// Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
// Date        : Sat Mar 29 22:43:10 2025
// Host        : LAPTOP-NB96A511 running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ design_1_img_proc_top_0_0_sim_netlist.v
// Design      : design_1_img_proc_top_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7a100tcsg324-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_control
   (pixel_data_valid,
    pixel_data,
    pixel_in,
    filter_sel,
    weighted_sum,
    O,
    line_reg_r1_0_63_0_2_i_56,
    line_reg_r1_0_63_0_2_i_24,
    i_data_valid,
    someport,
    i_clk);
  output pixel_data_valid;
  output [143:0]pixel_data;
  input [11:0]pixel_in;
  input [2:0]filter_sel;
  input [10:0]weighted_sum;
  input [3:0]O;
  input [2:0]line_reg_r1_0_63_0_2_i_56;
  input [3:0]line_reg_r1_0_63_0_2_i_24;
  input i_data_valid;
  input someport;
  input i_clk;

  wire [3:0]O;
  wire buf1_n_100;
  wire buf1_n_101;
  wire buf1_n_102;
  wire buf1_n_103;
  wire buf1_n_104;
  wire buf1_n_105;
  wire buf1_n_106;
  wire buf1_n_107;
  wire buf1_n_108;
  wire buf1_n_109;
  wire buf1_n_110;
  wire buf1_n_111;
  wire buf1_n_64;
  wire buf1_n_65;
  wire buf1_n_66;
  wire buf1_n_67;
  wire buf1_n_68;
  wire buf1_n_69;
  wire buf1_n_70;
  wire buf1_n_71;
  wire buf1_n_72;
  wire buf1_n_73;
  wire buf1_n_74;
  wire buf1_n_75;
  wire buf1_n_76;
  wire buf1_n_77;
  wire buf1_n_78;
  wire buf1_n_79;
  wire buf1_n_80;
  wire buf1_n_81;
  wire buf1_n_82;
  wire buf1_n_83;
  wire buf1_n_84;
  wire buf1_n_85;
  wire buf1_n_86;
  wire buf1_n_87;
  wire buf1_n_88;
  wire buf1_n_89;
  wire buf1_n_90;
  wire buf1_n_91;
  wire buf1_n_92;
  wire buf1_n_93;
  wire buf1_n_94;
  wire buf1_n_95;
  wire buf1_n_96;
  wire buf1_n_97;
  wire buf1_n_98;
  wire buf1_n_99;
  wire buf2_n_0;
  wire buf2_n_1;
  wire buf2_n_10;
  wire buf2_n_11;
  wire buf2_n_12;
  wire buf2_n_13;
  wire buf2_n_14;
  wire buf2_n_15;
  wire buf2_n_16;
  wire buf2_n_17;
  wire buf2_n_18;
  wire buf2_n_19;
  wire buf2_n_2;
  wire buf2_n_20;
  wire buf2_n_21;
  wire buf2_n_22;
  wire buf2_n_23;
  wire buf2_n_24;
  wire buf2_n_25;
  wire buf2_n_26;
  wire buf2_n_27;
  wire buf2_n_28;
  wire buf2_n_29;
  wire buf2_n_3;
  wire buf2_n_30;
  wire buf2_n_31;
  wire buf2_n_32;
  wire buf2_n_33;
  wire buf2_n_34;
  wire buf2_n_35;
  wire buf2_n_36;
  wire buf2_n_37;
  wire buf2_n_38;
  wire buf2_n_39;
  wire buf2_n_4;
  wire buf2_n_40;
  wire buf2_n_41;
  wire buf2_n_42;
  wire buf2_n_43;
  wire buf2_n_44;
  wire buf2_n_45;
  wire buf2_n_46;
  wire buf2_n_47;
  wire buf2_n_48;
  wire buf2_n_49;
  wire buf2_n_5;
  wire buf2_n_50;
  wire buf2_n_51;
  wire buf2_n_52;
  wire buf2_n_53;
  wire buf2_n_54;
  wire buf2_n_55;
  wire buf2_n_56;
  wire buf2_n_57;
  wire buf2_n_58;
  wire buf2_n_59;
  wire buf2_n_6;
  wire buf2_n_7;
  wire buf2_n_8;
  wire buf2_n_9;
  wire buf3_n_32;
  wire buf3_n_33;
  wire buf3_n_34;
  wire buf3_n_35;
  wire buf3_n_36;
  wire buf3_n_37;
  wire buf3_n_38;
  wire buf3_n_39;
  wire buf3_n_40;
  wire buf3_n_41;
  wire buf3_n_42;
  wire buf3_n_43;
  wire buf3_n_44;
  wire buf3_n_45;
  wire buf3_n_46;
  wire buf3_n_47;
  wire buf3_n_48;
  wire buf3_n_49;
  wire buf3_n_50;
  wire buf3_n_51;
  wire buf3_n_52;
  wire buf3_n_53;
  wire buf3_n_54;
  wire buf3_n_55;
  wire buf3_n_56;
  wire buf3_n_57;
  wire buf3_n_58;
  wire buf3_n_59;
  wire buf3_n_60;
  wire buf3_n_61;
  wire buf3_n_62;
  wire buf3_n_63;
  wire buf3_n_64;
  wire buf3_n_65;
  wire buf3_n_66;
  wire buf3_n_67;
  wire buf3_n_68;
  wire buf3_n_69;
  wire buf3_n_70;
  wire buf3_n_71;
  wire buf3_n_72;
  wire buf3_n_73;
  wire buf3_n_74;
  wire buf3_n_75;
  wire buf3_n_76;
  wire buf3_n_77;
  wire buf3_n_78;
  wire buf3_n_79;
  wire [1:0]currentRbuff;
  wire \currentRbuff[0]_i_1_n_0 ;
  wire \currentRbuff[0]_i_2_n_0 ;
  wire \currentRbuff[1]_i_1_n_0 ;
  wire \currentRbuff[1]_i_2_n_0 ;
  wire [1:0]currentWbuff;
  wire \currentWbuff[0]_i_1_n_0 ;
  wire \currentWbuff[0]_i_2_n_0 ;
  wire \currentWbuff[1]_i_1_n_0 ;
  wire [2:0]filter_sel;
  wire i_clk;
  wire i_data_valid;
  wire [3:0]line_reg_r1_0_63_0_2_i_24;
  wire [2:0]line_reg_r1_0_63_0_2_i_56;
  wire [15:0]o_data0;
  wire [15:0]o_data01_out;
  wire [15:0]o_data03_out;
  wire [9:0]p_0_in__0;
  wire [9:0]p_0_in__1;
  wire pix_count0;
  wire pix_count03_out;
  wire \pix_count[6]_i_2_n_0 ;
  wire \pix_count[9]_i_1_n_0 ;
  wire \pix_count[9]_i_4_n_0 ;
  wire [9:0]pix_count_reg__0;
  wire [143:0]pixel_data;
  wire pixel_data_valid;
  wire [11:0]pixel_in;
  wire read_count01_out;
  wire \read_count[6]_i_2_n_0 ;
  wire \read_count[9]_i_1_n_0 ;
  wire \read_count[9]_i_4_n_0 ;
  wire [9:0]read_count_reg__0;
  wire read_linebuff_i_1_n_0;
  wire read_linebuff_i_2_n_0;
  wire someport;
  wire \totalPixelCount[0]_i_1_n_0 ;
  wire \totalPixelCount[0]_i_3_n_0 ;
  wire \totalPixelCount[0]_i_4_n_0 ;
  wire \totalPixelCount[0]_i_5_n_0 ;
  wire \totalPixelCount[0]_i_6_n_0 ;
  wire \totalPixelCount[0]_i_7_n_0 ;
  wire \totalPixelCount[4]_i_2_n_0 ;
  wire \totalPixelCount[4]_i_3_n_0 ;
  wire \totalPixelCount[4]_i_4_n_0 ;
  wire \totalPixelCount[4]_i_5_n_0 ;
  wire \totalPixelCount[8]_i_2_n_0 ;
  wire \totalPixelCount[8]_i_3_n_0 ;
  wire \totalPixelCount[8]_i_4_n_0 ;
  wire \totalPixelCount[8]_i_5_n_0 ;
  wire [11:7]totalPixelCount_reg;
  wire \totalPixelCount_reg[0]_i_2_n_0 ;
  wire \totalPixelCount_reg[0]_i_2_n_1 ;
  wire \totalPixelCount_reg[0]_i_2_n_2 ;
  wire \totalPixelCount_reg[0]_i_2_n_3 ;
  wire \totalPixelCount_reg[0]_i_2_n_4 ;
  wire \totalPixelCount_reg[0]_i_2_n_5 ;
  wire \totalPixelCount_reg[0]_i_2_n_6 ;
  wire \totalPixelCount_reg[0]_i_2_n_7 ;
  wire \totalPixelCount_reg[4]_i_1_n_0 ;
  wire \totalPixelCount_reg[4]_i_1_n_1 ;
  wire \totalPixelCount_reg[4]_i_1_n_2 ;
  wire \totalPixelCount_reg[4]_i_1_n_3 ;
  wire \totalPixelCount_reg[4]_i_1_n_4 ;
  wire \totalPixelCount_reg[4]_i_1_n_5 ;
  wire \totalPixelCount_reg[4]_i_1_n_6 ;
  wire \totalPixelCount_reg[4]_i_1_n_7 ;
  wire \totalPixelCount_reg[8]_i_1_n_1 ;
  wire \totalPixelCount_reg[8]_i_1_n_2 ;
  wire \totalPixelCount_reg[8]_i_1_n_3 ;
  wire \totalPixelCount_reg[8]_i_1_n_4 ;
  wire \totalPixelCount_reg[8]_i_1_n_5 ;
  wire \totalPixelCount_reg[8]_i_1_n_6 ;
  wire \totalPixelCount_reg[8]_i_1_n_7 ;
  wire \totalPixelCount_reg_n_0_[0] ;
  wire \totalPixelCount_reg_n_0_[1] ;
  wire \totalPixelCount_reg_n_0_[2] ;
  wire \totalPixelCount_reg_n_0_[3] ;
  wire \totalPixelCount_reg_n_0_[4] ;
  wire \totalPixelCount_reg_n_0_[5] ;
  wire \totalPixelCount_reg_n_0_[6] ;
  wire [10:0]weighted_sum;
  wire [3:3]\NLW_totalPixelCount_reg[8]_i_1_CO_UNCONNECTED ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_lineBuffer buf0
       (.currentRbuff(currentRbuff),
        .currentWbuff(currentWbuff),
        .i_clk(i_clk),
        .i_data_valid(i_data_valid),
        .\mult[0][3][1]_i_8_0 (buf2_n_11),
        .\mult[0][3][4]_i_8_0 (buf2_n_8),
        .\mult[0][3][4]_i_8_1 (buf2_n_5),
        .\mult[0][3][4]_i_8_2 (buf2_n_2),
        .\mult[1][3][1]_i_8_0 (buf2_n_0),
        .\mult[1][3][1]_i_8_1 (buf2_n_10),
        .\mult[1][3][4]_i_8_0 (buf2_n_7),
        .\mult[1][3][4]_i_8_1 (buf2_n_4),
        .\mult[1][3][4]_i_8_2 (buf2_n_1),
        .\mult[2][3][3]_i_8_0 (buf2_n_9),
        .\mult[2][3][3]_i_8_1 (buf2_n_6),
        .\mult[2][3][3]_i_8_2 (buf2_n_3),
        .\mult_reg[0][3] (buf3_n_75),
        .\mult_reg[0][3]_0 (buf2_n_23),
        .\mult_reg[0][3]_1 (buf1_n_75),
        .\mult_reg[0][3]_10 (buf1_n_78),
        .\mult_reg[0][3]_11 (buf3_n_79),
        .\mult_reg[0][3]_12 (buf2_n_27),
        .\mult_reg[0][3]_13 (buf1_n_79),
        .\mult_reg[0][3]_2 (buf3_n_76),
        .\mult_reg[0][3]_3 (buf2_n_24),
        .\mult_reg[0][3]_4 (buf1_n_76),
        .\mult_reg[0][3]_5 (buf3_n_77),
        .\mult_reg[0][3]_6 (buf2_n_25),
        .\mult_reg[0][3]_7 (buf1_n_77),
        .\mult_reg[0][3]_8 (buf3_n_78),
        .\mult_reg[0][3]_9 (buf2_n_26),
        .\mult_reg[0][4][2] (buf3_n_43),
        .\mult_reg[0][4][2]_0 (buf2_n_39),
        .\mult_reg[0][4][2]_1 (buf1_n_91),
        .\mult_reg[0][4][3] (buf3_n_44),
        .\mult_reg[0][4][3]_0 (buf2_n_40),
        .\mult_reg[0][4][3]_1 (buf1_n_92),
        .\mult_reg[0][4][4] (buf3_n_45),
        .\mult_reg[0][4][4]_0 (buf2_n_41),
        .\mult_reg[0][4][4]_1 (buf1_n_93),
        .\mult_reg[0][4][5] (buf3_n_46),
        .\mult_reg[0][4][5]_0 (buf2_n_42),
        .\mult_reg[0][4][5]_1 (buf1_n_94),
        .\mult_reg[0][4][6] (buf3_n_47),
        .\mult_reg[0][4][6]_0 (buf2_n_43),
        .\mult_reg[0][4][6]_1 (buf1_n_95),
        .\mult_reg[0][5][1] (buf3_n_59),
        .\mult_reg[0][5][1]_0 (buf2_n_55),
        .\mult_reg[0][5][1]_1 (buf1_n_107),
        .\mult_reg[0][5][2] (buf3_n_60),
        .\mult_reg[0][5][2]_0 (buf2_n_56),
        .\mult_reg[0][5][2]_1 (buf1_n_108),
        .\mult_reg[0][5][3] (buf3_n_61),
        .\mult_reg[0][5][3]_0 (buf2_n_57),
        .\mult_reg[0][5][3]_1 (buf1_n_109),
        .\mult_reg[0][5][4] (buf3_n_62),
        .\mult_reg[0][5][4]_0 (buf2_n_58),
        .\mult_reg[0][5][4]_1 (buf1_n_110),
        .\mult_reg[0][5][5] (buf3_n_63),
        .\mult_reg[0][5][5]_0 (buf2_n_59),
        .\mult_reg[0][5][5]_1 (buf1_n_111),
        .\mult_reg[1][3] (buf3_n_69),
        .\mult_reg[1][3]_0 (buf2_n_17),
        .\mult_reg[1][3]_1 (buf1_n_69),
        .\mult_reg[1][3]_10 (buf1_n_72),
        .\mult_reg[1][3]_11 (buf3_n_73),
        .\mult_reg[1][3]_12 (buf2_n_21),
        .\mult_reg[1][3]_13 (buf1_n_73),
        .\mult_reg[1][3]_14 (buf3_n_74),
        .\mult_reg[1][3]_15 (buf2_n_22),
        .\mult_reg[1][3]_16 (buf1_n_74),
        .\mult_reg[1][3]_2 (buf3_n_70),
        .\mult_reg[1][3]_3 (buf2_n_18),
        .\mult_reg[1][3]_4 (buf1_n_70),
        .\mult_reg[1][3]_5 (buf3_n_71),
        .\mult_reg[1][3]_6 (buf2_n_19),
        .\mult_reg[1][3]_7 (buf1_n_71),
        .\mult_reg[1][3]_8 (buf3_n_72),
        .\mult_reg[1][3]_9 (buf2_n_20),
        .\mult_reg[1][4][2] (buf3_n_37),
        .\mult_reg[1][4][2]_0 (buf2_n_33),
        .\mult_reg[1][4][2]_1 (buf1_n_85),
        .\mult_reg[1][4][3] (buf3_n_38),
        .\mult_reg[1][4][3]_0 (buf2_n_34),
        .\mult_reg[1][4][3]_1 (buf1_n_86),
        .\mult_reg[1][4][4] (buf3_n_39),
        .\mult_reg[1][4][4]_0 (buf2_n_35),
        .\mult_reg[1][4][4]_1 (buf1_n_87),
        .\mult_reg[1][4][5] (buf3_n_40),
        .\mult_reg[1][4][5]_0 (buf2_n_36),
        .\mult_reg[1][4][5]_1 (buf1_n_88),
        .\mult_reg[1][4][6] (buf3_n_41),
        .\mult_reg[1][4][6]_0 (buf2_n_37),
        .\mult_reg[1][4][6]_1 (buf1_n_89),
        .\mult_reg[1][4][7] (buf3_n_42),
        .\mult_reg[1][4][7]_0 (buf2_n_38),
        .\mult_reg[1][4][7]_1 (buf1_n_90),
        .\mult_reg[1][5][1] (buf3_n_53),
        .\mult_reg[1][5][1]_0 (buf2_n_49),
        .\mult_reg[1][5][1]_1 (buf1_n_101),
        .\mult_reg[1][5][2] (buf3_n_54),
        .\mult_reg[1][5][2]_0 (buf2_n_50),
        .\mult_reg[1][5][2]_1 (buf1_n_102),
        .\mult_reg[1][5][3] (buf3_n_55),
        .\mult_reg[1][5][3]_0 (buf2_n_51),
        .\mult_reg[1][5][3]_1 (buf1_n_103),
        .\mult_reg[1][5][4] (buf3_n_56),
        .\mult_reg[1][5][4]_0 (buf2_n_52),
        .\mult_reg[1][5][4]_1 (buf1_n_104),
        .\mult_reg[1][5][5] (buf3_n_57),
        .\mult_reg[1][5][5]_0 (buf2_n_53),
        .\mult_reg[1][5][5]_1 (buf1_n_105),
        .\mult_reg[1][5][6] (buf3_n_58),
        .\mult_reg[1][5][6]_0 (buf2_n_54),
        .\mult_reg[1][5][6]_1 (buf1_n_106),
        .\mult_reg[2][3] (buf3_n_64),
        .\mult_reg[2][3]_0 (buf2_n_12),
        .\mult_reg[2][3]_1 (buf1_n_64),
        .\mult_reg[2][3]_10 (buf1_n_67),
        .\mult_reg[2][3]_11 (buf3_n_68),
        .\mult_reg[2][3]_12 (buf2_n_16),
        .\mult_reg[2][3]_13 (buf1_n_68),
        .\mult_reg[2][3]_2 (buf3_n_65),
        .\mult_reg[2][3]_3 (buf2_n_13),
        .\mult_reg[2][3]_4 (buf1_n_65),
        .\mult_reg[2][3]_5 (buf3_n_66),
        .\mult_reg[2][3]_6 (buf2_n_14),
        .\mult_reg[2][3]_7 (buf1_n_66),
        .\mult_reg[2][3]_8 (buf3_n_67),
        .\mult_reg[2][3]_9 (buf2_n_15),
        .\mult_reg[2][4][2] (buf3_n_32),
        .\mult_reg[2][4][2]_0 (buf2_n_28),
        .\mult_reg[2][4][2]_1 (buf1_n_80),
        .\mult_reg[2][4][3] (buf3_n_33),
        .\mult_reg[2][4][3]_0 (buf2_n_29),
        .\mult_reg[2][4][3]_1 (buf1_n_81),
        .\mult_reg[2][4][4] (buf3_n_34),
        .\mult_reg[2][4][4]_0 (buf2_n_30),
        .\mult_reg[2][4][4]_1 (buf1_n_82),
        .\mult_reg[2][4][5] (buf3_n_35),
        .\mult_reg[2][4][5]_0 (buf2_n_31),
        .\mult_reg[2][4][5]_1 (buf1_n_83),
        .\mult_reg[2][4][6] (buf3_n_36),
        .\mult_reg[2][4][6]_0 (buf2_n_32),
        .\mult_reg[2][4][6]_1 (buf1_n_84),
        .\mult_reg[2][5][1] (buf3_n_48),
        .\mult_reg[2][5][1]_0 (buf2_n_44),
        .\mult_reg[2][5][1]_1 (buf1_n_96),
        .\mult_reg[2][5][2] (buf3_n_49),
        .\mult_reg[2][5][2]_0 (buf2_n_45),
        .\mult_reg[2][5][2]_1 (buf1_n_97),
        .\mult_reg[2][5][3] (buf3_n_50),
        .\mult_reg[2][5][3]_0 (buf2_n_46),
        .\mult_reg[2][5][3]_1 (buf1_n_98),
        .\mult_reg[2][5][4] (buf3_n_51),
        .\mult_reg[2][5][4]_0 (buf2_n_47),
        .\mult_reg[2][5][4]_1 (buf1_n_99),
        .\mult_reg[2][5][5] (buf3_n_52),
        .\mult_reg[2][5][5]_0 (buf2_n_48),
        .\mult_reg[2][5][5]_1 (buf1_n_100),
        .o_data0(o_data0),
        .o_data01_out(o_data01_out),
        .o_data03_out(o_data03_out),
        .pixel_data(pixel_data[95:48]),
        .\rdPntr_reg[0]_rep__1_0 (pixel_data_valid),
        .someport(someport));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_lineBuffer_0 buf1
       (.currentRbuff(currentRbuff),
        .currentWbuff(currentWbuff),
        .i_clk(i_clk),
        .i_data_valid(i_data_valid),
        .\mult1_reg[0][8]_i_39_0 (buf2_n_8),
        .\mult1_reg[0][8]_i_39_1 (buf2_n_5),
        .\mult1_reg[0][8]_i_39_2 (buf2_n_2),
        .\mult1_reg[0][8]_i_63_0 (buf2_n_11),
        .\mult1_reg[1][8]_i_52_0 (buf2_n_7),
        .\mult1_reg[1][8]_i_52_1 (buf2_n_4),
        .\mult1_reg[1][8]_i_52_2 (buf2_n_1),
        .\mult1_reg[1][8]_i_76_0 (buf2_n_0),
        .\mult1_reg[1][8]_i_76_1 (buf2_n_10),
        .\mult1_reg[2][8]_i_51_0 (buf2_n_9),
        .\mult1_reg[2][8]_i_51_1 (buf2_n_6),
        .\mult1_reg[2][8]_i_51_2 (buf2_n_3),
        .\mult_reg[0][1][1] (buf3_n_43),
        .\mult_reg[0][1][1]_0 (buf2_n_39),
        .\mult_reg[0][1][2] (buf3_n_44),
        .\mult_reg[0][1][2]_0 (buf2_n_40),
        .\mult_reg[0][1][3] (buf3_n_45),
        .\mult_reg[0][1][3]_0 (buf2_n_41),
        .\mult_reg[0][1][4] (buf3_n_46),
        .\mult_reg[0][1][4]_0 (buf2_n_42),
        .\mult_reg[0][1][5] (buf3_n_47),
        .\mult_reg[0][1][5]_0 (buf2_n_43),
        .\mult_reg[0][2][0] (buf3_n_59),
        .\mult_reg[0][2][0]_0 (buf2_n_55),
        .\mult_reg[0][2][1] (buf3_n_60),
        .\mult_reg[0][2][1]_0 (buf2_n_56),
        .\mult_reg[0][2][2] (buf3_n_61),
        .\mult_reg[0][2][2]_0 (buf2_n_57),
        .\mult_reg[0][2][3] (buf3_n_62),
        .\mult_reg[0][2][3]_0 (buf2_n_58),
        .\mult_reg[0][2][4] (buf3_n_63),
        .\mult_reg[0][2][4]_0 (buf2_n_59),
        .\mult_reg[0][6] (buf3_n_75),
        .\mult_reg[0][6]_0 (buf2_n_23),
        .\mult_reg[0][6]_1 (buf3_n_76),
        .\mult_reg[0][6]_2 (buf2_n_24),
        .\mult_reg[0][6]_3 (buf3_n_77),
        .\mult_reg[0][6]_4 (buf2_n_25),
        .\mult_reg[0][6]_5 (buf3_n_78),
        .\mult_reg[0][6]_6 (buf2_n_26),
        .\mult_reg[0][6]_7 (buf3_n_79),
        .\mult_reg[0][6]_8 (buf2_n_27),
        .\mult_reg[1][1][1] (buf3_n_37),
        .\mult_reg[1][1][1]_0 (buf2_n_33),
        .\mult_reg[1][1][2] (buf3_n_38),
        .\mult_reg[1][1][2]_0 (buf2_n_34),
        .\mult_reg[1][1][3] (buf3_n_39),
        .\mult_reg[1][1][3]_0 (buf2_n_35),
        .\mult_reg[1][1][4] (buf3_n_40),
        .\mult_reg[1][1][4]_0 (buf2_n_36),
        .\mult_reg[1][1][5] (buf3_n_41),
        .\mult_reg[1][1][5]_0 (buf2_n_37),
        .\mult_reg[1][1][6] (buf3_n_42),
        .\mult_reg[1][1][6]_0 (buf2_n_38),
        .\mult_reg[1][2][0] (buf3_n_53),
        .\mult_reg[1][2][0]_0 (buf2_n_49),
        .\mult_reg[1][2][1] (buf3_n_54),
        .\mult_reg[1][2][1]_0 (buf2_n_50),
        .\mult_reg[1][2][2] (buf3_n_55),
        .\mult_reg[1][2][2]_0 (buf2_n_51),
        .\mult_reg[1][2][3] (buf3_n_56),
        .\mult_reg[1][2][3]_0 (buf2_n_52),
        .\mult_reg[1][2][4] (buf3_n_57),
        .\mult_reg[1][2][4]_0 (buf2_n_53),
        .\mult_reg[1][2][5] (buf3_n_58),
        .\mult_reg[1][2][5]_0 (buf2_n_54),
        .\mult_reg[1][6] (buf3_n_69),
        .\mult_reg[1][6]_0 (buf2_n_17),
        .\mult_reg[1][6]_1 (buf3_n_70),
        .\mult_reg[1][6]_10 (buf2_n_22),
        .\mult_reg[1][6]_2 (buf2_n_18),
        .\mult_reg[1][6]_3 (buf3_n_71),
        .\mult_reg[1][6]_4 (buf2_n_19),
        .\mult_reg[1][6]_5 (buf3_n_72),
        .\mult_reg[1][6]_6 (buf2_n_20),
        .\mult_reg[1][6]_7 (buf3_n_73),
        .\mult_reg[1][6]_8 (buf2_n_21),
        .\mult_reg[1][6]_9 (buf3_n_74),
        .\mult_reg[2][1][1] (buf3_n_32),
        .\mult_reg[2][1][1]_0 (buf2_n_28),
        .\mult_reg[2][1][2] (buf3_n_33),
        .\mult_reg[2][1][2]_0 (buf2_n_29),
        .\mult_reg[2][1][3] (buf3_n_34),
        .\mult_reg[2][1][3]_0 (buf2_n_30),
        .\mult_reg[2][1][4] (buf3_n_35),
        .\mult_reg[2][1][4]_0 (buf2_n_31),
        .\mult_reg[2][1][5] (buf3_n_36),
        .\mult_reg[2][1][5]_0 (buf2_n_32),
        .\mult_reg[2][2][0] (buf3_n_48),
        .\mult_reg[2][2][0]_0 (buf2_n_44),
        .\mult_reg[2][2][1] (buf3_n_49),
        .\mult_reg[2][2][1]_0 (buf2_n_45),
        .\mult_reg[2][2][2] (buf3_n_50),
        .\mult_reg[2][2][2]_0 (buf2_n_46),
        .\mult_reg[2][2][3] (buf3_n_51),
        .\mult_reg[2][2][3]_0 (buf2_n_47),
        .\mult_reg[2][2][4] (buf3_n_52),
        .\mult_reg[2][2][4]_0 (buf2_n_48),
        .\mult_reg[2][6] (buf3_n_64),
        .\mult_reg[2][6]_0 (buf2_n_12),
        .\mult_reg[2][6]_1 (buf3_n_65),
        .\mult_reg[2][6]_2 (buf2_n_13),
        .\mult_reg[2][6]_3 (buf3_n_66),
        .\mult_reg[2][6]_4 (buf2_n_14),
        .\mult_reg[2][6]_5 (buf3_n_67),
        .\mult_reg[2][6]_6 (buf2_n_15),
        .\mult_reg[2][6]_7 (buf3_n_68),
        .\mult_reg[2][6]_8 (buf2_n_16),
        .o_data0(o_data0),
        .o_data01_out(o_data01_out),
        .o_data03_out(o_data03_out),
        .pixel_data({pixel_data[143:96],pixel_data[47:32]}),
        .\rdPntr_reg[0]_rep__0_0 (buf1_n_80),
        .\rdPntr_reg[0]_rep__0_1 (buf1_n_81),
        .\rdPntr_reg[0]_rep__0_10 (buf1_n_90),
        .\rdPntr_reg[0]_rep__0_11 (buf1_n_91),
        .\rdPntr_reg[0]_rep__0_12 (buf1_n_92),
        .\rdPntr_reg[0]_rep__0_13 (buf1_n_93),
        .\rdPntr_reg[0]_rep__0_14 (buf1_n_94),
        .\rdPntr_reg[0]_rep__0_15 (buf1_n_95),
        .\rdPntr_reg[0]_rep__0_2 (buf1_n_82),
        .\rdPntr_reg[0]_rep__0_3 (buf1_n_83),
        .\rdPntr_reg[0]_rep__0_4 (buf1_n_84),
        .\rdPntr_reg[0]_rep__0_5 (buf1_n_85),
        .\rdPntr_reg[0]_rep__0_6 (buf1_n_86),
        .\rdPntr_reg[0]_rep__0_7 (buf1_n_87),
        .\rdPntr_reg[0]_rep__0_8 (buf1_n_88),
        .\rdPntr_reg[0]_rep__0_9 (buf1_n_89),
        .\rdPntr_reg[0]_rep__1_0 (pixel_data_valid),
        .\rdPntr_reg[8]_0 (buf1_n_96),
        .\rdPntr_reg[8]_1 (buf1_n_97),
        .\rdPntr_reg[8]_10 (buf1_n_106),
        .\rdPntr_reg[8]_11 (buf1_n_107),
        .\rdPntr_reg[8]_12 (buf1_n_108),
        .\rdPntr_reg[8]_13 (buf1_n_109),
        .\rdPntr_reg[8]_14 (buf1_n_110),
        .\rdPntr_reg[8]_15 (buf1_n_111),
        .\rdPntr_reg[8]_2 (buf1_n_98),
        .\rdPntr_reg[8]_3 (buf1_n_99),
        .\rdPntr_reg[8]_4 (buf1_n_100),
        .\rdPntr_reg[8]_5 (buf1_n_101),
        .\rdPntr_reg[8]_6 (buf1_n_102),
        .\rdPntr_reg[8]_7 (buf1_n_103),
        .\rdPntr_reg[8]_8 (buf1_n_104),
        .\rdPntr_reg[8]_9 (buf1_n_105),
        .\rdPntr_reg[9]_0 (buf1_n_64),
        .\rdPntr_reg[9]_1 (buf1_n_65),
        .\rdPntr_reg[9]_10 (buf1_n_74),
        .\rdPntr_reg[9]_11 (buf1_n_75),
        .\rdPntr_reg[9]_12 (buf1_n_76),
        .\rdPntr_reg[9]_13 (buf1_n_77),
        .\rdPntr_reg[9]_14 (buf1_n_78),
        .\rdPntr_reg[9]_15 (buf1_n_79),
        .\rdPntr_reg[9]_2 (buf1_n_66),
        .\rdPntr_reg[9]_3 (buf1_n_67),
        .\rdPntr_reg[9]_4 (buf1_n_68),
        .\rdPntr_reg[9]_5 (buf1_n_69),
        .\rdPntr_reg[9]_6 (buf1_n_70),
        .\rdPntr_reg[9]_7 (buf1_n_71),
        .\rdPntr_reg[9]_8 (buf1_n_72),
        .\rdPntr_reg[9]_9 (buf1_n_73),
        .someport(someport));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_lineBuffer_1 buf2
       (.O(O),
        .currentRbuff(currentRbuff),
        .currentWbuff(currentWbuff),
        .filter_sel(filter_sel),
        .i_clk(i_clk),
        .i_data_valid(i_data_valid),
        .line_reg_r1_0_63_0_2_i_24_0(line_reg_r1_0_63_0_2_i_24),
        .line_reg_r1_0_63_0_2_i_56_0(line_reg_r1_0_63_0_2_i_56),
        .pixel_in(pixel_in),
        .pixel_in_0_sp_1(buf2_n_9),
        .pixel_in_10_sp_1(buf2_n_5),
        .pixel_in_11_sp_1(buf2_n_2),
        .pixel_in_1_sp_1(buf2_n_6),
        .pixel_in_2_sp_1(buf2_n_3),
        .pixel_in_3_sp_1(buf2_n_0),
        .pixel_in_4_sp_1(buf2_n_10),
        .pixel_in_5_sp_1(buf2_n_7),
        .pixel_in_6_sp_1(buf2_n_4),
        .pixel_in_7_sp_1(buf2_n_1),
        .pixel_in_8_sp_1(buf2_n_11),
        .pixel_in_9_sp_1(buf2_n_8),
        .\rdPntr_reg[0]_rep__0_0 (buf2_n_28),
        .\rdPntr_reg[0]_rep__0_1 (buf2_n_29),
        .\rdPntr_reg[0]_rep__0_10 (buf2_n_38),
        .\rdPntr_reg[0]_rep__0_11 (buf2_n_39),
        .\rdPntr_reg[0]_rep__0_12 (buf2_n_40),
        .\rdPntr_reg[0]_rep__0_13 (buf2_n_41),
        .\rdPntr_reg[0]_rep__0_14 (buf2_n_42),
        .\rdPntr_reg[0]_rep__0_15 (buf2_n_43),
        .\rdPntr_reg[0]_rep__0_2 (buf2_n_30),
        .\rdPntr_reg[0]_rep__0_3 (buf2_n_31),
        .\rdPntr_reg[0]_rep__0_4 (buf2_n_32),
        .\rdPntr_reg[0]_rep__0_5 (buf2_n_33),
        .\rdPntr_reg[0]_rep__0_6 (buf2_n_34),
        .\rdPntr_reg[0]_rep__0_7 (buf2_n_35),
        .\rdPntr_reg[0]_rep__0_8 (buf2_n_36),
        .\rdPntr_reg[0]_rep__0_9 (buf2_n_37),
        .\rdPntr_reg[0]_rep__1_0 (pixel_data_valid),
        .\rdPntr_reg[8]_0 (buf2_n_44),
        .\rdPntr_reg[8]_1 (buf2_n_45),
        .\rdPntr_reg[8]_10 (buf2_n_54),
        .\rdPntr_reg[8]_11 (buf2_n_55),
        .\rdPntr_reg[8]_12 (buf2_n_56),
        .\rdPntr_reg[8]_13 (buf2_n_57),
        .\rdPntr_reg[8]_14 (buf2_n_58),
        .\rdPntr_reg[8]_15 (buf2_n_59),
        .\rdPntr_reg[8]_2 (buf2_n_46),
        .\rdPntr_reg[8]_3 (buf2_n_47),
        .\rdPntr_reg[8]_4 (buf2_n_48),
        .\rdPntr_reg[8]_5 (buf2_n_49),
        .\rdPntr_reg[8]_6 (buf2_n_50),
        .\rdPntr_reg[8]_7 (buf2_n_51),
        .\rdPntr_reg[8]_8 (buf2_n_52),
        .\rdPntr_reg[8]_9 (buf2_n_53),
        .\rdPntr_reg[9]_0 (buf2_n_12),
        .\rdPntr_reg[9]_1 (buf2_n_13),
        .\rdPntr_reg[9]_10 (buf2_n_22),
        .\rdPntr_reg[9]_11 (buf2_n_23),
        .\rdPntr_reg[9]_12 (buf2_n_24),
        .\rdPntr_reg[9]_13 (buf2_n_25),
        .\rdPntr_reg[9]_14 (buf2_n_26),
        .\rdPntr_reg[9]_15 (buf2_n_27),
        .\rdPntr_reg[9]_2 (buf2_n_14),
        .\rdPntr_reg[9]_3 (buf2_n_15),
        .\rdPntr_reg[9]_4 (buf2_n_16),
        .\rdPntr_reg[9]_5 (buf2_n_17),
        .\rdPntr_reg[9]_6 (buf2_n_18),
        .\rdPntr_reg[9]_7 (buf2_n_19),
        .\rdPntr_reg[9]_8 (buf2_n_20),
        .\rdPntr_reg[9]_9 (buf2_n_21),
        .someport(someport),
        .weighted_sum(weighted_sum));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_lineBuffer_2 buf3
       (.currentRbuff(currentRbuff),
        .currentWbuff(currentWbuff),
        .i_clk(i_clk),
        .i_data_valid(i_data_valid),
        .i_pixel({buf2_n_2,buf2_n_5,buf2_n_8,buf2_n_11,buf2_n_1,buf2_n_4,buf2_n_7,buf2_n_10,buf2_n_0,buf2_n_3,buf2_n_6,buf2_n_9}),
        .\mult1_reg[0][7] (buf2_n_39),
        .\mult1_reg[0][7]_0 (buf1_n_91),
        .\mult1_reg[0][7]_1 (buf2_n_40),
        .\mult1_reg[0][7]_2 (buf1_n_92),
        .\mult1_reg[0][7]_3 (buf2_n_41),
        .\mult1_reg[0][7]_4 (buf1_n_93),
        .\mult1_reg[0][7]_5 (buf2_n_42),
        .\mult1_reg[0][7]_6 (buf1_n_94),
        .\mult1_reg[0][7]_7 (buf2_n_43),
        .\mult1_reg[0][7]_8 (buf1_n_95),
        .\mult1_reg[0][8] (buf2_n_55),
        .\mult1_reg[0][8]_0 (buf1_n_107),
        .\mult1_reg[0][8]_1 (buf2_n_56),
        .\mult1_reg[0][8]_2 (buf1_n_108),
        .\mult1_reg[0][8]_3 (buf2_n_57),
        .\mult1_reg[0][8]_4 (buf1_n_109),
        .\mult1_reg[0][8]_5 (buf2_n_58),
        .\mult1_reg[0][8]_6 (buf1_n_110),
        .\mult1_reg[0][8]_7 (buf2_n_59),
        .\mult1_reg[0][8]_8 (buf1_n_111),
        .\mult1_reg[1][7] (buf2_n_33),
        .\mult1_reg[1][7]_0 (buf1_n_85),
        .\mult1_reg[1][7]_1 (buf2_n_34),
        .\mult1_reg[1][7]_10 (buf1_n_90),
        .\mult1_reg[1][7]_2 (buf1_n_86),
        .\mult1_reg[1][7]_3 (buf2_n_35),
        .\mult1_reg[1][7]_4 (buf1_n_87),
        .\mult1_reg[1][7]_5 (buf2_n_36),
        .\mult1_reg[1][7]_6 (buf1_n_88),
        .\mult1_reg[1][7]_7 (buf2_n_37),
        .\mult1_reg[1][7]_8 (buf1_n_89),
        .\mult1_reg[1][7]_9 (buf2_n_38),
        .\mult1_reg[1][8] (buf2_n_49),
        .\mult1_reg[1][8]_0 (buf1_n_101),
        .\mult1_reg[1][8]_1 (buf2_n_50),
        .\mult1_reg[1][8]_10 (buf1_n_106),
        .\mult1_reg[1][8]_2 (buf1_n_102),
        .\mult1_reg[1][8]_3 (buf2_n_51),
        .\mult1_reg[1][8]_4 (buf1_n_103),
        .\mult1_reg[1][8]_5 (buf2_n_52),
        .\mult1_reg[1][8]_6 (buf1_n_104),
        .\mult1_reg[1][8]_7 (buf2_n_53),
        .\mult1_reg[1][8]_8 (buf1_n_105),
        .\mult1_reg[1][8]_9 (buf2_n_54),
        .\mult1_reg[2][7] (buf2_n_28),
        .\mult1_reg[2][7]_0 (buf1_n_80),
        .\mult1_reg[2][7]_1 (buf2_n_29),
        .\mult1_reg[2][7]_2 (buf1_n_81),
        .\mult1_reg[2][7]_3 (buf2_n_30),
        .\mult1_reg[2][7]_4 (buf1_n_82),
        .\mult1_reg[2][7]_5 (buf2_n_31),
        .\mult1_reg[2][7]_6 (buf1_n_83),
        .\mult1_reg[2][7]_7 (buf2_n_32),
        .\mult1_reg[2][7]_8 (buf1_n_84),
        .\mult1_reg[2][8] (buf2_n_44),
        .\mult1_reg[2][8]_0 (buf1_n_96),
        .\mult1_reg[2][8]_1 (buf2_n_45),
        .\mult1_reg[2][8]_2 (buf1_n_97),
        .\mult1_reg[2][8]_3 (buf2_n_46),
        .\mult1_reg[2][8]_4 (buf1_n_98),
        .\mult1_reg[2][8]_5 (buf2_n_47),
        .\mult1_reg[2][8]_6 (buf1_n_99),
        .\mult1_reg[2][8]_7 (buf2_n_48),
        .\mult1_reg[2][8]_8 (buf1_n_100),
        .o_data01_out(o_data01_out),
        .o_data03_out(o_data03_out),
        .pixel_data(pixel_data[31:0]),
        .\rdPntr_reg[0]_rep__0_0 (buf3_n_32),
        .\rdPntr_reg[0]_rep__0_1 (buf3_n_33),
        .\rdPntr_reg[0]_rep__0_10 (buf3_n_42),
        .\rdPntr_reg[0]_rep__0_11 (buf3_n_43),
        .\rdPntr_reg[0]_rep__0_12 (buf3_n_44),
        .\rdPntr_reg[0]_rep__0_13 (buf3_n_45),
        .\rdPntr_reg[0]_rep__0_14 (buf3_n_46),
        .\rdPntr_reg[0]_rep__0_15 (buf3_n_47),
        .\rdPntr_reg[0]_rep__0_2 (buf3_n_34),
        .\rdPntr_reg[0]_rep__0_3 (buf3_n_35),
        .\rdPntr_reg[0]_rep__0_4 (buf3_n_36),
        .\rdPntr_reg[0]_rep__0_5 (buf3_n_37),
        .\rdPntr_reg[0]_rep__0_6 (buf3_n_38),
        .\rdPntr_reg[0]_rep__0_7 (buf3_n_39),
        .\rdPntr_reg[0]_rep__0_8 (buf3_n_40),
        .\rdPntr_reg[0]_rep__0_9 (buf3_n_41),
        .\rdPntr_reg[0]_rep__1_0 (pixel_data_valid),
        .\rdPntr_reg[8]_0 (buf3_n_48),
        .\rdPntr_reg[8]_1 (buf3_n_49),
        .\rdPntr_reg[8]_10 (buf3_n_58),
        .\rdPntr_reg[8]_11 (buf3_n_59),
        .\rdPntr_reg[8]_12 (buf3_n_60),
        .\rdPntr_reg[8]_13 (buf3_n_61),
        .\rdPntr_reg[8]_14 (buf3_n_62),
        .\rdPntr_reg[8]_15 (buf3_n_63),
        .\rdPntr_reg[8]_2 (buf3_n_50),
        .\rdPntr_reg[8]_3 (buf3_n_51),
        .\rdPntr_reg[8]_4 (buf3_n_52),
        .\rdPntr_reg[8]_5 (buf3_n_53),
        .\rdPntr_reg[8]_6 (buf3_n_54),
        .\rdPntr_reg[8]_7 (buf3_n_55),
        .\rdPntr_reg[8]_8 (buf3_n_56),
        .\rdPntr_reg[8]_9 (buf3_n_57),
        .\rdPntr_reg[9]_0 (buf3_n_64),
        .\rdPntr_reg[9]_1 (buf3_n_65),
        .\rdPntr_reg[9]_10 (buf3_n_74),
        .\rdPntr_reg[9]_11 (buf3_n_75),
        .\rdPntr_reg[9]_12 (buf3_n_76),
        .\rdPntr_reg[9]_13 (buf3_n_77),
        .\rdPntr_reg[9]_14 (buf3_n_78),
        .\rdPntr_reg[9]_15 (buf3_n_79),
        .\rdPntr_reg[9]_2 (buf3_n_66),
        .\rdPntr_reg[9]_3 (buf3_n_67),
        .\rdPntr_reg[9]_4 (buf3_n_68),
        .\rdPntr_reg[9]_5 (buf3_n_69),
        .\rdPntr_reg[9]_6 (buf3_n_70),
        .\rdPntr_reg[9]_7 (buf3_n_71),
        .\rdPntr_reg[9]_8 (buf3_n_72),
        .\rdPntr_reg[9]_9 (buf3_n_73),
        .someport(someport));
  LUT6 #(
    .INIT(64'hFFFFDFFF00002000)) 
    \currentRbuff[0]_i_1 
       (.I0(pixel_data_valid),
        .I1(read_count_reg__0[7]),
        .I2(\currentRbuff[0]_i_2_n_0 ),
        .I3(read_count_reg__0[9]),
        .I4(read_count_reg__0[8]),
        .I5(currentRbuff[0]),
        .O(\currentRbuff[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \currentRbuff[0]_i_2 
       (.I0(read_count_reg__0[5]),
        .I1(read_count_reg__0[3]),
        .I2(\read_count[6]_i_2_n_0 ),
        .I3(read_count_reg__0[2]),
        .I4(read_count_reg__0[4]),
        .I5(read_count_reg__0[6]),
        .O(\currentRbuff[0]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \currentRbuff[1]_i_1 
       (.I0(currentRbuff[0]),
        .I1(\currentRbuff[1]_i_2_n_0 ),
        .I2(pixel_data_valid),
        .I3(currentRbuff[1]),
        .O(\currentRbuff[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    \currentRbuff[1]_i_2 
       (.I0(read_count_reg__0[7]),
        .I1(\currentRbuff[0]_i_2_n_0 ),
        .I2(read_count_reg__0[9]),
        .I3(read_count_reg__0[8]),
        .O(\currentRbuff[1]_i_2_n_0 ));
  FDRE \currentRbuff_reg[0] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\currentRbuff[0]_i_1_n_0 ),
        .Q(currentRbuff[0]),
        .R(someport));
  FDRE \currentRbuff_reg[1] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\currentRbuff[1]_i_1_n_0 ),
        .Q(currentRbuff[1]),
        .R(someport));
  LUT6 #(
    .INIT(64'hFFDFFFFF00200000)) 
    \currentWbuff[0]_i_1 
       (.I0(i_data_valid),
        .I1(pix_count_reg__0[8]),
        .I2(\currentWbuff[0]_i_2_n_0 ),
        .I3(pix_count_reg__0[7]),
        .I4(pix_count_reg__0[9]),
        .I5(currentWbuff[0]),
        .O(\currentWbuff[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \currentWbuff[0]_i_2 
       (.I0(pix_count_reg__0[5]),
        .I1(pix_count_reg__0[3]),
        .I2(\pix_count[6]_i_2_n_0 ),
        .I3(pix_count_reg__0[2]),
        .I4(pix_count_reg__0[4]),
        .I5(pix_count_reg__0[6]),
        .O(\currentWbuff[0]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \currentWbuff[1]_i_1 
       (.I0(currentWbuff[0]),
        .I1(pix_count0),
        .I2(currentWbuff[1]),
        .O(\currentWbuff[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00200000)) 
    \currentWbuff[1]_i_2 
       (.I0(pix_count_reg__0[9]),
        .I1(pix_count_reg__0[7]),
        .I2(\currentWbuff[0]_i_2_n_0 ),
        .I3(pix_count_reg__0[8]),
        .I4(i_data_valid),
        .O(pix_count0));
  FDRE \currentWbuff_reg[0] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\currentWbuff[0]_i_1_n_0 ),
        .Q(currentWbuff[0]),
        .R(someport));
  FDRE \currentWbuff_reg[1] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\currentWbuff[1]_i_1_n_0 ),
        .Q(currentWbuff[1]),
        .R(someport));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \pix_count[0]_i_1 
       (.I0(pix_count_reg__0[0]),
        .O(p_0_in__1[0]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \pix_count[1]_i_1 
       (.I0(pix_count_reg__0[1]),
        .I1(pix_count_reg__0[0]),
        .O(p_0_in__1[1]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \pix_count[2]_i_1 
       (.I0(pix_count_reg__0[2]),
        .I1(pix_count_reg__0[1]),
        .I2(pix_count_reg__0[0]),
        .O(p_0_in__1[2]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \pix_count[3]_i_1 
       (.I0(pix_count_reg__0[3]),
        .I1(pix_count_reg__0[1]),
        .I2(pix_count_reg__0[0]),
        .I3(pix_count_reg__0[2]),
        .O(p_0_in__1[3]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \pix_count[4]_i_1 
       (.I0(pix_count_reg__0[4]),
        .I1(pix_count_reg__0[2]),
        .I2(pix_count_reg__0[0]),
        .I3(pix_count_reg__0[1]),
        .I4(pix_count_reg__0[3]),
        .O(p_0_in__1[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \pix_count[5]_i_1 
       (.I0(pix_count_reg__0[5]),
        .I1(pix_count_reg__0[3]),
        .I2(pix_count_reg__0[1]),
        .I3(pix_count_reg__0[0]),
        .I4(pix_count_reg__0[2]),
        .I5(pix_count_reg__0[4]),
        .O(p_0_in__1[5]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \pix_count[6]_i_1 
       (.I0(pix_count_reg__0[6]),
        .I1(pix_count_reg__0[4]),
        .I2(pix_count_reg__0[2]),
        .I3(\pix_count[6]_i_2_n_0 ),
        .I4(pix_count_reg__0[3]),
        .I5(pix_count_reg__0[5]),
        .O(p_0_in__1[6]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \pix_count[6]_i_2 
       (.I0(pix_count_reg__0[0]),
        .I1(pix_count_reg__0[1]),
        .O(\pix_count[6]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \pix_count[7]_i_1 
       (.I0(\pix_count[9]_i_4_n_0 ),
        .I1(pix_count_reg__0[7]),
        .I2(\currentWbuff[0]_i_2_n_0 ),
        .O(p_0_in__1[7]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT4 #(
    .INIT(16'hB8CC)) 
    \pix_count[8]_i_1 
       (.I0(\pix_count[9]_i_4_n_0 ),
        .I1(pix_count_reg__0[8]),
        .I2(\currentWbuff[0]_i_2_n_0 ),
        .I3(pix_count_reg__0[7]),
        .O(p_0_in__1[8]));
  LUT6 #(
    .INIT(64'hFFFFFFFF00200000)) 
    \pix_count[9]_i_1 
       (.I0(i_data_valid),
        .I1(pix_count_reg__0[8]),
        .I2(\currentWbuff[0]_i_2_n_0 ),
        .I3(pix_count_reg__0[7]),
        .I4(pix_count_reg__0[9]),
        .I5(someport),
        .O(\pix_count[9]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFD0000)) 
    \pix_count[9]_i_2 
       (.I0(pix_count_reg__0[9]),
        .I1(pix_count_reg__0[7]),
        .I2(\pix_count[9]_i_4_n_0 ),
        .I3(pix_count_reg__0[8]),
        .I4(i_data_valid),
        .O(pix_count03_out));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT5 #(
    .INIT(32'hBC8CCCCC)) 
    \pix_count[9]_i_3 
       (.I0(\pix_count[9]_i_4_n_0 ),
        .I1(pix_count_reg__0[9]),
        .I2(pix_count_reg__0[7]),
        .I3(\currentWbuff[0]_i_2_n_0 ),
        .I4(pix_count_reg__0[8]),
        .O(p_0_in__1[9]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \pix_count[9]_i_4 
       (.I0(pix_count_reg__0[5]),
        .I1(pix_count_reg__0[3]),
        .I2(\pix_count[6]_i_2_n_0 ),
        .I3(pix_count_reg__0[2]),
        .I4(pix_count_reg__0[4]),
        .I5(pix_count_reg__0[6]),
        .O(\pix_count[9]_i_4_n_0 ));
  FDRE \pix_count_reg[0] 
       (.C(i_clk),
        .CE(pix_count03_out),
        .D(p_0_in__1[0]),
        .Q(pix_count_reg__0[0]),
        .R(\pix_count[9]_i_1_n_0 ));
  FDRE \pix_count_reg[1] 
       (.C(i_clk),
        .CE(pix_count03_out),
        .D(p_0_in__1[1]),
        .Q(pix_count_reg__0[1]),
        .R(\pix_count[9]_i_1_n_0 ));
  FDRE \pix_count_reg[2] 
       (.C(i_clk),
        .CE(pix_count03_out),
        .D(p_0_in__1[2]),
        .Q(pix_count_reg__0[2]),
        .R(\pix_count[9]_i_1_n_0 ));
  FDRE \pix_count_reg[3] 
       (.C(i_clk),
        .CE(pix_count03_out),
        .D(p_0_in__1[3]),
        .Q(pix_count_reg__0[3]),
        .R(\pix_count[9]_i_1_n_0 ));
  FDRE \pix_count_reg[4] 
       (.C(i_clk),
        .CE(pix_count03_out),
        .D(p_0_in__1[4]),
        .Q(pix_count_reg__0[4]),
        .R(\pix_count[9]_i_1_n_0 ));
  FDRE \pix_count_reg[5] 
       (.C(i_clk),
        .CE(pix_count03_out),
        .D(p_0_in__1[5]),
        .Q(pix_count_reg__0[5]),
        .R(\pix_count[9]_i_1_n_0 ));
  FDRE \pix_count_reg[6] 
       (.C(i_clk),
        .CE(pix_count03_out),
        .D(p_0_in__1[6]),
        .Q(pix_count_reg__0[6]),
        .R(\pix_count[9]_i_1_n_0 ));
  FDRE \pix_count_reg[7] 
       (.C(i_clk),
        .CE(pix_count03_out),
        .D(p_0_in__1[7]),
        .Q(pix_count_reg__0[7]),
        .R(\pix_count[9]_i_1_n_0 ));
  FDRE \pix_count_reg[8] 
       (.C(i_clk),
        .CE(pix_count03_out),
        .D(p_0_in__1[8]),
        .Q(pix_count_reg__0[8]),
        .R(\pix_count[9]_i_1_n_0 ));
  FDRE \pix_count_reg[9] 
       (.C(i_clk),
        .CE(pix_count03_out),
        .D(p_0_in__1[9]),
        .Q(pix_count_reg__0[9]),
        .R(\pix_count[9]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \read_count[0]_i_1 
       (.I0(read_count_reg__0[0]),
        .O(p_0_in__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \read_count[1]_i_1 
       (.I0(read_count_reg__0[1]),
        .I1(read_count_reg__0[0]),
        .O(p_0_in__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \read_count[2]_i_1 
       (.I0(read_count_reg__0[2]),
        .I1(read_count_reg__0[1]),
        .I2(read_count_reg__0[0]),
        .O(p_0_in__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \read_count[3]_i_1 
       (.I0(read_count_reg__0[3]),
        .I1(read_count_reg__0[1]),
        .I2(read_count_reg__0[0]),
        .I3(read_count_reg__0[2]),
        .O(p_0_in__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \read_count[4]_i_1 
       (.I0(read_count_reg__0[4]),
        .I1(read_count_reg__0[2]),
        .I2(read_count_reg__0[0]),
        .I3(read_count_reg__0[1]),
        .I4(read_count_reg__0[3]),
        .O(p_0_in__0[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \read_count[5]_i_1 
       (.I0(read_count_reg__0[5]),
        .I1(read_count_reg__0[3]),
        .I2(read_count_reg__0[1]),
        .I3(read_count_reg__0[0]),
        .I4(read_count_reg__0[2]),
        .I5(read_count_reg__0[4]),
        .O(p_0_in__0[5]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \read_count[6]_i_1 
       (.I0(read_count_reg__0[6]),
        .I1(read_count_reg__0[4]),
        .I2(read_count_reg__0[2]),
        .I3(\read_count[6]_i_2_n_0 ),
        .I4(read_count_reg__0[3]),
        .I5(read_count_reg__0[5]),
        .O(p_0_in__0[6]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \read_count[6]_i_2 
       (.I0(read_count_reg__0[0]),
        .I1(read_count_reg__0[1]),
        .O(\read_count[6]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \read_count[7]_i_1 
       (.I0(\read_count[9]_i_4_n_0 ),
        .I1(read_count_reg__0[7]),
        .I2(\currentRbuff[0]_i_2_n_0 ),
        .O(p_0_in__0[7]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT4 #(
    .INIT(16'hB8CC)) 
    \read_count[8]_i_1 
       (.I0(\read_count[9]_i_4_n_0 ),
        .I1(read_count_reg__0[8]),
        .I2(\currentRbuff[0]_i_2_n_0 ),
        .I3(read_count_reg__0[7]),
        .O(p_0_in__0[8]));
  LUT6 #(
    .INIT(64'hFFFFFFFF00400000)) 
    \read_count[9]_i_1 
       (.I0(read_count_reg__0[8]),
        .I1(read_count_reg__0[9]),
        .I2(\currentRbuff[0]_i_2_n_0 ),
        .I3(read_count_reg__0[7]),
        .I4(pixel_data_valid),
        .I5(someport),
        .O(\read_count[9]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFB0000)) 
    \read_count[9]_i_2 
       (.I0(read_count_reg__0[8]),
        .I1(read_count_reg__0[9]),
        .I2(\read_count[9]_i_4_n_0 ),
        .I3(read_count_reg__0[7]),
        .I4(pixel_data_valid),
        .O(read_count01_out));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT5 #(
    .INIT(32'hAFFFC000)) 
    \read_count[9]_i_3 
       (.I0(\read_count[9]_i_4_n_0 ),
        .I1(\currentRbuff[0]_i_2_n_0 ),
        .I2(read_count_reg__0[7]),
        .I3(read_count_reg__0[8]),
        .I4(read_count_reg__0[9]),
        .O(p_0_in__0[9]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \read_count[9]_i_4 
       (.I0(read_count_reg__0[5]),
        .I1(read_count_reg__0[3]),
        .I2(\read_count[6]_i_2_n_0 ),
        .I3(read_count_reg__0[2]),
        .I4(read_count_reg__0[4]),
        .I5(read_count_reg__0[6]),
        .O(\read_count[9]_i_4_n_0 ));
  FDRE \read_count_reg[0] 
       (.C(i_clk),
        .CE(read_count01_out),
        .D(p_0_in__0[0]),
        .Q(read_count_reg__0[0]),
        .R(\read_count[9]_i_1_n_0 ));
  FDRE \read_count_reg[1] 
       (.C(i_clk),
        .CE(read_count01_out),
        .D(p_0_in__0[1]),
        .Q(read_count_reg__0[1]),
        .R(\read_count[9]_i_1_n_0 ));
  FDRE \read_count_reg[2] 
       (.C(i_clk),
        .CE(read_count01_out),
        .D(p_0_in__0[2]),
        .Q(read_count_reg__0[2]),
        .R(\read_count[9]_i_1_n_0 ));
  FDRE \read_count_reg[3] 
       (.C(i_clk),
        .CE(read_count01_out),
        .D(p_0_in__0[3]),
        .Q(read_count_reg__0[3]),
        .R(\read_count[9]_i_1_n_0 ));
  FDRE \read_count_reg[4] 
       (.C(i_clk),
        .CE(read_count01_out),
        .D(p_0_in__0[4]),
        .Q(read_count_reg__0[4]),
        .R(\read_count[9]_i_1_n_0 ));
  FDRE \read_count_reg[5] 
       (.C(i_clk),
        .CE(read_count01_out),
        .D(p_0_in__0[5]),
        .Q(read_count_reg__0[5]),
        .R(\read_count[9]_i_1_n_0 ));
  FDRE \read_count_reg[6] 
       (.C(i_clk),
        .CE(read_count01_out),
        .D(p_0_in__0[6]),
        .Q(read_count_reg__0[6]),
        .R(\read_count[9]_i_1_n_0 ));
  FDRE \read_count_reg[7] 
       (.C(i_clk),
        .CE(read_count01_out),
        .D(p_0_in__0[7]),
        .Q(read_count_reg__0[7]),
        .R(\read_count[9]_i_1_n_0 ));
  FDRE \read_count_reg[8] 
       (.C(i_clk),
        .CE(read_count01_out),
        .D(p_0_in__0[8]),
        .Q(read_count_reg__0[8]),
        .R(\read_count[9]_i_1_n_0 ));
  FDRE \read_count_reg[9] 
       (.C(i_clk),
        .CE(read_count01_out),
        .D(p_0_in__0[9]),
        .Q(read_count_reg__0[9]),
        .R(\read_count[9]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h002E)) 
    read_linebuff_i_1
       (.I0(read_linebuff_i_2_n_0),
        .I1(pixel_data_valid),
        .I2(\currentRbuff[1]_i_2_n_0 ),
        .I3(someport),
        .O(read_linebuff_i_1_n_0));
  LUT5 #(
    .INIT(32'hFFFF8000)) 
    read_linebuff_i_2
       (.I0(totalPixelCount_reg[10]),
        .I1(totalPixelCount_reg[8]),
        .I2(totalPixelCount_reg[7]),
        .I3(totalPixelCount_reg[9]),
        .I4(totalPixelCount_reg[11]),
        .O(read_linebuff_i_2_n_0));
  FDRE read_linebuff_reg
       (.C(i_clk),
        .CE(1'b1),
        .D(read_linebuff_i_1_n_0),
        .Q(pixel_data_valid),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \totalPixelCount[0]_i_1 
       (.I0(pixel_data_valid),
        .I1(i_data_valid),
        .O(\totalPixelCount[0]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \totalPixelCount[0]_i_3 
       (.I0(pixel_data_valid),
        .I1(i_data_valid),
        .O(\totalPixelCount[0]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h2D)) 
    \totalPixelCount[0]_i_4 
       (.I0(i_data_valid),
        .I1(pixel_data_valid),
        .I2(\totalPixelCount_reg_n_0_[3] ),
        .O(\totalPixelCount[0]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h2D)) 
    \totalPixelCount[0]_i_5 
       (.I0(i_data_valid),
        .I1(pixel_data_valid),
        .I2(\totalPixelCount_reg_n_0_[2] ),
        .O(\totalPixelCount[0]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h2D)) 
    \totalPixelCount[0]_i_6 
       (.I0(i_data_valid),
        .I1(pixel_data_valid),
        .I2(\totalPixelCount_reg_n_0_[1] ),
        .O(\totalPixelCount[0]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \totalPixelCount[0]_i_7 
       (.I0(pixel_data_valid),
        .I1(i_data_valid),
        .I2(\totalPixelCount_reg_n_0_[0] ),
        .O(\totalPixelCount[0]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h2D)) 
    \totalPixelCount[4]_i_2 
       (.I0(i_data_valid),
        .I1(pixel_data_valid),
        .I2(totalPixelCount_reg[7]),
        .O(\totalPixelCount[4]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h2D)) 
    \totalPixelCount[4]_i_3 
       (.I0(i_data_valid),
        .I1(pixel_data_valid),
        .I2(\totalPixelCount_reg_n_0_[6] ),
        .O(\totalPixelCount[4]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h2D)) 
    \totalPixelCount[4]_i_4 
       (.I0(i_data_valid),
        .I1(pixel_data_valid),
        .I2(\totalPixelCount_reg_n_0_[5] ),
        .O(\totalPixelCount[4]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h2D)) 
    \totalPixelCount[4]_i_5 
       (.I0(i_data_valid),
        .I1(pixel_data_valid),
        .I2(\totalPixelCount_reg_n_0_[4] ),
        .O(\totalPixelCount[4]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h63)) 
    \totalPixelCount[8]_i_2 
       (.I0(pixel_data_valid),
        .I1(totalPixelCount_reg[11]),
        .I2(i_data_valid),
        .O(\totalPixelCount[8]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h2D)) 
    \totalPixelCount[8]_i_3 
       (.I0(i_data_valid),
        .I1(pixel_data_valid),
        .I2(totalPixelCount_reg[10]),
        .O(\totalPixelCount[8]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h2D)) 
    \totalPixelCount[8]_i_4 
       (.I0(i_data_valid),
        .I1(pixel_data_valid),
        .I2(totalPixelCount_reg[9]),
        .O(\totalPixelCount[8]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h2D)) 
    \totalPixelCount[8]_i_5 
       (.I0(i_data_valid),
        .I1(pixel_data_valid),
        .I2(totalPixelCount_reg[8]),
        .O(\totalPixelCount[8]_i_5_n_0 ));
  FDRE \totalPixelCount_reg[0] 
       (.C(i_clk),
        .CE(\totalPixelCount[0]_i_1_n_0 ),
        .D(\totalPixelCount_reg[0]_i_2_n_7 ),
        .Q(\totalPixelCount_reg_n_0_[0] ),
        .R(someport));
  CARRY4 \totalPixelCount_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\totalPixelCount_reg[0]_i_2_n_0 ,\totalPixelCount_reg[0]_i_2_n_1 ,\totalPixelCount_reg[0]_i_2_n_2 ,\totalPixelCount_reg[0]_i_2_n_3 }),
        .CYINIT(\totalPixelCount[0]_i_3_n_0 ),
        .DI({\totalPixelCount_reg_n_0_[3] ,\totalPixelCount_reg_n_0_[2] ,\totalPixelCount_reg_n_0_[1] ,\totalPixelCount_reg_n_0_[0] }),
        .O({\totalPixelCount_reg[0]_i_2_n_4 ,\totalPixelCount_reg[0]_i_2_n_5 ,\totalPixelCount_reg[0]_i_2_n_6 ,\totalPixelCount_reg[0]_i_2_n_7 }),
        .S({\totalPixelCount[0]_i_4_n_0 ,\totalPixelCount[0]_i_5_n_0 ,\totalPixelCount[0]_i_6_n_0 ,\totalPixelCount[0]_i_7_n_0 }));
  FDRE \totalPixelCount_reg[10] 
       (.C(i_clk),
        .CE(\totalPixelCount[0]_i_1_n_0 ),
        .D(\totalPixelCount_reg[8]_i_1_n_5 ),
        .Q(totalPixelCount_reg[10]),
        .R(someport));
  FDRE \totalPixelCount_reg[11] 
       (.C(i_clk),
        .CE(\totalPixelCount[0]_i_1_n_0 ),
        .D(\totalPixelCount_reg[8]_i_1_n_4 ),
        .Q(totalPixelCount_reg[11]),
        .R(someport));
  FDRE \totalPixelCount_reg[1] 
       (.C(i_clk),
        .CE(\totalPixelCount[0]_i_1_n_0 ),
        .D(\totalPixelCount_reg[0]_i_2_n_6 ),
        .Q(\totalPixelCount_reg_n_0_[1] ),
        .R(someport));
  FDRE \totalPixelCount_reg[2] 
       (.C(i_clk),
        .CE(\totalPixelCount[0]_i_1_n_0 ),
        .D(\totalPixelCount_reg[0]_i_2_n_5 ),
        .Q(\totalPixelCount_reg_n_0_[2] ),
        .R(someport));
  FDRE \totalPixelCount_reg[3] 
       (.C(i_clk),
        .CE(\totalPixelCount[0]_i_1_n_0 ),
        .D(\totalPixelCount_reg[0]_i_2_n_4 ),
        .Q(\totalPixelCount_reg_n_0_[3] ),
        .R(someport));
  FDRE \totalPixelCount_reg[4] 
       (.C(i_clk),
        .CE(\totalPixelCount[0]_i_1_n_0 ),
        .D(\totalPixelCount_reg[4]_i_1_n_7 ),
        .Q(\totalPixelCount_reg_n_0_[4] ),
        .R(someport));
  CARRY4 \totalPixelCount_reg[4]_i_1 
       (.CI(\totalPixelCount_reg[0]_i_2_n_0 ),
        .CO({\totalPixelCount_reg[4]_i_1_n_0 ,\totalPixelCount_reg[4]_i_1_n_1 ,\totalPixelCount_reg[4]_i_1_n_2 ,\totalPixelCount_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({totalPixelCount_reg[7],\totalPixelCount_reg_n_0_[6] ,\totalPixelCount_reg_n_0_[5] ,\totalPixelCount_reg_n_0_[4] }),
        .O({\totalPixelCount_reg[4]_i_1_n_4 ,\totalPixelCount_reg[4]_i_1_n_5 ,\totalPixelCount_reg[4]_i_1_n_6 ,\totalPixelCount_reg[4]_i_1_n_7 }),
        .S({\totalPixelCount[4]_i_2_n_0 ,\totalPixelCount[4]_i_3_n_0 ,\totalPixelCount[4]_i_4_n_0 ,\totalPixelCount[4]_i_5_n_0 }));
  FDRE \totalPixelCount_reg[5] 
       (.C(i_clk),
        .CE(\totalPixelCount[0]_i_1_n_0 ),
        .D(\totalPixelCount_reg[4]_i_1_n_6 ),
        .Q(\totalPixelCount_reg_n_0_[5] ),
        .R(someport));
  FDRE \totalPixelCount_reg[6] 
       (.C(i_clk),
        .CE(\totalPixelCount[0]_i_1_n_0 ),
        .D(\totalPixelCount_reg[4]_i_1_n_5 ),
        .Q(\totalPixelCount_reg_n_0_[6] ),
        .R(someport));
  FDRE \totalPixelCount_reg[7] 
       (.C(i_clk),
        .CE(\totalPixelCount[0]_i_1_n_0 ),
        .D(\totalPixelCount_reg[4]_i_1_n_4 ),
        .Q(totalPixelCount_reg[7]),
        .R(someport));
  FDRE \totalPixelCount_reg[8] 
       (.C(i_clk),
        .CE(\totalPixelCount[0]_i_1_n_0 ),
        .D(\totalPixelCount_reg[8]_i_1_n_7 ),
        .Q(totalPixelCount_reg[8]),
        .R(someport));
  CARRY4 \totalPixelCount_reg[8]_i_1 
       (.CI(\totalPixelCount_reg[4]_i_1_n_0 ),
        .CO({\NLW_totalPixelCount_reg[8]_i_1_CO_UNCONNECTED [3],\totalPixelCount_reg[8]_i_1_n_1 ,\totalPixelCount_reg[8]_i_1_n_2 ,\totalPixelCount_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,totalPixelCount_reg[10:8]}),
        .O({\totalPixelCount_reg[8]_i_1_n_4 ,\totalPixelCount_reg[8]_i_1_n_5 ,\totalPixelCount_reg[8]_i_1_n_6 ,\totalPixelCount_reg[8]_i_1_n_7 }),
        .S({\totalPixelCount[8]_i_2_n_0 ,\totalPixelCount[8]_i_3_n_0 ,\totalPixelCount[8]_i_4_n_0 ,\totalPixelCount[8]_i_5_n_0 }));
  FDRE \totalPixelCount_reg[9] 
       (.C(i_clk),
        .CE(\totalPixelCount[0]_i_1_n_0 ),
        .D(\totalPixelCount_reg[8]_i_1_n_6 ),
        .Q(totalPixelCount_reg[9]),
        .R(someport));
endmodule

(* CHECK_LICENSE_TYPE = "design_1_img_proc_top_0_0,img_proc_top,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* IP_DEFINITION_SOURCE = "package_project" *) 
(* X_CORE_INFO = "img_proc_top,Vivado 2018.3" *) 
(* NotValidForBitStream *)
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix
   (i_clk,
    someport,
    i_data_valid,
    pixel_in,
    o_data_valid,
    o_waddr,
    o_data,
    filter_sel);
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 i_clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME i_clk, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input i_clk;
  input someport;
  input i_data_valid;
  input [11:0]pixel_in;
  output o_data_valid;
  output [17:0]o_waddr;
  output [11:0]o_data;
  input [2:0]filter_sel;

  wire [2:0]filter_sel;
  wire i_clk;
  wire i_data_valid;
  wire line_reg_r1_0_63_0_2_i_100_n_0;
  wire line_reg_r1_0_63_0_2_i_101_n_0;
  wire line_reg_r1_0_63_0_2_i_102_n_0;
  wire line_reg_r1_0_63_0_2_i_103_n_0;
  wire line_reg_r1_0_63_0_2_i_104_n_0;
  wire line_reg_r1_0_63_0_2_i_105_n_0;
  wire line_reg_r1_0_63_0_2_i_106_n_0;
  wire line_reg_r1_0_63_0_2_i_107_n_0;
  wire line_reg_r1_0_63_0_2_i_108_n_0;
  wire line_reg_r1_0_63_0_2_i_109_n_0;
  wire line_reg_r1_0_63_0_2_i_110_n_0;
  wire line_reg_r1_0_63_0_2_i_111_n_0;
  wire line_reg_r1_0_63_0_2_i_112_n_0;
  wire line_reg_r1_0_63_0_2_i_113_n_0;
  wire line_reg_r1_0_63_0_2_i_114_n_0;
  wire line_reg_r1_0_63_0_2_i_115_n_0;
  wire line_reg_r1_0_63_0_2_i_116_n_0;
  wire line_reg_r1_0_63_0_2_i_117_n_0;
  wire line_reg_r1_0_63_0_2_i_118_n_0;
  wire line_reg_r1_0_63_0_2_i_119_n_0;
  wire line_reg_r1_0_63_0_2_i_11_n_1;
  wire line_reg_r1_0_63_0_2_i_11_n_2;
  wire line_reg_r1_0_63_0_2_i_11_n_3;
  wire line_reg_r1_0_63_0_2_i_11_n_4;
  wire line_reg_r1_0_63_0_2_i_11_n_5;
  wire line_reg_r1_0_63_0_2_i_11_n_6;
  wire line_reg_r1_0_63_0_2_i_11_n_7;
  wire line_reg_r1_0_63_0_2_i_120_n_0;
  wire line_reg_r1_0_63_0_2_i_121_n_0;
  wire line_reg_r1_0_63_0_2_i_129_n_0;
  wire line_reg_r1_0_63_0_2_i_12_n_0;
  wire line_reg_r1_0_63_0_2_i_12_n_1;
  wire line_reg_r1_0_63_0_2_i_12_n_2;
  wire line_reg_r1_0_63_0_2_i_12_n_3;
  wire line_reg_r1_0_63_0_2_i_130_n_0;
  wire line_reg_r1_0_63_0_2_i_131_n_0;
  wire line_reg_r1_0_63_0_2_i_132_n_0;
  wire line_reg_r1_0_63_0_2_i_133_n_0;
  wire line_reg_r1_0_63_0_2_i_134_n_0;
  wire line_reg_r1_0_63_0_2_i_135_n_0;
  wire line_reg_r1_0_63_0_2_i_136_n_0;
  wire line_reg_r1_0_63_0_2_i_137_n_0;
  wire line_reg_r1_0_63_0_2_i_138_n_0;
  wire line_reg_r1_0_63_0_2_i_139_n_0;
  wire line_reg_r1_0_63_0_2_i_13_n_0;
  wire line_reg_r1_0_63_0_2_i_140_n_0;
  wire line_reg_r1_0_63_0_2_i_141_n_0;
  wire line_reg_r1_0_63_0_2_i_142_n_0;
  wire line_reg_r1_0_63_0_2_i_143_n_0;
  wire line_reg_r1_0_63_0_2_i_144_n_0;
  wire line_reg_r1_0_63_0_2_i_145_n_0;
  wire line_reg_r1_0_63_0_2_i_146_n_0;
  wire line_reg_r1_0_63_0_2_i_147_n_0;
  wire line_reg_r1_0_63_0_2_i_148_n_0;
  wire line_reg_r1_0_63_0_2_i_149_n_0;
  wire line_reg_r1_0_63_0_2_i_14_n_0;
  wire line_reg_r1_0_63_0_2_i_15_n_0;
  wire line_reg_r1_0_63_0_2_i_16_n_0;
  wire line_reg_r1_0_63_0_2_i_17_n_0;
  wire line_reg_r1_0_63_0_2_i_18_n_0;
  wire line_reg_r1_0_63_0_2_i_19_n_0;
  wire line_reg_r1_0_63_0_2_i_20_n_0;
  wire line_reg_r1_0_63_0_2_i_21_n_0;
  wire line_reg_r1_0_63_0_2_i_22_n_0;
  wire line_reg_r1_0_63_0_2_i_23_n_0;
  wire line_reg_r1_0_63_0_2_i_31_n_0;
  wire line_reg_r1_0_63_0_2_i_31_n_1;
  wire line_reg_r1_0_63_0_2_i_31_n_2;
  wire line_reg_r1_0_63_0_2_i_31_n_3;
  wire line_reg_r1_0_63_0_2_i_31_n_4;
  wire line_reg_r1_0_63_0_2_i_31_n_5;
  wire line_reg_r1_0_63_0_2_i_31_n_6;
  wire line_reg_r1_0_63_0_2_i_31_n_7;
  wire line_reg_r1_0_63_0_2_i_32_n_0;
  wire line_reg_r1_0_63_0_2_i_33_n_0;
  wire line_reg_r1_0_63_0_2_i_34_n_0;
  wire line_reg_r1_0_63_0_2_i_35_n_0;
  wire line_reg_r1_0_63_0_2_i_36_n_0;
  wire line_reg_r1_0_63_0_2_i_37_n_0;
  wire line_reg_r1_0_63_0_2_i_38_n_0;
  wire line_reg_r1_0_63_0_2_i_39_n_0;
  wire line_reg_r1_0_63_0_2_i_39_n_1;
  wire line_reg_r1_0_63_0_2_i_39_n_2;
  wire line_reg_r1_0_63_0_2_i_39_n_3;
  wire line_reg_r1_0_63_0_2_i_40_n_0;
  wire line_reg_r1_0_63_0_2_i_41_n_0;
  wire line_reg_r1_0_63_0_2_i_42_n_0;
  wire line_reg_r1_0_63_0_2_i_43_n_0;
  wire line_reg_r1_0_63_0_2_i_44_n_0;
  wire line_reg_r1_0_63_0_2_i_45_n_0;
  wire line_reg_r1_0_63_0_2_i_46_n_0;
  wire line_reg_r1_0_63_0_2_i_47_n_0;
  wire line_reg_r1_0_63_0_2_i_48_n_0;
  wire line_reg_r1_0_63_0_2_i_48_n_1;
  wire line_reg_r1_0_63_0_2_i_48_n_2;
  wire line_reg_r1_0_63_0_2_i_48_n_3;
  wire line_reg_r1_0_63_0_2_i_48_n_4;
  wire line_reg_r1_0_63_0_2_i_48_n_5;
  wire line_reg_r1_0_63_0_2_i_48_n_6;
  wire line_reg_r1_0_63_0_2_i_48_n_7;
  wire line_reg_r1_0_63_0_2_i_49_n_2;
  wire line_reg_r1_0_63_0_2_i_49_n_3;
  wire line_reg_r1_0_63_0_2_i_50_n_0;
  wire line_reg_r1_0_63_0_2_i_50_n_1;
  wire line_reg_r1_0_63_0_2_i_50_n_2;
  wire line_reg_r1_0_63_0_2_i_50_n_3;
  wire line_reg_r1_0_63_0_2_i_51_n_0;
  wire line_reg_r1_0_63_0_2_i_51_n_1;
  wire line_reg_r1_0_63_0_2_i_51_n_2;
  wire line_reg_r1_0_63_0_2_i_51_n_3;
  wire line_reg_r1_0_63_0_2_i_51_n_4;
  wire line_reg_r1_0_63_0_2_i_51_n_5;
  wire line_reg_r1_0_63_0_2_i_51_n_6;
  wire line_reg_r1_0_63_0_2_i_51_n_7;
  wire line_reg_r1_0_63_0_2_i_52_n_0;
  wire line_reg_r1_0_63_0_2_i_52_n_1;
  wire line_reg_r1_0_63_0_2_i_52_n_2;
  wire line_reg_r1_0_63_0_2_i_52_n_3;
  wire line_reg_r1_0_63_0_2_i_53_n_0;
  wire line_reg_r1_0_63_0_2_i_53_n_1;
  wire line_reg_r1_0_63_0_2_i_53_n_2;
  wire line_reg_r1_0_63_0_2_i_53_n_3;
  wire line_reg_r1_0_63_0_2_i_55_n_3;
  wire line_reg_r1_0_63_0_2_i_55_n_6;
  wire line_reg_r1_0_63_0_2_i_55_n_7;
  wire line_reg_r1_0_63_0_2_i_65_n_0;
  wire line_reg_r1_0_63_0_2_i_65_n_1;
  wire line_reg_r1_0_63_0_2_i_65_n_2;
  wire line_reg_r1_0_63_0_2_i_65_n_3;
  wire line_reg_r1_0_63_0_2_i_65_n_4;
  wire line_reg_r1_0_63_0_2_i_65_n_5;
  wire line_reg_r1_0_63_0_2_i_65_n_6;
  wire line_reg_r1_0_63_0_2_i_66_n_0;
  wire line_reg_r1_0_63_0_2_i_67_n_0;
  wire line_reg_r1_0_63_0_2_i_67_n_1;
  wire line_reg_r1_0_63_0_2_i_67_n_2;
  wire line_reg_r1_0_63_0_2_i_67_n_3;
  wire line_reg_r1_0_63_0_2_i_67_n_4;
  wire line_reg_r1_0_63_0_2_i_67_n_5;
  wire line_reg_r1_0_63_0_2_i_67_n_6;
  wire line_reg_r1_0_63_0_2_i_68_n_0;
  wire line_reg_r1_0_63_0_2_i_69_n_0;
  wire line_reg_r1_0_63_0_2_i_70_n_0;
  wire line_reg_r1_0_63_0_2_i_71_n_0;
  wire line_reg_r1_0_63_0_2_i_72_n_1;
  wire line_reg_r1_0_63_0_2_i_72_n_3;
  wire line_reg_r1_0_63_0_2_i_72_n_6;
  wire line_reg_r1_0_63_0_2_i_72_n_7;
  wire line_reg_r1_0_63_0_2_i_73_n_0;
  wire line_reg_r1_0_63_0_2_i_74_n_0;
  wire line_reg_r1_0_63_0_2_i_75_n_0;
  wire line_reg_r1_0_63_0_2_i_76_n_0;
  wire line_reg_r1_0_63_0_2_i_77_n_0;
  wire line_reg_r1_0_63_0_2_i_78_n_0;
  wire line_reg_r1_0_63_0_2_i_79_n_0;
  wire line_reg_r1_0_63_0_2_i_80_n_0;
  wire line_reg_r1_0_63_0_2_i_80_n_1;
  wire line_reg_r1_0_63_0_2_i_80_n_2;
  wire line_reg_r1_0_63_0_2_i_80_n_3;
  wire line_reg_r1_0_63_0_2_i_80_n_4;
  wire line_reg_r1_0_63_0_2_i_80_n_5;
  wire line_reg_r1_0_63_0_2_i_80_n_6;
  wire line_reg_r1_0_63_0_2_i_80_n_7;
  wire line_reg_r1_0_63_0_2_i_81_n_0;
  wire line_reg_r1_0_63_0_2_i_81_n_1;
  wire line_reg_r1_0_63_0_2_i_81_n_2;
  wire line_reg_r1_0_63_0_2_i_81_n_3;
  wire line_reg_r1_0_63_0_2_i_82_n_0;
  wire line_reg_r1_0_63_0_2_i_83_n_0;
  wire line_reg_r1_0_63_0_2_i_84_n_0;
  wire line_reg_r1_0_63_0_2_i_85_n_0;
  wire line_reg_r1_0_63_0_2_i_86_n_0;
  wire line_reg_r1_0_63_0_2_i_87_n_0;
  wire line_reg_r1_0_63_0_2_i_88_n_0;
  wire line_reg_r1_0_63_0_2_i_89_n_0;
  wire line_reg_r1_0_63_0_2_i_8_n_0;
  wire line_reg_r1_0_63_0_2_i_8_n_1;
  wire line_reg_r1_0_63_0_2_i_8_n_2;
  wire line_reg_r1_0_63_0_2_i_8_n_3;
  wire line_reg_r1_0_63_0_2_i_90_n_0;
  wire line_reg_r1_0_63_0_2_i_91_n_0;
  wire line_reg_r1_0_63_0_2_i_92_n_0;
  wire line_reg_r1_0_63_0_2_i_93_n_0;
  wire line_reg_r1_0_63_0_2_i_94_n_0;
  wire line_reg_r1_0_63_0_2_i_95_n_0;
  wire line_reg_r1_0_63_0_2_i_96_n_0;
  wire line_reg_r1_0_63_0_2_i_97_n_0;
  wire line_reg_r1_0_63_0_2_i_98_n_0;
  wire line_reg_r1_0_63_0_2_i_99_n_0;
  wire line_reg_r1_0_63_0_2_i_9_n_3;
  wire [11:0]o_data;
  wire o_data_valid;
  wire [17:0]o_waddr;
  wire [11:0]pixel_in;
  wire someport;
  wire [13:3]weighted_sum;
  wire [10:4]weighted_sum0;
  wire [12:0]weighted_sum1;
  wire [3:3]NLW_line_reg_r1_0_63_0_2_i_11_CO_UNCONNECTED;
  wire [2:0]NLW_line_reg_r1_0_63_0_2_i_39_O_UNCONNECTED;
  wire [3:2]NLW_line_reg_r1_0_63_0_2_i_49_CO_UNCONNECTED;
  wire [3:3]NLW_line_reg_r1_0_63_0_2_i_49_O_UNCONNECTED;
  wire [3:0]NLW_line_reg_r1_0_63_0_2_i_54_CO_UNCONNECTED;
  wire [3:1]NLW_line_reg_r1_0_63_0_2_i_54_O_UNCONNECTED;
  wire [3:1]NLW_line_reg_r1_0_63_0_2_i_55_CO_UNCONNECTED;
  wire [3:2]NLW_line_reg_r1_0_63_0_2_i_55_O_UNCONNECTED;
  wire [0:0]NLW_line_reg_r1_0_63_0_2_i_65_O_UNCONNECTED;
  wire [0:0]NLW_line_reg_r1_0_63_0_2_i_67_O_UNCONNECTED;
  wire [3:1]NLW_line_reg_r1_0_63_0_2_i_72_CO_UNCONNECTED;
  wire [3:2]NLW_line_reg_r1_0_63_0_2_i_72_O_UNCONNECTED;
  wire [3:1]NLW_line_reg_r1_0_63_0_2_i_9_CO_UNCONNECTED;
  wire [3:2]NLW_line_reg_r1_0_63_0_2_i_9_O_UNCONNECTED;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_img_proc_top inst
       (.O({line_reg_r1_0_63_0_2_i_11_n_4,line_reg_r1_0_63_0_2_i_11_n_5,line_reg_r1_0_63_0_2_i_11_n_6,line_reg_r1_0_63_0_2_i_11_n_7}),
        .filter_sel(filter_sel),
        .i_clk(i_clk),
        .i_data_valid(i_data_valid),
        .line_reg_r1_0_63_0_2_i_24({line_reg_r1_0_63_0_2_i_31_n_4,line_reg_r1_0_63_0_2_i_31_n_5,line_reg_r1_0_63_0_2_i_31_n_6,line_reg_r1_0_63_0_2_i_31_n_7}),
        .line_reg_r1_0_63_0_2_i_56({line_reg_r1_0_63_0_2_i_65_n_4,line_reg_r1_0_63_0_2_i_65_n_5,line_reg_r1_0_63_0_2_i_65_n_6}),
        .o_data(o_data),
        .o_data_valid(o_data_valid),
        .o_waddr(o_waddr),
        .pixel_in(pixel_in),
        .someport(someport),
        .weighted_sum(weighted_sum));
  LUT2 #(
    .INIT(4'hB)) 
    line_reg_r1_0_63_0_2_i_100
       (.I0(pixel_in[4]),
        .I1(pixel_in[6]),
        .O(line_reg_r1_0_63_0_2_i_100_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    line_reg_r1_0_63_0_2_i_101
       (.I0(pixel_in[4]),
        .I1(pixel_in[6]),
        .O(line_reg_r1_0_63_0_2_i_101_n_0));
  LUT4 #(
    .INIT(16'h6999)) 
    line_reg_r1_0_63_0_2_i_102
       (.I0(pixel_in[7]),
        .I1(pixel_in[5]),
        .I2(pixel_in[4]),
        .I3(pixel_in[6]),
        .O(line_reg_r1_0_63_0_2_i_102_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    line_reg_r1_0_63_0_2_i_103
       (.I0(pixel_in[7]),
        .I1(pixel_in[5]),
        .I2(pixel_in[6]),
        .I3(pixel_in[4]),
        .O(line_reg_r1_0_63_0_2_i_103_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    line_reg_r1_0_63_0_2_i_104
       (.I0(pixel_in[6]),
        .I1(pixel_in[4]),
        .I2(pixel_in[7]),
        .I3(pixel_in[5]),
        .O(line_reg_r1_0_63_0_2_i_104_n_0));
  LUT4 #(
    .INIT(16'h6669)) 
    line_reg_r1_0_63_0_2_i_105
       (.I0(pixel_in[6]),
        .I1(pixel_in[4]),
        .I2(pixel_in[7]),
        .I3(pixel_in[5]),
        .O(line_reg_r1_0_63_0_2_i_105_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    line_reg_r1_0_63_0_2_i_106
       (.I0(pixel_in[3]),
        .I1(pixel_in[0]),
        .O(line_reg_r1_0_63_0_2_i_106_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    line_reg_r1_0_63_0_2_i_107
       (.I0(pixel_in[0]),
        .I1(pixel_in[3]),
        .O(line_reg_r1_0_63_0_2_i_107_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    line_reg_r1_0_63_0_2_i_108
       (.I0(pixel_in[2]),
        .O(line_reg_r1_0_63_0_2_i_108_n_0));
  LUT3 #(
    .INIT(8'hD2)) 
    line_reg_r1_0_63_0_2_i_109
       (.I0(pixel_in[0]),
        .I1(pixel_in[3]),
        .I2(pixel_in[1]),
        .O(line_reg_r1_0_63_0_2_i_109_n_0));
  CARRY4 line_reg_r1_0_63_0_2_i_11
       (.CI(line_reg_r1_0_63_0_2_i_31_n_0),
        .CO({NLW_line_reg_r1_0_63_0_2_i_11_CO_UNCONNECTED[3],line_reg_r1_0_63_0_2_i_11_n_1,line_reg_r1_0_63_0_2_i_11_n_2,line_reg_r1_0_63_0_2_i_11_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,line_reg_r1_0_63_0_2_i_32_n_0,line_reg_r1_0_63_0_2_i_33_n_0,line_reg_r1_0_63_0_2_i_34_n_0}),
        .O({line_reg_r1_0_63_0_2_i_11_n_4,line_reg_r1_0_63_0_2_i_11_n_5,line_reg_r1_0_63_0_2_i_11_n_6,line_reg_r1_0_63_0_2_i_11_n_7}),
        .S({line_reg_r1_0_63_0_2_i_35_n_0,line_reg_r1_0_63_0_2_i_36_n_0,line_reg_r1_0_63_0_2_i_37_n_0,line_reg_r1_0_63_0_2_i_38_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    line_reg_r1_0_63_0_2_i_110
       (.I0(pixel_in[3]),
        .I1(pixel_in[0]),
        .O(line_reg_r1_0_63_0_2_i_110_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    line_reg_r1_0_63_0_2_i_111
       (.I0(pixel_in[8]),
        .I1(pixel_in[10]),
        .O(line_reg_r1_0_63_0_2_i_111_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    line_reg_r1_0_63_0_2_i_112
       (.I0(pixel_in[8]),
        .I1(pixel_in[10]),
        .O(line_reg_r1_0_63_0_2_i_112_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    line_reg_r1_0_63_0_2_i_113
       (.I0(pixel_in[10]),
        .I1(pixel_in[8]),
        .O(line_reg_r1_0_63_0_2_i_113_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    line_reg_r1_0_63_0_2_i_114
       (.I0(pixel_in[11]),
        .I1(pixel_in[9]),
        .O(line_reg_r1_0_63_0_2_i_114_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    line_reg_r1_0_63_0_2_i_115
       (.I0(pixel_in[10]),
        .I1(pixel_in[8]),
        .I2(pixel_in[11]),
        .I3(pixel_in[9]),
        .O(line_reg_r1_0_63_0_2_i_115_n_0));
  LUT4 #(
    .INIT(16'h6669)) 
    line_reg_r1_0_63_0_2_i_116
       (.I0(pixel_in[10]),
        .I1(pixel_in[8]),
        .I2(pixel_in[11]),
        .I3(pixel_in[9]),
        .O(line_reg_r1_0_63_0_2_i_116_n_0));
  LUT4 #(
    .INIT(16'h1EE1)) 
    line_reg_r1_0_63_0_2_i_117
       (.I0(pixel_in[8]),
        .I1(pixel_in[10]),
        .I2(pixel_in[11]),
        .I3(pixel_in[9]),
        .O(line_reg_r1_0_63_0_2_i_117_n_0));
  LUT4 #(
    .INIT(16'h1EE1)) 
    line_reg_r1_0_63_0_2_i_118
       (.I0(pixel_in[11]),
        .I1(pixel_in[9]),
        .I2(pixel_in[10]),
        .I3(pixel_in[8]),
        .O(line_reg_r1_0_63_0_2_i_118_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    line_reg_r1_0_63_0_2_i_119
       (.I0(pixel_in[11]),
        .O(line_reg_r1_0_63_0_2_i_119_n_0));
  CARRY4 line_reg_r1_0_63_0_2_i_12
       (.CI(line_reg_r1_0_63_0_2_i_39_n_0),
        .CO({line_reg_r1_0_63_0_2_i_12_n_0,line_reg_r1_0_63_0_2_i_12_n_1,line_reg_r1_0_63_0_2_i_12_n_2,line_reg_r1_0_63_0_2_i_12_n_3}),
        .CYINIT(1'b0),
        .DI({line_reg_r1_0_63_0_2_i_40_n_0,line_reg_r1_0_63_0_2_i_41_n_0,line_reg_r1_0_63_0_2_i_42_n_0,line_reg_r1_0_63_0_2_i_43_n_0}),
        .O(weighted_sum[7:4]),
        .S({line_reg_r1_0_63_0_2_i_44_n_0,line_reg_r1_0_63_0_2_i_45_n_0,line_reg_r1_0_63_0_2_i_46_n_0,line_reg_r1_0_63_0_2_i_47_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    line_reg_r1_0_63_0_2_i_120
       (.I0(pixel_in[7]),
        .O(line_reg_r1_0_63_0_2_i_120_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    line_reg_r1_0_63_0_2_i_121
       (.I0(pixel_in[6]),
        .I1(pixel_in[7]),
        .O(line_reg_r1_0_63_0_2_i_121_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    line_reg_r1_0_63_0_2_i_129
       (.I0(weighted_sum[10]),
        .I1(weighted_sum[12]),
        .O(line_reg_r1_0_63_0_2_i_129_n_0));
  LUT3 #(
    .INIT(8'hE8)) 
    line_reg_r1_0_63_0_2_i_13
       (.I0(line_reg_r1_0_63_0_2_i_48_n_5),
        .I1(weighted_sum0[10]),
        .I2(weighted_sum1[10]),
        .O(line_reg_r1_0_63_0_2_i_13_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    line_reg_r1_0_63_0_2_i_130
       (.I0(weighted_sum[10]),
        .I1(weighted_sum[12]),
        .O(line_reg_r1_0_63_0_2_i_130_n_0));
  LUT3 #(
    .INIT(8'hE8)) 
    line_reg_r1_0_63_0_2_i_131
       (.I0(weighted_sum[12]),
        .I1(weighted_sum[11]),
        .I2(weighted_sum[10]),
        .O(line_reg_r1_0_63_0_2_i_131_n_0));
  LUT3 #(
    .INIT(8'hE8)) 
    line_reg_r1_0_63_0_2_i_132
       (.I0(weighted_sum[12]),
        .I1(weighted_sum[11]),
        .I2(weighted_sum[10]),
        .O(line_reg_r1_0_63_0_2_i_132_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    line_reg_r1_0_63_0_2_i_133
       (.I0(weighted_sum[11]),
        .I1(weighted_sum[10]),
        .O(line_reg_r1_0_63_0_2_i_133_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    line_reg_r1_0_63_0_2_i_134
       (.I0(weighted_sum[10]),
        .I1(weighted_sum[12]),
        .O(line_reg_r1_0_63_0_2_i_134_n_0));
  LUT3 #(
    .INIT(8'h7E)) 
    line_reg_r1_0_63_0_2_i_135
       (.I0(weighted_sum[11]),
        .I1(weighted_sum[12]),
        .I2(weighted_sum[10]),
        .O(line_reg_r1_0_63_0_2_i_135_n_0));
  LUT3 #(
    .INIT(8'h7E)) 
    line_reg_r1_0_63_0_2_i_136
       (.I0(weighted_sum[11]),
        .I1(weighted_sum[12]),
        .I2(weighted_sum[10]),
        .O(line_reg_r1_0_63_0_2_i_136_n_0));
  LUT3 #(
    .INIT(8'h36)) 
    line_reg_r1_0_63_0_2_i_137
       (.I0(weighted_sum[11]),
        .I1(weighted_sum[12]),
        .I2(weighted_sum[10]),
        .O(line_reg_r1_0_63_0_2_i_137_n_0));
  LUT3 #(
    .INIT(8'hB4)) 
    line_reg_r1_0_63_0_2_i_138
       (.I0(weighted_sum[12]),
        .I1(weighted_sum[10]),
        .I2(weighted_sum[11]),
        .O(line_reg_r1_0_63_0_2_i_138_n_0));
  LUT3 #(
    .INIT(8'hE8)) 
    line_reg_r1_0_63_0_2_i_139
       (.I0(weighted_sum[12]),
        .I1(weighted_sum[11]),
        .I2(weighted_sum[10]),
        .O(line_reg_r1_0_63_0_2_i_139_n_0));
  LUT3 #(
    .INIT(8'hE8)) 
    line_reg_r1_0_63_0_2_i_14
       (.I0(line_reg_r1_0_63_0_2_i_48_n_6),
        .I1(weighted_sum0[9]),
        .I2(weighted_sum1[9]),
        .O(line_reg_r1_0_63_0_2_i_14_n_0));
  LUT2 #(
    .INIT(4'h4)) 
    line_reg_r1_0_63_0_2_i_140
       (.I0(weighted_sum[11]),
        .I1(weighted_sum[12]),
        .O(line_reg_r1_0_63_0_2_i_140_n_0));
  LUT3 #(
    .INIT(8'hD4)) 
    line_reg_r1_0_63_0_2_i_141
       (.I0(weighted_sum[10]),
        .I1(weighted_sum[12]),
        .I2(weighted_sum[11]),
        .O(line_reg_r1_0_63_0_2_i_141_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    line_reg_r1_0_63_0_2_i_142
       (.I0(pixel_in[6]),
        .O(line_reg_r1_0_63_0_2_i_142_n_0));
  LUT3 #(
    .INIT(8'h69)) 
    line_reg_r1_0_63_0_2_i_143
       (.I0(pixel_in[6]),
        .I1(pixel_in[7]),
        .I2(pixel_in[5]),
        .O(line_reg_r1_0_63_0_2_i_143_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    line_reg_r1_0_63_0_2_i_144
       (.I0(pixel_in[6]),
        .I1(pixel_in[4]),
        .O(line_reg_r1_0_63_0_2_i_144_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    line_reg_r1_0_63_0_2_i_145
       (.I0(pixel_in[5]),
        .O(line_reg_r1_0_63_0_2_i_145_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    line_reg_r1_0_63_0_2_i_146
       (.I0(pixel_in[10]),
        .O(line_reg_r1_0_63_0_2_i_146_n_0));
  LUT3 #(
    .INIT(8'h69)) 
    line_reg_r1_0_63_0_2_i_147
       (.I0(pixel_in[10]),
        .I1(pixel_in[11]),
        .I2(pixel_in[9]),
        .O(line_reg_r1_0_63_0_2_i_147_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    line_reg_r1_0_63_0_2_i_148
       (.I0(pixel_in[10]),
        .I1(pixel_in[8]),
        .O(line_reg_r1_0_63_0_2_i_148_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    line_reg_r1_0_63_0_2_i_149
       (.I0(pixel_in[9]),
        .O(line_reg_r1_0_63_0_2_i_149_n_0));
  LUT3 #(
    .INIT(8'hE8)) 
    line_reg_r1_0_63_0_2_i_15
       (.I0(line_reg_r1_0_63_0_2_i_48_n_7),
        .I1(weighted_sum0[8]),
        .I2(weighted_sum1[8]),
        .O(line_reg_r1_0_63_0_2_i_15_n_0));
  LUT3 #(
    .INIT(8'hE8)) 
    line_reg_r1_0_63_0_2_i_16
       (.I0(line_reg_r1_0_63_0_2_i_51_n_4),
        .I1(weighted_sum0[7]),
        .I2(weighted_sum1[7]),
        .O(line_reg_r1_0_63_0_2_i_16_n_0));
  LUT5 #(
    .INIT(32'hE81717E8)) 
    line_reg_r1_0_63_0_2_i_17
       (.I0(weighted_sum1[10]),
        .I1(weighted_sum0[10]),
        .I2(line_reg_r1_0_63_0_2_i_48_n_5),
        .I3(line_reg_r1_0_63_0_2_i_48_n_4),
        .I4(weighted_sum1[11]),
        .O(line_reg_r1_0_63_0_2_i_17_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    line_reg_r1_0_63_0_2_i_18
       (.I0(line_reg_r1_0_63_0_2_i_14_n_0),
        .I1(weighted_sum0[10]),
        .I2(line_reg_r1_0_63_0_2_i_48_n_5),
        .I3(weighted_sum1[10]),
        .O(line_reg_r1_0_63_0_2_i_18_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    line_reg_r1_0_63_0_2_i_19
       (.I0(line_reg_r1_0_63_0_2_i_48_n_6),
        .I1(weighted_sum0[9]),
        .I2(weighted_sum1[9]),
        .I3(line_reg_r1_0_63_0_2_i_15_n_0),
        .O(line_reg_r1_0_63_0_2_i_19_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    line_reg_r1_0_63_0_2_i_20
       (.I0(line_reg_r1_0_63_0_2_i_48_n_7),
        .I1(weighted_sum0[8]),
        .I2(weighted_sum1[8]),
        .I3(line_reg_r1_0_63_0_2_i_16_n_0),
        .O(line_reg_r1_0_63_0_2_i_20_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    line_reg_r1_0_63_0_2_i_21
       (.I0(line_reg_r1_0_63_0_2_i_48_n_4),
        .I1(weighted_sum1[11]),
        .O(line_reg_r1_0_63_0_2_i_21_n_0));
  LUT3 #(
    .INIT(8'h78)) 
    line_reg_r1_0_63_0_2_i_22
       (.I0(weighted_sum1[12]),
        .I1(line_reg_r1_0_63_0_2_i_55_n_7),
        .I2(line_reg_r1_0_63_0_2_i_55_n_6),
        .O(line_reg_r1_0_63_0_2_i_22_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    line_reg_r1_0_63_0_2_i_23
       (.I0(weighted_sum1[11]),
        .I1(line_reg_r1_0_63_0_2_i_48_n_4),
        .I2(line_reg_r1_0_63_0_2_i_55_n_7),
        .I3(weighted_sum1[12]),
        .O(line_reg_r1_0_63_0_2_i_23_n_0));
  CARRY4 line_reg_r1_0_63_0_2_i_31
       (.CI(line_reg_r1_0_63_0_2_i_65_n_0),
        .CO({line_reg_r1_0_63_0_2_i_31_n_0,line_reg_r1_0_63_0_2_i_31_n_1,line_reg_r1_0_63_0_2_i_31_n_2,line_reg_r1_0_63_0_2_i_31_n_3}),
        .CYINIT(1'b0),
        .DI({line_reg_r1_0_63_0_2_i_66_n_0,1'b0,line_reg_r1_0_63_0_2_i_67_n_6,1'b0}),
        .O({line_reg_r1_0_63_0_2_i_31_n_4,line_reg_r1_0_63_0_2_i_31_n_5,line_reg_r1_0_63_0_2_i_31_n_6,line_reg_r1_0_63_0_2_i_31_n_7}),
        .S({line_reg_r1_0_63_0_2_i_68_n_0,line_reg_r1_0_63_0_2_i_69_n_0,line_reg_r1_0_63_0_2_i_70_n_0,line_reg_r1_0_63_0_2_i_71_n_0}));
  LUT2 #(
    .INIT(4'h8)) 
    line_reg_r1_0_63_0_2_i_32
       (.I0(line_reg_r1_0_63_0_2_i_72_n_6),
        .I1(weighted_sum[13]),
        .O(line_reg_r1_0_63_0_2_i_32_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    line_reg_r1_0_63_0_2_i_33
       (.I0(line_reg_r1_0_63_0_2_i_72_n_7),
        .I1(weighted_sum[13]),
        .O(line_reg_r1_0_63_0_2_i_33_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    line_reg_r1_0_63_0_2_i_34
       (.I0(line_reg_r1_0_63_0_2_i_67_n_4),
        .I1(weighted_sum[13]),
        .O(line_reg_r1_0_63_0_2_i_34_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    line_reg_r1_0_63_0_2_i_35
       (.I0(weighted_sum[13]),
        .I1(line_reg_r1_0_63_0_2_i_72_n_1),
        .O(line_reg_r1_0_63_0_2_i_35_n_0));
  LUT3 #(
    .INIT(8'h9C)) 
    line_reg_r1_0_63_0_2_i_36
       (.I0(line_reg_r1_0_63_0_2_i_72_n_6),
        .I1(line_reg_r1_0_63_0_2_i_72_n_1),
        .I2(weighted_sum[13]),
        .O(line_reg_r1_0_63_0_2_i_36_n_0));
  LUT3 #(
    .INIT(8'h9C)) 
    line_reg_r1_0_63_0_2_i_37
       (.I0(line_reg_r1_0_63_0_2_i_72_n_7),
        .I1(line_reg_r1_0_63_0_2_i_72_n_6),
        .I2(weighted_sum[13]),
        .O(line_reg_r1_0_63_0_2_i_37_n_0));
  LUT3 #(
    .INIT(8'h9C)) 
    line_reg_r1_0_63_0_2_i_38
       (.I0(line_reg_r1_0_63_0_2_i_67_n_4),
        .I1(line_reg_r1_0_63_0_2_i_72_n_7),
        .I2(weighted_sum[13]),
        .O(line_reg_r1_0_63_0_2_i_38_n_0));
  CARRY4 line_reg_r1_0_63_0_2_i_39
       (.CI(1'b0),
        .CO({line_reg_r1_0_63_0_2_i_39_n_0,line_reg_r1_0_63_0_2_i_39_n_1,line_reg_r1_0_63_0_2_i_39_n_2,line_reg_r1_0_63_0_2_i_39_n_3}),
        .CYINIT(1'b0),
        .DI({line_reg_r1_0_63_0_2_i_73_n_0,line_reg_r1_0_63_0_2_i_74_n_0,line_reg_r1_0_63_0_2_i_75_n_0,1'b0}),
        .O({weighted_sum[3],NLW_line_reg_r1_0_63_0_2_i_39_O_UNCONNECTED[2:0]}),
        .S({line_reg_r1_0_63_0_2_i_76_n_0,line_reg_r1_0_63_0_2_i_77_n_0,line_reg_r1_0_63_0_2_i_78_n_0,line_reg_r1_0_63_0_2_i_79_n_0}));
  LUT3 #(
    .INIT(8'hE8)) 
    line_reg_r1_0_63_0_2_i_40
       (.I0(line_reg_r1_0_63_0_2_i_51_n_5),
        .I1(weighted_sum0[6]),
        .I2(weighted_sum1[6]),
        .O(line_reg_r1_0_63_0_2_i_40_n_0));
  LUT3 #(
    .INIT(8'hE8)) 
    line_reg_r1_0_63_0_2_i_41
       (.I0(line_reg_r1_0_63_0_2_i_51_n_6),
        .I1(weighted_sum0[5]),
        .I2(weighted_sum1[5]),
        .O(line_reg_r1_0_63_0_2_i_41_n_0));
  LUT3 #(
    .INIT(8'hE8)) 
    line_reg_r1_0_63_0_2_i_42
       (.I0(line_reg_r1_0_63_0_2_i_51_n_7),
        .I1(weighted_sum0[4]),
        .I2(weighted_sum1[4]),
        .O(line_reg_r1_0_63_0_2_i_42_n_0));
  LUT3 #(
    .INIT(8'hE8)) 
    line_reg_r1_0_63_0_2_i_43
       (.I0(line_reg_r1_0_63_0_2_i_80_n_4),
        .I1(pixel_in[2]),
        .I2(weighted_sum1[3]),
        .O(line_reg_r1_0_63_0_2_i_43_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    line_reg_r1_0_63_0_2_i_44
       (.I0(line_reg_r1_0_63_0_2_i_51_n_4),
        .I1(weighted_sum0[7]),
        .I2(weighted_sum1[7]),
        .I3(line_reg_r1_0_63_0_2_i_40_n_0),
        .O(line_reg_r1_0_63_0_2_i_44_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    line_reg_r1_0_63_0_2_i_45
       (.I0(line_reg_r1_0_63_0_2_i_51_n_5),
        .I1(weighted_sum0[6]),
        .I2(weighted_sum1[6]),
        .I3(line_reg_r1_0_63_0_2_i_41_n_0),
        .O(line_reg_r1_0_63_0_2_i_45_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    line_reg_r1_0_63_0_2_i_46
       (.I0(line_reg_r1_0_63_0_2_i_51_n_6),
        .I1(weighted_sum0[5]),
        .I2(weighted_sum1[5]),
        .I3(line_reg_r1_0_63_0_2_i_42_n_0),
        .O(line_reg_r1_0_63_0_2_i_46_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    line_reg_r1_0_63_0_2_i_47
       (.I0(line_reg_r1_0_63_0_2_i_51_n_7),
        .I1(weighted_sum0[4]),
        .I2(weighted_sum1[4]),
        .I3(line_reg_r1_0_63_0_2_i_43_n_0),
        .O(line_reg_r1_0_63_0_2_i_47_n_0));
  CARRY4 line_reg_r1_0_63_0_2_i_48
       (.CI(line_reg_r1_0_63_0_2_i_51_n_0),
        .CO({line_reg_r1_0_63_0_2_i_48_n_0,line_reg_r1_0_63_0_2_i_48_n_1,line_reg_r1_0_63_0_2_i_48_n_2,line_reg_r1_0_63_0_2_i_48_n_3}),
        .CYINIT(1'b0),
        .DI({pixel_in[5],line_reg_r1_0_63_0_2_i_82_n_0,pixel_in[6],line_reg_r1_0_63_0_2_i_83_n_0}),
        .O({line_reg_r1_0_63_0_2_i_48_n_4,line_reg_r1_0_63_0_2_i_48_n_5,line_reg_r1_0_63_0_2_i_48_n_6,line_reg_r1_0_63_0_2_i_48_n_7}),
        .S({line_reg_r1_0_63_0_2_i_84_n_0,line_reg_r1_0_63_0_2_i_85_n_0,line_reg_r1_0_63_0_2_i_86_n_0,line_reg_r1_0_63_0_2_i_87_n_0}));
  CARRY4 line_reg_r1_0_63_0_2_i_49
       (.CI(line_reg_r1_0_63_0_2_i_52_n_0),
        .CO({NLW_line_reg_r1_0_63_0_2_i_49_CO_UNCONNECTED[3:2],line_reg_r1_0_63_0_2_i_49_n_2,line_reg_r1_0_63_0_2_i_49_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,pixel_in[2:1]}),
        .O({NLW_line_reg_r1_0_63_0_2_i_49_O_UNCONNECTED[3],weighted_sum0[10:8]}),
        .S({1'b0,line_reg_r1_0_63_0_2_i_88_n_0,line_reg_r1_0_63_0_2_i_89_n_0,line_reg_r1_0_63_0_2_i_90_n_0}));
  CARRY4 line_reg_r1_0_63_0_2_i_50
       (.CI(line_reg_r1_0_63_0_2_i_53_n_0),
        .CO({line_reg_r1_0_63_0_2_i_50_n_0,line_reg_r1_0_63_0_2_i_50_n_1,line_reg_r1_0_63_0_2_i_50_n_2,line_reg_r1_0_63_0_2_i_50_n_3}),
        .CYINIT(1'b0),
        .DI({pixel_in[10],line_reg_r1_0_63_0_2_i_91_n_0,line_reg_r1_0_63_0_2_i_92_n_0,line_reg_r1_0_63_0_2_i_93_n_0}),
        .O(weighted_sum1[11:8]),
        .S({line_reg_r1_0_63_0_2_i_94_n_0,line_reg_r1_0_63_0_2_i_95_n_0,line_reg_r1_0_63_0_2_i_96_n_0,line_reg_r1_0_63_0_2_i_97_n_0}));
  CARRY4 line_reg_r1_0_63_0_2_i_51
       (.CI(line_reg_r1_0_63_0_2_i_80_n_0),
        .CO({line_reg_r1_0_63_0_2_i_51_n_0,line_reg_r1_0_63_0_2_i_51_n_1,line_reg_r1_0_63_0_2_i_51_n_2,line_reg_r1_0_63_0_2_i_51_n_3}),
        .CYINIT(1'b0),
        .DI({line_reg_r1_0_63_0_2_i_98_n_0,line_reg_r1_0_63_0_2_i_99_n_0,line_reg_r1_0_63_0_2_i_100_n_0,line_reg_r1_0_63_0_2_i_101_n_0}),
        .O({line_reg_r1_0_63_0_2_i_51_n_4,line_reg_r1_0_63_0_2_i_51_n_5,line_reg_r1_0_63_0_2_i_51_n_6,line_reg_r1_0_63_0_2_i_51_n_7}),
        .S({line_reg_r1_0_63_0_2_i_102_n_0,line_reg_r1_0_63_0_2_i_103_n_0,line_reg_r1_0_63_0_2_i_104_n_0,line_reg_r1_0_63_0_2_i_105_n_0}));
  CARRY4 line_reg_r1_0_63_0_2_i_52
       (.CI(1'b0),
        .CO({line_reg_r1_0_63_0_2_i_52_n_0,line_reg_r1_0_63_0_2_i_52_n_1,line_reg_r1_0_63_0_2_i_52_n_2,line_reg_r1_0_63_0_2_i_52_n_3}),
        .CYINIT(1'b0),
        .DI({pixel_in[0],1'b0,line_reg_r1_0_63_0_2_i_106_n_0,1'b0}),
        .O(weighted_sum0[7:4]),
        .S({line_reg_r1_0_63_0_2_i_107_n_0,line_reg_r1_0_63_0_2_i_108_n_0,line_reg_r1_0_63_0_2_i_109_n_0,line_reg_r1_0_63_0_2_i_110_n_0}));
  CARRY4 line_reg_r1_0_63_0_2_i_53
       (.CI(line_reg_r1_0_63_0_2_i_81_n_0),
        .CO({line_reg_r1_0_63_0_2_i_53_n_0,line_reg_r1_0_63_0_2_i_53_n_1,line_reg_r1_0_63_0_2_i_53_n_2,line_reg_r1_0_63_0_2_i_53_n_3}),
        .CYINIT(1'b0),
        .DI({line_reg_r1_0_63_0_2_i_111_n_0,line_reg_r1_0_63_0_2_i_112_n_0,line_reg_r1_0_63_0_2_i_113_n_0,line_reg_r1_0_63_0_2_i_114_n_0}),
        .O(weighted_sum1[7:4]),
        .S({line_reg_r1_0_63_0_2_i_115_n_0,line_reg_r1_0_63_0_2_i_116_n_0,line_reg_r1_0_63_0_2_i_117_n_0,line_reg_r1_0_63_0_2_i_118_n_0}));
  CARRY4 line_reg_r1_0_63_0_2_i_54
       (.CI(line_reg_r1_0_63_0_2_i_50_n_0),
        .CO(NLW_line_reg_r1_0_63_0_2_i_54_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_line_reg_r1_0_63_0_2_i_54_O_UNCONNECTED[3:1],weighted_sum1[12]}),
        .S({1'b0,1'b0,1'b0,line_reg_r1_0_63_0_2_i_119_n_0}));
  CARRY4 line_reg_r1_0_63_0_2_i_55
       (.CI(line_reg_r1_0_63_0_2_i_48_n_0),
        .CO({NLW_line_reg_r1_0_63_0_2_i_55_CO_UNCONNECTED[3:1],line_reg_r1_0_63_0_2_i_55_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,pixel_in[6]}),
        .O({NLW_line_reg_r1_0_63_0_2_i_55_O_UNCONNECTED[3:2],line_reg_r1_0_63_0_2_i_55_n_6,line_reg_r1_0_63_0_2_i_55_n_7}),
        .S({1'b0,1'b0,line_reg_r1_0_63_0_2_i_120_n_0,line_reg_r1_0_63_0_2_i_121_n_0}));
  CARRY4 line_reg_r1_0_63_0_2_i_65
       (.CI(1'b0),
        .CO({line_reg_r1_0_63_0_2_i_65_n_0,line_reg_r1_0_63_0_2_i_65_n_1,line_reg_r1_0_63_0_2_i_65_n_2,line_reg_r1_0_63_0_2_i_65_n_3}),
        .CYINIT(1'b0),
        .DI({line_reg_r1_0_63_0_2_i_129_n_0,weighted_sum[11:10],1'b0}),
        .O({line_reg_r1_0_63_0_2_i_65_n_4,line_reg_r1_0_63_0_2_i_65_n_5,line_reg_r1_0_63_0_2_i_65_n_6,NLW_line_reg_r1_0_63_0_2_i_65_O_UNCONNECTED[0]}),
        .S({line_reg_r1_0_63_0_2_i_130_n_0,weighted_sum[11:10],1'b0}));
  LUT2 #(
    .INIT(4'h8)) 
    line_reg_r1_0_63_0_2_i_66
       (.I0(line_reg_r1_0_63_0_2_i_67_n_5),
        .I1(weighted_sum[13]),
        .O(line_reg_r1_0_63_0_2_i_66_n_0));
  CARRY4 line_reg_r1_0_63_0_2_i_67
       (.CI(1'b0),
        .CO({line_reg_r1_0_63_0_2_i_67_n_0,line_reg_r1_0_63_0_2_i_67_n_1,line_reg_r1_0_63_0_2_i_67_n_2,line_reg_r1_0_63_0_2_i_67_n_3}),
        .CYINIT(1'b0),
        .DI({line_reg_r1_0_63_0_2_i_131_n_0,line_reg_r1_0_63_0_2_i_132_n_0,line_reg_r1_0_63_0_2_i_133_n_0,line_reg_r1_0_63_0_2_i_134_n_0}),
        .O({line_reg_r1_0_63_0_2_i_67_n_4,line_reg_r1_0_63_0_2_i_67_n_5,line_reg_r1_0_63_0_2_i_67_n_6,NLW_line_reg_r1_0_63_0_2_i_67_O_UNCONNECTED[0]}),
        .S({line_reg_r1_0_63_0_2_i_135_n_0,line_reg_r1_0_63_0_2_i_136_n_0,line_reg_r1_0_63_0_2_i_137_n_0,line_reg_r1_0_63_0_2_i_138_n_0}));
  LUT3 #(
    .INIT(8'h9C)) 
    line_reg_r1_0_63_0_2_i_68
       (.I0(line_reg_r1_0_63_0_2_i_67_n_5),
        .I1(line_reg_r1_0_63_0_2_i_67_n_4),
        .I2(weighted_sum[13]),
        .O(line_reg_r1_0_63_0_2_i_68_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    line_reg_r1_0_63_0_2_i_69
       (.I0(weighted_sum[13]),
        .I1(line_reg_r1_0_63_0_2_i_67_n_5),
        .O(line_reg_r1_0_63_0_2_i_69_n_0));
  LUT5 #(
    .INIT(32'h4BFFB400)) 
    line_reg_r1_0_63_0_2_i_70
       (.I0(weighted_sum[12]),
        .I1(weighted_sum[10]),
        .I2(weighted_sum[11]),
        .I3(weighted_sum[13]),
        .I4(line_reg_r1_0_63_0_2_i_67_n_6),
        .O(line_reg_r1_0_63_0_2_i_70_n_0));
  LUT4 #(
    .INIT(16'h6696)) 
    line_reg_r1_0_63_0_2_i_71
       (.I0(weighted_sum[13]),
        .I1(weighted_sum[11]),
        .I2(weighted_sum[10]),
        .I3(weighted_sum[12]),
        .O(line_reg_r1_0_63_0_2_i_71_n_0));
  CARRY4 line_reg_r1_0_63_0_2_i_72
       (.CI(line_reg_r1_0_63_0_2_i_67_n_0),
        .CO({NLW_line_reg_r1_0_63_0_2_i_72_CO_UNCONNECTED[3],line_reg_r1_0_63_0_2_i_72_n_1,NLW_line_reg_r1_0_63_0_2_i_72_CO_UNCONNECTED[1],line_reg_r1_0_63_0_2_i_72_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,weighted_sum[12],line_reg_r1_0_63_0_2_i_139_n_0}),
        .O({NLW_line_reg_r1_0_63_0_2_i_72_O_UNCONNECTED[3:2],line_reg_r1_0_63_0_2_i_72_n_6,line_reg_r1_0_63_0_2_i_72_n_7}),
        .S({1'b0,1'b1,line_reg_r1_0_63_0_2_i_140_n_0,line_reg_r1_0_63_0_2_i_141_n_0}));
  LUT3 #(
    .INIT(8'hE8)) 
    line_reg_r1_0_63_0_2_i_73
       (.I0(line_reg_r1_0_63_0_2_i_80_n_5),
        .I1(pixel_in[1]),
        .I2(weighted_sum1[2]),
        .O(line_reg_r1_0_63_0_2_i_73_n_0));
  LUT3 #(
    .INIT(8'hE8)) 
    line_reg_r1_0_63_0_2_i_74
       (.I0(line_reg_r1_0_63_0_2_i_80_n_6),
        .I1(pixel_in[0]),
        .I2(weighted_sum1[1]),
        .O(line_reg_r1_0_63_0_2_i_74_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    line_reg_r1_0_63_0_2_i_75
       (.I0(line_reg_r1_0_63_0_2_i_80_n_7),
        .I1(weighted_sum1[0]),
        .O(line_reg_r1_0_63_0_2_i_75_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    line_reg_r1_0_63_0_2_i_76
       (.I0(line_reg_r1_0_63_0_2_i_80_n_4),
        .I1(pixel_in[2]),
        .I2(weighted_sum1[3]),
        .I3(line_reg_r1_0_63_0_2_i_73_n_0),
        .O(line_reg_r1_0_63_0_2_i_76_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    line_reg_r1_0_63_0_2_i_77
       (.I0(line_reg_r1_0_63_0_2_i_80_n_5),
        .I1(pixel_in[1]),
        .I2(weighted_sum1[2]),
        .I3(line_reg_r1_0_63_0_2_i_74_n_0),
        .O(line_reg_r1_0_63_0_2_i_77_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    line_reg_r1_0_63_0_2_i_78
       (.I0(line_reg_r1_0_63_0_2_i_80_n_6),
        .I1(pixel_in[0]),
        .I2(weighted_sum1[1]),
        .I3(line_reg_r1_0_63_0_2_i_75_n_0),
        .O(line_reg_r1_0_63_0_2_i_78_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    line_reg_r1_0_63_0_2_i_79
       (.I0(line_reg_r1_0_63_0_2_i_80_n_7),
        .I1(weighted_sum1[0]),
        .O(line_reg_r1_0_63_0_2_i_79_n_0));
  CARRY4 line_reg_r1_0_63_0_2_i_8
       (.CI(line_reg_r1_0_63_0_2_i_12_n_0),
        .CO({line_reg_r1_0_63_0_2_i_8_n_0,line_reg_r1_0_63_0_2_i_8_n_1,line_reg_r1_0_63_0_2_i_8_n_2,line_reg_r1_0_63_0_2_i_8_n_3}),
        .CYINIT(1'b0),
        .DI({line_reg_r1_0_63_0_2_i_13_n_0,line_reg_r1_0_63_0_2_i_14_n_0,line_reg_r1_0_63_0_2_i_15_n_0,line_reg_r1_0_63_0_2_i_16_n_0}),
        .O(weighted_sum[11:8]),
        .S({line_reg_r1_0_63_0_2_i_17_n_0,line_reg_r1_0_63_0_2_i_18_n_0,line_reg_r1_0_63_0_2_i_19_n_0,line_reg_r1_0_63_0_2_i_20_n_0}));
  CARRY4 line_reg_r1_0_63_0_2_i_80
       (.CI(1'b0),
        .CO({line_reg_r1_0_63_0_2_i_80_n_0,line_reg_r1_0_63_0_2_i_80_n_1,line_reg_r1_0_63_0_2_i_80_n_2,line_reg_r1_0_63_0_2_i_80_n_3}),
        .CYINIT(1'b0),
        .DI({line_reg_r1_0_63_0_2_i_142_n_0,pixel_in[6],1'b0,1'b1}),
        .O({line_reg_r1_0_63_0_2_i_80_n_4,line_reg_r1_0_63_0_2_i_80_n_5,line_reg_r1_0_63_0_2_i_80_n_6,line_reg_r1_0_63_0_2_i_80_n_7}),
        .S({line_reg_r1_0_63_0_2_i_143_n_0,line_reg_r1_0_63_0_2_i_144_n_0,line_reg_r1_0_63_0_2_i_145_n_0,pixel_in[4]}));
  CARRY4 line_reg_r1_0_63_0_2_i_81
       (.CI(1'b0),
        .CO({line_reg_r1_0_63_0_2_i_81_n_0,line_reg_r1_0_63_0_2_i_81_n_1,line_reg_r1_0_63_0_2_i_81_n_2,line_reg_r1_0_63_0_2_i_81_n_3}),
        .CYINIT(1'b0),
        .DI({line_reg_r1_0_63_0_2_i_146_n_0,pixel_in[10],1'b0,1'b1}),
        .O(weighted_sum1[3:0]),
        .S({line_reg_r1_0_63_0_2_i_147_n_0,line_reg_r1_0_63_0_2_i_148_n_0,line_reg_r1_0_63_0_2_i_149_n_0,pixel_in[8]}));
  LUT2 #(
    .INIT(4'hE)) 
    line_reg_r1_0_63_0_2_i_82
       (.I0(pixel_in[4]),
        .I1(pixel_in[7]),
        .O(line_reg_r1_0_63_0_2_i_82_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    line_reg_r1_0_63_0_2_i_83
       (.I0(pixel_in[5]),
        .I1(pixel_in[7]),
        .O(line_reg_r1_0_63_0_2_i_83_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    line_reg_r1_0_63_0_2_i_84
       (.I0(pixel_in[5]),
        .I1(pixel_in[6]),
        .O(line_reg_r1_0_63_0_2_i_84_n_0));
  LUT3 #(
    .INIT(8'hE1)) 
    line_reg_r1_0_63_0_2_i_85
       (.I0(pixel_in[7]),
        .I1(pixel_in[4]),
        .I2(pixel_in[5]),
        .O(line_reg_r1_0_63_0_2_i_85_n_0));
  LUT3 #(
    .INIT(8'h69)) 
    line_reg_r1_0_63_0_2_i_86
       (.I0(pixel_in[7]),
        .I1(pixel_in[4]),
        .I2(pixel_in[6]),
        .O(line_reg_r1_0_63_0_2_i_86_n_0));
  LUT3 #(
    .INIT(8'hE1)) 
    line_reg_r1_0_63_0_2_i_87
       (.I0(pixel_in[7]),
        .I1(pixel_in[5]),
        .I2(pixel_in[6]),
        .O(line_reg_r1_0_63_0_2_i_87_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    line_reg_r1_0_63_0_2_i_88
       (.I0(pixel_in[3]),
        .O(line_reg_r1_0_63_0_2_i_88_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    line_reg_r1_0_63_0_2_i_89
       (.I0(pixel_in[2]),
        .O(line_reg_r1_0_63_0_2_i_89_n_0));
  CARRY4 line_reg_r1_0_63_0_2_i_9
       (.CI(line_reg_r1_0_63_0_2_i_8_n_0),
        .CO({NLW_line_reg_r1_0_63_0_2_i_9_CO_UNCONNECTED[3:1],line_reg_r1_0_63_0_2_i_9_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,line_reg_r1_0_63_0_2_i_21_n_0}),
        .O({NLW_line_reg_r1_0_63_0_2_i_9_O_UNCONNECTED[3:2],weighted_sum[13:12]}),
        .S({1'b0,1'b0,line_reg_r1_0_63_0_2_i_22_n_0,line_reg_r1_0_63_0_2_i_23_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    line_reg_r1_0_63_0_2_i_90
       (.I0(pixel_in[1]),
        .O(line_reg_r1_0_63_0_2_i_90_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    line_reg_r1_0_63_0_2_i_91
       (.I0(pixel_in[9]),
        .I1(pixel_in[11]),
        .O(line_reg_r1_0_63_0_2_i_91_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    line_reg_r1_0_63_0_2_i_92
       (.I0(pixel_in[11]),
        .I1(pixel_in[9]),
        .O(line_reg_r1_0_63_0_2_i_92_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    line_reg_r1_0_63_0_2_i_93
       (.I0(pixel_in[9]),
        .I1(pixel_in[11]),
        .O(line_reg_r1_0_63_0_2_i_93_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    line_reg_r1_0_63_0_2_i_94
       (.I0(pixel_in[10]),
        .I1(pixel_in[11]),
        .O(line_reg_r1_0_63_0_2_i_94_n_0));
  LUT3 #(
    .INIT(8'hE1)) 
    line_reg_r1_0_63_0_2_i_95
       (.I0(pixel_in[11]),
        .I1(pixel_in[9]),
        .I2(pixel_in[10]),
        .O(line_reg_r1_0_63_0_2_i_95_n_0));
  LUT4 #(
    .INIT(16'h6999)) 
    line_reg_r1_0_63_0_2_i_96
       (.I0(pixel_in[11]),
        .I1(pixel_in[9]),
        .I2(pixel_in[8]),
        .I3(pixel_in[10]),
        .O(line_reg_r1_0_63_0_2_i_96_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    line_reg_r1_0_63_0_2_i_97
       (.I0(pixel_in[11]),
        .I1(pixel_in[9]),
        .I2(pixel_in[10]),
        .I3(pixel_in[8]),
        .O(line_reg_r1_0_63_0_2_i_97_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    line_reg_r1_0_63_0_2_i_98
       (.I0(pixel_in[7]),
        .I1(pixel_in[5]),
        .O(line_reg_r1_0_63_0_2_i_98_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    line_reg_r1_0_63_0_2_i_99
       (.I0(pixel_in[5]),
        .I1(pixel_in[7]),
        .O(line_reg_r1_0_63_0_2_i_99_n_0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gaussian
   (\mult_reg[2][0]_0 ,
    \mult_reg[2][8]_1 ,
    \mult_reg[1][0]_2 ,
    \mult_reg[1][8]_3 ,
    \mult_reg[0][0]_4 ,
    \mult_reg[0][8]_5 ,
    \mult_reg[2][5][1]_0 ,
    \mult_reg[2][5][2]_0 ,
    \mult_reg[2][5][3]_0 ,
    \mult_reg[2][5][5]_0 ,
    \mult_reg[2][5][4]_0 ,
    \mult_reg[2][2]_6 ,
    \mult_reg[2][1][5]_0 ,
    \mult_reg[1][5][1]_0 ,
    \mult_reg[1][5][2]_0 ,
    \mult_reg[1][5][3]_0 ,
    \mult_reg[1][5][6]_0 ,
    \mult_reg[1][5][4]_0 ,
    \mult_reg[1][5][5]_0 ,
    \mult_reg[1][2]_7 ,
    \mult_reg[0][5][1]_0 ,
    \mult_reg[0][5][2]_0 ,
    \mult_reg[0][5][3]_0 ,
    \mult_reg[0][5][5]_0 ,
    \mult_reg[0][5][4]_0 ,
    \mult_reg[0][2]_8 ,
    \mult_reg[0][1][5]_0 ,
    \mult_reg[1][1][6]_0 ,
    gaussian_we,
    o_data_valid,
    o_waddr,
    o_data,
    S,
    \mult_reg[1][2][3]_0 ,
    \mult_reg[2][2][3]_0 ,
    \mult_reg[0][2][4]_0 ,
    \mult_reg[1][2][5]_0 ,
    \mult_reg[2][2][4]_0 ,
    DI,
    \mult_reg[1][2][4]_0 ,
    \mult_reg[1][2][3]_1 ,
    \mult_reg[0][2][3]_0 ,
    pixel_data,
    i_clk,
    pixel_data_valid,
    filter_sel,
    sel0,
    Q);
  output [4:0]\mult_reg[2][0]_0 ;
  output [4:0]\mult_reg[2][8]_1 ;
  output [5:0]\mult_reg[1][0]_2 ;
  output [5:0]\mult_reg[1][8]_3 ;
  output [4:0]\mult_reg[0][0]_4 ;
  output [4:0]\mult_reg[0][8]_5 ;
  output \mult_reg[2][5][1]_0 ;
  output \mult_reg[2][5][2]_0 ;
  output \mult_reg[2][5][3]_0 ;
  output \mult_reg[2][5][5]_0 ;
  output \mult_reg[2][5][4]_0 ;
  output [4:0]\mult_reg[2][2]_6 ;
  output \mult_reg[2][1][5]_0 ;
  output \mult_reg[1][5][1]_0 ;
  output \mult_reg[1][5][2]_0 ;
  output \mult_reg[1][5][3]_0 ;
  output \mult_reg[1][5][6]_0 ;
  output \mult_reg[1][5][4]_0 ;
  output \mult_reg[1][5][5]_0 ;
  output [5:0]\mult_reg[1][2]_7 ;
  output \mult_reg[0][5][1]_0 ;
  output \mult_reg[0][5][2]_0 ;
  output \mult_reg[0][5][3]_0 ;
  output \mult_reg[0][5][5]_0 ;
  output \mult_reg[0][5][4]_0 ;
  output [4:0]\mult_reg[0][2]_8 ;
  output \mult_reg[0][1][5]_0 ;
  output \mult_reg[1][1][6]_0 ;
  output gaussian_we;
  output o_data_valid;
  output [17:0]o_waddr;
  output [11:0]o_data;
  output [3:0]S;
  output [3:0]\mult_reg[1][2][3]_0 ;
  output [3:0]\mult_reg[2][2][3]_0 ;
  output [0:0]\mult_reg[0][2][4]_0 ;
  output [1:0]\mult_reg[1][2][5]_0 ;
  output [0:0]\mult_reg[2][2][4]_0 ;
  output [2:0]DI;
  output [0:0]\mult_reg[1][2][4]_0 ;
  output [2:0]\mult_reg[1][2][3]_1 ;
  output [2:0]\mult_reg[0][2][3]_0 ;
  input [143:0]pixel_data;
  input i_clk;
  input pixel_data_valid;
  input [2:0]filter_sel;
  input [17:0]sel0;
  input [2:0]Q;

  wire [2:0]DI;
  wire [2:0]Q;
  wire [3:0]S;
  wire [9:4]b_out;
  wire \b_out[7]_i_10_n_0 ;
  wire \b_out[7]_i_11_n_0 ;
  wire \b_out[7]_i_12_n_0 ;
  wire \b_out[7]_i_13_n_0 ;
  wire \b_out[7]_i_14_n_0 ;
  wire \b_out[7]_i_15_n_0 ;
  wire \b_out[7]_i_16_n_0 ;
  wire \b_out[7]_i_17_n_0 ;
  wire \b_out[7]_i_22__0_n_0 ;
  wire \b_out[7]_i_23__0_n_0 ;
  wire \b_out[7]_i_24__0_n_0 ;
  wire \b_out[7]_i_25_n_0 ;
  wire \b_out[7]_i_26_n_0 ;
  wire \b_out[7]_i_27_n_0 ;
  wire \b_out[7]_i_28_n_0 ;
  wire \b_out[7]_i_29_n_0 ;
  wire \b_out[7]_i_30_n_0 ;
  wire \b_out[7]_i_31_n_0 ;
  wire \b_out[7]_i_32_n_0 ;
  wire \b_out[7]_i_33_n_0 ;
  wire \b_out[7]_i_34_n_0 ;
  wire \b_out[7]_i_35_n_0 ;
  wire \b_out[7]_i_36_n_0 ;
  wire \b_out[7]_i_37_n_0 ;
  wire \b_out[7]_i_38_n_0 ;
  wire \b_out[7]_i_39_n_0 ;
  wire \b_out[7]_i_3_n_0 ;
  wire \b_out[7]_i_40_n_0 ;
  wire \b_out[7]_i_41_n_0 ;
  wire \b_out[7]_i_42_n_0 ;
  wire \b_out[7]_i_43_n_0 ;
  wire \b_out[7]_i_44_n_0 ;
  wire \b_out[7]_i_45_n_0 ;
  wire \b_out[7]_i_4_n_0 ;
  wire \b_out[7]_i_5_n_0 ;
  wire \b_out[7]_i_6_n_0 ;
  wire \b_out[7]_i_7_n_0 ;
  wire \b_out[7]_i_8_n_0 ;
  wire \b_out[7]_i_9_n_0 ;
  wire \b_out[9]_i_10_n_0 ;
  wire \b_out[9]_i_11_n_0 ;
  wire \b_out[9]_i_12_n_0 ;
  wire \b_out[9]_i_2_n_0 ;
  wire \b_out[9]_i_3_n_0 ;
  wire \b_out[9]_i_6_n_0 ;
  wire \b_out[9]_i_7_n_0 ;
  wire \b_out[9]_i_8_n_0 ;
  wire \b_out[9]_i_9_n_0 ;
  wire \b_out_reg[7]_i_18_n_1 ;
  wire \b_out_reg[7]_i_18_n_3 ;
  wire \b_out_reg[7]_i_18_n_6 ;
  wire \b_out_reg[7]_i_18_n_7 ;
  wire \b_out_reg[7]_i_19_n_0 ;
  wire \b_out_reg[7]_i_19_n_1 ;
  wire \b_out_reg[7]_i_19_n_2 ;
  wire \b_out_reg[7]_i_19_n_3 ;
  wire \b_out_reg[7]_i_19_n_4 ;
  wire \b_out_reg[7]_i_19_n_5 ;
  wire \b_out_reg[7]_i_19_n_6 ;
  wire \b_out_reg[7]_i_19_n_7 ;
  wire \b_out_reg[7]_i_1_n_0 ;
  wire \b_out_reg[7]_i_1_n_1 ;
  wire \b_out_reg[7]_i_1_n_2 ;
  wire \b_out_reg[7]_i_1_n_3 ;
  wire \b_out_reg[7]_i_20_n_0 ;
  wire \b_out_reg[7]_i_20_n_1 ;
  wire \b_out_reg[7]_i_20_n_2 ;
  wire \b_out_reg[7]_i_20_n_3 ;
  wire \b_out_reg[7]_i_20_n_4 ;
  wire \b_out_reg[7]_i_20_n_5 ;
  wire \b_out_reg[7]_i_20_n_6 ;
  wire \b_out_reg[7]_i_20_n_7 ;
  wire \b_out_reg[7]_i_21_n_0 ;
  wire \b_out_reg[7]_i_21_n_1 ;
  wire \b_out_reg[7]_i_21_n_2 ;
  wire \b_out_reg[7]_i_21_n_3 ;
  wire \b_out_reg[7]_i_21_n_4 ;
  wire \b_out_reg[7]_i_21_n_5 ;
  wire \b_out_reg[7]_i_21_n_6 ;
  wire \b_out_reg[7]_i_21_n_7 ;
  wire \b_out_reg[7]_i_2_n_0 ;
  wire \b_out_reg[7]_i_2_n_1 ;
  wire \b_out_reg[7]_i_2_n_2 ;
  wire \b_out_reg[7]_i_2_n_3 ;
  wire \b_out_reg[9]_i_4_n_1 ;
  wire \b_out_reg[9]_i_4_n_3 ;
  wire \b_out_reg[9]_i_4_n_6 ;
  wire \b_out_reg[9]_i_4_n_7 ;
  wire \b_out_reg[9]_i_5_n_1 ;
  wire \b_out_reg[9]_i_5_n_3 ;
  wire \b_out_reg[9]_i_5_n_6 ;
  wire \b_out_reg[9]_i_5_n_7 ;
  wire [18:1]data0;
  wire filter_addr_ctr;
  wire \filter_addr_ctr[0]_i_1_n_0 ;
  wire \filter_addr_ctr[18]_i_1_n_0 ;
  wire \filter_addr_ctr[18]_i_4_n_0 ;
  wire \filter_addr_ctr[18]_i_5_n_0 ;
  wire \filter_addr_ctr[18]_i_6_n_0 ;
  wire \filter_addr_ctr[18]_i_7_n_0 ;
  wire \filter_addr_ctr[18]_i_8_n_0 ;
  wire \filter_addr_ctr[18]_i_9_n_0 ;
  wire \filter_addr_ctr_reg[12]_i_1_n_0 ;
  wire \filter_addr_ctr_reg[12]_i_1_n_1 ;
  wire \filter_addr_ctr_reg[12]_i_1_n_2 ;
  wire \filter_addr_ctr_reg[12]_i_1_n_3 ;
  wire \filter_addr_ctr_reg[16]_i_1_n_0 ;
  wire \filter_addr_ctr_reg[16]_i_1_n_1 ;
  wire \filter_addr_ctr_reg[16]_i_1_n_2 ;
  wire \filter_addr_ctr_reg[16]_i_1_n_3 ;
  wire \filter_addr_ctr_reg[18]_i_3_n_3 ;
  wire \filter_addr_ctr_reg[4]_i_1_n_0 ;
  wire \filter_addr_ctr_reg[4]_i_1_n_1 ;
  wire \filter_addr_ctr_reg[4]_i_1_n_2 ;
  wire \filter_addr_ctr_reg[4]_i_1_n_3 ;
  wire \filter_addr_ctr_reg[8]_i_1_n_0 ;
  wire \filter_addr_ctr_reg[8]_i_1_n_1 ;
  wire \filter_addr_ctr_reg[8]_i_1_n_2 ;
  wire \filter_addr_ctr_reg[8]_i_1_n_3 ;
  wire \filter_addr_ctr_reg_n_0_[0] ;
  wire [2:0]filter_sel;
  wire [10:4]g_out;
  wire \g_out[10]_i_10_n_0 ;
  wire \g_out[10]_i_11_n_0 ;
  wire \g_out[10]_i_12_n_0 ;
  wire \g_out[10]_i_13_n_0 ;
  wire \g_out[10]_i_14_n_0 ;
  wire \g_out[10]_i_15_n_0 ;
  wire \g_out[10]_i_16_n_0 ;
  wire \g_out[10]_i_17_n_0 ;
  wire \g_out[10]_i_18_n_0 ;
  wire \g_out[10]_i_19_n_0 ;
  wire \g_out[10]_i_20_n_0 ;
  wire \g_out[10]_i_21_n_0 ;
  wire \g_out[10]_i_22_n_0 ;
  wire \g_out[10]_i_23_n_0 ;
  wire \g_out[10]_i_24_n_0 ;
  wire \g_out[10]_i_2_n_0 ;
  wire \g_out[10]_i_3_n_0 ;
  wire \g_out[10]_i_4_n_0 ;
  wire \g_out[10]_i_5_n_0 ;
  wire \g_out[10]_i_9_n_0 ;
  wire \g_out[7]_i_10_n_0 ;
  wire \g_out[7]_i_11_n_0 ;
  wire \g_out[7]_i_12_n_0 ;
  wire \g_out[7]_i_13_n_0 ;
  wire \g_out[7]_i_14_n_0 ;
  wire \g_out[7]_i_15_n_0 ;
  wire \g_out[7]_i_16_n_0 ;
  wire \g_out[7]_i_17__0_n_0 ;
  wire \g_out[7]_i_21__0_n_0 ;
  wire \g_out[7]_i_22__0_n_0 ;
  wire \g_out[7]_i_23__0_n_0 ;
  wire \g_out[7]_i_24_n_0 ;
  wire \g_out[7]_i_25_n_0 ;
  wire \g_out[7]_i_26_n_0 ;
  wire \g_out[7]_i_27_n_0 ;
  wire \g_out[7]_i_28_n_0 ;
  wire \g_out[7]_i_29_n_0 ;
  wire \g_out[7]_i_30_n_0 ;
  wire \g_out[7]_i_31_n_0 ;
  wire \g_out[7]_i_32_n_0 ;
  wire \g_out[7]_i_33_n_0 ;
  wire \g_out[7]_i_34_n_0 ;
  wire \g_out[7]_i_35_n_0 ;
  wire \g_out[7]_i_36_n_0 ;
  wire \g_out[7]_i_37_n_0 ;
  wire \g_out[7]_i_38_n_0 ;
  wire \g_out[7]_i_39_n_0 ;
  wire \g_out[7]_i_3_n_0 ;
  wire \g_out[7]_i_40_n_0 ;
  wire \g_out[7]_i_41_n_0 ;
  wire \g_out[7]_i_4_n_0 ;
  wire \g_out[7]_i_5_n_0 ;
  wire \g_out[7]_i_6_n_0 ;
  wire \g_out[7]_i_7_n_0 ;
  wire \g_out[7]_i_8_n_0 ;
  wire \g_out[7]_i_9_n_0 ;
  wire \g_out_reg[10]_i_1_n_3 ;
  wire \g_out_reg[10]_i_6_n_0 ;
  wire \g_out_reg[10]_i_6_n_2 ;
  wire \g_out_reg[10]_i_6_n_3 ;
  wire \g_out_reg[10]_i_6_n_5 ;
  wire \g_out_reg[10]_i_6_n_6 ;
  wire \g_out_reg[10]_i_6_n_7 ;
  wire \g_out_reg[10]_i_7_n_0 ;
  wire \g_out_reg[10]_i_7_n_2 ;
  wire \g_out_reg[10]_i_7_n_3 ;
  wire \g_out_reg[10]_i_7_n_5 ;
  wire \g_out_reg[10]_i_7_n_6 ;
  wire \g_out_reg[10]_i_7_n_7 ;
  wire \g_out_reg[10]_i_8_n_0 ;
  wire \g_out_reg[10]_i_8_n_2 ;
  wire \g_out_reg[10]_i_8_n_3 ;
  wire \g_out_reg[10]_i_8_n_5 ;
  wire \g_out_reg[10]_i_8_n_6 ;
  wire \g_out_reg[10]_i_8_n_7 ;
  wire \g_out_reg[7]_i_18_n_0 ;
  wire \g_out_reg[7]_i_18_n_1 ;
  wire \g_out_reg[7]_i_18_n_2 ;
  wire \g_out_reg[7]_i_18_n_3 ;
  wire \g_out_reg[7]_i_18_n_4 ;
  wire \g_out_reg[7]_i_18_n_5 ;
  wire \g_out_reg[7]_i_18_n_6 ;
  wire \g_out_reg[7]_i_18_n_7 ;
  wire \g_out_reg[7]_i_19_n_0 ;
  wire \g_out_reg[7]_i_19_n_1 ;
  wire \g_out_reg[7]_i_19_n_2 ;
  wire \g_out_reg[7]_i_19_n_3 ;
  wire \g_out_reg[7]_i_19_n_4 ;
  wire \g_out_reg[7]_i_19_n_5 ;
  wire \g_out_reg[7]_i_19_n_6 ;
  wire \g_out_reg[7]_i_19_n_7 ;
  wire \g_out_reg[7]_i_1_n_0 ;
  wire \g_out_reg[7]_i_1_n_1 ;
  wire \g_out_reg[7]_i_1_n_2 ;
  wire \g_out_reg[7]_i_1_n_3 ;
  wire \g_out_reg[7]_i_20_n_0 ;
  wire \g_out_reg[7]_i_20_n_1 ;
  wire \g_out_reg[7]_i_20_n_2 ;
  wire \g_out_reg[7]_i_20_n_3 ;
  wire \g_out_reg[7]_i_20_n_4 ;
  wire \g_out_reg[7]_i_20_n_5 ;
  wire \g_out_reg[7]_i_20_n_6 ;
  wire \g_out_reg[7]_i_20_n_7 ;
  wire \g_out_reg[7]_i_2_n_0 ;
  wire \g_out_reg[7]_i_2_n_1 ;
  wire \g_out_reg[7]_i_2_n_2 ;
  wire \g_out_reg[7]_i_2_n_3 ;
  wire [17:0]gaussian_addr;
  wire [14:0]gaussian_out;
  wire gaussian_we;
  wire i_clk;
  wire [4:0]\mult_reg[0][0]_4 ;
  wire \mult_reg[0][1][5]_0 ;
  wire [2:0]\mult_reg[0][2][3]_0 ;
  wire [0:0]\mult_reg[0][2][4]_0 ;
  wire [4:0]\mult_reg[0][2]_8 ;
  wire \mult_reg[0][5][1]_0 ;
  wire \mult_reg[0][5][2]_0 ;
  wire \mult_reg[0][5][3]_0 ;
  wire \mult_reg[0][5][4]_0 ;
  wire \mult_reg[0][5][5]_0 ;
  wire [4:0]\mult_reg[0][6]_13 ;
  wire [4:0]\mult_reg[0][8]_5 ;
  wire [5:0]\mult_reg[1][0]_2 ;
  wire \mult_reg[1][1][6]_0 ;
  wire [3:0]\mult_reg[1][2][3]_0 ;
  wire [2:0]\mult_reg[1][2][3]_1 ;
  wire [0:0]\mult_reg[1][2][4]_0 ;
  wire [1:0]\mult_reg[1][2][5]_0 ;
  wire [5:0]\mult_reg[1][2]_7 ;
  wire \mult_reg[1][5][1]_0 ;
  wire \mult_reg[1][5][2]_0 ;
  wire \mult_reg[1][5][3]_0 ;
  wire \mult_reg[1][5][4]_0 ;
  wire \mult_reg[1][5][5]_0 ;
  wire \mult_reg[1][5][6]_0 ;
  wire [5:0]\mult_reg[1][6]_11 ;
  wire [5:0]\mult_reg[1][8]_3 ;
  wire [4:0]\mult_reg[2][0]_0 ;
  wire \mult_reg[2][1][5]_0 ;
  wire [3:0]\mult_reg[2][2][3]_0 ;
  wire [0:0]\mult_reg[2][2][4]_0 ;
  wire [4:0]\mult_reg[2][2]_6 ;
  wire \mult_reg[2][5][1]_0 ;
  wire \mult_reg[2][5][2]_0 ;
  wire \mult_reg[2][5][3]_0 ;
  wire \mult_reg[2][5][4]_0 ;
  wire \mult_reg[2][5][5]_0 ;
  wire [4:0]\mult_reg[2][6]_9 ;
  wire [4:0]\mult_reg[2][8]_1 ;
  wire \mult_reg_n_0_[0][1][1] ;
  wire \mult_reg_n_0_[0][1][2] ;
  wire \mult_reg_n_0_[0][1][3] ;
  wire \mult_reg_n_0_[0][1][4] ;
  wire \mult_reg_n_0_[0][3][1] ;
  wire \mult_reg_n_0_[0][3][2] ;
  wire \mult_reg_n_0_[0][3][3] ;
  wire \mult_reg_n_0_[0][3][4] ;
  wire \mult_reg_n_0_[0][3][5] ;
  wire \mult_reg_n_0_[0][4][2] ;
  wire \mult_reg_n_0_[0][4][3] ;
  wire \mult_reg_n_0_[0][4][4] ;
  wire \mult_reg_n_0_[0][4][5] ;
  wire \mult_reg_n_0_[0][4][6] ;
  wire \mult_reg_n_0_[0][7][1] ;
  wire \mult_reg_n_0_[0][7][2] ;
  wire \mult_reg_n_0_[0][7][3] ;
  wire \mult_reg_n_0_[0][7][4] ;
  wire \mult_reg_n_0_[0][7][5] ;
  wire \mult_reg_n_0_[1][1][1] ;
  wire \mult_reg_n_0_[1][1][2] ;
  wire \mult_reg_n_0_[1][1][3] ;
  wire \mult_reg_n_0_[1][1][4] ;
  wire \mult_reg_n_0_[1][1][5] ;
  wire \mult_reg_n_0_[1][3][1] ;
  wire \mult_reg_n_0_[1][3][2] ;
  wire \mult_reg_n_0_[1][3][3] ;
  wire \mult_reg_n_0_[1][3][4] ;
  wire \mult_reg_n_0_[1][3][5] ;
  wire \mult_reg_n_0_[1][3][6] ;
  wire \mult_reg_n_0_[1][4][2] ;
  wire \mult_reg_n_0_[1][4][3] ;
  wire \mult_reg_n_0_[1][4][4] ;
  wire \mult_reg_n_0_[1][4][5] ;
  wire \mult_reg_n_0_[1][4][6] ;
  wire \mult_reg_n_0_[1][4][7] ;
  wire \mult_reg_n_0_[1][7][1] ;
  wire \mult_reg_n_0_[1][7][2] ;
  wire \mult_reg_n_0_[1][7][3] ;
  wire \mult_reg_n_0_[1][7][4] ;
  wire \mult_reg_n_0_[1][7][5] ;
  wire \mult_reg_n_0_[1][7][6] ;
  wire \mult_reg_n_0_[2][1][1] ;
  wire \mult_reg_n_0_[2][1][2] ;
  wire \mult_reg_n_0_[2][1][3] ;
  wire \mult_reg_n_0_[2][1][4] ;
  wire \mult_reg_n_0_[2][3][1] ;
  wire \mult_reg_n_0_[2][3][2] ;
  wire \mult_reg_n_0_[2][3][3] ;
  wire \mult_reg_n_0_[2][3][4] ;
  wire \mult_reg_n_0_[2][3][5] ;
  wire \mult_reg_n_0_[2][4][2] ;
  wire \mult_reg_n_0_[2][4][3] ;
  wire \mult_reg_n_0_[2][4][4] ;
  wire \mult_reg_n_0_[2][4][5] ;
  wire \mult_reg_n_0_[2][4][6] ;
  wire \mult_reg_n_0_[2][7][1] ;
  wire \mult_reg_n_0_[2][7][2] ;
  wire \mult_reg_n_0_[2][7][3] ;
  wire \mult_reg_n_0_[2][7][4] ;
  wire \mult_reg_n_0_[2][7][5] ;
  wire [11:0]o_data;
  wire o_data_valid;
  wire [17:0]o_waddr;
  wire [143:0]pixel_data;
  wire pixel_data_valid;
  wire [9:4]r_out;
  wire \r_out[7]_i_10_n_0 ;
  wire \r_out[7]_i_11_n_0 ;
  wire \r_out[7]_i_12_n_0 ;
  wire \r_out[7]_i_13_n_0 ;
  wire \r_out[7]_i_14_n_0 ;
  wire \r_out[7]_i_15_n_0 ;
  wire \r_out[7]_i_16_n_0 ;
  wire \r_out[7]_i_17_n_0 ;
  wire \r_out[7]_i_22__0_n_0 ;
  wire \r_out[7]_i_23__0_n_0 ;
  wire \r_out[7]_i_24__0_n_0 ;
  wire \r_out[7]_i_25_n_0 ;
  wire \r_out[7]_i_26_n_0 ;
  wire \r_out[7]_i_27_n_0 ;
  wire \r_out[7]_i_28_n_0 ;
  wire \r_out[7]_i_29_n_0 ;
  wire \r_out[7]_i_30_n_0 ;
  wire \r_out[7]_i_31_n_0 ;
  wire \r_out[7]_i_32_n_0 ;
  wire \r_out[7]_i_33_n_0 ;
  wire \r_out[7]_i_34_n_0 ;
  wire \r_out[7]_i_35_n_0 ;
  wire \r_out[7]_i_36_n_0 ;
  wire \r_out[7]_i_37_n_0 ;
  wire \r_out[7]_i_38_n_0 ;
  wire \r_out[7]_i_39_n_0 ;
  wire \r_out[7]_i_3_n_0 ;
  wire \r_out[7]_i_40_n_0 ;
  wire \r_out[7]_i_41_n_0 ;
  wire \r_out[7]_i_42_n_0 ;
  wire \r_out[7]_i_43_n_0 ;
  wire \r_out[7]_i_44_n_0 ;
  wire \r_out[7]_i_45_n_0 ;
  wire \r_out[7]_i_4_n_0 ;
  wire \r_out[7]_i_5_n_0 ;
  wire \r_out[7]_i_6_n_0 ;
  wire \r_out[7]_i_7_n_0 ;
  wire \r_out[7]_i_8_n_0 ;
  wire \r_out[7]_i_9_n_0 ;
  wire \r_out[9]_i_10_n_0 ;
  wire \r_out[9]_i_11_n_0 ;
  wire \r_out[9]_i_12_n_0 ;
  wire \r_out[9]_i_2_n_0 ;
  wire \r_out[9]_i_3_n_0 ;
  wire \r_out[9]_i_6_n_0 ;
  wire \r_out[9]_i_7_n_0 ;
  wire \r_out[9]_i_8_n_0 ;
  wire \r_out[9]_i_9_n_0 ;
  wire \r_out_reg[7]_i_18_n_1 ;
  wire \r_out_reg[7]_i_18_n_3 ;
  wire \r_out_reg[7]_i_18_n_6 ;
  wire \r_out_reg[7]_i_18_n_7 ;
  wire \r_out_reg[7]_i_19_n_0 ;
  wire \r_out_reg[7]_i_19_n_1 ;
  wire \r_out_reg[7]_i_19_n_2 ;
  wire \r_out_reg[7]_i_19_n_3 ;
  wire \r_out_reg[7]_i_19_n_4 ;
  wire \r_out_reg[7]_i_19_n_5 ;
  wire \r_out_reg[7]_i_19_n_6 ;
  wire \r_out_reg[7]_i_19_n_7 ;
  wire \r_out_reg[7]_i_1_n_0 ;
  wire \r_out_reg[7]_i_1_n_1 ;
  wire \r_out_reg[7]_i_1_n_2 ;
  wire \r_out_reg[7]_i_1_n_3 ;
  wire \r_out_reg[7]_i_20_n_0 ;
  wire \r_out_reg[7]_i_20_n_1 ;
  wire \r_out_reg[7]_i_20_n_2 ;
  wire \r_out_reg[7]_i_20_n_3 ;
  wire \r_out_reg[7]_i_20_n_4 ;
  wire \r_out_reg[7]_i_20_n_5 ;
  wire \r_out_reg[7]_i_20_n_6 ;
  wire \r_out_reg[7]_i_20_n_7 ;
  wire \r_out_reg[7]_i_21_n_0 ;
  wire \r_out_reg[7]_i_21_n_1 ;
  wire \r_out_reg[7]_i_21_n_2 ;
  wire \r_out_reg[7]_i_21_n_3 ;
  wire \r_out_reg[7]_i_21_n_4 ;
  wire \r_out_reg[7]_i_21_n_5 ;
  wire \r_out_reg[7]_i_21_n_6 ;
  wire \r_out_reg[7]_i_21_n_7 ;
  wire \r_out_reg[7]_i_2_n_0 ;
  wire \r_out_reg[7]_i_2_n_1 ;
  wire \r_out_reg[7]_i_2_n_2 ;
  wire \r_out_reg[7]_i_2_n_3 ;
  wire \r_out_reg[9]_i_4_n_1 ;
  wire \r_out_reg[9]_i_4_n_3 ;
  wire \r_out_reg[9]_i_4_n_6 ;
  wire \r_out_reg[9]_i_4_n_7 ;
  wire \r_out_reg[9]_i_5_n_1 ;
  wire \r_out_reg[9]_i_5_n_3 ;
  wire \r_out_reg[9]_i_5_n_6 ;
  wire \r_out_reg[9]_i_5_n_7 ;
  wire [17:0]sel0;
  wire sumValid_reg_srl2_n_0;
  wire [9:4]\sum_out[0]_14 ;
  wire [10:4]\sum_out[1]_12 ;
  wire [9:4]\sum_out[2]_10 ;
  wire [3:1]\NLW_b_out_reg[7]_i_18_CO_UNCONNECTED ;
  wire [3:2]\NLW_b_out_reg[7]_i_18_O_UNCONNECTED ;
  wire [3:0]\NLW_b_out_reg[7]_i_2_O_UNCONNECTED ;
  wire [3:1]\NLW_b_out_reg[9]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_b_out_reg[9]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_b_out_reg[9]_i_4_CO_UNCONNECTED ;
  wire [3:2]\NLW_b_out_reg[9]_i_4_O_UNCONNECTED ;
  wire [3:1]\NLW_b_out_reg[9]_i_5_CO_UNCONNECTED ;
  wire [3:2]\NLW_b_out_reg[9]_i_5_O_UNCONNECTED ;
  wire [3:1]\NLW_filter_addr_ctr_reg[18]_i_3_CO_UNCONNECTED ;
  wire [3:2]\NLW_filter_addr_ctr_reg[18]_i_3_O_UNCONNECTED ;
  wire [3:2]\NLW_g_out_reg[10]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_g_out_reg[10]_i_1_O_UNCONNECTED ;
  wire [2:2]\NLW_g_out_reg[10]_i_6_CO_UNCONNECTED ;
  wire [3:3]\NLW_g_out_reg[10]_i_6_O_UNCONNECTED ;
  wire [2:2]\NLW_g_out_reg[10]_i_7_CO_UNCONNECTED ;
  wire [3:3]\NLW_g_out_reg[10]_i_7_O_UNCONNECTED ;
  wire [2:2]\NLW_g_out_reg[10]_i_8_CO_UNCONNECTED ;
  wire [3:3]\NLW_g_out_reg[10]_i_8_O_UNCONNECTED ;
  wire [3:0]\NLW_g_out_reg[7]_i_2_O_UNCONNECTED ;
  wire [3:1]\NLW_r_out_reg[7]_i_18_CO_UNCONNECTED ;
  wire [3:2]\NLW_r_out_reg[7]_i_18_O_UNCONNECTED ;
  wire [3:0]\NLW_r_out_reg[7]_i_2_O_UNCONNECTED ;
  wire [3:1]\NLW_r_out_reg[9]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_r_out_reg[9]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_r_out_reg[9]_i_4_CO_UNCONNECTED ;
  wire [3:2]\NLW_r_out_reg[9]_i_4_O_UNCONNECTED ;
  wire [3:1]\NLW_r_out_reg[9]_i_5_CO_UNCONNECTED ;
  wire [3:2]\NLW_r_out_reg[9]_i_5_O_UNCONNECTED ;

  LUT3 #(
    .INIT(8'h78)) 
    \b_out[11]_i_30 
       (.I0(\mult_reg[2][2]_6 [4]),
        .I1(\mult_reg_n_0_[2][1][4] ),
        .I2(\mult_reg[2][1][5]_0 ),
        .O(\mult_reg[2][2][4]_0 ));
  (* HLUTNM = "lutpair13" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \b_out[7]_i_10 
       (.I0(\b_out_reg[7]_i_19_n_4 ),
        .I1(\b_out_reg[7]_i_20_n_4 ),
        .I2(\b_out_reg[7]_i_18_n_7 ),
        .I3(\b_out[7]_i_6_n_0 ),
        .O(\b_out[7]_i_10_n_0 ));
  (* HLUTNM = "lutpair11" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \b_out[7]_i_11 
       (.I0(\b_out_reg[7]_i_19_n_6 ),
        .I1(\b_out_reg[7]_i_20_n_6 ),
        .I2(\b_out_reg[7]_i_21_n_5 ),
        .O(\b_out[7]_i_11_n_0 ));
  (* HLUTNM = "lutpair10" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \b_out[7]_i_12 
       (.I0(\b_out_reg[7]_i_19_n_7 ),
        .I1(\b_out_reg[7]_i_20_n_7 ),
        .I2(\b_out_reg[7]_i_21_n_6 ),
        .O(\b_out[7]_i_12_n_0 ));
  (* HLUTNM = "lutpair9" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \b_out[7]_i_13 
       (.I0(\mult_reg[2][2]_6 [0]),
        .I1(\mult_reg[2][6]_9 [0]),
        .I2(\b_out_reg[7]_i_21_n_7 ),
        .O(\b_out[7]_i_13_n_0 ));
  (* HLUTNM = "lutpair12" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \b_out[7]_i_14 
       (.I0(\b_out_reg[7]_i_19_n_5 ),
        .I1(\b_out_reg[7]_i_20_n_5 ),
        .I2(\b_out_reg[7]_i_21_n_4 ),
        .I3(\b_out[7]_i_11_n_0 ),
        .O(\b_out[7]_i_14_n_0 ));
  (* HLUTNM = "lutpair11" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \b_out[7]_i_15 
       (.I0(\b_out_reg[7]_i_19_n_6 ),
        .I1(\b_out_reg[7]_i_20_n_6 ),
        .I2(\b_out_reg[7]_i_21_n_5 ),
        .I3(\b_out[7]_i_12_n_0 ),
        .O(\b_out[7]_i_15_n_0 ));
  (* HLUTNM = "lutpair10" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \b_out[7]_i_16 
       (.I0(\b_out_reg[7]_i_19_n_7 ),
        .I1(\b_out_reg[7]_i_20_n_7 ),
        .I2(\b_out_reg[7]_i_21_n_6 ),
        .I3(\b_out[7]_i_13_n_0 ),
        .O(\b_out[7]_i_16_n_0 ));
  (* HLUTNM = "lutpair9" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \b_out[7]_i_17 
       (.I0(\mult_reg[2][2]_6 [0]),
        .I1(\mult_reg[2][6]_9 [0]),
        .I2(\b_out_reg[7]_i_21_n_7 ),
        .O(\b_out[7]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \b_out[7]_i_18 
       (.I0(\mult_reg[2][2]_6 [3]),
        .I1(\mult_reg_n_0_[2][1][3] ),
        .O(DI[2]));
  LUT2 #(
    .INIT(4'h8)) 
    \b_out[7]_i_19 
       (.I0(\mult_reg[2][2]_6 [2]),
        .I1(\mult_reg_n_0_[2][1][2] ),
        .O(DI[1]));
  LUT2 #(
    .INIT(4'h8)) 
    \b_out[7]_i_20 
       (.I0(\mult_reg[2][2]_6 [1]),
        .I1(\mult_reg_n_0_[2][1][1] ),
        .O(DI[0]));
  LUT4 #(
    .INIT(16'h8778)) 
    \b_out[7]_i_21 
       (.I0(\mult_reg[2][2]_6 [3]),
        .I1(\mult_reg_n_0_[2][1][3] ),
        .I2(\mult_reg_n_0_[2][1][4] ),
        .I3(\mult_reg[2][2]_6 [4]),
        .O(\mult_reg[2][2][3]_0 [3]));
  LUT4 #(
    .INIT(16'h8778)) 
    \b_out[7]_i_22 
       (.I0(\mult_reg[2][2]_6 [2]),
        .I1(\mult_reg_n_0_[2][1][2] ),
        .I2(\mult_reg_n_0_[2][1][3] ),
        .I3(\mult_reg[2][2]_6 [3]),
        .O(\mult_reg[2][2][3]_0 [2]));
  (* HLUTNM = "lutpair2" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \b_out[7]_i_22__0 
       (.I0(\mult_reg_n_0_[2][7][3] ),
        .I1(\mult_reg[2][8]_1 [3]),
        .I2(\mult_reg[2][0]_0 [3]),
        .O(\b_out[7]_i_22__0_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \b_out[7]_i_23 
       (.I0(\mult_reg[2][2]_6 [1]),
        .I1(\mult_reg_n_0_[2][1][1] ),
        .I2(\mult_reg_n_0_[2][1][2] ),
        .I3(\mult_reg[2][2]_6 [2]),
        .O(\mult_reg[2][2][3]_0 [1]));
  LUT4 #(
    .INIT(16'h17E8)) 
    \b_out[7]_i_23__0 
       (.I0(\mult_reg[2][0]_0 [4]),
        .I1(\mult_reg[2][8]_1 [4]),
        .I2(\mult_reg_n_0_[2][7][4] ),
        .I3(\mult_reg_n_0_[2][7][5] ),
        .O(\b_out[7]_i_23__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \b_out[7]_i_24 
       (.I0(\mult_reg[2][2]_6 [1]),
        .I1(\mult_reg_n_0_[2][1][1] ),
        .O(\mult_reg[2][2][3]_0 [0]));
  LUT4 #(
    .INIT(16'h6996)) 
    \b_out[7]_i_24__0 
       (.I0(\b_out[7]_i_22__0_n_0 ),
        .I1(\mult_reg[2][8]_1 [4]),
        .I2(\mult_reg_n_0_[2][7][4] ),
        .I3(\mult_reg[2][0]_0 [4]),
        .O(\b_out[7]_i_24__0_n_0 ));
  (* HLUTNM = "lutpair8" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \b_out[7]_i_25 
       (.I0(\mult_reg_n_0_[2][1][3] ),
        .I1(\mult_reg[2][2]_6 [3]),
        .I2(\mult_reg_n_0_[2][3][3] ),
        .O(\b_out[7]_i_25_n_0 ));
  (* HLUTNM = "lutpair7" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \b_out[7]_i_26 
       (.I0(\mult_reg_n_0_[2][1][2] ),
        .I1(\mult_reg[2][2]_6 [2]),
        .I2(\mult_reg_n_0_[2][3][2] ),
        .O(\b_out[7]_i_26_n_0 ));
  (* HLUTNM = "lutpair6" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \b_out[7]_i_27 
       (.I0(\mult_reg_n_0_[2][1][1] ),
        .I1(\mult_reg[2][2]_6 [1]),
        .I2(\mult_reg_n_0_[2][3][1] ),
        .O(\b_out[7]_i_27_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \b_out[7]_i_28 
       (.I0(\b_out[7]_i_25_n_0 ),
        .I1(\mult_reg[2][2]_6 [4]),
        .I2(\mult_reg_n_0_[2][1][4] ),
        .I3(\mult_reg_n_0_[2][3][4] ),
        .O(\b_out[7]_i_28_n_0 ));
  (* HLUTNM = "lutpair8" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \b_out[7]_i_29 
       (.I0(\mult_reg_n_0_[2][1][3] ),
        .I1(\mult_reg[2][2]_6 [3]),
        .I2(\mult_reg_n_0_[2][3][3] ),
        .I3(\b_out[7]_i_26_n_0 ),
        .O(\b_out[7]_i_29_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \b_out[7]_i_3 
       (.I0(\b_out_reg[9]_i_4_n_6 ),
        .I1(\b_out_reg[9]_i_5_n_6 ),
        .I2(\b_out_reg[7]_i_18_n_1 ),
        .O(\b_out[7]_i_3_n_0 ));
  (* HLUTNM = "lutpair7" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \b_out[7]_i_30 
       (.I0(\mult_reg_n_0_[2][1][2] ),
        .I1(\mult_reg[2][2]_6 [2]),
        .I2(\mult_reg_n_0_[2][3][2] ),
        .I3(\b_out[7]_i_27_n_0 ),
        .O(\b_out[7]_i_30_n_0 ));
  (* HLUTNM = "lutpair6" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \b_out[7]_i_31 
       (.I0(\mult_reg_n_0_[2][1][1] ),
        .I1(\mult_reg[2][2]_6 [1]),
        .I2(\mult_reg_n_0_[2][3][1] ),
        .O(\b_out[7]_i_31_n_0 ));
  (* HLUTNM = "lutpair5" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \b_out[7]_i_32 
       (.I0(\mult_reg_n_0_[2][4][3] ),
        .I1(\mult_reg[2][5][3]_0 ),
        .I2(\mult_reg[2][6]_9 [3]),
        .O(\b_out[7]_i_32_n_0 ));
  (* HLUTNM = "lutpair4" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \b_out[7]_i_33 
       (.I0(\mult_reg_n_0_[2][4][2] ),
        .I1(\mult_reg[2][5][2]_0 ),
        .I2(\mult_reg[2][6]_9 [2]),
        .O(\b_out[7]_i_33_n_0 ));
  (* HLUTNM = "lutpair3" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \b_out[7]_i_34 
       (.I0(\mult_reg[2][5][1]_0 ),
        .I1(\mult_reg[2][6]_9 [1]),
        .O(\b_out[7]_i_34_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \b_out[7]_i_35 
       (.I0(\b_out[7]_i_32_n_0 ),
        .I1(\mult_reg[2][5][4]_0 ),
        .I2(\mult_reg_n_0_[2][4][4] ),
        .I3(\mult_reg[2][6]_9 [4]),
        .O(\b_out[7]_i_35_n_0 ));
  (* HLUTNM = "lutpair5" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \b_out[7]_i_36 
       (.I0(\mult_reg_n_0_[2][4][3] ),
        .I1(\mult_reg[2][5][3]_0 ),
        .I2(\mult_reg[2][6]_9 [3]),
        .I3(\b_out[7]_i_33_n_0 ),
        .O(\b_out[7]_i_36_n_0 ));
  (* HLUTNM = "lutpair4" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \b_out[7]_i_37 
       (.I0(\mult_reg_n_0_[2][4][2] ),
        .I1(\mult_reg[2][5][2]_0 ),
        .I2(\mult_reg[2][6]_9 [2]),
        .I3(\b_out[7]_i_34_n_0 ),
        .O(\b_out[7]_i_37_n_0 ));
  (* HLUTNM = "lutpair3" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \b_out[7]_i_38 
       (.I0(\mult_reg[2][5][1]_0 ),
        .I1(\mult_reg[2][6]_9 [1]),
        .O(\b_out[7]_i_38_n_0 ));
  (* HLUTNM = "lutpair1" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \b_out[7]_i_39 
       (.I0(\mult_reg_n_0_[2][7][2] ),
        .I1(\mult_reg[2][8]_1 [2]),
        .I2(\mult_reg[2][0]_0 [2]),
        .O(\b_out[7]_i_39_n_0 ));
  (* HLUTNM = "lutpair14" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \b_out[7]_i_4 
       (.I0(\b_out_reg[9]_i_4_n_7 ),
        .I1(\b_out_reg[9]_i_5_n_7 ),
        .I2(\b_out_reg[7]_i_18_n_6 ),
        .O(\b_out[7]_i_4_n_0 ));
  (* HLUTNM = "lutpair0" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \b_out[7]_i_40 
       (.I0(\mult_reg_n_0_[2][7][1] ),
        .I1(\mult_reg[2][8]_1 [1]),
        .I2(\mult_reg[2][0]_0 [1]),
        .O(\b_out[7]_i_40_n_0 ));
  (* HLUTNM = "lutpair102" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \b_out[7]_i_41 
       (.I0(\mult_reg[2][8]_1 [0]),
        .I1(\mult_reg[2][0]_0 [0]),
        .O(\b_out[7]_i_41_n_0 ));
  (* HLUTNM = "lutpair2" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \b_out[7]_i_42 
       (.I0(\mult_reg_n_0_[2][7][3] ),
        .I1(\mult_reg[2][8]_1 [3]),
        .I2(\mult_reg[2][0]_0 [3]),
        .I3(\b_out[7]_i_39_n_0 ),
        .O(\b_out[7]_i_42_n_0 ));
  (* HLUTNM = "lutpair1" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \b_out[7]_i_43 
       (.I0(\mult_reg_n_0_[2][7][2] ),
        .I1(\mult_reg[2][8]_1 [2]),
        .I2(\mult_reg[2][0]_0 [2]),
        .I3(\b_out[7]_i_40_n_0 ),
        .O(\b_out[7]_i_43_n_0 ));
  (* HLUTNM = "lutpair0" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \b_out[7]_i_44 
       (.I0(\mult_reg_n_0_[2][7][1] ),
        .I1(\mult_reg[2][8]_1 [1]),
        .I2(\mult_reg[2][0]_0 [1]),
        .I3(\b_out[7]_i_41_n_0 ),
        .O(\b_out[7]_i_44_n_0 ));
  (* HLUTNM = "lutpair102" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \b_out[7]_i_45 
       (.I0(\mult_reg[2][8]_1 [0]),
        .I1(\mult_reg[2][0]_0 [0]),
        .O(\b_out[7]_i_45_n_0 ));
  (* HLUTNM = "lutpair13" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \b_out[7]_i_5 
       (.I0(\b_out_reg[7]_i_19_n_4 ),
        .I1(\b_out_reg[7]_i_20_n_4 ),
        .I2(\b_out_reg[7]_i_18_n_7 ),
        .O(\b_out[7]_i_5_n_0 ));
  (* HLUTNM = "lutpair12" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \b_out[7]_i_6 
       (.I0(\b_out_reg[7]_i_19_n_5 ),
        .I1(\b_out_reg[7]_i_20_n_5 ),
        .I2(\b_out_reg[7]_i_21_n_4 ),
        .O(\b_out[7]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hE81717E8)) 
    \b_out[7]_i_7 
       (.I0(\b_out_reg[7]_i_18_n_1 ),
        .I1(\b_out_reg[9]_i_5_n_6 ),
        .I2(\b_out_reg[9]_i_4_n_6 ),
        .I3(\b_out_reg[9]_i_4_n_1 ),
        .I4(\b_out_reg[9]_i_5_n_1 ),
        .O(\b_out[7]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \b_out[7]_i_8 
       (.I0(\b_out[7]_i_4_n_0 ),
        .I1(\b_out_reg[9]_i_5_n_6 ),
        .I2(\b_out_reg[9]_i_4_n_6 ),
        .I3(\b_out_reg[7]_i_18_n_1 ),
        .O(\b_out[7]_i_8_n_0 ));
  (* HLUTNM = "lutpair14" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \b_out[7]_i_9 
       (.I0(\b_out_reg[9]_i_4_n_7 ),
        .I1(\b_out_reg[9]_i_5_n_7 ),
        .I2(\b_out_reg[7]_i_18_n_6 ),
        .I3(\b_out[7]_i_5_n_0 ),
        .O(\b_out[7]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \b_out[9]_i_10 
       (.I0(\mult_reg_n_0_[2][4][4] ),
        .I1(\mult_reg[2][5][4]_0 ),
        .I2(\mult_reg[2][6]_9 [4]),
        .O(\b_out[9]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \b_out[9]_i_11 
       (.I0(\mult_reg[2][5][5]_0 ),
        .I1(\mult_reg_n_0_[2][4][5] ),
        .I2(\mult_reg_n_0_[2][4][6] ),
        .O(\b_out[9]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hE81717E8)) 
    \b_out[9]_i_12 
       (.I0(\mult_reg[2][6]_9 [4]),
        .I1(\mult_reg[2][5][4]_0 ),
        .I2(\mult_reg_n_0_[2][4][4] ),
        .I3(\mult_reg_n_0_[2][4][5] ),
        .I4(\mult_reg[2][5][5]_0 ),
        .O(\b_out[9]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \b_out[9]_i_2 
       (.I0(\b_out_reg[9]_i_4_n_1 ),
        .I1(\b_out_reg[9]_i_5_n_1 ),
        .O(\b_out[9]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \b_out[9]_i_3 
       (.I0(\b_out_reg[9]_i_4_n_1 ),
        .I1(\b_out_reg[9]_i_5_n_1 ),
        .O(\b_out[9]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \b_out[9]_i_6 
       (.I0(\mult_reg[2][1][5]_0 ),
        .I1(\mult_reg_n_0_[2][3][5] ),
        .O(\b_out[9]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \b_out[9]_i_7 
       (.I0(\mult_reg_n_0_[2][1][4] ),
        .I1(\mult_reg[2][2]_6 [4]),
        .I2(\mult_reg_n_0_[2][3][4] ),
        .O(\b_out[9]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \b_out[9]_i_8 
       (.I0(\mult_reg[2][1][5]_0 ),
        .I1(\mult_reg_n_0_[2][3][5] ),
        .O(\b_out[9]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hE81717E8)) 
    \b_out[9]_i_9 
       (.I0(\mult_reg_n_0_[2][3][4] ),
        .I1(\mult_reg[2][2]_6 [4]),
        .I2(\mult_reg_n_0_[2][1][4] ),
        .I3(\mult_reg[2][1][5]_0 ),
        .I4(\mult_reg_n_0_[2][3][5] ),
        .O(\b_out[9]_i_9_n_0 ));
  FDRE \b_out_reg[4] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\sum_out[2]_10 [4]),
        .Q(b_out[4]),
        .R(1'b0));
  FDRE \b_out_reg[5] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\sum_out[2]_10 [5]),
        .Q(b_out[5]),
        .R(1'b0));
  FDRE \b_out_reg[6] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\sum_out[2]_10 [6]),
        .Q(b_out[6]),
        .R(1'b0));
  FDRE \b_out_reg[7] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\sum_out[2]_10 [7]),
        .Q(b_out[7]),
        .R(1'b0));
  CARRY4 \b_out_reg[7]_i_1 
       (.CI(\b_out_reg[7]_i_2_n_0 ),
        .CO({\b_out_reg[7]_i_1_n_0 ,\b_out_reg[7]_i_1_n_1 ,\b_out_reg[7]_i_1_n_2 ,\b_out_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\b_out[7]_i_3_n_0 ,\b_out[7]_i_4_n_0 ,\b_out[7]_i_5_n_0 ,\b_out[7]_i_6_n_0 }),
        .O(\sum_out[2]_10 [7:4]),
        .S({\b_out[7]_i_7_n_0 ,\b_out[7]_i_8_n_0 ,\b_out[7]_i_9_n_0 ,\b_out[7]_i_10_n_0 }));
  CARRY4 \b_out_reg[7]_i_18 
       (.CI(\b_out_reg[7]_i_21_n_0 ),
        .CO({\NLW_b_out_reg[7]_i_18_CO_UNCONNECTED [3],\b_out_reg[7]_i_18_n_1 ,\NLW_b_out_reg[7]_i_18_CO_UNCONNECTED [1],\b_out_reg[7]_i_18_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\mult_reg_n_0_[2][7][5] ,\b_out[7]_i_22__0_n_0 }),
        .O({\NLW_b_out_reg[7]_i_18_O_UNCONNECTED [3:2],\b_out_reg[7]_i_18_n_6 ,\b_out_reg[7]_i_18_n_7 }),
        .S({1'b0,1'b1,\b_out[7]_i_23__0_n_0 ,\b_out[7]_i_24__0_n_0 }));
  CARRY4 \b_out_reg[7]_i_19 
       (.CI(1'b0),
        .CO({\b_out_reg[7]_i_19_n_0 ,\b_out_reg[7]_i_19_n_1 ,\b_out_reg[7]_i_19_n_2 ,\b_out_reg[7]_i_19_n_3 }),
        .CYINIT(1'b0),
        .DI({\b_out[7]_i_25_n_0 ,\b_out[7]_i_26_n_0 ,\b_out[7]_i_27_n_0 ,1'b0}),
        .O({\b_out_reg[7]_i_19_n_4 ,\b_out_reg[7]_i_19_n_5 ,\b_out_reg[7]_i_19_n_6 ,\b_out_reg[7]_i_19_n_7 }),
        .S({\b_out[7]_i_28_n_0 ,\b_out[7]_i_29_n_0 ,\b_out[7]_i_30_n_0 ,\b_out[7]_i_31_n_0 }));
  CARRY4 \b_out_reg[7]_i_2 
       (.CI(1'b0),
        .CO({\b_out_reg[7]_i_2_n_0 ,\b_out_reg[7]_i_2_n_1 ,\b_out_reg[7]_i_2_n_2 ,\b_out_reg[7]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\b_out[7]_i_11_n_0 ,\b_out[7]_i_12_n_0 ,\b_out[7]_i_13_n_0 ,1'b0}),
        .O(\NLW_b_out_reg[7]_i_2_O_UNCONNECTED [3:0]),
        .S({\b_out[7]_i_14_n_0 ,\b_out[7]_i_15_n_0 ,\b_out[7]_i_16_n_0 ,\b_out[7]_i_17_n_0 }));
  CARRY4 \b_out_reg[7]_i_20 
       (.CI(1'b0),
        .CO({\b_out_reg[7]_i_20_n_0 ,\b_out_reg[7]_i_20_n_1 ,\b_out_reg[7]_i_20_n_2 ,\b_out_reg[7]_i_20_n_3 }),
        .CYINIT(1'b0),
        .DI({\b_out[7]_i_32_n_0 ,\b_out[7]_i_33_n_0 ,\b_out[7]_i_34_n_0 ,1'b0}),
        .O({\b_out_reg[7]_i_20_n_4 ,\b_out_reg[7]_i_20_n_5 ,\b_out_reg[7]_i_20_n_6 ,\b_out_reg[7]_i_20_n_7 }),
        .S({\b_out[7]_i_35_n_0 ,\b_out[7]_i_36_n_0 ,\b_out[7]_i_37_n_0 ,\b_out[7]_i_38_n_0 }));
  CARRY4 \b_out_reg[7]_i_21 
       (.CI(1'b0),
        .CO({\b_out_reg[7]_i_21_n_0 ,\b_out_reg[7]_i_21_n_1 ,\b_out_reg[7]_i_21_n_2 ,\b_out_reg[7]_i_21_n_3 }),
        .CYINIT(1'b0),
        .DI({\b_out[7]_i_39_n_0 ,\b_out[7]_i_40_n_0 ,\b_out[7]_i_41_n_0 ,1'b0}),
        .O({\b_out_reg[7]_i_21_n_4 ,\b_out_reg[7]_i_21_n_5 ,\b_out_reg[7]_i_21_n_6 ,\b_out_reg[7]_i_21_n_7 }),
        .S({\b_out[7]_i_42_n_0 ,\b_out[7]_i_43_n_0 ,\b_out[7]_i_44_n_0 ,\b_out[7]_i_45_n_0 }));
  FDRE \b_out_reg[9] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\sum_out[2]_10 [9]),
        .Q(b_out[9]),
        .R(1'b0));
  CARRY4 \b_out_reg[9]_i_1 
       (.CI(\b_out_reg[7]_i_1_n_0 ),
        .CO({\NLW_b_out_reg[9]_i_1_CO_UNCONNECTED [3:1],\sum_out[2]_10 [9]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\b_out[9]_i_2_n_0 }),
        .O(\NLW_b_out_reg[9]_i_1_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\b_out[9]_i_3_n_0 }));
  CARRY4 \b_out_reg[9]_i_4 
       (.CI(\b_out_reg[7]_i_19_n_0 ),
        .CO({\NLW_b_out_reg[9]_i_4_CO_UNCONNECTED [3],\b_out_reg[9]_i_4_n_1 ,\NLW_b_out_reg[9]_i_4_CO_UNCONNECTED [1],\b_out_reg[9]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\b_out[9]_i_6_n_0 ,\b_out[9]_i_7_n_0 }),
        .O({\NLW_b_out_reg[9]_i_4_O_UNCONNECTED [3:2],\b_out_reg[9]_i_4_n_6 ,\b_out_reg[9]_i_4_n_7 }),
        .S({1'b0,1'b1,\b_out[9]_i_8_n_0 ,\b_out[9]_i_9_n_0 }));
  CARRY4 \b_out_reg[9]_i_5 
       (.CI(\b_out_reg[7]_i_20_n_0 ),
        .CO({\NLW_b_out_reg[9]_i_5_CO_UNCONNECTED [3],\b_out_reg[9]_i_5_n_1 ,\NLW_b_out_reg[9]_i_5_CO_UNCONNECTED [1],\b_out_reg[9]_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\mult_reg_n_0_[2][4][6] ,\b_out[9]_i_10_n_0 }),
        .O({\NLW_b_out_reg[9]_i_5_O_UNCONNECTED [3:2],\b_out_reg[9]_i_5_n_6 ,\b_out_reg[9]_i_5_n_7 }),
        .S({1'b0,1'b1,\b_out[9]_i_11_n_0 ,\b_out[9]_i_12_n_0 }));
  FDSE \convolved_rgb_reg[0] 
       (.C(i_clk),
        .CE(1'b1),
        .D(b_out[4]),
        .Q(gaussian_out[0]),
        .S(b_out[9]));
  FDSE \convolved_rgb_reg[11] 
       (.C(i_clk),
        .CE(1'b1),
        .D(r_out[4]),
        .Q(gaussian_out[11]),
        .S(r_out[9]));
  FDSE \convolved_rgb_reg[12] 
       (.C(i_clk),
        .CE(1'b1),
        .D(r_out[5]),
        .Q(gaussian_out[12]),
        .S(r_out[9]));
  FDSE \convolved_rgb_reg[13] 
       (.C(i_clk),
        .CE(1'b1),
        .D(r_out[6]),
        .Q(gaussian_out[13]),
        .S(r_out[9]));
  FDSE \convolved_rgb_reg[14] 
       (.C(i_clk),
        .CE(1'b1),
        .D(r_out[7]),
        .Q(gaussian_out[14]),
        .S(r_out[9]));
  FDSE \convolved_rgb_reg[1] 
       (.C(i_clk),
        .CE(1'b1),
        .D(b_out[5]),
        .Q(gaussian_out[1]),
        .S(b_out[9]));
  FDSE \convolved_rgb_reg[2] 
       (.C(i_clk),
        .CE(1'b1),
        .D(b_out[6]),
        .Q(gaussian_out[2]),
        .S(b_out[9]));
  FDSE \convolved_rgb_reg[3] 
       (.C(i_clk),
        .CE(1'b1),
        .D(b_out[7]),
        .Q(gaussian_out[3]),
        .S(b_out[9]));
  FDSE \convolved_rgb_reg[5] 
       (.C(i_clk),
        .CE(1'b1),
        .D(g_out[4]),
        .Q(gaussian_out[5]),
        .S(g_out[10]));
  FDSE \convolved_rgb_reg[6] 
       (.C(i_clk),
        .CE(1'b1),
        .D(g_out[5]),
        .Q(gaussian_out[6]),
        .S(g_out[10]));
  FDSE \convolved_rgb_reg[7] 
       (.C(i_clk),
        .CE(1'b1),
        .D(g_out[6]),
        .Q(gaussian_out[7]),
        .S(g_out[10]));
  FDSE \convolved_rgb_reg[8] 
       (.C(i_clk),
        .CE(1'b1),
        .D(g_out[7]),
        .Q(gaussian_out[8]),
        .S(g_out[10]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \filter_addr_ctr[0]_i_1 
       (.I0(filter_addr_ctr),
        .I1(\filter_addr_ctr_reg_n_0_[0] ),
        .O(\filter_addr_ctr[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000100000)) 
    \filter_addr_ctr[18]_i_1 
       (.I0(\filter_addr_ctr[18]_i_4_n_0 ),
        .I1(\filter_addr_ctr[18]_i_5_n_0 ),
        .I2(\filter_addr_ctr_reg_n_0_[0] ),
        .I3(gaussian_addr[16]),
        .I4(gaussian_addr[17]),
        .I5(\filter_addr_ctr[18]_i_6_n_0 ),
        .O(\filter_addr_ctr[18]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAAB)) 
    \filter_addr_ctr[18]_i_2 
       (.I0(gaussian_we),
        .I1(\filter_addr_ctr[18]_i_7_n_0 ),
        .I2(\filter_addr_ctr[18]_i_8_n_0 ),
        .I3(\filter_addr_ctr[18]_i_9_n_0 ),
        .I4(\filter_addr_ctr[18]_i_5_n_0 ),
        .I5(\filter_addr_ctr[18]_i_4_n_0 ),
        .O(filter_addr_ctr));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \filter_addr_ctr[18]_i_4 
       (.I0(gaussian_addr[1]),
        .I1(gaussian_addr[0]),
        .I2(gaussian_addr[3]),
        .I3(gaussian_addr[2]),
        .O(\filter_addr_ctr[18]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hFFDF)) 
    \filter_addr_ctr[18]_i_5 
       (.I0(gaussian_addr[12]),
        .I1(gaussian_addr[13]),
        .I2(gaussian_addr[14]),
        .I3(gaussian_addr[15]),
        .O(\filter_addr_ctr[18]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    \filter_addr_ctr[18]_i_6 
       (.I0(gaussian_addr[6]),
        .I1(gaussian_addr[7]),
        .I2(gaussian_addr[4]),
        .I3(gaussian_addr[5]),
        .I4(\filter_addr_ctr[18]_i_8_n_0 ),
        .O(\filter_addr_ctr[18]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \filter_addr_ctr[18]_i_7 
       (.I0(gaussian_addr[5]),
        .I1(gaussian_addr[4]),
        .I2(gaussian_addr[7]),
        .I3(gaussian_addr[6]),
        .O(\filter_addr_ctr[18]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hFF7F)) 
    \filter_addr_ctr[18]_i_8 
       (.I0(gaussian_addr[9]),
        .I1(gaussian_addr[8]),
        .I2(gaussian_addr[10]),
        .I3(gaussian_addr[11]),
        .O(\filter_addr_ctr[18]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    \filter_addr_ctr[18]_i_9 
       (.I0(gaussian_addr[17]),
        .I1(gaussian_addr[16]),
        .I2(\filter_addr_ctr_reg_n_0_[0] ),
        .O(\filter_addr_ctr[18]_i_9_n_0 ));
  FDRE \filter_addr_ctr_reg[0] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\filter_addr_ctr[0]_i_1_n_0 ),
        .Q(\filter_addr_ctr_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \filter_addr_ctr_reg[10] 
       (.C(i_clk),
        .CE(filter_addr_ctr),
        .D(data0[10]),
        .Q(gaussian_addr[9]),
        .R(\filter_addr_ctr[18]_i_1_n_0 ));
  FDRE \filter_addr_ctr_reg[11] 
       (.C(i_clk),
        .CE(filter_addr_ctr),
        .D(data0[11]),
        .Q(gaussian_addr[10]),
        .R(\filter_addr_ctr[18]_i_1_n_0 ));
  FDRE \filter_addr_ctr_reg[12] 
       (.C(i_clk),
        .CE(filter_addr_ctr),
        .D(data0[12]),
        .Q(gaussian_addr[11]),
        .R(\filter_addr_ctr[18]_i_1_n_0 ));
  CARRY4 \filter_addr_ctr_reg[12]_i_1 
       (.CI(\filter_addr_ctr_reg[8]_i_1_n_0 ),
        .CO({\filter_addr_ctr_reg[12]_i_1_n_0 ,\filter_addr_ctr_reg[12]_i_1_n_1 ,\filter_addr_ctr_reg[12]_i_1_n_2 ,\filter_addr_ctr_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data0[12:9]),
        .S(gaussian_addr[11:8]));
  FDRE \filter_addr_ctr_reg[13] 
       (.C(i_clk),
        .CE(filter_addr_ctr),
        .D(data0[13]),
        .Q(gaussian_addr[12]),
        .R(\filter_addr_ctr[18]_i_1_n_0 ));
  FDRE \filter_addr_ctr_reg[14] 
       (.C(i_clk),
        .CE(filter_addr_ctr),
        .D(data0[14]),
        .Q(gaussian_addr[13]),
        .R(\filter_addr_ctr[18]_i_1_n_0 ));
  FDRE \filter_addr_ctr_reg[15] 
       (.C(i_clk),
        .CE(filter_addr_ctr),
        .D(data0[15]),
        .Q(gaussian_addr[14]),
        .R(\filter_addr_ctr[18]_i_1_n_0 ));
  FDRE \filter_addr_ctr_reg[16] 
       (.C(i_clk),
        .CE(filter_addr_ctr),
        .D(data0[16]),
        .Q(gaussian_addr[15]),
        .R(\filter_addr_ctr[18]_i_1_n_0 ));
  CARRY4 \filter_addr_ctr_reg[16]_i_1 
       (.CI(\filter_addr_ctr_reg[12]_i_1_n_0 ),
        .CO({\filter_addr_ctr_reg[16]_i_1_n_0 ,\filter_addr_ctr_reg[16]_i_1_n_1 ,\filter_addr_ctr_reg[16]_i_1_n_2 ,\filter_addr_ctr_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data0[16:13]),
        .S(gaussian_addr[15:12]));
  FDRE \filter_addr_ctr_reg[17] 
       (.C(i_clk),
        .CE(filter_addr_ctr),
        .D(data0[17]),
        .Q(gaussian_addr[16]),
        .R(\filter_addr_ctr[18]_i_1_n_0 ));
  FDRE \filter_addr_ctr_reg[18] 
       (.C(i_clk),
        .CE(filter_addr_ctr),
        .D(data0[18]),
        .Q(gaussian_addr[17]),
        .R(\filter_addr_ctr[18]_i_1_n_0 ));
  CARRY4 \filter_addr_ctr_reg[18]_i_3 
       (.CI(\filter_addr_ctr_reg[16]_i_1_n_0 ),
        .CO({\NLW_filter_addr_ctr_reg[18]_i_3_CO_UNCONNECTED [3:1],\filter_addr_ctr_reg[18]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_filter_addr_ctr_reg[18]_i_3_O_UNCONNECTED [3:2],data0[18:17]}),
        .S({1'b0,1'b0,gaussian_addr[17:16]}));
  FDRE \filter_addr_ctr_reg[1] 
       (.C(i_clk),
        .CE(filter_addr_ctr),
        .D(data0[1]),
        .Q(gaussian_addr[0]),
        .R(\filter_addr_ctr[18]_i_1_n_0 ));
  FDRE \filter_addr_ctr_reg[2] 
       (.C(i_clk),
        .CE(filter_addr_ctr),
        .D(data0[2]),
        .Q(gaussian_addr[1]),
        .R(\filter_addr_ctr[18]_i_1_n_0 ));
  FDRE \filter_addr_ctr_reg[3] 
       (.C(i_clk),
        .CE(filter_addr_ctr),
        .D(data0[3]),
        .Q(gaussian_addr[2]),
        .R(\filter_addr_ctr[18]_i_1_n_0 ));
  FDRE \filter_addr_ctr_reg[4] 
       (.C(i_clk),
        .CE(filter_addr_ctr),
        .D(data0[4]),
        .Q(gaussian_addr[3]),
        .R(\filter_addr_ctr[18]_i_1_n_0 ));
  CARRY4 \filter_addr_ctr_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\filter_addr_ctr_reg[4]_i_1_n_0 ,\filter_addr_ctr_reg[4]_i_1_n_1 ,\filter_addr_ctr_reg[4]_i_1_n_2 ,\filter_addr_ctr_reg[4]_i_1_n_3 }),
        .CYINIT(\filter_addr_ctr_reg_n_0_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data0[4:1]),
        .S(gaussian_addr[3:0]));
  FDRE \filter_addr_ctr_reg[5] 
       (.C(i_clk),
        .CE(filter_addr_ctr),
        .D(data0[5]),
        .Q(gaussian_addr[4]),
        .R(\filter_addr_ctr[18]_i_1_n_0 ));
  FDRE \filter_addr_ctr_reg[6] 
       (.C(i_clk),
        .CE(filter_addr_ctr),
        .D(data0[6]),
        .Q(gaussian_addr[5]),
        .R(\filter_addr_ctr[18]_i_1_n_0 ));
  FDRE \filter_addr_ctr_reg[7] 
       (.C(i_clk),
        .CE(filter_addr_ctr),
        .D(data0[7]),
        .Q(gaussian_addr[6]),
        .R(\filter_addr_ctr[18]_i_1_n_0 ));
  FDRE \filter_addr_ctr_reg[8] 
       (.C(i_clk),
        .CE(filter_addr_ctr),
        .D(data0[8]),
        .Q(gaussian_addr[7]),
        .R(\filter_addr_ctr[18]_i_1_n_0 ));
  CARRY4 \filter_addr_ctr_reg[8]_i_1 
       (.CI(\filter_addr_ctr_reg[4]_i_1_n_0 ),
        .CO({\filter_addr_ctr_reg[8]_i_1_n_0 ,\filter_addr_ctr_reg[8]_i_1_n_1 ,\filter_addr_ctr_reg[8]_i_1_n_2 ,\filter_addr_ctr_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data0[8:5]),
        .S(gaussian_addr[7:4]));
  FDRE \filter_addr_ctr_reg[9] 
       (.C(i_clk),
        .CE(filter_addr_ctr),
        .D(data0[9]),
        .Q(gaussian_addr[8]),
        .R(\filter_addr_ctr[18]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \g_out[10]_i_10 
       (.I0(\mult_reg_n_0_[1][1][5] ),
        .I1(\mult_reg[1][2]_7 [5]),
        .I2(\mult_reg_n_0_[1][3][5] ),
        .O(\g_out[10]_i_10_n_0 ));
  (* HLUTNM = "lutpair26" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \g_out[10]_i_11 
       (.I0(\mult_reg_n_0_[1][1][4] ),
        .I1(\mult_reg[1][2]_7 [4]),
        .I2(\mult_reg_n_0_[1][3][4] ),
        .O(\g_out[10]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \g_out[10]_i_12 
       (.I0(\mult_reg[1][1][6]_0 ),
        .I1(\mult_reg_n_0_[1][3][6] ),
        .O(\g_out[10]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hE81717E8)) 
    \g_out[10]_i_13 
       (.I0(\mult_reg_n_0_[1][3][5] ),
        .I1(\mult_reg[1][2]_7 [5]),
        .I2(\mult_reg_n_0_[1][1][5] ),
        .I3(\mult_reg[1][1][6]_0 ),
        .I4(\mult_reg_n_0_[1][3][6] ),
        .O(\g_out[10]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \g_out[10]_i_14 
       (.I0(\g_out[10]_i_11_n_0 ),
        .I1(\mult_reg[1][2]_7 [5]),
        .I2(\mult_reg_n_0_[1][1][5] ),
        .I3(\mult_reg_n_0_[1][3][5] ),
        .O(\g_out[10]_i_14_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \g_out[10]_i_15 
       (.I0(\mult_reg_n_0_[1][4][5] ),
        .I1(\mult_reg[1][5][5]_0 ),
        .I2(\mult_reg[1][6]_11 [5]),
        .O(\g_out[10]_i_15_n_0 ));
  (* HLUTNM = "lutpair22" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \g_out[10]_i_16 
       (.I0(\mult_reg_n_0_[1][4][4] ),
        .I1(\mult_reg[1][5][4]_0 ),
        .I2(\mult_reg[1][6]_11 [4]),
        .O(\g_out[10]_i_16_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \g_out[10]_i_17 
       (.I0(\mult_reg[1][5][6]_0 ),
        .I1(\mult_reg_n_0_[1][4][6] ),
        .I2(\mult_reg_n_0_[1][4][7] ),
        .O(\g_out[10]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'hE81717E8)) 
    \g_out[10]_i_18 
       (.I0(\mult_reg[1][6]_11 [5]),
        .I1(\mult_reg[1][5][5]_0 ),
        .I2(\mult_reg_n_0_[1][4][5] ),
        .I3(\mult_reg_n_0_[1][4][6] ),
        .I4(\mult_reg[1][5][6]_0 ),
        .O(\g_out[10]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \g_out[10]_i_19 
       (.I0(\g_out[10]_i_16_n_0 ),
        .I1(\mult_reg[1][5][5]_0 ),
        .I2(\mult_reg_n_0_[1][4][5] ),
        .I3(\mult_reg[1][6]_11 [5]),
        .O(\g_out[10]_i_19_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \g_out[10]_i_2 
       (.I0(\g_out_reg[10]_i_6_n_0 ),
        .I1(\g_out_reg[10]_i_7_n_0 ),
        .O(\g_out[10]_i_2_n_0 ));
  (* HLUTNM = "lutpair18" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \g_out[10]_i_20 
       (.I0(\mult_reg_n_0_[1][7][4] ),
        .I1(\mult_reg[1][8]_3 [4]),
        .I2(\mult_reg[1][0]_2 [4]),
        .O(\g_out[10]_i_20_n_0 ));
  (* HLUTNM = "lutpair17" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \g_out[10]_i_21 
       (.I0(\mult_reg_n_0_[1][7][3] ),
        .I1(\mult_reg[1][8]_3 [3]),
        .I2(\mult_reg[1][0]_2 [3]),
        .O(\g_out[10]_i_21_n_0 ));
  LUT4 #(
    .INIT(16'h17E8)) 
    \g_out[10]_i_22 
       (.I0(\mult_reg[1][0]_2 [5]),
        .I1(\mult_reg[1][8]_3 [5]),
        .I2(\mult_reg_n_0_[1][7][5] ),
        .I3(\mult_reg_n_0_[1][7][6] ),
        .O(\g_out[10]_i_22_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \g_out[10]_i_23 
       (.I0(\g_out[10]_i_20_n_0 ),
        .I1(\mult_reg[1][8]_3 [5]),
        .I2(\mult_reg_n_0_[1][7][5] ),
        .I3(\mult_reg[1][0]_2 [5]),
        .O(\g_out[10]_i_23_n_0 ));
  (* HLUTNM = "lutpair18" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \g_out[10]_i_24 
       (.I0(\mult_reg_n_0_[1][7][4] ),
        .I1(\mult_reg[1][8]_3 [4]),
        .I2(\mult_reg[1][0]_2 [4]),
        .I3(\g_out[10]_i_21_n_0 ),
        .O(\g_out[10]_i_24_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \g_out[10]_i_3 
       (.I0(\g_out_reg[10]_i_6_n_5 ),
        .I1(\g_out_reg[10]_i_7_n_5 ),
        .I2(\g_out_reg[10]_i_8_n_0 ),
        .O(\g_out[10]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \g_out[10]_i_4 
       (.I0(\g_out_reg[10]_i_6_n_0 ),
        .I1(\g_out_reg[10]_i_7_n_0 ),
        .O(\g_out[10]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hE81717E8)) 
    \g_out[10]_i_5 
       (.I0(\g_out_reg[10]_i_8_n_0 ),
        .I1(\g_out_reg[10]_i_7_n_5 ),
        .I2(\g_out_reg[10]_i_6_n_5 ),
        .I3(\g_out_reg[10]_i_6_n_0 ),
        .I4(\g_out_reg[10]_i_7_n_0 ),
        .O(\g_out[10]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \g_out[10]_i_9 
       (.I0(\mult_reg[1][1][6]_0 ),
        .I1(\mult_reg_n_0_[1][3][6] ),
        .O(\g_out[10]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \g_out[11]_i_16 
       (.I0(\mult_reg[1][2]_7 [4]),
        .I1(\mult_reg_n_0_[1][1][4] ),
        .O(\mult_reg[1][2][4]_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \g_out[11]_i_17 
       (.I0(\mult_reg[1][2]_7 [5]),
        .I1(\mult_reg_n_0_[1][1][5] ),
        .I2(\mult_reg[1][1][6]_0 ),
        .O(\mult_reg[1][2][5]_0 [1]));
  LUT4 #(
    .INIT(16'h8778)) 
    \g_out[11]_i_18 
       (.I0(\mult_reg[1][2]_7 [4]),
        .I1(\mult_reg_n_0_[1][1][4] ),
        .I2(\mult_reg_n_0_[1][1][5] ),
        .I3(\mult_reg[1][2]_7 [5]),
        .O(\mult_reg[1][2][5]_0 [0]));
  (* HLUTNM = "lutpair31" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \g_out[7]_i_10 
       (.I0(\g_out_reg[7]_i_18_n_4 ),
        .I1(\g_out_reg[7]_i_19_n_4 ),
        .I2(\g_out_reg[10]_i_8_n_7 ),
        .I3(\g_out[7]_i_6_n_0 ),
        .O(\g_out[7]_i_10_n_0 ));
  (* HLUTNM = "lutpair29" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \g_out[7]_i_11 
       (.I0(\g_out_reg[7]_i_18_n_6 ),
        .I1(\g_out_reg[7]_i_19_n_6 ),
        .I2(\g_out_reg[7]_i_20_n_5 ),
        .O(\g_out[7]_i_11_n_0 ));
  (* HLUTNM = "lutpair28" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \g_out[7]_i_12 
       (.I0(\g_out_reg[7]_i_18_n_7 ),
        .I1(\g_out_reg[7]_i_19_n_7 ),
        .I2(\g_out_reg[7]_i_20_n_6 ),
        .O(\g_out[7]_i_12_n_0 ));
  (* HLUTNM = "lutpair27" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \g_out[7]_i_13 
       (.I0(\mult_reg[1][2]_7 [0]),
        .I1(\mult_reg[1][6]_11 [0]),
        .I2(\g_out_reg[7]_i_20_n_7 ),
        .O(\g_out[7]_i_13_n_0 ));
  (* HLUTNM = "lutpair30" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \g_out[7]_i_14 
       (.I0(\g_out_reg[7]_i_18_n_5 ),
        .I1(\g_out_reg[7]_i_19_n_5 ),
        .I2(\g_out_reg[7]_i_20_n_4 ),
        .I3(\g_out[7]_i_11_n_0 ),
        .O(\g_out[7]_i_14_n_0 ));
  (* HLUTNM = "lutpair29" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \g_out[7]_i_15 
       (.I0(\g_out_reg[7]_i_18_n_6 ),
        .I1(\g_out_reg[7]_i_19_n_6 ),
        .I2(\g_out_reg[7]_i_20_n_5 ),
        .I3(\g_out[7]_i_12_n_0 ),
        .O(\g_out[7]_i_15_n_0 ));
  (* HLUTNM = "lutpair28" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \g_out[7]_i_16 
       (.I0(\g_out_reg[7]_i_18_n_7 ),
        .I1(\g_out_reg[7]_i_19_n_7 ),
        .I2(\g_out_reg[7]_i_20_n_6 ),
        .I3(\g_out[7]_i_13_n_0 ),
        .O(\g_out[7]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \g_out[7]_i_17 
       (.I0(\mult_reg[1][2]_7 [3]),
        .I1(\mult_reg_n_0_[1][1][3] ),
        .O(\mult_reg[1][2][3]_1 [2]));
  (* HLUTNM = "lutpair27" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \g_out[7]_i_17__0 
       (.I0(\mult_reg[1][2]_7 [0]),
        .I1(\mult_reg[1][6]_11 [0]),
        .I2(\g_out_reg[7]_i_20_n_7 ),
        .O(\g_out[7]_i_17__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \g_out[7]_i_18 
       (.I0(\mult_reg[1][2]_7 [2]),
        .I1(\mult_reg_n_0_[1][1][2] ),
        .O(\mult_reg[1][2][3]_1 [1]));
  LUT2 #(
    .INIT(4'h8)) 
    \g_out[7]_i_19 
       (.I0(\mult_reg[1][2]_7 [1]),
        .I1(\mult_reg_n_0_[1][1][1] ),
        .O(\mult_reg[1][2][3]_1 [0]));
  LUT4 #(
    .INIT(16'h8778)) 
    \g_out[7]_i_20 
       (.I0(\mult_reg[1][2]_7 [3]),
        .I1(\mult_reg_n_0_[1][1][3] ),
        .I2(\mult_reg_n_0_[1][1][4] ),
        .I3(\mult_reg[1][2]_7 [4]),
        .O(\mult_reg[1][2][3]_0 [3]));
  LUT4 #(
    .INIT(16'h8778)) 
    \g_out[7]_i_21 
       (.I0(\mult_reg[1][2]_7 [2]),
        .I1(\mult_reg_n_0_[1][1][2] ),
        .I2(\mult_reg_n_0_[1][1][3] ),
        .I3(\mult_reg[1][2]_7 [3]),
        .O(\mult_reg[1][2][3]_0 [2]));
  (* HLUTNM = "lutpair25" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \g_out[7]_i_21__0 
       (.I0(\mult_reg_n_0_[1][1][3] ),
        .I1(\mult_reg[1][2]_7 [3]),
        .I2(\mult_reg_n_0_[1][3][3] ),
        .O(\g_out[7]_i_21__0_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \g_out[7]_i_22 
       (.I0(\mult_reg[1][2]_7 [1]),
        .I1(\mult_reg_n_0_[1][1][1] ),
        .I2(\mult_reg_n_0_[1][1][2] ),
        .I3(\mult_reg[1][2]_7 [2]),
        .O(\mult_reg[1][2][3]_0 [1]));
  (* HLUTNM = "lutpair24" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \g_out[7]_i_22__0 
       (.I0(\mult_reg_n_0_[1][1][2] ),
        .I1(\mult_reg[1][2]_7 [2]),
        .I2(\mult_reg_n_0_[1][3][2] ),
        .O(\g_out[7]_i_22__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g_out[7]_i_23 
       (.I0(\mult_reg[1][2]_7 [1]),
        .I1(\mult_reg_n_0_[1][1][1] ),
        .O(\mult_reg[1][2][3]_0 [0]));
  (* HLUTNM = "lutpair23" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \g_out[7]_i_23__0 
       (.I0(\mult_reg_n_0_[1][1][1] ),
        .I1(\mult_reg[1][2]_7 [1]),
        .I2(\mult_reg_n_0_[1][3][1] ),
        .O(\g_out[7]_i_23__0_n_0 ));
  (* HLUTNM = "lutpair26" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \g_out[7]_i_24 
       (.I0(\mult_reg_n_0_[1][1][4] ),
        .I1(\mult_reg[1][2]_7 [4]),
        .I2(\mult_reg_n_0_[1][3][4] ),
        .I3(\g_out[7]_i_21__0_n_0 ),
        .O(\g_out[7]_i_24_n_0 ));
  (* HLUTNM = "lutpair25" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \g_out[7]_i_25 
       (.I0(\mult_reg_n_0_[1][1][3] ),
        .I1(\mult_reg[1][2]_7 [3]),
        .I2(\mult_reg_n_0_[1][3][3] ),
        .I3(\g_out[7]_i_22__0_n_0 ),
        .O(\g_out[7]_i_25_n_0 ));
  (* HLUTNM = "lutpair24" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \g_out[7]_i_26 
       (.I0(\mult_reg_n_0_[1][1][2] ),
        .I1(\mult_reg[1][2]_7 [2]),
        .I2(\mult_reg_n_0_[1][3][2] ),
        .I3(\g_out[7]_i_23__0_n_0 ),
        .O(\g_out[7]_i_26_n_0 ));
  (* HLUTNM = "lutpair23" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \g_out[7]_i_27 
       (.I0(\mult_reg_n_0_[1][1][1] ),
        .I1(\mult_reg[1][2]_7 [1]),
        .I2(\mult_reg_n_0_[1][3][1] ),
        .O(\g_out[7]_i_27_n_0 ));
  (* HLUTNM = "lutpair21" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \g_out[7]_i_28 
       (.I0(\mult_reg_n_0_[1][4][3] ),
        .I1(\mult_reg[1][5][3]_0 ),
        .I2(\mult_reg[1][6]_11 [3]),
        .O(\g_out[7]_i_28_n_0 ));
  (* HLUTNM = "lutpair20" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \g_out[7]_i_29 
       (.I0(\mult_reg_n_0_[1][4][2] ),
        .I1(\mult_reg[1][5][2]_0 ),
        .I2(\mult_reg[1][6]_11 [2]),
        .O(\g_out[7]_i_29_n_0 ));
  (* HLUTNM = "lutpair33" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \g_out[7]_i_3 
       (.I0(\g_out_reg[10]_i_6_n_6 ),
        .I1(\g_out_reg[10]_i_7_n_6 ),
        .I2(\g_out_reg[10]_i_8_n_5 ),
        .O(\g_out[7]_i_3_n_0 ));
  (* HLUTNM = "lutpair19" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \g_out[7]_i_30 
       (.I0(\mult_reg[1][5][1]_0 ),
        .I1(\mult_reg[1][6]_11 [1]),
        .O(\g_out[7]_i_30_n_0 ));
  (* HLUTNM = "lutpair22" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \g_out[7]_i_31 
       (.I0(\mult_reg_n_0_[1][4][4] ),
        .I1(\mult_reg[1][5][4]_0 ),
        .I2(\mult_reg[1][6]_11 [4]),
        .I3(\g_out[7]_i_28_n_0 ),
        .O(\g_out[7]_i_31_n_0 ));
  (* HLUTNM = "lutpair21" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \g_out[7]_i_32 
       (.I0(\mult_reg_n_0_[1][4][3] ),
        .I1(\mult_reg[1][5][3]_0 ),
        .I2(\mult_reg[1][6]_11 [3]),
        .I3(\g_out[7]_i_29_n_0 ),
        .O(\g_out[7]_i_32_n_0 ));
  (* HLUTNM = "lutpair20" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \g_out[7]_i_33 
       (.I0(\mult_reg_n_0_[1][4][2] ),
        .I1(\mult_reg[1][5][2]_0 ),
        .I2(\mult_reg[1][6]_11 [2]),
        .I3(\g_out[7]_i_30_n_0 ),
        .O(\g_out[7]_i_33_n_0 ));
  (* HLUTNM = "lutpair19" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \g_out[7]_i_34 
       (.I0(\mult_reg[1][5][1]_0 ),
        .I1(\mult_reg[1][6]_11 [1]),
        .O(\g_out[7]_i_34_n_0 ));
  (* HLUTNM = "lutpair16" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \g_out[7]_i_35 
       (.I0(\mult_reg_n_0_[1][7][2] ),
        .I1(\mult_reg[1][8]_3 [2]),
        .I2(\mult_reg[1][0]_2 [2]),
        .O(\g_out[7]_i_35_n_0 ));
  (* HLUTNM = "lutpair15" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \g_out[7]_i_36 
       (.I0(\mult_reg_n_0_[1][7][1] ),
        .I1(\mult_reg[1][8]_3 [1]),
        .I2(\mult_reg[1][0]_2 [1]),
        .O(\g_out[7]_i_36_n_0 ));
  (* HLUTNM = "lutpair103" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \g_out[7]_i_37 
       (.I0(\mult_reg[1][8]_3 [0]),
        .I1(\mult_reg[1][0]_2 [0]),
        .O(\g_out[7]_i_37_n_0 ));
  (* HLUTNM = "lutpair17" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \g_out[7]_i_38 
       (.I0(\mult_reg_n_0_[1][7][3] ),
        .I1(\mult_reg[1][8]_3 [3]),
        .I2(\mult_reg[1][0]_2 [3]),
        .I3(\g_out[7]_i_35_n_0 ),
        .O(\g_out[7]_i_38_n_0 ));
  (* HLUTNM = "lutpair16" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \g_out[7]_i_39 
       (.I0(\mult_reg_n_0_[1][7][2] ),
        .I1(\mult_reg[1][8]_3 [2]),
        .I2(\mult_reg[1][0]_2 [2]),
        .I3(\g_out[7]_i_36_n_0 ),
        .O(\g_out[7]_i_39_n_0 ));
  (* HLUTNM = "lutpair32" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \g_out[7]_i_4 
       (.I0(\g_out_reg[10]_i_6_n_7 ),
        .I1(\g_out_reg[10]_i_7_n_7 ),
        .I2(\g_out_reg[10]_i_8_n_6 ),
        .O(\g_out[7]_i_4_n_0 ));
  (* HLUTNM = "lutpair15" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \g_out[7]_i_40 
       (.I0(\mult_reg_n_0_[1][7][1] ),
        .I1(\mult_reg[1][8]_3 [1]),
        .I2(\mult_reg[1][0]_2 [1]),
        .I3(\g_out[7]_i_37_n_0 ),
        .O(\g_out[7]_i_40_n_0 ));
  (* HLUTNM = "lutpair103" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \g_out[7]_i_41 
       (.I0(\mult_reg[1][8]_3 [0]),
        .I1(\mult_reg[1][0]_2 [0]),
        .O(\g_out[7]_i_41_n_0 ));
  (* HLUTNM = "lutpair31" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \g_out[7]_i_5 
       (.I0(\g_out_reg[7]_i_18_n_4 ),
        .I1(\g_out_reg[7]_i_19_n_4 ),
        .I2(\g_out_reg[10]_i_8_n_7 ),
        .O(\g_out[7]_i_5_n_0 ));
  (* HLUTNM = "lutpair30" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \g_out[7]_i_6 
       (.I0(\g_out_reg[7]_i_18_n_5 ),
        .I1(\g_out_reg[7]_i_19_n_5 ),
        .I2(\g_out_reg[7]_i_20_n_4 ),
        .O(\g_out[7]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \g_out[7]_i_7 
       (.I0(\g_out[7]_i_3_n_0 ),
        .I1(\g_out_reg[10]_i_7_n_5 ),
        .I2(\g_out_reg[10]_i_6_n_5 ),
        .I3(\g_out_reg[10]_i_8_n_0 ),
        .O(\g_out[7]_i_7_n_0 ));
  (* HLUTNM = "lutpair33" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \g_out[7]_i_8 
       (.I0(\g_out_reg[10]_i_6_n_6 ),
        .I1(\g_out_reg[10]_i_7_n_6 ),
        .I2(\g_out_reg[10]_i_8_n_5 ),
        .I3(\g_out[7]_i_4_n_0 ),
        .O(\g_out[7]_i_8_n_0 ));
  (* HLUTNM = "lutpair32" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \g_out[7]_i_9 
       (.I0(\g_out_reg[10]_i_6_n_7 ),
        .I1(\g_out_reg[10]_i_7_n_7 ),
        .I2(\g_out_reg[10]_i_8_n_6 ),
        .I3(\g_out[7]_i_5_n_0 ),
        .O(\g_out[7]_i_9_n_0 ));
  FDRE \g_out_reg[10] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\sum_out[1]_12 [10]),
        .Q(g_out[10]),
        .R(1'b0));
  CARRY4 \g_out_reg[10]_i_1 
       (.CI(\g_out_reg[7]_i_1_n_0 ),
        .CO({\NLW_g_out_reg[10]_i_1_CO_UNCONNECTED [3:2],\sum_out[1]_12 [10],\g_out_reg[10]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\g_out[10]_i_2_n_0 ,\g_out[10]_i_3_n_0 }),
        .O(\NLW_g_out_reg[10]_i_1_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\g_out[10]_i_4_n_0 ,\g_out[10]_i_5_n_0 }));
  CARRY4 \g_out_reg[10]_i_6 
       (.CI(\g_out_reg[7]_i_18_n_0 ),
        .CO({\g_out_reg[10]_i_6_n_0 ,\NLW_g_out_reg[10]_i_6_CO_UNCONNECTED [2],\g_out_reg[10]_i_6_n_2 ,\g_out_reg[10]_i_6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\g_out[10]_i_9_n_0 ,\g_out[10]_i_10_n_0 ,\g_out[10]_i_11_n_0 }),
        .O({\NLW_g_out_reg[10]_i_6_O_UNCONNECTED [3],\g_out_reg[10]_i_6_n_5 ,\g_out_reg[10]_i_6_n_6 ,\g_out_reg[10]_i_6_n_7 }),
        .S({1'b1,\g_out[10]_i_12_n_0 ,\g_out[10]_i_13_n_0 ,\g_out[10]_i_14_n_0 }));
  CARRY4 \g_out_reg[10]_i_7 
       (.CI(\g_out_reg[7]_i_19_n_0 ),
        .CO({\g_out_reg[10]_i_7_n_0 ,\NLW_g_out_reg[10]_i_7_CO_UNCONNECTED [2],\g_out_reg[10]_i_7_n_2 ,\g_out_reg[10]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\mult_reg_n_0_[1][4][7] ,\g_out[10]_i_15_n_0 ,\g_out[10]_i_16_n_0 }),
        .O({\NLW_g_out_reg[10]_i_7_O_UNCONNECTED [3],\g_out_reg[10]_i_7_n_5 ,\g_out_reg[10]_i_7_n_6 ,\g_out_reg[10]_i_7_n_7 }),
        .S({1'b1,\g_out[10]_i_17_n_0 ,\g_out[10]_i_18_n_0 ,\g_out[10]_i_19_n_0 }));
  CARRY4 \g_out_reg[10]_i_8 
       (.CI(\g_out_reg[7]_i_20_n_0 ),
        .CO({\g_out_reg[10]_i_8_n_0 ,\NLW_g_out_reg[10]_i_8_CO_UNCONNECTED [2],\g_out_reg[10]_i_8_n_2 ,\g_out_reg[10]_i_8_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\mult_reg_n_0_[1][7][6] ,\g_out[10]_i_20_n_0 ,\g_out[10]_i_21_n_0 }),
        .O({\NLW_g_out_reg[10]_i_8_O_UNCONNECTED [3],\g_out_reg[10]_i_8_n_5 ,\g_out_reg[10]_i_8_n_6 ,\g_out_reg[10]_i_8_n_7 }),
        .S({1'b1,\g_out[10]_i_22_n_0 ,\g_out[10]_i_23_n_0 ,\g_out[10]_i_24_n_0 }));
  FDRE \g_out_reg[4] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\sum_out[1]_12 [4]),
        .Q(g_out[4]),
        .R(1'b0));
  FDRE \g_out_reg[5] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\sum_out[1]_12 [5]),
        .Q(g_out[5]),
        .R(1'b0));
  FDRE \g_out_reg[6] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\sum_out[1]_12 [6]),
        .Q(g_out[6]),
        .R(1'b0));
  FDRE \g_out_reg[7] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\sum_out[1]_12 [7]),
        .Q(g_out[7]),
        .R(1'b0));
  CARRY4 \g_out_reg[7]_i_1 
       (.CI(\g_out_reg[7]_i_2_n_0 ),
        .CO({\g_out_reg[7]_i_1_n_0 ,\g_out_reg[7]_i_1_n_1 ,\g_out_reg[7]_i_1_n_2 ,\g_out_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\g_out[7]_i_3_n_0 ,\g_out[7]_i_4_n_0 ,\g_out[7]_i_5_n_0 ,\g_out[7]_i_6_n_0 }),
        .O(\sum_out[1]_12 [7:4]),
        .S({\g_out[7]_i_7_n_0 ,\g_out[7]_i_8_n_0 ,\g_out[7]_i_9_n_0 ,\g_out[7]_i_10_n_0 }));
  CARRY4 \g_out_reg[7]_i_18 
       (.CI(1'b0),
        .CO({\g_out_reg[7]_i_18_n_0 ,\g_out_reg[7]_i_18_n_1 ,\g_out_reg[7]_i_18_n_2 ,\g_out_reg[7]_i_18_n_3 }),
        .CYINIT(1'b0),
        .DI({\g_out[7]_i_21__0_n_0 ,\g_out[7]_i_22__0_n_0 ,\g_out[7]_i_23__0_n_0 ,1'b0}),
        .O({\g_out_reg[7]_i_18_n_4 ,\g_out_reg[7]_i_18_n_5 ,\g_out_reg[7]_i_18_n_6 ,\g_out_reg[7]_i_18_n_7 }),
        .S({\g_out[7]_i_24_n_0 ,\g_out[7]_i_25_n_0 ,\g_out[7]_i_26_n_0 ,\g_out[7]_i_27_n_0 }));
  CARRY4 \g_out_reg[7]_i_19 
       (.CI(1'b0),
        .CO({\g_out_reg[7]_i_19_n_0 ,\g_out_reg[7]_i_19_n_1 ,\g_out_reg[7]_i_19_n_2 ,\g_out_reg[7]_i_19_n_3 }),
        .CYINIT(1'b0),
        .DI({\g_out[7]_i_28_n_0 ,\g_out[7]_i_29_n_0 ,\g_out[7]_i_30_n_0 ,1'b0}),
        .O({\g_out_reg[7]_i_19_n_4 ,\g_out_reg[7]_i_19_n_5 ,\g_out_reg[7]_i_19_n_6 ,\g_out_reg[7]_i_19_n_7 }),
        .S({\g_out[7]_i_31_n_0 ,\g_out[7]_i_32_n_0 ,\g_out[7]_i_33_n_0 ,\g_out[7]_i_34_n_0 }));
  CARRY4 \g_out_reg[7]_i_2 
       (.CI(1'b0),
        .CO({\g_out_reg[7]_i_2_n_0 ,\g_out_reg[7]_i_2_n_1 ,\g_out_reg[7]_i_2_n_2 ,\g_out_reg[7]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\g_out[7]_i_11_n_0 ,\g_out[7]_i_12_n_0 ,\g_out[7]_i_13_n_0 ,1'b0}),
        .O(\NLW_g_out_reg[7]_i_2_O_UNCONNECTED [3:0]),
        .S({\g_out[7]_i_14_n_0 ,\g_out[7]_i_15_n_0 ,\g_out[7]_i_16_n_0 ,\g_out[7]_i_17__0_n_0 }));
  CARRY4 \g_out_reg[7]_i_20 
       (.CI(1'b0),
        .CO({\g_out_reg[7]_i_20_n_0 ,\g_out_reg[7]_i_20_n_1 ,\g_out_reg[7]_i_20_n_2 ,\g_out_reg[7]_i_20_n_3 }),
        .CYINIT(1'b0),
        .DI({\g_out[7]_i_35_n_0 ,\g_out[7]_i_36_n_0 ,\g_out[7]_i_37_n_0 ,1'b0}),
        .O({\g_out_reg[7]_i_20_n_4 ,\g_out_reg[7]_i_20_n_5 ,\g_out_reg[7]_i_20_n_6 ,\g_out_reg[7]_i_20_n_7 }),
        .S({\g_out[7]_i_38_n_0 ,\g_out[7]_i_39_n_0 ,\g_out[7]_i_40_n_0 ,\g_out[7]_i_41_n_0 }));
  FDRE \mult_reg[0][0][0] 
       (.C(i_clk),
        .CE(1'b1),
        .D(pixel_data[139]),
        .Q(\mult_reg[0][0]_4 [0]),
        .R(1'b0));
  FDRE \mult_reg[0][0][1] 
       (.C(i_clk),
        .CE(1'b1),
        .D(pixel_data[140]),
        .Q(\mult_reg[0][0]_4 [1]),
        .R(1'b0));
  FDRE \mult_reg[0][0][2] 
       (.C(i_clk),
        .CE(1'b1),
        .D(pixel_data[141]),
        .Q(\mult_reg[0][0]_4 [2]),
        .R(1'b0));
  FDRE \mult_reg[0][0][3] 
       (.C(i_clk),
        .CE(1'b1),
        .D(pixel_data[142]),
        .Q(\mult_reg[0][0]_4 [3]),
        .R(1'b0));
  FDRE \mult_reg[0][0][4] 
       (.C(i_clk),
        .CE(1'b1),
        .D(pixel_data[143]),
        .Q(\mult_reg[0][0]_4 [4]),
        .R(1'b0));
  FDRE \mult_reg[0][1][1] 
       (.C(i_clk),
        .CE(1'b1),
        .D(pixel_data[123]),
        .Q(\mult_reg_n_0_[0][1][1] ),
        .R(1'b0));
  FDRE \mult_reg[0][1][2] 
       (.C(i_clk),
        .CE(1'b1),
        .D(pixel_data[124]),
        .Q(\mult_reg_n_0_[0][1][2] ),
        .R(1'b0));
  FDRE \mult_reg[0][1][3] 
       (.C(i_clk),
        .CE(1'b1),
        .D(pixel_data[125]),
        .Q(\mult_reg_n_0_[0][1][3] ),
        .R(1'b0));
  FDRE \mult_reg[0][1][4] 
       (.C(i_clk),
        .CE(1'b1),
        .D(pixel_data[126]),
        .Q(\mult_reg_n_0_[0][1][4] ),
        .R(1'b0));
  FDRE \mult_reg[0][1][5] 
       (.C(i_clk),
        .CE(1'b1),
        .D(pixel_data[127]),
        .Q(\mult_reg[0][1][5]_0 ),
        .R(1'b0));
  FDRE \mult_reg[0][2][0] 
       (.C(i_clk),
        .CE(1'b1),
        .D(pixel_data[107]),
        .Q(\mult_reg[0][2]_8 [0]),
        .R(1'b0));
  FDRE \mult_reg[0][2][1] 
       (.C(i_clk),
        .CE(1'b1),
        .D(pixel_data[108]),
        .Q(\mult_reg[0][2]_8 [1]),
        .R(1'b0));
  FDRE \mult_reg[0][2][2] 
       (.C(i_clk),
        .CE(1'b1),
        .D(pixel_data[109]),
        .Q(\mult_reg[0][2]_8 [2]),
        .R(1'b0));
  FDRE \mult_reg[0][2][3] 
       (.C(i_clk),
        .CE(1'b1),
        .D(pixel_data[110]),
        .Q(\mult_reg[0][2]_8 [3]),
        .R(1'b0));
  FDRE \mult_reg[0][2][4] 
       (.C(i_clk),
        .CE(1'b1),
        .D(pixel_data[111]),
        .Q(\mult_reg[0][2]_8 [4]),
        .R(1'b0));
  FDRE \mult_reg[0][3][1] 
       (.C(i_clk),
        .CE(1'b1),
        .D(pixel_data[91]),
        .Q(\mult_reg_n_0_[0][3][1] ),
        .R(1'b0));
  FDRE \mult_reg[0][3][2] 
       (.C(i_clk),
        .CE(1'b1),
        .D(pixel_data[92]),
        .Q(\mult_reg_n_0_[0][3][2] ),
        .R(1'b0));
  FDRE \mult_reg[0][3][3] 
       (.C(i_clk),
        .CE(1'b1),
        .D(pixel_data[93]),
        .Q(\mult_reg_n_0_[0][3][3] ),
        .R(1'b0));
  FDRE \mult_reg[0][3][4] 
       (.C(i_clk),
        .CE(1'b1),
        .D(pixel_data[94]),
        .Q(\mult_reg_n_0_[0][3][4] ),
        .R(1'b0));
  FDRE \mult_reg[0][3][5] 
       (.C(i_clk),
        .CE(1'b1),
        .D(pixel_data[95]),
        .Q(\mult_reg_n_0_[0][3][5] ),
        .R(1'b0));
  FDRE \mult_reg[0][4][2] 
       (.C(i_clk),
        .CE(1'b1),
        .D(pixel_data[75]),
        .Q(\mult_reg_n_0_[0][4][2] ),
        .R(1'b0));
  FDRE \mult_reg[0][4][3] 
       (.C(i_clk),
        .CE(1'b1),
        .D(pixel_data[76]),
        .Q(\mult_reg_n_0_[0][4][3] ),
        .R(1'b0));
  FDRE \mult_reg[0][4][4] 
       (.C(i_clk),
        .CE(1'b1),
        .D(pixel_data[77]),
        .Q(\mult_reg_n_0_[0][4][4] ),
        .R(1'b0));
  FDRE \mult_reg[0][4][5] 
       (.C(i_clk),
        .CE(1'b1),
        .D(pixel_data[78]),
        .Q(\mult_reg_n_0_[0][4][5] ),
        .R(1'b0));
  FDRE \mult_reg[0][4][6] 
       (.C(i_clk),
        .CE(1'b1),
        .D(pixel_data[79]),
        .Q(\mult_reg_n_0_[0][4][6] ),
        .R(1'b0));
  FDRE \mult_reg[0][5][1] 
       (.C(i_clk),
        .CE(1'b1),
        .D(pixel_data[59]),
        .Q(\mult_reg[0][5][1]_0 ),
        .R(1'b0));
  FDRE \mult_reg[0][5][2] 
       (.C(i_clk),
        .CE(1'b1),
        .D(pixel_data[60]),
        .Q(\mult_reg[0][5][2]_0 ),
        .R(1'b0));
  FDRE \mult_reg[0][5][3] 
       (.C(i_clk),
        .CE(1'b1),
        .D(pixel_data[61]),
        .Q(\mult_reg[0][5][3]_0 ),
        .R(1'b0));
  FDRE \mult_reg[0][5][4] 
       (.C(i_clk),
        .CE(1'b1),
        .D(pixel_data[62]),
        .Q(\mult_reg[0][5][4]_0 ),
        .R(1'b0));
  FDRE \mult_reg[0][5][5] 
       (.C(i_clk),
        .CE(1'b1),
        .D(pixel_data[63]),
        .Q(\mult_reg[0][5][5]_0 ),
        .R(1'b0));
  FDRE \mult_reg[0][6][0] 
       (.C(i_clk),
        .CE(1'b1),
        .D(pixel_data[43]),
        .Q(\mult_reg[0][6]_13 [0]),
        .R(1'b0));
  FDRE \mult_reg[0][6][1] 
       (.C(i_clk),
        .CE(1'b1),
        .D(pixel_data[44]),
        .Q(\mult_reg[0][6]_13 [1]),
        .R(1'b0));
  FDRE \mult_reg[0][6][2] 
       (.C(i_clk),
        .CE(1'b1),
        .D(pixel_data[45]),
        .Q(\mult_reg[0][6]_13 [2]),
        .R(1'b0));
  FDRE \mult_reg[0][6][3] 
       (.C(i_clk),
        .CE(1'b1),
        .D(pixel_data[46]),
        .Q(\mult_reg[0][6]_13 [3]),
        .R(1'b0));
  FDRE \mult_reg[0][6][4] 
       (.C(i_clk),
        .CE(1'b1),
        .D(pixel_data[47]),
        .Q(\mult_reg[0][6]_13 [4]),
        .R(1'b0));
  FDRE \mult_reg[0][7][1] 
       (.C(i_clk),
        .CE(1'b1),
        .D(pixel_data[27]),
        .Q(\mult_reg_n_0_[0][7][1] ),
        .R(1'b0));
  FDRE \mult_reg[0][7][2] 
       (.C(i_clk),
        .CE(1'b1),
        .D(pixel_data[28]),
        .Q(\mult_reg_n_0_[0][7][2] ),
        .R(1'b0));
  FDRE \mult_reg[0][7][3] 
       (.C(i_clk),
        .CE(1'b1),
        .D(pixel_data[29]),
        .Q(\mult_reg_n_0_[0][7][3] ),
        .R(1'b0));
  FDRE \mult_reg[0][7][4] 
       (.C(i_clk),
        .CE(1'b1),
        .D(pixel_data[30]),
        .Q(\mult_reg_n_0_[0][7][4] ),
        .R(1'b0));
  FDRE \mult_reg[0][7][5] 
       (.C(i_clk),
        .CE(1'b1),
        .D(pixel_data[31]),
        .Q(\mult_reg_n_0_[0][7][5] ),
        .R(1'b0));
  FDRE \mult_reg[0][8][0] 
       (.C(i_clk),
        .CE(1'b1),
        .D(pixel_data[11]),
        .Q(\mult_reg[0][8]_5 [0]),
        .R(1'b0));
  FDRE \mult_reg[0][8][1] 
       (.C(i_clk),
        .CE(1'b1),
        .D(pixel_data[12]),
        .Q(\mult_reg[0][8]_5 [1]),
        .R(1'b0));
  FDRE \mult_reg[0][8][2] 
       (.C(i_clk),
        .CE(1'b1),
        .D(pixel_data[13]),
        .Q(\mult_reg[0][8]_5 [2]),
        .R(1'b0));
  FDRE \mult_reg[0][8][3] 
       (.C(i_clk),
        .CE(1'b1),
        .D(pixel_data[14]),
        .Q(\mult_reg[0][8]_5 [3]),
        .R(1'b0));
  FDRE \mult_reg[0][8][4] 
       (.C(i_clk),
        .CE(1'b1),
        .D(pixel_data[15]),
        .Q(\mult_reg[0][8]_5 [4]),
        .R(1'b0));
  FDRE \mult_reg[1][0][0] 
       (.C(i_clk),
        .CE(1'b1),
        .D(pixel_data[133]),
        .Q(\mult_reg[1][0]_2 [0]),
        .R(1'b0));
  FDRE \mult_reg[1][0][1] 
       (.C(i_clk),
        .CE(1'b1),
        .D(pixel_data[134]),
        .Q(\mult_reg[1][0]_2 [1]),
        .R(1'b0));
  FDRE \mult_reg[1][0][2] 
       (.C(i_clk),
        .CE(1'b1),
        .D(pixel_data[135]),
        .Q(\mult_reg[1][0]_2 [2]),
        .R(1'b0));
  FDRE \mult_reg[1][0][3] 
       (.C(i_clk),
        .CE(1'b1),
        .D(pixel_data[136]),
        .Q(\mult_reg[1][0]_2 [3]),
        .R(1'b0));
  FDRE \mult_reg[1][0][4] 
       (.C(i_clk),
        .CE(1'b1),
        .D(pixel_data[137]),
        .Q(\mult_reg[1][0]_2 [4]),
        .R(1'b0));
  FDRE \mult_reg[1][0][5] 
       (.C(i_clk),
        .CE(1'b1),
        .D(pixel_data[138]),
        .Q(\mult_reg[1][0]_2 [5]),
        .R(1'b0));
  FDRE \mult_reg[1][1][1] 
       (.C(i_clk),
        .CE(1'b1),
        .D(pixel_data[117]),
        .Q(\mult_reg_n_0_[1][1][1] ),
        .R(1'b0));
  FDRE \mult_reg[1][1][2] 
       (.C(i_clk),
        .CE(1'b1),
        .D(pixel_data[118]),
        .Q(\mult_reg_n_0_[1][1][2] ),
        .R(1'b0));
  FDRE \mult_reg[1][1][3] 
       (.C(i_clk),
        .CE(1'b1),
        .D(pixel_data[119]),
        .Q(\mult_reg_n_0_[1][1][3] ),
        .R(1'b0));
  FDRE \mult_reg[1][1][4] 
       (.C(i_clk),
        .CE(1'b1),
        .D(pixel_data[120]),
        .Q(\mult_reg_n_0_[1][1][4] ),
        .R(1'b0));
  FDRE \mult_reg[1][1][5] 
       (.C(i_clk),
        .CE(1'b1),
        .D(pixel_data[121]),
        .Q(\mult_reg_n_0_[1][1][5] ),
        .R(1'b0));
  FDRE \mult_reg[1][1][6] 
       (.C(i_clk),
        .CE(1'b1),
        .D(pixel_data[122]),
        .Q(\mult_reg[1][1][6]_0 ),
        .R(1'b0));
  FDRE \mult_reg[1][2][0] 
       (.C(i_clk),
        .CE(1'b1),
        .D(pixel_data[101]),
        .Q(\mult_reg[1][2]_7 [0]),
        .R(1'b0));
  FDRE \mult_reg[1][2][1] 
       (.C(i_clk),
        .CE(1'b1),
        .D(pixel_data[102]),
        .Q(\mult_reg[1][2]_7 [1]),
        .R(1'b0));
  FDRE \mult_reg[1][2][2] 
       (.C(i_clk),
        .CE(1'b1),
        .D(pixel_data[103]),
        .Q(\mult_reg[1][2]_7 [2]),
        .R(1'b0));
  FDRE \mult_reg[1][2][3] 
       (.C(i_clk),
        .CE(1'b1),
        .D(pixel_data[104]),
        .Q(\mult_reg[1][2]_7 [3]),
        .R(1'b0));
  FDRE \mult_reg[1][2][4] 
       (.C(i_clk),
        .CE(1'b1),
        .D(pixel_data[105]),
        .Q(\mult_reg[1][2]_7 [4]),
        .R(1'b0));
  FDRE \mult_reg[1][2][5] 
       (.C(i_clk),
        .CE(1'b1),
        .D(pixel_data[106]),
        .Q(\mult_reg[1][2]_7 [5]),
        .R(1'b0));
  FDRE \mult_reg[1][3][1] 
       (.C(i_clk),
        .CE(1'b1),
        .D(pixel_data[85]),
        .Q(\mult_reg_n_0_[1][3][1] ),
        .R(1'b0));
  FDRE \mult_reg[1][3][2] 
       (.C(i_clk),
        .CE(1'b1),
        .D(pixel_data[86]),
        .Q(\mult_reg_n_0_[1][3][2] ),
        .R(1'b0));
  FDRE \mult_reg[1][3][3] 
       (.C(i_clk),
        .CE(1'b1),
        .D(pixel_data[87]),
        .Q(\mult_reg_n_0_[1][3][3] ),
        .R(1'b0));
  FDRE \mult_reg[1][3][4] 
       (.C(i_clk),
        .CE(1'b1),
        .D(pixel_data[88]),
        .Q(\mult_reg_n_0_[1][3][4] ),
        .R(1'b0));
  FDRE \mult_reg[1][3][5] 
       (.C(i_clk),
        .CE(1'b1),
        .D(pixel_data[89]),
        .Q(\mult_reg_n_0_[1][3][5] ),
        .R(1'b0));
  FDRE \mult_reg[1][3][6] 
       (.C(i_clk),
        .CE(1'b1),
        .D(pixel_data[90]),
        .Q(\mult_reg_n_0_[1][3][6] ),
        .R(1'b0));
  FDRE \mult_reg[1][4][2] 
       (.C(i_clk),
        .CE(1'b1),
        .D(pixel_data[69]),
        .Q(\mult_reg_n_0_[1][4][2] ),
        .R(1'b0));
  FDRE \mult_reg[1][4][3] 
       (.C(i_clk),
        .CE(1'b1),
        .D(pixel_data[70]),
        .Q(\mult_reg_n_0_[1][4][3] ),
        .R(1'b0));
  FDRE \mult_reg[1][4][4] 
       (.C(i_clk),
        .CE(1'b1),
        .D(pixel_data[71]),
        .Q(\mult_reg_n_0_[1][4][4] ),
        .R(1'b0));
  FDRE \mult_reg[1][4][5] 
       (.C(i_clk),
        .CE(1'b1),
        .D(pixel_data[72]),
        .Q(\mult_reg_n_0_[1][4][5] ),
        .R(1'b0));
  FDRE \mult_reg[1][4][6] 
       (.C(i_clk),
        .CE(1'b1),
        .D(pixel_data[73]),
        .Q(\mult_reg_n_0_[1][4][6] ),
        .R(1'b0));
  FDRE \mult_reg[1][4][7] 
       (.C(i_clk),
        .CE(1'b1),
        .D(pixel_data[74]),
        .Q(\mult_reg_n_0_[1][4][7] ),
        .R(1'b0));
  FDRE \mult_reg[1][5][1] 
       (.C(i_clk),
        .CE(1'b1),
        .D(pixel_data[53]),
        .Q(\mult_reg[1][5][1]_0 ),
        .R(1'b0));
  FDRE \mult_reg[1][5][2] 
       (.C(i_clk),
        .CE(1'b1),
        .D(pixel_data[54]),
        .Q(\mult_reg[1][5][2]_0 ),
        .R(1'b0));
  FDRE \mult_reg[1][5][3] 
       (.C(i_clk),
        .CE(1'b1),
        .D(pixel_data[55]),
        .Q(\mult_reg[1][5][3]_0 ),
        .R(1'b0));
  FDRE \mult_reg[1][5][4] 
       (.C(i_clk),
        .CE(1'b1),
        .D(pixel_data[56]),
        .Q(\mult_reg[1][5][4]_0 ),
        .R(1'b0));
  FDRE \mult_reg[1][5][5] 
       (.C(i_clk),
        .CE(1'b1),
        .D(pixel_data[57]),
        .Q(\mult_reg[1][5][5]_0 ),
        .R(1'b0));
  FDRE \mult_reg[1][5][6] 
       (.C(i_clk),
        .CE(1'b1),
        .D(pixel_data[58]),
        .Q(\mult_reg[1][5][6]_0 ),
        .R(1'b0));
  FDRE \mult_reg[1][6][0] 
       (.C(i_clk),
        .CE(1'b1),
        .D(pixel_data[37]),
        .Q(\mult_reg[1][6]_11 [0]),
        .R(1'b0));
  FDRE \mult_reg[1][6][1] 
       (.C(i_clk),
        .CE(1'b1),
        .D(pixel_data[38]),
        .Q(\mult_reg[1][6]_11 [1]),
        .R(1'b0));
  FDRE \mult_reg[1][6][2] 
       (.C(i_clk),
        .CE(1'b1),
        .D(pixel_data[39]),
        .Q(\mult_reg[1][6]_11 [2]),
        .R(1'b0));
  FDRE \mult_reg[1][6][3] 
       (.C(i_clk),
        .CE(1'b1),
        .D(pixel_data[40]),
        .Q(\mult_reg[1][6]_11 [3]),
        .R(1'b0));
  FDRE \mult_reg[1][6][4] 
       (.C(i_clk),
        .CE(1'b1),
        .D(pixel_data[41]),
        .Q(\mult_reg[1][6]_11 [4]),
        .R(1'b0));
  FDRE \mult_reg[1][6][5] 
       (.C(i_clk),
        .CE(1'b1),
        .D(pixel_data[42]),
        .Q(\mult_reg[1][6]_11 [5]),
        .R(1'b0));
  FDRE \mult_reg[1][7][1] 
       (.C(i_clk),
        .CE(1'b1),
        .D(pixel_data[21]),
        .Q(\mult_reg_n_0_[1][7][1] ),
        .R(1'b0));
  FDRE \mult_reg[1][7][2] 
       (.C(i_clk),
        .CE(1'b1),
        .D(pixel_data[22]),
        .Q(\mult_reg_n_0_[1][7][2] ),
        .R(1'b0));
  FDRE \mult_reg[1][7][3] 
       (.C(i_clk),
        .CE(1'b1),
        .D(pixel_data[23]),
        .Q(\mult_reg_n_0_[1][7][3] ),
        .R(1'b0));
  FDRE \mult_reg[1][7][4] 
       (.C(i_clk),
        .CE(1'b1),
        .D(pixel_data[24]),
        .Q(\mult_reg_n_0_[1][7][4] ),
        .R(1'b0));
  FDRE \mult_reg[1][7][5] 
       (.C(i_clk),
        .CE(1'b1),
        .D(pixel_data[25]),
        .Q(\mult_reg_n_0_[1][7][5] ),
        .R(1'b0));
  FDRE \mult_reg[1][7][6] 
       (.C(i_clk),
        .CE(1'b1),
        .D(pixel_data[26]),
        .Q(\mult_reg_n_0_[1][7][6] ),
        .R(1'b0));
  FDRE \mult_reg[1][8][0] 
       (.C(i_clk),
        .CE(1'b1),
        .D(pixel_data[5]),
        .Q(\mult_reg[1][8]_3 [0]),
        .R(1'b0));
  FDRE \mult_reg[1][8][1] 
       (.C(i_clk),
        .CE(1'b1),
        .D(pixel_data[6]),
        .Q(\mult_reg[1][8]_3 [1]),
        .R(1'b0));
  FDRE \mult_reg[1][8][2] 
       (.C(i_clk),
        .CE(1'b1),
        .D(pixel_data[7]),
        .Q(\mult_reg[1][8]_3 [2]),
        .R(1'b0));
  FDRE \mult_reg[1][8][3] 
       (.C(i_clk),
        .CE(1'b1),
        .D(pixel_data[8]),
        .Q(\mult_reg[1][8]_3 [3]),
        .R(1'b0));
  FDRE \mult_reg[1][8][4] 
       (.C(i_clk),
        .CE(1'b1),
        .D(pixel_data[9]),
        .Q(\mult_reg[1][8]_3 [4]),
        .R(1'b0));
  FDRE \mult_reg[1][8][5] 
       (.C(i_clk),
        .CE(1'b1),
        .D(pixel_data[10]),
        .Q(\mult_reg[1][8]_3 [5]),
        .R(1'b0));
  FDRE \mult_reg[2][0][0] 
       (.C(i_clk),
        .CE(1'b1),
        .D(pixel_data[128]),
        .Q(\mult_reg[2][0]_0 [0]),
        .R(1'b0));
  FDRE \mult_reg[2][0][1] 
       (.C(i_clk),
        .CE(1'b1),
        .D(pixel_data[129]),
        .Q(\mult_reg[2][0]_0 [1]),
        .R(1'b0));
  FDRE \mult_reg[2][0][2] 
       (.C(i_clk),
        .CE(1'b1),
        .D(pixel_data[130]),
        .Q(\mult_reg[2][0]_0 [2]),
        .R(1'b0));
  FDRE \mult_reg[2][0][3] 
       (.C(i_clk),
        .CE(1'b1),
        .D(pixel_data[131]),
        .Q(\mult_reg[2][0]_0 [3]),
        .R(1'b0));
  FDRE \mult_reg[2][0][4] 
       (.C(i_clk),
        .CE(1'b1),
        .D(pixel_data[132]),
        .Q(\mult_reg[2][0]_0 [4]),
        .R(1'b0));
  FDRE \mult_reg[2][1][1] 
       (.C(i_clk),
        .CE(1'b1),
        .D(pixel_data[112]),
        .Q(\mult_reg_n_0_[2][1][1] ),
        .R(1'b0));
  FDRE \mult_reg[2][1][2] 
       (.C(i_clk),
        .CE(1'b1),
        .D(pixel_data[113]),
        .Q(\mult_reg_n_0_[2][1][2] ),
        .R(1'b0));
  FDRE \mult_reg[2][1][3] 
       (.C(i_clk),
        .CE(1'b1),
        .D(pixel_data[114]),
        .Q(\mult_reg_n_0_[2][1][3] ),
        .R(1'b0));
  FDRE \mult_reg[2][1][4] 
       (.C(i_clk),
        .CE(1'b1),
        .D(pixel_data[115]),
        .Q(\mult_reg_n_0_[2][1][4] ),
        .R(1'b0));
  FDRE \mult_reg[2][1][5] 
       (.C(i_clk),
        .CE(1'b1),
        .D(pixel_data[116]),
        .Q(\mult_reg[2][1][5]_0 ),
        .R(1'b0));
  FDRE \mult_reg[2][2][0] 
       (.C(i_clk),
        .CE(1'b1),
        .D(pixel_data[96]),
        .Q(\mult_reg[2][2]_6 [0]),
        .R(1'b0));
  FDRE \mult_reg[2][2][1] 
       (.C(i_clk),
        .CE(1'b1),
        .D(pixel_data[97]),
        .Q(\mult_reg[2][2]_6 [1]),
        .R(1'b0));
  FDRE \mult_reg[2][2][2] 
       (.C(i_clk),
        .CE(1'b1),
        .D(pixel_data[98]),
        .Q(\mult_reg[2][2]_6 [2]),
        .R(1'b0));
  FDRE \mult_reg[2][2][3] 
       (.C(i_clk),
        .CE(1'b1),
        .D(pixel_data[99]),
        .Q(\mult_reg[2][2]_6 [3]),
        .R(1'b0));
  FDRE \mult_reg[2][2][4] 
       (.C(i_clk),
        .CE(1'b1),
        .D(pixel_data[100]),
        .Q(\mult_reg[2][2]_6 [4]),
        .R(1'b0));
  FDRE \mult_reg[2][3][1] 
       (.C(i_clk),
        .CE(1'b1),
        .D(pixel_data[80]),
        .Q(\mult_reg_n_0_[2][3][1] ),
        .R(1'b0));
  FDRE \mult_reg[2][3][2] 
       (.C(i_clk),
        .CE(1'b1),
        .D(pixel_data[81]),
        .Q(\mult_reg_n_0_[2][3][2] ),
        .R(1'b0));
  FDRE \mult_reg[2][3][3] 
       (.C(i_clk),
        .CE(1'b1),
        .D(pixel_data[82]),
        .Q(\mult_reg_n_0_[2][3][3] ),
        .R(1'b0));
  FDRE \mult_reg[2][3][4] 
       (.C(i_clk),
        .CE(1'b1),
        .D(pixel_data[83]),
        .Q(\mult_reg_n_0_[2][3][4] ),
        .R(1'b0));
  FDRE \mult_reg[2][3][5] 
       (.C(i_clk),
        .CE(1'b1),
        .D(pixel_data[84]),
        .Q(\mult_reg_n_0_[2][3][5] ),
        .R(1'b0));
  FDRE \mult_reg[2][4][2] 
       (.C(i_clk),
        .CE(1'b1),
        .D(pixel_data[64]),
        .Q(\mult_reg_n_0_[2][4][2] ),
        .R(1'b0));
  FDRE \mult_reg[2][4][3] 
       (.C(i_clk),
        .CE(1'b1),
        .D(pixel_data[65]),
        .Q(\mult_reg_n_0_[2][4][3] ),
        .R(1'b0));
  FDRE \mult_reg[2][4][4] 
       (.C(i_clk),
        .CE(1'b1),
        .D(pixel_data[66]),
        .Q(\mult_reg_n_0_[2][4][4] ),
        .R(1'b0));
  FDRE \mult_reg[2][4][5] 
       (.C(i_clk),
        .CE(1'b1),
        .D(pixel_data[67]),
        .Q(\mult_reg_n_0_[2][4][5] ),
        .R(1'b0));
  FDRE \mult_reg[2][4][6] 
       (.C(i_clk),
        .CE(1'b1),
        .D(pixel_data[68]),
        .Q(\mult_reg_n_0_[2][4][6] ),
        .R(1'b0));
  FDRE \mult_reg[2][5][1] 
       (.C(i_clk),
        .CE(1'b1),
        .D(pixel_data[48]),
        .Q(\mult_reg[2][5][1]_0 ),
        .R(1'b0));
  FDRE \mult_reg[2][5][2] 
       (.C(i_clk),
        .CE(1'b1),
        .D(pixel_data[49]),
        .Q(\mult_reg[2][5][2]_0 ),
        .R(1'b0));
  FDRE \mult_reg[2][5][3] 
       (.C(i_clk),
        .CE(1'b1),
        .D(pixel_data[50]),
        .Q(\mult_reg[2][5][3]_0 ),
        .R(1'b0));
  FDRE \mult_reg[2][5][4] 
       (.C(i_clk),
        .CE(1'b1),
        .D(pixel_data[51]),
        .Q(\mult_reg[2][5][4]_0 ),
        .R(1'b0));
  FDRE \mult_reg[2][5][5] 
       (.C(i_clk),
        .CE(1'b1),
        .D(pixel_data[52]),
        .Q(\mult_reg[2][5][5]_0 ),
        .R(1'b0));
  FDRE \mult_reg[2][6][0] 
       (.C(i_clk),
        .CE(1'b1),
        .D(pixel_data[32]),
        .Q(\mult_reg[2][6]_9 [0]),
        .R(1'b0));
  FDRE \mult_reg[2][6][1] 
       (.C(i_clk),
        .CE(1'b1),
        .D(pixel_data[33]),
        .Q(\mult_reg[2][6]_9 [1]),
        .R(1'b0));
  FDRE \mult_reg[2][6][2] 
       (.C(i_clk),
        .CE(1'b1),
        .D(pixel_data[34]),
        .Q(\mult_reg[2][6]_9 [2]),
        .R(1'b0));
  FDRE \mult_reg[2][6][3] 
       (.C(i_clk),
        .CE(1'b1),
        .D(pixel_data[35]),
        .Q(\mult_reg[2][6]_9 [3]),
        .R(1'b0));
  FDRE \mult_reg[2][6][4] 
       (.C(i_clk),
        .CE(1'b1),
        .D(pixel_data[36]),
        .Q(\mult_reg[2][6]_9 [4]),
        .R(1'b0));
  FDRE \mult_reg[2][7][1] 
       (.C(i_clk),
        .CE(1'b1),
        .D(pixel_data[16]),
        .Q(\mult_reg_n_0_[2][7][1] ),
        .R(1'b0));
  FDRE \mult_reg[2][7][2] 
       (.C(i_clk),
        .CE(1'b1),
        .D(pixel_data[17]),
        .Q(\mult_reg_n_0_[2][7][2] ),
        .R(1'b0));
  FDRE \mult_reg[2][7][3] 
       (.C(i_clk),
        .CE(1'b1),
        .D(pixel_data[18]),
        .Q(\mult_reg_n_0_[2][7][3] ),
        .R(1'b0));
  FDRE \mult_reg[2][7][4] 
       (.C(i_clk),
        .CE(1'b1),
        .D(pixel_data[19]),
        .Q(\mult_reg_n_0_[2][7][4] ),
        .R(1'b0));
  FDRE \mult_reg[2][7][5] 
       (.C(i_clk),
        .CE(1'b1),
        .D(pixel_data[20]),
        .Q(\mult_reg_n_0_[2][7][5] ),
        .R(1'b0));
  FDRE \mult_reg[2][8][0] 
       (.C(i_clk),
        .CE(1'b1),
        .D(pixel_data[0]),
        .Q(\mult_reg[2][8]_1 [0]),
        .R(1'b0));
  FDRE \mult_reg[2][8][1] 
       (.C(i_clk),
        .CE(1'b1),
        .D(pixel_data[1]),
        .Q(\mult_reg[2][8]_1 [1]),
        .R(1'b0));
  FDRE \mult_reg[2][8][2] 
       (.C(i_clk),
        .CE(1'b1),
        .D(pixel_data[2]),
        .Q(\mult_reg[2][8]_1 [2]),
        .R(1'b0));
  FDRE \mult_reg[2][8][3] 
       (.C(i_clk),
        .CE(1'b1),
        .D(pixel_data[3]),
        .Q(\mult_reg[2][8]_1 [3]),
        .R(1'b0));
  FDRE \mult_reg[2][8][4] 
       (.C(i_clk),
        .CE(1'b1),
        .D(pixel_data[4]),
        .Q(\mult_reg[2][8]_1 [4]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h0000E200)) 
    \o_data[0]_INST_0 
       (.I0(gaussian_out[0]),
        .I1(filter_sel[0]),
        .I2(Q[0]),
        .I3(filter_sel[1]),
        .I4(filter_sel[2]),
        .O(o_data[0]));
  LUT5 #(
    .INIT(32'h0000E200)) 
    \o_data[10]_INST_0 
       (.I0(gaussian_out[13]),
        .I1(filter_sel[0]),
        .I2(Q[2]),
        .I3(filter_sel[1]),
        .I4(filter_sel[2]),
        .O(o_data[10]));
  LUT5 #(
    .INIT(32'h0000E200)) 
    \o_data[11]_INST_0 
       (.I0(gaussian_out[14]),
        .I1(filter_sel[0]),
        .I2(Q[2]),
        .I3(filter_sel[1]),
        .I4(filter_sel[2]),
        .O(o_data[11]));
  LUT5 #(
    .INIT(32'h0000E200)) 
    \o_data[1]_INST_0 
       (.I0(gaussian_out[1]),
        .I1(filter_sel[0]),
        .I2(Q[0]),
        .I3(filter_sel[1]),
        .I4(filter_sel[2]),
        .O(o_data[1]));
  LUT5 #(
    .INIT(32'h0000E200)) 
    \o_data[2]_INST_0 
       (.I0(gaussian_out[2]),
        .I1(filter_sel[0]),
        .I2(Q[0]),
        .I3(filter_sel[1]),
        .I4(filter_sel[2]),
        .O(o_data[2]));
  LUT5 #(
    .INIT(32'h0000E200)) 
    \o_data[3]_INST_0 
       (.I0(gaussian_out[3]),
        .I1(filter_sel[0]),
        .I2(Q[0]),
        .I3(filter_sel[1]),
        .I4(filter_sel[2]),
        .O(o_data[3]));
  LUT5 #(
    .INIT(32'h0000E200)) 
    \o_data[4]_INST_0 
       (.I0(gaussian_out[5]),
        .I1(filter_sel[0]),
        .I2(Q[1]),
        .I3(filter_sel[1]),
        .I4(filter_sel[2]),
        .O(o_data[4]));
  LUT5 #(
    .INIT(32'h0000E200)) 
    \o_data[5]_INST_0 
       (.I0(gaussian_out[6]),
        .I1(filter_sel[0]),
        .I2(Q[1]),
        .I3(filter_sel[1]),
        .I4(filter_sel[2]),
        .O(o_data[5]));
  LUT5 #(
    .INIT(32'h0000E200)) 
    \o_data[6]_INST_0 
       (.I0(gaussian_out[7]),
        .I1(filter_sel[0]),
        .I2(Q[1]),
        .I3(filter_sel[1]),
        .I4(filter_sel[2]),
        .O(o_data[6]));
  LUT5 #(
    .INIT(32'h0000E200)) 
    \o_data[7]_INST_0 
       (.I0(gaussian_out[8]),
        .I1(filter_sel[0]),
        .I2(Q[1]),
        .I3(filter_sel[1]),
        .I4(filter_sel[2]),
        .O(o_data[7]));
  LUT5 #(
    .INIT(32'h0000E200)) 
    \o_data[8]_INST_0 
       (.I0(gaussian_out[11]),
        .I1(filter_sel[0]),
        .I2(Q[2]),
        .I3(filter_sel[1]),
        .I4(filter_sel[2]),
        .O(o_data[8]));
  LUT5 #(
    .INIT(32'h0000E200)) 
    \o_data[9]_INST_0 
       (.I0(gaussian_out[12]),
        .I1(filter_sel[0]),
        .I2(Q[2]),
        .I3(filter_sel[1]),
        .I4(filter_sel[2]),
        .O(o_data[9]));
  LUT3 #(
    .INIT(8'h08)) 
    o_data_valid_INST_0
       (.I0(gaussian_we),
        .I1(filter_sel[1]),
        .I2(filter_sel[2]),
        .O(o_data_valid));
  LUT5 #(
    .INIT(32'h0000E200)) 
    \o_waddr[0]_INST_0 
       (.I0(gaussian_addr[0]),
        .I1(filter_sel[0]),
        .I2(sel0[0]),
        .I3(filter_sel[1]),
        .I4(filter_sel[2]),
        .O(o_waddr[0]));
  LUT5 #(
    .INIT(32'h0000E200)) 
    \o_waddr[10]_INST_0 
       (.I0(gaussian_addr[10]),
        .I1(filter_sel[0]),
        .I2(sel0[10]),
        .I3(filter_sel[1]),
        .I4(filter_sel[2]),
        .O(o_waddr[10]));
  LUT5 #(
    .INIT(32'h0000E200)) 
    \o_waddr[11]_INST_0 
       (.I0(gaussian_addr[11]),
        .I1(filter_sel[0]),
        .I2(sel0[11]),
        .I3(filter_sel[1]),
        .I4(filter_sel[2]),
        .O(o_waddr[11]));
  LUT5 #(
    .INIT(32'h0000E200)) 
    \o_waddr[12]_INST_0 
       (.I0(gaussian_addr[12]),
        .I1(filter_sel[0]),
        .I2(sel0[12]),
        .I3(filter_sel[1]),
        .I4(filter_sel[2]),
        .O(o_waddr[12]));
  LUT5 #(
    .INIT(32'h0000E200)) 
    \o_waddr[13]_INST_0 
       (.I0(gaussian_addr[13]),
        .I1(filter_sel[0]),
        .I2(sel0[13]),
        .I3(filter_sel[1]),
        .I4(filter_sel[2]),
        .O(o_waddr[13]));
  LUT5 #(
    .INIT(32'h0000E200)) 
    \o_waddr[14]_INST_0 
       (.I0(gaussian_addr[14]),
        .I1(filter_sel[0]),
        .I2(sel0[14]),
        .I3(filter_sel[1]),
        .I4(filter_sel[2]),
        .O(o_waddr[14]));
  LUT5 #(
    .INIT(32'h0000E200)) 
    \o_waddr[15]_INST_0 
       (.I0(gaussian_addr[15]),
        .I1(filter_sel[0]),
        .I2(sel0[15]),
        .I3(filter_sel[1]),
        .I4(filter_sel[2]),
        .O(o_waddr[15]));
  LUT5 #(
    .INIT(32'h0000E200)) 
    \o_waddr[16]_INST_0 
       (.I0(gaussian_addr[16]),
        .I1(filter_sel[0]),
        .I2(sel0[16]),
        .I3(filter_sel[1]),
        .I4(filter_sel[2]),
        .O(o_waddr[16]));
  LUT5 #(
    .INIT(32'h0000E200)) 
    \o_waddr[17]_INST_0 
       (.I0(gaussian_addr[17]),
        .I1(filter_sel[0]),
        .I2(sel0[17]),
        .I3(filter_sel[1]),
        .I4(filter_sel[2]),
        .O(o_waddr[17]));
  LUT5 #(
    .INIT(32'h0000E200)) 
    \o_waddr[1]_INST_0 
       (.I0(gaussian_addr[1]),
        .I1(filter_sel[0]),
        .I2(sel0[1]),
        .I3(filter_sel[1]),
        .I4(filter_sel[2]),
        .O(o_waddr[1]));
  LUT5 #(
    .INIT(32'h0000E200)) 
    \o_waddr[2]_INST_0 
       (.I0(gaussian_addr[2]),
        .I1(filter_sel[0]),
        .I2(sel0[2]),
        .I3(filter_sel[1]),
        .I4(filter_sel[2]),
        .O(o_waddr[2]));
  LUT5 #(
    .INIT(32'h0000E200)) 
    \o_waddr[3]_INST_0 
       (.I0(gaussian_addr[3]),
        .I1(filter_sel[0]),
        .I2(sel0[3]),
        .I3(filter_sel[1]),
        .I4(filter_sel[2]),
        .O(o_waddr[3]));
  LUT5 #(
    .INIT(32'h0000E200)) 
    \o_waddr[4]_INST_0 
       (.I0(gaussian_addr[4]),
        .I1(filter_sel[0]),
        .I2(sel0[4]),
        .I3(filter_sel[1]),
        .I4(filter_sel[2]),
        .O(o_waddr[4]));
  LUT5 #(
    .INIT(32'h0000E200)) 
    \o_waddr[5]_INST_0 
       (.I0(gaussian_addr[5]),
        .I1(filter_sel[0]),
        .I2(sel0[5]),
        .I3(filter_sel[1]),
        .I4(filter_sel[2]),
        .O(o_waddr[5]));
  LUT5 #(
    .INIT(32'h0000E200)) 
    \o_waddr[6]_INST_0 
       (.I0(gaussian_addr[6]),
        .I1(filter_sel[0]),
        .I2(sel0[6]),
        .I3(filter_sel[1]),
        .I4(filter_sel[2]),
        .O(o_waddr[6]));
  LUT5 #(
    .INIT(32'h0000E200)) 
    \o_waddr[7]_INST_0 
       (.I0(gaussian_addr[7]),
        .I1(filter_sel[0]),
        .I2(sel0[7]),
        .I3(filter_sel[1]),
        .I4(filter_sel[2]),
        .O(o_waddr[7]));
  LUT5 #(
    .INIT(32'h0000E200)) 
    \o_waddr[8]_INST_0 
       (.I0(gaussian_addr[8]),
        .I1(filter_sel[0]),
        .I2(sel0[8]),
        .I3(filter_sel[1]),
        .I4(filter_sel[2]),
        .O(o_waddr[8]));
  LUT5 #(
    .INIT(32'h0000E200)) 
    \o_waddr[9]_INST_0 
       (.I0(gaussian_addr[9]),
        .I1(filter_sel[0]),
        .I2(sel0[9]),
        .I3(filter_sel[1]),
        .I4(filter_sel[2]),
        .O(o_waddr[9]));
  LUT3 #(
    .INIT(8'h78)) 
    \r_out[11]_i_30 
       (.I0(\mult_reg[0][2]_8 [4]),
        .I1(\mult_reg_n_0_[0][1][4] ),
        .I2(\mult_reg[0][1][5]_0 ),
        .O(\mult_reg[0][2][4]_0 ));
  (* HLUTNM = "lutpair47" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \r_out[7]_i_10 
       (.I0(\r_out_reg[7]_i_19_n_4 ),
        .I1(\r_out_reg[7]_i_20_n_4 ),
        .I2(\r_out_reg[7]_i_18_n_7 ),
        .I3(\r_out[7]_i_6_n_0 ),
        .O(\r_out[7]_i_10_n_0 ));
  (* HLUTNM = "lutpair45" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \r_out[7]_i_11 
       (.I0(\r_out_reg[7]_i_19_n_6 ),
        .I1(\r_out_reg[7]_i_20_n_6 ),
        .I2(\r_out_reg[7]_i_21_n_5 ),
        .O(\r_out[7]_i_11_n_0 ));
  (* HLUTNM = "lutpair44" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \r_out[7]_i_12 
       (.I0(\r_out_reg[7]_i_19_n_7 ),
        .I1(\r_out_reg[7]_i_20_n_7 ),
        .I2(\r_out_reg[7]_i_21_n_6 ),
        .O(\r_out[7]_i_12_n_0 ));
  (* HLUTNM = "lutpair43" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \r_out[7]_i_13 
       (.I0(\mult_reg[0][2]_8 [0]),
        .I1(\mult_reg[0][6]_13 [0]),
        .I2(\r_out_reg[7]_i_21_n_7 ),
        .O(\r_out[7]_i_13_n_0 ));
  (* HLUTNM = "lutpair46" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \r_out[7]_i_14 
       (.I0(\r_out_reg[7]_i_19_n_5 ),
        .I1(\r_out_reg[7]_i_20_n_5 ),
        .I2(\r_out_reg[7]_i_21_n_4 ),
        .I3(\r_out[7]_i_11_n_0 ),
        .O(\r_out[7]_i_14_n_0 ));
  (* HLUTNM = "lutpair45" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \r_out[7]_i_15 
       (.I0(\r_out_reg[7]_i_19_n_6 ),
        .I1(\r_out_reg[7]_i_20_n_6 ),
        .I2(\r_out_reg[7]_i_21_n_5 ),
        .I3(\r_out[7]_i_12_n_0 ),
        .O(\r_out[7]_i_15_n_0 ));
  (* HLUTNM = "lutpair44" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \r_out[7]_i_16 
       (.I0(\r_out_reg[7]_i_19_n_7 ),
        .I1(\r_out_reg[7]_i_20_n_7 ),
        .I2(\r_out_reg[7]_i_21_n_6 ),
        .I3(\r_out[7]_i_13_n_0 ),
        .O(\r_out[7]_i_16_n_0 ));
  (* HLUTNM = "lutpair43" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \r_out[7]_i_17 
       (.I0(\mult_reg[0][2]_8 [0]),
        .I1(\mult_reg[0][6]_13 [0]),
        .I2(\r_out_reg[7]_i_21_n_7 ),
        .O(\r_out[7]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \r_out[7]_i_18 
       (.I0(\mult_reg[0][2]_8 [3]),
        .I1(\mult_reg_n_0_[0][1][3] ),
        .O(\mult_reg[0][2][3]_0 [2]));
  LUT2 #(
    .INIT(4'h8)) 
    \r_out[7]_i_19 
       (.I0(\mult_reg[0][2]_8 [2]),
        .I1(\mult_reg_n_0_[0][1][2] ),
        .O(\mult_reg[0][2][3]_0 [1]));
  LUT2 #(
    .INIT(4'h8)) 
    \r_out[7]_i_20 
       (.I0(\mult_reg[0][2]_8 [1]),
        .I1(\mult_reg_n_0_[0][1][1] ),
        .O(\mult_reg[0][2][3]_0 [0]));
  LUT4 #(
    .INIT(16'h8778)) 
    \r_out[7]_i_21 
       (.I0(\mult_reg[0][2]_8 [3]),
        .I1(\mult_reg_n_0_[0][1][3] ),
        .I2(\mult_reg_n_0_[0][1][4] ),
        .I3(\mult_reg[0][2]_8 [4]),
        .O(S[3]));
  LUT4 #(
    .INIT(16'h8778)) 
    \r_out[7]_i_22 
       (.I0(\mult_reg[0][2]_8 [2]),
        .I1(\mult_reg_n_0_[0][1][2] ),
        .I2(\mult_reg_n_0_[0][1][3] ),
        .I3(\mult_reg[0][2]_8 [3]),
        .O(S[2]));
  (* HLUTNM = "lutpair36" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \r_out[7]_i_22__0 
       (.I0(\mult_reg_n_0_[0][7][3] ),
        .I1(\mult_reg[0][8]_5 [3]),
        .I2(\mult_reg[0][0]_4 [3]),
        .O(\r_out[7]_i_22__0_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \r_out[7]_i_23 
       (.I0(\mult_reg[0][2]_8 [1]),
        .I1(\mult_reg_n_0_[0][1][1] ),
        .I2(\mult_reg_n_0_[0][1][2] ),
        .I3(\mult_reg[0][2]_8 [2]),
        .O(S[1]));
  LUT4 #(
    .INIT(16'h17E8)) 
    \r_out[7]_i_23__0 
       (.I0(\mult_reg[0][0]_4 [4]),
        .I1(\mult_reg[0][8]_5 [4]),
        .I2(\mult_reg_n_0_[0][7][4] ),
        .I3(\mult_reg_n_0_[0][7][5] ),
        .O(\r_out[7]_i_23__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_out[7]_i_24 
       (.I0(\mult_reg[0][2]_8 [1]),
        .I1(\mult_reg_n_0_[0][1][1] ),
        .O(S[0]));
  LUT4 #(
    .INIT(16'h6996)) 
    \r_out[7]_i_24__0 
       (.I0(\r_out[7]_i_22__0_n_0 ),
        .I1(\mult_reg[0][8]_5 [4]),
        .I2(\mult_reg_n_0_[0][7][4] ),
        .I3(\mult_reg[0][0]_4 [4]),
        .O(\r_out[7]_i_24__0_n_0 ));
  (* HLUTNM = "lutpair42" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \r_out[7]_i_25 
       (.I0(\mult_reg_n_0_[0][1][3] ),
        .I1(\mult_reg[0][2]_8 [3]),
        .I2(\mult_reg_n_0_[0][3][3] ),
        .O(\r_out[7]_i_25_n_0 ));
  (* HLUTNM = "lutpair41" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \r_out[7]_i_26 
       (.I0(\mult_reg_n_0_[0][1][2] ),
        .I1(\mult_reg[0][2]_8 [2]),
        .I2(\mult_reg_n_0_[0][3][2] ),
        .O(\r_out[7]_i_26_n_0 ));
  (* HLUTNM = "lutpair40" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \r_out[7]_i_27 
       (.I0(\mult_reg_n_0_[0][1][1] ),
        .I1(\mult_reg[0][2]_8 [1]),
        .I2(\mult_reg_n_0_[0][3][1] ),
        .O(\r_out[7]_i_27_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \r_out[7]_i_28 
       (.I0(\r_out[7]_i_25_n_0 ),
        .I1(\mult_reg[0][2]_8 [4]),
        .I2(\mult_reg_n_0_[0][1][4] ),
        .I3(\mult_reg_n_0_[0][3][4] ),
        .O(\r_out[7]_i_28_n_0 ));
  (* HLUTNM = "lutpair42" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \r_out[7]_i_29 
       (.I0(\mult_reg_n_0_[0][1][3] ),
        .I1(\mult_reg[0][2]_8 [3]),
        .I2(\mult_reg_n_0_[0][3][3] ),
        .I3(\r_out[7]_i_26_n_0 ),
        .O(\r_out[7]_i_29_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \r_out[7]_i_3 
       (.I0(\r_out_reg[9]_i_4_n_6 ),
        .I1(\r_out_reg[9]_i_5_n_6 ),
        .I2(\r_out_reg[7]_i_18_n_1 ),
        .O(\r_out[7]_i_3_n_0 ));
  (* HLUTNM = "lutpair41" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \r_out[7]_i_30 
       (.I0(\mult_reg_n_0_[0][1][2] ),
        .I1(\mult_reg[0][2]_8 [2]),
        .I2(\mult_reg_n_0_[0][3][2] ),
        .I3(\r_out[7]_i_27_n_0 ),
        .O(\r_out[7]_i_30_n_0 ));
  (* HLUTNM = "lutpair40" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \r_out[7]_i_31 
       (.I0(\mult_reg_n_0_[0][1][1] ),
        .I1(\mult_reg[0][2]_8 [1]),
        .I2(\mult_reg_n_0_[0][3][1] ),
        .O(\r_out[7]_i_31_n_0 ));
  (* HLUTNM = "lutpair39" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \r_out[7]_i_32 
       (.I0(\mult_reg_n_0_[0][4][3] ),
        .I1(\mult_reg[0][5][3]_0 ),
        .I2(\mult_reg[0][6]_13 [3]),
        .O(\r_out[7]_i_32_n_0 ));
  (* HLUTNM = "lutpair38" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \r_out[7]_i_33 
       (.I0(\mult_reg_n_0_[0][4][2] ),
        .I1(\mult_reg[0][5][2]_0 ),
        .I2(\mult_reg[0][6]_13 [2]),
        .O(\r_out[7]_i_33_n_0 ));
  (* HLUTNM = "lutpair37" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \r_out[7]_i_34 
       (.I0(\mult_reg[0][5][1]_0 ),
        .I1(\mult_reg[0][6]_13 [1]),
        .O(\r_out[7]_i_34_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \r_out[7]_i_35 
       (.I0(\r_out[7]_i_32_n_0 ),
        .I1(\mult_reg[0][5][4]_0 ),
        .I2(\mult_reg_n_0_[0][4][4] ),
        .I3(\mult_reg[0][6]_13 [4]),
        .O(\r_out[7]_i_35_n_0 ));
  (* HLUTNM = "lutpair39" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \r_out[7]_i_36 
       (.I0(\mult_reg_n_0_[0][4][3] ),
        .I1(\mult_reg[0][5][3]_0 ),
        .I2(\mult_reg[0][6]_13 [3]),
        .I3(\r_out[7]_i_33_n_0 ),
        .O(\r_out[7]_i_36_n_0 ));
  (* HLUTNM = "lutpair38" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \r_out[7]_i_37 
       (.I0(\mult_reg_n_0_[0][4][2] ),
        .I1(\mult_reg[0][5][2]_0 ),
        .I2(\mult_reg[0][6]_13 [2]),
        .I3(\r_out[7]_i_34_n_0 ),
        .O(\r_out[7]_i_37_n_0 ));
  (* HLUTNM = "lutpair37" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \r_out[7]_i_38 
       (.I0(\mult_reg[0][5][1]_0 ),
        .I1(\mult_reg[0][6]_13 [1]),
        .O(\r_out[7]_i_38_n_0 ));
  (* HLUTNM = "lutpair35" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \r_out[7]_i_39 
       (.I0(\mult_reg_n_0_[0][7][2] ),
        .I1(\mult_reg[0][8]_5 [2]),
        .I2(\mult_reg[0][0]_4 [2]),
        .O(\r_out[7]_i_39_n_0 ));
  (* HLUTNM = "lutpair48" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \r_out[7]_i_4 
       (.I0(\r_out_reg[9]_i_4_n_7 ),
        .I1(\r_out_reg[9]_i_5_n_7 ),
        .I2(\r_out_reg[7]_i_18_n_6 ),
        .O(\r_out[7]_i_4_n_0 ));
  (* HLUTNM = "lutpair34" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \r_out[7]_i_40 
       (.I0(\mult_reg_n_0_[0][7][1] ),
        .I1(\mult_reg[0][8]_5 [1]),
        .I2(\mult_reg[0][0]_4 [1]),
        .O(\r_out[7]_i_40_n_0 ));
  (* HLUTNM = "lutpair104" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \r_out[7]_i_41 
       (.I0(\mult_reg[0][8]_5 [0]),
        .I1(\mult_reg[0][0]_4 [0]),
        .O(\r_out[7]_i_41_n_0 ));
  (* HLUTNM = "lutpair36" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \r_out[7]_i_42 
       (.I0(\mult_reg_n_0_[0][7][3] ),
        .I1(\mult_reg[0][8]_5 [3]),
        .I2(\mult_reg[0][0]_4 [3]),
        .I3(\r_out[7]_i_39_n_0 ),
        .O(\r_out[7]_i_42_n_0 ));
  (* HLUTNM = "lutpair35" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \r_out[7]_i_43 
       (.I0(\mult_reg_n_0_[0][7][2] ),
        .I1(\mult_reg[0][8]_5 [2]),
        .I2(\mult_reg[0][0]_4 [2]),
        .I3(\r_out[7]_i_40_n_0 ),
        .O(\r_out[7]_i_43_n_0 ));
  (* HLUTNM = "lutpair34" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \r_out[7]_i_44 
       (.I0(\mult_reg_n_0_[0][7][1] ),
        .I1(\mult_reg[0][8]_5 [1]),
        .I2(\mult_reg[0][0]_4 [1]),
        .I3(\r_out[7]_i_41_n_0 ),
        .O(\r_out[7]_i_44_n_0 ));
  (* HLUTNM = "lutpair104" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \r_out[7]_i_45 
       (.I0(\mult_reg[0][8]_5 [0]),
        .I1(\mult_reg[0][0]_4 [0]),
        .O(\r_out[7]_i_45_n_0 ));
  (* HLUTNM = "lutpair47" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \r_out[7]_i_5 
       (.I0(\r_out_reg[7]_i_19_n_4 ),
        .I1(\r_out_reg[7]_i_20_n_4 ),
        .I2(\r_out_reg[7]_i_18_n_7 ),
        .O(\r_out[7]_i_5_n_0 ));
  (* HLUTNM = "lutpair46" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \r_out[7]_i_6 
       (.I0(\r_out_reg[7]_i_19_n_5 ),
        .I1(\r_out_reg[7]_i_20_n_5 ),
        .I2(\r_out_reg[7]_i_21_n_4 ),
        .O(\r_out[7]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hE81717E8)) 
    \r_out[7]_i_7 
       (.I0(\r_out_reg[7]_i_18_n_1 ),
        .I1(\r_out_reg[9]_i_5_n_6 ),
        .I2(\r_out_reg[9]_i_4_n_6 ),
        .I3(\r_out_reg[9]_i_4_n_1 ),
        .I4(\r_out_reg[9]_i_5_n_1 ),
        .O(\r_out[7]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \r_out[7]_i_8 
       (.I0(\r_out[7]_i_4_n_0 ),
        .I1(\r_out_reg[9]_i_5_n_6 ),
        .I2(\r_out_reg[9]_i_4_n_6 ),
        .I3(\r_out_reg[7]_i_18_n_1 ),
        .O(\r_out[7]_i_8_n_0 ));
  (* HLUTNM = "lutpair48" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \r_out[7]_i_9 
       (.I0(\r_out_reg[9]_i_4_n_7 ),
        .I1(\r_out_reg[9]_i_5_n_7 ),
        .I2(\r_out_reg[7]_i_18_n_6 ),
        .I3(\r_out[7]_i_5_n_0 ),
        .O(\r_out[7]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \r_out[9]_i_10 
       (.I0(\mult_reg_n_0_[0][4][4] ),
        .I1(\mult_reg[0][5][4]_0 ),
        .I2(\mult_reg[0][6]_13 [4]),
        .O(\r_out[9]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \r_out[9]_i_11 
       (.I0(\mult_reg[0][5][5]_0 ),
        .I1(\mult_reg_n_0_[0][4][5] ),
        .I2(\mult_reg_n_0_[0][4][6] ),
        .O(\r_out[9]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hE81717E8)) 
    \r_out[9]_i_12 
       (.I0(\mult_reg[0][6]_13 [4]),
        .I1(\mult_reg[0][5][4]_0 ),
        .I2(\mult_reg_n_0_[0][4][4] ),
        .I3(\mult_reg_n_0_[0][4][5] ),
        .I4(\mult_reg[0][5][5]_0 ),
        .O(\r_out[9]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \r_out[9]_i_2 
       (.I0(\r_out_reg[9]_i_4_n_1 ),
        .I1(\r_out_reg[9]_i_5_n_1 ),
        .O(\r_out[9]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \r_out[9]_i_3 
       (.I0(\r_out_reg[9]_i_4_n_1 ),
        .I1(\r_out_reg[9]_i_5_n_1 ),
        .O(\r_out[9]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \r_out[9]_i_6 
       (.I0(\mult_reg[0][1][5]_0 ),
        .I1(\mult_reg_n_0_[0][3][5] ),
        .O(\r_out[9]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \r_out[9]_i_7 
       (.I0(\mult_reg_n_0_[0][1][4] ),
        .I1(\mult_reg[0][2]_8 [4]),
        .I2(\mult_reg_n_0_[0][3][4] ),
        .O(\r_out[9]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \r_out[9]_i_8 
       (.I0(\mult_reg[0][1][5]_0 ),
        .I1(\mult_reg_n_0_[0][3][5] ),
        .O(\r_out[9]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hE81717E8)) 
    \r_out[9]_i_9 
       (.I0(\mult_reg_n_0_[0][3][4] ),
        .I1(\mult_reg[0][2]_8 [4]),
        .I2(\mult_reg_n_0_[0][1][4] ),
        .I3(\mult_reg[0][1][5]_0 ),
        .I4(\mult_reg_n_0_[0][3][5] ),
        .O(\r_out[9]_i_9_n_0 ));
  FDRE \r_out_reg[4] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\sum_out[0]_14 [4]),
        .Q(r_out[4]),
        .R(1'b0));
  FDRE \r_out_reg[5] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\sum_out[0]_14 [5]),
        .Q(r_out[5]),
        .R(1'b0));
  FDRE \r_out_reg[6] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\sum_out[0]_14 [6]),
        .Q(r_out[6]),
        .R(1'b0));
  FDRE \r_out_reg[7] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\sum_out[0]_14 [7]),
        .Q(r_out[7]),
        .R(1'b0));
  CARRY4 \r_out_reg[7]_i_1 
       (.CI(\r_out_reg[7]_i_2_n_0 ),
        .CO({\r_out_reg[7]_i_1_n_0 ,\r_out_reg[7]_i_1_n_1 ,\r_out_reg[7]_i_1_n_2 ,\r_out_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\r_out[7]_i_3_n_0 ,\r_out[7]_i_4_n_0 ,\r_out[7]_i_5_n_0 ,\r_out[7]_i_6_n_0 }),
        .O(\sum_out[0]_14 [7:4]),
        .S({\r_out[7]_i_7_n_0 ,\r_out[7]_i_8_n_0 ,\r_out[7]_i_9_n_0 ,\r_out[7]_i_10_n_0 }));
  CARRY4 \r_out_reg[7]_i_18 
       (.CI(\r_out_reg[7]_i_21_n_0 ),
        .CO({\NLW_r_out_reg[7]_i_18_CO_UNCONNECTED [3],\r_out_reg[7]_i_18_n_1 ,\NLW_r_out_reg[7]_i_18_CO_UNCONNECTED [1],\r_out_reg[7]_i_18_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\mult_reg_n_0_[0][7][5] ,\r_out[7]_i_22__0_n_0 }),
        .O({\NLW_r_out_reg[7]_i_18_O_UNCONNECTED [3:2],\r_out_reg[7]_i_18_n_6 ,\r_out_reg[7]_i_18_n_7 }),
        .S({1'b0,1'b1,\r_out[7]_i_23__0_n_0 ,\r_out[7]_i_24__0_n_0 }));
  CARRY4 \r_out_reg[7]_i_19 
       (.CI(1'b0),
        .CO({\r_out_reg[7]_i_19_n_0 ,\r_out_reg[7]_i_19_n_1 ,\r_out_reg[7]_i_19_n_2 ,\r_out_reg[7]_i_19_n_3 }),
        .CYINIT(1'b0),
        .DI({\r_out[7]_i_25_n_0 ,\r_out[7]_i_26_n_0 ,\r_out[7]_i_27_n_0 ,1'b0}),
        .O({\r_out_reg[7]_i_19_n_4 ,\r_out_reg[7]_i_19_n_5 ,\r_out_reg[7]_i_19_n_6 ,\r_out_reg[7]_i_19_n_7 }),
        .S({\r_out[7]_i_28_n_0 ,\r_out[7]_i_29_n_0 ,\r_out[7]_i_30_n_0 ,\r_out[7]_i_31_n_0 }));
  CARRY4 \r_out_reg[7]_i_2 
       (.CI(1'b0),
        .CO({\r_out_reg[7]_i_2_n_0 ,\r_out_reg[7]_i_2_n_1 ,\r_out_reg[7]_i_2_n_2 ,\r_out_reg[7]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\r_out[7]_i_11_n_0 ,\r_out[7]_i_12_n_0 ,\r_out[7]_i_13_n_0 ,1'b0}),
        .O(\NLW_r_out_reg[7]_i_2_O_UNCONNECTED [3:0]),
        .S({\r_out[7]_i_14_n_0 ,\r_out[7]_i_15_n_0 ,\r_out[7]_i_16_n_0 ,\r_out[7]_i_17_n_0 }));
  CARRY4 \r_out_reg[7]_i_20 
       (.CI(1'b0),
        .CO({\r_out_reg[7]_i_20_n_0 ,\r_out_reg[7]_i_20_n_1 ,\r_out_reg[7]_i_20_n_2 ,\r_out_reg[7]_i_20_n_3 }),
        .CYINIT(1'b0),
        .DI({\r_out[7]_i_32_n_0 ,\r_out[7]_i_33_n_0 ,\r_out[7]_i_34_n_0 ,1'b0}),
        .O({\r_out_reg[7]_i_20_n_4 ,\r_out_reg[7]_i_20_n_5 ,\r_out_reg[7]_i_20_n_6 ,\r_out_reg[7]_i_20_n_7 }),
        .S({\r_out[7]_i_35_n_0 ,\r_out[7]_i_36_n_0 ,\r_out[7]_i_37_n_0 ,\r_out[7]_i_38_n_0 }));
  CARRY4 \r_out_reg[7]_i_21 
       (.CI(1'b0),
        .CO({\r_out_reg[7]_i_21_n_0 ,\r_out_reg[7]_i_21_n_1 ,\r_out_reg[7]_i_21_n_2 ,\r_out_reg[7]_i_21_n_3 }),
        .CYINIT(1'b0),
        .DI({\r_out[7]_i_39_n_0 ,\r_out[7]_i_40_n_0 ,\r_out[7]_i_41_n_0 ,1'b0}),
        .O({\r_out_reg[7]_i_21_n_4 ,\r_out_reg[7]_i_21_n_5 ,\r_out_reg[7]_i_21_n_6 ,\r_out_reg[7]_i_21_n_7 }),
        .S({\r_out[7]_i_42_n_0 ,\r_out[7]_i_43_n_0 ,\r_out[7]_i_44_n_0 ,\r_out[7]_i_45_n_0 }));
  FDRE \r_out_reg[9] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\sum_out[0]_14 [9]),
        .Q(r_out[9]),
        .R(1'b0));
  CARRY4 \r_out_reg[9]_i_1 
       (.CI(\r_out_reg[7]_i_1_n_0 ),
        .CO({\NLW_r_out_reg[9]_i_1_CO_UNCONNECTED [3:1],\sum_out[0]_14 [9]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\r_out[9]_i_2_n_0 }),
        .O(\NLW_r_out_reg[9]_i_1_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\r_out[9]_i_3_n_0 }));
  CARRY4 \r_out_reg[9]_i_4 
       (.CI(\r_out_reg[7]_i_19_n_0 ),
        .CO({\NLW_r_out_reg[9]_i_4_CO_UNCONNECTED [3],\r_out_reg[9]_i_4_n_1 ,\NLW_r_out_reg[9]_i_4_CO_UNCONNECTED [1],\r_out_reg[9]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\r_out[9]_i_6_n_0 ,\r_out[9]_i_7_n_0 }),
        .O({\NLW_r_out_reg[9]_i_4_O_UNCONNECTED [3:2],\r_out_reg[9]_i_4_n_6 ,\r_out_reg[9]_i_4_n_7 }),
        .S({1'b0,1'b1,\r_out[9]_i_8_n_0 ,\r_out[9]_i_9_n_0 }));
  CARRY4 \r_out_reg[9]_i_5 
       (.CI(\r_out_reg[7]_i_20_n_0 ),
        .CO({\NLW_r_out_reg[9]_i_5_CO_UNCONNECTED [3],\r_out_reg[9]_i_5_n_1 ,\NLW_r_out_reg[9]_i_5_CO_UNCONNECTED [1],\r_out_reg[9]_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\mult_reg_n_0_[0][4][6] ,\r_out[9]_i_10_n_0 }),
        .O({\NLW_r_out_reg[9]_i_5_O_UNCONNECTED [3:2],\r_out_reg[9]_i_5_n_6 ,\r_out_reg[9]_i_5_n_7 }),
        .S({1'b0,1'b1,\r_out[9]_i_11_n_0 ,\r_out[9]_i_12_n_0 }));
  (* srl_name = "\inst/u_gaussian/sumValid_reg_srl2 " *) 
  SRL16E sumValid_reg_srl2
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(i_clk),
        .D(pixel_data_valid),
        .Q(sumValid_reg_srl2_n_0));
  FDRE valid_out_reg
       (.C(i_clk),
        .CE(1'b1),
        .D(sumValid_reg_srl2_n_0),
        .Q(gaussian_we),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_img_proc_top
   (o_data_valid,
    o_waddr,
    o_data,
    i_clk,
    pixel_in,
    filter_sel,
    weighted_sum,
    O,
    line_reg_r1_0_63_0_2_i_56,
    line_reg_r1_0_63_0_2_i_24,
    i_data_valid,
    someport);
  output o_data_valid;
  output [17:0]o_waddr;
  output [11:0]o_data;
  input i_clk;
  input [11:0]pixel_in;
  input [2:0]filter_sel;
  input [10:0]weighted_sum;
  input [3:0]O;
  input [2:0]line_reg_r1_0_63_0_2_i_56;
  input [3:0]line_reg_r1_0_63_0_2_i_24;
  input i_data_valid;
  input someport;

  wire [3:0]O;
  wire [2:0]filter_sel;
  wire gaussian_we;
  wire i_clk;
  wire i_data_valid;
  wire [3:0]line_reg_r1_0_63_0_2_i_24;
  wire [2:0]line_reg_r1_0_63_0_2_i_56;
  wire [4:0]\mult_reg[0][0]_4 ;
  wire [4:0]\mult_reg[0][2]_8 ;
  wire [4:0]\mult_reg[0][8]_5 ;
  wire [5:0]\mult_reg[1][0]_2 ;
  wire [5:0]\mult_reg[1][2]_7 ;
  wire [5:0]\mult_reg[1][8]_3 ;
  wire [4:0]\mult_reg[2][0]_0 ;
  wire [4:0]\mult_reg[2][2]_6 ;
  wire [4:0]\mult_reg[2][8]_1 ;
  wire [11:0]o_data;
  wire o_data_valid;
  wire [17:0]o_waddr;
  wire [143:0]pixel_data;
  wire pixel_data_valid;
  wire [11:0]pixel_in;
  wire [17:0]sobel_addr;
  wire [14:3]sobel_out;
  wire someport;
  wire u_gaussian_n_100;
  wire u_gaussian_n_101;
  wire u_gaussian_n_102;
  wire u_gaussian_n_103;
  wire u_gaussian_n_104;
  wire u_gaussian_n_105;
  wire u_gaussian_n_106;
  wire u_gaussian_n_107;
  wire u_gaussian_n_108;
  wire u_gaussian_n_109;
  wire u_gaussian_n_110;
  wire u_gaussian_n_111;
  wire u_gaussian_n_112;
  wire u_gaussian_n_113;
  wire u_gaussian_n_114;
  wire u_gaussian_n_115;
  wire u_gaussian_n_116;
  wire u_gaussian_n_117;
  wire u_gaussian_n_118;
  wire u_gaussian_n_119;
  wire u_gaussian_n_120;
  wire u_gaussian_n_121;
  wire u_gaussian_n_122;
  wire u_gaussian_n_123;
  wire u_gaussian_n_124;
  wire u_gaussian_n_32;
  wire u_gaussian_n_33;
  wire u_gaussian_n_34;
  wire u_gaussian_n_35;
  wire u_gaussian_n_36;
  wire u_gaussian_n_42;
  wire u_gaussian_n_43;
  wire u_gaussian_n_44;
  wire u_gaussian_n_45;
  wire u_gaussian_n_46;
  wire u_gaussian_n_47;
  wire u_gaussian_n_48;
  wire u_gaussian_n_55;
  wire u_gaussian_n_56;
  wire u_gaussian_n_57;
  wire u_gaussian_n_58;
  wire u_gaussian_n_59;
  wire u_gaussian_n_65;
  wire u_gaussian_n_66;
  wire u_gaussian_n_99;
  wire [10:0]weighted_sum;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_control u_control
       (.O(O),
        .filter_sel(filter_sel),
        .i_clk(i_clk),
        .i_data_valid(i_data_valid),
        .line_reg_r1_0_63_0_2_i_24(line_reg_r1_0_63_0_2_i_24),
        .line_reg_r1_0_63_0_2_i_56(line_reg_r1_0_63_0_2_i_56),
        .pixel_data(pixel_data),
        .pixel_data_valid(pixel_data_valid),
        .pixel_in(pixel_in),
        .someport(someport),
        .weighted_sum(weighted_sum));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gaussian u_gaussian
       (.DI({u_gaussian_n_115,u_gaussian_n_116,u_gaussian_n_117}),
        .Q({sobel_out[14],sobel_out[8],sobel_out[3]}),
        .S({u_gaussian_n_99,u_gaussian_n_100,u_gaussian_n_101,u_gaussian_n_102}),
        .filter_sel(filter_sel),
        .gaussian_we(gaussian_we),
        .i_clk(i_clk),
        .\mult_reg[0][0]_4 (\mult_reg[0][0]_4 ),
        .\mult_reg[0][1][5]_0 (u_gaussian_n_65),
        .\mult_reg[0][2][3]_0 ({u_gaussian_n_122,u_gaussian_n_123,u_gaussian_n_124}),
        .\mult_reg[0][2][4]_0 (u_gaussian_n_111),
        .\mult_reg[0][2]_8 (\mult_reg[0][2]_8 ),
        .\mult_reg[0][5][1]_0 (u_gaussian_n_55),
        .\mult_reg[0][5][2]_0 (u_gaussian_n_56),
        .\mult_reg[0][5][3]_0 (u_gaussian_n_57),
        .\mult_reg[0][5][4]_0 (u_gaussian_n_59),
        .\mult_reg[0][5][5]_0 (u_gaussian_n_58),
        .\mult_reg[0][8]_5 (\mult_reg[0][8]_5 ),
        .\mult_reg[1][0]_2 (\mult_reg[1][0]_2 ),
        .\mult_reg[1][1][6]_0 (u_gaussian_n_66),
        .\mult_reg[1][2][3]_0 ({u_gaussian_n_103,u_gaussian_n_104,u_gaussian_n_105,u_gaussian_n_106}),
        .\mult_reg[1][2][3]_1 ({u_gaussian_n_119,u_gaussian_n_120,u_gaussian_n_121}),
        .\mult_reg[1][2][4]_0 (u_gaussian_n_118),
        .\mult_reg[1][2][5]_0 ({u_gaussian_n_112,u_gaussian_n_113}),
        .\mult_reg[1][2]_7 (\mult_reg[1][2]_7 ),
        .\mult_reg[1][5][1]_0 (u_gaussian_n_43),
        .\mult_reg[1][5][2]_0 (u_gaussian_n_44),
        .\mult_reg[1][5][3]_0 (u_gaussian_n_45),
        .\mult_reg[1][5][4]_0 (u_gaussian_n_47),
        .\mult_reg[1][5][5]_0 (u_gaussian_n_48),
        .\mult_reg[1][5][6]_0 (u_gaussian_n_46),
        .\mult_reg[1][8]_3 (\mult_reg[1][8]_3 ),
        .\mult_reg[2][0]_0 (\mult_reg[2][0]_0 ),
        .\mult_reg[2][1][5]_0 (u_gaussian_n_42),
        .\mult_reg[2][2][3]_0 ({u_gaussian_n_107,u_gaussian_n_108,u_gaussian_n_109,u_gaussian_n_110}),
        .\mult_reg[2][2][4]_0 (u_gaussian_n_114),
        .\mult_reg[2][2]_6 (\mult_reg[2][2]_6 ),
        .\mult_reg[2][5][1]_0 (u_gaussian_n_32),
        .\mult_reg[2][5][2]_0 (u_gaussian_n_33),
        .\mult_reg[2][5][3]_0 (u_gaussian_n_34),
        .\mult_reg[2][5][4]_0 (u_gaussian_n_36),
        .\mult_reg[2][5][5]_0 (u_gaussian_n_35),
        .\mult_reg[2][8]_1 (\mult_reg[2][8]_1 ),
        .o_data(o_data),
        .o_data_valid(o_data_valid),
        .o_waddr(o_waddr),
        .pixel_data(pixel_data),
        .pixel_data_valid(pixel_data_valid),
        .sel0(sobel_addr));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel u_sobel
       (.DI({u_gaussian_n_115,u_gaussian_n_116,u_gaussian_n_117}),
        .Q({sobel_out[14],sobel_out[8],sobel_out[3]}),
        .S({u_gaussian_n_99,u_gaussian_n_100,u_gaussian_n_101,u_gaussian_n_102}),
        .\b_out[3]_i_4_0 ({u_gaussian_n_107,u_gaussian_n_108,u_gaussian_n_109,u_gaussian_n_110}),
        .\b_out[7]_i_7_0 (u_gaussian_n_42),
        .\b_out[7]_i_7_1 (u_gaussian_n_114),
        .\b_out_reg[11]_i_31_0 (u_gaussian_n_32),
        .\b_out_reg[11]_i_31_1 (u_gaussian_n_33),
        .\b_out_reg[11]_i_31_2 (u_gaussian_n_34),
        .\b_out_reg[15]_i_47_0 (u_gaussian_n_36),
        .\b_out_reg[15]_i_47_1 (u_gaussian_n_35),
        .\g_out[3]_i_4_0 ({u_gaussian_n_119,u_gaussian_n_120,u_gaussian_n_121}),
        .\g_out[3]_i_4_1 ({u_gaussian_n_103,u_gaussian_n_104,u_gaussian_n_105,u_gaussian_n_106}),
        .\g_out[7]_i_7_0 ({u_gaussian_n_66,u_gaussian_n_118}),
        .\g_out[7]_i_7_1 ({u_gaussian_n_112,u_gaussian_n_113}),
        .\g_out_reg[11]_i_35_0 (u_gaussian_n_43),
        .\g_out_reg[11]_i_35_1 (u_gaussian_n_44),
        .\g_out_reg[11]_i_35_2 (u_gaussian_n_45),
        .\g_out_reg[15]_i_29_0 (u_gaussian_n_47),
        .\g_out_reg[15]_i_29_1 (u_gaussian_n_48),
        .\g_out_reg[15]_i_29_2 (u_gaussian_n_46),
        .gaussian_we(gaussian_we),
        .i_clk(i_clk),
        .\mult_reg[0][0]_4 (\mult_reg[0][0]_4 ),
        .\mult_reg[0][2]_8 (\mult_reg[0][2]_8 ),
        .\mult_reg[0][8]_5 (\mult_reg[0][8]_5 ),
        .\mult_reg[1][0]_2 (\mult_reg[1][0]_2 ),
        .\mult_reg[1][2]_7 (\mult_reg[1][2]_7 ),
        .\mult_reg[1][8]_3 (\mult_reg[1][8]_3 ),
        .\mult_reg[2][0]_0 (\mult_reg[2][0]_0 ),
        .\mult_reg[2][2]_6 (\mult_reg[2][2]_6 ),
        .\mult_reg[2][8]_1 (\mult_reg[2][8]_1 ),
        .pixel_data({pixel_data[143:128],pixel_data[95:80],pixel_data[47:0]}),
        .\r_out[3]_i_4_0 ({u_gaussian_n_122,u_gaussian_n_123,u_gaussian_n_124}),
        .\r_out[7]_i_7_0 (u_gaussian_n_65),
        .\r_out[7]_i_7_1 (u_gaussian_n_111),
        .\r_out_reg[11]_i_31_0 (u_gaussian_n_55),
        .\r_out_reg[11]_i_31_1 (u_gaussian_n_56),
        .\r_out_reg[11]_i_31_2 (u_gaussian_n_57),
        .\r_out_reg[15]_i_47_0 (u_gaussian_n_59),
        .\r_out_reg[15]_i_47_1 (u_gaussian_n_58),
        .sel0(sobel_addr));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_lineBuffer
   (pixel_data,
    o_data0,
    o_data01_out,
    o_data03_out,
    someport,
    i_clk,
    \mult_reg[2][3] ,
    currentRbuff,
    \mult_reg[2][3]_0 ,
    \mult_reg[2][3]_1 ,
    \mult_reg[2][3]_2 ,
    \mult_reg[2][3]_3 ,
    \mult_reg[2][3]_4 ,
    \mult_reg[2][3]_5 ,
    \mult_reg[2][3]_6 ,
    \mult_reg[2][3]_7 ,
    \mult_reg[2][3]_8 ,
    \mult_reg[2][3]_9 ,
    \mult_reg[2][3]_10 ,
    \mult_reg[2][3]_11 ,
    \mult_reg[2][3]_12 ,
    \mult_reg[2][3]_13 ,
    \mult_reg[1][3] ,
    \mult_reg[1][3]_0 ,
    \mult_reg[1][3]_1 ,
    \mult_reg[1][3]_2 ,
    \mult_reg[1][3]_3 ,
    \mult_reg[1][3]_4 ,
    \mult_reg[1][3]_5 ,
    \mult_reg[1][3]_6 ,
    \mult_reg[1][3]_7 ,
    \mult_reg[1][3]_8 ,
    \mult_reg[1][3]_9 ,
    \mult_reg[1][3]_10 ,
    \mult_reg[1][3]_11 ,
    \mult_reg[1][3]_12 ,
    \mult_reg[1][3]_13 ,
    \mult_reg[1][3]_14 ,
    \mult_reg[1][3]_15 ,
    \mult_reg[1][3]_16 ,
    \mult_reg[0][3] ,
    \mult_reg[0][3]_0 ,
    \mult_reg[0][3]_1 ,
    \mult_reg[0][3]_2 ,
    \mult_reg[0][3]_3 ,
    \mult_reg[0][3]_4 ,
    \mult_reg[0][3]_5 ,
    \mult_reg[0][3]_6 ,
    \mult_reg[0][3]_7 ,
    \mult_reg[0][3]_8 ,
    \mult_reg[0][3]_9 ,
    \mult_reg[0][3]_10 ,
    \mult_reg[0][3]_11 ,
    \mult_reg[0][3]_12 ,
    \mult_reg[0][3]_13 ,
    \mult_reg[2][4][2] ,
    \mult_reg[2][4][2]_0 ,
    \mult_reg[2][4][2]_1 ,
    \mult_reg[2][4][3] ,
    \mult_reg[2][4][3]_0 ,
    \mult_reg[2][4][3]_1 ,
    \mult_reg[2][4][4] ,
    \mult_reg[2][4][4]_0 ,
    \mult_reg[2][4][4]_1 ,
    \mult_reg[2][4][5] ,
    \mult_reg[2][4][5]_0 ,
    \mult_reg[2][4][5]_1 ,
    \mult_reg[2][4][6] ,
    \mult_reg[2][4][6]_0 ,
    \mult_reg[2][4][6]_1 ,
    \mult_reg[1][4][2] ,
    \mult_reg[1][4][2]_0 ,
    \mult_reg[1][4][2]_1 ,
    \mult_reg[1][4][3] ,
    \mult_reg[1][4][3]_0 ,
    \mult_reg[1][4][3]_1 ,
    \mult_reg[1][4][4] ,
    \mult_reg[1][4][4]_0 ,
    \mult_reg[1][4][4]_1 ,
    \mult_reg[1][4][5] ,
    \mult_reg[1][4][5]_0 ,
    \mult_reg[1][4][5]_1 ,
    \mult_reg[1][4][6] ,
    \mult_reg[1][4][6]_0 ,
    \mult_reg[1][4][6]_1 ,
    \mult_reg[1][4][7] ,
    \mult_reg[1][4][7]_0 ,
    \mult_reg[1][4][7]_1 ,
    \mult_reg[0][4][2] ,
    \mult_reg[0][4][2]_0 ,
    \mult_reg[0][4][2]_1 ,
    \mult_reg[0][4][3] ,
    \mult_reg[0][4][3]_0 ,
    \mult_reg[0][4][3]_1 ,
    \mult_reg[0][4][4] ,
    \mult_reg[0][4][4]_0 ,
    \mult_reg[0][4][4]_1 ,
    \mult_reg[0][4][5] ,
    \mult_reg[0][4][5]_0 ,
    \mult_reg[0][4][5]_1 ,
    \mult_reg[0][4][6] ,
    \mult_reg[0][4][6]_0 ,
    \mult_reg[0][4][6]_1 ,
    \mult_reg[2][5][1] ,
    \mult_reg[2][5][1]_0 ,
    \mult_reg[2][5][1]_1 ,
    \mult_reg[2][5][2] ,
    \mult_reg[2][5][2]_0 ,
    \mult_reg[2][5][2]_1 ,
    \mult_reg[2][5][3] ,
    \mult_reg[2][5][3]_0 ,
    \mult_reg[2][5][3]_1 ,
    \mult_reg[2][5][4] ,
    \mult_reg[2][5][4]_0 ,
    \mult_reg[2][5][4]_1 ,
    \mult_reg[2][5][5] ,
    \mult_reg[2][5][5]_0 ,
    \mult_reg[2][5][5]_1 ,
    \mult_reg[1][5][1] ,
    \mult_reg[1][5][1]_0 ,
    \mult_reg[1][5][1]_1 ,
    \mult_reg[1][5][2] ,
    \mult_reg[1][5][2]_0 ,
    \mult_reg[1][5][2]_1 ,
    \mult_reg[1][5][3] ,
    \mult_reg[1][5][3]_0 ,
    \mult_reg[1][5][3]_1 ,
    \mult_reg[1][5][4] ,
    \mult_reg[1][5][4]_0 ,
    \mult_reg[1][5][4]_1 ,
    \mult_reg[1][5][5] ,
    \mult_reg[1][5][5]_0 ,
    \mult_reg[1][5][5]_1 ,
    \mult_reg[1][5][6] ,
    \mult_reg[1][5][6]_0 ,
    \mult_reg[1][5][6]_1 ,
    \mult_reg[0][5][1] ,
    \mult_reg[0][5][1]_0 ,
    \mult_reg[0][5][1]_1 ,
    \mult_reg[0][5][2] ,
    \mult_reg[0][5][2]_0 ,
    \mult_reg[0][5][2]_1 ,
    \mult_reg[0][5][3] ,
    \mult_reg[0][5][3]_0 ,
    \mult_reg[0][5][3]_1 ,
    \mult_reg[0][5][4] ,
    \mult_reg[0][5][4]_0 ,
    \mult_reg[0][5][4]_1 ,
    \mult_reg[0][5][5] ,
    \mult_reg[0][5][5]_0 ,
    \mult_reg[0][5][5]_1 ,
    currentWbuff,
    i_data_valid,
    \rdPntr_reg[0]_rep__1_0 ,
    \mult[2][3][3]_i_8_0 ,
    \mult[2][3][3]_i_8_1 ,
    \mult[2][3][3]_i_8_2 ,
    \mult[1][3][1]_i_8_0 ,
    \mult[1][3][1]_i_8_1 ,
    \mult[1][3][4]_i_8_0 ,
    \mult[1][3][4]_i_8_1 ,
    \mult[1][3][4]_i_8_2 ,
    \mult[0][3][1]_i_8_0 ,
    \mult[0][3][4]_i_8_0 ,
    \mult[0][3][4]_i_8_1 ,
    \mult[0][3][4]_i_8_2 );
  output [47:0]pixel_data;
  output [15:0]o_data0;
  output [15:0]o_data01_out;
  output [15:0]o_data03_out;
  input someport;
  input i_clk;
  input \mult_reg[2][3] ;
  input [1:0]currentRbuff;
  input \mult_reg[2][3]_0 ;
  input \mult_reg[2][3]_1 ;
  input \mult_reg[2][3]_2 ;
  input \mult_reg[2][3]_3 ;
  input \mult_reg[2][3]_4 ;
  input \mult_reg[2][3]_5 ;
  input \mult_reg[2][3]_6 ;
  input \mult_reg[2][3]_7 ;
  input \mult_reg[2][3]_8 ;
  input \mult_reg[2][3]_9 ;
  input \mult_reg[2][3]_10 ;
  input \mult_reg[2][3]_11 ;
  input \mult_reg[2][3]_12 ;
  input \mult_reg[2][3]_13 ;
  input \mult_reg[1][3] ;
  input \mult_reg[1][3]_0 ;
  input \mult_reg[1][3]_1 ;
  input \mult_reg[1][3]_2 ;
  input \mult_reg[1][3]_3 ;
  input \mult_reg[1][3]_4 ;
  input \mult_reg[1][3]_5 ;
  input \mult_reg[1][3]_6 ;
  input \mult_reg[1][3]_7 ;
  input \mult_reg[1][3]_8 ;
  input \mult_reg[1][3]_9 ;
  input \mult_reg[1][3]_10 ;
  input \mult_reg[1][3]_11 ;
  input \mult_reg[1][3]_12 ;
  input \mult_reg[1][3]_13 ;
  input \mult_reg[1][3]_14 ;
  input \mult_reg[1][3]_15 ;
  input \mult_reg[1][3]_16 ;
  input \mult_reg[0][3] ;
  input \mult_reg[0][3]_0 ;
  input \mult_reg[0][3]_1 ;
  input \mult_reg[0][3]_2 ;
  input \mult_reg[0][3]_3 ;
  input \mult_reg[0][3]_4 ;
  input \mult_reg[0][3]_5 ;
  input \mult_reg[0][3]_6 ;
  input \mult_reg[0][3]_7 ;
  input \mult_reg[0][3]_8 ;
  input \mult_reg[0][3]_9 ;
  input \mult_reg[0][3]_10 ;
  input \mult_reg[0][3]_11 ;
  input \mult_reg[0][3]_12 ;
  input \mult_reg[0][3]_13 ;
  input \mult_reg[2][4][2] ;
  input \mult_reg[2][4][2]_0 ;
  input \mult_reg[2][4][2]_1 ;
  input \mult_reg[2][4][3] ;
  input \mult_reg[2][4][3]_0 ;
  input \mult_reg[2][4][3]_1 ;
  input \mult_reg[2][4][4] ;
  input \mult_reg[2][4][4]_0 ;
  input \mult_reg[2][4][4]_1 ;
  input \mult_reg[2][4][5] ;
  input \mult_reg[2][4][5]_0 ;
  input \mult_reg[2][4][5]_1 ;
  input \mult_reg[2][4][6] ;
  input \mult_reg[2][4][6]_0 ;
  input \mult_reg[2][4][6]_1 ;
  input \mult_reg[1][4][2] ;
  input \mult_reg[1][4][2]_0 ;
  input \mult_reg[1][4][2]_1 ;
  input \mult_reg[1][4][3] ;
  input \mult_reg[1][4][3]_0 ;
  input \mult_reg[1][4][3]_1 ;
  input \mult_reg[1][4][4] ;
  input \mult_reg[1][4][4]_0 ;
  input \mult_reg[1][4][4]_1 ;
  input \mult_reg[1][4][5] ;
  input \mult_reg[1][4][5]_0 ;
  input \mult_reg[1][4][5]_1 ;
  input \mult_reg[1][4][6] ;
  input \mult_reg[1][4][6]_0 ;
  input \mult_reg[1][4][6]_1 ;
  input \mult_reg[1][4][7] ;
  input \mult_reg[1][4][7]_0 ;
  input \mult_reg[1][4][7]_1 ;
  input \mult_reg[0][4][2] ;
  input \mult_reg[0][4][2]_0 ;
  input \mult_reg[0][4][2]_1 ;
  input \mult_reg[0][4][3] ;
  input \mult_reg[0][4][3]_0 ;
  input \mult_reg[0][4][3]_1 ;
  input \mult_reg[0][4][4] ;
  input \mult_reg[0][4][4]_0 ;
  input \mult_reg[0][4][4]_1 ;
  input \mult_reg[0][4][5] ;
  input \mult_reg[0][4][5]_0 ;
  input \mult_reg[0][4][5]_1 ;
  input \mult_reg[0][4][6] ;
  input \mult_reg[0][4][6]_0 ;
  input \mult_reg[0][4][6]_1 ;
  input \mult_reg[2][5][1] ;
  input \mult_reg[2][5][1]_0 ;
  input \mult_reg[2][5][1]_1 ;
  input \mult_reg[2][5][2] ;
  input \mult_reg[2][5][2]_0 ;
  input \mult_reg[2][5][2]_1 ;
  input \mult_reg[2][5][3] ;
  input \mult_reg[2][5][3]_0 ;
  input \mult_reg[2][5][3]_1 ;
  input \mult_reg[2][5][4] ;
  input \mult_reg[2][5][4]_0 ;
  input \mult_reg[2][5][4]_1 ;
  input \mult_reg[2][5][5] ;
  input \mult_reg[2][5][5]_0 ;
  input \mult_reg[2][5][5]_1 ;
  input \mult_reg[1][5][1] ;
  input \mult_reg[1][5][1]_0 ;
  input \mult_reg[1][5][1]_1 ;
  input \mult_reg[1][5][2] ;
  input \mult_reg[1][5][2]_0 ;
  input \mult_reg[1][5][2]_1 ;
  input \mult_reg[1][5][3] ;
  input \mult_reg[1][5][3]_0 ;
  input \mult_reg[1][5][3]_1 ;
  input \mult_reg[1][5][4] ;
  input \mult_reg[1][5][4]_0 ;
  input \mult_reg[1][5][4]_1 ;
  input \mult_reg[1][5][5] ;
  input \mult_reg[1][5][5]_0 ;
  input \mult_reg[1][5][5]_1 ;
  input \mult_reg[1][5][6] ;
  input \mult_reg[1][5][6]_0 ;
  input \mult_reg[1][5][6]_1 ;
  input \mult_reg[0][5][1] ;
  input \mult_reg[0][5][1]_0 ;
  input \mult_reg[0][5][1]_1 ;
  input \mult_reg[0][5][2] ;
  input \mult_reg[0][5][2]_0 ;
  input \mult_reg[0][5][2]_1 ;
  input \mult_reg[0][5][3] ;
  input \mult_reg[0][5][3]_0 ;
  input \mult_reg[0][5][3]_1 ;
  input \mult_reg[0][5][4] ;
  input \mult_reg[0][5][4]_0 ;
  input \mult_reg[0][5][4]_1 ;
  input \mult_reg[0][5][5] ;
  input \mult_reg[0][5][5]_0 ;
  input \mult_reg[0][5][5]_1 ;
  input [1:0]currentWbuff;
  input i_data_valid;
  input \rdPntr_reg[0]_rep__1_0 ;
  input \mult[2][3][3]_i_8_0 ;
  input \mult[2][3][3]_i_8_1 ;
  input \mult[2][3][3]_i_8_2 ;
  input \mult[1][3][1]_i_8_0 ;
  input \mult[1][3][1]_i_8_1 ;
  input \mult[1][3][4]_i_8_0 ;
  input \mult[1][3][4]_i_8_1 ;
  input \mult[1][3][4]_i_8_2 ;
  input \mult[0][3][1]_i_8_0 ;
  input \mult[0][3][4]_i_8_0 ;
  input \mult[0][3][4]_i_8_1 ;
  input \mult[0][3][4]_i_8_2 ;

  wire [1:0]currentRbuff;
  wire [1:0]currentWbuff;
  wire i_clk;
  wire i_data_valid;
  wire [0:0]lineBuffRd;
  wire line_reg_r1_0_63_0_2_i_1_n_0;
  wire line_reg_r1_0_63_0_2_n_0;
  wire line_reg_r1_0_63_0_2_n_1;
  wire line_reg_r1_0_63_0_2_n_2;
  wire line_reg_r1_0_63_12_14_n_0;
  wire line_reg_r1_0_63_12_14_n_1;
  wire line_reg_r1_0_63_12_14_n_2;
  wire line_reg_r1_0_63_15_15_n_0;
  wire line_reg_r1_0_63_3_5_n_0;
  wire line_reg_r1_0_63_3_5_n_1;
  wire line_reg_r1_0_63_3_5_n_2;
  wire line_reg_r1_0_63_6_8_n_0;
  wire line_reg_r1_0_63_6_8_n_1;
  wire line_reg_r1_0_63_6_8_n_2;
  wire line_reg_r1_0_63_9_11_n_0;
  wire line_reg_r1_0_63_9_11_n_1;
  wire line_reg_r1_0_63_9_11_n_2;
  wire line_reg_r1_128_191_0_2_i_1__0_n_0;
  wire line_reg_r1_128_191_0_2_n_0;
  wire line_reg_r1_128_191_0_2_n_1;
  wire line_reg_r1_128_191_0_2_n_2;
  wire line_reg_r1_128_191_12_14_n_0;
  wire line_reg_r1_128_191_12_14_n_1;
  wire line_reg_r1_128_191_12_14_n_2;
  wire line_reg_r1_128_191_15_15_n_0;
  wire line_reg_r1_128_191_3_5_n_0;
  wire line_reg_r1_128_191_3_5_n_1;
  wire line_reg_r1_128_191_3_5_n_2;
  wire line_reg_r1_128_191_6_8_n_0;
  wire line_reg_r1_128_191_6_8_n_1;
  wire line_reg_r1_128_191_6_8_n_2;
  wire line_reg_r1_128_191_9_11_n_0;
  wire line_reg_r1_128_191_9_11_n_1;
  wire line_reg_r1_128_191_9_11_n_2;
  wire line_reg_r1_192_255_0_2_i_1__0_n_0;
  wire line_reg_r1_192_255_0_2_n_0;
  wire line_reg_r1_192_255_0_2_n_1;
  wire line_reg_r1_192_255_0_2_n_2;
  wire line_reg_r1_192_255_12_14_n_0;
  wire line_reg_r1_192_255_12_14_n_1;
  wire line_reg_r1_192_255_12_14_n_2;
  wire line_reg_r1_192_255_15_15_n_0;
  wire line_reg_r1_192_255_3_5_n_0;
  wire line_reg_r1_192_255_3_5_n_1;
  wire line_reg_r1_192_255_3_5_n_2;
  wire line_reg_r1_192_255_6_8_n_0;
  wire line_reg_r1_192_255_6_8_n_1;
  wire line_reg_r1_192_255_6_8_n_2;
  wire line_reg_r1_192_255_9_11_n_0;
  wire line_reg_r1_192_255_9_11_n_1;
  wire line_reg_r1_192_255_9_11_n_2;
  wire line_reg_r1_256_319_0_2_i_1__0_n_0;
  wire line_reg_r1_256_319_0_2_n_0;
  wire line_reg_r1_256_319_0_2_n_1;
  wire line_reg_r1_256_319_0_2_n_2;
  wire line_reg_r1_256_319_12_14_n_0;
  wire line_reg_r1_256_319_12_14_n_1;
  wire line_reg_r1_256_319_12_14_n_2;
  wire line_reg_r1_256_319_15_15_n_0;
  wire line_reg_r1_256_319_3_5_n_0;
  wire line_reg_r1_256_319_3_5_n_1;
  wire line_reg_r1_256_319_3_5_n_2;
  wire line_reg_r1_256_319_6_8_n_0;
  wire line_reg_r1_256_319_6_8_n_1;
  wire line_reg_r1_256_319_6_8_n_2;
  wire line_reg_r1_256_319_9_11_n_0;
  wire line_reg_r1_256_319_9_11_n_1;
  wire line_reg_r1_256_319_9_11_n_2;
  wire line_reg_r1_320_383_0_2_i_1__0_n_0;
  wire line_reg_r1_320_383_0_2_n_0;
  wire line_reg_r1_320_383_0_2_n_1;
  wire line_reg_r1_320_383_0_2_n_2;
  wire line_reg_r1_320_383_12_14_n_0;
  wire line_reg_r1_320_383_12_14_n_1;
  wire line_reg_r1_320_383_12_14_n_2;
  wire line_reg_r1_320_383_15_15_n_0;
  wire line_reg_r1_320_383_3_5_n_0;
  wire line_reg_r1_320_383_3_5_n_1;
  wire line_reg_r1_320_383_3_5_n_2;
  wire line_reg_r1_320_383_6_8_n_0;
  wire line_reg_r1_320_383_6_8_n_1;
  wire line_reg_r1_320_383_6_8_n_2;
  wire line_reg_r1_320_383_9_11_n_0;
  wire line_reg_r1_320_383_9_11_n_1;
  wire line_reg_r1_320_383_9_11_n_2;
  wire line_reg_r1_384_447_0_2_i_1__0_n_0;
  wire line_reg_r1_384_447_0_2_n_0;
  wire line_reg_r1_384_447_0_2_n_1;
  wire line_reg_r1_384_447_0_2_n_2;
  wire line_reg_r1_384_447_12_14_n_0;
  wire line_reg_r1_384_447_12_14_n_1;
  wire line_reg_r1_384_447_12_14_n_2;
  wire line_reg_r1_384_447_15_15_n_0;
  wire line_reg_r1_384_447_3_5_n_0;
  wire line_reg_r1_384_447_3_5_n_1;
  wire line_reg_r1_384_447_3_5_n_2;
  wire line_reg_r1_384_447_6_8_n_0;
  wire line_reg_r1_384_447_6_8_n_1;
  wire line_reg_r1_384_447_6_8_n_2;
  wire line_reg_r1_384_447_9_11_n_0;
  wire line_reg_r1_384_447_9_11_n_1;
  wire line_reg_r1_384_447_9_11_n_2;
  wire line_reg_r1_448_511_0_2_i_1__0_n_0;
  wire line_reg_r1_448_511_0_2_n_0;
  wire line_reg_r1_448_511_0_2_n_1;
  wire line_reg_r1_448_511_0_2_n_2;
  wire line_reg_r1_448_511_12_14_n_0;
  wire line_reg_r1_448_511_12_14_n_1;
  wire line_reg_r1_448_511_12_14_n_2;
  wire line_reg_r1_448_511_15_15_n_0;
  wire line_reg_r1_448_511_3_5_n_0;
  wire line_reg_r1_448_511_3_5_n_1;
  wire line_reg_r1_448_511_3_5_n_2;
  wire line_reg_r1_448_511_6_8_n_0;
  wire line_reg_r1_448_511_6_8_n_1;
  wire line_reg_r1_448_511_6_8_n_2;
  wire line_reg_r1_448_511_9_11_n_0;
  wire line_reg_r1_448_511_9_11_n_1;
  wire line_reg_r1_448_511_9_11_n_2;
  wire line_reg_r1_512_575_0_2_i_1__0_n_0;
  wire line_reg_r1_512_575_0_2_n_0;
  wire line_reg_r1_512_575_0_2_n_1;
  wire line_reg_r1_512_575_0_2_n_2;
  wire line_reg_r1_512_575_12_14_n_0;
  wire line_reg_r1_512_575_12_14_n_1;
  wire line_reg_r1_512_575_12_14_n_2;
  wire line_reg_r1_512_575_15_15_n_0;
  wire line_reg_r1_512_575_3_5_n_0;
  wire line_reg_r1_512_575_3_5_n_1;
  wire line_reg_r1_512_575_3_5_n_2;
  wire line_reg_r1_512_575_6_8_n_0;
  wire line_reg_r1_512_575_6_8_n_1;
  wire line_reg_r1_512_575_6_8_n_2;
  wire line_reg_r1_512_575_9_11_n_0;
  wire line_reg_r1_512_575_9_11_n_1;
  wire line_reg_r1_512_575_9_11_n_2;
  wire line_reg_r1_576_639_0_2_i_1__0_n_0;
  wire line_reg_r1_576_639_0_2_n_0;
  wire line_reg_r1_576_639_0_2_n_1;
  wire line_reg_r1_576_639_0_2_n_2;
  wire line_reg_r1_576_639_12_14_n_0;
  wire line_reg_r1_576_639_12_14_n_1;
  wire line_reg_r1_576_639_12_14_n_2;
  wire line_reg_r1_576_639_15_15_n_0;
  wire line_reg_r1_576_639_3_5_n_0;
  wire line_reg_r1_576_639_3_5_n_1;
  wire line_reg_r1_576_639_3_5_n_2;
  wire line_reg_r1_576_639_6_8_n_0;
  wire line_reg_r1_576_639_6_8_n_1;
  wire line_reg_r1_576_639_6_8_n_2;
  wire line_reg_r1_576_639_9_11_n_0;
  wire line_reg_r1_576_639_9_11_n_1;
  wire line_reg_r1_576_639_9_11_n_2;
  wire line_reg_r1_64_127_0_2_i_1__0_n_0;
  wire line_reg_r1_64_127_0_2_n_0;
  wire line_reg_r1_64_127_0_2_n_1;
  wire line_reg_r1_64_127_0_2_n_2;
  wire line_reg_r1_64_127_12_14_n_0;
  wire line_reg_r1_64_127_12_14_n_1;
  wire line_reg_r1_64_127_12_14_n_2;
  wire line_reg_r1_64_127_15_15_n_0;
  wire line_reg_r1_64_127_3_5_n_0;
  wire line_reg_r1_64_127_3_5_n_1;
  wire line_reg_r1_64_127_3_5_n_2;
  wire line_reg_r1_64_127_6_8_n_0;
  wire line_reg_r1_64_127_6_8_n_1;
  wire line_reg_r1_64_127_6_8_n_2;
  wire line_reg_r1_64_127_9_11_n_0;
  wire line_reg_r1_64_127_9_11_n_1;
  wire line_reg_r1_64_127_9_11_n_2;
  wire line_reg_r2_0_63_0_2_i_1_n_0;
  wire line_reg_r2_0_63_0_2_i_2_n_0;
  wire line_reg_r2_0_63_0_2_i_3_n_0;
  wire line_reg_r2_0_63_0_2_i_4_n_0;
  wire line_reg_r2_0_63_0_2_i_5_n_0;
  wire line_reg_r2_0_63_0_2_i_6_n_0;
  wire line_reg_r2_0_63_0_2_n_0;
  wire line_reg_r2_0_63_0_2_n_1;
  wire line_reg_r2_0_63_0_2_n_2;
  wire line_reg_r2_0_63_12_14_n_0;
  wire line_reg_r2_0_63_12_14_n_1;
  wire line_reg_r2_0_63_12_14_n_2;
  wire line_reg_r2_0_63_15_15_n_0;
  wire line_reg_r2_0_63_3_5_n_0;
  wire line_reg_r2_0_63_3_5_n_1;
  wire line_reg_r2_0_63_3_5_n_2;
  wire line_reg_r2_0_63_6_8_n_0;
  wire line_reg_r2_0_63_6_8_n_1;
  wire line_reg_r2_0_63_6_8_n_2;
  wire line_reg_r2_0_63_9_11_n_0;
  wire line_reg_r2_0_63_9_11_n_1;
  wire line_reg_r2_0_63_9_11_n_2;
  wire line_reg_r2_128_191_0_2_n_0;
  wire line_reg_r2_128_191_0_2_n_1;
  wire line_reg_r2_128_191_0_2_n_2;
  wire line_reg_r2_128_191_12_14_n_0;
  wire line_reg_r2_128_191_12_14_n_1;
  wire line_reg_r2_128_191_12_14_n_2;
  wire line_reg_r2_128_191_15_15_n_0;
  wire line_reg_r2_128_191_3_5_n_0;
  wire line_reg_r2_128_191_3_5_n_1;
  wire line_reg_r2_128_191_3_5_n_2;
  wire line_reg_r2_128_191_6_8_n_0;
  wire line_reg_r2_128_191_6_8_n_1;
  wire line_reg_r2_128_191_6_8_n_2;
  wire line_reg_r2_128_191_9_11_n_0;
  wire line_reg_r2_128_191_9_11_n_1;
  wire line_reg_r2_128_191_9_11_n_2;
  wire line_reg_r2_192_255_0_2_n_0;
  wire line_reg_r2_192_255_0_2_n_1;
  wire line_reg_r2_192_255_0_2_n_2;
  wire line_reg_r2_192_255_12_14_n_0;
  wire line_reg_r2_192_255_12_14_n_1;
  wire line_reg_r2_192_255_12_14_n_2;
  wire line_reg_r2_192_255_15_15_n_0;
  wire line_reg_r2_192_255_3_5_n_0;
  wire line_reg_r2_192_255_3_5_n_1;
  wire line_reg_r2_192_255_3_5_n_2;
  wire line_reg_r2_192_255_6_8_n_0;
  wire line_reg_r2_192_255_6_8_n_1;
  wire line_reg_r2_192_255_6_8_n_2;
  wire line_reg_r2_192_255_9_11_n_0;
  wire line_reg_r2_192_255_9_11_n_1;
  wire line_reg_r2_192_255_9_11_n_2;
  wire line_reg_r2_256_319_0_2_n_0;
  wire line_reg_r2_256_319_0_2_n_1;
  wire line_reg_r2_256_319_0_2_n_2;
  wire line_reg_r2_256_319_12_14_n_0;
  wire line_reg_r2_256_319_12_14_n_1;
  wire line_reg_r2_256_319_12_14_n_2;
  wire line_reg_r2_256_319_15_15_n_0;
  wire line_reg_r2_256_319_3_5_n_0;
  wire line_reg_r2_256_319_3_5_n_1;
  wire line_reg_r2_256_319_3_5_n_2;
  wire line_reg_r2_256_319_6_8_n_0;
  wire line_reg_r2_256_319_6_8_n_1;
  wire line_reg_r2_256_319_6_8_n_2;
  wire line_reg_r2_256_319_9_11_n_0;
  wire line_reg_r2_256_319_9_11_n_1;
  wire line_reg_r2_256_319_9_11_n_2;
  wire line_reg_r2_320_383_0_2_n_0;
  wire line_reg_r2_320_383_0_2_n_1;
  wire line_reg_r2_320_383_0_2_n_2;
  wire line_reg_r2_320_383_12_14_n_0;
  wire line_reg_r2_320_383_12_14_n_1;
  wire line_reg_r2_320_383_12_14_n_2;
  wire line_reg_r2_320_383_15_15_n_0;
  wire line_reg_r2_320_383_3_5_n_0;
  wire line_reg_r2_320_383_3_5_n_1;
  wire line_reg_r2_320_383_3_5_n_2;
  wire line_reg_r2_320_383_6_8_n_0;
  wire line_reg_r2_320_383_6_8_n_1;
  wire line_reg_r2_320_383_6_8_n_2;
  wire line_reg_r2_320_383_9_11_n_0;
  wire line_reg_r2_320_383_9_11_n_1;
  wire line_reg_r2_320_383_9_11_n_2;
  wire line_reg_r2_384_447_0_2_n_0;
  wire line_reg_r2_384_447_0_2_n_1;
  wire line_reg_r2_384_447_0_2_n_2;
  wire line_reg_r2_384_447_12_14_n_0;
  wire line_reg_r2_384_447_12_14_n_1;
  wire line_reg_r2_384_447_12_14_n_2;
  wire line_reg_r2_384_447_15_15_n_0;
  wire line_reg_r2_384_447_3_5_n_0;
  wire line_reg_r2_384_447_3_5_n_1;
  wire line_reg_r2_384_447_3_5_n_2;
  wire line_reg_r2_384_447_6_8_n_0;
  wire line_reg_r2_384_447_6_8_n_1;
  wire line_reg_r2_384_447_6_8_n_2;
  wire line_reg_r2_384_447_9_11_n_0;
  wire line_reg_r2_384_447_9_11_n_1;
  wire line_reg_r2_384_447_9_11_n_2;
  wire line_reg_r2_448_511_0_2_n_0;
  wire line_reg_r2_448_511_0_2_n_1;
  wire line_reg_r2_448_511_0_2_n_2;
  wire line_reg_r2_448_511_12_14_n_0;
  wire line_reg_r2_448_511_12_14_n_1;
  wire line_reg_r2_448_511_12_14_n_2;
  wire line_reg_r2_448_511_15_15_n_0;
  wire line_reg_r2_448_511_3_5_n_0;
  wire line_reg_r2_448_511_3_5_n_1;
  wire line_reg_r2_448_511_3_5_n_2;
  wire line_reg_r2_448_511_6_8_n_0;
  wire line_reg_r2_448_511_6_8_n_1;
  wire line_reg_r2_448_511_6_8_n_2;
  wire line_reg_r2_448_511_9_11_n_0;
  wire line_reg_r2_448_511_9_11_n_1;
  wire line_reg_r2_448_511_9_11_n_2;
  wire line_reg_r2_512_575_0_2_n_0;
  wire line_reg_r2_512_575_0_2_n_1;
  wire line_reg_r2_512_575_0_2_n_2;
  wire line_reg_r2_512_575_12_14_n_0;
  wire line_reg_r2_512_575_12_14_n_1;
  wire line_reg_r2_512_575_12_14_n_2;
  wire line_reg_r2_512_575_15_15_n_0;
  wire line_reg_r2_512_575_3_5_n_0;
  wire line_reg_r2_512_575_3_5_n_1;
  wire line_reg_r2_512_575_3_5_n_2;
  wire line_reg_r2_512_575_6_8_n_0;
  wire line_reg_r2_512_575_6_8_n_1;
  wire line_reg_r2_512_575_6_8_n_2;
  wire line_reg_r2_512_575_9_11_n_0;
  wire line_reg_r2_512_575_9_11_n_1;
  wire line_reg_r2_512_575_9_11_n_2;
  wire line_reg_r2_576_639_0_2_n_0;
  wire line_reg_r2_576_639_0_2_n_1;
  wire line_reg_r2_576_639_0_2_n_2;
  wire line_reg_r2_576_639_12_14_n_0;
  wire line_reg_r2_576_639_12_14_n_1;
  wire line_reg_r2_576_639_12_14_n_2;
  wire line_reg_r2_576_639_15_15_n_0;
  wire line_reg_r2_576_639_3_5_n_0;
  wire line_reg_r2_576_639_3_5_n_1;
  wire line_reg_r2_576_639_3_5_n_2;
  wire line_reg_r2_576_639_6_8_n_0;
  wire line_reg_r2_576_639_6_8_n_1;
  wire line_reg_r2_576_639_6_8_n_2;
  wire line_reg_r2_576_639_9_11_n_0;
  wire line_reg_r2_576_639_9_11_n_1;
  wire line_reg_r2_576_639_9_11_n_2;
  wire line_reg_r2_64_127_0_2_n_0;
  wire line_reg_r2_64_127_0_2_n_1;
  wire line_reg_r2_64_127_0_2_n_2;
  wire line_reg_r2_64_127_12_14_n_0;
  wire line_reg_r2_64_127_12_14_n_1;
  wire line_reg_r2_64_127_12_14_n_2;
  wire line_reg_r2_64_127_15_15_n_0;
  wire line_reg_r2_64_127_3_5_n_0;
  wire line_reg_r2_64_127_3_5_n_1;
  wire line_reg_r2_64_127_3_5_n_2;
  wire line_reg_r2_64_127_6_8_n_0;
  wire line_reg_r2_64_127_6_8_n_1;
  wire line_reg_r2_64_127_6_8_n_2;
  wire line_reg_r2_64_127_9_11_n_0;
  wire line_reg_r2_64_127_9_11_n_1;
  wire line_reg_r2_64_127_9_11_n_2;
  wire line_reg_r3_0_63_0_2_i_1_n_0;
  wire line_reg_r3_0_63_0_2_i_2_n_0;
  wire line_reg_r3_0_63_0_2_i_3_n_0;
  wire line_reg_r3_0_63_0_2_i_4_n_0;
  wire line_reg_r3_0_63_0_2_i_5_n_0;
  wire line_reg_r3_0_63_0_2_n_0;
  wire line_reg_r3_0_63_0_2_n_1;
  wire line_reg_r3_0_63_0_2_n_2;
  wire line_reg_r3_0_63_12_14_n_0;
  wire line_reg_r3_0_63_12_14_n_1;
  wire line_reg_r3_0_63_12_14_n_2;
  wire line_reg_r3_0_63_15_15_n_0;
  wire line_reg_r3_0_63_3_5_n_0;
  wire line_reg_r3_0_63_3_5_n_1;
  wire line_reg_r3_0_63_3_5_n_2;
  wire line_reg_r3_0_63_6_8_n_0;
  wire line_reg_r3_0_63_6_8_n_1;
  wire line_reg_r3_0_63_6_8_n_2;
  wire line_reg_r3_0_63_9_11_n_0;
  wire line_reg_r3_0_63_9_11_n_1;
  wire line_reg_r3_0_63_9_11_n_2;
  wire line_reg_r3_128_191_0_2_n_0;
  wire line_reg_r3_128_191_0_2_n_1;
  wire line_reg_r3_128_191_0_2_n_2;
  wire line_reg_r3_128_191_12_14_n_0;
  wire line_reg_r3_128_191_12_14_n_1;
  wire line_reg_r3_128_191_12_14_n_2;
  wire line_reg_r3_128_191_15_15_n_0;
  wire line_reg_r3_128_191_3_5_n_0;
  wire line_reg_r3_128_191_3_5_n_1;
  wire line_reg_r3_128_191_3_5_n_2;
  wire line_reg_r3_128_191_6_8_n_0;
  wire line_reg_r3_128_191_6_8_n_1;
  wire line_reg_r3_128_191_6_8_n_2;
  wire line_reg_r3_128_191_9_11_n_0;
  wire line_reg_r3_128_191_9_11_n_1;
  wire line_reg_r3_128_191_9_11_n_2;
  wire line_reg_r3_192_255_0_2_n_0;
  wire line_reg_r3_192_255_0_2_n_1;
  wire line_reg_r3_192_255_0_2_n_2;
  wire line_reg_r3_192_255_12_14_n_0;
  wire line_reg_r3_192_255_12_14_n_1;
  wire line_reg_r3_192_255_12_14_n_2;
  wire line_reg_r3_192_255_15_15_n_0;
  wire line_reg_r3_192_255_3_5_n_0;
  wire line_reg_r3_192_255_3_5_n_1;
  wire line_reg_r3_192_255_3_5_n_2;
  wire line_reg_r3_192_255_6_8_n_0;
  wire line_reg_r3_192_255_6_8_n_1;
  wire line_reg_r3_192_255_6_8_n_2;
  wire line_reg_r3_192_255_9_11_n_0;
  wire line_reg_r3_192_255_9_11_n_1;
  wire line_reg_r3_192_255_9_11_n_2;
  wire line_reg_r3_256_319_0_2_n_0;
  wire line_reg_r3_256_319_0_2_n_1;
  wire line_reg_r3_256_319_0_2_n_2;
  wire line_reg_r3_256_319_12_14_n_0;
  wire line_reg_r3_256_319_12_14_n_1;
  wire line_reg_r3_256_319_12_14_n_2;
  wire line_reg_r3_256_319_15_15_n_0;
  wire line_reg_r3_256_319_3_5_n_0;
  wire line_reg_r3_256_319_3_5_n_1;
  wire line_reg_r3_256_319_3_5_n_2;
  wire line_reg_r3_256_319_6_8_n_0;
  wire line_reg_r3_256_319_6_8_n_1;
  wire line_reg_r3_256_319_6_8_n_2;
  wire line_reg_r3_256_319_9_11_n_0;
  wire line_reg_r3_256_319_9_11_n_1;
  wire line_reg_r3_256_319_9_11_n_2;
  wire line_reg_r3_320_383_0_2_n_0;
  wire line_reg_r3_320_383_0_2_n_1;
  wire line_reg_r3_320_383_0_2_n_2;
  wire line_reg_r3_320_383_12_14_n_0;
  wire line_reg_r3_320_383_12_14_n_1;
  wire line_reg_r3_320_383_12_14_n_2;
  wire line_reg_r3_320_383_15_15_n_0;
  wire line_reg_r3_320_383_3_5_n_0;
  wire line_reg_r3_320_383_3_5_n_1;
  wire line_reg_r3_320_383_3_5_n_2;
  wire line_reg_r3_320_383_6_8_n_0;
  wire line_reg_r3_320_383_6_8_n_1;
  wire line_reg_r3_320_383_6_8_n_2;
  wire line_reg_r3_320_383_9_11_n_0;
  wire line_reg_r3_320_383_9_11_n_1;
  wire line_reg_r3_320_383_9_11_n_2;
  wire line_reg_r3_384_447_0_2_n_0;
  wire line_reg_r3_384_447_0_2_n_1;
  wire line_reg_r3_384_447_0_2_n_2;
  wire line_reg_r3_384_447_12_14_n_0;
  wire line_reg_r3_384_447_12_14_n_1;
  wire line_reg_r3_384_447_12_14_n_2;
  wire line_reg_r3_384_447_15_15_n_0;
  wire line_reg_r3_384_447_3_5_n_0;
  wire line_reg_r3_384_447_3_5_n_1;
  wire line_reg_r3_384_447_3_5_n_2;
  wire line_reg_r3_384_447_6_8_n_0;
  wire line_reg_r3_384_447_6_8_n_1;
  wire line_reg_r3_384_447_6_8_n_2;
  wire line_reg_r3_384_447_9_11_n_0;
  wire line_reg_r3_384_447_9_11_n_1;
  wire line_reg_r3_384_447_9_11_n_2;
  wire line_reg_r3_448_511_0_2_n_0;
  wire line_reg_r3_448_511_0_2_n_1;
  wire line_reg_r3_448_511_0_2_n_2;
  wire line_reg_r3_448_511_12_14_n_0;
  wire line_reg_r3_448_511_12_14_n_1;
  wire line_reg_r3_448_511_12_14_n_2;
  wire line_reg_r3_448_511_15_15_n_0;
  wire line_reg_r3_448_511_3_5_n_0;
  wire line_reg_r3_448_511_3_5_n_1;
  wire line_reg_r3_448_511_3_5_n_2;
  wire line_reg_r3_448_511_6_8_n_0;
  wire line_reg_r3_448_511_6_8_n_1;
  wire line_reg_r3_448_511_6_8_n_2;
  wire line_reg_r3_448_511_9_11_n_0;
  wire line_reg_r3_448_511_9_11_n_1;
  wire line_reg_r3_448_511_9_11_n_2;
  wire line_reg_r3_512_575_0_2_n_0;
  wire line_reg_r3_512_575_0_2_n_1;
  wire line_reg_r3_512_575_0_2_n_2;
  wire line_reg_r3_512_575_12_14_n_0;
  wire line_reg_r3_512_575_12_14_n_1;
  wire line_reg_r3_512_575_12_14_n_2;
  wire line_reg_r3_512_575_15_15_n_0;
  wire line_reg_r3_512_575_3_5_n_0;
  wire line_reg_r3_512_575_3_5_n_1;
  wire line_reg_r3_512_575_3_5_n_2;
  wire line_reg_r3_512_575_6_8_n_0;
  wire line_reg_r3_512_575_6_8_n_1;
  wire line_reg_r3_512_575_6_8_n_2;
  wire line_reg_r3_512_575_9_11_n_0;
  wire line_reg_r3_512_575_9_11_n_1;
  wire line_reg_r3_512_575_9_11_n_2;
  wire line_reg_r3_576_639_0_2_n_0;
  wire line_reg_r3_576_639_0_2_n_1;
  wire line_reg_r3_576_639_0_2_n_2;
  wire line_reg_r3_576_639_12_14_n_0;
  wire line_reg_r3_576_639_12_14_n_1;
  wire line_reg_r3_576_639_12_14_n_2;
  wire line_reg_r3_576_639_15_15_n_0;
  wire line_reg_r3_576_639_3_5_n_0;
  wire line_reg_r3_576_639_3_5_n_1;
  wire line_reg_r3_576_639_3_5_n_2;
  wire line_reg_r3_576_639_6_8_n_0;
  wire line_reg_r3_576_639_6_8_n_1;
  wire line_reg_r3_576_639_6_8_n_2;
  wire line_reg_r3_576_639_9_11_n_0;
  wire line_reg_r3_576_639_9_11_n_1;
  wire line_reg_r3_576_639_9_11_n_2;
  wire line_reg_r3_64_127_0_2_n_0;
  wire line_reg_r3_64_127_0_2_n_1;
  wire line_reg_r3_64_127_0_2_n_2;
  wire line_reg_r3_64_127_12_14_n_0;
  wire line_reg_r3_64_127_12_14_n_1;
  wire line_reg_r3_64_127_12_14_n_2;
  wire line_reg_r3_64_127_15_15_n_0;
  wire line_reg_r3_64_127_3_5_n_0;
  wire line_reg_r3_64_127_3_5_n_1;
  wire line_reg_r3_64_127_3_5_n_2;
  wire line_reg_r3_64_127_6_8_n_0;
  wire line_reg_r3_64_127_6_8_n_1;
  wire line_reg_r3_64_127_6_8_n_2;
  wire line_reg_r3_64_127_9_11_n_0;
  wire line_reg_r3_64_127_9_11_n_1;
  wire line_reg_r3_64_127_9_11_n_2;
  wire \mult1_reg[0][8]_i_110_n_0 ;
  wire \mult1_reg[0][8]_i_111_n_0 ;
  wire \mult1_reg[0][8]_i_112_n_0 ;
  wire \mult1_reg[0][8]_i_113_n_0 ;
  wire \mult1_reg[0][8]_i_126_n_0 ;
  wire \mult1_reg[0][8]_i_127_n_0 ;
  wire \mult1_reg[0][8]_i_128_n_0 ;
  wire \mult1_reg[0][8]_i_129_n_0 ;
  wire \mult1_reg[0][8]_i_142_n_0 ;
  wire \mult1_reg[0][8]_i_143_n_0 ;
  wire \mult1_reg[0][8]_i_144_n_0 ;
  wire \mult1_reg[0][8]_i_145_n_0 ;
  wire \mult1_reg[0][8]_i_32_n_0 ;
  wire \mult1_reg[0][8]_i_33_n_0 ;
  wire \mult1_reg[0][8]_i_40_n_0 ;
  wire \mult1_reg[0][8]_i_41_n_0 ;
  wire \mult1_reg[0][8]_i_48_n_0 ;
  wire \mult1_reg[0][8]_i_49_n_0 ;
  wire \mult1_reg[0][8]_i_56_n_0 ;
  wire \mult1_reg[0][8]_i_57_n_0 ;
  wire \mult1_reg[0][8]_i_64_n_0 ;
  wire \mult1_reg[0][8]_i_65_n_0 ;
  wire \mult1_reg[0][8]_i_78_n_0 ;
  wire \mult1_reg[0][8]_i_79_n_0 ;
  wire \mult1_reg[0][8]_i_80_n_0 ;
  wire \mult1_reg[0][8]_i_81_n_0 ;
  wire \mult1_reg[0][8]_i_94_n_0 ;
  wire \mult1_reg[0][8]_i_95_n_0 ;
  wire \mult1_reg[0][8]_i_96_n_0 ;
  wire \mult1_reg[0][8]_i_97_n_0 ;
  wire \mult1_reg[1][8]_i_107_n_0 ;
  wire \mult1_reg[1][8]_i_108_n_0 ;
  wire \mult1_reg[1][8]_i_109_n_0 ;
  wire \mult1_reg[1][8]_i_110_n_0 ;
  wire \mult1_reg[1][8]_i_123_n_0 ;
  wire \mult1_reg[1][8]_i_124_n_0 ;
  wire \mult1_reg[1][8]_i_125_n_0 ;
  wire \mult1_reg[1][8]_i_126_n_0 ;
  wire \mult1_reg[1][8]_i_139_n_0 ;
  wire \mult1_reg[1][8]_i_140_n_0 ;
  wire \mult1_reg[1][8]_i_141_n_0 ;
  wire \mult1_reg[1][8]_i_142_n_0 ;
  wire \mult1_reg[1][8]_i_155_n_0 ;
  wire \mult1_reg[1][8]_i_156_n_0 ;
  wire \mult1_reg[1][8]_i_157_n_0 ;
  wire \mult1_reg[1][8]_i_158_n_0 ;
  wire \mult1_reg[1][8]_i_171_n_0 ;
  wire \mult1_reg[1][8]_i_172_n_0 ;
  wire \mult1_reg[1][8]_i_173_n_0 ;
  wire \mult1_reg[1][8]_i_174_n_0 ;
  wire \mult1_reg[1][8]_i_37_n_0 ;
  wire \mult1_reg[1][8]_i_38_n_0 ;
  wire \mult1_reg[1][8]_i_45_n_0 ;
  wire \mult1_reg[1][8]_i_46_n_0 ;
  wire \mult1_reg[1][8]_i_53_n_0 ;
  wire \mult1_reg[1][8]_i_54_n_0 ;
  wire \mult1_reg[1][8]_i_61_n_0 ;
  wire \mult1_reg[1][8]_i_62_n_0 ;
  wire \mult1_reg[1][8]_i_69_n_0 ;
  wire \mult1_reg[1][8]_i_70_n_0 ;
  wire \mult1_reg[1][8]_i_77_n_0 ;
  wire \mult1_reg[1][8]_i_78_n_0 ;
  wire \mult1_reg[1][8]_i_91_n_0 ;
  wire \mult1_reg[1][8]_i_92_n_0 ;
  wire \mult1_reg[1][8]_i_93_n_0 ;
  wire \mult1_reg[1][8]_i_94_n_0 ;
  wire \mult1_reg[2][8]_i_110_n_0 ;
  wire \mult1_reg[2][8]_i_111_n_0 ;
  wire \mult1_reg[2][8]_i_112_n_0 ;
  wire \mult1_reg[2][8]_i_113_n_0 ;
  wire \mult1_reg[2][8]_i_126_n_0 ;
  wire \mult1_reg[2][8]_i_127_n_0 ;
  wire \mult1_reg[2][8]_i_128_n_0 ;
  wire \mult1_reg[2][8]_i_129_n_0 ;
  wire \mult1_reg[2][8]_i_142_n_0 ;
  wire \mult1_reg[2][8]_i_143_n_0 ;
  wire \mult1_reg[2][8]_i_144_n_0 ;
  wire \mult1_reg[2][8]_i_145_n_0 ;
  wire \mult1_reg[2][8]_i_158_n_0 ;
  wire \mult1_reg[2][8]_i_159_n_0 ;
  wire \mult1_reg[2][8]_i_160_n_0 ;
  wire \mult1_reg[2][8]_i_161_n_0 ;
  wire \mult1_reg[2][8]_i_35_n_0 ;
  wire \mult1_reg[2][8]_i_36_n_0 ;
  wire \mult1_reg[2][8]_i_37_n_0 ;
  wire \mult1_reg[2][8]_i_44_n_0 ;
  wire \mult1_reg[2][8]_i_45_n_0 ;
  wire \mult1_reg[2][8]_i_52_n_0 ;
  wire \mult1_reg[2][8]_i_53_n_0 ;
  wire \mult1_reg[2][8]_i_60_n_0 ;
  wire \mult1_reg[2][8]_i_61_n_0 ;
  wire \mult1_reg[2][8]_i_68_n_0 ;
  wire \mult1_reg[2][8]_i_69_n_0 ;
  wire \mult1_reg[2][8]_i_91_n_0 ;
  wire \mult1_reg[2][8]_i_92_n_0 ;
  wire \mult1_reg[2][8]_i_93_n_0 ;
  wire \mult1_reg[2][8]_i_94_n_0 ;
  wire \mult1_reg[2][8]_i_95_n_0 ;
  wire \mult1_reg[2][8]_i_96_n_0 ;
  wire \mult1_reg[2][8]_i_97_n_0 ;
  wire \mult[0][3][1]_i_6_n_0 ;
  wire \mult[0][3][1]_i_7_n_0 ;
  wire \mult[0][3][1]_i_8_0 ;
  wire \mult[0][3][1]_i_8_n_0 ;
  wire \mult[0][3][2]_i_6_n_0 ;
  wire \mult[0][3][2]_i_7_n_0 ;
  wire \mult[0][3][2]_i_8_n_0 ;
  wire \mult[0][3][3]_i_6_n_0 ;
  wire \mult[0][3][3]_i_7_n_0 ;
  wire \mult[0][3][3]_i_8_n_0 ;
  wire \mult[0][3][4]_i_6_n_0 ;
  wire \mult[0][3][4]_i_7_n_0 ;
  wire \mult[0][3][4]_i_8_0 ;
  wire \mult[0][3][4]_i_8_1 ;
  wire \mult[0][3][4]_i_8_2 ;
  wire \mult[0][3][4]_i_8_n_0 ;
  wire \mult[0][3][5]_i_6_n_0 ;
  wire \mult[0][3][5]_i_7_n_0 ;
  wire \mult[0][3][5]_i_8_n_0 ;
  wire \mult[0][4][2]_i_14_n_0 ;
  wire \mult[0][4][2]_i_15_n_0 ;
  wire \mult[0][4][2]_i_16_n_0 ;
  wire \mult[0][4][2]_i_17_n_0 ;
  wire \mult[0][4][2]_i_6_n_0 ;
  wire \mult[0][4][2]_i_7_n_0 ;
  wire \mult[0][4][3]_i_14_n_0 ;
  wire \mult[0][4][3]_i_15_n_0 ;
  wire \mult[0][4][3]_i_16_n_0 ;
  wire \mult[0][4][3]_i_17_n_0 ;
  wire \mult[0][4][3]_i_6_n_0 ;
  wire \mult[0][4][3]_i_7_n_0 ;
  wire \mult[0][4][4]_i_14_n_0 ;
  wire \mult[0][4][4]_i_15_n_0 ;
  wire \mult[0][4][4]_i_16_n_0 ;
  wire \mult[0][4][4]_i_17_n_0 ;
  wire \mult[0][4][4]_i_6_n_0 ;
  wire \mult[0][4][4]_i_7_n_0 ;
  wire \mult[0][4][5]_i_14_n_0 ;
  wire \mult[0][4][5]_i_15_n_0 ;
  wire \mult[0][4][5]_i_16_n_0 ;
  wire \mult[0][4][5]_i_17_n_0 ;
  wire \mult[0][4][5]_i_6_n_0 ;
  wire \mult[0][4][5]_i_7_n_0 ;
  wire \mult[0][4][6]_i_14_n_0 ;
  wire \mult[0][4][6]_i_15_n_0 ;
  wire \mult[0][4][6]_i_16_n_0 ;
  wire \mult[0][4][6]_i_17_n_0 ;
  wire \mult[0][4][6]_i_6_n_0 ;
  wire \mult[0][4][6]_i_7_n_0 ;
  wire \mult[1][3][1]_i_6_n_0 ;
  wire \mult[1][3][1]_i_7_n_0 ;
  wire \mult[1][3][1]_i_8_0 ;
  wire \mult[1][3][1]_i_8_1 ;
  wire \mult[1][3][1]_i_8_n_0 ;
  wire \mult[1][3][2]_i_6_n_0 ;
  wire \mult[1][3][2]_i_7_n_0 ;
  wire \mult[1][3][2]_i_8_n_0 ;
  wire \mult[1][3][3]_i_6_n_0 ;
  wire \mult[1][3][3]_i_7_n_0 ;
  wire \mult[1][3][3]_i_8_n_0 ;
  wire \mult[1][3][4]_i_6_n_0 ;
  wire \mult[1][3][4]_i_7_n_0 ;
  wire \mult[1][3][4]_i_8_0 ;
  wire \mult[1][3][4]_i_8_1 ;
  wire \mult[1][3][4]_i_8_2 ;
  wire \mult[1][3][4]_i_8_n_0 ;
  wire \mult[1][3][5]_i_6_n_0 ;
  wire \mult[1][3][5]_i_7_n_0 ;
  wire \mult[1][3][5]_i_8_n_0 ;
  wire \mult[1][3][6]_i_6_n_0 ;
  wire \mult[1][3][6]_i_7_n_0 ;
  wire \mult[1][3][6]_i_8_n_0 ;
  wire \mult[1][4][2]_i_14_n_0 ;
  wire \mult[1][4][2]_i_15_n_0 ;
  wire \mult[1][4][2]_i_16_n_0 ;
  wire \mult[1][4][2]_i_17_n_0 ;
  wire \mult[1][4][2]_i_6_n_0 ;
  wire \mult[1][4][2]_i_7_n_0 ;
  wire \mult[1][4][3]_i_14_n_0 ;
  wire \mult[1][4][3]_i_15_n_0 ;
  wire \mult[1][4][3]_i_16_n_0 ;
  wire \mult[1][4][3]_i_17_n_0 ;
  wire \mult[1][4][3]_i_6_n_0 ;
  wire \mult[1][4][3]_i_7_n_0 ;
  wire \mult[1][4][4]_i_14_n_0 ;
  wire \mult[1][4][4]_i_15_n_0 ;
  wire \mult[1][4][4]_i_16_n_0 ;
  wire \mult[1][4][4]_i_17_n_0 ;
  wire \mult[1][4][4]_i_6_n_0 ;
  wire \mult[1][4][4]_i_7_n_0 ;
  wire \mult[1][4][5]_i_14_n_0 ;
  wire \mult[1][4][5]_i_15_n_0 ;
  wire \mult[1][4][5]_i_16_n_0 ;
  wire \mult[1][4][5]_i_17_n_0 ;
  wire \mult[1][4][5]_i_6_n_0 ;
  wire \mult[1][4][5]_i_7_n_0 ;
  wire \mult[1][4][6]_i_14_n_0 ;
  wire \mult[1][4][6]_i_15_n_0 ;
  wire \mult[1][4][6]_i_16_n_0 ;
  wire \mult[1][4][6]_i_17_n_0 ;
  wire \mult[1][4][6]_i_6_n_0 ;
  wire \mult[1][4][6]_i_7_n_0 ;
  wire \mult[1][4][7]_i_14_n_0 ;
  wire \mult[1][4][7]_i_15_n_0 ;
  wire \mult[1][4][7]_i_16_n_0 ;
  wire \mult[1][4][7]_i_17_n_0 ;
  wire \mult[1][4][7]_i_6_n_0 ;
  wire \mult[1][4][7]_i_7_n_0 ;
  wire \mult[2][3][1]_i_6_n_0 ;
  wire \mult[2][3][1]_i_7_n_0 ;
  wire \mult[2][3][1]_i_8_n_0 ;
  wire \mult[2][3][2]_i_6_n_0 ;
  wire \mult[2][3][2]_i_7_n_0 ;
  wire \mult[2][3][2]_i_8_n_0 ;
  wire \mult[2][3][3]_i_6_n_0 ;
  wire \mult[2][3][3]_i_7_n_0 ;
  wire \mult[2][3][3]_i_8_0 ;
  wire \mult[2][3][3]_i_8_1 ;
  wire \mult[2][3][3]_i_8_2 ;
  wire \mult[2][3][3]_i_8_n_0 ;
  wire \mult[2][3][4]_i_6_n_0 ;
  wire \mult[2][3][4]_i_7_n_0 ;
  wire \mult[2][3][4]_i_8_n_0 ;
  wire \mult[2][3][5]_i_6_n_0 ;
  wire \mult[2][3][5]_i_7_n_0 ;
  wire \mult[2][3][5]_i_8_n_0 ;
  wire \mult[2][4][2]_i_14_n_0 ;
  wire \mult[2][4][2]_i_15_n_0 ;
  wire \mult[2][4][2]_i_16_n_0 ;
  wire \mult[2][4][2]_i_17_n_0 ;
  wire \mult[2][4][2]_i_6_n_0 ;
  wire \mult[2][4][2]_i_7_n_0 ;
  wire \mult[2][4][3]_i_14_n_0 ;
  wire \mult[2][4][3]_i_15_n_0 ;
  wire \mult[2][4][3]_i_16_n_0 ;
  wire \mult[2][4][3]_i_17_n_0 ;
  wire \mult[2][4][3]_i_6_n_0 ;
  wire \mult[2][4][3]_i_7_n_0 ;
  wire \mult[2][4][4]_i_14_n_0 ;
  wire \mult[2][4][4]_i_15_n_0 ;
  wire \mult[2][4][4]_i_16_n_0 ;
  wire \mult[2][4][4]_i_17_n_0 ;
  wire \mult[2][4][4]_i_6_n_0 ;
  wire \mult[2][4][4]_i_7_n_0 ;
  wire \mult[2][4][5]_i_14_n_0 ;
  wire \mult[2][4][5]_i_15_n_0 ;
  wire \mult[2][4][5]_i_16_n_0 ;
  wire \mult[2][4][5]_i_17_n_0 ;
  wire \mult[2][4][5]_i_6_n_0 ;
  wire \mult[2][4][5]_i_7_n_0 ;
  wire \mult[2][4][6]_i_18_n_0 ;
  wire \mult[2][4][6]_i_19_n_0 ;
  wire \mult[2][4][6]_i_20_n_0 ;
  wire \mult[2][4][6]_i_21_n_0 ;
  wire \mult[2][4][6]_i_22_n_0 ;
  wire \mult[2][4][6]_i_6_n_0 ;
  wire \mult[2][4][6]_i_7_n_0 ;
  wire \mult[2][4][6]_i_8_n_0 ;
  wire \mult_reg[0][3] ;
  wire \mult_reg[0][3]_0 ;
  wire \mult_reg[0][3]_1 ;
  wire \mult_reg[0][3]_10 ;
  wire \mult_reg[0][3]_11 ;
  wire \mult_reg[0][3]_12 ;
  wire \mult_reg[0][3]_13 ;
  wire \mult_reg[0][3]_2 ;
  wire \mult_reg[0][3]_3 ;
  wire \mult_reg[0][3]_4 ;
  wire \mult_reg[0][3]_5 ;
  wire \mult_reg[0][3]_6 ;
  wire \mult_reg[0][3]_7 ;
  wire \mult_reg[0][3]_8 ;
  wire \mult_reg[0][3]_9 ;
  wire \mult_reg[0][4][2] ;
  wire \mult_reg[0][4][2]_0 ;
  wire \mult_reg[0][4][2]_1 ;
  wire \mult_reg[0][4][3] ;
  wire \mult_reg[0][4][3]_0 ;
  wire \mult_reg[0][4][3]_1 ;
  wire \mult_reg[0][4][4] ;
  wire \mult_reg[0][4][4]_0 ;
  wire \mult_reg[0][4][4]_1 ;
  wire \mult_reg[0][4][5] ;
  wire \mult_reg[0][4][5]_0 ;
  wire \mult_reg[0][4][5]_1 ;
  wire \mult_reg[0][4][6] ;
  wire \mult_reg[0][4][6]_0 ;
  wire \mult_reg[0][4][6]_1 ;
  wire \mult_reg[0][5][1] ;
  wire \mult_reg[0][5][1]_0 ;
  wire \mult_reg[0][5][1]_1 ;
  wire \mult_reg[0][5][2] ;
  wire \mult_reg[0][5][2]_0 ;
  wire \mult_reg[0][5][2]_1 ;
  wire \mult_reg[0][5][3] ;
  wire \mult_reg[0][5][3]_0 ;
  wire \mult_reg[0][5][3]_1 ;
  wire \mult_reg[0][5][4] ;
  wire \mult_reg[0][5][4]_0 ;
  wire \mult_reg[0][5][4]_1 ;
  wire \mult_reg[0][5][5] ;
  wire \mult_reg[0][5][5]_0 ;
  wire \mult_reg[0][5][5]_1 ;
  wire \mult_reg[1][3] ;
  wire \mult_reg[1][3]_0 ;
  wire \mult_reg[1][3]_1 ;
  wire \mult_reg[1][3]_10 ;
  wire \mult_reg[1][3]_11 ;
  wire \mult_reg[1][3]_12 ;
  wire \mult_reg[1][3]_13 ;
  wire \mult_reg[1][3]_14 ;
  wire \mult_reg[1][3]_15 ;
  wire \mult_reg[1][3]_16 ;
  wire \mult_reg[1][3]_2 ;
  wire \mult_reg[1][3]_3 ;
  wire \mult_reg[1][3]_4 ;
  wire \mult_reg[1][3]_5 ;
  wire \mult_reg[1][3]_6 ;
  wire \mult_reg[1][3]_7 ;
  wire \mult_reg[1][3]_8 ;
  wire \mult_reg[1][3]_9 ;
  wire \mult_reg[1][4][2] ;
  wire \mult_reg[1][4][2]_0 ;
  wire \mult_reg[1][4][2]_1 ;
  wire \mult_reg[1][4][3] ;
  wire \mult_reg[1][4][3]_0 ;
  wire \mult_reg[1][4][3]_1 ;
  wire \mult_reg[1][4][4] ;
  wire \mult_reg[1][4][4]_0 ;
  wire \mult_reg[1][4][4]_1 ;
  wire \mult_reg[1][4][5] ;
  wire \mult_reg[1][4][5]_0 ;
  wire \mult_reg[1][4][5]_1 ;
  wire \mult_reg[1][4][6] ;
  wire \mult_reg[1][4][6]_0 ;
  wire \mult_reg[1][4][6]_1 ;
  wire \mult_reg[1][4][7] ;
  wire \mult_reg[1][4][7]_0 ;
  wire \mult_reg[1][4][7]_1 ;
  wire \mult_reg[1][5][1] ;
  wire \mult_reg[1][5][1]_0 ;
  wire \mult_reg[1][5][1]_1 ;
  wire \mult_reg[1][5][2] ;
  wire \mult_reg[1][5][2]_0 ;
  wire \mult_reg[1][5][2]_1 ;
  wire \mult_reg[1][5][3] ;
  wire \mult_reg[1][5][3]_0 ;
  wire \mult_reg[1][5][3]_1 ;
  wire \mult_reg[1][5][4] ;
  wire \mult_reg[1][5][4]_0 ;
  wire \mult_reg[1][5][4]_1 ;
  wire \mult_reg[1][5][5] ;
  wire \mult_reg[1][5][5]_0 ;
  wire \mult_reg[1][5][5]_1 ;
  wire \mult_reg[1][5][6] ;
  wire \mult_reg[1][5][6]_0 ;
  wire \mult_reg[1][5][6]_1 ;
  wire \mult_reg[2][3] ;
  wire \mult_reg[2][3]_0 ;
  wire \mult_reg[2][3]_1 ;
  wire \mult_reg[2][3]_10 ;
  wire \mult_reg[2][3]_11 ;
  wire \mult_reg[2][3]_12 ;
  wire \mult_reg[2][3]_13 ;
  wire \mult_reg[2][3]_2 ;
  wire \mult_reg[2][3]_3 ;
  wire \mult_reg[2][3]_4 ;
  wire \mult_reg[2][3]_5 ;
  wire \mult_reg[2][3]_6 ;
  wire \mult_reg[2][3]_7 ;
  wire \mult_reg[2][3]_8 ;
  wire \mult_reg[2][3]_9 ;
  wire \mult_reg[2][4][2] ;
  wire \mult_reg[2][4][2]_0 ;
  wire \mult_reg[2][4][2]_1 ;
  wire \mult_reg[2][4][3] ;
  wire \mult_reg[2][4][3]_0 ;
  wire \mult_reg[2][4][3]_1 ;
  wire \mult_reg[2][4][4] ;
  wire \mult_reg[2][4][4]_0 ;
  wire \mult_reg[2][4][4]_1 ;
  wire \mult_reg[2][4][5] ;
  wire \mult_reg[2][4][5]_0 ;
  wire \mult_reg[2][4][5]_1 ;
  wire \mult_reg[2][4][6] ;
  wire \mult_reg[2][4][6]_0 ;
  wire \mult_reg[2][4][6]_1 ;
  wire \mult_reg[2][5][1] ;
  wire \mult_reg[2][5][1]_0 ;
  wire \mult_reg[2][5][1]_1 ;
  wire \mult_reg[2][5][2] ;
  wire \mult_reg[2][5][2]_0 ;
  wire \mult_reg[2][5][2]_1 ;
  wire \mult_reg[2][5][3] ;
  wire \mult_reg[2][5][3]_0 ;
  wire \mult_reg[2][5][3]_1 ;
  wire \mult_reg[2][5][4] ;
  wire \mult_reg[2][5][4]_0 ;
  wire \mult_reg[2][5][4]_1 ;
  wire \mult_reg[2][5][5] ;
  wire \mult_reg[2][5][5]_0 ;
  wire \mult_reg[2][5][5]_1 ;
  wire [15:0]o_data0;
  wire [15:0]o_data01_out;
  wire [15:0]o_data03_out;
  wire [47:0]pixel_data;
  wire \rdPntr[10]_i_2_n_0 ;
  wire \rdPntr[10]_i_3_n_0 ;
  wire \rdPntr[6]_i_1_n_0 ;
  wire \rdPntr[6]_i_2_n_0 ;
  wire \rdPntr[7]_i_1_n_0 ;
  wire \rdPntr[8]_i_1_n_0 ;
  wire \rdPntr[9]_i_1_n_0 ;
  wire \rdPntr_reg[0]_rep__0_n_0 ;
  wire \rdPntr_reg[0]_rep__1_0 ;
  wire \rdPntr_reg[0]_rep__1_n_0 ;
  wire \rdPntr_reg[0]_rep_n_0 ;
  wire \rdPntr_reg_n_0_[0] ;
  wire \rdPntr_reg_n_0_[10] ;
  wire \rdPntr_reg_n_0_[1] ;
  wire \rdPntr_reg_n_0_[2] ;
  wire \rdPntr_reg_n_0_[3] ;
  wire \rdPntr_reg_n_0_[4] ;
  wire \rdPntr_reg_n_0_[5] ;
  wire [9:6]rdPntr_reg_rep__0;
  wire someport;
  wire \wrPntr[0]_i_1_n_0 ;
  wire \wrPntr[10]_i_1__2_n_0 ;
  wire \wrPntr[10]_i_2_n_0 ;
  wire \wrPntr[10]_i_3_n_0 ;
  wire \wrPntr[1]_i_1_n_0 ;
  wire \wrPntr[2]_i_1_n_0 ;
  wire \wrPntr[3]_i_1_n_0 ;
  wire \wrPntr[4]_i_1_n_0 ;
  wire \wrPntr[5]_i_1_n_0 ;
  wire \wrPntr[6]_i_1_n_0 ;
  wire \wrPntr[6]_i_2_n_0 ;
  wire \wrPntr[7]_i_1_n_0 ;
  wire \wrPntr[8]_i_1_n_0 ;
  wire \wrPntr[9]_i_1_n_0 ;
  wire \wrPntr_reg_n_0_[0] ;
  wire \wrPntr_reg_n_0_[10] ;
  wire \wrPntr_reg_n_0_[1] ;
  wire \wrPntr_reg_n_0_[2] ;
  wire \wrPntr_reg_n_0_[3] ;
  wire \wrPntr_reg_n_0_[4] ;
  wire \wrPntr_reg_n_0_[5] ;
  wire \wrPntr_reg_n_0_[6] ;
  wire \wrPntr_reg_n_0_[7] ;
  wire \wrPntr_reg_n_0_[8] ;
  wire \wrPntr_reg_n_0_[9] ;
  wire NLW_line_reg_r1_0_63_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_0_63_12_14_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_0_63_15_15_SPO_UNCONNECTED;
  wire NLW_line_reg_r1_0_63_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_0_63_6_8_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_0_63_9_11_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_128_191_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_128_191_12_14_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_128_191_15_15_SPO_UNCONNECTED;
  wire NLW_line_reg_r1_128_191_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_128_191_6_8_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_128_191_9_11_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_192_255_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_192_255_12_14_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_192_255_15_15_SPO_UNCONNECTED;
  wire NLW_line_reg_r1_192_255_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_192_255_6_8_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_192_255_9_11_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_256_319_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_256_319_12_14_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_256_319_15_15_SPO_UNCONNECTED;
  wire NLW_line_reg_r1_256_319_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_256_319_6_8_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_256_319_9_11_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_320_383_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_320_383_12_14_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_320_383_15_15_SPO_UNCONNECTED;
  wire NLW_line_reg_r1_320_383_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_320_383_6_8_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_320_383_9_11_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_384_447_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_384_447_12_14_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_384_447_15_15_SPO_UNCONNECTED;
  wire NLW_line_reg_r1_384_447_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_384_447_6_8_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_384_447_9_11_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_448_511_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_448_511_12_14_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_448_511_15_15_SPO_UNCONNECTED;
  wire NLW_line_reg_r1_448_511_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_448_511_6_8_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_448_511_9_11_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_512_575_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_512_575_12_14_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_512_575_15_15_SPO_UNCONNECTED;
  wire NLW_line_reg_r1_512_575_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_512_575_6_8_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_512_575_9_11_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_576_639_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_576_639_12_14_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_576_639_15_15_SPO_UNCONNECTED;
  wire NLW_line_reg_r1_576_639_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_576_639_6_8_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_576_639_9_11_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_64_127_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_64_127_12_14_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_64_127_15_15_SPO_UNCONNECTED;
  wire NLW_line_reg_r1_64_127_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_64_127_6_8_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_64_127_9_11_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_0_63_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_0_63_12_14_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_0_63_15_15_SPO_UNCONNECTED;
  wire NLW_line_reg_r2_0_63_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_0_63_6_8_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_0_63_9_11_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_128_191_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_128_191_12_14_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_128_191_15_15_SPO_UNCONNECTED;
  wire NLW_line_reg_r2_128_191_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_128_191_6_8_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_128_191_9_11_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_192_255_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_192_255_12_14_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_192_255_15_15_SPO_UNCONNECTED;
  wire NLW_line_reg_r2_192_255_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_192_255_6_8_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_192_255_9_11_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_256_319_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_256_319_12_14_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_256_319_15_15_SPO_UNCONNECTED;
  wire NLW_line_reg_r2_256_319_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_256_319_6_8_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_256_319_9_11_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_320_383_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_320_383_12_14_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_320_383_15_15_SPO_UNCONNECTED;
  wire NLW_line_reg_r2_320_383_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_320_383_6_8_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_320_383_9_11_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_384_447_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_384_447_12_14_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_384_447_15_15_SPO_UNCONNECTED;
  wire NLW_line_reg_r2_384_447_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_384_447_6_8_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_384_447_9_11_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_448_511_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_448_511_12_14_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_448_511_15_15_SPO_UNCONNECTED;
  wire NLW_line_reg_r2_448_511_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_448_511_6_8_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_448_511_9_11_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_512_575_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_512_575_12_14_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_512_575_15_15_SPO_UNCONNECTED;
  wire NLW_line_reg_r2_512_575_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_512_575_6_8_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_512_575_9_11_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_576_639_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_576_639_12_14_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_576_639_15_15_SPO_UNCONNECTED;
  wire NLW_line_reg_r2_576_639_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_576_639_6_8_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_576_639_9_11_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_64_127_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_64_127_12_14_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_64_127_15_15_SPO_UNCONNECTED;
  wire NLW_line_reg_r2_64_127_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_64_127_6_8_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_64_127_9_11_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_0_63_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_0_63_12_14_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_0_63_15_15_SPO_UNCONNECTED;
  wire NLW_line_reg_r3_0_63_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_0_63_6_8_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_0_63_9_11_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_128_191_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_128_191_12_14_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_128_191_15_15_SPO_UNCONNECTED;
  wire NLW_line_reg_r3_128_191_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_128_191_6_8_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_128_191_9_11_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_192_255_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_192_255_12_14_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_192_255_15_15_SPO_UNCONNECTED;
  wire NLW_line_reg_r3_192_255_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_192_255_6_8_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_192_255_9_11_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_256_319_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_256_319_12_14_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_256_319_15_15_SPO_UNCONNECTED;
  wire NLW_line_reg_r3_256_319_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_256_319_6_8_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_256_319_9_11_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_320_383_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_320_383_12_14_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_320_383_15_15_SPO_UNCONNECTED;
  wire NLW_line_reg_r3_320_383_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_320_383_6_8_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_320_383_9_11_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_384_447_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_384_447_12_14_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_384_447_15_15_SPO_UNCONNECTED;
  wire NLW_line_reg_r3_384_447_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_384_447_6_8_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_384_447_9_11_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_448_511_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_448_511_12_14_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_448_511_15_15_SPO_UNCONNECTED;
  wire NLW_line_reg_r3_448_511_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_448_511_6_8_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_448_511_9_11_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_512_575_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_512_575_12_14_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_512_575_15_15_SPO_UNCONNECTED;
  wire NLW_line_reg_r3_512_575_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_512_575_6_8_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_512_575_9_11_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_576_639_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_576_639_12_14_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_576_639_15_15_SPO_UNCONNECTED;
  wire NLW_line_reg_r3_576_639_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_576_639_6_8_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_576_639_9_11_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_64_127_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_64_127_12_14_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_64_127_15_15_SPO_UNCONNECTED;
  wire NLW_line_reg_r3_64_127_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_64_127_6_8_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_64_127_9_11_DOD_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r1_0_63_0_2
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(\mult[2][3][3]_i_8_0 ),
        .DIB(\mult[2][3][3]_i_8_1 ),
        .DIC(\mult[2][3][3]_i_8_2 ),
        .DID(1'b0),
        .DOA(line_reg_r1_0_63_0_2_n_0),
        .DOB(line_reg_r1_0_63_0_2_n_1),
        .DOC(line_reg_r1_0_63_0_2_n_2),
        .DOD(NLW_line_reg_r1_0_63_0_2_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_0_63_0_2_i_1_n_0));
  LUT5 #(
    .INIT(32'h00000002)) 
    line_reg_r1_0_63_0_2_i_1
       (.I0(\wrPntr[10]_i_1__2_n_0 ),
        .I1(\wrPntr_reg_n_0_[7] ),
        .I2(\wrPntr_reg_n_0_[6] ),
        .I3(\wrPntr_reg_n_0_[9] ),
        .I4(\wrPntr_reg_n_0_[8] ),
        .O(line_reg_r1_0_63_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M line_reg_r1_0_63_12_14
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__0_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__0_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__0_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(\mult[0][3][4]_i_8_0 ),
        .DIB(\mult[0][3][4]_i_8_1 ),
        .DIC(\mult[0][3][4]_i_8_2 ),
        .DID(1'b0),
        .DOA(line_reg_r1_0_63_12_14_n_0),
        .DOB(line_reg_r1_0_63_12_14_n_1),
        .DOC(line_reg_r1_0_63_12_14_n_2),
        .DOD(NLW_line_reg_r1_0_63_12_14_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_0_63_0_2_i_1_n_0));
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1D line_reg_r1_0_63_15_15
       (.A0(\wrPntr_reg_n_0_[0] ),
        .A1(\wrPntr_reg_n_0_[1] ),
        .A2(\wrPntr_reg_n_0_[2] ),
        .A3(\wrPntr_reg_n_0_[3] ),
        .A4(\wrPntr_reg_n_0_[4] ),
        .A5(\wrPntr_reg_n_0_[5] ),
        .D(1'b0),
        .DPO(line_reg_r1_0_63_15_15_n_0),
        .DPRA0(\rdPntr_reg[0]_rep__0_n_0 ),
        .DPRA1(\rdPntr_reg_n_0_[1] ),
        .DPRA2(\rdPntr_reg_n_0_[2] ),
        .DPRA3(\rdPntr_reg_n_0_[3] ),
        .DPRA4(\rdPntr_reg_n_0_[4] ),
        .DPRA5(\rdPntr_reg_n_0_[5] ),
        .SPO(NLW_line_reg_r1_0_63_15_15_SPO_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_0_63_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r1_0_63_3_5
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(\mult[1][3][1]_i_8_0 ),
        .DIB(1'b0),
        .DIC(\mult[1][3][1]_i_8_1 ),
        .DID(1'b0),
        .DOA(line_reg_r1_0_63_3_5_n_0),
        .DOB(line_reg_r1_0_63_3_5_n_1),
        .DOC(line_reg_r1_0_63_3_5_n_2),
        .DOD(NLW_line_reg_r1_0_63_3_5_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_0_63_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M line_reg_r1_0_63_6_8
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(\mult[1][3][4]_i_8_0 ),
        .DIB(\mult[1][3][4]_i_8_1 ),
        .DIC(\mult[1][3][4]_i_8_2 ),
        .DID(1'b0),
        .DOA(line_reg_r1_0_63_6_8_n_0),
        .DOB(line_reg_r1_0_63_6_8_n_1),
        .DOC(line_reg_r1_0_63_6_8_n_2),
        .DOD(NLW_line_reg_r1_0_63_6_8_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_0_63_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M line_reg_r1_0_63_9_11
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(1'b0),
        .DIB(1'b0),
        .DIC(\mult[0][3][1]_i_8_0 ),
        .DID(1'b0),
        .DOA(line_reg_r1_0_63_9_11_n_0),
        .DOB(line_reg_r1_0_63_9_11_n_1),
        .DOC(line_reg_r1_0_63_9_11_n_2),
        .DOD(NLW_line_reg_r1_0_63_9_11_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_0_63_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r1_128_191_0_2
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(\mult[2][3][3]_i_8_0 ),
        .DIB(\mult[2][3][3]_i_8_1 ),
        .DIC(\mult[2][3][3]_i_8_2 ),
        .DID(1'b0),
        .DOA(line_reg_r1_128_191_0_2_n_0),
        .DOB(line_reg_r1_128_191_0_2_n_1),
        .DOC(line_reg_r1_128_191_0_2_n_2),
        .DOD(NLW_line_reg_r1_128_191_0_2_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_128_191_0_2_i_1__0_n_0));
  LUT5 #(
    .INIT(32'h00020000)) 
    line_reg_r1_128_191_0_2_i_1__0
       (.I0(\wrPntr[10]_i_1__2_n_0 ),
        .I1(\wrPntr_reg_n_0_[8] ),
        .I2(\wrPntr_reg_n_0_[6] ),
        .I3(\wrPntr_reg_n_0_[9] ),
        .I4(\wrPntr_reg_n_0_[7] ),
        .O(line_reg_r1_128_191_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M line_reg_r1_128_191_12_14
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__0_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__0_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__0_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(\mult[0][3][4]_i_8_0 ),
        .DIB(\mult[0][3][4]_i_8_1 ),
        .DIC(\mult[0][3][4]_i_8_2 ),
        .DID(1'b0),
        .DOA(line_reg_r1_128_191_12_14_n_0),
        .DOB(line_reg_r1_128_191_12_14_n_1),
        .DOC(line_reg_r1_128_191_12_14_n_2),
        .DOD(NLW_line_reg_r1_128_191_12_14_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_128_191_0_2_i_1__0_n_0));
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1D line_reg_r1_128_191_15_15
       (.A0(\wrPntr_reg_n_0_[0] ),
        .A1(\wrPntr_reg_n_0_[1] ),
        .A2(\wrPntr_reg_n_0_[2] ),
        .A3(\wrPntr_reg_n_0_[3] ),
        .A4(\wrPntr_reg_n_0_[4] ),
        .A5(\wrPntr_reg_n_0_[5] ),
        .D(1'b0),
        .DPO(line_reg_r1_128_191_15_15_n_0),
        .DPRA0(\rdPntr_reg[0]_rep__0_n_0 ),
        .DPRA1(\rdPntr_reg_n_0_[1] ),
        .DPRA2(\rdPntr_reg_n_0_[2] ),
        .DPRA3(\rdPntr_reg_n_0_[3] ),
        .DPRA4(\rdPntr_reg_n_0_[4] ),
        .DPRA5(\rdPntr_reg_n_0_[5] ),
        .SPO(NLW_line_reg_r1_128_191_15_15_SPO_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_128_191_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r1_128_191_3_5
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(\mult[1][3][1]_i_8_0 ),
        .DIB(1'b0),
        .DIC(\mult[1][3][1]_i_8_1 ),
        .DID(1'b0),
        .DOA(line_reg_r1_128_191_3_5_n_0),
        .DOB(line_reg_r1_128_191_3_5_n_1),
        .DOC(line_reg_r1_128_191_3_5_n_2),
        .DOD(NLW_line_reg_r1_128_191_3_5_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_128_191_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M line_reg_r1_128_191_6_8
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(\mult[1][3][4]_i_8_0 ),
        .DIB(\mult[1][3][4]_i_8_1 ),
        .DIC(\mult[1][3][4]_i_8_2 ),
        .DID(1'b0),
        .DOA(line_reg_r1_128_191_6_8_n_0),
        .DOB(line_reg_r1_128_191_6_8_n_1),
        .DOC(line_reg_r1_128_191_6_8_n_2),
        .DOD(NLW_line_reg_r1_128_191_6_8_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_128_191_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M line_reg_r1_128_191_9_11
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(1'b0),
        .DIB(1'b0),
        .DIC(\mult[0][3][1]_i_8_0 ),
        .DID(1'b0),
        .DOA(line_reg_r1_128_191_9_11_n_0),
        .DOB(line_reg_r1_128_191_9_11_n_1),
        .DOC(line_reg_r1_128_191_9_11_n_2),
        .DOD(NLW_line_reg_r1_128_191_9_11_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_128_191_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r1_192_255_0_2
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(\mult[2][3][3]_i_8_0 ),
        .DIB(\mult[2][3][3]_i_8_1 ),
        .DIC(\mult[2][3][3]_i_8_2 ),
        .DID(1'b0),
        .DOA(line_reg_r1_192_255_0_2_n_0),
        .DOB(line_reg_r1_192_255_0_2_n_1),
        .DOC(line_reg_r1_192_255_0_2_n_2),
        .DOD(NLW_line_reg_r1_192_255_0_2_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_192_255_0_2_i_1__0_n_0));
  LUT5 #(
    .INIT(32'h00400000)) 
    line_reg_r1_192_255_0_2_i_1__0
       (.I0(\wrPntr_reg_n_0_[9] ),
        .I1(\wrPntr_reg_n_0_[7] ),
        .I2(\wrPntr_reg_n_0_[6] ),
        .I3(\wrPntr_reg_n_0_[8] ),
        .I4(\wrPntr[10]_i_1__2_n_0 ),
        .O(line_reg_r1_192_255_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M line_reg_r1_192_255_12_14
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__0_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__0_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__0_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(\mult[0][3][4]_i_8_0 ),
        .DIB(\mult[0][3][4]_i_8_1 ),
        .DIC(\mult[0][3][4]_i_8_2 ),
        .DID(1'b0),
        .DOA(line_reg_r1_192_255_12_14_n_0),
        .DOB(line_reg_r1_192_255_12_14_n_1),
        .DOC(line_reg_r1_192_255_12_14_n_2),
        .DOD(NLW_line_reg_r1_192_255_12_14_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_192_255_0_2_i_1__0_n_0));
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1D line_reg_r1_192_255_15_15
       (.A0(\wrPntr_reg_n_0_[0] ),
        .A1(\wrPntr_reg_n_0_[1] ),
        .A2(\wrPntr_reg_n_0_[2] ),
        .A3(\wrPntr_reg_n_0_[3] ),
        .A4(\wrPntr_reg_n_0_[4] ),
        .A5(\wrPntr_reg_n_0_[5] ),
        .D(1'b0),
        .DPO(line_reg_r1_192_255_15_15_n_0),
        .DPRA0(\rdPntr_reg[0]_rep__0_n_0 ),
        .DPRA1(\rdPntr_reg_n_0_[1] ),
        .DPRA2(\rdPntr_reg_n_0_[2] ),
        .DPRA3(\rdPntr_reg_n_0_[3] ),
        .DPRA4(\rdPntr_reg_n_0_[4] ),
        .DPRA5(\rdPntr_reg_n_0_[5] ),
        .SPO(NLW_line_reg_r1_192_255_15_15_SPO_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_192_255_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r1_192_255_3_5
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(\mult[1][3][1]_i_8_0 ),
        .DIB(1'b0),
        .DIC(\mult[1][3][1]_i_8_1 ),
        .DID(1'b0),
        .DOA(line_reg_r1_192_255_3_5_n_0),
        .DOB(line_reg_r1_192_255_3_5_n_1),
        .DOC(line_reg_r1_192_255_3_5_n_2),
        .DOD(NLW_line_reg_r1_192_255_3_5_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_192_255_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M line_reg_r1_192_255_6_8
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(\mult[1][3][4]_i_8_0 ),
        .DIB(\mult[1][3][4]_i_8_1 ),
        .DIC(\mult[1][3][4]_i_8_2 ),
        .DID(1'b0),
        .DOA(line_reg_r1_192_255_6_8_n_0),
        .DOB(line_reg_r1_192_255_6_8_n_1),
        .DOC(line_reg_r1_192_255_6_8_n_2),
        .DOD(NLW_line_reg_r1_192_255_6_8_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_192_255_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M line_reg_r1_192_255_9_11
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(1'b0),
        .DIB(1'b0),
        .DIC(\mult[0][3][1]_i_8_0 ),
        .DID(1'b0),
        .DOA(line_reg_r1_192_255_9_11_n_0),
        .DOB(line_reg_r1_192_255_9_11_n_1),
        .DOC(line_reg_r1_192_255_9_11_n_2),
        .DOD(NLW_line_reg_r1_192_255_9_11_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_192_255_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r1_256_319_0_2
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(\mult[2][3][3]_i_8_0 ),
        .DIB(\mult[2][3][3]_i_8_1 ),
        .DIC(\mult[2][3][3]_i_8_2 ),
        .DID(1'b0),
        .DOA(line_reg_r1_256_319_0_2_n_0),
        .DOB(line_reg_r1_256_319_0_2_n_1),
        .DOC(line_reg_r1_256_319_0_2_n_2),
        .DOD(NLW_line_reg_r1_256_319_0_2_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_256_319_0_2_i_1__0_n_0));
  LUT5 #(
    .INIT(32'h00020000)) 
    line_reg_r1_256_319_0_2_i_1__0
       (.I0(\wrPntr[10]_i_1__2_n_0 ),
        .I1(\wrPntr_reg_n_0_[7] ),
        .I2(\wrPntr_reg_n_0_[6] ),
        .I3(\wrPntr_reg_n_0_[9] ),
        .I4(\wrPntr_reg_n_0_[8] ),
        .O(line_reg_r1_256_319_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M line_reg_r1_256_319_12_14
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__0_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__0_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__0_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(\mult[0][3][4]_i_8_0 ),
        .DIB(\mult[0][3][4]_i_8_1 ),
        .DIC(\mult[0][3][4]_i_8_2 ),
        .DID(1'b0),
        .DOA(line_reg_r1_256_319_12_14_n_0),
        .DOB(line_reg_r1_256_319_12_14_n_1),
        .DOC(line_reg_r1_256_319_12_14_n_2),
        .DOD(NLW_line_reg_r1_256_319_12_14_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_256_319_0_2_i_1__0_n_0));
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1D line_reg_r1_256_319_15_15
       (.A0(\wrPntr_reg_n_0_[0] ),
        .A1(\wrPntr_reg_n_0_[1] ),
        .A2(\wrPntr_reg_n_0_[2] ),
        .A3(\wrPntr_reg_n_0_[3] ),
        .A4(\wrPntr_reg_n_0_[4] ),
        .A5(\wrPntr_reg_n_0_[5] ),
        .D(1'b0),
        .DPO(line_reg_r1_256_319_15_15_n_0),
        .DPRA0(\rdPntr_reg[0]_rep__0_n_0 ),
        .DPRA1(\rdPntr_reg_n_0_[1] ),
        .DPRA2(\rdPntr_reg_n_0_[2] ),
        .DPRA3(\rdPntr_reg_n_0_[3] ),
        .DPRA4(\rdPntr_reg_n_0_[4] ),
        .DPRA5(\rdPntr_reg_n_0_[5] ),
        .SPO(NLW_line_reg_r1_256_319_15_15_SPO_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_256_319_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r1_256_319_3_5
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(\mult[1][3][1]_i_8_0 ),
        .DIB(1'b0),
        .DIC(\mult[1][3][1]_i_8_1 ),
        .DID(1'b0),
        .DOA(line_reg_r1_256_319_3_5_n_0),
        .DOB(line_reg_r1_256_319_3_5_n_1),
        .DOC(line_reg_r1_256_319_3_5_n_2),
        .DOD(NLW_line_reg_r1_256_319_3_5_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_256_319_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M line_reg_r1_256_319_6_8
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(\mult[1][3][4]_i_8_0 ),
        .DIB(\mult[1][3][4]_i_8_1 ),
        .DIC(\mult[1][3][4]_i_8_2 ),
        .DID(1'b0),
        .DOA(line_reg_r1_256_319_6_8_n_0),
        .DOB(line_reg_r1_256_319_6_8_n_1),
        .DOC(line_reg_r1_256_319_6_8_n_2),
        .DOD(NLW_line_reg_r1_256_319_6_8_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_256_319_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M line_reg_r1_256_319_9_11
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(1'b0),
        .DIB(1'b0),
        .DIC(\mult[0][3][1]_i_8_0 ),
        .DID(1'b0),
        .DOA(line_reg_r1_256_319_9_11_n_0),
        .DOB(line_reg_r1_256_319_9_11_n_1),
        .DOC(line_reg_r1_256_319_9_11_n_2),
        .DOD(NLW_line_reg_r1_256_319_9_11_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_256_319_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r1_320_383_0_2
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(\mult[2][3][3]_i_8_0 ),
        .DIB(\mult[2][3][3]_i_8_1 ),
        .DIC(\mult[2][3][3]_i_8_2 ),
        .DID(1'b0),
        .DOA(line_reg_r1_320_383_0_2_n_0),
        .DOB(line_reg_r1_320_383_0_2_n_1),
        .DOC(line_reg_r1_320_383_0_2_n_2),
        .DOD(NLW_line_reg_r1_320_383_0_2_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_320_383_0_2_i_1__0_n_0));
  LUT5 #(
    .INIT(32'h00400000)) 
    line_reg_r1_320_383_0_2_i_1__0
       (.I0(\wrPntr_reg_n_0_[9] ),
        .I1(\wrPntr_reg_n_0_[8] ),
        .I2(\wrPntr_reg_n_0_[6] ),
        .I3(\wrPntr_reg_n_0_[7] ),
        .I4(\wrPntr[10]_i_1__2_n_0 ),
        .O(line_reg_r1_320_383_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M line_reg_r1_320_383_12_14
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__0_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__0_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__0_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(\mult[0][3][4]_i_8_0 ),
        .DIB(\mult[0][3][4]_i_8_1 ),
        .DIC(\mult[0][3][4]_i_8_2 ),
        .DID(1'b0),
        .DOA(line_reg_r1_320_383_12_14_n_0),
        .DOB(line_reg_r1_320_383_12_14_n_1),
        .DOC(line_reg_r1_320_383_12_14_n_2),
        .DOD(NLW_line_reg_r1_320_383_12_14_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_320_383_0_2_i_1__0_n_0));
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1D line_reg_r1_320_383_15_15
       (.A0(\wrPntr_reg_n_0_[0] ),
        .A1(\wrPntr_reg_n_0_[1] ),
        .A2(\wrPntr_reg_n_0_[2] ),
        .A3(\wrPntr_reg_n_0_[3] ),
        .A4(\wrPntr_reg_n_0_[4] ),
        .A5(\wrPntr_reg_n_0_[5] ),
        .D(1'b0),
        .DPO(line_reg_r1_320_383_15_15_n_0),
        .DPRA0(\rdPntr_reg[0]_rep__0_n_0 ),
        .DPRA1(\rdPntr_reg_n_0_[1] ),
        .DPRA2(\rdPntr_reg_n_0_[2] ),
        .DPRA3(\rdPntr_reg_n_0_[3] ),
        .DPRA4(\rdPntr_reg_n_0_[4] ),
        .DPRA5(\rdPntr_reg_n_0_[5] ),
        .SPO(NLW_line_reg_r1_320_383_15_15_SPO_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_320_383_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r1_320_383_3_5
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(\mult[1][3][1]_i_8_0 ),
        .DIB(1'b0),
        .DIC(\mult[1][3][1]_i_8_1 ),
        .DID(1'b0),
        .DOA(line_reg_r1_320_383_3_5_n_0),
        .DOB(line_reg_r1_320_383_3_5_n_1),
        .DOC(line_reg_r1_320_383_3_5_n_2),
        .DOD(NLW_line_reg_r1_320_383_3_5_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_320_383_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M line_reg_r1_320_383_6_8
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(\mult[1][3][4]_i_8_0 ),
        .DIB(\mult[1][3][4]_i_8_1 ),
        .DIC(\mult[1][3][4]_i_8_2 ),
        .DID(1'b0),
        .DOA(line_reg_r1_320_383_6_8_n_0),
        .DOB(line_reg_r1_320_383_6_8_n_1),
        .DOC(line_reg_r1_320_383_6_8_n_2),
        .DOD(NLW_line_reg_r1_320_383_6_8_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_320_383_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M line_reg_r1_320_383_9_11
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(1'b0),
        .DIB(1'b0),
        .DIC(\mult[0][3][1]_i_8_0 ),
        .DID(1'b0),
        .DOA(line_reg_r1_320_383_9_11_n_0),
        .DOB(line_reg_r1_320_383_9_11_n_1),
        .DOC(line_reg_r1_320_383_9_11_n_2),
        .DOD(NLW_line_reg_r1_320_383_9_11_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_320_383_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r1_384_447_0_2
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(\mult[2][3][3]_i_8_0 ),
        .DIB(\mult[2][3][3]_i_8_1 ),
        .DIC(\mult[2][3][3]_i_8_2 ),
        .DID(1'b0),
        .DOA(line_reg_r1_384_447_0_2_n_0),
        .DOB(line_reg_r1_384_447_0_2_n_1),
        .DOC(line_reg_r1_384_447_0_2_n_2),
        .DOD(NLW_line_reg_r1_384_447_0_2_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_384_447_0_2_i_1__0_n_0));
  LUT5 #(
    .INIT(32'h00400000)) 
    line_reg_r1_384_447_0_2_i_1__0
       (.I0(\wrPntr_reg_n_0_[9] ),
        .I1(\wrPntr_reg_n_0_[8] ),
        .I2(\wrPntr_reg_n_0_[7] ),
        .I3(\wrPntr_reg_n_0_[6] ),
        .I4(\wrPntr[10]_i_1__2_n_0 ),
        .O(line_reg_r1_384_447_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M line_reg_r1_384_447_12_14
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__0_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__0_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__0_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(\mult[0][3][4]_i_8_0 ),
        .DIB(\mult[0][3][4]_i_8_1 ),
        .DIC(\mult[0][3][4]_i_8_2 ),
        .DID(1'b0),
        .DOA(line_reg_r1_384_447_12_14_n_0),
        .DOB(line_reg_r1_384_447_12_14_n_1),
        .DOC(line_reg_r1_384_447_12_14_n_2),
        .DOD(NLW_line_reg_r1_384_447_12_14_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_384_447_0_2_i_1__0_n_0));
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1D line_reg_r1_384_447_15_15
       (.A0(\wrPntr_reg_n_0_[0] ),
        .A1(\wrPntr_reg_n_0_[1] ),
        .A2(\wrPntr_reg_n_0_[2] ),
        .A3(\wrPntr_reg_n_0_[3] ),
        .A4(\wrPntr_reg_n_0_[4] ),
        .A5(\wrPntr_reg_n_0_[5] ),
        .D(1'b0),
        .DPO(line_reg_r1_384_447_15_15_n_0),
        .DPRA0(\rdPntr_reg[0]_rep__0_n_0 ),
        .DPRA1(\rdPntr_reg_n_0_[1] ),
        .DPRA2(\rdPntr_reg_n_0_[2] ),
        .DPRA3(\rdPntr_reg_n_0_[3] ),
        .DPRA4(\rdPntr_reg_n_0_[4] ),
        .DPRA5(\rdPntr_reg_n_0_[5] ),
        .SPO(NLW_line_reg_r1_384_447_15_15_SPO_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_384_447_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r1_384_447_3_5
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(\mult[1][3][1]_i_8_0 ),
        .DIB(1'b0),
        .DIC(\mult[1][3][1]_i_8_1 ),
        .DID(1'b0),
        .DOA(line_reg_r1_384_447_3_5_n_0),
        .DOB(line_reg_r1_384_447_3_5_n_1),
        .DOC(line_reg_r1_384_447_3_5_n_2),
        .DOD(NLW_line_reg_r1_384_447_3_5_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_384_447_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M line_reg_r1_384_447_6_8
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(\mult[1][3][4]_i_8_0 ),
        .DIB(\mult[1][3][4]_i_8_1 ),
        .DIC(\mult[1][3][4]_i_8_2 ),
        .DID(1'b0),
        .DOA(line_reg_r1_384_447_6_8_n_0),
        .DOB(line_reg_r1_384_447_6_8_n_1),
        .DOC(line_reg_r1_384_447_6_8_n_2),
        .DOD(NLW_line_reg_r1_384_447_6_8_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_384_447_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M line_reg_r1_384_447_9_11
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(1'b0),
        .DIB(1'b0),
        .DIC(\mult[0][3][1]_i_8_0 ),
        .DID(1'b0),
        .DOA(line_reg_r1_384_447_9_11_n_0),
        .DOB(line_reg_r1_384_447_9_11_n_1),
        .DOC(line_reg_r1_384_447_9_11_n_2),
        .DOD(NLW_line_reg_r1_384_447_9_11_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_384_447_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r1_448_511_0_2
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(\mult[2][3][3]_i_8_0 ),
        .DIB(\mult[2][3][3]_i_8_1 ),
        .DIC(\mult[2][3][3]_i_8_2 ),
        .DID(1'b0),
        .DOA(line_reg_r1_448_511_0_2_n_0),
        .DOB(line_reg_r1_448_511_0_2_n_1),
        .DOC(line_reg_r1_448_511_0_2_n_2),
        .DOD(NLW_line_reg_r1_448_511_0_2_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_448_511_0_2_i_1__0_n_0));
  LUT5 #(
    .INIT(32'h40000000)) 
    line_reg_r1_448_511_0_2_i_1__0
       (.I0(\wrPntr_reg_n_0_[9] ),
        .I1(\wrPntr_reg_n_0_[7] ),
        .I2(\wrPntr_reg_n_0_[6] ),
        .I3(\wrPntr[10]_i_1__2_n_0 ),
        .I4(\wrPntr_reg_n_0_[8] ),
        .O(line_reg_r1_448_511_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M line_reg_r1_448_511_12_14
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__0_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__0_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__0_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(\mult[0][3][4]_i_8_0 ),
        .DIB(\mult[0][3][4]_i_8_1 ),
        .DIC(\mult[0][3][4]_i_8_2 ),
        .DID(1'b0),
        .DOA(line_reg_r1_448_511_12_14_n_0),
        .DOB(line_reg_r1_448_511_12_14_n_1),
        .DOC(line_reg_r1_448_511_12_14_n_2),
        .DOD(NLW_line_reg_r1_448_511_12_14_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_448_511_0_2_i_1__0_n_0));
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1D line_reg_r1_448_511_15_15
       (.A0(\wrPntr_reg_n_0_[0] ),
        .A1(\wrPntr_reg_n_0_[1] ),
        .A2(\wrPntr_reg_n_0_[2] ),
        .A3(\wrPntr_reg_n_0_[3] ),
        .A4(\wrPntr_reg_n_0_[4] ),
        .A5(\wrPntr_reg_n_0_[5] ),
        .D(1'b0),
        .DPO(line_reg_r1_448_511_15_15_n_0),
        .DPRA0(\rdPntr_reg[0]_rep__0_n_0 ),
        .DPRA1(\rdPntr_reg_n_0_[1] ),
        .DPRA2(\rdPntr_reg_n_0_[2] ),
        .DPRA3(\rdPntr_reg_n_0_[3] ),
        .DPRA4(\rdPntr_reg_n_0_[4] ),
        .DPRA5(\rdPntr_reg_n_0_[5] ),
        .SPO(NLW_line_reg_r1_448_511_15_15_SPO_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_448_511_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r1_448_511_3_5
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(\mult[1][3][1]_i_8_0 ),
        .DIB(1'b0),
        .DIC(\mult[1][3][1]_i_8_1 ),
        .DID(1'b0),
        .DOA(line_reg_r1_448_511_3_5_n_0),
        .DOB(line_reg_r1_448_511_3_5_n_1),
        .DOC(line_reg_r1_448_511_3_5_n_2),
        .DOD(NLW_line_reg_r1_448_511_3_5_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_448_511_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M line_reg_r1_448_511_6_8
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(\mult[1][3][4]_i_8_0 ),
        .DIB(\mult[1][3][4]_i_8_1 ),
        .DIC(\mult[1][3][4]_i_8_2 ),
        .DID(1'b0),
        .DOA(line_reg_r1_448_511_6_8_n_0),
        .DOB(line_reg_r1_448_511_6_8_n_1),
        .DOC(line_reg_r1_448_511_6_8_n_2),
        .DOD(NLW_line_reg_r1_448_511_6_8_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_448_511_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M line_reg_r1_448_511_9_11
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(1'b0),
        .DIB(1'b0),
        .DIC(\mult[0][3][1]_i_8_0 ),
        .DID(1'b0),
        .DOA(line_reg_r1_448_511_9_11_n_0),
        .DOB(line_reg_r1_448_511_9_11_n_1),
        .DOC(line_reg_r1_448_511_9_11_n_2),
        .DOD(NLW_line_reg_r1_448_511_9_11_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_448_511_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r1_512_575_0_2
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(\mult[2][3][3]_i_8_0 ),
        .DIB(\mult[2][3][3]_i_8_1 ),
        .DIC(\mult[2][3][3]_i_8_2 ),
        .DID(1'b0),
        .DOA(line_reg_r1_512_575_0_2_n_0),
        .DOB(line_reg_r1_512_575_0_2_n_1),
        .DOC(line_reg_r1_512_575_0_2_n_2),
        .DOD(NLW_line_reg_r1_512_575_0_2_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_512_575_0_2_i_1__0_n_0));
  LUT5 #(
    .INIT(32'h00020000)) 
    line_reg_r1_512_575_0_2_i_1__0
       (.I0(\wrPntr[10]_i_1__2_n_0 ),
        .I1(\wrPntr_reg_n_0_[7] ),
        .I2(\wrPntr_reg_n_0_[6] ),
        .I3(\wrPntr_reg_n_0_[8] ),
        .I4(\wrPntr_reg_n_0_[9] ),
        .O(line_reg_r1_512_575_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M line_reg_r1_512_575_12_14
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__0_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__0_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__0_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(\mult[0][3][4]_i_8_0 ),
        .DIB(\mult[0][3][4]_i_8_1 ),
        .DIC(\mult[0][3][4]_i_8_2 ),
        .DID(1'b0),
        .DOA(line_reg_r1_512_575_12_14_n_0),
        .DOB(line_reg_r1_512_575_12_14_n_1),
        .DOC(line_reg_r1_512_575_12_14_n_2),
        .DOD(NLW_line_reg_r1_512_575_12_14_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_512_575_0_2_i_1__0_n_0));
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1D line_reg_r1_512_575_15_15
       (.A0(\wrPntr_reg_n_0_[0] ),
        .A1(\wrPntr_reg_n_0_[1] ),
        .A2(\wrPntr_reg_n_0_[2] ),
        .A3(\wrPntr_reg_n_0_[3] ),
        .A4(\wrPntr_reg_n_0_[4] ),
        .A5(\wrPntr_reg_n_0_[5] ),
        .D(1'b0),
        .DPO(line_reg_r1_512_575_15_15_n_0),
        .DPRA0(\rdPntr_reg[0]_rep__0_n_0 ),
        .DPRA1(\rdPntr_reg_n_0_[1] ),
        .DPRA2(\rdPntr_reg_n_0_[2] ),
        .DPRA3(\rdPntr_reg_n_0_[3] ),
        .DPRA4(\rdPntr_reg_n_0_[4] ),
        .DPRA5(\rdPntr_reg_n_0_[5] ),
        .SPO(NLW_line_reg_r1_512_575_15_15_SPO_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_512_575_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r1_512_575_3_5
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(\mult[1][3][1]_i_8_0 ),
        .DIB(1'b0),
        .DIC(\mult[1][3][1]_i_8_1 ),
        .DID(1'b0),
        .DOA(line_reg_r1_512_575_3_5_n_0),
        .DOB(line_reg_r1_512_575_3_5_n_1),
        .DOC(line_reg_r1_512_575_3_5_n_2),
        .DOD(NLW_line_reg_r1_512_575_3_5_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_512_575_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M line_reg_r1_512_575_6_8
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(\mult[1][3][4]_i_8_0 ),
        .DIB(\mult[1][3][4]_i_8_1 ),
        .DIC(\mult[1][3][4]_i_8_2 ),
        .DID(1'b0),
        .DOA(line_reg_r1_512_575_6_8_n_0),
        .DOB(line_reg_r1_512_575_6_8_n_1),
        .DOC(line_reg_r1_512_575_6_8_n_2),
        .DOD(NLW_line_reg_r1_512_575_6_8_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_512_575_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M line_reg_r1_512_575_9_11
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__0_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(1'b0),
        .DIB(1'b0),
        .DIC(\mult[0][3][1]_i_8_0 ),
        .DID(1'b0),
        .DOA(line_reg_r1_512_575_9_11_n_0),
        .DOB(line_reg_r1_512_575_9_11_n_1),
        .DOC(line_reg_r1_512_575_9_11_n_2),
        .DOD(NLW_line_reg_r1_512_575_9_11_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_512_575_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r1_576_639_0_2
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(\mult[2][3][3]_i_8_0 ),
        .DIB(\mult[2][3][3]_i_8_1 ),
        .DIC(\mult[2][3][3]_i_8_2 ),
        .DID(1'b0),
        .DOA(line_reg_r1_576_639_0_2_n_0),
        .DOB(line_reg_r1_576_639_0_2_n_1),
        .DOC(line_reg_r1_576_639_0_2_n_2),
        .DOD(NLW_line_reg_r1_576_639_0_2_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_576_639_0_2_i_1__0_n_0));
  LUT5 #(
    .INIT(32'h00400000)) 
    line_reg_r1_576_639_0_2_i_1__0
       (.I0(\wrPntr_reg_n_0_[8] ),
        .I1(\wrPntr_reg_n_0_[9] ),
        .I2(\wrPntr_reg_n_0_[6] ),
        .I3(\wrPntr_reg_n_0_[7] ),
        .I4(\wrPntr[10]_i_1__2_n_0 ),
        .O(line_reg_r1_576_639_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M line_reg_r1_576_639_12_14
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__0_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__0_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__0_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(\mult[0][3][4]_i_8_0 ),
        .DIB(\mult[0][3][4]_i_8_1 ),
        .DIC(\mult[0][3][4]_i_8_2 ),
        .DID(1'b0),
        .DOA(line_reg_r1_576_639_12_14_n_0),
        .DOB(line_reg_r1_576_639_12_14_n_1),
        .DOC(line_reg_r1_576_639_12_14_n_2),
        .DOD(NLW_line_reg_r1_576_639_12_14_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_576_639_0_2_i_1__0_n_0));
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1D line_reg_r1_576_639_15_15
       (.A0(\wrPntr_reg_n_0_[0] ),
        .A1(\wrPntr_reg_n_0_[1] ),
        .A2(\wrPntr_reg_n_0_[2] ),
        .A3(\wrPntr_reg_n_0_[3] ),
        .A4(\wrPntr_reg_n_0_[4] ),
        .A5(\wrPntr_reg_n_0_[5] ),
        .D(1'b0),
        .DPO(line_reg_r1_576_639_15_15_n_0),
        .DPRA0(\rdPntr_reg[0]_rep__0_n_0 ),
        .DPRA1(\rdPntr_reg_n_0_[1] ),
        .DPRA2(\rdPntr_reg_n_0_[2] ),
        .DPRA3(\rdPntr_reg_n_0_[3] ),
        .DPRA4(\rdPntr_reg_n_0_[4] ),
        .DPRA5(\rdPntr_reg_n_0_[5] ),
        .SPO(NLW_line_reg_r1_576_639_15_15_SPO_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_576_639_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r1_576_639_3_5
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(\mult[1][3][1]_i_8_0 ),
        .DIB(1'b0),
        .DIC(\mult[1][3][1]_i_8_1 ),
        .DID(1'b0),
        .DOA(line_reg_r1_576_639_3_5_n_0),
        .DOB(line_reg_r1_576_639_3_5_n_1),
        .DOC(line_reg_r1_576_639_3_5_n_2),
        .DOD(NLW_line_reg_r1_576_639_3_5_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_576_639_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M line_reg_r1_576_639_6_8
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(\mult[1][3][4]_i_8_0 ),
        .DIB(\mult[1][3][4]_i_8_1 ),
        .DIC(\mult[1][3][4]_i_8_2 ),
        .DID(1'b0),
        .DOA(line_reg_r1_576_639_6_8_n_0),
        .DOB(line_reg_r1_576_639_6_8_n_1),
        .DOC(line_reg_r1_576_639_6_8_n_2),
        .DOD(NLW_line_reg_r1_576_639_6_8_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_576_639_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M line_reg_r1_576_639_9_11
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(1'b0),
        .DIB(1'b0),
        .DIC(\mult[0][3][1]_i_8_0 ),
        .DID(1'b0),
        .DOA(line_reg_r1_576_639_9_11_n_0),
        .DOB(line_reg_r1_576_639_9_11_n_1),
        .DOC(line_reg_r1_576_639_9_11_n_2),
        .DOD(NLW_line_reg_r1_576_639_9_11_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_576_639_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r1_64_127_0_2
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(\mult[2][3][3]_i_8_0 ),
        .DIB(\mult[2][3][3]_i_8_1 ),
        .DIC(\mult[2][3][3]_i_8_2 ),
        .DID(1'b0),
        .DOA(line_reg_r1_64_127_0_2_n_0),
        .DOB(line_reg_r1_64_127_0_2_n_1),
        .DOC(line_reg_r1_64_127_0_2_n_2),
        .DOD(NLW_line_reg_r1_64_127_0_2_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_64_127_0_2_i_1__0_n_0));
  LUT5 #(
    .INIT(32'h00020000)) 
    line_reg_r1_64_127_0_2_i_1__0
       (.I0(\wrPntr[10]_i_1__2_n_0 ),
        .I1(\wrPntr_reg_n_0_[8] ),
        .I2(\wrPntr_reg_n_0_[7] ),
        .I3(\wrPntr_reg_n_0_[9] ),
        .I4(\wrPntr_reg_n_0_[6] ),
        .O(line_reg_r1_64_127_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M line_reg_r1_64_127_12_14
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__0_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__0_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__0_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(\mult[0][3][4]_i_8_0 ),
        .DIB(\mult[0][3][4]_i_8_1 ),
        .DIC(\mult[0][3][4]_i_8_2 ),
        .DID(1'b0),
        .DOA(line_reg_r1_64_127_12_14_n_0),
        .DOB(line_reg_r1_64_127_12_14_n_1),
        .DOC(line_reg_r1_64_127_12_14_n_2),
        .DOD(NLW_line_reg_r1_64_127_12_14_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_64_127_0_2_i_1__0_n_0));
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1D line_reg_r1_64_127_15_15
       (.A0(\wrPntr_reg_n_0_[0] ),
        .A1(\wrPntr_reg_n_0_[1] ),
        .A2(\wrPntr_reg_n_0_[2] ),
        .A3(\wrPntr_reg_n_0_[3] ),
        .A4(\wrPntr_reg_n_0_[4] ),
        .A5(\wrPntr_reg_n_0_[5] ),
        .D(1'b0),
        .DPO(line_reg_r1_64_127_15_15_n_0),
        .DPRA0(\rdPntr_reg[0]_rep__0_n_0 ),
        .DPRA1(\rdPntr_reg_n_0_[1] ),
        .DPRA2(\rdPntr_reg_n_0_[2] ),
        .DPRA3(\rdPntr_reg_n_0_[3] ),
        .DPRA4(\rdPntr_reg_n_0_[4] ),
        .DPRA5(\rdPntr_reg_n_0_[5] ),
        .SPO(NLW_line_reg_r1_64_127_15_15_SPO_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_64_127_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r1_64_127_3_5
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(\mult[1][3][1]_i_8_0 ),
        .DIB(1'b0),
        .DIC(\mult[1][3][1]_i_8_1 ),
        .DID(1'b0),
        .DOA(line_reg_r1_64_127_3_5_n_0),
        .DOB(line_reg_r1_64_127_3_5_n_1),
        .DOC(line_reg_r1_64_127_3_5_n_2),
        .DOD(NLW_line_reg_r1_64_127_3_5_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_64_127_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M line_reg_r1_64_127_6_8
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(\mult[1][3][4]_i_8_0 ),
        .DIB(\mult[1][3][4]_i_8_1 ),
        .DIC(\mult[1][3][4]_i_8_2 ),
        .DID(1'b0),
        .DOA(line_reg_r1_64_127_6_8_n_0),
        .DOB(line_reg_r1_64_127_6_8_n_1),
        .DOC(line_reg_r1_64_127_6_8_n_2),
        .DOD(NLW_line_reg_r1_64_127_6_8_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_64_127_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M line_reg_r1_64_127_9_11
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(1'b0),
        .DIB(1'b0),
        .DIC(\mult[0][3][1]_i_8_0 ),
        .DID(1'b0),
        .DOA(line_reg_r1_64_127_9_11_n_0),
        .DOB(line_reg_r1_64_127_9_11_n_1),
        .DOC(line_reg_r1_64_127_9_11_n_2),
        .DOD(NLW_line_reg_r1_64_127_9_11_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_64_127_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r2_0_63_0_2
       (.ADDRA({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(\mult[2][3][3]_i_8_0 ),
        .DIB(\mult[2][3][3]_i_8_1 ),
        .DIC(\mult[2][3][3]_i_8_2 ),
        .DID(1'b0),
        .DOA(line_reg_r2_0_63_0_2_n_0),
        .DOB(line_reg_r2_0_63_0_2_n_1),
        .DOC(line_reg_r2_0_63_0_2_n_2),
        .DOD(NLW_line_reg_r2_0_63_0_2_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_0_63_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    line_reg_r2_0_63_0_2_i_1
       (.I0(\rdPntr_reg[0]_rep__0_n_0 ),
        .I1(\rdPntr_reg_n_0_[3] ),
        .I2(\rdPntr_reg_n_0_[1] ),
        .I3(\rdPntr_reg_n_0_[2] ),
        .I4(\rdPntr_reg_n_0_[4] ),
        .I5(\rdPntr_reg_n_0_[5] ),
        .O(line_reg_r2_0_63_0_2_i_1_n_0));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    line_reg_r2_0_63_0_2_i_2
       (.I0(\rdPntr_reg[0]_rep__0_n_0 ),
        .I1(\rdPntr_reg_n_0_[2] ),
        .I2(\rdPntr_reg_n_0_[1] ),
        .I3(\rdPntr_reg_n_0_[3] ),
        .I4(\rdPntr_reg_n_0_[4] ),
        .O(line_reg_r2_0_63_0_2_i_2_n_0));
  LUT4 #(
    .INIT(16'h7F80)) 
    line_reg_r2_0_63_0_2_i_3
       (.I0(\rdPntr_reg[0]_rep__0_n_0 ),
        .I1(\rdPntr_reg_n_0_[1] ),
        .I2(\rdPntr_reg_n_0_[2] ),
        .I3(\rdPntr_reg_n_0_[3] ),
        .O(line_reg_r2_0_63_0_2_i_3_n_0));
  LUT3 #(
    .INIT(8'h78)) 
    line_reg_r2_0_63_0_2_i_4
       (.I0(\rdPntr_reg_n_0_[1] ),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr_reg_n_0_[2] ),
        .O(line_reg_r2_0_63_0_2_i_4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    line_reg_r2_0_63_0_2_i_5
       (.I0(\rdPntr_reg[0]_rep__0_n_0 ),
        .I1(\rdPntr_reg_n_0_[1] ),
        .O(line_reg_r2_0_63_0_2_i_5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    line_reg_r2_0_63_0_2_i_6
       (.I0(\rdPntr_reg[0]_rep__0_n_0 ),
        .O(line_reg_r2_0_63_0_2_i_6_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M line_reg_r2_0_63_12_14
       (.ADDRA({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(\mult[0][3][4]_i_8_0 ),
        .DIB(\mult[0][3][4]_i_8_1 ),
        .DIC(\mult[0][3][4]_i_8_2 ),
        .DID(1'b0),
        .DOA(line_reg_r2_0_63_12_14_n_0),
        .DOB(line_reg_r2_0_63_12_14_n_1),
        .DOC(line_reg_r2_0_63_12_14_n_2),
        .DOD(NLW_line_reg_r2_0_63_12_14_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_0_63_0_2_i_1_n_0));
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1D line_reg_r2_0_63_15_15
       (.A0(\wrPntr_reg_n_0_[0] ),
        .A1(\wrPntr_reg_n_0_[1] ),
        .A2(\wrPntr_reg_n_0_[2] ),
        .A3(\wrPntr_reg_n_0_[3] ),
        .A4(\wrPntr_reg_n_0_[4] ),
        .A5(\wrPntr_reg_n_0_[5] ),
        .D(1'b0),
        .DPO(line_reg_r2_0_63_15_15_n_0),
        .DPRA0(line_reg_r2_0_63_0_2_i_6_n_0),
        .DPRA1(line_reg_r2_0_63_0_2_i_5_n_0),
        .DPRA2(line_reg_r2_0_63_0_2_i_4_n_0),
        .DPRA3(line_reg_r2_0_63_0_2_i_3_n_0),
        .DPRA4(line_reg_r2_0_63_0_2_i_2_n_0),
        .DPRA5(line_reg_r2_0_63_0_2_i_1_n_0),
        .SPO(NLW_line_reg_r2_0_63_15_15_SPO_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_0_63_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r2_0_63_3_5
       (.ADDRA({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(\mult[1][3][1]_i_8_0 ),
        .DIB(1'b0),
        .DIC(\mult[1][3][1]_i_8_1 ),
        .DID(1'b0),
        .DOA(line_reg_r2_0_63_3_5_n_0),
        .DOB(line_reg_r2_0_63_3_5_n_1),
        .DOC(line_reg_r2_0_63_3_5_n_2),
        .DOD(NLW_line_reg_r2_0_63_3_5_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_0_63_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M line_reg_r2_0_63_6_8
       (.ADDRA({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(\mult[1][3][4]_i_8_0 ),
        .DIB(\mult[1][3][4]_i_8_1 ),
        .DIC(\mult[1][3][4]_i_8_2 ),
        .DID(1'b0),
        .DOA(line_reg_r2_0_63_6_8_n_0),
        .DOB(line_reg_r2_0_63_6_8_n_1),
        .DOC(line_reg_r2_0_63_6_8_n_2),
        .DOD(NLW_line_reg_r2_0_63_6_8_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_0_63_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M line_reg_r2_0_63_9_11
       (.ADDRA({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(1'b0),
        .DIB(1'b0),
        .DIC(\mult[0][3][1]_i_8_0 ),
        .DID(1'b0),
        .DOA(line_reg_r2_0_63_9_11_n_0),
        .DOB(line_reg_r2_0_63_9_11_n_1),
        .DOC(line_reg_r2_0_63_9_11_n_2),
        .DOD(NLW_line_reg_r2_0_63_9_11_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_0_63_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r2_128_191_0_2
       (.ADDRA({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(\mult[2][3][3]_i_8_0 ),
        .DIB(\mult[2][3][3]_i_8_1 ),
        .DIC(\mult[2][3][3]_i_8_2 ),
        .DID(1'b0),
        .DOA(line_reg_r2_128_191_0_2_n_0),
        .DOB(line_reg_r2_128_191_0_2_n_1),
        .DOC(line_reg_r2_128_191_0_2_n_2),
        .DOD(NLW_line_reg_r2_128_191_0_2_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_128_191_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M line_reg_r2_128_191_12_14
       (.ADDRA({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(\mult[0][3][4]_i_8_0 ),
        .DIB(\mult[0][3][4]_i_8_1 ),
        .DIC(\mult[0][3][4]_i_8_2 ),
        .DID(1'b0),
        .DOA(line_reg_r2_128_191_12_14_n_0),
        .DOB(line_reg_r2_128_191_12_14_n_1),
        .DOC(line_reg_r2_128_191_12_14_n_2),
        .DOD(NLW_line_reg_r2_128_191_12_14_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_128_191_0_2_i_1__0_n_0));
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1D line_reg_r2_128_191_15_15
       (.A0(\wrPntr_reg_n_0_[0] ),
        .A1(\wrPntr_reg_n_0_[1] ),
        .A2(\wrPntr_reg_n_0_[2] ),
        .A3(\wrPntr_reg_n_0_[3] ),
        .A4(\wrPntr_reg_n_0_[4] ),
        .A5(\wrPntr_reg_n_0_[5] ),
        .D(1'b0),
        .DPO(line_reg_r2_128_191_15_15_n_0),
        .DPRA0(line_reg_r2_0_63_0_2_i_6_n_0),
        .DPRA1(line_reg_r2_0_63_0_2_i_5_n_0),
        .DPRA2(line_reg_r2_0_63_0_2_i_4_n_0),
        .DPRA3(line_reg_r2_0_63_0_2_i_3_n_0),
        .DPRA4(line_reg_r2_0_63_0_2_i_2_n_0),
        .DPRA5(line_reg_r2_0_63_0_2_i_1_n_0),
        .SPO(NLW_line_reg_r2_128_191_15_15_SPO_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_128_191_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r2_128_191_3_5
       (.ADDRA({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(\mult[1][3][1]_i_8_0 ),
        .DIB(1'b0),
        .DIC(\mult[1][3][1]_i_8_1 ),
        .DID(1'b0),
        .DOA(line_reg_r2_128_191_3_5_n_0),
        .DOB(line_reg_r2_128_191_3_5_n_1),
        .DOC(line_reg_r2_128_191_3_5_n_2),
        .DOD(NLW_line_reg_r2_128_191_3_5_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_128_191_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M line_reg_r2_128_191_6_8
       (.ADDRA({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(\mult[1][3][4]_i_8_0 ),
        .DIB(\mult[1][3][4]_i_8_1 ),
        .DIC(\mult[1][3][4]_i_8_2 ),
        .DID(1'b0),
        .DOA(line_reg_r2_128_191_6_8_n_0),
        .DOB(line_reg_r2_128_191_6_8_n_1),
        .DOC(line_reg_r2_128_191_6_8_n_2),
        .DOD(NLW_line_reg_r2_128_191_6_8_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_128_191_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M line_reg_r2_128_191_9_11
       (.ADDRA({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(1'b0),
        .DIB(1'b0),
        .DIC(\mult[0][3][1]_i_8_0 ),
        .DID(1'b0),
        .DOA(line_reg_r2_128_191_9_11_n_0),
        .DOB(line_reg_r2_128_191_9_11_n_1),
        .DOC(line_reg_r2_128_191_9_11_n_2),
        .DOD(NLW_line_reg_r2_128_191_9_11_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_128_191_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r2_192_255_0_2
       (.ADDRA({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(\mult[2][3][3]_i_8_0 ),
        .DIB(\mult[2][3][3]_i_8_1 ),
        .DIC(\mult[2][3][3]_i_8_2 ),
        .DID(1'b0),
        .DOA(line_reg_r2_192_255_0_2_n_0),
        .DOB(line_reg_r2_192_255_0_2_n_1),
        .DOC(line_reg_r2_192_255_0_2_n_2),
        .DOD(NLW_line_reg_r2_192_255_0_2_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_192_255_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M line_reg_r2_192_255_12_14
       (.ADDRA({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(\mult[0][3][4]_i_8_0 ),
        .DIB(\mult[0][3][4]_i_8_1 ),
        .DIC(\mult[0][3][4]_i_8_2 ),
        .DID(1'b0),
        .DOA(line_reg_r2_192_255_12_14_n_0),
        .DOB(line_reg_r2_192_255_12_14_n_1),
        .DOC(line_reg_r2_192_255_12_14_n_2),
        .DOD(NLW_line_reg_r2_192_255_12_14_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_192_255_0_2_i_1__0_n_0));
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1D line_reg_r2_192_255_15_15
       (.A0(\wrPntr_reg_n_0_[0] ),
        .A1(\wrPntr_reg_n_0_[1] ),
        .A2(\wrPntr_reg_n_0_[2] ),
        .A3(\wrPntr_reg_n_0_[3] ),
        .A4(\wrPntr_reg_n_0_[4] ),
        .A5(\wrPntr_reg_n_0_[5] ),
        .D(1'b0),
        .DPO(line_reg_r2_192_255_15_15_n_0),
        .DPRA0(line_reg_r2_0_63_0_2_i_6_n_0),
        .DPRA1(line_reg_r2_0_63_0_2_i_5_n_0),
        .DPRA2(line_reg_r2_0_63_0_2_i_4_n_0),
        .DPRA3(line_reg_r2_0_63_0_2_i_3_n_0),
        .DPRA4(line_reg_r2_0_63_0_2_i_2_n_0),
        .DPRA5(line_reg_r2_0_63_0_2_i_1_n_0),
        .SPO(NLW_line_reg_r2_192_255_15_15_SPO_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_192_255_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r2_192_255_3_5
       (.ADDRA({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(\mult[1][3][1]_i_8_0 ),
        .DIB(1'b0),
        .DIC(\mult[1][3][1]_i_8_1 ),
        .DID(1'b0),
        .DOA(line_reg_r2_192_255_3_5_n_0),
        .DOB(line_reg_r2_192_255_3_5_n_1),
        .DOC(line_reg_r2_192_255_3_5_n_2),
        .DOD(NLW_line_reg_r2_192_255_3_5_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_192_255_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M line_reg_r2_192_255_6_8
       (.ADDRA({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(\mult[1][3][4]_i_8_0 ),
        .DIB(\mult[1][3][4]_i_8_1 ),
        .DIC(\mult[1][3][4]_i_8_2 ),
        .DID(1'b0),
        .DOA(line_reg_r2_192_255_6_8_n_0),
        .DOB(line_reg_r2_192_255_6_8_n_1),
        .DOC(line_reg_r2_192_255_6_8_n_2),
        .DOD(NLW_line_reg_r2_192_255_6_8_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_192_255_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M line_reg_r2_192_255_9_11
       (.ADDRA({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(1'b0),
        .DIB(1'b0),
        .DIC(\mult[0][3][1]_i_8_0 ),
        .DID(1'b0),
        .DOA(line_reg_r2_192_255_9_11_n_0),
        .DOB(line_reg_r2_192_255_9_11_n_1),
        .DOC(line_reg_r2_192_255_9_11_n_2),
        .DOD(NLW_line_reg_r2_192_255_9_11_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_192_255_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r2_256_319_0_2
       (.ADDRA({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(\mult[2][3][3]_i_8_0 ),
        .DIB(\mult[2][3][3]_i_8_1 ),
        .DIC(\mult[2][3][3]_i_8_2 ),
        .DID(1'b0),
        .DOA(line_reg_r2_256_319_0_2_n_0),
        .DOB(line_reg_r2_256_319_0_2_n_1),
        .DOC(line_reg_r2_256_319_0_2_n_2),
        .DOD(NLW_line_reg_r2_256_319_0_2_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_256_319_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M line_reg_r2_256_319_12_14
       (.ADDRA({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(\mult[0][3][4]_i_8_0 ),
        .DIB(\mult[0][3][4]_i_8_1 ),
        .DIC(\mult[0][3][4]_i_8_2 ),
        .DID(1'b0),
        .DOA(line_reg_r2_256_319_12_14_n_0),
        .DOB(line_reg_r2_256_319_12_14_n_1),
        .DOC(line_reg_r2_256_319_12_14_n_2),
        .DOD(NLW_line_reg_r2_256_319_12_14_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_256_319_0_2_i_1__0_n_0));
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1D line_reg_r2_256_319_15_15
       (.A0(\wrPntr_reg_n_0_[0] ),
        .A1(\wrPntr_reg_n_0_[1] ),
        .A2(\wrPntr_reg_n_0_[2] ),
        .A3(\wrPntr_reg_n_0_[3] ),
        .A4(\wrPntr_reg_n_0_[4] ),
        .A5(\wrPntr_reg_n_0_[5] ),
        .D(1'b0),
        .DPO(line_reg_r2_256_319_15_15_n_0),
        .DPRA0(line_reg_r2_0_63_0_2_i_6_n_0),
        .DPRA1(line_reg_r2_0_63_0_2_i_5_n_0),
        .DPRA2(line_reg_r2_0_63_0_2_i_4_n_0),
        .DPRA3(line_reg_r2_0_63_0_2_i_3_n_0),
        .DPRA4(line_reg_r2_0_63_0_2_i_2_n_0),
        .DPRA5(line_reg_r2_0_63_0_2_i_1_n_0),
        .SPO(NLW_line_reg_r2_256_319_15_15_SPO_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_256_319_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r2_256_319_3_5
       (.ADDRA({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(\mult[1][3][1]_i_8_0 ),
        .DIB(1'b0),
        .DIC(\mult[1][3][1]_i_8_1 ),
        .DID(1'b0),
        .DOA(line_reg_r2_256_319_3_5_n_0),
        .DOB(line_reg_r2_256_319_3_5_n_1),
        .DOC(line_reg_r2_256_319_3_5_n_2),
        .DOD(NLW_line_reg_r2_256_319_3_5_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_256_319_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M line_reg_r2_256_319_6_8
       (.ADDRA({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(\mult[1][3][4]_i_8_0 ),
        .DIB(\mult[1][3][4]_i_8_1 ),
        .DIC(\mult[1][3][4]_i_8_2 ),
        .DID(1'b0),
        .DOA(line_reg_r2_256_319_6_8_n_0),
        .DOB(line_reg_r2_256_319_6_8_n_1),
        .DOC(line_reg_r2_256_319_6_8_n_2),
        .DOD(NLW_line_reg_r2_256_319_6_8_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_256_319_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M line_reg_r2_256_319_9_11
       (.ADDRA({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(1'b0),
        .DIB(1'b0),
        .DIC(\mult[0][3][1]_i_8_0 ),
        .DID(1'b0),
        .DOA(line_reg_r2_256_319_9_11_n_0),
        .DOB(line_reg_r2_256_319_9_11_n_1),
        .DOC(line_reg_r2_256_319_9_11_n_2),
        .DOD(NLW_line_reg_r2_256_319_9_11_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_256_319_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r2_320_383_0_2
       (.ADDRA({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(\mult[2][3][3]_i_8_0 ),
        .DIB(\mult[2][3][3]_i_8_1 ),
        .DIC(\mult[2][3][3]_i_8_2 ),
        .DID(1'b0),
        .DOA(line_reg_r2_320_383_0_2_n_0),
        .DOB(line_reg_r2_320_383_0_2_n_1),
        .DOC(line_reg_r2_320_383_0_2_n_2),
        .DOD(NLW_line_reg_r2_320_383_0_2_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_320_383_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M line_reg_r2_320_383_12_14
       (.ADDRA({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(\mult[0][3][4]_i_8_0 ),
        .DIB(\mult[0][3][4]_i_8_1 ),
        .DIC(\mult[0][3][4]_i_8_2 ),
        .DID(1'b0),
        .DOA(line_reg_r2_320_383_12_14_n_0),
        .DOB(line_reg_r2_320_383_12_14_n_1),
        .DOC(line_reg_r2_320_383_12_14_n_2),
        .DOD(NLW_line_reg_r2_320_383_12_14_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_320_383_0_2_i_1__0_n_0));
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1D line_reg_r2_320_383_15_15
       (.A0(\wrPntr_reg_n_0_[0] ),
        .A1(\wrPntr_reg_n_0_[1] ),
        .A2(\wrPntr_reg_n_0_[2] ),
        .A3(\wrPntr_reg_n_0_[3] ),
        .A4(\wrPntr_reg_n_0_[4] ),
        .A5(\wrPntr_reg_n_0_[5] ),
        .D(1'b0),
        .DPO(line_reg_r2_320_383_15_15_n_0),
        .DPRA0(line_reg_r2_0_63_0_2_i_6_n_0),
        .DPRA1(line_reg_r2_0_63_0_2_i_5_n_0),
        .DPRA2(line_reg_r2_0_63_0_2_i_4_n_0),
        .DPRA3(line_reg_r2_0_63_0_2_i_3_n_0),
        .DPRA4(line_reg_r2_0_63_0_2_i_2_n_0),
        .DPRA5(line_reg_r2_0_63_0_2_i_1_n_0),
        .SPO(NLW_line_reg_r2_320_383_15_15_SPO_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_320_383_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r2_320_383_3_5
       (.ADDRA({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(\mult[1][3][1]_i_8_0 ),
        .DIB(1'b0),
        .DIC(\mult[1][3][1]_i_8_1 ),
        .DID(1'b0),
        .DOA(line_reg_r2_320_383_3_5_n_0),
        .DOB(line_reg_r2_320_383_3_5_n_1),
        .DOC(line_reg_r2_320_383_3_5_n_2),
        .DOD(NLW_line_reg_r2_320_383_3_5_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_320_383_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M line_reg_r2_320_383_6_8
       (.ADDRA({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(\mult[1][3][4]_i_8_0 ),
        .DIB(\mult[1][3][4]_i_8_1 ),
        .DIC(\mult[1][3][4]_i_8_2 ),
        .DID(1'b0),
        .DOA(line_reg_r2_320_383_6_8_n_0),
        .DOB(line_reg_r2_320_383_6_8_n_1),
        .DOC(line_reg_r2_320_383_6_8_n_2),
        .DOD(NLW_line_reg_r2_320_383_6_8_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_320_383_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M line_reg_r2_320_383_9_11
       (.ADDRA({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(1'b0),
        .DIB(1'b0),
        .DIC(\mult[0][3][1]_i_8_0 ),
        .DID(1'b0),
        .DOA(line_reg_r2_320_383_9_11_n_0),
        .DOB(line_reg_r2_320_383_9_11_n_1),
        .DOC(line_reg_r2_320_383_9_11_n_2),
        .DOD(NLW_line_reg_r2_320_383_9_11_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_320_383_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r2_384_447_0_2
       (.ADDRA({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(\mult[2][3][3]_i_8_0 ),
        .DIB(\mult[2][3][3]_i_8_1 ),
        .DIC(\mult[2][3][3]_i_8_2 ),
        .DID(1'b0),
        .DOA(line_reg_r2_384_447_0_2_n_0),
        .DOB(line_reg_r2_384_447_0_2_n_1),
        .DOC(line_reg_r2_384_447_0_2_n_2),
        .DOD(NLW_line_reg_r2_384_447_0_2_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_384_447_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M line_reg_r2_384_447_12_14
       (.ADDRA({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(\mult[0][3][4]_i_8_0 ),
        .DIB(\mult[0][3][4]_i_8_1 ),
        .DIC(\mult[0][3][4]_i_8_2 ),
        .DID(1'b0),
        .DOA(line_reg_r2_384_447_12_14_n_0),
        .DOB(line_reg_r2_384_447_12_14_n_1),
        .DOC(line_reg_r2_384_447_12_14_n_2),
        .DOD(NLW_line_reg_r2_384_447_12_14_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_384_447_0_2_i_1__0_n_0));
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1D line_reg_r2_384_447_15_15
       (.A0(\wrPntr_reg_n_0_[0] ),
        .A1(\wrPntr_reg_n_0_[1] ),
        .A2(\wrPntr_reg_n_0_[2] ),
        .A3(\wrPntr_reg_n_0_[3] ),
        .A4(\wrPntr_reg_n_0_[4] ),
        .A5(\wrPntr_reg_n_0_[5] ),
        .D(1'b0),
        .DPO(line_reg_r2_384_447_15_15_n_0),
        .DPRA0(line_reg_r2_0_63_0_2_i_6_n_0),
        .DPRA1(line_reg_r2_0_63_0_2_i_5_n_0),
        .DPRA2(line_reg_r2_0_63_0_2_i_4_n_0),
        .DPRA3(line_reg_r2_0_63_0_2_i_3_n_0),
        .DPRA4(line_reg_r2_0_63_0_2_i_2_n_0),
        .DPRA5(line_reg_r2_0_63_0_2_i_1_n_0),
        .SPO(NLW_line_reg_r2_384_447_15_15_SPO_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_384_447_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r2_384_447_3_5
       (.ADDRA({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(\mult[1][3][1]_i_8_0 ),
        .DIB(1'b0),
        .DIC(\mult[1][3][1]_i_8_1 ),
        .DID(1'b0),
        .DOA(line_reg_r2_384_447_3_5_n_0),
        .DOB(line_reg_r2_384_447_3_5_n_1),
        .DOC(line_reg_r2_384_447_3_5_n_2),
        .DOD(NLW_line_reg_r2_384_447_3_5_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_384_447_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M line_reg_r2_384_447_6_8
       (.ADDRA({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(\mult[1][3][4]_i_8_0 ),
        .DIB(\mult[1][3][4]_i_8_1 ),
        .DIC(\mult[1][3][4]_i_8_2 ),
        .DID(1'b0),
        .DOA(line_reg_r2_384_447_6_8_n_0),
        .DOB(line_reg_r2_384_447_6_8_n_1),
        .DOC(line_reg_r2_384_447_6_8_n_2),
        .DOD(NLW_line_reg_r2_384_447_6_8_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_384_447_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M line_reg_r2_384_447_9_11
       (.ADDRA({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(1'b0),
        .DIB(1'b0),
        .DIC(\mult[0][3][1]_i_8_0 ),
        .DID(1'b0),
        .DOA(line_reg_r2_384_447_9_11_n_0),
        .DOB(line_reg_r2_384_447_9_11_n_1),
        .DOC(line_reg_r2_384_447_9_11_n_2),
        .DOD(NLW_line_reg_r2_384_447_9_11_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_384_447_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r2_448_511_0_2
       (.ADDRA({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(\mult[2][3][3]_i_8_0 ),
        .DIB(\mult[2][3][3]_i_8_1 ),
        .DIC(\mult[2][3][3]_i_8_2 ),
        .DID(1'b0),
        .DOA(line_reg_r2_448_511_0_2_n_0),
        .DOB(line_reg_r2_448_511_0_2_n_1),
        .DOC(line_reg_r2_448_511_0_2_n_2),
        .DOD(NLW_line_reg_r2_448_511_0_2_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_448_511_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M line_reg_r2_448_511_12_14
       (.ADDRA({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(\mult[0][3][4]_i_8_0 ),
        .DIB(\mult[0][3][4]_i_8_1 ),
        .DIC(\mult[0][3][4]_i_8_2 ),
        .DID(1'b0),
        .DOA(line_reg_r2_448_511_12_14_n_0),
        .DOB(line_reg_r2_448_511_12_14_n_1),
        .DOC(line_reg_r2_448_511_12_14_n_2),
        .DOD(NLW_line_reg_r2_448_511_12_14_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_448_511_0_2_i_1__0_n_0));
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1D line_reg_r2_448_511_15_15
       (.A0(\wrPntr_reg_n_0_[0] ),
        .A1(\wrPntr_reg_n_0_[1] ),
        .A2(\wrPntr_reg_n_0_[2] ),
        .A3(\wrPntr_reg_n_0_[3] ),
        .A4(\wrPntr_reg_n_0_[4] ),
        .A5(\wrPntr_reg_n_0_[5] ),
        .D(1'b0),
        .DPO(line_reg_r2_448_511_15_15_n_0),
        .DPRA0(line_reg_r2_0_63_0_2_i_6_n_0),
        .DPRA1(line_reg_r2_0_63_0_2_i_5_n_0),
        .DPRA2(line_reg_r2_0_63_0_2_i_4_n_0),
        .DPRA3(line_reg_r2_0_63_0_2_i_3_n_0),
        .DPRA4(line_reg_r2_0_63_0_2_i_2_n_0),
        .DPRA5(line_reg_r2_0_63_0_2_i_1_n_0),
        .SPO(NLW_line_reg_r2_448_511_15_15_SPO_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_448_511_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r2_448_511_3_5
       (.ADDRA({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(\mult[1][3][1]_i_8_0 ),
        .DIB(1'b0),
        .DIC(\mult[1][3][1]_i_8_1 ),
        .DID(1'b0),
        .DOA(line_reg_r2_448_511_3_5_n_0),
        .DOB(line_reg_r2_448_511_3_5_n_1),
        .DOC(line_reg_r2_448_511_3_5_n_2),
        .DOD(NLW_line_reg_r2_448_511_3_5_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_448_511_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M line_reg_r2_448_511_6_8
       (.ADDRA({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(\mult[1][3][4]_i_8_0 ),
        .DIB(\mult[1][3][4]_i_8_1 ),
        .DIC(\mult[1][3][4]_i_8_2 ),
        .DID(1'b0),
        .DOA(line_reg_r2_448_511_6_8_n_0),
        .DOB(line_reg_r2_448_511_6_8_n_1),
        .DOC(line_reg_r2_448_511_6_8_n_2),
        .DOD(NLW_line_reg_r2_448_511_6_8_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_448_511_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M line_reg_r2_448_511_9_11
       (.ADDRA({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(1'b0),
        .DIB(1'b0),
        .DIC(\mult[0][3][1]_i_8_0 ),
        .DID(1'b0),
        .DOA(line_reg_r2_448_511_9_11_n_0),
        .DOB(line_reg_r2_448_511_9_11_n_1),
        .DOC(line_reg_r2_448_511_9_11_n_2),
        .DOD(NLW_line_reg_r2_448_511_9_11_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_448_511_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r2_512_575_0_2
       (.ADDRA({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(\mult[2][3][3]_i_8_0 ),
        .DIB(\mult[2][3][3]_i_8_1 ),
        .DIC(\mult[2][3][3]_i_8_2 ),
        .DID(1'b0),
        .DOA(line_reg_r2_512_575_0_2_n_0),
        .DOB(line_reg_r2_512_575_0_2_n_1),
        .DOC(line_reg_r2_512_575_0_2_n_2),
        .DOD(NLW_line_reg_r2_512_575_0_2_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_512_575_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M line_reg_r2_512_575_12_14
       (.ADDRA({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(\mult[0][3][4]_i_8_0 ),
        .DIB(\mult[0][3][4]_i_8_1 ),
        .DIC(\mult[0][3][4]_i_8_2 ),
        .DID(1'b0),
        .DOA(line_reg_r2_512_575_12_14_n_0),
        .DOB(line_reg_r2_512_575_12_14_n_1),
        .DOC(line_reg_r2_512_575_12_14_n_2),
        .DOD(NLW_line_reg_r2_512_575_12_14_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_512_575_0_2_i_1__0_n_0));
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1D line_reg_r2_512_575_15_15
       (.A0(\wrPntr_reg_n_0_[0] ),
        .A1(\wrPntr_reg_n_0_[1] ),
        .A2(\wrPntr_reg_n_0_[2] ),
        .A3(\wrPntr_reg_n_0_[3] ),
        .A4(\wrPntr_reg_n_0_[4] ),
        .A5(\wrPntr_reg_n_0_[5] ),
        .D(1'b0),
        .DPO(line_reg_r2_512_575_15_15_n_0),
        .DPRA0(line_reg_r2_0_63_0_2_i_6_n_0),
        .DPRA1(line_reg_r2_0_63_0_2_i_5_n_0),
        .DPRA2(line_reg_r2_0_63_0_2_i_4_n_0),
        .DPRA3(line_reg_r2_0_63_0_2_i_3_n_0),
        .DPRA4(line_reg_r2_0_63_0_2_i_2_n_0),
        .DPRA5(line_reg_r2_0_63_0_2_i_1_n_0),
        .SPO(NLW_line_reg_r2_512_575_15_15_SPO_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_512_575_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r2_512_575_3_5
       (.ADDRA({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(\mult[1][3][1]_i_8_0 ),
        .DIB(1'b0),
        .DIC(\mult[1][3][1]_i_8_1 ),
        .DID(1'b0),
        .DOA(line_reg_r2_512_575_3_5_n_0),
        .DOB(line_reg_r2_512_575_3_5_n_1),
        .DOC(line_reg_r2_512_575_3_5_n_2),
        .DOD(NLW_line_reg_r2_512_575_3_5_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_512_575_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M line_reg_r2_512_575_6_8
       (.ADDRA({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(\mult[1][3][4]_i_8_0 ),
        .DIB(\mult[1][3][4]_i_8_1 ),
        .DIC(\mult[1][3][4]_i_8_2 ),
        .DID(1'b0),
        .DOA(line_reg_r2_512_575_6_8_n_0),
        .DOB(line_reg_r2_512_575_6_8_n_1),
        .DOC(line_reg_r2_512_575_6_8_n_2),
        .DOD(NLW_line_reg_r2_512_575_6_8_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_512_575_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M line_reg_r2_512_575_9_11
       (.ADDRA({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(1'b0),
        .DIB(1'b0),
        .DIC(\mult[0][3][1]_i_8_0 ),
        .DID(1'b0),
        .DOA(line_reg_r2_512_575_9_11_n_0),
        .DOB(line_reg_r2_512_575_9_11_n_1),
        .DOC(line_reg_r2_512_575_9_11_n_2),
        .DOD(NLW_line_reg_r2_512_575_9_11_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_512_575_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r2_576_639_0_2
       (.ADDRA({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(\mult[2][3][3]_i_8_0 ),
        .DIB(\mult[2][3][3]_i_8_1 ),
        .DIC(\mult[2][3][3]_i_8_2 ),
        .DID(1'b0),
        .DOA(line_reg_r2_576_639_0_2_n_0),
        .DOB(line_reg_r2_576_639_0_2_n_1),
        .DOC(line_reg_r2_576_639_0_2_n_2),
        .DOD(NLW_line_reg_r2_576_639_0_2_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_576_639_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M line_reg_r2_576_639_12_14
       (.ADDRA({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(\mult[0][3][4]_i_8_0 ),
        .DIB(\mult[0][3][4]_i_8_1 ),
        .DIC(\mult[0][3][4]_i_8_2 ),
        .DID(1'b0),
        .DOA(line_reg_r2_576_639_12_14_n_0),
        .DOB(line_reg_r2_576_639_12_14_n_1),
        .DOC(line_reg_r2_576_639_12_14_n_2),
        .DOD(NLW_line_reg_r2_576_639_12_14_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_576_639_0_2_i_1__0_n_0));
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1D line_reg_r2_576_639_15_15
       (.A0(\wrPntr_reg_n_0_[0] ),
        .A1(\wrPntr_reg_n_0_[1] ),
        .A2(\wrPntr_reg_n_0_[2] ),
        .A3(\wrPntr_reg_n_0_[3] ),
        .A4(\wrPntr_reg_n_0_[4] ),
        .A5(\wrPntr_reg_n_0_[5] ),
        .D(1'b0),
        .DPO(line_reg_r2_576_639_15_15_n_0),
        .DPRA0(line_reg_r2_0_63_0_2_i_6_n_0),
        .DPRA1(line_reg_r2_0_63_0_2_i_5_n_0),
        .DPRA2(line_reg_r2_0_63_0_2_i_4_n_0),
        .DPRA3(line_reg_r2_0_63_0_2_i_3_n_0),
        .DPRA4(line_reg_r2_0_63_0_2_i_2_n_0),
        .DPRA5(line_reg_r2_0_63_0_2_i_1_n_0),
        .SPO(NLW_line_reg_r2_576_639_15_15_SPO_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_576_639_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r2_576_639_3_5
       (.ADDRA({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(\mult[1][3][1]_i_8_0 ),
        .DIB(1'b0),
        .DIC(\mult[1][3][1]_i_8_1 ),
        .DID(1'b0),
        .DOA(line_reg_r2_576_639_3_5_n_0),
        .DOB(line_reg_r2_576_639_3_5_n_1),
        .DOC(line_reg_r2_576_639_3_5_n_2),
        .DOD(NLW_line_reg_r2_576_639_3_5_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_576_639_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M line_reg_r2_576_639_6_8
       (.ADDRA({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(\mult[1][3][4]_i_8_0 ),
        .DIB(\mult[1][3][4]_i_8_1 ),
        .DIC(\mult[1][3][4]_i_8_2 ),
        .DID(1'b0),
        .DOA(line_reg_r2_576_639_6_8_n_0),
        .DOB(line_reg_r2_576_639_6_8_n_1),
        .DOC(line_reg_r2_576_639_6_8_n_2),
        .DOD(NLW_line_reg_r2_576_639_6_8_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_576_639_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M line_reg_r2_576_639_9_11
       (.ADDRA({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(1'b0),
        .DIB(1'b0),
        .DIC(\mult[0][3][1]_i_8_0 ),
        .DID(1'b0),
        .DOA(line_reg_r2_576_639_9_11_n_0),
        .DOB(line_reg_r2_576_639_9_11_n_1),
        .DOC(line_reg_r2_576_639_9_11_n_2),
        .DOD(NLW_line_reg_r2_576_639_9_11_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_576_639_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r2_64_127_0_2
       (.ADDRA({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(\mult[2][3][3]_i_8_0 ),
        .DIB(\mult[2][3][3]_i_8_1 ),
        .DIC(\mult[2][3][3]_i_8_2 ),
        .DID(1'b0),
        .DOA(line_reg_r2_64_127_0_2_n_0),
        .DOB(line_reg_r2_64_127_0_2_n_1),
        .DOC(line_reg_r2_64_127_0_2_n_2),
        .DOD(NLW_line_reg_r2_64_127_0_2_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_64_127_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M line_reg_r2_64_127_12_14
       (.ADDRA({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(\mult[0][3][4]_i_8_0 ),
        .DIB(\mult[0][3][4]_i_8_1 ),
        .DIC(\mult[0][3][4]_i_8_2 ),
        .DID(1'b0),
        .DOA(line_reg_r2_64_127_12_14_n_0),
        .DOB(line_reg_r2_64_127_12_14_n_1),
        .DOC(line_reg_r2_64_127_12_14_n_2),
        .DOD(NLW_line_reg_r2_64_127_12_14_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_64_127_0_2_i_1__0_n_0));
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1D line_reg_r2_64_127_15_15
       (.A0(\wrPntr_reg_n_0_[0] ),
        .A1(\wrPntr_reg_n_0_[1] ),
        .A2(\wrPntr_reg_n_0_[2] ),
        .A3(\wrPntr_reg_n_0_[3] ),
        .A4(\wrPntr_reg_n_0_[4] ),
        .A5(\wrPntr_reg_n_0_[5] ),
        .D(1'b0),
        .DPO(line_reg_r2_64_127_15_15_n_0),
        .DPRA0(line_reg_r2_0_63_0_2_i_6_n_0),
        .DPRA1(line_reg_r2_0_63_0_2_i_5_n_0),
        .DPRA2(line_reg_r2_0_63_0_2_i_4_n_0),
        .DPRA3(line_reg_r2_0_63_0_2_i_3_n_0),
        .DPRA4(line_reg_r2_0_63_0_2_i_2_n_0),
        .DPRA5(line_reg_r2_0_63_0_2_i_1_n_0),
        .SPO(NLW_line_reg_r2_64_127_15_15_SPO_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_64_127_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r2_64_127_3_5
       (.ADDRA({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(\mult[1][3][1]_i_8_0 ),
        .DIB(1'b0),
        .DIC(\mult[1][3][1]_i_8_1 ),
        .DID(1'b0),
        .DOA(line_reg_r2_64_127_3_5_n_0),
        .DOB(line_reg_r2_64_127_3_5_n_1),
        .DOC(line_reg_r2_64_127_3_5_n_2),
        .DOD(NLW_line_reg_r2_64_127_3_5_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_64_127_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M line_reg_r2_64_127_6_8
       (.ADDRA({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(\mult[1][3][4]_i_8_0 ),
        .DIB(\mult[1][3][4]_i_8_1 ),
        .DIC(\mult[1][3][4]_i_8_2 ),
        .DID(1'b0),
        .DOA(line_reg_r2_64_127_6_8_n_0),
        .DOB(line_reg_r2_64_127_6_8_n_1),
        .DOC(line_reg_r2_64_127_6_8_n_2),
        .DOD(NLW_line_reg_r2_64_127_6_8_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_64_127_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M line_reg_r2_64_127_9_11
       (.ADDRA({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(1'b0),
        .DIB(1'b0),
        .DIC(\mult[0][3][1]_i_8_0 ),
        .DID(1'b0),
        .DOA(line_reg_r2_64_127_9_11_n_0),
        .DOB(line_reg_r2_64_127_9_11_n_1),
        .DOC(line_reg_r2_64_127_9_11_n_2),
        .DOD(NLW_line_reg_r2_64_127_9_11_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_64_127_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r3_0_63_0_2
       (.ADDRA({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(\mult[2][3][3]_i_8_0 ),
        .DIB(\mult[2][3][3]_i_8_1 ),
        .DIC(\mult[2][3][3]_i_8_2 ),
        .DID(1'b0),
        .DOA(line_reg_r3_0_63_0_2_n_0),
        .DOB(line_reg_r3_0_63_0_2_n_1),
        .DOC(line_reg_r3_0_63_0_2_n_2),
        .DOD(NLW_line_reg_r3_0_63_0_2_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_0_63_0_2_i_1_n_0));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    line_reg_r3_0_63_0_2_i_1
       (.I0(\rdPntr_reg_n_0_[4] ),
        .I1(\rdPntr_reg_n_0_[2] ),
        .I2(\rdPntr_reg_n_0_[1] ),
        .I3(\rdPntr_reg_n_0_[3] ),
        .I4(\rdPntr_reg_n_0_[5] ),
        .O(line_reg_r3_0_63_0_2_i_1_n_0));
  LUT4 #(
    .INIT(16'h7F80)) 
    line_reg_r3_0_63_0_2_i_2
       (.I0(\rdPntr_reg_n_0_[3] ),
        .I1(\rdPntr_reg_n_0_[1] ),
        .I2(\rdPntr_reg_n_0_[2] ),
        .I3(\rdPntr_reg_n_0_[4] ),
        .O(line_reg_r3_0_63_0_2_i_2_n_0));
  LUT3 #(
    .INIT(8'h78)) 
    line_reg_r3_0_63_0_2_i_3
       (.I0(\rdPntr_reg_n_0_[2] ),
        .I1(\rdPntr_reg_n_0_[1] ),
        .I2(\rdPntr_reg_n_0_[3] ),
        .O(line_reg_r3_0_63_0_2_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    line_reg_r3_0_63_0_2_i_4
       (.I0(\rdPntr_reg_n_0_[1] ),
        .I1(\rdPntr_reg_n_0_[2] ),
        .O(line_reg_r3_0_63_0_2_i_4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    line_reg_r3_0_63_0_2_i_5
       (.I0(\rdPntr_reg_n_0_[1] ),
        .O(line_reg_r3_0_63_0_2_i_5_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M line_reg_r3_0_63_12_14
       (.ADDRA({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(\mult[0][3][4]_i_8_0 ),
        .DIB(\mult[0][3][4]_i_8_1 ),
        .DIC(\mult[0][3][4]_i_8_2 ),
        .DID(1'b0),
        .DOA(line_reg_r3_0_63_12_14_n_0),
        .DOB(line_reg_r3_0_63_12_14_n_1),
        .DOC(line_reg_r3_0_63_12_14_n_2),
        .DOD(NLW_line_reg_r3_0_63_12_14_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_0_63_0_2_i_1_n_0));
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1D line_reg_r3_0_63_15_15
       (.A0(\wrPntr_reg_n_0_[0] ),
        .A1(\wrPntr_reg_n_0_[1] ),
        .A2(\wrPntr_reg_n_0_[2] ),
        .A3(\wrPntr_reg_n_0_[3] ),
        .A4(\wrPntr_reg_n_0_[4] ),
        .A5(\wrPntr_reg_n_0_[5] ),
        .D(1'b0),
        .DPO(line_reg_r3_0_63_15_15_n_0),
        .DPRA0(\rdPntr_reg[0]_rep_n_0 ),
        .DPRA1(line_reg_r3_0_63_0_2_i_5_n_0),
        .DPRA2(line_reg_r3_0_63_0_2_i_4_n_0),
        .DPRA3(line_reg_r3_0_63_0_2_i_3_n_0),
        .DPRA4(line_reg_r3_0_63_0_2_i_2_n_0),
        .DPRA5(line_reg_r3_0_63_0_2_i_1_n_0),
        .SPO(NLW_line_reg_r3_0_63_15_15_SPO_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_0_63_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r3_0_63_3_5
       (.ADDRA({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(\mult[1][3][1]_i_8_0 ),
        .DIB(1'b0),
        .DIC(\mult[1][3][1]_i_8_1 ),
        .DID(1'b0),
        .DOA(line_reg_r3_0_63_3_5_n_0),
        .DOB(line_reg_r3_0_63_3_5_n_1),
        .DOC(line_reg_r3_0_63_3_5_n_2),
        .DOD(NLW_line_reg_r3_0_63_3_5_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_0_63_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M line_reg_r3_0_63_6_8
       (.ADDRA({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(\mult[1][3][4]_i_8_0 ),
        .DIB(\mult[1][3][4]_i_8_1 ),
        .DIC(\mult[1][3][4]_i_8_2 ),
        .DID(1'b0),
        .DOA(line_reg_r3_0_63_6_8_n_0),
        .DOB(line_reg_r3_0_63_6_8_n_1),
        .DOC(line_reg_r3_0_63_6_8_n_2),
        .DOD(NLW_line_reg_r3_0_63_6_8_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_0_63_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M line_reg_r3_0_63_9_11
       (.ADDRA({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(1'b0),
        .DIB(1'b0),
        .DIC(\mult[0][3][1]_i_8_0 ),
        .DID(1'b0),
        .DOA(line_reg_r3_0_63_9_11_n_0),
        .DOB(line_reg_r3_0_63_9_11_n_1),
        .DOC(line_reg_r3_0_63_9_11_n_2),
        .DOD(NLW_line_reg_r3_0_63_9_11_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_0_63_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r3_128_191_0_2
       (.ADDRA({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(\mult[2][3][3]_i_8_0 ),
        .DIB(\mult[2][3][3]_i_8_1 ),
        .DIC(\mult[2][3][3]_i_8_2 ),
        .DID(1'b0),
        .DOA(line_reg_r3_128_191_0_2_n_0),
        .DOB(line_reg_r3_128_191_0_2_n_1),
        .DOC(line_reg_r3_128_191_0_2_n_2),
        .DOD(NLW_line_reg_r3_128_191_0_2_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_128_191_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M line_reg_r3_128_191_12_14
       (.ADDRA({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(\mult[0][3][4]_i_8_0 ),
        .DIB(\mult[0][3][4]_i_8_1 ),
        .DIC(\mult[0][3][4]_i_8_2 ),
        .DID(1'b0),
        .DOA(line_reg_r3_128_191_12_14_n_0),
        .DOB(line_reg_r3_128_191_12_14_n_1),
        .DOC(line_reg_r3_128_191_12_14_n_2),
        .DOD(NLW_line_reg_r3_128_191_12_14_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_128_191_0_2_i_1__0_n_0));
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1D line_reg_r3_128_191_15_15
       (.A0(\wrPntr_reg_n_0_[0] ),
        .A1(\wrPntr_reg_n_0_[1] ),
        .A2(\wrPntr_reg_n_0_[2] ),
        .A3(\wrPntr_reg_n_0_[3] ),
        .A4(\wrPntr_reg_n_0_[4] ),
        .A5(\wrPntr_reg_n_0_[5] ),
        .D(1'b0),
        .DPO(line_reg_r3_128_191_15_15_n_0),
        .DPRA0(\rdPntr_reg[0]_rep_n_0 ),
        .DPRA1(line_reg_r3_0_63_0_2_i_5_n_0),
        .DPRA2(line_reg_r3_0_63_0_2_i_4_n_0),
        .DPRA3(line_reg_r3_0_63_0_2_i_3_n_0),
        .DPRA4(line_reg_r3_0_63_0_2_i_2_n_0),
        .DPRA5(line_reg_r3_0_63_0_2_i_1_n_0),
        .SPO(NLW_line_reg_r3_128_191_15_15_SPO_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_128_191_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r3_128_191_3_5
       (.ADDRA({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(\mult[1][3][1]_i_8_0 ),
        .DIB(1'b0),
        .DIC(\mult[1][3][1]_i_8_1 ),
        .DID(1'b0),
        .DOA(line_reg_r3_128_191_3_5_n_0),
        .DOB(line_reg_r3_128_191_3_5_n_1),
        .DOC(line_reg_r3_128_191_3_5_n_2),
        .DOD(NLW_line_reg_r3_128_191_3_5_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_128_191_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M line_reg_r3_128_191_6_8
       (.ADDRA({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(\mult[1][3][4]_i_8_0 ),
        .DIB(\mult[1][3][4]_i_8_1 ),
        .DIC(\mult[1][3][4]_i_8_2 ),
        .DID(1'b0),
        .DOA(line_reg_r3_128_191_6_8_n_0),
        .DOB(line_reg_r3_128_191_6_8_n_1),
        .DOC(line_reg_r3_128_191_6_8_n_2),
        .DOD(NLW_line_reg_r3_128_191_6_8_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_128_191_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M line_reg_r3_128_191_9_11
       (.ADDRA({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(1'b0),
        .DIB(1'b0),
        .DIC(\mult[0][3][1]_i_8_0 ),
        .DID(1'b0),
        .DOA(line_reg_r3_128_191_9_11_n_0),
        .DOB(line_reg_r3_128_191_9_11_n_1),
        .DOC(line_reg_r3_128_191_9_11_n_2),
        .DOD(NLW_line_reg_r3_128_191_9_11_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_128_191_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r3_192_255_0_2
       (.ADDRA({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(\mult[2][3][3]_i_8_0 ),
        .DIB(\mult[2][3][3]_i_8_1 ),
        .DIC(\mult[2][3][3]_i_8_2 ),
        .DID(1'b0),
        .DOA(line_reg_r3_192_255_0_2_n_0),
        .DOB(line_reg_r3_192_255_0_2_n_1),
        .DOC(line_reg_r3_192_255_0_2_n_2),
        .DOD(NLW_line_reg_r3_192_255_0_2_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_192_255_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M line_reg_r3_192_255_12_14
       (.ADDRA({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(\mult[0][3][4]_i_8_0 ),
        .DIB(\mult[0][3][4]_i_8_1 ),
        .DIC(\mult[0][3][4]_i_8_2 ),
        .DID(1'b0),
        .DOA(line_reg_r3_192_255_12_14_n_0),
        .DOB(line_reg_r3_192_255_12_14_n_1),
        .DOC(line_reg_r3_192_255_12_14_n_2),
        .DOD(NLW_line_reg_r3_192_255_12_14_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_192_255_0_2_i_1__0_n_0));
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1D line_reg_r3_192_255_15_15
       (.A0(\wrPntr_reg_n_0_[0] ),
        .A1(\wrPntr_reg_n_0_[1] ),
        .A2(\wrPntr_reg_n_0_[2] ),
        .A3(\wrPntr_reg_n_0_[3] ),
        .A4(\wrPntr_reg_n_0_[4] ),
        .A5(\wrPntr_reg_n_0_[5] ),
        .D(1'b0),
        .DPO(line_reg_r3_192_255_15_15_n_0),
        .DPRA0(\rdPntr_reg[0]_rep_n_0 ),
        .DPRA1(line_reg_r3_0_63_0_2_i_5_n_0),
        .DPRA2(line_reg_r3_0_63_0_2_i_4_n_0),
        .DPRA3(line_reg_r3_0_63_0_2_i_3_n_0),
        .DPRA4(line_reg_r3_0_63_0_2_i_2_n_0),
        .DPRA5(line_reg_r3_0_63_0_2_i_1_n_0),
        .SPO(NLW_line_reg_r3_192_255_15_15_SPO_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_192_255_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r3_192_255_3_5
       (.ADDRA({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(\mult[1][3][1]_i_8_0 ),
        .DIB(1'b0),
        .DIC(\mult[1][3][1]_i_8_1 ),
        .DID(1'b0),
        .DOA(line_reg_r3_192_255_3_5_n_0),
        .DOB(line_reg_r3_192_255_3_5_n_1),
        .DOC(line_reg_r3_192_255_3_5_n_2),
        .DOD(NLW_line_reg_r3_192_255_3_5_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_192_255_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M line_reg_r3_192_255_6_8
       (.ADDRA({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(\mult[1][3][4]_i_8_0 ),
        .DIB(\mult[1][3][4]_i_8_1 ),
        .DIC(\mult[1][3][4]_i_8_2 ),
        .DID(1'b0),
        .DOA(line_reg_r3_192_255_6_8_n_0),
        .DOB(line_reg_r3_192_255_6_8_n_1),
        .DOC(line_reg_r3_192_255_6_8_n_2),
        .DOD(NLW_line_reg_r3_192_255_6_8_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_192_255_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M line_reg_r3_192_255_9_11
       (.ADDRA({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(1'b0),
        .DIB(1'b0),
        .DIC(\mult[0][3][1]_i_8_0 ),
        .DID(1'b0),
        .DOA(line_reg_r3_192_255_9_11_n_0),
        .DOB(line_reg_r3_192_255_9_11_n_1),
        .DOC(line_reg_r3_192_255_9_11_n_2),
        .DOD(NLW_line_reg_r3_192_255_9_11_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_192_255_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r3_256_319_0_2
       (.ADDRA({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(\mult[2][3][3]_i_8_0 ),
        .DIB(\mult[2][3][3]_i_8_1 ),
        .DIC(\mult[2][3][3]_i_8_2 ),
        .DID(1'b0),
        .DOA(line_reg_r3_256_319_0_2_n_0),
        .DOB(line_reg_r3_256_319_0_2_n_1),
        .DOC(line_reg_r3_256_319_0_2_n_2),
        .DOD(NLW_line_reg_r3_256_319_0_2_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_256_319_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M line_reg_r3_256_319_12_14
       (.ADDRA({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(\mult[0][3][4]_i_8_0 ),
        .DIB(\mult[0][3][4]_i_8_1 ),
        .DIC(\mult[0][3][4]_i_8_2 ),
        .DID(1'b0),
        .DOA(line_reg_r3_256_319_12_14_n_0),
        .DOB(line_reg_r3_256_319_12_14_n_1),
        .DOC(line_reg_r3_256_319_12_14_n_2),
        .DOD(NLW_line_reg_r3_256_319_12_14_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_256_319_0_2_i_1__0_n_0));
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1D line_reg_r3_256_319_15_15
       (.A0(\wrPntr_reg_n_0_[0] ),
        .A1(\wrPntr_reg_n_0_[1] ),
        .A2(\wrPntr_reg_n_0_[2] ),
        .A3(\wrPntr_reg_n_0_[3] ),
        .A4(\wrPntr_reg_n_0_[4] ),
        .A5(\wrPntr_reg_n_0_[5] ),
        .D(1'b0),
        .DPO(line_reg_r3_256_319_15_15_n_0),
        .DPRA0(\rdPntr_reg[0]_rep_n_0 ),
        .DPRA1(line_reg_r3_0_63_0_2_i_5_n_0),
        .DPRA2(line_reg_r3_0_63_0_2_i_4_n_0),
        .DPRA3(line_reg_r3_0_63_0_2_i_3_n_0),
        .DPRA4(line_reg_r3_0_63_0_2_i_2_n_0),
        .DPRA5(line_reg_r3_0_63_0_2_i_1_n_0),
        .SPO(NLW_line_reg_r3_256_319_15_15_SPO_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_256_319_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r3_256_319_3_5
       (.ADDRA({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(\mult[1][3][1]_i_8_0 ),
        .DIB(1'b0),
        .DIC(\mult[1][3][1]_i_8_1 ),
        .DID(1'b0),
        .DOA(line_reg_r3_256_319_3_5_n_0),
        .DOB(line_reg_r3_256_319_3_5_n_1),
        .DOC(line_reg_r3_256_319_3_5_n_2),
        .DOD(NLW_line_reg_r3_256_319_3_5_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_256_319_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M line_reg_r3_256_319_6_8
       (.ADDRA({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(\mult[1][3][4]_i_8_0 ),
        .DIB(\mult[1][3][4]_i_8_1 ),
        .DIC(\mult[1][3][4]_i_8_2 ),
        .DID(1'b0),
        .DOA(line_reg_r3_256_319_6_8_n_0),
        .DOB(line_reg_r3_256_319_6_8_n_1),
        .DOC(line_reg_r3_256_319_6_8_n_2),
        .DOD(NLW_line_reg_r3_256_319_6_8_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_256_319_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M line_reg_r3_256_319_9_11
       (.ADDRA({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(1'b0),
        .DIB(1'b0),
        .DIC(\mult[0][3][1]_i_8_0 ),
        .DID(1'b0),
        .DOA(line_reg_r3_256_319_9_11_n_0),
        .DOB(line_reg_r3_256_319_9_11_n_1),
        .DOC(line_reg_r3_256_319_9_11_n_2),
        .DOD(NLW_line_reg_r3_256_319_9_11_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_256_319_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r3_320_383_0_2
       (.ADDRA({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(\mult[2][3][3]_i_8_0 ),
        .DIB(\mult[2][3][3]_i_8_1 ),
        .DIC(\mult[2][3][3]_i_8_2 ),
        .DID(1'b0),
        .DOA(line_reg_r3_320_383_0_2_n_0),
        .DOB(line_reg_r3_320_383_0_2_n_1),
        .DOC(line_reg_r3_320_383_0_2_n_2),
        .DOD(NLW_line_reg_r3_320_383_0_2_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_320_383_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M line_reg_r3_320_383_12_14
       (.ADDRA({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(\mult[0][3][4]_i_8_0 ),
        .DIB(\mult[0][3][4]_i_8_1 ),
        .DIC(\mult[0][3][4]_i_8_2 ),
        .DID(1'b0),
        .DOA(line_reg_r3_320_383_12_14_n_0),
        .DOB(line_reg_r3_320_383_12_14_n_1),
        .DOC(line_reg_r3_320_383_12_14_n_2),
        .DOD(NLW_line_reg_r3_320_383_12_14_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_320_383_0_2_i_1__0_n_0));
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1D line_reg_r3_320_383_15_15
       (.A0(\wrPntr_reg_n_0_[0] ),
        .A1(\wrPntr_reg_n_0_[1] ),
        .A2(\wrPntr_reg_n_0_[2] ),
        .A3(\wrPntr_reg_n_0_[3] ),
        .A4(\wrPntr_reg_n_0_[4] ),
        .A5(\wrPntr_reg_n_0_[5] ),
        .D(1'b0),
        .DPO(line_reg_r3_320_383_15_15_n_0),
        .DPRA0(\rdPntr_reg[0]_rep_n_0 ),
        .DPRA1(line_reg_r3_0_63_0_2_i_5_n_0),
        .DPRA2(line_reg_r3_0_63_0_2_i_4_n_0),
        .DPRA3(line_reg_r3_0_63_0_2_i_3_n_0),
        .DPRA4(line_reg_r3_0_63_0_2_i_2_n_0),
        .DPRA5(line_reg_r3_0_63_0_2_i_1_n_0),
        .SPO(NLW_line_reg_r3_320_383_15_15_SPO_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_320_383_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r3_320_383_3_5
       (.ADDRA({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(\mult[1][3][1]_i_8_0 ),
        .DIB(1'b0),
        .DIC(\mult[1][3][1]_i_8_1 ),
        .DID(1'b0),
        .DOA(line_reg_r3_320_383_3_5_n_0),
        .DOB(line_reg_r3_320_383_3_5_n_1),
        .DOC(line_reg_r3_320_383_3_5_n_2),
        .DOD(NLW_line_reg_r3_320_383_3_5_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_320_383_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M line_reg_r3_320_383_6_8
       (.ADDRA({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(\mult[1][3][4]_i_8_0 ),
        .DIB(\mult[1][3][4]_i_8_1 ),
        .DIC(\mult[1][3][4]_i_8_2 ),
        .DID(1'b0),
        .DOA(line_reg_r3_320_383_6_8_n_0),
        .DOB(line_reg_r3_320_383_6_8_n_1),
        .DOC(line_reg_r3_320_383_6_8_n_2),
        .DOD(NLW_line_reg_r3_320_383_6_8_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_320_383_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M line_reg_r3_320_383_9_11
       (.ADDRA({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(1'b0),
        .DIB(1'b0),
        .DIC(\mult[0][3][1]_i_8_0 ),
        .DID(1'b0),
        .DOA(line_reg_r3_320_383_9_11_n_0),
        .DOB(line_reg_r3_320_383_9_11_n_1),
        .DOC(line_reg_r3_320_383_9_11_n_2),
        .DOD(NLW_line_reg_r3_320_383_9_11_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_320_383_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r3_384_447_0_2
       (.ADDRA({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(\mult[2][3][3]_i_8_0 ),
        .DIB(\mult[2][3][3]_i_8_1 ),
        .DIC(\mult[2][3][3]_i_8_2 ),
        .DID(1'b0),
        .DOA(line_reg_r3_384_447_0_2_n_0),
        .DOB(line_reg_r3_384_447_0_2_n_1),
        .DOC(line_reg_r3_384_447_0_2_n_2),
        .DOD(NLW_line_reg_r3_384_447_0_2_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_384_447_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M line_reg_r3_384_447_12_14
       (.ADDRA({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(\mult[0][3][4]_i_8_0 ),
        .DIB(\mult[0][3][4]_i_8_1 ),
        .DIC(\mult[0][3][4]_i_8_2 ),
        .DID(1'b0),
        .DOA(line_reg_r3_384_447_12_14_n_0),
        .DOB(line_reg_r3_384_447_12_14_n_1),
        .DOC(line_reg_r3_384_447_12_14_n_2),
        .DOD(NLW_line_reg_r3_384_447_12_14_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_384_447_0_2_i_1__0_n_0));
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1D line_reg_r3_384_447_15_15
       (.A0(\wrPntr_reg_n_0_[0] ),
        .A1(\wrPntr_reg_n_0_[1] ),
        .A2(\wrPntr_reg_n_0_[2] ),
        .A3(\wrPntr_reg_n_0_[3] ),
        .A4(\wrPntr_reg_n_0_[4] ),
        .A5(\wrPntr_reg_n_0_[5] ),
        .D(1'b0),
        .DPO(line_reg_r3_384_447_15_15_n_0),
        .DPRA0(\rdPntr_reg[0]_rep_n_0 ),
        .DPRA1(line_reg_r3_0_63_0_2_i_5_n_0),
        .DPRA2(line_reg_r3_0_63_0_2_i_4_n_0),
        .DPRA3(line_reg_r3_0_63_0_2_i_3_n_0),
        .DPRA4(line_reg_r3_0_63_0_2_i_2_n_0),
        .DPRA5(line_reg_r3_0_63_0_2_i_1_n_0),
        .SPO(NLW_line_reg_r3_384_447_15_15_SPO_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_384_447_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r3_384_447_3_5
       (.ADDRA({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(\mult[1][3][1]_i_8_0 ),
        .DIB(1'b0),
        .DIC(\mult[1][3][1]_i_8_1 ),
        .DID(1'b0),
        .DOA(line_reg_r3_384_447_3_5_n_0),
        .DOB(line_reg_r3_384_447_3_5_n_1),
        .DOC(line_reg_r3_384_447_3_5_n_2),
        .DOD(NLW_line_reg_r3_384_447_3_5_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_384_447_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M line_reg_r3_384_447_6_8
       (.ADDRA({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(\mult[1][3][4]_i_8_0 ),
        .DIB(\mult[1][3][4]_i_8_1 ),
        .DIC(\mult[1][3][4]_i_8_2 ),
        .DID(1'b0),
        .DOA(line_reg_r3_384_447_6_8_n_0),
        .DOB(line_reg_r3_384_447_6_8_n_1),
        .DOC(line_reg_r3_384_447_6_8_n_2),
        .DOD(NLW_line_reg_r3_384_447_6_8_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_384_447_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M line_reg_r3_384_447_9_11
       (.ADDRA({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(1'b0),
        .DIB(1'b0),
        .DIC(\mult[0][3][1]_i_8_0 ),
        .DID(1'b0),
        .DOA(line_reg_r3_384_447_9_11_n_0),
        .DOB(line_reg_r3_384_447_9_11_n_1),
        .DOC(line_reg_r3_384_447_9_11_n_2),
        .DOD(NLW_line_reg_r3_384_447_9_11_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_384_447_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r3_448_511_0_2
       (.ADDRA({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(\mult[2][3][3]_i_8_0 ),
        .DIB(\mult[2][3][3]_i_8_1 ),
        .DIC(\mult[2][3][3]_i_8_2 ),
        .DID(1'b0),
        .DOA(line_reg_r3_448_511_0_2_n_0),
        .DOB(line_reg_r3_448_511_0_2_n_1),
        .DOC(line_reg_r3_448_511_0_2_n_2),
        .DOD(NLW_line_reg_r3_448_511_0_2_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_448_511_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M line_reg_r3_448_511_12_14
       (.ADDRA({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(\mult[0][3][4]_i_8_0 ),
        .DIB(\mult[0][3][4]_i_8_1 ),
        .DIC(\mult[0][3][4]_i_8_2 ),
        .DID(1'b0),
        .DOA(line_reg_r3_448_511_12_14_n_0),
        .DOB(line_reg_r3_448_511_12_14_n_1),
        .DOC(line_reg_r3_448_511_12_14_n_2),
        .DOD(NLW_line_reg_r3_448_511_12_14_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_448_511_0_2_i_1__0_n_0));
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1D line_reg_r3_448_511_15_15
       (.A0(\wrPntr_reg_n_0_[0] ),
        .A1(\wrPntr_reg_n_0_[1] ),
        .A2(\wrPntr_reg_n_0_[2] ),
        .A3(\wrPntr_reg_n_0_[3] ),
        .A4(\wrPntr_reg_n_0_[4] ),
        .A5(\wrPntr_reg_n_0_[5] ),
        .D(1'b0),
        .DPO(line_reg_r3_448_511_15_15_n_0),
        .DPRA0(\rdPntr_reg[0]_rep_n_0 ),
        .DPRA1(line_reg_r3_0_63_0_2_i_5_n_0),
        .DPRA2(line_reg_r3_0_63_0_2_i_4_n_0),
        .DPRA3(line_reg_r3_0_63_0_2_i_3_n_0),
        .DPRA4(line_reg_r3_0_63_0_2_i_2_n_0),
        .DPRA5(line_reg_r3_0_63_0_2_i_1_n_0),
        .SPO(NLW_line_reg_r3_448_511_15_15_SPO_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_448_511_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r3_448_511_3_5
       (.ADDRA({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(\mult[1][3][1]_i_8_0 ),
        .DIB(1'b0),
        .DIC(\mult[1][3][1]_i_8_1 ),
        .DID(1'b0),
        .DOA(line_reg_r3_448_511_3_5_n_0),
        .DOB(line_reg_r3_448_511_3_5_n_1),
        .DOC(line_reg_r3_448_511_3_5_n_2),
        .DOD(NLW_line_reg_r3_448_511_3_5_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_448_511_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M line_reg_r3_448_511_6_8
       (.ADDRA({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(\mult[1][3][4]_i_8_0 ),
        .DIB(\mult[1][3][4]_i_8_1 ),
        .DIC(\mult[1][3][4]_i_8_2 ),
        .DID(1'b0),
        .DOA(line_reg_r3_448_511_6_8_n_0),
        .DOB(line_reg_r3_448_511_6_8_n_1),
        .DOC(line_reg_r3_448_511_6_8_n_2),
        .DOD(NLW_line_reg_r3_448_511_6_8_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_448_511_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M line_reg_r3_448_511_9_11
       (.ADDRA({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(1'b0),
        .DIB(1'b0),
        .DIC(\mult[0][3][1]_i_8_0 ),
        .DID(1'b0),
        .DOA(line_reg_r3_448_511_9_11_n_0),
        .DOB(line_reg_r3_448_511_9_11_n_1),
        .DOC(line_reg_r3_448_511_9_11_n_2),
        .DOD(NLW_line_reg_r3_448_511_9_11_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_448_511_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r3_512_575_0_2
       (.ADDRA({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(\mult[2][3][3]_i_8_0 ),
        .DIB(\mult[2][3][3]_i_8_1 ),
        .DIC(\mult[2][3][3]_i_8_2 ),
        .DID(1'b0),
        .DOA(line_reg_r3_512_575_0_2_n_0),
        .DOB(line_reg_r3_512_575_0_2_n_1),
        .DOC(line_reg_r3_512_575_0_2_n_2),
        .DOD(NLW_line_reg_r3_512_575_0_2_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_512_575_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M line_reg_r3_512_575_12_14
       (.ADDRA({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(\mult[0][3][4]_i_8_0 ),
        .DIB(\mult[0][3][4]_i_8_1 ),
        .DIC(\mult[0][3][4]_i_8_2 ),
        .DID(1'b0),
        .DOA(line_reg_r3_512_575_12_14_n_0),
        .DOB(line_reg_r3_512_575_12_14_n_1),
        .DOC(line_reg_r3_512_575_12_14_n_2),
        .DOD(NLW_line_reg_r3_512_575_12_14_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_512_575_0_2_i_1__0_n_0));
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1D line_reg_r3_512_575_15_15
       (.A0(\wrPntr_reg_n_0_[0] ),
        .A1(\wrPntr_reg_n_0_[1] ),
        .A2(\wrPntr_reg_n_0_[2] ),
        .A3(\wrPntr_reg_n_0_[3] ),
        .A4(\wrPntr_reg_n_0_[4] ),
        .A5(\wrPntr_reg_n_0_[5] ),
        .D(1'b0),
        .DPO(line_reg_r3_512_575_15_15_n_0),
        .DPRA0(\rdPntr_reg[0]_rep_n_0 ),
        .DPRA1(line_reg_r3_0_63_0_2_i_5_n_0),
        .DPRA2(line_reg_r3_0_63_0_2_i_4_n_0),
        .DPRA3(line_reg_r3_0_63_0_2_i_3_n_0),
        .DPRA4(line_reg_r3_0_63_0_2_i_2_n_0),
        .DPRA5(line_reg_r3_0_63_0_2_i_1_n_0),
        .SPO(NLW_line_reg_r3_512_575_15_15_SPO_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_512_575_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r3_512_575_3_5
       (.ADDRA({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(\mult[1][3][1]_i_8_0 ),
        .DIB(1'b0),
        .DIC(\mult[1][3][1]_i_8_1 ),
        .DID(1'b0),
        .DOA(line_reg_r3_512_575_3_5_n_0),
        .DOB(line_reg_r3_512_575_3_5_n_1),
        .DOC(line_reg_r3_512_575_3_5_n_2),
        .DOD(NLW_line_reg_r3_512_575_3_5_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_512_575_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M line_reg_r3_512_575_6_8
       (.ADDRA({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(\mult[1][3][4]_i_8_0 ),
        .DIB(\mult[1][3][4]_i_8_1 ),
        .DIC(\mult[1][3][4]_i_8_2 ),
        .DID(1'b0),
        .DOA(line_reg_r3_512_575_6_8_n_0),
        .DOB(line_reg_r3_512_575_6_8_n_1),
        .DOC(line_reg_r3_512_575_6_8_n_2),
        .DOD(NLW_line_reg_r3_512_575_6_8_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_512_575_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M line_reg_r3_512_575_9_11
       (.ADDRA({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(1'b0),
        .DIB(1'b0),
        .DIC(\mult[0][3][1]_i_8_0 ),
        .DID(1'b0),
        .DOA(line_reg_r3_512_575_9_11_n_0),
        .DOB(line_reg_r3_512_575_9_11_n_1),
        .DOC(line_reg_r3_512_575_9_11_n_2),
        .DOD(NLW_line_reg_r3_512_575_9_11_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_512_575_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r3_576_639_0_2
       (.ADDRA({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(\mult[2][3][3]_i_8_0 ),
        .DIB(\mult[2][3][3]_i_8_1 ),
        .DIC(\mult[2][3][3]_i_8_2 ),
        .DID(1'b0),
        .DOA(line_reg_r3_576_639_0_2_n_0),
        .DOB(line_reg_r3_576_639_0_2_n_1),
        .DOC(line_reg_r3_576_639_0_2_n_2),
        .DOD(NLW_line_reg_r3_576_639_0_2_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_576_639_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M line_reg_r3_576_639_12_14
       (.ADDRA({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(\mult[0][3][4]_i_8_0 ),
        .DIB(\mult[0][3][4]_i_8_1 ),
        .DIC(\mult[0][3][4]_i_8_2 ),
        .DID(1'b0),
        .DOA(line_reg_r3_576_639_12_14_n_0),
        .DOB(line_reg_r3_576_639_12_14_n_1),
        .DOC(line_reg_r3_576_639_12_14_n_2),
        .DOD(NLW_line_reg_r3_576_639_12_14_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_576_639_0_2_i_1__0_n_0));
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1D line_reg_r3_576_639_15_15
       (.A0(\wrPntr_reg_n_0_[0] ),
        .A1(\wrPntr_reg_n_0_[1] ),
        .A2(\wrPntr_reg_n_0_[2] ),
        .A3(\wrPntr_reg_n_0_[3] ),
        .A4(\wrPntr_reg_n_0_[4] ),
        .A5(\wrPntr_reg_n_0_[5] ),
        .D(1'b0),
        .DPO(line_reg_r3_576_639_15_15_n_0),
        .DPRA0(\rdPntr_reg[0]_rep_n_0 ),
        .DPRA1(line_reg_r3_0_63_0_2_i_5_n_0),
        .DPRA2(line_reg_r3_0_63_0_2_i_4_n_0),
        .DPRA3(line_reg_r3_0_63_0_2_i_3_n_0),
        .DPRA4(line_reg_r3_0_63_0_2_i_2_n_0),
        .DPRA5(line_reg_r3_0_63_0_2_i_1_n_0),
        .SPO(NLW_line_reg_r3_576_639_15_15_SPO_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_576_639_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r3_576_639_3_5
       (.ADDRA({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(\mult[1][3][1]_i_8_0 ),
        .DIB(1'b0),
        .DIC(\mult[1][3][1]_i_8_1 ),
        .DID(1'b0),
        .DOA(line_reg_r3_576_639_3_5_n_0),
        .DOB(line_reg_r3_576_639_3_5_n_1),
        .DOC(line_reg_r3_576_639_3_5_n_2),
        .DOD(NLW_line_reg_r3_576_639_3_5_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_576_639_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M line_reg_r3_576_639_6_8
       (.ADDRA({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(\mult[1][3][4]_i_8_0 ),
        .DIB(\mult[1][3][4]_i_8_1 ),
        .DIC(\mult[1][3][4]_i_8_2 ),
        .DID(1'b0),
        .DOA(line_reg_r3_576_639_6_8_n_0),
        .DOB(line_reg_r3_576_639_6_8_n_1),
        .DOC(line_reg_r3_576_639_6_8_n_2),
        .DOD(NLW_line_reg_r3_576_639_6_8_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_576_639_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M line_reg_r3_576_639_9_11
       (.ADDRA({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(1'b0),
        .DIB(1'b0),
        .DIC(\mult[0][3][1]_i_8_0 ),
        .DID(1'b0),
        .DOA(line_reg_r3_576_639_9_11_n_0),
        .DOB(line_reg_r3_576_639_9_11_n_1),
        .DOC(line_reg_r3_576_639_9_11_n_2),
        .DOD(NLW_line_reg_r3_576_639_9_11_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_576_639_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r3_64_127_0_2
       (.ADDRA({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(\mult[2][3][3]_i_8_0 ),
        .DIB(\mult[2][3][3]_i_8_1 ),
        .DIC(\mult[2][3][3]_i_8_2 ),
        .DID(1'b0),
        .DOA(line_reg_r3_64_127_0_2_n_0),
        .DOB(line_reg_r3_64_127_0_2_n_1),
        .DOC(line_reg_r3_64_127_0_2_n_2),
        .DOD(NLW_line_reg_r3_64_127_0_2_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_64_127_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M line_reg_r3_64_127_12_14
       (.ADDRA({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(\mult[0][3][4]_i_8_0 ),
        .DIB(\mult[0][3][4]_i_8_1 ),
        .DIC(\mult[0][3][4]_i_8_2 ),
        .DID(1'b0),
        .DOA(line_reg_r3_64_127_12_14_n_0),
        .DOB(line_reg_r3_64_127_12_14_n_1),
        .DOC(line_reg_r3_64_127_12_14_n_2),
        .DOD(NLW_line_reg_r3_64_127_12_14_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_64_127_0_2_i_1__0_n_0));
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1D line_reg_r3_64_127_15_15
       (.A0(\wrPntr_reg_n_0_[0] ),
        .A1(\wrPntr_reg_n_0_[1] ),
        .A2(\wrPntr_reg_n_0_[2] ),
        .A3(\wrPntr_reg_n_0_[3] ),
        .A4(\wrPntr_reg_n_0_[4] ),
        .A5(\wrPntr_reg_n_0_[5] ),
        .D(1'b0),
        .DPO(line_reg_r3_64_127_15_15_n_0),
        .DPRA0(\rdPntr_reg[0]_rep_n_0 ),
        .DPRA1(line_reg_r3_0_63_0_2_i_5_n_0),
        .DPRA2(line_reg_r3_0_63_0_2_i_4_n_0),
        .DPRA3(line_reg_r3_0_63_0_2_i_3_n_0),
        .DPRA4(line_reg_r3_0_63_0_2_i_2_n_0),
        .DPRA5(line_reg_r3_0_63_0_2_i_1_n_0),
        .SPO(NLW_line_reg_r3_64_127_15_15_SPO_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_64_127_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r3_64_127_3_5
       (.ADDRA({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(\mult[1][3][1]_i_8_0 ),
        .DIB(1'b0),
        .DIC(\mult[1][3][1]_i_8_1 ),
        .DID(1'b0),
        .DOA(line_reg_r3_64_127_3_5_n_0),
        .DOB(line_reg_r3_64_127_3_5_n_1),
        .DOC(line_reg_r3_64_127_3_5_n_2),
        .DOD(NLW_line_reg_r3_64_127_3_5_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_64_127_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M line_reg_r3_64_127_6_8
       (.ADDRA({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(\mult[1][3][4]_i_8_0 ),
        .DIB(\mult[1][3][4]_i_8_1 ),
        .DIC(\mult[1][3][4]_i_8_2 ),
        .DID(1'b0),
        .DOA(line_reg_r3_64_127_6_8_n_0),
        .DOB(line_reg_r3_64_127_6_8_n_1),
        .DOC(line_reg_r3_64_127_6_8_n_2),
        .DOD(NLW_line_reg_r3_64_127_6_8_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_64_127_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M line_reg_r3_64_127_9_11
       (.ADDRA({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(1'b0),
        .DIB(1'b0),
        .DIC(\mult[0][3][1]_i_8_0 ),
        .DID(1'b0),
        .DOA(line_reg_r3_64_127_9_11_n_0),
        .DOB(line_reg_r3_64_127_9_11_n_1),
        .DOC(line_reg_r3_64_127_9_11_n_2),
        .DOD(NLW_line_reg_r3_64_127_9_11_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_64_127_0_2_i_1__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult1_reg[0][8]_i_110 
       (.I0(line_reg_r3_448_511_12_14_n_1),
        .I1(\mult1_reg[2][8]_i_97_n_0 ),
        .I2(line_reg_r3_384_447_12_14_n_1),
        .O(\mult1_reg[0][8]_i_110_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult1_reg[0][8]_i_111 
       (.I0(line_reg_r3_320_383_12_14_n_1),
        .I1(\mult1_reg[2][8]_i_97_n_0 ),
        .I2(line_reg_r3_256_319_12_14_n_1),
        .O(\mult1_reg[0][8]_i_111_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult1_reg[0][8]_i_112 
       (.I0(line_reg_r3_192_255_12_14_n_1),
        .I1(\mult1_reg[2][8]_i_97_n_0 ),
        .I2(line_reg_r3_128_191_12_14_n_1),
        .O(\mult1_reg[0][8]_i_112_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult1_reg[0][8]_i_113 
       (.I0(line_reg_r3_64_127_12_14_n_1),
        .I1(\mult1_reg[2][8]_i_97_n_0 ),
        .I2(line_reg_r3_0_63_12_14_n_1),
        .O(\mult1_reg[0][8]_i_113_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult1_reg[0][8]_i_126 
       (.I0(line_reg_r3_448_511_12_14_n_0),
        .I1(\mult1_reg[2][8]_i_97_n_0 ),
        .I2(line_reg_r3_384_447_12_14_n_0),
        .O(\mult1_reg[0][8]_i_126_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult1_reg[0][8]_i_127 
       (.I0(line_reg_r3_320_383_12_14_n_0),
        .I1(\mult1_reg[2][8]_i_97_n_0 ),
        .I2(line_reg_r3_256_319_12_14_n_0),
        .O(\mult1_reg[0][8]_i_127_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult1_reg[0][8]_i_128 
       (.I0(line_reg_r3_192_255_12_14_n_0),
        .I1(\mult1_reg[2][8]_i_97_n_0 ),
        .I2(line_reg_r3_128_191_12_14_n_0),
        .O(\mult1_reg[0][8]_i_128_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult1_reg[0][8]_i_129 
       (.I0(line_reg_r3_64_127_12_14_n_0),
        .I1(\mult1_reg[2][8]_i_97_n_0 ),
        .I2(line_reg_r3_0_63_12_14_n_0),
        .O(\mult1_reg[0][8]_i_129_n_0 ));
  MUXF7 \mult1_reg[0][8]_i_13 
       (.I0(\mult1_reg[0][8]_i_40_n_0 ),
        .I1(\mult1_reg[0][8]_i_41_n_0 ),
        .O(o_data03_out[14]),
        .S(\mult1_reg[2][8]_i_35_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult1_reg[0][8]_i_142 
       (.I0(line_reg_r3_448_511_9_11_n_2),
        .I1(\mult1_reg[2][8]_i_97_n_0 ),
        .I2(line_reg_r3_384_447_9_11_n_2),
        .O(\mult1_reg[0][8]_i_142_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult1_reg[0][8]_i_143 
       (.I0(line_reg_r3_320_383_9_11_n_2),
        .I1(\mult1_reg[2][8]_i_97_n_0 ),
        .I2(line_reg_r3_256_319_9_11_n_2),
        .O(\mult1_reg[0][8]_i_143_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult1_reg[0][8]_i_144 
       (.I0(line_reg_r3_192_255_9_11_n_2),
        .I1(\mult1_reg[2][8]_i_97_n_0 ),
        .I2(line_reg_r3_128_191_9_11_n_2),
        .O(\mult1_reg[0][8]_i_144_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult1_reg[0][8]_i_145 
       (.I0(line_reg_r3_64_127_9_11_n_2),
        .I1(\mult1_reg[2][8]_i_97_n_0 ),
        .I2(line_reg_r3_0_63_9_11_n_2),
        .O(\mult1_reg[0][8]_i_145_n_0 ));
  MUXF7 \mult1_reg[0][8]_i_17 
       (.I0(\mult1_reg[0][8]_i_48_n_0 ),
        .I1(\mult1_reg[0][8]_i_49_n_0 ),
        .O(o_data03_out[13]),
        .S(\mult1_reg[2][8]_i_35_n_0 ));
  MUXF7 \mult1_reg[0][8]_i_21 
       (.I0(\mult1_reg[0][8]_i_56_n_0 ),
        .I1(\mult1_reg[0][8]_i_57_n_0 ),
        .O(o_data03_out[12]),
        .S(\mult1_reg[2][8]_i_35_n_0 ));
  MUXF7 \mult1_reg[0][8]_i_25 
       (.I0(\mult1_reg[0][8]_i_64_n_0 ),
        .I1(\mult1_reg[0][8]_i_65_n_0 ),
        .O(o_data03_out[11]),
        .S(\mult1_reg[2][8]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult1_reg[0][8]_i_32 
       (.I0(\mult1_reg[0][8]_i_78_n_0 ),
        .I1(\mult1_reg[0][8]_i_79_n_0 ),
        .I2(\mult1_reg[2][8]_i_93_n_0 ),
        .I3(\mult1_reg[0][8]_i_80_n_0 ),
        .I4(\mult1_reg[2][8]_i_95_n_0 ),
        .I5(\mult1_reg[0][8]_i_81_n_0 ),
        .O(\mult1_reg[0][8]_i_32_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult1_reg[0][8]_i_33 
       (.I0(\mult1_reg[2][8]_i_95_n_0 ),
        .I1(line_reg_r3_576_639_15_15_n_0),
        .I2(\mult1_reg[2][8]_i_97_n_0 ),
        .I3(line_reg_r3_512_575_15_15_n_0),
        .I4(\mult1_reg[2][8]_i_93_n_0 ),
        .O(\mult1_reg[0][8]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult1_reg[0][8]_i_40 
       (.I0(\mult1_reg[0][8]_i_94_n_0 ),
        .I1(\mult1_reg[0][8]_i_95_n_0 ),
        .I2(\mult1_reg[2][8]_i_93_n_0 ),
        .I3(\mult1_reg[0][8]_i_96_n_0 ),
        .I4(\mult1_reg[2][8]_i_95_n_0 ),
        .I5(\mult1_reg[0][8]_i_97_n_0 ),
        .O(\mult1_reg[0][8]_i_40_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult1_reg[0][8]_i_41 
       (.I0(\mult1_reg[2][8]_i_95_n_0 ),
        .I1(line_reg_r3_576_639_12_14_n_2),
        .I2(\mult1_reg[2][8]_i_97_n_0 ),
        .I3(line_reg_r3_512_575_12_14_n_2),
        .I4(\mult1_reg[2][8]_i_93_n_0 ),
        .O(\mult1_reg[0][8]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult1_reg[0][8]_i_48 
       (.I0(\mult1_reg[0][8]_i_110_n_0 ),
        .I1(\mult1_reg[0][8]_i_111_n_0 ),
        .I2(\mult1_reg[2][8]_i_93_n_0 ),
        .I3(\mult1_reg[0][8]_i_112_n_0 ),
        .I4(\mult1_reg[2][8]_i_95_n_0 ),
        .I5(\mult1_reg[0][8]_i_113_n_0 ),
        .O(\mult1_reg[0][8]_i_48_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult1_reg[0][8]_i_49 
       (.I0(\mult1_reg[2][8]_i_95_n_0 ),
        .I1(line_reg_r3_576_639_12_14_n_1),
        .I2(\mult1_reg[2][8]_i_97_n_0 ),
        .I3(line_reg_r3_512_575_12_14_n_1),
        .I4(\mult1_reg[2][8]_i_93_n_0 ),
        .O(\mult1_reg[0][8]_i_49_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult1_reg[0][8]_i_56 
       (.I0(\mult1_reg[0][8]_i_126_n_0 ),
        .I1(\mult1_reg[0][8]_i_127_n_0 ),
        .I2(\mult1_reg[2][8]_i_93_n_0 ),
        .I3(\mult1_reg[0][8]_i_128_n_0 ),
        .I4(\mult1_reg[2][8]_i_95_n_0 ),
        .I5(\mult1_reg[0][8]_i_129_n_0 ),
        .O(\mult1_reg[0][8]_i_56_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult1_reg[0][8]_i_57 
       (.I0(\mult1_reg[2][8]_i_95_n_0 ),
        .I1(line_reg_r3_576_639_12_14_n_0),
        .I2(\mult1_reg[2][8]_i_97_n_0 ),
        .I3(line_reg_r3_512_575_12_14_n_0),
        .I4(\mult1_reg[2][8]_i_93_n_0 ),
        .O(\mult1_reg[0][8]_i_57_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult1_reg[0][8]_i_64 
       (.I0(\mult1_reg[0][8]_i_142_n_0 ),
        .I1(\mult1_reg[0][8]_i_143_n_0 ),
        .I2(\mult1_reg[2][8]_i_93_n_0 ),
        .I3(\mult1_reg[0][8]_i_144_n_0 ),
        .I4(\mult1_reg[2][8]_i_95_n_0 ),
        .I5(\mult1_reg[0][8]_i_145_n_0 ),
        .O(\mult1_reg[0][8]_i_64_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult1_reg[0][8]_i_65 
       (.I0(\mult1_reg[2][8]_i_95_n_0 ),
        .I1(line_reg_r3_576_639_9_11_n_2),
        .I2(\mult1_reg[2][8]_i_97_n_0 ),
        .I3(line_reg_r3_512_575_9_11_n_2),
        .I4(\mult1_reg[2][8]_i_93_n_0 ),
        .O(\mult1_reg[0][8]_i_65_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult1_reg[0][8]_i_78 
       (.I0(line_reg_r3_448_511_15_15_n_0),
        .I1(\mult1_reg[2][8]_i_97_n_0 ),
        .I2(line_reg_r3_384_447_15_15_n_0),
        .O(\mult1_reg[0][8]_i_78_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult1_reg[0][8]_i_79 
       (.I0(line_reg_r3_320_383_15_15_n_0),
        .I1(\mult1_reg[2][8]_i_97_n_0 ),
        .I2(line_reg_r3_256_319_15_15_n_0),
        .O(\mult1_reg[0][8]_i_79_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult1_reg[0][8]_i_80 
       (.I0(line_reg_r3_192_255_15_15_n_0),
        .I1(\mult1_reg[2][8]_i_97_n_0 ),
        .I2(line_reg_r3_128_191_15_15_n_0),
        .O(\mult1_reg[0][8]_i_80_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult1_reg[0][8]_i_81 
       (.I0(line_reg_r3_64_127_15_15_n_0),
        .I1(\mult1_reg[2][8]_i_97_n_0 ),
        .I2(line_reg_r3_0_63_15_15_n_0),
        .O(\mult1_reg[0][8]_i_81_n_0 ));
  MUXF7 \mult1_reg[0][8]_i_9 
       (.I0(\mult1_reg[0][8]_i_32_n_0 ),
        .I1(\mult1_reg[0][8]_i_33_n_0 ),
        .O(o_data03_out[15]),
        .S(\mult1_reg[2][8]_i_35_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult1_reg[0][8]_i_94 
       (.I0(line_reg_r3_448_511_12_14_n_2),
        .I1(\mult1_reg[2][8]_i_97_n_0 ),
        .I2(line_reg_r3_384_447_12_14_n_2),
        .O(\mult1_reg[0][8]_i_94_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult1_reg[0][8]_i_95 
       (.I0(line_reg_r3_320_383_12_14_n_2),
        .I1(\mult1_reg[2][8]_i_97_n_0 ),
        .I2(line_reg_r3_256_319_12_14_n_2),
        .O(\mult1_reg[0][8]_i_95_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult1_reg[0][8]_i_96 
       (.I0(line_reg_r3_192_255_12_14_n_2),
        .I1(\mult1_reg[2][8]_i_97_n_0 ),
        .I2(line_reg_r3_128_191_12_14_n_2),
        .O(\mult1_reg[0][8]_i_96_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult1_reg[0][8]_i_97 
       (.I0(line_reg_r3_64_127_12_14_n_2),
        .I1(\mult1_reg[2][8]_i_97_n_0 ),
        .I2(line_reg_r3_0_63_12_14_n_2),
        .O(\mult1_reg[0][8]_i_97_n_0 ));
  MUXF7 \mult1_reg[1][8]_i_10 
       (.I0(\mult1_reg[1][8]_i_37_n_0 ),
        .I1(\mult1_reg[1][8]_i_38_n_0 ),
        .O(o_data03_out[10]),
        .S(\mult1_reg[2][8]_i_35_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult1_reg[1][8]_i_107 
       (.I0(line_reg_r3_448_511_9_11_n_0),
        .I1(\mult1_reg[2][8]_i_97_n_0 ),
        .I2(line_reg_r3_384_447_9_11_n_0),
        .O(\mult1_reg[1][8]_i_107_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult1_reg[1][8]_i_108 
       (.I0(line_reg_r3_320_383_9_11_n_0),
        .I1(\mult1_reg[2][8]_i_97_n_0 ),
        .I2(line_reg_r3_256_319_9_11_n_0),
        .O(\mult1_reg[1][8]_i_108_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult1_reg[1][8]_i_109 
       (.I0(line_reg_r3_192_255_9_11_n_0),
        .I1(\mult1_reg[2][8]_i_97_n_0 ),
        .I2(line_reg_r3_128_191_9_11_n_0),
        .O(\mult1_reg[1][8]_i_109_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult1_reg[1][8]_i_110 
       (.I0(line_reg_r3_64_127_9_11_n_0),
        .I1(\mult1_reg[2][8]_i_97_n_0 ),
        .I2(line_reg_r3_0_63_9_11_n_0),
        .O(\mult1_reg[1][8]_i_110_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult1_reg[1][8]_i_123 
       (.I0(line_reg_r3_448_511_6_8_n_2),
        .I1(\mult1_reg[2][8]_i_97_n_0 ),
        .I2(line_reg_r3_384_447_6_8_n_2),
        .O(\mult1_reg[1][8]_i_123_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult1_reg[1][8]_i_124 
       (.I0(line_reg_r3_320_383_6_8_n_2),
        .I1(\mult1_reg[2][8]_i_97_n_0 ),
        .I2(line_reg_r3_256_319_6_8_n_2),
        .O(\mult1_reg[1][8]_i_124_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult1_reg[1][8]_i_125 
       (.I0(line_reg_r3_192_255_6_8_n_2),
        .I1(\mult1_reg[2][8]_i_97_n_0 ),
        .I2(line_reg_r3_128_191_6_8_n_2),
        .O(\mult1_reg[1][8]_i_125_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult1_reg[1][8]_i_126 
       (.I0(line_reg_r3_64_127_6_8_n_2),
        .I1(\mult1_reg[2][8]_i_97_n_0 ),
        .I2(line_reg_r3_0_63_6_8_n_2),
        .O(\mult1_reg[1][8]_i_126_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult1_reg[1][8]_i_139 
       (.I0(line_reg_r3_448_511_6_8_n_1),
        .I1(\mult1_reg[2][8]_i_97_n_0 ),
        .I2(line_reg_r3_384_447_6_8_n_1),
        .O(\mult1_reg[1][8]_i_139_n_0 ));
  MUXF7 \mult1_reg[1][8]_i_14 
       (.I0(\mult1_reg[1][8]_i_45_n_0 ),
        .I1(\mult1_reg[1][8]_i_46_n_0 ),
        .O(o_data03_out[9]),
        .S(\mult1_reg[2][8]_i_35_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult1_reg[1][8]_i_140 
       (.I0(line_reg_r3_320_383_6_8_n_1),
        .I1(\mult1_reg[2][8]_i_97_n_0 ),
        .I2(line_reg_r3_256_319_6_8_n_1),
        .O(\mult1_reg[1][8]_i_140_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult1_reg[1][8]_i_141 
       (.I0(line_reg_r3_192_255_6_8_n_1),
        .I1(\mult1_reg[2][8]_i_97_n_0 ),
        .I2(line_reg_r3_128_191_6_8_n_1),
        .O(\mult1_reg[1][8]_i_141_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult1_reg[1][8]_i_142 
       (.I0(line_reg_r3_64_127_6_8_n_1),
        .I1(\mult1_reg[2][8]_i_97_n_0 ),
        .I2(line_reg_r3_0_63_6_8_n_1),
        .O(\mult1_reg[1][8]_i_142_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult1_reg[1][8]_i_155 
       (.I0(line_reg_r3_448_511_6_8_n_0),
        .I1(\mult1_reg[2][8]_i_97_n_0 ),
        .I2(line_reg_r3_384_447_6_8_n_0),
        .O(\mult1_reg[1][8]_i_155_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult1_reg[1][8]_i_156 
       (.I0(line_reg_r3_320_383_6_8_n_0),
        .I1(\mult1_reg[2][8]_i_97_n_0 ),
        .I2(line_reg_r3_256_319_6_8_n_0),
        .O(\mult1_reg[1][8]_i_156_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult1_reg[1][8]_i_157 
       (.I0(line_reg_r3_192_255_6_8_n_0),
        .I1(\mult1_reg[2][8]_i_97_n_0 ),
        .I2(line_reg_r3_128_191_6_8_n_0),
        .O(\mult1_reg[1][8]_i_157_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult1_reg[1][8]_i_158 
       (.I0(line_reg_r3_64_127_6_8_n_0),
        .I1(\mult1_reg[2][8]_i_97_n_0 ),
        .I2(line_reg_r3_0_63_6_8_n_0),
        .O(\mult1_reg[1][8]_i_158_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult1_reg[1][8]_i_171 
       (.I0(line_reg_r3_448_511_3_5_n_2),
        .I1(\mult1_reg[2][8]_i_97_n_0 ),
        .I2(line_reg_r3_384_447_3_5_n_2),
        .O(\mult1_reg[1][8]_i_171_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult1_reg[1][8]_i_172 
       (.I0(line_reg_r3_320_383_3_5_n_2),
        .I1(\mult1_reg[2][8]_i_97_n_0 ),
        .I2(line_reg_r3_256_319_3_5_n_2),
        .O(\mult1_reg[1][8]_i_172_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult1_reg[1][8]_i_173 
       (.I0(line_reg_r3_192_255_3_5_n_2),
        .I1(\mult1_reg[2][8]_i_97_n_0 ),
        .I2(line_reg_r3_128_191_3_5_n_2),
        .O(\mult1_reg[1][8]_i_173_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult1_reg[1][8]_i_174 
       (.I0(line_reg_r3_64_127_3_5_n_2),
        .I1(\mult1_reg[2][8]_i_97_n_0 ),
        .I2(line_reg_r3_0_63_3_5_n_2),
        .O(\mult1_reg[1][8]_i_174_n_0 ));
  MUXF7 \mult1_reg[1][8]_i_18 
       (.I0(\mult1_reg[1][8]_i_53_n_0 ),
        .I1(\mult1_reg[1][8]_i_54_n_0 ),
        .O(o_data03_out[8]),
        .S(\mult1_reg[2][8]_i_35_n_0 ));
  MUXF7 \mult1_reg[1][8]_i_22 
       (.I0(\mult1_reg[1][8]_i_61_n_0 ),
        .I1(\mult1_reg[1][8]_i_62_n_0 ),
        .O(o_data03_out[7]),
        .S(\mult1_reg[2][8]_i_35_n_0 ));
  MUXF7 \mult1_reg[1][8]_i_26 
       (.I0(\mult1_reg[1][8]_i_69_n_0 ),
        .I1(\mult1_reg[1][8]_i_70_n_0 ),
        .O(o_data03_out[6]),
        .S(\mult1_reg[2][8]_i_35_n_0 ));
  MUXF7 \mult1_reg[1][8]_i_30 
       (.I0(\mult1_reg[1][8]_i_77_n_0 ),
        .I1(\mult1_reg[1][8]_i_78_n_0 ),
        .O(o_data03_out[5]),
        .S(\mult1_reg[2][8]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult1_reg[1][8]_i_37 
       (.I0(\mult1_reg[1][8]_i_91_n_0 ),
        .I1(\mult1_reg[1][8]_i_92_n_0 ),
        .I2(\mult1_reg[2][8]_i_93_n_0 ),
        .I3(\mult1_reg[1][8]_i_93_n_0 ),
        .I4(\mult1_reg[2][8]_i_95_n_0 ),
        .I5(\mult1_reg[1][8]_i_94_n_0 ),
        .O(\mult1_reg[1][8]_i_37_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult1_reg[1][8]_i_38 
       (.I0(\mult1_reg[2][8]_i_95_n_0 ),
        .I1(line_reg_r3_576_639_9_11_n_1),
        .I2(\mult1_reg[2][8]_i_97_n_0 ),
        .I3(line_reg_r3_512_575_9_11_n_1),
        .I4(\mult1_reg[2][8]_i_93_n_0 ),
        .O(\mult1_reg[1][8]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult1_reg[1][8]_i_45 
       (.I0(\mult1_reg[1][8]_i_107_n_0 ),
        .I1(\mult1_reg[1][8]_i_108_n_0 ),
        .I2(\mult1_reg[2][8]_i_93_n_0 ),
        .I3(\mult1_reg[1][8]_i_109_n_0 ),
        .I4(\mult1_reg[2][8]_i_95_n_0 ),
        .I5(\mult1_reg[1][8]_i_110_n_0 ),
        .O(\mult1_reg[1][8]_i_45_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult1_reg[1][8]_i_46 
       (.I0(\mult1_reg[2][8]_i_95_n_0 ),
        .I1(line_reg_r3_576_639_9_11_n_0),
        .I2(\mult1_reg[2][8]_i_97_n_0 ),
        .I3(line_reg_r3_512_575_9_11_n_0),
        .I4(\mult1_reg[2][8]_i_93_n_0 ),
        .O(\mult1_reg[1][8]_i_46_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult1_reg[1][8]_i_53 
       (.I0(\mult1_reg[1][8]_i_123_n_0 ),
        .I1(\mult1_reg[1][8]_i_124_n_0 ),
        .I2(\mult1_reg[2][8]_i_93_n_0 ),
        .I3(\mult1_reg[1][8]_i_125_n_0 ),
        .I4(\mult1_reg[2][8]_i_95_n_0 ),
        .I5(\mult1_reg[1][8]_i_126_n_0 ),
        .O(\mult1_reg[1][8]_i_53_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult1_reg[1][8]_i_54 
       (.I0(\mult1_reg[2][8]_i_95_n_0 ),
        .I1(line_reg_r3_576_639_6_8_n_2),
        .I2(\mult1_reg[2][8]_i_97_n_0 ),
        .I3(line_reg_r3_512_575_6_8_n_2),
        .I4(\mult1_reg[2][8]_i_93_n_0 ),
        .O(\mult1_reg[1][8]_i_54_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult1_reg[1][8]_i_61 
       (.I0(\mult1_reg[1][8]_i_139_n_0 ),
        .I1(\mult1_reg[1][8]_i_140_n_0 ),
        .I2(\mult1_reg[2][8]_i_93_n_0 ),
        .I3(\mult1_reg[1][8]_i_141_n_0 ),
        .I4(\mult1_reg[2][8]_i_95_n_0 ),
        .I5(\mult1_reg[1][8]_i_142_n_0 ),
        .O(\mult1_reg[1][8]_i_61_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult1_reg[1][8]_i_62 
       (.I0(\mult1_reg[2][8]_i_95_n_0 ),
        .I1(line_reg_r3_576_639_6_8_n_1),
        .I2(\mult1_reg[2][8]_i_97_n_0 ),
        .I3(line_reg_r3_512_575_6_8_n_1),
        .I4(\mult1_reg[2][8]_i_93_n_0 ),
        .O(\mult1_reg[1][8]_i_62_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult1_reg[1][8]_i_69 
       (.I0(\mult1_reg[1][8]_i_155_n_0 ),
        .I1(\mult1_reg[1][8]_i_156_n_0 ),
        .I2(\mult1_reg[2][8]_i_93_n_0 ),
        .I3(\mult1_reg[1][8]_i_157_n_0 ),
        .I4(\mult1_reg[2][8]_i_95_n_0 ),
        .I5(\mult1_reg[1][8]_i_158_n_0 ),
        .O(\mult1_reg[1][8]_i_69_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult1_reg[1][8]_i_70 
       (.I0(\mult1_reg[2][8]_i_95_n_0 ),
        .I1(line_reg_r3_576_639_6_8_n_0),
        .I2(\mult1_reg[2][8]_i_97_n_0 ),
        .I3(line_reg_r3_512_575_6_8_n_0),
        .I4(\mult1_reg[2][8]_i_93_n_0 ),
        .O(\mult1_reg[1][8]_i_70_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult1_reg[1][8]_i_77 
       (.I0(\mult1_reg[1][8]_i_171_n_0 ),
        .I1(\mult1_reg[1][8]_i_172_n_0 ),
        .I2(\mult1_reg[2][8]_i_93_n_0 ),
        .I3(\mult1_reg[1][8]_i_173_n_0 ),
        .I4(\mult1_reg[2][8]_i_95_n_0 ),
        .I5(\mult1_reg[1][8]_i_174_n_0 ),
        .O(\mult1_reg[1][8]_i_77_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult1_reg[1][8]_i_78 
       (.I0(\mult1_reg[2][8]_i_95_n_0 ),
        .I1(line_reg_r3_576_639_3_5_n_2),
        .I2(\mult1_reg[2][8]_i_97_n_0 ),
        .I3(line_reg_r3_512_575_3_5_n_2),
        .I4(\mult1_reg[2][8]_i_93_n_0 ),
        .O(\mult1_reg[1][8]_i_78_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult1_reg[1][8]_i_91 
       (.I0(line_reg_r3_448_511_9_11_n_1),
        .I1(\mult1_reg[2][8]_i_97_n_0 ),
        .I2(line_reg_r3_384_447_9_11_n_1),
        .O(\mult1_reg[1][8]_i_91_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult1_reg[1][8]_i_92 
       (.I0(line_reg_r3_320_383_9_11_n_1),
        .I1(\mult1_reg[2][8]_i_97_n_0 ),
        .I2(line_reg_r3_256_319_9_11_n_1),
        .O(\mult1_reg[1][8]_i_92_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult1_reg[1][8]_i_93 
       (.I0(line_reg_r3_192_255_9_11_n_1),
        .I1(\mult1_reg[2][8]_i_97_n_0 ),
        .I2(line_reg_r3_128_191_9_11_n_1),
        .O(\mult1_reg[1][8]_i_93_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult1_reg[1][8]_i_94 
       (.I0(line_reg_r3_64_127_9_11_n_1),
        .I1(\mult1_reg[2][8]_i_97_n_0 ),
        .I2(line_reg_r3_0_63_9_11_n_1),
        .O(\mult1_reg[1][8]_i_94_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult1_reg[2][8]_i_110 
       (.I0(line_reg_r3_448_511_3_5_n_0),
        .I1(\mult1_reg[2][8]_i_97_n_0 ),
        .I2(line_reg_r3_384_447_3_5_n_0),
        .O(\mult1_reg[2][8]_i_110_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult1_reg[2][8]_i_111 
       (.I0(line_reg_r3_320_383_3_5_n_0),
        .I1(\mult1_reg[2][8]_i_97_n_0 ),
        .I2(line_reg_r3_256_319_3_5_n_0),
        .O(\mult1_reg[2][8]_i_111_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult1_reg[2][8]_i_112 
       (.I0(line_reg_r3_192_255_3_5_n_0),
        .I1(\mult1_reg[2][8]_i_97_n_0 ),
        .I2(line_reg_r3_128_191_3_5_n_0),
        .O(\mult1_reg[2][8]_i_112_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult1_reg[2][8]_i_113 
       (.I0(line_reg_r3_64_127_3_5_n_0),
        .I1(\mult1_reg[2][8]_i_97_n_0 ),
        .I2(line_reg_r3_0_63_3_5_n_0),
        .O(\mult1_reg[2][8]_i_113_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult1_reg[2][8]_i_126 
       (.I0(line_reg_r3_448_511_0_2_n_2),
        .I1(\mult1_reg[2][8]_i_97_n_0 ),
        .I2(line_reg_r3_384_447_0_2_n_2),
        .O(\mult1_reg[2][8]_i_126_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult1_reg[2][8]_i_127 
       (.I0(line_reg_r3_320_383_0_2_n_2),
        .I1(\mult1_reg[2][8]_i_97_n_0 ),
        .I2(line_reg_r3_256_319_0_2_n_2),
        .O(\mult1_reg[2][8]_i_127_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult1_reg[2][8]_i_128 
       (.I0(line_reg_r3_192_255_0_2_n_2),
        .I1(\mult1_reg[2][8]_i_97_n_0 ),
        .I2(line_reg_r3_128_191_0_2_n_2),
        .O(\mult1_reg[2][8]_i_128_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult1_reg[2][8]_i_129 
       (.I0(line_reg_r3_64_127_0_2_n_2),
        .I1(\mult1_reg[2][8]_i_97_n_0 ),
        .I2(line_reg_r3_0_63_0_2_n_2),
        .O(\mult1_reg[2][8]_i_129_n_0 ));
  MUXF7 \mult1_reg[2][8]_i_13 
       (.I0(\mult1_reg[2][8]_i_44_n_0 ),
        .I1(\mult1_reg[2][8]_i_45_n_0 ),
        .O(o_data03_out[3]),
        .S(\mult1_reg[2][8]_i_35_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult1_reg[2][8]_i_142 
       (.I0(line_reg_r3_448_511_0_2_n_1),
        .I1(\mult1_reg[2][8]_i_97_n_0 ),
        .I2(line_reg_r3_384_447_0_2_n_1),
        .O(\mult1_reg[2][8]_i_142_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult1_reg[2][8]_i_143 
       (.I0(line_reg_r3_320_383_0_2_n_1),
        .I1(\mult1_reg[2][8]_i_97_n_0 ),
        .I2(line_reg_r3_256_319_0_2_n_1),
        .O(\mult1_reg[2][8]_i_143_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult1_reg[2][8]_i_144 
       (.I0(line_reg_r3_192_255_0_2_n_1),
        .I1(\mult1_reg[2][8]_i_97_n_0 ),
        .I2(line_reg_r3_128_191_0_2_n_1),
        .O(\mult1_reg[2][8]_i_144_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult1_reg[2][8]_i_145 
       (.I0(line_reg_r3_64_127_0_2_n_1),
        .I1(\mult1_reg[2][8]_i_97_n_0 ),
        .I2(line_reg_r3_0_63_0_2_n_1),
        .O(\mult1_reg[2][8]_i_145_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult1_reg[2][8]_i_158 
       (.I0(line_reg_r3_448_511_0_2_n_0),
        .I1(\mult1_reg[2][8]_i_97_n_0 ),
        .I2(line_reg_r3_384_447_0_2_n_0),
        .O(\mult1_reg[2][8]_i_158_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult1_reg[2][8]_i_159 
       (.I0(line_reg_r3_320_383_0_2_n_0),
        .I1(\mult1_reg[2][8]_i_97_n_0 ),
        .I2(line_reg_r3_256_319_0_2_n_0),
        .O(\mult1_reg[2][8]_i_159_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult1_reg[2][8]_i_160 
       (.I0(line_reg_r3_192_255_0_2_n_0),
        .I1(\mult1_reg[2][8]_i_97_n_0 ),
        .I2(line_reg_r3_128_191_0_2_n_0),
        .O(\mult1_reg[2][8]_i_160_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult1_reg[2][8]_i_161 
       (.I0(line_reg_r3_64_127_0_2_n_0),
        .I1(\mult1_reg[2][8]_i_97_n_0 ),
        .I2(line_reg_r3_0_63_0_2_n_0),
        .O(\mult1_reg[2][8]_i_161_n_0 ));
  MUXF7 \mult1_reg[2][8]_i_17 
       (.I0(\mult1_reg[2][8]_i_52_n_0 ),
        .I1(\mult1_reg[2][8]_i_53_n_0 ),
        .O(o_data03_out[2]),
        .S(\mult1_reg[2][8]_i_35_n_0 ));
  MUXF7 \mult1_reg[2][8]_i_21 
       (.I0(\mult1_reg[2][8]_i_60_n_0 ),
        .I1(\mult1_reg[2][8]_i_61_n_0 ),
        .O(o_data03_out[1]),
        .S(\mult1_reg[2][8]_i_35_n_0 ));
  MUXF7 \mult1_reg[2][8]_i_25 
       (.I0(\mult1_reg[2][8]_i_68_n_0 ),
        .I1(\mult1_reg[2][8]_i_69_n_0 ),
        .O(o_data03_out[0]),
        .S(\mult1_reg[2][8]_i_35_n_0 ));
  LUT4 #(
    .INIT(16'hDF20)) 
    \mult1_reg[2][8]_i_35 
       (.I0(rdPntr_reg_rep__0[8]),
        .I1(\rdPntr[10]_i_3_n_0 ),
        .I2(rdPntr_reg_rep__0[7]),
        .I3(rdPntr_reg_rep__0[9]),
        .O(\mult1_reg[2][8]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult1_reg[2][8]_i_36 
       (.I0(\mult1_reg[2][8]_i_91_n_0 ),
        .I1(\mult1_reg[2][8]_i_92_n_0 ),
        .I2(\mult1_reg[2][8]_i_93_n_0 ),
        .I3(\mult1_reg[2][8]_i_94_n_0 ),
        .I4(\mult1_reg[2][8]_i_95_n_0 ),
        .I5(\mult1_reg[2][8]_i_96_n_0 ),
        .O(\mult1_reg[2][8]_i_36_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult1_reg[2][8]_i_37 
       (.I0(\mult1_reg[2][8]_i_95_n_0 ),
        .I1(line_reg_r3_576_639_3_5_n_1),
        .I2(\mult1_reg[2][8]_i_97_n_0 ),
        .I3(line_reg_r3_512_575_3_5_n_1),
        .I4(\mult1_reg[2][8]_i_93_n_0 ),
        .O(\mult1_reg[2][8]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult1_reg[2][8]_i_44 
       (.I0(\mult1_reg[2][8]_i_110_n_0 ),
        .I1(\mult1_reg[2][8]_i_111_n_0 ),
        .I2(\mult1_reg[2][8]_i_93_n_0 ),
        .I3(\mult1_reg[2][8]_i_112_n_0 ),
        .I4(\mult1_reg[2][8]_i_95_n_0 ),
        .I5(\mult1_reg[2][8]_i_113_n_0 ),
        .O(\mult1_reg[2][8]_i_44_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult1_reg[2][8]_i_45 
       (.I0(\mult1_reg[2][8]_i_95_n_0 ),
        .I1(line_reg_r3_576_639_3_5_n_0),
        .I2(\mult1_reg[2][8]_i_97_n_0 ),
        .I3(line_reg_r3_512_575_3_5_n_0),
        .I4(\mult1_reg[2][8]_i_93_n_0 ),
        .O(\mult1_reg[2][8]_i_45_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult1_reg[2][8]_i_52 
       (.I0(\mult1_reg[2][8]_i_126_n_0 ),
        .I1(\mult1_reg[2][8]_i_127_n_0 ),
        .I2(\mult1_reg[2][8]_i_93_n_0 ),
        .I3(\mult1_reg[2][8]_i_128_n_0 ),
        .I4(\mult1_reg[2][8]_i_95_n_0 ),
        .I5(\mult1_reg[2][8]_i_129_n_0 ),
        .O(\mult1_reg[2][8]_i_52_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult1_reg[2][8]_i_53 
       (.I0(\mult1_reg[2][8]_i_95_n_0 ),
        .I1(line_reg_r3_576_639_0_2_n_2),
        .I2(\mult1_reg[2][8]_i_97_n_0 ),
        .I3(line_reg_r3_512_575_0_2_n_2),
        .I4(\mult1_reg[2][8]_i_93_n_0 ),
        .O(\mult1_reg[2][8]_i_53_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult1_reg[2][8]_i_60 
       (.I0(\mult1_reg[2][8]_i_142_n_0 ),
        .I1(\mult1_reg[2][8]_i_143_n_0 ),
        .I2(\mult1_reg[2][8]_i_93_n_0 ),
        .I3(\mult1_reg[2][8]_i_144_n_0 ),
        .I4(\mult1_reg[2][8]_i_95_n_0 ),
        .I5(\mult1_reg[2][8]_i_145_n_0 ),
        .O(\mult1_reg[2][8]_i_60_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult1_reg[2][8]_i_61 
       (.I0(\mult1_reg[2][8]_i_95_n_0 ),
        .I1(line_reg_r3_576_639_0_2_n_1),
        .I2(\mult1_reg[2][8]_i_97_n_0 ),
        .I3(line_reg_r3_512_575_0_2_n_1),
        .I4(\mult1_reg[2][8]_i_93_n_0 ),
        .O(\mult1_reg[2][8]_i_61_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult1_reg[2][8]_i_68 
       (.I0(\mult1_reg[2][8]_i_158_n_0 ),
        .I1(\mult1_reg[2][8]_i_159_n_0 ),
        .I2(\mult1_reg[2][8]_i_93_n_0 ),
        .I3(\mult1_reg[2][8]_i_160_n_0 ),
        .I4(\mult1_reg[2][8]_i_95_n_0 ),
        .I5(\mult1_reg[2][8]_i_161_n_0 ),
        .O(\mult1_reg[2][8]_i_68_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult1_reg[2][8]_i_69 
       (.I0(\mult1_reg[2][8]_i_95_n_0 ),
        .I1(line_reg_r3_576_639_0_2_n_0),
        .I2(\mult1_reg[2][8]_i_97_n_0 ),
        .I3(line_reg_r3_512_575_0_2_n_0),
        .I4(\mult1_reg[2][8]_i_93_n_0 ),
        .O(\mult1_reg[2][8]_i_69_n_0 ));
  MUXF7 \mult1_reg[2][8]_i_9 
       (.I0(\mult1_reg[2][8]_i_36_n_0 ),
        .I1(\mult1_reg[2][8]_i_37_n_0 ),
        .O(o_data03_out[4]),
        .S(\mult1_reg[2][8]_i_35_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult1_reg[2][8]_i_91 
       (.I0(line_reg_r3_448_511_3_5_n_1),
        .I1(\mult1_reg[2][8]_i_97_n_0 ),
        .I2(line_reg_r3_384_447_3_5_n_1),
        .O(\mult1_reg[2][8]_i_91_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult1_reg[2][8]_i_92 
       (.I0(line_reg_r3_320_383_3_5_n_1),
        .I1(\mult1_reg[2][8]_i_97_n_0 ),
        .I2(line_reg_r3_256_319_3_5_n_1),
        .O(\mult1_reg[2][8]_i_92_n_0 ));
  LUT3 #(
    .INIT(8'hD2)) 
    \mult1_reg[2][8]_i_93 
       (.I0(rdPntr_reg_rep__0[7]),
        .I1(\rdPntr[10]_i_3_n_0 ),
        .I2(rdPntr_reg_rep__0[8]),
        .O(\mult1_reg[2][8]_i_93_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult1_reg[2][8]_i_94 
       (.I0(line_reg_r3_192_255_3_5_n_1),
        .I1(\mult1_reg[2][8]_i_97_n_0 ),
        .I2(line_reg_r3_128_191_3_5_n_1),
        .O(\mult1_reg[2][8]_i_94_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \mult1_reg[2][8]_i_95 
       (.I0(\rdPntr[10]_i_3_n_0 ),
        .I1(rdPntr_reg_rep__0[7]),
        .O(\mult1_reg[2][8]_i_95_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult1_reg[2][8]_i_96 
       (.I0(line_reg_r3_64_127_3_5_n_1),
        .I1(\mult1_reg[2][8]_i_97_n_0 ),
        .I2(line_reg_r3_0_63_3_5_n_1),
        .O(\mult1_reg[2][8]_i_96_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \mult1_reg[2][8]_i_97 
       (.I0(\rdPntr_reg_n_0_[5] ),
        .I1(\rdPntr_reg_n_0_[3] ),
        .I2(\rdPntr_reg_n_0_[1] ),
        .I3(\rdPntr_reg_n_0_[2] ),
        .I4(\rdPntr_reg_n_0_[4] ),
        .I5(rdPntr_reg_rep__0[6]),
        .O(\mult1_reg[2][8]_i_97_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[0][3][1]_i_1 
       (.I0(o_data0[11]),
        .I1(\mult_reg[0][3] ),
        .I2(currentRbuff[1]),
        .I3(\mult_reg[0][3]_0 ),
        .I4(currentRbuff[0]),
        .I5(\mult_reg[0][3]_1 ),
        .O(pixel_data[43]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mult[0][3][1]_i_2 
       (.I0(\mult[0][3][1]_i_6_n_0 ),
        .I1(rdPntr_reg_rep__0[9]),
        .I2(\mult[0][3][1]_i_7_n_0 ),
        .I3(rdPntr_reg_rep__0[8]),
        .I4(\mult[0][3][1]_i_8_n_0 ),
        .O(o_data0[11]));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[0][3][1]_i_6 
       (.I0(rdPntr_reg_rep__0[7]),
        .I1(line_reg_r1_576_639_9_11_n_2),
        .I2(rdPntr_reg_rep__0[6]),
        .I3(line_reg_r1_512_575_9_11_n_2),
        .I4(rdPntr_reg_rep__0[8]),
        .O(\mult[0][3][1]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[0][3][1]_i_7 
       (.I0(line_reg_r1_448_511_9_11_n_2),
        .I1(line_reg_r1_384_447_9_11_n_2),
        .I2(rdPntr_reg_rep__0[7]),
        .I3(line_reg_r1_320_383_9_11_n_2),
        .I4(rdPntr_reg_rep__0[6]),
        .I5(line_reg_r1_256_319_9_11_n_2),
        .O(\mult[0][3][1]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[0][3][1]_i_8 
       (.I0(line_reg_r1_192_255_9_11_n_2),
        .I1(line_reg_r1_128_191_9_11_n_2),
        .I2(rdPntr_reg_rep__0[7]),
        .I3(line_reg_r1_64_127_9_11_n_2),
        .I4(rdPntr_reg_rep__0[6]),
        .I5(line_reg_r1_0_63_9_11_n_2),
        .O(\mult[0][3][1]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[0][3][2]_i_1 
       (.I0(o_data0[12]),
        .I1(\mult_reg[0][3]_2 ),
        .I2(currentRbuff[1]),
        .I3(\mult_reg[0][3]_3 ),
        .I4(currentRbuff[0]),
        .I5(\mult_reg[0][3]_4 ),
        .O(pixel_data[44]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mult[0][3][2]_i_2 
       (.I0(\mult[0][3][2]_i_6_n_0 ),
        .I1(rdPntr_reg_rep__0[9]),
        .I2(\mult[0][3][2]_i_7_n_0 ),
        .I3(rdPntr_reg_rep__0[8]),
        .I4(\mult[0][3][2]_i_8_n_0 ),
        .O(o_data0[12]));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[0][3][2]_i_6 
       (.I0(rdPntr_reg_rep__0[7]),
        .I1(line_reg_r1_576_639_12_14_n_0),
        .I2(rdPntr_reg_rep__0[6]),
        .I3(line_reg_r1_512_575_12_14_n_0),
        .I4(rdPntr_reg_rep__0[8]),
        .O(\mult[0][3][2]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[0][3][2]_i_7 
       (.I0(line_reg_r1_448_511_12_14_n_0),
        .I1(line_reg_r1_384_447_12_14_n_0),
        .I2(rdPntr_reg_rep__0[7]),
        .I3(line_reg_r1_320_383_12_14_n_0),
        .I4(rdPntr_reg_rep__0[6]),
        .I5(line_reg_r1_256_319_12_14_n_0),
        .O(\mult[0][3][2]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[0][3][2]_i_8 
       (.I0(line_reg_r1_192_255_12_14_n_0),
        .I1(line_reg_r1_128_191_12_14_n_0),
        .I2(rdPntr_reg_rep__0[7]),
        .I3(line_reg_r1_64_127_12_14_n_0),
        .I4(rdPntr_reg_rep__0[6]),
        .I5(line_reg_r1_0_63_12_14_n_0),
        .O(\mult[0][3][2]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[0][3][3]_i_1 
       (.I0(o_data0[13]),
        .I1(\mult_reg[0][3]_5 ),
        .I2(currentRbuff[1]),
        .I3(\mult_reg[0][3]_6 ),
        .I4(currentRbuff[0]),
        .I5(\mult_reg[0][3]_7 ),
        .O(pixel_data[45]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mult[0][3][3]_i_2 
       (.I0(\mult[0][3][3]_i_6_n_0 ),
        .I1(rdPntr_reg_rep__0[9]),
        .I2(\mult[0][3][3]_i_7_n_0 ),
        .I3(rdPntr_reg_rep__0[8]),
        .I4(\mult[0][3][3]_i_8_n_0 ),
        .O(o_data0[13]));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[0][3][3]_i_6 
       (.I0(rdPntr_reg_rep__0[7]),
        .I1(line_reg_r1_576_639_12_14_n_1),
        .I2(rdPntr_reg_rep__0[6]),
        .I3(line_reg_r1_512_575_12_14_n_1),
        .I4(rdPntr_reg_rep__0[8]),
        .O(\mult[0][3][3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[0][3][3]_i_7 
       (.I0(line_reg_r1_448_511_12_14_n_1),
        .I1(line_reg_r1_384_447_12_14_n_1),
        .I2(rdPntr_reg_rep__0[7]),
        .I3(line_reg_r1_320_383_12_14_n_1),
        .I4(rdPntr_reg_rep__0[6]),
        .I5(line_reg_r1_256_319_12_14_n_1),
        .O(\mult[0][3][3]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[0][3][3]_i_8 
       (.I0(line_reg_r1_192_255_12_14_n_1),
        .I1(line_reg_r1_128_191_12_14_n_1),
        .I2(rdPntr_reg_rep__0[7]),
        .I3(line_reg_r1_64_127_12_14_n_1),
        .I4(rdPntr_reg_rep__0[6]),
        .I5(line_reg_r1_0_63_12_14_n_1),
        .O(\mult[0][3][3]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[0][3][4]_i_1 
       (.I0(o_data0[14]),
        .I1(\mult_reg[0][3]_8 ),
        .I2(currentRbuff[1]),
        .I3(\mult_reg[0][3]_9 ),
        .I4(currentRbuff[0]),
        .I5(\mult_reg[0][3]_10 ),
        .O(pixel_data[46]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mult[0][3][4]_i_2 
       (.I0(\mult[0][3][4]_i_6_n_0 ),
        .I1(rdPntr_reg_rep__0[9]),
        .I2(\mult[0][3][4]_i_7_n_0 ),
        .I3(rdPntr_reg_rep__0[8]),
        .I4(\mult[0][3][4]_i_8_n_0 ),
        .O(o_data0[14]));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[0][3][4]_i_6 
       (.I0(rdPntr_reg_rep__0[7]),
        .I1(line_reg_r1_576_639_12_14_n_2),
        .I2(rdPntr_reg_rep__0[6]),
        .I3(line_reg_r1_512_575_12_14_n_2),
        .I4(rdPntr_reg_rep__0[8]),
        .O(\mult[0][3][4]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[0][3][4]_i_7 
       (.I0(line_reg_r1_448_511_12_14_n_2),
        .I1(line_reg_r1_384_447_12_14_n_2),
        .I2(rdPntr_reg_rep__0[7]),
        .I3(line_reg_r1_320_383_12_14_n_2),
        .I4(rdPntr_reg_rep__0[6]),
        .I5(line_reg_r1_256_319_12_14_n_2),
        .O(\mult[0][3][4]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[0][3][4]_i_8 
       (.I0(line_reg_r1_192_255_12_14_n_2),
        .I1(line_reg_r1_128_191_12_14_n_2),
        .I2(rdPntr_reg_rep__0[7]),
        .I3(line_reg_r1_64_127_12_14_n_2),
        .I4(rdPntr_reg_rep__0[6]),
        .I5(line_reg_r1_0_63_12_14_n_2),
        .O(\mult[0][3][4]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[0][3][5]_i_1 
       (.I0(o_data0[15]),
        .I1(\mult_reg[0][3]_11 ),
        .I2(currentRbuff[1]),
        .I3(\mult_reg[0][3]_12 ),
        .I4(currentRbuff[0]),
        .I5(\mult_reg[0][3]_13 ),
        .O(pixel_data[47]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mult[0][3][5]_i_2 
       (.I0(\mult[0][3][5]_i_6_n_0 ),
        .I1(rdPntr_reg_rep__0[9]),
        .I2(\mult[0][3][5]_i_7_n_0 ),
        .I3(rdPntr_reg_rep__0[8]),
        .I4(\mult[0][3][5]_i_8_n_0 ),
        .O(o_data0[15]));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[0][3][5]_i_6 
       (.I0(rdPntr_reg_rep__0[7]),
        .I1(line_reg_r1_576_639_15_15_n_0),
        .I2(rdPntr_reg_rep__0[6]),
        .I3(line_reg_r1_512_575_15_15_n_0),
        .I4(rdPntr_reg_rep__0[8]),
        .O(\mult[0][3][5]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[0][3][5]_i_7 
       (.I0(line_reg_r1_448_511_15_15_n_0),
        .I1(line_reg_r1_384_447_15_15_n_0),
        .I2(rdPntr_reg_rep__0[7]),
        .I3(line_reg_r1_320_383_15_15_n_0),
        .I4(rdPntr_reg_rep__0[6]),
        .I5(line_reg_r1_256_319_15_15_n_0),
        .O(\mult[0][3][5]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[0][3][5]_i_8 
       (.I0(line_reg_r1_192_255_15_15_n_0),
        .I1(line_reg_r1_128_191_15_15_n_0),
        .I2(rdPntr_reg_rep__0[7]),
        .I3(line_reg_r1_64_127_15_15_n_0),
        .I4(rdPntr_reg_rep__0[6]),
        .I5(line_reg_r1_0_63_15_15_n_0),
        .O(\mult[0][3][5]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[0][4][2]_i_1 
       (.I0(o_data01_out[11]),
        .I1(\mult_reg[0][4][2] ),
        .I2(currentRbuff[1]),
        .I3(\mult_reg[0][4][2]_0 ),
        .I4(currentRbuff[0]),
        .I5(\mult_reg[0][4][2]_1 ),
        .O(pixel_data[27]));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[0][4][2]_i_14 
       (.I0(line_reg_r2_448_511_9_11_n_2),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_384_447_9_11_n_2),
        .O(\mult[0][4][2]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[0][4][2]_i_15 
       (.I0(line_reg_r2_320_383_9_11_n_2),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_256_319_9_11_n_2),
        .O(\mult[0][4][2]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[0][4][2]_i_16 
       (.I0(line_reg_r2_192_255_9_11_n_2),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_128_191_9_11_n_2),
        .O(\mult[0][4][2]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[0][4][2]_i_17 
       (.I0(line_reg_r2_64_127_9_11_n_2),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_0_63_9_11_n_2),
        .O(\mult[0][4][2]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[0][4][2]_i_6 
       (.I0(\mult[0][4][2]_i_14_n_0 ),
        .I1(\mult[0][4][2]_i_15_n_0 ),
        .I2(\rdPntr[8]_i_1_n_0 ),
        .I3(\mult[0][4][2]_i_16_n_0 ),
        .I4(\mult[2][4][6]_i_21_n_0 ),
        .I5(\mult[0][4][2]_i_17_n_0 ),
        .O(\mult[0][4][2]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[0][4][2]_i_7 
       (.I0(\mult[2][4][6]_i_21_n_0 ),
        .I1(line_reg_r2_576_639_9_11_n_2),
        .I2(\rdPntr[6]_i_1_n_0 ),
        .I3(line_reg_r2_512_575_9_11_n_2),
        .I4(\rdPntr[8]_i_1_n_0 ),
        .O(\mult[0][4][2]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[0][4][3]_i_1 
       (.I0(o_data01_out[12]),
        .I1(\mult_reg[0][4][3] ),
        .I2(currentRbuff[1]),
        .I3(\mult_reg[0][4][3]_0 ),
        .I4(currentRbuff[0]),
        .I5(\mult_reg[0][4][3]_1 ),
        .O(pixel_data[28]));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[0][4][3]_i_14 
       (.I0(line_reg_r2_448_511_12_14_n_0),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_384_447_12_14_n_0),
        .O(\mult[0][4][3]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[0][4][3]_i_15 
       (.I0(line_reg_r2_320_383_12_14_n_0),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_256_319_12_14_n_0),
        .O(\mult[0][4][3]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[0][4][3]_i_16 
       (.I0(line_reg_r2_192_255_12_14_n_0),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_128_191_12_14_n_0),
        .O(\mult[0][4][3]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[0][4][3]_i_17 
       (.I0(line_reg_r2_64_127_12_14_n_0),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_0_63_12_14_n_0),
        .O(\mult[0][4][3]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[0][4][3]_i_6 
       (.I0(\mult[0][4][3]_i_14_n_0 ),
        .I1(\mult[0][4][3]_i_15_n_0 ),
        .I2(\rdPntr[8]_i_1_n_0 ),
        .I3(\mult[0][4][3]_i_16_n_0 ),
        .I4(\mult[2][4][6]_i_21_n_0 ),
        .I5(\mult[0][4][3]_i_17_n_0 ),
        .O(\mult[0][4][3]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[0][4][3]_i_7 
       (.I0(\mult[2][4][6]_i_21_n_0 ),
        .I1(line_reg_r2_576_639_12_14_n_0),
        .I2(\rdPntr[6]_i_1_n_0 ),
        .I3(line_reg_r2_512_575_12_14_n_0),
        .I4(\rdPntr[8]_i_1_n_0 ),
        .O(\mult[0][4][3]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[0][4][4]_i_1 
       (.I0(o_data01_out[13]),
        .I1(\mult_reg[0][4][4] ),
        .I2(currentRbuff[1]),
        .I3(\mult_reg[0][4][4]_0 ),
        .I4(currentRbuff[0]),
        .I5(\mult_reg[0][4][4]_1 ),
        .O(pixel_data[29]));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[0][4][4]_i_14 
       (.I0(line_reg_r2_448_511_12_14_n_1),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_384_447_12_14_n_1),
        .O(\mult[0][4][4]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[0][4][4]_i_15 
       (.I0(line_reg_r2_320_383_12_14_n_1),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_256_319_12_14_n_1),
        .O(\mult[0][4][4]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[0][4][4]_i_16 
       (.I0(line_reg_r2_192_255_12_14_n_1),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_128_191_12_14_n_1),
        .O(\mult[0][4][4]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[0][4][4]_i_17 
       (.I0(line_reg_r2_64_127_12_14_n_1),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_0_63_12_14_n_1),
        .O(\mult[0][4][4]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[0][4][4]_i_6 
       (.I0(\mult[0][4][4]_i_14_n_0 ),
        .I1(\mult[0][4][4]_i_15_n_0 ),
        .I2(\rdPntr[8]_i_1_n_0 ),
        .I3(\mult[0][4][4]_i_16_n_0 ),
        .I4(\mult[2][4][6]_i_21_n_0 ),
        .I5(\mult[0][4][4]_i_17_n_0 ),
        .O(\mult[0][4][4]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[0][4][4]_i_7 
       (.I0(\mult[2][4][6]_i_21_n_0 ),
        .I1(line_reg_r2_576_639_12_14_n_1),
        .I2(\rdPntr[6]_i_1_n_0 ),
        .I3(line_reg_r2_512_575_12_14_n_1),
        .I4(\rdPntr[8]_i_1_n_0 ),
        .O(\mult[0][4][4]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[0][4][5]_i_1 
       (.I0(o_data01_out[14]),
        .I1(\mult_reg[0][4][5] ),
        .I2(currentRbuff[1]),
        .I3(\mult_reg[0][4][5]_0 ),
        .I4(currentRbuff[0]),
        .I5(\mult_reg[0][4][5]_1 ),
        .O(pixel_data[30]));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[0][4][5]_i_14 
       (.I0(line_reg_r2_448_511_12_14_n_2),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_384_447_12_14_n_2),
        .O(\mult[0][4][5]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[0][4][5]_i_15 
       (.I0(line_reg_r2_320_383_12_14_n_2),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_256_319_12_14_n_2),
        .O(\mult[0][4][5]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[0][4][5]_i_16 
       (.I0(line_reg_r2_192_255_12_14_n_2),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_128_191_12_14_n_2),
        .O(\mult[0][4][5]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[0][4][5]_i_17 
       (.I0(line_reg_r2_64_127_12_14_n_2),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_0_63_12_14_n_2),
        .O(\mult[0][4][5]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[0][4][5]_i_6 
       (.I0(\mult[0][4][5]_i_14_n_0 ),
        .I1(\mult[0][4][5]_i_15_n_0 ),
        .I2(\rdPntr[8]_i_1_n_0 ),
        .I3(\mult[0][4][5]_i_16_n_0 ),
        .I4(\mult[2][4][6]_i_21_n_0 ),
        .I5(\mult[0][4][5]_i_17_n_0 ),
        .O(\mult[0][4][5]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[0][4][5]_i_7 
       (.I0(\mult[2][4][6]_i_21_n_0 ),
        .I1(line_reg_r2_576_639_12_14_n_2),
        .I2(\rdPntr[6]_i_1_n_0 ),
        .I3(line_reg_r2_512_575_12_14_n_2),
        .I4(\rdPntr[8]_i_1_n_0 ),
        .O(\mult[0][4][5]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[0][4][6]_i_1 
       (.I0(o_data01_out[15]),
        .I1(\mult_reg[0][4][6] ),
        .I2(currentRbuff[1]),
        .I3(\mult_reg[0][4][6]_0 ),
        .I4(currentRbuff[0]),
        .I5(\mult_reg[0][4][6]_1 ),
        .O(pixel_data[31]));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[0][4][6]_i_14 
       (.I0(line_reg_r2_448_511_15_15_n_0),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_384_447_15_15_n_0),
        .O(\mult[0][4][6]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[0][4][6]_i_15 
       (.I0(line_reg_r2_320_383_15_15_n_0),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_256_319_15_15_n_0),
        .O(\mult[0][4][6]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[0][4][6]_i_16 
       (.I0(line_reg_r2_192_255_15_15_n_0),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_128_191_15_15_n_0),
        .O(\mult[0][4][6]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[0][4][6]_i_17 
       (.I0(line_reg_r2_64_127_15_15_n_0),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_0_63_15_15_n_0),
        .O(\mult[0][4][6]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[0][4][6]_i_6 
       (.I0(\mult[0][4][6]_i_14_n_0 ),
        .I1(\mult[0][4][6]_i_15_n_0 ),
        .I2(\rdPntr[8]_i_1_n_0 ),
        .I3(\mult[0][4][6]_i_16_n_0 ),
        .I4(\mult[2][4][6]_i_21_n_0 ),
        .I5(\mult[0][4][6]_i_17_n_0 ),
        .O(\mult[0][4][6]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[0][4][6]_i_7 
       (.I0(\mult[2][4][6]_i_21_n_0 ),
        .I1(line_reg_r2_576_639_15_15_n_0),
        .I2(\rdPntr[6]_i_1_n_0 ),
        .I3(line_reg_r2_512_575_15_15_n_0),
        .I4(\rdPntr[8]_i_1_n_0 ),
        .O(\mult[0][4][6]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[0][5][1]_i_1 
       (.I0(o_data03_out[11]),
        .I1(\mult_reg[0][5][1] ),
        .I2(currentRbuff[1]),
        .I3(\mult_reg[0][5][1]_0 ),
        .I4(currentRbuff[0]),
        .I5(\mult_reg[0][5][1]_1 ),
        .O(pixel_data[11]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[0][5][2]_i_1 
       (.I0(o_data03_out[12]),
        .I1(\mult_reg[0][5][2] ),
        .I2(currentRbuff[1]),
        .I3(\mult_reg[0][5][2]_0 ),
        .I4(currentRbuff[0]),
        .I5(\mult_reg[0][5][2]_1 ),
        .O(pixel_data[12]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[0][5][3]_i_1 
       (.I0(o_data03_out[13]),
        .I1(\mult_reg[0][5][3] ),
        .I2(currentRbuff[1]),
        .I3(\mult_reg[0][5][3]_0 ),
        .I4(currentRbuff[0]),
        .I5(\mult_reg[0][5][3]_1 ),
        .O(pixel_data[13]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[0][5][4]_i_1 
       (.I0(o_data03_out[14]),
        .I1(\mult_reg[0][5][4] ),
        .I2(currentRbuff[1]),
        .I3(\mult_reg[0][5][4]_0 ),
        .I4(currentRbuff[0]),
        .I5(\mult_reg[0][5][4]_1 ),
        .O(pixel_data[14]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[0][5][5]_i_1 
       (.I0(o_data03_out[15]),
        .I1(\mult_reg[0][5][5] ),
        .I2(currentRbuff[1]),
        .I3(\mult_reg[0][5][5]_0 ),
        .I4(currentRbuff[0]),
        .I5(\mult_reg[0][5][5]_1 ),
        .O(pixel_data[15]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[1][3][1]_i_1 
       (.I0(o_data0[5]),
        .I1(\mult_reg[1][3] ),
        .I2(currentRbuff[1]),
        .I3(\mult_reg[1][3]_0 ),
        .I4(currentRbuff[0]),
        .I5(\mult_reg[1][3]_1 ),
        .O(pixel_data[37]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mult[1][3][1]_i_2 
       (.I0(\mult[1][3][1]_i_6_n_0 ),
        .I1(rdPntr_reg_rep__0[9]),
        .I2(\mult[1][3][1]_i_7_n_0 ),
        .I3(rdPntr_reg_rep__0[8]),
        .I4(\mult[1][3][1]_i_8_n_0 ),
        .O(o_data0[5]));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[1][3][1]_i_6 
       (.I0(rdPntr_reg_rep__0[7]),
        .I1(line_reg_r1_576_639_3_5_n_2),
        .I2(rdPntr_reg_rep__0[6]),
        .I3(line_reg_r1_512_575_3_5_n_2),
        .I4(rdPntr_reg_rep__0[8]),
        .O(\mult[1][3][1]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[1][3][1]_i_7 
       (.I0(line_reg_r1_448_511_3_5_n_2),
        .I1(line_reg_r1_384_447_3_5_n_2),
        .I2(rdPntr_reg_rep__0[7]),
        .I3(line_reg_r1_320_383_3_5_n_2),
        .I4(rdPntr_reg_rep__0[6]),
        .I5(line_reg_r1_256_319_3_5_n_2),
        .O(\mult[1][3][1]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[1][3][1]_i_8 
       (.I0(line_reg_r1_192_255_3_5_n_2),
        .I1(line_reg_r1_128_191_3_5_n_2),
        .I2(rdPntr_reg_rep__0[7]),
        .I3(line_reg_r1_64_127_3_5_n_2),
        .I4(rdPntr_reg_rep__0[6]),
        .I5(line_reg_r1_0_63_3_5_n_2),
        .O(\mult[1][3][1]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[1][3][2]_i_1 
       (.I0(o_data0[6]),
        .I1(\mult_reg[1][3]_2 ),
        .I2(currentRbuff[1]),
        .I3(\mult_reg[1][3]_3 ),
        .I4(currentRbuff[0]),
        .I5(\mult_reg[1][3]_4 ),
        .O(pixel_data[38]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mult[1][3][2]_i_2 
       (.I0(\mult[1][3][2]_i_6_n_0 ),
        .I1(rdPntr_reg_rep__0[9]),
        .I2(\mult[1][3][2]_i_7_n_0 ),
        .I3(rdPntr_reg_rep__0[8]),
        .I4(\mult[1][3][2]_i_8_n_0 ),
        .O(o_data0[6]));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[1][3][2]_i_6 
       (.I0(rdPntr_reg_rep__0[7]),
        .I1(line_reg_r1_576_639_6_8_n_0),
        .I2(rdPntr_reg_rep__0[6]),
        .I3(line_reg_r1_512_575_6_8_n_0),
        .I4(rdPntr_reg_rep__0[8]),
        .O(\mult[1][3][2]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[1][3][2]_i_7 
       (.I0(line_reg_r1_448_511_6_8_n_0),
        .I1(line_reg_r1_384_447_6_8_n_0),
        .I2(rdPntr_reg_rep__0[7]),
        .I3(line_reg_r1_320_383_6_8_n_0),
        .I4(rdPntr_reg_rep__0[6]),
        .I5(line_reg_r1_256_319_6_8_n_0),
        .O(\mult[1][3][2]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[1][3][2]_i_8 
       (.I0(line_reg_r1_192_255_6_8_n_0),
        .I1(line_reg_r1_128_191_6_8_n_0),
        .I2(rdPntr_reg_rep__0[7]),
        .I3(line_reg_r1_64_127_6_8_n_0),
        .I4(rdPntr_reg_rep__0[6]),
        .I5(line_reg_r1_0_63_6_8_n_0),
        .O(\mult[1][3][2]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[1][3][3]_i_1 
       (.I0(o_data0[7]),
        .I1(\mult_reg[1][3]_5 ),
        .I2(currentRbuff[1]),
        .I3(\mult_reg[1][3]_6 ),
        .I4(currentRbuff[0]),
        .I5(\mult_reg[1][3]_7 ),
        .O(pixel_data[39]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mult[1][3][3]_i_2 
       (.I0(\mult[1][3][3]_i_6_n_0 ),
        .I1(rdPntr_reg_rep__0[9]),
        .I2(\mult[1][3][3]_i_7_n_0 ),
        .I3(rdPntr_reg_rep__0[8]),
        .I4(\mult[1][3][3]_i_8_n_0 ),
        .O(o_data0[7]));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[1][3][3]_i_6 
       (.I0(rdPntr_reg_rep__0[7]),
        .I1(line_reg_r1_576_639_6_8_n_1),
        .I2(rdPntr_reg_rep__0[6]),
        .I3(line_reg_r1_512_575_6_8_n_1),
        .I4(rdPntr_reg_rep__0[8]),
        .O(\mult[1][3][3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[1][3][3]_i_7 
       (.I0(line_reg_r1_448_511_6_8_n_1),
        .I1(line_reg_r1_384_447_6_8_n_1),
        .I2(rdPntr_reg_rep__0[7]),
        .I3(line_reg_r1_320_383_6_8_n_1),
        .I4(rdPntr_reg_rep__0[6]),
        .I5(line_reg_r1_256_319_6_8_n_1),
        .O(\mult[1][3][3]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[1][3][3]_i_8 
       (.I0(line_reg_r1_192_255_6_8_n_1),
        .I1(line_reg_r1_128_191_6_8_n_1),
        .I2(rdPntr_reg_rep__0[7]),
        .I3(line_reg_r1_64_127_6_8_n_1),
        .I4(rdPntr_reg_rep__0[6]),
        .I5(line_reg_r1_0_63_6_8_n_1),
        .O(\mult[1][3][3]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[1][3][4]_i_1 
       (.I0(o_data0[8]),
        .I1(\mult_reg[1][3]_8 ),
        .I2(currentRbuff[1]),
        .I3(\mult_reg[1][3]_9 ),
        .I4(currentRbuff[0]),
        .I5(\mult_reg[1][3]_10 ),
        .O(pixel_data[40]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mult[1][3][4]_i_2 
       (.I0(\mult[1][3][4]_i_6_n_0 ),
        .I1(rdPntr_reg_rep__0[9]),
        .I2(\mult[1][3][4]_i_7_n_0 ),
        .I3(rdPntr_reg_rep__0[8]),
        .I4(\mult[1][3][4]_i_8_n_0 ),
        .O(o_data0[8]));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[1][3][4]_i_6 
       (.I0(rdPntr_reg_rep__0[7]),
        .I1(line_reg_r1_576_639_6_8_n_2),
        .I2(rdPntr_reg_rep__0[6]),
        .I3(line_reg_r1_512_575_6_8_n_2),
        .I4(rdPntr_reg_rep__0[8]),
        .O(\mult[1][3][4]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[1][3][4]_i_7 
       (.I0(line_reg_r1_448_511_6_8_n_2),
        .I1(line_reg_r1_384_447_6_8_n_2),
        .I2(rdPntr_reg_rep__0[7]),
        .I3(line_reg_r1_320_383_6_8_n_2),
        .I4(rdPntr_reg_rep__0[6]),
        .I5(line_reg_r1_256_319_6_8_n_2),
        .O(\mult[1][3][4]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[1][3][4]_i_8 
       (.I0(line_reg_r1_192_255_6_8_n_2),
        .I1(line_reg_r1_128_191_6_8_n_2),
        .I2(rdPntr_reg_rep__0[7]),
        .I3(line_reg_r1_64_127_6_8_n_2),
        .I4(rdPntr_reg_rep__0[6]),
        .I5(line_reg_r1_0_63_6_8_n_2),
        .O(\mult[1][3][4]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[1][3][5]_i_1 
       (.I0(o_data0[9]),
        .I1(\mult_reg[1][3]_11 ),
        .I2(currentRbuff[1]),
        .I3(\mult_reg[1][3]_12 ),
        .I4(currentRbuff[0]),
        .I5(\mult_reg[1][3]_13 ),
        .O(pixel_data[41]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mult[1][3][5]_i_2 
       (.I0(\mult[1][3][5]_i_6_n_0 ),
        .I1(rdPntr_reg_rep__0[9]),
        .I2(\mult[1][3][5]_i_7_n_0 ),
        .I3(rdPntr_reg_rep__0[8]),
        .I4(\mult[1][3][5]_i_8_n_0 ),
        .O(o_data0[9]));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[1][3][5]_i_6 
       (.I0(rdPntr_reg_rep__0[7]),
        .I1(line_reg_r1_576_639_9_11_n_0),
        .I2(rdPntr_reg_rep__0[6]),
        .I3(line_reg_r1_512_575_9_11_n_0),
        .I4(rdPntr_reg_rep__0[8]),
        .O(\mult[1][3][5]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[1][3][5]_i_7 
       (.I0(line_reg_r1_448_511_9_11_n_0),
        .I1(line_reg_r1_384_447_9_11_n_0),
        .I2(rdPntr_reg_rep__0[7]),
        .I3(line_reg_r1_320_383_9_11_n_0),
        .I4(rdPntr_reg_rep__0[6]),
        .I5(line_reg_r1_256_319_9_11_n_0),
        .O(\mult[1][3][5]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[1][3][5]_i_8 
       (.I0(line_reg_r1_192_255_9_11_n_0),
        .I1(line_reg_r1_128_191_9_11_n_0),
        .I2(rdPntr_reg_rep__0[7]),
        .I3(line_reg_r1_64_127_9_11_n_0),
        .I4(rdPntr_reg_rep__0[6]),
        .I5(line_reg_r1_0_63_9_11_n_0),
        .O(\mult[1][3][5]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[1][3][6]_i_1 
       (.I0(o_data0[10]),
        .I1(\mult_reg[1][3]_14 ),
        .I2(currentRbuff[1]),
        .I3(\mult_reg[1][3]_15 ),
        .I4(currentRbuff[0]),
        .I5(\mult_reg[1][3]_16 ),
        .O(pixel_data[42]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mult[1][3][6]_i_2 
       (.I0(\mult[1][3][6]_i_6_n_0 ),
        .I1(rdPntr_reg_rep__0[9]),
        .I2(\mult[1][3][6]_i_7_n_0 ),
        .I3(rdPntr_reg_rep__0[8]),
        .I4(\mult[1][3][6]_i_8_n_0 ),
        .O(o_data0[10]));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[1][3][6]_i_6 
       (.I0(rdPntr_reg_rep__0[7]),
        .I1(line_reg_r1_576_639_9_11_n_1),
        .I2(rdPntr_reg_rep__0[6]),
        .I3(line_reg_r1_512_575_9_11_n_1),
        .I4(rdPntr_reg_rep__0[8]),
        .O(\mult[1][3][6]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[1][3][6]_i_7 
       (.I0(line_reg_r1_448_511_9_11_n_1),
        .I1(line_reg_r1_384_447_9_11_n_1),
        .I2(rdPntr_reg_rep__0[7]),
        .I3(line_reg_r1_320_383_9_11_n_1),
        .I4(rdPntr_reg_rep__0[6]),
        .I5(line_reg_r1_256_319_9_11_n_1),
        .O(\mult[1][3][6]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[1][3][6]_i_8 
       (.I0(line_reg_r1_192_255_9_11_n_1),
        .I1(line_reg_r1_128_191_9_11_n_1),
        .I2(rdPntr_reg_rep__0[7]),
        .I3(line_reg_r1_64_127_9_11_n_1),
        .I4(rdPntr_reg_rep__0[6]),
        .I5(line_reg_r1_0_63_9_11_n_1),
        .O(\mult[1][3][6]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[1][4][2]_i_1 
       (.I0(o_data01_out[5]),
        .I1(\mult_reg[1][4][2] ),
        .I2(currentRbuff[1]),
        .I3(\mult_reg[1][4][2]_0 ),
        .I4(currentRbuff[0]),
        .I5(\mult_reg[1][4][2]_1 ),
        .O(pixel_data[21]));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[1][4][2]_i_14 
       (.I0(line_reg_r2_448_511_3_5_n_2),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_384_447_3_5_n_2),
        .O(\mult[1][4][2]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[1][4][2]_i_15 
       (.I0(line_reg_r2_320_383_3_5_n_2),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_256_319_3_5_n_2),
        .O(\mult[1][4][2]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[1][4][2]_i_16 
       (.I0(line_reg_r2_192_255_3_5_n_2),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_128_191_3_5_n_2),
        .O(\mult[1][4][2]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[1][4][2]_i_17 
       (.I0(line_reg_r2_64_127_3_5_n_2),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_0_63_3_5_n_2),
        .O(\mult[1][4][2]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[1][4][2]_i_6 
       (.I0(\mult[1][4][2]_i_14_n_0 ),
        .I1(\mult[1][4][2]_i_15_n_0 ),
        .I2(\rdPntr[8]_i_1_n_0 ),
        .I3(\mult[1][4][2]_i_16_n_0 ),
        .I4(\mult[2][4][6]_i_21_n_0 ),
        .I5(\mult[1][4][2]_i_17_n_0 ),
        .O(\mult[1][4][2]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[1][4][2]_i_7 
       (.I0(\mult[2][4][6]_i_21_n_0 ),
        .I1(line_reg_r2_576_639_3_5_n_2),
        .I2(\rdPntr[6]_i_1_n_0 ),
        .I3(line_reg_r2_512_575_3_5_n_2),
        .I4(\rdPntr[8]_i_1_n_0 ),
        .O(\mult[1][4][2]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[1][4][3]_i_1 
       (.I0(o_data01_out[6]),
        .I1(\mult_reg[1][4][3] ),
        .I2(currentRbuff[1]),
        .I3(\mult_reg[1][4][3]_0 ),
        .I4(currentRbuff[0]),
        .I5(\mult_reg[1][4][3]_1 ),
        .O(pixel_data[22]));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[1][4][3]_i_14 
       (.I0(line_reg_r2_448_511_6_8_n_0),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_384_447_6_8_n_0),
        .O(\mult[1][4][3]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[1][4][3]_i_15 
       (.I0(line_reg_r2_320_383_6_8_n_0),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_256_319_6_8_n_0),
        .O(\mult[1][4][3]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[1][4][3]_i_16 
       (.I0(line_reg_r2_192_255_6_8_n_0),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_128_191_6_8_n_0),
        .O(\mult[1][4][3]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[1][4][3]_i_17 
       (.I0(line_reg_r2_64_127_6_8_n_0),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_0_63_6_8_n_0),
        .O(\mult[1][4][3]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[1][4][3]_i_6 
       (.I0(\mult[1][4][3]_i_14_n_0 ),
        .I1(\mult[1][4][3]_i_15_n_0 ),
        .I2(\rdPntr[8]_i_1_n_0 ),
        .I3(\mult[1][4][3]_i_16_n_0 ),
        .I4(\mult[2][4][6]_i_21_n_0 ),
        .I5(\mult[1][4][3]_i_17_n_0 ),
        .O(\mult[1][4][3]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[1][4][3]_i_7 
       (.I0(\mult[2][4][6]_i_21_n_0 ),
        .I1(line_reg_r2_576_639_6_8_n_0),
        .I2(\rdPntr[6]_i_1_n_0 ),
        .I3(line_reg_r2_512_575_6_8_n_0),
        .I4(\rdPntr[8]_i_1_n_0 ),
        .O(\mult[1][4][3]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[1][4][4]_i_1 
       (.I0(o_data01_out[7]),
        .I1(\mult_reg[1][4][4] ),
        .I2(currentRbuff[1]),
        .I3(\mult_reg[1][4][4]_0 ),
        .I4(currentRbuff[0]),
        .I5(\mult_reg[1][4][4]_1 ),
        .O(pixel_data[23]));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[1][4][4]_i_14 
       (.I0(line_reg_r2_448_511_6_8_n_1),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_384_447_6_8_n_1),
        .O(\mult[1][4][4]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[1][4][4]_i_15 
       (.I0(line_reg_r2_320_383_6_8_n_1),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_256_319_6_8_n_1),
        .O(\mult[1][4][4]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[1][4][4]_i_16 
       (.I0(line_reg_r2_192_255_6_8_n_1),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_128_191_6_8_n_1),
        .O(\mult[1][4][4]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[1][4][4]_i_17 
       (.I0(line_reg_r2_64_127_6_8_n_1),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_0_63_6_8_n_1),
        .O(\mult[1][4][4]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[1][4][4]_i_6 
       (.I0(\mult[1][4][4]_i_14_n_0 ),
        .I1(\mult[1][4][4]_i_15_n_0 ),
        .I2(\rdPntr[8]_i_1_n_0 ),
        .I3(\mult[1][4][4]_i_16_n_0 ),
        .I4(\mult[2][4][6]_i_21_n_0 ),
        .I5(\mult[1][4][4]_i_17_n_0 ),
        .O(\mult[1][4][4]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[1][4][4]_i_7 
       (.I0(\mult[2][4][6]_i_21_n_0 ),
        .I1(line_reg_r2_576_639_6_8_n_1),
        .I2(\rdPntr[6]_i_1_n_0 ),
        .I3(line_reg_r2_512_575_6_8_n_1),
        .I4(\rdPntr[8]_i_1_n_0 ),
        .O(\mult[1][4][4]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[1][4][5]_i_1 
       (.I0(o_data01_out[8]),
        .I1(\mult_reg[1][4][5] ),
        .I2(currentRbuff[1]),
        .I3(\mult_reg[1][4][5]_0 ),
        .I4(currentRbuff[0]),
        .I5(\mult_reg[1][4][5]_1 ),
        .O(pixel_data[24]));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[1][4][5]_i_14 
       (.I0(line_reg_r2_448_511_6_8_n_2),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_384_447_6_8_n_2),
        .O(\mult[1][4][5]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[1][4][5]_i_15 
       (.I0(line_reg_r2_320_383_6_8_n_2),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_256_319_6_8_n_2),
        .O(\mult[1][4][5]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[1][4][5]_i_16 
       (.I0(line_reg_r2_192_255_6_8_n_2),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_128_191_6_8_n_2),
        .O(\mult[1][4][5]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[1][4][5]_i_17 
       (.I0(line_reg_r2_64_127_6_8_n_2),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_0_63_6_8_n_2),
        .O(\mult[1][4][5]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[1][4][5]_i_6 
       (.I0(\mult[1][4][5]_i_14_n_0 ),
        .I1(\mult[1][4][5]_i_15_n_0 ),
        .I2(\rdPntr[8]_i_1_n_0 ),
        .I3(\mult[1][4][5]_i_16_n_0 ),
        .I4(\mult[2][4][6]_i_21_n_0 ),
        .I5(\mult[1][4][5]_i_17_n_0 ),
        .O(\mult[1][4][5]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[1][4][5]_i_7 
       (.I0(\mult[2][4][6]_i_21_n_0 ),
        .I1(line_reg_r2_576_639_6_8_n_2),
        .I2(\rdPntr[6]_i_1_n_0 ),
        .I3(line_reg_r2_512_575_6_8_n_2),
        .I4(\rdPntr[8]_i_1_n_0 ),
        .O(\mult[1][4][5]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[1][4][6]_i_1 
       (.I0(o_data01_out[9]),
        .I1(\mult_reg[1][4][6] ),
        .I2(currentRbuff[1]),
        .I3(\mult_reg[1][4][6]_0 ),
        .I4(currentRbuff[0]),
        .I5(\mult_reg[1][4][6]_1 ),
        .O(pixel_data[25]));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[1][4][6]_i_14 
       (.I0(line_reg_r2_448_511_9_11_n_0),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_384_447_9_11_n_0),
        .O(\mult[1][4][6]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[1][4][6]_i_15 
       (.I0(line_reg_r2_320_383_9_11_n_0),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_256_319_9_11_n_0),
        .O(\mult[1][4][6]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[1][4][6]_i_16 
       (.I0(line_reg_r2_192_255_9_11_n_0),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_128_191_9_11_n_0),
        .O(\mult[1][4][6]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[1][4][6]_i_17 
       (.I0(line_reg_r2_64_127_9_11_n_0),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_0_63_9_11_n_0),
        .O(\mult[1][4][6]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[1][4][6]_i_6 
       (.I0(\mult[1][4][6]_i_14_n_0 ),
        .I1(\mult[1][4][6]_i_15_n_0 ),
        .I2(\rdPntr[8]_i_1_n_0 ),
        .I3(\mult[1][4][6]_i_16_n_0 ),
        .I4(\mult[2][4][6]_i_21_n_0 ),
        .I5(\mult[1][4][6]_i_17_n_0 ),
        .O(\mult[1][4][6]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[1][4][6]_i_7 
       (.I0(\mult[2][4][6]_i_21_n_0 ),
        .I1(line_reg_r2_576_639_9_11_n_0),
        .I2(\rdPntr[6]_i_1_n_0 ),
        .I3(line_reg_r2_512_575_9_11_n_0),
        .I4(\rdPntr[8]_i_1_n_0 ),
        .O(\mult[1][4][6]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[1][4][7]_i_1 
       (.I0(o_data01_out[10]),
        .I1(\mult_reg[1][4][7] ),
        .I2(currentRbuff[1]),
        .I3(\mult_reg[1][4][7]_0 ),
        .I4(currentRbuff[0]),
        .I5(\mult_reg[1][4][7]_1 ),
        .O(pixel_data[26]));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[1][4][7]_i_14 
       (.I0(line_reg_r2_448_511_9_11_n_1),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_384_447_9_11_n_1),
        .O(\mult[1][4][7]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[1][4][7]_i_15 
       (.I0(line_reg_r2_320_383_9_11_n_1),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_256_319_9_11_n_1),
        .O(\mult[1][4][7]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[1][4][7]_i_16 
       (.I0(line_reg_r2_192_255_9_11_n_1),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_128_191_9_11_n_1),
        .O(\mult[1][4][7]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[1][4][7]_i_17 
       (.I0(line_reg_r2_64_127_9_11_n_1),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_0_63_9_11_n_1),
        .O(\mult[1][4][7]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[1][4][7]_i_6 
       (.I0(\mult[1][4][7]_i_14_n_0 ),
        .I1(\mult[1][4][7]_i_15_n_0 ),
        .I2(\rdPntr[8]_i_1_n_0 ),
        .I3(\mult[1][4][7]_i_16_n_0 ),
        .I4(\mult[2][4][6]_i_21_n_0 ),
        .I5(\mult[1][4][7]_i_17_n_0 ),
        .O(\mult[1][4][7]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[1][4][7]_i_7 
       (.I0(\mult[2][4][6]_i_21_n_0 ),
        .I1(line_reg_r2_576_639_9_11_n_1),
        .I2(\rdPntr[6]_i_1_n_0 ),
        .I3(line_reg_r2_512_575_9_11_n_1),
        .I4(\rdPntr[8]_i_1_n_0 ),
        .O(\mult[1][4][7]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[1][5][1]_i_1 
       (.I0(o_data03_out[5]),
        .I1(\mult_reg[1][5][1] ),
        .I2(currentRbuff[1]),
        .I3(\mult_reg[1][5][1]_0 ),
        .I4(currentRbuff[0]),
        .I5(\mult_reg[1][5][1]_1 ),
        .O(pixel_data[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[1][5][2]_i_1 
       (.I0(o_data03_out[6]),
        .I1(\mult_reg[1][5][2] ),
        .I2(currentRbuff[1]),
        .I3(\mult_reg[1][5][2]_0 ),
        .I4(currentRbuff[0]),
        .I5(\mult_reg[1][5][2]_1 ),
        .O(pixel_data[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[1][5][3]_i_1 
       (.I0(o_data03_out[7]),
        .I1(\mult_reg[1][5][3] ),
        .I2(currentRbuff[1]),
        .I3(\mult_reg[1][5][3]_0 ),
        .I4(currentRbuff[0]),
        .I5(\mult_reg[1][5][3]_1 ),
        .O(pixel_data[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[1][5][4]_i_1 
       (.I0(o_data03_out[8]),
        .I1(\mult_reg[1][5][4] ),
        .I2(currentRbuff[1]),
        .I3(\mult_reg[1][5][4]_0 ),
        .I4(currentRbuff[0]),
        .I5(\mult_reg[1][5][4]_1 ),
        .O(pixel_data[8]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[1][5][5]_i_1 
       (.I0(o_data03_out[9]),
        .I1(\mult_reg[1][5][5] ),
        .I2(currentRbuff[1]),
        .I3(\mult_reg[1][5][5]_0 ),
        .I4(currentRbuff[0]),
        .I5(\mult_reg[1][5][5]_1 ),
        .O(pixel_data[9]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[1][5][6]_i_1 
       (.I0(o_data03_out[10]),
        .I1(\mult_reg[1][5][6] ),
        .I2(currentRbuff[1]),
        .I3(\mult_reg[1][5][6]_0 ),
        .I4(currentRbuff[0]),
        .I5(\mult_reg[1][5][6]_1 ),
        .O(pixel_data[10]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[2][3][1]_i_1 
       (.I0(o_data0[0]),
        .I1(\mult_reg[2][3] ),
        .I2(currentRbuff[1]),
        .I3(\mult_reg[2][3]_0 ),
        .I4(currentRbuff[0]),
        .I5(\mult_reg[2][3]_1 ),
        .O(pixel_data[32]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mult[2][3][1]_i_2 
       (.I0(\mult[2][3][1]_i_6_n_0 ),
        .I1(rdPntr_reg_rep__0[9]),
        .I2(\mult[2][3][1]_i_7_n_0 ),
        .I3(rdPntr_reg_rep__0[8]),
        .I4(\mult[2][3][1]_i_8_n_0 ),
        .O(o_data0[0]));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[2][3][1]_i_6 
       (.I0(rdPntr_reg_rep__0[7]),
        .I1(line_reg_r1_576_639_0_2_n_0),
        .I2(rdPntr_reg_rep__0[6]),
        .I3(line_reg_r1_512_575_0_2_n_0),
        .I4(rdPntr_reg_rep__0[8]),
        .O(\mult[2][3][1]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[2][3][1]_i_7 
       (.I0(line_reg_r1_448_511_0_2_n_0),
        .I1(line_reg_r1_384_447_0_2_n_0),
        .I2(rdPntr_reg_rep__0[7]),
        .I3(line_reg_r1_320_383_0_2_n_0),
        .I4(rdPntr_reg_rep__0[6]),
        .I5(line_reg_r1_256_319_0_2_n_0),
        .O(\mult[2][3][1]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[2][3][1]_i_8 
       (.I0(line_reg_r1_192_255_0_2_n_0),
        .I1(line_reg_r1_128_191_0_2_n_0),
        .I2(rdPntr_reg_rep__0[7]),
        .I3(line_reg_r1_64_127_0_2_n_0),
        .I4(rdPntr_reg_rep__0[6]),
        .I5(line_reg_r1_0_63_0_2_n_0),
        .O(\mult[2][3][1]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[2][3][2]_i_1 
       (.I0(o_data0[1]),
        .I1(\mult_reg[2][3]_2 ),
        .I2(currentRbuff[1]),
        .I3(\mult_reg[2][3]_3 ),
        .I4(currentRbuff[0]),
        .I5(\mult_reg[2][3]_4 ),
        .O(pixel_data[33]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mult[2][3][2]_i_2 
       (.I0(\mult[2][3][2]_i_6_n_0 ),
        .I1(rdPntr_reg_rep__0[9]),
        .I2(\mult[2][3][2]_i_7_n_0 ),
        .I3(rdPntr_reg_rep__0[8]),
        .I4(\mult[2][3][2]_i_8_n_0 ),
        .O(o_data0[1]));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[2][3][2]_i_6 
       (.I0(rdPntr_reg_rep__0[7]),
        .I1(line_reg_r1_576_639_0_2_n_1),
        .I2(rdPntr_reg_rep__0[6]),
        .I3(line_reg_r1_512_575_0_2_n_1),
        .I4(rdPntr_reg_rep__0[8]),
        .O(\mult[2][3][2]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[2][3][2]_i_7 
       (.I0(line_reg_r1_448_511_0_2_n_1),
        .I1(line_reg_r1_384_447_0_2_n_1),
        .I2(rdPntr_reg_rep__0[7]),
        .I3(line_reg_r1_320_383_0_2_n_1),
        .I4(rdPntr_reg_rep__0[6]),
        .I5(line_reg_r1_256_319_0_2_n_1),
        .O(\mult[2][3][2]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[2][3][2]_i_8 
       (.I0(line_reg_r1_192_255_0_2_n_1),
        .I1(line_reg_r1_128_191_0_2_n_1),
        .I2(rdPntr_reg_rep__0[7]),
        .I3(line_reg_r1_64_127_0_2_n_1),
        .I4(rdPntr_reg_rep__0[6]),
        .I5(line_reg_r1_0_63_0_2_n_1),
        .O(\mult[2][3][2]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[2][3][3]_i_1 
       (.I0(o_data0[2]),
        .I1(\mult_reg[2][3]_5 ),
        .I2(currentRbuff[1]),
        .I3(\mult_reg[2][3]_6 ),
        .I4(currentRbuff[0]),
        .I5(\mult_reg[2][3]_7 ),
        .O(pixel_data[34]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mult[2][3][3]_i_2 
       (.I0(\mult[2][3][3]_i_6_n_0 ),
        .I1(rdPntr_reg_rep__0[9]),
        .I2(\mult[2][3][3]_i_7_n_0 ),
        .I3(rdPntr_reg_rep__0[8]),
        .I4(\mult[2][3][3]_i_8_n_0 ),
        .O(o_data0[2]));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[2][3][3]_i_6 
       (.I0(rdPntr_reg_rep__0[7]),
        .I1(line_reg_r1_576_639_0_2_n_2),
        .I2(rdPntr_reg_rep__0[6]),
        .I3(line_reg_r1_512_575_0_2_n_2),
        .I4(rdPntr_reg_rep__0[8]),
        .O(\mult[2][3][3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[2][3][3]_i_7 
       (.I0(line_reg_r1_448_511_0_2_n_2),
        .I1(line_reg_r1_384_447_0_2_n_2),
        .I2(rdPntr_reg_rep__0[7]),
        .I3(line_reg_r1_320_383_0_2_n_2),
        .I4(rdPntr_reg_rep__0[6]),
        .I5(line_reg_r1_256_319_0_2_n_2),
        .O(\mult[2][3][3]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[2][3][3]_i_8 
       (.I0(line_reg_r1_192_255_0_2_n_2),
        .I1(line_reg_r1_128_191_0_2_n_2),
        .I2(rdPntr_reg_rep__0[7]),
        .I3(line_reg_r1_64_127_0_2_n_2),
        .I4(rdPntr_reg_rep__0[6]),
        .I5(line_reg_r1_0_63_0_2_n_2),
        .O(\mult[2][3][3]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[2][3][4]_i_1 
       (.I0(o_data0[3]),
        .I1(\mult_reg[2][3]_8 ),
        .I2(currentRbuff[1]),
        .I3(\mult_reg[2][3]_9 ),
        .I4(currentRbuff[0]),
        .I5(\mult_reg[2][3]_10 ),
        .O(pixel_data[35]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mult[2][3][4]_i_2 
       (.I0(\mult[2][3][4]_i_6_n_0 ),
        .I1(rdPntr_reg_rep__0[9]),
        .I2(\mult[2][3][4]_i_7_n_0 ),
        .I3(rdPntr_reg_rep__0[8]),
        .I4(\mult[2][3][4]_i_8_n_0 ),
        .O(o_data0[3]));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[2][3][4]_i_6 
       (.I0(rdPntr_reg_rep__0[7]),
        .I1(line_reg_r1_576_639_3_5_n_0),
        .I2(rdPntr_reg_rep__0[6]),
        .I3(line_reg_r1_512_575_3_5_n_0),
        .I4(rdPntr_reg_rep__0[8]),
        .O(\mult[2][3][4]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[2][3][4]_i_7 
       (.I0(line_reg_r1_448_511_3_5_n_0),
        .I1(line_reg_r1_384_447_3_5_n_0),
        .I2(rdPntr_reg_rep__0[7]),
        .I3(line_reg_r1_320_383_3_5_n_0),
        .I4(rdPntr_reg_rep__0[6]),
        .I5(line_reg_r1_256_319_3_5_n_0),
        .O(\mult[2][3][4]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[2][3][4]_i_8 
       (.I0(line_reg_r1_192_255_3_5_n_0),
        .I1(line_reg_r1_128_191_3_5_n_0),
        .I2(rdPntr_reg_rep__0[7]),
        .I3(line_reg_r1_64_127_3_5_n_0),
        .I4(rdPntr_reg_rep__0[6]),
        .I5(line_reg_r1_0_63_3_5_n_0),
        .O(\mult[2][3][4]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[2][3][5]_i_1 
       (.I0(o_data0[4]),
        .I1(\mult_reg[2][3]_11 ),
        .I2(currentRbuff[1]),
        .I3(\mult_reg[2][3]_12 ),
        .I4(currentRbuff[0]),
        .I5(\mult_reg[2][3]_13 ),
        .O(pixel_data[36]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mult[2][3][5]_i_2 
       (.I0(\mult[2][3][5]_i_6_n_0 ),
        .I1(rdPntr_reg_rep__0[9]),
        .I2(\mult[2][3][5]_i_7_n_0 ),
        .I3(rdPntr_reg_rep__0[8]),
        .I4(\mult[2][3][5]_i_8_n_0 ),
        .O(o_data0[4]));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[2][3][5]_i_6 
       (.I0(rdPntr_reg_rep__0[7]),
        .I1(line_reg_r1_576_639_3_5_n_1),
        .I2(rdPntr_reg_rep__0[6]),
        .I3(line_reg_r1_512_575_3_5_n_1),
        .I4(rdPntr_reg_rep__0[8]),
        .O(\mult[2][3][5]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[2][3][5]_i_7 
       (.I0(line_reg_r1_448_511_3_5_n_1),
        .I1(line_reg_r1_384_447_3_5_n_1),
        .I2(rdPntr_reg_rep__0[7]),
        .I3(line_reg_r1_320_383_3_5_n_1),
        .I4(rdPntr_reg_rep__0[6]),
        .I5(line_reg_r1_256_319_3_5_n_1),
        .O(\mult[2][3][5]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[2][3][5]_i_8 
       (.I0(line_reg_r1_192_255_3_5_n_1),
        .I1(line_reg_r1_128_191_3_5_n_1),
        .I2(rdPntr_reg_rep__0[7]),
        .I3(line_reg_r1_64_127_3_5_n_1),
        .I4(rdPntr_reg_rep__0[6]),
        .I5(line_reg_r1_0_63_3_5_n_1),
        .O(\mult[2][3][5]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[2][4][2]_i_1 
       (.I0(o_data01_out[0]),
        .I1(\mult_reg[2][4][2] ),
        .I2(currentRbuff[1]),
        .I3(\mult_reg[2][4][2]_0 ),
        .I4(currentRbuff[0]),
        .I5(\mult_reg[2][4][2]_1 ),
        .O(pixel_data[16]));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[2][4][2]_i_14 
       (.I0(line_reg_r2_448_511_0_2_n_0),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_384_447_0_2_n_0),
        .O(\mult[2][4][2]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[2][4][2]_i_15 
       (.I0(line_reg_r2_320_383_0_2_n_0),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_256_319_0_2_n_0),
        .O(\mult[2][4][2]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[2][4][2]_i_16 
       (.I0(line_reg_r2_192_255_0_2_n_0),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_128_191_0_2_n_0),
        .O(\mult[2][4][2]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[2][4][2]_i_17 
       (.I0(line_reg_r2_64_127_0_2_n_0),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_0_63_0_2_n_0),
        .O(\mult[2][4][2]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[2][4][2]_i_6 
       (.I0(\mult[2][4][2]_i_14_n_0 ),
        .I1(\mult[2][4][2]_i_15_n_0 ),
        .I2(\rdPntr[8]_i_1_n_0 ),
        .I3(\mult[2][4][2]_i_16_n_0 ),
        .I4(\mult[2][4][6]_i_21_n_0 ),
        .I5(\mult[2][4][2]_i_17_n_0 ),
        .O(\mult[2][4][2]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[2][4][2]_i_7 
       (.I0(\mult[2][4][6]_i_21_n_0 ),
        .I1(line_reg_r2_576_639_0_2_n_0),
        .I2(\rdPntr[6]_i_1_n_0 ),
        .I3(line_reg_r2_512_575_0_2_n_0),
        .I4(\rdPntr[8]_i_1_n_0 ),
        .O(\mult[2][4][2]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[2][4][3]_i_1 
       (.I0(o_data01_out[1]),
        .I1(\mult_reg[2][4][3] ),
        .I2(currentRbuff[1]),
        .I3(\mult_reg[2][4][3]_0 ),
        .I4(currentRbuff[0]),
        .I5(\mult_reg[2][4][3]_1 ),
        .O(pixel_data[17]));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[2][4][3]_i_14 
       (.I0(line_reg_r2_448_511_0_2_n_1),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_384_447_0_2_n_1),
        .O(\mult[2][4][3]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[2][4][3]_i_15 
       (.I0(line_reg_r2_320_383_0_2_n_1),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_256_319_0_2_n_1),
        .O(\mult[2][4][3]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[2][4][3]_i_16 
       (.I0(line_reg_r2_192_255_0_2_n_1),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_128_191_0_2_n_1),
        .O(\mult[2][4][3]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[2][4][3]_i_17 
       (.I0(line_reg_r2_64_127_0_2_n_1),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_0_63_0_2_n_1),
        .O(\mult[2][4][3]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[2][4][3]_i_6 
       (.I0(\mult[2][4][3]_i_14_n_0 ),
        .I1(\mult[2][4][3]_i_15_n_0 ),
        .I2(\rdPntr[8]_i_1_n_0 ),
        .I3(\mult[2][4][3]_i_16_n_0 ),
        .I4(\mult[2][4][6]_i_21_n_0 ),
        .I5(\mult[2][4][3]_i_17_n_0 ),
        .O(\mult[2][4][3]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[2][4][3]_i_7 
       (.I0(\mult[2][4][6]_i_21_n_0 ),
        .I1(line_reg_r2_576_639_0_2_n_1),
        .I2(\rdPntr[6]_i_1_n_0 ),
        .I3(line_reg_r2_512_575_0_2_n_1),
        .I4(\rdPntr[8]_i_1_n_0 ),
        .O(\mult[2][4][3]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[2][4][4]_i_1 
       (.I0(o_data01_out[2]),
        .I1(\mult_reg[2][4][4] ),
        .I2(currentRbuff[1]),
        .I3(\mult_reg[2][4][4]_0 ),
        .I4(currentRbuff[0]),
        .I5(\mult_reg[2][4][4]_1 ),
        .O(pixel_data[18]));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[2][4][4]_i_14 
       (.I0(line_reg_r2_448_511_0_2_n_2),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_384_447_0_2_n_2),
        .O(\mult[2][4][4]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[2][4][4]_i_15 
       (.I0(line_reg_r2_320_383_0_2_n_2),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_256_319_0_2_n_2),
        .O(\mult[2][4][4]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[2][4][4]_i_16 
       (.I0(line_reg_r2_192_255_0_2_n_2),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_128_191_0_2_n_2),
        .O(\mult[2][4][4]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[2][4][4]_i_17 
       (.I0(line_reg_r2_64_127_0_2_n_2),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_0_63_0_2_n_2),
        .O(\mult[2][4][4]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[2][4][4]_i_6 
       (.I0(\mult[2][4][4]_i_14_n_0 ),
        .I1(\mult[2][4][4]_i_15_n_0 ),
        .I2(\rdPntr[8]_i_1_n_0 ),
        .I3(\mult[2][4][4]_i_16_n_0 ),
        .I4(\mult[2][4][6]_i_21_n_0 ),
        .I5(\mult[2][4][4]_i_17_n_0 ),
        .O(\mult[2][4][4]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[2][4][4]_i_7 
       (.I0(\mult[2][4][6]_i_21_n_0 ),
        .I1(line_reg_r2_576_639_0_2_n_2),
        .I2(\rdPntr[6]_i_1_n_0 ),
        .I3(line_reg_r2_512_575_0_2_n_2),
        .I4(\rdPntr[8]_i_1_n_0 ),
        .O(\mult[2][4][4]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[2][4][5]_i_1 
       (.I0(o_data01_out[3]),
        .I1(\mult_reg[2][4][5] ),
        .I2(currentRbuff[1]),
        .I3(\mult_reg[2][4][5]_0 ),
        .I4(currentRbuff[0]),
        .I5(\mult_reg[2][4][5]_1 ),
        .O(pixel_data[19]));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[2][4][5]_i_14 
       (.I0(line_reg_r2_448_511_3_5_n_0),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_384_447_3_5_n_0),
        .O(\mult[2][4][5]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[2][4][5]_i_15 
       (.I0(line_reg_r2_320_383_3_5_n_0),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_256_319_3_5_n_0),
        .O(\mult[2][4][5]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[2][4][5]_i_16 
       (.I0(line_reg_r2_192_255_3_5_n_0),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_128_191_3_5_n_0),
        .O(\mult[2][4][5]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[2][4][5]_i_17 
       (.I0(line_reg_r2_64_127_3_5_n_0),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_0_63_3_5_n_0),
        .O(\mult[2][4][5]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[2][4][5]_i_6 
       (.I0(\mult[2][4][5]_i_14_n_0 ),
        .I1(\mult[2][4][5]_i_15_n_0 ),
        .I2(\rdPntr[8]_i_1_n_0 ),
        .I3(\mult[2][4][5]_i_16_n_0 ),
        .I4(\mult[2][4][6]_i_21_n_0 ),
        .I5(\mult[2][4][5]_i_17_n_0 ),
        .O(\mult[2][4][5]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[2][4][5]_i_7 
       (.I0(\mult[2][4][6]_i_21_n_0 ),
        .I1(line_reg_r2_576_639_3_5_n_0),
        .I2(\rdPntr[6]_i_1_n_0 ),
        .I3(line_reg_r2_512_575_3_5_n_0),
        .I4(\rdPntr[8]_i_1_n_0 ),
        .O(\mult[2][4][5]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[2][4][6]_i_1 
       (.I0(o_data01_out[4]),
        .I1(\mult_reg[2][4][6] ),
        .I2(currentRbuff[1]),
        .I3(\mult_reg[2][4][6]_0 ),
        .I4(currentRbuff[0]),
        .I5(\mult_reg[2][4][6]_1 ),
        .O(pixel_data[20]));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[2][4][6]_i_18 
       (.I0(line_reg_r2_448_511_3_5_n_1),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_384_447_3_5_n_1),
        .O(\mult[2][4][6]_i_18_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[2][4][6]_i_19 
       (.I0(line_reg_r2_320_383_3_5_n_1),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_256_319_3_5_n_1),
        .O(\mult[2][4][6]_i_19_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[2][4][6]_i_20 
       (.I0(line_reg_r2_192_255_3_5_n_1),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_128_191_3_5_n_1),
        .O(\mult[2][4][6]_i_20_n_0 ));
  LUT3 #(
    .INIT(8'hD2)) 
    \mult[2][4][6]_i_21 
       (.I0(\rdPntr_reg[0]_rep__0_n_0 ),
        .I1(\rdPntr[10]_i_3_n_0 ),
        .I2(rdPntr_reg_rep__0[7]),
        .O(\mult[2][4][6]_i_21_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[2][4][6]_i_22 
       (.I0(line_reg_r2_64_127_3_5_n_1),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_0_63_3_5_n_1),
        .O(\mult[2][4][6]_i_22_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF4000)) 
    \mult[2][4][6]_i_6 
       (.I0(\rdPntr[10]_i_3_n_0 ),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(rdPntr_reg_rep__0[8]),
        .I3(rdPntr_reg_rep__0[7]),
        .I4(rdPntr_reg_rep__0[9]),
        .O(\mult[2][4][6]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[2][4][6]_i_7 
       (.I0(\mult[2][4][6]_i_18_n_0 ),
        .I1(\mult[2][4][6]_i_19_n_0 ),
        .I2(\rdPntr[8]_i_1_n_0 ),
        .I3(\mult[2][4][6]_i_20_n_0 ),
        .I4(\mult[2][4][6]_i_21_n_0 ),
        .I5(\mult[2][4][6]_i_22_n_0 ),
        .O(\mult[2][4][6]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[2][4][6]_i_8 
       (.I0(\mult[2][4][6]_i_21_n_0 ),
        .I1(line_reg_r2_576_639_3_5_n_1),
        .I2(\rdPntr[6]_i_1_n_0 ),
        .I3(line_reg_r2_512_575_3_5_n_1),
        .I4(\rdPntr[8]_i_1_n_0 ),
        .O(\mult[2][4][6]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[2][5][1]_i_1 
       (.I0(o_data03_out[0]),
        .I1(\mult_reg[2][5][1] ),
        .I2(currentRbuff[1]),
        .I3(\mult_reg[2][5][1]_0 ),
        .I4(currentRbuff[0]),
        .I5(\mult_reg[2][5][1]_1 ),
        .O(pixel_data[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[2][5][2]_i_1 
       (.I0(o_data03_out[1]),
        .I1(\mult_reg[2][5][2] ),
        .I2(currentRbuff[1]),
        .I3(\mult_reg[2][5][2]_0 ),
        .I4(currentRbuff[0]),
        .I5(\mult_reg[2][5][2]_1 ),
        .O(pixel_data[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[2][5][3]_i_1 
       (.I0(o_data03_out[2]),
        .I1(\mult_reg[2][5][3] ),
        .I2(currentRbuff[1]),
        .I3(\mult_reg[2][5][3]_0 ),
        .I4(currentRbuff[0]),
        .I5(\mult_reg[2][5][3]_1 ),
        .O(pixel_data[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[2][5][4]_i_1 
       (.I0(o_data03_out[3]),
        .I1(\mult_reg[2][5][4] ),
        .I2(currentRbuff[1]),
        .I3(\mult_reg[2][5][4]_0 ),
        .I4(currentRbuff[0]),
        .I5(\mult_reg[2][5][4]_1 ),
        .O(pixel_data[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[2][5][5]_i_1 
       (.I0(o_data03_out[4]),
        .I1(\mult_reg[2][5][5] ),
        .I2(currentRbuff[1]),
        .I3(\mult_reg[2][5][5]_0 ),
        .I4(currentRbuff[0]),
        .I5(\mult_reg[2][5][5]_1 ),
        .O(pixel_data[4]));
  MUXF7 \mult_reg[0][4][2]_i_2 
       (.I0(\mult[0][4][2]_i_6_n_0 ),
        .I1(\mult[0][4][2]_i_7_n_0 ),
        .O(o_data01_out[11]),
        .S(\mult[2][4][6]_i_6_n_0 ));
  MUXF7 \mult_reg[0][4][3]_i_2 
       (.I0(\mult[0][4][3]_i_6_n_0 ),
        .I1(\mult[0][4][3]_i_7_n_0 ),
        .O(o_data01_out[12]),
        .S(\mult[2][4][6]_i_6_n_0 ));
  MUXF7 \mult_reg[0][4][4]_i_2 
       (.I0(\mult[0][4][4]_i_6_n_0 ),
        .I1(\mult[0][4][4]_i_7_n_0 ),
        .O(o_data01_out[13]),
        .S(\mult[2][4][6]_i_6_n_0 ));
  MUXF7 \mult_reg[0][4][5]_i_2 
       (.I0(\mult[0][4][5]_i_6_n_0 ),
        .I1(\mult[0][4][5]_i_7_n_0 ),
        .O(o_data01_out[14]),
        .S(\mult[2][4][6]_i_6_n_0 ));
  MUXF7 \mult_reg[0][4][6]_i_2 
       (.I0(\mult[0][4][6]_i_6_n_0 ),
        .I1(\mult[0][4][6]_i_7_n_0 ),
        .O(o_data01_out[15]),
        .S(\mult[2][4][6]_i_6_n_0 ));
  MUXF7 \mult_reg[1][4][2]_i_2 
       (.I0(\mult[1][4][2]_i_6_n_0 ),
        .I1(\mult[1][4][2]_i_7_n_0 ),
        .O(o_data01_out[5]),
        .S(\mult[2][4][6]_i_6_n_0 ));
  MUXF7 \mult_reg[1][4][3]_i_2 
       (.I0(\mult[1][4][3]_i_6_n_0 ),
        .I1(\mult[1][4][3]_i_7_n_0 ),
        .O(o_data01_out[6]),
        .S(\mult[2][4][6]_i_6_n_0 ));
  MUXF7 \mult_reg[1][4][4]_i_2 
       (.I0(\mult[1][4][4]_i_6_n_0 ),
        .I1(\mult[1][4][4]_i_7_n_0 ),
        .O(o_data01_out[7]),
        .S(\mult[2][4][6]_i_6_n_0 ));
  MUXF7 \mult_reg[1][4][5]_i_2 
       (.I0(\mult[1][4][5]_i_6_n_0 ),
        .I1(\mult[1][4][5]_i_7_n_0 ),
        .O(o_data01_out[8]),
        .S(\mult[2][4][6]_i_6_n_0 ));
  MUXF7 \mult_reg[1][4][6]_i_2 
       (.I0(\mult[1][4][6]_i_6_n_0 ),
        .I1(\mult[1][4][6]_i_7_n_0 ),
        .O(o_data01_out[9]),
        .S(\mult[2][4][6]_i_6_n_0 ));
  MUXF7 \mult_reg[1][4][7]_i_2 
       (.I0(\mult[1][4][7]_i_6_n_0 ),
        .I1(\mult[1][4][7]_i_7_n_0 ),
        .O(o_data01_out[10]),
        .S(\mult[2][4][6]_i_6_n_0 ));
  MUXF7 \mult_reg[2][4][2]_i_2 
       (.I0(\mult[2][4][2]_i_6_n_0 ),
        .I1(\mult[2][4][2]_i_7_n_0 ),
        .O(o_data01_out[0]),
        .S(\mult[2][4][6]_i_6_n_0 ));
  MUXF7 \mult_reg[2][4][3]_i_2 
       (.I0(\mult[2][4][3]_i_6_n_0 ),
        .I1(\mult[2][4][3]_i_7_n_0 ),
        .O(o_data01_out[1]),
        .S(\mult[2][4][6]_i_6_n_0 ));
  MUXF7 \mult_reg[2][4][4]_i_2 
       (.I0(\mult[2][4][4]_i_6_n_0 ),
        .I1(\mult[2][4][4]_i_7_n_0 ),
        .O(o_data01_out[2]),
        .S(\mult[2][4][6]_i_6_n_0 ));
  MUXF7 \mult_reg[2][4][5]_i_2 
       (.I0(\mult[2][4][5]_i_6_n_0 ),
        .I1(\mult[2][4][5]_i_7_n_0 ),
        .O(o_data01_out[3]),
        .S(\mult[2][4][6]_i_6_n_0 ));
  MUXF7 \mult_reg[2][4][6]_i_2 
       (.I0(\mult[2][4][6]_i_7_n_0 ),
        .I1(\mult[2][4][6]_i_8_n_0 ),
        .O(o_data01_out[4]),
        .S(\mult[2][4][6]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hD0)) 
    \rdPntr[10]_i_1__2 
       (.I0(currentRbuff[0]),
        .I1(currentRbuff[1]),
        .I2(\rdPntr_reg[0]_rep__1_0 ),
        .O(lineBuffRd));
  LUT6 #(
    .INIT(64'hBFFFFFFF40000000)) 
    \rdPntr[10]_i_2 
       (.I0(\rdPntr[10]_i_3_n_0 ),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(rdPntr_reg_rep__0[9]),
        .I3(rdPntr_reg_rep__0[7]),
        .I4(rdPntr_reg_rep__0[8]),
        .I5(\rdPntr_reg_n_0_[10] ),
        .O(\rdPntr[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \rdPntr[10]_i_3 
       (.I0(\rdPntr_reg_n_0_[5] ),
        .I1(\rdPntr_reg_n_0_[3] ),
        .I2(\rdPntr_reg_n_0_[1] ),
        .I3(\rdPntr_reg_n_0_[2] ),
        .I4(\rdPntr_reg_n_0_[4] ),
        .I5(rdPntr_reg_rep__0[6]),
        .O(\rdPntr[10]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \rdPntr[6]_i_1 
       (.I0(\rdPntr_reg[0]_rep__0_n_0 ),
        .I1(\rdPntr[6]_i_2_n_0 ),
        .I2(rdPntr_reg_rep__0[6]),
        .O(\rdPntr[6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \rdPntr[6]_i_2 
       (.I0(\rdPntr_reg_n_0_[4] ),
        .I1(\rdPntr_reg_n_0_[2] ),
        .I2(\rdPntr_reg_n_0_[1] ),
        .I3(\rdPntr_reg_n_0_[3] ),
        .I4(\rdPntr_reg_n_0_[5] ),
        .O(\rdPntr[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBB44444404)) 
    \rdPntr[7]_i_1 
       (.I0(\rdPntr[10]_i_3_n_0 ),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(rdPntr_reg_rep__0[9]),
        .I3(rdPntr_reg_rep__0[8]),
        .I4(\rdPntr_reg_n_0_[10] ),
        .I5(rdPntr_reg_rep__0[7]),
        .O(\rdPntr[7]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hDF20)) 
    \rdPntr[8]_i_1 
       (.I0(rdPntr_reg_rep__0[7]),
        .I1(\rdPntr[10]_i_3_n_0 ),
        .I2(\rdPntr_reg[0]_rep__0_n_0 ),
        .I3(rdPntr_reg_rep__0[8]),
        .O(\rdPntr[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBF40BF40FF00FB00)) 
    \rdPntr[9]_i_1 
       (.I0(\rdPntr[10]_i_3_n_0 ),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(rdPntr_reg_rep__0[7]),
        .I3(rdPntr_reg_rep__0[9]),
        .I4(\rdPntr_reg_n_0_[10] ),
        .I5(rdPntr_reg_rep__0[8]),
        .O(\rdPntr[9]_i_1_n_0 ));
  (* ORIG_CELL_NAME = "rdPntr_reg[0]" *) 
  FDRE \rdPntr_reg[0] 
       (.C(i_clk),
        .CE(lineBuffRd),
        .D(line_reg_r2_0_63_0_2_i_6_n_0),
        .Q(\rdPntr_reg_n_0_[0] ),
        .R(someport));
  (* ORIG_CELL_NAME = "rdPntr_reg[0]" *) 
  FDRE \rdPntr_reg[0]_rep 
       (.C(i_clk),
        .CE(lineBuffRd),
        .D(line_reg_r2_0_63_0_2_i_6_n_0),
        .Q(\rdPntr_reg[0]_rep_n_0 ),
        .R(someport));
  (* ORIG_CELL_NAME = "rdPntr_reg[0]" *) 
  FDRE \rdPntr_reg[0]_rep__0 
       (.C(i_clk),
        .CE(lineBuffRd),
        .D(line_reg_r2_0_63_0_2_i_6_n_0),
        .Q(\rdPntr_reg[0]_rep__0_n_0 ),
        .R(someport));
  (* ORIG_CELL_NAME = "rdPntr_reg[0]" *) 
  FDRE \rdPntr_reg[0]_rep__1 
       (.C(i_clk),
        .CE(lineBuffRd),
        .D(line_reg_r2_0_63_0_2_i_6_n_0),
        .Q(\rdPntr_reg[0]_rep__1_n_0 ),
        .R(someport));
  FDRE \rdPntr_reg[10] 
       (.C(i_clk),
        .CE(lineBuffRd),
        .D(\rdPntr[10]_i_2_n_0 ),
        .Q(\rdPntr_reg_n_0_[10] ),
        .R(someport));
  FDRE \rdPntr_reg[1] 
       (.C(i_clk),
        .CE(lineBuffRd),
        .D(line_reg_r2_0_63_0_2_i_5_n_0),
        .Q(\rdPntr_reg_n_0_[1] ),
        .R(someport));
  FDRE \rdPntr_reg[2] 
       (.C(i_clk),
        .CE(lineBuffRd),
        .D(line_reg_r2_0_63_0_2_i_4_n_0),
        .Q(\rdPntr_reg_n_0_[2] ),
        .R(someport));
  FDRE \rdPntr_reg[3] 
       (.C(i_clk),
        .CE(lineBuffRd),
        .D(line_reg_r2_0_63_0_2_i_3_n_0),
        .Q(\rdPntr_reg_n_0_[3] ),
        .R(someport));
  FDRE \rdPntr_reg[4] 
       (.C(i_clk),
        .CE(lineBuffRd),
        .D(line_reg_r2_0_63_0_2_i_2_n_0),
        .Q(\rdPntr_reg_n_0_[4] ),
        .R(someport));
  FDRE \rdPntr_reg[5] 
       (.C(i_clk),
        .CE(lineBuffRd),
        .D(line_reg_r2_0_63_0_2_i_1_n_0),
        .Q(\rdPntr_reg_n_0_[5] ),
        .R(someport));
  FDRE \rdPntr_reg[6] 
       (.C(i_clk),
        .CE(lineBuffRd),
        .D(\rdPntr[6]_i_1_n_0 ),
        .Q(rdPntr_reg_rep__0[6]),
        .R(someport));
  FDRE \rdPntr_reg[7] 
       (.C(i_clk),
        .CE(lineBuffRd),
        .D(\rdPntr[7]_i_1_n_0 ),
        .Q(rdPntr_reg_rep__0[7]),
        .R(someport));
  FDRE \rdPntr_reg[8] 
       (.C(i_clk),
        .CE(lineBuffRd),
        .D(\rdPntr[8]_i_1_n_0 ),
        .Q(rdPntr_reg_rep__0[8]),
        .R(someport));
  FDRE \rdPntr_reg[9] 
       (.C(i_clk),
        .CE(lineBuffRd),
        .D(\rdPntr[9]_i_1_n_0 ),
        .Q(rdPntr_reg_rep__0[9]),
        .R(someport));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \wrPntr[0]_i_1 
       (.I0(\wrPntr_reg_n_0_[0] ),
        .O(\wrPntr[0]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h10)) 
    \wrPntr[10]_i_1__2 
       (.I0(currentWbuff[1]),
        .I1(currentWbuff[0]),
        .I2(i_data_valid),
        .O(\wrPntr[10]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'hF7FF0800)) 
    \wrPntr[10]_i_2 
       (.I0(\wrPntr_reg_n_0_[9] ),
        .I1(\wrPntr_reg_n_0_[7] ),
        .I2(\wrPntr[10]_i_3_n_0 ),
        .I3(\wrPntr_reg_n_0_[8] ),
        .I4(\wrPntr_reg_n_0_[10] ),
        .O(\wrPntr[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF7FFFFFFFFFFFFFF)) 
    \wrPntr[10]_i_3 
       (.I0(\wrPntr_reg_n_0_[5] ),
        .I1(\wrPntr_reg_n_0_[3] ),
        .I2(\wrPntr[6]_i_2_n_0 ),
        .I3(\wrPntr_reg_n_0_[2] ),
        .I4(\wrPntr_reg_n_0_[4] ),
        .I5(\wrPntr_reg_n_0_[6] ),
        .O(\wrPntr[10]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \wrPntr[1]_i_1 
       (.I0(\wrPntr_reg_n_0_[0] ),
        .I1(\wrPntr_reg_n_0_[1] ),
        .O(\wrPntr[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \wrPntr[2]_i_1 
       (.I0(\wrPntr_reg_n_0_[1] ),
        .I1(\wrPntr_reg_n_0_[0] ),
        .I2(\wrPntr_reg_n_0_[2] ),
        .O(\wrPntr[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \wrPntr[3]_i_1 
       (.I0(\wrPntr_reg_n_0_[2] ),
        .I1(\wrPntr_reg_n_0_[0] ),
        .I2(\wrPntr_reg_n_0_[1] ),
        .I3(\wrPntr_reg_n_0_[3] ),
        .O(\wrPntr[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \wrPntr[4]_i_1 
       (.I0(\wrPntr_reg_n_0_[3] ),
        .I1(\wrPntr_reg_n_0_[1] ),
        .I2(\wrPntr_reg_n_0_[0] ),
        .I3(\wrPntr_reg_n_0_[2] ),
        .I4(\wrPntr_reg_n_0_[4] ),
        .O(\wrPntr[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \wrPntr[5]_i_1 
       (.I0(\wrPntr_reg_n_0_[4] ),
        .I1(\wrPntr_reg_n_0_[2] ),
        .I2(\wrPntr_reg_n_0_[0] ),
        .I3(\wrPntr_reg_n_0_[1] ),
        .I4(\wrPntr_reg_n_0_[3] ),
        .I5(\wrPntr_reg_n_0_[5] ),
        .O(\wrPntr[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF7FFFFFF08000000)) 
    \wrPntr[6]_i_1 
       (.I0(\wrPntr_reg_n_0_[5] ),
        .I1(\wrPntr_reg_n_0_[3] ),
        .I2(\wrPntr[6]_i_2_n_0 ),
        .I3(\wrPntr_reg_n_0_[2] ),
        .I4(\wrPntr_reg_n_0_[4] ),
        .I5(\wrPntr_reg_n_0_[6] ),
        .O(\wrPntr[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \wrPntr[6]_i_2 
       (.I0(\wrPntr_reg_n_0_[0] ),
        .I1(\wrPntr_reg_n_0_[1] ),
        .O(\wrPntr[6]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'hAAAA5551)) 
    \wrPntr[7]_i_1 
       (.I0(\wrPntr[10]_i_3_n_0 ),
        .I1(\wrPntr_reg_n_0_[9] ),
        .I2(\wrPntr_reg_n_0_[8] ),
        .I3(\wrPntr_reg_n_0_[10] ),
        .I4(\wrPntr_reg_n_0_[7] ),
        .O(\wrPntr[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \wrPntr[8]_i_1 
       (.I0(\wrPntr_reg_n_0_[7] ),
        .I1(\wrPntr[10]_i_3_n_0 ),
        .I2(\wrPntr_reg_n_0_[8] ),
        .O(\wrPntr[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'hB4B4F0E0)) 
    \wrPntr[9]_i_1 
       (.I0(\wrPntr[10]_i_3_n_0 ),
        .I1(\wrPntr_reg_n_0_[7] ),
        .I2(\wrPntr_reg_n_0_[9] ),
        .I3(\wrPntr_reg_n_0_[10] ),
        .I4(\wrPntr_reg_n_0_[8] ),
        .O(\wrPntr[9]_i_1_n_0 ));
  FDRE \wrPntr_reg[0] 
       (.C(i_clk),
        .CE(\wrPntr[10]_i_1__2_n_0 ),
        .D(\wrPntr[0]_i_1_n_0 ),
        .Q(\wrPntr_reg_n_0_[0] ),
        .R(someport));
  FDRE \wrPntr_reg[10] 
       (.C(i_clk),
        .CE(\wrPntr[10]_i_1__2_n_0 ),
        .D(\wrPntr[10]_i_2_n_0 ),
        .Q(\wrPntr_reg_n_0_[10] ),
        .R(someport));
  FDRE \wrPntr_reg[1] 
       (.C(i_clk),
        .CE(\wrPntr[10]_i_1__2_n_0 ),
        .D(\wrPntr[1]_i_1_n_0 ),
        .Q(\wrPntr_reg_n_0_[1] ),
        .R(someport));
  FDRE \wrPntr_reg[2] 
       (.C(i_clk),
        .CE(\wrPntr[10]_i_1__2_n_0 ),
        .D(\wrPntr[2]_i_1_n_0 ),
        .Q(\wrPntr_reg_n_0_[2] ),
        .R(someport));
  FDRE \wrPntr_reg[3] 
       (.C(i_clk),
        .CE(\wrPntr[10]_i_1__2_n_0 ),
        .D(\wrPntr[3]_i_1_n_0 ),
        .Q(\wrPntr_reg_n_0_[3] ),
        .R(someport));
  FDRE \wrPntr_reg[4] 
       (.C(i_clk),
        .CE(\wrPntr[10]_i_1__2_n_0 ),
        .D(\wrPntr[4]_i_1_n_0 ),
        .Q(\wrPntr_reg_n_0_[4] ),
        .R(someport));
  FDRE \wrPntr_reg[5] 
       (.C(i_clk),
        .CE(\wrPntr[10]_i_1__2_n_0 ),
        .D(\wrPntr[5]_i_1_n_0 ),
        .Q(\wrPntr_reg_n_0_[5] ),
        .R(someport));
  FDRE \wrPntr_reg[6] 
       (.C(i_clk),
        .CE(\wrPntr[10]_i_1__2_n_0 ),
        .D(\wrPntr[6]_i_1_n_0 ),
        .Q(\wrPntr_reg_n_0_[6] ),
        .R(someport));
  FDRE \wrPntr_reg[7] 
       (.C(i_clk),
        .CE(\wrPntr[10]_i_1__2_n_0 ),
        .D(\wrPntr[7]_i_1_n_0 ),
        .Q(\wrPntr_reg_n_0_[7] ),
        .R(someport));
  FDRE \wrPntr_reg[8] 
       (.C(i_clk),
        .CE(\wrPntr[10]_i_1__2_n_0 ),
        .D(\wrPntr[8]_i_1_n_0 ),
        .Q(\wrPntr_reg_n_0_[8] ),
        .R(someport));
  FDRE \wrPntr_reg[9] 
       (.C(i_clk),
        .CE(\wrPntr[10]_i_1__2_n_0 ),
        .D(\wrPntr[9]_i_1_n_0 ),
        .Q(\wrPntr_reg_n_0_[9] ),
        .R(someport));
endmodule

(* ORIG_REF_NAME = "lineBuffer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_lineBuffer_0
   (pixel_data,
    \rdPntr_reg[9]_0 ,
    \rdPntr_reg[9]_1 ,
    \rdPntr_reg[9]_2 ,
    \rdPntr_reg[9]_3 ,
    \rdPntr_reg[9]_4 ,
    \rdPntr_reg[9]_5 ,
    \rdPntr_reg[9]_6 ,
    \rdPntr_reg[9]_7 ,
    \rdPntr_reg[9]_8 ,
    \rdPntr_reg[9]_9 ,
    \rdPntr_reg[9]_10 ,
    \rdPntr_reg[9]_11 ,
    \rdPntr_reg[9]_12 ,
    \rdPntr_reg[9]_13 ,
    \rdPntr_reg[9]_14 ,
    \rdPntr_reg[9]_15 ,
    \rdPntr_reg[0]_rep__0_0 ,
    \rdPntr_reg[0]_rep__0_1 ,
    \rdPntr_reg[0]_rep__0_2 ,
    \rdPntr_reg[0]_rep__0_3 ,
    \rdPntr_reg[0]_rep__0_4 ,
    \rdPntr_reg[0]_rep__0_5 ,
    \rdPntr_reg[0]_rep__0_6 ,
    \rdPntr_reg[0]_rep__0_7 ,
    \rdPntr_reg[0]_rep__0_8 ,
    \rdPntr_reg[0]_rep__0_9 ,
    \rdPntr_reg[0]_rep__0_10 ,
    \rdPntr_reg[0]_rep__0_11 ,
    \rdPntr_reg[0]_rep__0_12 ,
    \rdPntr_reg[0]_rep__0_13 ,
    \rdPntr_reg[0]_rep__0_14 ,
    \rdPntr_reg[0]_rep__0_15 ,
    \rdPntr_reg[8]_0 ,
    \rdPntr_reg[8]_1 ,
    \rdPntr_reg[8]_2 ,
    \rdPntr_reg[8]_3 ,
    \rdPntr_reg[8]_4 ,
    \rdPntr_reg[8]_5 ,
    \rdPntr_reg[8]_6 ,
    \rdPntr_reg[8]_7 ,
    \rdPntr_reg[8]_8 ,
    \rdPntr_reg[8]_9 ,
    \rdPntr_reg[8]_10 ,
    \rdPntr_reg[8]_11 ,
    \rdPntr_reg[8]_12 ,
    \rdPntr_reg[8]_13 ,
    \rdPntr_reg[8]_14 ,
    \rdPntr_reg[8]_15 ,
    someport,
    i_clk,
    currentRbuff,
    o_data0,
    \mult_reg[2][6] ,
    \mult_reg[2][6]_0 ,
    \mult_reg[2][6]_1 ,
    \mult_reg[2][6]_2 ,
    \mult_reg[2][6]_3 ,
    \mult_reg[2][6]_4 ,
    \mult_reg[2][6]_5 ,
    \mult_reg[2][6]_6 ,
    \mult_reg[2][6]_7 ,
    \mult_reg[2][6]_8 ,
    \mult_reg[1][6] ,
    \mult_reg[1][6]_0 ,
    \mult_reg[1][6]_1 ,
    \mult_reg[1][6]_2 ,
    \mult_reg[1][6]_3 ,
    \mult_reg[1][6]_4 ,
    \mult_reg[1][6]_5 ,
    \mult_reg[1][6]_6 ,
    \mult_reg[1][6]_7 ,
    \mult_reg[1][6]_8 ,
    \mult_reg[1][6]_9 ,
    \mult_reg[1][6]_10 ,
    \mult_reg[0][6] ,
    \mult_reg[0][6]_0 ,
    \mult_reg[0][6]_1 ,
    \mult_reg[0][6]_2 ,
    \mult_reg[0][6]_3 ,
    \mult_reg[0][6]_4 ,
    \mult_reg[0][6]_5 ,
    \mult_reg[0][6]_6 ,
    \mult_reg[0][6]_7 ,
    \mult_reg[0][6]_8 ,
    o_data01_out,
    \mult_reg[2][1][1] ,
    \mult_reg[2][1][1]_0 ,
    \mult_reg[2][1][2] ,
    \mult_reg[2][1][2]_0 ,
    \mult_reg[2][1][3] ,
    \mult_reg[2][1][3]_0 ,
    \mult_reg[2][1][4] ,
    \mult_reg[2][1][4]_0 ,
    \mult_reg[2][1][5] ,
    \mult_reg[2][1][5]_0 ,
    \mult_reg[1][1][1] ,
    \mult_reg[1][1][1]_0 ,
    \mult_reg[1][1][2] ,
    \mult_reg[1][1][2]_0 ,
    \mult_reg[1][1][3] ,
    \mult_reg[1][1][3]_0 ,
    \mult_reg[1][1][4] ,
    \mult_reg[1][1][4]_0 ,
    \mult_reg[1][1][5] ,
    \mult_reg[1][1][5]_0 ,
    \mult_reg[1][1][6] ,
    \mult_reg[1][1][6]_0 ,
    \mult_reg[0][1][1] ,
    \mult_reg[0][1][1]_0 ,
    \mult_reg[0][1][2] ,
    \mult_reg[0][1][2]_0 ,
    \mult_reg[0][1][3] ,
    \mult_reg[0][1][3]_0 ,
    \mult_reg[0][1][4] ,
    \mult_reg[0][1][4]_0 ,
    \mult_reg[0][1][5] ,
    \mult_reg[0][1][5]_0 ,
    o_data03_out,
    \mult_reg[2][2][0] ,
    \mult_reg[2][2][0]_0 ,
    \mult_reg[2][2][1] ,
    \mult_reg[2][2][1]_0 ,
    \mult_reg[2][2][2] ,
    \mult_reg[2][2][2]_0 ,
    \mult_reg[2][2][3] ,
    \mult_reg[2][2][3]_0 ,
    \mult_reg[2][2][4] ,
    \mult_reg[2][2][4]_0 ,
    \mult_reg[1][2][0] ,
    \mult_reg[1][2][0]_0 ,
    \mult_reg[1][2][1] ,
    \mult_reg[1][2][1]_0 ,
    \mult_reg[1][2][2] ,
    \mult_reg[1][2][2]_0 ,
    \mult_reg[1][2][3] ,
    \mult_reg[1][2][3]_0 ,
    \mult_reg[1][2][4] ,
    \mult_reg[1][2][4]_0 ,
    \mult_reg[1][2][5] ,
    \mult_reg[1][2][5]_0 ,
    \mult_reg[0][2][0] ,
    \mult_reg[0][2][0]_0 ,
    \mult_reg[0][2][1] ,
    \mult_reg[0][2][1]_0 ,
    \mult_reg[0][2][2] ,
    \mult_reg[0][2][2]_0 ,
    \mult_reg[0][2][3] ,
    \mult_reg[0][2][3]_0 ,
    \mult_reg[0][2][4] ,
    \mult_reg[0][2][4]_0 ,
    currentWbuff,
    i_data_valid,
    \rdPntr_reg[0]_rep__1_0 ,
    \mult1_reg[2][8]_i_51_0 ,
    \mult1_reg[2][8]_i_51_1 ,
    \mult1_reg[2][8]_i_51_2 ,
    \mult1_reg[1][8]_i_76_0 ,
    \mult1_reg[1][8]_i_76_1 ,
    \mult1_reg[1][8]_i_52_0 ,
    \mult1_reg[1][8]_i_52_1 ,
    \mult1_reg[1][8]_i_52_2 ,
    \mult1_reg[0][8]_i_63_0 ,
    \mult1_reg[0][8]_i_39_0 ,
    \mult1_reg[0][8]_i_39_1 ,
    \mult1_reg[0][8]_i_39_2 );
  output [63:0]pixel_data;
  output \rdPntr_reg[9]_0 ;
  output \rdPntr_reg[9]_1 ;
  output \rdPntr_reg[9]_2 ;
  output \rdPntr_reg[9]_3 ;
  output \rdPntr_reg[9]_4 ;
  output \rdPntr_reg[9]_5 ;
  output \rdPntr_reg[9]_6 ;
  output \rdPntr_reg[9]_7 ;
  output \rdPntr_reg[9]_8 ;
  output \rdPntr_reg[9]_9 ;
  output \rdPntr_reg[9]_10 ;
  output \rdPntr_reg[9]_11 ;
  output \rdPntr_reg[9]_12 ;
  output \rdPntr_reg[9]_13 ;
  output \rdPntr_reg[9]_14 ;
  output \rdPntr_reg[9]_15 ;
  output \rdPntr_reg[0]_rep__0_0 ;
  output \rdPntr_reg[0]_rep__0_1 ;
  output \rdPntr_reg[0]_rep__0_2 ;
  output \rdPntr_reg[0]_rep__0_3 ;
  output \rdPntr_reg[0]_rep__0_4 ;
  output \rdPntr_reg[0]_rep__0_5 ;
  output \rdPntr_reg[0]_rep__0_6 ;
  output \rdPntr_reg[0]_rep__0_7 ;
  output \rdPntr_reg[0]_rep__0_8 ;
  output \rdPntr_reg[0]_rep__0_9 ;
  output \rdPntr_reg[0]_rep__0_10 ;
  output \rdPntr_reg[0]_rep__0_11 ;
  output \rdPntr_reg[0]_rep__0_12 ;
  output \rdPntr_reg[0]_rep__0_13 ;
  output \rdPntr_reg[0]_rep__0_14 ;
  output \rdPntr_reg[0]_rep__0_15 ;
  output \rdPntr_reg[8]_0 ;
  output \rdPntr_reg[8]_1 ;
  output \rdPntr_reg[8]_2 ;
  output \rdPntr_reg[8]_3 ;
  output \rdPntr_reg[8]_4 ;
  output \rdPntr_reg[8]_5 ;
  output \rdPntr_reg[8]_6 ;
  output \rdPntr_reg[8]_7 ;
  output \rdPntr_reg[8]_8 ;
  output \rdPntr_reg[8]_9 ;
  output \rdPntr_reg[8]_10 ;
  output \rdPntr_reg[8]_11 ;
  output \rdPntr_reg[8]_12 ;
  output \rdPntr_reg[8]_13 ;
  output \rdPntr_reg[8]_14 ;
  output \rdPntr_reg[8]_15 ;
  input someport;
  input i_clk;
  input [1:0]currentRbuff;
  input [15:0]o_data0;
  input \mult_reg[2][6] ;
  input \mult_reg[2][6]_0 ;
  input \mult_reg[2][6]_1 ;
  input \mult_reg[2][6]_2 ;
  input \mult_reg[2][6]_3 ;
  input \mult_reg[2][6]_4 ;
  input \mult_reg[2][6]_5 ;
  input \mult_reg[2][6]_6 ;
  input \mult_reg[2][6]_7 ;
  input \mult_reg[2][6]_8 ;
  input \mult_reg[1][6] ;
  input \mult_reg[1][6]_0 ;
  input \mult_reg[1][6]_1 ;
  input \mult_reg[1][6]_2 ;
  input \mult_reg[1][6]_3 ;
  input \mult_reg[1][6]_4 ;
  input \mult_reg[1][6]_5 ;
  input \mult_reg[1][6]_6 ;
  input \mult_reg[1][6]_7 ;
  input \mult_reg[1][6]_8 ;
  input \mult_reg[1][6]_9 ;
  input \mult_reg[1][6]_10 ;
  input \mult_reg[0][6] ;
  input \mult_reg[0][6]_0 ;
  input \mult_reg[0][6]_1 ;
  input \mult_reg[0][6]_2 ;
  input \mult_reg[0][6]_3 ;
  input \mult_reg[0][6]_4 ;
  input \mult_reg[0][6]_5 ;
  input \mult_reg[0][6]_6 ;
  input \mult_reg[0][6]_7 ;
  input \mult_reg[0][6]_8 ;
  input [15:0]o_data01_out;
  input \mult_reg[2][1][1] ;
  input \mult_reg[2][1][1]_0 ;
  input \mult_reg[2][1][2] ;
  input \mult_reg[2][1][2]_0 ;
  input \mult_reg[2][1][3] ;
  input \mult_reg[2][1][3]_0 ;
  input \mult_reg[2][1][4] ;
  input \mult_reg[2][1][4]_0 ;
  input \mult_reg[2][1][5] ;
  input \mult_reg[2][1][5]_0 ;
  input \mult_reg[1][1][1] ;
  input \mult_reg[1][1][1]_0 ;
  input \mult_reg[1][1][2] ;
  input \mult_reg[1][1][2]_0 ;
  input \mult_reg[1][1][3] ;
  input \mult_reg[1][1][3]_0 ;
  input \mult_reg[1][1][4] ;
  input \mult_reg[1][1][4]_0 ;
  input \mult_reg[1][1][5] ;
  input \mult_reg[1][1][5]_0 ;
  input \mult_reg[1][1][6] ;
  input \mult_reg[1][1][6]_0 ;
  input \mult_reg[0][1][1] ;
  input \mult_reg[0][1][1]_0 ;
  input \mult_reg[0][1][2] ;
  input \mult_reg[0][1][2]_0 ;
  input \mult_reg[0][1][3] ;
  input \mult_reg[0][1][3]_0 ;
  input \mult_reg[0][1][4] ;
  input \mult_reg[0][1][4]_0 ;
  input \mult_reg[0][1][5] ;
  input \mult_reg[0][1][5]_0 ;
  input [15:0]o_data03_out;
  input \mult_reg[2][2][0] ;
  input \mult_reg[2][2][0]_0 ;
  input \mult_reg[2][2][1] ;
  input \mult_reg[2][2][1]_0 ;
  input \mult_reg[2][2][2] ;
  input \mult_reg[2][2][2]_0 ;
  input \mult_reg[2][2][3] ;
  input \mult_reg[2][2][3]_0 ;
  input \mult_reg[2][2][4] ;
  input \mult_reg[2][2][4]_0 ;
  input \mult_reg[1][2][0] ;
  input \mult_reg[1][2][0]_0 ;
  input \mult_reg[1][2][1] ;
  input \mult_reg[1][2][1]_0 ;
  input \mult_reg[1][2][2] ;
  input \mult_reg[1][2][2]_0 ;
  input \mult_reg[1][2][3] ;
  input \mult_reg[1][2][3]_0 ;
  input \mult_reg[1][2][4] ;
  input \mult_reg[1][2][4]_0 ;
  input \mult_reg[1][2][5] ;
  input \mult_reg[1][2][5]_0 ;
  input \mult_reg[0][2][0] ;
  input \mult_reg[0][2][0]_0 ;
  input \mult_reg[0][2][1] ;
  input \mult_reg[0][2][1]_0 ;
  input \mult_reg[0][2][2] ;
  input \mult_reg[0][2][2]_0 ;
  input \mult_reg[0][2][3] ;
  input \mult_reg[0][2][3]_0 ;
  input \mult_reg[0][2][4] ;
  input \mult_reg[0][2][4]_0 ;
  input [1:0]currentWbuff;
  input i_data_valid;
  input \rdPntr_reg[0]_rep__1_0 ;
  input \mult1_reg[2][8]_i_51_0 ;
  input \mult1_reg[2][8]_i_51_1 ;
  input \mult1_reg[2][8]_i_51_2 ;
  input \mult1_reg[1][8]_i_76_0 ;
  input \mult1_reg[1][8]_i_76_1 ;
  input \mult1_reg[1][8]_i_52_0 ;
  input \mult1_reg[1][8]_i_52_1 ;
  input \mult1_reg[1][8]_i_52_2 ;
  input \mult1_reg[0][8]_i_63_0 ;
  input \mult1_reg[0][8]_i_39_0 ;
  input \mult1_reg[0][8]_i_39_1 ;
  input \mult1_reg[0][8]_i_39_2 ;

  wire [1:0]currentRbuff;
  wire [1:0]currentWbuff;
  wire i_clk;
  wire i_data_valid;
  wire [1:1]lineBuffRd;
  wire line_reg_r1_0_63_0_2_i_1__0_n_0;
  wire line_reg_r1_0_63_0_2_n_0;
  wire line_reg_r1_0_63_0_2_n_1;
  wire line_reg_r1_0_63_0_2_n_2;
  wire line_reg_r1_0_63_12_14_n_0;
  wire line_reg_r1_0_63_12_14_n_1;
  wire line_reg_r1_0_63_12_14_n_2;
  wire line_reg_r1_0_63_15_15_n_0;
  wire line_reg_r1_0_63_3_5_n_0;
  wire line_reg_r1_0_63_3_5_n_1;
  wire line_reg_r1_0_63_3_5_n_2;
  wire line_reg_r1_0_63_6_8_n_0;
  wire line_reg_r1_0_63_6_8_n_1;
  wire line_reg_r1_0_63_6_8_n_2;
  wire line_reg_r1_0_63_9_11_n_0;
  wire line_reg_r1_0_63_9_11_n_1;
  wire line_reg_r1_0_63_9_11_n_2;
  wire line_reg_r1_128_191_0_2_i_1__1_n_0;
  wire line_reg_r1_128_191_0_2_n_0;
  wire line_reg_r1_128_191_0_2_n_1;
  wire line_reg_r1_128_191_0_2_n_2;
  wire line_reg_r1_128_191_12_14_n_0;
  wire line_reg_r1_128_191_12_14_n_1;
  wire line_reg_r1_128_191_12_14_n_2;
  wire line_reg_r1_128_191_15_15_n_0;
  wire line_reg_r1_128_191_3_5_n_0;
  wire line_reg_r1_128_191_3_5_n_1;
  wire line_reg_r1_128_191_3_5_n_2;
  wire line_reg_r1_128_191_6_8_n_0;
  wire line_reg_r1_128_191_6_8_n_1;
  wire line_reg_r1_128_191_6_8_n_2;
  wire line_reg_r1_128_191_9_11_n_0;
  wire line_reg_r1_128_191_9_11_n_1;
  wire line_reg_r1_128_191_9_11_n_2;
  wire line_reg_r1_192_255_0_2_i_1__1_n_0;
  wire line_reg_r1_192_255_0_2_n_0;
  wire line_reg_r1_192_255_0_2_n_1;
  wire line_reg_r1_192_255_0_2_n_2;
  wire line_reg_r1_192_255_12_14_n_0;
  wire line_reg_r1_192_255_12_14_n_1;
  wire line_reg_r1_192_255_12_14_n_2;
  wire line_reg_r1_192_255_15_15_n_0;
  wire line_reg_r1_192_255_3_5_n_0;
  wire line_reg_r1_192_255_3_5_n_1;
  wire line_reg_r1_192_255_3_5_n_2;
  wire line_reg_r1_192_255_6_8_n_0;
  wire line_reg_r1_192_255_6_8_n_1;
  wire line_reg_r1_192_255_6_8_n_2;
  wire line_reg_r1_192_255_9_11_n_0;
  wire line_reg_r1_192_255_9_11_n_1;
  wire line_reg_r1_192_255_9_11_n_2;
  wire line_reg_r1_256_319_0_2_i_1__1_n_0;
  wire line_reg_r1_256_319_0_2_n_0;
  wire line_reg_r1_256_319_0_2_n_1;
  wire line_reg_r1_256_319_0_2_n_2;
  wire line_reg_r1_256_319_12_14_n_0;
  wire line_reg_r1_256_319_12_14_n_1;
  wire line_reg_r1_256_319_12_14_n_2;
  wire line_reg_r1_256_319_15_15_n_0;
  wire line_reg_r1_256_319_3_5_n_0;
  wire line_reg_r1_256_319_3_5_n_1;
  wire line_reg_r1_256_319_3_5_n_2;
  wire line_reg_r1_256_319_6_8_n_0;
  wire line_reg_r1_256_319_6_8_n_1;
  wire line_reg_r1_256_319_6_8_n_2;
  wire line_reg_r1_256_319_9_11_n_0;
  wire line_reg_r1_256_319_9_11_n_1;
  wire line_reg_r1_256_319_9_11_n_2;
  wire line_reg_r1_320_383_0_2_i_1__1_n_0;
  wire line_reg_r1_320_383_0_2_n_0;
  wire line_reg_r1_320_383_0_2_n_1;
  wire line_reg_r1_320_383_0_2_n_2;
  wire line_reg_r1_320_383_12_14_n_0;
  wire line_reg_r1_320_383_12_14_n_1;
  wire line_reg_r1_320_383_12_14_n_2;
  wire line_reg_r1_320_383_15_15_n_0;
  wire line_reg_r1_320_383_3_5_n_0;
  wire line_reg_r1_320_383_3_5_n_1;
  wire line_reg_r1_320_383_3_5_n_2;
  wire line_reg_r1_320_383_6_8_n_0;
  wire line_reg_r1_320_383_6_8_n_1;
  wire line_reg_r1_320_383_6_8_n_2;
  wire line_reg_r1_320_383_9_11_n_0;
  wire line_reg_r1_320_383_9_11_n_1;
  wire line_reg_r1_320_383_9_11_n_2;
  wire line_reg_r1_384_447_0_2_i_1__1_n_0;
  wire line_reg_r1_384_447_0_2_n_0;
  wire line_reg_r1_384_447_0_2_n_1;
  wire line_reg_r1_384_447_0_2_n_2;
  wire line_reg_r1_384_447_12_14_n_0;
  wire line_reg_r1_384_447_12_14_n_1;
  wire line_reg_r1_384_447_12_14_n_2;
  wire line_reg_r1_384_447_15_15_n_0;
  wire line_reg_r1_384_447_3_5_n_0;
  wire line_reg_r1_384_447_3_5_n_1;
  wire line_reg_r1_384_447_3_5_n_2;
  wire line_reg_r1_384_447_6_8_n_0;
  wire line_reg_r1_384_447_6_8_n_1;
  wire line_reg_r1_384_447_6_8_n_2;
  wire line_reg_r1_384_447_9_11_n_0;
  wire line_reg_r1_384_447_9_11_n_1;
  wire line_reg_r1_384_447_9_11_n_2;
  wire line_reg_r1_448_511_0_2_i_1__1_n_0;
  wire line_reg_r1_448_511_0_2_n_0;
  wire line_reg_r1_448_511_0_2_n_1;
  wire line_reg_r1_448_511_0_2_n_2;
  wire line_reg_r1_448_511_12_14_n_0;
  wire line_reg_r1_448_511_12_14_n_1;
  wire line_reg_r1_448_511_12_14_n_2;
  wire line_reg_r1_448_511_15_15_n_0;
  wire line_reg_r1_448_511_3_5_n_0;
  wire line_reg_r1_448_511_3_5_n_1;
  wire line_reg_r1_448_511_3_5_n_2;
  wire line_reg_r1_448_511_6_8_n_0;
  wire line_reg_r1_448_511_6_8_n_1;
  wire line_reg_r1_448_511_6_8_n_2;
  wire line_reg_r1_448_511_9_11_n_0;
  wire line_reg_r1_448_511_9_11_n_1;
  wire line_reg_r1_448_511_9_11_n_2;
  wire line_reg_r1_512_575_0_2_i_1__1_n_0;
  wire line_reg_r1_512_575_0_2_n_0;
  wire line_reg_r1_512_575_0_2_n_1;
  wire line_reg_r1_512_575_0_2_n_2;
  wire line_reg_r1_512_575_12_14_n_0;
  wire line_reg_r1_512_575_12_14_n_1;
  wire line_reg_r1_512_575_12_14_n_2;
  wire line_reg_r1_512_575_15_15_n_0;
  wire line_reg_r1_512_575_3_5_n_0;
  wire line_reg_r1_512_575_3_5_n_1;
  wire line_reg_r1_512_575_3_5_n_2;
  wire line_reg_r1_512_575_6_8_n_0;
  wire line_reg_r1_512_575_6_8_n_1;
  wire line_reg_r1_512_575_6_8_n_2;
  wire line_reg_r1_512_575_9_11_n_0;
  wire line_reg_r1_512_575_9_11_n_1;
  wire line_reg_r1_512_575_9_11_n_2;
  wire line_reg_r1_576_639_0_2_i_1__1_n_0;
  wire line_reg_r1_576_639_0_2_n_0;
  wire line_reg_r1_576_639_0_2_n_1;
  wire line_reg_r1_576_639_0_2_n_2;
  wire line_reg_r1_576_639_12_14_n_0;
  wire line_reg_r1_576_639_12_14_n_1;
  wire line_reg_r1_576_639_12_14_n_2;
  wire line_reg_r1_576_639_15_15_n_0;
  wire line_reg_r1_576_639_3_5_n_0;
  wire line_reg_r1_576_639_3_5_n_1;
  wire line_reg_r1_576_639_3_5_n_2;
  wire line_reg_r1_576_639_6_8_n_0;
  wire line_reg_r1_576_639_6_8_n_1;
  wire line_reg_r1_576_639_6_8_n_2;
  wire line_reg_r1_576_639_9_11_n_0;
  wire line_reg_r1_576_639_9_11_n_1;
  wire line_reg_r1_576_639_9_11_n_2;
  wire line_reg_r1_64_127_0_2_i_1__1_n_0;
  wire line_reg_r1_64_127_0_2_n_0;
  wire line_reg_r1_64_127_0_2_n_1;
  wire line_reg_r1_64_127_0_2_n_2;
  wire line_reg_r1_64_127_12_14_n_0;
  wire line_reg_r1_64_127_12_14_n_1;
  wire line_reg_r1_64_127_12_14_n_2;
  wire line_reg_r1_64_127_15_15_n_0;
  wire line_reg_r1_64_127_3_5_n_0;
  wire line_reg_r1_64_127_3_5_n_1;
  wire line_reg_r1_64_127_3_5_n_2;
  wire line_reg_r1_64_127_6_8_n_0;
  wire line_reg_r1_64_127_6_8_n_1;
  wire line_reg_r1_64_127_6_8_n_2;
  wire line_reg_r1_64_127_9_11_n_0;
  wire line_reg_r1_64_127_9_11_n_1;
  wire line_reg_r1_64_127_9_11_n_2;
  wire line_reg_r2_0_63_0_2_i_1__0_n_0;
  wire line_reg_r2_0_63_0_2_i_2__0_n_0;
  wire line_reg_r2_0_63_0_2_i_3__0_n_0;
  wire line_reg_r2_0_63_0_2_i_4__0_n_0;
  wire line_reg_r2_0_63_0_2_i_5__0_n_0;
  wire line_reg_r2_0_63_0_2_i_6__0_n_0;
  wire line_reg_r2_0_63_0_2_n_0;
  wire line_reg_r2_0_63_0_2_n_1;
  wire line_reg_r2_0_63_0_2_n_2;
  wire line_reg_r2_0_63_12_14_n_0;
  wire line_reg_r2_0_63_12_14_n_1;
  wire line_reg_r2_0_63_12_14_n_2;
  wire line_reg_r2_0_63_15_15_n_0;
  wire line_reg_r2_0_63_3_5_n_0;
  wire line_reg_r2_0_63_3_5_n_1;
  wire line_reg_r2_0_63_3_5_n_2;
  wire line_reg_r2_0_63_6_8_n_0;
  wire line_reg_r2_0_63_6_8_n_1;
  wire line_reg_r2_0_63_6_8_n_2;
  wire line_reg_r2_0_63_9_11_n_0;
  wire line_reg_r2_0_63_9_11_n_1;
  wire line_reg_r2_0_63_9_11_n_2;
  wire line_reg_r2_128_191_0_2_n_0;
  wire line_reg_r2_128_191_0_2_n_1;
  wire line_reg_r2_128_191_0_2_n_2;
  wire line_reg_r2_128_191_12_14_n_0;
  wire line_reg_r2_128_191_12_14_n_1;
  wire line_reg_r2_128_191_12_14_n_2;
  wire line_reg_r2_128_191_15_15_n_0;
  wire line_reg_r2_128_191_3_5_n_0;
  wire line_reg_r2_128_191_3_5_n_1;
  wire line_reg_r2_128_191_3_5_n_2;
  wire line_reg_r2_128_191_6_8_n_0;
  wire line_reg_r2_128_191_6_8_n_1;
  wire line_reg_r2_128_191_6_8_n_2;
  wire line_reg_r2_128_191_9_11_n_0;
  wire line_reg_r2_128_191_9_11_n_1;
  wire line_reg_r2_128_191_9_11_n_2;
  wire line_reg_r2_192_255_0_2_n_0;
  wire line_reg_r2_192_255_0_2_n_1;
  wire line_reg_r2_192_255_0_2_n_2;
  wire line_reg_r2_192_255_12_14_n_0;
  wire line_reg_r2_192_255_12_14_n_1;
  wire line_reg_r2_192_255_12_14_n_2;
  wire line_reg_r2_192_255_15_15_n_0;
  wire line_reg_r2_192_255_3_5_n_0;
  wire line_reg_r2_192_255_3_5_n_1;
  wire line_reg_r2_192_255_3_5_n_2;
  wire line_reg_r2_192_255_6_8_n_0;
  wire line_reg_r2_192_255_6_8_n_1;
  wire line_reg_r2_192_255_6_8_n_2;
  wire line_reg_r2_192_255_9_11_n_0;
  wire line_reg_r2_192_255_9_11_n_1;
  wire line_reg_r2_192_255_9_11_n_2;
  wire line_reg_r2_256_319_0_2_n_0;
  wire line_reg_r2_256_319_0_2_n_1;
  wire line_reg_r2_256_319_0_2_n_2;
  wire line_reg_r2_256_319_12_14_n_0;
  wire line_reg_r2_256_319_12_14_n_1;
  wire line_reg_r2_256_319_12_14_n_2;
  wire line_reg_r2_256_319_15_15_n_0;
  wire line_reg_r2_256_319_3_5_n_0;
  wire line_reg_r2_256_319_3_5_n_1;
  wire line_reg_r2_256_319_3_5_n_2;
  wire line_reg_r2_256_319_6_8_n_0;
  wire line_reg_r2_256_319_6_8_n_1;
  wire line_reg_r2_256_319_6_8_n_2;
  wire line_reg_r2_256_319_9_11_n_0;
  wire line_reg_r2_256_319_9_11_n_1;
  wire line_reg_r2_256_319_9_11_n_2;
  wire line_reg_r2_320_383_0_2_n_0;
  wire line_reg_r2_320_383_0_2_n_1;
  wire line_reg_r2_320_383_0_2_n_2;
  wire line_reg_r2_320_383_12_14_n_0;
  wire line_reg_r2_320_383_12_14_n_1;
  wire line_reg_r2_320_383_12_14_n_2;
  wire line_reg_r2_320_383_15_15_n_0;
  wire line_reg_r2_320_383_3_5_n_0;
  wire line_reg_r2_320_383_3_5_n_1;
  wire line_reg_r2_320_383_3_5_n_2;
  wire line_reg_r2_320_383_6_8_n_0;
  wire line_reg_r2_320_383_6_8_n_1;
  wire line_reg_r2_320_383_6_8_n_2;
  wire line_reg_r2_320_383_9_11_n_0;
  wire line_reg_r2_320_383_9_11_n_1;
  wire line_reg_r2_320_383_9_11_n_2;
  wire line_reg_r2_384_447_0_2_n_0;
  wire line_reg_r2_384_447_0_2_n_1;
  wire line_reg_r2_384_447_0_2_n_2;
  wire line_reg_r2_384_447_12_14_n_0;
  wire line_reg_r2_384_447_12_14_n_1;
  wire line_reg_r2_384_447_12_14_n_2;
  wire line_reg_r2_384_447_15_15_n_0;
  wire line_reg_r2_384_447_3_5_n_0;
  wire line_reg_r2_384_447_3_5_n_1;
  wire line_reg_r2_384_447_3_5_n_2;
  wire line_reg_r2_384_447_6_8_n_0;
  wire line_reg_r2_384_447_6_8_n_1;
  wire line_reg_r2_384_447_6_8_n_2;
  wire line_reg_r2_384_447_9_11_n_0;
  wire line_reg_r2_384_447_9_11_n_1;
  wire line_reg_r2_384_447_9_11_n_2;
  wire line_reg_r2_448_511_0_2_n_0;
  wire line_reg_r2_448_511_0_2_n_1;
  wire line_reg_r2_448_511_0_2_n_2;
  wire line_reg_r2_448_511_12_14_n_0;
  wire line_reg_r2_448_511_12_14_n_1;
  wire line_reg_r2_448_511_12_14_n_2;
  wire line_reg_r2_448_511_15_15_n_0;
  wire line_reg_r2_448_511_3_5_n_0;
  wire line_reg_r2_448_511_3_5_n_1;
  wire line_reg_r2_448_511_3_5_n_2;
  wire line_reg_r2_448_511_6_8_n_0;
  wire line_reg_r2_448_511_6_8_n_1;
  wire line_reg_r2_448_511_6_8_n_2;
  wire line_reg_r2_448_511_9_11_n_0;
  wire line_reg_r2_448_511_9_11_n_1;
  wire line_reg_r2_448_511_9_11_n_2;
  wire line_reg_r2_512_575_0_2_n_0;
  wire line_reg_r2_512_575_0_2_n_1;
  wire line_reg_r2_512_575_0_2_n_2;
  wire line_reg_r2_512_575_12_14_n_0;
  wire line_reg_r2_512_575_12_14_n_1;
  wire line_reg_r2_512_575_12_14_n_2;
  wire line_reg_r2_512_575_15_15_n_0;
  wire line_reg_r2_512_575_3_5_n_0;
  wire line_reg_r2_512_575_3_5_n_1;
  wire line_reg_r2_512_575_3_5_n_2;
  wire line_reg_r2_512_575_6_8_n_0;
  wire line_reg_r2_512_575_6_8_n_1;
  wire line_reg_r2_512_575_6_8_n_2;
  wire line_reg_r2_512_575_9_11_n_0;
  wire line_reg_r2_512_575_9_11_n_1;
  wire line_reg_r2_512_575_9_11_n_2;
  wire line_reg_r2_576_639_0_2_n_0;
  wire line_reg_r2_576_639_0_2_n_1;
  wire line_reg_r2_576_639_0_2_n_2;
  wire line_reg_r2_576_639_12_14_n_0;
  wire line_reg_r2_576_639_12_14_n_1;
  wire line_reg_r2_576_639_12_14_n_2;
  wire line_reg_r2_576_639_15_15_n_0;
  wire line_reg_r2_576_639_3_5_n_0;
  wire line_reg_r2_576_639_3_5_n_1;
  wire line_reg_r2_576_639_3_5_n_2;
  wire line_reg_r2_576_639_6_8_n_0;
  wire line_reg_r2_576_639_6_8_n_1;
  wire line_reg_r2_576_639_6_8_n_2;
  wire line_reg_r2_576_639_9_11_n_0;
  wire line_reg_r2_576_639_9_11_n_1;
  wire line_reg_r2_576_639_9_11_n_2;
  wire line_reg_r2_64_127_0_2_n_0;
  wire line_reg_r2_64_127_0_2_n_1;
  wire line_reg_r2_64_127_0_2_n_2;
  wire line_reg_r2_64_127_12_14_n_0;
  wire line_reg_r2_64_127_12_14_n_1;
  wire line_reg_r2_64_127_12_14_n_2;
  wire line_reg_r2_64_127_15_15_n_0;
  wire line_reg_r2_64_127_3_5_n_0;
  wire line_reg_r2_64_127_3_5_n_1;
  wire line_reg_r2_64_127_3_5_n_2;
  wire line_reg_r2_64_127_6_8_n_0;
  wire line_reg_r2_64_127_6_8_n_1;
  wire line_reg_r2_64_127_6_8_n_2;
  wire line_reg_r2_64_127_9_11_n_0;
  wire line_reg_r2_64_127_9_11_n_1;
  wire line_reg_r2_64_127_9_11_n_2;
  wire line_reg_r3_0_63_0_2_i_1__0_n_0;
  wire line_reg_r3_0_63_0_2_i_2__0_n_0;
  wire line_reg_r3_0_63_0_2_i_3__0_n_0;
  wire line_reg_r3_0_63_0_2_i_4__0_n_0;
  wire line_reg_r3_0_63_0_2_i_5__0_n_0;
  wire line_reg_r3_0_63_0_2_n_0;
  wire line_reg_r3_0_63_0_2_n_1;
  wire line_reg_r3_0_63_0_2_n_2;
  wire line_reg_r3_0_63_12_14_n_0;
  wire line_reg_r3_0_63_12_14_n_1;
  wire line_reg_r3_0_63_12_14_n_2;
  wire line_reg_r3_0_63_15_15_n_0;
  wire line_reg_r3_0_63_3_5_n_0;
  wire line_reg_r3_0_63_3_5_n_1;
  wire line_reg_r3_0_63_3_5_n_2;
  wire line_reg_r3_0_63_6_8_n_0;
  wire line_reg_r3_0_63_6_8_n_1;
  wire line_reg_r3_0_63_6_8_n_2;
  wire line_reg_r3_0_63_9_11_n_0;
  wire line_reg_r3_0_63_9_11_n_1;
  wire line_reg_r3_0_63_9_11_n_2;
  wire line_reg_r3_128_191_0_2_n_0;
  wire line_reg_r3_128_191_0_2_n_1;
  wire line_reg_r3_128_191_0_2_n_2;
  wire line_reg_r3_128_191_12_14_n_0;
  wire line_reg_r3_128_191_12_14_n_1;
  wire line_reg_r3_128_191_12_14_n_2;
  wire line_reg_r3_128_191_15_15_n_0;
  wire line_reg_r3_128_191_3_5_n_0;
  wire line_reg_r3_128_191_3_5_n_1;
  wire line_reg_r3_128_191_3_5_n_2;
  wire line_reg_r3_128_191_6_8_n_0;
  wire line_reg_r3_128_191_6_8_n_1;
  wire line_reg_r3_128_191_6_8_n_2;
  wire line_reg_r3_128_191_9_11_n_0;
  wire line_reg_r3_128_191_9_11_n_1;
  wire line_reg_r3_128_191_9_11_n_2;
  wire line_reg_r3_192_255_0_2_n_0;
  wire line_reg_r3_192_255_0_2_n_1;
  wire line_reg_r3_192_255_0_2_n_2;
  wire line_reg_r3_192_255_12_14_n_0;
  wire line_reg_r3_192_255_12_14_n_1;
  wire line_reg_r3_192_255_12_14_n_2;
  wire line_reg_r3_192_255_15_15_n_0;
  wire line_reg_r3_192_255_3_5_n_0;
  wire line_reg_r3_192_255_3_5_n_1;
  wire line_reg_r3_192_255_3_5_n_2;
  wire line_reg_r3_192_255_6_8_n_0;
  wire line_reg_r3_192_255_6_8_n_1;
  wire line_reg_r3_192_255_6_8_n_2;
  wire line_reg_r3_192_255_9_11_n_0;
  wire line_reg_r3_192_255_9_11_n_1;
  wire line_reg_r3_192_255_9_11_n_2;
  wire line_reg_r3_256_319_0_2_n_0;
  wire line_reg_r3_256_319_0_2_n_1;
  wire line_reg_r3_256_319_0_2_n_2;
  wire line_reg_r3_256_319_12_14_n_0;
  wire line_reg_r3_256_319_12_14_n_1;
  wire line_reg_r3_256_319_12_14_n_2;
  wire line_reg_r3_256_319_15_15_n_0;
  wire line_reg_r3_256_319_3_5_n_0;
  wire line_reg_r3_256_319_3_5_n_1;
  wire line_reg_r3_256_319_3_5_n_2;
  wire line_reg_r3_256_319_6_8_n_0;
  wire line_reg_r3_256_319_6_8_n_1;
  wire line_reg_r3_256_319_6_8_n_2;
  wire line_reg_r3_256_319_9_11_n_0;
  wire line_reg_r3_256_319_9_11_n_1;
  wire line_reg_r3_256_319_9_11_n_2;
  wire line_reg_r3_320_383_0_2_n_0;
  wire line_reg_r3_320_383_0_2_n_1;
  wire line_reg_r3_320_383_0_2_n_2;
  wire line_reg_r3_320_383_12_14_n_0;
  wire line_reg_r3_320_383_12_14_n_1;
  wire line_reg_r3_320_383_12_14_n_2;
  wire line_reg_r3_320_383_15_15_n_0;
  wire line_reg_r3_320_383_3_5_n_0;
  wire line_reg_r3_320_383_3_5_n_1;
  wire line_reg_r3_320_383_3_5_n_2;
  wire line_reg_r3_320_383_6_8_n_0;
  wire line_reg_r3_320_383_6_8_n_1;
  wire line_reg_r3_320_383_6_8_n_2;
  wire line_reg_r3_320_383_9_11_n_0;
  wire line_reg_r3_320_383_9_11_n_1;
  wire line_reg_r3_320_383_9_11_n_2;
  wire line_reg_r3_384_447_0_2_n_0;
  wire line_reg_r3_384_447_0_2_n_1;
  wire line_reg_r3_384_447_0_2_n_2;
  wire line_reg_r3_384_447_12_14_n_0;
  wire line_reg_r3_384_447_12_14_n_1;
  wire line_reg_r3_384_447_12_14_n_2;
  wire line_reg_r3_384_447_15_15_n_0;
  wire line_reg_r3_384_447_3_5_n_0;
  wire line_reg_r3_384_447_3_5_n_1;
  wire line_reg_r3_384_447_3_5_n_2;
  wire line_reg_r3_384_447_6_8_n_0;
  wire line_reg_r3_384_447_6_8_n_1;
  wire line_reg_r3_384_447_6_8_n_2;
  wire line_reg_r3_384_447_9_11_n_0;
  wire line_reg_r3_384_447_9_11_n_1;
  wire line_reg_r3_384_447_9_11_n_2;
  wire line_reg_r3_448_511_0_2_n_0;
  wire line_reg_r3_448_511_0_2_n_1;
  wire line_reg_r3_448_511_0_2_n_2;
  wire line_reg_r3_448_511_12_14_n_0;
  wire line_reg_r3_448_511_12_14_n_1;
  wire line_reg_r3_448_511_12_14_n_2;
  wire line_reg_r3_448_511_15_15_n_0;
  wire line_reg_r3_448_511_3_5_n_0;
  wire line_reg_r3_448_511_3_5_n_1;
  wire line_reg_r3_448_511_3_5_n_2;
  wire line_reg_r3_448_511_6_8_n_0;
  wire line_reg_r3_448_511_6_8_n_1;
  wire line_reg_r3_448_511_6_8_n_2;
  wire line_reg_r3_448_511_9_11_n_0;
  wire line_reg_r3_448_511_9_11_n_1;
  wire line_reg_r3_448_511_9_11_n_2;
  wire line_reg_r3_512_575_0_2_n_0;
  wire line_reg_r3_512_575_0_2_n_1;
  wire line_reg_r3_512_575_0_2_n_2;
  wire line_reg_r3_512_575_12_14_n_0;
  wire line_reg_r3_512_575_12_14_n_1;
  wire line_reg_r3_512_575_12_14_n_2;
  wire line_reg_r3_512_575_15_15_n_0;
  wire line_reg_r3_512_575_3_5_n_0;
  wire line_reg_r3_512_575_3_5_n_1;
  wire line_reg_r3_512_575_3_5_n_2;
  wire line_reg_r3_512_575_6_8_n_0;
  wire line_reg_r3_512_575_6_8_n_1;
  wire line_reg_r3_512_575_6_8_n_2;
  wire line_reg_r3_512_575_9_11_n_0;
  wire line_reg_r3_512_575_9_11_n_1;
  wire line_reg_r3_512_575_9_11_n_2;
  wire line_reg_r3_576_639_0_2_n_0;
  wire line_reg_r3_576_639_0_2_n_1;
  wire line_reg_r3_576_639_0_2_n_2;
  wire line_reg_r3_576_639_12_14_n_0;
  wire line_reg_r3_576_639_12_14_n_1;
  wire line_reg_r3_576_639_12_14_n_2;
  wire line_reg_r3_576_639_15_15_n_0;
  wire line_reg_r3_576_639_3_5_n_0;
  wire line_reg_r3_576_639_3_5_n_1;
  wire line_reg_r3_576_639_3_5_n_2;
  wire line_reg_r3_576_639_6_8_n_0;
  wire line_reg_r3_576_639_6_8_n_1;
  wire line_reg_r3_576_639_6_8_n_2;
  wire line_reg_r3_576_639_9_11_n_0;
  wire line_reg_r3_576_639_9_11_n_1;
  wire line_reg_r3_576_639_9_11_n_2;
  wire line_reg_r3_64_127_0_2_n_0;
  wire line_reg_r3_64_127_0_2_n_1;
  wire line_reg_r3_64_127_0_2_n_2;
  wire line_reg_r3_64_127_12_14_n_0;
  wire line_reg_r3_64_127_12_14_n_1;
  wire line_reg_r3_64_127_12_14_n_2;
  wire line_reg_r3_64_127_15_15_n_0;
  wire line_reg_r3_64_127_3_5_n_0;
  wire line_reg_r3_64_127_3_5_n_1;
  wire line_reg_r3_64_127_3_5_n_2;
  wire line_reg_r3_64_127_6_8_n_0;
  wire line_reg_r3_64_127_6_8_n_1;
  wire line_reg_r3_64_127_6_8_n_2;
  wire line_reg_r3_64_127_9_11_n_0;
  wire line_reg_r3_64_127_9_11_n_1;
  wire line_reg_r3_64_127_9_11_n_2;
  wire \mult1_reg[0][8]_i_106_n_0 ;
  wire \mult1_reg[0][8]_i_107_n_0 ;
  wire \mult1_reg[0][8]_i_108_n_0 ;
  wire \mult1_reg[0][8]_i_109_n_0 ;
  wire \mult1_reg[0][8]_i_122_n_0 ;
  wire \mult1_reg[0][8]_i_123_n_0 ;
  wire \mult1_reg[0][8]_i_124_n_0 ;
  wire \mult1_reg[0][8]_i_125_n_0 ;
  wire \mult1_reg[0][8]_i_138_n_0 ;
  wire \mult1_reg[0][8]_i_139_n_0 ;
  wire \mult1_reg[0][8]_i_140_n_0 ;
  wire \mult1_reg[0][8]_i_141_n_0 ;
  wire \mult1_reg[0][8]_i_30_n_0 ;
  wire \mult1_reg[0][8]_i_31_n_0 ;
  wire \mult1_reg[0][8]_i_38_n_0 ;
  wire \mult1_reg[0][8]_i_39_0 ;
  wire \mult1_reg[0][8]_i_39_1 ;
  wire \mult1_reg[0][8]_i_39_2 ;
  wire \mult1_reg[0][8]_i_39_n_0 ;
  wire \mult1_reg[0][8]_i_46_n_0 ;
  wire \mult1_reg[0][8]_i_47_n_0 ;
  wire \mult1_reg[0][8]_i_54_n_0 ;
  wire \mult1_reg[0][8]_i_55_n_0 ;
  wire \mult1_reg[0][8]_i_62_n_0 ;
  wire \mult1_reg[0][8]_i_63_0 ;
  wire \mult1_reg[0][8]_i_63_n_0 ;
  wire \mult1_reg[0][8]_i_74_n_0 ;
  wire \mult1_reg[0][8]_i_75_n_0 ;
  wire \mult1_reg[0][8]_i_76_n_0 ;
  wire \mult1_reg[0][8]_i_77_n_0 ;
  wire \mult1_reg[0][8]_i_90_n_0 ;
  wire \mult1_reg[0][8]_i_91_n_0 ;
  wire \mult1_reg[0][8]_i_92_n_0 ;
  wire \mult1_reg[0][8]_i_93_n_0 ;
  wire \mult1_reg[1][8]_i_103_n_0 ;
  wire \mult1_reg[1][8]_i_104_n_0 ;
  wire \mult1_reg[1][8]_i_105_n_0 ;
  wire \mult1_reg[1][8]_i_106_n_0 ;
  wire \mult1_reg[1][8]_i_119_n_0 ;
  wire \mult1_reg[1][8]_i_120_n_0 ;
  wire \mult1_reg[1][8]_i_121_n_0 ;
  wire \mult1_reg[1][8]_i_122_n_0 ;
  wire \mult1_reg[1][8]_i_135_n_0 ;
  wire \mult1_reg[1][8]_i_136_n_0 ;
  wire \mult1_reg[1][8]_i_137_n_0 ;
  wire \mult1_reg[1][8]_i_138_n_0 ;
  wire \mult1_reg[1][8]_i_151_n_0 ;
  wire \mult1_reg[1][8]_i_152_n_0 ;
  wire \mult1_reg[1][8]_i_153_n_0 ;
  wire \mult1_reg[1][8]_i_154_n_0 ;
  wire \mult1_reg[1][8]_i_167_n_0 ;
  wire \mult1_reg[1][8]_i_168_n_0 ;
  wire \mult1_reg[1][8]_i_169_n_0 ;
  wire \mult1_reg[1][8]_i_170_n_0 ;
  wire \mult1_reg[1][8]_i_35_n_0 ;
  wire \mult1_reg[1][8]_i_36_n_0 ;
  wire \mult1_reg[1][8]_i_43_n_0 ;
  wire \mult1_reg[1][8]_i_44_n_0 ;
  wire \mult1_reg[1][8]_i_51_n_0 ;
  wire \mult1_reg[1][8]_i_52_0 ;
  wire \mult1_reg[1][8]_i_52_1 ;
  wire \mult1_reg[1][8]_i_52_2 ;
  wire \mult1_reg[1][8]_i_52_n_0 ;
  wire \mult1_reg[1][8]_i_59_n_0 ;
  wire \mult1_reg[1][8]_i_60_n_0 ;
  wire \mult1_reg[1][8]_i_67_n_0 ;
  wire \mult1_reg[1][8]_i_68_n_0 ;
  wire \mult1_reg[1][8]_i_75_n_0 ;
  wire \mult1_reg[1][8]_i_76_0 ;
  wire \mult1_reg[1][8]_i_76_1 ;
  wire \mult1_reg[1][8]_i_76_n_0 ;
  wire \mult1_reg[1][8]_i_87_n_0 ;
  wire \mult1_reg[1][8]_i_88_n_0 ;
  wire \mult1_reg[1][8]_i_89_n_0 ;
  wire \mult1_reg[1][8]_i_90_n_0 ;
  wire \mult1_reg[2][8]_i_106_n_0 ;
  wire \mult1_reg[2][8]_i_107_n_0 ;
  wire \mult1_reg[2][8]_i_108_n_0 ;
  wire \mult1_reg[2][8]_i_109_n_0 ;
  wire \mult1_reg[2][8]_i_122_n_0 ;
  wire \mult1_reg[2][8]_i_123_n_0 ;
  wire \mult1_reg[2][8]_i_124_n_0 ;
  wire \mult1_reg[2][8]_i_125_n_0 ;
  wire \mult1_reg[2][8]_i_138_n_0 ;
  wire \mult1_reg[2][8]_i_139_n_0 ;
  wire \mult1_reg[2][8]_i_140_n_0 ;
  wire \mult1_reg[2][8]_i_141_n_0 ;
  wire \mult1_reg[2][8]_i_154_n_0 ;
  wire \mult1_reg[2][8]_i_155_n_0 ;
  wire \mult1_reg[2][8]_i_156_n_0 ;
  wire \mult1_reg[2][8]_i_157_n_0 ;
  wire \mult1_reg[2][8]_i_32_n_0 ;
  wire \mult1_reg[2][8]_i_33_n_0 ;
  wire \mult1_reg[2][8]_i_34_n_0 ;
  wire \mult1_reg[2][8]_i_42_n_0 ;
  wire \mult1_reg[2][8]_i_43_n_0 ;
  wire \mult1_reg[2][8]_i_50_n_0 ;
  wire \mult1_reg[2][8]_i_51_0 ;
  wire \mult1_reg[2][8]_i_51_1 ;
  wire \mult1_reg[2][8]_i_51_2 ;
  wire \mult1_reg[2][8]_i_51_n_0 ;
  wire \mult1_reg[2][8]_i_58_n_0 ;
  wire \mult1_reg[2][8]_i_59_n_0 ;
  wire \mult1_reg[2][8]_i_66_n_0 ;
  wire \mult1_reg[2][8]_i_67_n_0 ;
  wire \mult1_reg[2][8]_i_84_n_0 ;
  wire \mult1_reg[2][8]_i_85_n_0 ;
  wire \mult1_reg[2][8]_i_86_n_0 ;
  wire \mult1_reg[2][8]_i_87_n_0 ;
  wire \mult1_reg[2][8]_i_88_n_0 ;
  wire \mult1_reg[2][8]_i_89_n_0 ;
  wire \mult1_reg[2][8]_i_90_n_0 ;
  wire \mult[0][3][1]_i_15_n_0 ;
  wire \mult[0][3][1]_i_16_n_0 ;
  wire \mult[0][3][1]_i_17_n_0 ;
  wire \mult[0][3][2]_i_15_n_0 ;
  wire \mult[0][3][2]_i_16_n_0 ;
  wire \mult[0][3][2]_i_17_n_0 ;
  wire \mult[0][3][3]_i_15_n_0 ;
  wire \mult[0][3][3]_i_16_n_0 ;
  wire \mult[0][3][3]_i_17_n_0 ;
  wire \mult[0][3][4]_i_15_n_0 ;
  wire \mult[0][3][4]_i_16_n_0 ;
  wire \mult[0][3][4]_i_17_n_0 ;
  wire \mult[0][3][5]_i_15_n_0 ;
  wire \mult[0][3][5]_i_16_n_0 ;
  wire \mult[0][3][5]_i_17_n_0 ;
  wire \mult[0][4][2]_i_12_n_0 ;
  wire \mult[0][4][2]_i_13_n_0 ;
  wire \mult[0][4][2]_i_26_n_0 ;
  wire \mult[0][4][2]_i_27_n_0 ;
  wire \mult[0][4][2]_i_28_n_0 ;
  wire \mult[0][4][2]_i_29_n_0 ;
  wire \mult[0][4][3]_i_12_n_0 ;
  wire \mult[0][4][3]_i_13_n_0 ;
  wire \mult[0][4][3]_i_26_n_0 ;
  wire \mult[0][4][3]_i_27_n_0 ;
  wire \mult[0][4][3]_i_28_n_0 ;
  wire \mult[0][4][3]_i_29_n_0 ;
  wire \mult[0][4][4]_i_12_n_0 ;
  wire \mult[0][4][4]_i_13_n_0 ;
  wire \mult[0][4][4]_i_26_n_0 ;
  wire \mult[0][4][4]_i_27_n_0 ;
  wire \mult[0][4][4]_i_28_n_0 ;
  wire \mult[0][4][4]_i_29_n_0 ;
  wire \mult[0][4][5]_i_12_n_0 ;
  wire \mult[0][4][5]_i_13_n_0 ;
  wire \mult[0][4][5]_i_26_n_0 ;
  wire \mult[0][4][5]_i_27_n_0 ;
  wire \mult[0][4][5]_i_28_n_0 ;
  wire \mult[0][4][5]_i_29_n_0 ;
  wire \mult[0][4][6]_i_12_n_0 ;
  wire \mult[0][4][6]_i_13_n_0 ;
  wire \mult[0][4][6]_i_26_n_0 ;
  wire \mult[0][4][6]_i_27_n_0 ;
  wire \mult[0][4][6]_i_28_n_0 ;
  wire \mult[0][4][6]_i_29_n_0 ;
  wire \mult[1][3][1]_i_15_n_0 ;
  wire \mult[1][3][1]_i_16_n_0 ;
  wire \mult[1][3][1]_i_17_n_0 ;
  wire \mult[1][3][2]_i_15_n_0 ;
  wire \mult[1][3][2]_i_16_n_0 ;
  wire \mult[1][3][2]_i_17_n_0 ;
  wire \mult[1][3][3]_i_15_n_0 ;
  wire \mult[1][3][3]_i_16_n_0 ;
  wire \mult[1][3][3]_i_17_n_0 ;
  wire \mult[1][3][4]_i_15_n_0 ;
  wire \mult[1][3][4]_i_16_n_0 ;
  wire \mult[1][3][4]_i_17_n_0 ;
  wire \mult[1][3][5]_i_15_n_0 ;
  wire \mult[1][3][5]_i_16_n_0 ;
  wire \mult[1][3][5]_i_17_n_0 ;
  wire \mult[1][3][6]_i_15_n_0 ;
  wire \mult[1][3][6]_i_16_n_0 ;
  wire \mult[1][3][6]_i_17_n_0 ;
  wire \mult[1][4][2]_i_12_n_0 ;
  wire \mult[1][4][2]_i_13_n_0 ;
  wire \mult[1][4][2]_i_26_n_0 ;
  wire \mult[1][4][2]_i_27_n_0 ;
  wire \mult[1][4][2]_i_28_n_0 ;
  wire \mult[1][4][2]_i_29_n_0 ;
  wire \mult[1][4][3]_i_12_n_0 ;
  wire \mult[1][4][3]_i_13_n_0 ;
  wire \mult[1][4][3]_i_26_n_0 ;
  wire \mult[1][4][3]_i_27_n_0 ;
  wire \mult[1][4][3]_i_28_n_0 ;
  wire \mult[1][4][3]_i_29_n_0 ;
  wire \mult[1][4][4]_i_12_n_0 ;
  wire \mult[1][4][4]_i_13_n_0 ;
  wire \mult[1][4][4]_i_26_n_0 ;
  wire \mult[1][4][4]_i_27_n_0 ;
  wire \mult[1][4][4]_i_28_n_0 ;
  wire \mult[1][4][4]_i_29_n_0 ;
  wire \mult[1][4][5]_i_12_n_0 ;
  wire \mult[1][4][5]_i_13_n_0 ;
  wire \mult[1][4][5]_i_26_n_0 ;
  wire \mult[1][4][5]_i_27_n_0 ;
  wire \mult[1][4][5]_i_28_n_0 ;
  wire \mult[1][4][5]_i_29_n_0 ;
  wire \mult[1][4][6]_i_12_n_0 ;
  wire \mult[1][4][6]_i_13_n_0 ;
  wire \mult[1][4][6]_i_26_n_0 ;
  wire \mult[1][4][6]_i_27_n_0 ;
  wire \mult[1][4][6]_i_28_n_0 ;
  wire \mult[1][4][6]_i_29_n_0 ;
  wire \mult[1][4][7]_i_12_n_0 ;
  wire \mult[1][4][7]_i_13_n_0 ;
  wire \mult[1][4][7]_i_26_n_0 ;
  wire \mult[1][4][7]_i_27_n_0 ;
  wire \mult[1][4][7]_i_28_n_0 ;
  wire \mult[1][4][7]_i_29_n_0 ;
  wire \mult[2][3][1]_i_15_n_0 ;
  wire \mult[2][3][1]_i_16_n_0 ;
  wire \mult[2][3][1]_i_17_n_0 ;
  wire \mult[2][3][2]_i_15_n_0 ;
  wire \mult[2][3][2]_i_16_n_0 ;
  wire \mult[2][3][2]_i_17_n_0 ;
  wire \mult[2][3][3]_i_15_n_0 ;
  wire \mult[2][3][3]_i_16_n_0 ;
  wire \mult[2][3][3]_i_17_n_0 ;
  wire \mult[2][3][4]_i_15_n_0 ;
  wire \mult[2][3][4]_i_16_n_0 ;
  wire \mult[2][3][4]_i_17_n_0 ;
  wire \mult[2][3][5]_i_15_n_0 ;
  wire \mult[2][3][5]_i_16_n_0 ;
  wire \mult[2][3][5]_i_17_n_0 ;
  wire \mult[2][4][2]_i_12_n_0 ;
  wire \mult[2][4][2]_i_13_n_0 ;
  wire \mult[2][4][2]_i_26_n_0 ;
  wire \mult[2][4][2]_i_27_n_0 ;
  wire \mult[2][4][2]_i_28_n_0 ;
  wire \mult[2][4][2]_i_29_n_0 ;
  wire \mult[2][4][3]_i_12_n_0 ;
  wire \mult[2][4][3]_i_13_n_0 ;
  wire \mult[2][4][3]_i_26_n_0 ;
  wire \mult[2][4][3]_i_27_n_0 ;
  wire \mult[2][4][3]_i_28_n_0 ;
  wire \mult[2][4][3]_i_29_n_0 ;
  wire \mult[2][4][4]_i_12_n_0 ;
  wire \mult[2][4][4]_i_13_n_0 ;
  wire \mult[2][4][4]_i_26_n_0 ;
  wire \mult[2][4][4]_i_27_n_0 ;
  wire \mult[2][4][4]_i_28_n_0 ;
  wire \mult[2][4][4]_i_29_n_0 ;
  wire \mult[2][4][5]_i_12_n_0 ;
  wire \mult[2][4][5]_i_13_n_0 ;
  wire \mult[2][4][5]_i_26_n_0 ;
  wire \mult[2][4][5]_i_27_n_0 ;
  wire \mult[2][4][5]_i_28_n_0 ;
  wire \mult[2][4][5]_i_29_n_0 ;
  wire \mult[2][4][6]_i_15_n_0 ;
  wire \mult[2][4][6]_i_16_n_0 ;
  wire \mult[2][4][6]_i_17_n_0 ;
  wire \mult[2][4][6]_i_33_n_0 ;
  wire \mult[2][4][6]_i_34_n_0 ;
  wire \mult[2][4][6]_i_35_n_0 ;
  wire \mult[2][4][6]_i_36_n_0 ;
  wire \mult[2][4][6]_i_37_n_0 ;
  wire \mult_reg[0][1][1] ;
  wire \mult_reg[0][1][1]_0 ;
  wire \mult_reg[0][1][2] ;
  wire \mult_reg[0][1][2]_0 ;
  wire \mult_reg[0][1][3] ;
  wire \mult_reg[0][1][3]_0 ;
  wire \mult_reg[0][1][4] ;
  wire \mult_reg[0][1][4]_0 ;
  wire \mult_reg[0][1][5] ;
  wire \mult_reg[0][1][5]_0 ;
  wire \mult_reg[0][2][0] ;
  wire \mult_reg[0][2][0]_0 ;
  wire \mult_reg[0][2][1] ;
  wire \mult_reg[0][2][1]_0 ;
  wire \mult_reg[0][2][2] ;
  wire \mult_reg[0][2][2]_0 ;
  wire \mult_reg[0][2][3] ;
  wire \mult_reg[0][2][3]_0 ;
  wire \mult_reg[0][2][4] ;
  wire \mult_reg[0][2][4]_0 ;
  wire \mult_reg[0][6] ;
  wire \mult_reg[0][6]_0 ;
  wire \mult_reg[0][6]_1 ;
  wire \mult_reg[0][6]_2 ;
  wire \mult_reg[0][6]_3 ;
  wire \mult_reg[0][6]_4 ;
  wire \mult_reg[0][6]_5 ;
  wire \mult_reg[0][6]_6 ;
  wire \mult_reg[0][6]_7 ;
  wire \mult_reg[0][6]_8 ;
  wire \mult_reg[1][1][1] ;
  wire \mult_reg[1][1][1]_0 ;
  wire \mult_reg[1][1][2] ;
  wire \mult_reg[1][1][2]_0 ;
  wire \mult_reg[1][1][3] ;
  wire \mult_reg[1][1][3]_0 ;
  wire \mult_reg[1][1][4] ;
  wire \mult_reg[1][1][4]_0 ;
  wire \mult_reg[1][1][5] ;
  wire \mult_reg[1][1][5]_0 ;
  wire \mult_reg[1][1][6] ;
  wire \mult_reg[1][1][6]_0 ;
  wire \mult_reg[1][2][0] ;
  wire \mult_reg[1][2][0]_0 ;
  wire \mult_reg[1][2][1] ;
  wire \mult_reg[1][2][1]_0 ;
  wire \mult_reg[1][2][2] ;
  wire \mult_reg[1][2][2]_0 ;
  wire \mult_reg[1][2][3] ;
  wire \mult_reg[1][2][3]_0 ;
  wire \mult_reg[1][2][4] ;
  wire \mult_reg[1][2][4]_0 ;
  wire \mult_reg[1][2][5] ;
  wire \mult_reg[1][2][5]_0 ;
  wire \mult_reg[1][6] ;
  wire \mult_reg[1][6]_0 ;
  wire \mult_reg[1][6]_1 ;
  wire \mult_reg[1][6]_10 ;
  wire \mult_reg[1][6]_2 ;
  wire \mult_reg[1][6]_3 ;
  wire \mult_reg[1][6]_4 ;
  wire \mult_reg[1][6]_5 ;
  wire \mult_reg[1][6]_6 ;
  wire \mult_reg[1][6]_7 ;
  wire \mult_reg[1][6]_8 ;
  wire \mult_reg[1][6]_9 ;
  wire \mult_reg[2][1][1] ;
  wire \mult_reg[2][1][1]_0 ;
  wire \mult_reg[2][1][2] ;
  wire \mult_reg[2][1][2]_0 ;
  wire \mult_reg[2][1][3] ;
  wire \mult_reg[2][1][3]_0 ;
  wire \mult_reg[2][1][4] ;
  wire \mult_reg[2][1][4]_0 ;
  wire \mult_reg[2][1][5] ;
  wire \mult_reg[2][1][5]_0 ;
  wire \mult_reg[2][2][0] ;
  wire \mult_reg[2][2][0]_0 ;
  wire \mult_reg[2][2][1] ;
  wire \mult_reg[2][2][1]_0 ;
  wire \mult_reg[2][2][2] ;
  wire \mult_reg[2][2][2]_0 ;
  wire \mult_reg[2][2][3] ;
  wire \mult_reg[2][2][3]_0 ;
  wire \mult_reg[2][2][4] ;
  wire \mult_reg[2][2][4]_0 ;
  wire \mult_reg[2][6] ;
  wire \mult_reg[2][6]_0 ;
  wire \mult_reg[2][6]_1 ;
  wire \mult_reg[2][6]_2 ;
  wire \mult_reg[2][6]_3 ;
  wire \mult_reg[2][6]_4 ;
  wire \mult_reg[2][6]_5 ;
  wire \mult_reg[2][6]_6 ;
  wire \mult_reg[2][6]_7 ;
  wire \mult_reg[2][6]_8 ;
  wire [15:0]o_data0;
  wire [15:0]o_data01_out;
  wire [15:0]o_data03_out;
  wire [63:0]pixel_data;
  wire \rdPntr[10]_i_2__0_n_0 ;
  wire \rdPntr[10]_i_3__0_n_0 ;
  wire \rdPntr[6]_i_1__0_n_0 ;
  wire \rdPntr[6]_i_2__0_n_0 ;
  wire \rdPntr[7]_i_1__0_n_0 ;
  wire \rdPntr[8]_i_1__0_n_0 ;
  wire \rdPntr[9]_i_1__0_n_0 ;
  wire \rdPntr_reg[0]_rep__0_0 ;
  wire \rdPntr_reg[0]_rep__0_1 ;
  wire \rdPntr_reg[0]_rep__0_10 ;
  wire \rdPntr_reg[0]_rep__0_11 ;
  wire \rdPntr_reg[0]_rep__0_12 ;
  wire \rdPntr_reg[0]_rep__0_13 ;
  wire \rdPntr_reg[0]_rep__0_14 ;
  wire \rdPntr_reg[0]_rep__0_15 ;
  wire \rdPntr_reg[0]_rep__0_2 ;
  wire \rdPntr_reg[0]_rep__0_3 ;
  wire \rdPntr_reg[0]_rep__0_4 ;
  wire \rdPntr_reg[0]_rep__0_5 ;
  wire \rdPntr_reg[0]_rep__0_6 ;
  wire \rdPntr_reg[0]_rep__0_7 ;
  wire \rdPntr_reg[0]_rep__0_8 ;
  wire \rdPntr_reg[0]_rep__0_9 ;
  wire \rdPntr_reg[0]_rep__0_n_0 ;
  wire \rdPntr_reg[0]_rep__1_0 ;
  wire \rdPntr_reg[0]_rep__1_n_0 ;
  wire \rdPntr_reg[0]_rep_n_0 ;
  wire \rdPntr_reg[8]_0 ;
  wire \rdPntr_reg[8]_1 ;
  wire \rdPntr_reg[8]_10 ;
  wire \rdPntr_reg[8]_11 ;
  wire \rdPntr_reg[8]_12 ;
  wire \rdPntr_reg[8]_13 ;
  wire \rdPntr_reg[8]_14 ;
  wire \rdPntr_reg[8]_15 ;
  wire \rdPntr_reg[8]_2 ;
  wire \rdPntr_reg[8]_3 ;
  wire \rdPntr_reg[8]_4 ;
  wire \rdPntr_reg[8]_5 ;
  wire \rdPntr_reg[8]_6 ;
  wire \rdPntr_reg[8]_7 ;
  wire \rdPntr_reg[8]_8 ;
  wire \rdPntr_reg[8]_9 ;
  wire \rdPntr_reg[9]_0 ;
  wire \rdPntr_reg[9]_1 ;
  wire \rdPntr_reg[9]_10 ;
  wire \rdPntr_reg[9]_11 ;
  wire \rdPntr_reg[9]_12 ;
  wire \rdPntr_reg[9]_13 ;
  wire \rdPntr_reg[9]_14 ;
  wire \rdPntr_reg[9]_15 ;
  wire \rdPntr_reg[9]_2 ;
  wire \rdPntr_reg[9]_3 ;
  wire \rdPntr_reg[9]_4 ;
  wire \rdPntr_reg[9]_5 ;
  wire \rdPntr_reg[9]_6 ;
  wire \rdPntr_reg[9]_7 ;
  wire \rdPntr_reg[9]_8 ;
  wire \rdPntr_reg[9]_9 ;
  wire \rdPntr_reg_n_0_[0] ;
  wire \rdPntr_reg_n_0_[10] ;
  wire \rdPntr_reg_n_0_[1] ;
  wire \rdPntr_reg_n_0_[2] ;
  wire \rdPntr_reg_n_0_[3] ;
  wire \rdPntr_reg_n_0_[4] ;
  wire \rdPntr_reg_n_0_[5] ;
  wire [9:6]rdPntr_reg_rep__0;
  wire someport;
  wire \wrPntr[0]_i_1__0_n_0 ;
  wire \wrPntr[10]_i_1__1_n_0 ;
  wire \wrPntr[10]_i_2__0_n_0 ;
  wire \wrPntr[10]_i_3__0_n_0 ;
  wire \wrPntr[1]_i_1__0_n_0 ;
  wire \wrPntr[2]_i_1__0_n_0 ;
  wire \wrPntr[3]_i_1__0_n_0 ;
  wire \wrPntr[4]_i_1__0_n_0 ;
  wire \wrPntr[5]_i_1__0_n_0 ;
  wire \wrPntr[6]_i_1__0_n_0 ;
  wire \wrPntr[6]_i_2__0_n_0 ;
  wire \wrPntr[7]_i_1__0_n_0 ;
  wire \wrPntr[8]_i_1__0_n_0 ;
  wire \wrPntr[9]_i_1__0_n_0 ;
  wire \wrPntr_reg_n_0_[0] ;
  wire \wrPntr_reg_n_0_[10] ;
  wire \wrPntr_reg_n_0_[1] ;
  wire \wrPntr_reg_n_0_[2] ;
  wire \wrPntr_reg_n_0_[3] ;
  wire \wrPntr_reg_n_0_[4] ;
  wire \wrPntr_reg_n_0_[5] ;
  wire \wrPntr_reg_n_0_[6] ;
  wire \wrPntr_reg_n_0_[7] ;
  wire \wrPntr_reg_n_0_[8] ;
  wire \wrPntr_reg_n_0_[9] ;
  wire NLW_line_reg_r1_0_63_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_0_63_12_14_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_0_63_15_15_SPO_UNCONNECTED;
  wire NLW_line_reg_r1_0_63_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_0_63_6_8_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_0_63_9_11_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_128_191_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_128_191_12_14_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_128_191_15_15_SPO_UNCONNECTED;
  wire NLW_line_reg_r1_128_191_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_128_191_6_8_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_128_191_9_11_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_192_255_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_192_255_12_14_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_192_255_15_15_SPO_UNCONNECTED;
  wire NLW_line_reg_r1_192_255_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_192_255_6_8_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_192_255_9_11_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_256_319_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_256_319_12_14_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_256_319_15_15_SPO_UNCONNECTED;
  wire NLW_line_reg_r1_256_319_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_256_319_6_8_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_256_319_9_11_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_320_383_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_320_383_12_14_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_320_383_15_15_SPO_UNCONNECTED;
  wire NLW_line_reg_r1_320_383_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_320_383_6_8_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_320_383_9_11_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_384_447_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_384_447_12_14_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_384_447_15_15_SPO_UNCONNECTED;
  wire NLW_line_reg_r1_384_447_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_384_447_6_8_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_384_447_9_11_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_448_511_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_448_511_12_14_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_448_511_15_15_SPO_UNCONNECTED;
  wire NLW_line_reg_r1_448_511_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_448_511_6_8_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_448_511_9_11_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_512_575_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_512_575_12_14_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_512_575_15_15_SPO_UNCONNECTED;
  wire NLW_line_reg_r1_512_575_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_512_575_6_8_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_512_575_9_11_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_576_639_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_576_639_12_14_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_576_639_15_15_SPO_UNCONNECTED;
  wire NLW_line_reg_r1_576_639_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_576_639_6_8_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_576_639_9_11_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_64_127_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_64_127_12_14_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_64_127_15_15_SPO_UNCONNECTED;
  wire NLW_line_reg_r1_64_127_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_64_127_6_8_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_64_127_9_11_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_0_63_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_0_63_12_14_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_0_63_15_15_SPO_UNCONNECTED;
  wire NLW_line_reg_r2_0_63_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_0_63_6_8_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_0_63_9_11_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_128_191_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_128_191_12_14_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_128_191_15_15_SPO_UNCONNECTED;
  wire NLW_line_reg_r2_128_191_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_128_191_6_8_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_128_191_9_11_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_192_255_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_192_255_12_14_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_192_255_15_15_SPO_UNCONNECTED;
  wire NLW_line_reg_r2_192_255_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_192_255_6_8_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_192_255_9_11_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_256_319_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_256_319_12_14_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_256_319_15_15_SPO_UNCONNECTED;
  wire NLW_line_reg_r2_256_319_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_256_319_6_8_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_256_319_9_11_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_320_383_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_320_383_12_14_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_320_383_15_15_SPO_UNCONNECTED;
  wire NLW_line_reg_r2_320_383_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_320_383_6_8_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_320_383_9_11_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_384_447_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_384_447_12_14_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_384_447_15_15_SPO_UNCONNECTED;
  wire NLW_line_reg_r2_384_447_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_384_447_6_8_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_384_447_9_11_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_448_511_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_448_511_12_14_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_448_511_15_15_SPO_UNCONNECTED;
  wire NLW_line_reg_r2_448_511_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_448_511_6_8_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_448_511_9_11_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_512_575_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_512_575_12_14_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_512_575_15_15_SPO_UNCONNECTED;
  wire NLW_line_reg_r2_512_575_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_512_575_6_8_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_512_575_9_11_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_576_639_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_576_639_12_14_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_576_639_15_15_SPO_UNCONNECTED;
  wire NLW_line_reg_r2_576_639_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_576_639_6_8_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_576_639_9_11_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_64_127_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_64_127_12_14_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_64_127_15_15_SPO_UNCONNECTED;
  wire NLW_line_reg_r2_64_127_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_64_127_6_8_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_64_127_9_11_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_0_63_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_0_63_12_14_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_0_63_15_15_SPO_UNCONNECTED;
  wire NLW_line_reg_r3_0_63_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_0_63_6_8_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_0_63_9_11_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_128_191_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_128_191_12_14_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_128_191_15_15_SPO_UNCONNECTED;
  wire NLW_line_reg_r3_128_191_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_128_191_6_8_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_128_191_9_11_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_192_255_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_192_255_12_14_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_192_255_15_15_SPO_UNCONNECTED;
  wire NLW_line_reg_r3_192_255_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_192_255_6_8_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_192_255_9_11_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_256_319_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_256_319_12_14_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_256_319_15_15_SPO_UNCONNECTED;
  wire NLW_line_reg_r3_256_319_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_256_319_6_8_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_256_319_9_11_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_320_383_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_320_383_12_14_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_320_383_15_15_SPO_UNCONNECTED;
  wire NLW_line_reg_r3_320_383_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_320_383_6_8_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_320_383_9_11_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_384_447_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_384_447_12_14_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_384_447_15_15_SPO_UNCONNECTED;
  wire NLW_line_reg_r3_384_447_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_384_447_6_8_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_384_447_9_11_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_448_511_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_448_511_12_14_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_448_511_15_15_SPO_UNCONNECTED;
  wire NLW_line_reg_r3_448_511_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_448_511_6_8_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_448_511_9_11_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_512_575_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_512_575_12_14_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_512_575_15_15_SPO_UNCONNECTED;
  wire NLW_line_reg_r3_512_575_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_512_575_6_8_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_512_575_9_11_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_576_639_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_576_639_12_14_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_576_639_15_15_SPO_UNCONNECTED;
  wire NLW_line_reg_r3_576_639_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_576_639_6_8_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_576_639_9_11_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_64_127_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_64_127_12_14_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_64_127_15_15_SPO_UNCONNECTED;
  wire NLW_line_reg_r3_64_127_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_64_127_6_8_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_64_127_9_11_DOD_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r1_0_63_0_2
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(\mult1_reg[2][8]_i_51_0 ),
        .DIB(\mult1_reg[2][8]_i_51_1 ),
        .DIC(\mult1_reg[2][8]_i_51_2 ),
        .DID(1'b0),
        .DOA(line_reg_r1_0_63_0_2_n_0),
        .DOB(line_reg_r1_0_63_0_2_n_1),
        .DOC(line_reg_r1_0_63_0_2_n_2),
        .DOD(NLW_line_reg_r1_0_63_0_2_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_0_63_0_2_i_1__0_n_0));
  LUT5 #(
    .INIT(32'h00000002)) 
    line_reg_r1_0_63_0_2_i_1__0
       (.I0(\wrPntr[10]_i_1__1_n_0 ),
        .I1(\wrPntr_reg_n_0_[7] ),
        .I2(\wrPntr_reg_n_0_[6] ),
        .I3(\wrPntr_reg_n_0_[9] ),
        .I4(\wrPntr_reg_n_0_[8] ),
        .O(line_reg_r1_0_63_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M line_reg_r1_0_63_12_14
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__0_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__0_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__0_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(\mult1_reg[0][8]_i_39_0 ),
        .DIB(\mult1_reg[0][8]_i_39_1 ),
        .DIC(\mult1_reg[0][8]_i_39_2 ),
        .DID(1'b0),
        .DOA(line_reg_r1_0_63_12_14_n_0),
        .DOB(line_reg_r1_0_63_12_14_n_1),
        .DOC(line_reg_r1_0_63_12_14_n_2),
        .DOD(NLW_line_reg_r1_0_63_12_14_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_0_63_0_2_i_1__0_n_0));
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1D line_reg_r1_0_63_15_15
       (.A0(\wrPntr_reg_n_0_[0] ),
        .A1(\wrPntr_reg_n_0_[1] ),
        .A2(\wrPntr_reg_n_0_[2] ),
        .A3(\wrPntr_reg_n_0_[3] ),
        .A4(\wrPntr_reg_n_0_[4] ),
        .A5(\wrPntr_reg_n_0_[5] ),
        .D(1'b0),
        .DPO(line_reg_r1_0_63_15_15_n_0),
        .DPRA0(\rdPntr_reg[0]_rep__0_n_0 ),
        .DPRA1(\rdPntr_reg_n_0_[1] ),
        .DPRA2(\rdPntr_reg_n_0_[2] ),
        .DPRA3(\rdPntr_reg_n_0_[3] ),
        .DPRA4(\rdPntr_reg_n_0_[4] ),
        .DPRA5(\rdPntr_reg_n_0_[5] ),
        .SPO(NLW_line_reg_r1_0_63_15_15_SPO_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_0_63_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r1_0_63_3_5
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(\mult1_reg[1][8]_i_76_0 ),
        .DIB(1'b0),
        .DIC(\mult1_reg[1][8]_i_76_1 ),
        .DID(1'b0),
        .DOA(line_reg_r1_0_63_3_5_n_0),
        .DOB(line_reg_r1_0_63_3_5_n_1),
        .DOC(line_reg_r1_0_63_3_5_n_2),
        .DOD(NLW_line_reg_r1_0_63_3_5_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_0_63_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M line_reg_r1_0_63_6_8
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(\mult1_reg[1][8]_i_52_0 ),
        .DIB(\mult1_reg[1][8]_i_52_1 ),
        .DIC(\mult1_reg[1][8]_i_52_2 ),
        .DID(1'b0),
        .DOA(line_reg_r1_0_63_6_8_n_0),
        .DOB(line_reg_r1_0_63_6_8_n_1),
        .DOC(line_reg_r1_0_63_6_8_n_2),
        .DOD(NLW_line_reg_r1_0_63_6_8_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_0_63_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M line_reg_r1_0_63_9_11
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(1'b0),
        .DIB(1'b0),
        .DIC(\mult1_reg[0][8]_i_63_0 ),
        .DID(1'b0),
        .DOA(line_reg_r1_0_63_9_11_n_0),
        .DOB(line_reg_r1_0_63_9_11_n_1),
        .DOC(line_reg_r1_0_63_9_11_n_2),
        .DOD(NLW_line_reg_r1_0_63_9_11_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_0_63_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r1_128_191_0_2
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(\mult1_reg[2][8]_i_51_0 ),
        .DIB(\mult1_reg[2][8]_i_51_1 ),
        .DIC(\mult1_reg[2][8]_i_51_2 ),
        .DID(1'b0),
        .DOA(line_reg_r1_128_191_0_2_n_0),
        .DOB(line_reg_r1_128_191_0_2_n_1),
        .DOC(line_reg_r1_128_191_0_2_n_2),
        .DOD(NLW_line_reg_r1_128_191_0_2_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_128_191_0_2_i_1__1_n_0));
  LUT5 #(
    .INIT(32'h00020000)) 
    line_reg_r1_128_191_0_2_i_1__1
       (.I0(\wrPntr[10]_i_1__1_n_0 ),
        .I1(\wrPntr_reg_n_0_[8] ),
        .I2(\wrPntr_reg_n_0_[6] ),
        .I3(\wrPntr_reg_n_0_[9] ),
        .I4(\wrPntr_reg_n_0_[7] ),
        .O(line_reg_r1_128_191_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M line_reg_r1_128_191_12_14
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__0_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__0_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__0_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(\mult1_reg[0][8]_i_39_0 ),
        .DIB(\mult1_reg[0][8]_i_39_1 ),
        .DIC(\mult1_reg[0][8]_i_39_2 ),
        .DID(1'b0),
        .DOA(line_reg_r1_128_191_12_14_n_0),
        .DOB(line_reg_r1_128_191_12_14_n_1),
        .DOC(line_reg_r1_128_191_12_14_n_2),
        .DOD(NLW_line_reg_r1_128_191_12_14_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_128_191_0_2_i_1__1_n_0));
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1D line_reg_r1_128_191_15_15
       (.A0(\wrPntr_reg_n_0_[0] ),
        .A1(\wrPntr_reg_n_0_[1] ),
        .A2(\wrPntr_reg_n_0_[2] ),
        .A3(\wrPntr_reg_n_0_[3] ),
        .A4(\wrPntr_reg_n_0_[4] ),
        .A5(\wrPntr_reg_n_0_[5] ),
        .D(1'b0),
        .DPO(line_reg_r1_128_191_15_15_n_0),
        .DPRA0(\rdPntr_reg[0]_rep__0_n_0 ),
        .DPRA1(\rdPntr_reg_n_0_[1] ),
        .DPRA2(\rdPntr_reg_n_0_[2] ),
        .DPRA3(\rdPntr_reg_n_0_[3] ),
        .DPRA4(\rdPntr_reg_n_0_[4] ),
        .DPRA5(\rdPntr_reg_n_0_[5] ),
        .SPO(NLW_line_reg_r1_128_191_15_15_SPO_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_128_191_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r1_128_191_3_5
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(\mult1_reg[1][8]_i_76_0 ),
        .DIB(1'b0),
        .DIC(\mult1_reg[1][8]_i_76_1 ),
        .DID(1'b0),
        .DOA(line_reg_r1_128_191_3_5_n_0),
        .DOB(line_reg_r1_128_191_3_5_n_1),
        .DOC(line_reg_r1_128_191_3_5_n_2),
        .DOD(NLW_line_reg_r1_128_191_3_5_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_128_191_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M line_reg_r1_128_191_6_8
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(\mult1_reg[1][8]_i_52_0 ),
        .DIB(\mult1_reg[1][8]_i_52_1 ),
        .DIC(\mult1_reg[1][8]_i_52_2 ),
        .DID(1'b0),
        .DOA(line_reg_r1_128_191_6_8_n_0),
        .DOB(line_reg_r1_128_191_6_8_n_1),
        .DOC(line_reg_r1_128_191_6_8_n_2),
        .DOD(NLW_line_reg_r1_128_191_6_8_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_128_191_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M line_reg_r1_128_191_9_11
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(1'b0),
        .DIB(1'b0),
        .DIC(\mult1_reg[0][8]_i_63_0 ),
        .DID(1'b0),
        .DOA(line_reg_r1_128_191_9_11_n_0),
        .DOB(line_reg_r1_128_191_9_11_n_1),
        .DOC(line_reg_r1_128_191_9_11_n_2),
        .DOD(NLW_line_reg_r1_128_191_9_11_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_128_191_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r1_192_255_0_2
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(\mult1_reg[2][8]_i_51_0 ),
        .DIB(\mult1_reg[2][8]_i_51_1 ),
        .DIC(\mult1_reg[2][8]_i_51_2 ),
        .DID(1'b0),
        .DOA(line_reg_r1_192_255_0_2_n_0),
        .DOB(line_reg_r1_192_255_0_2_n_1),
        .DOC(line_reg_r1_192_255_0_2_n_2),
        .DOD(NLW_line_reg_r1_192_255_0_2_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_192_255_0_2_i_1__1_n_0));
  LUT5 #(
    .INIT(32'h00400000)) 
    line_reg_r1_192_255_0_2_i_1__1
       (.I0(\wrPntr_reg_n_0_[9] ),
        .I1(\wrPntr_reg_n_0_[7] ),
        .I2(\wrPntr_reg_n_0_[6] ),
        .I3(\wrPntr_reg_n_0_[8] ),
        .I4(\wrPntr[10]_i_1__1_n_0 ),
        .O(line_reg_r1_192_255_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M line_reg_r1_192_255_12_14
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__0_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__0_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__0_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(\mult1_reg[0][8]_i_39_0 ),
        .DIB(\mult1_reg[0][8]_i_39_1 ),
        .DIC(\mult1_reg[0][8]_i_39_2 ),
        .DID(1'b0),
        .DOA(line_reg_r1_192_255_12_14_n_0),
        .DOB(line_reg_r1_192_255_12_14_n_1),
        .DOC(line_reg_r1_192_255_12_14_n_2),
        .DOD(NLW_line_reg_r1_192_255_12_14_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_192_255_0_2_i_1__1_n_0));
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1D line_reg_r1_192_255_15_15
       (.A0(\wrPntr_reg_n_0_[0] ),
        .A1(\wrPntr_reg_n_0_[1] ),
        .A2(\wrPntr_reg_n_0_[2] ),
        .A3(\wrPntr_reg_n_0_[3] ),
        .A4(\wrPntr_reg_n_0_[4] ),
        .A5(\wrPntr_reg_n_0_[5] ),
        .D(1'b0),
        .DPO(line_reg_r1_192_255_15_15_n_0),
        .DPRA0(\rdPntr_reg[0]_rep__0_n_0 ),
        .DPRA1(\rdPntr_reg_n_0_[1] ),
        .DPRA2(\rdPntr_reg_n_0_[2] ),
        .DPRA3(\rdPntr_reg_n_0_[3] ),
        .DPRA4(\rdPntr_reg_n_0_[4] ),
        .DPRA5(\rdPntr_reg_n_0_[5] ),
        .SPO(NLW_line_reg_r1_192_255_15_15_SPO_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_192_255_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r1_192_255_3_5
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(\mult1_reg[1][8]_i_76_0 ),
        .DIB(1'b0),
        .DIC(\mult1_reg[1][8]_i_76_1 ),
        .DID(1'b0),
        .DOA(line_reg_r1_192_255_3_5_n_0),
        .DOB(line_reg_r1_192_255_3_5_n_1),
        .DOC(line_reg_r1_192_255_3_5_n_2),
        .DOD(NLW_line_reg_r1_192_255_3_5_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_192_255_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M line_reg_r1_192_255_6_8
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(\mult1_reg[1][8]_i_52_0 ),
        .DIB(\mult1_reg[1][8]_i_52_1 ),
        .DIC(\mult1_reg[1][8]_i_52_2 ),
        .DID(1'b0),
        .DOA(line_reg_r1_192_255_6_8_n_0),
        .DOB(line_reg_r1_192_255_6_8_n_1),
        .DOC(line_reg_r1_192_255_6_8_n_2),
        .DOD(NLW_line_reg_r1_192_255_6_8_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_192_255_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M line_reg_r1_192_255_9_11
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(1'b0),
        .DIB(1'b0),
        .DIC(\mult1_reg[0][8]_i_63_0 ),
        .DID(1'b0),
        .DOA(line_reg_r1_192_255_9_11_n_0),
        .DOB(line_reg_r1_192_255_9_11_n_1),
        .DOC(line_reg_r1_192_255_9_11_n_2),
        .DOD(NLW_line_reg_r1_192_255_9_11_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_192_255_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r1_256_319_0_2
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(\mult1_reg[2][8]_i_51_0 ),
        .DIB(\mult1_reg[2][8]_i_51_1 ),
        .DIC(\mult1_reg[2][8]_i_51_2 ),
        .DID(1'b0),
        .DOA(line_reg_r1_256_319_0_2_n_0),
        .DOB(line_reg_r1_256_319_0_2_n_1),
        .DOC(line_reg_r1_256_319_0_2_n_2),
        .DOD(NLW_line_reg_r1_256_319_0_2_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_256_319_0_2_i_1__1_n_0));
  LUT5 #(
    .INIT(32'h00020000)) 
    line_reg_r1_256_319_0_2_i_1__1
       (.I0(\wrPntr[10]_i_1__1_n_0 ),
        .I1(\wrPntr_reg_n_0_[7] ),
        .I2(\wrPntr_reg_n_0_[6] ),
        .I3(\wrPntr_reg_n_0_[9] ),
        .I4(\wrPntr_reg_n_0_[8] ),
        .O(line_reg_r1_256_319_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M line_reg_r1_256_319_12_14
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__0_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__0_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__0_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(\mult1_reg[0][8]_i_39_0 ),
        .DIB(\mult1_reg[0][8]_i_39_1 ),
        .DIC(\mult1_reg[0][8]_i_39_2 ),
        .DID(1'b0),
        .DOA(line_reg_r1_256_319_12_14_n_0),
        .DOB(line_reg_r1_256_319_12_14_n_1),
        .DOC(line_reg_r1_256_319_12_14_n_2),
        .DOD(NLW_line_reg_r1_256_319_12_14_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_256_319_0_2_i_1__1_n_0));
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1D line_reg_r1_256_319_15_15
       (.A0(\wrPntr_reg_n_0_[0] ),
        .A1(\wrPntr_reg_n_0_[1] ),
        .A2(\wrPntr_reg_n_0_[2] ),
        .A3(\wrPntr_reg_n_0_[3] ),
        .A4(\wrPntr_reg_n_0_[4] ),
        .A5(\wrPntr_reg_n_0_[5] ),
        .D(1'b0),
        .DPO(line_reg_r1_256_319_15_15_n_0),
        .DPRA0(\rdPntr_reg[0]_rep__0_n_0 ),
        .DPRA1(\rdPntr_reg_n_0_[1] ),
        .DPRA2(\rdPntr_reg_n_0_[2] ),
        .DPRA3(\rdPntr_reg_n_0_[3] ),
        .DPRA4(\rdPntr_reg_n_0_[4] ),
        .DPRA5(\rdPntr_reg_n_0_[5] ),
        .SPO(NLW_line_reg_r1_256_319_15_15_SPO_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_256_319_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r1_256_319_3_5
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(\mult1_reg[1][8]_i_76_0 ),
        .DIB(1'b0),
        .DIC(\mult1_reg[1][8]_i_76_1 ),
        .DID(1'b0),
        .DOA(line_reg_r1_256_319_3_5_n_0),
        .DOB(line_reg_r1_256_319_3_5_n_1),
        .DOC(line_reg_r1_256_319_3_5_n_2),
        .DOD(NLW_line_reg_r1_256_319_3_5_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_256_319_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M line_reg_r1_256_319_6_8
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(\mult1_reg[1][8]_i_52_0 ),
        .DIB(\mult1_reg[1][8]_i_52_1 ),
        .DIC(\mult1_reg[1][8]_i_52_2 ),
        .DID(1'b0),
        .DOA(line_reg_r1_256_319_6_8_n_0),
        .DOB(line_reg_r1_256_319_6_8_n_1),
        .DOC(line_reg_r1_256_319_6_8_n_2),
        .DOD(NLW_line_reg_r1_256_319_6_8_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_256_319_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M line_reg_r1_256_319_9_11
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(1'b0),
        .DIB(1'b0),
        .DIC(\mult1_reg[0][8]_i_63_0 ),
        .DID(1'b0),
        .DOA(line_reg_r1_256_319_9_11_n_0),
        .DOB(line_reg_r1_256_319_9_11_n_1),
        .DOC(line_reg_r1_256_319_9_11_n_2),
        .DOD(NLW_line_reg_r1_256_319_9_11_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_256_319_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r1_320_383_0_2
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(\mult1_reg[2][8]_i_51_0 ),
        .DIB(\mult1_reg[2][8]_i_51_1 ),
        .DIC(\mult1_reg[2][8]_i_51_2 ),
        .DID(1'b0),
        .DOA(line_reg_r1_320_383_0_2_n_0),
        .DOB(line_reg_r1_320_383_0_2_n_1),
        .DOC(line_reg_r1_320_383_0_2_n_2),
        .DOD(NLW_line_reg_r1_320_383_0_2_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_320_383_0_2_i_1__1_n_0));
  LUT5 #(
    .INIT(32'h00400000)) 
    line_reg_r1_320_383_0_2_i_1__1
       (.I0(\wrPntr_reg_n_0_[9] ),
        .I1(\wrPntr_reg_n_0_[8] ),
        .I2(\wrPntr_reg_n_0_[6] ),
        .I3(\wrPntr_reg_n_0_[7] ),
        .I4(\wrPntr[10]_i_1__1_n_0 ),
        .O(line_reg_r1_320_383_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M line_reg_r1_320_383_12_14
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__0_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__0_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__0_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(\mult1_reg[0][8]_i_39_0 ),
        .DIB(\mult1_reg[0][8]_i_39_1 ),
        .DIC(\mult1_reg[0][8]_i_39_2 ),
        .DID(1'b0),
        .DOA(line_reg_r1_320_383_12_14_n_0),
        .DOB(line_reg_r1_320_383_12_14_n_1),
        .DOC(line_reg_r1_320_383_12_14_n_2),
        .DOD(NLW_line_reg_r1_320_383_12_14_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_320_383_0_2_i_1__1_n_0));
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1D line_reg_r1_320_383_15_15
       (.A0(\wrPntr_reg_n_0_[0] ),
        .A1(\wrPntr_reg_n_0_[1] ),
        .A2(\wrPntr_reg_n_0_[2] ),
        .A3(\wrPntr_reg_n_0_[3] ),
        .A4(\wrPntr_reg_n_0_[4] ),
        .A5(\wrPntr_reg_n_0_[5] ),
        .D(1'b0),
        .DPO(line_reg_r1_320_383_15_15_n_0),
        .DPRA0(\rdPntr_reg[0]_rep__0_n_0 ),
        .DPRA1(\rdPntr_reg_n_0_[1] ),
        .DPRA2(\rdPntr_reg_n_0_[2] ),
        .DPRA3(\rdPntr_reg_n_0_[3] ),
        .DPRA4(\rdPntr_reg_n_0_[4] ),
        .DPRA5(\rdPntr_reg_n_0_[5] ),
        .SPO(NLW_line_reg_r1_320_383_15_15_SPO_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_320_383_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r1_320_383_3_5
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(\mult1_reg[1][8]_i_76_0 ),
        .DIB(1'b0),
        .DIC(\mult1_reg[1][8]_i_76_1 ),
        .DID(1'b0),
        .DOA(line_reg_r1_320_383_3_5_n_0),
        .DOB(line_reg_r1_320_383_3_5_n_1),
        .DOC(line_reg_r1_320_383_3_5_n_2),
        .DOD(NLW_line_reg_r1_320_383_3_5_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_320_383_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M line_reg_r1_320_383_6_8
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(\mult1_reg[1][8]_i_52_0 ),
        .DIB(\mult1_reg[1][8]_i_52_1 ),
        .DIC(\mult1_reg[1][8]_i_52_2 ),
        .DID(1'b0),
        .DOA(line_reg_r1_320_383_6_8_n_0),
        .DOB(line_reg_r1_320_383_6_8_n_1),
        .DOC(line_reg_r1_320_383_6_8_n_2),
        .DOD(NLW_line_reg_r1_320_383_6_8_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_320_383_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M line_reg_r1_320_383_9_11
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(1'b0),
        .DIB(1'b0),
        .DIC(\mult1_reg[0][8]_i_63_0 ),
        .DID(1'b0),
        .DOA(line_reg_r1_320_383_9_11_n_0),
        .DOB(line_reg_r1_320_383_9_11_n_1),
        .DOC(line_reg_r1_320_383_9_11_n_2),
        .DOD(NLW_line_reg_r1_320_383_9_11_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_320_383_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r1_384_447_0_2
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(\mult1_reg[2][8]_i_51_0 ),
        .DIB(\mult1_reg[2][8]_i_51_1 ),
        .DIC(\mult1_reg[2][8]_i_51_2 ),
        .DID(1'b0),
        .DOA(line_reg_r1_384_447_0_2_n_0),
        .DOB(line_reg_r1_384_447_0_2_n_1),
        .DOC(line_reg_r1_384_447_0_2_n_2),
        .DOD(NLW_line_reg_r1_384_447_0_2_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_384_447_0_2_i_1__1_n_0));
  LUT5 #(
    .INIT(32'h00400000)) 
    line_reg_r1_384_447_0_2_i_1__1
       (.I0(\wrPntr_reg_n_0_[9] ),
        .I1(\wrPntr_reg_n_0_[8] ),
        .I2(\wrPntr_reg_n_0_[7] ),
        .I3(\wrPntr_reg_n_0_[6] ),
        .I4(\wrPntr[10]_i_1__1_n_0 ),
        .O(line_reg_r1_384_447_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M line_reg_r1_384_447_12_14
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__0_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__0_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__0_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(\mult1_reg[0][8]_i_39_0 ),
        .DIB(\mult1_reg[0][8]_i_39_1 ),
        .DIC(\mult1_reg[0][8]_i_39_2 ),
        .DID(1'b0),
        .DOA(line_reg_r1_384_447_12_14_n_0),
        .DOB(line_reg_r1_384_447_12_14_n_1),
        .DOC(line_reg_r1_384_447_12_14_n_2),
        .DOD(NLW_line_reg_r1_384_447_12_14_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_384_447_0_2_i_1__1_n_0));
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1D line_reg_r1_384_447_15_15
       (.A0(\wrPntr_reg_n_0_[0] ),
        .A1(\wrPntr_reg_n_0_[1] ),
        .A2(\wrPntr_reg_n_0_[2] ),
        .A3(\wrPntr_reg_n_0_[3] ),
        .A4(\wrPntr_reg_n_0_[4] ),
        .A5(\wrPntr_reg_n_0_[5] ),
        .D(1'b0),
        .DPO(line_reg_r1_384_447_15_15_n_0),
        .DPRA0(\rdPntr_reg[0]_rep__0_n_0 ),
        .DPRA1(\rdPntr_reg_n_0_[1] ),
        .DPRA2(\rdPntr_reg_n_0_[2] ),
        .DPRA3(\rdPntr_reg_n_0_[3] ),
        .DPRA4(\rdPntr_reg_n_0_[4] ),
        .DPRA5(\rdPntr_reg_n_0_[5] ),
        .SPO(NLW_line_reg_r1_384_447_15_15_SPO_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_384_447_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r1_384_447_3_5
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(\mult1_reg[1][8]_i_76_0 ),
        .DIB(1'b0),
        .DIC(\mult1_reg[1][8]_i_76_1 ),
        .DID(1'b0),
        .DOA(line_reg_r1_384_447_3_5_n_0),
        .DOB(line_reg_r1_384_447_3_5_n_1),
        .DOC(line_reg_r1_384_447_3_5_n_2),
        .DOD(NLW_line_reg_r1_384_447_3_5_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_384_447_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M line_reg_r1_384_447_6_8
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(\mult1_reg[1][8]_i_52_0 ),
        .DIB(\mult1_reg[1][8]_i_52_1 ),
        .DIC(\mult1_reg[1][8]_i_52_2 ),
        .DID(1'b0),
        .DOA(line_reg_r1_384_447_6_8_n_0),
        .DOB(line_reg_r1_384_447_6_8_n_1),
        .DOC(line_reg_r1_384_447_6_8_n_2),
        .DOD(NLW_line_reg_r1_384_447_6_8_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_384_447_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M line_reg_r1_384_447_9_11
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(1'b0),
        .DIB(1'b0),
        .DIC(\mult1_reg[0][8]_i_63_0 ),
        .DID(1'b0),
        .DOA(line_reg_r1_384_447_9_11_n_0),
        .DOB(line_reg_r1_384_447_9_11_n_1),
        .DOC(line_reg_r1_384_447_9_11_n_2),
        .DOD(NLW_line_reg_r1_384_447_9_11_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_384_447_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r1_448_511_0_2
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(\mult1_reg[2][8]_i_51_0 ),
        .DIB(\mult1_reg[2][8]_i_51_1 ),
        .DIC(\mult1_reg[2][8]_i_51_2 ),
        .DID(1'b0),
        .DOA(line_reg_r1_448_511_0_2_n_0),
        .DOB(line_reg_r1_448_511_0_2_n_1),
        .DOC(line_reg_r1_448_511_0_2_n_2),
        .DOD(NLW_line_reg_r1_448_511_0_2_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_448_511_0_2_i_1__1_n_0));
  LUT5 #(
    .INIT(32'h40000000)) 
    line_reg_r1_448_511_0_2_i_1__1
       (.I0(\wrPntr_reg_n_0_[9] ),
        .I1(\wrPntr_reg_n_0_[7] ),
        .I2(\wrPntr_reg_n_0_[6] ),
        .I3(\wrPntr[10]_i_1__1_n_0 ),
        .I4(\wrPntr_reg_n_0_[8] ),
        .O(line_reg_r1_448_511_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M line_reg_r1_448_511_12_14
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__0_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__0_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__0_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(\mult1_reg[0][8]_i_39_0 ),
        .DIB(\mult1_reg[0][8]_i_39_1 ),
        .DIC(\mult1_reg[0][8]_i_39_2 ),
        .DID(1'b0),
        .DOA(line_reg_r1_448_511_12_14_n_0),
        .DOB(line_reg_r1_448_511_12_14_n_1),
        .DOC(line_reg_r1_448_511_12_14_n_2),
        .DOD(NLW_line_reg_r1_448_511_12_14_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_448_511_0_2_i_1__1_n_0));
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1D line_reg_r1_448_511_15_15
       (.A0(\wrPntr_reg_n_0_[0] ),
        .A1(\wrPntr_reg_n_0_[1] ),
        .A2(\wrPntr_reg_n_0_[2] ),
        .A3(\wrPntr_reg_n_0_[3] ),
        .A4(\wrPntr_reg_n_0_[4] ),
        .A5(\wrPntr_reg_n_0_[5] ),
        .D(1'b0),
        .DPO(line_reg_r1_448_511_15_15_n_0),
        .DPRA0(\rdPntr_reg[0]_rep__0_n_0 ),
        .DPRA1(\rdPntr_reg_n_0_[1] ),
        .DPRA2(\rdPntr_reg_n_0_[2] ),
        .DPRA3(\rdPntr_reg_n_0_[3] ),
        .DPRA4(\rdPntr_reg_n_0_[4] ),
        .DPRA5(\rdPntr_reg_n_0_[5] ),
        .SPO(NLW_line_reg_r1_448_511_15_15_SPO_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_448_511_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r1_448_511_3_5
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(\mult1_reg[1][8]_i_76_0 ),
        .DIB(1'b0),
        .DIC(\mult1_reg[1][8]_i_76_1 ),
        .DID(1'b0),
        .DOA(line_reg_r1_448_511_3_5_n_0),
        .DOB(line_reg_r1_448_511_3_5_n_1),
        .DOC(line_reg_r1_448_511_3_5_n_2),
        .DOD(NLW_line_reg_r1_448_511_3_5_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_448_511_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M line_reg_r1_448_511_6_8
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(\mult1_reg[1][8]_i_52_0 ),
        .DIB(\mult1_reg[1][8]_i_52_1 ),
        .DIC(\mult1_reg[1][8]_i_52_2 ),
        .DID(1'b0),
        .DOA(line_reg_r1_448_511_6_8_n_0),
        .DOB(line_reg_r1_448_511_6_8_n_1),
        .DOC(line_reg_r1_448_511_6_8_n_2),
        .DOD(NLW_line_reg_r1_448_511_6_8_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_448_511_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M line_reg_r1_448_511_9_11
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(1'b0),
        .DIB(1'b0),
        .DIC(\mult1_reg[0][8]_i_63_0 ),
        .DID(1'b0),
        .DOA(line_reg_r1_448_511_9_11_n_0),
        .DOB(line_reg_r1_448_511_9_11_n_1),
        .DOC(line_reg_r1_448_511_9_11_n_2),
        .DOD(NLW_line_reg_r1_448_511_9_11_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_448_511_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r1_512_575_0_2
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(\mult1_reg[2][8]_i_51_0 ),
        .DIB(\mult1_reg[2][8]_i_51_1 ),
        .DIC(\mult1_reg[2][8]_i_51_2 ),
        .DID(1'b0),
        .DOA(line_reg_r1_512_575_0_2_n_0),
        .DOB(line_reg_r1_512_575_0_2_n_1),
        .DOC(line_reg_r1_512_575_0_2_n_2),
        .DOD(NLW_line_reg_r1_512_575_0_2_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_512_575_0_2_i_1__1_n_0));
  LUT5 #(
    .INIT(32'h00020000)) 
    line_reg_r1_512_575_0_2_i_1__1
       (.I0(\wrPntr[10]_i_1__1_n_0 ),
        .I1(\wrPntr_reg_n_0_[7] ),
        .I2(\wrPntr_reg_n_0_[6] ),
        .I3(\wrPntr_reg_n_0_[8] ),
        .I4(\wrPntr_reg_n_0_[9] ),
        .O(line_reg_r1_512_575_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M line_reg_r1_512_575_12_14
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__0_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__0_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__0_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(\mult1_reg[0][8]_i_39_0 ),
        .DIB(\mult1_reg[0][8]_i_39_1 ),
        .DIC(\mult1_reg[0][8]_i_39_2 ),
        .DID(1'b0),
        .DOA(line_reg_r1_512_575_12_14_n_0),
        .DOB(line_reg_r1_512_575_12_14_n_1),
        .DOC(line_reg_r1_512_575_12_14_n_2),
        .DOD(NLW_line_reg_r1_512_575_12_14_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_512_575_0_2_i_1__1_n_0));
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1D line_reg_r1_512_575_15_15
       (.A0(\wrPntr_reg_n_0_[0] ),
        .A1(\wrPntr_reg_n_0_[1] ),
        .A2(\wrPntr_reg_n_0_[2] ),
        .A3(\wrPntr_reg_n_0_[3] ),
        .A4(\wrPntr_reg_n_0_[4] ),
        .A5(\wrPntr_reg_n_0_[5] ),
        .D(1'b0),
        .DPO(line_reg_r1_512_575_15_15_n_0),
        .DPRA0(\rdPntr_reg[0]_rep__0_n_0 ),
        .DPRA1(\rdPntr_reg_n_0_[1] ),
        .DPRA2(\rdPntr_reg_n_0_[2] ),
        .DPRA3(\rdPntr_reg_n_0_[3] ),
        .DPRA4(\rdPntr_reg_n_0_[4] ),
        .DPRA5(\rdPntr_reg_n_0_[5] ),
        .SPO(NLW_line_reg_r1_512_575_15_15_SPO_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_512_575_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r1_512_575_3_5
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(\mult1_reg[1][8]_i_76_0 ),
        .DIB(1'b0),
        .DIC(\mult1_reg[1][8]_i_76_1 ),
        .DID(1'b0),
        .DOA(line_reg_r1_512_575_3_5_n_0),
        .DOB(line_reg_r1_512_575_3_5_n_1),
        .DOC(line_reg_r1_512_575_3_5_n_2),
        .DOD(NLW_line_reg_r1_512_575_3_5_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_512_575_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M line_reg_r1_512_575_6_8
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(\mult1_reg[1][8]_i_52_0 ),
        .DIB(\mult1_reg[1][8]_i_52_1 ),
        .DIC(\mult1_reg[1][8]_i_52_2 ),
        .DID(1'b0),
        .DOA(line_reg_r1_512_575_6_8_n_0),
        .DOB(line_reg_r1_512_575_6_8_n_1),
        .DOC(line_reg_r1_512_575_6_8_n_2),
        .DOD(NLW_line_reg_r1_512_575_6_8_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_512_575_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M line_reg_r1_512_575_9_11
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__0_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(1'b0),
        .DIB(1'b0),
        .DIC(\mult1_reg[0][8]_i_63_0 ),
        .DID(1'b0),
        .DOA(line_reg_r1_512_575_9_11_n_0),
        .DOB(line_reg_r1_512_575_9_11_n_1),
        .DOC(line_reg_r1_512_575_9_11_n_2),
        .DOD(NLW_line_reg_r1_512_575_9_11_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_512_575_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r1_576_639_0_2
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(\mult1_reg[2][8]_i_51_0 ),
        .DIB(\mult1_reg[2][8]_i_51_1 ),
        .DIC(\mult1_reg[2][8]_i_51_2 ),
        .DID(1'b0),
        .DOA(line_reg_r1_576_639_0_2_n_0),
        .DOB(line_reg_r1_576_639_0_2_n_1),
        .DOC(line_reg_r1_576_639_0_2_n_2),
        .DOD(NLW_line_reg_r1_576_639_0_2_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_576_639_0_2_i_1__1_n_0));
  LUT5 #(
    .INIT(32'h00400000)) 
    line_reg_r1_576_639_0_2_i_1__1
       (.I0(\wrPntr_reg_n_0_[8] ),
        .I1(\wrPntr_reg_n_0_[9] ),
        .I2(\wrPntr_reg_n_0_[6] ),
        .I3(\wrPntr_reg_n_0_[7] ),
        .I4(\wrPntr[10]_i_1__1_n_0 ),
        .O(line_reg_r1_576_639_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M line_reg_r1_576_639_12_14
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__0_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__0_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__0_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(\mult1_reg[0][8]_i_39_0 ),
        .DIB(\mult1_reg[0][8]_i_39_1 ),
        .DIC(\mult1_reg[0][8]_i_39_2 ),
        .DID(1'b0),
        .DOA(line_reg_r1_576_639_12_14_n_0),
        .DOB(line_reg_r1_576_639_12_14_n_1),
        .DOC(line_reg_r1_576_639_12_14_n_2),
        .DOD(NLW_line_reg_r1_576_639_12_14_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_576_639_0_2_i_1__1_n_0));
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1D line_reg_r1_576_639_15_15
       (.A0(\wrPntr_reg_n_0_[0] ),
        .A1(\wrPntr_reg_n_0_[1] ),
        .A2(\wrPntr_reg_n_0_[2] ),
        .A3(\wrPntr_reg_n_0_[3] ),
        .A4(\wrPntr_reg_n_0_[4] ),
        .A5(\wrPntr_reg_n_0_[5] ),
        .D(1'b0),
        .DPO(line_reg_r1_576_639_15_15_n_0),
        .DPRA0(\rdPntr_reg[0]_rep__0_n_0 ),
        .DPRA1(\rdPntr_reg_n_0_[1] ),
        .DPRA2(\rdPntr_reg_n_0_[2] ),
        .DPRA3(\rdPntr_reg_n_0_[3] ),
        .DPRA4(\rdPntr_reg_n_0_[4] ),
        .DPRA5(\rdPntr_reg_n_0_[5] ),
        .SPO(NLW_line_reg_r1_576_639_15_15_SPO_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_576_639_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r1_576_639_3_5
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(\mult1_reg[1][8]_i_76_0 ),
        .DIB(1'b0),
        .DIC(\mult1_reg[1][8]_i_76_1 ),
        .DID(1'b0),
        .DOA(line_reg_r1_576_639_3_5_n_0),
        .DOB(line_reg_r1_576_639_3_5_n_1),
        .DOC(line_reg_r1_576_639_3_5_n_2),
        .DOD(NLW_line_reg_r1_576_639_3_5_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_576_639_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M line_reg_r1_576_639_6_8
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(\mult1_reg[1][8]_i_52_0 ),
        .DIB(\mult1_reg[1][8]_i_52_1 ),
        .DIC(\mult1_reg[1][8]_i_52_2 ),
        .DID(1'b0),
        .DOA(line_reg_r1_576_639_6_8_n_0),
        .DOB(line_reg_r1_576_639_6_8_n_1),
        .DOC(line_reg_r1_576_639_6_8_n_2),
        .DOD(NLW_line_reg_r1_576_639_6_8_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_576_639_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M line_reg_r1_576_639_9_11
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(1'b0),
        .DIB(1'b0),
        .DIC(\mult1_reg[0][8]_i_63_0 ),
        .DID(1'b0),
        .DOA(line_reg_r1_576_639_9_11_n_0),
        .DOB(line_reg_r1_576_639_9_11_n_1),
        .DOC(line_reg_r1_576_639_9_11_n_2),
        .DOD(NLW_line_reg_r1_576_639_9_11_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_576_639_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r1_64_127_0_2
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(\mult1_reg[2][8]_i_51_0 ),
        .DIB(\mult1_reg[2][8]_i_51_1 ),
        .DIC(\mult1_reg[2][8]_i_51_2 ),
        .DID(1'b0),
        .DOA(line_reg_r1_64_127_0_2_n_0),
        .DOB(line_reg_r1_64_127_0_2_n_1),
        .DOC(line_reg_r1_64_127_0_2_n_2),
        .DOD(NLW_line_reg_r1_64_127_0_2_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_64_127_0_2_i_1__1_n_0));
  LUT5 #(
    .INIT(32'h00020000)) 
    line_reg_r1_64_127_0_2_i_1__1
       (.I0(\wrPntr[10]_i_1__1_n_0 ),
        .I1(\wrPntr_reg_n_0_[8] ),
        .I2(\wrPntr_reg_n_0_[7] ),
        .I3(\wrPntr_reg_n_0_[9] ),
        .I4(\wrPntr_reg_n_0_[6] ),
        .O(line_reg_r1_64_127_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M line_reg_r1_64_127_12_14
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__0_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__0_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__0_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(\mult1_reg[0][8]_i_39_0 ),
        .DIB(\mult1_reg[0][8]_i_39_1 ),
        .DIC(\mult1_reg[0][8]_i_39_2 ),
        .DID(1'b0),
        .DOA(line_reg_r1_64_127_12_14_n_0),
        .DOB(line_reg_r1_64_127_12_14_n_1),
        .DOC(line_reg_r1_64_127_12_14_n_2),
        .DOD(NLW_line_reg_r1_64_127_12_14_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_64_127_0_2_i_1__1_n_0));
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1D line_reg_r1_64_127_15_15
       (.A0(\wrPntr_reg_n_0_[0] ),
        .A1(\wrPntr_reg_n_0_[1] ),
        .A2(\wrPntr_reg_n_0_[2] ),
        .A3(\wrPntr_reg_n_0_[3] ),
        .A4(\wrPntr_reg_n_0_[4] ),
        .A5(\wrPntr_reg_n_0_[5] ),
        .D(1'b0),
        .DPO(line_reg_r1_64_127_15_15_n_0),
        .DPRA0(\rdPntr_reg[0]_rep__0_n_0 ),
        .DPRA1(\rdPntr_reg_n_0_[1] ),
        .DPRA2(\rdPntr_reg_n_0_[2] ),
        .DPRA3(\rdPntr_reg_n_0_[3] ),
        .DPRA4(\rdPntr_reg_n_0_[4] ),
        .DPRA5(\rdPntr_reg_n_0_[5] ),
        .SPO(NLW_line_reg_r1_64_127_15_15_SPO_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_64_127_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r1_64_127_3_5
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(\mult1_reg[1][8]_i_76_0 ),
        .DIB(1'b0),
        .DIC(\mult1_reg[1][8]_i_76_1 ),
        .DID(1'b0),
        .DOA(line_reg_r1_64_127_3_5_n_0),
        .DOB(line_reg_r1_64_127_3_5_n_1),
        .DOC(line_reg_r1_64_127_3_5_n_2),
        .DOD(NLW_line_reg_r1_64_127_3_5_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_64_127_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M line_reg_r1_64_127_6_8
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(\mult1_reg[1][8]_i_52_0 ),
        .DIB(\mult1_reg[1][8]_i_52_1 ),
        .DIC(\mult1_reg[1][8]_i_52_2 ),
        .DID(1'b0),
        .DOA(line_reg_r1_64_127_6_8_n_0),
        .DOB(line_reg_r1_64_127_6_8_n_1),
        .DOC(line_reg_r1_64_127_6_8_n_2),
        .DOD(NLW_line_reg_r1_64_127_6_8_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_64_127_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M line_reg_r1_64_127_9_11
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(1'b0),
        .DIB(1'b0),
        .DIC(\mult1_reg[0][8]_i_63_0 ),
        .DID(1'b0),
        .DOA(line_reg_r1_64_127_9_11_n_0),
        .DOB(line_reg_r1_64_127_9_11_n_1),
        .DOC(line_reg_r1_64_127_9_11_n_2),
        .DOD(NLW_line_reg_r1_64_127_9_11_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_64_127_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r2_0_63_0_2
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(\mult1_reg[2][8]_i_51_0 ),
        .DIB(\mult1_reg[2][8]_i_51_1 ),
        .DIC(\mult1_reg[2][8]_i_51_2 ),
        .DID(1'b0),
        .DOA(line_reg_r2_0_63_0_2_n_0),
        .DOB(line_reg_r2_0_63_0_2_n_1),
        .DOC(line_reg_r2_0_63_0_2_n_2),
        .DOD(NLW_line_reg_r2_0_63_0_2_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_0_63_0_2_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    line_reg_r2_0_63_0_2_i_1__0
       (.I0(\rdPntr_reg[0]_rep__0_n_0 ),
        .I1(\rdPntr_reg_n_0_[3] ),
        .I2(\rdPntr_reg_n_0_[1] ),
        .I3(\rdPntr_reg_n_0_[2] ),
        .I4(\rdPntr_reg_n_0_[4] ),
        .I5(\rdPntr_reg_n_0_[5] ),
        .O(line_reg_r2_0_63_0_2_i_1__0_n_0));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    line_reg_r2_0_63_0_2_i_2__0
       (.I0(\rdPntr_reg[0]_rep__0_n_0 ),
        .I1(\rdPntr_reg_n_0_[2] ),
        .I2(\rdPntr_reg_n_0_[1] ),
        .I3(\rdPntr_reg_n_0_[3] ),
        .I4(\rdPntr_reg_n_0_[4] ),
        .O(line_reg_r2_0_63_0_2_i_2__0_n_0));
  LUT4 #(
    .INIT(16'h7F80)) 
    line_reg_r2_0_63_0_2_i_3__0
       (.I0(\rdPntr_reg[0]_rep__0_n_0 ),
        .I1(\rdPntr_reg_n_0_[1] ),
        .I2(\rdPntr_reg_n_0_[2] ),
        .I3(\rdPntr_reg_n_0_[3] ),
        .O(line_reg_r2_0_63_0_2_i_3__0_n_0));
  LUT3 #(
    .INIT(8'h78)) 
    line_reg_r2_0_63_0_2_i_4__0
       (.I0(\rdPntr_reg_n_0_[1] ),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr_reg_n_0_[2] ),
        .O(line_reg_r2_0_63_0_2_i_4__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    line_reg_r2_0_63_0_2_i_5__0
       (.I0(\rdPntr_reg[0]_rep__0_n_0 ),
        .I1(\rdPntr_reg_n_0_[1] ),
        .O(line_reg_r2_0_63_0_2_i_5__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    line_reg_r2_0_63_0_2_i_6__0
       (.I0(\rdPntr_reg[0]_rep__0_n_0 ),
        .O(line_reg_r2_0_63_0_2_i_6__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M line_reg_r2_0_63_12_14
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(\mult1_reg[0][8]_i_39_0 ),
        .DIB(\mult1_reg[0][8]_i_39_1 ),
        .DIC(\mult1_reg[0][8]_i_39_2 ),
        .DID(1'b0),
        .DOA(line_reg_r2_0_63_12_14_n_0),
        .DOB(line_reg_r2_0_63_12_14_n_1),
        .DOC(line_reg_r2_0_63_12_14_n_2),
        .DOD(NLW_line_reg_r2_0_63_12_14_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_0_63_0_2_i_1__0_n_0));
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1D line_reg_r2_0_63_15_15
       (.A0(\wrPntr_reg_n_0_[0] ),
        .A1(\wrPntr_reg_n_0_[1] ),
        .A2(\wrPntr_reg_n_0_[2] ),
        .A3(\wrPntr_reg_n_0_[3] ),
        .A4(\wrPntr_reg_n_0_[4] ),
        .A5(\wrPntr_reg_n_0_[5] ),
        .D(1'b0),
        .DPO(line_reg_r2_0_63_15_15_n_0),
        .DPRA0(line_reg_r2_0_63_0_2_i_6__0_n_0),
        .DPRA1(line_reg_r2_0_63_0_2_i_5__0_n_0),
        .DPRA2(line_reg_r2_0_63_0_2_i_4__0_n_0),
        .DPRA3(line_reg_r2_0_63_0_2_i_3__0_n_0),
        .DPRA4(line_reg_r2_0_63_0_2_i_2__0_n_0),
        .DPRA5(line_reg_r2_0_63_0_2_i_1__0_n_0),
        .SPO(NLW_line_reg_r2_0_63_15_15_SPO_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_0_63_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r2_0_63_3_5
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(\mult1_reg[1][8]_i_76_0 ),
        .DIB(1'b0),
        .DIC(\mult1_reg[1][8]_i_76_1 ),
        .DID(1'b0),
        .DOA(line_reg_r2_0_63_3_5_n_0),
        .DOB(line_reg_r2_0_63_3_5_n_1),
        .DOC(line_reg_r2_0_63_3_5_n_2),
        .DOD(NLW_line_reg_r2_0_63_3_5_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_0_63_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M line_reg_r2_0_63_6_8
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(\mult1_reg[1][8]_i_52_0 ),
        .DIB(\mult1_reg[1][8]_i_52_1 ),
        .DIC(\mult1_reg[1][8]_i_52_2 ),
        .DID(1'b0),
        .DOA(line_reg_r2_0_63_6_8_n_0),
        .DOB(line_reg_r2_0_63_6_8_n_1),
        .DOC(line_reg_r2_0_63_6_8_n_2),
        .DOD(NLW_line_reg_r2_0_63_6_8_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_0_63_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M line_reg_r2_0_63_9_11
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(1'b0),
        .DIB(1'b0),
        .DIC(\mult1_reg[0][8]_i_63_0 ),
        .DID(1'b0),
        .DOA(line_reg_r2_0_63_9_11_n_0),
        .DOB(line_reg_r2_0_63_9_11_n_1),
        .DOC(line_reg_r2_0_63_9_11_n_2),
        .DOD(NLW_line_reg_r2_0_63_9_11_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_0_63_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r2_128_191_0_2
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(\mult1_reg[2][8]_i_51_0 ),
        .DIB(\mult1_reg[2][8]_i_51_1 ),
        .DIC(\mult1_reg[2][8]_i_51_2 ),
        .DID(1'b0),
        .DOA(line_reg_r2_128_191_0_2_n_0),
        .DOB(line_reg_r2_128_191_0_2_n_1),
        .DOC(line_reg_r2_128_191_0_2_n_2),
        .DOD(NLW_line_reg_r2_128_191_0_2_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_128_191_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M line_reg_r2_128_191_12_14
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(\mult1_reg[0][8]_i_39_0 ),
        .DIB(\mult1_reg[0][8]_i_39_1 ),
        .DIC(\mult1_reg[0][8]_i_39_2 ),
        .DID(1'b0),
        .DOA(line_reg_r2_128_191_12_14_n_0),
        .DOB(line_reg_r2_128_191_12_14_n_1),
        .DOC(line_reg_r2_128_191_12_14_n_2),
        .DOD(NLW_line_reg_r2_128_191_12_14_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_128_191_0_2_i_1__1_n_0));
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1D line_reg_r2_128_191_15_15
       (.A0(\wrPntr_reg_n_0_[0] ),
        .A1(\wrPntr_reg_n_0_[1] ),
        .A2(\wrPntr_reg_n_0_[2] ),
        .A3(\wrPntr_reg_n_0_[3] ),
        .A4(\wrPntr_reg_n_0_[4] ),
        .A5(\wrPntr_reg_n_0_[5] ),
        .D(1'b0),
        .DPO(line_reg_r2_128_191_15_15_n_0),
        .DPRA0(line_reg_r2_0_63_0_2_i_6__0_n_0),
        .DPRA1(line_reg_r2_0_63_0_2_i_5__0_n_0),
        .DPRA2(line_reg_r2_0_63_0_2_i_4__0_n_0),
        .DPRA3(line_reg_r2_0_63_0_2_i_3__0_n_0),
        .DPRA4(line_reg_r2_0_63_0_2_i_2__0_n_0),
        .DPRA5(line_reg_r2_0_63_0_2_i_1__0_n_0),
        .SPO(NLW_line_reg_r2_128_191_15_15_SPO_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_128_191_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r2_128_191_3_5
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(\mult1_reg[1][8]_i_76_0 ),
        .DIB(1'b0),
        .DIC(\mult1_reg[1][8]_i_76_1 ),
        .DID(1'b0),
        .DOA(line_reg_r2_128_191_3_5_n_0),
        .DOB(line_reg_r2_128_191_3_5_n_1),
        .DOC(line_reg_r2_128_191_3_5_n_2),
        .DOD(NLW_line_reg_r2_128_191_3_5_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_128_191_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M line_reg_r2_128_191_6_8
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(\mult1_reg[1][8]_i_52_0 ),
        .DIB(\mult1_reg[1][8]_i_52_1 ),
        .DIC(\mult1_reg[1][8]_i_52_2 ),
        .DID(1'b0),
        .DOA(line_reg_r2_128_191_6_8_n_0),
        .DOB(line_reg_r2_128_191_6_8_n_1),
        .DOC(line_reg_r2_128_191_6_8_n_2),
        .DOD(NLW_line_reg_r2_128_191_6_8_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_128_191_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M line_reg_r2_128_191_9_11
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(1'b0),
        .DIB(1'b0),
        .DIC(\mult1_reg[0][8]_i_63_0 ),
        .DID(1'b0),
        .DOA(line_reg_r2_128_191_9_11_n_0),
        .DOB(line_reg_r2_128_191_9_11_n_1),
        .DOC(line_reg_r2_128_191_9_11_n_2),
        .DOD(NLW_line_reg_r2_128_191_9_11_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_128_191_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r2_192_255_0_2
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(\mult1_reg[2][8]_i_51_0 ),
        .DIB(\mult1_reg[2][8]_i_51_1 ),
        .DIC(\mult1_reg[2][8]_i_51_2 ),
        .DID(1'b0),
        .DOA(line_reg_r2_192_255_0_2_n_0),
        .DOB(line_reg_r2_192_255_0_2_n_1),
        .DOC(line_reg_r2_192_255_0_2_n_2),
        .DOD(NLW_line_reg_r2_192_255_0_2_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_192_255_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M line_reg_r2_192_255_12_14
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(\mult1_reg[0][8]_i_39_0 ),
        .DIB(\mult1_reg[0][8]_i_39_1 ),
        .DIC(\mult1_reg[0][8]_i_39_2 ),
        .DID(1'b0),
        .DOA(line_reg_r2_192_255_12_14_n_0),
        .DOB(line_reg_r2_192_255_12_14_n_1),
        .DOC(line_reg_r2_192_255_12_14_n_2),
        .DOD(NLW_line_reg_r2_192_255_12_14_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_192_255_0_2_i_1__1_n_0));
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1D line_reg_r2_192_255_15_15
       (.A0(\wrPntr_reg_n_0_[0] ),
        .A1(\wrPntr_reg_n_0_[1] ),
        .A2(\wrPntr_reg_n_0_[2] ),
        .A3(\wrPntr_reg_n_0_[3] ),
        .A4(\wrPntr_reg_n_0_[4] ),
        .A5(\wrPntr_reg_n_0_[5] ),
        .D(1'b0),
        .DPO(line_reg_r2_192_255_15_15_n_0),
        .DPRA0(line_reg_r2_0_63_0_2_i_6__0_n_0),
        .DPRA1(line_reg_r2_0_63_0_2_i_5__0_n_0),
        .DPRA2(line_reg_r2_0_63_0_2_i_4__0_n_0),
        .DPRA3(line_reg_r2_0_63_0_2_i_3__0_n_0),
        .DPRA4(line_reg_r2_0_63_0_2_i_2__0_n_0),
        .DPRA5(line_reg_r2_0_63_0_2_i_1__0_n_0),
        .SPO(NLW_line_reg_r2_192_255_15_15_SPO_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_192_255_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r2_192_255_3_5
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(\mult1_reg[1][8]_i_76_0 ),
        .DIB(1'b0),
        .DIC(\mult1_reg[1][8]_i_76_1 ),
        .DID(1'b0),
        .DOA(line_reg_r2_192_255_3_5_n_0),
        .DOB(line_reg_r2_192_255_3_5_n_1),
        .DOC(line_reg_r2_192_255_3_5_n_2),
        .DOD(NLW_line_reg_r2_192_255_3_5_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_192_255_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M line_reg_r2_192_255_6_8
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(\mult1_reg[1][8]_i_52_0 ),
        .DIB(\mult1_reg[1][8]_i_52_1 ),
        .DIC(\mult1_reg[1][8]_i_52_2 ),
        .DID(1'b0),
        .DOA(line_reg_r2_192_255_6_8_n_0),
        .DOB(line_reg_r2_192_255_6_8_n_1),
        .DOC(line_reg_r2_192_255_6_8_n_2),
        .DOD(NLW_line_reg_r2_192_255_6_8_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_192_255_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M line_reg_r2_192_255_9_11
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(1'b0),
        .DIB(1'b0),
        .DIC(\mult1_reg[0][8]_i_63_0 ),
        .DID(1'b0),
        .DOA(line_reg_r2_192_255_9_11_n_0),
        .DOB(line_reg_r2_192_255_9_11_n_1),
        .DOC(line_reg_r2_192_255_9_11_n_2),
        .DOD(NLW_line_reg_r2_192_255_9_11_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_192_255_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r2_256_319_0_2
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(\mult1_reg[2][8]_i_51_0 ),
        .DIB(\mult1_reg[2][8]_i_51_1 ),
        .DIC(\mult1_reg[2][8]_i_51_2 ),
        .DID(1'b0),
        .DOA(line_reg_r2_256_319_0_2_n_0),
        .DOB(line_reg_r2_256_319_0_2_n_1),
        .DOC(line_reg_r2_256_319_0_2_n_2),
        .DOD(NLW_line_reg_r2_256_319_0_2_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_256_319_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M line_reg_r2_256_319_12_14
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(\mult1_reg[0][8]_i_39_0 ),
        .DIB(\mult1_reg[0][8]_i_39_1 ),
        .DIC(\mult1_reg[0][8]_i_39_2 ),
        .DID(1'b0),
        .DOA(line_reg_r2_256_319_12_14_n_0),
        .DOB(line_reg_r2_256_319_12_14_n_1),
        .DOC(line_reg_r2_256_319_12_14_n_2),
        .DOD(NLW_line_reg_r2_256_319_12_14_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_256_319_0_2_i_1__1_n_0));
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1D line_reg_r2_256_319_15_15
       (.A0(\wrPntr_reg_n_0_[0] ),
        .A1(\wrPntr_reg_n_0_[1] ),
        .A2(\wrPntr_reg_n_0_[2] ),
        .A3(\wrPntr_reg_n_0_[3] ),
        .A4(\wrPntr_reg_n_0_[4] ),
        .A5(\wrPntr_reg_n_0_[5] ),
        .D(1'b0),
        .DPO(line_reg_r2_256_319_15_15_n_0),
        .DPRA0(line_reg_r2_0_63_0_2_i_6__0_n_0),
        .DPRA1(line_reg_r2_0_63_0_2_i_5__0_n_0),
        .DPRA2(line_reg_r2_0_63_0_2_i_4__0_n_0),
        .DPRA3(line_reg_r2_0_63_0_2_i_3__0_n_0),
        .DPRA4(line_reg_r2_0_63_0_2_i_2__0_n_0),
        .DPRA5(line_reg_r2_0_63_0_2_i_1__0_n_0),
        .SPO(NLW_line_reg_r2_256_319_15_15_SPO_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_256_319_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r2_256_319_3_5
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(\mult1_reg[1][8]_i_76_0 ),
        .DIB(1'b0),
        .DIC(\mult1_reg[1][8]_i_76_1 ),
        .DID(1'b0),
        .DOA(line_reg_r2_256_319_3_5_n_0),
        .DOB(line_reg_r2_256_319_3_5_n_1),
        .DOC(line_reg_r2_256_319_3_5_n_2),
        .DOD(NLW_line_reg_r2_256_319_3_5_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_256_319_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M line_reg_r2_256_319_6_8
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(\mult1_reg[1][8]_i_52_0 ),
        .DIB(\mult1_reg[1][8]_i_52_1 ),
        .DIC(\mult1_reg[1][8]_i_52_2 ),
        .DID(1'b0),
        .DOA(line_reg_r2_256_319_6_8_n_0),
        .DOB(line_reg_r2_256_319_6_8_n_1),
        .DOC(line_reg_r2_256_319_6_8_n_2),
        .DOD(NLW_line_reg_r2_256_319_6_8_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_256_319_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M line_reg_r2_256_319_9_11
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(1'b0),
        .DIB(1'b0),
        .DIC(\mult1_reg[0][8]_i_63_0 ),
        .DID(1'b0),
        .DOA(line_reg_r2_256_319_9_11_n_0),
        .DOB(line_reg_r2_256_319_9_11_n_1),
        .DOC(line_reg_r2_256_319_9_11_n_2),
        .DOD(NLW_line_reg_r2_256_319_9_11_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_256_319_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r2_320_383_0_2
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(\mult1_reg[2][8]_i_51_0 ),
        .DIB(\mult1_reg[2][8]_i_51_1 ),
        .DIC(\mult1_reg[2][8]_i_51_2 ),
        .DID(1'b0),
        .DOA(line_reg_r2_320_383_0_2_n_0),
        .DOB(line_reg_r2_320_383_0_2_n_1),
        .DOC(line_reg_r2_320_383_0_2_n_2),
        .DOD(NLW_line_reg_r2_320_383_0_2_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_320_383_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M line_reg_r2_320_383_12_14
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(\mult1_reg[0][8]_i_39_0 ),
        .DIB(\mult1_reg[0][8]_i_39_1 ),
        .DIC(\mult1_reg[0][8]_i_39_2 ),
        .DID(1'b0),
        .DOA(line_reg_r2_320_383_12_14_n_0),
        .DOB(line_reg_r2_320_383_12_14_n_1),
        .DOC(line_reg_r2_320_383_12_14_n_2),
        .DOD(NLW_line_reg_r2_320_383_12_14_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_320_383_0_2_i_1__1_n_0));
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1D line_reg_r2_320_383_15_15
       (.A0(\wrPntr_reg_n_0_[0] ),
        .A1(\wrPntr_reg_n_0_[1] ),
        .A2(\wrPntr_reg_n_0_[2] ),
        .A3(\wrPntr_reg_n_0_[3] ),
        .A4(\wrPntr_reg_n_0_[4] ),
        .A5(\wrPntr_reg_n_0_[5] ),
        .D(1'b0),
        .DPO(line_reg_r2_320_383_15_15_n_0),
        .DPRA0(line_reg_r2_0_63_0_2_i_6__0_n_0),
        .DPRA1(line_reg_r2_0_63_0_2_i_5__0_n_0),
        .DPRA2(line_reg_r2_0_63_0_2_i_4__0_n_0),
        .DPRA3(line_reg_r2_0_63_0_2_i_3__0_n_0),
        .DPRA4(line_reg_r2_0_63_0_2_i_2__0_n_0),
        .DPRA5(line_reg_r2_0_63_0_2_i_1__0_n_0),
        .SPO(NLW_line_reg_r2_320_383_15_15_SPO_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_320_383_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r2_320_383_3_5
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(\mult1_reg[1][8]_i_76_0 ),
        .DIB(1'b0),
        .DIC(\mult1_reg[1][8]_i_76_1 ),
        .DID(1'b0),
        .DOA(line_reg_r2_320_383_3_5_n_0),
        .DOB(line_reg_r2_320_383_3_5_n_1),
        .DOC(line_reg_r2_320_383_3_5_n_2),
        .DOD(NLW_line_reg_r2_320_383_3_5_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_320_383_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M line_reg_r2_320_383_6_8
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(\mult1_reg[1][8]_i_52_0 ),
        .DIB(\mult1_reg[1][8]_i_52_1 ),
        .DIC(\mult1_reg[1][8]_i_52_2 ),
        .DID(1'b0),
        .DOA(line_reg_r2_320_383_6_8_n_0),
        .DOB(line_reg_r2_320_383_6_8_n_1),
        .DOC(line_reg_r2_320_383_6_8_n_2),
        .DOD(NLW_line_reg_r2_320_383_6_8_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_320_383_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M line_reg_r2_320_383_9_11
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(1'b0),
        .DIB(1'b0),
        .DIC(\mult1_reg[0][8]_i_63_0 ),
        .DID(1'b0),
        .DOA(line_reg_r2_320_383_9_11_n_0),
        .DOB(line_reg_r2_320_383_9_11_n_1),
        .DOC(line_reg_r2_320_383_9_11_n_2),
        .DOD(NLW_line_reg_r2_320_383_9_11_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_320_383_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r2_384_447_0_2
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(\mult1_reg[2][8]_i_51_0 ),
        .DIB(\mult1_reg[2][8]_i_51_1 ),
        .DIC(\mult1_reg[2][8]_i_51_2 ),
        .DID(1'b0),
        .DOA(line_reg_r2_384_447_0_2_n_0),
        .DOB(line_reg_r2_384_447_0_2_n_1),
        .DOC(line_reg_r2_384_447_0_2_n_2),
        .DOD(NLW_line_reg_r2_384_447_0_2_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_384_447_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M line_reg_r2_384_447_12_14
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(\mult1_reg[0][8]_i_39_0 ),
        .DIB(\mult1_reg[0][8]_i_39_1 ),
        .DIC(\mult1_reg[0][8]_i_39_2 ),
        .DID(1'b0),
        .DOA(line_reg_r2_384_447_12_14_n_0),
        .DOB(line_reg_r2_384_447_12_14_n_1),
        .DOC(line_reg_r2_384_447_12_14_n_2),
        .DOD(NLW_line_reg_r2_384_447_12_14_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_384_447_0_2_i_1__1_n_0));
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1D line_reg_r2_384_447_15_15
       (.A0(\wrPntr_reg_n_0_[0] ),
        .A1(\wrPntr_reg_n_0_[1] ),
        .A2(\wrPntr_reg_n_0_[2] ),
        .A3(\wrPntr_reg_n_0_[3] ),
        .A4(\wrPntr_reg_n_0_[4] ),
        .A5(\wrPntr_reg_n_0_[5] ),
        .D(1'b0),
        .DPO(line_reg_r2_384_447_15_15_n_0),
        .DPRA0(line_reg_r2_0_63_0_2_i_6__0_n_0),
        .DPRA1(line_reg_r2_0_63_0_2_i_5__0_n_0),
        .DPRA2(line_reg_r2_0_63_0_2_i_4__0_n_0),
        .DPRA3(line_reg_r2_0_63_0_2_i_3__0_n_0),
        .DPRA4(line_reg_r2_0_63_0_2_i_2__0_n_0),
        .DPRA5(line_reg_r2_0_63_0_2_i_1__0_n_0),
        .SPO(NLW_line_reg_r2_384_447_15_15_SPO_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_384_447_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r2_384_447_3_5
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(\mult1_reg[1][8]_i_76_0 ),
        .DIB(1'b0),
        .DIC(\mult1_reg[1][8]_i_76_1 ),
        .DID(1'b0),
        .DOA(line_reg_r2_384_447_3_5_n_0),
        .DOB(line_reg_r2_384_447_3_5_n_1),
        .DOC(line_reg_r2_384_447_3_5_n_2),
        .DOD(NLW_line_reg_r2_384_447_3_5_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_384_447_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M line_reg_r2_384_447_6_8
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(\mult1_reg[1][8]_i_52_0 ),
        .DIB(\mult1_reg[1][8]_i_52_1 ),
        .DIC(\mult1_reg[1][8]_i_52_2 ),
        .DID(1'b0),
        .DOA(line_reg_r2_384_447_6_8_n_0),
        .DOB(line_reg_r2_384_447_6_8_n_1),
        .DOC(line_reg_r2_384_447_6_8_n_2),
        .DOD(NLW_line_reg_r2_384_447_6_8_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_384_447_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M line_reg_r2_384_447_9_11
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(1'b0),
        .DIB(1'b0),
        .DIC(\mult1_reg[0][8]_i_63_0 ),
        .DID(1'b0),
        .DOA(line_reg_r2_384_447_9_11_n_0),
        .DOB(line_reg_r2_384_447_9_11_n_1),
        .DOC(line_reg_r2_384_447_9_11_n_2),
        .DOD(NLW_line_reg_r2_384_447_9_11_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_384_447_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r2_448_511_0_2
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(\mult1_reg[2][8]_i_51_0 ),
        .DIB(\mult1_reg[2][8]_i_51_1 ),
        .DIC(\mult1_reg[2][8]_i_51_2 ),
        .DID(1'b0),
        .DOA(line_reg_r2_448_511_0_2_n_0),
        .DOB(line_reg_r2_448_511_0_2_n_1),
        .DOC(line_reg_r2_448_511_0_2_n_2),
        .DOD(NLW_line_reg_r2_448_511_0_2_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_448_511_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M line_reg_r2_448_511_12_14
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(\mult1_reg[0][8]_i_39_0 ),
        .DIB(\mult1_reg[0][8]_i_39_1 ),
        .DIC(\mult1_reg[0][8]_i_39_2 ),
        .DID(1'b0),
        .DOA(line_reg_r2_448_511_12_14_n_0),
        .DOB(line_reg_r2_448_511_12_14_n_1),
        .DOC(line_reg_r2_448_511_12_14_n_2),
        .DOD(NLW_line_reg_r2_448_511_12_14_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_448_511_0_2_i_1__1_n_0));
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1D line_reg_r2_448_511_15_15
       (.A0(\wrPntr_reg_n_0_[0] ),
        .A1(\wrPntr_reg_n_0_[1] ),
        .A2(\wrPntr_reg_n_0_[2] ),
        .A3(\wrPntr_reg_n_0_[3] ),
        .A4(\wrPntr_reg_n_0_[4] ),
        .A5(\wrPntr_reg_n_0_[5] ),
        .D(1'b0),
        .DPO(line_reg_r2_448_511_15_15_n_0),
        .DPRA0(line_reg_r2_0_63_0_2_i_6__0_n_0),
        .DPRA1(line_reg_r2_0_63_0_2_i_5__0_n_0),
        .DPRA2(line_reg_r2_0_63_0_2_i_4__0_n_0),
        .DPRA3(line_reg_r2_0_63_0_2_i_3__0_n_0),
        .DPRA4(line_reg_r2_0_63_0_2_i_2__0_n_0),
        .DPRA5(line_reg_r2_0_63_0_2_i_1__0_n_0),
        .SPO(NLW_line_reg_r2_448_511_15_15_SPO_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_448_511_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r2_448_511_3_5
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(\mult1_reg[1][8]_i_76_0 ),
        .DIB(1'b0),
        .DIC(\mult1_reg[1][8]_i_76_1 ),
        .DID(1'b0),
        .DOA(line_reg_r2_448_511_3_5_n_0),
        .DOB(line_reg_r2_448_511_3_5_n_1),
        .DOC(line_reg_r2_448_511_3_5_n_2),
        .DOD(NLW_line_reg_r2_448_511_3_5_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_448_511_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M line_reg_r2_448_511_6_8
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(\mult1_reg[1][8]_i_52_0 ),
        .DIB(\mult1_reg[1][8]_i_52_1 ),
        .DIC(\mult1_reg[1][8]_i_52_2 ),
        .DID(1'b0),
        .DOA(line_reg_r2_448_511_6_8_n_0),
        .DOB(line_reg_r2_448_511_6_8_n_1),
        .DOC(line_reg_r2_448_511_6_8_n_2),
        .DOD(NLW_line_reg_r2_448_511_6_8_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_448_511_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M line_reg_r2_448_511_9_11
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(1'b0),
        .DIB(1'b0),
        .DIC(\mult1_reg[0][8]_i_63_0 ),
        .DID(1'b0),
        .DOA(line_reg_r2_448_511_9_11_n_0),
        .DOB(line_reg_r2_448_511_9_11_n_1),
        .DOC(line_reg_r2_448_511_9_11_n_2),
        .DOD(NLW_line_reg_r2_448_511_9_11_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_448_511_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r2_512_575_0_2
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(\mult1_reg[2][8]_i_51_0 ),
        .DIB(\mult1_reg[2][8]_i_51_1 ),
        .DIC(\mult1_reg[2][8]_i_51_2 ),
        .DID(1'b0),
        .DOA(line_reg_r2_512_575_0_2_n_0),
        .DOB(line_reg_r2_512_575_0_2_n_1),
        .DOC(line_reg_r2_512_575_0_2_n_2),
        .DOD(NLW_line_reg_r2_512_575_0_2_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_512_575_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M line_reg_r2_512_575_12_14
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(\mult1_reg[0][8]_i_39_0 ),
        .DIB(\mult1_reg[0][8]_i_39_1 ),
        .DIC(\mult1_reg[0][8]_i_39_2 ),
        .DID(1'b0),
        .DOA(line_reg_r2_512_575_12_14_n_0),
        .DOB(line_reg_r2_512_575_12_14_n_1),
        .DOC(line_reg_r2_512_575_12_14_n_2),
        .DOD(NLW_line_reg_r2_512_575_12_14_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_512_575_0_2_i_1__1_n_0));
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1D line_reg_r2_512_575_15_15
       (.A0(\wrPntr_reg_n_0_[0] ),
        .A1(\wrPntr_reg_n_0_[1] ),
        .A2(\wrPntr_reg_n_0_[2] ),
        .A3(\wrPntr_reg_n_0_[3] ),
        .A4(\wrPntr_reg_n_0_[4] ),
        .A5(\wrPntr_reg_n_0_[5] ),
        .D(1'b0),
        .DPO(line_reg_r2_512_575_15_15_n_0),
        .DPRA0(line_reg_r2_0_63_0_2_i_6__0_n_0),
        .DPRA1(line_reg_r2_0_63_0_2_i_5__0_n_0),
        .DPRA2(line_reg_r2_0_63_0_2_i_4__0_n_0),
        .DPRA3(line_reg_r2_0_63_0_2_i_3__0_n_0),
        .DPRA4(line_reg_r2_0_63_0_2_i_2__0_n_0),
        .DPRA5(line_reg_r2_0_63_0_2_i_1__0_n_0),
        .SPO(NLW_line_reg_r2_512_575_15_15_SPO_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_512_575_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r2_512_575_3_5
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(\mult1_reg[1][8]_i_76_0 ),
        .DIB(1'b0),
        .DIC(\mult1_reg[1][8]_i_76_1 ),
        .DID(1'b0),
        .DOA(line_reg_r2_512_575_3_5_n_0),
        .DOB(line_reg_r2_512_575_3_5_n_1),
        .DOC(line_reg_r2_512_575_3_5_n_2),
        .DOD(NLW_line_reg_r2_512_575_3_5_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_512_575_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M line_reg_r2_512_575_6_8
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(\mult1_reg[1][8]_i_52_0 ),
        .DIB(\mult1_reg[1][8]_i_52_1 ),
        .DIC(\mult1_reg[1][8]_i_52_2 ),
        .DID(1'b0),
        .DOA(line_reg_r2_512_575_6_8_n_0),
        .DOB(line_reg_r2_512_575_6_8_n_1),
        .DOC(line_reg_r2_512_575_6_8_n_2),
        .DOD(NLW_line_reg_r2_512_575_6_8_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_512_575_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M line_reg_r2_512_575_9_11
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(1'b0),
        .DIB(1'b0),
        .DIC(\mult1_reg[0][8]_i_63_0 ),
        .DID(1'b0),
        .DOA(line_reg_r2_512_575_9_11_n_0),
        .DOB(line_reg_r2_512_575_9_11_n_1),
        .DOC(line_reg_r2_512_575_9_11_n_2),
        .DOD(NLW_line_reg_r2_512_575_9_11_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_512_575_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r2_576_639_0_2
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(\mult1_reg[2][8]_i_51_0 ),
        .DIB(\mult1_reg[2][8]_i_51_1 ),
        .DIC(\mult1_reg[2][8]_i_51_2 ),
        .DID(1'b0),
        .DOA(line_reg_r2_576_639_0_2_n_0),
        .DOB(line_reg_r2_576_639_0_2_n_1),
        .DOC(line_reg_r2_576_639_0_2_n_2),
        .DOD(NLW_line_reg_r2_576_639_0_2_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_576_639_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M line_reg_r2_576_639_12_14
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(\mult1_reg[0][8]_i_39_0 ),
        .DIB(\mult1_reg[0][8]_i_39_1 ),
        .DIC(\mult1_reg[0][8]_i_39_2 ),
        .DID(1'b0),
        .DOA(line_reg_r2_576_639_12_14_n_0),
        .DOB(line_reg_r2_576_639_12_14_n_1),
        .DOC(line_reg_r2_576_639_12_14_n_2),
        .DOD(NLW_line_reg_r2_576_639_12_14_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_576_639_0_2_i_1__1_n_0));
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1D line_reg_r2_576_639_15_15
       (.A0(\wrPntr_reg_n_0_[0] ),
        .A1(\wrPntr_reg_n_0_[1] ),
        .A2(\wrPntr_reg_n_0_[2] ),
        .A3(\wrPntr_reg_n_0_[3] ),
        .A4(\wrPntr_reg_n_0_[4] ),
        .A5(\wrPntr_reg_n_0_[5] ),
        .D(1'b0),
        .DPO(line_reg_r2_576_639_15_15_n_0),
        .DPRA0(line_reg_r2_0_63_0_2_i_6__0_n_0),
        .DPRA1(line_reg_r2_0_63_0_2_i_5__0_n_0),
        .DPRA2(line_reg_r2_0_63_0_2_i_4__0_n_0),
        .DPRA3(line_reg_r2_0_63_0_2_i_3__0_n_0),
        .DPRA4(line_reg_r2_0_63_0_2_i_2__0_n_0),
        .DPRA5(line_reg_r2_0_63_0_2_i_1__0_n_0),
        .SPO(NLW_line_reg_r2_576_639_15_15_SPO_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_576_639_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r2_576_639_3_5
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(\mult1_reg[1][8]_i_76_0 ),
        .DIB(1'b0),
        .DIC(\mult1_reg[1][8]_i_76_1 ),
        .DID(1'b0),
        .DOA(line_reg_r2_576_639_3_5_n_0),
        .DOB(line_reg_r2_576_639_3_5_n_1),
        .DOC(line_reg_r2_576_639_3_5_n_2),
        .DOD(NLW_line_reg_r2_576_639_3_5_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_576_639_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M line_reg_r2_576_639_6_8
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(\mult1_reg[1][8]_i_52_0 ),
        .DIB(\mult1_reg[1][8]_i_52_1 ),
        .DIC(\mult1_reg[1][8]_i_52_2 ),
        .DID(1'b0),
        .DOA(line_reg_r2_576_639_6_8_n_0),
        .DOB(line_reg_r2_576_639_6_8_n_1),
        .DOC(line_reg_r2_576_639_6_8_n_2),
        .DOD(NLW_line_reg_r2_576_639_6_8_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_576_639_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M line_reg_r2_576_639_9_11
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(1'b0),
        .DIB(1'b0),
        .DIC(\mult1_reg[0][8]_i_63_0 ),
        .DID(1'b0),
        .DOA(line_reg_r2_576_639_9_11_n_0),
        .DOB(line_reg_r2_576_639_9_11_n_1),
        .DOC(line_reg_r2_576_639_9_11_n_2),
        .DOD(NLW_line_reg_r2_576_639_9_11_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_576_639_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r2_64_127_0_2
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(\mult1_reg[2][8]_i_51_0 ),
        .DIB(\mult1_reg[2][8]_i_51_1 ),
        .DIC(\mult1_reg[2][8]_i_51_2 ),
        .DID(1'b0),
        .DOA(line_reg_r2_64_127_0_2_n_0),
        .DOB(line_reg_r2_64_127_0_2_n_1),
        .DOC(line_reg_r2_64_127_0_2_n_2),
        .DOD(NLW_line_reg_r2_64_127_0_2_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_64_127_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M line_reg_r2_64_127_12_14
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(\mult1_reg[0][8]_i_39_0 ),
        .DIB(\mult1_reg[0][8]_i_39_1 ),
        .DIC(\mult1_reg[0][8]_i_39_2 ),
        .DID(1'b0),
        .DOA(line_reg_r2_64_127_12_14_n_0),
        .DOB(line_reg_r2_64_127_12_14_n_1),
        .DOC(line_reg_r2_64_127_12_14_n_2),
        .DOD(NLW_line_reg_r2_64_127_12_14_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_64_127_0_2_i_1__1_n_0));
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1D line_reg_r2_64_127_15_15
       (.A0(\wrPntr_reg_n_0_[0] ),
        .A1(\wrPntr_reg_n_0_[1] ),
        .A2(\wrPntr_reg_n_0_[2] ),
        .A3(\wrPntr_reg_n_0_[3] ),
        .A4(\wrPntr_reg_n_0_[4] ),
        .A5(\wrPntr_reg_n_0_[5] ),
        .D(1'b0),
        .DPO(line_reg_r2_64_127_15_15_n_0),
        .DPRA0(line_reg_r2_0_63_0_2_i_6__0_n_0),
        .DPRA1(line_reg_r2_0_63_0_2_i_5__0_n_0),
        .DPRA2(line_reg_r2_0_63_0_2_i_4__0_n_0),
        .DPRA3(line_reg_r2_0_63_0_2_i_3__0_n_0),
        .DPRA4(line_reg_r2_0_63_0_2_i_2__0_n_0),
        .DPRA5(line_reg_r2_0_63_0_2_i_1__0_n_0),
        .SPO(NLW_line_reg_r2_64_127_15_15_SPO_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_64_127_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r2_64_127_3_5
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(\mult1_reg[1][8]_i_76_0 ),
        .DIB(1'b0),
        .DIC(\mult1_reg[1][8]_i_76_1 ),
        .DID(1'b0),
        .DOA(line_reg_r2_64_127_3_5_n_0),
        .DOB(line_reg_r2_64_127_3_5_n_1),
        .DOC(line_reg_r2_64_127_3_5_n_2),
        .DOD(NLW_line_reg_r2_64_127_3_5_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_64_127_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M line_reg_r2_64_127_6_8
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(\mult1_reg[1][8]_i_52_0 ),
        .DIB(\mult1_reg[1][8]_i_52_1 ),
        .DIC(\mult1_reg[1][8]_i_52_2 ),
        .DID(1'b0),
        .DOA(line_reg_r2_64_127_6_8_n_0),
        .DOB(line_reg_r2_64_127_6_8_n_1),
        .DOC(line_reg_r2_64_127_6_8_n_2),
        .DOD(NLW_line_reg_r2_64_127_6_8_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_64_127_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M line_reg_r2_64_127_9_11
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(1'b0),
        .DIB(1'b0),
        .DIC(\mult1_reg[0][8]_i_63_0 ),
        .DID(1'b0),
        .DOA(line_reg_r2_64_127_9_11_n_0),
        .DOB(line_reg_r2_64_127_9_11_n_1),
        .DOC(line_reg_r2_64_127_9_11_n_2),
        .DOD(NLW_line_reg_r2_64_127_9_11_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_64_127_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r3_0_63_0_2
       (.ADDRA({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(\mult1_reg[2][8]_i_51_0 ),
        .DIB(\mult1_reg[2][8]_i_51_1 ),
        .DIC(\mult1_reg[2][8]_i_51_2 ),
        .DID(1'b0),
        .DOA(line_reg_r3_0_63_0_2_n_0),
        .DOB(line_reg_r3_0_63_0_2_n_1),
        .DOC(line_reg_r3_0_63_0_2_n_2),
        .DOD(NLW_line_reg_r3_0_63_0_2_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_0_63_0_2_i_1__0_n_0));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    line_reg_r3_0_63_0_2_i_1__0
       (.I0(\rdPntr_reg_n_0_[4] ),
        .I1(\rdPntr_reg_n_0_[2] ),
        .I2(\rdPntr_reg_n_0_[1] ),
        .I3(\rdPntr_reg_n_0_[3] ),
        .I4(\rdPntr_reg_n_0_[5] ),
        .O(line_reg_r3_0_63_0_2_i_1__0_n_0));
  LUT4 #(
    .INIT(16'h7F80)) 
    line_reg_r3_0_63_0_2_i_2__0
       (.I0(\rdPntr_reg_n_0_[3] ),
        .I1(\rdPntr_reg_n_0_[1] ),
        .I2(\rdPntr_reg_n_0_[2] ),
        .I3(\rdPntr_reg_n_0_[4] ),
        .O(line_reg_r3_0_63_0_2_i_2__0_n_0));
  LUT3 #(
    .INIT(8'h78)) 
    line_reg_r3_0_63_0_2_i_3__0
       (.I0(\rdPntr_reg_n_0_[2] ),
        .I1(\rdPntr_reg_n_0_[1] ),
        .I2(\rdPntr_reg_n_0_[3] ),
        .O(line_reg_r3_0_63_0_2_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    line_reg_r3_0_63_0_2_i_4__0
       (.I0(\rdPntr_reg_n_0_[1] ),
        .I1(\rdPntr_reg_n_0_[2] ),
        .O(line_reg_r3_0_63_0_2_i_4__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    line_reg_r3_0_63_0_2_i_5__0
       (.I0(\rdPntr_reg_n_0_[1] ),
        .O(line_reg_r3_0_63_0_2_i_5__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M line_reg_r3_0_63_12_14
       (.ADDRA({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(\mult1_reg[0][8]_i_39_0 ),
        .DIB(\mult1_reg[0][8]_i_39_1 ),
        .DIC(\mult1_reg[0][8]_i_39_2 ),
        .DID(1'b0),
        .DOA(line_reg_r3_0_63_12_14_n_0),
        .DOB(line_reg_r3_0_63_12_14_n_1),
        .DOC(line_reg_r3_0_63_12_14_n_2),
        .DOD(NLW_line_reg_r3_0_63_12_14_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_0_63_0_2_i_1__0_n_0));
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1D line_reg_r3_0_63_15_15
       (.A0(\wrPntr_reg_n_0_[0] ),
        .A1(\wrPntr_reg_n_0_[1] ),
        .A2(\wrPntr_reg_n_0_[2] ),
        .A3(\wrPntr_reg_n_0_[3] ),
        .A4(\wrPntr_reg_n_0_[4] ),
        .A5(\wrPntr_reg_n_0_[5] ),
        .D(1'b0),
        .DPO(line_reg_r3_0_63_15_15_n_0),
        .DPRA0(\rdPntr_reg[0]_rep_n_0 ),
        .DPRA1(line_reg_r3_0_63_0_2_i_5__0_n_0),
        .DPRA2(line_reg_r3_0_63_0_2_i_4__0_n_0),
        .DPRA3(line_reg_r3_0_63_0_2_i_3__0_n_0),
        .DPRA4(line_reg_r3_0_63_0_2_i_2__0_n_0),
        .DPRA5(line_reg_r3_0_63_0_2_i_1__0_n_0),
        .SPO(NLW_line_reg_r3_0_63_15_15_SPO_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_0_63_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r3_0_63_3_5
       (.ADDRA({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(\mult1_reg[1][8]_i_76_0 ),
        .DIB(1'b0),
        .DIC(\mult1_reg[1][8]_i_76_1 ),
        .DID(1'b0),
        .DOA(line_reg_r3_0_63_3_5_n_0),
        .DOB(line_reg_r3_0_63_3_5_n_1),
        .DOC(line_reg_r3_0_63_3_5_n_2),
        .DOD(NLW_line_reg_r3_0_63_3_5_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_0_63_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M line_reg_r3_0_63_6_8
       (.ADDRA({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(\mult1_reg[1][8]_i_52_0 ),
        .DIB(\mult1_reg[1][8]_i_52_1 ),
        .DIC(\mult1_reg[1][8]_i_52_2 ),
        .DID(1'b0),
        .DOA(line_reg_r3_0_63_6_8_n_0),
        .DOB(line_reg_r3_0_63_6_8_n_1),
        .DOC(line_reg_r3_0_63_6_8_n_2),
        .DOD(NLW_line_reg_r3_0_63_6_8_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_0_63_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M line_reg_r3_0_63_9_11
       (.ADDRA({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(1'b0),
        .DIB(1'b0),
        .DIC(\mult1_reg[0][8]_i_63_0 ),
        .DID(1'b0),
        .DOA(line_reg_r3_0_63_9_11_n_0),
        .DOB(line_reg_r3_0_63_9_11_n_1),
        .DOC(line_reg_r3_0_63_9_11_n_2),
        .DOD(NLW_line_reg_r3_0_63_9_11_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_0_63_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r3_128_191_0_2
       (.ADDRA({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(\mult1_reg[2][8]_i_51_0 ),
        .DIB(\mult1_reg[2][8]_i_51_1 ),
        .DIC(\mult1_reg[2][8]_i_51_2 ),
        .DID(1'b0),
        .DOA(line_reg_r3_128_191_0_2_n_0),
        .DOB(line_reg_r3_128_191_0_2_n_1),
        .DOC(line_reg_r3_128_191_0_2_n_2),
        .DOD(NLW_line_reg_r3_128_191_0_2_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_128_191_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M line_reg_r3_128_191_12_14
       (.ADDRA({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(\mult1_reg[0][8]_i_39_0 ),
        .DIB(\mult1_reg[0][8]_i_39_1 ),
        .DIC(\mult1_reg[0][8]_i_39_2 ),
        .DID(1'b0),
        .DOA(line_reg_r3_128_191_12_14_n_0),
        .DOB(line_reg_r3_128_191_12_14_n_1),
        .DOC(line_reg_r3_128_191_12_14_n_2),
        .DOD(NLW_line_reg_r3_128_191_12_14_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_128_191_0_2_i_1__1_n_0));
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1D line_reg_r3_128_191_15_15
       (.A0(\wrPntr_reg_n_0_[0] ),
        .A1(\wrPntr_reg_n_0_[1] ),
        .A2(\wrPntr_reg_n_0_[2] ),
        .A3(\wrPntr_reg_n_0_[3] ),
        .A4(\wrPntr_reg_n_0_[4] ),
        .A5(\wrPntr_reg_n_0_[5] ),
        .D(1'b0),
        .DPO(line_reg_r3_128_191_15_15_n_0),
        .DPRA0(\rdPntr_reg[0]_rep_n_0 ),
        .DPRA1(line_reg_r3_0_63_0_2_i_5__0_n_0),
        .DPRA2(line_reg_r3_0_63_0_2_i_4__0_n_0),
        .DPRA3(line_reg_r3_0_63_0_2_i_3__0_n_0),
        .DPRA4(line_reg_r3_0_63_0_2_i_2__0_n_0),
        .DPRA5(line_reg_r3_0_63_0_2_i_1__0_n_0),
        .SPO(NLW_line_reg_r3_128_191_15_15_SPO_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_128_191_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r3_128_191_3_5
       (.ADDRA({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(\mult1_reg[1][8]_i_76_0 ),
        .DIB(1'b0),
        .DIC(\mult1_reg[1][8]_i_76_1 ),
        .DID(1'b0),
        .DOA(line_reg_r3_128_191_3_5_n_0),
        .DOB(line_reg_r3_128_191_3_5_n_1),
        .DOC(line_reg_r3_128_191_3_5_n_2),
        .DOD(NLW_line_reg_r3_128_191_3_5_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_128_191_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M line_reg_r3_128_191_6_8
       (.ADDRA({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(\mult1_reg[1][8]_i_52_0 ),
        .DIB(\mult1_reg[1][8]_i_52_1 ),
        .DIC(\mult1_reg[1][8]_i_52_2 ),
        .DID(1'b0),
        .DOA(line_reg_r3_128_191_6_8_n_0),
        .DOB(line_reg_r3_128_191_6_8_n_1),
        .DOC(line_reg_r3_128_191_6_8_n_2),
        .DOD(NLW_line_reg_r3_128_191_6_8_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_128_191_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M line_reg_r3_128_191_9_11
       (.ADDRA({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(1'b0),
        .DIB(1'b0),
        .DIC(\mult1_reg[0][8]_i_63_0 ),
        .DID(1'b0),
        .DOA(line_reg_r3_128_191_9_11_n_0),
        .DOB(line_reg_r3_128_191_9_11_n_1),
        .DOC(line_reg_r3_128_191_9_11_n_2),
        .DOD(NLW_line_reg_r3_128_191_9_11_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_128_191_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r3_192_255_0_2
       (.ADDRA({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(\mult1_reg[2][8]_i_51_0 ),
        .DIB(\mult1_reg[2][8]_i_51_1 ),
        .DIC(\mult1_reg[2][8]_i_51_2 ),
        .DID(1'b0),
        .DOA(line_reg_r3_192_255_0_2_n_0),
        .DOB(line_reg_r3_192_255_0_2_n_1),
        .DOC(line_reg_r3_192_255_0_2_n_2),
        .DOD(NLW_line_reg_r3_192_255_0_2_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_192_255_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M line_reg_r3_192_255_12_14
       (.ADDRA({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(\mult1_reg[0][8]_i_39_0 ),
        .DIB(\mult1_reg[0][8]_i_39_1 ),
        .DIC(\mult1_reg[0][8]_i_39_2 ),
        .DID(1'b0),
        .DOA(line_reg_r3_192_255_12_14_n_0),
        .DOB(line_reg_r3_192_255_12_14_n_1),
        .DOC(line_reg_r3_192_255_12_14_n_2),
        .DOD(NLW_line_reg_r3_192_255_12_14_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_192_255_0_2_i_1__1_n_0));
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1D line_reg_r3_192_255_15_15
       (.A0(\wrPntr_reg_n_0_[0] ),
        .A1(\wrPntr_reg_n_0_[1] ),
        .A2(\wrPntr_reg_n_0_[2] ),
        .A3(\wrPntr_reg_n_0_[3] ),
        .A4(\wrPntr_reg_n_0_[4] ),
        .A5(\wrPntr_reg_n_0_[5] ),
        .D(1'b0),
        .DPO(line_reg_r3_192_255_15_15_n_0),
        .DPRA0(\rdPntr_reg[0]_rep_n_0 ),
        .DPRA1(line_reg_r3_0_63_0_2_i_5__0_n_0),
        .DPRA2(line_reg_r3_0_63_0_2_i_4__0_n_0),
        .DPRA3(line_reg_r3_0_63_0_2_i_3__0_n_0),
        .DPRA4(line_reg_r3_0_63_0_2_i_2__0_n_0),
        .DPRA5(line_reg_r3_0_63_0_2_i_1__0_n_0),
        .SPO(NLW_line_reg_r3_192_255_15_15_SPO_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_192_255_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r3_192_255_3_5
       (.ADDRA({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(\mult1_reg[1][8]_i_76_0 ),
        .DIB(1'b0),
        .DIC(\mult1_reg[1][8]_i_76_1 ),
        .DID(1'b0),
        .DOA(line_reg_r3_192_255_3_5_n_0),
        .DOB(line_reg_r3_192_255_3_5_n_1),
        .DOC(line_reg_r3_192_255_3_5_n_2),
        .DOD(NLW_line_reg_r3_192_255_3_5_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_192_255_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M line_reg_r3_192_255_6_8
       (.ADDRA({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(\mult1_reg[1][8]_i_52_0 ),
        .DIB(\mult1_reg[1][8]_i_52_1 ),
        .DIC(\mult1_reg[1][8]_i_52_2 ),
        .DID(1'b0),
        .DOA(line_reg_r3_192_255_6_8_n_0),
        .DOB(line_reg_r3_192_255_6_8_n_1),
        .DOC(line_reg_r3_192_255_6_8_n_2),
        .DOD(NLW_line_reg_r3_192_255_6_8_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_192_255_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M line_reg_r3_192_255_9_11
       (.ADDRA({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(1'b0),
        .DIB(1'b0),
        .DIC(\mult1_reg[0][8]_i_63_0 ),
        .DID(1'b0),
        .DOA(line_reg_r3_192_255_9_11_n_0),
        .DOB(line_reg_r3_192_255_9_11_n_1),
        .DOC(line_reg_r3_192_255_9_11_n_2),
        .DOD(NLW_line_reg_r3_192_255_9_11_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_192_255_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r3_256_319_0_2
       (.ADDRA({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(\mult1_reg[2][8]_i_51_0 ),
        .DIB(\mult1_reg[2][8]_i_51_1 ),
        .DIC(\mult1_reg[2][8]_i_51_2 ),
        .DID(1'b0),
        .DOA(line_reg_r3_256_319_0_2_n_0),
        .DOB(line_reg_r3_256_319_0_2_n_1),
        .DOC(line_reg_r3_256_319_0_2_n_2),
        .DOD(NLW_line_reg_r3_256_319_0_2_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_256_319_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M line_reg_r3_256_319_12_14
       (.ADDRA({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(\mult1_reg[0][8]_i_39_0 ),
        .DIB(\mult1_reg[0][8]_i_39_1 ),
        .DIC(\mult1_reg[0][8]_i_39_2 ),
        .DID(1'b0),
        .DOA(line_reg_r3_256_319_12_14_n_0),
        .DOB(line_reg_r3_256_319_12_14_n_1),
        .DOC(line_reg_r3_256_319_12_14_n_2),
        .DOD(NLW_line_reg_r3_256_319_12_14_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_256_319_0_2_i_1__1_n_0));
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1D line_reg_r3_256_319_15_15
       (.A0(\wrPntr_reg_n_0_[0] ),
        .A1(\wrPntr_reg_n_0_[1] ),
        .A2(\wrPntr_reg_n_0_[2] ),
        .A3(\wrPntr_reg_n_0_[3] ),
        .A4(\wrPntr_reg_n_0_[4] ),
        .A5(\wrPntr_reg_n_0_[5] ),
        .D(1'b0),
        .DPO(line_reg_r3_256_319_15_15_n_0),
        .DPRA0(\rdPntr_reg[0]_rep_n_0 ),
        .DPRA1(line_reg_r3_0_63_0_2_i_5__0_n_0),
        .DPRA2(line_reg_r3_0_63_0_2_i_4__0_n_0),
        .DPRA3(line_reg_r3_0_63_0_2_i_3__0_n_0),
        .DPRA4(line_reg_r3_0_63_0_2_i_2__0_n_0),
        .DPRA5(line_reg_r3_0_63_0_2_i_1__0_n_0),
        .SPO(NLW_line_reg_r3_256_319_15_15_SPO_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_256_319_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r3_256_319_3_5
       (.ADDRA({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(\mult1_reg[1][8]_i_76_0 ),
        .DIB(1'b0),
        .DIC(\mult1_reg[1][8]_i_76_1 ),
        .DID(1'b0),
        .DOA(line_reg_r3_256_319_3_5_n_0),
        .DOB(line_reg_r3_256_319_3_5_n_1),
        .DOC(line_reg_r3_256_319_3_5_n_2),
        .DOD(NLW_line_reg_r3_256_319_3_5_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_256_319_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M line_reg_r3_256_319_6_8
       (.ADDRA({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(\mult1_reg[1][8]_i_52_0 ),
        .DIB(\mult1_reg[1][8]_i_52_1 ),
        .DIC(\mult1_reg[1][8]_i_52_2 ),
        .DID(1'b0),
        .DOA(line_reg_r3_256_319_6_8_n_0),
        .DOB(line_reg_r3_256_319_6_8_n_1),
        .DOC(line_reg_r3_256_319_6_8_n_2),
        .DOD(NLW_line_reg_r3_256_319_6_8_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_256_319_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M line_reg_r3_256_319_9_11
       (.ADDRA({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(1'b0),
        .DIB(1'b0),
        .DIC(\mult1_reg[0][8]_i_63_0 ),
        .DID(1'b0),
        .DOA(line_reg_r3_256_319_9_11_n_0),
        .DOB(line_reg_r3_256_319_9_11_n_1),
        .DOC(line_reg_r3_256_319_9_11_n_2),
        .DOD(NLW_line_reg_r3_256_319_9_11_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_256_319_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r3_320_383_0_2
       (.ADDRA({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(\mult1_reg[2][8]_i_51_0 ),
        .DIB(\mult1_reg[2][8]_i_51_1 ),
        .DIC(\mult1_reg[2][8]_i_51_2 ),
        .DID(1'b0),
        .DOA(line_reg_r3_320_383_0_2_n_0),
        .DOB(line_reg_r3_320_383_0_2_n_1),
        .DOC(line_reg_r3_320_383_0_2_n_2),
        .DOD(NLW_line_reg_r3_320_383_0_2_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_320_383_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M line_reg_r3_320_383_12_14
       (.ADDRA({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(\mult1_reg[0][8]_i_39_0 ),
        .DIB(\mult1_reg[0][8]_i_39_1 ),
        .DIC(\mult1_reg[0][8]_i_39_2 ),
        .DID(1'b0),
        .DOA(line_reg_r3_320_383_12_14_n_0),
        .DOB(line_reg_r3_320_383_12_14_n_1),
        .DOC(line_reg_r3_320_383_12_14_n_2),
        .DOD(NLW_line_reg_r3_320_383_12_14_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_320_383_0_2_i_1__1_n_0));
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1D line_reg_r3_320_383_15_15
       (.A0(\wrPntr_reg_n_0_[0] ),
        .A1(\wrPntr_reg_n_0_[1] ),
        .A2(\wrPntr_reg_n_0_[2] ),
        .A3(\wrPntr_reg_n_0_[3] ),
        .A4(\wrPntr_reg_n_0_[4] ),
        .A5(\wrPntr_reg_n_0_[5] ),
        .D(1'b0),
        .DPO(line_reg_r3_320_383_15_15_n_0),
        .DPRA0(\rdPntr_reg[0]_rep_n_0 ),
        .DPRA1(line_reg_r3_0_63_0_2_i_5__0_n_0),
        .DPRA2(line_reg_r3_0_63_0_2_i_4__0_n_0),
        .DPRA3(line_reg_r3_0_63_0_2_i_3__0_n_0),
        .DPRA4(line_reg_r3_0_63_0_2_i_2__0_n_0),
        .DPRA5(line_reg_r3_0_63_0_2_i_1__0_n_0),
        .SPO(NLW_line_reg_r3_320_383_15_15_SPO_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_320_383_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r3_320_383_3_5
       (.ADDRA({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(\mult1_reg[1][8]_i_76_0 ),
        .DIB(1'b0),
        .DIC(\mult1_reg[1][8]_i_76_1 ),
        .DID(1'b0),
        .DOA(line_reg_r3_320_383_3_5_n_0),
        .DOB(line_reg_r3_320_383_3_5_n_1),
        .DOC(line_reg_r3_320_383_3_5_n_2),
        .DOD(NLW_line_reg_r3_320_383_3_5_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_320_383_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M line_reg_r3_320_383_6_8
       (.ADDRA({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(\mult1_reg[1][8]_i_52_0 ),
        .DIB(\mult1_reg[1][8]_i_52_1 ),
        .DIC(\mult1_reg[1][8]_i_52_2 ),
        .DID(1'b0),
        .DOA(line_reg_r3_320_383_6_8_n_0),
        .DOB(line_reg_r3_320_383_6_8_n_1),
        .DOC(line_reg_r3_320_383_6_8_n_2),
        .DOD(NLW_line_reg_r3_320_383_6_8_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_320_383_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M line_reg_r3_320_383_9_11
       (.ADDRA({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(1'b0),
        .DIB(1'b0),
        .DIC(\mult1_reg[0][8]_i_63_0 ),
        .DID(1'b0),
        .DOA(line_reg_r3_320_383_9_11_n_0),
        .DOB(line_reg_r3_320_383_9_11_n_1),
        .DOC(line_reg_r3_320_383_9_11_n_2),
        .DOD(NLW_line_reg_r3_320_383_9_11_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_320_383_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r3_384_447_0_2
       (.ADDRA({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(\mult1_reg[2][8]_i_51_0 ),
        .DIB(\mult1_reg[2][8]_i_51_1 ),
        .DIC(\mult1_reg[2][8]_i_51_2 ),
        .DID(1'b0),
        .DOA(line_reg_r3_384_447_0_2_n_0),
        .DOB(line_reg_r3_384_447_0_2_n_1),
        .DOC(line_reg_r3_384_447_0_2_n_2),
        .DOD(NLW_line_reg_r3_384_447_0_2_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_384_447_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M line_reg_r3_384_447_12_14
       (.ADDRA({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(\mult1_reg[0][8]_i_39_0 ),
        .DIB(\mult1_reg[0][8]_i_39_1 ),
        .DIC(\mult1_reg[0][8]_i_39_2 ),
        .DID(1'b0),
        .DOA(line_reg_r3_384_447_12_14_n_0),
        .DOB(line_reg_r3_384_447_12_14_n_1),
        .DOC(line_reg_r3_384_447_12_14_n_2),
        .DOD(NLW_line_reg_r3_384_447_12_14_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_384_447_0_2_i_1__1_n_0));
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1D line_reg_r3_384_447_15_15
       (.A0(\wrPntr_reg_n_0_[0] ),
        .A1(\wrPntr_reg_n_0_[1] ),
        .A2(\wrPntr_reg_n_0_[2] ),
        .A3(\wrPntr_reg_n_0_[3] ),
        .A4(\wrPntr_reg_n_0_[4] ),
        .A5(\wrPntr_reg_n_0_[5] ),
        .D(1'b0),
        .DPO(line_reg_r3_384_447_15_15_n_0),
        .DPRA0(\rdPntr_reg[0]_rep_n_0 ),
        .DPRA1(line_reg_r3_0_63_0_2_i_5__0_n_0),
        .DPRA2(line_reg_r3_0_63_0_2_i_4__0_n_0),
        .DPRA3(line_reg_r3_0_63_0_2_i_3__0_n_0),
        .DPRA4(line_reg_r3_0_63_0_2_i_2__0_n_0),
        .DPRA5(line_reg_r3_0_63_0_2_i_1__0_n_0),
        .SPO(NLW_line_reg_r3_384_447_15_15_SPO_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_384_447_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r3_384_447_3_5
       (.ADDRA({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(\mult1_reg[1][8]_i_76_0 ),
        .DIB(1'b0),
        .DIC(\mult1_reg[1][8]_i_76_1 ),
        .DID(1'b0),
        .DOA(line_reg_r3_384_447_3_5_n_0),
        .DOB(line_reg_r3_384_447_3_5_n_1),
        .DOC(line_reg_r3_384_447_3_5_n_2),
        .DOD(NLW_line_reg_r3_384_447_3_5_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_384_447_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M line_reg_r3_384_447_6_8
       (.ADDRA({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(\mult1_reg[1][8]_i_52_0 ),
        .DIB(\mult1_reg[1][8]_i_52_1 ),
        .DIC(\mult1_reg[1][8]_i_52_2 ),
        .DID(1'b0),
        .DOA(line_reg_r3_384_447_6_8_n_0),
        .DOB(line_reg_r3_384_447_6_8_n_1),
        .DOC(line_reg_r3_384_447_6_8_n_2),
        .DOD(NLW_line_reg_r3_384_447_6_8_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_384_447_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M line_reg_r3_384_447_9_11
       (.ADDRA({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(1'b0),
        .DIB(1'b0),
        .DIC(\mult1_reg[0][8]_i_63_0 ),
        .DID(1'b0),
        .DOA(line_reg_r3_384_447_9_11_n_0),
        .DOB(line_reg_r3_384_447_9_11_n_1),
        .DOC(line_reg_r3_384_447_9_11_n_2),
        .DOD(NLW_line_reg_r3_384_447_9_11_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_384_447_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r3_448_511_0_2
       (.ADDRA({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(\mult1_reg[2][8]_i_51_0 ),
        .DIB(\mult1_reg[2][8]_i_51_1 ),
        .DIC(\mult1_reg[2][8]_i_51_2 ),
        .DID(1'b0),
        .DOA(line_reg_r3_448_511_0_2_n_0),
        .DOB(line_reg_r3_448_511_0_2_n_1),
        .DOC(line_reg_r3_448_511_0_2_n_2),
        .DOD(NLW_line_reg_r3_448_511_0_2_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_448_511_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M line_reg_r3_448_511_12_14
       (.ADDRA({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(\mult1_reg[0][8]_i_39_0 ),
        .DIB(\mult1_reg[0][8]_i_39_1 ),
        .DIC(\mult1_reg[0][8]_i_39_2 ),
        .DID(1'b0),
        .DOA(line_reg_r3_448_511_12_14_n_0),
        .DOB(line_reg_r3_448_511_12_14_n_1),
        .DOC(line_reg_r3_448_511_12_14_n_2),
        .DOD(NLW_line_reg_r3_448_511_12_14_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_448_511_0_2_i_1__1_n_0));
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1D line_reg_r3_448_511_15_15
       (.A0(\wrPntr_reg_n_0_[0] ),
        .A1(\wrPntr_reg_n_0_[1] ),
        .A2(\wrPntr_reg_n_0_[2] ),
        .A3(\wrPntr_reg_n_0_[3] ),
        .A4(\wrPntr_reg_n_0_[4] ),
        .A5(\wrPntr_reg_n_0_[5] ),
        .D(1'b0),
        .DPO(line_reg_r3_448_511_15_15_n_0),
        .DPRA0(\rdPntr_reg[0]_rep_n_0 ),
        .DPRA1(line_reg_r3_0_63_0_2_i_5__0_n_0),
        .DPRA2(line_reg_r3_0_63_0_2_i_4__0_n_0),
        .DPRA3(line_reg_r3_0_63_0_2_i_3__0_n_0),
        .DPRA4(line_reg_r3_0_63_0_2_i_2__0_n_0),
        .DPRA5(line_reg_r3_0_63_0_2_i_1__0_n_0),
        .SPO(NLW_line_reg_r3_448_511_15_15_SPO_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_448_511_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r3_448_511_3_5
       (.ADDRA({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(\mult1_reg[1][8]_i_76_0 ),
        .DIB(1'b0),
        .DIC(\mult1_reg[1][8]_i_76_1 ),
        .DID(1'b0),
        .DOA(line_reg_r3_448_511_3_5_n_0),
        .DOB(line_reg_r3_448_511_3_5_n_1),
        .DOC(line_reg_r3_448_511_3_5_n_2),
        .DOD(NLW_line_reg_r3_448_511_3_5_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_448_511_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M line_reg_r3_448_511_6_8
       (.ADDRA({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(\mult1_reg[1][8]_i_52_0 ),
        .DIB(\mult1_reg[1][8]_i_52_1 ),
        .DIC(\mult1_reg[1][8]_i_52_2 ),
        .DID(1'b0),
        .DOA(line_reg_r3_448_511_6_8_n_0),
        .DOB(line_reg_r3_448_511_6_8_n_1),
        .DOC(line_reg_r3_448_511_6_8_n_2),
        .DOD(NLW_line_reg_r3_448_511_6_8_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_448_511_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M line_reg_r3_448_511_9_11
       (.ADDRA({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(1'b0),
        .DIB(1'b0),
        .DIC(\mult1_reg[0][8]_i_63_0 ),
        .DID(1'b0),
        .DOA(line_reg_r3_448_511_9_11_n_0),
        .DOB(line_reg_r3_448_511_9_11_n_1),
        .DOC(line_reg_r3_448_511_9_11_n_2),
        .DOD(NLW_line_reg_r3_448_511_9_11_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_448_511_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r3_512_575_0_2
       (.ADDRA({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(\mult1_reg[2][8]_i_51_0 ),
        .DIB(\mult1_reg[2][8]_i_51_1 ),
        .DIC(\mult1_reg[2][8]_i_51_2 ),
        .DID(1'b0),
        .DOA(line_reg_r3_512_575_0_2_n_0),
        .DOB(line_reg_r3_512_575_0_2_n_1),
        .DOC(line_reg_r3_512_575_0_2_n_2),
        .DOD(NLW_line_reg_r3_512_575_0_2_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_512_575_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M line_reg_r3_512_575_12_14
       (.ADDRA({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(\mult1_reg[0][8]_i_39_0 ),
        .DIB(\mult1_reg[0][8]_i_39_1 ),
        .DIC(\mult1_reg[0][8]_i_39_2 ),
        .DID(1'b0),
        .DOA(line_reg_r3_512_575_12_14_n_0),
        .DOB(line_reg_r3_512_575_12_14_n_1),
        .DOC(line_reg_r3_512_575_12_14_n_2),
        .DOD(NLW_line_reg_r3_512_575_12_14_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_512_575_0_2_i_1__1_n_0));
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1D line_reg_r3_512_575_15_15
       (.A0(\wrPntr_reg_n_0_[0] ),
        .A1(\wrPntr_reg_n_0_[1] ),
        .A2(\wrPntr_reg_n_0_[2] ),
        .A3(\wrPntr_reg_n_0_[3] ),
        .A4(\wrPntr_reg_n_0_[4] ),
        .A5(\wrPntr_reg_n_0_[5] ),
        .D(1'b0),
        .DPO(line_reg_r3_512_575_15_15_n_0),
        .DPRA0(\rdPntr_reg[0]_rep_n_0 ),
        .DPRA1(line_reg_r3_0_63_0_2_i_5__0_n_0),
        .DPRA2(line_reg_r3_0_63_0_2_i_4__0_n_0),
        .DPRA3(line_reg_r3_0_63_0_2_i_3__0_n_0),
        .DPRA4(line_reg_r3_0_63_0_2_i_2__0_n_0),
        .DPRA5(line_reg_r3_0_63_0_2_i_1__0_n_0),
        .SPO(NLW_line_reg_r3_512_575_15_15_SPO_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_512_575_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r3_512_575_3_5
       (.ADDRA({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(\mult1_reg[1][8]_i_76_0 ),
        .DIB(1'b0),
        .DIC(\mult1_reg[1][8]_i_76_1 ),
        .DID(1'b0),
        .DOA(line_reg_r3_512_575_3_5_n_0),
        .DOB(line_reg_r3_512_575_3_5_n_1),
        .DOC(line_reg_r3_512_575_3_5_n_2),
        .DOD(NLW_line_reg_r3_512_575_3_5_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_512_575_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M line_reg_r3_512_575_6_8
       (.ADDRA({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(\mult1_reg[1][8]_i_52_0 ),
        .DIB(\mult1_reg[1][8]_i_52_1 ),
        .DIC(\mult1_reg[1][8]_i_52_2 ),
        .DID(1'b0),
        .DOA(line_reg_r3_512_575_6_8_n_0),
        .DOB(line_reg_r3_512_575_6_8_n_1),
        .DOC(line_reg_r3_512_575_6_8_n_2),
        .DOD(NLW_line_reg_r3_512_575_6_8_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_512_575_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M line_reg_r3_512_575_9_11
       (.ADDRA({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(1'b0),
        .DIB(1'b0),
        .DIC(\mult1_reg[0][8]_i_63_0 ),
        .DID(1'b0),
        .DOA(line_reg_r3_512_575_9_11_n_0),
        .DOB(line_reg_r3_512_575_9_11_n_1),
        .DOC(line_reg_r3_512_575_9_11_n_2),
        .DOD(NLW_line_reg_r3_512_575_9_11_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_512_575_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r3_576_639_0_2
       (.ADDRA({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(\mult1_reg[2][8]_i_51_0 ),
        .DIB(\mult1_reg[2][8]_i_51_1 ),
        .DIC(\mult1_reg[2][8]_i_51_2 ),
        .DID(1'b0),
        .DOA(line_reg_r3_576_639_0_2_n_0),
        .DOB(line_reg_r3_576_639_0_2_n_1),
        .DOC(line_reg_r3_576_639_0_2_n_2),
        .DOD(NLW_line_reg_r3_576_639_0_2_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_576_639_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M line_reg_r3_576_639_12_14
       (.ADDRA({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(\mult1_reg[0][8]_i_39_0 ),
        .DIB(\mult1_reg[0][8]_i_39_1 ),
        .DIC(\mult1_reg[0][8]_i_39_2 ),
        .DID(1'b0),
        .DOA(line_reg_r3_576_639_12_14_n_0),
        .DOB(line_reg_r3_576_639_12_14_n_1),
        .DOC(line_reg_r3_576_639_12_14_n_2),
        .DOD(NLW_line_reg_r3_576_639_12_14_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_576_639_0_2_i_1__1_n_0));
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1D line_reg_r3_576_639_15_15
       (.A0(\wrPntr_reg_n_0_[0] ),
        .A1(\wrPntr_reg_n_0_[1] ),
        .A2(\wrPntr_reg_n_0_[2] ),
        .A3(\wrPntr_reg_n_0_[3] ),
        .A4(\wrPntr_reg_n_0_[4] ),
        .A5(\wrPntr_reg_n_0_[5] ),
        .D(1'b0),
        .DPO(line_reg_r3_576_639_15_15_n_0),
        .DPRA0(\rdPntr_reg[0]_rep_n_0 ),
        .DPRA1(line_reg_r3_0_63_0_2_i_5__0_n_0),
        .DPRA2(line_reg_r3_0_63_0_2_i_4__0_n_0),
        .DPRA3(line_reg_r3_0_63_0_2_i_3__0_n_0),
        .DPRA4(line_reg_r3_0_63_0_2_i_2__0_n_0),
        .DPRA5(line_reg_r3_0_63_0_2_i_1__0_n_0),
        .SPO(NLW_line_reg_r3_576_639_15_15_SPO_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_576_639_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r3_576_639_3_5
       (.ADDRA({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(\mult1_reg[1][8]_i_76_0 ),
        .DIB(1'b0),
        .DIC(\mult1_reg[1][8]_i_76_1 ),
        .DID(1'b0),
        .DOA(line_reg_r3_576_639_3_5_n_0),
        .DOB(line_reg_r3_576_639_3_5_n_1),
        .DOC(line_reg_r3_576_639_3_5_n_2),
        .DOD(NLW_line_reg_r3_576_639_3_5_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_576_639_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M line_reg_r3_576_639_6_8
       (.ADDRA({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(\mult1_reg[1][8]_i_52_0 ),
        .DIB(\mult1_reg[1][8]_i_52_1 ),
        .DIC(\mult1_reg[1][8]_i_52_2 ),
        .DID(1'b0),
        .DOA(line_reg_r3_576_639_6_8_n_0),
        .DOB(line_reg_r3_576_639_6_8_n_1),
        .DOC(line_reg_r3_576_639_6_8_n_2),
        .DOD(NLW_line_reg_r3_576_639_6_8_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_576_639_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M line_reg_r3_576_639_9_11
       (.ADDRA({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(1'b0),
        .DIB(1'b0),
        .DIC(\mult1_reg[0][8]_i_63_0 ),
        .DID(1'b0),
        .DOA(line_reg_r3_576_639_9_11_n_0),
        .DOB(line_reg_r3_576_639_9_11_n_1),
        .DOC(line_reg_r3_576_639_9_11_n_2),
        .DOD(NLW_line_reg_r3_576_639_9_11_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_576_639_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r3_64_127_0_2
       (.ADDRA({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(\mult1_reg[2][8]_i_51_0 ),
        .DIB(\mult1_reg[2][8]_i_51_1 ),
        .DIC(\mult1_reg[2][8]_i_51_2 ),
        .DID(1'b0),
        .DOA(line_reg_r3_64_127_0_2_n_0),
        .DOB(line_reg_r3_64_127_0_2_n_1),
        .DOC(line_reg_r3_64_127_0_2_n_2),
        .DOD(NLW_line_reg_r3_64_127_0_2_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_64_127_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M line_reg_r3_64_127_12_14
       (.ADDRA({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(\mult1_reg[0][8]_i_39_0 ),
        .DIB(\mult1_reg[0][8]_i_39_1 ),
        .DIC(\mult1_reg[0][8]_i_39_2 ),
        .DID(1'b0),
        .DOA(line_reg_r3_64_127_12_14_n_0),
        .DOB(line_reg_r3_64_127_12_14_n_1),
        .DOC(line_reg_r3_64_127_12_14_n_2),
        .DOD(NLW_line_reg_r3_64_127_12_14_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_64_127_0_2_i_1__1_n_0));
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1D line_reg_r3_64_127_15_15
       (.A0(\wrPntr_reg_n_0_[0] ),
        .A1(\wrPntr_reg_n_0_[1] ),
        .A2(\wrPntr_reg_n_0_[2] ),
        .A3(\wrPntr_reg_n_0_[3] ),
        .A4(\wrPntr_reg_n_0_[4] ),
        .A5(\wrPntr_reg_n_0_[5] ),
        .D(1'b0),
        .DPO(line_reg_r3_64_127_15_15_n_0),
        .DPRA0(\rdPntr_reg[0]_rep_n_0 ),
        .DPRA1(line_reg_r3_0_63_0_2_i_5__0_n_0),
        .DPRA2(line_reg_r3_0_63_0_2_i_4__0_n_0),
        .DPRA3(line_reg_r3_0_63_0_2_i_3__0_n_0),
        .DPRA4(line_reg_r3_0_63_0_2_i_2__0_n_0),
        .DPRA5(line_reg_r3_0_63_0_2_i_1__0_n_0),
        .SPO(NLW_line_reg_r3_64_127_15_15_SPO_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_64_127_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r3_64_127_3_5
       (.ADDRA({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(\mult1_reg[1][8]_i_76_0 ),
        .DIB(1'b0),
        .DIC(\mult1_reg[1][8]_i_76_1 ),
        .DID(1'b0),
        .DOA(line_reg_r3_64_127_3_5_n_0),
        .DOB(line_reg_r3_64_127_3_5_n_1),
        .DOC(line_reg_r3_64_127_3_5_n_2),
        .DOD(NLW_line_reg_r3_64_127_3_5_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_64_127_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M line_reg_r3_64_127_6_8
       (.ADDRA({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(\mult1_reg[1][8]_i_52_0 ),
        .DIB(\mult1_reg[1][8]_i_52_1 ),
        .DIC(\mult1_reg[1][8]_i_52_2 ),
        .DID(1'b0),
        .DOA(line_reg_r3_64_127_6_8_n_0),
        .DOB(line_reg_r3_64_127_6_8_n_1),
        .DOC(line_reg_r3_64_127_6_8_n_2),
        .DOD(NLW_line_reg_r3_64_127_6_8_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_64_127_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M line_reg_r3_64_127_9_11
       (.ADDRA({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(1'b0),
        .DIB(1'b0),
        .DIC(\mult1_reg[0][8]_i_63_0 ),
        .DID(1'b0),
        .DOA(line_reg_r3_64_127_9_11_n_0),
        .DOB(line_reg_r3_64_127_9_11_n_1),
        .DOC(line_reg_r3_64_127_9_11_n_2),
        .DOD(NLW_line_reg_r3_64_127_9_11_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_64_127_0_2_i_1__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult1_reg[0][8]_i_106 
       (.I0(line_reg_r3_448_511_12_14_n_1),
        .I1(\mult1_reg[2][8]_i_90_n_0 ),
        .I2(line_reg_r3_384_447_12_14_n_1),
        .O(\mult1_reg[0][8]_i_106_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult1_reg[0][8]_i_107 
       (.I0(line_reg_r3_320_383_12_14_n_1),
        .I1(\mult1_reg[2][8]_i_90_n_0 ),
        .I2(line_reg_r3_256_319_12_14_n_1),
        .O(\mult1_reg[0][8]_i_107_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult1_reg[0][8]_i_108 
       (.I0(line_reg_r3_192_255_12_14_n_1),
        .I1(\mult1_reg[2][8]_i_90_n_0 ),
        .I2(line_reg_r3_128_191_12_14_n_1),
        .O(\mult1_reg[0][8]_i_108_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult1_reg[0][8]_i_109 
       (.I0(line_reg_r3_64_127_12_14_n_1),
        .I1(\mult1_reg[2][8]_i_90_n_0 ),
        .I2(line_reg_r3_0_63_12_14_n_1),
        .O(\mult1_reg[0][8]_i_109_n_0 ));
  MUXF7 \mult1_reg[0][8]_i_12 
       (.I0(\mult1_reg[0][8]_i_38_n_0 ),
        .I1(\mult1_reg[0][8]_i_39_n_0 ),
        .O(\rdPntr_reg[8]_14 ),
        .S(\mult1_reg[2][8]_i_32_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult1_reg[0][8]_i_122 
       (.I0(line_reg_r3_448_511_12_14_n_0),
        .I1(\mult1_reg[2][8]_i_90_n_0 ),
        .I2(line_reg_r3_384_447_12_14_n_0),
        .O(\mult1_reg[0][8]_i_122_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult1_reg[0][8]_i_123 
       (.I0(line_reg_r3_320_383_12_14_n_0),
        .I1(\mult1_reg[2][8]_i_90_n_0 ),
        .I2(line_reg_r3_256_319_12_14_n_0),
        .O(\mult1_reg[0][8]_i_123_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult1_reg[0][8]_i_124 
       (.I0(line_reg_r3_192_255_12_14_n_0),
        .I1(\mult1_reg[2][8]_i_90_n_0 ),
        .I2(line_reg_r3_128_191_12_14_n_0),
        .O(\mult1_reg[0][8]_i_124_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult1_reg[0][8]_i_125 
       (.I0(line_reg_r3_64_127_12_14_n_0),
        .I1(\mult1_reg[2][8]_i_90_n_0 ),
        .I2(line_reg_r3_0_63_12_14_n_0),
        .O(\mult1_reg[0][8]_i_125_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult1_reg[0][8]_i_138 
       (.I0(line_reg_r3_448_511_9_11_n_2),
        .I1(\mult1_reg[2][8]_i_90_n_0 ),
        .I2(line_reg_r3_384_447_9_11_n_2),
        .O(\mult1_reg[0][8]_i_138_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult1_reg[0][8]_i_139 
       (.I0(line_reg_r3_320_383_9_11_n_2),
        .I1(\mult1_reg[2][8]_i_90_n_0 ),
        .I2(line_reg_r3_256_319_9_11_n_2),
        .O(\mult1_reg[0][8]_i_139_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult1_reg[0][8]_i_140 
       (.I0(line_reg_r3_192_255_9_11_n_2),
        .I1(\mult1_reg[2][8]_i_90_n_0 ),
        .I2(line_reg_r3_128_191_9_11_n_2),
        .O(\mult1_reg[0][8]_i_140_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult1_reg[0][8]_i_141 
       (.I0(line_reg_r3_64_127_9_11_n_2),
        .I1(\mult1_reg[2][8]_i_90_n_0 ),
        .I2(line_reg_r3_0_63_9_11_n_2),
        .O(\mult1_reg[0][8]_i_141_n_0 ));
  MUXF7 \mult1_reg[0][8]_i_16 
       (.I0(\mult1_reg[0][8]_i_46_n_0 ),
        .I1(\mult1_reg[0][8]_i_47_n_0 ),
        .O(\rdPntr_reg[8]_13 ),
        .S(\mult1_reg[2][8]_i_32_n_0 ));
  MUXF7 \mult1_reg[0][8]_i_20 
       (.I0(\mult1_reg[0][8]_i_54_n_0 ),
        .I1(\mult1_reg[0][8]_i_55_n_0 ),
        .O(\rdPntr_reg[8]_12 ),
        .S(\mult1_reg[2][8]_i_32_n_0 ));
  MUXF7 \mult1_reg[0][8]_i_24 
       (.I0(\mult1_reg[0][8]_i_62_n_0 ),
        .I1(\mult1_reg[0][8]_i_63_n_0 ),
        .O(\rdPntr_reg[8]_11 ),
        .S(\mult1_reg[2][8]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult1_reg[0][8]_i_30 
       (.I0(\mult1_reg[0][8]_i_74_n_0 ),
        .I1(\mult1_reg[0][8]_i_75_n_0 ),
        .I2(\mult1_reg[2][8]_i_86_n_0 ),
        .I3(\mult1_reg[0][8]_i_76_n_0 ),
        .I4(\mult1_reg[2][8]_i_88_n_0 ),
        .I5(\mult1_reg[0][8]_i_77_n_0 ),
        .O(\mult1_reg[0][8]_i_30_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult1_reg[0][8]_i_31 
       (.I0(\mult1_reg[2][8]_i_88_n_0 ),
        .I1(line_reg_r3_576_639_15_15_n_0),
        .I2(\mult1_reg[2][8]_i_90_n_0 ),
        .I3(line_reg_r3_512_575_15_15_n_0),
        .I4(\mult1_reg[2][8]_i_86_n_0 ),
        .O(\mult1_reg[0][8]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult1_reg[0][8]_i_38 
       (.I0(\mult1_reg[0][8]_i_90_n_0 ),
        .I1(\mult1_reg[0][8]_i_91_n_0 ),
        .I2(\mult1_reg[2][8]_i_86_n_0 ),
        .I3(\mult1_reg[0][8]_i_92_n_0 ),
        .I4(\mult1_reg[2][8]_i_88_n_0 ),
        .I5(\mult1_reg[0][8]_i_93_n_0 ),
        .O(\mult1_reg[0][8]_i_38_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult1_reg[0][8]_i_39 
       (.I0(\mult1_reg[2][8]_i_88_n_0 ),
        .I1(line_reg_r3_576_639_12_14_n_2),
        .I2(\mult1_reg[2][8]_i_90_n_0 ),
        .I3(line_reg_r3_512_575_12_14_n_2),
        .I4(\mult1_reg[2][8]_i_86_n_0 ),
        .O(\mult1_reg[0][8]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult1_reg[0][8]_i_46 
       (.I0(\mult1_reg[0][8]_i_106_n_0 ),
        .I1(\mult1_reg[0][8]_i_107_n_0 ),
        .I2(\mult1_reg[2][8]_i_86_n_0 ),
        .I3(\mult1_reg[0][8]_i_108_n_0 ),
        .I4(\mult1_reg[2][8]_i_88_n_0 ),
        .I5(\mult1_reg[0][8]_i_109_n_0 ),
        .O(\mult1_reg[0][8]_i_46_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult1_reg[0][8]_i_47 
       (.I0(\mult1_reg[2][8]_i_88_n_0 ),
        .I1(line_reg_r3_576_639_12_14_n_1),
        .I2(\mult1_reg[2][8]_i_90_n_0 ),
        .I3(line_reg_r3_512_575_12_14_n_1),
        .I4(\mult1_reg[2][8]_i_86_n_0 ),
        .O(\mult1_reg[0][8]_i_47_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult1_reg[0][8]_i_54 
       (.I0(\mult1_reg[0][8]_i_122_n_0 ),
        .I1(\mult1_reg[0][8]_i_123_n_0 ),
        .I2(\mult1_reg[2][8]_i_86_n_0 ),
        .I3(\mult1_reg[0][8]_i_124_n_0 ),
        .I4(\mult1_reg[2][8]_i_88_n_0 ),
        .I5(\mult1_reg[0][8]_i_125_n_0 ),
        .O(\mult1_reg[0][8]_i_54_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult1_reg[0][8]_i_55 
       (.I0(\mult1_reg[2][8]_i_88_n_0 ),
        .I1(line_reg_r3_576_639_12_14_n_0),
        .I2(\mult1_reg[2][8]_i_90_n_0 ),
        .I3(line_reg_r3_512_575_12_14_n_0),
        .I4(\mult1_reg[2][8]_i_86_n_0 ),
        .O(\mult1_reg[0][8]_i_55_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult1_reg[0][8]_i_62 
       (.I0(\mult1_reg[0][8]_i_138_n_0 ),
        .I1(\mult1_reg[0][8]_i_139_n_0 ),
        .I2(\mult1_reg[2][8]_i_86_n_0 ),
        .I3(\mult1_reg[0][8]_i_140_n_0 ),
        .I4(\mult1_reg[2][8]_i_88_n_0 ),
        .I5(\mult1_reg[0][8]_i_141_n_0 ),
        .O(\mult1_reg[0][8]_i_62_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult1_reg[0][8]_i_63 
       (.I0(\mult1_reg[2][8]_i_88_n_0 ),
        .I1(line_reg_r3_576_639_9_11_n_2),
        .I2(\mult1_reg[2][8]_i_90_n_0 ),
        .I3(line_reg_r3_512_575_9_11_n_2),
        .I4(\mult1_reg[2][8]_i_86_n_0 ),
        .O(\mult1_reg[0][8]_i_63_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult1_reg[0][8]_i_74 
       (.I0(line_reg_r3_448_511_15_15_n_0),
        .I1(\mult1_reg[2][8]_i_90_n_0 ),
        .I2(line_reg_r3_384_447_15_15_n_0),
        .O(\mult1_reg[0][8]_i_74_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult1_reg[0][8]_i_75 
       (.I0(line_reg_r3_320_383_15_15_n_0),
        .I1(\mult1_reg[2][8]_i_90_n_0 ),
        .I2(line_reg_r3_256_319_15_15_n_0),
        .O(\mult1_reg[0][8]_i_75_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult1_reg[0][8]_i_76 
       (.I0(line_reg_r3_192_255_15_15_n_0),
        .I1(\mult1_reg[2][8]_i_90_n_0 ),
        .I2(line_reg_r3_128_191_15_15_n_0),
        .O(\mult1_reg[0][8]_i_76_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult1_reg[0][8]_i_77 
       (.I0(line_reg_r3_64_127_15_15_n_0),
        .I1(\mult1_reg[2][8]_i_90_n_0 ),
        .I2(line_reg_r3_0_63_15_15_n_0),
        .O(\mult1_reg[0][8]_i_77_n_0 ));
  MUXF7 \mult1_reg[0][8]_i_8 
       (.I0(\mult1_reg[0][8]_i_30_n_0 ),
        .I1(\mult1_reg[0][8]_i_31_n_0 ),
        .O(\rdPntr_reg[8]_15 ),
        .S(\mult1_reg[2][8]_i_32_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult1_reg[0][8]_i_90 
       (.I0(line_reg_r3_448_511_12_14_n_2),
        .I1(\mult1_reg[2][8]_i_90_n_0 ),
        .I2(line_reg_r3_384_447_12_14_n_2),
        .O(\mult1_reg[0][8]_i_90_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult1_reg[0][8]_i_91 
       (.I0(line_reg_r3_320_383_12_14_n_2),
        .I1(\mult1_reg[2][8]_i_90_n_0 ),
        .I2(line_reg_r3_256_319_12_14_n_2),
        .O(\mult1_reg[0][8]_i_91_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult1_reg[0][8]_i_92 
       (.I0(line_reg_r3_192_255_12_14_n_2),
        .I1(\mult1_reg[2][8]_i_90_n_0 ),
        .I2(line_reg_r3_128_191_12_14_n_2),
        .O(\mult1_reg[0][8]_i_92_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult1_reg[0][8]_i_93 
       (.I0(line_reg_r3_64_127_12_14_n_2),
        .I1(\mult1_reg[2][8]_i_90_n_0 ),
        .I2(line_reg_r3_0_63_12_14_n_2),
        .O(\mult1_reg[0][8]_i_93_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult1_reg[1][8]_i_103 
       (.I0(line_reg_r3_448_511_9_11_n_0),
        .I1(\mult1_reg[2][8]_i_90_n_0 ),
        .I2(line_reg_r3_384_447_9_11_n_0),
        .O(\mult1_reg[1][8]_i_103_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult1_reg[1][8]_i_104 
       (.I0(line_reg_r3_320_383_9_11_n_0),
        .I1(\mult1_reg[2][8]_i_90_n_0 ),
        .I2(line_reg_r3_256_319_9_11_n_0),
        .O(\mult1_reg[1][8]_i_104_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult1_reg[1][8]_i_105 
       (.I0(line_reg_r3_192_255_9_11_n_0),
        .I1(\mult1_reg[2][8]_i_90_n_0 ),
        .I2(line_reg_r3_128_191_9_11_n_0),
        .O(\mult1_reg[1][8]_i_105_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult1_reg[1][8]_i_106 
       (.I0(line_reg_r3_64_127_9_11_n_0),
        .I1(\mult1_reg[2][8]_i_90_n_0 ),
        .I2(line_reg_r3_0_63_9_11_n_0),
        .O(\mult1_reg[1][8]_i_106_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult1_reg[1][8]_i_119 
       (.I0(line_reg_r3_448_511_6_8_n_2),
        .I1(\mult1_reg[2][8]_i_90_n_0 ),
        .I2(line_reg_r3_384_447_6_8_n_2),
        .O(\mult1_reg[1][8]_i_119_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult1_reg[1][8]_i_120 
       (.I0(line_reg_r3_320_383_6_8_n_2),
        .I1(\mult1_reg[2][8]_i_90_n_0 ),
        .I2(line_reg_r3_256_319_6_8_n_2),
        .O(\mult1_reg[1][8]_i_120_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult1_reg[1][8]_i_121 
       (.I0(line_reg_r3_192_255_6_8_n_2),
        .I1(\mult1_reg[2][8]_i_90_n_0 ),
        .I2(line_reg_r3_128_191_6_8_n_2),
        .O(\mult1_reg[1][8]_i_121_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult1_reg[1][8]_i_122 
       (.I0(line_reg_r3_64_127_6_8_n_2),
        .I1(\mult1_reg[2][8]_i_90_n_0 ),
        .I2(line_reg_r3_0_63_6_8_n_2),
        .O(\mult1_reg[1][8]_i_122_n_0 ));
  MUXF7 \mult1_reg[1][8]_i_13 
       (.I0(\mult1_reg[1][8]_i_43_n_0 ),
        .I1(\mult1_reg[1][8]_i_44_n_0 ),
        .O(\rdPntr_reg[8]_9 ),
        .S(\mult1_reg[2][8]_i_32_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult1_reg[1][8]_i_135 
       (.I0(line_reg_r3_448_511_6_8_n_1),
        .I1(\mult1_reg[2][8]_i_90_n_0 ),
        .I2(line_reg_r3_384_447_6_8_n_1),
        .O(\mult1_reg[1][8]_i_135_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult1_reg[1][8]_i_136 
       (.I0(line_reg_r3_320_383_6_8_n_1),
        .I1(\mult1_reg[2][8]_i_90_n_0 ),
        .I2(line_reg_r3_256_319_6_8_n_1),
        .O(\mult1_reg[1][8]_i_136_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult1_reg[1][8]_i_137 
       (.I0(line_reg_r3_192_255_6_8_n_1),
        .I1(\mult1_reg[2][8]_i_90_n_0 ),
        .I2(line_reg_r3_128_191_6_8_n_1),
        .O(\mult1_reg[1][8]_i_137_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult1_reg[1][8]_i_138 
       (.I0(line_reg_r3_64_127_6_8_n_1),
        .I1(\mult1_reg[2][8]_i_90_n_0 ),
        .I2(line_reg_r3_0_63_6_8_n_1),
        .O(\mult1_reg[1][8]_i_138_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult1_reg[1][8]_i_151 
       (.I0(line_reg_r3_448_511_6_8_n_0),
        .I1(\mult1_reg[2][8]_i_90_n_0 ),
        .I2(line_reg_r3_384_447_6_8_n_0),
        .O(\mult1_reg[1][8]_i_151_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult1_reg[1][8]_i_152 
       (.I0(line_reg_r3_320_383_6_8_n_0),
        .I1(\mult1_reg[2][8]_i_90_n_0 ),
        .I2(line_reg_r3_256_319_6_8_n_0),
        .O(\mult1_reg[1][8]_i_152_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult1_reg[1][8]_i_153 
       (.I0(line_reg_r3_192_255_6_8_n_0),
        .I1(\mult1_reg[2][8]_i_90_n_0 ),
        .I2(line_reg_r3_128_191_6_8_n_0),
        .O(\mult1_reg[1][8]_i_153_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult1_reg[1][8]_i_154 
       (.I0(line_reg_r3_64_127_6_8_n_0),
        .I1(\mult1_reg[2][8]_i_90_n_0 ),
        .I2(line_reg_r3_0_63_6_8_n_0),
        .O(\mult1_reg[1][8]_i_154_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult1_reg[1][8]_i_167 
       (.I0(line_reg_r3_448_511_3_5_n_2),
        .I1(\mult1_reg[2][8]_i_90_n_0 ),
        .I2(line_reg_r3_384_447_3_5_n_2),
        .O(\mult1_reg[1][8]_i_167_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult1_reg[1][8]_i_168 
       (.I0(line_reg_r3_320_383_3_5_n_2),
        .I1(\mult1_reg[2][8]_i_90_n_0 ),
        .I2(line_reg_r3_256_319_3_5_n_2),
        .O(\mult1_reg[1][8]_i_168_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult1_reg[1][8]_i_169 
       (.I0(line_reg_r3_192_255_3_5_n_2),
        .I1(\mult1_reg[2][8]_i_90_n_0 ),
        .I2(line_reg_r3_128_191_3_5_n_2),
        .O(\mult1_reg[1][8]_i_169_n_0 ));
  MUXF7 \mult1_reg[1][8]_i_17 
       (.I0(\mult1_reg[1][8]_i_51_n_0 ),
        .I1(\mult1_reg[1][8]_i_52_n_0 ),
        .O(\rdPntr_reg[8]_8 ),
        .S(\mult1_reg[2][8]_i_32_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult1_reg[1][8]_i_170 
       (.I0(line_reg_r3_64_127_3_5_n_2),
        .I1(\mult1_reg[2][8]_i_90_n_0 ),
        .I2(line_reg_r3_0_63_3_5_n_2),
        .O(\mult1_reg[1][8]_i_170_n_0 ));
  MUXF7 \mult1_reg[1][8]_i_21 
       (.I0(\mult1_reg[1][8]_i_59_n_0 ),
        .I1(\mult1_reg[1][8]_i_60_n_0 ),
        .O(\rdPntr_reg[8]_7 ),
        .S(\mult1_reg[2][8]_i_32_n_0 ));
  MUXF7 \mult1_reg[1][8]_i_25 
       (.I0(\mult1_reg[1][8]_i_67_n_0 ),
        .I1(\mult1_reg[1][8]_i_68_n_0 ),
        .O(\rdPntr_reg[8]_6 ),
        .S(\mult1_reg[2][8]_i_32_n_0 ));
  MUXF7 \mult1_reg[1][8]_i_29 
       (.I0(\mult1_reg[1][8]_i_75_n_0 ),
        .I1(\mult1_reg[1][8]_i_76_n_0 ),
        .O(\rdPntr_reg[8]_5 ),
        .S(\mult1_reg[2][8]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult1_reg[1][8]_i_35 
       (.I0(\mult1_reg[1][8]_i_87_n_0 ),
        .I1(\mult1_reg[1][8]_i_88_n_0 ),
        .I2(\mult1_reg[2][8]_i_86_n_0 ),
        .I3(\mult1_reg[1][8]_i_89_n_0 ),
        .I4(\mult1_reg[2][8]_i_88_n_0 ),
        .I5(\mult1_reg[1][8]_i_90_n_0 ),
        .O(\mult1_reg[1][8]_i_35_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult1_reg[1][8]_i_36 
       (.I0(\mult1_reg[2][8]_i_88_n_0 ),
        .I1(line_reg_r3_576_639_9_11_n_1),
        .I2(\mult1_reg[2][8]_i_90_n_0 ),
        .I3(line_reg_r3_512_575_9_11_n_1),
        .I4(\mult1_reg[2][8]_i_86_n_0 ),
        .O(\mult1_reg[1][8]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult1_reg[1][8]_i_43 
       (.I0(\mult1_reg[1][8]_i_103_n_0 ),
        .I1(\mult1_reg[1][8]_i_104_n_0 ),
        .I2(\mult1_reg[2][8]_i_86_n_0 ),
        .I3(\mult1_reg[1][8]_i_105_n_0 ),
        .I4(\mult1_reg[2][8]_i_88_n_0 ),
        .I5(\mult1_reg[1][8]_i_106_n_0 ),
        .O(\mult1_reg[1][8]_i_43_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult1_reg[1][8]_i_44 
       (.I0(\mult1_reg[2][8]_i_88_n_0 ),
        .I1(line_reg_r3_576_639_9_11_n_0),
        .I2(\mult1_reg[2][8]_i_90_n_0 ),
        .I3(line_reg_r3_512_575_9_11_n_0),
        .I4(\mult1_reg[2][8]_i_86_n_0 ),
        .O(\mult1_reg[1][8]_i_44_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult1_reg[1][8]_i_51 
       (.I0(\mult1_reg[1][8]_i_119_n_0 ),
        .I1(\mult1_reg[1][8]_i_120_n_0 ),
        .I2(\mult1_reg[2][8]_i_86_n_0 ),
        .I3(\mult1_reg[1][8]_i_121_n_0 ),
        .I4(\mult1_reg[2][8]_i_88_n_0 ),
        .I5(\mult1_reg[1][8]_i_122_n_0 ),
        .O(\mult1_reg[1][8]_i_51_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult1_reg[1][8]_i_52 
       (.I0(\mult1_reg[2][8]_i_88_n_0 ),
        .I1(line_reg_r3_576_639_6_8_n_2),
        .I2(\mult1_reg[2][8]_i_90_n_0 ),
        .I3(line_reg_r3_512_575_6_8_n_2),
        .I4(\mult1_reg[2][8]_i_86_n_0 ),
        .O(\mult1_reg[1][8]_i_52_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult1_reg[1][8]_i_59 
       (.I0(\mult1_reg[1][8]_i_135_n_0 ),
        .I1(\mult1_reg[1][8]_i_136_n_0 ),
        .I2(\mult1_reg[2][8]_i_86_n_0 ),
        .I3(\mult1_reg[1][8]_i_137_n_0 ),
        .I4(\mult1_reg[2][8]_i_88_n_0 ),
        .I5(\mult1_reg[1][8]_i_138_n_0 ),
        .O(\mult1_reg[1][8]_i_59_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult1_reg[1][8]_i_60 
       (.I0(\mult1_reg[2][8]_i_88_n_0 ),
        .I1(line_reg_r3_576_639_6_8_n_1),
        .I2(\mult1_reg[2][8]_i_90_n_0 ),
        .I3(line_reg_r3_512_575_6_8_n_1),
        .I4(\mult1_reg[2][8]_i_86_n_0 ),
        .O(\mult1_reg[1][8]_i_60_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult1_reg[1][8]_i_67 
       (.I0(\mult1_reg[1][8]_i_151_n_0 ),
        .I1(\mult1_reg[1][8]_i_152_n_0 ),
        .I2(\mult1_reg[2][8]_i_86_n_0 ),
        .I3(\mult1_reg[1][8]_i_153_n_0 ),
        .I4(\mult1_reg[2][8]_i_88_n_0 ),
        .I5(\mult1_reg[1][8]_i_154_n_0 ),
        .O(\mult1_reg[1][8]_i_67_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult1_reg[1][8]_i_68 
       (.I0(\mult1_reg[2][8]_i_88_n_0 ),
        .I1(line_reg_r3_576_639_6_8_n_0),
        .I2(\mult1_reg[2][8]_i_90_n_0 ),
        .I3(line_reg_r3_512_575_6_8_n_0),
        .I4(\mult1_reg[2][8]_i_86_n_0 ),
        .O(\mult1_reg[1][8]_i_68_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult1_reg[1][8]_i_75 
       (.I0(\mult1_reg[1][8]_i_167_n_0 ),
        .I1(\mult1_reg[1][8]_i_168_n_0 ),
        .I2(\mult1_reg[2][8]_i_86_n_0 ),
        .I3(\mult1_reg[1][8]_i_169_n_0 ),
        .I4(\mult1_reg[2][8]_i_88_n_0 ),
        .I5(\mult1_reg[1][8]_i_170_n_0 ),
        .O(\mult1_reg[1][8]_i_75_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult1_reg[1][8]_i_76 
       (.I0(\mult1_reg[2][8]_i_88_n_0 ),
        .I1(line_reg_r3_576_639_3_5_n_2),
        .I2(\mult1_reg[2][8]_i_90_n_0 ),
        .I3(line_reg_r3_512_575_3_5_n_2),
        .I4(\mult1_reg[2][8]_i_86_n_0 ),
        .O(\mult1_reg[1][8]_i_76_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult1_reg[1][8]_i_87 
       (.I0(line_reg_r3_448_511_9_11_n_1),
        .I1(\mult1_reg[2][8]_i_90_n_0 ),
        .I2(line_reg_r3_384_447_9_11_n_1),
        .O(\mult1_reg[1][8]_i_87_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult1_reg[1][8]_i_88 
       (.I0(line_reg_r3_320_383_9_11_n_1),
        .I1(\mult1_reg[2][8]_i_90_n_0 ),
        .I2(line_reg_r3_256_319_9_11_n_1),
        .O(\mult1_reg[1][8]_i_88_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult1_reg[1][8]_i_89 
       (.I0(line_reg_r3_192_255_9_11_n_1),
        .I1(\mult1_reg[2][8]_i_90_n_0 ),
        .I2(line_reg_r3_128_191_9_11_n_1),
        .O(\mult1_reg[1][8]_i_89_n_0 ));
  MUXF7 \mult1_reg[1][8]_i_9 
       (.I0(\mult1_reg[1][8]_i_35_n_0 ),
        .I1(\mult1_reg[1][8]_i_36_n_0 ),
        .O(\rdPntr_reg[8]_10 ),
        .S(\mult1_reg[2][8]_i_32_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult1_reg[1][8]_i_90 
       (.I0(line_reg_r3_64_127_9_11_n_1),
        .I1(\mult1_reg[2][8]_i_90_n_0 ),
        .I2(line_reg_r3_0_63_9_11_n_1),
        .O(\mult1_reg[1][8]_i_90_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult1_reg[2][8]_i_106 
       (.I0(line_reg_r3_448_511_3_5_n_0),
        .I1(\mult1_reg[2][8]_i_90_n_0 ),
        .I2(line_reg_r3_384_447_3_5_n_0),
        .O(\mult1_reg[2][8]_i_106_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult1_reg[2][8]_i_107 
       (.I0(line_reg_r3_320_383_3_5_n_0),
        .I1(\mult1_reg[2][8]_i_90_n_0 ),
        .I2(line_reg_r3_256_319_3_5_n_0),
        .O(\mult1_reg[2][8]_i_107_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult1_reg[2][8]_i_108 
       (.I0(line_reg_r3_192_255_3_5_n_0),
        .I1(\mult1_reg[2][8]_i_90_n_0 ),
        .I2(line_reg_r3_128_191_3_5_n_0),
        .O(\mult1_reg[2][8]_i_108_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult1_reg[2][8]_i_109 
       (.I0(line_reg_r3_64_127_3_5_n_0),
        .I1(\mult1_reg[2][8]_i_90_n_0 ),
        .I2(line_reg_r3_0_63_3_5_n_0),
        .O(\mult1_reg[2][8]_i_109_n_0 ));
  MUXF7 \mult1_reg[2][8]_i_12 
       (.I0(\mult1_reg[2][8]_i_42_n_0 ),
        .I1(\mult1_reg[2][8]_i_43_n_0 ),
        .O(\rdPntr_reg[8]_3 ),
        .S(\mult1_reg[2][8]_i_32_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult1_reg[2][8]_i_122 
       (.I0(line_reg_r3_448_511_0_2_n_2),
        .I1(\mult1_reg[2][8]_i_90_n_0 ),
        .I2(line_reg_r3_384_447_0_2_n_2),
        .O(\mult1_reg[2][8]_i_122_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult1_reg[2][8]_i_123 
       (.I0(line_reg_r3_320_383_0_2_n_2),
        .I1(\mult1_reg[2][8]_i_90_n_0 ),
        .I2(line_reg_r3_256_319_0_2_n_2),
        .O(\mult1_reg[2][8]_i_123_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult1_reg[2][8]_i_124 
       (.I0(line_reg_r3_192_255_0_2_n_2),
        .I1(\mult1_reg[2][8]_i_90_n_0 ),
        .I2(line_reg_r3_128_191_0_2_n_2),
        .O(\mult1_reg[2][8]_i_124_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult1_reg[2][8]_i_125 
       (.I0(line_reg_r3_64_127_0_2_n_2),
        .I1(\mult1_reg[2][8]_i_90_n_0 ),
        .I2(line_reg_r3_0_63_0_2_n_2),
        .O(\mult1_reg[2][8]_i_125_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult1_reg[2][8]_i_138 
       (.I0(line_reg_r3_448_511_0_2_n_1),
        .I1(\mult1_reg[2][8]_i_90_n_0 ),
        .I2(line_reg_r3_384_447_0_2_n_1),
        .O(\mult1_reg[2][8]_i_138_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult1_reg[2][8]_i_139 
       (.I0(line_reg_r3_320_383_0_2_n_1),
        .I1(\mult1_reg[2][8]_i_90_n_0 ),
        .I2(line_reg_r3_256_319_0_2_n_1),
        .O(\mult1_reg[2][8]_i_139_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult1_reg[2][8]_i_140 
       (.I0(line_reg_r3_192_255_0_2_n_1),
        .I1(\mult1_reg[2][8]_i_90_n_0 ),
        .I2(line_reg_r3_128_191_0_2_n_1),
        .O(\mult1_reg[2][8]_i_140_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult1_reg[2][8]_i_141 
       (.I0(line_reg_r3_64_127_0_2_n_1),
        .I1(\mult1_reg[2][8]_i_90_n_0 ),
        .I2(line_reg_r3_0_63_0_2_n_1),
        .O(\mult1_reg[2][8]_i_141_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult1_reg[2][8]_i_154 
       (.I0(line_reg_r3_448_511_0_2_n_0),
        .I1(\mult1_reg[2][8]_i_90_n_0 ),
        .I2(line_reg_r3_384_447_0_2_n_0),
        .O(\mult1_reg[2][8]_i_154_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult1_reg[2][8]_i_155 
       (.I0(line_reg_r3_320_383_0_2_n_0),
        .I1(\mult1_reg[2][8]_i_90_n_0 ),
        .I2(line_reg_r3_256_319_0_2_n_0),
        .O(\mult1_reg[2][8]_i_155_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult1_reg[2][8]_i_156 
       (.I0(line_reg_r3_192_255_0_2_n_0),
        .I1(\mult1_reg[2][8]_i_90_n_0 ),
        .I2(line_reg_r3_128_191_0_2_n_0),
        .O(\mult1_reg[2][8]_i_156_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult1_reg[2][8]_i_157 
       (.I0(line_reg_r3_64_127_0_2_n_0),
        .I1(\mult1_reg[2][8]_i_90_n_0 ),
        .I2(line_reg_r3_0_63_0_2_n_0),
        .O(\mult1_reg[2][8]_i_157_n_0 ));
  MUXF7 \mult1_reg[2][8]_i_16 
       (.I0(\mult1_reg[2][8]_i_50_n_0 ),
        .I1(\mult1_reg[2][8]_i_51_n_0 ),
        .O(\rdPntr_reg[8]_2 ),
        .S(\mult1_reg[2][8]_i_32_n_0 ));
  MUXF7 \mult1_reg[2][8]_i_20 
       (.I0(\mult1_reg[2][8]_i_58_n_0 ),
        .I1(\mult1_reg[2][8]_i_59_n_0 ),
        .O(\rdPntr_reg[8]_1 ),
        .S(\mult1_reg[2][8]_i_32_n_0 ));
  MUXF7 \mult1_reg[2][8]_i_24 
       (.I0(\mult1_reg[2][8]_i_66_n_0 ),
        .I1(\mult1_reg[2][8]_i_67_n_0 ),
        .O(\rdPntr_reg[8]_0 ),
        .S(\mult1_reg[2][8]_i_32_n_0 ));
  LUT4 #(
    .INIT(16'hDF20)) 
    \mult1_reg[2][8]_i_32 
       (.I0(rdPntr_reg_rep__0[8]),
        .I1(\rdPntr[10]_i_3__0_n_0 ),
        .I2(rdPntr_reg_rep__0[7]),
        .I3(rdPntr_reg_rep__0[9]),
        .O(\mult1_reg[2][8]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult1_reg[2][8]_i_33 
       (.I0(\mult1_reg[2][8]_i_84_n_0 ),
        .I1(\mult1_reg[2][8]_i_85_n_0 ),
        .I2(\mult1_reg[2][8]_i_86_n_0 ),
        .I3(\mult1_reg[2][8]_i_87_n_0 ),
        .I4(\mult1_reg[2][8]_i_88_n_0 ),
        .I5(\mult1_reg[2][8]_i_89_n_0 ),
        .O(\mult1_reg[2][8]_i_33_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult1_reg[2][8]_i_34 
       (.I0(\mult1_reg[2][8]_i_88_n_0 ),
        .I1(line_reg_r3_576_639_3_5_n_1),
        .I2(\mult1_reg[2][8]_i_90_n_0 ),
        .I3(line_reg_r3_512_575_3_5_n_1),
        .I4(\mult1_reg[2][8]_i_86_n_0 ),
        .O(\mult1_reg[2][8]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult1_reg[2][8]_i_42 
       (.I0(\mult1_reg[2][8]_i_106_n_0 ),
        .I1(\mult1_reg[2][8]_i_107_n_0 ),
        .I2(\mult1_reg[2][8]_i_86_n_0 ),
        .I3(\mult1_reg[2][8]_i_108_n_0 ),
        .I4(\mult1_reg[2][8]_i_88_n_0 ),
        .I5(\mult1_reg[2][8]_i_109_n_0 ),
        .O(\mult1_reg[2][8]_i_42_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult1_reg[2][8]_i_43 
       (.I0(\mult1_reg[2][8]_i_88_n_0 ),
        .I1(line_reg_r3_576_639_3_5_n_0),
        .I2(\mult1_reg[2][8]_i_90_n_0 ),
        .I3(line_reg_r3_512_575_3_5_n_0),
        .I4(\mult1_reg[2][8]_i_86_n_0 ),
        .O(\mult1_reg[2][8]_i_43_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult1_reg[2][8]_i_50 
       (.I0(\mult1_reg[2][8]_i_122_n_0 ),
        .I1(\mult1_reg[2][8]_i_123_n_0 ),
        .I2(\mult1_reg[2][8]_i_86_n_0 ),
        .I3(\mult1_reg[2][8]_i_124_n_0 ),
        .I4(\mult1_reg[2][8]_i_88_n_0 ),
        .I5(\mult1_reg[2][8]_i_125_n_0 ),
        .O(\mult1_reg[2][8]_i_50_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult1_reg[2][8]_i_51 
       (.I0(\mult1_reg[2][8]_i_88_n_0 ),
        .I1(line_reg_r3_576_639_0_2_n_2),
        .I2(\mult1_reg[2][8]_i_90_n_0 ),
        .I3(line_reg_r3_512_575_0_2_n_2),
        .I4(\mult1_reg[2][8]_i_86_n_0 ),
        .O(\mult1_reg[2][8]_i_51_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult1_reg[2][8]_i_58 
       (.I0(\mult1_reg[2][8]_i_138_n_0 ),
        .I1(\mult1_reg[2][8]_i_139_n_0 ),
        .I2(\mult1_reg[2][8]_i_86_n_0 ),
        .I3(\mult1_reg[2][8]_i_140_n_0 ),
        .I4(\mult1_reg[2][8]_i_88_n_0 ),
        .I5(\mult1_reg[2][8]_i_141_n_0 ),
        .O(\mult1_reg[2][8]_i_58_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult1_reg[2][8]_i_59 
       (.I0(\mult1_reg[2][8]_i_88_n_0 ),
        .I1(line_reg_r3_576_639_0_2_n_1),
        .I2(\mult1_reg[2][8]_i_90_n_0 ),
        .I3(line_reg_r3_512_575_0_2_n_1),
        .I4(\mult1_reg[2][8]_i_86_n_0 ),
        .O(\mult1_reg[2][8]_i_59_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult1_reg[2][8]_i_66 
       (.I0(\mult1_reg[2][8]_i_154_n_0 ),
        .I1(\mult1_reg[2][8]_i_155_n_0 ),
        .I2(\mult1_reg[2][8]_i_86_n_0 ),
        .I3(\mult1_reg[2][8]_i_156_n_0 ),
        .I4(\mult1_reg[2][8]_i_88_n_0 ),
        .I5(\mult1_reg[2][8]_i_157_n_0 ),
        .O(\mult1_reg[2][8]_i_66_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult1_reg[2][8]_i_67 
       (.I0(\mult1_reg[2][8]_i_88_n_0 ),
        .I1(line_reg_r3_576_639_0_2_n_0),
        .I2(\mult1_reg[2][8]_i_90_n_0 ),
        .I3(line_reg_r3_512_575_0_2_n_0),
        .I4(\mult1_reg[2][8]_i_86_n_0 ),
        .O(\mult1_reg[2][8]_i_67_n_0 ));
  MUXF7 \mult1_reg[2][8]_i_8 
       (.I0(\mult1_reg[2][8]_i_33_n_0 ),
        .I1(\mult1_reg[2][8]_i_34_n_0 ),
        .O(\rdPntr_reg[8]_4 ),
        .S(\mult1_reg[2][8]_i_32_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult1_reg[2][8]_i_84 
       (.I0(line_reg_r3_448_511_3_5_n_1),
        .I1(\mult1_reg[2][8]_i_90_n_0 ),
        .I2(line_reg_r3_384_447_3_5_n_1),
        .O(\mult1_reg[2][8]_i_84_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult1_reg[2][8]_i_85 
       (.I0(line_reg_r3_320_383_3_5_n_1),
        .I1(\mult1_reg[2][8]_i_90_n_0 ),
        .I2(line_reg_r3_256_319_3_5_n_1),
        .O(\mult1_reg[2][8]_i_85_n_0 ));
  LUT3 #(
    .INIT(8'hD2)) 
    \mult1_reg[2][8]_i_86 
       (.I0(rdPntr_reg_rep__0[7]),
        .I1(\rdPntr[10]_i_3__0_n_0 ),
        .I2(rdPntr_reg_rep__0[8]),
        .O(\mult1_reg[2][8]_i_86_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult1_reg[2][8]_i_87 
       (.I0(line_reg_r3_192_255_3_5_n_1),
        .I1(\mult1_reg[2][8]_i_90_n_0 ),
        .I2(line_reg_r3_128_191_3_5_n_1),
        .O(\mult1_reg[2][8]_i_87_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \mult1_reg[2][8]_i_88 
       (.I0(\rdPntr[10]_i_3__0_n_0 ),
        .I1(rdPntr_reg_rep__0[7]),
        .O(\mult1_reg[2][8]_i_88_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult1_reg[2][8]_i_89 
       (.I0(line_reg_r3_64_127_3_5_n_1),
        .I1(\mult1_reg[2][8]_i_90_n_0 ),
        .I2(line_reg_r3_0_63_3_5_n_1),
        .O(\mult1_reg[2][8]_i_89_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \mult1_reg[2][8]_i_90 
       (.I0(\rdPntr_reg_n_0_[5] ),
        .I1(\rdPntr_reg_n_0_[3] ),
        .I2(\rdPntr_reg_n_0_[1] ),
        .I3(\rdPntr_reg_n_0_[2] ),
        .I4(\rdPntr_reg_n_0_[4] ),
        .I5(rdPntr_reg_rep__0[6]),
        .O(\mult1_reg[2][8]_i_90_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[0][1][1]_i_1 
       (.I0(\rdPntr_reg[0]_rep__0_11 ),
        .I1(o_data01_out[11]),
        .I2(currentRbuff[1]),
        .I3(\mult_reg[0][1][1] ),
        .I4(currentRbuff[0]),
        .I5(\mult_reg[0][1][1]_0 ),
        .O(pixel_data[43]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[0][1][2]_i_1 
       (.I0(\rdPntr_reg[0]_rep__0_12 ),
        .I1(o_data01_out[12]),
        .I2(currentRbuff[1]),
        .I3(\mult_reg[0][1][2] ),
        .I4(currentRbuff[0]),
        .I5(\mult_reg[0][1][2]_0 ),
        .O(pixel_data[44]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[0][1][3]_i_1 
       (.I0(\rdPntr_reg[0]_rep__0_13 ),
        .I1(o_data01_out[13]),
        .I2(currentRbuff[1]),
        .I3(\mult_reg[0][1][3] ),
        .I4(currentRbuff[0]),
        .I5(\mult_reg[0][1][3]_0 ),
        .O(pixel_data[45]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[0][1][4]_i_1 
       (.I0(\rdPntr_reg[0]_rep__0_14 ),
        .I1(o_data01_out[14]),
        .I2(currentRbuff[1]),
        .I3(\mult_reg[0][1][4] ),
        .I4(currentRbuff[0]),
        .I5(\mult_reg[0][1][4]_0 ),
        .O(pixel_data[46]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[0][1][5]_i_1 
       (.I0(\rdPntr_reg[0]_rep__0_15 ),
        .I1(o_data01_out[15]),
        .I2(currentRbuff[1]),
        .I3(\mult_reg[0][1][5] ),
        .I4(currentRbuff[0]),
        .I5(\mult_reg[0][1][5]_0 ),
        .O(pixel_data[47]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[0][2][0]_i_1 
       (.I0(\rdPntr_reg[8]_11 ),
        .I1(o_data03_out[11]),
        .I2(currentRbuff[1]),
        .I3(\mult_reg[0][2][0] ),
        .I4(currentRbuff[0]),
        .I5(\mult_reg[0][2][0]_0 ),
        .O(pixel_data[27]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[0][2][1]_i_1 
       (.I0(\rdPntr_reg[8]_12 ),
        .I1(o_data03_out[12]),
        .I2(currentRbuff[1]),
        .I3(\mult_reg[0][2][1] ),
        .I4(currentRbuff[0]),
        .I5(\mult_reg[0][2][1]_0 ),
        .O(pixel_data[28]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[0][2][2]_i_1 
       (.I0(\rdPntr_reg[8]_13 ),
        .I1(o_data03_out[13]),
        .I2(currentRbuff[1]),
        .I3(\mult_reg[0][2][2] ),
        .I4(currentRbuff[0]),
        .I5(\mult_reg[0][2][2]_0 ),
        .O(pixel_data[29]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[0][2][3]_i_1 
       (.I0(\rdPntr_reg[8]_14 ),
        .I1(o_data03_out[14]),
        .I2(currentRbuff[1]),
        .I3(\mult_reg[0][2][3] ),
        .I4(currentRbuff[0]),
        .I5(\mult_reg[0][2][3]_0 ),
        .O(pixel_data[30]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[0][2][4]_i_1 
       (.I0(\rdPntr_reg[8]_15 ),
        .I1(o_data03_out[15]),
        .I2(currentRbuff[1]),
        .I3(\mult_reg[0][2][4] ),
        .I4(currentRbuff[0]),
        .I5(\mult_reg[0][2][4]_0 ),
        .O(pixel_data[31]));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[0][3][1]_i_15 
       (.I0(rdPntr_reg_rep__0[7]),
        .I1(line_reg_r1_576_639_9_11_n_2),
        .I2(rdPntr_reg_rep__0[6]),
        .I3(line_reg_r1_512_575_9_11_n_2),
        .I4(rdPntr_reg_rep__0[8]),
        .O(\mult[0][3][1]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[0][3][1]_i_16 
       (.I0(line_reg_r1_448_511_9_11_n_2),
        .I1(line_reg_r1_384_447_9_11_n_2),
        .I2(rdPntr_reg_rep__0[7]),
        .I3(line_reg_r1_320_383_9_11_n_2),
        .I4(rdPntr_reg_rep__0[6]),
        .I5(line_reg_r1_256_319_9_11_n_2),
        .O(\mult[0][3][1]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[0][3][1]_i_17 
       (.I0(line_reg_r1_192_255_9_11_n_2),
        .I1(line_reg_r1_128_191_9_11_n_2),
        .I2(rdPntr_reg_rep__0[7]),
        .I3(line_reg_r1_64_127_9_11_n_2),
        .I4(rdPntr_reg_rep__0[6]),
        .I5(line_reg_r1_0_63_9_11_n_2),
        .O(\mult[0][3][1]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mult[0][3][1]_i_5 
       (.I0(\mult[0][3][1]_i_15_n_0 ),
        .I1(rdPntr_reg_rep__0[9]),
        .I2(\mult[0][3][1]_i_16_n_0 ),
        .I3(rdPntr_reg_rep__0[8]),
        .I4(\mult[0][3][1]_i_17_n_0 ),
        .O(\rdPntr_reg[9]_11 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[0][3][2]_i_15 
       (.I0(rdPntr_reg_rep__0[7]),
        .I1(line_reg_r1_576_639_12_14_n_0),
        .I2(rdPntr_reg_rep__0[6]),
        .I3(line_reg_r1_512_575_12_14_n_0),
        .I4(rdPntr_reg_rep__0[8]),
        .O(\mult[0][3][2]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[0][3][2]_i_16 
       (.I0(line_reg_r1_448_511_12_14_n_0),
        .I1(line_reg_r1_384_447_12_14_n_0),
        .I2(rdPntr_reg_rep__0[7]),
        .I3(line_reg_r1_320_383_12_14_n_0),
        .I4(rdPntr_reg_rep__0[6]),
        .I5(line_reg_r1_256_319_12_14_n_0),
        .O(\mult[0][3][2]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[0][3][2]_i_17 
       (.I0(line_reg_r1_192_255_12_14_n_0),
        .I1(line_reg_r1_128_191_12_14_n_0),
        .I2(rdPntr_reg_rep__0[7]),
        .I3(line_reg_r1_64_127_12_14_n_0),
        .I4(rdPntr_reg_rep__0[6]),
        .I5(line_reg_r1_0_63_12_14_n_0),
        .O(\mult[0][3][2]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mult[0][3][2]_i_5 
       (.I0(\mult[0][3][2]_i_15_n_0 ),
        .I1(rdPntr_reg_rep__0[9]),
        .I2(\mult[0][3][2]_i_16_n_0 ),
        .I3(rdPntr_reg_rep__0[8]),
        .I4(\mult[0][3][2]_i_17_n_0 ),
        .O(\rdPntr_reg[9]_12 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[0][3][3]_i_15 
       (.I0(rdPntr_reg_rep__0[7]),
        .I1(line_reg_r1_576_639_12_14_n_1),
        .I2(rdPntr_reg_rep__0[6]),
        .I3(line_reg_r1_512_575_12_14_n_1),
        .I4(rdPntr_reg_rep__0[8]),
        .O(\mult[0][3][3]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[0][3][3]_i_16 
       (.I0(line_reg_r1_448_511_12_14_n_1),
        .I1(line_reg_r1_384_447_12_14_n_1),
        .I2(rdPntr_reg_rep__0[7]),
        .I3(line_reg_r1_320_383_12_14_n_1),
        .I4(rdPntr_reg_rep__0[6]),
        .I5(line_reg_r1_256_319_12_14_n_1),
        .O(\mult[0][3][3]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[0][3][3]_i_17 
       (.I0(line_reg_r1_192_255_12_14_n_1),
        .I1(line_reg_r1_128_191_12_14_n_1),
        .I2(rdPntr_reg_rep__0[7]),
        .I3(line_reg_r1_64_127_12_14_n_1),
        .I4(rdPntr_reg_rep__0[6]),
        .I5(line_reg_r1_0_63_12_14_n_1),
        .O(\mult[0][3][3]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mult[0][3][3]_i_5 
       (.I0(\mult[0][3][3]_i_15_n_0 ),
        .I1(rdPntr_reg_rep__0[9]),
        .I2(\mult[0][3][3]_i_16_n_0 ),
        .I3(rdPntr_reg_rep__0[8]),
        .I4(\mult[0][3][3]_i_17_n_0 ),
        .O(\rdPntr_reg[9]_13 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[0][3][4]_i_15 
       (.I0(rdPntr_reg_rep__0[7]),
        .I1(line_reg_r1_576_639_12_14_n_2),
        .I2(rdPntr_reg_rep__0[6]),
        .I3(line_reg_r1_512_575_12_14_n_2),
        .I4(rdPntr_reg_rep__0[8]),
        .O(\mult[0][3][4]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[0][3][4]_i_16 
       (.I0(line_reg_r1_448_511_12_14_n_2),
        .I1(line_reg_r1_384_447_12_14_n_2),
        .I2(rdPntr_reg_rep__0[7]),
        .I3(line_reg_r1_320_383_12_14_n_2),
        .I4(rdPntr_reg_rep__0[6]),
        .I5(line_reg_r1_256_319_12_14_n_2),
        .O(\mult[0][3][4]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[0][3][4]_i_17 
       (.I0(line_reg_r1_192_255_12_14_n_2),
        .I1(line_reg_r1_128_191_12_14_n_2),
        .I2(rdPntr_reg_rep__0[7]),
        .I3(line_reg_r1_64_127_12_14_n_2),
        .I4(rdPntr_reg_rep__0[6]),
        .I5(line_reg_r1_0_63_12_14_n_2),
        .O(\mult[0][3][4]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mult[0][3][4]_i_5 
       (.I0(\mult[0][3][4]_i_15_n_0 ),
        .I1(rdPntr_reg_rep__0[9]),
        .I2(\mult[0][3][4]_i_16_n_0 ),
        .I3(rdPntr_reg_rep__0[8]),
        .I4(\mult[0][3][4]_i_17_n_0 ),
        .O(\rdPntr_reg[9]_14 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[0][3][5]_i_15 
       (.I0(rdPntr_reg_rep__0[7]),
        .I1(line_reg_r1_576_639_15_15_n_0),
        .I2(rdPntr_reg_rep__0[6]),
        .I3(line_reg_r1_512_575_15_15_n_0),
        .I4(rdPntr_reg_rep__0[8]),
        .O(\mult[0][3][5]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[0][3][5]_i_16 
       (.I0(line_reg_r1_448_511_15_15_n_0),
        .I1(line_reg_r1_384_447_15_15_n_0),
        .I2(rdPntr_reg_rep__0[7]),
        .I3(line_reg_r1_320_383_15_15_n_0),
        .I4(rdPntr_reg_rep__0[6]),
        .I5(line_reg_r1_256_319_15_15_n_0),
        .O(\mult[0][3][5]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[0][3][5]_i_17 
       (.I0(line_reg_r1_192_255_15_15_n_0),
        .I1(line_reg_r1_128_191_15_15_n_0),
        .I2(rdPntr_reg_rep__0[7]),
        .I3(line_reg_r1_64_127_15_15_n_0),
        .I4(rdPntr_reg_rep__0[6]),
        .I5(line_reg_r1_0_63_15_15_n_0),
        .O(\mult[0][3][5]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mult[0][3][5]_i_5 
       (.I0(\mult[0][3][5]_i_15_n_0 ),
        .I1(rdPntr_reg_rep__0[9]),
        .I2(\mult[0][3][5]_i_16_n_0 ),
        .I3(rdPntr_reg_rep__0[8]),
        .I4(\mult[0][3][5]_i_17_n_0 ),
        .O(\rdPntr_reg[9]_15 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[0][4][2]_i_12 
       (.I0(\mult[0][4][2]_i_26_n_0 ),
        .I1(\mult[0][4][2]_i_27_n_0 ),
        .I2(\rdPntr[8]_i_1__0_n_0 ),
        .I3(\mult[0][4][2]_i_28_n_0 ),
        .I4(\mult[2][4][6]_i_36_n_0 ),
        .I5(\mult[0][4][2]_i_29_n_0 ),
        .O(\mult[0][4][2]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[0][4][2]_i_13 
       (.I0(\mult[2][4][6]_i_36_n_0 ),
        .I1(line_reg_r2_576_639_9_11_n_2),
        .I2(\rdPntr[6]_i_1__0_n_0 ),
        .I3(line_reg_r2_512_575_9_11_n_2),
        .I4(\rdPntr[8]_i_1__0_n_0 ),
        .O(\mult[0][4][2]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[0][4][2]_i_26 
       (.I0(line_reg_r2_448_511_9_11_n_2),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__0_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_384_447_9_11_n_2),
        .O(\mult[0][4][2]_i_26_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[0][4][2]_i_27 
       (.I0(line_reg_r2_320_383_9_11_n_2),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__0_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_256_319_9_11_n_2),
        .O(\mult[0][4][2]_i_27_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[0][4][2]_i_28 
       (.I0(line_reg_r2_192_255_9_11_n_2),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__0_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_128_191_9_11_n_2),
        .O(\mult[0][4][2]_i_28_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[0][4][2]_i_29 
       (.I0(line_reg_r2_64_127_9_11_n_2),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__0_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_0_63_9_11_n_2),
        .O(\mult[0][4][2]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[0][4][3]_i_12 
       (.I0(\mult[0][4][3]_i_26_n_0 ),
        .I1(\mult[0][4][3]_i_27_n_0 ),
        .I2(\rdPntr[8]_i_1__0_n_0 ),
        .I3(\mult[0][4][3]_i_28_n_0 ),
        .I4(\mult[2][4][6]_i_36_n_0 ),
        .I5(\mult[0][4][3]_i_29_n_0 ),
        .O(\mult[0][4][3]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[0][4][3]_i_13 
       (.I0(\mult[2][4][6]_i_36_n_0 ),
        .I1(line_reg_r2_576_639_12_14_n_0),
        .I2(\rdPntr[6]_i_1__0_n_0 ),
        .I3(line_reg_r2_512_575_12_14_n_0),
        .I4(\rdPntr[8]_i_1__0_n_0 ),
        .O(\mult[0][4][3]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[0][4][3]_i_26 
       (.I0(line_reg_r2_448_511_12_14_n_0),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__0_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_384_447_12_14_n_0),
        .O(\mult[0][4][3]_i_26_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[0][4][3]_i_27 
       (.I0(line_reg_r2_320_383_12_14_n_0),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__0_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_256_319_12_14_n_0),
        .O(\mult[0][4][3]_i_27_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[0][4][3]_i_28 
       (.I0(line_reg_r2_192_255_12_14_n_0),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__0_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_128_191_12_14_n_0),
        .O(\mult[0][4][3]_i_28_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[0][4][3]_i_29 
       (.I0(line_reg_r2_64_127_12_14_n_0),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__0_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_0_63_12_14_n_0),
        .O(\mult[0][4][3]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[0][4][4]_i_12 
       (.I0(\mult[0][4][4]_i_26_n_0 ),
        .I1(\mult[0][4][4]_i_27_n_0 ),
        .I2(\rdPntr[8]_i_1__0_n_0 ),
        .I3(\mult[0][4][4]_i_28_n_0 ),
        .I4(\mult[2][4][6]_i_36_n_0 ),
        .I5(\mult[0][4][4]_i_29_n_0 ),
        .O(\mult[0][4][4]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[0][4][4]_i_13 
       (.I0(\mult[2][4][6]_i_36_n_0 ),
        .I1(line_reg_r2_576_639_12_14_n_1),
        .I2(\rdPntr[6]_i_1__0_n_0 ),
        .I3(line_reg_r2_512_575_12_14_n_1),
        .I4(\rdPntr[8]_i_1__0_n_0 ),
        .O(\mult[0][4][4]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[0][4][4]_i_26 
       (.I0(line_reg_r2_448_511_12_14_n_1),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__0_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_384_447_12_14_n_1),
        .O(\mult[0][4][4]_i_26_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[0][4][4]_i_27 
       (.I0(line_reg_r2_320_383_12_14_n_1),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__0_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_256_319_12_14_n_1),
        .O(\mult[0][4][4]_i_27_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[0][4][4]_i_28 
       (.I0(line_reg_r2_192_255_12_14_n_1),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__0_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_128_191_12_14_n_1),
        .O(\mult[0][4][4]_i_28_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[0][4][4]_i_29 
       (.I0(line_reg_r2_64_127_12_14_n_1),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__0_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_0_63_12_14_n_1),
        .O(\mult[0][4][4]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[0][4][5]_i_12 
       (.I0(\mult[0][4][5]_i_26_n_0 ),
        .I1(\mult[0][4][5]_i_27_n_0 ),
        .I2(\rdPntr[8]_i_1__0_n_0 ),
        .I3(\mult[0][4][5]_i_28_n_0 ),
        .I4(\mult[2][4][6]_i_36_n_0 ),
        .I5(\mult[0][4][5]_i_29_n_0 ),
        .O(\mult[0][4][5]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[0][4][5]_i_13 
       (.I0(\mult[2][4][6]_i_36_n_0 ),
        .I1(line_reg_r2_576_639_12_14_n_2),
        .I2(\rdPntr[6]_i_1__0_n_0 ),
        .I3(line_reg_r2_512_575_12_14_n_2),
        .I4(\rdPntr[8]_i_1__0_n_0 ),
        .O(\mult[0][4][5]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[0][4][5]_i_26 
       (.I0(line_reg_r2_448_511_12_14_n_2),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__0_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_384_447_12_14_n_2),
        .O(\mult[0][4][5]_i_26_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[0][4][5]_i_27 
       (.I0(line_reg_r2_320_383_12_14_n_2),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__0_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_256_319_12_14_n_2),
        .O(\mult[0][4][5]_i_27_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[0][4][5]_i_28 
       (.I0(line_reg_r2_192_255_12_14_n_2),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__0_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_128_191_12_14_n_2),
        .O(\mult[0][4][5]_i_28_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[0][4][5]_i_29 
       (.I0(line_reg_r2_64_127_12_14_n_2),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__0_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_0_63_12_14_n_2),
        .O(\mult[0][4][5]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[0][4][6]_i_12 
       (.I0(\mult[0][4][6]_i_26_n_0 ),
        .I1(\mult[0][4][6]_i_27_n_0 ),
        .I2(\rdPntr[8]_i_1__0_n_0 ),
        .I3(\mult[0][4][6]_i_28_n_0 ),
        .I4(\mult[2][4][6]_i_36_n_0 ),
        .I5(\mult[0][4][6]_i_29_n_0 ),
        .O(\mult[0][4][6]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[0][4][6]_i_13 
       (.I0(\mult[2][4][6]_i_36_n_0 ),
        .I1(line_reg_r2_576_639_15_15_n_0),
        .I2(\rdPntr[6]_i_1__0_n_0 ),
        .I3(line_reg_r2_512_575_15_15_n_0),
        .I4(\rdPntr[8]_i_1__0_n_0 ),
        .O(\mult[0][4][6]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[0][4][6]_i_26 
       (.I0(line_reg_r2_448_511_15_15_n_0),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__0_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_384_447_15_15_n_0),
        .O(\mult[0][4][6]_i_26_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[0][4][6]_i_27 
       (.I0(line_reg_r2_320_383_15_15_n_0),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__0_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_256_319_15_15_n_0),
        .O(\mult[0][4][6]_i_27_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[0][4][6]_i_28 
       (.I0(line_reg_r2_192_255_15_15_n_0),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__0_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_128_191_15_15_n_0),
        .O(\mult[0][4][6]_i_28_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[0][4][6]_i_29 
       (.I0(line_reg_r2_64_127_15_15_n_0),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__0_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_0_63_15_15_n_0),
        .O(\mult[0][4][6]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hFF33CC00B8B8B8B8)) 
    \mult[0][6][0]_i_1 
       (.I0(\rdPntr_reg[9]_11 ),
        .I1(currentRbuff[0]),
        .I2(o_data0[11]),
        .I3(\mult_reg[0][6] ),
        .I4(\mult_reg[0][6]_0 ),
        .I5(currentRbuff[1]),
        .O(pixel_data[11]));
  LUT6 #(
    .INIT(64'hFF33CC00B8B8B8B8)) 
    \mult[0][6][1]_i_1 
       (.I0(\rdPntr_reg[9]_12 ),
        .I1(currentRbuff[0]),
        .I2(o_data0[12]),
        .I3(\mult_reg[0][6]_1 ),
        .I4(\mult_reg[0][6]_2 ),
        .I5(currentRbuff[1]),
        .O(pixel_data[12]));
  LUT6 #(
    .INIT(64'hFF33CC00B8B8B8B8)) 
    \mult[0][6][2]_i_1 
       (.I0(\rdPntr_reg[9]_13 ),
        .I1(currentRbuff[0]),
        .I2(o_data0[13]),
        .I3(\mult_reg[0][6]_3 ),
        .I4(\mult_reg[0][6]_4 ),
        .I5(currentRbuff[1]),
        .O(pixel_data[13]));
  LUT6 #(
    .INIT(64'hFF33CC00B8B8B8B8)) 
    \mult[0][6][3]_i_1 
       (.I0(\rdPntr_reg[9]_14 ),
        .I1(currentRbuff[0]),
        .I2(o_data0[14]),
        .I3(\mult_reg[0][6]_5 ),
        .I4(\mult_reg[0][6]_6 ),
        .I5(currentRbuff[1]),
        .O(pixel_data[14]));
  LUT6 #(
    .INIT(64'hFF33CC00B8B8B8B8)) 
    \mult[0][6][4]_i_1 
       (.I0(\rdPntr_reg[9]_15 ),
        .I1(currentRbuff[0]),
        .I2(o_data0[15]),
        .I3(\mult_reg[0][6]_7 ),
        .I4(\mult_reg[0][6]_8 ),
        .I5(currentRbuff[1]),
        .O(pixel_data[15]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[1][1][1]_i_1 
       (.I0(\rdPntr_reg[0]_rep__0_5 ),
        .I1(o_data01_out[5]),
        .I2(currentRbuff[1]),
        .I3(\mult_reg[1][1][1] ),
        .I4(currentRbuff[0]),
        .I5(\mult_reg[1][1][1]_0 ),
        .O(pixel_data[37]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[1][1][2]_i_1 
       (.I0(\rdPntr_reg[0]_rep__0_6 ),
        .I1(o_data01_out[6]),
        .I2(currentRbuff[1]),
        .I3(\mult_reg[1][1][2] ),
        .I4(currentRbuff[0]),
        .I5(\mult_reg[1][1][2]_0 ),
        .O(pixel_data[38]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[1][1][3]_i_1 
       (.I0(\rdPntr_reg[0]_rep__0_7 ),
        .I1(o_data01_out[7]),
        .I2(currentRbuff[1]),
        .I3(\mult_reg[1][1][3] ),
        .I4(currentRbuff[0]),
        .I5(\mult_reg[1][1][3]_0 ),
        .O(pixel_data[39]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[1][1][4]_i_1 
       (.I0(\rdPntr_reg[0]_rep__0_8 ),
        .I1(o_data01_out[8]),
        .I2(currentRbuff[1]),
        .I3(\mult_reg[1][1][4] ),
        .I4(currentRbuff[0]),
        .I5(\mult_reg[1][1][4]_0 ),
        .O(pixel_data[40]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[1][1][5]_i_1 
       (.I0(\rdPntr_reg[0]_rep__0_9 ),
        .I1(o_data01_out[9]),
        .I2(currentRbuff[1]),
        .I3(\mult_reg[1][1][5] ),
        .I4(currentRbuff[0]),
        .I5(\mult_reg[1][1][5]_0 ),
        .O(pixel_data[41]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[1][1][6]_i_1 
       (.I0(\rdPntr_reg[0]_rep__0_10 ),
        .I1(o_data01_out[10]),
        .I2(currentRbuff[1]),
        .I3(\mult_reg[1][1][6] ),
        .I4(currentRbuff[0]),
        .I5(\mult_reg[1][1][6]_0 ),
        .O(pixel_data[42]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[1][2][0]_i_1 
       (.I0(\rdPntr_reg[8]_5 ),
        .I1(o_data03_out[5]),
        .I2(currentRbuff[1]),
        .I3(\mult_reg[1][2][0] ),
        .I4(currentRbuff[0]),
        .I5(\mult_reg[1][2][0]_0 ),
        .O(pixel_data[21]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[1][2][1]_i_1 
       (.I0(\rdPntr_reg[8]_6 ),
        .I1(o_data03_out[6]),
        .I2(currentRbuff[1]),
        .I3(\mult_reg[1][2][1] ),
        .I4(currentRbuff[0]),
        .I5(\mult_reg[1][2][1]_0 ),
        .O(pixel_data[22]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[1][2][2]_i_1 
       (.I0(\rdPntr_reg[8]_7 ),
        .I1(o_data03_out[7]),
        .I2(currentRbuff[1]),
        .I3(\mult_reg[1][2][2] ),
        .I4(currentRbuff[0]),
        .I5(\mult_reg[1][2][2]_0 ),
        .O(pixel_data[23]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[1][2][3]_i_1 
       (.I0(\rdPntr_reg[8]_8 ),
        .I1(o_data03_out[8]),
        .I2(currentRbuff[1]),
        .I3(\mult_reg[1][2][3] ),
        .I4(currentRbuff[0]),
        .I5(\mult_reg[1][2][3]_0 ),
        .O(pixel_data[24]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[1][2][4]_i_1 
       (.I0(\rdPntr_reg[8]_9 ),
        .I1(o_data03_out[9]),
        .I2(currentRbuff[1]),
        .I3(\mult_reg[1][2][4] ),
        .I4(currentRbuff[0]),
        .I5(\mult_reg[1][2][4]_0 ),
        .O(pixel_data[25]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[1][2][5]_i_1 
       (.I0(\rdPntr_reg[8]_10 ),
        .I1(o_data03_out[10]),
        .I2(currentRbuff[1]),
        .I3(\mult_reg[1][2][5] ),
        .I4(currentRbuff[0]),
        .I5(\mult_reg[1][2][5]_0 ),
        .O(pixel_data[26]));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[1][3][1]_i_15 
       (.I0(rdPntr_reg_rep__0[7]),
        .I1(line_reg_r1_576_639_3_5_n_2),
        .I2(rdPntr_reg_rep__0[6]),
        .I3(line_reg_r1_512_575_3_5_n_2),
        .I4(rdPntr_reg_rep__0[8]),
        .O(\mult[1][3][1]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[1][3][1]_i_16 
       (.I0(line_reg_r1_448_511_3_5_n_2),
        .I1(line_reg_r1_384_447_3_5_n_2),
        .I2(rdPntr_reg_rep__0[7]),
        .I3(line_reg_r1_320_383_3_5_n_2),
        .I4(rdPntr_reg_rep__0[6]),
        .I5(line_reg_r1_256_319_3_5_n_2),
        .O(\mult[1][3][1]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[1][3][1]_i_17 
       (.I0(line_reg_r1_192_255_3_5_n_2),
        .I1(line_reg_r1_128_191_3_5_n_2),
        .I2(rdPntr_reg_rep__0[7]),
        .I3(line_reg_r1_64_127_3_5_n_2),
        .I4(rdPntr_reg_rep__0[6]),
        .I5(line_reg_r1_0_63_3_5_n_2),
        .O(\mult[1][3][1]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mult[1][3][1]_i_5 
       (.I0(\mult[1][3][1]_i_15_n_0 ),
        .I1(rdPntr_reg_rep__0[9]),
        .I2(\mult[1][3][1]_i_16_n_0 ),
        .I3(rdPntr_reg_rep__0[8]),
        .I4(\mult[1][3][1]_i_17_n_0 ),
        .O(\rdPntr_reg[9]_5 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[1][3][2]_i_15 
       (.I0(rdPntr_reg_rep__0[7]),
        .I1(line_reg_r1_576_639_6_8_n_0),
        .I2(rdPntr_reg_rep__0[6]),
        .I3(line_reg_r1_512_575_6_8_n_0),
        .I4(rdPntr_reg_rep__0[8]),
        .O(\mult[1][3][2]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[1][3][2]_i_16 
       (.I0(line_reg_r1_448_511_6_8_n_0),
        .I1(line_reg_r1_384_447_6_8_n_0),
        .I2(rdPntr_reg_rep__0[7]),
        .I3(line_reg_r1_320_383_6_8_n_0),
        .I4(rdPntr_reg_rep__0[6]),
        .I5(line_reg_r1_256_319_6_8_n_0),
        .O(\mult[1][3][2]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[1][3][2]_i_17 
       (.I0(line_reg_r1_192_255_6_8_n_0),
        .I1(line_reg_r1_128_191_6_8_n_0),
        .I2(rdPntr_reg_rep__0[7]),
        .I3(line_reg_r1_64_127_6_8_n_0),
        .I4(rdPntr_reg_rep__0[6]),
        .I5(line_reg_r1_0_63_6_8_n_0),
        .O(\mult[1][3][2]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mult[1][3][2]_i_5 
       (.I0(\mult[1][3][2]_i_15_n_0 ),
        .I1(rdPntr_reg_rep__0[9]),
        .I2(\mult[1][3][2]_i_16_n_0 ),
        .I3(rdPntr_reg_rep__0[8]),
        .I4(\mult[1][3][2]_i_17_n_0 ),
        .O(\rdPntr_reg[9]_6 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[1][3][3]_i_15 
       (.I0(rdPntr_reg_rep__0[7]),
        .I1(line_reg_r1_576_639_6_8_n_1),
        .I2(rdPntr_reg_rep__0[6]),
        .I3(line_reg_r1_512_575_6_8_n_1),
        .I4(rdPntr_reg_rep__0[8]),
        .O(\mult[1][3][3]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[1][3][3]_i_16 
       (.I0(line_reg_r1_448_511_6_8_n_1),
        .I1(line_reg_r1_384_447_6_8_n_1),
        .I2(rdPntr_reg_rep__0[7]),
        .I3(line_reg_r1_320_383_6_8_n_1),
        .I4(rdPntr_reg_rep__0[6]),
        .I5(line_reg_r1_256_319_6_8_n_1),
        .O(\mult[1][3][3]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[1][3][3]_i_17 
       (.I0(line_reg_r1_192_255_6_8_n_1),
        .I1(line_reg_r1_128_191_6_8_n_1),
        .I2(rdPntr_reg_rep__0[7]),
        .I3(line_reg_r1_64_127_6_8_n_1),
        .I4(rdPntr_reg_rep__0[6]),
        .I5(line_reg_r1_0_63_6_8_n_1),
        .O(\mult[1][3][3]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mult[1][3][3]_i_5 
       (.I0(\mult[1][3][3]_i_15_n_0 ),
        .I1(rdPntr_reg_rep__0[9]),
        .I2(\mult[1][3][3]_i_16_n_0 ),
        .I3(rdPntr_reg_rep__0[8]),
        .I4(\mult[1][3][3]_i_17_n_0 ),
        .O(\rdPntr_reg[9]_7 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[1][3][4]_i_15 
       (.I0(rdPntr_reg_rep__0[7]),
        .I1(line_reg_r1_576_639_6_8_n_2),
        .I2(rdPntr_reg_rep__0[6]),
        .I3(line_reg_r1_512_575_6_8_n_2),
        .I4(rdPntr_reg_rep__0[8]),
        .O(\mult[1][3][4]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[1][3][4]_i_16 
       (.I0(line_reg_r1_448_511_6_8_n_2),
        .I1(line_reg_r1_384_447_6_8_n_2),
        .I2(rdPntr_reg_rep__0[7]),
        .I3(line_reg_r1_320_383_6_8_n_2),
        .I4(rdPntr_reg_rep__0[6]),
        .I5(line_reg_r1_256_319_6_8_n_2),
        .O(\mult[1][3][4]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[1][3][4]_i_17 
       (.I0(line_reg_r1_192_255_6_8_n_2),
        .I1(line_reg_r1_128_191_6_8_n_2),
        .I2(rdPntr_reg_rep__0[7]),
        .I3(line_reg_r1_64_127_6_8_n_2),
        .I4(rdPntr_reg_rep__0[6]),
        .I5(line_reg_r1_0_63_6_8_n_2),
        .O(\mult[1][3][4]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mult[1][3][4]_i_5 
       (.I0(\mult[1][3][4]_i_15_n_0 ),
        .I1(rdPntr_reg_rep__0[9]),
        .I2(\mult[1][3][4]_i_16_n_0 ),
        .I3(rdPntr_reg_rep__0[8]),
        .I4(\mult[1][3][4]_i_17_n_0 ),
        .O(\rdPntr_reg[9]_8 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[1][3][5]_i_15 
       (.I0(rdPntr_reg_rep__0[7]),
        .I1(line_reg_r1_576_639_9_11_n_0),
        .I2(rdPntr_reg_rep__0[6]),
        .I3(line_reg_r1_512_575_9_11_n_0),
        .I4(rdPntr_reg_rep__0[8]),
        .O(\mult[1][3][5]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[1][3][5]_i_16 
       (.I0(line_reg_r1_448_511_9_11_n_0),
        .I1(line_reg_r1_384_447_9_11_n_0),
        .I2(rdPntr_reg_rep__0[7]),
        .I3(line_reg_r1_320_383_9_11_n_0),
        .I4(rdPntr_reg_rep__0[6]),
        .I5(line_reg_r1_256_319_9_11_n_0),
        .O(\mult[1][3][5]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[1][3][5]_i_17 
       (.I0(line_reg_r1_192_255_9_11_n_0),
        .I1(line_reg_r1_128_191_9_11_n_0),
        .I2(rdPntr_reg_rep__0[7]),
        .I3(line_reg_r1_64_127_9_11_n_0),
        .I4(rdPntr_reg_rep__0[6]),
        .I5(line_reg_r1_0_63_9_11_n_0),
        .O(\mult[1][3][5]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mult[1][3][5]_i_5 
       (.I0(\mult[1][3][5]_i_15_n_0 ),
        .I1(rdPntr_reg_rep__0[9]),
        .I2(\mult[1][3][5]_i_16_n_0 ),
        .I3(rdPntr_reg_rep__0[8]),
        .I4(\mult[1][3][5]_i_17_n_0 ),
        .O(\rdPntr_reg[9]_9 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[1][3][6]_i_15 
       (.I0(rdPntr_reg_rep__0[7]),
        .I1(line_reg_r1_576_639_9_11_n_1),
        .I2(rdPntr_reg_rep__0[6]),
        .I3(line_reg_r1_512_575_9_11_n_1),
        .I4(rdPntr_reg_rep__0[8]),
        .O(\mult[1][3][6]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[1][3][6]_i_16 
       (.I0(line_reg_r1_448_511_9_11_n_1),
        .I1(line_reg_r1_384_447_9_11_n_1),
        .I2(rdPntr_reg_rep__0[7]),
        .I3(line_reg_r1_320_383_9_11_n_1),
        .I4(rdPntr_reg_rep__0[6]),
        .I5(line_reg_r1_256_319_9_11_n_1),
        .O(\mult[1][3][6]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[1][3][6]_i_17 
       (.I0(line_reg_r1_192_255_9_11_n_1),
        .I1(line_reg_r1_128_191_9_11_n_1),
        .I2(rdPntr_reg_rep__0[7]),
        .I3(line_reg_r1_64_127_9_11_n_1),
        .I4(rdPntr_reg_rep__0[6]),
        .I5(line_reg_r1_0_63_9_11_n_1),
        .O(\mult[1][3][6]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mult[1][3][6]_i_5 
       (.I0(\mult[1][3][6]_i_15_n_0 ),
        .I1(rdPntr_reg_rep__0[9]),
        .I2(\mult[1][3][6]_i_16_n_0 ),
        .I3(rdPntr_reg_rep__0[8]),
        .I4(\mult[1][3][6]_i_17_n_0 ),
        .O(\rdPntr_reg[9]_10 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[1][4][2]_i_12 
       (.I0(\mult[1][4][2]_i_26_n_0 ),
        .I1(\mult[1][4][2]_i_27_n_0 ),
        .I2(\rdPntr[8]_i_1__0_n_0 ),
        .I3(\mult[1][4][2]_i_28_n_0 ),
        .I4(\mult[2][4][6]_i_36_n_0 ),
        .I5(\mult[1][4][2]_i_29_n_0 ),
        .O(\mult[1][4][2]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[1][4][2]_i_13 
       (.I0(\mult[2][4][6]_i_36_n_0 ),
        .I1(line_reg_r2_576_639_3_5_n_2),
        .I2(\rdPntr[6]_i_1__0_n_0 ),
        .I3(line_reg_r2_512_575_3_5_n_2),
        .I4(\rdPntr[8]_i_1__0_n_0 ),
        .O(\mult[1][4][2]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[1][4][2]_i_26 
       (.I0(line_reg_r2_448_511_3_5_n_2),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__0_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_384_447_3_5_n_2),
        .O(\mult[1][4][2]_i_26_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[1][4][2]_i_27 
       (.I0(line_reg_r2_320_383_3_5_n_2),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__0_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_256_319_3_5_n_2),
        .O(\mult[1][4][2]_i_27_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[1][4][2]_i_28 
       (.I0(line_reg_r2_192_255_3_5_n_2),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__0_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_128_191_3_5_n_2),
        .O(\mult[1][4][2]_i_28_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[1][4][2]_i_29 
       (.I0(line_reg_r2_64_127_3_5_n_2),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__0_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_0_63_3_5_n_2),
        .O(\mult[1][4][2]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[1][4][3]_i_12 
       (.I0(\mult[1][4][3]_i_26_n_0 ),
        .I1(\mult[1][4][3]_i_27_n_0 ),
        .I2(\rdPntr[8]_i_1__0_n_0 ),
        .I3(\mult[1][4][3]_i_28_n_0 ),
        .I4(\mult[2][4][6]_i_36_n_0 ),
        .I5(\mult[1][4][3]_i_29_n_0 ),
        .O(\mult[1][4][3]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[1][4][3]_i_13 
       (.I0(\mult[2][4][6]_i_36_n_0 ),
        .I1(line_reg_r2_576_639_6_8_n_0),
        .I2(\rdPntr[6]_i_1__0_n_0 ),
        .I3(line_reg_r2_512_575_6_8_n_0),
        .I4(\rdPntr[8]_i_1__0_n_0 ),
        .O(\mult[1][4][3]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[1][4][3]_i_26 
       (.I0(line_reg_r2_448_511_6_8_n_0),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__0_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_384_447_6_8_n_0),
        .O(\mult[1][4][3]_i_26_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[1][4][3]_i_27 
       (.I0(line_reg_r2_320_383_6_8_n_0),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__0_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_256_319_6_8_n_0),
        .O(\mult[1][4][3]_i_27_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[1][4][3]_i_28 
       (.I0(line_reg_r2_192_255_6_8_n_0),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__0_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_128_191_6_8_n_0),
        .O(\mult[1][4][3]_i_28_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[1][4][3]_i_29 
       (.I0(line_reg_r2_64_127_6_8_n_0),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__0_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_0_63_6_8_n_0),
        .O(\mult[1][4][3]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[1][4][4]_i_12 
       (.I0(\mult[1][4][4]_i_26_n_0 ),
        .I1(\mult[1][4][4]_i_27_n_0 ),
        .I2(\rdPntr[8]_i_1__0_n_0 ),
        .I3(\mult[1][4][4]_i_28_n_0 ),
        .I4(\mult[2][4][6]_i_36_n_0 ),
        .I5(\mult[1][4][4]_i_29_n_0 ),
        .O(\mult[1][4][4]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[1][4][4]_i_13 
       (.I0(\mult[2][4][6]_i_36_n_0 ),
        .I1(line_reg_r2_576_639_6_8_n_1),
        .I2(\rdPntr[6]_i_1__0_n_0 ),
        .I3(line_reg_r2_512_575_6_8_n_1),
        .I4(\rdPntr[8]_i_1__0_n_0 ),
        .O(\mult[1][4][4]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[1][4][4]_i_26 
       (.I0(line_reg_r2_448_511_6_8_n_1),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__0_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_384_447_6_8_n_1),
        .O(\mult[1][4][4]_i_26_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[1][4][4]_i_27 
       (.I0(line_reg_r2_320_383_6_8_n_1),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__0_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_256_319_6_8_n_1),
        .O(\mult[1][4][4]_i_27_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[1][4][4]_i_28 
       (.I0(line_reg_r2_192_255_6_8_n_1),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__0_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_128_191_6_8_n_1),
        .O(\mult[1][4][4]_i_28_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[1][4][4]_i_29 
       (.I0(line_reg_r2_64_127_6_8_n_1),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__0_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_0_63_6_8_n_1),
        .O(\mult[1][4][4]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[1][4][5]_i_12 
       (.I0(\mult[1][4][5]_i_26_n_0 ),
        .I1(\mult[1][4][5]_i_27_n_0 ),
        .I2(\rdPntr[8]_i_1__0_n_0 ),
        .I3(\mult[1][4][5]_i_28_n_0 ),
        .I4(\mult[2][4][6]_i_36_n_0 ),
        .I5(\mult[1][4][5]_i_29_n_0 ),
        .O(\mult[1][4][5]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[1][4][5]_i_13 
       (.I0(\mult[2][4][6]_i_36_n_0 ),
        .I1(line_reg_r2_576_639_6_8_n_2),
        .I2(\rdPntr[6]_i_1__0_n_0 ),
        .I3(line_reg_r2_512_575_6_8_n_2),
        .I4(\rdPntr[8]_i_1__0_n_0 ),
        .O(\mult[1][4][5]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[1][4][5]_i_26 
       (.I0(line_reg_r2_448_511_6_8_n_2),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__0_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_384_447_6_8_n_2),
        .O(\mult[1][4][5]_i_26_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[1][4][5]_i_27 
       (.I0(line_reg_r2_320_383_6_8_n_2),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__0_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_256_319_6_8_n_2),
        .O(\mult[1][4][5]_i_27_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[1][4][5]_i_28 
       (.I0(line_reg_r2_192_255_6_8_n_2),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__0_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_128_191_6_8_n_2),
        .O(\mult[1][4][5]_i_28_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[1][4][5]_i_29 
       (.I0(line_reg_r2_64_127_6_8_n_2),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__0_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_0_63_6_8_n_2),
        .O(\mult[1][4][5]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[1][4][6]_i_12 
       (.I0(\mult[1][4][6]_i_26_n_0 ),
        .I1(\mult[1][4][6]_i_27_n_0 ),
        .I2(\rdPntr[8]_i_1__0_n_0 ),
        .I3(\mult[1][4][6]_i_28_n_0 ),
        .I4(\mult[2][4][6]_i_36_n_0 ),
        .I5(\mult[1][4][6]_i_29_n_0 ),
        .O(\mult[1][4][6]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[1][4][6]_i_13 
       (.I0(\mult[2][4][6]_i_36_n_0 ),
        .I1(line_reg_r2_576_639_9_11_n_0),
        .I2(\rdPntr[6]_i_1__0_n_0 ),
        .I3(line_reg_r2_512_575_9_11_n_0),
        .I4(\rdPntr[8]_i_1__0_n_0 ),
        .O(\mult[1][4][6]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[1][4][6]_i_26 
       (.I0(line_reg_r2_448_511_9_11_n_0),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__0_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_384_447_9_11_n_0),
        .O(\mult[1][4][6]_i_26_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[1][4][6]_i_27 
       (.I0(line_reg_r2_320_383_9_11_n_0),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__0_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_256_319_9_11_n_0),
        .O(\mult[1][4][6]_i_27_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[1][4][6]_i_28 
       (.I0(line_reg_r2_192_255_9_11_n_0),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__0_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_128_191_9_11_n_0),
        .O(\mult[1][4][6]_i_28_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[1][4][6]_i_29 
       (.I0(line_reg_r2_64_127_9_11_n_0),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__0_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_0_63_9_11_n_0),
        .O(\mult[1][4][6]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[1][4][7]_i_12 
       (.I0(\mult[1][4][7]_i_26_n_0 ),
        .I1(\mult[1][4][7]_i_27_n_0 ),
        .I2(\rdPntr[8]_i_1__0_n_0 ),
        .I3(\mult[1][4][7]_i_28_n_0 ),
        .I4(\mult[2][4][6]_i_36_n_0 ),
        .I5(\mult[1][4][7]_i_29_n_0 ),
        .O(\mult[1][4][7]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[1][4][7]_i_13 
       (.I0(\mult[2][4][6]_i_36_n_0 ),
        .I1(line_reg_r2_576_639_9_11_n_1),
        .I2(\rdPntr[6]_i_1__0_n_0 ),
        .I3(line_reg_r2_512_575_9_11_n_1),
        .I4(\rdPntr[8]_i_1__0_n_0 ),
        .O(\mult[1][4][7]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[1][4][7]_i_26 
       (.I0(line_reg_r2_448_511_9_11_n_1),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__0_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_384_447_9_11_n_1),
        .O(\mult[1][4][7]_i_26_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[1][4][7]_i_27 
       (.I0(line_reg_r2_320_383_9_11_n_1),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__0_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_256_319_9_11_n_1),
        .O(\mult[1][4][7]_i_27_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[1][4][7]_i_28 
       (.I0(line_reg_r2_192_255_9_11_n_1),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__0_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_128_191_9_11_n_1),
        .O(\mult[1][4][7]_i_28_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[1][4][7]_i_29 
       (.I0(line_reg_r2_64_127_9_11_n_1),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__0_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_0_63_9_11_n_1),
        .O(\mult[1][4][7]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hFF33CC00B8B8B8B8)) 
    \mult[1][6][0]_i_1 
       (.I0(\rdPntr_reg[9]_5 ),
        .I1(currentRbuff[0]),
        .I2(o_data0[5]),
        .I3(\mult_reg[1][6] ),
        .I4(\mult_reg[1][6]_0 ),
        .I5(currentRbuff[1]),
        .O(pixel_data[5]));
  LUT6 #(
    .INIT(64'hFF33CC00B8B8B8B8)) 
    \mult[1][6][1]_i_1 
       (.I0(\rdPntr_reg[9]_6 ),
        .I1(currentRbuff[0]),
        .I2(o_data0[6]),
        .I3(\mult_reg[1][6]_1 ),
        .I4(\mult_reg[1][6]_2 ),
        .I5(currentRbuff[1]),
        .O(pixel_data[6]));
  LUT6 #(
    .INIT(64'hFF33CC00B8B8B8B8)) 
    \mult[1][6][2]_i_1 
       (.I0(\rdPntr_reg[9]_7 ),
        .I1(currentRbuff[0]),
        .I2(o_data0[7]),
        .I3(\mult_reg[1][6]_3 ),
        .I4(\mult_reg[1][6]_4 ),
        .I5(currentRbuff[1]),
        .O(pixel_data[7]));
  LUT6 #(
    .INIT(64'hFF33CC00B8B8B8B8)) 
    \mult[1][6][3]_i_1 
       (.I0(\rdPntr_reg[9]_8 ),
        .I1(currentRbuff[0]),
        .I2(o_data0[8]),
        .I3(\mult_reg[1][6]_5 ),
        .I4(\mult_reg[1][6]_6 ),
        .I5(currentRbuff[1]),
        .O(pixel_data[8]));
  LUT6 #(
    .INIT(64'hFF33CC00B8B8B8B8)) 
    \mult[1][6][4]_i_1 
       (.I0(\rdPntr_reg[9]_9 ),
        .I1(currentRbuff[0]),
        .I2(o_data0[9]),
        .I3(\mult_reg[1][6]_7 ),
        .I4(\mult_reg[1][6]_8 ),
        .I5(currentRbuff[1]),
        .O(pixel_data[9]));
  LUT6 #(
    .INIT(64'hFF33CC00B8B8B8B8)) 
    \mult[1][6][5]_i_1 
       (.I0(\rdPntr_reg[9]_10 ),
        .I1(currentRbuff[0]),
        .I2(o_data0[10]),
        .I3(\mult_reg[1][6]_9 ),
        .I4(\mult_reg[1][6]_10 ),
        .I5(currentRbuff[1]),
        .O(pixel_data[10]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[2][1][1]_i_1 
       (.I0(\rdPntr_reg[0]_rep__0_0 ),
        .I1(o_data01_out[0]),
        .I2(currentRbuff[1]),
        .I3(\mult_reg[2][1][1] ),
        .I4(currentRbuff[0]),
        .I5(\mult_reg[2][1][1]_0 ),
        .O(pixel_data[32]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[2][1][2]_i_1 
       (.I0(\rdPntr_reg[0]_rep__0_1 ),
        .I1(o_data01_out[1]),
        .I2(currentRbuff[1]),
        .I3(\mult_reg[2][1][2] ),
        .I4(currentRbuff[0]),
        .I5(\mult_reg[2][1][2]_0 ),
        .O(pixel_data[33]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[2][1][3]_i_1 
       (.I0(\rdPntr_reg[0]_rep__0_2 ),
        .I1(o_data01_out[2]),
        .I2(currentRbuff[1]),
        .I3(\mult_reg[2][1][3] ),
        .I4(currentRbuff[0]),
        .I5(\mult_reg[2][1][3]_0 ),
        .O(pixel_data[34]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[2][1][4]_i_1 
       (.I0(\rdPntr_reg[0]_rep__0_3 ),
        .I1(o_data01_out[3]),
        .I2(currentRbuff[1]),
        .I3(\mult_reg[2][1][4] ),
        .I4(currentRbuff[0]),
        .I5(\mult_reg[2][1][4]_0 ),
        .O(pixel_data[35]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[2][1][5]_i_1 
       (.I0(\rdPntr_reg[0]_rep__0_4 ),
        .I1(o_data01_out[4]),
        .I2(currentRbuff[1]),
        .I3(\mult_reg[2][1][5] ),
        .I4(currentRbuff[0]),
        .I5(\mult_reg[2][1][5]_0 ),
        .O(pixel_data[36]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[2][2][0]_i_1 
       (.I0(\rdPntr_reg[8]_0 ),
        .I1(o_data03_out[0]),
        .I2(currentRbuff[1]),
        .I3(\mult_reg[2][2][0] ),
        .I4(currentRbuff[0]),
        .I5(\mult_reg[2][2][0]_0 ),
        .O(pixel_data[16]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[2][2][1]_i_1 
       (.I0(\rdPntr_reg[8]_1 ),
        .I1(o_data03_out[1]),
        .I2(currentRbuff[1]),
        .I3(\mult_reg[2][2][1] ),
        .I4(currentRbuff[0]),
        .I5(\mult_reg[2][2][1]_0 ),
        .O(pixel_data[17]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[2][2][2]_i_1 
       (.I0(\rdPntr_reg[8]_2 ),
        .I1(o_data03_out[2]),
        .I2(currentRbuff[1]),
        .I3(\mult_reg[2][2][2] ),
        .I4(currentRbuff[0]),
        .I5(\mult_reg[2][2][2]_0 ),
        .O(pixel_data[18]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[2][2][3]_i_1 
       (.I0(\rdPntr_reg[8]_3 ),
        .I1(o_data03_out[3]),
        .I2(currentRbuff[1]),
        .I3(\mult_reg[2][2][3] ),
        .I4(currentRbuff[0]),
        .I5(\mult_reg[2][2][3]_0 ),
        .O(pixel_data[19]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[2][2][4]_i_1 
       (.I0(\rdPntr_reg[8]_4 ),
        .I1(o_data03_out[4]),
        .I2(currentRbuff[1]),
        .I3(\mult_reg[2][2][4] ),
        .I4(currentRbuff[0]),
        .I5(\mult_reg[2][2][4]_0 ),
        .O(pixel_data[20]));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[2][3][1]_i_15 
       (.I0(rdPntr_reg_rep__0[7]),
        .I1(line_reg_r1_576_639_0_2_n_0),
        .I2(rdPntr_reg_rep__0[6]),
        .I3(line_reg_r1_512_575_0_2_n_0),
        .I4(rdPntr_reg_rep__0[8]),
        .O(\mult[2][3][1]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[2][3][1]_i_16 
       (.I0(line_reg_r1_448_511_0_2_n_0),
        .I1(line_reg_r1_384_447_0_2_n_0),
        .I2(rdPntr_reg_rep__0[7]),
        .I3(line_reg_r1_320_383_0_2_n_0),
        .I4(rdPntr_reg_rep__0[6]),
        .I5(line_reg_r1_256_319_0_2_n_0),
        .O(\mult[2][3][1]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[2][3][1]_i_17 
       (.I0(line_reg_r1_192_255_0_2_n_0),
        .I1(line_reg_r1_128_191_0_2_n_0),
        .I2(rdPntr_reg_rep__0[7]),
        .I3(line_reg_r1_64_127_0_2_n_0),
        .I4(rdPntr_reg_rep__0[6]),
        .I5(line_reg_r1_0_63_0_2_n_0),
        .O(\mult[2][3][1]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mult[2][3][1]_i_5 
       (.I0(\mult[2][3][1]_i_15_n_0 ),
        .I1(rdPntr_reg_rep__0[9]),
        .I2(\mult[2][3][1]_i_16_n_0 ),
        .I3(rdPntr_reg_rep__0[8]),
        .I4(\mult[2][3][1]_i_17_n_0 ),
        .O(\rdPntr_reg[9]_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[2][3][2]_i_15 
       (.I0(rdPntr_reg_rep__0[7]),
        .I1(line_reg_r1_576_639_0_2_n_1),
        .I2(rdPntr_reg_rep__0[6]),
        .I3(line_reg_r1_512_575_0_2_n_1),
        .I4(rdPntr_reg_rep__0[8]),
        .O(\mult[2][3][2]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[2][3][2]_i_16 
       (.I0(line_reg_r1_448_511_0_2_n_1),
        .I1(line_reg_r1_384_447_0_2_n_1),
        .I2(rdPntr_reg_rep__0[7]),
        .I3(line_reg_r1_320_383_0_2_n_1),
        .I4(rdPntr_reg_rep__0[6]),
        .I5(line_reg_r1_256_319_0_2_n_1),
        .O(\mult[2][3][2]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[2][3][2]_i_17 
       (.I0(line_reg_r1_192_255_0_2_n_1),
        .I1(line_reg_r1_128_191_0_2_n_1),
        .I2(rdPntr_reg_rep__0[7]),
        .I3(line_reg_r1_64_127_0_2_n_1),
        .I4(rdPntr_reg_rep__0[6]),
        .I5(line_reg_r1_0_63_0_2_n_1),
        .O(\mult[2][3][2]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mult[2][3][2]_i_5 
       (.I0(\mult[2][3][2]_i_15_n_0 ),
        .I1(rdPntr_reg_rep__0[9]),
        .I2(\mult[2][3][2]_i_16_n_0 ),
        .I3(rdPntr_reg_rep__0[8]),
        .I4(\mult[2][3][2]_i_17_n_0 ),
        .O(\rdPntr_reg[9]_1 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[2][3][3]_i_15 
       (.I0(rdPntr_reg_rep__0[7]),
        .I1(line_reg_r1_576_639_0_2_n_2),
        .I2(rdPntr_reg_rep__0[6]),
        .I3(line_reg_r1_512_575_0_2_n_2),
        .I4(rdPntr_reg_rep__0[8]),
        .O(\mult[2][3][3]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[2][3][3]_i_16 
       (.I0(line_reg_r1_448_511_0_2_n_2),
        .I1(line_reg_r1_384_447_0_2_n_2),
        .I2(rdPntr_reg_rep__0[7]),
        .I3(line_reg_r1_320_383_0_2_n_2),
        .I4(rdPntr_reg_rep__0[6]),
        .I5(line_reg_r1_256_319_0_2_n_2),
        .O(\mult[2][3][3]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[2][3][3]_i_17 
       (.I0(line_reg_r1_192_255_0_2_n_2),
        .I1(line_reg_r1_128_191_0_2_n_2),
        .I2(rdPntr_reg_rep__0[7]),
        .I3(line_reg_r1_64_127_0_2_n_2),
        .I4(rdPntr_reg_rep__0[6]),
        .I5(line_reg_r1_0_63_0_2_n_2),
        .O(\mult[2][3][3]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mult[2][3][3]_i_5 
       (.I0(\mult[2][3][3]_i_15_n_0 ),
        .I1(rdPntr_reg_rep__0[9]),
        .I2(\mult[2][3][3]_i_16_n_0 ),
        .I3(rdPntr_reg_rep__0[8]),
        .I4(\mult[2][3][3]_i_17_n_0 ),
        .O(\rdPntr_reg[9]_2 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[2][3][4]_i_15 
       (.I0(rdPntr_reg_rep__0[7]),
        .I1(line_reg_r1_576_639_3_5_n_0),
        .I2(rdPntr_reg_rep__0[6]),
        .I3(line_reg_r1_512_575_3_5_n_0),
        .I4(rdPntr_reg_rep__0[8]),
        .O(\mult[2][3][4]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[2][3][4]_i_16 
       (.I0(line_reg_r1_448_511_3_5_n_0),
        .I1(line_reg_r1_384_447_3_5_n_0),
        .I2(rdPntr_reg_rep__0[7]),
        .I3(line_reg_r1_320_383_3_5_n_0),
        .I4(rdPntr_reg_rep__0[6]),
        .I5(line_reg_r1_256_319_3_5_n_0),
        .O(\mult[2][3][4]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[2][3][4]_i_17 
       (.I0(line_reg_r1_192_255_3_5_n_0),
        .I1(line_reg_r1_128_191_3_5_n_0),
        .I2(rdPntr_reg_rep__0[7]),
        .I3(line_reg_r1_64_127_3_5_n_0),
        .I4(rdPntr_reg_rep__0[6]),
        .I5(line_reg_r1_0_63_3_5_n_0),
        .O(\mult[2][3][4]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mult[2][3][4]_i_5 
       (.I0(\mult[2][3][4]_i_15_n_0 ),
        .I1(rdPntr_reg_rep__0[9]),
        .I2(\mult[2][3][4]_i_16_n_0 ),
        .I3(rdPntr_reg_rep__0[8]),
        .I4(\mult[2][3][4]_i_17_n_0 ),
        .O(\rdPntr_reg[9]_3 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[2][3][5]_i_15 
       (.I0(rdPntr_reg_rep__0[7]),
        .I1(line_reg_r1_576_639_3_5_n_1),
        .I2(rdPntr_reg_rep__0[6]),
        .I3(line_reg_r1_512_575_3_5_n_1),
        .I4(rdPntr_reg_rep__0[8]),
        .O(\mult[2][3][5]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[2][3][5]_i_16 
       (.I0(line_reg_r1_448_511_3_5_n_1),
        .I1(line_reg_r1_384_447_3_5_n_1),
        .I2(rdPntr_reg_rep__0[7]),
        .I3(line_reg_r1_320_383_3_5_n_1),
        .I4(rdPntr_reg_rep__0[6]),
        .I5(line_reg_r1_256_319_3_5_n_1),
        .O(\mult[2][3][5]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[2][3][5]_i_17 
       (.I0(line_reg_r1_192_255_3_5_n_1),
        .I1(line_reg_r1_128_191_3_5_n_1),
        .I2(rdPntr_reg_rep__0[7]),
        .I3(line_reg_r1_64_127_3_5_n_1),
        .I4(rdPntr_reg_rep__0[6]),
        .I5(line_reg_r1_0_63_3_5_n_1),
        .O(\mult[2][3][5]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mult[2][3][5]_i_5 
       (.I0(\mult[2][3][5]_i_15_n_0 ),
        .I1(rdPntr_reg_rep__0[9]),
        .I2(\mult[2][3][5]_i_16_n_0 ),
        .I3(rdPntr_reg_rep__0[8]),
        .I4(\mult[2][3][5]_i_17_n_0 ),
        .O(\rdPntr_reg[9]_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[2][4][2]_i_12 
       (.I0(\mult[2][4][2]_i_26_n_0 ),
        .I1(\mult[2][4][2]_i_27_n_0 ),
        .I2(\rdPntr[8]_i_1__0_n_0 ),
        .I3(\mult[2][4][2]_i_28_n_0 ),
        .I4(\mult[2][4][6]_i_36_n_0 ),
        .I5(\mult[2][4][2]_i_29_n_0 ),
        .O(\mult[2][4][2]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[2][4][2]_i_13 
       (.I0(\mult[2][4][6]_i_36_n_0 ),
        .I1(line_reg_r2_576_639_0_2_n_0),
        .I2(\rdPntr[6]_i_1__0_n_0 ),
        .I3(line_reg_r2_512_575_0_2_n_0),
        .I4(\rdPntr[8]_i_1__0_n_0 ),
        .O(\mult[2][4][2]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[2][4][2]_i_26 
       (.I0(line_reg_r2_448_511_0_2_n_0),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__0_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_384_447_0_2_n_0),
        .O(\mult[2][4][2]_i_26_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[2][4][2]_i_27 
       (.I0(line_reg_r2_320_383_0_2_n_0),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__0_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_256_319_0_2_n_0),
        .O(\mult[2][4][2]_i_27_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[2][4][2]_i_28 
       (.I0(line_reg_r2_192_255_0_2_n_0),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__0_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_128_191_0_2_n_0),
        .O(\mult[2][4][2]_i_28_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[2][4][2]_i_29 
       (.I0(line_reg_r2_64_127_0_2_n_0),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__0_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_0_63_0_2_n_0),
        .O(\mult[2][4][2]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[2][4][3]_i_12 
       (.I0(\mult[2][4][3]_i_26_n_0 ),
        .I1(\mult[2][4][3]_i_27_n_0 ),
        .I2(\rdPntr[8]_i_1__0_n_0 ),
        .I3(\mult[2][4][3]_i_28_n_0 ),
        .I4(\mult[2][4][6]_i_36_n_0 ),
        .I5(\mult[2][4][3]_i_29_n_0 ),
        .O(\mult[2][4][3]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[2][4][3]_i_13 
       (.I0(\mult[2][4][6]_i_36_n_0 ),
        .I1(line_reg_r2_576_639_0_2_n_1),
        .I2(\rdPntr[6]_i_1__0_n_0 ),
        .I3(line_reg_r2_512_575_0_2_n_1),
        .I4(\rdPntr[8]_i_1__0_n_0 ),
        .O(\mult[2][4][3]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[2][4][3]_i_26 
       (.I0(line_reg_r2_448_511_0_2_n_1),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__0_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_384_447_0_2_n_1),
        .O(\mult[2][4][3]_i_26_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[2][4][3]_i_27 
       (.I0(line_reg_r2_320_383_0_2_n_1),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__0_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_256_319_0_2_n_1),
        .O(\mult[2][4][3]_i_27_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[2][4][3]_i_28 
       (.I0(line_reg_r2_192_255_0_2_n_1),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__0_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_128_191_0_2_n_1),
        .O(\mult[2][4][3]_i_28_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[2][4][3]_i_29 
       (.I0(line_reg_r2_64_127_0_2_n_1),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__0_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_0_63_0_2_n_1),
        .O(\mult[2][4][3]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[2][4][4]_i_12 
       (.I0(\mult[2][4][4]_i_26_n_0 ),
        .I1(\mult[2][4][4]_i_27_n_0 ),
        .I2(\rdPntr[8]_i_1__0_n_0 ),
        .I3(\mult[2][4][4]_i_28_n_0 ),
        .I4(\mult[2][4][6]_i_36_n_0 ),
        .I5(\mult[2][4][4]_i_29_n_0 ),
        .O(\mult[2][4][4]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[2][4][4]_i_13 
       (.I0(\mult[2][4][6]_i_36_n_0 ),
        .I1(line_reg_r2_576_639_0_2_n_2),
        .I2(\rdPntr[6]_i_1__0_n_0 ),
        .I3(line_reg_r2_512_575_0_2_n_2),
        .I4(\rdPntr[8]_i_1__0_n_0 ),
        .O(\mult[2][4][4]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[2][4][4]_i_26 
       (.I0(line_reg_r2_448_511_0_2_n_2),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__0_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_384_447_0_2_n_2),
        .O(\mult[2][4][4]_i_26_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[2][4][4]_i_27 
       (.I0(line_reg_r2_320_383_0_2_n_2),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__0_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_256_319_0_2_n_2),
        .O(\mult[2][4][4]_i_27_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[2][4][4]_i_28 
       (.I0(line_reg_r2_192_255_0_2_n_2),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__0_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_128_191_0_2_n_2),
        .O(\mult[2][4][4]_i_28_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[2][4][4]_i_29 
       (.I0(line_reg_r2_64_127_0_2_n_2),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__0_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_0_63_0_2_n_2),
        .O(\mult[2][4][4]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[2][4][5]_i_12 
       (.I0(\mult[2][4][5]_i_26_n_0 ),
        .I1(\mult[2][4][5]_i_27_n_0 ),
        .I2(\rdPntr[8]_i_1__0_n_0 ),
        .I3(\mult[2][4][5]_i_28_n_0 ),
        .I4(\mult[2][4][6]_i_36_n_0 ),
        .I5(\mult[2][4][5]_i_29_n_0 ),
        .O(\mult[2][4][5]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[2][4][5]_i_13 
       (.I0(\mult[2][4][6]_i_36_n_0 ),
        .I1(line_reg_r2_576_639_3_5_n_0),
        .I2(\rdPntr[6]_i_1__0_n_0 ),
        .I3(line_reg_r2_512_575_3_5_n_0),
        .I4(\rdPntr[8]_i_1__0_n_0 ),
        .O(\mult[2][4][5]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[2][4][5]_i_26 
       (.I0(line_reg_r2_448_511_3_5_n_0),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__0_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_384_447_3_5_n_0),
        .O(\mult[2][4][5]_i_26_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[2][4][5]_i_27 
       (.I0(line_reg_r2_320_383_3_5_n_0),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__0_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_256_319_3_5_n_0),
        .O(\mult[2][4][5]_i_27_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[2][4][5]_i_28 
       (.I0(line_reg_r2_192_255_3_5_n_0),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__0_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_128_191_3_5_n_0),
        .O(\mult[2][4][5]_i_28_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[2][4][5]_i_29 
       (.I0(line_reg_r2_64_127_3_5_n_0),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__0_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_0_63_3_5_n_0),
        .O(\mult[2][4][5]_i_29_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF4000)) 
    \mult[2][4][6]_i_15 
       (.I0(\rdPntr[10]_i_3__0_n_0 ),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(rdPntr_reg_rep__0[8]),
        .I3(rdPntr_reg_rep__0[7]),
        .I4(rdPntr_reg_rep__0[9]),
        .O(\mult[2][4][6]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[2][4][6]_i_16 
       (.I0(\mult[2][4][6]_i_33_n_0 ),
        .I1(\mult[2][4][6]_i_34_n_0 ),
        .I2(\rdPntr[8]_i_1__0_n_0 ),
        .I3(\mult[2][4][6]_i_35_n_0 ),
        .I4(\mult[2][4][6]_i_36_n_0 ),
        .I5(\mult[2][4][6]_i_37_n_0 ),
        .O(\mult[2][4][6]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[2][4][6]_i_17 
       (.I0(\mult[2][4][6]_i_36_n_0 ),
        .I1(line_reg_r2_576_639_3_5_n_1),
        .I2(\rdPntr[6]_i_1__0_n_0 ),
        .I3(line_reg_r2_512_575_3_5_n_1),
        .I4(\rdPntr[8]_i_1__0_n_0 ),
        .O(\mult[2][4][6]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[2][4][6]_i_33 
       (.I0(line_reg_r2_448_511_3_5_n_1),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__0_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_384_447_3_5_n_1),
        .O(\mult[2][4][6]_i_33_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[2][4][6]_i_34 
       (.I0(line_reg_r2_320_383_3_5_n_1),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__0_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_256_319_3_5_n_1),
        .O(\mult[2][4][6]_i_34_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[2][4][6]_i_35 
       (.I0(line_reg_r2_192_255_3_5_n_1),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__0_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_128_191_3_5_n_1),
        .O(\mult[2][4][6]_i_35_n_0 ));
  LUT3 #(
    .INIT(8'hD2)) 
    \mult[2][4][6]_i_36 
       (.I0(\rdPntr_reg[0]_rep__0_n_0 ),
        .I1(\rdPntr[10]_i_3__0_n_0 ),
        .I2(rdPntr_reg_rep__0[7]),
        .O(\mult[2][4][6]_i_36_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[2][4][6]_i_37 
       (.I0(line_reg_r2_64_127_3_5_n_1),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__0_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_0_63_3_5_n_1),
        .O(\mult[2][4][6]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'hFF33CC00B8B8B8B8)) 
    \mult[2][6][0]_i_1 
       (.I0(\rdPntr_reg[9]_0 ),
        .I1(currentRbuff[0]),
        .I2(o_data0[0]),
        .I3(\mult_reg[2][6] ),
        .I4(\mult_reg[2][6]_0 ),
        .I5(currentRbuff[1]),
        .O(pixel_data[0]));
  LUT6 #(
    .INIT(64'hFF33CC00B8B8B8B8)) 
    \mult[2][6][1]_i_1 
       (.I0(\rdPntr_reg[9]_1 ),
        .I1(currentRbuff[0]),
        .I2(o_data0[1]),
        .I3(\mult_reg[2][6]_1 ),
        .I4(\mult_reg[2][6]_2 ),
        .I5(currentRbuff[1]),
        .O(pixel_data[1]));
  LUT6 #(
    .INIT(64'hFF33CC00B8B8B8B8)) 
    \mult[2][6][2]_i_1 
       (.I0(\rdPntr_reg[9]_2 ),
        .I1(currentRbuff[0]),
        .I2(o_data0[2]),
        .I3(\mult_reg[2][6]_3 ),
        .I4(\mult_reg[2][6]_4 ),
        .I5(currentRbuff[1]),
        .O(pixel_data[2]));
  LUT6 #(
    .INIT(64'hFF33CC00B8B8B8B8)) 
    \mult[2][6][3]_i_1 
       (.I0(\rdPntr_reg[9]_3 ),
        .I1(currentRbuff[0]),
        .I2(o_data0[3]),
        .I3(\mult_reg[2][6]_5 ),
        .I4(\mult_reg[2][6]_6 ),
        .I5(currentRbuff[1]),
        .O(pixel_data[3]));
  LUT6 #(
    .INIT(64'hFF33CC00B8B8B8B8)) 
    \mult[2][6][4]_i_1 
       (.I0(\rdPntr_reg[9]_4 ),
        .I1(currentRbuff[0]),
        .I2(o_data0[4]),
        .I3(\mult_reg[2][6]_7 ),
        .I4(\mult_reg[2][6]_8 ),
        .I5(currentRbuff[1]),
        .O(pixel_data[4]));
  LUT6 #(
    .INIT(64'hB8B8B8B8FF33CC00)) 
    \mult_reg[0][0]_i_1 
       (.I0(\rdPntr_reg[9]_15 ),
        .I1(currentRbuff[0]),
        .I2(o_data0[15]),
        .I3(\mult_reg[0][6]_7 ),
        .I4(\mult_reg[0][6]_8 ),
        .I5(currentRbuff[1]),
        .O(pixel_data[63]));
  LUT6 #(
    .INIT(64'hB8B8B8B8FF33CC00)) 
    \mult_reg[0][0]_i_2 
       (.I0(\rdPntr_reg[9]_14 ),
        .I1(currentRbuff[0]),
        .I2(o_data0[14]),
        .I3(\mult_reg[0][6]_5 ),
        .I4(\mult_reg[0][6]_6 ),
        .I5(currentRbuff[1]),
        .O(pixel_data[62]));
  LUT6 #(
    .INIT(64'hB8B8B8B8FF33CC00)) 
    \mult_reg[0][0]_i_3 
       (.I0(\rdPntr_reg[9]_13 ),
        .I1(currentRbuff[0]),
        .I2(o_data0[13]),
        .I3(\mult_reg[0][6]_3 ),
        .I4(\mult_reg[0][6]_4 ),
        .I5(currentRbuff[1]),
        .O(pixel_data[61]));
  LUT6 #(
    .INIT(64'hB8B8B8B8FF33CC00)) 
    \mult_reg[0][0]_i_4 
       (.I0(\rdPntr_reg[9]_12 ),
        .I1(currentRbuff[0]),
        .I2(o_data0[12]),
        .I3(\mult_reg[0][6]_1 ),
        .I4(\mult_reg[0][6]_2 ),
        .I5(currentRbuff[1]),
        .O(pixel_data[60]));
  LUT6 #(
    .INIT(64'hB8B8B8B8FF33CC00)) 
    \mult_reg[0][0]_i_5 
       (.I0(\rdPntr_reg[9]_11 ),
        .I1(currentRbuff[0]),
        .I2(o_data0[11]),
        .I3(\mult_reg[0][6] ),
        .I4(\mult_reg[0][6]_0 ),
        .I5(currentRbuff[1]),
        .O(pixel_data[59]));
  MUXF7 \mult_reg[0][4][2]_i_5 
       (.I0(\mult[0][4][2]_i_12_n_0 ),
        .I1(\mult[0][4][2]_i_13_n_0 ),
        .O(\rdPntr_reg[0]_rep__0_11 ),
        .S(\mult[2][4][6]_i_15_n_0 ));
  MUXF7 \mult_reg[0][4][3]_i_5 
       (.I0(\mult[0][4][3]_i_12_n_0 ),
        .I1(\mult[0][4][3]_i_13_n_0 ),
        .O(\rdPntr_reg[0]_rep__0_12 ),
        .S(\mult[2][4][6]_i_15_n_0 ));
  MUXF7 \mult_reg[0][4][4]_i_5 
       (.I0(\mult[0][4][4]_i_12_n_0 ),
        .I1(\mult[0][4][4]_i_13_n_0 ),
        .O(\rdPntr_reg[0]_rep__0_13 ),
        .S(\mult[2][4][6]_i_15_n_0 ));
  MUXF7 \mult_reg[0][4][5]_i_5 
       (.I0(\mult[0][4][5]_i_12_n_0 ),
        .I1(\mult[0][4][5]_i_13_n_0 ),
        .O(\rdPntr_reg[0]_rep__0_14 ),
        .S(\mult[2][4][6]_i_15_n_0 ));
  MUXF7 \mult_reg[0][4][6]_i_5 
       (.I0(\mult[0][4][6]_i_12_n_0 ),
        .I1(\mult[0][4][6]_i_13_n_0 ),
        .O(\rdPntr_reg[0]_rep__0_15 ),
        .S(\mult[2][4][6]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8B8FF33CC00)) 
    \mult_reg[1][0]_i_1 
       (.I0(\rdPntr_reg[9]_10 ),
        .I1(currentRbuff[0]),
        .I2(o_data0[10]),
        .I3(\mult_reg[1][6]_9 ),
        .I4(\mult_reg[1][6]_10 ),
        .I5(currentRbuff[1]),
        .O(pixel_data[58]));
  LUT6 #(
    .INIT(64'hB8B8B8B8FF33CC00)) 
    \mult_reg[1][0]_i_2 
       (.I0(\rdPntr_reg[9]_9 ),
        .I1(currentRbuff[0]),
        .I2(o_data0[9]),
        .I3(\mult_reg[1][6]_7 ),
        .I4(\mult_reg[1][6]_8 ),
        .I5(currentRbuff[1]),
        .O(pixel_data[57]));
  LUT6 #(
    .INIT(64'hB8B8B8B8FF33CC00)) 
    \mult_reg[1][0]_i_3 
       (.I0(\rdPntr_reg[9]_8 ),
        .I1(currentRbuff[0]),
        .I2(o_data0[8]),
        .I3(\mult_reg[1][6]_5 ),
        .I4(\mult_reg[1][6]_6 ),
        .I5(currentRbuff[1]),
        .O(pixel_data[56]));
  LUT6 #(
    .INIT(64'hB8B8B8B8FF33CC00)) 
    \mult_reg[1][0]_i_4 
       (.I0(\rdPntr_reg[9]_7 ),
        .I1(currentRbuff[0]),
        .I2(o_data0[7]),
        .I3(\mult_reg[1][6]_3 ),
        .I4(\mult_reg[1][6]_4 ),
        .I5(currentRbuff[1]),
        .O(pixel_data[55]));
  LUT6 #(
    .INIT(64'hB8B8B8B8FF33CC00)) 
    \mult_reg[1][0]_i_5 
       (.I0(\rdPntr_reg[9]_6 ),
        .I1(currentRbuff[0]),
        .I2(o_data0[6]),
        .I3(\mult_reg[1][6]_1 ),
        .I4(\mult_reg[1][6]_2 ),
        .I5(currentRbuff[1]),
        .O(pixel_data[54]));
  LUT6 #(
    .INIT(64'hB8B8B8B8FF33CC00)) 
    \mult_reg[1][0]_i_6 
       (.I0(\rdPntr_reg[9]_5 ),
        .I1(currentRbuff[0]),
        .I2(o_data0[5]),
        .I3(\mult_reg[1][6] ),
        .I4(\mult_reg[1][6]_0 ),
        .I5(currentRbuff[1]),
        .O(pixel_data[53]));
  MUXF7 \mult_reg[1][4][2]_i_5 
       (.I0(\mult[1][4][2]_i_12_n_0 ),
        .I1(\mult[1][4][2]_i_13_n_0 ),
        .O(\rdPntr_reg[0]_rep__0_5 ),
        .S(\mult[2][4][6]_i_15_n_0 ));
  MUXF7 \mult_reg[1][4][3]_i_5 
       (.I0(\mult[1][4][3]_i_12_n_0 ),
        .I1(\mult[1][4][3]_i_13_n_0 ),
        .O(\rdPntr_reg[0]_rep__0_6 ),
        .S(\mult[2][4][6]_i_15_n_0 ));
  MUXF7 \mult_reg[1][4][4]_i_5 
       (.I0(\mult[1][4][4]_i_12_n_0 ),
        .I1(\mult[1][4][4]_i_13_n_0 ),
        .O(\rdPntr_reg[0]_rep__0_7 ),
        .S(\mult[2][4][6]_i_15_n_0 ));
  MUXF7 \mult_reg[1][4][5]_i_5 
       (.I0(\mult[1][4][5]_i_12_n_0 ),
        .I1(\mult[1][4][5]_i_13_n_0 ),
        .O(\rdPntr_reg[0]_rep__0_8 ),
        .S(\mult[2][4][6]_i_15_n_0 ));
  MUXF7 \mult_reg[1][4][6]_i_5 
       (.I0(\mult[1][4][6]_i_12_n_0 ),
        .I1(\mult[1][4][6]_i_13_n_0 ),
        .O(\rdPntr_reg[0]_rep__0_9 ),
        .S(\mult[2][4][6]_i_15_n_0 ));
  MUXF7 \mult_reg[1][4][7]_i_5 
       (.I0(\mult[1][4][7]_i_12_n_0 ),
        .I1(\mult[1][4][7]_i_13_n_0 ),
        .O(\rdPntr_reg[0]_rep__0_10 ),
        .S(\mult[2][4][6]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8B8FF33CC00)) 
    \mult_reg[2][0]_i_1 
       (.I0(\rdPntr_reg[9]_4 ),
        .I1(currentRbuff[0]),
        .I2(o_data0[4]),
        .I3(\mult_reg[2][6]_7 ),
        .I4(\mult_reg[2][6]_8 ),
        .I5(currentRbuff[1]),
        .O(pixel_data[52]));
  LUT6 #(
    .INIT(64'hB8B8B8B8FF33CC00)) 
    \mult_reg[2][0]_i_2 
       (.I0(\rdPntr_reg[9]_3 ),
        .I1(currentRbuff[0]),
        .I2(o_data0[3]),
        .I3(\mult_reg[2][6]_5 ),
        .I4(\mult_reg[2][6]_6 ),
        .I5(currentRbuff[1]),
        .O(pixel_data[51]));
  LUT6 #(
    .INIT(64'hB8B8B8B8FF33CC00)) 
    \mult_reg[2][0]_i_3 
       (.I0(\rdPntr_reg[9]_2 ),
        .I1(currentRbuff[0]),
        .I2(o_data0[2]),
        .I3(\mult_reg[2][6]_3 ),
        .I4(\mult_reg[2][6]_4 ),
        .I5(currentRbuff[1]),
        .O(pixel_data[50]));
  LUT6 #(
    .INIT(64'hB8B8B8B8FF33CC00)) 
    \mult_reg[2][0]_i_4 
       (.I0(\rdPntr_reg[9]_1 ),
        .I1(currentRbuff[0]),
        .I2(o_data0[1]),
        .I3(\mult_reg[2][6]_1 ),
        .I4(\mult_reg[2][6]_2 ),
        .I5(currentRbuff[1]),
        .O(pixel_data[49]));
  LUT6 #(
    .INIT(64'hB8B8B8B8FF33CC00)) 
    \mult_reg[2][0]_i_5 
       (.I0(\rdPntr_reg[9]_0 ),
        .I1(currentRbuff[0]),
        .I2(o_data0[0]),
        .I3(\mult_reg[2][6] ),
        .I4(\mult_reg[2][6]_0 ),
        .I5(currentRbuff[1]),
        .O(pixel_data[48]));
  MUXF7 \mult_reg[2][4][2]_i_5 
       (.I0(\mult[2][4][2]_i_12_n_0 ),
        .I1(\mult[2][4][2]_i_13_n_0 ),
        .O(\rdPntr_reg[0]_rep__0_0 ),
        .S(\mult[2][4][6]_i_15_n_0 ));
  MUXF7 \mult_reg[2][4][3]_i_5 
       (.I0(\mult[2][4][3]_i_12_n_0 ),
        .I1(\mult[2][4][3]_i_13_n_0 ),
        .O(\rdPntr_reg[0]_rep__0_1 ),
        .S(\mult[2][4][6]_i_15_n_0 ));
  MUXF7 \mult_reg[2][4][4]_i_5 
       (.I0(\mult[2][4][4]_i_12_n_0 ),
        .I1(\mult[2][4][4]_i_13_n_0 ),
        .O(\rdPntr_reg[0]_rep__0_2 ),
        .S(\mult[2][4][6]_i_15_n_0 ));
  MUXF7 \mult_reg[2][4][5]_i_5 
       (.I0(\mult[2][4][5]_i_12_n_0 ),
        .I1(\mult[2][4][5]_i_13_n_0 ),
        .O(\rdPntr_reg[0]_rep__0_3 ),
        .S(\mult[2][4][6]_i_15_n_0 ));
  MUXF7 \mult_reg[2][4][6]_i_5 
       (.I0(\mult[2][4][6]_i_16_n_0 ),
        .I1(\mult[2][4][6]_i_17_n_0 ),
        .O(\rdPntr_reg[0]_rep__0_4 ),
        .S(\mult[2][4][6]_i_15_n_0 ));
  LUT3 #(
    .INIT(8'hD0)) 
    \rdPntr[10]_i_1__1 
       (.I0(currentRbuff[1]),
        .I1(currentRbuff[0]),
        .I2(\rdPntr_reg[0]_rep__1_0 ),
        .O(lineBuffRd));
  LUT6 #(
    .INIT(64'hBFFFFFFF40000000)) 
    \rdPntr[10]_i_2__0 
       (.I0(\rdPntr[10]_i_3__0_n_0 ),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(rdPntr_reg_rep__0[9]),
        .I3(rdPntr_reg_rep__0[7]),
        .I4(rdPntr_reg_rep__0[8]),
        .I5(\rdPntr_reg_n_0_[10] ),
        .O(\rdPntr[10]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \rdPntr[10]_i_3__0 
       (.I0(\rdPntr_reg_n_0_[5] ),
        .I1(\rdPntr_reg_n_0_[3] ),
        .I2(\rdPntr_reg_n_0_[1] ),
        .I3(\rdPntr_reg_n_0_[2] ),
        .I4(\rdPntr_reg_n_0_[4] ),
        .I5(rdPntr_reg_rep__0[6]),
        .O(\rdPntr[10]_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \rdPntr[6]_i_1__0 
       (.I0(\rdPntr_reg[0]_rep__0_n_0 ),
        .I1(\rdPntr[6]_i_2__0_n_0 ),
        .I2(rdPntr_reg_rep__0[6]),
        .O(\rdPntr[6]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \rdPntr[6]_i_2__0 
       (.I0(\rdPntr_reg_n_0_[4] ),
        .I1(\rdPntr_reg_n_0_[2] ),
        .I2(\rdPntr_reg_n_0_[1] ),
        .I3(\rdPntr_reg_n_0_[3] ),
        .I4(\rdPntr_reg_n_0_[5] ),
        .O(\rdPntr[6]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBB44444404)) 
    \rdPntr[7]_i_1__0 
       (.I0(\rdPntr[10]_i_3__0_n_0 ),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(rdPntr_reg_rep__0[9]),
        .I3(rdPntr_reg_rep__0[8]),
        .I4(\rdPntr_reg_n_0_[10] ),
        .I5(rdPntr_reg_rep__0[7]),
        .O(\rdPntr[7]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hDF20)) 
    \rdPntr[8]_i_1__0 
       (.I0(rdPntr_reg_rep__0[7]),
        .I1(\rdPntr[10]_i_3__0_n_0 ),
        .I2(\rdPntr_reg[0]_rep__0_n_0 ),
        .I3(rdPntr_reg_rep__0[8]),
        .O(\rdPntr[8]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hBF40BF40FF00FB00)) 
    \rdPntr[9]_i_1__0 
       (.I0(\rdPntr[10]_i_3__0_n_0 ),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(rdPntr_reg_rep__0[7]),
        .I3(rdPntr_reg_rep__0[9]),
        .I4(\rdPntr_reg_n_0_[10] ),
        .I5(rdPntr_reg_rep__0[8]),
        .O(\rdPntr[9]_i_1__0_n_0 ));
  (* ORIG_CELL_NAME = "rdPntr_reg[0]" *) 
  FDRE \rdPntr_reg[0] 
       (.C(i_clk),
        .CE(lineBuffRd),
        .D(line_reg_r2_0_63_0_2_i_6__0_n_0),
        .Q(\rdPntr_reg_n_0_[0] ),
        .R(someport));
  (* ORIG_CELL_NAME = "rdPntr_reg[0]" *) 
  FDRE \rdPntr_reg[0]_rep 
       (.C(i_clk),
        .CE(lineBuffRd),
        .D(line_reg_r2_0_63_0_2_i_6__0_n_0),
        .Q(\rdPntr_reg[0]_rep_n_0 ),
        .R(someport));
  (* ORIG_CELL_NAME = "rdPntr_reg[0]" *) 
  FDRE \rdPntr_reg[0]_rep__0 
       (.C(i_clk),
        .CE(lineBuffRd),
        .D(line_reg_r2_0_63_0_2_i_6__0_n_0),
        .Q(\rdPntr_reg[0]_rep__0_n_0 ),
        .R(someport));
  (* ORIG_CELL_NAME = "rdPntr_reg[0]" *) 
  FDRE \rdPntr_reg[0]_rep__1 
       (.C(i_clk),
        .CE(lineBuffRd),
        .D(line_reg_r2_0_63_0_2_i_6__0_n_0),
        .Q(\rdPntr_reg[0]_rep__1_n_0 ),
        .R(someport));
  FDRE \rdPntr_reg[10] 
       (.C(i_clk),
        .CE(lineBuffRd),
        .D(\rdPntr[10]_i_2__0_n_0 ),
        .Q(\rdPntr_reg_n_0_[10] ),
        .R(someport));
  FDRE \rdPntr_reg[1] 
       (.C(i_clk),
        .CE(lineBuffRd),
        .D(line_reg_r2_0_63_0_2_i_5__0_n_0),
        .Q(\rdPntr_reg_n_0_[1] ),
        .R(someport));
  FDRE \rdPntr_reg[2] 
       (.C(i_clk),
        .CE(lineBuffRd),
        .D(line_reg_r2_0_63_0_2_i_4__0_n_0),
        .Q(\rdPntr_reg_n_0_[2] ),
        .R(someport));
  FDRE \rdPntr_reg[3] 
       (.C(i_clk),
        .CE(lineBuffRd),
        .D(line_reg_r2_0_63_0_2_i_3__0_n_0),
        .Q(\rdPntr_reg_n_0_[3] ),
        .R(someport));
  FDRE \rdPntr_reg[4] 
       (.C(i_clk),
        .CE(lineBuffRd),
        .D(line_reg_r2_0_63_0_2_i_2__0_n_0),
        .Q(\rdPntr_reg_n_0_[4] ),
        .R(someport));
  FDRE \rdPntr_reg[5] 
       (.C(i_clk),
        .CE(lineBuffRd),
        .D(line_reg_r2_0_63_0_2_i_1__0_n_0),
        .Q(\rdPntr_reg_n_0_[5] ),
        .R(someport));
  FDRE \rdPntr_reg[6] 
       (.C(i_clk),
        .CE(lineBuffRd),
        .D(\rdPntr[6]_i_1__0_n_0 ),
        .Q(rdPntr_reg_rep__0[6]),
        .R(someport));
  FDRE \rdPntr_reg[7] 
       (.C(i_clk),
        .CE(lineBuffRd),
        .D(\rdPntr[7]_i_1__0_n_0 ),
        .Q(rdPntr_reg_rep__0[7]),
        .R(someport));
  FDRE \rdPntr_reg[8] 
       (.C(i_clk),
        .CE(lineBuffRd),
        .D(\rdPntr[8]_i_1__0_n_0 ),
        .Q(rdPntr_reg_rep__0[8]),
        .R(someport));
  FDRE \rdPntr_reg[9] 
       (.C(i_clk),
        .CE(lineBuffRd),
        .D(\rdPntr[9]_i_1__0_n_0 ),
        .Q(rdPntr_reg_rep__0[9]),
        .R(someport));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \wrPntr[0]_i_1__0 
       (.I0(\wrPntr_reg_n_0_[0] ),
        .O(\wrPntr[0]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \wrPntr[10]_i_1__1 
       (.I0(currentWbuff[1]),
        .I1(currentWbuff[0]),
        .I2(i_data_valid),
        .O(\wrPntr[10]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT5 #(
    .INIT(32'hF7FF0800)) 
    \wrPntr[10]_i_2__0 
       (.I0(\wrPntr_reg_n_0_[9] ),
        .I1(\wrPntr_reg_n_0_[7] ),
        .I2(\wrPntr[10]_i_3__0_n_0 ),
        .I3(\wrPntr_reg_n_0_[8] ),
        .I4(\wrPntr_reg_n_0_[10] ),
        .O(\wrPntr[10]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hF7FFFFFFFFFFFFFF)) 
    \wrPntr[10]_i_3__0 
       (.I0(\wrPntr_reg_n_0_[5] ),
        .I1(\wrPntr_reg_n_0_[3] ),
        .I2(\wrPntr[6]_i_2__0_n_0 ),
        .I3(\wrPntr_reg_n_0_[2] ),
        .I4(\wrPntr_reg_n_0_[4] ),
        .I5(\wrPntr_reg_n_0_[6] ),
        .O(\wrPntr[10]_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \wrPntr[1]_i_1__0 
       (.I0(\wrPntr_reg_n_0_[0] ),
        .I1(\wrPntr_reg_n_0_[1] ),
        .O(\wrPntr[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \wrPntr[2]_i_1__0 
       (.I0(\wrPntr_reg_n_0_[1] ),
        .I1(\wrPntr_reg_n_0_[0] ),
        .I2(\wrPntr_reg_n_0_[2] ),
        .O(\wrPntr[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \wrPntr[3]_i_1__0 
       (.I0(\wrPntr_reg_n_0_[2] ),
        .I1(\wrPntr_reg_n_0_[0] ),
        .I2(\wrPntr_reg_n_0_[1] ),
        .I3(\wrPntr_reg_n_0_[3] ),
        .O(\wrPntr[3]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \wrPntr[4]_i_1__0 
       (.I0(\wrPntr_reg_n_0_[3] ),
        .I1(\wrPntr_reg_n_0_[1] ),
        .I2(\wrPntr_reg_n_0_[0] ),
        .I3(\wrPntr_reg_n_0_[2] ),
        .I4(\wrPntr_reg_n_0_[4] ),
        .O(\wrPntr[4]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \wrPntr[5]_i_1__0 
       (.I0(\wrPntr_reg_n_0_[4] ),
        .I1(\wrPntr_reg_n_0_[2] ),
        .I2(\wrPntr_reg_n_0_[0] ),
        .I3(\wrPntr_reg_n_0_[1] ),
        .I4(\wrPntr_reg_n_0_[3] ),
        .I5(\wrPntr_reg_n_0_[5] ),
        .O(\wrPntr[5]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hF7FFFFFF08000000)) 
    \wrPntr[6]_i_1__0 
       (.I0(\wrPntr_reg_n_0_[5] ),
        .I1(\wrPntr_reg_n_0_[3] ),
        .I2(\wrPntr[6]_i_2__0_n_0 ),
        .I3(\wrPntr_reg_n_0_[2] ),
        .I4(\wrPntr_reg_n_0_[4] ),
        .I5(\wrPntr_reg_n_0_[6] ),
        .O(\wrPntr[6]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \wrPntr[6]_i_2__0 
       (.I0(\wrPntr_reg_n_0_[0] ),
        .I1(\wrPntr_reg_n_0_[1] ),
        .O(\wrPntr[6]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT5 #(
    .INIT(32'hAAAA5551)) 
    \wrPntr[7]_i_1__0 
       (.I0(\wrPntr[10]_i_3__0_n_0 ),
        .I1(\wrPntr_reg_n_0_[9] ),
        .I2(\wrPntr_reg_n_0_[8] ),
        .I3(\wrPntr_reg_n_0_[10] ),
        .I4(\wrPntr_reg_n_0_[7] ),
        .O(\wrPntr[7]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \wrPntr[8]_i_1__0 
       (.I0(\wrPntr_reg_n_0_[7] ),
        .I1(\wrPntr[10]_i_3__0_n_0 ),
        .I2(\wrPntr_reg_n_0_[8] ),
        .O(\wrPntr[8]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT5 #(
    .INIT(32'hB4B4F0E0)) 
    \wrPntr[9]_i_1__0 
       (.I0(\wrPntr[10]_i_3__0_n_0 ),
        .I1(\wrPntr_reg_n_0_[7] ),
        .I2(\wrPntr_reg_n_0_[9] ),
        .I3(\wrPntr_reg_n_0_[10] ),
        .I4(\wrPntr_reg_n_0_[8] ),
        .O(\wrPntr[9]_i_1__0_n_0 ));
  FDRE \wrPntr_reg[0] 
       (.C(i_clk),
        .CE(\wrPntr[10]_i_1__1_n_0 ),
        .D(\wrPntr[0]_i_1__0_n_0 ),
        .Q(\wrPntr_reg_n_0_[0] ),
        .R(someport));
  FDRE \wrPntr_reg[10] 
       (.C(i_clk),
        .CE(\wrPntr[10]_i_1__1_n_0 ),
        .D(\wrPntr[10]_i_2__0_n_0 ),
        .Q(\wrPntr_reg_n_0_[10] ),
        .R(someport));
  FDRE \wrPntr_reg[1] 
       (.C(i_clk),
        .CE(\wrPntr[10]_i_1__1_n_0 ),
        .D(\wrPntr[1]_i_1__0_n_0 ),
        .Q(\wrPntr_reg_n_0_[1] ),
        .R(someport));
  FDRE \wrPntr_reg[2] 
       (.C(i_clk),
        .CE(\wrPntr[10]_i_1__1_n_0 ),
        .D(\wrPntr[2]_i_1__0_n_0 ),
        .Q(\wrPntr_reg_n_0_[2] ),
        .R(someport));
  FDRE \wrPntr_reg[3] 
       (.C(i_clk),
        .CE(\wrPntr[10]_i_1__1_n_0 ),
        .D(\wrPntr[3]_i_1__0_n_0 ),
        .Q(\wrPntr_reg_n_0_[3] ),
        .R(someport));
  FDRE \wrPntr_reg[4] 
       (.C(i_clk),
        .CE(\wrPntr[10]_i_1__1_n_0 ),
        .D(\wrPntr[4]_i_1__0_n_0 ),
        .Q(\wrPntr_reg_n_0_[4] ),
        .R(someport));
  FDRE \wrPntr_reg[5] 
       (.C(i_clk),
        .CE(\wrPntr[10]_i_1__1_n_0 ),
        .D(\wrPntr[5]_i_1__0_n_0 ),
        .Q(\wrPntr_reg_n_0_[5] ),
        .R(someport));
  FDRE \wrPntr_reg[6] 
       (.C(i_clk),
        .CE(\wrPntr[10]_i_1__1_n_0 ),
        .D(\wrPntr[6]_i_1__0_n_0 ),
        .Q(\wrPntr_reg_n_0_[6] ),
        .R(someport));
  FDRE \wrPntr_reg[7] 
       (.C(i_clk),
        .CE(\wrPntr[10]_i_1__1_n_0 ),
        .D(\wrPntr[7]_i_1__0_n_0 ),
        .Q(\wrPntr_reg_n_0_[7] ),
        .R(someport));
  FDRE \wrPntr_reg[8] 
       (.C(i_clk),
        .CE(\wrPntr[10]_i_1__1_n_0 ),
        .D(\wrPntr[8]_i_1__0_n_0 ),
        .Q(\wrPntr_reg_n_0_[8] ),
        .R(someport));
  FDRE \wrPntr_reg[9] 
       (.C(i_clk),
        .CE(\wrPntr[10]_i_1__1_n_0 ),
        .D(\wrPntr[9]_i_1__0_n_0 ),
        .Q(\wrPntr_reg_n_0_[9] ),
        .R(someport));
endmodule

(* ORIG_REF_NAME = "lineBuffer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_lineBuffer_1
   (pixel_in_3_sp_1,
    pixel_in_7_sp_1,
    pixel_in_11_sp_1,
    pixel_in_2_sp_1,
    pixel_in_6_sp_1,
    pixel_in_10_sp_1,
    pixel_in_1_sp_1,
    pixel_in_5_sp_1,
    pixel_in_9_sp_1,
    pixel_in_0_sp_1,
    pixel_in_4_sp_1,
    pixel_in_8_sp_1,
    \rdPntr_reg[9]_0 ,
    \rdPntr_reg[9]_1 ,
    \rdPntr_reg[9]_2 ,
    \rdPntr_reg[9]_3 ,
    \rdPntr_reg[9]_4 ,
    \rdPntr_reg[9]_5 ,
    \rdPntr_reg[9]_6 ,
    \rdPntr_reg[9]_7 ,
    \rdPntr_reg[9]_8 ,
    \rdPntr_reg[9]_9 ,
    \rdPntr_reg[9]_10 ,
    \rdPntr_reg[9]_11 ,
    \rdPntr_reg[9]_12 ,
    \rdPntr_reg[9]_13 ,
    \rdPntr_reg[9]_14 ,
    \rdPntr_reg[9]_15 ,
    \rdPntr_reg[0]_rep__0_0 ,
    \rdPntr_reg[0]_rep__0_1 ,
    \rdPntr_reg[0]_rep__0_2 ,
    \rdPntr_reg[0]_rep__0_3 ,
    \rdPntr_reg[0]_rep__0_4 ,
    \rdPntr_reg[0]_rep__0_5 ,
    \rdPntr_reg[0]_rep__0_6 ,
    \rdPntr_reg[0]_rep__0_7 ,
    \rdPntr_reg[0]_rep__0_8 ,
    \rdPntr_reg[0]_rep__0_9 ,
    \rdPntr_reg[0]_rep__0_10 ,
    \rdPntr_reg[0]_rep__0_11 ,
    \rdPntr_reg[0]_rep__0_12 ,
    \rdPntr_reg[0]_rep__0_13 ,
    \rdPntr_reg[0]_rep__0_14 ,
    \rdPntr_reg[0]_rep__0_15 ,
    \rdPntr_reg[8]_0 ,
    \rdPntr_reg[8]_1 ,
    \rdPntr_reg[8]_2 ,
    \rdPntr_reg[8]_3 ,
    \rdPntr_reg[8]_4 ,
    \rdPntr_reg[8]_5 ,
    \rdPntr_reg[8]_6 ,
    \rdPntr_reg[8]_7 ,
    \rdPntr_reg[8]_8 ,
    \rdPntr_reg[8]_9 ,
    \rdPntr_reg[8]_10 ,
    \rdPntr_reg[8]_11 ,
    \rdPntr_reg[8]_12 ,
    \rdPntr_reg[8]_13 ,
    \rdPntr_reg[8]_14 ,
    \rdPntr_reg[8]_15 ,
    someport,
    i_clk,
    pixel_in,
    filter_sel,
    weighted_sum,
    O,
    line_reg_r1_0_63_0_2_i_56_0,
    line_reg_r1_0_63_0_2_i_24_0,
    currentWbuff,
    i_data_valid,
    currentRbuff,
    \rdPntr_reg[0]_rep__1_0 );
  output pixel_in_3_sp_1;
  output pixel_in_7_sp_1;
  output pixel_in_11_sp_1;
  output pixel_in_2_sp_1;
  output pixel_in_6_sp_1;
  output pixel_in_10_sp_1;
  output pixel_in_1_sp_1;
  output pixel_in_5_sp_1;
  output pixel_in_9_sp_1;
  output pixel_in_0_sp_1;
  output pixel_in_4_sp_1;
  output pixel_in_8_sp_1;
  output \rdPntr_reg[9]_0 ;
  output \rdPntr_reg[9]_1 ;
  output \rdPntr_reg[9]_2 ;
  output \rdPntr_reg[9]_3 ;
  output \rdPntr_reg[9]_4 ;
  output \rdPntr_reg[9]_5 ;
  output \rdPntr_reg[9]_6 ;
  output \rdPntr_reg[9]_7 ;
  output \rdPntr_reg[9]_8 ;
  output \rdPntr_reg[9]_9 ;
  output \rdPntr_reg[9]_10 ;
  output \rdPntr_reg[9]_11 ;
  output \rdPntr_reg[9]_12 ;
  output \rdPntr_reg[9]_13 ;
  output \rdPntr_reg[9]_14 ;
  output \rdPntr_reg[9]_15 ;
  output \rdPntr_reg[0]_rep__0_0 ;
  output \rdPntr_reg[0]_rep__0_1 ;
  output \rdPntr_reg[0]_rep__0_2 ;
  output \rdPntr_reg[0]_rep__0_3 ;
  output \rdPntr_reg[0]_rep__0_4 ;
  output \rdPntr_reg[0]_rep__0_5 ;
  output \rdPntr_reg[0]_rep__0_6 ;
  output \rdPntr_reg[0]_rep__0_7 ;
  output \rdPntr_reg[0]_rep__0_8 ;
  output \rdPntr_reg[0]_rep__0_9 ;
  output \rdPntr_reg[0]_rep__0_10 ;
  output \rdPntr_reg[0]_rep__0_11 ;
  output \rdPntr_reg[0]_rep__0_12 ;
  output \rdPntr_reg[0]_rep__0_13 ;
  output \rdPntr_reg[0]_rep__0_14 ;
  output \rdPntr_reg[0]_rep__0_15 ;
  output \rdPntr_reg[8]_0 ;
  output \rdPntr_reg[8]_1 ;
  output \rdPntr_reg[8]_2 ;
  output \rdPntr_reg[8]_3 ;
  output \rdPntr_reg[8]_4 ;
  output \rdPntr_reg[8]_5 ;
  output \rdPntr_reg[8]_6 ;
  output \rdPntr_reg[8]_7 ;
  output \rdPntr_reg[8]_8 ;
  output \rdPntr_reg[8]_9 ;
  output \rdPntr_reg[8]_10 ;
  output \rdPntr_reg[8]_11 ;
  output \rdPntr_reg[8]_12 ;
  output \rdPntr_reg[8]_13 ;
  output \rdPntr_reg[8]_14 ;
  output \rdPntr_reg[8]_15 ;
  input someport;
  input i_clk;
  input [11:0]pixel_in;
  input [2:0]filter_sel;
  input [10:0]weighted_sum;
  input [3:0]O;
  input [2:0]line_reg_r1_0_63_0_2_i_56_0;
  input [3:0]line_reg_r1_0_63_0_2_i_24_0;
  input [1:0]currentWbuff;
  input i_data_valid;
  input [1:0]currentRbuff;
  input \rdPntr_reg[0]_rep__1_0 ;

  wire [3:0]O;
  wire [1:0]currentRbuff;
  wire [1:0]currentWbuff;
  wire [2:0]filter_sel;
  wire [3:0]gray_4bit;
  wire i_clk;
  wire i_data_valid;
  wire [2:2]lineBuffRd;
  wire line_reg_r1_0_63_0_2_i_10_n_1;
  wire line_reg_r1_0_63_0_2_i_10_n_2;
  wire line_reg_r1_0_63_0_2_i_10_n_3;
  wire line_reg_r1_0_63_0_2_i_122_n_0;
  wire line_reg_r1_0_63_0_2_i_123_n_0;
  wire line_reg_r1_0_63_0_2_i_124_n_0;
  wire line_reg_r1_0_63_0_2_i_125_n_0;
  wire line_reg_r1_0_63_0_2_i_126_n_0;
  wire line_reg_r1_0_63_0_2_i_127_n_0;
  wire line_reg_r1_0_63_0_2_i_128_n_0;
  wire line_reg_r1_0_63_0_2_i_1__1_n_0;
  wire [3:0]line_reg_r1_0_63_0_2_i_24_0;
  wire line_reg_r1_0_63_0_2_i_24_n_0;
  wire line_reg_r1_0_63_0_2_i_24_n_1;
  wire line_reg_r1_0_63_0_2_i_24_n_2;
  wire line_reg_r1_0_63_0_2_i_24_n_3;
  wire line_reg_r1_0_63_0_2_i_25_n_0;
  wire line_reg_r1_0_63_0_2_i_26_n_0;
  wire line_reg_r1_0_63_0_2_i_27_n_0;
  wire line_reg_r1_0_63_0_2_i_28_n_0;
  wire line_reg_r1_0_63_0_2_i_29_n_0;
  wire line_reg_r1_0_63_0_2_i_30_n_0;
  wire [2:0]line_reg_r1_0_63_0_2_i_56_0;
  wire line_reg_r1_0_63_0_2_i_56_n_0;
  wire line_reg_r1_0_63_0_2_i_56_n_1;
  wire line_reg_r1_0_63_0_2_i_56_n_2;
  wire line_reg_r1_0_63_0_2_i_56_n_3;
  wire line_reg_r1_0_63_0_2_i_57_n_0;
  wire line_reg_r1_0_63_0_2_i_58_n_0;
  wire line_reg_r1_0_63_0_2_i_59_n_0;
  wire line_reg_r1_0_63_0_2_i_60_n_0;
  wire line_reg_r1_0_63_0_2_i_61_n_0;
  wire line_reg_r1_0_63_0_2_i_62_n_0;
  wire line_reg_r1_0_63_0_2_i_63_n_0;
  wire line_reg_r1_0_63_0_2_i_64_n_0;
  wire line_reg_r1_0_63_0_2_n_0;
  wire line_reg_r1_0_63_0_2_n_1;
  wire line_reg_r1_0_63_0_2_n_2;
  wire line_reg_r1_0_63_12_14_n_0;
  wire line_reg_r1_0_63_12_14_n_1;
  wire line_reg_r1_0_63_12_14_n_2;
  wire line_reg_r1_0_63_15_15_n_0;
  wire line_reg_r1_0_63_3_5_n_0;
  wire line_reg_r1_0_63_3_5_n_1;
  wire line_reg_r1_0_63_3_5_n_2;
  wire line_reg_r1_0_63_6_8_n_0;
  wire line_reg_r1_0_63_6_8_n_1;
  wire line_reg_r1_0_63_6_8_n_2;
  wire line_reg_r1_0_63_9_11_n_0;
  wire line_reg_r1_0_63_9_11_n_1;
  wire line_reg_r1_0_63_9_11_n_2;
  wire line_reg_r1_128_191_0_2_i_1__2_n_0;
  wire line_reg_r1_128_191_0_2_n_0;
  wire line_reg_r1_128_191_0_2_n_1;
  wire line_reg_r1_128_191_0_2_n_2;
  wire line_reg_r1_128_191_12_14_n_0;
  wire line_reg_r1_128_191_12_14_n_1;
  wire line_reg_r1_128_191_12_14_n_2;
  wire line_reg_r1_128_191_15_15_n_0;
  wire line_reg_r1_128_191_3_5_n_0;
  wire line_reg_r1_128_191_3_5_n_1;
  wire line_reg_r1_128_191_3_5_n_2;
  wire line_reg_r1_128_191_6_8_n_0;
  wire line_reg_r1_128_191_6_8_n_1;
  wire line_reg_r1_128_191_6_8_n_2;
  wire line_reg_r1_128_191_9_11_n_0;
  wire line_reg_r1_128_191_9_11_n_1;
  wire line_reg_r1_128_191_9_11_n_2;
  wire line_reg_r1_192_255_0_2_i_1__2_n_0;
  wire line_reg_r1_192_255_0_2_n_0;
  wire line_reg_r1_192_255_0_2_n_1;
  wire line_reg_r1_192_255_0_2_n_2;
  wire line_reg_r1_192_255_12_14_n_0;
  wire line_reg_r1_192_255_12_14_n_1;
  wire line_reg_r1_192_255_12_14_n_2;
  wire line_reg_r1_192_255_15_15_n_0;
  wire line_reg_r1_192_255_3_5_n_0;
  wire line_reg_r1_192_255_3_5_n_1;
  wire line_reg_r1_192_255_3_5_n_2;
  wire line_reg_r1_192_255_6_8_n_0;
  wire line_reg_r1_192_255_6_8_n_1;
  wire line_reg_r1_192_255_6_8_n_2;
  wire line_reg_r1_192_255_9_11_n_0;
  wire line_reg_r1_192_255_9_11_n_1;
  wire line_reg_r1_192_255_9_11_n_2;
  wire line_reg_r1_256_319_0_2_i_1__2_n_0;
  wire line_reg_r1_256_319_0_2_n_0;
  wire line_reg_r1_256_319_0_2_n_1;
  wire line_reg_r1_256_319_0_2_n_2;
  wire line_reg_r1_256_319_12_14_n_0;
  wire line_reg_r1_256_319_12_14_n_1;
  wire line_reg_r1_256_319_12_14_n_2;
  wire line_reg_r1_256_319_15_15_n_0;
  wire line_reg_r1_256_319_3_5_n_0;
  wire line_reg_r1_256_319_3_5_n_1;
  wire line_reg_r1_256_319_3_5_n_2;
  wire line_reg_r1_256_319_6_8_n_0;
  wire line_reg_r1_256_319_6_8_n_1;
  wire line_reg_r1_256_319_6_8_n_2;
  wire line_reg_r1_256_319_9_11_n_0;
  wire line_reg_r1_256_319_9_11_n_1;
  wire line_reg_r1_256_319_9_11_n_2;
  wire line_reg_r1_320_383_0_2_i_1__2_n_0;
  wire line_reg_r1_320_383_0_2_n_0;
  wire line_reg_r1_320_383_0_2_n_1;
  wire line_reg_r1_320_383_0_2_n_2;
  wire line_reg_r1_320_383_12_14_n_0;
  wire line_reg_r1_320_383_12_14_n_1;
  wire line_reg_r1_320_383_12_14_n_2;
  wire line_reg_r1_320_383_15_15_n_0;
  wire line_reg_r1_320_383_3_5_n_0;
  wire line_reg_r1_320_383_3_5_n_1;
  wire line_reg_r1_320_383_3_5_n_2;
  wire line_reg_r1_320_383_6_8_n_0;
  wire line_reg_r1_320_383_6_8_n_1;
  wire line_reg_r1_320_383_6_8_n_2;
  wire line_reg_r1_320_383_9_11_n_0;
  wire line_reg_r1_320_383_9_11_n_1;
  wire line_reg_r1_320_383_9_11_n_2;
  wire line_reg_r1_384_447_0_2_i_1__2_n_0;
  wire line_reg_r1_384_447_0_2_n_0;
  wire line_reg_r1_384_447_0_2_n_1;
  wire line_reg_r1_384_447_0_2_n_2;
  wire line_reg_r1_384_447_12_14_n_0;
  wire line_reg_r1_384_447_12_14_n_1;
  wire line_reg_r1_384_447_12_14_n_2;
  wire line_reg_r1_384_447_15_15_n_0;
  wire line_reg_r1_384_447_3_5_n_0;
  wire line_reg_r1_384_447_3_5_n_1;
  wire line_reg_r1_384_447_3_5_n_2;
  wire line_reg_r1_384_447_6_8_n_0;
  wire line_reg_r1_384_447_6_8_n_1;
  wire line_reg_r1_384_447_6_8_n_2;
  wire line_reg_r1_384_447_9_11_n_0;
  wire line_reg_r1_384_447_9_11_n_1;
  wire line_reg_r1_384_447_9_11_n_2;
  wire line_reg_r1_448_511_0_2_i_1__2_n_0;
  wire line_reg_r1_448_511_0_2_n_0;
  wire line_reg_r1_448_511_0_2_n_1;
  wire line_reg_r1_448_511_0_2_n_2;
  wire line_reg_r1_448_511_12_14_n_0;
  wire line_reg_r1_448_511_12_14_n_1;
  wire line_reg_r1_448_511_12_14_n_2;
  wire line_reg_r1_448_511_15_15_n_0;
  wire line_reg_r1_448_511_3_5_n_0;
  wire line_reg_r1_448_511_3_5_n_1;
  wire line_reg_r1_448_511_3_5_n_2;
  wire line_reg_r1_448_511_6_8_n_0;
  wire line_reg_r1_448_511_6_8_n_1;
  wire line_reg_r1_448_511_6_8_n_2;
  wire line_reg_r1_448_511_9_11_n_0;
  wire line_reg_r1_448_511_9_11_n_1;
  wire line_reg_r1_448_511_9_11_n_2;
  wire line_reg_r1_512_575_0_2_i_1__2_n_0;
  wire line_reg_r1_512_575_0_2_n_0;
  wire line_reg_r1_512_575_0_2_n_1;
  wire line_reg_r1_512_575_0_2_n_2;
  wire line_reg_r1_512_575_12_14_n_0;
  wire line_reg_r1_512_575_12_14_n_1;
  wire line_reg_r1_512_575_12_14_n_2;
  wire line_reg_r1_512_575_15_15_n_0;
  wire line_reg_r1_512_575_3_5_n_0;
  wire line_reg_r1_512_575_3_5_n_1;
  wire line_reg_r1_512_575_3_5_n_2;
  wire line_reg_r1_512_575_6_8_n_0;
  wire line_reg_r1_512_575_6_8_n_1;
  wire line_reg_r1_512_575_6_8_n_2;
  wire line_reg_r1_512_575_9_11_n_0;
  wire line_reg_r1_512_575_9_11_n_1;
  wire line_reg_r1_512_575_9_11_n_2;
  wire line_reg_r1_576_639_0_2_i_1__2_n_0;
  wire line_reg_r1_576_639_0_2_n_0;
  wire line_reg_r1_576_639_0_2_n_1;
  wire line_reg_r1_576_639_0_2_n_2;
  wire line_reg_r1_576_639_12_14_n_0;
  wire line_reg_r1_576_639_12_14_n_1;
  wire line_reg_r1_576_639_12_14_n_2;
  wire line_reg_r1_576_639_15_15_n_0;
  wire line_reg_r1_576_639_3_5_n_0;
  wire line_reg_r1_576_639_3_5_n_1;
  wire line_reg_r1_576_639_3_5_n_2;
  wire line_reg_r1_576_639_6_8_n_0;
  wire line_reg_r1_576_639_6_8_n_1;
  wire line_reg_r1_576_639_6_8_n_2;
  wire line_reg_r1_576_639_9_11_n_0;
  wire line_reg_r1_576_639_9_11_n_1;
  wire line_reg_r1_576_639_9_11_n_2;
  wire line_reg_r1_64_127_0_2_i_1__2_n_0;
  wire line_reg_r1_64_127_0_2_n_0;
  wire line_reg_r1_64_127_0_2_n_1;
  wire line_reg_r1_64_127_0_2_n_2;
  wire line_reg_r1_64_127_12_14_n_0;
  wire line_reg_r1_64_127_12_14_n_1;
  wire line_reg_r1_64_127_12_14_n_2;
  wire line_reg_r1_64_127_15_15_n_0;
  wire line_reg_r1_64_127_3_5_n_0;
  wire line_reg_r1_64_127_3_5_n_1;
  wire line_reg_r1_64_127_3_5_n_2;
  wire line_reg_r1_64_127_6_8_n_0;
  wire line_reg_r1_64_127_6_8_n_1;
  wire line_reg_r1_64_127_6_8_n_2;
  wire line_reg_r1_64_127_9_11_n_0;
  wire line_reg_r1_64_127_9_11_n_1;
  wire line_reg_r1_64_127_9_11_n_2;
  wire line_reg_r2_0_63_0_2_i_1__1_n_0;
  wire line_reg_r2_0_63_0_2_i_2__1_n_0;
  wire line_reg_r2_0_63_0_2_i_3__1_n_0;
  wire line_reg_r2_0_63_0_2_i_4__1_n_0;
  wire line_reg_r2_0_63_0_2_i_5__1_n_0;
  wire line_reg_r2_0_63_0_2_i_6__1_n_0;
  wire line_reg_r2_0_63_0_2_n_0;
  wire line_reg_r2_0_63_0_2_n_1;
  wire line_reg_r2_0_63_0_2_n_2;
  wire line_reg_r2_0_63_12_14_n_0;
  wire line_reg_r2_0_63_12_14_n_1;
  wire line_reg_r2_0_63_12_14_n_2;
  wire line_reg_r2_0_63_15_15_n_0;
  wire line_reg_r2_0_63_3_5_n_0;
  wire line_reg_r2_0_63_3_5_n_1;
  wire line_reg_r2_0_63_3_5_n_2;
  wire line_reg_r2_0_63_6_8_n_0;
  wire line_reg_r2_0_63_6_8_n_1;
  wire line_reg_r2_0_63_6_8_n_2;
  wire line_reg_r2_0_63_9_11_n_0;
  wire line_reg_r2_0_63_9_11_n_1;
  wire line_reg_r2_0_63_9_11_n_2;
  wire line_reg_r2_128_191_0_2_n_0;
  wire line_reg_r2_128_191_0_2_n_1;
  wire line_reg_r2_128_191_0_2_n_2;
  wire line_reg_r2_128_191_12_14_n_0;
  wire line_reg_r2_128_191_12_14_n_1;
  wire line_reg_r2_128_191_12_14_n_2;
  wire line_reg_r2_128_191_15_15_n_0;
  wire line_reg_r2_128_191_3_5_n_0;
  wire line_reg_r2_128_191_3_5_n_1;
  wire line_reg_r2_128_191_3_5_n_2;
  wire line_reg_r2_128_191_6_8_n_0;
  wire line_reg_r2_128_191_6_8_n_1;
  wire line_reg_r2_128_191_6_8_n_2;
  wire line_reg_r2_128_191_9_11_n_0;
  wire line_reg_r2_128_191_9_11_n_1;
  wire line_reg_r2_128_191_9_11_n_2;
  wire line_reg_r2_192_255_0_2_n_0;
  wire line_reg_r2_192_255_0_2_n_1;
  wire line_reg_r2_192_255_0_2_n_2;
  wire line_reg_r2_192_255_12_14_n_0;
  wire line_reg_r2_192_255_12_14_n_1;
  wire line_reg_r2_192_255_12_14_n_2;
  wire line_reg_r2_192_255_15_15_n_0;
  wire line_reg_r2_192_255_3_5_n_0;
  wire line_reg_r2_192_255_3_5_n_1;
  wire line_reg_r2_192_255_3_5_n_2;
  wire line_reg_r2_192_255_6_8_n_0;
  wire line_reg_r2_192_255_6_8_n_1;
  wire line_reg_r2_192_255_6_8_n_2;
  wire line_reg_r2_192_255_9_11_n_0;
  wire line_reg_r2_192_255_9_11_n_1;
  wire line_reg_r2_192_255_9_11_n_2;
  wire line_reg_r2_256_319_0_2_n_0;
  wire line_reg_r2_256_319_0_2_n_1;
  wire line_reg_r2_256_319_0_2_n_2;
  wire line_reg_r2_256_319_12_14_n_0;
  wire line_reg_r2_256_319_12_14_n_1;
  wire line_reg_r2_256_319_12_14_n_2;
  wire line_reg_r2_256_319_15_15_n_0;
  wire line_reg_r2_256_319_3_5_n_0;
  wire line_reg_r2_256_319_3_5_n_1;
  wire line_reg_r2_256_319_3_5_n_2;
  wire line_reg_r2_256_319_6_8_n_0;
  wire line_reg_r2_256_319_6_8_n_1;
  wire line_reg_r2_256_319_6_8_n_2;
  wire line_reg_r2_256_319_9_11_n_0;
  wire line_reg_r2_256_319_9_11_n_1;
  wire line_reg_r2_256_319_9_11_n_2;
  wire line_reg_r2_320_383_0_2_n_0;
  wire line_reg_r2_320_383_0_2_n_1;
  wire line_reg_r2_320_383_0_2_n_2;
  wire line_reg_r2_320_383_12_14_n_0;
  wire line_reg_r2_320_383_12_14_n_1;
  wire line_reg_r2_320_383_12_14_n_2;
  wire line_reg_r2_320_383_15_15_n_0;
  wire line_reg_r2_320_383_3_5_n_0;
  wire line_reg_r2_320_383_3_5_n_1;
  wire line_reg_r2_320_383_3_5_n_2;
  wire line_reg_r2_320_383_6_8_n_0;
  wire line_reg_r2_320_383_6_8_n_1;
  wire line_reg_r2_320_383_6_8_n_2;
  wire line_reg_r2_320_383_9_11_n_0;
  wire line_reg_r2_320_383_9_11_n_1;
  wire line_reg_r2_320_383_9_11_n_2;
  wire line_reg_r2_384_447_0_2_n_0;
  wire line_reg_r2_384_447_0_2_n_1;
  wire line_reg_r2_384_447_0_2_n_2;
  wire line_reg_r2_384_447_12_14_n_0;
  wire line_reg_r2_384_447_12_14_n_1;
  wire line_reg_r2_384_447_12_14_n_2;
  wire line_reg_r2_384_447_15_15_n_0;
  wire line_reg_r2_384_447_3_5_n_0;
  wire line_reg_r2_384_447_3_5_n_1;
  wire line_reg_r2_384_447_3_5_n_2;
  wire line_reg_r2_384_447_6_8_n_0;
  wire line_reg_r2_384_447_6_8_n_1;
  wire line_reg_r2_384_447_6_8_n_2;
  wire line_reg_r2_384_447_9_11_n_0;
  wire line_reg_r2_384_447_9_11_n_1;
  wire line_reg_r2_384_447_9_11_n_2;
  wire line_reg_r2_448_511_0_2_n_0;
  wire line_reg_r2_448_511_0_2_n_1;
  wire line_reg_r2_448_511_0_2_n_2;
  wire line_reg_r2_448_511_12_14_n_0;
  wire line_reg_r2_448_511_12_14_n_1;
  wire line_reg_r2_448_511_12_14_n_2;
  wire line_reg_r2_448_511_15_15_n_0;
  wire line_reg_r2_448_511_3_5_n_0;
  wire line_reg_r2_448_511_3_5_n_1;
  wire line_reg_r2_448_511_3_5_n_2;
  wire line_reg_r2_448_511_6_8_n_0;
  wire line_reg_r2_448_511_6_8_n_1;
  wire line_reg_r2_448_511_6_8_n_2;
  wire line_reg_r2_448_511_9_11_n_0;
  wire line_reg_r2_448_511_9_11_n_1;
  wire line_reg_r2_448_511_9_11_n_2;
  wire line_reg_r2_512_575_0_2_n_0;
  wire line_reg_r2_512_575_0_2_n_1;
  wire line_reg_r2_512_575_0_2_n_2;
  wire line_reg_r2_512_575_12_14_n_0;
  wire line_reg_r2_512_575_12_14_n_1;
  wire line_reg_r2_512_575_12_14_n_2;
  wire line_reg_r2_512_575_15_15_n_0;
  wire line_reg_r2_512_575_3_5_n_0;
  wire line_reg_r2_512_575_3_5_n_1;
  wire line_reg_r2_512_575_3_5_n_2;
  wire line_reg_r2_512_575_6_8_n_0;
  wire line_reg_r2_512_575_6_8_n_1;
  wire line_reg_r2_512_575_6_8_n_2;
  wire line_reg_r2_512_575_9_11_n_0;
  wire line_reg_r2_512_575_9_11_n_1;
  wire line_reg_r2_512_575_9_11_n_2;
  wire line_reg_r2_576_639_0_2_n_0;
  wire line_reg_r2_576_639_0_2_n_1;
  wire line_reg_r2_576_639_0_2_n_2;
  wire line_reg_r2_576_639_12_14_n_0;
  wire line_reg_r2_576_639_12_14_n_1;
  wire line_reg_r2_576_639_12_14_n_2;
  wire line_reg_r2_576_639_15_15_n_0;
  wire line_reg_r2_576_639_3_5_n_0;
  wire line_reg_r2_576_639_3_5_n_1;
  wire line_reg_r2_576_639_3_5_n_2;
  wire line_reg_r2_576_639_6_8_n_0;
  wire line_reg_r2_576_639_6_8_n_1;
  wire line_reg_r2_576_639_6_8_n_2;
  wire line_reg_r2_576_639_9_11_n_0;
  wire line_reg_r2_576_639_9_11_n_1;
  wire line_reg_r2_576_639_9_11_n_2;
  wire line_reg_r2_64_127_0_2_n_0;
  wire line_reg_r2_64_127_0_2_n_1;
  wire line_reg_r2_64_127_0_2_n_2;
  wire line_reg_r2_64_127_12_14_n_0;
  wire line_reg_r2_64_127_12_14_n_1;
  wire line_reg_r2_64_127_12_14_n_2;
  wire line_reg_r2_64_127_15_15_n_0;
  wire line_reg_r2_64_127_3_5_n_0;
  wire line_reg_r2_64_127_3_5_n_1;
  wire line_reg_r2_64_127_3_5_n_2;
  wire line_reg_r2_64_127_6_8_n_0;
  wire line_reg_r2_64_127_6_8_n_1;
  wire line_reg_r2_64_127_6_8_n_2;
  wire line_reg_r2_64_127_9_11_n_0;
  wire line_reg_r2_64_127_9_11_n_1;
  wire line_reg_r2_64_127_9_11_n_2;
  wire line_reg_r3_0_63_0_2_n_0;
  wire line_reg_r3_0_63_0_2_n_1;
  wire line_reg_r3_0_63_0_2_n_2;
  wire line_reg_r3_0_63_12_14_n_0;
  wire line_reg_r3_0_63_12_14_n_1;
  wire line_reg_r3_0_63_12_14_n_2;
  wire line_reg_r3_0_63_15_15_n_0;
  wire line_reg_r3_0_63_3_5_n_0;
  wire line_reg_r3_0_63_3_5_n_1;
  wire line_reg_r3_0_63_3_5_n_2;
  wire line_reg_r3_0_63_6_8_n_0;
  wire line_reg_r3_0_63_6_8_n_1;
  wire line_reg_r3_0_63_6_8_n_2;
  wire line_reg_r3_0_63_9_11_n_0;
  wire line_reg_r3_0_63_9_11_n_1;
  wire line_reg_r3_0_63_9_11_n_2;
  wire line_reg_r3_128_191_0_2_n_0;
  wire line_reg_r3_128_191_0_2_n_1;
  wire line_reg_r3_128_191_0_2_n_2;
  wire line_reg_r3_128_191_12_14_n_0;
  wire line_reg_r3_128_191_12_14_n_1;
  wire line_reg_r3_128_191_12_14_n_2;
  wire line_reg_r3_128_191_15_15_n_0;
  wire line_reg_r3_128_191_3_5_n_0;
  wire line_reg_r3_128_191_3_5_n_1;
  wire line_reg_r3_128_191_3_5_n_2;
  wire line_reg_r3_128_191_6_8_n_0;
  wire line_reg_r3_128_191_6_8_n_1;
  wire line_reg_r3_128_191_6_8_n_2;
  wire line_reg_r3_128_191_9_11_n_0;
  wire line_reg_r3_128_191_9_11_n_1;
  wire line_reg_r3_128_191_9_11_n_2;
  wire line_reg_r3_192_255_0_2_n_0;
  wire line_reg_r3_192_255_0_2_n_1;
  wire line_reg_r3_192_255_0_2_n_2;
  wire line_reg_r3_192_255_12_14_n_0;
  wire line_reg_r3_192_255_12_14_n_1;
  wire line_reg_r3_192_255_12_14_n_2;
  wire line_reg_r3_192_255_15_15_n_0;
  wire line_reg_r3_192_255_3_5_n_0;
  wire line_reg_r3_192_255_3_5_n_1;
  wire line_reg_r3_192_255_3_5_n_2;
  wire line_reg_r3_192_255_6_8_n_0;
  wire line_reg_r3_192_255_6_8_n_1;
  wire line_reg_r3_192_255_6_8_n_2;
  wire line_reg_r3_192_255_9_11_n_0;
  wire line_reg_r3_192_255_9_11_n_1;
  wire line_reg_r3_192_255_9_11_n_2;
  wire line_reg_r3_256_319_0_2_n_0;
  wire line_reg_r3_256_319_0_2_n_1;
  wire line_reg_r3_256_319_0_2_n_2;
  wire line_reg_r3_256_319_12_14_n_0;
  wire line_reg_r3_256_319_12_14_n_1;
  wire line_reg_r3_256_319_12_14_n_2;
  wire line_reg_r3_256_319_15_15_n_0;
  wire line_reg_r3_256_319_3_5_n_0;
  wire line_reg_r3_256_319_3_5_n_1;
  wire line_reg_r3_256_319_3_5_n_2;
  wire line_reg_r3_256_319_6_8_n_0;
  wire line_reg_r3_256_319_6_8_n_1;
  wire line_reg_r3_256_319_6_8_n_2;
  wire line_reg_r3_256_319_9_11_n_0;
  wire line_reg_r3_256_319_9_11_n_1;
  wire line_reg_r3_256_319_9_11_n_2;
  wire line_reg_r3_320_383_0_2_n_0;
  wire line_reg_r3_320_383_0_2_n_1;
  wire line_reg_r3_320_383_0_2_n_2;
  wire line_reg_r3_320_383_12_14_n_0;
  wire line_reg_r3_320_383_12_14_n_1;
  wire line_reg_r3_320_383_12_14_n_2;
  wire line_reg_r3_320_383_15_15_n_0;
  wire line_reg_r3_320_383_3_5_n_0;
  wire line_reg_r3_320_383_3_5_n_1;
  wire line_reg_r3_320_383_3_5_n_2;
  wire line_reg_r3_320_383_6_8_n_0;
  wire line_reg_r3_320_383_6_8_n_1;
  wire line_reg_r3_320_383_6_8_n_2;
  wire line_reg_r3_320_383_9_11_n_0;
  wire line_reg_r3_320_383_9_11_n_1;
  wire line_reg_r3_320_383_9_11_n_2;
  wire line_reg_r3_384_447_0_2_n_0;
  wire line_reg_r3_384_447_0_2_n_1;
  wire line_reg_r3_384_447_0_2_n_2;
  wire line_reg_r3_384_447_12_14_n_0;
  wire line_reg_r3_384_447_12_14_n_1;
  wire line_reg_r3_384_447_12_14_n_2;
  wire line_reg_r3_384_447_15_15_n_0;
  wire line_reg_r3_384_447_3_5_n_0;
  wire line_reg_r3_384_447_3_5_n_1;
  wire line_reg_r3_384_447_3_5_n_2;
  wire line_reg_r3_384_447_6_8_n_0;
  wire line_reg_r3_384_447_6_8_n_1;
  wire line_reg_r3_384_447_6_8_n_2;
  wire line_reg_r3_384_447_9_11_n_0;
  wire line_reg_r3_384_447_9_11_n_1;
  wire line_reg_r3_384_447_9_11_n_2;
  wire line_reg_r3_448_511_0_2_n_0;
  wire line_reg_r3_448_511_0_2_n_1;
  wire line_reg_r3_448_511_0_2_n_2;
  wire line_reg_r3_448_511_12_14_n_0;
  wire line_reg_r3_448_511_12_14_n_1;
  wire line_reg_r3_448_511_12_14_n_2;
  wire line_reg_r3_448_511_15_15_n_0;
  wire line_reg_r3_448_511_3_5_n_0;
  wire line_reg_r3_448_511_3_5_n_1;
  wire line_reg_r3_448_511_3_5_n_2;
  wire line_reg_r3_448_511_6_8_n_0;
  wire line_reg_r3_448_511_6_8_n_1;
  wire line_reg_r3_448_511_6_8_n_2;
  wire line_reg_r3_448_511_9_11_n_0;
  wire line_reg_r3_448_511_9_11_n_1;
  wire line_reg_r3_448_511_9_11_n_2;
  wire line_reg_r3_512_575_0_2_n_0;
  wire line_reg_r3_512_575_0_2_n_1;
  wire line_reg_r3_512_575_0_2_n_2;
  wire line_reg_r3_512_575_12_14_n_0;
  wire line_reg_r3_512_575_12_14_n_1;
  wire line_reg_r3_512_575_12_14_n_2;
  wire line_reg_r3_512_575_15_15_n_0;
  wire line_reg_r3_512_575_3_5_n_0;
  wire line_reg_r3_512_575_3_5_n_1;
  wire line_reg_r3_512_575_3_5_n_2;
  wire line_reg_r3_512_575_6_8_n_0;
  wire line_reg_r3_512_575_6_8_n_1;
  wire line_reg_r3_512_575_6_8_n_2;
  wire line_reg_r3_512_575_9_11_n_0;
  wire line_reg_r3_512_575_9_11_n_1;
  wire line_reg_r3_512_575_9_11_n_2;
  wire line_reg_r3_576_639_0_2_n_0;
  wire line_reg_r3_576_639_0_2_n_1;
  wire line_reg_r3_576_639_0_2_n_2;
  wire line_reg_r3_576_639_12_14_n_0;
  wire line_reg_r3_576_639_12_14_n_1;
  wire line_reg_r3_576_639_12_14_n_2;
  wire line_reg_r3_576_639_15_15_n_0;
  wire line_reg_r3_576_639_3_5_n_0;
  wire line_reg_r3_576_639_3_5_n_1;
  wire line_reg_r3_576_639_3_5_n_2;
  wire line_reg_r3_576_639_6_8_n_0;
  wire line_reg_r3_576_639_6_8_n_1;
  wire line_reg_r3_576_639_6_8_n_2;
  wire line_reg_r3_576_639_9_11_n_0;
  wire line_reg_r3_576_639_9_11_n_1;
  wire line_reg_r3_576_639_9_11_n_2;
  wire line_reg_r3_64_127_0_2_n_0;
  wire line_reg_r3_64_127_0_2_n_1;
  wire line_reg_r3_64_127_0_2_n_2;
  wire line_reg_r3_64_127_12_14_n_0;
  wire line_reg_r3_64_127_12_14_n_1;
  wire line_reg_r3_64_127_12_14_n_2;
  wire line_reg_r3_64_127_15_15_n_0;
  wire line_reg_r3_64_127_3_5_n_0;
  wire line_reg_r3_64_127_3_5_n_1;
  wire line_reg_r3_64_127_3_5_n_2;
  wire line_reg_r3_64_127_6_8_n_0;
  wire line_reg_r3_64_127_6_8_n_1;
  wire line_reg_r3_64_127_6_8_n_2;
  wire line_reg_r3_64_127_9_11_n_0;
  wire line_reg_r3_64_127_9_11_n_1;
  wire line_reg_r3_64_127_9_11_n_2;
  wire \mult1_reg[0][8]_i_102_n_0 ;
  wire \mult1_reg[0][8]_i_103_n_0 ;
  wire \mult1_reg[0][8]_i_104_n_0 ;
  wire \mult1_reg[0][8]_i_105_n_0 ;
  wire \mult1_reg[0][8]_i_118_n_0 ;
  wire \mult1_reg[0][8]_i_119_n_0 ;
  wire \mult1_reg[0][8]_i_120_n_0 ;
  wire \mult1_reg[0][8]_i_121_n_0 ;
  wire \mult1_reg[0][8]_i_134_n_0 ;
  wire \mult1_reg[0][8]_i_135_n_0 ;
  wire \mult1_reg[0][8]_i_136_n_0 ;
  wire \mult1_reg[0][8]_i_137_n_0 ;
  wire \mult1_reg[0][8]_i_28_n_0 ;
  wire \mult1_reg[0][8]_i_29_n_0 ;
  wire \mult1_reg[0][8]_i_36_n_0 ;
  wire \mult1_reg[0][8]_i_37_n_0 ;
  wire \mult1_reg[0][8]_i_44_n_0 ;
  wire \mult1_reg[0][8]_i_45_n_0 ;
  wire \mult1_reg[0][8]_i_52_n_0 ;
  wire \mult1_reg[0][8]_i_53_n_0 ;
  wire \mult1_reg[0][8]_i_60_n_0 ;
  wire \mult1_reg[0][8]_i_61_n_0 ;
  wire \mult1_reg[0][8]_i_70_n_0 ;
  wire \mult1_reg[0][8]_i_71_n_0 ;
  wire \mult1_reg[0][8]_i_72_n_0 ;
  wire \mult1_reg[0][8]_i_73_n_0 ;
  wire \mult1_reg[0][8]_i_86_n_0 ;
  wire \mult1_reg[0][8]_i_87_n_0 ;
  wire \mult1_reg[0][8]_i_88_n_0 ;
  wire \mult1_reg[0][8]_i_89_n_0 ;
  wire \mult1_reg[1][8]_i_100_n_0 ;
  wire \mult1_reg[1][8]_i_101_n_0 ;
  wire \mult1_reg[1][8]_i_102_n_0 ;
  wire \mult1_reg[1][8]_i_115_n_0 ;
  wire \mult1_reg[1][8]_i_116_n_0 ;
  wire \mult1_reg[1][8]_i_117_n_0 ;
  wire \mult1_reg[1][8]_i_118_n_0 ;
  wire \mult1_reg[1][8]_i_131_n_0 ;
  wire \mult1_reg[1][8]_i_132_n_0 ;
  wire \mult1_reg[1][8]_i_133_n_0 ;
  wire \mult1_reg[1][8]_i_134_n_0 ;
  wire \mult1_reg[1][8]_i_147_n_0 ;
  wire \mult1_reg[1][8]_i_148_n_0 ;
  wire \mult1_reg[1][8]_i_149_n_0 ;
  wire \mult1_reg[1][8]_i_150_n_0 ;
  wire \mult1_reg[1][8]_i_163_n_0 ;
  wire \mult1_reg[1][8]_i_164_n_0 ;
  wire \mult1_reg[1][8]_i_165_n_0 ;
  wire \mult1_reg[1][8]_i_166_n_0 ;
  wire \mult1_reg[1][8]_i_33_n_0 ;
  wire \mult1_reg[1][8]_i_34_n_0 ;
  wire \mult1_reg[1][8]_i_41_n_0 ;
  wire \mult1_reg[1][8]_i_42_n_0 ;
  wire \mult1_reg[1][8]_i_49_n_0 ;
  wire \mult1_reg[1][8]_i_50_n_0 ;
  wire \mult1_reg[1][8]_i_57_n_0 ;
  wire \mult1_reg[1][8]_i_58_n_0 ;
  wire \mult1_reg[1][8]_i_65_n_0 ;
  wire \mult1_reg[1][8]_i_66_n_0 ;
  wire \mult1_reg[1][8]_i_73_n_0 ;
  wire \mult1_reg[1][8]_i_74_n_0 ;
  wire \mult1_reg[1][8]_i_83_n_0 ;
  wire \mult1_reg[1][8]_i_84_n_0 ;
  wire \mult1_reg[1][8]_i_85_n_0 ;
  wire \mult1_reg[1][8]_i_86_n_0 ;
  wire \mult1_reg[1][8]_i_99_n_0 ;
  wire \mult1_reg[2][8]_i_102_n_0 ;
  wire \mult1_reg[2][8]_i_103_n_0 ;
  wire \mult1_reg[2][8]_i_104_n_0 ;
  wire \mult1_reg[2][8]_i_105_n_0 ;
  wire \mult1_reg[2][8]_i_118_n_0 ;
  wire \mult1_reg[2][8]_i_119_n_0 ;
  wire \mult1_reg[2][8]_i_120_n_0 ;
  wire \mult1_reg[2][8]_i_121_n_0 ;
  wire \mult1_reg[2][8]_i_134_n_0 ;
  wire \mult1_reg[2][8]_i_135_n_0 ;
  wire \mult1_reg[2][8]_i_136_n_0 ;
  wire \mult1_reg[2][8]_i_137_n_0 ;
  wire \mult1_reg[2][8]_i_150_n_0 ;
  wire \mult1_reg[2][8]_i_151_n_0 ;
  wire \mult1_reg[2][8]_i_152_n_0 ;
  wire \mult1_reg[2][8]_i_153_n_0 ;
  wire \mult1_reg[2][8]_i_30_n_0 ;
  wire \mult1_reg[2][8]_i_31_n_0 ;
  wire \mult1_reg[2][8]_i_40_n_0 ;
  wire \mult1_reg[2][8]_i_41_n_0 ;
  wire \mult1_reg[2][8]_i_48_n_0 ;
  wire \mult1_reg[2][8]_i_49_n_0 ;
  wire \mult1_reg[2][8]_i_56_n_0 ;
  wire \mult1_reg[2][8]_i_57_n_0 ;
  wire \mult1_reg[2][8]_i_64_n_0 ;
  wire \mult1_reg[2][8]_i_65_n_0 ;
  wire \mult1_reg[2][8]_i_77_n_0 ;
  wire \mult1_reg[2][8]_i_78_n_0 ;
  wire \mult1_reg[2][8]_i_80_n_0 ;
  wire \mult1_reg[2][8]_i_82_n_0 ;
  wire \mult[0][3][1]_i_12_n_0 ;
  wire \mult[0][3][1]_i_13_n_0 ;
  wire \mult[0][3][1]_i_14_n_0 ;
  wire \mult[0][3][2]_i_12_n_0 ;
  wire \mult[0][3][2]_i_13_n_0 ;
  wire \mult[0][3][2]_i_14_n_0 ;
  wire \mult[0][3][3]_i_12_n_0 ;
  wire \mult[0][3][3]_i_13_n_0 ;
  wire \mult[0][3][3]_i_14_n_0 ;
  wire \mult[0][3][4]_i_12_n_0 ;
  wire \mult[0][3][4]_i_13_n_0 ;
  wire \mult[0][3][4]_i_14_n_0 ;
  wire \mult[0][3][5]_i_12_n_0 ;
  wire \mult[0][3][5]_i_13_n_0 ;
  wire \mult[0][3][5]_i_14_n_0 ;
  wire \mult[0][4][2]_i_10_n_0 ;
  wire \mult[0][4][2]_i_11_n_0 ;
  wire \mult[0][4][2]_i_22_n_0 ;
  wire \mult[0][4][2]_i_23_n_0 ;
  wire \mult[0][4][2]_i_24_n_0 ;
  wire \mult[0][4][2]_i_25_n_0 ;
  wire \mult[0][4][3]_i_10_n_0 ;
  wire \mult[0][4][3]_i_11_n_0 ;
  wire \mult[0][4][3]_i_22_n_0 ;
  wire \mult[0][4][3]_i_23_n_0 ;
  wire \mult[0][4][3]_i_24_n_0 ;
  wire \mult[0][4][3]_i_25_n_0 ;
  wire \mult[0][4][4]_i_10_n_0 ;
  wire \mult[0][4][4]_i_11_n_0 ;
  wire \mult[0][4][4]_i_22_n_0 ;
  wire \mult[0][4][4]_i_23_n_0 ;
  wire \mult[0][4][4]_i_24_n_0 ;
  wire \mult[0][4][4]_i_25_n_0 ;
  wire \mult[0][4][5]_i_10_n_0 ;
  wire \mult[0][4][5]_i_11_n_0 ;
  wire \mult[0][4][5]_i_22_n_0 ;
  wire \mult[0][4][5]_i_23_n_0 ;
  wire \mult[0][4][5]_i_24_n_0 ;
  wire \mult[0][4][5]_i_25_n_0 ;
  wire \mult[0][4][6]_i_10_n_0 ;
  wire \mult[0][4][6]_i_11_n_0 ;
  wire \mult[0][4][6]_i_22_n_0 ;
  wire \mult[0][4][6]_i_23_n_0 ;
  wire \mult[0][4][6]_i_24_n_0 ;
  wire \mult[0][4][6]_i_25_n_0 ;
  wire \mult[1][3][1]_i_12_n_0 ;
  wire \mult[1][3][1]_i_13_n_0 ;
  wire \mult[1][3][1]_i_14_n_0 ;
  wire \mult[1][3][2]_i_12_n_0 ;
  wire \mult[1][3][2]_i_13_n_0 ;
  wire \mult[1][3][2]_i_14_n_0 ;
  wire \mult[1][3][3]_i_12_n_0 ;
  wire \mult[1][3][3]_i_13_n_0 ;
  wire \mult[1][3][3]_i_14_n_0 ;
  wire \mult[1][3][4]_i_12_n_0 ;
  wire \mult[1][3][4]_i_13_n_0 ;
  wire \mult[1][3][4]_i_14_n_0 ;
  wire \mult[1][3][5]_i_12_n_0 ;
  wire \mult[1][3][5]_i_13_n_0 ;
  wire \mult[1][3][5]_i_14_n_0 ;
  wire \mult[1][3][6]_i_12_n_0 ;
  wire \mult[1][3][6]_i_13_n_0 ;
  wire \mult[1][3][6]_i_14_n_0 ;
  wire \mult[1][4][2]_i_10_n_0 ;
  wire \mult[1][4][2]_i_11_n_0 ;
  wire \mult[1][4][2]_i_22_n_0 ;
  wire \mult[1][4][2]_i_23_n_0 ;
  wire \mult[1][4][2]_i_24_n_0 ;
  wire \mult[1][4][2]_i_25_n_0 ;
  wire \mult[1][4][3]_i_10_n_0 ;
  wire \mult[1][4][3]_i_11_n_0 ;
  wire \mult[1][4][3]_i_22_n_0 ;
  wire \mult[1][4][3]_i_23_n_0 ;
  wire \mult[1][4][3]_i_24_n_0 ;
  wire \mult[1][4][3]_i_25_n_0 ;
  wire \mult[1][4][4]_i_10_n_0 ;
  wire \mult[1][4][4]_i_11_n_0 ;
  wire \mult[1][4][4]_i_22_n_0 ;
  wire \mult[1][4][4]_i_23_n_0 ;
  wire \mult[1][4][4]_i_24_n_0 ;
  wire \mult[1][4][4]_i_25_n_0 ;
  wire \mult[1][4][5]_i_10_n_0 ;
  wire \mult[1][4][5]_i_11_n_0 ;
  wire \mult[1][4][5]_i_22_n_0 ;
  wire \mult[1][4][5]_i_23_n_0 ;
  wire \mult[1][4][5]_i_24_n_0 ;
  wire \mult[1][4][5]_i_25_n_0 ;
  wire \mult[1][4][6]_i_10_n_0 ;
  wire \mult[1][4][6]_i_11_n_0 ;
  wire \mult[1][4][6]_i_22_n_0 ;
  wire \mult[1][4][6]_i_23_n_0 ;
  wire \mult[1][4][6]_i_24_n_0 ;
  wire \mult[1][4][6]_i_25_n_0 ;
  wire \mult[1][4][7]_i_10_n_0 ;
  wire \mult[1][4][7]_i_11_n_0 ;
  wire \mult[1][4][7]_i_22_n_0 ;
  wire \mult[1][4][7]_i_23_n_0 ;
  wire \mult[1][4][7]_i_24_n_0 ;
  wire \mult[1][4][7]_i_25_n_0 ;
  wire \mult[2][3][1]_i_12_n_0 ;
  wire \mult[2][3][1]_i_13_n_0 ;
  wire \mult[2][3][1]_i_14_n_0 ;
  wire \mult[2][3][2]_i_12_n_0 ;
  wire \mult[2][3][2]_i_13_n_0 ;
  wire \mult[2][3][2]_i_14_n_0 ;
  wire \mult[2][3][3]_i_12_n_0 ;
  wire \mult[2][3][3]_i_13_n_0 ;
  wire \mult[2][3][3]_i_14_n_0 ;
  wire \mult[2][3][4]_i_12_n_0 ;
  wire \mult[2][3][4]_i_13_n_0 ;
  wire \mult[2][3][4]_i_14_n_0 ;
  wire \mult[2][3][5]_i_12_n_0 ;
  wire \mult[2][3][5]_i_13_n_0 ;
  wire \mult[2][3][5]_i_14_n_0 ;
  wire \mult[2][4][2]_i_10_n_0 ;
  wire \mult[2][4][2]_i_11_n_0 ;
  wire \mult[2][4][2]_i_22_n_0 ;
  wire \mult[2][4][2]_i_23_n_0 ;
  wire \mult[2][4][2]_i_24_n_0 ;
  wire \mult[2][4][2]_i_25_n_0 ;
  wire \mult[2][4][3]_i_10_n_0 ;
  wire \mult[2][4][3]_i_11_n_0 ;
  wire \mult[2][4][3]_i_22_n_0 ;
  wire \mult[2][4][3]_i_23_n_0 ;
  wire \mult[2][4][3]_i_24_n_0 ;
  wire \mult[2][4][3]_i_25_n_0 ;
  wire \mult[2][4][4]_i_10_n_0 ;
  wire \mult[2][4][4]_i_11_n_0 ;
  wire \mult[2][4][4]_i_22_n_0 ;
  wire \mult[2][4][4]_i_23_n_0 ;
  wire \mult[2][4][4]_i_24_n_0 ;
  wire \mult[2][4][4]_i_25_n_0 ;
  wire \mult[2][4][5]_i_10_n_0 ;
  wire \mult[2][4][5]_i_11_n_0 ;
  wire \mult[2][4][5]_i_22_n_0 ;
  wire \mult[2][4][5]_i_23_n_0 ;
  wire \mult[2][4][5]_i_24_n_0 ;
  wire \mult[2][4][5]_i_25_n_0 ;
  wire \mult[2][4][6]_i_13_n_0 ;
  wire \mult[2][4][6]_i_14_n_0 ;
  wire \mult[2][4][6]_i_28_n_0 ;
  wire \mult[2][4][6]_i_29_n_0 ;
  wire \mult[2][4][6]_i_30_n_0 ;
  wire \mult[2][4][6]_i_32_n_0 ;
  wire [9:6]p_0_in;
  wire [9:1]p_2_in;
  wire [11:0]pixel_in;
  wire pixel_in_0_sn_1;
  wire pixel_in_10_sn_1;
  wire pixel_in_11_sn_1;
  wire pixel_in_1_sn_1;
  wire pixel_in_2_sn_1;
  wire pixel_in_3_sn_1;
  wire pixel_in_4_sn_1;
  wire pixel_in_5_sn_1;
  wire pixel_in_6_sn_1;
  wire pixel_in_7_sn_1;
  wire pixel_in_8_sn_1;
  wire pixel_in_9_sn_1;
  wire \rdPntr[10]_i_2__1_n_0 ;
  wire \rdPntr[10]_i_3__1_n_0 ;
  wire \rdPntr[6]_i_2__1_n_0 ;
  wire \rdPntr[7]_i_1__1_n_0 ;
  wire \rdPntr[9]_i_1__1_n_0 ;
  wire \rdPntr_reg[0]_rep__0_0 ;
  wire \rdPntr_reg[0]_rep__0_1 ;
  wire \rdPntr_reg[0]_rep__0_10 ;
  wire \rdPntr_reg[0]_rep__0_11 ;
  wire \rdPntr_reg[0]_rep__0_12 ;
  wire \rdPntr_reg[0]_rep__0_13 ;
  wire \rdPntr_reg[0]_rep__0_14 ;
  wire \rdPntr_reg[0]_rep__0_15 ;
  wire \rdPntr_reg[0]_rep__0_2 ;
  wire \rdPntr_reg[0]_rep__0_3 ;
  wire \rdPntr_reg[0]_rep__0_4 ;
  wire \rdPntr_reg[0]_rep__0_5 ;
  wire \rdPntr_reg[0]_rep__0_6 ;
  wire \rdPntr_reg[0]_rep__0_7 ;
  wire \rdPntr_reg[0]_rep__0_8 ;
  wire \rdPntr_reg[0]_rep__0_9 ;
  wire \rdPntr_reg[0]_rep__0_n_0 ;
  wire \rdPntr_reg[0]_rep__1_0 ;
  wire \rdPntr_reg[0]_rep__1_n_0 ;
  wire \rdPntr_reg[0]_rep_n_0 ;
  wire \rdPntr_reg[8]_0 ;
  wire \rdPntr_reg[8]_1 ;
  wire \rdPntr_reg[8]_10 ;
  wire \rdPntr_reg[8]_11 ;
  wire \rdPntr_reg[8]_12 ;
  wire \rdPntr_reg[8]_13 ;
  wire \rdPntr_reg[8]_14 ;
  wire \rdPntr_reg[8]_15 ;
  wire \rdPntr_reg[8]_2 ;
  wire \rdPntr_reg[8]_3 ;
  wire \rdPntr_reg[8]_4 ;
  wire \rdPntr_reg[8]_5 ;
  wire \rdPntr_reg[8]_6 ;
  wire \rdPntr_reg[8]_7 ;
  wire \rdPntr_reg[8]_8 ;
  wire \rdPntr_reg[8]_9 ;
  wire \rdPntr_reg[9]_0 ;
  wire \rdPntr_reg[9]_1 ;
  wire \rdPntr_reg[9]_10 ;
  wire \rdPntr_reg[9]_11 ;
  wire \rdPntr_reg[9]_12 ;
  wire \rdPntr_reg[9]_13 ;
  wire \rdPntr_reg[9]_14 ;
  wire \rdPntr_reg[9]_15 ;
  wire \rdPntr_reg[9]_2 ;
  wire \rdPntr_reg[9]_3 ;
  wire \rdPntr_reg[9]_4 ;
  wire \rdPntr_reg[9]_5 ;
  wire \rdPntr_reg[9]_6 ;
  wire \rdPntr_reg[9]_7 ;
  wire \rdPntr_reg[9]_8 ;
  wire \rdPntr_reg[9]_9 ;
  wire \rdPntr_reg_n_0_[0] ;
  wire \rdPntr_reg_n_0_[10] ;
  wire \rdPntr_reg_n_0_[1] ;
  wire \rdPntr_reg_n_0_[2] ;
  wire \rdPntr_reg_n_0_[3] ;
  wire \rdPntr_reg_n_0_[4] ;
  wire \rdPntr_reg_n_0_[5] ;
  wire [9:6]rdPntr_reg_rep__0;
  wire someport;
  wire [10:0]weighted_sum;
  wire \wrPntr[0]_i_1__1_n_0 ;
  wire \wrPntr[10]_i_1__0_n_0 ;
  wire \wrPntr[10]_i_2__1_n_0 ;
  wire \wrPntr[10]_i_3__1_n_0 ;
  wire \wrPntr[1]_i_1__1_n_0 ;
  wire \wrPntr[2]_i_1__1_n_0 ;
  wire \wrPntr[3]_i_1__1_n_0 ;
  wire \wrPntr[4]_i_1__1_n_0 ;
  wire \wrPntr[5]_i_1__1_n_0 ;
  wire \wrPntr[6]_i_1__1_n_0 ;
  wire \wrPntr[6]_i_2__1_n_0 ;
  wire \wrPntr[7]_i_1__1_n_0 ;
  wire \wrPntr[8]_i_1__1_n_0 ;
  wire \wrPntr[9]_i_1__1_n_0 ;
  wire \wrPntr_reg_n_0_[0] ;
  wire \wrPntr_reg_n_0_[10] ;
  wire \wrPntr_reg_n_0_[1] ;
  wire \wrPntr_reg_n_0_[2] ;
  wire \wrPntr_reg_n_0_[3] ;
  wire \wrPntr_reg_n_0_[4] ;
  wire \wrPntr_reg_n_0_[5] ;
  wire \wrPntr_reg_n_0_[6] ;
  wire \wrPntr_reg_n_0_[7] ;
  wire \wrPntr_reg_n_0_[8] ;
  wire \wrPntr_reg_n_0_[9] ;
  wire NLW_line_reg_r1_0_63_0_2_DOD_UNCONNECTED;
  wire [3:3]NLW_line_reg_r1_0_63_0_2_i_10_CO_UNCONNECTED;
  wire [3:0]NLW_line_reg_r1_0_63_0_2_i_10_O_UNCONNECTED;
  wire [3:0]NLW_line_reg_r1_0_63_0_2_i_24_O_UNCONNECTED;
  wire [3:0]NLW_line_reg_r1_0_63_0_2_i_56_O_UNCONNECTED;
  wire NLW_line_reg_r1_0_63_12_14_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_0_63_15_15_SPO_UNCONNECTED;
  wire NLW_line_reg_r1_0_63_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_0_63_6_8_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_0_63_9_11_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_128_191_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_128_191_12_14_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_128_191_15_15_SPO_UNCONNECTED;
  wire NLW_line_reg_r1_128_191_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_128_191_6_8_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_128_191_9_11_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_192_255_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_192_255_12_14_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_192_255_15_15_SPO_UNCONNECTED;
  wire NLW_line_reg_r1_192_255_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_192_255_6_8_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_192_255_9_11_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_256_319_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_256_319_12_14_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_256_319_15_15_SPO_UNCONNECTED;
  wire NLW_line_reg_r1_256_319_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_256_319_6_8_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_256_319_9_11_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_320_383_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_320_383_12_14_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_320_383_15_15_SPO_UNCONNECTED;
  wire NLW_line_reg_r1_320_383_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_320_383_6_8_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_320_383_9_11_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_384_447_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_384_447_12_14_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_384_447_15_15_SPO_UNCONNECTED;
  wire NLW_line_reg_r1_384_447_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_384_447_6_8_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_384_447_9_11_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_448_511_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_448_511_12_14_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_448_511_15_15_SPO_UNCONNECTED;
  wire NLW_line_reg_r1_448_511_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_448_511_6_8_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_448_511_9_11_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_512_575_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_512_575_12_14_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_512_575_15_15_SPO_UNCONNECTED;
  wire NLW_line_reg_r1_512_575_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_512_575_6_8_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_512_575_9_11_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_576_639_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_576_639_12_14_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_576_639_15_15_SPO_UNCONNECTED;
  wire NLW_line_reg_r1_576_639_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_576_639_6_8_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_576_639_9_11_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_64_127_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_64_127_12_14_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_64_127_15_15_SPO_UNCONNECTED;
  wire NLW_line_reg_r1_64_127_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_64_127_6_8_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_64_127_9_11_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_0_63_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_0_63_12_14_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_0_63_15_15_SPO_UNCONNECTED;
  wire NLW_line_reg_r2_0_63_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_0_63_6_8_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_0_63_9_11_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_128_191_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_128_191_12_14_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_128_191_15_15_SPO_UNCONNECTED;
  wire NLW_line_reg_r2_128_191_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_128_191_6_8_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_128_191_9_11_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_192_255_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_192_255_12_14_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_192_255_15_15_SPO_UNCONNECTED;
  wire NLW_line_reg_r2_192_255_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_192_255_6_8_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_192_255_9_11_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_256_319_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_256_319_12_14_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_256_319_15_15_SPO_UNCONNECTED;
  wire NLW_line_reg_r2_256_319_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_256_319_6_8_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_256_319_9_11_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_320_383_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_320_383_12_14_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_320_383_15_15_SPO_UNCONNECTED;
  wire NLW_line_reg_r2_320_383_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_320_383_6_8_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_320_383_9_11_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_384_447_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_384_447_12_14_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_384_447_15_15_SPO_UNCONNECTED;
  wire NLW_line_reg_r2_384_447_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_384_447_6_8_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_384_447_9_11_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_448_511_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_448_511_12_14_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_448_511_15_15_SPO_UNCONNECTED;
  wire NLW_line_reg_r2_448_511_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_448_511_6_8_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_448_511_9_11_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_512_575_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_512_575_12_14_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_512_575_15_15_SPO_UNCONNECTED;
  wire NLW_line_reg_r2_512_575_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_512_575_6_8_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_512_575_9_11_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_576_639_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_576_639_12_14_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_576_639_15_15_SPO_UNCONNECTED;
  wire NLW_line_reg_r2_576_639_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_576_639_6_8_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_576_639_9_11_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_64_127_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_64_127_12_14_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_64_127_15_15_SPO_UNCONNECTED;
  wire NLW_line_reg_r2_64_127_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_64_127_6_8_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_64_127_9_11_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_0_63_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_0_63_12_14_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_0_63_15_15_SPO_UNCONNECTED;
  wire NLW_line_reg_r3_0_63_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_0_63_6_8_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_0_63_9_11_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_128_191_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_128_191_12_14_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_128_191_15_15_SPO_UNCONNECTED;
  wire NLW_line_reg_r3_128_191_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_128_191_6_8_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_128_191_9_11_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_192_255_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_192_255_12_14_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_192_255_15_15_SPO_UNCONNECTED;
  wire NLW_line_reg_r3_192_255_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_192_255_6_8_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_192_255_9_11_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_256_319_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_256_319_12_14_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_256_319_15_15_SPO_UNCONNECTED;
  wire NLW_line_reg_r3_256_319_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_256_319_6_8_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_256_319_9_11_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_320_383_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_320_383_12_14_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_320_383_15_15_SPO_UNCONNECTED;
  wire NLW_line_reg_r3_320_383_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_320_383_6_8_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_320_383_9_11_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_384_447_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_384_447_12_14_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_384_447_15_15_SPO_UNCONNECTED;
  wire NLW_line_reg_r3_384_447_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_384_447_6_8_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_384_447_9_11_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_448_511_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_448_511_12_14_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_448_511_15_15_SPO_UNCONNECTED;
  wire NLW_line_reg_r3_448_511_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_448_511_6_8_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_448_511_9_11_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_512_575_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_512_575_12_14_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_512_575_15_15_SPO_UNCONNECTED;
  wire NLW_line_reg_r3_512_575_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_512_575_6_8_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_512_575_9_11_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_576_639_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_576_639_12_14_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_576_639_15_15_SPO_UNCONNECTED;
  wire NLW_line_reg_r3_576_639_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_576_639_6_8_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_576_639_9_11_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_64_127_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_64_127_12_14_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_64_127_15_15_SPO_UNCONNECTED;
  wire NLW_line_reg_r3_64_127_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_64_127_6_8_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_64_127_9_11_DOD_UNCONNECTED;

  assign pixel_in_0_sp_1 = pixel_in_0_sn_1;
  assign pixel_in_10_sp_1 = pixel_in_10_sn_1;
  assign pixel_in_11_sp_1 = pixel_in_11_sn_1;
  assign pixel_in_1_sp_1 = pixel_in_1_sn_1;
  assign pixel_in_2_sp_1 = pixel_in_2_sn_1;
  assign pixel_in_3_sp_1 = pixel_in_3_sn_1;
  assign pixel_in_4_sp_1 = pixel_in_4_sn_1;
  assign pixel_in_5_sp_1 = pixel_in_5_sn_1;
  assign pixel_in_6_sp_1 = pixel_in_6_sn_1;
  assign pixel_in_7_sp_1 = pixel_in_7_sn_1;
  assign pixel_in_8_sp_1 = pixel_in_8_sn_1;
  assign pixel_in_9_sp_1 = pixel_in_9_sn_1;
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r1_0_63_0_2
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in_0_sn_1),
        .DIB(pixel_in_1_sn_1),
        .DIC(pixel_in_2_sn_1),
        .DID(1'b0),
        .DOA(line_reg_r1_0_63_0_2_n_0),
        .DOB(line_reg_r1_0_63_0_2_n_1),
        .DOC(line_reg_r1_0_63_0_2_n_2),
        .DOD(NLW_line_reg_r1_0_63_0_2_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_0_63_0_2_i_1__1_n_0));
  CARRY4 line_reg_r1_0_63_0_2_i_10
       (.CI(line_reg_r1_0_63_0_2_i_24_n_0),
        .CO({NLW_line_reg_r1_0_63_0_2_i_10_CO_UNCONNECTED[3],line_reg_r1_0_63_0_2_i_10_n_1,line_reg_r1_0_63_0_2_i_10_n_2,line_reg_r1_0_63_0_2_i_10_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,line_reg_r1_0_63_0_2_i_25_n_0,line_reg_r1_0_63_0_2_i_26_n_0,line_reg_r1_0_63_0_2_i_27_n_0}),
        .O(NLW_line_reg_r1_0_63_0_2_i_10_O_UNCONNECTED[3:0]),
        .S({1'b0,line_reg_r1_0_63_0_2_i_28_n_0,line_reg_r1_0_63_0_2_i_29_n_0,line_reg_r1_0_63_0_2_i_30_n_0}));
  LUT2 #(
    .INIT(4'hB)) 
    line_reg_r1_0_63_0_2_i_122
       (.I0(line_reg_r1_0_63_0_2_i_56_0[2]),
        .I1(weighted_sum[2]),
        .O(line_reg_r1_0_63_0_2_i_122_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    line_reg_r1_0_63_0_2_i_123
       (.I0(line_reg_r1_0_63_0_2_i_56_0[1]),
        .I1(weighted_sum[1]),
        .O(line_reg_r1_0_63_0_2_i_123_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    line_reg_r1_0_63_0_2_i_124
       (.I0(line_reg_r1_0_63_0_2_i_56_0[0]),
        .I1(weighted_sum[0]),
        .O(line_reg_r1_0_63_0_2_i_124_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    line_reg_r1_0_63_0_2_i_125
       (.I0(weighted_sum[2]),
        .I1(line_reg_r1_0_63_0_2_i_56_0[2]),
        .I2(line_reg_r1_0_63_0_2_i_24_0[0]),
        .I3(weighted_sum[3]),
        .O(line_reg_r1_0_63_0_2_i_125_n_0));
  LUT4 #(
    .INIT(16'h4BB4)) 
    line_reg_r1_0_63_0_2_i_126
       (.I0(weighted_sum[1]),
        .I1(line_reg_r1_0_63_0_2_i_56_0[1]),
        .I2(line_reg_r1_0_63_0_2_i_56_0[2]),
        .I3(weighted_sum[2]),
        .O(line_reg_r1_0_63_0_2_i_126_n_0));
  LUT4 #(
    .INIT(16'h2DD2)) 
    line_reg_r1_0_63_0_2_i_127
       (.I0(weighted_sum[0]),
        .I1(line_reg_r1_0_63_0_2_i_56_0[0]),
        .I2(line_reg_r1_0_63_0_2_i_56_0[1]),
        .I3(weighted_sum[1]),
        .O(line_reg_r1_0_63_0_2_i_127_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    line_reg_r1_0_63_0_2_i_128
       (.I0(weighted_sum[0]),
        .I1(line_reg_r1_0_63_0_2_i_56_0[0]),
        .O(line_reg_r1_0_63_0_2_i_128_n_0));
  LUT5 #(
    .INIT(32'h00000002)) 
    line_reg_r1_0_63_0_2_i_1__1
       (.I0(\wrPntr[10]_i_1__0_n_0 ),
        .I1(\wrPntr_reg_n_0_[7] ),
        .I2(\wrPntr_reg_n_0_[6] ),
        .I3(\wrPntr_reg_n_0_[9] ),
        .I4(\wrPntr_reg_n_0_[8] ),
        .O(line_reg_r1_0_63_0_2_i_1__1_n_0));
  LUT5 #(
    .INIT(32'h0000E200)) 
    line_reg_r1_0_63_0_2_i_1__2
       (.I0(pixel_in[0]),
        .I1(filter_sel[0]),
        .I2(gray_4bit[0]),
        .I3(filter_sel[1]),
        .I4(filter_sel[2]),
        .O(pixel_in_0_sn_1));
  LUT5 #(
    .INIT(32'h0000E200)) 
    line_reg_r1_0_63_0_2_i_2
       (.I0(pixel_in[1]),
        .I1(filter_sel[0]),
        .I2(gray_4bit[1]),
        .I3(filter_sel[1]),
        .I4(filter_sel[2]),
        .O(pixel_in_1_sn_1));
  CARRY4 line_reg_r1_0_63_0_2_i_24
       (.CI(line_reg_r1_0_63_0_2_i_56_n_0),
        .CO({line_reg_r1_0_63_0_2_i_24_n_0,line_reg_r1_0_63_0_2_i_24_n_1,line_reg_r1_0_63_0_2_i_24_n_2,line_reg_r1_0_63_0_2_i_24_n_3}),
        .CYINIT(1'b0),
        .DI({line_reg_r1_0_63_0_2_i_57_n_0,line_reg_r1_0_63_0_2_i_58_n_0,line_reg_r1_0_63_0_2_i_59_n_0,line_reg_r1_0_63_0_2_i_60_n_0}),
        .O(NLW_line_reg_r1_0_63_0_2_i_24_O_UNCONNECTED[3:0]),
        .S({line_reg_r1_0_63_0_2_i_61_n_0,line_reg_r1_0_63_0_2_i_62_n_0,line_reg_r1_0_63_0_2_i_63_n_0,line_reg_r1_0_63_0_2_i_64_n_0}));
  LUT2 #(
    .INIT(4'h2)) 
    line_reg_r1_0_63_0_2_i_25
       (.I0(O[2]),
        .I1(weighted_sum[9]),
        .O(line_reg_r1_0_63_0_2_i_25_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    line_reg_r1_0_63_0_2_i_26
       (.I0(O[1]),
        .I1(weighted_sum[8]),
        .O(line_reg_r1_0_63_0_2_i_26_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    line_reg_r1_0_63_0_2_i_27
       (.I0(O[0]),
        .I1(weighted_sum[7]),
        .O(line_reg_r1_0_63_0_2_i_27_n_0));
  LUT4 #(
    .INIT(16'hB44B)) 
    line_reg_r1_0_63_0_2_i_28
       (.I0(weighted_sum[9]),
        .I1(O[2]),
        .I2(O[3]),
        .I3(weighted_sum[10]),
        .O(line_reg_r1_0_63_0_2_i_28_n_0));
  LUT4 #(
    .INIT(16'hB44B)) 
    line_reg_r1_0_63_0_2_i_29
       (.I0(weighted_sum[8]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(weighted_sum[9]),
        .O(line_reg_r1_0_63_0_2_i_29_n_0));
  LUT5 #(
    .INIT(32'h0000E200)) 
    line_reg_r1_0_63_0_2_i_3
       (.I0(pixel_in[2]),
        .I1(filter_sel[0]),
        .I2(gray_4bit[2]),
        .I3(filter_sel[1]),
        .I4(filter_sel[2]),
        .O(pixel_in_2_sn_1));
  LUT4 #(
    .INIT(16'hB44B)) 
    line_reg_r1_0_63_0_2_i_30
       (.I0(weighted_sum[7]),
        .I1(O[0]),
        .I2(O[1]),
        .I3(weighted_sum[8]),
        .O(line_reg_r1_0_63_0_2_i_30_n_0));
  LUT6 #(
    .INIT(64'hF08FF0F0F08FF00F)) 
    line_reg_r1_0_63_0_2_i_5
       (.I0(weighted_sum[8]),
        .I1(weighted_sum[9]),
        .I2(weighted_sum[7]),
        .I3(line_reg_r1_0_63_0_2_i_10_n_1),
        .I4(weighted_sum[10]),
        .I5(O[3]),
        .O(gray_4bit[0]));
  CARRY4 line_reg_r1_0_63_0_2_i_56
       (.CI(1'b0),
        .CO({line_reg_r1_0_63_0_2_i_56_n_0,line_reg_r1_0_63_0_2_i_56_n_1,line_reg_r1_0_63_0_2_i_56_n_2,line_reg_r1_0_63_0_2_i_56_n_3}),
        .CYINIT(1'b0),
        .DI({line_reg_r1_0_63_0_2_i_122_n_0,line_reg_r1_0_63_0_2_i_123_n_0,line_reg_r1_0_63_0_2_i_124_n_0,1'b0}),
        .O(NLW_line_reg_r1_0_63_0_2_i_56_O_UNCONNECTED[3:0]),
        .S({line_reg_r1_0_63_0_2_i_125_n_0,line_reg_r1_0_63_0_2_i_126_n_0,line_reg_r1_0_63_0_2_i_127_n_0,line_reg_r1_0_63_0_2_i_128_n_0}));
  LUT2 #(
    .INIT(4'hB)) 
    line_reg_r1_0_63_0_2_i_57
       (.I0(line_reg_r1_0_63_0_2_i_24_0[3]),
        .I1(weighted_sum[6]),
        .O(line_reg_r1_0_63_0_2_i_57_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    line_reg_r1_0_63_0_2_i_58
       (.I0(line_reg_r1_0_63_0_2_i_24_0[2]),
        .I1(weighted_sum[5]),
        .O(line_reg_r1_0_63_0_2_i_58_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    line_reg_r1_0_63_0_2_i_59
       (.I0(line_reg_r1_0_63_0_2_i_24_0[1]),
        .I1(weighted_sum[4]),
        .O(line_reg_r1_0_63_0_2_i_59_n_0));
  LUT6 #(
    .INIT(64'hCCCCCCCCBCBCCC3C)) 
    line_reg_r1_0_63_0_2_i_6
       (.I0(weighted_sum[9]),
        .I1(weighted_sum[8]),
        .I2(weighted_sum[7]),
        .I3(O[3]),
        .I4(weighted_sum[10]),
        .I5(line_reg_r1_0_63_0_2_i_10_n_1),
        .O(gray_4bit[1]));
  LUT2 #(
    .INIT(4'hB)) 
    line_reg_r1_0_63_0_2_i_60
       (.I0(line_reg_r1_0_63_0_2_i_24_0[0]),
        .I1(weighted_sum[3]),
        .O(line_reg_r1_0_63_0_2_i_60_n_0));
  LUT4 #(
    .INIT(16'h2DD2)) 
    line_reg_r1_0_63_0_2_i_61
       (.I0(weighted_sum[6]),
        .I1(line_reg_r1_0_63_0_2_i_24_0[3]),
        .I2(O[0]),
        .I3(weighted_sum[7]),
        .O(line_reg_r1_0_63_0_2_i_61_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    line_reg_r1_0_63_0_2_i_62
       (.I0(weighted_sum[5]),
        .I1(line_reg_r1_0_63_0_2_i_24_0[2]),
        .I2(line_reg_r1_0_63_0_2_i_24_0[3]),
        .I3(weighted_sum[6]),
        .O(line_reg_r1_0_63_0_2_i_62_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    line_reg_r1_0_63_0_2_i_63
       (.I0(weighted_sum[4]),
        .I1(line_reg_r1_0_63_0_2_i_24_0[1]),
        .I2(line_reg_r1_0_63_0_2_i_24_0[2]),
        .I3(weighted_sum[5]),
        .O(line_reg_r1_0_63_0_2_i_63_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    line_reg_r1_0_63_0_2_i_64
       (.I0(weighted_sum[3]),
        .I1(line_reg_r1_0_63_0_2_i_24_0[0]),
        .I2(line_reg_r1_0_63_0_2_i_24_0[1]),
        .I3(weighted_sum[4]),
        .O(line_reg_r1_0_63_0_2_i_64_n_0));
  LUT6 #(
    .INIT(64'hAAAAAAAAEAEAAA6A)) 
    line_reg_r1_0_63_0_2_i_7
       (.I0(weighted_sum[9]),
        .I1(weighted_sum[8]),
        .I2(weighted_sum[7]),
        .I3(O[3]),
        .I4(weighted_sum[10]),
        .I5(line_reg_r1_0_63_0_2_i_10_n_1),
        .O(gray_4bit[2]));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M line_reg_r1_0_63_12_14
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__0_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__0_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__0_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in_9_sn_1),
        .DIB(pixel_in_10_sn_1),
        .DIC(pixel_in_11_sn_1),
        .DID(1'b0),
        .DOA(line_reg_r1_0_63_12_14_n_0),
        .DOB(line_reg_r1_0_63_12_14_n_1),
        .DOC(line_reg_r1_0_63_12_14_n_2),
        .DOD(NLW_line_reg_r1_0_63_12_14_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_0_63_0_2_i_1__1_n_0));
  LUT5 #(
    .INIT(32'h0000E200)) 
    line_reg_r1_0_63_12_14_i_1
       (.I0(pixel_in[9]),
        .I1(filter_sel[0]),
        .I2(gray_4bit[1]),
        .I3(filter_sel[1]),
        .I4(filter_sel[2]),
        .O(pixel_in_9_sn_1));
  LUT5 #(
    .INIT(32'h0000E200)) 
    line_reg_r1_0_63_12_14_i_2
       (.I0(pixel_in[10]),
        .I1(filter_sel[0]),
        .I2(gray_4bit[2]),
        .I3(filter_sel[1]),
        .I4(filter_sel[2]),
        .O(pixel_in_10_sn_1));
  LUT5 #(
    .INIT(32'h0000E200)) 
    line_reg_r1_0_63_12_14_i_3
       (.I0(pixel_in[11]),
        .I1(filter_sel[0]),
        .I2(gray_4bit[3]),
        .I3(filter_sel[1]),
        .I4(filter_sel[2]),
        .O(pixel_in_11_sn_1));
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1D line_reg_r1_0_63_15_15
       (.A0(\wrPntr_reg_n_0_[0] ),
        .A1(\wrPntr_reg_n_0_[1] ),
        .A2(\wrPntr_reg_n_0_[2] ),
        .A3(\wrPntr_reg_n_0_[3] ),
        .A4(\wrPntr_reg_n_0_[4] ),
        .A5(\wrPntr_reg_n_0_[5] ),
        .D(1'b0),
        .DPO(line_reg_r1_0_63_15_15_n_0),
        .DPRA0(\rdPntr_reg[0]_rep__0_n_0 ),
        .DPRA1(\rdPntr_reg_n_0_[1] ),
        .DPRA2(\rdPntr_reg_n_0_[2] ),
        .DPRA3(\rdPntr_reg_n_0_[3] ),
        .DPRA4(\rdPntr_reg_n_0_[4] ),
        .DPRA5(\rdPntr_reg_n_0_[5] ),
        .SPO(NLW_line_reg_r1_0_63_15_15_SPO_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_0_63_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r1_0_63_3_5
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in_3_sn_1),
        .DIB(1'b0),
        .DIC(pixel_in_4_sn_1),
        .DID(1'b0),
        .DOA(line_reg_r1_0_63_3_5_n_0),
        .DOB(line_reg_r1_0_63_3_5_n_1),
        .DOC(line_reg_r1_0_63_3_5_n_2),
        .DOD(NLW_line_reg_r1_0_63_3_5_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_0_63_0_2_i_1__1_n_0));
  LUT5 #(
    .INIT(32'h0000E200)) 
    line_reg_r1_0_63_3_5_i_1
       (.I0(pixel_in[3]),
        .I1(filter_sel[0]),
        .I2(gray_4bit[3]),
        .I3(filter_sel[1]),
        .I4(filter_sel[2]),
        .O(pixel_in_3_sn_1));
  LUT5 #(
    .INIT(32'h0000E200)) 
    line_reg_r1_0_63_3_5_i_2
       (.I0(pixel_in[4]),
        .I1(filter_sel[0]),
        .I2(gray_4bit[0]),
        .I3(filter_sel[1]),
        .I4(filter_sel[2]),
        .O(pixel_in_4_sn_1));
  LUT6 #(
    .INIT(64'hFFFF0000FFFF0080)) 
    line_reg_r1_0_63_3_5_i_3
       (.I0(weighted_sum[9]),
        .I1(weighted_sum[7]),
        .I2(weighted_sum[8]),
        .I3(O[3]),
        .I4(weighted_sum[10]),
        .I5(line_reg_r1_0_63_0_2_i_10_n_1),
        .O(gray_4bit[3]));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M line_reg_r1_0_63_6_8
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in_5_sn_1),
        .DIB(pixel_in_6_sn_1),
        .DIC(pixel_in_7_sn_1),
        .DID(1'b0),
        .DOA(line_reg_r1_0_63_6_8_n_0),
        .DOB(line_reg_r1_0_63_6_8_n_1),
        .DOC(line_reg_r1_0_63_6_8_n_2),
        .DOD(NLW_line_reg_r1_0_63_6_8_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_0_63_0_2_i_1__1_n_0));
  LUT5 #(
    .INIT(32'h0000E200)) 
    line_reg_r1_0_63_6_8_i_1
       (.I0(pixel_in[5]),
        .I1(filter_sel[0]),
        .I2(gray_4bit[1]),
        .I3(filter_sel[1]),
        .I4(filter_sel[2]),
        .O(pixel_in_5_sn_1));
  LUT5 #(
    .INIT(32'h0000E200)) 
    line_reg_r1_0_63_6_8_i_2
       (.I0(pixel_in[6]),
        .I1(filter_sel[0]),
        .I2(gray_4bit[2]),
        .I3(filter_sel[1]),
        .I4(filter_sel[2]),
        .O(pixel_in_6_sn_1));
  LUT5 #(
    .INIT(32'h0000E200)) 
    line_reg_r1_0_63_6_8_i_3
       (.I0(pixel_in[7]),
        .I1(filter_sel[0]),
        .I2(gray_4bit[3]),
        .I3(filter_sel[1]),
        .I4(filter_sel[2]),
        .O(pixel_in_7_sn_1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M line_reg_r1_0_63_9_11
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(1'b0),
        .DIB(1'b0),
        .DIC(pixel_in_8_sn_1),
        .DID(1'b0),
        .DOA(line_reg_r1_0_63_9_11_n_0),
        .DOB(line_reg_r1_0_63_9_11_n_1),
        .DOC(line_reg_r1_0_63_9_11_n_2),
        .DOD(NLW_line_reg_r1_0_63_9_11_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_0_63_0_2_i_1__1_n_0));
  LUT5 #(
    .INIT(32'h0000E200)) 
    line_reg_r1_0_63_9_11_i_1
       (.I0(pixel_in[8]),
        .I1(filter_sel[0]),
        .I2(gray_4bit[0]),
        .I3(filter_sel[1]),
        .I4(filter_sel[2]),
        .O(pixel_in_8_sn_1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r1_128_191_0_2
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in_0_sn_1),
        .DIB(pixel_in_1_sn_1),
        .DIC(pixel_in_2_sn_1),
        .DID(1'b0),
        .DOA(line_reg_r1_128_191_0_2_n_0),
        .DOB(line_reg_r1_128_191_0_2_n_1),
        .DOC(line_reg_r1_128_191_0_2_n_2),
        .DOD(NLW_line_reg_r1_128_191_0_2_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_128_191_0_2_i_1__2_n_0));
  LUT5 #(
    .INIT(32'h00020000)) 
    line_reg_r1_128_191_0_2_i_1__2
       (.I0(\wrPntr[10]_i_1__0_n_0 ),
        .I1(\wrPntr_reg_n_0_[8] ),
        .I2(\wrPntr_reg_n_0_[6] ),
        .I3(\wrPntr_reg_n_0_[9] ),
        .I4(\wrPntr_reg_n_0_[7] ),
        .O(line_reg_r1_128_191_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M line_reg_r1_128_191_12_14
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__0_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__0_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__0_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in_9_sn_1),
        .DIB(pixel_in_10_sn_1),
        .DIC(pixel_in_11_sn_1),
        .DID(1'b0),
        .DOA(line_reg_r1_128_191_12_14_n_0),
        .DOB(line_reg_r1_128_191_12_14_n_1),
        .DOC(line_reg_r1_128_191_12_14_n_2),
        .DOD(NLW_line_reg_r1_128_191_12_14_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_128_191_0_2_i_1__2_n_0));
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1D line_reg_r1_128_191_15_15
       (.A0(\wrPntr_reg_n_0_[0] ),
        .A1(\wrPntr_reg_n_0_[1] ),
        .A2(\wrPntr_reg_n_0_[2] ),
        .A3(\wrPntr_reg_n_0_[3] ),
        .A4(\wrPntr_reg_n_0_[4] ),
        .A5(\wrPntr_reg_n_0_[5] ),
        .D(1'b0),
        .DPO(line_reg_r1_128_191_15_15_n_0),
        .DPRA0(\rdPntr_reg[0]_rep__0_n_0 ),
        .DPRA1(\rdPntr_reg_n_0_[1] ),
        .DPRA2(\rdPntr_reg_n_0_[2] ),
        .DPRA3(\rdPntr_reg_n_0_[3] ),
        .DPRA4(\rdPntr_reg_n_0_[4] ),
        .DPRA5(\rdPntr_reg_n_0_[5] ),
        .SPO(NLW_line_reg_r1_128_191_15_15_SPO_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_128_191_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r1_128_191_3_5
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in_3_sn_1),
        .DIB(1'b0),
        .DIC(pixel_in_4_sn_1),
        .DID(1'b0),
        .DOA(line_reg_r1_128_191_3_5_n_0),
        .DOB(line_reg_r1_128_191_3_5_n_1),
        .DOC(line_reg_r1_128_191_3_5_n_2),
        .DOD(NLW_line_reg_r1_128_191_3_5_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_128_191_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M line_reg_r1_128_191_6_8
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in_5_sn_1),
        .DIB(pixel_in_6_sn_1),
        .DIC(pixel_in_7_sn_1),
        .DID(1'b0),
        .DOA(line_reg_r1_128_191_6_8_n_0),
        .DOB(line_reg_r1_128_191_6_8_n_1),
        .DOC(line_reg_r1_128_191_6_8_n_2),
        .DOD(NLW_line_reg_r1_128_191_6_8_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_128_191_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M line_reg_r1_128_191_9_11
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(1'b0),
        .DIB(1'b0),
        .DIC(pixel_in_8_sn_1),
        .DID(1'b0),
        .DOA(line_reg_r1_128_191_9_11_n_0),
        .DOB(line_reg_r1_128_191_9_11_n_1),
        .DOC(line_reg_r1_128_191_9_11_n_2),
        .DOD(NLW_line_reg_r1_128_191_9_11_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_128_191_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r1_192_255_0_2
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in_0_sn_1),
        .DIB(pixel_in_1_sn_1),
        .DIC(pixel_in_2_sn_1),
        .DID(1'b0),
        .DOA(line_reg_r1_192_255_0_2_n_0),
        .DOB(line_reg_r1_192_255_0_2_n_1),
        .DOC(line_reg_r1_192_255_0_2_n_2),
        .DOD(NLW_line_reg_r1_192_255_0_2_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_192_255_0_2_i_1__2_n_0));
  LUT5 #(
    .INIT(32'h00400000)) 
    line_reg_r1_192_255_0_2_i_1__2
       (.I0(\wrPntr_reg_n_0_[9] ),
        .I1(\wrPntr_reg_n_0_[7] ),
        .I2(\wrPntr_reg_n_0_[6] ),
        .I3(\wrPntr_reg_n_0_[8] ),
        .I4(\wrPntr[10]_i_1__0_n_0 ),
        .O(line_reg_r1_192_255_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M line_reg_r1_192_255_12_14
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__0_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__0_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__0_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in_9_sn_1),
        .DIB(pixel_in_10_sn_1),
        .DIC(pixel_in_11_sn_1),
        .DID(1'b0),
        .DOA(line_reg_r1_192_255_12_14_n_0),
        .DOB(line_reg_r1_192_255_12_14_n_1),
        .DOC(line_reg_r1_192_255_12_14_n_2),
        .DOD(NLW_line_reg_r1_192_255_12_14_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_192_255_0_2_i_1__2_n_0));
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1D line_reg_r1_192_255_15_15
       (.A0(\wrPntr_reg_n_0_[0] ),
        .A1(\wrPntr_reg_n_0_[1] ),
        .A2(\wrPntr_reg_n_0_[2] ),
        .A3(\wrPntr_reg_n_0_[3] ),
        .A4(\wrPntr_reg_n_0_[4] ),
        .A5(\wrPntr_reg_n_0_[5] ),
        .D(1'b0),
        .DPO(line_reg_r1_192_255_15_15_n_0),
        .DPRA0(\rdPntr_reg[0]_rep__0_n_0 ),
        .DPRA1(\rdPntr_reg_n_0_[1] ),
        .DPRA2(\rdPntr_reg_n_0_[2] ),
        .DPRA3(\rdPntr_reg_n_0_[3] ),
        .DPRA4(\rdPntr_reg_n_0_[4] ),
        .DPRA5(\rdPntr_reg_n_0_[5] ),
        .SPO(NLW_line_reg_r1_192_255_15_15_SPO_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_192_255_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r1_192_255_3_5
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in_3_sn_1),
        .DIB(1'b0),
        .DIC(pixel_in_4_sn_1),
        .DID(1'b0),
        .DOA(line_reg_r1_192_255_3_5_n_0),
        .DOB(line_reg_r1_192_255_3_5_n_1),
        .DOC(line_reg_r1_192_255_3_5_n_2),
        .DOD(NLW_line_reg_r1_192_255_3_5_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_192_255_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M line_reg_r1_192_255_6_8
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in_5_sn_1),
        .DIB(pixel_in_6_sn_1),
        .DIC(pixel_in_7_sn_1),
        .DID(1'b0),
        .DOA(line_reg_r1_192_255_6_8_n_0),
        .DOB(line_reg_r1_192_255_6_8_n_1),
        .DOC(line_reg_r1_192_255_6_8_n_2),
        .DOD(NLW_line_reg_r1_192_255_6_8_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_192_255_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M line_reg_r1_192_255_9_11
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(1'b0),
        .DIB(1'b0),
        .DIC(pixel_in_8_sn_1),
        .DID(1'b0),
        .DOA(line_reg_r1_192_255_9_11_n_0),
        .DOB(line_reg_r1_192_255_9_11_n_1),
        .DOC(line_reg_r1_192_255_9_11_n_2),
        .DOD(NLW_line_reg_r1_192_255_9_11_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_192_255_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r1_256_319_0_2
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in_0_sn_1),
        .DIB(pixel_in_1_sn_1),
        .DIC(pixel_in_2_sn_1),
        .DID(1'b0),
        .DOA(line_reg_r1_256_319_0_2_n_0),
        .DOB(line_reg_r1_256_319_0_2_n_1),
        .DOC(line_reg_r1_256_319_0_2_n_2),
        .DOD(NLW_line_reg_r1_256_319_0_2_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_256_319_0_2_i_1__2_n_0));
  LUT5 #(
    .INIT(32'h00020000)) 
    line_reg_r1_256_319_0_2_i_1__2
       (.I0(\wrPntr[10]_i_1__0_n_0 ),
        .I1(\wrPntr_reg_n_0_[7] ),
        .I2(\wrPntr_reg_n_0_[6] ),
        .I3(\wrPntr_reg_n_0_[9] ),
        .I4(\wrPntr_reg_n_0_[8] ),
        .O(line_reg_r1_256_319_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M line_reg_r1_256_319_12_14
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__0_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__0_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__0_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in_9_sn_1),
        .DIB(pixel_in_10_sn_1),
        .DIC(pixel_in_11_sn_1),
        .DID(1'b0),
        .DOA(line_reg_r1_256_319_12_14_n_0),
        .DOB(line_reg_r1_256_319_12_14_n_1),
        .DOC(line_reg_r1_256_319_12_14_n_2),
        .DOD(NLW_line_reg_r1_256_319_12_14_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_256_319_0_2_i_1__2_n_0));
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1D line_reg_r1_256_319_15_15
       (.A0(\wrPntr_reg_n_0_[0] ),
        .A1(\wrPntr_reg_n_0_[1] ),
        .A2(\wrPntr_reg_n_0_[2] ),
        .A3(\wrPntr_reg_n_0_[3] ),
        .A4(\wrPntr_reg_n_0_[4] ),
        .A5(\wrPntr_reg_n_0_[5] ),
        .D(1'b0),
        .DPO(line_reg_r1_256_319_15_15_n_0),
        .DPRA0(\rdPntr_reg[0]_rep__0_n_0 ),
        .DPRA1(\rdPntr_reg_n_0_[1] ),
        .DPRA2(\rdPntr_reg_n_0_[2] ),
        .DPRA3(\rdPntr_reg_n_0_[3] ),
        .DPRA4(\rdPntr_reg_n_0_[4] ),
        .DPRA5(\rdPntr_reg_n_0_[5] ),
        .SPO(NLW_line_reg_r1_256_319_15_15_SPO_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_256_319_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r1_256_319_3_5
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in_3_sn_1),
        .DIB(1'b0),
        .DIC(pixel_in_4_sn_1),
        .DID(1'b0),
        .DOA(line_reg_r1_256_319_3_5_n_0),
        .DOB(line_reg_r1_256_319_3_5_n_1),
        .DOC(line_reg_r1_256_319_3_5_n_2),
        .DOD(NLW_line_reg_r1_256_319_3_5_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_256_319_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M line_reg_r1_256_319_6_8
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in_5_sn_1),
        .DIB(pixel_in_6_sn_1),
        .DIC(pixel_in_7_sn_1),
        .DID(1'b0),
        .DOA(line_reg_r1_256_319_6_8_n_0),
        .DOB(line_reg_r1_256_319_6_8_n_1),
        .DOC(line_reg_r1_256_319_6_8_n_2),
        .DOD(NLW_line_reg_r1_256_319_6_8_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_256_319_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M line_reg_r1_256_319_9_11
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(1'b0),
        .DIB(1'b0),
        .DIC(pixel_in_8_sn_1),
        .DID(1'b0),
        .DOA(line_reg_r1_256_319_9_11_n_0),
        .DOB(line_reg_r1_256_319_9_11_n_1),
        .DOC(line_reg_r1_256_319_9_11_n_2),
        .DOD(NLW_line_reg_r1_256_319_9_11_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_256_319_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r1_320_383_0_2
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in_0_sn_1),
        .DIB(pixel_in_1_sn_1),
        .DIC(pixel_in_2_sn_1),
        .DID(1'b0),
        .DOA(line_reg_r1_320_383_0_2_n_0),
        .DOB(line_reg_r1_320_383_0_2_n_1),
        .DOC(line_reg_r1_320_383_0_2_n_2),
        .DOD(NLW_line_reg_r1_320_383_0_2_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_320_383_0_2_i_1__2_n_0));
  LUT5 #(
    .INIT(32'h00400000)) 
    line_reg_r1_320_383_0_2_i_1__2
       (.I0(\wrPntr_reg_n_0_[9] ),
        .I1(\wrPntr_reg_n_0_[8] ),
        .I2(\wrPntr_reg_n_0_[6] ),
        .I3(\wrPntr_reg_n_0_[7] ),
        .I4(\wrPntr[10]_i_1__0_n_0 ),
        .O(line_reg_r1_320_383_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M line_reg_r1_320_383_12_14
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__0_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__0_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__0_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in_9_sn_1),
        .DIB(pixel_in_10_sn_1),
        .DIC(pixel_in_11_sn_1),
        .DID(1'b0),
        .DOA(line_reg_r1_320_383_12_14_n_0),
        .DOB(line_reg_r1_320_383_12_14_n_1),
        .DOC(line_reg_r1_320_383_12_14_n_2),
        .DOD(NLW_line_reg_r1_320_383_12_14_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_320_383_0_2_i_1__2_n_0));
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1D line_reg_r1_320_383_15_15
       (.A0(\wrPntr_reg_n_0_[0] ),
        .A1(\wrPntr_reg_n_0_[1] ),
        .A2(\wrPntr_reg_n_0_[2] ),
        .A3(\wrPntr_reg_n_0_[3] ),
        .A4(\wrPntr_reg_n_0_[4] ),
        .A5(\wrPntr_reg_n_0_[5] ),
        .D(1'b0),
        .DPO(line_reg_r1_320_383_15_15_n_0),
        .DPRA0(\rdPntr_reg[0]_rep__0_n_0 ),
        .DPRA1(\rdPntr_reg_n_0_[1] ),
        .DPRA2(\rdPntr_reg_n_0_[2] ),
        .DPRA3(\rdPntr_reg_n_0_[3] ),
        .DPRA4(\rdPntr_reg_n_0_[4] ),
        .DPRA5(\rdPntr_reg_n_0_[5] ),
        .SPO(NLW_line_reg_r1_320_383_15_15_SPO_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_320_383_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r1_320_383_3_5
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in_3_sn_1),
        .DIB(1'b0),
        .DIC(pixel_in_4_sn_1),
        .DID(1'b0),
        .DOA(line_reg_r1_320_383_3_5_n_0),
        .DOB(line_reg_r1_320_383_3_5_n_1),
        .DOC(line_reg_r1_320_383_3_5_n_2),
        .DOD(NLW_line_reg_r1_320_383_3_5_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_320_383_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M line_reg_r1_320_383_6_8
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in_5_sn_1),
        .DIB(pixel_in_6_sn_1),
        .DIC(pixel_in_7_sn_1),
        .DID(1'b0),
        .DOA(line_reg_r1_320_383_6_8_n_0),
        .DOB(line_reg_r1_320_383_6_8_n_1),
        .DOC(line_reg_r1_320_383_6_8_n_2),
        .DOD(NLW_line_reg_r1_320_383_6_8_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_320_383_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M line_reg_r1_320_383_9_11
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(1'b0),
        .DIB(1'b0),
        .DIC(pixel_in_8_sn_1),
        .DID(1'b0),
        .DOA(line_reg_r1_320_383_9_11_n_0),
        .DOB(line_reg_r1_320_383_9_11_n_1),
        .DOC(line_reg_r1_320_383_9_11_n_2),
        .DOD(NLW_line_reg_r1_320_383_9_11_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_320_383_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r1_384_447_0_2
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in_0_sn_1),
        .DIB(pixel_in_1_sn_1),
        .DIC(pixel_in_2_sn_1),
        .DID(1'b0),
        .DOA(line_reg_r1_384_447_0_2_n_0),
        .DOB(line_reg_r1_384_447_0_2_n_1),
        .DOC(line_reg_r1_384_447_0_2_n_2),
        .DOD(NLW_line_reg_r1_384_447_0_2_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_384_447_0_2_i_1__2_n_0));
  LUT5 #(
    .INIT(32'h00400000)) 
    line_reg_r1_384_447_0_2_i_1__2
       (.I0(\wrPntr_reg_n_0_[9] ),
        .I1(\wrPntr_reg_n_0_[8] ),
        .I2(\wrPntr_reg_n_0_[7] ),
        .I3(\wrPntr_reg_n_0_[6] ),
        .I4(\wrPntr[10]_i_1__0_n_0 ),
        .O(line_reg_r1_384_447_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M line_reg_r1_384_447_12_14
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__0_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__0_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__0_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in_9_sn_1),
        .DIB(pixel_in_10_sn_1),
        .DIC(pixel_in_11_sn_1),
        .DID(1'b0),
        .DOA(line_reg_r1_384_447_12_14_n_0),
        .DOB(line_reg_r1_384_447_12_14_n_1),
        .DOC(line_reg_r1_384_447_12_14_n_2),
        .DOD(NLW_line_reg_r1_384_447_12_14_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_384_447_0_2_i_1__2_n_0));
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1D line_reg_r1_384_447_15_15
       (.A0(\wrPntr_reg_n_0_[0] ),
        .A1(\wrPntr_reg_n_0_[1] ),
        .A2(\wrPntr_reg_n_0_[2] ),
        .A3(\wrPntr_reg_n_0_[3] ),
        .A4(\wrPntr_reg_n_0_[4] ),
        .A5(\wrPntr_reg_n_0_[5] ),
        .D(1'b0),
        .DPO(line_reg_r1_384_447_15_15_n_0),
        .DPRA0(\rdPntr_reg[0]_rep__0_n_0 ),
        .DPRA1(\rdPntr_reg_n_0_[1] ),
        .DPRA2(\rdPntr_reg_n_0_[2] ),
        .DPRA3(\rdPntr_reg_n_0_[3] ),
        .DPRA4(\rdPntr_reg_n_0_[4] ),
        .DPRA5(\rdPntr_reg_n_0_[5] ),
        .SPO(NLW_line_reg_r1_384_447_15_15_SPO_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_384_447_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r1_384_447_3_5
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in_3_sn_1),
        .DIB(1'b0),
        .DIC(pixel_in_4_sn_1),
        .DID(1'b0),
        .DOA(line_reg_r1_384_447_3_5_n_0),
        .DOB(line_reg_r1_384_447_3_5_n_1),
        .DOC(line_reg_r1_384_447_3_5_n_2),
        .DOD(NLW_line_reg_r1_384_447_3_5_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_384_447_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M line_reg_r1_384_447_6_8
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in_5_sn_1),
        .DIB(pixel_in_6_sn_1),
        .DIC(pixel_in_7_sn_1),
        .DID(1'b0),
        .DOA(line_reg_r1_384_447_6_8_n_0),
        .DOB(line_reg_r1_384_447_6_8_n_1),
        .DOC(line_reg_r1_384_447_6_8_n_2),
        .DOD(NLW_line_reg_r1_384_447_6_8_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_384_447_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M line_reg_r1_384_447_9_11
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(1'b0),
        .DIB(1'b0),
        .DIC(pixel_in_8_sn_1),
        .DID(1'b0),
        .DOA(line_reg_r1_384_447_9_11_n_0),
        .DOB(line_reg_r1_384_447_9_11_n_1),
        .DOC(line_reg_r1_384_447_9_11_n_2),
        .DOD(NLW_line_reg_r1_384_447_9_11_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_384_447_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r1_448_511_0_2
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in_0_sn_1),
        .DIB(pixel_in_1_sn_1),
        .DIC(pixel_in_2_sn_1),
        .DID(1'b0),
        .DOA(line_reg_r1_448_511_0_2_n_0),
        .DOB(line_reg_r1_448_511_0_2_n_1),
        .DOC(line_reg_r1_448_511_0_2_n_2),
        .DOD(NLW_line_reg_r1_448_511_0_2_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_448_511_0_2_i_1__2_n_0));
  LUT5 #(
    .INIT(32'h40000000)) 
    line_reg_r1_448_511_0_2_i_1__2
       (.I0(\wrPntr_reg_n_0_[9] ),
        .I1(\wrPntr_reg_n_0_[7] ),
        .I2(\wrPntr_reg_n_0_[6] ),
        .I3(\wrPntr[10]_i_1__0_n_0 ),
        .I4(\wrPntr_reg_n_0_[8] ),
        .O(line_reg_r1_448_511_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M line_reg_r1_448_511_12_14
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__0_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__0_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__0_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in_9_sn_1),
        .DIB(pixel_in_10_sn_1),
        .DIC(pixel_in_11_sn_1),
        .DID(1'b0),
        .DOA(line_reg_r1_448_511_12_14_n_0),
        .DOB(line_reg_r1_448_511_12_14_n_1),
        .DOC(line_reg_r1_448_511_12_14_n_2),
        .DOD(NLW_line_reg_r1_448_511_12_14_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_448_511_0_2_i_1__2_n_0));
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1D line_reg_r1_448_511_15_15
       (.A0(\wrPntr_reg_n_0_[0] ),
        .A1(\wrPntr_reg_n_0_[1] ),
        .A2(\wrPntr_reg_n_0_[2] ),
        .A3(\wrPntr_reg_n_0_[3] ),
        .A4(\wrPntr_reg_n_0_[4] ),
        .A5(\wrPntr_reg_n_0_[5] ),
        .D(1'b0),
        .DPO(line_reg_r1_448_511_15_15_n_0),
        .DPRA0(\rdPntr_reg[0]_rep__0_n_0 ),
        .DPRA1(\rdPntr_reg_n_0_[1] ),
        .DPRA2(\rdPntr_reg_n_0_[2] ),
        .DPRA3(\rdPntr_reg_n_0_[3] ),
        .DPRA4(\rdPntr_reg_n_0_[4] ),
        .DPRA5(\rdPntr_reg_n_0_[5] ),
        .SPO(NLW_line_reg_r1_448_511_15_15_SPO_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_448_511_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r1_448_511_3_5
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in_3_sn_1),
        .DIB(1'b0),
        .DIC(pixel_in_4_sn_1),
        .DID(1'b0),
        .DOA(line_reg_r1_448_511_3_5_n_0),
        .DOB(line_reg_r1_448_511_3_5_n_1),
        .DOC(line_reg_r1_448_511_3_5_n_2),
        .DOD(NLW_line_reg_r1_448_511_3_5_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_448_511_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M line_reg_r1_448_511_6_8
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in_5_sn_1),
        .DIB(pixel_in_6_sn_1),
        .DIC(pixel_in_7_sn_1),
        .DID(1'b0),
        .DOA(line_reg_r1_448_511_6_8_n_0),
        .DOB(line_reg_r1_448_511_6_8_n_1),
        .DOC(line_reg_r1_448_511_6_8_n_2),
        .DOD(NLW_line_reg_r1_448_511_6_8_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_448_511_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M line_reg_r1_448_511_9_11
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(1'b0),
        .DIB(1'b0),
        .DIC(pixel_in_8_sn_1),
        .DID(1'b0),
        .DOA(line_reg_r1_448_511_9_11_n_0),
        .DOB(line_reg_r1_448_511_9_11_n_1),
        .DOC(line_reg_r1_448_511_9_11_n_2),
        .DOD(NLW_line_reg_r1_448_511_9_11_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_448_511_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r1_512_575_0_2
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in_0_sn_1),
        .DIB(pixel_in_1_sn_1),
        .DIC(pixel_in_2_sn_1),
        .DID(1'b0),
        .DOA(line_reg_r1_512_575_0_2_n_0),
        .DOB(line_reg_r1_512_575_0_2_n_1),
        .DOC(line_reg_r1_512_575_0_2_n_2),
        .DOD(NLW_line_reg_r1_512_575_0_2_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_512_575_0_2_i_1__2_n_0));
  LUT5 #(
    .INIT(32'h00020000)) 
    line_reg_r1_512_575_0_2_i_1__2
       (.I0(\wrPntr[10]_i_1__0_n_0 ),
        .I1(\wrPntr_reg_n_0_[7] ),
        .I2(\wrPntr_reg_n_0_[6] ),
        .I3(\wrPntr_reg_n_0_[8] ),
        .I4(\wrPntr_reg_n_0_[9] ),
        .O(line_reg_r1_512_575_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M line_reg_r1_512_575_12_14
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__0_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__0_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__0_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in_9_sn_1),
        .DIB(pixel_in_10_sn_1),
        .DIC(pixel_in_11_sn_1),
        .DID(1'b0),
        .DOA(line_reg_r1_512_575_12_14_n_0),
        .DOB(line_reg_r1_512_575_12_14_n_1),
        .DOC(line_reg_r1_512_575_12_14_n_2),
        .DOD(NLW_line_reg_r1_512_575_12_14_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_512_575_0_2_i_1__2_n_0));
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1D line_reg_r1_512_575_15_15
       (.A0(\wrPntr_reg_n_0_[0] ),
        .A1(\wrPntr_reg_n_0_[1] ),
        .A2(\wrPntr_reg_n_0_[2] ),
        .A3(\wrPntr_reg_n_0_[3] ),
        .A4(\wrPntr_reg_n_0_[4] ),
        .A5(\wrPntr_reg_n_0_[5] ),
        .D(1'b0),
        .DPO(line_reg_r1_512_575_15_15_n_0),
        .DPRA0(\rdPntr_reg[0]_rep__0_n_0 ),
        .DPRA1(\rdPntr_reg_n_0_[1] ),
        .DPRA2(\rdPntr_reg_n_0_[2] ),
        .DPRA3(\rdPntr_reg_n_0_[3] ),
        .DPRA4(\rdPntr_reg_n_0_[4] ),
        .DPRA5(\rdPntr_reg_n_0_[5] ),
        .SPO(NLW_line_reg_r1_512_575_15_15_SPO_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_512_575_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r1_512_575_3_5
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in_3_sn_1),
        .DIB(1'b0),
        .DIC(pixel_in_4_sn_1),
        .DID(1'b0),
        .DOA(line_reg_r1_512_575_3_5_n_0),
        .DOB(line_reg_r1_512_575_3_5_n_1),
        .DOC(line_reg_r1_512_575_3_5_n_2),
        .DOD(NLW_line_reg_r1_512_575_3_5_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_512_575_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M line_reg_r1_512_575_6_8
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in_5_sn_1),
        .DIB(pixel_in_6_sn_1),
        .DIC(pixel_in_7_sn_1),
        .DID(1'b0),
        .DOA(line_reg_r1_512_575_6_8_n_0),
        .DOB(line_reg_r1_512_575_6_8_n_1),
        .DOC(line_reg_r1_512_575_6_8_n_2),
        .DOD(NLW_line_reg_r1_512_575_6_8_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_512_575_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M line_reg_r1_512_575_9_11
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__0_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(1'b0),
        .DIB(1'b0),
        .DIC(pixel_in_8_sn_1),
        .DID(1'b0),
        .DOA(line_reg_r1_512_575_9_11_n_0),
        .DOB(line_reg_r1_512_575_9_11_n_1),
        .DOC(line_reg_r1_512_575_9_11_n_2),
        .DOD(NLW_line_reg_r1_512_575_9_11_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_512_575_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r1_576_639_0_2
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in_0_sn_1),
        .DIB(pixel_in_1_sn_1),
        .DIC(pixel_in_2_sn_1),
        .DID(1'b0),
        .DOA(line_reg_r1_576_639_0_2_n_0),
        .DOB(line_reg_r1_576_639_0_2_n_1),
        .DOC(line_reg_r1_576_639_0_2_n_2),
        .DOD(NLW_line_reg_r1_576_639_0_2_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_576_639_0_2_i_1__2_n_0));
  LUT5 #(
    .INIT(32'h00400000)) 
    line_reg_r1_576_639_0_2_i_1__2
       (.I0(\wrPntr_reg_n_0_[8] ),
        .I1(\wrPntr_reg_n_0_[9] ),
        .I2(\wrPntr_reg_n_0_[6] ),
        .I3(\wrPntr_reg_n_0_[7] ),
        .I4(\wrPntr[10]_i_1__0_n_0 ),
        .O(line_reg_r1_576_639_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M line_reg_r1_576_639_12_14
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__0_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__0_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__0_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in_9_sn_1),
        .DIB(pixel_in_10_sn_1),
        .DIC(pixel_in_11_sn_1),
        .DID(1'b0),
        .DOA(line_reg_r1_576_639_12_14_n_0),
        .DOB(line_reg_r1_576_639_12_14_n_1),
        .DOC(line_reg_r1_576_639_12_14_n_2),
        .DOD(NLW_line_reg_r1_576_639_12_14_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_576_639_0_2_i_1__2_n_0));
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1D line_reg_r1_576_639_15_15
       (.A0(\wrPntr_reg_n_0_[0] ),
        .A1(\wrPntr_reg_n_0_[1] ),
        .A2(\wrPntr_reg_n_0_[2] ),
        .A3(\wrPntr_reg_n_0_[3] ),
        .A4(\wrPntr_reg_n_0_[4] ),
        .A5(\wrPntr_reg_n_0_[5] ),
        .D(1'b0),
        .DPO(line_reg_r1_576_639_15_15_n_0),
        .DPRA0(\rdPntr_reg[0]_rep__0_n_0 ),
        .DPRA1(\rdPntr_reg_n_0_[1] ),
        .DPRA2(\rdPntr_reg_n_0_[2] ),
        .DPRA3(\rdPntr_reg_n_0_[3] ),
        .DPRA4(\rdPntr_reg_n_0_[4] ),
        .DPRA5(\rdPntr_reg_n_0_[5] ),
        .SPO(NLW_line_reg_r1_576_639_15_15_SPO_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_576_639_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r1_576_639_3_5
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in_3_sn_1),
        .DIB(1'b0),
        .DIC(pixel_in_4_sn_1),
        .DID(1'b0),
        .DOA(line_reg_r1_576_639_3_5_n_0),
        .DOB(line_reg_r1_576_639_3_5_n_1),
        .DOC(line_reg_r1_576_639_3_5_n_2),
        .DOD(NLW_line_reg_r1_576_639_3_5_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_576_639_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M line_reg_r1_576_639_6_8
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in_5_sn_1),
        .DIB(pixel_in_6_sn_1),
        .DIC(pixel_in_7_sn_1),
        .DID(1'b0),
        .DOA(line_reg_r1_576_639_6_8_n_0),
        .DOB(line_reg_r1_576_639_6_8_n_1),
        .DOC(line_reg_r1_576_639_6_8_n_2),
        .DOD(NLW_line_reg_r1_576_639_6_8_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_576_639_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M line_reg_r1_576_639_9_11
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(1'b0),
        .DIB(1'b0),
        .DIC(pixel_in_8_sn_1),
        .DID(1'b0),
        .DOA(line_reg_r1_576_639_9_11_n_0),
        .DOB(line_reg_r1_576_639_9_11_n_1),
        .DOC(line_reg_r1_576_639_9_11_n_2),
        .DOD(NLW_line_reg_r1_576_639_9_11_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_576_639_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r1_64_127_0_2
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in_0_sn_1),
        .DIB(pixel_in_1_sn_1),
        .DIC(pixel_in_2_sn_1),
        .DID(1'b0),
        .DOA(line_reg_r1_64_127_0_2_n_0),
        .DOB(line_reg_r1_64_127_0_2_n_1),
        .DOC(line_reg_r1_64_127_0_2_n_2),
        .DOD(NLW_line_reg_r1_64_127_0_2_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_64_127_0_2_i_1__2_n_0));
  LUT5 #(
    .INIT(32'h00020000)) 
    line_reg_r1_64_127_0_2_i_1__2
       (.I0(\wrPntr[10]_i_1__0_n_0 ),
        .I1(\wrPntr_reg_n_0_[8] ),
        .I2(\wrPntr_reg_n_0_[7] ),
        .I3(\wrPntr_reg_n_0_[9] ),
        .I4(\wrPntr_reg_n_0_[6] ),
        .O(line_reg_r1_64_127_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M line_reg_r1_64_127_12_14
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__0_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__0_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__0_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in_9_sn_1),
        .DIB(pixel_in_10_sn_1),
        .DIC(pixel_in_11_sn_1),
        .DID(1'b0),
        .DOA(line_reg_r1_64_127_12_14_n_0),
        .DOB(line_reg_r1_64_127_12_14_n_1),
        .DOC(line_reg_r1_64_127_12_14_n_2),
        .DOD(NLW_line_reg_r1_64_127_12_14_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_64_127_0_2_i_1__2_n_0));
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1D line_reg_r1_64_127_15_15
       (.A0(\wrPntr_reg_n_0_[0] ),
        .A1(\wrPntr_reg_n_0_[1] ),
        .A2(\wrPntr_reg_n_0_[2] ),
        .A3(\wrPntr_reg_n_0_[3] ),
        .A4(\wrPntr_reg_n_0_[4] ),
        .A5(\wrPntr_reg_n_0_[5] ),
        .D(1'b0),
        .DPO(line_reg_r1_64_127_15_15_n_0),
        .DPRA0(\rdPntr_reg[0]_rep__0_n_0 ),
        .DPRA1(\rdPntr_reg_n_0_[1] ),
        .DPRA2(\rdPntr_reg_n_0_[2] ),
        .DPRA3(\rdPntr_reg_n_0_[3] ),
        .DPRA4(\rdPntr_reg_n_0_[4] ),
        .DPRA5(\rdPntr_reg_n_0_[5] ),
        .SPO(NLW_line_reg_r1_64_127_15_15_SPO_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_64_127_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r1_64_127_3_5
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in_3_sn_1),
        .DIB(1'b0),
        .DIC(pixel_in_4_sn_1),
        .DID(1'b0),
        .DOA(line_reg_r1_64_127_3_5_n_0),
        .DOB(line_reg_r1_64_127_3_5_n_1),
        .DOC(line_reg_r1_64_127_3_5_n_2),
        .DOD(NLW_line_reg_r1_64_127_3_5_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_64_127_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M line_reg_r1_64_127_6_8
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in_5_sn_1),
        .DIB(pixel_in_6_sn_1),
        .DIC(pixel_in_7_sn_1),
        .DID(1'b0),
        .DOA(line_reg_r1_64_127_6_8_n_0),
        .DOB(line_reg_r1_64_127_6_8_n_1),
        .DOC(line_reg_r1_64_127_6_8_n_2),
        .DOD(NLW_line_reg_r1_64_127_6_8_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_64_127_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M line_reg_r1_64_127_9_11
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(1'b0),
        .DIB(1'b0),
        .DIC(pixel_in_8_sn_1),
        .DID(1'b0),
        .DOA(line_reg_r1_64_127_9_11_n_0),
        .DOB(line_reg_r1_64_127_9_11_n_1),
        .DOC(line_reg_r1_64_127_9_11_n_2),
        .DOD(NLW_line_reg_r1_64_127_9_11_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_64_127_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r2_0_63_0_2
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in_0_sn_1),
        .DIB(pixel_in_1_sn_1),
        .DIC(pixel_in_2_sn_1),
        .DID(1'b0),
        .DOA(line_reg_r2_0_63_0_2_n_0),
        .DOB(line_reg_r2_0_63_0_2_n_1),
        .DOC(line_reg_r2_0_63_0_2_n_2),
        .DOD(NLW_line_reg_r2_0_63_0_2_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_0_63_0_2_i_1__1_n_0));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    line_reg_r2_0_63_0_2_i_1__1
       (.I0(\rdPntr_reg[0]_rep__0_n_0 ),
        .I1(\rdPntr_reg_n_0_[3] ),
        .I2(\rdPntr_reg_n_0_[1] ),
        .I3(\rdPntr_reg_n_0_[2] ),
        .I4(\rdPntr_reg_n_0_[4] ),
        .I5(\rdPntr_reg_n_0_[5] ),
        .O(line_reg_r2_0_63_0_2_i_1__1_n_0));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    line_reg_r2_0_63_0_2_i_2__1
       (.I0(\rdPntr_reg[0]_rep__0_n_0 ),
        .I1(\rdPntr_reg_n_0_[2] ),
        .I2(\rdPntr_reg_n_0_[1] ),
        .I3(\rdPntr_reg_n_0_[3] ),
        .I4(\rdPntr_reg_n_0_[4] ),
        .O(line_reg_r2_0_63_0_2_i_2__1_n_0));
  LUT4 #(
    .INIT(16'h7F80)) 
    line_reg_r2_0_63_0_2_i_3__1
       (.I0(\rdPntr_reg[0]_rep__0_n_0 ),
        .I1(\rdPntr_reg_n_0_[1] ),
        .I2(\rdPntr_reg_n_0_[2] ),
        .I3(\rdPntr_reg_n_0_[3] ),
        .O(line_reg_r2_0_63_0_2_i_3__1_n_0));
  LUT3 #(
    .INIT(8'h78)) 
    line_reg_r2_0_63_0_2_i_4__1
       (.I0(\rdPntr_reg_n_0_[1] ),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr_reg_n_0_[2] ),
        .O(line_reg_r2_0_63_0_2_i_4__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    line_reg_r2_0_63_0_2_i_5__1
       (.I0(\rdPntr_reg[0]_rep__0_n_0 ),
        .I1(\rdPntr_reg_n_0_[1] ),
        .O(line_reg_r2_0_63_0_2_i_5__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    line_reg_r2_0_63_0_2_i_6__1
       (.I0(\rdPntr_reg[0]_rep__0_n_0 ),
        .O(line_reg_r2_0_63_0_2_i_6__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M line_reg_r2_0_63_12_14
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in_9_sn_1),
        .DIB(pixel_in_10_sn_1),
        .DIC(pixel_in_11_sn_1),
        .DID(1'b0),
        .DOA(line_reg_r2_0_63_12_14_n_0),
        .DOB(line_reg_r2_0_63_12_14_n_1),
        .DOC(line_reg_r2_0_63_12_14_n_2),
        .DOD(NLW_line_reg_r2_0_63_12_14_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_0_63_0_2_i_1__1_n_0));
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1D line_reg_r2_0_63_15_15
       (.A0(\wrPntr_reg_n_0_[0] ),
        .A1(\wrPntr_reg_n_0_[1] ),
        .A2(\wrPntr_reg_n_0_[2] ),
        .A3(\wrPntr_reg_n_0_[3] ),
        .A4(\wrPntr_reg_n_0_[4] ),
        .A5(\wrPntr_reg_n_0_[5] ),
        .D(1'b0),
        .DPO(line_reg_r2_0_63_15_15_n_0),
        .DPRA0(line_reg_r2_0_63_0_2_i_6__1_n_0),
        .DPRA1(line_reg_r2_0_63_0_2_i_5__1_n_0),
        .DPRA2(line_reg_r2_0_63_0_2_i_4__1_n_0),
        .DPRA3(line_reg_r2_0_63_0_2_i_3__1_n_0),
        .DPRA4(line_reg_r2_0_63_0_2_i_2__1_n_0),
        .DPRA5(line_reg_r2_0_63_0_2_i_1__1_n_0),
        .SPO(NLW_line_reg_r2_0_63_15_15_SPO_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_0_63_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r2_0_63_3_5
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in_3_sn_1),
        .DIB(1'b0),
        .DIC(pixel_in_4_sn_1),
        .DID(1'b0),
        .DOA(line_reg_r2_0_63_3_5_n_0),
        .DOB(line_reg_r2_0_63_3_5_n_1),
        .DOC(line_reg_r2_0_63_3_5_n_2),
        .DOD(NLW_line_reg_r2_0_63_3_5_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_0_63_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M line_reg_r2_0_63_6_8
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in_5_sn_1),
        .DIB(pixel_in_6_sn_1),
        .DIC(pixel_in_7_sn_1),
        .DID(1'b0),
        .DOA(line_reg_r2_0_63_6_8_n_0),
        .DOB(line_reg_r2_0_63_6_8_n_1),
        .DOC(line_reg_r2_0_63_6_8_n_2),
        .DOD(NLW_line_reg_r2_0_63_6_8_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_0_63_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M line_reg_r2_0_63_9_11
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(1'b0),
        .DIB(1'b0),
        .DIC(pixel_in_8_sn_1),
        .DID(1'b0),
        .DOA(line_reg_r2_0_63_9_11_n_0),
        .DOB(line_reg_r2_0_63_9_11_n_1),
        .DOC(line_reg_r2_0_63_9_11_n_2),
        .DOD(NLW_line_reg_r2_0_63_9_11_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_0_63_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r2_128_191_0_2
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in_0_sn_1),
        .DIB(pixel_in_1_sn_1),
        .DIC(pixel_in_2_sn_1),
        .DID(1'b0),
        .DOA(line_reg_r2_128_191_0_2_n_0),
        .DOB(line_reg_r2_128_191_0_2_n_1),
        .DOC(line_reg_r2_128_191_0_2_n_2),
        .DOD(NLW_line_reg_r2_128_191_0_2_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_128_191_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M line_reg_r2_128_191_12_14
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in_9_sn_1),
        .DIB(pixel_in_10_sn_1),
        .DIC(pixel_in_11_sn_1),
        .DID(1'b0),
        .DOA(line_reg_r2_128_191_12_14_n_0),
        .DOB(line_reg_r2_128_191_12_14_n_1),
        .DOC(line_reg_r2_128_191_12_14_n_2),
        .DOD(NLW_line_reg_r2_128_191_12_14_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_128_191_0_2_i_1__2_n_0));
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1D line_reg_r2_128_191_15_15
       (.A0(\wrPntr_reg_n_0_[0] ),
        .A1(\wrPntr_reg_n_0_[1] ),
        .A2(\wrPntr_reg_n_0_[2] ),
        .A3(\wrPntr_reg_n_0_[3] ),
        .A4(\wrPntr_reg_n_0_[4] ),
        .A5(\wrPntr_reg_n_0_[5] ),
        .D(1'b0),
        .DPO(line_reg_r2_128_191_15_15_n_0),
        .DPRA0(line_reg_r2_0_63_0_2_i_6__1_n_0),
        .DPRA1(line_reg_r2_0_63_0_2_i_5__1_n_0),
        .DPRA2(line_reg_r2_0_63_0_2_i_4__1_n_0),
        .DPRA3(line_reg_r2_0_63_0_2_i_3__1_n_0),
        .DPRA4(line_reg_r2_0_63_0_2_i_2__1_n_0),
        .DPRA5(line_reg_r2_0_63_0_2_i_1__1_n_0),
        .SPO(NLW_line_reg_r2_128_191_15_15_SPO_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_128_191_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r2_128_191_3_5
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in_3_sn_1),
        .DIB(1'b0),
        .DIC(pixel_in_4_sn_1),
        .DID(1'b0),
        .DOA(line_reg_r2_128_191_3_5_n_0),
        .DOB(line_reg_r2_128_191_3_5_n_1),
        .DOC(line_reg_r2_128_191_3_5_n_2),
        .DOD(NLW_line_reg_r2_128_191_3_5_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_128_191_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M line_reg_r2_128_191_6_8
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in_5_sn_1),
        .DIB(pixel_in_6_sn_1),
        .DIC(pixel_in_7_sn_1),
        .DID(1'b0),
        .DOA(line_reg_r2_128_191_6_8_n_0),
        .DOB(line_reg_r2_128_191_6_8_n_1),
        .DOC(line_reg_r2_128_191_6_8_n_2),
        .DOD(NLW_line_reg_r2_128_191_6_8_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_128_191_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M line_reg_r2_128_191_9_11
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(1'b0),
        .DIB(1'b0),
        .DIC(pixel_in_8_sn_1),
        .DID(1'b0),
        .DOA(line_reg_r2_128_191_9_11_n_0),
        .DOB(line_reg_r2_128_191_9_11_n_1),
        .DOC(line_reg_r2_128_191_9_11_n_2),
        .DOD(NLW_line_reg_r2_128_191_9_11_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_128_191_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r2_192_255_0_2
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in_0_sn_1),
        .DIB(pixel_in_1_sn_1),
        .DIC(pixel_in_2_sn_1),
        .DID(1'b0),
        .DOA(line_reg_r2_192_255_0_2_n_0),
        .DOB(line_reg_r2_192_255_0_2_n_1),
        .DOC(line_reg_r2_192_255_0_2_n_2),
        .DOD(NLW_line_reg_r2_192_255_0_2_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_192_255_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M line_reg_r2_192_255_12_14
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in_9_sn_1),
        .DIB(pixel_in_10_sn_1),
        .DIC(pixel_in_11_sn_1),
        .DID(1'b0),
        .DOA(line_reg_r2_192_255_12_14_n_0),
        .DOB(line_reg_r2_192_255_12_14_n_1),
        .DOC(line_reg_r2_192_255_12_14_n_2),
        .DOD(NLW_line_reg_r2_192_255_12_14_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_192_255_0_2_i_1__2_n_0));
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1D line_reg_r2_192_255_15_15
       (.A0(\wrPntr_reg_n_0_[0] ),
        .A1(\wrPntr_reg_n_0_[1] ),
        .A2(\wrPntr_reg_n_0_[2] ),
        .A3(\wrPntr_reg_n_0_[3] ),
        .A4(\wrPntr_reg_n_0_[4] ),
        .A5(\wrPntr_reg_n_0_[5] ),
        .D(1'b0),
        .DPO(line_reg_r2_192_255_15_15_n_0),
        .DPRA0(line_reg_r2_0_63_0_2_i_6__1_n_0),
        .DPRA1(line_reg_r2_0_63_0_2_i_5__1_n_0),
        .DPRA2(line_reg_r2_0_63_0_2_i_4__1_n_0),
        .DPRA3(line_reg_r2_0_63_0_2_i_3__1_n_0),
        .DPRA4(line_reg_r2_0_63_0_2_i_2__1_n_0),
        .DPRA5(line_reg_r2_0_63_0_2_i_1__1_n_0),
        .SPO(NLW_line_reg_r2_192_255_15_15_SPO_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_192_255_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r2_192_255_3_5
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in_3_sn_1),
        .DIB(1'b0),
        .DIC(pixel_in_4_sn_1),
        .DID(1'b0),
        .DOA(line_reg_r2_192_255_3_5_n_0),
        .DOB(line_reg_r2_192_255_3_5_n_1),
        .DOC(line_reg_r2_192_255_3_5_n_2),
        .DOD(NLW_line_reg_r2_192_255_3_5_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_192_255_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M line_reg_r2_192_255_6_8
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in_5_sn_1),
        .DIB(pixel_in_6_sn_1),
        .DIC(pixel_in_7_sn_1),
        .DID(1'b0),
        .DOA(line_reg_r2_192_255_6_8_n_0),
        .DOB(line_reg_r2_192_255_6_8_n_1),
        .DOC(line_reg_r2_192_255_6_8_n_2),
        .DOD(NLW_line_reg_r2_192_255_6_8_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_192_255_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M line_reg_r2_192_255_9_11
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(1'b0),
        .DIB(1'b0),
        .DIC(pixel_in_8_sn_1),
        .DID(1'b0),
        .DOA(line_reg_r2_192_255_9_11_n_0),
        .DOB(line_reg_r2_192_255_9_11_n_1),
        .DOC(line_reg_r2_192_255_9_11_n_2),
        .DOD(NLW_line_reg_r2_192_255_9_11_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_192_255_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r2_256_319_0_2
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in_0_sn_1),
        .DIB(pixel_in_1_sn_1),
        .DIC(pixel_in_2_sn_1),
        .DID(1'b0),
        .DOA(line_reg_r2_256_319_0_2_n_0),
        .DOB(line_reg_r2_256_319_0_2_n_1),
        .DOC(line_reg_r2_256_319_0_2_n_2),
        .DOD(NLW_line_reg_r2_256_319_0_2_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_256_319_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M line_reg_r2_256_319_12_14
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in_9_sn_1),
        .DIB(pixel_in_10_sn_1),
        .DIC(pixel_in_11_sn_1),
        .DID(1'b0),
        .DOA(line_reg_r2_256_319_12_14_n_0),
        .DOB(line_reg_r2_256_319_12_14_n_1),
        .DOC(line_reg_r2_256_319_12_14_n_2),
        .DOD(NLW_line_reg_r2_256_319_12_14_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_256_319_0_2_i_1__2_n_0));
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1D line_reg_r2_256_319_15_15
       (.A0(\wrPntr_reg_n_0_[0] ),
        .A1(\wrPntr_reg_n_0_[1] ),
        .A2(\wrPntr_reg_n_0_[2] ),
        .A3(\wrPntr_reg_n_0_[3] ),
        .A4(\wrPntr_reg_n_0_[4] ),
        .A5(\wrPntr_reg_n_0_[5] ),
        .D(1'b0),
        .DPO(line_reg_r2_256_319_15_15_n_0),
        .DPRA0(line_reg_r2_0_63_0_2_i_6__1_n_0),
        .DPRA1(line_reg_r2_0_63_0_2_i_5__1_n_0),
        .DPRA2(line_reg_r2_0_63_0_2_i_4__1_n_0),
        .DPRA3(line_reg_r2_0_63_0_2_i_3__1_n_0),
        .DPRA4(line_reg_r2_0_63_0_2_i_2__1_n_0),
        .DPRA5(line_reg_r2_0_63_0_2_i_1__1_n_0),
        .SPO(NLW_line_reg_r2_256_319_15_15_SPO_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_256_319_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r2_256_319_3_5
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in_3_sn_1),
        .DIB(1'b0),
        .DIC(pixel_in_4_sn_1),
        .DID(1'b0),
        .DOA(line_reg_r2_256_319_3_5_n_0),
        .DOB(line_reg_r2_256_319_3_5_n_1),
        .DOC(line_reg_r2_256_319_3_5_n_2),
        .DOD(NLW_line_reg_r2_256_319_3_5_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_256_319_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M line_reg_r2_256_319_6_8
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in_5_sn_1),
        .DIB(pixel_in_6_sn_1),
        .DIC(pixel_in_7_sn_1),
        .DID(1'b0),
        .DOA(line_reg_r2_256_319_6_8_n_0),
        .DOB(line_reg_r2_256_319_6_8_n_1),
        .DOC(line_reg_r2_256_319_6_8_n_2),
        .DOD(NLW_line_reg_r2_256_319_6_8_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_256_319_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M line_reg_r2_256_319_9_11
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(1'b0),
        .DIB(1'b0),
        .DIC(pixel_in_8_sn_1),
        .DID(1'b0),
        .DOA(line_reg_r2_256_319_9_11_n_0),
        .DOB(line_reg_r2_256_319_9_11_n_1),
        .DOC(line_reg_r2_256_319_9_11_n_2),
        .DOD(NLW_line_reg_r2_256_319_9_11_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_256_319_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r2_320_383_0_2
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in_0_sn_1),
        .DIB(pixel_in_1_sn_1),
        .DIC(pixel_in_2_sn_1),
        .DID(1'b0),
        .DOA(line_reg_r2_320_383_0_2_n_0),
        .DOB(line_reg_r2_320_383_0_2_n_1),
        .DOC(line_reg_r2_320_383_0_2_n_2),
        .DOD(NLW_line_reg_r2_320_383_0_2_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_320_383_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M line_reg_r2_320_383_12_14
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in_9_sn_1),
        .DIB(pixel_in_10_sn_1),
        .DIC(pixel_in_11_sn_1),
        .DID(1'b0),
        .DOA(line_reg_r2_320_383_12_14_n_0),
        .DOB(line_reg_r2_320_383_12_14_n_1),
        .DOC(line_reg_r2_320_383_12_14_n_2),
        .DOD(NLW_line_reg_r2_320_383_12_14_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_320_383_0_2_i_1__2_n_0));
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1D line_reg_r2_320_383_15_15
       (.A0(\wrPntr_reg_n_0_[0] ),
        .A1(\wrPntr_reg_n_0_[1] ),
        .A2(\wrPntr_reg_n_0_[2] ),
        .A3(\wrPntr_reg_n_0_[3] ),
        .A4(\wrPntr_reg_n_0_[4] ),
        .A5(\wrPntr_reg_n_0_[5] ),
        .D(1'b0),
        .DPO(line_reg_r2_320_383_15_15_n_0),
        .DPRA0(line_reg_r2_0_63_0_2_i_6__1_n_0),
        .DPRA1(line_reg_r2_0_63_0_2_i_5__1_n_0),
        .DPRA2(line_reg_r2_0_63_0_2_i_4__1_n_0),
        .DPRA3(line_reg_r2_0_63_0_2_i_3__1_n_0),
        .DPRA4(line_reg_r2_0_63_0_2_i_2__1_n_0),
        .DPRA5(line_reg_r2_0_63_0_2_i_1__1_n_0),
        .SPO(NLW_line_reg_r2_320_383_15_15_SPO_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_320_383_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r2_320_383_3_5
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in_3_sn_1),
        .DIB(1'b0),
        .DIC(pixel_in_4_sn_1),
        .DID(1'b0),
        .DOA(line_reg_r2_320_383_3_5_n_0),
        .DOB(line_reg_r2_320_383_3_5_n_1),
        .DOC(line_reg_r2_320_383_3_5_n_2),
        .DOD(NLW_line_reg_r2_320_383_3_5_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_320_383_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M line_reg_r2_320_383_6_8
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in_5_sn_1),
        .DIB(pixel_in_6_sn_1),
        .DIC(pixel_in_7_sn_1),
        .DID(1'b0),
        .DOA(line_reg_r2_320_383_6_8_n_0),
        .DOB(line_reg_r2_320_383_6_8_n_1),
        .DOC(line_reg_r2_320_383_6_8_n_2),
        .DOD(NLW_line_reg_r2_320_383_6_8_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_320_383_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M line_reg_r2_320_383_9_11
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(1'b0),
        .DIB(1'b0),
        .DIC(pixel_in_8_sn_1),
        .DID(1'b0),
        .DOA(line_reg_r2_320_383_9_11_n_0),
        .DOB(line_reg_r2_320_383_9_11_n_1),
        .DOC(line_reg_r2_320_383_9_11_n_2),
        .DOD(NLW_line_reg_r2_320_383_9_11_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_320_383_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r2_384_447_0_2
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in_0_sn_1),
        .DIB(pixel_in_1_sn_1),
        .DIC(pixel_in_2_sn_1),
        .DID(1'b0),
        .DOA(line_reg_r2_384_447_0_2_n_0),
        .DOB(line_reg_r2_384_447_0_2_n_1),
        .DOC(line_reg_r2_384_447_0_2_n_2),
        .DOD(NLW_line_reg_r2_384_447_0_2_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_384_447_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M line_reg_r2_384_447_12_14
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in_9_sn_1),
        .DIB(pixel_in_10_sn_1),
        .DIC(pixel_in_11_sn_1),
        .DID(1'b0),
        .DOA(line_reg_r2_384_447_12_14_n_0),
        .DOB(line_reg_r2_384_447_12_14_n_1),
        .DOC(line_reg_r2_384_447_12_14_n_2),
        .DOD(NLW_line_reg_r2_384_447_12_14_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_384_447_0_2_i_1__2_n_0));
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1D line_reg_r2_384_447_15_15
       (.A0(\wrPntr_reg_n_0_[0] ),
        .A1(\wrPntr_reg_n_0_[1] ),
        .A2(\wrPntr_reg_n_0_[2] ),
        .A3(\wrPntr_reg_n_0_[3] ),
        .A4(\wrPntr_reg_n_0_[4] ),
        .A5(\wrPntr_reg_n_0_[5] ),
        .D(1'b0),
        .DPO(line_reg_r2_384_447_15_15_n_0),
        .DPRA0(line_reg_r2_0_63_0_2_i_6__1_n_0),
        .DPRA1(line_reg_r2_0_63_0_2_i_5__1_n_0),
        .DPRA2(line_reg_r2_0_63_0_2_i_4__1_n_0),
        .DPRA3(line_reg_r2_0_63_0_2_i_3__1_n_0),
        .DPRA4(line_reg_r2_0_63_0_2_i_2__1_n_0),
        .DPRA5(line_reg_r2_0_63_0_2_i_1__1_n_0),
        .SPO(NLW_line_reg_r2_384_447_15_15_SPO_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_384_447_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r2_384_447_3_5
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in_3_sn_1),
        .DIB(1'b0),
        .DIC(pixel_in_4_sn_1),
        .DID(1'b0),
        .DOA(line_reg_r2_384_447_3_5_n_0),
        .DOB(line_reg_r2_384_447_3_5_n_1),
        .DOC(line_reg_r2_384_447_3_5_n_2),
        .DOD(NLW_line_reg_r2_384_447_3_5_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_384_447_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M line_reg_r2_384_447_6_8
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in_5_sn_1),
        .DIB(pixel_in_6_sn_1),
        .DIC(pixel_in_7_sn_1),
        .DID(1'b0),
        .DOA(line_reg_r2_384_447_6_8_n_0),
        .DOB(line_reg_r2_384_447_6_8_n_1),
        .DOC(line_reg_r2_384_447_6_8_n_2),
        .DOD(NLW_line_reg_r2_384_447_6_8_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_384_447_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M line_reg_r2_384_447_9_11
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(1'b0),
        .DIB(1'b0),
        .DIC(pixel_in_8_sn_1),
        .DID(1'b0),
        .DOA(line_reg_r2_384_447_9_11_n_0),
        .DOB(line_reg_r2_384_447_9_11_n_1),
        .DOC(line_reg_r2_384_447_9_11_n_2),
        .DOD(NLW_line_reg_r2_384_447_9_11_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_384_447_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r2_448_511_0_2
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in_0_sn_1),
        .DIB(pixel_in_1_sn_1),
        .DIC(pixel_in_2_sn_1),
        .DID(1'b0),
        .DOA(line_reg_r2_448_511_0_2_n_0),
        .DOB(line_reg_r2_448_511_0_2_n_1),
        .DOC(line_reg_r2_448_511_0_2_n_2),
        .DOD(NLW_line_reg_r2_448_511_0_2_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_448_511_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M line_reg_r2_448_511_12_14
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in_9_sn_1),
        .DIB(pixel_in_10_sn_1),
        .DIC(pixel_in_11_sn_1),
        .DID(1'b0),
        .DOA(line_reg_r2_448_511_12_14_n_0),
        .DOB(line_reg_r2_448_511_12_14_n_1),
        .DOC(line_reg_r2_448_511_12_14_n_2),
        .DOD(NLW_line_reg_r2_448_511_12_14_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_448_511_0_2_i_1__2_n_0));
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1D line_reg_r2_448_511_15_15
       (.A0(\wrPntr_reg_n_0_[0] ),
        .A1(\wrPntr_reg_n_0_[1] ),
        .A2(\wrPntr_reg_n_0_[2] ),
        .A3(\wrPntr_reg_n_0_[3] ),
        .A4(\wrPntr_reg_n_0_[4] ),
        .A5(\wrPntr_reg_n_0_[5] ),
        .D(1'b0),
        .DPO(line_reg_r2_448_511_15_15_n_0),
        .DPRA0(line_reg_r2_0_63_0_2_i_6__1_n_0),
        .DPRA1(line_reg_r2_0_63_0_2_i_5__1_n_0),
        .DPRA2(line_reg_r2_0_63_0_2_i_4__1_n_0),
        .DPRA3(line_reg_r2_0_63_0_2_i_3__1_n_0),
        .DPRA4(line_reg_r2_0_63_0_2_i_2__1_n_0),
        .DPRA5(line_reg_r2_0_63_0_2_i_1__1_n_0),
        .SPO(NLW_line_reg_r2_448_511_15_15_SPO_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_448_511_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r2_448_511_3_5
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in_3_sn_1),
        .DIB(1'b0),
        .DIC(pixel_in_4_sn_1),
        .DID(1'b0),
        .DOA(line_reg_r2_448_511_3_5_n_0),
        .DOB(line_reg_r2_448_511_3_5_n_1),
        .DOC(line_reg_r2_448_511_3_5_n_2),
        .DOD(NLW_line_reg_r2_448_511_3_5_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_448_511_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M line_reg_r2_448_511_6_8
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in_5_sn_1),
        .DIB(pixel_in_6_sn_1),
        .DIC(pixel_in_7_sn_1),
        .DID(1'b0),
        .DOA(line_reg_r2_448_511_6_8_n_0),
        .DOB(line_reg_r2_448_511_6_8_n_1),
        .DOC(line_reg_r2_448_511_6_8_n_2),
        .DOD(NLW_line_reg_r2_448_511_6_8_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_448_511_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M line_reg_r2_448_511_9_11
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(1'b0),
        .DIB(1'b0),
        .DIC(pixel_in_8_sn_1),
        .DID(1'b0),
        .DOA(line_reg_r2_448_511_9_11_n_0),
        .DOB(line_reg_r2_448_511_9_11_n_1),
        .DOC(line_reg_r2_448_511_9_11_n_2),
        .DOD(NLW_line_reg_r2_448_511_9_11_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_448_511_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r2_512_575_0_2
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in_0_sn_1),
        .DIB(pixel_in_1_sn_1),
        .DIC(pixel_in_2_sn_1),
        .DID(1'b0),
        .DOA(line_reg_r2_512_575_0_2_n_0),
        .DOB(line_reg_r2_512_575_0_2_n_1),
        .DOC(line_reg_r2_512_575_0_2_n_2),
        .DOD(NLW_line_reg_r2_512_575_0_2_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_512_575_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M line_reg_r2_512_575_12_14
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in_9_sn_1),
        .DIB(pixel_in_10_sn_1),
        .DIC(pixel_in_11_sn_1),
        .DID(1'b0),
        .DOA(line_reg_r2_512_575_12_14_n_0),
        .DOB(line_reg_r2_512_575_12_14_n_1),
        .DOC(line_reg_r2_512_575_12_14_n_2),
        .DOD(NLW_line_reg_r2_512_575_12_14_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_512_575_0_2_i_1__2_n_0));
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1D line_reg_r2_512_575_15_15
       (.A0(\wrPntr_reg_n_0_[0] ),
        .A1(\wrPntr_reg_n_0_[1] ),
        .A2(\wrPntr_reg_n_0_[2] ),
        .A3(\wrPntr_reg_n_0_[3] ),
        .A4(\wrPntr_reg_n_0_[4] ),
        .A5(\wrPntr_reg_n_0_[5] ),
        .D(1'b0),
        .DPO(line_reg_r2_512_575_15_15_n_0),
        .DPRA0(line_reg_r2_0_63_0_2_i_6__1_n_0),
        .DPRA1(line_reg_r2_0_63_0_2_i_5__1_n_0),
        .DPRA2(line_reg_r2_0_63_0_2_i_4__1_n_0),
        .DPRA3(line_reg_r2_0_63_0_2_i_3__1_n_0),
        .DPRA4(line_reg_r2_0_63_0_2_i_2__1_n_0),
        .DPRA5(line_reg_r2_0_63_0_2_i_1__1_n_0),
        .SPO(NLW_line_reg_r2_512_575_15_15_SPO_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_512_575_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r2_512_575_3_5
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in_3_sn_1),
        .DIB(1'b0),
        .DIC(pixel_in_4_sn_1),
        .DID(1'b0),
        .DOA(line_reg_r2_512_575_3_5_n_0),
        .DOB(line_reg_r2_512_575_3_5_n_1),
        .DOC(line_reg_r2_512_575_3_5_n_2),
        .DOD(NLW_line_reg_r2_512_575_3_5_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_512_575_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M line_reg_r2_512_575_6_8
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in_5_sn_1),
        .DIB(pixel_in_6_sn_1),
        .DIC(pixel_in_7_sn_1),
        .DID(1'b0),
        .DOA(line_reg_r2_512_575_6_8_n_0),
        .DOB(line_reg_r2_512_575_6_8_n_1),
        .DOC(line_reg_r2_512_575_6_8_n_2),
        .DOD(NLW_line_reg_r2_512_575_6_8_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_512_575_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M line_reg_r2_512_575_9_11
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(1'b0),
        .DIB(1'b0),
        .DIC(pixel_in_8_sn_1),
        .DID(1'b0),
        .DOA(line_reg_r2_512_575_9_11_n_0),
        .DOB(line_reg_r2_512_575_9_11_n_1),
        .DOC(line_reg_r2_512_575_9_11_n_2),
        .DOD(NLW_line_reg_r2_512_575_9_11_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_512_575_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r2_576_639_0_2
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in_0_sn_1),
        .DIB(pixel_in_1_sn_1),
        .DIC(pixel_in_2_sn_1),
        .DID(1'b0),
        .DOA(line_reg_r2_576_639_0_2_n_0),
        .DOB(line_reg_r2_576_639_0_2_n_1),
        .DOC(line_reg_r2_576_639_0_2_n_2),
        .DOD(NLW_line_reg_r2_576_639_0_2_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_576_639_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M line_reg_r2_576_639_12_14
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in_9_sn_1),
        .DIB(pixel_in_10_sn_1),
        .DIC(pixel_in_11_sn_1),
        .DID(1'b0),
        .DOA(line_reg_r2_576_639_12_14_n_0),
        .DOB(line_reg_r2_576_639_12_14_n_1),
        .DOC(line_reg_r2_576_639_12_14_n_2),
        .DOD(NLW_line_reg_r2_576_639_12_14_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_576_639_0_2_i_1__2_n_0));
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1D line_reg_r2_576_639_15_15
       (.A0(\wrPntr_reg_n_0_[0] ),
        .A1(\wrPntr_reg_n_0_[1] ),
        .A2(\wrPntr_reg_n_0_[2] ),
        .A3(\wrPntr_reg_n_0_[3] ),
        .A4(\wrPntr_reg_n_0_[4] ),
        .A5(\wrPntr_reg_n_0_[5] ),
        .D(1'b0),
        .DPO(line_reg_r2_576_639_15_15_n_0),
        .DPRA0(line_reg_r2_0_63_0_2_i_6__1_n_0),
        .DPRA1(line_reg_r2_0_63_0_2_i_5__1_n_0),
        .DPRA2(line_reg_r2_0_63_0_2_i_4__1_n_0),
        .DPRA3(line_reg_r2_0_63_0_2_i_3__1_n_0),
        .DPRA4(line_reg_r2_0_63_0_2_i_2__1_n_0),
        .DPRA5(line_reg_r2_0_63_0_2_i_1__1_n_0),
        .SPO(NLW_line_reg_r2_576_639_15_15_SPO_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_576_639_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r2_576_639_3_5
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in_3_sn_1),
        .DIB(1'b0),
        .DIC(pixel_in_4_sn_1),
        .DID(1'b0),
        .DOA(line_reg_r2_576_639_3_5_n_0),
        .DOB(line_reg_r2_576_639_3_5_n_1),
        .DOC(line_reg_r2_576_639_3_5_n_2),
        .DOD(NLW_line_reg_r2_576_639_3_5_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_576_639_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M line_reg_r2_576_639_6_8
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in_5_sn_1),
        .DIB(pixel_in_6_sn_1),
        .DIC(pixel_in_7_sn_1),
        .DID(1'b0),
        .DOA(line_reg_r2_576_639_6_8_n_0),
        .DOB(line_reg_r2_576_639_6_8_n_1),
        .DOC(line_reg_r2_576_639_6_8_n_2),
        .DOD(NLW_line_reg_r2_576_639_6_8_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_576_639_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M line_reg_r2_576_639_9_11
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(1'b0),
        .DIB(1'b0),
        .DIC(pixel_in_8_sn_1),
        .DID(1'b0),
        .DOA(line_reg_r2_576_639_9_11_n_0),
        .DOB(line_reg_r2_576_639_9_11_n_1),
        .DOC(line_reg_r2_576_639_9_11_n_2),
        .DOD(NLW_line_reg_r2_576_639_9_11_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_576_639_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r2_64_127_0_2
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in_0_sn_1),
        .DIB(pixel_in_1_sn_1),
        .DIC(pixel_in_2_sn_1),
        .DID(1'b0),
        .DOA(line_reg_r2_64_127_0_2_n_0),
        .DOB(line_reg_r2_64_127_0_2_n_1),
        .DOC(line_reg_r2_64_127_0_2_n_2),
        .DOD(NLW_line_reg_r2_64_127_0_2_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_64_127_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M line_reg_r2_64_127_12_14
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in_9_sn_1),
        .DIB(pixel_in_10_sn_1),
        .DIC(pixel_in_11_sn_1),
        .DID(1'b0),
        .DOA(line_reg_r2_64_127_12_14_n_0),
        .DOB(line_reg_r2_64_127_12_14_n_1),
        .DOC(line_reg_r2_64_127_12_14_n_2),
        .DOD(NLW_line_reg_r2_64_127_12_14_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_64_127_0_2_i_1__2_n_0));
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1D line_reg_r2_64_127_15_15
       (.A0(\wrPntr_reg_n_0_[0] ),
        .A1(\wrPntr_reg_n_0_[1] ),
        .A2(\wrPntr_reg_n_0_[2] ),
        .A3(\wrPntr_reg_n_0_[3] ),
        .A4(\wrPntr_reg_n_0_[4] ),
        .A5(\wrPntr_reg_n_0_[5] ),
        .D(1'b0),
        .DPO(line_reg_r2_64_127_15_15_n_0),
        .DPRA0(line_reg_r2_0_63_0_2_i_6__1_n_0),
        .DPRA1(line_reg_r2_0_63_0_2_i_5__1_n_0),
        .DPRA2(line_reg_r2_0_63_0_2_i_4__1_n_0),
        .DPRA3(line_reg_r2_0_63_0_2_i_3__1_n_0),
        .DPRA4(line_reg_r2_0_63_0_2_i_2__1_n_0),
        .DPRA5(line_reg_r2_0_63_0_2_i_1__1_n_0),
        .SPO(NLW_line_reg_r2_64_127_15_15_SPO_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_64_127_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r2_64_127_3_5
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in_3_sn_1),
        .DIB(1'b0),
        .DIC(pixel_in_4_sn_1),
        .DID(1'b0),
        .DOA(line_reg_r2_64_127_3_5_n_0),
        .DOB(line_reg_r2_64_127_3_5_n_1),
        .DOC(line_reg_r2_64_127_3_5_n_2),
        .DOD(NLW_line_reg_r2_64_127_3_5_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_64_127_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M line_reg_r2_64_127_6_8
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in_5_sn_1),
        .DIB(pixel_in_6_sn_1),
        .DIC(pixel_in_7_sn_1),
        .DID(1'b0),
        .DOA(line_reg_r2_64_127_6_8_n_0),
        .DOB(line_reg_r2_64_127_6_8_n_1),
        .DOC(line_reg_r2_64_127_6_8_n_2),
        .DOD(NLW_line_reg_r2_64_127_6_8_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_64_127_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M line_reg_r2_64_127_9_11
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(1'b0),
        .DIB(1'b0),
        .DIC(pixel_in_8_sn_1),
        .DID(1'b0),
        .DOA(line_reg_r2_64_127_9_11_n_0),
        .DOB(line_reg_r2_64_127_9_11_n_1),
        .DOC(line_reg_r2_64_127_9_11_n_2),
        .DOD(NLW_line_reg_r2_64_127_9_11_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_64_127_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r3_0_63_0_2
       (.ADDRA({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRB({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRC({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in_0_sn_1),
        .DIB(pixel_in_1_sn_1),
        .DIC(pixel_in_2_sn_1),
        .DID(1'b0),
        .DOA(line_reg_r3_0_63_0_2_n_0),
        .DOB(line_reg_r3_0_63_0_2_n_1),
        .DOC(line_reg_r3_0_63_0_2_n_2),
        .DOD(NLW_line_reg_r3_0_63_0_2_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_0_63_0_2_i_1__1_n_0));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    line_reg_r3_0_63_0_2_i_1__1
       (.I0(\rdPntr_reg_n_0_[4] ),
        .I1(\rdPntr_reg_n_0_[2] ),
        .I2(\rdPntr_reg_n_0_[1] ),
        .I3(\rdPntr_reg_n_0_[3] ),
        .I4(\rdPntr_reg_n_0_[5] ),
        .O(p_2_in[5]));
  LUT4 #(
    .INIT(16'h7F80)) 
    line_reg_r3_0_63_0_2_i_2__1
       (.I0(\rdPntr_reg_n_0_[3] ),
        .I1(\rdPntr_reg_n_0_[1] ),
        .I2(\rdPntr_reg_n_0_[2] ),
        .I3(\rdPntr_reg_n_0_[4] ),
        .O(p_2_in[4]));
  LUT3 #(
    .INIT(8'h78)) 
    line_reg_r3_0_63_0_2_i_3__1
       (.I0(\rdPntr_reg_n_0_[2] ),
        .I1(\rdPntr_reg_n_0_[1] ),
        .I2(\rdPntr_reg_n_0_[3] ),
        .O(p_2_in[3]));
  LUT2 #(
    .INIT(4'h6)) 
    line_reg_r3_0_63_0_2_i_4__1
       (.I0(\rdPntr_reg_n_0_[1] ),
        .I1(\rdPntr_reg_n_0_[2] ),
        .O(p_2_in[2]));
  LUT1 #(
    .INIT(2'h1)) 
    line_reg_r3_0_63_0_2_i_5__1
       (.I0(\rdPntr_reg_n_0_[1] ),
        .O(p_2_in[1]));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M line_reg_r3_0_63_12_14
       (.ADDRA({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRB({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRC({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in_9_sn_1),
        .DIB(pixel_in_10_sn_1),
        .DIC(pixel_in_11_sn_1),
        .DID(1'b0),
        .DOA(line_reg_r3_0_63_12_14_n_0),
        .DOB(line_reg_r3_0_63_12_14_n_1),
        .DOC(line_reg_r3_0_63_12_14_n_2),
        .DOD(NLW_line_reg_r3_0_63_12_14_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_0_63_0_2_i_1__1_n_0));
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1D line_reg_r3_0_63_15_15
       (.A0(\wrPntr_reg_n_0_[0] ),
        .A1(\wrPntr_reg_n_0_[1] ),
        .A2(\wrPntr_reg_n_0_[2] ),
        .A3(\wrPntr_reg_n_0_[3] ),
        .A4(\wrPntr_reg_n_0_[4] ),
        .A5(\wrPntr_reg_n_0_[5] ),
        .D(1'b0),
        .DPO(line_reg_r3_0_63_15_15_n_0),
        .DPRA0(\rdPntr_reg[0]_rep_n_0 ),
        .DPRA1(p_2_in[1]),
        .DPRA2(p_2_in[2]),
        .DPRA3(p_2_in[3]),
        .DPRA4(p_2_in[4]),
        .DPRA5(p_2_in[5]),
        .SPO(NLW_line_reg_r3_0_63_15_15_SPO_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_0_63_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r3_0_63_3_5
       (.ADDRA({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRB({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRC({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in_3_sn_1),
        .DIB(1'b0),
        .DIC(pixel_in_4_sn_1),
        .DID(1'b0),
        .DOA(line_reg_r3_0_63_3_5_n_0),
        .DOB(line_reg_r3_0_63_3_5_n_1),
        .DOC(line_reg_r3_0_63_3_5_n_2),
        .DOD(NLW_line_reg_r3_0_63_3_5_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_0_63_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M line_reg_r3_0_63_6_8
       (.ADDRA({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRB({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRC({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in_5_sn_1),
        .DIB(pixel_in_6_sn_1),
        .DIC(pixel_in_7_sn_1),
        .DID(1'b0),
        .DOA(line_reg_r3_0_63_6_8_n_0),
        .DOB(line_reg_r3_0_63_6_8_n_1),
        .DOC(line_reg_r3_0_63_6_8_n_2),
        .DOD(NLW_line_reg_r3_0_63_6_8_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_0_63_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M line_reg_r3_0_63_9_11
       (.ADDRA({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRB({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRC({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(1'b0),
        .DIB(1'b0),
        .DIC(pixel_in_8_sn_1),
        .DID(1'b0),
        .DOA(line_reg_r3_0_63_9_11_n_0),
        .DOB(line_reg_r3_0_63_9_11_n_1),
        .DOC(line_reg_r3_0_63_9_11_n_2),
        .DOD(NLW_line_reg_r3_0_63_9_11_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_0_63_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r3_128_191_0_2
       (.ADDRA({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRB({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRC({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in_0_sn_1),
        .DIB(pixel_in_1_sn_1),
        .DIC(pixel_in_2_sn_1),
        .DID(1'b0),
        .DOA(line_reg_r3_128_191_0_2_n_0),
        .DOB(line_reg_r3_128_191_0_2_n_1),
        .DOC(line_reg_r3_128_191_0_2_n_2),
        .DOD(NLW_line_reg_r3_128_191_0_2_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_128_191_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M line_reg_r3_128_191_12_14
       (.ADDRA({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRB({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRC({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in_9_sn_1),
        .DIB(pixel_in_10_sn_1),
        .DIC(pixel_in_11_sn_1),
        .DID(1'b0),
        .DOA(line_reg_r3_128_191_12_14_n_0),
        .DOB(line_reg_r3_128_191_12_14_n_1),
        .DOC(line_reg_r3_128_191_12_14_n_2),
        .DOD(NLW_line_reg_r3_128_191_12_14_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_128_191_0_2_i_1__2_n_0));
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1D line_reg_r3_128_191_15_15
       (.A0(\wrPntr_reg_n_0_[0] ),
        .A1(\wrPntr_reg_n_0_[1] ),
        .A2(\wrPntr_reg_n_0_[2] ),
        .A3(\wrPntr_reg_n_0_[3] ),
        .A4(\wrPntr_reg_n_0_[4] ),
        .A5(\wrPntr_reg_n_0_[5] ),
        .D(1'b0),
        .DPO(line_reg_r3_128_191_15_15_n_0),
        .DPRA0(\rdPntr_reg[0]_rep_n_0 ),
        .DPRA1(p_2_in[1]),
        .DPRA2(p_2_in[2]),
        .DPRA3(p_2_in[3]),
        .DPRA4(p_2_in[4]),
        .DPRA5(p_2_in[5]),
        .SPO(NLW_line_reg_r3_128_191_15_15_SPO_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_128_191_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r3_128_191_3_5
       (.ADDRA({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRB({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRC({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in_3_sn_1),
        .DIB(1'b0),
        .DIC(pixel_in_4_sn_1),
        .DID(1'b0),
        .DOA(line_reg_r3_128_191_3_5_n_0),
        .DOB(line_reg_r3_128_191_3_5_n_1),
        .DOC(line_reg_r3_128_191_3_5_n_2),
        .DOD(NLW_line_reg_r3_128_191_3_5_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_128_191_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M line_reg_r3_128_191_6_8
       (.ADDRA({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRB({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRC({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in_5_sn_1),
        .DIB(pixel_in_6_sn_1),
        .DIC(pixel_in_7_sn_1),
        .DID(1'b0),
        .DOA(line_reg_r3_128_191_6_8_n_0),
        .DOB(line_reg_r3_128_191_6_8_n_1),
        .DOC(line_reg_r3_128_191_6_8_n_2),
        .DOD(NLW_line_reg_r3_128_191_6_8_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_128_191_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M line_reg_r3_128_191_9_11
       (.ADDRA({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRB({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRC({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(1'b0),
        .DIB(1'b0),
        .DIC(pixel_in_8_sn_1),
        .DID(1'b0),
        .DOA(line_reg_r3_128_191_9_11_n_0),
        .DOB(line_reg_r3_128_191_9_11_n_1),
        .DOC(line_reg_r3_128_191_9_11_n_2),
        .DOD(NLW_line_reg_r3_128_191_9_11_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_128_191_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r3_192_255_0_2
       (.ADDRA({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRB({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRC({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in_0_sn_1),
        .DIB(pixel_in_1_sn_1),
        .DIC(pixel_in_2_sn_1),
        .DID(1'b0),
        .DOA(line_reg_r3_192_255_0_2_n_0),
        .DOB(line_reg_r3_192_255_0_2_n_1),
        .DOC(line_reg_r3_192_255_0_2_n_2),
        .DOD(NLW_line_reg_r3_192_255_0_2_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_192_255_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M line_reg_r3_192_255_12_14
       (.ADDRA({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRB({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRC({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in_9_sn_1),
        .DIB(pixel_in_10_sn_1),
        .DIC(pixel_in_11_sn_1),
        .DID(1'b0),
        .DOA(line_reg_r3_192_255_12_14_n_0),
        .DOB(line_reg_r3_192_255_12_14_n_1),
        .DOC(line_reg_r3_192_255_12_14_n_2),
        .DOD(NLW_line_reg_r3_192_255_12_14_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_192_255_0_2_i_1__2_n_0));
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1D line_reg_r3_192_255_15_15
       (.A0(\wrPntr_reg_n_0_[0] ),
        .A1(\wrPntr_reg_n_0_[1] ),
        .A2(\wrPntr_reg_n_0_[2] ),
        .A3(\wrPntr_reg_n_0_[3] ),
        .A4(\wrPntr_reg_n_0_[4] ),
        .A5(\wrPntr_reg_n_0_[5] ),
        .D(1'b0),
        .DPO(line_reg_r3_192_255_15_15_n_0),
        .DPRA0(\rdPntr_reg[0]_rep_n_0 ),
        .DPRA1(p_2_in[1]),
        .DPRA2(p_2_in[2]),
        .DPRA3(p_2_in[3]),
        .DPRA4(p_2_in[4]),
        .DPRA5(p_2_in[5]),
        .SPO(NLW_line_reg_r3_192_255_15_15_SPO_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_192_255_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r3_192_255_3_5
       (.ADDRA({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRB({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRC({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in_3_sn_1),
        .DIB(1'b0),
        .DIC(pixel_in_4_sn_1),
        .DID(1'b0),
        .DOA(line_reg_r3_192_255_3_5_n_0),
        .DOB(line_reg_r3_192_255_3_5_n_1),
        .DOC(line_reg_r3_192_255_3_5_n_2),
        .DOD(NLW_line_reg_r3_192_255_3_5_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_192_255_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M line_reg_r3_192_255_6_8
       (.ADDRA({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRB({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRC({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in_5_sn_1),
        .DIB(pixel_in_6_sn_1),
        .DIC(pixel_in_7_sn_1),
        .DID(1'b0),
        .DOA(line_reg_r3_192_255_6_8_n_0),
        .DOB(line_reg_r3_192_255_6_8_n_1),
        .DOC(line_reg_r3_192_255_6_8_n_2),
        .DOD(NLW_line_reg_r3_192_255_6_8_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_192_255_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M line_reg_r3_192_255_9_11
       (.ADDRA({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRB({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRC({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(1'b0),
        .DIB(1'b0),
        .DIC(pixel_in_8_sn_1),
        .DID(1'b0),
        .DOA(line_reg_r3_192_255_9_11_n_0),
        .DOB(line_reg_r3_192_255_9_11_n_1),
        .DOC(line_reg_r3_192_255_9_11_n_2),
        .DOD(NLW_line_reg_r3_192_255_9_11_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_192_255_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r3_256_319_0_2
       (.ADDRA({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRB({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRC({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in_0_sn_1),
        .DIB(pixel_in_1_sn_1),
        .DIC(pixel_in_2_sn_1),
        .DID(1'b0),
        .DOA(line_reg_r3_256_319_0_2_n_0),
        .DOB(line_reg_r3_256_319_0_2_n_1),
        .DOC(line_reg_r3_256_319_0_2_n_2),
        .DOD(NLW_line_reg_r3_256_319_0_2_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_256_319_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M line_reg_r3_256_319_12_14
       (.ADDRA({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRB({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRC({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in_9_sn_1),
        .DIB(pixel_in_10_sn_1),
        .DIC(pixel_in_11_sn_1),
        .DID(1'b0),
        .DOA(line_reg_r3_256_319_12_14_n_0),
        .DOB(line_reg_r3_256_319_12_14_n_1),
        .DOC(line_reg_r3_256_319_12_14_n_2),
        .DOD(NLW_line_reg_r3_256_319_12_14_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_256_319_0_2_i_1__2_n_0));
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1D line_reg_r3_256_319_15_15
       (.A0(\wrPntr_reg_n_0_[0] ),
        .A1(\wrPntr_reg_n_0_[1] ),
        .A2(\wrPntr_reg_n_0_[2] ),
        .A3(\wrPntr_reg_n_0_[3] ),
        .A4(\wrPntr_reg_n_0_[4] ),
        .A5(\wrPntr_reg_n_0_[5] ),
        .D(1'b0),
        .DPO(line_reg_r3_256_319_15_15_n_0),
        .DPRA0(\rdPntr_reg[0]_rep_n_0 ),
        .DPRA1(p_2_in[1]),
        .DPRA2(p_2_in[2]),
        .DPRA3(p_2_in[3]),
        .DPRA4(p_2_in[4]),
        .DPRA5(p_2_in[5]),
        .SPO(NLW_line_reg_r3_256_319_15_15_SPO_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_256_319_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r3_256_319_3_5
       (.ADDRA({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRB({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRC({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in_3_sn_1),
        .DIB(1'b0),
        .DIC(pixel_in_4_sn_1),
        .DID(1'b0),
        .DOA(line_reg_r3_256_319_3_5_n_0),
        .DOB(line_reg_r3_256_319_3_5_n_1),
        .DOC(line_reg_r3_256_319_3_5_n_2),
        .DOD(NLW_line_reg_r3_256_319_3_5_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_256_319_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M line_reg_r3_256_319_6_8
       (.ADDRA({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRB({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRC({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in_5_sn_1),
        .DIB(pixel_in_6_sn_1),
        .DIC(pixel_in_7_sn_1),
        .DID(1'b0),
        .DOA(line_reg_r3_256_319_6_8_n_0),
        .DOB(line_reg_r3_256_319_6_8_n_1),
        .DOC(line_reg_r3_256_319_6_8_n_2),
        .DOD(NLW_line_reg_r3_256_319_6_8_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_256_319_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M line_reg_r3_256_319_9_11
       (.ADDRA({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRB({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRC({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(1'b0),
        .DIB(1'b0),
        .DIC(pixel_in_8_sn_1),
        .DID(1'b0),
        .DOA(line_reg_r3_256_319_9_11_n_0),
        .DOB(line_reg_r3_256_319_9_11_n_1),
        .DOC(line_reg_r3_256_319_9_11_n_2),
        .DOD(NLW_line_reg_r3_256_319_9_11_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_256_319_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r3_320_383_0_2
       (.ADDRA({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRB({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRC({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in_0_sn_1),
        .DIB(pixel_in_1_sn_1),
        .DIC(pixel_in_2_sn_1),
        .DID(1'b0),
        .DOA(line_reg_r3_320_383_0_2_n_0),
        .DOB(line_reg_r3_320_383_0_2_n_1),
        .DOC(line_reg_r3_320_383_0_2_n_2),
        .DOD(NLW_line_reg_r3_320_383_0_2_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_320_383_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M line_reg_r3_320_383_12_14
       (.ADDRA({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRB({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRC({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in_9_sn_1),
        .DIB(pixel_in_10_sn_1),
        .DIC(pixel_in_11_sn_1),
        .DID(1'b0),
        .DOA(line_reg_r3_320_383_12_14_n_0),
        .DOB(line_reg_r3_320_383_12_14_n_1),
        .DOC(line_reg_r3_320_383_12_14_n_2),
        .DOD(NLW_line_reg_r3_320_383_12_14_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_320_383_0_2_i_1__2_n_0));
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1D line_reg_r3_320_383_15_15
       (.A0(\wrPntr_reg_n_0_[0] ),
        .A1(\wrPntr_reg_n_0_[1] ),
        .A2(\wrPntr_reg_n_0_[2] ),
        .A3(\wrPntr_reg_n_0_[3] ),
        .A4(\wrPntr_reg_n_0_[4] ),
        .A5(\wrPntr_reg_n_0_[5] ),
        .D(1'b0),
        .DPO(line_reg_r3_320_383_15_15_n_0),
        .DPRA0(\rdPntr_reg[0]_rep_n_0 ),
        .DPRA1(p_2_in[1]),
        .DPRA2(p_2_in[2]),
        .DPRA3(p_2_in[3]),
        .DPRA4(p_2_in[4]),
        .DPRA5(p_2_in[5]),
        .SPO(NLW_line_reg_r3_320_383_15_15_SPO_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_320_383_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r3_320_383_3_5
       (.ADDRA({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRB({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRC({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in_3_sn_1),
        .DIB(1'b0),
        .DIC(pixel_in_4_sn_1),
        .DID(1'b0),
        .DOA(line_reg_r3_320_383_3_5_n_0),
        .DOB(line_reg_r3_320_383_3_5_n_1),
        .DOC(line_reg_r3_320_383_3_5_n_2),
        .DOD(NLW_line_reg_r3_320_383_3_5_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_320_383_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M line_reg_r3_320_383_6_8
       (.ADDRA({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRB({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRC({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in_5_sn_1),
        .DIB(pixel_in_6_sn_1),
        .DIC(pixel_in_7_sn_1),
        .DID(1'b0),
        .DOA(line_reg_r3_320_383_6_8_n_0),
        .DOB(line_reg_r3_320_383_6_8_n_1),
        .DOC(line_reg_r3_320_383_6_8_n_2),
        .DOD(NLW_line_reg_r3_320_383_6_8_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_320_383_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M line_reg_r3_320_383_9_11
       (.ADDRA({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRB({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRC({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(1'b0),
        .DIB(1'b0),
        .DIC(pixel_in_8_sn_1),
        .DID(1'b0),
        .DOA(line_reg_r3_320_383_9_11_n_0),
        .DOB(line_reg_r3_320_383_9_11_n_1),
        .DOC(line_reg_r3_320_383_9_11_n_2),
        .DOD(NLW_line_reg_r3_320_383_9_11_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_320_383_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r3_384_447_0_2
       (.ADDRA({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRB({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRC({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in_0_sn_1),
        .DIB(pixel_in_1_sn_1),
        .DIC(pixel_in_2_sn_1),
        .DID(1'b0),
        .DOA(line_reg_r3_384_447_0_2_n_0),
        .DOB(line_reg_r3_384_447_0_2_n_1),
        .DOC(line_reg_r3_384_447_0_2_n_2),
        .DOD(NLW_line_reg_r3_384_447_0_2_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_384_447_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M line_reg_r3_384_447_12_14
       (.ADDRA({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRB({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRC({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in_9_sn_1),
        .DIB(pixel_in_10_sn_1),
        .DIC(pixel_in_11_sn_1),
        .DID(1'b0),
        .DOA(line_reg_r3_384_447_12_14_n_0),
        .DOB(line_reg_r3_384_447_12_14_n_1),
        .DOC(line_reg_r3_384_447_12_14_n_2),
        .DOD(NLW_line_reg_r3_384_447_12_14_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_384_447_0_2_i_1__2_n_0));
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1D line_reg_r3_384_447_15_15
       (.A0(\wrPntr_reg_n_0_[0] ),
        .A1(\wrPntr_reg_n_0_[1] ),
        .A2(\wrPntr_reg_n_0_[2] ),
        .A3(\wrPntr_reg_n_0_[3] ),
        .A4(\wrPntr_reg_n_0_[4] ),
        .A5(\wrPntr_reg_n_0_[5] ),
        .D(1'b0),
        .DPO(line_reg_r3_384_447_15_15_n_0),
        .DPRA0(\rdPntr_reg[0]_rep_n_0 ),
        .DPRA1(p_2_in[1]),
        .DPRA2(p_2_in[2]),
        .DPRA3(p_2_in[3]),
        .DPRA4(p_2_in[4]),
        .DPRA5(p_2_in[5]),
        .SPO(NLW_line_reg_r3_384_447_15_15_SPO_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_384_447_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r3_384_447_3_5
       (.ADDRA({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRB({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRC({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in_3_sn_1),
        .DIB(1'b0),
        .DIC(pixel_in_4_sn_1),
        .DID(1'b0),
        .DOA(line_reg_r3_384_447_3_5_n_0),
        .DOB(line_reg_r3_384_447_3_5_n_1),
        .DOC(line_reg_r3_384_447_3_5_n_2),
        .DOD(NLW_line_reg_r3_384_447_3_5_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_384_447_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M line_reg_r3_384_447_6_8
       (.ADDRA({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRB({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRC({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in_5_sn_1),
        .DIB(pixel_in_6_sn_1),
        .DIC(pixel_in_7_sn_1),
        .DID(1'b0),
        .DOA(line_reg_r3_384_447_6_8_n_0),
        .DOB(line_reg_r3_384_447_6_8_n_1),
        .DOC(line_reg_r3_384_447_6_8_n_2),
        .DOD(NLW_line_reg_r3_384_447_6_8_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_384_447_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M line_reg_r3_384_447_9_11
       (.ADDRA({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRB({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRC({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(1'b0),
        .DIB(1'b0),
        .DIC(pixel_in_8_sn_1),
        .DID(1'b0),
        .DOA(line_reg_r3_384_447_9_11_n_0),
        .DOB(line_reg_r3_384_447_9_11_n_1),
        .DOC(line_reg_r3_384_447_9_11_n_2),
        .DOD(NLW_line_reg_r3_384_447_9_11_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_384_447_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r3_448_511_0_2
       (.ADDRA({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRB({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRC({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in_0_sn_1),
        .DIB(pixel_in_1_sn_1),
        .DIC(pixel_in_2_sn_1),
        .DID(1'b0),
        .DOA(line_reg_r3_448_511_0_2_n_0),
        .DOB(line_reg_r3_448_511_0_2_n_1),
        .DOC(line_reg_r3_448_511_0_2_n_2),
        .DOD(NLW_line_reg_r3_448_511_0_2_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_448_511_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M line_reg_r3_448_511_12_14
       (.ADDRA({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRB({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRC({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in_9_sn_1),
        .DIB(pixel_in_10_sn_1),
        .DIC(pixel_in_11_sn_1),
        .DID(1'b0),
        .DOA(line_reg_r3_448_511_12_14_n_0),
        .DOB(line_reg_r3_448_511_12_14_n_1),
        .DOC(line_reg_r3_448_511_12_14_n_2),
        .DOD(NLW_line_reg_r3_448_511_12_14_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_448_511_0_2_i_1__2_n_0));
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1D line_reg_r3_448_511_15_15
       (.A0(\wrPntr_reg_n_0_[0] ),
        .A1(\wrPntr_reg_n_0_[1] ),
        .A2(\wrPntr_reg_n_0_[2] ),
        .A3(\wrPntr_reg_n_0_[3] ),
        .A4(\wrPntr_reg_n_0_[4] ),
        .A5(\wrPntr_reg_n_0_[5] ),
        .D(1'b0),
        .DPO(line_reg_r3_448_511_15_15_n_0),
        .DPRA0(\rdPntr_reg[0]_rep_n_0 ),
        .DPRA1(p_2_in[1]),
        .DPRA2(p_2_in[2]),
        .DPRA3(p_2_in[3]),
        .DPRA4(p_2_in[4]),
        .DPRA5(p_2_in[5]),
        .SPO(NLW_line_reg_r3_448_511_15_15_SPO_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_448_511_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r3_448_511_3_5
       (.ADDRA({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRB({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRC({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in_3_sn_1),
        .DIB(1'b0),
        .DIC(pixel_in_4_sn_1),
        .DID(1'b0),
        .DOA(line_reg_r3_448_511_3_5_n_0),
        .DOB(line_reg_r3_448_511_3_5_n_1),
        .DOC(line_reg_r3_448_511_3_5_n_2),
        .DOD(NLW_line_reg_r3_448_511_3_5_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_448_511_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M line_reg_r3_448_511_6_8
       (.ADDRA({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRB({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRC({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in_5_sn_1),
        .DIB(pixel_in_6_sn_1),
        .DIC(pixel_in_7_sn_1),
        .DID(1'b0),
        .DOA(line_reg_r3_448_511_6_8_n_0),
        .DOB(line_reg_r3_448_511_6_8_n_1),
        .DOC(line_reg_r3_448_511_6_8_n_2),
        .DOD(NLW_line_reg_r3_448_511_6_8_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_448_511_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M line_reg_r3_448_511_9_11
       (.ADDRA({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRB({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRC({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(1'b0),
        .DIB(1'b0),
        .DIC(pixel_in_8_sn_1),
        .DID(1'b0),
        .DOA(line_reg_r3_448_511_9_11_n_0),
        .DOB(line_reg_r3_448_511_9_11_n_1),
        .DOC(line_reg_r3_448_511_9_11_n_2),
        .DOD(NLW_line_reg_r3_448_511_9_11_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_448_511_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r3_512_575_0_2
       (.ADDRA({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRB({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRC({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in_0_sn_1),
        .DIB(pixel_in_1_sn_1),
        .DIC(pixel_in_2_sn_1),
        .DID(1'b0),
        .DOA(line_reg_r3_512_575_0_2_n_0),
        .DOB(line_reg_r3_512_575_0_2_n_1),
        .DOC(line_reg_r3_512_575_0_2_n_2),
        .DOD(NLW_line_reg_r3_512_575_0_2_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_512_575_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M line_reg_r3_512_575_12_14
       (.ADDRA({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRB({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRC({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in_9_sn_1),
        .DIB(pixel_in_10_sn_1),
        .DIC(pixel_in_11_sn_1),
        .DID(1'b0),
        .DOA(line_reg_r3_512_575_12_14_n_0),
        .DOB(line_reg_r3_512_575_12_14_n_1),
        .DOC(line_reg_r3_512_575_12_14_n_2),
        .DOD(NLW_line_reg_r3_512_575_12_14_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_512_575_0_2_i_1__2_n_0));
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1D line_reg_r3_512_575_15_15
       (.A0(\wrPntr_reg_n_0_[0] ),
        .A1(\wrPntr_reg_n_0_[1] ),
        .A2(\wrPntr_reg_n_0_[2] ),
        .A3(\wrPntr_reg_n_0_[3] ),
        .A4(\wrPntr_reg_n_0_[4] ),
        .A5(\wrPntr_reg_n_0_[5] ),
        .D(1'b0),
        .DPO(line_reg_r3_512_575_15_15_n_0),
        .DPRA0(\rdPntr_reg[0]_rep_n_0 ),
        .DPRA1(p_2_in[1]),
        .DPRA2(p_2_in[2]),
        .DPRA3(p_2_in[3]),
        .DPRA4(p_2_in[4]),
        .DPRA5(p_2_in[5]),
        .SPO(NLW_line_reg_r3_512_575_15_15_SPO_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_512_575_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r3_512_575_3_5
       (.ADDRA({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRB({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRC({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in_3_sn_1),
        .DIB(1'b0),
        .DIC(pixel_in_4_sn_1),
        .DID(1'b0),
        .DOA(line_reg_r3_512_575_3_5_n_0),
        .DOB(line_reg_r3_512_575_3_5_n_1),
        .DOC(line_reg_r3_512_575_3_5_n_2),
        .DOD(NLW_line_reg_r3_512_575_3_5_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_512_575_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M line_reg_r3_512_575_6_8
       (.ADDRA({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRB({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRC({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in_5_sn_1),
        .DIB(pixel_in_6_sn_1),
        .DIC(pixel_in_7_sn_1),
        .DID(1'b0),
        .DOA(line_reg_r3_512_575_6_8_n_0),
        .DOB(line_reg_r3_512_575_6_8_n_1),
        .DOC(line_reg_r3_512_575_6_8_n_2),
        .DOD(NLW_line_reg_r3_512_575_6_8_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_512_575_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M line_reg_r3_512_575_9_11
       (.ADDRA({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRB({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRC({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(1'b0),
        .DIB(1'b0),
        .DIC(pixel_in_8_sn_1),
        .DID(1'b0),
        .DOA(line_reg_r3_512_575_9_11_n_0),
        .DOB(line_reg_r3_512_575_9_11_n_1),
        .DOC(line_reg_r3_512_575_9_11_n_2),
        .DOD(NLW_line_reg_r3_512_575_9_11_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_512_575_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r3_576_639_0_2
       (.ADDRA({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRB({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRC({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in_0_sn_1),
        .DIB(pixel_in_1_sn_1),
        .DIC(pixel_in_2_sn_1),
        .DID(1'b0),
        .DOA(line_reg_r3_576_639_0_2_n_0),
        .DOB(line_reg_r3_576_639_0_2_n_1),
        .DOC(line_reg_r3_576_639_0_2_n_2),
        .DOD(NLW_line_reg_r3_576_639_0_2_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_576_639_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M line_reg_r3_576_639_12_14
       (.ADDRA({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRB({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRC({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in_9_sn_1),
        .DIB(pixel_in_10_sn_1),
        .DIC(pixel_in_11_sn_1),
        .DID(1'b0),
        .DOA(line_reg_r3_576_639_12_14_n_0),
        .DOB(line_reg_r3_576_639_12_14_n_1),
        .DOC(line_reg_r3_576_639_12_14_n_2),
        .DOD(NLW_line_reg_r3_576_639_12_14_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_576_639_0_2_i_1__2_n_0));
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1D line_reg_r3_576_639_15_15
       (.A0(\wrPntr_reg_n_0_[0] ),
        .A1(\wrPntr_reg_n_0_[1] ),
        .A2(\wrPntr_reg_n_0_[2] ),
        .A3(\wrPntr_reg_n_0_[3] ),
        .A4(\wrPntr_reg_n_0_[4] ),
        .A5(\wrPntr_reg_n_0_[5] ),
        .D(1'b0),
        .DPO(line_reg_r3_576_639_15_15_n_0),
        .DPRA0(\rdPntr_reg[0]_rep_n_0 ),
        .DPRA1(p_2_in[1]),
        .DPRA2(p_2_in[2]),
        .DPRA3(p_2_in[3]),
        .DPRA4(p_2_in[4]),
        .DPRA5(p_2_in[5]),
        .SPO(NLW_line_reg_r3_576_639_15_15_SPO_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_576_639_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r3_576_639_3_5
       (.ADDRA({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRB({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRC({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in_3_sn_1),
        .DIB(1'b0),
        .DIC(pixel_in_4_sn_1),
        .DID(1'b0),
        .DOA(line_reg_r3_576_639_3_5_n_0),
        .DOB(line_reg_r3_576_639_3_5_n_1),
        .DOC(line_reg_r3_576_639_3_5_n_2),
        .DOD(NLW_line_reg_r3_576_639_3_5_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_576_639_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M line_reg_r3_576_639_6_8
       (.ADDRA({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRB({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRC({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in_5_sn_1),
        .DIB(pixel_in_6_sn_1),
        .DIC(pixel_in_7_sn_1),
        .DID(1'b0),
        .DOA(line_reg_r3_576_639_6_8_n_0),
        .DOB(line_reg_r3_576_639_6_8_n_1),
        .DOC(line_reg_r3_576_639_6_8_n_2),
        .DOD(NLW_line_reg_r3_576_639_6_8_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_576_639_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M line_reg_r3_576_639_9_11
       (.ADDRA({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRB({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRC({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(1'b0),
        .DIB(1'b0),
        .DIC(pixel_in_8_sn_1),
        .DID(1'b0),
        .DOA(line_reg_r3_576_639_9_11_n_0),
        .DOB(line_reg_r3_576_639_9_11_n_1),
        .DOC(line_reg_r3_576_639_9_11_n_2),
        .DOD(NLW_line_reg_r3_576_639_9_11_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_576_639_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r3_64_127_0_2
       (.ADDRA({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRB({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRC({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in_0_sn_1),
        .DIB(pixel_in_1_sn_1),
        .DIC(pixel_in_2_sn_1),
        .DID(1'b0),
        .DOA(line_reg_r3_64_127_0_2_n_0),
        .DOB(line_reg_r3_64_127_0_2_n_1),
        .DOC(line_reg_r3_64_127_0_2_n_2),
        .DOD(NLW_line_reg_r3_64_127_0_2_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_64_127_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M line_reg_r3_64_127_12_14
       (.ADDRA({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRB({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRC({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in_9_sn_1),
        .DIB(pixel_in_10_sn_1),
        .DIC(pixel_in_11_sn_1),
        .DID(1'b0),
        .DOA(line_reg_r3_64_127_12_14_n_0),
        .DOB(line_reg_r3_64_127_12_14_n_1),
        .DOC(line_reg_r3_64_127_12_14_n_2),
        .DOD(NLW_line_reg_r3_64_127_12_14_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_64_127_0_2_i_1__2_n_0));
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1D line_reg_r3_64_127_15_15
       (.A0(\wrPntr_reg_n_0_[0] ),
        .A1(\wrPntr_reg_n_0_[1] ),
        .A2(\wrPntr_reg_n_0_[2] ),
        .A3(\wrPntr_reg_n_0_[3] ),
        .A4(\wrPntr_reg_n_0_[4] ),
        .A5(\wrPntr_reg_n_0_[5] ),
        .D(1'b0),
        .DPO(line_reg_r3_64_127_15_15_n_0),
        .DPRA0(\rdPntr_reg[0]_rep_n_0 ),
        .DPRA1(p_2_in[1]),
        .DPRA2(p_2_in[2]),
        .DPRA3(p_2_in[3]),
        .DPRA4(p_2_in[4]),
        .DPRA5(p_2_in[5]),
        .SPO(NLW_line_reg_r3_64_127_15_15_SPO_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_64_127_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r3_64_127_3_5
       (.ADDRA({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRB({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRC({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in_3_sn_1),
        .DIB(1'b0),
        .DIC(pixel_in_4_sn_1),
        .DID(1'b0),
        .DOA(line_reg_r3_64_127_3_5_n_0),
        .DOB(line_reg_r3_64_127_3_5_n_1),
        .DOC(line_reg_r3_64_127_3_5_n_2),
        .DOD(NLW_line_reg_r3_64_127_3_5_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_64_127_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M line_reg_r3_64_127_6_8
       (.ADDRA({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRB({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRC({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in_5_sn_1),
        .DIB(pixel_in_6_sn_1),
        .DIC(pixel_in_7_sn_1),
        .DID(1'b0),
        .DOA(line_reg_r3_64_127_6_8_n_0),
        .DOB(line_reg_r3_64_127_6_8_n_1),
        .DOC(line_reg_r3_64_127_6_8_n_2),
        .DOD(NLW_line_reg_r3_64_127_6_8_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_64_127_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M line_reg_r3_64_127_9_11
       (.ADDRA({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRB({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRC({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(1'b0),
        .DIB(1'b0),
        .DIC(pixel_in_8_sn_1),
        .DID(1'b0),
        .DOA(line_reg_r3_64_127_9_11_n_0),
        .DOB(line_reg_r3_64_127_9_11_n_1),
        .DOC(line_reg_r3_64_127_9_11_n_2),
        .DOD(NLW_line_reg_r3_64_127_9_11_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_64_127_0_2_i_1__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult1_reg[0][8]_i_102 
       (.I0(line_reg_r3_448_511_12_14_n_1),
        .I1(p_2_in[6]),
        .I2(line_reg_r3_384_447_12_14_n_1),
        .O(\mult1_reg[0][8]_i_102_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult1_reg[0][8]_i_103 
       (.I0(line_reg_r3_320_383_12_14_n_1),
        .I1(p_2_in[6]),
        .I2(line_reg_r3_256_319_12_14_n_1),
        .O(\mult1_reg[0][8]_i_103_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult1_reg[0][8]_i_104 
       (.I0(line_reg_r3_192_255_12_14_n_1),
        .I1(p_2_in[6]),
        .I2(line_reg_r3_128_191_12_14_n_1),
        .O(\mult1_reg[0][8]_i_104_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult1_reg[0][8]_i_105 
       (.I0(line_reg_r3_64_127_12_14_n_1),
        .I1(p_2_in[6]),
        .I2(line_reg_r3_0_63_12_14_n_1),
        .O(\mult1_reg[0][8]_i_105_n_0 ));
  MUXF7 \mult1_reg[0][8]_i_11 
       (.I0(\mult1_reg[0][8]_i_36_n_0 ),
        .I1(\mult1_reg[0][8]_i_37_n_0 ),
        .O(\rdPntr_reg[8]_14 ),
        .S(p_2_in[9]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult1_reg[0][8]_i_118 
       (.I0(line_reg_r3_448_511_12_14_n_0),
        .I1(p_2_in[6]),
        .I2(line_reg_r3_384_447_12_14_n_0),
        .O(\mult1_reg[0][8]_i_118_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult1_reg[0][8]_i_119 
       (.I0(line_reg_r3_320_383_12_14_n_0),
        .I1(p_2_in[6]),
        .I2(line_reg_r3_256_319_12_14_n_0),
        .O(\mult1_reg[0][8]_i_119_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult1_reg[0][8]_i_120 
       (.I0(line_reg_r3_192_255_12_14_n_0),
        .I1(p_2_in[6]),
        .I2(line_reg_r3_128_191_12_14_n_0),
        .O(\mult1_reg[0][8]_i_120_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult1_reg[0][8]_i_121 
       (.I0(line_reg_r3_64_127_12_14_n_0),
        .I1(p_2_in[6]),
        .I2(line_reg_r3_0_63_12_14_n_0),
        .O(\mult1_reg[0][8]_i_121_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult1_reg[0][8]_i_134 
       (.I0(line_reg_r3_448_511_9_11_n_2),
        .I1(p_2_in[6]),
        .I2(line_reg_r3_384_447_9_11_n_2),
        .O(\mult1_reg[0][8]_i_134_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult1_reg[0][8]_i_135 
       (.I0(line_reg_r3_320_383_9_11_n_2),
        .I1(p_2_in[6]),
        .I2(line_reg_r3_256_319_9_11_n_2),
        .O(\mult1_reg[0][8]_i_135_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult1_reg[0][8]_i_136 
       (.I0(line_reg_r3_192_255_9_11_n_2),
        .I1(p_2_in[6]),
        .I2(line_reg_r3_128_191_9_11_n_2),
        .O(\mult1_reg[0][8]_i_136_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult1_reg[0][8]_i_137 
       (.I0(line_reg_r3_64_127_9_11_n_2),
        .I1(p_2_in[6]),
        .I2(line_reg_r3_0_63_9_11_n_2),
        .O(\mult1_reg[0][8]_i_137_n_0 ));
  MUXF7 \mult1_reg[0][8]_i_15 
       (.I0(\mult1_reg[0][8]_i_44_n_0 ),
        .I1(\mult1_reg[0][8]_i_45_n_0 ),
        .O(\rdPntr_reg[8]_13 ),
        .S(p_2_in[9]));
  MUXF7 \mult1_reg[0][8]_i_19 
       (.I0(\mult1_reg[0][8]_i_52_n_0 ),
        .I1(\mult1_reg[0][8]_i_53_n_0 ),
        .O(\rdPntr_reg[8]_12 ),
        .S(p_2_in[9]));
  MUXF7 \mult1_reg[0][8]_i_23 
       (.I0(\mult1_reg[0][8]_i_60_n_0 ),
        .I1(\mult1_reg[0][8]_i_61_n_0 ),
        .O(\rdPntr_reg[8]_11 ),
        .S(p_2_in[9]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult1_reg[0][8]_i_28 
       (.I0(\mult1_reg[0][8]_i_70_n_0 ),
        .I1(\mult1_reg[0][8]_i_71_n_0 ),
        .I2(p_2_in[8]),
        .I3(\mult1_reg[0][8]_i_72_n_0 ),
        .I4(p_2_in[7]),
        .I5(\mult1_reg[0][8]_i_73_n_0 ),
        .O(\mult1_reg[0][8]_i_28_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult1_reg[0][8]_i_29 
       (.I0(p_2_in[7]),
        .I1(line_reg_r3_576_639_15_15_n_0),
        .I2(p_2_in[6]),
        .I3(line_reg_r3_512_575_15_15_n_0),
        .I4(p_2_in[8]),
        .O(\mult1_reg[0][8]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult1_reg[0][8]_i_36 
       (.I0(\mult1_reg[0][8]_i_86_n_0 ),
        .I1(\mult1_reg[0][8]_i_87_n_0 ),
        .I2(p_2_in[8]),
        .I3(\mult1_reg[0][8]_i_88_n_0 ),
        .I4(p_2_in[7]),
        .I5(\mult1_reg[0][8]_i_89_n_0 ),
        .O(\mult1_reg[0][8]_i_36_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult1_reg[0][8]_i_37 
       (.I0(p_2_in[7]),
        .I1(line_reg_r3_576_639_12_14_n_2),
        .I2(p_2_in[6]),
        .I3(line_reg_r3_512_575_12_14_n_2),
        .I4(p_2_in[8]),
        .O(\mult1_reg[0][8]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult1_reg[0][8]_i_44 
       (.I0(\mult1_reg[0][8]_i_102_n_0 ),
        .I1(\mult1_reg[0][8]_i_103_n_0 ),
        .I2(p_2_in[8]),
        .I3(\mult1_reg[0][8]_i_104_n_0 ),
        .I4(p_2_in[7]),
        .I5(\mult1_reg[0][8]_i_105_n_0 ),
        .O(\mult1_reg[0][8]_i_44_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult1_reg[0][8]_i_45 
       (.I0(p_2_in[7]),
        .I1(line_reg_r3_576_639_12_14_n_1),
        .I2(p_2_in[6]),
        .I3(line_reg_r3_512_575_12_14_n_1),
        .I4(p_2_in[8]),
        .O(\mult1_reg[0][8]_i_45_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult1_reg[0][8]_i_52 
       (.I0(\mult1_reg[0][8]_i_118_n_0 ),
        .I1(\mult1_reg[0][8]_i_119_n_0 ),
        .I2(p_2_in[8]),
        .I3(\mult1_reg[0][8]_i_120_n_0 ),
        .I4(p_2_in[7]),
        .I5(\mult1_reg[0][8]_i_121_n_0 ),
        .O(\mult1_reg[0][8]_i_52_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult1_reg[0][8]_i_53 
       (.I0(p_2_in[7]),
        .I1(line_reg_r3_576_639_12_14_n_0),
        .I2(p_2_in[6]),
        .I3(line_reg_r3_512_575_12_14_n_0),
        .I4(p_2_in[8]),
        .O(\mult1_reg[0][8]_i_53_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult1_reg[0][8]_i_60 
       (.I0(\mult1_reg[0][8]_i_134_n_0 ),
        .I1(\mult1_reg[0][8]_i_135_n_0 ),
        .I2(p_2_in[8]),
        .I3(\mult1_reg[0][8]_i_136_n_0 ),
        .I4(p_2_in[7]),
        .I5(\mult1_reg[0][8]_i_137_n_0 ),
        .O(\mult1_reg[0][8]_i_60_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult1_reg[0][8]_i_61 
       (.I0(p_2_in[7]),
        .I1(line_reg_r3_576_639_9_11_n_2),
        .I2(p_2_in[6]),
        .I3(line_reg_r3_512_575_9_11_n_2),
        .I4(p_2_in[8]),
        .O(\mult1_reg[0][8]_i_61_n_0 ));
  MUXF7 \mult1_reg[0][8]_i_7 
       (.I0(\mult1_reg[0][8]_i_28_n_0 ),
        .I1(\mult1_reg[0][8]_i_29_n_0 ),
        .O(\rdPntr_reg[8]_15 ),
        .S(p_2_in[9]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult1_reg[0][8]_i_70 
       (.I0(line_reg_r3_448_511_15_15_n_0),
        .I1(p_2_in[6]),
        .I2(line_reg_r3_384_447_15_15_n_0),
        .O(\mult1_reg[0][8]_i_70_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult1_reg[0][8]_i_71 
       (.I0(line_reg_r3_320_383_15_15_n_0),
        .I1(p_2_in[6]),
        .I2(line_reg_r3_256_319_15_15_n_0),
        .O(\mult1_reg[0][8]_i_71_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult1_reg[0][8]_i_72 
       (.I0(line_reg_r3_192_255_15_15_n_0),
        .I1(p_2_in[6]),
        .I2(line_reg_r3_128_191_15_15_n_0),
        .O(\mult1_reg[0][8]_i_72_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult1_reg[0][8]_i_73 
       (.I0(line_reg_r3_64_127_15_15_n_0),
        .I1(p_2_in[6]),
        .I2(line_reg_r3_0_63_15_15_n_0),
        .O(\mult1_reg[0][8]_i_73_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult1_reg[0][8]_i_86 
       (.I0(line_reg_r3_448_511_12_14_n_2),
        .I1(p_2_in[6]),
        .I2(line_reg_r3_384_447_12_14_n_2),
        .O(\mult1_reg[0][8]_i_86_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult1_reg[0][8]_i_87 
       (.I0(line_reg_r3_320_383_12_14_n_2),
        .I1(p_2_in[6]),
        .I2(line_reg_r3_256_319_12_14_n_2),
        .O(\mult1_reg[0][8]_i_87_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult1_reg[0][8]_i_88 
       (.I0(line_reg_r3_192_255_12_14_n_2),
        .I1(p_2_in[6]),
        .I2(line_reg_r3_128_191_12_14_n_2),
        .O(\mult1_reg[0][8]_i_88_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult1_reg[0][8]_i_89 
       (.I0(line_reg_r3_64_127_12_14_n_2),
        .I1(p_2_in[6]),
        .I2(line_reg_r3_0_63_12_14_n_2),
        .O(\mult1_reg[0][8]_i_89_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult1_reg[1][8]_i_100 
       (.I0(line_reg_r3_320_383_9_11_n_0),
        .I1(p_2_in[6]),
        .I2(line_reg_r3_256_319_9_11_n_0),
        .O(\mult1_reg[1][8]_i_100_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult1_reg[1][8]_i_101 
       (.I0(line_reg_r3_192_255_9_11_n_0),
        .I1(p_2_in[6]),
        .I2(line_reg_r3_128_191_9_11_n_0),
        .O(\mult1_reg[1][8]_i_101_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult1_reg[1][8]_i_102 
       (.I0(line_reg_r3_64_127_9_11_n_0),
        .I1(p_2_in[6]),
        .I2(line_reg_r3_0_63_9_11_n_0),
        .O(\mult1_reg[1][8]_i_102_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult1_reg[1][8]_i_115 
       (.I0(line_reg_r3_448_511_6_8_n_2),
        .I1(p_2_in[6]),
        .I2(line_reg_r3_384_447_6_8_n_2),
        .O(\mult1_reg[1][8]_i_115_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult1_reg[1][8]_i_116 
       (.I0(line_reg_r3_320_383_6_8_n_2),
        .I1(p_2_in[6]),
        .I2(line_reg_r3_256_319_6_8_n_2),
        .O(\mult1_reg[1][8]_i_116_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult1_reg[1][8]_i_117 
       (.I0(line_reg_r3_192_255_6_8_n_2),
        .I1(p_2_in[6]),
        .I2(line_reg_r3_128_191_6_8_n_2),
        .O(\mult1_reg[1][8]_i_117_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult1_reg[1][8]_i_118 
       (.I0(line_reg_r3_64_127_6_8_n_2),
        .I1(p_2_in[6]),
        .I2(line_reg_r3_0_63_6_8_n_2),
        .O(\mult1_reg[1][8]_i_118_n_0 ));
  MUXF7 \mult1_reg[1][8]_i_12 
       (.I0(\mult1_reg[1][8]_i_41_n_0 ),
        .I1(\mult1_reg[1][8]_i_42_n_0 ),
        .O(\rdPntr_reg[8]_9 ),
        .S(p_2_in[9]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult1_reg[1][8]_i_131 
       (.I0(line_reg_r3_448_511_6_8_n_1),
        .I1(p_2_in[6]),
        .I2(line_reg_r3_384_447_6_8_n_1),
        .O(\mult1_reg[1][8]_i_131_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult1_reg[1][8]_i_132 
       (.I0(line_reg_r3_320_383_6_8_n_1),
        .I1(p_2_in[6]),
        .I2(line_reg_r3_256_319_6_8_n_1),
        .O(\mult1_reg[1][8]_i_132_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult1_reg[1][8]_i_133 
       (.I0(line_reg_r3_192_255_6_8_n_1),
        .I1(p_2_in[6]),
        .I2(line_reg_r3_128_191_6_8_n_1),
        .O(\mult1_reg[1][8]_i_133_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult1_reg[1][8]_i_134 
       (.I0(line_reg_r3_64_127_6_8_n_1),
        .I1(p_2_in[6]),
        .I2(line_reg_r3_0_63_6_8_n_1),
        .O(\mult1_reg[1][8]_i_134_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult1_reg[1][8]_i_147 
       (.I0(line_reg_r3_448_511_6_8_n_0),
        .I1(p_2_in[6]),
        .I2(line_reg_r3_384_447_6_8_n_0),
        .O(\mult1_reg[1][8]_i_147_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult1_reg[1][8]_i_148 
       (.I0(line_reg_r3_320_383_6_8_n_0),
        .I1(p_2_in[6]),
        .I2(line_reg_r3_256_319_6_8_n_0),
        .O(\mult1_reg[1][8]_i_148_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult1_reg[1][8]_i_149 
       (.I0(line_reg_r3_192_255_6_8_n_0),
        .I1(p_2_in[6]),
        .I2(line_reg_r3_128_191_6_8_n_0),
        .O(\mult1_reg[1][8]_i_149_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult1_reg[1][8]_i_150 
       (.I0(line_reg_r3_64_127_6_8_n_0),
        .I1(p_2_in[6]),
        .I2(line_reg_r3_0_63_6_8_n_0),
        .O(\mult1_reg[1][8]_i_150_n_0 ));
  MUXF7 \mult1_reg[1][8]_i_16 
       (.I0(\mult1_reg[1][8]_i_49_n_0 ),
        .I1(\mult1_reg[1][8]_i_50_n_0 ),
        .O(\rdPntr_reg[8]_8 ),
        .S(p_2_in[9]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult1_reg[1][8]_i_163 
       (.I0(line_reg_r3_448_511_3_5_n_2),
        .I1(p_2_in[6]),
        .I2(line_reg_r3_384_447_3_5_n_2),
        .O(\mult1_reg[1][8]_i_163_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult1_reg[1][8]_i_164 
       (.I0(line_reg_r3_320_383_3_5_n_2),
        .I1(p_2_in[6]),
        .I2(line_reg_r3_256_319_3_5_n_2),
        .O(\mult1_reg[1][8]_i_164_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult1_reg[1][8]_i_165 
       (.I0(line_reg_r3_192_255_3_5_n_2),
        .I1(p_2_in[6]),
        .I2(line_reg_r3_128_191_3_5_n_2),
        .O(\mult1_reg[1][8]_i_165_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult1_reg[1][8]_i_166 
       (.I0(line_reg_r3_64_127_3_5_n_2),
        .I1(p_2_in[6]),
        .I2(line_reg_r3_0_63_3_5_n_2),
        .O(\mult1_reg[1][8]_i_166_n_0 ));
  MUXF7 \mult1_reg[1][8]_i_20 
       (.I0(\mult1_reg[1][8]_i_57_n_0 ),
        .I1(\mult1_reg[1][8]_i_58_n_0 ),
        .O(\rdPntr_reg[8]_7 ),
        .S(p_2_in[9]));
  MUXF7 \mult1_reg[1][8]_i_24 
       (.I0(\mult1_reg[1][8]_i_65_n_0 ),
        .I1(\mult1_reg[1][8]_i_66_n_0 ),
        .O(\rdPntr_reg[8]_6 ),
        .S(p_2_in[9]));
  MUXF7 \mult1_reg[1][8]_i_28 
       (.I0(\mult1_reg[1][8]_i_73_n_0 ),
        .I1(\mult1_reg[1][8]_i_74_n_0 ),
        .O(\rdPntr_reg[8]_5 ),
        .S(p_2_in[9]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult1_reg[1][8]_i_33 
       (.I0(\mult1_reg[1][8]_i_83_n_0 ),
        .I1(\mult1_reg[1][8]_i_84_n_0 ),
        .I2(p_2_in[8]),
        .I3(\mult1_reg[1][8]_i_85_n_0 ),
        .I4(p_2_in[7]),
        .I5(\mult1_reg[1][8]_i_86_n_0 ),
        .O(\mult1_reg[1][8]_i_33_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult1_reg[1][8]_i_34 
       (.I0(p_2_in[7]),
        .I1(line_reg_r3_576_639_9_11_n_1),
        .I2(p_2_in[6]),
        .I3(line_reg_r3_512_575_9_11_n_1),
        .I4(p_2_in[8]),
        .O(\mult1_reg[1][8]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult1_reg[1][8]_i_41 
       (.I0(\mult1_reg[1][8]_i_99_n_0 ),
        .I1(\mult1_reg[1][8]_i_100_n_0 ),
        .I2(p_2_in[8]),
        .I3(\mult1_reg[1][8]_i_101_n_0 ),
        .I4(p_2_in[7]),
        .I5(\mult1_reg[1][8]_i_102_n_0 ),
        .O(\mult1_reg[1][8]_i_41_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult1_reg[1][8]_i_42 
       (.I0(p_2_in[7]),
        .I1(line_reg_r3_576_639_9_11_n_0),
        .I2(p_2_in[6]),
        .I3(line_reg_r3_512_575_9_11_n_0),
        .I4(p_2_in[8]),
        .O(\mult1_reg[1][8]_i_42_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult1_reg[1][8]_i_49 
       (.I0(\mult1_reg[1][8]_i_115_n_0 ),
        .I1(\mult1_reg[1][8]_i_116_n_0 ),
        .I2(p_2_in[8]),
        .I3(\mult1_reg[1][8]_i_117_n_0 ),
        .I4(p_2_in[7]),
        .I5(\mult1_reg[1][8]_i_118_n_0 ),
        .O(\mult1_reg[1][8]_i_49_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult1_reg[1][8]_i_50 
       (.I0(p_2_in[7]),
        .I1(line_reg_r3_576_639_6_8_n_2),
        .I2(p_2_in[6]),
        .I3(line_reg_r3_512_575_6_8_n_2),
        .I4(p_2_in[8]),
        .O(\mult1_reg[1][8]_i_50_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult1_reg[1][8]_i_57 
       (.I0(\mult1_reg[1][8]_i_131_n_0 ),
        .I1(\mult1_reg[1][8]_i_132_n_0 ),
        .I2(p_2_in[8]),
        .I3(\mult1_reg[1][8]_i_133_n_0 ),
        .I4(p_2_in[7]),
        .I5(\mult1_reg[1][8]_i_134_n_0 ),
        .O(\mult1_reg[1][8]_i_57_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult1_reg[1][8]_i_58 
       (.I0(p_2_in[7]),
        .I1(line_reg_r3_576_639_6_8_n_1),
        .I2(p_2_in[6]),
        .I3(line_reg_r3_512_575_6_8_n_1),
        .I4(p_2_in[8]),
        .O(\mult1_reg[1][8]_i_58_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult1_reg[1][8]_i_65 
       (.I0(\mult1_reg[1][8]_i_147_n_0 ),
        .I1(\mult1_reg[1][8]_i_148_n_0 ),
        .I2(p_2_in[8]),
        .I3(\mult1_reg[1][8]_i_149_n_0 ),
        .I4(p_2_in[7]),
        .I5(\mult1_reg[1][8]_i_150_n_0 ),
        .O(\mult1_reg[1][8]_i_65_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult1_reg[1][8]_i_66 
       (.I0(p_2_in[7]),
        .I1(line_reg_r3_576_639_6_8_n_0),
        .I2(p_2_in[6]),
        .I3(line_reg_r3_512_575_6_8_n_0),
        .I4(p_2_in[8]),
        .O(\mult1_reg[1][8]_i_66_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult1_reg[1][8]_i_73 
       (.I0(\mult1_reg[1][8]_i_163_n_0 ),
        .I1(\mult1_reg[1][8]_i_164_n_0 ),
        .I2(p_2_in[8]),
        .I3(\mult1_reg[1][8]_i_165_n_0 ),
        .I4(p_2_in[7]),
        .I5(\mult1_reg[1][8]_i_166_n_0 ),
        .O(\mult1_reg[1][8]_i_73_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult1_reg[1][8]_i_74 
       (.I0(p_2_in[7]),
        .I1(line_reg_r3_576_639_3_5_n_2),
        .I2(p_2_in[6]),
        .I3(line_reg_r3_512_575_3_5_n_2),
        .I4(p_2_in[8]),
        .O(\mult1_reg[1][8]_i_74_n_0 ));
  MUXF7 \mult1_reg[1][8]_i_8 
       (.I0(\mult1_reg[1][8]_i_33_n_0 ),
        .I1(\mult1_reg[1][8]_i_34_n_0 ),
        .O(\rdPntr_reg[8]_10 ),
        .S(p_2_in[9]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult1_reg[1][8]_i_83 
       (.I0(line_reg_r3_448_511_9_11_n_1),
        .I1(p_2_in[6]),
        .I2(line_reg_r3_384_447_9_11_n_1),
        .O(\mult1_reg[1][8]_i_83_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult1_reg[1][8]_i_84 
       (.I0(line_reg_r3_320_383_9_11_n_1),
        .I1(p_2_in[6]),
        .I2(line_reg_r3_256_319_9_11_n_1),
        .O(\mult1_reg[1][8]_i_84_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult1_reg[1][8]_i_85 
       (.I0(line_reg_r3_192_255_9_11_n_1),
        .I1(p_2_in[6]),
        .I2(line_reg_r3_128_191_9_11_n_1),
        .O(\mult1_reg[1][8]_i_85_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult1_reg[1][8]_i_86 
       (.I0(line_reg_r3_64_127_9_11_n_1),
        .I1(p_2_in[6]),
        .I2(line_reg_r3_0_63_9_11_n_1),
        .O(\mult1_reg[1][8]_i_86_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult1_reg[1][8]_i_99 
       (.I0(line_reg_r3_448_511_9_11_n_0),
        .I1(p_2_in[6]),
        .I2(line_reg_r3_384_447_9_11_n_0),
        .O(\mult1_reg[1][8]_i_99_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult1_reg[2][8]_i_102 
       (.I0(line_reg_r3_448_511_3_5_n_0),
        .I1(p_2_in[6]),
        .I2(line_reg_r3_384_447_3_5_n_0),
        .O(\mult1_reg[2][8]_i_102_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult1_reg[2][8]_i_103 
       (.I0(line_reg_r3_320_383_3_5_n_0),
        .I1(p_2_in[6]),
        .I2(line_reg_r3_256_319_3_5_n_0),
        .O(\mult1_reg[2][8]_i_103_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult1_reg[2][8]_i_104 
       (.I0(line_reg_r3_192_255_3_5_n_0),
        .I1(p_2_in[6]),
        .I2(line_reg_r3_128_191_3_5_n_0),
        .O(\mult1_reg[2][8]_i_104_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult1_reg[2][8]_i_105 
       (.I0(line_reg_r3_64_127_3_5_n_0),
        .I1(p_2_in[6]),
        .I2(line_reg_r3_0_63_3_5_n_0),
        .O(\mult1_reg[2][8]_i_105_n_0 ));
  MUXF7 \mult1_reg[2][8]_i_11 
       (.I0(\mult1_reg[2][8]_i_40_n_0 ),
        .I1(\mult1_reg[2][8]_i_41_n_0 ),
        .O(\rdPntr_reg[8]_3 ),
        .S(p_2_in[9]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult1_reg[2][8]_i_118 
       (.I0(line_reg_r3_448_511_0_2_n_2),
        .I1(p_2_in[6]),
        .I2(line_reg_r3_384_447_0_2_n_2),
        .O(\mult1_reg[2][8]_i_118_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult1_reg[2][8]_i_119 
       (.I0(line_reg_r3_320_383_0_2_n_2),
        .I1(p_2_in[6]),
        .I2(line_reg_r3_256_319_0_2_n_2),
        .O(\mult1_reg[2][8]_i_119_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult1_reg[2][8]_i_120 
       (.I0(line_reg_r3_192_255_0_2_n_2),
        .I1(p_2_in[6]),
        .I2(line_reg_r3_128_191_0_2_n_2),
        .O(\mult1_reg[2][8]_i_120_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult1_reg[2][8]_i_121 
       (.I0(line_reg_r3_64_127_0_2_n_2),
        .I1(p_2_in[6]),
        .I2(line_reg_r3_0_63_0_2_n_2),
        .O(\mult1_reg[2][8]_i_121_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult1_reg[2][8]_i_134 
       (.I0(line_reg_r3_448_511_0_2_n_1),
        .I1(p_2_in[6]),
        .I2(line_reg_r3_384_447_0_2_n_1),
        .O(\mult1_reg[2][8]_i_134_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult1_reg[2][8]_i_135 
       (.I0(line_reg_r3_320_383_0_2_n_1),
        .I1(p_2_in[6]),
        .I2(line_reg_r3_256_319_0_2_n_1),
        .O(\mult1_reg[2][8]_i_135_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult1_reg[2][8]_i_136 
       (.I0(line_reg_r3_192_255_0_2_n_1),
        .I1(p_2_in[6]),
        .I2(line_reg_r3_128_191_0_2_n_1),
        .O(\mult1_reg[2][8]_i_136_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult1_reg[2][8]_i_137 
       (.I0(line_reg_r3_64_127_0_2_n_1),
        .I1(p_2_in[6]),
        .I2(line_reg_r3_0_63_0_2_n_1),
        .O(\mult1_reg[2][8]_i_137_n_0 ));
  MUXF7 \mult1_reg[2][8]_i_15 
       (.I0(\mult1_reg[2][8]_i_48_n_0 ),
        .I1(\mult1_reg[2][8]_i_49_n_0 ),
        .O(\rdPntr_reg[8]_2 ),
        .S(p_2_in[9]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult1_reg[2][8]_i_150 
       (.I0(line_reg_r3_448_511_0_2_n_0),
        .I1(p_2_in[6]),
        .I2(line_reg_r3_384_447_0_2_n_0),
        .O(\mult1_reg[2][8]_i_150_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult1_reg[2][8]_i_151 
       (.I0(line_reg_r3_320_383_0_2_n_0),
        .I1(p_2_in[6]),
        .I2(line_reg_r3_256_319_0_2_n_0),
        .O(\mult1_reg[2][8]_i_151_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult1_reg[2][8]_i_152 
       (.I0(line_reg_r3_192_255_0_2_n_0),
        .I1(p_2_in[6]),
        .I2(line_reg_r3_128_191_0_2_n_0),
        .O(\mult1_reg[2][8]_i_152_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult1_reg[2][8]_i_153 
       (.I0(line_reg_r3_64_127_0_2_n_0),
        .I1(p_2_in[6]),
        .I2(line_reg_r3_0_63_0_2_n_0),
        .O(\mult1_reg[2][8]_i_153_n_0 ));
  MUXF7 \mult1_reg[2][8]_i_19 
       (.I0(\mult1_reg[2][8]_i_56_n_0 ),
        .I1(\mult1_reg[2][8]_i_57_n_0 ),
        .O(\rdPntr_reg[8]_1 ),
        .S(p_2_in[9]));
  MUXF7 \mult1_reg[2][8]_i_23 
       (.I0(\mult1_reg[2][8]_i_64_n_0 ),
        .I1(\mult1_reg[2][8]_i_65_n_0 ),
        .O(\rdPntr_reg[8]_0 ),
        .S(p_2_in[9]));
  LUT4 #(
    .INIT(16'hDF20)) 
    \mult1_reg[2][8]_i_29 
       (.I0(rdPntr_reg_rep__0[8]),
        .I1(\rdPntr[10]_i_3__1_n_0 ),
        .I2(rdPntr_reg_rep__0[7]),
        .I3(rdPntr_reg_rep__0[9]),
        .O(p_2_in[9]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult1_reg[2][8]_i_30 
       (.I0(\mult1_reg[2][8]_i_77_n_0 ),
        .I1(\mult1_reg[2][8]_i_78_n_0 ),
        .I2(p_2_in[8]),
        .I3(\mult1_reg[2][8]_i_80_n_0 ),
        .I4(p_2_in[7]),
        .I5(\mult1_reg[2][8]_i_82_n_0 ),
        .O(\mult1_reg[2][8]_i_30_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult1_reg[2][8]_i_31 
       (.I0(p_2_in[7]),
        .I1(line_reg_r3_576_639_3_5_n_1),
        .I2(p_2_in[6]),
        .I3(line_reg_r3_512_575_3_5_n_1),
        .I4(p_2_in[8]),
        .O(\mult1_reg[2][8]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult1_reg[2][8]_i_40 
       (.I0(\mult1_reg[2][8]_i_102_n_0 ),
        .I1(\mult1_reg[2][8]_i_103_n_0 ),
        .I2(p_2_in[8]),
        .I3(\mult1_reg[2][8]_i_104_n_0 ),
        .I4(p_2_in[7]),
        .I5(\mult1_reg[2][8]_i_105_n_0 ),
        .O(\mult1_reg[2][8]_i_40_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult1_reg[2][8]_i_41 
       (.I0(p_2_in[7]),
        .I1(line_reg_r3_576_639_3_5_n_0),
        .I2(p_2_in[6]),
        .I3(line_reg_r3_512_575_3_5_n_0),
        .I4(p_2_in[8]),
        .O(\mult1_reg[2][8]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult1_reg[2][8]_i_48 
       (.I0(\mult1_reg[2][8]_i_118_n_0 ),
        .I1(\mult1_reg[2][8]_i_119_n_0 ),
        .I2(p_2_in[8]),
        .I3(\mult1_reg[2][8]_i_120_n_0 ),
        .I4(p_2_in[7]),
        .I5(\mult1_reg[2][8]_i_121_n_0 ),
        .O(\mult1_reg[2][8]_i_48_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult1_reg[2][8]_i_49 
       (.I0(p_2_in[7]),
        .I1(line_reg_r3_576_639_0_2_n_2),
        .I2(p_2_in[6]),
        .I3(line_reg_r3_512_575_0_2_n_2),
        .I4(p_2_in[8]),
        .O(\mult1_reg[2][8]_i_49_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult1_reg[2][8]_i_56 
       (.I0(\mult1_reg[2][8]_i_134_n_0 ),
        .I1(\mult1_reg[2][8]_i_135_n_0 ),
        .I2(p_2_in[8]),
        .I3(\mult1_reg[2][8]_i_136_n_0 ),
        .I4(p_2_in[7]),
        .I5(\mult1_reg[2][8]_i_137_n_0 ),
        .O(\mult1_reg[2][8]_i_56_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult1_reg[2][8]_i_57 
       (.I0(p_2_in[7]),
        .I1(line_reg_r3_576_639_0_2_n_1),
        .I2(p_2_in[6]),
        .I3(line_reg_r3_512_575_0_2_n_1),
        .I4(p_2_in[8]),
        .O(\mult1_reg[2][8]_i_57_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult1_reg[2][8]_i_64 
       (.I0(\mult1_reg[2][8]_i_150_n_0 ),
        .I1(\mult1_reg[2][8]_i_151_n_0 ),
        .I2(p_2_in[8]),
        .I3(\mult1_reg[2][8]_i_152_n_0 ),
        .I4(p_2_in[7]),
        .I5(\mult1_reg[2][8]_i_153_n_0 ),
        .O(\mult1_reg[2][8]_i_64_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult1_reg[2][8]_i_65 
       (.I0(p_2_in[7]),
        .I1(line_reg_r3_576_639_0_2_n_0),
        .I2(p_2_in[6]),
        .I3(line_reg_r3_512_575_0_2_n_0),
        .I4(p_2_in[8]),
        .O(\mult1_reg[2][8]_i_65_n_0 ));
  MUXF7 \mult1_reg[2][8]_i_7 
       (.I0(\mult1_reg[2][8]_i_30_n_0 ),
        .I1(\mult1_reg[2][8]_i_31_n_0 ),
        .O(\rdPntr_reg[8]_4 ),
        .S(p_2_in[9]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult1_reg[2][8]_i_77 
       (.I0(line_reg_r3_448_511_3_5_n_1),
        .I1(p_2_in[6]),
        .I2(line_reg_r3_384_447_3_5_n_1),
        .O(\mult1_reg[2][8]_i_77_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult1_reg[2][8]_i_78 
       (.I0(line_reg_r3_320_383_3_5_n_1),
        .I1(p_2_in[6]),
        .I2(line_reg_r3_256_319_3_5_n_1),
        .O(\mult1_reg[2][8]_i_78_n_0 ));
  LUT3 #(
    .INIT(8'hD2)) 
    \mult1_reg[2][8]_i_79 
       (.I0(rdPntr_reg_rep__0[7]),
        .I1(\rdPntr[10]_i_3__1_n_0 ),
        .I2(rdPntr_reg_rep__0[8]),
        .O(p_2_in[8]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult1_reg[2][8]_i_80 
       (.I0(line_reg_r3_192_255_3_5_n_1),
        .I1(p_2_in[6]),
        .I2(line_reg_r3_128_191_3_5_n_1),
        .O(\mult1_reg[2][8]_i_80_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \mult1_reg[2][8]_i_81 
       (.I0(\rdPntr[10]_i_3__1_n_0 ),
        .I1(rdPntr_reg_rep__0[7]),
        .O(p_2_in[7]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult1_reg[2][8]_i_82 
       (.I0(line_reg_r3_64_127_3_5_n_1),
        .I1(p_2_in[6]),
        .I2(line_reg_r3_0_63_3_5_n_1),
        .O(\mult1_reg[2][8]_i_82_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \mult1_reg[2][8]_i_83 
       (.I0(\rdPntr_reg_n_0_[5] ),
        .I1(\rdPntr_reg_n_0_[3] ),
        .I2(\rdPntr_reg_n_0_[1] ),
        .I3(\rdPntr_reg_n_0_[2] ),
        .I4(\rdPntr_reg_n_0_[4] ),
        .I5(rdPntr_reg_rep__0[6]),
        .O(p_2_in[6]));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[0][3][1]_i_12 
       (.I0(rdPntr_reg_rep__0[7]),
        .I1(line_reg_r1_576_639_9_11_n_2),
        .I2(rdPntr_reg_rep__0[6]),
        .I3(line_reg_r1_512_575_9_11_n_2),
        .I4(rdPntr_reg_rep__0[8]),
        .O(\mult[0][3][1]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[0][3][1]_i_13 
       (.I0(line_reg_r1_448_511_9_11_n_2),
        .I1(line_reg_r1_384_447_9_11_n_2),
        .I2(rdPntr_reg_rep__0[7]),
        .I3(line_reg_r1_320_383_9_11_n_2),
        .I4(rdPntr_reg_rep__0[6]),
        .I5(line_reg_r1_256_319_9_11_n_2),
        .O(\mult[0][3][1]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[0][3][1]_i_14 
       (.I0(line_reg_r1_192_255_9_11_n_2),
        .I1(line_reg_r1_128_191_9_11_n_2),
        .I2(rdPntr_reg_rep__0[7]),
        .I3(line_reg_r1_64_127_9_11_n_2),
        .I4(rdPntr_reg_rep__0[6]),
        .I5(line_reg_r1_0_63_9_11_n_2),
        .O(\mult[0][3][1]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mult[0][3][1]_i_4 
       (.I0(\mult[0][3][1]_i_12_n_0 ),
        .I1(rdPntr_reg_rep__0[9]),
        .I2(\mult[0][3][1]_i_13_n_0 ),
        .I3(rdPntr_reg_rep__0[8]),
        .I4(\mult[0][3][1]_i_14_n_0 ),
        .O(\rdPntr_reg[9]_11 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[0][3][2]_i_12 
       (.I0(rdPntr_reg_rep__0[7]),
        .I1(line_reg_r1_576_639_12_14_n_0),
        .I2(rdPntr_reg_rep__0[6]),
        .I3(line_reg_r1_512_575_12_14_n_0),
        .I4(rdPntr_reg_rep__0[8]),
        .O(\mult[0][3][2]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[0][3][2]_i_13 
       (.I0(line_reg_r1_448_511_12_14_n_0),
        .I1(line_reg_r1_384_447_12_14_n_0),
        .I2(rdPntr_reg_rep__0[7]),
        .I3(line_reg_r1_320_383_12_14_n_0),
        .I4(rdPntr_reg_rep__0[6]),
        .I5(line_reg_r1_256_319_12_14_n_0),
        .O(\mult[0][3][2]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[0][3][2]_i_14 
       (.I0(line_reg_r1_192_255_12_14_n_0),
        .I1(line_reg_r1_128_191_12_14_n_0),
        .I2(rdPntr_reg_rep__0[7]),
        .I3(line_reg_r1_64_127_12_14_n_0),
        .I4(rdPntr_reg_rep__0[6]),
        .I5(line_reg_r1_0_63_12_14_n_0),
        .O(\mult[0][3][2]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mult[0][3][2]_i_4 
       (.I0(\mult[0][3][2]_i_12_n_0 ),
        .I1(rdPntr_reg_rep__0[9]),
        .I2(\mult[0][3][2]_i_13_n_0 ),
        .I3(rdPntr_reg_rep__0[8]),
        .I4(\mult[0][3][2]_i_14_n_0 ),
        .O(\rdPntr_reg[9]_12 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[0][3][3]_i_12 
       (.I0(rdPntr_reg_rep__0[7]),
        .I1(line_reg_r1_576_639_12_14_n_1),
        .I2(rdPntr_reg_rep__0[6]),
        .I3(line_reg_r1_512_575_12_14_n_1),
        .I4(rdPntr_reg_rep__0[8]),
        .O(\mult[0][3][3]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[0][3][3]_i_13 
       (.I0(line_reg_r1_448_511_12_14_n_1),
        .I1(line_reg_r1_384_447_12_14_n_1),
        .I2(rdPntr_reg_rep__0[7]),
        .I3(line_reg_r1_320_383_12_14_n_1),
        .I4(rdPntr_reg_rep__0[6]),
        .I5(line_reg_r1_256_319_12_14_n_1),
        .O(\mult[0][3][3]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[0][3][3]_i_14 
       (.I0(line_reg_r1_192_255_12_14_n_1),
        .I1(line_reg_r1_128_191_12_14_n_1),
        .I2(rdPntr_reg_rep__0[7]),
        .I3(line_reg_r1_64_127_12_14_n_1),
        .I4(rdPntr_reg_rep__0[6]),
        .I5(line_reg_r1_0_63_12_14_n_1),
        .O(\mult[0][3][3]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mult[0][3][3]_i_4 
       (.I0(\mult[0][3][3]_i_12_n_0 ),
        .I1(rdPntr_reg_rep__0[9]),
        .I2(\mult[0][3][3]_i_13_n_0 ),
        .I3(rdPntr_reg_rep__0[8]),
        .I4(\mult[0][3][3]_i_14_n_0 ),
        .O(\rdPntr_reg[9]_13 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[0][3][4]_i_12 
       (.I0(rdPntr_reg_rep__0[7]),
        .I1(line_reg_r1_576_639_12_14_n_2),
        .I2(rdPntr_reg_rep__0[6]),
        .I3(line_reg_r1_512_575_12_14_n_2),
        .I4(rdPntr_reg_rep__0[8]),
        .O(\mult[0][3][4]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[0][3][4]_i_13 
       (.I0(line_reg_r1_448_511_12_14_n_2),
        .I1(line_reg_r1_384_447_12_14_n_2),
        .I2(rdPntr_reg_rep__0[7]),
        .I3(line_reg_r1_320_383_12_14_n_2),
        .I4(rdPntr_reg_rep__0[6]),
        .I5(line_reg_r1_256_319_12_14_n_2),
        .O(\mult[0][3][4]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[0][3][4]_i_14 
       (.I0(line_reg_r1_192_255_12_14_n_2),
        .I1(line_reg_r1_128_191_12_14_n_2),
        .I2(rdPntr_reg_rep__0[7]),
        .I3(line_reg_r1_64_127_12_14_n_2),
        .I4(rdPntr_reg_rep__0[6]),
        .I5(line_reg_r1_0_63_12_14_n_2),
        .O(\mult[0][3][4]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mult[0][3][4]_i_4 
       (.I0(\mult[0][3][4]_i_12_n_0 ),
        .I1(rdPntr_reg_rep__0[9]),
        .I2(\mult[0][3][4]_i_13_n_0 ),
        .I3(rdPntr_reg_rep__0[8]),
        .I4(\mult[0][3][4]_i_14_n_0 ),
        .O(\rdPntr_reg[9]_14 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[0][3][5]_i_12 
       (.I0(rdPntr_reg_rep__0[7]),
        .I1(line_reg_r1_576_639_15_15_n_0),
        .I2(rdPntr_reg_rep__0[6]),
        .I3(line_reg_r1_512_575_15_15_n_0),
        .I4(rdPntr_reg_rep__0[8]),
        .O(\mult[0][3][5]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[0][3][5]_i_13 
       (.I0(line_reg_r1_448_511_15_15_n_0),
        .I1(line_reg_r1_384_447_15_15_n_0),
        .I2(rdPntr_reg_rep__0[7]),
        .I3(line_reg_r1_320_383_15_15_n_0),
        .I4(rdPntr_reg_rep__0[6]),
        .I5(line_reg_r1_256_319_15_15_n_0),
        .O(\mult[0][3][5]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[0][3][5]_i_14 
       (.I0(line_reg_r1_192_255_15_15_n_0),
        .I1(line_reg_r1_128_191_15_15_n_0),
        .I2(rdPntr_reg_rep__0[7]),
        .I3(line_reg_r1_64_127_15_15_n_0),
        .I4(rdPntr_reg_rep__0[6]),
        .I5(line_reg_r1_0_63_15_15_n_0),
        .O(\mult[0][3][5]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mult[0][3][5]_i_4 
       (.I0(\mult[0][3][5]_i_12_n_0 ),
        .I1(rdPntr_reg_rep__0[9]),
        .I2(\mult[0][3][5]_i_13_n_0 ),
        .I3(rdPntr_reg_rep__0[8]),
        .I4(\mult[0][3][5]_i_14_n_0 ),
        .O(\rdPntr_reg[9]_15 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[0][4][2]_i_10 
       (.I0(\mult[0][4][2]_i_22_n_0 ),
        .I1(\mult[0][4][2]_i_23_n_0 ),
        .I2(p_0_in[8]),
        .I3(\mult[0][4][2]_i_24_n_0 ),
        .I4(p_0_in[7]),
        .I5(\mult[0][4][2]_i_25_n_0 ),
        .O(\mult[0][4][2]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[0][4][2]_i_11 
       (.I0(p_0_in[7]),
        .I1(line_reg_r2_576_639_9_11_n_2),
        .I2(p_0_in[6]),
        .I3(line_reg_r2_512_575_9_11_n_2),
        .I4(p_0_in[8]),
        .O(\mult[0][4][2]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[0][4][2]_i_22 
       (.I0(line_reg_r2_448_511_9_11_n_2),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__1_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_384_447_9_11_n_2),
        .O(\mult[0][4][2]_i_22_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[0][4][2]_i_23 
       (.I0(line_reg_r2_320_383_9_11_n_2),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__1_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_256_319_9_11_n_2),
        .O(\mult[0][4][2]_i_23_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[0][4][2]_i_24 
       (.I0(line_reg_r2_192_255_9_11_n_2),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__1_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_128_191_9_11_n_2),
        .O(\mult[0][4][2]_i_24_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[0][4][2]_i_25 
       (.I0(line_reg_r2_64_127_9_11_n_2),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__1_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_0_63_9_11_n_2),
        .O(\mult[0][4][2]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[0][4][3]_i_10 
       (.I0(\mult[0][4][3]_i_22_n_0 ),
        .I1(\mult[0][4][3]_i_23_n_0 ),
        .I2(p_0_in[8]),
        .I3(\mult[0][4][3]_i_24_n_0 ),
        .I4(p_0_in[7]),
        .I5(\mult[0][4][3]_i_25_n_0 ),
        .O(\mult[0][4][3]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[0][4][3]_i_11 
       (.I0(p_0_in[7]),
        .I1(line_reg_r2_576_639_12_14_n_0),
        .I2(p_0_in[6]),
        .I3(line_reg_r2_512_575_12_14_n_0),
        .I4(p_0_in[8]),
        .O(\mult[0][4][3]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[0][4][3]_i_22 
       (.I0(line_reg_r2_448_511_12_14_n_0),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__1_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_384_447_12_14_n_0),
        .O(\mult[0][4][3]_i_22_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[0][4][3]_i_23 
       (.I0(line_reg_r2_320_383_12_14_n_0),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__1_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_256_319_12_14_n_0),
        .O(\mult[0][4][3]_i_23_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[0][4][3]_i_24 
       (.I0(line_reg_r2_192_255_12_14_n_0),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__1_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_128_191_12_14_n_0),
        .O(\mult[0][4][3]_i_24_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[0][4][3]_i_25 
       (.I0(line_reg_r2_64_127_12_14_n_0),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__1_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_0_63_12_14_n_0),
        .O(\mult[0][4][3]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[0][4][4]_i_10 
       (.I0(\mult[0][4][4]_i_22_n_0 ),
        .I1(\mult[0][4][4]_i_23_n_0 ),
        .I2(p_0_in[8]),
        .I3(\mult[0][4][4]_i_24_n_0 ),
        .I4(p_0_in[7]),
        .I5(\mult[0][4][4]_i_25_n_0 ),
        .O(\mult[0][4][4]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[0][4][4]_i_11 
       (.I0(p_0_in[7]),
        .I1(line_reg_r2_576_639_12_14_n_1),
        .I2(p_0_in[6]),
        .I3(line_reg_r2_512_575_12_14_n_1),
        .I4(p_0_in[8]),
        .O(\mult[0][4][4]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[0][4][4]_i_22 
       (.I0(line_reg_r2_448_511_12_14_n_1),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__1_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_384_447_12_14_n_1),
        .O(\mult[0][4][4]_i_22_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[0][4][4]_i_23 
       (.I0(line_reg_r2_320_383_12_14_n_1),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__1_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_256_319_12_14_n_1),
        .O(\mult[0][4][4]_i_23_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[0][4][4]_i_24 
       (.I0(line_reg_r2_192_255_12_14_n_1),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__1_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_128_191_12_14_n_1),
        .O(\mult[0][4][4]_i_24_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[0][4][4]_i_25 
       (.I0(line_reg_r2_64_127_12_14_n_1),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__1_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_0_63_12_14_n_1),
        .O(\mult[0][4][4]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[0][4][5]_i_10 
       (.I0(\mult[0][4][5]_i_22_n_0 ),
        .I1(\mult[0][4][5]_i_23_n_0 ),
        .I2(p_0_in[8]),
        .I3(\mult[0][4][5]_i_24_n_0 ),
        .I4(p_0_in[7]),
        .I5(\mult[0][4][5]_i_25_n_0 ),
        .O(\mult[0][4][5]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[0][4][5]_i_11 
       (.I0(p_0_in[7]),
        .I1(line_reg_r2_576_639_12_14_n_2),
        .I2(p_0_in[6]),
        .I3(line_reg_r2_512_575_12_14_n_2),
        .I4(p_0_in[8]),
        .O(\mult[0][4][5]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[0][4][5]_i_22 
       (.I0(line_reg_r2_448_511_12_14_n_2),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__1_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_384_447_12_14_n_2),
        .O(\mult[0][4][5]_i_22_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[0][4][5]_i_23 
       (.I0(line_reg_r2_320_383_12_14_n_2),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__1_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_256_319_12_14_n_2),
        .O(\mult[0][4][5]_i_23_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[0][4][5]_i_24 
       (.I0(line_reg_r2_192_255_12_14_n_2),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__1_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_128_191_12_14_n_2),
        .O(\mult[0][4][5]_i_24_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[0][4][5]_i_25 
       (.I0(line_reg_r2_64_127_12_14_n_2),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__1_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_0_63_12_14_n_2),
        .O(\mult[0][4][5]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[0][4][6]_i_10 
       (.I0(\mult[0][4][6]_i_22_n_0 ),
        .I1(\mult[0][4][6]_i_23_n_0 ),
        .I2(p_0_in[8]),
        .I3(\mult[0][4][6]_i_24_n_0 ),
        .I4(p_0_in[7]),
        .I5(\mult[0][4][6]_i_25_n_0 ),
        .O(\mult[0][4][6]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[0][4][6]_i_11 
       (.I0(p_0_in[7]),
        .I1(line_reg_r2_576_639_15_15_n_0),
        .I2(p_0_in[6]),
        .I3(line_reg_r2_512_575_15_15_n_0),
        .I4(p_0_in[8]),
        .O(\mult[0][4][6]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[0][4][6]_i_22 
       (.I0(line_reg_r2_448_511_15_15_n_0),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__1_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_384_447_15_15_n_0),
        .O(\mult[0][4][6]_i_22_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[0][4][6]_i_23 
       (.I0(line_reg_r2_320_383_15_15_n_0),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__1_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_256_319_15_15_n_0),
        .O(\mult[0][4][6]_i_23_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[0][4][6]_i_24 
       (.I0(line_reg_r2_192_255_15_15_n_0),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__1_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_128_191_15_15_n_0),
        .O(\mult[0][4][6]_i_24_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[0][4][6]_i_25 
       (.I0(line_reg_r2_64_127_15_15_n_0),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__1_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_0_63_15_15_n_0),
        .O(\mult[0][4][6]_i_25_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[1][3][1]_i_12 
       (.I0(rdPntr_reg_rep__0[7]),
        .I1(line_reg_r1_576_639_3_5_n_2),
        .I2(rdPntr_reg_rep__0[6]),
        .I3(line_reg_r1_512_575_3_5_n_2),
        .I4(rdPntr_reg_rep__0[8]),
        .O(\mult[1][3][1]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[1][3][1]_i_13 
       (.I0(line_reg_r1_448_511_3_5_n_2),
        .I1(line_reg_r1_384_447_3_5_n_2),
        .I2(rdPntr_reg_rep__0[7]),
        .I3(line_reg_r1_320_383_3_5_n_2),
        .I4(rdPntr_reg_rep__0[6]),
        .I5(line_reg_r1_256_319_3_5_n_2),
        .O(\mult[1][3][1]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[1][3][1]_i_14 
       (.I0(line_reg_r1_192_255_3_5_n_2),
        .I1(line_reg_r1_128_191_3_5_n_2),
        .I2(rdPntr_reg_rep__0[7]),
        .I3(line_reg_r1_64_127_3_5_n_2),
        .I4(rdPntr_reg_rep__0[6]),
        .I5(line_reg_r1_0_63_3_5_n_2),
        .O(\mult[1][3][1]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mult[1][3][1]_i_4 
       (.I0(\mult[1][3][1]_i_12_n_0 ),
        .I1(rdPntr_reg_rep__0[9]),
        .I2(\mult[1][3][1]_i_13_n_0 ),
        .I3(rdPntr_reg_rep__0[8]),
        .I4(\mult[1][3][1]_i_14_n_0 ),
        .O(\rdPntr_reg[9]_5 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[1][3][2]_i_12 
       (.I0(rdPntr_reg_rep__0[7]),
        .I1(line_reg_r1_576_639_6_8_n_0),
        .I2(rdPntr_reg_rep__0[6]),
        .I3(line_reg_r1_512_575_6_8_n_0),
        .I4(rdPntr_reg_rep__0[8]),
        .O(\mult[1][3][2]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[1][3][2]_i_13 
       (.I0(line_reg_r1_448_511_6_8_n_0),
        .I1(line_reg_r1_384_447_6_8_n_0),
        .I2(rdPntr_reg_rep__0[7]),
        .I3(line_reg_r1_320_383_6_8_n_0),
        .I4(rdPntr_reg_rep__0[6]),
        .I5(line_reg_r1_256_319_6_8_n_0),
        .O(\mult[1][3][2]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[1][3][2]_i_14 
       (.I0(line_reg_r1_192_255_6_8_n_0),
        .I1(line_reg_r1_128_191_6_8_n_0),
        .I2(rdPntr_reg_rep__0[7]),
        .I3(line_reg_r1_64_127_6_8_n_0),
        .I4(rdPntr_reg_rep__0[6]),
        .I5(line_reg_r1_0_63_6_8_n_0),
        .O(\mult[1][3][2]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mult[1][3][2]_i_4 
       (.I0(\mult[1][3][2]_i_12_n_0 ),
        .I1(rdPntr_reg_rep__0[9]),
        .I2(\mult[1][3][2]_i_13_n_0 ),
        .I3(rdPntr_reg_rep__0[8]),
        .I4(\mult[1][3][2]_i_14_n_0 ),
        .O(\rdPntr_reg[9]_6 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[1][3][3]_i_12 
       (.I0(rdPntr_reg_rep__0[7]),
        .I1(line_reg_r1_576_639_6_8_n_1),
        .I2(rdPntr_reg_rep__0[6]),
        .I3(line_reg_r1_512_575_6_8_n_1),
        .I4(rdPntr_reg_rep__0[8]),
        .O(\mult[1][3][3]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[1][3][3]_i_13 
       (.I0(line_reg_r1_448_511_6_8_n_1),
        .I1(line_reg_r1_384_447_6_8_n_1),
        .I2(rdPntr_reg_rep__0[7]),
        .I3(line_reg_r1_320_383_6_8_n_1),
        .I4(rdPntr_reg_rep__0[6]),
        .I5(line_reg_r1_256_319_6_8_n_1),
        .O(\mult[1][3][3]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[1][3][3]_i_14 
       (.I0(line_reg_r1_192_255_6_8_n_1),
        .I1(line_reg_r1_128_191_6_8_n_1),
        .I2(rdPntr_reg_rep__0[7]),
        .I3(line_reg_r1_64_127_6_8_n_1),
        .I4(rdPntr_reg_rep__0[6]),
        .I5(line_reg_r1_0_63_6_8_n_1),
        .O(\mult[1][3][3]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mult[1][3][3]_i_4 
       (.I0(\mult[1][3][3]_i_12_n_0 ),
        .I1(rdPntr_reg_rep__0[9]),
        .I2(\mult[1][3][3]_i_13_n_0 ),
        .I3(rdPntr_reg_rep__0[8]),
        .I4(\mult[1][3][3]_i_14_n_0 ),
        .O(\rdPntr_reg[9]_7 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[1][3][4]_i_12 
       (.I0(rdPntr_reg_rep__0[7]),
        .I1(line_reg_r1_576_639_6_8_n_2),
        .I2(rdPntr_reg_rep__0[6]),
        .I3(line_reg_r1_512_575_6_8_n_2),
        .I4(rdPntr_reg_rep__0[8]),
        .O(\mult[1][3][4]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[1][3][4]_i_13 
       (.I0(line_reg_r1_448_511_6_8_n_2),
        .I1(line_reg_r1_384_447_6_8_n_2),
        .I2(rdPntr_reg_rep__0[7]),
        .I3(line_reg_r1_320_383_6_8_n_2),
        .I4(rdPntr_reg_rep__0[6]),
        .I5(line_reg_r1_256_319_6_8_n_2),
        .O(\mult[1][3][4]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[1][3][4]_i_14 
       (.I0(line_reg_r1_192_255_6_8_n_2),
        .I1(line_reg_r1_128_191_6_8_n_2),
        .I2(rdPntr_reg_rep__0[7]),
        .I3(line_reg_r1_64_127_6_8_n_2),
        .I4(rdPntr_reg_rep__0[6]),
        .I5(line_reg_r1_0_63_6_8_n_2),
        .O(\mult[1][3][4]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mult[1][3][4]_i_4 
       (.I0(\mult[1][3][4]_i_12_n_0 ),
        .I1(rdPntr_reg_rep__0[9]),
        .I2(\mult[1][3][4]_i_13_n_0 ),
        .I3(rdPntr_reg_rep__0[8]),
        .I4(\mult[1][3][4]_i_14_n_0 ),
        .O(\rdPntr_reg[9]_8 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[1][3][5]_i_12 
       (.I0(rdPntr_reg_rep__0[7]),
        .I1(line_reg_r1_576_639_9_11_n_0),
        .I2(rdPntr_reg_rep__0[6]),
        .I3(line_reg_r1_512_575_9_11_n_0),
        .I4(rdPntr_reg_rep__0[8]),
        .O(\mult[1][3][5]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[1][3][5]_i_13 
       (.I0(line_reg_r1_448_511_9_11_n_0),
        .I1(line_reg_r1_384_447_9_11_n_0),
        .I2(rdPntr_reg_rep__0[7]),
        .I3(line_reg_r1_320_383_9_11_n_0),
        .I4(rdPntr_reg_rep__0[6]),
        .I5(line_reg_r1_256_319_9_11_n_0),
        .O(\mult[1][3][5]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[1][3][5]_i_14 
       (.I0(line_reg_r1_192_255_9_11_n_0),
        .I1(line_reg_r1_128_191_9_11_n_0),
        .I2(rdPntr_reg_rep__0[7]),
        .I3(line_reg_r1_64_127_9_11_n_0),
        .I4(rdPntr_reg_rep__0[6]),
        .I5(line_reg_r1_0_63_9_11_n_0),
        .O(\mult[1][3][5]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mult[1][3][5]_i_4 
       (.I0(\mult[1][3][5]_i_12_n_0 ),
        .I1(rdPntr_reg_rep__0[9]),
        .I2(\mult[1][3][5]_i_13_n_0 ),
        .I3(rdPntr_reg_rep__0[8]),
        .I4(\mult[1][3][5]_i_14_n_0 ),
        .O(\rdPntr_reg[9]_9 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[1][3][6]_i_12 
       (.I0(rdPntr_reg_rep__0[7]),
        .I1(line_reg_r1_576_639_9_11_n_1),
        .I2(rdPntr_reg_rep__0[6]),
        .I3(line_reg_r1_512_575_9_11_n_1),
        .I4(rdPntr_reg_rep__0[8]),
        .O(\mult[1][3][6]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[1][3][6]_i_13 
       (.I0(line_reg_r1_448_511_9_11_n_1),
        .I1(line_reg_r1_384_447_9_11_n_1),
        .I2(rdPntr_reg_rep__0[7]),
        .I3(line_reg_r1_320_383_9_11_n_1),
        .I4(rdPntr_reg_rep__0[6]),
        .I5(line_reg_r1_256_319_9_11_n_1),
        .O(\mult[1][3][6]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[1][3][6]_i_14 
       (.I0(line_reg_r1_192_255_9_11_n_1),
        .I1(line_reg_r1_128_191_9_11_n_1),
        .I2(rdPntr_reg_rep__0[7]),
        .I3(line_reg_r1_64_127_9_11_n_1),
        .I4(rdPntr_reg_rep__0[6]),
        .I5(line_reg_r1_0_63_9_11_n_1),
        .O(\mult[1][3][6]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mult[1][3][6]_i_4 
       (.I0(\mult[1][3][6]_i_12_n_0 ),
        .I1(rdPntr_reg_rep__0[9]),
        .I2(\mult[1][3][6]_i_13_n_0 ),
        .I3(rdPntr_reg_rep__0[8]),
        .I4(\mult[1][3][6]_i_14_n_0 ),
        .O(\rdPntr_reg[9]_10 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[1][4][2]_i_10 
       (.I0(\mult[1][4][2]_i_22_n_0 ),
        .I1(\mult[1][4][2]_i_23_n_0 ),
        .I2(p_0_in[8]),
        .I3(\mult[1][4][2]_i_24_n_0 ),
        .I4(p_0_in[7]),
        .I5(\mult[1][4][2]_i_25_n_0 ),
        .O(\mult[1][4][2]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[1][4][2]_i_11 
       (.I0(p_0_in[7]),
        .I1(line_reg_r2_576_639_3_5_n_2),
        .I2(p_0_in[6]),
        .I3(line_reg_r2_512_575_3_5_n_2),
        .I4(p_0_in[8]),
        .O(\mult[1][4][2]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[1][4][2]_i_22 
       (.I0(line_reg_r2_448_511_3_5_n_2),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__1_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_384_447_3_5_n_2),
        .O(\mult[1][4][2]_i_22_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[1][4][2]_i_23 
       (.I0(line_reg_r2_320_383_3_5_n_2),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__1_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_256_319_3_5_n_2),
        .O(\mult[1][4][2]_i_23_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[1][4][2]_i_24 
       (.I0(line_reg_r2_192_255_3_5_n_2),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__1_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_128_191_3_5_n_2),
        .O(\mult[1][4][2]_i_24_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[1][4][2]_i_25 
       (.I0(line_reg_r2_64_127_3_5_n_2),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__1_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_0_63_3_5_n_2),
        .O(\mult[1][4][2]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[1][4][3]_i_10 
       (.I0(\mult[1][4][3]_i_22_n_0 ),
        .I1(\mult[1][4][3]_i_23_n_0 ),
        .I2(p_0_in[8]),
        .I3(\mult[1][4][3]_i_24_n_0 ),
        .I4(p_0_in[7]),
        .I5(\mult[1][4][3]_i_25_n_0 ),
        .O(\mult[1][4][3]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[1][4][3]_i_11 
       (.I0(p_0_in[7]),
        .I1(line_reg_r2_576_639_6_8_n_0),
        .I2(p_0_in[6]),
        .I3(line_reg_r2_512_575_6_8_n_0),
        .I4(p_0_in[8]),
        .O(\mult[1][4][3]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[1][4][3]_i_22 
       (.I0(line_reg_r2_448_511_6_8_n_0),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__1_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_384_447_6_8_n_0),
        .O(\mult[1][4][3]_i_22_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[1][4][3]_i_23 
       (.I0(line_reg_r2_320_383_6_8_n_0),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__1_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_256_319_6_8_n_0),
        .O(\mult[1][4][3]_i_23_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[1][4][3]_i_24 
       (.I0(line_reg_r2_192_255_6_8_n_0),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__1_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_128_191_6_8_n_0),
        .O(\mult[1][4][3]_i_24_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[1][4][3]_i_25 
       (.I0(line_reg_r2_64_127_6_8_n_0),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__1_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_0_63_6_8_n_0),
        .O(\mult[1][4][3]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[1][4][4]_i_10 
       (.I0(\mult[1][4][4]_i_22_n_0 ),
        .I1(\mult[1][4][4]_i_23_n_0 ),
        .I2(p_0_in[8]),
        .I3(\mult[1][4][4]_i_24_n_0 ),
        .I4(p_0_in[7]),
        .I5(\mult[1][4][4]_i_25_n_0 ),
        .O(\mult[1][4][4]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[1][4][4]_i_11 
       (.I0(p_0_in[7]),
        .I1(line_reg_r2_576_639_6_8_n_1),
        .I2(p_0_in[6]),
        .I3(line_reg_r2_512_575_6_8_n_1),
        .I4(p_0_in[8]),
        .O(\mult[1][4][4]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[1][4][4]_i_22 
       (.I0(line_reg_r2_448_511_6_8_n_1),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__1_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_384_447_6_8_n_1),
        .O(\mult[1][4][4]_i_22_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[1][4][4]_i_23 
       (.I0(line_reg_r2_320_383_6_8_n_1),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__1_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_256_319_6_8_n_1),
        .O(\mult[1][4][4]_i_23_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[1][4][4]_i_24 
       (.I0(line_reg_r2_192_255_6_8_n_1),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__1_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_128_191_6_8_n_1),
        .O(\mult[1][4][4]_i_24_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[1][4][4]_i_25 
       (.I0(line_reg_r2_64_127_6_8_n_1),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__1_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_0_63_6_8_n_1),
        .O(\mult[1][4][4]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[1][4][5]_i_10 
       (.I0(\mult[1][4][5]_i_22_n_0 ),
        .I1(\mult[1][4][5]_i_23_n_0 ),
        .I2(p_0_in[8]),
        .I3(\mult[1][4][5]_i_24_n_0 ),
        .I4(p_0_in[7]),
        .I5(\mult[1][4][5]_i_25_n_0 ),
        .O(\mult[1][4][5]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[1][4][5]_i_11 
       (.I0(p_0_in[7]),
        .I1(line_reg_r2_576_639_6_8_n_2),
        .I2(p_0_in[6]),
        .I3(line_reg_r2_512_575_6_8_n_2),
        .I4(p_0_in[8]),
        .O(\mult[1][4][5]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[1][4][5]_i_22 
       (.I0(line_reg_r2_448_511_6_8_n_2),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__1_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_384_447_6_8_n_2),
        .O(\mult[1][4][5]_i_22_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[1][4][5]_i_23 
       (.I0(line_reg_r2_320_383_6_8_n_2),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__1_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_256_319_6_8_n_2),
        .O(\mult[1][4][5]_i_23_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[1][4][5]_i_24 
       (.I0(line_reg_r2_192_255_6_8_n_2),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__1_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_128_191_6_8_n_2),
        .O(\mult[1][4][5]_i_24_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[1][4][5]_i_25 
       (.I0(line_reg_r2_64_127_6_8_n_2),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__1_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_0_63_6_8_n_2),
        .O(\mult[1][4][5]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[1][4][6]_i_10 
       (.I0(\mult[1][4][6]_i_22_n_0 ),
        .I1(\mult[1][4][6]_i_23_n_0 ),
        .I2(p_0_in[8]),
        .I3(\mult[1][4][6]_i_24_n_0 ),
        .I4(p_0_in[7]),
        .I5(\mult[1][4][6]_i_25_n_0 ),
        .O(\mult[1][4][6]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[1][4][6]_i_11 
       (.I0(p_0_in[7]),
        .I1(line_reg_r2_576_639_9_11_n_0),
        .I2(p_0_in[6]),
        .I3(line_reg_r2_512_575_9_11_n_0),
        .I4(p_0_in[8]),
        .O(\mult[1][4][6]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[1][4][6]_i_22 
       (.I0(line_reg_r2_448_511_9_11_n_0),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__1_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_384_447_9_11_n_0),
        .O(\mult[1][4][6]_i_22_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[1][4][6]_i_23 
       (.I0(line_reg_r2_320_383_9_11_n_0),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__1_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_256_319_9_11_n_0),
        .O(\mult[1][4][6]_i_23_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[1][4][6]_i_24 
       (.I0(line_reg_r2_192_255_9_11_n_0),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__1_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_128_191_9_11_n_0),
        .O(\mult[1][4][6]_i_24_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[1][4][6]_i_25 
       (.I0(line_reg_r2_64_127_9_11_n_0),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__1_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_0_63_9_11_n_0),
        .O(\mult[1][4][6]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[1][4][7]_i_10 
       (.I0(\mult[1][4][7]_i_22_n_0 ),
        .I1(\mult[1][4][7]_i_23_n_0 ),
        .I2(p_0_in[8]),
        .I3(\mult[1][4][7]_i_24_n_0 ),
        .I4(p_0_in[7]),
        .I5(\mult[1][4][7]_i_25_n_0 ),
        .O(\mult[1][4][7]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[1][4][7]_i_11 
       (.I0(p_0_in[7]),
        .I1(line_reg_r2_576_639_9_11_n_1),
        .I2(p_0_in[6]),
        .I3(line_reg_r2_512_575_9_11_n_1),
        .I4(p_0_in[8]),
        .O(\mult[1][4][7]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[1][4][7]_i_22 
       (.I0(line_reg_r2_448_511_9_11_n_1),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__1_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_384_447_9_11_n_1),
        .O(\mult[1][4][7]_i_22_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[1][4][7]_i_23 
       (.I0(line_reg_r2_320_383_9_11_n_1),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__1_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_256_319_9_11_n_1),
        .O(\mult[1][4][7]_i_23_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[1][4][7]_i_24 
       (.I0(line_reg_r2_192_255_9_11_n_1),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__1_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_128_191_9_11_n_1),
        .O(\mult[1][4][7]_i_24_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[1][4][7]_i_25 
       (.I0(line_reg_r2_64_127_9_11_n_1),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__1_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_0_63_9_11_n_1),
        .O(\mult[1][4][7]_i_25_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[2][3][1]_i_12 
       (.I0(rdPntr_reg_rep__0[7]),
        .I1(line_reg_r1_576_639_0_2_n_0),
        .I2(rdPntr_reg_rep__0[6]),
        .I3(line_reg_r1_512_575_0_2_n_0),
        .I4(rdPntr_reg_rep__0[8]),
        .O(\mult[2][3][1]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[2][3][1]_i_13 
       (.I0(line_reg_r1_448_511_0_2_n_0),
        .I1(line_reg_r1_384_447_0_2_n_0),
        .I2(rdPntr_reg_rep__0[7]),
        .I3(line_reg_r1_320_383_0_2_n_0),
        .I4(rdPntr_reg_rep__0[6]),
        .I5(line_reg_r1_256_319_0_2_n_0),
        .O(\mult[2][3][1]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[2][3][1]_i_14 
       (.I0(line_reg_r1_192_255_0_2_n_0),
        .I1(line_reg_r1_128_191_0_2_n_0),
        .I2(rdPntr_reg_rep__0[7]),
        .I3(line_reg_r1_64_127_0_2_n_0),
        .I4(rdPntr_reg_rep__0[6]),
        .I5(line_reg_r1_0_63_0_2_n_0),
        .O(\mult[2][3][1]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mult[2][3][1]_i_4 
       (.I0(\mult[2][3][1]_i_12_n_0 ),
        .I1(rdPntr_reg_rep__0[9]),
        .I2(\mult[2][3][1]_i_13_n_0 ),
        .I3(rdPntr_reg_rep__0[8]),
        .I4(\mult[2][3][1]_i_14_n_0 ),
        .O(\rdPntr_reg[9]_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[2][3][2]_i_12 
       (.I0(rdPntr_reg_rep__0[7]),
        .I1(line_reg_r1_576_639_0_2_n_1),
        .I2(rdPntr_reg_rep__0[6]),
        .I3(line_reg_r1_512_575_0_2_n_1),
        .I4(rdPntr_reg_rep__0[8]),
        .O(\mult[2][3][2]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[2][3][2]_i_13 
       (.I0(line_reg_r1_448_511_0_2_n_1),
        .I1(line_reg_r1_384_447_0_2_n_1),
        .I2(rdPntr_reg_rep__0[7]),
        .I3(line_reg_r1_320_383_0_2_n_1),
        .I4(rdPntr_reg_rep__0[6]),
        .I5(line_reg_r1_256_319_0_2_n_1),
        .O(\mult[2][3][2]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[2][3][2]_i_14 
       (.I0(line_reg_r1_192_255_0_2_n_1),
        .I1(line_reg_r1_128_191_0_2_n_1),
        .I2(rdPntr_reg_rep__0[7]),
        .I3(line_reg_r1_64_127_0_2_n_1),
        .I4(rdPntr_reg_rep__0[6]),
        .I5(line_reg_r1_0_63_0_2_n_1),
        .O(\mult[2][3][2]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mult[2][3][2]_i_4 
       (.I0(\mult[2][3][2]_i_12_n_0 ),
        .I1(rdPntr_reg_rep__0[9]),
        .I2(\mult[2][3][2]_i_13_n_0 ),
        .I3(rdPntr_reg_rep__0[8]),
        .I4(\mult[2][3][2]_i_14_n_0 ),
        .O(\rdPntr_reg[9]_1 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[2][3][3]_i_12 
       (.I0(rdPntr_reg_rep__0[7]),
        .I1(line_reg_r1_576_639_0_2_n_2),
        .I2(rdPntr_reg_rep__0[6]),
        .I3(line_reg_r1_512_575_0_2_n_2),
        .I4(rdPntr_reg_rep__0[8]),
        .O(\mult[2][3][3]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[2][3][3]_i_13 
       (.I0(line_reg_r1_448_511_0_2_n_2),
        .I1(line_reg_r1_384_447_0_2_n_2),
        .I2(rdPntr_reg_rep__0[7]),
        .I3(line_reg_r1_320_383_0_2_n_2),
        .I4(rdPntr_reg_rep__0[6]),
        .I5(line_reg_r1_256_319_0_2_n_2),
        .O(\mult[2][3][3]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[2][3][3]_i_14 
       (.I0(line_reg_r1_192_255_0_2_n_2),
        .I1(line_reg_r1_128_191_0_2_n_2),
        .I2(rdPntr_reg_rep__0[7]),
        .I3(line_reg_r1_64_127_0_2_n_2),
        .I4(rdPntr_reg_rep__0[6]),
        .I5(line_reg_r1_0_63_0_2_n_2),
        .O(\mult[2][3][3]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mult[2][3][3]_i_4 
       (.I0(\mult[2][3][3]_i_12_n_0 ),
        .I1(rdPntr_reg_rep__0[9]),
        .I2(\mult[2][3][3]_i_13_n_0 ),
        .I3(rdPntr_reg_rep__0[8]),
        .I4(\mult[2][3][3]_i_14_n_0 ),
        .O(\rdPntr_reg[9]_2 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[2][3][4]_i_12 
       (.I0(rdPntr_reg_rep__0[7]),
        .I1(line_reg_r1_576_639_3_5_n_0),
        .I2(rdPntr_reg_rep__0[6]),
        .I3(line_reg_r1_512_575_3_5_n_0),
        .I4(rdPntr_reg_rep__0[8]),
        .O(\mult[2][3][4]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[2][3][4]_i_13 
       (.I0(line_reg_r1_448_511_3_5_n_0),
        .I1(line_reg_r1_384_447_3_5_n_0),
        .I2(rdPntr_reg_rep__0[7]),
        .I3(line_reg_r1_320_383_3_5_n_0),
        .I4(rdPntr_reg_rep__0[6]),
        .I5(line_reg_r1_256_319_3_5_n_0),
        .O(\mult[2][3][4]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[2][3][4]_i_14 
       (.I0(line_reg_r1_192_255_3_5_n_0),
        .I1(line_reg_r1_128_191_3_5_n_0),
        .I2(rdPntr_reg_rep__0[7]),
        .I3(line_reg_r1_64_127_3_5_n_0),
        .I4(rdPntr_reg_rep__0[6]),
        .I5(line_reg_r1_0_63_3_5_n_0),
        .O(\mult[2][3][4]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mult[2][3][4]_i_4 
       (.I0(\mult[2][3][4]_i_12_n_0 ),
        .I1(rdPntr_reg_rep__0[9]),
        .I2(\mult[2][3][4]_i_13_n_0 ),
        .I3(rdPntr_reg_rep__0[8]),
        .I4(\mult[2][3][4]_i_14_n_0 ),
        .O(\rdPntr_reg[9]_3 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[2][3][5]_i_12 
       (.I0(rdPntr_reg_rep__0[7]),
        .I1(line_reg_r1_576_639_3_5_n_1),
        .I2(rdPntr_reg_rep__0[6]),
        .I3(line_reg_r1_512_575_3_5_n_1),
        .I4(rdPntr_reg_rep__0[8]),
        .O(\mult[2][3][5]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[2][3][5]_i_13 
       (.I0(line_reg_r1_448_511_3_5_n_1),
        .I1(line_reg_r1_384_447_3_5_n_1),
        .I2(rdPntr_reg_rep__0[7]),
        .I3(line_reg_r1_320_383_3_5_n_1),
        .I4(rdPntr_reg_rep__0[6]),
        .I5(line_reg_r1_256_319_3_5_n_1),
        .O(\mult[2][3][5]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[2][3][5]_i_14 
       (.I0(line_reg_r1_192_255_3_5_n_1),
        .I1(line_reg_r1_128_191_3_5_n_1),
        .I2(rdPntr_reg_rep__0[7]),
        .I3(line_reg_r1_64_127_3_5_n_1),
        .I4(rdPntr_reg_rep__0[6]),
        .I5(line_reg_r1_0_63_3_5_n_1),
        .O(\mult[2][3][5]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mult[2][3][5]_i_4 
       (.I0(\mult[2][3][5]_i_12_n_0 ),
        .I1(rdPntr_reg_rep__0[9]),
        .I2(\mult[2][3][5]_i_13_n_0 ),
        .I3(rdPntr_reg_rep__0[8]),
        .I4(\mult[2][3][5]_i_14_n_0 ),
        .O(\rdPntr_reg[9]_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[2][4][2]_i_10 
       (.I0(\mult[2][4][2]_i_22_n_0 ),
        .I1(\mult[2][4][2]_i_23_n_0 ),
        .I2(p_0_in[8]),
        .I3(\mult[2][4][2]_i_24_n_0 ),
        .I4(p_0_in[7]),
        .I5(\mult[2][4][2]_i_25_n_0 ),
        .O(\mult[2][4][2]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[2][4][2]_i_11 
       (.I0(p_0_in[7]),
        .I1(line_reg_r2_576_639_0_2_n_0),
        .I2(p_0_in[6]),
        .I3(line_reg_r2_512_575_0_2_n_0),
        .I4(p_0_in[8]),
        .O(\mult[2][4][2]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[2][4][2]_i_22 
       (.I0(line_reg_r2_448_511_0_2_n_0),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__1_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_384_447_0_2_n_0),
        .O(\mult[2][4][2]_i_22_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[2][4][2]_i_23 
       (.I0(line_reg_r2_320_383_0_2_n_0),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__1_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_256_319_0_2_n_0),
        .O(\mult[2][4][2]_i_23_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[2][4][2]_i_24 
       (.I0(line_reg_r2_192_255_0_2_n_0),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__1_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_128_191_0_2_n_0),
        .O(\mult[2][4][2]_i_24_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[2][4][2]_i_25 
       (.I0(line_reg_r2_64_127_0_2_n_0),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__1_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_0_63_0_2_n_0),
        .O(\mult[2][4][2]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[2][4][3]_i_10 
       (.I0(\mult[2][4][3]_i_22_n_0 ),
        .I1(\mult[2][4][3]_i_23_n_0 ),
        .I2(p_0_in[8]),
        .I3(\mult[2][4][3]_i_24_n_0 ),
        .I4(p_0_in[7]),
        .I5(\mult[2][4][3]_i_25_n_0 ),
        .O(\mult[2][4][3]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[2][4][3]_i_11 
       (.I0(p_0_in[7]),
        .I1(line_reg_r2_576_639_0_2_n_1),
        .I2(p_0_in[6]),
        .I3(line_reg_r2_512_575_0_2_n_1),
        .I4(p_0_in[8]),
        .O(\mult[2][4][3]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[2][4][3]_i_22 
       (.I0(line_reg_r2_448_511_0_2_n_1),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__1_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_384_447_0_2_n_1),
        .O(\mult[2][4][3]_i_22_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[2][4][3]_i_23 
       (.I0(line_reg_r2_320_383_0_2_n_1),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__1_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_256_319_0_2_n_1),
        .O(\mult[2][4][3]_i_23_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[2][4][3]_i_24 
       (.I0(line_reg_r2_192_255_0_2_n_1),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__1_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_128_191_0_2_n_1),
        .O(\mult[2][4][3]_i_24_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[2][4][3]_i_25 
       (.I0(line_reg_r2_64_127_0_2_n_1),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__1_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_0_63_0_2_n_1),
        .O(\mult[2][4][3]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[2][4][4]_i_10 
       (.I0(\mult[2][4][4]_i_22_n_0 ),
        .I1(\mult[2][4][4]_i_23_n_0 ),
        .I2(p_0_in[8]),
        .I3(\mult[2][4][4]_i_24_n_0 ),
        .I4(p_0_in[7]),
        .I5(\mult[2][4][4]_i_25_n_0 ),
        .O(\mult[2][4][4]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[2][4][4]_i_11 
       (.I0(p_0_in[7]),
        .I1(line_reg_r2_576_639_0_2_n_2),
        .I2(p_0_in[6]),
        .I3(line_reg_r2_512_575_0_2_n_2),
        .I4(p_0_in[8]),
        .O(\mult[2][4][4]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[2][4][4]_i_22 
       (.I0(line_reg_r2_448_511_0_2_n_2),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__1_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_384_447_0_2_n_2),
        .O(\mult[2][4][4]_i_22_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[2][4][4]_i_23 
       (.I0(line_reg_r2_320_383_0_2_n_2),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__1_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_256_319_0_2_n_2),
        .O(\mult[2][4][4]_i_23_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[2][4][4]_i_24 
       (.I0(line_reg_r2_192_255_0_2_n_2),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__1_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_128_191_0_2_n_2),
        .O(\mult[2][4][4]_i_24_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[2][4][4]_i_25 
       (.I0(line_reg_r2_64_127_0_2_n_2),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__1_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_0_63_0_2_n_2),
        .O(\mult[2][4][4]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[2][4][5]_i_10 
       (.I0(\mult[2][4][5]_i_22_n_0 ),
        .I1(\mult[2][4][5]_i_23_n_0 ),
        .I2(p_0_in[8]),
        .I3(\mult[2][4][5]_i_24_n_0 ),
        .I4(p_0_in[7]),
        .I5(\mult[2][4][5]_i_25_n_0 ),
        .O(\mult[2][4][5]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[2][4][5]_i_11 
       (.I0(p_0_in[7]),
        .I1(line_reg_r2_576_639_3_5_n_0),
        .I2(p_0_in[6]),
        .I3(line_reg_r2_512_575_3_5_n_0),
        .I4(p_0_in[8]),
        .O(\mult[2][4][5]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[2][4][5]_i_22 
       (.I0(line_reg_r2_448_511_3_5_n_0),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__1_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_384_447_3_5_n_0),
        .O(\mult[2][4][5]_i_22_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[2][4][5]_i_23 
       (.I0(line_reg_r2_320_383_3_5_n_0),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__1_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_256_319_3_5_n_0),
        .O(\mult[2][4][5]_i_23_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[2][4][5]_i_24 
       (.I0(line_reg_r2_192_255_3_5_n_0),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__1_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_128_191_3_5_n_0),
        .O(\mult[2][4][5]_i_24_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[2][4][5]_i_25 
       (.I0(line_reg_r2_64_127_3_5_n_0),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__1_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_0_63_3_5_n_0),
        .O(\mult[2][4][5]_i_25_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF4000)) 
    \mult[2][4][6]_i_12 
       (.I0(\rdPntr[10]_i_3__1_n_0 ),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(rdPntr_reg_rep__0[8]),
        .I3(rdPntr_reg_rep__0[7]),
        .I4(rdPntr_reg_rep__0[9]),
        .O(p_0_in[9]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[2][4][6]_i_13 
       (.I0(\mult[2][4][6]_i_28_n_0 ),
        .I1(\mult[2][4][6]_i_29_n_0 ),
        .I2(p_0_in[8]),
        .I3(\mult[2][4][6]_i_30_n_0 ),
        .I4(p_0_in[7]),
        .I5(\mult[2][4][6]_i_32_n_0 ),
        .O(\mult[2][4][6]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[2][4][6]_i_14 
       (.I0(p_0_in[7]),
        .I1(line_reg_r2_576_639_3_5_n_1),
        .I2(p_0_in[6]),
        .I3(line_reg_r2_512_575_3_5_n_1),
        .I4(p_0_in[8]),
        .O(\mult[2][4][6]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[2][4][6]_i_28 
       (.I0(line_reg_r2_448_511_3_5_n_1),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__1_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_384_447_3_5_n_1),
        .O(\mult[2][4][6]_i_28_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[2][4][6]_i_29 
       (.I0(line_reg_r2_320_383_3_5_n_1),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__1_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_256_319_3_5_n_1),
        .O(\mult[2][4][6]_i_29_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[2][4][6]_i_30 
       (.I0(line_reg_r2_192_255_3_5_n_1),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__1_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_128_191_3_5_n_1),
        .O(\mult[2][4][6]_i_30_n_0 ));
  LUT3 #(
    .INIT(8'hD2)) 
    \mult[2][4][6]_i_31 
       (.I0(\rdPntr_reg[0]_rep__0_n_0 ),
        .I1(\rdPntr[10]_i_3__1_n_0 ),
        .I2(rdPntr_reg_rep__0[7]),
        .O(p_0_in[7]));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[2][4][6]_i_32 
       (.I0(line_reg_r2_64_127_3_5_n_1),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__1_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_0_63_3_5_n_1),
        .O(\mult[2][4][6]_i_32_n_0 ));
  MUXF7 \mult_reg[0][4][2]_i_4 
       (.I0(\mult[0][4][2]_i_10_n_0 ),
        .I1(\mult[0][4][2]_i_11_n_0 ),
        .O(\rdPntr_reg[0]_rep__0_11 ),
        .S(p_0_in[9]));
  MUXF7 \mult_reg[0][4][3]_i_4 
       (.I0(\mult[0][4][3]_i_10_n_0 ),
        .I1(\mult[0][4][3]_i_11_n_0 ),
        .O(\rdPntr_reg[0]_rep__0_12 ),
        .S(p_0_in[9]));
  MUXF7 \mult_reg[0][4][4]_i_4 
       (.I0(\mult[0][4][4]_i_10_n_0 ),
        .I1(\mult[0][4][4]_i_11_n_0 ),
        .O(\rdPntr_reg[0]_rep__0_13 ),
        .S(p_0_in[9]));
  MUXF7 \mult_reg[0][4][5]_i_4 
       (.I0(\mult[0][4][5]_i_10_n_0 ),
        .I1(\mult[0][4][5]_i_11_n_0 ),
        .O(\rdPntr_reg[0]_rep__0_14 ),
        .S(p_0_in[9]));
  MUXF7 \mult_reg[0][4][6]_i_4 
       (.I0(\mult[0][4][6]_i_10_n_0 ),
        .I1(\mult[0][4][6]_i_11_n_0 ),
        .O(\rdPntr_reg[0]_rep__0_15 ),
        .S(p_0_in[9]));
  MUXF7 \mult_reg[1][4][2]_i_4 
       (.I0(\mult[1][4][2]_i_10_n_0 ),
        .I1(\mult[1][4][2]_i_11_n_0 ),
        .O(\rdPntr_reg[0]_rep__0_5 ),
        .S(p_0_in[9]));
  MUXF7 \mult_reg[1][4][3]_i_4 
       (.I0(\mult[1][4][3]_i_10_n_0 ),
        .I1(\mult[1][4][3]_i_11_n_0 ),
        .O(\rdPntr_reg[0]_rep__0_6 ),
        .S(p_0_in[9]));
  MUXF7 \mult_reg[1][4][4]_i_4 
       (.I0(\mult[1][4][4]_i_10_n_0 ),
        .I1(\mult[1][4][4]_i_11_n_0 ),
        .O(\rdPntr_reg[0]_rep__0_7 ),
        .S(p_0_in[9]));
  MUXF7 \mult_reg[1][4][5]_i_4 
       (.I0(\mult[1][4][5]_i_10_n_0 ),
        .I1(\mult[1][4][5]_i_11_n_0 ),
        .O(\rdPntr_reg[0]_rep__0_8 ),
        .S(p_0_in[9]));
  MUXF7 \mult_reg[1][4][6]_i_4 
       (.I0(\mult[1][4][6]_i_10_n_0 ),
        .I1(\mult[1][4][6]_i_11_n_0 ),
        .O(\rdPntr_reg[0]_rep__0_9 ),
        .S(p_0_in[9]));
  MUXF7 \mult_reg[1][4][7]_i_4 
       (.I0(\mult[1][4][7]_i_10_n_0 ),
        .I1(\mult[1][4][7]_i_11_n_0 ),
        .O(\rdPntr_reg[0]_rep__0_10 ),
        .S(p_0_in[9]));
  MUXF7 \mult_reg[2][4][2]_i_4 
       (.I0(\mult[2][4][2]_i_10_n_0 ),
        .I1(\mult[2][4][2]_i_11_n_0 ),
        .O(\rdPntr_reg[0]_rep__0_0 ),
        .S(p_0_in[9]));
  MUXF7 \mult_reg[2][4][3]_i_4 
       (.I0(\mult[2][4][3]_i_10_n_0 ),
        .I1(\mult[2][4][3]_i_11_n_0 ),
        .O(\rdPntr_reg[0]_rep__0_1 ),
        .S(p_0_in[9]));
  MUXF7 \mult_reg[2][4][4]_i_4 
       (.I0(\mult[2][4][4]_i_10_n_0 ),
        .I1(\mult[2][4][4]_i_11_n_0 ),
        .O(\rdPntr_reg[0]_rep__0_2 ),
        .S(p_0_in[9]));
  MUXF7 \mult_reg[2][4][5]_i_4 
       (.I0(\mult[2][4][5]_i_10_n_0 ),
        .I1(\mult[2][4][5]_i_11_n_0 ),
        .O(\rdPntr_reg[0]_rep__0_3 ),
        .S(p_0_in[9]));
  MUXF7 \mult_reg[2][4][6]_i_4 
       (.I0(\mult[2][4][6]_i_13_n_0 ),
        .I1(\mult[2][4][6]_i_14_n_0 ),
        .O(\rdPntr_reg[0]_rep__0_4 ),
        .S(p_0_in[9]));
  LUT3 #(
    .INIT(8'h70)) 
    \rdPntr[10]_i_1__0 
       (.I0(currentRbuff[1]),
        .I1(currentRbuff[0]),
        .I2(\rdPntr_reg[0]_rep__1_0 ),
        .O(lineBuffRd));
  LUT6 #(
    .INIT(64'hBFFFFFFF40000000)) 
    \rdPntr[10]_i_2__1 
       (.I0(\rdPntr[10]_i_3__1_n_0 ),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(rdPntr_reg_rep__0[9]),
        .I3(rdPntr_reg_rep__0[7]),
        .I4(rdPntr_reg_rep__0[8]),
        .I5(\rdPntr_reg_n_0_[10] ),
        .O(\rdPntr[10]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \rdPntr[10]_i_3__1 
       (.I0(\rdPntr_reg_n_0_[5] ),
        .I1(\rdPntr_reg_n_0_[3] ),
        .I2(\rdPntr_reg_n_0_[1] ),
        .I3(\rdPntr_reg_n_0_[2] ),
        .I4(\rdPntr_reg_n_0_[4] ),
        .I5(rdPntr_reg_rep__0[6]),
        .O(\rdPntr[10]_i_3__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \rdPntr[6]_i_1__1 
       (.I0(\rdPntr_reg[0]_rep__0_n_0 ),
        .I1(\rdPntr[6]_i_2__1_n_0 ),
        .I2(rdPntr_reg_rep__0[6]),
        .O(p_0_in[6]));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \rdPntr[6]_i_2__1 
       (.I0(\rdPntr_reg_n_0_[4] ),
        .I1(\rdPntr_reg_n_0_[2] ),
        .I2(\rdPntr_reg_n_0_[1] ),
        .I3(\rdPntr_reg_n_0_[3] ),
        .I4(\rdPntr_reg_n_0_[5] ),
        .O(\rdPntr[6]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBB44444404)) 
    \rdPntr[7]_i_1__1 
       (.I0(\rdPntr[10]_i_3__1_n_0 ),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(rdPntr_reg_rep__0[9]),
        .I3(rdPntr_reg_rep__0[8]),
        .I4(\rdPntr_reg_n_0_[10] ),
        .I5(rdPntr_reg_rep__0[7]),
        .O(\rdPntr[7]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hDF20)) 
    \rdPntr[8]_i_1__1 
       (.I0(rdPntr_reg_rep__0[7]),
        .I1(\rdPntr[10]_i_3__1_n_0 ),
        .I2(\rdPntr_reg[0]_rep__0_n_0 ),
        .I3(rdPntr_reg_rep__0[8]),
        .O(p_0_in[8]));
  LUT6 #(
    .INIT(64'hBF40BF40FF00FB00)) 
    \rdPntr[9]_i_1__1 
       (.I0(\rdPntr[10]_i_3__1_n_0 ),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(rdPntr_reg_rep__0[7]),
        .I3(rdPntr_reg_rep__0[9]),
        .I4(\rdPntr_reg_n_0_[10] ),
        .I5(rdPntr_reg_rep__0[8]),
        .O(\rdPntr[9]_i_1__1_n_0 ));
  (* ORIG_CELL_NAME = "rdPntr_reg[0]" *) 
  FDRE \rdPntr_reg[0] 
       (.C(i_clk),
        .CE(lineBuffRd),
        .D(line_reg_r2_0_63_0_2_i_6__1_n_0),
        .Q(\rdPntr_reg_n_0_[0] ),
        .R(someport));
  (* ORIG_CELL_NAME = "rdPntr_reg[0]" *) 
  FDRE \rdPntr_reg[0]_rep 
       (.C(i_clk),
        .CE(lineBuffRd),
        .D(line_reg_r2_0_63_0_2_i_6__1_n_0),
        .Q(\rdPntr_reg[0]_rep_n_0 ),
        .R(someport));
  (* ORIG_CELL_NAME = "rdPntr_reg[0]" *) 
  FDRE \rdPntr_reg[0]_rep__0 
       (.C(i_clk),
        .CE(lineBuffRd),
        .D(line_reg_r2_0_63_0_2_i_6__1_n_0),
        .Q(\rdPntr_reg[0]_rep__0_n_0 ),
        .R(someport));
  (* ORIG_CELL_NAME = "rdPntr_reg[0]" *) 
  FDRE \rdPntr_reg[0]_rep__1 
       (.C(i_clk),
        .CE(lineBuffRd),
        .D(line_reg_r2_0_63_0_2_i_6__1_n_0),
        .Q(\rdPntr_reg[0]_rep__1_n_0 ),
        .R(someport));
  FDRE \rdPntr_reg[10] 
       (.C(i_clk),
        .CE(lineBuffRd),
        .D(\rdPntr[10]_i_2__1_n_0 ),
        .Q(\rdPntr_reg_n_0_[10] ),
        .R(someport));
  FDRE \rdPntr_reg[1] 
       (.C(i_clk),
        .CE(lineBuffRd),
        .D(line_reg_r2_0_63_0_2_i_5__1_n_0),
        .Q(\rdPntr_reg_n_0_[1] ),
        .R(someport));
  FDRE \rdPntr_reg[2] 
       (.C(i_clk),
        .CE(lineBuffRd),
        .D(line_reg_r2_0_63_0_2_i_4__1_n_0),
        .Q(\rdPntr_reg_n_0_[2] ),
        .R(someport));
  FDRE \rdPntr_reg[3] 
       (.C(i_clk),
        .CE(lineBuffRd),
        .D(line_reg_r2_0_63_0_2_i_3__1_n_0),
        .Q(\rdPntr_reg_n_0_[3] ),
        .R(someport));
  FDRE \rdPntr_reg[4] 
       (.C(i_clk),
        .CE(lineBuffRd),
        .D(line_reg_r2_0_63_0_2_i_2__1_n_0),
        .Q(\rdPntr_reg_n_0_[4] ),
        .R(someport));
  FDRE \rdPntr_reg[5] 
       (.C(i_clk),
        .CE(lineBuffRd),
        .D(line_reg_r2_0_63_0_2_i_1__1_n_0),
        .Q(\rdPntr_reg_n_0_[5] ),
        .R(someport));
  FDRE \rdPntr_reg[6] 
       (.C(i_clk),
        .CE(lineBuffRd),
        .D(p_0_in[6]),
        .Q(rdPntr_reg_rep__0[6]),
        .R(someport));
  FDRE \rdPntr_reg[7] 
       (.C(i_clk),
        .CE(lineBuffRd),
        .D(\rdPntr[7]_i_1__1_n_0 ),
        .Q(rdPntr_reg_rep__0[7]),
        .R(someport));
  FDRE \rdPntr_reg[8] 
       (.C(i_clk),
        .CE(lineBuffRd),
        .D(p_0_in[8]),
        .Q(rdPntr_reg_rep__0[8]),
        .R(someport));
  FDRE \rdPntr_reg[9] 
       (.C(i_clk),
        .CE(lineBuffRd),
        .D(\rdPntr[9]_i_1__1_n_0 ),
        .Q(rdPntr_reg_rep__0[9]),
        .R(someport));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \wrPntr[0]_i_1__1 
       (.I0(\wrPntr_reg_n_0_[0] ),
        .O(\wrPntr[0]_i_1__1_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \wrPntr[10]_i_1__0 
       (.I0(currentWbuff[0]),
        .I1(currentWbuff[1]),
        .I2(i_data_valid),
        .O(\wrPntr[10]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT5 #(
    .INIT(32'hF7FF0800)) 
    \wrPntr[10]_i_2__1 
       (.I0(\wrPntr_reg_n_0_[9] ),
        .I1(\wrPntr_reg_n_0_[7] ),
        .I2(\wrPntr[10]_i_3__1_n_0 ),
        .I3(\wrPntr_reg_n_0_[8] ),
        .I4(\wrPntr_reg_n_0_[10] ),
        .O(\wrPntr[10]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hF7FFFFFFFFFFFFFF)) 
    \wrPntr[10]_i_3__1 
       (.I0(\wrPntr_reg_n_0_[5] ),
        .I1(\wrPntr_reg_n_0_[3] ),
        .I2(\wrPntr[6]_i_2__1_n_0 ),
        .I3(\wrPntr_reg_n_0_[2] ),
        .I4(\wrPntr_reg_n_0_[4] ),
        .I5(\wrPntr_reg_n_0_[6] ),
        .O(\wrPntr[10]_i_3__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \wrPntr[1]_i_1__1 
       (.I0(\wrPntr_reg_n_0_[0] ),
        .I1(\wrPntr_reg_n_0_[1] ),
        .O(\wrPntr[1]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \wrPntr[2]_i_1__1 
       (.I0(\wrPntr_reg_n_0_[1] ),
        .I1(\wrPntr_reg_n_0_[0] ),
        .I2(\wrPntr_reg_n_0_[2] ),
        .O(\wrPntr[2]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \wrPntr[3]_i_1__1 
       (.I0(\wrPntr_reg_n_0_[2] ),
        .I1(\wrPntr_reg_n_0_[0] ),
        .I2(\wrPntr_reg_n_0_[1] ),
        .I3(\wrPntr_reg_n_0_[3] ),
        .O(\wrPntr[3]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \wrPntr[4]_i_1__1 
       (.I0(\wrPntr_reg_n_0_[3] ),
        .I1(\wrPntr_reg_n_0_[1] ),
        .I2(\wrPntr_reg_n_0_[0] ),
        .I3(\wrPntr_reg_n_0_[2] ),
        .I4(\wrPntr_reg_n_0_[4] ),
        .O(\wrPntr[4]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \wrPntr[5]_i_1__1 
       (.I0(\wrPntr_reg_n_0_[4] ),
        .I1(\wrPntr_reg_n_0_[2] ),
        .I2(\wrPntr_reg_n_0_[0] ),
        .I3(\wrPntr_reg_n_0_[1] ),
        .I4(\wrPntr_reg_n_0_[3] ),
        .I5(\wrPntr_reg_n_0_[5] ),
        .O(\wrPntr[5]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hF7FFFFFF08000000)) 
    \wrPntr[6]_i_1__1 
       (.I0(\wrPntr_reg_n_0_[5] ),
        .I1(\wrPntr_reg_n_0_[3] ),
        .I2(\wrPntr[6]_i_2__1_n_0 ),
        .I3(\wrPntr_reg_n_0_[2] ),
        .I4(\wrPntr_reg_n_0_[4] ),
        .I5(\wrPntr_reg_n_0_[6] ),
        .O(\wrPntr[6]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \wrPntr[6]_i_2__1 
       (.I0(\wrPntr_reg_n_0_[0] ),
        .I1(\wrPntr_reg_n_0_[1] ),
        .O(\wrPntr[6]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT5 #(
    .INIT(32'hAAAA5551)) 
    \wrPntr[7]_i_1__1 
       (.I0(\wrPntr[10]_i_3__1_n_0 ),
        .I1(\wrPntr_reg_n_0_[9] ),
        .I2(\wrPntr_reg_n_0_[8] ),
        .I3(\wrPntr_reg_n_0_[10] ),
        .I4(\wrPntr_reg_n_0_[7] ),
        .O(\wrPntr[7]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \wrPntr[8]_i_1__1 
       (.I0(\wrPntr_reg_n_0_[7] ),
        .I1(\wrPntr[10]_i_3__1_n_0 ),
        .I2(\wrPntr_reg_n_0_[8] ),
        .O(\wrPntr[8]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT5 #(
    .INIT(32'hB4B4F0E0)) 
    \wrPntr[9]_i_1__1 
       (.I0(\wrPntr[10]_i_3__1_n_0 ),
        .I1(\wrPntr_reg_n_0_[7] ),
        .I2(\wrPntr_reg_n_0_[9] ),
        .I3(\wrPntr_reg_n_0_[10] ),
        .I4(\wrPntr_reg_n_0_[8] ),
        .O(\wrPntr[9]_i_1__1_n_0 ));
  FDRE \wrPntr_reg[0] 
       (.C(i_clk),
        .CE(\wrPntr[10]_i_1__0_n_0 ),
        .D(\wrPntr[0]_i_1__1_n_0 ),
        .Q(\wrPntr_reg_n_0_[0] ),
        .R(someport));
  FDRE \wrPntr_reg[10] 
       (.C(i_clk),
        .CE(\wrPntr[10]_i_1__0_n_0 ),
        .D(\wrPntr[10]_i_2__1_n_0 ),
        .Q(\wrPntr_reg_n_0_[10] ),
        .R(someport));
  FDRE \wrPntr_reg[1] 
       (.C(i_clk),
        .CE(\wrPntr[10]_i_1__0_n_0 ),
        .D(\wrPntr[1]_i_1__1_n_0 ),
        .Q(\wrPntr_reg_n_0_[1] ),
        .R(someport));
  FDRE \wrPntr_reg[2] 
       (.C(i_clk),
        .CE(\wrPntr[10]_i_1__0_n_0 ),
        .D(\wrPntr[2]_i_1__1_n_0 ),
        .Q(\wrPntr_reg_n_0_[2] ),
        .R(someport));
  FDRE \wrPntr_reg[3] 
       (.C(i_clk),
        .CE(\wrPntr[10]_i_1__0_n_0 ),
        .D(\wrPntr[3]_i_1__1_n_0 ),
        .Q(\wrPntr_reg_n_0_[3] ),
        .R(someport));
  FDRE \wrPntr_reg[4] 
       (.C(i_clk),
        .CE(\wrPntr[10]_i_1__0_n_0 ),
        .D(\wrPntr[4]_i_1__1_n_0 ),
        .Q(\wrPntr_reg_n_0_[4] ),
        .R(someport));
  FDRE \wrPntr_reg[5] 
       (.C(i_clk),
        .CE(\wrPntr[10]_i_1__0_n_0 ),
        .D(\wrPntr[5]_i_1__1_n_0 ),
        .Q(\wrPntr_reg_n_0_[5] ),
        .R(someport));
  FDRE \wrPntr_reg[6] 
       (.C(i_clk),
        .CE(\wrPntr[10]_i_1__0_n_0 ),
        .D(\wrPntr[6]_i_1__1_n_0 ),
        .Q(\wrPntr_reg_n_0_[6] ),
        .R(someport));
  FDRE \wrPntr_reg[7] 
       (.C(i_clk),
        .CE(\wrPntr[10]_i_1__0_n_0 ),
        .D(\wrPntr[7]_i_1__1_n_0 ),
        .Q(\wrPntr_reg_n_0_[7] ),
        .R(someport));
  FDRE \wrPntr_reg[8] 
       (.C(i_clk),
        .CE(\wrPntr[10]_i_1__0_n_0 ),
        .D(\wrPntr[8]_i_1__1_n_0 ),
        .Q(\wrPntr_reg_n_0_[8] ),
        .R(someport));
  FDRE \wrPntr_reg[9] 
       (.C(i_clk),
        .CE(\wrPntr[10]_i_1__0_n_0 ),
        .D(\wrPntr[9]_i_1__1_n_0 ),
        .Q(\wrPntr_reg_n_0_[9] ),
        .R(someport));
endmodule

(* ORIG_REF_NAME = "lineBuffer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_lineBuffer_2
   (pixel_data,
    \rdPntr_reg[0]_rep__0_0 ,
    \rdPntr_reg[0]_rep__0_1 ,
    \rdPntr_reg[0]_rep__0_2 ,
    \rdPntr_reg[0]_rep__0_3 ,
    \rdPntr_reg[0]_rep__0_4 ,
    \rdPntr_reg[0]_rep__0_5 ,
    \rdPntr_reg[0]_rep__0_6 ,
    \rdPntr_reg[0]_rep__0_7 ,
    \rdPntr_reg[0]_rep__0_8 ,
    \rdPntr_reg[0]_rep__0_9 ,
    \rdPntr_reg[0]_rep__0_10 ,
    \rdPntr_reg[0]_rep__0_11 ,
    \rdPntr_reg[0]_rep__0_12 ,
    \rdPntr_reg[0]_rep__0_13 ,
    \rdPntr_reg[0]_rep__0_14 ,
    \rdPntr_reg[0]_rep__0_15 ,
    \rdPntr_reg[8]_0 ,
    \rdPntr_reg[8]_1 ,
    \rdPntr_reg[8]_2 ,
    \rdPntr_reg[8]_3 ,
    \rdPntr_reg[8]_4 ,
    \rdPntr_reg[8]_5 ,
    \rdPntr_reg[8]_6 ,
    \rdPntr_reg[8]_7 ,
    \rdPntr_reg[8]_8 ,
    \rdPntr_reg[8]_9 ,
    \rdPntr_reg[8]_10 ,
    \rdPntr_reg[8]_11 ,
    \rdPntr_reg[8]_12 ,
    \rdPntr_reg[8]_13 ,
    \rdPntr_reg[8]_14 ,
    \rdPntr_reg[8]_15 ,
    \rdPntr_reg[9]_0 ,
    \rdPntr_reg[9]_1 ,
    \rdPntr_reg[9]_2 ,
    \rdPntr_reg[9]_3 ,
    \rdPntr_reg[9]_4 ,
    \rdPntr_reg[9]_5 ,
    \rdPntr_reg[9]_6 ,
    \rdPntr_reg[9]_7 ,
    \rdPntr_reg[9]_8 ,
    \rdPntr_reg[9]_9 ,
    \rdPntr_reg[9]_10 ,
    \rdPntr_reg[9]_11 ,
    \rdPntr_reg[9]_12 ,
    \rdPntr_reg[9]_13 ,
    \rdPntr_reg[9]_14 ,
    \rdPntr_reg[9]_15 ,
    someport,
    i_clk,
    \mult1_reg[2][7] ,
    currentRbuff,
    \mult1_reg[2][7]_0 ,
    o_data01_out,
    \mult1_reg[2][7]_1 ,
    \mult1_reg[2][7]_2 ,
    \mult1_reg[2][7]_3 ,
    \mult1_reg[2][7]_4 ,
    \mult1_reg[2][7]_5 ,
    \mult1_reg[2][7]_6 ,
    \mult1_reg[2][7]_7 ,
    \mult1_reg[2][7]_8 ,
    \mult1_reg[1][7] ,
    \mult1_reg[1][7]_0 ,
    \mult1_reg[1][7]_1 ,
    \mult1_reg[1][7]_2 ,
    \mult1_reg[1][7]_3 ,
    \mult1_reg[1][7]_4 ,
    \mult1_reg[1][7]_5 ,
    \mult1_reg[1][7]_6 ,
    \mult1_reg[1][7]_7 ,
    \mult1_reg[1][7]_8 ,
    \mult1_reg[1][7]_9 ,
    \mult1_reg[1][7]_10 ,
    \mult1_reg[0][7] ,
    \mult1_reg[0][7]_0 ,
    \mult1_reg[0][7]_1 ,
    \mult1_reg[0][7]_2 ,
    \mult1_reg[0][7]_3 ,
    \mult1_reg[0][7]_4 ,
    \mult1_reg[0][7]_5 ,
    \mult1_reg[0][7]_6 ,
    \mult1_reg[0][7]_7 ,
    \mult1_reg[0][7]_8 ,
    \mult1_reg[2][8] ,
    \mult1_reg[2][8]_0 ,
    o_data03_out,
    \mult1_reg[2][8]_1 ,
    \mult1_reg[2][8]_2 ,
    \mult1_reg[2][8]_3 ,
    \mult1_reg[2][8]_4 ,
    \mult1_reg[2][8]_5 ,
    \mult1_reg[2][8]_6 ,
    \mult1_reg[2][8]_7 ,
    \mult1_reg[2][8]_8 ,
    \mult1_reg[1][8] ,
    \mult1_reg[1][8]_0 ,
    \mult1_reg[1][8]_1 ,
    \mult1_reg[1][8]_2 ,
    \mult1_reg[1][8]_3 ,
    \mult1_reg[1][8]_4 ,
    \mult1_reg[1][8]_5 ,
    \mult1_reg[1][8]_6 ,
    \mult1_reg[1][8]_7 ,
    \mult1_reg[1][8]_8 ,
    \mult1_reg[1][8]_9 ,
    \mult1_reg[1][8]_10 ,
    \mult1_reg[0][8] ,
    \mult1_reg[0][8]_0 ,
    \mult1_reg[0][8]_1 ,
    \mult1_reg[0][8]_2 ,
    \mult1_reg[0][8]_3 ,
    \mult1_reg[0][8]_4 ,
    \mult1_reg[0][8]_5 ,
    \mult1_reg[0][8]_6 ,
    \mult1_reg[0][8]_7 ,
    \mult1_reg[0][8]_8 ,
    currentWbuff,
    i_data_valid,
    \rdPntr_reg[0]_rep__1_0 ,
    i_pixel);
  output [31:0]pixel_data;
  output \rdPntr_reg[0]_rep__0_0 ;
  output \rdPntr_reg[0]_rep__0_1 ;
  output \rdPntr_reg[0]_rep__0_2 ;
  output \rdPntr_reg[0]_rep__0_3 ;
  output \rdPntr_reg[0]_rep__0_4 ;
  output \rdPntr_reg[0]_rep__0_5 ;
  output \rdPntr_reg[0]_rep__0_6 ;
  output \rdPntr_reg[0]_rep__0_7 ;
  output \rdPntr_reg[0]_rep__0_8 ;
  output \rdPntr_reg[0]_rep__0_9 ;
  output \rdPntr_reg[0]_rep__0_10 ;
  output \rdPntr_reg[0]_rep__0_11 ;
  output \rdPntr_reg[0]_rep__0_12 ;
  output \rdPntr_reg[0]_rep__0_13 ;
  output \rdPntr_reg[0]_rep__0_14 ;
  output \rdPntr_reg[0]_rep__0_15 ;
  output \rdPntr_reg[8]_0 ;
  output \rdPntr_reg[8]_1 ;
  output \rdPntr_reg[8]_2 ;
  output \rdPntr_reg[8]_3 ;
  output \rdPntr_reg[8]_4 ;
  output \rdPntr_reg[8]_5 ;
  output \rdPntr_reg[8]_6 ;
  output \rdPntr_reg[8]_7 ;
  output \rdPntr_reg[8]_8 ;
  output \rdPntr_reg[8]_9 ;
  output \rdPntr_reg[8]_10 ;
  output \rdPntr_reg[8]_11 ;
  output \rdPntr_reg[8]_12 ;
  output \rdPntr_reg[8]_13 ;
  output \rdPntr_reg[8]_14 ;
  output \rdPntr_reg[8]_15 ;
  output \rdPntr_reg[9]_0 ;
  output \rdPntr_reg[9]_1 ;
  output \rdPntr_reg[9]_2 ;
  output \rdPntr_reg[9]_3 ;
  output \rdPntr_reg[9]_4 ;
  output \rdPntr_reg[9]_5 ;
  output \rdPntr_reg[9]_6 ;
  output \rdPntr_reg[9]_7 ;
  output \rdPntr_reg[9]_8 ;
  output \rdPntr_reg[9]_9 ;
  output \rdPntr_reg[9]_10 ;
  output \rdPntr_reg[9]_11 ;
  output \rdPntr_reg[9]_12 ;
  output \rdPntr_reg[9]_13 ;
  output \rdPntr_reg[9]_14 ;
  output \rdPntr_reg[9]_15 ;
  input someport;
  input i_clk;
  input \mult1_reg[2][7] ;
  input [1:0]currentRbuff;
  input \mult1_reg[2][7]_0 ;
  input [15:0]o_data01_out;
  input \mult1_reg[2][7]_1 ;
  input \mult1_reg[2][7]_2 ;
  input \mult1_reg[2][7]_3 ;
  input \mult1_reg[2][7]_4 ;
  input \mult1_reg[2][7]_5 ;
  input \mult1_reg[2][7]_6 ;
  input \mult1_reg[2][7]_7 ;
  input \mult1_reg[2][7]_8 ;
  input \mult1_reg[1][7] ;
  input \mult1_reg[1][7]_0 ;
  input \mult1_reg[1][7]_1 ;
  input \mult1_reg[1][7]_2 ;
  input \mult1_reg[1][7]_3 ;
  input \mult1_reg[1][7]_4 ;
  input \mult1_reg[1][7]_5 ;
  input \mult1_reg[1][7]_6 ;
  input \mult1_reg[1][7]_7 ;
  input \mult1_reg[1][7]_8 ;
  input \mult1_reg[1][7]_9 ;
  input \mult1_reg[1][7]_10 ;
  input \mult1_reg[0][7] ;
  input \mult1_reg[0][7]_0 ;
  input \mult1_reg[0][7]_1 ;
  input \mult1_reg[0][7]_2 ;
  input \mult1_reg[0][7]_3 ;
  input \mult1_reg[0][7]_4 ;
  input \mult1_reg[0][7]_5 ;
  input \mult1_reg[0][7]_6 ;
  input \mult1_reg[0][7]_7 ;
  input \mult1_reg[0][7]_8 ;
  input \mult1_reg[2][8] ;
  input \mult1_reg[2][8]_0 ;
  input [15:0]o_data03_out;
  input \mult1_reg[2][8]_1 ;
  input \mult1_reg[2][8]_2 ;
  input \mult1_reg[2][8]_3 ;
  input \mult1_reg[2][8]_4 ;
  input \mult1_reg[2][8]_5 ;
  input \mult1_reg[2][8]_6 ;
  input \mult1_reg[2][8]_7 ;
  input \mult1_reg[2][8]_8 ;
  input \mult1_reg[1][8] ;
  input \mult1_reg[1][8]_0 ;
  input \mult1_reg[1][8]_1 ;
  input \mult1_reg[1][8]_2 ;
  input \mult1_reg[1][8]_3 ;
  input \mult1_reg[1][8]_4 ;
  input \mult1_reg[1][8]_5 ;
  input \mult1_reg[1][8]_6 ;
  input \mult1_reg[1][8]_7 ;
  input \mult1_reg[1][8]_8 ;
  input \mult1_reg[1][8]_9 ;
  input \mult1_reg[1][8]_10 ;
  input \mult1_reg[0][8] ;
  input \mult1_reg[0][8]_0 ;
  input \mult1_reg[0][8]_1 ;
  input \mult1_reg[0][8]_2 ;
  input \mult1_reg[0][8]_3 ;
  input \mult1_reg[0][8]_4 ;
  input \mult1_reg[0][8]_5 ;
  input \mult1_reg[0][8]_6 ;
  input \mult1_reg[0][8]_7 ;
  input \mult1_reg[0][8]_8 ;
  input [1:0]currentWbuff;
  input i_data_valid;
  input \rdPntr_reg[0]_rep__1_0 ;
  input [11:0]i_pixel;

  wire [1:0]currentRbuff;
  wire [1:0]currentWbuff;
  wire i_clk;
  wire i_data_valid;
  wire [11:0]i_pixel;
  wire [3:3]lineBuffRd;
  wire line_reg_r1_0_63_0_2_i_4_n_0;
  wire line_reg_r1_0_63_0_2_n_0;
  wire line_reg_r1_0_63_0_2_n_1;
  wire line_reg_r1_0_63_0_2_n_2;
  wire line_reg_r1_0_63_12_14_n_0;
  wire line_reg_r1_0_63_12_14_n_1;
  wire line_reg_r1_0_63_12_14_n_2;
  wire line_reg_r1_0_63_15_15_n_0;
  wire line_reg_r1_0_63_3_5_n_0;
  wire line_reg_r1_0_63_3_5_n_1;
  wire line_reg_r1_0_63_3_5_n_2;
  wire line_reg_r1_0_63_6_8_n_0;
  wire line_reg_r1_0_63_6_8_n_1;
  wire line_reg_r1_0_63_6_8_n_2;
  wire line_reg_r1_0_63_9_11_n_0;
  wire line_reg_r1_0_63_9_11_n_1;
  wire line_reg_r1_0_63_9_11_n_2;
  wire line_reg_r1_128_191_0_2_i_1_n_0;
  wire line_reg_r1_128_191_0_2_n_0;
  wire line_reg_r1_128_191_0_2_n_1;
  wire line_reg_r1_128_191_0_2_n_2;
  wire line_reg_r1_128_191_12_14_n_0;
  wire line_reg_r1_128_191_12_14_n_1;
  wire line_reg_r1_128_191_12_14_n_2;
  wire line_reg_r1_128_191_15_15_n_0;
  wire line_reg_r1_128_191_3_5_n_0;
  wire line_reg_r1_128_191_3_5_n_1;
  wire line_reg_r1_128_191_3_5_n_2;
  wire line_reg_r1_128_191_6_8_n_0;
  wire line_reg_r1_128_191_6_8_n_1;
  wire line_reg_r1_128_191_6_8_n_2;
  wire line_reg_r1_128_191_9_11_n_0;
  wire line_reg_r1_128_191_9_11_n_1;
  wire line_reg_r1_128_191_9_11_n_2;
  wire line_reg_r1_192_255_0_2_i_1_n_0;
  wire line_reg_r1_192_255_0_2_n_0;
  wire line_reg_r1_192_255_0_2_n_1;
  wire line_reg_r1_192_255_0_2_n_2;
  wire line_reg_r1_192_255_12_14_n_0;
  wire line_reg_r1_192_255_12_14_n_1;
  wire line_reg_r1_192_255_12_14_n_2;
  wire line_reg_r1_192_255_15_15_n_0;
  wire line_reg_r1_192_255_3_5_n_0;
  wire line_reg_r1_192_255_3_5_n_1;
  wire line_reg_r1_192_255_3_5_n_2;
  wire line_reg_r1_192_255_6_8_n_0;
  wire line_reg_r1_192_255_6_8_n_1;
  wire line_reg_r1_192_255_6_8_n_2;
  wire line_reg_r1_192_255_9_11_n_0;
  wire line_reg_r1_192_255_9_11_n_1;
  wire line_reg_r1_192_255_9_11_n_2;
  wire line_reg_r1_256_319_0_2_i_1_n_0;
  wire line_reg_r1_256_319_0_2_n_0;
  wire line_reg_r1_256_319_0_2_n_1;
  wire line_reg_r1_256_319_0_2_n_2;
  wire line_reg_r1_256_319_12_14_n_0;
  wire line_reg_r1_256_319_12_14_n_1;
  wire line_reg_r1_256_319_12_14_n_2;
  wire line_reg_r1_256_319_15_15_n_0;
  wire line_reg_r1_256_319_3_5_n_0;
  wire line_reg_r1_256_319_3_5_n_1;
  wire line_reg_r1_256_319_3_5_n_2;
  wire line_reg_r1_256_319_6_8_n_0;
  wire line_reg_r1_256_319_6_8_n_1;
  wire line_reg_r1_256_319_6_8_n_2;
  wire line_reg_r1_256_319_9_11_n_0;
  wire line_reg_r1_256_319_9_11_n_1;
  wire line_reg_r1_256_319_9_11_n_2;
  wire line_reg_r1_320_383_0_2_i_1_n_0;
  wire line_reg_r1_320_383_0_2_n_0;
  wire line_reg_r1_320_383_0_2_n_1;
  wire line_reg_r1_320_383_0_2_n_2;
  wire line_reg_r1_320_383_12_14_n_0;
  wire line_reg_r1_320_383_12_14_n_1;
  wire line_reg_r1_320_383_12_14_n_2;
  wire line_reg_r1_320_383_15_15_n_0;
  wire line_reg_r1_320_383_3_5_n_0;
  wire line_reg_r1_320_383_3_5_n_1;
  wire line_reg_r1_320_383_3_5_n_2;
  wire line_reg_r1_320_383_6_8_n_0;
  wire line_reg_r1_320_383_6_8_n_1;
  wire line_reg_r1_320_383_6_8_n_2;
  wire line_reg_r1_320_383_9_11_n_0;
  wire line_reg_r1_320_383_9_11_n_1;
  wire line_reg_r1_320_383_9_11_n_2;
  wire line_reg_r1_384_447_0_2_i_1_n_0;
  wire line_reg_r1_384_447_0_2_n_0;
  wire line_reg_r1_384_447_0_2_n_1;
  wire line_reg_r1_384_447_0_2_n_2;
  wire line_reg_r1_384_447_12_14_n_0;
  wire line_reg_r1_384_447_12_14_n_1;
  wire line_reg_r1_384_447_12_14_n_2;
  wire line_reg_r1_384_447_15_15_n_0;
  wire line_reg_r1_384_447_3_5_n_0;
  wire line_reg_r1_384_447_3_5_n_1;
  wire line_reg_r1_384_447_3_5_n_2;
  wire line_reg_r1_384_447_6_8_n_0;
  wire line_reg_r1_384_447_6_8_n_1;
  wire line_reg_r1_384_447_6_8_n_2;
  wire line_reg_r1_384_447_9_11_n_0;
  wire line_reg_r1_384_447_9_11_n_1;
  wire line_reg_r1_384_447_9_11_n_2;
  wire line_reg_r1_448_511_0_2_i_1_n_0;
  wire line_reg_r1_448_511_0_2_n_0;
  wire line_reg_r1_448_511_0_2_n_1;
  wire line_reg_r1_448_511_0_2_n_2;
  wire line_reg_r1_448_511_12_14_n_0;
  wire line_reg_r1_448_511_12_14_n_1;
  wire line_reg_r1_448_511_12_14_n_2;
  wire line_reg_r1_448_511_15_15_n_0;
  wire line_reg_r1_448_511_3_5_n_0;
  wire line_reg_r1_448_511_3_5_n_1;
  wire line_reg_r1_448_511_3_5_n_2;
  wire line_reg_r1_448_511_6_8_n_0;
  wire line_reg_r1_448_511_6_8_n_1;
  wire line_reg_r1_448_511_6_8_n_2;
  wire line_reg_r1_448_511_9_11_n_0;
  wire line_reg_r1_448_511_9_11_n_1;
  wire line_reg_r1_448_511_9_11_n_2;
  wire line_reg_r1_512_575_0_2_i_1_n_0;
  wire line_reg_r1_512_575_0_2_n_0;
  wire line_reg_r1_512_575_0_2_n_1;
  wire line_reg_r1_512_575_0_2_n_2;
  wire line_reg_r1_512_575_12_14_n_0;
  wire line_reg_r1_512_575_12_14_n_1;
  wire line_reg_r1_512_575_12_14_n_2;
  wire line_reg_r1_512_575_15_15_n_0;
  wire line_reg_r1_512_575_3_5_n_0;
  wire line_reg_r1_512_575_3_5_n_1;
  wire line_reg_r1_512_575_3_5_n_2;
  wire line_reg_r1_512_575_6_8_n_0;
  wire line_reg_r1_512_575_6_8_n_1;
  wire line_reg_r1_512_575_6_8_n_2;
  wire line_reg_r1_512_575_9_11_n_0;
  wire line_reg_r1_512_575_9_11_n_1;
  wire line_reg_r1_512_575_9_11_n_2;
  wire line_reg_r1_576_639_0_2_i_1_n_0;
  wire line_reg_r1_576_639_0_2_n_0;
  wire line_reg_r1_576_639_0_2_n_1;
  wire line_reg_r1_576_639_0_2_n_2;
  wire line_reg_r1_576_639_12_14_n_0;
  wire line_reg_r1_576_639_12_14_n_1;
  wire line_reg_r1_576_639_12_14_n_2;
  wire line_reg_r1_576_639_15_15_n_0;
  wire line_reg_r1_576_639_3_5_n_0;
  wire line_reg_r1_576_639_3_5_n_1;
  wire line_reg_r1_576_639_3_5_n_2;
  wire line_reg_r1_576_639_6_8_n_0;
  wire line_reg_r1_576_639_6_8_n_1;
  wire line_reg_r1_576_639_6_8_n_2;
  wire line_reg_r1_576_639_9_11_n_0;
  wire line_reg_r1_576_639_9_11_n_1;
  wire line_reg_r1_576_639_9_11_n_2;
  wire line_reg_r1_64_127_0_2_i_1_n_0;
  wire line_reg_r1_64_127_0_2_n_0;
  wire line_reg_r1_64_127_0_2_n_1;
  wire line_reg_r1_64_127_0_2_n_2;
  wire line_reg_r1_64_127_12_14_n_0;
  wire line_reg_r1_64_127_12_14_n_1;
  wire line_reg_r1_64_127_12_14_n_2;
  wire line_reg_r1_64_127_15_15_n_0;
  wire line_reg_r1_64_127_3_5_n_0;
  wire line_reg_r1_64_127_3_5_n_1;
  wire line_reg_r1_64_127_3_5_n_2;
  wire line_reg_r1_64_127_6_8_n_0;
  wire line_reg_r1_64_127_6_8_n_1;
  wire line_reg_r1_64_127_6_8_n_2;
  wire line_reg_r1_64_127_9_11_n_0;
  wire line_reg_r1_64_127_9_11_n_1;
  wire line_reg_r1_64_127_9_11_n_2;
  wire line_reg_r2_0_63_0_2_i_1__2_n_0;
  wire line_reg_r2_0_63_0_2_i_2__2_n_0;
  wire line_reg_r2_0_63_0_2_i_3__2_n_0;
  wire line_reg_r2_0_63_0_2_i_4__2_n_0;
  wire line_reg_r2_0_63_0_2_i_5__2_n_0;
  wire line_reg_r2_0_63_0_2_i_6__2_n_0;
  wire line_reg_r2_0_63_0_2_n_0;
  wire line_reg_r2_0_63_0_2_n_1;
  wire line_reg_r2_0_63_0_2_n_2;
  wire line_reg_r2_0_63_12_14_n_0;
  wire line_reg_r2_0_63_12_14_n_1;
  wire line_reg_r2_0_63_12_14_n_2;
  wire line_reg_r2_0_63_15_15_n_0;
  wire line_reg_r2_0_63_3_5_n_0;
  wire line_reg_r2_0_63_3_5_n_1;
  wire line_reg_r2_0_63_3_5_n_2;
  wire line_reg_r2_0_63_6_8_n_0;
  wire line_reg_r2_0_63_6_8_n_1;
  wire line_reg_r2_0_63_6_8_n_2;
  wire line_reg_r2_0_63_9_11_n_0;
  wire line_reg_r2_0_63_9_11_n_1;
  wire line_reg_r2_0_63_9_11_n_2;
  wire line_reg_r2_128_191_0_2_n_0;
  wire line_reg_r2_128_191_0_2_n_1;
  wire line_reg_r2_128_191_0_2_n_2;
  wire line_reg_r2_128_191_12_14_n_0;
  wire line_reg_r2_128_191_12_14_n_1;
  wire line_reg_r2_128_191_12_14_n_2;
  wire line_reg_r2_128_191_15_15_n_0;
  wire line_reg_r2_128_191_3_5_n_0;
  wire line_reg_r2_128_191_3_5_n_1;
  wire line_reg_r2_128_191_3_5_n_2;
  wire line_reg_r2_128_191_6_8_n_0;
  wire line_reg_r2_128_191_6_8_n_1;
  wire line_reg_r2_128_191_6_8_n_2;
  wire line_reg_r2_128_191_9_11_n_0;
  wire line_reg_r2_128_191_9_11_n_1;
  wire line_reg_r2_128_191_9_11_n_2;
  wire line_reg_r2_192_255_0_2_n_0;
  wire line_reg_r2_192_255_0_2_n_1;
  wire line_reg_r2_192_255_0_2_n_2;
  wire line_reg_r2_192_255_12_14_n_0;
  wire line_reg_r2_192_255_12_14_n_1;
  wire line_reg_r2_192_255_12_14_n_2;
  wire line_reg_r2_192_255_15_15_n_0;
  wire line_reg_r2_192_255_3_5_n_0;
  wire line_reg_r2_192_255_3_5_n_1;
  wire line_reg_r2_192_255_3_5_n_2;
  wire line_reg_r2_192_255_6_8_n_0;
  wire line_reg_r2_192_255_6_8_n_1;
  wire line_reg_r2_192_255_6_8_n_2;
  wire line_reg_r2_192_255_9_11_n_0;
  wire line_reg_r2_192_255_9_11_n_1;
  wire line_reg_r2_192_255_9_11_n_2;
  wire line_reg_r2_256_319_0_2_n_0;
  wire line_reg_r2_256_319_0_2_n_1;
  wire line_reg_r2_256_319_0_2_n_2;
  wire line_reg_r2_256_319_12_14_n_0;
  wire line_reg_r2_256_319_12_14_n_1;
  wire line_reg_r2_256_319_12_14_n_2;
  wire line_reg_r2_256_319_15_15_n_0;
  wire line_reg_r2_256_319_3_5_n_0;
  wire line_reg_r2_256_319_3_5_n_1;
  wire line_reg_r2_256_319_3_5_n_2;
  wire line_reg_r2_256_319_6_8_n_0;
  wire line_reg_r2_256_319_6_8_n_1;
  wire line_reg_r2_256_319_6_8_n_2;
  wire line_reg_r2_256_319_9_11_n_0;
  wire line_reg_r2_256_319_9_11_n_1;
  wire line_reg_r2_256_319_9_11_n_2;
  wire line_reg_r2_320_383_0_2_n_0;
  wire line_reg_r2_320_383_0_2_n_1;
  wire line_reg_r2_320_383_0_2_n_2;
  wire line_reg_r2_320_383_12_14_n_0;
  wire line_reg_r2_320_383_12_14_n_1;
  wire line_reg_r2_320_383_12_14_n_2;
  wire line_reg_r2_320_383_15_15_n_0;
  wire line_reg_r2_320_383_3_5_n_0;
  wire line_reg_r2_320_383_3_5_n_1;
  wire line_reg_r2_320_383_3_5_n_2;
  wire line_reg_r2_320_383_6_8_n_0;
  wire line_reg_r2_320_383_6_8_n_1;
  wire line_reg_r2_320_383_6_8_n_2;
  wire line_reg_r2_320_383_9_11_n_0;
  wire line_reg_r2_320_383_9_11_n_1;
  wire line_reg_r2_320_383_9_11_n_2;
  wire line_reg_r2_384_447_0_2_n_0;
  wire line_reg_r2_384_447_0_2_n_1;
  wire line_reg_r2_384_447_0_2_n_2;
  wire line_reg_r2_384_447_12_14_n_0;
  wire line_reg_r2_384_447_12_14_n_1;
  wire line_reg_r2_384_447_12_14_n_2;
  wire line_reg_r2_384_447_15_15_n_0;
  wire line_reg_r2_384_447_3_5_n_0;
  wire line_reg_r2_384_447_3_5_n_1;
  wire line_reg_r2_384_447_3_5_n_2;
  wire line_reg_r2_384_447_6_8_n_0;
  wire line_reg_r2_384_447_6_8_n_1;
  wire line_reg_r2_384_447_6_8_n_2;
  wire line_reg_r2_384_447_9_11_n_0;
  wire line_reg_r2_384_447_9_11_n_1;
  wire line_reg_r2_384_447_9_11_n_2;
  wire line_reg_r2_448_511_0_2_n_0;
  wire line_reg_r2_448_511_0_2_n_1;
  wire line_reg_r2_448_511_0_2_n_2;
  wire line_reg_r2_448_511_12_14_n_0;
  wire line_reg_r2_448_511_12_14_n_1;
  wire line_reg_r2_448_511_12_14_n_2;
  wire line_reg_r2_448_511_15_15_n_0;
  wire line_reg_r2_448_511_3_5_n_0;
  wire line_reg_r2_448_511_3_5_n_1;
  wire line_reg_r2_448_511_3_5_n_2;
  wire line_reg_r2_448_511_6_8_n_0;
  wire line_reg_r2_448_511_6_8_n_1;
  wire line_reg_r2_448_511_6_8_n_2;
  wire line_reg_r2_448_511_9_11_n_0;
  wire line_reg_r2_448_511_9_11_n_1;
  wire line_reg_r2_448_511_9_11_n_2;
  wire line_reg_r2_512_575_0_2_n_0;
  wire line_reg_r2_512_575_0_2_n_1;
  wire line_reg_r2_512_575_0_2_n_2;
  wire line_reg_r2_512_575_12_14_n_0;
  wire line_reg_r2_512_575_12_14_n_1;
  wire line_reg_r2_512_575_12_14_n_2;
  wire line_reg_r2_512_575_15_15_n_0;
  wire line_reg_r2_512_575_3_5_n_0;
  wire line_reg_r2_512_575_3_5_n_1;
  wire line_reg_r2_512_575_3_5_n_2;
  wire line_reg_r2_512_575_6_8_n_0;
  wire line_reg_r2_512_575_6_8_n_1;
  wire line_reg_r2_512_575_6_8_n_2;
  wire line_reg_r2_512_575_9_11_n_0;
  wire line_reg_r2_512_575_9_11_n_1;
  wire line_reg_r2_512_575_9_11_n_2;
  wire line_reg_r2_576_639_0_2_n_0;
  wire line_reg_r2_576_639_0_2_n_1;
  wire line_reg_r2_576_639_0_2_n_2;
  wire line_reg_r2_576_639_12_14_n_0;
  wire line_reg_r2_576_639_12_14_n_1;
  wire line_reg_r2_576_639_12_14_n_2;
  wire line_reg_r2_576_639_15_15_n_0;
  wire line_reg_r2_576_639_3_5_n_0;
  wire line_reg_r2_576_639_3_5_n_1;
  wire line_reg_r2_576_639_3_5_n_2;
  wire line_reg_r2_576_639_6_8_n_0;
  wire line_reg_r2_576_639_6_8_n_1;
  wire line_reg_r2_576_639_6_8_n_2;
  wire line_reg_r2_576_639_9_11_n_0;
  wire line_reg_r2_576_639_9_11_n_1;
  wire line_reg_r2_576_639_9_11_n_2;
  wire line_reg_r2_64_127_0_2_n_0;
  wire line_reg_r2_64_127_0_2_n_1;
  wire line_reg_r2_64_127_0_2_n_2;
  wire line_reg_r2_64_127_12_14_n_0;
  wire line_reg_r2_64_127_12_14_n_1;
  wire line_reg_r2_64_127_12_14_n_2;
  wire line_reg_r2_64_127_15_15_n_0;
  wire line_reg_r2_64_127_3_5_n_0;
  wire line_reg_r2_64_127_3_5_n_1;
  wire line_reg_r2_64_127_3_5_n_2;
  wire line_reg_r2_64_127_6_8_n_0;
  wire line_reg_r2_64_127_6_8_n_1;
  wire line_reg_r2_64_127_6_8_n_2;
  wire line_reg_r2_64_127_9_11_n_0;
  wire line_reg_r2_64_127_9_11_n_1;
  wire line_reg_r2_64_127_9_11_n_2;
  wire line_reg_r3_0_63_0_2_i_1__2_n_0;
  wire line_reg_r3_0_63_0_2_i_2__2_n_0;
  wire line_reg_r3_0_63_0_2_i_3__2_n_0;
  wire line_reg_r3_0_63_0_2_i_4__2_n_0;
  wire line_reg_r3_0_63_0_2_i_5__2_n_0;
  wire line_reg_r3_0_63_0_2_n_0;
  wire line_reg_r3_0_63_0_2_n_1;
  wire line_reg_r3_0_63_0_2_n_2;
  wire line_reg_r3_0_63_12_14_n_0;
  wire line_reg_r3_0_63_12_14_n_1;
  wire line_reg_r3_0_63_12_14_n_2;
  wire line_reg_r3_0_63_15_15_n_0;
  wire line_reg_r3_0_63_3_5_n_0;
  wire line_reg_r3_0_63_3_5_n_1;
  wire line_reg_r3_0_63_3_5_n_2;
  wire line_reg_r3_0_63_6_8_n_0;
  wire line_reg_r3_0_63_6_8_n_1;
  wire line_reg_r3_0_63_6_8_n_2;
  wire line_reg_r3_0_63_9_11_n_0;
  wire line_reg_r3_0_63_9_11_n_1;
  wire line_reg_r3_0_63_9_11_n_2;
  wire line_reg_r3_128_191_0_2_n_0;
  wire line_reg_r3_128_191_0_2_n_1;
  wire line_reg_r3_128_191_0_2_n_2;
  wire line_reg_r3_128_191_12_14_n_0;
  wire line_reg_r3_128_191_12_14_n_1;
  wire line_reg_r3_128_191_12_14_n_2;
  wire line_reg_r3_128_191_15_15_n_0;
  wire line_reg_r3_128_191_3_5_n_0;
  wire line_reg_r3_128_191_3_5_n_1;
  wire line_reg_r3_128_191_3_5_n_2;
  wire line_reg_r3_128_191_6_8_n_0;
  wire line_reg_r3_128_191_6_8_n_1;
  wire line_reg_r3_128_191_6_8_n_2;
  wire line_reg_r3_128_191_9_11_n_0;
  wire line_reg_r3_128_191_9_11_n_1;
  wire line_reg_r3_128_191_9_11_n_2;
  wire line_reg_r3_192_255_0_2_n_0;
  wire line_reg_r3_192_255_0_2_n_1;
  wire line_reg_r3_192_255_0_2_n_2;
  wire line_reg_r3_192_255_12_14_n_0;
  wire line_reg_r3_192_255_12_14_n_1;
  wire line_reg_r3_192_255_12_14_n_2;
  wire line_reg_r3_192_255_15_15_n_0;
  wire line_reg_r3_192_255_3_5_n_0;
  wire line_reg_r3_192_255_3_5_n_1;
  wire line_reg_r3_192_255_3_5_n_2;
  wire line_reg_r3_192_255_6_8_n_0;
  wire line_reg_r3_192_255_6_8_n_1;
  wire line_reg_r3_192_255_6_8_n_2;
  wire line_reg_r3_192_255_9_11_n_0;
  wire line_reg_r3_192_255_9_11_n_1;
  wire line_reg_r3_192_255_9_11_n_2;
  wire line_reg_r3_256_319_0_2_n_0;
  wire line_reg_r3_256_319_0_2_n_1;
  wire line_reg_r3_256_319_0_2_n_2;
  wire line_reg_r3_256_319_12_14_n_0;
  wire line_reg_r3_256_319_12_14_n_1;
  wire line_reg_r3_256_319_12_14_n_2;
  wire line_reg_r3_256_319_15_15_n_0;
  wire line_reg_r3_256_319_3_5_n_0;
  wire line_reg_r3_256_319_3_5_n_1;
  wire line_reg_r3_256_319_3_5_n_2;
  wire line_reg_r3_256_319_6_8_n_0;
  wire line_reg_r3_256_319_6_8_n_1;
  wire line_reg_r3_256_319_6_8_n_2;
  wire line_reg_r3_256_319_9_11_n_0;
  wire line_reg_r3_256_319_9_11_n_1;
  wire line_reg_r3_256_319_9_11_n_2;
  wire line_reg_r3_320_383_0_2_n_0;
  wire line_reg_r3_320_383_0_2_n_1;
  wire line_reg_r3_320_383_0_2_n_2;
  wire line_reg_r3_320_383_12_14_n_0;
  wire line_reg_r3_320_383_12_14_n_1;
  wire line_reg_r3_320_383_12_14_n_2;
  wire line_reg_r3_320_383_15_15_n_0;
  wire line_reg_r3_320_383_3_5_n_0;
  wire line_reg_r3_320_383_3_5_n_1;
  wire line_reg_r3_320_383_3_5_n_2;
  wire line_reg_r3_320_383_6_8_n_0;
  wire line_reg_r3_320_383_6_8_n_1;
  wire line_reg_r3_320_383_6_8_n_2;
  wire line_reg_r3_320_383_9_11_n_0;
  wire line_reg_r3_320_383_9_11_n_1;
  wire line_reg_r3_320_383_9_11_n_2;
  wire line_reg_r3_384_447_0_2_n_0;
  wire line_reg_r3_384_447_0_2_n_1;
  wire line_reg_r3_384_447_0_2_n_2;
  wire line_reg_r3_384_447_12_14_n_0;
  wire line_reg_r3_384_447_12_14_n_1;
  wire line_reg_r3_384_447_12_14_n_2;
  wire line_reg_r3_384_447_15_15_n_0;
  wire line_reg_r3_384_447_3_5_n_0;
  wire line_reg_r3_384_447_3_5_n_1;
  wire line_reg_r3_384_447_3_5_n_2;
  wire line_reg_r3_384_447_6_8_n_0;
  wire line_reg_r3_384_447_6_8_n_1;
  wire line_reg_r3_384_447_6_8_n_2;
  wire line_reg_r3_384_447_9_11_n_0;
  wire line_reg_r3_384_447_9_11_n_1;
  wire line_reg_r3_384_447_9_11_n_2;
  wire line_reg_r3_448_511_0_2_n_0;
  wire line_reg_r3_448_511_0_2_n_1;
  wire line_reg_r3_448_511_0_2_n_2;
  wire line_reg_r3_448_511_12_14_n_0;
  wire line_reg_r3_448_511_12_14_n_1;
  wire line_reg_r3_448_511_12_14_n_2;
  wire line_reg_r3_448_511_15_15_n_0;
  wire line_reg_r3_448_511_3_5_n_0;
  wire line_reg_r3_448_511_3_5_n_1;
  wire line_reg_r3_448_511_3_5_n_2;
  wire line_reg_r3_448_511_6_8_n_0;
  wire line_reg_r3_448_511_6_8_n_1;
  wire line_reg_r3_448_511_6_8_n_2;
  wire line_reg_r3_448_511_9_11_n_0;
  wire line_reg_r3_448_511_9_11_n_1;
  wire line_reg_r3_448_511_9_11_n_2;
  wire line_reg_r3_512_575_0_2_n_0;
  wire line_reg_r3_512_575_0_2_n_1;
  wire line_reg_r3_512_575_0_2_n_2;
  wire line_reg_r3_512_575_12_14_n_0;
  wire line_reg_r3_512_575_12_14_n_1;
  wire line_reg_r3_512_575_12_14_n_2;
  wire line_reg_r3_512_575_15_15_n_0;
  wire line_reg_r3_512_575_3_5_n_0;
  wire line_reg_r3_512_575_3_5_n_1;
  wire line_reg_r3_512_575_3_5_n_2;
  wire line_reg_r3_512_575_6_8_n_0;
  wire line_reg_r3_512_575_6_8_n_1;
  wire line_reg_r3_512_575_6_8_n_2;
  wire line_reg_r3_512_575_9_11_n_0;
  wire line_reg_r3_512_575_9_11_n_1;
  wire line_reg_r3_512_575_9_11_n_2;
  wire line_reg_r3_576_639_0_2_n_0;
  wire line_reg_r3_576_639_0_2_n_1;
  wire line_reg_r3_576_639_0_2_n_2;
  wire line_reg_r3_576_639_12_14_n_0;
  wire line_reg_r3_576_639_12_14_n_1;
  wire line_reg_r3_576_639_12_14_n_2;
  wire line_reg_r3_576_639_15_15_n_0;
  wire line_reg_r3_576_639_3_5_n_0;
  wire line_reg_r3_576_639_3_5_n_1;
  wire line_reg_r3_576_639_3_5_n_2;
  wire line_reg_r3_576_639_6_8_n_0;
  wire line_reg_r3_576_639_6_8_n_1;
  wire line_reg_r3_576_639_6_8_n_2;
  wire line_reg_r3_576_639_9_11_n_0;
  wire line_reg_r3_576_639_9_11_n_1;
  wire line_reg_r3_576_639_9_11_n_2;
  wire line_reg_r3_64_127_0_2_n_0;
  wire line_reg_r3_64_127_0_2_n_1;
  wire line_reg_r3_64_127_0_2_n_2;
  wire line_reg_r3_64_127_12_14_n_0;
  wire line_reg_r3_64_127_12_14_n_1;
  wire line_reg_r3_64_127_12_14_n_2;
  wire line_reg_r3_64_127_15_15_n_0;
  wire line_reg_r3_64_127_3_5_n_0;
  wire line_reg_r3_64_127_3_5_n_1;
  wire line_reg_r3_64_127_3_5_n_2;
  wire line_reg_r3_64_127_6_8_n_0;
  wire line_reg_r3_64_127_6_8_n_1;
  wire line_reg_r3_64_127_6_8_n_2;
  wire line_reg_r3_64_127_9_11_n_0;
  wire line_reg_r3_64_127_9_11_n_1;
  wire line_reg_r3_64_127_9_11_n_2;
  wire \mult1_reg[0][7] ;
  wire \mult1_reg[0][7]_0 ;
  wire \mult1_reg[0][7]_1 ;
  wire \mult1_reg[0][7]_2 ;
  wire \mult1_reg[0][7]_3 ;
  wire \mult1_reg[0][7]_4 ;
  wire \mult1_reg[0][7]_5 ;
  wire \mult1_reg[0][7]_6 ;
  wire \mult1_reg[0][7]_7 ;
  wire \mult1_reg[0][7]_8 ;
  wire \mult1_reg[0][8] ;
  wire \mult1_reg[0][8]_0 ;
  wire \mult1_reg[0][8]_1 ;
  wire \mult1_reg[0][8]_2 ;
  wire \mult1_reg[0][8]_3 ;
  wire \mult1_reg[0][8]_4 ;
  wire \mult1_reg[0][8]_5 ;
  wire \mult1_reg[0][8]_6 ;
  wire \mult1_reg[0][8]_7 ;
  wire \mult1_reg[0][8]_8 ;
  wire \mult1_reg[0][8]_i_100_n_0 ;
  wire \mult1_reg[0][8]_i_101_n_0 ;
  wire \mult1_reg[0][8]_i_114_n_0 ;
  wire \mult1_reg[0][8]_i_115_n_0 ;
  wire \mult1_reg[0][8]_i_116_n_0 ;
  wire \mult1_reg[0][8]_i_117_n_0 ;
  wire \mult1_reg[0][8]_i_130_n_0 ;
  wire \mult1_reg[0][8]_i_131_n_0 ;
  wire \mult1_reg[0][8]_i_132_n_0 ;
  wire \mult1_reg[0][8]_i_133_n_0 ;
  wire \mult1_reg[0][8]_i_26_n_0 ;
  wire \mult1_reg[0][8]_i_27_n_0 ;
  wire \mult1_reg[0][8]_i_34_n_0 ;
  wire \mult1_reg[0][8]_i_35_n_0 ;
  wire \mult1_reg[0][8]_i_42_n_0 ;
  wire \mult1_reg[0][8]_i_43_n_0 ;
  wire \mult1_reg[0][8]_i_50_n_0 ;
  wire \mult1_reg[0][8]_i_51_n_0 ;
  wire \mult1_reg[0][8]_i_58_n_0 ;
  wire \mult1_reg[0][8]_i_59_n_0 ;
  wire \mult1_reg[0][8]_i_66_n_0 ;
  wire \mult1_reg[0][8]_i_67_n_0 ;
  wire \mult1_reg[0][8]_i_68_n_0 ;
  wire \mult1_reg[0][8]_i_69_n_0 ;
  wire \mult1_reg[0][8]_i_82_n_0 ;
  wire \mult1_reg[0][8]_i_83_n_0 ;
  wire \mult1_reg[0][8]_i_84_n_0 ;
  wire \mult1_reg[0][8]_i_85_n_0 ;
  wire \mult1_reg[0][8]_i_98_n_0 ;
  wire \mult1_reg[0][8]_i_99_n_0 ;
  wire \mult1_reg[1][7] ;
  wire \mult1_reg[1][7]_0 ;
  wire \mult1_reg[1][7]_1 ;
  wire \mult1_reg[1][7]_10 ;
  wire \mult1_reg[1][7]_2 ;
  wire \mult1_reg[1][7]_3 ;
  wire \mult1_reg[1][7]_4 ;
  wire \mult1_reg[1][7]_5 ;
  wire \mult1_reg[1][7]_6 ;
  wire \mult1_reg[1][7]_7 ;
  wire \mult1_reg[1][7]_8 ;
  wire \mult1_reg[1][7]_9 ;
  wire \mult1_reg[1][8] ;
  wire \mult1_reg[1][8]_0 ;
  wire \mult1_reg[1][8]_1 ;
  wire \mult1_reg[1][8]_10 ;
  wire \mult1_reg[1][8]_2 ;
  wire \mult1_reg[1][8]_3 ;
  wire \mult1_reg[1][8]_4 ;
  wire \mult1_reg[1][8]_5 ;
  wire \mult1_reg[1][8]_6 ;
  wire \mult1_reg[1][8]_7 ;
  wire \mult1_reg[1][8]_8 ;
  wire \mult1_reg[1][8]_9 ;
  wire \mult1_reg[1][8]_i_111_n_0 ;
  wire \mult1_reg[1][8]_i_112_n_0 ;
  wire \mult1_reg[1][8]_i_113_n_0 ;
  wire \mult1_reg[1][8]_i_114_n_0 ;
  wire \mult1_reg[1][8]_i_127_n_0 ;
  wire \mult1_reg[1][8]_i_128_n_0 ;
  wire \mult1_reg[1][8]_i_129_n_0 ;
  wire \mult1_reg[1][8]_i_130_n_0 ;
  wire \mult1_reg[1][8]_i_143_n_0 ;
  wire \mult1_reg[1][8]_i_144_n_0 ;
  wire \mult1_reg[1][8]_i_145_n_0 ;
  wire \mult1_reg[1][8]_i_146_n_0 ;
  wire \mult1_reg[1][8]_i_159_n_0 ;
  wire \mult1_reg[1][8]_i_160_n_0 ;
  wire \mult1_reg[1][8]_i_161_n_0 ;
  wire \mult1_reg[1][8]_i_162_n_0 ;
  wire \mult1_reg[1][8]_i_31_n_0 ;
  wire \mult1_reg[1][8]_i_32_n_0 ;
  wire \mult1_reg[1][8]_i_39_n_0 ;
  wire \mult1_reg[1][8]_i_40_n_0 ;
  wire \mult1_reg[1][8]_i_47_n_0 ;
  wire \mult1_reg[1][8]_i_48_n_0 ;
  wire \mult1_reg[1][8]_i_55_n_0 ;
  wire \mult1_reg[1][8]_i_56_n_0 ;
  wire \mult1_reg[1][8]_i_63_n_0 ;
  wire \mult1_reg[1][8]_i_64_n_0 ;
  wire \mult1_reg[1][8]_i_71_n_0 ;
  wire \mult1_reg[1][8]_i_72_n_0 ;
  wire \mult1_reg[1][8]_i_79_n_0 ;
  wire \mult1_reg[1][8]_i_80_n_0 ;
  wire \mult1_reg[1][8]_i_81_n_0 ;
  wire \mult1_reg[1][8]_i_82_n_0 ;
  wire \mult1_reg[1][8]_i_95_n_0 ;
  wire \mult1_reg[1][8]_i_96_n_0 ;
  wire \mult1_reg[1][8]_i_97_n_0 ;
  wire \mult1_reg[1][8]_i_98_n_0 ;
  wire \mult1_reg[2][7] ;
  wire \mult1_reg[2][7]_0 ;
  wire \mult1_reg[2][7]_1 ;
  wire \mult1_reg[2][7]_2 ;
  wire \mult1_reg[2][7]_3 ;
  wire \mult1_reg[2][7]_4 ;
  wire \mult1_reg[2][7]_5 ;
  wire \mult1_reg[2][7]_6 ;
  wire \mult1_reg[2][7]_7 ;
  wire \mult1_reg[2][7]_8 ;
  wire \mult1_reg[2][8] ;
  wire \mult1_reg[2][8]_0 ;
  wire \mult1_reg[2][8]_1 ;
  wire \mult1_reg[2][8]_2 ;
  wire \mult1_reg[2][8]_3 ;
  wire \mult1_reg[2][8]_4 ;
  wire \mult1_reg[2][8]_5 ;
  wire \mult1_reg[2][8]_6 ;
  wire \mult1_reg[2][8]_7 ;
  wire \mult1_reg[2][8]_8 ;
  wire \mult1_reg[2][8]_i_100_n_0 ;
  wire \mult1_reg[2][8]_i_101_n_0 ;
  wire \mult1_reg[2][8]_i_114_n_0 ;
  wire \mult1_reg[2][8]_i_115_n_0 ;
  wire \mult1_reg[2][8]_i_116_n_0 ;
  wire \mult1_reg[2][8]_i_117_n_0 ;
  wire \mult1_reg[2][8]_i_130_n_0 ;
  wire \mult1_reg[2][8]_i_131_n_0 ;
  wire \mult1_reg[2][8]_i_132_n_0 ;
  wire \mult1_reg[2][8]_i_133_n_0 ;
  wire \mult1_reg[2][8]_i_146_n_0 ;
  wire \mult1_reg[2][8]_i_147_n_0 ;
  wire \mult1_reg[2][8]_i_148_n_0 ;
  wire \mult1_reg[2][8]_i_149_n_0 ;
  wire \mult1_reg[2][8]_i_26_n_0 ;
  wire \mult1_reg[2][8]_i_27_n_0 ;
  wire \mult1_reg[2][8]_i_28_n_0 ;
  wire \mult1_reg[2][8]_i_38_n_0 ;
  wire \mult1_reg[2][8]_i_39_n_0 ;
  wire \mult1_reg[2][8]_i_46_n_0 ;
  wire \mult1_reg[2][8]_i_47_n_0 ;
  wire \mult1_reg[2][8]_i_54_n_0 ;
  wire \mult1_reg[2][8]_i_55_n_0 ;
  wire \mult1_reg[2][8]_i_62_n_0 ;
  wire \mult1_reg[2][8]_i_63_n_0 ;
  wire \mult1_reg[2][8]_i_70_n_0 ;
  wire \mult1_reg[2][8]_i_71_n_0 ;
  wire \mult1_reg[2][8]_i_72_n_0 ;
  wire \mult1_reg[2][8]_i_73_n_0 ;
  wire \mult1_reg[2][8]_i_74_n_0 ;
  wire \mult1_reg[2][8]_i_75_n_0 ;
  wire \mult1_reg[2][8]_i_76_n_0 ;
  wire \mult1_reg[2][8]_i_98_n_0 ;
  wire \mult1_reg[2][8]_i_99_n_0 ;
  wire \mult[0][3][1]_i_10_n_0 ;
  wire \mult[0][3][1]_i_11_n_0 ;
  wire \mult[0][3][1]_i_9_n_0 ;
  wire \mult[0][3][2]_i_10_n_0 ;
  wire \mult[0][3][2]_i_11_n_0 ;
  wire \mult[0][3][2]_i_9_n_0 ;
  wire \mult[0][3][3]_i_10_n_0 ;
  wire \mult[0][3][3]_i_11_n_0 ;
  wire \mult[0][3][3]_i_9_n_0 ;
  wire \mult[0][3][4]_i_10_n_0 ;
  wire \mult[0][3][4]_i_11_n_0 ;
  wire \mult[0][3][4]_i_9_n_0 ;
  wire \mult[0][3][5]_i_10_n_0 ;
  wire \mult[0][3][5]_i_11_n_0 ;
  wire \mult[0][3][5]_i_9_n_0 ;
  wire \mult[0][4][2]_i_18_n_0 ;
  wire \mult[0][4][2]_i_19_n_0 ;
  wire \mult[0][4][2]_i_20_n_0 ;
  wire \mult[0][4][2]_i_21_n_0 ;
  wire \mult[0][4][2]_i_8_n_0 ;
  wire \mult[0][4][2]_i_9_n_0 ;
  wire \mult[0][4][3]_i_18_n_0 ;
  wire \mult[0][4][3]_i_19_n_0 ;
  wire \mult[0][4][3]_i_20_n_0 ;
  wire \mult[0][4][3]_i_21_n_0 ;
  wire \mult[0][4][3]_i_8_n_0 ;
  wire \mult[0][4][3]_i_9_n_0 ;
  wire \mult[0][4][4]_i_18_n_0 ;
  wire \mult[0][4][4]_i_19_n_0 ;
  wire \mult[0][4][4]_i_20_n_0 ;
  wire \mult[0][4][4]_i_21_n_0 ;
  wire \mult[0][4][4]_i_8_n_0 ;
  wire \mult[0][4][4]_i_9_n_0 ;
  wire \mult[0][4][5]_i_18_n_0 ;
  wire \mult[0][4][5]_i_19_n_0 ;
  wire \mult[0][4][5]_i_20_n_0 ;
  wire \mult[0][4][5]_i_21_n_0 ;
  wire \mult[0][4][5]_i_8_n_0 ;
  wire \mult[0][4][5]_i_9_n_0 ;
  wire \mult[0][4][6]_i_18_n_0 ;
  wire \mult[0][4][6]_i_19_n_0 ;
  wire \mult[0][4][6]_i_20_n_0 ;
  wire \mult[0][4][6]_i_21_n_0 ;
  wire \mult[0][4][6]_i_8_n_0 ;
  wire \mult[0][4][6]_i_9_n_0 ;
  wire \mult[1][3][1]_i_10_n_0 ;
  wire \mult[1][3][1]_i_11_n_0 ;
  wire \mult[1][3][1]_i_9_n_0 ;
  wire \mult[1][3][2]_i_10_n_0 ;
  wire \mult[1][3][2]_i_11_n_0 ;
  wire \mult[1][3][2]_i_9_n_0 ;
  wire \mult[1][3][3]_i_10_n_0 ;
  wire \mult[1][3][3]_i_11_n_0 ;
  wire \mult[1][3][3]_i_9_n_0 ;
  wire \mult[1][3][4]_i_10_n_0 ;
  wire \mult[1][3][4]_i_11_n_0 ;
  wire \mult[1][3][4]_i_9_n_0 ;
  wire \mult[1][3][5]_i_10_n_0 ;
  wire \mult[1][3][5]_i_11_n_0 ;
  wire \mult[1][3][5]_i_9_n_0 ;
  wire \mult[1][3][6]_i_10_n_0 ;
  wire \mult[1][3][6]_i_11_n_0 ;
  wire \mult[1][3][6]_i_9_n_0 ;
  wire \mult[1][4][2]_i_18_n_0 ;
  wire \mult[1][4][2]_i_19_n_0 ;
  wire \mult[1][4][2]_i_20_n_0 ;
  wire \mult[1][4][2]_i_21_n_0 ;
  wire \mult[1][4][2]_i_8_n_0 ;
  wire \mult[1][4][2]_i_9_n_0 ;
  wire \mult[1][4][3]_i_18_n_0 ;
  wire \mult[1][4][3]_i_19_n_0 ;
  wire \mult[1][4][3]_i_20_n_0 ;
  wire \mult[1][4][3]_i_21_n_0 ;
  wire \mult[1][4][3]_i_8_n_0 ;
  wire \mult[1][4][3]_i_9_n_0 ;
  wire \mult[1][4][4]_i_18_n_0 ;
  wire \mult[1][4][4]_i_19_n_0 ;
  wire \mult[1][4][4]_i_20_n_0 ;
  wire \mult[1][4][4]_i_21_n_0 ;
  wire \mult[1][4][4]_i_8_n_0 ;
  wire \mult[1][4][4]_i_9_n_0 ;
  wire \mult[1][4][5]_i_18_n_0 ;
  wire \mult[1][4][5]_i_19_n_0 ;
  wire \mult[1][4][5]_i_20_n_0 ;
  wire \mult[1][4][5]_i_21_n_0 ;
  wire \mult[1][4][5]_i_8_n_0 ;
  wire \mult[1][4][5]_i_9_n_0 ;
  wire \mult[1][4][6]_i_18_n_0 ;
  wire \mult[1][4][6]_i_19_n_0 ;
  wire \mult[1][4][6]_i_20_n_0 ;
  wire \mult[1][4][6]_i_21_n_0 ;
  wire \mult[1][4][6]_i_8_n_0 ;
  wire \mult[1][4][6]_i_9_n_0 ;
  wire \mult[1][4][7]_i_18_n_0 ;
  wire \mult[1][4][7]_i_19_n_0 ;
  wire \mult[1][4][7]_i_20_n_0 ;
  wire \mult[1][4][7]_i_21_n_0 ;
  wire \mult[1][4][7]_i_8_n_0 ;
  wire \mult[1][4][7]_i_9_n_0 ;
  wire \mult[2][3][1]_i_10_n_0 ;
  wire \mult[2][3][1]_i_11_n_0 ;
  wire \mult[2][3][1]_i_9_n_0 ;
  wire \mult[2][3][2]_i_10_n_0 ;
  wire \mult[2][3][2]_i_11_n_0 ;
  wire \mult[2][3][2]_i_9_n_0 ;
  wire \mult[2][3][3]_i_10_n_0 ;
  wire \mult[2][3][3]_i_11_n_0 ;
  wire \mult[2][3][3]_i_9_n_0 ;
  wire \mult[2][3][4]_i_10_n_0 ;
  wire \mult[2][3][4]_i_11_n_0 ;
  wire \mult[2][3][4]_i_9_n_0 ;
  wire \mult[2][3][5]_i_10_n_0 ;
  wire \mult[2][3][5]_i_11_n_0 ;
  wire \mult[2][3][5]_i_9_n_0 ;
  wire \mult[2][4][2]_i_18_n_0 ;
  wire \mult[2][4][2]_i_19_n_0 ;
  wire \mult[2][4][2]_i_20_n_0 ;
  wire \mult[2][4][2]_i_21_n_0 ;
  wire \mult[2][4][2]_i_8_n_0 ;
  wire \mult[2][4][2]_i_9_n_0 ;
  wire \mult[2][4][3]_i_18_n_0 ;
  wire \mult[2][4][3]_i_19_n_0 ;
  wire \mult[2][4][3]_i_20_n_0 ;
  wire \mult[2][4][3]_i_21_n_0 ;
  wire \mult[2][4][3]_i_8_n_0 ;
  wire \mult[2][4][3]_i_9_n_0 ;
  wire \mult[2][4][4]_i_18_n_0 ;
  wire \mult[2][4][4]_i_19_n_0 ;
  wire \mult[2][4][4]_i_20_n_0 ;
  wire \mult[2][4][4]_i_21_n_0 ;
  wire \mult[2][4][4]_i_8_n_0 ;
  wire \mult[2][4][4]_i_9_n_0 ;
  wire \mult[2][4][5]_i_18_n_0 ;
  wire \mult[2][4][5]_i_19_n_0 ;
  wire \mult[2][4][5]_i_20_n_0 ;
  wire \mult[2][4][5]_i_21_n_0 ;
  wire \mult[2][4][5]_i_8_n_0 ;
  wire \mult[2][4][5]_i_9_n_0 ;
  wire \mult[2][4][6]_i_10_n_0 ;
  wire \mult[2][4][6]_i_11_n_0 ;
  wire \mult[2][4][6]_i_23_n_0 ;
  wire \mult[2][4][6]_i_24_n_0 ;
  wire \mult[2][4][6]_i_25_n_0 ;
  wire \mult[2][4][6]_i_26_n_0 ;
  wire \mult[2][4][6]_i_27_n_0 ;
  wire \mult[2][4][6]_i_9_n_0 ;
  wire [15:0]o_data01_out;
  wire [15:0]o_data03_out;
  wire [31:0]pixel_data;
  wire \rdPntr[10]_i_2__2_n_0 ;
  wire \rdPntr[10]_i_3__2_n_0 ;
  wire \rdPntr[6]_i_1__2_n_0 ;
  wire \rdPntr[6]_i_2__2_n_0 ;
  wire \rdPntr[7]_i_1__2_n_0 ;
  wire \rdPntr[8]_i_1__2_n_0 ;
  wire \rdPntr[9]_i_1__2_n_0 ;
  wire \rdPntr_reg[0]_rep__0_0 ;
  wire \rdPntr_reg[0]_rep__0_1 ;
  wire \rdPntr_reg[0]_rep__0_10 ;
  wire \rdPntr_reg[0]_rep__0_11 ;
  wire \rdPntr_reg[0]_rep__0_12 ;
  wire \rdPntr_reg[0]_rep__0_13 ;
  wire \rdPntr_reg[0]_rep__0_14 ;
  wire \rdPntr_reg[0]_rep__0_15 ;
  wire \rdPntr_reg[0]_rep__0_2 ;
  wire \rdPntr_reg[0]_rep__0_3 ;
  wire \rdPntr_reg[0]_rep__0_4 ;
  wire \rdPntr_reg[0]_rep__0_5 ;
  wire \rdPntr_reg[0]_rep__0_6 ;
  wire \rdPntr_reg[0]_rep__0_7 ;
  wire \rdPntr_reg[0]_rep__0_8 ;
  wire \rdPntr_reg[0]_rep__0_9 ;
  wire \rdPntr_reg[0]_rep__0_n_0 ;
  wire \rdPntr_reg[0]_rep__1_0 ;
  wire \rdPntr_reg[0]_rep__1_n_0 ;
  wire \rdPntr_reg[0]_rep_n_0 ;
  wire \rdPntr_reg[8]_0 ;
  wire \rdPntr_reg[8]_1 ;
  wire \rdPntr_reg[8]_10 ;
  wire \rdPntr_reg[8]_11 ;
  wire \rdPntr_reg[8]_12 ;
  wire \rdPntr_reg[8]_13 ;
  wire \rdPntr_reg[8]_14 ;
  wire \rdPntr_reg[8]_15 ;
  wire \rdPntr_reg[8]_2 ;
  wire \rdPntr_reg[8]_3 ;
  wire \rdPntr_reg[8]_4 ;
  wire \rdPntr_reg[8]_5 ;
  wire \rdPntr_reg[8]_6 ;
  wire \rdPntr_reg[8]_7 ;
  wire \rdPntr_reg[8]_8 ;
  wire \rdPntr_reg[8]_9 ;
  wire \rdPntr_reg[9]_0 ;
  wire \rdPntr_reg[9]_1 ;
  wire \rdPntr_reg[9]_10 ;
  wire \rdPntr_reg[9]_11 ;
  wire \rdPntr_reg[9]_12 ;
  wire \rdPntr_reg[9]_13 ;
  wire \rdPntr_reg[9]_14 ;
  wire \rdPntr_reg[9]_15 ;
  wire \rdPntr_reg[9]_2 ;
  wire \rdPntr_reg[9]_3 ;
  wire \rdPntr_reg[9]_4 ;
  wire \rdPntr_reg[9]_5 ;
  wire \rdPntr_reg[9]_6 ;
  wire \rdPntr_reg[9]_7 ;
  wire \rdPntr_reg[9]_8 ;
  wire \rdPntr_reg[9]_9 ;
  wire \rdPntr_reg_n_0_[0] ;
  wire \rdPntr_reg_n_0_[10] ;
  wire \rdPntr_reg_n_0_[1] ;
  wire \rdPntr_reg_n_0_[2] ;
  wire \rdPntr_reg_n_0_[3] ;
  wire \rdPntr_reg_n_0_[4] ;
  wire \rdPntr_reg_n_0_[5] ;
  wire [9:6]rdPntr_reg_rep__0;
  wire someport;
  wire \wrPntr[0]_i_1__2_n_0 ;
  wire \wrPntr[10]_i_1_n_0 ;
  wire \wrPntr[10]_i_2__2_n_0 ;
  wire \wrPntr[10]_i_3__2_n_0 ;
  wire \wrPntr[1]_i_1__2_n_0 ;
  wire \wrPntr[2]_i_1__2_n_0 ;
  wire \wrPntr[3]_i_1__2_n_0 ;
  wire \wrPntr[4]_i_1__2_n_0 ;
  wire \wrPntr[5]_i_1__2_n_0 ;
  wire \wrPntr[6]_i_1__2_n_0 ;
  wire \wrPntr[6]_i_2__2_n_0 ;
  wire \wrPntr[7]_i_1__2_n_0 ;
  wire \wrPntr[8]_i_1__2_n_0 ;
  wire \wrPntr[9]_i_1__2_n_0 ;
  wire \wrPntr_reg_n_0_[0] ;
  wire \wrPntr_reg_n_0_[10] ;
  wire \wrPntr_reg_n_0_[1] ;
  wire \wrPntr_reg_n_0_[2] ;
  wire \wrPntr_reg_n_0_[3] ;
  wire \wrPntr_reg_n_0_[4] ;
  wire \wrPntr_reg_n_0_[5] ;
  wire \wrPntr_reg_n_0_[6] ;
  wire \wrPntr_reg_n_0_[7] ;
  wire \wrPntr_reg_n_0_[8] ;
  wire \wrPntr_reg_n_0_[9] ;
  wire NLW_line_reg_r1_0_63_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_0_63_12_14_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_0_63_15_15_SPO_UNCONNECTED;
  wire NLW_line_reg_r1_0_63_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_0_63_6_8_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_0_63_9_11_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_128_191_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_128_191_12_14_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_128_191_15_15_SPO_UNCONNECTED;
  wire NLW_line_reg_r1_128_191_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_128_191_6_8_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_128_191_9_11_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_192_255_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_192_255_12_14_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_192_255_15_15_SPO_UNCONNECTED;
  wire NLW_line_reg_r1_192_255_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_192_255_6_8_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_192_255_9_11_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_256_319_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_256_319_12_14_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_256_319_15_15_SPO_UNCONNECTED;
  wire NLW_line_reg_r1_256_319_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_256_319_6_8_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_256_319_9_11_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_320_383_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_320_383_12_14_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_320_383_15_15_SPO_UNCONNECTED;
  wire NLW_line_reg_r1_320_383_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_320_383_6_8_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_320_383_9_11_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_384_447_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_384_447_12_14_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_384_447_15_15_SPO_UNCONNECTED;
  wire NLW_line_reg_r1_384_447_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_384_447_6_8_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_384_447_9_11_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_448_511_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_448_511_12_14_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_448_511_15_15_SPO_UNCONNECTED;
  wire NLW_line_reg_r1_448_511_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_448_511_6_8_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_448_511_9_11_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_512_575_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_512_575_12_14_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_512_575_15_15_SPO_UNCONNECTED;
  wire NLW_line_reg_r1_512_575_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_512_575_6_8_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_512_575_9_11_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_576_639_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_576_639_12_14_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_576_639_15_15_SPO_UNCONNECTED;
  wire NLW_line_reg_r1_576_639_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_576_639_6_8_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_576_639_9_11_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_64_127_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_64_127_12_14_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_64_127_15_15_SPO_UNCONNECTED;
  wire NLW_line_reg_r1_64_127_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_64_127_6_8_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_64_127_9_11_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_0_63_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_0_63_12_14_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_0_63_15_15_SPO_UNCONNECTED;
  wire NLW_line_reg_r2_0_63_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_0_63_6_8_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_0_63_9_11_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_128_191_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_128_191_12_14_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_128_191_15_15_SPO_UNCONNECTED;
  wire NLW_line_reg_r2_128_191_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_128_191_6_8_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_128_191_9_11_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_192_255_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_192_255_12_14_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_192_255_15_15_SPO_UNCONNECTED;
  wire NLW_line_reg_r2_192_255_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_192_255_6_8_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_192_255_9_11_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_256_319_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_256_319_12_14_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_256_319_15_15_SPO_UNCONNECTED;
  wire NLW_line_reg_r2_256_319_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_256_319_6_8_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_256_319_9_11_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_320_383_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_320_383_12_14_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_320_383_15_15_SPO_UNCONNECTED;
  wire NLW_line_reg_r2_320_383_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_320_383_6_8_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_320_383_9_11_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_384_447_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_384_447_12_14_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_384_447_15_15_SPO_UNCONNECTED;
  wire NLW_line_reg_r2_384_447_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_384_447_6_8_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_384_447_9_11_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_448_511_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_448_511_12_14_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_448_511_15_15_SPO_UNCONNECTED;
  wire NLW_line_reg_r2_448_511_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_448_511_6_8_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_448_511_9_11_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_512_575_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_512_575_12_14_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_512_575_15_15_SPO_UNCONNECTED;
  wire NLW_line_reg_r2_512_575_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_512_575_6_8_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_512_575_9_11_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_576_639_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_576_639_12_14_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_576_639_15_15_SPO_UNCONNECTED;
  wire NLW_line_reg_r2_576_639_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_576_639_6_8_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_576_639_9_11_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_64_127_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_64_127_12_14_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_64_127_15_15_SPO_UNCONNECTED;
  wire NLW_line_reg_r2_64_127_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_64_127_6_8_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_64_127_9_11_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_0_63_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_0_63_12_14_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_0_63_15_15_SPO_UNCONNECTED;
  wire NLW_line_reg_r3_0_63_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_0_63_6_8_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_0_63_9_11_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_128_191_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_128_191_12_14_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_128_191_15_15_SPO_UNCONNECTED;
  wire NLW_line_reg_r3_128_191_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_128_191_6_8_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_128_191_9_11_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_192_255_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_192_255_12_14_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_192_255_15_15_SPO_UNCONNECTED;
  wire NLW_line_reg_r3_192_255_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_192_255_6_8_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_192_255_9_11_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_256_319_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_256_319_12_14_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_256_319_15_15_SPO_UNCONNECTED;
  wire NLW_line_reg_r3_256_319_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_256_319_6_8_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_256_319_9_11_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_320_383_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_320_383_12_14_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_320_383_15_15_SPO_UNCONNECTED;
  wire NLW_line_reg_r3_320_383_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_320_383_6_8_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_320_383_9_11_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_384_447_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_384_447_12_14_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_384_447_15_15_SPO_UNCONNECTED;
  wire NLW_line_reg_r3_384_447_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_384_447_6_8_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_384_447_9_11_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_448_511_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_448_511_12_14_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_448_511_15_15_SPO_UNCONNECTED;
  wire NLW_line_reg_r3_448_511_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_448_511_6_8_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_448_511_9_11_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_512_575_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_512_575_12_14_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_512_575_15_15_SPO_UNCONNECTED;
  wire NLW_line_reg_r3_512_575_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_512_575_6_8_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_512_575_9_11_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_576_639_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_576_639_12_14_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_576_639_15_15_SPO_UNCONNECTED;
  wire NLW_line_reg_r3_576_639_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_576_639_6_8_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_576_639_9_11_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_64_127_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_64_127_12_14_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_64_127_15_15_SPO_UNCONNECTED;
  wire NLW_line_reg_r3_64_127_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_64_127_6_8_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_64_127_9_11_DOD_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r1_0_63_0_2
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(i_pixel[0]),
        .DIB(i_pixel[1]),
        .DIC(i_pixel[2]),
        .DID(1'b0),
        .DOA(line_reg_r1_0_63_0_2_n_0),
        .DOB(line_reg_r1_0_63_0_2_n_1),
        .DOC(line_reg_r1_0_63_0_2_n_2),
        .DOD(NLW_line_reg_r1_0_63_0_2_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_0_63_0_2_i_4_n_0));
  LUT5 #(
    .INIT(32'h00000002)) 
    line_reg_r1_0_63_0_2_i_4
       (.I0(\wrPntr[10]_i_1_n_0 ),
        .I1(\wrPntr_reg_n_0_[7] ),
        .I2(\wrPntr_reg_n_0_[6] ),
        .I3(\wrPntr_reg_n_0_[9] ),
        .I4(\wrPntr_reg_n_0_[8] ),
        .O(line_reg_r1_0_63_0_2_i_4_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M line_reg_r1_0_63_12_14
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__0_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__0_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__0_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(i_pixel[9]),
        .DIB(i_pixel[10]),
        .DIC(i_pixel[11]),
        .DID(1'b0),
        .DOA(line_reg_r1_0_63_12_14_n_0),
        .DOB(line_reg_r1_0_63_12_14_n_1),
        .DOC(line_reg_r1_0_63_12_14_n_2),
        .DOD(NLW_line_reg_r1_0_63_12_14_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_0_63_0_2_i_4_n_0));
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1D line_reg_r1_0_63_15_15
       (.A0(\wrPntr_reg_n_0_[0] ),
        .A1(\wrPntr_reg_n_0_[1] ),
        .A2(\wrPntr_reg_n_0_[2] ),
        .A3(\wrPntr_reg_n_0_[3] ),
        .A4(\wrPntr_reg_n_0_[4] ),
        .A5(\wrPntr_reg_n_0_[5] ),
        .D(1'b0),
        .DPO(line_reg_r1_0_63_15_15_n_0),
        .DPRA0(\rdPntr_reg[0]_rep__0_n_0 ),
        .DPRA1(\rdPntr_reg_n_0_[1] ),
        .DPRA2(\rdPntr_reg_n_0_[2] ),
        .DPRA3(\rdPntr_reg_n_0_[3] ),
        .DPRA4(\rdPntr_reg_n_0_[4] ),
        .DPRA5(\rdPntr_reg_n_0_[5] ),
        .SPO(NLW_line_reg_r1_0_63_15_15_SPO_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_0_63_0_2_i_4_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r1_0_63_3_5
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(i_pixel[3]),
        .DIB(1'b0),
        .DIC(i_pixel[4]),
        .DID(1'b0),
        .DOA(line_reg_r1_0_63_3_5_n_0),
        .DOB(line_reg_r1_0_63_3_5_n_1),
        .DOC(line_reg_r1_0_63_3_5_n_2),
        .DOD(NLW_line_reg_r1_0_63_3_5_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_0_63_0_2_i_4_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M line_reg_r1_0_63_6_8
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(i_pixel[5]),
        .DIB(i_pixel[6]),
        .DIC(i_pixel[7]),
        .DID(1'b0),
        .DOA(line_reg_r1_0_63_6_8_n_0),
        .DOB(line_reg_r1_0_63_6_8_n_1),
        .DOC(line_reg_r1_0_63_6_8_n_2),
        .DOD(NLW_line_reg_r1_0_63_6_8_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_0_63_0_2_i_4_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M line_reg_r1_0_63_9_11
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(1'b0),
        .DIB(1'b0),
        .DIC(i_pixel[8]),
        .DID(1'b0),
        .DOA(line_reg_r1_0_63_9_11_n_0),
        .DOB(line_reg_r1_0_63_9_11_n_1),
        .DOC(line_reg_r1_0_63_9_11_n_2),
        .DOD(NLW_line_reg_r1_0_63_9_11_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_0_63_0_2_i_4_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r1_128_191_0_2
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(i_pixel[0]),
        .DIB(i_pixel[1]),
        .DIC(i_pixel[2]),
        .DID(1'b0),
        .DOA(line_reg_r1_128_191_0_2_n_0),
        .DOB(line_reg_r1_128_191_0_2_n_1),
        .DOC(line_reg_r1_128_191_0_2_n_2),
        .DOD(NLW_line_reg_r1_128_191_0_2_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_128_191_0_2_i_1_n_0));
  LUT5 #(
    .INIT(32'h00020000)) 
    line_reg_r1_128_191_0_2_i_1
       (.I0(\wrPntr[10]_i_1_n_0 ),
        .I1(\wrPntr_reg_n_0_[8] ),
        .I2(\wrPntr_reg_n_0_[6] ),
        .I3(\wrPntr_reg_n_0_[9] ),
        .I4(\wrPntr_reg_n_0_[7] ),
        .O(line_reg_r1_128_191_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M line_reg_r1_128_191_12_14
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__0_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__0_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__0_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(i_pixel[9]),
        .DIB(i_pixel[10]),
        .DIC(i_pixel[11]),
        .DID(1'b0),
        .DOA(line_reg_r1_128_191_12_14_n_0),
        .DOB(line_reg_r1_128_191_12_14_n_1),
        .DOC(line_reg_r1_128_191_12_14_n_2),
        .DOD(NLW_line_reg_r1_128_191_12_14_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_128_191_0_2_i_1_n_0));
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1D line_reg_r1_128_191_15_15
       (.A0(\wrPntr_reg_n_0_[0] ),
        .A1(\wrPntr_reg_n_0_[1] ),
        .A2(\wrPntr_reg_n_0_[2] ),
        .A3(\wrPntr_reg_n_0_[3] ),
        .A4(\wrPntr_reg_n_0_[4] ),
        .A5(\wrPntr_reg_n_0_[5] ),
        .D(1'b0),
        .DPO(line_reg_r1_128_191_15_15_n_0),
        .DPRA0(\rdPntr_reg[0]_rep__0_n_0 ),
        .DPRA1(\rdPntr_reg_n_0_[1] ),
        .DPRA2(\rdPntr_reg_n_0_[2] ),
        .DPRA3(\rdPntr_reg_n_0_[3] ),
        .DPRA4(\rdPntr_reg_n_0_[4] ),
        .DPRA5(\rdPntr_reg_n_0_[5] ),
        .SPO(NLW_line_reg_r1_128_191_15_15_SPO_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_128_191_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r1_128_191_3_5
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(i_pixel[3]),
        .DIB(1'b0),
        .DIC(i_pixel[4]),
        .DID(1'b0),
        .DOA(line_reg_r1_128_191_3_5_n_0),
        .DOB(line_reg_r1_128_191_3_5_n_1),
        .DOC(line_reg_r1_128_191_3_5_n_2),
        .DOD(NLW_line_reg_r1_128_191_3_5_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_128_191_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M line_reg_r1_128_191_6_8
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(i_pixel[5]),
        .DIB(i_pixel[6]),
        .DIC(i_pixel[7]),
        .DID(1'b0),
        .DOA(line_reg_r1_128_191_6_8_n_0),
        .DOB(line_reg_r1_128_191_6_8_n_1),
        .DOC(line_reg_r1_128_191_6_8_n_2),
        .DOD(NLW_line_reg_r1_128_191_6_8_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_128_191_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M line_reg_r1_128_191_9_11
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(1'b0),
        .DIB(1'b0),
        .DIC(i_pixel[8]),
        .DID(1'b0),
        .DOA(line_reg_r1_128_191_9_11_n_0),
        .DOB(line_reg_r1_128_191_9_11_n_1),
        .DOC(line_reg_r1_128_191_9_11_n_2),
        .DOD(NLW_line_reg_r1_128_191_9_11_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_128_191_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r1_192_255_0_2
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(i_pixel[0]),
        .DIB(i_pixel[1]),
        .DIC(i_pixel[2]),
        .DID(1'b0),
        .DOA(line_reg_r1_192_255_0_2_n_0),
        .DOB(line_reg_r1_192_255_0_2_n_1),
        .DOC(line_reg_r1_192_255_0_2_n_2),
        .DOD(NLW_line_reg_r1_192_255_0_2_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_192_255_0_2_i_1_n_0));
  LUT5 #(
    .INIT(32'h00400000)) 
    line_reg_r1_192_255_0_2_i_1
       (.I0(\wrPntr_reg_n_0_[9] ),
        .I1(\wrPntr_reg_n_0_[7] ),
        .I2(\wrPntr_reg_n_0_[6] ),
        .I3(\wrPntr_reg_n_0_[8] ),
        .I4(\wrPntr[10]_i_1_n_0 ),
        .O(line_reg_r1_192_255_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M line_reg_r1_192_255_12_14
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__0_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__0_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__0_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(i_pixel[9]),
        .DIB(i_pixel[10]),
        .DIC(i_pixel[11]),
        .DID(1'b0),
        .DOA(line_reg_r1_192_255_12_14_n_0),
        .DOB(line_reg_r1_192_255_12_14_n_1),
        .DOC(line_reg_r1_192_255_12_14_n_2),
        .DOD(NLW_line_reg_r1_192_255_12_14_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_192_255_0_2_i_1_n_0));
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1D line_reg_r1_192_255_15_15
       (.A0(\wrPntr_reg_n_0_[0] ),
        .A1(\wrPntr_reg_n_0_[1] ),
        .A2(\wrPntr_reg_n_0_[2] ),
        .A3(\wrPntr_reg_n_0_[3] ),
        .A4(\wrPntr_reg_n_0_[4] ),
        .A5(\wrPntr_reg_n_0_[5] ),
        .D(1'b0),
        .DPO(line_reg_r1_192_255_15_15_n_0),
        .DPRA0(\rdPntr_reg[0]_rep__0_n_0 ),
        .DPRA1(\rdPntr_reg_n_0_[1] ),
        .DPRA2(\rdPntr_reg_n_0_[2] ),
        .DPRA3(\rdPntr_reg_n_0_[3] ),
        .DPRA4(\rdPntr_reg_n_0_[4] ),
        .DPRA5(\rdPntr_reg_n_0_[5] ),
        .SPO(NLW_line_reg_r1_192_255_15_15_SPO_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_192_255_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r1_192_255_3_5
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(i_pixel[3]),
        .DIB(1'b0),
        .DIC(i_pixel[4]),
        .DID(1'b0),
        .DOA(line_reg_r1_192_255_3_5_n_0),
        .DOB(line_reg_r1_192_255_3_5_n_1),
        .DOC(line_reg_r1_192_255_3_5_n_2),
        .DOD(NLW_line_reg_r1_192_255_3_5_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_192_255_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M line_reg_r1_192_255_6_8
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(i_pixel[5]),
        .DIB(i_pixel[6]),
        .DIC(i_pixel[7]),
        .DID(1'b0),
        .DOA(line_reg_r1_192_255_6_8_n_0),
        .DOB(line_reg_r1_192_255_6_8_n_1),
        .DOC(line_reg_r1_192_255_6_8_n_2),
        .DOD(NLW_line_reg_r1_192_255_6_8_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_192_255_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M line_reg_r1_192_255_9_11
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(1'b0),
        .DIB(1'b0),
        .DIC(i_pixel[8]),
        .DID(1'b0),
        .DOA(line_reg_r1_192_255_9_11_n_0),
        .DOB(line_reg_r1_192_255_9_11_n_1),
        .DOC(line_reg_r1_192_255_9_11_n_2),
        .DOD(NLW_line_reg_r1_192_255_9_11_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_192_255_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r1_256_319_0_2
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(i_pixel[0]),
        .DIB(i_pixel[1]),
        .DIC(i_pixel[2]),
        .DID(1'b0),
        .DOA(line_reg_r1_256_319_0_2_n_0),
        .DOB(line_reg_r1_256_319_0_2_n_1),
        .DOC(line_reg_r1_256_319_0_2_n_2),
        .DOD(NLW_line_reg_r1_256_319_0_2_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_256_319_0_2_i_1_n_0));
  LUT5 #(
    .INIT(32'h00020000)) 
    line_reg_r1_256_319_0_2_i_1
       (.I0(\wrPntr[10]_i_1_n_0 ),
        .I1(\wrPntr_reg_n_0_[7] ),
        .I2(\wrPntr_reg_n_0_[6] ),
        .I3(\wrPntr_reg_n_0_[9] ),
        .I4(\wrPntr_reg_n_0_[8] ),
        .O(line_reg_r1_256_319_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M line_reg_r1_256_319_12_14
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__0_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__0_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__0_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(i_pixel[9]),
        .DIB(i_pixel[10]),
        .DIC(i_pixel[11]),
        .DID(1'b0),
        .DOA(line_reg_r1_256_319_12_14_n_0),
        .DOB(line_reg_r1_256_319_12_14_n_1),
        .DOC(line_reg_r1_256_319_12_14_n_2),
        .DOD(NLW_line_reg_r1_256_319_12_14_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_256_319_0_2_i_1_n_0));
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1D line_reg_r1_256_319_15_15
       (.A0(\wrPntr_reg_n_0_[0] ),
        .A1(\wrPntr_reg_n_0_[1] ),
        .A2(\wrPntr_reg_n_0_[2] ),
        .A3(\wrPntr_reg_n_0_[3] ),
        .A4(\wrPntr_reg_n_0_[4] ),
        .A5(\wrPntr_reg_n_0_[5] ),
        .D(1'b0),
        .DPO(line_reg_r1_256_319_15_15_n_0),
        .DPRA0(\rdPntr_reg[0]_rep__0_n_0 ),
        .DPRA1(\rdPntr_reg_n_0_[1] ),
        .DPRA2(\rdPntr_reg_n_0_[2] ),
        .DPRA3(\rdPntr_reg_n_0_[3] ),
        .DPRA4(\rdPntr_reg_n_0_[4] ),
        .DPRA5(\rdPntr_reg_n_0_[5] ),
        .SPO(NLW_line_reg_r1_256_319_15_15_SPO_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_256_319_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r1_256_319_3_5
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(i_pixel[3]),
        .DIB(1'b0),
        .DIC(i_pixel[4]),
        .DID(1'b0),
        .DOA(line_reg_r1_256_319_3_5_n_0),
        .DOB(line_reg_r1_256_319_3_5_n_1),
        .DOC(line_reg_r1_256_319_3_5_n_2),
        .DOD(NLW_line_reg_r1_256_319_3_5_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_256_319_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M line_reg_r1_256_319_6_8
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(i_pixel[5]),
        .DIB(i_pixel[6]),
        .DIC(i_pixel[7]),
        .DID(1'b0),
        .DOA(line_reg_r1_256_319_6_8_n_0),
        .DOB(line_reg_r1_256_319_6_8_n_1),
        .DOC(line_reg_r1_256_319_6_8_n_2),
        .DOD(NLW_line_reg_r1_256_319_6_8_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_256_319_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M line_reg_r1_256_319_9_11
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(1'b0),
        .DIB(1'b0),
        .DIC(i_pixel[8]),
        .DID(1'b0),
        .DOA(line_reg_r1_256_319_9_11_n_0),
        .DOB(line_reg_r1_256_319_9_11_n_1),
        .DOC(line_reg_r1_256_319_9_11_n_2),
        .DOD(NLW_line_reg_r1_256_319_9_11_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_256_319_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r1_320_383_0_2
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(i_pixel[0]),
        .DIB(i_pixel[1]),
        .DIC(i_pixel[2]),
        .DID(1'b0),
        .DOA(line_reg_r1_320_383_0_2_n_0),
        .DOB(line_reg_r1_320_383_0_2_n_1),
        .DOC(line_reg_r1_320_383_0_2_n_2),
        .DOD(NLW_line_reg_r1_320_383_0_2_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_320_383_0_2_i_1_n_0));
  LUT5 #(
    .INIT(32'h00400000)) 
    line_reg_r1_320_383_0_2_i_1
       (.I0(\wrPntr_reg_n_0_[9] ),
        .I1(\wrPntr_reg_n_0_[8] ),
        .I2(\wrPntr_reg_n_0_[6] ),
        .I3(\wrPntr_reg_n_0_[7] ),
        .I4(\wrPntr[10]_i_1_n_0 ),
        .O(line_reg_r1_320_383_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M line_reg_r1_320_383_12_14
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__0_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__0_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__0_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(i_pixel[9]),
        .DIB(i_pixel[10]),
        .DIC(i_pixel[11]),
        .DID(1'b0),
        .DOA(line_reg_r1_320_383_12_14_n_0),
        .DOB(line_reg_r1_320_383_12_14_n_1),
        .DOC(line_reg_r1_320_383_12_14_n_2),
        .DOD(NLW_line_reg_r1_320_383_12_14_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_320_383_0_2_i_1_n_0));
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1D line_reg_r1_320_383_15_15
       (.A0(\wrPntr_reg_n_0_[0] ),
        .A1(\wrPntr_reg_n_0_[1] ),
        .A2(\wrPntr_reg_n_0_[2] ),
        .A3(\wrPntr_reg_n_0_[3] ),
        .A4(\wrPntr_reg_n_0_[4] ),
        .A5(\wrPntr_reg_n_0_[5] ),
        .D(1'b0),
        .DPO(line_reg_r1_320_383_15_15_n_0),
        .DPRA0(\rdPntr_reg[0]_rep__0_n_0 ),
        .DPRA1(\rdPntr_reg_n_0_[1] ),
        .DPRA2(\rdPntr_reg_n_0_[2] ),
        .DPRA3(\rdPntr_reg_n_0_[3] ),
        .DPRA4(\rdPntr_reg_n_0_[4] ),
        .DPRA5(\rdPntr_reg_n_0_[5] ),
        .SPO(NLW_line_reg_r1_320_383_15_15_SPO_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_320_383_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r1_320_383_3_5
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(i_pixel[3]),
        .DIB(1'b0),
        .DIC(i_pixel[4]),
        .DID(1'b0),
        .DOA(line_reg_r1_320_383_3_5_n_0),
        .DOB(line_reg_r1_320_383_3_5_n_1),
        .DOC(line_reg_r1_320_383_3_5_n_2),
        .DOD(NLW_line_reg_r1_320_383_3_5_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_320_383_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M line_reg_r1_320_383_6_8
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(i_pixel[5]),
        .DIB(i_pixel[6]),
        .DIC(i_pixel[7]),
        .DID(1'b0),
        .DOA(line_reg_r1_320_383_6_8_n_0),
        .DOB(line_reg_r1_320_383_6_8_n_1),
        .DOC(line_reg_r1_320_383_6_8_n_2),
        .DOD(NLW_line_reg_r1_320_383_6_8_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_320_383_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M line_reg_r1_320_383_9_11
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(1'b0),
        .DIB(1'b0),
        .DIC(i_pixel[8]),
        .DID(1'b0),
        .DOA(line_reg_r1_320_383_9_11_n_0),
        .DOB(line_reg_r1_320_383_9_11_n_1),
        .DOC(line_reg_r1_320_383_9_11_n_2),
        .DOD(NLW_line_reg_r1_320_383_9_11_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_320_383_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r1_384_447_0_2
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(i_pixel[0]),
        .DIB(i_pixel[1]),
        .DIC(i_pixel[2]),
        .DID(1'b0),
        .DOA(line_reg_r1_384_447_0_2_n_0),
        .DOB(line_reg_r1_384_447_0_2_n_1),
        .DOC(line_reg_r1_384_447_0_2_n_2),
        .DOD(NLW_line_reg_r1_384_447_0_2_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_384_447_0_2_i_1_n_0));
  LUT5 #(
    .INIT(32'h00400000)) 
    line_reg_r1_384_447_0_2_i_1
       (.I0(\wrPntr_reg_n_0_[9] ),
        .I1(\wrPntr_reg_n_0_[8] ),
        .I2(\wrPntr_reg_n_0_[7] ),
        .I3(\wrPntr_reg_n_0_[6] ),
        .I4(\wrPntr[10]_i_1_n_0 ),
        .O(line_reg_r1_384_447_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M line_reg_r1_384_447_12_14
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__0_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__0_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__0_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(i_pixel[9]),
        .DIB(i_pixel[10]),
        .DIC(i_pixel[11]),
        .DID(1'b0),
        .DOA(line_reg_r1_384_447_12_14_n_0),
        .DOB(line_reg_r1_384_447_12_14_n_1),
        .DOC(line_reg_r1_384_447_12_14_n_2),
        .DOD(NLW_line_reg_r1_384_447_12_14_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_384_447_0_2_i_1_n_0));
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1D line_reg_r1_384_447_15_15
       (.A0(\wrPntr_reg_n_0_[0] ),
        .A1(\wrPntr_reg_n_0_[1] ),
        .A2(\wrPntr_reg_n_0_[2] ),
        .A3(\wrPntr_reg_n_0_[3] ),
        .A4(\wrPntr_reg_n_0_[4] ),
        .A5(\wrPntr_reg_n_0_[5] ),
        .D(1'b0),
        .DPO(line_reg_r1_384_447_15_15_n_0),
        .DPRA0(\rdPntr_reg[0]_rep__0_n_0 ),
        .DPRA1(\rdPntr_reg_n_0_[1] ),
        .DPRA2(\rdPntr_reg_n_0_[2] ),
        .DPRA3(\rdPntr_reg_n_0_[3] ),
        .DPRA4(\rdPntr_reg_n_0_[4] ),
        .DPRA5(\rdPntr_reg_n_0_[5] ),
        .SPO(NLW_line_reg_r1_384_447_15_15_SPO_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_384_447_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r1_384_447_3_5
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(i_pixel[3]),
        .DIB(1'b0),
        .DIC(i_pixel[4]),
        .DID(1'b0),
        .DOA(line_reg_r1_384_447_3_5_n_0),
        .DOB(line_reg_r1_384_447_3_5_n_1),
        .DOC(line_reg_r1_384_447_3_5_n_2),
        .DOD(NLW_line_reg_r1_384_447_3_5_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_384_447_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M line_reg_r1_384_447_6_8
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(i_pixel[5]),
        .DIB(i_pixel[6]),
        .DIC(i_pixel[7]),
        .DID(1'b0),
        .DOA(line_reg_r1_384_447_6_8_n_0),
        .DOB(line_reg_r1_384_447_6_8_n_1),
        .DOC(line_reg_r1_384_447_6_8_n_2),
        .DOD(NLW_line_reg_r1_384_447_6_8_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_384_447_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M line_reg_r1_384_447_9_11
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(1'b0),
        .DIB(1'b0),
        .DIC(i_pixel[8]),
        .DID(1'b0),
        .DOA(line_reg_r1_384_447_9_11_n_0),
        .DOB(line_reg_r1_384_447_9_11_n_1),
        .DOC(line_reg_r1_384_447_9_11_n_2),
        .DOD(NLW_line_reg_r1_384_447_9_11_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_384_447_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r1_448_511_0_2
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(i_pixel[0]),
        .DIB(i_pixel[1]),
        .DIC(i_pixel[2]),
        .DID(1'b0),
        .DOA(line_reg_r1_448_511_0_2_n_0),
        .DOB(line_reg_r1_448_511_0_2_n_1),
        .DOC(line_reg_r1_448_511_0_2_n_2),
        .DOD(NLW_line_reg_r1_448_511_0_2_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_448_511_0_2_i_1_n_0));
  LUT5 #(
    .INIT(32'h40000000)) 
    line_reg_r1_448_511_0_2_i_1
       (.I0(\wrPntr_reg_n_0_[9] ),
        .I1(\wrPntr_reg_n_0_[7] ),
        .I2(\wrPntr_reg_n_0_[6] ),
        .I3(\wrPntr[10]_i_1_n_0 ),
        .I4(\wrPntr_reg_n_0_[8] ),
        .O(line_reg_r1_448_511_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M line_reg_r1_448_511_12_14
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__0_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__0_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__0_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(i_pixel[9]),
        .DIB(i_pixel[10]),
        .DIC(i_pixel[11]),
        .DID(1'b0),
        .DOA(line_reg_r1_448_511_12_14_n_0),
        .DOB(line_reg_r1_448_511_12_14_n_1),
        .DOC(line_reg_r1_448_511_12_14_n_2),
        .DOD(NLW_line_reg_r1_448_511_12_14_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_448_511_0_2_i_1_n_0));
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1D line_reg_r1_448_511_15_15
       (.A0(\wrPntr_reg_n_0_[0] ),
        .A1(\wrPntr_reg_n_0_[1] ),
        .A2(\wrPntr_reg_n_0_[2] ),
        .A3(\wrPntr_reg_n_0_[3] ),
        .A4(\wrPntr_reg_n_0_[4] ),
        .A5(\wrPntr_reg_n_0_[5] ),
        .D(1'b0),
        .DPO(line_reg_r1_448_511_15_15_n_0),
        .DPRA0(\rdPntr_reg[0]_rep__0_n_0 ),
        .DPRA1(\rdPntr_reg_n_0_[1] ),
        .DPRA2(\rdPntr_reg_n_0_[2] ),
        .DPRA3(\rdPntr_reg_n_0_[3] ),
        .DPRA4(\rdPntr_reg_n_0_[4] ),
        .DPRA5(\rdPntr_reg_n_0_[5] ),
        .SPO(NLW_line_reg_r1_448_511_15_15_SPO_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_448_511_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r1_448_511_3_5
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(i_pixel[3]),
        .DIB(1'b0),
        .DIC(i_pixel[4]),
        .DID(1'b0),
        .DOA(line_reg_r1_448_511_3_5_n_0),
        .DOB(line_reg_r1_448_511_3_5_n_1),
        .DOC(line_reg_r1_448_511_3_5_n_2),
        .DOD(NLW_line_reg_r1_448_511_3_5_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_448_511_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M line_reg_r1_448_511_6_8
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(i_pixel[5]),
        .DIB(i_pixel[6]),
        .DIC(i_pixel[7]),
        .DID(1'b0),
        .DOA(line_reg_r1_448_511_6_8_n_0),
        .DOB(line_reg_r1_448_511_6_8_n_1),
        .DOC(line_reg_r1_448_511_6_8_n_2),
        .DOD(NLW_line_reg_r1_448_511_6_8_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_448_511_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M line_reg_r1_448_511_9_11
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(1'b0),
        .DIB(1'b0),
        .DIC(i_pixel[8]),
        .DID(1'b0),
        .DOA(line_reg_r1_448_511_9_11_n_0),
        .DOB(line_reg_r1_448_511_9_11_n_1),
        .DOC(line_reg_r1_448_511_9_11_n_2),
        .DOD(NLW_line_reg_r1_448_511_9_11_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_448_511_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r1_512_575_0_2
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(i_pixel[0]),
        .DIB(i_pixel[1]),
        .DIC(i_pixel[2]),
        .DID(1'b0),
        .DOA(line_reg_r1_512_575_0_2_n_0),
        .DOB(line_reg_r1_512_575_0_2_n_1),
        .DOC(line_reg_r1_512_575_0_2_n_2),
        .DOD(NLW_line_reg_r1_512_575_0_2_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_512_575_0_2_i_1_n_0));
  LUT5 #(
    .INIT(32'h00020000)) 
    line_reg_r1_512_575_0_2_i_1
       (.I0(\wrPntr[10]_i_1_n_0 ),
        .I1(\wrPntr_reg_n_0_[7] ),
        .I2(\wrPntr_reg_n_0_[6] ),
        .I3(\wrPntr_reg_n_0_[8] ),
        .I4(\wrPntr_reg_n_0_[9] ),
        .O(line_reg_r1_512_575_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M line_reg_r1_512_575_12_14
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__0_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__0_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__0_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(i_pixel[9]),
        .DIB(i_pixel[10]),
        .DIC(i_pixel[11]),
        .DID(1'b0),
        .DOA(line_reg_r1_512_575_12_14_n_0),
        .DOB(line_reg_r1_512_575_12_14_n_1),
        .DOC(line_reg_r1_512_575_12_14_n_2),
        .DOD(NLW_line_reg_r1_512_575_12_14_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_512_575_0_2_i_1_n_0));
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1D line_reg_r1_512_575_15_15
       (.A0(\wrPntr_reg_n_0_[0] ),
        .A1(\wrPntr_reg_n_0_[1] ),
        .A2(\wrPntr_reg_n_0_[2] ),
        .A3(\wrPntr_reg_n_0_[3] ),
        .A4(\wrPntr_reg_n_0_[4] ),
        .A5(\wrPntr_reg_n_0_[5] ),
        .D(1'b0),
        .DPO(line_reg_r1_512_575_15_15_n_0),
        .DPRA0(\rdPntr_reg[0]_rep__0_n_0 ),
        .DPRA1(\rdPntr_reg_n_0_[1] ),
        .DPRA2(\rdPntr_reg_n_0_[2] ),
        .DPRA3(\rdPntr_reg_n_0_[3] ),
        .DPRA4(\rdPntr_reg_n_0_[4] ),
        .DPRA5(\rdPntr_reg_n_0_[5] ),
        .SPO(NLW_line_reg_r1_512_575_15_15_SPO_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_512_575_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r1_512_575_3_5
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(i_pixel[3]),
        .DIB(1'b0),
        .DIC(i_pixel[4]),
        .DID(1'b0),
        .DOA(line_reg_r1_512_575_3_5_n_0),
        .DOB(line_reg_r1_512_575_3_5_n_1),
        .DOC(line_reg_r1_512_575_3_5_n_2),
        .DOD(NLW_line_reg_r1_512_575_3_5_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_512_575_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M line_reg_r1_512_575_6_8
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(i_pixel[5]),
        .DIB(i_pixel[6]),
        .DIC(i_pixel[7]),
        .DID(1'b0),
        .DOA(line_reg_r1_512_575_6_8_n_0),
        .DOB(line_reg_r1_512_575_6_8_n_1),
        .DOC(line_reg_r1_512_575_6_8_n_2),
        .DOD(NLW_line_reg_r1_512_575_6_8_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_512_575_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M line_reg_r1_512_575_9_11
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__0_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(1'b0),
        .DIB(1'b0),
        .DIC(i_pixel[8]),
        .DID(1'b0),
        .DOA(line_reg_r1_512_575_9_11_n_0),
        .DOB(line_reg_r1_512_575_9_11_n_1),
        .DOC(line_reg_r1_512_575_9_11_n_2),
        .DOD(NLW_line_reg_r1_512_575_9_11_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_512_575_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r1_576_639_0_2
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(i_pixel[0]),
        .DIB(i_pixel[1]),
        .DIC(i_pixel[2]),
        .DID(1'b0),
        .DOA(line_reg_r1_576_639_0_2_n_0),
        .DOB(line_reg_r1_576_639_0_2_n_1),
        .DOC(line_reg_r1_576_639_0_2_n_2),
        .DOD(NLW_line_reg_r1_576_639_0_2_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_576_639_0_2_i_1_n_0));
  LUT5 #(
    .INIT(32'h00400000)) 
    line_reg_r1_576_639_0_2_i_1
       (.I0(\wrPntr_reg_n_0_[8] ),
        .I1(\wrPntr_reg_n_0_[9] ),
        .I2(\wrPntr_reg_n_0_[6] ),
        .I3(\wrPntr_reg_n_0_[7] ),
        .I4(\wrPntr[10]_i_1_n_0 ),
        .O(line_reg_r1_576_639_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M line_reg_r1_576_639_12_14
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__0_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__0_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__0_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(i_pixel[9]),
        .DIB(i_pixel[10]),
        .DIC(i_pixel[11]),
        .DID(1'b0),
        .DOA(line_reg_r1_576_639_12_14_n_0),
        .DOB(line_reg_r1_576_639_12_14_n_1),
        .DOC(line_reg_r1_576_639_12_14_n_2),
        .DOD(NLW_line_reg_r1_576_639_12_14_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_576_639_0_2_i_1_n_0));
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1D line_reg_r1_576_639_15_15
       (.A0(\wrPntr_reg_n_0_[0] ),
        .A1(\wrPntr_reg_n_0_[1] ),
        .A2(\wrPntr_reg_n_0_[2] ),
        .A3(\wrPntr_reg_n_0_[3] ),
        .A4(\wrPntr_reg_n_0_[4] ),
        .A5(\wrPntr_reg_n_0_[5] ),
        .D(1'b0),
        .DPO(line_reg_r1_576_639_15_15_n_0),
        .DPRA0(\rdPntr_reg[0]_rep__0_n_0 ),
        .DPRA1(\rdPntr_reg_n_0_[1] ),
        .DPRA2(\rdPntr_reg_n_0_[2] ),
        .DPRA3(\rdPntr_reg_n_0_[3] ),
        .DPRA4(\rdPntr_reg_n_0_[4] ),
        .DPRA5(\rdPntr_reg_n_0_[5] ),
        .SPO(NLW_line_reg_r1_576_639_15_15_SPO_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_576_639_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r1_576_639_3_5
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(i_pixel[3]),
        .DIB(1'b0),
        .DIC(i_pixel[4]),
        .DID(1'b0),
        .DOA(line_reg_r1_576_639_3_5_n_0),
        .DOB(line_reg_r1_576_639_3_5_n_1),
        .DOC(line_reg_r1_576_639_3_5_n_2),
        .DOD(NLW_line_reg_r1_576_639_3_5_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_576_639_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M line_reg_r1_576_639_6_8
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(i_pixel[5]),
        .DIB(i_pixel[6]),
        .DIC(i_pixel[7]),
        .DID(1'b0),
        .DOA(line_reg_r1_576_639_6_8_n_0),
        .DOB(line_reg_r1_576_639_6_8_n_1),
        .DOC(line_reg_r1_576_639_6_8_n_2),
        .DOD(NLW_line_reg_r1_576_639_6_8_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_576_639_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M line_reg_r1_576_639_9_11
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(1'b0),
        .DIB(1'b0),
        .DIC(i_pixel[8]),
        .DID(1'b0),
        .DOA(line_reg_r1_576_639_9_11_n_0),
        .DOB(line_reg_r1_576_639_9_11_n_1),
        .DOC(line_reg_r1_576_639_9_11_n_2),
        .DOD(NLW_line_reg_r1_576_639_9_11_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_576_639_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r1_64_127_0_2
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(i_pixel[0]),
        .DIB(i_pixel[1]),
        .DIC(i_pixel[2]),
        .DID(1'b0),
        .DOA(line_reg_r1_64_127_0_2_n_0),
        .DOB(line_reg_r1_64_127_0_2_n_1),
        .DOC(line_reg_r1_64_127_0_2_n_2),
        .DOD(NLW_line_reg_r1_64_127_0_2_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_64_127_0_2_i_1_n_0));
  LUT5 #(
    .INIT(32'h00020000)) 
    line_reg_r1_64_127_0_2_i_1
       (.I0(\wrPntr[10]_i_1_n_0 ),
        .I1(\wrPntr_reg_n_0_[8] ),
        .I2(\wrPntr_reg_n_0_[7] ),
        .I3(\wrPntr_reg_n_0_[9] ),
        .I4(\wrPntr_reg_n_0_[6] ),
        .O(line_reg_r1_64_127_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M line_reg_r1_64_127_12_14
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__0_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__0_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__0_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(i_pixel[9]),
        .DIB(i_pixel[10]),
        .DIC(i_pixel[11]),
        .DID(1'b0),
        .DOA(line_reg_r1_64_127_12_14_n_0),
        .DOB(line_reg_r1_64_127_12_14_n_1),
        .DOC(line_reg_r1_64_127_12_14_n_2),
        .DOD(NLW_line_reg_r1_64_127_12_14_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_64_127_0_2_i_1_n_0));
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1D line_reg_r1_64_127_15_15
       (.A0(\wrPntr_reg_n_0_[0] ),
        .A1(\wrPntr_reg_n_0_[1] ),
        .A2(\wrPntr_reg_n_0_[2] ),
        .A3(\wrPntr_reg_n_0_[3] ),
        .A4(\wrPntr_reg_n_0_[4] ),
        .A5(\wrPntr_reg_n_0_[5] ),
        .D(1'b0),
        .DPO(line_reg_r1_64_127_15_15_n_0),
        .DPRA0(\rdPntr_reg[0]_rep__0_n_0 ),
        .DPRA1(\rdPntr_reg_n_0_[1] ),
        .DPRA2(\rdPntr_reg_n_0_[2] ),
        .DPRA3(\rdPntr_reg_n_0_[3] ),
        .DPRA4(\rdPntr_reg_n_0_[4] ),
        .DPRA5(\rdPntr_reg_n_0_[5] ),
        .SPO(NLW_line_reg_r1_64_127_15_15_SPO_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_64_127_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r1_64_127_3_5
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(i_pixel[3]),
        .DIB(1'b0),
        .DIC(i_pixel[4]),
        .DID(1'b0),
        .DOA(line_reg_r1_64_127_3_5_n_0),
        .DOB(line_reg_r1_64_127_3_5_n_1),
        .DOC(line_reg_r1_64_127_3_5_n_2),
        .DOD(NLW_line_reg_r1_64_127_3_5_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_64_127_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M line_reg_r1_64_127_6_8
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(i_pixel[5]),
        .DIB(i_pixel[6]),
        .DIC(i_pixel[7]),
        .DID(1'b0),
        .DOA(line_reg_r1_64_127_6_8_n_0),
        .DOB(line_reg_r1_64_127_6_8_n_1),
        .DOC(line_reg_r1_64_127_6_8_n_2),
        .DOD(NLW_line_reg_r1_64_127_6_8_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_64_127_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M line_reg_r1_64_127_9_11
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(1'b0),
        .DIB(1'b0),
        .DIC(i_pixel[8]),
        .DID(1'b0),
        .DOA(line_reg_r1_64_127_9_11_n_0),
        .DOB(line_reg_r1_64_127_9_11_n_1),
        .DOC(line_reg_r1_64_127_9_11_n_2),
        .DOD(NLW_line_reg_r1_64_127_9_11_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_64_127_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r2_0_63_0_2
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(i_pixel[0]),
        .DIB(i_pixel[1]),
        .DIC(i_pixel[2]),
        .DID(1'b0),
        .DOA(line_reg_r2_0_63_0_2_n_0),
        .DOB(line_reg_r2_0_63_0_2_n_1),
        .DOC(line_reg_r2_0_63_0_2_n_2),
        .DOD(NLW_line_reg_r2_0_63_0_2_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_0_63_0_2_i_4_n_0));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    line_reg_r2_0_63_0_2_i_1__2
       (.I0(\rdPntr_reg[0]_rep__0_n_0 ),
        .I1(\rdPntr_reg_n_0_[3] ),
        .I2(\rdPntr_reg_n_0_[1] ),
        .I3(\rdPntr_reg_n_0_[2] ),
        .I4(\rdPntr_reg_n_0_[4] ),
        .I5(\rdPntr_reg_n_0_[5] ),
        .O(line_reg_r2_0_63_0_2_i_1__2_n_0));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    line_reg_r2_0_63_0_2_i_2__2
       (.I0(\rdPntr_reg[0]_rep__0_n_0 ),
        .I1(\rdPntr_reg_n_0_[2] ),
        .I2(\rdPntr_reg_n_0_[1] ),
        .I3(\rdPntr_reg_n_0_[3] ),
        .I4(\rdPntr_reg_n_0_[4] ),
        .O(line_reg_r2_0_63_0_2_i_2__2_n_0));
  LUT4 #(
    .INIT(16'h7F80)) 
    line_reg_r2_0_63_0_2_i_3__2
       (.I0(\rdPntr_reg[0]_rep__0_n_0 ),
        .I1(\rdPntr_reg_n_0_[1] ),
        .I2(\rdPntr_reg_n_0_[2] ),
        .I3(\rdPntr_reg_n_0_[3] ),
        .O(line_reg_r2_0_63_0_2_i_3__2_n_0));
  LUT3 #(
    .INIT(8'h78)) 
    line_reg_r2_0_63_0_2_i_4__2
       (.I0(\rdPntr_reg_n_0_[1] ),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr_reg_n_0_[2] ),
        .O(line_reg_r2_0_63_0_2_i_4__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    line_reg_r2_0_63_0_2_i_5__2
       (.I0(\rdPntr_reg[0]_rep__0_n_0 ),
        .I1(\rdPntr_reg_n_0_[1] ),
        .O(line_reg_r2_0_63_0_2_i_5__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    line_reg_r2_0_63_0_2_i_6__2
       (.I0(\rdPntr_reg[0]_rep__0_n_0 ),
        .O(line_reg_r2_0_63_0_2_i_6__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M line_reg_r2_0_63_12_14
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(i_pixel[9]),
        .DIB(i_pixel[10]),
        .DIC(i_pixel[11]),
        .DID(1'b0),
        .DOA(line_reg_r2_0_63_12_14_n_0),
        .DOB(line_reg_r2_0_63_12_14_n_1),
        .DOC(line_reg_r2_0_63_12_14_n_2),
        .DOD(NLW_line_reg_r2_0_63_12_14_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_0_63_0_2_i_4_n_0));
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1D line_reg_r2_0_63_15_15
       (.A0(\wrPntr_reg_n_0_[0] ),
        .A1(\wrPntr_reg_n_0_[1] ),
        .A2(\wrPntr_reg_n_0_[2] ),
        .A3(\wrPntr_reg_n_0_[3] ),
        .A4(\wrPntr_reg_n_0_[4] ),
        .A5(\wrPntr_reg_n_0_[5] ),
        .D(1'b0),
        .DPO(line_reg_r2_0_63_15_15_n_0),
        .DPRA0(line_reg_r2_0_63_0_2_i_6__2_n_0),
        .DPRA1(line_reg_r2_0_63_0_2_i_5__2_n_0),
        .DPRA2(line_reg_r2_0_63_0_2_i_4__2_n_0),
        .DPRA3(line_reg_r2_0_63_0_2_i_3__2_n_0),
        .DPRA4(line_reg_r2_0_63_0_2_i_2__2_n_0),
        .DPRA5(line_reg_r2_0_63_0_2_i_1__2_n_0),
        .SPO(NLW_line_reg_r2_0_63_15_15_SPO_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_0_63_0_2_i_4_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r2_0_63_3_5
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(i_pixel[3]),
        .DIB(1'b0),
        .DIC(i_pixel[4]),
        .DID(1'b0),
        .DOA(line_reg_r2_0_63_3_5_n_0),
        .DOB(line_reg_r2_0_63_3_5_n_1),
        .DOC(line_reg_r2_0_63_3_5_n_2),
        .DOD(NLW_line_reg_r2_0_63_3_5_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_0_63_0_2_i_4_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M line_reg_r2_0_63_6_8
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(i_pixel[5]),
        .DIB(i_pixel[6]),
        .DIC(i_pixel[7]),
        .DID(1'b0),
        .DOA(line_reg_r2_0_63_6_8_n_0),
        .DOB(line_reg_r2_0_63_6_8_n_1),
        .DOC(line_reg_r2_0_63_6_8_n_2),
        .DOD(NLW_line_reg_r2_0_63_6_8_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_0_63_0_2_i_4_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M line_reg_r2_0_63_9_11
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(1'b0),
        .DIB(1'b0),
        .DIC(i_pixel[8]),
        .DID(1'b0),
        .DOA(line_reg_r2_0_63_9_11_n_0),
        .DOB(line_reg_r2_0_63_9_11_n_1),
        .DOC(line_reg_r2_0_63_9_11_n_2),
        .DOD(NLW_line_reg_r2_0_63_9_11_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_0_63_0_2_i_4_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r2_128_191_0_2
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(i_pixel[0]),
        .DIB(i_pixel[1]),
        .DIC(i_pixel[2]),
        .DID(1'b0),
        .DOA(line_reg_r2_128_191_0_2_n_0),
        .DOB(line_reg_r2_128_191_0_2_n_1),
        .DOC(line_reg_r2_128_191_0_2_n_2),
        .DOD(NLW_line_reg_r2_128_191_0_2_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_128_191_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M line_reg_r2_128_191_12_14
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(i_pixel[9]),
        .DIB(i_pixel[10]),
        .DIC(i_pixel[11]),
        .DID(1'b0),
        .DOA(line_reg_r2_128_191_12_14_n_0),
        .DOB(line_reg_r2_128_191_12_14_n_1),
        .DOC(line_reg_r2_128_191_12_14_n_2),
        .DOD(NLW_line_reg_r2_128_191_12_14_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_128_191_0_2_i_1_n_0));
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1D line_reg_r2_128_191_15_15
       (.A0(\wrPntr_reg_n_0_[0] ),
        .A1(\wrPntr_reg_n_0_[1] ),
        .A2(\wrPntr_reg_n_0_[2] ),
        .A3(\wrPntr_reg_n_0_[3] ),
        .A4(\wrPntr_reg_n_0_[4] ),
        .A5(\wrPntr_reg_n_0_[5] ),
        .D(1'b0),
        .DPO(line_reg_r2_128_191_15_15_n_0),
        .DPRA0(line_reg_r2_0_63_0_2_i_6__2_n_0),
        .DPRA1(line_reg_r2_0_63_0_2_i_5__2_n_0),
        .DPRA2(line_reg_r2_0_63_0_2_i_4__2_n_0),
        .DPRA3(line_reg_r2_0_63_0_2_i_3__2_n_0),
        .DPRA4(line_reg_r2_0_63_0_2_i_2__2_n_0),
        .DPRA5(line_reg_r2_0_63_0_2_i_1__2_n_0),
        .SPO(NLW_line_reg_r2_128_191_15_15_SPO_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_128_191_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r2_128_191_3_5
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(i_pixel[3]),
        .DIB(1'b0),
        .DIC(i_pixel[4]),
        .DID(1'b0),
        .DOA(line_reg_r2_128_191_3_5_n_0),
        .DOB(line_reg_r2_128_191_3_5_n_1),
        .DOC(line_reg_r2_128_191_3_5_n_2),
        .DOD(NLW_line_reg_r2_128_191_3_5_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_128_191_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M line_reg_r2_128_191_6_8
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(i_pixel[5]),
        .DIB(i_pixel[6]),
        .DIC(i_pixel[7]),
        .DID(1'b0),
        .DOA(line_reg_r2_128_191_6_8_n_0),
        .DOB(line_reg_r2_128_191_6_8_n_1),
        .DOC(line_reg_r2_128_191_6_8_n_2),
        .DOD(NLW_line_reg_r2_128_191_6_8_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_128_191_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M line_reg_r2_128_191_9_11
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(1'b0),
        .DIB(1'b0),
        .DIC(i_pixel[8]),
        .DID(1'b0),
        .DOA(line_reg_r2_128_191_9_11_n_0),
        .DOB(line_reg_r2_128_191_9_11_n_1),
        .DOC(line_reg_r2_128_191_9_11_n_2),
        .DOD(NLW_line_reg_r2_128_191_9_11_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_128_191_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r2_192_255_0_2
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(i_pixel[0]),
        .DIB(i_pixel[1]),
        .DIC(i_pixel[2]),
        .DID(1'b0),
        .DOA(line_reg_r2_192_255_0_2_n_0),
        .DOB(line_reg_r2_192_255_0_2_n_1),
        .DOC(line_reg_r2_192_255_0_2_n_2),
        .DOD(NLW_line_reg_r2_192_255_0_2_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_192_255_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M line_reg_r2_192_255_12_14
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(i_pixel[9]),
        .DIB(i_pixel[10]),
        .DIC(i_pixel[11]),
        .DID(1'b0),
        .DOA(line_reg_r2_192_255_12_14_n_0),
        .DOB(line_reg_r2_192_255_12_14_n_1),
        .DOC(line_reg_r2_192_255_12_14_n_2),
        .DOD(NLW_line_reg_r2_192_255_12_14_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_192_255_0_2_i_1_n_0));
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1D line_reg_r2_192_255_15_15
       (.A0(\wrPntr_reg_n_0_[0] ),
        .A1(\wrPntr_reg_n_0_[1] ),
        .A2(\wrPntr_reg_n_0_[2] ),
        .A3(\wrPntr_reg_n_0_[3] ),
        .A4(\wrPntr_reg_n_0_[4] ),
        .A5(\wrPntr_reg_n_0_[5] ),
        .D(1'b0),
        .DPO(line_reg_r2_192_255_15_15_n_0),
        .DPRA0(line_reg_r2_0_63_0_2_i_6__2_n_0),
        .DPRA1(line_reg_r2_0_63_0_2_i_5__2_n_0),
        .DPRA2(line_reg_r2_0_63_0_2_i_4__2_n_0),
        .DPRA3(line_reg_r2_0_63_0_2_i_3__2_n_0),
        .DPRA4(line_reg_r2_0_63_0_2_i_2__2_n_0),
        .DPRA5(line_reg_r2_0_63_0_2_i_1__2_n_0),
        .SPO(NLW_line_reg_r2_192_255_15_15_SPO_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_192_255_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r2_192_255_3_5
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(i_pixel[3]),
        .DIB(1'b0),
        .DIC(i_pixel[4]),
        .DID(1'b0),
        .DOA(line_reg_r2_192_255_3_5_n_0),
        .DOB(line_reg_r2_192_255_3_5_n_1),
        .DOC(line_reg_r2_192_255_3_5_n_2),
        .DOD(NLW_line_reg_r2_192_255_3_5_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_192_255_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M line_reg_r2_192_255_6_8
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(i_pixel[5]),
        .DIB(i_pixel[6]),
        .DIC(i_pixel[7]),
        .DID(1'b0),
        .DOA(line_reg_r2_192_255_6_8_n_0),
        .DOB(line_reg_r2_192_255_6_8_n_1),
        .DOC(line_reg_r2_192_255_6_8_n_2),
        .DOD(NLW_line_reg_r2_192_255_6_8_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_192_255_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M line_reg_r2_192_255_9_11
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(1'b0),
        .DIB(1'b0),
        .DIC(i_pixel[8]),
        .DID(1'b0),
        .DOA(line_reg_r2_192_255_9_11_n_0),
        .DOB(line_reg_r2_192_255_9_11_n_1),
        .DOC(line_reg_r2_192_255_9_11_n_2),
        .DOD(NLW_line_reg_r2_192_255_9_11_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_192_255_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r2_256_319_0_2
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(i_pixel[0]),
        .DIB(i_pixel[1]),
        .DIC(i_pixel[2]),
        .DID(1'b0),
        .DOA(line_reg_r2_256_319_0_2_n_0),
        .DOB(line_reg_r2_256_319_0_2_n_1),
        .DOC(line_reg_r2_256_319_0_2_n_2),
        .DOD(NLW_line_reg_r2_256_319_0_2_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_256_319_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M line_reg_r2_256_319_12_14
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(i_pixel[9]),
        .DIB(i_pixel[10]),
        .DIC(i_pixel[11]),
        .DID(1'b0),
        .DOA(line_reg_r2_256_319_12_14_n_0),
        .DOB(line_reg_r2_256_319_12_14_n_1),
        .DOC(line_reg_r2_256_319_12_14_n_2),
        .DOD(NLW_line_reg_r2_256_319_12_14_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_256_319_0_2_i_1_n_0));
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1D line_reg_r2_256_319_15_15
       (.A0(\wrPntr_reg_n_0_[0] ),
        .A1(\wrPntr_reg_n_0_[1] ),
        .A2(\wrPntr_reg_n_0_[2] ),
        .A3(\wrPntr_reg_n_0_[3] ),
        .A4(\wrPntr_reg_n_0_[4] ),
        .A5(\wrPntr_reg_n_0_[5] ),
        .D(1'b0),
        .DPO(line_reg_r2_256_319_15_15_n_0),
        .DPRA0(line_reg_r2_0_63_0_2_i_6__2_n_0),
        .DPRA1(line_reg_r2_0_63_0_2_i_5__2_n_0),
        .DPRA2(line_reg_r2_0_63_0_2_i_4__2_n_0),
        .DPRA3(line_reg_r2_0_63_0_2_i_3__2_n_0),
        .DPRA4(line_reg_r2_0_63_0_2_i_2__2_n_0),
        .DPRA5(line_reg_r2_0_63_0_2_i_1__2_n_0),
        .SPO(NLW_line_reg_r2_256_319_15_15_SPO_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_256_319_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r2_256_319_3_5
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(i_pixel[3]),
        .DIB(1'b0),
        .DIC(i_pixel[4]),
        .DID(1'b0),
        .DOA(line_reg_r2_256_319_3_5_n_0),
        .DOB(line_reg_r2_256_319_3_5_n_1),
        .DOC(line_reg_r2_256_319_3_5_n_2),
        .DOD(NLW_line_reg_r2_256_319_3_5_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_256_319_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M line_reg_r2_256_319_6_8
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(i_pixel[5]),
        .DIB(i_pixel[6]),
        .DIC(i_pixel[7]),
        .DID(1'b0),
        .DOA(line_reg_r2_256_319_6_8_n_0),
        .DOB(line_reg_r2_256_319_6_8_n_1),
        .DOC(line_reg_r2_256_319_6_8_n_2),
        .DOD(NLW_line_reg_r2_256_319_6_8_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_256_319_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M line_reg_r2_256_319_9_11
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(1'b0),
        .DIB(1'b0),
        .DIC(i_pixel[8]),
        .DID(1'b0),
        .DOA(line_reg_r2_256_319_9_11_n_0),
        .DOB(line_reg_r2_256_319_9_11_n_1),
        .DOC(line_reg_r2_256_319_9_11_n_2),
        .DOD(NLW_line_reg_r2_256_319_9_11_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_256_319_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r2_320_383_0_2
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(i_pixel[0]),
        .DIB(i_pixel[1]),
        .DIC(i_pixel[2]),
        .DID(1'b0),
        .DOA(line_reg_r2_320_383_0_2_n_0),
        .DOB(line_reg_r2_320_383_0_2_n_1),
        .DOC(line_reg_r2_320_383_0_2_n_2),
        .DOD(NLW_line_reg_r2_320_383_0_2_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_320_383_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M line_reg_r2_320_383_12_14
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(i_pixel[9]),
        .DIB(i_pixel[10]),
        .DIC(i_pixel[11]),
        .DID(1'b0),
        .DOA(line_reg_r2_320_383_12_14_n_0),
        .DOB(line_reg_r2_320_383_12_14_n_1),
        .DOC(line_reg_r2_320_383_12_14_n_2),
        .DOD(NLW_line_reg_r2_320_383_12_14_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_320_383_0_2_i_1_n_0));
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1D line_reg_r2_320_383_15_15
       (.A0(\wrPntr_reg_n_0_[0] ),
        .A1(\wrPntr_reg_n_0_[1] ),
        .A2(\wrPntr_reg_n_0_[2] ),
        .A3(\wrPntr_reg_n_0_[3] ),
        .A4(\wrPntr_reg_n_0_[4] ),
        .A5(\wrPntr_reg_n_0_[5] ),
        .D(1'b0),
        .DPO(line_reg_r2_320_383_15_15_n_0),
        .DPRA0(line_reg_r2_0_63_0_2_i_6__2_n_0),
        .DPRA1(line_reg_r2_0_63_0_2_i_5__2_n_0),
        .DPRA2(line_reg_r2_0_63_0_2_i_4__2_n_0),
        .DPRA3(line_reg_r2_0_63_0_2_i_3__2_n_0),
        .DPRA4(line_reg_r2_0_63_0_2_i_2__2_n_0),
        .DPRA5(line_reg_r2_0_63_0_2_i_1__2_n_0),
        .SPO(NLW_line_reg_r2_320_383_15_15_SPO_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_320_383_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r2_320_383_3_5
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(i_pixel[3]),
        .DIB(1'b0),
        .DIC(i_pixel[4]),
        .DID(1'b0),
        .DOA(line_reg_r2_320_383_3_5_n_0),
        .DOB(line_reg_r2_320_383_3_5_n_1),
        .DOC(line_reg_r2_320_383_3_5_n_2),
        .DOD(NLW_line_reg_r2_320_383_3_5_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_320_383_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M line_reg_r2_320_383_6_8
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(i_pixel[5]),
        .DIB(i_pixel[6]),
        .DIC(i_pixel[7]),
        .DID(1'b0),
        .DOA(line_reg_r2_320_383_6_8_n_0),
        .DOB(line_reg_r2_320_383_6_8_n_1),
        .DOC(line_reg_r2_320_383_6_8_n_2),
        .DOD(NLW_line_reg_r2_320_383_6_8_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_320_383_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M line_reg_r2_320_383_9_11
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(1'b0),
        .DIB(1'b0),
        .DIC(i_pixel[8]),
        .DID(1'b0),
        .DOA(line_reg_r2_320_383_9_11_n_0),
        .DOB(line_reg_r2_320_383_9_11_n_1),
        .DOC(line_reg_r2_320_383_9_11_n_2),
        .DOD(NLW_line_reg_r2_320_383_9_11_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_320_383_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r2_384_447_0_2
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(i_pixel[0]),
        .DIB(i_pixel[1]),
        .DIC(i_pixel[2]),
        .DID(1'b0),
        .DOA(line_reg_r2_384_447_0_2_n_0),
        .DOB(line_reg_r2_384_447_0_2_n_1),
        .DOC(line_reg_r2_384_447_0_2_n_2),
        .DOD(NLW_line_reg_r2_384_447_0_2_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_384_447_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M line_reg_r2_384_447_12_14
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(i_pixel[9]),
        .DIB(i_pixel[10]),
        .DIC(i_pixel[11]),
        .DID(1'b0),
        .DOA(line_reg_r2_384_447_12_14_n_0),
        .DOB(line_reg_r2_384_447_12_14_n_1),
        .DOC(line_reg_r2_384_447_12_14_n_2),
        .DOD(NLW_line_reg_r2_384_447_12_14_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_384_447_0_2_i_1_n_0));
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1D line_reg_r2_384_447_15_15
       (.A0(\wrPntr_reg_n_0_[0] ),
        .A1(\wrPntr_reg_n_0_[1] ),
        .A2(\wrPntr_reg_n_0_[2] ),
        .A3(\wrPntr_reg_n_0_[3] ),
        .A4(\wrPntr_reg_n_0_[4] ),
        .A5(\wrPntr_reg_n_0_[5] ),
        .D(1'b0),
        .DPO(line_reg_r2_384_447_15_15_n_0),
        .DPRA0(line_reg_r2_0_63_0_2_i_6__2_n_0),
        .DPRA1(line_reg_r2_0_63_0_2_i_5__2_n_0),
        .DPRA2(line_reg_r2_0_63_0_2_i_4__2_n_0),
        .DPRA3(line_reg_r2_0_63_0_2_i_3__2_n_0),
        .DPRA4(line_reg_r2_0_63_0_2_i_2__2_n_0),
        .DPRA5(line_reg_r2_0_63_0_2_i_1__2_n_0),
        .SPO(NLW_line_reg_r2_384_447_15_15_SPO_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_384_447_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r2_384_447_3_5
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(i_pixel[3]),
        .DIB(1'b0),
        .DIC(i_pixel[4]),
        .DID(1'b0),
        .DOA(line_reg_r2_384_447_3_5_n_0),
        .DOB(line_reg_r2_384_447_3_5_n_1),
        .DOC(line_reg_r2_384_447_3_5_n_2),
        .DOD(NLW_line_reg_r2_384_447_3_5_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_384_447_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M line_reg_r2_384_447_6_8
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(i_pixel[5]),
        .DIB(i_pixel[6]),
        .DIC(i_pixel[7]),
        .DID(1'b0),
        .DOA(line_reg_r2_384_447_6_8_n_0),
        .DOB(line_reg_r2_384_447_6_8_n_1),
        .DOC(line_reg_r2_384_447_6_8_n_2),
        .DOD(NLW_line_reg_r2_384_447_6_8_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_384_447_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M line_reg_r2_384_447_9_11
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(1'b0),
        .DIB(1'b0),
        .DIC(i_pixel[8]),
        .DID(1'b0),
        .DOA(line_reg_r2_384_447_9_11_n_0),
        .DOB(line_reg_r2_384_447_9_11_n_1),
        .DOC(line_reg_r2_384_447_9_11_n_2),
        .DOD(NLW_line_reg_r2_384_447_9_11_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_384_447_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r2_448_511_0_2
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(i_pixel[0]),
        .DIB(i_pixel[1]),
        .DIC(i_pixel[2]),
        .DID(1'b0),
        .DOA(line_reg_r2_448_511_0_2_n_0),
        .DOB(line_reg_r2_448_511_0_2_n_1),
        .DOC(line_reg_r2_448_511_0_2_n_2),
        .DOD(NLW_line_reg_r2_448_511_0_2_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_448_511_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M line_reg_r2_448_511_12_14
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(i_pixel[9]),
        .DIB(i_pixel[10]),
        .DIC(i_pixel[11]),
        .DID(1'b0),
        .DOA(line_reg_r2_448_511_12_14_n_0),
        .DOB(line_reg_r2_448_511_12_14_n_1),
        .DOC(line_reg_r2_448_511_12_14_n_2),
        .DOD(NLW_line_reg_r2_448_511_12_14_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_448_511_0_2_i_1_n_0));
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1D line_reg_r2_448_511_15_15
       (.A0(\wrPntr_reg_n_0_[0] ),
        .A1(\wrPntr_reg_n_0_[1] ),
        .A2(\wrPntr_reg_n_0_[2] ),
        .A3(\wrPntr_reg_n_0_[3] ),
        .A4(\wrPntr_reg_n_0_[4] ),
        .A5(\wrPntr_reg_n_0_[5] ),
        .D(1'b0),
        .DPO(line_reg_r2_448_511_15_15_n_0),
        .DPRA0(line_reg_r2_0_63_0_2_i_6__2_n_0),
        .DPRA1(line_reg_r2_0_63_0_2_i_5__2_n_0),
        .DPRA2(line_reg_r2_0_63_0_2_i_4__2_n_0),
        .DPRA3(line_reg_r2_0_63_0_2_i_3__2_n_0),
        .DPRA4(line_reg_r2_0_63_0_2_i_2__2_n_0),
        .DPRA5(line_reg_r2_0_63_0_2_i_1__2_n_0),
        .SPO(NLW_line_reg_r2_448_511_15_15_SPO_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_448_511_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r2_448_511_3_5
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(i_pixel[3]),
        .DIB(1'b0),
        .DIC(i_pixel[4]),
        .DID(1'b0),
        .DOA(line_reg_r2_448_511_3_5_n_0),
        .DOB(line_reg_r2_448_511_3_5_n_1),
        .DOC(line_reg_r2_448_511_3_5_n_2),
        .DOD(NLW_line_reg_r2_448_511_3_5_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_448_511_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M line_reg_r2_448_511_6_8
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(i_pixel[5]),
        .DIB(i_pixel[6]),
        .DIC(i_pixel[7]),
        .DID(1'b0),
        .DOA(line_reg_r2_448_511_6_8_n_0),
        .DOB(line_reg_r2_448_511_6_8_n_1),
        .DOC(line_reg_r2_448_511_6_8_n_2),
        .DOD(NLW_line_reg_r2_448_511_6_8_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_448_511_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M line_reg_r2_448_511_9_11
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(1'b0),
        .DIB(1'b0),
        .DIC(i_pixel[8]),
        .DID(1'b0),
        .DOA(line_reg_r2_448_511_9_11_n_0),
        .DOB(line_reg_r2_448_511_9_11_n_1),
        .DOC(line_reg_r2_448_511_9_11_n_2),
        .DOD(NLW_line_reg_r2_448_511_9_11_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_448_511_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r2_512_575_0_2
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(i_pixel[0]),
        .DIB(i_pixel[1]),
        .DIC(i_pixel[2]),
        .DID(1'b0),
        .DOA(line_reg_r2_512_575_0_2_n_0),
        .DOB(line_reg_r2_512_575_0_2_n_1),
        .DOC(line_reg_r2_512_575_0_2_n_2),
        .DOD(NLW_line_reg_r2_512_575_0_2_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_512_575_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M line_reg_r2_512_575_12_14
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(i_pixel[9]),
        .DIB(i_pixel[10]),
        .DIC(i_pixel[11]),
        .DID(1'b0),
        .DOA(line_reg_r2_512_575_12_14_n_0),
        .DOB(line_reg_r2_512_575_12_14_n_1),
        .DOC(line_reg_r2_512_575_12_14_n_2),
        .DOD(NLW_line_reg_r2_512_575_12_14_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_512_575_0_2_i_1_n_0));
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1D line_reg_r2_512_575_15_15
       (.A0(\wrPntr_reg_n_0_[0] ),
        .A1(\wrPntr_reg_n_0_[1] ),
        .A2(\wrPntr_reg_n_0_[2] ),
        .A3(\wrPntr_reg_n_0_[3] ),
        .A4(\wrPntr_reg_n_0_[4] ),
        .A5(\wrPntr_reg_n_0_[5] ),
        .D(1'b0),
        .DPO(line_reg_r2_512_575_15_15_n_0),
        .DPRA0(line_reg_r2_0_63_0_2_i_6__2_n_0),
        .DPRA1(line_reg_r2_0_63_0_2_i_5__2_n_0),
        .DPRA2(line_reg_r2_0_63_0_2_i_4__2_n_0),
        .DPRA3(line_reg_r2_0_63_0_2_i_3__2_n_0),
        .DPRA4(line_reg_r2_0_63_0_2_i_2__2_n_0),
        .DPRA5(line_reg_r2_0_63_0_2_i_1__2_n_0),
        .SPO(NLW_line_reg_r2_512_575_15_15_SPO_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_512_575_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r2_512_575_3_5
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(i_pixel[3]),
        .DIB(1'b0),
        .DIC(i_pixel[4]),
        .DID(1'b0),
        .DOA(line_reg_r2_512_575_3_5_n_0),
        .DOB(line_reg_r2_512_575_3_5_n_1),
        .DOC(line_reg_r2_512_575_3_5_n_2),
        .DOD(NLW_line_reg_r2_512_575_3_5_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_512_575_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M line_reg_r2_512_575_6_8
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(i_pixel[5]),
        .DIB(i_pixel[6]),
        .DIC(i_pixel[7]),
        .DID(1'b0),
        .DOA(line_reg_r2_512_575_6_8_n_0),
        .DOB(line_reg_r2_512_575_6_8_n_1),
        .DOC(line_reg_r2_512_575_6_8_n_2),
        .DOD(NLW_line_reg_r2_512_575_6_8_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_512_575_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M line_reg_r2_512_575_9_11
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(1'b0),
        .DIB(1'b0),
        .DIC(i_pixel[8]),
        .DID(1'b0),
        .DOA(line_reg_r2_512_575_9_11_n_0),
        .DOB(line_reg_r2_512_575_9_11_n_1),
        .DOC(line_reg_r2_512_575_9_11_n_2),
        .DOD(NLW_line_reg_r2_512_575_9_11_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_512_575_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r2_576_639_0_2
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(i_pixel[0]),
        .DIB(i_pixel[1]),
        .DIC(i_pixel[2]),
        .DID(1'b0),
        .DOA(line_reg_r2_576_639_0_2_n_0),
        .DOB(line_reg_r2_576_639_0_2_n_1),
        .DOC(line_reg_r2_576_639_0_2_n_2),
        .DOD(NLW_line_reg_r2_576_639_0_2_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_576_639_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M line_reg_r2_576_639_12_14
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(i_pixel[9]),
        .DIB(i_pixel[10]),
        .DIC(i_pixel[11]),
        .DID(1'b0),
        .DOA(line_reg_r2_576_639_12_14_n_0),
        .DOB(line_reg_r2_576_639_12_14_n_1),
        .DOC(line_reg_r2_576_639_12_14_n_2),
        .DOD(NLW_line_reg_r2_576_639_12_14_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_576_639_0_2_i_1_n_0));
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1D line_reg_r2_576_639_15_15
       (.A0(\wrPntr_reg_n_0_[0] ),
        .A1(\wrPntr_reg_n_0_[1] ),
        .A2(\wrPntr_reg_n_0_[2] ),
        .A3(\wrPntr_reg_n_0_[3] ),
        .A4(\wrPntr_reg_n_0_[4] ),
        .A5(\wrPntr_reg_n_0_[5] ),
        .D(1'b0),
        .DPO(line_reg_r2_576_639_15_15_n_0),
        .DPRA0(line_reg_r2_0_63_0_2_i_6__2_n_0),
        .DPRA1(line_reg_r2_0_63_0_2_i_5__2_n_0),
        .DPRA2(line_reg_r2_0_63_0_2_i_4__2_n_0),
        .DPRA3(line_reg_r2_0_63_0_2_i_3__2_n_0),
        .DPRA4(line_reg_r2_0_63_0_2_i_2__2_n_0),
        .DPRA5(line_reg_r2_0_63_0_2_i_1__2_n_0),
        .SPO(NLW_line_reg_r2_576_639_15_15_SPO_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_576_639_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r2_576_639_3_5
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(i_pixel[3]),
        .DIB(1'b0),
        .DIC(i_pixel[4]),
        .DID(1'b0),
        .DOA(line_reg_r2_576_639_3_5_n_0),
        .DOB(line_reg_r2_576_639_3_5_n_1),
        .DOC(line_reg_r2_576_639_3_5_n_2),
        .DOD(NLW_line_reg_r2_576_639_3_5_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_576_639_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M line_reg_r2_576_639_6_8
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(i_pixel[5]),
        .DIB(i_pixel[6]),
        .DIC(i_pixel[7]),
        .DID(1'b0),
        .DOA(line_reg_r2_576_639_6_8_n_0),
        .DOB(line_reg_r2_576_639_6_8_n_1),
        .DOC(line_reg_r2_576_639_6_8_n_2),
        .DOD(NLW_line_reg_r2_576_639_6_8_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_576_639_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M line_reg_r2_576_639_9_11
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(1'b0),
        .DIB(1'b0),
        .DIC(i_pixel[8]),
        .DID(1'b0),
        .DOA(line_reg_r2_576_639_9_11_n_0),
        .DOB(line_reg_r2_576_639_9_11_n_1),
        .DOC(line_reg_r2_576_639_9_11_n_2),
        .DOD(NLW_line_reg_r2_576_639_9_11_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_576_639_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r2_64_127_0_2
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(i_pixel[0]),
        .DIB(i_pixel[1]),
        .DIC(i_pixel[2]),
        .DID(1'b0),
        .DOA(line_reg_r2_64_127_0_2_n_0),
        .DOB(line_reg_r2_64_127_0_2_n_1),
        .DOC(line_reg_r2_64_127_0_2_n_2),
        .DOD(NLW_line_reg_r2_64_127_0_2_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_64_127_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M line_reg_r2_64_127_12_14
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(i_pixel[9]),
        .DIB(i_pixel[10]),
        .DIC(i_pixel[11]),
        .DID(1'b0),
        .DOA(line_reg_r2_64_127_12_14_n_0),
        .DOB(line_reg_r2_64_127_12_14_n_1),
        .DOC(line_reg_r2_64_127_12_14_n_2),
        .DOD(NLW_line_reg_r2_64_127_12_14_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_64_127_0_2_i_1_n_0));
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1D line_reg_r2_64_127_15_15
       (.A0(\wrPntr_reg_n_0_[0] ),
        .A1(\wrPntr_reg_n_0_[1] ),
        .A2(\wrPntr_reg_n_0_[2] ),
        .A3(\wrPntr_reg_n_0_[3] ),
        .A4(\wrPntr_reg_n_0_[4] ),
        .A5(\wrPntr_reg_n_0_[5] ),
        .D(1'b0),
        .DPO(line_reg_r2_64_127_15_15_n_0),
        .DPRA0(line_reg_r2_0_63_0_2_i_6__2_n_0),
        .DPRA1(line_reg_r2_0_63_0_2_i_5__2_n_0),
        .DPRA2(line_reg_r2_0_63_0_2_i_4__2_n_0),
        .DPRA3(line_reg_r2_0_63_0_2_i_3__2_n_0),
        .DPRA4(line_reg_r2_0_63_0_2_i_2__2_n_0),
        .DPRA5(line_reg_r2_0_63_0_2_i_1__2_n_0),
        .SPO(NLW_line_reg_r2_64_127_15_15_SPO_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_64_127_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r2_64_127_3_5
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(i_pixel[3]),
        .DIB(1'b0),
        .DIC(i_pixel[4]),
        .DID(1'b0),
        .DOA(line_reg_r2_64_127_3_5_n_0),
        .DOB(line_reg_r2_64_127_3_5_n_1),
        .DOC(line_reg_r2_64_127_3_5_n_2),
        .DOD(NLW_line_reg_r2_64_127_3_5_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_64_127_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M line_reg_r2_64_127_6_8
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(i_pixel[5]),
        .DIB(i_pixel[6]),
        .DIC(i_pixel[7]),
        .DID(1'b0),
        .DOA(line_reg_r2_64_127_6_8_n_0),
        .DOB(line_reg_r2_64_127_6_8_n_1),
        .DOC(line_reg_r2_64_127_6_8_n_2),
        .DOD(NLW_line_reg_r2_64_127_6_8_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_64_127_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M line_reg_r2_64_127_9_11
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(1'b0),
        .DIB(1'b0),
        .DIC(i_pixel[8]),
        .DID(1'b0),
        .DOA(line_reg_r2_64_127_9_11_n_0),
        .DOB(line_reg_r2_64_127_9_11_n_1),
        .DOC(line_reg_r2_64_127_9_11_n_2),
        .DOD(NLW_line_reg_r2_64_127_9_11_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_64_127_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r3_0_63_0_2
       (.ADDRA({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(i_pixel[0]),
        .DIB(i_pixel[1]),
        .DIC(i_pixel[2]),
        .DID(1'b0),
        .DOA(line_reg_r3_0_63_0_2_n_0),
        .DOB(line_reg_r3_0_63_0_2_n_1),
        .DOC(line_reg_r3_0_63_0_2_n_2),
        .DOD(NLW_line_reg_r3_0_63_0_2_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_0_63_0_2_i_4_n_0));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    line_reg_r3_0_63_0_2_i_1__2
       (.I0(\rdPntr_reg_n_0_[4] ),
        .I1(\rdPntr_reg_n_0_[2] ),
        .I2(\rdPntr_reg_n_0_[1] ),
        .I3(\rdPntr_reg_n_0_[3] ),
        .I4(\rdPntr_reg_n_0_[5] ),
        .O(line_reg_r3_0_63_0_2_i_1__2_n_0));
  LUT4 #(
    .INIT(16'h7F80)) 
    line_reg_r3_0_63_0_2_i_2__2
       (.I0(\rdPntr_reg_n_0_[3] ),
        .I1(\rdPntr_reg_n_0_[1] ),
        .I2(\rdPntr_reg_n_0_[2] ),
        .I3(\rdPntr_reg_n_0_[4] ),
        .O(line_reg_r3_0_63_0_2_i_2__2_n_0));
  LUT3 #(
    .INIT(8'h78)) 
    line_reg_r3_0_63_0_2_i_3__2
       (.I0(\rdPntr_reg_n_0_[2] ),
        .I1(\rdPntr_reg_n_0_[1] ),
        .I2(\rdPntr_reg_n_0_[3] ),
        .O(line_reg_r3_0_63_0_2_i_3__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    line_reg_r3_0_63_0_2_i_4__2
       (.I0(\rdPntr_reg_n_0_[1] ),
        .I1(\rdPntr_reg_n_0_[2] ),
        .O(line_reg_r3_0_63_0_2_i_4__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    line_reg_r3_0_63_0_2_i_5__2
       (.I0(\rdPntr_reg_n_0_[1] ),
        .O(line_reg_r3_0_63_0_2_i_5__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M line_reg_r3_0_63_12_14
       (.ADDRA({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(i_pixel[9]),
        .DIB(i_pixel[10]),
        .DIC(i_pixel[11]),
        .DID(1'b0),
        .DOA(line_reg_r3_0_63_12_14_n_0),
        .DOB(line_reg_r3_0_63_12_14_n_1),
        .DOC(line_reg_r3_0_63_12_14_n_2),
        .DOD(NLW_line_reg_r3_0_63_12_14_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_0_63_0_2_i_4_n_0));
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1D line_reg_r3_0_63_15_15
       (.A0(\wrPntr_reg_n_0_[0] ),
        .A1(\wrPntr_reg_n_0_[1] ),
        .A2(\wrPntr_reg_n_0_[2] ),
        .A3(\wrPntr_reg_n_0_[3] ),
        .A4(\wrPntr_reg_n_0_[4] ),
        .A5(\wrPntr_reg_n_0_[5] ),
        .D(1'b0),
        .DPO(line_reg_r3_0_63_15_15_n_0),
        .DPRA0(\rdPntr_reg[0]_rep_n_0 ),
        .DPRA1(line_reg_r3_0_63_0_2_i_5__2_n_0),
        .DPRA2(line_reg_r3_0_63_0_2_i_4__2_n_0),
        .DPRA3(line_reg_r3_0_63_0_2_i_3__2_n_0),
        .DPRA4(line_reg_r3_0_63_0_2_i_2__2_n_0),
        .DPRA5(line_reg_r3_0_63_0_2_i_1__2_n_0),
        .SPO(NLW_line_reg_r3_0_63_15_15_SPO_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_0_63_0_2_i_4_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r3_0_63_3_5
       (.ADDRA({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(i_pixel[3]),
        .DIB(1'b0),
        .DIC(i_pixel[4]),
        .DID(1'b0),
        .DOA(line_reg_r3_0_63_3_5_n_0),
        .DOB(line_reg_r3_0_63_3_5_n_1),
        .DOC(line_reg_r3_0_63_3_5_n_2),
        .DOD(NLW_line_reg_r3_0_63_3_5_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_0_63_0_2_i_4_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M line_reg_r3_0_63_6_8
       (.ADDRA({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(i_pixel[5]),
        .DIB(i_pixel[6]),
        .DIC(i_pixel[7]),
        .DID(1'b0),
        .DOA(line_reg_r3_0_63_6_8_n_0),
        .DOB(line_reg_r3_0_63_6_8_n_1),
        .DOC(line_reg_r3_0_63_6_8_n_2),
        .DOD(NLW_line_reg_r3_0_63_6_8_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_0_63_0_2_i_4_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M line_reg_r3_0_63_9_11
       (.ADDRA({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(1'b0),
        .DIB(1'b0),
        .DIC(i_pixel[8]),
        .DID(1'b0),
        .DOA(line_reg_r3_0_63_9_11_n_0),
        .DOB(line_reg_r3_0_63_9_11_n_1),
        .DOC(line_reg_r3_0_63_9_11_n_2),
        .DOD(NLW_line_reg_r3_0_63_9_11_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_0_63_0_2_i_4_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r3_128_191_0_2
       (.ADDRA({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(i_pixel[0]),
        .DIB(i_pixel[1]),
        .DIC(i_pixel[2]),
        .DID(1'b0),
        .DOA(line_reg_r3_128_191_0_2_n_0),
        .DOB(line_reg_r3_128_191_0_2_n_1),
        .DOC(line_reg_r3_128_191_0_2_n_2),
        .DOD(NLW_line_reg_r3_128_191_0_2_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_128_191_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M line_reg_r3_128_191_12_14
       (.ADDRA({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(i_pixel[9]),
        .DIB(i_pixel[10]),
        .DIC(i_pixel[11]),
        .DID(1'b0),
        .DOA(line_reg_r3_128_191_12_14_n_0),
        .DOB(line_reg_r3_128_191_12_14_n_1),
        .DOC(line_reg_r3_128_191_12_14_n_2),
        .DOD(NLW_line_reg_r3_128_191_12_14_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_128_191_0_2_i_1_n_0));
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1D line_reg_r3_128_191_15_15
       (.A0(\wrPntr_reg_n_0_[0] ),
        .A1(\wrPntr_reg_n_0_[1] ),
        .A2(\wrPntr_reg_n_0_[2] ),
        .A3(\wrPntr_reg_n_0_[3] ),
        .A4(\wrPntr_reg_n_0_[4] ),
        .A5(\wrPntr_reg_n_0_[5] ),
        .D(1'b0),
        .DPO(line_reg_r3_128_191_15_15_n_0),
        .DPRA0(\rdPntr_reg[0]_rep_n_0 ),
        .DPRA1(line_reg_r3_0_63_0_2_i_5__2_n_0),
        .DPRA2(line_reg_r3_0_63_0_2_i_4__2_n_0),
        .DPRA3(line_reg_r3_0_63_0_2_i_3__2_n_0),
        .DPRA4(line_reg_r3_0_63_0_2_i_2__2_n_0),
        .DPRA5(line_reg_r3_0_63_0_2_i_1__2_n_0),
        .SPO(NLW_line_reg_r3_128_191_15_15_SPO_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_128_191_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r3_128_191_3_5
       (.ADDRA({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(i_pixel[3]),
        .DIB(1'b0),
        .DIC(i_pixel[4]),
        .DID(1'b0),
        .DOA(line_reg_r3_128_191_3_5_n_0),
        .DOB(line_reg_r3_128_191_3_5_n_1),
        .DOC(line_reg_r3_128_191_3_5_n_2),
        .DOD(NLW_line_reg_r3_128_191_3_5_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_128_191_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M line_reg_r3_128_191_6_8
       (.ADDRA({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(i_pixel[5]),
        .DIB(i_pixel[6]),
        .DIC(i_pixel[7]),
        .DID(1'b0),
        .DOA(line_reg_r3_128_191_6_8_n_0),
        .DOB(line_reg_r3_128_191_6_8_n_1),
        .DOC(line_reg_r3_128_191_6_8_n_2),
        .DOD(NLW_line_reg_r3_128_191_6_8_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_128_191_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M line_reg_r3_128_191_9_11
       (.ADDRA({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(1'b0),
        .DIB(1'b0),
        .DIC(i_pixel[8]),
        .DID(1'b0),
        .DOA(line_reg_r3_128_191_9_11_n_0),
        .DOB(line_reg_r3_128_191_9_11_n_1),
        .DOC(line_reg_r3_128_191_9_11_n_2),
        .DOD(NLW_line_reg_r3_128_191_9_11_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_128_191_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r3_192_255_0_2
       (.ADDRA({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(i_pixel[0]),
        .DIB(i_pixel[1]),
        .DIC(i_pixel[2]),
        .DID(1'b0),
        .DOA(line_reg_r3_192_255_0_2_n_0),
        .DOB(line_reg_r3_192_255_0_2_n_1),
        .DOC(line_reg_r3_192_255_0_2_n_2),
        .DOD(NLW_line_reg_r3_192_255_0_2_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_192_255_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M line_reg_r3_192_255_12_14
       (.ADDRA({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(i_pixel[9]),
        .DIB(i_pixel[10]),
        .DIC(i_pixel[11]),
        .DID(1'b0),
        .DOA(line_reg_r3_192_255_12_14_n_0),
        .DOB(line_reg_r3_192_255_12_14_n_1),
        .DOC(line_reg_r3_192_255_12_14_n_2),
        .DOD(NLW_line_reg_r3_192_255_12_14_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_192_255_0_2_i_1_n_0));
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1D line_reg_r3_192_255_15_15
       (.A0(\wrPntr_reg_n_0_[0] ),
        .A1(\wrPntr_reg_n_0_[1] ),
        .A2(\wrPntr_reg_n_0_[2] ),
        .A3(\wrPntr_reg_n_0_[3] ),
        .A4(\wrPntr_reg_n_0_[4] ),
        .A5(\wrPntr_reg_n_0_[5] ),
        .D(1'b0),
        .DPO(line_reg_r3_192_255_15_15_n_0),
        .DPRA0(\rdPntr_reg[0]_rep_n_0 ),
        .DPRA1(line_reg_r3_0_63_0_2_i_5__2_n_0),
        .DPRA2(line_reg_r3_0_63_0_2_i_4__2_n_0),
        .DPRA3(line_reg_r3_0_63_0_2_i_3__2_n_0),
        .DPRA4(line_reg_r3_0_63_0_2_i_2__2_n_0),
        .DPRA5(line_reg_r3_0_63_0_2_i_1__2_n_0),
        .SPO(NLW_line_reg_r3_192_255_15_15_SPO_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_192_255_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r3_192_255_3_5
       (.ADDRA({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(i_pixel[3]),
        .DIB(1'b0),
        .DIC(i_pixel[4]),
        .DID(1'b0),
        .DOA(line_reg_r3_192_255_3_5_n_0),
        .DOB(line_reg_r3_192_255_3_5_n_1),
        .DOC(line_reg_r3_192_255_3_5_n_2),
        .DOD(NLW_line_reg_r3_192_255_3_5_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_192_255_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M line_reg_r3_192_255_6_8
       (.ADDRA({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(i_pixel[5]),
        .DIB(i_pixel[6]),
        .DIC(i_pixel[7]),
        .DID(1'b0),
        .DOA(line_reg_r3_192_255_6_8_n_0),
        .DOB(line_reg_r3_192_255_6_8_n_1),
        .DOC(line_reg_r3_192_255_6_8_n_2),
        .DOD(NLW_line_reg_r3_192_255_6_8_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_192_255_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M line_reg_r3_192_255_9_11
       (.ADDRA({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(1'b0),
        .DIB(1'b0),
        .DIC(i_pixel[8]),
        .DID(1'b0),
        .DOA(line_reg_r3_192_255_9_11_n_0),
        .DOB(line_reg_r3_192_255_9_11_n_1),
        .DOC(line_reg_r3_192_255_9_11_n_2),
        .DOD(NLW_line_reg_r3_192_255_9_11_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_192_255_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r3_256_319_0_2
       (.ADDRA({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(i_pixel[0]),
        .DIB(i_pixel[1]),
        .DIC(i_pixel[2]),
        .DID(1'b0),
        .DOA(line_reg_r3_256_319_0_2_n_0),
        .DOB(line_reg_r3_256_319_0_2_n_1),
        .DOC(line_reg_r3_256_319_0_2_n_2),
        .DOD(NLW_line_reg_r3_256_319_0_2_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_256_319_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M line_reg_r3_256_319_12_14
       (.ADDRA({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(i_pixel[9]),
        .DIB(i_pixel[10]),
        .DIC(i_pixel[11]),
        .DID(1'b0),
        .DOA(line_reg_r3_256_319_12_14_n_0),
        .DOB(line_reg_r3_256_319_12_14_n_1),
        .DOC(line_reg_r3_256_319_12_14_n_2),
        .DOD(NLW_line_reg_r3_256_319_12_14_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_256_319_0_2_i_1_n_0));
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1D line_reg_r3_256_319_15_15
       (.A0(\wrPntr_reg_n_0_[0] ),
        .A1(\wrPntr_reg_n_0_[1] ),
        .A2(\wrPntr_reg_n_0_[2] ),
        .A3(\wrPntr_reg_n_0_[3] ),
        .A4(\wrPntr_reg_n_0_[4] ),
        .A5(\wrPntr_reg_n_0_[5] ),
        .D(1'b0),
        .DPO(line_reg_r3_256_319_15_15_n_0),
        .DPRA0(\rdPntr_reg[0]_rep_n_0 ),
        .DPRA1(line_reg_r3_0_63_0_2_i_5__2_n_0),
        .DPRA2(line_reg_r3_0_63_0_2_i_4__2_n_0),
        .DPRA3(line_reg_r3_0_63_0_2_i_3__2_n_0),
        .DPRA4(line_reg_r3_0_63_0_2_i_2__2_n_0),
        .DPRA5(line_reg_r3_0_63_0_2_i_1__2_n_0),
        .SPO(NLW_line_reg_r3_256_319_15_15_SPO_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_256_319_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r3_256_319_3_5
       (.ADDRA({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(i_pixel[3]),
        .DIB(1'b0),
        .DIC(i_pixel[4]),
        .DID(1'b0),
        .DOA(line_reg_r3_256_319_3_5_n_0),
        .DOB(line_reg_r3_256_319_3_5_n_1),
        .DOC(line_reg_r3_256_319_3_5_n_2),
        .DOD(NLW_line_reg_r3_256_319_3_5_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_256_319_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M line_reg_r3_256_319_6_8
       (.ADDRA({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(i_pixel[5]),
        .DIB(i_pixel[6]),
        .DIC(i_pixel[7]),
        .DID(1'b0),
        .DOA(line_reg_r3_256_319_6_8_n_0),
        .DOB(line_reg_r3_256_319_6_8_n_1),
        .DOC(line_reg_r3_256_319_6_8_n_2),
        .DOD(NLW_line_reg_r3_256_319_6_8_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_256_319_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M line_reg_r3_256_319_9_11
       (.ADDRA({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(1'b0),
        .DIB(1'b0),
        .DIC(i_pixel[8]),
        .DID(1'b0),
        .DOA(line_reg_r3_256_319_9_11_n_0),
        .DOB(line_reg_r3_256_319_9_11_n_1),
        .DOC(line_reg_r3_256_319_9_11_n_2),
        .DOD(NLW_line_reg_r3_256_319_9_11_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_256_319_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r3_320_383_0_2
       (.ADDRA({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(i_pixel[0]),
        .DIB(i_pixel[1]),
        .DIC(i_pixel[2]),
        .DID(1'b0),
        .DOA(line_reg_r3_320_383_0_2_n_0),
        .DOB(line_reg_r3_320_383_0_2_n_1),
        .DOC(line_reg_r3_320_383_0_2_n_2),
        .DOD(NLW_line_reg_r3_320_383_0_2_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_320_383_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M line_reg_r3_320_383_12_14
       (.ADDRA({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(i_pixel[9]),
        .DIB(i_pixel[10]),
        .DIC(i_pixel[11]),
        .DID(1'b0),
        .DOA(line_reg_r3_320_383_12_14_n_0),
        .DOB(line_reg_r3_320_383_12_14_n_1),
        .DOC(line_reg_r3_320_383_12_14_n_2),
        .DOD(NLW_line_reg_r3_320_383_12_14_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_320_383_0_2_i_1_n_0));
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1D line_reg_r3_320_383_15_15
       (.A0(\wrPntr_reg_n_0_[0] ),
        .A1(\wrPntr_reg_n_0_[1] ),
        .A2(\wrPntr_reg_n_0_[2] ),
        .A3(\wrPntr_reg_n_0_[3] ),
        .A4(\wrPntr_reg_n_0_[4] ),
        .A5(\wrPntr_reg_n_0_[5] ),
        .D(1'b0),
        .DPO(line_reg_r3_320_383_15_15_n_0),
        .DPRA0(\rdPntr_reg[0]_rep_n_0 ),
        .DPRA1(line_reg_r3_0_63_0_2_i_5__2_n_0),
        .DPRA2(line_reg_r3_0_63_0_2_i_4__2_n_0),
        .DPRA3(line_reg_r3_0_63_0_2_i_3__2_n_0),
        .DPRA4(line_reg_r3_0_63_0_2_i_2__2_n_0),
        .DPRA5(line_reg_r3_0_63_0_2_i_1__2_n_0),
        .SPO(NLW_line_reg_r3_320_383_15_15_SPO_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_320_383_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r3_320_383_3_5
       (.ADDRA({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(i_pixel[3]),
        .DIB(1'b0),
        .DIC(i_pixel[4]),
        .DID(1'b0),
        .DOA(line_reg_r3_320_383_3_5_n_0),
        .DOB(line_reg_r3_320_383_3_5_n_1),
        .DOC(line_reg_r3_320_383_3_5_n_2),
        .DOD(NLW_line_reg_r3_320_383_3_5_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_320_383_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M line_reg_r3_320_383_6_8
       (.ADDRA({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(i_pixel[5]),
        .DIB(i_pixel[6]),
        .DIC(i_pixel[7]),
        .DID(1'b0),
        .DOA(line_reg_r3_320_383_6_8_n_0),
        .DOB(line_reg_r3_320_383_6_8_n_1),
        .DOC(line_reg_r3_320_383_6_8_n_2),
        .DOD(NLW_line_reg_r3_320_383_6_8_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_320_383_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M line_reg_r3_320_383_9_11
       (.ADDRA({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(1'b0),
        .DIB(1'b0),
        .DIC(i_pixel[8]),
        .DID(1'b0),
        .DOA(line_reg_r3_320_383_9_11_n_0),
        .DOB(line_reg_r3_320_383_9_11_n_1),
        .DOC(line_reg_r3_320_383_9_11_n_2),
        .DOD(NLW_line_reg_r3_320_383_9_11_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_320_383_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r3_384_447_0_2
       (.ADDRA({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(i_pixel[0]),
        .DIB(i_pixel[1]),
        .DIC(i_pixel[2]),
        .DID(1'b0),
        .DOA(line_reg_r3_384_447_0_2_n_0),
        .DOB(line_reg_r3_384_447_0_2_n_1),
        .DOC(line_reg_r3_384_447_0_2_n_2),
        .DOD(NLW_line_reg_r3_384_447_0_2_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_384_447_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M line_reg_r3_384_447_12_14
       (.ADDRA({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(i_pixel[9]),
        .DIB(i_pixel[10]),
        .DIC(i_pixel[11]),
        .DID(1'b0),
        .DOA(line_reg_r3_384_447_12_14_n_0),
        .DOB(line_reg_r3_384_447_12_14_n_1),
        .DOC(line_reg_r3_384_447_12_14_n_2),
        .DOD(NLW_line_reg_r3_384_447_12_14_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_384_447_0_2_i_1_n_0));
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1D line_reg_r3_384_447_15_15
       (.A0(\wrPntr_reg_n_0_[0] ),
        .A1(\wrPntr_reg_n_0_[1] ),
        .A2(\wrPntr_reg_n_0_[2] ),
        .A3(\wrPntr_reg_n_0_[3] ),
        .A4(\wrPntr_reg_n_0_[4] ),
        .A5(\wrPntr_reg_n_0_[5] ),
        .D(1'b0),
        .DPO(line_reg_r3_384_447_15_15_n_0),
        .DPRA0(\rdPntr_reg[0]_rep_n_0 ),
        .DPRA1(line_reg_r3_0_63_0_2_i_5__2_n_0),
        .DPRA2(line_reg_r3_0_63_0_2_i_4__2_n_0),
        .DPRA3(line_reg_r3_0_63_0_2_i_3__2_n_0),
        .DPRA4(line_reg_r3_0_63_0_2_i_2__2_n_0),
        .DPRA5(line_reg_r3_0_63_0_2_i_1__2_n_0),
        .SPO(NLW_line_reg_r3_384_447_15_15_SPO_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_384_447_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r3_384_447_3_5
       (.ADDRA({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(i_pixel[3]),
        .DIB(1'b0),
        .DIC(i_pixel[4]),
        .DID(1'b0),
        .DOA(line_reg_r3_384_447_3_5_n_0),
        .DOB(line_reg_r3_384_447_3_5_n_1),
        .DOC(line_reg_r3_384_447_3_5_n_2),
        .DOD(NLW_line_reg_r3_384_447_3_5_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_384_447_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M line_reg_r3_384_447_6_8
       (.ADDRA({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(i_pixel[5]),
        .DIB(i_pixel[6]),
        .DIC(i_pixel[7]),
        .DID(1'b0),
        .DOA(line_reg_r3_384_447_6_8_n_0),
        .DOB(line_reg_r3_384_447_6_8_n_1),
        .DOC(line_reg_r3_384_447_6_8_n_2),
        .DOD(NLW_line_reg_r3_384_447_6_8_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_384_447_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M line_reg_r3_384_447_9_11
       (.ADDRA({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(1'b0),
        .DIB(1'b0),
        .DIC(i_pixel[8]),
        .DID(1'b0),
        .DOA(line_reg_r3_384_447_9_11_n_0),
        .DOB(line_reg_r3_384_447_9_11_n_1),
        .DOC(line_reg_r3_384_447_9_11_n_2),
        .DOD(NLW_line_reg_r3_384_447_9_11_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_384_447_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r3_448_511_0_2
       (.ADDRA({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(i_pixel[0]),
        .DIB(i_pixel[1]),
        .DIC(i_pixel[2]),
        .DID(1'b0),
        .DOA(line_reg_r3_448_511_0_2_n_0),
        .DOB(line_reg_r3_448_511_0_2_n_1),
        .DOC(line_reg_r3_448_511_0_2_n_2),
        .DOD(NLW_line_reg_r3_448_511_0_2_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_448_511_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M line_reg_r3_448_511_12_14
       (.ADDRA({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(i_pixel[9]),
        .DIB(i_pixel[10]),
        .DIC(i_pixel[11]),
        .DID(1'b0),
        .DOA(line_reg_r3_448_511_12_14_n_0),
        .DOB(line_reg_r3_448_511_12_14_n_1),
        .DOC(line_reg_r3_448_511_12_14_n_2),
        .DOD(NLW_line_reg_r3_448_511_12_14_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_448_511_0_2_i_1_n_0));
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1D line_reg_r3_448_511_15_15
       (.A0(\wrPntr_reg_n_0_[0] ),
        .A1(\wrPntr_reg_n_0_[1] ),
        .A2(\wrPntr_reg_n_0_[2] ),
        .A3(\wrPntr_reg_n_0_[3] ),
        .A4(\wrPntr_reg_n_0_[4] ),
        .A5(\wrPntr_reg_n_0_[5] ),
        .D(1'b0),
        .DPO(line_reg_r3_448_511_15_15_n_0),
        .DPRA0(\rdPntr_reg[0]_rep_n_0 ),
        .DPRA1(line_reg_r3_0_63_0_2_i_5__2_n_0),
        .DPRA2(line_reg_r3_0_63_0_2_i_4__2_n_0),
        .DPRA3(line_reg_r3_0_63_0_2_i_3__2_n_0),
        .DPRA4(line_reg_r3_0_63_0_2_i_2__2_n_0),
        .DPRA5(line_reg_r3_0_63_0_2_i_1__2_n_0),
        .SPO(NLW_line_reg_r3_448_511_15_15_SPO_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_448_511_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r3_448_511_3_5
       (.ADDRA({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(i_pixel[3]),
        .DIB(1'b0),
        .DIC(i_pixel[4]),
        .DID(1'b0),
        .DOA(line_reg_r3_448_511_3_5_n_0),
        .DOB(line_reg_r3_448_511_3_5_n_1),
        .DOC(line_reg_r3_448_511_3_5_n_2),
        .DOD(NLW_line_reg_r3_448_511_3_5_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_448_511_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M line_reg_r3_448_511_6_8
       (.ADDRA({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(i_pixel[5]),
        .DIB(i_pixel[6]),
        .DIC(i_pixel[7]),
        .DID(1'b0),
        .DOA(line_reg_r3_448_511_6_8_n_0),
        .DOB(line_reg_r3_448_511_6_8_n_1),
        .DOC(line_reg_r3_448_511_6_8_n_2),
        .DOD(NLW_line_reg_r3_448_511_6_8_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_448_511_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M line_reg_r3_448_511_9_11
       (.ADDRA({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(1'b0),
        .DIB(1'b0),
        .DIC(i_pixel[8]),
        .DID(1'b0),
        .DOA(line_reg_r3_448_511_9_11_n_0),
        .DOB(line_reg_r3_448_511_9_11_n_1),
        .DOC(line_reg_r3_448_511_9_11_n_2),
        .DOD(NLW_line_reg_r3_448_511_9_11_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_448_511_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r3_512_575_0_2
       (.ADDRA({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(i_pixel[0]),
        .DIB(i_pixel[1]),
        .DIC(i_pixel[2]),
        .DID(1'b0),
        .DOA(line_reg_r3_512_575_0_2_n_0),
        .DOB(line_reg_r3_512_575_0_2_n_1),
        .DOC(line_reg_r3_512_575_0_2_n_2),
        .DOD(NLW_line_reg_r3_512_575_0_2_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_512_575_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M line_reg_r3_512_575_12_14
       (.ADDRA({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(i_pixel[9]),
        .DIB(i_pixel[10]),
        .DIC(i_pixel[11]),
        .DID(1'b0),
        .DOA(line_reg_r3_512_575_12_14_n_0),
        .DOB(line_reg_r3_512_575_12_14_n_1),
        .DOC(line_reg_r3_512_575_12_14_n_2),
        .DOD(NLW_line_reg_r3_512_575_12_14_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_512_575_0_2_i_1_n_0));
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1D line_reg_r3_512_575_15_15
       (.A0(\wrPntr_reg_n_0_[0] ),
        .A1(\wrPntr_reg_n_0_[1] ),
        .A2(\wrPntr_reg_n_0_[2] ),
        .A3(\wrPntr_reg_n_0_[3] ),
        .A4(\wrPntr_reg_n_0_[4] ),
        .A5(\wrPntr_reg_n_0_[5] ),
        .D(1'b0),
        .DPO(line_reg_r3_512_575_15_15_n_0),
        .DPRA0(\rdPntr_reg[0]_rep_n_0 ),
        .DPRA1(line_reg_r3_0_63_0_2_i_5__2_n_0),
        .DPRA2(line_reg_r3_0_63_0_2_i_4__2_n_0),
        .DPRA3(line_reg_r3_0_63_0_2_i_3__2_n_0),
        .DPRA4(line_reg_r3_0_63_0_2_i_2__2_n_0),
        .DPRA5(line_reg_r3_0_63_0_2_i_1__2_n_0),
        .SPO(NLW_line_reg_r3_512_575_15_15_SPO_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_512_575_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r3_512_575_3_5
       (.ADDRA({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(i_pixel[3]),
        .DIB(1'b0),
        .DIC(i_pixel[4]),
        .DID(1'b0),
        .DOA(line_reg_r3_512_575_3_5_n_0),
        .DOB(line_reg_r3_512_575_3_5_n_1),
        .DOC(line_reg_r3_512_575_3_5_n_2),
        .DOD(NLW_line_reg_r3_512_575_3_5_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_512_575_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M line_reg_r3_512_575_6_8
       (.ADDRA({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(i_pixel[5]),
        .DIB(i_pixel[6]),
        .DIC(i_pixel[7]),
        .DID(1'b0),
        .DOA(line_reg_r3_512_575_6_8_n_0),
        .DOB(line_reg_r3_512_575_6_8_n_1),
        .DOC(line_reg_r3_512_575_6_8_n_2),
        .DOD(NLW_line_reg_r3_512_575_6_8_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_512_575_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M line_reg_r3_512_575_9_11
       (.ADDRA({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(1'b0),
        .DIB(1'b0),
        .DIC(i_pixel[8]),
        .DID(1'b0),
        .DOA(line_reg_r3_512_575_9_11_n_0),
        .DOB(line_reg_r3_512_575_9_11_n_1),
        .DOC(line_reg_r3_512_575_9_11_n_2),
        .DOD(NLW_line_reg_r3_512_575_9_11_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_512_575_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r3_576_639_0_2
       (.ADDRA({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(i_pixel[0]),
        .DIB(i_pixel[1]),
        .DIC(i_pixel[2]),
        .DID(1'b0),
        .DOA(line_reg_r3_576_639_0_2_n_0),
        .DOB(line_reg_r3_576_639_0_2_n_1),
        .DOC(line_reg_r3_576_639_0_2_n_2),
        .DOD(NLW_line_reg_r3_576_639_0_2_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_576_639_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M line_reg_r3_576_639_12_14
       (.ADDRA({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(i_pixel[9]),
        .DIB(i_pixel[10]),
        .DIC(i_pixel[11]),
        .DID(1'b0),
        .DOA(line_reg_r3_576_639_12_14_n_0),
        .DOB(line_reg_r3_576_639_12_14_n_1),
        .DOC(line_reg_r3_576_639_12_14_n_2),
        .DOD(NLW_line_reg_r3_576_639_12_14_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_576_639_0_2_i_1_n_0));
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1D line_reg_r3_576_639_15_15
       (.A0(\wrPntr_reg_n_0_[0] ),
        .A1(\wrPntr_reg_n_0_[1] ),
        .A2(\wrPntr_reg_n_0_[2] ),
        .A3(\wrPntr_reg_n_0_[3] ),
        .A4(\wrPntr_reg_n_0_[4] ),
        .A5(\wrPntr_reg_n_0_[5] ),
        .D(1'b0),
        .DPO(line_reg_r3_576_639_15_15_n_0),
        .DPRA0(\rdPntr_reg[0]_rep_n_0 ),
        .DPRA1(line_reg_r3_0_63_0_2_i_5__2_n_0),
        .DPRA2(line_reg_r3_0_63_0_2_i_4__2_n_0),
        .DPRA3(line_reg_r3_0_63_0_2_i_3__2_n_0),
        .DPRA4(line_reg_r3_0_63_0_2_i_2__2_n_0),
        .DPRA5(line_reg_r3_0_63_0_2_i_1__2_n_0),
        .SPO(NLW_line_reg_r3_576_639_15_15_SPO_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_576_639_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r3_576_639_3_5
       (.ADDRA({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(i_pixel[3]),
        .DIB(1'b0),
        .DIC(i_pixel[4]),
        .DID(1'b0),
        .DOA(line_reg_r3_576_639_3_5_n_0),
        .DOB(line_reg_r3_576_639_3_5_n_1),
        .DOC(line_reg_r3_576_639_3_5_n_2),
        .DOD(NLW_line_reg_r3_576_639_3_5_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_576_639_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M line_reg_r3_576_639_6_8
       (.ADDRA({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(i_pixel[5]),
        .DIB(i_pixel[6]),
        .DIC(i_pixel[7]),
        .DID(1'b0),
        .DOA(line_reg_r3_576_639_6_8_n_0),
        .DOB(line_reg_r3_576_639_6_8_n_1),
        .DOC(line_reg_r3_576_639_6_8_n_2),
        .DOD(NLW_line_reg_r3_576_639_6_8_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_576_639_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M line_reg_r3_576_639_9_11
       (.ADDRA({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(1'b0),
        .DIB(1'b0),
        .DIC(i_pixel[8]),
        .DID(1'b0),
        .DOA(line_reg_r3_576_639_9_11_n_0),
        .DOB(line_reg_r3_576_639_9_11_n_1),
        .DOC(line_reg_r3_576_639_9_11_n_2),
        .DOD(NLW_line_reg_r3_576_639_9_11_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_576_639_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r3_64_127_0_2
       (.ADDRA({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(i_pixel[0]),
        .DIB(i_pixel[1]),
        .DIC(i_pixel[2]),
        .DID(1'b0),
        .DOA(line_reg_r3_64_127_0_2_n_0),
        .DOB(line_reg_r3_64_127_0_2_n_1),
        .DOC(line_reg_r3_64_127_0_2_n_2),
        .DOD(NLW_line_reg_r3_64_127_0_2_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_64_127_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M line_reg_r3_64_127_12_14
       (.ADDRA({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(i_pixel[9]),
        .DIB(i_pixel[10]),
        .DIC(i_pixel[11]),
        .DID(1'b0),
        .DOA(line_reg_r3_64_127_12_14_n_0),
        .DOB(line_reg_r3_64_127_12_14_n_1),
        .DOC(line_reg_r3_64_127_12_14_n_2),
        .DOD(NLW_line_reg_r3_64_127_12_14_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_64_127_0_2_i_1_n_0));
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1D line_reg_r3_64_127_15_15
       (.A0(\wrPntr_reg_n_0_[0] ),
        .A1(\wrPntr_reg_n_0_[1] ),
        .A2(\wrPntr_reg_n_0_[2] ),
        .A3(\wrPntr_reg_n_0_[3] ),
        .A4(\wrPntr_reg_n_0_[4] ),
        .A5(\wrPntr_reg_n_0_[5] ),
        .D(1'b0),
        .DPO(line_reg_r3_64_127_15_15_n_0),
        .DPRA0(\rdPntr_reg[0]_rep_n_0 ),
        .DPRA1(line_reg_r3_0_63_0_2_i_5__2_n_0),
        .DPRA2(line_reg_r3_0_63_0_2_i_4__2_n_0),
        .DPRA3(line_reg_r3_0_63_0_2_i_3__2_n_0),
        .DPRA4(line_reg_r3_0_63_0_2_i_2__2_n_0),
        .DPRA5(line_reg_r3_0_63_0_2_i_1__2_n_0),
        .SPO(NLW_line_reg_r3_64_127_15_15_SPO_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_64_127_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r3_64_127_3_5
       (.ADDRA({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(i_pixel[3]),
        .DIB(1'b0),
        .DIC(i_pixel[4]),
        .DID(1'b0),
        .DOA(line_reg_r3_64_127_3_5_n_0),
        .DOB(line_reg_r3_64_127_3_5_n_1),
        .DOC(line_reg_r3_64_127_3_5_n_2),
        .DOD(NLW_line_reg_r3_64_127_3_5_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_64_127_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M line_reg_r3_64_127_6_8
       (.ADDRA({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(i_pixel[5]),
        .DIB(i_pixel[6]),
        .DIC(i_pixel[7]),
        .DID(1'b0),
        .DOA(line_reg_r3_64_127_6_8_n_0),
        .DOB(line_reg_r3_64_127_6_8_n_1),
        .DOC(line_reg_r3_64_127_6_8_n_2),
        .DOD(NLW_line_reg_r3_64_127_6_8_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_64_127_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M line_reg_r3_64_127_9_11
       (.ADDRA({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(1'b0),
        .DIB(1'b0),
        .DIC(i_pixel[8]),
        .DID(1'b0),
        .DOA(line_reg_r3_64_127_9_11_n_0),
        .DOB(line_reg_r3_64_127_9_11_n_1),
        .DOC(line_reg_r3_64_127_9_11_n_2),
        .DOD(NLW_line_reg_r3_64_127_9_11_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_64_127_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult1_reg[0][8]_i_1 
       (.I0(\rdPntr_reg[8]_15 ),
        .I1(\mult1_reg[0][8]_7 ),
        .I2(currentRbuff[1]),
        .I3(\mult1_reg[0][8]_8 ),
        .I4(currentRbuff[0]),
        .I5(o_data03_out[15]),
        .O(pixel_data[15]));
  MUXF7 \mult1_reg[0][8]_i_10 
       (.I0(\mult1_reg[0][8]_i_34_n_0 ),
        .I1(\mult1_reg[0][8]_i_35_n_0 ),
        .O(\rdPntr_reg[8]_14 ),
        .S(\mult1_reg[2][8]_i_26_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult1_reg[0][8]_i_100 
       (.I0(line_reg_r3_192_255_12_14_n_1),
        .I1(\mult1_reg[2][8]_i_76_n_0 ),
        .I2(line_reg_r3_128_191_12_14_n_1),
        .O(\mult1_reg[0][8]_i_100_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult1_reg[0][8]_i_101 
       (.I0(line_reg_r3_64_127_12_14_n_1),
        .I1(\mult1_reg[2][8]_i_76_n_0 ),
        .I2(line_reg_r3_0_63_12_14_n_1),
        .O(\mult1_reg[0][8]_i_101_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult1_reg[0][8]_i_114 
       (.I0(line_reg_r3_448_511_12_14_n_0),
        .I1(\mult1_reg[2][8]_i_76_n_0 ),
        .I2(line_reg_r3_384_447_12_14_n_0),
        .O(\mult1_reg[0][8]_i_114_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult1_reg[0][8]_i_115 
       (.I0(line_reg_r3_320_383_12_14_n_0),
        .I1(\mult1_reg[2][8]_i_76_n_0 ),
        .I2(line_reg_r3_256_319_12_14_n_0),
        .O(\mult1_reg[0][8]_i_115_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult1_reg[0][8]_i_116 
       (.I0(line_reg_r3_192_255_12_14_n_0),
        .I1(\mult1_reg[2][8]_i_76_n_0 ),
        .I2(line_reg_r3_128_191_12_14_n_0),
        .O(\mult1_reg[0][8]_i_116_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult1_reg[0][8]_i_117 
       (.I0(line_reg_r3_64_127_12_14_n_0),
        .I1(\mult1_reg[2][8]_i_76_n_0 ),
        .I2(line_reg_r3_0_63_12_14_n_0),
        .O(\mult1_reg[0][8]_i_117_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult1_reg[0][8]_i_130 
       (.I0(line_reg_r3_448_511_9_11_n_2),
        .I1(\mult1_reg[2][8]_i_76_n_0 ),
        .I2(line_reg_r3_384_447_9_11_n_2),
        .O(\mult1_reg[0][8]_i_130_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult1_reg[0][8]_i_131 
       (.I0(line_reg_r3_320_383_9_11_n_2),
        .I1(\mult1_reg[2][8]_i_76_n_0 ),
        .I2(line_reg_r3_256_319_9_11_n_2),
        .O(\mult1_reg[0][8]_i_131_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult1_reg[0][8]_i_132 
       (.I0(line_reg_r3_192_255_9_11_n_2),
        .I1(\mult1_reg[2][8]_i_76_n_0 ),
        .I2(line_reg_r3_128_191_9_11_n_2),
        .O(\mult1_reg[0][8]_i_132_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult1_reg[0][8]_i_133 
       (.I0(line_reg_r3_64_127_9_11_n_2),
        .I1(\mult1_reg[2][8]_i_76_n_0 ),
        .I2(line_reg_r3_0_63_9_11_n_2),
        .O(\mult1_reg[0][8]_i_133_n_0 ));
  MUXF7 \mult1_reg[0][8]_i_14 
       (.I0(\mult1_reg[0][8]_i_42_n_0 ),
        .I1(\mult1_reg[0][8]_i_43_n_0 ),
        .O(\rdPntr_reg[8]_13 ),
        .S(\mult1_reg[2][8]_i_26_n_0 ));
  MUXF7 \mult1_reg[0][8]_i_18 
       (.I0(\mult1_reg[0][8]_i_50_n_0 ),
        .I1(\mult1_reg[0][8]_i_51_n_0 ),
        .O(\rdPntr_reg[8]_12 ),
        .S(\mult1_reg[2][8]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult1_reg[0][8]_i_2 
       (.I0(\rdPntr_reg[8]_14 ),
        .I1(\mult1_reg[0][8]_5 ),
        .I2(currentRbuff[1]),
        .I3(\mult1_reg[0][8]_6 ),
        .I4(currentRbuff[0]),
        .I5(o_data03_out[14]),
        .O(pixel_data[14]));
  MUXF7 \mult1_reg[0][8]_i_22 
       (.I0(\mult1_reg[0][8]_i_58_n_0 ),
        .I1(\mult1_reg[0][8]_i_59_n_0 ),
        .O(\rdPntr_reg[8]_11 ),
        .S(\mult1_reg[2][8]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult1_reg[0][8]_i_26 
       (.I0(\mult1_reg[0][8]_i_66_n_0 ),
        .I1(\mult1_reg[0][8]_i_67_n_0 ),
        .I2(\mult1_reg[2][8]_i_72_n_0 ),
        .I3(\mult1_reg[0][8]_i_68_n_0 ),
        .I4(\mult1_reg[2][8]_i_74_n_0 ),
        .I5(\mult1_reg[0][8]_i_69_n_0 ),
        .O(\mult1_reg[0][8]_i_26_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult1_reg[0][8]_i_27 
       (.I0(\mult1_reg[2][8]_i_74_n_0 ),
        .I1(line_reg_r3_576_639_15_15_n_0),
        .I2(\mult1_reg[2][8]_i_76_n_0 ),
        .I3(line_reg_r3_512_575_15_15_n_0),
        .I4(\mult1_reg[2][8]_i_72_n_0 ),
        .O(\mult1_reg[0][8]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult1_reg[0][8]_i_3 
       (.I0(\rdPntr_reg[8]_13 ),
        .I1(\mult1_reg[0][8]_3 ),
        .I2(currentRbuff[1]),
        .I3(\mult1_reg[0][8]_4 ),
        .I4(currentRbuff[0]),
        .I5(o_data03_out[13]),
        .O(pixel_data[13]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult1_reg[0][8]_i_34 
       (.I0(\mult1_reg[0][8]_i_82_n_0 ),
        .I1(\mult1_reg[0][8]_i_83_n_0 ),
        .I2(\mult1_reg[2][8]_i_72_n_0 ),
        .I3(\mult1_reg[0][8]_i_84_n_0 ),
        .I4(\mult1_reg[2][8]_i_74_n_0 ),
        .I5(\mult1_reg[0][8]_i_85_n_0 ),
        .O(\mult1_reg[0][8]_i_34_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult1_reg[0][8]_i_35 
       (.I0(\mult1_reg[2][8]_i_74_n_0 ),
        .I1(line_reg_r3_576_639_12_14_n_2),
        .I2(\mult1_reg[2][8]_i_76_n_0 ),
        .I3(line_reg_r3_512_575_12_14_n_2),
        .I4(\mult1_reg[2][8]_i_72_n_0 ),
        .O(\mult1_reg[0][8]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult1_reg[0][8]_i_4 
       (.I0(\rdPntr_reg[8]_12 ),
        .I1(\mult1_reg[0][8]_1 ),
        .I2(currentRbuff[1]),
        .I3(\mult1_reg[0][8]_2 ),
        .I4(currentRbuff[0]),
        .I5(o_data03_out[12]),
        .O(pixel_data[12]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult1_reg[0][8]_i_42 
       (.I0(\mult1_reg[0][8]_i_98_n_0 ),
        .I1(\mult1_reg[0][8]_i_99_n_0 ),
        .I2(\mult1_reg[2][8]_i_72_n_0 ),
        .I3(\mult1_reg[0][8]_i_100_n_0 ),
        .I4(\mult1_reg[2][8]_i_74_n_0 ),
        .I5(\mult1_reg[0][8]_i_101_n_0 ),
        .O(\mult1_reg[0][8]_i_42_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult1_reg[0][8]_i_43 
       (.I0(\mult1_reg[2][8]_i_74_n_0 ),
        .I1(line_reg_r3_576_639_12_14_n_1),
        .I2(\mult1_reg[2][8]_i_76_n_0 ),
        .I3(line_reg_r3_512_575_12_14_n_1),
        .I4(\mult1_reg[2][8]_i_72_n_0 ),
        .O(\mult1_reg[0][8]_i_43_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult1_reg[0][8]_i_5 
       (.I0(\rdPntr_reg[8]_11 ),
        .I1(\mult1_reg[0][8] ),
        .I2(currentRbuff[1]),
        .I3(\mult1_reg[0][8]_0 ),
        .I4(currentRbuff[0]),
        .I5(o_data03_out[11]),
        .O(pixel_data[11]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult1_reg[0][8]_i_50 
       (.I0(\mult1_reg[0][8]_i_114_n_0 ),
        .I1(\mult1_reg[0][8]_i_115_n_0 ),
        .I2(\mult1_reg[2][8]_i_72_n_0 ),
        .I3(\mult1_reg[0][8]_i_116_n_0 ),
        .I4(\mult1_reg[2][8]_i_74_n_0 ),
        .I5(\mult1_reg[0][8]_i_117_n_0 ),
        .O(\mult1_reg[0][8]_i_50_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult1_reg[0][8]_i_51 
       (.I0(\mult1_reg[2][8]_i_74_n_0 ),
        .I1(line_reg_r3_576_639_12_14_n_0),
        .I2(\mult1_reg[2][8]_i_76_n_0 ),
        .I3(line_reg_r3_512_575_12_14_n_0),
        .I4(\mult1_reg[2][8]_i_72_n_0 ),
        .O(\mult1_reg[0][8]_i_51_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult1_reg[0][8]_i_58 
       (.I0(\mult1_reg[0][8]_i_130_n_0 ),
        .I1(\mult1_reg[0][8]_i_131_n_0 ),
        .I2(\mult1_reg[2][8]_i_72_n_0 ),
        .I3(\mult1_reg[0][8]_i_132_n_0 ),
        .I4(\mult1_reg[2][8]_i_74_n_0 ),
        .I5(\mult1_reg[0][8]_i_133_n_0 ),
        .O(\mult1_reg[0][8]_i_58_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult1_reg[0][8]_i_59 
       (.I0(\mult1_reg[2][8]_i_74_n_0 ),
        .I1(line_reg_r3_576_639_9_11_n_2),
        .I2(\mult1_reg[2][8]_i_76_n_0 ),
        .I3(line_reg_r3_512_575_9_11_n_2),
        .I4(\mult1_reg[2][8]_i_72_n_0 ),
        .O(\mult1_reg[0][8]_i_59_n_0 ));
  MUXF7 \mult1_reg[0][8]_i_6 
       (.I0(\mult1_reg[0][8]_i_26_n_0 ),
        .I1(\mult1_reg[0][8]_i_27_n_0 ),
        .O(\rdPntr_reg[8]_15 ),
        .S(\mult1_reg[2][8]_i_26_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult1_reg[0][8]_i_66 
       (.I0(line_reg_r3_448_511_15_15_n_0),
        .I1(\mult1_reg[2][8]_i_76_n_0 ),
        .I2(line_reg_r3_384_447_15_15_n_0),
        .O(\mult1_reg[0][8]_i_66_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult1_reg[0][8]_i_67 
       (.I0(line_reg_r3_320_383_15_15_n_0),
        .I1(\mult1_reg[2][8]_i_76_n_0 ),
        .I2(line_reg_r3_256_319_15_15_n_0),
        .O(\mult1_reg[0][8]_i_67_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult1_reg[0][8]_i_68 
       (.I0(line_reg_r3_192_255_15_15_n_0),
        .I1(\mult1_reg[2][8]_i_76_n_0 ),
        .I2(line_reg_r3_128_191_15_15_n_0),
        .O(\mult1_reg[0][8]_i_68_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult1_reg[0][8]_i_69 
       (.I0(line_reg_r3_64_127_15_15_n_0),
        .I1(\mult1_reg[2][8]_i_76_n_0 ),
        .I2(line_reg_r3_0_63_15_15_n_0),
        .O(\mult1_reg[0][8]_i_69_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult1_reg[0][8]_i_82 
       (.I0(line_reg_r3_448_511_12_14_n_2),
        .I1(\mult1_reg[2][8]_i_76_n_0 ),
        .I2(line_reg_r3_384_447_12_14_n_2),
        .O(\mult1_reg[0][8]_i_82_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult1_reg[0][8]_i_83 
       (.I0(line_reg_r3_320_383_12_14_n_2),
        .I1(\mult1_reg[2][8]_i_76_n_0 ),
        .I2(line_reg_r3_256_319_12_14_n_2),
        .O(\mult1_reg[0][8]_i_83_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult1_reg[0][8]_i_84 
       (.I0(line_reg_r3_192_255_12_14_n_2),
        .I1(\mult1_reg[2][8]_i_76_n_0 ),
        .I2(line_reg_r3_128_191_12_14_n_2),
        .O(\mult1_reg[0][8]_i_84_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult1_reg[0][8]_i_85 
       (.I0(line_reg_r3_64_127_12_14_n_2),
        .I1(\mult1_reg[2][8]_i_76_n_0 ),
        .I2(line_reg_r3_0_63_12_14_n_2),
        .O(\mult1_reg[0][8]_i_85_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult1_reg[0][8]_i_98 
       (.I0(line_reg_r3_448_511_12_14_n_1),
        .I1(\mult1_reg[2][8]_i_76_n_0 ),
        .I2(line_reg_r3_384_447_12_14_n_1),
        .O(\mult1_reg[0][8]_i_98_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult1_reg[0][8]_i_99 
       (.I0(line_reg_r3_320_383_12_14_n_1),
        .I1(\mult1_reg[2][8]_i_76_n_0 ),
        .I2(line_reg_r3_256_319_12_14_n_1),
        .O(\mult1_reg[0][8]_i_99_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult1_reg[1][8]_i_1 
       (.I0(\rdPntr_reg[8]_10 ),
        .I1(\mult1_reg[1][8]_9 ),
        .I2(currentRbuff[1]),
        .I3(\mult1_reg[1][8]_10 ),
        .I4(currentRbuff[0]),
        .I5(o_data03_out[10]),
        .O(pixel_data[10]));
  MUXF7 \mult1_reg[1][8]_i_11 
       (.I0(\mult1_reg[1][8]_i_39_n_0 ),
        .I1(\mult1_reg[1][8]_i_40_n_0 ),
        .O(\rdPntr_reg[8]_9 ),
        .S(\mult1_reg[2][8]_i_26_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult1_reg[1][8]_i_111 
       (.I0(line_reg_r3_448_511_6_8_n_2),
        .I1(\mult1_reg[2][8]_i_76_n_0 ),
        .I2(line_reg_r3_384_447_6_8_n_2),
        .O(\mult1_reg[1][8]_i_111_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult1_reg[1][8]_i_112 
       (.I0(line_reg_r3_320_383_6_8_n_2),
        .I1(\mult1_reg[2][8]_i_76_n_0 ),
        .I2(line_reg_r3_256_319_6_8_n_2),
        .O(\mult1_reg[1][8]_i_112_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult1_reg[1][8]_i_113 
       (.I0(line_reg_r3_192_255_6_8_n_2),
        .I1(\mult1_reg[2][8]_i_76_n_0 ),
        .I2(line_reg_r3_128_191_6_8_n_2),
        .O(\mult1_reg[1][8]_i_113_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult1_reg[1][8]_i_114 
       (.I0(line_reg_r3_64_127_6_8_n_2),
        .I1(\mult1_reg[2][8]_i_76_n_0 ),
        .I2(line_reg_r3_0_63_6_8_n_2),
        .O(\mult1_reg[1][8]_i_114_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult1_reg[1][8]_i_127 
       (.I0(line_reg_r3_448_511_6_8_n_1),
        .I1(\mult1_reg[2][8]_i_76_n_0 ),
        .I2(line_reg_r3_384_447_6_8_n_1),
        .O(\mult1_reg[1][8]_i_127_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult1_reg[1][8]_i_128 
       (.I0(line_reg_r3_320_383_6_8_n_1),
        .I1(\mult1_reg[2][8]_i_76_n_0 ),
        .I2(line_reg_r3_256_319_6_8_n_1),
        .O(\mult1_reg[1][8]_i_128_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult1_reg[1][8]_i_129 
       (.I0(line_reg_r3_192_255_6_8_n_1),
        .I1(\mult1_reg[2][8]_i_76_n_0 ),
        .I2(line_reg_r3_128_191_6_8_n_1),
        .O(\mult1_reg[1][8]_i_129_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult1_reg[1][8]_i_130 
       (.I0(line_reg_r3_64_127_6_8_n_1),
        .I1(\mult1_reg[2][8]_i_76_n_0 ),
        .I2(line_reg_r3_0_63_6_8_n_1),
        .O(\mult1_reg[1][8]_i_130_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult1_reg[1][8]_i_143 
       (.I0(line_reg_r3_448_511_6_8_n_0),
        .I1(\mult1_reg[2][8]_i_76_n_0 ),
        .I2(line_reg_r3_384_447_6_8_n_0),
        .O(\mult1_reg[1][8]_i_143_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult1_reg[1][8]_i_144 
       (.I0(line_reg_r3_320_383_6_8_n_0),
        .I1(\mult1_reg[2][8]_i_76_n_0 ),
        .I2(line_reg_r3_256_319_6_8_n_0),
        .O(\mult1_reg[1][8]_i_144_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult1_reg[1][8]_i_145 
       (.I0(line_reg_r3_192_255_6_8_n_0),
        .I1(\mult1_reg[2][8]_i_76_n_0 ),
        .I2(line_reg_r3_128_191_6_8_n_0),
        .O(\mult1_reg[1][8]_i_145_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult1_reg[1][8]_i_146 
       (.I0(line_reg_r3_64_127_6_8_n_0),
        .I1(\mult1_reg[2][8]_i_76_n_0 ),
        .I2(line_reg_r3_0_63_6_8_n_0),
        .O(\mult1_reg[1][8]_i_146_n_0 ));
  MUXF7 \mult1_reg[1][8]_i_15 
       (.I0(\mult1_reg[1][8]_i_47_n_0 ),
        .I1(\mult1_reg[1][8]_i_48_n_0 ),
        .O(\rdPntr_reg[8]_8 ),
        .S(\mult1_reg[2][8]_i_26_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult1_reg[1][8]_i_159 
       (.I0(line_reg_r3_448_511_3_5_n_2),
        .I1(\mult1_reg[2][8]_i_76_n_0 ),
        .I2(line_reg_r3_384_447_3_5_n_2),
        .O(\mult1_reg[1][8]_i_159_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult1_reg[1][8]_i_160 
       (.I0(line_reg_r3_320_383_3_5_n_2),
        .I1(\mult1_reg[2][8]_i_76_n_0 ),
        .I2(line_reg_r3_256_319_3_5_n_2),
        .O(\mult1_reg[1][8]_i_160_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult1_reg[1][8]_i_161 
       (.I0(line_reg_r3_192_255_3_5_n_2),
        .I1(\mult1_reg[2][8]_i_76_n_0 ),
        .I2(line_reg_r3_128_191_3_5_n_2),
        .O(\mult1_reg[1][8]_i_161_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult1_reg[1][8]_i_162 
       (.I0(line_reg_r3_64_127_3_5_n_2),
        .I1(\mult1_reg[2][8]_i_76_n_0 ),
        .I2(line_reg_r3_0_63_3_5_n_2),
        .O(\mult1_reg[1][8]_i_162_n_0 ));
  MUXF7 \mult1_reg[1][8]_i_19 
       (.I0(\mult1_reg[1][8]_i_55_n_0 ),
        .I1(\mult1_reg[1][8]_i_56_n_0 ),
        .O(\rdPntr_reg[8]_7 ),
        .S(\mult1_reg[2][8]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult1_reg[1][8]_i_2 
       (.I0(\rdPntr_reg[8]_9 ),
        .I1(\mult1_reg[1][8]_7 ),
        .I2(currentRbuff[1]),
        .I3(\mult1_reg[1][8]_8 ),
        .I4(currentRbuff[0]),
        .I5(o_data03_out[9]),
        .O(pixel_data[9]));
  MUXF7 \mult1_reg[1][8]_i_23 
       (.I0(\mult1_reg[1][8]_i_63_n_0 ),
        .I1(\mult1_reg[1][8]_i_64_n_0 ),
        .O(\rdPntr_reg[8]_6 ),
        .S(\mult1_reg[2][8]_i_26_n_0 ));
  MUXF7 \mult1_reg[1][8]_i_27 
       (.I0(\mult1_reg[1][8]_i_71_n_0 ),
        .I1(\mult1_reg[1][8]_i_72_n_0 ),
        .O(\rdPntr_reg[8]_5 ),
        .S(\mult1_reg[2][8]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult1_reg[1][8]_i_3 
       (.I0(\rdPntr_reg[8]_8 ),
        .I1(\mult1_reg[1][8]_5 ),
        .I2(currentRbuff[1]),
        .I3(\mult1_reg[1][8]_6 ),
        .I4(currentRbuff[0]),
        .I5(o_data03_out[8]),
        .O(pixel_data[8]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult1_reg[1][8]_i_31 
       (.I0(\mult1_reg[1][8]_i_79_n_0 ),
        .I1(\mult1_reg[1][8]_i_80_n_0 ),
        .I2(\mult1_reg[2][8]_i_72_n_0 ),
        .I3(\mult1_reg[1][8]_i_81_n_0 ),
        .I4(\mult1_reg[2][8]_i_74_n_0 ),
        .I5(\mult1_reg[1][8]_i_82_n_0 ),
        .O(\mult1_reg[1][8]_i_31_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult1_reg[1][8]_i_32 
       (.I0(\mult1_reg[2][8]_i_74_n_0 ),
        .I1(line_reg_r3_576_639_9_11_n_1),
        .I2(\mult1_reg[2][8]_i_76_n_0 ),
        .I3(line_reg_r3_512_575_9_11_n_1),
        .I4(\mult1_reg[2][8]_i_72_n_0 ),
        .O(\mult1_reg[1][8]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult1_reg[1][8]_i_39 
       (.I0(\mult1_reg[1][8]_i_95_n_0 ),
        .I1(\mult1_reg[1][8]_i_96_n_0 ),
        .I2(\mult1_reg[2][8]_i_72_n_0 ),
        .I3(\mult1_reg[1][8]_i_97_n_0 ),
        .I4(\mult1_reg[2][8]_i_74_n_0 ),
        .I5(\mult1_reg[1][8]_i_98_n_0 ),
        .O(\mult1_reg[1][8]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult1_reg[1][8]_i_4 
       (.I0(\rdPntr_reg[8]_7 ),
        .I1(\mult1_reg[1][8]_3 ),
        .I2(currentRbuff[1]),
        .I3(\mult1_reg[1][8]_4 ),
        .I4(currentRbuff[0]),
        .I5(o_data03_out[7]),
        .O(pixel_data[7]));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult1_reg[1][8]_i_40 
       (.I0(\mult1_reg[2][8]_i_74_n_0 ),
        .I1(line_reg_r3_576_639_9_11_n_0),
        .I2(\mult1_reg[2][8]_i_76_n_0 ),
        .I3(line_reg_r3_512_575_9_11_n_0),
        .I4(\mult1_reg[2][8]_i_72_n_0 ),
        .O(\mult1_reg[1][8]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult1_reg[1][8]_i_47 
       (.I0(\mult1_reg[1][8]_i_111_n_0 ),
        .I1(\mult1_reg[1][8]_i_112_n_0 ),
        .I2(\mult1_reg[2][8]_i_72_n_0 ),
        .I3(\mult1_reg[1][8]_i_113_n_0 ),
        .I4(\mult1_reg[2][8]_i_74_n_0 ),
        .I5(\mult1_reg[1][8]_i_114_n_0 ),
        .O(\mult1_reg[1][8]_i_47_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult1_reg[1][8]_i_48 
       (.I0(\mult1_reg[2][8]_i_74_n_0 ),
        .I1(line_reg_r3_576_639_6_8_n_2),
        .I2(\mult1_reg[2][8]_i_76_n_0 ),
        .I3(line_reg_r3_512_575_6_8_n_2),
        .I4(\mult1_reg[2][8]_i_72_n_0 ),
        .O(\mult1_reg[1][8]_i_48_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult1_reg[1][8]_i_5 
       (.I0(\rdPntr_reg[8]_6 ),
        .I1(\mult1_reg[1][8]_1 ),
        .I2(currentRbuff[1]),
        .I3(\mult1_reg[1][8]_2 ),
        .I4(currentRbuff[0]),
        .I5(o_data03_out[6]),
        .O(pixel_data[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult1_reg[1][8]_i_55 
       (.I0(\mult1_reg[1][8]_i_127_n_0 ),
        .I1(\mult1_reg[1][8]_i_128_n_0 ),
        .I2(\mult1_reg[2][8]_i_72_n_0 ),
        .I3(\mult1_reg[1][8]_i_129_n_0 ),
        .I4(\mult1_reg[2][8]_i_74_n_0 ),
        .I5(\mult1_reg[1][8]_i_130_n_0 ),
        .O(\mult1_reg[1][8]_i_55_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult1_reg[1][8]_i_56 
       (.I0(\mult1_reg[2][8]_i_74_n_0 ),
        .I1(line_reg_r3_576_639_6_8_n_1),
        .I2(\mult1_reg[2][8]_i_76_n_0 ),
        .I3(line_reg_r3_512_575_6_8_n_1),
        .I4(\mult1_reg[2][8]_i_72_n_0 ),
        .O(\mult1_reg[1][8]_i_56_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult1_reg[1][8]_i_6 
       (.I0(\rdPntr_reg[8]_5 ),
        .I1(\mult1_reg[1][8] ),
        .I2(currentRbuff[1]),
        .I3(\mult1_reg[1][8]_0 ),
        .I4(currentRbuff[0]),
        .I5(o_data03_out[5]),
        .O(pixel_data[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult1_reg[1][8]_i_63 
       (.I0(\mult1_reg[1][8]_i_143_n_0 ),
        .I1(\mult1_reg[1][8]_i_144_n_0 ),
        .I2(\mult1_reg[2][8]_i_72_n_0 ),
        .I3(\mult1_reg[1][8]_i_145_n_0 ),
        .I4(\mult1_reg[2][8]_i_74_n_0 ),
        .I5(\mult1_reg[1][8]_i_146_n_0 ),
        .O(\mult1_reg[1][8]_i_63_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult1_reg[1][8]_i_64 
       (.I0(\mult1_reg[2][8]_i_74_n_0 ),
        .I1(line_reg_r3_576_639_6_8_n_0),
        .I2(\mult1_reg[2][8]_i_76_n_0 ),
        .I3(line_reg_r3_512_575_6_8_n_0),
        .I4(\mult1_reg[2][8]_i_72_n_0 ),
        .O(\mult1_reg[1][8]_i_64_n_0 ));
  MUXF7 \mult1_reg[1][8]_i_7 
       (.I0(\mult1_reg[1][8]_i_31_n_0 ),
        .I1(\mult1_reg[1][8]_i_32_n_0 ),
        .O(\rdPntr_reg[8]_10 ),
        .S(\mult1_reg[2][8]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult1_reg[1][8]_i_71 
       (.I0(\mult1_reg[1][8]_i_159_n_0 ),
        .I1(\mult1_reg[1][8]_i_160_n_0 ),
        .I2(\mult1_reg[2][8]_i_72_n_0 ),
        .I3(\mult1_reg[1][8]_i_161_n_0 ),
        .I4(\mult1_reg[2][8]_i_74_n_0 ),
        .I5(\mult1_reg[1][8]_i_162_n_0 ),
        .O(\mult1_reg[1][8]_i_71_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult1_reg[1][8]_i_72 
       (.I0(\mult1_reg[2][8]_i_74_n_0 ),
        .I1(line_reg_r3_576_639_3_5_n_2),
        .I2(\mult1_reg[2][8]_i_76_n_0 ),
        .I3(line_reg_r3_512_575_3_5_n_2),
        .I4(\mult1_reg[2][8]_i_72_n_0 ),
        .O(\mult1_reg[1][8]_i_72_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult1_reg[1][8]_i_79 
       (.I0(line_reg_r3_448_511_9_11_n_1),
        .I1(\mult1_reg[2][8]_i_76_n_0 ),
        .I2(line_reg_r3_384_447_9_11_n_1),
        .O(\mult1_reg[1][8]_i_79_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult1_reg[1][8]_i_80 
       (.I0(line_reg_r3_320_383_9_11_n_1),
        .I1(\mult1_reg[2][8]_i_76_n_0 ),
        .I2(line_reg_r3_256_319_9_11_n_1),
        .O(\mult1_reg[1][8]_i_80_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult1_reg[1][8]_i_81 
       (.I0(line_reg_r3_192_255_9_11_n_1),
        .I1(\mult1_reg[2][8]_i_76_n_0 ),
        .I2(line_reg_r3_128_191_9_11_n_1),
        .O(\mult1_reg[1][8]_i_81_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult1_reg[1][8]_i_82 
       (.I0(line_reg_r3_64_127_9_11_n_1),
        .I1(\mult1_reg[2][8]_i_76_n_0 ),
        .I2(line_reg_r3_0_63_9_11_n_1),
        .O(\mult1_reg[1][8]_i_82_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult1_reg[1][8]_i_95 
       (.I0(line_reg_r3_448_511_9_11_n_0),
        .I1(\mult1_reg[2][8]_i_76_n_0 ),
        .I2(line_reg_r3_384_447_9_11_n_0),
        .O(\mult1_reg[1][8]_i_95_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult1_reg[1][8]_i_96 
       (.I0(line_reg_r3_320_383_9_11_n_0),
        .I1(\mult1_reg[2][8]_i_76_n_0 ),
        .I2(line_reg_r3_256_319_9_11_n_0),
        .O(\mult1_reg[1][8]_i_96_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult1_reg[1][8]_i_97 
       (.I0(line_reg_r3_192_255_9_11_n_0),
        .I1(\mult1_reg[2][8]_i_76_n_0 ),
        .I2(line_reg_r3_128_191_9_11_n_0),
        .O(\mult1_reg[1][8]_i_97_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult1_reg[1][8]_i_98 
       (.I0(line_reg_r3_64_127_9_11_n_0),
        .I1(\mult1_reg[2][8]_i_76_n_0 ),
        .I2(line_reg_r3_0_63_9_11_n_0),
        .O(\mult1_reg[1][8]_i_98_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult1_reg[2][8]_i_1 
       (.I0(\rdPntr_reg[8]_4 ),
        .I1(\mult1_reg[2][8]_7 ),
        .I2(currentRbuff[1]),
        .I3(\mult1_reg[2][8]_8 ),
        .I4(currentRbuff[0]),
        .I5(o_data03_out[4]),
        .O(pixel_data[4]));
  MUXF7 \mult1_reg[2][8]_i_10 
       (.I0(\mult1_reg[2][8]_i_38_n_0 ),
        .I1(\mult1_reg[2][8]_i_39_n_0 ),
        .O(\rdPntr_reg[8]_3 ),
        .S(\mult1_reg[2][8]_i_26_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult1_reg[2][8]_i_100 
       (.I0(line_reg_r3_192_255_3_5_n_0),
        .I1(\mult1_reg[2][8]_i_76_n_0 ),
        .I2(line_reg_r3_128_191_3_5_n_0),
        .O(\mult1_reg[2][8]_i_100_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult1_reg[2][8]_i_101 
       (.I0(line_reg_r3_64_127_3_5_n_0),
        .I1(\mult1_reg[2][8]_i_76_n_0 ),
        .I2(line_reg_r3_0_63_3_5_n_0),
        .O(\mult1_reg[2][8]_i_101_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult1_reg[2][8]_i_114 
       (.I0(line_reg_r3_448_511_0_2_n_2),
        .I1(\mult1_reg[2][8]_i_76_n_0 ),
        .I2(line_reg_r3_384_447_0_2_n_2),
        .O(\mult1_reg[2][8]_i_114_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult1_reg[2][8]_i_115 
       (.I0(line_reg_r3_320_383_0_2_n_2),
        .I1(\mult1_reg[2][8]_i_76_n_0 ),
        .I2(line_reg_r3_256_319_0_2_n_2),
        .O(\mult1_reg[2][8]_i_115_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult1_reg[2][8]_i_116 
       (.I0(line_reg_r3_192_255_0_2_n_2),
        .I1(\mult1_reg[2][8]_i_76_n_0 ),
        .I2(line_reg_r3_128_191_0_2_n_2),
        .O(\mult1_reg[2][8]_i_116_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult1_reg[2][8]_i_117 
       (.I0(line_reg_r3_64_127_0_2_n_2),
        .I1(\mult1_reg[2][8]_i_76_n_0 ),
        .I2(line_reg_r3_0_63_0_2_n_2),
        .O(\mult1_reg[2][8]_i_117_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult1_reg[2][8]_i_130 
       (.I0(line_reg_r3_448_511_0_2_n_1),
        .I1(\mult1_reg[2][8]_i_76_n_0 ),
        .I2(line_reg_r3_384_447_0_2_n_1),
        .O(\mult1_reg[2][8]_i_130_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult1_reg[2][8]_i_131 
       (.I0(line_reg_r3_320_383_0_2_n_1),
        .I1(\mult1_reg[2][8]_i_76_n_0 ),
        .I2(line_reg_r3_256_319_0_2_n_1),
        .O(\mult1_reg[2][8]_i_131_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult1_reg[2][8]_i_132 
       (.I0(line_reg_r3_192_255_0_2_n_1),
        .I1(\mult1_reg[2][8]_i_76_n_0 ),
        .I2(line_reg_r3_128_191_0_2_n_1),
        .O(\mult1_reg[2][8]_i_132_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult1_reg[2][8]_i_133 
       (.I0(line_reg_r3_64_127_0_2_n_1),
        .I1(\mult1_reg[2][8]_i_76_n_0 ),
        .I2(line_reg_r3_0_63_0_2_n_1),
        .O(\mult1_reg[2][8]_i_133_n_0 ));
  MUXF7 \mult1_reg[2][8]_i_14 
       (.I0(\mult1_reg[2][8]_i_46_n_0 ),
        .I1(\mult1_reg[2][8]_i_47_n_0 ),
        .O(\rdPntr_reg[8]_2 ),
        .S(\mult1_reg[2][8]_i_26_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult1_reg[2][8]_i_146 
       (.I0(line_reg_r3_448_511_0_2_n_0),
        .I1(\mult1_reg[2][8]_i_76_n_0 ),
        .I2(line_reg_r3_384_447_0_2_n_0),
        .O(\mult1_reg[2][8]_i_146_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult1_reg[2][8]_i_147 
       (.I0(line_reg_r3_320_383_0_2_n_0),
        .I1(\mult1_reg[2][8]_i_76_n_0 ),
        .I2(line_reg_r3_256_319_0_2_n_0),
        .O(\mult1_reg[2][8]_i_147_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult1_reg[2][8]_i_148 
       (.I0(line_reg_r3_192_255_0_2_n_0),
        .I1(\mult1_reg[2][8]_i_76_n_0 ),
        .I2(line_reg_r3_128_191_0_2_n_0),
        .O(\mult1_reg[2][8]_i_148_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult1_reg[2][8]_i_149 
       (.I0(line_reg_r3_64_127_0_2_n_0),
        .I1(\mult1_reg[2][8]_i_76_n_0 ),
        .I2(line_reg_r3_0_63_0_2_n_0),
        .O(\mult1_reg[2][8]_i_149_n_0 ));
  MUXF7 \mult1_reg[2][8]_i_18 
       (.I0(\mult1_reg[2][8]_i_54_n_0 ),
        .I1(\mult1_reg[2][8]_i_55_n_0 ),
        .O(\rdPntr_reg[8]_1 ),
        .S(\mult1_reg[2][8]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult1_reg[2][8]_i_2 
       (.I0(\rdPntr_reg[8]_3 ),
        .I1(\mult1_reg[2][8]_5 ),
        .I2(currentRbuff[1]),
        .I3(\mult1_reg[2][8]_6 ),
        .I4(currentRbuff[0]),
        .I5(o_data03_out[3]),
        .O(pixel_data[3]));
  MUXF7 \mult1_reg[2][8]_i_22 
       (.I0(\mult1_reg[2][8]_i_62_n_0 ),
        .I1(\mult1_reg[2][8]_i_63_n_0 ),
        .O(\rdPntr_reg[8]_0 ),
        .S(\mult1_reg[2][8]_i_26_n_0 ));
  LUT4 #(
    .INIT(16'hDF20)) 
    \mult1_reg[2][8]_i_26 
       (.I0(rdPntr_reg_rep__0[8]),
        .I1(\rdPntr[10]_i_3__2_n_0 ),
        .I2(rdPntr_reg_rep__0[7]),
        .I3(rdPntr_reg_rep__0[9]),
        .O(\mult1_reg[2][8]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult1_reg[2][8]_i_27 
       (.I0(\mult1_reg[2][8]_i_70_n_0 ),
        .I1(\mult1_reg[2][8]_i_71_n_0 ),
        .I2(\mult1_reg[2][8]_i_72_n_0 ),
        .I3(\mult1_reg[2][8]_i_73_n_0 ),
        .I4(\mult1_reg[2][8]_i_74_n_0 ),
        .I5(\mult1_reg[2][8]_i_75_n_0 ),
        .O(\mult1_reg[2][8]_i_27_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult1_reg[2][8]_i_28 
       (.I0(\mult1_reg[2][8]_i_74_n_0 ),
        .I1(line_reg_r3_576_639_3_5_n_1),
        .I2(\mult1_reg[2][8]_i_76_n_0 ),
        .I3(line_reg_r3_512_575_3_5_n_1),
        .I4(\mult1_reg[2][8]_i_72_n_0 ),
        .O(\mult1_reg[2][8]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult1_reg[2][8]_i_3 
       (.I0(\rdPntr_reg[8]_2 ),
        .I1(\mult1_reg[2][8]_3 ),
        .I2(currentRbuff[1]),
        .I3(\mult1_reg[2][8]_4 ),
        .I4(currentRbuff[0]),
        .I5(o_data03_out[2]),
        .O(pixel_data[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult1_reg[2][8]_i_38 
       (.I0(\mult1_reg[2][8]_i_98_n_0 ),
        .I1(\mult1_reg[2][8]_i_99_n_0 ),
        .I2(\mult1_reg[2][8]_i_72_n_0 ),
        .I3(\mult1_reg[2][8]_i_100_n_0 ),
        .I4(\mult1_reg[2][8]_i_74_n_0 ),
        .I5(\mult1_reg[2][8]_i_101_n_0 ),
        .O(\mult1_reg[2][8]_i_38_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult1_reg[2][8]_i_39 
       (.I0(\mult1_reg[2][8]_i_74_n_0 ),
        .I1(line_reg_r3_576_639_3_5_n_0),
        .I2(\mult1_reg[2][8]_i_76_n_0 ),
        .I3(line_reg_r3_512_575_3_5_n_0),
        .I4(\mult1_reg[2][8]_i_72_n_0 ),
        .O(\mult1_reg[2][8]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult1_reg[2][8]_i_4 
       (.I0(\rdPntr_reg[8]_1 ),
        .I1(\mult1_reg[2][8]_1 ),
        .I2(currentRbuff[1]),
        .I3(\mult1_reg[2][8]_2 ),
        .I4(currentRbuff[0]),
        .I5(o_data03_out[1]),
        .O(pixel_data[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult1_reg[2][8]_i_46 
       (.I0(\mult1_reg[2][8]_i_114_n_0 ),
        .I1(\mult1_reg[2][8]_i_115_n_0 ),
        .I2(\mult1_reg[2][8]_i_72_n_0 ),
        .I3(\mult1_reg[2][8]_i_116_n_0 ),
        .I4(\mult1_reg[2][8]_i_74_n_0 ),
        .I5(\mult1_reg[2][8]_i_117_n_0 ),
        .O(\mult1_reg[2][8]_i_46_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult1_reg[2][8]_i_47 
       (.I0(\mult1_reg[2][8]_i_74_n_0 ),
        .I1(line_reg_r3_576_639_0_2_n_2),
        .I2(\mult1_reg[2][8]_i_76_n_0 ),
        .I3(line_reg_r3_512_575_0_2_n_2),
        .I4(\mult1_reg[2][8]_i_72_n_0 ),
        .O(\mult1_reg[2][8]_i_47_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult1_reg[2][8]_i_5 
       (.I0(\rdPntr_reg[8]_0 ),
        .I1(\mult1_reg[2][8] ),
        .I2(currentRbuff[1]),
        .I3(\mult1_reg[2][8]_0 ),
        .I4(currentRbuff[0]),
        .I5(o_data03_out[0]),
        .O(pixel_data[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult1_reg[2][8]_i_54 
       (.I0(\mult1_reg[2][8]_i_130_n_0 ),
        .I1(\mult1_reg[2][8]_i_131_n_0 ),
        .I2(\mult1_reg[2][8]_i_72_n_0 ),
        .I3(\mult1_reg[2][8]_i_132_n_0 ),
        .I4(\mult1_reg[2][8]_i_74_n_0 ),
        .I5(\mult1_reg[2][8]_i_133_n_0 ),
        .O(\mult1_reg[2][8]_i_54_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult1_reg[2][8]_i_55 
       (.I0(\mult1_reg[2][8]_i_74_n_0 ),
        .I1(line_reg_r3_576_639_0_2_n_1),
        .I2(\mult1_reg[2][8]_i_76_n_0 ),
        .I3(line_reg_r3_512_575_0_2_n_1),
        .I4(\mult1_reg[2][8]_i_72_n_0 ),
        .O(\mult1_reg[2][8]_i_55_n_0 ));
  MUXF7 \mult1_reg[2][8]_i_6 
       (.I0(\mult1_reg[2][8]_i_27_n_0 ),
        .I1(\mult1_reg[2][8]_i_28_n_0 ),
        .O(\rdPntr_reg[8]_4 ),
        .S(\mult1_reg[2][8]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult1_reg[2][8]_i_62 
       (.I0(\mult1_reg[2][8]_i_146_n_0 ),
        .I1(\mult1_reg[2][8]_i_147_n_0 ),
        .I2(\mult1_reg[2][8]_i_72_n_0 ),
        .I3(\mult1_reg[2][8]_i_148_n_0 ),
        .I4(\mult1_reg[2][8]_i_74_n_0 ),
        .I5(\mult1_reg[2][8]_i_149_n_0 ),
        .O(\mult1_reg[2][8]_i_62_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult1_reg[2][8]_i_63 
       (.I0(\mult1_reg[2][8]_i_74_n_0 ),
        .I1(line_reg_r3_576_639_0_2_n_0),
        .I2(\mult1_reg[2][8]_i_76_n_0 ),
        .I3(line_reg_r3_512_575_0_2_n_0),
        .I4(\mult1_reg[2][8]_i_72_n_0 ),
        .O(\mult1_reg[2][8]_i_63_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult1_reg[2][8]_i_70 
       (.I0(line_reg_r3_448_511_3_5_n_1),
        .I1(\mult1_reg[2][8]_i_76_n_0 ),
        .I2(line_reg_r3_384_447_3_5_n_1),
        .O(\mult1_reg[2][8]_i_70_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult1_reg[2][8]_i_71 
       (.I0(line_reg_r3_320_383_3_5_n_1),
        .I1(\mult1_reg[2][8]_i_76_n_0 ),
        .I2(line_reg_r3_256_319_3_5_n_1),
        .O(\mult1_reg[2][8]_i_71_n_0 ));
  LUT3 #(
    .INIT(8'hD2)) 
    \mult1_reg[2][8]_i_72 
       (.I0(rdPntr_reg_rep__0[7]),
        .I1(\rdPntr[10]_i_3__2_n_0 ),
        .I2(rdPntr_reg_rep__0[8]),
        .O(\mult1_reg[2][8]_i_72_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult1_reg[2][8]_i_73 
       (.I0(line_reg_r3_192_255_3_5_n_1),
        .I1(\mult1_reg[2][8]_i_76_n_0 ),
        .I2(line_reg_r3_128_191_3_5_n_1),
        .O(\mult1_reg[2][8]_i_73_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \mult1_reg[2][8]_i_74 
       (.I0(\rdPntr[10]_i_3__2_n_0 ),
        .I1(rdPntr_reg_rep__0[7]),
        .O(\mult1_reg[2][8]_i_74_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult1_reg[2][8]_i_75 
       (.I0(line_reg_r3_64_127_3_5_n_1),
        .I1(\mult1_reg[2][8]_i_76_n_0 ),
        .I2(line_reg_r3_0_63_3_5_n_1),
        .O(\mult1_reg[2][8]_i_75_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \mult1_reg[2][8]_i_76 
       (.I0(\rdPntr_reg_n_0_[5] ),
        .I1(\rdPntr_reg_n_0_[3] ),
        .I2(\rdPntr_reg_n_0_[1] ),
        .I3(\rdPntr_reg_n_0_[2] ),
        .I4(\rdPntr_reg_n_0_[4] ),
        .I5(rdPntr_reg_rep__0[6]),
        .O(\mult1_reg[2][8]_i_76_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult1_reg[2][8]_i_98 
       (.I0(line_reg_r3_448_511_3_5_n_0),
        .I1(\mult1_reg[2][8]_i_76_n_0 ),
        .I2(line_reg_r3_384_447_3_5_n_0),
        .O(\mult1_reg[2][8]_i_98_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult1_reg[2][8]_i_99 
       (.I0(line_reg_r3_320_383_3_5_n_0),
        .I1(\mult1_reg[2][8]_i_76_n_0 ),
        .I2(line_reg_r3_256_319_3_5_n_0),
        .O(\mult1_reg[2][8]_i_99_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[0][3][1]_i_10 
       (.I0(line_reg_r1_448_511_9_11_n_2),
        .I1(line_reg_r1_384_447_9_11_n_2),
        .I2(rdPntr_reg_rep__0[7]),
        .I3(line_reg_r1_320_383_9_11_n_2),
        .I4(rdPntr_reg_rep__0[6]),
        .I5(line_reg_r1_256_319_9_11_n_2),
        .O(\mult[0][3][1]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[0][3][1]_i_11 
       (.I0(line_reg_r1_192_255_9_11_n_2),
        .I1(line_reg_r1_128_191_9_11_n_2),
        .I2(rdPntr_reg_rep__0[7]),
        .I3(line_reg_r1_64_127_9_11_n_2),
        .I4(rdPntr_reg_rep__0[6]),
        .I5(line_reg_r1_0_63_9_11_n_2),
        .O(\mult[0][3][1]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mult[0][3][1]_i_3 
       (.I0(\mult[0][3][1]_i_9_n_0 ),
        .I1(rdPntr_reg_rep__0[9]),
        .I2(\mult[0][3][1]_i_10_n_0 ),
        .I3(rdPntr_reg_rep__0[8]),
        .I4(\mult[0][3][1]_i_11_n_0 ),
        .O(\rdPntr_reg[9]_11 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[0][3][1]_i_9 
       (.I0(rdPntr_reg_rep__0[7]),
        .I1(line_reg_r1_576_639_9_11_n_2),
        .I2(rdPntr_reg_rep__0[6]),
        .I3(line_reg_r1_512_575_9_11_n_2),
        .I4(rdPntr_reg_rep__0[8]),
        .O(\mult[0][3][1]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[0][3][2]_i_10 
       (.I0(line_reg_r1_448_511_12_14_n_0),
        .I1(line_reg_r1_384_447_12_14_n_0),
        .I2(rdPntr_reg_rep__0[7]),
        .I3(line_reg_r1_320_383_12_14_n_0),
        .I4(rdPntr_reg_rep__0[6]),
        .I5(line_reg_r1_256_319_12_14_n_0),
        .O(\mult[0][3][2]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[0][3][2]_i_11 
       (.I0(line_reg_r1_192_255_12_14_n_0),
        .I1(line_reg_r1_128_191_12_14_n_0),
        .I2(rdPntr_reg_rep__0[7]),
        .I3(line_reg_r1_64_127_12_14_n_0),
        .I4(rdPntr_reg_rep__0[6]),
        .I5(line_reg_r1_0_63_12_14_n_0),
        .O(\mult[0][3][2]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mult[0][3][2]_i_3 
       (.I0(\mult[0][3][2]_i_9_n_0 ),
        .I1(rdPntr_reg_rep__0[9]),
        .I2(\mult[0][3][2]_i_10_n_0 ),
        .I3(rdPntr_reg_rep__0[8]),
        .I4(\mult[0][3][2]_i_11_n_0 ),
        .O(\rdPntr_reg[9]_12 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[0][3][2]_i_9 
       (.I0(rdPntr_reg_rep__0[7]),
        .I1(line_reg_r1_576_639_12_14_n_0),
        .I2(rdPntr_reg_rep__0[6]),
        .I3(line_reg_r1_512_575_12_14_n_0),
        .I4(rdPntr_reg_rep__0[8]),
        .O(\mult[0][3][2]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[0][3][3]_i_10 
       (.I0(line_reg_r1_448_511_12_14_n_1),
        .I1(line_reg_r1_384_447_12_14_n_1),
        .I2(rdPntr_reg_rep__0[7]),
        .I3(line_reg_r1_320_383_12_14_n_1),
        .I4(rdPntr_reg_rep__0[6]),
        .I5(line_reg_r1_256_319_12_14_n_1),
        .O(\mult[0][3][3]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[0][3][3]_i_11 
       (.I0(line_reg_r1_192_255_12_14_n_1),
        .I1(line_reg_r1_128_191_12_14_n_1),
        .I2(rdPntr_reg_rep__0[7]),
        .I3(line_reg_r1_64_127_12_14_n_1),
        .I4(rdPntr_reg_rep__0[6]),
        .I5(line_reg_r1_0_63_12_14_n_1),
        .O(\mult[0][3][3]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mult[0][3][3]_i_3 
       (.I0(\mult[0][3][3]_i_9_n_0 ),
        .I1(rdPntr_reg_rep__0[9]),
        .I2(\mult[0][3][3]_i_10_n_0 ),
        .I3(rdPntr_reg_rep__0[8]),
        .I4(\mult[0][3][3]_i_11_n_0 ),
        .O(\rdPntr_reg[9]_13 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[0][3][3]_i_9 
       (.I0(rdPntr_reg_rep__0[7]),
        .I1(line_reg_r1_576_639_12_14_n_1),
        .I2(rdPntr_reg_rep__0[6]),
        .I3(line_reg_r1_512_575_12_14_n_1),
        .I4(rdPntr_reg_rep__0[8]),
        .O(\mult[0][3][3]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[0][3][4]_i_10 
       (.I0(line_reg_r1_448_511_12_14_n_2),
        .I1(line_reg_r1_384_447_12_14_n_2),
        .I2(rdPntr_reg_rep__0[7]),
        .I3(line_reg_r1_320_383_12_14_n_2),
        .I4(rdPntr_reg_rep__0[6]),
        .I5(line_reg_r1_256_319_12_14_n_2),
        .O(\mult[0][3][4]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[0][3][4]_i_11 
       (.I0(line_reg_r1_192_255_12_14_n_2),
        .I1(line_reg_r1_128_191_12_14_n_2),
        .I2(rdPntr_reg_rep__0[7]),
        .I3(line_reg_r1_64_127_12_14_n_2),
        .I4(rdPntr_reg_rep__0[6]),
        .I5(line_reg_r1_0_63_12_14_n_2),
        .O(\mult[0][3][4]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mult[0][3][4]_i_3 
       (.I0(\mult[0][3][4]_i_9_n_0 ),
        .I1(rdPntr_reg_rep__0[9]),
        .I2(\mult[0][3][4]_i_10_n_0 ),
        .I3(rdPntr_reg_rep__0[8]),
        .I4(\mult[0][3][4]_i_11_n_0 ),
        .O(\rdPntr_reg[9]_14 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[0][3][4]_i_9 
       (.I0(rdPntr_reg_rep__0[7]),
        .I1(line_reg_r1_576_639_12_14_n_2),
        .I2(rdPntr_reg_rep__0[6]),
        .I3(line_reg_r1_512_575_12_14_n_2),
        .I4(rdPntr_reg_rep__0[8]),
        .O(\mult[0][3][4]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[0][3][5]_i_10 
       (.I0(line_reg_r1_448_511_15_15_n_0),
        .I1(line_reg_r1_384_447_15_15_n_0),
        .I2(rdPntr_reg_rep__0[7]),
        .I3(line_reg_r1_320_383_15_15_n_0),
        .I4(rdPntr_reg_rep__0[6]),
        .I5(line_reg_r1_256_319_15_15_n_0),
        .O(\mult[0][3][5]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[0][3][5]_i_11 
       (.I0(line_reg_r1_192_255_15_15_n_0),
        .I1(line_reg_r1_128_191_15_15_n_0),
        .I2(rdPntr_reg_rep__0[7]),
        .I3(line_reg_r1_64_127_15_15_n_0),
        .I4(rdPntr_reg_rep__0[6]),
        .I5(line_reg_r1_0_63_15_15_n_0),
        .O(\mult[0][3][5]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mult[0][3][5]_i_3 
       (.I0(\mult[0][3][5]_i_9_n_0 ),
        .I1(rdPntr_reg_rep__0[9]),
        .I2(\mult[0][3][5]_i_10_n_0 ),
        .I3(rdPntr_reg_rep__0[8]),
        .I4(\mult[0][3][5]_i_11_n_0 ),
        .O(\rdPntr_reg[9]_15 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[0][3][5]_i_9 
       (.I0(rdPntr_reg_rep__0[7]),
        .I1(line_reg_r1_576_639_15_15_n_0),
        .I2(rdPntr_reg_rep__0[6]),
        .I3(line_reg_r1_512_575_15_15_n_0),
        .I4(rdPntr_reg_rep__0[8]),
        .O(\mult[0][3][5]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[0][4][2]_i_18 
       (.I0(line_reg_r2_448_511_9_11_n_2),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__2_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_384_447_9_11_n_2),
        .O(\mult[0][4][2]_i_18_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[0][4][2]_i_19 
       (.I0(line_reg_r2_320_383_9_11_n_2),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__2_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_256_319_9_11_n_2),
        .O(\mult[0][4][2]_i_19_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[0][4][2]_i_20 
       (.I0(line_reg_r2_192_255_9_11_n_2),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__2_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_128_191_9_11_n_2),
        .O(\mult[0][4][2]_i_20_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[0][4][2]_i_21 
       (.I0(line_reg_r2_64_127_9_11_n_2),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__2_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_0_63_9_11_n_2),
        .O(\mult[0][4][2]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[0][4][2]_i_8 
       (.I0(\mult[0][4][2]_i_18_n_0 ),
        .I1(\mult[0][4][2]_i_19_n_0 ),
        .I2(\rdPntr[8]_i_1__2_n_0 ),
        .I3(\mult[0][4][2]_i_20_n_0 ),
        .I4(\mult[2][4][6]_i_26_n_0 ),
        .I5(\mult[0][4][2]_i_21_n_0 ),
        .O(\mult[0][4][2]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[0][4][2]_i_9 
       (.I0(\mult[2][4][6]_i_26_n_0 ),
        .I1(line_reg_r2_576_639_9_11_n_2),
        .I2(\rdPntr[6]_i_1__2_n_0 ),
        .I3(line_reg_r2_512_575_9_11_n_2),
        .I4(\rdPntr[8]_i_1__2_n_0 ),
        .O(\mult[0][4][2]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[0][4][3]_i_18 
       (.I0(line_reg_r2_448_511_12_14_n_0),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__2_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_384_447_12_14_n_0),
        .O(\mult[0][4][3]_i_18_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[0][4][3]_i_19 
       (.I0(line_reg_r2_320_383_12_14_n_0),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__2_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_256_319_12_14_n_0),
        .O(\mult[0][4][3]_i_19_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[0][4][3]_i_20 
       (.I0(line_reg_r2_192_255_12_14_n_0),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__2_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_128_191_12_14_n_0),
        .O(\mult[0][4][3]_i_20_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[0][4][3]_i_21 
       (.I0(line_reg_r2_64_127_12_14_n_0),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__2_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_0_63_12_14_n_0),
        .O(\mult[0][4][3]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[0][4][3]_i_8 
       (.I0(\mult[0][4][3]_i_18_n_0 ),
        .I1(\mult[0][4][3]_i_19_n_0 ),
        .I2(\rdPntr[8]_i_1__2_n_0 ),
        .I3(\mult[0][4][3]_i_20_n_0 ),
        .I4(\mult[2][4][6]_i_26_n_0 ),
        .I5(\mult[0][4][3]_i_21_n_0 ),
        .O(\mult[0][4][3]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[0][4][3]_i_9 
       (.I0(\mult[2][4][6]_i_26_n_0 ),
        .I1(line_reg_r2_576_639_12_14_n_0),
        .I2(\rdPntr[6]_i_1__2_n_0 ),
        .I3(line_reg_r2_512_575_12_14_n_0),
        .I4(\rdPntr[8]_i_1__2_n_0 ),
        .O(\mult[0][4][3]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[0][4][4]_i_18 
       (.I0(line_reg_r2_448_511_12_14_n_1),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__2_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_384_447_12_14_n_1),
        .O(\mult[0][4][4]_i_18_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[0][4][4]_i_19 
       (.I0(line_reg_r2_320_383_12_14_n_1),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__2_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_256_319_12_14_n_1),
        .O(\mult[0][4][4]_i_19_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[0][4][4]_i_20 
       (.I0(line_reg_r2_192_255_12_14_n_1),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__2_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_128_191_12_14_n_1),
        .O(\mult[0][4][4]_i_20_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[0][4][4]_i_21 
       (.I0(line_reg_r2_64_127_12_14_n_1),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__2_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_0_63_12_14_n_1),
        .O(\mult[0][4][4]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[0][4][4]_i_8 
       (.I0(\mult[0][4][4]_i_18_n_0 ),
        .I1(\mult[0][4][4]_i_19_n_0 ),
        .I2(\rdPntr[8]_i_1__2_n_0 ),
        .I3(\mult[0][4][4]_i_20_n_0 ),
        .I4(\mult[2][4][6]_i_26_n_0 ),
        .I5(\mult[0][4][4]_i_21_n_0 ),
        .O(\mult[0][4][4]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[0][4][4]_i_9 
       (.I0(\mult[2][4][6]_i_26_n_0 ),
        .I1(line_reg_r2_576_639_12_14_n_1),
        .I2(\rdPntr[6]_i_1__2_n_0 ),
        .I3(line_reg_r2_512_575_12_14_n_1),
        .I4(\rdPntr[8]_i_1__2_n_0 ),
        .O(\mult[0][4][4]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[0][4][5]_i_18 
       (.I0(line_reg_r2_448_511_12_14_n_2),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__2_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_384_447_12_14_n_2),
        .O(\mult[0][4][5]_i_18_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[0][4][5]_i_19 
       (.I0(line_reg_r2_320_383_12_14_n_2),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__2_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_256_319_12_14_n_2),
        .O(\mult[0][4][5]_i_19_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[0][4][5]_i_20 
       (.I0(line_reg_r2_192_255_12_14_n_2),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__2_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_128_191_12_14_n_2),
        .O(\mult[0][4][5]_i_20_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[0][4][5]_i_21 
       (.I0(line_reg_r2_64_127_12_14_n_2),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__2_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_0_63_12_14_n_2),
        .O(\mult[0][4][5]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[0][4][5]_i_8 
       (.I0(\mult[0][4][5]_i_18_n_0 ),
        .I1(\mult[0][4][5]_i_19_n_0 ),
        .I2(\rdPntr[8]_i_1__2_n_0 ),
        .I3(\mult[0][4][5]_i_20_n_0 ),
        .I4(\mult[2][4][6]_i_26_n_0 ),
        .I5(\mult[0][4][5]_i_21_n_0 ),
        .O(\mult[0][4][5]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[0][4][5]_i_9 
       (.I0(\mult[2][4][6]_i_26_n_0 ),
        .I1(line_reg_r2_576_639_12_14_n_2),
        .I2(\rdPntr[6]_i_1__2_n_0 ),
        .I3(line_reg_r2_512_575_12_14_n_2),
        .I4(\rdPntr[8]_i_1__2_n_0 ),
        .O(\mult[0][4][5]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[0][4][6]_i_18 
       (.I0(line_reg_r2_448_511_15_15_n_0),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__2_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_384_447_15_15_n_0),
        .O(\mult[0][4][6]_i_18_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[0][4][6]_i_19 
       (.I0(line_reg_r2_320_383_15_15_n_0),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__2_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_256_319_15_15_n_0),
        .O(\mult[0][4][6]_i_19_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[0][4][6]_i_20 
       (.I0(line_reg_r2_192_255_15_15_n_0),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__2_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_128_191_15_15_n_0),
        .O(\mult[0][4][6]_i_20_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[0][4][6]_i_21 
       (.I0(line_reg_r2_64_127_15_15_n_0),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__2_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_0_63_15_15_n_0),
        .O(\mult[0][4][6]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[0][4][6]_i_8 
       (.I0(\mult[0][4][6]_i_18_n_0 ),
        .I1(\mult[0][4][6]_i_19_n_0 ),
        .I2(\rdPntr[8]_i_1__2_n_0 ),
        .I3(\mult[0][4][6]_i_20_n_0 ),
        .I4(\mult[2][4][6]_i_26_n_0 ),
        .I5(\mult[0][4][6]_i_21_n_0 ),
        .O(\mult[0][4][6]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[0][4][6]_i_9 
       (.I0(\mult[2][4][6]_i_26_n_0 ),
        .I1(line_reg_r2_576_639_15_15_n_0),
        .I2(\rdPntr[6]_i_1__2_n_0 ),
        .I3(line_reg_r2_512_575_15_15_n_0),
        .I4(\rdPntr[8]_i_1__2_n_0 ),
        .O(\mult[0][4][6]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[0][7][1]_i_1 
       (.I0(\rdPntr_reg[0]_rep__0_11 ),
        .I1(\mult1_reg[0][7] ),
        .I2(currentRbuff[1]),
        .I3(\mult1_reg[0][7]_0 ),
        .I4(currentRbuff[0]),
        .I5(o_data01_out[11]),
        .O(pixel_data[27]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[0][7][2]_i_1 
       (.I0(\rdPntr_reg[0]_rep__0_12 ),
        .I1(\mult1_reg[0][7]_1 ),
        .I2(currentRbuff[1]),
        .I3(\mult1_reg[0][7]_2 ),
        .I4(currentRbuff[0]),
        .I5(o_data01_out[12]),
        .O(pixel_data[28]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[0][7][3]_i_1 
       (.I0(\rdPntr_reg[0]_rep__0_13 ),
        .I1(\mult1_reg[0][7]_3 ),
        .I2(currentRbuff[1]),
        .I3(\mult1_reg[0][7]_4 ),
        .I4(currentRbuff[0]),
        .I5(o_data01_out[13]),
        .O(pixel_data[29]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[0][7][4]_i_1 
       (.I0(\rdPntr_reg[0]_rep__0_14 ),
        .I1(\mult1_reg[0][7]_5 ),
        .I2(currentRbuff[1]),
        .I3(\mult1_reg[0][7]_6 ),
        .I4(currentRbuff[0]),
        .I5(o_data01_out[14]),
        .O(pixel_data[30]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[0][7][5]_i_1 
       (.I0(\rdPntr_reg[0]_rep__0_15 ),
        .I1(\mult1_reg[0][7]_7 ),
        .I2(currentRbuff[1]),
        .I3(\mult1_reg[0][7]_8 ),
        .I4(currentRbuff[0]),
        .I5(o_data01_out[15]),
        .O(pixel_data[31]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[1][3][1]_i_10 
       (.I0(line_reg_r1_448_511_3_5_n_2),
        .I1(line_reg_r1_384_447_3_5_n_2),
        .I2(rdPntr_reg_rep__0[7]),
        .I3(line_reg_r1_320_383_3_5_n_2),
        .I4(rdPntr_reg_rep__0[6]),
        .I5(line_reg_r1_256_319_3_5_n_2),
        .O(\mult[1][3][1]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[1][3][1]_i_11 
       (.I0(line_reg_r1_192_255_3_5_n_2),
        .I1(line_reg_r1_128_191_3_5_n_2),
        .I2(rdPntr_reg_rep__0[7]),
        .I3(line_reg_r1_64_127_3_5_n_2),
        .I4(rdPntr_reg_rep__0[6]),
        .I5(line_reg_r1_0_63_3_5_n_2),
        .O(\mult[1][3][1]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mult[1][3][1]_i_3 
       (.I0(\mult[1][3][1]_i_9_n_0 ),
        .I1(rdPntr_reg_rep__0[9]),
        .I2(\mult[1][3][1]_i_10_n_0 ),
        .I3(rdPntr_reg_rep__0[8]),
        .I4(\mult[1][3][1]_i_11_n_0 ),
        .O(\rdPntr_reg[9]_5 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[1][3][1]_i_9 
       (.I0(rdPntr_reg_rep__0[7]),
        .I1(line_reg_r1_576_639_3_5_n_2),
        .I2(rdPntr_reg_rep__0[6]),
        .I3(line_reg_r1_512_575_3_5_n_2),
        .I4(rdPntr_reg_rep__0[8]),
        .O(\mult[1][3][1]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[1][3][2]_i_10 
       (.I0(line_reg_r1_448_511_6_8_n_0),
        .I1(line_reg_r1_384_447_6_8_n_0),
        .I2(rdPntr_reg_rep__0[7]),
        .I3(line_reg_r1_320_383_6_8_n_0),
        .I4(rdPntr_reg_rep__0[6]),
        .I5(line_reg_r1_256_319_6_8_n_0),
        .O(\mult[1][3][2]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[1][3][2]_i_11 
       (.I0(line_reg_r1_192_255_6_8_n_0),
        .I1(line_reg_r1_128_191_6_8_n_0),
        .I2(rdPntr_reg_rep__0[7]),
        .I3(line_reg_r1_64_127_6_8_n_0),
        .I4(rdPntr_reg_rep__0[6]),
        .I5(line_reg_r1_0_63_6_8_n_0),
        .O(\mult[1][3][2]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mult[1][3][2]_i_3 
       (.I0(\mult[1][3][2]_i_9_n_0 ),
        .I1(rdPntr_reg_rep__0[9]),
        .I2(\mult[1][3][2]_i_10_n_0 ),
        .I3(rdPntr_reg_rep__0[8]),
        .I4(\mult[1][3][2]_i_11_n_0 ),
        .O(\rdPntr_reg[9]_6 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[1][3][2]_i_9 
       (.I0(rdPntr_reg_rep__0[7]),
        .I1(line_reg_r1_576_639_6_8_n_0),
        .I2(rdPntr_reg_rep__0[6]),
        .I3(line_reg_r1_512_575_6_8_n_0),
        .I4(rdPntr_reg_rep__0[8]),
        .O(\mult[1][3][2]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[1][3][3]_i_10 
       (.I0(line_reg_r1_448_511_6_8_n_1),
        .I1(line_reg_r1_384_447_6_8_n_1),
        .I2(rdPntr_reg_rep__0[7]),
        .I3(line_reg_r1_320_383_6_8_n_1),
        .I4(rdPntr_reg_rep__0[6]),
        .I5(line_reg_r1_256_319_6_8_n_1),
        .O(\mult[1][3][3]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[1][3][3]_i_11 
       (.I0(line_reg_r1_192_255_6_8_n_1),
        .I1(line_reg_r1_128_191_6_8_n_1),
        .I2(rdPntr_reg_rep__0[7]),
        .I3(line_reg_r1_64_127_6_8_n_1),
        .I4(rdPntr_reg_rep__0[6]),
        .I5(line_reg_r1_0_63_6_8_n_1),
        .O(\mult[1][3][3]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mult[1][3][3]_i_3 
       (.I0(\mult[1][3][3]_i_9_n_0 ),
        .I1(rdPntr_reg_rep__0[9]),
        .I2(\mult[1][3][3]_i_10_n_0 ),
        .I3(rdPntr_reg_rep__0[8]),
        .I4(\mult[1][3][3]_i_11_n_0 ),
        .O(\rdPntr_reg[9]_7 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[1][3][3]_i_9 
       (.I0(rdPntr_reg_rep__0[7]),
        .I1(line_reg_r1_576_639_6_8_n_1),
        .I2(rdPntr_reg_rep__0[6]),
        .I3(line_reg_r1_512_575_6_8_n_1),
        .I4(rdPntr_reg_rep__0[8]),
        .O(\mult[1][3][3]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[1][3][4]_i_10 
       (.I0(line_reg_r1_448_511_6_8_n_2),
        .I1(line_reg_r1_384_447_6_8_n_2),
        .I2(rdPntr_reg_rep__0[7]),
        .I3(line_reg_r1_320_383_6_8_n_2),
        .I4(rdPntr_reg_rep__0[6]),
        .I5(line_reg_r1_256_319_6_8_n_2),
        .O(\mult[1][3][4]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[1][3][4]_i_11 
       (.I0(line_reg_r1_192_255_6_8_n_2),
        .I1(line_reg_r1_128_191_6_8_n_2),
        .I2(rdPntr_reg_rep__0[7]),
        .I3(line_reg_r1_64_127_6_8_n_2),
        .I4(rdPntr_reg_rep__0[6]),
        .I5(line_reg_r1_0_63_6_8_n_2),
        .O(\mult[1][3][4]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mult[1][3][4]_i_3 
       (.I0(\mult[1][3][4]_i_9_n_0 ),
        .I1(rdPntr_reg_rep__0[9]),
        .I2(\mult[1][3][4]_i_10_n_0 ),
        .I3(rdPntr_reg_rep__0[8]),
        .I4(\mult[1][3][4]_i_11_n_0 ),
        .O(\rdPntr_reg[9]_8 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[1][3][4]_i_9 
       (.I0(rdPntr_reg_rep__0[7]),
        .I1(line_reg_r1_576_639_6_8_n_2),
        .I2(rdPntr_reg_rep__0[6]),
        .I3(line_reg_r1_512_575_6_8_n_2),
        .I4(rdPntr_reg_rep__0[8]),
        .O(\mult[1][3][4]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[1][3][5]_i_10 
       (.I0(line_reg_r1_448_511_9_11_n_0),
        .I1(line_reg_r1_384_447_9_11_n_0),
        .I2(rdPntr_reg_rep__0[7]),
        .I3(line_reg_r1_320_383_9_11_n_0),
        .I4(rdPntr_reg_rep__0[6]),
        .I5(line_reg_r1_256_319_9_11_n_0),
        .O(\mult[1][3][5]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[1][3][5]_i_11 
       (.I0(line_reg_r1_192_255_9_11_n_0),
        .I1(line_reg_r1_128_191_9_11_n_0),
        .I2(rdPntr_reg_rep__0[7]),
        .I3(line_reg_r1_64_127_9_11_n_0),
        .I4(rdPntr_reg_rep__0[6]),
        .I5(line_reg_r1_0_63_9_11_n_0),
        .O(\mult[1][3][5]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mult[1][3][5]_i_3 
       (.I0(\mult[1][3][5]_i_9_n_0 ),
        .I1(rdPntr_reg_rep__0[9]),
        .I2(\mult[1][3][5]_i_10_n_0 ),
        .I3(rdPntr_reg_rep__0[8]),
        .I4(\mult[1][3][5]_i_11_n_0 ),
        .O(\rdPntr_reg[9]_9 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[1][3][5]_i_9 
       (.I0(rdPntr_reg_rep__0[7]),
        .I1(line_reg_r1_576_639_9_11_n_0),
        .I2(rdPntr_reg_rep__0[6]),
        .I3(line_reg_r1_512_575_9_11_n_0),
        .I4(rdPntr_reg_rep__0[8]),
        .O(\mult[1][3][5]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[1][3][6]_i_10 
       (.I0(line_reg_r1_448_511_9_11_n_1),
        .I1(line_reg_r1_384_447_9_11_n_1),
        .I2(rdPntr_reg_rep__0[7]),
        .I3(line_reg_r1_320_383_9_11_n_1),
        .I4(rdPntr_reg_rep__0[6]),
        .I5(line_reg_r1_256_319_9_11_n_1),
        .O(\mult[1][3][6]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[1][3][6]_i_11 
       (.I0(line_reg_r1_192_255_9_11_n_1),
        .I1(line_reg_r1_128_191_9_11_n_1),
        .I2(rdPntr_reg_rep__0[7]),
        .I3(line_reg_r1_64_127_9_11_n_1),
        .I4(rdPntr_reg_rep__0[6]),
        .I5(line_reg_r1_0_63_9_11_n_1),
        .O(\mult[1][3][6]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mult[1][3][6]_i_3 
       (.I0(\mult[1][3][6]_i_9_n_0 ),
        .I1(rdPntr_reg_rep__0[9]),
        .I2(\mult[1][3][6]_i_10_n_0 ),
        .I3(rdPntr_reg_rep__0[8]),
        .I4(\mult[1][3][6]_i_11_n_0 ),
        .O(\rdPntr_reg[9]_10 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[1][3][6]_i_9 
       (.I0(rdPntr_reg_rep__0[7]),
        .I1(line_reg_r1_576_639_9_11_n_1),
        .I2(rdPntr_reg_rep__0[6]),
        .I3(line_reg_r1_512_575_9_11_n_1),
        .I4(rdPntr_reg_rep__0[8]),
        .O(\mult[1][3][6]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[1][4][2]_i_18 
       (.I0(line_reg_r2_448_511_3_5_n_2),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__2_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_384_447_3_5_n_2),
        .O(\mult[1][4][2]_i_18_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[1][4][2]_i_19 
       (.I0(line_reg_r2_320_383_3_5_n_2),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__2_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_256_319_3_5_n_2),
        .O(\mult[1][4][2]_i_19_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[1][4][2]_i_20 
       (.I0(line_reg_r2_192_255_3_5_n_2),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__2_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_128_191_3_5_n_2),
        .O(\mult[1][4][2]_i_20_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[1][4][2]_i_21 
       (.I0(line_reg_r2_64_127_3_5_n_2),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__2_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_0_63_3_5_n_2),
        .O(\mult[1][4][2]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[1][4][2]_i_8 
       (.I0(\mult[1][4][2]_i_18_n_0 ),
        .I1(\mult[1][4][2]_i_19_n_0 ),
        .I2(\rdPntr[8]_i_1__2_n_0 ),
        .I3(\mult[1][4][2]_i_20_n_0 ),
        .I4(\mult[2][4][6]_i_26_n_0 ),
        .I5(\mult[1][4][2]_i_21_n_0 ),
        .O(\mult[1][4][2]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[1][4][2]_i_9 
       (.I0(\mult[2][4][6]_i_26_n_0 ),
        .I1(line_reg_r2_576_639_3_5_n_2),
        .I2(\rdPntr[6]_i_1__2_n_0 ),
        .I3(line_reg_r2_512_575_3_5_n_2),
        .I4(\rdPntr[8]_i_1__2_n_0 ),
        .O(\mult[1][4][2]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[1][4][3]_i_18 
       (.I0(line_reg_r2_448_511_6_8_n_0),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__2_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_384_447_6_8_n_0),
        .O(\mult[1][4][3]_i_18_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[1][4][3]_i_19 
       (.I0(line_reg_r2_320_383_6_8_n_0),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__2_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_256_319_6_8_n_0),
        .O(\mult[1][4][3]_i_19_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[1][4][3]_i_20 
       (.I0(line_reg_r2_192_255_6_8_n_0),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__2_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_128_191_6_8_n_0),
        .O(\mult[1][4][3]_i_20_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[1][4][3]_i_21 
       (.I0(line_reg_r2_64_127_6_8_n_0),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__2_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_0_63_6_8_n_0),
        .O(\mult[1][4][3]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[1][4][3]_i_8 
       (.I0(\mult[1][4][3]_i_18_n_0 ),
        .I1(\mult[1][4][3]_i_19_n_0 ),
        .I2(\rdPntr[8]_i_1__2_n_0 ),
        .I3(\mult[1][4][3]_i_20_n_0 ),
        .I4(\mult[2][4][6]_i_26_n_0 ),
        .I5(\mult[1][4][3]_i_21_n_0 ),
        .O(\mult[1][4][3]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[1][4][3]_i_9 
       (.I0(\mult[2][4][6]_i_26_n_0 ),
        .I1(line_reg_r2_576_639_6_8_n_0),
        .I2(\rdPntr[6]_i_1__2_n_0 ),
        .I3(line_reg_r2_512_575_6_8_n_0),
        .I4(\rdPntr[8]_i_1__2_n_0 ),
        .O(\mult[1][4][3]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[1][4][4]_i_18 
       (.I0(line_reg_r2_448_511_6_8_n_1),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__2_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_384_447_6_8_n_1),
        .O(\mult[1][4][4]_i_18_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[1][4][4]_i_19 
       (.I0(line_reg_r2_320_383_6_8_n_1),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__2_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_256_319_6_8_n_1),
        .O(\mult[1][4][4]_i_19_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[1][4][4]_i_20 
       (.I0(line_reg_r2_192_255_6_8_n_1),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__2_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_128_191_6_8_n_1),
        .O(\mult[1][4][4]_i_20_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[1][4][4]_i_21 
       (.I0(line_reg_r2_64_127_6_8_n_1),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__2_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_0_63_6_8_n_1),
        .O(\mult[1][4][4]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[1][4][4]_i_8 
       (.I0(\mult[1][4][4]_i_18_n_0 ),
        .I1(\mult[1][4][4]_i_19_n_0 ),
        .I2(\rdPntr[8]_i_1__2_n_0 ),
        .I3(\mult[1][4][4]_i_20_n_0 ),
        .I4(\mult[2][4][6]_i_26_n_0 ),
        .I5(\mult[1][4][4]_i_21_n_0 ),
        .O(\mult[1][4][4]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[1][4][4]_i_9 
       (.I0(\mult[2][4][6]_i_26_n_0 ),
        .I1(line_reg_r2_576_639_6_8_n_1),
        .I2(\rdPntr[6]_i_1__2_n_0 ),
        .I3(line_reg_r2_512_575_6_8_n_1),
        .I4(\rdPntr[8]_i_1__2_n_0 ),
        .O(\mult[1][4][4]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[1][4][5]_i_18 
       (.I0(line_reg_r2_448_511_6_8_n_2),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__2_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_384_447_6_8_n_2),
        .O(\mult[1][4][5]_i_18_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[1][4][5]_i_19 
       (.I0(line_reg_r2_320_383_6_8_n_2),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__2_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_256_319_6_8_n_2),
        .O(\mult[1][4][5]_i_19_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[1][4][5]_i_20 
       (.I0(line_reg_r2_192_255_6_8_n_2),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__2_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_128_191_6_8_n_2),
        .O(\mult[1][4][5]_i_20_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[1][4][5]_i_21 
       (.I0(line_reg_r2_64_127_6_8_n_2),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__2_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_0_63_6_8_n_2),
        .O(\mult[1][4][5]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[1][4][5]_i_8 
       (.I0(\mult[1][4][5]_i_18_n_0 ),
        .I1(\mult[1][4][5]_i_19_n_0 ),
        .I2(\rdPntr[8]_i_1__2_n_0 ),
        .I3(\mult[1][4][5]_i_20_n_0 ),
        .I4(\mult[2][4][6]_i_26_n_0 ),
        .I5(\mult[1][4][5]_i_21_n_0 ),
        .O(\mult[1][4][5]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[1][4][5]_i_9 
       (.I0(\mult[2][4][6]_i_26_n_0 ),
        .I1(line_reg_r2_576_639_6_8_n_2),
        .I2(\rdPntr[6]_i_1__2_n_0 ),
        .I3(line_reg_r2_512_575_6_8_n_2),
        .I4(\rdPntr[8]_i_1__2_n_0 ),
        .O(\mult[1][4][5]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[1][4][6]_i_18 
       (.I0(line_reg_r2_448_511_9_11_n_0),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__2_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_384_447_9_11_n_0),
        .O(\mult[1][4][6]_i_18_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[1][4][6]_i_19 
       (.I0(line_reg_r2_320_383_9_11_n_0),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__2_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_256_319_9_11_n_0),
        .O(\mult[1][4][6]_i_19_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[1][4][6]_i_20 
       (.I0(line_reg_r2_192_255_9_11_n_0),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__2_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_128_191_9_11_n_0),
        .O(\mult[1][4][6]_i_20_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[1][4][6]_i_21 
       (.I0(line_reg_r2_64_127_9_11_n_0),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__2_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_0_63_9_11_n_0),
        .O(\mult[1][4][6]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[1][4][6]_i_8 
       (.I0(\mult[1][4][6]_i_18_n_0 ),
        .I1(\mult[1][4][6]_i_19_n_0 ),
        .I2(\rdPntr[8]_i_1__2_n_0 ),
        .I3(\mult[1][4][6]_i_20_n_0 ),
        .I4(\mult[2][4][6]_i_26_n_0 ),
        .I5(\mult[1][4][6]_i_21_n_0 ),
        .O(\mult[1][4][6]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[1][4][6]_i_9 
       (.I0(\mult[2][4][6]_i_26_n_0 ),
        .I1(line_reg_r2_576_639_9_11_n_0),
        .I2(\rdPntr[6]_i_1__2_n_0 ),
        .I3(line_reg_r2_512_575_9_11_n_0),
        .I4(\rdPntr[8]_i_1__2_n_0 ),
        .O(\mult[1][4][6]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[1][4][7]_i_18 
       (.I0(line_reg_r2_448_511_9_11_n_1),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__2_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_384_447_9_11_n_1),
        .O(\mult[1][4][7]_i_18_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[1][4][7]_i_19 
       (.I0(line_reg_r2_320_383_9_11_n_1),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__2_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_256_319_9_11_n_1),
        .O(\mult[1][4][7]_i_19_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[1][4][7]_i_20 
       (.I0(line_reg_r2_192_255_9_11_n_1),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__2_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_128_191_9_11_n_1),
        .O(\mult[1][4][7]_i_20_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[1][4][7]_i_21 
       (.I0(line_reg_r2_64_127_9_11_n_1),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__2_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_0_63_9_11_n_1),
        .O(\mult[1][4][7]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[1][4][7]_i_8 
       (.I0(\mult[1][4][7]_i_18_n_0 ),
        .I1(\mult[1][4][7]_i_19_n_0 ),
        .I2(\rdPntr[8]_i_1__2_n_0 ),
        .I3(\mult[1][4][7]_i_20_n_0 ),
        .I4(\mult[2][4][6]_i_26_n_0 ),
        .I5(\mult[1][4][7]_i_21_n_0 ),
        .O(\mult[1][4][7]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[1][4][7]_i_9 
       (.I0(\mult[2][4][6]_i_26_n_0 ),
        .I1(line_reg_r2_576_639_9_11_n_1),
        .I2(\rdPntr[6]_i_1__2_n_0 ),
        .I3(line_reg_r2_512_575_9_11_n_1),
        .I4(\rdPntr[8]_i_1__2_n_0 ),
        .O(\mult[1][4][7]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[1][7][1]_i_1 
       (.I0(\rdPntr_reg[0]_rep__0_5 ),
        .I1(\mult1_reg[1][7] ),
        .I2(currentRbuff[1]),
        .I3(\mult1_reg[1][7]_0 ),
        .I4(currentRbuff[0]),
        .I5(o_data01_out[5]),
        .O(pixel_data[21]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[1][7][2]_i_1 
       (.I0(\rdPntr_reg[0]_rep__0_6 ),
        .I1(\mult1_reg[1][7]_1 ),
        .I2(currentRbuff[1]),
        .I3(\mult1_reg[1][7]_2 ),
        .I4(currentRbuff[0]),
        .I5(o_data01_out[6]),
        .O(pixel_data[22]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[1][7][3]_i_1 
       (.I0(\rdPntr_reg[0]_rep__0_7 ),
        .I1(\mult1_reg[1][7]_3 ),
        .I2(currentRbuff[1]),
        .I3(\mult1_reg[1][7]_4 ),
        .I4(currentRbuff[0]),
        .I5(o_data01_out[7]),
        .O(pixel_data[23]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[1][7][4]_i_1 
       (.I0(\rdPntr_reg[0]_rep__0_8 ),
        .I1(\mult1_reg[1][7]_5 ),
        .I2(currentRbuff[1]),
        .I3(\mult1_reg[1][7]_6 ),
        .I4(currentRbuff[0]),
        .I5(o_data01_out[8]),
        .O(pixel_data[24]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[1][7][5]_i_1 
       (.I0(\rdPntr_reg[0]_rep__0_9 ),
        .I1(\mult1_reg[1][7]_7 ),
        .I2(currentRbuff[1]),
        .I3(\mult1_reg[1][7]_8 ),
        .I4(currentRbuff[0]),
        .I5(o_data01_out[9]),
        .O(pixel_data[25]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[1][7][6]_i_1 
       (.I0(\rdPntr_reg[0]_rep__0_10 ),
        .I1(\mult1_reg[1][7]_9 ),
        .I2(currentRbuff[1]),
        .I3(\mult1_reg[1][7]_10 ),
        .I4(currentRbuff[0]),
        .I5(o_data01_out[10]),
        .O(pixel_data[26]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[2][3][1]_i_10 
       (.I0(line_reg_r1_448_511_0_2_n_0),
        .I1(line_reg_r1_384_447_0_2_n_0),
        .I2(rdPntr_reg_rep__0[7]),
        .I3(line_reg_r1_320_383_0_2_n_0),
        .I4(rdPntr_reg_rep__0[6]),
        .I5(line_reg_r1_256_319_0_2_n_0),
        .O(\mult[2][3][1]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[2][3][1]_i_11 
       (.I0(line_reg_r1_192_255_0_2_n_0),
        .I1(line_reg_r1_128_191_0_2_n_0),
        .I2(rdPntr_reg_rep__0[7]),
        .I3(line_reg_r1_64_127_0_2_n_0),
        .I4(rdPntr_reg_rep__0[6]),
        .I5(line_reg_r1_0_63_0_2_n_0),
        .O(\mult[2][3][1]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mult[2][3][1]_i_3 
       (.I0(\mult[2][3][1]_i_9_n_0 ),
        .I1(rdPntr_reg_rep__0[9]),
        .I2(\mult[2][3][1]_i_10_n_0 ),
        .I3(rdPntr_reg_rep__0[8]),
        .I4(\mult[2][3][1]_i_11_n_0 ),
        .O(\rdPntr_reg[9]_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[2][3][1]_i_9 
       (.I0(rdPntr_reg_rep__0[7]),
        .I1(line_reg_r1_576_639_0_2_n_0),
        .I2(rdPntr_reg_rep__0[6]),
        .I3(line_reg_r1_512_575_0_2_n_0),
        .I4(rdPntr_reg_rep__0[8]),
        .O(\mult[2][3][1]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[2][3][2]_i_10 
       (.I0(line_reg_r1_448_511_0_2_n_1),
        .I1(line_reg_r1_384_447_0_2_n_1),
        .I2(rdPntr_reg_rep__0[7]),
        .I3(line_reg_r1_320_383_0_2_n_1),
        .I4(rdPntr_reg_rep__0[6]),
        .I5(line_reg_r1_256_319_0_2_n_1),
        .O(\mult[2][3][2]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[2][3][2]_i_11 
       (.I0(line_reg_r1_192_255_0_2_n_1),
        .I1(line_reg_r1_128_191_0_2_n_1),
        .I2(rdPntr_reg_rep__0[7]),
        .I3(line_reg_r1_64_127_0_2_n_1),
        .I4(rdPntr_reg_rep__0[6]),
        .I5(line_reg_r1_0_63_0_2_n_1),
        .O(\mult[2][3][2]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mult[2][3][2]_i_3 
       (.I0(\mult[2][3][2]_i_9_n_0 ),
        .I1(rdPntr_reg_rep__0[9]),
        .I2(\mult[2][3][2]_i_10_n_0 ),
        .I3(rdPntr_reg_rep__0[8]),
        .I4(\mult[2][3][2]_i_11_n_0 ),
        .O(\rdPntr_reg[9]_1 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[2][3][2]_i_9 
       (.I0(rdPntr_reg_rep__0[7]),
        .I1(line_reg_r1_576_639_0_2_n_1),
        .I2(rdPntr_reg_rep__0[6]),
        .I3(line_reg_r1_512_575_0_2_n_1),
        .I4(rdPntr_reg_rep__0[8]),
        .O(\mult[2][3][2]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[2][3][3]_i_10 
       (.I0(line_reg_r1_448_511_0_2_n_2),
        .I1(line_reg_r1_384_447_0_2_n_2),
        .I2(rdPntr_reg_rep__0[7]),
        .I3(line_reg_r1_320_383_0_2_n_2),
        .I4(rdPntr_reg_rep__0[6]),
        .I5(line_reg_r1_256_319_0_2_n_2),
        .O(\mult[2][3][3]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[2][3][3]_i_11 
       (.I0(line_reg_r1_192_255_0_2_n_2),
        .I1(line_reg_r1_128_191_0_2_n_2),
        .I2(rdPntr_reg_rep__0[7]),
        .I3(line_reg_r1_64_127_0_2_n_2),
        .I4(rdPntr_reg_rep__0[6]),
        .I5(line_reg_r1_0_63_0_2_n_2),
        .O(\mult[2][3][3]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mult[2][3][3]_i_3 
       (.I0(\mult[2][3][3]_i_9_n_0 ),
        .I1(rdPntr_reg_rep__0[9]),
        .I2(\mult[2][3][3]_i_10_n_0 ),
        .I3(rdPntr_reg_rep__0[8]),
        .I4(\mult[2][3][3]_i_11_n_0 ),
        .O(\rdPntr_reg[9]_2 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[2][3][3]_i_9 
       (.I0(rdPntr_reg_rep__0[7]),
        .I1(line_reg_r1_576_639_0_2_n_2),
        .I2(rdPntr_reg_rep__0[6]),
        .I3(line_reg_r1_512_575_0_2_n_2),
        .I4(rdPntr_reg_rep__0[8]),
        .O(\mult[2][3][3]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[2][3][4]_i_10 
       (.I0(line_reg_r1_448_511_3_5_n_0),
        .I1(line_reg_r1_384_447_3_5_n_0),
        .I2(rdPntr_reg_rep__0[7]),
        .I3(line_reg_r1_320_383_3_5_n_0),
        .I4(rdPntr_reg_rep__0[6]),
        .I5(line_reg_r1_256_319_3_5_n_0),
        .O(\mult[2][3][4]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[2][3][4]_i_11 
       (.I0(line_reg_r1_192_255_3_5_n_0),
        .I1(line_reg_r1_128_191_3_5_n_0),
        .I2(rdPntr_reg_rep__0[7]),
        .I3(line_reg_r1_64_127_3_5_n_0),
        .I4(rdPntr_reg_rep__0[6]),
        .I5(line_reg_r1_0_63_3_5_n_0),
        .O(\mult[2][3][4]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mult[2][3][4]_i_3 
       (.I0(\mult[2][3][4]_i_9_n_0 ),
        .I1(rdPntr_reg_rep__0[9]),
        .I2(\mult[2][3][4]_i_10_n_0 ),
        .I3(rdPntr_reg_rep__0[8]),
        .I4(\mult[2][3][4]_i_11_n_0 ),
        .O(\rdPntr_reg[9]_3 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[2][3][4]_i_9 
       (.I0(rdPntr_reg_rep__0[7]),
        .I1(line_reg_r1_576_639_3_5_n_0),
        .I2(rdPntr_reg_rep__0[6]),
        .I3(line_reg_r1_512_575_3_5_n_0),
        .I4(rdPntr_reg_rep__0[8]),
        .O(\mult[2][3][4]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[2][3][5]_i_10 
       (.I0(line_reg_r1_448_511_3_5_n_1),
        .I1(line_reg_r1_384_447_3_5_n_1),
        .I2(rdPntr_reg_rep__0[7]),
        .I3(line_reg_r1_320_383_3_5_n_1),
        .I4(rdPntr_reg_rep__0[6]),
        .I5(line_reg_r1_256_319_3_5_n_1),
        .O(\mult[2][3][5]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[2][3][5]_i_11 
       (.I0(line_reg_r1_192_255_3_5_n_1),
        .I1(line_reg_r1_128_191_3_5_n_1),
        .I2(rdPntr_reg_rep__0[7]),
        .I3(line_reg_r1_64_127_3_5_n_1),
        .I4(rdPntr_reg_rep__0[6]),
        .I5(line_reg_r1_0_63_3_5_n_1),
        .O(\mult[2][3][5]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mult[2][3][5]_i_3 
       (.I0(\mult[2][3][5]_i_9_n_0 ),
        .I1(rdPntr_reg_rep__0[9]),
        .I2(\mult[2][3][5]_i_10_n_0 ),
        .I3(rdPntr_reg_rep__0[8]),
        .I4(\mult[2][3][5]_i_11_n_0 ),
        .O(\rdPntr_reg[9]_4 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[2][3][5]_i_9 
       (.I0(rdPntr_reg_rep__0[7]),
        .I1(line_reg_r1_576_639_3_5_n_1),
        .I2(rdPntr_reg_rep__0[6]),
        .I3(line_reg_r1_512_575_3_5_n_1),
        .I4(rdPntr_reg_rep__0[8]),
        .O(\mult[2][3][5]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[2][4][2]_i_18 
       (.I0(line_reg_r2_448_511_0_2_n_0),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__2_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_384_447_0_2_n_0),
        .O(\mult[2][4][2]_i_18_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[2][4][2]_i_19 
       (.I0(line_reg_r2_320_383_0_2_n_0),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__2_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_256_319_0_2_n_0),
        .O(\mult[2][4][2]_i_19_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[2][4][2]_i_20 
       (.I0(line_reg_r2_192_255_0_2_n_0),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__2_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_128_191_0_2_n_0),
        .O(\mult[2][4][2]_i_20_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[2][4][2]_i_21 
       (.I0(line_reg_r2_64_127_0_2_n_0),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__2_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_0_63_0_2_n_0),
        .O(\mult[2][4][2]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[2][4][2]_i_8 
       (.I0(\mult[2][4][2]_i_18_n_0 ),
        .I1(\mult[2][4][2]_i_19_n_0 ),
        .I2(\rdPntr[8]_i_1__2_n_0 ),
        .I3(\mult[2][4][2]_i_20_n_0 ),
        .I4(\mult[2][4][6]_i_26_n_0 ),
        .I5(\mult[2][4][2]_i_21_n_0 ),
        .O(\mult[2][4][2]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[2][4][2]_i_9 
       (.I0(\mult[2][4][6]_i_26_n_0 ),
        .I1(line_reg_r2_576_639_0_2_n_0),
        .I2(\rdPntr[6]_i_1__2_n_0 ),
        .I3(line_reg_r2_512_575_0_2_n_0),
        .I4(\rdPntr[8]_i_1__2_n_0 ),
        .O(\mult[2][4][2]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[2][4][3]_i_18 
       (.I0(line_reg_r2_448_511_0_2_n_1),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__2_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_384_447_0_2_n_1),
        .O(\mult[2][4][3]_i_18_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[2][4][3]_i_19 
       (.I0(line_reg_r2_320_383_0_2_n_1),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__2_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_256_319_0_2_n_1),
        .O(\mult[2][4][3]_i_19_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[2][4][3]_i_20 
       (.I0(line_reg_r2_192_255_0_2_n_1),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__2_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_128_191_0_2_n_1),
        .O(\mult[2][4][3]_i_20_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[2][4][3]_i_21 
       (.I0(line_reg_r2_64_127_0_2_n_1),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__2_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_0_63_0_2_n_1),
        .O(\mult[2][4][3]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[2][4][3]_i_8 
       (.I0(\mult[2][4][3]_i_18_n_0 ),
        .I1(\mult[2][4][3]_i_19_n_0 ),
        .I2(\rdPntr[8]_i_1__2_n_0 ),
        .I3(\mult[2][4][3]_i_20_n_0 ),
        .I4(\mult[2][4][6]_i_26_n_0 ),
        .I5(\mult[2][4][3]_i_21_n_0 ),
        .O(\mult[2][4][3]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[2][4][3]_i_9 
       (.I0(\mult[2][4][6]_i_26_n_0 ),
        .I1(line_reg_r2_576_639_0_2_n_1),
        .I2(\rdPntr[6]_i_1__2_n_0 ),
        .I3(line_reg_r2_512_575_0_2_n_1),
        .I4(\rdPntr[8]_i_1__2_n_0 ),
        .O(\mult[2][4][3]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[2][4][4]_i_18 
       (.I0(line_reg_r2_448_511_0_2_n_2),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__2_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_384_447_0_2_n_2),
        .O(\mult[2][4][4]_i_18_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[2][4][4]_i_19 
       (.I0(line_reg_r2_320_383_0_2_n_2),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__2_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_256_319_0_2_n_2),
        .O(\mult[2][4][4]_i_19_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[2][4][4]_i_20 
       (.I0(line_reg_r2_192_255_0_2_n_2),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__2_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_128_191_0_2_n_2),
        .O(\mult[2][4][4]_i_20_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[2][4][4]_i_21 
       (.I0(line_reg_r2_64_127_0_2_n_2),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__2_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_0_63_0_2_n_2),
        .O(\mult[2][4][4]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[2][4][4]_i_8 
       (.I0(\mult[2][4][4]_i_18_n_0 ),
        .I1(\mult[2][4][4]_i_19_n_0 ),
        .I2(\rdPntr[8]_i_1__2_n_0 ),
        .I3(\mult[2][4][4]_i_20_n_0 ),
        .I4(\mult[2][4][6]_i_26_n_0 ),
        .I5(\mult[2][4][4]_i_21_n_0 ),
        .O(\mult[2][4][4]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[2][4][4]_i_9 
       (.I0(\mult[2][4][6]_i_26_n_0 ),
        .I1(line_reg_r2_576_639_0_2_n_2),
        .I2(\rdPntr[6]_i_1__2_n_0 ),
        .I3(line_reg_r2_512_575_0_2_n_2),
        .I4(\rdPntr[8]_i_1__2_n_0 ),
        .O(\mult[2][4][4]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[2][4][5]_i_18 
       (.I0(line_reg_r2_448_511_3_5_n_0),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__2_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_384_447_3_5_n_0),
        .O(\mult[2][4][5]_i_18_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[2][4][5]_i_19 
       (.I0(line_reg_r2_320_383_3_5_n_0),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__2_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_256_319_3_5_n_0),
        .O(\mult[2][4][5]_i_19_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[2][4][5]_i_20 
       (.I0(line_reg_r2_192_255_3_5_n_0),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__2_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_128_191_3_5_n_0),
        .O(\mult[2][4][5]_i_20_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[2][4][5]_i_21 
       (.I0(line_reg_r2_64_127_3_5_n_0),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__2_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_0_63_3_5_n_0),
        .O(\mult[2][4][5]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[2][4][5]_i_8 
       (.I0(\mult[2][4][5]_i_18_n_0 ),
        .I1(\mult[2][4][5]_i_19_n_0 ),
        .I2(\rdPntr[8]_i_1__2_n_0 ),
        .I3(\mult[2][4][5]_i_20_n_0 ),
        .I4(\mult[2][4][6]_i_26_n_0 ),
        .I5(\mult[2][4][5]_i_21_n_0 ),
        .O(\mult[2][4][5]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[2][4][5]_i_9 
       (.I0(\mult[2][4][6]_i_26_n_0 ),
        .I1(line_reg_r2_576_639_3_5_n_0),
        .I2(\rdPntr[6]_i_1__2_n_0 ),
        .I3(line_reg_r2_512_575_3_5_n_0),
        .I4(\rdPntr[8]_i_1__2_n_0 ),
        .O(\mult[2][4][5]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[2][4][6]_i_10 
       (.I0(\mult[2][4][6]_i_23_n_0 ),
        .I1(\mult[2][4][6]_i_24_n_0 ),
        .I2(\rdPntr[8]_i_1__2_n_0 ),
        .I3(\mult[2][4][6]_i_25_n_0 ),
        .I4(\mult[2][4][6]_i_26_n_0 ),
        .I5(\mult[2][4][6]_i_27_n_0 ),
        .O(\mult[2][4][6]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[2][4][6]_i_11 
       (.I0(\mult[2][4][6]_i_26_n_0 ),
        .I1(line_reg_r2_576_639_3_5_n_1),
        .I2(\rdPntr[6]_i_1__2_n_0 ),
        .I3(line_reg_r2_512_575_3_5_n_1),
        .I4(\rdPntr[8]_i_1__2_n_0 ),
        .O(\mult[2][4][6]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[2][4][6]_i_23 
       (.I0(line_reg_r2_448_511_3_5_n_1),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__2_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_384_447_3_5_n_1),
        .O(\mult[2][4][6]_i_23_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[2][4][6]_i_24 
       (.I0(line_reg_r2_320_383_3_5_n_1),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__2_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_256_319_3_5_n_1),
        .O(\mult[2][4][6]_i_24_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[2][4][6]_i_25 
       (.I0(line_reg_r2_192_255_3_5_n_1),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__2_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_128_191_3_5_n_1),
        .O(\mult[2][4][6]_i_25_n_0 ));
  LUT3 #(
    .INIT(8'hD2)) 
    \mult[2][4][6]_i_26 
       (.I0(\rdPntr_reg[0]_rep__0_n_0 ),
        .I1(\rdPntr[10]_i_3__2_n_0 ),
        .I2(rdPntr_reg_rep__0[7]),
        .O(\mult[2][4][6]_i_26_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[2][4][6]_i_27 
       (.I0(line_reg_r2_64_127_3_5_n_1),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__2_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_0_63_3_5_n_1),
        .O(\mult[2][4][6]_i_27_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF4000)) 
    \mult[2][4][6]_i_9 
       (.I0(\rdPntr[10]_i_3__2_n_0 ),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(rdPntr_reg_rep__0[8]),
        .I3(rdPntr_reg_rep__0[7]),
        .I4(rdPntr_reg_rep__0[9]),
        .O(\mult[2][4][6]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[2][7][1]_i_1 
       (.I0(\rdPntr_reg[0]_rep__0_0 ),
        .I1(\mult1_reg[2][7] ),
        .I2(currentRbuff[1]),
        .I3(\mult1_reg[2][7]_0 ),
        .I4(currentRbuff[0]),
        .I5(o_data01_out[0]),
        .O(pixel_data[16]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[2][7][2]_i_1 
       (.I0(\rdPntr_reg[0]_rep__0_1 ),
        .I1(\mult1_reg[2][7]_1 ),
        .I2(currentRbuff[1]),
        .I3(\mult1_reg[2][7]_2 ),
        .I4(currentRbuff[0]),
        .I5(o_data01_out[1]),
        .O(pixel_data[17]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[2][7][3]_i_1 
       (.I0(\rdPntr_reg[0]_rep__0_2 ),
        .I1(\mult1_reg[2][7]_3 ),
        .I2(currentRbuff[1]),
        .I3(\mult1_reg[2][7]_4 ),
        .I4(currentRbuff[0]),
        .I5(o_data01_out[2]),
        .O(pixel_data[18]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[2][7][4]_i_1 
       (.I0(\rdPntr_reg[0]_rep__0_3 ),
        .I1(\mult1_reg[2][7]_5 ),
        .I2(currentRbuff[1]),
        .I3(\mult1_reg[2][7]_6 ),
        .I4(currentRbuff[0]),
        .I5(o_data01_out[3]),
        .O(pixel_data[19]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[2][7][5]_i_1 
       (.I0(\rdPntr_reg[0]_rep__0_4 ),
        .I1(\mult1_reg[2][7]_7 ),
        .I2(currentRbuff[1]),
        .I3(\mult1_reg[2][7]_8 ),
        .I4(currentRbuff[0]),
        .I5(o_data01_out[4]),
        .O(pixel_data[20]));
  MUXF7 \mult_reg[0][4][2]_i_3 
       (.I0(\mult[0][4][2]_i_8_n_0 ),
        .I1(\mult[0][4][2]_i_9_n_0 ),
        .O(\rdPntr_reg[0]_rep__0_11 ),
        .S(\mult[2][4][6]_i_9_n_0 ));
  MUXF7 \mult_reg[0][4][3]_i_3 
       (.I0(\mult[0][4][3]_i_8_n_0 ),
        .I1(\mult[0][4][3]_i_9_n_0 ),
        .O(\rdPntr_reg[0]_rep__0_12 ),
        .S(\mult[2][4][6]_i_9_n_0 ));
  MUXF7 \mult_reg[0][4][4]_i_3 
       (.I0(\mult[0][4][4]_i_8_n_0 ),
        .I1(\mult[0][4][4]_i_9_n_0 ),
        .O(\rdPntr_reg[0]_rep__0_13 ),
        .S(\mult[2][4][6]_i_9_n_0 ));
  MUXF7 \mult_reg[0][4][5]_i_3 
       (.I0(\mult[0][4][5]_i_8_n_0 ),
        .I1(\mult[0][4][5]_i_9_n_0 ),
        .O(\rdPntr_reg[0]_rep__0_14 ),
        .S(\mult[2][4][6]_i_9_n_0 ));
  MUXF7 \mult_reg[0][4][6]_i_3 
       (.I0(\mult[0][4][6]_i_8_n_0 ),
        .I1(\mult[0][4][6]_i_9_n_0 ),
        .O(\rdPntr_reg[0]_rep__0_15 ),
        .S(\mult[2][4][6]_i_9_n_0 ));
  MUXF7 \mult_reg[1][4][2]_i_3 
       (.I0(\mult[1][4][2]_i_8_n_0 ),
        .I1(\mult[1][4][2]_i_9_n_0 ),
        .O(\rdPntr_reg[0]_rep__0_5 ),
        .S(\mult[2][4][6]_i_9_n_0 ));
  MUXF7 \mult_reg[1][4][3]_i_3 
       (.I0(\mult[1][4][3]_i_8_n_0 ),
        .I1(\mult[1][4][3]_i_9_n_0 ),
        .O(\rdPntr_reg[0]_rep__0_6 ),
        .S(\mult[2][4][6]_i_9_n_0 ));
  MUXF7 \mult_reg[1][4][4]_i_3 
       (.I0(\mult[1][4][4]_i_8_n_0 ),
        .I1(\mult[1][4][4]_i_9_n_0 ),
        .O(\rdPntr_reg[0]_rep__0_7 ),
        .S(\mult[2][4][6]_i_9_n_0 ));
  MUXF7 \mult_reg[1][4][5]_i_3 
       (.I0(\mult[1][4][5]_i_8_n_0 ),
        .I1(\mult[1][4][5]_i_9_n_0 ),
        .O(\rdPntr_reg[0]_rep__0_8 ),
        .S(\mult[2][4][6]_i_9_n_0 ));
  MUXF7 \mult_reg[1][4][6]_i_3 
       (.I0(\mult[1][4][6]_i_8_n_0 ),
        .I1(\mult[1][4][6]_i_9_n_0 ),
        .O(\rdPntr_reg[0]_rep__0_9 ),
        .S(\mult[2][4][6]_i_9_n_0 ));
  MUXF7 \mult_reg[1][4][7]_i_3 
       (.I0(\mult[1][4][7]_i_8_n_0 ),
        .I1(\mult[1][4][7]_i_9_n_0 ),
        .O(\rdPntr_reg[0]_rep__0_10 ),
        .S(\mult[2][4][6]_i_9_n_0 ));
  MUXF7 \mult_reg[2][4][2]_i_3 
       (.I0(\mult[2][4][2]_i_8_n_0 ),
        .I1(\mult[2][4][2]_i_9_n_0 ),
        .O(\rdPntr_reg[0]_rep__0_0 ),
        .S(\mult[2][4][6]_i_9_n_0 ));
  MUXF7 \mult_reg[2][4][3]_i_3 
       (.I0(\mult[2][4][3]_i_8_n_0 ),
        .I1(\mult[2][4][3]_i_9_n_0 ),
        .O(\rdPntr_reg[0]_rep__0_1 ),
        .S(\mult[2][4][6]_i_9_n_0 ));
  MUXF7 \mult_reg[2][4][4]_i_3 
       (.I0(\mult[2][4][4]_i_8_n_0 ),
        .I1(\mult[2][4][4]_i_9_n_0 ),
        .O(\rdPntr_reg[0]_rep__0_2 ),
        .S(\mult[2][4][6]_i_9_n_0 ));
  MUXF7 \mult_reg[2][4][5]_i_3 
       (.I0(\mult[2][4][5]_i_8_n_0 ),
        .I1(\mult[2][4][5]_i_9_n_0 ),
        .O(\rdPntr_reg[0]_rep__0_3 ),
        .S(\mult[2][4][6]_i_9_n_0 ));
  MUXF7 \mult_reg[2][4][6]_i_3 
       (.I0(\mult[2][4][6]_i_10_n_0 ),
        .I1(\mult[2][4][6]_i_11_n_0 ),
        .O(\rdPntr_reg[0]_rep__0_4 ),
        .S(\mult[2][4][6]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'hE0)) 
    \rdPntr[10]_i_1 
       (.I0(currentRbuff[1]),
        .I1(currentRbuff[0]),
        .I2(\rdPntr_reg[0]_rep__1_0 ),
        .O(lineBuffRd));
  LUT6 #(
    .INIT(64'hBFFFFFFF40000000)) 
    \rdPntr[10]_i_2__2 
       (.I0(\rdPntr[10]_i_3__2_n_0 ),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(rdPntr_reg_rep__0[9]),
        .I3(rdPntr_reg_rep__0[7]),
        .I4(rdPntr_reg_rep__0[8]),
        .I5(\rdPntr_reg_n_0_[10] ),
        .O(\rdPntr[10]_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \rdPntr[10]_i_3__2 
       (.I0(\rdPntr_reg_n_0_[5] ),
        .I1(\rdPntr_reg_n_0_[3] ),
        .I2(\rdPntr_reg_n_0_[1] ),
        .I3(\rdPntr_reg_n_0_[2] ),
        .I4(\rdPntr_reg_n_0_[4] ),
        .I5(rdPntr_reg_rep__0[6]),
        .O(\rdPntr[10]_i_3__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \rdPntr[6]_i_1__2 
       (.I0(\rdPntr_reg[0]_rep__0_n_0 ),
        .I1(\rdPntr[6]_i_2__2_n_0 ),
        .I2(rdPntr_reg_rep__0[6]),
        .O(\rdPntr[6]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \rdPntr[6]_i_2__2 
       (.I0(\rdPntr_reg_n_0_[4] ),
        .I1(\rdPntr_reg_n_0_[2] ),
        .I2(\rdPntr_reg_n_0_[1] ),
        .I3(\rdPntr_reg_n_0_[3] ),
        .I4(\rdPntr_reg_n_0_[5] ),
        .O(\rdPntr[6]_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBB44444404)) 
    \rdPntr[7]_i_1__2 
       (.I0(\rdPntr[10]_i_3__2_n_0 ),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(rdPntr_reg_rep__0[9]),
        .I3(rdPntr_reg_rep__0[8]),
        .I4(\rdPntr_reg_n_0_[10] ),
        .I5(rdPntr_reg_rep__0[7]),
        .O(\rdPntr[7]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hDF20)) 
    \rdPntr[8]_i_1__2 
       (.I0(rdPntr_reg_rep__0[7]),
        .I1(\rdPntr[10]_i_3__2_n_0 ),
        .I2(\rdPntr_reg[0]_rep__0_n_0 ),
        .I3(rdPntr_reg_rep__0[8]),
        .O(\rdPntr[8]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hBF40BF40FF00FB00)) 
    \rdPntr[9]_i_1__2 
       (.I0(\rdPntr[10]_i_3__2_n_0 ),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(rdPntr_reg_rep__0[7]),
        .I3(rdPntr_reg_rep__0[9]),
        .I4(\rdPntr_reg_n_0_[10] ),
        .I5(rdPntr_reg_rep__0[8]),
        .O(\rdPntr[9]_i_1__2_n_0 ));
  (* ORIG_CELL_NAME = "rdPntr_reg[0]" *) 
  FDRE \rdPntr_reg[0] 
       (.C(i_clk),
        .CE(lineBuffRd),
        .D(line_reg_r2_0_63_0_2_i_6__2_n_0),
        .Q(\rdPntr_reg_n_0_[0] ),
        .R(someport));
  (* ORIG_CELL_NAME = "rdPntr_reg[0]" *) 
  FDRE \rdPntr_reg[0]_rep 
       (.C(i_clk),
        .CE(lineBuffRd),
        .D(line_reg_r2_0_63_0_2_i_6__2_n_0),
        .Q(\rdPntr_reg[0]_rep_n_0 ),
        .R(someport));
  (* ORIG_CELL_NAME = "rdPntr_reg[0]" *) 
  FDRE \rdPntr_reg[0]_rep__0 
       (.C(i_clk),
        .CE(lineBuffRd),
        .D(line_reg_r2_0_63_0_2_i_6__2_n_0),
        .Q(\rdPntr_reg[0]_rep__0_n_0 ),
        .R(someport));
  (* ORIG_CELL_NAME = "rdPntr_reg[0]" *) 
  FDRE \rdPntr_reg[0]_rep__1 
       (.C(i_clk),
        .CE(lineBuffRd),
        .D(line_reg_r2_0_63_0_2_i_6__2_n_0),
        .Q(\rdPntr_reg[0]_rep__1_n_0 ),
        .R(someport));
  FDRE \rdPntr_reg[10] 
       (.C(i_clk),
        .CE(lineBuffRd),
        .D(\rdPntr[10]_i_2__2_n_0 ),
        .Q(\rdPntr_reg_n_0_[10] ),
        .R(someport));
  FDRE \rdPntr_reg[1] 
       (.C(i_clk),
        .CE(lineBuffRd),
        .D(line_reg_r2_0_63_0_2_i_5__2_n_0),
        .Q(\rdPntr_reg_n_0_[1] ),
        .R(someport));
  FDRE \rdPntr_reg[2] 
       (.C(i_clk),
        .CE(lineBuffRd),
        .D(line_reg_r2_0_63_0_2_i_4__2_n_0),
        .Q(\rdPntr_reg_n_0_[2] ),
        .R(someport));
  FDRE \rdPntr_reg[3] 
       (.C(i_clk),
        .CE(lineBuffRd),
        .D(line_reg_r2_0_63_0_2_i_3__2_n_0),
        .Q(\rdPntr_reg_n_0_[3] ),
        .R(someport));
  FDRE \rdPntr_reg[4] 
       (.C(i_clk),
        .CE(lineBuffRd),
        .D(line_reg_r2_0_63_0_2_i_2__2_n_0),
        .Q(\rdPntr_reg_n_0_[4] ),
        .R(someport));
  FDRE \rdPntr_reg[5] 
       (.C(i_clk),
        .CE(lineBuffRd),
        .D(line_reg_r2_0_63_0_2_i_1__2_n_0),
        .Q(\rdPntr_reg_n_0_[5] ),
        .R(someport));
  FDRE \rdPntr_reg[6] 
       (.C(i_clk),
        .CE(lineBuffRd),
        .D(\rdPntr[6]_i_1__2_n_0 ),
        .Q(rdPntr_reg_rep__0[6]),
        .R(someport));
  FDRE \rdPntr_reg[7] 
       (.C(i_clk),
        .CE(lineBuffRd),
        .D(\rdPntr[7]_i_1__2_n_0 ),
        .Q(rdPntr_reg_rep__0[7]),
        .R(someport));
  FDRE \rdPntr_reg[8] 
       (.C(i_clk),
        .CE(lineBuffRd),
        .D(\rdPntr[8]_i_1__2_n_0 ),
        .Q(rdPntr_reg_rep__0[8]),
        .R(someport));
  FDRE \rdPntr_reg[9] 
       (.C(i_clk),
        .CE(lineBuffRd),
        .D(\rdPntr[9]_i_1__2_n_0 ),
        .Q(rdPntr_reg_rep__0[9]),
        .R(someport));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \wrPntr[0]_i_1__2 
       (.I0(\wrPntr_reg_n_0_[0] ),
        .O(\wrPntr[0]_i_1__2_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \wrPntr[10]_i_1 
       (.I0(currentWbuff[1]),
        .I1(currentWbuff[0]),
        .I2(i_data_valid),
        .O(\wrPntr[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT5 #(
    .INIT(32'hF7FF0800)) 
    \wrPntr[10]_i_2__2 
       (.I0(\wrPntr_reg_n_0_[9] ),
        .I1(\wrPntr_reg_n_0_[7] ),
        .I2(\wrPntr[10]_i_3__2_n_0 ),
        .I3(\wrPntr_reg_n_0_[8] ),
        .I4(\wrPntr_reg_n_0_[10] ),
        .O(\wrPntr[10]_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'hF7FFFFFFFFFFFFFF)) 
    \wrPntr[10]_i_3__2 
       (.I0(\wrPntr_reg_n_0_[5] ),
        .I1(\wrPntr_reg_n_0_[3] ),
        .I2(\wrPntr[6]_i_2__2_n_0 ),
        .I3(\wrPntr_reg_n_0_[2] ),
        .I4(\wrPntr_reg_n_0_[4] ),
        .I5(\wrPntr_reg_n_0_[6] ),
        .O(\wrPntr[10]_i_3__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \wrPntr[1]_i_1__2 
       (.I0(\wrPntr_reg_n_0_[0] ),
        .I1(\wrPntr_reg_n_0_[1] ),
        .O(\wrPntr[1]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \wrPntr[2]_i_1__2 
       (.I0(\wrPntr_reg_n_0_[1] ),
        .I1(\wrPntr_reg_n_0_[0] ),
        .I2(\wrPntr_reg_n_0_[2] ),
        .O(\wrPntr[2]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \wrPntr[3]_i_1__2 
       (.I0(\wrPntr_reg_n_0_[2] ),
        .I1(\wrPntr_reg_n_0_[0] ),
        .I2(\wrPntr_reg_n_0_[1] ),
        .I3(\wrPntr_reg_n_0_[3] ),
        .O(\wrPntr[3]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \wrPntr[4]_i_1__2 
       (.I0(\wrPntr_reg_n_0_[3] ),
        .I1(\wrPntr_reg_n_0_[1] ),
        .I2(\wrPntr_reg_n_0_[0] ),
        .I3(\wrPntr_reg_n_0_[2] ),
        .I4(\wrPntr_reg_n_0_[4] ),
        .O(\wrPntr[4]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \wrPntr[5]_i_1__2 
       (.I0(\wrPntr_reg_n_0_[4] ),
        .I1(\wrPntr_reg_n_0_[2] ),
        .I2(\wrPntr_reg_n_0_[0] ),
        .I3(\wrPntr_reg_n_0_[1] ),
        .I4(\wrPntr_reg_n_0_[3] ),
        .I5(\wrPntr_reg_n_0_[5] ),
        .O(\wrPntr[5]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hF7FFFFFF08000000)) 
    \wrPntr[6]_i_1__2 
       (.I0(\wrPntr_reg_n_0_[5] ),
        .I1(\wrPntr_reg_n_0_[3] ),
        .I2(\wrPntr[6]_i_2__2_n_0 ),
        .I3(\wrPntr_reg_n_0_[2] ),
        .I4(\wrPntr_reg_n_0_[4] ),
        .I5(\wrPntr_reg_n_0_[6] ),
        .O(\wrPntr[6]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \wrPntr[6]_i_2__2 
       (.I0(\wrPntr_reg_n_0_[0] ),
        .I1(\wrPntr_reg_n_0_[1] ),
        .O(\wrPntr[6]_i_2__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT5 #(
    .INIT(32'hAAAA5551)) 
    \wrPntr[7]_i_1__2 
       (.I0(\wrPntr[10]_i_3__2_n_0 ),
        .I1(\wrPntr_reg_n_0_[9] ),
        .I2(\wrPntr_reg_n_0_[8] ),
        .I3(\wrPntr_reg_n_0_[10] ),
        .I4(\wrPntr_reg_n_0_[7] ),
        .O(\wrPntr[7]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \wrPntr[8]_i_1__2 
       (.I0(\wrPntr_reg_n_0_[7] ),
        .I1(\wrPntr[10]_i_3__2_n_0 ),
        .I2(\wrPntr_reg_n_0_[8] ),
        .O(\wrPntr[8]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT5 #(
    .INIT(32'hB4B4F0E0)) 
    \wrPntr[9]_i_1__2 
       (.I0(\wrPntr[10]_i_3__2_n_0 ),
        .I1(\wrPntr_reg_n_0_[7] ),
        .I2(\wrPntr_reg_n_0_[9] ),
        .I3(\wrPntr_reg_n_0_[10] ),
        .I4(\wrPntr_reg_n_0_[8] ),
        .O(\wrPntr[9]_i_1__2_n_0 ));
  FDRE \wrPntr_reg[0] 
       (.C(i_clk),
        .CE(\wrPntr[10]_i_1_n_0 ),
        .D(\wrPntr[0]_i_1__2_n_0 ),
        .Q(\wrPntr_reg_n_0_[0] ),
        .R(someport));
  FDRE \wrPntr_reg[10] 
       (.C(i_clk),
        .CE(\wrPntr[10]_i_1_n_0 ),
        .D(\wrPntr[10]_i_2__2_n_0 ),
        .Q(\wrPntr_reg_n_0_[10] ),
        .R(someport));
  FDRE \wrPntr_reg[1] 
       (.C(i_clk),
        .CE(\wrPntr[10]_i_1_n_0 ),
        .D(\wrPntr[1]_i_1__2_n_0 ),
        .Q(\wrPntr_reg_n_0_[1] ),
        .R(someport));
  FDRE \wrPntr_reg[2] 
       (.C(i_clk),
        .CE(\wrPntr[10]_i_1_n_0 ),
        .D(\wrPntr[2]_i_1__2_n_0 ),
        .Q(\wrPntr_reg_n_0_[2] ),
        .R(someport));
  FDRE \wrPntr_reg[3] 
       (.C(i_clk),
        .CE(\wrPntr[10]_i_1_n_0 ),
        .D(\wrPntr[3]_i_1__2_n_0 ),
        .Q(\wrPntr_reg_n_0_[3] ),
        .R(someport));
  FDRE \wrPntr_reg[4] 
       (.C(i_clk),
        .CE(\wrPntr[10]_i_1_n_0 ),
        .D(\wrPntr[4]_i_1__2_n_0 ),
        .Q(\wrPntr_reg_n_0_[4] ),
        .R(someport));
  FDRE \wrPntr_reg[5] 
       (.C(i_clk),
        .CE(\wrPntr[10]_i_1_n_0 ),
        .D(\wrPntr[5]_i_1__2_n_0 ),
        .Q(\wrPntr_reg_n_0_[5] ),
        .R(someport));
  FDRE \wrPntr_reg[6] 
       (.C(i_clk),
        .CE(\wrPntr[10]_i_1_n_0 ),
        .D(\wrPntr[6]_i_1__2_n_0 ),
        .Q(\wrPntr_reg_n_0_[6] ),
        .R(someport));
  FDRE \wrPntr_reg[7] 
       (.C(i_clk),
        .CE(\wrPntr[10]_i_1_n_0 ),
        .D(\wrPntr[7]_i_1__2_n_0 ),
        .Q(\wrPntr_reg_n_0_[7] ),
        .R(someport));
  FDRE \wrPntr_reg[8] 
       (.C(i_clk),
        .CE(\wrPntr[10]_i_1_n_0 ),
        .D(\wrPntr[8]_i_1__2_n_0 ),
        .Q(\wrPntr_reg_n_0_[8] ),
        .R(someport));
  FDRE \wrPntr_reg[9] 
       (.C(i_clk),
        .CE(\wrPntr[10]_i_1_n_0 ),
        .D(\wrPntr[9]_i_1__2_n_0 ),
        .Q(\wrPntr_reg_n_0_[9] ),
        .R(someport));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel
   (sel0,
    Q,
    i_clk,
    pixel_data,
    DI,
    \b_out[3]_i_4_0 ,
    \b_out[7]_i_7_0 ,
    \b_out[7]_i_7_1 ,
    \mult_reg[2][0]_0 ,
    \mult_reg[2][8]_1 ,
    \b_out_reg[11]_i_31_0 ,
    \mult_reg[2][2]_6 ,
    \g_out[3]_i_4_0 ,
    \g_out[3]_i_4_1 ,
    \g_out[7]_i_7_0 ,
    \g_out[7]_i_7_1 ,
    \mult_reg[1][0]_2 ,
    \mult_reg[1][8]_3 ,
    \g_out_reg[11]_i_35_0 ,
    \mult_reg[1][2]_7 ,
    \r_out[3]_i_4_0 ,
    S,
    \r_out[7]_i_7_0 ,
    \r_out[7]_i_7_1 ,
    \mult_reg[0][0]_4 ,
    \mult_reg[0][8]_5 ,
    \r_out_reg[11]_i_31_0 ,
    \mult_reg[0][2]_8 ,
    \b_out_reg[11]_i_31_1 ,
    \b_out_reg[11]_i_31_2 ,
    \b_out_reg[15]_i_47_0 ,
    \b_out_reg[15]_i_47_1 ,
    \g_out_reg[11]_i_35_1 ,
    \g_out_reg[11]_i_35_2 ,
    \g_out_reg[15]_i_29_0 ,
    \g_out_reg[15]_i_29_1 ,
    \g_out_reg[15]_i_29_2 ,
    \r_out_reg[11]_i_31_1 ,
    \r_out_reg[11]_i_31_2 ,
    \r_out_reg[15]_i_47_0 ,
    \r_out_reg[15]_i_47_1 ,
    gaussian_we);
  output [17:0]sel0;
  output [2:0]Q;
  input i_clk;
  input [79:0]pixel_data;
  input [2:0]DI;
  input [3:0]\b_out[3]_i_4_0 ;
  input \b_out[7]_i_7_0 ;
  input [0:0]\b_out[7]_i_7_1 ;
  input [4:0]\mult_reg[2][0]_0 ;
  input [4:0]\mult_reg[2][8]_1 ;
  input \b_out_reg[11]_i_31_0 ;
  input [4:0]\mult_reg[2][2]_6 ;
  input [2:0]\g_out[3]_i_4_0 ;
  input [3:0]\g_out[3]_i_4_1 ;
  input [1:0]\g_out[7]_i_7_0 ;
  input [1:0]\g_out[7]_i_7_1 ;
  input [5:0]\mult_reg[1][0]_2 ;
  input [5:0]\mult_reg[1][8]_3 ;
  input \g_out_reg[11]_i_35_0 ;
  input [5:0]\mult_reg[1][2]_7 ;
  input [2:0]\r_out[3]_i_4_0 ;
  input [3:0]S;
  input \r_out[7]_i_7_0 ;
  input [0:0]\r_out[7]_i_7_1 ;
  input [4:0]\mult_reg[0][0]_4 ;
  input [4:0]\mult_reg[0][8]_5 ;
  input \r_out_reg[11]_i_31_0 ;
  input [4:0]\mult_reg[0][2]_8 ;
  input \b_out_reg[11]_i_31_1 ;
  input \b_out_reg[11]_i_31_2 ;
  input \b_out_reg[15]_i_47_0 ;
  input \b_out_reg[15]_i_47_1 ;
  input \g_out_reg[11]_i_35_1 ;
  input \g_out_reg[11]_i_35_2 ;
  input \g_out_reg[15]_i_29_0 ;
  input \g_out_reg[15]_i_29_1 ;
  input \g_out_reg[15]_i_29_2 ;
  input \r_out_reg[11]_i_31_1 ;
  input \r_out_reg[11]_i_31_2 ;
  input \r_out_reg[15]_i_47_0 ;
  input \r_out_reg[15]_i_47_1 ;
  input gaussian_we;

  wire [2:0]DI;
  wire [2:0]Q;
  wire [3:0]S;
  wire b_norm;
  wire [16:0]b_out;
  wire \b_out[11]_i_14_n_0 ;
  wire \b_out[11]_i_15_n_0 ;
  wire \b_out[11]_i_16_n_0 ;
  wire \b_out[11]_i_17_n_0 ;
  wire \b_out[11]_i_18_n_0 ;
  wire \b_out[11]_i_19_n_0 ;
  wire \b_out[11]_i_20_n_0 ;
  wire \b_out[11]_i_21_n_0 ;
  wire \b_out[11]_i_22_n_0 ;
  wire \b_out[11]_i_23_n_0 ;
  wire \b_out[11]_i_24_n_0 ;
  wire \b_out[11]_i_25_n_0 ;
  wire \b_out[11]_i_26_n_0 ;
  wire \b_out[11]_i_27_n_0 ;
  wire \b_out[11]_i_28_n_0 ;
  wire \b_out[11]_i_29_n_0 ;
  wire \b_out[11]_i_2_n_0 ;
  wire \b_out[11]_i_34_n_0 ;
  wire \b_out[11]_i_35_n_0 ;
  wire \b_out[11]_i_36_n_0 ;
  wire \b_out[11]_i_37_n_0 ;
  wire \b_out[11]_i_38_n_0 ;
  wire \b_out[11]_i_39_n_0 ;
  wire \b_out[11]_i_3_n_0 ;
  wire \b_out[11]_i_40_n_0 ;
  wire \b_out[11]_i_41_n_0 ;
  wire \b_out[11]_i_42_n_0 ;
  wire \b_out[11]_i_43_n_0 ;
  wire \b_out[11]_i_44_n_0 ;
  wire \b_out[11]_i_45_n_0 ;
  wire \b_out[11]_i_46_n_0 ;
  wire \b_out[11]_i_47_n_0 ;
  wire \b_out[11]_i_48_n_0 ;
  wire \b_out[11]_i_49_n_0 ;
  wire \b_out[11]_i_4_n_0 ;
  wire \b_out[11]_i_50_n_0 ;
  wire \b_out[11]_i_51_n_0 ;
  wire \b_out[11]_i_52_n_0 ;
  wire \b_out[11]_i_53_n_0 ;
  wire \b_out[11]_i_54_n_0 ;
  wire \b_out[11]_i_5_n_0 ;
  wire \b_out[11]_i_6_n_0 ;
  wire \b_out[11]_i_7_n_0 ;
  wire \b_out[11]_i_8_n_0 ;
  wire \b_out[11]_i_9_n_0 ;
  wire \b_out[15]_i_11_n_0 ;
  wire \b_out[15]_i_12_n_0 ;
  wire \b_out[15]_i_13_n_0 ;
  wire \b_out[15]_i_14_n_0 ;
  wire \b_out[15]_i_15_n_0 ;
  wire \b_out[15]_i_16_n_0 ;
  wire \b_out[15]_i_21_n_0 ;
  wire \b_out[15]_i_22_n_0 ;
  wire \b_out[15]_i_23_n_0 ;
  wire \b_out[15]_i_24_n_0 ;
  wire \b_out[15]_i_25_n_0 ;
  wire \b_out[15]_i_26_n_0 ;
  wire \b_out[15]_i_27_n_0 ;
  wire \b_out[15]_i_28_n_0 ;
  wire \b_out[15]_i_35_n_0 ;
  wire \b_out[15]_i_36_n_0 ;
  wire \b_out[15]_i_37_n_0 ;
  wire \b_out[15]_i_38_n_0 ;
  wire \b_out[15]_i_39_n_0 ;
  wire \b_out[15]_i_3_n_0 ;
  wire \b_out[15]_i_40_n_0 ;
  wire \b_out[15]_i_41_n_0 ;
  wire \b_out[15]_i_42_n_0 ;
  wire \b_out[15]_i_43_n_0 ;
  wire \b_out[15]_i_44_n_0 ;
  wire \b_out[15]_i_45_n_0 ;
  wire \b_out[15]_i_46_n_0 ;
  wire \b_out[15]_i_4_n_0 ;
  wire \b_out[15]_i_50_n_0 ;
  wire \b_out[15]_i_51_n_0 ;
  wire \b_out[15]_i_52_n_0 ;
  wire \b_out[15]_i_53_n_0 ;
  wire \b_out[15]_i_54_n_0 ;
  wire \b_out[15]_i_55_n_0 ;
  wire \b_out[15]_i_56_n_0 ;
  wire \b_out[15]_i_57_n_0 ;
  wire \b_out[15]_i_58_n_0 ;
  wire \b_out[15]_i_5_n_0 ;
  wire \b_out[15]_i_6_n_0 ;
  wire \b_out[15]_i_7_n_0 ;
  wire \b_out[15]_i_8_n_0 ;
  wire \b_out[15]_i_9_n_0 ;
  wire \b_out[3]_i_10_n_0 ;
  wire \b_out[3]_i_11_n_0 ;
  wire \b_out[3]_i_12_n_0 ;
  wire \b_out[3]_i_13_n_0 ;
  wire \b_out[3]_i_14_n_0 ;
  wire \b_out[3]_i_15_n_0 ;
  wire \b_out[3]_i_16_n_0 ;
  wire \b_out[3]_i_17_n_0 ;
  wire \b_out[3]_i_2_n_0 ;
  wire \b_out[3]_i_3_n_0 ;
  wire [3:0]\b_out[3]_i_4_0 ;
  wire \b_out[3]_i_4_n_0 ;
  wire \b_out[3]_i_6_n_0 ;
  wire \b_out[3]_i_7_n_0 ;
  wire \b_out[3]_i_8_n_0 ;
  wire \b_out[3]_i_9_n_0 ;
  wire \b_out[7]_i_10_n_0 ;
  wire \b_out[7]_i_11_n_0 ;
  wire \b_out[7]_i_13_n_0 ;
  wire \b_out[7]_i_16_n_0 ;
  wire \b_out[7]_i_17_n_0 ;
  wire \b_out[7]_i_25_n_0 ;
  wire \b_out[7]_i_26_n_0 ;
  wire \b_out[7]_i_27_n_0 ;
  wire \b_out[7]_i_28_n_0 ;
  wire \b_out[7]_i_29_n_0 ;
  wire \b_out[7]_i_2_n_0 ;
  wire \b_out[7]_i_30_n_0 ;
  wire \b_out[7]_i_31_n_0 ;
  wire \b_out[7]_i_3_n_0 ;
  wire \b_out[7]_i_4_n_0 ;
  wire \b_out[7]_i_5_n_0 ;
  wire \b_out[7]_i_6_n_0 ;
  wire \b_out[7]_i_7_0 ;
  wire [0:0]\b_out[7]_i_7_1 ;
  wire \b_out[7]_i_7_n_0 ;
  wire \b_out[7]_i_8_n_0 ;
  wire \b_out[7]_i_9_n_0 ;
  wire \b_out_reg[11]_i_10_n_0 ;
  wire \b_out_reg[11]_i_10_n_1 ;
  wire \b_out_reg[11]_i_10_n_2 ;
  wire \b_out_reg[11]_i_10_n_3 ;
  wire \b_out_reg[11]_i_10_n_4 ;
  wire \b_out_reg[11]_i_10_n_5 ;
  wire \b_out_reg[11]_i_10_n_6 ;
  wire \b_out_reg[11]_i_10_n_7 ;
  wire \b_out_reg[11]_i_11_n_0 ;
  wire \b_out_reg[11]_i_11_n_1 ;
  wire \b_out_reg[11]_i_11_n_2 ;
  wire \b_out_reg[11]_i_11_n_3 ;
  wire \b_out_reg[11]_i_11_n_4 ;
  wire \b_out_reg[11]_i_11_n_5 ;
  wire \b_out_reg[11]_i_11_n_6 ;
  wire \b_out_reg[11]_i_11_n_7 ;
  wire \b_out_reg[11]_i_12_n_0 ;
  wire \b_out_reg[11]_i_12_n_1 ;
  wire \b_out_reg[11]_i_12_n_2 ;
  wire \b_out_reg[11]_i_12_n_3 ;
  wire \b_out_reg[11]_i_12_n_4 ;
  wire \b_out_reg[11]_i_12_n_5 ;
  wire \b_out_reg[11]_i_12_n_6 ;
  wire \b_out_reg[11]_i_12_n_7 ;
  wire \b_out_reg[11]_i_13_n_2 ;
  wire \b_out_reg[11]_i_13_n_7 ;
  wire \b_out_reg[11]_i_1_n_0 ;
  wire \b_out_reg[11]_i_1_n_1 ;
  wire \b_out_reg[11]_i_1_n_2 ;
  wire \b_out_reg[11]_i_1_n_3 ;
  wire \b_out_reg[11]_i_31_0 ;
  wire \b_out_reg[11]_i_31_1 ;
  wire \b_out_reg[11]_i_31_2 ;
  wire \b_out_reg[11]_i_31_n_0 ;
  wire \b_out_reg[11]_i_31_n_1 ;
  wire \b_out_reg[11]_i_31_n_2 ;
  wire \b_out_reg[11]_i_31_n_3 ;
  wire \b_out_reg[11]_i_31_n_4 ;
  wire \b_out_reg[11]_i_31_n_5 ;
  wire \b_out_reg[11]_i_31_n_6 ;
  wire \b_out_reg[11]_i_31_n_7 ;
  wire \b_out_reg[11]_i_32_n_0 ;
  wire \b_out_reg[11]_i_32_n_1 ;
  wire \b_out_reg[11]_i_32_n_2 ;
  wire \b_out_reg[11]_i_32_n_3 ;
  wire \b_out_reg[11]_i_32_n_4 ;
  wire \b_out_reg[11]_i_32_n_5 ;
  wire \b_out_reg[11]_i_32_n_6 ;
  wire \b_out_reg[11]_i_32_n_7 ;
  wire \b_out_reg[11]_i_33_n_0 ;
  wire \b_out_reg[11]_i_33_n_1 ;
  wire \b_out_reg[11]_i_33_n_2 ;
  wire \b_out_reg[11]_i_33_n_3 ;
  wire \b_out_reg[11]_i_33_n_4 ;
  wire \b_out_reg[11]_i_33_n_5 ;
  wire \b_out_reg[11]_i_33_n_6 ;
  wire \b_out_reg[11]_i_33_n_7 ;
  wire \b_out_reg[15]_i_10_n_0 ;
  wire \b_out_reg[15]_i_10_n_1 ;
  wire \b_out_reg[15]_i_10_n_2 ;
  wire \b_out_reg[15]_i_10_n_3 ;
  wire \b_out_reg[15]_i_10_n_4 ;
  wire \b_out_reg[15]_i_10_n_5 ;
  wire \b_out_reg[15]_i_10_n_6 ;
  wire \b_out_reg[15]_i_10_n_7 ;
  wire \b_out_reg[15]_i_17_n_1 ;
  wire \b_out_reg[15]_i_17_n_3 ;
  wire \b_out_reg[15]_i_17_n_6 ;
  wire \b_out_reg[15]_i_17_n_7 ;
  wire \b_out_reg[15]_i_18_n_2 ;
  wire \b_out_reg[15]_i_18_n_7 ;
  wire \b_out_reg[15]_i_19_n_0 ;
  wire \b_out_reg[15]_i_19_n_1 ;
  wire \b_out_reg[15]_i_19_n_2 ;
  wire \b_out_reg[15]_i_19_n_3 ;
  wire \b_out_reg[15]_i_19_n_4 ;
  wire \b_out_reg[15]_i_19_n_5 ;
  wire \b_out_reg[15]_i_19_n_6 ;
  wire \b_out_reg[15]_i_19_n_7 ;
  wire \b_out_reg[15]_i_1_n_0 ;
  wire \b_out_reg[15]_i_1_n_1 ;
  wire \b_out_reg[15]_i_1_n_2 ;
  wire \b_out_reg[15]_i_1_n_3 ;
  wire \b_out_reg[15]_i_20_n_0 ;
  wire \b_out_reg[15]_i_20_n_1 ;
  wire \b_out_reg[15]_i_20_n_2 ;
  wire \b_out_reg[15]_i_20_n_3 ;
  wire \b_out_reg[15]_i_20_n_4 ;
  wire \b_out_reg[15]_i_20_n_5 ;
  wire \b_out_reg[15]_i_20_n_6 ;
  wire \b_out_reg[15]_i_20_n_7 ;
  wire \b_out_reg[15]_i_29_n_2 ;
  wire \b_out_reg[15]_i_29_n_7 ;
  wire \b_out_reg[15]_i_2_n_0 ;
  wire \b_out_reg[15]_i_2_n_2 ;
  wire \b_out_reg[15]_i_2_n_3 ;
  wire \b_out_reg[15]_i_2_n_5 ;
  wire \b_out_reg[15]_i_2_n_6 ;
  wire \b_out_reg[15]_i_2_n_7 ;
  wire \b_out_reg[15]_i_30_n_3 ;
  wire \b_out_reg[15]_i_31_n_2 ;
  wire \b_out_reg[15]_i_31_n_7 ;
  wire \b_out_reg[15]_i_32_n_0 ;
  wire \b_out_reg[15]_i_32_n_1 ;
  wire \b_out_reg[15]_i_32_n_2 ;
  wire \b_out_reg[15]_i_32_n_3 ;
  wire \b_out_reg[15]_i_32_n_4 ;
  wire \b_out_reg[15]_i_32_n_5 ;
  wire \b_out_reg[15]_i_32_n_6 ;
  wire \b_out_reg[15]_i_32_n_7 ;
  wire \b_out_reg[15]_i_33_n_0 ;
  wire \b_out_reg[15]_i_33_n_1 ;
  wire \b_out_reg[15]_i_33_n_2 ;
  wire \b_out_reg[15]_i_33_n_3 ;
  wire \b_out_reg[15]_i_33_n_4 ;
  wire \b_out_reg[15]_i_33_n_5 ;
  wire \b_out_reg[15]_i_33_n_6 ;
  wire \b_out_reg[15]_i_33_n_7 ;
  wire \b_out_reg[15]_i_34_n_0 ;
  wire \b_out_reg[15]_i_34_n_1 ;
  wire \b_out_reg[15]_i_34_n_2 ;
  wire \b_out_reg[15]_i_34_n_3 ;
  wire \b_out_reg[15]_i_34_n_4 ;
  wire \b_out_reg[15]_i_34_n_5 ;
  wire \b_out_reg[15]_i_34_n_6 ;
  wire \b_out_reg[15]_i_34_n_7 ;
  wire \b_out_reg[15]_i_47_0 ;
  wire \b_out_reg[15]_i_47_1 ;
  wire \b_out_reg[15]_i_47_n_0 ;
  wire \b_out_reg[15]_i_47_n_1 ;
  wire \b_out_reg[15]_i_47_n_2 ;
  wire \b_out_reg[15]_i_47_n_3 ;
  wire \b_out_reg[15]_i_47_n_4 ;
  wire \b_out_reg[15]_i_47_n_5 ;
  wire \b_out_reg[15]_i_47_n_6 ;
  wire \b_out_reg[15]_i_47_n_7 ;
  wire \b_out_reg[15]_i_48_n_0 ;
  wire \b_out_reg[15]_i_48_n_1 ;
  wire \b_out_reg[15]_i_48_n_2 ;
  wire \b_out_reg[15]_i_48_n_3 ;
  wire \b_out_reg[15]_i_48_n_4 ;
  wire \b_out_reg[15]_i_48_n_5 ;
  wire \b_out_reg[15]_i_48_n_6 ;
  wire \b_out_reg[15]_i_48_n_7 ;
  wire \b_out_reg[15]_i_49_n_0 ;
  wire \b_out_reg[15]_i_49_n_1 ;
  wire \b_out_reg[15]_i_49_n_2 ;
  wire \b_out_reg[15]_i_49_n_3 ;
  wire \b_out_reg[15]_i_49_n_4 ;
  wire \b_out_reg[15]_i_49_n_5 ;
  wire \b_out_reg[15]_i_49_n_6 ;
  wire \b_out_reg[15]_i_49_n_7 ;
  wire \b_out_reg[3]_i_1_n_0 ;
  wire \b_out_reg[3]_i_1_n_1 ;
  wire \b_out_reg[3]_i_1_n_2 ;
  wire \b_out_reg[3]_i_1_n_3 ;
  wire \b_out_reg[3]_i_5_n_0 ;
  wire \b_out_reg[3]_i_5_n_1 ;
  wire \b_out_reg[3]_i_5_n_2 ;
  wire \b_out_reg[3]_i_5_n_3 ;
  wire \b_out_reg[3]_i_5_n_4 ;
  wire \b_out_reg[3]_i_5_n_5 ;
  wire \b_out_reg[3]_i_5_n_6 ;
  wire \b_out_reg[3]_i_5_n_7 ;
  wire \b_out_reg[7]_i_12_n_0 ;
  wire \b_out_reg[7]_i_12_n_1 ;
  wire \b_out_reg[7]_i_12_n_2 ;
  wire \b_out_reg[7]_i_12_n_3 ;
  wire \b_out_reg[7]_i_12_n_4 ;
  wire \b_out_reg[7]_i_12_n_5 ;
  wire \b_out_reg[7]_i_12_n_6 ;
  wire \b_out_reg[7]_i_12_n_7 ;
  wire \b_out_reg[7]_i_14_n_0 ;
  wire \b_out_reg[7]_i_14_n_1 ;
  wire \b_out_reg[7]_i_14_n_2 ;
  wire \b_out_reg[7]_i_14_n_3 ;
  wire \b_out_reg[7]_i_14_n_4 ;
  wire \b_out_reg[7]_i_14_n_5 ;
  wire \b_out_reg[7]_i_14_n_6 ;
  wire \b_out_reg[7]_i_14_n_7 ;
  wire \b_out_reg[7]_i_15_n_0 ;
  wire \b_out_reg[7]_i_15_n_1 ;
  wire \b_out_reg[7]_i_15_n_2 ;
  wire \b_out_reg[7]_i_15_n_3 ;
  wire \b_out_reg[7]_i_15_n_4 ;
  wire \b_out_reg[7]_i_15_n_5 ;
  wire \b_out_reg[7]_i_15_n_6 ;
  wire \b_out_reg[7]_i_15_n_7 ;
  wire \b_out_reg[7]_i_1_n_0 ;
  wire \b_out_reg[7]_i_1_n_1 ;
  wire \b_out_reg[7]_i_1_n_2 ;
  wire \b_out_reg[7]_i_1_n_3 ;
  wire \convolved_rgb[14]_i_10_n_0 ;
  wire \convolved_rgb[14]_i_11_n_0 ;
  wire \convolved_rgb[14]_i_12_n_0 ;
  wire \convolved_rgb[14]_i_13_n_0 ;
  wire \convolved_rgb[14]_i_14_n_0 ;
  wire \convolved_rgb[14]_i_15_n_0 ;
  wire \convolved_rgb[14]_i_16_n_0 ;
  wire \convolved_rgb[14]_i_3_n_0 ;
  wire \convolved_rgb[14]_i_5_n_0 ;
  wire \convolved_rgb[14]_i_6_n_0 ;
  wire \convolved_rgb[14]_i_7_n_0 ;
  wire \convolved_rgb[14]_i_8_n_0 ;
  wire \convolved_rgb[14]_i_9_n_0 ;
  wire \convolved_rgb[3]_i_10_n_0 ;
  wire \convolved_rgb[3]_i_11_n_0 ;
  wire \convolved_rgb[3]_i_12_n_0 ;
  wire \convolved_rgb[3]_i_13_n_0 ;
  wire \convolved_rgb[3]_i_14_n_0 ;
  wire \convolved_rgb[3]_i_15_n_0 ;
  wire \convolved_rgb[3]_i_16_n_0 ;
  wire \convolved_rgb[3]_i_3_n_0 ;
  wire \convolved_rgb[3]_i_5_n_0 ;
  wire \convolved_rgb[3]_i_6_n_0 ;
  wire \convolved_rgb[3]_i_7_n_0 ;
  wire \convolved_rgb[3]_i_8_n_0 ;
  wire \convolved_rgb[3]_i_9_n_0 ;
  wire \convolved_rgb[8]_i_10_n_0 ;
  wire \convolved_rgb[8]_i_11_n_0 ;
  wire \convolved_rgb[8]_i_12_n_0 ;
  wire \convolved_rgb[8]_i_13_n_0 ;
  wire \convolved_rgb[8]_i_14_n_0 ;
  wire \convolved_rgb[8]_i_15_n_0 ;
  wire \convolved_rgb[8]_i_16_n_0 ;
  wire \convolved_rgb[8]_i_17_n_0 ;
  wire \convolved_rgb[8]_i_3_n_0 ;
  wire \convolved_rgb[8]_i_4_n_0 ;
  wire \convolved_rgb[8]_i_6_n_0 ;
  wire \convolved_rgb[8]_i_7_n_0 ;
  wire \convolved_rgb[8]_i_8_n_0 ;
  wire \convolved_rgb[8]_i_9_n_0 ;
  wire \convolved_rgb_reg[14]_i_2_n_0 ;
  wire \convolved_rgb_reg[14]_i_2_n_1 ;
  wire \convolved_rgb_reg[14]_i_2_n_2 ;
  wire \convolved_rgb_reg[14]_i_2_n_3 ;
  wire \convolved_rgb_reg[14]_i_4_n_0 ;
  wire \convolved_rgb_reg[14]_i_4_n_1 ;
  wire \convolved_rgb_reg[14]_i_4_n_2 ;
  wire \convolved_rgb_reg[14]_i_4_n_3 ;
  wire \convolved_rgb_reg[3]_i_2_n_0 ;
  wire \convolved_rgb_reg[3]_i_2_n_1 ;
  wire \convolved_rgb_reg[3]_i_2_n_2 ;
  wire \convolved_rgb_reg[3]_i_2_n_3 ;
  wire \convolved_rgb_reg[3]_i_4_n_0 ;
  wire \convolved_rgb_reg[3]_i_4_n_1 ;
  wire \convolved_rgb_reg[3]_i_4_n_2 ;
  wire \convolved_rgb_reg[3]_i_4_n_3 ;
  wire \convolved_rgb_reg[8]_i_2_n_0 ;
  wire \convolved_rgb_reg[8]_i_2_n_1 ;
  wire \convolved_rgb_reg[8]_i_2_n_2 ;
  wire \convolved_rgb_reg[8]_i_2_n_3 ;
  wire \convolved_rgb_reg[8]_i_5_n_0 ;
  wire \convolved_rgb_reg[8]_i_5_n_1 ;
  wire \convolved_rgb_reg[8]_i_5_n_2 ;
  wire \convolved_rgb_reg[8]_i_5_n_3 ;
  wire [18:1]data0;
  wire filter_addr_ctr;
  wire \filter_addr_ctr[0]_i_1__0_n_0 ;
  wire \filter_addr_ctr[18]_i_1__0_n_0 ;
  wire \filter_addr_ctr[18]_i_4__0_n_0 ;
  wire \filter_addr_ctr[18]_i_5__0_n_0 ;
  wire \filter_addr_ctr[18]_i_6__0_n_0 ;
  wire \filter_addr_ctr[18]_i_7__0_n_0 ;
  wire \filter_addr_ctr[18]_i_8__0_n_0 ;
  wire \filter_addr_ctr[18]_i_9__0_n_0 ;
  wire \filter_addr_ctr_reg[12]_i_1__0_n_0 ;
  wire \filter_addr_ctr_reg[12]_i_1__0_n_1 ;
  wire \filter_addr_ctr_reg[12]_i_1__0_n_2 ;
  wire \filter_addr_ctr_reg[12]_i_1__0_n_3 ;
  wire \filter_addr_ctr_reg[16]_i_1__0_n_0 ;
  wire \filter_addr_ctr_reg[16]_i_1__0_n_1 ;
  wire \filter_addr_ctr_reg[16]_i_1__0_n_2 ;
  wire \filter_addr_ctr_reg[16]_i_1__0_n_3 ;
  wire \filter_addr_ctr_reg[18]_i_3__0_n_3 ;
  wire \filter_addr_ctr_reg[4]_i_1__0_n_0 ;
  wire \filter_addr_ctr_reg[4]_i_1__0_n_1 ;
  wire \filter_addr_ctr_reg[4]_i_1__0_n_2 ;
  wire \filter_addr_ctr_reg[4]_i_1__0_n_3 ;
  wire \filter_addr_ctr_reg[8]_i_1__0_n_0 ;
  wire \filter_addr_ctr_reg[8]_i_1__0_n_1 ;
  wire \filter_addr_ctr_reg[8]_i_1__0_n_2 ;
  wire \filter_addr_ctr_reg[8]_i_1__0_n_3 ;
  wire \filter_addr_ctr_reg_n_0_[0] ;
  wire g_norm;
  wire [17:0]g_out;
  wire \g_out[11]_i_14_n_0 ;
  wire \g_out[11]_i_15_n_0 ;
  wire \g_out[11]_i_19_n_0 ;
  wire \g_out[11]_i_20_n_0 ;
  wire \g_out[11]_i_21_n_0 ;
  wire \g_out[11]_i_22_n_0 ;
  wire \g_out[11]_i_23_n_0 ;
  wire \g_out[11]_i_24_n_0 ;
  wire \g_out[11]_i_25_n_0 ;
  wire \g_out[11]_i_26_n_0 ;
  wire \g_out[11]_i_27_n_0 ;
  wire \g_out[11]_i_28_n_0 ;
  wire \g_out[11]_i_29_n_0 ;
  wire \g_out[11]_i_2_n_0 ;
  wire \g_out[11]_i_30_n_0 ;
  wire \g_out[11]_i_31_n_0 ;
  wire \g_out[11]_i_32_n_0 ;
  wire \g_out[11]_i_33_n_0 ;
  wire \g_out[11]_i_34_n_0 ;
  wire \g_out[11]_i_38_n_0 ;
  wire \g_out[11]_i_39_n_0 ;
  wire \g_out[11]_i_3_n_0 ;
  wire \g_out[11]_i_40_n_0 ;
  wire \g_out[11]_i_41_n_0 ;
  wire \g_out[11]_i_42_n_0 ;
  wire \g_out[11]_i_43_n_0 ;
  wire \g_out[11]_i_44_n_0 ;
  wire \g_out[11]_i_45_n_0 ;
  wire \g_out[11]_i_46_n_0 ;
  wire \g_out[11]_i_47_n_0 ;
  wire \g_out[11]_i_48_n_0 ;
  wire \g_out[11]_i_49_n_0 ;
  wire \g_out[11]_i_4_n_0 ;
  wire \g_out[11]_i_50_n_0 ;
  wire \g_out[11]_i_51_n_0 ;
  wire \g_out[11]_i_52_n_0 ;
  wire \g_out[11]_i_53_n_0 ;
  wire \g_out[11]_i_54_n_0 ;
  wire \g_out[11]_i_55_n_0 ;
  wire \g_out[11]_i_56_n_0 ;
  wire \g_out[11]_i_57_n_0 ;
  wire \g_out[11]_i_58_n_0 ;
  wire \g_out[11]_i_5_n_0 ;
  wire \g_out[11]_i_6_n_0 ;
  wire \g_out[11]_i_7_n_0 ;
  wire \g_out[11]_i_8_n_0 ;
  wire \g_out[11]_i_9_n_0 ;
  wire \g_out[15]_i_13_n_0 ;
  wire \g_out[15]_i_14_n_0 ;
  wire \g_out[15]_i_15_n_0 ;
  wire \g_out[15]_i_16_n_0 ;
  wire \g_out[15]_i_17_n_0 ;
  wire \g_out[15]_i_18_n_0 ;
  wire \g_out[15]_i_19_n_0 ;
  wire \g_out[15]_i_20_n_0 ;
  wire \g_out[15]_i_21_n_0 ;
  wire \g_out[15]_i_22_n_0 ;
  wire \g_out[15]_i_23_n_0 ;
  wire \g_out[15]_i_24_n_0 ;
  wire \g_out[15]_i_25_n_0 ;
  wire \g_out[15]_i_26_n_0 ;
  wire \g_out[15]_i_27_n_0 ;
  wire \g_out[15]_i_28_n_0 ;
  wire \g_out[15]_i_2_n_0 ;
  wire \g_out[15]_i_32_n_0 ;
  wire \g_out[15]_i_33_n_0 ;
  wire \g_out[15]_i_34_n_0 ;
  wire \g_out[15]_i_35_n_0 ;
  wire \g_out[15]_i_36_n_0 ;
  wire \g_out[15]_i_37_n_0 ;
  wire \g_out[15]_i_38_n_0 ;
  wire \g_out[15]_i_39_n_0 ;
  wire \g_out[15]_i_3_n_0 ;
  wire \g_out[15]_i_40_n_0 ;
  wire \g_out[15]_i_41_n_0 ;
  wire \g_out[15]_i_42_n_0 ;
  wire \g_out[15]_i_43_n_0 ;
  wire \g_out[15]_i_44_n_0 ;
  wire \g_out[15]_i_45_n_0 ;
  wire \g_out[15]_i_46_n_0 ;
  wire \g_out[15]_i_4_n_0 ;
  wire \g_out[15]_i_5_n_0 ;
  wire \g_out[15]_i_6_n_0 ;
  wire \g_out[15]_i_7_n_0 ;
  wire \g_out[15]_i_8_n_0 ;
  wire \g_out[15]_i_9_n_0 ;
  wire \g_out[17]_i_10_n_0 ;
  wire \g_out[17]_i_11_n_0 ;
  wire \g_out[17]_i_12_n_0 ;
  wire \g_out[17]_i_13_n_0 ;
  wire \g_out[17]_i_14_n_0 ;
  wire \g_out[17]_i_15_n_0 ;
  wire \g_out[17]_i_16_n_0 ;
  wire \g_out[17]_i_17_n_0 ;
  wire \g_out[17]_i_18_n_0 ;
  wire \g_out[17]_i_19_n_0 ;
  wire \g_out[17]_i_20_n_0 ;
  wire \g_out[17]_i_3_n_0 ;
  wire \g_out[17]_i_7_n_0 ;
  wire \g_out[17]_i_8_n_0 ;
  wire \g_out[17]_i_9_n_0 ;
  wire \g_out[3]_i_10_n_0 ;
  wire \g_out[3]_i_11_n_0 ;
  wire \g_out[3]_i_12_n_0 ;
  wire \g_out[3]_i_13_n_0 ;
  wire \g_out[3]_i_14_n_0 ;
  wire \g_out[3]_i_15_n_0 ;
  wire \g_out[3]_i_16_n_0 ;
  wire \g_out[3]_i_17_n_0 ;
  wire \g_out[3]_i_2_n_0 ;
  wire \g_out[3]_i_3_n_0 ;
  wire [2:0]\g_out[3]_i_4_0 ;
  wire [3:0]\g_out[3]_i_4_1 ;
  wire \g_out[3]_i_4_n_0 ;
  wire \g_out[3]_i_6_n_0 ;
  wire \g_out[3]_i_7_n_0 ;
  wire \g_out[3]_i_8_n_0 ;
  wire \g_out[3]_i_9_n_0 ;
  wire \g_out[7]_i_10_n_0 ;
  wire \g_out[7]_i_11_n_0 ;
  wire \g_out[7]_i_13_n_0 ;
  wire \g_out[7]_i_16_n_0 ;
  wire \g_out[7]_i_24_n_0 ;
  wire \g_out[7]_i_25_n_0 ;
  wire \g_out[7]_i_26_n_0 ;
  wire \g_out[7]_i_27_n_0 ;
  wire \g_out[7]_i_28_n_0 ;
  wire \g_out[7]_i_29_n_0 ;
  wire \g_out[7]_i_2_n_0 ;
  wire \g_out[7]_i_30_n_0 ;
  wire \g_out[7]_i_3_n_0 ;
  wire \g_out[7]_i_4_n_0 ;
  wire \g_out[7]_i_5_n_0 ;
  wire \g_out[7]_i_6_n_0 ;
  wire [1:0]\g_out[7]_i_7_0 ;
  wire [1:0]\g_out[7]_i_7_1 ;
  wire \g_out[7]_i_7_n_0 ;
  wire \g_out[7]_i_8_n_0 ;
  wire \g_out[7]_i_9_n_0 ;
  wire \g_out_reg[11]_i_10_n_0 ;
  wire \g_out_reg[11]_i_10_n_1 ;
  wire \g_out_reg[11]_i_10_n_2 ;
  wire \g_out_reg[11]_i_10_n_3 ;
  wire \g_out_reg[11]_i_10_n_4 ;
  wire \g_out_reg[11]_i_10_n_5 ;
  wire \g_out_reg[11]_i_10_n_6 ;
  wire \g_out_reg[11]_i_10_n_7 ;
  wire \g_out_reg[11]_i_11_n_1 ;
  wire \g_out_reg[11]_i_11_n_3 ;
  wire \g_out_reg[11]_i_11_n_6 ;
  wire \g_out_reg[11]_i_11_n_7 ;
  wire \g_out_reg[11]_i_12_n_0 ;
  wire \g_out_reg[11]_i_12_n_1 ;
  wire \g_out_reg[11]_i_12_n_2 ;
  wire \g_out_reg[11]_i_12_n_3 ;
  wire \g_out_reg[11]_i_12_n_4 ;
  wire \g_out_reg[11]_i_12_n_5 ;
  wire \g_out_reg[11]_i_12_n_6 ;
  wire \g_out_reg[11]_i_12_n_7 ;
  wire \g_out_reg[11]_i_13_n_0 ;
  wire \g_out_reg[11]_i_13_n_1 ;
  wire \g_out_reg[11]_i_13_n_2 ;
  wire \g_out_reg[11]_i_13_n_3 ;
  wire \g_out_reg[11]_i_13_n_4 ;
  wire \g_out_reg[11]_i_13_n_5 ;
  wire \g_out_reg[11]_i_13_n_6 ;
  wire \g_out_reg[11]_i_13_n_7 ;
  wire \g_out_reg[11]_i_1_n_0 ;
  wire \g_out_reg[11]_i_1_n_1 ;
  wire \g_out_reg[11]_i_1_n_2 ;
  wire \g_out_reg[11]_i_1_n_3 ;
  wire \g_out_reg[11]_i_1_n_4 ;
  wire \g_out_reg[11]_i_1_n_5 ;
  wire \g_out_reg[11]_i_1_n_6 ;
  wire \g_out_reg[11]_i_1_n_7 ;
  wire \g_out_reg[11]_i_35_0 ;
  wire \g_out_reg[11]_i_35_1 ;
  wire \g_out_reg[11]_i_35_2 ;
  wire \g_out_reg[11]_i_35_n_0 ;
  wire \g_out_reg[11]_i_35_n_1 ;
  wire \g_out_reg[11]_i_35_n_2 ;
  wire \g_out_reg[11]_i_35_n_3 ;
  wire \g_out_reg[11]_i_35_n_4 ;
  wire \g_out_reg[11]_i_35_n_5 ;
  wire \g_out_reg[11]_i_35_n_6 ;
  wire \g_out_reg[11]_i_35_n_7 ;
  wire \g_out_reg[11]_i_36_n_0 ;
  wire \g_out_reg[11]_i_36_n_1 ;
  wire \g_out_reg[11]_i_36_n_2 ;
  wire \g_out_reg[11]_i_36_n_3 ;
  wire \g_out_reg[11]_i_36_n_4 ;
  wire \g_out_reg[11]_i_36_n_5 ;
  wire \g_out_reg[11]_i_36_n_6 ;
  wire \g_out_reg[11]_i_36_n_7 ;
  wire \g_out_reg[11]_i_37_n_0 ;
  wire \g_out_reg[11]_i_37_n_1 ;
  wire \g_out_reg[11]_i_37_n_2 ;
  wire \g_out_reg[11]_i_37_n_3 ;
  wire \g_out_reg[11]_i_37_n_4 ;
  wire \g_out_reg[11]_i_37_n_5 ;
  wire \g_out_reg[11]_i_37_n_6 ;
  wire \g_out_reg[11]_i_37_n_7 ;
  wire \g_out_reg[15]_i_10_n_0 ;
  wire \g_out_reg[15]_i_10_n_1 ;
  wire \g_out_reg[15]_i_10_n_2 ;
  wire \g_out_reg[15]_i_10_n_3 ;
  wire \g_out_reg[15]_i_10_n_4 ;
  wire \g_out_reg[15]_i_10_n_5 ;
  wire \g_out_reg[15]_i_10_n_6 ;
  wire \g_out_reg[15]_i_10_n_7 ;
  wire \g_out_reg[15]_i_11_n_0 ;
  wire \g_out_reg[15]_i_11_n_1 ;
  wire \g_out_reg[15]_i_11_n_2 ;
  wire \g_out_reg[15]_i_11_n_3 ;
  wire \g_out_reg[15]_i_11_n_4 ;
  wire \g_out_reg[15]_i_11_n_5 ;
  wire \g_out_reg[15]_i_11_n_6 ;
  wire \g_out_reg[15]_i_11_n_7 ;
  wire \g_out_reg[15]_i_12_n_0 ;
  wire \g_out_reg[15]_i_12_n_1 ;
  wire \g_out_reg[15]_i_12_n_2 ;
  wire \g_out_reg[15]_i_12_n_3 ;
  wire \g_out_reg[15]_i_12_n_4 ;
  wire \g_out_reg[15]_i_12_n_5 ;
  wire \g_out_reg[15]_i_12_n_6 ;
  wire \g_out_reg[15]_i_12_n_7 ;
  wire \g_out_reg[15]_i_1_n_0 ;
  wire \g_out_reg[15]_i_1_n_1 ;
  wire \g_out_reg[15]_i_1_n_2 ;
  wire \g_out_reg[15]_i_1_n_3 ;
  wire \g_out_reg[15]_i_1_n_4 ;
  wire \g_out_reg[15]_i_1_n_5 ;
  wire \g_out_reg[15]_i_1_n_6 ;
  wire \g_out_reg[15]_i_1_n_7 ;
  wire \g_out_reg[15]_i_29_0 ;
  wire \g_out_reg[15]_i_29_1 ;
  wire \g_out_reg[15]_i_29_2 ;
  wire \g_out_reg[15]_i_29_n_0 ;
  wire \g_out_reg[15]_i_29_n_1 ;
  wire \g_out_reg[15]_i_29_n_2 ;
  wire \g_out_reg[15]_i_29_n_3 ;
  wire \g_out_reg[15]_i_29_n_4 ;
  wire \g_out_reg[15]_i_29_n_5 ;
  wire \g_out_reg[15]_i_29_n_6 ;
  wire \g_out_reg[15]_i_29_n_7 ;
  wire \g_out_reg[15]_i_30_n_0 ;
  wire \g_out_reg[15]_i_30_n_1 ;
  wire \g_out_reg[15]_i_30_n_2 ;
  wire \g_out_reg[15]_i_30_n_3 ;
  wire \g_out_reg[15]_i_30_n_4 ;
  wire \g_out_reg[15]_i_30_n_5 ;
  wire \g_out_reg[15]_i_30_n_6 ;
  wire \g_out_reg[15]_i_30_n_7 ;
  wire \g_out_reg[15]_i_31_n_0 ;
  wire \g_out_reg[15]_i_31_n_1 ;
  wire \g_out_reg[15]_i_31_n_2 ;
  wire \g_out_reg[15]_i_31_n_3 ;
  wire \g_out_reg[15]_i_31_n_4 ;
  wire \g_out_reg[15]_i_31_n_5 ;
  wire \g_out_reg[15]_i_31_n_6 ;
  wire \g_out_reg[15]_i_31_n_7 ;
  wire \g_out_reg[17]_i_1_n_2 ;
  wire \g_out_reg[17]_i_1_n_7 ;
  wire \g_out_reg[17]_i_21_n_1 ;
  wire \g_out_reg[17]_i_21_n_3 ;
  wire \g_out_reg[17]_i_21_n_6 ;
  wire \g_out_reg[17]_i_21_n_7 ;
  wire \g_out_reg[17]_i_22_n_2 ;
  wire \g_out_reg[17]_i_22_n_7 ;
  wire \g_out_reg[17]_i_23_n_1 ;
  wire \g_out_reg[17]_i_23_n_3 ;
  wire \g_out_reg[17]_i_23_n_6 ;
  wire \g_out_reg[17]_i_23_n_7 ;
  wire \g_out_reg[17]_i_24_n_0 ;
  wire \g_out_reg[17]_i_24_n_1 ;
  wire \g_out_reg[17]_i_24_n_2 ;
  wire \g_out_reg[17]_i_24_n_3 ;
  wire \g_out_reg[17]_i_24_n_4 ;
  wire \g_out_reg[17]_i_24_n_5 ;
  wire \g_out_reg[17]_i_24_n_6 ;
  wire \g_out_reg[17]_i_24_n_7 ;
  wire \g_out_reg[17]_i_25_n_0 ;
  wire \g_out_reg[17]_i_25_n_1 ;
  wire \g_out_reg[17]_i_25_n_2 ;
  wire \g_out_reg[17]_i_25_n_3 ;
  wire \g_out_reg[17]_i_25_n_4 ;
  wire \g_out_reg[17]_i_25_n_5 ;
  wire \g_out_reg[17]_i_25_n_6 ;
  wire \g_out_reg[17]_i_25_n_7 ;
  wire \g_out_reg[17]_i_26_n_0 ;
  wire \g_out_reg[17]_i_26_n_1 ;
  wire \g_out_reg[17]_i_26_n_2 ;
  wire \g_out_reg[17]_i_26_n_3 ;
  wire \g_out_reg[17]_i_26_n_4 ;
  wire \g_out_reg[17]_i_26_n_5 ;
  wire \g_out_reg[17]_i_26_n_6 ;
  wire \g_out_reg[17]_i_26_n_7 ;
  wire \g_out_reg[17]_i_2_n_3 ;
  wire \g_out_reg[17]_i_4_n_0 ;
  wire \g_out_reg[17]_i_4_n_1 ;
  wire \g_out_reg[17]_i_4_n_2 ;
  wire \g_out_reg[17]_i_4_n_3 ;
  wire \g_out_reg[17]_i_4_n_4 ;
  wire \g_out_reg[17]_i_4_n_5 ;
  wire \g_out_reg[17]_i_4_n_6 ;
  wire \g_out_reg[17]_i_4_n_7 ;
  wire \g_out_reg[17]_i_5_n_1 ;
  wire \g_out_reg[17]_i_5_n_3 ;
  wire \g_out_reg[17]_i_5_n_6 ;
  wire \g_out_reg[17]_i_5_n_7 ;
  wire \g_out_reg[17]_i_6_n_0 ;
  wire \g_out_reg[17]_i_6_n_2 ;
  wire \g_out_reg[17]_i_6_n_3 ;
  wire \g_out_reg[17]_i_6_n_5 ;
  wire \g_out_reg[17]_i_6_n_6 ;
  wire \g_out_reg[17]_i_6_n_7 ;
  wire \g_out_reg[3]_i_1_n_0 ;
  wire \g_out_reg[3]_i_1_n_1 ;
  wire \g_out_reg[3]_i_1_n_2 ;
  wire \g_out_reg[3]_i_1_n_3 ;
  wire \g_out_reg[3]_i_1_n_4 ;
  wire \g_out_reg[3]_i_1_n_5 ;
  wire \g_out_reg[3]_i_1_n_6 ;
  wire \g_out_reg[3]_i_1_n_7 ;
  wire \g_out_reg[3]_i_5_n_0 ;
  wire \g_out_reg[3]_i_5_n_1 ;
  wire \g_out_reg[3]_i_5_n_2 ;
  wire \g_out_reg[3]_i_5_n_3 ;
  wire \g_out_reg[3]_i_5_n_4 ;
  wire \g_out_reg[3]_i_5_n_5 ;
  wire \g_out_reg[3]_i_5_n_6 ;
  wire \g_out_reg[3]_i_5_n_7 ;
  wire \g_out_reg[7]_i_12_n_0 ;
  wire \g_out_reg[7]_i_12_n_1 ;
  wire \g_out_reg[7]_i_12_n_2 ;
  wire \g_out_reg[7]_i_12_n_3 ;
  wire \g_out_reg[7]_i_12_n_4 ;
  wire \g_out_reg[7]_i_12_n_5 ;
  wire \g_out_reg[7]_i_12_n_6 ;
  wire \g_out_reg[7]_i_12_n_7 ;
  wire \g_out_reg[7]_i_14_n_0 ;
  wire \g_out_reg[7]_i_14_n_1 ;
  wire \g_out_reg[7]_i_14_n_2 ;
  wire \g_out_reg[7]_i_14_n_3 ;
  wire \g_out_reg[7]_i_14_n_4 ;
  wire \g_out_reg[7]_i_14_n_5 ;
  wire \g_out_reg[7]_i_14_n_6 ;
  wire \g_out_reg[7]_i_14_n_7 ;
  wire \g_out_reg[7]_i_15_n_0 ;
  wire \g_out_reg[7]_i_15_n_1 ;
  wire \g_out_reg[7]_i_15_n_2 ;
  wire \g_out_reg[7]_i_15_n_3 ;
  wire \g_out_reg[7]_i_15_n_4 ;
  wire \g_out_reg[7]_i_15_n_5 ;
  wire \g_out_reg[7]_i_15_n_6 ;
  wire \g_out_reg[7]_i_15_n_7 ;
  wire \g_out_reg[7]_i_1_n_0 ;
  wire \g_out_reg[7]_i_1_n_1 ;
  wire \g_out_reg[7]_i_1_n_2 ;
  wire \g_out_reg[7]_i_1_n_3 ;
  wire \g_out_reg[7]_i_1_n_4 ;
  wire \g_out_reg[7]_i_1_n_5 ;
  wire \g_out_reg[7]_i_1_n_6 ;
  wire \g_out_reg[7]_i_1_n_7 ;
  wire gaussian_we;
  wire i_clk;
  wire \mult1_reg_n_100_[0][7] ;
  wire \mult1_reg_n_100_[0][8] ;
  wire \mult1_reg_n_100_[1][7] ;
  wire \mult1_reg_n_100_[1][8] ;
  wire \mult1_reg_n_100_[2][7] ;
  wire \mult1_reg_n_100_[2][8] ;
  wire \mult1_reg_n_101_[0][7] ;
  wire \mult1_reg_n_101_[0][8] ;
  wire \mult1_reg_n_101_[1][7] ;
  wire \mult1_reg_n_101_[1][8] ;
  wire \mult1_reg_n_101_[2][7] ;
  wire \mult1_reg_n_101_[2][8] ;
  wire \mult1_reg_n_102_[0][7] ;
  wire \mult1_reg_n_102_[0][8] ;
  wire \mult1_reg_n_102_[1][7] ;
  wire \mult1_reg_n_102_[1][8] ;
  wire \mult1_reg_n_102_[2][7] ;
  wire \mult1_reg_n_102_[2][8] ;
  wire \mult1_reg_n_103_[0][7] ;
  wire \mult1_reg_n_103_[0][8] ;
  wire \mult1_reg_n_103_[1][7] ;
  wire \mult1_reg_n_103_[1][8] ;
  wire \mult1_reg_n_103_[2][7] ;
  wire \mult1_reg_n_103_[2][8] ;
  wire \mult1_reg_n_104_[0][7] ;
  wire \mult1_reg_n_104_[0][8] ;
  wire \mult1_reg_n_104_[1][7] ;
  wire \mult1_reg_n_104_[1][8] ;
  wire \mult1_reg_n_104_[2][7] ;
  wire \mult1_reg_n_104_[2][8] ;
  wire \mult1_reg_n_105_[0][7] ;
  wire \mult1_reg_n_105_[0][8] ;
  wire \mult1_reg_n_105_[1][7] ;
  wire \mult1_reg_n_105_[1][8] ;
  wire \mult1_reg_n_105_[2][7] ;
  wire \mult1_reg_n_105_[2][8] ;
  wire \mult1_reg_n_92_[1][7] ;
  wire \mult1_reg_n_92_[1][8] ;
  wire \mult1_reg_n_93_[0][7] ;
  wire \mult1_reg_n_93_[0][8] ;
  wire \mult1_reg_n_93_[1][7] ;
  wire \mult1_reg_n_93_[1][8] ;
  wire \mult1_reg_n_93_[2][7] ;
  wire \mult1_reg_n_93_[2][8] ;
  wire \mult1_reg_n_94_[0][7] ;
  wire \mult1_reg_n_94_[0][8] ;
  wire \mult1_reg_n_94_[1][7] ;
  wire \mult1_reg_n_94_[1][8] ;
  wire \mult1_reg_n_94_[2][7] ;
  wire \mult1_reg_n_94_[2][8] ;
  wire \mult1_reg_n_95_[0][7] ;
  wire \mult1_reg_n_95_[0][8] ;
  wire \mult1_reg_n_95_[1][7] ;
  wire \mult1_reg_n_95_[1][8] ;
  wire \mult1_reg_n_95_[2][7] ;
  wire \mult1_reg_n_95_[2][8] ;
  wire \mult1_reg_n_96_[0][7] ;
  wire \mult1_reg_n_96_[0][8] ;
  wire \mult1_reg_n_96_[1][7] ;
  wire \mult1_reg_n_96_[1][8] ;
  wire \mult1_reg_n_96_[2][7] ;
  wire \mult1_reg_n_96_[2][8] ;
  wire \mult1_reg_n_97_[0][7] ;
  wire \mult1_reg_n_97_[0][8] ;
  wire \mult1_reg_n_97_[1][7] ;
  wire \mult1_reg_n_97_[1][8] ;
  wire \mult1_reg_n_97_[2][7] ;
  wire \mult1_reg_n_97_[2][8] ;
  wire \mult1_reg_n_98_[0][7] ;
  wire \mult1_reg_n_98_[0][8] ;
  wire \mult1_reg_n_98_[1][7] ;
  wire \mult1_reg_n_98_[1][8] ;
  wire \mult1_reg_n_98_[2][7] ;
  wire \mult1_reg_n_98_[2][8] ;
  wire \mult1_reg_n_99_[0][7] ;
  wire \mult1_reg_n_99_[0][8] ;
  wire \mult1_reg_n_99_[1][7] ;
  wire \mult1_reg_n_99_[1][8] ;
  wire \mult1_reg_n_99_[2][7] ;
  wire \mult1_reg_n_99_[2][8] ;
  wire [4:0]\mult_reg[0][0]_4 ;
  wire [4:0]\mult_reg[0][2]_8 ;
  wire [4:0]\mult_reg[0][8]_5 ;
  wire [5:0]\mult_reg[1][0]_2 ;
  wire [5:0]\mult_reg[1][2]_7 ;
  wire [5:0]\mult_reg[1][8]_3 ;
  wire [4:0]\mult_reg[2][0]_0 ;
  wire [4:0]\mult_reg[2][2]_6 ;
  wire [4:0]\mult_reg[2][8]_1 ;
  wire \mult_reg_n_100_[0][0] ;
  wire \mult_reg_n_100_[0][3] ;
  wire \mult_reg_n_100_[0][6] ;
  wire \mult_reg_n_100_[1][0] ;
  wire \mult_reg_n_100_[1][3] ;
  wire \mult_reg_n_100_[1][6] ;
  wire \mult_reg_n_100_[2][0] ;
  wire \mult_reg_n_100_[2][3] ;
  wire \mult_reg_n_100_[2][6] ;
  wire \mult_reg_n_101_[0][0] ;
  wire \mult_reg_n_101_[0][3] ;
  wire \mult_reg_n_101_[0][6] ;
  wire \mult_reg_n_101_[1][0] ;
  wire \mult_reg_n_101_[1][3] ;
  wire \mult_reg_n_101_[1][6] ;
  wire \mult_reg_n_101_[2][0] ;
  wire \mult_reg_n_101_[2][3] ;
  wire \mult_reg_n_101_[2][6] ;
  wire \mult_reg_n_102_[0][0] ;
  wire \mult_reg_n_102_[0][3] ;
  wire \mult_reg_n_102_[0][6] ;
  wire \mult_reg_n_102_[1][0] ;
  wire \mult_reg_n_102_[1][3] ;
  wire \mult_reg_n_102_[1][6] ;
  wire \mult_reg_n_102_[2][0] ;
  wire \mult_reg_n_102_[2][3] ;
  wire \mult_reg_n_102_[2][6] ;
  wire \mult_reg_n_103_[0][0] ;
  wire \mult_reg_n_103_[0][3] ;
  wire \mult_reg_n_103_[0][6] ;
  wire \mult_reg_n_103_[1][0] ;
  wire \mult_reg_n_103_[1][3] ;
  wire \mult_reg_n_103_[1][6] ;
  wire \mult_reg_n_103_[2][0] ;
  wire \mult_reg_n_103_[2][3] ;
  wire \mult_reg_n_103_[2][6] ;
  wire \mult_reg_n_104_[0][0] ;
  wire \mult_reg_n_104_[0][3] ;
  wire \mult_reg_n_104_[0][6] ;
  wire \mult_reg_n_104_[1][0] ;
  wire \mult_reg_n_104_[1][3] ;
  wire \mult_reg_n_104_[1][6] ;
  wire \mult_reg_n_104_[2][0] ;
  wire \mult_reg_n_104_[2][3] ;
  wire \mult_reg_n_104_[2][6] ;
  wire \mult_reg_n_105_[0][0] ;
  wire \mult_reg_n_105_[0][3] ;
  wire \mult_reg_n_105_[0][6] ;
  wire \mult_reg_n_105_[1][0] ;
  wire \mult_reg_n_105_[1][3] ;
  wire \mult_reg_n_105_[1][6] ;
  wire \mult_reg_n_105_[2][0] ;
  wire \mult_reg_n_105_[2][3] ;
  wire \mult_reg_n_105_[2][6] ;
  wire \mult_reg_n_92_[1][0] ;
  wire \mult_reg_n_92_[1][3] ;
  wire \mult_reg_n_92_[1][6] ;
  wire \mult_reg_n_93_[0][0] ;
  wire \mult_reg_n_93_[0][3] ;
  wire \mult_reg_n_93_[0][6] ;
  wire \mult_reg_n_93_[1][0] ;
  wire \mult_reg_n_93_[1][3] ;
  wire \mult_reg_n_93_[1][6] ;
  wire \mult_reg_n_93_[2][0] ;
  wire \mult_reg_n_93_[2][3] ;
  wire \mult_reg_n_93_[2][6] ;
  wire \mult_reg_n_94_[0][0] ;
  wire \mult_reg_n_94_[0][3] ;
  wire \mult_reg_n_94_[0][6] ;
  wire \mult_reg_n_94_[1][0] ;
  wire \mult_reg_n_94_[1][3] ;
  wire \mult_reg_n_94_[1][6] ;
  wire \mult_reg_n_94_[2][0] ;
  wire \mult_reg_n_94_[2][3] ;
  wire \mult_reg_n_94_[2][6] ;
  wire \mult_reg_n_95_[0][0] ;
  wire \mult_reg_n_95_[0][3] ;
  wire \mult_reg_n_95_[0][6] ;
  wire \mult_reg_n_95_[1][0] ;
  wire \mult_reg_n_95_[1][3] ;
  wire \mult_reg_n_95_[1][6] ;
  wire \mult_reg_n_95_[2][0] ;
  wire \mult_reg_n_95_[2][3] ;
  wire \mult_reg_n_95_[2][6] ;
  wire \mult_reg_n_96_[0][0] ;
  wire \mult_reg_n_96_[0][3] ;
  wire \mult_reg_n_96_[0][6] ;
  wire \mult_reg_n_96_[1][0] ;
  wire \mult_reg_n_96_[1][3] ;
  wire \mult_reg_n_96_[1][6] ;
  wire \mult_reg_n_96_[2][0] ;
  wire \mult_reg_n_96_[2][3] ;
  wire \mult_reg_n_96_[2][6] ;
  wire \mult_reg_n_97_[0][0] ;
  wire \mult_reg_n_97_[0][3] ;
  wire \mult_reg_n_97_[0][6] ;
  wire \mult_reg_n_97_[1][0] ;
  wire \mult_reg_n_97_[1][3] ;
  wire \mult_reg_n_97_[1][6] ;
  wire \mult_reg_n_97_[2][0] ;
  wire \mult_reg_n_97_[2][3] ;
  wire \mult_reg_n_97_[2][6] ;
  wire \mult_reg_n_98_[0][0] ;
  wire \mult_reg_n_98_[0][3] ;
  wire \mult_reg_n_98_[0][6] ;
  wire \mult_reg_n_98_[1][0] ;
  wire \mult_reg_n_98_[1][3] ;
  wire \mult_reg_n_98_[1][6] ;
  wire \mult_reg_n_98_[2][0] ;
  wire \mult_reg_n_98_[2][3] ;
  wire \mult_reg_n_98_[2][6] ;
  wire \mult_reg_n_99_[0][0] ;
  wire \mult_reg_n_99_[0][3] ;
  wire \mult_reg_n_99_[0][6] ;
  wire \mult_reg_n_99_[1][0] ;
  wire \mult_reg_n_99_[1][3] ;
  wire \mult_reg_n_99_[1][6] ;
  wire \mult_reg_n_99_[2][0] ;
  wire \mult_reg_n_99_[2][3] ;
  wire \mult_reg_n_99_[2][6] ;
  wire [16:0]p_0_in;
  wire [79:0]pixel_data;
  wire r_norm;
  wire [16:0]r_out;
  wire \r_out[11]_i_14_n_0 ;
  wire \r_out[11]_i_15_n_0 ;
  wire \r_out[11]_i_16_n_0 ;
  wire \r_out[11]_i_17_n_0 ;
  wire \r_out[11]_i_18_n_0 ;
  wire \r_out[11]_i_19_n_0 ;
  wire \r_out[11]_i_20_n_0 ;
  wire \r_out[11]_i_21_n_0 ;
  wire \r_out[11]_i_22_n_0 ;
  wire \r_out[11]_i_23_n_0 ;
  wire \r_out[11]_i_24_n_0 ;
  wire \r_out[11]_i_25_n_0 ;
  wire \r_out[11]_i_26_n_0 ;
  wire \r_out[11]_i_27_n_0 ;
  wire \r_out[11]_i_28_n_0 ;
  wire \r_out[11]_i_29_n_0 ;
  wire \r_out[11]_i_2_n_0 ;
  wire \r_out[11]_i_34_n_0 ;
  wire \r_out[11]_i_35_n_0 ;
  wire \r_out[11]_i_36_n_0 ;
  wire \r_out[11]_i_37_n_0 ;
  wire \r_out[11]_i_38_n_0 ;
  wire \r_out[11]_i_39_n_0 ;
  wire \r_out[11]_i_3_n_0 ;
  wire \r_out[11]_i_40_n_0 ;
  wire \r_out[11]_i_41_n_0 ;
  wire \r_out[11]_i_42_n_0 ;
  wire \r_out[11]_i_43_n_0 ;
  wire \r_out[11]_i_44_n_0 ;
  wire \r_out[11]_i_45_n_0 ;
  wire \r_out[11]_i_46_n_0 ;
  wire \r_out[11]_i_47_n_0 ;
  wire \r_out[11]_i_48_n_0 ;
  wire \r_out[11]_i_49_n_0 ;
  wire \r_out[11]_i_4_n_0 ;
  wire \r_out[11]_i_50_n_0 ;
  wire \r_out[11]_i_51_n_0 ;
  wire \r_out[11]_i_52_n_0 ;
  wire \r_out[11]_i_53_n_0 ;
  wire \r_out[11]_i_54_n_0 ;
  wire \r_out[11]_i_5_n_0 ;
  wire \r_out[11]_i_6_n_0 ;
  wire \r_out[11]_i_7_n_0 ;
  wire \r_out[11]_i_8_n_0 ;
  wire \r_out[11]_i_9_n_0 ;
  wire \r_out[15]_i_11_n_0 ;
  wire \r_out[15]_i_12_n_0 ;
  wire \r_out[15]_i_13_n_0 ;
  wire \r_out[15]_i_14_n_0 ;
  wire \r_out[15]_i_15_n_0 ;
  wire \r_out[15]_i_16_n_0 ;
  wire \r_out[15]_i_21_n_0 ;
  wire \r_out[15]_i_22_n_0 ;
  wire \r_out[15]_i_23_n_0 ;
  wire \r_out[15]_i_24_n_0 ;
  wire \r_out[15]_i_25_n_0 ;
  wire \r_out[15]_i_26_n_0 ;
  wire \r_out[15]_i_27_n_0 ;
  wire \r_out[15]_i_28_n_0 ;
  wire \r_out[15]_i_35_n_0 ;
  wire \r_out[15]_i_36_n_0 ;
  wire \r_out[15]_i_37_n_0 ;
  wire \r_out[15]_i_38_n_0 ;
  wire \r_out[15]_i_39_n_0 ;
  wire \r_out[15]_i_3_n_0 ;
  wire \r_out[15]_i_40_n_0 ;
  wire \r_out[15]_i_41_n_0 ;
  wire \r_out[15]_i_42_n_0 ;
  wire \r_out[15]_i_43_n_0 ;
  wire \r_out[15]_i_44_n_0 ;
  wire \r_out[15]_i_45_n_0 ;
  wire \r_out[15]_i_46_n_0 ;
  wire \r_out[15]_i_4_n_0 ;
  wire \r_out[15]_i_50_n_0 ;
  wire \r_out[15]_i_51_n_0 ;
  wire \r_out[15]_i_52_n_0 ;
  wire \r_out[15]_i_53_n_0 ;
  wire \r_out[15]_i_54_n_0 ;
  wire \r_out[15]_i_55_n_0 ;
  wire \r_out[15]_i_56_n_0 ;
  wire \r_out[15]_i_57_n_0 ;
  wire \r_out[15]_i_58_n_0 ;
  wire \r_out[15]_i_5_n_0 ;
  wire \r_out[15]_i_6_n_0 ;
  wire \r_out[15]_i_7_n_0 ;
  wire \r_out[15]_i_8_n_0 ;
  wire \r_out[15]_i_9_n_0 ;
  wire \r_out[3]_i_10_n_0 ;
  wire \r_out[3]_i_11_n_0 ;
  wire \r_out[3]_i_12_n_0 ;
  wire \r_out[3]_i_13_n_0 ;
  wire \r_out[3]_i_14_n_0 ;
  wire \r_out[3]_i_15_n_0 ;
  wire \r_out[3]_i_16_n_0 ;
  wire \r_out[3]_i_17_n_0 ;
  wire \r_out[3]_i_2_n_0 ;
  wire \r_out[3]_i_3_n_0 ;
  wire [2:0]\r_out[3]_i_4_0 ;
  wire \r_out[3]_i_4_n_0 ;
  wire \r_out[3]_i_6_n_0 ;
  wire \r_out[3]_i_7_n_0 ;
  wire \r_out[3]_i_8_n_0 ;
  wire \r_out[3]_i_9_n_0 ;
  wire \r_out[7]_i_10_n_0 ;
  wire \r_out[7]_i_11_n_0 ;
  wire \r_out[7]_i_13_n_0 ;
  wire \r_out[7]_i_16_n_0 ;
  wire \r_out[7]_i_17_n_0 ;
  wire \r_out[7]_i_25_n_0 ;
  wire \r_out[7]_i_26_n_0 ;
  wire \r_out[7]_i_27_n_0 ;
  wire \r_out[7]_i_28_n_0 ;
  wire \r_out[7]_i_29_n_0 ;
  wire \r_out[7]_i_2_n_0 ;
  wire \r_out[7]_i_30_n_0 ;
  wire \r_out[7]_i_31_n_0 ;
  wire \r_out[7]_i_3_n_0 ;
  wire \r_out[7]_i_4_n_0 ;
  wire \r_out[7]_i_5_n_0 ;
  wire \r_out[7]_i_6_n_0 ;
  wire \r_out[7]_i_7_0 ;
  wire [0:0]\r_out[7]_i_7_1 ;
  wire \r_out[7]_i_7_n_0 ;
  wire \r_out[7]_i_8_n_0 ;
  wire \r_out[7]_i_9_n_0 ;
  wire \r_out_reg[11]_i_10_n_0 ;
  wire \r_out_reg[11]_i_10_n_1 ;
  wire \r_out_reg[11]_i_10_n_2 ;
  wire \r_out_reg[11]_i_10_n_3 ;
  wire \r_out_reg[11]_i_10_n_4 ;
  wire \r_out_reg[11]_i_10_n_5 ;
  wire \r_out_reg[11]_i_10_n_6 ;
  wire \r_out_reg[11]_i_10_n_7 ;
  wire \r_out_reg[11]_i_11_n_0 ;
  wire \r_out_reg[11]_i_11_n_1 ;
  wire \r_out_reg[11]_i_11_n_2 ;
  wire \r_out_reg[11]_i_11_n_3 ;
  wire \r_out_reg[11]_i_11_n_4 ;
  wire \r_out_reg[11]_i_11_n_5 ;
  wire \r_out_reg[11]_i_11_n_6 ;
  wire \r_out_reg[11]_i_11_n_7 ;
  wire \r_out_reg[11]_i_12_n_0 ;
  wire \r_out_reg[11]_i_12_n_1 ;
  wire \r_out_reg[11]_i_12_n_2 ;
  wire \r_out_reg[11]_i_12_n_3 ;
  wire \r_out_reg[11]_i_12_n_4 ;
  wire \r_out_reg[11]_i_12_n_5 ;
  wire \r_out_reg[11]_i_12_n_6 ;
  wire \r_out_reg[11]_i_12_n_7 ;
  wire \r_out_reg[11]_i_13_n_2 ;
  wire \r_out_reg[11]_i_13_n_7 ;
  wire \r_out_reg[11]_i_1_n_0 ;
  wire \r_out_reg[11]_i_1_n_1 ;
  wire \r_out_reg[11]_i_1_n_2 ;
  wire \r_out_reg[11]_i_1_n_3 ;
  wire \r_out_reg[11]_i_1_n_4 ;
  wire \r_out_reg[11]_i_1_n_5 ;
  wire \r_out_reg[11]_i_1_n_6 ;
  wire \r_out_reg[11]_i_1_n_7 ;
  wire \r_out_reg[11]_i_31_0 ;
  wire \r_out_reg[11]_i_31_1 ;
  wire \r_out_reg[11]_i_31_2 ;
  wire \r_out_reg[11]_i_31_n_0 ;
  wire \r_out_reg[11]_i_31_n_1 ;
  wire \r_out_reg[11]_i_31_n_2 ;
  wire \r_out_reg[11]_i_31_n_3 ;
  wire \r_out_reg[11]_i_31_n_4 ;
  wire \r_out_reg[11]_i_31_n_5 ;
  wire \r_out_reg[11]_i_31_n_6 ;
  wire \r_out_reg[11]_i_31_n_7 ;
  wire \r_out_reg[11]_i_32_n_0 ;
  wire \r_out_reg[11]_i_32_n_1 ;
  wire \r_out_reg[11]_i_32_n_2 ;
  wire \r_out_reg[11]_i_32_n_3 ;
  wire \r_out_reg[11]_i_32_n_4 ;
  wire \r_out_reg[11]_i_32_n_5 ;
  wire \r_out_reg[11]_i_32_n_6 ;
  wire \r_out_reg[11]_i_32_n_7 ;
  wire \r_out_reg[11]_i_33_n_0 ;
  wire \r_out_reg[11]_i_33_n_1 ;
  wire \r_out_reg[11]_i_33_n_2 ;
  wire \r_out_reg[11]_i_33_n_3 ;
  wire \r_out_reg[11]_i_33_n_4 ;
  wire \r_out_reg[11]_i_33_n_5 ;
  wire \r_out_reg[11]_i_33_n_6 ;
  wire \r_out_reg[11]_i_33_n_7 ;
  wire \r_out_reg[15]_i_10_n_0 ;
  wire \r_out_reg[15]_i_10_n_1 ;
  wire \r_out_reg[15]_i_10_n_2 ;
  wire \r_out_reg[15]_i_10_n_3 ;
  wire \r_out_reg[15]_i_10_n_4 ;
  wire \r_out_reg[15]_i_10_n_5 ;
  wire \r_out_reg[15]_i_10_n_6 ;
  wire \r_out_reg[15]_i_10_n_7 ;
  wire \r_out_reg[15]_i_17_n_1 ;
  wire \r_out_reg[15]_i_17_n_3 ;
  wire \r_out_reg[15]_i_17_n_6 ;
  wire \r_out_reg[15]_i_17_n_7 ;
  wire \r_out_reg[15]_i_18_n_2 ;
  wire \r_out_reg[15]_i_18_n_7 ;
  wire \r_out_reg[15]_i_19_n_0 ;
  wire \r_out_reg[15]_i_19_n_1 ;
  wire \r_out_reg[15]_i_19_n_2 ;
  wire \r_out_reg[15]_i_19_n_3 ;
  wire \r_out_reg[15]_i_19_n_4 ;
  wire \r_out_reg[15]_i_19_n_5 ;
  wire \r_out_reg[15]_i_19_n_6 ;
  wire \r_out_reg[15]_i_19_n_7 ;
  wire \r_out_reg[15]_i_1_n_0 ;
  wire \r_out_reg[15]_i_1_n_1 ;
  wire \r_out_reg[15]_i_1_n_2 ;
  wire \r_out_reg[15]_i_1_n_3 ;
  wire \r_out_reg[15]_i_1_n_4 ;
  wire \r_out_reg[15]_i_1_n_5 ;
  wire \r_out_reg[15]_i_1_n_6 ;
  wire \r_out_reg[15]_i_1_n_7 ;
  wire \r_out_reg[15]_i_20_n_0 ;
  wire \r_out_reg[15]_i_20_n_1 ;
  wire \r_out_reg[15]_i_20_n_2 ;
  wire \r_out_reg[15]_i_20_n_3 ;
  wire \r_out_reg[15]_i_20_n_4 ;
  wire \r_out_reg[15]_i_20_n_5 ;
  wire \r_out_reg[15]_i_20_n_6 ;
  wire \r_out_reg[15]_i_20_n_7 ;
  wire \r_out_reg[15]_i_29_n_2 ;
  wire \r_out_reg[15]_i_29_n_7 ;
  wire \r_out_reg[15]_i_2_n_0 ;
  wire \r_out_reg[15]_i_2_n_2 ;
  wire \r_out_reg[15]_i_2_n_3 ;
  wire \r_out_reg[15]_i_2_n_5 ;
  wire \r_out_reg[15]_i_2_n_6 ;
  wire \r_out_reg[15]_i_2_n_7 ;
  wire \r_out_reg[15]_i_30_n_3 ;
  wire \r_out_reg[15]_i_31_n_2 ;
  wire \r_out_reg[15]_i_31_n_7 ;
  wire \r_out_reg[15]_i_32_n_0 ;
  wire \r_out_reg[15]_i_32_n_1 ;
  wire \r_out_reg[15]_i_32_n_2 ;
  wire \r_out_reg[15]_i_32_n_3 ;
  wire \r_out_reg[15]_i_32_n_4 ;
  wire \r_out_reg[15]_i_32_n_5 ;
  wire \r_out_reg[15]_i_32_n_6 ;
  wire \r_out_reg[15]_i_32_n_7 ;
  wire \r_out_reg[15]_i_33_n_0 ;
  wire \r_out_reg[15]_i_33_n_1 ;
  wire \r_out_reg[15]_i_33_n_2 ;
  wire \r_out_reg[15]_i_33_n_3 ;
  wire \r_out_reg[15]_i_33_n_4 ;
  wire \r_out_reg[15]_i_33_n_5 ;
  wire \r_out_reg[15]_i_33_n_6 ;
  wire \r_out_reg[15]_i_33_n_7 ;
  wire \r_out_reg[15]_i_34_n_0 ;
  wire \r_out_reg[15]_i_34_n_1 ;
  wire \r_out_reg[15]_i_34_n_2 ;
  wire \r_out_reg[15]_i_34_n_3 ;
  wire \r_out_reg[15]_i_34_n_4 ;
  wire \r_out_reg[15]_i_34_n_5 ;
  wire \r_out_reg[15]_i_34_n_6 ;
  wire \r_out_reg[15]_i_34_n_7 ;
  wire \r_out_reg[15]_i_47_0 ;
  wire \r_out_reg[15]_i_47_1 ;
  wire \r_out_reg[15]_i_47_n_0 ;
  wire \r_out_reg[15]_i_47_n_1 ;
  wire \r_out_reg[15]_i_47_n_2 ;
  wire \r_out_reg[15]_i_47_n_3 ;
  wire \r_out_reg[15]_i_47_n_4 ;
  wire \r_out_reg[15]_i_47_n_5 ;
  wire \r_out_reg[15]_i_47_n_6 ;
  wire \r_out_reg[15]_i_47_n_7 ;
  wire \r_out_reg[15]_i_48_n_0 ;
  wire \r_out_reg[15]_i_48_n_1 ;
  wire \r_out_reg[15]_i_48_n_2 ;
  wire \r_out_reg[15]_i_48_n_3 ;
  wire \r_out_reg[15]_i_48_n_4 ;
  wire \r_out_reg[15]_i_48_n_5 ;
  wire \r_out_reg[15]_i_48_n_6 ;
  wire \r_out_reg[15]_i_48_n_7 ;
  wire \r_out_reg[15]_i_49_n_0 ;
  wire \r_out_reg[15]_i_49_n_1 ;
  wire \r_out_reg[15]_i_49_n_2 ;
  wire \r_out_reg[15]_i_49_n_3 ;
  wire \r_out_reg[15]_i_49_n_4 ;
  wire \r_out_reg[15]_i_49_n_5 ;
  wire \r_out_reg[15]_i_49_n_6 ;
  wire \r_out_reg[15]_i_49_n_7 ;
  wire \r_out_reg[16]_i_1_n_3 ;
  wire \r_out_reg[3]_i_1_n_0 ;
  wire \r_out_reg[3]_i_1_n_1 ;
  wire \r_out_reg[3]_i_1_n_2 ;
  wire \r_out_reg[3]_i_1_n_3 ;
  wire \r_out_reg[3]_i_1_n_4 ;
  wire \r_out_reg[3]_i_1_n_5 ;
  wire \r_out_reg[3]_i_1_n_6 ;
  wire \r_out_reg[3]_i_1_n_7 ;
  wire \r_out_reg[3]_i_5_n_0 ;
  wire \r_out_reg[3]_i_5_n_1 ;
  wire \r_out_reg[3]_i_5_n_2 ;
  wire \r_out_reg[3]_i_5_n_3 ;
  wire \r_out_reg[3]_i_5_n_4 ;
  wire \r_out_reg[3]_i_5_n_5 ;
  wire \r_out_reg[3]_i_5_n_6 ;
  wire \r_out_reg[3]_i_5_n_7 ;
  wire \r_out_reg[7]_i_12_n_0 ;
  wire \r_out_reg[7]_i_12_n_1 ;
  wire \r_out_reg[7]_i_12_n_2 ;
  wire \r_out_reg[7]_i_12_n_3 ;
  wire \r_out_reg[7]_i_12_n_4 ;
  wire \r_out_reg[7]_i_12_n_5 ;
  wire \r_out_reg[7]_i_12_n_6 ;
  wire \r_out_reg[7]_i_12_n_7 ;
  wire \r_out_reg[7]_i_14_n_0 ;
  wire \r_out_reg[7]_i_14_n_1 ;
  wire \r_out_reg[7]_i_14_n_2 ;
  wire \r_out_reg[7]_i_14_n_3 ;
  wire \r_out_reg[7]_i_14_n_4 ;
  wire \r_out_reg[7]_i_14_n_5 ;
  wire \r_out_reg[7]_i_14_n_6 ;
  wire \r_out_reg[7]_i_14_n_7 ;
  wire \r_out_reg[7]_i_15_n_0 ;
  wire \r_out_reg[7]_i_15_n_1 ;
  wire \r_out_reg[7]_i_15_n_2 ;
  wire \r_out_reg[7]_i_15_n_3 ;
  wire \r_out_reg[7]_i_15_n_4 ;
  wire \r_out_reg[7]_i_15_n_5 ;
  wire \r_out_reg[7]_i_15_n_6 ;
  wire \r_out_reg[7]_i_15_n_7 ;
  wire \r_out_reg[7]_i_1_n_0 ;
  wire \r_out_reg[7]_i_1_n_1 ;
  wire \r_out_reg[7]_i_1_n_2 ;
  wire \r_out_reg[7]_i_1_n_3 ;
  wire \r_out_reg[7]_i_1_n_4 ;
  wire \r_out_reg[7]_i_1_n_5 ;
  wire \r_out_reg[7]_i_1_n_6 ;
  wire \r_out_reg[7]_i_1_n_7 ;
  wire [17:0]sel0;
  wire [3:0]\NLW_b_out_reg[11]_i_13_CO_UNCONNECTED ;
  wire [3:1]\NLW_b_out_reg[11]_i_13_O_UNCONNECTED ;
  wire [3:1]\NLW_b_out_reg[15]_i_17_CO_UNCONNECTED ;
  wire [3:2]\NLW_b_out_reg[15]_i_17_O_UNCONNECTED ;
  wire [3:0]\NLW_b_out_reg[15]_i_18_CO_UNCONNECTED ;
  wire [3:1]\NLW_b_out_reg[15]_i_18_O_UNCONNECTED ;
  wire [2:2]\NLW_b_out_reg[15]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_b_out_reg[15]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_b_out_reg[15]_i_29_CO_UNCONNECTED ;
  wire [3:1]\NLW_b_out_reg[15]_i_29_O_UNCONNECTED ;
  wire [3:1]\NLW_b_out_reg[15]_i_30_CO_UNCONNECTED ;
  wire [3:0]\NLW_b_out_reg[15]_i_30_O_UNCONNECTED ;
  wire [3:0]\NLW_b_out_reg[15]_i_31_CO_UNCONNECTED ;
  wire [3:1]\NLW_b_out_reg[15]_i_31_O_UNCONNECTED ;
  wire [3:1]\NLW_b_out_reg[16]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_b_out_reg[16]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_convolved_rgb_reg[14]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_convolved_rgb_reg[14]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_convolved_rgb_reg[14]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_convolved_rgb_reg[14]_i_4_O_UNCONNECTED ;
  wire [3:1]\NLW_convolved_rgb_reg[3]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_convolved_rgb_reg[3]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_convolved_rgb_reg[3]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_convolved_rgb_reg[3]_i_4_O_UNCONNECTED ;
  wire [3:1]\NLW_convolved_rgb_reg[8]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_convolved_rgb_reg[8]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_convolved_rgb_reg[8]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_convolved_rgb_reg[8]_i_5_O_UNCONNECTED ;
  wire [3:1]\NLW_filter_addr_ctr_reg[18]_i_3__0_CO_UNCONNECTED ;
  wire [3:2]\NLW_filter_addr_ctr_reg[18]_i_3__0_O_UNCONNECTED ;
  wire [3:1]\NLW_g_out_reg[11]_i_11_CO_UNCONNECTED ;
  wire [3:2]\NLW_g_out_reg[11]_i_11_O_UNCONNECTED ;
  wire [3:0]\NLW_g_out_reg[17]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_g_out_reg[17]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_g_out_reg[17]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_g_out_reg[17]_i_2_O_UNCONNECTED ;
  wire [3:1]\NLW_g_out_reg[17]_i_21_CO_UNCONNECTED ;
  wire [3:2]\NLW_g_out_reg[17]_i_21_O_UNCONNECTED ;
  wire [3:0]\NLW_g_out_reg[17]_i_22_CO_UNCONNECTED ;
  wire [3:1]\NLW_g_out_reg[17]_i_22_O_UNCONNECTED ;
  wire [3:1]\NLW_g_out_reg[17]_i_23_CO_UNCONNECTED ;
  wire [3:2]\NLW_g_out_reg[17]_i_23_O_UNCONNECTED ;
  wire [3:1]\NLW_g_out_reg[17]_i_5_CO_UNCONNECTED ;
  wire [3:2]\NLW_g_out_reg[17]_i_5_O_UNCONNECTED ;
  wire [2:2]\NLW_g_out_reg[17]_i_6_CO_UNCONNECTED ;
  wire [3:3]\NLW_g_out_reg[17]_i_6_O_UNCONNECTED ;
  wire \NLW_mult1_reg[0][7]_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_mult1_reg[0][7]_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_mult1_reg[0][7]_OVERFLOW_UNCONNECTED ;
  wire \NLW_mult1_reg[0][7]_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_mult1_reg[0][7]_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_mult1_reg[0][7]_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_mult1_reg[0][7]_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_mult1_reg[0][7]_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_mult1_reg[0][7]_CARRYOUT_UNCONNECTED ;
  wire [47:13]\NLW_mult1_reg[0][7]_P_UNCONNECTED ;
  wire [47:0]\NLW_mult1_reg[0][7]_PCOUT_UNCONNECTED ;
  wire \NLW_mult1_reg[0][8]_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_mult1_reg[0][8]_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_mult1_reg[0][8]_OVERFLOW_UNCONNECTED ;
  wire \NLW_mult1_reg[0][8]_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_mult1_reg[0][8]_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_mult1_reg[0][8]_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_mult1_reg[0][8]_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_mult1_reg[0][8]_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_mult1_reg[0][8]_CARRYOUT_UNCONNECTED ;
  wire [47:13]\NLW_mult1_reg[0][8]_P_UNCONNECTED ;
  wire [47:0]\NLW_mult1_reg[0][8]_PCOUT_UNCONNECTED ;
  wire \NLW_mult1_reg[1][7]_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_mult1_reg[1][7]_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_mult1_reg[1][7]_OVERFLOW_UNCONNECTED ;
  wire \NLW_mult1_reg[1][7]_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_mult1_reg[1][7]_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_mult1_reg[1][7]_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_mult1_reg[1][7]_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_mult1_reg[1][7]_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_mult1_reg[1][7]_CARRYOUT_UNCONNECTED ;
  wire [47:14]\NLW_mult1_reg[1][7]_P_UNCONNECTED ;
  wire [47:0]\NLW_mult1_reg[1][7]_PCOUT_UNCONNECTED ;
  wire \NLW_mult1_reg[1][8]_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_mult1_reg[1][8]_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_mult1_reg[1][8]_OVERFLOW_UNCONNECTED ;
  wire \NLW_mult1_reg[1][8]_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_mult1_reg[1][8]_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_mult1_reg[1][8]_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_mult1_reg[1][8]_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_mult1_reg[1][8]_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_mult1_reg[1][8]_CARRYOUT_UNCONNECTED ;
  wire [47:14]\NLW_mult1_reg[1][8]_P_UNCONNECTED ;
  wire [47:0]\NLW_mult1_reg[1][8]_PCOUT_UNCONNECTED ;
  wire \NLW_mult1_reg[2][7]_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_mult1_reg[2][7]_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_mult1_reg[2][7]_OVERFLOW_UNCONNECTED ;
  wire \NLW_mult1_reg[2][7]_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_mult1_reg[2][7]_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_mult1_reg[2][7]_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_mult1_reg[2][7]_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_mult1_reg[2][7]_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_mult1_reg[2][7]_CARRYOUT_UNCONNECTED ;
  wire [47:13]\NLW_mult1_reg[2][7]_P_UNCONNECTED ;
  wire [47:0]\NLW_mult1_reg[2][7]_PCOUT_UNCONNECTED ;
  wire \NLW_mult1_reg[2][8]_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_mult1_reg[2][8]_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_mult1_reg[2][8]_OVERFLOW_UNCONNECTED ;
  wire \NLW_mult1_reg[2][8]_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_mult1_reg[2][8]_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_mult1_reg[2][8]_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_mult1_reg[2][8]_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_mult1_reg[2][8]_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_mult1_reg[2][8]_CARRYOUT_UNCONNECTED ;
  wire [47:13]\NLW_mult1_reg[2][8]_P_UNCONNECTED ;
  wire [47:0]\NLW_mult1_reg[2][8]_PCOUT_UNCONNECTED ;
  wire \NLW_mult_reg[0][0]_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_mult_reg[0][0]_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_mult_reg[0][0]_OVERFLOW_UNCONNECTED ;
  wire \NLW_mult_reg[0][0]_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_mult_reg[0][0]_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_mult_reg[0][0]_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_mult_reg[0][0]_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_mult_reg[0][0]_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_mult_reg[0][0]_CARRYOUT_UNCONNECTED ;
  wire [47:13]\NLW_mult_reg[0][0]_P_UNCONNECTED ;
  wire [47:0]\NLW_mult_reg[0][0]_PCOUT_UNCONNECTED ;
  wire \NLW_mult_reg[0][3]_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_mult_reg[0][3]_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_mult_reg[0][3]_OVERFLOW_UNCONNECTED ;
  wire \NLW_mult_reg[0][3]_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_mult_reg[0][3]_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_mult_reg[0][3]_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_mult_reg[0][3]_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_mult_reg[0][3]_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_mult_reg[0][3]_CARRYOUT_UNCONNECTED ;
  wire [47:13]\NLW_mult_reg[0][3]_P_UNCONNECTED ;
  wire [47:0]\NLW_mult_reg[0][3]_PCOUT_UNCONNECTED ;
  wire \NLW_mult_reg[0][6]_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_mult_reg[0][6]_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_mult_reg[0][6]_OVERFLOW_UNCONNECTED ;
  wire \NLW_mult_reg[0][6]_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_mult_reg[0][6]_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_mult_reg[0][6]_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_mult_reg[0][6]_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_mult_reg[0][6]_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_mult_reg[0][6]_CARRYOUT_UNCONNECTED ;
  wire [47:13]\NLW_mult_reg[0][6]_P_UNCONNECTED ;
  wire [47:0]\NLW_mult_reg[0][6]_PCOUT_UNCONNECTED ;
  wire \NLW_mult_reg[1][0]_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_mult_reg[1][0]_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_mult_reg[1][0]_OVERFLOW_UNCONNECTED ;
  wire \NLW_mult_reg[1][0]_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_mult_reg[1][0]_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_mult_reg[1][0]_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_mult_reg[1][0]_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_mult_reg[1][0]_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_mult_reg[1][0]_CARRYOUT_UNCONNECTED ;
  wire [47:14]\NLW_mult_reg[1][0]_P_UNCONNECTED ;
  wire [47:0]\NLW_mult_reg[1][0]_PCOUT_UNCONNECTED ;
  wire \NLW_mult_reg[1][3]_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_mult_reg[1][3]_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_mult_reg[1][3]_OVERFLOW_UNCONNECTED ;
  wire \NLW_mult_reg[1][3]_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_mult_reg[1][3]_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_mult_reg[1][3]_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_mult_reg[1][3]_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_mult_reg[1][3]_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_mult_reg[1][3]_CARRYOUT_UNCONNECTED ;
  wire [47:14]\NLW_mult_reg[1][3]_P_UNCONNECTED ;
  wire [47:0]\NLW_mult_reg[1][3]_PCOUT_UNCONNECTED ;
  wire \NLW_mult_reg[1][6]_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_mult_reg[1][6]_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_mult_reg[1][6]_OVERFLOW_UNCONNECTED ;
  wire \NLW_mult_reg[1][6]_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_mult_reg[1][6]_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_mult_reg[1][6]_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_mult_reg[1][6]_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_mult_reg[1][6]_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_mult_reg[1][6]_CARRYOUT_UNCONNECTED ;
  wire [47:14]\NLW_mult_reg[1][6]_P_UNCONNECTED ;
  wire [47:0]\NLW_mult_reg[1][6]_PCOUT_UNCONNECTED ;
  wire \NLW_mult_reg[2][0]_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_mult_reg[2][0]_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_mult_reg[2][0]_OVERFLOW_UNCONNECTED ;
  wire \NLW_mult_reg[2][0]_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_mult_reg[2][0]_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_mult_reg[2][0]_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_mult_reg[2][0]_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_mult_reg[2][0]_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_mult_reg[2][0]_CARRYOUT_UNCONNECTED ;
  wire [47:13]\NLW_mult_reg[2][0]_P_UNCONNECTED ;
  wire [47:0]\NLW_mult_reg[2][0]_PCOUT_UNCONNECTED ;
  wire \NLW_mult_reg[2][3]_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_mult_reg[2][3]_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_mult_reg[2][3]_OVERFLOW_UNCONNECTED ;
  wire \NLW_mult_reg[2][3]_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_mult_reg[2][3]_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_mult_reg[2][3]_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_mult_reg[2][3]_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_mult_reg[2][3]_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_mult_reg[2][3]_CARRYOUT_UNCONNECTED ;
  wire [47:13]\NLW_mult_reg[2][3]_P_UNCONNECTED ;
  wire [47:0]\NLW_mult_reg[2][3]_PCOUT_UNCONNECTED ;
  wire \NLW_mult_reg[2][6]_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_mult_reg[2][6]_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_mult_reg[2][6]_OVERFLOW_UNCONNECTED ;
  wire \NLW_mult_reg[2][6]_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_mult_reg[2][6]_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_mult_reg[2][6]_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_mult_reg[2][6]_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_mult_reg[2][6]_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_mult_reg[2][6]_CARRYOUT_UNCONNECTED ;
  wire [47:13]\NLW_mult_reg[2][6]_P_UNCONNECTED ;
  wire [47:0]\NLW_mult_reg[2][6]_PCOUT_UNCONNECTED ;
  wire [3:0]\NLW_r_out_reg[11]_i_13_CO_UNCONNECTED ;
  wire [3:1]\NLW_r_out_reg[11]_i_13_O_UNCONNECTED ;
  wire [3:1]\NLW_r_out_reg[15]_i_17_CO_UNCONNECTED ;
  wire [3:2]\NLW_r_out_reg[15]_i_17_O_UNCONNECTED ;
  wire [3:0]\NLW_r_out_reg[15]_i_18_CO_UNCONNECTED ;
  wire [3:1]\NLW_r_out_reg[15]_i_18_O_UNCONNECTED ;
  wire [2:2]\NLW_r_out_reg[15]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_r_out_reg[15]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_r_out_reg[15]_i_29_CO_UNCONNECTED ;
  wire [3:1]\NLW_r_out_reg[15]_i_29_O_UNCONNECTED ;
  wire [3:1]\NLW_r_out_reg[15]_i_30_CO_UNCONNECTED ;
  wire [3:0]\NLW_r_out_reg[15]_i_30_O_UNCONNECTED ;
  wire [3:0]\NLW_r_out_reg[15]_i_31_CO_UNCONNECTED ;
  wire [3:1]\NLW_r_out_reg[15]_i_31_O_UNCONNECTED ;
  wire [3:1]\NLW_r_out_reg[16]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_r_out_reg[16]_i_1_O_UNCONNECTED ;

  (* HLUTNM = "lutpair59" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \b_out[11]_i_14 
       (.I0(\b_out_reg[15]_i_48_n_5 ),
        .I1(\b_out_reg[15]_i_47_n_6 ),
        .I2(\b_out_reg[15]_i_49_n_5 ),
        .O(\b_out[11]_i_14_n_0 ));
  (* HLUTNM = "lutpair58" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \b_out[11]_i_15 
       (.I0(\b_out_reg[15]_i_48_n_6 ),
        .I1(\b_out_reg[15]_i_47_n_7 ),
        .I2(\b_out_reg[15]_i_49_n_6 ),
        .O(\b_out[11]_i_15_n_0 ));
  (* HLUTNM = "lutpair57" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \b_out[11]_i_16 
       (.I0(\b_out_reg[15]_i_48_n_7 ),
        .I1(\b_out_reg[11]_i_31_n_4 ),
        .I2(\b_out_reg[15]_i_49_n_7 ),
        .O(\b_out[11]_i_16_n_0 ));
  (* HLUTNM = "lutpair56" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \b_out[11]_i_17 
       (.I0(\b_out_reg[11]_i_32_n_4 ),
        .I1(\b_out_reg[11]_i_31_n_5 ),
        .I2(\b_out_reg[11]_i_33_n_4 ),
        .O(\b_out[11]_i_17_n_0 ));
  (* HLUTNM = "lutpair60" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \b_out[11]_i_18 
       (.I0(\b_out_reg[15]_i_48_n_4 ),
        .I1(\b_out_reg[15]_i_47_n_5 ),
        .I2(\b_out_reg[15]_i_49_n_4 ),
        .I3(\b_out[11]_i_14_n_0 ),
        .O(\b_out[11]_i_18_n_0 ));
  (* HLUTNM = "lutpair59" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \b_out[11]_i_19 
       (.I0(\b_out_reg[15]_i_48_n_5 ),
        .I1(\b_out_reg[15]_i_47_n_6 ),
        .I2(\b_out_reg[15]_i_49_n_5 ),
        .I3(\b_out[11]_i_15_n_0 ),
        .O(\b_out[11]_i_19_n_0 ));
  LUT5 #(
    .INIT(32'hBE282828)) 
    \b_out[11]_i_2 
       (.I0(\b_out_reg[15]_i_20_n_5 ),
        .I1(\b_out_reg[15]_i_10_n_5 ),
        .I2(\b_out_reg[15]_i_19_n_5 ),
        .I3(\b_out_reg[15]_i_19_n_6 ),
        .I4(\b_out_reg[15]_i_10_n_6 ),
        .O(\b_out[11]_i_2_n_0 ));
  (* HLUTNM = "lutpair58" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \b_out[11]_i_20 
       (.I0(\b_out_reg[15]_i_48_n_6 ),
        .I1(\b_out_reg[15]_i_47_n_7 ),
        .I2(\b_out_reg[15]_i_49_n_6 ),
        .I3(\b_out[11]_i_16_n_0 ),
        .O(\b_out[11]_i_20_n_0 ));
  (* HLUTNM = "lutpair57" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \b_out[11]_i_21 
       (.I0(\b_out_reg[15]_i_48_n_7 ),
        .I1(\b_out_reg[11]_i_31_n_4 ),
        .I2(\b_out_reg[15]_i_49_n_7 ),
        .I3(\b_out[11]_i_17_n_0 ),
        .O(\b_out[11]_i_21_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \b_out[11]_i_22 
       (.I0(\mult1_reg_n_99_[2][8] ),
        .I1(\mult1_reg_n_99_[2][7] ),
        .O(\b_out[11]_i_22_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \b_out[11]_i_23 
       (.I0(\mult1_reg_n_100_[2][8] ),
        .I1(\mult1_reg_n_100_[2][7] ),
        .O(\b_out[11]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \b_out[11]_i_24 
       (.I0(\mult1_reg_n_101_[2][8] ),
        .I1(\mult1_reg_n_101_[2][7] ),
        .O(\b_out[11]_i_24_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \b_out[11]_i_25 
       (.I0(\mult1_reg_n_102_[2][8] ),
        .I1(\mult1_reg_n_102_[2][7] ),
        .O(\b_out[11]_i_25_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \b_out[11]_i_26 
       (.I0(\mult1_reg_n_99_[2][8] ),
        .I1(\mult1_reg_n_99_[2][7] ),
        .I2(\mult1_reg_n_98_[2][7] ),
        .I3(\mult1_reg_n_98_[2][8] ),
        .O(\b_out[11]_i_26_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \b_out[11]_i_27 
       (.I0(\mult1_reg_n_100_[2][8] ),
        .I1(\mult1_reg_n_100_[2][7] ),
        .I2(\mult1_reg_n_99_[2][7] ),
        .I3(\mult1_reg_n_99_[2][8] ),
        .O(\b_out[11]_i_27_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \b_out[11]_i_28 
       (.I0(\mult1_reg_n_101_[2][8] ),
        .I1(\mult1_reg_n_101_[2][7] ),
        .I2(\mult1_reg_n_100_[2][7] ),
        .I3(\mult1_reg_n_100_[2][8] ),
        .O(\b_out[11]_i_28_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \b_out[11]_i_29 
       (.I0(\mult1_reg_n_102_[2][8] ),
        .I1(\mult1_reg_n_102_[2][7] ),
        .I2(\mult1_reg_n_101_[2][7] ),
        .I3(\mult1_reg_n_101_[2][8] ),
        .O(\b_out[11]_i_29_n_0 ));
  LUT5 #(
    .INIT(32'hBE282828)) 
    \b_out[11]_i_3 
       (.I0(\b_out_reg[15]_i_20_n_6 ),
        .I1(\b_out_reg[15]_i_10_n_6 ),
        .I2(\b_out_reg[15]_i_19_n_6 ),
        .I3(\b_out_reg[15]_i_19_n_7 ),
        .I4(\b_out_reg[15]_i_10_n_7 ),
        .O(\b_out[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \b_out[11]_i_34 
       (.I0(\mult_reg_n_102_[2][6] ),
        .I1(\b_out_reg[11]_i_31_2 ),
        .O(\b_out[11]_i_34_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \b_out[11]_i_35 
       (.I0(\mult_reg_n_103_[2][6] ),
        .I1(\b_out_reg[11]_i_31_1 ),
        .O(\b_out[11]_i_35_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \b_out[11]_i_36 
       (.I0(\mult_reg_n_104_[2][6] ),
        .I1(\b_out_reg[11]_i_31_0 ),
        .O(\b_out[11]_i_36_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \b_out[11]_i_37 
       (.I0(\mult_reg_n_102_[2][6] ),
        .I1(\b_out_reg[11]_i_31_2 ),
        .I2(\b_out_reg[15]_i_47_0 ),
        .I3(\mult_reg_n_101_[2][6] ),
        .O(\b_out[11]_i_37_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \b_out[11]_i_38 
       (.I0(\mult_reg_n_103_[2][6] ),
        .I1(\b_out_reg[11]_i_31_1 ),
        .I2(\b_out_reg[11]_i_31_2 ),
        .I3(\mult_reg_n_102_[2][6] ),
        .O(\b_out[11]_i_38_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \b_out[11]_i_39 
       (.I0(\mult_reg_n_104_[2][6] ),
        .I1(\b_out_reg[11]_i_31_0 ),
        .I2(\b_out_reg[11]_i_31_1 ),
        .I3(\mult_reg_n_103_[2][6] ),
        .O(\b_out[11]_i_39_n_0 ));
  LUT5 #(
    .INIT(32'hBE282828)) 
    \b_out[11]_i_4 
       (.I0(\b_out_reg[15]_i_20_n_7 ),
        .I1(\b_out_reg[15]_i_10_n_7 ),
        .I2(\b_out_reg[15]_i_19_n_7 ),
        .I3(\b_out_reg[11]_i_10_n_4 ),
        .I4(\b_out_reg[11]_i_11_n_4 ),
        .O(\b_out[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \b_out[11]_i_40 
       (.I0(\mult_reg_n_104_[2][6] ),
        .I1(\b_out_reg[11]_i_31_0 ),
        .O(\b_out[11]_i_40_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \b_out[11]_i_41 
       (.I0(\mult_reg_n_103_[2][3] ),
        .I1(\mult_reg[2][2]_6 [2]),
        .O(\b_out[11]_i_41_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \b_out[11]_i_42 
       (.I0(\mult_reg_n_104_[2][3] ),
        .I1(\mult_reg[2][2]_6 [1]),
        .O(\b_out[11]_i_42_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \b_out[11]_i_43 
       (.I0(\mult_reg_n_105_[2][3] ),
        .I1(\mult_reg[2][2]_6 [0]),
        .O(\b_out[11]_i_43_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \b_out[11]_i_44 
       (.I0(\mult_reg_n_103_[2][3] ),
        .I1(\mult_reg[2][2]_6 [2]),
        .I2(\mult_reg[2][2]_6 [3]),
        .I3(\mult_reg_n_102_[2][3] ),
        .O(\b_out[11]_i_44_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \b_out[11]_i_45 
       (.I0(\mult_reg_n_104_[2][3] ),
        .I1(\mult_reg[2][2]_6 [1]),
        .I2(\mult_reg[2][2]_6 [2]),
        .I3(\mult_reg_n_103_[2][3] ),
        .O(\b_out[11]_i_45_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \b_out[11]_i_46 
       (.I0(\mult_reg_n_105_[2][3] ),
        .I1(\mult_reg[2][2]_6 [0]),
        .I2(\mult_reg[2][2]_6 [1]),
        .I3(\mult_reg_n_104_[2][3] ),
        .O(\b_out[11]_i_46_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \b_out[11]_i_47 
       (.I0(\mult_reg_n_105_[2][3] ),
        .I1(\mult_reg[2][2]_6 [0]),
        .O(\b_out[11]_i_47_n_0 ));
  (* HLUTNM = "lutpair51" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \b_out[11]_i_48 
       (.I0(\mult_reg[2][8]_1 [2]),
        .I1(\mult_reg[2][0]_0 [2]),
        .I2(\mult_reg_n_103_[2][0] ),
        .O(\b_out[11]_i_48_n_0 ));
  (* HLUTNM = "lutpair50" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \b_out[11]_i_49 
       (.I0(\mult_reg[2][8]_1 [1]),
        .I1(\mult_reg[2][0]_0 [1]),
        .I2(\mult_reg_n_104_[2][0] ),
        .O(\b_out[11]_i_49_n_0 ));
  LUT6 #(
    .INIT(64'hBEBEBE28BE282828)) 
    \b_out[11]_i_5 
       (.I0(\b_out_reg[11]_i_12_n_4 ),
        .I1(\b_out_reg[11]_i_11_n_4 ),
        .I2(\b_out_reg[11]_i_10_n_4 ),
        .I3(\b_out_reg[11]_i_10_n_5 ),
        .I4(\b_out_reg[11]_i_13_n_2 ),
        .I5(\b_out_reg[11]_i_11_n_5 ),
        .O(\b_out[11]_i_5_n_0 ));
  (* HLUTNM = "lutpair49" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \b_out[11]_i_50 
       (.I0(\mult_reg[2][0]_0 [0]),
        .I1(\mult_reg[2][8]_1 [0]),
        .I2(\mult_reg_n_105_[2][0] ),
        .O(\b_out[11]_i_50_n_0 ));
  (* HLUTNM = "lutpair52" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \b_out[11]_i_51 
       (.I0(\mult_reg[2][8]_1 [3]),
        .I1(\mult_reg[2][0]_0 [3]),
        .I2(\mult_reg_n_102_[2][0] ),
        .I3(\b_out[11]_i_48_n_0 ),
        .O(\b_out[11]_i_51_n_0 ));
  (* HLUTNM = "lutpair51" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \b_out[11]_i_52 
       (.I0(\mult_reg[2][8]_1 [2]),
        .I1(\mult_reg[2][0]_0 [2]),
        .I2(\mult_reg_n_103_[2][0] ),
        .I3(\b_out[11]_i_49_n_0 ),
        .O(\b_out[11]_i_52_n_0 ));
  (* HLUTNM = "lutpair50" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \b_out[11]_i_53 
       (.I0(\mult_reg[2][8]_1 [1]),
        .I1(\mult_reg[2][0]_0 [1]),
        .I2(\mult_reg_n_104_[2][0] ),
        .I3(\b_out[11]_i_50_n_0 ),
        .O(\b_out[11]_i_53_n_0 ));
  (* HLUTNM = "lutpair49" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \b_out[11]_i_54 
       (.I0(\mult_reg[2][0]_0 [0]),
        .I1(\mult_reg[2][8]_1 [0]),
        .I2(\mult_reg_n_105_[2][0] ),
        .O(\b_out[11]_i_54_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669966996)) 
    \b_out[11]_i_6 
       (.I0(\b_out[11]_i_2_n_0 ),
        .I1(\b_out_reg[15]_i_10_n_4 ),
        .I2(\b_out_reg[15]_i_19_n_4 ),
        .I3(\b_out_reg[15]_i_20_n_4 ),
        .I4(\b_out_reg[15]_i_10_n_5 ),
        .I5(\b_out_reg[15]_i_19_n_5 ),
        .O(\b_out[11]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669966996)) 
    \b_out[11]_i_7 
       (.I0(\b_out[11]_i_3_n_0 ),
        .I1(\b_out_reg[15]_i_10_n_5 ),
        .I2(\b_out_reg[15]_i_19_n_5 ),
        .I3(\b_out_reg[15]_i_20_n_5 ),
        .I4(\b_out_reg[15]_i_10_n_6 ),
        .I5(\b_out_reg[15]_i_19_n_6 ),
        .O(\b_out[11]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669966996)) 
    \b_out[11]_i_8 
       (.I0(\b_out[11]_i_4_n_0 ),
        .I1(\b_out_reg[15]_i_10_n_6 ),
        .I2(\b_out_reg[15]_i_19_n_6 ),
        .I3(\b_out_reg[15]_i_20_n_6 ),
        .I4(\b_out_reg[15]_i_10_n_7 ),
        .I5(\b_out_reg[15]_i_19_n_7 ),
        .O(\b_out[11]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669966996)) 
    \b_out[11]_i_9 
       (.I0(\b_out[11]_i_5_n_0 ),
        .I1(\b_out_reg[15]_i_10_n_7 ),
        .I2(\b_out_reg[15]_i_19_n_7 ),
        .I3(\b_out_reg[15]_i_20_n_7 ),
        .I4(\b_out_reg[11]_i_11_n_4 ),
        .I5(\b_out_reg[11]_i_10_n_4 ),
        .O(\b_out[11]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \b_out[15]_i_11 
       (.I0(\b_out_reg[15]_i_29_n_2 ),
        .I1(\b_out_reg[15]_i_30_n_3 ),
        .I2(\b_out_reg[15]_i_31_n_2 ),
        .O(\b_out[15]_i_11_n_0 ));
  (* HLUTNM = "lutpair65" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \b_out[15]_i_12 
       (.I0(\b_out_reg[15]_i_29_n_7 ),
        .I1(\b_out_reg[15]_i_32_n_4 ),
        .I2(\b_out_reg[15]_i_31_n_7 ),
        .O(\b_out[15]_i_12_n_0 ));
  (* HLUTNM = "lutpair64" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \b_out[15]_i_13 
       (.I0(\b_out_reg[15]_i_33_n_4 ),
        .I1(\b_out_reg[15]_i_32_n_5 ),
        .I2(\b_out_reg[15]_i_34_n_4 ),
        .O(\b_out[15]_i_13_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \b_out[15]_i_14 
       (.I0(\b_out_reg[15]_i_29_n_2 ),
        .I1(\b_out_reg[15]_i_30_n_3 ),
        .I2(\b_out_reg[15]_i_31_n_2 ),
        .O(\b_out[15]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \b_out[15]_i_15 
       (.I0(\b_out[15]_i_12_n_0 ),
        .I1(\b_out_reg[15]_i_30_n_3 ),
        .I2(\b_out_reg[15]_i_29_n_2 ),
        .I3(\b_out_reg[15]_i_31_n_2 ),
        .O(\b_out[15]_i_15_n_0 ));
  (* HLUTNM = "lutpair65" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \b_out[15]_i_16 
       (.I0(\b_out_reg[15]_i_29_n_7 ),
        .I1(\b_out_reg[15]_i_32_n_4 ),
        .I2(\b_out_reg[15]_i_31_n_7 ),
        .I3(\b_out[15]_i_13_n_0 ),
        .O(\b_out[15]_i_16_n_0 ));
  (* HLUTNM = "lutpair63" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \b_out[15]_i_21 
       (.I0(\b_out_reg[15]_i_33_n_5 ),
        .I1(\b_out_reg[15]_i_32_n_6 ),
        .I2(\b_out_reg[15]_i_34_n_5 ),
        .O(\b_out[15]_i_21_n_0 ));
  (* HLUTNM = "lutpair62" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \b_out[15]_i_22 
       (.I0(\b_out_reg[15]_i_33_n_6 ),
        .I1(\b_out_reg[15]_i_32_n_7 ),
        .I2(\b_out_reg[15]_i_34_n_6 ),
        .O(\b_out[15]_i_22_n_0 ));
  (* HLUTNM = "lutpair61" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \b_out[15]_i_23 
       (.I0(\b_out_reg[15]_i_33_n_7 ),
        .I1(\b_out_reg[15]_i_47_n_4 ),
        .I2(\b_out_reg[15]_i_34_n_7 ),
        .O(\b_out[15]_i_23_n_0 ));
  (* HLUTNM = "lutpair60" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \b_out[15]_i_24 
       (.I0(\b_out_reg[15]_i_48_n_4 ),
        .I1(\b_out_reg[15]_i_47_n_5 ),
        .I2(\b_out_reg[15]_i_49_n_4 ),
        .O(\b_out[15]_i_24_n_0 ));
  (* HLUTNM = "lutpair64" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \b_out[15]_i_25 
       (.I0(\b_out_reg[15]_i_33_n_4 ),
        .I1(\b_out_reg[15]_i_32_n_5 ),
        .I2(\b_out_reg[15]_i_34_n_4 ),
        .I3(\b_out[15]_i_21_n_0 ),
        .O(\b_out[15]_i_25_n_0 ));
  (* HLUTNM = "lutpair63" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \b_out[15]_i_26 
       (.I0(\b_out_reg[15]_i_33_n_5 ),
        .I1(\b_out_reg[15]_i_32_n_6 ),
        .I2(\b_out_reg[15]_i_34_n_5 ),
        .I3(\b_out[15]_i_22_n_0 ),
        .O(\b_out[15]_i_26_n_0 ));
  (* HLUTNM = "lutpair62" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \b_out[15]_i_27 
       (.I0(\b_out_reg[15]_i_33_n_6 ),
        .I1(\b_out_reg[15]_i_32_n_7 ),
        .I2(\b_out_reg[15]_i_34_n_6 ),
        .I3(\b_out[15]_i_23_n_0 ),
        .O(\b_out[15]_i_27_n_0 ));
  (* HLUTNM = "lutpair61" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \b_out[15]_i_28 
       (.I0(\b_out_reg[15]_i_33_n_7 ),
        .I1(\b_out_reg[15]_i_47_n_4 ),
        .I2(\b_out_reg[15]_i_34_n_7 ),
        .I3(\b_out[15]_i_24_n_0 ),
        .O(\b_out[15]_i_28_n_0 ));
  LUT5 #(
    .INIT(32'hBE282828)) 
    \b_out[15]_i_3 
       (.I0(\b_out_reg[15]_i_17_n_6 ),
        .I1(\b_out_reg[15]_i_2_n_6 ),
        .I2(\b_out_reg[15]_i_18_n_2 ),
        .I3(\b_out_reg[15]_i_18_n_7 ),
        .I4(\b_out_reg[15]_i_2_n_7 ),
        .O(\b_out[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \b_out[15]_i_35 
       (.I0(\mult1_reg_n_93_[2][7] ),
        .I1(\mult1_reg_n_93_[2][8] ),
        .O(\b_out[15]_i_35_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \b_out[15]_i_36 
       (.I0(\mult1_reg_n_94_[2][8] ),
        .I1(\mult1_reg_n_94_[2][7] ),
        .O(\b_out[15]_i_36_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \b_out[15]_i_37 
       (.I0(\mult1_reg_n_93_[2][7] ),
        .I1(\mult1_reg_n_93_[2][8] ),
        .O(\b_out[15]_i_37_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \b_out[15]_i_38 
       (.I0(\mult1_reg_n_94_[2][8] ),
        .I1(\mult1_reg_n_94_[2][7] ),
        .I2(\mult1_reg_n_93_[2][7] ),
        .I3(\mult1_reg_n_93_[2][8] ),
        .O(\b_out[15]_i_38_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \b_out[15]_i_39 
       (.I0(\mult1_reg_n_95_[2][8] ),
        .I1(\mult1_reg_n_95_[2][7] ),
        .O(\b_out[15]_i_39_n_0 ));
  LUT5 #(
    .INIT(32'hBE282828)) 
    \b_out[15]_i_4 
       (.I0(\b_out_reg[15]_i_17_n_7 ),
        .I1(\b_out_reg[15]_i_2_n_7 ),
        .I2(\b_out_reg[15]_i_18_n_7 ),
        .I3(\b_out_reg[15]_i_19_n_4 ),
        .I4(\b_out_reg[15]_i_10_n_4 ),
        .O(\b_out[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \b_out[15]_i_40 
       (.I0(\mult1_reg_n_96_[2][8] ),
        .I1(\mult1_reg_n_96_[2][7] ),
        .O(\b_out[15]_i_40_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \b_out[15]_i_41 
       (.I0(\mult1_reg_n_97_[2][8] ),
        .I1(\mult1_reg_n_97_[2][7] ),
        .O(\b_out[15]_i_41_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \b_out[15]_i_42 
       (.I0(\mult1_reg_n_98_[2][8] ),
        .I1(\mult1_reg_n_98_[2][7] ),
        .O(\b_out[15]_i_42_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \b_out[15]_i_43 
       (.I0(\mult1_reg_n_95_[2][8] ),
        .I1(\mult1_reg_n_95_[2][7] ),
        .I2(\mult1_reg_n_94_[2][7] ),
        .I3(\mult1_reg_n_94_[2][8] ),
        .O(\b_out[15]_i_43_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \b_out[15]_i_44 
       (.I0(\mult1_reg_n_96_[2][8] ),
        .I1(\mult1_reg_n_96_[2][7] ),
        .I2(\mult1_reg_n_95_[2][7] ),
        .I3(\mult1_reg_n_95_[2][8] ),
        .O(\b_out[15]_i_44_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \b_out[15]_i_45 
       (.I0(\mult1_reg_n_97_[2][8] ),
        .I1(\mult1_reg_n_97_[2][7] ),
        .I2(\mult1_reg_n_96_[2][7] ),
        .I3(\mult1_reg_n_96_[2][8] ),
        .O(\b_out[15]_i_45_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \b_out[15]_i_46 
       (.I0(\mult1_reg_n_98_[2][8] ),
        .I1(\mult1_reg_n_98_[2][7] ),
        .I2(\mult1_reg_n_97_[2][7] ),
        .I3(\mult1_reg_n_97_[2][8] ),
        .O(\b_out[15]_i_46_n_0 ));
  LUT5 #(
    .INIT(32'hBE282828)) 
    \b_out[15]_i_5 
       (.I0(\b_out_reg[15]_i_20_n_4 ),
        .I1(\b_out_reg[15]_i_10_n_4 ),
        .I2(\b_out_reg[15]_i_19_n_4 ),
        .I3(\b_out_reg[15]_i_19_n_5 ),
        .I4(\b_out_reg[15]_i_10_n_5 ),
        .O(\b_out[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \b_out[15]_i_50 
       (.I0(\mult_reg_n_101_[2][6] ),
        .I1(\b_out_reg[15]_i_47_0 ),
        .O(\b_out[15]_i_50_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \b_out[15]_i_51 
       (.I0(\mult_reg_n_100_[2][6] ),
        .I1(\b_out_reg[15]_i_47_1 ),
        .I2(\mult_reg_n_99_[2][6] ),
        .O(\b_out[15]_i_51_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \b_out[15]_i_52 
       (.I0(\mult_reg_n_101_[2][6] ),
        .I1(\b_out_reg[15]_i_47_0 ),
        .I2(\b_out_reg[15]_i_47_1 ),
        .I3(\mult_reg_n_100_[2][6] ),
        .O(\b_out[15]_i_52_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \b_out[15]_i_53 
       (.I0(\mult_reg_n_102_[2][3] ),
        .I1(\mult_reg[2][2]_6 [3]),
        .O(\b_out[15]_i_53_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \b_out[15]_i_54 
       (.I0(\mult_reg_n_101_[2][3] ),
        .I1(\mult_reg[2][2]_6 [4]),
        .I2(\mult_reg_n_100_[2][3] ),
        .O(\b_out[15]_i_54_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \b_out[15]_i_55 
       (.I0(\mult_reg_n_102_[2][3] ),
        .I1(\mult_reg[2][2]_6 [3]),
        .I2(\mult_reg[2][2]_6 [4]),
        .I3(\mult_reg_n_101_[2][3] ),
        .O(\b_out[15]_i_55_n_0 ));
  (* HLUTNM = "lutpair52" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \b_out[15]_i_56 
       (.I0(\mult_reg[2][8]_1 [3]),
        .I1(\mult_reg[2][0]_0 [3]),
        .I2(\mult_reg_n_102_[2][0] ),
        .O(\b_out[15]_i_56_n_0 ));
  LUT4 #(
    .INIT(16'h17E8)) 
    \b_out[15]_i_57 
       (.I0(\mult_reg_n_101_[2][0] ),
        .I1(\mult_reg[2][0]_0 [4]),
        .I2(\mult_reg[2][8]_1 [4]),
        .I3(\mult_reg_n_100_[2][0] ),
        .O(\b_out[15]_i_57_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \b_out[15]_i_58 
       (.I0(\b_out[15]_i_56_n_0 ),
        .I1(\mult_reg[2][0]_0 [4]),
        .I2(\mult_reg[2][8]_1 [4]),
        .I3(\mult_reg_n_101_[2][0] ),
        .O(\b_out[15]_i_58_n_0 ));
  LUT5 #(
    .INIT(32'h077FF880)) 
    \b_out[15]_i_6 
       (.I0(\b_out_reg[15]_i_2_n_6 ),
        .I1(\b_out_reg[15]_i_18_n_2 ),
        .I2(\b_out_reg[15]_i_2_n_5 ),
        .I3(\b_out_reg[15]_i_17_n_1 ),
        .I4(\b_out_reg[15]_i_2_n_0 ),
        .O(\b_out[15]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h69969696)) 
    \b_out[15]_i_7 
       (.I0(\b_out[15]_i_3_n_0 ),
        .I1(\b_out_reg[15]_i_2_n_5 ),
        .I2(\b_out_reg[15]_i_17_n_1 ),
        .I3(\b_out_reg[15]_i_2_n_6 ),
        .I4(\b_out_reg[15]_i_18_n_2 ),
        .O(\b_out[15]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669966996)) 
    \b_out[15]_i_8 
       (.I0(\b_out[15]_i_4_n_0 ),
        .I1(\b_out_reg[15]_i_2_n_6 ),
        .I2(\b_out_reg[15]_i_18_n_2 ),
        .I3(\b_out_reg[15]_i_17_n_6 ),
        .I4(\b_out_reg[15]_i_2_n_7 ),
        .I5(\b_out_reg[15]_i_18_n_7 ),
        .O(\b_out[15]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669966996)) 
    \b_out[15]_i_9 
       (.I0(\b_out[15]_i_5_n_0 ),
        .I1(\b_out_reg[15]_i_2_n_7 ),
        .I2(\b_out_reg[15]_i_18_n_7 ),
        .I3(\b_out_reg[15]_i_17_n_7 ),
        .I4(\b_out_reg[15]_i_10_n_4 ),
        .I5(\b_out_reg[15]_i_19_n_4 ),
        .O(\b_out[15]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \b_out[3]_i_10 
       (.I0(\b_out_reg[7]_i_14_n_5 ),
        .I1(\b_out_reg[7]_i_15_n_5 ),
        .I2(\b_out_reg[7]_i_12_n_6 ),
        .O(\b_out[3]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \b_out[3]_i_11 
       (.I0(\mult1_reg_n_103_[2][8] ),
        .I1(\mult1_reg_n_103_[2][7] ),
        .O(\b_out[3]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \b_out[3]_i_12 
       (.I0(\mult1_reg_n_104_[2][8] ),
        .I1(\mult1_reg_n_104_[2][7] ),
        .O(\b_out[3]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \b_out[3]_i_13 
       (.I0(\mult1_reg_n_105_[2][8] ),
        .I1(\mult1_reg_n_105_[2][7] ),
        .O(\b_out[3]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \b_out[3]_i_14 
       (.I0(\mult1_reg_n_103_[2][8] ),
        .I1(\mult1_reg_n_103_[2][7] ),
        .I2(\mult1_reg_n_102_[2][7] ),
        .I3(\mult1_reg_n_102_[2][8] ),
        .O(\b_out[3]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \b_out[3]_i_15 
       (.I0(\mult1_reg_n_104_[2][8] ),
        .I1(\mult1_reg_n_104_[2][7] ),
        .I2(\mult1_reg_n_103_[2][7] ),
        .I3(\mult1_reg_n_103_[2][8] ),
        .O(\b_out[3]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \b_out[3]_i_16 
       (.I0(\mult1_reg_n_105_[2][8] ),
        .I1(\mult1_reg_n_105_[2][7] ),
        .I2(\mult1_reg_n_104_[2][7] ),
        .I3(\mult1_reg_n_104_[2][8] ),
        .O(\b_out[3]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \b_out[3]_i_17 
       (.I0(\mult1_reg_n_105_[2][8] ),
        .I1(\mult1_reg_n_105_[2][7] ),
        .O(\b_out[3]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \b_out[3]_i_2 
       (.I0(\b_out_reg[3]_i_5_n_5 ),
        .I1(\b_out[3]_i_10_n_0 ),
        .I2(\b_out_reg[7]_i_14_n_6 ),
        .I3(\b_out_reg[7]_i_12_n_7 ),
        .I4(\b_out_reg[7]_i_15_n_6 ),
        .O(\b_out[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hE81717E8)) 
    \b_out[3]_i_3 
       (.I0(\b_out_reg[7]_i_14_n_6 ),
        .I1(\b_out_reg[7]_i_12_n_7 ),
        .I2(\b_out_reg[7]_i_15_n_6 ),
        .I3(\b_out_reg[3]_i_5_n_5 ),
        .I4(\b_out[3]_i_10_n_0 ),
        .O(\b_out[3]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \b_out[3]_i_4 
       (.I0(\b_out_reg[7]_i_12_n_7 ),
        .I1(\b_out_reg[7]_i_15_n_6 ),
        .I2(\b_out_reg[7]_i_14_n_6 ),
        .I3(\b_out_reg[3]_i_5_n_6 ),
        .O(\b_out[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \b_out[3]_i_6 
       (.I0(\b_out[3]_i_2_n_0 ),
        .I1(\b_out[7]_i_16_n_0 ),
        .I2(\b_out_reg[3]_i_5_n_4 ),
        .I3(\b_out_reg[7]_i_15_n_5 ),
        .I4(\b_out_reg[7]_i_12_n_6 ),
        .I5(\b_out_reg[7]_i_14_n_5 ),
        .O(\b_out[3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h6999999699969666)) 
    \b_out[3]_i_7 
       (.I0(\b_out[3]_i_10_n_0 ),
        .I1(\b_out_reg[3]_i_5_n_5 ),
        .I2(\b_out_reg[7]_i_14_n_6 ),
        .I3(\b_out_reg[7]_i_15_n_6 ),
        .I4(\b_out_reg[7]_i_12_n_7 ),
        .I5(\b_out_reg[3]_i_5_n_6 ),
        .O(\b_out[3]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h566A)) 
    \b_out[3]_i_8 
       (.I0(\b_out[3]_i_4_n_0 ),
        .I1(\b_out_reg[7]_i_14_n_7 ),
        .I2(\mult_reg[2][2]_6 [0]),
        .I3(\b_out_reg[7]_i_15_n_7 ),
        .O(\b_out[3]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \b_out[3]_i_9 
       (.I0(\mult_reg[2][2]_6 [0]),
        .I1(\b_out_reg[7]_i_15_n_7 ),
        .I2(\b_out_reg[7]_i_14_n_7 ),
        .I3(\b_out_reg[3]_i_5_n_7 ),
        .O(\b_out[3]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \b_out[7]_i_10 
       (.I0(\b_out_reg[11]_i_10_n_5 ),
        .I1(\b_out_reg[11]_i_11_n_5 ),
        .I2(\b_out_reg[11]_i_13_n_2 ),
        .O(\b_out[7]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \b_out[7]_i_11 
       (.I0(\b_out_reg[11]_i_10_n_6 ),
        .I1(\b_out_reg[11]_i_11_n_6 ),
        .I2(\b_out_reg[11]_i_13_n_7 ),
        .O(\b_out[7]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \b_out[7]_i_13 
       (.I0(\b_out_reg[11]_i_10_n_7 ),
        .I1(\b_out_reg[11]_i_11_n_7 ),
        .I2(\b_out_reg[7]_i_12_n_4 ),
        .O(\b_out[7]_i_13_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \b_out[7]_i_16 
       (.I0(\b_out_reg[7]_i_14_n_4 ),
        .I1(\b_out_reg[7]_i_15_n_4 ),
        .I2(\b_out_reg[7]_i_12_n_5 ),
        .O(\b_out[7]_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \b_out[7]_i_17 
       (.I0(\b_out_reg[11]_i_11_n_5 ),
        .I1(\b_out_reg[11]_i_13_n_2 ),
        .I2(\b_out_reg[11]_i_10_n_5 ),
        .O(\b_out[7]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \b_out[7]_i_2 
       (.I0(\b_out_reg[11]_i_12_n_5 ),
        .I1(\b_out[7]_i_10_n_0 ),
        .I2(\b_out_reg[11]_i_10_n_6 ),
        .I3(\b_out_reg[11]_i_13_n_7 ),
        .I4(\b_out_reg[11]_i_11_n_6 ),
        .O(\b_out[7]_i_2_n_0 ));
  (* HLUTNM = "lutpair55" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \b_out[7]_i_25 
       (.I0(\b_out_reg[11]_i_32_n_5 ),
        .I1(\b_out_reg[11]_i_31_n_6 ),
        .I2(\b_out_reg[11]_i_33_n_5 ),
        .O(\b_out[7]_i_25_n_0 ));
  (* HLUTNM = "lutpair54" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \b_out[7]_i_26 
       (.I0(\b_out_reg[11]_i_32_n_6 ),
        .I1(\b_out_reg[11]_i_31_n_7 ),
        .I2(\b_out_reg[11]_i_33_n_6 ),
        .O(\b_out[7]_i_26_n_0 ));
  (* HLUTNM = "lutpair53" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \b_out[7]_i_27 
       (.I0(\b_out_reg[11]_i_32_n_7 ),
        .I1(\mult_reg_n_105_[2][6] ),
        .I2(\b_out_reg[11]_i_33_n_7 ),
        .O(\b_out[7]_i_27_n_0 ));
  (* HLUTNM = "lutpair56" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \b_out[7]_i_28 
       (.I0(\b_out_reg[11]_i_32_n_4 ),
        .I1(\b_out_reg[11]_i_31_n_5 ),
        .I2(\b_out_reg[11]_i_33_n_4 ),
        .I3(\b_out[7]_i_25_n_0 ),
        .O(\b_out[7]_i_28_n_0 ));
  (* HLUTNM = "lutpair55" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \b_out[7]_i_29 
       (.I0(\b_out_reg[11]_i_32_n_5 ),
        .I1(\b_out_reg[11]_i_31_n_6 ),
        .I2(\b_out_reg[11]_i_33_n_5 ),
        .I3(\b_out[7]_i_26_n_0 ),
        .O(\b_out[7]_i_29_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \b_out[7]_i_3 
       (.I0(\b_out_reg[11]_i_12_n_6 ),
        .I1(\b_out[7]_i_11_n_0 ),
        .I2(\b_out_reg[11]_i_10_n_7 ),
        .I3(\b_out_reg[7]_i_12_n_4 ),
        .I4(\b_out_reg[11]_i_11_n_7 ),
        .O(\b_out[7]_i_3_n_0 ));
  (* HLUTNM = "lutpair54" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \b_out[7]_i_30 
       (.I0(\b_out_reg[11]_i_32_n_6 ),
        .I1(\b_out_reg[11]_i_31_n_7 ),
        .I2(\b_out_reg[11]_i_33_n_6 ),
        .I3(\b_out[7]_i_27_n_0 ),
        .O(\b_out[7]_i_30_n_0 ));
  (* HLUTNM = "lutpair53" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \b_out[7]_i_31 
       (.I0(\b_out_reg[11]_i_32_n_7 ),
        .I1(\mult_reg_n_105_[2][6] ),
        .I2(\b_out_reg[11]_i_33_n_7 ),
        .O(\b_out[7]_i_31_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \b_out[7]_i_4 
       (.I0(\b_out_reg[11]_i_12_n_7 ),
        .I1(\b_out[7]_i_13_n_0 ),
        .I2(\b_out_reg[7]_i_14_n_4 ),
        .I3(\b_out_reg[7]_i_12_n_5 ),
        .I4(\b_out_reg[7]_i_15_n_4 ),
        .O(\b_out[7]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \b_out[7]_i_5 
       (.I0(\b_out_reg[3]_i_5_n_4 ),
        .I1(\b_out[7]_i_16_n_0 ),
        .I2(\b_out_reg[7]_i_14_n_5 ),
        .I3(\b_out_reg[7]_i_12_n_6 ),
        .I4(\b_out_reg[7]_i_15_n_5 ),
        .O(\b_out[7]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \b_out[7]_i_6 
       (.I0(\b_out[7]_i_2_n_0 ),
        .I1(\b_out_reg[11]_i_11_n_4 ),
        .I2(\b_out_reg[11]_i_10_n_4 ),
        .I3(\b_out_reg[11]_i_12_n_4 ),
        .I4(\b_out[7]_i_17_n_0 ),
        .O(\b_out[7]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \b_out[7]_i_7 
       (.I0(\b_out[7]_i_3_n_0 ),
        .I1(\b_out[7]_i_10_n_0 ),
        .I2(\b_out_reg[11]_i_12_n_5 ),
        .I3(\b_out_reg[11]_i_11_n_6 ),
        .I4(\b_out_reg[11]_i_13_n_7 ),
        .I5(\b_out_reg[11]_i_10_n_6 ),
        .O(\b_out[7]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \b_out[7]_i_8 
       (.I0(\b_out[7]_i_4_n_0 ),
        .I1(\b_out[7]_i_11_n_0 ),
        .I2(\b_out_reg[11]_i_12_n_6 ),
        .I3(\b_out_reg[11]_i_11_n_7 ),
        .I4(\b_out_reg[7]_i_12_n_4 ),
        .I5(\b_out_reg[11]_i_10_n_7 ),
        .O(\b_out[7]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \b_out[7]_i_9 
       (.I0(\b_out[7]_i_5_n_0 ),
        .I1(\b_out[7]_i_13_n_0 ),
        .I2(\b_out_reg[11]_i_12_n_7 ),
        .I3(\b_out_reg[7]_i_15_n_4 ),
        .I4(\b_out_reg[7]_i_12_n_5 ),
        .I5(\b_out_reg[7]_i_14_n_4 ),
        .O(\b_out[7]_i_9_n_0 ));
  FDRE \b_out_reg[0] 
       (.C(i_clk),
        .CE(1'b1),
        .D(p_0_in[0]),
        .Q(b_out[0]),
        .R(1'b0));
  FDRE \b_out_reg[10] 
       (.C(i_clk),
        .CE(1'b1),
        .D(p_0_in[10]),
        .Q(b_out[10]),
        .R(1'b0));
  FDRE \b_out_reg[11] 
       (.C(i_clk),
        .CE(1'b1),
        .D(p_0_in[11]),
        .Q(b_out[11]),
        .R(1'b0));
  CARRY4 \b_out_reg[11]_i_1 
       (.CI(\b_out_reg[7]_i_1_n_0 ),
        .CO({\b_out_reg[11]_i_1_n_0 ,\b_out_reg[11]_i_1_n_1 ,\b_out_reg[11]_i_1_n_2 ,\b_out_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\b_out[11]_i_2_n_0 ,\b_out[11]_i_3_n_0 ,\b_out[11]_i_4_n_0 ,\b_out[11]_i_5_n_0 }),
        .O(p_0_in[11:8]),
        .S({\b_out[11]_i_6_n_0 ,\b_out[11]_i_7_n_0 ,\b_out[11]_i_8_n_0 ,\b_out[11]_i_9_n_0 }));
  CARRY4 \b_out_reg[11]_i_10 
       (.CI(\b_out_reg[7]_i_14_n_0 ),
        .CO({\b_out_reg[11]_i_10_n_0 ,\b_out_reg[11]_i_10_n_1 ,\b_out_reg[11]_i_10_n_2 ,\b_out_reg[11]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({\mult_reg_n_98_[2][6] ,\mult_reg_n_99_[2][6] ,\mult_reg_n_100_[2][6] ,\mult_reg_n_101_[2][6] }),
        .O({\b_out_reg[11]_i_10_n_4 ,\b_out_reg[11]_i_10_n_5 ,\b_out_reg[11]_i_10_n_6 ,\b_out_reg[11]_i_10_n_7 }),
        .S({\mult_reg_n_98_[2][6] ,\mult_reg_n_99_[2][6] ,\mult_reg_n_100_[2][6] ,\mult_reg_n_101_[2][6] }));
  CARRY4 \b_out_reg[11]_i_11 
       (.CI(\b_out_reg[7]_i_15_n_0 ),
        .CO({\b_out_reg[11]_i_11_n_0 ,\b_out_reg[11]_i_11_n_1 ,\b_out_reg[11]_i_11_n_2 ,\b_out_reg[11]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({\b_out[11]_i_14_n_0 ,\b_out[11]_i_15_n_0 ,\b_out[11]_i_16_n_0 ,\b_out[11]_i_17_n_0 }),
        .O({\b_out_reg[11]_i_11_n_4 ,\b_out_reg[11]_i_11_n_5 ,\b_out_reg[11]_i_11_n_6 ,\b_out_reg[11]_i_11_n_7 }),
        .S({\b_out[11]_i_18_n_0 ,\b_out[11]_i_19_n_0 ,\b_out[11]_i_20_n_0 ,\b_out[11]_i_21_n_0 }));
  CARRY4 \b_out_reg[11]_i_12 
       (.CI(\b_out_reg[3]_i_5_n_0 ),
        .CO({\b_out_reg[11]_i_12_n_0 ,\b_out_reg[11]_i_12_n_1 ,\b_out_reg[11]_i_12_n_2 ,\b_out_reg[11]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({\b_out[11]_i_22_n_0 ,\b_out[11]_i_23_n_0 ,\b_out[11]_i_24_n_0 ,\b_out[11]_i_25_n_0 }),
        .O({\b_out_reg[11]_i_12_n_4 ,\b_out_reg[11]_i_12_n_5 ,\b_out_reg[11]_i_12_n_6 ,\b_out_reg[11]_i_12_n_7 }),
        .S({\b_out[11]_i_26_n_0 ,\b_out[11]_i_27_n_0 ,\b_out[11]_i_28_n_0 ,\b_out[11]_i_29_n_0 }));
  CARRY4 \b_out_reg[11]_i_13 
       (.CI(\b_out_reg[7]_i_12_n_0 ),
        .CO({\NLW_b_out_reg[11]_i_13_CO_UNCONNECTED [3:2],\b_out_reg[11]_i_13_n_2 ,\NLW_b_out_reg[11]_i_13_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\b_out[7]_i_7_0 }),
        .O({\NLW_b_out_reg[11]_i_13_O_UNCONNECTED [3:1],\b_out_reg[11]_i_13_n_7 }),
        .S({1'b0,1'b0,1'b1,\b_out[7]_i_7_1 }));
  CARRY4 \b_out_reg[11]_i_31 
       (.CI(1'b0),
        .CO({\b_out_reg[11]_i_31_n_0 ,\b_out_reg[11]_i_31_n_1 ,\b_out_reg[11]_i_31_n_2 ,\b_out_reg[11]_i_31_n_3 }),
        .CYINIT(1'b0),
        .DI({\b_out[11]_i_34_n_0 ,\b_out[11]_i_35_n_0 ,\b_out[11]_i_36_n_0 ,1'b0}),
        .O({\b_out_reg[11]_i_31_n_4 ,\b_out_reg[11]_i_31_n_5 ,\b_out_reg[11]_i_31_n_6 ,\b_out_reg[11]_i_31_n_7 }),
        .S({\b_out[11]_i_37_n_0 ,\b_out[11]_i_38_n_0 ,\b_out[11]_i_39_n_0 ,\b_out[11]_i_40_n_0 }));
  CARRY4 \b_out_reg[11]_i_32 
       (.CI(1'b0),
        .CO({\b_out_reg[11]_i_32_n_0 ,\b_out_reg[11]_i_32_n_1 ,\b_out_reg[11]_i_32_n_2 ,\b_out_reg[11]_i_32_n_3 }),
        .CYINIT(1'b0),
        .DI({\b_out[11]_i_41_n_0 ,\b_out[11]_i_42_n_0 ,\b_out[11]_i_43_n_0 ,1'b0}),
        .O({\b_out_reg[11]_i_32_n_4 ,\b_out_reg[11]_i_32_n_5 ,\b_out_reg[11]_i_32_n_6 ,\b_out_reg[11]_i_32_n_7 }),
        .S({\b_out[11]_i_44_n_0 ,\b_out[11]_i_45_n_0 ,\b_out[11]_i_46_n_0 ,\b_out[11]_i_47_n_0 }));
  CARRY4 \b_out_reg[11]_i_33 
       (.CI(1'b0),
        .CO({\b_out_reg[11]_i_33_n_0 ,\b_out_reg[11]_i_33_n_1 ,\b_out_reg[11]_i_33_n_2 ,\b_out_reg[11]_i_33_n_3 }),
        .CYINIT(1'b0),
        .DI({\b_out[11]_i_48_n_0 ,\b_out[11]_i_49_n_0 ,\b_out[11]_i_50_n_0 ,1'b0}),
        .O({\b_out_reg[11]_i_33_n_4 ,\b_out_reg[11]_i_33_n_5 ,\b_out_reg[11]_i_33_n_6 ,\b_out_reg[11]_i_33_n_7 }),
        .S({\b_out[11]_i_51_n_0 ,\b_out[11]_i_52_n_0 ,\b_out[11]_i_53_n_0 ,\b_out[11]_i_54_n_0 }));
  FDRE \b_out_reg[12] 
       (.C(i_clk),
        .CE(1'b1),
        .D(p_0_in[12]),
        .Q(b_out[12]),
        .R(1'b0));
  FDRE \b_out_reg[13] 
       (.C(i_clk),
        .CE(1'b1),
        .D(p_0_in[13]),
        .Q(b_out[13]),
        .R(1'b0));
  FDRE \b_out_reg[14] 
       (.C(i_clk),
        .CE(1'b1),
        .D(p_0_in[14]),
        .Q(b_out[14]),
        .R(1'b0));
  FDRE \b_out_reg[15] 
       (.C(i_clk),
        .CE(1'b1),
        .D(p_0_in[15]),
        .Q(b_out[15]),
        .R(1'b0));
  CARRY4 \b_out_reg[15]_i_1 
       (.CI(\b_out_reg[11]_i_1_n_0 ),
        .CO({\b_out_reg[15]_i_1_n_0 ,\b_out_reg[15]_i_1_n_1 ,\b_out_reg[15]_i_1_n_2 ,\b_out_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\b_out_reg[15]_i_2_n_0 ,\b_out[15]_i_3_n_0 ,\b_out[15]_i_4_n_0 ,\b_out[15]_i_5_n_0 }),
        .O(p_0_in[15:12]),
        .S({\b_out[15]_i_6_n_0 ,\b_out[15]_i_7_n_0 ,\b_out[15]_i_8_n_0 ,\b_out[15]_i_9_n_0 }));
  CARRY4 \b_out_reg[15]_i_10 
       (.CI(\b_out_reg[11]_i_11_n_0 ),
        .CO({\b_out_reg[15]_i_10_n_0 ,\b_out_reg[15]_i_10_n_1 ,\b_out_reg[15]_i_10_n_2 ,\b_out_reg[15]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({\b_out[15]_i_21_n_0 ,\b_out[15]_i_22_n_0 ,\b_out[15]_i_23_n_0 ,\b_out[15]_i_24_n_0 }),
        .O({\b_out_reg[15]_i_10_n_4 ,\b_out_reg[15]_i_10_n_5 ,\b_out_reg[15]_i_10_n_6 ,\b_out_reg[15]_i_10_n_7 }),
        .S({\b_out[15]_i_25_n_0 ,\b_out[15]_i_26_n_0 ,\b_out[15]_i_27_n_0 ,\b_out[15]_i_28_n_0 }));
  CARRY4 \b_out_reg[15]_i_17 
       (.CI(\b_out_reg[15]_i_20_n_0 ),
        .CO({\NLW_b_out_reg[15]_i_17_CO_UNCONNECTED [3],\b_out_reg[15]_i_17_n_1 ,\NLW_b_out_reg[15]_i_17_CO_UNCONNECTED [1],\b_out_reg[15]_i_17_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\b_out[15]_i_35_n_0 ,\b_out[15]_i_36_n_0 }),
        .O({\NLW_b_out_reg[15]_i_17_O_UNCONNECTED [3:2],\b_out_reg[15]_i_17_n_6 ,\b_out_reg[15]_i_17_n_7 }),
        .S({1'b0,1'b1,\b_out[15]_i_37_n_0 ,\b_out[15]_i_38_n_0 }));
  CARRY4 \b_out_reg[15]_i_18 
       (.CI(\b_out_reg[15]_i_19_n_0 ),
        .CO({\NLW_b_out_reg[15]_i_18_CO_UNCONNECTED [3:2],\b_out_reg[15]_i_18_n_2 ,\NLW_b_out_reg[15]_i_18_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\mult_reg_n_93_[2][6] }),
        .O({\NLW_b_out_reg[15]_i_18_O_UNCONNECTED [3:1],\b_out_reg[15]_i_18_n_7 }),
        .S({1'b0,1'b0,1'b1,\mult_reg_n_93_[2][6] }));
  CARRY4 \b_out_reg[15]_i_19 
       (.CI(\b_out_reg[11]_i_10_n_0 ),
        .CO({\b_out_reg[15]_i_19_n_0 ,\b_out_reg[15]_i_19_n_1 ,\b_out_reg[15]_i_19_n_2 ,\b_out_reg[15]_i_19_n_3 }),
        .CYINIT(1'b0),
        .DI({\mult_reg_n_94_[2][6] ,\mult_reg_n_95_[2][6] ,\mult_reg_n_96_[2][6] ,\mult_reg_n_97_[2][6] }),
        .O({\b_out_reg[15]_i_19_n_4 ,\b_out_reg[15]_i_19_n_5 ,\b_out_reg[15]_i_19_n_6 ,\b_out_reg[15]_i_19_n_7 }),
        .S({\mult_reg_n_94_[2][6] ,\mult_reg_n_95_[2][6] ,\mult_reg_n_96_[2][6] ,\mult_reg_n_97_[2][6] }));
  CARRY4 \b_out_reg[15]_i_2 
       (.CI(\b_out_reg[15]_i_10_n_0 ),
        .CO({\b_out_reg[15]_i_2_n_0 ,\NLW_b_out_reg[15]_i_2_CO_UNCONNECTED [2],\b_out_reg[15]_i_2_n_2 ,\b_out_reg[15]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\b_out[15]_i_11_n_0 ,\b_out[15]_i_12_n_0 ,\b_out[15]_i_13_n_0 }),
        .O({\NLW_b_out_reg[15]_i_2_O_UNCONNECTED [3],\b_out_reg[15]_i_2_n_5 ,\b_out_reg[15]_i_2_n_6 ,\b_out_reg[15]_i_2_n_7 }),
        .S({1'b1,\b_out[15]_i_14_n_0 ,\b_out[15]_i_15_n_0 ,\b_out[15]_i_16_n_0 }));
  CARRY4 \b_out_reg[15]_i_20 
       (.CI(\b_out_reg[11]_i_12_n_0 ),
        .CO({\b_out_reg[15]_i_20_n_0 ,\b_out_reg[15]_i_20_n_1 ,\b_out_reg[15]_i_20_n_2 ,\b_out_reg[15]_i_20_n_3 }),
        .CYINIT(1'b0),
        .DI({\b_out[15]_i_39_n_0 ,\b_out[15]_i_40_n_0 ,\b_out[15]_i_41_n_0 ,\b_out[15]_i_42_n_0 }),
        .O({\b_out_reg[15]_i_20_n_4 ,\b_out_reg[15]_i_20_n_5 ,\b_out_reg[15]_i_20_n_6 ,\b_out_reg[15]_i_20_n_7 }),
        .S({\b_out[15]_i_43_n_0 ,\b_out[15]_i_44_n_0 ,\b_out[15]_i_45_n_0 ,\b_out[15]_i_46_n_0 }));
  CARRY4 \b_out_reg[15]_i_29 
       (.CI(\b_out_reg[15]_i_33_n_0 ),
        .CO({\NLW_b_out_reg[15]_i_29_CO_UNCONNECTED [3:2],\b_out_reg[15]_i_29_n_2 ,\NLW_b_out_reg[15]_i_29_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_b_out_reg[15]_i_29_O_UNCONNECTED [3:1],\b_out_reg[15]_i_29_n_7 }),
        .S({1'b0,1'b0,1'b1,\mult_reg_n_93_[2][3] }));
  CARRY4 \b_out_reg[15]_i_30 
       (.CI(\b_out_reg[15]_i_32_n_0 ),
        .CO({\NLW_b_out_reg[15]_i_30_CO_UNCONNECTED [3:1],\b_out_reg[15]_i_30_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_b_out_reg[15]_i_30_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 \b_out_reg[15]_i_31 
       (.CI(\b_out_reg[15]_i_34_n_0 ),
        .CO({\NLW_b_out_reg[15]_i_31_CO_UNCONNECTED [3:2],\b_out_reg[15]_i_31_n_2 ,\NLW_b_out_reg[15]_i_31_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_b_out_reg[15]_i_31_O_UNCONNECTED [3:1],\b_out_reg[15]_i_31_n_7 }),
        .S({1'b0,1'b0,1'b1,\mult_reg_n_93_[2][0] }));
  CARRY4 \b_out_reg[15]_i_32 
       (.CI(\b_out_reg[15]_i_47_n_0 ),
        .CO({\b_out_reg[15]_i_32_n_0 ,\b_out_reg[15]_i_32_n_1 ,\b_out_reg[15]_i_32_n_2 ,\b_out_reg[15]_i_32_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\b_out_reg[15]_i_32_n_4 ,\b_out_reg[15]_i_32_n_5 ,\b_out_reg[15]_i_32_n_6 ,\b_out_reg[15]_i_32_n_7 }),
        .S({\mult_reg_n_93_[2][6] ,\mult_reg_n_94_[2][6] ,\mult_reg_n_95_[2][6] ,\mult_reg_n_96_[2][6] }));
  CARRY4 \b_out_reg[15]_i_33 
       (.CI(\b_out_reg[15]_i_48_n_0 ),
        .CO({\b_out_reg[15]_i_33_n_0 ,\b_out_reg[15]_i_33_n_1 ,\b_out_reg[15]_i_33_n_2 ,\b_out_reg[15]_i_33_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\b_out_reg[15]_i_33_n_4 ,\b_out_reg[15]_i_33_n_5 ,\b_out_reg[15]_i_33_n_6 ,\b_out_reg[15]_i_33_n_7 }),
        .S({\mult_reg_n_94_[2][3] ,\mult_reg_n_95_[2][3] ,\mult_reg_n_96_[2][3] ,\mult_reg_n_97_[2][3] }));
  CARRY4 \b_out_reg[15]_i_34 
       (.CI(\b_out_reg[15]_i_49_n_0 ),
        .CO({\b_out_reg[15]_i_34_n_0 ,\b_out_reg[15]_i_34_n_1 ,\b_out_reg[15]_i_34_n_2 ,\b_out_reg[15]_i_34_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\b_out_reg[15]_i_34_n_4 ,\b_out_reg[15]_i_34_n_5 ,\b_out_reg[15]_i_34_n_6 ,\b_out_reg[15]_i_34_n_7 }),
        .S({\mult_reg_n_94_[2][0] ,\mult_reg_n_95_[2][0] ,\mult_reg_n_96_[2][0] ,\mult_reg_n_97_[2][0] }));
  CARRY4 \b_out_reg[15]_i_47 
       (.CI(\b_out_reg[11]_i_31_n_0 ),
        .CO({\b_out_reg[15]_i_47_n_0 ,\b_out_reg[15]_i_47_n_1 ,\b_out_reg[15]_i_47_n_2 ,\b_out_reg[15]_i_47_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\mult_reg_n_99_[2][6] ,\b_out[15]_i_50_n_0 }),
        .O({\b_out_reg[15]_i_47_n_4 ,\b_out_reg[15]_i_47_n_5 ,\b_out_reg[15]_i_47_n_6 ,\b_out_reg[15]_i_47_n_7 }),
        .S({\mult_reg_n_97_[2][6] ,\mult_reg_n_98_[2][6] ,\b_out[15]_i_51_n_0 ,\b_out[15]_i_52_n_0 }));
  CARRY4 \b_out_reg[15]_i_48 
       (.CI(\b_out_reg[11]_i_32_n_0 ),
        .CO({\b_out_reg[15]_i_48_n_0 ,\b_out_reg[15]_i_48_n_1 ,\b_out_reg[15]_i_48_n_2 ,\b_out_reg[15]_i_48_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\mult_reg_n_100_[2][3] ,\b_out[15]_i_53_n_0 }),
        .O({\b_out_reg[15]_i_48_n_4 ,\b_out_reg[15]_i_48_n_5 ,\b_out_reg[15]_i_48_n_6 ,\b_out_reg[15]_i_48_n_7 }),
        .S({\mult_reg_n_98_[2][3] ,\mult_reg_n_99_[2][3] ,\b_out[15]_i_54_n_0 ,\b_out[15]_i_55_n_0 }));
  CARRY4 \b_out_reg[15]_i_49 
       (.CI(\b_out_reg[11]_i_33_n_0 ),
        .CO({\b_out_reg[15]_i_49_n_0 ,\b_out_reg[15]_i_49_n_1 ,\b_out_reg[15]_i_49_n_2 ,\b_out_reg[15]_i_49_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\mult_reg_n_100_[2][0] ,\b_out[15]_i_56_n_0 }),
        .O({\b_out_reg[15]_i_49_n_4 ,\b_out_reg[15]_i_49_n_5 ,\b_out_reg[15]_i_49_n_6 ,\b_out_reg[15]_i_49_n_7 }),
        .S({\mult_reg_n_98_[2][0] ,\mult_reg_n_99_[2][0] ,\b_out[15]_i_57_n_0 ,\b_out[15]_i_58_n_0 }));
  FDRE \b_out_reg[16] 
       (.C(i_clk),
        .CE(1'b1),
        .D(p_0_in[16]),
        .Q(b_out[16]),
        .R(1'b0));
  CARRY4 \b_out_reg[16]_i_1 
       (.CI(\b_out_reg[15]_i_1_n_0 ),
        .CO({\NLW_b_out_reg[16]_i_1_CO_UNCONNECTED [3:1],p_0_in[16]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_b_out_reg[16]_i_1_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  FDRE \b_out_reg[1] 
       (.C(i_clk),
        .CE(1'b1),
        .D(p_0_in[1]),
        .Q(b_out[1]),
        .R(1'b0));
  FDRE \b_out_reg[2] 
       (.C(i_clk),
        .CE(1'b1),
        .D(p_0_in[2]),
        .Q(b_out[2]),
        .R(1'b0));
  FDRE \b_out_reg[3] 
       (.C(i_clk),
        .CE(1'b1),
        .D(p_0_in[3]),
        .Q(b_out[3]),
        .R(1'b0));
  CARRY4 \b_out_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\b_out_reg[3]_i_1_n_0 ,\b_out_reg[3]_i_1_n_1 ,\b_out_reg[3]_i_1_n_2 ,\b_out_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\b_out[3]_i_2_n_0 ,\b_out[3]_i_3_n_0 ,\b_out[3]_i_4_n_0 ,\b_out_reg[3]_i_5_n_7 }),
        .O(p_0_in[3:0]),
        .S({\b_out[3]_i_6_n_0 ,\b_out[3]_i_7_n_0 ,\b_out[3]_i_8_n_0 ,\b_out[3]_i_9_n_0 }));
  CARRY4 \b_out_reg[3]_i_5 
       (.CI(1'b0),
        .CO({\b_out_reg[3]_i_5_n_0 ,\b_out_reg[3]_i_5_n_1 ,\b_out_reg[3]_i_5_n_2 ,\b_out_reg[3]_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI({\b_out[3]_i_11_n_0 ,\b_out[3]_i_12_n_0 ,\b_out[3]_i_13_n_0 ,1'b0}),
        .O({\b_out_reg[3]_i_5_n_4 ,\b_out_reg[3]_i_5_n_5 ,\b_out_reg[3]_i_5_n_6 ,\b_out_reg[3]_i_5_n_7 }),
        .S({\b_out[3]_i_14_n_0 ,\b_out[3]_i_15_n_0 ,\b_out[3]_i_16_n_0 ,\b_out[3]_i_17_n_0 }));
  FDRE \b_out_reg[4] 
       (.C(i_clk),
        .CE(1'b1),
        .D(p_0_in[4]),
        .Q(b_out[4]),
        .R(1'b0));
  FDRE \b_out_reg[5] 
       (.C(i_clk),
        .CE(1'b1),
        .D(p_0_in[5]),
        .Q(b_out[5]),
        .R(1'b0));
  FDRE \b_out_reg[6] 
       (.C(i_clk),
        .CE(1'b1),
        .D(p_0_in[6]),
        .Q(b_out[6]),
        .R(1'b0));
  FDRE \b_out_reg[7] 
       (.C(i_clk),
        .CE(1'b1),
        .D(p_0_in[7]),
        .Q(b_out[7]),
        .R(1'b0));
  CARRY4 \b_out_reg[7]_i_1 
       (.CI(\b_out_reg[3]_i_1_n_0 ),
        .CO({\b_out_reg[7]_i_1_n_0 ,\b_out_reg[7]_i_1_n_1 ,\b_out_reg[7]_i_1_n_2 ,\b_out_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\b_out[7]_i_2_n_0 ,\b_out[7]_i_3_n_0 ,\b_out[7]_i_4_n_0 ,\b_out[7]_i_5_n_0 }),
        .O(p_0_in[7:4]),
        .S({\b_out[7]_i_6_n_0 ,\b_out[7]_i_7_n_0 ,\b_out[7]_i_8_n_0 ,\b_out[7]_i_9_n_0 }));
  CARRY4 \b_out_reg[7]_i_12 
       (.CI(1'b0),
        .CO({\b_out_reg[7]_i_12_n_0 ,\b_out_reg[7]_i_12_n_1 ,\b_out_reg[7]_i_12_n_2 ,\b_out_reg[7]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({DI,1'b0}),
        .O({\b_out_reg[7]_i_12_n_4 ,\b_out_reg[7]_i_12_n_5 ,\b_out_reg[7]_i_12_n_6 ,\b_out_reg[7]_i_12_n_7 }),
        .S(\b_out[3]_i_4_0 ));
  CARRY4 \b_out_reg[7]_i_14 
       (.CI(1'b0),
        .CO({\b_out_reg[7]_i_14_n_0 ,\b_out_reg[7]_i_14_n_1 ,\b_out_reg[7]_i_14_n_2 ,\b_out_reg[7]_i_14_n_3 }),
        .CYINIT(1'b0),
        .DI({\mult_reg_n_102_[2][6] ,\mult_reg_n_103_[2][6] ,\mult_reg_n_104_[2][6] ,1'b0}),
        .O({\b_out_reg[7]_i_14_n_4 ,\b_out_reg[7]_i_14_n_5 ,\b_out_reg[7]_i_14_n_6 ,\b_out_reg[7]_i_14_n_7 }),
        .S({\mult_reg_n_102_[2][6] ,\mult_reg_n_103_[2][6] ,\mult_reg_n_104_[2][6] ,\mult_reg_n_105_[2][6] }));
  CARRY4 \b_out_reg[7]_i_15 
       (.CI(1'b0),
        .CO({\b_out_reg[7]_i_15_n_0 ,\b_out_reg[7]_i_15_n_1 ,\b_out_reg[7]_i_15_n_2 ,\b_out_reg[7]_i_15_n_3 }),
        .CYINIT(1'b0),
        .DI({\b_out[7]_i_25_n_0 ,\b_out[7]_i_26_n_0 ,\b_out[7]_i_27_n_0 ,1'b0}),
        .O({\b_out_reg[7]_i_15_n_4 ,\b_out_reg[7]_i_15_n_5 ,\b_out_reg[7]_i_15_n_6 ,\b_out_reg[7]_i_15_n_7 }),
        .S({\b_out[7]_i_28_n_0 ,\b_out[7]_i_29_n_0 ,\b_out[7]_i_30_n_0 ,\b_out[7]_i_31_n_0 }));
  FDRE \b_out_reg[8] 
       (.C(i_clk),
        .CE(1'b1),
        .D(p_0_in[8]),
        .Q(b_out[8]),
        .R(1'b0));
  FDRE \b_out_reg[9] 
       (.C(i_clk),
        .CE(1'b1),
        .D(p_0_in[9]),
        .Q(b_out[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hE)) 
    \convolved_rgb[14]_i_10 
       (.I0(r_out[4]),
        .I1(r_out[5]),
        .O(\convolved_rgb[14]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \convolved_rgb[14]_i_11 
       (.I0(r_out[2]),
        .I1(r_out[3]),
        .O(\convolved_rgb[14]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \convolved_rgb[14]_i_12 
       (.I0(r_out[0]),
        .I1(r_out[1]),
        .O(\convolved_rgb[14]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \convolved_rgb[14]_i_13 
       (.I0(r_out[6]),
        .I1(r_out[7]),
        .O(\convolved_rgb[14]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \convolved_rgb[14]_i_14 
       (.I0(r_out[4]),
        .I1(r_out[5]),
        .O(\convolved_rgb[14]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \convolved_rgb[14]_i_15 
       (.I0(r_out[2]),
        .I1(r_out[3]),
        .O(\convolved_rgb[14]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \convolved_rgb[14]_i_16 
       (.I0(r_out[0]),
        .I1(r_out[1]),
        .O(\convolved_rgb[14]_i_16_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \convolved_rgb[14]_i_3 
       (.I0(r_out[16]),
        .O(\convolved_rgb[14]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \convolved_rgb[14]_i_5 
       (.I0(r_out[14]),
        .I1(r_out[15]),
        .O(\convolved_rgb[14]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \convolved_rgb[14]_i_6 
       (.I0(r_out[14]),
        .I1(r_out[15]),
        .O(\convolved_rgb[14]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \convolved_rgb[14]_i_7 
       (.I0(r_out[12]),
        .I1(r_out[13]),
        .O(\convolved_rgb[14]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \convolved_rgb[14]_i_8 
       (.I0(r_out[10]),
        .I1(r_out[11]),
        .O(\convolved_rgb[14]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \convolved_rgb[14]_i_9 
       (.I0(r_out[8]),
        .I1(r_out[9]),
        .O(\convolved_rgb[14]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \convolved_rgb[3]_i_10 
       (.I0(b_out[4]),
        .I1(b_out[5]),
        .O(\convolved_rgb[3]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \convolved_rgb[3]_i_11 
       (.I0(b_out[2]),
        .I1(b_out[3]),
        .O(\convolved_rgb[3]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \convolved_rgb[3]_i_12 
       (.I0(b_out[0]),
        .I1(b_out[1]),
        .O(\convolved_rgb[3]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \convolved_rgb[3]_i_13 
       (.I0(b_out[6]),
        .I1(b_out[7]),
        .O(\convolved_rgb[3]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \convolved_rgb[3]_i_14 
       (.I0(b_out[4]),
        .I1(b_out[5]),
        .O(\convolved_rgb[3]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \convolved_rgb[3]_i_15 
       (.I0(b_out[2]),
        .I1(b_out[3]),
        .O(\convolved_rgb[3]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \convolved_rgb[3]_i_16 
       (.I0(b_out[0]),
        .I1(b_out[1]),
        .O(\convolved_rgb[3]_i_16_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \convolved_rgb[3]_i_3 
       (.I0(b_out[16]),
        .O(\convolved_rgb[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \convolved_rgb[3]_i_5 
       (.I0(b_out[14]),
        .I1(b_out[15]),
        .O(\convolved_rgb[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \convolved_rgb[3]_i_6 
       (.I0(b_out[14]),
        .I1(b_out[15]),
        .O(\convolved_rgb[3]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \convolved_rgb[3]_i_7 
       (.I0(b_out[12]),
        .I1(b_out[13]),
        .O(\convolved_rgb[3]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \convolved_rgb[3]_i_8 
       (.I0(b_out[10]),
        .I1(b_out[11]),
        .O(\convolved_rgb[3]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \convolved_rgb[3]_i_9 
       (.I0(b_out[8]),
        .I1(b_out[9]),
        .O(\convolved_rgb[3]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \convolved_rgb[8]_i_10 
       (.I0(g_out[8]),
        .I1(g_out[9]),
        .O(\convolved_rgb[8]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \convolved_rgb[8]_i_11 
       (.I0(g_out[4]),
        .I1(g_out[5]),
        .O(\convolved_rgb[8]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \convolved_rgb[8]_i_12 
       (.I0(g_out[2]),
        .I1(g_out[3]),
        .O(\convolved_rgb[8]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \convolved_rgb[8]_i_13 
       (.I0(g_out[0]),
        .I1(g_out[1]),
        .O(\convolved_rgb[8]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \convolved_rgb[8]_i_14 
       (.I0(g_out[6]),
        .I1(g_out[7]),
        .O(\convolved_rgb[8]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \convolved_rgb[8]_i_15 
       (.I0(g_out[4]),
        .I1(g_out[5]),
        .O(\convolved_rgb[8]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \convolved_rgb[8]_i_16 
       (.I0(g_out[2]),
        .I1(g_out[3]),
        .O(\convolved_rgb[8]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \convolved_rgb[8]_i_17 
       (.I0(g_out[0]),
        .I1(g_out[1]),
        .O(\convolved_rgb[8]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \convolved_rgb[8]_i_3 
       (.I0(g_out[16]),
        .I1(g_out[17]),
        .O(\convolved_rgb[8]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \convolved_rgb[8]_i_4 
       (.I0(g_out[16]),
        .I1(g_out[17]),
        .O(\convolved_rgb[8]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \convolved_rgb[8]_i_6 
       (.I0(g_out[14]),
        .I1(g_out[15]),
        .O(\convolved_rgb[8]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \convolved_rgb[8]_i_7 
       (.I0(g_out[14]),
        .I1(g_out[15]),
        .O(\convolved_rgb[8]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \convolved_rgb[8]_i_8 
       (.I0(g_out[12]),
        .I1(g_out[13]),
        .O(\convolved_rgb[8]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \convolved_rgb[8]_i_9 
       (.I0(g_out[10]),
        .I1(g_out[11]),
        .O(\convolved_rgb[8]_i_9_n_0 ));
  FDRE \convolved_rgb_reg[14] 
       (.C(i_clk),
        .CE(1'b1),
        .D(r_norm),
        .Q(Q[2]),
        .R(1'b0));
  CARRY4 \convolved_rgb_reg[14]_i_1 
       (.CI(\convolved_rgb_reg[14]_i_2_n_0 ),
        .CO({\NLW_convolved_rgb_reg[14]_i_1_CO_UNCONNECTED [3:1],r_norm}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,r_out[16]}),
        .O(\NLW_convolved_rgb_reg[14]_i_1_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\convolved_rgb[14]_i_3_n_0 }));
  CARRY4 \convolved_rgb_reg[14]_i_2 
       (.CI(\convolved_rgb_reg[14]_i_4_n_0 ),
        .CO({\convolved_rgb_reg[14]_i_2_n_0 ,\convolved_rgb_reg[14]_i_2_n_1 ,\convolved_rgb_reg[14]_i_2_n_2 ,\convolved_rgb_reg[14]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\convolved_rgb[14]_i_5_n_0 ,r_out[13],1'b0,1'b0}),
        .O(\NLW_convolved_rgb_reg[14]_i_2_O_UNCONNECTED [3:0]),
        .S({\convolved_rgb[14]_i_6_n_0 ,\convolved_rgb[14]_i_7_n_0 ,\convolved_rgb[14]_i_8_n_0 ,\convolved_rgb[14]_i_9_n_0 }));
  CARRY4 \convolved_rgb_reg[14]_i_4 
       (.CI(1'b0),
        .CO({\convolved_rgb_reg[14]_i_4_n_0 ,\convolved_rgb_reg[14]_i_4_n_1 ,\convolved_rgb_reg[14]_i_4_n_2 ,\convolved_rgb_reg[14]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({r_out[7],\convolved_rgb[14]_i_10_n_0 ,\convolved_rgb[14]_i_11_n_0 ,\convolved_rgb[14]_i_12_n_0 }),
        .O(\NLW_convolved_rgb_reg[14]_i_4_O_UNCONNECTED [3:0]),
        .S({\convolved_rgb[14]_i_13_n_0 ,\convolved_rgb[14]_i_14_n_0 ,\convolved_rgb[14]_i_15_n_0 ,\convolved_rgb[14]_i_16_n_0 }));
  FDRE \convolved_rgb_reg[3] 
       (.C(i_clk),
        .CE(1'b1),
        .D(b_norm),
        .Q(Q[0]),
        .R(1'b0));
  CARRY4 \convolved_rgb_reg[3]_i_1 
       (.CI(\convolved_rgb_reg[3]_i_2_n_0 ),
        .CO({\NLW_convolved_rgb_reg[3]_i_1_CO_UNCONNECTED [3:1],b_norm}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,b_out[16]}),
        .O(\NLW_convolved_rgb_reg[3]_i_1_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\convolved_rgb[3]_i_3_n_0 }));
  CARRY4 \convolved_rgb_reg[3]_i_2 
       (.CI(\convolved_rgb_reg[3]_i_4_n_0 ),
        .CO({\convolved_rgb_reg[3]_i_2_n_0 ,\convolved_rgb_reg[3]_i_2_n_1 ,\convolved_rgb_reg[3]_i_2_n_2 ,\convolved_rgb_reg[3]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\convolved_rgb[3]_i_5_n_0 ,b_out[13],1'b0,1'b0}),
        .O(\NLW_convolved_rgb_reg[3]_i_2_O_UNCONNECTED [3:0]),
        .S({\convolved_rgb[3]_i_6_n_0 ,\convolved_rgb[3]_i_7_n_0 ,\convolved_rgb[3]_i_8_n_0 ,\convolved_rgb[3]_i_9_n_0 }));
  CARRY4 \convolved_rgb_reg[3]_i_4 
       (.CI(1'b0),
        .CO({\convolved_rgb_reg[3]_i_4_n_0 ,\convolved_rgb_reg[3]_i_4_n_1 ,\convolved_rgb_reg[3]_i_4_n_2 ,\convolved_rgb_reg[3]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({b_out[7],\convolved_rgb[3]_i_10_n_0 ,\convolved_rgb[3]_i_11_n_0 ,\convolved_rgb[3]_i_12_n_0 }),
        .O(\NLW_convolved_rgb_reg[3]_i_4_O_UNCONNECTED [3:0]),
        .S({\convolved_rgb[3]_i_13_n_0 ,\convolved_rgb[3]_i_14_n_0 ,\convolved_rgb[3]_i_15_n_0 ,\convolved_rgb[3]_i_16_n_0 }));
  FDRE \convolved_rgb_reg[8] 
       (.C(i_clk),
        .CE(1'b1),
        .D(g_norm),
        .Q(Q[1]),
        .R(1'b0));
  CARRY4 \convolved_rgb_reg[8]_i_1 
       (.CI(\convolved_rgb_reg[8]_i_2_n_0 ),
        .CO({\NLW_convolved_rgb_reg[8]_i_1_CO_UNCONNECTED [3:1],g_norm}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\convolved_rgb[8]_i_3_n_0 }),
        .O(\NLW_convolved_rgb_reg[8]_i_1_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\convolved_rgb[8]_i_4_n_0 }));
  CARRY4 \convolved_rgb_reg[8]_i_2 
       (.CI(\convolved_rgb_reg[8]_i_5_n_0 ),
        .CO({\convolved_rgb_reg[8]_i_2_n_0 ,\convolved_rgb_reg[8]_i_2_n_1 ,\convolved_rgb_reg[8]_i_2_n_2 ,\convolved_rgb_reg[8]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\convolved_rgb[8]_i_6_n_0 ,g_out[13],1'b0,1'b0}),
        .O(\NLW_convolved_rgb_reg[8]_i_2_O_UNCONNECTED [3:0]),
        .S({\convolved_rgb[8]_i_7_n_0 ,\convolved_rgb[8]_i_8_n_0 ,\convolved_rgb[8]_i_9_n_0 ,\convolved_rgb[8]_i_10_n_0 }));
  CARRY4 \convolved_rgb_reg[8]_i_5 
       (.CI(1'b0),
        .CO({\convolved_rgb_reg[8]_i_5_n_0 ,\convolved_rgb_reg[8]_i_5_n_1 ,\convolved_rgb_reg[8]_i_5_n_2 ,\convolved_rgb_reg[8]_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI({g_out[7],\convolved_rgb[8]_i_11_n_0 ,\convolved_rgb[8]_i_12_n_0 ,\convolved_rgb[8]_i_13_n_0 }),
        .O(\NLW_convolved_rgb_reg[8]_i_5_O_UNCONNECTED [3:0]),
        .S({\convolved_rgb[8]_i_14_n_0 ,\convolved_rgb[8]_i_15_n_0 ,\convolved_rgb[8]_i_16_n_0 ,\convolved_rgb[8]_i_17_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \filter_addr_ctr[0]_i_1__0 
       (.I0(filter_addr_ctr),
        .I1(\filter_addr_ctr_reg_n_0_[0] ),
        .O(\filter_addr_ctr[0]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000100000)) 
    \filter_addr_ctr[18]_i_1__0 
       (.I0(\filter_addr_ctr[18]_i_4__0_n_0 ),
        .I1(\filter_addr_ctr[18]_i_5__0_n_0 ),
        .I2(\filter_addr_ctr_reg_n_0_[0] ),
        .I3(sel0[16]),
        .I4(sel0[17]),
        .I5(\filter_addr_ctr[18]_i_6__0_n_0 ),
        .O(\filter_addr_ctr[18]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAAB)) 
    \filter_addr_ctr[18]_i_2__0 
       (.I0(gaussian_we),
        .I1(\filter_addr_ctr[18]_i_7__0_n_0 ),
        .I2(\filter_addr_ctr[18]_i_8__0_n_0 ),
        .I3(\filter_addr_ctr[18]_i_9__0_n_0 ),
        .I4(\filter_addr_ctr[18]_i_5__0_n_0 ),
        .I5(\filter_addr_ctr[18]_i_4__0_n_0 ),
        .O(filter_addr_ctr));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \filter_addr_ctr[18]_i_4__0 
       (.I0(sel0[1]),
        .I1(sel0[0]),
        .I2(sel0[3]),
        .I3(sel0[2]),
        .O(\filter_addr_ctr[18]_i_4__0_n_0 ));
  LUT4 #(
    .INIT(16'hFFDF)) 
    \filter_addr_ctr[18]_i_5__0 
       (.I0(sel0[12]),
        .I1(sel0[13]),
        .I2(sel0[14]),
        .I3(sel0[15]),
        .O(\filter_addr_ctr[18]_i_5__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    \filter_addr_ctr[18]_i_6__0 
       (.I0(sel0[6]),
        .I1(sel0[7]),
        .I2(sel0[4]),
        .I3(sel0[5]),
        .I4(\filter_addr_ctr[18]_i_8__0_n_0 ),
        .O(\filter_addr_ctr[18]_i_6__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \filter_addr_ctr[18]_i_7__0 
       (.I0(sel0[5]),
        .I1(sel0[4]),
        .I2(sel0[7]),
        .I3(sel0[6]),
        .O(\filter_addr_ctr[18]_i_7__0_n_0 ));
  LUT4 #(
    .INIT(16'hFF7F)) 
    \filter_addr_ctr[18]_i_8__0 
       (.I0(sel0[9]),
        .I1(sel0[8]),
        .I2(sel0[10]),
        .I3(sel0[11]),
        .O(\filter_addr_ctr[18]_i_8__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    \filter_addr_ctr[18]_i_9__0 
       (.I0(sel0[17]),
        .I1(sel0[16]),
        .I2(\filter_addr_ctr_reg_n_0_[0] ),
        .O(\filter_addr_ctr[18]_i_9__0_n_0 ));
  FDRE \filter_addr_ctr_reg[0] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\filter_addr_ctr[0]_i_1__0_n_0 ),
        .Q(\filter_addr_ctr_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \filter_addr_ctr_reg[10] 
       (.C(i_clk),
        .CE(filter_addr_ctr),
        .D(data0[10]),
        .Q(sel0[9]),
        .R(\filter_addr_ctr[18]_i_1__0_n_0 ));
  FDRE \filter_addr_ctr_reg[11] 
       (.C(i_clk),
        .CE(filter_addr_ctr),
        .D(data0[11]),
        .Q(sel0[10]),
        .R(\filter_addr_ctr[18]_i_1__0_n_0 ));
  FDRE \filter_addr_ctr_reg[12] 
       (.C(i_clk),
        .CE(filter_addr_ctr),
        .D(data0[12]),
        .Q(sel0[11]),
        .R(\filter_addr_ctr[18]_i_1__0_n_0 ));
  CARRY4 \filter_addr_ctr_reg[12]_i_1__0 
       (.CI(\filter_addr_ctr_reg[8]_i_1__0_n_0 ),
        .CO({\filter_addr_ctr_reg[12]_i_1__0_n_0 ,\filter_addr_ctr_reg[12]_i_1__0_n_1 ,\filter_addr_ctr_reg[12]_i_1__0_n_2 ,\filter_addr_ctr_reg[12]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data0[12:9]),
        .S(sel0[11:8]));
  FDRE \filter_addr_ctr_reg[13] 
       (.C(i_clk),
        .CE(filter_addr_ctr),
        .D(data0[13]),
        .Q(sel0[12]),
        .R(\filter_addr_ctr[18]_i_1__0_n_0 ));
  FDRE \filter_addr_ctr_reg[14] 
       (.C(i_clk),
        .CE(filter_addr_ctr),
        .D(data0[14]),
        .Q(sel0[13]),
        .R(\filter_addr_ctr[18]_i_1__0_n_0 ));
  FDRE \filter_addr_ctr_reg[15] 
       (.C(i_clk),
        .CE(filter_addr_ctr),
        .D(data0[15]),
        .Q(sel0[14]),
        .R(\filter_addr_ctr[18]_i_1__0_n_0 ));
  FDRE \filter_addr_ctr_reg[16] 
       (.C(i_clk),
        .CE(filter_addr_ctr),
        .D(data0[16]),
        .Q(sel0[15]),
        .R(\filter_addr_ctr[18]_i_1__0_n_0 ));
  CARRY4 \filter_addr_ctr_reg[16]_i_1__0 
       (.CI(\filter_addr_ctr_reg[12]_i_1__0_n_0 ),
        .CO({\filter_addr_ctr_reg[16]_i_1__0_n_0 ,\filter_addr_ctr_reg[16]_i_1__0_n_1 ,\filter_addr_ctr_reg[16]_i_1__0_n_2 ,\filter_addr_ctr_reg[16]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data0[16:13]),
        .S(sel0[15:12]));
  FDRE \filter_addr_ctr_reg[17] 
       (.C(i_clk),
        .CE(filter_addr_ctr),
        .D(data0[17]),
        .Q(sel0[16]),
        .R(\filter_addr_ctr[18]_i_1__0_n_0 ));
  FDRE \filter_addr_ctr_reg[18] 
       (.C(i_clk),
        .CE(filter_addr_ctr),
        .D(data0[18]),
        .Q(sel0[17]),
        .R(\filter_addr_ctr[18]_i_1__0_n_0 ));
  CARRY4 \filter_addr_ctr_reg[18]_i_3__0 
       (.CI(\filter_addr_ctr_reg[16]_i_1__0_n_0 ),
        .CO({\NLW_filter_addr_ctr_reg[18]_i_3__0_CO_UNCONNECTED [3:1],\filter_addr_ctr_reg[18]_i_3__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_filter_addr_ctr_reg[18]_i_3__0_O_UNCONNECTED [3:2],data0[18:17]}),
        .S({1'b0,1'b0,sel0[17:16]}));
  FDRE \filter_addr_ctr_reg[1] 
       (.C(i_clk),
        .CE(filter_addr_ctr),
        .D(data0[1]),
        .Q(sel0[0]),
        .R(\filter_addr_ctr[18]_i_1__0_n_0 ));
  FDRE \filter_addr_ctr_reg[2] 
       (.C(i_clk),
        .CE(filter_addr_ctr),
        .D(data0[2]),
        .Q(sel0[1]),
        .R(\filter_addr_ctr[18]_i_1__0_n_0 ));
  FDRE \filter_addr_ctr_reg[3] 
       (.C(i_clk),
        .CE(filter_addr_ctr),
        .D(data0[3]),
        .Q(sel0[2]),
        .R(\filter_addr_ctr[18]_i_1__0_n_0 ));
  FDRE \filter_addr_ctr_reg[4] 
       (.C(i_clk),
        .CE(filter_addr_ctr),
        .D(data0[4]),
        .Q(sel0[3]),
        .R(\filter_addr_ctr[18]_i_1__0_n_0 ));
  CARRY4 \filter_addr_ctr_reg[4]_i_1__0 
       (.CI(1'b0),
        .CO({\filter_addr_ctr_reg[4]_i_1__0_n_0 ,\filter_addr_ctr_reg[4]_i_1__0_n_1 ,\filter_addr_ctr_reg[4]_i_1__0_n_2 ,\filter_addr_ctr_reg[4]_i_1__0_n_3 }),
        .CYINIT(\filter_addr_ctr_reg_n_0_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data0[4:1]),
        .S(sel0[3:0]));
  FDRE \filter_addr_ctr_reg[5] 
       (.C(i_clk),
        .CE(filter_addr_ctr),
        .D(data0[5]),
        .Q(sel0[4]),
        .R(\filter_addr_ctr[18]_i_1__0_n_0 ));
  FDRE \filter_addr_ctr_reg[6] 
       (.C(i_clk),
        .CE(filter_addr_ctr),
        .D(data0[6]),
        .Q(sel0[5]),
        .R(\filter_addr_ctr[18]_i_1__0_n_0 ));
  FDRE \filter_addr_ctr_reg[7] 
       (.C(i_clk),
        .CE(filter_addr_ctr),
        .D(data0[7]),
        .Q(sel0[6]),
        .R(\filter_addr_ctr[18]_i_1__0_n_0 ));
  FDRE \filter_addr_ctr_reg[8] 
       (.C(i_clk),
        .CE(filter_addr_ctr),
        .D(data0[8]),
        .Q(sel0[7]),
        .R(\filter_addr_ctr[18]_i_1__0_n_0 ));
  CARRY4 \filter_addr_ctr_reg[8]_i_1__0 
       (.CI(\filter_addr_ctr_reg[4]_i_1__0_n_0 ),
        .CO({\filter_addr_ctr_reg[8]_i_1__0_n_0 ,\filter_addr_ctr_reg[8]_i_1__0_n_1 ,\filter_addr_ctr_reg[8]_i_1__0_n_2 ,\filter_addr_ctr_reg[8]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data0[8:5]),
        .S(sel0[7:4]));
  FDRE \filter_addr_ctr_reg[9] 
       (.C(i_clk),
        .CE(filter_addr_ctr),
        .D(data0[9]),
        .Q(sel0[8]),
        .R(\filter_addr_ctr[18]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \g_out[11]_i_14 
       (.I0(\g_out_reg[11]_i_10_n_4 ),
        .I1(\g_out_reg[11]_i_12_n_4 ),
        .I2(\g_out_reg[11]_i_11_n_1 ),
        .O(\g_out[11]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \g_out[11]_i_15 
       (.I0(\g_out_reg[11]_i_12_n_4 ),
        .I1(\g_out_reg[11]_i_11_n_1 ),
        .I2(\g_out_reg[11]_i_10_n_4 ),
        .O(\g_out[11]_i_15_n_0 ));
  (* HLUTNM = "lutpair77" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \g_out[11]_i_19 
       (.I0(\g_out_reg[15]_i_30_n_5 ),
        .I1(\g_out_reg[15]_i_29_n_6 ),
        .I2(\g_out_reg[15]_i_31_n_5 ),
        .O(\g_out[11]_i_19_n_0 ));
  LUT5 #(
    .INIT(32'hBE282828)) 
    \g_out[11]_i_2 
       (.I0(\g_out_reg[15]_i_12_n_5 ),
        .I1(\g_out_reg[15]_i_11_n_5 ),
        .I2(\g_out_reg[15]_i_10_n_5 ),
        .I3(\g_out_reg[15]_i_10_n_6 ),
        .I4(\g_out_reg[15]_i_11_n_6 ),
        .O(\g_out[11]_i_2_n_0 ));
  (* HLUTNM = "lutpair76" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \g_out[11]_i_20 
       (.I0(\g_out_reg[15]_i_30_n_6 ),
        .I1(\g_out_reg[15]_i_29_n_7 ),
        .I2(\g_out_reg[15]_i_31_n_6 ),
        .O(\g_out[11]_i_20_n_0 ));
  (* HLUTNM = "lutpair75" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \g_out[11]_i_21 
       (.I0(\g_out_reg[15]_i_30_n_7 ),
        .I1(\g_out_reg[11]_i_35_n_4 ),
        .I2(\g_out_reg[15]_i_31_n_7 ),
        .O(\g_out[11]_i_21_n_0 ));
  (* HLUTNM = "lutpair74" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \g_out[11]_i_22 
       (.I0(\g_out_reg[11]_i_36_n_4 ),
        .I1(\g_out_reg[11]_i_35_n_5 ),
        .I2(\g_out_reg[11]_i_37_n_4 ),
        .O(\g_out[11]_i_22_n_0 ));
  (* HLUTNM = "lutpair78" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \g_out[11]_i_23 
       (.I0(\g_out_reg[15]_i_30_n_4 ),
        .I1(\g_out_reg[15]_i_29_n_5 ),
        .I2(\g_out_reg[15]_i_31_n_4 ),
        .I3(\g_out[11]_i_19_n_0 ),
        .O(\g_out[11]_i_23_n_0 ));
  (* HLUTNM = "lutpair77" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \g_out[11]_i_24 
       (.I0(\g_out_reg[15]_i_30_n_5 ),
        .I1(\g_out_reg[15]_i_29_n_6 ),
        .I2(\g_out_reg[15]_i_31_n_5 ),
        .I3(\g_out[11]_i_20_n_0 ),
        .O(\g_out[11]_i_24_n_0 ));
  (* HLUTNM = "lutpair76" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \g_out[11]_i_25 
       (.I0(\g_out_reg[15]_i_30_n_6 ),
        .I1(\g_out_reg[15]_i_29_n_7 ),
        .I2(\g_out_reg[15]_i_31_n_6 ),
        .I3(\g_out[11]_i_21_n_0 ),
        .O(\g_out[11]_i_25_n_0 ));
  (* HLUTNM = "lutpair75" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \g_out[11]_i_26 
       (.I0(\g_out_reg[15]_i_30_n_7 ),
        .I1(\g_out_reg[11]_i_35_n_4 ),
        .I2(\g_out_reg[15]_i_31_n_7 ),
        .I3(\g_out[11]_i_22_n_0 ),
        .O(\g_out[11]_i_26_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \g_out[11]_i_27 
       (.I0(\mult1_reg_n_99_[1][8] ),
        .I1(\mult1_reg_n_99_[1][7] ),
        .O(\g_out[11]_i_27_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \g_out[11]_i_28 
       (.I0(\mult1_reg_n_100_[1][8] ),
        .I1(\mult1_reg_n_100_[1][7] ),
        .O(\g_out[11]_i_28_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \g_out[11]_i_29 
       (.I0(\mult1_reg_n_101_[1][8] ),
        .I1(\mult1_reg_n_101_[1][7] ),
        .O(\g_out[11]_i_29_n_0 ));
  LUT5 #(
    .INIT(32'hBE282828)) 
    \g_out[11]_i_3 
       (.I0(\g_out_reg[15]_i_12_n_6 ),
        .I1(\g_out_reg[15]_i_11_n_6 ),
        .I2(\g_out_reg[15]_i_10_n_6 ),
        .I3(\g_out_reg[15]_i_10_n_7 ),
        .I4(\g_out_reg[15]_i_11_n_7 ),
        .O(\g_out[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \g_out[11]_i_30 
       (.I0(\mult1_reg_n_102_[1][8] ),
        .I1(\mult1_reg_n_102_[1][7] ),
        .O(\g_out[11]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \g_out[11]_i_31 
       (.I0(\mult1_reg_n_99_[1][8] ),
        .I1(\mult1_reg_n_99_[1][7] ),
        .I2(\mult1_reg_n_98_[1][7] ),
        .I3(\mult1_reg_n_98_[1][8] ),
        .O(\g_out[11]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \g_out[11]_i_32 
       (.I0(\mult1_reg_n_100_[1][8] ),
        .I1(\mult1_reg_n_100_[1][7] ),
        .I2(\mult1_reg_n_99_[1][7] ),
        .I3(\mult1_reg_n_99_[1][8] ),
        .O(\g_out[11]_i_32_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \g_out[11]_i_33 
       (.I0(\mult1_reg_n_101_[1][8] ),
        .I1(\mult1_reg_n_101_[1][7] ),
        .I2(\mult1_reg_n_100_[1][7] ),
        .I3(\mult1_reg_n_100_[1][8] ),
        .O(\g_out[11]_i_33_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \g_out[11]_i_34 
       (.I0(\mult1_reg_n_102_[1][8] ),
        .I1(\mult1_reg_n_102_[1][7] ),
        .I2(\mult1_reg_n_101_[1][7] ),
        .I3(\mult1_reg_n_101_[1][8] ),
        .O(\g_out[11]_i_34_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \g_out[11]_i_38 
       (.I0(\mult_reg_n_102_[1][6] ),
        .I1(\g_out_reg[11]_i_35_2 ),
        .O(\g_out[11]_i_38_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \g_out[11]_i_39 
       (.I0(\mult_reg_n_103_[1][6] ),
        .I1(\g_out_reg[11]_i_35_1 ),
        .O(\g_out[11]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'hBEBEBE28BE282828)) 
    \g_out[11]_i_4 
       (.I0(\g_out_reg[15]_i_12_n_7 ),
        .I1(\g_out_reg[15]_i_11_n_7 ),
        .I2(\g_out_reg[15]_i_10_n_7 ),
        .I3(\g_out_reg[11]_i_10_n_4 ),
        .I4(\g_out_reg[11]_i_11_n_1 ),
        .I5(\g_out_reg[11]_i_12_n_4 ),
        .O(\g_out[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \g_out[11]_i_40 
       (.I0(\mult_reg_n_104_[1][6] ),
        .I1(\g_out_reg[11]_i_35_0 ),
        .O(\g_out[11]_i_40_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \g_out[11]_i_41 
       (.I0(\mult_reg_n_102_[1][6] ),
        .I1(\g_out_reg[11]_i_35_2 ),
        .I2(\g_out_reg[15]_i_29_0 ),
        .I3(\mult_reg_n_101_[1][6] ),
        .O(\g_out[11]_i_41_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \g_out[11]_i_42 
       (.I0(\mult_reg_n_103_[1][6] ),
        .I1(\g_out_reg[11]_i_35_1 ),
        .I2(\g_out_reg[11]_i_35_2 ),
        .I3(\mult_reg_n_102_[1][6] ),
        .O(\g_out[11]_i_42_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \g_out[11]_i_43 
       (.I0(\mult_reg_n_104_[1][6] ),
        .I1(\g_out_reg[11]_i_35_0 ),
        .I2(\g_out_reg[11]_i_35_1 ),
        .I3(\mult_reg_n_103_[1][6] ),
        .O(\g_out[11]_i_43_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g_out[11]_i_44 
       (.I0(\mult_reg_n_104_[1][6] ),
        .I1(\g_out_reg[11]_i_35_0 ),
        .O(\g_out[11]_i_44_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \g_out[11]_i_45 
       (.I0(\mult_reg_n_103_[1][3] ),
        .I1(\mult_reg[1][2]_7 [2]),
        .O(\g_out[11]_i_45_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \g_out[11]_i_46 
       (.I0(\mult_reg_n_104_[1][3] ),
        .I1(\mult_reg[1][2]_7 [1]),
        .O(\g_out[11]_i_46_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \g_out[11]_i_47 
       (.I0(\mult_reg_n_105_[1][3] ),
        .I1(\mult_reg[1][2]_7 [0]),
        .O(\g_out[11]_i_47_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \g_out[11]_i_48 
       (.I0(\mult_reg_n_103_[1][3] ),
        .I1(\mult_reg[1][2]_7 [2]),
        .I2(\mult_reg[1][2]_7 [3]),
        .I3(\mult_reg_n_102_[1][3] ),
        .O(\g_out[11]_i_48_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \g_out[11]_i_49 
       (.I0(\mult_reg_n_104_[1][3] ),
        .I1(\mult_reg[1][2]_7 [1]),
        .I2(\mult_reg[1][2]_7 [2]),
        .I3(\mult_reg_n_103_[1][3] ),
        .O(\g_out[11]_i_49_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \g_out[11]_i_5 
       (.I0(\g_out_reg[11]_i_13_n_4 ),
        .I1(\g_out[11]_i_14_n_0 ),
        .I2(\g_out_reg[11]_i_10_n_5 ),
        .I3(\g_out_reg[11]_i_11_n_6 ),
        .I4(\g_out_reg[11]_i_12_n_5 ),
        .O(\g_out[11]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \g_out[11]_i_50 
       (.I0(\mult_reg_n_105_[1][3] ),
        .I1(\mult_reg[1][2]_7 [0]),
        .I2(\mult_reg[1][2]_7 [1]),
        .I3(\mult_reg_n_104_[1][3] ),
        .O(\g_out[11]_i_50_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g_out[11]_i_51 
       (.I0(\mult_reg_n_105_[1][3] ),
        .I1(\mult_reg[1][2]_7 [0]),
        .O(\g_out[11]_i_51_n_0 ));
  (* HLUTNM = "lutpair68" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \g_out[11]_i_52 
       (.I0(\mult_reg[1][8]_3 [2]),
        .I1(\mult_reg[1][0]_2 [2]),
        .I2(\mult_reg_n_103_[1][0] ),
        .O(\g_out[11]_i_52_n_0 ));
  (* HLUTNM = "lutpair67" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \g_out[11]_i_53 
       (.I0(\mult_reg[1][8]_3 [1]),
        .I1(\mult_reg[1][0]_2 [1]),
        .I2(\mult_reg_n_104_[1][0] ),
        .O(\g_out[11]_i_53_n_0 ));
  (* HLUTNM = "lutpair66" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \g_out[11]_i_54 
       (.I0(\mult_reg[1][0]_2 [0]),
        .I1(\mult_reg[1][8]_3 [0]),
        .I2(\mult_reg_n_105_[1][0] ),
        .O(\g_out[11]_i_54_n_0 ));
  (* HLUTNM = "lutpair69" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \g_out[11]_i_55 
       (.I0(\mult_reg[1][8]_3 [3]),
        .I1(\mult_reg[1][0]_2 [3]),
        .I2(\mult_reg_n_102_[1][0] ),
        .I3(\g_out[11]_i_52_n_0 ),
        .O(\g_out[11]_i_55_n_0 ));
  (* HLUTNM = "lutpair68" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \g_out[11]_i_56 
       (.I0(\mult_reg[1][8]_3 [2]),
        .I1(\mult_reg[1][0]_2 [2]),
        .I2(\mult_reg_n_103_[1][0] ),
        .I3(\g_out[11]_i_53_n_0 ),
        .O(\g_out[11]_i_56_n_0 ));
  (* HLUTNM = "lutpair67" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \g_out[11]_i_57 
       (.I0(\mult_reg[1][8]_3 [1]),
        .I1(\mult_reg[1][0]_2 [1]),
        .I2(\mult_reg_n_104_[1][0] ),
        .I3(\g_out[11]_i_54_n_0 ),
        .O(\g_out[11]_i_57_n_0 ));
  (* HLUTNM = "lutpair66" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \g_out[11]_i_58 
       (.I0(\mult_reg[1][0]_2 [0]),
        .I1(\mult_reg[1][8]_3 [0]),
        .I2(\mult_reg_n_105_[1][0] ),
        .O(\g_out[11]_i_58_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669966996)) 
    \g_out[11]_i_6 
       (.I0(\g_out[11]_i_2_n_0 ),
        .I1(\g_out_reg[15]_i_11_n_4 ),
        .I2(\g_out_reg[15]_i_10_n_4 ),
        .I3(\g_out_reg[15]_i_12_n_4 ),
        .I4(\g_out_reg[15]_i_11_n_5 ),
        .I5(\g_out_reg[15]_i_10_n_5 ),
        .O(\g_out[11]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669966996)) 
    \g_out[11]_i_7 
       (.I0(\g_out[11]_i_3_n_0 ),
        .I1(\g_out_reg[15]_i_11_n_5 ),
        .I2(\g_out_reg[15]_i_10_n_5 ),
        .I3(\g_out_reg[15]_i_12_n_5 ),
        .I4(\g_out_reg[15]_i_11_n_6 ),
        .I5(\g_out_reg[15]_i_10_n_6 ),
        .O(\g_out[11]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669966996)) 
    \g_out[11]_i_8 
       (.I0(\g_out[11]_i_4_n_0 ),
        .I1(\g_out_reg[15]_i_11_n_6 ),
        .I2(\g_out_reg[15]_i_10_n_6 ),
        .I3(\g_out_reg[15]_i_12_n_6 ),
        .I4(\g_out_reg[15]_i_11_n_7 ),
        .I5(\g_out_reg[15]_i_10_n_7 ),
        .O(\g_out[11]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \g_out[11]_i_9 
       (.I0(\g_out[11]_i_5_n_0 ),
        .I1(\g_out_reg[15]_i_11_n_7 ),
        .I2(\g_out_reg[15]_i_10_n_7 ),
        .I3(\g_out_reg[15]_i_12_n_7 ),
        .I4(\g_out[11]_i_15_n_0 ),
        .O(\g_out[11]_i_9_n_0 ));
  (* HLUTNM = "lutpair81" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \g_out[15]_i_13 
       (.I0(\g_out_reg[17]_i_25_n_5 ),
        .I1(\g_out_reg[17]_i_24_n_6 ),
        .I2(\g_out_reg[17]_i_26_n_5 ),
        .O(\g_out[15]_i_13_n_0 ));
  (* HLUTNM = "lutpair80" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \g_out[15]_i_14 
       (.I0(\g_out_reg[17]_i_25_n_6 ),
        .I1(\g_out_reg[17]_i_24_n_7 ),
        .I2(\g_out_reg[17]_i_26_n_6 ),
        .O(\g_out[15]_i_14_n_0 ));
  (* HLUTNM = "lutpair79" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \g_out[15]_i_15 
       (.I0(\g_out_reg[17]_i_25_n_7 ),
        .I1(\g_out_reg[15]_i_29_n_4 ),
        .I2(\g_out_reg[17]_i_26_n_7 ),
        .O(\g_out[15]_i_15_n_0 ));
  (* HLUTNM = "lutpair78" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \g_out[15]_i_16 
       (.I0(\g_out_reg[15]_i_30_n_4 ),
        .I1(\g_out_reg[15]_i_29_n_5 ),
        .I2(\g_out_reg[15]_i_31_n_4 ),
        .O(\g_out[15]_i_16_n_0 ));
  (* HLUTNM = "lutpair82" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \g_out[15]_i_17 
       (.I0(\g_out_reg[17]_i_25_n_4 ),
        .I1(\g_out_reg[17]_i_24_n_5 ),
        .I2(\g_out_reg[17]_i_26_n_4 ),
        .I3(\g_out[15]_i_13_n_0 ),
        .O(\g_out[15]_i_17_n_0 ));
  (* HLUTNM = "lutpair81" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \g_out[15]_i_18 
       (.I0(\g_out_reg[17]_i_25_n_5 ),
        .I1(\g_out_reg[17]_i_24_n_6 ),
        .I2(\g_out_reg[17]_i_26_n_5 ),
        .I3(\g_out[15]_i_14_n_0 ),
        .O(\g_out[15]_i_18_n_0 ));
  (* HLUTNM = "lutpair80" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \g_out[15]_i_19 
       (.I0(\g_out_reg[17]_i_25_n_6 ),
        .I1(\g_out_reg[17]_i_24_n_7 ),
        .I2(\g_out_reg[17]_i_26_n_6 ),
        .I3(\g_out[15]_i_15_n_0 ),
        .O(\g_out[15]_i_19_n_0 ));
  LUT5 #(
    .INIT(32'hBE282828)) 
    \g_out[15]_i_2 
       (.I0(\g_out_reg[17]_i_6_n_5 ),
        .I1(\g_out_reg[17]_i_4_n_5 ),
        .I2(\g_out_reg[17]_i_5_n_1 ),
        .I3(\g_out_reg[17]_i_5_n_6 ),
        .I4(\g_out_reg[17]_i_4_n_6 ),
        .O(\g_out[15]_i_2_n_0 ));
  (* HLUTNM = "lutpair79" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \g_out[15]_i_20 
       (.I0(\g_out_reg[17]_i_25_n_7 ),
        .I1(\g_out_reg[15]_i_29_n_4 ),
        .I2(\g_out_reg[17]_i_26_n_7 ),
        .I3(\g_out[15]_i_16_n_0 ),
        .O(\g_out[15]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \g_out[15]_i_21 
       (.I0(\mult1_reg_n_95_[1][8] ),
        .I1(\mult1_reg_n_95_[1][7] ),
        .O(\g_out[15]_i_21_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \g_out[15]_i_22 
       (.I0(\mult1_reg_n_96_[1][8] ),
        .I1(\mult1_reg_n_96_[1][7] ),
        .O(\g_out[15]_i_22_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \g_out[15]_i_23 
       (.I0(\mult1_reg_n_97_[1][8] ),
        .I1(\mult1_reg_n_97_[1][7] ),
        .O(\g_out[15]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \g_out[15]_i_24 
       (.I0(\mult1_reg_n_98_[1][8] ),
        .I1(\mult1_reg_n_98_[1][7] ),
        .O(\g_out[15]_i_24_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \g_out[15]_i_25 
       (.I0(\mult1_reg_n_95_[1][8] ),
        .I1(\mult1_reg_n_95_[1][7] ),
        .I2(\mult1_reg_n_94_[1][7] ),
        .I3(\mult1_reg_n_94_[1][8] ),
        .O(\g_out[15]_i_25_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \g_out[15]_i_26 
       (.I0(\mult1_reg_n_96_[1][8] ),
        .I1(\mult1_reg_n_96_[1][7] ),
        .I2(\mult1_reg_n_95_[1][7] ),
        .I3(\mult1_reg_n_95_[1][8] ),
        .O(\g_out[15]_i_26_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \g_out[15]_i_27 
       (.I0(\mult1_reg_n_97_[1][8] ),
        .I1(\mult1_reg_n_97_[1][7] ),
        .I2(\mult1_reg_n_96_[1][7] ),
        .I3(\mult1_reg_n_96_[1][8] ),
        .O(\g_out[15]_i_27_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \g_out[15]_i_28 
       (.I0(\mult1_reg_n_98_[1][8] ),
        .I1(\mult1_reg_n_98_[1][7] ),
        .I2(\mult1_reg_n_97_[1][7] ),
        .I3(\mult1_reg_n_97_[1][8] ),
        .O(\g_out[15]_i_28_n_0 ));
  LUT5 #(
    .INIT(32'hBE282828)) 
    \g_out[15]_i_3 
       (.I0(\g_out_reg[17]_i_6_n_6 ),
        .I1(\g_out_reg[17]_i_4_n_6 ),
        .I2(\g_out_reg[17]_i_5_n_6 ),
        .I3(\g_out_reg[17]_i_5_n_7 ),
        .I4(\g_out_reg[17]_i_4_n_7 ),
        .O(\g_out[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \g_out[15]_i_32 
       (.I0(\mult_reg_n_100_[1][6] ),
        .I1(\g_out_reg[15]_i_29_1 ),
        .O(\g_out[15]_i_32_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \g_out[15]_i_33 
       (.I0(\mult_reg_n_101_[1][6] ),
        .I1(\g_out_reg[15]_i_29_0 ),
        .O(\g_out[15]_i_33_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \g_out[15]_i_34 
       (.I0(\mult_reg_n_99_[1][6] ),
        .I1(\g_out_reg[15]_i_29_2 ),
        .I2(\mult_reg_n_98_[1][6] ),
        .O(\g_out[15]_i_34_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \g_out[15]_i_35 
       (.I0(\mult_reg_n_100_[1][6] ),
        .I1(\g_out_reg[15]_i_29_1 ),
        .I2(\g_out_reg[15]_i_29_2 ),
        .I3(\mult_reg_n_99_[1][6] ),
        .O(\g_out[15]_i_35_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \g_out[15]_i_36 
       (.I0(\mult_reg_n_101_[1][6] ),
        .I1(\g_out_reg[15]_i_29_0 ),
        .I2(\g_out_reg[15]_i_29_1 ),
        .I3(\mult_reg_n_100_[1][6] ),
        .O(\g_out[15]_i_36_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \g_out[15]_i_37 
       (.I0(\mult_reg_n_101_[1][3] ),
        .I1(\mult_reg[1][2]_7 [4]),
        .O(\g_out[15]_i_37_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \g_out[15]_i_38 
       (.I0(\mult_reg_n_102_[1][3] ),
        .I1(\mult_reg[1][2]_7 [3]),
        .O(\g_out[15]_i_38_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \g_out[15]_i_39 
       (.I0(\mult_reg_n_100_[1][3] ),
        .I1(\mult_reg[1][2]_7 [5]),
        .I2(\mult_reg_n_99_[1][3] ),
        .O(\g_out[15]_i_39_n_0 ));
  LUT5 #(
    .INIT(32'hBE282828)) 
    \g_out[15]_i_4 
       (.I0(\g_out_reg[17]_i_6_n_7 ),
        .I1(\g_out_reg[17]_i_4_n_7 ),
        .I2(\g_out_reg[17]_i_5_n_7 ),
        .I3(\g_out_reg[15]_i_10_n_4 ),
        .I4(\g_out_reg[15]_i_11_n_4 ),
        .O(\g_out[15]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \g_out[15]_i_40 
       (.I0(\mult_reg_n_101_[1][3] ),
        .I1(\mult_reg[1][2]_7 [4]),
        .I2(\mult_reg[1][2]_7 [5]),
        .I3(\mult_reg_n_100_[1][3] ),
        .O(\g_out[15]_i_40_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \g_out[15]_i_41 
       (.I0(\mult_reg_n_102_[1][3] ),
        .I1(\mult_reg[1][2]_7 [3]),
        .I2(\mult_reg[1][2]_7 [4]),
        .I3(\mult_reg_n_101_[1][3] ),
        .O(\g_out[15]_i_41_n_0 ));
  (* HLUTNM = "lutpair70" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \g_out[15]_i_42 
       (.I0(\mult_reg[1][8]_3 [4]),
        .I1(\mult_reg[1][0]_2 [4]),
        .I2(\mult_reg_n_101_[1][0] ),
        .O(\g_out[15]_i_42_n_0 ));
  (* HLUTNM = "lutpair69" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \g_out[15]_i_43 
       (.I0(\mult_reg[1][8]_3 [3]),
        .I1(\mult_reg[1][0]_2 [3]),
        .I2(\mult_reg_n_102_[1][0] ),
        .O(\g_out[15]_i_43_n_0 ));
  LUT4 #(
    .INIT(16'h17E8)) 
    \g_out[15]_i_44 
       (.I0(\mult_reg_n_100_[1][0] ),
        .I1(\mult_reg[1][0]_2 [5]),
        .I2(\mult_reg[1][8]_3 [5]),
        .I3(\mult_reg_n_99_[1][0] ),
        .O(\g_out[15]_i_44_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \g_out[15]_i_45 
       (.I0(\g_out[15]_i_42_n_0 ),
        .I1(\mult_reg[1][0]_2 [5]),
        .I2(\mult_reg[1][8]_3 [5]),
        .I3(\mult_reg_n_100_[1][0] ),
        .O(\g_out[15]_i_45_n_0 ));
  (* HLUTNM = "lutpair70" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \g_out[15]_i_46 
       (.I0(\mult_reg[1][8]_3 [4]),
        .I1(\mult_reg[1][0]_2 [4]),
        .I2(\mult_reg_n_101_[1][0] ),
        .I3(\g_out[15]_i_43_n_0 ),
        .O(\g_out[15]_i_46_n_0 ));
  LUT5 #(
    .INIT(32'hBE282828)) 
    \g_out[15]_i_5 
       (.I0(\g_out_reg[15]_i_12_n_4 ),
        .I1(\g_out_reg[15]_i_11_n_4 ),
        .I2(\g_out_reg[15]_i_10_n_4 ),
        .I3(\g_out_reg[15]_i_10_n_5 ),
        .I4(\g_out_reg[15]_i_11_n_5 ),
        .O(\g_out[15]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h69969696)) 
    \g_out[15]_i_6 
       (.I0(\g_out[15]_i_2_n_0 ),
        .I1(\g_out_reg[17]_i_4_n_4 ),
        .I2(\g_out_reg[17]_i_6_n_0 ),
        .I3(\g_out_reg[17]_i_4_n_5 ),
        .I4(\g_out_reg[17]_i_5_n_1 ),
        .O(\g_out[15]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669966996)) 
    \g_out[15]_i_7 
       (.I0(\g_out[15]_i_3_n_0 ),
        .I1(\g_out_reg[17]_i_4_n_5 ),
        .I2(\g_out_reg[17]_i_5_n_1 ),
        .I3(\g_out_reg[17]_i_6_n_5 ),
        .I4(\g_out_reg[17]_i_4_n_6 ),
        .I5(\g_out_reg[17]_i_5_n_6 ),
        .O(\g_out[15]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669966996)) 
    \g_out[15]_i_8 
       (.I0(\g_out[15]_i_4_n_0 ),
        .I1(\g_out_reg[17]_i_4_n_6 ),
        .I2(\g_out_reg[17]_i_5_n_6 ),
        .I3(\g_out_reg[17]_i_6_n_6 ),
        .I4(\g_out_reg[17]_i_4_n_7 ),
        .I5(\g_out_reg[17]_i_5_n_7 ),
        .O(\g_out[15]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669966996)) 
    \g_out[15]_i_9 
       (.I0(\g_out[15]_i_5_n_0 ),
        .I1(\g_out_reg[17]_i_4_n_7 ),
        .I2(\g_out_reg[17]_i_5_n_7 ),
        .I3(\g_out_reg[17]_i_6_n_7 ),
        .I4(\g_out_reg[15]_i_11_n_4 ),
        .I5(\g_out_reg[15]_i_10_n_4 ),
        .O(\g_out[15]_i_9_n_0 ));
  (* HLUTNM = "lutpair82" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \g_out[17]_i_10 
       (.I0(\g_out_reg[17]_i_25_n_4 ),
        .I1(\g_out_reg[17]_i_24_n_5 ),
        .I2(\g_out_reg[17]_i_26_n_4 ),
        .O(\g_out[17]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \g_out[17]_i_11 
       (.I0(\g_out_reg[17]_i_21_n_1 ),
        .I1(\g_out_reg[17]_i_22_n_2 ),
        .I2(\g_out_reg[17]_i_23_n_1 ),
        .O(\g_out[17]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \g_out[17]_i_12 
       (.I0(\g_out[17]_i_8_n_0 ),
        .I1(\g_out_reg[17]_i_22_n_2 ),
        .I2(\g_out_reg[17]_i_21_n_1 ),
        .I3(\g_out_reg[17]_i_23_n_1 ),
        .O(\g_out[17]_i_12_n_0 ));
  (* HLUTNM = "lutpair84" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \g_out[17]_i_13 
       (.I0(\g_out_reg[17]_i_21_n_6 ),
        .I1(\g_out_reg[17]_i_22_n_7 ),
        .I2(\g_out_reg[17]_i_23_n_6 ),
        .I3(\g_out[17]_i_9_n_0 ),
        .O(\g_out[17]_i_13_n_0 ));
  (* HLUTNM = "lutpair83" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \g_out[17]_i_14 
       (.I0(\g_out_reg[17]_i_21_n_7 ),
        .I1(\g_out_reg[17]_i_24_n_4 ),
        .I2(\g_out_reg[17]_i_23_n_7 ),
        .I3(\g_out[17]_i_10_n_0 ),
        .O(\g_out[17]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \g_out[17]_i_15 
       (.I0(\mult1_reg_n_92_[1][7] ),
        .I1(\mult1_reg_n_92_[1][8] ),
        .O(\g_out[17]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \g_out[17]_i_16 
       (.I0(\mult1_reg_n_93_[1][8] ),
        .I1(\mult1_reg_n_93_[1][7] ),
        .O(\g_out[17]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \g_out[17]_i_17 
       (.I0(\mult1_reg_n_94_[1][8] ),
        .I1(\mult1_reg_n_94_[1][7] ),
        .O(\g_out[17]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \g_out[17]_i_18 
       (.I0(\mult1_reg_n_92_[1][7] ),
        .I1(\mult1_reg_n_92_[1][8] ),
        .O(\g_out[17]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \g_out[17]_i_19 
       (.I0(\mult1_reg_n_93_[1][8] ),
        .I1(\mult1_reg_n_93_[1][7] ),
        .I2(\mult1_reg_n_92_[1][7] ),
        .I3(\mult1_reg_n_92_[1][8] ),
        .O(\g_out[17]_i_19_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \g_out[17]_i_20 
       (.I0(\mult1_reg_n_94_[1][8] ),
        .I1(\mult1_reg_n_94_[1][7] ),
        .I2(\mult1_reg_n_93_[1][7] ),
        .I3(\mult1_reg_n_93_[1][8] ),
        .O(\g_out[17]_i_20_n_0 ));
  LUT5 #(
    .INIT(32'h077FF880)) 
    \g_out[17]_i_3 
       (.I0(\g_out_reg[17]_i_4_n_5 ),
        .I1(\g_out_reg[17]_i_5_n_1 ),
        .I2(\g_out_reg[17]_i_4_n_4 ),
        .I3(\g_out_reg[17]_i_6_n_0 ),
        .I4(\g_out_reg[17]_i_2_n_3 ),
        .O(\g_out[17]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \g_out[17]_i_7 
       (.I0(\g_out_reg[17]_i_21_n_1 ),
        .I1(\g_out_reg[17]_i_22_n_2 ),
        .I2(\g_out_reg[17]_i_23_n_1 ),
        .O(\g_out[17]_i_7_n_0 ));
  (* HLUTNM = "lutpair84" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \g_out[17]_i_8 
       (.I0(\g_out_reg[17]_i_21_n_6 ),
        .I1(\g_out_reg[17]_i_22_n_7 ),
        .I2(\g_out_reg[17]_i_23_n_6 ),
        .O(\g_out[17]_i_8_n_0 ));
  (* HLUTNM = "lutpair83" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \g_out[17]_i_9 
       (.I0(\g_out_reg[17]_i_21_n_7 ),
        .I1(\g_out_reg[17]_i_24_n_4 ),
        .I2(\g_out_reg[17]_i_23_n_7 ),
        .O(\g_out[17]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \g_out[3]_i_10 
       (.I0(\g_out_reg[7]_i_14_n_5 ),
        .I1(\g_out_reg[7]_i_15_n_5 ),
        .I2(\g_out_reg[7]_i_12_n_6 ),
        .O(\g_out[3]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \g_out[3]_i_11 
       (.I0(\mult1_reg_n_103_[1][8] ),
        .I1(\mult1_reg_n_103_[1][7] ),
        .O(\g_out[3]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \g_out[3]_i_12 
       (.I0(\mult1_reg_n_104_[1][8] ),
        .I1(\mult1_reg_n_104_[1][7] ),
        .O(\g_out[3]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \g_out[3]_i_13 
       (.I0(\mult1_reg_n_105_[1][8] ),
        .I1(\mult1_reg_n_105_[1][7] ),
        .O(\g_out[3]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \g_out[3]_i_14 
       (.I0(\mult1_reg_n_103_[1][8] ),
        .I1(\mult1_reg_n_103_[1][7] ),
        .I2(\mult1_reg_n_102_[1][7] ),
        .I3(\mult1_reg_n_102_[1][8] ),
        .O(\g_out[3]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \g_out[3]_i_15 
       (.I0(\mult1_reg_n_104_[1][8] ),
        .I1(\mult1_reg_n_104_[1][7] ),
        .I2(\mult1_reg_n_103_[1][7] ),
        .I3(\mult1_reg_n_103_[1][8] ),
        .O(\g_out[3]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \g_out[3]_i_16 
       (.I0(\mult1_reg_n_105_[1][8] ),
        .I1(\mult1_reg_n_105_[1][7] ),
        .I2(\mult1_reg_n_104_[1][7] ),
        .I3(\mult1_reg_n_104_[1][8] ),
        .O(\g_out[3]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g_out[3]_i_17 
       (.I0(\mult1_reg_n_105_[1][8] ),
        .I1(\mult1_reg_n_105_[1][7] ),
        .O(\g_out[3]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \g_out[3]_i_2 
       (.I0(\g_out_reg[3]_i_5_n_5 ),
        .I1(\g_out[3]_i_10_n_0 ),
        .I2(\g_out_reg[7]_i_14_n_6 ),
        .I3(\g_out_reg[7]_i_12_n_7 ),
        .I4(\g_out_reg[7]_i_15_n_6 ),
        .O(\g_out[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hE81717E8)) 
    \g_out[3]_i_3 
       (.I0(\g_out_reg[7]_i_14_n_6 ),
        .I1(\g_out_reg[7]_i_12_n_7 ),
        .I2(\g_out_reg[7]_i_15_n_6 ),
        .I3(\g_out_reg[3]_i_5_n_5 ),
        .I4(\g_out[3]_i_10_n_0 ),
        .O(\g_out[3]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \g_out[3]_i_4 
       (.I0(\g_out_reg[7]_i_12_n_7 ),
        .I1(\g_out_reg[7]_i_15_n_6 ),
        .I2(\g_out_reg[7]_i_14_n_6 ),
        .I3(\g_out_reg[3]_i_5_n_6 ),
        .O(\g_out[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \g_out[3]_i_6 
       (.I0(\g_out[3]_i_2_n_0 ),
        .I1(\g_out[7]_i_16_n_0 ),
        .I2(\g_out_reg[3]_i_5_n_4 ),
        .I3(\g_out_reg[7]_i_15_n_5 ),
        .I4(\g_out_reg[7]_i_12_n_6 ),
        .I5(\g_out_reg[7]_i_14_n_5 ),
        .O(\g_out[3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h6999999699969666)) 
    \g_out[3]_i_7 
       (.I0(\g_out[3]_i_10_n_0 ),
        .I1(\g_out_reg[3]_i_5_n_5 ),
        .I2(\g_out_reg[7]_i_14_n_6 ),
        .I3(\g_out_reg[7]_i_15_n_6 ),
        .I4(\g_out_reg[7]_i_12_n_7 ),
        .I5(\g_out_reg[3]_i_5_n_6 ),
        .O(\g_out[3]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h566A)) 
    \g_out[3]_i_8 
       (.I0(\g_out[3]_i_4_n_0 ),
        .I1(\g_out_reg[7]_i_14_n_7 ),
        .I2(\mult_reg[1][2]_7 [0]),
        .I3(\g_out_reg[7]_i_15_n_7 ),
        .O(\g_out[3]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \g_out[3]_i_9 
       (.I0(\mult_reg[1][2]_7 [0]),
        .I1(\g_out_reg[7]_i_15_n_7 ),
        .I2(\g_out_reg[7]_i_14_n_7 ),
        .I3(\g_out_reg[3]_i_5_n_7 ),
        .O(\g_out[3]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \g_out[7]_i_10 
       (.I0(\g_out_reg[11]_i_10_n_5 ),
        .I1(\g_out_reg[11]_i_12_n_5 ),
        .I2(\g_out_reg[11]_i_11_n_6 ),
        .O(\g_out[7]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \g_out[7]_i_11 
       (.I0(\g_out_reg[11]_i_10_n_6 ),
        .I1(\g_out_reg[11]_i_12_n_6 ),
        .I2(\g_out_reg[11]_i_11_n_7 ),
        .O(\g_out[7]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \g_out[7]_i_13 
       (.I0(\g_out_reg[11]_i_10_n_7 ),
        .I1(\g_out_reg[11]_i_12_n_7 ),
        .I2(\g_out_reg[7]_i_12_n_4 ),
        .O(\g_out[7]_i_13_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \g_out[7]_i_16 
       (.I0(\g_out_reg[7]_i_14_n_4 ),
        .I1(\g_out_reg[7]_i_15_n_4 ),
        .I2(\g_out_reg[7]_i_12_n_5 ),
        .O(\g_out[7]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \g_out[7]_i_2 
       (.I0(\g_out_reg[11]_i_13_n_5 ),
        .I1(\g_out[7]_i_10_n_0 ),
        .I2(\g_out_reg[11]_i_10_n_6 ),
        .I3(\g_out_reg[11]_i_11_n_7 ),
        .I4(\g_out_reg[11]_i_12_n_6 ),
        .O(\g_out[7]_i_2_n_0 ));
  (* HLUTNM = "lutpair73" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \g_out[7]_i_24 
       (.I0(\g_out_reg[11]_i_36_n_5 ),
        .I1(\g_out_reg[11]_i_35_n_6 ),
        .I2(\g_out_reg[11]_i_37_n_5 ),
        .O(\g_out[7]_i_24_n_0 ));
  (* HLUTNM = "lutpair72" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \g_out[7]_i_25 
       (.I0(\g_out_reg[11]_i_36_n_6 ),
        .I1(\g_out_reg[11]_i_35_n_7 ),
        .I2(\g_out_reg[11]_i_37_n_6 ),
        .O(\g_out[7]_i_25_n_0 ));
  (* HLUTNM = "lutpair71" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \g_out[7]_i_26 
       (.I0(\g_out_reg[11]_i_36_n_7 ),
        .I1(\mult_reg_n_105_[1][6] ),
        .I2(\g_out_reg[11]_i_37_n_7 ),
        .O(\g_out[7]_i_26_n_0 ));
  (* HLUTNM = "lutpair74" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \g_out[7]_i_27 
       (.I0(\g_out_reg[11]_i_36_n_4 ),
        .I1(\g_out_reg[11]_i_35_n_5 ),
        .I2(\g_out_reg[11]_i_37_n_4 ),
        .I3(\g_out[7]_i_24_n_0 ),
        .O(\g_out[7]_i_27_n_0 ));
  (* HLUTNM = "lutpair73" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \g_out[7]_i_28 
       (.I0(\g_out_reg[11]_i_36_n_5 ),
        .I1(\g_out_reg[11]_i_35_n_6 ),
        .I2(\g_out_reg[11]_i_37_n_5 ),
        .I3(\g_out[7]_i_25_n_0 ),
        .O(\g_out[7]_i_28_n_0 ));
  (* HLUTNM = "lutpair72" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \g_out[7]_i_29 
       (.I0(\g_out_reg[11]_i_36_n_6 ),
        .I1(\g_out_reg[11]_i_35_n_7 ),
        .I2(\g_out_reg[11]_i_37_n_6 ),
        .I3(\g_out[7]_i_26_n_0 ),
        .O(\g_out[7]_i_29_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \g_out[7]_i_3 
       (.I0(\g_out_reg[11]_i_13_n_6 ),
        .I1(\g_out[7]_i_11_n_0 ),
        .I2(\g_out_reg[11]_i_10_n_7 ),
        .I3(\g_out_reg[7]_i_12_n_4 ),
        .I4(\g_out_reg[11]_i_12_n_7 ),
        .O(\g_out[7]_i_3_n_0 ));
  (* HLUTNM = "lutpair71" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \g_out[7]_i_30 
       (.I0(\g_out_reg[11]_i_36_n_7 ),
        .I1(\mult_reg_n_105_[1][6] ),
        .I2(\g_out_reg[11]_i_37_n_7 ),
        .O(\g_out[7]_i_30_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \g_out[7]_i_4 
       (.I0(\g_out_reg[11]_i_13_n_7 ),
        .I1(\g_out[7]_i_13_n_0 ),
        .I2(\g_out_reg[7]_i_14_n_4 ),
        .I3(\g_out_reg[7]_i_12_n_5 ),
        .I4(\g_out_reg[7]_i_15_n_4 ),
        .O(\g_out[7]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \g_out[7]_i_5 
       (.I0(\g_out_reg[3]_i_5_n_4 ),
        .I1(\g_out[7]_i_16_n_0 ),
        .I2(\g_out_reg[7]_i_14_n_5 ),
        .I3(\g_out_reg[7]_i_12_n_6 ),
        .I4(\g_out_reg[7]_i_15_n_5 ),
        .O(\g_out[7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \g_out[7]_i_6 
       (.I0(\g_out[7]_i_2_n_0 ),
        .I1(\g_out[11]_i_14_n_0 ),
        .I2(\g_out_reg[11]_i_13_n_4 ),
        .I3(\g_out_reg[11]_i_12_n_5 ),
        .I4(\g_out_reg[11]_i_11_n_6 ),
        .I5(\g_out_reg[11]_i_10_n_5 ),
        .O(\g_out[7]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \g_out[7]_i_7 
       (.I0(\g_out[7]_i_3_n_0 ),
        .I1(\g_out[7]_i_10_n_0 ),
        .I2(\g_out_reg[11]_i_13_n_5 ),
        .I3(\g_out_reg[11]_i_12_n_6 ),
        .I4(\g_out_reg[11]_i_11_n_7 ),
        .I5(\g_out_reg[11]_i_10_n_6 ),
        .O(\g_out[7]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \g_out[7]_i_8 
       (.I0(\g_out[7]_i_4_n_0 ),
        .I1(\g_out[7]_i_11_n_0 ),
        .I2(\g_out_reg[11]_i_13_n_6 ),
        .I3(\g_out_reg[11]_i_12_n_7 ),
        .I4(\g_out_reg[7]_i_12_n_4 ),
        .I5(\g_out_reg[11]_i_10_n_7 ),
        .O(\g_out[7]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \g_out[7]_i_9 
       (.I0(\g_out[7]_i_5_n_0 ),
        .I1(\g_out[7]_i_13_n_0 ),
        .I2(\g_out_reg[11]_i_13_n_7 ),
        .I3(\g_out_reg[7]_i_15_n_4 ),
        .I4(\g_out_reg[7]_i_12_n_5 ),
        .I5(\g_out_reg[7]_i_14_n_4 ),
        .O(\g_out[7]_i_9_n_0 ));
  FDRE \g_out_reg[0] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\g_out_reg[3]_i_1_n_7 ),
        .Q(g_out[0]),
        .R(1'b0));
  FDRE \g_out_reg[10] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\g_out_reg[11]_i_1_n_5 ),
        .Q(g_out[10]),
        .R(1'b0));
  FDRE \g_out_reg[11] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\g_out_reg[11]_i_1_n_4 ),
        .Q(g_out[11]),
        .R(1'b0));
  CARRY4 \g_out_reg[11]_i_1 
       (.CI(\g_out_reg[7]_i_1_n_0 ),
        .CO({\g_out_reg[11]_i_1_n_0 ,\g_out_reg[11]_i_1_n_1 ,\g_out_reg[11]_i_1_n_2 ,\g_out_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\g_out[11]_i_2_n_0 ,\g_out[11]_i_3_n_0 ,\g_out[11]_i_4_n_0 ,\g_out[11]_i_5_n_0 }),
        .O({\g_out_reg[11]_i_1_n_4 ,\g_out_reg[11]_i_1_n_5 ,\g_out_reg[11]_i_1_n_6 ,\g_out_reg[11]_i_1_n_7 }),
        .S({\g_out[11]_i_6_n_0 ,\g_out[11]_i_7_n_0 ,\g_out[11]_i_8_n_0 ,\g_out[11]_i_9_n_0 }));
  CARRY4 \g_out_reg[11]_i_10 
       (.CI(\g_out_reg[7]_i_14_n_0 ),
        .CO({\g_out_reg[11]_i_10_n_0 ,\g_out_reg[11]_i_10_n_1 ,\g_out_reg[11]_i_10_n_2 ,\g_out_reg[11]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({\mult_reg_n_98_[1][6] ,\mult_reg_n_99_[1][6] ,\mult_reg_n_100_[1][6] ,\mult_reg_n_101_[1][6] }),
        .O({\g_out_reg[11]_i_10_n_4 ,\g_out_reg[11]_i_10_n_5 ,\g_out_reg[11]_i_10_n_6 ,\g_out_reg[11]_i_10_n_7 }),
        .S({\mult_reg_n_98_[1][6] ,\mult_reg_n_99_[1][6] ,\mult_reg_n_100_[1][6] ,\mult_reg_n_101_[1][6] }));
  CARRY4 \g_out_reg[11]_i_11 
       (.CI(\g_out_reg[7]_i_12_n_0 ),
        .CO({\NLW_g_out_reg[11]_i_11_CO_UNCONNECTED [3],\g_out_reg[11]_i_11_n_1 ,\NLW_g_out_reg[11]_i_11_CO_UNCONNECTED [1],\g_out_reg[11]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\g_out[7]_i_7_0 }),
        .O({\NLW_g_out_reg[11]_i_11_O_UNCONNECTED [3:2],\g_out_reg[11]_i_11_n_6 ,\g_out_reg[11]_i_11_n_7 }),
        .S({1'b0,1'b1,\g_out[7]_i_7_1 }));
  CARRY4 \g_out_reg[11]_i_12 
       (.CI(\g_out_reg[7]_i_15_n_0 ),
        .CO({\g_out_reg[11]_i_12_n_0 ,\g_out_reg[11]_i_12_n_1 ,\g_out_reg[11]_i_12_n_2 ,\g_out_reg[11]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({\g_out[11]_i_19_n_0 ,\g_out[11]_i_20_n_0 ,\g_out[11]_i_21_n_0 ,\g_out[11]_i_22_n_0 }),
        .O({\g_out_reg[11]_i_12_n_4 ,\g_out_reg[11]_i_12_n_5 ,\g_out_reg[11]_i_12_n_6 ,\g_out_reg[11]_i_12_n_7 }),
        .S({\g_out[11]_i_23_n_0 ,\g_out[11]_i_24_n_0 ,\g_out[11]_i_25_n_0 ,\g_out[11]_i_26_n_0 }));
  CARRY4 \g_out_reg[11]_i_13 
       (.CI(\g_out_reg[3]_i_5_n_0 ),
        .CO({\g_out_reg[11]_i_13_n_0 ,\g_out_reg[11]_i_13_n_1 ,\g_out_reg[11]_i_13_n_2 ,\g_out_reg[11]_i_13_n_3 }),
        .CYINIT(1'b0),
        .DI({\g_out[11]_i_27_n_0 ,\g_out[11]_i_28_n_0 ,\g_out[11]_i_29_n_0 ,\g_out[11]_i_30_n_0 }),
        .O({\g_out_reg[11]_i_13_n_4 ,\g_out_reg[11]_i_13_n_5 ,\g_out_reg[11]_i_13_n_6 ,\g_out_reg[11]_i_13_n_7 }),
        .S({\g_out[11]_i_31_n_0 ,\g_out[11]_i_32_n_0 ,\g_out[11]_i_33_n_0 ,\g_out[11]_i_34_n_0 }));
  CARRY4 \g_out_reg[11]_i_35 
       (.CI(1'b0),
        .CO({\g_out_reg[11]_i_35_n_0 ,\g_out_reg[11]_i_35_n_1 ,\g_out_reg[11]_i_35_n_2 ,\g_out_reg[11]_i_35_n_3 }),
        .CYINIT(1'b0),
        .DI({\g_out[11]_i_38_n_0 ,\g_out[11]_i_39_n_0 ,\g_out[11]_i_40_n_0 ,1'b0}),
        .O({\g_out_reg[11]_i_35_n_4 ,\g_out_reg[11]_i_35_n_5 ,\g_out_reg[11]_i_35_n_6 ,\g_out_reg[11]_i_35_n_7 }),
        .S({\g_out[11]_i_41_n_0 ,\g_out[11]_i_42_n_0 ,\g_out[11]_i_43_n_0 ,\g_out[11]_i_44_n_0 }));
  CARRY4 \g_out_reg[11]_i_36 
       (.CI(1'b0),
        .CO({\g_out_reg[11]_i_36_n_0 ,\g_out_reg[11]_i_36_n_1 ,\g_out_reg[11]_i_36_n_2 ,\g_out_reg[11]_i_36_n_3 }),
        .CYINIT(1'b0),
        .DI({\g_out[11]_i_45_n_0 ,\g_out[11]_i_46_n_0 ,\g_out[11]_i_47_n_0 ,1'b0}),
        .O({\g_out_reg[11]_i_36_n_4 ,\g_out_reg[11]_i_36_n_5 ,\g_out_reg[11]_i_36_n_6 ,\g_out_reg[11]_i_36_n_7 }),
        .S({\g_out[11]_i_48_n_0 ,\g_out[11]_i_49_n_0 ,\g_out[11]_i_50_n_0 ,\g_out[11]_i_51_n_0 }));
  CARRY4 \g_out_reg[11]_i_37 
       (.CI(1'b0),
        .CO({\g_out_reg[11]_i_37_n_0 ,\g_out_reg[11]_i_37_n_1 ,\g_out_reg[11]_i_37_n_2 ,\g_out_reg[11]_i_37_n_3 }),
        .CYINIT(1'b0),
        .DI({\g_out[11]_i_52_n_0 ,\g_out[11]_i_53_n_0 ,\g_out[11]_i_54_n_0 ,1'b0}),
        .O({\g_out_reg[11]_i_37_n_4 ,\g_out_reg[11]_i_37_n_5 ,\g_out_reg[11]_i_37_n_6 ,\g_out_reg[11]_i_37_n_7 }),
        .S({\g_out[11]_i_55_n_0 ,\g_out[11]_i_56_n_0 ,\g_out[11]_i_57_n_0 ,\g_out[11]_i_58_n_0 }));
  FDRE \g_out_reg[12] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\g_out_reg[15]_i_1_n_7 ),
        .Q(g_out[12]),
        .R(1'b0));
  FDRE \g_out_reg[13] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\g_out_reg[15]_i_1_n_6 ),
        .Q(g_out[13]),
        .R(1'b0));
  FDRE \g_out_reg[14] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\g_out_reg[15]_i_1_n_5 ),
        .Q(g_out[14]),
        .R(1'b0));
  FDRE \g_out_reg[15] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\g_out_reg[15]_i_1_n_4 ),
        .Q(g_out[15]),
        .R(1'b0));
  CARRY4 \g_out_reg[15]_i_1 
       (.CI(\g_out_reg[11]_i_1_n_0 ),
        .CO({\g_out_reg[15]_i_1_n_0 ,\g_out_reg[15]_i_1_n_1 ,\g_out_reg[15]_i_1_n_2 ,\g_out_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\g_out[15]_i_2_n_0 ,\g_out[15]_i_3_n_0 ,\g_out[15]_i_4_n_0 ,\g_out[15]_i_5_n_0 }),
        .O({\g_out_reg[15]_i_1_n_4 ,\g_out_reg[15]_i_1_n_5 ,\g_out_reg[15]_i_1_n_6 ,\g_out_reg[15]_i_1_n_7 }),
        .S({\g_out[15]_i_6_n_0 ,\g_out[15]_i_7_n_0 ,\g_out[15]_i_8_n_0 ,\g_out[15]_i_9_n_0 }));
  CARRY4 \g_out_reg[15]_i_10 
       (.CI(\g_out_reg[11]_i_10_n_0 ),
        .CO({\g_out_reg[15]_i_10_n_0 ,\g_out_reg[15]_i_10_n_1 ,\g_out_reg[15]_i_10_n_2 ,\g_out_reg[15]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({\mult_reg_n_94_[1][6] ,\mult_reg_n_95_[1][6] ,\mult_reg_n_96_[1][6] ,\mult_reg_n_97_[1][6] }),
        .O({\g_out_reg[15]_i_10_n_4 ,\g_out_reg[15]_i_10_n_5 ,\g_out_reg[15]_i_10_n_6 ,\g_out_reg[15]_i_10_n_7 }),
        .S({\mult_reg_n_94_[1][6] ,\mult_reg_n_95_[1][6] ,\mult_reg_n_96_[1][6] ,\mult_reg_n_97_[1][6] }));
  CARRY4 \g_out_reg[15]_i_11 
       (.CI(\g_out_reg[11]_i_12_n_0 ),
        .CO({\g_out_reg[15]_i_11_n_0 ,\g_out_reg[15]_i_11_n_1 ,\g_out_reg[15]_i_11_n_2 ,\g_out_reg[15]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({\g_out[15]_i_13_n_0 ,\g_out[15]_i_14_n_0 ,\g_out[15]_i_15_n_0 ,\g_out[15]_i_16_n_0 }),
        .O({\g_out_reg[15]_i_11_n_4 ,\g_out_reg[15]_i_11_n_5 ,\g_out_reg[15]_i_11_n_6 ,\g_out_reg[15]_i_11_n_7 }),
        .S({\g_out[15]_i_17_n_0 ,\g_out[15]_i_18_n_0 ,\g_out[15]_i_19_n_0 ,\g_out[15]_i_20_n_0 }));
  CARRY4 \g_out_reg[15]_i_12 
       (.CI(\g_out_reg[11]_i_13_n_0 ),
        .CO({\g_out_reg[15]_i_12_n_0 ,\g_out_reg[15]_i_12_n_1 ,\g_out_reg[15]_i_12_n_2 ,\g_out_reg[15]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({\g_out[15]_i_21_n_0 ,\g_out[15]_i_22_n_0 ,\g_out[15]_i_23_n_0 ,\g_out[15]_i_24_n_0 }),
        .O({\g_out_reg[15]_i_12_n_4 ,\g_out_reg[15]_i_12_n_5 ,\g_out_reg[15]_i_12_n_6 ,\g_out_reg[15]_i_12_n_7 }),
        .S({\g_out[15]_i_25_n_0 ,\g_out[15]_i_26_n_0 ,\g_out[15]_i_27_n_0 ,\g_out[15]_i_28_n_0 }));
  CARRY4 \g_out_reg[15]_i_29 
       (.CI(\g_out_reg[11]_i_35_n_0 ),
        .CO({\g_out_reg[15]_i_29_n_0 ,\g_out_reg[15]_i_29_n_1 ,\g_out_reg[15]_i_29_n_2 ,\g_out_reg[15]_i_29_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\mult_reg_n_98_[1][6] ,\g_out[15]_i_32_n_0 ,\g_out[15]_i_33_n_0 }),
        .O({\g_out_reg[15]_i_29_n_4 ,\g_out_reg[15]_i_29_n_5 ,\g_out_reg[15]_i_29_n_6 ,\g_out_reg[15]_i_29_n_7 }),
        .S({\mult_reg_n_97_[1][6] ,\g_out[15]_i_34_n_0 ,\g_out[15]_i_35_n_0 ,\g_out[15]_i_36_n_0 }));
  CARRY4 \g_out_reg[15]_i_30 
       (.CI(\g_out_reg[11]_i_36_n_0 ),
        .CO({\g_out_reg[15]_i_30_n_0 ,\g_out_reg[15]_i_30_n_1 ,\g_out_reg[15]_i_30_n_2 ,\g_out_reg[15]_i_30_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\mult_reg_n_99_[1][3] ,\g_out[15]_i_37_n_0 ,\g_out[15]_i_38_n_0 }),
        .O({\g_out_reg[15]_i_30_n_4 ,\g_out_reg[15]_i_30_n_5 ,\g_out_reg[15]_i_30_n_6 ,\g_out_reg[15]_i_30_n_7 }),
        .S({\mult_reg_n_98_[1][3] ,\g_out[15]_i_39_n_0 ,\g_out[15]_i_40_n_0 ,\g_out[15]_i_41_n_0 }));
  CARRY4 \g_out_reg[15]_i_31 
       (.CI(\g_out_reg[11]_i_37_n_0 ),
        .CO({\g_out_reg[15]_i_31_n_0 ,\g_out_reg[15]_i_31_n_1 ,\g_out_reg[15]_i_31_n_2 ,\g_out_reg[15]_i_31_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\mult_reg_n_99_[1][0] ,\g_out[15]_i_42_n_0 ,\g_out[15]_i_43_n_0 }),
        .O({\g_out_reg[15]_i_31_n_4 ,\g_out_reg[15]_i_31_n_5 ,\g_out_reg[15]_i_31_n_6 ,\g_out_reg[15]_i_31_n_7 }),
        .S({\mult_reg_n_98_[1][0] ,\g_out[15]_i_44_n_0 ,\g_out[15]_i_45_n_0 ,\g_out[15]_i_46_n_0 }));
  FDRE \g_out_reg[16] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\g_out_reg[17]_i_1_n_7 ),
        .Q(g_out[16]),
        .R(1'b0));
  FDRE \g_out_reg[17] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\g_out_reg[17]_i_1_n_2 ),
        .Q(g_out[17]),
        .R(1'b0));
  CARRY4 \g_out_reg[17]_i_1 
       (.CI(\g_out_reg[15]_i_1_n_0 ),
        .CO({\NLW_g_out_reg[17]_i_1_CO_UNCONNECTED [3:2],\g_out_reg[17]_i_1_n_2 ,\NLW_g_out_reg[17]_i_1_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\g_out_reg[17]_i_2_n_3 }),
        .O({\NLW_g_out_reg[17]_i_1_O_UNCONNECTED [3:1],\g_out_reg[17]_i_1_n_7 }),
        .S({1'b0,1'b0,1'b1,\g_out[17]_i_3_n_0 }));
  CARRY4 \g_out_reg[17]_i_2 
       (.CI(\g_out_reg[17]_i_4_n_0 ),
        .CO({\NLW_g_out_reg[17]_i_2_CO_UNCONNECTED [3:1],\g_out_reg[17]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_g_out_reg[17]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 \g_out_reg[17]_i_21 
       (.CI(\g_out_reg[17]_i_25_n_0 ),
        .CO({\NLW_g_out_reg[17]_i_21_CO_UNCONNECTED [3],\g_out_reg[17]_i_21_n_1 ,\NLW_g_out_reg[17]_i_21_CO_UNCONNECTED [1],\g_out_reg[17]_i_21_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_g_out_reg[17]_i_21_O_UNCONNECTED [3:2],\g_out_reg[17]_i_21_n_6 ,\g_out_reg[17]_i_21_n_7 }),
        .S({1'b0,1'b1,\mult_reg_n_92_[1][3] ,\mult_reg_n_93_[1][3] }));
  CARRY4 \g_out_reg[17]_i_22 
       (.CI(\g_out_reg[17]_i_24_n_0 ),
        .CO({\NLW_g_out_reg[17]_i_22_CO_UNCONNECTED [3:2],\g_out_reg[17]_i_22_n_2 ,\NLW_g_out_reg[17]_i_22_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_g_out_reg[17]_i_22_O_UNCONNECTED [3:1],\g_out_reg[17]_i_22_n_7 }),
        .S({1'b0,1'b0,1'b1,\mult_reg_n_92_[1][6] }));
  CARRY4 \g_out_reg[17]_i_23 
       (.CI(\g_out_reg[17]_i_26_n_0 ),
        .CO({\NLW_g_out_reg[17]_i_23_CO_UNCONNECTED [3],\g_out_reg[17]_i_23_n_1 ,\NLW_g_out_reg[17]_i_23_CO_UNCONNECTED [1],\g_out_reg[17]_i_23_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_g_out_reg[17]_i_23_O_UNCONNECTED [3:2],\g_out_reg[17]_i_23_n_6 ,\g_out_reg[17]_i_23_n_7 }),
        .S({1'b0,1'b1,\mult_reg_n_92_[1][0] ,\mult_reg_n_93_[1][0] }));
  CARRY4 \g_out_reg[17]_i_24 
       (.CI(\g_out_reg[15]_i_29_n_0 ),
        .CO({\g_out_reg[17]_i_24_n_0 ,\g_out_reg[17]_i_24_n_1 ,\g_out_reg[17]_i_24_n_2 ,\g_out_reg[17]_i_24_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\g_out_reg[17]_i_24_n_4 ,\g_out_reg[17]_i_24_n_5 ,\g_out_reg[17]_i_24_n_6 ,\g_out_reg[17]_i_24_n_7 }),
        .S({\mult_reg_n_93_[1][6] ,\mult_reg_n_94_[1][6] ,\mult_reg_n_95_[1][6] ,\mult_reg_n_96_[1][6] }));
  CARRY4 \g_out_reg[17]_i_25 
       (.CI(\g_out_reg[15]_i_30_n_0 ),
        .CO({\g_out_reg[17]_i_25_n_0 ,\g_out_reg[17]_i_25_n_1 ,\g_out_reg[17]_i_25_n_2 ,\g_out_reg[17]_i_25_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\g_out_reg[17]_i_25_n_4 ,\g_out_reg[17]_i_25_n_5 ,\g_out_reg[17]_i_25_n_6 ,\g_out_reg[17]_i_25_n_7 }),
        .S({\mult_reg_n_94_[1][3] ,\mult_reg_n_95_[1][3] ,\mult_reg_n_96_[1][3] ,\mult_reg_n_97_[1][3] }));
  CARRY4 \g_out_reg[17]_i_26 
       (.CI(\g_out_reg[15]_i_31_n_0 ),
        .CO({\g_out_reg[17]_i_26_n_0 ,\g_out_reg[17]_i_26_n_1 ,\g_out_reg[17]_i_26_n_2 ,\g_out_reg[17]_i_26_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\g_out_reg[17]_i_26_n_4 ,\g_out_reg[17]_i_26_n_5 ,\g_out_reg[17]_i_26_n_6 ,\g_out_reg[17]_i_26_n_7 }),
        .S({\mult_reg_n_94_[1][0] ,\mult_reg_n_95_[1][0] ,\mult_reg_n_96_[1][0] ,\mult_reg_n_97_[1][0] }));
  CARRY4 \g_out_reg[17]_i_4 
       (.CI(\g_out_reg[15]_i_11_n_0 ),
        .CO({\g_out_reg[17]_i_4_n_0 ,\g_out_reg[17]_i_4_n_1 ,\g_out_reg[17]_i_4_n_2 ,\g_out_reg[17]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({\g_out[17]_i_7_n_0 ,\g_out[17]_i_8_n_0 ,\g_out[17]_i_9_n_0 ,\g_out[17]_i_10_n_0 }),
        .O({\g_out_reg[17]_i_4_n_4 ,\g_out_reg[17]_i_4_n_5 ,\g_out_reg[17]_i_4_n_6 ,\g_out_reg[17]_i_4_n_7 }),
        .S({\g_out[17]_i_11_n_0 ,\g_out[17]_i_12_n_0 ,\g_out[17]_i_13_n_0 ,\g_out[17]_i_14_n_0 }));
  CARRY4 \g_out_reg[17]_i_5 
       (.CI(\g_out_reg[15]_i_10_n_0 ),
        .CO({\NLW_g_out_reg[17]_i_5_CO_UNCONNECTED [3],\g_out_reg[17]_i_5_n_1 ,\NLW_g_out_reg[17]_i_5_CO_UNCONNECTED [1],\g_out_reg[17]_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\mult_reg_n_92_[1][6] ,\mult_reg_n_93_[1][6] }),
        .O({\NLW_g_out_reg[17]_i_5_O_UNCONNECTED [3:2],\g_out_reg[17]_i_5_n_6 ,\g_out_reg[17]_i_5_n_7 }),
        .S({1'b0,1'b1,\mult_reg_n_92_[1][6] ,\mult_reg_n_93_[1][6] }));
  CARRY4 \g_out_reg[17]_i_6 
       (.CI(\g_out_reg[15]_i_12_n_0 ),
        .CO({\g_out_reg[17]_i_6_n_0 ,\NLW_g_out_reg[17]_i_6_CO_UNCONNECTED [2],\g_out_reg[17]_i_6_n_2 ,\g_out_reg[17]_i_6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\g_out[17]_i_15_n_0 ,\g_out[17]_i_16_n_0 ,\g_out[17]_i_17_n_0 }),
        .O({\NLW_g_out_reg[17]_i_6_O_UNCONNECTED [3],\g_out_reg[17]_i_6_n_5 ,\g_out_reg[17]_i_6_n_6 ,\g_out_reg[17]_i_6_n_7 }),
        .S({1'b1,\g_out[17]_i_18_n_0 ,\g_out[17]_i_19_n_0 ,\g_out[17]_i_20_n_0 }));
  FDRE \g_out_reg[1] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\g_out_reg[3]_i_1_n_6 ),
        .Q(g_out[1]),
        .R(1'b0));
  FDRE \g_out_reg[2] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\g_out_reg[3]_i_1_n_5 ),
        .Q(g_out[2]),
        .R(1'b0));
  FDRE \g_out_reg[3] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\g_out_reg[3]_i_1_n_4 ),
        .Q(g_out[3]),
        .R(1'b0));
  CARRY4 \g_out_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\g_out_reg[3]_i_1_n_0 ,\g_out_reg[3]_i_1_n_1 ,\g_out_reg[3]_i_1_n_2 ,\g_out_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\g_out[3]_i_2_n_0 ,\g_out[3]_i_3_n_0 ,\g_out[3]_i_4_n_0 ,\g_out_reg[3]_i_5_n_7 }),
        .O({\g_out_reg[3]_i_1_n_4 ,\g_out_reg[3]_i_1_n_5 ,\g_out_reg[3]_i_1_n_6 ,\g_out_reg[3]_i_1_n_7 }),
        .S({\g_out[3]_i_6_n_0 ,\g_out[3]_i_7_n_0 ,\g_out[3]_i_8_n_0 ,\g_out[3]_i_9_n_0 }));
  CARRY4 \g_out_reg[3]_i_5 
       (.CI(1'b0),
        .CO({\g_out_reg[3]_i_5_n_0 ,\g_out_reg[3]_i_5_n_1 ,\g_out_reg[3]_i_5_n_2 ,\g_out_reg[3]_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI({\g_out[3]_i_11_n_0 ,\g_out[3]_i_12_n_0 ,\g_out[3]_i_13_n_0 ,1'b0}),
        .O({\g_out_reg[3]_i_5_n_4 ,\g_out_reg[3]_i_5_n_5 ,\g_out_reg[3]_i_5_n_6 ,\g_out_reg[3]_i_5_n_7 }),
        .S({\g_out[3]_i_14_n_0 ,\g_out[3]_i_15_n_0 ,\g_out[3]_i_16_n_0 ,\g_out[3]_i_17_n_0 }));
  FDRE \g_out_reg[4] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\g_out_reg[7]_i_1_n_7 ),
        .Q(g_out[4]),
        .R(1'b0));
  FDRE \g_out_reg[5] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\g_out_reg[7]_i_1_n_6 ),
        .Q(g_out[5]),
        .R(1'b0));
  FDRE \g_out_reg[6] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\g_out_reg[7]_i_1_n_5 ),
        .Q(g_out[6]),
        .R(1'b0));
  FDRE \g_out_reg[7] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\g_out_reg[7]_i_1_n_4 ),
        .Q(g_out[7]),
        .R(1'b0));
  CARRY4 \g_out_reg[7]_i_1 
       (.CI(\g_out_reg[3]_i_1_n_0 ),
        .CO({\g_out_reg[7]_i_1_n_0 ,\g_out_reg[7]_i_1_n_1 ,\g_out_reg[7]_i_1_n_2 ,\g_out_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\g_out[7]_i_2_n_0 ,\g_out[7]_i_3_n_0 ,\g_out[7]_i_4_n_0 ,\g_out[7]_i_5_n_0 }),
        .O({\g_out_reg[7]_i_1_n_4 ,\g_out_reg[7]_i_1_n_5 ,\g_out_reg[7]_i_1_n_6 ,\g_out_reg[7]_i_1_n_7 }),
        .S({\g_out[7]_i_6_n_0 ,\g_out[7]_i_7_n_0 ,\g_out[7]_i_8_n_0 ,\g_out[7]_i_9_n_0 }));
  CARRY4 \g_out_reg[7]_i_12 
       (.CI(1'b0),
        .CO({\g_out_reg[7]_i_12_n_0 ,\g_out_reg[7]_i_12_n_1 ,\g_out_reg[7]_i_12_n_2 ,\g_out_reg[7]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({\g_out[3]_i_4_0 ,1'b0}),
        .O({\g_out_reg[7]_i_12_n_4 ,\g_out_reg[7]_i_12_n_5 ,\g_out_reg[7]_i_12_n_6 ,\g_out_reg[7]_i_12_n_7 }),
        .S(\g_out[3]_i_4_1 ));
  CARRY4 \g_out_reg[7]_i_14 
       (.CI(1'b0),
        .CO({\g_out_reg[7]_i_14_n_0 ,\g_out_reg[7]_i_14_n_1 ,\g_out_reg[7]_i_14_n_2 ,\g_out_reg[7]_i_14_n_3 }),
        .CYINIT(1'b0),
        .DI({\mult_reg_n_102_[1][6] ,\mult_reg_n_103_[1][6] ,\mult_reg_n_104_[1][6] ,1'b0}),
        .O({\g_out_reg[7]_i_14_n_4 ,\g_out_reg[7]_i_14_n_5 ,\g_out_reg[7]_i_14_n_6 ,\g_out_reg[7]_i_14_n_7 }),
        .S({\mult_reg_n_102_[1][6] ,\mult_reg_n_103_[1][6] ,\mult_reg_n_104_[1][6] ,\mult_reg_n_105_[1][6] }));
  CARRY4 \g_out_reg[7]_i_15 
       (.CI(1'b0),
        .CO({\g_out_reg[7]_i_15_n_0 ,\g_out_reg[7]_i_15_n_1 ,\g_out_reg[7]_i_15_n_2 ,\g_out_reg[7]_i_15_n_3 }),
        .CYINIT(1'b0),
        .DI({\g_out[7]_i_24_n_0 ,\g_out[7]_i_25_n_0 ,\g_out[7]_i_26_n_0 ,1'b0}),
        .O({\g_out_reg[7]_i_15_n_4 ,\g_out_reg[7]_i_15_n_5 ,\g_out_reg[7]_i_15_n_6 ,\g_out_reg[7]_i_15_n_7 }),
        .S({\g_out[7]_i_27_n_0 ,\g_out[7]_i_28_n_0 ,\g_out[7]_i_29_n_0 ,\g_out[7]_i_30_n_0 }));
  FDRE \g_out_reg[8] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\g_out_reg[11]_i_1_n_7 ),
        .Q(g_out[8]),
        .R(1'b0));
  FDRE \g_out_reg[9] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\g_out_reg[11]_i_1_n_6 ),
        .Q(g_out[9]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \mult1_reg[0][7] 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,pixel_data[31:27]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_mult1_reg[0][7]_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_mult1_reg[0][7]_BCOUT_UNCONNECTED [17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_mult1_reg[0][7]_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_mult1_reg[0][7]_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(i_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_mult1_reg[0][7]_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_mult1_reg[0][7]_OVERFLOW_UNCONNECTED ),
        .P({\NLW_mult1_reg[0][7]_P_UNCONNECTED [47:13],\mult1_reg_n_93_[0][7] ,\mult1_reg_n_94_[0][7] ,\mult1_reg_n_95_[0][7] ,\mult1_reg_n_96_[0][7] ,\mult1_reg_n_97_[0][7] ,\mult1_reg_n_98_[0][7] ,\mult1_reg_n_99_[0][7] ,\mult1_reg_n_100_[0][7] ,\mult1_reg_n_101_[0][7] ,\mult1_reg_n_102_[0][7] ,\mult1_reg_n_103_[0][7] ,\mult1_reg_n_104_[0][7] ,\mult1_reg_n_105_[0][7] }),
        .PATTERNBDETECT(\NLW_mult1_reg[0][7]_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_mult1_reg[0][7]_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_mult1_reg[0][7]_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_mult1_reg[0][7]_UNDERFLOW_UNCONNECTED ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \mult1_reg[0][8] 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,pixel_data[15:11]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_mult1_reg[0][8]_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_mult1_reg[0][8]_BCOUT_UNCONNECTED [17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_mult1_reg[0][8]_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_mult1_reg[0][8]_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(i_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_mult1_reg[0][8]_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_mult1_reg[0][8]_OVERFLOW_UNCONNECTED ),
        .P({\NLW_mult1_reg[0][8]_P_UNCONNECTED [47:13],\mult1_reg_n_93_[0][8] ,\mult1_reg_n_94_[0][8] ,\mult1_reg_n_95_[0][8] ,\mult1_reg_n_96_[0][8] ,\mult1_reg_n_97_[0][8] ,\mult1_reg_n_98_[0][8] ,\mult1_reg_n_99_[0][8] ,\mult1_reg_n_100_[0][8] ,\mult1_reg_n_101_[0][8] ,\mult1_reg_n_102_[0][8] ,\mult1_reg_n_103_[0][8] ,\mult1_reg_n_104_[0][8] ,\mult1_reg_n_105_[0][8] }),
        .PATTERNBDETECT(\NLW_mult1_reg[0][8]_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_mult1_reg[0][8]_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_mult1_reg[0][8]_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_mult1_reg[0][8]_UNDERFLOW_UNCONNECTED ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \mult1_reg[1][7] 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,pixel_data[26:21]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_mult1_reg[1][7]_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_mult1_reg[1][7]_BCOUT_UNCONNECTED [17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_mult1_reg[1][7]_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_mult1_reg[1][7]_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(i_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_mult1_reg[1][7]_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_mult1_reg[1][7]_OVERFLOW_UNCONNECTED ),
        .P({\NLW_mult1_reg[1][7]_P_UNCONNECTED [47:14],\mult1_reg_n_92_[1][7] ,\mult1_reg_n_93_[1][7] ,\mult1_reg_n_94_[1][7] ,\mult1_reg_n_95_[1][7] ,\mult1_reg_n_96_[1][7] ,\mult1_reg_n_97_[1][7] ,\mult1_reg_n_98_[1][7] ,\mult1_reg_n_99_[1][7] ,\mult1_reg_n_100_[1][7] ,\mult1_reg_n_101_[1][7] ,\mult1_reg_n_102_[1][7] ,\mult1_reg_n_103_[1][7] ,\mult1_reg_n_104_[1][7] ,\mult1_reg_n_105_[1][7] }),
        .PATTERNBDETECT(\NLW_mult1_reg[1][7]_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_mult1_reg[1][7]_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_mult1_reg[1][7]_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_mult1_reg[1][7]_UNDERFLOW_UNCONNECTED ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \mult1_reg[1][8] 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,pixel_data[10:5]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_mult1_reg[1][8]_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_mult1_reg[1][8]_BCOUT_UNCONNECTED [17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_mult1_reg[1][8]_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_mult1_reg[1][8]_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(i_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_mult1_reg[1][8]_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_mult1_reg[1][8]_OVERFLOW_UNCONNECTED ),
        .P({\NLW_mult1_reg[1][8]_P_UNCONNECTED [47:14],\mult1_reg_n_92_[1][8] ,\mult1_reg_n_93_[1][8] ,\mult1_reg_n_94_[1][8] ,\mult1_reg_n_95_[1][8] ,\mult1_reg_n_96_[1][8] ,\mult1_reg_n_97_[1][8] ,\mult1_reg_n_98_[1][8] ,\mult1_reg_n_99_[1][8] ,\mult1_reg_n_100_[1][8] ,\mult1_reg_n_101_[1][8] ,\mult1_reg_n_102_[1][8] ,\mult1_reg_n_103_[1][8] ,\mult1_reg_n_104_[1][8] ,\mult1_reg_n_105_[1][8] }),
        .PATTERNBDETECT(\NLW_mult1_reg[1][8]_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_mult1_reg[1][8]_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_mult1_reg[1][8]_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_mult1_reg[1][8]_UNDERFLOW_UNCONNECTED ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \mult1_reg[2][7] 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,pixel_data[20:16]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_mult1_reg[2][7]_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_mult1_reg[2][7]_BCOUT_UNCONNECTED [17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_mult1_reg[2][7]_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_mult1_reg[2][7]_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(i_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_mult1_reg[2][7]_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_mult1_reg[2][7]_OVERFLOW_UNCONNECTED ),
        .P({\NLW_mult1_reg[2][7]_P_UNCONNECTED [47:13],\mult1_reg_n_93_[2][7] ,\mult1_reg_n_94_[2][7] ,\mult1_reg_n_95_[2][7] ,\mult1_reg_n_96_[2][7] ,\mult1_reg_n_97_[2][7] ,\mult1_reg_n_98_[2][7] ,\mult1_reg_n_99_[2][7] ,\mult1_reg_n_100_[2][7] ,\mult1_reg_n_101_[2][7] ,\mult1_reg_n_102_[2][7] ,\mult1_reg_n_103_[2][7] ,\mult1_reg_n_104_[2][7] ,\mult1_reg_n_105_[2][7] }),
        .PATTERNBDETECT(\NLW_mult1_reg[2][7]_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_mult1_reg[2][7]_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_mult1_reg[2][7]_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_mult1_reg[2][7]_UNDERFLOW_UNCONNECTED ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \mult1_reg[2][8] 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,pixel_data[4:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_mult1_reg[2][8]_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_mult1_reg[2][8]_BCOUT_UNCONNECTED [17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_mult1_reg[2][8]_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_mult1_reg[2][8]_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(i_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_mult1_reg[2][8]_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_mult1_reg[2][8]_OVERFLOW_UNCONNECTED ),
        .P({\NLW_mult1_reg[2][8]_P_UNCONNECTED [47:13],\mult1_reg_n_93_[2][8] ,\mult1_reg_n_94_[2][8] ,\mult1_reg_n_95_[2][8] ,\mult1_reg_n_96_[2][8] ,\mult1_reg_n_97_[2][8] ,\mult1_reg_n_98_[2][8] ,\mult1_reg_n_99_[2][8] ,\mult1_reg_n_100_[2][8] ,\mult1_reg_n_101_[2][8] ,\mult1_reg_n_102_[2][8] ,\mult1_reg_n_103_[2][8] ,\mult1_reg_n_104_[2][8] ,\mult1_reg_n_105_[2][8] }),
        .PATTERNBDETECT(\NLW_mult1_reg[2][8]_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_mult1_reg[2][8]_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_mult1_reg[2][8]_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_mult1_reg[2][8]_UNDERFLOW_UNCONNECTED ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \mult_reg[0][0] 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,pixel_data[79:75]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_mult_reg[0][0]_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_mult_reg[0][0]_BCOUT_UNCONNECTED [17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_mult_reg[0][0]_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_mult_reg[0][0]_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(i_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_mult_reg[0][0]_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_mult_reg[0][0]_OVERFLOW_UNCONNECTED ),
        .P({\NLW_mult_reg[0][0]_P_UNCONNECTED [47:13],\mult_reg_n_93_[0][0] ,\mult_reg_n_94_[0][0] ,\mult_reg_n_95_[0][0] ,\mult_reg_n_96_[0][0] ,\mult_reg_n_97_[0][0] ,\mult_reg_n_98_[0][0] ,\mult_reg_n_99_[0][0] ,\mult_reg_n_100_[0][0] ,\mult_reg_n_101_[0][0] ,\mult_reg_n_102_[0][0] ,\mult_reg_n_103_[0][0] ,\mult_reg_n_104_[0][0] ,\mult_reg_n_105_[0][0] }),
        .PATTERNBDETECT(\NLW_mult_reg[0][0]_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_mult_reg[0][0]_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_mult_reg[0][0]_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_mult_reg[0][0]_UNDERFLOW_UNCONNECTED ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \mult_reg[0][3] 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,pixel_data[63:59]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_mult_reg[0][3]_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_mult_reg[0][3]_BCOUT_UNCONNECTED [17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_mult_reg[0][3]_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_mult_reg[0][3]_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(i_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_mult_reg[0][3]_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_mult_reg[0][3]_OVERFLOW_UNCONNECTED ),
        .P({\NLW_mult_reg[0][3]_P_UNCONNECTED [47:13],\mult_reg_n_93_[0][3] ,\mult_reg_n_94_[0][3] ,\mult_reg_n_95_[0][3] ,\mult_reg_n_96_[0][3] ,\mult_reg_n_97_[0][3] ,\mult_reg_n_98_[0][3] ,\mult_reg_n_99_[0][3] ,\mult_reg_n_100_[0][3] ,\mult_reg_n_101_[0][3] ,\mult_reg_n_102_[0][3] ,\mult_reg_n_103_[0][3] ,\mult_reg_n_104_[0][3] ,\mult_reg_n_105_[0][3] }),
        .PATTERNBDETECT(\NLW_mult_reg[0][3]_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_mult_reg[0][3]_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_mult_reg[0][3]_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_mult_reg[0][3]_UNDERFLOW_UNCONNECTED ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \mult_reg[0][6] 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,pixel_data[47:43]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_mult_reg[0][6]_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_mult_reg[0][6]_BCOUT_UNCONNECTED [17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_mult_reg[0][6]_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_mult_reg[0][6]_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(i_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_mult_reg[0][6]_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_mult_reg[0][6]_OVERFLOW_UNCONNECTED ),
        .P({\NLW_mult_reg[0][6]_P_UNCONNECTED [47:13],\mult_reg_n_93_[0][6] ,\mult_reg_n_94_[0][6] ,\mult_reg_n_95_[0][6] ,\mult_reg_n_96_[0][6] ,\mult_reg_n_97_[0][6] ,\mult_reg_n_98_[0][6] ,\mult_reg_n_99_[0][6] ,\mult_reg_n_100_[0][6] ,\mult_reg_n_101_[0][6] ,\mult_reg_n_102_[0][6] ,\mult_reg_n_103_[0][6] ,\mult_reg_n_104_[0][6] ,\mult_reg_n_105_[0][6] }),
        .PATTERNBDETECT(\NLW_mult_reg[0][6]_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_mult_reg[0][6]_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_mult_reg[0][6]_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_mult_reg[0][6]_UNDERFLOW_UNCONNECTED ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \mult_reg[1][0] 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,pixel_data[74:69]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_mult_reg[1][0]_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_mult_reg[1][0]_BCOUT_UNCONNECTED [17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_mult_reg[1][0]_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_mult_reg[1][0]_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(i_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_mult_reg[1][0]_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_mult_reg[1][0]_OVERFLOW_UNCONNECTED ),
        .P({\NLW_mult_reg[1][0]_P_UNCONNECTED [47:14],\mult_reg_n_92_[1][0] ,\mult_reg_n_93_[1][0] ,\mult_reg_n_94_[1][0] ,\mult_reg_n_95_[1][0] ,\mult_reg_n_96_[1][0] ,\mult_reg_n_97_[1][0] ,\mult_reg_n_98_[1][0] ,\mult_reg_n_99_[1][0] ,\mult_reg_n_100_[1][0] ,\mult_reg_n_101_[1][0] ,\mult_reg_n_102_[1][0] ,\mult_reg_n_103_[1][0] ,\mult_reg_n_104_[1][0] ,\mult_reg_n_105_[1][0] }),
        .PATTERNBDETECT(\NLW_mult_reg[1][0]_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_mult_reg[1][0]_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_mult_reg[1][0]_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_mult_reg[1][0]_UNDERFLOW_UNCONNECTED ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \mult_reg[1][3] 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,pixel_data[58:53]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_mult_reg[1][3]_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_mult_reg[1][3]_BCOUT_UNCONNECTED [17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_mult_reg[1][3]_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_mult_reg[1][3]_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(i_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_mult_reg[1][3]_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_mult_reg[1][3]_OVERFLOW_UNCONNECTED ),
        .P({\NLW_mult_reg[1][3]_P_UNCONNECTED [47:14],\mult_reg_n_92_[1][3] ,\mult_reg_n_93_[1][3] ,\mult_reg_n_94_[1][3] ,\mult_reg_n_95_[1][3] ,\mult_reg_n_96_[1][3] ,\mult_reg_n_97_[1][3] ,\mult_reg_n_98_[1][3] ,\mult_reg_n_99_[1][3] ,\mult_reg_n_100_[1][3] ,\mult_reg_n_101_[1][3] ,\mult_reg_n_102_[1][3] ,\mult_reg_n_103_[1][3] ,\mult_reg_n_104_[1][3] ,\mult_reg_n_105_[1][3] }),
        .PATTERNBDETECT(\NLW_mult_reg[1][3]_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_mult_reg[1][3]_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_mult_reg[1][3]_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_mult_reg[1][3]_UNDERFLOW_UNCONNECTED ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \mult_reg[1][6] 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,pixel_data[42:37]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_mult_reg[1][6]_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_mult_reg[1][6]_BCOUT_UNCONNECTED [17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_mult_reg[1][6]_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_mult_reg[1][6]_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(i_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_mult_reg[1][6]_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_mult_reg[1][6]_OVERFLOW_UNCONNECTED ),
        .P({\NLW_mult_reg[1][6]_P_UNCONNECTED [47:14],\mult_reg_n_92_[1][6] ,\mult_reg_n_93_[1][6] ,\mult_reg_n_94_[1][6] ,\mult_reg_n_95_[1][6] ,\mult_reg_n_96_[1][6] ,\mult_reg_n_97_[1][6] ,\mult_reg_n_98_[1][6] ,\mult_reg_n_99_[1][6] ,\mult_reg_n_100_[1][6] ,\mult_reg_n_101_[1][6] ,\mult_reg_n_102_[1][6] ,\mult_reg_n_103_[1][6] ,\mult_reg_n_104_[1][6] ,\mult_reg_n_105_[1][6] }),
        .PATTERNBDETECT(\NLW_mult_reg[1][6]_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_mult_reg[1][6]_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_mult_reg[1][6]_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_mult_reg[1][6]_UNDERFLOW_UNCONNECTED ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \mult_reg[2][0] 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,pixel_data[68:64]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_mult_reg[2][0]_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_mult_reg[2][0]_BCOUT_UNCONNECTED [17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_mult_reg[2][0]_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_mult_reg[2][0]_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(i_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_mult_reg[2][0]_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_mult_reg[2][0]_OVERFLOW_UNCONNECTED ),
        .P({\NLW_mult_reg[2][0]_P_UNCONNECTED [47:13],\mult_reg_n_93_[2][0] ,\mult_reg_n_94_[2][0] ,\mult_reg_n_95_[2][0] ,\mult_reg_n_96_[2][0] ,\mult_reg_n_97_[2][0] ,\mult_reg_n_98_[2][0] ,\mult_reg_n_99_[2][0] ,\mult_reg_n_100_[2][0] ,\mult_reg_n_101_[2][0] ,\mult_reg_n_102_[2][0] ,\mult_reg_n_103_[2][0] ,\mult_reg_n_104_[2][0] ,\mult_reg_n_105_[2][0] }),
        .PATTERNBDETECT(\NLW_mult_reg[2][0]_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_mult_reg[2][0]_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_mult_reg[2][0]_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_mult_reg[2][0]_UNDERFLOW_UNCONNECTED ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \mult_reg[2][3] 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,pixel_data[52:48]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_mult_reg[2][3]_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_mult_reg[2][3]_BCOUT_UNCONNECTED [17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_mult_reg[2][3]_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_mult_reg[2][3]_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(i_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_mult_reg[2][3]_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_mult_reg[2][3]_OVERFLOW_UNCONNECTED ),
        .P({\NLW_mult_reg[2][3]_P_UNCONNECTED [47:13],\mult_reg_n_93_[2][3] ,\mult_reg_n_94_[2][3] ,\mult_reg_n_95_[2][3] ,\mult_reg_n_96_[2][3] ,\mult_reg_n_97_[2][3] ,\mult_reg_n_98_[2][3] ,\mult_reg_n_99_[2][3] ,\mult_reg_n_100_[2][3] ,\mult_reg_n_101_[2][3] ,\mult_reg_n_102_[2][3] ,\mult_reg_n_103_[2][3] ,\mult_reg_n_104_[2][3] ,\mult_reg_n_105_[2][3] }),
        .PATTERNBDETECT(\NLW_mult_reg[2][3]_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_mult_reg[2][3]_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_mult_reg[2][3]_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_mult_reg[2][3]_UNDERFLOW_UNCONNECTED ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \mult_reg[2][6] 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,pixel_data[36:32]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_mult_reg[2][6]_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_mult_reg[2][6]_BCOUT_UNCONNECTED [17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_mult_reg[2][6]_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_mult_reg[2][6]_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(i_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_mult_reg[2][6]_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_mult_reg[2][6]_OVERFLOW_UNCONNECTED ),
        .P({\NLW_mult_reg[2][6]_P_UNCONNECTED [47:13],\mult_reg_n_93_[2][6] ,\mult_reg_n_94_[2][6] ,\mult_reg_n_95_[2][6] ,\mult_reg_n_96_[2][6] ,\mult_reg_n_97_[2][6] ,\mult_reg_n_98_[2][6] ,\mult_reg_n_99_[2][6] ,\mult_reg_n_100_[2][6] ,\mult_reg_n_101_[2][6] ,\mult_reg_n_102_[2][6] ,\mult_reg_n_103_[2][6] ,\mult_reg_n_104_[2][6] ,\mult_reg_n_105_[2][6] }),
        .PATTERNBDETECT(\NLW_mult_reg[2][6]_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_mult_reg[2][6]_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_mult_reg[2][6]_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_mult_reg[2][6]_UNDERFLOW_UNCONNECTED ));
  (* HLUTNM = "lutpair95" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \r_out[11]_i_14 
       (.I0(\r_out_reg[15]_i_48_n_5 ),
        .I1(\r_out_reg[15]_i_47_n_6 ),
        .I2(\r_out_reg[15]_i_49_n_5 ),
        .O(\r_out[11]_i_14_n_0 ));
  (* HLUTNM = "lutpair94" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \r_out[11]_i_15 
       (.I0(\r_out_reg[15]_i_48_n_6 ),
        .I1(\r_out_reg[15]_i_47_n_7 ),
        .I2(\r_out_reg[15]_i_49_n_6 ),
        .O(\r_out[11]_i_15_n_0 ));
  (* HLUTNM = "lutpair93" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \r_out[11]_i_16 
       (.I0(\r_out_reg[15]_i_48_n_7 ),
        .I1(\r_out_reg[11]_i_31_n_4 ),
        .I2(\r_out_reg[15]_i_49_n_7 ),
        .O(\r_out[11]_i_16_n_0 ));
  (* HLUTNM = "lutpair92" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \r_out[11]_i_17 
       (.I0(\r_out_reg[11]_i_32_n_4 ),
        .I1(\r_out_reg[11]_i_31_n_5 ),
        .I2(\r_out_reg[11]_i_33_n_4 ),
        .O(\r_out[11]_i_17_n_0 ));
  (* HLUTNM = "lutpair96" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \r_out[11]_i_18 
       (.I0(\r_out_reg[15]_i_48_n_4 ),
        .I1(\r_out_reg[15]_i_47_n_5 ),
        .I2(\r_out_reg[15]_i_49_n_4 ),
        .I3(\r_out[11]_i_14_n_0 ),
        .O(\r_out[11]_i_18_n_0 ));
  (* HLUTNM = "lutpair95" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \r_out[11]_i_19 
       (.I0(\r_out_reg[15]_i_48_n_5 ),
        .I1(\r_out_reg[15]_i_47_n_6 ),
        .I2(\r_out_reg[15]_i_49_n_5 ),
        .I3(\r_out[11]_i_15_n_0 ),
        .O(\r_out[11]_i_19_n_0 ));
  LUT5 #(
    .INIT(32'hBE282828)) 
    \r_out[11]_i_2 
       (.I0(\r_out_reg[15]_i_20_n_5 ),
        .I1(\r_out_reg[15]_i_10_n_5 ),
        .I2(\r_out_reg[15]_i_19_n_5 ),
        .I3(\r_out_reg[15]_i_19_n_6 ),
        .I4(\r_out_reg[15]_i_10_n_6 ),
        .O(\r_out[11]_i_2_n_0 ));
  (* HLUTNM = "lutpair94" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \r_out[11]_i_20 
       (.I0(\r_out_reg[15]_i_48_n_6 ),
        .I1(\r_out_reg[15]_i_47_n_7 ),
        .I2(\r_out_reg[15]_i_49_n_6 ),
        .I3(\r_out[11]_i_16_n_0 ),
        .O(\r_out[11]_i_20_n_0 ));
  (* HLUTNM = "lutpair93" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \r_out[11]_i_21 
       (.I0(\r_out_reg[15]_i_48_n_7 ),
        .I1(\r_out_reg[11]_i_31_n_4 ),
        .I2(\r_out_reg[15]_i_49_n_7 ),
        .I3(\r_out[11]_i_17_n_0 ),
        .O(\r_out[11]_i_21_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \r_out[11]_i_22 
       (.I0(\mult1_reg_n_99_[0][8] ),
        .I1(\mult1_reg_n_99_[0][7] ),
        .O(\r_out[11]_i_22_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \r_out[11]_i_23 
       (.I0(\mult1_reg_n_100_[0][8] ),
        .I1(\mult1_reg_n_100_[0][7] ),
        .O(\r_out[11]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \r_out[11]_i_24 
       (.I0(\mult1_reg_n_101_[0][8] ),
        .I1(\mult1_reg_n_101_[0][7] ),
        .O(\r_out[11]_i_24_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \r_out[11]_i_25 
       (.I0(\mult1_reg_n_102_[0][8] ),
        .I1(\mult1_reg_n_102_[0][7] ),
        .O(\r_out[11]_i_25_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \r_out[11]_i_26 
       (.I0(\mult1_reg_n_99_[0][8] ),
        .I1(\mult1_reg_n_99_[0][7] ),
        .I2(\mult1_reg_n_98_[0][7] ),
        .I3(\mult1_reg_n_98_[0][8] ),
        .O(\r_out[11]_i_26_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \r_out[11]_i_27 
       (.I0(\mult1_reg_n_100_[0][8] ),
        .I1(\mult1_reg_n_100_[0][7] ),
        .I2(\mult1_reg_n_99_[0][7] ),
        .I3(\mult1_reg_n_99_[0][8] ),
        .O(\r_out[11]_i_27_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \r_out[11]_i_28 
       (.I0(\mult1_reg_n_101_[0][8] ),
        .I1(\mult1_reg_n_101_[0][7] ),
        .I2(\mult1_reg_n_100_[0][7] ),
        .I3(\mult1_reg_n_100_[0][8] ),
        .O(\r_out[11]_i_28_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \r_out[11]_i_29 
       (.I0(\mult1_reg_n_102_[0][8] ),
        .I1(\mult1_reg_n_102_[0][7] ),
        .I2(\mult1_reg_n_101_[0][7] ),
        .I3(\mult1_reg_n_101_[0][8] ),
        .O(\r_out[11]_i_29_n_0 ));
  LUT5 #(
    .INIT(32'hBE282828)) 
    \r_out[11]_i_3 
       (.I0(\r_out_reg[15]_i_20_n_6 ),
        .I1(\r_out_reg[15]_i_10_n_6 ),
        .I2(\r_out_reg[15]_i_19_n_6 ),
        .I3(\r_out_reg[15]_i_19_n_7 ),
        .I4(\r_out_reg[15]_i_10_n_7 ),
        .O(\r_out[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \r_out[11]_i_34 
       (.I0(\mult_reg_n_102_[0][6] ),
        .I1(\r_out_reg[11]_i_31_2 ),
        .O(\r_out[11]_i_34_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \r_out[11]_i_35 
       (.I0(\mult_reg_n_103_[0][6] ),
        .I1(\r_out_reg[11]_i_31_1 ),
        .O(\r_out[11]_i_35_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \r_out[11]_i_36 
       (.I0(\mult_reg_n_104_[0][6] ),
        .I1(\r_out_reg[11]_i_31_0 ),
        .O(\r_out[11]_i_36_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \r_out[11]_i_37 
       (.I0(\mult_reg_n_102_[0][6] ),
        .I1(\r_out_reg[11]_i_31_2 ),
        .I2(\r_out_reg[15]_i_47_0 ),
        .I3(\mult_reg_n_101_[0][6] ),
        .O(\r_out[11]_i_37_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \r_out[11]_i_38 
       (.I0(\mult_reg_n_103_[0][6] ),
        .I1(\r_out_reg[11]_i_31_1 ),
        .I2(\r_out_reg[11]_i_31_2 ),
        .I3(\mult_reg_n_102_[0][6] ),
        .O(\r_out[11]_i_38_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \r_out[11]_i_39 
       (.I0(\mult_reg_n_104_[0][6] ),
        .I1(\r_out_reg[11]_i_31_0 ),
        .I2(\r_out_reg[11]_i_31_1 ),
        .I3(\mult_reg_n_103_[0][6] ),
        .O(\r_out[11]_i_39_n_0 ));
  LUT5 #(
    .INIT(32'hBE282828)) 
    \r_out[11]_i_4 
       (.I0(\r_out_reg[15]_i_20_n_7 ),
        .I1(\r_out_reg[15]_i_10_n_7 ),
        .I2(\r_out_reg[15]_i_19_n_7 ),
        .I3(\r_out_reg[11]_i_10_n_4 ),
        .I4(\r_out_reg[11]_i_11_n_4 ),
        .O(\r_out[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_out[11]_i_40 
       (.I0(\mult_reg_n_104_[0][6] ),
        .I1(\r_out_reg[11]_i_31_0 ),
        .O(\r_out[11]_i_40_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \r_out[11]_i_41 
       (.I0(\mult_reg_n_103_[0][3] ),
        .I1(\mult_reg[0][2]_8 [2]),
        .O(\r_out[11]_i_41_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \r_out[11]_i_42 
       (.I0(\mult_reg_n_104_[0][3] ),
        .I1(\mult_reg[0][2]_8 [1]),
        .O(\r_out[11]_i_42_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \r_out[11]_i_43 
       (.I0(\mult_reg_n_105_[0][3] ),
        .I1(\mult_reg[0][2]_8 [0]),
        .O(\r_out[11]_i_43_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \r_out[11]_i_44 
       (.I0(\mult_reg_n_103_[0][3] ),
        .I1(\mult_reg[0][2]_8 [2]),
        .I2(\mult_reg[0][2]_8 [3]),
        .I3(\mult_reg_n_102_[0][3] ),
        .O(\r_out[11]_i_44_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \r_out[11]_i_45 
       (.I0(\mult_reg_n_104_[0][3] ),
        .I1(\mult_reg[0][2]_8 [1]),
        .I2(\mult_reg[0][2]_8 [2]),
        .I3(\mult_reg_n_103_[0][3] ),
        .O(\r_out[11]_i_45_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \r_out[11]_i_46 
       (.I0(\mult_reg_n_105_[0][3] ),
        .I1(\mult_reg[0][2]_8 [0]),
        .I2(\mult_reg[0][2]_8 [1]),
        .I3(\mult_reg_n_104_[0][3] ),
        .O(\r_out[11]_i_46_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_out[11]_i_47 
       (.I0(\mult_reg_n_105_[0][3] ),
        .I1(\mult_reg[0][2]_8 [0]),
        .O(\r_out[11]_i_47_n_0 ));
  (* HLUTNM = "lutpair87" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \r_out[11]_i_48 
       (.I0(\mult_reg[0][8]_5 [2]),
        .I1(\mult_reg[0][0]_4 [2]),
        .I2(\mult_reg_n_103_[0][0] ),
        .O(\r_out[11]_i_48_n_0 ));
  (* HLUTNM = "lutpair86" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \r_out[11]_i_49 
       (.I0(\mult_reg[0][8]_5 [1]),
        .I1(\mult_reg[0][0]_4 [1]),
        .I2(\mult_reg_n_104_[0][0] ),
        .O(\r_out[11]_i_49_n_0 ));
  LUT6 #(
    .INIT(64'hBEBEBE28BE282828)) 
    \r_out[11]_i_5 
       (.I0(\r_out_reg[11]_i_12_n_4 ),
        .I1(\r_out_reg[11]_i_11_n_4 ),
        .I2(\r_out_reg[11]_i_10_n_4 ),
        .I3(\r_out_reg[11]_i_10_n_5 ),
        .I4(\r_out_reg[11]_i_13_n_2 ),
        .I5(\r_out_reg[11]_i_11_n_5 ),
        .O(\r_out[11]_i_5_n_0 ));
  (* HLUTNM = "lutpair85" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \r_out[11]_i_50 
       (.I0(\mult_reg[0][0]_4 [0]),
        .I1(\mult_reg[0][8]_5 [0]),
        .I2(\mult_reg_n_105_[0][0] ),
        .O(\r_out[11]_i_50_n_0 ));
  (* HLUTNM = "lutpair88" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \r_out[11]_i_51 
       (.I0(\mult_reg[0][8]_5 [3]),
        .I1(\mult_reg[0][0]_4 [3]),
        .I2(\mult_reg_n_102_[0][0] ),
        .I3(\r_out[11]_i_48_n_0 ),
        .O(\r_out[11]_i_51_n_0 ));
  (* HLUTNM = "lutpair87" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \r_out[11]_i_52 
       (.I0(\mult_reg[0][8]_5 [2]),
        .I1(\mult_reg[0][0]_4 [2]),
        .I2(\mult_reg_n_103_[0][0] ),
        .I3(\r_out[11]_i_49_n_0 ),
        .O(\r_out[11]_i_52_n_0 ));
  (* HLUTNM = "lutpair86" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \r_out[11]_i_53 
       (.I0(\mult_reg[0][8]_5 [1]),
        .I1(\mult_reg[0][0]_4 [1]),
        .I2(\mult_reg_n_104_[0][0] ),
        .I3(\r_out[11]_i_50_n_0 ),
        .O(\r_out[11]_i_53_n_0 ));
  (* HLUTNM = "lutpair85" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \r_out[11]_i_54 
       (.I0(\mult_reg[0][0]_4 [0]),
        .I1(\mult_reg[0][8]_5 [0]),
        .I2(\mult_reg_n_105_[0][0] ),
        .O(\r_out[11]_i_54_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669966996)) 
    \r_out[11]_i_6 
       (.I0(\r_out[11]_i_2_n_0 ),
        .I1(\r_out_reg[15]_i_10_n_4 ),
        .I2(\r_out_reg[15]_i_19_n_4 ),
        .I3(\r_out_reg[15]_i_20_n_4 ),
        .I4(\r_out_reg[15]_i_10_n_5 ),
        .I5(\r_out_reg[15]_i_19_n_5 ),
        .O(\r_out[11]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669966996)) 
    \r_out[11]_i_7 
       (.I0(\r_out[11]_i_3_n_0 ),
        .I1(\r_out_reg[15]_i_10_n_5 ),
        .I2(\r_out_reg[15]_i_19_n_5 ),
        .I3(\r_out_reg[15]_i_20_n_5 ),
        .I4(\r_out_reg[15]_i_10_n_6 ),
        .I5(\r_out_reg[15]_i_19_n_6 ),
        .O(\r_out[11]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669966996)) 
    \r_out[11]_i_8 
       (.I0(\r_out[11]_i_4_n_0 ),
        .I1(\r_out_reg[15]_i_10_n_6 ),
        .I2(\r_out_reg[15]_i_19_n_6 ),
        .I3(\r_out_reg[15]_i_20_n_6 ),
        .I4(\r_out_reg[15]_i_10_n_7 ),
        .I5(\r_out_reg[15]_i_19_n_7 ),
        .O(\r_out[11]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669966996)) 
    \r_out[11]_i_9 
       (.I0(\r_out[11]_i_5_n_0 ),
        .I1(\r_out_reg[15]_i_10_n_7 ),
        .I2(\r_out_reg[15]_i_19_n_7 ),
        .I3(\r_out_reg[15]_i_20_n_7 ),
        .I4(\r_out_reg[11]_i_11_n_4 ),
        .I5(\r_out_reg[11]_i_10_n_4 ),
        .O(\r_out[11]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \r_out[15]_i_11 
       (.I0(\r_out_reg[15]_i_29_n_2 ),
        .I1(\r_out_reg[15]_i_30_n_3 ),
        .I2(\r_out_reg[15]_i_31_n_2 ),
        .O(\r_out[15]_i_11_n_0 ));
  (* HLUTNM = "lutpair101" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \r_out[15]_i_12 
       (.I0(\r_out_reg[15]_i_29_n_7 ),
        .I1(\r_out_reg[15]_i_32_n_4 ),
        .I2(\r_out_reg[15]_i_31_n_7 ),
        .O(\r_out[15]_i_12_n_0 ));
  (* HLUTNM = "lutpair100" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \r_out[15]_i_13 
       (.I0(\r_out_reg[15]_i_33_n_4 ),
        .I1(\r_out_reg[15]_i_32_n_5 ),
        .I2(\r_out_reg[15]_i_34_n_4 ),
        .O(\r_out[15]_i_13_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \r_out[15]_i_14 
       (.I0(\r_out_reg[15]_i_29_n_2 ),
        .I1(\r_out_reg[15]_i_30_n_3 ),
        .I2(\r_out_reg[15]_i_31_n_2 ),
        .O(\r_out[15]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \r_out[15]_i_15 
       (.I0(\r_out[15]_i_12_n_0 ),
        .I1(\r_out_reg[15]_i_30_n_3 ),
        .I2(\r_out_reg[15]_i_29_n_2 ),
        .I3(\r_out_reg[15]_i_31_n_2 ),
        .O(\r_out[15]_i_15_n_0 ));
  (* HLUTNM = "lutpair101" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \r_out[15]_i_16 
       (.I0(\r_out_reg[15]_i_29_n_7 ),
        .I1(\r_out_reg[15]_i_32_n_4 ),
        .I2(\r_out_reg[15]_i_31_n_7 ),
        .I3(\r_out[15]_i_13_n_0 ),
        .O(\r_out[15]_i_16_n_0 ));
  (* HLUTNM = "lutpair99" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \r_out[15]_i_21 
       (.I0(\r_out_reg[15]_i_33_n_5 ),
        .I1(\r_out_reg[15]_i_32_n_6 ),
        .I2(\r_out_reg[15]_i_34_n_5 ),
        .O(\r_out[15]_i_21_n_0 ));
  (* HLUTNM = "lutpair98" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \r_out[15]_i_22 
       (.I0(\r_out_reg[15]_i_33_n_6 ),
        .I1(\r_out_reg[15]_i_32_n_7 ),
        .I2(\r_out_reg[15]_i_34_n_6 ),
        .O(\r_out[15]_i_22_n_0 ));
  (* HLUTNM = "lutpair97" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \r_out[15]_i_23 
       (.I0(\r_out_reg[15]_i_33_n_7 ),
        .I1(\r_out_reg[15]_i_47_n_4 ),
        .I2(\r_out_reg[15]_i_34_n_7 ),
        .O(\r_out[15]_i_23_n_0 ));
  (* HLUTNM = "lutpair96" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \r_out[15]_i_24 
       (.I0(\r_out_reg[15]_i_48_n_4 ),
        .I1(\r_out_reg[15]_i_47_n_5 ),
        .I2(\r_out_reg[15]_i_49_n_4 ),
        .O(\r_out[15]_i_24_n_0 ));
  (* HLUTNM = "lutpair100" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \r_out[15]_i_25 
       (.I0(\r_out_reg[15]_i_33_n_4 ),
        .I1(\r_out_reg[15]_i_32_n_5 ),
        .I2(\r_out_reg[15]_i_34_n_4 ),
        .I3(\r_out[15]_i_21_n_0 ),
        .O(\r_out[15]_i_25_n_0 ));
  (* HLUTNM = "lutpair99" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \r_out[15]_i_26 
       (.I0(\r_out_reg[15]_i_33_n_5 ),
        .I1(\r_out_reg[15]_i_32_n_6 ),
        .I2(\r_out_reg[15]_i_34_n_5 ),
        .I3(\r_out[15]_i_22_n_0 ),
        .O(\r_out[15]_i_26_n_0 ));
  (* HLUTNM = "lutpair98" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \r_out[15]_i_27 
       (.I0(\r_out_reg[15]_i_33_n_6 ),
        .I1(\r_out_reg[15]_i_32_n_7 ),
        .I2(\r_out_reg[15]_i_34_n_6 ),
        .I3(\r_out[15]_i_23_n_0 ),
        .O(\r_out[15]_i_27_n_0 ));
  (* HLUTNM = "lutpair97" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \r_out[15]_i_28 
       (.I0(\r_out_reg[15]_i_33_n_7 ),
        .I1(\r_out_reg[15]_i_47_n_4 ),
        .I2(\r_out_reg[15]_i_34_n_7 ),
        .I3(\r_out[15]_i_24_n_0 ),
        .O(\r_out[15]_i_28_n_0 ));
  LUT5 #(
    .INIT(32'hBE282828)) 
    \r_out[15]_i_3 
       (.I0(\r_out_reg[15]_i_17_n_6 ),
        .I1(\r_out_reg[15]_i_2_n_6 ),
        .I2(\r_out_reg[15]_i_18_n_2 ),
        .I3(\r_out_reg[15]_i_18_n_7 ),
        .I4(\r_out_reg[15]_i_2_n_7 ),
        .O(\r_out[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \r_out[15]_i_35 
       (.I0(\mult1_reg_n_93_[0][7] ),
        .I1(\mult1_reg_n_93_[0][8] ),
        .O(\r_out[15]_i_35_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \r_out[15]_i_36 
       (.I0(\mult1_reg_n_94_[0][8] ),
        .I1(\mult1_reg_n_94_[0][7] ),
        .O(\r_out[15]_i_36_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \r_out[15]_i_37 
       (.I0(\mult1_reg_n_93_[0][7] ),
        .I1(\mult1_reg_n_93_[0][8] ),
        .O(\r_out[15]_i_37_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \r_out[15]_i_38 
       (.I0(\mult1_reg_n_94_[0][8] ),
        .I1(\mult1_reg_n_94_[0][7] ),
        .I2(\mult1_reg_n_93_[0][7] ),
        .I3(\mult1_reg_n_93_[0][8] ),
        .O(\r_out[15]_i_38_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \r_out[15]_i_39 
       (.I0(\mult1_reg_n_95_[0][8] ),
        .I1(\mult1_reg_n_95_[0][7] ),
        .O(\r_out[15]_i_39_n_0 ));
  LUT5 #(
    .INIT(32'hBE282828)) 
    \r_out[15]_i_4 
       (.I0(\r_out_reg[15]_i_17_n_7 ),
        .I1(\r_out_reg[15]_i_2_n_7 ),
        .I2(\r_out_reg[15]_i_18_n_7 ),
        .I3(\r_out_reg[15]_i_19_n_4 ),
        .I4(\r_out_reg[15]_i_10_n_4 ),
        .O(\r_out[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \r_out[15]_i_40 
       (.I0(\mult1_reg_n_96_[0][8] ),
        .I1(\mult1_reg_n_96_[0][7] ),
        .O(\r_out[15]_i_40_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \r_out[15]_i_41 
       (.I0(\mult1_reg_n_97_[0][8] ),
        .I1(\mult1_reg_n_97_[0][7] ),
        .O(\r_out[15]_i_41_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \r_out[15]_i_42 
       (.I0(\mult1_reg_n_98_[0][8] ),
        .I1(\mult1_reg_n_98_[0][7] ),
        .O(\r_out[15]_i_42_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \r_out[15]_i_43 
       (.I0(\mult1_reg_n_95_[0][8] ),
        .I1(\mult1_reg_n_95_[0][7] ),
        .I2(\mult1_reg_n_94_[0][7] ),
        .I3(\mult1_reg_n_94_[0][8] ),
        .O(\r_out[15]_i_43_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \r_out[15]_i_44 
       (.I0(\mult1_reg_n_96_[0][8] ),
        .I1(\mult1_reg_n_96_[0][7] ),
        .I2(\mult1_reg_n_95_[0][7] ),
        .I3(\mult1_reg_n_95_[0][8] ),
        .O(\r_out[15]_i_44_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \r_out[15]_i_45 
       (.I0(\mult1_reg_n_97_[0][8] ),
        .I1(\mult1_reg_n_97_[0][7] ),
        .I2(\mult1_reg_n_96_[0][7] ),
        .I3(\mult1_reg_n_96_[0][8] ),
        .O(\r_out[15]_i_45_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \r_out[15]_i_46 
       (.I0(\mult1_reg_n_98_[0][8] ),
        .I1(\mult1_reg_n_98_[0][7] ),
        .I2(\mult1_reg_n_97_[0][7] ),
        .I3(\mult1_reg_n_97_[0][8] ),
        .O(\r_out[15]_i_46_n_0 ));
  LUT5 #(
    .INIT(32'hBE282828)) 
    \r_out[15]_i_5 
       (.I0(\r_out_reg[15]_i_20_n_4 ),
        .I1(\r_out_reg[15]_i_10_n_4 ),
        .I2(\r_out_reg[15]_i_19_n_4 ),
        .I3(\r_out_reg[15]_i_19_n_5 ),
        .I4(\r_out_reg[15]_i_10_n_5 ),
        .O(\r_out[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \r_out[15]_i_50 
       (.I0(\mult_reg_n_101_[0][6] ),
        .I1(\r_out_reg[15]_i_47_0 ),
        .O(\r_out[15]_i_50_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \r_out[15]_i_51 
       (.I0(\mult_reg_n_100_[0][6] ),
        .I1(\r_out_reg[15]_i_47_1 ),
        .I2(\mult_reg_n_99_[0][6] ),
        .O(\r_out[15]_i_51_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \r_out[15]_i_52 
       (.I0(\mult_reg_n_101_[0][6] ),
        .I1(\r_out_reg[15]_i_47_0 ),
        .I2(\r_out_reg[15]_i_47_1 ),
        .I3(\mult_reg_n_100_[0][6] ),
        .O(\r_out[15]_i_52_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \r_out[15]_i_53 
       (.I0(\mult_reg_n_102_[0][3] ),
        .I1(\mult_reg[0][2]_8 [3]),
        .O(\r_out[15]_i_53_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \r_out[15]_i_54 
       (.I0(\mult_reg_n_101_[0][3] ),
        .I1(\mult_reg[0][2]_8 [4]),
        .I2(\mult_reg_n_100_[0][3] ),
        .O(\r_out[15]_i_54_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \r_out[15]_i_55 
       (.I0(\mult_reg_n_102_[0][3] ),
        .I1(\mult_reg[0][2]_8 [3]),
        .I2(\mult_reg[0][2]_8 [4]),
        .I3(\mult_reg_n_101_[0][3] ),
        .O(\r_out[15]_i_55_n_0 ));
  (* HLUTNM = "lutpair88" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \r_out[15]_i_56 
       (.I0(\mult_reg[0][8]_5 [3]),
        .I1(\mult_reg[0][0]_4 [3]),
        .I2(\mult_reg_n_102_[0][0] ),
        .O(\r_out[15]_i_56_n_0 ));
  LUT4 #(
    .INIT(16'h17E8)) 
    \r_out[15]_i_57 
       (.I0(\mult_reg_n_101_[0][0] ),
        .I1(\mult_reg[0][0]_4 [4]),
        .I2(\mult_reg[0][8]_5 [4]),
        .I3(\mult_reg_n_100_[0][0] ),
        .O(\r_out[15]_i_57_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \r_out[15]_i_58 
       (.I0(\r_out[15]_i_56_n_0 ),
        .I1(\mult_reg[0][0]_4 [4]),
        .I2(\mult_reg[0][8]_5 [4]),
        .I3(\mult_reg_n_101_[0][0] ),
        .O(\r_out[15]_i_58_n_0 ));
  LUT5 #(
    .INIT(32'h077FF880)) 
    \r_out[15]_i_6 
       (.I0(\r_out_reg[15]_i_2_n_6 ),
        .I1(\r_out_reg[15]_i_18_n_2 ),
        .I2(\r_out_reg[15]_i_2_n_5 ),
        .I3(\r_out_reg[15]_i_17_n_1 ),
        .I4(\r_out_reg[15]_i_2_n_0 ),
        .O(\r_out[15]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h69969696)) 
    \r_out[15]_i_7 
       (.I0(\r_out[15]_i_3_n_0 ),
        .I1(\r_out_reg[15]_i_2_n_5 ),
        .I2(\r_out_reg[15]_i_17_n_1 ),
        .I3(\r_out_reg[15]_i_2_n_6 ),
        .I4(\r_out_reg[15]_i_18_n_2 ),
        .O(\r_out[15]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669966996)) 
    \r_out[15]_i_8 
       (.I0(\r_out[15]_i_4_n_0 ),
        .I1(\r_out_reg[15]_i_2_n_6 ),
        .I2(\r_out_reg[15]_i_18_n_2 ),
        .I3(\r_out_reg[15]_i_17_n_6 ),
        .I4(\r_out_reg[15]_i_2_n_7 ),
        .I5(\r_out_reg[15]_i_18_n_7 ),
        .O(\r_out[15]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669966996)) 
    \r_out[15]_i_9 
       (.I0(\r_out[15]_i_5_n_0 ),
        .I1(\r_out_reg[15]_i_2_n_7 ),
        .I2(\r_out_reg[15]_i_18_n_7 ),
        .I3(\r_out_reg[15]_i_17_n_7 ),
        .I4(\r_out_reg[15]_i_10_n_4 ),
        .I5(\r_out_reg[15]_i_19_n_4 ),
        .O(\r_out[15]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \r_out[3]_i_10 
       (.I0(\r_out_reg[7]_i_14_n_5 ),
        .I1(\r_out_reg[7]_i_15_n_5 ),
        .I2(\r_out_reg[7]_i_12_n_6 ),
        .O(\r_out[3]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \r_out[3]_i_11 
       (.I0(\mult1_reg_n_103_[0][8] ),
        .I1(\mult1_reg_n_103_[0][7] ),
        .O(\r_out[3]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \r_out[3]_i_12 
       (.I0(\mult1_reg_n_104_[0][8] ),
        .I1(\mult1_reg_n_104_[0][7] ),
        .O(\r_out[3]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \r_out[3]_i_13 
       (.I0(\mult1_reg_n_105_[0][8] ),
        .I1(\mult1_reg_n_105_[0][7] ),
        .O(\r_out[3]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \r_out[3]_i_14 
       (.I0(\mult1_reg_n_103_[0][8] ),
        .I1(\mult1_reg_n_103_[0][7] ),
        .I2(\mult1_reg_n_102_[0][7] ),
        .I3(\mult1_reg_n_102_[0][8] ),
        .O(\r_out[3]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \r_out[3]_i_15 
       (.I0(\mult1_reg_n_104_[0][8] ),
        .I1(\mult1_reg_n_104_[0][7] ),
        .I2(\mult1_reg_n_103_[0][7] ),
        .I3(\mult1_reg_n_103_[0][8] ),
        .O(\r_out[3]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \r_out[3]_i_16 
       (.I0(\mult1_reg_n_105_[0][8] ),
        .I1(\mult1_reg_n_105_[0][7] ),
        .I2(\mult1_reg_n_104_[0][7] ),
        .I3(\mult1_reg_n_104_[0][8] ),
        .O(\r_out[3]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_out[3]_i_17 
       (.I0(\mult1_reg_n_105_[0][8] ),
        .I1(\mult1_reg_n_105_[0][7] ),
        .O(\r_out[3]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \r_out[3]_i_2 
       (.I0(\r_out_reg[3]_i_5_n_5 ),
        .I1(\r_out[3]_i_10_n_0 ),
        .I2(\r_out_reg[7]_i_14_n_6 ),
        .I3(\r_out_reg[7]_i_12_n_7 ),
        .I4(\r_out_reg[7]_i_15_n_6 ),
        .O(\r_out[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hE81717E8)) 
    \r_out[3]_i_3 
       (.I0(\r_out_reg[7]_i_14_n_6 ),
        .I1(\r_out_reg[7]_i_12_n_7 ),
        .I2(\r_out_reg[7]_i_15_n_6 ),
        .I3(\r_out_reg[3]_i_5_n_5 ),
        .I4(\r_out[3]_i_10_n_0 ),
        .O(\r_out[3]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \r_out[3]_i_4 
       (.I0(\r_out_reg[7]_i_12_n_7 ),
        .I1(\r_out_reg[7]_i_15_n_6 ),
        .I2(\r_out_reg[7]_i_14_n_6 ),
        .I3(\r_out_reg[3]_i_5_n_6 ),
        .O(\r_out[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \r_out[3]_i_6 
       (.I0(\r_out[3]_i_2_n_0 ),
        .I1(\r_out[7]_i_16_n_0 ),
        .I2(\r_out_reg[3]_i_5_n_4 ),
        .I3(\r_out_reg[7]_i_15_n_5 ),
        .I4(\r_out_reg[7]_i_12_n_6 ),
        .I5(\r_out_reg[7]_i_14_n_5 ),
        .O(\r_out[3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h6999999699969666)) 
    \r_out[3]_i_7 
       (.I0(\r_out[3]_i_10_n_0 ),
        .I1(\r_out_reg[3]_i_5_n_5 ),
        .I2(\r_out_reg[7]_i_14_n_6 ),
        .I3(\r_out_reg[7]_i_15_n_6 ),
        .I4(\r_out_reg[7]_i_12_n_7 ),
        .I5(\r_out_reg[3]_i_5_n_6 ),
        .O(\r_out[3]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h566A)) 
    \r_out[3]_i_8 
       (.I0(\r_out[3]_i_4_n_0 ),
        .I1(\r_out_reg[7]_i_14_n_7 ),
        .I2(\mult_reg[0][2]_8 [0]),
        .I3(\r_out_reg[7]_i_15_n_7 ),
        .O(\r_out[3]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \r_out[3]_i_9 
       (.I0(\mult_reg[0][2]_8 [0]),
        .I1(\r_out_reg[7]_i_15_n_7 ),
        .I2(\r_out_reg[7]_i_14_n_7 ),
        .I3(\r_out_reg[3]_i_5_n_7 ),
        .O(\r_out[3]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \r_out[7]_i_10 
       (.I0(\r_out_reg[11]_i_10_n_5 ),
        .I1(\r_out_reg[11]_i_11_n_5 ),
        .I2(\r_out_reg[11]_i_13_n_2 ),
        .O(\r_out[7]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \r_out[7]_i_11 
       (.I0(\r_out_reg[11]_i_10_n_6 ),
        .I1(\r_out_reg[11]_i_11_n_6 ),
        .I2(\r_out_reg[11]_i_13_n_7 ),
        .O(\r_out[7]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \r_out[7]_i_13 
       (.I0(\r_out_reg[11]_i_10_n_7 ),
        .I1(\r_out_reg[11]_i_11_n_7 ),
        .I2(\r_out_reg[7]_i_12_n_4 ),
        .O(\r_out[7]_i_13_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \r_out[7]_i_16 
       (.I0(\r_out_reg[7]_i_14_n_4 ),
        .I1(\r_out_reg[7]_i_15_n_4 ),
        .I2(\r_out_reg[7]_i_12_n_5 ),
        .O(\r_out[7]_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \r_out[7]_i_17 
       (.I0(\r_out_reg[11]_i_11_n_5 ),
        .I1(\r_out_reg[11]_i_13_n_2 ),
        .I2(\r_out_reg[11]_i_10_n_5 ),
        .O(\r_out[7]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \r_out[7]_i_2 
       (.I0(\r_out_reg[11]_i_12_n_5 ),
        .I1(\r_out[7]_i_10_n_0 ),
        .I2(\r_out_reg[11]_i_10_n_6 ),
        .I3(\r_out_reg[11]_i_13_n_7 ),
        .I4(\r_out_reg[11]_i_11_n_6 ),
        .O(\r_out[7]_i_2_n_0 ));
  (* HLUTNM = "lutpair91" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \r_out[7]_i_25 
       (.I0(\r_out_reg[11]_i_32_n_5 ),
        .I1(\r_out_reg[11]_i_31_n_6 ),
        .I2(\r_out_reg[11]_i_33_n_5 ),
        .O(\r_out[7]_i_25_n_0 ));
  (* HLUTNM = "lutpair90" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \r_out[7]_i_26 
       (.I0(\r_out_reg[11]_i_32_n_6 ),
        .I1(\r_out_reg[11]_i_31_n_7 ),
        .I2(\r_out_reg[11]_i_33_n_6 ),
        .O(\r_out[7]_i_26_n_0 ));
  (* HLUTNM = "lutpair89" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \r_out[7]_i_27 
       (.I0(\r_out_reg[11]_i_32_n_7 ),
        .I1(\mult_reg_n_105_[0][6] ),
        .I2(\r_out_reg[11]_i_33_n_7 ),
        .O(\r_out[7]_i_27_n_0 ));
  (* HLUTNM = "lutpair92" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \r_out[7]_i_28 
       (.I0(\r_out_reg[11]_i_32_n_4 ),
        .I1(\r_out_reg[11]_i_31_n_5 ),
        .I2(\r_out_reg[11]_i_33_n_4 ),
        .I3(\r_out[7]_i_25_n_0 ),
        .O(\r_out[7]_i_28_n_0 ));
  (* HLUTNM = "lutpair91" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \r_out[7]_i_29 
       (.I0(\r_out_reg[11]_i_32_n_5 ),
        .I1(\r_out_reg[11]_i_31_n_6 ),
        .I2(\r_out_reg[11]_i_33_n_5 ),
        .I3(\r_out[7]_i_26_n_0 ),
        .O(\r_out[7]_i_29_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \r_out[7]_i_3 
       (.I0(\r_out_reg[11]_i_12_n_6 ),
        .I1(\r_out[7]_i_11_n_0 ),
        .I2(\r_out_reg[11]_i_10_n_7 ),
        .I3(\r_out_reg[7]_i_12_n_4 ),
        .I4(\r_out_reg[11]_i_11_n_7 ),
        .O(\r_out[7]_i_3_n_0 ));
  (* HLUTNM = "lutpair90" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \r_out[7]_i_30 
       (.I0(\r_out_reg[11]_i_32_n_6 ),
        .I1(\r_out_reg[11]_i_31_n_7 ),
        .I2(\r_out_reg[11]_i_33_n_6 ),
        .I3(\r_out[7]_i_27_n_0 ),
        .O(\r_out[7]_i_30_n_0 ));
  (* HLUTNM = "lutpair89" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \r_out[7]_i_31 
       (.I0(\r_out_reg[11]_i_32_n_7 ),
        .I1(\mult_reg_n_105_[0][6] ),
        .I2(\r_out_reg[11]_i_33_n_7 ),
        .O(\r_out[7]_i_31_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \r_out[7]_i_4 
       (.I0(\r_out_reg[11]_i_12_n_7 ),
        .I1(\r_out[7]_i_13_n_0 ),
        .I2(\r_out_reg[7]_i_14_n_4 ),
        .I3(\r_out_reg[7]_i_12_n_5 ),
        .I4(\r_out_reg[7]_i_15_n_4 ),
        .O(\r_out[7]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \r_out[7]_i_5 
       (.I0(\r_out_reg[3]_i_5_n_4 ),
        .I1(\r_out[7]_i_16_n_0 ),
        .I2(\r_out_reg[7]_i_14_n_5 ),
        .I3(\r_out_reg[7]_i_12_n_6 ),
        .I4(\r_out_reg[7]_i_15_n_5 ),
        .O(\r_out[7]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \r_out[7]_i_6 
       (.I0(\r_out[7]_i_2_n_0 ),
        .I1(\r_out_reg[11]_i_11_n_4 ),
        .I2(\r_out_reg[11]_i_10_n_4 ),
        .I3(\r_out_reg[11]_i_12_n_4 ),
        .I4(\r_out[7]_i_17_n_0 ),
        .O(\r_out[7]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \r_out[7]_i_7 
       (.I0(\r_out[7]_i_3_n_0 ),
        .I1(\r_out[7]_i_10_n_0 ),
        .I2(\r_out_reg[11]_i_12_n_5 ),
        .I3(\r_out_reg[11]_i_11_n_6 ),
        .I4(\r_out_reg[11]_i_13_n_7 ),
        .I5(\r_out_reg[11]_i_10_n_6 ),
        .O(\r_out[7]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \r_out[7]_i_8 
       (.I0(\r_out[7]_i_4_n_0 ),
        .I1(\r_out[7]_i_11_n_0 ),
        .I2(\r_out_reg[11]_i_12_n_6 ),
        .I3(\r_out_reg[11]_i_11_n_7 ),
        .I4(\r_out_reg[7]_i_12_n_4 ),
        .I5(\r_out_reg[11]_i_10_n_7 ),
        .O(\r_out[7]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \r_out[7]_i_9 
       (.I0(\r_out[7]_i_5_n_0 ),
        .I1(\r_out[7]_i_13_n_0 ),
        .I2(\r_out_reg[11]_i_12_n_7 ),
        .I3(\r_out_reg[7]_i_15_n_4 ),
        .I4(\r_out_reg[7]_i_12_n_5 ),
        .I5(\r_out_reg[7]_i_14_n_4 ),
        .O(\r_out[7]_i_9_n_0 ));
  FDRE \r_out_reg[0] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\r_out_reg[3]_i_1_n_7 ),
        .Q(r_out[0]),
        .R(1'b0));
  FDRE \r_out_reg[10] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\r_out_reg[11]_i_1_n_5 ),
        .Q(r_out[10]),
        .R(1'b0));
  FDRE \r_out_reg[11] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\r_out_reg[11]_i_1_n_4 ),
        .Q(r_out[11]),
        .R(1'b0));
  CARRY4 \r_out_reg[11]_i_1 
       (.CI(\r_out_reg[7]_i_1_n_0 ),
        .CO({\r_out_reg[11]_i_1_n_0 ,\r_out_reg[11]_i_1_n_1 ,\r_out_reg[11]_i_1_n_2 ,\r_out_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\r_out[11]_i_2_n_0 ,\r_out[11]_i_3_n_0 ,\r_out[11]_i_4_n_0 ,\r_out[11]_i_5_n_0 }),
        .O({\r_out_reg[11]_i_1_n_4 ,\r_out_reg[11]_i_1_n_5 ,\r_out_reg[11]_i_1_n_6 ,\r_out_reg[11]_i_1_n_7 }),
        .S({\r_out[11]_i_6_n_0 ,\r_out[11]_i_7_n_0 ,\r_out[11]_i_8_n_0 ,\r_out[11]_i_9_n_0 }));
  CARRY4 \r_out_reg[11]_i_10 
       (.CI(\r_out_reg[7]_i_14_n_0 ),
        .CO({\r_out_reg[11]_i_10_n_0 ,\r_out_reg[11]_i_10_n_1 ,\r_out_reg[11]_i_10_n_2 ,\r_out_reg[11]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({\mult_reg_n_98_[0][6] ,\mult_reg_n_99_[0][6] ,\mult_reg_n_100_[0][6] ,\mult_reg_n_101_[0][6] }),
        .O({\r_out_reg[11]_i_10_n_4 ,\r_out_reg[11]_i_10_n_5 ,\r_out_reg[11]_i_10_n_6 ,\r_out_reg[11]_i_10_n_7 }),
        .S({\mult_reg_n_98_[0][6] ,\mult_reg_n_99_[0][6] ,\mult_reg_n_100_[0][6] ,\mult_reg_n_101_[0][6] }));
  CARRY4 \r_out_reg[11]_i_11 
       (.CI(\r_out_reg[7]_i_15_n_0 ),
        .CO({\r_out_reg[11]_i_11_n_0 ,\r_out_reg[11]_i_11_n_1 ,\r_out_reg[11]_i_11_n_2 ,\r_out_reg[11]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({\r_out[11]_i_14_n_0 ,\r_out[11]_i_15_n_0 ,\r_out[11]_i_16_n_0 ,\r_out[11]_i_17_n_0 }),
        .O({\r_out_reg[11]_i_11_n_4 ,\r_out_reg[11]_i_11_n_5 ,\r_out_reg[11]_i_11_n_6 ,\r_out_reg[11]_i_11_n_7 }),
        .S({\r_out[11]_i_18_n_0 ,\r_out[11]_i_19_n_0 ,\r_out[11]_i_20_n_0 ,\r_out[11]_i_21_n_0 }));
  CARRY4 \r_out_reg[11]_i_12 
       (.CI(\r_out_reg[3]_i_5_n_0 ),
        .CO({\r_out_reg[11]_i_12_n_0 ,\r_out_reg[11]_i_12_n_1 ,\r_out_reg[11]_i_12_n_2 ,\r_out_reg[11]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({\r_out[11]_i_22_n_0 ,\r_out[11]_i_23_n_0 ,\r_out[11]_i_24_n_0 ,\r_out[11]_i_25_n_0 }),
        .O({\r_out_reg[11]_i_12_n_4 ,\r_out_reg[11]_i_12_n_5 ,\r_out_reg[11]_i_12_n_6 ,\r_out_reg[11]_i_12_n_7 }),
        .S({\r_out[11]_i_26_n_0 ,\r_out[11]_i_27_n_0 ,\r_out[11]_i_28_n_0 ,\r_out[11]_i_29_n_0 }));
  CARRY4 \r_out_reg[11]_i_13 
       (.CI(\r_out_reg[7]_i_12_n_0 ),
        .CO({\NLW_r_out_reg[11]_i_13_CO_UNCONNECTED [3:2],\r_out_reg[11]_i_13_n_2 ,\NLW_r_out_reg[11]_i_13_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\r_out[7]_i_7_0 }),
        .O({\NLW_r_out_reg[11]_i_13_O_UNCONNECTED [3:1],\r_out_reg[11]_i_13_n_7 }),
        .S({1'b0,1'b0,1'b1,\r_out[7]_i_7_1 }));
  CARRY4 \r_out_reg[11]_i_31 
       (.CI(1'b0),
        .CO({\r_out_reg[11]_i_31_n_0 ,\r_out_reg[11]_i_31_n_1 ,\r_out_reg[11]_i_31_n_2 ,\r_out_reg[11]_i_31_n_3 }),
        .CYINIT(1'b0),
        .DI({\r_out[11]_i_34_n_0 ,\r_out[11]_i_35_n_0 ,\r_out[11]_i_36_n_0 ,1'b0}),
        .O({\r_out_reg[11]_i_31_n_4 ,\r_out_reg[11]_i_31_n_5 ,\r_out_reg[11]_i_31_n_6 ,\r_out_reg[11]_i_31_n_7 }),
        .S({\r_out[11]_i_37_n_0 ,\r_out[11]_i_38_n_0 ,\r_out[11]_i_39_n_0 ,\r_out[11]_i_40_n_0 }));
  CARRY4 \r_out_reg[11]_i_32 
       (.CI(1'b0),
        .CO({\r_out_reg[11]_i_32_n_0 ,\r_out_reg[11]_i_32_n_1 ,\r_out_reg[11]_i_32_n_2 ,\r_out_reg[11]_i_32_n_3 }),
        .CYINIT(1'b0),
        .DI({\r_out[11]_i_41_n_0 ,\r_out[11]_i_42_n_0 ,\r_out[11]_i_43_n_0 ,1'b0}),
        .O({\r_out_reg[11]_i_32_n_4 ,\r_out_reg[11]_i_32_n_5 ,\r_out_reg[11]_i_32_n_6 ,\r_out_reg[11]_i_32_n_7 }),
        .S({\r_out[11]_i_44_n_0 ,\r_out[11]_i_45_n_0 ,\r_out[11]_i_46_n_0 ,\r_out[11]_i_47_n_0 }));
  CARRY4 \r_out_reg[11]_i_33 
       (.CI(1'b0),
        .CO({\r_out_reg[11]_i_33_n_0 ,\r_out_reg[11]_i_33_n_1 ,\r_out_reg[11]_i_33_n_2 ,\r_out_reg[11]_i_33_n_3 }),
        .CYINIT(1'b0),
        .DI({\r_out[11]_i_48_n_0 ,\r_out[11]_i_49_n_0 ,\r_out[11]_i_50_n_0 ,1'b0}),
        .O({\r_out_reg[11]_i_33_n_4 ,\r_out_reg[11]_i_33_n_5 ,\r_out_reg[11]_i_33_n_6 ,\r_out_reg[11]_i_33_n_7 }),
        .S({\r_out[11]_i_51_n_0 ,\r_out[11]_i_52_n_0 ,\r_out[11]_i_53_n_0 ,\r_out[11]_i_54_n_0 }));
  FDRE \r_out_reg[12] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\r_out_reg[15]_i_1_n_7 ),
        .Q(r_out[12]),
        .R(1'b0));
  FDRE \r_out_reg[13] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\r_out_reg[15]_i_1_n_6 ),
        .Q(r_out[13]),
        .R(1'b0));
  FDRE \r_out_reg[14] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\r_out_reg[15]_i_1_n_5 ),
        .Q(r_out[14]),
        .R(1'b0));
  FDRE \r_out_reg[15] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\r_out_reg[15]_i_1_n_4 ),
        .Q(r_out[15]),
        .R(1'b0));
  CARRY4 \r_out_reg[15]_i_1 
       (.CI(\r_out_reg[11]_i_1_n_0 ),
        .CO({\r_out_reg[15]_i_1_n_0 ,\r_out_reg[15]_i_1_n_1 ,\r_out_reg[15]_i_1_n_2 ,\r_out_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\r_out_reg[15]_i_2_n_0 ,\r_out[15]_i_3_n_0 ,\r_out[15]_i_4_n_0 ,\r_out[15]_i_5_n_0 }),
        .O({\r_out_reg[15]_i_1_n_4 ,\r_out_reg[15]_i_1_n_5 ,\r_out_reg[15]_i_1_n_6 ,\r_out_reg[15]_i_1_n_7 }),
        .S({\r_out[15]_i_6_n_0 ,\r_out[15]_i_7_n_0 ,\r_out[15]_i_8_n_0 ,\r_out[15]_i_9_n_0 }));
  CARRY4 \r_out_reg[15]_i_10 
       (.CI(\r_out_reg[11]_i_11_n_0 ),
        .CO({\r_out_reg[15]_i_10_n_0 ,\r_out_reg[15]_i_10_n_1 ,\r_out_reg[15]_i_10_n_2 ,\r_out_reg[15]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({\r_out[15]_i_21_n_0 ,\r_out[15]_i_22_n_0 ,\r_out[15]_i_23_n_0 ,\r_out[15]_i_24_n_0 }),
        .O({\r_out_reg[15]_i_10_n_4 ,\r_out_reg[15]_i_10_n_5 ,\r_out_reg[15]_i_10_n_6 ,\r_out_reg[15]_i_10_n_7 }),
        .S({\r_out[15]_i_25_n_0 ,\r_out[15]_i_26_n_0 ,\r_out[15]_i_27_n_0 ,\r_out[15]_i_28_n_0 }));
  CARRY4 \r_out_reg[15]_i_17 
       (.CI(\r_out_reg[15]_i_20_n_0 ),
        .CO({\NLW_r_out_reg[15]_i_17_CO_UNCONNECTED [3],\r_out_reg[15]_i_17_n_1 ,\NLW_r_out_reg[15]_i_17_CO_UNCONNECTED [1],\r_out_reg[15]_i_17_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\r_out[15]_i_35_n_0 ,\r_out[15]_i_36_n_0 }),
        .O({\NLW_r_out_reg[15]_i_17_O_UNCONNECTED [3:2],\r_out_reg[15]_i_17_n_6 ,\r_out_reg[15]_i_17_n_7 }),
        .S({1'b0,1'b1,\r_out[15]_i_37_n_0 ,\r_out[15]_i_38_n_0 }));
  CARRY4 \r_out_reg[15]_i_18 
       (.CI(\r_out_reg[15]_i_19_n_0 ),
        .CO({\NLW_r_out_reg[15]_i_18_CO_UNCONNECTED [3:2],\r_out_reg[15]_i_18_n_2 ,\NLW_r_out_reg[15]_i_18_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\mult_reg_n_93_[0][6] }),
        .O({\NLW_r_out_reg[15]_i_18_O_UNCONNECTED [3:1],\r_out_reg[15]_i_18_n_7 }),
        .S({1'b0,1'b0,1'b1,\mult_reg_n_93_[0][6] }));
  CARRY4 \r_out_reg[15]_i_19 
       (.CI(\r_out_reg[11]_i_10_n_0 ),
        .CO({\r_out_reg[15]_i_19_n_0 ,\r_out_reg[15]_i_19_n_1 ,\r_out_reg[15]_i_19_n_2 ,\r_out_reg[15]_i_19_n_3 }),
        .CYINIT(1'b0),
        .DI({\mult_reg_n_94_[0][6] ,\mult_reg_n_95_[0][6] ,\mult_reg_n_96_[0][6] ,\mult_reg_n_97_[0][6] }),
        .O({\r_out_reg[15]_i_19_n_4 ,\r_out_reg[15]_i_19_n_5 ,\r_out_reg[15]_i_19_n_6 ,\r_out_reg[15]_i_19_n_7 }),
        .S({\mult_reg_n_94_[0][6] ,\mult_reg_n_95_[0][6] ,\mult_reg_n_96_[0][6] ,\mult_reg_n_97_[0][6] }));
  CARRY4 \r_out_reg[15]_i_2 
       (.CI(\r_out_reg[15]_i_10_n_0 ),
        .CO({\r_out_reg[15]_i_2_n_0 ,\NLW_r_out_reg[15]_i_2_CO_UNCONNECTED [2],\r_out_reg[15]_i_2_n_2 ,\r_out_reg[15]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\r_out[15]_i_11_n_0 ,\r_out[15]_i_12_n_0 ,\r_out[15]_i_13_n_0 }),
        .O({\NLW_r_out_reg[15]_i_2_O_UNCONNECTED [3],\r_out_reg[15]_i_2_n_5 ,\r_out_reg[15]_i_2_n_6 ,\r_out_reg[15]_i_2_n_7 }),
        .S({1'b1,\r_out[15]_i_14_n_0 ,\r_out[15]_i_15_n_0 ,\r_out[15]_i_16_n_0 }));
  CARRY4 \r_out_reg[15]_i_20 
       (.CI(\r_out_reg[11]_i_12_n_0 ),
        .CO({\r_out_reg[15]_i_20_n_0 ,\r_out_reg[15]_i_20_n_1 ,\r_out_reg[15]_i_20_n_2 ,\r_out_reg[15]_i_20_n_3 }),
        .CYINIT(1'b0),
        .DI({\r_out[15]_i_39_n_0 ,\r_out[15]_i_40_n_0 ,\r_out[15]_i_41_n_0 ,\r_out[15]_i_42_n_0 }),
        .O({\r_out_reg[15]_i_20_n_4 ,\r_out_reg[15]_i_20_n_5 ,\r_out_reg[15]_i_20_n_6 ,\r_out_reg[15]_i_20_n_7 }),
        .S({\r_out[15]_i_43_n_0 ,\r_out[15]_i_44_n_0 ,\r_out[15]_i_45_n_0 ,\r_out[15]_i_46_n_0 }));
  CARRY4 \r_out_reg[15]_i_29 
       (.CI(\r_out_reg[15]_i_33_n_0 ),
        .CO({\NLW_r_out_reg[15]_i_29_CO_UNCONNECTED [3:2],\r_out_reg[15]_i_29_n_2 ,\NLW_r_out_reg[15]_i_29_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_r_out_reg[15]_i_29_O_UNCONNECTED [3:1],\r_out_reg[15]_i_29_n_7 }),
        .S({1'b0,1'b0,1'b1,\mult_reg_n_93_[0][3] }));
  CARRY4 \r_out_reg[15]_i_30 
       (.CI(\r_out_reg[15]_i_32_n_0 ),
        .CO({\NLW_r_out_reg[15]_i_30_CO_UNCONNECTED [3:1],\r_out_reg[15]_i_30_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_r_out_reg[15]_i_30_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 \r_out_reg[15]_i_31 
       (.CI(\r_out_reg[15]_i_34_n_0 ),
        .CO({\NLW_r_out_reg[15]_i_31_CO_UNCONNECTED [3:2],\r_out_reg[15]_i_31_n_2 ,\NLW_r_out_reg[15]_i_31_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_r_out_reg[15]_i_31_O_UNCONNECTED [3:1],\r_out_reg[15]_i_31_n_7 }),
        .S({1'b0,1'b0,1'b1,\mult_reg_n_93_[0][0] }));
  CARRY4 \r_out_reg[15]_i_32 
       (.CI(\r_out_reg[15]_i_47_n_0 ),
        .CO({\r_out_reg[15]_i_32_n_0 ,\r_out_reg[15]_i_32_n_1 ,\r_out_reg[15]_i_32_n_2 ,\r_out_reg[15]_i_32_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\r_out_reg[15]_i_32_n_4 ,\r_out_reg[15]_i_32_n_5 ,\r_out_reg[15]_i_32_n_6 ,\r_out_reg[15]_i_32_n_7 }),
        .S({\mult_reg_n_93_[0][6] ,\mult_reg_n_94_[0][6] ,\mult_reg_n_95_[0][6] ,\mult_reg_n_96_[0][6] }));
  CARRY4 \r_out_reg[15]_i_33 
       (.CI(\r_out_reg[15]_i_48_n_0 ),
        .CO({\r_out_reg[15]_i_33_n_0 ,\r_out_reg[15]_i_33_n_1 ,\r_out_reg[15]_i_33_n_2 ,\r_out_reg[15]_i_33_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\r_out_reg[15]_i_33_n_4 ,\r_out_reg[15]_i_33_n_5 ,\r_out_reg[15]_i_33_n_6 ,\r_out_reg[15]_i_33_n_7 }),
        .S({\mult_reg_n_94_[0][3] ,\mult_reg_n_95_[0][3] ,\mult_reg_n_96_[0][3] ,\mult_reg_n_97_[0][3] }));
  CARRY4 \r_out_reg[15]_i_34 
       (.CI(\r_out_reg[15]_i_49_n_0 ),
        .CO({\r_out_reg[15]_i_34_n_0 ,\r_out_reg[15]_i_34_n_1 ,\r_out_reg[15]_i_34_n_2 ,\r_out_reg[15]_i_34_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\r_out_reg[15]_i_34_n_4 ,\r_out_reg[15]_i_34_n_5 ,\r_out_reg[15]_i_34_n_6 ,\r_out_reg[15]_i_34_n_7 }),
        .S({\mult_reg_n_94_[0][0] ,\mult_reg_n_95_[0][0] ,\mult_reg_n_96_[0][0] ,\mult_reg_n_97_[0][0] }));
  CARRY4 \r_out_reg[15]_i_47 
       (.CI(\r_out_reg[11]_i_31_n_0 ),
        .CO({\r_out_reg[15]_i_47_n_0 ,\r_out_reg[15]_i_47_n_1 ,\r_out_reg[15]_i_47_n_2 ,\r_out_reg[15]_i_47_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\mult_reg_n_99_[0][6] ,\r_out[15]_i_50_n_0 }),
        .O({\r_out_reg[15]_i_47_n_4 ,\r_out_reg[15]_i_47_n_5 ,\r_out_reg[15]_i_47_n_6 ,\r_out_reg[15]_i_47_n_7 }),
        .S({\mult_reg_n_97_[0][6] ,\mult_reg_n_98_[0][6] ,\r_out[15]_i_51_n_0 ,\r_out[15]_i_52_n_0 }));
  CARRY4 \r_out_reg[15]_i_48 
       (.CI(\r_out_reg[11]_i_32_n_0 ),
        .CO({\r_out_reg[15]_i_48_n_0 ,\r_out_reg[15]_i_48_n_1 ,\r_out_reg[15]_i_48_n_2 ,\r_out_reg[15]_i_48_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\mult_reg_n_100_[0][3] ,\r_out[15]_i_53_n_0 }),
        .O({\r_out_reg[15]_i_48_n_4 ,\r_out_reg[15]_i_48_n_5 ,\r_out_reg[15]_i_48_n_6 ,\r_out_reg[15]_i_48_n_7 }),
        .S({\mult_reg_n_98_[0][3] ,\mult_reg_n_99_[0][3] ,\r_out[15]_i_54_n_0 ,\r_out[15]_i_55_n_0 }));
  CARRY4 \r_out_reg[15]_i_49 
       (.CI(\r_out_reg[11]_i_33_n_0 ),
        .CO({\r_out_reg[15]_i_49_n_0 ,\r_out_reg[15]_i_49_n_1 ,\r_out_reg[15]_i_49_n_2 ,\r_out_reg[15]_i_49_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\mult_reg_n_100_[0][0] ,\r_out[15]_i_56_n_0 }),
        .O({\r_out_reg[15]_i_49_n_4 ,\r_out_reg[15]_i_49_n_5 ,\r_out_reg[15]_i_49_n_6 ,\r_out_reg[15]_i_49_n_7 }),
        .S({\mult_reg_n_98_[0][0] ,\mult_reg_n_99_[0][0] ,\r_out[15]_i_57_n_0 ,\r_out[15]_i_58_n_0 }));
  FDRE \r_out_reg[16] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\r_out_reg[16]_i_1_n_3 ),
        .Q(r_out[16]),
        .R(1'b0));
  CARRY4 \r_out_reg[16]_i_1 
       (.CI(\r_out_reg[15]_i_1_n_0 ),
        .CO({\NLW_r_out_reg[16]_i_1_CO_UNCONNECTED [3:1],\r_out_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_r_out_reg[16]_i_1_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  FDRE \r_out_reg[1] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\r_out_reg[3]_i_1_n_6 ),
        .Q(r_out[1]),
        .R(1'b0));
  FDRE \r_out_reg[2] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\r_out_reg[3]_i_1_n_5 ),
        .Q(r_out[2]),
        .R(1'b0));
  FDRE \r_out_reg[3] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\r_out_reg[3]_i_1_n_4 ),
        .Q(r_out[3]),
        .R(1'b0));
  CARRY4 \r_out_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\r_out_reg[3]_i_1_n_0 ,\r_out_reg[3]_i_1_n_1 ,\r_out_reg[3]_i_1_n_2 ,\r_out_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\r_out[3]_i_2_n_0 ,\r_out[3]_i_3_n_0 ,\r_out[3]_i_4_n_0 ,\r_out_reg[3]_i_5_n_7 }),
        .O({\r_out_reg[3]_i_1_n_4 ,\r_out_reg[3]_i_1_n_5 ,\r_out_reg[3]_i_1_n_6 ,\r_out_reg[3]_i_1_n_7 }),
        .S({\r_out[3]_i_6_n_0 ,\r_out[3]_i_7_n_0 ,\r_out[3]_i_8_n_0 ,\r_out[3]_i_9_n_0 }));
  CARRY4 \r_out_reg[3]_i_5 
       (.CI(1'b0),
        .CO({\r_out_reg[3]_i_5_n_0 ,\r_out_reg[3]_i_5_n_1 ,\r_out_reg[3]_i_5_n_2 ,\r_out_reg[3]_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI({\r_out[3]_i_11_n_0 ,\r_out[3]_i_12_n_0 ,\r_out[3]_i_13_n_0 ,1'b0}),
        .O({\r_out_reg[3]_i_5_n_4 ,\r_out_reg[3]_i_5_n_5 ,\r_out_reg[3]_i_5_n_6 ,\r_out_reg[3]_i_5_n_7 }),
        .S({\r_out[3]_i_14_n_0 ,\r_out[3]_i_15_n_0 ,\r_out[3]_i_16_n_0 ,\r_out[3]_i_17_n_0 }));
  FDRE \r_out_reg[4] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\r_out_reg[7]_i_1_n_7 ),
        .Q(r_out[4]),
        .R(1'b0));
  FDRE \r_out_reg[5] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\r_out_reg[7]_i_1_n_6 ),
        .Q(r_out[5]),
        .R(1'b0));
  FDRE \r_out_reg[6] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\r_out_reg[7]_i_1_n_5 ),
        .Q(r_out[6]),
        .R(1'b0));
  FDRE \r_out_reg[7] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\r_out_reg[7]_i_1_n_4 ),
        .Q(r_out[7]),
        .R(1'b0));
  CARRY4 \r_out_reg[7]_i_1 
       (.CI(\r_out_reg[3]_i_1_n_0 ),
        .CO({\r_out_reg[7]_i_1_n_0 ,\r_out_reg[7]_i_1_n_1 ,\r_out_reg[7]_i_1_n_2 ,\r_out_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\r_out[7]_i_2_n_0 ,\r_out[7]_i_3_n_0 ,\r_out[7]_i_4_n_0 ,\r_out[7]_i_5_n_0 }),
        .O({\r_out_reg[7]_i_1_n_4 ,\r_out_reg[7]_i_1_n_5 ,\r_out_reg[7]_i_1_n_6 ,\r_out_reg[7]_i_1_n_7 }),
        .S({\r_out[7]_i_6_n_0 ,\r_out[7]_i_7_n_0 ,\r_out[7]_i_8_n_0 ,\r_out[7]_i_9_n_0 }));
  CARRY4 \r_out_reg[7]_i_12 
       (.CI(1'b0),
        .CO({\r_out_reg[7]_i_12_n_0 ,\r_out_reg[7]_i_12_n_1 ,\r_out_reg[7]_i_12_n_2 ,\r_out_reg[7]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({\r_out[3]_i_4_0 ,1'b0}),
        .O({\r_out_reg[7]_i_12_n_4 ,\r_out_reg[7]_i_12_n_5 ,\r_out_reg[7]_i_12_n_6 ,\r_out_reg[7]_i_12_n_7 }),
        .S(S));
  CARRY4 \r_out_reg[7]_i_14 
       (.CI(1'b0),
        .CO({\r_out_reg[7]_i_14_n_0 ,\r_out_reg[7]_i_14_n_1 ,\r_out_reg[7]_i_14_n_2 ,\r_out_reg[7]_i_14_n_3 }),
        .CYINIT(1'b0),
        .DI({\mult_reg_n_102_[0][6] ,\mult_reg_n_103_[0][6] ,\mult_reg_n_104_[0][6] ,1'b0}),
        .O({\r_out_reg[7]_i_14_n_4 ,\r_out_reg[7]_i_14_n_5 ,\r_out_reg[7]_i_14_n_6 ,\r_out_reg[7]_i_14_n_7 }),
        .S({\mult_reg_n_102_[0][6] ,\mult_reg_n_103_[0][6] ,\mult_reg_n_104_[0][6] ,\mult_reg_n_105_[0][6] }));
  CARRY4 \r_out_reg[7]_i_15 
       (.CI(1'b0),
        .CO({\r_out_reg[7]_i_15_n_0 ,\r_out_reg[7]_i_15_n_1 ,\r_out_reg[7]_i_15_n_2 ,\r_out_reg[7]_i_15_n_3 }),
        .CYINIT(1'b0),
        .DI({\r_out[7]_i_25_n_0 ,\r_out[7]_i_26_n_0 ,\r_out[7]_i_27_n_0 ,1'b0}),
        .O({\r_out_reg[7]_i_15_n_4 ,\r_out_reg[7]_i_15_n_5 ,\r_out_reg[7]_i_15_n_6 ,\r_out_reg[7]_i_15_n_7 }),
        .S({\r_out[7]_i_28_n_0 ,\r_out[7]_i_29_n_0 ,\r_out[7]_i_30_n_0 ,\r_out[7]_i_31_n_0 }));
  FDRE \r_out_reg[8] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\r_out_reg[11]_i_1_n_7 ),
        .Q(r_out[8]),
        .R(1'b0));
  FDRE \r_out_reg[9] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\r_out_reg[11]_i_1_n_6 ),
        .Q(r_out[9]),
        .R(1'b0));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
