module top_module(
    input [31:0] a,
    input [31:0] b,
    input sub,
    output [31:0] sum
);
    wire [31:0] b_res,b_xor;
    wire cout,cout_unnecessary;
    assign b_xor = b ^ {32{sub}};
    assign b_res = sub ? b_xor : b;
    add16 add1(a[15:0], b_res[15:0], sub, sum[15:0],cout);
    add16 add2(a[31:16], b_res[31:16], cout, sum[31:16],cout_unnecessary);
    

endmodule
