/*
 * stm32f4xx.h
 *
 *  Created on: 21 __Dec__ 2025
 *      Author: __Sayad__ __Hassan__
 */

#ifndef INC_STM32F407XX_H_
#define INC_STM32F407XX_H_

#include <stdint.h>



/*
 * Simple qualifier
 */

#define _vo		volatile

/*
 * SOme Generic Macros
 */

#define ENABLE 				1
#define DISABLE 			0
#define SET 				ENABLE
#define RESET 				DISABLE
#define GPIO_PIN_SET        SET
#define GPIO_PIN_RESET      RESET
#define FLAG_SET 			SET
#define FLAG_RESET         	RESET



/*
 * stm32f407xx main system base addreses
 */

#define FLASH_BASEADDR						0x08000000U			/* Base address of Main Memory (Flash memory)(up to 1MB) */
#define SRAM1_BASEADDR						0x20000000U			/* Base address of SRAM1 (112KB) */
#define SRAM2_BASEADDR						0x2001C000U			/* Base address of SRAM2 (16KB) - after SRAM1 */
#define SRAM_BASEADDR						SRAM1_BASEADDR		/* Default SRAM base address points to SRAM1 */
#define ROM_BASEADDR						0x1FFF0000U			/* Base address of System Memory (ROM) */


/*
 *  AHBx and APBx Bus Peripheral base addresses
 */

#define AHB1_PERI_BASEADDR						0X40020000U
#define AHB2_PERI_BASEADDR						0X50000000U
#define APB1_PERI_BASEADDR						0X40000000U
#define APB2_PERI_BASEADDR						0X40010000U


/*
 * Base addresses of peripherals which are hanging on AHB1 bus
 */

#define GPIOA_PERI_BASEADDR						0X40020000U
#define GPIOB_PERI_BASEADDR						0X40020400U
#define GPIOC_PERI_BASEADDR						0X40020800U
#define GPIOD_PERI_BASEADDR						0X40020C00U
#define GPIOE_PERI_BASEADDR						0X40021000U
#define GPIOF_PERI_BASEADDR						0X40021400U
#define GPIOG_PERI_BASEADDR						0X40021800U
#define GPIOH_PERI_BASEADDR						0X40021C00U
#define GPIOI_PERI_BASEADDR						0X40022000U

#define RCC_PERI_BASEADDR						0X40023800U


/*
 * Base addresses of peripherals which are hanging on APB1 bus
 */

#define SPI2_PERI_BASEADDR						0X40003800U
#define SPI3_PERI_BASEADDR						0X40003C00U

#define USART2_PERI_BASEADDR					0X40004400U
#define USART3_PERI_BASEADDR					0X40004800U

#define UART4_PERI_BASEADDR						0X40004C00U
#define UART5_PERI_BASEADDR						0X40005000U
#define UART7_PERI_BASEADDR						0X40007800U
#define UART8_PERI_BASEADDR						0X40007C00U

#define I2C1_PERI_BASEADDR						0X40005400U
#define I2C2_PERI_BASEADDR						0X40005800U
#define I2C35_PERI_BASEADDR						0X40005C00U


/*
 * Base addresses of peripherals which are hanging on APB2 bus
 */

#define USART1_PERI_BASEADDR					0X40011000U
#define USART6_PERI_BASEADDR					0X40011400U

#define SPI1_PERI_BASEADDR						0X40013400U
#define SPI4_PERI_BASEADDR						0X40013000U

#define SYSCFG_PERI_BASEADDR 					0x40013800U
#define EXTI_PERI_BASEADDR						0X40013C00U



/***************** PERIPHERAL REGISTER DEFINITION STRUCTURES *****************/

/*
 * Note: Register of a peripheral are specific to MCU
 *
 * It is wise to use _vo keyword in structure members.
 * Because some of the members may be really _vo in nature.
 *
 */

/*
 * GPIO Register Map
 */

typedef struct
{
	_vo uint32_t MODER;			/* GPIO port mode register,							Address Offset: 0x00 */
	_vo uint32_t OTYPER;		/* GPIO port output type register,					Address Offset: 0x04 */
	_vo uint32_t OSPEEDR;		/* GPIO port output speed register,					Address Offset: 0x08 */
	_vo uint32_t PUPDR;			/* GPIO port pull-up/pull-down register,			Address Offset: 0x0C */
	_vo uint32_t IDR;			/* GPIO port input data register,					Address Offset: 0x10 */
	_vo uint32_t ODR;			/* GPIO port output data register,					Address Offset: 0x14 */
	_vo uint32_t BSRR;			/* GPIO port bit set/reset register,				Address Offset: 0x18 */
	_vo uint32_t LCKR;			/* GPIO port configuration lock register,			Address Offset: 0x1C */
	_vo uint32_t AFR[2];		/* AFR[0] : GPIO alternate function low register, 	Address Offset: 0x20
							   	   AFR[1] : GPIO alternate function high register,  Address Offset: 0x24 */

} GPIO_RegDef_t;


/*
 * SPI Register Map
 */

typedef struct
{
	_vo uint32_t CR1;      /* SPI control register 1                      — Offset: 0x00 */
	_vo uint32_t CR2;      /* SPI control register 2                      — Offset: 0x04 */
	_vo uint32_t SR;       /* SPI status register                         — Offset: 0x08 */
	_vo uint32_t DR;       /* SPI data register                           — Offset: 0x0C */
	_vo uint32_t CRCPR;    /* SPI CRC polynomial register                 — Offset: 0x10 */
	_vo uint32_t RXCRCR;   /* SPI RX CRC register                         — Offset: 0x14 */
	_vo uint32_t TXCRCR;   /* SPI TX CRC register                         — Offset: 0x18 */
	_vo uint32_t I2SCFGR;  /* SPI_I2S configuration register              — Offset: 0x1C */
	_vo uint32_t I2SPR;    /* SPI_I2S prescaler register                  — Offset: 0x20 */
} SPI_RegDef_t;






/*
 * RCC Register Map
 */

typedef struct
{
	_vo uint32_t CR;				/* Clock control register, 								Address Offset: 0x00 */
	_vo uint32_t PLLCFGR;			/* PLL configuration register, 							Address Offset: 0x04 */
	_vo uint32_t CFGR;				/* Clock configuration register, 						Address Offset: 0x08 */
	_vo uint32_t CIR;				/* Clock interrupt register, 							Address Offset: 0x0C */
	_vo uint32_t AHB1RSTR;			/* AHB1 peripheral reset register, 						Address Offset: 0x10 */
	_vo uint32_t AHB2RSTR;			/* AHB2 peripheral reset register, 						Address Offset: 0x14 */
	_vo uint32_t AHB3RSTR;			/* AHB3 peripheral reset register, 						Address Offset: 0x18 */

		uint32_t RESERVED0;		/* Reserved, 											Address Offset: 0x1C */

	_vo uint32_t APB1RSTR;			/* APB1 peripheral reset register, 						Address Offset: 0x20 */
	_vo uint32_t APB2RSTR;			/* APB2 peripheral reset register, 						Address Offset: 0x24 */

	 	uint32_t RESERVED1[2];		/* Reserved, 											Address Offset: 0x28, 0x2C */

	_vo uint32_t AHB1ENR;			/* AHB1 peripheral clock 1 register, 				Address Offset: 0x30 */
	_vo uint32_t AHB2ENR;			/* AHB2 peripheral clock 1 register, 				Address Offset: 0x34 */
	_vo uint32_t AHB3ENR;			/* AHB3 peripheral clock 1 register, 				Address Offset: 0x38 */

	    uint32_t RESERVED2;		/* Reserved, 											Address Offset: 0x3C */

	_vo uint32_t APB1ENR;			/* APB1 peripheral clock 1 register, 				Address Offset: 0x40 */
	_vo uint32_t APB2ENR;			/* APB2 peripheral clock 1 register, 				Address Offset: 0x44 */

		uint32_t RESERVED3[2];		/* Reserved, 											Address Offset: 0x48, 0x4C */

	_vo uint32_t AHB1LPENR;		/* AHB1 peripheral clock 1 in low power mode register, Address Offset: 0x50 */
	_vo uint32_t AHB2LPENR;		/* AHB2 peripheral clock 1 in low power mode register, Address Offset: 0x54 */
	_vo uint32_t AHB3LPENR;		/* AHB3 peripheral clock 1 in low power mode register, Address Offset: 0x58 */

		uint32_t RESERVED4;		/* Reserved, 											Address Offset: 0x5C */

	_vo uint32_t APB1LPENR;		/* APB1 peripheral clock 1 in low power mode register, Address Offset: 0x60 */
	_vo uint32_t APB2LPENR;		/* APB2 peripheral clock 1 in low power mode register, Address Offset: 0x64 */

		uint32_t RESERVED5[2];		/* Reserved, 											Address Offset: 0x68, 0x6C */

	_vo uint32_t BDCR;				/* Backup domain control register, 						Address Offset: 0x70 */
	_vo uint32_t CSR;				/* Clock control & status register, 					Address Offset: 0x74 */

		uint32_t RESERVED6[2];		/* Reserved, 											Address Offset: 0x78, 0x7C */

	_vo uint32_t SSCGR;			/* Spread spectrum clock generation register, 			Address Offset: 0x80 */
	_vo uint32_t PLLI2SCFGR;		/* PLLI2S configuration register, 						Address Offset: 0x84 */
	_vo uint32_t PLLSAICFGR;		/* PLLSAI configuration register, 						Address Offset: 0x88 */
	_vo uint32_t DCKCFGR;			/* Dedicated clocks configuration register, 			Address Offset: 0x8C */

} RCC_RegDef_t;


/*
 * Peripheral base addresses type casted to xxx_RegDef_t
 */

// GPIO base address pointer macros (A → J)

#define GPIOA   ((GPIO_Reg_t*) GPIOA_PERI_BASEADDR)
#define GPIOB   ((GPIO_Reg_t*) GPIOB_PERI_BASEADDR)
#define GPIOC   ((GPIO_Reg_t*) GPIOC_PERI_BASEADDR)
#define GPIOD   ((GPIO_Reg_t*) GPIOD_PERI_BASEADDR)
#define GPIOE   ((GPIO_Reg_t*) GPIOE_PERI_BASEADDR)
#define GPIOF   ((GPIO_Reg_t*) GPIOF_PERI_BASEADDR)
#define GPIOG   ((GPIO_Reg_t*) GPIOG_PERI_BASEADDR)
#define GPIOH   ((GPIO_Reg_t*) GPIOH_PERI_BASEADDR)
#define GPIOI   ((GPIO_Reg_t*) GPIOI_PERI_BASEADDR)

// RCC base address pointer macros
#define RCC   ((RCC_Reg_t*) RCC_PERI_BASEADDR)


// SPIx base address pointer macros

#define SPI1   ((SPI_RegDef_t*) SPI1_PERI_BASEADDR)
#define SPI2   ((SPI_RegDef_t*) SPI2_PERI_BASEADDR)
#define SPI3   ((SPI_RegDef_t*) SPI3_PERI_BASEADDR)
#define SPI4   ((SPI_RegDef_t*) SPI4_PERI_BASEADDR)






/*
 *  Clock 1 macros for GPIOx peripherals
 */

#define GPIOA_PERI_CLK_EN()   ( RCC->AHB1ENR |= (1 << 0) )
#define GPIOB_PERI_CLK_EN()   ( RCC->AHB1ENR |= (1 << 1) )
#define GPIOC_PERI_CLK_EN()   ( RCC->AHB1ENR |= (1 << 2) )
#define GPIOD_PERI_CLK_EN()   ( RCC->AHB1ENR |= (1 << 3) )
#define GPIOE_PERI_CLK_EN()   ( RCC->AHB1ENR |= (1 << 4) )
#define GPIOF_PERI_CLK_EN()   ( RCC->AHB1ENR |= (1 << 5) )
#define GPIOG_PERI_CLK_EN()   ( RCC->AHB1ENR |= (1 << 6) )
#define GPIOH_PERI_CLK_EN()   ( RCC->AHB1ENR |= (1 << 7) )
#define GPIOI_PERI_CLK_EN()   ( RCC->AHB1ENR |= (1 << 8) )


/*
 *  Clock 1 macros for I2Cx peripherals
 */

#define I2C1_PERI_CLK_EN()		( RCC->APB1ENR |= (1 << 21) )
#define I2C2_PERI_CLK_EN()		( RCC->APB1ENR |= (1 << 22) )
#define I2C3_PERI_CLK_EN()		( RCC->APB1ENR |= (1 << 23) )


/*
 *  Clock 1 macros for SPIx peripherals
 */

#define SPI1_PERI_CLK_EN()		( RCC->APB2ENR |= (1 << 12) )
#define SPI2_PERI_CLK_EN()		( RCC->APB1ENR |= (1 << 14) )
#define SPI3_PERI_CLK_EN()		( RCC->APB1ENR |= (1 << 15) )

/*
 *  Clock 1 macros for USARTx peripherals
 */

#define USART1_PERI_CLK_EN()		( RCC->APB2ENR |= (1 << 4) )
#define USART2_PERI_CLK_EN()		( RCC->APB1ENR |= (1 << 17) )
#define USART3_PERI_CLK_EN()		( RCC->APB1ENR |= (1 << 18) )
#define USART6_PERI_CLK_EN()		( RCC->APB2ENR |= (1 << 5) )


/*
 *  Clock 1 macros for SYSCFG peripherals
 */

#define SYSCFG_PERI_CLK_EN()		( RCC->APB2ENR |= (1 << 14) )


/*
 *  Clock disable macros for GPIOx peripherals
 */

#define GPIOA_PERI_CLK_DI()   ( RCC->AHB1ENR &= ~(1 << 0) )
#define GPIOB_PERI_CLK_DI()   ( RCC->AHB1ENR &= ~(1 << 1) )
#define GPIOC_PERI_CLK_DI()   ( RCC->AHB1ENR &= ~(1 << 2) )
#define GPIOD_PERI_CLK_DI()   ( RCC->AHB1ENR &= ~(1 << 3) )
#define GPIOE_PERI_CLK_DI()   ( RCC->AHB1ENR &= ~(1 << 4) )
#define GPIOF_PERI_CLK_DI()   ( RCC->AHB1ENR &= ~(1 << 5) )
#define GPIOG_PERI_CLK_DI()   ( RCC->AHB1ENR &= ~(1 << 6) )
#define GPIOH_PERI_CLK_DI()   ( RCC->AHB1ENR &= ~(1 << 7) )
#define GPIOI_PERI_CLK_DI()   ( RCC->AHB1ENR &= ~(1 << 8) )


/*
 *  Clock disable macros for I2Cx peripherals
 */

#define I2C1_PERI_CLK_DI()    ( RCC->APB1ENR &= ~(1 << 21) )
#define I2C2_PERI_CLK_DI()    ( RCC->APB1ENR &= ~(1 << 22) )
#define I2C3_PERI_CLK_DI()    ( RCC->APB1ENR &= ~(1 << 23) )


/*
 *  Clock disable macros for SPIx peripherals
 */

#define SPI1_PERI_CLK_DI()    ( RCC->APB2ENR &= ~(1 << 12) )
#define SPI2_PERI_CLK_DI()    ( RCC->APB1ENR &= ~(1 << 14) )
#define SPI3_PERI_CLK_DI()    ( RCC->APB1ENR &= ~(1 << 15) )


/*
 *  Clock disable macros for USARTx peripherals
 */

#define USART1_PERI_CLK_DI()  ( RCC->APB2ENR &= ~(1 << 4) )
#define USART2_PERI_CLK_DI()  ( RCC->APB1ENR &= ~(1 << 17) )
#define USART3_PERI_CLK_DI()  ( RCC->APB1ENR &= ~(1 << 18) )
#define USART6_PERI_CLK_DI()  ( RCC->APB2ENR &= ~(1 << 5) )


/*
 *  Clock disable macros for SYSCFG peripherals
 */

#define SYSCFG_PERI_CLK_DI()  ( RCC->APB2ENR &= ~(1 << 14) )




/*
 * Macros to reset GPIOx peripherals
 */

// ref @RCC AHB1 peripheral reset register (RCC_AHB1RSTR) in reference manual
// first: set to RESET, second: reset to previous to prevent continuous reset operation
// Set and cleared by software.

#define GPIOA_REG_RESET()  do{ RCC->AHB1RSTR |=  (1 << 0);  RCC->AHB1RSTR &= ~(1 << 0);  }while(0)
#define GPIOB_REG_RESET()  do{ RCC->AHB1RSTR |=  (1 << 1);  RCC->AHB1RSTR &= ~(1 << 1);  }while(0)
#define GPIOC_REG_RESET()  do{ RCC->AHB1RSTR |=  (1 << 2);  RCC->AHB1RSTR &= ~(1 << 2);  }while(0)
#define GPIOD_REG_RESET()  do{ RCC->AHB1RSTR |=  (1 << 3);  RCC->AHB1RSTR &= ~(1 << 3);  }while(0)
#define GPIOE_REG_RESET()  do{ RCC->AHB1RSTR |=  (1 << 4);  RCC->AHB1RSTR &= ~(1 << 4);  }while(0)
#define GPIOF_REG_RESET()  do{ RCC->AHB1RSTR |=  (1 << 5);  RCC->AHB1RSTR &= ~(1 << 5);  }while(0)
#define GPIOG_REG_RESET()  do{ RCC->AHB1RSTR |=  (1 << 6);  RCC->AHB1RSTR &= ~(1 << 6);  }while(0)
#define GPIOH_REG_RESET()  do{ RCC->AHB1RSTR |=  (1 << 7);  RCC->AHB1RSTR &= ~(1 << 7);  }while(0)
#define GPIOI_REG_RESET()  do{ RCC->AHB1RSTR |=  (1 << 8);  RCC->AHB1RSTR &= ~(1 << 8);  }while(0)


/*
 * Macros to reset SPIx peripherals
 */

#define SPI1_REG_RESET()  do{ RCC->APB2RSTR |=  (1 << 12);  RCC->APB2RSTR &= ~(1 << 12);  }while(0)
#define SPI2_REG_RESET()  do{ RCC->APB1RSTR |=  (1 << 14);  RCC->APB1RSTR &= ~(1 << 14);  }while(0)
#define SPI3_REG_RESET()  do{ RCC->APB1RSTR |=  (1 << 15);  RCC->APB1RSTR &= ~(1 << 15);  }while(0)


// include all driver header

#include "stm32f407xx_gpio_driver.h"
#include "stm32f407xx_spi_driver.h"


#endif /* INC_STM32F407XX_H_ */
