{
  "module_name": "clk-mt7622-apmixedsys.c",
  "hash_id": "059a117fc780b3523861d9e03a2518a6caf1ff6acac08076490cdcdfec3b68b1",
  "original_prompt": "Ingested from linux-6.6.14/drivers/clk/mediatek/clk-mt7622-apmixedsys.c",
  "human_readable_source": "\n \n\n#include <dt-bindings/clock/mt7622-clk.h>\n#include <linux/clk.h>\n#include <linux/of.h>\n#include <linux/platform_device.h>\n\n#include \"clk-gate.h\"\n#include \"clk-mtk.h\"\n#include \"clk-pll.h\"\n\n#define MT7622_PLL_FMAX\t\t(2500UL * MHZ)\n#define CON0_MT7622_RST_BAR\tBIT(27)\n\n#define PLL_xtal(_id, _name, _reg, _pwr_reg, _en_mask, _flags, _pcwbits,\\\n\t\t\t_pd_reg, _pd_shift, _tuner_reg, _pcw_reg,\t\\\n\t\t\t_pcw_shift, _div_table, _parent_name) {\t\t\\\n\t\t.id = _id,\t\t\t\t\t\t\\\n\t\t.name = _name,\t\t\t\t\t\t\\\n\t\t.reg = _reg,\t\t\t\t\t\t\\\n\t\t.pwr_reg = _pwr_reg,\t\t\t\t\t\\\n\t\t.en_mask = _en_mask,\t\t\t\t\t\\\n\t\t.flags = _flags,\t\t\t\t\t\\\n\t\t.rst_bar_mask = CON0_MT7622_RST_BAR,\t\t\t\\\n\t\t.fmax = MT7622_PLL_FMAX,\t\t\t\t\\\n\t\t.pcwbits = _pcwbits,\t\t\t\t\t\\\n\t\t.pd_reg = _pd_reg,\t\t\t\t\t\\\n\t\t.pd_shift = _pd_shift,\t\t\t\t\t\\\n\t\t.tuner_reg = _tuner_reg,\t\t\t\t\\\n\t\t.pcw_reg = _pcw_reg,\t\t\t\t\t\\\n\t\t.pcw_shift = _pcw_shift,\t\t\t\t\\\n\t\t.div_table = _div_table,\t\t\t\t\\\n\t\t.parent_name = _parent_name,\t\t\t\t\\\n\t}\n\n#define PLL(_id, _name, _reg, _pwr_reg, _en_mask, _flags, _pcwbits,\t\\\n\t\t\t_pd_reg, _pd_shift, _tuner_reg, _pcw_reg,\t\\\n\t\t\t_pcw_shift)\t\t\t\t\t\\\n\tPLL_xtal(_id, _name, _reg, _pwr_reg, _en_mask, _flags, _pcwbits,\\\n\t\t _pd_reg, _pd_shift, _tuner_reg, _pcw_reg, _pcw_shift,  \\\n\t\t NULL, \"clkxtal\")\n\nstatic const struct mtk_gate_regs apmixed_cg_regs = {\n\t.set_ofs = 0x8,\n\t.clr_ofs = 0x8,\n\t.sta_ofs = 0x8,\n};\n\n#define GATE_APMIXED_AO(_id, _name, _parent, _shift)\t\t\t\\\n\tGATE_MTK_FLAGS(_id, _name, _parent, &apmixed_cg_regs, _shift,\t\\\n\t\t &mtk_clk_gate_ops_no_setclr_inv, CLK_IS_CRITICAL)\n\nstatic const struct mtk_pll_data plls[] = {\n\tPLL(CLK_APMIXED_ARMPLL, \"armpll\", 0x0200, 0x020C, 0,\n\t    PLL_AO, 21, 0x0204, 24, 0, 0x0204, 0),\n\tPLL(CLK_APMIXED_MAINPLL, \"mainpll\", 0x0210, 0x021C, 0,\n\t    HAVE_RST_BAR, 21, 0x0214, 24, 0, 0x0214, 0),\n\tPLL(CLK_APMIXED_UNIV2PLL, \"univ2pll\", 0x0220, 0x022C, 0,\n\t    HAVE_RST_BAR, 7, 0x0224, 24, 0, 0x0224, 14),\n\tPLL(CLK_APMIXED_ETH1PLL, \"eth1pll\", 0x0300, 0x0310, 0,\n\t    0, 21, 0x0300, 1, 0, 0x0304, 0),\n\tPLL(CLK_APMIXED_ETH2PLL, \"eth2pll\", 0x0314, 0x0320, 0,\n\t    0, 21, 0x0314, 1, 0, 0x0318, 0),\n\tPLL(CLK_APMIXED_AUD1PLL, \"aud1pll\", 0x0324, 0x0330, 0,\n\t    0, 31, 0x0324, 1, 0, 0x0328, 0),\n\tPLL(CLK_APMIXED_AUD2PLL, \"aud2pll\", 0x0334, 0x0340, 0,\n\t    0, 31, 0x0334, 1, 0, 0x0338, 0),\n\tPLL(CLK_APMIXED_TRGPLL, \"trgpll\", 0x0344, 0x0354, 0,\n\t    0, 21, 0x0344, 1, 0, 0x0348, 0),\n\tPLL(CLK_APMIXED_SGMIPLL, \"sgmipll\", 0x0358, 0x0368, 0,\n\t    0, 21, 0x0358, 1, 0, 0x035C, 0),\n};\n\nstatic const struct mtk_gate apmixed_clks[] = {\n\tGATE_APMIXED_AO(CLK_APMIXED_MAIN_CORE_EN, \"main_core_en\", \"mainpll\", 5),\n};\n\nstatic int clk_mt7622_apmixed_probe(struct platform_device *pdev)\n{\n\tvoid __iomem *base;\n\tstruct clk_hw_onecell_data *clk_data;\n\tstruct device_node *node = pdev->dev.of_node;\n\tstruct device *dev = &pdev->dev;\n\tint ret;\n\n\tbase = devm_platform_ioremap_resource(pdev, 0);\n\tif (IS_ERR(base))\n\t\treturn PTR_ERR(base);\n\n\tclk_data = mtk_devm_alloc_clk_data(dev, CLK_APMIXED_NR_CLK);\n\tif (!clk_data)\n\t\treturn -ENOMEM;\n\n\tret = mtk_clk_register_plls(node, plls, ARRAY_SIZE(plls), clk_data);\n\tif (ret)\n\t\treturn ret;\n\n\tret = mtk_clk_register_gates(&pdev->dev, node, apmixed_clks,\n\t\t\t\t     ARRAY_SIZE(apmixed_clks), clk_data);\n\tif (ret)\n\t\tgoto unregister_plls;\n\n\tret = of_clk_add_hw_provider(node, of_clk_hw_onecell_get, clk_data);\n\tif (ret)\n\t\tgoto unregister_gates;\n\n\treturn 0;\n\nunregister_gates:\n\tmtk_clk_unregister_gates(apmixed_clks, ARRAY_SIZE(apmixed_clks), clk_data);\nunregister_plls:\n\tmtk_clk_unregister_plls(plls, ARRAY_SIZE(plls), clk_data);\n\n\treturn ret;\n}\n\nstatic void clk_mt7622_apmixed_remove(struct platform_device *pdev)\n{\n\tstruct device_node *node = pdev->dev.of_node;\n\tstruct clk_hw_onecell_data *clk_data = platform_get_drvdata(pdev);\n\n\tof_clk_del_provider(node);\n\tmtk_clk_unregister_gates(apmixed_clks, ARRAY_SIZE(apmixed_clks), clk_data);\n\tmtk_clk_unregister_plls(plls, ARRAY_SIZE(plls), clk_data);\n\tmtk_free_clk_data(clk_data);\n}\n\nstatic const struct of_device_id of_match_clk_mt7622_apmixed[] = {\n\t{ .compatible = \"mediatek,mt7622-apmixedsys\" },\n\t{   }\n};\nMODULE_DEVICE_TABLE(of, of_match_clk_mt7622_apmixed);\n\nstatic struct platform_driver clk_mt7622_apmixed_drv = {\n\t.probe = clk_mt7622_apmixed_probe,\n\t.remove_new = clk_mt7622_apmixed_remove,\n\t.driver = {\n\t\t.name = \"clk-mt7622-apmixed\",\n\t\t.of_match_table = of_match_clk_mt7622_apmixed,\n\t},\n};\nmodule_platform_driver(clk_mt7622_apmixed_drv)\n\nMODULE_DESCRIPTION(\"MediaTek MT7622 apmixedsys clocks driver\");\nMODULE_LICENSE(\"GPL\");\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}