// Seed: 1782786255
module module_0;
  wand id_1 = 1;
  assign module_1.id_5 = 0;
endmodule
module module_1 #(
    parameter id_3 = 32'd59
) (
    input wand id_0,
    output uwire id_1,
    input tri1 id_2,
    input wire _id_3,
    output supply1 id_4
    , id_14,
    input supply0 id_5,
    input tri0 id_6,
    output tri id_7,
    input tri1 id_8,
    output tri1 id_9,
    input tri1 id_10,
    input wire id_11,
    output logic id_12
    , id_15, id_16
);
  assign id_16 = id_11;
  logic id_17, id_18;
  assign id_14[id_3] = -1;
  assign id_9 = -1;
  module_0 modCall_1 ();
  logic id_19;
  always @(negedge id_17, posedge 1) id_12 = id_0;
endmodule
