
leather_gauge_controller.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000132f0  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000288  080134c0  080134c0  000144c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08013748  08013748  0001506c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08013748  08013748  00014748  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08013750  08013750  0001506c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08013750  08013750  00014750  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08013754  08013754  00014754  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000006c  20000000  08013758  00015000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00012730  2000006c  080137c4  0001506c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2001279c  080137c4  0001579c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0001506c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00093f44  00000000  00000000  0001509c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000139ab  00000000  00000000  000a8fe0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00003200  00000000  00000000  000bc990  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000022f4  00000000  00000000  000bfb90  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000401bd  00000000  00000000  000c1e84  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0006ddf9  00000000  00000000  00102041  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f2649  00000000  00000000  0016fe3a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00262483  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00009998  00000000  00000000  002624c8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000133  00000000  00000000  0026be60  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	2000006c 	.word	0x2000006c
 80001ec:	00000000 	.word	0x00000000
 80001f0:	080134a8 	.word	0x080134a8

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000070 	.word	0x20000070
 800020c:	080134a8 	.word	0x080134a8

08000210 <_tx_initialize_low_level>:
    .thumb_func
_tx_initialize_low_level:
@
@    /* Disable interrupts during ThreadX initialization.  */
@
    CPSID   i
 8000210:	b672      	cpsid	i
    STR     r1, [r0]                                @ Setup first unused memory pointer
#endif
@
@    /* Setup Vector Table Offset Register.  */
@
    MOV     r0, #0xE000E000                         @ Build address of NVIC registers
 8000212:	f04f 20e0 	mov.w	r0, #3758153728	@ 0xe000e000
    LDR     r1, =g_pfnVectors                           @ Pickup address of vector table
 8000216:	4919      	ldr	r1, [pc, #100]	@ (800027c <__tx_DBGHandler+0x4>)
    STR     r1, [r0, #0xD08]                        @ Set vector table address
 8000218:	f8c0 1d08 	str.w	r1, [r0, #3336]	@ 0xd08
@
@    /* Set system stack pointer from vector value.  */
@
    LDR     r0, =_tx_thread_system_stack_ptr        @ Build address of system stack pointer
 800021c:	4818      	ldr	r0, [pc, #96]	@ (8000280 <__tx_DBGHandler+0x8>)
    LDR     r1, =g_pfnVectors                           @ Pickup address of vector table
 800021e:	4917      	ldr	r1, [pc, #92]	@ (800027c <__tx_DBGHandler+0x4>)
    LDR     r1, [r1]                                @ Pickup reset stack pointer
 8000220:	6809      	ldr	r1, [r1, #0]
    STR     r1, [r0]                                @ Save system stack pointer
 8000222:	6001      	str	r1, [r0, #0]
@
@    /* Enable the cycle count register.  */
@
    LDR     r0, =0xE0001000                         @ Build address of DWT register
 8000224:	4817      	ldr	r0, [pc, #92]	@ (8000284 <__tx_DBGHandler+0xc>)
    LDR     r1, [r0]                                @ Pickup the current value
 8000226:	6801      	ldr	r1, [r0, #0]
    ORR     r1, r1, #1                              @ Set the CYCCNTENA bit
 8000228:	f041 0101 	orr.w	r1, r1, #1
    STR     r1, [r0]                                @ Enable the cycle count register
 800022c:	6001      	str	r1, [r0, #0]
@
@    /* Configure SysTick for 100Hz clock, or 16384 cycles if no reference.  */
@
    MOV     r0, #0xE000E000                         @ Build address of NVIC registers
 800022e:	f04f 20e0 	mov.w	r0, #3758153728	@ 0xe000e000
    LDR     r1, =SYSTICK_CYCLES
 8000232:	4915      	ldr	r1, [pc, #84]	@ (8000288 <__tx_DBGHandler+0x10>)
    STR     r1, [r0, #0x14]                         @ Setup SysTick Reload Value
 8000234:	6141      	str	r1, [r0, #20]
    MOV     r1, #0x7                                @ Build SysTick Control Enable Value
 8000236:	f04f 0107 	mov.w	r1, #7
    STR     r1, [r0, #0x10]                         @ Setup SysTick Control
 800023a:	6101      	str	r1, [r0, #16]
@
@    /* Configure handler priorities.  */
@
    LDR     r1, =0x00000000                         @ Rsrv, UsgF, BusF, MemM
 800023c:	f04f 0100 	mov.w	r1, #0
    STR     r1, [r0, #0xD18]                        @ Setup System Handlers 4-7 Priority Registers
 8000240:	f8c0 1d18 	str.w	r1, [r0, #3352]	@ 0xd18

    LDR     r1, =0xFF000000                         @ SVCl, Rsrv, Rsrv, Rsrv
 8000244:	f04f 417f 	mov.w	r1, #4278190080	@ 0xff000000
    STR     r1, [r0, #0xD1C]                        @ Setup System Handlers 8-11 Priority Registers
 8000248:	f8c0 1d1c 	str.w	r1, [r0, #3356]	@ 0xd1c
                                                    @ Note: SVC must be lowest priority, which is 0xFF

    LDR     r1, =0x40FF0000                         @ SysT, PnSV, Rsrv, DbgM
 800024c:	490f      	ldr	r1, [pc, #60]	@ (800028c <__tx_DBGHandler+0x14>)
    STR     r1, [r0, #0xD20]                        @ Setup System Handlers 12-15 Priority Registers
 800024e:	f8c0 1d20 	str.w	r1, [r0, #3360]	@ 0xd20
                                                    @ Note: PnSV must be lowest priority, which is 0xFF
@
@    /* Return to caller.  */
@
    BX      lr
 8000252:	4770      	bx	lr

08000254 <__tx_BadHandler>:
@/* Define shells for each of the unused vectors.  */
@
    .global  __tx_BadHandler
    .thumb_func
__tx_BadHandler:
    B       __tx_BadHandler
 8000254:	f7ff bffe 	b.w	8000254 <__tx_BadHandler>

08000258 <__tx_HardfaultHandler>:
@ /* added to catch the hardfault */

    .global  __tx_HardfaultHandler
    .thumb_func
__tx_HardfaultHandler:
    B       __tx_HardfaultHandler
 8000258:	f7ff bffe 	b.w	8000258 <__tx_HardfaultHandler>

0800025c <__tx_SVCallHandler>:
@ /* added to catch the SVC */

    .global  __tx_SVCallHandler
    .thumb_func
__tx_SVCallHandler:
    B       __tx_SVCallHandler
 800025c:	f7ff bffe 	b.w	800025c <__tx_SVCallHandler>

08000260 <__tx_IntHandler>:
    .global  __tx_IntHandler
    .thumb_func
__tx_IntHandler:
@ VOID InterruptHandler (VOID)
@ {
    PUSH    {r0, lr}
 8000260:	b501      	push	{r0, lr}
@    /* BL <your C Function>.... */

#ifdef TX_ENABLE_EXECUTION_CHANGE_NOTIFY
    BL      _tx_execution_isr_exit              @ Call the ISR exit function
#endif
    POP     {r0, lr}
 8000262:	e8bd 4001 	ldmia.w	sp!, {r0, lr}
    BX      LR
 8000266:	4770      	bx	lr

08000268 <SysTick_Handler>:
    .thumb_func
SysTick_Handler:
@ VOID TimerInterruptHandler (VOID)
@ {
@
    PUSH    {r0, lr}
 8000268:	b501      	push	{r0, lr}
#ifdef TX_ENABLE_EXECUTION_CHANGE_NOTIFY
    BL      _tx_execution_isr_enter             @ Call the ISR enter function
#endif
    BL      _tx_timer_interrupt
 800026a:	f000 f899 	bl	80003a0 <_tx_timer_interrupt>
#ifdef TX_ENABLE_EXECUTION_CHANGE_NOTIFY
    BL      _tx_execution_isr_exit              @ Call the ISR exit function
#endif
    POP     {r0, lr}
 800026e:	e8bd 4001 	ldmia.w	sp!, {r0, lr}
    BX      LR
 8000272:	4770      	bx	lr

08000274 <__tx_NMIHandler>:

@ /* NMI, DBG handlers */
    .global  __tx_NMIHandler
    .thumb_func
__tx_NMIHandler:
    B       __tx_NMIHandler
 8000274:	f7ff bffe 	b.w	8000274 <__tx_NMIHandler>

08000278 <__tx_DBGHandler>:

    .global  __tx_DBGHandler
    .thumb_func
__tx_DBGHandler:
    B       __tx_DBGHandler
 8000278:	f7ff bffe 	b.w	8000278 <__tx_DBGHandler>
    LDR     r1, =g_pfnVectors                           @ Pickup address of vector table
 800027c:	08000000 	.word	0x08000000
    LDR     r0, =_tx_thread_system_stack_ptr        @ Build address of system stack pointer
 8000280:	20011928 	.word	0x20011928
    LDR     r0, =0xE0001000                         @ Build address of DWT register
 8000284:	e0001000 	.word	0xe0001000
    LDR     r1, =SYSTICK_CYCLES
 8000288:	001b773f 	.word	0x001b773f
    LDR     r1, =0x40FF0000                         @ SysT, PnSV, Rsrv, DbgM
 800028c:	40ff0000 	.word	0x40ff0000

08000290 <_tx_thread_interrupt_control>:
#ifdef TX_PORT_USE_BASEPRI
    MRS     r1, BASEPRI                         // Pickup current interrupt posture
    MSR     BASEPRI, r0                         // Apply the new interrupt posture
    MOV     r0, r1                              // Transfer old to return register
#else
    MRS     r1, PRIMASK                         // Pickup current interrupt lockout
 8000290:	f3ef 8110 	mrs	r1, PRIMASK
    MSR     PRIMASK, r0                         // Apply the new interrupt lockout
 8000294:	f380 8810 	msr	PRIMASK, r0
    MOV     r0, r1                              // Transfer old to return register
 8000298:	4608      	mov	r0, r1
#endif
    BX      lr                                  // Return to caller
 800029a:	4770      	bx	lr
 800029c:	0000      	movs	r0, r0
	...

080002a0 <_tx_thread_schedule>:
       from the first schedule request. Subsequent scheduling occurs
       from the PendSV handling routine below. */

    /* Clear the preempt-disable flag to enable rescheduling after initialization on Cortex-M targets.  */

    MOV     r0, #0                                  // Build value for TX_FALSE
 80002a0:	f04f 0000 	mov.w	r0, #0
    LDR     r2, =_tx_thread_preempt_disable         // Build address of preempt disable flag
 80002a4:	4a2a      	ldr	r2, [pc, #168]	@ (8000350 <tx_thread_fpu_disable+0x2>)
    STR     r0, [r2, #0]                            // Clear preempt disable flag
 80002a6:	6010      	str	r0, [r2, #0]

    /* Clear CONTROL.FPCA bit so VFP registers aren't unnecessarily stacked.  */

#ifdef __ARM_FP
    MRS     r0, CONTROL                             // Pickup current CONTROL register
 80002a8:	f3ef 8014 	mrs	r0, CONTROL
    BIC     r0, r0, #4                              // Clear the FPCA bit
 80002ac:	f020 0004 	bic.w	r0, r0, #4
    MSR     CONTROL, r0                             // Setup new CONTROL register
 80002b0:	f380 8814 	msr	CONTROL, r0
#endif

    /* Enable interrupts */
    CPSIE   i
 80002b4:	b662      	cpsie	i

    /* Enter the scheduler for the first time.  */

    MOV     r0, #0x10000000                         // Load PENDSVSET bit
 80002b6:	f04f 5080 	mov.w	r0, #268435456	@ 0x10000000
    MOV     r1, #0xE000E000                         // Load NVIC base
 80002ba:	f04f 21e0 	mov.w	r1, #3758153728	@ 0xe000e000
    STR     r0, [r1, #0xD04]                        // Set PENDSVBIT in ICSR
 80002be:	f8c1 0d04 	str.w	r0, [r1, #3332]	@ 0xd04
    DSB                                             // Complete all memory accesses
 80002c2:	f3bf 8f4f 	dsb	sy
    ISB                                             // Flush pipeline
 80002c6:	f3bf 8f6f 	isb	sy

080002ca <__tx_wait_here>:

    /* Wait here for the PendSV to take place.  */

__tx_wait_here:
    B       __tx_wait_here                          // Wait for the PendSV to happen
 80002ca:	e7fe      	b.n	80002ca <__tx_wait_here>

080002cc <PendSV_Handler>:
    BL      _tx_execution_thread_exit               // Call the thread exit function
    POP     {r0, lr}                                // Recover LR
    CPSIE   i                                       // Enable interrupts
#endif

    LDR     r0, =_tx_thread_current_ptr             // Build current thread pointer address
 80002cc:	4821      	ldr	r0, [pc, #132]	@ (8000354 <tx_thread_fpu_disable+0x6>)
    LDR     r2, =_tx_thread_execute_ptr             // Build execute thread pointer address
 80002ce:	4a22      	ldr	r2, [pc, #136]	@ (8000358 <tx_thread_fpu_disable+0xa>)
    MOV     r3, #0                                  // Build NULL value
 80002d0:	f04f 0300 	mov.w	r3, #0
    LDR     r1, [r0]                                // Pickup current thread pointer
 80002d4:	6801      	ldr	r1, [r0, #0]

    /* Determine if there is a current thread to finish preserving.  */

    CBZ     r1, __tx_ts_new                         // If NULL, skip preservation
 80002d6:	b191      	cbz	r1, 80002fe <__tx_ts_new>

    /* Recover PSP and preserve current thread context.  */

    STR     r3, [r0]                                // Set _tx_thread_current_ptr to NULL
 80002d8:	6003      	str	r3, [r0, #0]
    MRS     r12, PSP                                // Pickup PSP pointer (thread's stack pointer)
 80002da:	f3ef 8c09 	mrs	ip, PSP
    STMDB   r12!, {r4-r11}                          // Save its remaining registers
 80002de:	e92c 0ff0 	stmdb	ip!, {r4, r5, r6, r7, r8, r9, sl, fp}
#ifdef __ARM_FP
    TST     LR, #0x10                               // Determine if the VFP extended frame is present
 80002e2:	f01e 0f10 	tst.w	lr, #16
    BNE     _skip_vfp_save
 80002e6:	d101      	bne.n	80002ec <_skip_vfp_save>
    VSTMDB  r12!,{s16-s31}                          // Yes, save additional VFP registers
 80002e8:	ed2c 8a10 	vstmdb	ip!, {s16-s31}

080002ec <_skip_vfp_save>:
_skip_vfp_save:
#endif
    LDR     r4, =_tx_timer_time_slice               // Build address of time-slice variable
 80002ec:	4c1b      	ldr	r4, [pc, #108]	@ (800035c <tx_thread_fpu_disable+0xe>)
    STMDB   r12!, {LR}                              // Save LR on the stack
 80002ee:	f84c ed04 	str.w	lr, [ip, #-4]!

    /* Determine if time-slice is active. If it isn't, skip time handling processing.  */

    LDR     r5, [r4]                                // Pickup current time-slice
 80002f2:	6825      	ldr	r5, [r4, #0]
    STR     r12, [r1, #8]                           // Save the thread stack pointer
 80002f4:	f8c1 c008 	str.w	ip, [r1, #8]
    CBZ     r5, __tx_ts_new                         // If not active, skip processing
 80002f8:	b10d      	cbz	r5, 80002fe <__tx_ts_new>

    /* Time-slice is active, save the current thread's time-slice and clear the global time-slice variable.  */

    STR     r5, [r1, #24]                           // Save current time-slice
 80002fa:	618d      	str	r5, [r1, #24]

    /* Clear the global time-slice.  */

    STR     r3, [r4]                                // Clear time-slice
 80002fc:	6023      	str	r3, [r4, #0]

080002fe <__tx_ts_new>:

__tx_ts_new:

    /* Now we are looking for a new thread to execute!  */

    CPSID   i                                       // Disable interrupts
 80002fe:	b672      	cpsid	i
    LDR     r1, [r2]                                // Is there another thread ready to execute?
 8000300:	6811      	ldr	r1, [r2, #0]
    CBZ     r1, __tx_ts_wait                        // No, skip to the wait processing
 8000302:	b1b1      	cbz	r1, 8000332 <__tx_ts_wait>

    /* Yes, another thread is ready for else, make the current thread the new thread.  */

    STR     r1, [r0]                                // Setup the current thread pointer to the new thread
 8000304:	6001      	str	r1, [r0, #0]
    CPSIE   i                                       // Enable interrupts
 8000306:	b662      	cpsie	i

08000308 <__tx_ts_restore>:

    /* Increment the thread run count.  */

__tx_ts_restore:
    LDR     r7, [r1, #4]                            // Pickup the current thread run count
 8000308:	684f      	ldr	r7, [r1, #4]
    LDR     r4, =_tx_timer_time_slice               // Build address of time-slice variable
 800030a:	4c14      	ldr	r4, [pc, #80]	@ (800035c <tx_thread_fpu_disable+0xe>)
    LDR     r5, [r1, #24]                           // Pickup thread's current time-slice
 800030c:	698d      	ldr	r5, [r1, #24]
    ADD     r7, r7, #1                              // Increment the thread run count
 800030e:	f107 0701 	add.w	r7, r7, #1
    STR     r7, [r1, #4]                            // Store the new run count
 8000312:	604f      	str	r7, [r1, #4]

    /* Setup global time-slice with thread's current time-slice.  */

    STR     r5, [r4]                                // Setup global time-slice
 8000314:	6025      	str	r5, [r4, #0]
    POP     {r0, r1}                                // Recover r0 and r1
#endif

    /* Restore the thread context and PSP.  */

    LDR     r12, [r1, #8]                           // Pickup thread's stack pointer
 8000316:	f8d1 c008 	ldr.w	ip, [r1, #8]
    LDMIA   r12!, {LR}                              // Pickup LR
 800031a:	f85c eb04 	ldr.w	lr, [ip], #4
#ifdef __ARM_FP
    TST     LR, #0x10                               // Determine if the VFP extended frame is present
 800031e:	f01e 0f10 	tst.w	lr, #16
    BNE     _skip_vfp_restore                       // If not, skip VFP restore
 8000322:	d101      	bne.n	8000328 <_skip_vfp_restore>
    VLDMIA  r12!, {s16-s31}                         // Yes, restore additional VFP registers
 8000324:	ecbc 8a10 	vldmia	ip!, {s16-s31}

08000328 <_skip_vfp_restore>:
_skip_vfp_restore:
#endif
    LDMIA   r12!, {r4-r11}                          // Recover thread's registers
 8000328:	e8bc 0ff0 	ldmia.w	ip!, {r4, r5, r6, r7, r8, r9, sl, fp}
    MSR     PSP, r12                                // Setup the thread's stack pointer
 800032c:	f38c 8809 	msr	PSP, ip

    /* Return to thread.  */

    BX      lr                                      // Return to thread!
 8000330:	4770      	bx	lr

08000332 <__tx_ts_wait>:
    /* The following is the idle wait processing... in this case, no threads are ready for execution and the
       system will simply be idle until an interrupt occurs that makes a thread ready. Note that interrupts
       are disabled to allow use of WFI for waiting for a thread to arrive.  */

__tx_ts_wait:
    CPSID   i                                       // Disable interrupts
 8000332:	b672      	cpsid	i
    LDR     r1, [r2]                                // Pickup the next thread to execute pointer
 8000334:	6811      	ldr	r1, [r2, #0]
    STR     r1, [r0]                                // Store it in the current pointer
 8000336:	6001      	str	r1, [r0, #0]
    CBNZ    r1, __tx_ts_ready                       // If non-NULL, a new thread is ready!
 8000338:	b909      	cbnz	r1, 800033e <__tx_ts_ready>
    PUSH    {r0-r3}
    BL      tx_low_power_exit                       // Exit low power mode
    POP     {r0-r3}
#endif

    CPSIE   i                                       // Enable interrupts
 800033a:	b662      	cpsie	i
    B       __tx_ts_wait                            // Loop to continue waiting
 800033c:	e7f9      	b.n	8000332 <__tx_ts_wait>

0800033e <__tx_ts_ready>:

    /* At this point, we have a new thread ready to go. Clear any newly pended PendSV - since we are
       already in the handler!  */

__tx_ts_ready:
    MOV     r7, #0x08000000                         // Build clear PendSV value
 800033e:	f04f 6700 	mov.w	r7, #134217728	@ 0x8000000
    MOV     r8, #0xE000E000                         // Build base NVIC address
 8000342:	f04f 28e0 	mov.w	r8, #3758153728	@ 0xe000e000
    STR     r7, [r8, #0xD04]                        // Clear any PendSV
 8000346:	f8c8 7d04 	str.w	r7, [r8, #3332]	@ 0xd04

    /* Re-enable interrupts and restore new thread.  */

    CPSIE   i                                       // Enable interrupts
 800034a:	b662      	cpsie	i
    B       __tx_ts_restore                         // Restore the thread
 800034c:	e7dc      	b.n	8000308 <__tx_ts_restore>

0800034e <tx_thread_fpu_disable>:
tx_thread_fpu_disable:

    /* Automatic VPF logic is supported, this function is present only for
       backward compatibility purposes and therefore simply returns.  */

    BX      LR                                      // Return to caller
 800034e:	4770      	bx	lr
    LDR     r2, =_tx_thread_preempt_disable         // Build address of preempt disable flag
 8000350:	200119c4 	.word	0x200119c4
    LDR     r0, =_tx_thread_current_ptr             // Build current thread pointer address
 8000354:	2001192c 	.word	0x2001192c
    LDR     r2, =_tx_thread_execute_ptr             // Build execute thread pointer address
 8000358:	20011930 	.word	0x20011930
    LDR     r4, =_tx_timer_time_slice               // Build address of time-slice variable
 800035c:	20011f30 	.word	0x20011f30

08000360 <_tx_thread_stack_build>:
                       pc          Initial value for pc
                       xPSR        Initial value for xPSR

    Stack Bottom: (higher memory address)  */

    LDR     r2, [r0, #16]                           // Pickup end of stack area
 8000360:	6902      	ldr	r2, [r0, #16]
    BIC     r2, r2, #0x7                            // Align frame for 8-byte alignment
 8000362:	f022 0207 	bic.w	r2, r2, #7
    SUB     r2, r2, #68                             // Subtract frame size
 8000366:	f1a2 0244 	sub.w	r2, r2, #68	@ 0x44
    LDR     r3, =0xFFFFFFFD                         // Build initial LR value
 800036a:	f06f 0302 	mvn.w	r3, #2
    STR     r3, [r2, #0]                            // Save on the stack
 800036e:	6013      	str	r3, [r2, #0]

    /* Actually build the stack frame.  */

    MOV     r3, #0                                  // Build initial register value
 8000370:	f04f 0300 	mov.w	r3, #0
    STR     r3, [r2, #4]                            // Store initial r4
 8000374:	6053      	str	r3, [r2, #4]
    STR     r3, [r2, #8]                            // Store initial r5
 8000376:	6093      	str	r3, [r2, #8]
    STR     r3, [r2, #12]                           // Store initial r6
 8000378:	60d3      	str	r3, [r2, #12]
    STR     r3, [r2, #16]                           // Store initial r7
 800037a:	6113      	str	r3, [r2, #16]
    STR     r3, [r2, #20]                           // Store initial r8
 800037c:	6153      	str	r3, [r2, #20]
    STR     r3, [r2, #24]                           // Store initial r9
 800037e:	6193      	str	r3, [r2, #24]
    STR     r3, [r2, #28]                           // Store initial r10
 8000380:	61d3      	str	r3, [r2, #28]
    STR     r3, [r2, #32]                           // Store initial r11
 8000382:	6213      	str	r3, [r2, #32]

    /* Hardware stack follows.  */

    STR     r3, [r2, #36]                           // Store initial r0
 8000384:	6253      	str	r3, [r2, #36]	@ 0x24
    STR     r3, [r2, #40]                           // Store initial r1
 8000386:	6293      	str	r3, [r2, #40]	@ 0x28
    STR     r3, [r2, #44]                           // Store initial r2
 8000388:	62d3      	str	r3, [r2, #44]	@ 0x2c
    STR     r3, [r2, #48]                           // Store initial r3
 800038a:	6313      	str	r3, [r2, #48]	@ 0x30
    STR     r3, [r2, #52]                           // Store initial r12
 800038c:	6353      	str	r3, [r2, #52]	@ 0x34
    MOV     r3, #0xFFFFFFFF                         // Poison EXC_RETURN value
 800038e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
    STR     r3, [r2, #56]                           // Store initial lr
 8000392:	6393      	str	r3, [r2, #56]	@ 0x38
    STR     r1, [r2, #60]                           // Store initial pc
 8000394:	63d1      	str	r1, [r2, #60]	@ 0x3c
    MOV     r3, #0x01000000                         // Only T-bit need be set
 8000396:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
    STR     r3, [r2, #64]                           // Store initial xPSR
 800039a:	6413      	str	r3, [r2, #64]	@ 0x40

    /* Setup stack pointer.  */
    // thread_ptr -> tx_thread_stack_ptr =  r2;

    STR     r2, [r0, #8]                            // Save stack pointer in thread's
 800039c:	6082      	str	r2, [r0, #8]
                                                    //   control block
    BX      lr                                      // Return to caller
 800039e:	4770      	bx	lr

080003a0 <_tx_timer_interrupt>:
       for use.  */

    /* Increment the system clock.  */
    // _tx_timer_system_clock++;

    LDR     r1, =_tx_timer_system_clock             // Pickup address of system clock
 80003a0:	4922      	ldr	r1, [pc, #136]	@ (800042c <__tx_timer_nothing_expired+0x6>)
    LDR     r0, [r1, #0]                            // Pickup system clock
 80003a2:	6808      	ldr	r0, [r1, #0]
    ADD     r0, r0, #1                              // Increment system clock
 80003a4:	f100 0001 	add.w	r0, r0, #1
    STR     r0, [r1, #0]                            // Store new system clock
 80003a8:	6008      	str	r0, [r1, #0]

    /* Test for time-slice expiration.  */
    // if (_tx_timer_time_slice)
    // {

    LDR     r3, =_tx_timer_time_slice               // Pickup address of time-slice
 80003aa:	4b21      	ldr	r3, [pc, #132]	@ (8000430 <__tx_timer_nothing_expired+0xa>)
    LDR     r2, [r3, #0]                            // Pickup time-slice
 80003ac:	681a      	ldr	r2, [r3, #0]
    CBZ     r2, __tx_timer_no_time_slice            // Is it non-active?
 80003ae:	b13a      	cbz	r2, 80003c0 <__tx_timer_no_time_slice>
                                                    // Yes, skip time-slice processing

       /* Decrement the time_slice.  */
       // _tx_timer_time_slice--;

    SUB     r2, r2, #1                              // Decrement the time-slice
 80003b0:	f1a2 0201 	sub.w	r2, r2, #1
    STR     r2, [r3, #0]                            // Store new time-slice value
 80003b4:	601a      	str	r2, [r3, #0]

       /* Check for expiration.  */
       // if (__tx_timer_time_slice == 0)

    CBNZ    r2, __tx_timer_no_time_slice            // Has it expired?
 80003b6:	b91a      	cbnz	r2, 80003c0 <__tx_timer_no_time_slice>
                                                    // No, skip expiration processing

       /* Set the time-slice expired flag.  */
       // _tx_timer_expired_time_slice =  TX_TRUE;

    LDR     r3, =_tx_timer_expired_time_slice       // Pickup address of expired flag
 80003b8:	4b1e      	ldr	r3, [pc, #120]	@ (8000434 <__tx_timer_nothing_expired+0xe>)
    MOV     r0, #1                                  // Build expired value
 80003ba:	f04f 0001 	mov.w	r0, #1
    STR     r0, [r3, #0]                            // Set time-slice expiration flag
 80003be:	6018      	str	r0, [r3, #0]

080003c0 <__tx_timer_no_time_slice>:

    /* Test for timer expiration.  */
    // if (*_tx_timer_current_ptr)
    // {

    LDR     r1, =_tx_timer_current_ptr              // Pickup current timer pointer address
 80003c0:	491d      	ldr	r1, [pc, #116]	@ (8000438 <__tx_timer_nothing_expired+0x12>)
    LDR     r0, [r1, #0]                            // Pickup current timer
 80003c2:	6808      	ldr	r0, [r1, #0]
    LDR     r2, [r0, #0]                            // Pickup timer list entry
 80003c4:	6802      	ldr	r2, [r0, #0]
    CBZ     r2, __tx_timer_no_timer                 // Is there anything in the list?
 80003c6:	b122      	cbz	r2, 80003d2 <__tx_timer_no_timer>
                                                    // No, just increment the timer

        /* Set expiration flag.  */
        // _tx_timer_expired =  TX_TRUE;

    LDR     r3, =_tx_timer_expired                  // Pickup expiration flag address
 80003c8:	4b1c      	ldr	r3, [pc, #112]	@ (800043c <__tx_timer_nothing_expired+0x16>)
    MOV     r2, #1                                  // Build expired value
 80003ca:	f04f 0201 	mov.w	r2, #1
    STR     r2, [r3, #0]                            // Set expired flag
 80003ce:	601a      	str	r2, [r3, #0]
    B       __tx_timer_done                         // Finished timer processing
 80003d0:	e008      	b.n	80003e4 <__tx_timer_done>

080003d2 <__tx_timer_no_timer>:
__tx_timer_no_timer:

        /* No timer expired, increment the timer pointer.  */
        // _tx_timer_current_ptr++;

    ADD     r0, r0, #4                              // Move to next timer
 80003d2:	f100 0004 	add.w	r0, r0, #4

        /* Check for wrap-around.  */
        // if (_tx_timer_current_ptr == _tx_timer_list_end)

    LDR     r3, =_tx_timer_list_end                 // Pickup addr of timer list end
 80003d6:	4b1a      	ldr	r3, [pc, #104]	@ (8000440 <__tx_timer_nothing_expired+0x1a>)
    LDR     r2, [r3, #0]                            // Pickup list end
 80003d8:	681a      	ldr	r2, [r3, #0]
    CMP     r0, r2                                  // Are we at list end?
 80003da:	4290      	cmp	r0, r2
    BNE     __tx_timer_skip_wrap                    // No, skip wrap-around logic
 80003dc:	d101      	bne.n	80003e2 <__tx_timer_skip_wrap>

            /* Wrap to beginning of list.  */
            // _tx_timer_current_ptr =  _tx_timer_list_start;

    LDR     r3, =_tx_timer_list_start               // Pickup addr of timer list start
 80003de:	4b19      	ldr	r3, [pc, #100]	@ (8000444 <__tx_timer_nothing_expired+0x1e>)
    LDR     r0, [r3, #0]                            // Set current pointer to list start
 80003e0:	6818      	ldr	r0, [r3, #0]

080003e2 <__tx_timer_skip_wrap>:

__tx_timer_skip_wrap:

    STR     r0, [r1, #0]                            // Store new current timer pointer
 80003e2:	6008      	str	r0, [r1, #0]

080003e4 <__tx_timer_done>:

    /* See if anything has expired.  */
    // if ((_tx_timer_expired_time_slice) || (_tx_timer_expired))
    // {

    LDR     r3, =_tx_timer_expired_time_slice       // Pickup addr of expired flag
 80003e4:	4b13      	ldr	r3, [pc, #76]	@ (8000434 <__tx_timer_nothing_expired+0xe>)
    LDR     r2, [r3, #0]                            // Pickup time-slice expired flag
 80003e6:	681a      	ldr	r2, [r3, #0]
    CBNZ    r2, __tx_something_expired              // Did a time-slice expire?
 80003e8:	b912      	cbnz	r2, 80003f0 <__tx_something_expired>
                                                    // If non-zero, time-slice expired
    LDR     r1, =_tx_timer_expired                  // Pickup addr of other expired flag
 80003ea:	4914      	ldr	r1, [pc, #80]	@ (800043c <__tx_timer_nothing_expired+0x16>)
    LDR     r0, [r1, #0]                            // Pickup timer expired flag
 80003ec:	6808      	ldr	r0, [r1, #0]
    CBZ     r0, __tx_timer_nothing_expired          // Did a timer expire?
 80003ee:	b1d0      	cbz	r0, 8000426 <__tx_timer_nothing_expired>

080003f0 <__tx_something_expired>:
                                                    // No, nothing expired

__tx_something_expired:

    STMDB   sp!, {r0, lr}                           // Save the lr register on the stack
 80003f0:	e92d 4001 	stmdb	sp!, {r0, lr}

    /* Did a timer expire?  */
    // if (_tx_timer_expired)
    // {

    LDR     r1, =_tx_timer_expired                  // Pickup addr of expired flag
 80003f4:	4911      	ldr	r1, [pc, #68]	@ (800043c <__tx_timer_nothing_expired+0x16>)
    LDR     r0, [r1, #0]                            // Pickup timer expired flag
 80003f6:	6808      	ldr	r0, [r1, #0]
    CBZ     r0, __tx_timer_dont_activate            // Check for timer expiration
 80003f8:	b108      	cbz	r0, 80003fe <__tx_timer_dont_activate>
                                                    // If not set, skip timer activation

        /* Process timer expiration.  */
        // _tx_timer_expiration_process();

    BL      _tx_timer_expiration_process            // Call the timer expiration handling routine
 80003fa:	f00b fdb3 	bl	800bf64 <_tx_timer_expiration_process>

080003fe <__tx_timer_dont_activate>:

    /* Did time slice expire?  */
    // if (_tx_timer_expired_time_slice)
    // {

    LDR     r3, =_tx_timer_expired_time_slice       // Pickup addr of time-slice expired
 80003fe:	4b0d      	ldr	r3, [pc, #52]	@ (8000434 <__tx_timer_nothing_expired+0xe>)
    LDR     r2, [r3, #0]                            // Pickup the actual flag
 8000400:	681a      	ldr	r2, [r3, #0]
    CBZ     r2, __tx_timer_not_ts_expiration        // See if the flag is set
 8000402:	b172      	cbz	r2, 8000422 <__tx_timer_not_ts_expiration>
                                                    // No, skip time-slice processing

        /* Time slice interrupted thread.  */
        // _tx_thread_time_slice();

    BL      _tx_thread_time_slice                   // Call time-slice processing
 8000404:	f00b fd02 	bl	800be0c <_tx_thread_time_slice>
    LDR     r0, =_tx_thread_preempt_disable         // Build address of preempt disable flag
 8000408:	480f      	ldr	r0, [pc, #60]	@ (8000448 <__tx_timer_nothing_expired+0x22>)
    LDR     r1, [r0]                                // Is the preempt disable flag set?
 800040a:	6801      	ldr	r1, [r0, #0]
    CBNZ    r1, __tx_timer_skip_time_slice          // Yes, skip the PendSV logic
 800040c:	b949      	cbnz	r1, 8000422 <__tx_timer_not_ts_expiration>
    LDR     r0, =_tx_thread_current_ptr             // Build current thread pointer address
 800040e:	480f      	ldr	r0, [pc, #60]	@ (800044c <__tx_timer_nothing_expired+0x26>)
    LDR     r1, [r0]                                // Pickup the current thread pointer
 8000410:	6801      	ldr	r1, [r0, #0]
    LDR     r2, =_tx_thread_execute_ptr             // Build execute thread pointer address
 8000412:	4a0f      	ldr	r2, [pc, #60]	@ (8000450 <__tx_timer_nothing_expired+0x2a>)
    LDR     r3, [r2]                                // Pickup the execute thread pointer
 8000414:	6813      	ldr	r3, [r2, #0]
    LDR     r0, =0xE000ED04                         // Build address of control register
 8000416:	480f      	ldr	r0, [pc, #60]	@ (8000454 <__tx_timer_nothing_expired+0x2e>)
    LDR     r2, =0x10000000                         // Build value for PendSV bit
 8000418:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
    CMP     r1, r3                                  // Are they the same?
 800041c:	4299      	cmp	r1, r3
    BEQ     __tx_timer_skip_time_slice              // If the same, there was no time-slice performed
 800041e:	d000      	beq.n	8000422 <__tx_timer_not_ts_expiration>
    STR     r2, [r0]                                // Not the same, issue the PendSV for preemption
 8000420:	6002      	str	r2, [r0, #0]

08000422 <__tx_timer_not_ts_expiration>:

    // }

__tx_timer_not_ts_expiration:

    LDMIA   sp!, {r0, lr}                           // Recover lr register (r0 is just there for
 8000422:	e8bd 4001 	ldmia.w	sp!, {r0, lr}

08000426 <__tx_timer_nothing_expired>:

    // }

__tx_timer_nothing_expired:

    DSB                                             // Complete all memory access
 8000426:	f3bf 8f4f 	dsb	sy
    BX      lr                                      // Return to caller
 800042a:	4770      	bx	lr
    LDR     r1, =_tx_timer_system_clock             // Pickup address of system clock
 800042c:	200119d0 	.word	0x200119d0
    LDR     r3, =_tx_timer_time_slice               // Pickup address of time-slice
 8000430:	20011f30 	.word	0x20011f30
    LDR     r3, =_tx_timer_expired_time_slice       // Pickup address of expired flag
 8000434:	200119d4 	.word	0x200119d4
    LDR     r1, =_tx_timer_current_ptr              // Pickup current timer pointer address
 8000438:	20011a60 	.word	0x20011a60
    LDR     r3, =_tx_timer_expired                  // Pickup expiration flag address
 800043c:	20011a64 	.word	0x20011a64
    LDR     r3, =_tx_timer_list_end                 // Pickup addr of timer list end
 8000440:	20011a5c 	.word	0x20011a5c
    LDR     r3, =_tx_timer_list_start               // Pickup addr of timer list start
 8000444:	20011a58 	.word	0x20011a58
    LDR     r0, =_tx_thread_preempt_disable         // Build address of preempt disable flag
 8000448:	200119c4 	.word	0x200119c4
    LDR     r0, =_tx_thread_current_ptr             // Build current thread pointer address
 800044c:	2001192c 	.word	0x2001192c
    LDR     r2, =_tx_thread_execute_ptr             // Build execute thread pointer address
 8000450:	20011930 	.word	0x20011930
    LDR     r0, =0xE000ED04                         // Build address of control register
 8000454:	e000ed04 	.word	0xe000ed04

08000458 <strlen>:
 8000458:	4603      	mov	r3, r0
 800045a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800045e:	2a00      	cmp	r2, #0
 8000460:	d1fb      	bne.n	800045a <strlen+0x2>
 8000462:	1a18      	subs	r0, r3, r0
 8000464:	3801      	subs	r0, #1
 8000466:	4770      	bx	lr

08000468 <__aeabi_uldivmod>:
 8000468:	b953      	cbnz	r3, 8000480 <__aeabi_uldivmod+0x18>
 800046a:	b94a      	cbnz	r2, 8000480 <__aeabi_uldivmod+0x18>
 800046c:	2900      	cmp	r1, #0
 800046e:	bf08      	it	eq
 8000470:	2800      	cmpeq	r0, #0
 8000472:	bf1c      	itt	ne
 8000474:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000478:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 800047c:	f000 b988 	b.w	8000790 <__aeabi_idiv0>
 8000480:	f1ad 0c08 	sub.w	ip, sp, #8
 8000484:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000488:	f000 f806 	bl	8000498 <__udivmoddi4>
 800048c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000490:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000494:	b004      	add	sp, #16
 8000496:	4770      	bx	lr

08000498 <__udivmoddi4>:
 8000498:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800049c:	9d08      	ldr	r5, [sp, #32]
 800049e:	468e      	mov	lr, r1
 80004a0:	4604      	mov	r4, r0
 80004a2:	4688      	mov	r8, r1
 80004a4:	2b00      	cmp	r3, #0
 80004a6:	d14a      	bne.n	800053e <__udivmoddi4+0xa6>
 80004a8:	428a      	cmp	r2, r1
 80004aa:	4617      	mov	r7, r2
 80004ac:	d962      	bls.n	8000574 <__udivmoddi4+0xdc>
 80004ae:	fab2 f682 	clz	r6, r2
 80004b2:	b14e      	cbz	r6, 80004c8 <__udivmoddi4+0x30>
 80004b4:	f1c6 0320 	rsb	r3, r6, #32
 80004b8:	fa01 f806 	lsl.w	r8, r1, r6
 80004bc:	fa20 f303 	lsr.w	r3, r0, r3
 80004c0:	40b7      	lsls	r7, r6
 80004c2:	ea43 0808 	orr.w	r8, r3, r8
 80004c6:	40b4      	lsls	r4, r6
 80004c8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004cc:	fa1f fc87 	uxth.w	ip, r7
 80004d0:	fbb8 f1fe 	udiv	r1, r8, lr
 80004d4:	0c23      	lsrs	r3, r4, #16
 80004d6:	fb0e 8811 	mls	r8, lr, r1, r8
 80004da:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80004de:	fb01 f20c 	mul.w	r2, r1, ip
 80004e2:	429a      	cmp	r2, r3
 80004e4:	d909      	bls.n	80004fa <__udivmoddi4+0x62>
 80004e6:	18fb      	adds	r3, r7, r3
 80004e8:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 80004ec:	f080 80ea 	bcs.w	80006c4 <__udivmoddi4+0x22c>
 80004f0:	429a      	cmp	r2, r3
 80004f2:	f240 80e7 	bls.w	80006c4 <__udivmoddi4+0x22c>
 80004f6:	3902      	subs	r1, #2
 80004f8:	443b      	add	r3, r7
 80004fa:	1a9a      	subs	r2, r3, r2
 80004fc:	b2a3      	uxth	r3, r4
 80004fe:	fbb2 f0fe 	udiv	r0, r2, lr
 8000502:	fb0e 2210 	mls	r2, lr, r0, r2
 8000506:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800050a:	fb00 fc0c 	mul.w	ip, r0, ip
 800050e:	459c      	cmp	ip, r3
 8000510:	d909      	bls.n	8000526 <__udivmoddi4+0x8e>
 8000512:	18fb      	adds	r3, r7, r3
 8000514:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000518:	f080 80d6 	bcs.w	80006c8 <__udivmoddi4+0x230>
 800051c:	459c      	cmp	ip, r3
 800051e:	f240 80d3 	bls.w	80006c8 <__udivmoddi4+0x230>
 8000522:	443b      	add	r3, r7
 8000524:	3802      	subs	r0, #2
 8000526:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800052a:	eba3 030c 	sub.w	r3, r3, ip
 800052e:	2100      	movs	r1, #0
 8000530:	b11d      	cbz	r5, 800053a <__udivmoddi4+0xa2>
 8000532:	40f3      	lsrs	r3, r6
 8000534:	2200      	movs	r2, #0
 8000536:	e9c5 3200 	strd	r3, r2, [r5]
 800053a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800053e:	428b      	cmp	r3, r1
 8000540:	d905      	bls.n	800054e <__udivmoddi4+0xb6>
 8000542:	b10d      	cbz	r5, 8000548 <__udivmoddi4+0xb0>
 8000544:	e9c5 0100 	strd	r0, r1, [r5]
 8000548:	2100      	movs	r1, #0
 800054a:	4608      	mov	r0, r1
 800054c:	e7f5      	b.n	800053a <__udivmoddi4+0xa2>
 800054e:	fab3 f183 	clz	r1, r3
 8000552:	2900      	cmp	r1, #0
 8000554:	d146      	bne.n	80005e4 <__udivmoddi4+0x14c>
 8000556:	4573      	cmp	r3, lr
 8000558:	d302      	bcc.n	8000560 <__udivmoddi4+0xc8>
 800055a:	4282      	cmp	r2, r0
 800055c:	f200 8105 	bhi.w	800076a <__udivmoddi4+0x2d2>
 8000560:	1a84      	subs	r4, r0, r2
 8000562:	eb6e 0203 	sbc.w	r2, lr, r3
 8000566:	2001      	movs	r0, #1
 8000568:	4690      	mov	r8, r2
 800056a:	2d00      	cmp	r5, #0
 800056c:	d0e5      	beq.n	800053a <__udivmoddi4+0xa2>
 800056e:	e9c5 4800 	strd	r4, r8, [r5]
 8000572:	e7e2      	b.n	800053a <__udivmoddi4+0xa2>
 8000574:	2a00      	cmp	r2, #0
 8000576:	f000 8090 	beq.w	800069a <__udivmoddi4+0x202>
 800057a:	fab2 f682 	clz	r6, r2
 800057e:	2e00      	cmp	r6, #0
 8000580:	f040 80a4 	bne.w	80006cc <__udivmoddi4+0x234>
 8000584:	1a8a      	subs	r2, r1, r2
 8000586:	0c03      	lsrs	r3, r0, #16
 8000588:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800058c:	b280      	uxth	r0, r0
 800058e:	b2bc      	uxth	r4, r7
 8000590:	2101      	movs	r1, #1
 8000592:	fbb2 fcfe 	udiv	ip, r2, lr
 8000596:	fb0e 221c 	mls	r2, lr, ip, r2
 800059a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800059e:	fb04 f20c 	mul.w	r2, r4, ip
 80005a2:	429a      	cmp	r2, r3
 80005a4:	d907      	bls.n	80005b6 <__udivmoddi4+0x11e>
 80005a6:	18fb      	adds	r3, r7, r3
 80005a8:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 80005ac:	d202      	bcs.n	80005b4 <__udivmoddi4+0x11c>
 80005ae:	429a      	cmp	r2, r3
 80005b0:	f200 80e0 	bhi.w	8000774 <__udivmoddi4+0x2dc>
 80005b4:	46c4      	mov	ip, r8
 80005b6:	1a9b      	subs	r3, r3, r2
 80005b8:	fbb3 f2fe 	udiv	r2, r3, lr
 80005bc:	fb0e 3312 	mls	r3, lr, r2, r3
 80005c0:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80005c4:	fb02 f404 	mul.w	r4, r2, r4
 80005c8:	429c      	cmp	r4, r3
 80005ca:	d907      	bls.n	80005dc <__udivmoddi4+0x144>
 80005cc:	18fb      	adds	r3, r7, r3
 80005ce:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 80005d2:	d202      	bcs.n	80005da <__udivmoddi4+0x142>
 80005d4:	429c      	cmp	r4, r3
 80005d6:	f200 80ca 	bhi.w	800076e <__udivmoddi4+0x2d6>
 80005da:	4602      	mov	r2, r0
 80005dc:	1b1b      	subs	r3, r3, r4
 80005de:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80005e2:	e7a5      	b.n	8000530 <__udivmoddi4+0x98>
 80005e4:	f1c1 0620 	rsb	r6, r1, #32
 80005e8:	408b      	lsls	r3, r1
 80005ea:	fa22 f706 	lsr.w	r7, r2, r6
 80005ee:	431f      	orrs	r7, r3
 80005f0:	fa0e f401 	lsl.w	r4, lr, r1
 80005f4:	fa20 f306 	lsr.w	r3, r0, r6
 80005f8:	fa2e fe06 	lsr.w	lr, lr, r6
 80005fc:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000600:	4323      	orrs	r3, r4
 8000602:	fa00 f801 	lsl.w	r8, r0, r1
 8000606:	fa1f fc87 	uxth.w	ip, r7
 800060a:	fbbe f0f9 	udiv	r0, lr, r9
 800060e:	0c1c      	lsrs	r4, r3, #16
 8000610:	fb09 ee10 	mls	lr, r9, r0, lr
 8000614:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000618:	fb00 fe0c 	mul.w	lr, r0, ip
 800061c:	45a6      	cmp	lr, r4
 800061e:	fa02 f201 	lsl.w	r2, r2, r1
 8000622:	d909      	bls.n	8000638 <__udivmoddi4+0x1a0>
 8000624:	193c      	adds	r4, r7, r4
 8000626:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 800062a:	f080 809c 	bcs.w	8000766 <__udivmoddi4+0x2ce>
 800062e:	45a6      	cmp	lr, r4
 8000630:	f240 8099 	bls.w	8000766 <__udivmoddi4+0x2ce>
 8000634:	3802      	subs	r0, #2
 8000636:	443c      	add	r4, r7
 8000638:	eba4 040e 	sub.w	r4, r4, lr
 800063c:	fa1f fe83 	uxth.w	lr, r3
 8000640:	fbb4 f3f9 	udiv	r3, r4, r9
 8000644:	fb09 4413 	mls	r4, r9, r3, r4
 8000648:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 800064c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000650:	45a4      	cmp	ip, r4
 8000652:	d908      	bls.n	8000666 <__udivmoddi4+0x1ce>
 8000654:	193c      	adds	r4, r7, r4
 8000656:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 800065a:	f080 8082 	bcs.w	8000762 <__udivmoddi4+0x2ca>
 800065e:	45a4      	cmp	ip, r4
 8000660:	d97f      	bls.n	8000762 <__udivmoddi4+0x2ca>
 8000662:	3b02      	subs	r3, #2
 8000664:	443c      	add	r4, r7
 8000666:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 800066a:	eba4 040c 	sub.w	r4, r4, ip
 800066e:	fba0 ec02 	umull	lr, ip, r0, r2
 8000672:	4564      	cmp	r4, ip
 8000674:	4673      	mov	r3, lr
 8000676:	46e1      	mov	r9, ip
 8000678:	d362      	bcc.n	8000740 <__udivmoddi4+0x2a8>
 800067a:	d05f      	beq.n	800073c <__udivmoddi4+0x2a4>
 800067c:	b15d      	cbz	r5, 8000696 <__udivmoddi4+0x1fe>
 800067e:	ebb8 0203 	subs.w	r2, r8, r3
 8000682:	eb64 0409 	sbc.w	r4, r4, r9
 8000686:	fa04 f606 	lsl.w	r6, r4, r6
 800068a:	fa22 f301 	lsr.w	r3, r2, r1
 800068e:	431e      	orrs	r6, r3
 8000690:	40cc      	lsrs	r4, r1
 8000692:	e9c5 6400 	strd	r6, r4, [r5]
 8000696:	2100      	movs	r1, #0
 8000698:	e74f      	b.n	800053a <__udivmoddi4+0xa2>
 800069a:	fbb1 fcf2 	udiv	ip, r1, r2
 800069e:	0c01      	lsrs	r1, r0, #16
 80006a0:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80006a4:	b280      	uxth	r0, r0
 80006a6:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80006aa:	463b      	mov	r3, r7
 80006ac:	4638      	mov	r0, r7
 80006ae:	463c      	mov	r4, r7
 80006b0:	46b8      	mov	r8, r7
 80006b2:	46be      	mov	lr, r7
 80006b4:	2620      	movs	r6, #32
 80006b6:	fbb1 f1f7 	udiv	r1, r1, r7
 80006ba:	eba2 0208 	sub.w	r2, r2, r8
 80006be:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80006c2:	e766      	b.n	8000592 <__udivmoddi4+0xfa>
 80006c4:	4601      	mov	r1, r0
 80006c6:	e718      	b.n	80004fa <__udivmoddi4+0x62>
 80006c8:	4610      	mov	r0, r2
 80006ca:	e72c      	b.n	8000526 <__udivmoddi4+0x8e>
 80006cc:	f1c6 0220 	rsb	r2, r6, #32
 80006d0:	fa2e f302 	lsr.w	r3, lr, r2
 80006d4:	40b7      	lsls	r7, r6
 80006d6:	40b1      	lsls	r1, r6
 80006d8:	fa20 f202 	lsr.w	r2, r0, r2
 80006dc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80006e0:	430a      	orrs	r2, r1
 80006e2:	fbb3 f8fe 	udiv	r8, r3, lr
 80006e6:	b2bc      	uxth	r4, r7
 80006e8:	fb0e 3318 	mls	r3, lr, r8, r3
 80006ec:	0c11      	lsrs	r1, r2, #16
 80006ee:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80006f2:	fb08 f904 	mul.w	r9, r8, r4
 80006f6:	40b0      	lsls	r0, r6
 80006f8:	4589      	cmp	r9, r1
 80006fa:	ea4f 4310 	mov.w	r3, r0, lsr #16
 80006fe:	b280      	uxth	r0, r0
 8000700:	d93e      	bls.n	8000780 <__udivmoddi4+0x2e8>
 8000702:	1879      	adds	r1, r7, r1
 8000704:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000708:	d201      	bcs.n	800070e <__udivmoddi4+0x276>
 800070a:	4589      	cmp	r9, r1
 800070c:	d81f      	bhi.n	800074e <__udivmoddi4+0x2b6>
 800070e:	eba1 0109 	sub.w	r1, r1, r9
 8000712:	fbb1 f9fe 	udiv	r9, r1, lr
 8000716:	fb09 f804 	mul.w	r8, r9, r4
 800071a:	fb0e 1119 	mls	r1, lr, r9, r1
 800071e:	b292      	uxth	r2, r2
 8000720:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000724:	4542      	cmp	r2, r8
 8000726:	d229      	bcs.n	800077c <__udivmoddi4+0x2e4>
 8000728:	18ba      	adds	r2, r7, r2
 800072a:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 800072e:	d2c4      	bcs.n	80006ba <__udivmoddi4+0x222>
 8000730:	4542      	cmp	r2, r8
 8000732:	d2c2      	bcs.n	80006ba <__udivmoddi4+0x222>
 8000734:	f1a9 0102 	sub.w	r1, r9, #2
 8000738:	443a      	add	r2, r7
 800073a:	e7be      	b.n	80006ba <__udivmoddi4+0x222>
 800073c:	45f0      	cmp	r8, lr
 800073e:	d29d      	bcs.n	800067c <__udivmoddi4+0x1e4>
 8000740:	ebbe 0302 	subs.w	r3, lr, r2
 8000744:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000748:	3801      	subs	r0, #1
 800074a:	46e1      	mov	r9, ip
 800074c:	e796      	b.n	800067c <__udivmoddi4+0x1e4>
 800074e:	eba7 0909 	sub.w	r9, r7, r9
 8000752:	4449      	add	r1, r9
 8000754:	f1a8 0c02 	sub.w	ip, r8, #2
 8000758:	fbb1 f9fe 	udiv	r9, r1, lr
 800075c:	fb09 f804 	mul.w	r8, r9, r4
 8000760:	e7db      	b.n	800071a <__udivmoddi4+0x282>
 8000762:	4673      	mov	r3, lr
 8000764:	e77f      	b.n	8000666 <__udivmoddi4+0x1ce>
 8000766:	4650      	mov	r0, sl
 8000768:	e766      	b.n	8000638 <__udivmoddi4+0x1a0>
 800076a:	4608      	mov	r0, r1
 800076c:	e6fd      	b.n	800056a <__udivmoddi4+0xd2>
 800076e:	443b      	add	r3, r7
 8000770:	3a02      	subs	r2, #2
 8000772:	e733      	b.n	80005dc <__udivmoddi4+0x144>
 8000774:	f1ac 0c02 	sub.w	ip, ip, #2
 8000778:	443b      	add	r3, r7
 800077a:	e71c      	b.n	80005b6 <__udivmoddi4+0x11e>
 800077c:	4649      	mov	r1, r9
 800077e:	e79c      	b.n	80006ba <__udivmoddi4+0x222>
 8000780:	eba1 0109 	sub.w	r1, r1, r9
 8000784:	46c4      	mov	ip, r8
 8000786:	fbb1 f9fe 	udiv	r9, r1, lr
 800078a:	fb09 f804 	mul.w	r8, r9, r4
 800078e:	e7c4      	b.n	800071a <__udivmoddi4+0x282>

08000790 <__aeabi_idiv0>:
 8000790:	4770      	bx	lr
 8000792:	bf00      	nop

08000794 <tx_application_define>:
  * @brief  Define the initial system.
  * @param  first_unused_memory : Pointer to the first unused memory
  * @retval None
  */
VOID tx_application_define(VOID *first_unused_memory)
{
 8000794:	b580      	push	{r7, lr}
 8000796:	b086      	sub	sp, #24
 8000798:	af02      	add	r7, sp, #8
 800079a:	6078      	str	r0, [r7, #4]

  /* USER CODE END  tx_application_define */

  VOID *memory_ptr;

  if (tx_byte_pool_create(&tx_app_byte_pool, "Tx App memory pool", tx_byte_pool_buffer, TX_APP_MEM_POOL_SIZE) != TX_SUCCESS)
 800079c:	2334      	movs	r3, #52	@ 0x34
 800079e:	9300      	str	r3, [sp, #0]
 80007a0:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80007a4:	4a10      	ldr	r2, [pc, #64]	@ (80007e8 <tx_application_define+0x54>)
 80007a6:	4911      	ldr	r1, [pc, #68]	@ (80007ec <tx_application_define+0x58>)
 80007a8:	4811      	ldr	r0, [pc, #68]	@ (80007f0 <tx_application_define+0x5c>)
 80007aa:	f00b fe85 	bl	800c4b8 <_txe_byte_pool_create>
 80007ae:	4603      	mov	r3, r0
 80007b0:	2b00      	cmp	r3, #0
 80007b2:	d104      	bne.n	80007be <tx_application_define+0x2a>
  {
    /* USER CODE BEGIN TX_Byte_Pool_Success */

    /* USER CODE END TX_Byte_Pool_Success */

    memory_ptr = (VOID *)&tx_app_byte_pool;
 80007b4:	4b0e      	ldr	r3, [pc, #56]	@ (80007f0 <tx_application_define+0x5c>)
 80007b6:	60fb      	str	r3, [r7, #12]

    if (App_ThreadX_Init(memory_ptr) != TX_SUCCESS)
 80007b8:	68f8      	ldr	r0, [r7, #12]
 80007ba:	f000 f821 	bl	8000800 <App_ThreadX_Init>

    /* USER CODE END  App_ThreadX_Init_Success */

  }

  if (tx_byte_pool_create(&ux_host_app_byte_pool, "Ux App memory pool", ux_host_byte_pool_buffer, UX_HOST_APP_MEM_POOL_SIZE) != TX_SUCCESS)
 80007be:	2334      	movs	r3, #52	@ 0x34
 80007c0:	9300      	str	r3, [sp, #0]
 80007c2:	f44f 4310 	mov.w	r3, #36864	@ 0x9000
 80007c6:	4a0b      	ldr	r2, [pc, #44]	@ (80007f4 <tx_application_define+0x60>)
 80007c8:	490b      	ldr	r1, [pc, #44]	@ (80007f8 <tx_application_define+0x64>)
 80007ca:	480c      	ldr	r0, [pc, #48]	@ (80007fc <tx_application_define+0x68>)
 80007cc:	f00b fe74 	bl	800c4b8 <_txe_byte_pool_create>
 80007d0:	4603      	mov	r3, r0
 80007d2:	2b00      	cmp	r3, #0
 80007d4:	d104      	bne.n	80007e0 <tx_application_define+0x4c>
  {
    /* USER CODE BEGIN UX_HOST_Byte_Pool_Success */

    /* USER CODE END UX_HOST_Byte_Pool_Success */

    memory_ptr = (VOID *)&ux_host_app_byte_pool;
 80007d6:	4b09      	ldr	r3, [pc, #36]	@ (80007fc <tx_application_define+0x68>)
 80007d8:	60fb      	str	r3, [r7, #12]

    if (MX_USBX_Host_Init(memory_ptr) != UX_SUCCESS)
 80007da:	68f8      	ldr	r0, [r7, #12]
 80007dc:	f010 fe84 	bl	80114e8 <MX_USBX_Host_Init>
    /* USER CODE BEGIN MX_USBX_Host_Init_Success */

    /* USER CODE END MX_USBX_Host_Init_Success */
  }

}
 80007e0:	bf00      	nop
 80007e2:	3710      	adds	r7, #16
 80007e4:	46bd      	mov	sp, r7
 80007e6:	bd80      	pop	{r7, pc}
 80007e8:	20000088 	.word	0x20000088
 80007ec:	080134c0 	.word	0x080134c0
 80007f0:	20008088 	.word	0x20008088
 80007f4:	200080bc 	.word	0x200080bc
 80007f8:	080134d4 	.word	0x080134d4
 80007fc:	200110bc 	.word	0x200110bc

08000800 <App_ThreadX_Init>:
  * @brief  Application ThreadX Initialization.
  * @param memory_ptr: memory pointer
  * @retval int
  */
UINT App_ThreadX_Init(VOID *memory_ptr)
{
 8000800:	b580      	push	{r7, lr}
 8000802:	b084      	sub	sp, #16
 8000804:	af00      	add	r7, sp, #0
 8000806:	6078      	str	r0, [r7, #4]
  UINT ret = TX_SUCCESS;
 8000808:	2300      	movs	r3, #0
 800080a:	60fb      	str	r3, [r7, #12]
  TX_BYTE_POOL *byte_pool = (TX_BYTE_POOL*)memory_ptr;
 800080c:	687b      	ldr	r3, [r7, #4]
 800080e:	60bb      	str	r3, [r7, #8]

  /* USER CODE BEGIN App_ThreadX_Init */
  (void)byte_pool;

  lgc_system_init(memory_ptr);
 8000810:	6878      	ldr	r0, [r7, #4]
 8000812:	f011 f88f 	bl	8011934 <lgc_system_init>
  /* USER CODE END App_ThreadX_Init */

  return ret;
 8000816:	68fb      	ldr	r3, [r7, #12]
}
 8000818:	4618      	mov	r0, r3
 800081a:	3710      	adds	r7, #16
 800081c:	46bd      	mov	sp, r7
 800081e:	bd80      	pop	{r7, pc}

08000820 <MX_ThreadX_Init>:
  * @brief  MX_ThreadX_Init
  * @param  None
  * @retval None
  */
void MX_ThreadX_Init(void)
{
 8000820:	b580      	push	{r7, lr}
 8000822:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN  Before_Kernel_Start */

  /* USER CODE END  Before_Kernel_Start */

  tx_kernel_enter();
 8000824:	f008 ff18 	bl	8009658 <_tx_initialize_kernel_enter>

  /* USER CODE BEGIN  Kernel_Start_Error */

  /* USER CODE END  Kernel_Start_Error */
}
 8000828:	bf00      	nop
 800082a:	bd80      	pop	{r7, pc}

0800082c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 800082c:	b580      	push	{r7, lr}
 800082e:	b082      	sub	sp, #8
 8000830:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8000832:	2300      	movs	r3, #0
 8000834:	607b      	str	r3, [r7, #4]
 8000836:	4b1f      	ldr	r3, [pc, #124]	@ (80008b4 <MX_DMA_Init+0x88>)
 8000838:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800083a:	4a1e      	ldr	r2, [pc, #120]	@ (80008b4 <MX_DMA_Init+0x88>)
 800083c:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000840:	6313      	str	r3, [r2, #48]	@ 0x30
 8000842:	4b1c      	ldr	r3, [pc, #112]	@ (80008b4 <MX_DMA_Init+0x88>)
 8000844:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000846:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800084a:	607b      	str	r3, [r7, #4]
 800084c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 800084e:	2300      	movs	r3, #0
 8000850:	603b      	str	r3, [r7, #0]
 8000852:	4b18      	ldr	r3, [pc, #96]	@ (80008b4 <MX_DMA_Init+0x88>)
 8000854:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000856:	4a17      	ldr	r2, [pc, #92]	@ (80008b4 <MX_DMA_Init+0x88>)
 8000858:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800085c:	6313      	str	r3, [r2, #48]	@ 0x30
 800085e:	4b15      	ldr	r3, [pc, #84]	@ (80008b4 <MX_DMA_Init+0x88>)
 8000860:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000862:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000866:	603b      	str	r3, [r7, #0]
 8000868:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 0, 0);
 800086a:	2200      	movs	r2, #0
 800086c:	2100      	movs	r1, #0
 800086e:	200c      	movs	r0, #12
 8000870:	f000 fefe 	bl	8001670 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 8000874:	200c      	movs	r0, #12
 8000876:	f000 ff17 	bl	80016a8 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 0, 0);
 800087a:	2200      	movs	r2, #0
 800087c:	2100      	movs	r1, #0
 800087e:	200e      	movs	r0, #14
 8000880:	f000 fef6 	bl	8001670 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 8000884:	200e      	movs	r0, #14
 8000886:	f000 ff0f 	bl	80016a8 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream1_IRQn, 0, 0);
 800088a:	2200      	movs	r2, #0
 800088c:	2100      	movs	r1, #0
 800088e:	2039      	movs	r0, #57	@ 0x39
 8000890:	f000 feee 	bl	8001670 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream1_IRQn);
 8000894:	2039      	movs	r0, #57	@ 0x39
 8000896:	f000 ff07 	bl	80016a8 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream6_IRQn, 0, 0);
 800089a:	2200      	movs	r2, #0
 800089c:	2100      	movs	r1, #0
 800089e:	2045      	movs	r0, #69	@ 0x45
 80008a0:	f000 fee6 	bl	8001670 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream6_IRQn);
 80008a4:	2045      	movs	r0, #69	@ 0x45
 80008a6:	f000 feff 	bl	80016a8 <HAL_NVIC_EnableIRQ>

}
 80008aa:	bf00      	nop
 80008ac:	3708      	adds	r7, #8
 80008ae:	46bd      	mov	sp, r7
 80008b0:	bd80      	pop	{r7, pc}
 80008b2:	bf00      	nop
 80008b4:	40023800 	.word	0x40023800

080008b8 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80008b8:	b580      	push	{r7, lr}
 80008ba:	b08a      	sub	sp, #40	@ 0x28
 80008bc:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80008be:	f107 0314 	add.w	r3, r7, #20
 80008c2:	2200      	movs	r2, #0
 80008c4:	601a      	str	r2, [r3, #0]
 80008c6:	605a      	str	r2, [r3, #4]
 80008c8:	609a      	str	r2, [r3, #8]
 80008ca:	60da      	str	r2, [r3, #12]
 80008cc:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80008ce:	2300      	movs	r3, #0
 80008d0:	613b      	str	r3, [r7, #16]
 80008d2:	4b39      	ldr	r3, [pc, #228]	@ (80009b8 <MX_GPIO_Init+0x100>)
 80008d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008d6:	4a38      	ldr	r2, [pc, #224]	@ (80009b8 <MX_GPIO_Init+0x100>)
 80008d8:	f043 0304 	orr.w	r3, r3, #4
 80008dc:	6313      	str	r3, [r2, #48]	@ 0x30
 80008de:	4b36      	ldr	r3, [pc, #216]	@ (80009b8 <MX_GPIO_Init+0x100>)
 80008e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008e2:	f003 0304 	and.w	r3, r3, #4
 80008e6:	613b      	str	r3, [r7, #16]
 80008e8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80008ea:	2300      	movs	r3, #0
 80008ec:	60fb      	str	r3, [r7, #12]
 80008ee:	4b32      	ldr	r3, [pc, #200]	@ (80009b8 <MX_GPIO_Init+0x100>)
 80008f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008f2:	4a31      	ldr	r2, [pc, #196]	@ (80009b8 <MX_GPIO_Init+0x100>)
 80008f4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80008f8:	6313      	str	r3, [r2, #48]	@ 0x30
 80008fa:	4b2f      	ldr	r3, [pc, #188]	@ (80009b8 <MX_GPIO_Init+0x100>)
 80008fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008fe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000902:	60fb      	str	r3, [r7, #12]
 8000904:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000906:	2300      	movs	r3, #0
 8000908:	60bb      	str	r3, [r7, #8]
 800090a:	4b2b      	ldr	r3, [pc, #172]	@ (80009b8 <MX_GPIO_Init+0x100>)
 800090c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800090e:	4a2a      	ldr	r2, [pc, #168]	@ (80009b8 <MX_GPIO_Init+0x100>)
 8000910:	f043 0302 	orr.w	r3, r3, #2
 8000914:	6313      	str	r3, [r2, #48]	@ 0x30
 8000916:	4b28      	ldr	r3, [pc, #160]	@ (80009b8 <MX_GPIO_Init+0x100>)
 8000918:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800091a:	f003 0302 	and.w	r3, r3, #2
 800091e:	60bb      	str	r3, [r7, #8]
 8000920:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000922:	2300      	movs	r3, #0
 8000924:	607b      	str	r3, [r7, #4]
 8000926:	4b24      	ldr	r3, [pc, #144]	@ (80009b8 <MX_GPIO_Init+0x100>)
 8000928:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800092a:	4a23      	ldr	r2, [pc, #140]	@ (80009b8 <MX_GPIO_Init+0x100>)
 800092c:	f043 0301 	orr.w	r3, r3, #1
 8000930:	6313      	str	r3, [r2, #48]	@ 0x30
 8000932:	4b21      	ldr	r3, [pc, #132]	@ (80009b8 <MX_GPIO_Init+0x100>)
 8000934:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000936:	f003 0301 	and.w	r3, r3, #1
 800093a:	607b      	str	r3, [r7, #4]
 800093c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800093e:	2300      	movs	r3, #0
 8000940:	603b      	str	r3, [r7, #0]
 8000942:	4b1d      	ldr	r3, [pc, #116]	@ (80009b8 <MX_GPIO_Init+0x100>)
 8000944:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000946:	4a1c      	ldr	r2, [pc, #112]	@ (80009b8 <MX_GPIO_Init+0x100>)
 8000948:	f043 0308 	orr.w	r3, r3, #8
 800094c:	6313      	str	r3, [r2, #48]	@ 0x30
 800094e:	4b1a      	ldr	r3, [pc, #104]	@ (80009b8 <MX_GPIO_Init+0x100>)
 8000950:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000952:	f003 0308 	and.w	r3, r3, #8
 8000956:	603b      	str	r3, [r7, #0]
 8000958:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DIR_DISPLAY_GPIO_Port, DIR_DISPLAY_Pin, GPIO_PIN_RESET);
 800095a:	2200      	movs	r2, #0
 800095c:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000960:	4816      	ldr	r0, [pc, #88]	@ (80009bc <MX_GPIO_Init+0x104>)
 8000962:	f001 fc45 	bl	80021f0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DIR_SENSORES_GPIO_Port, DIR_SENSORES_Pin, GPIO_PIN_RESET);
 8000966:	2200      	movs	r2, #0
 8000968:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800096c:	4814      	ldr	r0, [pc, #80]	@ (80009c0 <MX_GPIO_Init+0x108>)
 800096e:	f001 fc3f 	bl	80021f0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : DIR_DISPLAY_Pin */
  GPIO_InitStruct.Pin = DIR_DISPLAY_Pin;
 8000972:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000976:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000978:	2301      	movs	r3, #1
 800097a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800097c:	2300      	movs	r3, #0
 800097e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000980:	2300      	movs	r3, #0
 8000982:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(DIR_DISPLAY_GPIO_Port, &GPIO_InitStruct);
 8000984:	f107 0314 	add.w	r3, r7, #20
 8000988:	4619      	mov	r1, r3
 800098a:	480c      	ldr	r0, [pc, #48]	@ (80009bc <MX_GPIO_Init+0x104>)
 800098c:	f001 fa9c 	bl	8001ec8 <HAL_GPIO_Init>

  /*Configure GPIO pin : DIR_SENSORES_Pin */
  GPIO_InitStruct.Pin = DIR_SENSORES_Pin;
 8000990:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8000994:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000996:	2301      	movs	r3, #1
 8000998:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800099a:	2300      	movs	r3, #0
 800099c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800099e:	2300      	movs	r3, #0
 80009a0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(DIR_SENSORES_GPIO_Port, &GPIO_InitStruct);
 80009a2:	f107 0314 	add.w	r3, r7, #20
 80009a6:	4619      	mov	r1, r3
 80009a8:	4805      	ldr	r0, [pc, #20]	@ (80009c0 <MX_GPIO_Init+0x108>)
 80009aa:	f001 fa8d 	bl	8001ec8 <HAL_GPIO_Init>

}
 80009ae:	bf00      	nop
 80009b0:	3728      	adds	r7, #40	@ 0x28
 80009b2:	46bd      	mov	sp, r7
 80009b4:	bd80      	pop	{r7, pc}
 80009b6:	bf00      	nop
 80009b8:	40023800 	.word	0x40023800
 80009bc:	40020800 	.word	0x40020800
 80009c0:	40020400 	.word	0x40020400

080009c4 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 80009c4:	b580      	push	{r7, lr}
 80009c6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80009c8:	4b12      	ldr	r3, [pc, #72]	@ (8000a14 <MX_I2C1_Init+0x50>)
 80009ca:	4a13      	ldr	r2, [pc, #76]	@ (8000a18 <MX_I2C1_Init+0x54>)
 80009cc:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80009ce:	4b11      	ldr	r3, [pc, #68]	@ (8000a14 <MX_I2C1_Init+0x50>)
 80009d0:	4a12      	ldr	r2, [pc, #72]	@ (8000a1c <MX_I2C1_Init+0x58>)
 80009d2:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80009d4:	4b0f      	ldr	r3, [pc, #60]	@ (8000a14 <MX_I2C1_Init+0x50>)
 80009d6:	2200      	movs	r2, #0
 80009d8:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80009da:	4b0e      	ldr	r3, [pc, #56]	@ (8000a14 <MX_I2C1_Init+0x50>)
 80009dc:	2200      	movs	r2, #0
 80009de:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80009e0:	4b0c      	ldr	r3, [pc, #48]	@ (8000a14 <MX_I2C1_Init+0x50>)
 80009e2:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80009e6:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80009e8:	4b0a      	ldr	r3, [pc, #40]	@ (8000a14 <MX_I2C1_Init+0x50>)
 80009ea:	2200      	movs	r2, #0
 80009ec:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80009ee:	4b09      	ldr	r3, [pc, #36]	@ (8000a14 <MX_I2C1_Init+0x50>)
 80009f0:	2200      	movs	r2, #0
 80009f2:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80009f4:	4b07      	ldr	r3, [pc, #28]	@ (8000a14 <MX_I2C1_Init+0x50>)
 80009f6:	2200      	movs	r2, #0
 80009f8:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80009fa:	4b06      	ldr	r3, [pc, #24]	@ (8000a14 <MX_I2C1_Init+0x50>)
 80009fc:	2200      	movs	r2, #0
 80009fe:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000a00:	4804      	ldr	r0, [pc, #16]	@ (8000a14 <MX_I2C1_Init+0x50>)
 8000a02:	f003 fd25 	bl	8004450 <HAL_I2C_Init>
 8000a06:	4603      	mov	r3, r0
 8000a08:	2b00      	cmp	r3, #0
 8000a0a:	d001      	beq.n	8000a10 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000a0c:	f000 f8ee 	bl	8000bec <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000a10:	bf00      	nop
 8000a12:	bd80      	pop	{r7, pc}
 8000a14:	200110f0 	.word	0x200110f0
 8000a18:	40005400 	.word	0x40005400
 8000a1c:	000186a0 	.word	0x000186a0

08000a20 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8000a20:	b580      	push	{r7, lr}
 8000a22:	b08a      	sub	sp, #40	@ 0x28
 8000a24:	af00      	add	r7, sp, #0
 8000a26:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a28:	f107 0314 	add.w	r3, r7, #20
 8000a2c:	2200      	movs	r2, #0
 8000a2e:	601a      	str	r2, [r3, #0]
 8000a30:	605a      	str	r2, [r3, #4]
 8000a32:	609a      	str	r2, [r3, #8]
 8000a34:	60da      	str	r2, [r3, #12]
 8000a36:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8000a38:	687b      	ldr	r3, [r7, #4]
 8000a3a:	681b      	ldr	r3, [r3, #0]
 8000a3c:	4a19      	ldr	r2, [pc, #100]	@ (8000aa4 <HAL_I2C_MspInit+0x84>)
 8000a3e:	4293      	cmp	r3, r2
 8000a40:	d12b      	bne.n	8000a9a <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a42:	2300      	movs	r3, #0
 8000a44:	613b      	str	r3, [r7, #16]
 8000a46:	4b18      	ldr	r3, [pc, #96]	@ (8000aa8 <HAL_I2C_MspInit+0x88>)
 8000a48:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a4a:	4a17      	ldr	r2, [pc, #92]	@ (8000aa8 <HAL_I2C_MspInit+0x88>)
 8000a4c:	f043 0302 	orr.w	r3, r3, #2
 8000a50:	6313      	str	r3, [r2, #48]	@ 0x30
 8000a52:	4b15      	ldr	r3, [pc, #84]	@ (8000aa8 <HAL_I2C_MspInit+0x88>)
 8000a54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a56:	f003 0302 	and.w	r3, r3, #2
 8000a5a:	613b      	str	r3, [r7, #16]
 8000a5c:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000a5e:	23c0      	movs	r3, #192	@ 0xc0
 8000a60:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000a62:	2312      	movs	r3, #18
 8000a64:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a66:	2300      	movs	r3, #0
 8000a68:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000a6a:	2303      	movs	r3, #3
 8000a6c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000a6e:	2304      	movs	r3, #4
 8000a70:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000a72:	f107 0314 	add.w	r3, r7, #20
 8000a76:	4619      	mov	r1, r3
 8000a78:	480c      	ldr	r0, [pc, #48]	@ (8000aac <HAL_I2C_MspInit+0x8c>)
 8000a7a:	f001 fa25 	bl	8001ec8 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000a7e:	2300      	movs	r3, #0
 8000a80:	60fb      	str	r3, [r7, #12]
 8000a82:	4b09      	ldr	r3, [pc, #36]	@ (8000aa8 <HAL_I2C_MspInit+0x88>)
 8000a84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a86:	4a08      	ldr	r2, [pc, #32]	@ (8000aa8 <HAL_I2C_MspInit+0x88>)
 8000a88:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000a8c:	6413      	str	r3, [r2, #64]	@ 0x40
 8000a8e:	4b06      	ldr	r3, [pc, #24]	@ (8000aa8 <HAL_I2C_MspInit+0x88>)
 8000a90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a92:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000a96:	60fb      	str	r3, [r7, #12]
 8000a98:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8000a9a:	bf00      	nop
 8000a9c:	3728      	adds	r7, #40	@ 0x28
 8000a9e:	46bd      	mov	sp, r7
 8000aa0:	bd80      	pop	{r7, pc}
 8000aa2:	bf00      	nop
 8000aa4:	40005400 	.word	0x40005400
 8000aa8:	40023800 	.word	0x40023800
 8000aac:	40020400 	.word	0x40020400

08000ab0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000ab0:	b580      	push	{r7, lr}
 8000ab2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000ab4:	f000 fcbe 	bl	8001434 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000ab8:	f000 f812 	bl	8000ae0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000abc:	f7ff fefc 	bl	80008b8 <MX_GPIO_Init>
  MX_DMA_Init();
 8000ac0:	f7ff feb4 	bl	800082c <MX_DMA_Init>
  MX_USART6_UART_Init();
 8000ac4:	f000 fa0e 	bl	8000ee4 <MX_USART6_UART_Init>
  MX_USB_OTG_FS_HCD_Init();
 8000ac8:	f000 fbe6 	bl	8001298 <MX_USB_OTG_FS_HCD_Init>
  MX_I2C1_Init();
 8000acc:	f7ff ff7a 	bl	80009c4 <MX_I2C1_Init>
  MX_UART5_Init();
 8000ad0:	f000 f9b4 	bl	8000e3c <MX_UART5_Init>
  MX_USART3_UART_Init();
 8000ad4:	f000 f9dc 	bl	8000e90 <MX_USART3_UART_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  MX_ThreadX_Init();
 8000ad8:	f7ff fea2 	bl	8000820 <MX_ThreadX_Init>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000adc:	bf00      	nop
 8000ade:	e7fd      	b.n	8000adc <main+0x2c>

08000ae0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000ae0:	b580      	push	{r7, lr}
 8000ae2:	b094      	sub	sp, #80	@ 0x50
 8000ae4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000ae6:	f107 031c 	add.w	r3, r7, #28
 8000aea:	2234      	movs	r2, #52	@ 0x34
 8000aec:	2100      	movs	r1, #0
 8000aee:	4618      	mov	r0, r3
 8000af0:	f012 fca0 	bl	8013434 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000af4:	f107 0308 	add.w	r3, r7, #8
 8000af8:	2200      	movs	r2, #0
 8000afa:	601a      	str	r2, [r3, #0]
 8000afc:	605a      	str	r2, [r3, #4]
 8000afe:	609a      	str	r2, [r3, #8]
 8000b00:	60da      	str	r2, [r3, #12]
 8000b02:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000b04:	2300      	movs	r3, #0
 8000b06:	607b      	str	r3, [r7, #4]
 8000b08:	4b2d      	ldr	r3, [pc, #180]	@ (8000bc0 <SystemClock_Config+0xe0>)
 8000b0a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b0c:	4a2c      	ldr	r2, [pc, #176]	@ (8000bc0 <SystemClock_Config+0xe0>)
 8000b0e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000b12:	6413      	str	r3, [r2, #64]	@ 0x40
 8000b14:	4b2a      	ldr	r3, [pc, #168]	@ (8000bc0 <SystemClock_Config+0xe0>)
 8000b16:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b18:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000b1c:	607b      	str	r3, [r7, #4]
 8000b1e:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000b20:	2300      	movs	r3, #0
 8000b22:	603b      	str	r3, [r7, #0]
 8000b24:	4b27      	ldr	r3, [pc, #156]	@ (8000bc4 <SystemClock_Config+0xe4>)
 8000b26:	681b      	ldr	r3, [r3, #0]
 8000b28:	4a26      	ldr	r2, [pc, #152]	@ (8000bc4 <SystemClock_Config+0xe4>)
 8000b2a:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8000b2e:	6013      	str	r3, [r2, #0]
 8000b30:	4b24      	ldr	r3, [pc, #144]	@ (8000bc4 <SystemClock_Config+0xe4>)
 8000b32:	681b      	ldr	r3, [r3, #0]
 8000b34:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000b38:	603b      	str	r3, [r7, #0]
 8000b3a:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000b3c:	2301      	movs	r3, #1
 8000b3e:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000b40:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000b44:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000b46:	2302      	movs	r3, #2
 8000b48:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000b4a:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8000b4e:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 8;
 8000b50:	2308      	movs	r3, #8
 8000b52:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 360;
 8000b54:	f44f 73b4 	mov.w	r3, #360	@ 0x168
 8000b58:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000b5a:	2302      	movs	r3, #2
 8000b5c:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8000b5e:	2302      	movs	r3, #2
 8000b60:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000b62:	2302      	movs	r3, #2
 8000b64:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000b66:	f107 031c 	add.w	r3, r7, #28
 8000b6a:	4618      	mov	r0, r3
 8000b6c:	f004 fd4e 	bl	800560c <HAL_RCC_OscConfig>
 8000b70:	4603      	mov	r3, r0
 8000b72:	2b00      	cmp	r3, #0
 8000b74:	d001      	beq.n	8000b7a <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8000b76:	f000 f839 	bl	8000bec <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8000b7a:	f003 fe51 	bl	8004820 <HAL_PWREx_EnableOverDrive>
 8000b7e:	4603      	mov	r3, r0
 8000b80:	2b00      	cmp	r3, #0
 8000b82:	d001      	beq.n	8000b88 <SystemClock_Config+0xa8>
  {
    Error_Handler();
 8000b84:	f000 f832 	bl	8000bec <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000b88:	230f      	movs	r3, #15
 8000b8a:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLRCLK;
 8000b8c:	2303      	movs	r3, #3
 8000b8e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000b90:	2300      	movs	r3, #0
 8000b92:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000b94:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8000b98:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000b9a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000b9e:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000ba0:	f107 0308 	add.w	r3, r7, #8
 8000ba4:	2105      	movs	r1, #5
 8000ba6:	4618      	mov	r0, r3
 8000ba8:	f003 fe8a 	bl	80048c0 <HAL_RCC_ClockConfig>
 8000bac:	4603      	mov	r3, r0
 8000bae:	2b00      	cmp	r3, #0
 8000bb0:	d001      	beq.n	8000bb6 <SystemClock_Config+0xd6>
  {
    Error_Handler();
 8000bb2:	f000 f81b 	bl	8000bec <Error_Handler>
  }
}
 8000bb6:	bf00      	nop
 8000bb8:	3750      	adds	r7, #80	@ 0x50
 8000bba:	46bd      	mov	sp, r7
 8000bbc:	bd80      	pop	{r7, pc}
 8000bbe:	bf00      	nop
 8000bc0:	40023800 	.word	0x40023800
 8000bc4:	40007000 	.word	0x40007000

08000bc8 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000bc8:	b580      	push	{r7, lr}
 8000bca:	b082      	sub	sp, #8
 8000bcc:	af00      	add	r7, sp, #0
 8000bce:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6)
 8000bd0:	687b      	ldr	r3, [r7, #4]
 8000bd2:	681b      	ldr	r3, [r3, #0]
 8000bd4:	4a04      	ldr	r2, [pc, #16]	@ (8000be8 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000bd6:	4293      	cmp	r3, r2
 8000bd8:	d101      	bne.n	8000bde <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8000bda:	f000 fc4d 	bl	8001478 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000bde:	bf00      	nop
 8000be0:	3708      	adds	r7, #8
 8000be2:	46bd      	mov	sp, r7
 8000be4:	bd80      	pop	{r7, pc}
 8000be6:	bf00      	nop
 8000be8:	40001000 	.word	0x40001000

08000bec <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000bec:	b480      	push	{r7}
 8000bee:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000bf0:	b672      	cpsid	i
}
 8000bf2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000bf4:	bf00      	nop
 8000bf6:	e7fd      	b.n	8000bf4 <Error_Handler+0x8>

08000bf8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000bf8:	b480      	push	{r7}
 8000bfa:	b083      	sub	sp, #12
 8000bfc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000bfe:	2300      	movs	r3, #0
 8000c00:	607b      	str	r3, [r7, #4]
 8000c02:	4b10      	ldr	r3, [pc, #64]	@ (8000c44 <HAL_MspInit+0x4c>)
 8000c04:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000c06:	4a0f      	ldr	r2, [pc, #60]	@ (8000c44 <HAL_MspInit+0x4c>)
 8000c08:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000c0c:	6453      	str	r3, [r2, #68]	@ 0x44
 8000c0e:	4b0d      	ldr	r3, [pc, #52]	@ (8000c44 <HAL_MspInit+0x4c>)
 8000c10:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000c12:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000c16:	607b      	str	r3, [r7, #4]
 8000c18:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000c1a:	2300      	movs	r3, #0
 8000c1c:	603b      	str	r3, [r7, #0]
 8000c1e:	4b09      	ldr	r3, [pc, #36]	@ (8000c44 <HAL_MspInit+0x4c>)
 8000c20:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c22:	4a08      	ldr	r2, [pc, #32]	@ (8000c44 <HAL_MspInit+0x4c>)
 8000c24:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000c28:	6413      	str	r3, [r2, #64]	@ 0x40
 8000c2a:	4b06      	ldr	r3, [pc, #24]	@ (8000c44 <HAL_MspInit+0x4c>)
 8000c2c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c2e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000c32:	603b      	str	r3, [r7, #0]
 8000c34:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000c36:	bf00      	nop
 8000c38:	370c      	adds	r7, #12
 8000c3a:	46bd      	mov	sp, r7
 8000c3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c40:	4770      	bx	lr
 8000c42:	bf00      	nop
 8000c44:	40023800 	.word	0x40023800

08000c48 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000c48:	b580      	push	{r7, lr}
 8000c4a:	b08e      	sub	sp, #56	@ 0x38
 8000c4c:	af00      	add	r7, sp, #0
 8000c4e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8000c50:	2300      	movs	r3, #0
 8000c52:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8000c54:	2300      	movs	r3, #0
 8000c56:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8000c58:	2300      	movs	r3, #0
 8000c5a:	60fb      	str	r3, [r7, #12]
 8000c5c:	4b33      	ldr	r3, [pc, #204]	@ (8000d2c <HAL_InitTick+0xe4>)
 8000c5e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c60:	4a32      	ldr	r2, [pc, #200]	@ (8000d2c <HAL_InitTick+0xe4>)
 8000c62:	f043 0310 	orr.w	r3, r3, #16
 8000c66:	6413      	str	r3, [r2, #64]	@ 0x40
 8000c68:	4b30      	ldr	r3, [pc, #192]	@ (8000d2c <HAL_InitTick+0xe4>)
 8000c6a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c6c:	f003 0310 	and.w	r3, r3, #16
 8000c70:	60fb      	str	r3, [r7, #12]
 8000c72:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000c74:	f107 0210 	add.w	r2, r7, #16
 8000c78:	f107 0314 	add.w	r3, r7, #20
 8000c7c:	4611      	mov	r1, r2
 8000c7e:	4618      	mov	r0, r3
 8000c80:	f003 ff38 	bl	8004af4 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8000c84:	6a3b      	ldr	r3, [r7, #32]
 8000c86:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8000c88:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000c8a:	2b00      	cmp	r3, #0
 8000c8c:	d103      	bne.n	8000c96 <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8000c8e:	f003 ff09 	bl	8004aa4 <HAL_RCC_GetPCLK1Freq>
 8000c92:	6378      	str	r0, [r7, #52]	@ 0x34
 8000c94:	e004      	b.n	8000ca0 <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8000c96:	f003 ff05 	bl	8004aa4 <HAL_RCC_GetPCLK1Freq>
 8000c9a:	4603      	mov	r3, r0
 8000c9c:	005b      	lsls	r3, r3, #1
 8000c9e:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000ca0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000ca2:	4a23      	ldr	r2, [pc, #140]	@ (8000d30 <HAL_InitTick+0xe8>)
 8000ca4:	fba2 2303 	umull	r2, r3, r2, r3
 8000ca8:	0c9b      	lsrs	r3, r3, #18
 8000caa:	3b01      	subs	r3, #1
 8000cac:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8000cae:	4b21      	ldr	r3, [pc, #132]	@ (8000d34 <HAL_InitTick+0xec>)
 8000cb0:	4a21      	ldr	r2, [pc, #132]	@ (8000d38 <HAL_InitTick+0xf0>)
 8000cb2:	601a      	str	r2, [r3, #0]
   * Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8000cb4:	4b1f      	ldr	r3, [pc, #124]	@ (8000d34 <HAL_InitTick+0xec>)
 8000cb6:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000cba:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8000cbc:	4a1d      	ldr	r2, [pc, #116]	@ (8000d34 <HAL_InitTick+0xec>)
 8000cbe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000cc0:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8000cc2:	4b1c      	ldr	r3, [pc, #112]	@ (8000d34 <HAL_InitTick+0xec>)
 8000cc4:	2200      	movs	r2, #0
 8000cc6:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000cc8:	4b1a      	ldr	r3, [pc, #104]	@ (8000d34 <HAL_InitTick+0xec>)
 8000cca:	2200      	movs	r2, #0
 8000ccc:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000cce:	4b19      	ldr	r3, [pc, #100]	@ (8000d34 <HAL_InitTick+0xec>)
 8000cd0:	2200      	movs	r2, #0
 8000cd2:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 8000cd4:	4817      	ldr	r0, [pc, #92]	@ (8000d34 <HAL_InitTick+0xec>)
 8000cd6:	f004 ff37 	bl	8005b48 <HAL_TIM_Base_Init>
 8000cda:	4603      	mov	r3, r0
 8000cdc:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 8000ce0:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8000ce4:	2b00      	cmp	r3, #0
 8000ce6:	d11b      	bne.n	8000d20 <HAL_InitTick+0xd8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8000ce8:	4812      	ldr	r0, [pc, #72]	@ (8000d34 <HAL_InitTick+0xec>)
 8000cea:	f004 ff93 	bl	8005c14 <HAL_TIM_Base_Start_IT>
 8000cee:	4603      	mov	r3, r0
 8000cf0:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 8000cf4:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8000cf8:	2b00      	cmp	r3, #0
 8000cfa:	d111      	bne.n	8000d20 <HAL_InitTick+0xd8>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8000cfc:	2036      	movs	r0, #54	@ 0x36
 8000cfe:	f000 fcd3 	bl	80016a8 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000d02:	687b      	ldr	r3, [r7, #4]
 8000d04:	2b0f      	cmp	r3, #15
 8000d06:	d808      	bhi.n	8000d1a <HAL_InitTick+0xd2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8000d08:	2200      	movs	r2, #0
 8000d0a:	6879      	ldr	r1, [r7, #4]
 8000d0c:	2036      	movs	r0, #54	@ 0x36
 8000d0e:	f000 fcaf 	bl	8001670 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000d12:	4a0a      	ldr	r2, [pc, #40]	@ (8000d3c <HAL_InitTick+0xf4>)
 8000d14:	687b      	ldr	r3, [r7, #4]
 8000d16:	6013      	str	r3, [r2, #0]
 8000d18:	e002      	b.n	8000d20 <HAL_InitTick+0xd8>
      }
      else
      {
        status = HAL_ERROR;
 8000d1a:	2301      	movs	r3, #1
 8000d1c:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8000d20:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8000d24:	4618      	mov	r0, r3
 8000d26:	3738      	adds	r7, #56	@ 0x38
 8000d28:	46bd      	mov	sp, r7
 8000d2a:	bd80      	pop	{r7, pc}
 8000d2c:	40023800 	.word	0x40023800
 8000d30:	431bde83 	.word	0x431bde83
 8000d34:	20011174 	.word	0x20011174
 8000d38:	40001000 	.word	0x40001000
 8000d3c:	20000004 	.word	0x20000004

08000d40 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000d40:	b480      	push	{r7}
 8000d42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000d44:	bf00      	nop
 8000d46:	e7fd      	b.n	8000d44 <NMI_Handler+0x4>

08000d48 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000d48:	b480      	push	{r7}
 8000d4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000d4c:	bf00      	nop
 8000d4e:	e7fd      	b.n	8000d4c <HardFault_Handler+0x4>

08000d50 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000d50:	b480      	push	{r7}
 8000d52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000d54:	bf00      	nop
 8000d56:	e7fd      	b.n	8000d54 <MemManage_Handler+0x4>

08000d58 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000d58:	b480      	push	{r7}
 8000d5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000d5c:	bf00      	nop
 8000d5e:	e7fd      	b.n	8000d5c <BusFault_Handler+0x4>

08000d60 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000d60:	b480      	push	{r7}
 8000d62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000d64:	bf00      	nop
 8000d66:	e7fd      	b.n	8000d64 <UsageFault_Handler+0x4>

08000d68 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000d68:	b480      	push	{r7}
 8000d6a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000d6c:	bf00      	nop
 8000d6e:	46bd      	mov	sp, r7
 8000d70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d74:	4770      	bx	lr
	...

08000d78 <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 8000d78:	b580      	push	{r7, lr}
 8000d7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 8000d7c:	4802      	ldr	r0, [pc, #8]	@ (8000d88 <DMA1_Stream1_IRQHandler+0x10>)
 8000d7e:	f000 fe39 	bl	80019f4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 8000d82:	bf00      	nop
 8000d84:	bd80      	pop	{r7, pc}
 8000d86:	bf00      	nop
 8000d88:	20011390 	.word	0x20011390

08000d8c <DMA1_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA1 stream3 global interrupt.
  */
void DMA1_Stream3_IRQHandler(void)
{
 8000d8c:	b580      	push	{r7, lr}
 8000d8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

  /* USER CODE END DMA1_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_tx);
 8000d90:	4802      	ldr	r0, [pc, #8]	@ (8000d9c <DMA1_Stream3_IRQHandler+0x10>)
 8000d92:	f000 fe2f 	bl	80019f4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream3_IRQn 1 */

  /* USER CODE END DMA1_Stream3_IRQn 1 */
}
 8000d96:	bf00      	nop
 8000d98:	bd80      	pop	{r7, pc}
 8000d9a:	bf00      	nop
 8000d9c:	200113f0 	.word	0x200113f0

08000da0 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8000da0:	b580      	push	{r7, lr}
 8000da2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8000da4:	4802      	ldr	r0, [pc, #8]	@ (8000db0 <USART3_IRQHandler+0x10>)
 8000da6:	f005 fd53 	bl	8006850 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8000daa:	bf00      	nop
 8000dac:	bd80      	pop	{r7, pc}
 8000dae:	bf00      	nop
 8000db0:	200112a0 	.word	0x200112a0

08000db4 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt and DAC1, DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8000db4:	b580      	push	{r7, lr}
 8000db6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8000db8:	4802      	ldr	r0, [pc, #8]	@ (8000dc4 <TIM6_DAC_IRQHandler+0x10>)
 8000dba:	f004 ff9b 	bl	8005cf4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8000dbe:	bf00      	nop
 8000dc0:	bd80      	pop	{r7, pc}
 8000dc2:	bf00      	nop
 8000dc4:	20011174 	.word	0x20011174

08000dc8 <DMA2_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA2 stream1 global interrupt.
  */
void DMA2_Stream1_IRQHandler(void)
{
 8000dc8:	b580      	push	{r7, lr}
 8000dca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream1_IRQn 0 */

  /* USER CODE END DMA2_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart6_rx);
 8000dcc:	4802      	ldr	r0, [pc, #8]	@ (8000dd8 <DMA2_Stream1_IRQHandler+0x10>)
 8000dce:	f000 fe11 	bl	80019f4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream1_IRQn 1 */

  /* USER CODE END DMA2_Stream1_IRQn 1 */
}
 8000dd2:	bf00      	nop
 8000dd4:	bd80      	pop	{r7, pc}
 8000dd6:	bf00      	nop
 8000dd8:	20011450 	.word	0x20011450

08000ddc <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8000ddc:	b580      	push	{r7, lr}
 8000dde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_HCD_IRQHandler(&hhcd_USB_OTG_FS);
 8000de0:	4802      	ldr	r0, [pc, #8]	@ (8000dec <OTG_FS_IRQHandler+0x10>)
 8000de2:	f001 fcff 	bl	80027e4 <HAL_HCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8000de6:	bf00      	nop
 8000de8:	bd80      	pop	{r7, pc}
 8000dea:	bf00      	nop
 8000dec:	20011510 	.word	0x20011510

08000df0 <DMA2_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA2 stream6 global interrupt.
  */
void DMA2_Stream6_IRQHandler(void)
{
 8000df0:	b580      	push	{r7, lr}
 8000df2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream6_IRQn 0 */

  /* USER CODE END DMA2_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart6_tx);
 8000df4:	4802      	ldr	r0, [pc, #8]	@ (8000e00 <DMA2_Stream6_IRQHandler+0x10>)
 8000df6:	f000 fdfd 	bl	80019f4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream6_IRQn 1 */

  /* USER CODE END DMA2_Stream6_IRQn 1 */
}
 8000dfa:	bf00      	nop
 8000dfc:	bd80      	pop	{r7, pc}
 8000dfe:	bf00      	nop
 8000e00:	200114b0 	.word	0x200114b0

08000e04 <USART6_IRQHandler>:

/**
  * @brief This function handles USART6 global interrupt.
  */
void USART6_IRQHandler(void)
{
 8000e04:	b580      	push	{r7, lr}
 8000e06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART6_IRQn 0 */

  /* USER CODE END USART6_IRQn 0 */
  HAL_UART_IRQHandler(&huart6);
 8000e08:	4802      	ldr	r0, [pc, #8]	@ (8000e14 <USART6_IRQHandler+0x10>)
 8000e0a:	f005 fd21 	bl	8006850 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART6_IRQn 1 */

  /* USER CODE END USART6_IRQn 1 */
}
 8000e0e:	bf00      	nop
 8000e10:	bd80      	pop	{r7, pc}
 8000e12:	bf00      	nop
 8000e14:	20011318 	.word	0x20011318

08000e18 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000e18:	b480      	push	{r7}
 8000e1a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000e1c:	4b06      	ldr	r3, [pc, #24]	@ (8000e38 <SystemInit+0x20>)
 8000e1e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000e22:	4a05      	ldr	r2, [pc, #20]	@ (8000e38 <SystemInit+0x20>)
 8000e24:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000e28:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000e2c:	bf00      	nop
 8000e2e:	46bd      	mov	sp, r7
 8000e30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e34:	4770      	bx	lr
 8000e36:	bf00      	nop
 8000e38:	e000ed00 	.word	0xe000ed00

08000e3c <MX_UART5_Init>:
DMA_HandleTypeDef hdma_usart6_rx;
DMA_HandleTypeDef hdma_usart6_tx;

/* UART5 init function */
void MX_UART5_Init(void)
{
 8000e3c:	b580      	push	{r7, lr}
 8000e3e:	af00      	add	r7, sp, #0
  /* USER CODE END UART5_Init 0 */

  /* USER CODE BEGIN UART5_Init 1 */

  /* USER CODE END UART5_Init 1 */
  huart5.Instance = UART5;
 8000e40:	4b11      	ldr	r3, [pc, #68]	@ (8000e88 <MX_UART5_Init+0x4c>)
 8000e42:	4a12      	ldr	r2, [pc, #72]	@ (8000e8c <MX_UART5_Init+0x50>)
 8000e44:	601a      	str	r2, [r3, #0]
  huart5.Init.BaudRate = 115200;
 8000e46:	4b10      	ldr	r3, [pc, #64]	@ (8000e88 <MX_UART5_Init+0x4c>)
 8000e48:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000e4c:	605a      	str	r2, [r3, #4]
  huart5.Init.WordLength = UART_WORDLENGTH_8B;
 8000e4e:	4b0e      	ldr	r3, [pc, #56]	@ (8000e88 <MX_UART5_Init+0x4c>)
 8000e50:	2200      	movs	r2, #0
 8000e52:	609a      	str	r2, [r3, #8]
  huart5.Init.StopBits = UART_STOPBITS_1;
 8000e54:	4b0c      	ldr	r3, [pc, #48]	@ (8000e88 <MX_UART5_Init+0x4c>)
 8000e56:	2200      	movs	r2, #0
 8000e58:	60da      	str	r2, [r3, #12]
  huart5.Init.Parity = UART_PARITY_NONE;
 8000e5a:	4b0b      	ldr	r3, [pc, #44]	@ (8000e88 <MX_UART5_Init+0x4c>)
 8000e5c:	2200      	movs	r2, #0
 8000e5e:	611a      	str	r2, [r3, #16]
  huart5.Init.Mode = UART_MODE_TX_RX;
 8000e60:	4b09      	ldr	r3, [pc, #36]	@ (8000e88 <MX_UART5_Init+0x4c>)
 8000e62:	220c      	movs	r2, #12
 8000e64:	615a      	str	r2, [r3, #20]
  huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000e66:	4b08      	ldr	r3, [pc, #32]	@ (8000e88 <MX_UART5_Init+0x4c>)
 8000e68:	2200      	movs	r2, #0
 8000e6a:	619a      	str	r2, [r3, #24]
  huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 8000e6c:	4b06      	ldr	r3, [pc, #24]	@ (8000e88 <MX_UART5_Init+0x4c>)
 8000e6e:	2200      	movs	r2, #0
 8000e70:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart5) != HAL_OK)
 8000e72:	4805      	ldr	r0, [pc, #20]	@ (8000e88 <MX_UART5_Init+0x4c>)
 8000e74:	f005 f9c4 	bl	8006200 <HAL_UART_Init>
 8000e78:	4603      	mov	r3, r0
 8000e7a:	2b00      	cmp	r3, #0
 8000e7c:	d001      	beq.n	8000e82 <MX_UART5_Init+0x46>
  {
    Error_Handler();
 8000e7e:	f7ff feb5 	bl	8000bec <Error_Handler>
  }
  /* USER CODE BEGIN UART5_Init 2 */

  /* USER CODE END UART5_Init 2 */

}
 8000e82:	bf00      	nop
 8000e84:	bd80      	pop	{r7, pc}
 8000e86:	bf00      	nop
 8000e88:	20011228 	.word	0x20011228
 8000e8c:	40005000 	.word	0x40005000

08000e90 <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8000e90:	b580      	push	{r7, lr}
 8000e92:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000e94:	4b11      	ldr	r3, [pc, #68]	@ (8000edc <MX_USART3_UART_Init+0x4c>)
 8000e96:	4a12      	ldr	r2, [pc, #72]	@ (8000ee0 <MX_USART3_UART_Init+0x50>)
 8000e98:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8000e9a:	4b10      	ldr	r3, [pc, #64]	@ (8000edc <MX_USART3_UART_Init+0x4c>)
 8000e9c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000ea0:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000ea2:	4b0e      	ldr	r3, [pc, #56]	@ (8000edc <MX_USART3_UART_Init+0x4c>)
 8000ea4:	2200      	movs	r2, #0
 8000ea6:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000ea8:	4b0c      	ldr	r3, [pc, #48]	@ (8000edc <MX_USART3_UART_Init+0x4c>)
 8000eaa:	2200      	movs	r2, #0
 8000eac:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000eae:	4b0b      	ldr	r3, [pc, #44]	@ (8000edc <MX_USART3_UART_Init+0x4c>)
 8000eb0:	2200      	movs	r2, #0
 8000eb2:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000eb4:	4b09      	ldr	r3, [pc, #36]	@ (8000edc <MX_USART3_UART_Init+0x4c>)
 8000eb6:	220c      	movs	r2, #12
 8000eb8:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000eba:	4b08      	ldr	r3, [pc, #32]	@ (8000edc <MX_USART3_UART_Init+0x4c>)
 8000ebc:	2200      	movs	r2, #0
 8000ebe:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000ec0:	4b06      	ldr	r3, [pc, #24]	@ (8000edc <MX_USART3_UART_Init+0x4c>)
 8000ec2:	2200      	movs	r2, #0
 8000ec4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000ec6:	4805      	ldr	r0, [pc, #20]	@ (8000edc <MX_USART3_UART_Init+0x4c>)
 8000ec8:	f005 f99a 	bl	8006200 <HAL_UART_Init>
 8000ecc:	4603      	mov	r3, r0
 8000ece:	2b00      	cmp	r3, #0
 8000ed0:	d001      	beq.n	8000ed6 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8000ed2:	f7ff fe8b 	bl	8000bec <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8000ed6:	bf00      	nop
 8000ed8:	bd80      	pop	{r7, pc}
 8000eda:	bf00      	nop
 8000edc:	200112a0 	.word	0x200112a0
 8000ee0:	40004800 	.word	0x40004800

08000ee4 <MX_USART6_UART_Init>:
/* USART6 init function */

void MX_USART6_UART_Init(void)
{
 8000ee4:	b580      	push	{r7, lr}
 8000ee6:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 8000ee8:	4b11      	ldr	r3, [pc, #68]	@ (8000f30 <MX_USART6_UART_Init+0x4c>)
 8000eea:	4a12      	ldr	r2, [pc, #72]	@ (8000f34 <MX_USART6_UART_Init+0x50>)
 8000eec:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 115200;
 8000eee:	4b10      	ldr	r3, [pc, #64]	@ (8000f30 <MX_USART6_UART_Init+0x4c>)
 8000ef0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000ef4:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 8000ef6:	4b0e      	ldr	r3, [pc, #56]	@ (8000f30 <MX_USART6_UART_Init+0x4c>)
 8000ef8:	2200      	movs	r2, #0
 8000efa:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 8000efc:	4b0c      	ldr	r3, [pc, #48]	@ (8000f30 <MX_USART6_UART_Init+0x4c>)
 8000efe:	2200      	movs	r2, #0
 8000f00:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 8000f02:	4b0b      	ldr	r3, [pc, #44]	@ (8000f30 <MX_USART6_UART_Init+0x4c>)
 8000f04:	2200      	movs	r2, #0
 8000f06:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 8000f08:	4b09      	ldr	r3, [pc, #36]	@ (8000f30 <MX_USART6_UART_Init+0x4c>)
 8000f0a:	220c      	movs	r2, #12
 8000f0c:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000f0e:	4b08      	ldr	r3, [pc, #32]	@ (8000f30 <MX_USART6_UART_Init+0x4c>)
 8000f10:	2200      	movs	r2, #0
 8000f12:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8000f14:	4b06      	ldr	r3, [pc, #24]	@ (8000f30 <MX_USART6_UART_Init+0x4c>)
 8000f16:	2200      	movs	r2, #0
 8000f18:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 8000f1a:	4805      	ldr	r0, [pc, #20]	@ (8000f30 <MX_USART6_UART_Init+0x4c>)
 8000f1c:	f005 f970 	bl	8006200 <HAL_UART_Init>
 8000f20:	4603      	mov	r3, r0
 8000f22:	2b00      	cmp	r3, #0
 8000f24:	d001      	beq.n	8000f2a <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 8000f26:	f7ff fe61 	bl	8000bec <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 8000f2a:	bf00      	nop
 8000f2c:	bd80      	pop	{r7, pc}
 8000f2e:	bf00      	nop
 8000f30:	20011318 	.word	0x20011318
 8000f34:	40011400 	.word	0x40011400

08000f38 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8000f38:	b580      	push	{r7, lr}
 8000f3a:	b08e      	sub	sp, #56	@ 0x38
 8000f3c:	af00      	add	r7, sp, #0
 8000f3e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f40:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000f44:	2200      	movs	r2, #0
 8000f46:	601a      	str	r2, [r3, #0]
 8000f48:	605a      	str	r2, [r3, #4]
 8000f4a:	609a      	str	r2, [r3, #8]
 8000f4c:	60da      	str	r2, [r3, #12]
 8000f4e:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==UART5)
 8000f50:	687b      	ldr	r3, [r7, #4]
 8000f52:	681b      	ldr	r3, [r3, #0]
 8000f54:	4a73      	ldr	r2, [pc, #460]	@ (8001124 <HAL_UART_MspInit+0x1ec>)
 8000f56:	4293      	cmp	r3, r2
 8000f58:	d14b      	bne.n	8000ff2 <HAL_UART_MspInit+0xba>
  {
  /* USER CODE BEGIN UART5_MspInit 0 */

  /* USER CODE END UART5_MspInit 0 */
    /* UART5 clock enable */
    __HAL_RCC_UART5_CLK_ENABLE();
 8000f5a:	2300      	movs	r3, #0
 8000f5c:	623b      	str	r3, [r7, #32]
 8000f5e:	4b72      	ldr	r3, [pc, #456]	@ (8001128 <HAL_UART_MspInit+0x1f0>)
 8000f60:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f62:	4a71      	ldr	r2, [pc, #452]	@ (8001128 <HAL_UART_MspInit+0x1f0>)
 8000f64:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000f68:	6413      	str	r3, [r2, #64]	@ 0x40
 8000f6a:	4b6f      	ldr	r3, [pc, #444]	@ (8001128 <HAL_UART_MspInit+0x1f0>)
 8000f6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f6e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8000f72:	623b      	str	r3, [r7, #32]
 8000f74:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000f76:	2300      	movs	r3, #0
 8000f78:	61fb      	str	r3, [r7, #28]
 8000f7a:	4b6b      	ldr	r3, [pc, #428]	@ (8001128 <HAL_UART_MspInit+0x1f0>)
 8000f7c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f7e:	4a6a      	ldr	r2, [pc, #424]	@ (8001128 <HAL_UART_MspInit+0x1f0>)
 8000f80:	f043 0304 	orr.w	r3, r3, #4
 8000f84:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f86:	4b68      	ldr	r3, [pc, #416]	@ (8001128 <HAL_UART_MspInit+0x1f0>)
 8000f88:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f8a:	f003 0304 	and.w	r3, r3, #4
 8000f8e:	61fb      	str	r3, [r7, #28]
 8000f90:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000f92:	2300      	movs	r3, #0
 8000f94:	61bb      	str	r3, [r7, #24]
 8000f96:	4b64      	ldr	r3, [pc, #400]	@ (8001128 <HAL_UART_MspInit+0x1f0>)
 8000f98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f9a:	4a63      	ldr	r2, [pc, #396]	@ (8001128 <HAL_UART_MspInit+0x1f0>)
 8000f9c:	f043 0308 	orr.w	r3, r3, #8
 8000fa0:	6313      	str	r3, [r2, #48]	@ 0x30
 8000fa2:	4b61      	ldr	r3, [pc, #388]	@ (8001128 <HAL_UART_MspInit+0x1f0>)
 8000fa4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fa6:	f003 0308 	and.w	r3, r3, #8
 8000faa:	61bb      	str	r3, [r7, #24]
 8000fac:	69bb      	ldr	r3, [r7, #24]
    /**UART5 GPIO Configuration
    PC12     ------> UART5_TX
    PD2     ------> UART5_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8000fae:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000fb2:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000fb4:	2302      	movs	r3, #2
 8000fb6:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fb8:	2300      	movs	r3, #0
 8000fba:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000fbc:	2303      	movs	r3, #3
 8000fbe:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 8000fc0:	2308      	movs	r3, #8
 8000fc2:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000fc4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000fc8:	4619      	mov	r1, r3
 8000fca:	4858      	ldr	r0, [pc, #352]	@ (800112c <HAL_UART_MspInit+0x1f4>)
 8000fcc:	f000 ff7c 	bl	8001ec8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8000fd0:	2304      	movs	r3, #4
 8000fd2:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000fd4:	2302      	movs	r3, #2
 8000fd6:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fd8:	2300      	movs	r3, #0
 8000fda:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000fdc:	2303      	movs	r3, #3
 8000fde:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 8000fe0:	2308      	movs	r3, #8
 8000fe2:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000fe4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000fe8:	4619      	mov	r1, r3
 8000fea:	4851      	ldr	r0, [pc, #324]	@ (8001130 <HAL_UART_MspInit+0x1f8>)
 8000fec:	f000 ff6c 	bl	8001ec8 <HAL_GPIO_Init>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }
}
 8000ff0:	e140      	b.n	8001274 <HAL_UART_MspInit+0x33c>
  else if(uartHandle->Instance==USART3)
 8000ff2:	687b      	ldr	r3, [r7, #4]
 8000ff4:	681b      	ldr	r3, [r3, #0]
 8000ff6:	4a4f      	ldr	r2, [pc, #316]	@ (8001134 <HAL_UART_MspInit+0x1fc>)
 8000ff8:	4293      	cmp	r3, r2
 8000ffa:	f040 80a5 	bne.w	8001148 <HAL_UART_MspInit+0x210>
    __HAL_RCC_USART3_CLK_ENABLE();
 8000ffe:	2300      	movs	r3, #0
 8001000:	617b      	str	r3, [r7, #20]
 8001002:	4b49      	ldr	r3, [pc, #292]	@ (8001128 <HAL_UART_MspInit+0x1f0>)
 8001004:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001006:	4a48      	ldr	r2, [pc, #288]	@ (8001128 <HAL_UART_MspInit+0x1f0>)
 8001008:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800100c:	6413      	str	r3, [r2, #64]	@ 0x40
 800100e:	4b46      	ldr	r3, [pc, #280]	@ (8001128 <HAL_UART_MspInit+0x1f0>)
 8001010:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001012:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001016:	617b      	str	r3, [r7, #20]
 8001018:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800101a:	2300      	movs	r3, #0
 800101c:	613b      	str	r3, [r7, #16]
 800101e:	4b42      	ldr	r3, [pc, #264]	@ (8001128 <HAL_UART_MspInit+0x1f0>)
 8001020:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001022:	4a41      	ldr	r2, [pc, #260]	@ (8001128 <HAL_UART_MspInit+0x1f0>)
 8001024:	f043 0304 	orr.w	r3, r3, #4
 8001028:	6313      	str	r3, [r2, #48]	@ 0x30
 800102a:	4b3f      	ldr	r3, [pc, #252]	@ (8001128 <HAL_UART_MspInit+0x1f0>)
 800102c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800102e:	f003 0304 	and.w	r3, r3, #4
 8001032:	613b      	str	r3, [r7, #16]
 8001034:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8001036:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 800103a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800103c:	2302      	movs	r3, #2
 800103e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001040:	2300      	movs	r3, #0
 8001042:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001044:	2303      	movs	r3, #3
 8001046:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001048:	2307      	movs	r3, #7
 800104a:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800104c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001050:	4619      	mov	r1, r3
 8001052:	4836      	ldr	r0, [pc, #216]	@ (800112c <HAL_UART_MspInit+0x1f4>)
 8001054:	f000 ff38 	bl	8001ec8 <HAL_GPIO_Init>
    hdma_usart3_rx.Instance = DMA1_Stream1;
 8001058:	4b37      	ldr	r3, [pc, #220]	@ (8001138 <HAL_UART_MspInit+0x200>)
 800105a:	4a38      	ldr	r2, [pc, #224]	@ (800113c <HAL_UART_MspInit+0x204>)
 800105c:	601a      	str	r2, [r3, #0]
    hdma_usart3_rx.Init.Channel = DMA_CHANNEL_4;
 800105e:	4b36      	ldr	r3, [pc, #216]	@ (8001138 <HAL_UART_MspInit+0x200>)
 8001060:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8001064:	605a      	str	r2, [r3, #4]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001066:	4b34      	ldr	r3, [pc, #208]	@ (8001138 <HAL_UART_MspInit+0x200>)
 8001068:	2200      	movs	r2, #0
 800106a:	609a      	str	r2, [r3, #8]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800106c:	4b32      	ldr	r3, [pc, #200]	@ (8001138 <HAL_UART_MspInit+0x200>)
 800106e:	2200      	movs	r2, #0
 8001070:	60da      	str	r2, [r3, #12]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001072:	4b31      	ldr	r3, [pc, #196]	@ (8001138 <HAL_UART_MspInit+0x200>)
 8001074:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001078:	611a      	str	r2, [r3, #16]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800107a:	4b2f      	ldr	r3, [pc, #188]	@ (8001138 <HAL_UART_MspInit+0x200>)
 800107c:	2200      	movs	r2, #0
 800107e:	615a      	str	r2, [r3, #20]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001080:	4b2d      	ldr	r3, [pc, #180]	@ (8001138 <HAL_UART_MspInit+0x200>)
 8001082:	2200      	movs	r2, #0
 8001084:	619a      	str	r2, [r3, #24]
    hdma_usart3_rx.Init.Mode = DMA_NORMAL;
 8001086:	4b2c      	ldr	r3, [pc, #176]	@ (8001138 <HAL_UART_MspInit+0x200>)
 8001088:	2200      	movs	r2, #0
 800108a:	61da      	str	r2, [r3, #28]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_LOW;
 800108c:	4b2a      	ldr	r3, [pc, #168]	@ (8001138 <HAL_UART_MspInit+0x200>)
 800108e:	2200      	movs	r2, #0
 8001090:	621a      	str	r2, [r3, #32]
    hdma_usart3_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001092:	4b29      	ldr	r3, [pc, #164]	@ (8001138 <HAL_UART_MspInit+0x200>)
 8001094:	2200      	movs	r2, #0
 8001096:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 8001098:	4827      	ldr	r0, [pc, #156]	@ (8001138 <HAL_UART_MspInit+0x200>)
 800109a:	f000 fb13 	bl	80016c4 <HAL_DMA_Init>
 800109e:	4603      	mov	r3, r0
 80010a0:	2b00      	cmp	r3, #0
 80010a2:	d001      	beq.n	80010a8 <HAL_UART_MspInit+0x170>
      Error_Handler();
 80010a4:	f7ff fda2 	bl	8000bec <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart3_rx);
 80010a8:	687b      	ldr	r3, [r7, #4]
 80010aa:	4a23      	ldr	r2, [pc, #140]	@ (8001138 <HAL_UART_MspInit+0x200>)
 80010ac:	63da      	str	r2, [r3, #60]	@ 0x3c
 80010ae:	4a22      	ldr	r2, [pc, #136]	@ (8001138 <HAL_UART_MspInit+0x200>)
 80010b0:	687b      	ldr	r3, [r7, #4]
 80010b2:	6393      	str	r3, [r2, #56]	@ 0x38
    hdma_usart3_tx.Instance = DMA1_Stream3;
 80010b4:	4b22      	ldr	r3, [pc, #136]	@ (8001140 <HAL_UART_MspInit+0x208>)
 80010b6:	4a23      	ldr	r2, [pc, #140]	@ (8001144 <HAL_UART_MspInit+0x20c>)
 80010b8:	601a      	str	r2, [r3, #0]
    hdma_usart3_tx.Init.Channel = DMA_CHANNEL_4;
 80010ba:	4b21      	ldr	r3, [pc, #132]	@ (8001140 <HAL_UART_MspInit+0x208>)
 80010bc:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 80010c0:	605a      	str	r2, [r3, #4]
    hdma_usart3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80010c2:	4b1f      	ldr	r3, [pc, #124]	@ (8001140 <HAL_UART_MspInit+0x208>)
 80010c4:	2240      	movs	r2, #64	@ 0x40
 80010c6:	609a      	str	r2, [r3, #8]
    hdma_usart3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80010c8:	4b1d      	ldr	r3, [pc, #116]	@ (8001140 <HAL_UART_MspInit+0x208>)
 80010ca:	2200      	movs	r2, #0
 80010cc:	60da      	str	r2, [r3, #12]
    hdma_usart3_tx.Init.MemInc = DMA_MINC_ENABLE;
 80010ce:	4b1c      	ldr	r3, [pc, #112]	@ (8001140 <HAL_UART_MspInit+0x208>)
 80010d0:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80010d4:	611a      	str	r2, [r3, #16]
    hdma_usart3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80010d6:	4b1a      	ldr	r3, [pc, #104]	@ (8001140 <HAL_UART_MspInit+0x208>)
 80010d8:	2200      	movs	r2, #0
 80010da:	615a      	str	r2, [r3, #20]
    hdma_usart3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80010dc:	4b18      	ldr	r3, [pc, #96]	@ (8001140 <HAL_UART_MspInit+0x208>)
 80010de:	2200      	movs	r2, #0
 80010e0:	619a      	str	r2, [r3, #24]
    hdma_usart3_tx.Init.Mode = DMA_NORMAL;
 80010e2:	4b17      	ldr	r3, [pc, #92]	@ (8001140 <HAL_UART_MspInit+0x208>)
 80010e4:	2200      	movs	r2, #0
 80010e6:	61da      	str	r2, [r3, #28]
    hdma_usart3_tx.Init.Priority = DMA_PRIORITY_LOW;
 80010e8:	4b15      	ldr	r3, [pc, #84]	@ (8001140 <HAL_UART_MspInit+0x208>)
 80010ea:	2200      	movs	r2, #0
 80010ec:	621a      	str	r2, [r3, #32]
    hdma_usart3_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80010ee:	4b14      	ldr	r3, [pc, #80]	@ (8001140 <HAL_UART_MspInit+0x208>)
 80010f0:	2200      	movs	r2, #0
 80010f2:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart3_tx) != HAL_OK)
 80010f4:	4812      	ldr	r0, [pc, #72]	@ (8001140 <HAL_UART_MspInit+0x208>)
 80010f6:	f000 fae5 	bl	80016c4 <HAL_DMA_Init>
 80010fa:	4603      	mov	r3, r0
 80010fc:	2b00      	cmp	r3, #0
 80010fe:	d001      	beq.n	8001104 <HAL_UART_MspInit+0x1cc>
      Error_Handler();
 8001100:	f7ff fd74 	bl	8000bec <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart3_tx);
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	4a0e      	ldr	r2, [pc, #56]	@ (8001140 <HAL_UART_MspInit+0x208>)
 8001108:	639a      	str	r2, [r3, #56]	@ 0x38
 800110a:	4a0d      	ldr	r2, [pc, #52]	@ (8001140 <HAL_UART_MspInit+0x208>)
 800110c:	687b      	ldr	r3, [r7, #4]
 800110e:	6393      	str	r3, [r2, #56]	@ 0x38
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8001110:	2200      	movs	r2, #0
 8001112:	2100      	movs	r1, #0
 8001114:	2027      	movs	r0, #39	@ 0x27
 8001116:	f000 faab 	bl	8001670 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 800111a:	2027      	movs	r0, #39	@ 0x27
 800111c:	f000 fac4 	bl	80016a8 <HAL_NVIC_EnableIRQ>
}
 8001120:	e0a8      	b.n	8001274 <HAL_UART_MspInit+0x33c>
 8001122:	bf00      	nop
 8001124:	40005000 	.word	0x40005000
 8001128:	40023800 	.word	0x40023800
 800112c:	40020800 	.word	0x40020800
 8001130:	40020c00 	.word	0x40020c00
 8001134:	40004800 	.word	0x40004800
 8001138:	20011390 	.word	0x20011390
 800113c:	40026028 	.word	0x40026028
 8001140:	200113f0 	.word	0x200113f0
 8001144:	40026058 	.word	0x40026058
  else if(uartHandle->Instance==USART6)
 8001148:	687b      	ldr	r3, [r7, #4]
 800114a:	681b      	ldr	r3, [r3, #0]
 800114c:	4a4b      	ldr	r2, [pc, #300]	@ (800127c <HAL_UART_MspInit+0x344>)
 800114e:	4293      	cmp	r3, r2
 8001150:	f040 8090 	bne.w	8001274 <HAL_UART_MspInit+0x33c>
    __HAL_RCC_USART6_CLK_ENABLE();
 8001154:	2300      	movs	r3, #0
 8001156:	60fb      	str	r3, [r7, #12]
 8001158:	4b49      	ldr	r3, [pc, #292]	@ (8001280 <HAL_UART_MspInit+0x348>)
 800115a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800115c:	4a48      	ldr	r2, [pc, #288]	@ (8001280 <HAL_UART_MspInit+0x348>)
 800115e:	f043 0320 	orr.w	r3, r3, #32
 8001162:	6453      	str	r3, [r2, #68]	@ 0x44
 8001164:	4b46      	ldr	r3, [pc, #280]	@ (8001280 <HAL_UART_MspInit+0x348>)
 8001166:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001168:	f003 0320 	and.w	r3, r3, #32
 800116c:	60fb      	str	r3, [r7, #12]
 800116e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001170:	2300      	movs	r3, #0
 8001172:	60bb      	str	r3, [r7, #8]
 8001174:	4b42      	ldr	r3, [pc, #264]	@ (8001280 <HAL_UART_MspInit+0x348>)
 8001176:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001178:	4a41      	ldr	r2, [pc, #260]	@ (8001280 <HAL_UART_MspInit+0x348>)
 800117a:	f043 0304 	orr.w	r3, r3, #4
 800117e:	6313      	str	r3, [r2, #48]	@ 0x30
 8001180:	4b3f      	ldr	r3, [pc, #252]	@ (8001280 <HAL_UART_MspInit+0x348>)
 8001182:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001184:	f003 0304 	and.w	r3, r3, #4
 8001188:	60bb      	str	r3, [r7, #8]
 800118a:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800118c:	23c0      	movs	r3, #192	@ 0xc0
 800118e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001190:	2302      	movs	r3, #2
 8001192:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001194:	2300      	movs	r3, #0
 8001196:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001198:	2303      	movs	r3, #3
 800119a:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 800119c:	2308      	movs	r3, #8
 800119e:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80011a0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80011a4:	4619      	mov	r1, r3
 80011a6:	4837      	ldr	r0, [pc, #220]	@ (8001284 <HAL_UART_MspInit+0x34c>)
 80011a8:	f000 fe8e 	bl	8001ec8 <HAL_GPIO_Init>
    hdma_usart6_rx.Instance = DMA2_Stream1;
 80011ac:	4b36      	ldr	r3, [pc, #216]	@ (8001288 <HAL_UART_MspInit+0x350>)
 80011ae:	4a37      	ldr	r2, [pc, #220]	@ (800128c <HAL_UART_MspInit+0x354>)
 80011b0:	601a      	str	r2, [r3, #0]
    hdma_usart6_rx.Init.Channel = DMA_CHANNEL_5;
 80011b2:	4b35      	ldr	r3, [pc, #212]	@ (8001288 <HAL_UART_MspInit+0x350>)
 80011b4:	f04f 6220 	mov.w	r2, #167772160	@ 0xa000000
 80011b8:	605a      	str	r2, [r3, #4]
    hdma_usart6_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80011ba:	4b33      	ldr	r3, [pc, #204]	@ (8001288 <HAL_UART_MspInit+0x350>)
 80011bc:	2200      	movs	r2, #0
 80011be:	609a      	str	r2, [r3, #8]
    hdma_usart6_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80011c0:	4b31      	ldr	r3, [pc, #196]	@ (8001288 <HAL_UART_MspInit+0x350>)
 80011c2:	2200      	movs	r2, #0
 80011c4:	60da      	str	r2, [r3, #12]
    hdma_usart6_rx.Init.MemInc = DMA_MINC_ENABLE;
 80011c6:	4b30      	ldr	r3, [pc, #192]	@ (8001288 <HAL_UART_MspInit+0x350>)
 80011c8:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80011cc:	611a      	str	r2, [r3, #16]
    hdma_usart6_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80011ce:	4b2e      	ldr	r3, [pc, #184]	@ (8001288 <HAL_UART_MspInit+0x350>)
 80011d0:	2200      	movs	r2, #0
 80011d2:	615a      	str	r2, [r3, #20]
    hdma_usart6_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80011d4:	4b2c      	ldr	r3, [pc, #176]	@ (8001288 <HAL_UART_MspInit+0x350>)
 80011d6:	2200      	movs	r2, #0
 80011d8:	619a      	str	r2, [r3, #24]
    hdma_usart6_rx.Init.Mode = DMA_NORMAL;
 80011da:	4b2b      	ldr	r3, [pc, #172]	@ (8001288 <HAL_UART_MspInit+0x350>)
 80011dc:	2200      	movs	r2, #0
 80011de:	61da      	str	r2, [r3, #28]
    hdma_usart6_rx.Init.Priority = DMA_PRIORITY_LOW;
 80011e0:	4b29      	ldr	r3, [pc, #164]	@ (8001288 <HAL_UART_MspInit+0x350>)
 80011e2:	2200      	movs	r2, #0
 80011e4:	621a      	str	r2, [r3, #32]
    hdma_usart6_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80011e6:	4b28      	ldr	r3, [pc, #160]	@ (8001288 <HAL_UART_MspInit+0x350>)
 80011e8:	2200      	movs	r2, #0
 80011ea:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart6_rx) != HAL_OK)
 80011ec:	4826      	ldr	r0, [pc, #152]	@ (8001288 <HAL_UART_MspInit+0x350>)
 80011ee:	f000 fa69 	bl	80016c4 <HAL_DMA_Init>
 80011f2:	4603      	mov	r3, r0
 80011f4:	2b00      	cmp	r3, #0
 80011f6:	d001      	beq.n	80011fc <HAL_UART_MspInit+0x2c4>
      Error_Handler();
 80011f8:	f7ff fcf8 	bl	8000bec <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart6_rx);
 80011fc:	687b      	ldr	r3, [r7, #4]
 80011fe:	4a22      	ldr	r2, [pc, #136]	@ (8001288 <HAL_UART_MspInit+0x350>)
 8001200:	63da      	str	r2, [r3, #60]	@ 0x3c
 8001202:	4a21      	ldr	r2, [pc, #132]	@ (8001288 <HAL_UART_MspInit+0x350>)
 8001204:	687b      	ldr	r3, [r7, #4]
 8001206:	6393      	str	r3, [r2, #56]	@ 0x38
    hdma_usart6_tx.Instance = DMA2_Stream6;
 8001208:	4b21      	ldr	r3, [pc, #132]	@ (8001290 <HAL_UART_MspInit+0x358>)
 800120a:	4a22      	ldr	r2, [pc, #136]	@ (8001294 <HAL_UART_MspInit+0x35c>)
 800120c:	601a      	str	r2, [r3, #0]
    hdma_usart6_tx.Init.Channel = DMA_CHANNEL_5;
 800120e:	4b20      	ldr	r3, [pc, #128]	@ (8001290 <HAL_UART_MspInit+0x358>)
 8001210:	f04f 6220 	mov.w	r2, #167772160	@ 0xa000000
 8001214:	605a      	str	r2, [r3, #4]
    hdma_usart6_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001216:	4b1e      	ldr	r3, [pc, #120]	@ (8001290 <HAL_UART_MspInit+0x358>)
 8001218:	2240      	movs	r2, #64	@ 0x40
 800121a:	609a      	str	r2, [r3, #8]
    hdma_usart6_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800121c:	4b1c      	ldr	r3, [pc, #112]	@ (8001290 <HAL_UART_MspInit+0x358>)
 800121e:	2200      	movs	r2, #0
 8001220:	60da      	str	r2, [r3, #12]
    hdma_usart6_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001222:	4b1b      	ldr	r3, [pc, #108]	@ (8001290 <HAL_UART_MspInit+0x358>)
 8001224:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001228:	611a      	str	r2, [r3, #16]
    hdma_usart6_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800122a:	4b19      	ldr	r3, [pc, #100]	@ (8001290 <HAL_UART_MspInit+0x358>)
 800122c:	2200      	movs	r2, #0
 800122e:	615a      	str	r2, [r3, #20]
    hdma_usart6_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001230:	4b17      	ldr	r3, [pc, #92]	@ (8001290 <HAL_UART_MspInit+0x358>)
 8001232:	2200      	movs	r2, #0
 8001234:	619a      	str	r2, [r3, #24]
    hdma_usart6_tx.Init.Mode = DMA_NORMAL;
 8001236:	4b16      	ldr	r3, [pc, #88]	@ (8001290 <HAL_UART_MspInit+0x358>)
 8001238:	2200      	movs	r2, #0
 800123a:	61da      	str	r2, [r3, #28]
    hdma_usart6_tx.Init.Priority = DMA_PRIORITY_LOW;
 800123c:	4b14      	ldr	r3, [pc, #80]	@ (8001290 <HAL_UART_MspInit+0x358>)
 800123e:	2200      	movs	r2, #0
 8001240:	621a      	str	r2, [r3, #32]
    hdma_usart6_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001242:	4b13      	ldr	r3, [pc, #76]	@ (8001290 <HAL_UART_MspInit+0x358>)
 8001244:	2200      	movs	r2, #0
 8001246:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart6_tx) != HAL_OK)
 8001248:	4811      	ldr	r0, [pc, #68]	@ (8001290 <HAL_UART_MspInit+0x358>)
 800124a:	f000 fa3b 	bl	80016c4 <HAL_DMA_Init>
 800124e:	4603      	mov	r3, r0
 8001250:	2b00      	cmp	r3, #0
 8001252:	d001      	beq.n	8001258 <HAL_UART_MspInit+0x320>
      Error_Handler();
 8001254:	f7ff fcca 	bl	8000bec <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart6_tx);
 8001258:	687b      	ldr	r3, [r7, #4]
 800125a:	4a0d      	ldr	r2, [pc, #52]	@ (8001290 <HAL_UART_MspInit+0x358>)
 800125c:	639a      	str	r2, [r3, #56]	@ 0x38
 800125e:	4a0c      	ldr	r2, [pc, #48]	@ (8001290 <HAL_UART_MspInit+0x358>)
 8001260:	687b      	ldr	r3, [r7, #4]
 8001262:	6393      	str	r3, [r2, #56]	@ 0x38
    HAL_NVIC_SetPriority(USART6_IRQn, 0, 0);
 8001264:	2200      	movs	r2, #0
 8001266:	2100      	movs	r1, #0
 8001268:	2047      	movs	r0, #71	@ 0x47
 800126a:	f000 fa01 	bl	8001670 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
 800126e:	2047      	movs	r0, #71	@ 0x47
 8001270:	f000 fa1a 	bl	80016a8 <HAL_NVIC_EnableIRQ>
}
 8001274:	bf00      	nop
 8001276:	3738      	adds	r7, #56	@ 0x38
 8001278:	46bd      	mov	sp, r7
 800127a:	bd80      	pop	{r7, pc}
 800127c:	40011400 	.word	0x40011400
 8001280:	40023800 	.word	0x40023800
 8001284:	40020800 	.word	0x40020800
 8001288:	20011450 	.word	0x20011450
 800128c:	40026428 	.word	0x40026428
 8001290:	200114b0 	.word	0x200114b0
 8001294:	400264a0 	.word	0x400264a0

08001298 <MX_USB_OTG_FS_HCD_Init>:
HCD_HandleTypeDef hhcd_USB_OTG_FS;

/* USB_OTG_FS init function */

void MX_USB_OTG_FS_HCD_Init(void)
{
 8001298:	b580      	push	{r7, lr}
 800129a:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hhcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800129c:	4b0e      	ldr	r3, [pc, #56]	@ (80012d8 <MX_USB_OTG_FS_HCD_Init+0x40>)
 800129e:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 80012a2:	601a      	str	r2, [r3, #0]
  hhcd_USB_OTG_FS.Init.Host_channels = 12;
 80012a4:	4b0c      	ldr	r3, [pc, #48]	@ (80012d8 <MX_USB_OTG_FS_HCD_Init+0x40>)
 80012a6:	220c      	movs	r2, #12
 80012a8:	715a      	strb	r2, [r3, #5]
  hhcd_USB_OTG_FS.Init.speed = HCD_SPEED_FULL;
 80012aa:	4b0b      	ldr	r3, [pc, #44]	@ (80012d8 <MX_USB_OTG_FS_HCD_Init+0x40>)
 80012ac:	2201      	movs	r2, #1
 80012ae:	71da      	strb	r2, [r3, #7]
  hhcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 80012b0:	4b09      	ldr	r3, [pc, #36]	@ (80012d8 <MX_USB_OTG_FS_HCD_Init+0x40>)
 80012b2:	2200      	movs	r2, #0
 80012b4:	719a      	strb	r2, [r3, #6]
  hhcd_USB_OTG_FS.Init.phy_itface = HCD_PHY_EMBEDDED;
 80012b6:	4b08      	ldr	r3, [pc, #32]	@ (80012d8 <MX_USB_OTG_FS_HCD_Init+0x40>)
 80012b8:	2202      	movs	r2, #2
 80012ba:	725a      	strb	r2, [r3, #9]
  hhcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 80012bc:	4b06      	ldr	r3, [pc, #24]	@ (80012d8 <MX_USB_OTG_FS_HCD_Init+0x40>)
 80012be:	2200      	movs	r2, #0
 80012c0:	729a      	strb	r2, [r3, #10]
  if (HAL_HCD_Init(&hhcd_USB_OTG_FS) != HAL_OK)
 80012c2:	4805      	ldr	r0, [pc, #20]	@ (80012d8 <MX_USB_OTG_FS_HCD_Init+0x40>)
 80012c4:	f000 ffad 	bl	8002222 <HAL_HCD_Init>
 80012c8:	4603      	mov	r3, r0
 80012ca:	2b00      	cmp	r3, #0
 80012cc:	d001      	beq.n	80012d2 <MX_USB_OTG_FS_HCD_Init+0x3a>
  {
    Error_Handler();
 80012ce:	f7ff fc8d 	bl	8000bec <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 80012d2:	bf00      	nop
 80012d4:	bd80      	pop	{r7, pc}
 80012d6:	bf00      	nop
 80012d8:	20011510 	.word	0x20011510

080012dc <HAL_HCD_MspInit>:

void HAL_HCD_MspInit(HCD_HandleTypeDef* hcdHandle)
{
 80012dc:	b580      	push	{r7, lr}
 80012de:	b0a0      	sub	sp, #128	@ 0x80
 80012e0:	af00      	add	r7, sp, #0
 80012e2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012e4:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 80012e8:	2200      	movs	r2, #0
 80012ea:	601a      	str	r2, [r3, #0]
 80012ec:	605a      	str	r2, [r3, #4]
 80012ee:	609a      	str	r2, [r3, #8]
 80012f0:	60da      	str	r2, [r3, #12]
 80012f2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80012f4:	f107 0310 	add.w	r3, r7, #16
 80012f8:	225c      	movs	r2, #92	@ 0x5c
 80012fa:	2100      	movs	r1, #0
 80012fc:	4618      	mov	r0, r3
 80012fe:	f012 f899 	bl	8013434 <memset>
  if(hcdHandle->Instance==USB_OTG_FS)
 8001302:	687b      	ldr	r3, [r7, #4]
 8001304:	681b      	ldr	r3, [r3, #0]
 8001306:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800130a:	d161      	bne.n	80013d0 <HAL_HCD_MspInit+0xf4>

  /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_CLK48;
 800130c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001310:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.PLLSAI.PLLSAIM = 8;
 8001312:	2308      	movs	r3, #8
 8001314:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInitStruct.PLLSAI.PLLSAIN = 192;
 8001316:	23c0      	movs	r3, #192	@ 0xc0
 8001318:	62fb      	str	r3, [r7, #44]	@ 0x2c
    PeriphClkInitStruct.PLLSAI.PLLSAIQ = 2;
 800131a:	2302      	movs	r3, #2
 800131c:	637b      	str	r3, [r7, #52]	@ 0x34
    PeriphClkInitStruct.PLLSAI.PLLSAIP = RCC_PLLSAIP_DIV4;
 800131e:	2304      	movs	r3, #4
 8001320:	633b      	str	r3, [r7, #48]	@ 0x30
    PeriphClkInitStruct.PLLSAIDivQ = 1;
 8001322:	2301      	movs	r3, #1
 8001324:	63fb      	str	r3, [r7, #60]	@ 0x3c
    PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48CLKSOURCE_PLLSAIP;
 8001326:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800132a:	667b      	str	r3, [r7, #100]	@ 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800132c:	f107 0310 	add.w	r3, r7, #16
 8001330:	4618      	mov	r0, r3
 8001332:	f003 fc11 	bl	8004b58 <HAL_RCCEx_PeriphCLKConfig>
 8001336:	4603      	mov	r3, r0
 8001338:	2b00      	cmp	r3, #0
 800133a:	d001      	beq.n	8001340 <HAL_HCD_MspInit+0x64>
    {
      Error_Handler();
 800133c:	f7ff fc56 	bl	8000bec <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001340:	2300      	movs	r3, #0
 8001342:	60fb      	str	r3, [r7, #12]
 8001344:	4b24      	ldr	r3, [pc, #144]	@ (80013d8 <HAL_HCD_MspInit+0xfc>)
 8001346:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001348:	4a23      	ldr	r2, [pc, #140]	@ (80013d8 <HAL_HCD_MspInit+0xfc>)
 800134a:	f043 0301 	orr.w	r3, r3, #1
 800134e:	6313      	str	r3, [r2, #48]	@ 0x30
 8001350:	4b21      	ldr	r3, [pc, #132]	@ (80013d8 <HAL_HCD_MspInit+0xfc>)
 8001352:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001354:	f003 0301 	and.w	r3, r3, #1
 8001358:	60fb      	str	r3, [r7, #12]
 800135a:	68fb      	ldr	r3, [r7, #12]
    /**USB_OTG_FS GPIO Configuration
    PA9     ------> USB_OTG_FS_VBUS
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 800135c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001360:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001362:	2300      	movs	r3, #0
 8001364:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001366:	2300      	movs	r3, #0
 8001368:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800136a:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 800136e:	4619      	mov	r1, r3
 8001370:	481a      	ldr	r0, [pc, #104]	@ (80013dc <HAL_HCD_MspInit+0x100>)
 8001372:	f000 fda9 	bl	8001ec8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8001376:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 800137a:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800137c:	2302      	movs	r3, #2
 800137e:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001380:	2300      	movs	r3, #0
 8001382:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001384:	2303      	movs	r3, #3
 8001386:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8001388:	230a      	movs	r3, #10
 800138a:	67fb      	str	r3, [r7, #124]	@ 0x7c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800138c:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8001390:	4619      	mov	r1, r3
 8001392:	4812      	ldr	r0, [pc, #72]	@ (80013dc <HAL_HCD_MspInit+0x100>)
 8001394:	f000 fd98 	bl	8001ec8 <HAL_GPIO_Init>

    /* USB_OTG_FS clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8001398:	4b0f      	ldr	r3, [pc, #60]	@ (80013d8 <HAL_HCD_MspInit+0xfc>)
 800139a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800139c:	4a0e      	ldr	r2, [pc, #56]	@ (80013d8 <HAL_HCD_MspInit+0xfc>)
 800139e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80013a2:	6353      	str	r3, [r2, #52]	@ 0x34
 80013a4:	2300      	movs	r3, #0
 80013a6:	60bb      	str	r3, [r7, #8]
 80013a8:	4b0b      	ldr	r3, [pc, #44]	@ (80013d8 <HAL_HCD_MspInit+0xfc>)
 80013aa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80013ac:	4a0a      	ldr	r2, [pc, #40]	@ (80013d8 <HAL_HCD_MspInit+0xfc>)
 80013ae:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80013b2:	6453      	str	r3, [r2, #68]	@ 0x44
 80013b4:	4b08      	ldr	r3, [pc, #32]	@ (80013d8 <HAL_HCD_MspInit+0xfc>)
 80013b6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80013b8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80013bc:	60bb      	str	r3, [r7, #8]
 80013be:	68bb      	ldr	r3, [r7, #8]

    /* USB_OTG_FS interrupt Init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 80013c0:	2200      	movs	r2, #0
 80013c2:	2100      	movs	r1, #0
 80013c4:	2043      	movs	r0, #67	@ 0x43
 80013c6:	f000 f953 	bl	8001670 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 80013ca:	2043      	movs	r0, #67	@ 0x43
 80013cc:	f000 f96c 	bl	80016a8 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 80013d0:	bf00      	nop
 80013d2:	3780      	adds	r7, #128	@ 0x80
 80013d4:	46bd      	mov	sp, r7
 80013d6:	bd80      	pop	{r7, pc}
 80013d8:	40023800 	.word	0x40023800
 80013dc:	40020000 	.word	0x40020000

080013e0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80013e0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001418 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 80013e4:	f7ff fd18 	bl	8000e18 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80013e8:	480c      	ldr	r0, [pc, #48]	@ (800141c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80013ea:	490d      	ldr	r1, [pc, #52]	@ (8001420 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80013ec:	4a0d      	ldr	r2, [pc, #52]	@ (8001424 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80013ee:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80013f0:	e002      	b.n	80013f8 <LoopCopyDataInit>

080013f2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80013f2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80013f4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80013f6:	3304      	adds	r3, #4

080013f8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80013f8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80013fa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80013fc:	d3f9      	bcc.n	80013f2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80013fe:	4a0a      	ldr	r2, [pc, #40]	@ (8001428 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001400:	4c0a      	ldr	r4, [pc, #40]	@ (800142c <LoopFillZerobss+0x22>)
  movs r3, #0
 8001402:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001404:	e001      	b.n	800140a <LoopFillZerobss>

08001406 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001406:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001408:	3204      	adds	r2, #4

0800140a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800140a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800140c:	d3fb      	bcc.n	8001406 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 800140e:	f012 f819 	bl	8013444 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001412:	f7ff fb4d 	bl	8000ab0 <main>
  bx  lr    
 8001416:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001418:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800141c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001420:	2000006c 	.word	0x2000006c
  ldr r2, =_sidata
 8001424:	08013758 	.word	0x08013758
  ldr r2, =_sbss
 8001428:	2000006c 	.word	0x2000006c
  ldr r4, =_ebss
 800142c:	2001279c 	.word	0x2001279c

08001430 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001430:	e7fe      	b.n	8001430 <ADC_IRQHandler>
	...

08001434 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001434:	b580      	push	{r7, lr}
 8001436:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001438:	4b0e      	ldr	r3, [pc, #56]	@ (8001474 <HAL_Init+0x40>)
 800143a:	681b      	ldr	r3, [r3, #0]
 800143c:	4a0d      	ldr	r2, [pc, #52]	@ (8001474 <HAL_Init+0x40>)
 800143e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001442:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001444:	4b0b      	ldr	r3, [pc, #44]	@ (8001474 <HAL_Init+0x40>)
 8001446:	681b      	ldr	r3, [r3, #0]
 8001448:	4a0a      	ldr	r2, [pc, #40]	@ (8001474 <HAL_Init+0x40>)
 800144a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800144e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001450:	4b08      	ldr	r3, [pc, #32]	@ (8001474 <HAL_Init+0x40>)
 8001452:	681b      	ldr	r3, [r3, #0]
 8001454:	4a07      	ldr	r2, [pc, #28]	@ (8001474 <HAL_Init+0x40>)
 8001456:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800145a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800145c:	2003      	movs	r0, #3
 800145e:	f000 f8fc 	bl	800165a <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001462:	200f      	movs	r0, #15
 8001464:	f7ff fbf0 	bl	8000c48 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001468:	f7ff fbc6 	bl	8000bf8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800146c:	2300      	movs	r3, #0
}
 800146e:	4618      	mov	r0, r3
 8001470:	bd80      	pop	{r7, pc}
 8001472:	bf00      	nop
 8001474:	40023c00 	.word	0x40023c00

08001478 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001478:	b480      	push	{r7}
 800147a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800147c:	4b06      	ldr	r3, [pc, #24]	@ (8001498 <HAL_IncTick+0x20>)
 800147e:	781b      	ldrb	r3, [r3, #0]
 8001480:	461a      	mov	r2, r3
 8001482:	4b06      	ldr	r3, [pc, #24]	@ (800149c <HAL_IncTick+0x24>)
 8001484:	681b      	ldr	r3, [r3, #0]
 8001486:	4413      	add	r3, r2
 8001488:	4a04      	ldr	r2, [pc, #16]	@ (800149c <HAL_IncTick+0x24>)
 800148a:	6013      	str	r3, [r2, #0]
}
 800148c:	bf00      	nop
 800148e:	46bd      	mov	sp, r7
 8001490:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001494:	4770      	bx	lr
 8001496:	bf00      	nop
 8001498:	20000008 	.word	0x20000008
 800149c:	200118f0 	.word	0x200118f0

080014a0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80014a0:	b480      	push	{r7}
 80014a2:	af00      	add	r7, sp, #0
  return uwTick;
 80014a4:	4b03      	ldr	r3, [pc, #12]	@ (80014b4 <HAL_GetTick+0x14>)
 80014a6:	681b      	ldr	r3, [r3, #0]
}
 80014a8:	4618      	mov	r0, r3
 80014aa:	46bd      	mov	sp, r7
 80014ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014b0:	4770      	bx	lr
 80014b2:	bf00      	nop
 80014b4:	200118f0 	.word	0x200118f0

080014b8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80014b8:	b580      	push	{r7, lr}
 80014ba:	b084      	sub	sp, #16
 80014bc:	af00      	add	r7, sp, #0
 80014be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80014c0:	f7ff ffee 	bl	80014a0 <HAL_GetTick>
 80014c4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80014c6:	687b      	ldr	r3, [r7, #4]
 80014c8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80014ca:	68fb      	ldr	r3, [r7, #12]
 80014cc:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80014d0:	d005      	beq.n	80014de <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80014d2:	4b0a      	ldr	r3, [pc, #40]	@ (80014fc <HAL_Delay+0x44>)
 80014d4:	781b      	ldrb	r3, [r3, #0]
 80014d6:	461a      	mov	r2, r3
 80014d8:	68fb      	ldr	r3, [r7, #12]
 80014da:	4413      	add	r3, r2
 80014dc:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80014de:	bf00      	nop
 80014e0:	f7ff ffde 	bl	80014a0 <HAL_GetTick>
 80014e4:	4602      	mov	r2, r0
 80014e6:	68bb      	ldr	r3, [r7, #8]
 80014e8:	1ad3      	subs	r3, r2, r3
 80014ea:	68fa      	ldr	r2, [r7, #12]
 80014ec:	429a      	cmp	r2, r3
 80014ee:	d8f7      	bhi.n	80014e0 <HAL_Delay+0x28>
  {
  }
}
 80014f0:	bf00      	nop
 80014f2:	bf00      	nop
 80014f4:	3710      	adds	r7, #16
 80014f6:	46bd      	mov	sp, r7
 80014f8:	bd80      	pop	{r7, pc}
 80014fa:	bf00      	nop
 80014fc:	20000008 	.word	0x20000008

08001500 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001500:	b480      	push	{r7}
 8001502:	b085      	sub	sp, #20
 8001504:	af00      	add	r7, sp, #0
 8001506:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001508:	687b      	ldr	r3, [r7, #4]
 800150a:	f003 0307 	and.w	r3, r3, #7
 800150e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001510:	4b0c      	ldr	r3, [pc, #48]	@ (8001544 <__NVIC_SetPriorityGrouping+0x44>)
 8001512:	68db      	ldr	r3, [r3, #12]
 8001514:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001516:	68ba      	ldr	r2, [r7, #8]
 8001518:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800151c:	4013      	ands	r3, r2
 800151e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001520:	68fb      	ldr	r3, [r7, #12]
 8001522:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001524:	68bb      	ldr	r3, [r7, #8]
 8001526:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001528:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800152c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001530:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001532:	4a04      	ldr	r2, [pc, #16]	@ (8001544 <__NVIC_SetPriorityGrouping+0x44>)
 8001534:	68bb      	ldr	r3, [r7, #8]
 8001536:	60d3      	str	r3, [r2, #12]
}
 8001538:	bf00      	nop
 800153a:	3714      	adds	r7, #20
 800153c:	46bd      	mov	sp, r7
 800153e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001542:	4770      	bx	lr
 8001544:	e000ed00 	.word	0xe000ed00

08001548 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001548:	b480      	push	{r7}
 800154a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800154c:	4b04      	ldr	r3, [pc, #16]	@ (8001560 <__NVIC_GetPriorityGrouping+0x18>)
 800154e:	68db      	ldr	r3, [r3, #12]
 8001550:	0a1b      	lsrs	r3, r3, #8
 8001552:	f003 0307 	and.w	r3, r3, #7
}
 8001556:	4618      	mov	r0, r3
 8001558:	46bd      	mov	sp, r7
 800155a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800155e:	4770      	bx	lr
 8001560:	e000ed00 	.word	0xe000ed00

08001564 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001564:	b480      	push	{r7}
 8001566:	b083      	sub	sp, #12
 8001568:	af00      	add	r7, sp, #0
 800156a:	4603      	mov	r3, r0
 800156c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800156e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001572:	2b00      	cmp	r3, #0
 8001574:	db0b      	blt.n	800158e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001576:	79fb      	ldrb	r3, [r7, #7]
 8001578:	f003 021f 	and.w	r2, r3, #31
 800157c:	4907      	ldr	r1, [pc, #28]	@ (800159c <__NVIC_EnableIRQ+0x38>)
 800157e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001582:	095b      	lsrs	r3, r3, #5
 8001584:	2001      	movs	r0, #1
 8001586:	fa00 f202 	lsl.w	r2, r0, r2
 800158a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800158e:	bf00      	nop
 8001590:	370c      	adds	r7, #12
 8001592:	46bd      	mov	sp, r7
 8001594:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001598:	4770      	bx	lr
 800159a:	bf00      	nop
 800159c:	e000e100 	.word	0xe000e100

080015a0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80015a0:	b480      	push	{r7}
 80015a2:	b083      	sub	sp, #12
 80015a4:	af00      	add	r7, sp, #0
 80015a6:	4603      	mov	r3, r0
 80015a8:	6039      	str	r1, [r7, #0]
 80015aa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80015ac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015b0:	2b00      	cmp	r3, #0
 80015b2:	db0a      	blt.n	80015ca <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80015b4:	683b      	ldr	r3, [r7, #0]
 80015b6:	b2da      	uxtb	r2, r3
 80015b8:	490c      	ldr	r1, [pc, #48]	@ (80015ec <__NVIC_SetPriority+0x4c>)
 80015ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015be:	0112      	lsls	r2, r2, #4
 80015c0:	b2d2      	uxtb	r2, r2
 80015c2:	440b      	add	r3, r1
 80015c4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80015c8:	e00a      	b.n	80015e0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80015ca:	683b      	ldr	r3, [r7, #0]
 80015cc:	b2da      	uxtb	r2, r3
 80015ce:	4908      	ldr	r1, [pc, #32]	@ (80015f0 <__NVIC_SetPriority+0x50>)
 80015d0:	79fb      	ldrb	r3, [r7, #7]
 80015d2:	f003 030f 	and.w	r3, r3, #15
 80015d6:	3b04      	subs	r3, #4
 80015d8:	0112      	lsls	r2, r2, #4
 80015da:	b2d2      	uxtb	r2, r2
 80015dc:	440b      	add	r3, r1
 80015de:	761a      	strb	r2, [r3, #24]
}
 80015e0:	bf00      	nop
 80015e2:	370c      	adds	r7, #12
 80015e4:	46bd      	mov	sp, r7
 80015e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015ea:	4770      	bx	lr
 80015ec:	e000e100 	.word	0xe000e100
 80015f0:	e000ed00 	.word	0xe000ed00

080015f4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80015f4:	b480      	push	{r7}
 80015f6:	b089      	sub	sp, #36	@ 0x24
 80015f8:	af00      	add	r7, sp, #0
 80015fa:	60f8      	str	r0, [r7, #12]
 80015fc:	60b9      	str	r1, [r7, #8]
 80015fe:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001600:	68fb      	ldr	r3, [r7, #12]
 8001602:	f003 0307 	and.w	r3, r3, #7
 8001606:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001608:	69fb      	ldr	r3, [r7, #28]
 800160a:	f1c3 0307 	rsb	r3, r3, #7
 800160e:	2b04      	cmp	r3, #4
 8001610:	bf28      	it	cs
 8001612:	2304      	movcs	r3, #4
 8001614:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001616:	69fb      	ldr	r3, [r7, #28]
 8001618:	3304      	adds	r3, #4
 800161a:	2b06      	cmp	r3, #6
 800161c:	d902      	bls.n	8001624 <NVIC_EncodePriority+0x30>
 800161e:	69fb      	ldr	r3, [r7, #28]
 8001620:	3b03      	subs	r3, #3
 8001622:	e000      	b.n	8001626 <NVIC_EncodePriority+0x32>
 8001624:	2300      	movs	r3, #0
 8001626:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001628:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800162c:	69bb      	ldr	r3, [r7, #24]
 800162e:	fa02 f303 	lsl.w	r3, r2, r3
 8001632:	43da      	mvns	r2, r3
 8001634:	68bb      	ldr	r3, [r7, #8]
 8001636:	401a      	ands	r2, r3
 8001638:	697b      	ldr	r3, [r7, #20]
 800163a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800163c:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001640:	697b      	ldr	r3, [r7, #20]
 8001642:	fa01 f303 	lsl.w	r3, r1, r3
 8001646:	43d9      	mvns	r1, r3
 8001648:	687b      	ldr	r3, [r7, #4]
 800164a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800164c:	4313      	orrs	r3, r2
         );
}
 800164e:	4618      	mov	r0, r3
 8001650:	3724      	adds	r7, #36	@ 0x24
 8001652:	46bd      	mov	sp, r7
 8001654:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001658:	4770      	bx	lr

0800165a <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800165a:	b580      	push	{r7, lr}
 800165c:	b082      	sub	sp, #8
 800165e:	af00      	add	r7, sp, #0
 8001660:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001662:	6878      	ldr	r0, [r7, #4]
 8001664:	f7ff ff4c 	bl	8001500 <__NVIC_SetPriorityGrouping>
}
 8001668:	bf00      	nop
 800166a:	3708      	adds	r7, #8
 800166c:	46bd      	mov	sp, r7
 800166e:	bd80      	pop	{r7, pc}

08001670 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001670:	b580      	push	{r7, lr}
 8001672:	b086      	sub	sp, #24
 8001674:	af00      	add	r7, sp, #0
 8001676:	4603      	mov	r3, r0
 8001678:	60b9      	str	r1, [r7, #8]
 800167a:	607a      	str	r2, [r7, #4]
 800167c:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800167e:	2300      	movs	r3, #0
 8001680:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001682:	f7ff ff61 	bl	8001548 <__NVIC_GetPriorityGrouping>
 8001686:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001688:	687a      	ldr	r2, [r7, #4]
 800168a:	68b9      	ldr	r1, [r7, #8]
 800168c:	6978      	ldr	r0, [r7, #20]
 800168e:	f7ff ffb1 	bl	80015f4 <NVIC_EncodePriority>
 8001692:	4602      	mov	r2, r0
 8001694:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001698:	4611      	mov	r1, r2
 800169a:	4618      	mov	r0, r3
 800169c:	f7ff ff80 	bl	80015a0 <__NVIC_SetPriority>
}
 80016a0:	bf00      	nop
 80016a2:	3718      	adds	r7, #24
 80016a4:	46bd      	mov	sp, r7
 80016a6:	bd80      	pop	{r7, pc}

080016a8 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80016a8:	b580      	push	{r7, lr}
 80016aa:	b082      	sub	sp, #8
 80016ac:	af00      	add	r7, sp, #0
 80016ae:	4603      	mov	r3, r0
 80016b0:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80016b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016b6:	4618      	mov	r0, r3
 80016b8:	f7ff ff54 	bl	8001564 <__NVIC_EnableIRQ>
}
 80016bc:	bf00      	nop
 80016be:	3708      	adds	r7, #8
 80016c0:	46bd      	mov	sp, r7
 80016c2:	bd80      	pop	{r7, pc}

080016c4 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80016c4:	b580      	push	{r7, lr}
 80016c6:	b086      	sub	sp, #24
 80016c8:	af00      	add	r7, sp, #0
 80016ca:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80016cc:	2300      	movs	r3, #0
 80016ce:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80016d0:	f7ff fee6 	bl	80014a0 <HAL_GetTick>
 80016d4:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	2b00      	cmp	r3, #0
 80016da:	d101      	bne.n	80016e0 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80016dc:	2301      	movs	r3, #1
 80016de:	e099      	b.n	8001814 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	2202      	movs	r2, #2
 80016e4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	2200      	movs	r2, #0
 80016ec:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	681b      	ldr	r3, [r3, #0]
 80016f4:	681a      	ldr	r2, [r3, #0]
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	681b      	ldr	r3, [r3, #0]
 80016fa:	f022 0201 	bic.w	r2, r2, #1
 80016fe:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001700:	e00f      	b.n	8001722 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001702:	f7ff fecd 	bl	80014a0 <HAL_GetTick>
 8001706:	4602      	mov	r2, r0
 8001708:	693b      	ldr	r3, [r7, #16]
 800170a:	1ad3      	subs	r3, r2, r3
 800170c:	2b05      	cmp	r3, #5
 800170e:	d908      	bls.n	8001722 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	2220      	movs	r2, #32
 8001714:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	2203      	movs	r2, #3
 800171a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 800171e:	2303      	movs	r3, #3
 8001720:	e078      	b.n	8001814 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001722:	687b      	ldr	r3, [r7, #4]
 8001724:	681b      	ldr	r3, [r3, #0]
 8001726:	681b      	ldr	r3, [r3, #0]
 8001728:	f003 0301 	and.w	r3, r3, #1
 800172c:	2b00      	cmp	r3, #0
 800172e:	d1e8      	bne.n	8001702 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8001730:	687b      	ldr	r3, [r7, #4]
 8001732:	681b      	ldr	r3, [r3, #0]
 8001734:	681b      	ldr	r3, [r3, #0]
 8001736:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8001738:	697a      	ldr	r2, [r7, #20]
 800173a:	4b38      	ldr	r3, [pc, #224]	@ (800181c <HAL_DMA_Init+0x158>)
 800173c:	4013      	ands	r3, r2
 800173e:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	685a      	ldr	r2, [r3, #4]
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	689b      	ldr	r3, [r3, #8]
 8001748:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800174e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	691b      	ldr	r3, [r3, #16]
 8001754:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800175a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	699b      	ldr	r3, [r3, #24]
 8001760:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001766:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	6a1b      	ldr	r3, [r3, #32]
 800176c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800176e:	697a      	ldr	r2, [r7, #20]
 8001770:	4313      	orrs	r3, r2
 8001772:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001778:	2b04      	cmp	r3, #4
 800177a:	d107      	bne.n	800178c <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001784:	4313      	orrs	r3, r2
 8001786:	697a      	ldr	r2, [r7, #20]
 8001788:	4313      	orrs	r3, r2
 800178a:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	681b      	ldr	r3, [r3, #0]
 8001790:	697a      	ldr	r2, [r7, #20]
 8001792:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	681b      	ldr	r3, [r3, #0]
 8001798:	695b      	ldr	r3, [r3, #20]
 800179a:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 800179c:	697b      	ldr	r3, [r7, #20]
 800179e:	f023 0307 	bic.w	r3, r3, #7
 80017a2:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80017a8:	697a      	ldr	r2, [r7, #20]
 80017aa:	4313      	orrs	r3, r2
 80017ac:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80017b2:	2b04      	cmp	r3, #4
 80017b4:	d117      	bne.n	80017e6 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80017ba:	697a      	ldr	r2, [r7, #20]
 80017bc:	4313      	orrs	r3, r2
 80017be:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80017c4:	2b00      	cmp	r3, #0
 80017c6:	d00e      	beq.n	80017e6 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80017c8:	6878      	ldr	r0, [r7, #4]
 80017ca:	f000 fb01 	bl	8001dd0 <DMA_CheckFifoParam>
 80017ce:	4603      	mov	r3, r0
 80017d0:	2b00      	cmp	r3, #0
 80017d2:	d008      	beq.n	80017e6 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	2240      	movs	r2, #64	@ 0x40
 80017d8:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	2201      	movs	r2, #1
 80017de:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 80017e2:	2301      	movs	r3, #1
 80017e4:	e016      	b.n	8001814 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80017e6:	687b      	ldr	r3, [r7, #4]
 80017e8:	681b      	ldr	r3, [r3, #0]
 80017ea:	697a      	ldr	r2, [r7, #20]
 80017ec:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80017ee:	6878      	ldr	r0, [r7, #4]
 80017f0:	f000 fab8 	bl	8001d64 <DMA_CalcBaseAndBitshift>
 80017f4:	4603      	mov	r3, r0
 80017f6:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80017fc:	223f      	movs	r2, #63	@ 0x3f
 80017fe:	409a      	lsls	r2, r3
 8001800:	68fb      	ldr	r3, [r7, #12]
 8001802:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	2200      	movs	r2, #0
 8001808:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	2201      	movs	r2, #1
 800180e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8001812:	2300      	movs	r3, #0
}
 8001814:	4618      	mov	r0, r3
 8001816:	3718      	adds	r7, #24
 8001818:	46bd      	mov	sp, r7
 800181a:	bd80      	pop	{r7, pc}
 800181c:	f010803f 	.word	0xf010803f

08001820 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001820:	b580      	push	{r7, lr}
 8001822:	b086      	sub	sp, #24
 8001824:	af00      	add	r7, sp, #0
 8001826:	60f8      	str	r0, [r7, #12]
 8001828:	60b9      	str	r1, [r7, #8]
 800182a:	607a      	str	r2, [r7, #4]
 800182c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800182e:	2300      	movs	r3, #0
 8001830:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001832:	68fb      	ldr	r3, [r7, #12]
 8001834:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001836:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8001838:	68fb      	ldr	r3, [r7, #12]
 800183a:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800183e:	2b01      	cmp	r3, #1
 8001840:	d101      	bne.n	8001846 <HAL_DMA_Start_IT+0x26>
 8001842:	2302      	movs	r3, #2
 8001844:	e040      	b.n	80018c8 <HAL_DMA_Start_IT+0xa8>
 8001846:	68fb      	ldr	r3, [r7, #12]
 8001848:	2201      	movs	r2, #1
 800184a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800184e:	68fb      	ldr	r3, [r7, #12]
 8001850:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001854:	b2db      	uxtb	r3, r3
 8001856:	2b01      	cmp	r3, #1
 8001858:	d12f      	bne.n	80018ba <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800185a:	68fb      	ldr	r3, [r7, #12]
 800185c:	2202      	movs	r2, #2
 800185e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001862:	68fb      	ldr	r3, [r7, #12]
 8001864:	2200      	movs	r2, #0
 8001866:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001868:	683b      	ldr	r3, [r7, #0]
 800186a:	687a      	ldr	r2, [r7, #4]
 800186c:	68b9      	ldr	r1, [r7, #8]
 800186e:	68f8      	ldr	r0, [r7, #12]
 8001870:	f000 fa4a 	bl	8001d08 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001874:	68fb      	ldr	r3, [r7, #12]
 8001876:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001878:	223f      	movs	r2, #63	@ 0x3f
 800187a:	409a      	lsls	r2, r3
 800187c:	693b      	ldr	r3, [r7, #16]
 800187e:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8001880:	68fb      	ldr	r3, [r7, #12]
 8001882:	681b      	ldr	r3, [r3, #0]
 8001884:	681a      	ldr	r2, [r3, #0]
 8001886:	68fb      	ldr	r3, [r7, #12]
 8001888:	681b      	ldr	r3, [r3, #0]
 800188a:	f042 0216 	orr.w	r2, r2, #22
 800188e:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8001890:	68fb      	ldr	r3, [r7, #12]
 8001892:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001894:	2b00      	cmp	r3, #0
 8001896:	d007      	beq.n	80018a8 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8001898:	68fb      	ldr	r3, [r7, #12]
 800189a:	681b      	ldr	r3, [r3, #0]
 800189c:	681a      	ldr	r2, [r3, #0]
 800189e:	68fb      	ldr	r3, [r7, #12]
 80018a0:	681b      	ldr	r3, [r3, #0]
 80018a2:	f042 0208 	orr.w	r2, r2, #8
 80018a6:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80018a8:	68fb      	ldr	r3, [r7, #12]
 80018aa:	681b      	ldr	r3, [r3, #0]
 80018ac:	681a      	ldr	r2, [r3, #0]
 80018ae:	68fb      	ldr	r3, [r7, #12]
 80018b0:	681b      	ldr	r3, [r3, #0]
 80018b2:	f042 0201 	orr.w	r2, r2, #1
 80018b6:	601a      	str	r2, [r3, #0]
 80018b8:	e005      	b.n	80018c6 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80018ba:	68fb      	ldr	r3, [r7, #12]
 80018bc:	2200      	movs	r2, #0
 80018be:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80018c2:	2302      	movs	r3, #2
 80018c4:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80018c6:	7dfb      	ldrb	r3, [r7, #23]
}
 80018c8:	4618      	mov	r0, r3
 80018ca:	3718      	adds	r7, #24
 80018cc:	46bd      	mov	sp, r7
 80018ce:	bd80      	pop	{r7, pc}

080018d0 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80018d0:	b580      	push	{r7, lr}
 80018d2:	b084      	sub	sp, #16
 80018d4:	af00      	add	r7, sp, #0
 80018d6:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80018dc:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80018de:	f7ff fddf 	bl	80014a0 <HAL_GetTick>
 80018e2:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80018ea:	b2db      	uxtb	r3, r3
 80018ec:	2b02      	cmp	r3, #2
 80018ee:	d008      	beq.n	8001902 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	2280      	movs	r2, #128	@ 0x80
 80018f4:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	2200      	movs	r2, #0
 80018fa:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 80018fe:	2301      	movs	r3, #1
 8001900:	e052      	b.n	80019a8 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	681b      	ldr	r3, [r3, #0]
 8001906:	681a      	ldr	r2, [r3, #0]
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	681b      	ldr	r3, [r3, #0]
 800190c:	f022 0216 	bic.w	r2, r2, #22
 8001910:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	681b      	ldr	r3, [r3, #0]
 8001916:	695a      	ldr	r2, [r3, #20]
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	681b      	ldr	r3, [r3, #0]
 800191c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8001920:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001926:	2b00      	cmp	r3, #0
 8001928:	d103      	bne.n	8001932 <HAL_DMA_Abort+0x62>
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800192e:	2b00      	cmp	r3, #0
 8001930:	d007      	beq.n	8001942 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	681b      	ldr	r3, [r3, #0]
 8001936:	681a      	ldr	r2, [r3, #0]
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	681b      	ldr	r3, [r3, #0]
 800193c:	f022 0208 	bic.w	r2, r2, #8
 8001940:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	681b      	ldr	r3, [r3, #0]
 8001946:	681a      	ldr	r2, [r3, #0]
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	681b      	ldr	r3, [r3, #0]
 800194c:	f022 0201 	bic.w	r2, r2, #1
 8001950:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001952:	e013      	b.n	800197c <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001954:	f7ff fda4 	bl	80014a0 <HAL_GetTick>
 8001958:	4602      	mov	r2, r0
 800195a:	68bb      	ldr	r3, [r7, #8]
 800195c:	1ad3      	subs	r3, r2, r3
 800195e:	2b05      	cmp	r3, #5
 8001960:	d90c      	bls.n	800197c <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	2220      	movs	r2, #32
 8001966:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	2203      	movs	r2, #3
 800196c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	2200      	movs	r2, #0
 8001974:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8001978:	2303      	movs	r3, #3
 800197a:	e015      	b.n	80019a8 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	681b      	ldr	r3, [r3, #0]
 8001980:	681b      	ldr	r3, [r3, #0]
 8001982:	f003 0301 	and.w	r3, r3, #1
 8001986:	2b00      	cmp	r3, #0
 8001988:	d1e4      	bne.n	8001954 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800198e:	223f      	movs	r2, #63	@ 0x3f
 8001990:	409a      	lsls	r2, r3
 8001992:	68fb      	ldr	r3, [r7, #12]
 8001994:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	2201      	movs	r2, #1
 800199a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	2200      	movs	r2, #0
 80019a2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 80019a6:	2300      	movs	r3, #0
}
 80019a8:	4618      	mov	r0, r3
 80019aa:	3710      	adds	r7, #16
 80019ac:	46bd      	mov	sp, r7
 80019ae:	bd80      	pop	{r7, pc}

080019b0 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80019b0:	b480      	push	{r7}
 80019b2:	b083      	sub	sp, #12
 80019b4:	af00      	add	r7, sp, #0
 80019b6:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80019be:	b2db      	uxtb	r3, r3
 80019c0:	2b02      	cmp	r3, #2
 80019c2:	d004      	beq.n	80019ce <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	2280      	movs	r2, #128	@ 0x80
 80019c8:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 80019ca:	2301      	movs	r3, #1
 80019cc:	e00c      	b.n	80019e8 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	2205      	movs	r2, #5
 80019d2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	681b      	ldr	r3, [r3, #0]
 80019da:	681a      	ldr	r2, [r3, #0]
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	681b      	ldr	r3, [r3, #0]
 80019e0:	f022 0201 	bic.w	r2, r2, #1
 80019e4:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80019e6:	2300      	movs	r3, #0
}
 80019e8:	4618      	mov	r0, r3
 80019ea:	370c      	adds	r7, #12
 80019ec:	46bd      	mov	sp, r7
 80019ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019f2:	4770      	bx	lr

080019f4 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80019f4:	b580      	push	{r7, lr}
 80019f6:	b086      	sub	sp, #24
 80019f8:	af00      	add	r7, sp, #0
 80019fa:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80019fc:	2300      	movs	r3, #0
 80019fe:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8001a00:	4b8e      	ldr	r3, [pc, #568]	@ (8001c3c <HAL_DMA_IRQHandler+0x248>)
 8001a02:	681b      	ldr	r3, [r3, #0]
 8001a04:	4a8e      	ldr	r2, [pc, #568]	@ (8001c40 <HAL_DMA_IRQHandler+0x24c>)
 8001a06:	fba2 2303 	umull	r2, r3, r2, r3
 8001a0a:	0a9b      	lsrs	r3, r3, #10
 8001a0c:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001a12:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8001a14:	693b      	ldr	r3, [r7, #16]
 8001a16:	681b      	ldr	r3, [r3, #0]
 8001a18:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001a1e:	2208      	movs	r2, #8
 8001a20:	409a      	lsls	r2, r3
 8001a22:	68fb      	ldr	r3, [r7, #12]
 8001a24:	4013      	ands	r3, r2
 8001a26:	2b00      	cmp	r3, #0
 8001a28:	d01a      	beq.n	8001a60 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	681b      	ldr	r3, [r3, #0]
 8001a2e:	681b      	ldr	r3, [r3, #0]
 8001a30:	f003 0304 	and.w	r3, r3, #4
 8001a34:	2b00      	cmp	r3, #0
 8001a36:	d013      	beq.n	8001a60 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	681b      	ldr	r3, [r3, #0]
 8001a3c:	681a      	ldr	r2, [r3, #0]
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	681b      	ldr	r3, [r3, #0]
 8001a42:	f022 0204 	bic.w	r2, r2, #4
 8001a46:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001a4c:	2208      	movs	r2, #8
 8001a4e:	409a      	lsls	r2, r3
 8001a50:	693b      	ldr	r3, [r7, #16]
 8001a52:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001a58:	f043 0201 	orr.w	r2, r3, #1
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001a64:	2201      	movs	r2, #1
 8001a66:	409a      	lsls	r2, r3
 8001a68:	68fb      	ldr	r3, [r7, #12]
 8001a6a:	4013      	ands	r3, r2
 8001a6c:	2b00      	cmp	r3, #0
 8001a6e:	d012      	beq.n	8001a96 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	681b      	ldr	r3, [r3, #0]
 8001a74:	695b      	ldr	r3, [r3, #20]
 8001a76:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001a7a:	2b00      	cmp	r3, #0
 8001a7c:	d00b      	beq.n	8001a96 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001a82:	2201      	movs	r2, #1
 8001a84:	409a      	lsls	r2, r3
 8001a86:	693b      	ldr	r3, [r7, #16]
 8001a88:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001a8e:	f043 0202 	orr.w	r2, r3, #2
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001a9a:	2204      	movs	r2, #4
 8001a9c:	409a      	lsls	r2, r3
 8001a9e:	68fb      	ldr	r3, [r7, #12]
 8001aa0:	4013      	ands	r3, r2
 8001aa2:	2b00      	cmp	r3, #0
 8001aa4:	d012      	beq.n	8001acc <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	681b      	ldr	r3, [r3, #0]
 8001aaa:	681b      	ldr	r3, [r3, #0]
 8001aac:	f003 0302 	and.w	r3, r3, #2
 8001ab0:	2b00      	cmp	r3, #0
 8001ab2:	d00b      	beq.n	8001acc <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001ab8:	2204      	movs	r2, #4
 8001aba:	409a      	lsls	r2, r3
 8001abc:	693b      	ldr	r3, [r7, #16]
 8001abe:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001ac4:	f043 0204 	orr.w	r2, r3, #4
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001ad0:	2210      	movs	r2, #16
 8001ad2:	409a      	lsls	r2, r3
 8001ad4:	68fb      	ldr	r3, [r7, #12]
 8001ad6:	4013      	ands	r3, r2
 8001ad8:	2b00      	cmp	r3, #0
 8001ada:	d043      	beq.n	8001b64 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	681b      	ldr	r3, [r3, #0]
 8001ae0:	681b      	ldr	r3, [r3, #0]
 8001ae2:	f003 0308 	and.w	r3, r3, #8
 8001ae6:	2b00      	cmp	r3, #0
 8001ae8:	d03c      	beq.n	8001b64 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001aee:	2210      	movs	r2, #16
 8001af0:	409a      	lsls	r2, r3
 8001af2:	693b      	ldr	r3, [r7, #16]
 8001af4:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	681b      	ldr	r3, [r3, #0]
 8001afa:	681b      	ldr	r3, [r3, #0]
 8001afc:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001b00:	2b00      	cmp	r3, #0
 8001b02:	d018      	beq.n	8001b36 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	681b      	ldr	r3, [r3, #0]
 8001b08:	681b      	ldr	r3, [r3, #0]
 8001b0a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001b0e:	2b00      	cmp	r3, #0
 8001b10:	d108      	bne.n	8001b24 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b16:	2b00      	cmp	r3, #0
 8001b18:	d024      	beq.n	8001b64 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b1e:	6878      	ldr	r0, [r7, #4]
 8001b20:	4798      	blx	r3
 8001b22:	e01f      	b.n	8001b64 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001b28:	2b00      	cmp	r3, #0
 8001b2a:	d01b      	beq.n	8001b64 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001b30:	6878      	ldr	r0, [r7, #4]
 8001b32:	4798      	blx	r3
 8001b34:	e016      	b.n	8001b64 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	681b      	ldr	r3, [r3, #0]
 8001b3a:	681b      	ldr	r3, [r3, #0]
 8001b3c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001b40:	2b00      	cmp	r3, #0
 8001b42:	d107      	bne.n	8001b54 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	681b      	ldr	r3, [r3, #0]
 8001b48:	681a      	ldr	r2, [r3, #0]
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	681b      	ldr	r3, [r3, #0]
 8001b4e:	f022 0208 	bic.w	r2, r2, #8
 8001b52:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b58:	2b00      	cmp	r3, #0
 8001b5a:	d003      	beq.n	8001b64 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b60:	6878      	ldr	r0, [r7, #4]
 8001b62:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001b68:	2220      	movs	r2, #32
 8001b6a:	409a      	lsls	r2, r3
 8001b6c:	68fb      	ldr	r3, [r7, #12]
 8001b6e:	4013      	ands	r3, r2
 8001b70:	2b00      	cmp	r3, #0
 8001b72:	f000 808f 	beq.w	8001c94 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	681b      	ldr	r3, [r3, #0]
 8001b7a:	681b      	ldr	r3, [r3, #0]
 8001b7c:	f003 0310 	and.w	r3, r3, #16
 8001b80:	2b00      	cmp	r3, #0
 8001b82:	f000 8087 	beq.w	8001c94 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001b8a:	2220      	movs	r2, #32
 8001b8c:	409a      	lsls	r2, r3
 8001b8e:	693b      	ldr	r3, [r7, #16]
 8001b90:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001b98:	b2db      	uxtb	r3, r3
 8001b9a:	2b05      	cmp	r3, #5
 8001b9c:	d136      	bne.n	8001c0c <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	681b      	ldr	r3, [r3, #0]
 8001ba2:	681a      	ldr	r2, [r3, #0]
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	681b      	ldr	r3, [r3, #0]
 8001ba8:	f022 0216 	bic.w	r2, r2, #22
 8001bac:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	681b      	ldr	r3, [r3, #0]
 8001bb2:	695a      	ldr	r2, [r3, #20]
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	681b      	ldr	r3, [r3, #0]
 8001bb8:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8001bbc:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001bc2:	2b00      	cmp	r3, #0
 8001bc4:	d103      	bne.n	8001bce <HAL_DMA_IRQHandler+0x1da>
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001bca:	2b00      	cmp	r3, #0
 8001bcc:	d007      	beq.n	8001bde <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	681b      	ldr	r3, [r3, #0]
 8001bd2:	681a      	ldr	r2, [r3, #0]
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	681b      	ldr	r3, [r3, #0]
 8001bd8:	f022 0208 	bic.w	r2, r2, #8
 8001bdc:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001be2:	223f      	movs	r2, #63	@ 0x3f
 8001be4:	409a      	lsls	r2, r3
 8001be6:	693b      	ldr	r3, [r7, #16]
 8001be8:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	2201      	movs	r2, #1
 8001bee:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	2200      	movs	r2, #0
 8001bf6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001bfe:	2b00      	cmp	r3, #0
 8001c00:	d07e      	beq.n	8001d00 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001c06:	6878      	ldr	r0, [r7, #4]
 8001c08:	4798      	blx	r3
        }
        return;
 8001c0a:	e079      	b.n	8001d00 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	681b      	ldr	r3, [r3, #0]
 8001c10:	681b      	ldr	r3, [r3, #0]
 8001c12:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001c16:	2b00      	cmp	r3, #0
 8001c18:	d01d      	beq.n	8001c56 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	681b      	ldr	r3, [r3, #0]
 8001c1e:	681b      	ldr	r3, [r3, #0]
 8001c20:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001c24:	2b00      	cmp	r3, #0
 8001c26:	d10d      	bne.n	8001c44 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c2c:	2b00      	cmp	r3, #0
 8001c2e:	d031      	beq.n	8001c94 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c34:	6878      	ldr	r0, [r7, #4]
 8001c36:	4798      	blx	r3
 8001c38:	e02c      	b.n	8001c94 <HAL_DMA_IRQHandler+0x2a0>
 8001c3a:	bf00      	nop
 8001c3c:	20000000 	.word	0x20000000
 8001c40:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001c48:	2b00      	cmp	r3, #0
 8001c4a:	d023      	beq.n	8001c94 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001c50:	6878      	ldr	r0, [r7, #4]
 8001c52:	4798      	blx	r3
 8001c54:	e01e      	b.n	8001c94 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	681b      	ldr	r3, [r3, #0]
 8001c5a:	681b      	ldr	r3, [r3, #0]
 8001c5c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001c60:	2b00      	cmp	r3, #0
 8001c62:	d10f      	bne.n	8001c84 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	681b      	ldr	r3, [r3, #0]
 8001c68:	681a      	ldr	r2, [r3, #0]
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	681b      	ldr	r3, [r3, #0]
 8001c6e:	f022 0210 	bic.w	r2, r2, #16
 8001c72:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	2201      	movs	r2, #1
 8001c78:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	2200      	movs	r2, #0
 8001c80:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001c88:	2b00      	cmp	r3, #0
 8001c8a:	d003      	beq.n	8001c94 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001c90:	6878      	ldr	r0, [r7, #4]
 8001c92:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001c98:	2b00      	cmp	r3, #0
 8001c9a:	d032      	beq.n	8001d02 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001ca0:	f003 0301 	and.w	r3, r3, #1
 8001ca4:	2b00      	cmp	r3, #0
 8001ca6:	d022      	beq.n	8001cee <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	2205      	movs	r2, #5
 8001cac:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	681b      	ldr	r3, [r3, #0]
 8001cb4:	681a      	ldr	r2, [r3, #0]
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	681b      	ldr	r3, [r3, #0]
 8001cba:	f022 0201 	bic.w	r2, r2, #1
 8001cbe:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8001cc0:	68bb      	ldr	r3, [r7, #8]
 8001cc2:	3301      	adds	r3, #1
 8001cc4:	60bb      	str	r3, [r7, #8]
 8001cc6:	697a      	ldr	r2, [r7, #20]
 8001cc8:	429a      	cmp	r2, r3
 8001cca:	d307      	bcc.n	8001cdc <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	681b      	ldr	r3, [r3, #0]
 8001cd0:	681b      	ldr	r3, [r3, #0]
 8001cd2:	f003 0301 	and.w	r3, r3, #1
 8001cd6:	2b00      	cmp	r3, #0
 8001cd8:	d1f2      	bne.n	8001cc0 <HAL_DMA_IRQHandler+0x2cc>
 8001cda:	e000      	b.n	8001cde <HAL_DMA_IRQHandler+0x2ea>
          break;
 8001cdc:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	2201      	movs	r2, #1
 8001ce2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	2200      	movs	r2, #0
 8001cea:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001cf2:	2b00      	cmp	r3, #0
 8001cf4:	d005      	beq.n	8001d02 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001cfa:	6878      	ldr	r0, [r7, #4]
 8001cfc:	4798      	blx	r3
 8001cfe:	e000      	b.n	8001d02 <HAL_DMA_IRQHandler+0x30e>
        return;
 8001d00:	bf00      	nop
    }
  }
}
 8001d02:	3718      	adds	r7, #24
 8001d04:	46bd      	mov	sp, r7
 8001d06:	bd80      	pop	{r7, pc}

08001d08 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001d08:	b480      	push	{r7}
 8001d0a:	b085      	sub	sp, #20
 8001d0c:	af00      	add	r7, sp, #0
 8001d0e:	60f8      	str	r0, [r7, #12]
 8001d10:	60b9      	str	r1, [r7, #8]
 8001d12:	607a      	str	r2, [r7, #4]
 8001d14:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8001d16:	68fb      	ldr	r3, [r7, #12]
 8001d18:	681b      	ldr	r3, [r3, #0]
 8001d1a:	681a      	ldr	r2, [r3, #0]
 8001d1c:	68fb      	ldr	r3, [r7, #12]
 8001d1e:	681b      	ldr	r3, [r3, #0]
 8001d20:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8001d24:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8001d26:	68fb      	ldr	r3, [r7, #12]
 8001d28:	681b      	ldr	r3, [r3, #0]
 8001d2a:	683a      	ldr	r2, [r7, #0]
 8001d2c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001d2e:	68fb      	ldr	r3, [r7, #12]
 8001d30:	689b      	ldr	r3, [r3, #8]
 8001d32:	2b40      	cmp	r3, #64	@ 0x40
 8001d34:	d108      	bne.n	8001d48 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8001d36:	68fb      	ldr	r3, [r7, #12]
 8001d38:	681b      	ldr	r3, [r3, #0]
 8001d3a:	687a      	ldr	r2, [r7, #4]
 8001d3c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8001d3e:	68fb      	ldr	r3, [r7, #12]
 8001d40:	681b      	ldr	r3, [r3, #0]
 8001d42:	68ba      	ldr	r2, [r7, #8]
 8001d44:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8001d46:	e007      	b.n	8001d58 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8001d48:	68fb      	ldr	r3, [r7, #12]
 8001d4a:	681b      	ldr	r3, [r3, #0]
 8001d4c:	68ba      	ldr	r2, [r7, #8]
 8001d4e:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8001d50:	68fb      	ldr	r3, [r7, #12]
 8001d52:	681b      	ldr	r3, [r3, #0]
 8001d54:	687a      	ldr	r2, [r7, #4]
 8001d56:	60da      	str	r2, [r3, #12]
}
 8001d58:	bf00      	nop
 8001d5a:	3714      	adds	r7, #20
 8001d5c:	46bd      	mov	sp, r7
 8001d5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d62:	4770      	bx	lr

08001d64 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8001d64:	b480      	push	{r7}
 8001d66:	b085      	sub	sp, #20
 8001d68:	af00      	add	r7, sp, #0
 8001d6a:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	681b      	ldr	r3, [r3, #0]
 8001d70:	b2db      	uxtb	r3, r3
 8001d72:	3b10      	subs	r3, #16
 8001d74:	4a14      	ldr	r2, [pc, #80]	@ (8001dc8 <DMA_CalcBaseAndBitshift+0x64>)
 8001d76:	fba2 2303 	umull	r2, r3, r2, r3
 8001d7a:	091b      	lsrs	r3, r3, #4
 8001d7c:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8001d7e:	4a13      	ldr	r2, [pc, #76]	@ (8001dcc <DMA_CalcBaseAndBitshift+0x68>)
 8001d80:	68fb      	ldr	r3, [r7, #12]
 8001d82:	4413      	add	r3, r2
 8001d84:	781b      	ldrb	r3, [r3, #0]
 8001d86:	461a      	mov	r2, r3
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8001d8c:	68fb      	ldr	r3, [r7, #12]
 8001d8e:	2b03      	cmp	r3, #3
 8001d90:	d909      	bls.n	8001da6 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	681b      	ldr	r3, [r3, #0]
 8001d96:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8001d9a:	f023 0303 	bic.w	r3, r3, #3
 8001d9e:	1d1a      	adds	r2, r3, #4
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	659a      	str	r2, [r3, #88]	@ 0x58
 8001da4:	e007      	b.n	8001db6 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	681b      	ldr	r3, [r3, #0]
 8001daa:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8001dae:	f023 0303 	bic.w	r3, r3, #3
 8001db2:	687a      	ldr	r2, [r7, #4]
 8001db4:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8001dba:	4618      	mov	r0, r3
 8001dbc:	3714      	adds	r7, #20
 8001dbe:	46bd      	mov	sp, r7
 8001dc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dc4:	4770      	bx	lr
 8001dc6:	bf00      	nop
 8001dc8:	aaaaaaab 	.word	0xaaaaaaab
 8001dcc:	08013730 	.word	0x08013730

08001dd0 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8001dd0:	b480      	push	{r7}
 8001dd2:	b085      	sub	sp, #20
 8001dd4:	af00      	add	r7, sp, #0
 8001dd6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001dd8:	2300      	movs	r3, #0
 8001dda:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001de0:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	699b      	ldr	r3, [r3, #24]
 8001de6:	2b00      	cmp	r3, #0
 8001de8:	d11f      	bne.n	8001e2a <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8001dea:	68bb      	ldr	r3, [r7, #8]
 8001dec:	2b03      	cmp	r3, #3
 8001dee:	d856      	bhi.n	8001e9e <DMA_CheckFifoParam+0xce>
 8001df0:	a201      	add	r2, pc, #4	@ (adr r2, 8001df8 <DMA_CheckFifoParam+0x28>)
 8001df2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001df6:	bf00      	nop
 8001df8:	08001e09 	.word	0x08001e09
 8001dfc:	08001e1b 	.word	0x08001e1b
 8001e00:	08001e09 	.word	0x08001e09
 8001e04:	08001e9f 	.word	0x08001e9f
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001e0c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8001e10:	2b00      	cmp	r3, #0
 8001e12:	d046      	beq.n	8001ea2 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8001e14:	2301      	movs	r3, #1
 8001e16:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8001e18:	e043      	b.n	8001ea2 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001e1e:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8001e22:	d140      	bne.n	8001ea6 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8001e24:	2301      	movs	r3, #1
 8001e26:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8001e28:	e03d      	b.n	8001ea6 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	699b      	ldr	r3, [r3, #24]
 8001e2e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001e32:	d121      	bne.n	8001e78 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8001e34:	68bb      	ldr	r3, [r7, #8]
 8001e36:	2b03      	cmp	r3, #3
 8001e38:	d837      	bhi.n	8001eaa <DMA_CheckFifoParam+0xda>
 8001e3a:	a201      	add	r2, pc, #4	@ (adr r2, 8001e40 <DMA_CheckFifoParam+0x70>)
 8001e3c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001e40:	08001e51 	.word	0x08001e51
 8001e44:	08001e57 	.word	0x08001e57
 8001e48:	08001e51 	.word	0x08001e51
 8001e4c:	08001e69 	.word	0x08001e69
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8001e50:	2301      	movs	r3, #1
 8001e52:	73fb      	strb	r3, [r7, #15]
      break;
 8001e54:	e030      	b.n	8001eb8 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001e5a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8001e5e:	2b00      	cmp	r3, #0
 8001e60:	d025      	beq.n	8001eae <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8001e62:	2301      	movs	r3, #1
 8001e64:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8001e66:	e022      	b.n	8001eae <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001e6c:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8001e70:	d11f      	bne.n	8001eb2 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8001e72:	2301      	movs	r3, #1
 8001e74:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8001e76:	e01c      	b.n	8001eb2 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8001e78:	68bb      	ldr	r3, [r7, #8]
 8001e7a:	2b02      	cmp	r3, #2
 8001e7c:	d903      	bls.n	8001e86 <DMA_CheckFifoParam+0xb6>
 8001e7e:	68bb      	ldr	r3, [r7, #8]
 8001e80:	2b03      	cmp	r3, #3
 8001e82:	d003      	beq.n	8001e8c <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8001e84:	e018      	b.n	8001eb8 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8001e86:	2301      	movs	r3, #1
 8001e88:	73fb      	strb	r3, [r7, #15]
      break;
 8001e8a:	e015      	b.n	8001eb8 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001e90:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8001e94:	2b00      	cmp	r3, #0
 8001e96:	d00e      	beq.n	8001eb6 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8001e98:	2301      	movs	r3, #1
 8001e9a:	73fb      	strb	r3, [r7, #15]
      break;
 8001e9c:	e00b      	b.n	8001eb6 <DMA_CheckFifoParam+0xe6>
      break;
 8001e9e:	bf00      	nop
 8001ea0:	e00a      	b.n	8001eb8 <DMA_CheckFifoParam+0xe8>
      break;
 8001ea2:	bf00      	nop
 8001ea4:	e008      	b.n	8001eb8 <DMA_CheckFifoParam+0xe8>
      break;
 8001ea6:	bf00      	nop
 8001ea8:	e006      	b.n	8001eb8 <DMA_CheckFifoParam+0xe8>
      break;
 8001eaa:	bf00      	nop
 8001eac:	e004      	b.n	8001eb8 <DMA_CheckFifoParam+0xe8>
      break;
 8001eae:	bf00      	nop
 8001eb0:	e002      	b.n	8001eb8 <DMA_CheckFifoParam+0xe8>
      break;   
 8001eb2:	bf00      	nop
 8001eb4:	e000      	b.n	8001eb8 <DMA_CheckFifoParam+0xe8>
      break;
 8001eb6:	bf00      	nop
    }
  } 
  
  return status; 
 8001eb8:	7bfb      	ldrb	r3, [r7, #15]
}
 8001eba:	4618      	mov	r0, r3
 8001ebc:	3714      	adds	r7, #20
 8001ebe:	46bd      	mov	sp, r7
 8001ec0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ec4:	4770      	bx	lr
 8001ec6:	bf00      	nop

08001ec8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001ec8:	b480      	push	{r7}
 8001eca:	b089      	sub	sp, #36	@ 0x24
 8001ecc:	af00      	add	r7, sp, #0
 8001ece:	6078      	str	r0, [r7, #4]
 8001ed0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001ed2:	2300      	movs	r3, #0
 8001ed4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001ed6:	2300      	movs	r3, #0
 8001ed8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001eda:	2300      	movs	r3, #0
 8001edc:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001ede:	2300      	movs	r3, #0
 8001ee0:	61fb      	str	r3, [r7, #28]
 8001ee2:	e165      	b.n	80021b0 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001ee4:	2201      	movs	r2, #1
 8001ee6:	69fb      	ldr	r3, [r7, #28]
 8001ee8:	fa02 f303 	lsl.w	r3, r2, r3
 8001eec:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001eee:	683b      	ldr	r3, [r7, #0]
 8001ef0:	681b      	ldr	r3, [r3, #0]
 8001ef2:	697a      	ldr	r2, [r7, #20]
 8001ef4:	4013      	ands	r3, r2
 8001ef6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001ef8:	693a      	ldr	r2, [r7, #16]
 8001efa:	697b      	ldr	r3, [r7, #20]
 8001efc:	429a      	cmp	r2, r3
 8001efe:	f040 8154 	bne.w	80021aa <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001f02:	683b      	ldr	r3, [r7, #0]
 8001f04:	685b      	ldr	r3, [r3, #4]
 8001f06:	f003 0303 	and.w	r3, r3, #3
 8001f0a:	2b01      	cmp	r3, #1
 8001f0c:	d005      	beq.n	8001f1a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001f0e:	683b      	ldr	r3, [r7, #0]
 8001f10:	685b      	ldr	r3, [r3, #4]
 8001f12:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001f16:	2b02      	cmp	r3, #2
 8001f18:	d130      	bne.n	8001f7c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	689b      	ldr	r3, [r3, #8]
 8001f1e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001f20:	69fb      	ldr	r3, [r7, #28]
 8001f22:	005b      	lsls	r3, r3, #1
 8001f24:	2203      	movs	r2, #3
 8001f26:	fa02 f303 	lsl.w	r3, r2, r3
 8001f2a:	43db      	mvns	r3, r3
 8001f2c:	69ba      	ldr	r2, [r7, #24]
 8001f2e:	4013      	ands	r3, r2
 8001f30:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001f32:	683b      	ldr	r3, [r7, #0]
 8001f34:	68da      	ldr	r2, [r3, #12]
 8001f36:	69fb      	ldr	r3, [r7, #28]
 8001f38:	005b      	lsls	r3, r3, #1
 8001f3a:	fa02 f303 	lsl.w	r3, r2, r3
 8001f3e:	69ba      	ldr	r2, [r7, #24]
 8001f40:	4313      	orrs	r3, r2
 8001f42:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	69ba      	ldr	r2, [r7, #24]
 8001f48:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	685b      	ldr	r3, [r3, #4]
 8001f4e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001f50:	2201      	movs	r2, #1
 8001f52:	69fb      	ldr	r3, [r7, #28]
 8001f54:	fa02 f303 	lsl.w	r3, r2, r3
 8001f58:	43db      	mvns	r3, r3
 8001f5a:	69ba      	ldr	r2, [r7, #24]
 8001f5c:	4013      	ands	r3, r2
 8001f5e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001f60:	683b      	ldr	r3, [r7, #0]
 8001f62:	685b      	ldr	r3, [r3, #4]
 8001f64:	091b      	lsrs	r3, r3, #4
 8001f66:	f003 0201 	and.w	r2, r3, #1
 8001f6a:	69fb      	ldr	r3, [r7, #28]
 8001f6c:	fa02 f303 	lsl.w	r3, r2, r3
 8001f70:	69ba      	ldr	r2, [r7, #24]
 8001f72:	4313      	orrs	r3, r2
 8001f74:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	69ba      	ldr	r2, [r7, #24]
 8001f7a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001f7c:	683b      	ldr	r3, [r7, #0]
 8001f7e:	685b      	ldr	r3, [r3, #4]
 8001f80:	f003 0303 	and.w	r3, r3, #3
 8001f84:	2b03      	cmp	r3, #3
 8001f86:	d017      	beq.n	8001fb8 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	68db      	ldr	r3, [r3, #12]
 8001f8c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001f8e:	69fb      	ldr	r3, [r7, #28]
 8001f90:	005b      	lsls	r3, r3, #1
 8001f92:	2203      	movs	r2, #3
 8001f94:	fa02 f303 	lsl.w	r3, r2, r3
 8001f98:	43db      	mvns	r3, r3
 8001f9a:	69ba      	ldr	r2, [r7, #24]
 8001f9c:	4013      	ands	r3, r2
 8001f9e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001fa0:	683b      	ldr	r3, [r7, #0]
 8001fa2:	689a      	ldr	r2, [r3, #8]
 8001fa4:	69fb      	ldr	r3, [r7, #28]
 8001fa6:	005b      	lsls	r3, r3, #1
 8001fa8:	fa02 f303 	lsl.w	r3, r2, r3
 8001fac:	69ba      	ldr	r2, [r7, #24]
 8001fae:	4313      	orrs	r3, r2
 8001fb0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	69ba      	ldr	r2, [r7, #24]
 8001fb6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001fb8:	683b      	ldr	r3, [r7, #0]
 8001fba:	685b      	ldr	r3, [r3, #4]
 8001fbc:	f003 0303 	and.w	r3, r3, #3
 8001fc0:	2b02      	cmp	r3, #2
 8001fc2:	d123      	bne.n	800200c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001fc4:	69fb      	ldr	r3, [r7, #28]
 8001fc6:	08da      	lsrs	r2, r3, #3
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	3208      	adds	r2, #8
 8001fcc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001fd0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001fd2:	69fb      	ldr	r3, [r7, #28]
 8001fd4:	f003 0307 	and.w	r3, r3, #7
 8001fd8:	009b      	lsls	r3, r3, #2
 8001fda:	220f      	movs	r2, #15
 8001fdc:	fa02 f303 	lsl.w	r3, r2, r3
 8001fe0:	43db      	mvns	r3, r3
 8001fe2:	69ba      	ldr	r2, [r7, #24]
 8001fe4:	4013      	ands	r3, r2
 8001fe6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001fe8:	683b      	ldr	r3, [r7, #0]
 8001fea:	691a      	ldr	r2, [r3, #16]
 8001fec:	69fb      	ldr	r3, [r7, #28]
 8001fee:	f003 0307 	and.w	r3, r3, #7
 8001ff2:	009b      	lsls	r3, r3, #2
 8001ff4:	fa02 f303 	lsl.w	r3, r2, r3
 8001ff8:	69ba      	ldr	r2, [r7, #24]
 8001ffa:	4313      	orrs	r3, r2
 8001ffc:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001ffe:	69fb      	ldr	r3, [r7, #28]
 8002000:	08da      	lsrs	r2, r3, #3
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	3208      	adds	r2, #8
 8002006:	69b9      	ldr	r1, [r7, #24]
 8002008:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	681b      	ldr	r3, [r3, #0]
 8002010:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002012:	69fb      	ldr	r3, [r7, #28]
 8002014:	005b      	lsls	r3, r3, #1
 8002016:	2203      	movs	r2, #3
 8002018:	fa02 f303 	lsl.w	r3, r2, r3
 800201c:	43db      	mvns	r3, r3
 800201e:	69ba      	ldr	r2, [r7, #24]
 8002020:	4013      	ands	r3, r2
 8002022:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002024:	683b      	ldr	r3, [r7, #0]
 8002026:	685b      	ldr	r3, [r3, #4]
 8002028:	f003 0203 	and.w	r2, r3, #3
 800202c:	69fb      	ldr	r3, [r7, #28]
 800202e:	005b      	lsls	r3, r3, #1
 8002030:	fa02 f303 	lsl.w	r3, r2, r3
 8002034:	69ba      	ldr	r2, [r7, #24]
 8002036:	4313      	orrs	r3, r2
 8002038:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	69ba      	ldr	r2, [r7, #24]
 800203e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002040:	683b      	ldr	r3, [r7, #0]
 8002042:	685b      	ldr	r3, [r3, #4]
 8002044:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002048:	2b00      	cmp	r3, #0
 800204a:	f000 80ae 	beq.w	80021aa <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800204e:	2300      	movs	r3, #0
 8002050:	60fb      	str	r3, [r7, #12]
 8002052:	4b5d      	ldr	r3, [pc, #372]	@ (80021c8 <HAL_GPIO_Init+0x300>)
 8002054:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002056:	4a5c      	ldr	r2, [pc, #368]	@ (80021c8 <HAL_GPIO_Init+0x300>)
 8002058:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800205c:	6453      	str	r3, [r2, #68]	@ 0x44
 800205e:	4b5a      	ldr	r3, [pc, #360]	@ (80021c8 <HAL_GPIO_Init+0x300>)
 8002060:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002062:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002066:	60fb      	str	r3, [r7, #12]
 8002068:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800206a:	4a58      	ldr	r2, [pc, #352]	@ (80021cc <HAL_GPIO_Init+0x304>)
 800206c:	69fb      	ldr	r3, [r7, #28]
 800206e:	089b      	lsrs	r3, r3, #2
 8002070:	3302      	adds	r3, #2
 8002072:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002076:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002078:	69fb      	ldr	r3, [r7, #28]
 800207a:	f003 0303 	and.w	r3, r3, #3
 800207e:	009b      	lsls	r3, r3, #2
 8002080:	220f      	movs	r2, #15
 8002082:	fa02 f303 	lsl.w	r3, r2, r3
 8002086:	43db      	mvns	r3, r3
 8002088:	69ba      	ldr	r2, [r7, #24]
 800208a:	4013      	ands	r3, r2
 800208c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	4a4f      	ldr	r2, [pc, #316]	@ (80021d0 <HAL_GPIO_Init+0x308>)
 8002092:	4293      	cmp	r3, r2
 8002094:	d025      	beq.n	80020e2 <HAL_GPIO_Init+0x21a>
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	4a4e      	ldr	r2, [pc, #312]	@ (80021d4 <HAL_GPIO_Init+0x30c>)
 800209a:	4293      	cmp	r3, r2
 800209c:	d01f      	beq.n	80020de <HAL_GPIO_Init+0x216>
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	4a4d      	ldr	r2, [pc, #308]	@ (80021d8 <HAL_GPIO_Init+0x310>)
 80020a2:	4293      	cmp	r3, r2
 80020a4:	d019      	beq.n	80020da <HAL_GPIO_Init+0x212>
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	4a4c      	ldr	r2, [pc, #304]	@ (80021dc <HAL_GPIO_Init+0x314>)
 80020aa:	4293      	cmp	r3, r2
 80020ac:	d013      	beq.n	80020d6 <HAL_GPIO_Init+0x20e>
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	4a4b      	ldr	r2, [pc, #300]	@ (80021e0 <HAL_GPIO_Init+0x318>)
 80020b2:	4293      	cmp	r3, r2
 80020b4:	d00d      	beq.n	80020d2 <HAL_GPIO_Init+0x20a>
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	4a4a      	ldr	r2, [pc, #296]	@ (80021e4 <HAL_GPIO_Init+0x31c>)
 80020ba:	4293      	cmp	r3, r2
 80020bc:	d007      	beq.n	80020ce <HAL_GPIO_Init+0x206>
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	4a49      	ldr	r2, [pc, #292]	@ (80021e8 <HAL_GPIO_Init+0x320>)
 80020c2:	4293      	cmp	r3, r2
 80020c4:	d101      	bne.n	80020ca <HAL_GPIO_Init+0x202>
 80020c6:	2306      	movs	r3, #6
 80020c8:	e00c      	b.n	80020e4 <HAL_GPIO_Init+0x21c>
 80020ca:	2307      	movs	r3, #7
 80020cc:	e00a      	b.n	80020e4 <HAL_GPIO_Init+0x21c>
 80020ce:	2305      	movs	r3, #5
 80020d0:	e008      	b.n	80020e4 <HAL_GPIO_Init+0x21c>
 80020d2:	2304      	movs	r3, #4
 80020d4:	e006      	b.n	80020e4 <HAL_GPIO_Init+0x21c>
 80020d6:	2303      	movs	r3, #3
 80020d8:	e004      	b.n	80020e4 <HAL_GPIO_Init+0x21c>
 80020da:	2302      	movs	r3, #2
 80020dc:	e002      	b.n	80020e4 <HAL_GPIO_Init+0x21c>
 80020de:	2301      	movs	r3, #1
 80020e0:	e000      	b.n	80020e4 <HAL_GPIO_Init+0x21c>
 80020e2:	2300      	movs	r3, #0
 80020e4:	69fa      	ldr	r2, [r7, #28]
 80020e6:	f002 0203 	and.w	r2, r2, #3
 80020ea:	0092      	lsls	r2, r2, #2
 80020ec:	4093      	lsls	r3, r2
 80020ee:	69ba      	ldr	r2, [r7, #24]
 80020f0:	4313      	orrs	r3, r2
 80020f2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80020f4:	4935      	ldr	r1, [pc, #212]	@ (80021cc <HAL_GPIO_Init+0x304>)
 80020f6:	69fb      	ldr	r3, [r7, #28]
 80020f8:	089b      	lsrs	r3, r3, #2
 80020fa:	3302      	adds	r3, #2
 80020fc:	69ba      	ldr	r2, [r7, #24]
 80020fe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002102:	4b3a      	ldr	r3, [pc, #232]	@ (80021ec <HAL_GPIO_Init+0x324>)
 8002104:	689b      	ldr	r3, [r3, #8]
 8002106:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002108:	693b      	ldr	r3, [r7, #16]
 800210a:	43db      	mvns	r3, r3
 800210c:	69ba      	ldr	r2, [r7, #24]
 800210e:	4013      	ands	r3, r2
 8002110:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002112:	683b      	ldr	r3, [r7, #0]
 8002114:	685b      	ldr	r3, [r3, #4]
 8002116:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800211a:	2b00      	cmp	r3, #0
 800211c:	d003      	beq.n	8002126 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 800211e:	69ba      	ldr	r2, [r7, #24]
 8002120:	693b      	ldr	r3, [r7, #16]
 8002122:	4313      	orrs	r3, r2
 8002124:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002126:	4a31      	ldr	r2, [pc, #196]	@ (80021ec <HAL_GPIO_Init+0x324>)
 8002128:	69bb      	ldr	r3, [r7, #24]
 800212a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800212c:	4b2f      	ldr	r3, [pc, #188]	@ (80021ec <HAL_GPIO_Init+0x324>)
 800212e:	68db      	ldr	r3, [r3, #12]
 8002130:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002132:	693b      	ldr	r3, [r7, #16]
 8002134:	43db      	mvns	r3, r3
 8002136:	69ba      	ldr	r2, [r7, #24]
 8002138:	4013      	ands	r3, r2
 800213a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800213c:	683b      	ldr	r3, [r7, #0]
 800213e:	685b      	ldr	r3, [r3, #4]
 8002140:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002144:	2b00      	cmp	r3, #0
 8002146:	d003      	beq.n	8002150 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8002148:	69ba      	ldr	r2, [r7, #24]
 800214a:	693b      	ldr	r3, [r7, #16]
 800214c:	4313      	orrs	r3, r2
 800214e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002150:	4a26      	ldr	r2, [pc, #152]	@ (80021ec <HAL_GPIO_Init+0x324>)
 8002152:	69bb      	ldr	r3, [r7, #24]
 8002154:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002156:	4b25      	ldr	r3, [pc, #148]	@ (80021ec <HAL_GPIO_Init+0x324>)
 8002158:	685b      	ldr	r3, [r3, #4]
 800215a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800215c:	693b      	ldr	r3, [r7, #16]
 800215e:	43db      	mvns	r3, r3
 8002160:	69ba      	ldr	r2, [r7, #24]
 8002162:	4013      	ands	r3, r2
 8002164:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002166:	683b      	ldr	r3, [r7, #0]
 8002168:	685b      	ldr	r3, [r3, #4]
 800216a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800216e:	2b00      	cmp	r3, #0
 8002170:	d003      	beq.n	800217a <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8002172:	69ba      	ldr	r2, [r7, #24]
 8002174:	693b      	ldr	r3, [r7, #16]
 8002176:	4313      	orrs	r3, r2
 8002178:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800217a:	4a1c      	ldr	r2, [pc, #112]	@ (80021ec <HAL_GPIO_Init+0x324>)
 800217c:	69bb      	ldr	r3, [r7, #24]
 800217e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002180:	4b1a      	ldr	r3, [pc, #104]	@ (80021ec <HAL_GPIO_Init+0x324>)
 8002182:	681b      	ldr	r3, [r3, #0]
 8002184:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002186:	693b      	ldr	r3, [r7, #16]
 8002188:	43db      	mvns	r3, r3
 800218a:	69ba      	ldr	r2, [r7, #24]
 800218c:	4013      	ands	r3, r2
 800218e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002190:	683b      	ldr	r3, [r7, #0]
 8002192:	685b      	ldr	r3, [r3, #4]
 8002194:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002198:	2b00      	cmp	r3, #0
 800219a:	d003      	beq.n	80021a4 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 800219c:	69ba      	ldr	r2, [r7, #24]
 800219e:	693b      	ldr	r3, [r7, #16]
 80021a0:	4313      	orrs	r3, r2
 80021a2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80021a4:	4a11      	ldr	r2, [pc, #68]	@ (80021ec <HAL_GPIO_Init+0x324>)
 80021a6:	69bb      	ldr	r3, [r7, #24]
 80021a8:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80021aa:	69fb      	ldr	r3, [r7, #28]
 80021ac:	3301      	adds	r3, #1
 80021ae:	61fb      	str	r3, [r7, #28]
 80021b0:	69fb      	ldr	r3, [r7, #28]
 80021b2:	2b0f      	cmp	r3, #15
 80021b4:	f67f ae96 	bls.w	8001ee4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80021b8:	bf00      	nop
 80021ba:	bf00      	nop
 80021bc:	3724      	adds	r7, #36	@ 0x24
 80021be:	46bd      	mov	sp, r7
 80021c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021c4:	4770      	bx	lr
 80021c6:	bf00      	nop
 80021c8:	40023800 	.word	0x40023800
 80021cc:	40013800 	.word	0x40013800
 80021d0:	40020000 	.word	0x40020000
 80021d4:	40020400 	.word	0x40020400
 80021d8:	40020800 	.word	0x40020800
 80021dc:	40020c00 	.word	0x40020c00
 80021e0:	40021000 	.word	0x40021000
 80021e4:	40021400 	.word	0x40021400
 80021e8:	40021800 	.word	0x40021800
 80021ec:	40013c00 	.word	0x40013c00

080021f0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80021f0:	b480      	push	{r7}
 80021f2:	b083      	sub	sp, #12
 80021f4:	af00      	add	r7, sp, #0
 80021f6:	6078      	str	r0, [r7, #4]
 80021f8:	460b      	mov	r3, r1
 80021fa:	807b      	strh	r3, [r7, #2]
 80021fc:	4613      	mov	r3, r2
 80021fe:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002200:	787b      	ldrb	r3, [r7, #1]
 8002202:	2b00      	cmp	r3, #0
 8002204:	d003      	beq.n	800220e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002206:	887a      	ldrh	r2, [r7, #2]
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800220c:	e003      	b.n	8002216 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800220e:	887b      	ldrh	r3, [r7, #2]
 8002210:	041a      	lsls	r2, r3, #16
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	619a      	str	r2, [r3, #24]
}
 8002216:	bf00      	nop
 8002218:	370c      	adds	r7, #12
 800221a:	46bd      	mov	sp, r7
 800221c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002220:	4770      	bx	lr

08002222 <HAL_HCD_Init>:
  * @brief  Initialize the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Init(HCD_HandleTypeDef *hhcd)
{
 8002222:	b580      	push	{r7, lr}
 8002224:	b086      	sub	sp, #24
 8002226:	af02      	add	r7, sp, #8
 8002228:	6078      	str	r0, [r7, #4]
#if defined (USB_OTG_FS)
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */

  /* Check the HCD handle allocation */
  if (hhcd == NULL)
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	2b00      	cmp	r3, #0
 800222e:	d101      	bne.n	8002234 <HAL_HCD_Init+0x12>
  {
    return HAL_ERROR;
 8002230:	2301      	movs	r3, #1
 8002232:	e059      	b.n	80022e8 <HAL_HCD_Init+0xc6>

  /* Check the parameters */
  assert_param(IS_HCD_ALL_INSTANCE(hhcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hhcd->Instance;
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	681b      	ldr	r3, [r3, #0]
 8002238:	60fb      	str	r3, [r7, #12]
#endif /* defined (USB_OTG_FS) */

  if (hhcd->State == HAL_HCD_STATE_RESET)
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	f893 33d5 	ldrb.w	r3, [r3, #981]	@ 0x3d5
 8002240:	b2db      	uxtb	r3, r3
 8002242:	2b00      	cmp	r3, #0
 8002244:	d106      	bne.n	8002254 <HAL_HCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hhcd->Lock = HAL_UNLOCKED;
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	2200      	movs	r2, #0
 800224a:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

    /* Init the low level hardware */
    hhcd->MspInitCallback(hhcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_HCD_MspInit(hhcd);
 800224e:	6878      	ldr	r0, [r7, #4]
 8002250:	f7ff f844 	bl	80012dc <HAL_HCD_MspInit>
#endif /* (USE_HAL_HCD_REGISTER_CALLBACKS) */
  }

  hhcd->State = HAL_HCD_STATE_BUSY;
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	2203      	movs	r2, #3
 8002258:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 800225c:	68fb      	ldr	r3, [r7, #12]
 800225e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002262:	d102      	bne.n	800226a <HAL_HCD_Init+0x48>
  {
    hhcd->Init.dma_enable = 0U;
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	2200      	movs	r2, #0
 8002268:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_HCD_DISABLE(hhcd);
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	681b      	ldr	r3, [r3, #0]
 800226e:	4618      	mov	r0, r3
 8002270:	f005 fd43 	bl	8007cfa <USB_DisableGlobalInt>

  /* Init the Core (common init.) */
  if (USB_CoreInit(hhcd->Instance, hhcd->Init) != HAL_OK)
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	6818      	ldr	r0, [r3, #0]
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	7c1a      	ldrb	r2, [r3, #16]
 800227c:	f88d 2000 	strb.w	r2, [sp]
 8002280:	3304      	adds	r3, #4
 8002282:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002284:	f005 fcc4 	bl	8007c10 <USB_CoreInit>
 8002288:	4603      	mov	r3, r0
 800228a:	2b00      	cmp	r3, #0
 800228c:	d005      	beq.n	800229a <HAL_HCD_Init+0x78>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	2202      	movs	r2, #2
 8002292:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 8002296:	2301      	movs	r3, #1
 8002298:	e026      	b.n	80022e8 <HAL_HCD_Init+0xc6>
  }

  /* Force Host Mode */
  if (USB_SetCurrentMode(hhcd->Instance, USB_HOST_MODE) != HAL_OK)
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	681b      	ldr	r3, [r3, #0]
 800229e:	2101      	movs	r1, #1
 80022a0:	4618      	mov	r0, r3
 80022a2:	f005 fd3b 	bl	8007d1c <USB_SetCurrentMode>
 80022a6:	4603      	mov	r3, r0
 80022a8:	2b00      	cmp	r3, #0
 80022aa:	d005      	beq.n	80022b8 <HAL_HCD_Init+0x96>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	2202      	movs	r2, #2
 80022b0:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 80022b4:	2301      	movs	r3, #1
 80022b6:	e017      	b.n	80022e8 <HAL_HCD_Init+0xc6>
  }

  /* Init Host */
  if (USB_HostInit(hhcd->Instance, hhcd->Init) != HAL_OK)
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	6818      	ldr	r0, [r3, #0]
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	7c1a      	ldrb	r2, [r3, #16]
 80022c0:	f88d 2000 	strb.w	r2, [sp]
 80022c4:	3304      	adds	r3, #4
 80022c6:	cb0e      	ldmia	r3, {r1, r2, r3}
 80022c8:	f005 fee4 	bl	8008094 <USB_HostInit>
 80022cc:	4603      	mov	r3, r0
 80022ce:	2b00      	cmp	r3, #0
 80022d0:	d005      	beq.n	80022de <HAL_HCD_Init+0xbc>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	2202      	movs	r2, #2
 80022d6:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 80022da:	2301      	movs	r3, #1
 80022dc:	e004      	b.n	80022e8 <HAL_HCD_Init+0xc6>
  }

  hhcd->State = HAL_HCD_STATE_READY;
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	2201      	movs	r2, #1
 80022e2:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5

  return HAL_OK;
 80022e6:	2300      	movs	r3, #0
}
 80022e8:	4618      	mov	r0, r3
 80022ea:	3710      	adds	r7, #16
 80022ec:	46bd      	mov	sp, r7
 80022ee:	bd80      	pop	{r7, pc}

080022f0 <HAL_HCD_HC_Init>:
  *          This parameter can be a value from 0 to32K
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Init(HCD_HandleTypeDef *hhcd, uint8_t ch_num, uint8_t epnum,
                                  uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 80022f0:	b590      	push	{r4, r7, lr}
 80022f2:	b08b      	sub	sp, #44	@ 0x2c
 80022f4:	af04      	add	r7, sp, #16
 80022f6:	6078      	str	r0, [r7, #4]
 80022f8:	4608      	mov	r0, r1
 80022fa:	4611      	mov	r1, r2
 80022fc:	461a      	mov	r2, r3
 80022fe:	4603      	mov	r3, r0
 8002300:	70fb      	strb	r3, [r7, #3]
 8002302:	460b      	mov	r3, r1
 8002304:	70bb      	strb	r3, [r7, #2]
 8002306:	4613      	mov	r3, r2
 8002308:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef status;
  uint32_t HostCoreSpeed;
  uint32_t HCcharMps = mps;
 800230a:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 800230c:	617b      	str	r3, [r7, #20]

  __HAL_LOCK(hhcd);
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 8002314:	2b01      	cmp	r3, #1
 8002316:	d101      	bne.n	800231c <HAL_HCD_HC_Init+0x2c>
 8002318:	2302      	movs	r3, #2
 800231a:	e09d      	b.n	8002458 <HAL_HCD_HC_Init+0x168>
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	2201      	movs	r2, #1
 8002320:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  hhcd->hc[ch_num].do_ping = 0U;
 8002324:	78fa      	ldrb	r2, [r7, #3]
 8002326:	6879      	ldr	r1, [r7, #4]
 8002328:	4613      	mov	r3, r2
 800232a:	011b      	lsls	r3, r3, #4
 800232c:	1a9b      	subs	r3, r3, r2
 800232e:	009b      	lsls	r3, r3, #2
 8002330:	440b      	add	r3, r1
 8002332:	3319      	adds	r3, #25
 8002334:	2200      	movs	r2, #0
 8002336:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].dev_addr = dev_address;
 8002338:	78fa      	ldrb	r2, [r7, #3]
 800233a:	6879      	ldr	r1, [r7, #4]
 800233c:	4613      	mov	r3, r2
 800233e:	011b      	lsls	r3, r3, #4
 8002340:	1a9b      	subs	r3, r3, r2
 8002342:	009b      	lsls	r3, r3, #2
 8002344:	440b      	add	r3, r1
 8002346:	3314      	adds	r3, #20
 8002348:	787a      	ldrb	r2, [r7, #1]
 800234a:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 800234c:	78fa      	ldrb	r2, [r7, #3]
 800234e:	6879      	ldr	r1, [r7, #4]
 8002350:	4613      	mov	r3, r2
 8002352:	011b      	lsls	r3, r3, #4
 8002354:	1a9b      	subs	r3, r3, r2
 8002356:	009b      	lsls	r3, r3, #2
 8002358:	440b      	add	r3, r1
 800235a:	3315      	adds	r3, #21
 800235c:	78fa      	ldrb	r2, [r7, #3]
 800235e:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type = ep_type;
 8002360:	78fa      	ldrb	r2, [r7, #3]
 8002362:	6879      	ldr	r1, [r7, #4]
 8002364:	4613      	mov	r3, r2
 8002366:	011b      	lsls	r3, r3, #4
 8002368:	1a9b      	subs	r3, r3, r2
 800236a:	009b      	lsls	r3, r3, #2
 800236c:	440b      	add	r3, r1
 800236e:	3326      	adds	r3, #38	@ 0x26
 8002370:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 8002374:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_num = epnum & 0x7FU;
 8002376:	78fa      	ldrb	r2, [r7, #3]
 8002378:	78bb      	ldrb	r3, [r7, #2]
 800237a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800237e:	b2d8      	uxtb	r0, r3
 8002380:	6879      	ldr	r1, [r7, #4]
 8002382:	4613      	mov	r3, r2
 8002384:	011b      	lsls	r3, r3, #4
 8002386:	1a9b      	subs	r3, r3, r2
 8002388:	009b      	lsls	r3, r3, #2
 800238a:	440b      	add	r3, r1
 800238c:	3316      	adds	r3, #22
 800238e:	4602      	mov	r2, r0
 8002390:	701a      	strb	r2, [r3, #0]

  (void)HAL_HCD_HC_ClearHubInfo(hhcd, ch_num);
 8002392:	78fb      	ldrb	r3, [r7, #3]
 8002394:	4619      	mov	r1, r3
 8002396:	6878      	ldr	r0, [r7, #4]
 8002398:	f000 fbaa 	bl	8002af0 <HAL_HCD_HC_ClearHubInfo>

  if ((epnum & 0x80U) == 0x80U)
 800239c:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80023a0:	2b00      	cmp	r3, #0
 80023a2:	da0a      	bge.n	80023ba <HAL_HCD_HC_Init+0xca>
  {
    hhcd->hc[ch_num].ep_is_in = 1U;
 80023a4:	78fa      	ldrb	r2, [r7, #3]
 80023a6:	6879      	ldr	r1, [r7, #4]
 80023a8:	4613      	mov	r3, r2
 80023aa:	011b      	lsls	r3, r3, #4
 80023ac:	1a9b      	subs	r3, r3, r2
 80023ae:	009b      	lsls	r3, r3, #2
 80023b0:	440b      	add	r3, r1
 80023b2:	3317      	adds	r3, #23
 80023b4:	2201      	movs	r2, #1
 80023b6:	701a      	strb	r2, [r3, #0]
 80023b8:	e009      	b.n	80023ce <HAL_HCD_HC_Init+0xde>
  }
  else
  {
    hhcd->hc[ch_num].ep_is_in = 0U;
 80023ba:	78fa      	ldrb	r2, [r7, #3]
 80023bc:	6879      	ldr	r1, [r7, #4]
 80023be:	4613      	mov	r3, r2
 80023c0:	011b      	lsls	r3, r3, #4
 80023c2:	1a9b      	subs	r3, r3, r2
 80023c4:	009b      	lsls	r3, r3, #2
 80023c6:	440b      	add	r3, r1
 80023c8:	3317      	adds	r3, #23
 80023ca:	2200      	movs	r2, #0
 80023cc:	701a      	strb	r2, [r3, #0]
  }

  HostCoreSpeed = USB_GetHostSpeed(hhcd->Instance);
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	681b      	ldr	r3, [r3, #0]
 80023d2:	4618      	mov	r0, r3
 80023d4:	f005 ffb6 	bl	8008344 <USB_GetHostSpeed>
 80023d8:	6138      	str	r0, [r7, #16]

  if (ep_type == EP_TYPE_ISOC)
 80023da:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80023de:	2b01      	cmp	r3, #1
 80023e0:	d10b      	bne.n	80023fa <HAL_HCD_HC_Init+0x10a>
  {
    /* FS device plugged to HS HUB */
    if ((speed == HCD_DEVICE_SPEED_FULL) && (HostCoreSpeed == HPRT0_PRTSPD_HIGH_SPEED))
 80023e2:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80023e6:	2b01      	cmp	r3, #1
 80023e8:	d107      	bne.n	80023fa <HAL_HCD_HC_Init+0x10a>
 80023ea:	693b      	ldr	r3, [r7, #16]
 80023ec:	2b00      	cmp	r3, #0
 80023ee:	d104      	bne.n	80023fa <HAL_HCD_HC_Init+0x10a>
    {
      if (HCcharMps > ISO_SPLT_MPS)
 80023f0:	697b      	ldr	r3, [r7, #20]
 80023f2:	2bbc      	cmp	r3, #188	@ 0xbc
 80023f4:	d901      	bls.n	80023fa <HAL_HCD_HC_Init+0x10a>
      {
        /* ISO Max Packet Size for Split mode */
        HCcharMps = ISO_SPLT_MPS;
 80023f6:	23bc      	movs	r3, #188	@ 0xbc
 80023f8:	617b      	str	r3, [r7, #20]
      }
    }
  }

  hhcd->hc[ch_num].speed = speed;
 80023fa:	78fa      	ldrb	r2, [r7, #3]
 80023fc:	6879      	ldr	r1, [r7, #4]
 80023fe:	4613      	mov	r3, r2
 8002400:	011b      	lsls	r3, r3, #4
 8002402:	1a9b      	subs	r3, r3, r2
 8002404:	009b      	lsls	r3, r3, #2
 8002406:	440b      	add	r3, r1
 8002408:	3318      	adds	r3, #24
 800240a:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 800240e:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].max_packet = (uint16_t)HCcharMps;
 8002410:	78fa      	ldrb	r2, [r7, #3]
 8002412:	697b      	ldr	r3, [r7, #20]
 8002414:	b298      	uxth	r0, r3
 8002416:	6879      	ldr	r1, [r7, #4]
 8002418:	4613      	mov	r3, r2
 800241a:	011b      	lsls	r3, r3, #4
 800241c:	1a9b      	subs	r3, r3, r2
 800241e:	009b      	lsls	r3, r3, #2
 8002420:	440b      	add	r3, r1
 8002422:	3328      	adds	r3, #40	@ 0x28
 8002424:	4602      	mov	r2, r0
 8002426:	801a      	strh	r2, [r3, #0]

  status =  USB_HC_Init(hhcd->Instance, ch_num, epnum,
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	6818      	ldr	r0, [r3, #0]
 800242c:	697b      	ldr	r3, [r7, #20]
 800242e:	b29b      	uxth	r3, r3
 8002430:	787c      	ldrb	r4, [r7, #1]
 8002432:	78ba      	ldrb	r2, [r7, #2]
 8002434:	78f9      	ldrb	r1, [r7, #3]
 8002436:	9302      	str	r3, [sp, #8]
 8002438:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800243c:	9301      	str	r3, [sp, #4]
 800243e:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8002442:	9300      	str	r3, [sp, #0]
 8002444:	4623      	mov	r3, r4
 8002446:	f005 ffa5 	bl	8008394 <USB_HC_Init>
 800244a:	4603      	mov	r3, r0
 800244c:	73fb      	strb	r3, [r7, #15]
                        dev_address, speed, ep_type, (uint16_t)HCcharMps);

  __HAL_UNLOCK(hhcd);
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	2200      	movs	r2, #0
 8002452:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return status;
 8002456:	7bfb      	ldrb	r3, [r7, #15]
}
 8002458:	4618      	mov	r0, r3
 800245a:	371c      	adds	r7, #28
 800245c:	46bd      	mov	sp, r7
 800245e:	bd90      	pop	{r4, r7, pc}

08002460 <HAL_HCD_HC_Halt>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Halt(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 8002460:	b580      	push	{r7, lr}
 8002462:	b084      	sub	sp, #16
 8002464:	af00      	add	r7, sp, #0
 8002466:	6078      	str	r0, [r7, #4]
 8002468:	460b      	mov	r3, r1
 800246a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef status = HAL_OK;
 800246c:	2300      	movs	r3, #0
 800246e:	73fb      	strb	r3, [r7, #15]

  __HAL_LOCK(hhcd);
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 8002476:	2b01      	cmp	r3, #1
 8002478:	d101      	bne.n	800247e <HAL_HCD_HC_Halt+0x1e>
 800247a:	2302      	movs	r3, #2
 800247c:	e00f      	b.n	800249e <HAL_HCD_HC_Halt+0x3e>
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	2201      	movs	r2, #1
 8002482:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  (void)USB_HC_Halt(hhcd->Instance, ch_num);
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	681b      	ldr	r3, [r3, #0]
 800248a:	78fa      	ldrb	r2, [r7, #3]
 800248c:	4611      	mov	r1, r2
 800248e:	4618      	mov	r0, r3
 8002490:	f006 fb37 	bl	8008b02 <USB_HC_Halt>
  __HAL_UNLOCK(hhcd);
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	2200      	movs	r2, #0
 8002498:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return status;
 800249c:	7bfb      	ldrb	r3, [r7, #15]
}
 800249e:	4618      	mov	r0, r3
 80024a0:	3710      	adds	r7, #16
 80024a2:	46bd      	mov	sp, r7
 80024a4:	bd80      	pop	{r7, pc}
	...

080024a8 <HAL_HCD_HC_SubmitRequest>:
                                           uint8_t ep_type,
                                           uint8_t token,
                                           uint8_t *pbuff,
                                           uint16_t length,
                                           uint8_t do_ping)
{
 80024a8:	b580      	push	{r7, lr}
 80024aa:	b082      	sub	sp, #8
 80024ac:	af00      	add	r7, sp, #0
 80024ae:	6078      	str	r0, [r7, #4]
 80024b0:	4608      	mov	r0, r1
 80024b2:	4611      	mov	r1, r2
 80024b4:	461a      	mov	r2, r3
 80024b6:	4603      	mov	r3, r0
 80024b8:	70fb      	strb	r3, [r7, #3]
 80024ba:	460b      	mov	r3, r1
 80024bc:	70bb      	strb	r3, [r7, #2]
 80024be:	4613      	mov	r3, r2
 80024c0:	707b      	strb	r3, [r7, #1]
  hhcd->hc[ch_num].ep_is_in = direction;
 80024c2:	78fa      	ldrb	r2, [r7, #3]
 80024c4:	6879      	ldr	r1, [r7, #4]
 80024c6:	4613      	mov	r3, r2
 80024c8:	011b      	lsls	r3, r3, #4
 80024ca:	1a9b      	subs	r3, r3, r2
 80024cc:	009b      	lsls	r3, r3, #2
 80024ce:	440b      	add	r3, r1
 80024d0:	3317      	adds	r3, #23
 80024d2:	78ba      	ldrb	r2, [r7, #2]
 80024d4:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type  = ep_type;
 80024d6:	78fa      	ldrb	r2, [r7, #3]
 80024d8:	6879      	ldr	r1, [r7, #4]
 80024da:	4613      	mov	r3, r2
 80024dc:	011b      	lsls	r3, r3, #4
 80024de:	1a9b      	subs	r3, r3, r2
 80024e0:	009b      	lsls	r3, r3, #2
 80024e2:	440b      	add	r3, r1
 80024e4:	3326      	adds	r3, #38	@ 0x26
 80024e6:	787a      	ldrb	r2, [r7, #1]
 80024e8:	701a      	strb	r2, [r3, #0]

  if (token == 0U)
 80024ea:	7c3b      	ldrb	r3, [r7, #16]
 80024ec:	2b00      	cmp	r3, #0
 80024ee:	d114      	bne.n	800251a <HAL_HCD_HC_SubmitRequest+0x72>
  {
    hhcd->hc[ch_num].data_pid = HC_PID_SETUP;
 80024f0:	78fa      	ldrb	r2, [r7, #3]
 80024f2:	6879      	ldr	r1, [r7, #4]
 80024f4:	4613      	mov	r3, r2
 80024f6:	011b      	lsls	r3, r3, #4
 80024f8:	1a9b      	subs	r3, r3, r2
 80024fa:	009b      	lsls	r3, r3, #2
 80024fc:	440b      	add	r3, r1
 80024fe:	332a      	adds	r3, #42	@ 0x2a
 8002500:	2203      	movs	r2, #3
 8002502:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = do_ping;
 8002504:	78fa      	ldrb	r2, [r7, #3]
 8002506:	6879      	ldr	r1, [r7, #4]
 8002508:	4613      	mov	r3, r2
 800250a:	011b      	lsls	r3, r3, #4
 800250c:	1a9b      	subs	r3, r3, r2
 800250e:	009b      	lsls	r3, r3, #2
 8002510:	440b      	add	r3, r1
 8002512:	3319      	adds	r3, #25
 8002514:	7f3a      	ldrb	r2, [r7, #28]
 8002516:	701a      	strb	r2, [r3, #0]
 8002518:	e009      	b.n	800252e <HAL_HCD_HC_SubmitRequest+0x86>
  }
  else
  {
    hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 800251a:	78fa      	ldrb	r2, [r7, #3]
 800251c:	6879      	ldr	r1, [r7, #4]
 800251e:	4613      	mov	r3, r2
 8002520:	011b      	lsls	r3, r3, #4
 8002522:	1a9b      	subs	r3, r3, r2
 8002524:	009b      	lsls	r3, r3, #2
 8002526:	440b      	add	r3, r1
 8002528:	332a      	adds	r3, #42	@ 0x2a
 800252a:	2202      	movs	r2, #2
 800252c:	701a      	strb	r2, [r3, #0]
  }

  /* Manage Data Toggle */
  switch (ep_type)
 800252e:	787b      	ldrb	r3, [r7, #1]
 8002530:	2b03      	cmp	r3, #3
 8002532:	f200 8102 	bhi.w	800273a <HAL_HCD_HC_SubmitRequest+0x292>
 8002536:	a201      	add	r2, pc, #4	@ (adr r2, 800253c <HAL_HCD_HC_SubmitRequest+0x94>)
 8002538:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800253c:	0800254d 	.word	0x0800254d
 8002540:	08002725 	.word	0x08002725
 8002544:	08002611 	.word	0x08002611
 8002548:	0800269b 	.word	0x0800269b
  {
    case EP_TYPE_CTRL:
      if (token == 1U) /* send data */
 800254c:	7c3b      	ldrb	r3, [r7, #16]
 800254e:	2b01      	cmp	r3, #1
 8002550:	f040 80f5 	bne.w	800273e <HAL_HCD_HC_SubmitRequest+0x296>
      {
        if (direction == 0U)
 8002554:	78bb      	ldrb	r3, [r7, #2]
 8002556:	2b00      	cmp	r3, #0
 8002558:	d12d      	bne.n	80025b6 <HAL_HCD_HC_SubmitRequest+0x10e>
        {
          if (length == 0U)
 800255a:	8b3b      	ldrh	r3, [r7, #24]
 800255c:	2b00      	cmp	r3, #0
 800255e:	d109      	bne.n	8002574 <HAL_HCD_HC_SubmitRequest+0xcc>
          {
            /* For Status OUT stage, Length == 0U, Status Out PID = 1 */
            hhcd->hc[ch_num].toggle_out = 1U;
 8002560:	78fa      	ldrb	r2, [r7, #3]
 8002562:	6879      	ldr	r1, [r7, #4]
 8002564:	4613      	mov	r3, r2
 8002566:	011b      	lsls	r3, r3, #4
 8002568:	1a9b      	subs	r3, r3, r2
 800256a:	009b      	lsls	r3, r3, #2
 800256c:	440b      	add	r3, r1
 800256e:	333d      	adds	r3, #61	@ 0x3d
 8002570:	2201      	movs	r2, #1
 8002572:	701a      	strb	r2, [r3, #0]
          }

          /* Set the Data Toggle bit as per the Flag */
          if (hhcd->hc[ch_num].toggle_out == 0U)
 8002574:	78fa      	ldrb	r2, [r7, #3]
 8002576:	6879      	ldr	r1, [r7, #4]
 8002578:	4613      	mov	r3, r2
 800257a:	011b      	lsls	r3, r3, #4
 800257c:	1a9b      	subs	r3, r3, r2
 800257e:	009b      	lsls	r3, r3, #2
 8002580:	440b      	add	r3, r1
 8002582:	333d      	adds	r3, #61	@ 0x3d
 8002584:	781b      	ldrb	r3, [r3, #0]
 8002586:	2b00      	cmp	r3, #0
 8002588:	d10a      	bne.n	80025a0 <HAL_HCD_HC_SubmitRequest+0xf8>
          {
            /* Put the PID 0 */
            hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 800258a:	78fa      	ldrb	r2, [r7, #3]
 800258c:	6879      	ldr	r1, [r7, #4]
 800258e:	4613      	mov	r3, r2
 8002590:	011b      	lsls	r3, r3, #4
 8002592:	1a9b      	subs	r3, r3, r2
 8002594:	009b      	lsls	r3, r3, #2
 8002596:	440b      	add	r3, r1
 8002598:	332a      	adds	r3, #42	@ 0x2a
 800259a:	2200      	movs	r2, #0
 800259c:	701a      	strb	r2, [r3, #0]
              hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
            }
          }
        }
      }
      break;
 800259e:	e0ce      	b.n	800273e <HAL_HCD_HC_SubmitRequest+0x296>
            hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80025a0:	78fa      	ldrb	r2, [r7, #3]
 80025a2:	6879      	ldr	r1, [r7, #4]
 80025a4:	4613      	mov	r3, r2
 80025a6:	011b      	lsls	r3, r3, #4
 80025a8:	1a9b      	subs	r3, r3, r2
 80025aa:	009b      	lsls	r3, r3, #2
 80025ac:	440b      	add	r3, r1
 80025ae:	332a      	adds	r3, #42	@ 0x2a
 80025b0:	2202      	movs	r2, #2
 80025b2:	701a      	strb	r2, [r3, #0]
      break;
 80025b4:	e0c3      	b.n	800273e <HAL_HCD_HC_SubmitRequest+0x296>
          if (hhcd->hc[ch_num].do_ssplit == 1U)
 80025b6:	78fa      	ldrb	r2, [r7, #3]
 80025b8:	6879      	ldr	r1, [r7, #4]
 80025ba:	4613      	mov	r3, r2
 80025bc:	011b      	lsls	r3, r3, #4
 80025be:	1a9b      	subs	r3, r3, r2
 80025c0:	009b      	lsls	r3, r3, #2
 80025c2:	440b      	add	r3, r1
 80025c4:	331a      	adds	r3, #26
 80025c6:	781b      	ldrb	r3, [r3, #0]
 80025c8:	2b01      	cmp	r3, #1
 80025ca:	f040 80b8 	bne.w	800273e <HAL_HCD_HC_SubmitRequest+0x296>
            if (hhcd->hc[ch_num].toggle_in == 0U)
 80025ce:	78fa      	ldrb	r2, [r7, #3]
 80025d0:	6879      	ldr	r1, [r7, #4]
 80025d2:	4613      	mov	r3, r2
 80025d4:	011b      	lsls	r3, r3, #4
 80025d6:	1a9b      	subs	r3, r3, r2
 80025d8:	009b      	lsls	r3, r3, #2
 80025da:	440b      	add	r3, r1
 80025dc:	333c      	adds	r3, #60	@ 0x3c
 80025de:	781b      	ldrb	r3, [r3, #0]
 80025e0:	2b00      	cmp	r3, #0
 80025e2:	d10a      	bne.n	80025fa <HAL_HCD_HC_SubmitRequest+0x152>
              hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80025e4:	78fa      	ldrb	r2, [r7, #3]
 80025e6:	6879      	ldr	r1, [r7, #4]
 80025e8:	4613      	mov	r3, r2
 80025ea:	011b      	lsls	r3, r3, #4
 80025ec:	1a9b      	subs	r3, r3, r2
 80025ee:	009b      	lsls	r3, r3, #2
 80025f0:	440b      	add	r3, r1
 80025f2:	332a      	adds	r3, #42	@ 0x2a
 80025f4:	2200      	movs	r2, #0
 80025f6:	701a      	strb	r2, [r3, #0]
      break;
 80025f8:	e0a1      	b.n	800273e <HAL_HCD_HC_SubmitRequest+0x296>
              hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80025fa:	78fa      	ldrb	r2, [r7, #3]
 80025fc:	6879      	ldr	r1, [r7, #4]
 80025fe:	4613      	mov	r3, r2
 8002600:	011b      	lsls	r3, r3, #4
 8002602:	1a9b      	subs	r3, r3, r2
 8002604:	009b      	lsls	r3, r3, #2
 8002606:	440b      	add	r3, r1
 8002608:	332a      	adds	r3, #42	@ 0x2a
 800260a:	2202      	movs	r2, #2
 800260c:	701a      	strb	r2, [r3, #0]
      break;
 800260e:	e096      	b.n	800273e <HAL_HCD_HC_SubmitRequest+0x296>

    case EP_TYPE_BULK:
      if (direction == 0U)
 8002610:	78bb      	ldrb	r3, [r7, #2]
 8002612:	2b00      	cmp	r3, #0
 8002614:	d120      	bne.n	8002658 <HAL_HCD_HC_SubmitRequest+0x1b0>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8002616:	78fa      	ldrb	r2, [r7, #3]
 8002618:	6879      	ldr	r1, [r7, #4]
 800261a:	4613      	mov	r3, r2
 800261c:	011b      	lsls	r3, r3, #4
 800261e:	1a9b      	subs	r3, r3, r2
 8002620:	009b      	lsls	r3, r3, #2
 8002622:	440b      	add	r3, r1
 8002624:	333d      	adds	r3, #61	@ 0x3d
 8002626:	781b      	ldrb	r3, [r3, #0]
 8002628:	2b00      	cmp	r3, #0
 800262a:	d10a      	bne.n	8002642 <HAL_HCD_HC_SubmitRequest+0x19a>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 800262c:	78fa      	ldrb	r2, [r7, #3]
 800262e:	6879      	ldr	r1, [r7, #4]
 8002630:	4613      	mov	r3, r2
 8002632:	011b      	lsls	r3, r3, #4
 8002634:	1a9b      	subs	r3, r3, r2
 8002636:	009b      	lsls	r3, r3, #2
 8002638:	440b      	add	r3, r1
 800263a:	332a      	adds	r3, #42	@ 0x2a
 800263c:	2200      	movs	r2, #0
 800263e:	701a      	strb	r2, [r3, #0]
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }

      break;
 8002640:	e07e      	b.n	8002740 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8002642:	78fa      	ldrb	r2, [r7, #3]
 8002644:	6879      	ldr	r1, [r7, #4]
 8002646:	4613      	mov	r3, r2
 8002648:	011b      	lsls	r3, r3, #4
 800264a:	1a9b      	subs	r3, r3, r2
 800264c:	009b      	lsls	r3, r3, #2
 800264e:	440b      	add	r3, r1
 8002650:	332a      	adds	r3, #42	@ 0x2a
 8002652:	2202      	movs	r2, #2
 8002654:	701a      	strb	r2, [r3, #0]
      break;
 8002656:	e073      	b.n	8002740 <HAL_HCD_HC_SubmitRequest+0x298>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8002658:	78fa      	ldrb	r2, [r7, #3]
 800265a:	6879      	ldr	r1, [r7, #4]
 800265c:	4613      	mov	r3, r2
 800265e:	011b      	lsls	r3, r3, #4
 8002660:	1a9b      	subs	r3, r3, r2
 8002662:	009b      	lsls	r3, r3, #2
 8002664:	440b      	add	r3, r1
 8002666:	333c      	adds	r3, #60	@ 0x3c
 8002668:	781b      	ldrb	r3, [r3, #0]
 800266a:	2b00      	cmp	r3, #0
 800266c:	d10a      	bne.n	8002684 <HAL_HCD_HC_SubmitRequest+0x1dc>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 800266e:	78fa      	ldrb	r2, [r7, #3]
 8002670:	6879      	ldr	r1, [r7, #4]
 8002672:	4613      	mov	r3, r2
 8002674:	011b      	lsls	r3, r3, #4
 8002676:	1a9b      	subs	r3, r3, r2
 8002678:	009b      	lsls	r3, r3, #2
 800267a:	440b      	add	r3, r1
 800267c:	332a      	adds	r3, #42	@ 0x2a
 800267e:	2200      	movs	r2, #0
 8002680:	701a      	strb	r2, [r3, #0]
      break;
 8002682:	e05d      	b.n	8002740 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8002684:	78fa      	ldrb	r2, [r7, #3]
 8002686:	6879      	ldr	r1, [r7, #4]
 8002688:	4613      	mov	r3, r2
 800268a:	011b      	lsls	r3, r3, #4
 800268c:	1a9b      	subs	r3, r3, r2
 800268e:	009b      	lsls	r3, r3, #2
 8002690:	440b      	add	r3, r1
 8002692:	332a      	adds	r3, #42	@ 0x2a
 8002694:	2202      	movs	r2, #2
 8002696:	701a      	strb	r2, [r3, #0]
      break;
 8002698:	e052      	b.n	8002740 <HAL_HCD_HC_SubmitRequest+0x298>
    case EP_TYPE_INTR:
      if (direction == 0U)
 800269a:	78bb      	ldrb	r3, [r7, #2]
 800269c:	2b00      	cmp	r3, #0
 800269e:	d120      	bne.n	80026e2 <HAL_HCD_HC_SubmitRequest+0x23a>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 80026a0:	78fa      	ldrb	r2, [r7, #3]
 80026a2:	6879      	ldr	r1, [r7, #4]
 80026a4:	4613      	mov	r3, r2
 80026a6:	011b      	lsls	r3, r3, #4
 80026a8:	1a9b      	subs	r3, r3, r2
 80026aa:	009b      	lsls	r3, r3, #2
 80026ac:	440b      	add	r3, r1
 80026ae:	333d      	adds	r3, #61	@ 0x3d
 80026b0:	781b      	ldrb	r3, [r3, #0]
 80026b2:	2b00      	cmp	r3, #0
 80026b4:	d10a      	bne.n	80026cc <HAL_HCD_HC_SubmitRequest+0x224>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80026b6:	78fa      	ldrb	r2, [r7, #3]
 80026b8:	6879      	ldr	r1, [r7, #4]
 80026ba:	4613      	mov	r3, r2
 80026bc:	011b      	lsls	r3, r3, #4
 80026be:	1a9b      	subs	r3, r3, r2
 80026c0:	009b      	lsls	r3, r3, #2
 80026c2:	440b      	add	r3, r1
 80026c4:	332a      	adds	r3, #42	@ 0x2a
 80026c6:	2200      	movs	r2, #0
 80026c8:	701a      	strb	r2, [r3, #0]
        else
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 80026ca:	e039      	b.n	8002740 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80026cc:	78fa      	ldrb	r2, [r7, #3]
 80026ce:	6879      	ldr	r1, [r7, #4]
 80026d0:	4613      	mov	r3, r2
 80026d2:	011b      	lsls	r3, r3, #4
 80026d4:	1a9b      	subs	r3, r3, r2
 80026d6:	009b      	lsls	r3, r3, #2
 80026d8:	440b      	add	r3, r1
 80026da:	332a      	adds	r3, #42	@ 0x2a
 80026dc:	2202      	movs	r2, #2
 80026de:	701a      	strb	r2, [r3, #0]
      break;
 80026e0:	e02e      	b.n	8002740 <HAL_HCD_HC_SubmitRequest+0x298>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 80026e2:	78fa      	ldrb	r2, [r7, #3]
 80026e4:	6879      	ldr	r1, [r7, #4]
 80026e6:	4613      	mov	r3, r2
 80026e8:	011b      	lsls	r3, r3, #4
 80026ea:	1a9b      	subs	r3, r3, r2
 80026ec:	009b      	lsls	r3, r3, #2
 80026ee:	440b      	add	r3, r1
 80026f0:	333c      	adds	r3, #60	@ 0x3c
 80026f2:	781b      	ldrb	r3, [r3, #0]
 80026f4:	2b00      	cmp	r3, #0
 80026f6:	d10a      	bne.n	800270e <HAL_HCD_HC_SubmitRequest+0x266>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80026f8:	78fa      	ldrb	r2, [r7, #3]
 80026fa:	6879      	ldr	r1, [r7, #4]
 80026fc:	4613      	mov	r3, r2
 80026fe:	011b      	lsls	r3, r3, #4
 8002700:	1a9b      	subs	r3, r3, r2
 8002702:	009b      	lsls	r3, r3, #2
 8002704:	440b      	add	r3, r1
 8002706:	332a      	adds	r3, #42	@ 0x2a
 8002708:	2200      	movs	r2, #0
 800270a:	701a      	strb	r2, [r3, #0]
      break;
 800270c:	e018      	b.n	8002740 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 800270e:	78fa      	ldrb	r2, [r7, #3]
 8002710:	6879      	ldr	r1, [r7, #4]
 8002712:	4613      	mov	r3, r2
 8002714:	011b      	lsls	r3, r3, #4
 8002716:	1a9b      	subs	r3, r3, r2
 8002718:	009b      	lsls	r3, r3, #2
 800271a:	440b      	add	r3, r1
 800271c:	332a      	adds	r3, #42	@ 0x2a
 800271e:	2202      	movs	r2, #2
 8002720:	701a      	strb	r2, [r3, #0]
      break;
 8002722:	e00d      	b.n	8002740 <HAL_HCD_HC_SubmitRequest+0x298>

    case EP_TYPE_ISOC:
      hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8002724:	78fa      	ldrb	r2, [r7, #3]
 8002726:	6879      	ldr	r1, [r7, #4]
 8002728:	4613      	mov	r3, r2
 800272a:	011b      	lsls	r3, r3, #4
 800272c:	1a9b      	subs	r3, r3, r2
 800272e:	009b      	lsls	r3, r3, #2
 8002730:	440b      	add	r3, r1
 8002732:	332a      	adds	r3, #42	@ 0x2a
 8002734:	2200      	movs	r2, #0
 8002736:	701a      	strb	r2, [r3, #0]
      break;
 8002738:	e002      	b.n	8002740 <HAL_HCD_HC_SubmitRequest+0x298>

    default:
      break;
 800273a:	bf00      	nop
 800273c:	e000      	b.n	8002740 <HAL_HCD_HC_SubmitRequest+0x298>
      break;
 800273e:	bf00      	nop
  }

  hhcd->hc[ch_num].xfer_buff = pbuff;
 8002740:	78fa      	ldrb	r2, [r7, #3]
 8002742:	6879      	ldr	r1, [r7, #4]
 8002744:	4613      	mov	r3, r2
 8002746:	011b      	lsls	r3, r3, #4
 8002748:	1a9b      	subs	r3, r3, r2
 800274a:	009b      	lsls	r3, r3, #2
 800274c:	440b      	add	r3, r1
 800274e:	332c      	adds	r3, #44	@ 0x2c
 8002750:	697a      	ldr	r2, [r7, #20]
 8002752:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_len  = length;
 8002754:	78fa      	ldrb	r2, [r7, #3]
 8002756:	8b39      	ldrh	r1, [r7, #24]
 8002758:	6878      	ldr	r0, [r7, #4]
 800275a:	4613      	mov	r3, r2
 800275c:	011b      	lsls	r3, r3, #4
 800275e:	1a9b      	subs	r3, r3, r2
 8002760:	009b      	lsls	r3, r3, #2
 8002762:	4403      	add	r3, r0
 8002764:	3334      	adds	r3, #52	@ 0x34
 8002766:	6019      	str	r1, [r3, #0]
  hhcd->hc[ch_num].urb_state = URB_IDLE;
 8002768:	78fa      	ldrb	r2, [r7, #3]
 800276a:	6879      	ldr	r1, [r7, #4]
 800276c:	4613      	mov	r3, r2
 800276e:	011b      	lsls	r3, r3, #4
 8002770:	1a9b      	subs	r3, r3, r2
 8002772:	009b      	lsls	r3, r3, #2
 8002774:	440b      	add	r3, r1
 8002776:	334c      	adds	r3, #76	@ 0x4c
 8002778:	2200      	movs	r2, #0
 800277a:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_count = 0U;
 800277c:	78fa      	ldrb	r2, [r7, #3]
 800277e:	6879      	ldr	r1, [r7, #4]
 8002780:	4613      	mov	r3, r2
 8002782:	011b      	lsls	r3, r3, #4
 8002784:	1a9b      	subs	r3, r3, r2
 8002786:	009b      	lsls	r3, r3, #2
 8002788:	440b      	add	r3, r1
 800278a:	3338      	adds	r3, #56	@ 0x38
 800278c:	2200      	movs	r2, #0
 800278e:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8002790:	78fa      	ldrb	r2, [r7, #3]
 8002792:	6879      	ldr	r1, [r7, #4]
 8002794:	4613      	mov	r3, r2
 8002796:	011b      	lsls	r3, r3, #4
 8002798:	1a9b      	subs	r3, r3, r2
 800279a:	009b      	lsls	r3, r3, #2
 800279c:	440b      	add	r3, r1
 800279e:	3315      	adds	r3, #21
 80027a0:	78fa      	ldrb	r2, [r7, #3]
 80027a2:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].state = HC_IDLE;
 80027a4:	78fa      	ldrb	r2, [r7, #3]
 80027a6:	6879      	ldr	r1, [r7, #4]
 80027a8:	4613      	mov	r3, r2
 80027aa:	011b      	lsls	r3, r3, #4
 80027ac:	1a9b      	subs	r3, r3, r2
 80027ae:	009b      	lsls	r3, r3, #2
 80027b0:	440b      	add	r3, r1
 80027b2:	334d      	adds	r3, #77	@ 0x4d
 80027b4:	2200      	movs	r2, #0
 80027b6:	701a      	strb	r2, [r3, #0]

  return USB_HC_StartXfer(hhcd->Instance, &hhcd->hc[ch_num], (uint8_t)hhcd->Init.dma_enable);
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	6818      	ldr	r0, [r3, #0]
 80027bc:	78fa      	ldrb	r2, [r7, #3]
 80027be:	4613      	mov	r3, r2
 80027c0:	011b      	lsls	r3, r3, #4
 80027c2:	1a9b      	subs	r3, r3, r2
 80027c4:	009b      	lsls	r3, r3, #2
 80027c6:	3310      	adds	r3, #16
 80027c8:	687a      	ldr	r2, [r7, #4]
 80027ca:	4413      	add	r3, r2
 80027cc:	1d19      	adds	r1, r3, #4
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	799b      	ldrb	r3, [r3, #6]
 80027d2:	461a      	mov	r2, r3
 80027d4:	f005 ff0a 	bl	80085ec <USB_HC_StartXfer>
 80027d8:	4603      	mov	r3, r0
}
 80027da:	4618      	mov	r0, r3
 80027dc:	3708      	adds	r7, #8
 80027de:	46bd      	mov	sp, r7
 80027e0:	bd80      	pop	{r7, pc}
 80027e2:	bf00      	nop

080027e4 <HAL_HCD_IRQHandler>:
  * @brief  Handle HCD interrupt request.
  * @param  hhcd HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 80027e4:	b580      	push	{r7, lr}
 80027e6:	b086      	sub	sp, #24
 80027e8:	af00      	add	r7, sp, #0
 80027ea:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	613b      	str	r3, [r7, #16]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80027f2:	693b      	ldr	r3, [r7, #16]
 80027f4:	60fb      	str	r3, [r7, #12]
  uint32_t i;
  uint32_t interrupt;

  /* Ensure that we are in device mode */
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	4618      	mov	r0, r3
 80027fc:	f005 fc04 	bl	8008008 <USB_GetMode>
 8002800:	4603      	mov	r3, r0
 8002802:	2b01      	cmp	r3, #1
 8002804:	f040 80fb 	bne.w	80029fe <HAL_HCD_IRQHandler+0x21a>
  {
    /* Avoid spurious interrupt */
    if (__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	4618      	mov	r0, r3
 800280e:	f005 fbc7 	bl	8007fa0 <USB_ReadInterrupts>
 8002812:	4603      	mov	r3, r0
 8002814:	2b00      	cmp	r3, #0
 8002816:	f000 80f1 	beq.w	80029fc <HAL_HCD_IRQHandler+0x218>
    {
      return;
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	681b      	ldr	r3, [r3, #0]
 800281e:	4618      	mov	r0, r3
 8002820:	f005 fbbe 	bl	8007fa0 <USB_ReadInterrupts>
 8002824:	4603      	mov	r3, r0
 8002826:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800282a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800282e:	d104      	bne.n	800283a <HAL_HCD_IRQHandler+0x56>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 8002838:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	4618      	mov	r0, r3
 8002840:	f005 fbae 	bl	8007fa0 <USB_ReadInterrupts>
 8002844:	4603      	mov	r3, r0
 8002846:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800284a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800284e:	d104      	bne.n	800285a <HAL_HCD_IRQHandler+0x76>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8002858:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	4618      	mov	r0, r3
 8002860:	f005 fb9e 	bl	8007fa0 <USB_ReadInterrupts>
 8002864:	4603      	mov	r3, r0
 8002866:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800286a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800286e:	d104      	bne.n	800287a <HAL_HCD_IRQHandler+0x96>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8002878:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	4618      	mov	r0, r3
 8002880:	f005 fb8e 	bl	8007fa0 <USB_ReadInterrupts>
 8002884:	4603      	mov	r3, r0
 8002886:	f003 0302 	and.w	r3, r3, #2
 800288a:	2b02      	cmp	r3, #2
 800288c:	d103      	bne.n	8002896 <HAL_HCD_IRQHandler+0xb2>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	2202      	movs	r2, #2
 8002894:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Disconnect Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	4618      	mov	r0, r3
 800289c:	f005 fb80 	bl	8007fa0 <USB_ReadInterrupts>
 80028a0:	4603      	mov	r3, r0
 80028a2:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80028a6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80028aa:	d120      	bne.n	80028ee <HAL_HCD_IRQHandler+0x10a>
    {
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 80028b4:	615a      	str	r2, [r3, #20]

      if ((USBx_HPRT0 & USB_OTG_HPRT_PCSTS) == 0U)
 80028b6:	68fb      	ldr	r3, [r7, #12]
 80028b8:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	f003 0301 	and.w	r3, r3, #1
 80028c2:	2b00      	cmp	r3, #0
 80028c4:	d113      	bne.n	80028ee <HAL_HCD_IRQHandler+0x10a>
      {
        /* Flush USB Fifo */
        (void)USB_FlushTxFifo(USBx, 0x10U);
 80028c6:	2110      	movs	r1, #16
 80028c8:	6938      	ldr	r0, [r7, #16]
 80028ca:	f005 fa73 	bl	8007db4 <USB_FlushTxFifo>
        (void)USB_FlushRxFifo(USBx);
 80028ce:	6938      	ldr	r0, [r7, #16]
 80028d0:	f005 faa2 	bl	8007e18 <USB_FlushRxFifo>

        if (hhcd->Init.phy_itface == USB_OTG_EMBEDDED_PHY)
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	7a5b      	ldrb	r3, [r3, #9]
 80028d8:	2b02      	cmp	r3, #2
 80028da:	d105      	bne.n	80028e8 <HAL_HCD_IRQHandler+0x104>
        {
          /* Restore FS Clock */
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	2101      	movs	r1, #1
 80028e2:	4618      	mov	r0, r3
 80028e4:	f005 fc8e 	bl	8008204 <USB_InitFSLSPClkSel>

        /* Handle Host Port Disconnect Interrupt */
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->DisconnectCallback(hhcd);
#else
        HAL_HCD_Disconnect_Callback(hhcd);
 80028e8:	6878      	ldr	r0, [r7, #4]
 80028ea:	f00d fdd3 	bl	8010494 <HAL_HCD_Disconnect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Host Port Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	681b      	ldr	r3, [r3, #0]
 80028f2:	4618      	mov	r0, r3
 80028f4:	f005 fb54 	bl	8007fa0 <USB_ReadInterrupts>
 80028f8:	4603      	mov	r3, r0
 80028fa:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80028fe:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002902:	d102      	bne.n	800290a <HAL_HCD_IRQHandler+0x126>
    {
      HCD_Port_IRQHandler(hhcd);
 8002904:	6878      	ldr	r0, [r7, #4]
 8002906:	f001 fd2f 	bl	8004368 <HCD_Port_IRQHandler>
    }

    /* Handle Host SOF Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	4618      	mov	r0, r3
 8002910:	f005 fb46 	bl	8007fa0 <USB_ReadInterrupts>
 8002914:	4603      	mov	r3, r0
 8002916:	f003 0308 	and.w	r3, r3, #8
 800291a:	2b08      	cmp	r3, #8
 800291c:	d106      	bne.n	800292c <HAL_HCD_IRQHandler+0x148>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->SOFCallback(hhcd);
#else
      HAL_HCD_SOF_Callback(hhcd);
 800291e:	6878      	ldr	r0, [r7, #4]
 8002920:	f00d fed4 	bl	80106cc <HAL_HCD_SOF_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	2208      	movs	r2, #8
 800292a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host channel Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	4618      	mov	r0, r3
 8002932:	f005 fb35 	bl	8007fa0 <USB_ReadInterrupts>
 8002936:	4603      	mov	r3, r0
 8002938:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800293c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8002940:	d139      	bne.n	80029b6 <HAL_HCD_IRQHandler+0x1d2>
    {
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	4618      	mov	r0, r3
 8002948:	f006 f8ca 	bl	8008ae0 <USB_HC_ReadInterrupt>
 800294c:	60b8      	str	r0, [r7, #8]
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 800294e:	2300      	movs	r3, #0
 8002950:	617b      	str	r3, [r7, #20]
 8002952:	e025      	b.n	80029a0 <HAL_HCD_IRQHandler+0x1bc>
      {
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 8002954:	697b      	ldr	r3, [r7, #20]
 8002956:	f003 030f 	and.w	r3, r3, #15
 800295a:	68ba      	ldr	r2, [r7, #8]
 800295c:	fa22 f303 	lsr.w	r3, r2, r3
 8002960:	f003 0301 	and.w	r3, r3, #1
 8002964:	2b00      	cmp	r3, #0
 8002966:	d018      	beq.n	800299a <HAL_HCD_IRQHandler+0x1b6>
        {
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 8002968:	697b      	ldr	r3, [r7, #20]
 800296a:	015a      	lsls	r2, r3, #5
 800296c:	68fb      	ldr	r3, [r7, #12]
 800296e:	4413      	add	r3, r2
 8002970:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800297a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800297e:	d106      	bne.n	800298e <HAL_HCD_IRQHandler+0x1aa>
          {
            HCD_HC_IN_IRQHandler(hhcd, (uint8_t)i);
 8002980:	697b      	ldr	r3, [r7, #20]
 8002982:	b2db      	uxtb	r3, r3
 8002984:	4619      	mov	r1, r3
 8002986:	6878      	ldr	r0, [r7, #4]
 8002988:	f000 f8e7 	bl	8002b5a <HCD_HC_IN_IRQHandler>
 800298c:	e005      	b.n	800299a <HAL_HCD_IRQHandler+0x1b6>
          }
          else
          {
            HCD_HC_OUT_IRQHandler(hhcd, (uint8_t)i);
 800298e:	697b      	ldr	r3, [r7, #20]
 8002990:	b2db      	uxtb	r3, r3
 8002992:	4619      	mov	r1, r3
 8002994:	6878      	ldr	r0, [r7, #4]
 8002996:	f000 ff49 	bl	800382c <HCD_HC_OUT_IRQHandler>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 800299a:	697b      	ldr	r3, [r7, #20]
 800299c:	3301      	adds	r3, #1
 800299e:	617b      	str	r3, [r7, #20]
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	795b      	ldrb	r3, [r3, #5]
 80029a4:	461a      	mov	r2, r3
 80029a6:	697b      	ldr	r3, [r7, #20]
 80029a8:	4293      	cmp	r3, r2
 80029aa:	d3d3      	bcc.n	8002954 <HAL_HCD_IRQHandler+0x170>
          }
        }
      }
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80029b4:	615a      	str	r2, [r3, #20]
    }

    /* Handle Rx Queue Level Interrupts */
    if ((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	4618      	mov	r0, r3
 80029bc:	f005 faf0 	bl	8007fa0 <USB_ReadInterrupts>
 80029c0:	4603      	mov	r3, r0
 80029c2:	f003 0310 	and.w	r3, r3, #16
 80029c6:	2b10      	cmp	r3, #16
 80029c8:	d101      	bne.n	80029ce <HAL_HCD_IRQHandler+0x1ea>
 80029ca:	2301      	movs	r3, #1
 80029cc:	e000      	b.n	80029d0 <HAL_HCD_IRQHandler+0x1ec>
 80029ce:	2300      	movs	r3, #0
 80029d0:	2b00      	cmp	r3, #0
 80029d2:	d014      	beq.n	80029fe <HAL_HCD_IRQHandler+0x21a>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	699a      	ldr	r2, [r3, #24]
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	f022 0210 	bic.w	r2, r2, #16
 80029e2:	619a      	str	r2, [r3, #24]

      HCD_RXQLVL_IRQHandler(hhcd);
 80029e4:	6878      	ldr	r0, [r7, #4]
 80029e6:	f001 fbe0 	bl	80041aa <HCD_RXQLVL_IRQHandler>

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	699a      	ldr	r2, [r3, #24]
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	f042 0210 	orr.w	r2, r2, #16
 80029f8:	619a      	str	r2, [r3, #24]
 80029fa:	e000      	b.n	80029fe <HAL_HCD_IRQHandler+0x21a>
      return;
 80029fc:	bf00      	nop
    }
  }
}
 80029fe:	3718      	adds	r7, #24
 8002a00:	46bd      	mov	sp, r7
 8002a02:	bd80      	pop	{r7, pc}

08002a04 <HAL_HCD_PortEnabled_Callback>:
  * @brief  Port Enabled  Event callback.
  * @param  hhcd HCD handle
  * @retval None
  */
__weak void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd)
{
 8002a04:	b480      	push	{r7}
 8002a06:	b083      	sub	sp, #12
 8002a08:	af00      	add	r7, sp, #0
 8002a0a:	6078      	str	r0, [r7, #4]
  UNUSED(hhcd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HCD_Disconnect_Callback could be implemented in the user file
   */
}
 8002a0c:	bf00      	nop
 8002a0e:	370c      	adds	r7, #12
 8002a10:	46bd      	mov	sp, r7
 8002a12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a16:	4770      	bx	lr

08002a18 <HAL_HCD_PortDisabled_Callback>:
  * @brief  Port Disabled  Event callback.
  * @param  hhcd HCD handle
  * @retval None
  */
__weak void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd)
{
 8002a18:	b480      	push	{r7}
 8002a1a:	b083      	sub	sp, #12
 8002a1c:	af00      	add	r7, sp, #0
 8002a1e:	6078      	str	r0, [r7, #4]
  UNUSED(hhcd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HCD_Disconnect_Callback could be implemented in the user file
   */
}
 8002a20:	bf00      	nop
 8002a22:	370c      	adds	r7, #12
 8002a24:	46bd      	mov	sp, r7
 8002a26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a2a:	4770      	bx	lr

08002a2c <HAL_HCD_Start>:
  * @brief  Start the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Start(HCD_HandleTypeDef *hhcd)
{
 8002a2c:	b580      	push	{r7, lr}
 8002a2e:	b082      	sub	sp, #8
 8002a30:	af00      	add	r7, sp, #0
 8002a32:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 8002a3a:	2b01      	cmp	r3, #1
 8002a3c:	d101      	bne.n	8002a42 <HAL_HCD_Start+0x16>
 8002a3e:	2302      	movs	r3, #2
 8002a40:	e013      	b.n	8002a6a <HAL_HCD_Start+0x3e>
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	2201      	movs	r2, #1
 8002a46:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  /* Enable port power */
  (void)USB_DriveVbus(hhcd->Instance, 1U);
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	2101      	movs	r1, #1
 8002a50:	4618      	mov	r0, r3
 8002a52:	f005 fc3e 	bl	80082d2 <USB_DriveVbus>

  /* Enable global interrupt */
  __HAL_HCD_ENABLE(hhcd);
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	4618      	mov	r0, r3
 8002a5c:	f005 f93c 	bl	8007cd8 <USB_EnableGlobalInt>
  __HAL_UNLOCK(hhcd);
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	2200      	movs	r2, #0
 8002a64:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return HAL_OK;
 8002a68:	2300      	movs	r3, #0
}
 8002a6a:	4618      	mov	r0, r3
 8002a6c:	3708      	adds	r7, #8
 8002a6e:	46bd      	mov	sp, r7
 8002a70:	bd80      	pop	{r7, pc}

08002a72 <HAL_HCD_ResetPort>:
  * @brief  Reset the host port.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_ResetPort(HCD_HandleTypeDef *hhcd)
{
 8002a72:	b580      	push	{r7, lr}
 8002a74:	b082      	sub	sp, #8
 8002a76:	af00      	add	r7, sp, #0
 8002a78:	6078      	str	r0, [r7, #4]
  return (USB_ResetPort(hhcd->Instance));
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	4618      	mov	r0, r3
 8002a80:	f005 fbfd 	bl	800827e <USB_ResetPort>
 8002a84:	4603      	mov	r3, r0
}
 8002a86:	4618      	mov	r0, r3
 8002a88:	3708      	adds	r7, #8
 8002a8a:	46bd      	mov	sp, r7
 8002a8c:	bd80      	pop	{r7, pc}

08002a8e <HAL_HCD_HC_GetXferCount>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval last transfer size in byte
  */
uint32_t HAL_HCD_HC_GetXferCount(HCD_HandleTypeDef const *hhcd, uint8_t chnum)
{
 8002a8e:	b480      	push	{r7}
 8002a90:	b083      	sub	sp, #12
 8002a92:	af00      	add	r7, sp, #0
 8002a94:	6078      	str	r0, [r7, #4]
 8002a96:	460b      	mov	r3, r1
 8002a98:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].xfer_count;
 8002a9a:	78fa      	ldrb	r2, [r7, #3]
 8002a9c:	6879      	ldr	r1, [r7, #4]
 8002a9e:	4613      	mov	r3, r2
 8002aa0:	011b      	lsls	r3, r3, #4
 8002aa2:	1a9b      	subs	r3, r3, r2
 8002aa4:	009b      	lsls	r3, r3, #2
 8002aa6:	440b      	add	r3, r1
 8002aa8:	3338      	adds	r3, #56	@ 0x38
 8002aaa:	681b      	ldr	r3, [r3, #0]
}
 8002aac:	4618      	mov	r0, r3
 8002aae:	370c      	adds	r7, #12
 8002ab0:	46bd      	mov	sp, r7
 8002ab2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ab6:	4770      	bx	lr

08002ab8 <HAL_HCD_GetCurrentFrame>:
  * @brief  Return the current Host frame number.
  * @param  hhcd HCD handle
  * @retval Current Host frame number
  */
uint32_t HAL_HCD_GetCurrentFrame(HCD_HandleTypeDef *hhcd)
{
 8002ab8:	b580      	push	{r7, lr}
 8002aba:	b082      	sub	sp, #8
 8002abc:	af00      	add	r7, sp, #0
 8002abe:	6078      	str	r0, [r7, #4]
  return (USB_GetCurrentFrame(hhcd->Instance));
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	4618      	mov	r0, r3
 8002ac6:	f005 fc54 	bl	8008372 <USB_GetCurrentFrame>
 8002aca:	4603      	mov	r3, r0
}
 8002acc:	4618      	mov	r0, r3
 8002ace:	3708      	adds	r7, #8
 8002ad0:	46bd      	mov	sp, r7
 8002ad2:	bd80      	pop	{r7, pc}

08002ad4 <HAL_HCD_GetCurrentSpeed>:
  * @brief  Return the Host enumeration speed.
  * @param  hhcd HCD handle
  * @retval Enumeration speed
  */
uint32_t HAL_HCD_GetCurrentSpeed(HCD_HandleTypeDef *hhcd)
{
 8002ad4:	b580      	push	{r7, lr}
 8002ad6:	b082      	sub	sp, #8
 8002ad8:	af00      	add	r7, sp, #0
 8002ada:	6078      	str	r0, [r7, #4]
  return (USB_GetHostSpeed(hhcd->Instance));
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	4618      	mov	r0, r3
 8002ae2:	f005 fc2f 	bl	8008344 <USB_GetHostSpeed>
 8002ae6:	4603      	mov	r3, r0
}
 8002ae8:	4618      	mov	r0, r3
 8002aea:	3708      	adds	r7, #8
 8002aec:	46bd      	mov	sp, r7
 8002aee:	bd80      	pop	{r7, pc}

08002af0 <HAL_HCD_HC_ClearHubInfo>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_ClearHubInfo(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 8002af0:	b480      	push	{r7}
 8002af2:	b083      	sub	sp, #12
 8002af4:	af00      	add	r7, sp, #0
 8002af6:	6078      	str	r0, [r7, #4]
 8002af8:	460b      	mov	r3, r1
 8002afa:	70fb      	strb	r3, [r7, #3]
  hhcd->hc[ch_num].do_ssplit = 0U;
 8002afc:	78fa      	ldrb	r2, [r7, #3]
 8002afe:	6879      	ldr	r1, [r7, #4]
 8002b00:	4613      	mov	r3, r2
 8002b02:	011b      	lsls	r3, r3, #4
 8002b04:	1a9b      	subs	r3, r3, r2
 8002b06:	009b      	lsls	r3, r3, #2
 8002b08:	440b      	add	r3, r1
 8002b0a:	331a      	adds	r3, #26
 8002b0c:	2200      	movs	r2, #0
 8002b0e:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].do_csplit = 0U;
 8002b10:	78fa      	ldrb	r2, [r7, #3]
 8002b12:	6879      	ldr	r1, [r7, #4]
 8002b14:	4613      	mov	r3, r2
 8002b16:	011b      	lsls	r3, r3, #4
 8002b18:	1a9b      	subs	r3, r3, r2
 8002b1a:	009b      	lsls	r3, r3, #2
 8002b1c:	440b      	add	r3, r1
 8002b1e:	331b      	adds	r3, #27
 8002b20:	2200      	movs	r2, #0
 8002b22:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].hub_addr = 0U;
 8002b24:	78fa      	ldrb	r2, [r7, #3]
 8002b26:	6879      	ldr	r1, [r7, #4]
 8002b28:	4613      	mov	r3, r2
 8002b2a:	011b      	lsls	r3, r3, #4
 8002b2c:	1a9b      	subs	r3, r3, r2
 8002b2e:	009b      	lsls	r3, r3, #2
 8002b30:	440b      	add	r3, r1
 8002b32:	3325      	adds	r3, #37	@ 0x25
 8002b34:	2200      	movs	r2, #0
 8002b36:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].hub_port_nbr = 0U;
 8002b38:	78fa      	ldrb	r2, [r7, #3]
 8002b3a:	6879      	ldr	r1, [r7, #4]
 8002b3c:	4613      	mov	r3, r2
 8002b3e:	011b      	lsls	r3, r3, #4
 8002b40:	1a9b      	subs	r3, r3, r2
 8002b42:	009b      	lsls	r3, r3, #2
 8002b44:	440b      	add	r3, r1
 8002b46:	3324      	adds	r3, #36	@ 0x24
 8002b48:	2200      	movs	r2, #0
 8002b4a:	701a      	strb	r2, [r3, #0]

  return HAL_OK;
 8002b4c:	2300      	movs	r3, #0
}
 8002b4e:	4618      	mov	r0, r3
 8002b50:	370c      	adds	r7, #12
 8002b52:	46bd      	mov	sp, r7
 8002b54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b58:	4770      	bx	lr

08002b5a <HCD_HC_IN_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_IN_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8002b5a:	b580      	push	{r7, lr}
 8002b5c:	b086      	sub	sp, #24
 8002b5e:	af00      	add	r7, sp, #0
 8002b60:	6078      	str	r0, [r7, #4]
 8002b62:	460b      	mov	r3, r1
 8002b64:	70fb      	strb	r3, [r7, #3]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002b6c:	697b      	ldr	r3, [r7, #20]
 8002b6e:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_AHBERR))
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	78fa      	ldrb	r2, [r7, #3]
 8002b76:	4611      	mov	r1, r2
 8002b78:	4618      	mov	r0, r3
 8002b7a:	f005 fa24 	bl	8007fc6 <USB_ReadChInterrupts>
 8002b7e:	4603      	mov	r3, r0
 8002b80:	f003 0304 	and.w	r3, r3, #4
 8002b84:	2b04      	cmp	r3, #4
 8002b86:	d11a      	bne.n	8002bbe <HCD_HC_IN_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 8002b88:	78fb      	ldrb	r3, [r7, #3]
 8002b8a:	015a      	lsls	r2, r3, #5
 8002b8c:	693b      	ldr	r3, [r7, #16]
 8002b8e:	4413      	add	r3, r2
 8002b90:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002b94:	461a      	mov	r2, r3
 8002b96:	2304      	movs	r3, #4
 8002b98:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 8002b9a:	78fa      	ldrb	r2, [r7, #3]
 8002b9c:	6879      	ldr	r1, [r7, #4]
 8002b9e:	4613      	mov	r3, r2
 8002ba0:	011b      	lsls	r3, r3, #4
 8002ba2:	1a9b      	subs	r3, r3, r2
 8002ba4:	009b      	lsls	r3, r3, #2
 8002ba6:	440b      	add	r3, r1
 8002ba8:	334d      	adds	r3, #77	@ 0x4d
 8002baa:	2207      	movs	r2, #7
 8002bac:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	78fa      	ldrb	r2, [r7, #3]
 8002bb4:	4611      	mov	r1, r2
 8002bb6:	4618      	mov	r0, r3
 8002bb8:	f005 ffa3 	bl	8008b02 <USB_HC_Halt>
 8002bbc:	e09e      	b.n	8002cfc <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_BBERR))
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	78fa      	ldrb	r2, [r7, #3]
 8002bc4:	4611      	mov	r1, r2
 8002bc6:	4618      	mov	r0, r3
 8002bc8:	f005 f9fd 	bl	8007fc6 <USB_ReadChInterrupts>
 8002bcc:	4603      	mov	r3, r0
 8002bce:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002bd2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002bd6:	d11b      	bne.n	8002c10 <HCD_HC_IN_IRQHandler+0xb6>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_BBERR);
 8002bd8:	78fb      	ldrb	r3, [r7, #3]
 8002bda:	015a      	lsls	r2, r3, #5
 8002bdc:	693b      	ldr	r3, [r7, #16]
 8002bde:	4413      	add	r3, r2
 8002be0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002be4:	461a      	mov	r2, r3
 8002be6:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002bea:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_BBLERR;
 8002bec:	78fa      	ldrb	r2, [r7, #3]
 8002bee:	6879      	ldr	r1, [r7, #4]
 8002bf0:	4613      	mov	r3, r2
 8002bf2:	011b      	lsls	r3, r3, #4
 8002bf4:	1a9b      	subs	r3, r3, r2
 8002bf6:	009b      	lsls	r3, r3, #2
 8002bf8:	440b      	add	r3, r1
 8002bfa:	334d      	adds	r3, #77	@ 0x4d
 8002bfc:	2208      	movs	r2, #8
 8002bfe:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	78fa      	ldrb	r2, [r7, #3]
 8002c06:	4611      	mov	r1, r2
 8002c08:	4618      	mov	r0, r3
 8002c0a:	f005 ff7a 	bl	8008b02 <USB_HC_Halt>
 8002c0e:	e075      	b.n	8002cfc <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_STALL))
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	78fa      	ldrb	r2, [r7, #3]
 8002c16:	4611      	mov	r1, r2
 8002c18:	4618      	mov	r0, r3
 8002c1a:	f005 f9d4 	bl	8007fc6 <USB_ReadChInterrupts>
 8002c1e:	4603      	mov	r3, r0
 8002c20:	f003 0308 	and.w	r3, r3, #8
 8002c24:	2b08      	cmp	r3, #8
 8002c26:	d11a      	bne.n	8002c5e <HCD_HC_IN_IRQHandler+0x104>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 8002c28:	78fb      	ldrb	r3, [r7, #3]
 8002c2a:	015a      	lsls	r2, r3, #5
 8002c2c:	693b      	ldr	r3, [r7, #16]
 8002c2e:	4413      	add	r3, r2
 8002c30:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002c34:	461a      	mov	r2, r3
 8002c36:	2308      	movs	r3, #8
 8002c38:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_STALL;
 8002c3a:	78fa      	ldrb	r2, [r7, #3]
 8002c3c:	6879      	ldr	r1, [r7, #4]
 8002c3e:	4613      	mov	r3, r2
 8002c40:	011b      	lsls	r3, r3, #4
 8002c42:	1a9b      	subs	r3, r3, r2
 8002c44:	009b      	lsls	r3, r3, #2
 8002c46:	440b      	add	r3, r1
 8002c48:	334d      	adds	r3, #77	@ 0x4d
 8002c4a:	2206      	movs	r2, #6
 8002c4c:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	78fa      	ldrb	r2, [r7, #3]
 8002c54:	4611      	mov	r1, r2
 8002c56:	4618      	mov	r0, r3
 8002c58:	f005 ff53 	bl	8008b02 <USB_HC_Halt>
 8002c5c:	e04e      	b.n	8002cfc <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_DTERR))
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	78fa      	ldrb	r2, [r7, #3]
 8002c64:	4611      	mov	r1, r2
 8002c66:	4618      	mov	r0, r3
 8002c68:	f005 f9ad 	bl	8007fc6 <USB_ReadChInterrupts>
 8002c6c:	4603      	mov	r3, r0
 8002c6e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002c72:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002c76:	d11b      	bne.n	8002cb0 <HCD_HC_IN_IRQHandler+0x156>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 8002c78:	78fb      	ldrb	r3, [r7, #3]
 8002c7a:	015a      	lsls	r2, r3, #5
 8002c7c:	693b      	ldr	r3, [r7, #16]
 8002c7e:	4413      	add	r3, r2
 8002c80:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002c84:	461a      	mov	r2, r3
 8002c86:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002c8a:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_DATATGLERR;
 8002c8c:	78fa      	ldrb	r2, [r7, #3]
 8002c8e:	6879      	ldr	r1, [r7, #4]
 8002c90:	4613      	mov	r3, r2
 8002c92:	011b      	lsls	r3, r3, #4
 8002c94:	1a9b      	subs	r3, r3, r2
 8002c96:	009b      	lsls	r3, r3, #2
 8002c98:	440b      	add	r3, r1
 8002c9a:	334d      	adds	r3, #77	@ 0x4d
 8002c9c:	2209      	movs	r2, #9
 8002c9e:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	78fa      	ldrb	r2, [r7, #3]
 8002ca6:	4611      	mov	r1, r2
 8002ca8:	4618      	mov	r0, r3
 8002caa:	f005 ff2a 	bl	8008b02 <USB_HC_Halt>
 8002cae:	e025      	b.n	8002cfc <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_TXERR))
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	78fa      	ldrb	r2, [r7, #3]
 8002cb6:	4611      	mov	r1, r2
 8002cb8:	4618      	mov	r0, r3
 8002cba:	f005 f984 	bl	8007fc6 <USB_ReadChInterrupts>
 8002cbe:	4603      	mov	r3, r0
 8002cc0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002cc4:	2b80      	cmp	r3, #128	@ 0x80
 8002cc6:	d119      	bne.n	8002cfc <HCD_HC_IN_IRQHandler+0x1a2>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 8002cc8:	78fb      	ldrb	r3, [r7, #3]
 8002cca:	015a      	lsls	r2, r3, #5
 8002ccc:	693b      	ldr	r3, [r7, #16]
 8002cce:	4413      	add	r3, r2
 8002cd0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002cd4:	461a      	mov	r2, r3
 8002cd6:	2380      	movs	r3, #128	@ 0x80
 8002cd8:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 8002cda:	78fa      	ldrb	r2, [r7, #3]
 8002cdc:	6879      	ldr	r1, [r7, #4]
 8002cde:	4613      	mov	r3, r2
 8002ce0:	011b      	lsls	r3, r3, #4
 8002ce2:	1a9b      	subs	r3, r3, r2
 8002ce4:	009b      	lsls	r3, r3, #2
 8002ce6:	440b      	add	r3, r1
 8002ce8:	334d      	adds	r3, #77	@ 0x4d
 8002cea:	2207      	movs	r2, #7
 8002cec:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	681b      	ldr	r3, [r3, #0]
 8002cf2:	78fa      	ldrb	r2, [r7, #3]
 8002cf4:	4611      	mov	r1, r2
 8002cf6:	4618      	mov	r0, r3
 8002cf8:	f005 ff03 	bl	8008b02 <USB_HC_Halt>
  else
  {
    /* ... */
  }

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_FRMOR))
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	78fa      	ldrb	r2, [r7, #3]
 8002d02:	4611      	mov	r1, r2
 8002d04:	4618      	mov	r0, r3
 8002d06:	f005 f95e 	bl	8007fc6 <USB_ReadChInterrupts>
 8002d0a:	4603      	mov	r3, r0
 8002d0c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002d10:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002d14:	d112      	bne.n	8002d3c <HCD_HC_IN_IRQHandler+0x1e2>
  {
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	78fa      	ldrb	r2, [r7, #3]
 8002d1c:	4611      	mov	r1, r2
 8002d1e:	4618      	mov	r0, r3
 8002d20:	f005 feef 	bl	8008b02 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 8002d24:	78fb      	ldrb	r3, [r7, #3]
 8002d26:	015a      	lsls	r2, r3, #5
 8002d28:	693b      	ldr	r3, [r7, #16]
 8002d2a:	4413      	add	r3, r2
 8002d2c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002d30:	461a      	mov	r2, r3
 8002d32:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002d36:	6093      	str	r3, [r2, #8]
 8002d38:	f000 bd75 	b.w	8003826 <HCD_HC_IN_IRQHandler+0xccc>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_XFRC))
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	78fa      	ldrb	r2, [r7, #3]
 8002d42:	4611      	mov	r1, r2
 8002d44:	4618      	mov	r0, r3
 8002d46:	f005 f93e 	bl	8007fc6 <USB_ReadChInterrupts>
 8002d4a:	4603      	mov	r3, r0
 8002d4c:	f003 0301 	and.w	r3, r3, #1
 8002d50:	2b01      	cmp	r3, #1
 8002d52:	f040 8128 	bne.w	8002fa6 <HCD_HC_IN_IRQHandler+0x44c>
  {
    /* Clear any pending ACK IT */
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 8002d56:	78fb      	ldrb	r3, [r7, #3]
 8002d58:	015a      	lsls	r2, r3, #5
 8002d5a:	693b      	ldr	r3, [r7, #16]
 8002d5c:	4413      	add	r3, r2
 8002d5e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002d62:	461a      	mov	r2, r3
 8002d64:	2320      	movs	r3, #32
 8002d66:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_csplit == 1U)
 8002d68:	78fa      	ldrb	r2, [r7, #3]
 8002d6a:	6879      	ldr	r1, [r7, #4]
 8002d6c:	4613      	mov	r3, r2
 8002d6e:	011b      	lsls	r3, r3, #4
 8002d70:	1a9b      	subs	r3, r3, r2
 8002d72:	009b      	lsls	r3, r3, #2
 8002d74:	440b      	add	r3, r1
 8002d76:	331b      	adds	r3, #27
 8002d78:	781b      	ldrb	r3, [r3, #0]
 8002d7a:	2b01      	cmp	r3, #1
 8002d7c:	d119      	bne.n	8002db2 <HCD_HC_IN_IRQHandler+0x258>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 8002d7e:	78fa      	ldrb	r2, [r7, #3]
 8002d80:	6879      	ldr	r1, [r7, #4]
 8002d82:	4613      	mov	r3, r2
 8002d84:	011b      	lsls	r3, r3, #4
 8002d86:	1a9b      	subs	r3, r3, r2
 8002d88:	009b      	lsls	r3, r3, #2
 8002d8a:	440b      	add	r3, r1
 8002d8c:	331b      	adds	r3, #27
 8002d8e:	2200      	movs	r2, #0
 8002d90:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8002d92:	78fb      	ldrb	r3, [r7, #3]
 8002d94:	015a      	lsls	r2, r3, #5
 8002d96:	693b      	ldr	r3, [r7, #16]
 8002d98:	4413      	add	r3, r2
 8002d9a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002d9e:	685b      	ldr	r3, [r3, #4]
 8002da0:	78fa      	ldrb	r2, [r7, #3]
 8002da2:	0151      	lsls	r1, r2, #5
 8002da4:	693a      	ldr	r2, [r7, #16]
 8002da6:	440a      	add	r2, r1
 8002da8:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8002dac:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002db0:	6053      	str	r3, [r2, #4]
    }

    if (hhcd->Init.dma_enable != 0U)
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	799b      	ldrb	r3, [r3, #6]
 8002db6:	2b00      	cmp	r3, #0
 8002db8:	d01b      	beq.n	8002df2 <HCD_HC_IN_IRQHandler+0x298>
    {
      hhcd->hc[chnum].xfer_count = hhcd->hc[chnum].XferSize - (USBx_HC(chnum)->HCTSIZ & USB_OTG_HCTSIZ_XFRSIZ);
 8002dba:	78fa      	ldrb	r2, [r7, #3]
 8002dbc:	6879      	ldr	r1, [r7, #4]
 8002dbe:	4613      	mov	r3, r2
 8002dc0:	011b      	lsls	r3, r3, #4
 8002dc2:	1a9b      	subs	r3, r3, r2
 8002dc4:	009b      	lsls	r3, r3, #2
 8002dc6:	440b      	add	r3, r1
 8002dc8:	3330      	adds	r3, #48	@ 0x30
 8002dca:	6819      	ldr	r1, [r3, #0]
 8002dcc:	78fb      	ldrb	r3, [r7, #3]
 8002dce:	015a      	lsls	r2, r3, #5
 8002dd0:	693b      	ldr	r3, [r7, #16]
 8002dd2:	4413      	add	r3, r2
 8002dd4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002dd8:	691b      	ldr	r3, [r3, #16]
 8002dda:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002dde:	78fa      	ldrb	r2, [r7, #3]
 8002de0:	1ac9      	subs	r1, r1, r3
 8002de2:	6878      	ldr	r0, [r7, #4]
 8002de4:	4613      	mov	r3, r2
 8002de6:	011b      	lsls	r3, r3, #4
 8002de8:	1a9b      	subs	r3, r3, r2
 8002dea:	009b      	lsls	r3, r3, #2
 8002dec:	4403      	add	r3, r0
 8002dee:	3338      	adds	r3, #56	@ 0x38
 8002df0:	6019      	str	r1, [r3, #0]
    }

    hhcd->hc[chnum].state = HC_XFRC;
 8002df2:	78fa      	ldrb	r2, [r7, #3]
 8002df4:	6879      	ldr	r1, [r7, #4]
 8002df6:	4613      	mov	r3, r2
 8002df8:	011b      	lsls	r3, r3, #4
 8002dfa:	1a9b      	subs	r3, r3, r2
 8002dfc:	009b      	lsls	r3, r3, #2
 8002dfe:	440b      	add	r3, r1
 8002e00:	334d      	adds	r3, #77	@ 0x4d
 8002e02:	2201      	movs	r2, #1
 8002e04:	701a      	strb	r2, [r3, #0]
    hhcd->hc[chnum].ErrCnt = 0U;
 8002e06:	78fa      	ldrb	r2, [r7, #3]
 8002e08:	6879      	ldr	r1, [r7, #4]
 8002e0a:	4613      	mov	r3, r2
 8002e0c:	011b      	lsls	r3, r3, #4
 8002e0e:	1a9b      	subs	r3, r3, r2
 8002e10:	009b      	lsls	r3, r3, #2
 8002e12:	440b      	add	r3, r1
 8002e14:	3344      	adds	r3, #68	@ 0x44
 8002e16:	2200      	movs	r2, #0
 8002e18:	601a      	str	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 8002e1a:	78fb      	ldrb	r3, [r7, #3]
 8002e1c:	015a      	lsls	r2, r3, #5
 8002e1e:	693b      	ldr	r3, [r7, #16]
 8002e20:	4413      	add	r3, r2
 8002e22:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002e26:	461a      	mov	r2, r3
 8002e28:	2301      	movs	r3, #1
 8002e2a:	6093      	str	r3, [r2, #8]

    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8002e2c:	78fa      	ldrb	r2, [r7, #3]
 8002e2e:	6879      	ldr	r1, [r7, #4]
 8002e30:	4613      	mov	r3, r2
 8002e32:	011b      	lsls	r3, r3, #4
 8002e34:	1a9b      	subs	r3, r3, r2
 8002e36:	009b      	lsls	r3, r3, #2
 8002e38:	440b      	add	r3, r1
 8002e3a:	3326      	adds	r3, #38	@ 0x26
 8002e3c:	781b      	ldrb	r3, [r3, #0]
 8002e3e:	2b00      	cmp	r3, #0
 8002e40:	d00a      	beq.n	8002e58 <HCD_HC_IN_IRQHandler+0x2fe>
        (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8002e42:	78fa      	ldrb	r2, [r7, #3]
 8002e44:	6879      	ldr	r1, [r7, #4]
 8002e46:	4613      	mov	r3, r2
 8002e48:	011b      	lsls	r3, r3, #4
 8002e4a:	1a9b      	subs	r3, r3, r2
 8002e4c:	009b      	lsls	r3, r3, #2
 8002e4e:	440b      	add	r3, r1
 8002e50:	3326      	adds	r3, #38	@ 0x26
 8002e52:	781b      	ldrb	r3, [r3, #0]
    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8002e54:	2b02      	cmp	r3, #2
 8002e56:	d110      	bne.n	8002e7a <HCD_HC_IN_IRQHandler+0x320>
    {
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	78fa      	ldrb	r2, [r7, #3]
 8002e5e:	4611      	mov	r1, r2
 8002e60:	4618      	mov	r0, r3
 8002e62:	f005 fe4e 	bl	8008b02 <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 8002e66:	78fb      	ldrb	r3, [r7, #3]
 8002e68:	015a      	lsls	r2, r3, #5
 8002e6a:	693b      	ldr	r3, [r7, #16]
 8002e6c:	4413      	add	r3, r2
 8002e6e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002e72:	461a      	mov	r2, r3
 8002e74:	2310      	movs	r3, #16
 8002e76:	6093      	str	r3, [r2, #8]
 8002e78:	e03d      	b.n	8002ef6 <HCD_HC_IN_IRQHandler+0x39c>
    }
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_INTR) ||
 8002e7a:	78fa      	ldrb	r2, [r7, #3]
 8002e7c:	6879      	ldr	r1, [r7, #4]
 8002e7e:	4613      	mov	r3, r2
 8002e80:	011b      	lsls	r3, r3, #4
 8002e82:	1a9b      	subs	r3, r3, r2
 8002e84:	009b      	lsls	r3, r3, #2
 8002e86:	440b      	add	r3, r1
 8002e88:	3326      	adds	r3, #38	@ 0x26
 8002e8a:	781b      	ldrb	r3, [r3, #0]
 8002e8c:	2b03      	cmp	r3, #3
 8002e8e:	d00a      	beq.n	8002ea6 <HCD_HC_IN_IRQHandler+0x34c>
             (hhcd->hc[chnum].ep_type == EP_TYPE_ISOC))
 8002e90:	78fa      	ldrb	r2, [r7, #3]
 8002e92:	6879      	ldr	r1, [r7, #4]
 8002e94:	4613      	mov	r3, r2
 8002e96:	011b      	lsls	r3, r3, #4
 8002e98:	1a9b      	subs	r3, r3, r2
 8002e9a:	009b      	lsls	r3, r3, #2
 8002e9c:	440b      	add	r3, r1
 8002e9e:	3326      	adds	r3, #38	@ 0x26
 8002ea0:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_INTR) ||
 8002ea2:	2b01      	cmp	r3, #1
 8002ea4:	d127      	bne.n	8002ef6 <HCD_HC_IN_IRQHandler+0x39c>
    {
      USBx_HC(chnum)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 8002ea6:	78fb      	ldrb	r3, [r7, #3]
 8002ea8:	015a      	lsls	r2, r3, #5
 8002eaa:	693b      	ldr	r3, [r7, #16]
 8002eac:	4413      	add	r3, r2
 8002eae:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	78fa      	ldrb	r2, [r7, #3]
 8002eb6:	0151      	lsls	r1, r2, #5
 8002eb8:	693a      	ldr	r2, [r7, #16]
 8002eba:	440a      	add	r2, r1
 8002ebc:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8002ec0:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8002ec4:	6013      	str	r3, [r2, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 8002ec6:	78fa      	ldrb	r2, [r7, #3]
 8002ec8:	6879      	ldr	r1, [r7, #4]
 8002eca:	4613      	mov	r3, r2
 8002ecc:	011b      	lsls	r3, r3, #4
 8002ece:	1a9b      	subs	r3, r3, r2
 8002ed0:	009b      	lsls	r3, r3, #2
 8002ed2:	440b      	add	r3, r1
 8002ed4:	334c      	adds	r3, #76	@ 0x4c
 8002ed6:	2201      	movs	r2, #1
 8002ed8:	701a      	strb	r2, [r3, #0]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8002eda:	78fa      	ldrb	r2, [r7, #3]
 8002edc:	6879      	ldr	r1, [r7, #4]
 8002ede:	4613      	mov	r3, r2
 8002ee0:	011b      	lsls	r3, r3, #4
 8002ee2:	1a9b      	subs	r3, r3, r2
 8002ee4:	009b      	lsls	r3, r3, #2
 8002ee6:	440b      	add	r3, r1
 8002ee8:	334c      	adds	r3, #76	@ 0x4c
 8002eea:	781a      	ldrb	r2, [r3, #0]
 8002eec:	78fb      	ldrb	r3, [r7, #3]
 8002eee:	4619      	mov	r1, r3
 8002ef0:	6878      	ldr	r0, [r7, #4]
 8002ef2:	f00d faf7 	bl	80104e4 <HAL_HCD_HC_NotifyURBChange_Callback>
    else
    {
      /* ... */
    }

    if (hhcd->Init.dma_enable == 1U)
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	799b      	ldrb	r3, [r3, #6]
 8002efa:	2b01      	cmp	r3, #1
 8002efc:	d13b      	bne.n	8002f76 <HCD_HC_IN_IRQHandler+0x41c>
    {
      if ((((hhcd->hc[chnum].xfer_count + hhcd->hc[chnum].max_packet - 1U) / hhcd->hc[chnum].max_packet) & 1U) != 0U)
 8002efe:	78fa      	ldrb	r2, [r7, #3]
 8002f00:	6879      	ldr	r1, [r7, #4]
 8002f02:	4613      	mov	r3, r2
 8002f04:	011b      	lsls	r3, r3, #4
 8002f06:	1a9b      	subs	r3, r3, r2
 8002f08:	009b      	lsls	r3, r3, #2
 8002f0a:	440b      	add	r3, r1
 8002f0c:	3338      	adds	r3, #56	@ 0x38
 8002f0e:	6819      	ldr	r1, [r3, #0]
 8002f10:	78fa      	ldrb	r2, [r7, #3]
 8002f12:	6878      	ldr	r0, [r7, #4]
 8002f14:	4613      	mov	r3, r2
 8002f16:	011b      	lsls	r3, r3, #4
 8002f18:	1a9b      	subs	r3, r3, r2
 8002f1a:	009b      	lsls	r3, r3, #2
 8002f1c:	4403      	add	r3, r0
 8002f1e:	3328      	adds	r3, #40	@ 0x28
 8002f20:	881b      	ldrh	r3, [r3, #0]
 8002f22:	440b      	add	r3, r1
 8002f24:	1e59      	subs	r1, r3, #1
 8002f26:	78fa      	ldrb	r2, [r7, #3]
 8002f28:	6878      	ldr	r0, [r7, #4]
 8002f2a:	4613      	mov	r3, r2
 8002f2c:	011b      	lsls	r3, r3, #4
 8002f2e:	1a9b      	subs	r3, r3, r2
 8002f30:	009b      	lsls	r3, r3, #2
 8002f32:	4403      	add	r3, r0
 8002f34:	3328      	adds	r3, #40	@ 0x28
 8002f36:	881b      	ldrh	r3, [r3, #0]
 8002f38:	fbb1 f3f3 	udiv	r3, r1, r3
 8002f3c:	f003 0301 	and.w	r3, r3, #1
 8002f40:	2b00      	cmp	r3, #0
 8002f42:	f000 8470 	beq.w	8003826 <HCD_HC_IN_IRQHandler+0xccc>
      {
        hhcd->hc[chnum].toggle_in ^= 1U;
 8002f46:	78fa      	ldrb	r2, [r7, #3]
 8002f48:	6879      	ldr	r1, [r7, #4]
 8002f4a:	4613      	mov	r3, r2
 8002f4c:	011b      	lsls	r3, r3, #4
 8002f4e:	1a9b      	subs	r3, r3, r2
 8002f50:	009b      	lsls	r3, r3, #2
 8002f52:	440b      	add	r3, r1
 8002f54:	333c      	adds	r3, #60	@ 0x3c
 8002f56:	781b      	ldrb	r3, [r3, #0]
 8002f58:	78fa      	ldrb	r2, [r7, #3]
 8002f5a:	f083 0301 	eor.w	r3, r3, #1
 8002f5e:	b2d8      	uxtb	r0, r3
 8002f60:	6879      	ldr	r1, [r7, #4]
 8002f62:	4613      	mov	r3, r2
 8002f64:	011b      	lsls	r3, r3, #4
 8002f66:	1a9b      	subs	r3, r3, r2
 8002f68:	009b      	lsls	r3, r3, #2
 8002f6a:	440b      	add	r3, r1
 8002f6c:	333c      	adds	r3, #60	@ 0x3c
 8002f6e:	4602      	mov	r2, r0
 8002f70:	701a      	strb	r2, [r3, #0]
 8002f72:	f000 bc58 	b.w	8003826 <HCD_HC_IN_IRQHandler+0xccc>
      }
    }
    else
    {
      hhcd->hc[chnum].toggle_in ^= 1U;
 8002f76:	78fa      	ldrb	r2, [r7, #3]
 8002f78:	6879      	ldr	r1, [r7, #4]
 8002f7a:	4613      	mov	r3, r2
 8002f7c:	011b      	lsls	r3, r3, #4
 8002f7e:	1a9b      	subs	r3, r3, r2
 8002f80:	009b      	lsls	r3, r3, #2
 8002f82:	440b      	add	r3, r1
 8002f84:	333c      	adds	r3, #60	@ 0x3c
 8002f86:	781b      	ldrb	r3, [r3, #0]
 8002f88:	78fa      	ldrb	r2, [r7, #3]
 8002f8a:	f083 0301 	eor.w	r3, r3, #1
 8002f8e:	b2d8      	uxtb	r0, r3
 8002f90:	6879      	ldr	r1, [r7, #4]
 8002f92:	4613      	mov	r3, r2
 8002f94:	011b      	lsls	r3, r3, #4
 8002f96:	1a9b      	subs	r3, r3, r2
 8002f98:	009b      	lsls	r3, r3, #2
 8002f9a:	440b      	add	r3, r1
 8002f9c:	333c      	adds	r3, #60	@ 0x3c
 8002f9e:	4602      	mov	r2, r0
 8002fa0:	701a      	strb	r2, [r3, #0]
 8002fa2:	f000 bc40 	b.w	8003826 <HCD_HC_IN_IRQHandler+0xccc>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_ACK))
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	78fa      	ldrb	r2, [r7, #3]
 8002fac:	4611      	mov	r1, r2
 8002fae:	4618      	mov	r0, r3
 8002fb0:	f005 f809 	bl	8007fc6 <USB_ReadChInterrupts>
 8002fb4:	4603      	mov	r3, r0
 8002fb6:	f003 0320 	and.w	r3, r3, #32
 8002fba:	2b20      	cmp	r3, #32
 8002fbc:	d131      	bne.n	8003022 <HCD_HC_IN_IRQHandler+0x4c8>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 8002fbe:	78fb      	ldrb	r3, [r7, #3]
 8002fc0:	015a      	lsls	r2, r3, #5
 8002fc2:	693b      	ldr	r3, [r7, #16]
 8002fc4:	4413      	add	r3, r2
 8002fc6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002fca:	461a      	mov	r2, r3
 8002fcc:	2320      	movs	r3, #32
 8002fce:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_ssplit == 1U)
 8002fd0:	78fa      	ldrb	r2, [r7, #3]
 8002fd2:	6879      	ldr	r1, [r7, #4]
 8002fd4:	4613      	mov	r3, r2
 8002fd6:	011b      	lsls	r3, r3, #4
 8002fd8:	1a9b      	subs	r3, r3, r2
 8002fda:	009b      	lsls	r3, r3, #2
 8002fdc:	440b      	add	r3, r1
 8002fde:	331a      	adds	r3, #26
 8002fe0:	781b      	ldrb	r3, [r3, #0]
 8002fe2:	2b01      	cmp	r3, #1
 8002fe4:	f040 841f 	bne.w	8003826 <HCD_HC_IN_IRQHandler+0xccc>
    {
      hhcd->hc[chnum].do_csplit = 1U;
 8002fe8:	78fa      	ldrb	r2, [r7, #3]
 8002fea:	6879      	ldr	r1, [r7, #4]
 8002fec:	4613      	mov	r3, r2
 8002fee:	011b      	lsls	r3, r3, #4
 8002ff0:	1a9b      	subs	r3, r3, r2
 8002ff2:	009b      	lsls	r3, r3, #2
 8002ff4:	440b      	add	r3, r1
 8002ff6:	331b      	adds	r3, #27
 8002ff8:	2201      	movs	r2, #1
 8002ffa:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_ACK;
 8002ffc:	78fa      	ldrb	r2, [r7, #3]
 8002ffe:	6879      	ldr	r1, [r7, #4]
 8003000:	4613      	mov	r3, r2
 8003002:	011b      	lsls	r3, r3, #4
 8003004:	1a9b      	subs	r3, r3, r2
 8003006:	009b      	lsls	r3, r3, #2
 8003008:	440b      	add	r3, r1
 800300a:	334d      	adds	r3, #77	@ 0x4d
 800300c:	2203      	movs	r2, #3
 800300e:	701a      	strb	r2, [r3, #0]

      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	78fa      	ldrb	r2, [r7, #3]
 8003016:	4611      	mov	r1, r2
 8003018:	4618      	mov	r0, r3
 800301a:	f005 fd72 	bl	8008b02 <USB_HC_Halt>
 800301e:	f000 bc02 	b.w	8003826 <HCD_HC_IN_IRQHandler+0xccc>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_CHH))
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	681b      	ldr	r3, [r3, #0]
 8003026:	78fa      	ldrb	r2, [r7, #3]
 8003028:	4611      	mov	r1, r2
 800302a:	4618      	mov	r0, r3
 800302c:	f004 ffcb 	bl	8007fc6 <USB_ReadChInterrupts>
 8003030:	4603      	mov	r3, r0
 8003032:	f003 0302 	and.w	r3, r3, #2
 8003036:	2b02      	cmp	r3, #2
 8003038:	f040 8305 	bne.w	8003646 <HCD_HC_IN_IRQHandler+0xaec>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 800303c:	78fb      	ldrb	r3, [r7, #3]
 800303e:	015a      	lsls	r2, r3, #5
 8003040:	693b      	ldr	r3, [r7, #16]
 8003042:	4413      	add	r3, r2
 8003044:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003048:	461a      	mov	r2, r3
 800304a:	2302      	movs	r3, #2
 800304c:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].state == HC_XFRC)
 800304e:	78fa      	ldrb	r2, [r7, #3]
 8003050:	6879      	ldr	r1, [r7, #4]
 8003052:	4613      	mov	r3, r2
 8003054:	011b      	lsls	r3, r3, #4
 8003056:	1a9b      	subs	r3, r3, r2
 8003058:	009b      	lsls	r3, r3, #2
 800305a:	440b      	add	r3, r1
 800305c:	334d      	adds	r3, #77	@ 0x4d
 800305e:	781b      	ldrb	r3, [r3, #0]
 8003060:	2b01      	cmp	r3, #1
 8003062:	d114      	bne.n	800308e <HCD_HC_IN_IRQHandler+0x534>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003064:	78fa      	ldrb	r2, [r7, #3]
 8003066:	6879      	ldr	r1, [r7, #4]
 8003068:	4613      	mov	r3, r2
 800306a:	011b      	lsls	r3, r3, #4
 800306c:	1a9b      	subs	r3, r3, r2
 800306e:	009b      	lsls	r3, r3, #2
 8003070:	440b      	add	r3, r1
 8003072:	334d      	adds	r3, #77	@ 0x4d
 8003074:	2202      	movs	r2, #2
 8003076:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 8003078:	78fa      	ldrb	r2, [r7, #3]
 800307a:	6879      	ldr	r1, [r7, #4]
 800307c:	4613      	mov	r3, r2
 800307e:	011b      	lsls	r3, r3, #4
 8003080:	1a9b      	subs	r3, r3, r2
 8003082:	009b      	lsls	r3, r3, #2
 8003084:	440b      	add	r3, r1
 8003086:	334c      	adds	r3, #76	@ 0x4c
 8003088:	2201      	movs	r2, #1
 800308a:	701a      	strb	r2, [r3, #0]
 800308c:	e2cc      	b.n	8003628 <HCD_HC_IN_IRQHandler+0xace>
    }
    else if (hhcd->hc[chnum].state == HC_STALL)
 800308e:	78fa      	ldrb	r2, [r7, #3]
 8003090:	6879      	ldr	r1, [r7, #4]
 8003092:	4613      	mov	r3, r2
 8003094:	011b      	lsls	r3, r3, #4
 8003096:	1a9b      	subs	r3, r3, r2
 8003098:	009b      	lsls	r3, r3, #2
 800309a:	440b      	add	r3, r1
 800309c:	334d      	adds	r3, #77	@ 0x4d
 800309e:	781b      	ldrb	r3, [r3, #0]
 80030a0:	2b06      	cmp	r3, #6
 80030a2:	d114      	bne.n	80030ce <HCD_HC_IN_IRQHandler+0x574>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80030a4:	78fa      	ldrb	r2, [r7, #3]
 80030a6:	6879      	ldr	r1, [r7, #4]
 80030a8:	4613      	mov	r3, r2
 80030aa:	011b      	lsls	r3, r3, #4
 80030ac:	1a9b      	subs	r3, r3, r2
 80030ae:	009b      	lsls	r3, r3, #2
 80030b0:	440b      	add	r3, r1
 80030b2:	334d      	adds	r3, #77	@ 0x4d
 80030b4:	2202      	movs	r2, #2
 80030b6:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_STALL;
 80030b8:	78fa      	ldrb	r2, [r7, #3]
 80030ba:	6879      	ldr	r1, [r7, #4]
 80030bc:	4613      	mov	r3, r2
 80030be:	011b      	lsls	r3, r3, #4
 80030c0:	1a9b      	subs	r3, r3, r2
 80030c2:	009b      	lsls	r3, r3, #2
 80030c4:	440b      	add	r3, r1
 80030c6:	334c      	adds	r3, #76	@ 0x4c
 80030c8:	2205      	movs	r2, #5
 80030ca:	701a      	strb	r2, [r3, #0]
 80030cc:	e2ac      	b.n	8003628 <HCD_HC_IN_IRQHandler+0xace>
    }
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 80030ce:	78fa      	ldrb	r2, [r7, #3]
 80030d0:	6879      	ldr	r1, [r7, #4]
 80030d2:	4613      	mov	r3, r2
 80030d4:	011b      	lsls	r3, r3, #4
 80030d6:	1a9b      	subs	r3, r3, r2
 80030d8:	009b      	lsls	r3, r3, #2
 80030da:	440b      	add	r3, r1
 80030dc:	334d      	adds	r3, #77	@ 0x4d
 80030de:	781b      	ldrb	r3, [r3, #0]
 80030e0:	2b07      	cmp	r3, #7
 80030e2:	d00b      	beq.n	80030fc <HCD_HC_IN_IRQHandler+0x5a2>
             (hhcd->hc[chnum].state == HC_DATATGLERR))
 80030e4:	78fa      	ldrb	r2, [r7, #3]
 80030e6:	6879      	ldr	r1, [r7, #4]
 80030e8:	4613      	mov	r3, r2
 80030ea:	011b      	lsls	r3, r3, #4
 80030ec:	1a9b      	subs	r3, r3, r2
 80030ee:	009b      	lsls	r3, r3, #2
 80030f0:	440b      	add	r3, r1
 80030f2:	334d      	adds	r3, #77	@ 0x4d
 80030f4:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 80030f6:	2b09      	cmp	r3, #9
 80030f8:	f040 80a6 	bne.w	8003248 <HCD_HC_IN_IRQHandler+0x6ee>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80030fc:	78fa      	ldrb	r2, [r7, #3]
 80030fe:	6879      	ldr	r1, [r7, #4]
 8003100:	4613      	mov	r3, r2
 8003102:	011b      	lsls	r3, r3, #4
 8003104:	1a9b      	subs	r3, r3, r2
 8003106:	009b      	lsls	r3, r3, #2
 8003108:	440b      	add	r3, r1
 800310a:	334d      	adds	r3, #77	@ 0x4d
 800310c:	2202      	movs	r2, #2
 800310e:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 8003110:	78fa      	ldrb	r2, [r7, #3]
 8003112:	6879      	ldr	r1, [r7, #4]
 8003114:	4613      	mov	r3, r2
 8003116:	011b      	lsls	r3, r3, #4
 8003118:	1a9b      	subs	r3, r3, r2
 800311a:	009b      	lsls	r3, r3, #2
 800311c:	440b      	add	r3, r1
 800311e:	3344      	adds	r3, #68	@ 0x44
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	1c59      	adds	r1, r3, #1
 8003124:	6878      	ldr	r0, [r7, #4]
 8003126:	4613      	mov	r3, r2
 8003128:	011b      	lsls	r3, r3, #4
 800312a:	1a9b      	subs	r3, r3, r2
 800312c:	009b      	lsls	r3, r3, #2
 800312e:	4403      	add	r3, r0
 8003130:	3344      	adds	r3, #68	@ 0x44
 8003132:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8003134:	78fa      	ldrb	r2, [r7, #3]
 8003136:	6879      	ldr	r1, [r7, #4]
 8003138:	4613      	mov	r3, r2
 800313a:	011b      	lsls	r3, r3, #4
 800313c:	1a9b      	subs	r3, r3, r2
 800313e:	009b      	lsls	r3, r3, #2
 8003140:	440b      	add	r3, r1
 8003142:	3344      	adds	r3, #68	@ 0x44
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	2b02      	cmp	r3, #2
 8003148:	d943      	bls.n	80031d2 <HCD_HC_IN_IRQHandler+0x678>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 800314a:	78fa      	ldrb	r2, [r7, #3]
 800314c:	6879      	ldr	r1, [r7, #4]
 800314e:	4613      	mov	r3, r2
 8003150:	011b      	lsls	r3, r3, #4
 8003152:	1a9b      	subs	r3, r3, r2
 8003154:	009b      	lsls	r3, r3, #2
 8003156:	440b      	add	r3, r1
 8003158:	3344      	adds	r3, #68	@ 0x44
 800315a:	2200      	movs	r2, #0
 800315c:	601a      	str	r2, [r3, #0]

        if (hhcd->hc[chnum].do_ssplit == 1U)
 800315e:	78fa      	ldrb	r2, [r7, #3]
 8003160:	6879      	ldr	r1, [r7, #4]
 8003162:	4613      	mov	r3, r2
 8003164:	011b      	lsls	r3, r3, #4
 8003166:	1a9b      	subs	r3, r3, r2
 8003168:	009b      	lsls	r3, r3, #2
 800316a:	440b      	add	r3, r1
 800316c:	331a      	adds	r3, #26
 800316e:	781b      	ldrb	r3, [r3, #0]
 8003170:	2b01      	cmp	r3, #1
 8003172:	d123      	bne.n	80031bc <HCD_HC_IN_IRQHandler+0x662>
        {
          hhcd->hc[chnum].do_csplit = 0U;
 8003174:	78fa      	ldrb	r2, [r7, #3]
 8003176:	6879      	ldr	r1, [r7, #4]
 8003178:	4613      	mov	r3, r2
 800317a:	011b      	lsls	r3, r3, #4
 800317c:	1a9b      	subs	r3, r3, r2
 800317e:	009b      	lsls	r3, r3, #2
 8003180:	440b      	add	r3, r1
 8003182:	331b      	adds	r3, #27
 8003184:	2200      	movs	r2, #0
 8003186:	701a      	strb	r2, [r3, #0]
          hhcd->hc[chnum].ep_ss_schedule = 0U;
 8003188:	78fa      	ldrb	r2, [r7, #3]
 800318a:	6879      	ldr	r1, [r7, #4]
 800318c:	4613      	mov	r3, r2
 800318e:	011b      	lsls	r3, r3, #4
 8003190:	1a9b      	subs	r3, r3, r2
 8003192:	009b      	lsls	r3, r3, #2
 8003194:	440b      	add	r3, r1
 8003196:	331c      	adds	r3, #28
 8003198:	2200      	movs	r2, #0
 800319a:	701a      	strb	r2, [r3, #0]
          __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 800319c:	78fb      	ldrb	r3, [r7, #3]
 800319e:	015a      	lsls	r2, r3, #5
 80031a0:	693b      	ldr	r3, [r7, #16]
 80031a2:	4413      	add	r3, r2
 80031a4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80031a8:	685b      	ldr	r3, [r3, #4]
 80031aa:	78fa      	ldrb	r2, [r7, #3]
 80031ac:	0151      	lsls	r1, r2, #5
 80031ae:	693a      	ldr	r2, [r7, #16]
 80031b0:	440a      	add	r2, r1
 80031b2:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80031b6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80031ba:	6053      	str	r3, [r2, #4]
        }

        hhcd->hc[chnum].urb_state = URB_ERROR;
 80031bc:	78fa      	ldrb	r2, [r7, #3]
 80031be:	6879      	ldr	r1, [r7, #4]
 80031c0:	4613      	mov	r3, r2
 80031c2:	011b      	lsls	r3, r3, #4
 80031c4:	1a9b      	subs	r3, r3, r2
 80031c6:	009b      	lsls	r3, r3, #2
 80031c8:	440b      	add	r3, r1
 80031ca:	334c      	adds	r3, #76	@ 0x4c
 80031cc:	2204      	movs	r2, #4
 80031ce:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 80031d0:	e229      	b.n	8003626 <HCD_HC_IN_IRQHandler+0xacc>
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80031d2:	78fa      	ldrb	r2, [r7, #3]
 80031d4:	6879      	ldr	r1, [r7, #4]
 80031d6:	4613      	mov	r3, r2
 80031d8:	011b      	lsls	r3, r3, #4
 80031da:	1a9b      	subs	r3, r3, r2
 80031dc:	009b      	lsls	r3, r3, #2
 80031de:	440b      	add	r3, r1
 80031e0:	334c      	adds	r3, #76	@ 0x4c
 80031e2:	2202      	movs	r2, #2
 80031e4:	701a      	strb	r2, [r3, #0]

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80031e6:	78fa      	ldrb	r2, [r7, #3]
 80031e8:	6879      	ldr	r1, [r7, #4]
 80031ea:	4613      	mov	r3, r2
 80031ec:	011b      	lsls	r3, r3, #4
 80031ee:	1a9b      	subs	r3, r3, r2
 80031f0:	009b      	lsls	r3, r3, #2
 80031f2:	440b      	add	r3, r1
 80031f4:	3326      	adds	r3, #38	@ 0x26
 80031f6:	781b      	ldrb	r3, [r3, #0]
 80031f8:	2b00      	cmp	r3, #0
 80031fa:	d00b      	beq.n	8003214 <HCD_HC_IN_IRQHandler+0x6ba>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 80031fc:	78fa      	ldrb	r2, [r7, #3]
 80031fe:	6879      	ldr	r1, [r7, #4]
 8003200:	4613      	mov	r3, r2
 8003202:	011b      	lsls	r3, r3, #4
 8003204:	1a9b      	subs	r3, r3, r2
 8003206:	009b      	lsls	r3, r3, #2
 8003208:	440b      	add	r3, r1
 800320a:	3326      	adds	r3, #38	@ 0x26
 800320c:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 800320e:	2b02      	cmp	r3, #2
 8003210:	f040 8209 	bne.w	8003626 <HCD_HC_IN_IRQHandler+0xacc>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 8003214:	78fb      	ldrb	r3, [r7, #3]
 8003216:	015a      	lsls	r2, r3, #5
 8003218:	693b      	ldr	r3, [r7, #16]
 800321a:	4413      	add	r3, r2
 800321c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8003224:	68fb      	ldr	r3, [r7, #12]
 8003226:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800322a:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 800322c:	68fb      	ldr	r3, [r7, #12]
 800322e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8003232:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 8003234:	78fb      	ldrb	r3, [r7, #3]
 8003236:	015a      	lsls	r2, r3, #5
 8003238:	693b      	ldr	r3, [r7, #16]
 800323a:	4413      	add	r3, r2
 800323c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003240:	461a      	mov	r2, r3
 8003242:	68fb      	ldr	r3, [r7, #12]
 8003244:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8003246:	e1ee      	b.n	8003626 <HCD_HC_IN_IRQHandler+0xacc>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_NYET)
 8003248:	78fa      	ldrb	r2, [r7, #3]
 800324a:	6879      	ldr	r1, [r7, #4]
 800324c:	4613      	mov	r3, r2
 800324e:	011b      	lsls	r3, r3, #4
 8003250:	1a9b      	subs	r3, r3, r2
 8003252:	009b      	lsls	r3, r3, #2
 8003254:	440b      	add	r3, r1
 8003256:	334d      	adds	r3, #77	@ 0x4d
 8003258:	781b      	ldrb	r3, [r3, #0]
 800325a:	2b05      	cmp	r3, #5
 800325c:	f040 80c8 	bne.w	80033f0 <HCD_HC_IN_IRQHandler+0x896>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003260:	78fa      	ldrb	r2, [r7, #3]
 8003262:	6879      	ldr	r1, [r7, #4]
 8003264:	4613      	mov	r3, r2
 8003266:	011b      	lsls	r3, r3, #4
 8003268:	1a9b      	subs	r3, r3, r2
 800326a:	009b      	lsls	r3, r3, #2
 800326c:	440b      	add	r3, r1
 800326e:	334d      	adds	r3, #77	@ 0x4d
 8003270:	2202      	movs	r2, #2
 8003272:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8003274:	78fa      	ldrb	r2, [r7, #3]
 8003276:	6879      	ldr	r1, [r7, #4]
 8003278:	4613      	mov	r3, r2
 800327a:	011b      	lsls	r3, r3, #4
 800327c:	1a9b      	subs	r3, r3, r2
 800327e:	009b      	lsls	r3, r3, #2
 8003280:	440b      	add	r3, r1
 8003282:	331b      	adds	r3, #27
 8003284:	781b      	ldrb	r3, [r3, #0]
 8003286:	2b01      	cmp	r3, #1
 8003288:	f040 81ce 	bne.w	8003628 <HCD_HC_IN_IRQHandler+0xace>
      {
        if (hhcd->hc[chnum].ep_type == EP_TYPE_INTR)
 800328c:	78fa      	ldrb	r2, [r7, #3]
 800328e:	6879      	ldr	r1, [r7, #4]
 8003290:	4613      	mov	r3, r2
 8003292:	011b      	lsls	r3, r3, #4
 8003294:	1a9b      	subs	r3, r3, r2
 8003296:	009b      	lsls	r3, r3, #2
 8003298:	440b      	add	r3, r1
 800329a:	3326      	adds	r3, #38	@ 0x26
 800329c:	781b      	ldrb	r3, [r3, #0]
 800329e:	2b03      	cmp	r3, #3
 80032a0:	d16b      	bne.n	800337a <HCD_HC_IN_IRQHandler+0x820>
        {
          hhcd->hc[chnum].NyetErrCnt++;
 80032a2:	78fa      	ldrb	r2, [r7, #3]
 80032a4:	6879      	ldr	r1, [r7, #4]
 80032a6:	4613      	mov	r3, r2
 80032a8:	011b      	lsls	r3, r3, #4
 80032aa:	1a9b      	subs	r3, r3, r2
 80032ac:	009b      	lsls	r3, r3, #2
 80032ae:	440b      	add	r3, r1
 80032b0:	3348      	adds	r3, #72	@ 0x48
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	1c59      	adds	r1, r3, #1
 80032b6:	6878      	ldr	r0, [r7, #4]
 80032b8:	4613      	mov	r3, r2
 80032ba:	011b      	lsls	r3, r3, #4
 80032bc:	1a9b      	subs	r3, r3, r2
 80032be:	009b      	lsls	r3, r3, #2
 80032c0:	4403      	add	r3, r0
 80032c2:	3348      	adds	r3, #72	@ 0x48
 80032c4:	6019      	str	r1, [r3, #0]
          if (hhcd->hc[chnum].NyetErrCnt > 2U)
 80032c6:	78fa      	ldrb	r2, [r7, #3]
 80032c8:	6879      	ldr	r1, [r7, #4]
 80032ca:	4613      	mov	r3, r2
 80032cc:	011b      	lsls	r3, r3, #4
 80032ce:	1a9b      	subs	r3, r3, r2
 80032d0:	009b      	lsls	r3, r3, #2
 80032d2:	440b      	add	r3, r1
 80032d4:	3348      	adds	r3, #72	@ 0x48
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	2b02      	cmp	r3, #2
 80032da:	d943      	bls.n	8003364 <HCD_HC_IN_IRQHandler+0x80a>
          {
            hhcd->hc[chnum].NyetErrCnt = 0U;
 80032dc:	78fa      	ldrb	r2, [r7, #3]
 80032de:	6879      	ldr	r1, [r7, #4]
 80032e0:	4613      	mov	r3, r2
 80032e2:	011b      	lsls	r3, r3, #4
 80032e4:	1a9b      	subs	r3, r3, r2
 80032e6:	009b      	lsls	r3, r3, #2
 80032e8:	440b      	add	r3, r1
 80032ea:	3348      	adds	r3, #72	@ 0x48
 80032ec:	2200      	movs	r2, #0
 80032ee:	601a      	str	r2, [r3, #0]
            hhcd->hc[chnum].do_csplit = 0U;
 80032f0:	78fa      	ldrb	r2, [r7, #3]
 80032f2:	6879      	ldr	r1, [r7, #4]
 80032f4:	4613      	mov	r3, r2
 80032f6:	011b      	lsls	r3, r3, #4
 80032f8:	1a9b      	subs	r3, r3, r2
 80032fa:	009b      	lsls	r3, r3, #2
 80032fc:	440b      	add	r3, r1
 80032fe:	331b      	adds	r3, #27
 8003300:	2200      	movs	r2, #0
 8003302:	701a      	strb	r2, [r3, #0]

            if (hhcd->hc[chnum].ErrCnt < 3U)
 8003304:	78fa      	ldrb	r2, [r7, #3]
 8003306:	6879      	ldr	r1, [r7, #4]
 8003308:	4613      	mov	r3, r2
 800330a:	011b      	lsls	r3, r3, #4
 800330c:	1a9b      	subs	r3, r3, r2
 800330e:	009b      	lsls	r3, r3, #2
 8003310:	440b      	add	r3, r1
 8003312:	3344      	adds	r3, #68	@ 0x44
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	2b02      	cmp	r3, #2
 8003318:	d809      	bhi.n	800332e <HCD_HC_IN_IRQHandler+0x7d4>
            {
              hhcd->hc[chnum].ep_ss_schedule = 1U;
 800331a:	78fa      	ldrb	r2, [r7, #3]
 800331c:	6879      	ldr	r1, [r7, #4]
 800331e:	4613      	mov	r3, r2
 8003320:	011b      	lsls	r3, r3, #4
 8003322:	1a9b      	subs	r3, r3, r2
 8003324:	009b      	lsls	r3, r3, #2
 8003326:	440b      	add	r3, r1
 8003328:	331c      	adds	r3, #28
 800332a:	2201      	movs	r2, #1
 800332c:	701a      	strb	r2, [r3, #0]
            }
            __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 800332e:	78fb      	ldrb	r3, [r7, #3]
 8003330:	015a      	lsls	r2, r3, #5
 8003332:	693b      	ldr	r3, [r7, #16]
 8003334:	4413      	add	r3, r2
 8003336:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800333a:	685b      	ldr	r3, [r3, #4]
 800333c:	78fa      	ldrb	r2, [r7, #3]
 800333e:	0151      	lsls	r1, r2, #5
 8003340:	693a      	ldr	r2, [r7, #16]
 8003342:	440a      	add	r2, r1
 8003344:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8003348:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800334c:	6053      	str	r3, [r2, #4]
            hhcd->hc[chnum].urb_state = URB_ERROR;
 800334e:	78fa      	ldrb	r2, [r7, #3]
 8003350:	6879      	ldr	r1, [r7, #4]
 8003352:	4613      	mov	r3, r2
 8003354:	011b      	lsls	r3, r3, #4
 8003356:	1a9b      	subs	r3, r3, r2
 8003358:	009b      	lsls	r3, r3, #2
 800335a:	440b      	add	r3, r1
 800335c:	334c      	adds	r3, #76	@ 0x4c
 800335e:	2204      	movs	r2, #4
 8003360:	701a      	strb	r2, [r3, #0]
 8003362:	e014      	b.n	800338e <HCD_HC_IN_IRQHandler+0x834>
          }
          else
          {
            hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8003364:	78fa      	ldrb	r2, [r7, #3]
 8003366:	6879      	ldr	r1, [r7, #4]
 8003368:	4613      	mov	r3, r2
 800336a:	011b      	lsls	r3, r3, #4
 800336c:	1a9b      	subs	r3, r3, r2
 800336e:	009b      	lsls	r3, r3, #2
 8003370:	440b      	add	r3, r1
 8003372:	334c      	adds	r3, #76	@ 0x4c
 8003374:	2202      	movs	r2, #2
 8003376:	701a      	strb	r2, [r3, #0]
 8003378:	e009      	b.n	800338e <HCD_HC_IN_IRQHandler+0x834>
          }
        }
        else
        {
          hhcd->hc[chnum].urb_state = URB_NOTREADY;
 800337a:	78fa      	ldrb	r2, [r7, #3]
 800337c:	6879      	ldr	r1, [r7, #4]
 800337e:	4613      	mov	r3, r2
 8003380:	011b      	lsls	r3, r3, #4
 8003382:	1a9b      	subs	r3, r3, r2
 8003384:	009b      	lsls	r3, r3, #2
 8003386:	440b      	add	r3, r1
 8003388:	334c      	adds	r3, #76	@ 0x4c
 800338a:	2202      	movs	r2, #2
 800338c:	701a      	strb	r2, [r3, #0]
        }

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 800338e:	78fa      	ldrb	r2, [r7, #3]
 8003390:	6879      	ldr	r1, [r7, #4]
 8003392:	4613      	mov	r3, r2
 8003394:	011b      	lsls	r3, r3, #4
 8003396:	1a9b      	subs	r3, r3, r2
 8003398:	009b      	lsls	r3, r3, #2
 800339a:	440b      	add	r3, r1
 800339c:	3326      	adds	r3, #38	@ 0x26
 800339e:	781b      	ldrb	r3, [r3, #0]
 80033a0:	2b00      	cmp	r3, #0
 80033a2:	d00b      	beq.n	80033bc <HCD_HC_IN_IRQHandler+0x862>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 80033a4:	78fa      	ldrb	r2, [r7, #3]
 80033a6:	6879      	ldr	r1, [r7, #4]
 80033a8:	4613      	mov	r3, r2
 80033aa:	011b      	lsls	r3, r3, #4
 80033ac:	1a9b      	subs	r3, r3, r2
 80033ae:	009b      	lsls	r3, r3, #2
 80033b0:	440b      	add	r3, r1
 80033b2:	3326      	adds	r3, #38	@ 0x26
 80033b4:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80033b6:	2b02      	cmp	r3, #2
 80033b8:	f040 8136 	bne.w	8003628 <HCD_HC_IN_IRQHandler+0xace>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 80033bc:	78fb      	ldrb	r3, [r7, #3]
 80033be:	015a      	lsls	r2, r3, #5
 80033c0:	693b      	ldr	r3, [r7, #16]
 80033c2:	4413      	add	r3, r2
 80033c4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80033cc:	68fb      	ldr	r3, [r7, #12]
 80033ce:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80033d2:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 80033d4:	68fb      	ldr	r3, [r7, #12]
 80033d6:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80033da:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 80033dc:	78fb      	ldrb	r3, [r7, #3]
 80033de:	015a      	lsls	r2, r3, #5
 80033e0:	693b      	ldr	r3, [r7, #16]
 80033e2:	4413      	add	r3, r2
 80033e4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80033e8:	461a      	mov	r2, r3
 80033ea:	68fb      	ldr	r3, [r7, #12]
 80033ec:	6013      	str	r3, [r2, #0]
 80033ee:	e11b      	b.n	8003628 <HCD_HC_IN_IRQHandler+0xace>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_ACK)
 80033f0:	78fa      	ldrb	r2, [r7, #3]
 80033f2:	6879      	ldr	r1, [r7, #4]
 80033f4:	4613      	mov	r3, r2
 80033f6:	011b      	lsls	r3, r3, #4
 80033f8:	1a9b      	subs	r3, r3, r2
 80033fa:	009b      	lsls	r3, r3, #2
 80033fc:	440b      	add	r3, r1
 80033fe:	334d      	adds	r3, #77	@ 0x4d
 8003400:	781b      	ldrb	r3, [r3, #0]
 8003402:	2b03      	cmp	r3, #3
 8003404:	f040 8081 	bne.w	800350a <HCD_HC_IN_IRQHandler+0x9b0>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003408:	78fa      	ldrb	r2, [r7, #3]
 800340a:	6879      	ldr	r1, [r7, #4]
 800340c:	4613      	mov	r3, r2
 800340e:	011b      	lsls	r3, r3, #4
 8003410:	1a9b      	subs	r3, r3, r2
 8003412:	009b      	lsls	r3, r3, #2
 8003414:	440b      	add	r3, r1
 8003416:	334d      	adds	r3, #77	@ 0x4d
 8003418:	2202      	movs	r2, #2
 800341a:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 800341c:	78fa      	ldrb	r2, [r7, #3]
 800341e:	6879      	ldr	r1, [r7, #4]
 8003420:	4613      	mov	r3, r2
 8003422:	011b      	lsls	r3, r3, #4
 8003424:	1a9b      	subs	r3, r3, r2
 8003426:	009b      	lsls	r3, r3, #2
 8003428:	440b      	add	r3, r1
 800342a:	331b      	adds	r3, #27
 800342c:	781b      	ldrb	r3, [r3, #0]
 800342e:	2b01      	cmp	r3, #1
 8003430:	f040 80fa 	bne.w	8003628 <HCD_HC_IN_IRQHandler+0xace>
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8003434:	78fa      	ldrb	r2, [r7, #3]
 8003436:	6879      	ldr	r1, [r7, #4]
 8003438:	4613      	mov	r3, r2
 800343a:	011b      	lsls	r3, r3, #4
 800343c:	1a9b      	subs	r3, r3, r2
 800343e:	009b      	lsls	r3, r3, #2
 8003440:	440b      	add	r3, r1
 8003442:	334c      	adds	r3, #76	@ 0x4c
 8003444:	2202      	movs	r2, #2
 8003446:	701a      	strb	r2, [r3, #0]

        /* Set Complete split and re-activate the channel */
        USBx_HC(chnum)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 8003448:	78fb      	ldrb	r3, [r7, #3]
 800344a:	015a      	lsls	r2, r3, #5
 800344c:	693b      	ldr	r3, [r7, #16]
 800344e:	4413      	add	r3, r2
 8003450:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003454:	685b      	ldr	r3, [r3, #4]
 8003456:	78fa      	ldrb	r2, [r7, #3]
 8003458:	0151      	lsls	r1, r2, #5
 800345a:	693a      	ldr	r2, [r7, #16]
 800345c:	440a      	add	r2, r1
 800345e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8003462:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003466:	6053      	str	r3, [r2, #4]
        USBx_HC(chnum)->HCINTMSK |= USB_OTG_HCINTMSK_NYET;
 8003468:	78fb      	ldrb	r3, [r7, #3]
 800346a:	015a      	lsls	r2, r3, #5
 800346c:	693b      	ldr	r3, [r7, #16]
 800346e:	4413      	add	r3, r2
 8003470:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003474:	68db      	ldr	r3, [r3, #12]
 8003476:	78fa      	ldrb	r2, [r7, #3]
 8003478:	0151      	lsls	r1, r2, #5
 800347a:	693a      	ldr	r2, [r7, #16]
 800347c:	440a      	add	r2, r1
 800347e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8003482:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003486:	60d3      	str	r3, [r2, #12]
        USBx_HC(chnum)->HCINTMSK &= ~USB_OTG_HCINT_ACK;
 8003488:	78fb      	ldrb	r3, [r7, #3]
 800348a:	015a      	lsls	r2, r3, #5
 800348c:	693b      	ldr	r3, [r7, #16]
 800348e:	4413      	add	r3, r2
 8003490:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003494:	68db      	ldr	r3, [r3, #12]
 8003496:	78fa      	ldrb	r2, [r7, #3]
 8003498:	0151      	lsls	r1, r2, #5
 800349a:	693a      	ldr	r2, [r7, #16]
 800349c:	440a      	add	r2, r1
 800349e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80034a2:	f023 0320 	bic.w	r3, r3, #32
 80034a6:	60d3      	str	r3, [r2, #12]

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80034a8:	78fa      	ldrb	r2, [r7, #3]
 80034aa:	6879      	ldr	r1, [r7, #4]
 80034ac:	4613      	mov	r3, r2
 80034ae:	011b      	lsls	r3, r3, #4
 80034b0:	1a9b      	subs	r3, r3, r2
 80034b2:	009b      	lsls	r3, r3, #2
 80034b4:	440b      	add	r3, r1
 80034b6:	3326      	adds	r3, #38	@ 0x26
 80034b8:	781b      	ldrb	r3, [r3, #0]
 80034ba:	2b00      	cmp	r3, #0
 80034bc:	d00b      	beq.n	80034d6 <HCD_HC_IN_IRQHandler+0x97c>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 80034be:	78fa      	ldrb	r2, [r7, #3]
 80034c0:	6879      	ldr	r1, [r7, #4]
 80034c2:	4613      	mov	r3, r2
 80034c4:	011b      	lsls	r3, r3, #4
 80034c6:	1a9b      	subs	r3, r3, r2
 80034c8:	009b      	lsls	r3, r3, #2
 80034ca:	440b      	add	r3, r1
 80034cc:	3326      	adds	r3, #38	@ 0x26
 80034ce:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80034d0:	2b02      	cmp	r3, #2
 80034d2:	f040 80a9 	bne.w	8003628 <HCD_HC_IN_IRQHandler+0xace>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 80034d6:	78fb      	ldrb	r3, [r7, #3]
 80034d8:	015a      	lsls	r2, r3, #5
 80034da:	693b      	ldr	r3, [r7, #16]
 80034dc:	4413      	add	r3, r2
 80034de:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80034e6:	68fb      	ldr	r3, [r7, #12]
 80034e8:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80034ec:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 80034ee:	68fb      	ldr	r3, [r7, #12]
 80034f0:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80034f4:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 80034f6:	78fb      	ldrb	r3, [r7, #3]
 80034f8:	015a      	lsls	r2, r3, #5
 80034fa:	693b      	ldr	r3, [r7, #16]
 80034fc:	4413      	add	r3, r2
 80034fe:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003502:	461a      	mov	r2, r3
 8003504:	68fb      	ldr	r3, [r7, #12]
 8003506:	6013      	str	r3, [r2, #0]
 8003508:	e08e      	b.n	8003628 <HCD_HC_IN_IRQHandler+0xace>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_NAK)
 800350a:	78fa      	ldrb	r2, [r7, #3]
 800350c:	6879      	ldr	r1, [r7, #4]
 800350e:	4613      	mov	r3, r2
 8003510:	011b      	lsls	r3, r3, #4
 8003512:	1a9b      	subs	r3, r3, r2
 8003514:	009b      	lsls	r3, r3, #2
 8003516:	440b      	add	r3, r1
 8003518:	334d      	adds	r3, #77	@ 0x4d
 800351a:	781b      	ldrb	r3, [r3, #0]
 800351c:	2b04      	cmp	r3, #4
 800351e:	d143      	bne.n	80035a8 <HCD_HC_IN_IRQHandler+0xa4e>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003520:	78fa      	ldrb	r2, [r7, #3]
 8003522:	6879      	ldr	r1, [r7, #4]
 8003524:	4613      	mov	r3, r2
 8003526:	011b      	lsls	r3, r3, #4
 8003528:	1a9b      	subs	r3, r3, r2
 800352a:	009b      	lsls	r3, r3, #2
 800352c:	440b      	add	r3, r1
 800352e:	334d      	adds	r3, #77	@ 0x4d
 8003530:	2202      	movs	r2, #2
 8003532:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8003534:	78fa      	ldrb	r2, [r7, #3]
 8003536:	6879      	ldr	r1, [r7, #4]
 8003538:	4613      	mov	r3, r2
 800353a:	011b      	lsls	r3, r3, #4
 800353c:	1a9b      	subs	r3, r3, r2
 800353e:	009b      	lsls	r3, r3, #2
 8003540:	440b      	add	r3, r1
 8003542:	334c      	adds	r3, #76	@ 0x4c
 8003544:	2202      	movs	r2, #2
 8003546:	701a      	strb	r2, [r3, #0]

      if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8003548:	78fa      	ldrb	r2, [r7, #3]
 800354a:	6879      	ldr	r1, [r7, #4]
 800354c:	4613      	mov	r3, r2
 800354e:	011b      	lsls	r3, r3, #4
 8003550:	1a9b      	subs	r3, r3, r2
 8003552:	009b      	lsls	r3, r3, #2
 8003554:	440b      	add	r3, r1
 8003556:	3326      	adds	r3, #38	@ 0x26
 8003558:	781b      	ldrb	r3, [r3, #0]
 800355a:	2b00      	cmp	r3, #0
 800355c:	d00a      	beq.n	8003574 <HCD_HC_IN_IRQHandler+0xa1a>
          (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 800355e:	78fa      	ldrb	r2, [r7, #3]
 8003560:	6879      	ldr	r1, [r7, #4]
 8003562:	4613      	mov	r3, r2
 8003564:	011b      	lsls	r3, r3, #4
 8003566:	1a9b      	subs	r3, r3, r2
 8003568:	009b      	lsls	r3, r3, #2
 800356a:	440b      	add	r3, r1
 800356c:	3326      	adds	r3, #38	@ 0x26
 800356e:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8003570:	2b02      	cmp	r3, #2
 8003572:	d159      	bne.n	8003628 <HCD_HC_IN_IRQHandler+0xace>
      {
        /* re-activate the channel */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 8003574:	78fb      	ldrb	r3, [r7, #3]
 8003576:	015a      	lsls	r2, r3, #5
 8003578:	693b      	ldr	r3, [r7, #16]
 800357a:	4413      	add	r3, r2
 800357c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8003584:	68fb      	ldr	r3, [r7, #12]
 8003586:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800358a:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 800358c:	68fb      	ldr	r3, [r7, #12]
 800358e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8003592:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 8003594:	78fb      	ldrb	r3, [r7, #3]
 8003596:	015a      	lsls	r2, r3, #5
 8003598:	693b      	ldr	r3, [r7, #16]
 800359a:	4413      	add	r3, r2
 800359c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80035a0:	461a      	mov	r2, r3
 80035a2:	68fb      	ldr	r3, [r7, #12]
 80035a4:	6013      	str	r3, [r2, #0]
 80035a6:	e03f      	b.n	8003628 <HCD_HC_IN_IRQHandler+0xace>
      }
    }
    else if (hhcd->hc[chnum].state == HC_BBLERR)
 80035a8:	78fa      	ldrb	r2, [r7, #3]
 80035aa:	6879      	ldr	r1, [r7, #4]
 80035ac:	4613      	mov	r3, r2
 80035ae:	011b      	lsls	r3, r3, #4
 80035b0:	1a9b      	subs	r3, r3, r2
 80035b2:	009b      	lsls	r3, r3, #2
 80035b4:	440b      	add	r3, r1
 80035b6:	334d      	adds	r3, #77	@ 0x4d
 80035b8:	781b      	ldrb	r3, [r3, #0]
 80035ba:	2b08      	cmp	r3, #8
 80035bc:	d126      	bne.n	800360c <HCD_HC_IN_IRQHandler+0xab2>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80035be:	78fa      	ldrb	r2, [r7, #3]
 80035c0:	6879      	ldr	r1, [r7, #4]
 80035c2:	4613      	mov	r3, r2
 80035c4:	011b      	lsls	r3, r3, #4
 80035c6:	1a9b      	subs	r3, r3, r2
 80035c8:	009b      	lsls	r3, r3, #2
 80035ca:	440b      	add	r3, r1
 80035cc:	334d      	adds	r3, #77	@ 0x4d
 80035ce:	2202      	movs	r2, #2
 80035d0:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 80035d2:	78fa      	ldrb	r2, [r7, #3]
 80035d4:	6879      	ldr	r1, [r7, #4]
 80035d6:	4613      	mov	r3, r2
 80035d8:	011b      	lsls	r3, r3, #4
 80035da:	1a9b      	subs	r3, r3, r2
 80035dc:	009b      	lsls	r3, r3, #2
 80035de:	440b      	add	r3, r1
 80035e0:	3344      	adds	r3, #68	@ 0x44
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	1c59      	adds	r1, r3, #1
 80035e6:	6878      	ldr	r0, [r7, #4]
 80035e8:	4613      	mov	r3, r2
 80035ea:	011b      	lsls	r3, r3, #4
 80035ec:	1a9b      	subs	r3, r3, r2
 80035ee:	009b      	lsls	r3, r3, #2
 80035f0:	4403      	add	r3, r0
 80035f2:	3344      	adds	r3, #68	@ 0x44
 80035f4:	6019      	str	r1, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_ERROR;
 80035f6:	78fa      	ldrb	r2, [r7, #3]
 80035f8:	6879      	ldr	r1, [r7, #4]
 80035fa:	4613      	mov	r3, r2
 80035fc:	011b      	lsls	r3, r3, #4
 80035fe:	1a9b      	subs	r3, r3, r2
 8003600:	009b      	lsls	r3, r3, #2
 8003602:	440b      	add	r3, r1
 8003604:	334c      	adds	r3, #76	@ 0x4c
 8003606:	2204      	movs	r2, #4
 8003608:	701a      	strb	r2, [r3, #0]
 800360a:	e00d      	b.n	8003628 <HCD_HC_IN_IRQHandler+0xace>
    }
    else
    {
      if (hhcd->hc[chnum].state == HC_HALTED)
 800360c:	78fa      	ldrb	r2, [r7, #3]
 800360e:	6879      	ldr	r1, [r7, #4]
 8003610:	4613      	mov	r3, r2
 8003612:	011b      	lsls	r3, r3, #4
 8003614:	1a9b      	subs	r3, r3, r2
 8003616:	009b      	lsls	r3, r3, #2
 8003618:	440b      	add	r3, r1
 800361a:	334d      	adds	r3, #77	@ 0x4d
 800361c:	781b      	ldrb	r3, [r3, #0]
 800361e:	2b02      	cmp	r3, #2
 8003620:	f000 8100 	beq.w	8003824 <HCD_HC_IN_IRQHandler+0xcca>
 8003624:	e000      	b.n	8003628 <HCD_HC_IN_IRQHandler+0xace>
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8003626:	bf00      	nop
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8003628:	78fa      	ldrb	r2, [r7, #3]
 800362a:	6879      	ldr	r1, [r7, #4]
 800362c:	4613      	mov	r3, r2
 800362e:	011b      	lsls	r3, r3, #4
 8003630:	1a9b      	subs	r3, r3, r2
 8003632:	009b      	lsls	r3, r3, #2
 8003634:	440b      	add	r3, r1
 8003636:	334c      	adds	r3, #76	@ 0x4c
 8003638:	781a      	ldrb	r2, [r3, #0]
 800363a:	78fb      	ldrb	r3, [r7, #3]
 800363c:	4619      	mov	r1, r3
 800363e:	6878      	ldr	r0, [r7, #4]
 8003640:	f00c ff50 	bl	80104e4 <HAL_HCD_HC_NotifyURBChange_Callback>
 8003644:	e0ef      	b.n	8003826 <HCD_HC_IN_IRQHandler+0xccc>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	681b      	ldr	r3, [r3, #0]
 800364a:	78fa      	ldrb	r2, [r7, #3]
 800364c:	4611      	mov	r1, r2
 800364e:	4618      	mov	r0, r3
 8003650:	f004 fcb9 	bl	8007fc6 <USB_ReadChInterrupts>
 8003654:	4603      	mov	r3, r0
 8003656:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800365a:	2b40      	cmp	r3, #64	@ 0x40
 800365c:	d12f      	bne.n	80036be <HCD_HC_IN_IRQHandler+0xb64>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 800365e:	78fb      	ldrb	r3, [r7, #3]
 8003660:	015a      	lsls	r2, r3, #5
 8003662:	693b      	ldr	r3, [r7, #16]
 8003664:	4413      	add	r3, r2
 8003666:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800366a:	461a      	mov	r2, r3
 800366c:	2340      	movs	r3, #64	@ 0x40
 800366e:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_NYET;
 8003670:	78fa      	ldrb	r2, [r7, #3]
 8003672:	6879      	ldr	r1, [r7, #4]
 8003674:	4613      	mov	r3, r2
 8003676:	011b      	lsls	r3, r3, #4
 8003678:	1a9b      	subs	r3, r3, r2
 800367a:	009b      	lsls	r3, r3, #2
 800367c:	440b      	add	r3, r1
 800367e:	334d      	adds	r3, #77	@ 0x4d
 8003680:	2205      	movs	r2, #5
 8003682:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ssplit == 0U)
 8003684:	78fa      	ldrb	r2, [r7, #3]
 8003686:	6879      	ldr	r1, [r7, #4]
 8003688:	4613      	mov	r3, r2
 800368a:	011b      	lsls	r3, r3, #4
 800368c:	1a9b      	subs	r3, r3, r2
 800368e:	009b      	lsls	r3, r3, #2
 8003690:	440b      	add	r3, r1
 8003692:	331a      	adds	r3, #26
 8003694:	781b      	ldrb	r3, [r3, #0]
 8003696:	2b00      	cmp	r3, #0
 8003698:	d109      	bne.n	80036ae <HCD_HC_IN_IRQHandler+0xb54>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 800369a:	78fa      	ldrb	r2, [r7, #3]
 800369c:	6879      	ldr	r1, [r7, #4]
 800369e:	4613      	mov	r3, r2
 80036a0:	011b      	lsls	r3, r3, #4
 80036a2:	1a9b      	subs	r3, r3, r2
 80036a4:	009b      	lsls	r3, r3, #2
 80036a6:	440b      	add	r3, r1
 80036a8:	3344      	adds	r3, #68	@ 0x44
 80036aa:	2200      	movs	r2, #0
 80036ac:	601a      	str	r2, [r3, #0]
    }

    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	78fa      	ldrb	r2, [r7, #3]
 80036b4:	4611      	mov	r1, r2
 80036b6:	4618      	mov	r0, r3
 80036b8:	f005 fa23 	bl	8008b02 <USB_HC_Halt>
 80036bc:	e0b3      	b.n	8003826 <HCD_HC_IN_IRQHandler+0xccc>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NAK))
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	78fa      	ldrb	r2, [r7, #3]
 80036c4:	4611      	mov	r1, r2
 80036c6:	4618      	mov	r0, r3
 80036c8:	f004 fc7d 	bl	8007fc6 <USB_ReadChInterrupts>
 80036cc:	4603      	mov	r3, r0
 80036ce:	f003 0310 	and.w	r3, r3, #16
 80036d2:	2b10      	cmp	r3, #16
 80036d4:	f040 80a7 	bne.w	8003826 <HCD_HC_IN_IRQHandler+0xccc>
  {
    if (hhcd->hc[chnum].ep_type == EP_TYPE_INTR)
 80036d8:	78fa      	ldrb	r2, [r7, #3]
 80036da:	6879      	ldr	r1, [r7, #4]
 80036dc:	4613      	mov	r3, r2
 80036de:	011b      	lsls	r3, r3, #4
 80036e0:	1a9b      	subs	r3, r3, r2
 80036e2:	009b      	lsls	r3, r3, #2
 80036e4:	440b      	add	r3, r1
 80036e6:	3326      	adds	r3, #38	@ 0x26
 80036e8:	781b      	ldrb	r3, [r3, #0]
 80036ea:	2b03      	cmp	r3, #3
 80036ec:	d11b      	bne.n	8003726 <HCD_HC_IN_IRQHandler+0xbcc>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 80036ee:	78fa      	ldrb	r2, [r7, #3]
 80036f0:	6879      	ldr	r1, [r7, #4]
 80036f2:	4613      	mov	r3, r2
 80036f4:	011b      	lsls	r3, r3, #4
 80036f6:	1a9b      	subs	r3, r3, r2
 80036f8:	009b      	lsls	r3, r3, #2
 80036fa:	440b      	add	r3, r1
 80036fc:	3344      	adds	r3, #68	@ 0x44
 80036fe:	2200      	movs	r2, #0
 8003700:	601a      	str	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_NAK;
 8003702:	78fa      	ldrb	r2, [r7, #3]
 8003704:	6879      	ldr	r1, [r7, #4]
 8003706:	4613      	mov	r3, r2
 8003708:	011b      	lsls	r3, r3, #4
 800370a:	1a9b      	subs	r3, r3, r2
 800370c:	009b      	lsls	r3, r3, #2
 800370e:	440b      	add	r3, r1
 8003710:	334d      	adds	r3, #77	@ 0x4d
 8003712:	2204      	movs	r2, #4
 8003714:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	78fa      	ldrb	r2, [r7, #3]
 800371c:	4611      	mov	r1, r2
 800371e:	4618      	mov	r0, r3
 8003720:	f005 f9ef 	bl	8008b02 <USB_HC_Halt>
 8003724:	e03f      	b.n	80037a6 <HCD_HC_IN_IRQHandler+0xc4c>
    }
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8003726:	78fa      	ldrb	r2, [r7, #3]
 8003728:	6879      	ldr	r1, [r7, #4]
 800372a:	4613      	mov	r3, r2
 800372c:	011b      	lsls	r3, r3, #4
 800372e:	1a9b      	subs	r3, r3, r2
 8003730:	009b      	lsls	r3, r3, #2
 8003732:	440b      	add	r3, r1
 8003734:	3326      	adds	r3, #38	@ 0x26
 8003736:	781b      	ldrb	r3, [r3, #0]
 8003738:	2b00      	cmp	r3, #0
 800373a:	d00a      	beq.n	8003752 <HCD_HC_IN_IRQHandler+0xbf8>
             (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 800373c:	78fa      	ldrb	r2, [r7, #3]
 800373e:	6879      	ldr	r1, [r7, #4]
 8003740:	4613      	mov	r3, r2
 8003742:	011b      	lsls	r3, r3, #4
 8003744:	1a9b      	subs	r3, r3, r2
 8003746:	009b      	lsls	r3, r3, #2
 8003748:	440b      	add	r3, r1
 800374a:	3326      	adds	r3, #38	@ 0x26
 800374c:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 800374e:	2b02      	cmp	r3, #2
 8003750:	d129      	bne.n	80037a6 <HCD_HC_IN_IRQHandler+0xc4c>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 8003752:	78fa      	ldrb	r2, [r7, #3]
 8003754:	6879      	ldr	r1, [r7, #4]
 8003756:	4613      	mov	r3, r2
 8003758:	011b      	lsls	r3, r3, #4
 800375a:	1a9b      	subs	r3, r3, r2
 800375c:	009b      	lsls	r3, r3, #2
 800375e:	440b      	add	r3, r1
 8003760:	3344      	adds	r3, #68	@ 0x44
 8003762:	2200      	movs	r2, #0
 8003764:	601a      	str	r2, [r3, #0]

      if ((hhcd->Init.dma_enable == 0U) || (hhcd->hc[chnum].do_csplit == 1U))
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	799b      	ldrb	r3, [r3, #6]
 800376a:	2b00      	cmp	r3, #0
 800376c:	d00a      	beq.n	8003784 <HCD_HC_IN_IRQHandler+0xc2a>
 800376e:	78fa      	ldrb	r2, [r7, #3]
 8003770:	6879      	ldr	r1, [r7, #4]
 8003772:	4613      	mov	r3, r2
 8003774:	011b      	lsls	r3, r3, #4
 8003776:	1a9b      	subs	r3, r3, r2
 8003778:	009b      	lsls	r3, r3, #2
 800377a:	440b      	add	r3, r1
 800377c:	331b      	adds	r3, #27
 800377e:	781b      	ldrb	r3, [r3, #0]
 8003780:	2b01      	cmp	r3, #1
 8003782:	d110      	bne.n	80037a6 <HCD_HC_IN_IRQHandler+0xc4c>
      {
        hhcd->hc[chnum].state = HC_NAK;
 8003784:	78fa      	ldrb	r2, [r7, #3]
 8003786:	6879      	ldr	r1, [r7, #4]
 8003788:	4613      	mov	r3, r2
 800378a:	011b      	lsls	r3, r3, #4
 800378c:	1a9b      	subs	r3, r3, r2
 800378e:	009b      	lsls	r3, r3, #2
 8003790:	440b      	add	r3, r1
 8003792:	334d      	adds	r3, #77	@ 0x4d
 8003794:	2204      	movs	r2, #4
 8003796:	701a      	strb	r2, [r3, #0]
        (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	78fa      	ldrb	r2, [r7, #3]
 800379e:	4611      	mov	r1, r2
 80037a0:	4618      	mov	r0, r3
 80037a2:	f005 f9ae 	bl	8008b02 <USB_HC_Halt>
    else
    {
      /* ... */
    }

    if (hhcd->hc[chnum].do_csplit == 1U)
 80037a6:	78fa      	ldrb	r2, [r7, #3]
 80037a8:	6879      	ldr	r1, [r7, #4]
 80037aa:	4613      	mov	r3, r2
 80037ac:	011b      	lsls	r3, r3, #4
 80037ae:	1a9b      	subs	r3, r3, r2
 80037b0:	009b      	lsls	r3, r3, #2
 80037b2:	440b      	add	r3, r1
 80037b4:	331b      	adds	r3, #27
 80037b6:	781b      	ldrb	r3, [r3, #0]
 80037b8:	2b01      	cmp	r3, #1
 80037ba:	d129      	bne.n	8003810 <HCD_HC_IN_IRQHandler+0xcb6>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 80037bc:	78fa      	ldrb	r2, [r7, #3]
 80037be:	6879      	ldr	r1, [r7, #4]
 80037c0:	4613      	mov	r3, r2
 80037c2:	011b      	lsls	r3, r3, #4
 80037c4:	1a9b      	subs	r3, r3, r2
 80037c6:	009b      	lsls	r3, r3, #2
 80037c8:	440b      	add	r3, r1
 80037ca:	331b      	adds	r3, #27
 80037cc:	2200      	movs	r2, #0
 80037ce:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 80037d0:	78fb      	ldrb	r3, [r7, #3]
 80037d2:	015a      	lsls	r2, r3, #5
 80037d4:	693b      	ldr	r3, [r7, #16]
 80037d6:	4413      	add	r3, r2
 80037d8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80037dc:	685b      	ldr	r3, [r3, #4]
 80037de:	78fa      	ldrb	r2, [r7, #3]
 80037e0:	0151      	lsls	r1, r2, #5
 80037e2:	693a      	ldr	r2, [r7, #16]
 80037e4:	440a      	add	r2, r1
 80037e6:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80037ea:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80037ee:	6053      	str	r3, [r2, #4]
      __HAL_HCD_UNMASK_ACK_HC_INT(chnum);
 80037f0:	78fb      	ldrb	r3, [r7, #3]
 80037f2:	015a      	lsls	r2, r3, #5
 80037f4:	693b      	ldr	r3, [r7, #16]
 80037f6:	4413      	add	r3, r2
 80037f8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80037fc:	68db      	ldr	r3, [r3, #12]
 80037fe:	78fa      	ldrb	r2, [r7, #3]
 8003800:	0151      	lsls	r1, r2, #5
 8003802:	693a      	ldr	r2, [r7, #16]
 8003804:	440a      	add	r2, r1
 8003806:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800380a:	f043 0320 	orr.w	r3, r3, #32
 800380e:	60d3      	str	r3, [r2, #12]
    }

    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 8003810:	78fb      	ldrb	r3, [r7, #3]
 8003812:	015a      	lsls	r2, r3, #5
 8003814:	693b      	ldr	r3, [r7, #16]
 8003816:	4413      	add	r3, r2
 8003818:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800381c:	461a      	mov	r2, r3
 800381e:	2310      	movs	r3, #16
 8003820:	6093      	str	r3, [r2, #8]
 8003822:	e000      	b.n	8003826 <HCD_HC_IN_IRQHandler+0xccc>
        return;
 8003824:	bf00      	nop
  }
  else
  {
    /* ... */
  }
}
 8003826:	3718      	adds	r7, #24
 8003828:	46bd      	mov	sp, r7
 800382a:	bd80      	pop	{r7, pc}

0800382c <HCD_HC_OUT_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_OUT_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 800382c:	b580      	push	{r7, lr}
 800382e:	b086      	sub	sp, #24
 8003830:	af00      	add	r7, sp, #0
 8003832:	6078      	str	r0, [r7, #4]
 8003834:	460b      	mov	r3, r1
 8003836:	70fb      	strb	r3, [r7, #3]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800383e:	697b      	ldr	r3, [r7, #20]
 8003840:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg;
  uint32_t num_packets;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_AHBERR))
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	78fa      	ldrb	r2, [r7, #3]
 8003848:	4611      	mov	r1, r2
 800384a:	4618      	mov	r0, r3
 800384c:	f004 fbbb 	bl	8007fc6 <USB_ReadChInterrupts>
 8003850:	4603      	mov	r3, r0
 8003852:	f003 0304 	and.w	r3, r3, #4
 8003856:	2b04      	cmp	r3, #4
 8003858:	d11b      	bne.n	8003892 <HCD_HC_OUT_IRQHandler+0x66>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 800385a:	78fb      	ldrb	r3, [r7, #3]
 800385c:	015a      	lsls	r2, r3, #5
 800385e:	693b      	ldr	r3, [r7, #16]
 8003860:	4413      	add	r3, r2
 8003862:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003866:	461a      	mov	r2, r3
 8003868:	2304      	movs	r3, #4
 800386a:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 800386c:	78fa      	ldrb	r2, [r7, #3]
 800386e:	6879      	ldr	r1, [r7, #4]
 8003870:	4613      	mov	r3, r2
 8003872:	011b      	lsls	r3, r3, #4
 8003874:	1a9b      	subs	r3, r3, r2
 8003876:	009b      	lsls	r3, r3, #2
 8003878:	440b      	add	r3, r1
 800387a:	334d      	adds	r3, #77	@ 0x4d
 800387c:	2207      	movs	r2, #7
 800387e:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	78fa      	ldrb	r2, [r7, #3]
 8003886:	4611      	mov	r1, r2
 8003888:	4618      	mov	r0, r3
 800388a:	f005 f93a 	bl	8008b02 <USB_HC_Halt>
 800388e:	f000 bc89 	b.w	80041a4 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_ACK))
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	78fa      	ldrb	r2, [r7, #3]
 8003898:	4611      	mov	r1, r2
 800389a:	4618      	mov	r0, r3
 800389c:	f004 fb93 	bl	8007fc6 <USB_ReadChInterrupts>
 80038a0:	4603      	mov	r3, r0
 80038a2:	f003 0320 	and.w	r3, r3, #32
 80038a6:	2b20      	cmp	r3, #32
 80038a8:	f040 8082 	bne.w	80039b0 <HCD_HC_OUT_IRQHandler+0x184>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 80038ac:	78fb      	ldrb	r3, [r7, #3]
 80038ae:	015a      	lsls	r2, r3, #5
 80038b0:	693b      	ldr	r3, [r7, #16]
 80038b2:	4413      	add	r3, r2
 80038b4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80038b8:	461a      	mov	r2, r3
 80038ba:	2320      	movs	r3, #32
 80038bc:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_ping == 1U)
 80038be:	78fa      	ldrb	r2, [r7, #3]
 80038c0:	6879      	ldr	r1, [r7, #4]
 80038c2:	4613      	mov	r3, r2
 80038c4:	011b      	lsls	r3, r3, #4
 80038c6:	1a9b      	subs	r3, r3, r2
 80038c8:	009b      	lsls	r3, r3, #2
 80038ca:	440b      	add	r3, r1
 80038cc:	3319      	adds	r3, #25
 80038ce:	781b      	ldrb	r3, [r3, #0]
 80038d0:	2b01      	cmp	r3, #1
 80038d2:	d124      	bne.n	800391e <HCD_HC_OUT_IRQHandler+0xf2>
    {
      hhcd->hc[chnum].do_ping = 0U;
 80038d4:	78fa      	ldrb	r2, [r7, #3]
 80038d6:	6879      	ldr	r1, [r7, #4]
 80038d8:	4613      	mov	r3, r2
 80038da:	011b      	lsls	r3, r3, #4
 80038dc:	1a9b      	subs	r3, r3, r2
 80038de:	009b      	lsls	r3, r3, #2
 80038e0:	440b      	add	r3, r1
 80038e2:	3319      	adds	r3, #25
 80038e4:	2200      	movs	r2, #0
 80038e6:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80038e8:	78fa      	ldrb	r2, [r7, #3]
 80038ea:	6879      	ldr	r1, [r7, #4]
 80038ec:	4613      	mov	r3, r2
 80038ee:	011b      	lsls	r3, r3, #4
 80038f0:	1a9b      	subs	r3, r3, r2
 80038f2:	009b      	lsls	r3, r3, #2
 80038f4:	440b      	add	r3, r1
 80038f6:	334c      	adds	r3, #76	@ 0x4c
 80038f8:	2202      	movs	r2, #2
 80038fa:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_ACK;
 80038fc:	78fa      	ldrb	r2, [r7, #3]
 80038fe:	6879      	ldr	r1, [r7, #4]
 8003900:	4613      	mov	r3, r2
 8003902:	011b      	lsls	r3, r3, #4
 8003904:	1a9b      	subs	r3, r3, r2
 8003906:	009b      	lsls	r3, r3, #2
 8003908:	440b      	add	r3, r1
 800390a:	334d      	adds	r3, #77	@ 0x4d
 800390c:	2203      	movs	r2, #3
 800390e:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	78fa      	ldrb	r2, [r7, #3]
 8003916:	4611      	mov	r1, r2
 8003918:	4618      	mov	r0, r3
 800391a:	f005 f8f2 	bl	8008b02 <USB_HC_Halt>
    }

    if ((hhcd->hc[chnum].do_ssplit == 1U) && (hhcd->hc[chnum].do_csplit == 0U))
 800391e:	78fa      	ldrb	r2, [r7, #3]
 8003920:	6879      	ldr	r1, [r7, #4]
 8003922:	4613      	mov	r3, r2
 8003924:	011b      	lsls	r3, r3, #4
 8003926:	1a9b      	subs	r3, r3, r2
 8003928:	009b      	lsls	r3, r3, #2
 800392a:	440b      	add	r3, r1
 800392c:	331a      	adds	r3, #26
 800392e:	781b      	ldrb	r3, [r3, #0]
 8003930:	2b01      	cmp	r3, #1
 8003932:	f040 8437 	bne.w	80041a4 <HCD_HC_OUT_IRQHandler+0x978>
 8003936:	78fa      	ldrb	r2, [r7, #3]
 8003938:	6879      	ldr	r1, [r7, #4]
 800393a:	4613      	mov	r3, r2
 800393c:	011b      	lsls	r3, r3, #4
 800393e:	1a9b      	subs	r3, r3, r2
 8003940:	009b      	lsls	r3, r3, #2
 8003942:	440b      	add	r3, r1
 8003944:	331b      	adds	r3, #27
 8003946:	781b      	ldrb	r3, [r3, #0]
 8003948:	2b00      	cmp	r3, #0
 800394a:	f040 842b 	bne.w	80041a4 <HCD_HC_OUT_IRQHandler+0x978>
    {
      if (hhcd->hc[chnum].ep_type != EP_TYPE_ISOC)
 800394e:	78fa      	ldrb	r2, [r7, #3]
 8003950:	6879      	ldr	r1, [r7, #4]
 8003952:	4613      	mov	r3, r2
 8003954:	011b      	lsls	r3, r3, #4
 8003956:	1a9b      	subs	r3, r3, r2
 8003958:	009b      	lsls	r3, r3, #2
 800395a:	440b      	add	r3, r1
 800395c:	3326      	adds	r3, #38	@ 0x26
 800395e:	781b      	ldrb	r3, [r3, #0]
 8003960:	2b01      	cmp	r3, #1
 8003962:	d009      	beq.n	8003978 <HCD_HC_OUT_IRQHandler+0x14c>
      {
        hhcd->hc[chnum].do_csplit = 1U;
 8003964:	78fa      	ldrb	r2, [r7, #3]
 8003966:	6879      	ldr	r1, [r7, #4]
 8003968:	4613      	mov	r3, r2
 800396a:	011b      	lsls	r3, r3, #4
 800396c:	1a9b      	subs	r3, r3, r2
 800396e:	009b      	lsls	r3, r3, #2
 8003970:	440b      	add	r3, r1
 8003972:	331b      	adds	r3, #27
 8003974:	2201      	movs	r2, #1
 8003976:	701a      	strb	r2, [r3, #0]
      }

      hhcd->hc[chnum].state = HC_ACK;
 8003978:	78fa      	ldrb	r2, [r7, #3]
 800397a:	6879      	ldr	r1, [r7, #4]
 800397c:	4613      	mov	r3, r2
 800397e:	011b      	lsls	r3, r3, #4
 8003980:	1a9b      	subs	r3, r3, r2
 8003982:	009b      	lsls	r3, r3, #2
 8003984:	440b      	add	r3, r1
 8003986:	334d      	adds	r3, #77	@ 0x4d
 8003988:	2203      	movs	r2, #3
 800398a:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	78fa      	ldrb	r2, [r7, #3]
 8003992:	4611      	mov	r1, r2
 8003994:	4618      	mov	r0, r3
 8003996:	f005 f8b4 	bl	8008b02 <USB_HC_Halt>

      /* reset error_count */
      hhcd->hc[chnum].ErrCnt = 0U;
 800399a:	78fa      	ldrb	r2, [r7, #3]
 800399c:	6879      	ldr	r1, [r7, #4]
 800399e:	4613      	mov	r3, r2
 80039a0:	011b      	lsls	r3, r3, #4
 80039a2:	1a9b      	subs	r3, r3, r2
 80039a4:	009b      	lsls	r3, r3, #2
 80039a6:	440b      	add	r3, r1
 80039a8:	3344      	adds	r3, #68	@ 0x44
 80039aa:	2200      	movs	r2, #0
 80039ac:	601a      	str	r2, [r3, #0]
 80039ae:	e3f9      	b.n	80041a4 <HCD_HC_OUT_IRQHandler+0x978>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_FRMOR))
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	78fa      	ldrb	r2, [r7, #3]
 80039b6:	4611      	mov	r1, r2
 80039b8:	4618      	mov	r0, r3
 80039ba:	f004 fb04 	bl	8007fc6 <USB_ReadChInterrupts>
 80039be:	4603      	mov	r3, r0
 80039c0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80039c4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80039c8:	d111      	bne.n	80039ee <HCD_HC_OUT_IRQHandler+0x1c2>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 80039ca:	78fb      	ldrb	r3, [r7, #3]
 80039cc:	015a      	lsls	r2, r3, #5
 80039ce:	693b      	ldr	r3, [r7, #16]
 80039d0:	4413      	add	r3, r2
 80039d2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80039d6:	461a      	mov	r2, r3
 80039d8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80039dc:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	78fa      	ldrb	r2, [r7, #3]
 80039e4:	4611      	mov	r1, r2
 80039e6:	4618      	mov	r0, r3
 80039e8:	f005 f88b 	bl	8008b02 <USB_HC_Halt>
 80039ec:	e3da      	b.n	80041a4 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_XFRC))
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	78fa      	ldrb	r2, [r7, #3]
 80039f4:	4611      	mov	r1, r2
 80039f6:	4618      	mov	r0, r3
 80039f8:	f004 fae5 	bl	8007fc6 <USB_ReadChInterrupts>
 80039fc:	4603      	mov	r3, r0
 80039fe:	f003 0301 	and.w	r3, r3, #1
 8003a02:	2b01      	cmp	r3, #1
 8003a04:	d168      	bne.n	8003ad8 <HCD_HC_OUT_IRQHandler+0x2ac>
  {
    hhcd->hc[chnum].ErrCnt = 0U;
 8003a06:	78fa      	ldrb	r2, [r7, #3]
 8003a08:	6879      	ldr	r1, [r7, #4]
 8003a0a:	4613      	mov	r3, r2
 8003a0c:	011b      	lsls	r3, r3, #4
 8003a0e:	1a9b      	subs	r3, r3, r2
 8003a10:	009b      	lsls	r3, r3, #2
 8003a12:	440b      	add	r3, r1
 8003a14:	3344      	adds	r3, #68	@ 0x44
 8003a16:	2200      	movs	r2, #0
 8003a18:	601a      	str	r2, [r3, #0]

    /* transaction completed with NYET state, update do ping state */
    if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	681b      	ldr	r3, [r3, #0]
 8003a1e:	78fa      	ldrb	r2, [r7, #3]
 8003a20:	4611      	mov	r1, r2
 8003a22:	4618      	mov	r0, r3
 8003a24:	f004 facf 	bl	8007fc6 <USB_ReadChInterrupts>
 8003a28:	4603      	mov	r3, r0
 8003a2a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003a2e:	2b40      	cmp	r3, #64	@ 0x40
 8003a30:	d112      	bne.n	8003a58 <HCD_HC_OUT_IRQHandler+0x22c>
    {
      hhcd->hc[chnum].do_ping = 1U;
 8003a32:	78fa      	ldrb	r2, [r7, #3]
 8003a34:	6879      	ldr	r1, [r7, #4]
 8003a36:	4613      	mov	r3, r2
 8003a38:	011b      	lsls	r3, r3, #4
 8003a3a:	1a9b      	subs	r3, r3, r2
 8003a3c:	009b      	lsls	r3, r3, #2
 8003a3e:	440b      	add	r3, r1
 8003a40:	3319      	adds	r3, #25
 8003a42:	2201      	movs	r2, #1
 8003a44:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 8003a46:	78fb      	ldrb	r3, [r7, #3]
 8003a48:	015a      	lsls	r2, r3, #5
 8003a4a:	693b      	ldr	r3, [r7, #16]
 8003a4c:	4413      	add	r3, r2
 8003a4e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003a52:	461a      	mov	r2, r3
 8003a54:	2340      	movs	r3, #64	@ 0x40
 8003a56:	6093      	str	r3, [r2, #8]
    }

    if (hhcd->hc[chnum].do_csplit != 0U)
 8003a58:	78fa      	ldrb	r2, [r7, #3]
 8003a5a:	6879      	ldr	r1, [r7, #4]
 8003a5c:	4613      	mov	r3, r2
 8003a5e:	011b      	lsls	r3, r3, #4
 8003a60:	1a9b      	subs	r3, r3, r2
 8003a62:	009b      	lsls	r3, r3, #2
 8003a64:	440b      	add	r3, r1
 8003a66:	331b      	adds	r3, #27
 8003a68:	781b      	ldrb	r3, [r3, #0]
 8003a6a:	2b00      	cmp	r3, #0
 8003a6c:	d019      	beq.n	8003aa2 <HCD_HC_OUT_IRQHandler+0x276>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 8003a6e:	78fa      	ldrb	r2, [r7, #3]
 8003a70:	6879      	ldr	r1, [r7, #4]
 8003a72:	4613      	mov	r3, r2
 8003a74:	011b      	lsls	r3, r3, #4
 8003a76:	1a9b      	subs	r3, r3, r2
 8003a78:	009b      	lsls	r3, r3, #2
 8003a7a:	440b      	add	r3, r1
 8003a7c:	331b      	adds	r3, #27
 8003a7e:	2200      	movs	r2, #0
 8003a80:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8003a82:	78fb      	ldrb	r3, [r7, #3]
 8003a84:	015a      	lsls	r2, r3, #5
 8003a86:	693b      	ldr	r3, [r7, #16]
 8003a88:	4413      	add	r3, r2
 8003a8a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003a8e:	685b      	ldr	r3, [r3, #4]
 8003a90:	78fa      	ldrb	r2, [r7, #3]
 8003a92:	0151      	lsls	r1, r2, #5
 8003a94:	693a      	ldr	r2, [r7, #16]
 8003a96:	440a      	add	r2, r1
 8003a98:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8003a9c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003aa0:	6053      	str	r3, [r2, #4]
    }

    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 8003aa2:	78fb      	ldrb	r3, [r7, #3]
 8003aa4:	015a      	lsls	r2, r3, #5
 8003aa6:	693b      	ldr	r3, [r7, #16]
 8003aa8:	4413      	add	r3, r2
 8003aaa:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003aae:	461a      	mov	r2, r3
 8003ab0:	2301      	movs	r3, #1
 8003ab2:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XFRC;
 8003ab4:	78fa      	ldrb	r2, [r7, #3]
 8003ab6:	6879      	ldr	r1, [r7, #4]
 8003ab8:	4613      	mov	r3, r2
 8003aba:	011b      	lsls	r3, r3, #4
 8003abc:	1a9b      	subs	r3, r3, r2
 8003abe:	009b      	lsls	r3, r3, #2
 8003ac0:	440b      	add	r3, r1
 8003ac2:	334d      	adds	r3, #77	@ 0x4d
 8003ac4:	2201      	movs	r2, #1
 8003ac6:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	78fa      	ldrb	r2, [r7, #3]
 8003ace:	4611      	mov	r1, r2
 8003ad0:	4618      	mov	r0, r3
 8003ad2:	f005 f816 	bl	8008b02 <USB_HC_Halt>
 8003ad6:	e365      	b.n	80041a4 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	78fa      	ldrb	r2, [r7, #3]
 8003ade:	4611      	mov	r1, r2
 8003ae0:	4618      	mov	r0, r3
 8003ae2:	f004 fa70 	bl	8007fc6 <USB_ReadChInterrupts>
 8003ae6:	4603      	mov	r3, r0
 8003ae8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003aec:	2b40      	cmp	r3, #64	@ 0x40
 8003aee:	d139      	bne.n	8003b64 <HCD_HC_OUT_IRQHandler+0x338>
  {
    hhcd->hc[chnum].state = HC_NYET;
 8003af0:	78fa      	ldrb	r2, [r7, #3]
 8003af2:	6879      	ldr	r1, [r7, #4]
 8003af4:	4613      	mov	r3, r2
 8003af6:	011b      	lsls	r3, r3, #4
 8003af8:	1a9b      	subs	r3, r3, r2
 8003afa:	009b      	lsls	r3, r3, #2
 8003afc:	440b      	add	r3, r1
 8003afe:	334d      	adds	r3, #77	@ 0x4d
 8003b00:	2205      	movs	r2, #5
 8003b02:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ssplit == 0U)
 8003b04:	78fa      	ldrb	r2, [r7, #3]
 8003b06:	6879      	ldr	r1, [r7, #4]
 8003b08:	4613      	mov	r3, r2
 8003b0a:	011b      	lsls	r3, r3, #4
 8003b0c:	1a9b      	subs	r3, r3, r2
 8003b0e:	009b      	lsls	r3, r3, #2
 8003b10:	440b      	add	r3, r1
 8003b12:	331a      	adds	r3, #26
 8003b14:	781b      	ldrb	r3, [r3, #0]
 8003b16:	2b00      	cmp	r3, #0
 8003b18:	d109      	bne.n	8003b2e <HCD_HC_OUT_IRQHandler+0x302>
    {
      hhcd->hc[chnum].do_ping = 1U;
 8003b1a:	78fa      	ldrb	r2, [r7, #3]
 8003b1c:	6879      	ldr	r1, [r7, #4]
 8003b1e:	4613      	mov	r3, r2
 8003b20:	011b      	lsls	r3, r3, #4
 8003b22:	1a9b      	subs	r3, r3, r2
 8003b24:	009b      	lsls	r3, r3, #2
 8003b26:	440b      	add	r3, r1
 8003b28:	3319      	adds	r3, #25
 8003b2a:	2201      	movs	r2, #1
 8003b2c:	701a      	strb	r2, [r3, #0]
    }

    hhcd->hc[chnum].ErrCnt = 0U;
 8003b2e:	78fa      	ldrb	r2, [r7, #3]
 8003b30:	6879      	ldr	r1, [r7, #4]
 8003b32:	4613      	mov	r3, r2
 8003b34:	011b      	lsls	r3, r3, #4
 8003b36:	1a9b      	subs	r3, r3, r2
 8003b38:	009b      	lsls	r3, r3, #2
 8003b3a:	440b      	add	r3, r1
 8003b3c:	3344      	adds	r3, #68	@ 0x44
 8003b3e:	2200      	movs	r2, #0
 8003b40:	601a      	str	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	78fa      	ldrb	r2, [r7, #3]
 8003b48:	4611      	mov	r1, r2
 8003b4a:	4618      	mov	r0, r3
 8003b4c:	f004 ffd9 	bl	8008b02 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 8003b50:	78fb      	ldrb	r3, [r7, #3]
 8003b52:	015a      	lsls	r2, r3, #5
 8003b54:	693b      	ldr	r3, [r7, #16]
 8003b56:	4413      	add	r3, r2
 8003b58:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003b5c:	461a      	mov	r2, r3
 8003b5e:	2340      	movs	r3, #64	@ 0x40
 8003b60:	6093      	str	r3, [r2, #8]
 8003b62:	e31f      	b.n	80041a4 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_STALL))
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	681b      	ldr	r3, [r3, #0]
 8003b68:	78fa      	ldrb	r2, [r7, #3]
 8003b6a:	4611      	mov	r1, r2
 8003b6c:	4618      	mov	r0, r3
 8003b6e:	f004 fa2a 	bl	8007fc6 <USB_ReadChInterrupts>
 8003b72:	4603      	mov	r3, r0
 8003b74:	f003 0308 	and.w	r3, r3, #8
 8003b78:	2b08      	cmp	r3, #8
 8003b7a:	d11a      	bne.n	8003bb2 <HCD_HC_OUT_IRQHandler+0x386>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 8003b7c:	78fb      	ldrb	r3, [r7, #3]
 8003b7e:	015a      	lsls	r2, r3, #5
 8003b80:	693b      	ldr	r3, [r7, #16]
 8003b82:	4413      	add	r3, r2
 8003b84:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003b88:	461a      	mov	r2, r3
 8003b8a:	2308      	movs	r3, #8
 8003b8c:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_STALL;
 8003b8e:	78fa      	ldrb	r2, [r7, #3]
 8003b90:	6879      	ldr	r1, [r7, #4]
 8003b92:	4613      	mov	r3, r2
 8003b94:	011b      	lsls	r3, r3, #4
 8003b96:	1a9b      	subs	r3, r3, r2
 8003b98:	009b      	lsls	r3, r3, #2
 8003b9a:	440b      	add	r3, r1
 8003b9c:	334d      	adds	r3, #77	@ 0x4d
 8003b9e:	2206      	movs	r2, #6
 8003ba0:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	78fa      	ldrb	r2, [r7, #3]
 8003ba8:	4611      	mov	r1, r2
 8003baa:	4618      	mov	r0, r3
 8003bac:	f004 ffa9 	bl	8008b02 <USB_HC_Halt>
 8003bb0:	e2f8      	b.n	80041a4 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NAK))
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	78fa      	ldrb	r2, [r7, #3]
 8003bb8:	4611      	mov	r1, r2
 8003bba:	4618      	mov	r0, r3
 8003bbc:	f004 fa03 	bl	8007fc6 <USB_ReadChInterrupts>
 8003bc0:	4603      	mov	r3, r0
 8003bc2:	f003 0310 	and.w	r3, r3, #16
 8003bc6:	2b10      	cmp	r3, #16
 8003bc8:	d144      	bne.n	8003c54 <HCD_HC_OUT_IRQHandler+0x428>
  {
    hhcd->hc[chnum].ErrCnt = 0U;
 8003bca:	78fa      	ldrb	r2, [r7, #3]
 8003bcc:	6879      	ldr	r1, [r7, #4]
 8003bce:	4613      	mov	r3, r2
 8003bd0:	011b      	lsls	r3, r3, #4
 8003bd2:	1a9b      	subs	r3, r3, r2
 8003bd4:	009b      	lsls	r3, r3, #2
 8003bd6:	440b      	add	r3, r1
 8003bd8:	3344      	adds	r3, #68	@ 0x44
 8003bda:	2200      	movs	r2, #0
 8003bdc:	601a      	str	r2, [r3, #0]
    hhcd->hc[chnum].state = HC_NAK;
 8003bde:	78fa      	ldrb	r2, [r7, #3]
 8003be0:	6879      	ldr	r1, [r7, #4]
 8003be2:	4613      	mov	r3, r2
 8003be4:	011b      	lsls	r3, r3, #4
 8003be6:	1a9b      	subs	r3, r3, r2
 8003be8:	009b      	lsls	r3, r3, #2
 8003bea:	440b      	add	r3, r1
 8003bec:	334d      	adds	r3, #77	@ 0x4d
 8003bee:	2204      	movs	r2, #4
 8003bf0:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ping == 0U)
 8003bf2:	78fa      	ldrb	r2, [r7, #3]
 8003bf4:	6879      	ldr	r1, [r7, #4]
 8003bf6:	4613      	mov	r3, r2
 8003bf8:	011b      	lsls	r3, r3, #4
 8003bfa:	1a9b      	subs	r3, r3, r2
 8003bfc:	009b      	lsls	r3, r3, #2
 8003bfe:	440b      	add	r3, r1
 8003c00:	3319      	adds	r3, #25
 8003c02:	781b      	ldrb	r3, [r3, #0]
 8003c04:	2b00      	cmp	r3, #0
 8003c06:	d114      	bne.n	8003c32 <HCD_HC_OUT_IRQHandler+0x406>
    {
      if (hhcd->hc[chnum].speed == HCD_DEVICE_SPEED_HIGH)
 8003c08:	78fa      	ldrb	r2, [r7, #3]
 8003c0a:	6879      	ldr	r1, [r7, #4]
 8003c0c:	4613      	mov	r3, r2
 8003c0e:	011b      	lsls	r3, r3, #4
 8003c10:	1a9b      	subs	r3, r3, r2
 8003c12:	009b      	lsls	r3, r3, #2
 8003c14:	440b      	add	r3, r1
 8003c16:	3318      	adds	r3, #24
 8003c18:	781b      	ldrb	r3, [r3, #0]
 8003c1a:	2b00      	cmp	r3, #0
 8003c1c:	d109      	bne.n	8003c32 <HCD_HC_OUT_IRQHandler+0x406>
      {
        hhcd->hc[chnum].do_ping = 1U;
 8003c1e:	78fa      	ldrb	r2, [r7, #3]
 8003c20:	6879      	ldr	r1, [r7, #4]
 8003c22:	4613      	mov	r3, r2
 8003c24:	011b      	lsls	r3, r3, #4
 8003c26:	1a9b      	subs	r3, r3, r2
 8003c28:	009b      	lsls	r3, r3, #2
 8003c2a:	440b      	add	r3, r1
 8003c2c:	3319      	adds	r3, #25
 8003c2e:	2201      	movs	r2, #1
 8003c30:	701a      	strb	r2, [r3, #0]
      }
    }

    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	78fa      	ldrb	r2, [r7, #3]
 8003c38:	4611      	mov	r1, r2
 8003c3a:	4618      	mov	r0, r3
 8003c3c:	f004 ff61 	bl	8008b02 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 8003c40:	78fb      	ldrb	r3, [r7, #3]
 8003c42:	015a      	lsls	r2, r3, #5
 8003c44:	693b      	ldr	r3, [r7, #16]
 8003c46:	4413      	add	r3, r2
 8003c48:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003c4c:	461a      	mov	r2, r3
 8003c4e:	2310      	movs	r3, #16
 8003c50:	6093      	str	r3, [r2, #8]
 8003c52:	e2a7      	b.n	80041a4 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_TXERR))
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	681b      	ldr	r3, [r3, #0]
 8003c58:	78fa      	ldrb	r2, [r7, #3]
 8003c5a:	4611      	mov	r1, r2
 8003c5c:	4618      	mov	r0, r3
 8003c5e:	f004 f9b2 	bl	8007fc6 <USB_ReadChInterrupts>
 8003c62:	4603      	mov	r3, r0
 8003c64:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003c68:	2b80      	cmp	r3, #128	@ 0x80
 8003c6a:	f040 8083 	bne.w	8003d74 <HCD_HC_OUT_IRQHandler+0x548>
  {
    if (hhcd->Init.dma_enable == 0U)
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	799b      	ldrb	r3, [r3, #6]
 8003c72:	2b00      	cmp	r3, #0
 8003c74:	d111      	bne.n	8003c9a <HCD_HC_OUT_IRQHandler+0x46e>
    {
      hhcd->hc[chnum].state = HC_XACTERR;
 8003c76:	78fa      	ldrb	r2, [r7, #3]
 8003c78:	6879      	ldr	r1, [r7, #4]
 8003c7a:	4613      	mov	r3, r2
 8003c7c:	011b      	lsls	r3, r3, #4
 8003c7e:	1a9b      	subs	r3, r3, r2
 8003c80:	009b      	lsls	r3, r3, #2
 8003c82:	440b      	add	r3, r1
 8003c84:	334d      	adds	r3, #77	@ 0x4d
 8003c86:	2207      	movs	r2, #7
 8003c88:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	78fa      	ldrb	r2, [r7, #3]
 8003c90:	4611      	mov	r1, r2
 8003c92:	4618      	mov	r0, r3
 8003c94:	f004 ff35 	bl	8008b02 <USB_HC_Halt>
 8003c98:	e062      	b.n	8003d60 <HCD_HC_OUT_IRQHandler+0x534>
    }
    else
    {
      hhcd->hc[chnum].ErrCnt++;
 8003c9a:	78fa      	ldrb	r2, [r7, #3]
 8003c9c:	6879      	ldr	r1, [r7, #4]
 8003c9e:	4613      	mov	r3, r2
 8003ca0:	011b      	lsls	r3, r3, #4
 8003ca2:	1a9b      	subs	r3, r3, r2
 8003ca4:	009b      	lsls	r3, r3, #2
 8003ca6:	440b      	add	r3, r1
 8003ca8:	3344      	adds	r3, #68	@ 0x44
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	1c59      	adds	r1, r3, #1
 8003cae:	6878      	ldr	r0, [r7, #4]
 8003cb0:	4613      	mov	r3, r2
 8003cb2:	011b      	lsls	r3, r3, #4
 8003cb4:	1a9b      	subs	r3, r3, r2
 8003cb6:	009b      	lsls	r3, r3, #2
 8003cb8:	4403      	add	r3, r0
 8003cba:	3344      	adds	r3, #68	@ 0x44
 8003cbc:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8003cbe:	78fa      	ldrb	r2, [r7, #3]
 8003cc0:	6879      	ldr	r1, [r7, #4]
 8003cc2:	4613      	mov	r3, r2
 8003cc4:	011b      	lsls	r3, r3, #4
 8003cc6:	1a9b      	subs	r3, r3, r2
 8003cc8:	009b      	lsls	r3, r3, #2
 8003cca:	440b      	add	r3, r1
 8003ccc:	3344      	adds	r3, #68	@ 0x44
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	2b02      	cmp	r3, #2
 8003cd2:	d922      	bls.n	8003d1a <HCD_HC_OUT_IRQHandler+0x4ee>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 8003cd4:	78fa      	ldrb	r2, [r7, #3]
 8003cd6:	6879      	ldr	r1, [r7, #4]
 8003cd8:	4613      	mov	r3, r2
 8003cda:	011b      	lsls	r3, r3, #4
 8003cdc:	1a9b      	subs	r3, r3, r2
 8003cde:	009b      	lsls	r3, r3, #2
 8003ce0:	440b      	add	r3, r1
 8003ce2:	3344      	adds	r3, #68	@ 0x44
 8003ce4:	2200      	movs	r2, #0
 8003ce6:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 8003ce8:	78fa      	ldrb	r2, [r7, #3]
 8003cea:	6879      	ldr	r1, [r7, #4]
 8003cec:	4613      	mov	r3, r2
 8003cee:	011b      	lsls	r3, r3, #4
 8003cf0:	1a9b      	subs	r3, r3, r2
 8003cf2:	009b      	lsls	r3, r3, #2
 8003cf4:	440b      	add	r3, r1
 8003cf6:	334c      	adds	r3, #76	@ 0x4c
 8003cf8:	2204      	movs	r2, #4
 8003cfa:	701a      	strb	r2, [r3, #0]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
        HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8003cfc:	78fa      	ldrb	r2, [r7, #3]
 8003cfe:	6879      	ldr	r1, [r7, #4]
 8003d00:	4613      	mov	r3, r2
 8003d02:	011b      	lsls	r3, r3, #4
 8003d04:	1a9b      	subs	r3, r3, r2
 8003d06:	009b      	lsls	r3, r3, #2
 8003d08:	440b      	add	r3, r1
 8003d0a:	334c      	adds	r3, #76	@ 0x4c
 8003d0c:	781a      	ldrb	r2, [r3, #0]
 8003d0e:	78fb      	ldrb	r3, [r7, #3]
 8003d10:	4619      	mov	r1, r3
 8003d12:	6878      	ldr	r0, [r7, #4]
 8003d14:	f00c fbe6 	bl	80104e4 <HAL_HCD_HC_NotifyURBChange_Callback>
 8003d18:	e022      	b.n	8003d60 <HCD_HC_OUT_IRQHandler+0x534>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8003d1a:	78fa      	ldrb	r2, [r7, #3]
 8003d1c:	6879      	ldr	r1, [r7, #4]
 8003d1e:	4613      	mov	r3, r2
 8003d20:	011b      	lsls	r3, r3, #4
 8003d22:	1a9b      	subs	r3, r3, r2
 8003d24:	009b      	lsls	r3, r3, #2
 8003d26:	440b      	add	r3, r1
 8003d28:	334c      	adds	r3, #76	@ 0x4c
 8003d2a:	2202      	movs	r2, #2
 8003d2c:	701a      	strb	r2, [r3, #0]

        /* Re-activate the channel  */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 8003d2e:	78fb      	ldrb	r3, [r7, #3]
 8003d30:	015a      	lsls	r2, r3, #5
 8003d32:	693b      	ldr	r3, [r7, #16]
 8003d34:	4413      	add	r3, r2
 8003d36:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003d3a:	681b      	ldr	r3, [r3, #0]
 8003d3c:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8003d3e:	68fb      	ldr	r3, [r7, #12]
 8003d40:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8003d44:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8003d46:	68fb      	ldr	r3, [r7, #12]
 8003d48:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8003d4c:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 8003d4e:	78fb      	ldrb	r3, [r7, #3]
 8003d50:	015a      	lsls	r2, r3, #5
 8003d52:	693b      	ldr	r3, [r7, #16]
 8003d54:	4413      	add	r3, r2
 8003d56:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003d5a:	461a      	mov	r2, r3
 8003d5c:	68fb      	ldr	r3, [r7, #12]
 8003d5e:	6013      	str	r3, [r2, #0]
      }
    }
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 8003d60:	78fb      	ldrb	r3, [r7, #3]
 8003d62:	015a      	lsls	r2, r3, #5
 8003d64:	693b      	ldr	r3, [r7, #16]
 8003d66:	4413      	add	r3, r2
 8003d68:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003d6c:	461a      	mov	r2, r3
 8003d6e:	2380      	movs	r3, #128	@ 0x80
 8003d70:	6093      	str	r3, [r2, #8]
 8003d72:	e217      	b.n	80041a4 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_DTERR))
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	78fa      	ldrb	r2, [r7, #3]
 8003d7a:	4611      	mov	r1, r2
 8003d7c:	4618      	mov	r0, r3
 8003d7e:	f004 f922 	bl	8007fc6 <USB_ReadChInterrupts>
 8003d82:	4603      	mov	r3, r0
 8003d84:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003d88:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003d8c:	d11b      	bne.n	8003dc6 <HCD_HC_OUT_IRQHandler+0x59a>
  {
    hhcd->hc[chnum].state = HC_DATATGLERR;
 8003d8e:	78fa      	ldrb	r2, [r7, #3]
 8003d90:	6879      	ldr	r1, [r7, #4]
 8003d92:	4613      	mov	r3, r2
 8003d94:	011b      	lsls	r3, r3, #4
 8003d96:	1a9b      	subs	r3, r3, r2
 8003d98:	009b      	lsls	r3, r3, #2
 8003d9a:	440b      	add	r3, r1
 8003d9c:	334d      	adds	r3, #77	@ 0x4d
 8003d9e:	2209      	movs	r2, #9
 8003da0:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	681b      	ldr	r3, [r3, #0]
 8003da6:	78fa      	ldrb	r2, [r7, #3]
 8003da8:	4611      	mov	r1, r2
 8003daa:	4618      	mov	r0, r3
 8003dac:	f004 fea9 	bl	8008b02 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 8003db0:	78fb      	ldrb	r3, [r7, #3]
 8003db2:	015a      	lsls	r2, r3, #5
 8003db4:	693b      	ldr	r3, [r7, #16]
 8003db6:	4413      	add	r3, r2
 8003db8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003dbc:	461a      	mov	r2, r3
 8003dbe:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003dc2:	6093      	str	r3, [r2, #8]
 8003dc4:	e1ee      	b.n	80041a4 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_CHH))
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	681b      	ldr	r3, [r3, #0]
 8003dca:	78fa      	ldrb	r2, [r7, #3]
 8003dcc:	4611      	mov	r1, r2
 8003dce:	4618      	mov	r0, r3
 8003dd0:	f004 f8f9 	bl	8007fc6 <USB_ReadChInterrupts>
 8003dd4:	4603      	mov	r3, r0
 8003dd6:	f003 0302 	and.w	r3, r3, #2
 8003dda:	2b02      	cmp	r3, #2
 8003ddc:	f040 81df 	bne.w	800419e <HCD_HC_OUT_IRQHandler+0x972>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 8003de0:	78fb      	ldrb	r3, [r7, #3]
 8003de2:	015a      	lsls	r2, r3, #5
 8003de4:	693b      	ldr	r3, [r7, #16]
 8003de6:	4413      	add	r3, r2
 8003de8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003dec:	461a      	mov	r2, r3
 8003dee:	2302      	movs	r3, #2
 8003df0:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].state == HC_XFRC)
 8003df2:	78fa      	ldrb	r2, [r7, #3]
 8003df4:	6879      	ldr	r1, [r7, #4]
 8003df6:	4613      	mov	r3, r2
 8003df8:	011b      	lsls	r3, r3, #4
 8003dfa:	1a9b      	subs	r3, r3, r2
 8003dfc:	009b      	lsls	r3, r3, #2
 8003dfe:	440b      	add	r3, r1
 8003e00:	334d      	adds	r3, #77	@ 0x4d
 8003e02:	781b      	ldrb	r3, [r3, #0]
 8003e04:	2b01      	cmp	r3, #1
 8003e06:	f040 8093 	bne.w	8003f30 <HCD_HC_OUT_IRQHandler+0x704>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003e0a:	78fa      	ldrb	r2, [r7, #3]
 8003e0c:	6879      	ldr	r1, [r7, #4]
 8003e0e:	4613      	mov	r3, r2
 8003e10:	011b      	lsls	r3, r3, #4
 8003e12:	1a9b      	subs	r3, r3, r2
 8003e14:	009b      	lsls	r3, r3, #2
 8003e16:	440b      	add	r3, r1
 8003e18:	334d      	adds	r3, #77	@ 0x4d
 8003e1a:	2202      	movs	r2, #2
 8003e1c:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 8003e1e:	78fa      	ldrb	r2, [r7, #3]
 8003e20:	6879      	ldr	r1, [r7, #4]
 8003e22:	4613      	mov	r3, r2
 8003e24:	011b      	lsls	r3, r3, #4
 8003e26:	1a9b      	subs	r3, r3, r2
 8003e28:	009b      	lsls	r3, r3, #2
 8003e2a:	440b      	add	r3, r1
 8003e2c:	334c      	adds	r3, #76	@ 0x4c
 8003e2e:	2201      	movs	r2, #1
 8003e30:	701a      	strb	r2, [r3, #0]

      if ((hhcd->hc[chnum].ep_type == EP_TYPE_BULK) ||
 8003e32:	78fa      	ldrb	r2, [r7, #3]
 8003e34:	6879      	ldr	r1, [r7, #4]
 8003e36:	4613      	mov	r3, r2
 8003e38:	011b      	lsls	r3, r3, #4
 8003e3a:	1a9b      	subs	r3, r3, r2
 8003e3c:	009b      	lsls	r3, r3, #2
 8003e3e:	440b      	add	r3, r1
 8003e40:	3326      	adds	r3, #38	@ 0x26
 8003e42:	781b      	ldrb	r3, [r3, #0]
 8003e44:	2b02      	cmp	r3, #2
 8003e46:	d00b      	beq.n	8003e60 <HCD_HC_OUT_IRQHandler+0x634>
          (hhcd->hc[chnum].ep_type == EP_TYPE_INTR))
 8003e48:	78fa      	ldrb	r2, [r7, #3]
 8003e4a:	6879      	ldr	r1, [r7, #4]
 8003e4c:	4613      	mov	r3, r2
 8003e4e:	011b      	lsls	r3, r3, #4
 8003e50:	1a9b      	subs	r3, r3, r2
 8003e52:	009b      	lsls	r3, r3, #2
 8003e54:	440b      	add	r3, r1
 8003e56:	3326      	adds	r3, #38	@ 0x26
 8003e58:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[chnum].ep_type == EP_TYPE_BULK) ||
 8003e5a:	2b03      	cmp	r3, #3
 8003e5c:	f040 8190 	bne.w	8004180 <HCD_HC_OUT_IRQHandler+0x954>
      {
        if (hhcd->Init.dma_enable == 0U)
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	799b      	ldrb	r3, [r3, #6]
 8003e64:	2b00      	cmp	r3, #0
 8003e66:	d115      	bne.n	8003e94 <HCD_HC_OUT_IRQHandler+0x668>
        {
          hhcd->hc[chnum].toggle_out ^= 1U;
 8003e68:	78fa      	ldrb	r2, [r7, #3]
 8003e6a:	6879      	ldr	r1, [r7, #4]
 8003e6c:	4613      	mov	r3, r2
 8003e6e:	011b      	lsls	r3, r3, #4
 8003e70:	1a9b      	subs	r3, r3, r2
 8003e72:	009b      	lsls	r3, r3, #2
 8003e74:	440b      	add	r3, r1
 8003e76:	333d      	adds	r3, #61	@ 0x3d
 8003e78:	781b      	ldrb	r3, [r3, #0]
 8003e7a:	78fa      	ldrb	r2, [r7, #3]
 8003e7c:	f083 0301 	eor.w	r3, r3, #1
 8003e80:	b2d8      	uxtb	r0, r3
 8003e82:	6879      	ldr	r1, [r7, #4]
 8003e84:	4613      	mov	r3, r2
 8003e86:	011b      	lsls	r3, r3, #4
 8003e88:	1a9b      	subs	r3, r3, r2
 8003e8a:	009b      	lsls	r3, r3, #2
 8003e8c:	440b      	add	r3, r1
 8003e8e:	333d      	adds	r3, #61	@ 0x3d
 8003e90:	4602      	mov	r2, r0
 8003e92:	701a      	strb	r2, [r3, #0]
        }

        if ((hhcd->Init.dma_enable == 1U) && (hhcd->hc[chnum].xfer_len > 0U))
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	799b      	ldrb	r3, [r3, #6]
 8003e98:	2b01      	cmp	r3, #1
 8003e9a:	f040 8171 	bne.w	8004180 <HCD_HC_OUT_IRQHandler+0x954>
 8003e9e:	78fa      	ldrb	r2, [r7, #3]
 8003ea0:	6879      	ldr	r1, [r7, #4]
 8003ea2:	4613      	mov	r3, r2
 8003ea4:	011b      	lsls	r3, r3, #4
 8003ea6:	1a9b      	subs	r3, r3, r2
 8003ea8:	009b      	lsls	r3, r3, #2
 8003eaa:	440b      	add	r3, r1
 8003eac:	3334      	adds	r3, #52	@ 0x34
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	2b00      	cmp	r3, #0
 8003eb2:	f000 8165 	beq.w	8004180 <HCD_HC_OUT_IRQHandler+0x954>
        {
          num_packets = (hhcd->hc[chnum].xfer_len + hhcd->hc[chnum].max_packet - 1U) / hhcd->hc[chnum].max_packet;
 8003eb6:	78fa      	ldrb	r2, [r7, #3]
 8003eb8:	6879      	ldr	r1, [r7, #4]
 8003eba:	4613      	mov	r3, r2
 8003ebc:	011b      	lsls	r3, r3, #4
 8003ebe:	1a9b      	subs	r3, r3, r2
 8003ec0:	009b      	lsls	r3, r3, #2
 8003ec2:	440b      	add	r3, r1
 8003ec4:	3334      	adds	r3, #52	@ 0x34
 8003ec6:	6819      	ldr	r1, [r3, #0]
 8003ec8:	78fa      	ldrb	r2, [r7, #3]
 8003eca:	6878      	ldr	r0, [r7, #4]
 8003ecc:	4613      	mov	r3, r2
 8003ece:	011b      	lsls	r3, r3, #4
 8003ed0:	1a9b      	subs	r3, r3, r2
 8003ed2:	009b      	lsls	r3, r3, #2
 8003ed4:	4403      	add	r3, r0
 8003ed6:	3328      	adds	r3, #40	@ 0x28
 8003ed8:	881b      	ldrh	r3, [r3, #0]
 8003eda:	440b      	add	r3, r1
 8003edc:	1e59      	subs	r1, r3, #1
 8003ede:	78fa      	ldrb	r2, [r7, #3]
 8003ee0:	6878      	ldr	r0, [r7, #4]
 8003ee2:	4613      	mov	r3, r2
 8003ee4:	011b      	lsls	r3, r3, #4
 8003ee6:	1a9b      	subs	r3, r3, r2
 8003ee8:	009b      	lsls	r3, r3, #2
 8003eea:	4403      	add	r3, r0
 8003eec:	3328      	adds	r3, #40	@ 0x28
 8003eee:	881b      	ldrh	r3, [r3, #0]
 8003ef0:	fbb1 f3f3 	udiv	r3, r1, r3
 8003ef4:	60bb      	str	r3, [r7, #8]

          if ((num_packets & 1U) != 0U)
 8003ef6:	68bb      	ldr	r3, [r7, #8]
 8003ef8:	f003 0301 	and.w	r3, r3, #1
 8003efc:	2b00      	cmp	r3, #0
 8003efe:	f000 813f 	beq.w	8004180 <HCD_HC_OUT_IRQHandler+0x954>
          {
            hhcd->hc[chnum].toggle_out ^= 1U;
 8003f02:	78fa      	ldrb	r2, [r7, #3]
 8003f04:	6879      	ldr	r1, [r7, #4]
 8003f06:	4613      	mov	r3, r2
 8003f08:	011b      	lsls	r3, r3, #4
 8003f0a:	1a9b      	subs	r3, r3, r2
 8003f0c:	009b      	lsls	r3, r3, #2
 8003f0e:	440b      	add	r3, r1
 8003f10:	333d      	adds	r3, #61	@ 0x3d
 8003f12:	781b      	ldrb	r3, [r3, #0]
 8003f14:	78fa      	ldrb	r2, [r7, #3]
 8003f16:	f083 0301 	eor.w	r3, r3, #1
 8003f1a:	b2d8      	uxtb	r0, r3
 8003f1c:	6879      	ldr	r1, [r7, #4]
 8003f1e:	4613      	mov	r3, r2
 8003f20:	011b      	lsls	r3, r3, #4
 8003f22:	1a9b      	subs	r3, r3, r2
 8003f24:	009b      	lsls	r3, r3, #2
 8003f26:	440b      	add	r3, r1
 8003f28:	333d      	adds	r3, #61	@ 0x3d
 8003f2a:	4602      	mov	r2, r0
 8003f2c:	701a      	strb	r2, [r3, #0]
 8003f2e:	e127      	b.n	8004180 <HCD_HC_OUT_IRQHandler+0x954>
          }
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_ACK)
 8003f30:	78fa      	ldrb	r2, [r7, #3]
 8003f32:	6879      	ldr	r1, [r7, #4]
 8003f34:	4613      	mov	r3, r2
 8003f36:	011b      	lsls	r3, r3, #4
 8003f38:	1a9b      	subs	r3, r3, r2
 8003f3a:	009b      	lsls	r3, r3, #2
 8003f3c:	440b      	add	r3, r1
 8003f3e:	334d      	adds	r3, #77	@ 0x4d
 8003f40:	781b      	ldrb	r3, [r3, #0]
 8003f42:	2b03      	cmp	r3, #3
 8003f44:	d120      	bne.n	8003f88 <HCD_HC_OUT_IRQHandler+0x75c>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003f46:	78fa      	ldrb	r2, [r7, #3]
 8003f48:	6879      	ldr	r1, [r7, #4]
 8003f4a:	4613      	mov	r3, r2
 8003f4c:	011b      	lsls	r3, r3, #4
 8003f4e:	1a9b      	subs	r3, r3, r2
 8003f50:	009b      	lsls	r3, r3, #2
 8003f52:	440b      	add	r3, r1
 8003f54:	334d      	adds	r3, #77	@ 0x4d
 8003f56:	2202      	movs	r2, #2
 8003f58:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8003f5a:	78fa      	ldrb	r2, [r7, #3]
 8003f5c:	6879      	ldr	r1, [r7, #4]
 8003f5e:	4613      	mov	r3, r2
 8003f60:	011b      	lsls	r3, r3, #4
 8003f62:	1a9b      	subs	r3, r3, r2
 8003f64:	009b      	lsls	r3, r3, #2
 8003f66:	440b      	add	r3, r1
 8003f68:	331b      	adds	r3, #27
 8003f6a:	781b      	ldrb	r3, [r3, #0]
 8003f6c:	2b01      	cmp	r3, #1
 8003f6e:	f040 8107 	bne.w	8004180 <HCD_HC_OUT_IRQHandler+0x954>
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8003f72:	78fa      	ldrb	r2, [r7, #3]
 8003f74:	6879      	ldr	r1, [r7, #4]
 8003f76:	4613      	mov	r3, r2
 8003f78:	011b      	lsls	r3, r3, #4
 8003f7a:	1a9b      	subs	r3, r3, r2
 8003f7c:	009b      	lsls	r3, r3, #2
 8003f7e:	440b      	add	r3, r1
 8003f80:	334c      	adds	r3, #76	@ 0x4c
 8003f82:	2202      	movs	r2, #2
 8003f84:	701a      	strb	r2, [r3, #0]
 8003f86:	e0fb      	b.n	8004180 <HCD_HC_OUT_IRQHandler+0x954>
      }
    }
    else if (hhcd->hc[chnum].state == HC_NAK)
 8003f88:	78fa      	ldrb	r2, [r7, #3]
 8003f8a:	6879      	ldr	r1, [r7, #4]
 8003f8c:	4613      	mov	r3, r2
 8003f8e:	011b      	lsls	r3, r3, #4
 8003f90:	1a9b      	subs	r3, r3, r2
 8003f92:	009b      	lsls	r3, r3, #2
 8003f94:	440b      	add	r3, r1
 8003f96:	334d      	adds	r3, #77	@ 0x4d
 8003f98:	781b      	ldrb	r3, [r3, #0]
 8003f9a:	2b04      	cmp	r3, #4
 8003f9c:	d13a      	bne.n	8004014 <HCD_HC_OUT_IRQHandler+0x7e8>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003f9e:	78fa      	ldrb	r2, [r7, #3]
 8003fa0:	6879      	ldr	r1, [r7, #4]
 8003fa2:	4613      	mov	r3, r2
 8003fa4:	011b      	lsls	r3, r3, #4
 8003fa6:	1a9b      	subs	r3, r3, r2
 8003fa8:	009b      	lsls	r3, r3, #2
 8003faa:	440b      	add	r3, r1
 8003fac:	334d      	adds	r3, #77	@ 0x4d
 8003fae:	2202      	movs	r2, #2
 8003fb0:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8003fb2:	78fa      	ldrb	r2, [r7, #3]
 8003fb4:	6879      	ldr	r1, [r7, #4]
 8003fb6:	4613      	mov	r3, r2
 8003fb8:	011b      	lsls	r3, r3, #4
 8003fba:	1a9b      	subs	r3, r3, r2
 8003fbc:	009b      	lsls	r3, r3, #2
 8003fbe:	440b      	add	r3, r1
 8003fc0:	334c      	adds	r3, #76	@ 0x4c
 8003fc2:	2202      	movs	r2, #2
 8003fc4:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8003fc6:	78fa      	ldrb	r2, [r7, #3]
 8003fc8:	6879      	ldr	r1, [r7, #4]
 8003fca:	4613      	mov	r3, r2
 8003fcc:	011b      	lsls	r3, r3, #4
 8003fce:	1a9b      	subs	r3, r3, r2
 8003fd0:	009b      	lsls	r3, r3, #2
 8003fd2:	440b      	add	r3, r1
 8003fd4:	331b      	adds	r3, #27
 8003fd6:	781b      	ldrb	r3, [r3, #0]
 8003fd8:	2b01      	cmp	r3, #1
 8003fda:	f040 80d1 	bne.w	8004180 <HCD_HC_OUT_IRQHandler+0x954>
      {
        hhcd->hc[chnum].do_csplit = 0U;
 8003fde:	78fa      	ldrb	r2, [r7, #3]
 8003fe0:	6879      	ldr	r1, [r7, #4]
 8003fe2:	4613      	mov	r3, r2
 8003fe4:	011b      	lsls	r3, r3, #4
 8003fe6:	1a9b      	subs	r3, r3, r2
 8003fe8:	009b      	lsls	r3, r3, #2
 8003fea:	440b      	add	r3, r1
 8003fec:	331b      	adds	r3, #27
 8003fee:	2200      	movs	r2, #0
 8003ff0:	701a      	strb	r2, [r3, #0]
        __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8003ff2:	78fb      	ldrb	r3, [r7, #3]
 8003ff4:	015a      	lsls	r2, r3, #5
 8003ff6:	693b      	ldr	r3, [r7, #16]
 8003ff8:	4413      	add	r3, r2
 8003ffa:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003ffe:	685b      	ldr	r3, [r3, #4]
 8004000:	78fa      	ldrb	r2, [r7, #3]
 8004002:	0151      	lsls	r1, r2, #5
 8004004:	693a      	ldr	r2, [r7, #16]
 8004006:	440a      	add	r2, r1
 8004008:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800400c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004010:	6053      	str	r3, [r2, #4]
 8004012:	e0b5      	b.n	8004180 <HCD_HC_OUT_IRQHandler+0x954>
      }
    }
    else if (hhcd->hc[chnum].state == HC_NYET)
 8004014:	78fa      	ldrb	r2, [r7, #3]
 8004016:	6879      	ldr	r1, [r7, #4]
 8004018:	4613      	mov	r3, r2
 800401a:	011b      	lsls	r3, r3, #4
 800401c:	1a9b      	subs	r3, r3, r2
 800401e:	009b      	lsls	r3, r3, #2
 8004020:	440b      	add	r3, r1
 8004022:	334d      	adds	r3, #77	@ 0x4d
 8004024:	781b      	ldrb	r3, [r3, #0]
 8004026:	2b05      	cmp	r3, #5
 8004028:	d114      	bne.n	8004054 <HCD_HC_OUT_IRQHandler+0x828>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 800402a:	78fa      	ldrb	r2, [r7, #3]
 800402c:	6879      	ldr	r1, [r7, #4]
 800402e:	4613      	mov	r3, r2
 8004030:	011b      	lsls	r3, r3, #4
 8004032:	1a9b      	subs	r3, r3, r2
 8004034:	009b      	lsls	r3, r3, #2
 8004036:	440b      	add	r3, r1
 8004038:	334d      	adds	r3, #77	@ 0x4d
 800403a:	2202      	movs	r2, #2
 800403c:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state  = URB_NOTREADY;
 800403e:	78fa      	ldrb	r2, [r7, #3]
 8004040:	6879      	ldr	r1, [r7, #4]
 8004042:	4613      	mov	r3, r2
 8004044:	011b      	lsls	r3, r3, #4
 8004046:	1a9b      	subs	r3, r3, r2
 8004048:	009b      	lsls	r3, r3, #2
 800404a:	440b      	add	r3, r1
 800404c:	334c      	adds	r3, #76	@ 0x4c
 800404e:	2202      	movs	r2, #2
 8004050:	701a      	strb	r2, [r3, #0]
 8004052:	e095      	b.n	8004180 <HCD_HC_OUT_IRQHandler+0x954>
    }
    else if (hhcd->hc[chnum].state == HC_STALL)
 8004054:	78fa      	ldrb	r2, [r7, #3]
 8004056:	6879      	ldr	r1, [r7, #4]
 8004058:	4613      	mov	r3, r2
 800405a:	011b      	lsls	r3, r3, #4
 800405c:	1a9b      	subs	r3, r3, r2
 800405e:	009b      	lsls	r3, r3, #2
 8004060:	440b      	add	r3, r1
 8004062:	334d      	adds	r3, #77	@ 0x4d
 8004064:	781b      	ldrb	r3, [r3, #0]
 8004066:	2b06      	cmp	r3, #6
 8004068:	d114      	bne.n	8004094 <HCD_HC_OUT_IRQHandler+0x868>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 800406a:	78fa      	ldrb	r2, [r7, #3]
 800406c:	6879      	ldr	r1, [r7, #4]
 800406e:	4613      	mov	r3, r2
 8004070:	011b      	lsls	r3, r3, #4
 8004072:	1a9b      	subs	r3, r3, r2
 8004074:	009b      	lsls	r3, r3, #2
 8004076:	440b      	add	r3, r1
 8004078:	334d      	adds	r3, #77	@ 0x4d
 800407a:	2202      	movs	r2, #2
 800407c:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state  = URB_STALL;
 800407e:	78fa      	ldrb	r2, [r7, #3]
 8004080:	6879      	ldr	r1, [r7, #4]
 8004082:	4613      	mov	r3, r2
 8004084:	011b      	lsls	r3, r3, #4
 8004086:	1a9b      	subs	r3, r3, r2
 8004088:	009b      	lsls	r3, r3, #2
 800408a:	440b      	add	r3, r1
 800408c:	334c      	adds	r3, #76	@ 0x4c
 800408e:	2205      	movs	r2, #5
 8004090:	701a      	strb	r2, [r3, #0]
 8004092:	e075      	b.n	8004180 <HCD_HC_OUT_IRQHandler+0x954>
    }
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8004094:	78fa      	ldrb	r2, [r7, #3]
 8004096:	6879      	ldr	r1, [r7, #4]
 8004098:	4613      	mov	r3, r2
 800409a:	011b      	lsls	r3, r3, #4
 800409c:	1a9b      	subs	r3, r3, r2
 800409e:	009b      	lsls	r3, r3, #2
 80040a0:	440b      	add	r3, r1
 80040a2:	334d      	adds	r3, #77	@ 0x4d
 80040a4:	781b      	ldrb	r3, [r3, #0]
 80040a6:	2b07      	cmp	r3, #7
 80040a8:	d00a      	beq.n	80040c0 <HCD_HC_OUT_IRQHandler+0x894>
             (hhcd->hc[chnum].state == HC_DATATGLERR))
 80040aa:	78fa      	ldrb	r2, [r7, #3]
 80040ac:	6879      	ldr	r1, [r7, #4]
 80040ae:	4613      	mov	r3, r2
 80040b0:	011b      	lsls	r3, r3, #4
 80040b2:	1a9b      	subs	r3, r3, r2
 80040b4:	009b      	lsls	r3, r3, #2
 80040b6:	440b      	add	r3, r1
 80040b8:	334d      	adds	r3, #77	@ 0x4d
 80040ba:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 80040bc:	2b09      	cmp	r3, #9
 80040be:	d170      	bne.n	80041a2 <HCD_HC_OUT_IRQHandler+0x976>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80040c0:	78fa      	ldrb	r2, [r7, #3]
 80040c2:	6879      	ldr	r1, [r7, #4]
 80040c4:	4613      	mov	r3, r2
 80040c6:	011b      	lsls	r3, r3, #4
 80040c8:	1a9b      	subs	r3, r3, r2
 80040ca:	009b      	lsls	r3, r3, #2
 80040cc:	440b      	add	r3, r1
 80040ce:	334d      	adds	r3, #77	@ 0x4d
 80040d0:	2202      	movs	r2, #2
 80040d2:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 80040d4:	78fa      	ldrb	r2, [r7, #3]
 80040d6:	6879      	ldr	r1, [r7, #4]
 80040d8:	4613      	mov	r3, r2
 80040da:	011b      	lsls	r3, r3, #4
 80040dc:	1a9b      	subs	r3, r3, r2
 80040de:	009b      	lsls	r3, r3, #2
 80040e0:	440b      	add	r3, r1
 80040e2:	3344      	adds	r3, #68	@ 0x44
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	1c59      	adds	r1, r3, #1
 80040e8:	6878      	ldr	r0, [r7, #4]
 80040ea:	4613      	mov	r3, r2
 80040ec:	011b      	lsls	r3, r3, #4
 80040ee:	1a9b      	subs	r3, r3, r2
 80040f0:	009b      	lsls	r3, r3, #2
 80040f2:	4403      	add	r3, r0
 80040f4:	3344      	adds	r3, #68	@ 0x44
 80040f6:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 80040f8:	78fa      	ldrb	r2, [r7, #3]
 80040fa:	6879      	ldr	r1, [r7, #4]
 80040fc:	4613      	mov	r3, r2
 80040fe:	011b      	lsls	r3, r3, #4
 8004100:	1a9b      	subs	r3, r3, r2
 8004102:	009b      	lsls	r3, r3, #2
 8004104:	440b      	add	r3, r1
 8004106:	3344      	adds	r3, #68	@ 0x44
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	2b02      	cmp	r3, #2
 800410c:	d914      	bls.n	8004138 <HCD_HC_OUT_IRQHandler+0x90c>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 800410e:	78fa      	ldrb	r2, [r7, #3]
 8004110:	6879      	ldr	r1, [r7, #4]
 8004112:	4613      	mov	r3, r2
 8004114:	011b      	lsls	r3, r3, #4
 8004116:	1a9b      	subs	r3, r3, r2
 8004118:	009b      	lsls	r3, r3, #2
 800411a:	440b      	add	r3, r1
 800411c:	3344      	adds	r3, #68	@ 0x44
 800411e:	2200      	movs	r2, #0
 8004120:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 8004122:	78fa      	ldrb	r2, [r7, #3]
 8004124:	6879      	ldr	r1, [r7, #4]
 8004126:	4613      	mov	r3, r2
 8004128:	011b      	lsls	r3, r3, #4
 800412a:	1a9b      	subs	r3, r3, r2
 800412c:	009b      	lsls	r3, r3, #2
 800412e:	440b      	add	r3, r1
 8004130:	334c      	adds	r3, #76	@ 0x4c
 8004132:	2204      	movs	r2, #4
 8004134:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8004136:	e022      	b.n	800417e <HCD_HC_OUT_IRQHandler+0x952>
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8004138:	78fa      	ldrb	r2, [r7, #3]
 800413a:	6879      	ldr	r1, [r7, #4]
 800413c:	4613      	mov	r3, r2
 800413e:	011b      	lsls	r3, r3, #4
 8004140:	1a9b      	subs	r3, r3, r2
 8004142:	009b      	lsls	r3, r3, #2
 8004144:	440b      	add	r3, r1
 8004146:	334c      	adds	r3, #76	@ 0x4c
 8004148:	2202      	movs	r2, #2
 800414a:	701a      	strb	r2, [r3, #0]

        /* re-activate the channel  */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 800414c:	78fb      	ldrb	r3, [r7, #3]
 800414e:	015a      	lsls	r2, r3, #5
 8004150:	693b      	ldr	r3, [r7, #16]
 8004152:	4413      	add	r3, r2
 8004154:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004158:	681b      	ldr	r3, [r3, #0]
 800415a:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800415c:	68fb      	ldr	r3, [r7, #12]
 800415e:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8004162:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8004164:	68fb      	ldr	r3, [r7, #12]
 8004166:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800416a:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 800416c:	78fb      	ldrb	r3, [r7, #3]
 800416e:	015a      	lsls	r2, r3, #5
 8004170:	693b      	ldr	r3, [r7, #16]
 8004172:	4413      	add	r3, r2
 8004174:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004178:	461a      	mov	r2, r3
 800417a:	68fb      	ldr	r3, [r7, #12]
 800417c:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 800417e:	bf00      	nop
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8004180:	78fa      	ldrb	r2, [r7, #3]
 8004182:	6879      	ldr	r1, [r7, #4]
 8004184:	4613      	mov	r3, r2
 8004186:	011b      	lsls	r3, r3, #4
 8004188:	1a9b      	subs	r3, r3, r2
 800418a:	009b      	lsls	r3, r3, #2
 800418c:	440b      	add	r3, r1
 800418e:	334c      	adds	r3, #76	@ 0x4c
 8004190:	781a      	ldrb	r2, [r3, #0]
 8004192:	78fb      	ldrb	r3, [r7, #3]
 8004194:	4619      	mov	r1, r3
 8004196:	6878      	ldr	r0, [r7, #4]
 8004198:	f00c f9a4 	bl	80104e4 <HAL_HCD_HC_NotifyURBChange_Callback>
 800419c:	e002      	b.n	80041a4 <HCD_HC_OUT_IRQHandler+0x978>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
  else
  {
    return;
 800419e:	bf00      	nop
 80041a0:	e000      	b.n	80041a4 <HCD_HC_OUT_IRQHandler+0x978>
      return;
 80041a2:	bf00      	nop
  }
}
 80041a4:	3718      	adds	r7, #24
 80041a6:	46bd      	mov	sp, r7
 80041a8:	bd80      	pop	{r7, pc}

080041aa <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 80041aa:	b580      	push	{r7, lr}
 80041ac:	b08a      	sub	sp, #40	@ 0x28
 80041ae:	af00      	add	r7, sp, #0
 80041b0:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t USBx_BASE = (uint32_t)USBx;
 80041b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80041ba:	623b      	str	r3, [r7, #32]
  uint32_t GrxstspReg;
  uint32_t xferSizePktCnt;
  uint32_t tmpreg;
  uint32_t chnum;

  GrxstspReg = hhcd->Instance->GRXSTSP;
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	6a1b      	ldr	r3, [r3, #32]
 80041c2:	61fb      	str	r3, [r7, #28]
  chnum = GrxstspReg & USB_OTG_GRXSTSP_EPNUM;
 80041c4:	69fb      	ldr	r3, [r7, #28]
 80041c6:	f003 030f 	and.w	r3, r3, #15
 80041ca:	61bb      	str	r3, [r7, #24]
  pktsts = (GrxstspReg & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 80041cc:	69fb      	ldr	r3, [r7, #28]
 80041ce:	0c5b      	lsrs	r3, r3, #17
 80041d0:	f003 030f 	and.w	r3, r3, #15
 80041d4:	617b      	str	r3, [r7, #20]
  pktcnt = (GrxstspReg & USB_OTG_GRXSTSP_BCNT) >> 4;
 80041d6:	69fb      	ldr	r3, [r7, #28]
 80041d8:	091b      	lsrs	r3, r3, #4
 80041da:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80041de:	613b      	str	r3, [r7, #16]

  switch (pktsts)
 80041e0:	697b      	ldr	r3, [r7, #20]
 80041e2:	2b02      	cmp	r3, #2
 80041e4:	d004      	beq.n	80041f0 <HCD_RXQLVL_IRQHandler+0x46>
 80041e6:	697b      	ldr	r3, [r7, #20]
 80041e8:	2b05      	cmp	r3, #5
 80041ea:	f000 80b6 	beq.w	800435a <HCD_RXQLVL_IRQHandler+0x1b0>
      break;

    case GRXSTS_PKTSTS_IN_XFER_COMP:
    case GRXSTS_PKTSTS_CH_HALTED:
    default:
      break;
 80041ee:	e0b7      	b.n	8004360 <HCD_RXQLVL_IRQHandler+0x1b6>
      if ((pktcnt > 0U) && (hhcd->hc[chnum].xfer_buff != (void *)0))
 80041f0:	693b      	ldr	r3, [r7, #16]
 80041f2:	2b00      	cmp	r3, #0
 80041f4:	f000 80b3 	beq.w	800435e <HCD_RXQLVL_IRQHandler+0x1b4>
 80041f8:	6879      	ldr	r1, [r7, #4]
 80041fa:	69ba      	ldr	r2, [r7, #24]
 80041fc:	4613      	mov	r3, r2
 80041fe:	011b      	lsls	r3, r3, #4
 8004200:	1a9b      	subs	r3, r3, r2
 8004202:	009b      	lsls	r3, r3, #2
 8004204:	440b      	add	r3, r1
 8004206:	332c      	adds	r3, #44	@ 0x2c
 8004208:	681b      	ldr	r3, [r3, #0]
 800420a:	2b00      	cmp	r3, #0
 800420c:	f000 80a7 	beq.w	800435e <HCD_RXQLVL_IRQHandler+0x1b4>
        if ((hhcd->hc[chnum].xfer_count + pktcnt) <= hhcd->hc[chnum].xfer_len)
 8004210:	6879      	ldr	r1, [r7, #4]
 8004212:	69ba      	ldr	r2, [r7, #24]
 8004214:	4613      	mov	r3, r2
 8004216:	011b      	lsls	r3, r3, #4
 8004218:	1a9b      	subs	r3, r3, r2
 800421a:	009b      	lsls	r3, r3, #2
 800421c:	440b      	add	r3, r1
 800421e:	3338      	adds	r3, #56	@ 0x38
 8004220:	681a      	ldr	r2, [r3, #0]
 8004222:	693b      	ldr	r3, [r7, #16]
 8004224:	18d1      	adds	r1, r2, r3
 8004226:	6878      	ldr	r0, [r7, #4]
 8004228:	69ba      	ldr	r2, [r7, #24]
 800422a:	4613      	mov	r3, r2
 800422c:	011b      	lsls	r3, r3, #4
 800422e:	1a9b      	subs	r3, r3, r2
 8004230:	009b      	lsls	r3, r3, #2
 8004232:	4403      	add	r3, r0
 8004234:	3334      	adds	r3, #52	@ 0x34
 8004236:	681b      	ldr	r3, [r3, #0]
 8004238:	4299      	cmp	r1, r3
 800423a:	f200 8083 	bhi.w	8004344 <HCD_RXQLVL_IRQHandler+0x19a>
          (void)USB_ReadPacket(hhcd->Instance,
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	6818      	ldr	r0, [r3, #0]
 8004242:	6879      	ldr	r1, [r7, #4]
 8004244:	69ba      	ldr	r2, [r7, #24]
 8004246:	4613      	mov	r3, r2
 8004248:	011b      	lsls	r3, r3, #4
 800424a:	1a9b      	subs	r3, r3, r2
 800424c:	009b      	lsls	r3, r3, #2
 800424e:	440b      	add	r3, r1
 8004250:	332c      	adds	r3, #44	@ 0x2c
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	693a      	ldr	r2, [r7, #16]
 8004256:	b292      	uxth	r2, r2
 8004258:	4619      	mov	r1, r3
 800425a:	f003 fe49 	bl	8007ef0 <USB_ReadPacket>
          hhcd->hc[chnum].xfer_buff += pktcnt;
 800425e:	6879      	ldr	r1, [r7, #4]
 8004260:	69ba      	ldr	r2, [r7, #24]
 8004262:	4613      	mov	r3, r2
 8004264:	011b      	lsls	r3, r3, #4
 8004266:	1a9b      	subs	r3, r3, r2
 8004268:	009b      	lsls	r3, r3, #2
 800426a:	440b      	add	r3, r1
 800426c:	332c      	adds	r3, #44	@ 0x2c
 800426e:	681a      	ldr	r2, [r3, #0]
 8004270:	693b      	ldr	r3, [r7, #16]
 8004272:	18d1      	adds	r1, r2, r3
 8004274:	6878      	ldr	r0, [r7, #4]
 8004276:	69ba      	ldr	r2, [r7, #24]
 8004278:	4613      	mov	r3, r2
 800427a:	011b      	lsls	r3, r3, #4
 800427c:	1a9b      	subs	r3, r3, r2
 800427e:	009b      	lsls	r3, r3, #2
 8004280:	4403      	add	r3, r0
 8004282:	332c      	adds	r3, #44	@ 0x2c
 8004284:	6019      	str	r1, [r3, #0]
          hhcd->hc[chnum].xfer_count += pktcnt;
 8004286:	6879      	ldr	r1, [r7, #4]
 8004288:	69ba      	ldr	r2, [r7, #24]
 800428a:	4613      	mov	r3, r2
 800428c:	011b      	lsls	r3, r3, #4
 800428e:	1a9b      	subs	r3, r3, r2
 8004290:	009b      	lsls	r3, r3, #2
 8004292:	440b      	add	r3, r1
 8004294:	3338      	adds	r3, #56	@ 0x38
 8004296:	681a      	ldr	r2, [r3, #0]
 8004298:	693b      	ldr	r3, [r7, #16]
 800429a:	18d1      	adds	r1, r2, r3
 800429c:	6878      	ldr	r0, [r7, #4]
 800429e:	69ba      	ldr	r2, [r7, #24]
 80042a0:	4613      	mov	r3, r2
 80042a2:	011b      	lsls	r3, r3, #4
 80042a4:	1a9b      	subs	r3, r3, r2
 80042a6:	009b      	lsls	r3, r3, #2
 80042a8:	4403      	add	r3, r0
 80042aa:	3338      	adds	r3, #56	@ 0x38
 80042ac:	6019      	str	r1, [r3, #0]
          xferSizePktCnt = (USBx_HC(chnum)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) >> 19;
 80042ae:	69bb      	ldr	r3, [r7, #24]
 80042b0:	015a      	lsls	r2, r3, #5
 80042b2:	6a3b      	ldr	r3, [r7, #32]
 80042b4:	4413      	add	r3, r2
 80042b6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80042ba:	691b      	ldr	r3, [r3, #16]
 80042bc:	0cdb      	lsrs	r3, r3, #19
 80042be:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80042c2:	60fb      	str	r3, [r7, #12]
          if ((hhcd->hc[chnum].max_packet == pktcnt) && (xferSizePktCnt > 0U))
 80042c4:	6879      	ldr	r1, [r7, #4]
 80042c6:	69ba      	ldr	r2, [r7, #24]
 80042c8:	4613      	mov	r3, r2
 80042ca:	011b      	lsls	r3, r3, #4
 80042cc:	1a9b      	subs	r3, r3, r2
 80042ce:	009b      	lsls	r3, r3, #2
 80042d0:	440b      	add	r3, r1
 80042d2:	3328      	adds	r3, #40	@ 0x28
 80042d4:	881b      	ldrh	r3, [r3, #0]
 80042d6:	461a      	mov	r2, r3
 80042d8:	693b      	ldr	r3, [r7, #16]
 80042da:	4293      	cmp	r3, r2
 80042dc:	d13f      	bne.n	800435e <HCD_RXQLVL_IRQHandler+0x1b4>
 80042de:	68fb      	ldr	r3, [r7, #12]
 80042e0:	2b00      	cmp	r3, #0
 80042e2:	d03c      	beq.n	800435e <HCD_RXQLVL_IRQHandler+0x1b4>
            tmpreg = USBx_HC(chnum)->HCCHAR;
 80042e4:	69bb      	ldr	r3, [r7, #24]
 80042e6:	015a      	lsls	r2, r3, #5
 80042e8:	6a3b      	ldr	r3, [r7, #32]
 80042ea:	4413      	add	r3, r2
 80042ec:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80042f0:	681b      	ldr	r3, [r3, #0]
 80042f2:	60bb      	str	r3, [r7, #8]
            tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80042f4:	68bb      	ldr	r3, [r7, #8]
 80042f6:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80042fa:	60bb      	str	r3, [r7, #8]
            tmpreg |= USB_OTG_HCCHAR_CHENA;
 80042fc:	68bb      	ldr	r3, [r7, #8]
 80042fe:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8004302:	60bb      	str	r3, [r7, #8]
            USBx_HC(chnum)->HCCHAR = tmpreg;
 8004304:	69bb      	ldr	r3, [r7, #24]
 8004306:	015a      	lsls	r2, r3, #5
 8004308:	6a3b      	ldr	r3, [r7, #32]
 800430a:	4413      	add	r3, r2
 800430c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004310:	461a      	mov	r2, r3
 8004312:	68bb      	ldr	r3, [r7, #8]
 8004314:	6013      	str	r3, [r2, #0]
            hhcd->hc[chnum].toggle_in ^= 1U;
 8004316:	6879      	ldr	r1, [r7, #4]
 8004318:	69ba      	ldr	r2, [r7, #24]
 800431a:	4613      	mov	r3, r2
 800431c:	011b      	lsls	r3, r3, #4
 800431e:	1a9b      	subs	r3, r3, r2
 8004320:	009b      	lsls	r3, r3, #2
 8004322:	440b      	add	r3, r1
 8004324:	333c      	adds	r3, #60	@ 0x3c
 8004326:	781b      	ldrb	r3, [r3, #0]
 8004328:	f083 0301 	eor.w	r3, r3, #1
 800432c:	b2d8      	uxtb	r0, r3
 800432e:	6879      	ldr	r1, [r7, #4]
 8004330:	69ba      	ldr	r2, [r7, #24]
 8004332:	4613      	mov	r3, r2
 8004334:	011b      	lsls	r3, r3, #4
 8004336:	1a9b      	subs	r3, r3, r2
 8004338:	009b      	lsls	r3, r3, #2
 800433a:	440b      	add	r3, r1
 800433c:	333c      	adds	r3, #60	@ 0x3c
 800433e:	4602      	mov	r2, r0
 8004340:	701a      	strb	r2, [r3, #0]
      break;
 8004342:	e00c      	b.n	800435e <HCD_RXQLVL_IRQHandler+0x1b4>
          hhcd->hc[chnum].urb_state = URB_ERROR;
 8004344:	6879      	ldr	r1, [r7, #4]
 8004346:	69ba      	ldr	r2, [r7, #24]
 8004348:	4613      	mov	r3, r2
 800434a:	011b      	lsls	r3, r3, #4
 800434c:	1a9b      	subs	r3, r3, r2
 800434e:	009b      	lsls	r3, r3, #2
 8004350:	440b      	add	r3, r1
 8004352:	334c      	adds	r3, #76	@ 0x4c
 8004354:	2204      	movs	r2, #4
 8004356:	701a      	strb	r2, [r3, #0]
      break;
 8004358:	e001      	b.n	800435e <HCD_RXQLVL_IRQHandler+0x1b4>
      break;
 800435a:	bf00      	nop
 800435c:	e000      	b.n	8004360 <HCD_RXQLVL_IRQHandler+0x1b6>
      break;
 800435e:	bf00      	nop
  }
}
 8004360:	bf00      	nop
 8004362:	3728      	adds	r7, #40	@ 0x28
 8004364:	46bd      	mov	sp, r7
 8004366:	bd80      	pop	{r7, pc}

08004368 <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8004368:	b580      	push	{r7, lr}
 800436a:	b086      	sub	sp, #24
 800436c:	af00      	add	r7, sp, #0
 800436e:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	681b      	ldr	r3, [r3, #0]
 8004374:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004376:	697b      	ldr	r3, [r7, #20]
 8004378:	613b      	str	r3, [r7, #16]
  __IO uint32_t hprt0;
  __IO uint32_t hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 800437a:	693b      	ldr	r3, [r7, #16]
 800437c:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8004380:	681b      	ldr	r3, [r3, #0]
 8004382:	60fb      	str	r3, [r7, #12]
  hprt0_dup = USBx_HPRT0;
 8004384:	693b      	ldr	r3, [r7, #16]
 8004386:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 800438a:	681b      	ldr	r3, [r3, #0]
 800438c:	60bb      	str	r3, [r7, #8]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 800438e:	68bb      	ldr	r3, [r7, #8]
 8004390:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 8004394:	60bb      	str	r3, [r7, #8]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if ((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 8004396:	68fb      	ldr	r3, [r7, #12]
 8004398:	f003 0302 	and.w	r3, r3, #2
 800439c:	2b02      	cmp	r3, #2
 800439e:	d10b      	bne.n	80043b8 <HCD_Port_IRQHandler+0x50>
  {
    if ((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 80043a0:	68fb      	ldr	r3, [r7, #12]
 80043a2:	f003 0301 	and.w	r3, r3, #1
 80043a6:	2b01      	cmp	r3, #1
 80043a8:	d102      	bne.n	80043b0 <HCD_Port_IRQHandler+0x48>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_Connect_Callback(hhcd);
 80043aa:	6878      	ldr	r0, [r7, #4]
 80043ac:	f00c f84a 	bl	8010444 <HAL_HCD_Connect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
    hprt0_dup |= USB_OTG_HPRT_PCDET;
 80043b0:	68bb      	ldr	r3, [r7, #8]
 80043b2:	f043 0302 	orr.w	r3, r3, #2
 80043b6:	60bb      	str	r3, [r7, #8]
  }

  /* Check whether Port Enable Changed */
  if ((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 80043b8:	68fb      	ldr	r3, [r7, #12]
 80043ba:	f003 0308 	and.w	r3, r3, #8
 80043be:	2b08      	cmp	r3, #8
 80043c0:	d132      	bne.n	8004428 <HCD_Port_IRQHandler+0xc0>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 80043c2:	68bb      	ldr	r3, [r7, #8]
 80043c4:	f043 0308 	orr.w	r3, r3, #8
 80043c8:	60bb      	str	r3, [r7, #8]

    if ((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 80043ca:	68fb      	ldr	r3, [r7, #12]
 80043cc:	f003 0304 	and.w	r3, r3, #4
 80043d0:	2b04      	cmp	r3, #4
 80043d2:	d126      	bne.n	8004422 <HCD_Port_IRQHandler+0xba>
    {
      if (hhcd->Init.phy_itface == USB_OTG_EMBEDDED_PHY)
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	7a5b      	ldrb	r3, [r3, #9]
 80043d8:	2b02      	cmp	r3, #2
 80043da:	d113      	bne.n	8004404 <HCD_Port_IRQHandler+0x9c>
      {
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 80043dc:	68fb      	ldr	r3, [r7, #12]
 80043de:	f403 23c0 	and.w	r3, r3, #393216	@ 0x60000
 80043e2:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80043e6:	d106      	bne.n	80043f6 <HCD_Port_IRQHandler+0x8e>
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	2102      	movs	r1, #2
 80043ee:	4618      	mov	r0, r3
 80043f0:	f003 ff08 	bl	8008204 <USB_InitFSLSPClkSel>
 80043f4:	e011      	b.n	800441a <HCD_Port_IRQHandler+0xb2>
        }
        else
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	681b      	ldr	r3, [r3, #0]
 80043fa:	2101      	movs	r1, #1
 80043fc:	4618      	mov	r0, r3
 80043fe:	f003 ff01 	bl	8008204 <USB_InitFSLSPClkSel>
 8004402:	e00a      	b.n	800441a <HCD_Port_IRQHandler+0xb2>
        }
      }
      else
      {
        if (hhcd->Init.speed == HCD_SPEED_FULL)
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	79db      	ldrb	r3, [r3, #7]
 8004408:	2b01      	cmp	r3, #1
 800440a:	d106      	bne.n	800441a <HCD_Port_IRQHandler+0xb2>
        {
          USBx_HOST->HFIR = HFIR_60_MHZ;
 800440c:	693b      	ldr	r3, [r7, #16]
 800440e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8004412:	461a      	mov	r2, r3
 8004414:	f64e 2360 	movw	r3, #60000	@ 0xea60
 8004418:	6053      	str	r3, [r2, #4]
        }
      }
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortEnabledCallback(hhcd);
#else
      HAL_HCD_PortEnabled_Callback(hhcd);
 800441a:	6878      	ldr	r0, [r7, #4]
 800441c:	f7fe faf2 	bl	8002a04 <HAL_HCD_PortEnabled_Callback>
 8004420:	e002      	b.n	8004428 <HCD_Port_IRQHandler+0xc0>
    else
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortDisabledCallback(hhcd);
#else
      HAL_HCD_PortDisabled_Callback(hhcd);
 8004422:	6878      	ldr	r0, [r7, #4]
 8004424:	f7fe faf8 	bl	8002a18 <HAL_HCD_PortDisabled_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
  }

  /* Check for an overcurrent */
  if ((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 8004428:	68fb      	ldr	r3, [r7, #12]
 800442a:	f003 0320 	and.w	r3, r3, #32
 800442e:	2b20      	cmp	r3, #32
 8004430:	d103      	bne.n	800443a <HCD_Port_IRQHandler+0xd2>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 8004432:	68bb      	ldr	r3, [r7, #8]
 8004434:	f043 0320 	orr.w	r3, r3, #32
 8004438:	60bb      	str	r3, [r7, #8]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 800443a:	693b      	ldr	r3, [r7, #16]
 800443c:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8004440:	461a      	mov	r2, r3
 8004442:	68bb      	ldr	r3, [r7, #8]
 8004444:	6013      	str	r3, [r2, #0]
}
 8004446:	bf00      	nop
 8004448:	3718      	adds	r7, #24
 800444a:	46bd      	mov	sp, r7
 800444c:	bd80      	pop	{r7, pc}
	...

08004450 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004450:	b580      	push	{r7, lr}
 8004452:	b084      	sub	sp, #16
 8004454:	af00      	add	r7, sp, #0
 8004456:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	2b00      	cmp	r3, #0
 800445c:	d101      	bne.n	8004462 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800445e:	2301      	movs	r3, #1
 8004460:	e171      	b.n	8004746 <HAL_I2C_Init+0x2f6>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004468:	b2db      	uxtb	r3, r3
 800446a:	2b00      	cmp	r3, #0
 800446c:	d12c      	bne.n	80044c8 <HAL_I2C_Init+0x78>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	2200      	movs	r2, #0
 8004472:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    /* Init the I2C Callback settings */
    hi2c->MasterTxCpltCallback = HAL_I2C_MasterTxCpltCallback; /* Legacy weak MasterTxCpltCallback */
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	4a77      	ldr	r2, [pc, #476]	@ (8004658 <HAL_I2C_Init+0x208>)
 800447a:	655a      	str	r2, [r3, #84]	@ 0x54
    hi2c->MasterRxCpltCallback = HAL_I2C_MasterRxCpltCallback; /* Legacy weak MasterRxCpltCallback */
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	4a77      	ldr	r2, [pc, #476]	@ (800465c <HAL_I2C_Init+0x20c>)
 8004480:	659a      	str	r2, [r3, #88]	@ 0x58
    hi2c->SlaveTxCpltCallback  = HAL_I2C_SlaveTxCpltCallback;  /* Legacy weak SlaveTxCpltCallback  */
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	4a76      	ldr	r2, [pc, #472]	@ (8004660 <HAL_I2C_Init+0x210>)
 8004486:	65da      	str	r2, [r3, #92]	@ 0x5c
    hi2c->SlaveRxCpltCallback  = HAL_I2C_SlaveRxCpltCallback;  /* Legacy weak SlaveRxCpltCallback  */
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	4a76      	ldr	r2, [pc, #472]	@ (8004664 <HAL_I2C_Init+0x214>)
 800448c:	661a      	str	r2, [r3, #96]	@ 0x60
    hi2c->ListenCpltCallback   = HAL_I2C_ListenCpltCallback;   /* Legacy weak ListenCpltCallback   */
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	4a75      	ldr	r2, [pc, #468]	@ (8004668 <HAL_I2C_Init+0x218>)
 8004492:	665a      	str	r2, [r3, #100]	@ 0x64
    hi2c->MemTxCpltCallback    = HAL_I2C_MemTxCpltCallback;    /* Legacy weak MemTxCpltCallback    */
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	4a75      	ldr	r2, [pc, #468]	@ (800466c <HAL_I2C_Init+0x21c>)
 8004498:	669a      	str	r2, [r3, #104]	@ 0x68
    hi2c->MemRxCpltCallback    = HAL_I2C_MemRxCpltCallback;    /* Legacy weak MemRxCpltCallback    */
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	4a74      	ldr	r2, [pc, #464]	@ (8004670 <HAL_I2C_Init+0x220>)
 800449e:	66da      	str	r2, [r3, #108]	@ 0x6c
    hi2c->ErrorCallback        = HAL_I2C_ErrorCallback;        /* Legacy weak ErrorCallback        */
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	4a74      	ldr	r2, [pc, #464]	@ (8004674 <HAL_I2C_Init+0x224>)
 80044a4:	671a      	str	r2, [r3, #112]	@ 0x70
    hi2c->AbortCpltCallback    = HAL_I2C_AbortCpltCallback;    /* Legacy weak AbortCpltCallback    */
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	4a73      	ldr	r2, [pc, #460]	@ (8004678 <HAL_I2C_Init+0x228>)
 80044aa:	675a      	str	r2, [r3, #116]	@ 0x74
    hi2c->AddrCallback         = HAL_I2C_AddrCallback;         /* Legacy weak AddrCallback         */
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	4a73      	ldr	r2, [pc, #460]	@ (800467c <HAL_I2C_Init+0x22c>)
 80044b0:	679a      	str	r2, [r3, #120]	@ 0x78

    if (hi2c->MspInitCallback == NULL)
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80044b6:	2b00      	cmp	r3, #0
 80044b8:	d102      	bne.n	80044c0 <HAL_I2C_Init+0x70>
    {
      hi2c->MspInitCallback = HAL_I2C_MspInit; /* Legacy weak MspInit  */
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	4a70      	ldr	r2, [pc, #448]	@ (8004680 <HAL_I2C_Init+0x230>)
 80044be:	67da      	str	r2, [r3, #124]	@ 0x7c
    }

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80044c4:	6878      	ldr	r0, [r7, #4]
 80044c6:	4798      	blx	r3
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	2224      	movs	r2, #36	@ 0x24
 80044cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	681a      	ldr	r2, [r3, #0]
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	f022 0201 	bic.w	r2, r2, #1
 80044de:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	681a      	ldr	r2, [r3, #0]
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80044ee:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	681a      	ldr	r2, [r3, #0]
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	681b      	ldr	r3, [r3, #0]
 80044fa:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80044fe:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8004500:	f000 fad0 	bl	8004aa4 <HAL_RCC_GetPCLK1Freq>
 8004504:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	685b      	ldr	r3, [r3, #4]
 800450a:	4a5e      	ldr	r2, [pc, #376]	@ (8004684 <HAL_I2C_Init+0x234>)
 800450c:	4293      	cmp	r3, r2
 800450e:	d807      	bhi.n	8004520 <HAL_I2C_Init+0xd0>
 8004510:	68fb      	ldr	r3, [r7, #12]
 8004512:	4a5d      	ldr	r2, [pc, #372]	@ (8004688 <HAL_I2C_Init+0x238>)
 8004514:	4293      	cmp	r3, r2
 8004516:	bf94      	ite	ls
 8004518:	2301      	movls	r3, #1
 800451a:	2300      	movhi	r3, #0
 800451c:	b2db      	uxtb	r3, r3
 800451e:	e006      	b.n	800452e <HAL_I2C_Init+0xde>
 8004520:	68fb      	ldr	r3, [r7, #12]
 8004522:	4a5a      	ldr	r2, [pc, #360]	@ (800468c <HAL_I2C_Init+0x23c>)
 8004524:	4293      	cmp	r3, r2
 8004526:	bf94      	ite	ls
 8004528:	2301      	movls	r3, #1
 800452a:	2300      	movhi	r3, #0
 800452c:	b2db      	uxtb	r3, r3
 800452e:	2b00      	cmp	r3, #0
 8004530:	d001      	beq.n	8004536 <HAL_I2C_Init+0xe6>
  {
    return HAL_ERROR;
 8004532:	2301      	movs	r3, #1
 8004534:	e107      	b.n	8004746 <HAL_I2C_Init+0x2f6>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8004536:	68fb      	ldr	r3, [r7, #12]
 8004538:	4a55      	ldr	r2, [pc, #340]	@ (8004690 <HAL_I2C_Init+0x240>)
 800453a:	fba2 2303 	umull	r2, r3, r2, r3
 800453e:	0c9b      	lsrs	r3, r3, #18
 8004540:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	681b      	ldr	r3, [r3, #0]
 8004546:	685b      	ldr	r3, [r3, #4]
 8004548:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	681b      	ldr	r3, [r3, #0]
 8004550:	68ba      	ldr	r2, [r7, #8]
 8004552:	430a      	orrs	r2, r1
 8004554:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	681b      	ldr	r3, [r3, #0]
 800455a:	6a1b      	ldr	r3, [r3, #32]
 800455c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	685b      	ldr	r3, [r3, #4]
 8004564:	4a47      	ldr	r2, [pc, #284]	@ (8004684 <HAL_I2C_Init+0x234>)
 8004566:	4293      	cmp	r3, r2
 8004568:	d802      	bhi.n	8004570 <HAL_I2C_Init+0x120>
 800456a:	68bb      	ldr	r3, [r7, #8]
 800456c:	3301      	adds	r3, #1
 800456e:	e009      	b.n	8004584 <HAL_I2C_Init+0x134>
 8004570:	68bb      	ldr	r3, [r7, #8]
 8004572:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8004576:	fb02 f303 	mul.w	r3, r2, r3
 800457a:	4a46      	ldr	r2, [pc, #280]	@ (8004694 <HAL_I2C_Init+0x244>)
 800457c:	fba2 2303 	umull	r2, r3, r2, r3
 8004580:	099b      	lsrs	r3, r3, #6
 8004582:	3301      	adds	r3, #1
 8004584:	687a      	ldr	r2, [r7, #4]
 8004586:	6812      	ldr	r2, [r2, #0]
 8004588:	430b      	orrs	r3, r1
 800458a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	681b      	ldr	r3, [r3, #0]
 8004590:	69db      	ldr	r3, [r3, #28]
 8004592:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8004596:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	685b      	ldr	r3, [r3, #4]
 800459e:	4939      	ldr	r1, [pc, #228]	@ (8004684 <HAL_I2C_Init+0x234>)
 80045a0:	428b      	cmp	r3, r1
 80045a2:	d819      	bhi.n	80045d8 <HAL_I2C_Init+0x188>
 80045a4:	68fb      	ldr	r3, [r7, #12]
 80045a6:	1e59      	subs	r1, r3, #1
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	685b      	ldr	r3, [r3, #4]
 80045ac:	005b      	lsls	r3, r3, #1
 80045ae:	fbb1 f3f3 	udiv	r3, r1, r3
 80045b2:	1c59      	adds	r1, r3, #1
 80045b4:	f640 73fc 	movw	r3, #4092	@ 0xffc
 80045b8:	400b      	ands	r3, r1
 80045ba:	2b00      	cmp	r3, #0
 80045bc:	d00a      	beq.n	80045d4 <HAL_I2C_Init+0x184>
 80045be:	68fb      	ldr	r3, [r7, #12]
 80045c0:	1e59      	subs	r1, r3, #1
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	685b      	ldr	r3, [r3, #4]
 80045c6:	005b      	lsls	r3, r3, #1
 80045c8:	fbb1 f3f3 	udiv	r3, r1, r3
 80045cc:	3301      	adds	r3, #1
 80045ce:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80045d2:	e071      	b.n	80046b8 <HAL_I2C_Init+0x268>
 80045d4:	2304      	movs	r3, #4
 80045d6:	e06f      	b.n	80046b8 <HAL_I2C_Init+0x268>
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	689b      	ldr	r3, [r3, #8]
 80045dc:	2b00      	cmp	r3, #0
 80045de:	d111      	bne.n	8004604 <HAL_I2C_Init+0x1b4>
 80045e0:	68fb      	ldr	r3, [r7, #12]
 80045e2:	1e58      	subs	r0, r3, #1
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	6859      	ldr	r1, [r3, #4]
 80045e8:	460b      	mov	r3, r1
 80045ea:	005b      	lsls	r3, r3, #1
 80045ec:	440b      	add	r3, r1
 80045ee:	fbb0 f3f3 	udiv	r3, r0, r3
 80045f2:	3301      	adds	r3, #1
 80045f4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80045f8:	2b00      	cmp	r3, #0
 80045fa:	bf0c      	ite	eq
 80045fc:	2301      	moveq	r3, #1
 80045fe:	2300      	movne	r3, #0
 8004600:	b2db      	uxtb	r3, r3
 8004602:	e012      	b.n	800462a <HAL_I2C_Init+0x1da>
 8004604:	68fb      	ldr	r3, [r7, #12]
 8004606:	1e58      	subs	r0, r3, #1
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	6859      	ldr	r1, [r3, #4]
 800460c:	460b      	mov	r3, r1
 800460e:	009b      	lsls	r3, r3, #2
 8004610:	440b      	add	r3, r1
 8004612:	0099      	lsls	r1, r3, #2
 8004614:	440b      	add	r3, r1
 8004616:	fbb0 f3f3 	udiv	r3, r0, r3
 800461a:	3301      	adds	r3, #1
 800461c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004620:	2b00      	cmp	r3, #0
 8004622:	bf0c      	ite	eq
 8004624:	2301      	moveq	r3, #1
 8004626:	2300      	movne	r3, #0
 8004628:	b2db      	uxtb	r3, r3
 800462a:	2b00      	cmp	r3, #0
 800462c:	d001      	beq.n	8004632 <HAL_I2C_Init+0x1e2>
 800462e:	2301      	movs	r3, #1
 8004630:	e042      	b.n	80046b8 <HAL_I2C_Init+0x268>
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	689b      	ldr	r3, [r3, #8]
 8004636:	2b00      	cmp	r3, #0
 8004638:	d12e      	bne.n	8004698 <HAL_I2C_Init+0x248>
 800463a:	68fb      	ldr	r3, [r7, #12]
 800463c:	1e58      	subs	r0, r3, #1
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	6859      	ldr	r1, [r3, #4]
 8004642:	460b      	mov	r3, r1
 8004644:	005b      	lsls	r3, r3, #1
 8004646:	440b      	add	r3, r1
 8004648:	fbb0 f3f3 	udiv	r3, r0, r3
 800464c:	3301      	adds	r3, #1
 800464e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004652:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004656:	e02f      	b.n	80046b8 <HAL_I2C_Init+0x268>
 8004658:	08004751 	.word	0x08004751
 800465c:	08004765 	.word	0x08004765
 8004660:	08004779 	.word	0x08004779
 8004664:	0800478d 	.word	0x0800478d
 8004668:	080047bd 	.word	0x080047bd
 800466c:	080047d1 	.word	0x080047d1
 8004670:	080047e5 	.word	0x080047e5
 8004674:	080047f9 	.word	0x080047f9
 8004678:	0800480d 	.word	0x0800480d
 800467c:	080047a1 	.word	0x080047a1
 8004680:	08000a21 	.word	0x08000a21
 8004684:	000186a0 	.word	0x000186a0
 8004688:	001e847f 	.word	0x001e847f
 800468c:	003d08ff 	.word	0x003d08ff
 8004690:	431bde83 	.word	0x431bde83
 8004694:	10624dd3 	.word	0x10624dd3
 8004698:	68fb      	ldr	r3, [r7, #12]
 800469a:	1e58      	subs	r0, r3, #1
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	6859      	ldr	r1, [r3, #4]
 80046a0:	460b      	mov	r3, r1
 80046a2:	009b      	lsls	r3, r3, #2
 80046a4:	440b      	add	r3, r1
 80046a6:	0099      	lsls	r1, r3, #2
 80046a8:	440b      	add	r3, r1
 80046aa:	fbb0 f3f3 	udiv	r3, r0, r3
 80046ae:	3301      	adds	r3, #1
 80046b0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80046b4:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80046b8:	6879      	ldr	r1, [r7, #4]
 80046ba:	6809      	ldr	r1, [r1, #0]
 80046bc:	4313      	orrs	r3, r2
 80046be:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	681b      	ldr	r3, [r3, #0]
 80046c6:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	69da      	ldr	r2, [r3, #28]
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	6a1b      	ldr	r3, [r3, #32]
 80046d2:	431a      	orrs	r2, r3
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	681b      	ldr	r3, [r3, #0]
 80046d8:	430a      	orrs	r2, r1
 80046da:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	689b      	ldr	r3, [r3, #8]
 80046e2:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 80046e6:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80046ea:	687a      	ldr	r2, [r7, #4]
 80046ec:	6911      	ldr	r1, [r2, #16]
 80046ee:	687a      	ldr	r2, [r7, #4]
 80046f0:	68d2      	ldr	r2, [r2, #12]
 80046f2:	4311      	orrs	r1, r2
 80046f4:	687a      	ldr	r2, [r7, #4]
 80046f6:	6812      	ldr	r2, [r2, #0]
 80046f8:	430b      	orrs	r3, r1
 80046fa:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	681b      	ldr	r3, [r3, #0]
 8004700:	68db      	ldr	r3, [r3, #12]
 8004702:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	695a      	ldr	r2, [r3, #20]
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	699b      	ldr	r3, [r3, #24]
 800470e:	431a      	orrs	r2, r3
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	681b      	ldr	r3, [r3, #0]
 8004714:	430a      	orrs	r2, r1
 8004716:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	681b      	ldr	r3, [r3, #0]
 800471c:	681a      	ldr	r2, [r3, #0]
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	681b      	ldr	r3, [r3, #0]
 8004722:	f042 0201 	orr.w	r2, r2, #1
 8004726:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	2200      	movs	r2, #0
 800472c:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	2220      	movs	r2, #32
 8004732:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	2200      	movs	r2, #0
 800473a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	2200      	movs	r2, #0
 8004740:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8004744:	2300      	movs	r3, #0
}
 8004746:	4618      	mov	r0, r3
 8004748:	3710      	adds	r7, #16
 800474a:	46bd      	mov	sp, r7
 800474c:	bd80      	pop	{r7, pc}
 800474e:	bf00      	nop

08004750 <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004750:	b480      	push	{r7}
 8004752:	b083      	sub	sp, #12
 8004754:	af00      	add	r7, sp, #0
 8004756:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 8004758:	bf00      	nop
 800475a:	370c      	adds	r7, #12
 800475c:	46bd      	mov	sp, r7
 800475e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004762:	4770      	bx	lr

08004764 <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004764:	b480      	push	{r7}
 8004766:	b083      	sub	sp, #12
 8004768:	af00      	add	r7, sp, #0
 800476a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 800476c:	bf00      	nop
 800476e:	370c      	adds	r7, #12
 8004770:	46bd      	mov	sp, r7
 8004772:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004776:	4770      	bx	lr

08004778 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004778:	b480      	push	{r7}
 800477a:	b083      	sub	sp, #12
 800477c:	af00      	add	r7, sp, #0
 800477e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8004780:	bf00      	nop
 8004782:	370c      	adds	r7, #12
 8004784:	46bd      	mov	sp, r7
 8004786:	f85d 7b04 	ldr.w	r7, [sp], #4
 800478a:	4770      	bx	lr

0800478c <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800478c:	b480      	push	{r7}
 800478e:	b083      	sub	sp, #12
 8004790:	af00      	add	r7, sp, #0
 8004792:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8004794:	bf00      	nop
 8004796:	370c      	adds	r7, #12
 8004798:	46bd      	mov	sp, r7
 800479a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800479e:	4770      	bx	lr

080047a0 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XferDirection_definition
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 80047a0:	b480      	push	{r7}
 80047a2:	b083      	sub	sp, #12
 80047a4:	af00      	add	r7, sp, #0
 80047a6:	6078      	str	r0, [r7, #4]
 80047a8:	460b      	mov	r3, r1
 80047aa:	70fb      	strb	r3, [r7, #3]
 80047ac:	4613      	mov	r3, r2
 80047ae:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 80047b0:	bf00      	nop
 80047b2:	370c      	adds	r7, #12
 80047b4:	46bd      	mov	sp, r7
 80047b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047ba:	4770      	bx	lr

080047bc <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80047bc:	b480      	push	{r7}
 80047be:	b083      	sub	sp, #12
 80047c0:	af00      	add	r7, sp, #0
 80047c2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
  */
}
 80047c4:	bf00      	nop
 80047c6:	370c      	adds	r7, #12
 80047c8:	46bd      	mov	sp, r7
 80047ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047ce:	4770      	bx	lr

080047d0 <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80047d0:	b480      	push	{r7}
 80047d2:	b083      	sub	sp, #12
 80047d4:	af00      	add	r7, sp, #0
 80047d6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 80047d8:	bf00      	nop
 80047da:	370c      	adds	r7, #12
 80047dc:	46bd      	mov	sp, r7
 80047de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047e2:	4770      	bx	lr

080047e4 <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80047e4:	b480      	push	{r7}
 80047e6:	b083      	sub	sp, #12
 80047e8:	af00      	add	r7, sp, #0
 80047ea:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 80047ec:	bf00      	nop
 80047ee:	370c      	adds	r7, #12
 80047f0:	46bd      	mov	sp, r7
 80047f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047f6:	4770      	bx	lr

080047f8 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 80047f8:	b480      	push	{r7}
 80047fa:	b083      	sub	sp, #12
 80047fc:	af00      	add	r7, sp, #0
 80047fe:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 8004800:	bf00      	nop
 8004802:	370c      	adds	r7, #12
 8004804:	46bd      	mov	sp, r7
 8004806:	f85d 7b04 	ldr.w	r7, [sp], #4
 800480a:	4770      	bx	lr

0800480c <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800480c:	b480      	push	{r7}
 800480e:	b083      	sub	sp, #12
 8004810:	af00      	add	r7, sp, #0
 8004812:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8004814:	bf00      	nop
 8004816:	370c      	adds	r7, #12
 8004818:	46bd      	mov	sp, r7
 800481a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800481e:	4770      	bx	lr

08004820 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8004820:	b580      	push	{r7, lr}
 8004822:	b082      	sub	sp, #8
 8004824:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 8004826:	2300      	movs	r3, #0
 8004828:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 800482a:	2300      	movs	r3, #0
 800482c:	603b      	str	r3, [r7, #0]
 800482e:	4b20      	ldr	r3, [pc, #128]	@ (80048b0 <HAL_PWREx_EnableOverDrive+0x90>)
 8004830:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004832:	4a1f      	ldr	r2, [pc, #124]	@ (80048b0 <HAL_PWREx_EnableOverDrive+0x90>)
 8004834:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004838:	6413      	str	r3, [r2, #64]	@ 0x40
 800483a:	4b1d      	ldr	r3, [pc, #116]	@ (80048b0 <HAL_PWREx_EnableOverDrive+0x90>)
 800483c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800483e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004842:	603b      	str	r3, [r7, #0]
 8004844:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8004846:	4b1b      	ldr	r3, [pc, #108]	@ (80048b4 <HAL_PWREx_EnableOverDrive+0x94>)
 8004848:	2201      	movs	r2, #1
 800484a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800484c:	f7fc fe28 	bl	80014a0 <HAL_GetTick>
 8004850:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8004852:	e009      	b.n	8004868 <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8004854:	f7fc fe24 	bl	80014a0 <HAL_GetTick>
 8004858:	4602      	mov	r2, r0
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	1ad3      	subs	r3, r2, r3
 800485e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8004862:	d901      	bls.n	8004868 <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 8004864:	2303      	movs	r3, #3
 8004866:	e01f      	b.n	80048a8 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8004868:	4b13      	ldr	r3, [pc, #76]	@ (80048b8 <HAL_PWREx_EnableOverDrive+0x98>)
 800486a:	685b      	ldr	r3, [r3, #4]
 800486c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004870:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004874:	d1ee      	bne.n	8004854 <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8004876:	4b11      	ldr	r3, [pc, #68]	@ (80048bc <HAL_PWREx_EnableOverDrive+0x9c>)
 8004878:	2201      	movs	r2, #1
 800487a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800487c:	f7fc fe10 	bl	80014a0 <HAL_GetTick>
 8004880:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8004882:	e009      	b.n	8004898 <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8004884:	f7fc fe0c 	bl	80014a0 <HAL_GetTick>
 8004888:	4602      	mov	r2, r0
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	1ad3      	subs	r3, r2, r3
 800488e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8004892:	d901      	bls.n	8004898 <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 8004894:	2303      	movs	r3, #3
 8004896:	e007      	b.n	80048a8 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8004898:	4b07      	ldr	r3, [pc, #28]	@ (80048b8 <HAL_PWREx_EnableOverDrive+0x98>)
 800489a:	685b      	ldr	r3, [r3, #4]
 800489c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80048a0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80048a4:	d1ee      	bne.n	8004884 <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 80048a6:	2300      	movs	r3, #0
}
 80048a8:	4618      	mov	r0, r3
 80048aa:	3708      	adds	r7, #8
 80048ac:	46bd      	mov	sp, r7
 80048ae:	bd80      	pop	{r7, pc}
 80048b0:	40023800 	.word	0x40023800
 80048b4:	420e0040 	.word	0x420e0040
 80048b8:	40007000 	.word	0x40007000
 80048bc:	420e0044 	.word	0x420e0044

080048c0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80048c0:	b580      	push	{r7, lr}
 80048c2:	b084      	sub	sp, #16
 80048c4:	af00      	add	r7, sp, #0
 80048c6:	6078      	str	r0, [r7, #4]
 80048c8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	2b00      	cmp	r3, #0
 80048ce:	d101      	bne.n	80048d4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80048d0:	2301      	movs	r3, #1
 80048d2:	e0cc      	b.n	8004a6e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80048d4:	4b68      	ldr	r3, [pc, #416]	@ (8004a78 <HAL_RCC_ClockConfig+0x1b8>)
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	f003 030f 	and.w	r3, r3, #15
 80048dc:	683a      	ldr	r2, [r7, #0]
 80048de:	429a      	cmp	r2, r3
 80048e0:	d90c      	bls.n	80048fc <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80048e2:	4b65      	ldr	r3, [pc, #404]	@ (8004a78 <HAL_RCC_ClockConfig+0x1b8>)
 80048e4:	683a      	ldr	r2, [r7, #0]
 80048e6:	b2d2      	uxtb	r2, r2
 80048e8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80048ea:	4b63      	ldr	r3, [pc, #396]	@ (8004a78 <HAL_RCC_ClockConfig+0x1b8>)
 80048ec:	681b      	ldr	r3, [r3, #0]
 80048ee:	f003 030f 	and.w	r3, r3, #15
 80048f2:	683a      	ldr	r2, [r7, #0]
 80048f4:	429a      	cmp	r2, r3
 80048f6:	d001      	beq.n	80048fc <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80048f8:	2301      	movs	r3, #1
 80048fa:	e0b8      	b.n	8004a6e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	f003 0302 	and.w	r3, r3, #2
 8004904:	2b00      	cmp	r3, #0
 8004906:	d020      	beq.n	800494a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	f003 0304 	and.w	r3, r3, #4
 8004910:	2b00      	cmp	r3, #0
 8004912:	d005      	beq.n	8004920 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004914:	4b59      	ldr	r3, [pc, #356]	@ (8004a7c <HAL_RCC_ClockConfig+0x1bc>)
 8004916:	689b      	ldr	r3, [r3, #8]
 8004918:	4a58      	ldr	r2, [pc, #352]	@ (8004a7c <HAL_RCC_ClockConfig+0x1bc>)
 800491a:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800491e:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	f003 0308 	and.w	r3, r3, #8
 8004928:	2b00      	cmp	r3, #0
 800492a:	d005      	beq.n	8004938 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800492c:	4b53      	ldr	r3, [pc, #332]	@ (8004a7c <HAL_RCC_ClockConfig+0x1bc>)
 800492e:	689b      	ldr	r3, [r3, #8]
 8004930:	4a52      	ldr	r2, [pc, #328]	@ (8004a7c <HAL_RCC_ClockConfig+0x1bc>)
 8004932:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8004936:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004938:	4b50      	ldr	r3, [pc, #320]	@ (8004a7c <HAL_RCC_ClockConfig+0x1bc>)
 800493a:	689b      	ldr	r3, [r3, #8]
 800493c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	689b      	ldr	r3, [r3, #8]
 8004944:	494d      	ldr	r1, [pc, #308]	@ (8004a7c <HAL_RCC_ClockConfig+0x1bc>)
 8004946:	4313      	orrs	r3, r2
 8004948:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	681b      	ldr	r3, [r3, #0]
 800494e:	f003 0301 	and.w	r3, r3, #1
 8004952:	2b00      	cmp	r3, #0
 8004954:	d044      	beq.n	80049e0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	685b      	ldr	r3, [r3, #4]
 800495a:	2b01      	cmp	r3, #1
 800495c:	d107      	bne.n	800496e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800495e:	4b47      	ldr	r3, [pc, #284]	@ (8004a7c <HAL_RCC_ClockConfig+0x1bc>)
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004966:	2b00      	cmp	r3, #0
 8004968:	d119      	bne.n	800499e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800496a:	2301      	movs	r3, #1
 800496c:	e07f      	b.n	8004a6e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	685b      	ldr	r3, [r3, #4]
 8004972:	2b02      	cmp	r3, #2
 8004974:	d003      	beq.n	800497e <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800497a:	2b03      	cmp	r3, #3
 800497c:	d107      	bne.n	800498e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800497e:	4b3f      	ldr	r3, [pc, #252]	@ (8004a7c <HAL_RCC_ClockConfig+0x1bc>)
 8004980:	681b      	ldr	r3, [r3, #0]
 8004982:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004986:	2b00      	cmp	r3, #0
 8004988:	d109      	bne.n	800499e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800498a:	2301      	movs	r3, #1
 800498c:	e06f      	b.n	8004a6e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800498e:	4b3b      	ldr	r3, [pc, #236]	@ (8004a7c <HAL_RCC_ClockConfig+0x1bc>)
 8004990:	681b      	ldr	r3, [r3, #0]
 8004992:	f003 0302 	and.w	r3, r3, #2
 8004996:	2b00      	cmp	r3, #0
 8004998:	d101      	bne.n	800499e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800499a:	2301      	movs	r3, #1
 800499c:	e067      	b.n	8004a6e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800499e:	4b37      	ldr	r3, [pc, #220]	@ (8004a7c <HAL_RCC_ClockConfig+0x1bc>)
 80049a0:	689b      	ldr	r3, [r3, #8]
 80049a2:	f023 0203 	bic.w	r2, r3, #3
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	685b      	ldr	r3, [r3, #4]
 80049aa:	4934      	ldr	r1, [pc, #208]	@ (8004a7c <HAL_RCC_ClockConfig+0x1bc>)
 80049ac:	4313      	orrs	r3, r2
 80049ae:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80049b0:	f7fc fd76 	bl	80014a0 <HAL_GetTick>
 80049b4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80049b6:	e00a      	b.n	80049ce <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80049b8:	f7fc fd72 	bl	80014a0 <HAL_GetTick>
 80049bc:	4602      	mov	r2, r0
 80049be:	68fb      	ldr	r3, [r7, #12]
 80049c0:	1ad3      	subs	r3, r2, r3
 80049c2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80049c6:	4293      	cmp	r3, r2
 80049c8:	d901      	bls.n	80049ce <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80049ca:	2303      	movs	r3, #3
 80049cc:	e04f      	b.n	8004a6e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80049ce:	4b2b      	ldr	r3, [pc, #172]	@ (8004a7c <HAL_RCC_ClockConfig+0x1bc>)
 80049d0:	689b      	ldr	r3, [r3, #8]
 80049d2:	f003 020c 	and.w	r2, r3, #12
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	685b      	ldr	r3, [r3, #4]
 80049da:	009b      	lsls	r3, r3, #2
 80049dc:	429a      	cmp	r2, r3
 80049de:	d1eb      	bne.n	80049b8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80049e0:	4b25      	ldr	r3, [pc, #148]	@ (8004a78 <HAL_RCC_ClockConfig+0x1b8>)
 80049e2:	681b      	ldr	r3, [r3, #0]
 80049e4:	f003 030f 	and.w	r3, r3, #15
 80049e8:	683a      	ldr	r2, [r7, #0]
 80049ea:	429a      	cmp	r2, r3
 80049ec:	d20c      	bcs.n	8004a08 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80049ee:	4b22      	ldr	r3, [pc, #136]	@ (8004a78 <HAL_RCC_ClockConfig+0x1b8>)
 80049f0:	683a      	ldr	r2, [r7, #0]
 80049f2:	b2d2      	uxtb	r2, r2
 80049f4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80049f6:	4b20      	ldr	r3, [pc, #128]	@ (8004a78 <HAL_RCC_ClockConfig+0x1b8>)
 80049f8:	681b      	ldr	r3, [r3, #0]
 80049fa:	f003 030f 	and.w	r3, r3, #15
 80049fe:	683a      	ldr	r2, [r7, #0]
 8004a00:	429a      	cmp	r2, r3
 8004a02:	d001      	beq.n	8004a08 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004a04:	2301      	movs	r3, #1
 8004a06:	e032      	b.n	8004a6e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	681b      	ldr	r3, [r3, #0]
 8004a0c:	f003 0304 	and.w	r3, r3, #4
 8004a10:	2b00      	cmp	r3, #0
 8004a12:	d008      	beq.n	8004a26 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004a14:	4b19      	ldr	r3, [pc, #100]	@ (8004a7c <HAL_RCC_ClockConfig+0x1bc>)
 8004a16:	689b      	ldr	r3, [r3, #8]
 8004a18:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	68db      	ldr	r3, [r3, #12]
 8004a20:	4916      	ldr	r1, [pc, #88]	@ (8004a7c <HAL_RCC_ClockConfig+0x1bc>)
 8004a22:	4313      	orrs	r3, r2
 8004a24:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	681b      	ldr	r3, [r3, #0]
 8004a2a:	f003 0308 	and.w	r3, r3, #8
 8004a2e:	2b00      	cmp	r3, #0
 8004a30:	d009      	beq.n	8004a46 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004a32:	4b12      	ldr	r3, [pc, #72]	@ (8004a7c <HAL_RCC_ClockConfig+0x1bc>)
 8004a34:	689b      	ldr	r3, [r3, #8]
 8004a36:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	691b      	ldr	r3, [r3, #16]
 8004a3e:	00db      	lsls	r3, r3, #3
 8004a40:	490e      	ldr	r1, [pc, #56]	@ (8004a7c <HAL_RCC_ClockConfig+0x1bc>)
 8004a42:	4313      	orrs	r3, r2
 8004a44:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004a46:	f000 fbb1 	bl	80051ac <HAL_RCC_GetSysClockFreq>
 8004a4a:	4602      	mov	r2, r0
 8004a4c:	4b0b      	ldr	r3, [pc, #44]	@ (8004a7c <HAL_RCC_ClockConfig+0x1bc>)
 8004a4e:	689b      	ldr	r3, [r3, #8]
 8004a50:	091b      	lsrs	r3, r3, #4
 8004a52:	f003 030f 	and.w	r3, r3, #15
 8004a56:	490a      	ldr	r1, [pc, #40]	@ (8004a80 <HAL_RCC_ClockConfig+0x1c0>)
 8004a58:	5ccb      	ldrb	r3, [r1, r3]
 8004a5a:	fa22 f303 	lsr.w	r3, r2, r3
 8004a5e:	4a09      	ldr	r2, [pc, #36]	@ (8004a84 <HAL_RCC_ClockConfig+0x1c4>)
 8004a60:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8004a62:	4b09      	ldr	r3, [pc, #36]	@ (8004a88 <HAL_RCC_ClockConfig+0x1c8>)
 8004a64:	681b      	ldr	r3, [r3, #0]
 8004a66:	4618      	mov	r0, r3
 8004a68:	f7fc f8ee 	bl	8000c48 <HAL_InitTick>

  return HAL_OK;
 8004a6c:	2300      	movs	r3, #0
}
 8004a6e:	4618      	mov	r0, r3
 8004a70:	3710      	adds	r7, #16
 8004a72:	46bd      	mov	sp, r7
 8004a74:	bd80      	pop	{r7, pc}
 8004a76:	bf00      	nop
 8004a78:	40023c00 	.word	0x40023c00
 8004a7c:	40023800 	.word	0x40023800
 8004a80:	08013718 	.word	0x08013718
 8004a84:	20000000 	.word	0x20000000
 8004a88:	20000004 	.word	0x20000004

08004a8c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004a8c:	b480      	push	{r7}
 8004a8e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004a90:	4b03      	ldr	r3, [pc, #12]	@ (8004aa0 <HAL_RCC_GetHCLKFreq+0x14>)
 8004a92:	681b      	ldr	r3, [r3, #0]
}
 8004a94:	4618      	mov	r0, r3
 8004a96:	46bd      	mov	sp, r7
 8004a98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a9c:	4770      	bx	lr
 8004a9e:	bf00      	nop
 8004aa0:	20000000 	.word	0x20000000

08004aa4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004aa4:	b580      	push	{r7, lr}
 8004aa6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004aa8:	f7ff fff0 	bl	8004a8c <HAL_RCC_GetHCLKFreq>
 8004aac:	4602      	mov	r2, r0
 8004aae:	4b05      	ldr	r3, [pc, #20]	@ (8004ac4 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004ab0:	689b      	ldr	r3, [r3, #8]
 8004ab2:	0a9b      	lsrs	r3, r3, #10
 8004ab4:	f003 0307 	and.w	r3, r3, #7
 8004ab8:	4903      	ldr	r1, [pc, #12]	@ (8004ac8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004aba:	5ccb      	ldrb	r3, [r1, r3]
 8004abc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004ac0:	4618      	mov	r0, r3
 8004ac2:	bd80      	pop	{r7, pc}
 8004ac4:	40023800 	.word	0x40023800
 8004ac8:	08013728 	.word	0x08013728

08004acc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004acc:	b580      	push	{r7, lr}
 8004ace:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004ad0:	f7ff ffdc 	bl	8004a8c <HAL_RCC_GetHCLKFreq>
 8004ad4:	4602      	mov	r2, r0
 8004ad6:	4b05      	ldr	r3, [pc, #20]	@ (8004aec <HAL_RCC_GetPCLK2Freq+0x20>)
 8004ad8:	689b      	ldr	r3, [r3, #8]
 8004ada:	0b5b      	lsrs	r3, r3, #13
 8004adc:	f003 0307 	and.w	r3, r3, #7
 8004ae0:	4903      	ldr	r1, [pc, #12]	@ (8004af0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004ae2:	5ccb      	ldrb	r3, [r1, r3]
 8004ae4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004ae8:	4618      	mov	r0, r3
 8004aea:	bd80      	pop	{r7, pc}
 8004aec:	40023800 	.word	0x40023800
 8004af0:	08013728 	.word	0x08013728

08004af4 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8004af4:	b480      	push	{r7}
 8004af6:	b083      	sub	sp, #12
 8004af8:	af00      	add	r7, sp, #0
 8004afa:	6078      	str	r0, [r7, #4]
 8004afc:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	220f      	movs	r2, #15
 8004b02:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8004b04:	4b12      	ldr	r3, [pc, #72]	@ (8004b50 <HAL_RCC_GetClockConfig+0x5c>)
 8004b06:	689b      	ldr	r3, [r3, #8]
 8004b08:	f003 0203 	and.w	r2, r3, #3
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8004b10:	4b0f      	ldr	r3, [pc, #60]	@ (8004b50 <HAL_RCC_GetClockConfig+0x5c>)
 8004b12:	689b      	ldr	r3, [r3, #8]
 8004b14:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8004b1c:	4b0c      	ldr	r3, [pc, #48]	@ (8004b50 <HAL_RCC_GetClockConfig+0x5c>)
 8004b1e:	689b      	ldr	r3, [r3, #8]
 8004b20:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8004b28:	4b09      	ldr	r3, [pc, #36]	@ (8004b50 <HAL_RCC_GetClockConfig+0x5c>)
 8004b2a:	689b      	ldr	r3, [r3, #8]
 8004b2c:	08db      	lsrs	r3, r3, #3
 8004b2e:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8004b36:	4b07      	ldr	r3, [pc, #28]	@ (8004b54 <HAL_RCC_GetClockConfig+0x60>)
 8004b38:	681b      	ldr	r3, [r3, #0]
 8004b3a:	f003 020f 	and.w	r2, r3, #15
 8004b3e:	683b      	ldr	r3, [r7, #0]
 8004b40:	601a      	str	r2, [r3, #0]
}
 8004b42:	bf00      	nop
 8004b44:	370c      	adds	r7, #12
 8004b46:	46bd      	mov	sp, r7
 8004b48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b4c:	4770      	bx	lr
 8004b4e:	bf00      	nop
 8004b50:	40023800 	.word	0x40023800
 8004b54:	40023c00 	.word	0x40023c00

08004b58 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004b58:	b580      	push	{r7, lr}
 8004b5a:	b08c      	sub	sp, #48	@ 0x30
 8004b5c:	af00      	add	r7, sp, #0
 8004b5e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004b60:	2300      	movs	r3, #0
 8004b62:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t tmpreg1 = 0U;
 8004b64:	2300      	movs	r3, #0
 8004b66:	623b      	str	r3, [r7, #32]
  uint32_t plli2sp = 0U;
 8004b68:	2300      	movs	r3, #0
 8004b6a:	61fb      	str	r3, [r7, #28]
  uint32_t plli2sq = 0U;
 8004b6c:	2300      	movs	r3, #0
 8004b6e:	61bb      	str	r3, [r7, #24]
  uint32_t plli2sr = 0U;
 8004b70:	2300      	movs	r3, #0
 8004b72:	617b      	str	r3, [r7, #20]
  uint32_t pllsaip = 0U;
 8004b74:	2300      	movs	r3, #0
 8004b76:	613b      	str	r3, [r7, #16]
  uint32_t pllsaiq = 0U;
 8004b78:	2300      	movs	r3, #0
 8004b7a:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0U;
 8004b7c:	2300      	movs	r3, #0
 8004b7e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint32_t pllsaiused = 0U;
 8004b80:	2300      	movs	r3, #0
 8004b82:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check the peripheral clock selection parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------ I2S APB1 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == (RCC_PERIPHCLK_I2S_APB1))
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	681b      	ldr	r3, [r3, #0]
 8004b88:	f003 0301 	and.w	r3, r3, #1
 8004b8c:	2b00      	cmp	r3, #0
 8004b8e:	d010      	beq.n	8004bb2 <HAL_RCCEx_PeriphCLKConfig+0x5a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SAPB1CLKSOURCE(PeriphClkInit->I2sApb1ClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_APB1_CONFIG(PeriphClkInit->I2sApb1ClockSelection);
 8004b90:	4b6f      	ldr	r3, [pc, #444]	@ (8004d50 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8004b92:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004b96:	f023 62c0 	bic.w	r2, r3, #100663296	@ 0x6000000
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004b9e:	496c      	ldr	r1, [pc, #432]	@ (8004d50 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8004ba0:	4313      	orrs	r3, r2
 8004ba2:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for I2S */
    if (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004baa:	2b00      	cmp	r3, #0
 8004bac:	d101      	bne.n	8004bb2 <HAL_RCCEx_PeriphCLKConfig+0x5a>
    {
      plli2sused = 1U;
 8004bae:	2301      	movs	r3, #1
 8004bb0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- I2S APB2 configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == (RCC_PERIPHCLK_I2S_APB2))
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	681b      	ldr	r3, [r3, #0]
 8004bb6:	f003 0302 	and.w	r3, r3, #2
 8004bba:	2b00      	cmp	r3, #0
 8004bbc:	d010      	beq.n	8004be0 <HAL_RCCEx_PeriphCLKConfig+0x88>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SAPB2CLKSOURCE(PeriphClkInit->I2sApb2ClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_APB2_CONFIG(PeriphClkInit->I2sApb2ClockSelection);
 8004bbe:	4b64      	ldr	r3, [pc, #400]	@ (8004d50 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8004bc0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004bc4:	f023 52c0 	bic.w	r2, r3, #402653184	@ 0x18000000
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004bcc:	4960      	ldr	r1, [pc, #384]	@ (8004d50 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8004bce:	4313      	orrs	r3, r2
 8004bd0:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for I2S */
    if (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004bd8:	2b00      	cmp	r3, #0
 8004bda:	d101      	bne.n	8004be0 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      plli2sused = 1U;
 8004bdc:	2301      	movs	r3, #1
 8004bde:	62fb      	str	r3, [r7, #44]	@ 0x2c
    }
  }
  /*--------------------------------------------------------------------------*/

  /*--------------------------- SAI1 configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	681b      	ldr	r3, [r3, #0]
 8004be4:	f003 0304 	and.w	r3, r3, #4
 8004be8:	2b00      	cmp	r3, #0
 8004bea:	d017      	beq.n	8004c1c <HAL_RCCEx_PeriphCLKConfig+0xc4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004bec:	4b58      	ldr	r3, [pc, #352]	@ (8004d50 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8004bee:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004bf2:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004bfa:	4955      	ldr	r1, [pc, #340]	@ (8004d50 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8004bfc:	4313      	orrs	r3, r2
 8004bfe:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004c06:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004c0a:	d101      	bne.n	8004c10 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      plli2sused = 1U;
 8004c0c:	2301      	movs	r3, #1
 8004c0e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004c14:	2b00      	cmp	r3, #0
 8004c16:	d101      	bne.n	8004c1c <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      pllsaiused = 1U;
 8004c18:	2301      	movs	r3, #1
 8004c1a:	62bb      	str	r3, [r7, #40]	@ 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*-------------------------- SAI2 configuration ----------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	681b      	ldr	r3, [r3, #0]
 8004c20:	f003 0308 	and.w	r3, r3, #8
 8004c24:	2b00      	cmp	r3, #0
 8004c26:	d017      	beq.n	8004c58 <HAL_RCCEx_PeriphCLKConfig+0x100>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8004c28:	4b49      	ldr	r3, [pc, #292]	@ (8004d50 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8004c2a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004c2e:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004c36:	4946      	ldr	r1, [pc, #280]	@ (8004d50 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8004c38:	4313      	orrs	r3, r2
 8004c3a:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004c42:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004c46:	d101      	bne.n	8004c4c <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      plli2sused = 1U;
 8004c48:	2301      	movs	r3, #1
 8004c4a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004c50:	2b00      	cmp	r3, #0
 8004c52:	d101      	bne.n	8004c58 <HAL_RCCEx_PeriphCLKConfig+0x100>
    {
      pllsaiused = 1U;
 8004c54:	2301      	movs	r3, #1
 8004c56:	62bb      	str	r3, [r7, #40]	@ 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- RTC configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	681b      	ldr	r3, [r3, #0]
 8004c5c:	f003 0320 	and.w	r3, r3, #32
 8004c60:	2b00      	cmp	r3, #0
 8004c62:	f000 808a 	beq.w	8004d7a <HAL_RCCEx_PeriphCLKConfig+0x222>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8004c66:	2300      	movs	r3, #0
 8004c68:	60bb      	str	r3, [r7, #8]
 8004c6a:	4b39      	ldr	r3, [pc, #228]	@ (8004d50 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8004c6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c6e:	4a38      	ldr	r2, [pc, #224]	@ (8004d50 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8004c70:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004c74:	6413      	str	r3, [r2, #64]	@ 0x40
 8004c76:	4b36      	ldr	r3, [pc, #216]	@ (8004d50 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8004c78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c7a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004c7e:	60bb      	str	r3, [r7, #8]
 8004c80:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8004c82:	4b34      	ldr	r3, [pc, #208]	@ (8004d54 <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 8004c84:	681b      	ldr	r3, [r3, #0]
 8004c86:	4a33      	ldr	r2, [pc, #204]	@ (8004d54 <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 8004c88:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004c8c:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8004c8e:	f7fc fc07 	bl	80014a0 <HAL_GetTick>
 8004c92:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8004c94:	e008      	b.n	8004ca8 <HAL_RCCEx_PeriphCLKConfig+0x150>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004c96:	f7fc fc03 	bl	80014a0 <HAL_GetTick>
 8004c9a:	4602      	mov	r2, r0
 8004c9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c9e:	1ad3      	subs	r3, r2, r3
 8004ca0:	2b02      	cmp	r3, #2
 8004ca2:	d901      	bls.n	8004ca8 <HAL_RCCEx_PeriphCLKConfig+0x150>
      {
        return HAL_TIMEOUT;
 8004ca4:	2303      	movs	r3, #3
 8004ca6:	e278      	b.n	800519a <HAL_RCCEx_PeriphCLKConfig+0x642>
    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8004ca8:	4b2a      	ldr	r3, [pc, #168]	@ (8004d54 <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 8004caa:	681b      	ldr	r3, [r3, #0]
 8004cac:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004cb0:	2b00      	cmp	r3, #0
 8004cb2:	d0f0      	beq.n	8004c96 <HAL_RCCEx_PeriphCLKConfig+0x13e>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004cb4:	4b26      	ldr	r3, [pc, #152]	@ (8004d50 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8004cb6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004cb8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004cbc:	623b      	str	r3, [r7, #32]
    if ((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004cbe:	6a3b      	ldr	r3, [r7, #32]
 8004cc0:	2b00      	cmp	r3, #0
 8004cc2:	d02f      	beq.n	8004d24 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004cc8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004ccc:	6a3a      	ldr	r2, [r7, #32]
 8004cce:	429a      	cmp	r2, r3
 8004cd0:	d028      	beq.n	8004d24 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004cd2:	4b1f      	ldr	r3, [pc, #124]	@ (8004d50 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8004cd4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004cd6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004cda:	623b      	str	r3, [r7, #32]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004cdc:	4b1e      	ldr	r3, [pc, #120]	@ (8004d58 <HAL_RCCEx_PeriphCLKConfig+0x200>)
 8004cde:	2201      	movs	r2, #1
 8004ce0:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004ce2:	4b1d      	ldr	r3, [pc, #116]	@ (8004d58 <HAL_RCCEx_PeriphCLKConfig+0x200>)
 8004ce4:	2200      	movs	r2, #0
 8004ce6:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8004ce8:	4a19      	ldr	r2, [pc, #100]	@ (8004d50 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8004cea:	6a3b      	ldr	r3, [r7, #32]
 8004cec:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8004cee:	4b18      	ldr	r3, [pc, #96]	@ (8004d50 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8004cf0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004cf2:	f003 0301 	and.w	r3, r3, #1
 8004cf6:	2b01      	cmp	r3, #1
 8004cf8:	d114      	bne.n	8004d24 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8004cfa:	f7fc fbd1 	bl	80014a0 <HAL_GetTick>
 8004cfe:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004d00:	e00a      	b.n	8004d18 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004d02:	f7fc fbcd 	bl	80014a0 <HAL_GetTick>
 8004d06:	4602      	mov	r2, r0
 8004d08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d0a:	1ad3      	subs	r3, r2, r3
 8004d0c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004d10:	4293      	cmp	r3, r2
 8004d12:	d901      	bls.n	8004d18 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
          {
            return HAL_TIMEOUT;
 8004d14:	2303      	movs	r3, #3
 8004d16:	e240      	b.n	800519a <HAL_RCCEx_PeriphCLKConfig+0x642>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004d18:	4b0d      	ldr	r3, [pc, #52]	@ (8004d50 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8004d1a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004d1c:	f003 0302 	and.w	r3, r3, #2
 8004d20:	2b00      	cmp	r3, #0
 8004d22:	d0ee      	beq.n	8004d02 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d28:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004d2c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004d30:	d114      	bne.n	8004d5c <HAL_RCCEx_PeriphCLKConfig+0x204>
 8004d32:	4b07      	ldr	r3, [pc, #28]	@ (8004d50 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8004d34:	689b      	ldr	r3, [r3, #8]
 8004d36:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d3e:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8004d42:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004d46:	4902      	ldr	r1, [pc, #8]	@ (8004d50 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8004d48:	4313      	orrs	r3, r2
 8004d4a:	608b      	str	r3, [r1, #8]
 8004d4c:	e00c      	b.n	8004d68 <HAL_RCCEx_PeriphCLKConfig+0x210>
 8004d4e:	bf00      	nop
 8004d50:	40023800 	.word	0x40023800
 8004d54:	40007000 	.word	0x40007000
 8004d58:	42470e40 	.word	0x42470e40
 8004d5c:	4b4a      	ldr	r3, [pc, #296]	@ (8004e88 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8004d5e:	689b      	ldr	r3, [r3, #8]
 8004d60:	4a49      	ldr	r2, [pc, #292]	@ (8004e88 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8004d62:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8004d66:	6093      	str	r3, [r2, #8]
 8004d68:	4b47      	ldr	r3, [pc, #284]	@ (8004e88 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8004d6a:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d70:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004d74:	4944      	ldr	r1, [pc, #272]	@ (8004e88 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8004d76:	4313      	orrs	r3, r2
 8004d78:	670b      	str	r3, [r1, #112]	@ 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	681b      	ldr	r3, [r3, #0]
 8004d7e:	f003 0310 	and.w	r3, r3, #16
 8004d82:	2b00      	cmp	r3, #0
 8004d84:	d004      	beq.n	8004d90 <HAL_RCCEx_PeriphCLKConfig+0x238>
  {
    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	f893 2058 	ldrb.w	r2, [r3, #88]	@ 0x58
 8004d8c:	4b3f      	ldr	r3, [pc, #252]	@ (8004e8c <HAL_RCCEx_PeriphCLKConfig+0x334>)
 8004d8e:	601a      	str	r2, [r3, #0]
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- FMPI2C1 Configuration -----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMPI2C1) == RCC_PERIPHCLK_FMPI2C1)
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	681b      	ldr	r3, [r3, #0]
 8004d94:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004d98:	2b00      	cmp	r3, #0
 8004d9a:	d00a      	beq.n	8004db2 <HAL_RCCEx_PeriphCLKConfig+0x25a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FMPI2C1CLKSOURCE(PeriphClkInit->Fmpi2c1ClockSelection));

    /* Configure the FMPI2C1 clock source */
    __HAL_RCC_FMPI2C1_CONFIG(PeriphClkInit->Fmpi2c1ClockSelection);
 8004d9c:	4b3a      	ldr	r3, [pc, #232]	@ (8004e88 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8004d9e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004da2:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004daa:	4937      	ldr	r1, [pc, #220]	@ (8004e88 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8004dac:	4313      	orrs	r3, r2
 8004dae:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------ CEC Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	681b      	ldr	r3, [r3, #0]
 8004db6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004dba:	2b00      	cmp	r3, #0
 8004dbc:	d00a      	beq.n	8004dd4 <HAL_RCCEx_PeriphCLKConfig+0x27c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8004dbe:	4b32      	ldr	r3, [pc, #200]	@ (8004e88 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8004dc0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004dc4:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004dcc:	492e      	ldr	r1, [pc, #184]	@ (8004e88 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8004dce:	4313      	orrs	r3, r2
 8004dd0:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- CLK48 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	681b      	ldr	r3, [r3, #0]
 8004dd8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004ddc:	2b00      	cmp	r3, #0
 8004dde:	d011      	beq.n	8004e04 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48CLKSOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 clock source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8004de0:	4b29      	ldr	r3, [pc, #164]	@ (8004e88 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8004de2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004de6:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004dee:	4926      	ldr	r1, [pc, #152]	@ (8004e88 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8004df0:	4313      	orrs	r3, r2
 8004df2:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94

    /* Enable the PLLSAI when it's used as clock source for CLK48 */
    if (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLSAIP)
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004dfa:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004dfe:	d101      	bne.n	8004e04 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
    {
      pllsaiused = 1U;
 8004e00:	2301      	movs	r3, #1
 8004e02:	62bb      	str	r3, [r7, #40]	@ 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- SDIO Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDIO) == RCC_PERIPHCLK_SDIO)
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	681b      	ldr	r3, [r3, #0]
 8004e08:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004e0c:	2b00      	cmp	r3, #0
 8004e0e:	d00a      	beq.n	8004e26 <HAL_RCCEx_PeriphCLKConfig+0x2ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDIOCLKSOURCE(PeriphClkInit->SdioClockSelection));

    /* Configure the SDIO clock source */
    __HAL_RCC_SDIO_CONFIG(PeriphClkInit->SdioClockSelection);
 8004e10:	4b1d      	ldr	r3, [pc, #116]	@ (8004e88 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8004e12:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004e16:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004e1e:	491a      	ldr	r1, [pc, #104]	@ (8004e88 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8004e20:	4313      	orrs	r3, r2
 8004e22:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------ SPDIFRX Configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	681b      	ldr	r3, [r3, #0]
 8004e2a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004e2e:	2b00      	cmp	r3, #0
 8004e30:	d011      	beq.n	8004e56 <HAL_RCCEx_PeriphCLKConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPDIFRXCLKSOURCE(PeriphClkInit->SpdifClockSelection));

    /* Configure the SPDIFRX clock source */
    __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifClockSelection);
 8004e32:	4b15      	ldr	r3, [pc, #84]	@ (8004e88 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8004e34:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004e38:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004e40:	4911      	ldr	r1, [pc, #68]	@ (8004e88 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8004e42:	4313      	orrs	r3, r2
 8004e44:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
    /* Enable the PLLI2S when it's used as clock source for SPDIFRX */
    if (PeriphClkInit->SpdifClockSelection == RCC_SPDIFRXCLKSOURCE_PLLI2SP)
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004e4c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004e50:	d101      	bne.n	8004e56 <HAL_RCCEx_PeriphCLKConfig+0x2fe>
    {
      plli2sused = 1U;
 8004e52:	2301      	movs	r3, #1
 8004e54:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /*--------------------------------------------------------------------------*/

  /*---------------------------- PLLI2S Configuration ------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S on APB1,
     I2S on APB2 or SPDIFRX */
  if ((plli2sused == 1U) || (PeriphClkInit->PeriphClockSelection == RCC_PERIPHCLK_PLLI2S))
 8004e56:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004e58:	2b01      	cmp	r3, #1
 8004e5a:	d005      	beq.n	8004e68 <HAL_RCCEx_PeriphCLKConfig+0x310>
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	681b      	ldr	r3, [r3, #0]
 8004e60:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004e64:	f040 80ff 	bne.w	8005066 <HAL_RCCEx_PeriphCLKConfig+0x50e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8004e68:	4b09      	ldr	r3, [pc, #36]	@ (8004e90 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004e6a:	2200      	movs	r2, #0
 8004e6c:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8004e6e:	f7fc fb17 	bl	80014a0 <HAL_GetTick>
 8004e72:	6278      	str	r0, [r7, #36]	@ 0x24
    /* Wait till PLLI2S is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004e74:	e00e      	b.n	8004e94 <HAL_RCCEx_PeriphCLKConfig+0x33c>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8004e76:	f7fc fb13 	bl	80014a0 <HAL_GetTick>
 8004e7a:	4602      	mov	r2, r0
 8004e7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e7e:	1ad3      	subs	r3, r2, r3
 8004e80:	2b02      	cmp	r3, #2
 8004e82:	d907      	bls.n	8004e94 <HAL_RCCEx_PeriphCLKConfig+0x33c>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004e84:	2303      	movs	r3, #3
 8004e86:	e188      	b.n	800519a <HAL_RCCEx_PeriphCLKConfig+0x642>
 8004e88:	40023800 	.word	0x40023800
 8004e8c:	424711e0 	.word	0x424711e0
 8004e90:	42470068 	.word	0x42470068
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004e94:	4b7e      	ldr	r3, [pc, #504]	@ (8005090 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8004e96:	681b      	ldr	r3, [r3, #0]
 8004e98:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004e9c:	2b00      	cmp	r3, #0
 8004e9e:	d1ea      	bne.n	8004e76 <HAL_RCCEx_PeriphCLKConfig+0x31e>
    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*------ In Case of PLLI2S is selected as source clock for I2S -----------*/
    if (((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == RCC_PERIPHCLK_I2S_APB1)
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	681b      	ldr	r3, [r3, #0]
 8004ea4:	f003 0301 	and.w	r3, r3, #1
 8004ea8:	2b00      	cmp	r3, #0
 8004eaa:	d003      	beq.n	8004eb4 <HAL_RCCEx_PeriphCLKConfig+0x35c>
         && (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)) ||
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004eb0:	2b00      	cmp	r3, #0
 8004eb2:	d009      	beq.n	8004ec8 <HAL_RCCEx_PeriphCLKConfig+0x370>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)))
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	681b      	ldr	r3, [r3, #0]
 8004eb8:	f003 0302 	and.w	r3, r3, #2
         && (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)) ||
 8004ebc:	2b00      	cmp	r3, #0
 8004ebe:	d028      	beq.n	8004f12 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)))
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004ec4:	2b00      	cmp	r3, #0
 8004ec6:	d124      	bne.n	8004f12 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP/PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      plli2sp = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 8004ec8:	4b71      	ldr	r3, [pc, #452]	@ (8005090 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8004eca:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004ece:	0c1b      	lsrs	r3, r3, #16
 8004ed0:	f003 0303 	and.w	r3, r3, #3
 8004ed4:	3301      	adds	r3, #1
 8004ed6:	005b      	lsls	r3, r3, #1
 8004ed8:	61fb      	str	r3, [r7, #28]
      plli2sq = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8004eda:	4b6d      	ldr	r3, [pc, #436]	@ (8005090 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8004edc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004ee0:	0e1b      	lsrs	r3, r3, #24
 8004ee2:	f003 030f 	and.w	r3, r3, #15
 8004ee6:	61bb      	str	r3, [r7, #24]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, plli2sp, plli2sq,
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	685a      	ldr	r2, [r3, #4]
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	689b      	ldr	r3, [r3, #8]
 8004ef0:	019b      	lsls	r3, r3, #6
 8004ef2:	431a      	orrs	r2, r3
 8004ef4:	69fb      	ldr	r3, [r7, #28]
 8004ef6:	085b      	lsrs	r3, r3, #1
 8004ef8:	3b01      	subs	r3, #1
 8004efa:	041b      	lsls	r3, r3, #16
 8004efc:	431a      	orrs	r2, r3
 8004efe:	69bb      	ldr	r3, [r7, #24]
 8004f00:	061b      	lsls	r3, r3, #24
 8004f02:	431a      	orrs	r2, r3
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	695b      	ldr	r3, [r3, #20]
 8004f08:	071b      	lsls	r3, r3, #28
 8004f0a:	4961      	ldr	r1, [pc, #388]	@ (8005090 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8004f0c:	4313      	orrs	r3, r2
 8004f0e:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
                              PeriphClkInit->PLLI2S.PLLI2SR);
    }

    /*------- In Case of PLLI2S is selected as source clock for SAI ----------*/
    if (((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	681b      	ldr	r3, [r3, #0]
 8004f16:	f003 0304 	and.w	r3, r3, #4
 8004f1a:	2b00      	cmp	r3, #0
 8004f1c:	d004      	beq.n	8004f28 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
         && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004f22:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004f26:	d00a      	beq.n	8004f3e <HAL_RCCEx_PeriphCLKConfig+0x3e6>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	681b      	ldr	r3, [r3, #0]
 8004f2c:	f003 0308 	and.w	r3, r3, #8
         && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8004f30:	2b00      	cmp	r3, #0
 8004f32:	d035      	beq.n	8004fa0 <HAL_RCCEx_PeriphCLKConfig+0x448>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004f38:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004f3c:	d130      	bne.n	8004fa0 <HAL_RCCEx_PeriphCLKConfig+0x448>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP/PLLI2SR value from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      plli2sp = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 8004f3e:	4b54      	ldr	r3, [pc, #336]	@ (8005090 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8004f40:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004f44:	0c1b      	lsrs	r3, r3, #16
 8004f46:	f003 0303 	and.w	r3, r3, #3
 8004f4a:	3301      	adds	r3, #1
 8004f4c:	005b      	lsls	r3, r3, #1
 8004f4e:	61fb      	str	r3, [r7, #28]
      plli2sr = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8004f50:	4b4f      	ldr	r3, [pc, #316]	@ (8005090 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8004f52:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004f56:	0f1b      	lsrs	r3, r3, #28
 8004f58:	f003 0307 	and.w	r3, r3, #7
 8004f5c:	617b      	str	r3, [r7, #20]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLI2SM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, plli2sp,
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	685a      	ldr	r2, [r3, #4]
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	689b      	ldr	r3, [r3, #8]
 8004f66:	019b      	lsls	r3, r3, #6
 8004f68:	431a      	orrs	r2, r3
 8004f6a:	69fb      	ldr	r3, [r7, #28]
 8004f6c:	085b      	lsrs	r3, r3, #1
 8004f6e:	3b01      	subs	r3, #1
 8004f70:	041b      	lsls	r3, r3, #16
 8004f72:	431a      	orrs	r2, r3
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	691b      	ldr	r3, [r3, #16]
 8004f78:	061b      	lsls	r3, r3, #24
 8004f7a:	431a      	orrs	r2, r3
 8004f7c:	697b      	ldr	r3, [r7, #20]
 8004f7e:	071b      	lsls	r3, r3, #28
 8004f80:	4943      	ldr	r1, [pc, #268]	@ (8005090 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8004f82:	4313      	orrs	r3, r2
 8004f84:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
                              PeriphClkInit->PLLI2S.PLLI2SQ, plli2sr);

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8004f88:	4b41      	ldr	r3, [pc, #260]	@ (8005090 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8004f8a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004f8e:	f023 021f 	bic.w	r2, r3, #31
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004f96:	3b01      	subs	r3, #1
 8004f98:	493d      	ldr	r1, [pc, #244]	@ (8005090 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8004f9a:	4313      	orrs	r3, r2
 8004f9c:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*------ In Case of PLLI2S is selected as source clock for SPDIFRX -------*/
    if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	681b      	ldr	r3, [r3, #0]
 8004fa4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004fa8:	2b00      	cmp	r3, #0
 8004faa:	d029      	beq.n	8005000 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
        && (PeriphClkInit->SpdifClockSelection == RCC_SPDIFRXCLKSOURCE_PLLI2SP))
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004fb0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004fb4:	d124      	bne.n	8005000 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));
      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      plli2sq = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 8004fb6:	4b36      	ldr	r3, [pc, #216]	@ (8005090 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8004fb8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004fbc:	0c1b      	lsrs	r3, r3, #16
 8004fbe:	f003 0303 	and.w	r3, r3, #3
 8004fc2:	3301      	adds	r3, #1
 8004fc4:	005b      	lsls	r3, r3, #1
 8004fc6:	61bb      	str	r3, [r7, #24]
      plli2sr = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8004fc8:	4b31      	ldr	r3, [pc, #196]	@ (8005090 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8004fca:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004fce:	0f1b      	lsrs	r3, r3, #28
 8004fd0:	f003 0307 	and.w	r3, r3, #7
 8004fd4:	617b      	str	r3, [r7, #20]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SP,
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	685a      	ldr	r2, [r3, #4]
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	689b      	ldr	r3, [r3, #8]
 8004fde:	019b      	lsls	r3, r3, #6
 8004fe0:	431a      	orrs	r2, r3
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	68db      	ldr	r3, [r3, #12]
 8004fe6:	085b      	lsrs	r3, r3, #1
 8004fe8:	3b01      	subs	r3, #1
 8004fea:	041b      	lsls	r3, r3, #16
 8004fec:	431a      	orrs	r2, r3
 8004fee:	69bb      	ldr	r3, [r7, #24]
 8004ff0:	061b      	lsls	r3, r3, #24
 8004ff2:	431a      	orrs	r2, r3
 8004ff4:	697b      	ldr	r3, [r7, #20]
 8004ff6:	071b      	lsls	r3, r3, #28
 8004ff8:	4925      	ldr	r1, [pc, #148]	@ (8005090 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8004ffa:	4313      	orrs	r3, r2
 8004ffc:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
                              plli2sq, plli2sr);
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	681b      	ldr	r3, [r3, #0]
 8005004:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005008:	2b00      	cmp	r3, #0
 800500a:	d016      	beq.n	800503a <HAL_RCCEx_PeriphCLKConfig+0x4e2>
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SP,
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	685a      	ldr	r2, [r3, #4]
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	689b      	ldr	r3, [r3, #8]
 8005014:	019b      	lsls	r3, r3, #6
 8005016:	431a      	orrs	r2, r3
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	68db      	ldr	r3, [r3, #12]
 800501c:	085b      	lsrs	r3, r3, #1
 800501e:	3b01      	subs	r3, #1
 8005020:	041b      	lsls	r3, r3, #16
 8005022:	431a      	orrs	r2, r3
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	691b      	ldr	r3, [r3, #16]
 8005028:	061b      	lsls	r3, r3, #24
 800502a:	431a      	orrs	r2, r3
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	695b      	ldr	r3, [r3, #20]
 8005030:	071b      	lsls	r3, r3, #28
 8005032:	4917      	ldr	r1, [pc, #92]	@ (8005090 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8005034:	4313      	orrs	r3, r2
 8005036:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
                              PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 800503a:	4b16      	ldr	r3, [pc, #88]	@ (8005094 <HAL_RCCEx_PeriphCLKConfig+0x53c>)
 800503c:	2201      	movs	r2, #1
 800503e:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8005040:	f7fc fa2e 	bl	80014a0 <HAL_GetTick>
 8005044:	6278      	str	r0, [r7, #36]	@ 0x24
    /* Wait till PLLI2S is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005046:	e008      	b.n	800505a <HAL_RCCEx_PeriphCLKConfig+0x502>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8005048:	f7fc fa2a 	bl	80014a0 <HAL_GetTick>
 800504c:	4602      	mov	r2, r0
 800504e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005050:	1ad3      	subs	r3, r2, r3
 8005052:	2b02      	cmp	r3, #2
 8005054:	d901      	bls.n	800505a <HAL_RCCEx_PeriphCLKConfig+0x502>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005056:	2303      	movs	r3, #3
 8005058:	e09f      	b.n	800519a <HAL_RCCEx_PeriphCLKConfig+0x642>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800505a:	4b0d      	ldr	r3, [pc, #52]	@ (8005090 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 800505c:	681b      	ldr	r3, [r3, #0]
 800505e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005062:	2b00      	cmp	r3, #0
 8005064:	d0f0      	beq.n	8005048 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- PLLSAI Configuration -----------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, CLK48 or SDIO */
  if (pllsaiused == 1U)
 8005066:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005068:	2b01      	cmp	r3, #1
 800506a:	f040 8095 	bne.w	8005198 <HAL_RCCEx_PeriphCLKConfig+0x640>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 800506e:	4b0a      	ldr	r3, [pc, #40]	@ (8005098 <HAL_RCCEx_PeriphCLKConfig+0x540>)
 8005070:	2200      	movs	r2, #0
 8005072:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8005074:	f7fc fa14 	bl	80014a0 <HAL_GetTick>
 8005078:	6278      	str	r0, [r7, #36]	@ 0x24
    /* Wait till PLLSAI is disabled */
    while (__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800507a:	e00f      	b.n	800509c <HAL_RCCEx_PeriphCLKConfig+0x544>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 800507c:	f7fc fa10 	bl	80014a0 <HAL_GetTick>
 8005080:	4602      	mov	r2, r0
 8005082:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005084:	1ad3      	subs	r3, r2, r3
 8005086:	2b02      	cmp	r3, #2
 8005088:	d908      	bls.n	800509c <HAL_RCCEx_PeriphCLKConfig+0x544>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800508a:	2303      	movs	r3, #3
 800508c:	e085      	b.n	800519a <HAL_RCCEx_PeriphCLKConfig+0x642>
 800508e:	bf00      	nop
 8005090:	40023800 	.word	0x40023800
 8005094:	42470068 	.word	0x42470068
 8005098:	42470070 	.word	0x42470070
    while (__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800509c:	4b41      	ldr	r3, [pc, #260]	@ (80051a4 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 800509e:	681b      	ldr	r3, [r3, #0]
 80050a0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80050a4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80050a8:	d0e8      	beq.n	800507c <HAL_RCCEx_PeriphCLKConfig+0x524>
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIM_VALUE(PeriphClkInit->PLLSAI.PLLSAIM));
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*------ In Case of PLLSAI is selected as source clock for SAI -----------*/
    if (((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	681b      	ldr	r3, [r3, #0]
 80050ae:	f003 0304 	and.w	r3, r3, #4
 80050b2:	2b00      	cmp	r3, #0
 80050b4:	d003      	beq.n	80050be <HAL_RCCEx_PeriphCLKConfig+0x566>
         && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80050ba:	2b00      	cmp	r3, #0
 80050bc:	d009      	beq.n	80050d2 <HAL_RCCEx_PeriphCLKConfig+0x57a>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	681b      	ldr	r3, [r3, #0]
 80050c2:	f003 0308 	and.w	r3, r3, #8
         && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||
 80050c6:	2b00      	cmp	r3, #0
 80050c8:	d02b      	beq.n	8005122 <HAL_RCCEx_PeriphCLKConfig+0x5ca>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80050ce:	2b00      	cmp	r3, #0
 80050d0:	d127      	bne.n	8005122 <HAL_RCCEx_PeriphCLKConfig+0x5ca>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      pllsaip = ((((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos) + 1U) << 1U);
 80050d2:	4b34      	ldr	r3, [pc, #208]	@ (80051a4 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 80050d4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80050d8:	0c1b      	lsrs	r3, r3, #16
 80050da:	f003 0303 	and.w	r3, r3, #3
 80050de:	3301      	adds	r3, #1
 80050e0:	005b      	lsls	r3, r3, #1
 80050e2:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIM, PeriphClkInit->PLLSAI.PLLSAIN, pllsaip,
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	699a      	ldr	r2, [r3, #24]
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	69db      	ldr	r3, [r3, #28]
 80050ec:	019b      	lsls	r3, r3, #6
 80050ee:	431a      	orrs	r2, r3
 80050f0:	693b      	ldr	r3, [r7, #16]
 80050f2:	085b      	lsrs	r3, r3, #1
 80050f4:	3b01      	subs	r3, #1
 80050f6:	041b      	lsls	r3, r3, #16
 80050f8:	431a      	orrs	r2, r3
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050fe:	061b      	lsls	r3, r3, #24
 8005100:	4928      	ldr	r1, [pc, #160]	@ (80051a4 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8005102:	4313      	orrs	r3, r2
 8005104:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
                              PeriphClkInit->PLLSAI.PLLSAIQ, 0U);

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8005108:	4b26      	ldr	r3, [pc, #152]	@ (80051a4 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 800510a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800510e:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005116:	3b01      	subs	r3, #1
 8005118:	021b      	lsls	r3, r3, #8
 800511a:	4922      	ldr	r1, [pc, #136]	@ (80051a4 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 800511c:	4313      	orrs	r3, r2
 800511e:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*------ In Case of PLLSAI is selected as source clock for CLK48 ---------*/
    /* In Case of PLLI2S is selected as source clock for CLK48 */
    if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	681b      	ldr	r3, [r3, #0]
 8005126:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800512a:	2b00      	cmp	r3, #0
 800512c:	d01d      	beq.n	800516a <HAL_RCCEx_PeriphCLKConfig+0x612>
        && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLSAIP))
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005132:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005136:	d118      	bne.n	800516a <HAL_RCCEx_PeriphCLKConfig+0x612>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      pllsaiq = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8005138:	4b1a      	ldr	r3, [pc, #104]	@ (80051a4 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 800513a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800513e:	0e1b      	lsrs	r3, r3, #24
 8005140:	f003 030f 	and.w	r3, r3, #15
 8005144:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) * (PLLI2SN/PLLSAIM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIM, PeriphClkInit->PLLSAI.PLLSAIN, PeriphClkInit->PLLSAI.PLLSAIP,
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	699a      	ldr	r2, [r3, #24]
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	69db      	ldr	r3, [r3, #28]
 800514e:	019b      	lsls	r3, r3, #6
 8005150:	431a      	orrs	r2, r3
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	6a1b      	ldr	r3, [r3, #32]
 8005156:	085b      	lsrs	r3, r3, #1
 8005158:	3b01      	subs	r3, #1
 800515a:	041b      	lsls	r3, r3, #16
 800515c:	431a      	orrs	r2, r3
 800515e:	68fb      	ldr	r3, [r7, #12]
 8005160:	061b      	lsls	r3, r3, #24
 8005162:	4910      	ldr	r1, [pc, #64]	@ (80051a4 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8005164:	4313      	orrs	r3, r2
 8005166:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
                              pllsaiq, 0U);
    }

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 800516a:	4b0f      	ldr	r3, [pc, #60]	@ (80051a8 <HAL_RCCEx_PeriphCLKConfig+0x650>)
 800516c:	2201      	movs	r2, #1
 800516e:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8005170:	f7fc f996 	bl	80014a0 <HAL_GetTick>
 8005174:	6278      	str	r0, [r7, #36]	@ 0x24
    /* Wait till PLLSAI is ready */
    while (__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8005176:	e008      	b.n	800518a <HAL_RCCEx_PeriphCLKConfig+0x632>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8005178:	f7fc f992 	bl	80014a0 <HAL_GetTick>
 800517c:	4602      	mov	r2, r0
 800517e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005180:	1ad3      	subs	r3, r2, r3
 8005182:	2b02      	cmp	r3, #2
 8005184:	d901      	bls.n	800518a <HAL_RCCEx_PeriphCLKConfig+0x632>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005186:	2303      	movs	r3, #3
 8005188:	e007      	b.n	800519a <HAL_RCCEx_PeriphCLKConfig+0x642>
    while (__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800518a:	4b06      	ldr	r3, [pc, #24]	@ (80051a4 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 800518c:	681b      	ldr	r3, [r3, #0]
 800518e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005192:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005196:	d1ef      	bne.n	8005178 <HAL_RCCEx_PeriphCLKConfig+0x620>
      }
    }
  }
  return HAL_OK;
 8005198:	2300      	movs	r3, #0
}
 800519a:	4618      	mov	r0, r3
 800519c:	3730      	adds	r7, #48	@ 0x30
 800519e:	46bd      	mov	sp, r7
 80051a0:	bd80      	pop	{r7, pc}
 80051a2:	bf00      	nop
 80051a4:	40023800 	.word	0x40023800
 80051a8:	42470070 	.word	0x42470070

080051ac <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80051ac:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80051b0:	b0ae      	sub	sp, #184	@ 0xb8
 80051b2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80051b4:	2300      	movs	r3, #0
 80051b6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t pllvco = 0U;
 80051ba:	2300      	movs	r3, #0
 80051bc:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t pllp = 0U;
 80051c0:	2300      	movs	r3, #0
 80051c2:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  uint32_t pllr = 0U;
 80051c6:	2300      	movs	r3, #0
 80051c8:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t sysclockfreq = 0U;
 80051cc:	2300      	movs	r3, #0
 80051ce:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80051d2:	4bcb      	ldr	r3, [pc, #812]	@ (8005500 <HAL_RCC_GetSysClockFreq+0x354>)
 80051d4:	689b      	ldr	r3, [r3, #8]
 80051d6:	f003 030c 	and.w	r3, r3, #12
 80051da:	2b0c      	cmp	r3, #12
 80051dc:	f200 8206 	bhi.w	80055ec <HAL_RCC_GetSysClockFreq+0x440>
 80051e0:	a201      	add	r2, pc, #4	@ (adr r2, 80051e8 <HAL_RCC_GetSysClockFreq+0x3c>)
 80051e2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80051e6:	bf00      	nop
 80051e8:	0800521d 	.word	0x0800521d
 80051ec:	080055ed 	.word	0x080055ed
 80051f0:	080055ed 	.word	0x080055ed
 80051f4:	080055ed 	.word	0x080055ed
 80051f8:	08005225 	.word	0x08005225
 80051fc:	080055ed 	.word	0x080055ed
 8005200:	080055ed 	.word	0x080055ed
 8005204:	080055ed 	.word	0x080055ed
 8005208:	0800522d 	.word	0x0800522d
 800520c:	080055ed 	.word	0x080055ed
 8005210:	080055ed 	.word	0x080055ed
 8005214:	080055ed 	.word	0x080055ed
 8005218:	0800541d 	.word	0x0800541d
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800521c:	4bb9      	ldr	r3, [pc, #740]	@ (8005504 <HAL_RCC_GetSysClockFreq+0x358>)
 800521e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8005222:	e1e7      	b.n	80055f4 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8005224:	4bb8      	ldr	r3, [pc, #736]	@ (8005508 <HAL_RCC_GetSysClockFreq+0x35c>)
 8005226:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 800522a:	e1e3      	b.n	80055f4 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800522c:	4bb4      	ldr	r3, [pc, #720]	@ (8005500 <HAL_RCC_GetSysClockFreq+0x354>)
 800522e:	685b      	ldr	r3, [r3, #4]
 8005230:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005234:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005238:	4bb1      	ldr	r3, [pc, #708]	@ (8005500 <HAL_RCC_GetSysClockFreq+0x354>)
 800523a:	685b      	ldr	r3, [r3, #4]
 800523c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005240:	2b00      	cmp	r3, #0
 8005242:	d071      	beq.n	8005328 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005244:	4bae      	ldr	r3, [pc, #696]	@ (8005500 <HAL_RCC_GetSysClockFreq+0x354>)
 8005246:	685b      	ldr	r3, [r3, #4]
 8005248:	099b      	lsrs	r3, r3, #6
 800524a:	2200      	movs	r2, #0
 800524c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8005250:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 8005254:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8005258:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800525c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8005260:	2300      	movs	r3, #0
 8005262:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8005266:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800526a:	4622      	mov	r2, r4
 800526c:	462b      	mov	r3, r5
 800526e:	f04f 0000 	mov.w	r0, #0
 8005272:	f04f 0100 	mov.w	r1, #0
 8005276:	0159      	lsls	r1, r3, #5
 8005278:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800527c:	0150      	lsls	r0, r2, #5
 800527e:	4602      	mov	r2, r0
 8005280:	460b      	mov	r3, r1
 8005282:	4621      	mov	r1, r4
 8005284:	1a51      	subs	r1, r2, r1
 8005286:	6439      	str	r1, [r7, #64]	@ 0x40
 8005288:	4629      	mov	r1, r5
 800528a:	eb63 0301 	sbc.w	r3, r3, r1
 800528e:	647b      	str	r3, [r7, #68]	@ 0x44
 8005290:	f04f 0200 	mov.w	r2, #0
 8005294:	f04f 0300 	mov.w	r3, #0
 8005298:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	@ 0x40
 800529c:	4649      	mov	r1, r9
 800529e:	018b      	lsls	r3, r1, #6
 80052a0:	4641      	mov	r1, r8
 80052a2:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80052a6:	4641      	mov	r1, r8
 80052a8:	018a      	lsls	r2, r1, #6
 80052aa:	4641      	mov	r1, r8
 80052ac:	1a51      	subs	r1, r2, r1
 80052ae:	63b9      	str	r1, [r7, #56]	@ 0x38
 80052b0:	4649      	mov	r1, r9
 80052b2:	eb63 0301 	sbc.w	r3, r3, r1
 80052b6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80052b8:	f04f 0200 	mov.w	r2, #0
 80052bc:	f04f 0300 	mov.w	r3, #0
 80052c0:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	@ 0x38
 80052c4:	4649      	mov	r1, r9
 80052c6:	00cb      	lsls	r3, r1, #3
 80052c8:	4641      	mov	r1, r8
 80052ca:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80052ce:	4641      	mov	r1, r8
 80052d0:	00ca      	lsls	r2, r1, #3
 80052d2:	4610      	mov	r0, r2
 80052d4:	4619      	mov	r1, r3
 80052d6:	4603      	mov	r3, r0
 80052d8:	4622      	mov	r2, r4
 80052da:	189b      	adds	r3, r3, r2
 80052dc:	633b      	str	r3, [r7, #48]	@ 0x30
 80052de:	462b      	mov	r3, r5
 80052e0:	460a      	mov	r2, r1
 80052e2:	eb42 0303 	adc.w	r3, r2, r3
 80052e6:	637b      	str	r3, [r7, #52]	@ 0x34
 80052e8:	f04f 0200 	mov.w	r2, #0
 80052ec:	f04f 0300 	mov.w	r3, #0
 80052f0:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 80052f4:	4629      	mov	r1, r5
 80052f6:	024b      	lsls	r3, r1, #9
 80052f8:	4621      	mov	r1, r4
 80052fa:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80052fe:	4621      	mov	r1, r4
 8005300:	024a      	lsls	r2, r1, #9
 8005302:	4610      	mov	r0, r2
 8005304:	4619      	mov	r1, r3
 8005306:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800530a:	2200      	movs	r2, #0
 800530c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8005310:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8005314:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 8005318:	f7fb f8a6 	bl	8000468 <__aeabi_uldivmod>
 800531c:	4602      	mov	r2, r0
 800531e:	460b      	mov	r3, r1
 8005320:	4613      	mov	r3, r2
 8005322:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005326:	e067      	b.n	80053f8 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005328:	4b75      	ldr	r3, [pc, #468]	@ (8005500 <HAL_RCC_GetSysClockFreq+0x354>)
 800532a:	685b      	ldr	r3, [r3, #4]
 800532c:	099b      	lsrs	r3, r3, #6
 800532e:	2200      	movs	r2, #0
 8005330:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8005334:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 8005338:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800533c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005340:	67bb      	str	r3, [r7, #120]	@ 0x78
 8005342:	2300      	movs	r3, #0
 8005344:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8005346:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 800534a:	4622      	mov	r2, r4
 800534c:	462b      	mov	r3, r5
 800534e:	f04f 0000 	mov.w	r0, #0
 8005352:	f04f 0100 	mov.w	r1, #0
 8005356:	0159      	lsls	r1, r3, #5
 8005358:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800535c:	0150      	lsls	r0, r2, #5
 800535e:	4602      	mov	r2, r0
 8005360:	460b      	mov	r3, r1
 8005362:	4621      	mov	r1, r4
 8005364:	1a51      	subs	r1, r2, r1
 8005366:	62b9      	str	r1, [r7, #40]	@ 0x28
 8005368:	4629      	mov	r1, r5
 800536a:	eb63 0301 	sbc.w	r3, r3, r1
 800536e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005370:	f04f 0200 	mov.w	r2, #0
 8005374:	f04f 0300 	mov.w	r3, #0
 8005378:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	@ 0x28
 800537c:	4649      	mov	r1, r9
 800537e:	018b      	lsls	r3, r1, #6
 8005380:	4641      	mov	r1, r8
 8005382:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8005386:	4641      	mov	r1, r8
 8005388:	018a      	lsls	r2, r1, #6
 800538a:	4641      	mov	r1, r8
 800538c:	ebb2 0a01 	subs.w	sl, r2, r1
 8005390:	4649      	mov	r1, r9
 8005392:	eb63 0b01 	sbc.w	fp, r3, r1
 8005396:	f04f 0200 	mov.w	r2, #0
 800539a:	f04f 0300 	mov.w	r3, #0
 800539e:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80053a2:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80053a6:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80053aa:	4692      	mov	sl, r2
 80053ac:	469b      	mov	fp, r3
 80053ae:	4623      	mov	r3, r4
 80053b0:	eb1a 0303 	adds.w	r3, sl, r3
 80053b4:	623b      	str	r3, [r7, #32]
 80053b6:	462b      	mov	r3, r5
 80053b8:	eb4b 0303 	adc.w	r3, fp, r3
 80053bc:	627b      	str	r3, [r7, #36]	@ 0x24
 80053be:	f04f 0200 	mov.w	r2, #0
 80053c2:	f04f 0300 	mov.w	r3, #0
 80053c6:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 80053ca:	4629      	mov	r1, r5
 80053cc:	028b      	lsls	r3, r1, #10
 80053ce:	4621      	mov	r1, r4
 80053d0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80053d4:	4621      	mov	r1, r4
 80053d6:	028a      	lsls	r2, r1, #10
 80053d8:	4610      	mov	r0, r2
 80053da:	4619      	mov	r1, r3
 80053dc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80053e0:	2200      	movs	r2, #0
 80053e2:	673b      	str	r3, [r7, #112]	@ 0x70
 80053e4:	677a      	str	r2, [r7, #116]	@ 0x74
 80053e6:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 80053ea:	f7fb f83d 	bl	8000468 <__aeabi_uldivmod>
 80053ee:	4602      	mov	r2, r0
 80053f0:	460b      	mov	r3, r1
 80053f2:	4613      	mov	r3, r2
 80053f4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80053f8:	4b41      	ldr	r3, [pc, #260]	@ (8005500 <HAL_RCC_GetSysClockFreq+0x354>)
 80053fa:	685b      	ldr	r3, [r3, #4]
 80053fc:	0c1b      	lsrs	r3, r3, #16
 80053fe:	f003 0303 	and.w	r3, r3, #3
 8005402:	3301      	adds	r3, #1
 8005404:	005b      	lsls	r3, r3, #1
 8005406:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

      sysclockfreq = pllvco / pllp;
 800540a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800540e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8005412:	fbb2 f3f3 	udiv	r3, r2, r3
 8005416:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 800541a:	e0eb      	b.n	80055f4 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800541c:	4b38      	ldr	r3, [pc, #224]	@ (8005500 <HAL_RCC_GetSysClockFreq+0x354>)
 800541e:	685b      	ldr	r3, [r3, #4]
 8005420:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005424:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005428:	4b35      	ldr	r3, [pc, #212]	@ (8005500 <HAL_RCC_GetSysClockFreq+0x354>)
 800542a:	685b      	ldr	r3, [r3, #4]
 800542c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005430:	2b00      	cmp	r3, #0
 8005432:	d06b      	beq.n	800550c <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005434:	4b32      	ldr	r3, [pc, #200]	@ (8005500 <HAL_RCC_GetSysClockFreq+0x354>)
 8005436:	685b      	ldr	r3, [r3, #4]
 8005438:	099b      	lsrs	r3, r3, #6
 800543a:	2200      	movs	r2, #0
 800543c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800543e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8005440:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8005442:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005446:	663b      	str	r3, [r7, #96]	@ 0x60
 8005448:	2300      	movs	r3, #0
 800544a:	667b      	str	r3, [r7, #100]	@ 0x64
 800544c:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 8005450:	4622      	mov	r2, r4
 8005452:	462b      	mov	r3, r5
 8005454:	f04f 0000 	mov.w	r0, #0
 8005458:	f04f 0100 	mov.w	r1, #0
 800545c:	0159      	lsls	r1, r3, #5
 800545e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005462:	0150      	lsls	r0, r2, #5
 8005464:	4602      	mov	r2, r0
 8005466:	460b      	mov	r3, r1
 8005468:	4621      	mov	r1, r4
 800546a:	1a51      	subs	r1, r2, r1
 800546c:	61b9      	str	r1, [r7, #24]
 800546e:	4629      	mov	r1, r5
 8005470:	eb63 0301 	sbc.w	r3, r3, r1
 8005474:	61fb      	str	r3, [r7, #28]
 8005476:	f04f 0200 	mov.w	r2, #0
 800547a:	f04f 0300 	mov.w	r3, #0
 800547e:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 8005482:	4659      	mov	r1, fp
 8005484:	018b      	lsls	r3, r1, #6
 8005486:	4651      	mov	r1, sl
 8005488:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800548c:	4651      	mov	r1, sl
 800548e:	018a      	lsls	r2, r1, #6
 8005490:	4651      	mov	r1, sl
 8005492:	ebb2 0801 	subs.w	r8, r2, r1
 8005496:	4659      	mov	r1, fp
 8005498:	eb63 0901 	sbc.w	r9, r3, r1
 800549c:	f04f 0200 	mov.w	r2, #0
 80054a0:	f04f 0300 	mov.w	r3, #0
 80054a4:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80054a8:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80054ac:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80054b0:	4690      	mov	r8, r2
 80054b2:	4699      	mov	r9, r3
 80054b4:	4623      	mov	r3, r4
 80054b6:	eb18 0303 	adds.w	r3, r8, r3
 80054ba:	613b      	str	r3, [r7, #16]
 80054bc:	462b      	mov	r3, r5
 80054be:	eb49 0303 	adc.w	r3, r9, r3
 80054c2:	617b      	str	r3, [r7, #20]
 80054c4:	f04f 0200 	mov.w	r2, #0
 80054c8:	f04f 0300 	mov.w	r3, #0
 80054cc:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 80054d0:	4629      	mov	r1, r5
 80054d2:	024b      	lsls	r3, r1, #9
 80054d4:	4621      	mov	r1, r4
 80054d6:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80054da:	4621      	mov	r1, r4
 80054dc:	024a      	lsls	r2, r1, #9
 80054de:	4610      	mov	r0, r2
 80054e0:	4619      	mov	r1, r3
 80054e2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80054e6:	2200      	movs	r2, #0
 80054e8:	65bb      	str	r3, [r7, #88]	@ 0x58
 80054ea:	65fa      	str	r2, [r7, #92]	@ 0x5c
 80054ec:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80054f0:	f7fa ffba 	bl	8000468 <__aeabi_uldivmod>
 80054f4:	4602      	mov	r2, r0
 80054f6:	460b      	mov	r3, r1
 80054f8:	4613      	mov	r3, r2
 80054fa:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80054fe:	e065      	b.n	80055cc <HAL_RCC_GetSysClockFreq+0x420>
 8005500:	40023800 	.word	0x40023800
 8005504:	00f42400 	.word	0x00f42400
 8005508:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800550c:	4b3d      	ldr	r3, [pc, #244]	@ (8005604 <HAL_RCC_GetSysClockFreq+0x458>)
 800550e:	685b      	ldr	r3, [r3, #4]
 8005510:	099b      	lsrs	r3, r3, #6
 8005512:	2200      	movs	r2, #0
 8005514:	4618      	mov	r0, r3
 8005516:	4611      	mov	r1, r2
 8005518:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800551c:	653b      	str	r3, [r7, #80]	@ 0x50
 800551e:	2300      	movs	r3, #0
 8005520:	657b      	str	r3, [r7, #84]	@ 0x54
 8005522:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 8005526:	4642      	mov	r2, r8
 8005528:	464b      	mov	r3, r9
 800552a:	f04f 0000 	mov.w	r0, #0
 800552e:	f04f 0100 	mov.w	r1, #0
 8005532:	0159      	lsls	r1, r3, #5
 8005534:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005538:	0150      	lsls	r0, r2, #5
 800553a:	4602      	mov	r2, r0
 800553c:	460b      	mov	r3, r1
 800553e:	4641      	mov	r1, r8
 8005540:	1a51      	subs	r1, r2, r1
 8005542:	60b9      	str	r1, [r7, #8]
 8005544:	4649      	mov	r1, r9
 8005546:	eb63 0301 	sbc.w	r3, r3, r1
 800554a:	60fb      	str	r3, [r7, #12]
 800554c:	f04f 0200 	mov.w	r2, #0
 8005550:	f04f 0300 	mov.w	r3, #0
 8005554:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8005558:	4659      	mov	r1, fp
 800555a:	018b      	lsls	r3, r1, #6
 800555c:	4651      	mov	r1, sl
 800555e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8005562:	4651      	mov	r1, sl
 8005564:	018a      	lsls	r2, r1, #6
 8005566:	4651      	mov	r1, sl
 8005568:	1a54      	subs	r4, r2, r1
 800556a:	4659      	mov	r1, fp
 800556c:	eb63 0501 	sbc.w	r5, r3, r1
 8005570:	f04f 0200 	mov.w	r2, #0
 8005574:	f04f 0300 	mov.w	r3, #0
 8005578:	00eb      	lsls	r3, r5, #3
 800557a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800557e:	00e2      	lsls	r2, r4, #3
 8005580:	4614      	mov	r4, r2
 8005582:	461d      	mov	r5, r3
 8005584:	4643      	mov	r3, r8
 8005586:	18e3      	adds	r3, r4, r3
 8005588:	603b      	str	r3, [r7, #0]
 800558a:	464b      	mov	r3, r9
 800558c:	eb45 0303 	adc.w	r3, r5, r3
 8005590:	607b      	str	r3, [r7, #4]
 8005592:	f04f 0200 	mov.w	r2, #0
 8005596:	f04f 0300 	mov.w	r3, #0
 800559a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800559e:	4629      	mov	r1, r5
 80055a0:	028b      	lsls	r3, r1, #10
 80055a2:	4621      	mov	r1, r4
 80055a4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80055a8:	4621      	mov	r1, r4
 80055aa:	028a      	lsls	r2, r1, #10
 80055ac:	4610      	mov	r0, r2
 80055ae:	4619      	mov	r1, r3
 80055b0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80055b4:	2200      	movs	r2, #0
 80055b6:	64bb      	str	r3, [r7, #72]	@ 0x48
 80055b8:	64fa      	str	r2, [r7, #76]	@ 0x4c
 80055ba:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80055be:	f7fa ff53 	bl	8000468 <__aeabi_uldivmod>
 80055c2:	4602      	mov	r2, r0
 80055c4:	460b      	mov	r3, r1
 80055c6:	4613      	mov	r3, r2
 80055c8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 80055cc:	4b0d      	ldr	r3, [pc, #52]	@ (8005604 <HAL_RCC_GetSysClockFreq+0x458>)
 80055ce:	685b      	ldr	r3, [r3, #4]
 80055d0:	0f1b      	lsrs	r3, r3, #28
 80055d2:	f003 0307 	and.w	r3, r3, #7
 80055d6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      sysclockfreq = pllvco / pllr;
 80055da:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80055de:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80055e2:	fbb2 f3f3 	udiv	r3, r2, r3
 80055e6:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80055ea:	e003      	b.n	80055f4 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80055ec:	4b06      	ldr	r3, [pc, #24]	@ (8005608 <HAL_RCC_GetSysClockFreq+0x45c>)
 80055ee:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80055f2:	bf00      	nop
    }
  }
  return sysclockfreq;
 80055f4:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
}
 80055f8:	4618      	mov	r0, r3
 80055fa:	37b8      	adds	r7, #184	@ 0xb8
 80055fc:	46bd      	mov	sp, r7
 80055fe:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005602:	bf00      	nop
 8005604:	40023800 	.word	0x40023800
 8005608:	00f42400 	.word	0x00f42400

0800560c <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800560c:	b580      	push	{r7, lr}
 800560e:	b086      	sub	sp, #24
 8005610:	af00      	add	r7, sp, #0
 8005612:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	2b00      	cmp	r3, #0
 8005618:	d101      	bne.n	800561e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800561a:	2301      	movs	r3, #1
 800561c:	e28d      	b.n	8005b3a <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	681b      	ldr	r3, [r3, #0]
 8005622:	f003 0301 	and.w	r3, r3, #1
 8005626:	2b00      	cmp	r3, #0
 8005628:	f000 8083 	beq.w	8005732 <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 800562c:	4b94      	ldr	r3, [pc, #592]	@ (8005880 <HAL_RCC_OscConfig+0x274>)
 800562e:	689b      	ldr	r3, [r3, #8]
 8005630:	f003 030c 	and.w	r3, r3, #12
 8005634:	2b04      	cmp	r3, #4
 8005636:	d019      	beq.n	800566c <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8005638:	4b91      	ldr	r3, [pc, #580]	@ (8005880 <HAL_RCC_OscConfig+0x274>)
 800563a:	689b      	ldr	r3, [r3, #8]
 800563c:	f003 030c 	and.w	r3, r3, #12
        || \
 8005640:	2b08      	cmp	r3, #8
 8005642:	d106      	bne.n	8005652 <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8005644:	4b8e      	ldr	r3, [pc, #568]	@ (8005880 <HAL_RCC_OscConfig+0x274>)
 8005646:	685b      	ldr	r3, [r3, #4]
 8005648:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800564c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005650:	d00c      	beq.n	800566c <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005652:	4b8b      	ldr	r3, [pc, #556]	@ (8005880 <HAL_RCC_OscConfig+0x274>)
 8005654:	689b      	ldr	r3, [r3, #8]
 8005656:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 800565a:	2b0c      	cmp	r3, #12
 800565c:	d112      	bne.n	8005684 <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800565e:	4b88      	ldr	r3, [pc, #544]	@ (8005880 <HAL_RCC_OscConfig+0x274>)
 8005660:	685b      	ldr	r3, [r3, #4]
 8005662:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005666:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800566a:	d10b      	bne.n	8005684 <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800566c:	4b84      	ldr	r3, [pc, #528]	@ (8005880 <HAL_RCC_OscConfig+0x274>)
 800566e:	681b      	ldr	r3, [r3, #0]
 8005670:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005674:	2b00      	cmp	r3, #0
 8005676:	d05b      	beq.n	8005730 <HAL_RCC_OscConfig+0x124>
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	685b      	ldr	r3, [r3, #4]
 800567c:	2b00      	cmp	r3, #0
 800567e:	d157      	bne.n	8005730 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8005680:	2301      	movs	r3, #1
 8005682:	e25a      	b.n	8005b3a <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	685b      	ldr	r3, [r3, #4]
 8005688:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800568c:	d106      	bne.n	800569c <HAL_RCC_OscConfig+0x90>
 800568e:	4b7c      	ldr	r3, [pc, #496]	@ (8005880 <HAL_RCC_OscConfig+0x274>)
 8005690:	681b      	ldr	r3, [r3, #0]
 8005692:	4a7b      	ldr	r2, [pc, #492]	@ (8005880 <HAL_RCC_OscConfig+0x274>)
 8005694:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005698:	6013      	str	r3, [r2, #0]
 800569a:	e01d      	b.n	80056d8 <HAL_RCC_OscConfig+0xcc>
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	685b      	ldr	r3, [r3, #4]
 80056a0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80056a4:	d10c      	bne.n	80056c0 <HAL_RCC_OscConfig+0xb4>
 80056a6:	4b76      	ldr	r3, [pc, #472]	@ (8005880 <HAL_RCC_OscConfig+0x274>)
 80056a8:	681b      	ldr	r3, [r3, #0]
 80056aa:	4a75      	ldr	r2, [pc, #468]	@ (8005880 <HAL_RCC_OscConfig+0x274>)
 80056ac:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80056b0:	6013      	str	r3, [r2, #0]
 80056b2:	4b73      	ldr	r3, [pc, #460]	@ (8005880 <HAL_RCC_OscConfig+0x274>)
 80056b4:	681b      	ldr	r3, [r3, #0]
 80056b6:	4a72      	ldr	r2, [pc, #456]	@ (8005880 <HAL_RCC_OscConfig+0x274>)
 80056b8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80056bc:	6013      	str	r3, [r2, #0]
 80056be:	e00b      	b.n	80056d8 <HAL_RCC_OscConfig+0xcc>
 80056c0:	4b6f      	ldr	r3, [pc, #444]	@ (8005880 <HAL_RCC_OscConfig+0x274>)
 80056c2:	681b      	ldr	r3, [r3, #0]
 80056c4:	4a6e      	ldr	r2, [pc, #440]	@ (8005880 <HAL_RCC_OscConfig+0x274>)
 80056c6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80056ca:	6013      	str	r3, [r2, #0]
 80056cc:	4b6c      	ldr	r3, [pc, #432]	@ (8005880 <HAL_RCC_OscConfig+0x274>)
 80056ce:	681b      	ldr	r3, [r3, #0]
 80056d0:	4a6b      	ldr	r2, [pc, #428]	@ (8005880 <HAL_RCC_OscConfig+0x274>)
 80056d2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80056d6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	685b      	ldr	r3, [r3, #4]
 80056dc:	2b00      	cmp	r3, #0
 80056de:	d013      	beq.n	8005708 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80056e0:	f7fb fede 	bl	80014a0 <HAL_GetTick>
 80056e4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80056e6:	e008      	b.n	80056fa <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80056e8:	f7fb feda 	bl	80014a0 <HAL_GetTick>
 80056ec:	4602      	mov	r2, r0
 80056ee:	693b      	ldr	r3, [r7, #16]
 80056f0:	1ad3      	subs	r3, r2, r3
 80056f2:	2b64      	cmp	r3, #100	@ 0x64
 80056f4:	d901      	bls.n	80056fa <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 80056f6:	2303      	movs	r3, #3
 80056f8:	e21f      	b.n	8005b3a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80056fa:	4b61      	ldr	r3, [pc, #388]	@ (8005880 <HAL_RCC_OscConfig+0x274>)
 80056fc:	681b      	ldr	r3, [r3, #0]
 80056fe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005702:	2b00      	cmp	r3, #0
 8005704:	d0f0      	beq.n	80056e8 <HAL_RCC_OscConfig+0xdc>
 8005706:	e014      	b.n	8005732 <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005708:	f7fb feca 	bl	80014a0 <HAL_GetTick>
 800570c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800570e:	e008      	b.n	8005722 <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005710:	f7fb fec6 	bl	80014a0 <HAL_GetTick>
 8005714:	4602      	mov	r2, r0
 8005716:	693b      	ldr	r3, [r7, #16]
 8005718:	1ad3      	subs	r3, r2, r3
 800571a:	2b64      	cmp	r3, #100	@ 0x64
 800571c:	d901      	bls.n	8005722 <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 800571e:	2303      	movs	r3, #3
 8005720:	e20b      	b.n	8005b3a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005722:	4b57      	ldr	r3, [pc, #348]	@ (8005880 <HAL_RCC_OscConfig+0x274>)
 8005724:	681b      	ldr	r3, [r3, #0]
 8005726:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800572a:	2b00      	cmp	r3, #0
 800572c:	d1f0      	bne.n	8005710 <HAL_RCC_OscConfig+0x104>
 800572e:	e000      	b.n	8005732 <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005730:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	681b      	ldr	r3, [r3, #0]
 8005736:	f003 0302 	and.w	r3, r3, #2
 800573a:	2b00      	cmp	r3, #0
 800573c:	d06f      	beq.n	800581e <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800573e:	4b50      	ldr	r3, [pc, #320]	@ (8005880 <HAL_RCC_OscConfig+0x274>)
 8005740:	689b      	ldr	r3, [r3, #8]
 8005742:	f003 030c 	and.w	r3, r3, #12
 8005746:	2b00      	cmp	r3, #0
 8005748:	d017      	beq.n	800577a <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 800574a:	4b4d      	ldr	r3, [pc, #308]	@ (8005880 <HAL_RCC_OscConfig+0x274>)
 800574c:	689b      	ldr	r3, [r3, #8]
 800574e:	f003 030c 	and.w	r3, r3, #12
        || \
 8005752:	2b08      	cmp	r3, #8
 8005754:	d105      	bne.n	8005762 <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8005756:	4b4a      	ldr	r3, [pc, #296]	@ (8005880 <HAL_RCC_OscConfig+0x274>)
 8005758:	685b      	ldr	r3, [r3, #4]
 800575a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800575e:	2b00      	cmp	r3, #0
 8005760:	d00b      	beq.n	800577a <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005762:	4b47      	ldr	r3, [pc, #284]	@ (8005880 <HAL_RCC_OscConfig+0x274>)
 8005764:	689b      	ldr	r3, [r3, #8]
 8005766:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 800576a:	2b0c      	cmp	r3, #12
 800576c:	d11c      	bne.n	80057a8 <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800576e:	4b44      	ldr	r3, [pc, #272]	@ (8005880 <HAL_RCC_OscConfig+0x274>)
 8005770:	685b      	ldr	r3, [r3, #4]
 8005772:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005776:	2b00      	cmp	r3, #0
 8005778:	d116      	bne.n	80057a8 <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800577a:	4b41      	ldr	r3, [pc, #260]	@ (8005880 <HAL_RCC_OscConfig+0x274>)
 800577c:	681b      	ldr	r3, [r3, #0]
 800577e:	f003 0302 	and.w	r3, r3, #2
 8005782:	2b00      	cmp	r3, #0
 8005784:	d005      	beq.n	8005792 <HAL_RCC_OscConfig+0x186>
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	68db      	ldr	r3, [r3, #12]
 800578a:	2b01      	cmp	r3, #1
 800578c:	d001      	beq.n	8005792 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 800578e:	2301      	movs	r3, #1
 8005790:	e1d3      	b.n	8005b3a <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005792:	4b3b      	ldr	r3, [pc, #236]	@ (8005880 <HAL_RCC_OscConfig+0x274>)
 8005794:	681b      	ldr	r3, [r3, #0]
 8005796:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	691b      	ldr	r3, [r3, #16]
 800579e:	00db      	lsls	r3, r3, #3
 80057a0:	4937      	ldr	r1, [pc, #220]	@ (8005880 <HAL_RCC_OscConfig+0x274>)
 80057a2:	4313      	orrs	r3, r2
 80057a4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80057a6:	e03a      	b.n	800581e <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	68db      	ldr	r3, [r3, #12]
 80057ac:	2b00      	cmp	r3, #0
 80057ae:	d020      	beq.n	80057f2 <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80057b0:	4b34      	ldr	r3, [pc, #208]	@ (8005884 <HAL_RCC_OscConfig+0x278>)
 80057b2:	2201      	movs	r2, #1
 80057b4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80057b6:	f7fb fe73 	bl	80014a0 <HAL_GetTick>
 80057ba:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80057bc:	e008      	b.n	80057d0 <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80057be:	f7fb fe6f 	bl	80014a0 <HAL_GetTick>
 80057c2:	4602      	mov	r2, r0
 80057c4:	693b      	ldr	r3, [r7, #16]
 80057c6:	1ad3      	subs	r3, r2, r3
 80057c8:	2b02      	cmp	r3, #2
 80057ca:	d901      	bls.n	80057d0 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 80057cc:	2303      	movs	r3, #3
 80057ce:	e1b4      	b.n	8005b3a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80057d0:	4b2b      	ldr	r3, [pc, #172]	@ (8005880 <HAL_RCC_OscConfig+0x274>)
 80057d2:	681b      	ldr	r3, [r3, #0]
 80057d4:	f003 0302 	and.w	r3, r3, #2
 80057d8:	2b00      	cmp	r3, #0
 80057da:	d0f0      	beq.n	80057be <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80057dc:	4b28      	ldr	r3, [pc, #160]	@ (8005880 <HAL_RCC_OscConfig+0x274>)
 80057de:	681b      	ldr	r3, [r3, #0]
 80057e0:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	691b      	ldr	r3, [r3, #16]
 80057e8:	00db      	lsls	r3, r3, #3
 80057ea:	4925      	ldr	r1, [pc, #148]	@ (8005880 <HAL_RCC_OscConfig+0x274>)
 80057ec:	4313      	orrs	r3, r2
 80057ee:	600b      	str	r3, [r1, #0]
 80057f0:	e015      	b.n	800581e <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80057f2:	4b24      	ldr	r3, [pc, #144]	@ (8005884 <HAL_RCC_OscConfig+0x278>)
 80057f4:	2200      	movs	r2, #0
 80057f6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80057f8:	f7fb fe52 	bl	80014a0 <HAL_GetTick>
 80057fc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80057fe:	e008      	b.n	8005812 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005800:	f7fb fe4e 	bl	80014a0 <HAL_GetTick>
 8005804:	4602      	mov	r2, r0
 8005806:	693b      	ldr	r3, [r7, #16]
 8005808:	1ad3      	subs	r3, r2, r3
 800580a:	2b02      	cmp	r3, #2
 800580c:	d901      	bls.n	8005812 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 800580e:	2303      	movs	r3, #3
 8005810:	e193      	b.n	8005b3a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005812:	4b1b      	ldr	r3, [pc, #108]	@ (8005880 <HAL_RCC_OscConfig+0x274>)
 8005814:	681b      	ldr	r3, [r3, #0]
 8005816:	f003 0302 	and.w	r3, r3, #2
 800581a:	2b00      	cmp	r3, #0
 800581c:	d1f0      	bne.n	8005800 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	681b      	ldr	r3, [r3, #0]
 8005822:	f003 0308 	and.w	r3, r3, #8
 8005826:	2b00      	cmp	r3, #0
 8005828:	d036      	beq.n	8005898 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	695b      	ldr	r3, [r3, #20]
 800582e:	2b00      	cmp	r3, #0
 8005830:	d016      	beq.n	8005860 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005832:	4b15      	ldr	r3, [pc, #84]	@ (8005888 <HAL_RCC_OscConfig+0x27c>)
 8005834:	2201      	movs	r2, #1
 8005836:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005838:	f7fb fe32 	bl	80014a0 <HAL_GetTick>
 800583c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800583e:	e008      	b.n	8005852 <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005840:	f7fb fe2e 	bl	80014a0 <HAL_GetTick>
 8005844:	4602      	mov	r2, r0
 8005846:	693b      	ldr	r3, [r7, #16]
 8005848:	1ad3      	subs	r3, r2, r3
 800584a:	2b02      	cmp	r3, #2
 800584c:	d901      	bls.n	8005852 <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 800584e:	2303      	movs	r3, #3
 8005850:	e173      	b.n	8005b3a <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005852:	4b0b      	ldr	r3, [pc, #44]	@ (8005880 <HAL_RCC_OscConfig+0x274>)
 8005854:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005856:	f003 0302 	and.w	r3, r3, #2
 800585a:	2b00      	cmp	r3, #0
 800585c:	d0f0      	beq.n	8005840 <HAL_RCC_OscConfig+0x234>
 800585e:	e01b      	b.n	8005898 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005860:	4b09      	ldr	r3, [pc, #36]	@ (8005888 <HAL_RCC_OscConfig+0x27c>)
 8005862:	2200      	movs	r2, #0
 8005864:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005866:	f7fb fe1b 	bl	80014a0 <HAL_GetTick>
 800586a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800586c:	e00e      	b.n	800588c <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800586e:	f7fb fe17 	bl	80014a0 <HAL_GetTick>
 8005872:	4602      	mov	r2, r0
 8005874:	693b      	ldr	r3, [r7, #16]
 8005876:	1ad3      	subs	r3, r2, r3
 8005878:	2b02      	cmp	r3, #2
 800587a:	d907      	bls.n	800588c <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 800587c:	2303      	movs	r3, #3
 800587e:	e15c      	b.n	8005b3a <HAL_RCC_OscConfig+0x52e>
 8005880:	40023800 	.word	0x40023800
 8005884:	42470000 	.word	0x42470000
 8005888:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800588c:	4b8a      	ldr	r3, [pc, #552]	@ (8005ab8 <HAL_RCC_OscConfig+0x4ac>)
 800588e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005890:	f003 0302 	and.w	r3, r3, #2
 8005894:	2b00      	cmp	r3, #0
 8005896:	d1ea      	bne.n	800586e <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	681b      	ldr	r3, [r3, #0]
 800589c:	f003 0304 	and.w	r3, r3, #4
 80058a0:	2b00      	cmp	r3, #0
 80058a2:	f000 8097 	beq.w	80059d4 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 80058a6:	2300      	movs	r3, #0
 80058a8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80058aa:	4b83      	ldr	r3, [pc, #524]	@ (8005ab8 <HAL_RCC_OscConfig+0x4ac>)
 80058ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80058ae:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80058b2:	2b00      	cmp	r3, #0
 80058b4:	d10f      	bne.n	80058d6 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80058b6:	2300      	movs	r3, #0
 80058b8:	60bb      	str	r3, [r7, #8]
 80058ba:	4b7f      	ldr	r3, [pc, #508]	@ (8005ab8 <HAL_RCC_OscConfig+0x4ac>)
 80058bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80058be:	4a7e      	ldr	r2, [pc, #504]	@ (8005ab8 <HAL_RCC_OscConfig+0x4ac>)
 80058c0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80058c4:	6413      	str	r3, [r2, #64]	@ 0x40
 80058c6:	4b7c      	ldr	r3, [pc, #496]	@ (8005ab8 <HAL_RCC_OscConfig+0x4ac>)
 80058c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80058ca:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80058ce:	60bb      	str	r3, [r7, #8]
 80058d0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80058d2:	2301      	movs	r3, #1
 80058d4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80058d6:	4b79      	ldr	r3, [pc, #484]	@ (8005abc <HAL_RCC_OscConfig+0x4b0>)
 80058d8:	681b      	ldr	r3, [r3, #0]
 80058da:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80058de:	2b00      	cmp	r3, #0
 80058e0:	d118      	bne.n	8005914 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80058e2:	4b76      	ldr	r3, [pc, #472]	@ (8005abc <HAL_RCC_OscConfig+0x4b0>)
 80058e4:	681b      	ldr	r3, [r3, #0]
 80058e6:	4a75      	ldr	r2, [pc, #468]	@ (8005abc <HAL_RCC_OscConfig+0x4b0>)
 80058e8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80058ec:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80058ee:	f7fb fdd7 	bl	80014a0 <HAL_GetTick>
 80058f2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80058f4:	e008      	b.n	8005908 <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80058f6:	f7fb fdd3 	bl	80014a0 <HAL_GetTick>
 80058fa:	4602      	mov	r2, r0
 80058fc:	693b      	ldr	r3, [r7, #16]
 80058fe:	1ad3      	subs	r3, r2, r3
 8005900:	2b02      	cmp	r3, #2
 8005902:	d901      	bls.n	8005908 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8005904:	2303      	movs	r3, #3
 8005906:	e118      	b.n	8005b3a <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005908:	4b6c      	ldr	r3, [pc, #432]	@ (8005abc <HAL_RCC_OscConfig+0x4b0>)
 800590a:	681b      	ldr	r3, [r3, #0]
 800590c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005910:	2b00      	cmp	r3, #0
 8005912:	d0f0      	beq.n	80058f6 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	689b      	ldr	r3, [r3, #8]
 8005918:	2b01      	cmp	r3, #1
 800591a:	d106      	bne.n	800592a <HAL_RCC_OscConfig+0x31e>
 800591c:	4b66      	ldr	r3, [pc, #408]	@ (8005ab8 <HAL_RCC_OscConfig+0x4ac>)
 800591e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005920:	4a65      	ldr	r2, [pc, #404]	@ (8005ab8 <HAL_RCC_OscConfig+0x4ac>)
 8005922:	f043 0301 	orr.w	r3, r3, #1
 8005926:	6713      	str	r3, [r2, #112]	@ 0x70
 8005928:	e01c      	b.n	8005964 <HAL_RCC_OscConfig+0x358>
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	689b      	ldr	r3, [r3, #8]
 800592e:	2b05      	cmp	r3, #5
 8005930:	d10c      	bne.n	800594c <HAL_RCC_OscConfig+0x340>
 8005932:	4b61      	ldr	r3, [pc, #388]	@ (8005ab8 <HAL_RCC_OscConfig+0x4ac>)
 8005934:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005936:	4a60      	ldr	r2, [pc, #384]	@ (8005ab8 <HAL_RCC_OscConfig+0x4ac>)
 8005938:	f043 0304 	orr.w	r3, r3, #4
 800593c:	6713      	str	r3, [r2, #112]	@ 0x70
 800593e:	4b5e      	ldr	r3, [pc, #376]	@ (8005ab8 <HAL_RCC_OscConfig+0x4ac>)
 8005940:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005942:	4a5d      	ldr	r2, [pc, #372]	@ (8005ab8 <HAL_RCC_OscConfig+0x4ac>)
 8005944:	f043 0301 	orr.w	r3, r3, #1
 8005948:	6713      	str	r3, [r2, #112]	@ 0x70
 800594a:	e00b      	b.n	8005964 <HAL_RCC_OscConfig+0x358>
 800594c:	4b5a      	ldr	r3, [pc, #360]	@ (8005ab8 <HAL_RCC_OscConfig+0x4ac>)
 800594e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005950:	4a59      	ldr	r2, [pc, #356]	@ (8005ab8 <HAL_RCC_OscConfig+0x4ac>)
 8005952:	f023 0301 	bic.w	r3, r3, #1
 8005956:	6713      	str	r3, [r2, #112]	@ 0x70
 8005958:	4b57      	ldr	r3, [pc, #348]	@ (8005ab8 <HAL_RCC_OscConfig+0x4ac>)
 800595a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800595c:	4a56      	ldr	r2, [pc, #344]	@ (8005ab8 <HAL_RCC_OscConfig+0x4ac>)
 800595e:	f023 0304 	bic.w	r3, r3, #4
 8005962:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	689b      	ldr	r3, [r3, #8]
 8005968:	2b00      	cmp	r3, #0
 800596a:	d015      	beq.n	8005998 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800596c:	f7fb fd98 	bl	80014a0 <HAL_GetTick>
 8005970:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005972:	e00a      	b.n	800598a <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005974:	f7fb fd94 	bl	80014a0 <HAL_GetTick>
 8005978:	4602      	mov	r2, r0
 800597a:	693b      	ldr	r3, [r7, #16]
 800597c:	1ad3      	subs	r3, r2, r3
 800597e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005982:	4293      	cmp	r3, r2
 8005984:	d901      	bls.n	800598a <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8005986:	2303      	movs	r3, #3
 8005988:	e0d7      	b.n	8005b3a <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800598a:	4b4b      	ldr	r3, [pc, #300]	@ (8005ab8 <HAL_RCC_OscConfig+0x4ac>)
 800598c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800598e:	f003 0302 	and.w	r3, r3, #2
 8005992:	2b00      	cmp	r3, #0
 8005994:	d0ee      	beq.n	8005974 <HAL_RCC_OscConfig+0x368>
 8005996:	e014      	b.n	80059c2 <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005998:	f7fb fd82 	bl	80014a0 <HAL_GetTick>
 800599c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800599e:	e00a      	b.n	80059b6 <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80059a0:	f7fb fd7e 	bl	80014a0 <HAL_GetTick>
 80059a4:	4602      	mov	r2, r0
 80059a6:	693b      	ldr	r3, [r7, #16]
 80059a8:	1ad3      	subs	r3, r2, r3
 80059aa:	f241 3288 	movw	r2, #5000	@ 0x1388
 80059ae:	4293      	cmp	r3, r2
 80059b0:	d901      	bls.n	80059b6 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 80059b2:	2303      	movs	r3, #3
 80059b4:	e0c1      	b.n	8005b3a <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80059b6:	4b40      	ldr	r3, [pc, #256]	@ (8005ab8 <HAL_RCC_OscConfig+0x4ac>)
 80059b8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80059ba:	f003 0302 	and.w	r3, r3, #2
 80059be:	2b00      	cmp	r3, #0
 80059c0:	d1ee      	bne.n	80059a0 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80059c2:	7dfb      	ldrb	r3, [r7, #23]
 80059c4:	2b01      	cmp	r3, #1
 80059c6:	d105      	bne.n	80059d4 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80059c8:	4b3b      	ldr	r3, [pc, #236]	@ (8005ab8 <HAL_RCC_OscConfig+0x4ac>)
 80059ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80059cc:	4a3a      	ldr	r2, [pc, #232]	@ (8005ab8 <HAL_RCC_OscConfig+0x4ac>)
 80059ce:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80059d2:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	699b      	ldr	r3, [r3, #24]
 80059d8:	2b00      	cmp	r3, #0
 80059da:	f000 80ad 	beq.w	8005b38 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80059de:	4b36      	ldr	r3, [pc, #216]	@ (8005ab8 <HAL_RCC_OscConfig+0x4ac>)
 80059e0:	689b      	ldr	r3, [r3, #8]
 80059e2:	f003 030c 	and.w	r3, r3, #12
 80059e6:	2b08      	cmp	r3, #8
 80059e8:	d060      	beq.n	8005aac <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	699b      	ldr	r3, [r3, #24]
 80059ee:	2b02      	cmp	r3, #2
 80059f0:	d145      	bne.n	8005a7e <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80059f2:	4b33      	ldr	r3, [pc, #204]	@ (8005ac0 <HAL_RCC_OscConfig+0x4b4>)
 80059f4:	2200      	movs	r2, #0
 80059f6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80059f8:	f7fb fd52 	bl	80014a0 <HAL_GetTick>
 80059fc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80059fe:	e008      	b.n	8005a12 <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005a00:	f7fb fd4e 	bl	80014a0 <HAL_GetTick>
 8005a04:	4602      	mov	r2, r0
 8005a06:	693b      	ldr	r3, [r7, #16]
 8005a08:	1ad3      	subs	r3, r2, r3
 8005a0a:	2b02      	cmp	r3, #2
 8005a0c:	d901      	bls.n	8005a12 <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8005a0e:	2303      	movs	r3, #3
 8005a10:	e093      	b.n	8005b3a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005a12:	4b29      	ldr	r3, [pc, #164]	@ (8005ab8 <HAL_RCC_OscConfig+0x4ac>)
 8005a14:	681b      	ldr	r3, [r3, #0]
 8005a16:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005a1a:	2b00      	cmp	r3, #0
 8005a1c:	d1f0      	bne.n	8005a00 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	69da      	ldr	r2, [r3, #28]
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	6a1b      	ldr	r3, [r3, #32]
 8005a26:	431a      	orrs	r2, r3
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005a2c:	019b      	lsls	r3, r3, #6
 8005a2e:	431a      	orrs	r2, r3
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005a34:	085b      	lsrs	r3, r3, #1
 8005a36:	3b01      	subs	r3, #1
 8005a38:	041b      	lsls	r3, r3, #16
 8005a3a:	431a      	orrs	r2, r3
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005a40:	061b      	lsls	r3, r3, #24
 8005a42:	431a      	orrs	r2, r3
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005a48:	071b      	lsls	r3, r3, #28
 8005a4a:	491b      	ldr	r1, [pc, #108]	@ (8005ab8 <HAL_RCC_OscConfig+0x4ac>)
 8005a4c:	4313      	orrs	r3, r2
 8005a4e:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005a50:	4b1b      	ldr	r3, [pc, #108]	@ (8005ac0 <HAL_RCC_OscConfig+0x4b4>)
 8005a52:	2201      	movs	r2, #1
 8005a54:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005a56:	f7fb fd23 	bl	80014a0 <HAL_GetTick>
 8005a5a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005a5c:	e008      	b.n	8005a70 <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005a5e:	f7fb fd1f 	bl	80014a0 <HAL_GetTick>
 8005a62:	4602      	mov	r2, r0
 8005a64:	693b      	ldr	r3, [r7, #16]
 8005a66:	1ad3      	subs	r3, r2, r3
 8005a68:	2b02      	cmp	r3, #2
 8005a6a:	d901      	bls.n	8005a70 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8005a6c:	2303      	movs	r3, #3
 8005a6e:	e064      	b.n	8005b3a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005a70:	4b11      	ldr	r3, [pc, #68]	@ (8005ab8 <HAL_RCC_OscConfig+0x4ac>)
 8005a72:	681b      	ldr	r3, [r3, #0]
 8005a74:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005a78:	2b00      	cmp	r3, #0
 8005a7a:	d0f0      	beq.n	8005a5e <HAL_RCC_OscConfig+0x452>
 8005a7c:	e05c      	b.n	8005b38 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005a7e:	4b10      	ldr	r3, [pc, #64]	@ (8005ac0 <HAL_RCC_OscConfig+0x4b4>)
 8005a80:	2200      	movs	r2, #0
 8005a82:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005a84:	f7fb fd0c 	bl	80014a0 <HAL_GetTick>
 8005a88:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005a8a:	e008      	b.n	8005a9e <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005a8c:	f7fb fd08 	bl	80014a0 <HAL_GetTick>
 8005a90:	4602      	mov	r2, r0
 8005a92:	693b      	ldr	r3, [r7, #16]
 8005a94:	1ad3      	subs	r3, r2, r3
 8005a96:	2b02      	cmp	r3, #2
 8005a98:	d901      	bls.n	8005a9e <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8005a9a:	2303      	movs	r3, #3
 8005a9c:	e04d      	b.n	8005b3a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005a9e:	4b06      	ldr	r3, [pc, #24]	@ (8005ab8 <HAL_RCC_OscConfig+0x4ac>)
 8005aa0:	681b      	ldr	r3, [r3, #0]
 8005aa2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005aa6:	2b00      	cmp	r3, #0
 8005aa8:	d1f0      	bne.n	8005a8c <HAL_RCC_OscConfig+0x480>
 8005aaa:	e045      	b.n	8005b38 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	699b      	ldr	r3, [r3, #24]
 8005ab0:	2b01      	cmp	r3, #1
 8005ab2:	d107      	bne.n	8005ac4 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8005ab4:	2301      	movs	r3, #1
 8005ab6:	e040      	b.n	8005b3a <HAL_RCC_OscConfig+0x52e>
 8005ab8:	40023800 	.word	0x40023800
 8005abc:	40007000 	.word	0x40007000
 8005ac0:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8005ac4:	4b1f      	ldr	r3, [pc, #124]	@ (8005b44 <HAL_RCC_OscConfig+0x538>)
 8005ac6:	685b      	ldr	r3, [r3, #4]
 8005ac8:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	699b      	ldr	r3, [r3, #24]
 8005ace:	2b01      	cmp	r3, #1
 8005ad0:	d030      	beq.n	8005b34 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005ad2:	68fb      	ldr	r3, [r7, #12]
 8005ad4:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005adc:	429a      	cmp	r2, r3
 8005ade:	d129      	bne.n	8005b34 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005ae0:	68fb      	ldr	r3, [r7, #12]
 8005ae2:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005aea:	429a      	cmp	r2, r3
 8005aec:	d122      	bne.n	8005b34 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005aee:	68fa      	ldr	r2, [r7, #12]
 8005af0:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8005af4:	4013      	ands	r3, r2
 8005af6:	687a      	ldr	r2, [r7, #4]
 8005af8:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8005afa:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005afc:	4293      	cmp	r3, r2
 8005afe:	d119      	bne.n	8005b34 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005b00:	68fb      	ldr	r3, [r7, #12]
 8005b02:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005b0a:	085b      	lsrs	r3, r3, #1
 8005b0c:	3b01      	subs	r3, #1
 8005b0e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005b10:	429a      	cmp	r2, r3
 8005b12:	d10f      	bne.n	8005b34 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005b14:	68fb      	ldr	r3, [r7, #12]
 8005b16:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005b1e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005b20:	429a      	cmp	r2, r3
 8005b22:	d107      	bne.n	8005b34 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8005b24:	68fb      	ldr	r3, [r7, #12]
 8005b26:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005b2e:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005b30:	429a      	cmp	r2, r3
 8005b32:	d001      	beq.n	8005b38 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8005b34:	2301      	movs	r3, #1
 8005b36:	e000      	b.n	8005b3a <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8005b38:	2300      	movs	r3, #0
}
 8005b3a:	4618      	mov	r0, r3
 8005b3c:	3718      	adds	r7, #24
 8005b3e:	46bd      	mov	sp, r7
 8005b40:	bd80      	pop	{r7, pc}
 8005b42:	bf00      	nop
 8005b44:	40023800 	.word	0x40023800

08005b48 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005b48:	b580      	push	{r7, lr}
 8005b4a:	b082      	sub	sp, #8
 8005b4c:	af00      	add	r7, sp, #0
 8005b4e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	2b00      	cmp	r3, #0
 8005b54:	d101      	bne.n	8005b5a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005b56:	2301      	movs	r3, #1
 8005b58:	e04c      	b.n	8005bf4 <HAL_TIM_Base_Init+0xac>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005b60:	b2db      	uxtb	r3, r3
 8005b62:	2b00      	cmp	r3, #0
 8005b64:	d111      	bne.n	8005b8a <HAL_TIM_Base_Init+0x42>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	2200      	movs	r2, #0
 8005b6a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
    /* Reset interrupt callbacks to legacy weak callbacks */
    TIM_ResetCallback(htim);
 8005b6e:	6878      	ldr	r0, [r7, #4]
 8005b70:	f000 fad0 	bl	8006114 <TIM_ResetCallback>

    if (htim->Base_MspInitCallback == NULL)
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005b78:	2b00      	cmp	r3, #0
 8005b7a:	d102      	bne.n	8005b82 <HAL_TIM_Base_Init+0x3a>
    {
      htim->Base_MspInitCallback = HAL_TIM_Base_MspInit;
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	4a1f      	ldr	r2, [pc, #124]	@ (8005bfc <HAL_TIM_Base_Init+0xb4>)
 8005b80:	649a      	str	r2, [r3, #72]	@ 0x48
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005b86:	6878      	ldr	r0, [r7, #4]
 8005b88:	4798      	blx	r3
    HAL_TIM_Base_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	2202      	movs	r2, #2
 8005b8e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	681a      	ldr	r2, [r3, #0]
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	3304      	adds	r3, #4
 8005b9a:	4619      	mov	r1, r3
 8005b9c:	4610      	mov	r0, r2
 8005b9e:	f000 fa13 	bl	8005fc8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	2201      	movs	r2, #1
 8005ba6:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	2201      	movs	r2, #1
 8005bae:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	2201      	movs	r2, #1
 8005bb6:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	2201      	movs	r2, #1
 8005bbe:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	2201      	movs	r2, #1
 8005bc6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	2201      	movs	r2, #1
 8005bce:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	2201      	movs	r2, #1
 8005bd6:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	2201      	movs	r2, #1
 8005bde:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	2201      	movs	r2, #1
 8005be6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	2201      	movs	r2, #1
 8005bee:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005bf2:	2300      	movs	r3, #0
}
 8005bf4:	4618      	mov	r0, r3
 8005bf6:	3708      	adds	r7, #8
 8005bf8:	46bd      	mov	sp, r7
 8005bfa:	bd80      	pop	{r7, pc}
 8005bfc:	08005c01 	.word	0x08005c01

08005c00 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8005c00:	b480      	push	{r7}
 8005c02:	b083      	sub	sp, #12
 8005c04:	af00      	add	r7, sp, #0
 8005c06:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8005c08:	bf00      	nop
 8005c0a:	370c      	adds	r7, #12
 8005c0c:	46bd      	mov	sp, r7
 8005c0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c12:	4770      	bx	lr

08005c14 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005c14:	b480      	push	{r7}
 8005c16:	b085      	sub	sp, #20
 8005c18:	af00      	add	r7, sp, #0
 8005c1a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005c22:	b2db      	uxtb	r3, r3
 8005c24:	2b01      	cmp	r3, #1
 8005c26:	d001      	beq.n	8005c2c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005c28:	2301      	movs	r3, #1
 8005c2a:	e04e      	b.n	8005cca <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	2202      	movs	r2, #2
 8005c30:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	681b      	ldr	r3, [r3, #0]
 8005c38:	68da      	ldr	r2, [r3, #12]
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	681b      	ldr	r3, [r3, #0]
 8005c3e:	f042 0201 	orr.w	r2, r2, #1
 8005c42:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	681b      	ldr	r3, [r3, #0]
 8005c48:	4a23      	ldr	r2, [pc, #140]	@ (8005cd8 <HAL_TIM_Base_Start_IT+0xc4>)
 8005c4a:	4293      	cmp	r3, r2
 8005c4c:	d022      	beq.n	8005c94 <HAL_TIM_Base_Start_IT+0x80>
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	681b      	ldr	r3, [r3, #0]
 8005c52:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005c56:	d01d      	beq.n	8005c94 <HAL_TIM_Base_Start_IT+0x80>
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	681b      	ldr	r3, [r3, #0]
 8005c5c:	4a1f      	ldr	r2, [pc, #124]	@ (8005cdc <HAL_TIM_Base_Start_IT+0xc8>)
 8005c5e:	4293      	cmp	r3, r2
 8005c60:	d018      	beq.n	8005c94 <HAL_TIM_Base_Start_IT+0x80>
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	681b      	ldr	r3, [r3, #0]
 8005c66:	4a1e      	ldr	r2, [pc, #120]	@ (8005ce0 <HAL_TIM_Base_Start_IT+0xcc>)
 8005c68:	4293      	cmp	r3, r2
 8005c6a:	d013      	beq.n	8005c94 <HAL_TIM_Base_Start_IT+0x80>
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	681b      	ldr	r3, [r3, #0]
 8005c70:	4a1c      	ldr	r2, [pc, #112]	@ (8005ce4 <HAL_TIM_Base_Start_IT+0xd0>)
 8005c72:	4293      	cmp	r3, r2
 8005c74:	d00e      	beq.n	8005c94 <HAL_TIM_Base_Start_IT+0x80>
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	681b      	ldr	r3, [r3, #0]
 8005c7a:	4a1b      	ldr	r2, [pc, #108]	@ (8005ce8 <HAL_TIM_Base_Start_IT+0xd4>)
 8005c7c:	4293      	cmp	r3, r2
 8005c7e:	d009      	beq.n	8005c94 <HAL_TIM_Base_Start_IT+0x80>
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	681b      	ldr	r3, [r3, #0]
 8005c84:	4a19      	ldr	r2, [pc, #100]	@ (8005cec <HAL_TIM_Base_Start_IT+0xd8>)
 8005c86:	4293      	cmp	r3, r2
 8005c88:	d004      	beq.n	8005c94 <HAL_TIM_Base_Start_IT+0x80>
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	681b      	ldr	r3, [r3, #0]
 8005c8e:	4a18      	ldr	r2, [pc, #96]	@ (8005cf0 <HAL_TIM_Base_Start_IT+0xdc>)
 8005c90:	4293      	cmp	r3, r2
 8005c92:	d111      	bne.n	8005cb8 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	681b      	ldr	r3, [r3, #0]
 8005c98:	689b      	ldr	r3, [r3, #8]
 8005c9a:	f003 0307 	and.w	r3, r3, #7
 8005c9e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005ca0:	68fb      	ldr	r3, [r7, #12]
 8005ca2:	2b06      	cmp	r3, #6
 8005ca4:	d010      	beq.n	8005cc8 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	681b      	ldr	r3, [r3, #0]
 8005caa:	681a      	ldr	r2, [r3, #0]
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	681b      	ldr	r3, [r3, #0]
 8005cb0:	f042 0201 	orr.w	r2, r2, #1
 8005cb4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005cb6:	e007      	b.n	8005cc8 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	681b      	ldr	r3, [r3, #0]
 8005cbc:	681a      	ldr	r2, [r3, #0]
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	681b      	ldr	r3, [r3, #0]
 8005cc2:	f042 0201 	orr.w	r2, r2, #1
 8005cc6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005cc8:	2300      	movs	r3, #0
}
 8005cca:	4618      	mov	r0, r3
 8005ccc:	3714      	adds	r7, #20
 8005cce:	46bd      	mov	sp, r7
 8005cd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cd4:	4770      	bx	lr
 8005cd6:	bf00      	nop
 8005cd8:	40010000 	.word	0x40010000
 8005cdc:	40000400 	.word	0x40000400
 8005ce0:	40000800 	.word	0x40000800
 8005ce4:	40000c00 	.word	0x40000c00
 8005ce8:	40010400 	.word	0x40010400
 8005cec:	40014000 	.word	0x40014000
 8005cf0:	40001800 	.word	0x40001800

08005cf4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005cf4:	b580      	push	{r7, lr}
 8005cf6:	b084      	sub	sp, #16
 8005cf8:	af00      	add	r7, sp, #0
 8005cfa:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	681b      	ldr	r3, [r3, #0]
 8005d00:	68db      	ldr	r3, [r3, #12]
 8005d02:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	681b      	ldr	r3, [r3, #0]
 8005d08:	691b      	ldr	r3, [r3, #16]
 8005d0a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8005d0c:	68bb      	ldr	r3, [r7, #8]
 8005d0e:	f003 0302 	and.w	r3, r3, #2
 8005d12:	2b00      	cmp	r3, #0
 8005d14:	d026      	beq.n	8005d64 <HAL_TIM_IRQHandler+0x70>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8005d16:	68fb      	ldr	r3, [r7, #12]
 8005d18:	f003 0302 	and.w	r3, r3, #2
 8005d1c:	2b00      	cmp	r3, #0
 8005d1e:	d021      	beq.n	8005d64 <HAL_TIM_IRQHandler+0x70>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	681b      	ldr	r3, [r3, #0]
 8005d24:	f06f 0202 	mvn.w	r2, #2
 8005d28:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	2201      	movs	r2, #1
 8005d2e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	681b      	ldr	r3, [r3, #0]
 8005d34:	699b      	ldr	r3, [r3, #24]
 8005d36:	f003 0303 	and.w	r3, r3, #3
 8005d3a:	2b00      	cmp	r3, #0
 8005d3c:	d005      	beq.n	8005d4a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005d44:	6878      	ldr	r0, [r7, #4]
 8005d46:	4798      	blx	r3
 8005d48:	e009      	b.n	8005d5e <HAL_TIM_IRQHandler+0x6a>
        }
        /* Output compare event */
        else
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005d50:	6878      	ldr	r0, [r7, #4]
 8005d52:	4798      	blx	r3
          htim->PWM_PulseFinishedCallback(htim);
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005d5a:	6878      	ldr	r0, [r7, #4]
 8005d5c:	4798      	blx	r3
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
          HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	2200      	movs	r2, #0
 8005d62:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8005d64:	68bb      	ldr	r3, [r7, #8]
 8005d66:	f003 0304 	and.w	r3, r3, #4
 8005d6a:	2b00      	cmp	r3, #0
 8005d6c:	d026      	beq.n	8005dbc <HAL_TIM_IRQHandler+0xc8>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8005d6e:	68fb      	ldr	r3, [r7, #12]
 8005d70:	f003 0304 	and.w	r3, r3, #4
 8005d74:	2b00      	cmp	r3, #0
 8005d76:	d021      	beq.n	8005dbc <HAL_TIM_IRQHandler+0xc8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	681b      	ldr	r3, [r3, #0]
 8005d7c:	f06f 0204 	mvn.w	r2, #4
 8005d80:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	2202      	movs	r2, #2
 8005d86:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	681b      	ldr	r3, [r3, #0]
 8005d8c:	699b      	ldr	r3, [r3, #24]
 8005d8e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005d92:	2b00      	cmp	r3, #0
 8005d94:	d005      	beq.n	8005da2 <HAL_TIM_IRQHandler+0xae>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005d9c:	6878      	ldr	r0, [r7, #4]
 8005d9e:	4798      	blx	r3
 8005da0:	e009      	b.n	8005db6 <HAL_TIM_IRQHandler+0xc2>
      }
      /* Output compare event */
      else
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005da8:	6878      	ldr	r0, [r7, #4]
 8005daa:	4798      	blx	r3
        htim->PWM_PulseFinishedCallback(htim);
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005db2:	6878      	ldr	r0, [r7, #4]
 8005db4:	4798      	blx	r3
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	2200      	movs	r2, #0
 8005dba:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8005dbc:	68bb      	ldr	r3, [r7, #8]
 8005dbe:	f003 0308 	and.w	r3, r3, #8
 8005dc2:	2b00      	cmp	r3, #0
 8005dc4:	d026      	beq.n	8005e14 <HAL_TIM_IRQHandler+0x120>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8005dc6:	68fb      	ldr	r3, [r7, #12]
 8005dc8:	f003 0308 	and.w	r3, r3, #8
 8005dcc:	2b00      	cmp	r3, #0
 8005dce:	d021      	beq.n	8005e14 <HAL_TIM_IRQHandler+0x120>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	681b      	ldr	r3, [r3, #0]
 8005dd4:	f06f 0208 	mvn.w	r2, #8
 8005dd8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	2204      	movs	r2, #4
 8005dde:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	681b      	ldr	r3, [r3, #0]
 8005de4:	69db      	ldr	r3, [r3, #28]
 8005de6:	f003 0303 	and.w	r3, r3, #3
 8005dea:	2b00      	cmp	r3, #0
 8005dec:	d005      	beq.n	8005dfa <HAL_TIM_IRQHandler+0x106>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005df4:	6878      	ldr	r0, [r7, #4]
 8005df6:	4798      	blx	r3
 8005df8:	e009      	b.n	8005e0e <HAL_TIM_IRQHandler+0x11a>
      }
      /* Output compare event */
      else
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005e00:	6878      	ldr	r0, [r7, #4]
 8005e02:	4798      	blx	r3
        htim->PWM_PulseFinishedCallback(htim);
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005e0a:	6878      	ldr	r0, [r7, #4]
 8005e0c:	4798      	blx	r3
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	2200      	movs	r2, #0
 8005e12:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8005e14:	68bb      	ldr	r3, [r7, #8]
 8005e16:	f003 0310 	and.w	r3, r3, #16
 8005e1a:	2b00      	cmp	r3, #0
 8005e1c:	d026      	beq.n	8005e6c <HAL_TIM_IRQHandler+0x178>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8005e1e:	68fb      	ldr	r3, [r7, #12]
 8005e20:	f003 0310 	and.w	r3, r3, #16
 8005e24:	2b00      	cmp	r3, #0
 8005e26:	d021      	beq.n	8005e6c <HAL_TIM_IRQHandler+0x178>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	681b      	ldr	r3, [r3, #0]
 8005e2c:	f06f 0210 	mvn.w	r2, #16
 8005e30:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	2208      	movs	r2, #8
 8005e36:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	681b      	ldr	r3, [r3, #0]
 8005e3c:	69db      	ldr	r3, [r3, #28]
 8005e3e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005e42:	2b00      	cmp	r3, #0
 8005e44:	d005      	beq.n	8005e52 <HAL_TIM_IRQHandler+0x15e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005e4c:	6878      	ldr	r0, [r7, #4]
 8005e4e:	4798      	blx	r3
 8005e50:	e009      	b.n	8005e66 <HAL_TIM_IRQHandler+0x172>
      }
      /* Output compare event */
      else
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005e58:	6878      	ldr	r0, [r7, #4]
 8005e5a:	4798      	blx	r3
        htim->PWM_PulseFinishedCallback(htim);
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005e62:	6878      	ldr	r0, [r7, #4]
 8005e64:	4798      	blx	r3
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	2200      	movs	r2, #0
 8005e6a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8005e6c:	68bb      	ldr	r3, [r7, #8]
 8005e6e:	f003 0301 	and.w	r3, r3, #1
 8005e72:	2b00      	cmp	r3, #0
 8005e74:	d00e      	beq.n	8005e94 <HAL_TIM_IRQHandler+0x1a0>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8005e76:	68fb      	ldr	r3, [r7, #12]
 8005e78:	f003 0301 	and.w	r3, r3, #1
 8005e7c:	2b00      	cmp	r3, #0
 8005e7e:	d009      	beq.n	8005e94 <HAL_TIM_IRQHandler+0x1a0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	681b      	ldr	r3, [r3, #0]
 8005e84:	f06f 0201 	mvn.w	r2, #1
 8005e88:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005e90:	6878      	ldr	r0, [r7, #4]
 8005e92:	4798      	blx	r3
      HAL_TIM_PeriodElapsedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8005e94:	68bb      	ldr	r3, [r7, #8]
 8005e96:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005e9a:	2b00      	cmp	r3, #0
 8005e9c:	d00e      	beq.n	8005ebc <HAL_TIM_IRQHandler+0x1c8>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005e9e:	68fb      	ldr	r3, [r7, #12]
 8005ea0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005ea4:	2b00      	cmp	r3, #0
 8005ea6:	d009      	beq.n	8005ebc <HAL_TIM_IRQHandler+0x1c8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	681b      	ldr	r3, [r3, #0]
 8005eac:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8005eb0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8005eb8:	6878      	ldr	r0, [r7, #4]
 8005eba:	4798      	blx	r3
      HAL_TIMEx_BreakCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8005ebc:	68bb      	ldr	r3, [r7, #8]
 8005ebe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005ec2:	2b00      	cmp	r3, #0
 8005ec4:	d00e      	beq.n	8005ee4 <HAL_TIM_IRQHandler+0x1f0>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8005ec6:	68fb      	ldr	r3, [r7, #12]
 8005ec8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005ecc:	2b00      	cmp	r3, #0
 8005ece:	d009      	beq.n	8005ee4 <HAL_TIM_IRQHandler+0x1f0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	681b      	ldr	r3, [r3, #0]
 8005ed4:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8005ed8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005ee0:	6878      	ldr	r0, [r7, #4]
 8005ee2:	4798      	blx	r3
      HAL_TIM_TriggerCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8005ee4:	68bb      	ldr	r3, [r7, #8]
 8005ee6:	f003 0320 	and.w	r3, r3, #32
 8005eea:	2b00      	cmp	r3, #0
 8005eec:	d00e      	beq.n	8005f0c <HAL_TIM_IRQHandler+0x218>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8005eee:	68fb      	ldr	r3, [r7, #12]
 8005ef0:	f003 0320 	and.w	r3, r3, #32
 8005ef4:	2b00      	cmp	r3, #0
 8005ef6:	d009      	beq.n	8005f0c <HAL_TIM_IRQHandler+0x218>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	681b      	ldr	r3, [r3, #0]
 8005efc:	f06f 0220 	mvn.w	r2, #32
 8005f00:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8005f08:	6878      	ldr	r0, [r7, #4]
 8005f0a:	4798      	blx	r3
#else
      HAL_TIMEx_CommutCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005f0c:	bf00      	nop
 8005f0e:	3710      	adds	r7, #16
 8005f10:	46bd      	mov	sp, r7
 8005f12:	bd80      	pop	{r7, pc}

08005f14 <HAL_TIM_PeriodElapsedHalfCpltCallback>:
  * @brief  Period elapsed half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8005f14:	b480      	push	{r7}
 8005f16:	b083      	sub	sp, #12
 8005f18:	af00      	add	r7, sp, #0
 8005f1a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedHalfCpltCallback could be implemented in the user file
   */
}
 8005f1c:	bf00      	nop
 8005f1e:	370c      	adds	r7, #12
 8005f20:	46bd      	mov	sp, r7
 8005f22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f26:	4770      	bx	lr

08005f28 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005f28:	b480      	push	{r7}
 8005f2a:	b083      	sub	sp, #12
 8005f2c:	af00      	add	r7, sp, #0
 8005f2e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005f30:	bf00      	nop
 8005f32:	370c      	adds	r7, #12
 8005f34:	46bd      	mov	sp, r7
 8005f36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f3a:	4770      	bx	lr

08005f3c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005f3c:	b480      	push	{r7}
 8005f3e:	b083      	sub	sp, #12
 8005f40:	af00      	add	r7, sp, #0
 8005f42:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005f44:	bf00      	nop
 8005f46:	370c      	adds	r7, #12
 8005f48:	46bd      	mov	sp, r7
 8005f4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f4e:	4770      	bx	lr

08005f50 <HAL_TIM_IC_CaptureHalfCpltCallback>:
  * @brief  Input Capture half complete callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8005f50:	b480      	push	{r7}
 8005f52:	b083      	sub	sp, #12
 8005f54:	af00      	add	r7, sp, #0
 8005f56:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureHalfCpltCallback could be implemented in the user file
   */
}
 8005f58:	bf00      	nop
 8005f5a:	370c      	adds	r7, #12
 8005f5c:	46bd      	mov	sp, r7
 8005f5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f62:	4770      	bx	lr

08005f64 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005f64:	b480      	push	{r7}
 8005f66:	b083      	sub	sp, #12
 8005f68:	af00      	add	r7, sp, #0
 8005f6a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005f6c:	bf00      	nop
 8005f6e:	370c      	adds	r7, #12
 8005f70:	46bd      	mov	sp, r7
 8005f72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f76:	4770      	bx	lr

08005f78 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:
  * @brief  PWM Pulse finished half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8005f78:	b480      	push	{r7}
 8005f7a:	b083      	sub	sp, #12
 8005f7c:	af00      	add	r7, sp, #0
 8005f7e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedHalfCpltCallback could be implemented in the user file
   */
}
 8005f80:	bf00      	nop
 8005f82:	370c      	adds	r7, #12
 8005f84:	46bd      	mov	sp, r7
 8005f86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f8a:	4770      	bx	lr

08005f8c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005f8c:	b480      	push	{r7}
 8005f8e:	b083      	sub	sp, #12
 8005f90:	af00      	add	r7, sp, #0
 8005f92:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005f94:	bf00      	nop
 8005f96:	370c      	adds	r7, #12
 8005f98:	46bd      	mov	sp, r7
 8005f9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f9e:	4770      	bx	lr

08005fa0 <HAL_TIM_TriggerHalfCpltCallback>:
  * @brief  Hall Trigger detection half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8005fa0:	b480      	push	{r7}
 8005fa2:	b083      	sub	sp, #12
 8005fa4:	af00      	add	r7, sp, #0
 8005fa6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerHalfCpltCallback could be implemented in the user file
   */
}
 8005fa8:	bf00      	nop
 8005faa:	370c      	adds	r7, #12
 8005fac:	46bd      	mov	sp, r7
 8005fae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fb2:	4770      	bx	lr

08005fb4 <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 8005fb4:	b480      	push	{r7}
 8005fb6:	b083      	sub	sp, #12
 8005fb8:	af00      	add	r7, sp, #0
 8005fba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 8005fbc:	bf00      	nop
 8005fbe:	370c      	adds	r7, #12
 8005fc0:	46bd      	mov	sp, r7
 8005fc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fc6:	4770      	bx	lr

08005fc8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005fc8:	b480      	push	{r7}
 8005fca:	b085      	sub	sp, #20
 8005fcc:	af00      	add	r7, sp, #0
 8005fce:	6078      	str	r0, [r7, #4]
 8005fd0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	681b      	ldr	r3, [r3, #0]
 8005fd6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	4a43      	ldr	r2, [pc, #268]	@ (80060e8 <TIM_Base_SetConfig+0x120>)
 8005fdc:	4293      	cmp	r3, r2
 8005fde:	d013      	beq.n	8006008 <TIM_Base_SetConfig+0x40>
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005fe6:	d00f      	beq.n	8006008 <TIM_Base_SetConfig+0x40>
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	4a40      	ldr	r2, [pc, #256]	@ (80060ec <TIM_Base_SetConfig+0x124>)
 8005fec:	4293      	cmp	r3, r2
 8005fee:	d00b      	beq.n	8006008 <TIM_Base_SetConfig+0x40>
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	4a3f      	ldr	r2, [pc, #252]	@ (80060f0 <TIM_Base_SetConfig+0x128>)
 8005ff4:	4293      	cmp	r3, r2
 8005ff6:	d007      	beq.n	8006008 <TIM_Base_SetConfig+0x40>
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	4a3e      	ldr	r2, [pc, #248]	@ (80060f4 <TIM_Base_SetConfig+0x12c>)
 8005ffc:	4293      	cmp	r3, r2
 8005ffe:	d003      	beq.n	8006008 <TIM_Base_SetConfig+0x40>
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	4a3d      	ldr	r2, [pc, #244]	@ (80060f8 <TIM_Base_SetConfig+0x130>)
 8006004:	4293      	cmp	r3, r2
 8006006:	d108      	bne.n	800601a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006008:	68fb      	ldr	r3, [r7, #12]
 800600a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800600e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006010:	683b      	ldr	r3, [r7, #0]
 8006012:	685b      	ldr	r3, [r3, #4]
 8006014:	68fa      	ldr	r2, [r7, #12]
 8006016:	4313      	orrs	r3, r2
 8006018:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	4a32      	ldr	r2, [pc, #200]	@ (80060e8 <TIM_Base_SetConfig+0x120>)
 800601e:	4293      	cmp	r3, r2
 8006020:	d02b      	beq.n	800607a <TIM_Base_SetConfig+0xb2>
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006028:	d027      	beq.n	800607a <TIM_Base_SetConfig+0xb2>
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	4a2f      	ldr	r2, [pc, #188]	@ (80060ec <TIM_Base_SetConfig+0x124>)
 800602e:	4293      	cmp	r3, r2
 8006030:	d023      	beq.n	800607a <TIM_Base_SetConfig+0xb2>
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	4a2e      	ldr	r2, [pc, #184]	@ (80060f0 <TIM_Base_SetConfig+0x128>)
 8006036:	4293      	cmp	r3, r2
 8006038:	d01f      	beq.n	800607a <TIM_Base_SetConfig+0xb2>
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	4a2d      	ldr	r2, [pc, #180]	@ (80060f4 <TIM_Base_SetConfig+0x12c>)
 800603e:	4293      	cmp	r3, r2
 8006040:	d01b      	beq.n	800607a <TIM_Base_SetConfig+0xb2>
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	4a2c      	ldr	r2, [pc, #176]	@ (80060f8 <TIM_Base_SetConfig+0x130>)
 8006046:	4293      	cmp	r3, r2
 8006048:	d017      	beq.n	800607a <TIM_Base_SetConfig+0xb2>
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	4a2b      	ldr	r2, [pc, #172]	@ (80060fc <TIM_Base_SetConfig+0x134>)
 800604e:	4293      	cmp	r3, r2
 8006050:	d013      	beq.n	800607a <TIM_Base_SetConfig+0xb2>
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	4a2a      	ldr	r2, [pc, #168]	@ (8006100 <TIM_Base_SetConfig+0x138>)
 8006056:	4293      	cmp	r3, r2
 8006058:	d00f      	beq.n	800607a <TIM_Base_SetConfig+0xb2>
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	4a29      	ldr	r2, [pc, #164]	@ (8006104 <TIM_Base_SetConfig+0x13c>)
 800605e:	4293      	cmp	r3, r2
 8006060:	d00b      	beq.n	800607a <TIM_Base_SetConfig+0xb2>
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	4a28      	ldr	r2, [pc, #160]	@ (8006108 <TIM_Base_SetConfig+0x140>)
 8006066:	4293      	cmp	r3, r2
 8006068:	d007      	beq.n	800607a <TIM_Base_SetConfig+0xb2>
 800606a:	687b      	ldr	r3, [r7, #4]
 800606c:	4a27      	ldr	r2, [pc, #156]	@ (800610c <TIM_Base_SetConfig+0x144>)
 800606e:	4293      	cmp	r3, r2
 8006070:	d003      	beq.n	800607a <TIM_Base_SetConfig+0xb2>
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	4a26      	ldr	r2, [pc, #152]	@ (8006110 <TIM_Base_SetConfig+0x148>)
 8006076:	4293      	cmp	r3, r2
 8006078:	d108      	bne.n	800608c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800607a:	68fb      	ldr	r3, [r7, #12]
 800607c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006080:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006082:	683b      	ldr	r3, [r7, #0]
 8006084:	68db      	ldr	r3, [r3, #12]
 8006086:	68fa      	ldr	r2, [r7, #12]
 8006088:	4313      	orrs	r3, r2
 800608a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800608c:	68fb      	ldr	r3, [r7, #12]
 800608e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8006092:	683b      	ldr	r3, [r7, #0]
 8006094:	695b      	ldr	r3, [r3, #20]
 8006096:	4313      	orrs	r3, r2
 8006098:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800609a:	683b      	ldr	r3, [r7, #0]
 800609c:	689a      	ldr	r2, [r3, #8]
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80060a2:	683b      	ldr	r3, [r7, #0]
 80060a4:	681a      	ldr	r2, [r3, #0]
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	4a0e      	ldr	r2, [pc, #56]	@ (80060e8 <TIM_Base_SetConfig+0x120>)
 80060ae:	4293      	cmp	r3, r2
 80060b0:	d003      	beq.n	80060ba <TIM_Base_SetConfig+0xf2>
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	4a10      	ldr	r2, [pc, #64]	@ (80060f8 <TIM_Base_SetConfig+0x130>)
 80060b6:	4293      	cmp	r3, r2
 80060b8:	d103      	bne.n	80060c2 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80060ba:	683b      	ldr	r3, [r7, #0]
 80060bc:	691a      	ldr	r2, [r3, #16]
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	681b      	ldr	r3, [r3, #0]
 80060c6:	f043 0204 	orr.w	r2, r3, #4
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	2201      	movs	r2, #1
 80060d2:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	68fa      	ldr	r2, [r7, #12]
 80060d8:	601a      	str	r2, [r3, #0]
}
 80060da:	bf00      	nop
 80060dc:	3714      	adds	r7, #20
 80060de:	46bd      	mov	sp, r7
 80060e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060e4:	4770      	bx	lr
 80060e6:	bf00      	nop
 80060e8:	40010000 	.word	0x40010000
 80060ec:	40000400 	.word	0x40000400
 80060f0:	40000800 	.word	0x40000800
 80060f4:	40000c00 	.word	0x40000c00
 80060f8:	40010400 	.word	0x40010400
 80060fc:	40014000 	.word	0x40014000
 8006100:	40014400 	.word	0x40014400
 8006104:	40014800 	.word	0x40014800
 8006108:	40001800 	.word	0x40001800
 800610c:	40001c00 	.word	0x40001c00
 8006110:	40002000 	.word	0x40002000

08006114 <TIM_ResetCallback>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
void TIM_ResetCallback(TIM_HandleTypeDef *htim)
{
 8006114:	b480      	push	{r7}
 8006116:	b083      	sub	sp, #12
 8006118:	af00      	add	r7, sp, #0
 800611a:	6078      	str	r0, [r7, #4]
  /* Reset the TIM callback to the legacy weak callbacks */
  htim->PeriodElapsedCallback             = HAL_TIM_PeriodElapsedCallback;
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	4a1c      	ldr	r2, [pc, #112]	@ (8006190 <TIM_ResetCallback+0x7c>)
 8006120:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  htim->PeriodElapsedHalfCpltCallback     = HAL_TIM_PeriodElapsedHalfCpltCallback;
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	4a1b      	ldr	r2, [pc, #108]	@ (8006194 <TIM_ResetCallback+0x80>)
 8006128:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  htim->TriggerCallback                   = HAL_TIM_TriggerCallback;
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	4a1a      	ldr	r2, [pc, #104]	@ (8006198 <TIM_ResetCallback+0x84>)
 8006130:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  htim->TriggerHalfCpltCallback           = HAL_TIM_TriggerHalfCpltCallback;
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	4a19      	ldr	r2, [pc, #100]	@ (800619c <TIM_ResetCallback+0x88>)
 8006138:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  htim->IC_CaptureCallback                = HAL_TIM_IC_CaptureCallback;
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	4a18      	ldr	r2, [pc, #96]	@ (80061a0 <TIM_ResetCallback+0x8c>)
 8006140:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  htim->IC_CaptureHalfCpltCallback        = HAL_TIM_IC_CaptureHalfCpltCallback;
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	4a17      	ldr	r2, [pc, #92]	@ (80061a4 <TIM_ResetCallback+0x90>)
 8006148:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
  htim->OC_DelayElapsedCallback           = HAL_TIM_OC_DelayElapsedCallback;
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	4a16      	ldr	r2, [pc, #88]	@ (80061a8 <TIM_ResetCallback+0x94>)
 8006150:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
  htim->PWM_PulseFinishedCallback         = HAL_TIM_PWM_PulseFinishedCallback;
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	4a15      	ldr	r2, [pc, #84]	@ (80061ac <TIM_ResetCallback+0x98>)
 8006158:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
  htim->PWM_PulseFinishedHalfCpltCallback = HAL_TIM_PWM_PulseFinishedHalfCpltCallback;
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	4a14      	ldr	r2, [pc, #80]	@ (80061b0 <TIM_ResetCallback+0x9c>)
 8006160:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
  htim->ErrorCallback                     = HAL_TIM_ErrorCallback;
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	4a13      	ldr	r2, [pc, #76]	@ (80061b4 <TIM_ResetCallback+0xa0>)
 8006168:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
  htim->CommutationCallback               = HAL_TIMEx_CommutCallback;
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	4a12      	ldr	r2, [pc, #72]	@ (80061b8 <TIM_ResetCallback+0xa4>)
 8006170:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
  htim->CommutationHalfCpltCallback       = HAL_TIMEx_CommutHalfCpltCallback;
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	4a11      	ldr	r2, [pc, #68]	@ (80061bc <TIM_ResetCallback+0xa8>)
 8006178:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
  htim->BreakCallback                     = HAL_TIMEx_BreakCallback;
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	4a10      	ldr	r2, [pc, #64]	@ (80061c0 <TIM_ResetCallback+0xac>)
 8006180:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
}
 8006184:	bf00      	nop
 8006186:	370c      	adds	r7, #12
 8006188:	46bd      	mov	sp, r7
 800618a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800618e:	4770      	bx	lr
 8006190:	08000bc9 	.word	0x08000bc9
 8006194:	08005f15 	.word	0x08005f15
 8006198:	08005f8d 	.word	0x08005f8d
 800619c:	08005fa1 	.word	0x08005fa1
 80061a0:	08005f3d 	.word	0x08005f3d
 80061a4:	08005f51 	.word	0x08005f51
 80061a8:	08005f29 	.word	0x08005f29
 80061ac:	08005f65 	.word	0x08005f65
 80061b0:	08005f79 	.word	0x08005f79
 80061b4:	08005fb5 	.word	0x08005fb5
 80061b8:	080061c5 	.word	0x080061c5
 80061bc:	080061d9 	.word	0x080061d9
 80061c0:	080061ed 	.word	0x080061ed

080061c4 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80061c4:	b480      	push	{r7}
 80061c6:	b083      	sub	sp, #12
 80061c8:	af00      	add	r7, sp, #0
 80061ca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80061cc:	bf00      	nop
 80061ce:	370c      	adds	r7, #12
 80061d0:	46bd      	mov	sp, r7
 80061d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061d6:	4770      	bx	lr

080061d8 <HAL_TIMEx_CommutHalfCpltCallback>:
  * @brief  Commutation half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 80061d8:	b480      	push	{r7}
 80061da:	b083      	sub	sp, #12
 80061dc:	af00      	add	r7, sp, #0
 80061de:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutHalfCpltCallback could be implemented in the user file
   */
}
 80061e0:	bf00      	nop
 80061e2:	370c      	adds	r7, #12
 80061e4:	46bd      	mov	sp, r7
 80061e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061ea:	4770      	bx	lr

080061ec <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80061ec:	b480      	push	{r7}
 80061ee:	b083      	sub	sp, #12
 80061f0:	af00      	add	r7, sp, #0
 80061f2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80061f4:	bf00      	nop
 80061f6:	370c      	adds	r7, #12
 80061f8:	46bd      	mov	sp, r7
 80061fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061fe:	4770      	bx	lr

08006200 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006200:	b580      	push	{r7, lr}
 8006202:	b082      	sub	sp, #8
 8006204:	af00      	add	r7, sp, #0
 8006206:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	2b00      	cmp	r3, #0
 800620c:	d101      	bne.n	8006212 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800620e:	2301      	movs	r3, #1
 8006210:	e04d      	b.n	80062ae <HAL_UART_Init+0xae>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006218:	b2db      	uxtb	r3, r3
 800621a:	2b00      	cmp	r3, #0
 800621c:	d111      	bne.n	8006242 <HAL_UART_Init+0x42>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	2200      	movs	r2, #0
 8006222:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    UART_InitCallbacksToDefault(huart);
 8006226:	6878      	ldr	r0, [r7, #4]
 8006228:	f000 fe20 	bl	8006e6c <UART_InitCallbacksToDefault>

    if (huart->MspInitCallback == NULL)
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006230:	2b00      	cmp	r3, #0
 8006232:	d102      	bne.n	800623a <HAL_UART_Init+0x3a>
    {
      huart->MspInitCallback = HAL_UART_MspInit;
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	4a20      	ldr	r2, [pc, #128]	@ (80062b8 <HAL_UART_Init+0xb8>)
 8006238:	671a      	str	r2, [r3, #112]	@ 0x70
    }

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800623e:	6878      	ldr	r0, [r7, #4]
 8006240:	4798      	blx	r3
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	2224      	movs	r2, #36	@ 0x24
 8006246:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	681b      	ldr	r3, [r3, #0]
 800624e:	68da      	ldr	r2, [r3, #12]
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	681b      	ldr	r3, [r3, #0]
 8006254:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8006258:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800625a:	6878      	ldr	r0, [r7, #4]
 800625c:	f001 fa64 	bl	8007728 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	681b      	ldr	r3, [r3, #0]
 8006264:	691a      	ldr	r2, [r3, #16]
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	681b      	ldr	r3, [r3, #0]
 800626a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800626e:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	681b      	ldr	r3, [r3, #0]
 8006274:	695a      	ldr	r2, [r3, #20]
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	681b      	ldr	r3, [r3, #0]
 800627a:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800627e:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	681b      	ldr	r3, [r3, #0]
 8006284:	68da      	ldr	r2, [r3, #12]
 8006286:	687b      	ldr	r3, [r7, #4]
 8006288:	681b      	ldr	r3, [r3, #0]
 800628a:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800628e:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	2200      	movs	r2, #0
 8006294:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	2220      	movs	r2, #32
 800629a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	2220      	movs	r2, #32
 80062a2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	2200      	movs	r2, #0
 80062aa:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80062ac:	2300      	movs	r3, #0
}
 80062ae:	4618      	mov	r0, r3
 80062b0:	3708      	adds	r7, #8
 80062b2:	46bd      	mov	sp, r7
 80062b4:	bd80      	pop	{r7, pc}
 80062b6:	bf00      	nop
 80062b8:	08000f39 	.word	0x08000f39

080062bc <HAL_UART_RegisterCallback>:
  * @param  pCallback pointer to the Callback function
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_RegisterCallback(UART_HandleTypeDef *huart, HAL_UART_CallbackIDTypeDef CallbackID,
                                            pUART_CallbackTypeDef pCallback)
{
 80062bc:	b480      	push	{r7}
 80062be:	b087      	sub	sp, #28
 80062c0:	af00      	add	r7, sp, #0
 80062c2:	60f8      	str	r0, [r7, #12]
 80062c4:	460b      	mov	r3, r1
 80062c6:	607a      	str	r2, [r7, #4]
 80062c8:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 80062ca:	2300      	movs	r3, #0
 80062cc:	75fb      	strb	r3, [r7, #23]

  if (pCallback == NULL)
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	2b00      	cmp	r3, #0
 80062d2:	d107      	bne.n	80062e4 <HAL_UART_RegisterCallback+0x28>
  {
    /* Update the error code */
    huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
 80062d4:	68fb      	ldr	r3, [r7, #12]
 80062d6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80062d8:	f043 0220 	orr.w	r2, r3, #32
 80062dc:	68fb      	ldr	r3, [r7, #12]
 80062de:	645a      	str	r2, [r3, #68]	@ 0x44

    return HAL_ERROR;
 80062e0:	2301      	movs	r3, #1
 80062e2:	e07c      	b.n	80063de <HAL_UART_RegisterCallback+0x122>
  }

  if (huart->gState == HAL_UART_STATE_READY)
 80062e4:	68fb      	ldr	r3, [r7, #12]
 80062e6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80062ea:	b2db      	uxtb	r3, r3
 80062ec:	2b20      	cmp	r3, #32
 80062ee:	d150      	bne.n	8006392 <HAL_UART_RegisterCallback+0xd6>
  {
    switch (CallbackID)
 80062f0:	7afb      	ldrb	r3, [r7, #11]
 80062f2:	2b0c      	cmp	r3, #12
 80062f4:	d844      	bhi.n	8006380 <HAL_UART_RegisterCallback+0xc4>
 80062f6:	a201      	add	r2, pc, #4	@ (adr r2, 80062fc <HAL_UART_RegisterCallback+0x40>)
 80062f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80062fc:	08006331 	.word	0x08006331
 8006300:	08006339 	.word	0x08006339
 8006304:	08006341 	.word	0x08006341
 8006308:	08006349 	.word	0x08006349
 800630c:	08006351 	.word	0x08006351
 8006310:	08006359 	.word	0x08006359
 8006314:	08006361 	.word	0x08006361
 8006318:	08006369 	.word	0x08006369
 800631c:	08006381 	.word	0x08006381
 8006320:	08006381 	.word	0x08006381
 8006324:	08006381 	.word	0x08006381
 8006328:	08006371 	.word	0x08006371
 800632c:	08006379 	.word	0x08006379
    {
      case HAL_UART_TX_HALFCOMPLETE_CB_ID :
        huart->TxHalfCpltCallback = pCallback;
 8006330:	68fb      	ldr	r3, [r7, #12]
 8006332:	687a      	ldr	r2, [r7, #4]
 8006334:	649a      	str	r2, [r3, #72]	@ 0x48
        break;
 8006336:	e051      	b.n	80063dc <HAL_UART_RegisterCallback+0x120>

      case HAL_UART_TX_COMPLETE_CB_ID :
        huart->TxCpltCallback = pCallback;
 8006338:	68fb      	ldr	r3, [r7, #12]
 800633a:	687a      	ldr	r2, [r7, #4]
 800633c:	64da      	str	r2, [r3, #76]	@ 0x4c
        break;
 800633e:	e04d      	b.n	80063dc <HAL_UART_RegisterCallback+0x120>

      case HAL_UART_RX_HALFCOMPLETE_CB_ID :
        huart->RxHalfCpltCallback = pCallback;
 8006340:	68fb      	ldr	r3, [r7, #12]
 8006342:	687a      	ldr	r2, [r7, #4]
 8006344:	651a      	str	r2, [r3, #80]	@ 0x50
        break;
 8006346:	e049      	b.n	80063dc <HAL_UART_RegisterCallback+0x120>

      case HAL_UART_RX_COMPLETE_CB_ID :
        huart->RxCpltCallback = pCallback;
 8006348:	68fb      	ldr	r3, [r7, #12]
 800634a:	687a      	ldr	r2, [r7, #4]
 800634c:	655a      	str	r2, [r3, #84]	@ 0x54
        break;
 800634e:	e045      	b.n	80063dc <HAL_UART_RegisterCallback+0x120>

      case HAL_UART_ERROR_CB_ID :
        huart->ErrorCallback = pCallback;
 8006350:	68fb      	ldr	r3, [r7, #12]
 8006352:	687a      	ldr	r2, [r7, #4]
 8006354:	659a      	str	r2, [r3, #88]	@ 0x58
        break;
 8006356:	e041      	b.n	80063dc <HAL_UART_RegisterCallback+0x120>

      case HAL_UART_ABORT_COMPLETE_CB_ID :
        huart->AbortCpltCallback = pCallback;
 8006358:	68fb      	ldr	r3, [r7, #12]
 800635a:	687a      	ldr	r2, [r7, #4]
 800635c:	65da      	str	r2, [r3, #92]	@ 0x5c
        break;
 800635e:	e03d      	b.n	80063dc <HAL_UART_RegisterCallback+0x120>

      case HAL_UART_ABORT_TRANSMIT_COMPLETE_CB_ID :
        huart->AbortTransmitCpltCallback = pCallback;
 8006360:	68fb      	ldr	r3, [r7, #12]
 8006362:	687a      	ldr	r2, [r7, #4]
 8006364:	661a      	str	r2, [r3, #96]	@ 0x60
        break;
 8006366:	e039      	b.n	80063dc <HAL_UART_RegisterCallback+0x120>

      case HAL_UART_ABORT_RECEIVE_COMPLETE_CB_ID :
        huart->AbortReceiveCpltCallback = pCallback;
 8006368:	68fb      	ldr	r3, [r7, #12]
 800636a:	687a      	ldr	r2, [r7, #4]
 800636c:	665a      	str	r2, [r3, #100]	@ 0x64
        break;
 800636e:	e035      	b.n	80063dc <HAL_UART_RegisterCallback+0x120>

      case HAL_UART_MSPINIT_CB_ID :
        huart->MspInitCallback = pCallback;
 8006370:	68fb      	ldr	r3, [r7, #12]
 8006372:	687a      	ldr	r2, [r7, #4]
 8006374:	671a      	str	r2, [r3, #112]	@ 0x70
        break;
 8006376:	e031      	b.n	80063dc <HAL_UART_RegisterCallback+0x120>

      case HAL_UART_MSPDEINIT_CB_ID :
        huart->MspDeInitCallback = pCallback;
 8006378:	68fb      	ldr	r3, [r7, #12]
 800637a:	687a      	ldr	r2, [r7, #4]
 800637c:	675a      	str	r2, [r3, #116]	@ 0x74
        break;
 800637e:	e02d      	b.n	80063dc <HAL_UART_RegisterCallback+0x120>

      default :
        /* Update the error code */
        huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
 8006380:	68fb      	ldr	r3, [r7, #12]
 8006382:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006384:	f043 0220 	orr.w	r2, r3, #32
 8006388:	68fb      	ldr	r3, [r7, #12]
 800638a:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Return error status */
        status =  HAL_ERROR;
 800638c:	2301      	movs	r3, #1
 800638e:	75fb      	strb	r3, [r7, #23]
        break;
 8006390:	e024      	b.n	80063dc <HAL_UART_RegisterCallback+0x120>
    }
  }
  else if (huart->gState == HAL_UART_STATE_RESET)
 8006392:	68fb      	ldr	r3, [r7, #12]
 8006394:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006398:	b2db      	uxtb	r3, r3
 800639a:	2b00      	cmp	r3, #0
 800639c:	d116      	bne.n	80063cc <HAL_UART_RegisterCallback+0x110>
  {
    switch (CallbackID)
 800639e:	7afb      	ldrb	r3, [r7, #11]
 80063a0:	2b0b      	cmp	r3, #11
 80063a2:	d002      	beq.n	80063aa <HAL_UART_RegisterCallback+0xee>
 80063a4:	2b0c      	cmp	r3, #12
 80063a6:	d004      	beq.n	80063b2 <HAL_UART_RegisterCallback+0xf6>
 80063a8:	e007      	b.n	80063ba <HAL_UART_RegisterCallback+0xfe>
    {
      case HAL_UART_MSPINIT_CB_ID :
        huart->MspInitCallback = pCallback;
 80063aa:	68fb      	ldr	r3, [r7, #12]
 80063ac:	687a      	ldr	r2, [r7, #4]
 80063ae:	671a      	str	r2, [r3, #112]	@ 0x70
        break;
 80063b0:	e014      	b.n	80063dc <HAL_UART_RegisterCallback+0x120>

      case HAL_UART_MSPDEINIT_CB_ID :
        huart->MspDeInitCallback = pCallback;
 80063b2:	68fb      	ldr	r3, [r7, #12]
 80063b4:	687a      	ldr	r2, [r7, #4]
 80063b6:	675a      	str	r2, [r3, #116]	@ 0x74
        break;
 80063b8:	e010      	b.n	80063dc <HAL_UART_RegisterCallback+0x120>

      default :
        /* Update the error code */
        huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
 80063ba:	68fb      	ldr	r3, [r7, #12]
 80063bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80063be:	f043 0220 	orr.w	r2, r3, #32
 80063c2:	68fb      	ldr	r3, [r7, #12]
 80063c4:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Return error status */
        status =  HAL_ERROR;
 80063c6:	2301      	movs	r3, #1
 80063c8:	75fb      	strb	r3, [r7, #23]
        break;
 80063ca:	e007      	b.n	80063dc <HAL_UART_RegisterCallback+0x120>
    }
  }
  else
  {
    /* Update the error code */
    huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
 80063cc:	68fb      	ldr	r3, [r7, #12]
 80063ce:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80063d0:	f043 0220 	orr.w	r2, r3, #32
 80063d4:	68fb      	ldr	r3, [r7, #12]
 80063d6:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Return error status */
    status =  HAL_ERROR;
 80063d8:	2301      	movs	r3, #1
 80063da:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 80063dc:	7dfb      	ldrb	r3, [r7, #23]
}
 80063de:	4618      	mov	r0, r3
 80063e0:	371c      	adds	r7, #28
 80063e2:	46bd      	mov	sp, r7
 80063e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063e8:	4770      	bx	lr
 80063ea:	bf00      	nop

080063ec <HAL_UART_RegisterRxEventCallback>:
  * @param  huart     Uart handle
  * @param  pCallback Pointer to the Rx Event Callback function
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_RegisterRxEventCallback(UART_HandleTypeDef *huart, pUART_RxEventCallbackTypeDef pCallback)
{
 80063ec:	b480      	push	{r7}
 80063ee:	b085      	sub	sp, #20
 80063f0:	af00      	add	r7, sp, #0
 80063f2:	6078      	str	r0, [r7, #4]
 80063f4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80063f6:	2300      	movs	r3, #0
 80063f8:	73fb      	strb	r3, [r7, #15]

  if (pCallback == NULL)
 80063fa:	683b      	ldr	r3, [r7, #0]
 80063fc:	2b00      	cmp	r3, #0
 80063fe:	d107      	bne.n	8006410 <HAL_UART_RegisterRxEventCallback+0x24>
  {
    huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006404:	f043 0220 	orr.w	r2, r3, #32
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	645a      	str	r2, [r3, #68]	@ 0x44

    return HAL_ERROR;
 800640c:	2301      	movs	r3, #1
 800640e:	e021      	b.n	8006454 <HAL_UART_RegisterRxEventCallback+0x68>
  }

  /* Process locked */
  __HAL_LOCK(huart);
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8006416:	2b01      	cmp	r3, #1
 8006418:	d101      	bne.n	800641e <HAL_UART_RegisterRxEventCallback+0x32>
 800641a:	2302      	movs	r3, #2
 800641c:	e01a      	b.n	8006454 <HAL_UART_RegisterRxEventCallback+0x68>
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	2201      	movs	r2, #1
 8006422:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  if (huart->gState == HAL_UART_STATE_READY)
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800642c:	b2db      	uxtb	r3, r3
 800642e:	2b20      	cmp	r3, #32
 8006430:	d103      	bne.n	800643a <HAL_UART_RegisterRxEventCallback+0x4e>
  {
    huart->RxEventCallback = pCallback;
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	683a      	ldr	r2, [r7, #0]
 8006436:	66da      	str	r2, [r3, #108]	@ 0x6c
 8006438:	e007      	b.n	800644a <HAL_UART_RegisterRxEventCallback+0x5e>
  }
  else
  {
    huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
 800643a:	687b      	ldr	r3, [r7, #4]
 800643c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800643e:	f043 0220 	orr.w	r2, r3, #32
 8006442:	687b      	ldr	r3, [r7, #4]
 8006444:	645a      	str	r2, [r3, #68]	@ 0x44

    status =  HAL_ERROR;
 8006446:	2301      	movs	r3, #1
 8006448:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(huart);
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	2200      	movs	r2, #0
 800644e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return status;
 8006452:	7bfb      	ldrb	r3, [r7, #15]
}
 8006454:	4618      	mov	r0, r3
 8006456:	3714      	adds	r7, #20
 8006458:	46bd      	mov	sp, r7
 800645a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800645e:	4770      	bx	lr

08006460 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006460:	b580      	push	{r7, lr}
 8006462:	b08a      	sub	sp, #40	@ 0x28
 8006464:	af02      	add	r7, sp, #8
 8006466:	60f8      	str	r0, [r7, #12]
 8006468:	60b9      	str	r1, [r7, #8]
 800646a:	603b      	str	r3, [r7, #0]
 800646c:	4613      	mov	r3, r2
 800646e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8006470:	2300      	movs	r3, #0
 8006472:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006474:	68fb      	ldr	r3, [r7, #12]
 8006476:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800647a:	b2db      	uxtb	r3, r3
 800647c:	2b20      	cmp	r3, #32
 800647e:	d175      	bne.n	800656c <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8006480:	68bb      	ldr	r3, [r7, #8]
 8006482:	2b00      	cmp	r3, #0
 8006484:	d002      	beq.n	800648c <HAL_UART_Transmit+0x2c>
 8006486:	88fb      	ldrh	r3, [r7, #6]
 8006488:	2b00      	cmp	r3, #0
 800648a:	d101      	bne.n	8006490 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800648c:	2301      	movs	r3, #1
 800648e:	e06e      	b.n	800656e <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006490:	68fb      	ldr	r3, [r7, #12]
 8006492:	2200      	movs	r2, #0
 8006494:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006496:	68fb      	ldr	r3, [r7, #12]
 8006498:	2221      	movs	r2, #33	@ 0x21
 800649a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800649e:	f7fa ffff 	bl	80014a0 <HAL_GetTick>
 80064a2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80064a4:	68fb      	ldr	r3, [r7, #12]
 80064a6:	88fa      	ldrh	r2, [r7, #6]
 80064a8:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80064aa:	68fb      	ldr	r3, [r7, #12]
 80064ac:	88fa      	ldrh	r2, [r7, #6]
 80064ae:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80064b0:	68fb      	ldr	r3, [r7, #12]
 80064b2:	689b      	ldr	r3, [r3, #8]
 80064b4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80064b8:	d108      	bne.n	80064cc <HAL_UART_Transmit+0x6c>
 80064ba:	68fb      	ldr	r3, [r7, #12]
 80064bc:	691b      	ldr	r3, [r3, #16]
 80064be:	2b00      	cmp	r3, #0
 80064c0:	d104      	bne.n	80064cc <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80064c2:	2300      	movs	r3, #0
 80064c4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80064c6:	68bb      	ldr	r3, [r7, #8]
 80064c8:	61bb      	str	r3, [r7, #24]
 80064ca:	e003      	b.n	80064d4 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80064cc:	68bb      	ldr	r3, [r7, #8]
 80064ce:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80064d0:	2300      	movs	r3, #0
 80064d2:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80064d4:	e02e      	b.n	8006534 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80064d6:	683b      	ldr	r3, [r7, #0]
 80064d8:	9300      	str	r3, [sp, #0]
 80064da:	697b      	ldr	r3, [r7, #20]
 80064dc:	2200      	movs	r2, #0
 80064de:	2180      	movs	r1, #128	@ 0x80
 80064e0:	68f8      	ldr	r0, [r7, #12]
 80064e2:	f000 fe5b 	bl	800719c <UART_WaitOnFlagUntilTimeout>
 80064e6:	4603      	mov	r3, r0
 80064e8:	2b00      	cmp	r3, #0
 80064ea:	d005      	beq.n	80064f8 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 80064ec:	68fb      	ldr	r3, [r7, #12]
 80064ee:	2220      	movs	r2, #32
 80064f0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 80064f4:	2303      	movs	r3, #3
 80064f6:	e03a      	b.n	800656e <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 80064f8:	69fb      	ldr	r3, [r7, #28]
 80064fa:	2b00      	cmp	r3, #0
 80064fc:	d10b      	bne.n	8006516 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80064fe:	69bb      	ldr	r3, [r7, #24]
 8006500:	881b      	ldrh	r3, [r3, #0]
 8006502:	461a      	mov	r2, r3
 8006504:	68fb      	ldr	r3, [r7, #12]
 8006506:	681b      	ldr	r3, [r3, #0]
 8006508:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800650c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800650e:	69bb      	ldr	r3, [r7, #24]
 8006510:	3302      	adds	r3, #2
 8006512:	61bb      	str	r3, [r7, #24]
 8006514:	e007      	b.n	8006526 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8006516:	69fb      	ldr	r3, [r7, #28]
 8006518:	781a      	ldrb	r2, [r3, #0]
 800651a:	68fb      	ldr	r3, [r7, #12]
 800651c:	681b      	ldr	r3, [r3, #0]
 800651e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8006520:	69fb      	ldr	r3, [r7, #28]
 8006522:	3301      	adds	r3, #1
 8006524:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006526:	68fb      	ldr	r3, [r7, #12]
 8006528:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800652a:	b29b      	uxth	r3, r3
 800652c:	3b01      	subs	r3, #1
 800652e:	b29a      	uxth	r2, r3
 8006530:	68fb      	ldr	r3, [r7, #12]
 8006532:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8006534:	68fb      	ldr	r3, [r7, #12]
 8006536:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8006538:	b29b      	uxth	r3, r3
 800653a:	2b00      	cmp	r3, #0
 800653c:	d1cb      	bne.n	80064d6 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800653e:	683b      	ldr	r3, [r7, #0]
 8006540:	9300      	str	r3, [sp, #0]
 8006542:	697b      	ldr	r3, [r7, #20]
 8006544:	2200      	movs	r2, #0
 8006546:	2140      	movs	r1, #64	@ 0x40
 8006548:	68f8      	ldr	r0, [r7, #12]
 800654a:	f000 fe27 	bl	800719c <UART_WaitOnFlagUntilTimeout>
 800654e:	4603      	mov	r3, r0
 8006550:	2b00      	cmp	r3, #0
 8006552:	d005      	beq.n	8006560 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8006554:	68fb      	ldr	r3, [r7, #12]
 8006556:	2220      	movs	r2, #32
 8006558:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 800655c:	2303      	movs	r3, #3
 800655e:	e006      	b.n	800656e <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006560:	68fb      	ldr	r3, [r7, #12]
 8006562:	2220      	movs	r2, #32
 8006564:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8006568:	2300      	movs	r3, #0
 800656a:	e000      	b.n	800656e <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 800656c:	2302      	movs	r3, #2
  }
}
 800656e:	4618      	mov	r0, r3
 8006570:	3720      	adds	r7, #32
 8006572:	46bd      	mov	sp, r7
 8006574:	bd80      	pop	{r7, pc}

08006576 <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006576:	b580      	push	{r7, lr}
 8006578:	b08a      	sub	sp, #40	@ 0x28
 800657a:	af02      	add	r7, sp, #8
 800657c:	60f8      	str	r0, [r7, #12]
 800657e:	60b9      	str	r1, [r7, #8]
 8006580:	603b      	str	r3, [r7, #0]
 8006582:	4613      	mov	r3, r2
 8006584:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8006586:	2300      	movs	r3, #0
 8006588:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800658a:	68fb      	ldr	r3, [r7, #12]
 800658c:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8006590:	b2db      	uxtb	r3, r3
 8006592:	2b20      	cmp	r3, #32
 8006594:	f040 8081 	bne.w	800669a <HAL_UART_Receive+0x124>
  {
    if ((pData == NULL) || (Size == 0U))
 8006598:	68bb      	ldr	r3, [r7, #8]
 800659a:	2b00      	cmp	r3, #0
 800659c:	d002      	beq.n	80065a4 <HAL_UART_Receive+0x2e>
 800659e:	88fb      	ldrh	r3, [r7, #6]
 80065a0:	2b00      	cmp	r3, #0
 80065a2:	d101      	bne.n	80065a8 <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 80065a4:	2301      	movs	r3, #1
 80065a6:	e079      	b.n	800669c <HAL_UART_Receive+0x126>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80065a8:	68fb      	ldr	r3, [r7, #12]
 80065aa:	2200      	movs	r2, #0
 80065ac:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80065ae:	68fb      	ldr	r3, [r7, #12]
 80065b0:	2222      	movs	r2, #34	@ 0x22
 80065b2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80065b6:	68fb      	ldr	r3, [r7, #12]
 80065b8:	2200      	movs	r2, #0
 80065ba:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80065bc:	f7fa ff70 	bl	80014a0 <HAL_GetTick>
 80065c0:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 80065c2:	68fb      	ldr	r3, [r7, #12]
 80065c4:	88fa      	ldrh	r2, [r7, #6]
 80065c6:	859a      	strh	r2, [r3, #44]	@ 0x2c
    huart->RxXferCount = Size;
 80065c8:	68fb      	ldr	r3, [r7, #12]
 80065ca:	88fa      	ldrh	r2, [r7, #6]
 80065cc:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80065ce:	68fb      	ldr	r3, [r7, #12]
 80065d0:	689b      	ldr	r3, [r3, #8]
 80065d2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80065d6:	d108      	bne.n	80065ea <HAL_UART_Receive+0x74>
 80065d8:	68fb      	ldr	r3, [r7, #12]
 80065da:	691b      	ldr	r3, [r3, #16]
 80065dc:	2b00      	cmp	r3, #0
 80065de:	d104      	bne.n	80065ea <HAL_UART_Receive+0x74>
    {
      pdata8bits  = NULL;
 80065e0:	2300      	movs	r3, #0
 80065e2:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80065e4:	68bb      	ldr	r3, [r7, #8]
 80065e6:	61bb      	str	r3, [r7, #24]
 80065e8:	e003      	b.n	80065f2 <HAL_UART_Receive+0x7c>
    }
    else
    {
      pdata8bits  = pData;
 80065ea:	68bb      	ldr	r3, [r7, #8]
 80065ec:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80065ee:	2300      	movs	r3, #0
 80065f0:	61bb      	str	r3, [r7, #24]
    }

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 80065f2:	e047      	b.n	8006684 <HAL_UART_Receive+0x10e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 80065f4:	683b      	ldr	r3, [r7, #0]
 80065f6:	9300      	str	r3, [sp, #0]
 80065f8:	697b      	ldr	r3, [r7, #20]
 80065fa:	2200      	movs	r2, #0
 80065fc:	2120      	movs	r1, #32
 80065fe:	68f8      	ldr	r0, [r7, #12]
 8006600:	f000 fdcc 	bl	800719c <UART_WaitOnFlagUntilTimeout>
 8006604:	4603      	mov	r3, r0
 8006606:	2b00      	cmp	r3, #0
 8006608:	d005      	beq.n	8006616 <HAL_UART_Receive+0xa0>
      {
        huart->RxState = HAL_UART_STATE_READY;
 800660a:	68fb      	ldr	r3, [r7, #12]
 800660c:	2220      	movs	r2, #32
 800660e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        return HAL_TIMEOUT;
 8006612:	2303      	movs	r3, #3
 8006614:	e042      	b.n	800669c <HAL_UART_Receive+0x126>
      }
      if (pdata8bits == NULL)
 8006616:	69fb      	ldr	r3, [r7, #28]
 8006618:	2b00      	cmp	r3, #0
 800661a:	d10c      	bne.n	8006636 <HAL_UART_Receive+0xc0>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 800661c:	68fb      	ldr	r3, [r7, #12]
 800661e:	681b      	ldr	r3, [r3, #0]
 8006620:	685b      	ldr	r3, [r3, #4]
 8006622:	b29b      	uxth	r3, r3
 8006624:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006628:	b29a      	uxth	r2, r3
 800662a:	69bb      	ldr	r3, [r7, #24]
 800662c:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 800662e:	69bb      	ldr	r3, [r7, #24]
 8006630:	3302      	adds	r3, #2
 8006632:	61bb      	str	r3, [r7, #24]
 8006634:	e01f      	b.n	8006676 <HAL_UART_Receive+0x100>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8006636:	68fb      	ldr	r3, [r7, #12]
 8006638:	689b      	ldr	r3, [r3, #8]
 800663a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800663e:	d007      	beq.n	8006650 <HAL_UART_Receive+0xda>
 8006640:	68fb      	ldr	r3, [r7, #12]
 8006642:	689b      	ldr	r3, [r3, #8]
 8006644:	2b00      	cmp	r3, #0
 8006646:	d10a      	bne.n	800665e <HAL_UART_Receive+0xe8>
 8006648:	68fb      	ldr	r3, [r7, #12]
 800664a:	691b      	ldr	r3, [r3, #16]
 800664c:	2b00      	cmp	r3, #0
 800664e:	d106      	bne.n	800665e <HAL_UART_Receive+0xe8>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8006650:	68fb      	ldr	r3, [r7, #12]
 8006652:	681b      	ldr	r3, [r3, #0]
 8006654:	685b      	ldr	r3, [r3, #4]
 8006656:	b2da      	uxtb	r2, r3
 8006658:	69fb      	ldr	r3, [r7, #28]
 800665a:	701a      	strb	r2, [r3, #0]
 800665c:	e008      	b.n	8006670 <HAL_UART_Receive+0xfa>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800665e:	68fb      	ldr	r3, [r7, #12]
 8006660:	681b      	ldr	r3, [r3, #0]
 8006662:	685b      	ldr	r3, [r3, #4]
 8006664:	b2db      	uxtb	r3, r3
 8006666:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800666a:	b2da      	uxtb	r2, r3
 800666c:	69fb      	ldr	r3, [r7, #28]
 800666e:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 8006670:	69fb      	ldr	r3, [r7, #28]
 8006672:	3301      	adds	r3, #1
 8006674:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8006676:	68fb      	ldr	r3, [r7, #12]
 8006678:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800667a:	b29b      	uxth	r3, r3
 800667c:	3b01      	subs	r3, #1
 800667e:	b29a      	uxth	r2, r3
 8006680:	68fb      	ldr	r3, [r7, #12]
 8006682:	85da      	strh	r2, [r3, #46]	@ 0x2e
    while (huart->RxXferCount > 0U)
 8006684:	68fb      	ldr	r3, [r7, #12]
 8006686:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8006688:	b29b      	uxth	r3, r3
 800668a:	2b00      	cmp	r3, #0
 800668c:	d1b2      	bne.n	80065f4 <HAL_UART_Receive+0x7e>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800668e:	68fb      	ldr	r3, [r7, #12]
 8006690:	2220      	movs	r2, #32
 8006692:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_OK;
 8006696:	2300      	movs	r3, #0
 8006698:	e000      	b.n	800669c <HAL_UART_Receive+0x126>
  }
  else
  {
    return HAL_BUSY;
 800669a:	2302      	movs	r3, #2
  }
}
 800669c:	4618      	mov	r0, r3
 800669e:	3720      	adds	r7, #32
 80066a0:	46bd      	mov	sp, r7
 80066a2:	bd80      	pop	{r7, pc}

080066a4 <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 80066a4:	b580      	push	{r7, lr}
 80066a6:	b08c      	sub	sp, #48	@ 0x30
 80066a8:	af00      	add	r7, sp, #0
 80066aa:	60f8      	str	r0, [r7, #12]
 80066ac:	60b9      	str	r1, [r7, #8]
 80066ae:	4613      	mov	r3, r2
 80066b0:	80fb      	strh	r3, [r7, #6]
  const uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80066b2:	68fb      	ldr	r3, [r7, #12]
 80066b4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80066b8:	b2db      	uxtb	r3, r3
 80066ba:	2b20      	cmp	r3, #32
 80066bc:	d162      	bne.n	8006784 <HAL_UART_Transmit_DMA+0xe0>
  {
    if ((pData == NULL) || (Size == 0U))
 80066be:	68bb      	ldr	r3, [r7, #8]
 80066c0:	2b00      	cmp	r3, #0
 80066c2:	d002      	beq.n	80066ca <HAL_UART_Transmit_DMA+0x26>
 80066c4:	88fb      	ldrh	r3, [r7, #6]
 80066c6:	2b00      	cmp	r3, #0
 80066c8:	d101      	bne.n	80066ce <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 80066ca:	2301      	movs	r3, #1
 80066cc:	e05b      	b.n	8006786 <HAL_UART_Transmit_DMA+0xe2>
    }

    huart->pTxBuffPtr = pData;
 80066ce:	68ba      	ldr	r2, [r7, #8]
 80066d0:	68fb      	ldr	r3, [r7, #12]
 80066d2:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 80066d4:	68fb      	ldr	r3, [r7, #12]
 80066d6:	88fa      	ldrh	r2, [r7, #6]
 80066d8:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80066da:	68fb      	ldr	r3, [r7, #12]
 80066dc:	88fa      	ldrh	r2, [r7, #6]
 80066de:	84da      	strh	r2, [r3, #38]	@ 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80066e0:	68fb      	ldr	r3, [r7, #12]
 80066e2:	2200      	movs	r2, #0
 80066e4:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80066e6:	68fb      	ldr	r3, [r7, #12]
 80066e8:	2221      	movs	r2, #33	@ 0x21
 80066ea:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 80066ee:	68fb      	ldr	r3, [r7, #12]
 80066f0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80066f2:	4a27      	ldr	r2, [pc, #156]	@ (8006790 <HAL_UART_Transmit_DMA+0xec>)
 80066f4:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 80066f6:	68fb      	ldr	r3, [r7, #12]
 80066f8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80066fa:	4a26      	ldr	r2, [pc, #152]	@ (8006794 <HAL_UART_Transmit_DMA+0xf0>)
 80066fc:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 80066fe:	68fb      	ldr	r3, [r7, #12]
 8006700:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006702:	4a25      	ldr	r2, [pc, #148]	@ (8006798 <HAL_UART_Transmit_DMA+0xf4>)
 8006704:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 8006706:	68fb      	ldr	r3, [r7, #12]
 8006708:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800670a:	2200      	movs	r2, #0
 800670c:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Enable the UART transmit DMA stream */
    tmp = (const uint32_t *)&pData;
 800670e:	f107 0308 	add.w	r3, r7, #8
 8006712:	62fb      	str	r3, [r7, #44]	@ 0x2c
    if (HAL_DMA_Start_IT(huart->hdmatx, *(const uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size) != HAL_OK)
 8006714:	68fb      	ldr	r3, [r7, #12]
 8006716:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8006718:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800671a:	6819      	ldr	r1, [r3, #0]
 800671c:	68fb      	ldr	r3, [r7, #12]
 800671e:	681b      	ldr	r3, [r3, #0]
 8006720:	3304      	adds	r3, #4
 8006722:	461a      	mov	r2, r3
 8006724:	88fb      	ldrh	r3, [r7, #6]
 8006726:	f7fb f87b 	bl	8001820 <HAL_DMA_Start_IT>
 800672a:	4603      	mov	r3, r0
 800672c:	2b00      	cmp	r3, #0
 800672e:	d008      	beq.n	8006742 <HAL_UART_Transmit_DMA+0x9e>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 8006730:	68fb      	ldr	r3, [r7, #12]
 8006732:	2210      	movs	r2, #16
 8006734:	645a      	str	r2, [r3, #68]	@ 0x44

      /* Restore huart->gState to ready */
      huart->gState = HAL_UART_STATE_READY;
 8006736:	68fb      	ldr	r3, [r7, #12]
 8006738:	2220      	movs	r2, #32
 800673a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_ERROR;
 800673e:	2301      	movs	r3, #1
 8006740:	e021      	b.n	8006786 <HAL_UART_Transmit_DMA+0xe2>
    }
    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 8006742:	68fb      	ldr	r3, [r7, #12]
 8006744:	681b      	ldr	r3, [r3, #0]
 8006746:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800674a:	601a      	str	r2, [r3, #0]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800674c:	68fb      	ldr	r3, [r7, #12]
 800674e:	681b      	ldr	r3, [r3, #0]
 8006750:	3314      	adds	r3, #20
 8006752:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006754:	69bb      	ldr	r3, [r7, #24]
 8006756:	e853 3f00 	ldrex	r3, [r3]
 800675a:	617b      	str	r3, [r7, #20]
   return(result);
 800675c:	697b      	ldr	r3, [r7, #20]
 800675e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006762:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006764:	68fb      	ldr	r3, [r7, #12]
 8006766:	681b      	ldr	r3, [r3, #0]
 8006768:	3314      	adds	r3, #20
 800676a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800676c:	627a      	str	r2, [r7, #36]	@ 0x24
 800676e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006770:	6a39      	ldr	r1, [r7, #32]
 8006772:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006774:	e841 2300 	strex	r3, r2, [r1]
 8006778:	61fb      	str	r3, [r7, #28]
   return(result);
 800677a:	69fb      	ldr	r3, [r7, #28]
 800677c:	2b00      	cmp	r3, #0
 800677e:	d1e5      	bne.n	800674c <HAL_UART_Transmit_DMA+0xa8>

    return HAL_OK;
 8006780:	2300      	movs	r3, #0
 8006782:	e000      	b.n	8006786 <HAL_UART_Transmit_DMA+0xe2>
  }
  else
  {
    return HAL_BUSY;
 8006784:	2302      	movs	r3, #2
  }
}
 8006786:	4618      	mov	r0, r3
 8006788:	3730      	adds	r7, #48	@ 0x30
 800678a:	46bd      	mov	sp, r7
 800678c:	bd80      	pop	{r7, pc}
 800678e:	bf00      	nop
 8006790:	08006edd 	.word	0x08006edd
 8006794:	08006f79 	.word	0x08006f79
 8006798:	08007107 	.word	0x08007107

0800679c <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800679c:	b580      	push	{r7, lr}
 800679e:	b08c      	sub	sp, #48	@ 0x30
 80067a0:	af00      	add	r7, sp, #0
 80067a2:	60f8      	str	r0, [r7, #12]
 80067a4:	60b9      	str	r1, [r7, #8]
 80067a6:	4613      	mov	r3, r2
 80067a8:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80067aa:	68fb      	ldr	r3, [r7, #12]
 80067ac:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80067b0:	b2db      	uxtb	r3, r3
 80067b2:	2b20      	cmp	r3, #32
 80067b4:	d146      	bne.n	8006844 <HAL_UARTEx_ReceiveToIdle_DMA+0xa8>
  {
    if ((pData == NULL) || (Size == 0U))
 80067b6:	68bb      	ldr	r3, [r7, #8]
 80067b8:	2b00      	cmp	r3, #0
 80067ba:	d002      	beq.n	80067c2 <HAL_UARTEx_ReceiveToIdle_DMA+0x26>
 80067bc:	88fb      	ldrh	r3, [r7, #6]
 80067be:	2b00      	cmp	r3, #0
 80067c0:	d101      	bne.n	80067c6 <HAL_UARTEx_ReceiveToIdle_DMA+0x2a>
    {
      return HAL_ERROR;
 80067c2:	2301      	movs	r3, #1
 80067c4:	e03f      	b.n	8006846 <HAL_UARTEx_ReceiveToIdle_DMA+0xaa>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 80067c6:	68fb      	ldr	r3, [r7, #12]
 80067c8:	2201      	movs	r2, #1
 80067ca:	631a      	str	r2, [r3, #48]	@ 0x30
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 80067cc:	68fb      	ldr	r3, [r7, #12]
 80067ce:	2200      	movs	r2, #0
 80067d0:	635a      	str	r2, [r3, #52]	@ 0x34

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 80067d2:	88fb      	ldrh	r3, [r7, #6]
 80067d4:	461a      	mov	r2, r3
 80067d6:	68b9      	ldr	r1, [r7, #8]
 80067d8:	68f8      	ldr	r0, [r7, #12]
 80067da:	f000 fd39 	bl	8007250 <UART_Start_Receive_DMA>
 80067de:	4603      	mov	r3, r0
 80067e0:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    /* Check Rx process has been successfully started */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80067e4:	68fb      	ldr	r3, [r7, #12]
 80067e6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80067e8:	2b01      	cmp	r3, #1
 80067ea:	d125      	bne.n	8006838 <HAL_UARTEx_ReceiveToIdle_DMA+0x9c>
    {
      __HAL_UART_CLEAR_IDLEFLAG(huart);
 80067ec:	2300      	movs	r3, #0
 80067ee:	613b      	str	r3, [r7, #16]
 80067f0:	68fb      	ldr	r3, [r7, #12]
 80067f2:	681b      	ldr	r3, [r3, #0]
 80067f4:	681b      	ldr	r3, [r3, #0]
 80067f6:	613b      	str	r3, [r7, #16]
 80067f8:	68fb      	ldr	r3, [r7, #12]
 80067fa:	681b      	ldr	r3, [r3, #0]
 80067fc:	685b      	ldr	r3, [r3, #4]
 80067fe:	613b      	str	r3, [r7, #16]
 8006800:	693b      	ldr	r3, [r7, #16]
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006802:	68fb      	ldr	r3, [r7, #12]
 8006804:	681b      	ldr	r3, [r3, #0]
 8006806:	330c      	adds	r3, #12
 8006808:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800680a:	69bb      	ldr	r3, [r7, #24]
 800680c:	e853 3f00 	ldrex	r3, [r3]
 8006810:	617b      	str	r3, [r7, #20]
   return(result);
 8006812:	697b      	ldr	r3, [r7, #20]
 8006814:	f043 0310 	orr.w	r3, r3, #16
 8006818:	62bb      	str	r3, [r7, #40]	@ 0x28
 800681a:	68fb      	ldr	r3, [r7, #12]
 800681c:	681b      	ldr	r3, [r3, #0]
 800681e:	330c      	adds	r3, #12
 8006820:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006822:	627a      	str	r2, [r7, #36]	@ 0x24
 8006824:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006826:	6a39      	ldr	r1, [r7, #32]
 8006828:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800682a:	e841 2300 	strex	r3, r2, [r1]
 800682e:	61fb      	str	r3, [r7, #28]
   return(result);
 8006830:	69fb      	ldr	r3, [r7, #28]
 8006832:	2b00      	cmp	r3, #0
 8006834:	d1e5      	bne.n	8006802 <HAL_UARTEx_ReceiveToIdle_DMA+0x66>
 8006836:	e002      	b.n	800683e <HAL_UARTEx_ReceiveToIdle_DMA+0xa2>
    {
      /* In case of errors already pending when reception is started,
         Interrupts may have already been raised and lead to reception abortion.
         (Overrun error for instance).
         In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
      status = HAL_ERROR;
 8006838:	2301      	movs	r3, #1
 800683a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    }

    return status;
 800683e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8006842:	e000      	b.n	8006846 <HAL_UARTEx_ReceiveToIdle_DMA+0xaa>
  }
  else
  {
    return HAL_BUSY;
 8006844:	2302      	movs	r3, #2
  }
}
 8006846:	4618      	mov	r0, r3
 8006848:	3730      	adds	r7, #48	@ 0x30
 800684a:	46bd      	mov	sp, r7
 800684c:	bd80      	pop	{r7, pc}
	...

08006850 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006850:	b580      	push	{r7, lr}
 8006852:	b0ba      	sub	sp, #232	@ 0xe8
 8006854:	af00      	add	r7, sp, #0
 8006856:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	681b      	ldr	r3, [r3, #0]
 800685c:	681b      	ldr	r3, [r3, #0]
 800685e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8006862:	687b      	ldr	r3, [r7, #4]
 8006864:	681b      	ldr	r3, [r3, #0]
 8006866:	68db      	ldr	r3, [r3, #12]
 8006868:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	681b      	ldr	r3, [r3, #0]
 8006870:	695b      	ldr	r3, [r3, #20]
 8006872:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8006876:	2300      	movs	r3, #0
 8006878:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 800687c:	2300      	movs	r3, #0
 800687e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8006882:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006886:	f003 030f 	and.w	r3, r3, #15
 800688a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 800688e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8006892:	2b00      	cmp	r3, #0
 8006894:	d10f      	bne.n	80068b6 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006896:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800689a:	f003 0320 	and.w	r3, r3, #32
 800689e:	2b00      	cmp	r3, #0
 80068a0:	d009      	beq.n	80068b6 <HAL_UART_IRQHandler+0x66>
 80068a2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80068a6:	f003 0320 	and.w	r3, r3, #32
 80068aa:	2b00      	cmp	r3, #0
 80068ac:	d003      	beq.n	80068b6 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80068ae:	6878      	ldr	r0, [r7, #4]
 80068b0:	f000 fe7a 	bl	80075a8 <UART_Receive_IT>
      return;
 80068b4:	e27a      	b.n	8006dac <HAL_UART_IRQHandler+0x55c>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80068b6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80068ba:	2b00      	cmp	r3, #0
 80068bc:	f000 80e1 	beq.w	8006a82 <HAL_UART_IRQHandler+0x232>
 80068c0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80068c4:	f003 0301 	and.w	r3, r3, #1
 80068c8:	2b00      	cmp	r3, #0
 80068ca:	d106      	bne.n	80068da <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80068cc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80068d0:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 80068d4:	2b00      	cmp	r3, #0
 80068d6:	f000 80d4 	beq.w	8006a82 <HAL_UART_IRQHandler+0x232>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80068da:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80068de:	f003 0301 	and.w	r3, r3, #1
 80068e2:	2b00      	cmp	r3, #0
 80068e4:	d00b      	beq.n	80068fe <HAL_UART_IRQHandler+0xae>
 80068e6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80068ea:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80068ee:	2b00      	cmp	r3, #0
 80068f0:	d005      	beq.n	80068fe <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80068f2:	687b      	ldr	r3, [r7, #4]
 80068f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80068f6:	f043 0201 	orr.w	r2, r3, #1
 80068fa:	687b      	ldr	r3, [r7, #4]
 80068fc:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80068fe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006902:	f003 0304 	and.w	r3, r3, #4
 8006906:	2b00      	cmp	r3, #0
 8006908:	d00b      	beq.n	8006922 <HAL_UART_IRQHandler+0xd2>
 800690a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800690e:	f003 0301 	and.w	r3, r3, #1
 8006912:	2b00      	cmp	r3, #0
 8006914:	d005      	beq.n	8006922 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006916:	687b      	ldr	r3, [r7, #4]
 8006918:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800691a:	f043 0202 	orr.w	r2, r3, #2
 800691e:	687b      	ldr	r3, [r7, #4]
 8006920:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006922:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006926:	f003 0302 	and.w	r3, r3, #2
 800692a:	2b00      	cmp	r3, #0
 800692c:	d00b      	beq.n	8006946 <HAL_UART_IRQHandler+0xf6>
 800692e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006932:	f003 0301 	and.w	r3, r3, #1
 8006936:	2b00      	cmp	r3, #0
 8006938:	d005      	beq.n	8006946 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800693a:	687b      	ldr	r3, [r7, #4]
 800693c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800693e:	f043 0204 	orr.w	r2, r3, #4
 8006942:	687b      	ldr	r3, [r7, #4]
 8006944:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8006946:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800694a:	f003 0308 	and.w	r3, r3, #8
 800694e:	2b00      	cmp	r3, #0
 8006950:	d011      	beq.n	8006976 <HAL_UART_IRQHandler+0x126>
 8006952:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006956:	f003 0320 	and.w	r3, r3, #32
 800695a:	2b00      	cmp	r3, #0
 800695c:	d105      	bne.n	800696a <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800695e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006962:	f003 0301 	and.w	r3, r3, #1
 8006966:	2b00      	cmp	r3, #0
 8006968:	d005      	beq.n	8006976 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800696a:	687b      	ldr	r3, [r7, #4]
 800696c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800696e:	f043 0208 	orr.w	r2, r3, #8
 8006972:	687b      	ldr	r3, [r7, #4]
 8006974:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006976:	687b      	ldr	r3, [r7, #4]
 8006978:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800697a:	2b00      	cmp	r3, #0
 800697c:	f000 8211 	beq.w	8006da2 <HAL_UART_IRQHandler+0x552>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006980:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006984:	f003 0320 	and.w	r3, r3, #32
 8006988:	2b00      	cmp	r3, #0
 800698a:	d008      	beq.n	800699e <HAL_UART_IRQHandler+0x14e>
 800698c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006990:	f003 0320 	and.w	r3, r3, #32
 8006994:	2b00      	cmp	r3, #0
 8006996:	d002      	beq.n	800699e <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8006998:	6878      	ldr	r0, [r7, #4]
 800699a:	f000 fe05 	bl	80075a8 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800699e:	687b      	ldr	r3, [r7, #4]
 80069a0:	681b      	ldr	r3, [r3, #0]
 80069a2:	695b      	ldr	r3, [r3, #20]
 80069a4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80069a8:	2b40      	cmp	r3, #64	@ 0x40
 80069aa:	bf0c      	ite	eq
 80069ac:	2301      	moveq	r3, #1
 80069ae:	2300      	movne	r3, #0
 80069b0:	b2db      	uxtb	r3, r3
 80069b2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80069ba:	f003 0308 	and.w	r3, r3, #8
 80069be:	2b00      	cmp	r3, #0
 80069c0:	d103      	bne.n	80069ca <HAL_UART_IRQHandler+0x17a>
 80069c2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80069c6:	2b00      	cmp	r3, #0
 80069c8:	d051      	beq.n	8006a6e <HAL_UART_IRQHandler+0x21e>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80069ca:	6878      	ldr	r0, [r7, #4]
 80069cc:	f000 fd0e 	bl	80073ec <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	681b      	ldr	r3, [r3, #0]
 80069d4:	695b      	ldr	r3, [r3, #20]
 80069d6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80069da:	2b40      	cmp	r3, #64	@ 0x40
 80069dc:	d142      	bne.n	8006a64 <HAL_UART_IRQHandler+0x214>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80069de:	687b      	ldr	r3, [r7, #4]
 80069e0:	681b      	ldr	r3, [r3, #0]
 80069e2:	3314      	adds	r3, #20
 80069e4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80069e8:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80069ec:	e853 3f00 	ldrex	r3, [r3]
 80069f0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80069f4:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80069f8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80069fc:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	681b      	ldr	r3, [r3, #0]
 8006a04:	3314      	adds	r3, #20
 8006a06:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8006a0a:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8006a0e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a12:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8006a16:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8006a1a:	e841 2300 	strex	r3, r2, [r1]
 8006a1e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8006a22:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8006a26:	2b00      	cmp	r3, #0
 8006a28:	d1d9      	bne.n	80069de <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8006a2a:	687b      	ldr	r3, [r7, #4]
 8006a2c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006a2e:	2b00      	cmp	r3, #0
 8006a30:	d013      	beq.n	8006a5a <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8006a32:	687b      	ldr	r3, [r7, #4]
 8006a34:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006a36:	4a8d      	ldr	r2, [pc, #564]	@ (8006c6c <HAL_UART_IRQHandler+0x41c>)
 8006a38:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8006a3a:	687b      	ldr	r3, [r7, #4]
 8006a3c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006a3e:	4618      	mov	r0, r3
 8006a40:	f7fa ffb6 	bl	80019b0 <HAL_DMA_Abort_IT>
 8006a44:	4603      	mov	r3, r0
 8006a46:	2b00      	cmp	r3, #0
 8006a48:	d019      	beq.n	8006a7e <HAL_UART_IRQHandler+0x22e>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8006a4a:	687b      	ldr	r3, [r7, #4]
 8006a4c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006a4e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006a50:	687a      	ldr	r2, [r7, #4]
 8006a52:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8006a54:	4610      	mov	r0, r2
 8006a56:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006a58:	e011      	b.n	8006a7e <HAL_UART_IRQHandler+0x22e>
          else
          {
            /* Call user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
 8006a5a:	687b      	ldr	r3, [r7, #4]
 8006a5c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006a5e:	6878      	ldr	r0, [r7, #4]
 8006a60:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006a62:	e00c      	b.n	8006a7e <HAL_UART_IRQHandler+0x22e>
        else
        {
          /* Call user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006a68:	6878      	ldr	r0, [r7, #4]
 8006a6a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006a6c:	e007      	b.n	8006a7e <HAL_UART_IRQHandler+0x22e>
      {
        /* Non Blocking error : transfer could go on.
           Error is notified to user through user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
 8006a6e:	687b      	ldr	r3, [r7, #4]
 8006a70:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006a72:	6878      	ldr	r0, [r7, #4]
 8006a74:	4798      	blx	r3
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006a76:	687b      	ldr	r3, [r7, #4]
 8006a78:	2200      	movs	r2, #0
 8006a7a:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8006a7c:	e191      	b.n	8006da2 <HAL_UART_IRQHandler+0x552>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006a7e:	bf00      	nop
    return;
 8006a80:	e18f      	b.n	8006da2 <HAL_UART_IRQHandler+0x552>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006a86:	2b01      	cmp	r3, #1
 8006a88:	f040 816b 	bne.w	8006d62 <HAL_UART_IRQHandler+0x512>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8006a8c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006a90:	f003 0310 	and.w	r3, r3, #16
 8006a94:	2b00      	cmp	r3, #0
 8006a96:	f000 8164 	beq.w	8006d62 <HAL_UART_IRQHandler+0x512>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 8006a9a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006a9e:	f003 0310 	and.w	r3, r3, #16
 8006aa2:	2b00      	cmp	r3, #0
 8006aa4:	f000 815d 	beq.w	8006d62 <HAL_UART_IRQHandler+0x512>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8006aa8:	2300      	movs	r3, #0
 8006aaa:	60bb      	str	r3, [r7, #8]
 8006aac:	687b      	ldr	r3, [r7, #4]
 8006aae:	681b      	ldr	r3, [r3, #0]
 8006ab0:	681b      	ldr	r3, [r3, #0]
 8006ab2:	60bb      	str	r3, [r7, #8]
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	681b      	ldr	r3, [r3, #0]
 8006ab8:	685b      	ldr	r3, [r3, #4]
 8006aba:	60bb      	str	r3, [r7, #8]
 8006abc:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006abe:	687b      	ldr	r3, [r7, #4]
 8006ac0:	681b      	ldr	r3, [r3, #0]
 8006ac2:	695b      	ldr	r3, [r3, #20]
 8006ac4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006ac8:	2b40      	cmp	r3, #64	@ 0x40
 8006aca:	f040 80d1 	bne.w	8006c70 <HAL_UART_IRQHandler+0x420>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8006ace:	687b      	ldr	r3, [r7, #4]
 8006ad0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006ad2:	681b      	ldr	r3, [r3, #0]
 8006ad4:	685b      	ldr	r3, [r3, #4]
 8006ad6:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8006ada:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8006ade:	2b00      	cmp	r3, #0
 8006ae0:	f000 80aa 	beq.w	8006c38 <HAL_UART_IRQHandler+0x3e8>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8006ae8:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8006aec:	429a      	cmp	r2, r3
 8006aee:	f080 80a3 	bcs.w	8006c38 <HAL_UART_IRQHandler+0x3e8>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8006af8:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8006afa:	687b      	ldr	r3, [r7, #4]
 8006afc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006afe:	69db      	ldr	r3, [r3, #28]
 8006b00:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006b04:	f000 8088 	beq.w	8006c18 <HAL_UART_IRQHandler+0x3c8>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	681b      	ldr	r3, [r3, #0]
 8006b0c:	330c      	adds	r3, #12
 8006b0e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b12:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8006b16:	e853 3f00 	ldrex	r3, [r3]
 8006b1a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8006b1e:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8006b22:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006b26:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8006b2a:	687b      	ldr	r3, [r7, #4]
 8006b2c:	681b      	ldr	r3, [r3, #0]
 8006b2e:	330c      	adds	r3, #12
 8006b30:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8006b34:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8006b38:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b3c:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8006b40:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8006b44:	e841 2300 	strex	r3, r2, [r1]
 8006b48:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8006b4c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006b50:	2b00      	cmp	r3, #0
 8006b52:	d1d9      	bne.n	8006b08 <HAL_UART_IRQHandler+0x2b8>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006b54:	687b      	ldr	r3, [r7, #4]
 8006b56:	681b      	ldr	r3, [r3, #0]
 8006b58:	3314      	adds	r3, #20
 8006b5a:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b5c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006b5e:	e853 3f00 	ldrex	r3, [r3]
 8006b62:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8006b64:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8006b66:	f023 0301 	bic.w	r3, r3, #1
 8006b6a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	681b      	ldr	r3, [r3, #0]
 8006b72:	3314      	adds	r3, #20
 8006b74:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8006b78:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8006b7c:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b7e:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8006b80:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8006b84:	e841 2300 	strex	r3, r2, [r1]
 8006b88:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8006b8a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006b8c:	2b00      	cmp	r3, #0
 8006b8e:	d1e1      	bne.n	8006b54 <HAL_UART_IRQHandler+0x304>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	681b      	ldr	r3, [r3, #0]
 8006b94:	3314      	adds	r3, #20
 8006b96:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b98:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006b9a:	e853 3f00 	ldrex	r3, [r3]
 8006b9e:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8006ba0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006ba2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006ba6:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8006baa:	687b      	ldr	r3, [r7, #4]
 8006bac:	681b      	ldr	r3, [r3, #0]
 8006bae:	3314      	adds	r3, #20
 8006bb0:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8006bb4:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8006bb6:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006bb8:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8006bba:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8006bbc:	e841 2300 	strex	r3, r2, [r1]
 8006bc0:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8006bc2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006bc4:	2b00      	cmp	r3, #0
 8006bc6:	d1e3      	bne.n	8006b90 <HAL_UART_IRQHandler+0x340>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	2220      	movs	r2, #32
 8006bcc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	2200      	movs	r2, #0
 8006bd4:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006bd6:	687b      	ldr	r3, [r7, #4]
 8006bd8:	681b      	ldr	r3, [r3, #0]
 8006bda:	330c      	adds	r3, #12
 8006bdc:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006bde:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006be0:	e853 3f00 	ldrex	r3, [r3]
 8006be4:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8006be6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006be8:	f023 0310 	bic.w	r3, r3, #16
 8006bec:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8006bf0:	687b      	ldr	r3, [r7, #4]
 8006bf2:	681b      	ldr	r3, [r3, #0]
 8006bf4:	330c      	adds	r3, #12
 8006bf6:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8006bfa:	65ba      	str	r2, [r7, #88]	@ 0x58
 8006bfc:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006bfe:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8006c00:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8006c02:	e841 2300 	strex	r3, r2, [r1]
 8006c06:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8006c08:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006c0a:	2b00      	cmp	r3, #0
 8006c0c:	d1e3      	bne.n	8006bd6 <HAL_UART_IRQHandler+0x386>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8006c0e:	687b      	ldr	r3, [r7, #4]
 8006c10:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006c12:	4618      	mov	r0, r3
 8006c14:	f7fa fe5c 	bl	80018d0 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006c18:	687b      	ldr	r3, [r7, #4]
 8006c1a:	2202      	movs	r2, #2
 8006c1c:	635a      	str	r2, [r3, #52]	@ 0x34

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8006c1e:	687b      	ldr	r3, [r7, #4]
 8006c20:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006c22:	687a      	ldr	r2, [r7, #4]
 8006c24:	8d91      	ldrh	r1, [r2, #44]	@ 0x2c
 8006c26:	687a      	ldr	r2, [r7, #4]
 8006c28:	8dd2      	ldrh	r2, [r2, #46]	@ 0x2e
 8006c2a:	b292      	uxth	r2, r2
 8006c2c:	1a8a      	subs	r2, r1, r2
 8006c2e:	b292      	uxth	r2, r2
 8006c30:	4611      	mov	r1, r2
 8006c32:	6878      	ldr	r0, [r7, #4]
 8006c34:	4798      	blx	r3
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8006c36:	e0b6      	b.n	8006da6 <HAL_UART_IRQHandler+0x556>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8006c38:	687b      	ldr	r3, [r7, #4]
 8006c3a:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8006c3c:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8006c40:	429a      	cmp	r2, r3
 8006c42:	f040 80b0 	bne.w	8006da6 <HAL_UART_IRQHandler+0x556>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 8006c46:	687b      	ldr	r3, [r7, #4]
 8006c48:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006c4a:	69db      	ldr	r3, [r3, #28]
 8006c4c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006c50:	f040 80a9 	bne.w	8006da6 <HAL_UART_IRQHandler+0x556>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006c54:	687b      	ldr	r3, [r7, #4]
 8006c56:	2202      	movs	r2, #2
 8006c58:	635a      	str	r2, [r3, #52]	@ 0x34
            huart->RxEventCallback(huart, huart->RxXferSize);
 8006c5a:	687b      	ldr	r3, [r7, #4]
 8006c5c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006c5e:	687a      	ldr	r2, [r7, #4]
 8006c60:	8d92      	ldrh	r2, [r2, #44]	@ 0x2c
 8006c62:	4611      	mov	r1, r2
 8006c64:	6878      	ldr	r0, [r7, #4]
 8006c66:	4798      	blx	r3
      return;
 8006c68:	e09d      	b.n	8006da6 <HAL_UART_IRQHandler+0x556>
 8006c6a:	bf00      	nop
 8006c6c:	080074b3 	.word	0x080074b3
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8006c70:	687b      	ldr	r3, [r7, #4]
 8006c72:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8006c78:	b29b      	uxth	r3, r3
 8006c7a:	1ad3      	subs	r3, r2, r3
 8006c7c:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8006c80:	687b      	ldr	r3, [r7, #4]
 8006c82:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8006c84:	b29b      	uxth	r3, r3
 8006c86:	2b00      	cmp	r3, #0
 8006c88:	f000 808f 	beq.w	8006daa <HAL_UART_IRQHandler+0x55a>
          && (nb_rx_data > 0U))
 8006c8c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8006c90:	2b00      	cmp	r3, #0
 8006c92:	f000 808a 	beq.w	8006daa <HAL_UART_IRQHandler+0x55a>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006c96:	687b      	ldr	r3, [r7, #4]
 8006c98:	681b      	ldr	r3, [r3, #0]
 8006c9a:	330c      	adds	r3, #12
 8006c9c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c9e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006ca0:	e853 3f00 	ldrex	r3, [r3]
 8006ca4:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006ca6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006ca8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006cac:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8006cb0:	687b      	ldr	r3, [r7, #4]
 8006cb2:	681b      	ldr	r3, [r3, #0]
 8006cb4:	330c      	adds	r3, #12
 8006cb6:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8006cba:	647a      	str	r2, [r7, #68]	@ 0x44
 8006cbc:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006cbe:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006cc0:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006cc2:	e841 2300 	strex	r3, r2, [r1]
 8006cc6:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006cc8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006cca:	2b00      	cmp	r3, #0
 8006ccc:	d1e3      	bne.n	8006c96 <HAL_UART_IRQHandler+0x446>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006cce:	687b      	ldr	r3, [r7, #4]
 8006cd0:	681b      	ldr	r3, [r3, #0]
 8006cd2:	3314      	adds	r3, #20
 8006cd4:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006cd6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006cd8:	e853 3f00 	ldrex	r3, [r3]
 8006cdc:	623b      	str	r3, [r7, #32]
   return(result);
 8006cde:	6a3b      	ldr	r3, [r7, #32]
 8006ce0:	f023 0301 	bic.w	r3, r3, #1
 8006ce4:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	681b      	ldr	r3, [r3, #0]
 8006cec:	3314      	adds	r3, #20
 8006cee:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8006cf2:	633a      	str	r2, [r7, #48]	@ 0x30
 8006cf4:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006cf6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006cf8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006cfa:	e841 2300 	strex	r3, r2, [r1]
 8006cfe:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006d00:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006d02:	2b00      	cmp	r3, #0
 8006d04:	d1e3      	bne.n	8006cce <HAL_UART_IRQHandler+0x47e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8006d06:	687b      	ldr	r3, [r7, #4]
 8006d08:	2220      	movs	r2, #32
 8006d0a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006d0e:	687b      	ldr	r3, [r7, #4]
 8006d10:	2200      	movs	r2, #0
 8006d12:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006d14:	687b      	ldr	r3, [r7, #4]
 8006d16:	681b      	ldr	r3, [r3, #0]
 8006d18:	330c      	adds	r3, #12
 8006d1a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d1c:	693b      	ldr	r3, [r7, #16]
 8006d1e:	e853 3f00 	ldrex	r3, [r3]
 8006d22:	60fb      	str	r3, [r7, #12]
   return(result);
 8006d24:	68fb      	ldr	r3, [r7, #12]
 8006d26:	f023 0310 	bic.w	r3, r3, #16
 8006d2a:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8006d2e:	687b      	ldr	r3, [r7, #4]
 8006d30:	681b      	ldr	r3, [r3, #0]
 8006d32:	330c      	adds	r3, #12
 8006d34:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8006d38:	61fa      	str	r2, [r7, #28]
 8006d3a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d3c:	69b9      	ldr	r1, [r7, #24]
 8006d3e:	69fa      	ldr	r2, [r7, #28]
 8006d40:	e841 2300 	strex	r3, r2, [r1]
 8006d44:	617b      	str	r3, [r7, #20]
   return(result);
 8006d46:	697b      	ldr	r3, [r7, #20]
 8006d48:	2b00      	cmp	r3, #0
 8006d4a:	d1e3      	bne.n	8006d14 <HAL_UART_IRQHandler+0x4c4>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006d4c:	687b      	ldr	r3, [r7, #4]
 8006d4e:	2202      	movs	r2, #2
 8006d50:	635a      	str	r2, [r3, #52]	@ 0x34

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
 8006d52:	687b      	ldr	r3, [r7, #4]
 8006d54:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006d56:	f8b7 20ce 	ldrh.w	r2, [r7, #206]	@ 0xce
 8006d5a:	4611      	mov	r1, r2
 8006d5c:	6878      	ldr	r0, [r7, #4]
 8006d5e:	4798      	blx	r3
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8006d60:	e023      	b.n	8006daa <HAL_UART_IRQHandler+0x55a>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8006d62:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006d66:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006d6a:	2b00      	cmp	r3, #0
 8006d6c:	d009      	beq.n	8006d82 <HAL_UART_IRQHandler+0x532>
 8006d6e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006d72:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006d76:	2b00      	cmp	r3, #0
 8006d78:	d003      	beq.n	8006d82 <HAL_UART_IRQHandler+0x532>
  {
    UART_Transmit_IT(huart);
 8006d7a:	6878      	ldr	r0, [r7, #4]
 8006d7c:	f000 fbab 	bl	80074d6 <UART_Transmit_IT>
    return;
 8006d80:	e014      	b.n	8006dac <HAL_UART_IRQHandler+0x55c>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8006d82:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006d86:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006d8a:	2b00      	cmp	r3, #0
 8006d8c:	d00e      	beq.n	8006dac <HAL_UART_IRQHandler+0x55c>
 8006d8e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006d92:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006d96:	2b00      	cmp	r3, #0
 8006d98:	d008      	beq.n	8006dac <HAL_UART_IRQHandler+0x55c>
  {
    UART_EndTransmit_IT(huart);
 8006d9a:	6878      	ldr	r0, [r7, #4]
 8006d9c:	f000 fbeb 	bl	8007576 <UART_EndTransmit_IT>
    return;
 8006da0:	e004      	b.n	8006dac <HAL_UART_IRQHandler+0x55c>
    return;
 8006da2:	bf00      	nop
 8006da4:	e002      	b.n	8006dac <HAL_UART_IRQHandler+0x55c>
      return;
 8006da6:	bf00      	nop
 8006da8:	e000      	b.n	8006dac <HAL_UART_IRQHandler+0x55c>
      return;
 8006daa:	bf00      	nop
  }
}
 8006dac:	37e8      	adds	r7, #232	@ 0xe8
 8006dae:	46bd      	mov	sp, r7
 8006db0:	bd80      	pop	{r7, pc}
 8006db2:	bf00      	nop

08006db4 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8006db4:	b480      	push	{r7}
 8006db6:	b083      	sub	sp, #12
 8006db8:	af00      	add	r7, sp, #0
 8006dba:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8006dbc:	bf00      	nop
 8006dbe:	370c      	adds	r7, #12
 8006dc0:	46bd      	mov	sp, r7
 8006dc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dc6:	4770      	bx	lr

08006dc8 <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8006dc8:	b480      	push	{r7}
 8006dca:	b083      	sub	sp, #12
 8006dcc:	af00      	add	r7, sp, #0
 8006dce:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 8006dd0:	bf00      	nop
 8006dd2:	370c      	adds	r7, #12
 8006dd4:	46bd      	mov	sp, r7
 8006dd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dda:	4770      	bx	lr

08006ddc <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8006ddc:	b480      	push	{r7}
 8006dde:	b083      	sub	sp, #12
 8006de0:	af00      	add	r7, sp, #0
 8006de2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8006de4:	bf00      	nop
 8006de6:	370c      	adds	r7, #12
 8006de8:	46bd      	mov	sp, r7
 8006dea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dee:	4770      	bx	lr

08006df0 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8006df0:	b480      	push	{r7}
 8006df2:	b083      	sub	sp, #12
 8006df4:	af00      	add	r7, sp, #0
 8006df6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8006df8:	bf00      	nop
 8006dfa:	370c      	adds	r7, #12
 8006dfc:	46bd      	mov	sp, r7
 8006dfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e02:	4770      	bx	lr

08006e04 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8006e04:	b480      	push	{r7}
 8006e06:	b083      	sub	sp, #12
 8006e08:	af00      	add	r7, sp, #0
 8006e0a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8006e0c:	bf00      	nop
 8006e0e:	370c      	adds	r7, #12
 8006e10:	46bd      	mov	sp, r7
 8006e12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e16:	4770      	bx	lr

08006e18 <HAL_UART_AbortCpltCallback>:
  * @brief  UART Abort Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortCpltCallback(UART_HandleTypeDef *huart)
{
 8006e18:	b480      	push	{r7}
 8006e1a:	b083      	sub	sp, #12
 8006e1c:	af00      	add	r7, sp, #0
 8006e1e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortCpltCallback can be implemented in the user file.
   */
}
 8006e20:	bf00      	nop
 8006e22:	370c      	adds	r7, #12
 8006e24:	46bd      	mov	sp, r7
 8006e26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e2a:	4770      	bx	lr

08006e2c <HAL_UART_AbortTransmitCpltCallback>:
  * @brief  UART Abort Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortTransmitCpltCallback(UART_HandleTypeDef *huart)
{
 8006e2c:	b480      	push	{r7}
 8006e2e:	b083      	sub	sp, #12
 8006e30:	af00      	add	r7, sp, #0
 8006e32:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortTransmitCpltCallback can be implemented in the user file.
   */
}
 8006e34:	bf00      	nop
 8006e36:	370c      	adds	r7, #12
 8006e38:	46bd      	mov	sp, r7
 8006e3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e3e:	4770      	bx	lr

08006e40 <HAL_UART_AbortReceiveCpltCallback>:
  * @brief  UART Abort Receive Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortReceiveCpltCallback(UART_HandleTypeDef *huart)
{
 8006e40:	b480      	push	{r7}
 8006e42:	b083      	sub	sp, #12
 8006e44:	af00      	add	r7, sp, #0
 8006e46:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortReceiveCpltCallback can be implemented in the user file.
   */
}
 8006e48:	bf00      	nop
 8006e4a:	370c      	adds	r7, #12
 8006e4c:	46bd      	mov	sp, r7
 8006e4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e52:	4770      	bx	lr

08006e54 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8006e54:	b480      	push	{r7}
 8006e56:	b083      	sub	sp, #12
 8006e58:	af00      	add	r7, sp, #0
 8006e5a:	6078      	str	r0, [r7, #4]
 8006e5c:	460b      	mov	r3, r1
 8006e5e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8006e60:	bf00      	nop
 8006e62:	370c      	adds	r7, #12
 8006e64:	46bd      	mov	sp, r7
 8006e66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e6a:	4770      	bx	lr

08006e6c <UART_InitCallbacksToDefault>:
  * @param  huart UART handle.
  * @retval none
  */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
void UART_InitCallbacksToDefault(UART_HandleTypeDef *huart)
{
 8006e6c:	b480      	push	{r7}
 8006e6e:	b083      	sub	sp, #12
 8006e70:	af00      	add	r7, sp, #0
 8006e72:	6078      	str	r0, [r7, #4]
  /* Init the UART Callback settings */
  huart->TxHalfCpltCallback        = HAL_UART_TxHalfCpltCallback;        /* Legacy weak TxHalfCpltCallback        */
 8006e74:	687b      	ldr	r3, [r7, #4]
 8006e76:	4a10      	ldr	r2, [pc, #64]	@ (8006eb8 <UART_InitCallbacksToDefault+0x4c>)
 8006e78:	649a      	str	r2, [r3, #72]	@ 0x48
  huart->TxCpltCallback            = HAL_UART_TxCpltCallback;            /* Legacy weak TxCpltCallback            */
 8006e7a:	687b      	ldr	r3, [r7, #4]
 8006e7c:	4a0f      	ldr	r2, [pc, #60]	@ (8006ebc <UART_InitCallbacksToDefault+0x50>)
 8006e7e:	64da      	str	r2, [r3, #76]	@ 0x4c
  huart->RxHalfCpltCallback        = HAL_UART_RxHalfCpltCallback;        /* Legacy weak RxHalfCpltCallback        */
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	4a0f      	ldr	r2, [pc, #60]	@ (8006ec0 <UART_InitCallbacksToDefault+0x54>)
 8006e84:	651a      	str	r2, [r3, #80]	@ 0x50
  huart->RxCpltCallback            = HAL_UART_RxCpltCallback;            /* Legacy weak RxCpltCallback            */
 8006e86:	687b      	ldr	r3, [r7, #4]
 8006e88:	4a0e      	ldr	r2, [pc, #56]	@ (8006ec4 <UART_InitCallbacksToDefault+0x58>)
 8006e8a:	655a      	str	r2, [r3, #84]	@ 0x54
  huart->ErrorCallback             = HAL_UART_ErrorCallback;             /* Legacy weak ErrorCallback             */
 8006e8c:	687b      	ldr	r3, [r7, #4]
 8006e8e:	4a0e      	ldr	r2, [pc, #56]	@ (8006ec8 <UART_InitCallbacksToDefault+0x5c>)
 8006e90:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->AbortCpltCallback         = HAL_UART_AbortCpltCallback;         /* Legacy weak AbortCpltCallback         */
 8006e92:	687b      	ldr	r3, [r7, #4]
 8006e94:	4a0d      	ldr	r2, [pc, #52]	@ (8006ecc <UART_InitCallbacksToDefault+0x60>)
 8006e96:	65da      	str	r2, [r3, #92]	@ 0x5c
  huart->AbortTransmitCpltCallback = HAL_UART_AbortTransmitCpltCallback; /* Legacy weak AbortTransmitCpltCallback */
 8006e98:	687b      	ldr	r3, [r7, #4]
 8006e9a:	4a0d      	ldr	r2, [pc, #52]	@ (8006ed0 <UART_InitCallbacksToDefault+0x64>)
 8006e9c:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->AbortReceiveCpltCallback  = HAL_UART_AbortReceiveCpltCallback;  /* Legacy weak AbortReceiveCpltCallback  */
 8006e9e:	687b      	ldr	r3, [r7, #4]
 8006ea0:	4a0c      	ldr	r2, [pc, #48]	@ (8006ed4 <UART_InitCallbacksToDefault+0x68>)
 8006ea2:	665a      	str	r2, [r3, #100]	@ 0x64
  huart->RxEventCallback           = HAL_UARTEx_RxEventCallback;         /* Legacy weak RxEventCallback           */
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	4a0c      	ldr	r2, [pc, #48]	@ (8006ed8 <UART_InitCallbacksToDefault+0x6c>)
 8006ea8:	66da      	str	r2, [r3, #108]	@ 0x6c

}
 8006eaa:	bf00      	nop
 8006eac:	370c      	adds	r7, #12
 8006eae:	46bd      	mov	sp, r7
 8006eb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006eb4:	4770      	bx	lr
 8006eb6:	bf00      	nop
 8006eb8:	08006dc9 	.word	0x08006dc9
 8006ebc:	08006db5 	.word	0x08006db5
 8006ec0:	08006df1 	.word	0x08006df1
 8006ec4:	08006ddd 	.word	0x08006ddd
 8006ec8:	08006e05 	.word	0x08006e05
 8006ecc:	08006e19 	.word	0x08006e19
 8006ed0:	08006e2d 	.word	0x08006e2d
 8006ed4:	08006e41 	.word	0x08006e41
 8006ed8:	08006e55 	.word	0x08006e55

08006edc <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8006edc:	b580      	push	{r7, lr}
 8006ede:	b090      	sub	sp, #64	@ 0x40
 8006ee0:	af00      	add	r7, sp, #0
 8006ee2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006ee4:	687b      	ldr	r3, [r7, #4]
 8006ee6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006ee8:	63fb      	str	r3, [r7, #60]	@ 0x3c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8006eea:	687b      	ldr	r3, [r7, #4]
 8006eec:	681b      	ldr	r3, [r3, #0]
 8006eee:	681b      	ldr	r3, [r3, #0]
 8006ef0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006ef4:	2b00      	cmp	r3, #0
 8006ef6:	d137      	bne.n	8006f68 <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0x00U;
 8006ef8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006efa:	2200      	movs	r2, #0
 8006efc:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8006efe:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006f00:	681b      	ldr	r3, [r3, #0]
 8006f02:	3314      	adds	r3, #20
 8006f04:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006f08:	e853 3f00 	ldrex	r3, [r3]
 8006f0c:	623b      	str	r3, [r7, #32]
   return(result);
 8006f0e:	6a3b      	ldr	r3, [r7, #32]
 8006f10:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006f14:	63bb      	str	r3, [r7, #56]	@ 0x38
 8006f16:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006f18:	681b      	ldr	r3, [r3, #0]
 8006f1a:	3314      	adds	r3, #20
 8006f1c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8006f1e:	633a      	str	r2, [r7, #48]	@ 0x30
 8006f20:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006f22:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006f24:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006f26:	e841 2300 	strex	r3, r2, [r1]
 8006f2a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006f2c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006f2e:	2b00      	cmp	r3, #0
 8006f30:	d1e5      	bne.n	8006efe <UART_DMATransmitCplt+0x22>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8006f32:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006f34:	681b      	ldr	r3, [r3, #0]
 8006f36:	330c      	adds	r3, #12
 8006f38:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f3a:	693b      	ldr	r3, [r7, #16]
 8006f3c:	e853 3f00 	ldrex	r3, [r3]
 8006f40:	60fb      	str	r3, [r7, #12]
   return(result);
 8006f42:	68fb      	ldr	r3, [r7, #12]
 8006f44:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006f48:	637b      	str	r3, [r7, #52]	@ 0x34
 8006f4a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006f4c:	681b      	ldr	r3, [r3, #0]
 8006f4e:	330c      	adds	r3, #12
 8006f50:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8006f52:	61fa      	str	r2, [r7, #28]
 8006f54:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006f56:	69b9      	ldr	r1, [r7, #24]
 8006f58:	69fa      	ldr	r2, [r7, #28]
 8006f5a:	e841 2300 	strex	r3, r2, [r1]
 8006f5e:	617b      	str	r3, [r7, #20]
   return(result);
 8006f60:	697b      	ldr	r3, [r7, #20]
 8006f62:	2b00      	cmp	r3, #0
 8006f64:	d1e5      	bne.n	8006f32 <UART_DMATransmitCplt+0x56>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8006f66:	e003      	b.n	8006f70 <UART_DMATransmitCplt+0x94>
    huart->TxCpltCallback(huart);
 8006f68:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006f6a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006f6c:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8006f6e:	4798      	blx	r3
}
 8006f70:	bf00      	nop
 8006f72:	3740      	adds	r7, #64	@ 0x40
 8006f74:	46bd      	mov	sp, r7
 8006f76:	bd80      	pop	{r7, pc}

08006f78 <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8006f78:	b580      	push	{r7, lr}
 8006f7a:	b084      	sub	sp, #16
 8006f7c:	af00      	add	r7, sp, #0
 8006f7e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006f80:	687b      	ldr	r3, [r7, #4]
 8006f82:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006f84:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
 8006f86:	68fb      	ldr	r3, [r7, #12]
 8006f88:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006f8a:	68f8      	ldr	r0, [r7, #12]
 8006f8c:	4798      	blx	r3
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006f8e:	bf00      	nop
 8006f90:	3710      	adds	r7, #16
 8006f92:	46bd      	mov	sp, r7
 8006f94:	bd80      	pop	{r7, pc}

08006f96 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8006f96:	b580      	push	{r7, lr}
 8006f98:	b09c      	sub	sp, #112	@ 0x70
 8006f9a:	af00      	add	r7, sp, #0
 8006f9c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006f9e:	687b      	ldr	r3, [r7, #4]
 8006fa0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006fa2:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8006fa4:	687b      	ldr	r3, [r7, #4]
 8006fa6:	681b      	ldr	r3, [r3, #0]
 8006fa8:	681b      	ldr	r3, [r3, #0]
 8006faa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006fae:	2b00      	cmp	r3, #0
 8006fb0:	d172      	bne.n	8007098 <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 8006fb2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006fb4:	2200      	movs	r2, #0
 8006fb6:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006fb8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006fba:	681b      	ldr	r3, [r3, #0]
 8006fbc:	330c      	adds	r3, #12
 8006fbe:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006fc0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006fc2:	e853 3f00 	ldrex	r3, [r3]
 8006fc6:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8006fc8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006fca:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006fce:	66bb      	str	r3, [r7, #104]	@ 0x68
 8006fd0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006fd2:	681b      	ldr	r3, [r3, #0]
 8006fd4:	330c      	adds	r3, #12
 8006fd6:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8006fd8:	65ba      	str	r2, [r7, #88]	@ 0x58
 8006fda:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006fdc:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8006fde:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8006fe0:	e841 2300 	strex	r3, r2, [r1]
 8006fe4:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8006fe6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006fe8:	2b00      	cmp	r3, #0
 8006fea:	d1e5      	bne.n	8006fb8 <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006fec:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006fee:	681b      	ldr	r3, [r3, #0]
 8006ff0:	3314      	adds	r3, #20
 8006ff2:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ff4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006ff6:	e853 3f00 	ldrex	r3, [r3]
 8006ffa:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006ffc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006ffe:	f023 0301 	bic.w	r3, r3, #1
 8007002:	667b      	str	r3, [r7, #100]	@ 0x64
 8007004:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007006:	681b      	ldr	r3, [r3, #0]
 8007008:	3314      	adds	r3, #20
 800700a:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800700c:	647a      	str	r2, [r7, #68]	@ 0x44
 800700e:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007010:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007012:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007014:	e841 2300 	strex	r3, r2, [r1]
 8007018:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800701a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800701c:	2b00      	cmp	r3, #0
 800701e:	d1e5      	bne.n	8006fec <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007020:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007022:	681b      	ldr	r3, [r3, #0]
 8007024:	3314      	adds	r3, #20
 8007026:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007028:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800702a:	e853 3f00 	ldrex	r3, [r3]
 800702e:	623b      	str	r3, [r7, #32]
   return(result);
 8007030:	6a3b      	ldr	r3, [r7, #32]
 8007032:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007036:	663b      	str	r3, [r7, #96]	@ 0x60
 8007038:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800703a:	681b      	ldr	r3, [r3, #0]
 800703c:	3314      	adds	r3, #20
 800703e:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8007040:	633a      	str	r2, [r7, #48]	@ 0x30
 8007042:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007044:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007046:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007048:	e841 2300 	strex	r3, r2, [r1]
 800704c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800704e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007050:	2b00      	cmp	r3, #0
 8007052:	d1e5      	bne.n	8007020 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8007054:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007056:	2220      	movs	r2, #32
 8007058:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800705c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800705e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007060:	2b01      	cmp	r3, #1
 8007062:	d119      	bne.n	8007098 <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007064:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007066:	681b      	ldr	r3, [r3, #0]
 8007068:	330c      	adds	r3, #12
 800706a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800706c:	693b      	ldr	r3, [r7, #16]
 800706e:	e853 3f00 	ldrex	r3, [r3]
 8007072:	60fb      	str	r3, [r7, #12]
   return(result);
 8007074:	68fb      	ldr	r3, [r7, #12]
 8007076:	f023 0310 	bic.w	r3, r3, #16
 800707a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800707c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800707e:	681b      	ldr	r3, [r3, #0]
 8007080:	330c      	adds	r3, #12
 8007082:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8007084:	61fa      	str	r2, [r7, #28]
 8007086:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007088:	69b9      	ldr	r1, [r7, #24]
 800708a:	69fa      	ldr	r2, [r7, #28]
 800708c:	e841 2300 	strex	r3, r2, [r1]
 8007090:	617b      	str	r3, [r7, #20]
   return(result);
 8007092:	697b      	ldr	r3, [r7, #20]
 8007094:	2b00      	cmp	r3, #0
 8007096:	d1e5      	bne.n	8007064 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
   In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007098:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800709a:	2200      	movs	r2, #0
 800709c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800709e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80070a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80070a2:	2b01      	cmp	r3, #1
 80070a4:	d107      	bne.n	80070b6 <UART_DMAReceiveCplt+0x120>
  {
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
 80070a6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80070a8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80070aa:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80070ac:	8d92      	ldrh	r2, [r2, #44]	@ 0x2c
 80070ae:	4611      	mov	r1, r2
 80070b0:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 80070b2:	4798      	blx	r3
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80070b4:	e003      	b.n	80070be <UART_DMAReceiveCplt+0x128>
    huart->RxCpltCallback(huart);
 80070b6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80070b8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80070ba:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 80070bc:	4798      	blx	r3
}
 80070be:	bf00      	nop
 80070c0:	3770      	adds	r7, #112	@ 0x70
 80070c2:	46bd      	mov	sp, r7
 80070c4:	bd80      	pop	{r7, pc}

080070c6 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80070c6:	b580      	push	{r7, lr}
 80070c8:	b084      	sub	sp, #16
 80070ca:	af00      	add	r7, sp, #0
 80070cc:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80070ce:	687b      	ldr	r3, [r7, #4]
 80070d0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80070d2:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 80070d4:	68fb      	ldr	r3, [r7, #12]
 80070d6:	2201      	movs	r2, #1
 80070d8:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80070da:	68fb      	ldr	r3, [r7, #12]
 80070dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80070de:	2b01      	cmp	r3, #1
 80070e0:	d109      	bne.n	80070f6 <UART_DMARxHalfCplt+0x30>
  {
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
 80070e2:	68fb      	ldr	r3, [r7, #12]
 80070e4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80070e6:	68fa      	ldr	r2, [r7, #12]
 80070e8:	8d92      	ldrh	r2, [r2, #44]	@ 0x2c
 80070ea:	0852      	lsrs	r2, r2, #1
 80070ec:	b292      	uxth	r2, r2
 80070ee:	4611      	mov	r1, r2
 80070f0:	68f8      	ldr	r0, [r7, #12]
 80070f2:	4798      	blx	r3
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80070f4:	e003      	b.n	80070fe <UART_DMARxHalfCplt+0x38>
    huart->RxHalfCpltCallback(huart);
 80070f6:	68fb      	ldr	r3, [r7, #12]
 80070f8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80070fa:	68f8      	ldr	r0, [r7, #12]
 80070fc:	4798      	blx	r3
}
 80070fe:	bf00      	nop
 8007100:	3710      	adds	r7, #16
 8007102:	46bd      	mov	sp, r7
 8007104:	bd80      	pop	{r7, pc}

08007106 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8007106:	b580      	push	{r7, lr}
 8007108:	b084      	sub	sp, #16
 800710a:	af00      	add	r7, sp, #0
 800710c:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 800710e:	2300      	movs	r3, #0
 8007110:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007112:	687b      	ldr	r3, [r7, #4]
 8007114:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007116:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8007118:	68bb      	ldr	r3, [r7, #8]
 800711a:	681b      	ldr	r3, [r3, #0]
 800711c:	695b      	ldr	r3, [r3, #20]
 800711e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007122:	2b80      	cmp	r3, #128	@ 0x80
 8007124:	bf0c      	ite	eq
 8007126:	2301      	moveq	r3, #1
 8007128:	2300      	movne	r3, #0
 800712a:	b2db      	uxtb	r3, r3
 800712c:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 800712e:	68bb      	ldr	r3, [r7, #8]
 8007130:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007134:	b2db      	uxtb	r3, r3
 8007136:	2b21      	cmp	r3, #33	@ 0x21
 8007138:	d108      	bne.n	800714c <UART_DMAError+0x46>
 800713a:	68fb      	ldr	r3, [r7, #12]
 800713c:	2b00      	cmp	r3, #0
 800713e:	d005      	beq.n	800714c <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8007140:	68bb      	ldr	r3, [r7, #8]
 8007142:	2200      	movs	r2, #0
 8007144:	84da      	strh	r2, [r3, #38]	@ 0x26
    UART_EndTxTransfer(huart);
 8007146:	68b8      	ldr	r0, [r7, #8]
 8007148:	f000 f928 	bl	800739c <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800714c:	68bb      	ldr	r3, [r7, #8]
 800714e:	681b      	ldr	r3, [r3, #0]
 8007150:	695b      	ldr	r3, [r3, #20]
 8007152:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007156:	2b40      	cmp	r3, #64	@ 0x40
 8007158:	bf0c      	ite	eq
 800715a:	2301      	moveq	r3, #1
 800715c:	2300      	movne	r3, #0
 800715e:	b2db      	uxtb	r3, r3
 8007160:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8007162:	68bb      	ldr	r3, [r7, #8]
 8007164:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8007168:	b2db      	uxtb	r3, r3
 800716a:	2b22      	cmp	r3, #34	@ 0x22
 800716c:	d108      	bne.n	8007180 <UART_DMAError+0x7a>
 800716e:	68fb      	ldr	r3, [r7, #12]
 8007170:	2b00      	cmp	r3, #0
 8007172:	d005      	beq.n	8007180 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8007174:	68bb      	ldr	r3, [r7, #8]
 8007176:	2200      	movs	r2, #0
 8007178:	85da      	strh	r2, [r3, #46]	@ 0x2e
    UART_EndRxTransfer(huart);
 800717a:	68b8      	ldr	r0, [r7, #8]
 800717c:	f000 f936 	bl	80073ec <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8007180:	68bb      	ldr	r3, [r7, #8]
 8007182:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007184:	f043 0210 	orr.w	r2, r3, #16
 8007188:	68bb      	ldr	r3, [r7, #8]
 800718a:	645a      	str	r2, [r3, #68]	@ 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
 800718c:	68bb      	ldr	r3, [r7, #8]
 800718e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007190:	68b8      	ldr	r0, [r7, #8]
 8007192:	4798      	blx	r3
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007194:	bf00      	nop
 8007196:	3710      	adds	r7, #16
 8007198:	46bd      	mov	sp, r7
 800719a:	bd80      	pop	{r7, pc}

0800719c <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800719c:	b580      	push	{r7, lr}
 800719e:	b086      	sub	sp, #24
 80071a0:	af00      	add	r7, sp, #0
 80071a2:	60f8      	str	r0, [r7, #12]
 80071a4:	60b9      	str	r1, [r7, #8]
 80071a6:	603b      	str	r3, [r7, #0]
 80071a8:	4613      	mov	r3, r2
 80071aa:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80071ac:	e03b      	b.n	8007226 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80071ae:	6a3b      	ldr	r3, [r7, #32]
 80071b0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80071b4:	d037      	beq.n	8007226 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80071b6:	f7fa f973 	bl	80014a0 <HAL_GetTick>
 80071ba:	4602      	mov	r2, r0
 80071bc:	683b      	ldr	r3, [r7, #0]
 80071be:	1ad3      	subs	r3, r2, r3
 80071c0:	6a3a      	ldr	r2, [r7, #32]
 80071c2:	429a      	cmp	r2, r3
 80071c4:	d302      	bcc.n	80071cc <UART_WaitOnFlagUntilTimeout+0x30>
 80071c6:	6a3b      	ldr	r3, [r7, #32]
 80071c8:	2b00      	cmp	r3, #0
 80071ca:	d101      	bne.n	80071d0 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80071cc:	2303      	movs	r3, #3
 80071ce:	e03a      	b.n	8007246 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80071d0:	68fb      	ldr	r3, [r7, #12]
 80071d2:	681b      	ldr	r3, [r3, #0]
 80071d4:	68db      	ldr	r3, [r3, #12]
 80071d6:	f003 0304 	and.w	r3, r3, #4
 80071da:	2b00      	cmp	r3, #0
 80071dc:	d023      	beq.n	8007226 <UART_WaitOnFlagUntilTimeout+0x8a>
 80071de:	68bb      	ldr	r3, [r7, #8]
 80071e0:	2b80      	cmp	r3, #128	@ 0x80
 80071e2:	d020      	beq.n	8007226 <UART_WaitOnFlagUntilTimeout+0x8a>
 80071e4:	68bb      	ldr	r3, [r7, #8]
 80071e6:	2b40      	cmp	r3, #64	@ 0x40
 80071e8:	d01d      	beq.n	8007226 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80071ea:	68fb      	ldr	r3, [r7, #12]
 80071ec:	681b      	ldr	r3, [r3, #0]
 80071ee:	681b      	ldr	r3, [r3, #0]
 80071f0:	f003 0308 	and.w	r3, r3, #8
 80071f4:	2b08      	cmp	r3, #8
 80071f6:	d116      	bne.n	8007226 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 80071f8:	2300      	movs	r3, #0
 80071fa:	617b      	str	r3, [r7, #20]
 80071fc:	68fb      	ldr	r3, [r7, #12]
 80071fe:	681b      	ldr	r3, [r3, #0]
 8007200:	681b      	ldr	r3, [r3, #0]
 8007202:	617b      	str	r3, [r7, #20]
 8007204:	68fb      	ldr	r3, [r7, #12]
 8007206:	681b      	ldr	r3, [r3, #0]
 8007208:	685b      	ldr	r3, [r3, #4]
 800720a:	617b      	str	r3, [r7, #20]
 800720c:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800720e:	68f8      	ldr	r0, [r7, #12]
 8007210:	f000 f8ec 	bl	80073ec <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8007214:	68fb      	ldr	r3, [r7, #12]
 8007216:	2208      	movs	r2, #8
 8007218:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800721a:	68fb      	ldr	r3, [r7, #12]
 800721c:	2200      	movs	r2, #0
 800721e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8007222:	2301      	movs	r3, #1
 8007224:	e00f      	b.n	8007246 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007226:	68fb      	ldr	r3, [r7, #12]
 8007228:	681b      	ldr	r3, [r3, #0]
 800722a:	681a      	ldr	r2, [r3, #0]
 800722c:	68bb      	ldr	r3, [r7, #8]
 800722e:	4013      	ands	r3, r2
 8007230:	68ba      	ldr	r2, [r7, #8]
 8007232:	429a      	cmp	r2, r3
 8007234:	bf0c      	ite	eq
 8007236:	2301      	moveq	r3, #1
 8007238:	2300      	movne	r3, #0
 800723a:	b2db      	uxtb	r3, r3
 800723c:	461a      	mov	r2, r3
 800723e:	79fb      	ldrb	r3, [r7, #7]
 8007240:	429a      	cmp	r2, r3
 8007242:	d0b4      	beq.n	80071ae <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007244:	2300      	movs	r3, #0
}
 8007246:	4618      	mov	r0, r3
 8007248:	3718      	adds	r7, #24
 800724a:	46bd      	mov	sp, r7
 800724c:	bd80      	pop	{r7, pc}
	...

08007250 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007250:	b580      	push	{r7, lr}
 8007252:	b098      	sub	sp, #96	@ 0x60
 8007254:	af00      	add	r7, sp, #0
 8007256:	60f8      	str	r0, [r7, #12]
 8007258:	60b9      	str	r1, [r7, #8]
 800725a:	4613      	mov	r3, r2
 800725c:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 800725e:	68ba      	ldr	r2, [r7, #8]
 8007260:	68fb      	ldr	r3, [r7, #12]
 8007262:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8007264:	68fb      	ldr	r3, [r7, #12]
 8007266:	88fa      	ldrh	r2, [r7, #6]
 8007268:	859a      	strh	r2, [r3, #44]	@ 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800726a:	68fb      	ldr	r3, [r7, #12]
 800726c:	2200      	movs	r2, #0
 800726e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8007270:	68fb      	ldr	r3, [r7, #12]
 8007272:	2222      	movs	r2, #34	@ 0x22
 8007274:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8007278:	68fb      	ldr	r3, [r7, #12]
 800727a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800727c:	4a44      	ldr	r2, [pc, #272]	@ (8007390 <UART_Start_Receive_DMA+0x140>)
 800727e:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8007280:	68fb      	ldr	r3, [r7, #12]
 8007282:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007284:	4a43      	ldr	r2, [pc, #268]	@ (8007394 <UART_Start_Receive_DMA+0x144>)
 8007286:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8007288:	68fb      	ldr	r3, [r7, #12]
 800728a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800728c:	4a42      	ldr	r2, [pc, #264]	@ (8007398 <UART_Start_Receive_DMA+0x148>)
 800728e:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 8007290:	68fb      	ldr	r3, [r7, #12]
 8007292:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007294:	2200      	movs	r2, #0
 8007296:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 8007298:	f107 0308 	add.w	r3, r7, #8
 800729c:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size) != HAL_OK)
 800729e:	68fb      	ldr	r3, [r7, #12]
 80072a0:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 80072a2:	68fb      	ldr	r3, [r7, #12]
 80072a4:	681b      	ldr	r3, [r3, #0]
 80072a6:	3304      	adds	r3, #4
 80072a8:	4619      	mov	r1, r3
 80072aa:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80072ac:	681a      	ldr	r2, [r3, #0]
 80072ae:	88fb      	ldrh	r3, [r7, #6]
 80072b0:	f7fa fab6 	bl	8001820 <HAL_DMA_Start_IT>
 80072b4:	4603      	mov	r3, r0
 80072b6:	2b00      	cmp	r3, #0
 80072b8:	d008      	beq.n	80072cc <UART_Start_Receive_DMA+0x7c>
  {
    /* Set error code to DMA */
    huart->ErrorCode = HAL_UART_ERROR_DMA;
 80072ba:	68fb      	ldr	r3, [r7, #12]
 80072bc:	2210      	movs	r2, #16
 80072be:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Restore huart->RxState to ready */
    huart->RxState = HAL_UART_STATE_READY;
 80072c0:	68fb      	ldr	r3, [r7, #12]
 80072c2:	2220      	movs	r2, #32
 80072c4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_ERROR;
 80072c8:	2301      	movs	r3, #1
 80072ca:	e05d      	b.n	8007388 <UART_Start_Receive_DMA+0x138>
  }
  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 80072cc:	2300      	movs	r3, #0
 80072ce:	613b      	str	r3, [r7, #16]
 80072d0:	68fb      	ldr	r3, [r7, #12]
 80072d2:	681b      	ldr	r3, [r3, #0]
 80072d4:	681b      	ldr	r3, [r3, #0]
 80072d6:	613b      	str	r3, [r7, #16]
 80072d8:	68fb      	ldr	r3, [r7, #12]
 80072da:	681b      	ldr	r3, [r3, #0]
 80072dc:	685b      	ldr	r3, [r3, #4]
 80072de:	613b      	str	r3, [r7, #16]
 80072e0:	693b      	ldr	r3, [r7, #16]

  if (huart->Init.Parity != UART_PARITY_NONE)
 80072e2:	68fb      	ldr	r3, [r7, #12]
 80072e4:	691b      	ldr	r3, [r3, #16]
 80072e6:	2b00      	cmp	r3, #0
 80072e8:	d019      	beq.n	800731e <UART_Start_Receive_DMA+0xce>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80072ea:	68fb      	ldr	r3, [r7, #12]
 80072ec:	681b      	ldr	r3, [r3, #0]
 80072ee:	330c      	adds	r3, #12
 80072f0:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80072f2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80072f4:	e853 3f00 	ldrex	r3, [r3]
 80072f8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80072fa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80072fc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007300:	65bb      	str	r3, [r7, #88]	@ 0x58
 8007302:	68fb      	ldr	r3, [r7, #12]
 8007304:	681b      	ldr	r3, [r3, #0]
 8007306:	330c      	adds	r3, #12
 8007308:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800730a:	64fa      	str	r2, [r7, #76]	@ 0x4c
 800730c:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800730e:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8007310:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8007312:	e841 2300 	strex	r3, r2, [r1]
 8007316:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8007318:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800731a:	2b00      	cmp	r3, #0
 800731c:	d1e5      	bne.n	80072ea <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800731e:	68fb      	ldr	r3, [r7, #12]
 8007320:	681b      	ldr	r3, [r3, #0]
 8007322:	3314      	adds	r3, #20
 8007324:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007326:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007328:	e853 3f00 	ldrex	r3, [r3]
 800732c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800732e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007330:	f043 0301 	orr.w	r3, r3, #1
 8007334:	657b      	str	r3, [r7, #84]	@ 0x54
 8007336:	68fb      	ldr	r3, [r7, #12]
 8007338:	681b      	ldr	r3, [r3, #0]
 800733a:	3314      	adds	r3, #20
 800733c:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800733e:	63ba      	str	r2, [r7, #56]	@ 0x38
 8007340:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007342:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8007344:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8007346:	e841 2300 	strex	r3, r2, [r1]
 800734a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800734c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800734e:	2b00      	cmp	r3, #0
 8007350:	d1e5      	bne.n	800731e <UART_Start_Receive_DMA+0xce>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007352:	68fb      	ldr	r3, [r7, #12]
 8007354:	681b      	ldr	r3, [r3, #0]
 8007356:	3314      	adds	r3, #20
 8007358:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800735a:	69bb      	ldr	r3, [r7, #24]
 800735c:	e853 3f00 	ldrex	r3, [r3]
 8007360:	617b      	str	r3, [r7, #20]
   return(result);
 8007362:	697b      	ldr	r3, [r7, #20]
 8007364:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007368:	653b      	str	r3, [r7, #80]	@ 0x50
 800736a:	68fb      	ldr	r3, [r7, #12]
 800736c:	681b      	ldr	r3, [r3, #0]
 800736e:	3314      	adds	r3, #20
 8007370:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8007372:	627a      	str	r2, [r7, #36]	@ 0x24
 8007374:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007376:	6a39      	ldr	r1, [r7, #32]
 8007378:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800737a:	e841 2300 	strex	r3, r2, [r1]
 800737e:	61fb      	str	r3, [r7, #28]
   return(result);
 8007380:	69fb      	ldr	r3, [r7, #28]
 8007382:	2b00      	cmp	r3, #0
 8007384:	d1e5      	bne.n	8007352 <UART_Start_Receive_DMA+0x102>

  return HAL_OK;
 8007386:	2300      	movs	r3, #0
}
 8007388:	4618      	mov	r0, r3
 800738a:	3760      	adds	r7, #96	@ 0x60
 800738c:	46bd      	mov	sp, r7
 800738e:	bd80      	pop	{r7, pc}
 8007390:	08006f97 	.word	0x08006f97
 8007394:	080070c7 	.word	0x080070c7
 8007398:	08007107 	.word	0x08007107

0800739c <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800739c:	b480      	push	{r7}
 800739e:	b089      	sub	sp, #36	@ 0x24
 80073a0:	af00      	add	r7, sp, #0
 80073a2:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 80073a4:	687b      	ldr	r3, [r7, #4]
 80073a6:	681b      	ldr	r3, [r3, #0]
 80073a8:	330c      	adds	r3, #12
 80073aa:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80073ac:	68fb      	ldr	r3, [r7, #12]
 80073ae:	e853 3f00 	ldrex	r3, [r3]
 80073b2:	60bb      	str	r3, [r7, #8]
   return(result);
 80073b4:	68bb      	ldr	r3, [r7, #8]
 80073b6:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 80073ba:	61fb      	str	r3, [r7, #28]
 80073bc:	687b      	ldr	r3, [r7, #4]
 80073be:	681b      	ldr	r3, [r3, #0]
 80073c0:	330c      	adds	r3, #12
 80073c2:	69fa      	ldr	r2, [r7, #28]
 80073c4:	61ba      	str	r2, [r7, #24]
 80073c6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80073c8:	6979      	ldr	r1, [r7, #20]
 80073ca:	69ba      	ldr	r2, [r7, #24]
 80073cc:	e841 2300 	strex	r3, r2, [r1]
 80073d0:	613b      	str	r3, [r7, #16]
   return(result);
 80073d2:	693b      	ldr	r3, [r7, #16]
 80073d4:	2b00      	cmp	r3, #0
 80073d6:	d1e5      	bne.n	80073a4 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80073d8:	687b      	ldr	r3, [r7, #4]
 80073da:	2220      	movs	r2, #32
 80073dc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
}
 80073e0:	bf00      	nop
 80073e2:	3724      	adds	r7, #36	@ 0x24
 80073e4:	46bd      	mov	sp, r7
 80073e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073ea:	4770      	bx	lr

080073ec <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80073ec:	b480      	push	{r7}
 80073ee:	b095      	sub	sp, #84	@ 0x54
 80073f0:	af00      	add	r7, sp, #0
 80073f2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80073f4:	687b      	ldr	r3, [r7, #4]
 80073f6:	681b      	ldr	r3, [r3, #0]
 80073f8:	330c      	adds	r3, #12
 80073fa:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80073fc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80073fe:	e853 3f00 	ldrex	r3, [r3]
 8007402:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8007404:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007406:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800740a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800740c:	687b      	ldr	r3, [r7, #4]
 800740e:	681b      	ldr	r3, [r3, #0]
 8007410:	330c      	adds	r3, #12
 8007412:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8007414:	643a      	str	r2, [r7, #64]	@ 0x40
 8007416:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007418:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800741a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800741c:	e841 2300 	strex	r3, r2, [r1]
 8007420:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007422:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007424:	2b00      	cmp	r3, #0
 8007426:	d1e5      	bne.n	80073f4 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007428:	687b      	ldr	r3, [r7, #4]
 800742a:	681b      	ldr	r3, [r3, #0]
 800742c:	3314      	adds	r3, #20
 800742e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007430:	6a3b      	ldr	r3, [r7, #32]
 8007432:	e853 3f00 	ldrex	r3, [r3]
 8007436:	61fb      	str	r3, [r7, #28]
   return(result);
 8007438:	69fb      	ldr	r3, [r7, #28]
 800743a:	f023 0301 	bic.w	r3, r3, #1
 800743e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007440:	687b      	ldr	r3, [r7, #4]
 8007442:	681b      	ldr	r3, [r3, #0]
 8007444:	3314      	adds	r3, #20
 8007446:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007448:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800744a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800744c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800744e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007450:	e841 2300 	strex	r3, r2, [r1]
 8007454:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007456:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007458:	2b00      	cmp	r3, #0
 800745a:	d1e5      	bne.n	8007428 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800745c:	687b      	ldr	r3, [r7, #4]
 800745e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007460:	2b01      	cmp	r3, #1
 8007462:	d119      	bne.n	8007498 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007464:	687b      	ldr	r3, [r7, #4]
 8007466:	681b      	ldr	r3, [r3, #0]
 8007468:	330c      	adds	r3, #12
 800746a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800746c:	68fb      	ldr	r3, [r7, #12]
 800746e:	e853 3f00 	ldrex	r3, [r3]
 8007472:	60bb      	str	r3, [r7, #8]
   return(result);
 8007474:	68bb      	ldr	r3, [r7, #8]
 8007476:	f023 0310 	bic.w	r3, r3, #16
 800747a:	647b      	str	r3, [r7, #68]	@ 0x44
 800747c:	687b      	ldr	r3, [r7, #4]
 800747e:	681b      	ldr	r3, [r3, #0]
 8007480:	330c      	adds	r3, #12
 8007482:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007484:	61ba      	str	r2, [r7, #24]
 8007486:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007488:	6979      	ldr	r1, [r7, #20]
 800748a:	69ba      	ldr	r2, [r7, #24]
 800748c:	e841 2300 	strex	r3, r2, [r1]
 8007490:	613b      	str	r3, [r7, #16]
   return(result);
 8007492:	693b      	ldr	r3, [r7, #16]
 8007494:	2b00      	cmp	r3, #0
 8007496:	d1e5      	bne.n	8007464 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007498:	687b      	ldr	r3, [r7, #4]
 800749a:	2220      	movs	r2, #32
 800749c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80074a0:	687b      	ldr	r3, [r7, #4]
 80074a2:	2200      	movs	r2, #0
 80074a4:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80074a6:	bf00      	nop
 80074a8:	3754      	adds	r7, #84	@ 0x54
 80074aa:	46bd      	mov	sp, r7
 80074ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074b0:	4770      	bx	lr

080074b2 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80074b2:	b580      	push	{r7, lr}
 80074b4:	b084      	sub	sp, #16
 80074b6:	af00      	add	r7, sp, #0
 80074b8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80074ba:	687b      	ldr	r3, [r7, #4]
 80074bc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80074be:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80074c0:	68fb      	ldr	r3, [r7, #12]
 80074c2:	2200      	movs	r2, #0
 80074c4:	85da      	strh	r2, [r3, #46]	@ 0x2e

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
 80074c6:	68fb      	ldr	r3, [r7, #12]
 80074c8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80074ca:	68f8      	ldr	r0, [r7, #12]
 80074cc:	4798      	blx	r3
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80074ce:	bf00      	nop
 80074d0:	3710      	adds	r7, #16
 80074d2:	46bd      	mov	sp, r7
 80074d4:	bd80      	pop	{r7, pc}

080074d6 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80074d6:	b480      	push	{r7}
 80074d8:	b085      	sub	sp, #20
 80074da:	af00      	add	r7, sp, #0
 80074dc:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80074de:	687b      	ldr	r3, [r7, #4]
 80074e0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80074e4:	b2db      	uxtb	r3, r3
 80074e6:	2b21      	cmp	r3, #33	@ 0x21
 80074e8:	d13e      	bne.n	8007568 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80074ea:	687b      	ldr	r3, [r7, #4]
 80074ec:	689b      	ldr	r3, [r3, #8]
 80074ee:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80074f2:	d114      	bne.n	800751e <UART_Transmit_IT+0x48>
 80074f4:	687b      	ldr	r3, [r7, #4]
 80074f6:	691b      	ldr	r3, [r3, #16]
 80074f8:	2b00      	cmp	r3, #0
 80074fa:	d110      	bne.n	800751e <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80074fc:	687b      	ldr	r3, [r7, #4]
 80074fe:	6a1b      	ldr	r3, [r3, #32]
 8007500:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8007502:	68fb      	ldr	r3, [r7, #12]
 8007504:	881b      	ldrh	r3, [r3, #0]
 8007506:	461a      	mov	r2, r3
 8007508:	687b      	ldr	r3, [r7, #4]
 800750a:	681b      	ldr	r3, [r3, #0]
 800750c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007510:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8007512:	687b      	ldr	r3, [r7, #4]
 8007514:	6a1b      	ldr	r3, [r3, #32]
 8007516:	1c9a      	adds	r2, r3, #2
 8007518:	687b      	ldr	r3, [r7, #4]
 800751a:	621a      	str	r2, [r3, #32]
 800751c:	e008      	b.n	8007530 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800751e:	687b      	ldr	r3, [r7, #4]
 8007520:	6a1b      	ldr	r3, [r3, #32]
 8007522:	1c59      	adds	r1, r3, #1
 8007524:	687a      	ldr	r2, [r7, #4]
 8007526:	6211      	str	r1, [r2, #32]
 8007528:	781a      	ldrb	r2, [r3, #0]
 800752a:	687b      	ldr	r3, [r7, #4]
 800752c:	681b      	ldr	r3, [r3, #0]
 800752e:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8007530:	687b      	ldr	r3, [r7, #4]
 8007532:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8007534:	b29b      	uxth	r3, r3
 8007536:	3b01      	subs	r3, #1
 8007538:	b29b      	uxth	r3, r3
 800753a:	687a      	ldr	r2, [r7, #4]
 800753c:	4619      	mov	r1, r3
 800753e:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8007540:	2b00      	cmp	r3, #0
 8007542:	d10f      	bne.n	8007564 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8007544:	687b      	ldr	r3, [r7, #4]
 8007546:	681b      	ldr	r3, [r3, #0]
 8007548:	68da      	ldr	r2, [r3, #12]
 800754a:	687b      	ldr	r3, [r7, #4]
 800754c:	681b      	ldr	r3, [r3, #0]
 800754e:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8007552:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8007554:	687b      	ldr	r3, [r7, #4]
 8007556:	681b      	ldr	r3, [r3, #0]
 8007558:	68da      	ldr	r2, [r3, #12]
 800755a:	687b      	ldr	r3, [r7, #4]
 800755c:	681b      	ldr	r3, [r3, #0]
 800755e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007562:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8007564:	2300      	movs	r3, #0
 8007566:	e000      	b.n	800756a <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8007568:	2302      	movs	r3, #2
  }
}
 800756a:	4618      	mov	r0, r3
 800756c:	3714      	adds	r7, #20
 800756e:	46bd      	mov	sp, r7
 8007570:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007574:	4770      	bx	lr

08007576 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8007576:	b580      	push	{r7, lr}
 8007578:	b082      	sub	sp, #8
 800757a:	af00      	add	r7, sp, #0
 800757c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800757e:	687b      	ldr	r3, [r7, #4]
 8007580:	681b      	ldr	r3, [r3, #0]
 8007582:	68da      	ldr	r2, [r3, #12]
 8007584:	687b      	ldr	r3, [r7, #4]
 8007586:	681b      	ldr	r3, [r3, #0]
 8007588:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800758c:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800758e:	687b      	ldr	r3, [r7, #4]
 8007590:	2220      	movs	r2, #32
 8007592:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
 8007596:	687b      	ldr	r3, [r7, #4]
 8007598:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800759a:	6878      	ldr	r0, [r7, #4]
 800759c:	4798      	blx	r3
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800759e:	2300      	movs	r3, #0
}
 80075a0:	4618      	mov	r0, r3
 80075a2:	3708      	adds	r7, #8
 80075a4:	46bd      	mov	sp, r7
 80075a6:	bd80      	pop	{r7, pc}

080075a8 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80075a8:	b580      	push	{r7, lr}
 80075aa:	b08c      	sub	sp, #48	@ 0x30
 80075ac:	af00      	add	r7, sp, #0
 80075ae:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 80075b0:	2300      	movs	r3, #0
 80075b2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 80075b4:	2300      	movs	r3, #0
 80075b6:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80075b8:	687b      	ldr	r3, [r7, #4]
 80075ba:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80075be:	b2db      	uxtb	r3, r3
 80075c0:	2b22      	cmp	r3, #34	@ 0x22
 80075c2:	f040 80ac 	bne.w	800771e <UART_Receive_IT+0x176>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80075c6:	687b      	ldr	r3, [r7, #4]
 80075c8:	689b      	ldr	r3, [r3, #8]
 80075ca:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80075ce:	d115      	bne.n	80075fc <UART_Receive_IT+0x54>
 80075d0:	687b      	ldr	r3, [r7, #4]
 80075d2:	691b      	ldr	r3, [r3, #16]
 80075d4:	2b00      	cmp	r3, #0
 80075d6:	d111      	bne.n	80075fc <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80075d8:	687b      	ldr	r3, [r7, #4]
 80075da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80075dc:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80075de:	687b      	ldr	r3, [r7, #4]
 80075e0:	681b      	ldr	r3, [r3, #0]
 80075e2:	685b      	ldr	r3, [r3, #4]
 80075e4:	b29b      	uxth	r3, r3
 80075e6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80075ea:	b29a      	uxth	r2, r3
 80075ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80075ee:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80075f0:	687b      	ldr	r3, [r7, #4]
 80075f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80075f4:	1c9a      	adds	r2, r3, #2
 80075f6:	687b      	ldr	r3, [r7, #4]
 80075f8:	629a      	str	r2, [r3, #40]	@ 0x28
 80075fa:	e024      	b.n	8007646 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80075fc:	687b      	ldr	r3, [r7, #4]
 80075fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007600:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8007602:	687b      	ldr	r3, [r7, #4]
 8007604:	689b      	ldr	r3, [r3, #8]
 8007606:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800760a:	d007      	beq.n	800761c <UART_Receive_IT+0x74>
 800760c:	687b      	ldr	r3, [r7, #4]
 800760e:	689b      	ldr	r3, [r3, #8]
 8007610:	2b00      	cmp	r3, #0
 8007612:	d10a      	bne.n	800762a <UART_Receive_IT+0x82>
 8007614:	687b      	ldr	r3, [r7, #4]
 8007616:	691b      	ldr	r3, [r3, #16]
 8007618:	2b00      	cmp	r3, #0
 800761a:	d106      	bne.n	800762a <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800761c:	687b      	ldr	r3, [r7, #4]
 800761e:	681b      	ldr	r3, [r3, #0]
 8007620:	685b      	ldr	r3, [r3, #4]
 8007622:	b2da      	uxtb	r2, r3
 8007624:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007626:	701a      	strb	r2, [r3, #0]
 8007628:	e008      	b.n	800763c <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800762a:	687b      	ldr	r3, [r7, #4]
 800762c:	681b      	ldr	r3, [r3, #0]
 800762e:	685b      	ldr	r3, [r3, #4]
 8007630:	b2db      	uxtb	r3, r3
 8007632:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007636:	b2da      	uxtb	r2, r3
 8007638:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800763a:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800763c:	687b      	ldr	r3, [r7, #4]
 800763e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007640:	1c5a      	adds	r2, r3, #1
 8007642:	687b      	ldr	r3, [r7, #4]
 8007644:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8007646:	687b      	ldr	r3, [r7, #4]
 8007648:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800764a:	b29b      	uxth	r3, r3
 800764c:	3b01      	subs	r3, #1
 800764e:	b29b      	uxth	r3, r3
 8007650:	687a      	ldr	r2, [r7, #4]
 8007652:	4619      	mov	r1, r3
 8007654:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8007656:	2b00      	cmp	r3, #0
 8007658:	d15f      	bne.n	800771a <UART_Receive_IT+0x172>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800765a:	687b      	ldr	r3, [r7, #4]
 800765c:	681b      	ldr	r3, [r3, #0]
 800765e:	68da      	ldr	r2, [r3, #12]
 8007660:	687b      	ldr	r3, [r7, #4]
 8007662:	681b      	ldr	r3, [r3, #0]
 8007664:	f022 0220 	bic.w	r2, r2, #32
 8007668:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800766a:	687b      	ldr	r3, [r7, #4]
 800766c:	681b      	ldr	r3, [r3, #0]
 800766e:	68da      	ldr	r2, [r3, #12]
 8007670:	687b      	ldr	r3, [r7, #4]
 8007672:	681b      	ldr	r3, [r3, #0]
 8007674:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8007678:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800767a:	687b      	ldr	r3, [r7, #4]
 800767c:	681b      	ldr	r3, [r3, #0]
 800767e:	695a      	ldr	r2, [r3, #20]
 8007680:	687b      	ldr	r3, [r7, #4]
 8007682:	681b      	ldr	r3, [r3, #0]
 8007684:	f022 0201 	bic.w	r2, r2, #1
 8007688:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800768a:	687b      	ldr	r3, [r7, #4]
 800768c:	2220      	movs	r2, #32
 800768e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007692:	687b      	ldr	r3, [r7, #4]
 8007694:	2200      	movs	r2, #0
 8007696:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007698:	687b      	ldr	r3, [r7, #4]
 800769a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800769c:	2b01      	cmp	r3, #1
 800769e:	d136      	bne.n	800770e <UART_Receive_IT+0x166>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80076a0:	687b      	ldr	r3, [r7, #4]
 80076a2:	2200      	movs	r2, #0
 80076a4:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80076a6:	687b      	ldr	r3, [r7, #4]
 80076a8:	681b      	ldr	r3, [r3, #0]
 80076aa:	330c      	adds	r3, #12
 80076ac:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80076ae:	697b      	ldr	r3, [r7, #20]
 80076b0:	e853 3f00 	ldrex	r3, [r3]
 80076b4:	613b      	str	r3, [r7, #16]
   return(result);
 80076b6:	693b      	ldr	r3, [r7, #16]
 80076b8:	f023 0310 	bic.w	r3, r3, #16
 80076bc:	627b      	str	r3, [r7, #36]	@ 0x24
 80076be:	687b      	ldr	r3, [r7, #4]
 80076c0:	681b      	ldr	r3, [r3, #0]
 80076c2:	330c      	adds	r3, #12
 80076c4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80076c6:	623a      	str	r2, [r7, #32]
 80076c8:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80076ca:	69f9      	ldr	r1, [r7, #28]
 80076cc:	6a3a      	ldr	r2, [r7, #32]
 80076ce:	e841 2300 	strex	r3, r2, [r1]
 80076d2:	61bb      	str	r3, [r7, #24]
   return(result);
 80076d4:	69bb      	ldr	r3, [r7, #24]
 80076d6:	2b00      	cmp	r3, #0
 80076d8:	d1e5      	bne.n	80076a6 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80076da:	687b      	ldr	r3, [r7, #4]
 80076dc:	681b      	ldr	r3, [r3, #0]
 80076de:	681b      	ldr	r3, [r3, #0]
 80076e0:	f003 0310 	and.w	r3, r3, #16
 80076e4:	2b10      	cmp	r3, #16
 80076e6:	d10a      	bne.n	80076fe <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80076e8:	2300      	movs	r3, #0
 80076ea:	60fb      	str	r3, [r7, #12]
 80076ec:	687b      	ldr	r3, [r7, #4]
 80076ee:	681b      	ldr	r3, [r3, #0]
 80076f0:	681b      	ldr	r3, [r3, #0]
 80076f2:	60fb      	str	r3, [r7, #12]
 80076f4:	687b      	ldr	r3, [r7, #4]
 80076f6:	681b      	ldr	r3, [r3, #0]
 80076f8:	685b      	ldr	r3, [r3, #4]
 80076fa:	60fb      	str	r3, [r7, #12]
 80076fc:	68fb      	ldr	r3, [r7, #12]
        }

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
 80076fe:	687b      	ldr	r3, [r7, #4]
 8007700:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007702:	687a      	ldr	r2, [r7, #4]
 8007704:	8d92      	ldrh	r2, [r2, #44]	@ 0x2c
 8007706:	4611      	mov	r1, r2
 8007708:	6878      	ldr	r0, [r7, #4]
 800770a:	4798      	blx	r3
 800770c:	e003      	b.n	8007716 <UART_Receive_IT+0x16e>
      else
      {
        /* Standard reception API called */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
 800770e:	687b      	ldr	r3, [r7, #4]
 8007710:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007712:	6878      	ldr	r0, [r7, #4]
 8007714:	4798      	blx	r3
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8007716:	2300      	movs	r3, #0
 8007718:	e002      	b.n	8007720 <UART_Receive_IT+0x178>
    }
    return HAL_OK;
 800771a:	2300      	movs	r3, #0
 800771c:	e000      	b.n	8007720 <UART_Receive_IT+0x178>
  }
  else
  {
    return HAL_BUSY;
 800771e:	2302      	movs	r3, #2
  }
}
 8007720:	4618      	mov	r0, r3
 8007722:	3730      	adds	r7, #48	@ 0x30
 8007724:	46bd      	mov	sp, r7
 8007726:	bd80      	pop	{r7, pc}

08007728 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007728:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800772c:	b0c0      	sub	sp, #256	@ 0x100
 800772e:	af00      	add	r7, sp, #0
 8007730:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007734:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007738:	681b      	ldr	r3, [r3, #0]
 800773a:	691b      	ldr	r3, [r3, #16]
 800773c:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8007740:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007744:	68d9      	ldr	r1, [r3, #12]
 8007746:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800774a:	681a      	ldr	r2, [r3, #0]
 800774c:	ea40 0301 	orr.w	r3, r0, r1
 8007750:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8007752:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007756:	689a      	ldr	r2, [r3, #8]
 8007758:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800775c:	691b      	ldr	r3, [r3, #16]
 800775e:	431a      	orrs	r2, r3
 8007760:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007764:	695b      	ldr	r3, [r3, #20]
 8007766:	431a      	orrs	r2, r3
 8007768:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800776c:	69db      	ldr	r3, [r3, #28]
 800776e:	4313      	orrs	r3, r2
 8007770:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8007774:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007778:	681b      	ldr	r3, [r3, #0]
 800777a:	68db      	ldr	r3, [r3, #12]
 800777c:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8007780:	f021 010c 	bic.w	r1, r1, #12
 8007784:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007788:	681a      	ldr	r2, [r3, #0]
 800778a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800778e:	430b      	orrs	r3, r1
 8007790:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8007792:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007796:	681b      	ldr	r3, [r3, #0]
 8007798:	695b      	ldr	r3, [r3, #20]
 800779a:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800779e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80077a2:	6999      	ldr	r1, [r3, #24]
 80077a4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80077a8:	681a      	ldr	r2, [r3, #0]
 80077aa:	ea40 0301 	orr.w	r3, r0, r1
 80077ae:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80077b0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80077b4:	681a      	ldr	r2, [r3, #0]
 80077b6:	4b8f      	ldr	r3, [pc, #572]	@ (80079f4 <UART_SetConfig+0x2cc>)
 80077b8:	429a      	cmp	r2, r3
 80077ba:	d005      	beq.n	80077c8 <UART_SetConfig+0xa0>
 80077bc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80077c0:	681a      	ldr	r2, [r3, #0]
 80077c2:	4b8d      	ldr	r3, [pc, #564]	@ (80079f8 <UART_SetConfig+0x2d0>)
 80077c4:	429a      	cmp	r2, r3
 80077c6:	d104      	bne.n	80077d2 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80077c8:	f7fd f980 	bl	8004acc <HAL_RCC_GetPCLK2Freq>
 80077cc:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 80077d0:	e003      	b.n	80077da <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80077d2:	f7fd f967 	bl	8004aa4 <HAL_RCC_GetPCLK1Freq>
 80077d6:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80077da:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80077de:	69db      	ldr	r3, [r3, #28]
 80077e0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80077e4:	f040 810c 	bne.w	8007a00 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80077e8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80077ec:	2200      	movs	r2, #0
 80077ee:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80077f2:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 80077f6:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 80077fa:	4622      	mov	r2, r4
 80077fc:	462b      	mov	r3, r5
 80077fe:	1891      	adds	r1, r2, r2
 8007800:	65b9      	str	r1, [r7, #88]	@ 0x58
 8007802:	415b      	adcs	r3, r3
 8007804:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8007806:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800780a:	4621      	mov	r1, r4
 800780c:	eb12 0801 	adds.w	r8, r2, r1
 8007810:	4629      	mov	r1, r5
 8007812:	eb43 0901 	adc.w	r9, r3, r1
 8007816:	f04f 0200 	mov.w	r2, #0
 800781a:	f04f 0300 	mov.w	r3, #0
 800781e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8007822:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8007826:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800782a:	4690      	mov	r8, r2
 800782c:	4699      	mov	r9, r3
 800782e:	4623      	mov	r3, r4
 8007830:	eb18 0303 	adds.w	r3, r8, r3
 8007834:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8007838:	462b      	mov	r3, r5
 800783a:	eb49 0303 	adc.w	r3, r9, r3
 800783e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8007842:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007846:	685b      	ldr	r3, [r3, #4]
 8007848:	2200      	movs	r2, #0
 800784a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800784e:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8007852:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8007856:	460b      	mov	r3, r1
 8007858:	18db      	adds	r3, r3, r3
 800785a:	653b      	str	r3, [r7, #80]	@ 0x50
 800785c:	4613      	mov	r3, r2
 800785e:	eb42 0303 	adc.w	r3, r2, r3
 8007862:	657b      	str	r3, [r7, #84]	@ 0x54
 8007864:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8007868:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 800786c:	f7f8 fdfc 	bl	8000468 <__aeabi_uldivmod>
 8007870:	4602      	mov	r2, r0
 8007872:	460b      	mov	r3, r1
 8007874:	4b61      	ldr	r3, [pc, #388]	@ (80079fc <UART_SetConfig+0x2d4>)
 8007876:	fba3 2302 	umull	r2, r3, r3, r2
 800787a:	095b      	lsrs	r3, r3, #5
 800787c:	011c      	lsls	r4, r3, #4
 800787e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007882:	2200      	movs	r2, #0
 8007884:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8007888:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 800788c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8007890:	4642      	mov	r2, r8
 8007892:	464b      	mov	r3, r9
 8007894:	1891      	adds	r1, r2, r2
 8007896:	64b9      	str	r1, [r7, #72]	@ 0x48
 8007898:	415b      	adcs	r3, r3
 800789a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800789c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80078a0:	4641      	mov	r1, r8
 80078a2:	eb12 0a01 	adds.w	sl, r2, r1
 80078a6:	4649      	mov	r1, r9
 80078a8:	eb43 0b01 	adc.w	fp, r3, r1
 80078ac:	f04f 0200 	mov.w	r2, #0
 80078b0:	f04f 0300 	mov.w	r3, #0
 80078b4:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80078b8:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80078bc:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80078c0:	4692      	mov	sl, r2
 80078c2:	469b      	mov	fp, r3
 80078c4:	4643      	mov	r3, r8
 80078c6:	eb1a 0303 	adds.w	r3, sl, r3
 80078ca:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80078ce:	464b      	mov	r3, r9
 80078d0:	eb4b 0303 	adc.w	r3, fp, r3
 80078d4:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80078d8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80078dc:	685b      	ldr	r3, [r3, #4]
 80078de:	2200      	movs	r2, #0
 80078e0:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80078e4:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80078e8:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80078ec:	460b      	mov	r3, r1
 80078ee:	18db      	adds	r3, r3, r3
 80078f0:	643b      	str	r3, [r7, #64]	@ 0x40
 80078f2:	4613      	mov	r3, r2
 80078f4:	eb42 0303 	adc.w	r3, r2, r3
 80078f8:	647b      	str	r3, [r7, #68]	@ 0x44
 80078fa:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80078fe:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8007902:	f7f8 fdb1 	bl	8000468 <__aeabi_uldivmod>
 8007906:	4602      	mov	r2, r0
 8007908:	460b      	mov	r3, r1
 800790a:	4611      	mov	r1, r2
 800790c:	4b3b      	ldr	r3, [pc, #236]	@ (80079fc <UART_SetConfig+0x2d4>)
 800790e:	fba3 2301 	umull	r2, r3, r3, r1
 8007912:	095b      	lsrs	r3, r3, #5
 8007914:	2264      	movs	r2, #100	@ 0x64
 8007916:	fb02 f303 	mul.w	r3, r2, r3
 800791a:	1acb      	subs	r3, r1, r3
 800791c:	00db      	lsls	r3, r3, #3
 800791e:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8007922:	4b36      	ldr	r3, [pc, #216]	@ (80079fc <UART_SetConfig+0x2d4>)
 8007924:	fba3 2302 	umull	r2, r3, r3, r2
 8007928:	095b      	lsrs	r3, r3, #5
 800792a:	005b      	lsls	r3, r3, #1
 800792c:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8007930:	441c      	add	r4, r3
 8007932:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007936:	2200      	movs	r2, #0
 8007938:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800793c:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8007940:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8007944:	4642      	mov	r2, r8
 8007946:	464b      	mov	r3, r9
 8007948:	1891      	adds	r1, r2, r2
 800794a:	63b9      	str	r1, [r7, #56]	@ 0x38
 800794c:	415b      	adcs	r3, r3
 800794e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007950:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8007954:	4641      	mov	r1, r8
 8007956:	1851      	adds	r1, r2, r1
 8007958:	6339      	str	r1, [r7, #48]	@ 0x30
 800795a:	4649      	mov	r1, r9
 800795c:	414b      	adcs	r3, r1
 800795e:	637b      	str	r3, [r7, #52]	@ 0x34
 8007960:	f04f 0200 	mov.w	r2, #0
 8007964:	f04f 0300 	mov.w	r3, #0
 8007968:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 800796c:	4659      	mov	r1, fp
 800796e:	00cb      	lsls	r3, r1, #3
 8007970:	4651      	mov	r1, sl
 8007972:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007976:	4651      	mov	r1, sl
 8007978:	00ca      	lsls	r2, r1, #3
 800797a:	4610      	mov	r0, r2
 800797c:	4619      	mov	r1, r3
 800797e:	4603      	mov	r3, r0
 8007980:	4642      	mov	r2, r8
 8007982:	189b      	adds	r3, r3, r2
 8007984:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8007988:	464b      	mov	r3, r9
 800798a:	460a      	mov	r2, r1
 800798c:	eb42 0303 	adc.w	r3, r2, r3
 8007990:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8007994:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007998:	685b      	ldr	r3, [r3, #4]
 800799a:	2200      	movs	r2, #0
 800799c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80079a0:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80079a4:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80079a8:	460b      	mov	r3, r1
 80079aa:	18db      	adds	r3, r3, r3
 80079ac:	62bb      	str	r3, [r7, #40]	@ 0x28
 80079ae:	4613      	mov	r3, r2
 80079b0:	eb42 0303 	adc.w	r3, r2, r3
 80079b4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80079b6:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80079ba:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 80079be:	f7f8 fd53 	bl	8000468 <__aeabi_uldivmod>
 80079c2:	4602      	mov	r2, r0
 80079c4:	460b      	mov	r3, r1
 80079c6:	4b0d      	ldr	r3, [pc, #52]	@ (80079fc <UART_SetConfig+0x2d4>)
 80079c8:	fba3 1302 	umull	r1, r3, r3, r2
 80079cc:	095b      	lsrs	r3, r3, #5
 80079ce:	2164      	movs	r1, #100	@ 0x64
 80079d0:	fb01 f303 	mul.w	r3, r1, r3
 80079d4:	1ad3      	subs	r3, r2, r3
 80079d6:	00db      	lsls	r3, r3, #3
 80079d8:	3332      	adds	r3, #50	@ 0x32
 80079da:	4a08      	ldr	r2, [pc, #32]	@ (80079fc <UART_SetConfig+0x2d4>)
 80079dc:	fba2 2303 	umull	r2, r3, r2, r3
 80079e0:	095b      	lsrs	r3, r3, #5
 80079e2:	f003 0207 	and.w	r2, r3, #7
 80079e6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80079ea:	681b      	ldr	r3, [r3, #0]
 80079ec:	4422      	add	r2, r4
 80079ee:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80079f0:	e106      	b.n	8007c00 <UART_SetConfig+0x4d8>
 80079f2:	bf00      	nop
 80079f4:	40011000 	.word	0x40011000
 80079f8:	40011400 	.word	0x40011400
 80079fc:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8007a00:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007a04:	2200      	movs	r2, #0
 8007a06:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8007a0a:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8007a0e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8007a12:	4642      	mov	r2, r8
 8007a14:	464b      	mov	r3, r9
 8007a16:	1891      	adds	r1, r2, r2
 8007a18:	6239      	str	r1, [r7, #32]
 8007a1a:	415b      	adcs	r3, r3
 8007a1c:	627b      	str	r3, [r7, #36]	@ 0x24
 8007a1e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8007a22:	4641      	mov	r1, r8
 8007a24:	1854      	adds	r4, r2, r1
 8007a26:	4649      	mov	r1, r9
 8007a28:	eb43 0501 	adc.w	r5, r3, r1
 8007a2c:	f04f 0200 	mov.w	r2, #0
 8007a30:	f04f 0300 	mov.w	r3, #0
 8007a34:	00eb      	lsls	r3, r5, #3
 8007a36:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8007a3a:	00e2      	lsls	r2, r4, #3
 8007a3c:	4614      	mov	r4, r2
 8007a3e:	461d      	mov	r5, r3
 8007a40:	4643      	mov	r3, r8
 8007a42:	18e3      	adds	r3, r4, r3
 8007a44:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8007a48:	464b      	mov	r3, r9
 8007a4a:	eb45 0303 	adc.w	r3, r5, r3
 8007a4e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8007a52:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007a56:	685b      	ldr	r3, [r3, #4]
 8007a58:	2200      	movs	r2, #0
 8007a5a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8007a5e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8007a62:	f04f 0200 	mov.w	r2, #0
 8007a66:	f04f 0300 	mov.w	r3, #0
 8007a6a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8007a6e:	4629      	mov	r1, r5
 8007a70:	008b      	lsls	r3, r1, #2
 8007a72:	4621      	mov	r1, r4
 8007a74:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007a78:	4621      	mov	r1, r4
 8007a7a:	008a      	lsls	r2, r1, #2
 8007a7c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8007a80:	f7f8 fcf2 	bl	8000468 <__aeabi_uldivmod>
 8007a84:	4602      	mov	r2, r0
 8007a86:	460b      	mov	r3, r1
 8007a88:	4b60      	ldr	r3, [pc, #384]	@ (8007c0c <UART_SetConfig+0x4e4>)
 8007a8a:	fba3 2302 	umull	r2, r3, r3, r2
 8007a8e:	095b      	lsrs	r3, r3, #5
 8007a90:	011c      	lsls	r4, r3, #4
 8007a92:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007a96:	2200      	movs	r2, #0
 8007a98:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8007a9c:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8007aa0:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8007aa4:	4642      	mov	r2, r8
 8007aa6:	464b      	mov	r3, r9
 8007aa8:	1891      	adds	r1, r2, r2
 8007aaa:	61b9      	str	r1, [r7, #24]
 8007aac:	415b      	adcs	r3, r3
 8007aae:	61fb      	str	r3, [r7, #28]
 8007ab0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8007ab4:	4641      	mov	r1, r8
 8007ab6:	1851      	adds	r1, r2, r1
 8007ab8:	6139      	str	r1, [r7, #16]
 8007aba:	4649      	mov	r1, r9
 8007abc:	414b      	adcs	r3, r1
 8007abe:	617b      	str	r3, [r7, #20]
 8007ac0:	f04f 0200 	mov.w	r2, #0
 8007ac4:	f04f 0300 	mov.w	r3, #0
 8007ac8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8007acc:	4659      	mov	r1, fp
 8007ace:	00cb      	lsls	r3, r1, #3
 8007ad0:	4651      	mov	r1, sl
 8007ad2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007ad6:	4651      	mov	r1, sl
 8007ad8:	00ca      	lsls	r2, r1, #3
 8007ada:	4610      	mov	r0, r2
 8007adc:	4619      	mov	r1, r3
 8007ade:	4603      	mov	r3, r0
 8007ae0:	4642      	mov	r2, r8
 8007ae2:	189b      	adds	r3, r3, r2
 8007ae4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8007ae8:	464b      	mov	r3, r9
 8007aea:	460a      	mov	r2, r1
 8007aec:	eb42 0303 	adc.w	r3, r2, r3
 8007af0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8007af4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007af8:	685b      	ldr	r3, [r3, #4]
 8007afa:	2200      	movs	r2, #0
 8007afc:	67bb      	str	r3, [r7, #120]	@ 0x78
 8007afe:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8007b00:	f04f 0200 	mov.w	r2, #0
 8007b04:	f04f 0300 	mov.w	r3, #0
 8007b08:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8007b0c:	4649      	mov	r1, r9
 8007b0e:	008b      	lsls	r3, r1, #2
 8007b10:	4641      	mov	r1, r8
 8007b12:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007b16:	4641      	mov	r1, r8
 8007b18:	008a      	lsls	r2, r1, #2
 8007b1a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8007b1e:	f7f8 fca3 	bl	8000468 <__aeabi_uldivmod>
 8007b22:	4602      	mov	r2, r0
 8007b24:	460b      	mov	r3, r1
 8007b26:	4611      	mov	r1, r2
 8007b28:	4b38      	ldr	r3, [pc, #224]	@ (8007c0c <UART_SetConfig+0x4e4>)
 8007b2a:	fba3 2301 	umull	r2, r3, r3, r1
 8007b2e:	095b      	lsrs	r3, r3, #5
 8007b30:	2264      	movs	r2, #100	@ 0x64
 8007b32:	fb02 f303 	mul.w	r3, r2, r3
 8007b36:	1acb      	subs	r3, r1, r3
 8007b38:	011b      	lsls	r3, r3, #4
 8007b3a:	3332      	adds	r3, #50	@ 0x32
 8007b3c:	4a33      	ldr	r2, [pc, #204]	@ (8007c0c <UART_SetConfig+0x4e4>)
 8007b3e:	fba2 2303 	umull	r2, r3, r2, r3
 8007b42:	095b      	lsrs	r3, r3, #5
 8007b44:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8007b48:	441c      	add	r4, r3
 8007b4a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007b4e:	2200      	movs	r2, #0
 8007b50:	673b      	str	r3, [r7, #112]	@ 0x70
 8007b52:	677a      	str	r2, [r7, #116]	@ 0x74
 8007b54:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8007b58:	4642      	mov	r2, r8
 8007b5a:	464b      	mov	r3, r9
 8007b5c:	1891      	adds	r1, r2, r2
 8007b5e:	60b9      	str	r1, [r7, #8]
 8007b60:	415b      	adcs	r3, r3
 8007b62:	60fb      	str	r3, [r7, #12]
 8007b64:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8007b68:	4641      	mov	r1, r8
 8007b6a:	1851      	adds	r1, r2, r1
 8007b6c:	6039      	str	r1, [r7, #0]
 8007b6e:	4649      	mov	r1, r9
 8007b70:	414b      	adcs	r3, r1
 8007b72:	607b      	str	r3, [r7, #4]
 8007b74:	f04f 0200 	mov.w	r2, #0
 8007b78:	f04f 0300 	mov.w	r3, #0
 8007b7c:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8007b80:	4659      	mov	r1, fp
 8007b82:	00cb      	lsls	r3, r1, #3
 8007b84:	4651      	mov	r1, sl
 8007b86:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007b8a:	4651      	mov	r1, sl
 8007b8c:	00ca      	lsls	r2, r1, #3
 8007b8e:	4610      	mov	r0, r2
 8007b90:	4619      	mov	r1, r3
 8007b92:	4603      	mov	r3, r0
 8007b94:	4642      	mov	r2, r8
 8007b96:	189b      	adds	r3, r3, r2
 8007b98:	66bb      	str	r3, [r7, #104]	@ 0x68
 8007b9a:	464b      	mov	r3, r9
 8007b9c:	460a      	mov	r2, r1
 8007b9e:	eb42 0303 	adc.w	r3, r2, r3
 8007ba2:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8007ba4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007ba8:	685b      	ldr	r3, [r3, #4]
 8007baa:	2200      	movs	r2, #0
 8007bac:	663b      	str	r3, [r7, #96]	@ 0x60
 8007bae:	667a      	str	r2, [r7, #100]	@ 0x64
 8007bb0:	f04f 0200 	mov.w	r2, #0
 8007bb4:	f04f 0300 	mov.w	r3, #0
 8007bb8:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8007bbc:	4649      	mov	r1, r9
 8007bbe:	008b      	lsls	r3, r1, #2
 8007bc0:	4641      	mov	r1, r8
 8007bc2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007bc6:	4641      	mov	r1, r8
 8007bc8:	008a      	lsls	r2, r1, #2
 8007bca:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8007bce:	f7f8 fc4b 	bl	8000468 <__aeabi_uldivmod>
 8007bd2:	4602      	mov	r2, r0
 8007bd4:	460b      	mov	r3, r1
 8007bd6:	4b0d      	ldr	r3, [pc, #52]	@ (8007c0c <UART_SetConfig+0x4e4>)
 8007bd8:	fba3 1302 	umull	r1, r3, r3, r2
 8007bdc:	095b      	lsrs	r3, r3, #5
 8007bde:	2164      	movs	r1, #100	@ 0x64
 8007be0:	fb01 f303 	mul.w	r3, r1, r3
 8007be4:	1ad3      	subs	r3, r2, r3
 8007be6:	011b      	lsls	r3, r3, #4
 8007be8:	3332      	adds	r3, #50	@ 0x32
 8007bea:	4a08      	ldr	r2, [pc, #32]	@ (8007c0c <UART_SetConfig+0x4e4>)
 8007bec:	fba2 2303 	umull	r2, r3, r2, r3
 8007bf0:	095b      	lsrs	r3, r3, #5
 8007bf2:	f003 020f 	and.w	r2, r3, #15
 8007bf6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007bfa:	681b      	ldr	r3, [r3, #0]
 8007bfc:	4422      	add	r2, r4
 8007bfe:	609a      	str	r2, [r3, #8]
}
 8007c00:	bf00      	nop
 8007c02:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8007c06:	46bd      	mov	sp, r7
 8007c08:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007c0c:	51eb851f 	.word	0x51eb851f

08007c10 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8007c10:	b084      	sub	sp, #16
 8007c12:	b580      	push	{r7, lr}
 8007c14:	b084      	sub	sp, #16
 8007c16:	af00      	add	r7, sp, #0
 8007c18:	6078      	str	r0, [r7, #4]
 8007c1a:	f107 001c 	add.w	r0, r7, #28
 8007c1e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8007c22:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8007c26:	2b01      	cmp	r3, #1
 8007c28:	d123      	bne.n	8007c72 <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8007c2a:	687b      	ldr	r3, [r7, #4]
 8007c2c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007c2e:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8007c32:	687b      	ldr	r3, [r7, #4]
 8007c34:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8007c36:	687b      	ldr	r3, [r7, #4]
 8007c38:	68db      	ldr	r3, [r3, #12]
 8007c3a:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 8007c3e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007c42:	687a      	ldr	r2, [r7, #4]
 8007c44:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8007c46:	687b      	ldr	r3, [r7, #4]
 8007c48:	68db      	ldr	r3, [r3, #12]
 8007c4a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8007c4e:	687b      	ldr	r3, [r7, #4]
 8007c50:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8007c52:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8007c56:	2b01      	cmp	r3, #1
 8007c58:	d105      	bne.n	8007c66 <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8007c5a:	687b      	ldr	r3, [r7, #4]
 8007c5c:	68db      	ldr	r3, [r3, #12]
 8007c5e:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8007c62:	687b      	ldr	r3, [r7, #4]
 8007c64:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8007c66:	6878      	ldr	r0, [r7, #4]
 8007c68:	f000 f9dc 	bl	8008024 <USB_CoreReset>
 8007c6c:	4603      	mov	r3, r0
 8007c6e:	73fb      	strb	r3, [r7, #15]
 8007c70:	e01b      	b.n	8007caa <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8007c72:	687b      	ldr	r3, [r7, #4]
 8007c74:	68db      	ldr	r3, [r3, #12]
 8007c76:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8007c7a:	687b      	ldr	r3, [r7, #4]
 8007c7c:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8007c7e:	6878      	ldr	r0, [r7, #4]
 8007c80:	f000 f9d0 	bl	8008024 <USB_CoreReset>
 8007c84:	4603      	mov	r3, r0
 8007c86:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8007c88:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8007c8c:	2b00      	cmp	r3, #0
 8007c8e:	d106      	bne.n	8007c9e <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8007c90:	687b      	ldr	r3, [r7, #4]
 8007c92:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007c94:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8007c98:	687b      	ldr	r3, [r7, #4]
 8007c9a:	639a      	str	r2, [r3, #56]	@ 0x38
 8007c9c:	e005      	b.n	8007caa <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8007c9e:	687b      	ldr	r3, [r7, #4]
 8007ca0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007ca2:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8007ca6:	687b      	ldr	r3, [r7, #4]
 8007ca8:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8007caa:	7fbb      	ldrb	r3, [r7, #30]
 8007cac:	2b01      	cmp	r3, #1
 8007cae:	d10b      	bne.n	8007cc8 <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8007cb0:	687b      	ldr	r3, [r7, #4]
 8007cb2:	689b      	ldr	r3, [r3, #8]
 8007cb4:	f043 0206 	orr.w	r2, r3, #6
 8007cb8:	687b      	ldr	r3, [r7, #4]
 8007cba:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8007cbc:	687b      	ldr	r3, [r7, #4]
 8007cbe:	689b      	ldr	r3, [r3, #8]
 8007cc0:	f043 0220 	orr.w	r2, r3, #32
 8007cc4:	687b      	ldr	r3, [r7, #4]
 8007cc6:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8007cc8:	7bfb      	ldrb	r3, [r7, #15]
}
 8007cca:	4618      	mov	r0, r3
 8007ccc:	3710      	adds	r7, #16
 8007cce:	46bd      	mov	sp, r7
 8007cd0:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8007cd4:	b004      	add	sp, #16
 8007cd6:	4770      	bx	lr

08007cd8 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8007cd8:	b480      	push	{r7}
 8007cda:	b083      	sub	sp, #12
 8007cdc:	af00      	add	r7, sp, #0
 8007cde:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8007ce0:	687b      	ldr	r3, [r7, #4]
 8007ce2:	689b      	ldr	r3, [r3, #8]
 8007ce4:	f043 0201 	orr.w	r2, r3, #1
 8007ce8:	687b      	ldr	r3, [r7, #4]
 8007cea:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8007cec:	2300      	movs	r3, #0
}
 8007cee:	4618      	mov	r0, r3
 8007cf0:	370c      	adds	r7, #12
 8007cf2:	46bd      	mov	sp, r7
 8007cf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cf8:	4770      	bx	lr

08007cfa <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8007cfa:	b480      	push	{r7}
 8007cfc:	b083      	sub	sp, #12
 8007cfe:	af00      	add	r7, sp, #0
 8007d00:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8007d02:	687b      	ldr	r3, [r7, #4]
 8007d04:	689b      	ldr	r3, [r3, #8]
 8007d06:	f023 0201 	bic.w	r2, r3, #1
 8007d0a:	687b      	ldr	r3, [r7, #4]
 8007d0c:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8007d0e:	2300      	movs	r3, #0
}
 8007d10:	4618      	mov	r0, r3
 8007d12:	370c      	adds	r7, #12
 8007d14:	46bd      	mov	sp, r7
 8007d16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d1a:	4770      	bx	lr

08007d1c <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8007d1c:	b580      	push	{r7, lr}
 8007d1e:	b084      	sub	sp, #16
 8007d20:	af00      	add	r7, sp, #0
 8007d22:	6078      	str	r0, [r7, #4]
 8007d24:	460b      	mov	r3, r1
 8007d26:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8007d28:	2300      	movs	r3, #0
 8007d2a:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8007d2c:	687b      	ldr	r3, [r7, #4]
 8007d2e:	68db      	ldr	r3, [r3, #12]
 8007d30:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8007d34:	687b      	ldr	r3, [r7, #4]
 8007d36:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8007d38:	78fb      	ldrb	r3, [r7, #3]
 8007d3a:	2b01      	cmp	r3, #1
 8007d3c:	d115      	bne.n	8007d6a <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8007d3e:	687b      	ldr	r3, [r7, #4]
 8007d40:	68db      	ldr	r3, [r3, #12]
 8007d42:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8007d46:	687b      	ldr	r3, [r7, #4]
 8007d48:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8007d4a:	200a      	movs	r0, #10
 8007d4c:	f7f9 fbb4 	bl	80014b8 <HAL_Delay>
      ms += 10U;
 8007d50:	68fb      	ldr	r3, [r7, #12]
 8007d52:	330a      	adds	r3, #10
 8007d54:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8007d56:	6878      	ldr	r0, [r7, #4]
 8007d58:	f000 f956 	bl	8008008 <USB_GetMode>
 8007d5c:	4603      	mov	r3, r0
 8007d5e:	2b01      	cmp	r3, #1
 8007d60:	d01e      	beq.n	8007da0 <USB_SetCurrentMode+0x84>
 8007d62:	68fb      	ldr	r3, [r7, #12]
 8007d64:	2bc7      	cmp	r3, #199	@ 0xc7
 8007d66:	d9f0      	bls.n	8007d4a <USB_SetCurrentMode+0x2e>
 8007d68:	e01a      	b.n	8007da0 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8007d6a:	78fb      	ldrb	r3, [r7, #3]
 8007d6c:	2b00      	cmp	r3, #0
 8007d6e:	d115      	bne.n	8007d9c <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8007d70:	687b      	ldr	r3, [r7, #4]
 8007d72:	68db      	ldr	r3, [r3, #12]
 8007d74:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8007d78:	687b      	ldr	r3, [r7, #4]
 8007d7a:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8007d7c:	200a      	movs	r0, #10
 8007d7e:	f7f9 fb9b 	bl	80014b8 <HAL_Delay>
      ms += 10U;
 8007d82:	68fb      	ldr	r3, [r7, #12]
 8007d84:	330a      	adds	r3, #10
 8007d86:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8007d88:	6878      	ldr	r0, [r7, #4]
 8007d8a:	f000 f93d 	bl	8008008 <USB_GetMode>
 8007d8e:	4603      	mov	r3, r0
 8007d90:	2b00      	cmp	r3, #0
 8007d92:	d005      	beq.n	8007da0 <USB_SetCurrentMode+0x84>
 8007d94:	68fb      	ldr	r3, [r7, #12]
 8007d96:	2bc7      	cmp	r3, #199	@ 0xc7
 8007d98:	d9f0      	bls.n	8007d7c <USB_SetCurrentMode+0x60>
 8007d9a:	e001      	b.n	8007da0 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8007d9c:	2301      	movs	r3, #1
 8007d9e:	e005      	b.n	8007dac <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8007da0:	68fb      	ldr	r3, [r7, #12]
 8007da2:	2bc8      	cmp	r3, #200	@ 0xc8
 8007da4:	d101      	bne.n	8007daa <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8007da6:	2301      	movs	r3, #1
 8007da8:	e000      	b.n	8007dac <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8007daa:	2300      	movs	r3, #0
}
 8007dac:	4618      	mov	r0, r3
 8007dae:	3710      	adds	r7, #16
 8007db0:	46bd      	mov	sp, r7
 8007db2:	bd80      	pop	{r7, pc}

08007db4 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8007db4:	b480      	push	{r7}
 8007db6:	b085      	sub	sp, #20
 8007db8:	af00      	add	r7, sp, #0
 8007dba:	6078      	str	r0, [r7, #4]
 8007dbc:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8007dbe:	2300      	movs	r3, #0
 8007dc0:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8007dc2:	68fb      	ldr	r3, [r7, #12]
 8007dc4:	3301      	adds	r3, #1
 8007dc6:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8007dc8:	68fb      	ldr	r3, [r7, #12]
 8007dca:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007dce:	d901      	bls.n	8007dd4 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8007dd0:	2303      	movs	r3, #3
 8007dd2:	e01b      	b.n	8007e0c <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8007dd4:	687b      	ldr	r3, [r7, #4]
 8007dd6:	691b      	ldr	r3, [r3, #16]
 8007dd8:	2b00      	cmp	r3, #0
 8007dda:	daf2      	bge.n	8007dc2 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8007ddc:	2300      	movs	r3, #0
 8007dde:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8007de0:	683b      	ldr	r3, [r7, #0]
 8007de2:	019b      	lsls	r3, r3, #6
 8007de4:	f043 0220 	orr.w	r2, r3, #32
 8007de8:	687b      	ldr	r3, [r7, #4]
 8007dea:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8007dec:	68fb      	ldr	r3, [r7, #12]
 8007dee:	3301      	adds	r3, #1
 8007df0:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8007df2:	68fb      	ldr	r3, [r7, #12]
 8007df4:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007df8:	d901      	bls.n	8007dfe <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8007dfa:	2303      	movs	r3, #3
 8007dfc:	e006      	b.n	8007e0c <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8007dfe:	687b      	ldr	r3, [r7, #4]
 8007e00:	691b      	ldr	r3, [r3, #16]
 8007e02:	f003 0320 	and.w	r3, r3, #32
 8007e06:	2b20      	cmp	r3, #32
 8007e08:	d0f0      	beq.n	8007dec <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8007e0a:	2300      	movs	r3, #0
}
 8007e0c:	4618      	mov	r0, r3
 8007e0e:	3714      	adds	r7, #20
 8007e10:	46bd      	mov	sp, r7
 8007e12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e16:	4770      	bx	lr

08007e18 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8007e18:	b480      	push	{r7}
 8007e1a:	b085      	sub	sp, #20
 8007e1c:	af00      	add	r7, sp, #0
 8007e1e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8007e20:	2300      	movs	r3, #0
 8007e22:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8007e24:	68fb      	ldr	r3, [r7, #12]
 8007e26:	3301      	adds	r3, #1
 8007e28:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8007e2a:	68fb      	ldr	r3, [r7, #12]
 8007e2c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007e30:	d901      	bls.n	8007e36 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8007e32:	2303      	movs	r3, #3
 8007e34:	e018      	b.n	8007e68 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8007e36:	687b      	ldr	r3, [r7, #4]
 8007e38:	691b      	ldr	r3, [r3, #16]
 8007e3a:	2b00      	cmp	r3, #0
 8007e3c:	daf2      	bge.n	8007e24 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8007e3e:	2300      	movs	r3, #0
 8007e40:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8007e42:	687b      	ldr	r3, [r7, #4]
 8007e44:	2210      	movs	r2, #16
 8007e46:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8007e48:	68fb      	ldr	r3, [r7, #12]
 8007e4a:	3301      	adds	r3, #1
 8007e4c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8007e4e:	68fb      	ldr	r3, [r7, #12]
 8007e50:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007e54:	d901      	bls.n	8007e5a <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8007e56:	2303      	movs	r3, #3
 8007e58:	e006      	b.n	8007e68 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8007e5a:	687b      	ldr	r3, [r7, #4]
 8007e5c:	691b      	ldr	r3, [r3, #16]
 8007e5e:	f003 0310 	and.w	r3, r3, #16
 8007e62:	2b10      	cmp	r3, #16
 8007e64:	d0f0      	beq.n	8007e48 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8007e66:	2300      	movs	r3, #0
}
 8007e68:	4618      	mov	r0, r3
 8007e6a:	3714      	adds	r7, #20
 8007e6c:	46bd      	mov	sp, r7
 8007e6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e72:	4770      	bx	lr

08007e74 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8007e74:	b480      	push	{r7}
 8007e76:	b089      	sub	sp, #36	@ 0x24
 8007e78:	af00      	add	r7, sp, #0
 8007e7a:	60f8      	str	r0, [r7, #12]
 8007e7c:	60b9      	str	r1, [r7, #8]
 8007e7e:	4611      	mov	r1, r2
 8007e80:	461a      	mov	r2, r3
 8007e82:	460b      	mov	r3, r1
 8007e84:	71fb      	strb	r3, [r7, #7]
 8007e86:	4613      	mov	r3, r2
 8007e88:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007e8a:	68fb      	ldr	r3, [r7, #12]
 8007e8c:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8007e8e:	68bb      	ldr	r3, [r7, #8]
 8007e90:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 8007e92:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8007e96:	2b00      	cmp	r3, #0
 8007e98:	d123      	bne.n	8007ee2 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8007e9a:	88bb      	ldrh	r3, [r7, #4]
 8007e9c:	3303      	adds	r3, #3
 8007e9e:	089b      	lsrs	r3, r3, #2
 8007ea0:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8007ea2:	2300      	movs	r3, #0
 8007ea4:	61bb      	str	r3, [r7, #24]
 8007ea6:	e018      	b.n	8007eda <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8007ea8:	79fb      	ldrb	r3, [r7, #7]
 8007eaa:	031a      	lsls	r2, r3, #12
 8007eac:	697b      	ldr	r3, [r7, #20]
 8007eae:	4413      	add	r3, r2
 8007eb0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007eb4:	461a      	mov	r2, r3
 8007eb6:	69fb      	ldr	r3, [r7, #28]
 8007eb8:	681b      	ldr	r3, [r3, #0]
 8007eba:	6013      	str	r3, [r2, #0]
      pSrc++;
 8007ebc:	69fb      	ldr	r3, [r7, #28]
 8007ebe:	3301      	adds	r3, #1
 8007ec0:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8007ec2:	69fb      	ldr	r3, [r7, #28]
 8007ec4:	3301      	adds	r3, #1
 8007ec6:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8007ec8:	69fb      	ldr	r3, [r7, #28]
 8007eca:	3301      	adds	r3, #1
 8007ecc:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8007ece:	69fb      	ldr	r3, [r7, #28]
 8007ed0:	3301      	adds	r3, #1
 8007ed2:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8007ed4:	69bb      	ldr	r3, [r7, #24]
 8007ed6:	3301      	adds	r3, #1
 8007ed8:	61bb      	str	r3, [r7, #24]
 8007eda:	69ba      	ldr	r2, [r7, #24]
 8007edc:	693b      	ldr	r3, [r7, #16]
 8007ede:	429a      	cmp	r2, r3
 8007ee0:	d3e2      	bcc.n	8007ea8 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8007ee2:	2300      	movs	r3, #0
}
 8007ee4:	4618      	mov	r0, r3
 8007ee6:	3724      	adds	r7, #36	@ 0x24
 8007ee8:	46bd      	mov	sp, r7
 8007eea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007eee:	4770      	bx	lr

08007ef0 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8007ef0:	b480      	push	{r7}
 8007ef2:	b08b      	sub	sp, #44	@ 0x2c
 8007ef4:	af00      	add	r7, sp, #0
 8007ef6:	60f8      	str	r0, [r7, #12]
 8007ef8:	60b9      	str	r1, [r7, #8]
 8007efa:	4613      	mov	r3, r2
 8007efc:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007efe:	68fb      	ldr	r3, [r7, #12]
 8007f00:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8007f02:	68bb      	ldr	r3, [r7, #8]
 8007f04:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8007f06:	88fb      	ldrh	r3, [r7, #6]
 8007f08:	089b      	lsrs	r3, r3, #2
 8007f0a:	b29b      	uxth	r3, r3
 8007f0c:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8007f0e:	88fb      	ldrh	r3, [r7, #6]
 8007f10:	f003 0303 	and.w	r3, r3, #3
 8007f14:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8007f16:	2300      	movs	r3, #0
 8007f18:	623b      	str	r3, [r7, #32]
 8007f1a:	e014      	b.n	8007f46 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8007f1c:	69bb      	ldr	r3, [r7, #24]
 8007f1e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007f22:	681a      	ldr	r2, [r3, #0]
 8007f24:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007f26:	601a      	str	r2, [r3, #0]
    pDest++;
 8007f28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007f2a:	3301      	adds	r3, #1
 8007f2c:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8007f2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007f30:	3301      	adds	r3, #1
 8007f32:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8007f34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007f36:	3301      	adds	r3, #1
 8007f38:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8007f3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007f3c:	3301      	adds	r3, #1
 8007f3e:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 8007f40:	6a3b      	ldr	r3, [r7, #32]
 8007f42:	3301      	adds	r3, #1
 8007f44:	623b      	str	r3, [r7, #32]
 8007f46:	6a3a      	ldr	r2, [r7, #32]
 8007f48:	697b      	ldr	r3, [r7, #20]
 8007f4a:	429a      	cmp	r2, r3
 8007f4c:	d3e6      	bcc.n	8007f1c <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8007f4e:	8bfb      	ldrh	r3, [r7, #30]
 8007f50:	2b00      	cmp	r3, #0
 8007f52:	d01e      	beq.n	8007f92 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8007f54:	2300      	movs	r3, #0
 8007f56:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8007f58:	69bb      	ldr	r3, [r7, #24]
 8007f5a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007f5e:	461a      	mov	r2, r3
 8007f60:	f107 0310 	add.w	r3, r7, #16
 8007f64:	6812      	ldr	r2, [r2, #0]
 8007f66:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8007f68:	693a      	ldr	r2, [r7, #16]
 8007f6a:	6a3b      	ldr	r3, [r7, #32]
 8007f6c:	b2db      	uxtb	r3, r3
 8007f6e:	00db      	lsls	r3, r3, #3
 8007f70:	fa22 f303 	lsr.w	r3, r2, r3
 8007f74:	b2da      	uxtb	r2, r3
 8007f76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007f78:	701a      	strb	r2, [r3, #0]
      i++;
 8007f7a:	6a3b      	ldr	r3, [r7, #32]
 8007f7c:	3301      	adds	r3, #1
 8007f7e:	623b      	str	r3, [r7, #32]
      pDest++;
 8007f80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007f82:	3301      	adds	r3, #1
 8007f84:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 8007f86:	8bfb      	ldrh	r3, [r7, #30]
 8007f88:	3b01      	subs	r3, #1
 8007f8a:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8007f8c:	8bfb      	ldrh	r3, [r7, #30]
 8007f8e:	2b00      	cmp	r3, #0
 8007f90:	d1ea      	bne.n	8007f68 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8007f92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8007f94:	4618      	mov	r0, r3
 8007f96:	372c      	adds	r7, #44	@ 0x2c
 8007f98:	46bd      	mov	sp, r7
 8007f9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f9e:	4770      	bx	lr

08007fa0 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 8007fa0:	b480      	push	{r7}
 8007fa2:	b085      	sub	sp, #20
 8007fa4:	af00      	add	r7, sp, #0
 8007fa6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8007fa8:	687b      	ldr	r3, [r7, #4]
 8007faa:	695b      	ldr	r3, [r3, #20]
 8007fac:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8007fae:	687b      	ldr	r3, [r7, #4]
 8007fb0:	699b      	ldr	r3, [r3, #24]
 8007fb2:	68fa      	ldr	r2, [r7, #12]
 8007fb4:	4013      	ands	r3, r2
 8007fb6:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8007fb8:	68fb      	ldr	r3, [r7, #12]
}
 8007fba:	4618      	mov	r0, r3
 8007fbc:	3714      	adds	r7, #20
 8007fbe:	46bd      	mov	sp, r7
 8007fc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fc4:	4770      	bx	lr

08007fc6 <USB_ReadChInterrupts>:
  * @param  USBx  Selected device
  * @param  chnum Channel number
  * @retval USB Channel Interrupt status
  */
uint32_t USB_ReadChInterrupts(const USB_OTG_GlobalTypeDef *USBx, uint8_t chnum)
{
 8007fc6:	b480      	push	{r7}
 8007fc8:	b085      	sub	sp, #20
 8007fca:	af00      	add	r7, sp, #0
 8007fcc:	6078      	str	r0, [r7, #4]
 8007fce:	460b      	mov	r3, r1
 8007fd0:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007fd2:	687b      	ldr	r3, [r7, #4]
 8007fd4:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg = USBx_HC(chnum)->HCINT;
 8007fd6:	78fb      	ldrb	r3, [r7, #3]
 8007fd8:	015a      	lsls	r2, r3, #5
 8007fda:	68fb      	ldr	r3, [r7, #12]
 8007fdc:	4413      	add	r3, r2
 8007fde:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007fe2:	689b      	ldr	r3, [r3, #8]
 8007fe4:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_HC(chnum)->HCINTMSK;
 8007fe6:	78fb      	ldrb	r3, [r7, #3]
 8007fe8:	015a      	lsls	r2, r3, #5
 8007fea:	68fb      	ldr	r3, [r7, #12]
 8007fec:	4413      	add	r3, r2
 8007fee:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007ff2:	68db      	ldr	r3, [r3, #12]
 8007ff4:	68ba      	ldr	r2, [r7, #8]
 8007ff6:	4013      	ands	r3, r2
 8007ff8:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8007ffa:	68bb      	ldr	r3, [r7, #8]
}
 8007ffc:	4618      	mov	r0, r3
 8007ffe:	3714      	adds	r7, #20
 8008000:	46bd      	mov	sp, r7
 8008002:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008006:	4770      	bx	lr

08008008 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8008008:	b480      	push	{r7}
 800800a:	b083      	sub	sp, #12
 800800c:	af00      	add	r7, sp, #0
 800800e:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8008010:	687b      	ldr	r3, [r7, #4]
 8008012:	695b      	ldr	r3, [r3, #20]
 8008014:	f003 0301 	and.w	r3, r3, #1
}
 8008018:	4618      	mov	r0, r3
 800801a:	370c      	adds	r7, #12
 800801c:	46bd      	mov	sp, r7
 800801e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008022:	4770      	bx	lr

08008024 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8008024:	b480      	push	{r7}
 8008026:	b085      	sub	sp, #20
 8008028:	af00      	add	r7, sp, #0
 800802a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800802c:	2300      	movs	r3, #0
 800802e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8008030:	68fb      	ldr	r3, [r7, #12]
 8008032:	3301      	adds	r3, #1
 8008034:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8008036:	68fb      	ldr	r3, [r7, #12]
 8008038:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800803c:	d901      	bls.n	8008042 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800803e:	2303      	movs	r3, #3
 8008040:	e022      	b.n	8008088 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8008042:	687b      	ldr	r3, [r7, #4]
 8008044:	691b      	ldr	r3, [r3, #16]
 8008046:	2b00      	cmp	r3, #0
 8008048:	daf2      	bge.n	8008030 <USB_CoreReset+0xc>

  count = 10U;
 800804a:	230a      	movs	r3, #10
 800804c:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 800804e:	e002      	b.n	8008056 <USB_CoreReset+0x32>
  {
    count--;
 8008050:	68fb      	ldr	r3, [r7, #12]
 8008052:	3b01      	subs	r3, #1
 8008054:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 8008056:	68fb      	ldr	r3, [r7, #12]
 8008058:	2b00      	cmp	r3, #0
 800805a:	d1f9      	bne.n	8008050 <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800805c:	687b      	ldr	r3, [r7, #4]
 800805e:	691b      	ldr	r3, [r3, #16]
 8008060:	f043 0201 	orr.w	r2, r3, #1
 8008064:	687b      	ldr	r3, [r7, #4]
 8008066:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8008068:	68fb      	ldr	r3, [r7, #12]
 800806a:	3301      	adds	r3, #1
 800806c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800806e:	68fb      	ldr	r3, [r7, #12]
 8008070:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8008074:	d901      	bls.n	800807a <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 8008076:	2303      	movs	r3, #3
 8008078:	e006      	b.n	8008088 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800807a:	687b      	ldr	r3, [r7, #4]
 800807c:	691b      	ldr	r3, [r3, #16]
 800807e:	f003 0301 	and.w	r3, r3, #1
 8008082:	2b01      	cmp	r3, #1
 8008084:	d0f0      	beq.n	8008068 <USB_CoreReset+0x44>

  return HAL_OK;
 8008086:	2300      	movs	r3, #0
}
 8008088:	4618      	mov	r0, r3
 800808a:	3714      	adds	r7, #20
 800808c:	46bd      	mov	sp, r7
 800808e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008092:	4770      	bx	lr

08008094 <USB_HostInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_HostInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8008094:	b084      	sub	sp, #16
 8008096:	b580      	push	{r7, lr}
 8008098:	b086      	sub	sp, #24
 800809a:	af00      	add	r7, sp, #0
 800809c:	6078      	str	r0, [r7, #4]
 800809e:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 80080a2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 80080a6:	2300      	movs	r3, #0
 80080a8:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80080aa:	687b      	ldr	r3, [r7, #4]
 80080ac:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 80080ae:	68fb      	ldr	r3, [r7, #12]
 80080b0:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80080b4:	461a      	mov	r2, r3
 80080b6:	2300      	movs	r3, #0
 80080b8:	6013      	str	r3, [r2, #0]

#if defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) \
 || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) \
 || defined(STM32F423xx)
  /* Disable HW VBUS sensing */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_VBDEN);
 80080ba:	687b      	ldr	r3, [r7, #4]
 80080bc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80080be:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 80080c2:	687b      	ldr	r3, [r7, #4]
 80080c4:	639a      	str	r2, [r3, #56]	@ 0x38
  /* Disable Battery chargin detector */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_BCDEN);
#endif /* defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) ||
          defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  if ((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) == 0U)
 80080c6:	687b      	ldr	r3, [r7, #4]
 80080c8:	68db      	ldr	r3, [r3, #12]
 80080ca:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80080ce:	2b00      	cmp	r3, #0
 80080d0:	d119      	bne.n	8008106 <USB_HostInit+0x72>
  {
    if (cfg.speed == USBH_FSLS_SPEED)
 80080d2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80080d6:	2b01      	cmp	r3, #1
 80080d8:	d10a      	bne.n	80080f0 <USB_HostInit+0x5c>
    {
      /* Force Device Enumeration to FS/LS mode only */
      USBx_HOST->HCFG |= USB_OTG_HCFG_FSLSS;
 80080da:	68fb      	ldr	r3, [r7, #12]
 80080dc:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80080e0:	681b      	ldr	r3, [r3, #0]
 80080e2:	68fa      	ldr	r2, [r7, #12]
 80080e4:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80080e8:	f043 0304 	orr.w	r3, r3, #4
 80080ec:	6013      	str	r3, [r2, #0]
 80080ee:	e014      	b.n	800811a <USB_HostInit+0x86>
    }
    else
    {
      /* Set default Max speed support */
      USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 80080f0:	68fb      	ldr	r3, [r7, #12]
 80080f2:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80080f6:	681b      	ldr	r3, [r3, #0]
 80080f8:	68fa      	ldr	r2, [r7, #12]
 80080fa:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80080fe:	f023 0304 	bic.w	r3, r3, #4
 8008102:	6013      	str	r3, [r2, #0]
 8008104:	e009      	b.n	800811a <USB_HostInit+0x86>
    }
  }
  else
  {
    /* Set default Max speed support */
    USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 8008106:	68fb      	ldr	r3, [r7, #12]
 8008108:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800810c:	681b      	ldr	r3, [r3, #0]
 800810e:	68fa      	ldr	r2, [r7, #12]
 8008110:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8008114:	f023 0304 	bic.w	r3, r3, #4
 8008118:	6013      	str	r3, [r2, #0]
  }

  /* Make sure the FIFOs are flushed. */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800811a:	2110      	movs	r1, #16
 800811c:	6878      	ldr	r0, [r7, #4]
 800811e:	f7ff fe49 	bl	8007db4 <USB_FlushTxFifo>
 8008122:	4603      	mov	r3, r0
 8008124:	2b00      	cmp	r3, #0
 8008126:	d001      	beq.n	800812c <USB_HostInit+0x98>
  {
    ret = HAL_ERROR;
 8008128:	2301      	movs	r3, #1
 800812a:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800812c:	6878      	ldr	r0, [r7, #4]
 800812e:	f7ff fe73 	bl	8007e18 <USB_FlushRxFifo>
 8008132:	4603      	mov	r3, r0
 8008134:	2b00      	cmp	r3, #0
 8008136:	d001      	beq.n	800813c <USB_HostInit+0xa8>
  {
    ret = HAL_ERROR;
 8008138:	2301      	movs	r3, #1
 800813a:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending HC Interrupts */
  for (i = 0U; i < cfg.Host_channels; i++)
 800813c:	2300      	movs	r3, #0
 800813e:	613b      	str	r3, [r7, #16]
 8008140:	e015      	b.n	800816e <USB_HostInit+0xda>
  {
    USBx_HC(i)->HCINT = CLEAR_INTERRUPT_MASK;
 8008142:	693b      	ldr	r3, [r7, #16]
 8008144:	015a      	lsls	r2, r3, #5
 8008146:	68fb      	ldr	r3, [r7, #12]
 8008148:	4413      	add	r3, r2
 800814a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800814e:	461a      	mov	r2, r3
 8008150:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8008154:	6093      	str	r3, [r2, #8]
    USBx_HC(i)->HCINTMSK = 0U;
 8008156:	693b      	ldr	r3, [r7, #16]
 8008158:	015a      	lsls	r2, r3, #5
 800815a:	68fb      	ldr	r3, [r7, #12]
 800815c:	4413      	add	r3, r2
 800815e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008162:	461a      	mov	r2, r3
 8008164:	2300      	movs	r3, #0
 8008166:	60d3      	str	r3, [r2, #12]
  for (i = 0U; i < cfg.Host_channels; i++)
 8008168:	693b      	ldr	r3, [r7, #16]
 800816a:	3301      	adds	r3, #1
 800816c:	613b      	str	r3, [r7, #16]
 800816e:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8008172:	461a      	mov	r2, r3
 8008174:	693b      	ldr	r3, [r7, #16]
 8008176:	4293      	cmp	r3, r2
 8008178:	d3e3      	bcc.n	8008142 <USB_HostInit+0xae>
  }

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800817a:	687b      	ldr	r3, [r7, #4]
 800817c:	2200      	movs	r2, #0
 800817e:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = CLEAR_INTERRUPT_MASK;
 8008180:	687b      	ldr	r3, [r7, #4]
 8008182:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8008186:	615a      	str	r2, [r3, #20]
#if defined (USB_OTG_HS)
  if (USBx == USB_OTG_HS)
 8008188:	687b      	ldr	r3, [r7, #4]
 800818a:	4a18      	ldr	r2, [pc, #96]	@ (80081ec <USB_HostInit+0x158>)
 800818c:	4293      	cmp	r3, r2
 800818e:	d10b      	bne.n	80081a8 <USB_HostInit+0x114>
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x200U;
 8008190:	687b      	ldr	r3, [r7, #4]
 8008192:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8008196:	625a      	str	r2, [r3, #36]	@ 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x100U << 16) & USB_OTG_NPTXFD) | 0x200U);
 8008198:	687b      	ldr	r3, [r7, #4]
 800819a:	4a15      	ldr	r2, [pc, #84]	@ (80081f0 <USB_HostInit+0x15c>)
 800819c:	629a      	str	r2, [r3, #40]	@ 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0xE0U << 16) & USB_OTG_HPTXFSIZ_PTXFD) | 0x300U);
 800819e:	687b      	ldr	r3, [r7, #4]
 80081a0:	4a14      	ldr	r2, [pc, #80]	@ (80081f4 <USB_HostInit+0x160>)
 80081a2:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
 80081a6:	e009      	b.n	80081bc <USB_HostInit+0x128>
  }
  else
#endif /* defined (USB_OTG_HS) */
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x80U;
 80081a8:	687b      	ldr	r3, [r7, #4]
 80081aa:	2280      	movs	r2, #128	@ 0x80
 80081ac:	625a      	str	r2, [r3, #36]	@ 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x60U << 16) & USB_OTG_NPTXFD) | 0x80U);
 80081ae:	687b      	ldr	r3, [r7, #4]
 80081b0:	4a11      	ldr	r2, [pc, #68]	@ (80081f8 <USB_HostInit+0x164>)
 80081b2:	629a      	str	r2, [r3, #40]	@ 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0x40U << 16)& USB_OTG_HPTXFSIZ_PTXFD) | 0xE0U);
 80081b4:	687b      	ldr	r3, [r7, #4]
 80081b6:	4a11      	ldr	r2, [pc, #68]	@ (80081fc <USB_HostInit+0x168>)
 80081b8:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
  }

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 80081bc:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80081c0:	2b00      	cmp	r3, #0
 80081c2:	d105      	bne.n	80081d0 <USB_HostInit+0x13c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 80081c4:	687b      	ldr	r3, [r7, #4]
 80081c6:	699b      	ldr	r3, [r3, #24]
 80081c8:	f043 0210 	orr.w	r2, r3, #16
 80081cc:	687b      	ldr	r3, [r7, #4]
 80081ce:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Host mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_PRTIM            | USB_OTG_GINTMSK_HCIM | \
 80081d0:	687b      	ldr	r3, [r7, #4]
 80081d2:	699a      	ldr	r2, [r3, #24]
 80081d4:	4b0a      	ldr	r3, [pc, #40]	@ (8008200 <USB_HostInit+0x16c>)
 80081d6:	4313      	orrs	r3, r2
 80081d8:	687a      	ldr	r2, [r7, #4]
 80081da:	6193      	str	r3, [r2, #24]
                    USB_OTG_GINTMSK_SOFM             | USB_OTG_GINTSTS_DISCINT | \
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM  | USB_OTG_GINTMSK_WUIM);

  return ret;
 80081dc:	7dfb      	ldrb	r3, [r7, #23]
}
 80081de:	4618      	mov	r0, r3
 80081e0:	3718      	adds	r7, #24
 80081e2:	46bd      	mov	sp, r7
 80081e4:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80081e8:	b004      	add	sp, #16
 80081ea:	4770      	bx	lr
 80081ec:	40040000 	.word	0x40040000
 80081f0:	01000200 	.word	0x01000200
 80081f4:	00e00300 	.word	0x00e00300
 80081f8:	00600080 	.word	0x00600080
 80081fc:	004000e0 	.word	0x004000e0
 8008200:	a3200008 	.word	0xa3200008

08008204 <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(const USB_OTG_GlobalTypeDef *USBx, uint8_t freq)
{
 8008204:	b480      	push	{r7}
 8008206:	b085      	sub	sp, #20
 8008208:	af00      	add	r7, sp, #0
 800820a:	6078      	str	r0, [r7, #4]
 800820c:	460b      	mov	r3, r1
 800820e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008210:	687b      	ldr	r3, [r7, #4]
 8008212:	60fb      	str	r3, [r7, #12]

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 8008214:	68fb      	ldr	r3, [r7, #12]
 8008216:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800821a:	681b      	ldr	r3, [r3, #0]
 800821c:	68fa      	ldr	r2, [r7, #12]
 800821e:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8008222:	f023 0303 	bic.w	r3, r3, #3
 8008226:	6013      	str	r3, [r2, #0]
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 8008228:	68fb      	ldr	r3, [r7, #12]
 800822a:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800822e:	681a      	ldr	r2, [r3, #0]
 8008230:	78fb      	ldrb	r3, [r7, #3]
 8008232:	f003 0303 	and.w	r3, r3, #3
 8008236:	68f9      	ldr	r1, [r7, #12]
 8008238:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 800823c:	4313      	orrs	r3, r2
 800823e:	600b      	str	r3, [r1, #0]

  if (freq == HCFG_48_MHZ)
 8008240:	78fb      	ldrb	r3, [r7, #3]
 8008242:	2b01      	cmp	r3, #1
 8008244:	d107      	bne.n	8008256 <USB_InitFSLSPClkSel+0x52>
  {
    USBx_HOST->HFIR = HFIR_48_MHZ;
 8008246:	68fb      	ldr	r3, [r7, #12]
 8008248:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800824c:	461a      	mov	r2, r3
 800824e:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 8008252:	6053      	str	r3, [r2, #4]
 8008254:	e00c      	b.n	8008270 <USB_InitFSLSPClkSel+0x6c>
  }
  else if (freq == HCFG_6_MHZ)
 8008256:	78fb      	ldrb	r3, [r7, #3]
 8008258:	2b02      	cmp	r3, #2
 800825a:	d107      	bne.n	800826c <USB_InitFSLSPClkSel+0x68>
  {
    USBx_HOST->HFIR = HFIR_6_MHZ;
 800825c:	68fb      	ldr	r3, [r7, #12]
 800825e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8008262:	461a      	mov	r2, r3
 8008264:	f241 7370 	movw	r3, #6000	@ 0x1770
 8008268:	6053      	str	r3, [r2, #4]
 800826a:	e001      	b.n	8008270 <USB_InitFSLSPClkSel+0x6c>
  }
  else
  {
    return HAL_ERROR;
 800826c:	2301      	movs	r3, #1
 800826e:	e000      	b.n	8008272 <USB_InitFSLSPClkSel+0x6e>
  }

  return HAL_OK;
 8008270:	2300      	movs	r3, #0
}
 8008272:	4618      	mov	r0, r3
 8008274:	3714      	adds	r7, #20
 8008276:	46bd      	mov	sp, r7
 8008278:	f85d 7b04 	ldr.w	r7, [sp], #4
 800827c:	4770      	bx	lr

0800827e <USB_ResetPort>:
  * @retval HAL status
  * @note (1)The application must wait at least 10 ms
  *   before clearing the reset bit.
  */
HAL_StatusTypeDef USB_ResetPort(const USB_OTG_GlobalTypeDef *USBx)
{
 800827e:	b580      	push	{r7, lr}
 8008280:	b084      	sub	sp, #16
 8008282:	af00      	add	r7, sp, #0
 8008284:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008286:	687b      	ldr	r3, [r7, #4]
 8008288:	60fb      	str	r3, [r7, #12]

  __IO uint32_t hprt0 = 0U;
 800828a:	2300      	movs	r3, #0
 800828c:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 800828e:	68fb      	ldr	r3, [r7, #12]
 8008290:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8008294:	681b      	ldr	r3, [r3, #0]
 8008296:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 8008298:	68bb      	ldr	r3, [r7, #8]
 800829a:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 800829e:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  USBx_HPRT0 = (USB_OTG_HPRT_PRST | hprt0);
 80082a0:	68bb      	ldr	r3, [r7, #8]
 80082a2:	68fa      	ldr	r2, [r7, #12]
 80082a4:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 80082a8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80082ac:	6013      	str	r3, [r2, #0]
  HAL_Delay(100U);                                 /* See Note #1 */
 80082ae:	2064      	movs	r0, #100	@ 0x64
 80082b0:	f7f9 f902 	bl	80014b8 <HAL_Delay>
  USBx_HPRT0 = ((~USB_OTG_HPRT_PRST) & hprt0);
 80082b4:	68bb      	ldr	r3, [r7, #8]
 80082b6:	68fa      	ldr	r2, [r7, #12]
 80082b8:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 80082bc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80082c0:	6013      	str	r3, [r2, #0]
  HAL_Delay(10U);
 80082c2:	200a      	movs	r0, #10
 80082c4:	f7f9 f8f8 	bl	80014b8 <HAL_Delay>

  return HAL_OK;
 80082c8:	2300      	movs	r3, #0
}
 80082ca:	4618      	mov	r0, r3
 80082cc:	3710      	adds	r7, #16
 80082ce:	46bd      	mov	sp, r7
 80082d0:	bd80      	pop	{r7, pc}

080082d2 <USB_DriveVbus>:
  *           0 : Deactivate VBUS
  *           1 : Activate VBUS
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DriveVbus(const USB_OTG_GlobalTypeDef *USBx, uint8_t state)
{
 80082d2:	b480      	push	{r7}
 80082d4:	b085      	sub	sp, #20
 80082d6:	af00      	add	r7, sp, #0
 80082d8:	6078      	str	r0, [r7, #4]
 80082da:	460b      	mov	r3, r1
 80082dc:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80082de:	687b      	ldr	r3, [r7, #4]
 80082e0:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 80082e2:	2300      	movs	r3, #0
 80082e4:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 80082e6:	68fb      	ldr	r3, [r7, #12]
 80082e8:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 80082ec:	681b      	ldr	r3, [r3, #0]
 80082ee:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 80082f0:	68bb      	ldr	r3, [r7, #8]
 80082f2:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 80082f6:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  if (((hprt0 & USB_OTG_HPRT_PPWR) == 0U) && (state == 1U))
 80082f8:	68bb      	ldr	r3, [r7, #8]
 80082fa:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80082fe:	2b00      	cmp	r3, #0
 8008300:	d109      	bne.n	8008316 <USB_DriveVbus+0x44>
 8008302:	78fb      	ldrb	r3, [r7, #3]
 8008304:	2b01      	cmp	r3, #1
 8008306:	d106      	bne.n	8008316 <USB_DriveVbus+0x44>
  {
    USBx_HPRT0 = (USB_OTG_HPRT_PPWR | hprt0);
 8008308:	68bb      	ldr	r3, [r7, #8]
 800830a:	68fa      	ldr	r2, [r7, #12]
 800830c:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 8008310:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8008314:	6013      	str	r3, [r2, #0]
  }
  if (((hprt0 & USB_OTG_HPRT_PPWR) == USB_OTG_HPRT_PPWR) && (state == 0U))
 8008316:	68bb      	ldr	r3, [r7, #8]
 8008318:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800831c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008320:	d109      	bne.n	8008336 <USB_DriveVbus+0x64>
 8008322:	78fb      	ldrb	r3, [r7, #3]
 8008324:	2b00      	cmp	r3, #0
 8008326:	d106      	bne.n	8008336 <USB_DriveVbus+0x64>
  {
    USBx_HPRT0 = ((~USB_OTG_HPRT_PPWR) & hprt0);
 8008328:	68bb      	ldr	r3, [r7, #8]
 800832a:	68fa      	ldr	r2, [r7, #12]
 800832c:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 8008330:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8008334:	6013      	str	r3, [r2, #0]
  }
  return HAL_OK;
 8008336:	2300      	movs	r3, #0
}
 8008338:	4618      	mov	r0, r3
 800833a:	3714      	adds	r7, #20
 800833c:	46bd      	mov	sp, r7
 800833e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008342:	4770      	bx	lr

08008344 <USB_GetHostSpeed>:
  *            @arg HCD_DEVICE_SPEED_HIGH: High speed mode
  *            @arg HCD_DEVICE_SPEED_FULL: Full speed mode
  *            @arg HCD_DEVICE_SPEED_LOW: Low speed mode
  */
uint32_t USB_GetHostSpeed(USB_OTG_GlobalTypeDef const *USBx)
{
 8008344:	b480      	push	{r7}
 8008346:	b085      	sub	sp, #20
 8008348:	af00      	add	r7, sp, #0
 800834a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800834c:	687b      	ldr	r3, [r7, #4]
 800834e:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 8008350:	2300      	movs	r3, #0
 8008352:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8008354:	68fb      	ldr	r3, [r7, #12]
 8008356:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 800835a:	681b      	ldr	r3, [r3, #0]
 800835c:	60bb      	str	r3, [r7, #8]
  return ((hprt0 & USB_OTG_HPRT_PSPD) >> 17);
 800835e:	68bb      	ldr	r3, [r7, #8]
 8008360:	0c5b      	lsrs	r3, r3, #17
 8008362:	f003 0303 	and.w	r3, r3, #3
}
 8008366:	4618      	mov	r0, r3
 8008368:	3714      	adds	r7, #20
 800836a:	46bd      	mov	sp, r7
 800836c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008370:	4770      	bx	lr

08008372 <USB_GetCurrentFrame>:
  * @brief  Return Host Current Frame number
  * @param  USBx  Selected device
  * @retval current frame number
  */
uint32_t USB_GetCurrentFrame(USB_OTG_GlobalTypeDef const *USBx)
{
 8008372:	b480      	push	{r7}
 8008374:	b085      	sub	sp, #20
 8008376:	af00      	add	r7, sp, #0
 8008378:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800837a:	687b      	ldr	r3, [r7, #4]
 800837c:	60fb      	str	r3, [r7, #12]

  return (USBx_HOST->HFNUM & USB_OTG_HFNUM_FRNUM);
 800837e:	68fb      	ldr	r3, [r7, #12]
 8008380:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8008384:	689b      	ldr	r3, [r3, #8]
 8008386:	b29b      	uxth	r3, r3
}
 8008388:	4618      	mov	r0, r3
 800838a:	3714      	adds	r7, #20
 800838c:	46bd      	mov	sp, r7
 800838e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008392:	4770      	bx	lr

08008394 <USB_HC_Init>:
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Init(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num,
                              uint8_t epnum, uint8_t dev_address, uint8_t speed,
                              uint8_t ep_type, uint16_t mps)
{
 8008394:	b580      	push	{r7, lr}
 8008396:	b088      	sub	sp, #32
 8008398:	af00      	add	r7, sp, #0
 800839a:	6078      	str	r0, [r7, #4]
 800839c:	4608      	mov	r0, r1
 800839e:	4611      	mov	r1, r2
 80083a0:	461a      	mov	r2, r3
 80083a2:	4603      	mov	r3, r0
 80083a4:	70fb      	strb	r3, [r7, #3]
 80083a6:	460b      	mov	r3, r1
 80083a8:	70bb      	strb	r3, [r7, #2]
 80083aa:	4613      	mov	r3, r2
 80083ac:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef ret = HAL_OK;
 80083ae:	2300      	movs	r3, #0
 80083b0:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80083b2:	687b      	ldr	r3, [r7, #4]
 80083b4:	613b      	str	r3, [r7, #16]
  uint32_t HCcharEpDir;
  uint32_t HCcharLowSpeed;
  uint32_t HostCoreSpeed;

  /* Clear old interrupt conditions for this host channel. */
  USBx_HC((uint32_t)ch_num)->HCINT = CLEAR_INTERRUPT_MASK;
 80083b6:	78fb      	ldrb	r3, [r7, #3]
 80083b8:	015a      	lsls	r2, r3, #5
 80083ba:	693b      	ldr	r3, [r7, #16]
 80083bc:	4413      	add	r3, r2
 80083be:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80083c2:	461a      	mov	r2, r3
 80083c4:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80083c8:	6093      	str	r3, [r2, #8]

  /* Enable channel interrupts required for this transfer. */
  switch (ep_type)
 80083ca:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80083ce:	2b03      	cmp	r3, #3
 80083d0:	d87c      	bhi.n	80084cc <USB_HC_Init+0x138>
 80083d2:	a201      	add	r2, pc, #4	@ (adr r2, 80083d8 <USB_HC_Init+0x44>)
 80083d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80083d8:	080083e9 	.word	0x080083e9
 80083dc:	0800848f 	.word	0x0800848f
 80083e0:	080083e9 	.word	0x080083e9
 80083e4:	08008451 	.word	0x08008451
  {
    case EP_TYPE_CTRL:
    case EP_TYPE_BULK:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 80083e8:	78fb      	ldrb	r3, [r7, #3]
 80083ea:	015a      	lsls	r2, r3, #5
 80083ec:	693b      	ldr	r3, [r7, #16]
 80083ee:	4413      	add	r3, r2
 80083f0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80083f4:	461a      	mov	r2, r3
 80083f6:	f240 439d 	movw	r3, #1181	@ 0x49d
 80083fa:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_TXERRM |
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_NAKM;

      if ((epnum & 0x80U) == 0x80U)
 80083fc:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8008400:	2b00      	cmp	r3, #0
 8008402:	da10      	bge.n	8008426 <USB_HC_Init+0x92>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 8008404:	78fb      	ldrb	r3, [r7, #3]
 8008406:	015a      	lsls	r2, r3, #5
 8008408:	693b      	ldr	r3, [r7, #16]
 800840a:	4413      	add	r3, r2
 800840c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008410:	68db      	ldr	r3, [r3, #12]
 8008412:	78fa      	ldrb	r2, [r7, #3]
 8008414:	0151      	lsls	r1, r2, #5
 8008416:	693a      	ldr	r2, [r7, #16]
 8008418:	440a      	add	r2, r1
 800841a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800841e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008422:	60d3      	str	r3, [r2, #12]
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
                                                 USB_OTG_HCINTMSK_ACKM;
        }
#endif /* defined (USB_OTG_HS) */
      }
      break;
 8008424:	e055      	b.n	80084d2 <USB_HC_Init+0x13e>
        if (USBx == USB_OTG_HS)
 8008426:	687b      	ldr	r3, [r7, #4]
 8008428:	4a6f      	ldr	r2, [pc, #444]	@ (80085e8 <USB_HC_Init+0x254>)
 800842a:	4293      	cmp	r3, r2
 800842c:	d151      	bne.n	80084d2 <USB_HC_Init+0x13e>
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
 800842e:	78fb      	ldrb	r3, [r7, #3]
 8008430:	015a      	lsls	r2, r3, #5
 8008432:	693b      	ldr	r3, [r7, #16]
 8008434:	4413      	add	r3, r2
 8008436:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800843a:	68db      	ldr	r3, [r3, #12]
 800843c:	78fa      	ldrb	r2, [r7, #3]
 800843e:	0151      	lsls	r1, r2, #5
 8008440:	693a      	ldr	r2, [r7, #16]
 8008442:	440a      	add	r2, r1
 8008444:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008448:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 800844c:	60d3      	str	r3, [r2, #12]
      break;
 800844e:	e040      	b.n	80084d2 <USB_HC_Init+0x13e>

    case EP_TYPE_INTR:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8008450:	78fb      	ldrb	r3, [r7, #3]
 8008452:	015a      	lsls	r2, r3, #5
 8008454:	693b      	ldr	r3, [r7, #16]
 8008456:	4413      	add	r3, r2
 8008458:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800845c:	461a      	mov	r2, r3
 800845e:	f240 639d 	movw	r3, #1693	@ 0x69d
 8008462:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_NAKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 8008464:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8008468:	2b00      	cmp	r3, #0
 800846a:	da34      	bge.n	80084d6 <USB_HC_Init+0x142>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 800846c:	78fb      	ldrb	r3, [r7, #3]
 800846e:	015a      	lsls	r2, r3, #5
 8008470:	693b      	ldr	r3, [r7, #16]
 8008472:	4413      	add	r3, r2
 8008474:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008478:	68db      	ldr	r3, [r3, #12]
 800847a:	78fa      	ldrb	r2, [r7, #3]
 800847c:	0151      	lsls	r1, r2, #5
 800847e:	693a      	ldr	r2, [r7, #16]
 8008480:	440a      	add	r2, r1
 8008482:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008486:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800848a:	60d3      	str	r3, [r2, #12]
      }

      break;
 800848c:	e023      	b.n	80084d6 <USB_HC_Init+0x142>

    case EP_TYPE_ISOC:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 800848e:	78fb      	ldrb	r3, [r7, #3]
 8008490:	015a      	lsls	r2, r3, #5
 8008492:	693b      	ldr	r3, [r7, #16]
 8008494:	4413      	add	r3, r2
 8008496:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800849a:	461a      	mov	r2, r3
 800849c:	f240 2325 	movw	r3, #549	@ 0x225
 80084a0:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_ACKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 80084a2:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80084a6:	2b00      	cmp	r3, #0
 80084a8:	da17      	bge.n	80084da <USB_HC_Init+0x146>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_TXERRM | USB_OTG_HCINTMSK_BBERRM);
 80084aa:	78fb      	ldrb	r3, [r7, #3]
 80084ac:	015a      	lsls	r2, r3, #5
 80084ae:	693b      	ldr	r3, [r7, #16]
 80084b0:	4413      	add	r3, r2
 80084b2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80084b6:	68db      	ldr	r3, [r3, #12]
 80084b8:	78fa      	ldrb	r2, [r7, #3]
 80084ba:	0151      	lsls	r1, r2, #5
 80084bc:	693a      	ldr	r2, [r7, #16]
 80084be:	440a      	add	r2, r1
 80084c0:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80084c4:	f443 73c0 	orr.w	r3, r3, #384	@ 0x180
 80084c8:	60d3      	str	r3, [r2, #12]
      }
      break;
 80084ca:	e006      	b.n	80084da <USB_HC_Init+0x146>

    default:
      ret = HAL_ERROR;
 80084cc:	2301      	movs	r3, #1
 80084ce:	77fb      	strb	r3, [r7, #31]
      break;
 80084d0:	e004      	b.n	80084dc <USB_HC_Init+0x148>
      break;
 80084d2:	bf00      	nop
 80084d4:	e002      	b.n	80084dc <USB_HC_Init+0x148>
      break;
 80084d6:	bf00      	nop
 80084d8:	e000      	b.n	80084dc <USB_HC_Init+0x148>
      break;
 80084da:	bf00      	nop
  }

  /* Clear Hub Start Split transaction */
  USBx_HC((uint32_t)ch_num)->HCSPLT = 0U;
 80084dc:	78fb      	ldrb	r3, [r7, #3]
 80084de:	015a      	lsls	r2, r3, #5
 80084e0:	693b      	ldr	r3, [r7, #16]
 80084e2:	4413      	add	r3, r2
 80084e4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80084e8:	461a      	mov	r2, r3
 80084ea:	2300      	movs	r3, #0
 80084ec:	6053      	str	r3, [r2, #4]

  /* Enable host channel Halt interrupt */
  USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_CHHM;
 80084ee:	78fb      	ldrb	r3, [r7, #3]
 80084f0:	015a      	lsls	r2, r3, #5
 80084f2:	693b      	ldr	r3, [r7, #16]
 80084f4:	4413      	add	r3, r2
 80084f6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80084fa:	68db      	ldr	r3, [r3, #12]
 80084fc:	78fa      	ldrb	r2, [r7, #3]
 80084fe:	0151      	lsls	r1, r2, #5
 8008500:	693a      	ldr	r2, [r7, #16]
 8008502:	440a      	add	r2, r1
 8008504:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008508:	f043 0302 	orr.w	r3, r3, #2
 800850c:	60d3      	str	r3, [r2, #12]

  /* Enable the top level host channel interrupt. */
  USBx_HOST->HAINTMSK |= 1UL << (ch_num & 0xFU);
 800850e:	693b      	ldr	r3, [r7, #16]
 8008510:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8008514:	699a      	ldr	r2, [r3, #24]
 8008516:	78fb      	ldrb	r3, [r7, #3]
 8008518:	f003 030f 	and.w	r3, r3, #15
 800851c:	2101      	movs	r1, #1
 800851e:	fa01 f303 	lsl.w	r3, r1, r3
 8008522:	6939      	ldr	r1, [r7, #16]
 8008524:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 8008528:	4313      	orrs	r3, r2
 800852a:	618b      	str	r3, [r1, #24]

  /* Make sure host channel interrupts are enabled. */
  USBx->GINTMSK |= USB_OTG_GINTMSK_HCIM;
 800852c:	687b      	ldr	r3, [r7, #4]
 800852e:	699b      	ldr	r3, [r3, #24]
 8008530:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 8008534:	687b      	ldr	r3, [r7, #4]
 8008536:	619a      	str	r2, [r3, #24]

  /* Program the HCCHAR register */
  if ((epnum & 0x80U) == 0x80U)
 8008538:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800853c:	2b00      	cmp	r3, #0
 800853e:	da03      	bge.n	8008548 <USB_HC_Init+0x1b4>
  {
    HCcharEpDir = (0x1U << 15) & USB_OTG_HCCHAR_EPDIR;
 8008540:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008544:	61bb      	str	r3, [r7, #24]
 8008546:	e001      	b.n	800854c <USB_HC_Init+0x1b8>
  }
  else
  {
    HCcharEpDir = 0U;
 8008548:	2300      	movs	r3, #0
 800854a:	61bb      	str	r3, [r7, #24]
  }

  HostCoreSpeed = USB_GetHostSpeed(USBx);
 800854c:	6878      	ldr	r0, [r7, #4]
 800854e:	f7ff fef9 	bl	8008344 <USB_GetHostSpeed>
 8008552:	60f8      	str	r0, [r7, #12]

  /* LS device plugged to HUB */
  if ((speed == HPRT0_PRTSPD_LOW_SPEED) && (HostCoreSpeed != HPRT0_PRTSPD_LOW_SPEED))
 8008554:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8008558:	2b02      	cmp	r3, #2
 800855a:	d106      	bne.n	800856a <USB_HC_Init+0x1d6>
 800855c:	68fb      	ldr	r3, [r7, #12]
 800855e:	2b02      	cmp	r3, #2
 8008560:	d003      	beq.n	800856a <USB_HC_Init+0x1d6>
  {
    HCcharLowSpeed = (0x1U << 17) & USB_OTG_HCCHAR_LSDEV;
 8008562:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8008566:	617b      	str	r3, [r7, #20]
 8008568:	e001      	b.n	800856e <USB_HC_Init+0x1da>
  }
  else
  {
    HCcharLowSpeed = 0U;
 800856a:	2300      	movs	r3, #0
 800856c:	617b      	str	r3, [r7, #20]
  }

  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800856e:	787b      	ldrb	r3, [r7, #1]
 8008570:	059b      	lsls	r3, r3, #22
 8008572:	f003 52fe 	and.w	r2, r3, #532676608	@ 0x1fc00000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 8008576:	78bb      	ldrb	r3, [r7, #2]
 8008578:	02db      	lsls	r3, r3, #11
 800857a:	f403 43f0 	and.w	r3, r3, #30720	@ 0x7800
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800857e:	431a      	orrs	r2, r3
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 8008580:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8008584:	049b      	lsls	r3, r3, #18
 8008586:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 800858a:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) |
 800858c:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 800858e:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 8008592:	431a      	orrs	r2, r3
                                      USB_OTG_HCCHAR_MC_0 | HCcharEpDir | HCcharLowSpeed;
 8008594:	69bb      	ldr	r3, [r7, #24]
 8008596:	431a      	orrs	r2, r3
 8008598:	697b      	ldr	r3, [r7, #20]
 800859a:	4313      	orrs	r3, r2
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800859c:	78fa      	ldrb	r2, [r7, #3]
 800859e:	0151      	lsls	r1, r2, #5
 80085a0:	693a      	ldr	r2, [r7, #16]
 80085a2:	440a      	add	r2, r1
 80085a4:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
                                      USB_OTG_HCCHAR_MC_0 | HCcharEpDir | HCcharLowSpeed;
 80085a8:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 80085ac:	6013      	str	r3, [r2, #0]

  if ((ep_type == EP_TYPE_INTR) || (ep_type == EP_TYPE_ISOC))
 80085ae:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80085b2:	2b03      	cmp	r3, #3
 80085b4:	d003      	beq.n	80085be <USB_HC_Init+0x22a>
 80085b6:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80085ba:	2b01      	cmp	r3, #1
 80085bc:	d10f      	bne.n	80085de <USB_HC_Init+0x24a>
  {
    USBx_HC((uint32_t)ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 80085be:	78fb      	ldrb	r3, [r7, #3]
 80085c0:	015a      	lsls	r2, r3, #5
 80085c2:	693b      	ldr	r3, [r7, #16]
 80085c4:	4413      	add	r3, r2
 80085c6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80085ca:	681b      	ldr	r3, [r3, #0]
 80085cc:	78fa      	ldrb	r2, [r7, #3]
 80085ce:	0151      	lsls	r1, r2, #5
 80085d0:	693a      	ldr	r2, [r7, #16]
 80085d2:	440a      	add	r2, r1
 80085d4:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80085d8:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80085dc:	6013      	str	r3, [r2, #0]
  }

  return ret;
 80085de:	7ffb      	ldrb	r3, [r7, #31]
}
 80085e0:	4618      	mov	r0, r3
 80085e2:	3720      	adds	r7, #32
 80085e4:	46bd      	mov	sp, r7
 80085e6:	bd80      	pop	{r7, pc}
 80085e8:	40040000 	.word	0x40040000

080085ec <USB_HC_StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_HCTypeDef *hc, uint8_t dma)
{
 80085ec:	b580      	push	{r7, lr}
 80085ee:	b08c      	sub	sp, #48	@ 0x30
 80085f0:	af02      	add	r7, sp, #8
 80085f2:	60f8      	str	r0, [r7, #12]
 80085f4:	60b9      	str	r1, [r7, #8]
 80085f6:	4613      	mov	r3, r2
 80085f8:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80085fa:	68fb      	ldr	r3, [r7, #12]
 80085fc:	623b      	str	r3, [r7, #32]
  uint32_t ch_num = (uint32_t)hc->ch_num;
 80085fe:	68bb      	ldr	r3, [r7, #8]
 8008600:	785b      	ldrb	r3, [r3, #1]
 8008602:	61fb      	str	r3, [r7, #28]
  __IO uint32_t tmpreg;
  uint8_t  is_oddframe;
  uint16_t len_words;
  uint16_t num_packets;
  uint16_t max_hc_pkt_count = HC_MAX_PKT_CNT;
 8008604:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8008608:	837b      	strh	r3, [r7, #26]

#if defined (USB_OTG_HS)
  if (USBx == USB_OTG_HS)
 800860a:	68fb      	ldr	r3, [r7, #12]
 800860c:	4a5d      	ldr	r2, [pc, #372]	@ (8008784 <USB_HC_StartXfer+0x198>)
 800860e:	4293      	cmp	r3, r2
 8008610:	d12f      	bne.n	8008672 <USB_HC_StartXfer+0x86>
  {
    /* in DMA mode host Core automatically issues ping in case of NYET/NAK */
    if (dma == 1U)
 8008612:	79fb      	ldrb	r3, [r7, #7]
 8008614:	2b01      	cmp	r3, #1
 8008616:	d11c      	bne.n	8008652 <USB_HC_StartXfer+0x66>
    {
      if (((hc->ep_type == EP_TYPE_CTRL) || (hc->ep_type == EP_TYPE_BULK)) && (hc->do_ssplit == 0U))
 8008618:	68bb      	ldr	r3, [r7, #8]
 800861a:	7c9b      	ldrb	r3, [r3, #18]
 800861c:	2b00      	cmp	r3, #0
 800861e:	d003      	beq.n	8008628 <USB_HC_StartXfer+0x3c>
 8008620:	68bb      	ldr	r3, [r7, #8]
 8008622:	7c9b      	ldrb	r3, [r3, #18]
 8008624:	2b02      	cmp	r3, #2
 8008626:	d124      	bne.n	8008672 <USB_HC_StartXfer+0x86>
 8008628:	68bb      	ldr	r3, [r7, #8]
 800862a:	799b      	ldrb	r3, [r3, #6]
 800862c:	2b00      	cmp	r3, #0
 800862e:	d120      	bne.n	8008672 <USB_HC_StartXfer+0x86>
      {

        USBx_HC((uint32_t)ch_num)->HCINTMSK &= ~(USB_OTG_HCINTMSK_NYET |
 8008630:	69fb      	ldr	r3, [r7, #28]
 8008632:	015a      	lsls	r2, r3, #5
 8008634:	6a3b      	ldr	r3, [r7, #32]
 8008636:	4413      	add	r3, r2
 8008638:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800863c:	68db      	ldr	r3, [r3, #12]
 800863e:	69fa      	ldr	r2, [r7, #28]
 8008640:	0151      	lsls	r1, r2, #5
 8008642:	6a3a      	ldr	r2, [r7, #32]
 8008644:	440a      	add	r2, r1
 8008646:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800864a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800864e:	60d3      	str	r3, [r2, #12]
 8008650:	e00f      	b.n	8008672 <USB_HC_StartXfer+0x86>
                                                 USB_OTG_HCINTMSK_NAKM);
      }
    }
    else
    {
      if ((hc->speed == USBH_HS_SPEED) && (hc->do_ping == 1U))
 8008652:	68bb      	ldr	r3, [r7, #8]
 8008654:	791b      	ldrb	r3, [r3, #4]
 8008656:	2b00      	cmp	r3, #0
 8008658:	d10b      	bne.n	8008672 <USB_HC_StartXfer+0x86>
 800865a:	68bb      	ldr	r3, [r7, #8]
 800865c:	795b      	ldrb	r3, [r3, #5]
 800865e:	2b01      	cmp	r3, #1
 8008660:	d107      	bne.n	8008672 <USB_HC_StartXfer+0x86>
      {
        (void)USB_DoPing(USBx, hc->ch_num);
 8008662:	68bb      	ldr	r3, [r7, #8]
 8008664:	785b      	ldrb	r3, [r3, #1]
 8008666:	4619      	mov	r1, r3
 8008668:	68f8      	ldr	r0, [r7, #12]
 800866a:	f000 fb6b 	bl	8008d44 <USB_DoPing>
        return HAL_OK;
 800866e:	2300      	movs	r3, #0
 8008670:	e232      	b.n	8008ad8 <USB_HC_StartXfer+0x4ec>
      }
    }
  }
#endif /* defined (USB_OTG_HS) */

  if (hc->do_ssplit == 1U)
 8008672:	68bb      	ldr	r3, [r7, #8]
 8008674:	799b      	ldrb	r3, [r3, #6]
 8008676:	2b01      	cmp	r3, #1
 8008678:	d158      	bne.n	800872c <USB_HC_StartXfer+0x140>
  {
    /* Set number of packet to 1 for Split transaction */
    num_packets = 1U;
 800867a:	2301      	movs	r3, #1
 800867c:	84fb      	strh	r3, [r7, #38]	@ 0x26

    if (hc->ep_is_in != 0U)
 800867e:	68bb      	ldr	r3, [r7, #8]
 8008680:	78db      	ldrb	r3, [r3, #3]
 8008682:	2b00      	cmp	r3, #0
 8008684:	d007      	beq.n	8008696 <USB_HC_StartXfer+0xaa>
    {
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8008686:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8008688:	68ba      	ldr	r2, [r7, #8]
 800868a:	8a92      	ldrh	r2, [r2, #20]
 800868c:	fb03 f202 	mul.w	r2, r3, r2
 8008690:	68bb      	ldr	r3, [r7, #8]
 8008692:	61da      	str	r2, [r3, #28]
 8008694:	e07c      	b.n	8008790 <USB_HC_StartXfer+0x1a4>
    }
    else
    {
      if (hc->ep_type == EP_TYPE_ISOC)
 8008696:	68bb      	ldr	r3, [r7, #8]
 8008698:	7c9b      	ldrb	r3, [r3, #18]
 800869a:	2b01      	cmp	r3, #1
 800869c:	d130      	bne.n	8008700 <USB_HC_StartXfer+0x114>
      {
        if (hc->xfer_len > ISO_SPLT_MPS)
 800869e:	68bb      	ldr	r3, [r7, #8]
 80086a0:	6a1b      	ldr	r3, [r3, #32]
 80086a2:	2bbc      	cmp	r3, #188	@ 0xbc
 80086a4:	d918      	bls.n	80086d8 <USB_HC_StartXfer+0xec>
        {
          /* Isochrone Max Packet Size for Split mode */
          hc->XferSize = hc->max_packet;
 80086a6:	68bb      	ldr	r3, [r7, #8]
 80086a8:	8a9b      	ldrh	r3, [r3, #20]
 80086aa:	461a      	mov	r2, r3
 80086ac:	68bb      	ldr	r3, [r7, #8]
 80086ae:	61da      	str	r2, [r3, #28]
          hc->xfer_len = hc->XferSize;
 80086b0:	68bb      	ldr	r3, [r7, #8]
 80086b2:	69da      	ldr	r2, [r3, #28]
 80086b4:	68bb      	ldr	r3, [r7, #8]
 80086b6:	621a      	str	r2, [r3, #32]

          if ((hc->iso_splt_xactPos == HCSPLT_BEGIN) || (hc->iso_splt_xactPos == HCSPLT_MIDDLE))
 80086b8:	68bb      	ldr	r3, [r7, #8]
 80086ba:	68db      	ldr	r3, [r3, #12]
 80086bc:	2b01      	cmp	r3, #1
 80086be:	d003      	beq.n	80086c8 <USB_HC_StartXfer+0xdc>
 80086c0:	68bb      	ldr	r3, [r7, #8]
 80086c2:	68db      	ldr	r3, [r3, #12]
 80086c4:	2b02      	cmp	r3, #2
 80086c6:	d103      	bne.n	80086d0 <USB_HC_StartXfer+0xe4>
          {
            hc->iso_splt_xactPos = HCSPLT_MIDDLE;
 80086c8:	68bb      	ldr	r3, [r7, #8]
 80086ca:	2202      	movs	r2, #2
 80086cc:	60da      	str	r2, [r3, #12]
 80086ce:	e05f      	b.n	8008790 <USB_HC_StartXfer+0x1a4>
          }
          else
          {
            hc->iso_splt_xactPos = HCSPLT_BEGIN;
 80086d0:	68bb      	ldr	r3, [r7, #8]
 80086d2:	2201      	movs	r2, #1
 80086d4:	60da      	str	r2, [r3, #12]
 80086d6:	e05b      	b.n	8008790 <USB_HC_StartXfer+0x1a4>
          }
        }
        else
        {
          hc->XferSize = hc->xfer_len;
 80086d8:	68bb      	ldr	r3, [r7, #8]
 80086da:	6a1a      	ldr	r2, [r3, #32]
 80086dc:	68bb      	ldr	r3, [r7, #8]
 80086de:	61da      	str	r2, [r3, #28]

          if ((hc->iso_splt_xactPos != HCSPLT_BEGIN) && (hc->iso_splt_xactPos != HCSPLT_MIDDLE))
 80086e0:	68bb      	ldr	r3, [r7, #8]
 80086e2:	68db      	ldr	r3, [r3, #12]
 80086e4:	2b01      	cmp	r3, #1
 80086e6:	d007      	beq.n	80086f8 <USB_HC_StartXfer+0x10c>
 80086e8:	68bb      	ldr	r3, [r7, #8]
 80086ea:	68db      	ldr	r3, [r3, #12]
 80086ec:	2b02      	cmp	r3, #2
 80086ee:	d003      	beq.n	80086f8 <USB_HC_StartXfer+0x10c>
          {
            hc->iso_splt_xactPos = HCSPLT_FULL;
 80086f0:	68bb      	ldr	r3, [r7, #8]
 80086f2:	2204      	movs	r2, #4
 80086f4:	60da      	str	r2, [r3, #12]
 80086f6:	e04b      	b.n	8008790 <USB_HC_StartXfer+0x1a4>
          }
          else
          {
            hc->iso_splt_xactPos = HCSPLT_END;
 80086f8:	68bb      	ldr	r3, [r7, #8]
 80086fa:	2203      	movs	r2, #3
 80086fc:	60da      	str	r2, [r3, #12]
 80086fe:	e047      	b.n	8008790 <USB_HC_StartXfer+0x1a4>
          }
        }
      }
      else
      {
        if ((dma == 1U) && (hc->xfer_len > hc->max_packet))
 8008700:	79fb      	ldrb	r3, [r7, #7]
 8008702:	2b01      	cmp	r3, #1
 8008704:	d10d      	bne.n	8008722 <USB_HC_StartXfer+0x136>
 8008706:	68bb      	ldr	r3, [r7, #8]
 8008708:	6a1b      	ldr	r3, [r3, #32]
 800870a:	68ba      	ldr	r2, [r7, #8]
 800870c:	8a92      	ldrh	r2, [r2, #20]
 800870e:	4293      	cmp	r3, r2
 8008710:	d907      	bls.n	8008722 <USB_HC_StartXfer+0x136>
        {
          hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8008712:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8008714:	68ba      	ldr	r2, [r7, #8]
 8008716:	8a92      	ldrh	r2, [r2, #20]
 8008718:	fb03 f202 	mul.w	r2, r3, r2
 800871c:	68bb      	ldr	r3, [r7, #8]
 800871e:	61da      	str	r2, [r3, #28]
 8008720:	e036      	b.n	8008790 <USB_HC_StartXfer+0x1a4>
        }
        else
        {
          hc->XferSize = hc->xfer_len;
 8008722:	68bb      	ldr	r3, [r7, #8]
 8008724:	6a1a      	ldr	r2, [r3, #32]
 8008726:	68bb      	ldr	r3, [r7, #8]
 8008728:	61da      	str	r2, [r3, #28]
 800872a:	e031      	b.n	8008790 <USB_HC_StartXfer+0x1a4>
    }
  }
  else
  {
    /* Compute the expected number of packets associated to the transfer */
    if (hc->xfer_len > 0U)
 800872c:	68bb      	ldr	r3, [r7, #8]
 800872e:	6a1b      	ldr	r3, [r3, #32]
 8008730:	2b00      	cmp	r3, #0
 8008732:	d018      	beq.n	8008766 <USB_HC_StartXfer+0x17a>
    {
      num_packets = (uint16_t)((hc->xfer_len + hc->max_packet - 1U) / hc->max_packet);
 8008734:	68bb      	ldr	r3, [r7, #8]
 8008736:	6a1b      	ldr	r3, [r3, #32]
 8008738:	68ba      	ldr	r2, [r7, #8]
 800873a:	8a92      	ldrh	r2, [r2, #20]
 800873c:	4413      	add	r3, r2
 800873e:	3b01      	subs	r3, #1
 8008740:	68ba      	ldr	r2, [r7, #8]
 8008742:	8a92      	ldrh	r2, [r2, #20]
 8008744:	fbb3 f3f2 	udiv	r3, r3, r2
 8008748:	84fb      	strh	r3, [r7, #38]	@ 0x26

      if (num_packets > max_hc_pkt_count)
 800874a:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 800874c:	8b7b      	ldrh	r3, [r7, #26]
 800874e:	429a      	cmp	r2, r3
 8008750:	d90b      	bls.n	800876a <USB_HC_StartXfer+0x17e>
      {
        num_packets = max_hc_pkt_count;
 8008752:	8b7b      	ldrh	r3, [r7, #26]
 8008754:	84fb      	strh	r3, [r7, #38]	@ 0x26
        hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8008756:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8008758:	68ba      	ldr	r2, [r7, #8]
 800875a:	8a92      	ldrh	r2, [r2, #20]
 800875c:	fb03 f202 	mul.w	r2, r3, r2
 8008760:	68bb      	ldr	r3, [r7, #8]
 8008762:	61da      	str	r2, [r3, #28]
 8008764:	e001      	b.n	800876a <USB_HC_StartXfer+0x17e>
      }
    }
    else
    {
      num_packets = 1U;
 8008766:	2301      	movs	r3, #1
 8008768:	84fb      	strh	r3, [r7, #38]	@ 0x26

    /*
    * For IN channel HCTSIZ.XferSize is expected to be an integer multiple of
    * max_packet size.
    */
    if (hc->ep_is_in != 0U)
 800876a:	68bb      	ldr	r3, [r7, #8]
 800876c:	78db      	ldrb	r3, [r3, #3]
 800876e:	2b00      	cmp	r3, #0
 8008770:	d00a      	beq.n	8008788 <USB_HC_StartXfer+0x19c>
    {
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8008772:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8008774:	68ba      	ldr	r2, [r7, #8]
 8008776:	8a92      	ldrh	r2, [r2, #20]
 8008778:	fb03 f202 	mul.w	r2, r3, r2
 800877c:	68bb      	ldr	r3, [r7, #8]
 800877e:	61da      	str	r2, [r3, #28]
 8008780:	e006      	b.n	8008790 <USB_HC_StartXfer+0x1a4>
 8008782:	bf00      	nop
 8008784:	40040000 	.word	0x40040000
    }
    else
    {
      hc->XferSize = hc->xfer_len;
 8008788:	68bb      	ldr	r3, [r7, #8]
 800878a:	6a1a      	ldr	r2, [r3, #32]
 800878c:	68bb      	ldr	r3, [r7, #8]
 800878e:	61da      	str	r2, [r3, #28]
    }
  }

  /* Initialize the HCTSIZn register */
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8008790:	68bb      	ldr	r3, [r7, #8]
 8008792:	69db      	ldr	r3, [r3, #28]
 8008794:	f3c3 0212 	ubfx	r2, r3, #0, #19
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8008798:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800879a:	04d9      	lsls	r1, r3, #19
 800879c:	4ba3      	ldr	r3, [pc, #652]	@ (8008a2c <USB_HC_StartXfer+0x440>)
 800879e:	400b      	ands	r3, r1
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 80087a0:	431a      	orrs	r2, r3
                            (((uint32_t)hc->data_pid << 29) & USB_OTG_HCTSIZ_DPID);
 80087a2:	68bb      	ldr	r3, [r7, #8]
 80087a4:	7d9b      	ldrb	r3, [r3, #22]
 80087a6:	075b      	lsls	r3, r3, #29
 80087a8:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 80087ac:	69f9      	ldr	r1, [r7, #28]
 80087ae:	0148      	lsls	r0, r1, #5
 80087b0:	6a39      	ldr	r1, [r7, #32]
 80087b2:	4401      	add	r1, r0
 80087b4:	f501 61a0 	add.w	r1, r1, #1280	@ 0x500
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 80087b8:	4313      	orrs	r3, r2
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 80087ba:	610b      	str	r3, [r1, #16]

  if (dma != 0U)
 80087bc:	79fb      	ldrb	r3, [r7, #7]
 80087be:	2b00      	cmp	r3, #0
 80087c0:	d009      	beq.n	80087d6 <USB_HC_StartXfer+0x1ea>
  {
    /* xfer_buff MUST be 32-bits aligned */
    USBx_HC(ch_num)->HCDMA = (uint32_t)hc->xfer_buff;
 80087c2:	68bb      	ldr	r3, [r7, #8]
 80087c4:	6999      	ldr	r1, [r3, #24]
 80087c6:	69fb      	ldr	r3, [r7, #28]
 80087c8:	015a      	lsls	r2, r3, #5
 80087ca:	6a3b      	ldr	r3, [r7, #32]
 80087cc:	4413      	add	r3, r2
 80087ce:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80087d2:	460a      	mov	r2, r1
 80087d4:	615a      	str	r2, [r3, #20]
  }

  is_oddframe = (((uint32_t)USBx_HOST->HFNUM & 0x01U) != 0U) ? 0U : 1U;
 80087d6:	6a3b      	ldr	r3, [r7, #32]
 80087d8:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80087dc:	689b      	ldr	r3, [r3, #8]
 80087de:	f003 0301 	and.w	r3, r3, #1
 80087e2:	2b00      	cmp	r3, #0
 80087e4:	bf0c      	ite	eq
 80087e6:	2301      	moveq	r3, #1
 80087e8:	2300      	movne	r3, #0
 80087ea:	b2db      	uxtb	r3, r3
 80087ec:	767b      	strb	r3, [r7, #25]
  USBx_HC(ch_num)->HCCHAR &= ~USB_OTG_HCCHAR_ODDFRM;
 80087ee:	69fb      	ldr	r3, [r7, #28]
 80087f0:	015a      	lsls	r2, r3, #5
 80087f2:	6a3b      	ldr	r3, [r7, #32]
 80087f4:	4413      	add	r3, r2
 80087f6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80087fa:	681b      	ldr	r3, [r3, #0]
 80087fc:	69fa      	ldr	r2, [r7, #28]
 80087fe:	0151      	lsls	r1, r2, #5
 8008800:	6a3a      	ldr	r2, [r7, #32]
 8008802:	440a      	add	r2, r1
 8008804:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008808:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800880c:	6013      	str	r3, [r2, #0]
  USBx_HC(ch_num)->HCCHAR |= (uint32_t)is_oddframe << 29;
 800880e:	69fb      	ldr	r3, [r7, #28]
 8008810:	015a      	lsls	r2, r3, #5
 8008812:	6a3b      	ldr	r3, [r7, #32]
 8008814:	4413      	add	r3, r2
 8008816:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800881a:	681a      	ldr	r2, [r3, #0]
 800881c:	7e7b      	ldrb	r3, [r7, #25]
 800881e:	075b      	lsls	r3, r3, #29
 8008820:	69f9      	ldr	r1, [r7, #28]
 8008822:	0148      	lsls	r0, r1, #5
 8008824:	6a39      	ldr	r1, [r7, #32]
 8008826:	4401      	add	r1, r0
 8008828:	f501 61a0 	add.w	r1, r1, #1280	@ 0x500
 800882c:	4313      	orrs	r3, r2
 800882e:	600b      	str	r3, [r1, #0]

  if (hc->do_ssplit == 1U)
 8008830:	68bb      	ldr	r3, [r7, #8]
 8008832:	799b      	ldrb	r3, [r3, #6]
 8008834:	2b01      	cmp	r3, #1
 8008836:	f040 80c3 	bne.w	80089c0 <USB_HC_StartXfer+0x3d4>
  {
    /* Set Hub start Split transaction */
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 800883a:	68bb      	ldr	r3, [r7, #8]
 800883c:	7c5b      	ldrb	r3, [r3, #17]
 800883e:	01db      	lsls	r3, r3, #7
                                        (uint32_t)hc->hub_port_nbr | USB_OTG_HCSPLT_SPLITEN;
 8008840:	68ba      	ldr	r2, [r7, #8]
 8008842:	7c12      	ldrb	r2, [r2, #16]
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 8008844:	4313      	orrs	r3, r2
 8008846:	69fa      	ldr	r2, [r7, #28]
 8008848:	0151      	lsls	r1, r2, #5
 800884a:	6a3a      	ldr	r2, [r7, #32]
 800884c:	440a      	add	r2, r1
 800884e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
                                        (uint32_t)hc->hub_port_nbr | USB_OTG_HCSPLT_SPLITEN;
 8008852:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 8008856:	6053      	str	r3, [r2, #4]

    /* unmask ack & nyet for IN/OUT transactions */
    USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_ACKM |
 8008858:	69fb      	ldr	r3, [r7, #28]
 800885a:	015a      	lsls	r2, r3, #5
 800885c:	6a3b      	ldr	r3, [r7, #32]
 800885e:	4413      	add	r3, r2
 8008860:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008864:	68db      	ldr	r3, [r3, #12]
 8008866:	69fa      	ldr	r2, [r7, #28]
 8008868:	0151      	lsls	r1, r2, #5
 800886a:	6a3a      	ldr	r2, [r7, #32]
 800886c:	440a      	add	r2, r1
 800886e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008872:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8008876:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_NYET);

    if ((hc->do_csplit == 1U) && (hc->ep_is_in == 0U))
 8008878:	68bb      	ldr	r3, [r7, #8]
 800887a:	79db      	ldrb	r3, [r3, #7]
 800887c:	2b01      	cmp	r3, #1
 800887e:	d123      	bne.n	80088c8 <USB_HC_StartXfer+0x2dc>
 8008880:	68bb      	ldr	r3, [r7, #8]
 8008882:	78db      	ldrb	r3, [r3, #3]
 8008884:	2b00      	cmp	r3, #0
 8008886:	d11f      	bne.n	80088c8 <USB_HC_StartXfer+0x2dc>
    {
      USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 8008888:	69fb      	ldr	r3, [r7, #28]
 800888a:	015a      	lsls	r2, r3, #5
 800888c:	6a3b      	ldr	r3, [r7, #32]
 800888e:	4413      	add	r3, r2
 8008890:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008894:	685b      	ldr	r3, [r3, #4]
 8008896:	69fa      	ldr	r2, [r7, #28]
 8008898:	0151      	lsls	r1, r2, #5
 800889a:	6a3a      	ldr	r2, [r7, #32]
 800889c:	440a      	add	r2, r1
 800889e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80088a2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80088a6:	6053      	str	r3, [r2, #4]
      USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET;
 80088a8:	69fb      	ldr	r3, [r7, #28]
 80088aa:	015a      	lsls	r2, r3, #5
 80088ac:	6a3b      	ldr	r3, [r7, #32]
 80088ae:	4413      	add	r3, r2
 80088b0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80088b4:	68db      	ldr	r3, [r3, #12]
 80088b6:	69fa      	ldr	r2, [r7, #28]
 80088b8:	0151      	lsls	r1, r2, #5
 80088ba:	6a3a      	ldr	r2, [r7, #32]
 80088bc:	440a      	add	r2, r1
 80088be:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80088c2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80088c6:	60d3      	str	r3, [r2, #12]
    }

    if (((hc->ep_type == EP_TYPE_ISOC) || (hc->ep_type == EP_TYPE_INTR)) &&
 80088c8:	68bb      	ldr	r3, [r7, #8]
 80088ca:	7c9b      	ldrb	r3, [r3, #18]
 80088cc:	2b01      	cmp	r3, #1
 80088ce:	d003      	beq.n	80088d8 <USB_HC_StartXfer+0x2ec>
 80088d0:	68bb      	ldr	r3, [r7, #8]
 80088d2:	7c9b      	ldrb	r3, [r3, #18]
 80088d4:	2b03      	cmp	r3, #3
 80088d6:	d117      	bne.n	8008908 <USB_HC_StartXfer+0x31c>
        (hc->do_csplit == 1U) && (hc->ep_is_in == 1U))
 80088d8:	68bb      	ldr	r3, [r7, #8]
 80088da:	79db      	ldrb	r3, [r3, #7]
    if (((hc->ep_type == EP_TYPE_ISOC) || (hc->ep_type == EP_TYPE_INTR)) &&
 80088dc:	2b01      	cmp	r3, #1
 80088de:	d113      	bne.n	8008908 <USB_HC_StartXfer+0x31c>
        (hc->do_csplit == 1U) && (hc->ep_is_in == 1U))
 80088e0:	68bb      	ldr	r3, [r7, #8]
 80088e2:	78db      	ldrb	r3, [r3, #3]
 80088e4:	2b01      	cmp	r3, #1
 80088e6:	d10f      	bne.n	8008908 <USB_HC_StartXfer+0x31c>
    {
      USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 80088e8:	69fb      	ldr	r3, [r7, #28]
 80088ea:	015a      	lsls	r2, r3, #5
 80088ec:	6a3b      	ldr	r3, [r7, #32]
 80088ee:	4413      	add	r3, r2
 80088f0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80088f4:	685b      	ldr	r3, [r3, #4]
 80088f6:	69fa      	ldr	r2, [r7, #28]
 80088f8:	0151      	lsls	r1, r2, #5
 80088fa:	6a3a      	ldr	r2, [r7, #32]
 80088fc:	440a      	add	r2, r1
 80088fe:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008902:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008906:	6053      	str	r3, [r2, #4]
    }

    /* Position management for iso out transaction on split mode */
    if ((hc->ep_type == EP_TYPE_ISOC) && (hc->ep_is_in == 0U))
 8008908:	68bb      	ldr	r3, [r7, #8]
 800890a:	7c9b      	ldrb	r3, [r3, #18]
 800890c:	2b01      	cmp	r3, #1
 800890e:	d162      	bne.n	80089d6 <USB_HC_StartXfer+0x3ea>
 8008910:	68bb      	ldr	r3, [r7, #8]
 8008912:	78db      	ldrb	r3, [r3, #3]
 8008914:	2b00      	cmp	r3, #0
 8008916:	d15e      	bne.n	80089d6 <USB_HC_StartXfer+0x3ea>
    {
      /* Set data payload position */
      switch (hc->iso_splt_xactPos)
 8008918:	68bb      	ldr	r3, [r7, #8]
 800891a:	68db      	ldr	r3, [r3, #12]
 800891c:	3b01      	subs	r3, #1
 800891e:	2b03      	cmp	r3, #3
 8008920:	d858      	bhi.n	80089d4 <USB_HC_StartXfer+0x3e8>
 8008922:	a201      	add	r2, pc, #4	@ (adr r2, 8008928 <USB_HC_StartXfer+0x33c>)
 8008924:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008928:	08008939 	.word	0x08008939
 800892c:	0800895b 	.word	0x0800895b
 8008930:	0800897d 	.word	0x0800897d
 8008934:	0800899f 	.word	0x0800899f
      {
        case HCSPLT_BEGIN:
          /* First data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_1;
 8008938:	69fb      	ldr	r3, [r7, #28]
 800893a:	015a      	lsls	r2, r3, #5
 800893c:	6a3b      	ldr	r3, [r7, #32]
 800893e:	4413      	add	r3, r2
 8008940:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008944:	685b      	ldr	r3, [r3, #4]
 8008946:	69fa      	ldr	r2, [r7, #28]
 8008948:	0151      	lsls	r1, r2, #5
 800894a:	6a3a      	ldr	r2, [r7, #32]
 800894c:	440a      	add	r2, r1
 800894e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008952:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008956:	6053      	str	r3, [r2, #4]
          break;
 8008958:	e03d      	b.n	80089d6 <USB_HC_StartXfer+0x3ea>

        case HCSPLT_MIDDLE:
          /* Middle data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_Pos;
 800895a:	69fb      	ldr	r3, [r7, #28]
 800895c:	015a      	lsls	r2, r3, #5
 800895e:	6a3b      	ldr	r3, [r7, #32]
 8008960:	4413      	add	r3, r2
 8008962:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008966:	685b      	ldr	r3, [r3, #4]
 8008968:	69fa      	ldr	r2, [r7, #28]
 800896a:	0151      	lsls	r1, r2, #5
 800896c:	6a3a      	ldr	r2, [r7, #32]
 800896e:	440a      	add	r2, r1
 8008970:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008974:	f043 030e 	orr.w	r3, r3, #14
 8008978:	6053      	str	r3, [r2, #4]
          break;
 800897a:	e02c      	b.n	80089d6 <USB_HC_StartXfer+0x3ea>

        case HCSPLT_END:
          /* End data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_0;
 800897c:	69fb      	ldr	r3, [r7, #28]
 800897e:	015a      	lsls	r2, r3, #5
 8008980:	6a3b      	ldr	r3, [r7, #32]
 8008982:	4413      	add	r3, r2
 8008984:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008988:	685b      	ldr	r3, [r3, #4]
 800898a:	69fa      	ldr	r2, [r7, #28]
 800898c:	0151      	lsls	r1, r2, #5
 800898e:	6a3a      	ldr	r2, [r7, #32]
 8008990:	440a      	add	r2, r1
 8008992:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008996:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800899a:	6053      	str	r3, [r2, #4]
          break;
 800899c:	e01b      	b.n	80089d6 <USB_HC_StartXfer+0x3ea>

        case HCSPLT_FULL:
          /* Entire data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS;
 800899e:	69fb      	ldr	r3, [r7, #28]
 80089a0:	015a      	lsls	r2, r3, #5
 80089a2:	6a3b      	ldr	r3, [r7, #32]
 80089a4:	4413      	add	r3, r2
 80089a6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80089aa:	685b      	ldr	r3, [r3, #4]
 80089ac:	69fa      	ldr	r2, [r7, #28]
 80089ae:	0151      	lsls	r1, r2, #5
 80089b0:	6a3a      	ldr	r2, [r7, #32]
 80089b2:	440a      	add	r2, r1
 80089b4:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80089b8:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80089bc:	6053      	str	r3, [r2, #4]
          break;
 80089be:	e00a      	b.n	80089d6 <USB_HC_StartXfer+0x3ea>
    }
  }
  else
  {
    /* Clear Hub Start Split transaction */
    USBx_HC((uint32_t)ch_num)->HCSPLT = 0U;
 80089c0:	69fb      	ldr	r3, [r7, #28]
 80089c2:	015a      	lsls	r2, r3, #5
 80089c4:	6a3b      	ldr	r3, [r7, #32]
 80089c6:	4413      	add	r3, r2
 80089c8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80089cc:	461a      	mov	r2, r3
 80089ce:	2300      	movs	r3, #0
 80089d0:	6053      	str	r3, [r2, #4]
 80089d2:	e000      	b.n	80089d6 <USB_HC_StartXfer+0x3ea>
          break;
 80089d4:	bf00      	nop
  }

  /* Set host channel enable */
  tmpreg = USBx_HC(ch_num)->HCCHAR;
 80089d6:	69fb      	ldr	r3, [r7, #28]
 80089d8:	015a      	lsls	r2, r3, #5
 80089da:	6a3b      	ldr	r3, [r7, #32]
 80089dc:	4413      	add	r3, r2
 80089de:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80089e2:	681b      	ldr	r3, [r3, #0]
 80089e4:	613b      	str	r3, [r7, #16]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80089e6:	693b      	ldr	r3, [r7, #16]
 80089e8:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80089ec:	613b      	str	r3, [r7, #16]

  /* make sure to set the correct ep direction */
  if (hc->ep_is_in != 0U)
 80089ee:	68bb      	ldr	r3, [r7, #8]
 80089f0:	78db      	ldrb	r3, [r3, #3]
 80089f2:	2b00      	cmp	r3, #0
 80089f4:	d004      	beq.n	8008a00 <USB_HC_StartXfer+0x414>
  {
    tmpreg |= USB_OTG_HCCHAR_EPDIR;
 80089f6:	693b      	ldr	r3, [r7, #16]
 80089f8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80089fc:	613b      	str	r3, [r7, #16]
 80089fe:	e003      	b.n	8008a08 <USB_HC_StartXfer+0x41c>
  }
  else
  {
    tmpreg &= ~USB_OTG_HCCHAR_EPDIR;
 8008a00:	693b      	ldr	r3, [r7, #16]
 8008a02:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8008a06:	613b      	str	r3, [r7, #16]
  }
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 8008a08:	693b      	ldr	r3, [r7, #16]
 8008a0a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8008a0e:	613b      	str	r3, [r7, #16]
  USBx_HC(ch_num)->HCCHAR = tmpreg;
 8008a10:	69fb      	ldr	r3, [r7, #28]
 8008a12:	015a      	lsls	r2, r3, #5
 8008a14:	6a3b      	ldr	r3, [r7, #32]
 8008a16:	4413      	add	r3, r2
 8008a18:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008a1c:	461a      	mov	r2, r3
 8008a1e:	693b      	ldr	r3, [r7, #16]
 8008a20:	6013      	str	r3, [r2, #0]

  if (dma != 0U) /* dma mode */
 8008a22:	79fb      	ldrb	r3, [r7, #7]
 8008a24:	2b00      	cmp	r3, #0
 8008a26:	d003      	beq.n	8008a30 <USB_HC_StartXfer+0x444>
  {
    return HAL_OK;
 8008a28:	2300      	movs	r3, #0
 8008a2a:	e055      	b.n	8008ad8 <USB_HC_StartXfer+0x4ec>
 8008a2c:	1ff80000 	.word	0x1ff80000
  }

  if ((hc->ep_is_in == 0U) && (hc->xfer_len > 0U) && (hc->do_csplit == 0U))
 8008a30:	68bb      	ldr	r3, [r7, #8]
 8008a32:	78db      	ldrb	r3, [r3, #3]
 8008a34:	2b00      	cmp	r3, #0
 8008a36:	d14e      	bne.n	8008ad6 <USB_HC_StartXfer+0x4ea>
 8008a38:	68bb      	ldr	r3, [r7, #8]
 8008a3a:	6a1b      	ldr	r3, [r3, #32]
 8008a3c:	2b00      	cmp	r3, #0
 8008a3e:	d04a      	beq.n	8008ad6 <USB_HC_StartXfer+0x4ea>
 8008a40:	68bb      	ldr	r3, [r7, #8]
 8008a42:	79db      	ldrb	r3, [r3, #7]
 8008a44:	2b00      	cmp	r3, #0
 8008a46:	d146      	bne.n	8008ad6 <USB_HC_StartXfer+0x4ea>
  {
    switch (hc->ep_type)
 8008a48:	68bb      	ldr	r3, [r7, #8]
 8008a4a:	7c9b      	ldrb	r3, [r3, #18]
 8008a4c:	2b03      	cmp	r3, #3
 8008a4e:	d831      	bhi.n	8008ab4 <USB_HC_StartXfer+0x4c8>
 8008a50:	a201      	add	r2, pc, #4	@ (adr r2, 8008a58 <USB_HC_StartXfer+0x46c>)
 8008a52:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008a56:	bf00      	nop
 8008a58:	08008a69 	.word	0x08008a69
 8008a5c:	08008a8d 	.word	0x08008a8d
 8008a60:	08008a69 	.word	0x08008a69
 8008a64:	08008a8d 	.word	0x08008a8d
    {
      /* Non periodic transfer */
      case EP_TYPE_CTRL:
      case EP_TYPE_BULK:

        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 8008a68:	68bb      	ldr	r3, [r7, #8]
 8008a6a:	6a1b      	ldr	r3, [r3, #32]
 8008a6c:	3303      	adds	r3, #3
 8008a6e:	089b      	lsrs	r3, r3, #2
 8008a70:	82fb      	strh	r3, [r7, #22]

        /* check if there is enough space in FIFO space */
        if (len_words > (USBx->HNPTXSTS & 0xFFFFU))
 8008a72:	8afa      	ldrh	r2, [r7, #22]
 8008a74:	68fb      	ldr	r3, [r7, #12]
 8008a76:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008a78:	b29b      	uxth	r3, r3
 8008a7a:	429a      	cmp	r2, r3
 8008a7c:	d91c      	bls.n	8008ab8 <USB_HC_StartXfer+0x4cc>
        {
          /* need to process data in nptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_NPTXFEM;
 8008a7e:	68fb      	ldr	r3, [r7, #12]
 8008a80:	699b      	ldr	r3, [r3, #24]
 8008a82:	f043 0220 	orr.w	r2, r3, #32
 8008a86:	68fb      	ldr	r3, [r7, #12]
 8008a88:	619a      	str	r2, [r3, #24]
        }
        break;
 8008a8a:	e015      	b.n	8008ab8 <USB_HC_StartXfer+0x4cc>

      /* Periodic transfer */
      case EP_TYPE_INTR:
      case EP_TYPE_ISOC:
        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 8008a8c:	68bb      	ldr	r3, [r7, #8]
 8008a8e:	6a1b      	ldr	r3, [r3, #32]
 8008a90:	3303      	adds	r3, #3
 8008a92:	089b      	lsrs	r3, r3, #2
 8008a94:	82fb      	strh	r3, [r7, #22]
        /* check if there is enough space in FIFO space */
        if (len_words > (USBx_HOST->HPTXSTS & 0xFFFFU)) /* split the transfer */
 8008a96:	8afa      	ldrh	r2, [r7, #22]
 8008a98:	6a3b      	ldr	r3, [r7, #32]
 8008a9a:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8008a9e:	691b      	ldr	r3, [r3, #16]
 8008aa0:	b29b      	uxth	r3, r3
 8008aa2:	429a      	cmp	r2, r3
 8008aa4:	d90a      	bls.n	8008abc <USB_HC_StartXfer+0x4d0>
        {
          /* need to process data in ptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_PTXFEM;
 8008aa6:	68fb      	ldr	r3, [r7, #12]
 8008aa8:	699b      	ldr	r3, [r3, #24]
 8008aaa:	f043 6280 	orr.w	r2, r3, #67108864	@ 0x4000000
 8008aae:	68fb      	ldr	r3, [r7, #12]
 8008ab0:	619a      	str	r2, [r3, #24]
        }
        break;
 8008ab2:	e003      	b.n	8008abc <USB_HC_StartXfer+0x4d0>

      default:
        break;
 8008ab4:	bf00      	nop
 8008ab6:	e002      	b.n	8008abe <USB_HC_StartXfer+0x4d2>
        break;
 8008ab8:	bf00      	nop
 8008aba:	e000      	b.n	8008abe <USB_HC_StartXfer+0x4d2>
        break;
 8008abc:	bf00      	nop
    }

    /* Write packet into the Tx FIFO. */
    (void)USB_WritePacket(USBx, hc->xfer_buff, hc->ch_num, (uint16_t)hc->xfer_len, 0);
 8008abe:	68bb      	ldr	r3, [r7, #8]
 8008ac0:	6999      	ldr	r1, [r3, #24]
 8008ac2:	68bb      	ldr	r3, [r7, #8]
 8008ac4:	785a      	ldrb	r2, [r3, #1]
 8008ac6:	68bb      	ldr	r3, [r7, #8]
 8008ac8:	6a1b      	ldr	r3, [r3, #32]
 8008aca:	b29b      	uxth	r3, r3
 8008acc:	2000      	movs	r0, #0
 8008ace:	9000      	str	r0, [sp, #0]
 8008ad0:	68f8      	ldr	r0, [r7, #12]
 8008ad2:	f7ff f9cf 	bl	8007e74 <USB_WritePacket>
  }

  return HAL_OK;
 8008ad6:	2300      	movs	r3, #0
}
 8008ad8:	4618      	mov	r0, r3
 8008ada:	3728      	adds	r7, #40	@ 0x28
 8008adc:	46bd      	mov	sp, r7
 8008ade:	bd80      	pop	{r7, pc}

08008ae0 <USB_HC_ReadInterrupt>:
  * @brief Read all host channel interrupts status
  * @param  USBx  Selected device
  * @retval HAL state
  */
uint32_t USB_HC_ReadInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8008ae0:	b480      	push	{r7}
 8008ae2:	b085      	sub	sp, #20
 8008ae4:	af00      	add	r7, sp, #0
 8008ae6:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008ae8:	687b      	ldr	r3, [r7, #4]
 8008aea:	60fb      	str	r3, [r7, #12]

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 8008aec:	68fb      	ldr	r3, [r7, #12]
 8008aee:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8008af2:	695b      	ldr	r3, [r3, #20]
 8008af4:	b29b      	uxth	r3, r3
}
 8008af6:	4618      	mov	r0, r3
 8008af8:	3714      	adds	r7, #20
 8008afa:	46bd      	mov	sp, r7
 8008afc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b00:	4770      	bx	lr

08008b02 <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(const USB_OTG_GlobalTypeDef *USBx, uint8_t hc_num)
{
 8008b02:	b480      	push	{r7}
 8008b04:	b089      	sub	sp, #36	@ 0x24
 8008b06:	af00      	add	r7, sp, #0
 8008b08:	6078      	str	r0, [r7, #4]
 8008b0a:	460b      	mov	r3, r1
 8008b0c:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008b0e:	687b      	ldr	r3, [r7, #4]
 8008b10:	61fb      	str	r3, [r7, #28]
  uint32_t hcnum = (uint32_t)hc_num;
 8008b12:	78fb      	ldrb	r3, [r7, #3]
 8008b14:	61bb      	str	r3, [r7, #24]
  __IO uint32_t count = 0U;
 8008b16:	2300      	movs	r3, #0
 8008b18:	60bb      	str	r3, [r7, #8]
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 8008b1a:	69bb      	ldr	r3, [r7, #24]
 8008b1c:	015a      	lsls	r2, r3, #5
 8008b1e:	69fb      	ldr	r3, [r7, #28]
 8008b20:	4413      	add	r3, r2
 8008b22:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008b26:	681b      	ldr	r3, [r3, #0]
 8008b28:	0c9b      	lsrs	r3, r3, #18
 8008b2a:	f003 0303 	and.w	r3, r3, #3
 8008b2e:	617b      	str	r3, [r7, #20]
  uint32_t ChannelEna = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) >> 31;
 8008b30:	69bb      	ldr	r3, [r7, #24]
 8008b32:	015a      	lsls	r2, r3, #5
 8008b34:	69fb      	ldr	r3, [r7, #28]
 8008b36:	4413      	add	r3, r2
 8008b38:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008b3c:	681b      	ldr	r3, [r3, #0]
 8008b3e:	0fdb      	lsrs	r3, r3, #31
 8008b40:	f003 0301 	and.w	r3, r3, #1
 8008b44:	613b      	str	r3, [r7, #16]
  uint32_t SplitEna = (USBx_HC(hcnum)->HCSPLT & USB_OTG_HCSPLT_SPLITEN) >> 31;
 8008b46:	69bb      	ldr	r3, [r7, #24]
 8008b48:	015a      	lsls	r2, r3, #5
 8008b4a:	69fb      	ldr	r3, [r7, #28]
 8008b4c:	4413      	add	r3, r2
 8008b4e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008b52:	685b      	ldr	r3, [r3, #4]
 8008b54:	0fdb      	lsrs	r3, r3, #31
 8008b56:	f003 0301 	and.w	r3, r3, #1
 8008b5a:	60fb      	str	r3, [r7, #12]

  /* In buffer DMA, Channel disable must not be programmed for non-split periodic channels.
     At the end of the next uframe/frame (in the worst case), the core generates a channel halted
     and disables the channel automatically. */

  if ((((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == USB_OTG_GAHBCFG_DMAEN) && (SplitEna == 0U)) &&
 8008b5c:	687b      	ldr	r3, [r7, #4]
 8008b5e:	689b      	ldr	r3, [r3, #8]
 8008b60:	f003 0320 	and.w	r3, r3, #32
 8008b64:	2b20      	cmp	r3, #32
 8008b66:	d10d      	bne.n	8008b84 <USB_HC_Halt+0x82>
 8008b68:	68fb      	ldr	r3, [r7, #12]
 8008b6a:	2b00      	cmp	r3, #0
 8008b6c:	d10a      	bne.n	8008b84 <USB_HC_Halt+0x82>
 8008b6e:	693b      	ldr	r3, [r7, #16]
 8008b70:	2b00      	cmp	r3, #0
 8008b72:	d005      	beq.n	8008b80 <USB_HC_Halt+0x7e>
      ((ChannelEna == 0U) || (((HcEpType == HCCHAR_ISOC) || (HcEpType == HCCHAR_INTR)))))
 8008b74:	697b      	ldr	r3, [r7, #20]
 8008b76:	2b01      	cmp	r3, #1
 8008b78:	d002      	beq.n	8008b80 <USB_HC_Halt+0x7e>
 8008b7a:	697b      	ldr	r3, [r7, #20]
 8008b7c:	2b03      	cmp	r3, #3
 8008b7e:	d101      	bne.n	8008b84 <USB_HC_Halt+0x82>
  {
    return HAL_OK;
 8008b80:	2300      	movs	r3, #0
 8008b82:	e0d8      	b.n	8008d36 <USB_HC_Halt+0x234>
  }

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 8008b84:	697b      	ldr	r3, [r7, #20]
 8008b86:	2b00      	cmp	r3, #0
 8008b88:	d002      	beq.n	8008b90 <USB_HC_Halt+0x8e>
 8008b8a:	697b      	ldr	r3, [r7, #20]
 8008b8c:	2b02      	cmp	r3, #2
 8008b8e:	d173      	bne.n	8008c78 <USB_HC_Halt+0x176>
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 8008b90:	69bb      	ldr	r3, [r7, #24]
 8008b92:	015a      	lsls	r2, r3, #5
 8008b94:	69fb      	ldr	r3, [r7, #28]
 8008b96:	4413      	add	r3, r2
 8008b98:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008b9c:	681b      	ldr	r3, [r3, #0]
 8008b9e:	69ba      	ldr	r2, [r7, #24]
 8008ba0:	0151      	lsls	r1, r2, #5
 8008ba2:	69fa      	ldr	r2, [r7, #28]
 8008ba4:	440a      	add	r2, r1
 8008ba6:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008baa:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8008bae:	6013      	str	r3, [r2, #0]

    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8008bb0:	687b      	ldr	r3, [r7, #4]
 8008bb2:	689b      	ldr	r3, [r3, #8]
 8008bb4:	f003 0320 	and.w	r3, r3, #32
 8008bb8:	2b00      	cmp	r3, #0
 8008bba:	d14a      	bne.n	8008c52 <USB_HC_Halt+0x150>
    {
      if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 8008bbc:	687b      	ldr	r3, [r7, #4]
 8008bbe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008bc0:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8008bc4:	2b00      	cmp	r3, #0
 8008bc6:	d133      	bne.n	8008c30 <USB_HC_Halt+0x12e>
      {
        USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 8008bc8:	69bb      	ldr	r3, [r7, #24]
 8008bca:	015a      	lsls	r2, r3, #5
 8008bcc:	69fb      	ldr	r3, [r7, #28]
 8008bce:	4413      	add	r3, r2
 8008bd0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008bd4:	681b      	ldr	r3, [r3, #0]
 8008bd6:	69ba      	ldr	r2, [r7, #24]
 8008bd8:	0151      	lsls	r1, r2, #5
 8008bda:	69fa      	ldr	r2, [r7, #28]
 8008bdc:	440a      	add	r2, r1
 8008bde:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008be2:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8008be6:	6013      	str	r3, [r2, #0]
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8008be8:	69bb      	ldr	r3, [r7, #24]
 8008bea:	015a      	lsls	r2, r3, #5
 8008bec:	69fb      	ldr	r3, [r7, #28]
 8008bee:	4413      	add	r3, r2
 8008bf0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008bf4:	681b      	ldr	r3, [r3, #0]
 8008bf6:	69ba      	ldr	r2, [r7, #24]
 8008bf8:	0151      	lsls	r1, r2, #5
 8008bfa:	69fa      	ldr	r2, [r7, #28]
 8008bfc:	440a      	add	r2, r1
 8008bfe:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008c02:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8008c06:	6013      	str	r3, [r2, #0]
        do
        {
          count++;
 8008c08:	68bb      	ldr	r3, [r7, #8]
 8008c0a:	3301      	adds	r3, #1
 8008c0c:	60bb      	str	r3, [r7, #8]

          if (count > 1000U)
 8008c0e:	68bb      	ldr	r3, [r7, #8]
 8008c10:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8008c14:	d82e      	bhi.n	8008c74 <USB_HC_Halt+0x172>
          {
            break;
          }
        } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8008c16:	69bb      	ldr	r3, [r7, #24]
 8008c18:	015a      	lsls	r2, r3, #5
 8008c1a:	69fb      	ldr	r3, [r7, #28]
 8008c1c:	4413      	add	r3, r2
 8008c1e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008c22:	681b      	ldr	r3, [r3, #0]
 8008c24:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8008c28:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008c2c:	d0ec      	beq.n	8008c08 <USB_HC_Halt+0x106>
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8008c2e:	e081      	b.n	8008d34 <USB_HC_Halt+0x232>
      }
      else
      {
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8008c30:	69bb      	ldr	r3, [r7, #24]
 8008c32:	015a      	lsls	r2, r3, #5
 8008c34:	69fb      	ldr	r3, [r7, #28]
 8008c36:	4413      	add	r3, r2
 8008c38:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008c3c:	681b      	ldr	r3, [r3, #0]
 8008c3e:	69ba      	ldr	r2, [r7, #24]
 8008c40:	0151      	lsls	r1, r2, #5
 8008c42:	69fa      	ldr	r2, [r7, #28]
 8008c44:	440a      	add	r2, r1
 8008c46:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008c4a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8008c4e:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8008c50:	e070      	b.n	8008d34 <USB_HC_Halt+0x232>
      }
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8008c52:	69bb      	ldr	r3, [r7, #24]
 8008c54:	015a      	lsls	r2, r3, #5
 8008c56:	69fb      	ldr	r3, [r7, #28]
 8008c58:	4413      	add	r3, r2
 8008c5a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008c5e:	681b      	ldr	r3, [r3, #0]
 8008c60:	69ba      	ldr	r2, [r7, #24]
 8008c62:	0151      	lsls	r1, r2, #5
 8008c64:	69fa      	ldr	r2, [r7, #28]
 8008c66:	440a      	add	r2, r1
 8008c68:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008c6c:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8008c70:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8008c72:	e05f      	b.n	8008d34 <USB_HC_Halt+0x232>
            break;
 8008c74:	bf00      	nop
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8008c76:	e05d      	b.n	8008d34 <USB_HC_Halt+0x232>
    }
  }
  else
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 8008c78:	69bb      	ldr	r3, [r7, #24]
 8008c7a:	015a      	lsls	r2, r3, #5
 8008c7c:	69fb      	ldr	r3, [r7, #28]
 8008c7e:	4413      	add	r3, r2
 8008c80:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008c84:	681b      	ldr	r3, [r3, #0]
 8008c86:	69ba      	ldr	r2, [r7, #24]
 8008c88:	0151      	lsls	r1, r2, #5
 8008c8a:	69fa      	ldr	r2, [r7, #28]
 8008c8c:	440a      	add	r2, r1
 8008c8e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008c92:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8008c96:	6013      	str	r3, [r2, #0]

    if ((USBx_HOST->HPTXSTS & (0xFFU << 16)) == 0U)
 8008c98:	69fb      	ldr	r3, [r7, #28]
 8008c9a:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8008c9e:	691b      	ldr	r3, [r3, #16]
 8008ca0:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8008ca4:	2b00      	cmp	r3, #0
 8008ca6:	d133      	bne.n	8008d10 <USB_HC_Halt+0x20e>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 8008ca8:	69bb      	ldr	r3, [r7, #24]
 8008caa:	015a      	lsls	r2, r3, #5
 8008cac:	69fb      	ldr	r3, [r7, #28]
 8008cae:	4413      	add	r3, r2
 8008cb0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008cb4:	681b      	ldr	r3, [r3, #0]
 8008cb6:	69ba      	ldr	r2, [r7, #24]
 8008cb8:	0151      	lsls	r1, r2, #5
 8008cba:	69fa      	ldr	r2, [r7, #28]
 8008cbc:	440a      	add	r2, r1
 8008cbe:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008cc2:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8008cc6:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8008cc8:	69bb      	ldr	r3, [r7, #24]
 8008cca:	015a      	lsls	r2, r3, #5
 8008ccc:	69fb      	ldr	r3, [r7, #28]
 8008cce:	4413      	add	r3, r2
 8008cd0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008cd4:	681b      	ldr	r3, [r3, #0]
 8008cd6:	69ba      	ldr	r2, [r7, #24]
 8008cd8:	0151      	lsls	r1, r2, #5
 8008cda:	69fa      	ldr	r2, [r7, #28]
 8008cdc:	440a      	add	r2, r1
 8008cde:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008ce2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8008ce6:	6013      	str	r3, [r2, #0]
      do
      {
        count++;
 8008ce8:	68bb      	ldr	r3, [r7, #8]
 8008cea:	3301      	adds	r3, #1
 8008cec:	60bb      	str	r3, [r7, #8]

        if (count > 1000U)
 8008cee:	68bb      	ldr	r3, [r7, #8]
 8008cf0:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8008cf4:	d81d      	bhi.n	8008d32 <USB_HC_Halt+0x230>
        {
          break;
        }
      } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8008cf6:	69bb      	ldr	r3, [r7, #24]
 8008cf8:	015a      	lsls	r2, r3, #5
 8008cfa:	69fb      	ldr	r3, [r7, #28]
 8008cfc:	4413      	add	r3, r2
 8008cfe:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008d02:	681b      	ldr	r3, [r3, #0]
 8008d04:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8008d08:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008d0c:	d0ec      	beq.n	8008ce8 <USB_HC_Halt+0x1e6>
 8008d0e:	e011      	b.n	8008d34 <USB_HC_Halt+0x232>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8008d10:	69bb      	ldr	r3, [r7, #24]
 8008d12:	015a      	lsls	r2, r3, #5
 8008d14:	69fb      	ldr	r3, [r7, #28]
 8008d16:	4413      	add	r3, r2
 8008d18:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008d1c:	681b      	ldr	r3, [r3, #0]
 8008d1e:	69ba      	ldr	r2, [r7, #24]
 8008d20:	0151      	lsls	r1, r2, #5
 8008d22:	69fa      	ldr	r2, [r7, #28]
 8008d24:	440a      	add	r2, r1
 8008d26:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008d2a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8008d2e:	6013      	str	r3, [r2, #0]
 8008d30:	e000      	b.n	8008d34 <USB_HC_Halt+0x232>
          break;
 8008d32:	bf00      	nop
    }
  }

  return HAL_OK;
 8008d34:	2300      	movs	r3, #0
}
 8008d36:	4618      	mov	r0, r3
 8008d38:	3724      	adds	r7, #36	@ 0x24
 8008d3a:	46bd      	mov	sp, r7
 8008d3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d40:	4770      	bx	lr
	...

08008d44 <USB_DoPing>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_DoPing(const USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num)
{
 8008d44:	b480      	push	{r7}
 8008d46:	b087      	sub	sp, #28
 8008d48:	af00      	add	r7, sp, #0
 8008d4a:	6078      	str	r0, [r7, #4]
 8008d4c:	460b      	mov	r3, r1
 8008d4e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008d50:	687b      	ldr	r3, [r7, #4]
 8008d52:	617b      	str	r3, [r7, #20]
  uint32_t chnum = (uint32_t)ch_num;
 8008d54:	78fb      	ldrb	r3, [r7, #3]
 8008d56:	613b      	str	r3, [r7, #16]
  uint32_t num_packets = 1U;
 8008d58:	2301      	movs	r3, #1
 8008d5a:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  USBx_HC(chnum)->HCTSIZ = ((num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8008d5c:	68fb      	ldr	r3, [r7, #12]
 8008d5e:	04da      	lsls	r2, r3, #19
 8008d60:	4b15      	ldr	r3, [pc, #84]	@ (8008db8 <USB_DoPing+0x74>)
 8008d62:	4013      	ands	r3, r2
 8008d64:	693a      	ldr	r2, [r7, #16]
 8008d66:	0151      	lsls	r1, r2, #5
 8008d68:	697a      	ldr	r2, [r7, #20]
 8008d6a:	440a      	add	r2, r1
 8008d6c:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008d70:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8008d74:	6113      	str	r3, [r2, #16]
                           USB_OTG_HCTSIZ_DOPING;

  /* Set host channel enable */
  tmpreg = USBx_HC(chnum)->HCCHAR;
 8008d76:	693b      	ldr	r3, [r7, #16]
 8008d78:	015a      	lsls	r2, r3, #5
 8008d7a:	697b      	ldr	r3, [r7, #20]
 8008d7c:	4413      	add	r3, r2
 8008d7e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008d82:	681b      	ldr	r3, [r3, #0]
 8008d84:	60bb      	str	r3, [r7, #8]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8008d86:	68bb      	ldr	r3, [r7, #8]
 8008d88:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8008d8c:	60bb      	str	r3, [r7, #8]
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 8008d8e:	68bb      	ldr	r3, [r7, #8]
 8008d90:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8008d94:	60bb      	str	r3, [r7, #8]
  USBx_HC(chnum)->HCCHAR = tmpreg;
 8008d96:	693b      	ldr	r3, [r7, #16]
 8008d98:	015a      	lsls	r2, r3, #5
 8008d9a:	697b      	ldr	r3, [r7, #20]
 8008d9c:	4413      	add	r3, r2
 8008d9e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008da2:	461a      	mov	r2, r3
 8008da4:	68bb      	ldr	r3, [r7, #8]
 8008da6:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 8008da8:	2300      	movs	r3, #0
}
 8008daa:	4618      	mov	r0, r3
 8008dac:	371c      	adds	r7, #28
 8008dae:	46bd      	mov	sp, r7
 8008db0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008db4:	4770      	bx	lr
 8008db6:	bf00      	nop
 8008db8:	1ff80000 	.word	0x1ff80000

08008dbc <_tx_byte_allocate>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_byte_allocate(TX_BYTE_POOL *pool_ptr, VOID **memory_ptr, ULONG memory_size,  ULONG wait_option)
{
 8008dbc:	b580      	push	{r7, lr}
 8008dbe:	b096      	sub	sp, #88	@ 0x58
 8008dc0:	af00      	add	r7, sp, #0
 8008dc2:	60f8      	str	r0, [r7, #12]
 8008dc4:	60b9      	str	r1, [r7, #8]
 8008dc6:	607a      	str	r2, [r7, #4]
 8008dc8:	603b      	str	r3, [r7, #0]
#endif


    /* Round the memory size up to the next size that is evenly divisible by
       an ALIGN_TYPE (this is typically a 32-bit ULONG).  This guarantees proper alignment.  */
    memory_size = (((memory_size + (sizeof(ALIGN_TYPE)))-((ALIGN_TYPE) 1))/(sizeof(ALIGN_TYPE))) * (sizeof(ALIGN_TYPE));
 8008dca:	687b      	ldr	r3, [r7, #4]
 8008dcc:	3303      	adds	r3, #3
 8008dce:	f023 0303 	bic.w	r3, r3, #3
 8008dd2:	607b      	str	r3, [r7, #4]
{
unsigned int posture;
#ifdef TX_PORT_USE_BASEPRI
    __asm__ volatile ("MRS  %0, BASEPRI ": "=r" (posture));
#else
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8008dd4:	f3ef 8310 	mrs	r3, PRIMASK
 8008dd8:	637b      	str	r3, [r7, #52]	@ 0x34
#endif
    return(posture);
 8008dda:	6b7b      	ldr	r3, [r7, #52]	@ 0x34

__attribute__( ( always_inline ) ) static inline unsigned int __disable_interrupts(void)
{
unsigned int int_posture;

    int_posture = __get_interrupt_posture();
 8008ddc:	633b      	str	r3, [r7, #48]	@ 0x30

#ifdef TX_PORT_USE_BASEPRI
    __set_basepri_value(TX_PORT_BASEPRI);
#else
    __asm__ volatile ("CPSID i" : : : "memory");
 8008dde:	b672      	cpsid	i
#endif
    return(int_posture);
 8008de0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30

    /* Disable interrupts.  */
    TX_DISABLE
 8008de2:	657b      	str	r3, [r7, #84]	@ 0x54

    /* Pickup thread pointer.  */
    TX_THREAD_GET_CURRENT(thread_ptr)
 8008de4:	4b55      	ldr	r3, [pc, #340]	@ (8008f3c <_tx_byte_allocate+0x180>)
 8008de6:	681b      	ldr	r3, [r3, #0]
 8008de8:	64bb      	str	r3, [r7, #72]	@ 0x48
    lower_tbu =  *((ULONG *) (log_entry_ptr + TX_EL_EVENT_TIME_LOWER_OFFSET));
    upper_tbu =  *((ULONG *) (log_entry_ptr + TX_EL_EVENT_TIME_UPPER_OFFSET));
#endif

    /* Set the search finished flag to false.  */
    finished =  TX_FALSE;
 8008dea:	2300      	movs	r3, #0
 8008dec:	64fb      	str	r3, [r7, #76]	@ 0x4c
    /* Loop to handle cases where the owner of the pool changed.  */
    do
    {

        /* Indicate that this thread is the current owner.  */
        pool_ptr -> tx_byte_pool_owner =  thread_ptr;
 8008dee:	68fb      	ldr	r3, [r7, #12]
 8008df0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008df2:	621a      	str	r2, [r3, #32]
 8008df4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008df6:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8008df8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008dfa:	f383 8810 	msr	PRIMASK, r3
}
 8008dfe:	bf00      	nop
        /* Restore interrupts.  */
        TX_RESTORE

        /* At this point, the executing thread owns the pool and can perform a search
           for free memory.  */
        work_ptr =  _tx_byte_pool_search(pool_ptr, memory_size);
 8008e00:	6879      	ldr	r1, [r7, #4]
 8008e02:	68f8      	ldr	r0, [r7, #12]
 8008e04:	f000 f9b2 	bl	800916c <_tx_byte_pool_search>
 8008e08:	6478      	str	r0, [r7, #68]	@ 0x44
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8008e0a:	f3ef 8310 	mrs	r3, PRIMASK
 8008e0e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    return(posture);
 8008e10:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    int_posture = __get_interrupt_posture();
 8008e12:	62bb      	str	r3, [r7, #40]	@ 0x28
    __asm__ volatile ("CPSID i" : : : "memory");
 8008e14:	b672      	cpsid	i
    return(int_posture);
 8008e16:	6abb      	ldr	r3, [r7, #40]	@ 0x28

        /* Optional processing extension.  */
        TX_BYTE_ALLOCATE_EXTENSION

        /* Lockout interrupts.  */
        TX_DISABLE
 8008e18:	657b      	str	r3, [r7, #84]	@ 0x54

        /* Determine if we are finished.  */
        if (work_ptr != TX_NULL)
 8008e1a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008e1c:	2b00      	cmp	r3, #0
 8008e1e:	d002      	beq.n	8008e26 <_tx_byte_allocate+0x6a>
        {

            /* Yes, we have found a block the search is finished.  */
            finished =  TX_TRUE;
 8008e20:	2301      	movs	r3, #1
 8008e22:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008e24:	e006      	b.n	8008e34 <_tx_byte_allocate+0x78>
        }
        else
        {

            /* No block was found, does this thread still own the pool?  */
            if (pool_ptr -> tx_byte_pool_owner == thread_ptr)
 8008e26:	68fb      	ldr	r3, [r7, #12]
 8008e28:	6a1b      	ldr	r3, [r3, #32]
 8008e2a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008e2c:	429a      	cmp	r2, r3
 8008e2e:	d101      	bne.n	8008e34 <_tx_byte_allocate+0x78>
            {

                /* Yes, then we have looked through the entire pool and haven't found the memory.  */
                finished =  TX_TRUE;
 8008e30:	2301      	movs	r3, #1
 8008e32:	64fb      	str	r3, [r7, #76]	@ 0x4c
            }
        }

    } while (finished == TX_FALSE);
 8008e34:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008e36:	2b00      	cmp	r3, #0
 8008e38:	d0d9      	beq.n	8008dee <_tx_byte_allocate+0x32>

    /* Copy the pointer into the return destination.  */
    *memory_ptr =  (VOID *) work_ptr;
 8008e3a:	68bb      	ldr	r3, [r7, #8]
 8008e3c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008e3e:	601a      	str	r2, [r3, #0]

    /* Determine if memory was found.  */
    if (work_ptr != TX_NULL)
 8008e40:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008e42:	2b00      	cmp	r3, #0
 8008e44:	d008      	beq.n	8008e58 <_tx_byte_allocate+0x9c>
 8008e46:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008e48:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8008e4a:	6a3b      	ldr	r3, [r7, #32]
 8008e4c:	f383 8810 	msr	PRIMASK, r3
}
 8008e50:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Set the status to success.  */
        status =  TX_SUCCESS;
 8008e52:	2300      	movs	r3, #0
 8008e54:	653b      	str	r3, [r7, #80]	@ 0x50
 8008e56:	e06c      	b.n	8008f32 <_tx_byte_allocate+0x176>
    {

        /* No memory of sufficient size was found...  */

        /* Determine if the request specifies suspension.  */
        if (wait_option != TX_NO_WAIT)
 8008e58:	683b      	ldr	r3, [r7, #0]
 8008e5a:	2b00      	cmp	r3, #0
 8008e5c:	d061      	beq.n	8008f22 <_tx_byte_allocate+0x166>
        {

            /* Determine if the preempt disable flag is non-zero.  */
            if (_tx_thread_preempt_disable != ((UINT) 0))
 8008e5e:	4b38      	ldr	r3, [pc, #224]	@ (8008f40 <_tx_byte_allocate+0x184>)
 8008e60:	681b      	ldr	r3, [r3, #0]
 8008e62:	2b00      	cmp	r3, #0
 8008e64:	d007      	beq.n	8008e76 <_tx_byte_allocate+0xba>
            {

                /* Suspension is not allowed if the preempt disable flag is non-zero at this point - return error completion.  */
                status =  TX_NO_MEMORY;
 8008e66:	2310      	movs	r3, #16
 8008e68:	653b      	str	r3, [r7, #80]	@ 0x50
 8008e6a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008e6c:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8008e6e:	69fb      	ldr	r3, [r7, #28]
 8008e70:	f383 8810 	msr	PRIMASK, r3
}
 8008e74:	e05d      	b.n	8008f32 <_tx_byte_allocate+0x176>
                /* Increment the number of suspensions on this pool.  */
                pool_ptr -> tx_byte_pool_performance_suspension_count++;
#endif

                /* Setup cleanup routine pointer.  */
                thread_ptr -> tx_thread_suspend_cleanup =  &(_tx_byte_pool_cleanup);
 8008e76:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008e78:	4a32      	ldr	r2, [pc, #200]	@ (8008f44 <_tx_byte_allocate+0x188>)
 8008e7a:	669a      	str	r2, [r3, #104]	@ 0x68

                /* Setup cleanup information, i.e. this pool control
                   block.  */
                thread_ptr -> tx_thread_suspend_control_block =  (VOID *) pool_ptr;
 8008e7c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008e7e:	68fa      	ldr	r2, [r7, #12]
 8008e80:	66da      	str	r2, [r3, #108]	@ 0x6c

                /* Save the return memory pointer address as well.  */
                thread_ptr -> tx_thread_additional_suspend_info =  (VOID *) memory_ptr;
 8008e82:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008e84:	68ba      	ldr	r2, [r7, #8]
 8008e86:	67da      	str	r2, [r3, #124]	@ 0x7c

                /* Save the byte size requested.  */
                thread_ptr -> tx_thread_suspend_info =  memory_size;
 8008e88:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008e8a:	687a      	ldr	r2, [r7, #4]
 8008e8c:	679a      	str	r2, [r3, #120]	@ 0x78

#ifndef TX_NOT_INTERRUPTABLE

                /* Increment the suspension sequence number, which is used to identify
                   this suspension event.  */
                thread_ptr -> tx_thread_suspension_sequence++;
 8008e8e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008e90:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8008e94:	1c5a      	adds	r2, r3, #1
 8008e96:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008e98:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
#endif

                /* Pickup the number of suspended threads.  */
                suspended_count =  pool_ptr -> tx_byte_pool_suspended_count;
 8008e9c:	68fb      	ldr	r3, [r7, #12]
 8008e9e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008ea0:	643b      	str	r3, [r7, #64]	@ 0x40

                /* Increment the suspension count.  */
                (pool_ptr -> tx_byte_pool_suspended_count)++;
 8008ea2:	68fb      	ldr	r3, [r7, #12]
 8008ea4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008ea6:	1c5a      	adds	r2, r3, #1
 8008ea8:	68fb      	ldr	r3, [r7, #12]
 8008eaa:	629a      	str	r2, [r3, #40]	@ 0x28

                /* Setup suspension list.  */
                if (suspended_count == TX_NO_SUSPENSIONS)
 8008eac:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008eae:	2b00      	cmp	r3, #0
 8008eb0:	d109      	bne.n	8008ec6 <_tx_byte_allocate+0x10a>
                {

                    /* No other threads are suspended.  Setup the head pointer and
                       just setup this threads pointers to itself.  */
                    pool_ptr -> tx_byte_pool_suspension_list =      thread_ptr;
 8008eb2:	68fb      	ldr	r3, [r7, #12]
 8008eb4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008eb6:	625a      	str	r2, [r3, #36]	@ 0x24
                    thread_ptr -> tx_thread_suspended_next =        thread_ptr;
 8008eb8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008eba:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008ebc:	671a      	str	r2, [r3, #112]	@ 0x70
                    thread_ptr -> tx_thread_suspended_previous =    thread_ptr;
 8008ebe:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008ec0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008ec2:	675a      	str	r2, [r3, #116]	@ 0x74
 8008ec4:	e011      	b.n	8008eea <_tx_byte_allocate+0x12e>
                }
                else
                {

                    /* This list is not NULL, add current thread to the end. */
                    next_thread =                                   pool_ptr -> tx_byte_pool_suspension_list;
 8008ec6:	68fb      	ldr	r3, [r7, #12]
 8008ec8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008eca:	63fb      	str	r3, [r7, #60]	@ 0x3c
                    thread_ptr -> tx_thread_suspended_next =        next_thread;
 8008ecc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008ece:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8008ed0:	671a      	str	r2, [r3, #112]	@ 0x70
                    previous_thread =                               next_thread -> tx_thread_suspended_previous;
 8008ed2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008ed4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008ed6:	63bb      	str	r3, [r7, #56]	@ 0x38
                    thread_ptr -> tx_thread_suspended_previous =    previous_thread;
 8008ed8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008eda:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8008edc:	675a      	str	r2, [r3, #116]	@ 0x74
                    previous_thread -> tx_thread_suspended_next =   thread_ptr;
 8008ede:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008ee0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008ee2:	671a      	str	r2, [r3, #112]	@ 0x70
                    next_thread -> tx_thread_suspended_previous =   thread_ptr;
 8008ee4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008ee6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008ee8:	675a      	str	r2, [r3, #116]	@ 0x74
                }

                /* Set the state to suspended.  */
                thread_ptr -> tx_thread_state =       TX_BYTE_MEMORY;
 8008eea:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008eec:	2209      	movs	r2, #9
 8008eee:	631a      	str	r2, [r3, #48]	@ 0x30
                /* Restore interrupts.  */
                TX_RESTORE
#else

                /* Set the suspending flag.  */
                thread_ptr -> tx_thread_suspending =  TX_TRUE;
 8008ef0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008ef2:	2201      	movs	r2, #1
 8008ef4:	639a      	str	r2, [r3, #56]	@ 0x38

                /* Setup the timeout period.  */
                thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks =  wait_option;
 8008ef6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008ef8:	683a      	ldr	r2, [r7, #0]
 8008efa:	64da      	str	r2, [r3, #76]	@ 0x4c

                /* Temporarily disable preemption.  */
                _tx_thread_preempt_disable++;
 8008efc:	4b10      	ldr	r3, [pc, #64]	@ (8008f40 <_tx_byte_allocate+0x184>)
 8008efe:	681b      	ldr	r3, [r3, #0]
 8008f00:	3301      	adds	r3, #1
 8008f02:	4a0f      	ldr	r2, [pc, #60]	@ (8008f40 <_tx_byte_allocate+0x184>)
 8008f04:	6013      	str	r3, [r2, #0]
 8008f06:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008f08:	61bb      	str	r3, [r7, #24]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8008f0a:	69bb      	ldr	r3, [r7, #24]
 8008f0c:	f383 8810 	msr	PRIMASK, r3
}
 8008f10:	bf00      	nop

                /* Restore interrupts.  */
                TX_RESTORE

                /* Call actual thread suspension routine.  */
                _tx_thread_system_suspend(thread_ptr);
 8008f12:	6cb8      	ldr	r0, [r7, #72]	@ 0x48
 8008f14:	f002 fce2 	bl	800b8dc <_tx_thread_system_suspend>
                    *((ULONG *) (log_entry_ptr + TX_EL_EVENT_INFO_4_OFFSET)) =  (ULONG) *memory_ptr;
                }
#endif

                /* Return the completion status.  */
                status =  thread_ptr -> tx_thread_suspend_status;
 8008f18:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008f1a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008f1e:	653b      	str	r3, [r7, #80]	@ 0x50
 8008f20:	e007      	b.n	8008f32 <_tx_byte_allocate+0x176>
 8008f22:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008f24:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8008f26:	697b      	ldr	r3, [r7, #20]
 8008f28:	f383 8810 	msr	PRIMASK, r3
}
 8008f2c:	bf00      	nop

            /* Restore interrupts.  */
            TX_RESTORE

            /* Immediate return, return error completion.  */
            status =  TX_NO_MEMORY;
 8008f2e:	2310      	movs	r3, #16
 8008f30:	653b      	str	r3, [r7, #80]	@ 0x50
        }
    }

    /* Return completion status.  */
    return(status);
 8008f32:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
}
 8008f34:	4618      	mov	r0, r3
 8008f36:	3758      	adds	r7, #88	@ 0x58
 8008f38:	46bd      	mov	sp, r7
 8008f3a:	bd80      	pop	{r7, pc}
 8008f3c:	2001192c 	.word	0x2001192c
 8008f40:	200119c4 	.word	0x200119c4
 8008f44:	08008f49 	.word	0x08008f49

08008f48 <_tx_byte_pool_cleanup>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_byte_pool_cleanup(TX_THREAD *thread_ptr, ULONG suspension_sequence)
{
 8008f48:	b580      	push	{r7, lr}
 8008f4a:	b08e      	sub	sp, #56	@ 0x38
 8008f4c:	af00      	add	r7, sp, #0
 8008f4e:	6078      	str	r0, [r7, #4]
 8008f50:	6039      	str	r1, [r7, #0]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8008f52:	f3ef 8310 	mrs	r3, PRIMASK
 8008f56:	623b      	str	r3, [r7, #32]
    return(posture);
 8008f58:	6a3b      	ldr	r3, [r7, #32]
    int_posture = __get_interrupt_posture();
 8008f5a:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("CPSID i" : : : "memory");
 8008f5c:	b672      	cpsid	i
    return(int_posture);
 8008f5e:	69fb      	ldr	r3, [r7, #28]


#ifndef TX_NOT_INTERRUPTABLE

    /* Disable interrupts to remove the suspended thread from the byte pool.  */
    TX_DISABLE
 8008f60:	637b      	str	r3, [r7, #52]	@ 0x34

    /* Determine if the cleanup is still required.  */
    if (thread_ptr -> tx_thread_suspend_cleanup == &(_tx_byte_pool_cleanup))
 8008f62:	687b      	ldr	r3, [r7, #4]
 8008f64:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8008f66:	4a33      	ldr	r2, [pc, #204]	@ (8009034 <_tx_byte_pool_cleanup+0xec>)
 8008f68:	4293      	cmp	r3, r2
 8008f6a:	d158      	bne.n	800901e <_tx_byte_pool_cleanup+0xd6>
    {

        /* Check for valid suspension sequence.  */
        if (suspension_sequence == thread_ptr -> tx_thread_suspension_sequence)
 8008f6c:	687b      	ldr	r3, [r7, #4]
 8008f6e:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8008f72:	683a      	ldr	r2, [r7, #0]
 8008f74:	429a      	cmp	r2, r3
 8008f76:	d152      	bne.n	800901e <_tx_byte_pool_cleanup+0xd6>
        {

            /* Setup pointer to byte pool control block.  */
            pool_ptr =  TX_VOID_TO_BYTE_POOL_POINTER_CONVERT(thread_ptr -> tx_thread_suspend_control_block);
 8008f78:	687b      	ldr	r3, [r7, #4]
 8008f7a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008f7c:	633b      	str	r3, [r7, #48]	@ 0x30

            /* Check for a NULL byte pool pointer.  */
            if (pool_ptr != TX_NULL)
 8008f7e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f80:	2b00      	cmp	r3, #0
 8008f82:	d04c      	beq.n	800901e <_tx_byte_pool_cleanup+0xd6>
            {

                /* Check for valid pool ID.  */
                if (pool_ptr -> tx_byte_pool_id == TX_BYTE_POOL_ID)
 8008f84:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f86:	681b      	ldr	r3, [r3, #0]
 8008f88:	4a2b      	ldr	r2, [pc, #172]	@ (8009038 <_tx_byte_pool_cleanup+0xf0>)
 8008f8a:	4293      	cmp	r3, r2
 8008f8c:	d147      	bne.n	800901e <_tx_byte_pool_cleanup+0xd6>
                {

                    /* Determine if there are any thread suspensions.  */
                    if (pool_ptr -> tx_byte_pool_suspended_count != TX_NO_SUSPENSIONS)
 8008f8e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f90:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008f92:	2b00      	cmp	r3, #0
 8008f94:	d043      	beq.n	800901e <_tx_byte_pool_cleanup+0xd6>
                        /* Setup pointer to byte pool control block.  */
                        pool_ptr =  TX_VOID_TO_BYTE_POOL_POINTER_CONVERT(thread_ptr -> tx_thread_suspend_control_block);
#endif

                        /* Thread suspended for memory... Clear the suspension cleanup flag.  */
                        thread_ptr -> tx_thread_suspend_cleanup =  TX_NULL;
 8008f96:	687b      	ldr	r3, [r7, #4]
 8008f98:	2200      	movs	r2, #0
 8008f9a:	669a      	str	r2, [r3, #104]	@ 0x68

                        /* Decrement the suspension count.  */
                        pool_ptr -> tx_byte_pool_suspended_count--;
 8008f9c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f9e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008fa0:	1e5a      	subs	r2, r3, #1
 8008fa2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008fa4:	629a      	str	r2, [r3, #40]	@ 0x28

                        /* Pickup the suspended count.  */
                        suspended_count =  pool_ptr -> tx_byte_pool_suspended_count;
 8008fa6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008fa8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008faa:	62fb      	str	r3, [r7, #44]	@ 0x2c

                        /* Remove the suspended thread from the list.  */

                        /* See if this is the only suspended thread on the list.  */
                        if (suspended_count == TX_NO_SUSPENSIONS)
 8008fac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008fae:	2b00      	cmp	r3, #0
 8008fb0:	d103      	bne.n	8008fba <_tx_byte_pool_cleanup+0x72>
                        {

                            /* Yes, the only suspended thread.  */

                            /* Update the head pointer.  */
                            pool_ptr -> tx_byte_pool_suspension_list =  TX_NULL;
 8008fb2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008fb4:	2200      	movs	r2, #0
 8008fb6:	625a      	str	r2, [r3, #36]	@ 0x24
 8008fb8:	e013      	b.n	8008fe2 <_tx_byte_pool_cleanup+0x9a>
                        {

                            /* At least one more thread is on the same suspension list.  */

                            /* Update the links of the adjacent threads.  */
                            next_thread =                                   thread_ptr -> tx_thread_suspended_next;
 8008fba:	687b      	ldr	r3, [r7, #4]
 8008fbc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008fbe:	62bb      	str	r3, [r7, #40]	@ 0x28
                            previous_thread =                               thread_ptr -> tx_thread_suspended_previous;
 8008fc0:	687b      	ldr	r3, [r7, #4]
 8008fc2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008fc4:	627b      	str	r3, [r7, #36]	@ 0x24
                            next_thread -> tx_thread_suspended_previous =   previous_thread;
 8008fc6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008fc8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008fca:	675a      	str	r2, [r3, #116]	@ 0x74
                            previous_thread -> tx_thread_suspended_next =   next_thread;
 8008fcc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008fce:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008fd0:	671a      	str	r2, [r3, #112]	@ 0x70

                            /* Determine if we need to update the head pointer.  */
                            if (pool_ptr -> tx_byte_pool_suspension_list == thread_ptr)
 8008fd2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008fd4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008fd6:	687a      	ldr	r2, [r7, #4]
 8008fd8:	429a      	cmp	r2, r3
 8008fda:	d102      	bne.n	8008fe2 <_tx_byte_pool_cleanup+0x9a>
                            {

                                /* Update the list head pointer.  */
                                pool_ptr -> tx_byte_pool_suspension_list =      next_thread;
 8008fdc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008fde:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008fe0:	625a      	str	r2, [r3, #36]	@ 0x24
                            }
                        }

                        /* Now we need to determine if this cleanup is from a terminate, timeout,
                           or from a wait abort.  */
                        if (thread_ptr -> tx_thread_state == TX_BYTE_MEMORY)
 8008fe2:	687b      	ldr	r3, [r7, #4]
 8008fe4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008fe6:	2b09      	cmp	r3, #9
 8008fe8:	d119      	bne.n	800901e <_tx_byte_pool_cleanup+0xd6>
                            /* Increment the number of timeouts on this byte pool.  */
                            pool_ptr -> tx_byte_pool_performance_timeout_count++;
#endif

                            /* Setup return status.  */
                            thread_ptr -> tx_thread_suspend_status =  TX_NO_MEMORY;
 8008fea:	687b      	ldr	r3, [r7, #4]
 8008fec:	2210      	movs	r2, #16
 8008fee:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
                            /* Resume the thread!  */
                            _tx_thread_system_ni_resume(thread_ptr);
#else

                            /* Temporarily disable preemption.  */
                            _tx_thread_preempt_disable++;
 8008ff2:	4b12      	ldr	r3, [pc, #72]	@ (800903c <_tx_byte_pool_cleanup+0xf4>)
 8008ff4:	681b      	ldr	r3, [r3, #0]
 8008ff6:	3301      	adds	r3, #1
 8008ff8:	4a10      	ldr	r2, [pc, #64]	@ (800903c <_tx_byte_pool_cleanup+0xf4>)
 8008ffa:	6013      	str	r3, [r2, #0]
 8008ffc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008ffe:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8009000:	693b      	ldr	r3, [r7, #16]
 8009002:	f383 8810 	msr	PRIMASK, r3
}
 8009006:	bf00      	nop

                            /* Restore interrupts.  */
                            TX_RESTORE

                            /* Resume the thread!  */
                            _tx_thread_system_resume(thread_ptr);
 8009008:	6878      	ldr	r0, [r7, #4]
 800900a:	f002 fb67 	bl	800b6dc <_tx_thread_system_resume>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800900e:	f3ef 8310 	mrs	r3, PRIMASK
 8009012:	61bb      	str	r3, [r7, #24]
    return(posture);
 8009014:	69bb      	ldr	r3, [r7, #24]
    int_posture = __get_interrupt_posture();
 8009016:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("CPSID i" : : : "memory");
 8009018:	b672      	cpsid	i
    return(int_posture);
 800901a:	697b      	ldr	r3, [r7, #20]

                            /* Disable interrupts.  */
                            TX_DISABLE
 800901c:	637b      	str	r3, [r7, #52]	@ 0x34
 800901e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009020:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8009022:	68fb      	ldr	r3, [r7, #12]
 8009024:	f383 8810 	msr	PRIMASK, r3
}
 8009028:	bf00      	nop
    }

    /* Restore interrupts.  */
    TX_RESTORE
#endif
}
 800902a:	bf00      	nop
 800902c:	3738      	adds	r7, #56	@ 0x38
 800902e:	46bd      	mov	sp, r7
 8009030:	bd80      	pop	{r7, pc}
 8009032:	bf00      	nop
 8009034:	08008f49 	.word	0x08008f49
 8009038:	42595445 	.word	0x42595445
 800903c:	200119c4 	.word	0x200119c4

08009040 <_tx_byte_pool_create>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_byte_pool_create(TX_BYTE_POOL *pool_ptr, CHAR *name_ptr, VOID *pool_start, ULONG pool_size)
{
 8009040:	b580      	push	{r7, lr}
 8009042:	b08e      	sub	sp, #56	@ 0x38
 8009044:	af00      	add	r7, sp, #0
 8009046:	60f8      	str	r0, [r7, #12]
 8009048:	60b9      	str	r1, [r7, #8]
 800904a:	607a      	str	r2, [r7, #4]
 800904c:	603b      	str	r3, [r7, #0]
TX_BYTE_POOL        *previous_pool;
ALIGN_TYPE          *free_ptr;


    /* Initialize the byte pool control block to all zeros.  */
    TX_MEMSET(pool_ptr, 0, (sizeof(TX_BYTE_POOL)));
 800904e:	2234      	movs	r2, #52	@ 0x34
 8009050:	2100      	movs	r1, #0
 8009052:	68f8      	ldr	r0, [r7, #12]
 8009054:	f00a f9ee 	bl	8013434 <memset>

    /* Round the pool size down to something that is evenly divisible by
       an ULONG.  */
    pool_size =   (pool_size/(sizeof(ALIGN_TYPE))) * (sizeof(ALIGN_TYPE));
 8009058:	683b      	ldr	r3, [r7, #0]
 800905a:	f023 0303 	bic.w	r3, r3, #3
 800905e:	603b      	str	r3, [r7, #0]

    /* Setup the basic byte pool fields.  */
    pool_ptr -> tx_byte_pool_name =              name_ptr;
 8009060:	68fb      	ldr	r3, [r7, #12]
 8009062:	68ba      	ldr	r2, [r7, #8]
 8009064:	605a      	str	r2, [r3, #4]

    /* Save the start and size of the pool.  */
    pool_ptr -> tx_byte_pool_start =   TX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 8009066:	68fb      	ldr	r3, [r7, #12]
 8009068:	687a      	ldr	r2, [r7, #4]
 800906a:	619a      	str	r2, [r3, #24]
    pool_ptr -> tx_byte_pool_size =    pool_size;
 800906c:	68fb      	ldr	r3, [r7, #12]
 800906e:	683a      	ldr	r2, [r7, #0]
 8009070:	61da      	str	r2, [r3, #28]

    /* Setup memory list to the beginning as well as the search pointer.  */
    pool_ptr -> tx_byte_pool_list =    TX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 8009072:	68fb      	ldr	r3, [r7, #12]
 8009074:	687a      	ldr	r2, [r7, #4]
 8009076:	611a      	str	r2, [r3, #16]
    pool_ptr -> tx_byte_pool_search =  TX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 8009078:	68fb      	ldr	r3, [r7, #12]
 800907a:	687a      	ldr	r2, [r7, #4]
 800907c:	615a      	str	r2, [r3, #20]

    /* Initially, the pool will have two blocks.  One large block at the
       beginning that is available and a small allocated block at the end
       of the pool that is there just for the algorithm.  Be sure to count
       the available block's header in the available bytes count.  */
    pool_ptr -> tx_byte_pool_available =   pool_size - ((sizeof(VOID *)) + (sizeof(ALIGN_TYPE)));
 800907e:	683b      	ldr	r3, [r7, #0]
 8009080:	f1a3 0208 	sub.w	r2, r3, #8
 8009084:	68fb      	ldr	r3, [r7, #12]
 8009086:	609a      	str	r2, [r3, #8]
    pool_ptr -> tx_byte_pool_fragments =   ((UINT) 2);
 8009088:	68fb      	ldr	r3, [r7, #12]
 800908a:	2202      	movs	r2, #2
 800908c:	60da      	str	r2, [r3, #12]
    /* Each block contains a "next" pointer that points to the next block in the pool followed by a ALIGN_TYPE
       field that contains either the constant TX_BYTE_BLOCK_FREE (if the block is free) or a pointer to the
       owning pool (if the block is allocated).  */

    /* Calculate the end of the pool's memory area.  */
    block_ptr =  TX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 800908e:	687b      	ldr	r3, [r7, #4]
 8009090:	637b      	str	r3, [r7, #52]	@ 0x34
    block_ptr =  TX_UCHAR_POINTER_ADD(block_ptr, pool_size);
 8009092:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8009094:	683b      	ldr	r3, [r7, #0]
 8009096:	4413      	add	r3, r2
 8009098:	637b      	str	r3, [r7, #52]	@ 0x34

    /* Backup the end of the pool pointer and build the pre-allocated block.  */
    block_ptr =  TX_UCHAR_POINTER_SUB(block_ptr, (sizeof(ALIGN_TYPE)));
 800909a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800909c:	3b04      	subs	r3, #4
 800909e:	637b      	str	r3, [r7, #52]	@ 0x34

    /* Cast the pool pointer into a ULONG.  */
    temp_ptr =             TX_BYTE_POOL_TO_UCHAR_POINTER_CONVERT(pool_ptr);
 80090a0:	68fb      	ldr	r3, [r7, #12]
 80090a2:	633b      	str	r3, [r7, #48]	@ 0x30
    block_indirect_ptr =   TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(block_ptr);
 80090a4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80090a6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    *block_indirect_ptr =  temp_ptr;
 80090a8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80090aa:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80090ac:	601a      	str	r2, [r3, #0]

    block_ptr =            TX_UCHAR_POINTER_SUB(block_ptr, (sizeof(UCHAR *)));
 80090ae:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80090b0:	3b04      	subs	r3, #4
 80090b2:	637b      	str	r3, [r7, #52]	@ 0x34
    block_indirect_ptr =   TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(block_ptr);
 80090b4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80090b6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    *block_indirect_ptr =  TX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 80090b8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80090ba:	687a      	ldr	r2, [r7, #4]
 80090bc:	601a      	str	r2, [r3, #0]

    /* Now setup the large available block in the pool.  */
    temp_ptr =             TX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 80090be:	687b      	ldr	r3, [r7, #4]
 80090c0:	633b      	str	r3, [r7, #48]	@ 0x30
    block_indirect_ptr =   TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(temp_ptr);
 80090c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80090c4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    *block_indirect_ptr =  block_ptr;
 80090c6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80090c8:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80090ca:	601a      	str	r2, [r3, #0]
    block_ptr =            TX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 80090cc:	687b      	ldr	r3, [r7, #4]
 80090ce:	637b      	str	r3, [r7, #52]	@ 0x34
    block_ptr =            TX_UCHAR_POINTER_ADD(block_ptr, (sizeof(UCHAR *)));
 80090d0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80090d2:	3304      	adds	r3, #4
 80090d4:	637b      	str	r3, [r7, #52]	@ 0x34
    free_ptr =             TX_UCHAR_TO_ALIGN_TYPE_POINTER_CONVERT(block_ptr);
 80090d6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80090d8:	62bb      	str	r3, [r7, #40]	@ 0x28
    *free_ptr =            TX_BYTE_BLOCK_FREE;
 80090da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80090dc:	4a1f      	ldr	r2, [pc, #124]	@ (800915c <_tx_byte_pool_create+0x11c>)
 80090de:	601a      	str	r2, [r3, #0]

    /* Clear the owner id.  */
    pool_ptr -> tx_byte_pool_owner =  TX_NULL;
 80090e0:	68fb      	ldr	r3, [r7, #12]
 80090e2:	2200      	movs	r2, #0
 80090e4:	621a      	str	r2, [r3, #32]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 80090e6:	f3ef 8310 	mrs	r3, PRIMASK
 80090ea:	61bb      	str	r3, [r7, #24]
    return(posture);
 80090ec:	69bb      	ldr	r3, [r7, #24]
    int_posture = __get_interrupt_posture();
 80090ee:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("CPSID i" : : : "memory");
 80090f0:	b672      	cpsid	i
    return(int_posture);
 80090f2:	697b      	ldr	r3, [r7, #20]

    /* Disable interrupts to place the byte pool on the created list.  */
    TX_DISABLE
 80090f4:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Setup the byte pool ID to make it valid.  */
    pool_ptr -> tx_byte_pool_id =  TX_BYTE_POOL_ID;
 80090f6:	68fb      	ldr	r3, [r7, #12]
 80090f8:	4a19      	ldr	r2, [pc, #100]	@ (8009160 <_tx_byte_pool_create+0x120>)
 80090fa:	601a      	str	r2, [r3, #0]

    /* Place the byte pool on the list of created byte pools.  First,
       check for an empty list.  */
    if (_tx_byte_pool_created_count == TX_EMPTY)
 80090fc:	4b19      	ldr	r3, [pc, #100]	@ (8009164 <_tx_byte_pool_create+0x124>)
 80090fe:	681b      	ldr	r3, [r3, #0]
 8009100:	2b00      	cmp	r3, #0
 8009102:	d109      	bne.n	8009118 <_tx_byte_pool_create+0xd8>
    {

        /* The created byte pool list is empty.  Add byte pool to empty list.  */
        _tx_byte_pool_created_ptr =                  pool_ptr;
 8009104:	4a18      	ldr	r2, [pc, #96]	@ (8009168 <_tx_byte_pool_create+0x128>)
 8009106:	68fb      	ldr	r3, [r7, #12]
 8009108:	6013      	str	r3, [r2, #0]
        pool_ptr -> tx_byte_pool_created_next =      pool_ptr;
 800910a:	68fb      	ldr	r3, [r7, #12]
 800910c:	68fa      	ldr	r2, [r7, #12]
 800910e:	62da      	str	r2, [r3, #44]	@ 0x2c
        pool_ptr -> tx_byte_pool_created_previous =  pool_ptr;
 8009110:	68fb      	ldr	r3, [r7, #12]
 8009112:	68fa      	ldr	r2, [r7, #12]
 8009114:	631a      	str	r2, [r3, #48]	@ 0x30
 8009116:	e011      	b.n	800913c <_tx_byte_pool_create+0xfc>
    }
    else
    {

        /* This list is not NULL, add to the end of the list.  */
        next_pool =      _tx_byte_pool_created_ptr;
 8009118:	4b13      	ldr	r3, [pc, #76]	@ (8009168 <_tx_byte_pool_create+0x128>)
 800911a:	681b      	ldr	r3, [r3, #0]
 800911c:	623b      	str	r3, [r7, #32]
        previous_pool =  next_pool -> tx_byte_pool_created_previous;
 800911e:	6a3b      	ldr	r3, [r7, #32]
 8009120:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009122:	61fb      	str	r3, [r7, #28]

        /* Place the new byte pool in the list.  */
        next_pool -> tx_byte_pool_created_previous =  pool_ptr;
 8009124:	6a3b      	ldr	r3, [r7, #32]
 8009126:	68fa      	ldr	r2, [r7, #12]
 8009128:	631a      	str	r2, [r3, #48]	@ 0x30
        previous_pool -> tx_byte_pool_created_next =  pool_ptr;
 800912a:	69fb      	ldr	r3, [r7, #28]
 800912c:	68fa      	ldr	r2, [r7, #12]
 800912e:	62da      	str	r2, [r3, #44]	@ 0x2c

        /* Setup this byte pool's created links.  */
        pool_ptr -> tx_byte_pool_created_previous =  previous_pool;
 8009130:	68fb      	ldr	r3, [r7, #12]
 8009132:	69fa      	ldr	r2, [r7, #28]
 8009134:	631a      	str	r2, [r3, #48]	@ 0x30
        pool_ptr -> tx_byte_pool_created_next =      next_pool;
 8009136:	68fb      	ldr	r3, [r7, #12]
 8009138:	6a3a      	ldr	r2, [r7, #32]
 800913a:	62da      	str	r2, [r3, #44]	@ 0x2c
    }

    /* Increment the number of created byte pools.  */
    _tx_byte_pool_created_count++;
 800913c:	4b09      	ldr	r3, [pc, #36]	@ (8009164 <_tx_byte_pool_create+0x124>)
 800913e:	681b      	ldr	r3, [r3, #0]
 8009140:	3301      	adds	r3, #1
 8009142:	4a08      	ldr	r2, [pc, #32]	@ (8009164 <_tx_byte_pool_create+0x124>)
 8009144:	6013      	str	r3, [r2, #0]
 8009146:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009148:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800914a:	693b      	ldr	r3, [r7, #16]
 800914c:	f383 8810 	msr	PRIMASK, r3
}
 8009150:	bf00      	nop

    /* Restore interrupts.  */
    TX_RESTORE

    /* Return TX_SUCCESS.  */
    return(TX_SUCCESS);
 8009152:	2300      	movs	r3, #0
}
 8009154:	4618      	mov	r0, r3
 8009156:	3738      	adds	r7, #56	@ 0x38
 8009158:	46bd      	mov	sp, r7
 800915a:	bd80      	pop	{r7, pc}
 800915c:	ffffeeee 	.word	0xffffeeee
 8009160:	42595445 	.word	0x42595445
 8009164:	20011920 	.word	0x20011920
 8009168:	2001191c 	.word	0x2001191c

0800916c <_tx_byte_pool_search>:
/*                                            calculation,                */
/*                                            resulting in version 6.1.7  */
/*                                                                        */
/**************************************************************************/
UCHAR  *_tx_byte_pool_search(TX_BYTE_POOL *pool_ptr, ULONG memory_size)
{
 800916c:	b480      	push	{r7}
 800916e:	b097      	sub	sp, #92	@ 0x5c
 8009170:	af00      	add	r7, sp, #0
 8009172:	6078      	str	r0, [r7, #4]
 8009174:	6039      	str	r1, [r7, #0]
UCHAR           *next_ptr;
UCHAR           **this_block_link_ptr;
UCHAR           **next_block_link_ptr;
ULONG           available_bytes;
UINT            examine_blocks;
UINT            first_free_block_found =  TX_FALSE;
 8009176:	2300      	movs	r3, #0
 8009178:	647b      	str	r3, [r7, #68]	@ 0x44
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800917a:	f3ef 8310 	mrs	r3, PRIMASK
 800917e:	627b      	str	r3, [r7, #36]	@ 0x24
    return(posture);
 8009180:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    int_posture = __get_interrupt_posture();
 8009182:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("CPSID i" : : : "memory");
 8009184:	b672      	cpsid	i
    return(int_posture);
 8009186:	6a3b      	ldr	r3, [r7, #32]
UCHAR           *work_ptr;
ULONG           total_theoretical_available;


    /* Disable interrupts.  */
    TX_DISABLE
 8009188:	657b      	str	r3, [r7, #84]	@ 0x54

    /* First, determine if there are enough bytes in the pool.  */
    /* Theoretical bytes available = free bytes + ((fragments-2) * overhead of each block) */
    total_theoretical_available = pool_ptr -> tx_byte_pool_available + ((pool_ptr -> tx_byte_pool_fragments - 2) * ((sizeof(UCHAR *)) + (sizeof(ALIGN_TYPE))));
 800918a:	687b      	ldr	r3, [r7, #4]
 800918c:	689a      	ldr	r2, [r3, #8]
 800918e:	687b      	ldr	r3, [r7, #4]
 8009190:	68db      	ldr	r3, [r3, #12]
 8009192:	3b02      	subs	r3, #2
 8009194:	00db      	lsls	r3, r3, #3
 8009196:	4413      	add	r3, r2
 8009198:	643b      	str	r3, [r7, #64]	@ 0x40
    if (memory_size >= total_theoretical_available)
 800919a:	683a      	ldr	r2, [r7, #0]
 800919c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800919e:	429a      	cmp	r2, r3
 80091a0:	d308      	bcc.n	80091b4 <_tx_byte_pool_search+0x48>
 80091a2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80091a4:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 80091a6:	69fb      	ldr	r3, [r7, #28]
 80091a8:	f383 8810 	msr	PRIMASK, r3
}
 80091ac:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Not enough memory, return a NULL pointer.  */
        current_ptr =  TX_NULL;
 80091ae:	2300      	movs	r3, #0
 80091b0:	653b      	str	r3, [r7, #80]	@ 0x50
 80091b2:	e0dd      	b.n	8009370 <_tx_byte_pool_search+0x204>
    }
    else
    {

        /* Pickup thread pointer.  */
        TX_THREAD_GET_CURRENT(thread_ptr)
 80091b4:	4b72      	ldr	r3, [pc, #456]	@ (8009380 <_tx_byte_pool_search+0x214>)
 80091b6:	681b      	ldr	r3, [r3, #0]
 80091b8:	63fb      	str	r3, [r7, #60]	@ 0x3c

        /* Setup ownership of the byte pool.  */
        pool_ptr -> tx_byte_pool_owner =  thread_ptr;
 80091ba:	687b      	ldr	r3, [r7, #4]
 80091bc:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80091be:	621a      	str	r2, [r3, #32]

        /* Walk through the memory pool in search for a large enough block.  */
        current_ptr =      pool_ptr -> tx_byte_pool_search;
 80091c0:	687b      	ldr	r3, [r7, #4]
 80091c2:	695b      	ldr	r3, [r3, #20]
 80091c4:	653b      	str	r3, [r7, #80]	@ 0x50
        examine_blocks =   pool_ptr -> tx_byte_pool_fragments + ((UINT) 1);
 80091c6:	687b      	ldr	r3, [r7, #4]
 80091c8:	68db      	ldr	r3, [r3, #12]
 80091ca:	3301      	adds	r3, #1
 80091cc:	64bb      	str	r3, [r7, #72]	@ 0x48
        available_bytes =  ((ULONG) 0);
 80091ce:	2300      	movs	r3, #0
 80091d0:	64fb      	str	r3, [r7, #76]	@ 0x4c
            /* Increment the number of fragments searched on this pool.  */
            pool_ptr -> tx_byte_pool_performance_search_count++;
#endif

            /* Check to see if this block is free.  */
            work_ptr =  TX_UCHAR_POINTER_ADD(current_ptr, (sizeof(UCHAR *)));
 80091d2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80091d4:	3304      	adds	r3, #4
 80091d6:	63bb      	str	r3, [r7, #56]	@ 0x38
            free_ptr =  TX_UCHAR_TO_ALIGN_TYPE_POINTER_CONVERT(work_ptr);
 80091d8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80091da:	637b      	str	r3, [r7, #52]	@ 0x34
            if ((*free_ptr) == TX_BYTE_BLOCK_FREE)
 80091dc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80091de:	681b      	ldr	r3, [r3, #0]
 80091e0:	4a68      	ldr	r2, [pc, #416]	@ (8009384 <_tx_byte_pool_search+0x218>)
 80091e2:	4293      	cmp	r3, r2
 80091e4:	d143      	bne.n	800926e <_tx_byte_pool_search+0x102>
            {

                /* Determine if this is the first free block.  */
                if (first_free_block_found == TX_FALSE)
 80091e6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80091e8:	2b00      	cmp	r3, #0
 80091ea:	d104      	bne.n	80091f6 <_tx_byte_pool_search+0x8a>
                {
                    /* This is the first free block.  */
                    pool_ptr->tx_byte_pool_search =  current_ptr;
 80091ec:	687b      	ldr	r3, [r7, #4]
 80091ee:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 80091f0:	615a      	str	r2, [r3, #20]

                    /* Set the flag to indicate we have found the first free
                       block.  */
                    first_free_block_found =  TX_TRUE;
 80091f2:	2301      	movs	r3, #1
 80091f4:	647b      	str	r3, [r7, #68]	@ 0x44
                }

                /* Block is free, see if it is large enough.  */

                /* Pickup the next block's pointer.  */
                this_block_link_ptr =  TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(current_ptr);
 80091f6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80091f8:	633b      	str	r3, [r7, #48]	@ 0x30
                next_ptr =             *this_block_link_ptr;
 80091fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80091fc:	681b      	ldr	r3, [r3, #0]
 80091fe:	62fb      	str	r3, [r7, #44]	@ 0x2c

                /* Calculate the number of bytes available in this block.  */
                available_bytes =   TX_UCHAR_POINTER_DIF(next_ptr, current_ptr);
 8009200:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009202:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009204:	1ad3      	subs	r3, r2, r3
 8009206:	64fb      	str	r3, [r7, #76]	@ 0x4c
                available_bytes =   available_bytes - ((sizeof(UCHAR *)) + (sizeof(ALIGN_TYPE)));
 8009208:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800920a:	3b08      	subs	r3, #8
 800920c:	64fb      	str	r3, [r7, #76]	@ 0x4c

                /* If this is large enough, we are done because our first-fit algorithm
                   has been satisfied!  */
                if (available_bytes >= memory_size)
 800920e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8009210:	683b      	ldr	r3, [r7, #0]
 8009212:	429a      	cmp	r2, r3
 8009214:	d257      	bcs.n	80092c6 <_tx_byte_pool_search+0x15a>
                }
                else
                {

                    /* Clear the available bytes variable.  */
                    available_bytes =  ((ULONG) 0);
 8009216:	2300      	movs	r3, #0
 8009218:	64fb      	str	r3, [r7, #76]	@ 0x4c

                    /* Not enough memory, check to see if the neighbor is
                       free and can be merged.  */
                    work_ptr =  TX_UCHAR_POINTER_ADD(next_ptr, (sizeof(UCHAR *)));
 800921a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800921c:	3304      	adds	r3, #4
 800921e:	63bb      	str	r3, [r7, #56]	@ 0x38
                    free_ptr =  TX_UCHAR_TO_ALIGN_TYPE_POINTER_CONVERT(work_ptr);
 8009220:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009222:	637b      	str	r3, [r7, #52]	@ 0x34
                    if ((*free_ptr) == TX_BYTE_BLOCK_FREE)
 8009224:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009226:	681b      	ldr	r3, [r3, #0]
 8009228:	4a56      	ldr	r2, [pc, #344]	@ (8009384 <_tx_byte_pool_search+0x218>)
 800922a:	4293      	cmp	r3, r2
 800922c:	d113      	bne.n	8009256 <_tx_byte_pool_search+0xea>
                    {

                        /* Yes, neighbor block can be merged!  This is quickly accomplished
                           by updating the current block with the next blocks pointer.  */
                        next_block_link_ptr =  TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(next_ptr);
 800922e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009230:	62bb      	str	r3, [r7, #40]	@ 0x28
                        *this_block_link_ptr =  *next_block_link_ptr;
 8009232:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009234:	681a      	ldr	r2, [r3, #0]
 8009236:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009238:	601a      	str	r2, [r3, #0]

                        /* Reduce the fragment total.  We don't need to increase the bytes
                           available because all free headers are also included in the available
                           count.  */
                        pool_ptr -> tx_byte_pool_fragments--;
 800923a:	687b      	ldr	r3, [r7, #4]
 800923c:	68db      	ldr	r3, [r3, #12]
 800923e:	1e5a      	subs	r2, r3, #1
 8009240:	687b      	ldr	r3, [r7, #4]
 8009242:	60da      	str	r2, [r3, #12]
                        /* Increment the number of blocks merged on this pool.  */
                        pool_ptr -> tx_byte_pool_performance_merge_count++;
#endif

                        /* See if the search pointer is affected.  */
                        if (pool_ptr -> tx_byte_pool_search ==  next_ptr)
 8009244:	687b      	ldr	r3, [r7, #4]
 8009246:	695b      	ldr	r3, [r3, #20]
 8009248:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800924a:	429a      	cmp	r2, r3
 800924c:	d114      	bne.n	8009278 <_tx_byte_pool_search+0x10c>
                        {
                            /* Yes, update the search pointer.   */
                            pool_ptr -> tx_byte_pool_search =  current_ptr;
 800924e:	687b      	ldr	r3, [r7, #4]
 8009250:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8009252:	615a      	str	r2, [r3, #20]
 8009254:	e010      	b.n	8009278 <_tx_byte_pool_search+0x10c>
                        }
                    }
                    else
                    {
                        /* Neighbor is not free so we can skip over it!  */
                        next_block_link_ptr =  TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(next_ptr);
 8009256:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009258:	62bb      	str	r3, [r7, #40]	@ 0x28
                        current_ptr =  *next_block_link_ptr;
 800925a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800925c:	681b      	ldr	r3, [r3, #0]
 800925e:	653b      	str	r3, [r7, #80]	@ 0x50

                        /* Decrement the examined block count to account for this one.  */
                        if (examine_blocks != ((UINT) 0))
 8009260:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009262:	2b00      	cmp	r3, #0
 8009264:	d008      	beq.n	8009278 <_tx_byte_pool_search+0x10c>
                        {
                            examine_blocks--;
 8009266:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009268:	3b01      	subs	r3, #1
 800926a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800926c:	e004      	b.n	8009278 <_tx_byte_pool_search+0x10c>
            }
            else
            {

                /* Block is not free, move to next block.  */
                this_block_link_ptr =  TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(current_ptr);
 800926e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009270:	633b      	str	r3, [r7, #48]	@ 0x30
                current_ptr =  *this_block_link_ptr;
 8009272:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009274:	681b      	ldr	r3, [r3, #0]
 8009276:	653b      	str	r3, [r7, #80]	@ 0x50
            }

            /* Another block has been searched... decrement counter.  */
            if (examine_blocks != ((UINT) 0))
 8009278:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800927a:	2b00      	cmp	r3, #0
 800927c:	d002      	beq.n	8009284 <_tx_byte_pool_search+0x118>
            {

                examine_blocks--;
 800927e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009280:	3b01      	subs	r3, #1
 8009282:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009284:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009286:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8009288:	693b      	ldr	r3, [r7, #16]
 800928a:	f383 8810 	msr	PRIMASK, r3
}
 800928e:	bf00      	nop
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8009290:	f3ef 8310 	mrs	r3, PRIMASK
 8009294:	61bb      	str	r3, [r7, #24]
    return(posture);
 8009296:	69bb      	ldr	r3, [r7, #24]
    int_posture = __get_interrupt_posture();
 8009298:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("CPSID i" : : : "memory");
 800929a:	b672      	cpsid	i
    return(int_posture);
 800929c:	697b      	ldr	r3, [r7, #20]

            /* Restore interrupts temporarily.  */
            TX_RESTORE

            /* Disable interrupts.  */
            TX_DISABLE
 800929e:	657b      	str	r3, [r7, #84]	@ 0x54

            /* Determine if anything has changed in terms of pool ownership.  */
            if (pool_ptr -> tx_byte_pool_owner != thread_ptr)
 80092a0:	687b      	ldr	r3, [r7, #4]
 80092a2:	6a1b      	ldr	r3, [r3, #32]
 80092a4:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80092a6:	429a      	cmp	r2, r3
 80092a8:	d009      	beq.n	80092be <_tx_byte_pool_search+0x152>
            {

                /* Pool changed ownership in the brief period interrupts were
                   enabled.  Reset the search.  */
                current_ptr =      pool_ptr -> tx_byte_pool_search;
 80092aa:	687b      	ldr	r3, [r7, #4]
 80092ac:	695b      	ldr	r3, [r3, #20]
 80092ae:	653b      	str	r3, [r7, #80]	@ 0x50
                examine_blocks =   pool_ptr -> tx_byte_pool_fragments + ((UINT) 1);
 80092b0:	687b      	ldr	r3, [r7, #4]
 80092b2:	68db      	ldr	r3, [r3, #12]
 80092b4:	3301      	adds	r3, #1
 80092b6:	64bb      	str	r3, [r7, #72]	@ 0x48

                /* Setup our ownership again.  */
                pool_ptr -> tx_byte_pool_owner =  thread_ptr;
 80092b8:	687b      	ldr	r3, [r7, #4]
 80092ba:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80092bc:	621a      	str	r2, [r3, #32]
            }
        } while(examine_blocks != ((UINT) 0));
 80092be:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80092c0:	2b00      	cmp	r3, #0
 80092c2:	d186      	bne.n	80091d2 <_tx_byte_pool_search+0x66>
 80092c4:	e000      	b.n	80092c8 <_tx_byte_pool_search+0x15c>
                    break;
 80092c6:	bf00      	nop

        /* Determine if a block was found.  If so, determine if it needs to be
           split.  */
        if (available_bytes != ((ULONG) 0))
 80092c8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80092ca:	2b00      	cmp	r3, #0
 80092cc:	d048      	beq.n	8009360 <_tx_byte_pool_search+0x1f4>
        {

            /* Determine if we need to split this block.  */
            if ((available_bytes - memory_size) >= ((ULONG) TX_BYTE_BLOCK_MIN))
 80092ce:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80092d0:	683b      	ldr	r3, [r7, #0]
 80092d2:	1ad3      	subs	r3, r2, r3
 80092d4:	2b13      	cmp	r3, #19
 80092d6:	d91e      	bls.n	8009316 <_tx_byte_pool_search+0x1aa>
            {

                /* Split the block.  */
                next_ptr =  TX_UCHAR_POINTER_ADD(current_ptr, (memory_size + ((sizeof(UCHAR *)) + (sizeof(ALIGN_TYPE)))));
 80092d8:	683b      	ldr	r3, [r7, #0]
 80092da:	3308      	adds	r3, #8
 80092dc:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 80092de:	4413      	add	r3, r2
 80092e0:	62fb      	str	r3, [r7, #44]	@ 0x2c

                /* Setup the new free block.  */
                next_block_link_ptr =   TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(next_ptr);
 80092e2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80092e4:	62bb      	str	r3, [r7, #40]	@ 0x28
                this_block_link_ptr =   TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(current_ptr);
 80092e6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80092e8:	633b      	str	r3, [r7, #48]	@ 0x30
                *next_block_link_ptr =  *this_block_link_ptr;
 80092ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80092ec:	681a      	ldr	r2, [r3, #0]
 80092ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80092f0:	601a      	str	r2, [r3, #0]
                work_ptr =              TX_UCHAR_POINTER_ADD(next_ptr, (sizeof(UCHAR *)));
 80092f2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80092f4:	3304      	adds	r3, #4
 80092f6:	63bb      	str	r3, [r7, #56]	@ 0x38
                free_ptr =              TX_UCHAR_TO_ALIGN_TYPE_POINTER_CONVERT(work_ptr);
 80092f8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80092fa:	637b      	str	r3, [r7, #52]	@ 0x34
                *free_ptr =             TX_BYTE_BLOCK_FREE;
 80092fc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80092fe:	4a21      	ldr	r2, [pc, #132]	@ (8009384 <_tx_byte_pool_search+0x218>)
 8009300:	601a      	str	r2, [r3, #0]

                /* Increase the total fragment counter.  */
                pool_ptr -> tx_byte_pool_fragments++;
 8009302:	687b      	ldr	r3, [r7, #4]
 8009304:	68db      	ldr	r3, [r3, #12]
 8009306:	1c5a      	adds	r2, r3, #1
 8009308:	687b      	ldr	r3, [r7, #4]
 800930a:	60da      	str	r2, [r3, #12]

                /* Update the current pointer to point at the newly created block.  */
                *this_block_link_ptr =  next_ptr;
 800930c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800930e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009310:	601a      	str	r2, [r3, #0]

                /* Set available equal to memory size for subsequent calculation.  */
                available_bytes =  memory_size;
 8009312:	683b      	ldr	r3, [r7, #0]
 8009314:	64fb      	str	r3, [r7, #76]	@ 0x4c
                pool_ptr -> tx_byte_pool_performance_split_count++;
#endif
            }

            /* In any case, mark the current block as allocated.  */
            work_ptr =              TX_UCHAR_POINTER_ADD(current_ptr, (sizeof(UCHAR *)));
 8009316:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009318:	3304      	adds	r3, #4
 800931a:	63bb      	str	r3, [r7, #56]	@ 0x38
            this_block_link_ptr =   TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(work_ptr);
 800931c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800931e:	633b      	str	r3, [r7, #48]	@ 0x30
            *this_block_link_ptr =  TX_BYTE_POOL_TO_UCHAR_POINTER_CONVERT(pool_ptr);
 8009320:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009322:	687a      	ldr	r2, [r7, #4]
 8009324:	601a      	str	r2, [r3, #0]

            /* Reduce the number of available bytes in the pool.  */
            pool_ptr -> tx_byte_pool_available =  (pool_ptr -> tx_byte_pool_available - available_bytes) - ((sizeof(UCHAR *)) + (sizeof(ALIGN_TYPE)));
 8009326:	687b      	ldr	r3, [r7, #4]
 8009328:	689a      	ldr	r2, [r3, #8]
 800932a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800932c:	1ad3      	subs	r3, r2, r3
 800932e:	f1a3 0208 	sub.w	r2, r3, #8
 8009332:	687b      	ldr	r3, [r7, #4]
 8009334:	609a      	str	r2, [r3, #8]

            /* Determine if the search pointer needs to be updated. This is only done
               if the search pointer matches the block to be returned.  */
            if (current_ptr == pool_ptr -> tx_byte_pool_search)
 8009336:	687b      	ldr	r3, [r7, #4]
 8009338:	695b      	ldr	r3, [r3, #20]
 800933a:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800933c:	429a      	cmp	r2, r3
 800933e:	d105      	bne.n	800934c <_tx_byte_pool_search+0x1e0>
            {

                /* Yes, update the search pointer to the next block.  */
                this_block_link_ptr =   TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(current_ptr);
 8009340:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009342:	633b      	str	r3, [r7, #48]	@ 0x30
                pool_ptr -> tx_byte_pool_search =  *this_block_link_ptr;
 8009344:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009346:	681a      	ldr	r2, [r3, #0]
 8009348:	687b      	ldr	r3, [r7, #4]
 800934a:	615a      	str	r2, [r3, #20]
 800934c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800934e:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8009350:	68fb      	ldr	r3, [r7, #12]
 8009352:	f383 8810 	msr	PRIMASK, r3
}
 8009356:	bf00      	nop

            /* Restore interrupts.  */
            TX_RESTORE

            /* Adjust the pointer for the application.  */
            current_ptr =  TX_UCHAR_POINTER_ADD(current_ptr, (((sizeof(UCHAR *)) + (sizeof(ALIGN_TYPE)))));
 8009358:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800935a:	3308      	adds	r3, #8
 800935c:	653b      	str	r3, [r7, #80]	@ 0x50
 800935e:	e007      	b.n	8009370 <_tx_byte_pool_search+0x204>
 8009360:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009362:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8009364:	68bb      	ldr	r3, [r7, #8]
 8009366:	f383 8810 	msr	PRIMASK, r3
}
 800936a:	bf00      	nop

            /* Restore interrupts.  */
            TX_RESTORE

            /* Set current pointer to NULL to indicate nothing was found.  */
            current_ptr =  TX_NULL;
 800936c:	2300      	movs	r3, #0
 800936e:	653b      	str	r3, [r7, #80]	@ 0x50
        }
    }

    /* Return the search pointer.  */
    return(current_ptr);
 8009370:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
}
 8009372:	4618      	mov	r0, r3
 8009374:	375c      	adds	r7, #92	@ 0x5c
 8009376:	46bd      	mov	sp, r7
 8009378:	f85d 7b04 	ldr.w	r7, [sp], #4
 800937c:	4770      	bx	lr
 800937e:	bf00      	nop
 8009380:	2001192c 	.word	0x2001192c
 8009384:	ffffeeee 	.word	0xffffeeee

08009388 <_tx_byte_release>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_byte_release(VOID *memory_ptr)
{
 8009388:	b580      	push	{r7, lr}
 800938a:	b09e      	sub	sp, #120	@ 0x78
 800938c:	af00      	add	r7, sp, #0
 800938e:	6078      	str	r0, [r7, #4]
UCHAR               **block_link_ptr;
UCHAR               **suspend_info_ptr;


    /* Default to successful status.  */
    status =  TX_SUCCESS;
 8009390:	2300      	movs	r3, #0
 8009392:	673b      	str	r3, [r7, #112]	@ 0x70

    /* Set the pool pointer to NULL.  */
    pool_ptr =  TX_NULL;
 8009394:	2300      	movs	r3, #0
 8009396:	66fb      	str	r3, [r7, #108]	@ 0x6c
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8009398:	f3ef 8310 	mrs	r3, PRIMASK
 800939c:	637b      	str	r3, [r7, #52]	@ 0x34
    return(posture);
 800939e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
    int_posture = __get_interrupt_posture();
 80093a0:	633b      	str	r3, [r7, #48]	@ 0x30
    __asm__ volatile ("CPSID i" : : : "memory");
 80093a2:	b672      	cpsid	i
    return(int_posture);
 80093a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30

    /* Lockout interrupts.  */
    TX_DISABLE
 80093a6:	677b      	str	r3, [r7, #116]	@ 0x74

    /* Determine if the memory pointer is valid.  */
    work_ptr =  TX_VOID_TO_UCHAR_POINTER_CONVERT(memory_ptr);
 80093a8:	687b      	ldr	r3, [r7, #4]
 80093aa:	66bb      	str	r3, [r7, #104]	@ 0x68
    if (work_ptr != TX_NULL)
 80093ac:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80093ae:	2b00      	cmp	r3, #0
 80093b0:	d027      	beq.n	8009402 <_tx_byte_release+0x7a>
    {

        /* Back off the memory pointer to pickup its header.  */
        work_ptr =  TX_UCHAR_POINTER_SUB(work_ptr, ((sizeof(UCHAR *)) + (sizeof(ALIGN_TYPE))));
 80093b2:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80093b4:	3b08      	subs	r3, #8
 80093b6:	66bb      	str	r3, [r7, #104]	@ 0x68

        /* There is a pointer, pickup the pool pointer address.  */
        temp_ptr =  TX_UCHAR_POINTER_ADD(work_ptr, (sizeof(UCHAR *)));
 80093b8:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80093ba:	3304      	adds	r3, #4
 80093bc:	667b      	str	r3, [r7, #100]	@ 0x64
        free_ptr =  TX_UCHAR_TO_ALIGN_TYPE_POINTER_CONVERT(temp_ptr);
 80093be:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80093c0:	663b      	str	r3, [r7, #96]	@ 0x60
        if ((*free_ptr) != TX_BYTE_BLOCK_FREE)
 80093c2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80093c4:	681b      	ldr	r3, [r3, #0]
 80093c6:	4a7e      	ldr	r2, [pc, #504]	@ (80095c0 <_tx_byte_release+0x238>)
 80093c8:	4293      	cmp	r3, r2
 80093ca:	d017      	beq.n	80093fc <_tx_byte_release+0x74>
        {

            /* Pickup the pool pointer.  */
            temp_ptr =  TX_UCHAR_POINTER_ADD(work_ptr, (sizeof(UCHAR *)));
 80093cc:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80093ce:	3304      	adds	r3, #4
 80093d0:	667b      	str	r3, [r7, #100]	@ 0x64
            byte_pool_ptr =  TX_UCHAR_TO_INDIRECT_BYTE_POOL_POINTER(temp_ptr);
 80093d2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80093d4:	65fb      	str	r3, [r7, #92]	@ 0x5c
            pool_ptr =  *byte_pool_ptr;
 80093d6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80093d8:	681b      	ldr	r3, [r3, #0]
 80093da:	66fb      	str	r3, [r7, #108]	@ 0x6c

            /* See if we have a valid pool pointer.  */
            if (pool_ptr == TX_NULL)
 80093dc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80093de:	2b00      	cmp	r3, #0
 80093e0:	d102      	bne.n	80093e8 <_tx_byte_release+0x60>
            {

                /* Return pointer error.  */
                status =  TX_PTR_ERROR;
 80093e2:	2303      	movs	r3, #3
 80093e4:	673b      	str	r3, [r7, #112]	@ 0x70
 80093e6:	e00e      	b.n	8009406 <_tx_byte_release+0x7e>
            }
            else
            {

                /* See if we have a valid pool.  */
                if (pool_ptr -> tx_byte_pool_id != TX_BYTE_POOL_ID)
 80093e8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80093ea:	681b      	ldr	r3, [r3, #0]
 80093ec:	4a75      	ldr	r2, [pc, #468]	@ (80095c4 <_tx_byte_release+0x23c>)
 80093ee:	4293      	cmp	r3, r2
 80093f0:	d009      	beq.n	8009406 <_tx_byte_release+0x7e>
                {

                    /* Return pointer error.  */
                    status =  TX_PTR_ERROR;
 80093f2:	2303      	movs	r3, #3
 80093f4:	673b      	str	r3, [r7, #112]	@ 0x70

                    /* Reset the pool pointer is NULL.  */
                    pool_ptr =  TX_NULL;
 80093f6:	2300      	movs	r3, #0
 80093f8:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80093fa:	e004      	b.n	8009406 <_tx_byte_release+0x7e>
        }
        else
        {

            /* Return pointer error.  */
            status =  TX_PTR_ERROR;
 80093fc:	2303      	movs	r3, #3
 80093fe:	673b      	str	r3, [r7, #112]	@ 0x70
 8009400:	e001      	b.n	8009406 <_tx_byte_release+0x7e>
    }
    else
    {

        /* Return pointer error.  */
        status =  TX_PTR_ERROR;
 8009402:	2303      	movs	r3, #3
 8009404:	673b      	str	r3, [r7, #112]	@ 0x70
    }

    /* Determine if the pointer is valid.  */
    if (pool_ptr == TX_NULL)
 8009406:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009408:	2b00      	cmp	r3, #0
 800940a:	d105      	bne.n	8009418 <_tx_byte_release+0x90>
 800940c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800940e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8009410:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009412:	f383 8810 	msr	PRIMASK, r3
}
 8009416:	e0cd      	b.n	80095b4 <_tx_byte_release+0x22c>
    {

        /* At this point, we know that the pointer is valid.  */

        /* Pickup thread pointer.  */
        TX_THREAD_GET_CURRENT(thread_ptr)
 8009418:	4b6b      	ldr	r3, [pc, #428]	@ (80095c8 <_tx_byte_release+0x240>)
 800941a:	681b      	ldr	r3, [r3, #0]
 800941c:	65bb      	str	r3, [r7, #88]	@ 0x58

        /* Indicate that this thread is the current owner.  */
        pool_ptr -> tx_byte_pool_owner =  thread_ptr;
 800941e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009420:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8009422:	621a      	str	r2, [r3, #32]

        /* Log this kernel call.  */
        TX_EL_BYTE_RELEASE_INSERT

        /* Release the memory.  */
        temp_ptr =   TX_UCHAR_POINTER_ADD(work_ptr, (sizeof(UCHAR *)));
 8009424:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8009426:	3304      	adds	r3, #4
 8009428:	667b      	str	r3, [r7, #100]	@ 0x64
        free_ptr =   TX_UCHAR_TO_ALIGN_TYPE_POINTER_CONVERT(temp_ptr);
 800942a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800942c:	663b      	str	r3, [r7, #96]	@ 0x60
        *free_ptr =  TX_BYTE_BLOCK_FREE;
 800942e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8009430:	4a63      	ldr	r2, [pc, #396]	@ (80095c0 <_tx_byte_release+0x238>)
 8009432:	601a      	str	r2, [r3, #0]

        /* Update the number of available bytes in the pool.  */
        block_link_ptr =  TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(work_ptr);
 8009434:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8009436:	657b      	str	r3, [r7, #84]	@ 0x54
        next_block_ptr =  *block_link_ptr;
 8009438:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800943a:	681b      	ldr	r3, [r3, #0]
 800943c:	653b      	str	r3, [r7, #80]	@ 0x50
        pool_ptr -> tx_byte_pool_available =
            pool_ptr -> tx_byte_pool_available + TX_UCHAR_POINTER_DIF(next_block_ptr, work_ptr);
 800943e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009440:	689b      	ldr	r3, [r3, #8]
 8009442:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8009444:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8009446:	1a8a      	subs	r2, r1, r2
 8009448:	441a      	add	r2, r3
        pool_ptr -> tx_byte_pool_available =
 800944a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800944c:	609a      	str	r2, [r3, #8]

        /* Determine if the free block is prior to current search pointer.  */
        if (work_ptr < (pool_ptr -> tx_byte_pool_search))
 800944e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009450:	695b      	ldr	r3, [r3, #20]
 8009452:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8009454:	429a      	cmp	r2, r3
 8009456:	d202      	bcs.n	800945e <_tx_byte_release+0xd6>
        {

            /* Yes, update the search pointer to the released block.  */
            pool_ptr -> tx_byte_pool_search =  work_ptr;
 8009458:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800945a:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800945c:	615a      	str	r2, [r3, #20]
        }

        /* Determine if there are threads suspended on this byte pool.  */
        if (pool_ptr -> tx_byte_pool_suspended_count != TX_NO_SUSPENSIONS)
 800945e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009460:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009462:	2b00      	cmp	r3, #0
 8009464:	f000 80a0 	beq.w	80095a8 <_tx_byte_release+0x220>
        {

            /* Now examine the suspension list to find threads waiting for
               memory.  Maybe it is now available!  */
            while (pool_ptr -> tx_byte_pool_suspended_count != TX_NO_SUSPENSIONS)
 8009468:	e08e      	b.n	8009588 <_tx_byte_release+0x200>
            {

                /* Pickup the first suspended thread pointer.  */
                susp_thread_ptr =  pool_ptr -> tx_byte_pool_suspension_list;
 800946a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800946c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800946e:	64fb      	str	r3, [r7, #76]	@ 0x4c

                /* Pickup the size of the memory the thread is requesting.  */
                memory_size =  susp_thread_ptr -> tx_thread_suspend_info;
 8009470:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009472:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8009474:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009476:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8009478:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800947a:	6a3b      	ldr	r3, [r7, #32]
 800947c:	f383 8810 	msr	PRIMASK, r3
}
 8009480:	bf00      	nop

                /* Restore interrupts.  */
                TX_RESTORE

                /* See if the request can be satisfied.  */
                work_ptr =  _tx_byte_pool_search(pool_ptr, memory_size);
 8009482:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8009484:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8009486:	f7ff fe71 	bl	800916c <_tx_byte_pool_search>
 800948a:	66b8      	str	r0, [r7, #104]	@ 0x68
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800948c:	f3ef 8310 	mrs	r3, PRIMASK
 8009490:	62bb      	str	r3, [r7, #40]	@ 0x28
    return(posture);
 8009492:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    int_posture = __get_interrupt_posture();
 8009494:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile ("CPSID i" : : : "memory");
 8009496:	b672      	cpsid	i
    return(int_posture);
 8009498:	6a7b      	ldr	r3, [r7, #36]	@ 0x24

                /* Optional processing extension.  */
                TX_BYTE_RELEASE_EXTENSION

                /* Disable interrupts.  */
                TX_DISABLE
 800949a:	677b      	str	r3, [r7, #116]	@ 0x74

                /* Indicate that this thread is the current owner.  */
                pool_ptr -> tx_byte_pool_owner =  thread_ptr;
 800949c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800949e:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80094a0:	621a      	str	r2, [r3, #32]

                /* If there is not enough memory, break this loop!  */
                if (work_ptr == TX_NULL)
 80094a2:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80094a4:	2b00      	cmp	r3, #0
 80094a6:	d075      	beq.n	8009594 <_tx_byte_release+0x20c>
                  /* Break out of the loop.  */
                    break;
                }

                /* Check to make sure the thread is still suspended.  */
                if (susp_thread_ptr ==  pool_ptr -> tx_byte_pool_suspension_list)
 80094a8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80094aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80094ac:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80094ae:	429a      	cmp	r2, r3
 80094b0:	d147      	bne.n	8009542 <_tx_byte_release+0x1ba>
                {

                    /* Also, makes sure the memory size is the same.  */
                    if (susp_thread_ptr -> tx_thread_suspend_info == memory_size)
 80094b2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80094b4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80094b6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80094b8:	429a      	cmp	r2, r3
 80094ba:	d142      	bne.n	8009542 <_tx_byte_release+0x1ba>
                    {

                        /* Remove the suspended thread from the list.  */

                        /* Decrement the number of threads suspended.  */
                        pool_ptr -> tx_byte_pool_suspended_count--;
 80094bc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80094be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80094c0:	1e5a      	subs	r2, r3, #1
 80094c2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80094c4:	629a      	str	r2, [r3, #40]	@ 0x28

                        /* Pickup the suspended count.  */
                        suspended_count =  pool_ptr -> tx_byte_pool_suspended_count;
 80094c6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80094c8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80094ca:	647b      	str	r3, [r7, #68]	@ 0x44

                        /* See if this is the only suspended thread on the list.  */
                        if (suspended_count == TX_NO_SUSPENSIONS)
 80094cc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80094ce:	2b00      	cmp	r3, #0
 80094d0:	d103      	bne.n	80094da <_tx_byte_release+0x152>
                        {

                            /* Yes, the only suspended thread.  */

                            /* Update the head pointer.  */
                            pool_ptr -> tx_byte_pool_suspension_list =  TX_NULL;
 80094d2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80094d4:	2200      	movs	r2, #0
 80094d6:	625a      	str	r2, [r3, #36]	@ 0x24
 80094d8:	e00e      	b.n	80094f8 <_tx_byte_release+0x170>
                        {

                            /* At least one more thread is on the same expiration list.  */

                            /* Update the list head pointer.  */
                            next_thread =                                susp_thread_ptr -> tx_thread_suspended_next;
 80094da:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80094dc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80094de:	643b      	str	r3, [r7, #64]	@ 0x40
                            pool_ptr -> tx_byte_pool_suspension_list =   next_thread;
 80094e0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80094e2:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80094e4:	625a      	str	r2, [r3, #36]	@ 0x24

                            /* Update the links of the adjacent threads.  */
                            previous_thread =                              susp_thread_ptr -> tx_thread_suspended_previous;
 80094e6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80094e8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80094ea:	63fb      	str	r3, [r7, #60]	@ 0x3c
                            next_thread -> tx_thread_suspended_previous =  previous_thread;
 80094ec:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80094ee:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80094f0:	675a      	str	r2, [r3, #116]	@ 0x74
                            previous_thread -> tx_thread_suspended_next =  next_thread;
 80094f2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80094f4:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80094f6:	671a      	str	r2, [r3, #112]	@ 0x70
                        }

                        /* Prepare for resumption of the thread.  */

                        /* Clear cleanup routine to avoid timeout.  */
                        susp_thread_ptr -> tx_thread_suspend_cleanup =  TX_NULL;
 80094f8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80094fa:	2200      	movs	r2, #0
 80094fc:	669a      	str	r2, [r3, #104]	@ 0x68

                        /* Return this block pointer to the suspended thread waiting for
                           a block.  */
                        suspend_info_ptr =   TX_VOID_TO_INDIRECT_UCHAR_POINTER_CONVERT(susp_thread_ptr -> tx_thread_additional_suspend_info);
 80094fe:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009500:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8009502:	63bb      	str	r3, [r7, #56]	@ 0x38
                        *suspend_info_ptr =  work_ptr;
 8009504:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009506:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8009508:	601a      	str	r2, [r3, #0]

                        /* Clear the memory pointer to indicate that it was given to the suspended thread.  */
                        work_ptr =  TX_NULL;
 800950a:	2300      	movs	r3, #0
 800950c:	66bb      	str	r3, [r7, #104]	@ 0x68

                        /* Put return status into the thread control block.  */
                        susp_thread_ptr -> tx_thread_suspend_status =  TX_SUCCESS;
 800950e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009510:	2200      	movs	r2, #0
 8009512:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

                        /* Restore interrupts.  */
                        TX_RESTORE
#else
                        /* Temporarily disable preemption.  */
                        _tx_thread_preempt_disable++;
 8009516:	4b2d      	ldr	r3, [pc, #180]	@ (80095cc <_tx_byte_release+0x244>)
 8009518:	681b      	ldr	r3, [r3, #0]
 800951a:	3301      	adds	r3, #1
 800951c:	4a2b      	ldr	r2, [pc, #172]	@ (80095cc <_tx_byte_release+0x244>)
 800951e:	6013      	str	r3, [r2, #0]
 8009520:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8009522:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8009524:	697b      	ldr	r3, [r7, #20]
 8009526:	f383 8810 	msr	PRIMASK, r3
}
 800952a:	bf00      	nop

                        /* Restore interrupts.  */
                        TX_RESTORE

                        /* Resume thread.  */
                        _tx_thread_system_resume(susp_thread_ptr);
 800952c:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 800952e:	f002 f8d5 	bl	800b6dc <_tx_thread_system_resume>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8009532:	f3ef 8310 	mrs	r3, PRIMASK
 8009536:	61fb      	str	r3, [r7, #28]
    return(posture);
 8009538:	69fb      	ldr	r3, [r7, #28]
    int_posture = __get_interrupt_posture();
 800953a:	61bb      	str	r3, [r7, #24]
    __asm__ volatile ("CPSID i" : : : "memory");
 800953c:	b672      	cpsid	i
    return(int_posture);
 800953e:	69bb      	ldr	r3, [r7, #24]
#endif

                        /* Lockout interrupts.  */
                        TX_DISABLE
 8009540:	677b      	str	r3, [r7, #116]	@ 0x74
                    }
                }

                /* Determine if the memory was given to the suspended thread.  */
                if (work_ptr != TX_NULL)
 8009542:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8009544:	2b00      	cmp	r3, #0
 8009546:	d01f      	beq.n	8009588 <_tx_byte_release+0x200>

                    /* No, it wasn't given to the suspended thread.  */

                    /* Put the memory back on the available list since this thread is no longer
                       suspended.  */
                    work_ptr =  TX_UCHAR_POINTER_SUB(work_ptr, (((sizeof(UCHAR *)) + (sizeof(ALIGN_TYPE)))));
 8009548:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800954a:	3b08      	subs	r3, #8
 800954c:	66bb      	str	r3, [r7, #104]	@ 0x68
                    temp_ptr =  TX_UCHAR_POINTER_ADD(work_ptr, (sizeof(UCHAR *)));
 800954e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8009550:	3304      	adds	r3, #4
 8009552:	667b      	str	r3, [r7, #100]	@ 0x64
                    free_ptr =  TX_UCHAR_TO_ALIGN_TYPE_POINTER_CONVERT(temp_ptr);
 8009554:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009556:	663b      	str	r3, [r7, #96]	@ 0x60
                    *free_ptr =  TX_BYTE_BLOCK_FREE;
 8009558:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800955a:	4a19      	ldr	r2, [pc, #100]	@ (80095c0 <_tx_byte_release+0x238>)
 800955c:	601a      	str	r2, [r3, #0]

                    /* Update the number of available bytes in the pool.  */
                    block_link_ptr =  TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(work_ptr);
 800955e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8009560:	657b      	str	r3, [r7, #84]	@ 0x54
                    next_block_ptr =  *block_link_ptr;
 8009562:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009564:	681b      	ldr	r3, [r3, #0]
 8009566:	653b      	str	r3, [r7, #80]	@ 0x50
                    pool_ptr -> tx_byte_pool_available =
                        pool_ptr -> tx_byte_pool_available + TX_UCHAR_POINTER_DIF(next_block_ptr, work_ptr);
 8009568:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800956a:	689b      	ldr	r3, [r3, #8]
 800956c:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800956e:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8009570:	1a8a      	subs	r2, r1, r2
 8009572:	441a      	add	r2, r3
                    pool_ptr -> tx_byte_pool_available =
 8009574:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009576:	609a      	str	r2, [r3, #8]

                    /* Determine if the current pointer is before the search pointer.  */
                    if (work_ptr < (pool_ptr -> tx_byte_pool_search))
 8009578:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800957a:	695b      	ldr	r3, [r3, #20]
 800957c:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800957e:	429a      	cmp	r2, r3
 8009580:	d202      	bcs.n	8009588 <_tx_byte_release+0x200>
                    {

                        /* Yes, update the search pointer.  */
                        pool_ptr -> tx_byte_pool_search =  work_ptr;
 8009582:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009584:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8009586:	615a      	str	r2, [r3, #20]
            while (pool_ptr -> tx_byte_pool_suspended_count != TX_NO_SUSPENSIONS)
 8009588:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800958a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800958c:	2b00      	cmp	r3, #0
 800958e:	f47f af6c 	bne.w	800946a <_tx_byte_release+0xe2>
 8009592:	e000      	b.n	8009596 <_tx_byte_release+0x20e>
                    break;
 8009594:	bf00      	nop
 8009596:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8009598:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800959a:	693b      	ldr	r3, [r7, #16]
 800959c:	f383 8810 	msr	PRIMASK, r3
}
 80095a0:	bf00      	nop

            /* Restore interrupts.  */
            TX_RESTORE

            /* Check for preemption.  */
            _tx_thread_system_preempt_check();
 80095a2:	f002 f861 	bl	800b668 <_tx_thread_system_preempt_check>
 80095a6:	e005      	b.n	80095b4 <_tx_byte_release+0x22c>
 80095a8:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80095aa:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 80095ac:	68fb      	ldr	r3, [r7, #12]
 80095ae:	f383 8810 	msr	PRIMASK, r3
}
 80095b2:	bf00      	nop
            TX_RESTORE
        }
    }

    /* Return completion status.  */
    return(status);
 80095b4:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
}
 80095b6:	4618      	mov	r0, r3
 80095b8:	3778      	adds	r7, #120	@ 0x78
 80095ba:	46bd      	mov	sp, r7
 80095bc:	bd80      	pop	{r7, pc}
 80095be:	bf00      	nop
 80095c0:	ffffeeee 	.word	0xffffeeee
 80095c4:	42595445 	.word	0x42595445
 80095c8:	2001192c 	.word	0x2001192c
 80095cc:	200119c4 	.word	0x200119c4

080095d0 <_tx_initialize_high_level>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID    _tx_initialize_high_level(VOID)
{
 80095d0:	b580      	push	{r7, lr}
 80095d2:	af00      	add	r7, sp, #0

    /* Initialize the event log, if enabled.  */
    TX_EL_INITIALIZE

    /* Call the thread control initialization function.  */
    _tx_thread_initialize();
 80095d4:	f001 fe1c 	bl	800b210 <_tx_thread_initialize>

#ifndef TX_NO_TIMER

    /* Call the timer control initialization function.  */
    _tx_timer_initialize();
 80095d8:	f002 fce6 	bl	800bfa8 <_tx_timer_initialize>
#endif

#ifndef TX_DISABLE_REDUNDANT_CLEARING

    /* Call the semaphore initialization function.  */
    _tx_semaphore_initialize();
 80095dc:	4b12      	ldr	r3, [pc, #72]	@ (8009628 <_tx_initialize_high_level+0x58>)
 80095de:	2200      	movs	r2, #0
 80095e0:	601a      	str	r2, [r3, #0]
 80095e2:	4b12      	ldr	r3, [pc, #72]	@ (800962c <_tx_initialize_high_level+0x5c>)
 80095e4:	2200      	movs	r2, #0
 80095e6:	601a      	str	r2, [r3, #0]

    /* Call the queue initialization function.  */
    _tx_queue_initialize();
 80095e8:	4b11      	ldr	r3, [pc, #68]	@ (8009630 <_tx_initialize_high_level+0x60>)
 80095ea:	2200      	movs	r2, #0
 80095ec:	601a      	str	r2, [r3, #0]
 80095ee:	4b11      	ldr	r3, [pc, #68]	@ (8009634 <_tx_initialize_high_level+0x64>)
 80095f0:	2200      	movs	r2, #0
 80095f2:	601a      	str	r2, [r3, #0]

    /* Call the event flag initialization function.  */
    _tx_event_flags_initialize();
 80095f4:	4b10      	ldr	r3, [pc, #64]	@ (8009638 <_tx_initialize_high_level+0x68>)
 80095f6:	2200      	movs	r2, #0
 80095f8:	601a      	str	r2, [r3, #0]
 80095fa:	4b10      	ldr	r3, [pc, #64]	@ (800963c <_tx_initialize_high_level+0x6c>)
 80095fc:	2200      	movs	r2, #0
 80095fe:	601a      	str	r2, [r3, #0]

    /* Call the block pool initialization function.  */
    _tx_block_pool_initialize();
 8009600:	4b0f      	ldr	r3, [pc, #60]	@ (8009640 <_tx_initialize_high_level+0x70>)
 8009602:	2200      	movs	r2, #0
 8009604:	601a      	str	r2, [r3, #0]
 8009606:	4b0f      	ldr	r3, [pc, #60]	@ (8009644 <_tx_initialize_high_level+0x74>)
 8009608:	2200      	movs	r2, #0
 800960a:	601a      	str	r2, [r3, #0]

    /* Call the byte pool initialization function.  */
    _tx_byte_pool_initialize();
 800960c:	4b0e      	ldr	r3, [pc, #56]	@ (8009648 <_tx_initialize_high_level+0x78>)
 800960e:	2200      	movs	r2, #0
 8009610:	601a      	str	r2, [r3, #0]
 8009612:	4b0e      	ldr	r3, [pc, #56]	@ (800964c <_tx_initialize_high_level+0x7c>)
 8009614:	2200      	movs	r2, #0
 8009616:	601a      	str	r2, [r3, #0]

    /* Call the mutex initialization function.  */
    _tx_mutex_initialize();
 8009618:	4b0d      	ldr	r3, [pc, #52]	@ (8009650 <_tx_initialize_high_level+0x80>)
 800961a:	2200      	movs	r2, #0
 800961c:	601a      	str	r2, [r3, #0]
 800961e:	4b0d      	ldr	r3, [pc, #52]	@ (8009654 <_tx_initialize_high_level+0x84>)
 8009620:	2200      	movs	r2, #0
 8009622:	601a      	str	r2, [r3, #0]
#endif
}
 8009624:	bf00      	nop
 8009626:	bd80      	pop	{r7, pc}
 8009628:	200118f4 	.word	0x200118f4
 800962c:	200118f8 	.word	0x200118f8
 8009630:	200118fc 	.word	0x200118fc
 8009634:	20011900 	.word	0x20011900
 8009638:	20011904 	.word	0x20011904
 800963c:	20011908 	.word	0x20011908
 8009640:	20011914 	.word	0x20011914
 8009644:	20011918 	.word	0x20011918
 8009648:	2001191c 	.word	0x2001191c
 800964c:	20011920 	.word	0x20011920
 8009650:	2001190c 	.word	0x2001190c
 8009654:	20011910 	.word	0x20011910

08009658 <_tx_initialize_kernel_enter>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_initialize_kernel_enter(VOID)
{
 8009658:	b580      	push	{r7, lr}
 800965a:	af00      	add	r7, sp, #0

    /* Determine if the compiler has pre-initialized ThreadX.  */
    if (_tx_thread_system_state != TX_INITIALIZE_ALMOST_DONE)
 800965c:	4b10      	ldr	r3, [pc, #64]	@ (80096a0 <_tx_initialize_kernel_enter+0x48>)
 800965e:	681b      	ldr	r3, [r3, #0]
 8009660:	f113 3f0f 	cmn.w	r3, #252645135	@ 0xf0f0f0f
 8009664:	d00c      	beq.n	8009680 <_tx_initialize_kernel_enter+0x28>
        /* No, the initialization still needs to take place.  */

        /* Ensure that the system state variable is set to indicate
           initialization is in progress.  Note that this variable is
           later used to represent interrupt nesting.  */
        _tx_thread_system_state =  TX_INITIALIZE_IN_PROGRESS;
 8009666:	4b0e      	ldr	r3, [pc, #56]	@ (80096a0 <_tx_initialize_kernel_enter+0x48>)
 8009668:	f04f 32f0 	mov.w	r2, #4042322160	@ 0xf0f0f0f0
 800966c:	601a      	str	r2, [r3, #0]
        /* Call any port specific preprocessing.  */
        TX_PORT_SPECIFIC_PRE_INITIALIZATION

        /* Invoke the low-level initialization to handle all processor specific
           initialization issues.  */
        _tx_initialize_low_level();
 800966e:	f7f6 fdcf 	bl	8000210 <_tx_initialize_low_level>

        /* Invoke the high-level initialization to exercise all of the
           ThreadX components and the application's initialization
           function.  */
        _tx_initialize_high_level();
 8009672:	f7ff ffad 	bl	80095d0 <_tx_initialize_high_level>

        /* Call any port specific post-processing.  */
        TX_PORT_SPECIFIC_POST_INITIALIZATION
 8009676:	4b0b      	ldr	r3, [pc, #44]	@ (80096a4 <_tx_initialize_kernel_enter+0x4c>)
 8009678:	681b      	ldr	r3, [r3, #0]
 800967a:	3301      	adds	r3, #1
 800967c:	4a09      	ldr	r2, [pc, #36]	@ (80096a4 <_tx_initialize_kernel_enter+0x4c>)
 800967e:	6013      	str	r3, [r2, #0]
    TX_INITIALIZE_KERNEL_ENTER_EXTENSION

    /* Ensure that the system state variable is set to indicate
       initialization is in progress.  Note that this variable is
       later used to represent interrupt nesting.  */
    _tx_thread_system_state =  TX_INITIALIZE_IN_PROGRESS;
 8009680:	4b07      	ldr	r3, [pc, #28]	@ (80096a0 <_tx_initialize_kernel_enter+0x48>)
 8009682:	f04f 32f0 	mov.w	r2, #4042322160	@ 0xf0f0f0f0
 8009686:	601a      	str	r2, [r3, #0]

    /* Call the application provided initialization function.  Pass the
       first available memory address to it.  */
    tx_application_define(_tx_initialize_unused_memory);
 8009688:	4b07      	ldr	r3, [pc, #28]	@ (80096a8 <_tx_initialize_kernel_enter+0x50>)
 800968a:	681b      	ldr	r3, [r3, #0]
 800968c:	4618      	mov	r0, r3
 800968e:	f7f7 f881 	bl	8000794 <tx_application_define>

    /* Set the system state in preparation for entering the thread
       scheduler.  */
    _tx_thread_system_state =  TX_INITIALIZE_IS_FINISHED;
 8009692:	4b03      	ldr	r3, [pc, #12]	@ (80096a0 <_tx_initialize_kernel_enter+0x48>)
 8009694:	2200      	movs	r2, #0
 8009696:	601a      	str	r2, [r3, #0]

    /* Call any port specific pre-scheduler processing.  */
    TX_PORT_SPECIFIC_PRE_SCHEDULER_INITIALIZATION

    /* Enter the scheduling loop to start executing threads!  */
    _tx_thread_schedule();
 8009698:	f7f6 fe02 	bl	80002a0 <_tx_thread_schedule>
#ifdef TX_SAFETY_CRITICAL

    /* If we ever get here, raise safety critical exception.  */
    TX_SAFETY_CRITICAL_EXCEPTION(__FILE__, __LINE__, 0);
#endif
}
 800969c:	bf00      	nop
 800969e:	bd80      	pop	{r7, pc}
 80096a0:	2000000c 	.word	0x2000000c
 80096a4:	200119c4 	.word	0x200119c4
 80096a8:	20011924 	.word	0x20011924

080096ac <_tx_mutex_cleanup>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_mutex_cleanup(TX_THREAD  *thread_ptr, ULONG suspension_sequence)
{
 80096ac:	b580      	push	{r7, lr}
 80096ae:	b08e      	sub	sp, #56	@ 0x38
 80096b0:	af00      	add	r7, sp, #0
 80096b2:	6078      	str	r0, [r7, #4]
 80096b4:	6039      	str	r1, [r7, #0]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 80096b6:	f3ef 8310 	mrs	r3, PRIMASK
 80096ba:	623b      	str	r3, [r7, #32]
    return(posture);
 80096bc:	6a3b      	ldr	r3, [r7, #32]
    int_posture = __get_interrupt_posture();
 80096be:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("CPSID i" : : : "memory");
 80096c0:	b672      	cpsid	i
    return(int_posture);
 80096c2:	69fb      	ldr	r3, [r7, #28]


#ifndef TX_NOT_INTERRUPTABLE

    /* Disable interrupts to remove the suspended thread from the mutex.  */
    TX_DISABLE
 80096c4:	637b      	str	r3, [r7, #52]	@ 0x34

    /* Determine if the cleanup is still required.  */
    if (thread_ptr -> tx_thread_suspend_cleanup == &(_tx_mutex_cleanup))
 80096c6:	687b      	ldr	r3, [r7, #4]
 80096c8:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80096ca:	4a33      	ldr	r2, [pc, #204]	@ (8009798 <_tx_mutex_cleanup+0xec>)
 80096cc:	4293      	cmp	r3, r2
 80096ce:	d158      	bne.n	8009782 <_tx_mutex_cleanup+0xd6>
    {

        /* Check for valid suspension sequence.  */
        if (suspension_sequence == thread_ptr -> tx_thread_suspension_sequence)
 80096d0:	687b      	ldr	r3, [r7, #4]
 80096d2:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 80096d6:	683a      	ldr	r2, [r7, #0]
 80096d8:	429a      	cmp	r2, r3
 80096da:	d152      	bne.n	8009782 <_tx_mutex_cleanup+0xd6>
        {

            /* Setup pointer to mutex control block.  */
            mutex_ptr =  TX_VOID_TO_MUTEX_POINTER_CONVERT(thread_ptr -> tx_thread_suspend_control_block);
 80096dc:	687b      	ldr	r3, [r7, #4]
 80096de:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80096e0:	633b      	str	r3, [r7, #48]	@ 0x30

            /* Check for NULL mutex pointer.  */
            if (mutex_ptr != TX_NULL)
 80096e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80096e4:	2b00      	cmp	r3, #0
 80096e6:	d04c      	beq.n	8009782 <_tx_mutex_cleanup+0xd6>
            {

                /* Determine if the mutex ID is valid.  */
                if (mutex_ptr -> tx_mutex_id == TX_MUTEX_ID)
 80096e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80096ea:	681b      	ldr	r3, [r3, #0]
 80096ec:	4a2b      	ldr	r2, [pc, #172]	@ (800979c <_tx_mutex_cleanup+0xf0>)
 80096ee:	4293      	cmp	r3, r2
 80096f0:	d147      	bne.n	8009782 <_tx_mutex_cleanup+0xd6>
                {

                    /* Determine if there are any thread suspensions.  */
                    if (mutex_ptr -> tx_mutex_suspended_count != TX_NO_SUSPENSIONS)
 80096f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80096f4:	69db      	ldr	r3, [r3, #28]
 80096f6:	2b00      	cmp	r3, #0
 80096f8:	d043      	beq.n	8009782 <_tx_mutex_cleanup+0xd6>
#endif

                        /* Yes, we still have thread suspension!  */

                        /* Clear the suspension cleanup flag.  */
                        thread_ptr -> tx_thread_suspend_cleanup =  TX_NULL;
 80096fa:	687b      	ldr	r3, [r7, #4]
 80096fc:	2200      	movs	r2, #0
 80096fe:	669a      	str	r2, [r3, #104]	@ 0x68

                        /* Decrement the suspension count.  */
                        mutex_ptr -> tx_mutex_suspended_count--;
 8009700:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009702:	69db      	ldr	r3, [r3, #28]
 8009704:	1e5a      	subs	r2, r3, #1
 8009706:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009708:	61da      	str	r2, [r3, #28]

                        /* Pickup the suspended count.  */
                        suspended_count =  mutex_ptr -> tx_mutex_suspended_count;
 800970a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800970c:	69db      	ldr	r3, [r3, #28]
 800970e:	62fb      	str	r3, [r7, #44]	@ 0x2c

                        /* Remove the suspended thread from the list.  */

                        /* See if this is the only suspended thread on the list.  */
                        if (suspended_count == TX_NO_SUSPENSIONS)
 8009710:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009712:	2b00      	cmp	r3, #0
 8009714:	d103      	bne.n	800971e <_tx_mutex_cleanup+0x72>
                        {

                            /* Yes, the only suspended thread.  */

                            /* Update the head pointer.  */
                            mutex_ptr -> tx_mutex_suspension_list =  TX_NULL;
 8009716:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009718:	2200      	movs	r2, #0
 800971a:	619a      	str	r2, [r3, #24]
 800971c:	e013      	b.n	8009746 <_tx_mutex_cleanup+0x9a>
                        {

                            /* At least one more thread is on the same suspension list.  */

                            /* Update the links of the adjacent threads.  */
                            next_thread =                                   thread_ptr -> tx_thread_suspended_next;
 800971e:	687b      	ldr	r3, [r7, #4]
 8009720:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009722:	62bb      	str	r3, [r7, #40]	@ 0x28
                            previous_thread =                               thread_ptr -> tx_thread_suspended_previous;
 8009724:	687b      	ldr	r3, [r7, #4]
 8009726:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009728:	627b      	str	r3, [r7, #36]	@ 0x24
                            next_thread -> tx_thread_suspended_previous =   previous_thread;
 800972a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800972c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800972e:	675a      	str	r2, [r3, #116]	@ 0x74
                            previous_thread -> tx_thread_suspended_next =   next_thread;
 8009730:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009732:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8009734:	671a      	str	r2, [r3, #112]	@ 0x70

                            /* Determine if we need to update the head pointer.  */
                            if (mutex_ptr -> tx_mutex_suspension_list == thread_ptr)
 8009736:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009738:	699b      	ldr	r3, [r3, #24]
 800973a:	687a      	ldr	r2, [r7, #4]
 800973c:	429a      	cmp	r2, r3
 800973e:	d102      	bne.n	8009746 <_tx_mutex_cleanup+0x9a>
                            {

                                /* Update the list head pointer.  */
                                mutex_ptr -> tx_mutex_suspension_list =         next_thread;
 8009740:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009742:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8009744:	619a      	str	r2, [r3, #24]
                            }
                        }

                        /* Now we need to determine if this cleanup is from a terminate, timeout,
                           or from a wait abort.  */
                        if (thread_ptr -> tx_thread_state == TX_MUTEX_SUSP)
 8009746:	687b      	ldr	r3, [r7, #4]
 8009748:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800974a:	2b0d      	cmp	r3, #13
 800974c:	d119      	bne.n	8009782 <_tx_mutex_cleanup+0xd6>
                            /* Increment the number of timeouts on this semaphore.  */
                            mutex_ptr -> tx_mutex_performance_timeout_count++;
#endif

                            /* Setup return status.  */
                            thread_ptr -> tx_thread_suspend_status =  TX_NOT_AVAILABLE;
 800974e:	687b      	ldr	r3, [r7, #4]
 8009750:	221d      	movs	r2, #29
 8009752:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
                            /* Resume the thread!  */
                            _tx_thread_system_ni_resume(thread_ptr);
#else

                            /* Temporarily disable preemption.  */
                            _tx_thread_preempt_disable++;
 8009756:	4b12      	ldr	r3, [pc, #72]	@ (80097a0 <_tx_mutex_cleanup+0xf4>)
 8009758:	681b      	ldr	r3, [r3, #0]
 800975a:	3301      	adds	r3, #1
 800975c:	4a10      	ldr	r2, [pc, #64]	@ (80097a0 <_tx_mutex_cleanup+0xf4>)
 800975e:	6013      	str	r3, [r2, #0]
 8009760:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009762:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8009764:	693b      	ldr	r3, [r7, #16]
 8009766:	f383 8810 	msr	PRIMASK, r3
}
 800976a:	bf00      	nop

                            /* Restore interrupts.  */
                            TX_RESTORE

                            /* Resume the thread!  */
                            _tx_thread_system_resume(thread_ptr);
 800976c:	6878      	ldr	r0, [r7, #4]
 800976e:	f001 ffb5 	bl	800b6dc <_tx_thread_system_resume>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8009772:	f3ef 8310 	mrs	r3, PRIMASK
 8009776:	61bb      	str	r3, [r7, #24]
    return(posture);
 8009778:	69bb      	ldr	r3, [r7, #24]
    int_posture = __get_interrupt_posture();
 800977a:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("CPSID i" : : : "memory");
 800977c:	b672      	cpsid	i
    return(int_posture);
 800977e:	697b      	ldr	r3, [r7, #20]

                            /* Disable interrupts.  */
                            TX_DISABLE
 8009780:	637b      	str	r3, [r7, #52]	@ 0x34
 8009782:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009784:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8009786:	68fb      	ldr	r3, [r7, #12]
 8009788:	f383 8810 	msr	PRIMASK, r3
}
 800978c:	bf00      	nop
    }

    /* Restore interrupts.  */
    TX_RESTORE
#endif
}
 800978e:	bf00      	nop
 8009790:	3738      	adds	r7, #56	@ 0x38
 8009792:	46bd      	mov	sp, r7
 8009794:	bd80      	pop	{r7, pc}
 8009796:	bf00      	nop
 8009798:	080096ad 	.word	0x080096ad
 800979c:	4d555445 	.word	0x4d555445
 80097a0:	200119c4 	.word	0x200119c4

080097a4 <_tx_mutex_thread_release>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_mutex_thread_release(TX_THREAD  *thread_ptr)
{
 80097a4:	b580      	push	{r7, lr}
 80097a6:	b08a      	sub	sp, #40	@ 0x28
 80097a8:	af00      	add	r7, sp, #0
 80097aa:	6078      	str	r0, [r7, #4]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 80097ac:	f3ef 8310 	mrs	r3, PRIMASK
 80097b0:	61fb      	str	r3, [r7, #28]
    return(posture);
 80097b2:	69fb      	ldr	r3, [r7, #28]
    int_posture = __get_interrupt_posture();
 80097b4:	61bb      	str	r3, [r7, #24]
    __asm__ volatile ("CPSID i" : : : "memory");
 80097b6:	b672      	cpsid	i
    return(int_posture);
 80097b8:	69bb      	ldr	r3, [r7, #24]
UINT        status;
#endif


    /* Disable interrupts.  */
    TX_DISABLE
 80097ba:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Temporarily disable preemption.  */
    _tx_thread_preempt_disable++;
 80097bc:	4b1a      	ldr	r3, [pc, #104]	@ (8009828 <_tx_mutex_thread_release+0x84>)
 80097be:	681b      	ldr	r3, [r3, #0]
 80097c0:	3301      	adds	r3, #1
 80097c2:	4a19      	ldr	r2, [pc, #100]	@ (8009828 <_tx_mutex_thread_release+0x84>)
 80097c4:	6013      	str	r3, [r2, #0]
    /* Loop to look at all the mutexes.  */
    do
    {

        /* Pickup the mutex head pointer.  */
        mutex_ptr =  thread_ptr -> tx_thread_owned_mutex_list;
 80097c6:	687b      	ldr	r3, [r7, #4]
 80097c8:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80097cc:	623b      	str	r3, [r7, #32]

        /* Determine if there is a mutex.  */
        if (mutex_ptr != TX_NULL)
 80097ce:	6a3b      	ldr	r3, [r7, #32]
 80097d0:	2b00      	cmp	r3, #0
 80097d2:	d017      	beq.n	8009804 <_tx_mutex_thread_release+0x60>
        {

            /* Yes, set the ownership count to 1.  */
            mutex_ptr -> tx_mutex_ownership_count =  ((UINT) 1);
 80097d4:	6a3b      	ldr	r3, [r7, #32]
 80097d6:	2201      	movs	r2, #1
 80097d8:	609a      	str	r2, [r3, #8]
 80097da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80097dc:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 80097de:	68fb      	ldr	r3, [r7, #12]
 80097e0:	f383 8810 	msr	PRIMASK, r3
}
 80097e4:	bf00      	nop
            do
            {
                status =  _tx_mutex_put(mutex_ptr);
            } while (status != TX_SUCCESS);
#else
            _tx_mutex_put(mutex_ptr);
 80097e6:	6a38      	ldr	r0, [r7, #32]
 80097e8:	f000 faf2 	bl	8009dd0 <_tx_mutex_put>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 80097ec:	f3ef 8310 	mrs	r3, PRIMASK
 80097f0:	617b      	str	r3, [r7, #20]
    return(posture);
 80097f2:	697b      	ldr	r3, [r7, #20]
    int_posture = __get_interrupt_posture();
 80097f4:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("CPSID i" : : : "memory");
 80097f6:	b672      	cpsid	i
    return(int_posture);
 80097f8:	693b      	ldr	r3, [r7, #16]
#endif

            /* Disable interrupts.  */
            TX_DISABLE
 80097fa:	627b      	str	r3, [r7, #36]	@ 0x24

            /* Move to the next mutex.  */
            mutex_ptr =  thread_ptr -> tx_thread_owned_mutex_list;
 80097fc:	687b      	ldr	r3, [r7, #4]
 80097fe:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8009802:	623b      	str	r3, [r7, #32]
        }
    } while (mutex_ptr != TX_NULL);
 8009804:	6a3b      	ldr	r3, [r7, #32]
 8009806:	2b00      	cmp	r3, #0
 8009808:	d1dd      	bne.n	80097c6 <_tx_mutex_thread_release+0x22>

    /* Restore preemption.  */
    _tx_thread_preempt_disable--;
 800980a:	4b07      	ldr	r3, [pc, #28]	@ (8009828 <_tx_mutex_thread_release+0x84>)
 800980c:	681b      	ldr	r3, [r3, #0]
 800980e:	3b01      	subs	r3, #1
 8009810:	4a05      	ldr	r2, [pc, #20]	@ (8009828 <_tx_mutex_thread_release+0x84>)
 8009812:	6013      	str	r3, [r2, #0]
 8009814:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009816:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8009818:	68bb      	ldr	r3, [r7, #8]
 800981a:	f383 8810 	msr	PRIMASK, r3
}
 800981e:	bf00      	nop

    /* Restore interrupts.  */
    TX_RESTORE
}
 8009820:	bf00      	nop
 8009822:	3728      	adds	r7, #40	@ 0x28
 8009824:	46bd      	mov	sp, r7
 8009826:	bd80      	pop	{r7, pc}
 8009828:	200119c4 	.word	0x200119c4

0800982c <_tx_mutex_create>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_mutex_create(TX_MUTEX *mutex_ptr, CHAR *name_ptr, UINT inherit)
{
 800982c:	b580      	push	{r7, lr}
 800982e:	b08a      	sub	sp, #40	@ 0x28
 8009830:	af00      	add	r7, sp, #0
 8009832:	60f8      	str	r0, [r7, #12]
 8009834:	60b9      	str	r1, [r7, #8]
 8009836:	607a      	str	r2, [r7, #4]
TX_MUTEX        *next_mutex;
TX_MUTEX        *previous_mutex;


    /* Initialize mutex control block to all zeros.  */
    TX_MEMSET(mutex_ptr, 0, (sizeof(TX_MUTEX)));
 8009838:	2234      	movs	r2, #52	@ 0x34
 800983a:	2100      	movs	r1, #0
 800983c:	68f8      	ldr	r0, [r7, #12]
 800983e:	f009 fdf9 	bl	8013434 <memset>

    /* Setup the basic mutex fields.  */
    mutex_ptr -> tx_mutex_name =             name_ptr;
 8009842:	68fb      	ldr	r3, [r7, #12]
 8009844:	68ba      	ldr	r2, [r7, #8]
 8009846:	605a      	str	r2, [r3, #4]
    mutex_ptr -> tx_mutex_inherit =          inherit;
 8009848:	68fb      	ldr	r3, [r7, #12]
 800984a:	687a      	ldr	r2, [r7, #4]
 800984c:	611a      	str	r2, [r3, #16]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800984e:	f3ef 8310 	mrs	r3, PRIMASK
 8009852:	61bb      	str	r3, [r7, #24]
    return(posture);
 8009854:	69bb      	ldr	r3, [r7, #24]
    int_posture = __get_interrupt_posture();
 8009856:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("CPSID i" : : : "memory");
 8009858:	b672      	cpsid	i
    return(int_posture);
 800985a:	697b      	ldr	r3, [r7, #20]

    /* Disable interrupts to place the mutex on the created list.  */
    TX_DISABLE
 800985c:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Setup the mutex ID to make it valid.  */
    mutex_ptr -> tx_mutex_id =  TX_MUTEX_ID;
 800985e:	68fb      	ldr	r3, [r7, #12]
 8009860:	4a1a      	ldr	r2, [pc, #104]	@ (80098cc <_tx_mutex_create+0xa0>)
 8009862:	601a      	str	r2, [r3, #0]

    /* Setup the thread mutex release function pointer.  */
    _tx_thread_mutex_release =  &(_tx_mutex_thread_release);
 8009864:	4b1a      	ldr	r3, [pc, #104]	@ (80098d0 <_tx_mutex_create+0xa4>)
 8009866:	4a1b      	ldr	r2, [pc, #108]	@ (80098d4 <_tx_mutex_create+0xa8>)
 8009868:	601a      	str	r2, [r3, #0]

    /* Place the mutex on the list of created mutexes.  First,
       check for an empty list.  */
    if (_tx_mutex_created_count == TX_EMPTY)
 800986a:	4b1b      	ldr	r3, [pc, #108]	@ (80098d8 <_tx_mutex_create+0xac>)
 800986c:	681b      	ldr	r3, [r3, #0]
 800986e:	2b00      	cmp	r3, #0
 8009870:	d109      	bne.n	8009886 <_tx_mutex_create+0x5a>
    {

        /* The created mutex list is empty.  Add mutex to empty list.  */
        _tx_mutex_created_ptr =                   mutex_ptr;
 8009872:	4a1a      	ldr	r2, [pc, #104]	@ (80098dc <_tx_mutex_create+0xb0>)
 8009874:	68fb      	ldr	r3, [r7, #12]
 8009876:	6013      	str	r3, [r2, #0]
        mutex_ptr -> tx_mutex_created_next =      mutex_ptr;
 8009878:	68fb      	ldr	r3, [r7, #12]
 800987a:	68fa      	ldr	r2, [r7, #12]
 800987c:	621a      	str	r2, [r3, #32]
        mutex_ptr -> tx_mutex_created_previous =  mutex_ptr;
 800987e:	68fb      	ldr	r3, [r7, #12]
 8009880:	68fa      	ldr	r2, [r7, #12]
 8009882:	625a      	str	r2, [r3, #36]	@ 0x24
 8009884:	e011      	b.n	80098aa <_tx_mutex_create+0x7e>
    }
    else
    {

        /* This list is not NULL, add to the end of the list.  */
        next_mutex =      _tx_mutex_created_ptr;
 8009886:	4b15      	ldr	r3, [pc, #84]	@ (80098dc <_tx_mutex_create+0xb0>)
 8009888:	681b      	ldr	r3, [r3, #0]
 800988a:	623b      	str	r3, [r7, #32]
        previous_mutex =  next_mutex -> tx_mutex_created_previous;
 800988c:	6a3b      	ldr	r3, [r7, #32]
 800988e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009890:	61fb      	str	r3, [r7, #28]

        /* Place the new mutex in the list.  */
        next_mutex -> tx_mutex_created_previous =  mutex_ptr;
 8009892:	6a3b      	ldr	r3, [r7, #32]
 8009894:	68fa      	ldr	r2, [r7, #12]
 8009896:	625a      	str	r2, [r3, #36]	@ 0x24
        previous_mutex -> tx_mutex_created_next =  mutex_ptr;
 8009898:	69fb      	ldr	r3, [r7, #28]
 800989a:	68fa      	ldr	r2, [r7, #12]
 800989c:	621a      	str	r2, [r3, #32]

        /* Setup this mutex's next and previous created links.  */
        mutex_ptr -> tx_mutex_created_previous =  previous_mutex;
 800989e:	68fb      	ldr	r3, [r7, #12]
 80098a0:	69fa      	ldr	r2, [r7, #28]
 80098a2:	625a      	str	r2, [r3, #36]	@ 0x24
        mutex_ptr -> tx_mutex_created_next =      next_mutex;
 80098a4:	68fb      	ldr	r3, [r7, #12]
 80098a6:	6a3a      	ldr	r2, [r7, #32]
 80098a8:	621a      	str	r2, [r3, #32]
    }

    /* Increment the ownership count.  */
    _tx_mutex_created_count++;
 80098aa:	4b0b      	ldr	r3, [pc, #44]	@ (80098d8 <_tx_mutex_create+0xac>)
 80098ac:	681b      	ldr	r3, [r3, #0]
 80098ae:	3301      	adds	r3, #1
 80098b0:	4a09      	ldr	r2, [pc, #36]	@ (80098d8 <_tx_mutex_create+0xac>)
 80098b2:	6013      	str	r3, [r2, #0]
 80098b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80098b6:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 80098b8:	693b      	ldr	r3, [r7, #16]
 80098ba:	f383 8810 	msr	PRIMASK, r3
}
 80098be:	bf00      	nop

    /* Restore interrupts.  */
    TX_RESTORE

    /* Return TX_SUCCESS.  */
    return(TX_SUCCESS);
 80098c0:	2300      	movs	r3, #0
}
 80098c2:	4618      	mov	r0, r3
 80098c4:	3728      	adds	r7, #40	@ 0x28
 80098c6:	46bd      	mov	sp, r7
 80098c8:	bd80      	pop	{r7, pc}
 80098ca:	bf00      	nop
 80098cc:	4d555445 	.word	0x4d555445
 80098d0:	200119c8 	.word	0x200119c8
 80098d4:	080097a5 	.word	0x080097a5
 80098d8:	20011910 	.word	0x20011910
 80098dc:	2001190c 	.word	0x2001190c

080098e0 <_tx_mutex_get>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_mutex_get(TX_MUTEX *mutex_ptr, ULONG wait_option)
{
 80098e0:	b580      	push	{r7, lr}
 80098e2:	b092      	sub	sp, #72	@ 0x48
 80098e4:	af00      	add	r7, sp, #0
 80098e6:	6078      	str	r0, [r7, #4]
 80098e8:	6039      	str	r1, [r7, #0]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 80098ea:	f3ef 8310 	mrs	r3, PRIMASK
 80098ee:	627b      	str	r3, [r7, #36]	@ 0x24
    return(posture);
 80098f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    int_posture = __get_interrupt_posture();
 80098f2:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("CPSID i" : : : "memory");
 80098f4:	b672      	cpsid	i
    return(int_posture);
 80098f6:	6a3b      	ldr	r3, [r7, #32]
TX_THREAD       *previous_thread;
UINT            status;


    /* Disable interrupts to get an instance from the mutex.  */
    TX_DISABLE
 80098f8:	643b      	str	r3, [r7, #64]	@ 0x40

    /* Log this kernel call.  */
    TX_EL_MUTEX_GET_INSERT

    /* Pickup thread pointer.  */
    TX_THREAD_GET_CURRENT(thread_ptr)
 80098fa:	4b7a      	ldr	r3, [pc, #488]	@ (8009ae4 <_tx_mutex_get+0x204>)
 80098fc:	681b      	ldr	r3, [r3, #0]
 80098fe:	63fb      	str	r3, [r7, #60]	@ 0x3c

    /* Determine if this mutex is available.  */
    if (mutex_ptr -> tx_mutex_ownership_count == ((UINT) 0))
 8009900:	687b      	ldr	r3, [r7, #4]
 8009902:	689b      	ldr	r3, [r3, #8]
 8009904:	2b00      	cmp	r3, #0
 8009906:	d144      	bne.n	8009992 <_tx_mutex_get+0xb2>
    {

        /* Set the ownership count to 1.  */
        mutex_ptr -> tx_mutex_ownership_count =  ((UINT) 1);
 8009908:	687b      	ldr	r3, [r7, #4]
 800990a:	2201      	movs	r2, #1
 800990c:	609a      	str	r2, [r3, #8]

        /* Remember that the calling thread owns the mutex.  */
        mutex_ptr -> tx_mutex_owner =  thread_ptr;
 800990e:	687b      	ldr	r3, [r7, #4]
 8009910:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8009912:	60da      	str	r2, [r3, #12]

        /* Determine if the thread pointer is valid.  */
        if (thread_ptr != TX_NULL)
 8009914:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009916:	2b00      	cmp	r3, #0
 8009918:	d032      	beq.n	8009980 <_tx_mutex_get+0xa0>
        {

            /* Determine if priority inheritance is required.  */
            if (mutex_ptr -> tx_mutex_inherit == TX_TRUE)
 800991a:	687b      	ldr	r3, [r7, #4]
 800991c:	691b      	ldr	r3, [r3, #16]
 800991e:	2b01      	cmp	r3, #1
 8009920:	d106      	bne.n	8009930 <_tx_mutex_get+0x50>
            {

                /* Remember the current priority of thread.  */
                mutex_ptr -> tx_mutex_original_priority =   thread_ptr -> tx_thread_priority;
 8009922:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009924:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009926:	687b      	ldr	r3, [r7, #4]
 8009928:	615a      	str	r2, [r3, #20]

                /* Setup the highest priority waiting thread.  */
                mutex_ptr -> tx_mutex_highest_priority_waiting =  ((UINT) TX_MAX_PRIORITIES);
 800992a:	687b      	ldr	r3, [r7, #4]
 800992c:	2220      	movs	r2, #32
 800992e:	629a      	str	r2, [r3, #40]	@ 0x28
            }

            /* Pickup next mutex pointer, which is the head of the list.  */
            next_mutex =  thread_ptr -> tx_thread_owned_mutex_list;
 8009930:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009932:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8009936:	62fb      	str	r3, [r7, #44]	@ 0x2c

            /* Determine if this thread owns any other mutexes that have priority inheritance.  */
            if (next_mutex != TX_NULL)
 8009938:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800993a:	2b00      	cmp	r3, #0
 800993c:	d00f      	beq.n	800995e <_tx_mutex_get+0x7e>
            {

                /* Non-empty list. Link up the mutex.  */

                /* Pickup the next and previous mutex pointer.  */
                previous_mutex =  next_mutex -> tx_mutex_owned_previous;
 800993e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009940:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009942:	62bb      	str	r3, [r7, #40]	@ 0x28

                /* Place the owned mutex in the list.  */
                next_mutex -> tx_mutex_owned_previous =  mutex_ptr;
 8009944:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009946:	687a      	ldr	r2, [r7, #4]
 8009948:	631a      	str	r2, [r3, #48]	@ 0x30
                previous_mutex -> tx_mutex_owned_next =  mutex_ptr;
 800994a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800994c:	687a      	ldr	r2, [r7, #4]
 800994e:	62da      	str	r2, [r3, #44]	@ 0x2c

                /* Setup this mutex's next and previous created links.  */
                mutex_ptr -> tx_mutex_owned_previous =  previous_mutex;
 8009950:	687b      	ldr	r3, [r7, #4]
 8009952:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8009954:	631a      	str	r2, [r3, #48]	@ 0x30
                mutex_ptr -> tx_mutex_owned_next =      next_mutex;
 8009956:	687b      	ldr	r3, [r7, #4]
 8009958:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800995a:	62da      	str	r2, [r3, #44]	@ 0x2c
 800995c:	e009      	b.n	8009972 <_tx_mutex_get+0x92>
            }
            else
            {

                /* The owned mutex list is empty.  Add mutex to empty list.  */
                thread_ptr -> tx_thread_owned_mutex_list =     mutex_ptr;
 800995e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009960:	687a      	ldr	r2, [r7, #4]
 8009962:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
                mutex_ptr -> tx_mutex_owned_next =             mutex_ptr;
 8009966:	687b      	ldr	r3, [r7, #4]
 8009968:	687a      	ldr	r2, [r7, #4]
 800996a:	62da      	str	r2, [r3, #44]	@ 0x2c
                mutex_ptr -> tx_mutex_owned_previous =         mutex_ptr;
 800996c:	687b      	ldr	r3, [r7, #4]
 800996e:	687a      	ldr	r2, [r7, #4]
 8009970:	631a      	str	r2, [r3, #48]	@ 0x30
            }

            /* Increment the number of mutexes owned counter.  */
            thread_ptr -> tx_thread_owned_mutex_count++;
 8009972:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009974:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8009978:	1c5a      	adds	r2, r3, #1
 800997a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800997c:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
 8009980:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009982:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8009984:	69fb      	ldr	r3, [r7, #28]
 8009986:	f383 8810 	msr	PRIMASK, r3
}
 800998a:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Return success.  */
        status =  TX_SUCCESS;
 800998c:	2300      	movs	r3, #0
 800998e:	647b      	str	r3, [r7, #68]	@ 0x44
 8009990:	e0a2      	b.n	8009ad8 <_tx_mutex_get+0x1f8>
    }

    /* Otherwise, see if the owning thread is trying to obtain the same mutex.  */
    else if (mutex_ptr -> tx_mutex_owner == thread_ptr)
 8009992:	687b      	ldr	r3, [r7, #4]
 8009994:	68db      	ldr	r3, [r3, #12]
 8009996:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8009998:	429a      	cmp	r2, r3
 800999a:	d10d      	bne.n	80099b8 <_tx_mutex_get+0xd8>
    {

        /* The owning thread is requesting the mutex again, just
           increment the ownership count.  */
        mutex_ptr -> tx_mutex_ownership_count++;
 800999c:	687b      	ldr	r3, [r7, #4]
 800999e:	689b      	ldr	r3, [r3, #8]
 80099a0:	1c5a      	adds	r2, r3, #1
 80099a2:	687b      	ldr	r3, [r7, #4]
 80099a4:	609a      	str	r2, [r3, #8]
 80099a6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80099a8:	61bb      	str	r3, [r7, #24]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 80099aa:	69bb      	ldr	r3, [r7, #24]
 80099ac:	f383 8810 	msr	PRIMASK, r3
}
 80099b0:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Return success.  */
        status =  TX_SUCCESS;
 80099b2:	2300      	movs	r3, #0
 80099b4:	647b      	str	r3, [r7, #68]	@ 0x44
 80099b6:	e08f      	b.n	8009ad8 <_tx_mutex_get+0x1f8>
    }
    else
    {

        /* Determine if the request specifies suspension.  */
        if (wait_option != TX_NO_WAIT)
 80099b8:	683b      	ldr	r3, [r7, #0]
 80099ba:	2b00      	cmp	r3, #0
 80099bc:	f000 8084 	beq.w	8009ac8 <_tx_mutex_get+0x1e8>
        {

            /* Determine if the preempt disable flag is non-zero.  */
            if (_tx_thread_preempt_disable != ((UINT) 0))
 80099c0:	4b49      	ldr	r3, [pc, #292]	@ (8009ae8 <_tx_mutex_get+0x208>)
 80099c2:	681b      	ldr	r3, [r3, #0]
 80099c4:	2b00      	cmp	r3, #0
 80099c6:	d008      	beq.n	80099da <_tx_mutex_get+0xfa>
 80099c8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80099ca:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 80099cc:	697b      	ldr	r3, [r7, #20]
 80099ce:	f383 8810 	msr	PRIMASK, r3
}
 80099d2:	bf00      	nop

                /* Restore interrupts.  */
                TX_RESTORE

                /* Suspension is not allowed if the preempt disable flag is non-zero at this point - return error completion.  */
                status =  TX_NOT_AVAILABLE;
 80099d4:	231d      	movs	r3, #29
 80099d6:	647b      	str	r3, [r7, #68]	@ 0x44
 80099d8:	e07e      	b.n	8009ad8 <_tx_mutex_get+0x1f8>
            {

                /* Prepare for suspension of this thread.  */

                /* Pickup the mutex owner.  */
                mutex_owner =  mutex_ptr -> tx_mutex_owner;
 80099da:	687b      	ldr	r3, [r7, #4]
 80099dc:	68db      	ldr	r3, [r3, #12]
 80099de:	63bb      	str	r3, [r7, #56]	@ 0x38
#endif
                }
#endif

                /* Setup cleanup routine pointer.  */
                thread_ptr -> tx_thread_suspend_cleanup =  &(_tx_mutex_cleanup);
 80099e0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80099e2:	4a42      	ldr	r2, [pc, #264]	@ (8009aec <_tx_mutex_get+0x20c>)
 80099e4:	669a      	str	r2, [r3, #104]	@ 0x68

                /* Setup cleanup information, i.e. this mutex control
                   block.  */
                thread_ptr -> tx_thread_suspend_control_block =  (VOID *) mutex_ptr;
 80099e6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80099e8:	687a      	ldr	r2, [r7, #4]
 80099ea:	66da      	str	r2, [r3, #108]	@ 0x6c

#ifndef TX_NOT_INTERRUPTABLE

                /* Increment the suspension sequence number, which is used to identify
                   this suspension event.  */
                thread_ptr -> tx_thread_suspension_sequence++;
 80099ec:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80099ee:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 80099f2:	1c5a      	adds	r2, r3, #1
 80099f4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80099f6:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
#endif

                /* Setup suspension list.  */
                if (mutex_ptr -> tx_mutex_suspended_count == TX_NO_SUSPENSIONS)
 80099fa:	687b      	ldr	r3, [r7, #4]
 80099fc:	69db      	ldr	r3, [r3, #28]
 80099fe:	2b00      	cmp	r3, #0
 8009a00:	d109      	bne.n	8009a16 <_tx_mutex_get+0x136>
                {

                    /* No other threads are suspended.  Setup the head pointer and
                       just setup this threads pointers to itself.  */
                    mutex_ptr -> tx_mutex_suspension_list =         thread_ptr;
 8009a02:	687b      	ldr	r3, [r7, #4]
 8009a04:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8009a06:	619a      	str	r2, [r3, #24]
                    thread_ptr -> tx_thread_suspended_next =        thread_ptr;
 8009a08:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009a0a:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8009a0c:	671a      	str	r2, [r3, #112]	@ 0x70
                    thread_ptr -> tx_thread_suspended_previous =    thread_ptr;
 8009a0e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009a10:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8009a12:	675a      	str	r2, [r3, #116]	@ 0x74
 8009a14:	e011      	b.n	8009a3a <_tx_mutex_get+0x15a>
                }
                else
                {

                    /* This list is not NULL, add current thread to the end. */
                    next_thread =                                   mutex_ptr -> tx_mutex_suspension_list;
 8009a16:	687b      	ldr	r3, [r7, #4]
 8009a18:	699b      	ldr	r3, [r3, #24]
 8009a1a:	637b      	str	r3, [r7, #52]	@ 0x34
                    thread_ptr -> tx_thread_suspended_next =        next_thread;
 8009a1c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009a1e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8009a20:	671a      	str	r2, [r3, #112]	@ 0x70
                    previous_thread =                               next_thread -> tx_thread_suspended_previous;
 8009a22:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009a24:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009a26:	633b      	str	r3, [r7, #48]	@ 0x30
                    thread_ptr -> tx_thread_suspended_previous =    previous_thread;
 8009a28:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009a2a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009a2c:	675a      	str	r2, [r3, #116]	@ 0x74
                    previous_thread -> tx_thread_suspended_next =   thread_ptr;
 8009a2e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009a30:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8009a32:	671a      	str	r2, [r3, #112]	@ 0x70
                    next_thread -> tx_thread_suspended_previous =   thread_ptr;
 8009a34:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009a36:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8009a38:	675a      	str	r2, [r3, #116]	@ 0x74
                }

                /* Increment the suspension count.  */
                mutex_ptr -> tx_mutex_suspended_count++;
 8009a3a:	687b      	ldr	r3, [r7, #4]
 8009a3c:	69db      	ldr	r3, [r3, #28]
 8009a3e:	1c5a      	adds	r2, r3, #1
 8009a40:	687b      	ldr	r3, [r7, #4]
 8009a42:	61da      	str	r2, [r3, #28]

                /* Set the state to suspended.  */
                thread_ptr -> tx_thread_state =    TX_MUTEX_SUSP;
 8009a44:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009a46:	220d      	movs	r2, #13
 8009a48:	631a      	str	r2, [r3, #48]	@ 0x30
                /* Restore interrupts.  */
                TX_RESTORE
#else

                /* Set the suspending flag.  */
                thread_ptr -> tx_thread_suspending =  TX_TRUE;
 8009a4a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009a4c:	2201      	movs	r2, #1
 8009a4e:	639a      	str	r2, [r3, #56]	@ 0x38

                /* Setup the timeout period.  */
                thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks =  wait_option;
 8009a50:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009a52:	683a      	ldr	r2, [r7, #0]
 8009a54:	64da      	str	r2, [r3, #76]	@ 0x4c

                /* Temporarily disable preemption.  */
                _tx_thread_preempt_disable++;
 8009a56:	4b24      	ldr	r3, [pc, #144]	@ (8009ae8 <_tx_mutex_get+0x208>)
 8009a58:	681b      	ldr	r3, [r3, #0]
 8009a5a:	3301      	adds	r3, #1
 8009a5c:	4a22      	ldr	r2, [pc, #136]	@ (8009ae8 <_tx_mutex_get+0x208>)
 8009a5e:	6013      	str	r3, [r2, #0]
 8009a60:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009a62:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8009a64:	693b      	ldr	r3, [r7, #16]
 8009a66:	f383 8810 	msr	PRIMASK, r3
}
 8009a6a:	bf00      	nop
                /* Restore interrupts.  */
                TX_RESTORE

                /* Determine if we need to raise the priority of the thread
                   owning the mutex.  */
                if (mutex_ptr -> tx_mutex_inherit == TX_TRUE)
 8009a6c:	687b      	ldr	r3, [r7, #4]
 8009a6e:	691b      	ldr	r3, [r3, #16]
 8009a70:	2b01      	cmp	r3, #1
 8009a72:	d121      	bne.n	8009ab8 <_tx_mutex_get+0x1d8>
                {

                    /* Determine if this is the highest priority to raise for this mutex.  */
                    if (mutex_ptr -> tx_mutex_highest_priority_waiting > thread_ptr -> tx_thread_priority)
 8009a74:	687b      	ldr	r3, [r7, #4]
 8009a76:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8009a78:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009a7a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009a7c:	429a      	cmp	r2, r3
 8009a7e:	d903      	bls.n	8009a88 <_tx_mutex_get+0x1a8>
                    {

                        /* Remember this priority.  */
                        mutex_ptr -> tx_mutex_highest_priority_waiting =  thread_ptr -> tx_thread_priority;
 8009a80:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009a82:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009a84:	687b      	ldr	r3, [r7, #4]
 8009a86:	629a      	str	r2, [r3, #40]	@ 0x28
                    }

                    /* Determine if we have to update inherit priority level of the mutex owner.  */
                    if (thread_ptr -> tx_thread_priority < mutex_owner -> tx_thread_inherit_priority)
 8009a88:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009a8a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009a8c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009a8e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8009a92:	429a      	cmp	r2, r3
 8009a94:	d204      	bcs.n	8009aa0 <_tx_mutex_get+0x1c0>
                    {

                        /* Remember the new priority inheritance priority.  */
                        mutex_owner -> tx_thread_inherit_priority =  thread_ptr -> tx_thread_priority;
 8009a96:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009a98:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009a9a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009a9c:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
                    }

                    /* Priority inheritance is requested, check to see if the thread that owns the mutex is lower priority.  */
                    if (mutex_owner -> tx_thread_priority > thread_ptr -> tx_thread_priority)
 8009aa0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009aa2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009aa4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009aa6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009aa8:	429a      	cmp	r2, r3
 8009aaa:	d905      	bls.n	8009ab8 <_tx_mutex_get+0x1d8>
                    {

                        /* Yes, raise the suspended, owning thread's priority to that
                           of the current thread.  */
                        _tx_mutex_priority_change(mutex_owner, thread_ptr -> tx_thread_priority);
 8009aac:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009aae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009ab0:	4619      	mov	r1, r3
 8009ab2:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8009ab4:	f000 f8ce 	bl	8009c54 <_tx_mutex_priority_change>
#endif
                    }
                }

                /* Call actual thread suspension routine.  */
                _tx_thread_system_suspend(thread_ptr);
 8009ab8:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8009aba:	f001 ff0f 	bl	800b8dc <_tx_thread_system_suspend>
#endif
                /* Return the completion status.  */
                status =  thread_ptr -> tx_thread_suspend_status;
 8009abe:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009ac0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8009ac4:	647b      	str	r3, [r7, #68]	@ 0x44
 8009ac6:	e007      	b.n	8009ad8 <_tx_mutex_get+0x1f8>
 8009ac8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009aca:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8009acc:	68fb      	ldr	r3, [r7, #12]
 8009ace:	f383 8810 	msr	PRIMASK, r3
}
 8009ad2:	bf00      	nop

            /* Restore interrupts.  */
            TX_RESTORE

            /* Immediate return, return error completion.  */
            status =  TX_NOT_AVAILABLE;
 8009ad4:	231d      	movs	r3, #29
 8009ad6:	647b      	str	r3, [r7, #68]	@ 0x44
        }
    }

    /* Return completion status.  */
    return(status);
 8009ad8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
}
 8009ada:	4618      	mov	r0, r3
 8009adc:	3748      	adds	r7, #72	@ 0x48
 8009ade:	46bd      	mov	sp, r7
 8009ae0:	bd80      	pop	{r7, pc}
 8009ae2:	bf00      	nop
 8009ae4:	2001192c 	.word	0x2001192c
 8009ae8:	200119c4 	.word	0x200119c4
 8009aec:	080096ad 	.word	0x080096ad

08009af0 <_tx_mutex_prioritize>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_mutex_prioritize(TX_MUTEX *mutex_ptr)
{
 8009af0:	b580      	push	{r7, lr}
 8009af2:	b092      	sub	sp, #72	@ 0x48
 8009af4:	af00      	add	r7, sp, #0
 8009af6:	6078      	str	r0, [r7, #4]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8009af8:	f3ef 8310 	mrs	r3, PRIMASK
 8009afc:	627b      	str	r3, [r7, #36]	@ 0x24
    return(posture);
 8009afe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    int_posture = __get_interrupt_posture();
 8009b00:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("CPSID i" : : : "memory");
 8009b02:	b672      	cpsid	i
    return(int_posture);
 8009b04:	6a3b      	ldr	r3, [r7, #32]
UINT            status;
#endif


    /* Disable interrupts.  */
    TX_DISABLE
 8009b06:	647b      	str	r3, [r7, #68]	@ 0x44

    /* Log this kernel call.  */
    TX_EL_MUTEX_PRIORITIZE_INSERT

    /* Pickup the suspended count.  */
    suspended_count =  mutex_ptr -> tx_mutex_suspended_count;
 8009b08:	687b      	ldr	r3, [r7, #4]
 8009b0a:	69db      	ldr	r3, [r3, #28]
 8009b0c:	637b      	str	r3, [r7, #52]	@ 0x34

    /* Determine if there are fewer than 2 suspended threads.  */
    if (suspended_count < ((UINT) 2))
 8009b0e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009b10:	2b01      	cmp	r3, #1
 8009b12:	d805      	bhi.n	8009b20 <_tx_mutex_prioritize+0x30>
 8009b14:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009b16:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8009b18:	69fb      	ldr	r3, [r7, #28]
 8009b1a:	f383 8810 	msr	PRIMASK, r3
}
 8009b1e:	e092      	b.n	8009c46 <_tx_mutex_prioritize+0x156>
        /* Restore interrupts.  */
        TX_RESTORE
    }

    /* Determine if there how many threads are suspended on this mutex.  */
    else if (suspended_count == ((UINT) 2))
 8009b20:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009b22:	2b02      	cmp	r3, #2
 8009b24:	d114      	bne.n	8009b50 <_tx_mutex_prioritize+0x60>
    {

        /* Pickup the head pointer and the next pointer.  */
        head_ptr =  mutex_ptr -> tx_mutex_suspension_list;
 8009b26:	687b      	ldr	r3, [r7, #4]
 8009b28:	699b      	ldr	r3, [r3, #24]
 8009b2a:	63bb      	str	r3, [r7, #56]	@ 0x38
        next_thread =  head_ptr -> tx_thread_suspended_next;
 8009b2c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009b2e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009b30:	62fb      	str	r3, [r7, #44]	@ 0x2c

        /* Determine if the next suspended thread has a higher priority.  */
        if ((next_thread -> tx_thread_priority) < (head_ptr -> tx_thread_priority))
 8009b32:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009b34:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009b36:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009b38:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009b3a:	429a      	cmp	r2, r3
 8009b3c:	d202      	bcs.n	8009b44 <_tx_mutex_prioritize+0x54>
        {

            /* Yes, move the list head to the next thread.  */
            mutex_ptr -> tx_mutex_suspension_list =  next_thread;
 8009b3e:	687b      	ldr	r3, [r7, #4]
 8009b40:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009b42:	619a      	str	r2, [r3, #24]
 8009b44:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009b46:	61bb      	str	r3, [r7, #24]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8009b48:	69bb      	ldr	r3, [r7, #24]
 8009b4a:	f383 8810 	msr	PRIMASK, r3
}
 8009b4e:	e07a      	b.n	8009c46 <_tx_mutex_prioritize+0x156>
    }
    else
    {

        /* Remember the suspension count and head pointer.  */
        head_ptr =   mutex_ptr -> tx_mutex_suspension_list;
 8009b50:	687b      	ldr	r3, [r7, #4]
 8009b52:	699b      	ldr	r3, [r3, #24]
 8009b54:	63bb      	str	r3, [r7, #56]	@ 0x38

        /* Default the highest priority thread to the thread at the front of the list.  */
        priority_thread_ptr =  head_ptr;
 8009b56:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009b58:	63fb      	str	r3, [r7, #60]	@ 0x3c

        /* Setup search pointer.  */
        thread_ptr =  priority_thread_ptr -> tx_thread_suspended_next;
 8009b5a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009b5c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009b5e:	643b      	str	r3, [r7, #64]	@ 0x40

        /* Disable preemption.  */
        _tx_thread_preempt_disable++;
 8009b60:	4b3b      	ldr	r3, [pc, #236]	@ (8009c50 <_tx_mutex_prioritize+0x160>)
 8009b62:	681b      	ldr	r3, [r3, #0]
 8009b64:	3301      	adds	r3, #1
 8009b66:	4a3a      	ldr	r2, [pc, #232]	@ (8009c50 <_tx_mutex_prioritize+0x160>)
 8009b68:	6013      	str	r3, [r2, #0]

        /* Set the list changed flag to false.  */
        list_changed =  TX_FALSE;
 8009b6a:	2300      	movs	r3, #0
 8009b6c:	633b      	str	r3, [r7, #48]	@ 0x30
        /* Search through the list to find the highest priority thread.  */
        do
        {

            /* Is the current thread higher priority?  */
            if (thread_ptr -> tx_thread_priority < priority_thread_ptr -> tx_thread_priority)
 8009b6e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009b70:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009b72:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009b74:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009b76:	429a      	cmp	r2, r3
 8009b78:	d201      	bcs.n	8009b7e <_tx_mutex_prioritize+0x8e>
            {

                /* Yes, remember that this thread is the highest priority.  */
                priority_thread_ptr =  thread_ptr;
 8009b7a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009b7c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009b7e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009b80:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8009b82:	68fb      	ldr	r3, [r7, #12]
 8009b84:	f383 8810 	msr	PRIMASK, r3
}
 8009b88:	bf00      	nop
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8009b8a:	f3ef 8310 	mrs	r3, PRIMASK
 8009b8e:	617b      	str	r3, [r7, #20]
    return(posture);
 8009b90:	697b      	ldr	r3, [r7, #20]
    int_posture = __get_interrupt_posture();
 8009b92:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("CPSID i" : : : "memory");
 8009b94:	b672      	cpsid	i
    return(int_posture);
 8009b96:	693b      	ldr	r3, [r7, #16]

            /* Restore interrupts temporarily.  */
            TX_RESTORE

            /* Disable interrupts again.  */
            TX_DISABLE
 8009b98:	647b      	str	r3, [r7, #68]	@ 0x44

            /* Determine if any changes to the list have occurred while
               interrupts were enabled.  */

            /* Is the list head the same?  */
            if (head_ptr != mutex_ptr -> tx_mutex_suspension_list)
 8009b9a:	687b      	ldr	r3, [r7, #4]
 8009b9c:	699b      	ldr	r3, [r3, #24]
 8009b9e:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8009ba0:	429a      	cmp	r2, r3
 8009ba2:	d002      	beq.n	8009baa <_tx_mutex_prioritize+0xba>
            {

                /* The list head has changed, set the list changed flag.  */
                list_changed =  TX_TRUE;
 8009ba4:	2301      	movs	r3, #1
 8009ba6:	633b      	str	r3, [r7, #48]	@ 0x30
 8009ba8:	e006      	b.n	8009bb8 <_tx_mutex_prioritize+0xc8>
            }
            else
            {

                /* Is the suspended count the same?  */
                if (suspended_count != mutex_ptr -> tx_mutex_suspended_count)
 8009baa:	687b      	ldr	r3, [r7, #4]
 8009bac:	69db      	ldr	r3, [r3, #28]
 8009bae:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8009bb0:	429a      	cmp	r2, r3
 8009bb2:	d001      	beq.n	8009bb8 <_tx_mutex_prioritize+0xc8>
                {

                    /* The list head has changed, set the list changed flag.  */
                    list_changed =  TX_TRUE;
 8009bb4:	2301      	movs	r3, #1
 8009bb6:	633b      	str	r3, [r7, #48]	@ 0x30
                }
            }

            /* Determine if the list has changed.  */
            if (list_changed == TX_FALSE)
 8009bb8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009bba:	2b00      	cmp	r3, #0
 8009bbc:	d103      	bne.n	8009bc6 <_tx_mutex_prioritize+0xd6>
            {

                /* Move the thread pointer to the next thread.  */
                thread_ptr =  thread_ptr -> tx_thread_suspended_next;
 8009bbe:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009bc0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009bc2:	643b      	str	r3, [r7, #64]	@ 0x40
 8009bc4:	e00c      	b.n	8009be0 <_tx_mutex_prioritize+0xf0>
            }
            else
            {

                /* Remember the suspension count and head pointer.  */
                head_ptr =   mutex_ptr -> tx_mutex_suspension_list;
 8009bc6:	687b      	ldr	r3, [r7, #4]
 8009bc8:	699b      	ldr	r3, [r3, #24]
 8009bca:	63bb      	str	r3, [r7, #56]	@ 0x38
                suspended_count =  mutex_ptr -> tx_mutex_suspended_count;
 8009bcc:	687b      	ldr	r3, [r7, #4]
 8009bce:	69db      	ldr	r3, [r3, #28]
 8009bd0:	637b      	str	r3, [r7, #52]	@ 0x34

                /* Default the highest priority thread to the thread at the front of the list.  */
                priority_thread_ptr =  head_ptr;
 8009bd2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009bd4:	63fb      	str	r3, [r7, #60]	@ 0x3c

                /* Setup search pointer.  */
                thread_ptr =  priority_thread_ptr -> tx_thread_suspended_next;
 8009bd6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009bd8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009bda:	643b      	str	r3, [r7, #64]	@ 0x40

                /* Reset the list changed flag.  */
                list_changed =  TX_FALSE;
 8009bdc:	2300      	movs	r3, #0
 8009bde:	633b      	str	r3, [r7, #48]	@ 0x30
            }

        } while (thread_ptr != head_ptr);
 8009be0:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8009be2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009be4:	429a      	cmp	r2, r3
 8009be6:	d1c2      	bne.n	8009b6e <_tx_mutex_prioritize+0x7e>

        /* Release preemption.  */
        _tx_thread_preempt_disable--;
 8009be8:	4b19      	ldr	r3, [pc, #100]	@ (8009c50 <_tx_mutex_prioritize+0x160>)
 8009bea:	681b      	ldr	r3, [r3, #0]
 8009bec:	3b01      	subs	r3, #1
 8009bee:	4a18      	ldr	r2, [pc, #96]	@ (8009c50 <_tx_mutex_prioritize+0x160>)
 8009bf0:	6013      	str	r3, [r2, #0]

        /* Now determine if the highest priority thread is at the front
           of the list.  */
        if (priority_thread_ptr != head_ptr)
 8009bf2:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8009bf4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009bf6:	429a      	cmp	r2, r3
 8009bf8:	d01d      	beq.n	8009c36 <_tx_mutex_prioritize+0x146>
            /* No, we need to move the highest priority suspended thread to the
               front of the list.  */

            /* First, remove the highest priority thread by updating the
               adjacent suspended threads.  */
            next_thread =                                  priority_thread_ptr -> tx_thread_suspended_next;
 8009bfa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009bfc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009bfe:	62fb      	str	r3, [r7, #44]	@ 0x2c
            previous_thread =                              priority_thread_ptr -> tx_thread_suspended_previous;
 8009c00:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009c02:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009c04:	62bb      	str	r3, [r7, #40]	@ 0x28
            next_thread -> tx_thread_suspended_previous =  previous_thread;
 8009c06:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009c08:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8009c0a:	675a      	str	r2, [r3, #116]	@ 0x74
            previous_thread -> tx_thread_suspended_next =  next_thread;
 8009c0c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009c0e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009c10:	671a      	str	r2, [r3, #112]	@ 0x70

            /* Now, link the highest priority thread at the front of the list.  */
            previous_thread =                                      head_ptr -> tx_thread_suspended_previous;
 8009c12:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009c14:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009c16:	62bb      	str	r3, [r7, #40]	@ 0x28
            priority_thread_ptr -> tx_thread_suspended_next =      head_ptr;
 8009c18:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009c1a:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8009c1c:	671a      	str	r2, [r3, #112]	@ 0x70
            priority_thread_ptr -> tx_thread_suspended_previous =  previous_thread;
 8009c1e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009c20:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8009c22:	675a      	str	r2, [r3, #116]	@ 0x74
            previous_thread -> tx_thread_suspended_next =          priority_thread_ptr;
 8009c24:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009c26:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8009c28:	671a      	str	r2, [r3, #112]	@ 0x70
            head_ptr -> tx_thread_suspended_previous =             priority_thread_ptr;
 8009c2a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009c2c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8009c2e:	675a      	str	r2, [r3, #116]	@ 0x74

            /* Move the list head pointer to the highest priority suspended thread.  */
            mutex_ptr -> tx_mutex_suspension_list =  priority_thread_ptr;
 8009c30:	687b      	ldr	r3, [r7, #4]
 8009c32:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8009c34:	619a      	str	r2, [r3, #24]
 8009c36:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009c38:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8009c3a:	68bb      	ldr	r3, [r7, #8]
 8009c3c:	f383 8810 	msr	PRIMASK, r3
}
 8009c40:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Check for preemption.  */
        _tx_thread_system_preempt_check();
 8009c42:	f001 fd11 	bl	800b668 <_tx_thread_system_preempt_check>
    /* Return completion status.  */
    return(status);
#else

    /* Return successful completion.  */
    return(TX_SUCCESS);
 8009c46:	2300      	movs	r3, #0
#endif
}
 8009c48:	4618      	mov	r0, r3
 8009c4a:	3748      	adds	r7, #72	@ 0x48
 8009c4c:	46bd      	mov	sp, r7
 8009c4e:	bd80      	pop	{r7, pc}
 8009c50:	200119c4 	.word	0x200119c4

08009c54 <_tx_mutex_priority_change>:
/*                                            priority rather than next,  */
/*                                            resulting in version 6.1.6  */
/*                                                                        */
/**************************************************************************/
VOID  _tx_mutex_priority_change(TX_THREAD *thread_ptr, UINT new_priority)
{
 8009c54:	b580      	push	{r7, lr}
 8009c56:	b090      	sub	sp, #64	@ 0x40
 8009c58:	af00      	add	r7, sp, #0
 8009c5a:	6078      	str	r0, [r7, #4]
 8009c5c:	6039      	str	r1, [r7, #0]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8009c5e:	f3ef 8310 	mrs	r3, PRIMASK
 8009c62:	62fb      	str	r3, [r7, #44]	@ 0x2c
    return(posture);
 8009c64:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    int_posture = __get_interrupt_posture();
 8009c66:	62bb      	str	r3, [r7, #40]	@ 0x28
    __asm__ volatile ("CPSID i" : : : "memory");
 8009c68:	b672      	cpsid	i
    return(int_posture);
 8009c6a:	6abb      	ldr	r3, [r7, #40]	@ 0x28


#ifndef TX_NOT_INTERRUPTABLE

    /* Lockout interrupts while the thread is being suspended.  */
    TX_DISABLE
 8009c6c:	63fb      	str	r3, [r7, #60]	@ 0x3c
#endif

    /* Determine if this thread is currently ready.  */
    if (thread_ptr -> tx_thread_state != TX_READY)
 8009c6e:	687b      	ldr	r3, [r7, #4]
 8009c70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009c72:	2b00      	cmp	r3, #0
 8009c74:	d017      	beq.n	8009ca6 <_tx_mutex_priority_change+0x52>
    {

        /* Change thread priority to the new mutex priority-inheritance priority.  */
        thread_ptr -> tx_thread_priority =  new_priority;
 8009c76:	687b      	ldr	r3, [r7, #4]
 8009c78:	683a      	ldr	r2, [r7, #0]
 8009c7a:	62da      	str	r2, [r3, #44]	@ 0x2c

        /* Determine how to setup the thread's preemption-threshold.  */
        if (thread_ptr -> tx_thread_user_preempt_threshold < new_priority)
 8009c7c:	687b      	ldr	r3, [r7, #4]
 8009c7e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8009c82:	683a      	ldr	r2, [r7, #0]
 8009c84:	429a      	cmp	r2, r3
 8009c86:	d905      	bls.n	8009c94 <_tx_mutex_priority_change+0x40>
        {

            /* Change thread preemption-threshold to the user's preemption-threshold.  */
            thread_ptr -> tx_thread_preempt_threshold =  thread_ptr -> tx_thread_user_preempt_threshold;
 8009c88:	687b      	ldr	r3, [r7, #4]
 8009c8a:	f8d3 2098 	ldr.w	r2, [r3, #152]	@ 0x98
 8009c8e:	687b      	ldr	r3, [r7, #4]
 8009c90:	63da      	str	r2, [r3, #60]	@ 0x3c
 8009c92:	e002      	b.n	8009c9a <_tx_mutex_priority_change+0x46>
        }
        else
        {

            /* Change the thread preemption-threshold to the new threshold.  */
            thread_ptr -> tx_thread_preempt_threshold =  new_priority;
 8009c94:	687b      	ldr	r3, [r7, #4]
 8009c96:	683a      	ldr	r2, [r7, #0]
 8009c98:	63da      	str	r2, [r3, #60]	@ 0x3c
 8009c9a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009c9c:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8009c9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009ca0:	f383 8810 	msr	PRIMASK, r3
}
 8009ca4:	e089      	b.n	8009dba <_tx_mutex_priority_change+0x166>
    }
    else
    {

        /* Pickup the next thread to execute.  */
        execute_ptr =  _tx_thread_execute_ptr;
 8009ca6:	4b47      	ldr	r3, [pc, #284]	@ (8009dc4 <_tx_mutex_priority_change+0x170>)
 8009ca8:	681b      	ldr	r3, [r3, #0]
 8009caa:	63bb      	str	r3, [r7, #56]	@ 0x38

        /* Save the original priority.  */
        original_priority =  thread_ptr -> tx_thread_priority;
 8009cac:	687b      	ldr	r3, [r7, #4]
 8009cae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009cb0:	637b      	str	r3, [r7, #52]	@ 0x34
        /* Decrement the preempt disable flag.  */
        _tx_thread_preempt_disable--;
#else

        /* Increment the preempt disable flag.  */
        _tx_thread_preempt_disable =  _tx_thread_preempt_disable + ((UINT) 2);
 8009cb2:	4b45      	ldr	r3, [pc, #276]	@ (8009dc8 <_tx_mutex_priority_change+0x174>)
 8009cb4:	681b      	ldr	r3, [r3, #0]
 8009cb6:	3302      	adds	r3, #2
 8009cb8:	4a43      	ldr	r2, [pc, #268]	@ (8009dc8 <_tx_mutex_priority_change+0x174>)
 8009cba:	6013      	str	r3, [r2, #0]

        /* Set the state to priority change.  */
        thread_ptr -> tx_thread_state =    TX_PRIORITY_CHANGE;
 8009cbc:	687b      	ldr	r3, [r7, #4]
 8009cbe:	220e      	movs	r2, #14
 8009cc0:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Set the suspending flag. */
        thread_ptr -> tx_thread_suspending =  TX_TRUE;
 8009cc2:	687b      	ldr	r3, [r7, #4]
 8009cc4:	2201      	movs	r2, #1
 8009cc6:	639a      	str	r2, [r3, #56]	@ 0x38

        /* Setup the timeout period.  */
        thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks =  ((ULONG) 0);
 8009cc8:	687b      	ldr	r3, [r7, #4]
 8009cca:	2200      	movs	r2, #0
 8009ccc:	64da      	str	r2, [r3, #76]	@ 0x4c
 8009cce:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009cd0:	61bb      	str	r3, [r7, #24]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8009cd2:	69bb      	ldr	r3, [r7, #24]
 8009cd4:	f383 8810 	msr	PRIMASK, r3
}
 8009cd8:	bf00      	nop
        /* Restore interrupts.  */
        TX_RESTORE

        /* The thread is ready and must first be removed from the list.  Call the
           system suspend function to accomplish this.  */
        _tx_thread_system_suspend(thread_ptr);
 8009cda:	6878      	ldr	r0, [r7, #4]
 8009cdc:	f001 fdfe 	bl	800b8dc <_tx_thread_system_suspend>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8009ce0:	f3ef 8310 	mrs	r3, PRIMASK
 8009ce4:	623b      	str	r3, [r7, #32]
    return(posture);
 8009ce6:	6a3b      	ldr	r3, [r7, #32]
    int_posture = __get_interrupt_posture();
 8009ce8:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("CPSID i" : : : "memory");
 8009cea:	b672      	cpsid	i
    return(int_posture);
 8009cec:	69fb      	ldr	r3, [r7, #28]

        /* Disable interrupts.  */
        TX_DISABLE
 8009cee:	63fb      	str	r3, [r7, #60]	@ 0x3c

        /* At this point, the preempt disable flag is still set, so we still have
           protection against all preemption.  */

        /* Change thread priority to the new mutex priority-inheritance priority.  */
        thread_ptr -> tx_thread_priority =  new_priority;
 8009cf0:	687b      	ldr	r3, [r7, #4]
 8009cf2:	683a      	ldr	r2, [r7, #0]
 8009cf4:	62da      	str	r2, [r3, #44]	@ 0x2c

        /* Determine how to setup the thread's preemption-threshold.  */
        if (thread_ptr -> tx_thread_user_preempt_threshold < new_priority)
 8009cf6:	687b      	ldr	r3, [r7, #4]
 8009cf8:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8009cfc:	683a      	ldr	r2, [r7, #0]
 8009cfe:	429a      	cmp	r2, r3
 8009d00:	d905      	bls.n	8009d0e <_tx_mutex_priority_change+0xba>
        {

            /* Change thread preemption-threshold to the user's preemption-threshold.  */
            thread_ptr -> tx_thread_preempt_threshold =  thread_ptr -> tx_thread_user_preempt_threshold;
 8009d02:	687b      	ldr	r3, [r7, #4]
 8009d04:	f8d3 2098 	ldr.w	r2, [r3, #152]	@ 0x98
 8009d08:	687b      	ldr	r3, [r7, #4]
 8009d0a:	63da      	str	r2, [r3, #60]	@ 0x3c
 8009d0c:	e002      	b.n	8009d14 <_tx_mutex_priority_change+0xc0>
        }
        else
        {

            /* Change the thread preemption-threshold to the new threshold.  */
            thread_ptr -> tx_thread_preempt_threshold =  new_priority;
 8009d0e:	687b      	ldr	r3, [r7, #4]
 8009d10:	683a      	ldr	r2, [r7, #0]
 8009d12:	63da      	str	r2, [r3, #60]	@ 0x3c
 8009d14:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009d16:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8009d18:	68fb      	ldr	r3, [r7, #12]
 8009d1a:	f383 8810 	msr	PRIMASK, r3
}
 8009d1e:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Resume the thread with the new priority.  */
        _tx_thread_system_resume(thread_ptr);
 8009d20:	6878      	ldr	r0, [r7, #4]
 8009d22:	f001 fcdb 	bl	800b6dc <_tx_thread_system_resume>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8009d26:	f3ef 8310 	mrs	r3, PRIMASK
 8009d2a:	617b      	str	r3, [r7, #20]
    return(posture);
 8009d2c:	697b      	ldr	r3, [r7, #20]
    int_posture = __get_interrupt_posture();
 8009d2e:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("CPSID i" : : : "memory");
 8009d30:	b672      	cpsid	i
    return(int_posture);
 8009d32:	693b      	ldr	r3, [r7, #16]
        TX_MUTEX_PRIORITY_CHANGE_EXTENSION

#ifndef TX_NOT_INTERRUPTABLE

        /* Disable interrupts.  */
        TX_DISABLE
 8009d34:	63fb      	str	r3, [r7, #60]	@ 0x3c
#endif

        /* Pickup the next thread to execute.  */
        next_execute_ptr =  _tx_thread_execute_ptr;
 8009d36:	4b23      	ldr	r3, [pc, #140]	@ (8009dc4 <_tx_mutex_priority_change+0x170>)
 8009d38:	681b      	ldr	r3, [r3, #0]
 8009d3a:	633b      	str	r3, [r7, #48]	@ 0x30

        /* Determine if this thread is not the next thread to execute.  */
        if (thread_ptr != next_execute_ptr)
 8009d3c:	687a      	ldr	r2, [r7, #4]
 8009d3e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009d40:	429a      	cmp	r2, r3
 8009d42:	d034      	beq.n	8009dae <_tx_mutex_priority_change+0x15a>
        {

            /* Make sure the thread is still ready.  */
            if (thread_ptr -> tx_thread_state == TX_READY)
 8009d44:	687b      	ldr	r3, [r7, #4]
 8009d46:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009d48:	2b00      	cmp	r3, #0
 8009d4a:	d130      	bne.n	8009dae <_tx_mutex_priority_change+0x15a>
            {

                /* Now check and see if this thread has an equal or higher priority.  */
                if (thread_ptr -> tx_thread_priority <= next_execute_ptr -> tx_thread_priority)
 8009d4c:	687b      	ldr	r3, [r7, #4]
 8009d4e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009d50:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009d52:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009d54:	429a      	cmp	r2, r3
 8009d56:	d811      	bhi.n	8009d7c <_tx_mutex_priority_change+0x128>
                {

                    /* Now determine if this thread was the previously executing thread.  */
                    if (thread_ptr == execute_ptr)
 8009d58:	687a      	ldr	r2, [r7, #4]
 8009d5a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009d5c:	429a      	cmp	r2, r3
 8009d5e:	d126      	bne.n	8009dae <_tx_mutex_priority_change+0x15a>

                        /* Yes, this thread was previously executing before we temporarily suspended and resumed
                           it in order to change the priority. A lower or same priority thread cannot be the next thread
                           to execute in this case since this thread really didn't suspend.  Simply reset the execute
                           pointer to this thread.  */
                        _tx_thread_execute_ptr =  thread_ptr;
 8009d60:	4a18      	ldr	r2, [pc, #96]	@ (8009dc4 <_tx_mutex_priority_change+0x170>)
 8009d62:	687b      	ldr	r3, [r7, #4]
 8009d64:	6013      	str	r3, [r2, #0]

                        /* Determine if we moved to a lower priority. If so, move the thread to the front of its priority list.  */
                        if (original_priority < new_priority)
 8009d66:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8009d68:	683b      	ldr	r3, [r7, #0]
 8009d6a:	429a      	cmp	r2, r3
 8009d6c:	d21f      	bcs.n	8009dae <_tx_mutex_priority_change+0x15a>
                        {

                            /* Ensure that this thread is placed at the front of the priority list.  */
                            _tx_thread_priority_list[thread_ptr -> tx_thread_priority] =  thread_ptr;
 8009d6e:	687b      	ldr	r3, [r7, #4]
 8009d70:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009d72:	4916      	ldr	r1, [pc, #88]	@ (8009dcc <_tx_mutex_priority_change+0x178>)
 8009d74:	687a      	ldr	r2, [r7, #4]
 8009d76:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8009d7a:	e018      	b.n	8009dae <_tx_mutex_priority_change+0x15a>
                }
                else
                {

                    /* Now determine if this thread's preemption-threshold needs to be enforced.  */
                    if (thread_ptr -> tx_thread_preempt_threshold < thread_ptr -> tx_thread_priority)
 8009d7c:	687b      	ldr	r3, [r7, #4]
 8009d7e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8009d80:	687b      	ldr	r3, [r7, #4]
 8009d82:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009d84:	429a      	cmp	r2, r3
 8009d86:	d212      	bcs.n	8009dae <_tx_mutex_priority_change+0x15a>
                    {

                        /* Yes, preemption-threshold is in force for this thread. */

                        /* Compare the next thread to execute thread's priority against the thread's preemption-threshold.  */
                        if (thread_ptr -> tx_thread_preempt_threshold <= next_execute_ptr -> tx_thread_priority)
 8009d88:	687b      	ldr	r3, [r7, #4]
 8009d8a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8009d8c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009d8e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009d90:	429a      	cmp	r2, r3
 8009d92:	d80c      	bhi.n	8009dae <_tx_mutex_priority_change+0x15a>
                        {

                            /* We must swap execute pointers to enforce the preemption-threshold of a thread coming out of
                               priority inheritance.  */
                            _tx_thread_execute_ptr =  thread_ptr;
 8009d94:	4a0b      	ldr	r2, [pc, #44]	@ (8009dc4 <_tx_mutex_priority_change+0x170>)
 8009d96:	687b      	ldr	r3, [r7, #4]
 8009d98:	6013      	str	r3, [r2, #0]

                            /* Determine if we moved to a lower priority. If so, move the thread to the front of its priority list.  */
                            if (original_priority < new_priority)
 8009d9a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8009d9c:	683b      	ldr	r3, [r7, #0]
 8009d9e:	429a      	cmp	r2, r3
 8009da0:	d205      	bcs.n	8009dae <_tx_mutex_priority_change+0x15a>
                            {

                                /* Ensure that this thread is placed at the front of the priority list.  */
                                _tx_thread_priority_list[thread_ptr -> tx_thread_priority] =  thread_ptr;
 8009da2:	687b      	ldr	r3, [r7, #4]
 8009da4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009da6:	4909      	ldr	r1, [pc, #36]	@ (8009dcc <_tx_mutex_priority_change+0x178>)
 8009da8:	687a      	ldr	r2, [r7, #4]
 8009daa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8009dae:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009db0:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8009db2:	68bb      	ldr	r3, [r7, #8]
 8009db4:	f383 8810 	msr	PRIMASK, r3
}
 8009db8:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE
#endif
    }
}
 8009dba:	bf00      	nop
 8009dbc:	3740      	adds	r7, #64	@ 0x40
 8009dbe:	46bd      	mov	sp, r7
 8009dc0:	bd80      	pop	{r7, pc}
 8009dc2:	bf00      	nop
 8009dc4:	20011930 	.word	0x20011930
 8009dc8:	200119c4 	.word	0x200119c4
 8009dcc:	20011944 	.word	0x20011944

08009dd0 <_tx_mutex_put>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_mutex_put(TX_MUTEX *mutex_ptr)
{
 8009dd0:	b580      	push	{r7, lr}
 8009dd2:	b0a6      	sub	sp, #152	@ 0x98
 8009dd4:	af00      	add	r7, sp, #0
 8009dd6:	6078      	str	r0, [r7, #4]
TX_THREAD       *suspended_thread;
UINT            inheritance_priority;


    /* Setup status to indicate the processing is not complete.  */
    status =  TX_NOT_DONE;
 8009dd8:	2320      	movs	r3, #32
 8009dda:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8009dde:	f3ef 8310 	mrs	r3, PRIMASK
 8009de2:	65fb      	str	r3, [r7, #92]	@ 0x5c
    return(posture);
 8009de4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
    int_posture = __get_interrupt_posture();
 8009de6:	65bb      	str	r3, [r7, #88]	@ 0x58
    __asm__ volatile ("CPSID i" : : : "memory");
 8009de8:	b672      	cpsid	i
    return(int_posture);
 8009dea:	6dbb      	ldr	r3, [r7, #88]	@ 0x58

    /* Disable interrupts to put an instance back to the mutex.  */
    TX_DISABLE
 8009dec:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94

    /* Log this kernel call.  */
    TX_EL_MUTEX_PUT_INSERT

    /* Determine if this mutex is owned.  */
    if (mutex_ptr -> tx_mutex_ownership_count != ((UINT) 0))
 8009df0:	687b      	ldr	r3, [r7, #4]
 8009df2:	689b      	ldr	r3, [r3, #8]
 8009df4:	2b00      	cmp	r3, #0
 8009df6:	f000 81ff 	beq.w	800a1f8 <_tx_mutex_put+0x428>
    {

        /* Pickup the owning thread pointer.  */
        thread_ptr =  mutex_ptr -> tx_mutex_owner;
 8009dfa:	687b      	ldr	r3, [r7, #4]
 8009dfc:	68db      	ldr	r3, [r3, #12]
 8009dfe:	67fb      	str	r3, [r7, #124]	@ 0x7c

        /* Pickup thread pointer.  */
        TX_THREAD_GET_CURRENT(current_thread)
 8009e00:	4ba3      	ldr	r3, [pc, #652]	@ (800a090 <_tx_mutex_put+0x2c0>)
 8009e02:	681b      	ldr	r3, [r3, #0]
 8009e04:	67bb      	str	r3, [r7, #120]	@ 0x78

        /* Check to see if the mutex is owned by the calling thread.  */
        if (mutex_ptr -> tx_mutex_owner != current_thread)
 8009e06:	687b      	ldr	r3, [r7, #4]
 8009e08:	68db      	ldr	r3, [r3, #12]
 8009e0a:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 8009e0c:	429a      	cmp	r2, r3
 8009e0e:	d00d      	beq.n	8009e2c <_tx_mutex_put+0x5c>
        {

            /* Determine if the preempt disable flag is set, indicating that
               the caller is not the application but from ThreadX. In such
               cases, the thread mutex owner does not need to match.  */
            if (_tx_thread_preempt_disable == ((UINT) 0))
 8009e10:	4ba0      	ldr	r3, [pc, #640]	@ (800a094 <_tx_mutex_put+0x2c4>)
 8009e12:	681b      	ldr	r3, [r3, #0]
 8009e14:	2b00      	cmp	r3, #0
 8009e16:	d109      	bne.n	8009e2c <_tx_mutex_put+0x5c>
 8009e18:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8009e1c:	657b      	str	r3, [r7, #84]	@ 0x54
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8009e1e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009e20:	f383 8810 	msr	PRIMASK, r3
}
 8009e24:	bf00      	nop

                /* Restore interrupts.  */
                TX_RESTORE

                /* Caller does not own the mutex.  */
                status =  TX_NOT_OWNED;
 8009e26:	231e      	movs	r3, #30
 8009e28:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
            }
        }

        /* Determine if we should continue.  */
        if (status == TX_NOT_DONE)
 8009e2c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8009e30:	2b20      	cmp	r3, #32
 8009e32:	f040 81eb 	bne.w	800a20c <_tx_mutex_put+0x43c>
        {

            /* Decrement the mutex ownership count.  */
            mutex_ptr -> tx_mutex_ownership_count--;
 8009e36:	687b      	ldr	r3, [r7, #4]
 8009e38:	689b      	ldr	r3, [r3, #8]
 8009e3a:	1e5a      	subs	r2, r3, #1
 8009e3c:	687b      	ldr	r3, [r7, #4]
 8009e3e:	609a      	str	r2, [r3, #8]

            /* Determine if the mutex is still owned by the current thread.  */
            if (mutex_ptr -> tx_mutex_ownership_count != ((UINT) 0))
 8009e40:	687b      	ldr	r3, [r7, #4]
 8009e42:	689b      	ldr	r3, [r3, #8]
 8009e44:	2b00      	cmp	r3, #0
 8009e46:	d00a      	beq.n	8009e5e <_tx_mutex_put+0x8e>
 8009e48:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8009e4c:	653b      	str	r3, [r7, #80]	@ 0x50
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8009e4e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009e50:	f383 8810 	msr	PRIMASK, r3
}
 8009e54:	bf00      	nop

                /* Restore interrupts.  */
                TX_RESTORE

                /* Mutex is still owned, just return successful status.  */
                status =  TX_SUCCESS;
 8009e56:	2300      	movs	r3, #0
 8009e58:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8009e5c:	e1d6      	b.n	800a20c <_tx_mutex_put+0x43c>
            }
            else
            {

                /* Check for a NULL thread pointer, which can only happen during initialization.   */
                if (thread_ptr == TX_NULL)
 8009e5e:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8009e60:	2b00      	cmp	r3, #0
 8009e62:	d10a      	bne.n	8009e7a <_tx_mutex_put+0xaa>
 8009e64:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8009e68:	64fb      	str	r3, [r7, #76]	@ 0x4c
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8009e6a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009e6c:	f383 8810 	msr	PRIMASK, r3
}
 8009e70:	bf00      	nop

                    /* Restore interrupts.  */
                    TX_RESTORE

                    /* Mutex is now available, return successful status.  */
                    status =  TX_SUCCESS;
 8009e72:	2300      	movs	r3, #0
 8009e74:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8009e78:	e1c8      	b.n	800a20c <_tx_mutex_put+0x43c>
                    /* The mutex is now available.   */

                    /* Remove this mutex from the owned mutex list.  */

                    /* Decrement the ownership count.  */
                    thread_ptr -> tx_thread_owned_mutex_count--;
 8009e7a:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8009e7c:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8009e80:	1e5a      	subs	r2, r3, #1
 8009e82:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8009e84:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0

                    /* Determine if this mutex was the only one on the list.  */
                    if (thread_ptr -> tx_thread_owned_mutex_count == ((UINT) 0))
 8009e88:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8009e8a:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8009e8e:	2b00      	cmp	r3, #0
 8009e90:	d104      	bne.n	8009e9c <_tx_mutex_put+0xcc>
                    {

                        /* Yes, the list is empty.  Simply set the head pointer to NULL.  */
                        thread_ptr -> tx_thread_owned_mutex_list =  TX_NULL;
 8009e92:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8009e94:	2200      	movs	r2, #0
 8009e96:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
 8009e9a:	e019      	b.n	8009ed0 <_tx_mutex_put+0x100>
                    {

                        /* No, there are more mutexes on the list.  */

                        /* Link-up the neighbors.  */
                        next_mutex =                             mutex_ptr -> tx_mutex_owned_next;
 8009e9c:	687b      	ldr	r3, [r7, #4]
 8009e9e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009ea0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
                        previous_mutex =                         mutex_ptr -> tx_mutex_owned_previous;
 8009ea4:	687b      	ldr	r3, [r7, #4]
 8009ea6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009ea8:	677b      	str	r3, [r7, #116]	@ 0x74
                        next_mutex -> tx_mutex_owned_previous =  previous_mutex;
 8009eaa:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8009eae:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8009eb0:	631a      	str	r2, [r3, #48]	@ 0x30
                        previous_mutex -> tx_mutex_owned_next =  next_mutex;
 8009eb2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8009eb4:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8009eb8:	62da      	str	r2, [r3, #44]	@ 0x2c

                        /* See if we have to update the created list head pointer.  */
                        if (thread_ptr -> tx_thread_owned_mutex_list == mutex_ptr)
 8009eba:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8009ebc:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8009ec0:	687a      	ldr	r2, [r7, #4]
 8009ec2:	429a      	cmp	r2, r3
 8009ec4:	d104      	bne.n	8009ed0 <_tx_mutex_put+0x100>
                        {

                            /* Yes, move the head pointer to the next link. */
                            thread_ptr -> tx_thread_owned_mutex_list =  next_mutex;
 8009ec6:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8009ec8:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8009ecc:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
                        }
                    }

                    /* Determine if the simple, non-suspension, non-priority inheritance case is present.  */
                    if (mutex_ptr -> tx_mutex_suspension_list == TX_NULL)
 8009ed0:	687b      	ldr	r3, [r7, #4]
 8009ed2:	699b      	ldr	r3, [r3, #24]
 8009ed4:	2b00      	cmp	r3, #0
 8009ed6:	d110      	bne.n	8009efa <_tx_mutex_put+0x12a>
                    {

                        /* Is this a priority inheritance mutex?  */
                        if (mutex_ptr -> tx_mutex_inherit == TX_FALSE)
 8009ed8:	687b      	ldr	r3, [r7, #4]
 8009eda:	691b      	ldr	r3, [r3, #16]
 8009edc:	2b00      	cmp	r3, #0
 8009ede:	d10c      	bne.n	8009efa <_tx_mutex_put+0x12a>
                        {

                            /* Yes, we are done - set the mutex owner to NULL.   */
                            mutex_ptr -> tx_mutex_owner =  TX_NULL;
 8009ee0:	687b      	ldr	r3, [r7, #4]
 8009ee2:	2200      	movs	r2, #0
 8009ee4:	60da      	str	r2, [r3, #12]
 8009ee6:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8009eea:	64bb      	str	r3, [r7, #72]	@ 0x48
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8009eec:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009eee:	f383 8810 	msr	PRIMASK, r3
}
 8009ef2:	bf00      	nop

                            /* Restore interrupts.  */
                            TX_RESTORE

                            /* Mutex is now available, return successful status.  */
                            status =  TX_SUCCESS;
 8009ef4:	2300      	movs	r3, #0
 8009ef6:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
                        }
                    }

                    /* Determine if the processing is complete.  */
                    if (status == TX_NOT_DONE)
 8009efa:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8009efe:	2b20      	cmp	r3, #32
 8009f00:	f040 8184 	bne.w	800a20c <_tx_mutex_put+0x43c>
                    {

                        /* Initialize original owner and thread priority.  */
                        old_owner =      TX_NULL;
 8009f04:	2300      	movs	r3, #0
 8009f06:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
                        old_priority =   thread_ptr -> tx_thread_user_priority;
 8009f0a:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8009f0c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8009f10:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c

                        /* Does this mutex support priority inheritance?  */
                        if (mutex_ptr -> tx_mutex_inherit == TX_TRUE)
 8009f14:	687b      	ldr	r3, [r7, #4]
 8009f16:	691b      	ldr	r3, [r3, #16]
 8009f18:	2b01      	cmp	r3, #1
 8009f1a:	d155      	bne.n	8009fc8 <_tx_mutex_put+0x1f8>
                        {

#ifndef TX_NOT_INTERRUPTABLE

                            /* Temporarily disable preemption.  */
                            _tx_thread_preempt_disable++;
 8009f1c:	4b5d      	ldr	r3, [pc, #372]	@ (800a094 <_tx_mutex_put+0x2c4>)
 8009f1e:	681b      	ldr	r3, [r3, #0]
 8009f20:	3301      	adds	r3, #1
 8009f22:	4a5c      	ldr	r2, [pc, #368]	@ (800a094 <_tx_mutex_put+0x2c4>)
 8009f24:	6013      	str	r3, [r2, #0]
 8009f26:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8009f2a:	647b      	str	r3, [r7, #68]	@ 0x44
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8009f2c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009f2e:	f383 8810 	msr	PRIMASK, r3
}
 8009f32:	bf00      	nop
                            /* Restore interrupts.  */
                            TX_RESTORE
#endif

                            /* Default the inheritance priority to disabled.  */
                            inheritance_priority =  ((UINT) TX_MAX_PRIORITIES);
 8009f34:	2320      	movs	r3, #32
 8009f36:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80

                            /* Search the owned mutexes for this thread to determine the highest priority for this
                               former mutex owner to return to.  */
                            next_mutex =  thread_ptr -> tx_thread_owned_mutex_list;
 8009f3a:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8009f3c:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8009f40:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
                            while (next_mutex != TX_NULL)
 8009f44:	e01f      	b.n	8009f86 <_tx_mutex_put+0x1b6>
                            {

                                /* Does this mutex support priority inheritance?  */
                                if (next_mutex -> tx_mutex_inherit == TX_TRUE)
 8009f46:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8009f4a:	691b      	ldr	r3, [r3, #16]
 8009f4c:	2b01      	cmp	r3, #1
 8009f4e:	d10b      	bne.n	8009f68 <_tx_mutex_put+0x198>
                                {

                                    /* Determine if highest priority field of the mutex is higher than the priority to
                                       restore.  */
                                    if (next_mutex -> tx_mutex_highest_priority_waiting < inheritance_priority)
 8009f50:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8009f54:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009f56:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8009f5a:	429a      	cmp	r2, r3
 8009f5c:	d904      	bls.n	8009f68 <_tx_mutex_put+0x198>
                                    {

                                        /* Use this priority to return releasing thread to.  */
                                        inheritance_priority =   next_mutex -> tx_mutex_highest_priority_waiting;
 8009f5e:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8009f62:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009f64:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
                                    }
                                }

                                /* Move mutex pointer to the next mutex in the list.  */
                                next_mutex =  next_mutex -> tx_mutex_owned_next;
 8009f68:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8009f6c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009f6e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84

                                /* Are we at the end of the list?  */
                                if (next_mutex == thread_ptr -> tx_thread_owned_mutex_list)
 8009f72:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8009f74:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8009f78:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8009f7c:	429a      	cmp	r2, r3
 8009f7e:	d102      	bne.n	8009f86 <_tx_mutex_put+0x1b6>
                                {

                                    /* Yes, set the next mutex to NULL.  */
                                    next_mutex =  TX_NULL;
 8009f80:	2300      	movs	r3, #0
 8009f82:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
                            while (next_mutex != TX_NULL)
 8009f86:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8009f8a:	2b00      	cmp	r3, #0
 8009f8c:	d1db      	bne.n	8009f46 <_tx_mutex_put+0x176>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8009f8e:	f3ef 8310 	mrs	r3, PRIMASK
 8009f92:	643b      	str	r3, [r7, #64]	@ 0x40
    return(posture);
 8009f94:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
    int_posture = __get_interrupt_posture();
 8009f96:	63fb      	str	r3, [r7, #60]	@ 0x3c
    __asm__ volatile ("CPSID i" : : : "memory");
 8009f98:	b672      	cpsid	i
    return(int_posture);
 8009f9a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
                            }

#ifndef TX_NOT_INTERRUPTABLE

                            /* Disable interrupts.  */
                            TX_DISABLE
 8009f9c:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94

                            /* Undo the temporarily preemption disable.  */
                            _tx_thread_preempt_disable--;
 8009fa0:	4b3c      	ldr	r3, [pc, #240]	@ (800a094 <_tx_mutex_put+0x2c4>)
 8009fa2:	681b      	ldr	r3, [r3, #0]
 8009fa4:	3b01      	subs	r3, #1
 8009fa6:	4a3b      	ldr	r2, [pc, #236]	@ (800a094 <_tx_mutex_put+0x2c4>)
 8009fa8:	6013      	str	r3, [r2, #0]
#endif

                            /* Set the inherit priority to that of the highest priority thread waiting on the mutex.  */
                            thread_ptr -> tx_thread_inherit_priority =  inheritance_priority;
 8009faa:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8009fac:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8009fb0:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

                            /* Determine if the inheritance priority is less than the default old priority.  */
                            if (inheritance_priority < old_priority)
 8009fb4:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8009fb8:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8009fbc:	429a      	cmp	r2, r3
 8009fbe:	d203      	bcs.n	8009fc8 <_tx_mutex_put+0x1f8>
                            {

                                /* Yes, update the old priority.  */
                                old_priority =  inheritance_priority;
 8009fc0:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8009fc4:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
                            }
                        }

                        /* Determine if priority inheritance is in effect and there are one or more
                           threads suspended on the mutex.  */
                        if (mutex_ptr -> tx_mutex_suspended_count > ((UINT) 1))
 8009fc8:	687b      	ldr	r3, [r7, #4]
 8009fca:	69db      	ldr	r3, [r3, #28]
 8009fcc:	2b01      	cmp	r3, #1
 8009fce:	d920      	bls.n	800a012 <_tx_mutex_put+0x242>
                        {

                            /* Is priority inheritance in effect?  */
                            if (mutex_ptr -> tx_mutex_inherit == TX_TRUE)
 8009fd0:	687b      	ldr	r3, [r7, #4]
 8009fd2:	691b      	ldr	r3, [r3, #16]
 8009fd4:	2b01      	cmp	r3, #1
 8009fd6:	d11c      	bne.n	800a012 <_tx_mutex_put+0x242>
                                   at the front of the suspension list.  */

#ifndef TX_NOT_INTERRUPTABLE

                                /* Temporarily disable preemption.  */
                                _tx_thread_preempt_disable++;
 8009fd8:	4b2e      	ldr	r3, [pc, #184]	@ (800a094 <_tx_mutex_put+0x2c4>)
 8009fda:	681b      	ldr	r3, [r3, #0]
 8009fdc:	3301      	adds	r3, #1
 8009fde:	4a2d      	ldr	r2, [pc, #180]	@ (800a094 <_tx_mutex_put+0x2c4>)
 8009fe0:	6013      	str	r3, [r2, #0]
 8009fe2:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8009fe6:	633b      	str	r3, [r7, #48]	@ 0x30
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8009fe8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009fea:	f383 8810 	msr	PRIMASK, r3
}
 8009fee:	bf00      	nop
                                do
                                {
                                    status =  _tx_mutex_prioritize(mutex_ptr);
                                } while (status != TX_SUCCESS);
#else
                                _tx_mutex_prioritize(mutex_ptr);
 8009ff0:	6878      	ldr	r0, [r7, #4]
 8009ff2:	f7ff fd7d 	bl	8009af0 <_tx_mutex_prioritize>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8009ff6:	f3ef 8310 	mrs	r3, PRIMASK
 8009ffa:	63bb      	str	r3, [r7, #56]	@ 0x38
    return(posture);
 8009ffc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
    int_posture = __get_interrupt_posture();
 8009ffe:	637b      	str	r3, [r7, #52]	@ 0x34
    __asm__ volatile ("CPSID i" : : : "memory");
 800a000:	b672      	cpsid	i
    return(int_posture);
 800a002:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
                                TX_MUTEX_PUT_EXTENSION_1

#ifndef TX_NOT_INTERRUPTABLE

                                /* Disable interrupts.  */
                                TX_DISABLE
 800a004:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94

                                /* Back off the preemption disable.  */
                                _tx_thread_preempt_disable--;
 800a008:	4b22      	ldr	r3, [pc, #136]	@ (800a094 <_tx_mutex_put+0x2c4>)
 800a00a:	681b      	ldr	r3, [r3, #0]
 800a00c:	3b01      	subs	r3, #1
 800a00e:	4a21      	ldr	r2, [pc, #132]	@ (800a094 <_tx_mutex_put+0x2c4>)
 800a010:	6013      	str	r3, [r2, #0]
#endif
                            }
                        }

                        /* Now determine if there are any threads still waiting on the mutex.  */
                        if (mutex_ptr -> tx_mutex_suspension_list == TX_NULL)
 800a012:	687b      	ldr	r3, [r7, #4]
 800a014:	699b      	ldr	r3, [r3, #24]
 800a016:	2b00      	cmp	r3, #0
 800a018:	d13e      	bne.n	800a098 <_tx_mutex_put+0x2c8>
                            /* No, there are no longer any threads waiting on the mutex.  */

#ifndef TX_NOT_INTERRUPTABLE

                            /* Temporarily disable preemption.  */
                            _tx_thread_preempt_disable++;
 800a01a:	4b1e      	ldr	r3, [pc, #120]	@ (800a094 <_tx_mutex_put+0x2c4>)
 800a01c:	681b      	ldr	r3, [r3, #0]
 800a01e:	3301      	adds	r3, #1
 800a020:	4a1c      	ldr	r2, [pc, #112]	@ (800a094 <_tx_mutex_put+0x2c4>)
 800a022:	6013      	str	r3, [r2, #0]
 800a024:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800a028:	62fb      	str	r3, [r7, #44]	@ 0x2c
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800a02a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a02c:	f383 8810 	msr	PRIMASK, r3
}
 800a030:	bf00      	nop
                            /* Mutex is not owned, but it is possible that a thread that
                               caused a priority inheritance to occur is no longer waiting
                               on the mutex.  */

                            /* Setup the highest priority waiting thread.  */
                            mutex_ptr -> tx_mutex_highest_priority_waiting =  (UINT) TX_MAX_PRIORITIES;
 800a032:	687b      	ldr	r3, [r7, #4]
 800a034:	2220      	movs	r2, #32
 800a036:	629a      	str	r2, [r3, #40]	@ 0x28

                            /* Determine if we need to restore priority.  */
                            if ((mutex_ptr -> tx_mutex_owner) -> tx_thread_priority != old_priority)
 800a038:	687b      	ldr	r3, [r7, #4]
 800a03a:	68db      	ldr	r3, [r3, #12]
 800a03c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a03e:	f8d7 208c 	ldr.w	r2, [r7, #140]	@ 0x8c
 800a042:	429a      	cmp	r2, r3
 800a044:	d006      	beq.n	800a054 <_tx_mutex_put+0x284>
                            {

                                /* Yes, restore the priority of thread.  */
                                _tx_mutex_priority_change(mutex_ptr -> tx_mutex_owner, old_priority);
 800a046:	687b      	ldr	r3, [r7, #4]
 800a048:	68db      	ldr	r3, [r3, #12]
 800a04a:	f8d7 108c 	ldr.w	r1, [r7, #140]	@ 0x8c
 800a04e:	4618      	mov	r0, r3
 800a050:	f7ff fe00 	bl	8009c54 <_tx_mutex_priority_change>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800a054:	f3ef 8310 	mrs	r3, PRIMASK
 800a058:	627b      	str	r3, [r7, #36]	@ 0x24
    return(posture);
 800a05a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    int_posture = __get_interrupt_posture();
 800a05c:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("CPSID i" : : : "memory");
 800a05e:	b672      	cpsid	i
    return(int_posture);
 800a060:	6a3b      	ldr	r3, [r7, #32]
                            }

#ifndef TX_NOT_INTERRUPTABLE

                            /* Disable interrupts again.  */
                            TX_DISABLE
 800a062:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94

                            /* Back off the preemption disable.  */
                            _tx_thread_preempt_disable--;
 800a066:	4b0b      	ldr	r3, [pc, #44]	@ (800a094 <_tx_mutex_put+0x2c4>)
 800a068:	681b      	ldr	r3, [r3, #0]
 800a06a:	3b01      	subs	r3, #1
 800a06c:	4a09      	ldr	r2, [pc, #36]	@ (800a094 <_tx_mutex_put+0x2c4>)
 800a06e:	6013      	str	r3, [r2, #0]
#endif

                            /* Set the mutex owner to NULL.  */
                            mutex_ptr -> tx_mutex_owner =  TX_NULL;
 800a070:	687b      	ldr	r3, [r7, #4]
 800a072:	2200      	movs	r2, #0
 800a074:	60da      	str	r2, [r3, #12]
 800a076:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800a07a:	62bb      	str	r3, [r7, #40]	@ 0x28
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800a07c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a07e:	f383 8810 	msr	PRIMASK, r3
}
 800a082:	bf00      	nop

                            /* Restore interrupts.  */
                            TX_RESTORE

                            /* Check for preemption.  */
                            _tx_thread_system_preempt_check();
 800a084:	f001 faf0 	bl	800b668 <_tx_thread_system_preempt_check>

                            /* Set status to success.  */
                            status =  TX_SUCCESS;
 800a088:	2300      	movs	r3, #0
 800a08a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800a08e:	e0bd      	b.n	800a20c <_tx_mutex_put+0x43c>
 800a090:	2001192c 	.word	0x2001192c
 800a094:	200119c4 	.word	0x200119c4
                        }
                        else
                        {

                            /* Pickup the thread at the front of the suspension list.  */
                            thread_ptr =  mutex_ptr -> tx_mutex_suspension_list;
 800a098:	687b      	ldr	r3, [r7, #4]
 800a09a:	699b      	ldr	r3, [r3, #24]
 800a09c:	67fb      	str	r3, [r7, #124]	@ 0x7c

                            /* Save the previous ownership information, if inheritance is
                               in effect.  */
                            if (mutex_ptr -> tx_mutex_inherit == TX_TRUE)
 800a09e:	687b      	ldr	r3, [r7, #4]
 800a0a0:	691b      	ldr	r3, [r3, #16]
 800a0a2:	2b01      	cmp	r3, #1
 800a0a4:	d10a      	bne.n	800a0bc <_tx_mutex_put+0x2ec>
                            {

                                /* Remember the old mutex owner.  */
                                old_owner =  mutex_ptr -> tx_mutex_owner;
 800a0a6:	687b      	ldr	r3, [r7, #4]
 800a0a8:	68db      	ldr	r3, [r3, #12]
 800a0aa:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90

                                /* Setup owner thread priority information.  */
                                mutex_ptr -> tx_mutex_original_priority =   thread_ptr -> tx_thread_priority;
 800a0ae:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800a0b0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a0b2:	687b      	ldr	r3, [r7, #4]
 800a0b4:	615a      	str	r2, [r3, #20]

                                /* Setup the highest priority waiting thread.  */
                                mutex_ptr -> tx_mutex_highest_priority_waiting =  (UINT) TX_MAX_PRIORITIES;
 800a0b6:	687b      	ldr	r3, [r7, #4]
 800a0b8:	2220      	movs	r2, #32
 800a0ba:	629a      	str	r2, [r3, #40]	@ 0x28
                            }

                            /* Determine how many mutexes are owned by this thread.  */
                            owned_count =  thread_ptr -> tx_thread_owned_mutex_count;
 800a0bc:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800a0be:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800a0c2:	673b      	str	r3, [r7, #112]	@ 0x70

                            /* Determine if this thread owns any other mutexes that have priority inheritance.  */
                            if (owned_count == ((UINT) 0))
 800a0c4:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800a0c6:	2b00      	cmp	r3, #0
 800a0c8:	d10a      	bne.n	800a0e0 <_tx_mutex_put+0x310>
                            {

                                /* The owned mutex list is empty.  Add mutex to empty list.  */
                                thread_ptr -> tx_thread_owned_mutex_list =     mutex_ptr;
 800a0ca:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800a0cc:	687a      	ldr	r2, [r7, #4]
 800a0ce:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
                                mutex_ptr -> tx_mutex_owned_next =             mutex_ptr;
 800a0d2:	687b      	ldr	r3, [r7, #4]
 800a0d4:	687a      	ldr	r2, [r7, #4]
 800a0d6:	62da      	str	r2, [r3, #44]	@ 0x2c
                                mutex_ptr -> tx_mutex_owned_previous =         mutex_ptr;
 800a0d8:	687b      	ldr	r3, [r7, #4]
 800a0da:	687a      	ldr	r2, [r7, #4]
 800a0dc:	631a      	str	r2, [r3, #48]	@ 0x30
 800a0de:	e016      	b.n	800a10e <_tx_mutex_put+0x33e>
                            {

                                /* Non-empty list. Link up the mutex.  */

                                /* Pickup tail pointer.  */
                                next_mutex =                            thread_ptr -> tx_thread_owned_mutex_list;
 800a0e0:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800a0e2:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800a0e6:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
                                previous_mutex =                        next_mutex -> tx_mutex_owned_previous;
 800a0ea:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800a0ee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a0f0:	677b      	str	r3, [r7, #116]	@ 0x74

                                /* Place the owned mutex in the list.  */
                                next_mutex -> tx_mutex_owned_previous =  mutex_ptr;
 800a0f2:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800a0f6:	687a      	ldr	r2, [r7, #4]
 800a0f8:	631a      	str	r2, [r3, #48]	@ 0x30
                                previous_mutex -> tx_mutex_owned_next =  mutex_ptr;
 800a0fa:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800a0fc:	687a      	ldr	r2, [r7, #4]
 800a0fe:	62da      	str	r2, [r3, #44]	@ 0x2c

                                /* Setup this mutex's next and previous created links.  */
                                mutex_ptr -> tx_mutex_owned_previous =   previous_mutex;
 800a100:	687b      	ldr	r3, [r7, #4]
 800a102:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 800a104:	631a      	str	r2, [r3, #48]	@ 0x30
                                mutex_ptr -> tx_mutex_owned_next =       next_mutex;
 800a106:	687b      	ldr	r3, [r7, #4]
 800a108:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 800a10c:	62da      	str	r2, [r3, #44]	@ 0x2c
                            }

                            /* Increment the number of mutexes owned counter.  */
                            thread_ptr -> tx_thread_owned_mutex_count =  owned_count + ((UINT) 1);
 800a10e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800a110:	1c5a      	adds	r2, r3, #1
 800a112:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800a114:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0

                            /* Mark the Mutex as owned and fill in the corresponding information.  */
                            mutex_ptr -> tx_mutex_ownership_count =  (UINT) 1;
 800a118:	687b      	ldr	r3, [r7, #4]
 800a11a:	2201      	movs	r2, #1
 800a11c:	609a      	str	r2, [r3, #8]
                            mutex_ptr -> tx_mutex_owner =            thread_ptr;
 800a11e:	687b      	ldr	r3, [r7, #4]
 800a120:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 800a122:	60da      	str	r2, [r3, #12]

                            /* Remove the suspended thread from the list.  */

                            /* Decrement the suspension count.  */
                            mutex_ptr -> tx_mutex_suspended_count--;
 800a124:	687b      	ldr	r3, [r7, #4]
 800a126:	69db      	ldr	r3, [r3, #28]
 800a128:	1e5a      	subs	r2, r3, #1
 800a12a:	687b      	ldr	r3, [r7, #4]
 800a12c:	61da      	str	r2, [r3, #28]

                            /* Pickup the suspended count.  */
                            suspended_count =  mutex_ptr -> tx_mutex_suspended_count;
 800a12e:	687b      	ldr	r3, [r7, #4]
 800a130:	69db      	ldr	r3, [r3, #28]
 800a132:	66fb      	str	r3, [r7, #108]	@ 0x6c

                            /* See if this is the only suspended thread on the list.  */
                            if (suspended_count == TX_NO_SUSPENSIONS)
 800a134:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800a136:	2b00      	cmp	r3, #0
 800a138:	d103      	bne.n	800a142 <_tx_mutex_put+0x372>
                            {

                                /* Yes, the only suspended thread.  */

                                /* Update the head pointer.  */
                                mutex_ptr -> tx_mutex_suspension_list =  TX_NULL;
 800a13a:	687b      	ldr	r3, [r7, #4]
 800a13c:	2200      	movs	r2, #0
 800a13e:	619a      	str	r2, [r3, #24]
 800a140:	e00e      	b.n	800a160 <_tx_mutex_put+0x390>
                            {

                                /* At least one more thread is on the same expiration list.  */

                                /* Update the list head pointer.  */
                                next_thread =                                  thread_ptr -> tx_thread_suspended_next;
 800a142:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800a144:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a146:	66bb      	str	r3, [r7, #104]	@ 0x68
                                mutex_ptr -> tx_mutex_suspension_list =        next_thread;
 800a148:	687b      	ldr	r3, [r7, #4]
 800a14a:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800a14c:	619a      	str	r2, [r3, #24]

                                /* Update the links of the adjacent threads.  */
                                previous_thread =                              thread_ptr -> tx_thread_suspended_previous;
 800a14e:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800a150:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a152:	667b      	str	r3, [r7, #100]	@ 0x64
                                next_thread -> tx_thread_suspended_previous =  previous_thread;
 800a154:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800a156:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800a158:	675a      	str	r2, [r3, #116]	@ 0x74
                                previous_thread -> tx_thread_suspended_next =  next_thread;
 800a15a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800a15c:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800a15e:	671a      	str	r2, [r3, #112]	@ 0x70
                            }

                            /* Prepare for resumption of the first thread.  */

                            /* Clear cleanup routine to avoid timeout.  */
                            thread_ptr -> tx_thread_suspend_cleanup =  TX_NULL;
 800a160:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800a162:	2200      	movs	r2, #0
 800a164:	669a      	str	r2, [r3, #104]	@ 0x68

                            /* Put return status into the thread control block.  */
                            thread_ptr -> tx_thread_suspend_status =  TX_SUCCESS;
 800a166:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800a168:	2200      	movs	r2, #0
 800a16a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
                            /* Restore interrupts.  */
                            TX_RESTORE
#else

                            /* Temporarily disable preemption.  */
                            _tx_thread_preempt_disable++;
 800a16e:	4b2a      	ldr	r3, [pc, #168]	@ (800a218 <_tx_mutex_put+0x448>)
 800a170:	681b      	ldr	r3, [r3, #0]
 800a172:	3301      	adds	r3, #1
 800a174:	4a28      	ldr	r2, [pc, #160]	@ (800a218 <_tx_mutex_put+0x448>)
 800a176:	6013      	str	r3, [r2, #0]
 800a178:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800a17c:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800a17e:	69fb      	ldr	r3, [r7, #28]
 800a180:	f383 8810 	msr	PRIMASK, r3
}
 800a184:	bf00      	nop

                            /* Restore interrupts.  */
                            TX_RESTORE

                            /* Determine if priority inheritance is enabled for this mutex.  */
                            if (mutex_ptr -> tx_mutex_inherit == TX_TRUE)
 800a186:	687b      	ldr	r3, [r7, #4]
 800a188:	691b      	ldr	r3, [r3, #16]
 800a18a:	2b01      	cmp	r3, #1
 800a18c:	d12d      	bne.n	800a1ea <_tx_mutex_put+0x41a>
                            {

                                /* Yes, priority inheritance is requested.  */

                                /* Determine if there are any more threads still suspended on the mutex.  */
                                if (mutex_ptr -> tx_mutex_suspended_count != TX_NO_SUSPENSIONS)
 800a18e:	687b      	ldr	r3, [r7, #4]
 800a190:	69db      	ldr	r3, [r3, #28]
 800a192:	2b00      	cmp	r3, #0
 800a194:	d01c      	beq.n	800a1d0 <_tx_mutex_put+0x400>
                                    do
                                    {
                                        status =  _tx_mutex_prioritize(mutex_ptr);
                                    } while (status != TX_SUCCESS);
#else
                                    _tx_mutex_prioritize(mutex_ptr);
 800a196:	6878      	ldr	r0, [r7, #4]
 800a198:	f7ff fcaa 	bl	8009af0 <_tx_mutex_prioritize>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800a19c:	f3ef 8310 	mrs	r3, PRIMASK
 800a1a0:	61bb      	str	r3, [r7, #24]
    return(posture);
 800a1a2:	69bb      	ldr	r3, [r7, #24]
    int_posture = __get_interrupt_posture();
 800a1a4:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("CPSID i" : : : "memory");
 800a1a6:	b672      	cpsid	i
    return(int_posture);
 800a1a8:	697b      	ldr	r3, [r7, #20]

                                    /* Optional processing extension.  */
                                    TX_MUTEX_PUT_EXTENSION_2

                                    /* Disable interrupts.  */
                                    TX_DISABLE
 800a1aa:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94

                                    /* Determine if there still are threads suspended for this mutex.  */
                                    suspended_thread =  mutex_ptr -> tx_mutex_suspension_list;
 800a1ae:	687b      	ldr	r3, [r7, #4]
 800a1b0:	699b      	ldr	r3, [r3, #24]
 800a1b2:	663b      	str	r3, [r7, #96]	@ 0x60
                                    if (suspended_thread != TX_NULL)
 800a1b4:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800a1b6:	2b00      	cmp	r3, #0
 800a1b8:	d003      	beq.n	800a1c2 <_tx_mutex_put+0x3f2>
                                    {

                                        /* Setup the highest priority thread waiting on this mutex.  */
                                        mutex_ptr -> tx_mutex_highest_priority_waiting =  suspended_thread -> tx_thread_priority;
 800a1ba:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800a1bc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a1be:	687b      	ldr	r3, [r7, #4]
 800a1c0:	629a      	str	r2, [r3, #40]	@ 0x28
 800a1c2:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800a1c6:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800a1c8:	693b      	ldr	r3, [r7, #16]
 800a1ca:	f383 8810 	msr	PRIMASK, r3
}
 800a1ce:	bf00      	nop

                                /* Restore previous priority needs to be restored after priority
                                   inheritance.  */

                                /* Is the priority different?  */
                                if (old_owner -> tx_thread_priority != old_priority)
 800a1d0:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800a1d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a1d6:	f8d7 208c 	ldr.w	r2, [r7, #140]	@ 0x8c
 800a1da:	429a      	cmp	r2, r3
 800a1dc:	d005      	beq.n	800a1ea <_tx_mutex_put+0x41a>
                                {

                                    /* Restore the priority of thread.  */
                                    _tx_mutex_priority_change(old_owner, old_priority);
 800a1de:	f8d7 108c 	ldr.w	r1, [r7, #140]	@ 0x8c
 800a1e2:	f8d7 0090 	ldr.w	r0, [r7, #144]	@ 0x90
 800a1e6:	f7ff fd35 	bl	8009c54 <_tx_mutex_priority_change>
                                }
                            }

                            /* Resume thread.  */
                            _tx_thread_system_resume(thread_ptr);
 800a1ea:	6ff8      	ldr	r0, [r7, #124]	@ 0x7c
 800a1ec:	f001 fa76 	bl	800b6dc <_tx_thread_system_resume>
#endif

                            /* Return a successful status.  */
                            status =  TX_SUCCESS;
 800a1f0:	2300      	movs	r3, #0
 800a1f2:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800a1f6:	e009      	b.n	800a20c <_tx_mutex_put+0x43c>
 800a1f8:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800a1fc:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800a1fe:	68fb      	ldr	r3, [r7, #12]
 800a200:	f383 8810 	msr	PRIMASK, r3
}
 800a204:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Caller does not own the mutex.  */
        status =  TX_NOT_OWNED;
 800a206:	231e      	movs	r3, #30
 800a208:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    }

    /* Return the completion status.  */
    return(status);
 800a20c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
}
 800a210:	4618      	mov	r0, r3
 800a212:	3798      	adds	r7, #152	@ 0x98
 800a214:	46bd      	mov	sp, r7
 800a216:	bd80      	pop	{r7, pc}
 800a218:	200119c4 	.word	0x200119c4

0800a21c <_tx_queue_cleanup>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_queue_cleanup(TX_THREAD  *thread_ptr, ULONG suspension_sequence)
{
 800a21c:	b580      	push	{r7, lr}
 800a21e:	b08e      	sub	sp, #56	@ 0x38
 800a220:	af00      	add	r7, sp, #0
 800a222:	6078      	str	r0, [r7, #4]
 800a224:	6039      	str	r1, [r7, #0]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800a226:	f3ef 8310 	mrs	r3, PRIMASK
 800a22a:	623b      	str	r3, [r7, #32]
    return(posture);
 800a22c:	6a3b      	ldr	r3, [r7, #32]
    int_posture = __get_interrupt_posture();
 800a22e:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("CPSID i" : : : "memory");
 800a230:	b672      	cpsid	i
    return(int_posture);
 800a232:	69fb      	ldr	r3, [r7, #28]


#ifndef TX_NOT_INTERRUPTABLE

    /* Disable interrupts to remove the suspended thread from the queue.  */
    TX_DISABLE
 800a234:	637b      	str	r3, [r7, #52]	@ 0x34

    /* Determine if the cleanup is still required.  */
    if (thread_ptr -> tx_thread_suspend_cleanup == &(_tx_queue_cleanup))
 800a236:	687b      	ldr	r3, [r7, #4]
 800a238:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800a23a:	4a37      	ldr	r2, [pc, #220]	@ (800a318 <_tx_queue_cleanup+0xfc>)
 800a23c:	4293      	cmp	r3, r2
 800a23e:	d161      	bne.n	800a304 <_tx_queue_cleanup+0xe8>
    {

        /* Check for valid suspension sequence.  */
        if (suspension_sequence == thread_ptr -> tx_thread_suspension_sequence)
 800a240:	687b      	ldr	r3, [r7, #4]
 800a242:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800a246:	683a      	ldr	r2, [r7, #0]
 800a248:	429a      	cmp	r2, r3
 800a24a:	d15b      	bne.n	800a304 <_tx_queue_cleanup+0xe8>
        {

            /* Setup pointer to queue control block.  */
            queue_ptr =  TX_VOID_TO_QUEUE_POINTER_CONVERT(thread_ptr -> tx_thread_suspend_control_block);
 800a24c:	687b      	ldr	r3, [r7, #4]
 800a24e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a250:	633b      	str	r3, [r7, #48]	@ 0x30

            /* Check for NULL queue pointer.  */
            if (queue_ptr != TX_NULL)
 800a252:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a254:	2b00      	cmp	r3, #0
 800a256:	d055      	beq.n	800a304 <_tx_queue_cleanup+0xe8>
            {

                /* Is the queue ID valid?  */
                if (queue_ptr -> tx_queue_id == TX_QUEUE_ID)
 800a258:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a25a:	681b      	ldr	r3, [r3, #0]
 800a25c:	4a2f      	ldr	r2, [pc, #188]	@ (800a31c <_tx_queue_cleanup+0x100>)
 800a25e:	4293      	cmp	r3, r2
 800a260:	d150      	bne.n	800a304 <_tx_queue_cleanup+0xe8>
                {

                    /* Determine if there are any thread suspensions.  */
                    if (queue_ptr -> tx_queue_suspended_count != TX_NO_SUSPENSIONS)
 800a262:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a264:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a266:	2b00      	cmp	r3, #0
 800a268:	d04c      	beq.n	800a304 <_tx_queue_cleanup+0xe8>
#endif

                        /* Yes, we still have thread suspension!  */

                        /* Clear the suspension cleanup flag.  */
                        thread_ptr -> tx_thread_suspend_cleanup =  TX_NULL;
 800a26a:	687b      	ldr	r3, [r7, #4]
 800a26c:	2200      	movs	r2, #0
 800a26e:	669a      	str	r2, [r3, #104]	@ 0x68

                        /* Decrement the suspended count.  */
                        queue_ptr -> tx_queue_suspended_count--;
 800a270:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a272:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a274:	1e5a      	subs	r2, r3, #1
 800a276:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a278:	62da      	str	r2, [r3, #44]	@ 0x2c

                        /* Pickup the suspended count.  */
                        suspended_count =  queue_ptr -> tx_queue_suspended_count;
 800a27a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a27c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a27e:	62fb      	str	r3, [r7, #44]	@ 0x2c

                        /* Remove the suspended thread from the list.  */

                        /* See if this is the only suspended thread on the list.  */
                        if (suspended_count == TX_NO_SUSPENSIONS)
 800a280:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a282:	2b00      	cmp	r3, #0
 800a284:	d103      	bne.n	800a28e <_tx_queue_cleanup+0x72>
                        {

                            /* Yes, the only suspended thread.  */

                            /* Update the head pointer.  */
                            queue_ptr -> tx_queue_suspension_list =  TX_NULL;
 800a286:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a288:	2200      	movs	r2, #0
 800a28a:	629a      	str	r2, [r3, #40]	@ 0x28
 800a28c:	e013      	b.n	800a2b6 <_tx_queue_cleanup+0x9a>
                        {

                            /* At least one more thread is on the same suspension list.  */

                            /* Update the links of the adjacent threads.  */
                            next_thread =                                   thread_ptr -> tx_thread_suspended_next;
 800a28e:	687b      	ldr	r3, [r7, #4]
 800a290:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a292:	62bb      	str	r3, [r7, #40]	@ 0x28
                            previous_thread =                               thread_ptr -> tx_thread_suspended_previous;
 800a294:	687b      	ldr	r3, [r7, #4]
 800a296:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a298:	627b      	str	r3, [r7, #36]	@ 0x24
                            next_thread -> tx_thread_suspended_previous =   previous_thread;
 800a29a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a29c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a29e:	675a      	str	r2, [r3, #116]	@ 0x74
                            previous_thread -> tx_thread_suspended_next =   next_thread;
 800a2a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a2a2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800a2a4:	671a      	str	r2, [r3, #112]	@ 0x70

                            /* Determine if we need to update the head pointer.  */
                            if (queue_ptr -> tx_queue_suspension_list == thread_ptr)
 800a2a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a2a8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a2aa:	687a      	ldr	r2, [r7, #4]
 800a2ac:	429a      	cmp	r2, r3
 800a2ae:	d102      	bne.n	800a2b6 <_tx_queue_cleanup+0x9a>
                            {

                                /* Update the list head pointer.  */
                                queue_ptr -> tx_queue_suspension_list =         next_thread;
 800a2b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a2b2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800a2b4:	629a      	str	r2, [r3, #40]	@ 0x28
                            }
                        }

                        /* Now we need to determine if this cleanup is from a terminate, timeout,
                           or from a wait abort.  */
                        if (thread_ptr -> tx_thread_state == TX_QUEUE_SUSP)
 800a2b6:	687b      	ldr	r3, [r7, #4]
 800a2b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a2ba:	2b05      	cmp	r3, #5
 800a2bc:	d122      	bne.n	800a304 <_tx_queue_cleanup+0xe8>
                            /* Increment the number of timeouts on this queue.  */
                            queue_ptr -> tx_queue_performance_timeout_count++;
#endif

                            /* Setup return status.  */
                            if (queue_ptr -> tx_queue_enqueued != TX_NO_MESSAGES)
 800a2be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a2c0:	691b      	ldr	r3, [r3, #16]
 800a2c2:	2b00      	cmp	r3, #0
 800a2c4:	d004      	beq.n	800a2d0 <_tx_queue_cleanup+0xb4>
                            {

                                /* Queue full timeout!  */
                                thread_ptr -> tx_thread_suspend_status =  TX_QUEUE_FULL;
 800a2c6:	687b      	ldr	r3, [r7, #4]
 800a2c8:	220b      	movs	r2, #11
 800a2ca:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
 800a2ce:	e003      	b.n	800a2d8 <_tx_queue_cleanup+0xbc>
                            }
                            else
                            {

                                /* Queue empty timeout!  */
                                thread_ptr -> tx_thread_suspend_status =  TX_QUEUE_EMPTY;
 800a2d0:	687b      	ldr	r3, [r7, #4]
 800a2d2:	220a      	movs	r2, #10
 800a2d4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
                            /* Resume the thread!  */
                            _tx_thread_system_ni_resume(thread_ptr);
#else

                            /* Temporarily disable preemption.  */
                            _tx_thread_preempt_disable++;
 800a2d8:	4b11      	ldr	r3, [pc, #68]	@ (800a320 <_tx_queue_cleanup+0x104>)
 800a2da:	681b      	ldr	r3, [r3, #0]
 800a2dc:	3301      	adds	r3, #1
 800a2de:	4a10      	ldr	r2, [pc, #64]	@ (800a320 <_tx_queue_cleanup+0x104>)
 800a2e0:	6013      	str	r3, [r2, #0]
 800a2e2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a2e4:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800a2e6:	693b      	ldr	r3, [r7, #16]
 800a2e8:	f383 8810 	msr	PRIMASK, r3
}
 800a2ec:	bf00      	nop

                            /* Restore interrupts.  */
                            TX_RESTORE

                            /* Resume the thread!  */
                            _tx_thread_system_resume(thread_ptr);
 800a2ee:	6878      	ldr	r0, [r7, #4]
 800a2f0:	f001 f9f4 	bl	800b6dc <_tx_thread_system_resume>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800a2f4:	f3ef 8310 	mrs	r3, PRIMASK
 800a2f8:	61bb      	str	r3, [r7, #24]
    return(posture);
 800a2fa:	69bb      	ldr	r3, [r7, #24]
    int_posture = __get_interrupt_posture();
 800a2fc:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("CPSID i" : : : "memory");
 800a2fe:	b672      	cpsid	i
    return(int_posture);
 800a300:	697b      	ldr	r3, [r7, #20]

                            /* Disable interrupts.  */
                            TX_DISABLE
 800a302:	637b      	str	r3, [r7, #52]	@ 0x34
 800a304:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a306:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800a308:	68fb      	ldr	r3, [r7, #12]
 800a30a:	f383 8810 	msr	PRIMASK, r3
}
 800a30e:	bf00      	nop
    }

    /* Restore interrupts.  */
    TX_RESTORE
#endif
}
 800a310:	bf00      	nop
 800a312:	3738      	adds	r7, #56	@ 0x38
 800a314:	46bd      	mov	sp, r7
 800a316:	bd80      	pop	{r7, pc}
 800a318:	0800a21d 	.word	0x0800a21d
 800a31c:	51554555 	.word	0x51554555
 800a320:	200119c4 	.word	0x200119c4

0800a324 <_tx_queue_create>:
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_queue_create(TX_QUEUE *queue_ptr, CHAR *name_ptr, UINT message_size,
                        VOID *queue_start, ULONG queue_size)
{
 800a324:	b580      	push	{r7, lr}
 800a326:	b08c      	sub	sp, #48	@ 0x30
 800a328:	af00      	add	r7, sp, #0
 800a32a:	60f8      	str	r0, [r7, #12]
 800a32c:	60b9      	str	r1, [r7, #8]
 800a32e:	607a      	str	r2, [r7, #4]
 800a330:	603b      	str	r3, [r7, #0]
TX_QUEUE        *next_queue;
TX_QUEUE        *previous_queue;


    /* Initialize queue control block to all zeros.  */
    TX_MEMSET(queue_ptr, 0, (sizeof(TX_QUEUE)));
 800a332:	2238      	movs	r2, #56	@ 0x38
 800a334:	2100      	movs	r1, #0
 800a336:	68f8      	ldr	r0, [r7, #12]
 800a338:	f009 f87c 	bl	8013434 <memset>

    /* Setup the basic queue fields.  */
    queue_ptr -> tx_queue_name =             name_ptr;
 800a33c:	68fb      	ldr	r3, [r7, #12]
 800a33e:	68ba      	ldr	r2, [r7, #8]
 800a340:	605a      	str	r2, [r3, #4]

    /* Save the message size in the control block.  */
    queue_ptr -> tx_queue_message_size =  message_size;
 800a342:	68fb      	ldr	r3, [r7, #12]
 800a344:	687a      	ldr	r2, [r7, #4]
 800a346:	609a      	str	r2, [r3, #8]

    /* Determine how many messages will fit in the queue area and the number
       of ULONGs used.  */
    capacity =    (UINT) (queue_size / ((ULONG) (((ULONG) message_size) * (sizeof(ULONG)))));
 800a348:	687b      	ldr	r3, [r7, #4]
 800a34a:	009b      	lsls	r3, r3, #2
 800a34c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800a34e:	fbb2 f3f3 	udiv	r3, r2, r3
 800a352:	62fb      	str	r3, [r7, #44]	@ 0x2c
    used_words =  capacity * message_size;
 800a354:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a356:	687a      	ldr	r2, [r7, #4]
 800a358:	fb02 f303 	mul.w	r3, r2, r3
 800a35c:	62bb      	str	r3, [r7, #40]	@ 0x28

    /* Save the starting address and calculate the ending address of
       the queue.  Note that the ending address is really one past the
       end!  */
    queue_ptr -> tx_queue_start =  TX_VOID_TO_ULONG_POINTER_CONVERT(queue_start);
 800a35e:	68fb      	ldr	r3, [r7, #12]
 800a360:	683a      	ldr	r2, [r7, #0]
 800a362:	619a      	str	r2, [r3, #24]
    queue_ptr -> tx_queue_end =    TX_ULONG_POINTER_ADD(queue_ptr -> tx_queue_start, used_words);
 800a364:	68fb      	ldr	r3, [r7, #12]
 800a366:	699a      	ldr	r2, [r3, #24]
 800a368:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a36a:	009b      	lsls	r3, r3, #2
 800a36c:	441a      	add	r2, r3
 800a36e:	68fb      	ldr	r3, [r7, #12]
 800a370:	61da      	str	r2, [r3, #28]

    /* Set the read and write pointers to the beginning of the queue
       area.  */
    queue_ptr -> tx_queue_read =   TX_VOID_TO_ULONG_POINTER_CONVERT(queue_start);
 800a372:	68fb      	ldr	r3, [r7, #12]
 800a374:	683a      	ldr	r2, [r7, #0]
 800a376:	621a      	str	r2, [r3, #32]
    queue_ptr -> tx_queue_write =  TX_VOID_TO_ULONG_POINTER_CONVERT(queue_start);
 800a378:	68fb      	ldr	r3, [r7, #12]
 800a37a:	683a      	ldr	r2, [r7, #0]
 800a37c:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Setup the number of enqueued messages and the number of message
       slots available in the queue.  */
    queue_ptr -> tx_queue_available_storage =  (UINT) capacity;
 800a37e:	68fb      	ldr	r3, [r7, #12]
 800a380:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a382:	615a      	str	r2, [r3, #20]
    queue_ptr -> tx_queue_capacity =           (UINT) capacity;
 800a384:	68fb      	ldr	r3, [r7, #12]
 800a386:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a388:	60da      	str	r2, [r3, #12]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800a38a:	f3ef 8310 	mrs	r3, PRIMASK
 800a38e:	61bb      	str	r3, [r7, #24]
    return(posture);
 800a390:	69bb      	ldr	r3, [r7, #24]
    int_posture = __get_interrupt_posture();
 800a392:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("CPSID i" : : : "memory");
 800a394:	b672      	cpsid	i
    return(int_posture);
 800a396:	697b      	ldr	r3, [r7, #20]

    /* Disable interrupts to put the queue on the created list.  */
    TX_DISABLE
 800a398:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Setup the queue ID to make it valid.  */
    queue_ptr -> tx_queue_id =  TX_QUEUE_ID;
 800a39a:	68fb      	ldr	r3, [r7, #12]
 800a39c:	4a18      	ldr	r2, [pc, #96]	@ (800a400 <_tx_queue_create+0xdc>)
 800a39e:	601a      	str	r2, [r3, #0]

    /* Place the queue on the list of created queues.  First,
       check for an empty list.  */
    if (_tx_queue_created_count == TX_EMPTY)
 800a3a0:	4b18      	ldr	r3, [pc, #96]	@ (800a404 <_tx_queue_create+0xe0>)
 800a3a2:	681b      	ldr	r3, [r3, #0]
 800a3a4:	2b00      	cmp	r3, #0
 800a3a6:	d109      	bne.n	800a3bc <_tx_queue_create+0x98>
    {

        /* The created queue list is empty.  Add queue to empty list.  */
        _tx_queue_created_ptr =                   queue_ptr;
 800a3a8:	4a17      	ldr	r2, [pc, #92]	@ (800a408 <_tx_queue_create+0xe4>)
 800a3aa:	68fb      	ldr	r3, [r7, #12]
 800a3ac:	6013      	str	r3, [r2, #0]
        queue_ptr -> tx_queue_created_next =      queue_ptr;
 800a3ae:	68fb      	ldr	r3, [r7, #12]
 800a3b0:	68fa      	ldr	r2, [r7, #12]
 800a3b2:	631a      	str	r2, [r3, #48]	@ 0x30
        queue_ptr -> tx_queue_created_previous =  queue_ptr;
 800a3b4:	68fb      	ldr	r3, [r7, #12]
 800a3b6:	68fa      	ldr	r2, [r7, #12]
 800a3b8:	635a      	str	r2, [r3, #52]	@ 0x34
 800a3ba:	e011      	b.n	800a3e0 <_tx_queue_create+0xbc>
    }
    else
    {

        /* This list is not NULL, add to the end of the list.  */
        next_queue =      _tx_queue_created_ptr;
 800a3bc:	4b12      	ldr	r3, [pc, #72]	@ (800a408 <_tx_queue_create+0xe4>)
 800a3be:	681b      	ldr	r3, [r3, #0]
 800a3c0:	623b      	str	r3, [r7, #32]
        previous_queue =  next_queue -> tx_queue_created_previous;
 800a3c2:	6a3b      	ldr	r3, [r7, #32]
 800a3c4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a3c6:	61fb      	str	r3, [r7, #28]

        /* Place the new queue in the list.  */
        next_queue -> tx_queue_created_previous =  queue_ptr;
 800a3c8:	6a3b      	ldr	r3, [r7, #32]
 800a3ca:	68fa      	ldr	r2, [r7, #12]
 800a3cc:	635a      	str	r2, [r3, #52]	@ 0x34
        previous_queue -> tx_queue_created_next =  queue_ptr;
 800a3ce:	69fb      	ldr	r3, [r7, #28]
 800a3d0:	68fa      	ldr	r2, [r7, #12]
 800a3d2:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Setup this queues's created links.  */
        queue_ptr -> tx_queue_created_previous =  previous_queue;
 800a3d4:	68fb      	ldr	r3, [r7, #12]
 800a3d6:	69fa      	ldr	r2, [r7, #28]
 800a3d8:	635a      	str	r2, [r3, #52]	@ 0x34
        queue_ptr -> tx_queue_created_next =      next_queue;
 800a3da:	68fb      	ldr	r3, [r7, #12]
 800a3dc:	6a3a      	ldr	r2, [r7, #32]
 800a3de:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Increment the created queue count.  */
    _tx_queue_created_count++;
 800a3e0:	4b08      	ldr	r3, [pc, #32]	@ (800a404 <_tx_queue_create+0xe0>)
 800a3e2:	681b      	ldr	r3, [r3, #0]
 800a3e4:	3301      	adds	r3, #1
 800a3e6:	4a07      	ldr	r2, [pc, #28]	@ (800a404 <_tx_queue_create+0xe0>)
 800a3e8:	6013      	str	r3, [r2, #0]
 800a3ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a3ec:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800a3ee:	693b      	ldr	r3, [r7, #16]
 800a3f0:	f383 8810 	msr	PRIMASK, r3
}
 800a3f4:	bf00      	nop

    /* Restore interrupts.  */
    TX_RESTORE

    /* Return TX_SUCCESS.  */
    return(TX_SUCCESS);
 800a3f6:	2300      	movs	r3, #0
}
 800a3f8:	4618      	mov	r0, r3
 800a3fa:	3730      	adds	r7, #48	@ 0x30
 800a3fc:	46bd      	mov	sp, r7
 800a3fe:	bd80      	pop	{r7, pc}
 800a400:	51554555 	.word	0x51554555
 800a404:	20011900 	.word	0x20011900
 800a408:	200118fc 	.word	0x200118fc

0800a40c <_tx_queue_receive>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_queue_receive(TX_QUEUE *queue_ptr, VOID *destination_ptr, ULONG wait_option)
{
 800a40c:	b580      	push	{r7, lr}
 800a40e:	b096      	sub	sp, #88	@ 0x58
 800a410:	af00      	add	r7, sp, #0
 800a412:	60f8      	str	r0, [r7, #12]
 800a414:	60b9      	str	r1, [r7, #8]
 800a416:	607a      	str	r2, [r7, #4]
TX_THREAD       *previous_thread;
UINT            status;


    /* Default the status to TX_SUCCESS.  */
    status =  TX_SUCCESS;
 800a418:	2300      	movs	r3, #0
 800a41a:	64bb      	str	r3, [r7, #72]	@ 0x48
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800a41c:	f3ef 8310 	mrs	r3, PRIMASK
 800a420:	633b      	str	r3, [r7, #48]	@ 0x30
    return(posture);
 800a422:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
    int_posture = __get_interrupt_posture();
 800a424:	62fb      	str	r3, [r7, #44]	@ 0x2c
    __asm__ volatile ("CPSID i" : : : "memory");
 800a426:	b672      	cpsid	i
    return(int_posture);
 800a428:	6afb      	ldr	r3, [r7, #44]	@ 0x2c

    /* Disable interrupts to receive message from queue.  */
    TX_DISABLE
 800a42a:	647b      	str	r3, [r7, #68]	@ 0x44

    /* Log this kernel call.  */
    TX_EL_QUEUE_RECEIVE_INSERT

    /* Pickup the thread suspension count.  */
    suspended_count =  queue_ptr -> tx_queue_suspended_count;
 800a42c:	68fb      	ldr	r3, [r7, #12]
 800a42e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a430:	643b      	str	r3, [r7, #64]	@ 0x40

    /* Determine if there is anything in the queue.  */
    if (queue_ptr -> tx_queue_enqueued != TX_NO_MESSAGES)
 800a432:	68fb      	ldr	r3, [r7, #12]
 800a434:	691b      	ldr	r3, [r3, #16]
 800a436:	2b00      	cmp	r3, #0
 800a438:	f000 8136 	beq.w	800a6a8 <_tx_queue_receive+0x29c>
    {

        /* Determine if there are any suspensions.  */
        if (suspended_count == TX_NO_SUSPENSIONS)
 800a43c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a43e:	2b00      	cmp	r3, #0
 800a440:	d13c      	bne.n	800a4bc <_tx_queue_receive+0xb0>
        {

            /* There is a message waiting in the queue and there are no suspensi.  */

            /* Setup source and destination pointers.  */
            source =       queue_ptr -> tx_queue_read;
 800a442:	68fb      	ldr	r3, [r7, #12]
 800a444:	6a1b      	ldr	r3, [r3, #32]
 800a446:	657b      	str	r3, [r7, #84]	@ 0x54
            destination =  TX_VOID_TO_ULONG_POINTER_CONVERT(destination_ptr);
 800a448:	68bb      	ldr	r3, [r7, #8]
 800a44a:	653b      	str	r3, [r7, #80]	@ 0x50
            size =         queue_ptr -> tx_queue_message_size;
 800a44c:	68fb      	ldr	r3, [r7, #12]
 800a44e:	689b      	ldr	r3, [r3, #8]
 800a450:	64fb      	str	r3, [r7, #76]	@ 0x4c

            /* Copy message. Note that the source and destination pointers are
               incremented by the macro.  */
            TX_QUEUE_MESSAGE_COPY(source, destination, size)
 800a452:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800a454:	1d13      	adds	r3, r2, #4
 800a456:	657b      	str	r3, [r7, #84]	@ 0x54
 800a458:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a45a:	1d19      	adds	r1, r3, #4
 800a45c:	6539      	str	r1, [r7, #80]	@ 0x50
 800a45e:	6812      	ldr	r2, [r2, #0]
 800a460:	601a      	str	r2, [r3, #0]
 800a462:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a464:	2b01      	cmp	r3, #1
 800a466:	d90e      	bls.n	800a486 <_tx_queue_receive+0x7a>
 800a468:	e007      	b.n	800a47a <_tx_queue_receive+0x6e>
 800a46a:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800a46c:	1d13      	adds	r3, r2, #4
 800a46e:	657b      	str	r3, [r7, #84]	@ 0x54
 800a470:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a472:	1d19      	adds	r1, r3, #4
 800a474:	6539      	str	r1, [r7, #80]	@ 0x50
 800a476:	6812      	ldr	r2, [r2, #0]
 800a478:	601a      	str	r2, [r3, #0]
 800a47a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a47c:	3b01      	subs	r3, #1
 800a47e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800a480:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a482:	2b00      	cmp	r3, #0
 800a484:	d1f1      	bne.n	800a46a <_tx_queue_receive+0x5e>

            /* Determine if we are at the end.  */
            if (source == queue_ptr -> tx_queue_end)
 800a486:	68fb      	ldr	r3, [r7, #12]
 800a488:	69db      	ldr	r3, [r3, #28]
 800a48a:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800a48c:	429a      	cmp	r2, r3
 800a48e:	d102      	bne.n	800a496 <_tx_queue_receive+0x8a>
            {

                /* Yes, wrap around to the beginning.  */
                source =  queue_ptr -> tx_queue_start;
 800a490:	68fb      	ldr	r3, [r7, #12]
 800a492:	699b      	ldr	r3, [r3, #24]
 800a494:	657b      	str	r3, [r7, #84]	@ 0x54
            }

            /* Setup the queue read pointer.   */
            queue_ptr -> tx_queue_read =  source;
 800a496:	68fb      	ldr	r3, [r7, #12]
 800a498:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800a49a:	621a      	str	r2, [r3, #32]

            /* Increase the amount of available storage.  */
            queue_ptr -> tx_queue_available_storage++;
 800a49c:	68fb      	ldr	r3, [r7, #12]
 800a49e:	695b      	ldr	r3, [r3, #20]
 800a4a0:	1c5a      	adds	r2, r3, #1
 800a4a2:	68fb      	ldr	r3, [r7, #12]
 800a4a4:	615a      	str	r2, [r3, #20]

            /* Decrease the enqueued count.  */
            queue_ptr -> tx_queue_enqueued--;
 800a4a6:	68fb      	ldr	r3, [r7, #12]
 800a4a8:	691b      	ldr	r3, [r3, #16]
 800a4aa:	1e5a      	subs	r2, r3, #1
 800a4ac:	68fb      	ldr	r3, [r7, #12]
 800a4ae:	611a      	str	r2, [r3, #16]
 800a4b0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a4b2:	62bb      	str	r3, [r7, #40]	@ 0x28
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800a4b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a4b6:	f383 8810 	msr	PRIMASK, r3
}
 800a4ba:	e163      	b.n	800a784 <_tx_queue_receive+0x378>
        {

            /* At this point we know the queue is full.  */

            /* Pickup thread suspension list head pointer.  */
            thread_ptr =  queue_ptr -> tx_queue_suspension_list;
 800a4bc:	68fb      	ldr	r3, [r7, #12]
 800a4be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a4c0:	63fb      	str	r3, [r7, #60]	@ 0x3c

            /* Now determine if there is a queue front suspension active.   */

            /* Is the front suspension flag set?  */
            if (thread_ptr -> tx_thread_suspend_option == TX_TRUE)
 800a4c2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a4c4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a4c8:	2b01      	cmp	r3, #1
 800a4ca:	d153      	bne.n	800a574 <_tx_queue_receive+0x168>
                /* Yes, a queue front suspension is present.  */

                /* Return the message associated with this suspension.  */

                /* Setup source and destination pointers.  */
                source =       TX_VOID_TO_ULONG_POINTER_CONVERT(thread_ptr -> tx_thread_additional_suspend_info);
 800a4cc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a4ce:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800a4d0:	657b      	str	r3, [r7, #84]	@ 0x54
                destination =  TX_VOID_TO_ULONG_POINTER_CONVERT(destination_ptr);
 800a4d2:	68bb      	ldr	r3, [r7, #8]
 800a4d4:	653b      	str	r3, [r7, #80]	@ 0x50
                size =         queue_ptr -> tx_queue_message_size;
 800a4d6:	68fb      	ldr	r3, [r7, #12]
 800a4d8:	689b      	ldr	r3, [r3, #8]
 800a4da:	64fb      	str	r3, [r7, #76]	@ 0x4c

                /* Copy message. Note that the source and destination pointers are
                   incremented by the macro.  */
                TX_QUEUE_MESSAGE_COPY(source, destination, size)
 800a4dc:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800a4de:	1d13      	adds	r3, r2, #4
 800a4e0:	657b      	str	r3, [r7, #84]	@ 0x54
 800a4e2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a4e4:	1d19      	adds	r1, r3, #4
 800a4e6:	6539      	str	r1, [r7, #80]	@ 0x50
 800a4e8:	6812      	ldr	r2, [r2, #0]
 800a4ea:	601a      	str	r2, [r3, #0]
 800a4ec:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a4ee:	2b01      	cmp	r3, #1
 800a4f0:	d90e      	bls.n	800a510 <_tx_queue_receive+0x104>
 800a4f2:	e007      	b.n	800a504 <_tx_queue_receive+0xf8>
 800a4f4:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800a4f6:	1d13      	adds	r3, r2, #4
 800a4f8:	657b      	str	r3, [r7, #84]	@ 0x54
 800a4fa:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a4fc:	1d19      	adds	r1, r3, #4
 800a4fe:	6539      	str	r1, [r7, #80]	@ 0x50
 800a500:	6812      	ldr	r2, [r2, #0]
 800a502:	601a      	str	r2, [r3, #0]
 800a504:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a506:	3b01      	subs	r3, #1
 800a508:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800a50a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a50c:	2b00      	cmp	r3, #0
 800a50e:	d1f1      	bne.n	800a4f4 <_tx_queue_receive+0xe8>

                /* Message is now in the caller's destination. See if this is the only suspended thread
                   on the list.  */
                suspended_count--;
 800a510:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a512:	3b01      	subs	r3, #1
 800a514:	643b      	str	r3, [r7, #64]	@ 0x40
                if (suspended_count == TX_NO_SUSPENSIONS)
 800a516:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a518:	2b00      	cmp	r3, #0
 800a51a:	d103      	bne.n	800a524 <_tx_queue_receive+0x118>
                {

                    /* Yes, the only suspended thread.  */

                    /* Update the head pointer.  */
                    queue_ptr -> tx_queue_suspension_list =  TX_NULL;
 800a51c:	68fb      	ldr	r3, [r7, #12]
 800a51e:	2200      	movs	r2, #0
 800a520:	629a      	str	r2, [r3, #40]	@ 0x28
 800a522:	e00e      	b.n	800a542 <_tx_queue_receive+0x136>
                {

                    /* At least one more thread is on the same expiration list.  */

                    /* Update the list head pointer.  */
                    next_thread =                            thread_ptr -> tx_thread_suspended_next;
 800a524:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a526:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a528:	63bb      	str	r3, [r7, #56]	@ 0x38
                    queue_ptr -> tx_queue_suspension_list =  next_thread;
 800a52a:	68fb      	ldr	r3, [r7, #12]
 800a52c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800a52e:	629a      	str	r2, [r3, #40]	@ 0x28

                    /* Update the links of the adjacent threads.  */
                    previous_thread =                              thread_ptr -> tx_thread_suspended_previous;
 800a530:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a532:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a534:	637b      	str	r3, [r7, #52]	@ 0x34
                    next_thread -> tx_thread_suspended_previous =  previous_thread;
 800a536:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a538:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800a53a:	675a      	str	r2, [r3, #116]	@ 0x74
                    previous_thread -> tx_thread_suspended_next =  next_thread;
 800a53c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a53e:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800a540:	671a      	str	r2, [r3, #112]	@ 0x70
                }

                /* Decrement the suspension count.  */
                queue_ptr -> tx_queue_suspended_count =  suspended_count;
 800a542:	68fb      	ldr	r3, [r7, #12]
 800a544:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800a546:	62da      	str	r2, [r3, #44]	@ 0x2c

                /* Prepare for resumption of the first thread.  */

                /* Clear cleanup routine to avoid timeout.  */
                thread_ptr -> tx_thread_suspend_cleanup =  TX_NULL;
 800a548:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a54a:	2200      	movs	r2, #0
 800a54c:	669a      	str	r2, [r3, #104]	@ 0x68

                /* Put return status into the thread control block.  */
                thread_ptr -> tx_thread_suspend_status =  TX_SUCCESS;
 800a54e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a550:	2200      	movs	r2, #0
 800a552:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
                /* Restore interrupts.  */
                TX_RESTORE
#else

                /* Temporarily disable preemption.  */
                _tx_thread_preempt_disable++;
 800a556:	4b8e      	ldr	r3, [pc, #568]	@ (800a790 <_tx_queue_receive+0x384>)
 800a558:	681b      	ldr	r3, [r3, #0]
 800a55a:	3301      	adds	r3, #1
 800a55c:	4a8c      	ldr	r2, [pc, #560]	@ (800a790 <_tx_queue_receive+0x384>)
 800a55e:	6013      	str	r3, [r2, #0]
 800a560:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a562:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800a564:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a566:	f383 8810 	msr	PRIMASK, r3
}
 800a56a:	bf00      	nop

                /* Restore interrupts.  */
                TX_RESTORE

                /* Resume thread.  */
                _tx_thread_system_resume(thread_ptr);
 800a56c:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 800a56e:	f001 f8b5 	bl	800b6dc <_tx_thread_system_resume>
 800a572:	e107      	b.n	800a784 <_tx_queue_receive+0x378>
                /* At this point, we know that the queue is full and there
                   are one or more threads suspended trying to send another
                   message to this queue.  */

                /* Setup source and destination pointers.  */
                source =       queue_ptr -> tx_queue_read;
 800a574:	68fb      	ldr	r3, [r7, #12]
 800a576:	6a1b      	ldr	r3, [r3, #32]
 800a578:	657b      	str	r3, [r7, #84]	@ 0x54
                destination =  TX_VOID_TO_ULONG_POINTER_CONVERT(destination_ptr);
 800a57a:	68bb      	ldr	r3, [r7, #8]
 800a57c:	653b      	str	r3, [r7, #80]	@ 0x50
                size =         queue_ptr -> tx_queue_message_size;
 800a57e:	68fb      	ldr	r3, [r7, #12]
 800a580:	689b      	ldr	r3, [r3, #8]
 800a582:	64fb      	str	r3, [r7, #76]	@ 0x4c

                /* Copy message. Note that the source and destination pointers are
                   incremented by the macro.  */
                TX_QUEUE_MESSAGE_COPY(source, destination, size)
 800a584:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800a586:	1d13      	adds	r3, r2, #4
 800a588:	657b      	str	r3, [r7, #84]	@ 0x54
 800a58a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a58c:	1d19      	adds	r1, r3, #4
 800a58e:	6539      	str	r1, [r7, #80]	@ 0x50
 800a590:	6812      	ldr	r2, [r2, #0]
 800a592:	601a      	str	r2, [r3, #0]
 800a594:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a596:	2b01      	cmp	r3, #1
 800a598:	d90e      	bls.n	800a5b8 <_tx_queue_receive+0x1ac>
 800a59a:	e007      	b.n	800a5ac <_tx_queue_receive+0x1a0>
 800a59c:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800a59e:	1d13      	adds	r3, r2, #4
 800a5a0:	657b      	str	r3, [r7, #84]	@ 0x54
 800a5a2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a5a4:	1d19      	adds	r1, r3, #4
 800a5a6:	6539      	str	r1, [r7, #80]	@ 0x50
 800a5a8:	6812      	ldr	r2, [r2, #0]
 800a5aa:	601a      	str	r2, [r3, #0]
 800a5ac:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a5ae:	3b01      	subs	r3, #1
 800a5b0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800a5b2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a5b4:	2b00      	cmp	r3, #0
 800a5b6:	d1f1      	bne.n	800a59c <_tx_queue_receive+0x190>

                /* Determine if we are at the end.  */
                if (source == queue_ptr -> tx_queue_end)
 800a5b8:	68fb      	ldr	r3, [r7, #12]
 800a5ba:	69db      	ldr	r3, [r3, #28]
 800a5bc:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800a5be:	429a      	cmp	r2, r3
 800a5c0:	d102      	bne.n	800a5c8 <_tx_queue_receive+0x1bc>
                {

                    /* Yes, wrap around to the beginning.  */
                    source =  queue_ptr -> tx_queue_start;
 800a5c2:	68fb      	ldr	r3, [r7, #12]
 800a5c4:	699b      	ldr	r3, [r3, #24]
 800a5c6:	657b      	str	r3, [r7, #84]	@ 0x54
                }

                /* Setup the queue read pointer.   */
                queue_ptr -> tx_queue_read =  source;
 800a5c8:	68fb      	ldr	r3, [r7, #12]
 800a5ca:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800a5cc:	621a      	str	r2, [r3, #32]

                /* Disable preemption.  */
                _tx_thread_preempt_disable++;
 800a5ce:	4b70      	ldr	r3, [pc, #448]	@ (800a790 <_tx_queue_receive+0x384>)
 800a5d0:	681b      	ldr	r3, [r3, #0]
 800a5d2:	3301      	adds	r3, #1
 800a5d4:	4a6e      	ldr	r2, [pc, #440]	@ (800a790 <_tx_queue_receive+0x384>)
 800a5d6:	6013      	str	r3, [r2, #0]
                /* Disable interrupts again.  */
                TX_DISABLE
#endif

                /* Decrement the preemption disable variable.  */
                _tx_thread_preempt_disable--;
 800a5d8:	4b6d      	ldr	r3, [pc, #436]	@ (800a790 <_tx_queue_receive+0x384>)
 800a5da:	681b      	ldr	r3, [r3, #0]
 800a5dc:	3b01      	subs	r3, #1
 800a5de:	4a6c      	ldr	r2, [pc, #432]	@ (800a790 <_tx_queue_receive+0x384>)
 800a5e0:	6013      	str	r3, [r2, #0]

                /* Setup source and destination pointers.  */
                source =       TX_VOID_TO_ULONG_POINTER_CONVERT(thread_ptr -> tx_thread_additional_suspend_info);
 800a5e2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a5e4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800a5e6:	657b      	str	r3, [r7, #84]	@ 0x54
                destination =  queue_ptr -> tx_queue_write;
 800a5e8:	68fb      	ldr	r3, [r7, #12]
 800a5ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a5ec:	653b      	str	r3, [r7, #80]	@ 0x50
                size =         queue_ptr -> tx_queue_message_size;
 800a5ee:	68fb      	ldr	r3, [r7, #12]
 800a5f0:	689b      	ldr	r3, [r3, #8]
 800a5f2:	64fb      	str	r3, [r7, #76]	@ 0x4c

                /* Copy message. Note that the source and destination pointers are
                   incremented by the macro.  */
                TX_QUEUE_MESSAGE_COPY(source, destination, size)
 800a5f4:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800a5f6:	1d13      	adds	r3, r2, #4
 800a5f8:	657b      	str	r3, [r7, #84]	@ 0x54
 800a5fa:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a5fc:	1d19      	adds	r1, r3, #4
 800a5fe:	6539      	str	r1, [r7, #80]	@ 0x50
 800a600:	6812      	ldr	r2, [r2, #0]
 800a602:	601a      	str	r2, [r3, #0]
 800a604:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a606:	2b01      	cmp	r3, #1
 800a608:	d90e      	bls.n	800a628 <_tx_queue_receive+0x21c>
 800a60a:	e007      	b.n	800a61c <_tx_queue_receive+0x210>
 800a60c:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800a60e:	1d13      	adds	r3, r2, #4
 800a610:	657b      	str	r3, [r7, #84]	@ 0x54
 800a612:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a614:	1d19      	adds	r1, r3, #4
 800a616:	6539      	str	r1, [r7, #80]	@ 0x50
 800a618:	6812      	ldr	r2, [r2, #0]
 800a61a:	601a      	str	r2, [r3, #0]
 800a61c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a61e:	3b01      	subs	r3, #1
 800a620:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800a622:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a624:	2b00      	cmp	r3, #0
 800a626:	d1f1      	bne.n	800a60c <_tx_queue_receive+0x200>

                /* Determine if we are at the end.  */
                if (destination == queue_ptr -> tx_queue_end)
 800a628:	68fb      	ldr	r3, [r7, #12]
 800a62a:	69db      	ldr	r3, [r3, #28]
 800a62c:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800a62e:	429a      	cmp	r2, r3
 800a630:	d102      	bne.n	800a638 <_tx_queue_receive+0x22c>
                {

                    /* Yes, wrap around to the beginning.  */
                    destination =  queue_ptr -> tx_queue_start;
 800a632:	68fb      	ldr	r3, [r7, #12]
 800a634:	699b      	ldr	r3, [r3, #24]
 800a636:	653b      	str	r3, [r7, #80]	@ 0x50
                }

                /* Adjust the write pointer.  */
                queue_ptr -> tx_queue_write =  destination;
 800a638:	68fb      	ldr	r3, [r7, #12]
 800a63a:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800a63c:	625a      	str	r2, [r3, #36]	@ 0x24

                /* Pickup thread pointer.  */
                thread_ptr =  queue_ptr -> tx_queue_suspension_list;
 800a63e:	68fb      	ldr	r3, [r7, #12]
 800a640:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a642:	63fb      	str	r3, [r7, #60]	@ 0x3c

                /* Message is now in the queue.  See if this is the only suspended thread
                   on the list.  */
                suspended_count--;
 800a644:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a646:	3b01      	subs	r3, #1
 800a648:	643b      	str	r3, [r7, #64]	@ 0x40
                if (suspended_count == TX_NO_SUSPENSIONS)
 800a64a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a64c:	2b00      	cmp	r3, #0
 800a64e:	d103      	bne.n	800a658 <_tx_queue_receive+0x24c>
                {

                  /* Yes, the only suspended thread.  */

                    /* Update the head pointer.  */
                    queue_ptr -> tx_queue_suspension_list =  TX_NULL;
 800a650:	68fb      	ldr	r3, [r7, #12]
 800a652:	2200      	movs	r2, #0
 800a654:	629a      	str	r2, [r3, #40]	@ 0x28
 800a656:	e00e      	b.n	800a676 <_tx_queue_receive+0x26a>
                {

                    /* At least one more thread is on the same expiration list.  */

                    /* Update the list head pointer.  */
                    next_thread =                            thread_ptr -> tx_thread_suspended_next;
 800a658:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a65a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a65c:	63bb      	str	r3, [r7, #56]	@ 0x38
                    queue_ptr -> tx_queue_suspension_list =  next_thread;
 800a65e:	68fb      	ldr	r3, [r7, #12]
 800a660:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800a662:	629a      	str	r2, [r3, #40]	@ 0x28

                    /* Update the links of the adjacent threads.  */
                    previous_thread =                               thread_ptr -> tx_thread_suspended_previous;
 800a664:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a666:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a668:	637b      	str	r3, [r7, #52]	@ 0x34
                    next_thread -> tx_thread_suspended_previous =   previous_thread;
 800a66a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a66c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800a66e:	675a      	str	r2, [r3, #116]	@ 0x74
                    previous_thread -> tx_thread_suspended_next =   next_thread;
 800a670:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a672:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800a674:	671a      	str	r2, [r3, #112]	@ 0x70
                }

                /* Decrement the suspension count.  */
                queue_ptr -> tx_queue_suspended_count =  suspended_count;
 800a676:	68fb      	ldr	r3, [r7, #12]
 800a678:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800a67a:	62da      	str	r2, [r3, #44]	@ 0x2c

                /* Prepare for resumption of the first thread.  */

                /* Clear cleanup routine to avoid timeout.  */
                thread_ptr -> tx_thread_suspend_cleanup =  TX_NULL;
 800a67c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a67e:	2200      	movs	r2, #0
 800a680:	669a      	str	r2, [r3, #104]	@ 0x68

                /* Put return status into the thread control block.  */
                thread_ptr -> tx_thread_suspend_status =  TX_SUCCESS;
 800a682:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a684:	2200      	movs	r2, #0
 800a686:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
                /* Restore interrupts.  */
                TX_RESTORE
#else

                /* Temporarily disable preemption.  */
                _tx_thread_preempt_disable++;
 800a68a:	4b41      	ldr	r3, [pc, #260]	@ (800a790 <_tx_queue_receive+0x384>)
 800a68c:	681b      	ldr	r3, [r3, #0]
 800a68e:	3301      	adds	r3, #1
 800a690:	4a3f      	ldr	r2, [pc, #252]	@ (800a790 <_tx_queue_receive+0x384>)
 800a692:	6013      	str	r3, [r2, #0]
 800a694:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a696:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800a698:	6a3b      	ldr	r3, [r7, #32]
 800a69a:	f383 8810 	msr	PRIMASK, r3
}
 800a69e:	bf00      	nop

                /* Restore interrupts.  */
                TX_RESTORE

                /* Resume thread.  */
                _tx_thread_system_resume(thread_ptr);
 800a6a0:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 800a6a2:	f001 f81b 	bl	800b6dc <_tx_thread_system_resume>
 800a6a6:	e06d      	b.n	800a784 <_tx_queue_receive+0x378>
            }
        }
    }

    /* Determine if the request specifies suspension.  */
    else if (wait_option != TX_NO_WAIT)
 800a6a8:	687b      	ldr	r3, [r7, #4]
 800a6aa:	2b00      	cmp	r3, #0
 800a6ac:	d062      	beq.n	800a774 <_tx_queue_receive+0x368>
    {

        /* Determine if the preempt disable flag is non-zero.  */
        if (_tx_thread_preempt_disable != ((UINT) 0))
 800a6ae:	4b38      	ldr	r3, [pc, #224]	@ (800a790 <_tx_queue_receive+0x384>)
 800a6b0:	681b      	ldr	r3, [r3, #0]
 800a6b2:	2b00      	cmp	r3, #0
 800a6b4:	d008      	beq.n	800a6c8 <_tx_queue_receive+0x2bc>
 800a6b6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a6b8:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800a6ba:	69fb      	ldr	r3, [r7, #28]
 800a6bc:	f383 8810 	msr	PRIMASK, r3
}
 800a6c0:	bf00      	nop

            /* Restore interrupts.  */
            TX_RESTORE

            /* Suspension is not allowed if the preempt disable flag is non-zero at this point - return error completion.  */
            status =  TX_QUEUE_EMPTY;
 800a6c2:	230a      	movs	r3, #10
 800a6c4:	64bb      	str	r3, [r7, #72]	@ 0x48
 800a6c6:	e05d      	b.n	800a784 <_tx_queue_receive+0x378>
            /* Increment the number of empty suspensions on this queue.  */
            queue_ptr -> tx_queue_performance_empty_suspension_count++;
#endif

            /* Pickup thread pointer.  */
            TX_THREAD_GET_CURRENT(thread_ptr)
 800a6c8:	4b32      	ldr	r3, [pc, #200]	@ (800a794 <_tx_queue_receive+0x388>)
 800a6ca:	681b      	ldr	r3, [r3, #0]
 800a6cc:	63fb      	str	r3, [r7, #60]	@ 0x3c

            /* Setup cleanup routine pointer.  */
            thread_ptr -> tx_thread_suspend_cleanup =  &(_tx_queue_cleanup);
 800a6ce:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a6d0:	4a31      	ldr	r2, [pc, #196]	@ (800a798 <_tx_queue_receive+0x38c>)
 800a6d2:	669a      	str	r2, [r3, #104]	@ 0x68

            /* Setup cleanup information, i.e. this queue control
               block and the source pointer.  */
            thread_ptr -> tx_thread_suspend_control_block =    (VOID *) queue_ptr;
 800a6d4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a6d6:	68fa      	ldr	r2, [r7, #12]
 800a6d8:	66da      	str	r2, [r3, #108]	@ 0x6c
            thread_ptr -> tx_thread_additional_suspend_info =  (VOID *) destination_ptr;
 800a6da:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a6dc:	68ba      	ldr	r2, [r7, #8]
 800a6de:	67da      	str	r2, [r3, #124]	@ 0x7c
            thread_ptr -> tx_thread_suspend_option =           TX_FALSE;
 800a6e0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a6e2:	2200      	movs	r2, #0
 800a6e4:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

#ifndef TX_NOT_INTERRUPTABLE

            /* Increment the suspension sequence number, which is used to identify
               this suspension event.  */
            thread_ptr -> tx_thread_suspension_sequence++;
 800a6e8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a6ea:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800a6ee:	1c5a      	adds	r2, r3, #1
 800a6f0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a6f2:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
#endif

            /* Setup suspension list.  */
            if (suspended_count == TX_NO_SUSPENSIONS)
 800a6f6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a6f8:	2b00      	cmp	r3, #0
 800a6fa:	d109      	bne.n	800a710 <_tx_queue_receive+0x304>
            {

                /* No other threads are suspended.  Setup the head pointer and
                   just setup this threads pointers to itself.  */
                queue_ptr -> tx_queue_suspension_list =         thread_ptr;
 800a6fc:	68fb      	ldr	r3, [r7, #12]
 800a6fe:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800a700:	629a      	str	r2, [r3, #40]	@ 0x28
                thread_ptr -> tx_thread_suspended_next =        thread_ptr;
 800a702:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a704:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800a706:	671a      	str	r2, [r3, #112]	@ 0x70
                thread_ptr -> tx_thread_suspended_previous =    thread_ptr;
 800a708:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a70a:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800a70c:	675a      	str	r2, [r3, #116]	@ 0x74
 800a70e:	e011      	b.n	800a734 <_tx_queue_receive+0x328>
            }
            else
            {

                /* This list is not NULL, add current thread to the end. */
                next_thread =                                   queue_ptr -> tx_queue_suspension_list;
 800a710:	68fb      	ldr	r3, [r7, #12]
 800a712:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a714:	63bb      	str	r3, [r7, #56]	@ 0x38
                thread_ptr -> tx_thread_suspended_next =        next_thread;
 800a716:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a718:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800a71a:	671a      	str	r2, [r3, #112]	@ 0x70
                previous_thread =                               next_thread -> tx_thread_suspended_previous;
 800a71c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a71e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a720:	637b      	str	r3, [r7, #52]	@ 0x34
                thread_ptr -> tx_thread_suspended_previous =    previous_thread;
 800a722:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a724:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800a726:	675a      	str	r2, [r3, #116]	@ 0x74
                previous_thread -> tx_thread_suspended_next =   thread_ptr;
 800a728:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a72a:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800a72c:	671a      	str	r2, [r3, #112]	@ 0x70
                next_thread -> tx_thread_suspended_previous =   thread_ptr;
 800a72e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a730:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800a732:	675a      	str	r2, [r3, #116]	@ 0x74
            }

            /* Increment the suspended thread count.  */
            queue_ptr -> tx_queue_suspended_count =  suspended_count + ((UINT) 1);
 800a734:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a736:	1c5a      	adds	r2, r3, #1
 800a738:	68fb      	ldr	r3, [r7, #12]
 800a73a:	62da      	str	r2, [r3, #44]	@ 0x2c

            /* Set the state to suspended.  */
            thread_ptr -> tx_thread_state =    TX_QUEUE_SUSP;
 800a73c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a73e:	2205      	movs	r2, #5
 800a740:	631a      	str	r2, [r3, #48]	@ 0x30
            /* Restore interrupts.  */
            TX_RESTORE
#else

            /* Set the suspending flag.  */
            thread_ptr -> tx_thread_suspending =  TX_TRUE;
 800a742:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a744:	2201      	movs	r2, #1
 800a746:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Setup the timeout period.  */
            thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks =  wait_option;
 800a748:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a74a:	687a      	ldr	r2, [r7, #4]
 800a74c:	64da      	str	r2, [r3, #76]	@ 0x4c

            /* Temporarily disable preemption.  */
            _tx_thread_preempt_disable++;
 800a74e:	4b10      	ldr	r3, [pc, #64]	@ (800a790 <_tx_queue_receive+0x384>)
 800a750:	681b      	ldr	r3, [r3, #0]
 800a752:	3301      	adds	r3, #1
 800a754:	4a0e      	ldr	r2, [pc, #56]	@ (800a790 <_tx_queue_receive+0x384>)
 800a756:	6013      	str	r3, [r2, #0]
 800a758:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a75a:	61bb      	str	r3, [r7, #24]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800a75c:	69bb      	ldr	r3, [r7, #24]
 800a75e:	f383 8810 	msr	PRIMASK, r3
}
 800a762:	bf00      	nop

            /* Restore interrupts.  */
            TX_RESTORE

            /* Call actual thread suspension routine.  */
            _tx_thread_system_suspend(thread_ptr);
 800a764:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 800a766:	f001 f8b9 	bl	800b8dc <_tx_thread_system_suspend>
#endif

            /* Return the completion status.  */
            status =  thread_ptr -> tx_thread_suspend_status;
 800a76a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a76c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800a770:	64bb      	str	r3, [r7, #72]	@ 0x48
 800a772:	e007      	b.n	800a784 <_tx_queue_receive+0x378>
 800a774:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a776:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800a778:	697b      	ldr	r3, [r7, #20]
 800a77a:	f383 8810 	msr	PRIMASK, r3
}
 800a77e:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Immediate return, return error completion.  */
        status =  TX_QUEUE_EMPTY;
 800a780:	230a      	movs	r3, #10
 800a782:	64bb      	str	r3, [r7, #72]	@ 0x48
    }

    /* Return completion status.  */
    return(status);
 800a784:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 800a786:	4618      	mov	r0, r3
 800a788:	3758      	adds	r7, #88	@ 0x58
 800a78a:	46bd      	mov	sp, r7
 800a78c:	bd80      	pop	{r7, pc}
 800a78e:	bf00      	nop
 800a790:	200119c4 	.word	0x200119c4
 800a794:	2001192c 	.word	0x2001192c
 800a798:	0800a21d 	.word	0x0800a21d

0800a79c <_tx_queue_send>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_queue_send(TX_QUEUE *queue_ptr, VOID *source_ptr, ULONG wait_option)
{
 800a79c:	b580      	push	{r7, lr}
 800a79e:	b094      	sub	sp, #80	@ 0x50
 800a7a0:	af00      	add	r7, sp, #0
 800a7a2:	60f8      	str	r0, [r7, #12]
 800a7a4:	60b9      	str	r1, [r7, #8]
 800a7a6:	607a      	str	r2, [r7, #4]
VOID            (*queue_send_notify)(struct TX_QUEUE_STRUCT *notify_queue_ptr);
#endif


    /* Default the status to TX_SUCCESS.  */
    status =  TX_SUCCESS;
 800a7a8:	2300      	movs	r3, #0
 800a7aa:	643b      	str	r3, [r7, #64]	@ 0x40
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800a7ac:	f3ef 8310 	mrs	r3, PRIMASK
 800a7b0:	62bb      	str	r3, [r7, #40]	@ 0x28
    return(posture);
 800a7b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    int_posture = __get_interrupt_posture();
 800a7b4:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile ("CPSID i" : : : "memory");
 800a7b6:	b672      	cpsid	i
    return(int_posture);
 800a7b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24

    /* Disable interrupts to place message in the queue.  */
    TX_DISABLE
 800a7ba:	63fb      	str	r3, [r7, #60]	@ 0x3c

    /* Log this kernel call.  */
    TX_EL_QUEUE_SEND_INSERT

    /* Pickup the thread suspension count.  */
    suspended_count =  queue_ptr -> tx_queue_suspended_count;
 800a7bc:	68fb      	ldr	r3, [r7, #12]
 800a7be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a7c0:	63bb      	str	r3, [r7, #56]	@ 0x38

    /* Determine if there is room in the queue.  */
    if (queue_ptr -> tx_queue_available_storage != TX_NO_MESSAGES)
 800a7c2:	68fb      	ldr	r3, [r7, #12]
 800a7c4:	695b      	ldr	r3, [r3, #20]
 800a7c6:	2b00      	cmp	r3, #0
 800a7c8:	f000 809b 	beq.w	800a902 <_tx_queue_send+0x166>
    {

        /* There is room for the message in the queue.  */

        /* Determine if there are suspended on this queue.  */
        if (suspended_count == TX_NO_SUSPENSIONS)
 800a7cc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a7ce:	2b00      	cmp	r3, #0
 800a7d0:	d13c      	bne.n	800a84c <_tx_queue_send+0xb0>
        {

            /* No suspended threads, simply place the message in the queue.  */

            /* Reduce the amount of available storage.  */
            queue_ptr -> tx_queue_available_storage--;
 800a7d2:	68fb      	ldr	r3, [r7, #12]
 800a7d4:	695b      	ldr	r3, [r3, #20]
 800a7d6:	1e5a      	subs	r2, r3, #1
 800a7d8:	68fb      	ldr	r3, [r7, #12]
 800a7da:	615a      	str	r2, [r3, #20]

            /* Increase the enqueued count.  */
            queue_ptr -> tx_queue_enqueued++;
 800a7dc:	68fb      	ldr	r3, [r7, #12]
 800a7de:	691b      	ldr	r3, [r3, #16]
 800a7e0:	1c5a      	adds	r2, r3, #1
 800a7e2:	68fb      	ldr	r3, [r7, #12]
 800a7e4:	611a      	str	r2, [r3, #16]

            /* Setup source and destination pointers.  */
            source =       TX_VOID_TO_ULONG_POINTER_CONVERT(source_ptr);
 800a7e6:	68bb      	ldr	r3, [r7, #8]
 800a7e8:	64fb      	str	r3, [r7, #76]	@ 0x4c
            destination =  queue_ptr -> tx_queue_write;
 800a7ea:	68fb      	ldr	r3, [r7, #12]
 800a7ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a7ee:	64bb      	str	r3, [r7, #72]	@ 0x48
            size =         queue_ptr -> tx_queue_message_size;
 800a7f0:	68fb      	ldr	r3, [r7, #12]
 800a7f2:	689b      	ldr	r3, [r3, #8]
 800a7f4:	647b      	str	r3, [r7, #68]	@ 0x44

            /* Copy message. Note that the source and destination pointers are
               incremented by the macro.  */
            TX_QUEUE_MESSAGE_COPY(source, destination, size)
 800a7f6:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800a7f8:	1d13      	adds	r3, r2, #4
 800a7fa:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800a7fc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a7fe:	1d19      	adds	r1, r3, #4
 800a800:	64b9      	str	r1, [r7, #72]	@ 0x48
 800a802:	6812      	ldr	r2, [r2, #0]
 800a804:	601a      	str	r2, [r3, #0]
 800a806:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a808:	2b01      	cmp	r3, #1
 800a80a:	d90e      	bls.n	800a82a <_tx_queue_send+0x8e>
 800a80c:	e007      	b.n	800a81e <_tx_queue_send+0x82>
 800a80e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800a810:	1d13      	adds	r3, r2, #4
 800a812:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800a814:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a816:	1d19      	adds	r1, r3, #4
 800a818:	64b9      	str	r1, [r7, #72]	@ 0x48
 800a81a:	6812      	ldr	r2, [r2, #0]
 800a81c:	601a      	str	r2, [r3, #0]
 800a81e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a820:	3b01      	subs	r3, #1
 800a822:	647b      	str	r3, [r7, #68]	@ 0x44
 800a824:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a826:	2b00      	cmp	r3, #0
 800a828:	d1f1      	bne.n	800a80e <_tx_queue_send+0x72>

            /* Determine if we are at the end.  */
            if (destination == queue_ptr -> tx_queue_end)
 800a82a:	68fb      	ldr	r3, [r7, #12]
 800a82c:	69db      	ldr	r3, [r3, #28]
 800a82e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800a830:	429a      	cmp	r2, r3
 800a832:	d102      	bne.n	800a83a <_tx_queue_send+0x9e>
            {

                /* Yes, wrap around to the beginning.  */
                destination =  queue_ptr -> tx_queue_start;
 800a834:	68fb      	ldr	r3, [r7, #12]
 800a836:	699b      	ldr	r3, [r3, #24]
 800a838:	64bb      	str	r3, [r7, #72]	@ 0x48
            }

            /* Adjust the write pointer.  */
            queue_ptr -> tx_queue_write =  destination;
 800a83a:	68fb      	ldr	r3, [r7, #12]
 800a83c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800a83e:	625a      	str	r2, [r3, #36]	@ 0x24
 800a840:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a842:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800a844:	6a3b      	ldr	r3, [r7, #32]
 800a846:	f383 8810 	msr	PRIMASK, r3
}
 800a84a:	e0c8      	b.n	800a9de <_tx_queue_send+0x242>
            /* There is a thread suspended on an empty queue. Simply
               copy the message to the suspended thread's destination
               pointer.  */

            /* Pickup the head of the suspension list.  */
            thread_ptr =  queue_ptr -> tx_queue_suspension_list;
 800a84c:	68fb      	ldr	r3, [r7, #12]
 800a84e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a850:	637b      	str	r3, [r7, #52]	@ 0x34

            /* See if this is the only suspended thread on the list.  */
            suspended_count--;
 800a852:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a854:	3b01      	subs	r3, #1
 800a856:	63bb      	str	r3, [r7, #56]	@ 0x38
            if (suspended_count == TX_NO_SUSPENSIONS)
 800a858:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a85a:	2b00      	cmp	r3, #0
 800a85c:	d103      	bne.n	800a866 <_tx_queue_send+0xca>
            {

                /* Yes, the only suspended thread.  */

                /* Update the head pointer.  */
                queue_ptr -> tx_queue_suspension_list =  TX_NULL;
 800a85e:	68fb      	ldr	r3, [r7, #12]
 800a860:	2200      	movs	r2, #0
 800a862:	629a      	str	r2, [r3, #40]	@ 0x28
 800a864:	e012      	b.n	800a88c <_tx_queue_send+0xf0>
            {

                /* At least one more thread is on the same expiration list.  */

                /* Update the list head pointer.  */
                queue_ptr -> tx_queue_suspension_list =  thread_ptr -> tx_thread_suspended_next;
 800a866:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a868:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 800a86a:	68fb      	ldr	r3, [r7, #12]
 800a86c:	629a      	str	r2, [r3, #40]	@ 0x28

                /* Update the links of the adjacent threads.  */
                next_thread =                            thread_ptr -> tx_thread_suspended_next;
 800a86e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a870:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a872:	633b      	str	r3, [r7, #48]	@ 0x30
                queue_ptr -> tx_queue_suspension_list =  next_thread;
 800a874:	68fb      	ldr	r3, [r7, #12]
 800a876:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a878:	629a      	str	r2, [r3, #40]	@ 0x28

                /* Update the links of the adjacent threads.  */
                previous_thread =                               thread_ptr -> tx_thread_suspended_previous;
 800a87a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a87c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a87e:	62fb      	str	r3, [r7, #44]	@ 0x2c
                next_thread -> tx_thread_suspended_previous =   previous_thread;
 800a880:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a882:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a884:	675a      	str	r2, [r3, #116]	@ 0x74
                previous_thread -> tx_thread_suspended_next =   next_thread;
 800a886:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a888:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a88a:	671a      	str	r2, [r3, #112]	@ 0x70
            }

            /* Decrement the suspension count.  */
            queue_ptr -> tx_queue_suspended_count =  suspended_count;
 800a88c:	68fb      	ldr	r3, [r7, #12]
 800a88e:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800a890:	62da      	str	r2, [r3, #44]	@ 0x2c

            /* Prepare for resumption of the thread.  */

            /* Clear cleanup routine to avoid timeout.  */
            thread_ptr -> tx_thread_suspend_cleanup =  TX_NULL;
 800a892:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a894:	2200      	movs	r2, #0
 800a896:	669a      	str	r2, [r3, #104]	@ 0x68

            /* Setup source and destination pointers.  */
            source =       TX_VOID_TO_ULONG_POINTER_CONVERT(source_ptr);
 800a898:	68bb      	ldr	r3, [r7, #8]
 800a89a:	64fb      	str	r3, [r7, #76]	@ 0x4c
            destination =  TX_VOID_TO_ULONG_POINTER_CONVERT(thread_ptr -> tx_thread_additional_suspend_info);
 800a89c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a89e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800a8a0:	64bb      	str	r3, [r7, #72]	@ 0x48
            size =         queue_ptr -> tx_queue_message_size;
 800a8a2:	68fb      	ldr	r3, [r7, #12]
 800a8a4:	689b      	ldr	r3, [r3, #8]
 800a8a6:	647b      	str	r3, [r7, #68]	@ 0x44

            /* Copy message. Note that the source and destination pointers are
               incremented by the macro.  */
            TX_QUEUE_MESSAGE_COPY(source, destination, size)
 800a8a8:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800a8aa:	1d13      	adds	r3, r2, #4
 800a8ac:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800a8ae:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a8b0:	1d19      	adds	r1, r3, #4
 800a8b2:	64b9      	str	r1, [r7, #72]	@ 0x48
 800a8b4:	6812      	ldr	r2, [r2, #0]
 800a8b6:	601a      	str	r2, [r3, #0]
 800a8b8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a8ba:	2b01      	cmp	r3, #1
 800a8bc:	d90e      	bls.n	800a8dc <_tx_queue_send+0x140>
 800a8be:	e007      	b.n	800a8d0 <_tx_queue_send+0x134>
 800a8c0:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800a8c2:	1d13      	adds	r3, r2, #4
 800a8c4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800a8c6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a8c8:	1d19      	adds	r1, r3, #4
 800a8ca:	64b9      	str	r1, [r7, #72]	@ 0x48
 800a8cc:	6812      	ldr	r2, [r2, #0]
 800a8ce:	601a      	str	r2, [r3, #0]
 800a8d0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a8d2:	3b01      	subs	r3, #1
 800a8d4:	647b      	str	r3, [r7, #68]	@ 0x44
 800a8d6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a8d8:	2b00      	cmp	r3, #0
 800a8da:	d1f1      	bne.n	800a8c0 <_tx_queue_send+0x124>

            /* Put return status into the thread control block.  */
            thread_ptr -> tx_thread_suspend_status =  TX_SUCCESS;
 800a8dc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a8de:	2200      	movs	r2, #0
 800a8e0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
            /* Restore interrupts.  */
            TX_RESTORE
#else

            /* Temporarily disable preemption.  */
            _tx_thread_preempt_disable++;
 800a8e4:	4b40      	ldr	r3, [pc, #256]	@ (800a9e8 <_tx_queue_send+0x24c>)
 800a8e6:	681b      	ldr	r3, [r3, #0]
 800a8e8:	3301      	adds	r3, #1
 800a8ea:	4a3f      	ldr	r2, [pc, #252]	@ (800a9e8 <_tx_queue_send+0x24c>)
 800a8ec:	6013      	str	r3, [r2, #0]
 800a8ee:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a8f0:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800a8f2:	69fb      	ldr	r3, [r7, #28]
 800a8f4:	f383 8810 	msr	PRIMASK, r3
}
 800a8f8:	bf00      	nop

            /* Restore interrupts.  */
            TX_RESTORE

            /* Resume thread.  */
            _tx_thread_system_resume(thread_ptr);
 800a8fa:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 800a8fc:	f000 feee 	bl	800b6dc <_tx_thread_system_resume>
 800a900:	e06d      	b.n	800a9de <_tx_queue_send+0x242>
#endif
        }
    }

    /* At this point, the queue is full. Determine if suspension is requested.  */
    else if (wait_option != TX_NO_WAIT)
 800a902:	687b      	ldr	r3, [r7, #4]
 800a904:	2b00      	cmp	r3, #0
 800a906:	d062      	beq.n	800a9ce <_tx_queue_send+0x232>
    {

        /* Determine if the preempt disable flag is non-zero.  */
        if (_tx_thread_preempt_disable != ((UINT) 0))
 800a908:	4b37      	ldr	r3, [pc, #220]	@ (800a9e8 <_tx_queue_send+0x24c>)
 800a90a:	681b      	ldr	r3, [r3, #0]
 800a90c:	2b00      	cmp	r3, #0
 800a90e:	d008      	beq.n	800a922 <_tx_queue_send+0x186>
 800a910:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a912:	61bb      	str	r3, [r7, #24]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800a914:	69bb      	ldr	r3, [r7, #24]
 800a916:	f383 8810 	msr	PRIMASK, r3
}
 800a91a:	bf00      	nop

            /* Restore interrupts.  */
            TX_RESTORE

            /* Suspension is not allowed if the preempt disable flag is non-zero at this point - return error completion.  */
            status =  TX_QUEUE_FULL;
 800a91c:	230b      	movs	r3, #11
 800a91e:	643b      	str	r3, [r7, #64]	@ 0x40
 800a920:	e05d      	b.n	800a9de <_tx_queue_send+0x242>
            /* Increment the number of full suspensions on this queue.  */
            queue_ptr -> tx_queue_performance_full_suspension_count++;
#endif

            /* Pickup thread pointer.  */
            TX_THREAD_GET_CURRENT(thread_ptr)
 800a922:	4b32      	ldr	r3, [pc, #200]	@ (800a9ec <_tx_queue_send+0x250>)
 800a924:	681b      	ldr	r3, [r3, #0]
 800a926:	637b      	str	r3, [r7, #52]	@ 0x34

            /* Setup cleanup routine pointer.  */
            thread_ptr -> tx_thread_suspend_cleanup =  &(_tx_queue_cleanup);
 800a928:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a92a:	4a31      	ldr	r2, [pc, #196]	@ (800a9f0 <_tx_queue_send+0x254>)
 800a92c:	669a      	str	r2, [r3, #104]	@ 0x68

            /* Setup cleanup information, i.e. this queue control
               block and the source pointer.  */
            thread_ptr -> tx_thread_suspend_control_block =    (VOID *) queue_ptr;
 800a92e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a930:	68fa      	ldr	r2, [r7, #12]
 800a932:	66da      	str	r2, [r3, #108]	@ 0x6c
            thread_ptr -> tx_thread_additional_suspend_info =  (VOID *) source_ptr;
 800a934:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a936:	68ba      	ldr	r2, [r7, #8]
 800a938:	67da      	str	r2, [r3, #124]	@ 0x7c
            thread_ptr -> tx_thread_suspend_option =           TX_FALSE;
 800a93a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a93c:	2200      	movs	r2, #0
 800a93e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

#ifndef TX_NOT_INTERRUPTABLE

            /* Increment the suspension sequence number, which is used to identify
               this suspension event.  */
            thread_ptr -> tx_thread_suspension_sequence++;
 800a942:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a944:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800a948:	1c5a      	adds	r2, r3, #1
 800a94a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a94c:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
#endif

            /* Setup suspension list.  */
            if (suspended_count == TX_NO_SUSPENSIONS)
 800a950:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a952:	2b00      	cmp	r3, #0
 800a954:	d109      	bne.n	800a96a <_tx_queue_send+0x1ce>
            {

                /* No other threads are suspended.  Setup the head pointer and
                   just setup this threads pointers to itself.  */
                queue_ptr -> tx_queue_suspension_list =         thread_ptr;
 800a956:	68fb      	ldr	r3, [r7, #12]
 800a958:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800a95a:	629a      	str	r2, [r3, #40]	@ 0x28
                thread_ptr -> tx_thread_suspended_next =        thread_ptr;
 800a95c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a95e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800a960:	671a      	str	r2, [r3, #112]	@ 0x70
                thread_ptr -> tx_thread_suspended_previous =    thread_ptr;
 800a962:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a964:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800a966:	675a      	str	r2, [r3, #116]	@ 0x74
 800a968:	e011      	b.n	800a98e <_tx_queue_send+0x1f2>
            }
            else
            {

                /* This list is not NULL, add current thread to the end. */
                next_thread =                                   queue_ptr -> tx_queue_suspension_list;
 800a96a:	68fb      	ldr	r3, [r7, #12]
 800a96c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a96e:	633b      	str	r3, [r7, #48]	@ 0x30
                thread_ptr -> tx_thread_suspended_next =        next_thread;
 800a970:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a972:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a974:	671a      	str	r2, [r3, #112]	@ 0x70
                previous_thread =                               next_thread -> tx_thread_suspended_previous;
 800a976:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a978:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a97a:	62fb      	str	r3, [r7, #44]	@ 0x2c
                thread_ptr -> tx_thread_suspended_previous =    previous_thread;
 800a97c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a97e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a980:	675a      	str	r2, [r3, #116]	@ 0x74
                previous_thread -> tx_thread_suspended_next =   thread_ptr;
 800a982:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a984:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800a986:	671a      	str	r2, [r3, #112]	@ 0x70
                next_thread -> tx_thread_suspended_previous =   thread_ptr;
 800a988:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a98a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800a98c:	675a      	str	r2, [r3, #116]	@ 0x74
            }

            /* Increment the suspended thread count.  */
            queue_ptr -> tx_queue_suspended_count =  suspended_count + ((UINT) 1);
 800a98e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a990:	1c5a      	adds	r2, r3, #1
 800a992:	68fb      	ldr	r3, [r7, #12]
 800a994:	62da      	str	r2, [r3, #44]	@ 0x2c

            /* Set the state to suspended.  */
            thread_ptr -> tx_thread_state =    TX_QUEUE_SUSP;
 800a996:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a998:	2205      	movs	r2, #5
 800a99a:	631a      	str	r2, [r3, #48]	@ 0x30
            /* Restore interrupts.  */
            TX_RESTORE
#else

            /* Set the suspending flag.  */
            thread_ptr -> tx_thread_suspending =  TX_TRUE;
 800a99c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a99e:	2201      	movs	r2, #1
 800a9a0:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Setup the timeout period.  */
            thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks =  wait_option;
 800a9a2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a9a4:	687a      	ldr	r2, [r7, #4]
 800a9a6:	64da      	str	r2, [r3, #76]	@ 0x4c

            /* Temporarily disable preemption.  */
            _tx_thread_preempt_disable++;
 800a9a8:	4b0f      	ldr	r3, [pc, #60]	@ (800a9e8 <_tx_queue_send+0x24c>)
 800a9aa:	681b      	ldr	r3, [r3, #0]
 800a9ac:	3301      	adds	r3, #1
 800a9ae:	4a0e      	ldr	r2, [pc, #56]	@ (800a9e8 <_tx_queue_send+0x24c>)
 800a9b0:	6013      	str	r3, [r2, #0]
 800a9b2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a9b4:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800a9b6:	697b      	ldr	r3, [r7, #20]
 800a9b8:	f383 8810 	msr	PRIMASK, r3
}
 800a9bc:	bf00      	nop

            /* Restore interrupts.  */
            TX_RESTORE

            /* Call actual thread suspension routine.  */
            _tx_thread_system_suspend(thread_ptr);
 800a9be:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 800a9c0:	f000 ff8c 	bl	800b8dc <_tx_thread_system_suspend>
                }
            }
#endif

            /* Return the completion status.  */
            status =  thread_ptr -> tx_thread_suspend_status;
 800a9c4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a9c6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800a9ca:	643b      	str	r3, [r7, #64]	@ 0x40
 800a9cc:	e007      	b.n	800a9de <_tx_queue_send+0x242>
 800a9ce:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a9d0:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800a9d2:	693b      	ldr	r3, [r7, #16]
 800a9d4:	f383 8810 	msr	PRIMASK, r3
}
 800a9d8:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Return error completion.  */
        status =  TX_QUEUE_FULL;
 800a9da:	230b      	movs	r3, #11
 800a9dc:	643b      	str	r3, [r7, #64]	@ 0x40
    }

    /* Return completion status.  */
    return(status);
 800a9de:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
}
 800a9e0:	4618      	mov	r0, r3
 800a9e2:	3750      	adds	r7, #80	@ 0x50
 800a9e4:	46bd      	mov	sp, r7
 800a9e6:	bd80      	pop	{r7, pc}
 800a9e8:	200119c4 	.word	0x200119c4
 800a9ec:	2001192c 	.word	0x2001192c
 800a9f0:	0800a21d 	.word	0x0800a21d

0800a9f4 <_tx_semaphore_cleanup>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_semaphore_cleanup(TX_THREAD *thread_ptr, ULONG suspension_sequence)
{
 800a9f4:	b580      	push	{r7, lr}
 800a9f6:	b08e      	sub	sp, #56	@ 0x38
 800a9f8:	af00      	add	r7, sp, #0
 800a9fa:	6078      	str	r0, [r7, #4]
 800a9fc:	6039      	str	r1, [r7, #0]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800a9fe:	f3ef 8310 	mrs	r3, PRIMASK
 800aa02:	623b      	str	r3, [r7, #32]
    return(posture);
 800aa04:	6a3b      	ldr	r3, [r7, #32]
    int_posture = __get_interrupt_posture();
 800aa06:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("CPSID i" : : : "memory");
 800aa08:	b672      	cpsid	i
    return(int_posture);
 800aa0a:	69fb      	ldr	r3, [r7, #28]


#ifndef TX_NOT_INTERRUPTABLE

    /* Disable interrupts to remove the suspended thread from the semaphore.  */
    TX_DISABLE
 800aa0c:	637b      	str	r3, [r7, #52]	@ 0x34

    /* Determine if the cleanup is still required.  */
    if (thread_ptr -> tx_thread_suspend_cleanup == &(_tx_semaphore_cleanup))
 800aa0e:	687b      	ldr	r3, [r7, #4]
 800aa10:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800aa12:	4a33      	ldr	r2, [pc, #204]	@ (800aae0 <_tx_semaphore_cleanup+0xec>)
 800aa14:	4293      	cmp	r3, r2
 800aa16:	d158      	bne.n	800aaca <_tx_semaphore_cleanup+0xd6>
    {

        /* Check for valid suspension sequence.  */
        if (suspension_sequence == thread_ptr -> tx_thread_suspension_sequence)
 800aa18:	687b      	ldr	r3, [r7, #4]
 800aa1a:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800aa1e:	683a      	ldr	r2, [r7, #0]
 800aa20:	429a      	cmp	r2, r3
 800aa22:	d152      	bne.n	800aaca <_tx_semaphore_cleanup+0xd6>
        {

            /* Setup pointer to semaphore control block.  */
            semaphore_ptr =  TX_VOID_TO_SEMAPHORE_POINTER_CONVERT(thread_ptr -> tx_thread_suspend_control_block);
 800aa24:	687b      	ldr	r3, [r7, #4]
 800aa26:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800aa28:	633b      	str	r3, [r7, #48]	@ 0x30

            /* Check for a NULL semaphore pointer.  */
            if (semaphore_ptr != TX_NULL)
 800aa2a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aa2c:	2b00      	cmp	r3, #0
 800aa2e:	d04c      	beq.n	800aaca <_tx_semaphore_cleanup+0xd6>
            {

                /* Check for a valid semaphore ID.  */
                if (semaphore_ptr -> tx_semaphore_id == TX_SEMAPHORE_ID)
 800aa30:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aa32:	681b      	ldr	r3, [r3, #0]
 800aa34:	4a2b      	ldr	r2, [pc, #172]	@ (800aae4 <_tx_semaphore_cleanup+0xf0>)
 800aa36:	4293      	cmp	r3, r2
 800aa38:	d147      	bne.n	800aaca <_tx_semaphore_cleanup+0xd6>
                {

                    /* Determine if there are any thread suspensions.  */
                    if (semaphore_ptr -> tx_semaphore_suspended_count != TX_NO_SUSPENSIONS)
 800aa3a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aa3c:	691b      	ldr	r3, [r3, #16]
 800aa3e:	2b00      	cmp	r3, #0
 800aa40:	d043      	beq.n	800aaca <_tx_semaphore_cleanup+0xd6>
#endif

                        /* Yes, we still have thread suspension!  */

                        /* Clear the suspension cleanup flag.  */
                        thread_ptr -> tx_thread_suspend_cleanup =  TX_NULL;
 800aa42:	687b      	ldr	r3, [r7, #4]
 800aa44:	2200      	movs	r2, #0
 800aa46:	669a      	str	r2, [r3, #104]	@ 0x68

                        /* Decrement the suspended count.  */
                        semaphore_ptr -> tx_semaphore_suspended_count--;
 800aa48:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aa4a:	691b      	ldr	r3, [r3, #16]
 800aa4c:	1e5a      	subs	r2, r3, #1
 800aa4e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aa50:	611a      	str	r2, [r3, #16]

                        /* Pickup the suspended count.  */
                        suspended_count =  semaphore_ptr -> tx_semaphore_suspended_count;
 800aa52:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aa54:	691b      	ldr	r3, [r3, #16]
 800aa56:	62fb      	str	r3, [r7, #44]	@ 0x2c

                        /* Remove the suspended thread from the list.  */

                        /* See if this is the only suspended thread on the list.  */
                        if (suspended_count == TX_NO_SUSPENSIONS)
 800aa58:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800aa5a:	2b00      	cmp	r3, #0
 800aa5c:	d103      	bne.n	800aa66 <_tx_semaphore_cleanup+0x72>
                        {

                            /* Yes, the only suspended thread.  */

                            /* Update the head pointer.  */
                            semaphore_ptr -> tx_semaphore_suspension_list =  TX_NULL;
 800aa5e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aa60:	2200      	movs	r2, #0
 800aa62:	60da      	str	r2, [r3, #12]
 800aa64:	e013      	b.n	800aa8e <_tx_semaphore_cleanup+0x9a>
                        {

                            /* At least one more thread is on the same suspension list.  */

                            /* Update the links of the adjacent threads.  */
                            next_thread =                                   thread_ptr -> tx_thread_suspended_next;
 800aa66:	687b      	ldr	r3, [r7, #4]
 800aa68:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800aa6a:	62bb      	str	r3, [r7, #40]	@ 0x28
                            previous_thread =                               thread_ptr -> tx_thread_suspended_previous;
 800aa6c:	687b      	ldr	r3, [r7, #4]
 800aa6e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800aa70:	627b      	str	r3, [r7, #36]	@ 0x24
                            next_thread -> tx_thread_suspended_previous =   previous_thread;
 800aa72:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800aa74:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800aa76:	675a      	str	r2, [r3, #116]	@ 0x74
                            previous_thread -> tx_thread_suspended_next =   next_thread;
 800aa78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aa7a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800aa7c:	671a      	str	r2, [r3, #112]	@ 0x70

                            /* Determine if we need to update the head pointer.  */
                            if (semaphore_ptr -> tx_semaphore_suspension_list == thread_ptr)
 800aa7e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aa80:	68db      	ldr	r3, [r3, #12]
 800aa82:	687a      	ldr	r2, [r7, #4]
 800aa84:	429a      	cmp	r2, r3
 800aa86:	d102      	bne.n	800aa8e <_tx_semaphore_cleanup+0x9a>
                            {

                                /* Update the list head pointer.  */
                                semaphore_ptr -> tx_semaphore_suspension_list =   next_thread;
 800aa88:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aa8a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800aa8c:	60da      	str	r2, [r3, #12]
                            }
                        }

                        /* Now we need to determine if this cleanup is from a terminate, timeout,
                           or from a wait abort.  */
                        if (thread_ptr -> tx_thread_state == TX_SEMAPHORE_SUSP)
 800aa8e:	687b      	ldr	r3, [r7, #4]
 800aa90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800aa92:	2b06      	cmp	r3, #6
 800aa94:	d119      	bne.n	800aaca <_tx_semaphore_cleanup+0xd6>
                            /* Increment the number of timeouts on this semaphore.  */
                            semaphore_ptr -> tx_semaphore_performance_timeout_count++;
#endif

                            /* Setup return status.  */
                            thread_ptr -> tx_thread_suspend_status =  TX_NO_INSTANCE;
 800aa96:	687b      	ldr	r3, [r7, #4]
 800aa98:	220d      	movs	r2, #13
 800aa9a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
                            /* Resume the thread!  */
                            _tx_thread_system_ni_resume(thread_ptr);
#else

                            /* Temporarily disable preemption.  */
                            _tx_thread_preempt_disable++;
 800aa9e:	4b12      	ldr	r3, [pc, #72]	@ (800aae8 <_tx_semaphore_cleanup+0xf4>)
 800aaa0:	681b      	ldr	r3, [r3, #0]
 800aaa2:	3301      	adds	r3, #1
 800aaa4:	4a10      	ldr	r2, [pc, #64]	@ (800aae8 <_tx_semaphore_cleanup+0xf4>)
 800aaa6:	6013      	str	r3, [r2, #0]
 800aaa8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800aaaa:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800aaac:	693b      	ldr	r3, [r7, #16]
 800aaae:	f383 8810 	msr	PRIMASK, r3
}
 800aab2:	bf00      	nop

                            /* Restore interrupts.  */
                            TX_RESTORE

                            /* Resume the thread!  */
                            _tx_thread_system_resume(thread_ptr);
 800aab4:	6878      	ldr	r0, [r7, #4]
 800aab6:	f000 fe11 	bl	800b6dc <_tx_thread_system_resume>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800aaba:	f3ef 8310 	mrs	r3, PRIMASK
 800aabe:	61bb      	str	r3, [r7, #24]
    return(posture);
 800aac0:	69bb      	ldr	r3, [r7, #24]
    int_posture = __get_interrupt_posture();
 800aac2:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("CPSID i" : : : "memory");
 800aac4:	b672      	cpsid	i
    return(int_posture);
 800aac6:	697b      	ldr	r3, [r7, #20]

                            /* Disable interrupts.  */
                            TX_DISABLE
 800aac8:	637b      	str	r3, [r7, #52]	@ 0x34
 800aaca:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800aacc:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800aace:	68fb      	ldr	r3, [r7, #12]
 800aad0:	f383 8810 	msr	PRIMASK, r3
}
 800aad4:	bf00      	nop
    }

    /* Restore interrupts.  */
    TX_RESTORE
#endif
}
 800aad6:	bf00      	nop
 800aad8:	3738      	adds	r7, #56	@ 0x38
 800aada:	46bd      	mov	sp, r7
 800aadc:	bd80      	pop	{r7, pc}
 800aade:	bf00      	nop
 800aae0:	0800a9f5 	.word	0x0800a9f5
 800aae4:	53454d41 	.word	0x53454d41
 800aae8:	200119c4 	.word	0x200119c4

0800aaec <_tx_semaphore_create>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_semaphore_create(TX_SEMAPHORE *semaphore_ptr, CHAR *name_ptr, ULONG initial_count)
{
 800aaec:	b580      	push	{r7, lr}
 800aaee:	b08a      	sub	sp, #40	@ 0x28
 800aaf0:	af00      	add	r7, sp, #0
 800aaf2:	60f8      	str	r0, [r7, #12]
 800aaf4:	60b9      	str	r1, [r7, #8]
 800aaf6:	607a      	str	r2, [r7, #4]
TX_SEMAPHORE    *next_semaphore;
TX_SEMAPHORE    *previous_semaphore;


    /* Initialize semaphore control block to all zeros.  */
    TX_MEMSET(semaphore_ptr, 0, (sizeof(TX_SEMAPHORE)));
 800aaf8:	221c      	movs	r2, #28
 800aafa:	2100      	movs	r1, #0
 800aafc:	68f8      	ldr	r0, [r7, #12]
 800aafe:	f008 fc99 	bl	8013434 <memset>

    /* Setup the basic semaphore fields.  */
    semaphore_ptr -> tx_semaphore_name =             name_ptr;
 800ab02:	68fb      	ldr	r3, [r7, #12]
 800ab04:	68ba      	ldr	r2, [r7, #8]
 800ab06:	605a      	str	r2, [r3, #4]
    semaphore_ptr -> tx_semaphore_count =            initial_count;
 800ab08:	68fb      	ldr	r3, [r7, #12]
 800ab0a:	687a      	ldr	r2, [r7, #4]
 800ab0c:	609a      	str	r2, [r3, #8]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800ab0e:	f3ef 8310 	mrs	r3, PRIMASK
 800ab12:	61bb      	str	r3, [r7, #24]
    return(posture);
 800ab14:	69bb      	ldr	r3, [r7, #24]
    int_posture = __get_interrupt_posture();
 800ab16:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("CPSID i" : : : "memory");
 800ab18:	b672      	cpsid	i
    return(int_posture);
 800ab1a:	697b      	ldr	r3, [r7, #20]

    /* Disable interrupts to place the semaphore on the created list.  */
    TX_DISABLE
 800ab1c:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Setup the semaphore ID to make it valid.  */
    semaphore_ptr -> tx_semaphore_id =  TX_SEMAPHORE_ID;
 800ab1e:	68fb      	ldr	r3, [r7, #12]
 800ab20:	4a18      	ldr	r2, [pc, #96]	@ (800ab84 <_tx_semaphore_create+0x98>)
 800ab22:	601a      	str	r2, [r3, #0]

    /* Place the semaphore on the list of created semaphores.  First,
       check for an empty list.  */
    if (_tx_semaphore_created_count == TX_EMPTY)
 800ab24:	4b18      	ldr	r3, [pc, #96]	@ (800ab88 <_tx_semaphore_create+0x9c>)
 800ab26:	681b      	ldr	r3, [r3, #0]
 800ab28:	2b00      	cmp	r3, #0
 800ab2a:	d109      	bne.n	800ab40 <_tx_semaphore_create+0x54>
    {

        /* The created semaphore list is empty.  Add semaphore to empty list.  */
        _tx_semaphore_created_ptr =                       semaphore_ptr;
 800ab2c:	4a17      	ldr	r2, [pc, #92]	@ (800ab8c <_tx_semaphore_create+0xa0>)
 800ab2e:	68fb      	ldr	r3, [r7, #12]
 800ab30:	6013      	str	r3, [r2, #0]
        semaphore_ptr -> tx_semaphore_created_next =      semaphore_ptr;
 800ab32:	68fb      	ldr	r3, [r7, #12]
 800ab34:	68fa      	ldr	r2, [r7, #12]
 800ab36:	615a      	str	r2, [r3, #20]
        semaphore_ptr -> tx_semaphore_created_previous =  semaphore_ptr;
 800ab38:	68fb      	ldr	r3, [r7, #12]
 800ab3a:	68fa      	ldr	r2, [r7, #12]
 800ab3c:	619a      	str	r2, [r3, #24]
 800ab3e:	e011      	b.n	800ab64 <_tx_semaphore_create+0x78>
    }
    else
    {

        /* This list is not NULL, add to the end of the list.  */
        next_semaphore =      _tx_semaphore_created_ptr;
 800ab40:	4b12      	ldr	r3, [pc, #72]	@ (800ab8c <_tx_semaphore_create+0xa0>)
 800ab42:	681b      	ldr	r3, [r3, #0]
 800ab44:	623b      	str	r3, [r7, #32]
        previous_semaphore =  next_semaphore -> tx_semaphore_created_previous;
 800ab46:	6a3b      	ldr	r3, [r7, #32]
 800ab48:	699b      	ldr	r3, [r3, #24]
 800ab4a:	61fb      	str	r3, [r7, #28]

        /* Place the new semaphore in the list.  */
        next_semaphore -> tx_semaphore_created_previous =  semaphore_ptr;
 800ab4c:	6a3b      	ldr	r3, [r7, #32]
 800ab4e:	68fa      	ldr	r2, [r7, #12]
 800ab50:	619a      	str	r2, [r3, #24]
        previous_semaphore -> tx_semaphore_created_next =  semaphore_ptr;
 800ab52:	69fb      	ldr	r3, [r7, #28]
 800ab54:	68fa      	ldr	r2, [r7, #12]
 800ab56:	615a      	str	r2, [r3, #20]

        /* Setup this semaphore's next and previous created links.  */
        semaphore_ptr -> tx_semaphore_created_previous =  previous_semaphore;
 800ab58:	68fb      	ldr	r3, [r7, #12]
 800ab5a:	69fa      	ldr	r2, [r7, #28]
 800ab5c:	619a      	str	r2, [r3, #24]
        semaphore_ptr -> tx_semaphore_created_next =      next_semaphore;
 800ab5e:	68fb      	ldr	r3, [r7, #12]
 800ab60:	6a3a      	ldr	r2, [r7, #32]
 800ab62:	615a      	str	r2, [r3, #20]
    }

    /* Increment the created count.  */
    _tx_semaphore_created_count++;
 800ab64:	4b08      	ldr	r3, [pc, #32]	@ (800ab88 <_tx_semaphore_create+0x9c>)
 800ab66:	681b      	ldr	r3, [r3, #0]
 800ab68:	3301      	adds	r3, #1
 800ab6a:	4a07      	ldr	r2, [pc, #28]	@ (800ab88 <_tx_semaphore_create+0x9c>)
 800ab6c:	6013      	str	r3, [r2, #0]
 800ab6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ab70:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800ab72:	693b      	ldr	r3, [r7, #16]
 800ab74:	f383 8810 	msr	PRIMASK, r3
}
 800ab78:	bf00      	nop

    /* Restore interrupts.  */
    TX_RESTORE

    /* Return TX_SUCCESS.  */
    return(TX_SUCCESS);
 800ab7a:	2300      	movs	r3, #0
}
 800ab7c:	4618      	mov	r0, r3
 800ab7e:	3728      	adds	r7, #40	@ 0x28
 800ab80:	46bd      	mov	sp, r7
 800ab82:	bd80      	pop	{r7, pc}
 800ab84:	53454d41 	.word	0x53454d41
 800ab88:	200118f8 	.word	0x200118f8
 800ab8c:	200118f4 	.word	0x200118f4

0800ab90 <_tx_semaphore_delete>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_semaphore_delete(TX_SEMAPHORE *semaphore_ptr)
{
 800ab90:	b580      	push	{r7, lr}
 800ab92:	b092      	sub	sp, #72	@ 0x48
 800ab94:	af00      	add	r7, sp, #0
 800ab96:	6078      	str	r0, [r7, #4]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800ab98:	f3ef 8310 	mrs	r3, PRIMASK
 800ab9c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    return(posture);
 800ab9e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    int_posture = __get_interrupt_posture();
 800aba0:	62bb      	str	r3, [r7, #40]	@ 0x28
    __asm__ volatile ("CPSID i" : : : "memory");
 800aba2:	b672      	cpsid	i
    return(int_posture);
 800aba4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
TX_SEMAPHORE    *next_semaphore;
TX_SEMAPHORE    *previous_semaphore;


    /* Disable interrupts to remove the semaphore from the created list.  */
    TX_DISABLE
 800aba6:	63fb      	str	r3, [r7, #60]	@ 0x3c

    /* Log this kernel call.  */
    TX_EL_SEMAPHORE_DELETE_INSERT

    /* Clear the semaphore ID to make it invalid.  */
    semaphore_ptr -> tx_semaphore_id =  TX_CLEAR_ID;
 800aba8:	687b      	ldr	r3, [r7, #4]
 800abaa:	2200      	movs	r2, #0
 800abac:	601a      	str	r2, [r3, #0]

    /* Decrement the number of semaphores.  */
    _tx_semaphore_created_count--;
 800abae:	4b3d      	ldr	r3, [pc, #244]	@ (800aca4 <_tx_semaphore_delete+0x114>)
 800abb0:	681b      	ldr	r3, [r3, #0]
 800abb2:	3b01      	subs	r3, #1
 800abb4:	4a3b      	ldr	r2, [pc, #236]	@ (800aca4 <_tx_semaphore_delete+0x114>)
 800abb6:	6013      	str	r3, [r2, #0]

    /* See if the semaphore is the only one on the list.  */
    if (_tx_semaphore_created_count == TX_EMPTY)
 800abb8:	4b3a      	ldr	r3, [pc, #232]	@ (800aca4 <_tx_semaphore_delete+0x114>)
 800abba:	681b      	ldr	r3, [r3, #0]
 800abbc:	2b00      	cmp	r3, #0
 800abbe:	d103      	bne.n	800abc8 <_tx_semaphore_delete+0x38>
    {

        /* Only created semaphore, just set the created list to NULL.  */
        _tx_semaphore_created_ptr =  TX_NULL;
 800abc0:	4b39      	ldr	r3, [pc, #228]	@ (800aca8 <_tx_semaphore_delete+0x118>)
 800abc2:	2200      	movs	r2, #0
 800abc4:	601a      	str	r2, [r3, #0]
 800abc6:	e013      	b.n	800abf0 <_tx_semaphore_delete+0x60>
    }
    else
    {

        /* Link-up the neighbors.  */
        next_semaphore =                                   semaphore_ptr -> tx_semaphore_created_next;
 800abc8:	687b      	ldr	r3, [r7, #4]
 800abca:	695b      	ldr	r3, [r3, #20]
 800abcc:	63bb      	str	r3, [r7, #56]	@ 0x38
        previous_semaphore =                               semaphore_ptr -> tx_semaphore_created_previous;
 800abce:	687b      	ldr	r3, [r7, #4]
 800abd0:	699b      	ldr	r3, [r3, #24]
 800abd2:	637b      	str	r3, [r7, #52]	@ 0x34
        next_semaphore -> tx_semaphore_created_previous =  previous_semaphore;
 800abd4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800abd6:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800abd8:	619a      	str	r2, [r3, #24]
        previous_semaphore -> tx_semaphore_created_next =  next_semaphore;
 800abda:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800abdc:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800abde:	615a      	str	r2, [r3, #20]

        /* See if we have to update the created list head pointer.  */
        if (_tx_semaphore_created_ptr == semaphore_ptr)
 800abe0:	4b31      	ldr	r3, [pc, #196]	@ (800aca8 <_tx_semaphore_delete+0x118>)
 800abe2:	681b      	ldr	r3, [r3, #0]
 800abe4:	687a      	ldr	r2, [r7, #4]
 800abe6:	429a      	cmp	r2, r3
 800abe8:	d102      	bne.n	800abf0 <_tx_semaphore_delete+0x60>
        {

            /* Yes, move the head pointer to the next link. */
            _tx_semaphore_created_ptr =  next_semaphore;
 800abea:	4a2f      	ldr	r2, [pc, #188]	@ (800aca8 <_tx_semaphore_delete+0x118>)
 800abec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800abee:	6013      	str	r3, [r2, #0]
        }
    }

    /* Temporarily disable preemption.  */
    _tx_thread_preempt_disable++;
 800abf0:	4b2e      	ldr	r3, [pc, #184]	@ (800acac <_tx_semaphore_delete+0x11c>)
 800abf2:	681b      	ldr	r3, [r3, #0]
 800abf4:	3301      	adds	r3, #1
 800abf6:	4a2d      	ldr	r2, [pc, #180]	@ (800acac <_tx_semaphore_delete+0x11c>)
 800abf8:	6013      	str	r3, [r2, #0]

    /* Pickup the suspension information.  */
    thread_ptr =                                     semaphore_ptr -> tx_semaphore_suspension_list;
 800abfa:	687b      	ldr	r3, [r7, #4]
 800abfc:	68db      	ldr	r3, [r3, #12]
 800abfe:	647b      	str	r3, [r7, #68]	@ 0x44
    semaphore_ptr -> tx_semaphore_suspension_list =  TX_NULL;
 800ac00:	687b      	ldr	r3, [r7, #4]
 800ac02:	2200      	movs	r2, #0
 800ac04:	60da      	str	r2, [r3, #12]
    suspended_count =                                semaphore_ptr -> tx_semaphore_suspended_count;
 800ac06:	687b      	ldr	r3, [r7, #4]
 800ac08:	691b      	ldr	r3, [r3, #16]
 800ac0a:	643b      	str	r3, [r7, #64]	@ 0x40
    semaphore_ptr -> tx_semaphore_suspended_count =  TX_NO_SUSPENSIONS;
 800ac0c:	687b      	ldr	r3, [r7, #4]
 800ac0e:	2200      	movs	r2, #0
 800ac10:	611a      	str	r2, [r3, #16]
 800ac12:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ac14:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800ac16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ac18:	f383 8810 	msr	PRIMASK, r3
}
 800ac1c:	bf00      	nop
    /* Restore interrupts.  */
    TX_RESTORE

    /* Walk through the semaphore list to resume any and all threads suspended
       on this semaphore.  */
    while (suspended_count != TX_NO_SUSPENSIONS)
 800ac1e:	e024      	b.n	800ac6a <_tx_semaphore_delete+0xda>
    {

        /* Decrement the suspension count.  */
        suspended_count--;
 800ac20:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ac22:	3b01      	subs	r3, #1
 800ac24:	643b      	str	r3, [r7, #64]	@ 0x40
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800ac26:	f3ef 8310 	mrs	r3, PRIMASK
 800ac2a:	61fb      	str	r3, [r7, #28]
    return(posture);
 800ac2c:	69fb      	ldr	r3, [r7, #28]
    int_posture = __get_interrupt_posture();
 800ac2e:	61bb      	str	r3, [r7, #24]
    __asm__ volatile ("CPSID i" : : : "memory");
 800ac30:	b672      	cpsid	i
    return(int_posture);
 800ac32:	69bb      	ldr	r3, [r7, #24]

        /* Lockout interrupts.  */
        TX_DISABLE
 800ac34:	63fb      	str	r3, [r7, #60]	@ 0x3c

        /* Clear the cleanup pointer, this prevents the timeout from doing
           anything.  */
        thread_ptr -> tx_thread_suspend_cleanup =  TX_NULL;
 800ac36:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ac38:	2200      	movs	r2, #0
 800ac3a:	669a      	str	r2, [r3, #104]	@ 0x68

        /* Set the return status in the thread to TX_DELETED.  */
        thread_ptr -> tx_thread_suspend_status =  TX_DELETED;
 800ac3c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ac3e:	2201      	movs	r2, #1
 800ac40:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

        /* Move the thread pointer ahead.  */
        next_thread =  thread_ptr -> tx_thread_suspended_next;
 800ac44:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ac46:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800ac48:	633b      	str	r3, [r7, #48]	@ 0x30
        /* Restore interrupts.  */
        TX_RESTORE
#else

        /* Temporarily disable preemption again.  */
        _tx_thread_preempt_disable++;
 800ac4a:	4b18      	ldr	r3, [pc, #96]	@ (800acac <_tx_semaphore_delete+0x11c>)
 800ac4c:	681b      	ldr	r3, [r3, #0]
 800ac4e:	3301      	adds	r3, #1
 800ac50:	4a16      	ldr	r2, [pc, #88]	@ (800acac <_tx_semaphore_delete+0x11c>)
 800ac52:	6013      	str	r3, [r2, #0]
 800ac54:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ac56:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800ac58:	6a3b      	ldr	r3, [r7, #32]
 800ac5a:	f383 8810 	msr	PRIMASK, r3
}
 800ac5e:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Resume the thread.  */
        _tx_thread_system_resume(thread_ptr);
 800ac60:	6c78      	ldr	r0, [r7, #68]	@ 0x44
 800ac62:	f000 fd3b 	bl	800b6dc <_tx_thread_system_resume>
#endif

        /* Move to next thread.  */
        thread_ptr =  next_thread;
 800ac66:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ac68:	647b      	str	r3, [r7, #68]	@ 0x44
    while (suspended_count != TX_NO_SUSPENSIONS)
 800ac6a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ac6c:	2b00      	cmp	r3, #0
 800ac6e:	d1d7      	bne.n	800ac20 <_tx_semaphore_delete+0x90>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800ac70:	f3ef 8310 	mrs	r3, PRIMASK
 800ac74:	613b      	str	r3, [r7, #16]
    return(posture);
 800ac76:	693b      	ldr	r3, [r7, #16]
    int_posture = __get_interrupt_posture();
 800ac78:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("CPSID i" : : : "memory");
 800ac7a:	b672      	cpsid	i
    return(int_posture);
 800ac7c:	68fb      	ldr	r3, [r7, #12]

    /* Execute Port-Specific completion processing. If needed, it is typically defined in tx_port.h.  */
    TX_SEMAPHORE_DELETE_PORT_COMPLETION(semaphore_ptr)

    /* Disable interrupts.  */
    TX_DISABLE
 800ac7e:	63fb      	str	r3, [r7, #60]	@ 0x3c

    /* Release previous preempt disable.  */
    _tx_thread_preempt_disable--;
 800ac80:	4b0a      	ldr	r3, [pc, #40]	@ (800acac <_tx_semaphore_delete+0x11c>)
 800ac82:	681b      	ldr	r3, [r3, #0]
 800ac84:	3b01      	subs	r3, #1
 800ac86:	4a09      	ldr	r2, [pc, #36]	@ (800acac <_tx_semaphore_delete+0x11c>)
 800ac88:	6013      	str	r3, [r2, #0]
 800ac8a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ac8c:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800ac8e:	697b      	ldr	r3, [r7, #20]
 800ac90:	f383 8810 	msr	PRIMASK, r3
}
 800ac94:	bf00      	nop

    /* Restore interrupts.  */
    TX_RESTORE

    /* Check for preemption.  */
    _tx_thread_system_preempt_check();
 800ac96:	f000 fce7 	bl	800b668 <_tx_thread_system_preempt_check>

    /* Return TX_SUCCESS.  */
    return(TX_SUCCESS);
 800ac9a:	2300      	movs	r3, #0
}
 800ac9c:	4618      	mov	r0, r3
 800ac9e:	3748      	adds	r7, #72	@ 0x48
 800aca0:	46bd      	mov	sp, r7
 800aca2:	bd80      	pop	{r7, pc}
 800aca4:	200118f8 	.word	0x200118f8
 800aca8:	200118f4 	.word	0x200118f4
 800acac:	200119c4 	.word	0x200119c4

0800acb0 <_tx_semaphore_get>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_semaphore_get(TX_SEMAPHORE *semaphore_ptr, ULONG wait_option)
{
 800acb0:	b580      	push	{r7, lr}
 800acb2:	b08e      	sub	sp, #56	@ 0x38
 800acb4:	af00      	add	r7, sp, #0
 800acb6:	6078      	str	r0, [r7, #4]
 800acb8:	6039      	str	r1, [r7, #0]
TX_THREAD       *previous_thread;
UINT            status;


    /* Default the status to TX_SUCCESS.  */
    status =  TX_SUCCESS;
 800acba:	2300      	movs	r3, #0
 800acbc:	637b      	str	r3, [r7, #52]	@ 0x34
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800acbe:	f3ef 8310 	mrs	r3, PRIMASK
 800acc2:	623b      	str	r3, [r7, #32]
    return(posture);
 800acc4:	6a3b      	ldr	r3, [r7, #32]
    int_posture = __get_interrupt_posture();
 800acc6:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("CPSID i" : : : "memory");
 800acc8:	b672      	cpsid	i
    return(int_posture);
 800acca:	69fb      	ldr	r3, [r7, #28]

    /* Disable interrupts to get an instance from the semaphore.  */
    TX_DISABLE
 800accc:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Log this kernel call.  */
    TX_EL_SEMAPHORE_GET_INSERT

    /* Determine if there is an instance of the semaphore.  */
    if (semaphore_ptr -> tx_semaphore_count != ((ULONG) 0))
 800acce:	687b      	ldr	r3, [r7, #4]
 800acd0:	689b      	ldr	r3, [r3, #8]
 800acd2:	2b00      	cmp	r3, #0
 800acd4:	d00a      	beq.n	800acec <_tx_semaphore_get+0x3c>
    {

        /* Decrement the semaphore count.  */
        semaphore_ptr -> tx_semaphore_count--;
 800acd6:	687b      	ldr	r3, [r7, #4]
 800acd8:	689b      	ldr	r3, [r3, #8]
 800acda:	1e5a      	subs	r2, r3, #1
 800acdc:	687b      	ldr	r3, [r7, #4]
 800acde:	609a      	str	r2, [r3, #8]
 800ace0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ace2:	61bb      	str	r3, [r7, #24]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800ace4:	69bb      	ldr	r3, [r7, #24]
 800ace6:	f383 8810 	msr	PRIMASK, r3
}
 800acea:	e068      	b.n	800adbe <_tx_semaphore_get+0x10e>
        /* Restore interrupts.  */
        TX_RESTORE
    }

    /* Determine if the request specifies suspension.  */
    else if (wait_option != TX_NO_WAIT)
 800acec:	683b      	ldr	r3, [r7, #0]
 800acee:	2b00      	cmp	r3, #0
 800acf0:	d05d      	beq.n	800adae <_tx_semaphore_get+0xfe>
    {

        /* Determine if the preempt disable flag is non-zero.  */
        if (_tx_thread_preempt_disable != ((UINT) 0))
 800acf2:	4b35      	ldr	r3, [pc, #212]	@ (800adc8 <_tx_semaphore_get+0x118>)
 800acf4:	681b      	ldr	r3, [r3, #0]
 800acf6:	2b00      	cmp	r3, #0
 800acf8:	d008      	beq.n	800ad0c <_tx_semaphore_get+0x5c>
 800acfa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800acfc:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800acfe:	697b      	ldr	r3, [r7, #20]
 800ad00:	f383 8810 	msr	PRIMASK, r3
}
 800ad04:	bf00      	nop

            /* Restore interrupts.  */
            TX_RESTORE

            /* Suspension is not allowed if the preempt disable flag is non-zero at this point - return error completion.  */
            status =  TX_NO_INSTANCE;
 800ad06:	230d      	movs	r3, #13
 800ad08:	637b      	str	r3, [r7, #52]	@ 0x34
 800ad0a:	e058      	b.n	800adbe <_tx_semaphore_get+0x10e>
            /* Increment the number of suspensions on this semaphore.  */
            semaphore_ptr -> tx_semaphore_performance_suspension_count++;
#endif

            /* Pickup thread pointer.  */
            TX_THREAD_GET_CURRENT(thread_ptr)
 800ad0c:	4b2f      	ldr	r3, [pc, #188]	@ (800adcc <_tx_semaphore_get+0x11c>)
 800ad0e:	681b      	ldr	r3, [r3, #0]
 800ad10:	62fb      	str	r3, [r7, #44]	@ 0x2c

            /* Setup cleanup routine pointer.  */
            thread_ptr -> tx_thread_suspend_cleanup =  &(_tx_semaphore_cleanup);
 800ad12:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ad14:	4a2e      	ldr	r2, [pc, #184]	@ (800add0 <_tx_semaphore_get+0x120>)
 800ad16:	669a      	str	r2, [r3, #104]	@ 0x68

            /* Setup cleanup information, i.e. this semaphore control
               block.  */
            thread_ptr -> tx_thread_suspend_control_block =  (VOID *) semaphore_ptr;
 800ad18:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ad1a:	687a      	ldr	r2, [r7, #4]
 800ad1c:	66da      	str	r2, [r3, #108]	@ 0x6c

#ifndef TX_NOT_INTERRUPTABLE

            /* Increment the suspension sequence number, which is used to identify
               this suspension event.  */
            thread_ptr -> tx_thread_suspension_sequence++;
 800ad1e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ad20:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800ad24:	1c5a      	adds	r2, r3, #1
 800ad26:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ad28:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
#endif

            /* Setup suspension list.  */
            if (semaphore_ptr -> tx_semaphore_suspended_count == TX_NO_SUSPENSIONS)
 800ad2c:	687b      	ldr	r3, [r7, #4]
 800ad2e:	691b      	ldr	r3, [r3, #16]
 800ad30:	2b00      	cmp	r3, #0
 800ad32:	d109      	bne.n	800ad48 <_tx_semaphore_get+0x98>
            {

                /* No other threads are suspended.  Setup the head pointer and
                   just setup this threads pointers to itself.  */
                semaphore_ptr -> tx_semaphore_suspension_list =         thread_ptr;
 800ad34:	687b      	ldr	r3, [r7, #4]
 800ad36:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800ad38:	60da      	str	r2, [r3, #12]
                thread_ptr -> tx_thread_suspended_next =                thread_ptr;
 800ad3a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ad3c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800ad3e:	671a      	str	r2, [r3, #112]	@ 0x70
                thread_ptr -> tx_thread_suspended_previous =            thread_ptr;
 800ad40:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ad42:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800ad44:	675a      	str	r2, [r3, #116]	@ 0x74
 800ad46:	e011      	b.n	800ad6c <_tx_semaphore_get+0xbc>
            }
            else
            {

                /* This list is not NULL, add current thread to the end. */
                next_thread =                                   semaphore_ptr -> tx_semaphore_suspension_list;
 800ad48:	687b      	ldr	r3, [r7, #4]
 800ad4a:	68db      	ldr	r3, [r3, #12]
 800ad4c:	62bb      	str	r3, [r7, #40]	@ 0x28
                thread_ptr -> tx_thread_suspended_next =        next_thread;
 800ad4e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ad50:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800ad52:	671a      	str	r2, [r3, #112]	@ 0x70
                previous_thread =                               next_thread -> tx_thread_suspended_previous;
 800ad54:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ad56:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800ad58:	627b      	str	r3, [r7, #36]	@ 0x24
                thread_ptr -> tx_thread_suspended_previous =    previous_thread;
 800ad5a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ad5c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ad5e:	675a      	str	r2, [r3, #116]	@ 0x74
                previous_thread -> tx_thread_suspended_next =   thread_ptr;
 800ad60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ad62:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800ad64:	671a      	str	r2, [r3, #112]	@ 0x70
                next_thread -> tx_thread_suspended_previous =   thread_ptr;
 800ad66:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ad68:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800ad6a:	675a      	str	r2, [r3, #116]	@ 0x74
            }

            /* Increment the number of suspensions.  */
            semaphore_ptr -> tx_semaphore_suspended_count++;
 800ad6c:	687b      	ldr	r3, [r7, #4]
 800ad6e:	691b      	ldr	r3, [r3, #16]
 800ad70:	1c5a      	adds	r2, r3, #1
 800ad72:	687b      	ldr	r3, [r7, #4]
 800ad74:	611a      	str	r2, [r3, #16]

            /* Set the state to suspended.  */
            thread_ptr -> tx_thread_state =    TX_SEMAPHORE_SUSP;
 800ad76:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ad78:	2206      	movs	r2, #6
 800ad7a:	631a      	str	r2, [r3, #48]	@ 0x30
            /* Restore interrupts.  */
            TX_RESTORE
#else

            /* Set the suspending flag.  */
            thread_ptr -> tx_thread_suspending =  TX_TRUE;
 800ad7c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ad7e:	2201      	movs	r2, #1
 800ad80:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Setup the timeout period.  */
            thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks =  wait_option;
 800ad82:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ad84:	683a      	ldr	r2, [r7, #0]
 800ad86:	64da      	str	r2, [r3, #76]	@ 0x4c

            /* Temporarily disable preemption.  */
            _tx_thread_preempt_disable++;
 800ad88:	4b0f      	ldr	r3, [pc, #60]	@ (800adc8 <_tx_semaphore_get+0x118>)
 800ad8a:	681b      	ldr	r3, [r3, #0]
 800ad8c:	3301      	adds	r3, #1
 800ad8e:	4a0e      	ldr	r2, [pc, #56]	@ (800adc8 <_tx_semaphore_get+0x118>)
 800ad90:	6013      	str	r3, [r2, #0]
 800ad92:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ad94:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800ad96:	693b      	ldr	r3, [r7, #16]
 800ad98:	f383 8810 	msr	PRIMASK, r3
}
 800ad9c:	bf00      	nop

            /* Restore interrupts.  */
            TX_RESTORE

            /* Call actual thread suspension routine.  */
            _tx_thread_system_suspend(thread_ptr);
 800ad9e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800ada0:	f000 fd9c 	bl	800b8dc <_tx_thread_system_suspend>
#endif

            /* Return the completion status.  */
            status =  thread_ptr -> tx_thread_suspend_status;
 800ada4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ada6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800adaa:	637b      	str	r3, [r7, #52]	@ 0x34
 800adac:	e007      	b.n	800adbe <_tx_semaphore_get+0x10e>
 800adae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800adb0:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800adb2:	68fb      	ldr	r3, [r7, #12]
 800adb4:	f383 8810 	msr	PRIMASK, r3
}
 800adb8:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Immediate return, return error completion.  */
        status =  TX_NO_INSTANCE;
 800adba:	230d      	movs	r3, #13
 800adbc:	637b      	str	r3, [r7, #52]	@ 0x34
    }

    /* Return completion status.  */
    return(status);
 800adbe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 800adc0:	4618      	mov	r0, r3
 800adc2:	3738      	adds	r7, #56	@ 0x38
 800adc4:	46bd      	mov	sp, r7
 800adc6:	bd80      	pop	{r7, pc}
 800adc8:	200119c4 	.word	0x200119c4
 800adcc:	2001192c 	.word	0x2001192c
 800add0:	0800a9f5 	.word	0x0800a9f5

0800add4 <_tx_semaphore_put>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_semaphore_put(TX_SEMAPHORE *semaphore_ptr)
{
 800add4:	b580      	push	{r7, lr}
 800add6:	b08c      	sub	sp, #48	@ 0x30
 800add8:	af00      	add	r7, sp, #0
 800adda:	6078      	str	r0, [r7, #4]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800addc:	f3ef 8310 	mrs	r3, PRIMASK
 800ade0:	61bb      	str	r3, [r7, #24]
    return(posture);
 800ade2:	69bb      	ldr	r3, [r7, #24]
    int_posture = __get_interrupt_posture();
 800ade4:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("CPSID i" : : : "memory");
 800ade6:	b672      	cpsid	i
    return(int_posture);
 800ade8:	697b      	ldr	r3, [r7, #20]
TX_THREAD       *next_thread;
TX_THREAD       *previous_thread;


    /* Disable interrupts to put an instance back to the semaphore.  */
    TX_DISABLE
 800adea:	62fb      	str	r3, [r7, #44]	@ 0x2c

    /* Log this kernel call.  */
    TX_EL_SEMAPHORE_PUT_INSERT

    /* Pickup the number of suspended threads.  */
    suspended_count =  semaphore_ptr -> tx_semaphore_suspended_count;
 800adec:	687b      	ldr	r3, [r7, #4]
 800adee:	691b      	ldr	r3, [r3, #16]
 800adf0:	62bb      	str	r3, [r7, #40]	@ 0x28

    /* Determine if there are any threads suspended on the semaphore.  */
    if (suspended_count == TX_NO_SUSPENSIONS)
 800adf2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800adf4:	2b00      	cmp	r3, #0
 800adf6:	d10a      	bne.n	800ae0e <_tx_semaphore_put+0x3a>
    {

        /* Increment the semaphore count.  */
        semaphore_ptr -> tx_semaphore_count++;
 800adf8:	687b      	ldr	r3, [r7, #4]
 800adfa:	689b      	ldr	r3, [r3, #8]
 800adfc:	1c5a      	adds	r2, r3, #1
 800adfe:	687b      	ldr	r3, [r7, #4]
 800ae00:	609a      	str	r2, [r3, #8]
 800ae02:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ae04:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800ae06:	693b      	ldr	r3, [r7, #16]
 800ae08:	f383 8810 	msr	PRIMASK, r3
}
 800ae0c:	e033      	b.n	800ae76 <_tx_semaphore_put+0xa2>
    {

        /* A thread is suspended on this semaphore.  */

        /* Pickup the pointer to the first suspended thread.  */
        thread_ptr =  semaphore_ptr -> tx_semaphore_suspension_list;
 800ae0e:	687b      	ldr	r3, [r7, #4]
 800ae10:	68db      	ldr	r3, [r3, #12]
 800ae12:	627b      	str	r3, [r7, #36]	@ 0x24

        /* Remove the suspended thread from the list.  */

        /* See if this is the only suspended thread on the list.  */
        suspended_count--;
 800ae14:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ae16:	3b01      	subs	r3, #1
 800ae18:	62bb      	str	r3, [r7, #40]	@ 0x28
        if (suspended_count == TX_NO_SUSPENSIONS)
 800ae1a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ae1c:	2b00      	cmp	r3, #0
 800ae1e:	d103      	bne.n	800ae28 <_tx_semaphore_put+0x54>
        {

            /* Yes, the only suspended thread.  */

            /* Update the head pointer.  */
            semaphore_ptr -> tx_semaphore_suspension_list =  TX_NULL;
 800ae20:	687b      	ldr	r3, [r7, #4]
 800ae22:	2200      	movs	r2, #0
 800ae24:	60da      	str	r2, [r3, #12]
 800ae26:	e00e      	b.n	800ae46 <_tx_semaphore_put+0x72>
        {

            /* At least one more thread is on the same expiration list.  */

            /* Update the list head pointer.  */
            next_thread =                                     thread_ptr -> tx_thread_suspended_next;
 800ae28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ae2a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800ae2c:	623b      	str	r3, [r7, #32]
            semaphore_ptr -> tx_semaphore_suspension_list =   next_thread;
 800ae2e:	687b      	ldr	r3, [r7, #4]
 800ae30:	6a3a      	ldr	r2, [r7, #32]
 800ae32:	60da      	str	r2, [r3, #12]

            /* Update the links of the adjacent threads.  */
            previous_thread =                               thread_ptr -> tx_thread_suspended_previous;
 800ae34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ae36:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800ae38:	61fb      	str	r3, [r7, #28]
            next_thread -> tx_thread_suspended_previous =   previous_thread;
 800ae3a:	6a3b      	ldr	r3, [r7, #32]
 800ae3c:	69fa      	ldr	r2, [r7, #28]
 800ae3e:	675a      	str	r2, [r3, #116]	@ 0x74
            previous_thread -> tx_thread_suspended_next =   next_thread;
 800ae40:	69fb      	ldr	r3, [r7, #28]
 800ae42:	6a3a      	ldr	r2, [r7, #32]
 800ae44:	671a      	str	r2, [r3, #112]	@ 0x70
        }

        /* Decrement the suspension count.  */
        semaphore_ptr -> tx_semaphore_suspended_count =  suspended_count;
 800ae46:	687b      	ldr	r3, [r7, #4]
 800ae48:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800ae4a:	611a      	str	r2, [r3, #16]

        /* Prepare for resumption of the first thread.  */

        /* Clear cleanup routine to avoid timeout.  */
        thread_ptr -> tx_thread_suspend_cleanup =  TX_NULL;
 800ae4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ae4e:	2200      	movs	r2, #0
 800ae50:	669a      	str	r2, [r3, #104]	@ 0x68
        /* Pickup the application notify function.  */
        semaphore_put_notify =  semaphore_ptr -> tx_semaphore_put_notify;
#endif

        /* Put return status into the thread control block.  */
        thread_ptr -> tx_thread_suspend_status =  TX_SUCCESS;
 800ae52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ae54:	2200      	movs	r2, #0
 800ae56:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
        /* Restore interrupts.  */
        TX_RESTORE
#else

        /* Temporarily disable preemption.  */
        _tx_thread_preempt_disable++;
 800ae5a:	4b09      	ldr	r3, [pc, #36]	@ (800ae80 <_tx_semaphore_put+0xac>)
 800ae5c:	681b      	ldr	r3, [r3, #0]
 800ae5e:	3301      	adds	r3, #1
 800ae60:	4a07      	ldr	r2, [pc, #28]	@ (800ae80 <_tx_semaphore_put+0xac>)
 800ae62:	6013      	str	r3, [r2, #0]
 800ae64:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ae66:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800ae68:	68fb      	ldr	r3, [r7, #12]
 800ae6a:	f383 8810 	msr	PRIMASK, r3
}
 800ae6e:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Resume thread.  */
        _tx_thread_system_resume(thread_ptr);
 800ae70:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800ae72:	f000 fc33 	bl	800b6dc <_tx_thread_system_resume>
        }
#endif
    }

    /* Return successful completion.  */
    return(TX_SUCCESS);
 800ae76:	2300      	movs	r3, #0
}
 800ae78:	4618      	mov	r0, r3
 800ae7a:	3730      	adds	r7, #48	@ 0x30
 800ae7c:	46bd      	mov	sp, r7
 800ae7e:	bd80      	pop	{r7, pc}
 800ae80:	200119c4 	.word	0x200119c4

0800ae84 <_tx_thread_create>:
/*                                                                        */
/**************************************************************************/
UINT  _tx_thread_create(TX_THREAD *thread_ptr, CHAR *name_ptr, VOID (*entry_function)(ULONG id), ULONG entry_input,
                            VOID *stack_start, ULONG stack_size, UINT priority, UINT preempt_threshold,
                            ULONG time_slice, UINT auto_start)
{
 800ae84:	b580      	push	{r7, lr}
 800ae86:	b092      	sub	sp, #72	@ 0x48
 800ae88:	af00      	add	r7, sp, #0
 800ae8a:	60f8      	str	r0, [r7, #12]
 800ae8c:	60b9      	str	r1, [r7, #8]
 800ae8e:	607a      	str	r2, [r7, #4]
 800ae90:	603b      	str	r3, [r7, #0]
TX_INTERRUPT_SAVE_AREA

TX_THREAD               *next_thread;
TX_THREAD               *previous_thread;
TX_THREAD               *saved_thread_ptr;
UINT                    saved_threshold =  ((UINT) 0);
 800ae92:	2300      	movs	r3, #0
 800ae94:	643b      	str	r3, [r7, #64]	@ 0x40
#ifndef TX_DISABLE_STACK_FILLING

    /* Set the thread stack to a pattern prior to creating the initial
       stack frame.  This pattern is used by the stack checking routines
       to see how much has been used.  */
    TX_MEMSET(stack_start, ((UCHAR) TX_STACK_FILL), stack_size);
 800ae96:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800ae98:	21ef      	movs	r1, #239	@ 0xef
 800ae9a:	6d38      	ldr	r0, [r7, #80]	@ 0x50
 800ae9c:	f008 faca 	bl	8013434 <memset>

    /* Prepare the thread control block prior to placing it on the created
       list.  */

    /* Initialize thread control block to all zeros.  */
    TX_MEMSET(thread_ptr, 0, (sizeof(TX_THREAD)));
 800aea0:	22b0      	movs	r2, #176	@ 0xb0
 800aea2:	2100      	movs	r1, #0
 800aea4:	68f8      	ldr	r0, [r7, #12]
 800aea6:	f008 fac5 	bl	8013434 <memset>

    /* Place the supplied parameters into the thread's control block.  */
    thread_ptr -> tx_thread_name =              name_ptr;
 800aeaa:	68fb      	ldr	r3, [r7, #12]
 800aeac:	68ba      	ldr	r2, [r7, #8]
 800aeae:	629a      	str	r2, [r3, #40]	@ 0x28
    thread_ptr -> tx_thread_entry =             entry_function;
 800aeb0:	68fb      	ldr	r3, [r7, #12]
 800aeb2:	687a      	ldr	r2, [r7, #4]
 800aeb4:	645a      	str	r2, [r3, #68]	@ 0x44
    thread_ptr -> tx_thread_entry_parameter =   entry_input;
 800aeb6:	68fb      	ldr	r3, [r7, #12]
 800aeb8:	683a      	ldr	r2, [r7, #0]
 800aeba:	649a      	str	r2, [r3, #72]	@ 0x48
    thread_ptr -> tx_thread_stack_start =       stack_start;
 800aebc:	68fb      	ldr	r3, [r7, #12]
 800aebe:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800aec0:	60da      	str	r2, [r3, #12]
    thread_ptr -> tx_thread_stack_size =        stack_size;
 800aec2:	68fb      	ldr	r3, [r7, #12]
 800aec4:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800aec6:	615a      	str	r2, [r3, #20]
    thread_ptr -> tx_thread_priority =          priority;
 800aec8:	68fb      	ldr	r3, [r7, #12]
 800aeca:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800aecc:	62da      	str	r2, [r3, #44]	@ 0x2c
    thread_ptr -> tx_thread_user_priority =     priority;
 800aece:	68fb      	ldr	r3, [r7, #12]
 800aed0:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800aed2:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
    thread_ptr -> tx_thread_time_slice =        time_slice;
 800aed6:	68fb      	ldr	r3, [r7, #12]
 800aed8:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800aeda:	619a      	str	r2, [r3, #24]
    thread_ptr -> tx_thread_new_time_slice =    time_slice;
 800aedc:	68fb      	ldr	r3, [r7, #12]
 800aede:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800aee0:	61da      	str	r2, [r3, #28]
    thread_ptr -> tx_thread_inherit_priority =  ((UINT) TX_MAX_PRIORITIES);
 800aee2:	68fb      	ldr	r3, [r7, #12]
 800aee4:	2220      	movs	r2, #32
 800aee6:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    /* Calculate the end of the thread's stack area.  */
    temp_ptr =  TX_VOID_TO_UCHAR_POINTER_CONVERT(stack_start);
 800aeea:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800aeec:	63fb      	str	r3, [r7, #60]	@ 0x3c
    temp_ptr =  (TX_UCHAR_POINTER_ADD(temp_ptr, (stack_size - ((ULONG) 1))));
 800aeee:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800aef0:	3b01      	subs	r3, #1
 800aef2:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800aef4:	4413      	add	r3, r2
 800aef6:	63fb      	str	r3, [r7, #60]	@ 0x3c
    thread_ptr -> tx_thread_stack_end =         TX_UCHAR_TO_VOID_POINTER_CONVERT(temp_ptr);
 800aef8:	68fb      	ldr	r3, [r7, #12]
 800aefa:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800aefc:	611a      	str	r2, [r3, #16]
    thread_ptr -> tx_thread_preempt_threshold =       preempt_threshold;
    thread_ptr -> tx_thread_user_preempt_threshold =  preempt_threshold;
#else

    /* Preemption-threshold is disabled, determine if preemption-threshold was required.  */
    if (priority != preempt_threshold)
 800aefe:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800af00:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800af02:	429a      	cmp	r2, r3
 800af04:	d007      	beq.n	800af16 <_tx_thread_create+0x92>
    {

        /* Preemption-threshold specified. Since specific preemption-threshold is not supported,
           disable all preemption.  */
        thread_ptr -> tx_thread_preempt_threshold =       ((UINT) 0);
 800af06:	68fb      	ldr	r3, [r7, #12]
 800af08:	2200      	movs	r2, #0
 800af0a:	63da      	str	r2, [r3, #60]	@ 0x3c
        thread_ptr -> tx_thread_user_preempt_threshold =  ((UINT) 0);
 800af0c:	68fb      	ldr	r3, [r7, #12]
 800af0e:	2200      	movs	r2, #0
 800af10:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
 800af14:	e006      	b.n	800af24 <_tx_thread_create+0xa0>
    }
    else
    {

        /* Preemption-threshold is not specified, just setup with the priority.  */
        thread_ptr -> tx_thread_preempt_threshold =       priority;
 800af16:	68fb      	ldr	r3, [r7, #12]
 800af18:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800af1a:	63da      	str	r2, [r3, #60]	@ 0x3c
        thread_ptr -> tx_thread_user_preempt_threshold =  priority;
 800af1c:	68fb      	ldr	r3, [r7, #12]
 800af1e:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800af20:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
    }
#endif

    /* Now fill in the values that are required for thread initialization.  */
    thread_ptr -> tx_thread_state =  TX_SUSPENDED;
 800af24:	68fb      	ldr	r3, [r7, #12]
 800af26:	2203      	movs	r2, #3
 800af28:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Setup the necessary fields in the thread timer block.  */
    TX_THREAD_CREATE_TIMEOUT_SETUP(thread_ptr)
 800af2a:	68fb      	ldr	r3, [r7, #12]
 800af2c:	4a48      	ldr	r2, [pc, #288]	@ (800b050 <_tx_thread_create+0x1cc>)
 800af2e:	655a      	str	r2, [r3, #84]	@ 0x54
 800af30:	68fa      	ldr	r2, [r7, #12]
 800af32:	68fb      	ldr	r3, [r7, #12]
 800af34:	659a      	str	r2, [r3, #88]	@ 0x58
    TX_THREAD_CREATE_INTERNAL_EXTENSION(thread_ptr)

    /* Call the target specific stack frame building routine to build the
       thread's initial stack and to setup the actual stack pointer in the
       control block.  */
    _tx_thread_stack_build(thread_ptr, _tx_thread_shell_entry);
 800af36:	4947      	ldr	r1, [pc, #284]	@ (800b054 <_tx_thread_create+0x1d0>)
 800af38:	68f8      	ldr	r0, [r7, #12]
 800af3a:	f7f5 fa11 	bl	8000360 <_tx_thread_stack_build>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800af3e:	f3ef 8310 	mrs	r3, PRIMASK
 800af42:	62fb      	str	r3, [r7, #44]	@ 0x2c
    return(posture);
 800af44:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    int_posture = __get_interrupt_posture();
 800af46:	62bb      	str	r3, [r7, #40]	@ 0x28
    __asm__ volatile ("CPSID i" : : : "memory");
 800af48:	b672      	cpsid	i
    return(int_posture);
 800af4a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    /* Setup the highest usage stack pointer.  */
    thread_ptr -> tx_thread_stack_highest_ptr =  thread_ptr -> tx_thread_stack_ptr;
#endif

    /* Prepare to make this thread a member of the created thread list.  */
    TX_DISABLE
 800af4c:	63bb      	str	r3, [r7, #56]	@ 0x38

    /* Load the thread ID field in the thread control block.  */
    thread_ptr -> tx_thread_id =  TX_THREAD_ID;
 800af4e:	68fb      	ldr	r3, [r7, #12]
 800af50:	4a41      	ldr	r2, [pc, #260]	@ (800b058 <_tx_thread_create+0x1d4>)
 800af52:	601a      	str	r2, [r3, #0]

    /* Place the thread on the list of created threads.  First,
       check for an empty list.  */
    if (_tx_thread_created_count == TX_EMPTY)
 800af54:	4b41      	ldr	r3, [pc, #260]	@ (800b05c <_tx_thread_create+0x1d8>)
 800af56:	681b      	ldr	r3, [r3, #0]
 800af58:	2b00      	cmp	r3, #0
 800af5a:	d10b      	bne.n	800af74 <_tx_thread_create+0xf0>
    {

        /* The created thread list is empty.  Add thread to empty list.  */
        _tx_thread_created_ptr =                    thread_ptr;
 800af5c:	4a40      	ldr	r2, [pc, #256]	@ (800b060 <_tx_thread_create+0x1dc>)
 800af5e:	68fb      	ldr	r3, [r7, #12]
 800af60:	6013      	str	r3, [r2, #0]
        thread_ptr -> tx_thread_created_next =      thread_ptr;
 800af62:	68fb      	ldr	r3, [r7, #12]
 800af64:	68fa      	ldr	r2, [r7, #12]
 800af66:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
        thread_ptr -> tx_thread_created_previous =  thread_ptr;
 800af6a:	68fb      	ldr	r3, [r7, #12]
 800af6c:	68fa      	ldr	r2, [r7, #12]
 800af6e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
 800af72:	e016      	b.n	800afa2 <_tx_thread_create+0x11e>
    }
    else
    {

        /* This list is not NULL, add to the end of the list.  */
        next_thread =  _tx_thread_created_ptr;
 800af74:	4b3a      	ldr	r3, [pc, #232]	@ (800b060 <_tx_thread_create+0x1dc>)
 800af76:	681b      	ldr	r3, [r3, #0]
 800af78:	637b      	str	r3, [r7, #52]	@ 0x34
        previous_thread =  next_thread -> tx_thread_created_previous;
 800af7a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800af7c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800af80:	633b      	str	r3, [r7, #48]	@ 0x30

        /* Place the new thread in the list.  */
        next_thread -> tx_thread_created_previous =  thread_ptr;
 800af82:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800af84:	68fa      	ldr	r2, [r7, #12]
 800af86:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        previous_thread -> tx_thread_created_next =  thread_ptr;
 800af8a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800af8c:	68fa      	ldr	r2, [r7, #12]
 800af8e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        /* Setup this thread's created links.  */
        thread_ptr -> tx_thread_created_previous =  previous_thread;
 800af92:	68fb      	ldr	r3, [r7, #12]
 800af94:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800af96:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        thread_ptr -> tx_thread_created_next =      next_thread;
 800af9a:	68fb      	ldr	r3, [r7, #12]
 800af9c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800af9e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
    }

    /* Increment the thread created count.  */
    _tx_thread_created_count++;
 800afa2:	4b2e      	ldr	r3, [pc, #184]	@ (800b05c <_tx_thread_create+0x1d8>)
 800afa4:	681b      	ldr	r3, [r3, #0]
 800afa6:	3301      	adds	r3, #1
 800afa8:	4a2c      	ldr	r2, [pc, #176]	@ (800b05c <_tx_thread_create+0x1d8>)
 800afaa:	6013      	str	r3, [r2, #0]
    TX_EL_THREAD_CREATE_INSERT

#ifndef TX_NOT_INTERRUPTABLE

    /* Temporarily disable preemption.  */
    _tx_thread_preempt_disable++;
 800afac:	4b2d      	ldr	r3, [pc, #180]	@ (800b064 <_tx_thread_create+0x1e0>)
 800afae:	681b      	ldr	r3, [r3, #0]
 800afb0:	3301      	adds	r3, #1
 800afb2:	4a2c      	ldr	r2, [pc, #176]	@ (800b064 <_tx_thread_create+0x1e0>)
 800afb4:	6013      	str	r3, [r2, #0]
#endif

    /* Determine if an automatic start was requested.  If so, call the resume
       thread function and then check for a preemption condition.  */
    if (auto_start == TX_AUTO_START)
 800afb6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800afb8:	2b01      	cmp	r3, #1
 800afba:	d129      	bne.n	800b010 <_tx_thread_create+0x18c>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800afbc:	f3ef 8305 	mrs	r3, IPSR
 800afc0:	627b      	str	r3, [r7, #36]	@ 0x24
    return(ipsr_value);
 800afc2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
    {

        /* Determine if the create call is being called from initialization.  */
        if (TX_THREAD_GET_SYSTEM_STATE() >= TX_INITIALIZE_IN_PROGRESS)
 800afc4:	4b28      	ldr	r3, [pc, #160]	@ (800b068 <_tx_thread_create+0x1e4>)
 800afc6:	681b      	ldr	r3, [r3, #0]
 800afc8:	4313      	orrs	r3, r2
 800afca:	f1b3 3ff0 	cmp.w	r3, #4042322160	@ 0xf0f0f0f0
 800afce:	d30d      	bcc.n	800afec <_tx_thread_create+0x168>

            /* Pickup the current thread execute pointer, which corresponds to the
               highest priority thread ready to execute.  Interrupt lockout is
               not required, since interrupts are assumed to be disabled during
               initialization.  */
            saved_thread_ptr =  _tx_thread_execute_ptr;
 800afd0:	4b26      	ldr	r3, [pc, #152]	@ (800b06c <_tx_thread_create+0x1e8>)
 800afd2:	681b      	ldr	r3, [r3, #0]
 800afd4:	647b      	str	r3, [r7, #68]	@ 0x44

            /* Determine if there is thread ready for execution.  */
            if (saved_thread_ptr != TX_NULL)
 800afd6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800afd8:	2b00      	cmp	r3, #0
 800afda:	d009      	beq.n	800aff0 <_tx_thread_create+0x16c>
            {

                /* Yes, a thread is ready for execution when initialization completes.  */

                /* Save the current preemption-threshold.  */
                saved_threshold =  saved_thread_ptr -> tx_thread_preempt_threshold;
 800afdc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800afde:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800afe0:	643b      	str	r3, [r7, #64]	@ 0x40

                /* For initialization, temporarily set the preemption-threshold to the
                   priority level to make sure the highest-priority thread runs once
                   initialization is complete.  */
                saved_thread_ptr -> tx_thread_preempt_threshold =  saved_thread_ptr -> tx_thread_priority;
 800afe2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800afe4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800afe6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800afe8:	63da      	str	r2, [r3, #60]	@ 0x3c
 800afea:	e001      	b.n	800aff0 <_tx_thread_create+0x16c>
        }
        else
        {

            /* Simply set the saved thread pointer to NULL.  */
            saved_thread_ptr =  TX_NULL;
 800afec:	2300      	movs	r3, #0
 800afee:	647b      	str	r3, [r7, #68]	@ 0x44
 800aff0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800aff2:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800aff4:	6a3b      	ldr	r3, [r7, #32]
 800aff6:	f383 8810 	msr	PRIMASK, r3
}
 800affa:	bf00      	nop

        /* Perform any additional activities for tool or user purpose.  */
        TX_THREAD_CREATE_EXTENSION(thread_ptr)

        /* Call the resume thread function to make this thread ready.  */
        _tx_thread_system_resume(thread_ptr);
 800affc:	68f8      	ldr	r0, [r7, #12]
 800affe:	f000 fb6d 	bl	800b6dc <_tx_thread_system_resume>
#endif

        /* Determine if the thread's preemption-threshold needs to be restored.  */
        if (saved_thread_ptr != TX_NULL)
 800b002:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b004:	2b00      	cmp	r3, #0
 800b006:	d01e      	beq.n	800b046 <_tx_thread_create+0x1c2>
        {

            /* Yes, restore the previous highest-priority thread's preemption-threshold. This
               can only happen if this routine is called from initialization.  */
            saved_thread_ptr -> tx_thread_preempt_threshold =  saved_threshold;
 800b008:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b00a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800b00c:	63da      	str	r2, [r3, #60]	@ 0x3c
 800b00e:	e01a      	b.n	800b046 <_tx_thread_create+0x1c2>
 800b010:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b012:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800b014:	693b      	ldr	r3, [r7, #16]
 800b016:	f383 8810 	msr	PRIMASK, r3
}
 800b01a:	bf00      	nop
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800b01c:	f3ef 8310 	mrs	r3, PRIMASK
 800b020:	61bb      	str	r3, [r7, #24]
    return(posture);
 800b022:	69bb      	ldr	r3, [r7, #24]
    int_posture = __get_interrupt_posture();
 800b024:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("CPSID i" : : : "memory");
 800b026:	b672      	cpsid	i
    return(int_posture);
 800b028:	697b      	ldr	r3, [r7, #20]

        /* Perform any additional activities for tool or user purpose.  */
        TX_THREAD_CREATE_EXTENSION(thread_ptr)

        /* Disable interrupts.  */
        TX_DISABLE
 800b02a:	63bb      	str	r3, [r7, #56]	@ 0x38

        /* Re-enable preemption.  */
        _tx_thread_preempt_disable--;
 800b02c:	4b0d      	ldr	r3, [pc, #52]	@ (800b064 <_tx_thread_create+0x1e0>)
 800b02e:	681b      	ldr	r3, [r3, #0]
 800b030:	3b01      	subs	r3, #1
 800b032:	4a0c      	ldr	r2, [pc, #48]	@ (800b064 <_tx_thread_create+0x1e0>)
 800b034:	6013      	str	r3, [r2, #0]
 800b036:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b038:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800b03a:	69fb      	ldr	r3, [r7, #28]
 800b03c:	f383 8810 	msr	PRIMASK, r3
}
 800b040:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Check for preemption.  */
        _tx_thread_system_preempt_check();
 800b042:	f000 fb11 	bl	800b668 <_tx_thread_system_preempt_check>
#endif
    }

    /* Always return a success.  */
    return(TX_SUCCESS);
 800b046:	2300      	movs	r3, #0
}
 800b048:	4618      	mov	r0, r3
 800b04a:	3748      	adds	r7, #72	@ 0x48
 800b04c:	46bd      	mov	sp, r7
 800b04e:	bd80      	pop	{r7, pc}
 800b050:	0800beb1 	.word	0x0800beb1
 800b054:	0800b4d1 	.word	0x0800b4d1
 800b058:	54485244 	.word	0x54485244
 800b05c:	20011938 	.word	0x20011938
 800b060:	20011934 	.word	0x20011934
 800b064:	200119c4 	.word	0x200119c4
 800b068:	2000000c 	.word	0x2000000c
 800b06c:	20011930 	.word	0x20011930

0800b070 <_tx_thread_delete>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_thread_delete(TX_THREAD *thread_ptr)
{
 800b070:	b480      	push	{r7}
 800b072:	b08b      	sub	sp, #44	@ 0x2c
 800b074:	af00      	add	r7, sp, #0
 800b076:	6078      	str	r0, [r7, #4]
TX_THREAD       *previous_thread;
UINT            status;


    /* Default status to success.  */
    status =  TX_SUCCESS;
 800b078:	2300      	movs	r3, #0
 800b07a:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800b07c:	f3ef 8310 	mrs	r3, PRIMASK
 800b080:	617b      	str	r3, [r7, #20]
    return(posture);
 800b082:	697b      	ldr	r3, [r7, #20]
    int_posture = __get_interrupt_posture();
 800b084:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("CPSID i" : : : "memory");
 800b086:	b672      	cpsid	i
    return(int_posture);
 800b088:	693b      	ldr	r3, [r7, #16]

    /* Lockout interrupts while the thread is being deleted.  */
    TX_DISABLE
 800b08a:	623b      	str	r3, [r7, #32]

    /* Check for proper status of this thread to delete.  */
    if (thread_ptr -> tx_thread_state != TX_COMPLETED)
 800b08c:	687b      	ldr	r3, [r7, #4]
 800b08e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b090:	2b01      	cmp	r3, #1
 800b092:	d00b      	beq.n	800b0ac <_tx_thread_delete+0x3c>
    {

        /* Now check for terminated state.  */
        if (thread_ptr -> tx_thread_state != TX_TERMINATED)
 800b094:	687b      	ldr	r3, [r7, #4]
 800b096:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b098:	2b02      	cmp	r3, #2
 800b09a:	d007      	beq.n	800b0ac <_tx_thread_delete+0x3c>
 800b09c:	6a3b      	ldr	r3, [r7, #32]
 800b09e:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800b0a0:	68fb      	ldr	r3, [r7, #12]
 800b0a2:	f383 8810 	msr	PRIMASK, r3
}
 800b0a6:	bf00      	nop

            /* Restore interrupts.  */
            TX_RESTORE

            /* Thread not completed or terminated - return an error!  */
            status =  TX_DELETE_ERROR;
 800b0a8:	2311      	movs	r3, #17
 800b0aa:	627b      	str	r3, [r7, #36]	@ 0x24
        }
    }

    /* Determine if the delete operation is okay.  */
    if (status == TX_SUCCESS)
 800b0ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b0ae:	2b00      	cmp	r3, #0
 800b0b0:	d12d      	bne.n	800b10e <_tx_thread_delete+0x9e>

        /* Unregister thread in the thread array structure.  */
        TX_EL_THREAD_UNREGISTER(thread_ptr)

        /* Clear the thread ID to make it invalid.  */
        thread_ptr -> tx_thread_id =  TX_CLEAR_ID;
 800b0b2:	687b      	ldr	r3, [r7, #4]
 800b0b4:	2200      	movs	r2, #0
 800b0b6:	601a      	str	r2, [r3, #0]

        /* Decrement the number of created threads.  */
        _tx_thread_created_count--;
 800b0b8:	4b18      	ldr	r3, [pc, #96]	@ (800b11c <_tx_thread_delete+0xac>)
 800b0ba:	681b      	ldr	r3, [r3, #0]
 800b0bc:	3b01      	subs	r3, #1
 800b0be:	4a17      	ldr	r2, [pc, #92]	@ (800b11c <_tx_thread_delete+0xac>)
 800b0c0:	6013      	str	r3, [r2, #0]

        /* See if the thread is the only one on the list.  */
        if (_tx_thread_created_count == TX_EMPTY)
 800b0c2:	4b16      	ldr	r3, [pc, #88]	@ (800b11c <_tx_thread_delete+0xac>)
 800b0c4:	681b      	ldr	r3, [r3, #0]
 800b0c6:	2b00      	cmp	r3, #0
 800b0c8:	d103      	bne.n	800b0d2 <_tx_thread_delete+0x62>
        {

            /* Only created thread, just set the created list to NULL.  */
            _tx_thread_created_ptr =  TX_NULL;
 800b0ca:	4b15      	ldr	r3, [pc, #84]	@ (800b120 <_tx_thread_delete+0xb0>)
 800b0cc:	2200      	movs	r2, #0
 800b0ce:	601a      	str	r2, [r3, #0]
 800b0d0:	e017      	b.n	800b102 <_tx_thread_delete+0x92>
        }
        else
        {

            /* Otherwise, not the only created thread, link-up the neighbors.  */
            next_thread =                                thread_ptr -> tx_thread_created_next;
 800b0d2:	687b      	ldr	r3, [r7, #4]
 800b0d4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b0d8:	61fb      	str	r3, [r7, #28]
            previous_thread =                            thread_ptr -> tx_thread_created_previous;
 800b0da:	687b      	ldr	r3, [r7, #4]
 800b0dc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800b0e0:	61bb      	str	r3, [r7, #24]
            next_thread -> tx_thread_created_previous =  previous_thread;
 800b0e2:	69fb      	ldr	r3, [r7, #28]
 800b0e4:	69ba      	ldr	r2, [r7, #24]
 800b0e6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
            previous_thread -> tx_thread_created_next =  next_thread;
 800b0ea:	69bb      	ldr	r3, [r7, #24]
 800b0ec:	69fa      	ldr	r2, [r7, #28]
 800b0ee:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

            /* See if we have to update the created list head pointer.  */
            if (_tx_thread_created_ptr == thread_ptr)
 800b0f2:	4b0b      	ldr	r3, [pc, #44]	@ (800b120 <_tx_thread_delete+0xb0>)
 800b0f4:	681b      	ldr	r3, [r3, #0]
 800b0f6:	687a      	ldr	r2, [r7, #4]
 800b0f8:	429a      	cmp	r2, r3
 800b0fa:	d102      	bne.n	800b102 <_tx_thread_delete+0x92>
            {

                /* Yes, move the head pointer to the next link. */
                _tx_thread_created_ptr =  next_thread;
 800b0fc:	4a08      	ldr	r2, [pc, #32]	@ (800b120 <_tx_thread_delete+0xb0>)
 800b0fe:	69fb      	ldr	r3, [r7, #28]
 800b100:	6013      	str	r3, [r2, #0]
 800b102:	6a3b      	ldr	r3, [r7, #32]
 800b104:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800b106:	68bb      	ldr	r3, [r7, #8]
 800b108:	f383 8810 	msr	PRIMASK, r3
}
 800b10c:	bf00      	nop
        /* Restore interrupts.  */
        TX_RESTORE
    }

    /* Return completion status.  */
    return(status);
 800b10e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800b110:	4618      	mov	r0, r3
 800b112:	372c      	adds	r7, #44	@ 0x2c
 800b114:	46bd      	mov	sp, r7
 800b116:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b11a:	4770      	bx	lr
 800b11c:	20011938 	.word	0x20011938
 800b120:	20011934 	.word	0x20011934

0800b124 <_tx_thread_identify>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
TX_THREAD  *_tx_thread_identify(VOID)
{
 800b124:	b480      	push	{r7}
 800b126:	b087      	sub	sp, #28
 800b128:	af00      	add	r7, sp, #0
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800b12a:	f3ef 8310 	mrs	r3, PRIMASK
 800b12e:	60bb      	str	r3, [r7, #8]
    return(posture);
 800b130:	68bb      	ldr	r3, [r7, #8]
    int_posture = __get_interrupt_posture();
 800b132:	607b      	str	r3, [r7, #4]
    __asm__ volatile ("CPSID i" : : : "memory");
 800b134:	b672      	cpsid	i
    return(int_posture);
 800b136:	687b      	ldr	r3, [r7, #4]

TX_INTERRUPT_SAVE_AREA


    /* Disable interrupts to put the timer on the created list.  */
    TX_DISABLE
 800b138:	617b      	str	r3, [r7, #20]

   /* Log this kernel call.  */
    TX_EL_THREAD_IDENTIFY_INSERT

    /* Pickup thread pointer.  */
    TX_THREAD_GET_CURRENT(thread_ptr)
 800b13a:	4b08      	ldr	r3, [pc, #32]	@ (800b15c <_tx_thread_identify+0x38>)
 800b13c:	681b      	ldr	r3, [r3, #0]
 800b13e:	613b      	str	r3, [r7, #16]
 800b140:	697b      	ldr	r3, [r7, #20]
 800b142:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800b144:	68fb      	ldr	r3, [r7, #12]
 800b146:	f383 8810 	msr	PRIMASK, r3
}
 800b14a:	bf00      	nop

    /* Restore interrupts.  */
    TX_RESTORE

    /* Return the current thread pointer.  */
    return(thread_ptr);
 800b14c:	693b      	ldr	r3, [r7, #16]
}
 800b14e:	4618      	mov	r0, r3
 800b150:	371c      	adds	r7, #28
 800b152:	46bd      	mov	sp, r7
 800b154:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b158:	4770      	bx	lr
 800b15a:	bf00      	nop
 800b15c:	2001192c 	.word	0x2001192c

0800b160 <_tx_thread_info_get>:
/*                                                                        */
/**************************************************************************/
UINT  _tx_thread_info_get(TX_THREAD *thread_ptr, CHAR **name, UINT *state, ULONG *run_count,
                UINT *priority, UINT *preemption_threshold, ULONG *time_slice,
                TX_THREAD **next_thread, TX_THREAD **next_suspended_thread)
{
 800b160:	b480      	push	{r7}
 800b162:	b089      	sub	sp, #36	@ 0x24
 800b164:	af00      	add	r7, sp, #0
 800b166:	60f8      	str	r0, [r7, #12]
 800b168:	60b9      	str	r1, [r7, #8]
 800b16a:	607a      	str	r2, [r7, #4]
 800b16c:	603b      	str	r3, [r7, #0]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800b16e:	f3ef 8310 	mrs	r3, PRIMASK
 800b172:	61bb      	str	r3, [r7, #24]
    return(posture);
 800b174:	69bb      	ldr	r3, [r7, #24]
    int_posture = __get_interrupt_posture();
 800b176:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("CPSID i" : : : "memory");
 800b178:	b672      	cpsid	i
    return(int_posture);
 800b17a:	697b      	ldr	r3, [r7, #20]

TX_INTERRUPT_SAVE_AREA


    /* Disable interrupts.  */
    TX_DISABLE
 800b17c:	61fb      	str	r3, [r7, #28]

    /* Retrieve all the pertinent information and return it in the supplied
       destinations.  */

    /* Retrieve the name of the thread.  */
    if (name != TX_NULL)
 800b17e:	68bb      	ldr	r3, [r7, #8]
 800b180:	2b00      	cmp	r3, #0
 800b182:	d003      	beq.n	800b18c <_tx_thread_info_get+0x2c>
    {

        *name =  thread_ptr -> tx_thread_name;
 800b184:	68fb      	ldr	r3, [r7, #12]
 800b186:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800b188:	68bb      	ldr	r3, [r7, #8]
 800b18a:	601a      	str	r2, [r3, #0]
    }

    /* Pickup the thread's current state.  */
    if (state != TX_NULL)
 800b18c:	687b      	ldr	r3, [r7, #4]
 800b18e:	2b00      	cmp	r3, #0
 800b190:	d003      	beq.n	800b19a <_tx_thread_info_get+0x3a>
    {

        *state =  thread_ptr -> tx_thread_state;
 800b192:	68fb      	ldr	r3, [r7, #12]
 800b194:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800b196:	687b      	ldr	r3, [r7, #4]
 800b198:	601a      	str	r2, [r3, #0]
    }

    /* Pickup the number of times the thread has been scheduled.  */
    if (run_count != TX_NULL)
 800b19a:	683b      	ldr	r3, [r7, #0]
 800b19c:	2b00      	cmp	r3, #0
 800b19e:	d003      	beq.n	800b1a8 <_tx_thread_info_get+0x48>
    {

        *run_count =  thread_ptr -> tx_thread_run_count;
 800b1a0:	68fb      	ldr	r3, [r7, #12]
 800b1a2:	685a      	ldr	r2, [r3, #4]
 800b1a4:	683b      	ldr	r3, [r7, #0]
 800b1a6:	601a      	str	r2, [r3, #0]
    }

    /* Pickup the thread's priority.  */
    if (priority != TX_NULL)
 800b1a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b1aa:	2b00      	cmp	r3, #0
 800b1ac:	d004      	beq.n	800b1b8 <_tx_thread_info_get+0x58>
    {

        *priority =  thread_ptr -> tx_thread_user_priority;
 800b1ae:	68fb      	ldr	r3, [r7, #12]
 800b1b0:	f8d3 2094 	ldr.w	r2, [r3, #148]	@ 0x94
 800b1b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b1b6:	601a      	str	r2, [r3, #0]
    }

    /* Pickup the thread's preemption-threshold.  */
    if (preemption_threshold != TX_NULL)
 800b1b8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b1ba:	2b00      	cmp	r3, #0
 800b1bc:	d004      	beq.n	800b1c8 <_tx_thread_info_get+0x68>
    {

        *preemption_threshold =  thread_ptr -> tx_thread_user_preempt_threshold;
 800b1be:	68fb      	ldr	r3, [r7, #12]
 800b1c0:	f8d3 2098 	ldr.w	r2, [r3, #152]	@ 0x98
 800b1c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b1c6:	601a      	str	r2, [r3, #0]
    }

    /* Pickup the thread's current time-slice.  */
    if (time_slice != TX_NULL)
 800b1c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b1ca:	2b00      	cmp	r3, #0
 800b1cc:	d003      	beq.n	800b1d6 <_tx_thread_info_get+0x76>
    {

        *time_slice =  thread_ptr -> tx_thread_time_slice;
 800b1ce:	68fb      	ldr	r3, [r7, #12]
 800b1d0:	699a      	ldr	r2, [r3, #24]
 800b1d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b1d4:	601a      	str	r2, [r3, #0]
    }

    /* Pickup the next created thread.  */
    if (next_thread != TX_NULL)
 800b1d6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b1d8:	2b00      	cmp	r3, #0
 800b1da:	d004      	beq.n	800b1e6 <_tx_thread_info_get+0x86>
    {

        *next_thread =  thread_ptr -> tx_thread_created_next;
 800b1dc:	68fb      	ldr	r3, [r7, #12]
 800b1de:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 800b1e2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b1e4:	601a      	str	r2, [r3, #0]
    }

    /* Pickup the next thread suspended.  */
    if (next_suspended_thread != TX_NULL)
 800b1e6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b1e8:	2b00      	cmp	r3, #0
 800b1ea:	d003      	beq.n	800b1f4 <_tx_thread_info_get+0x94>
    {

        *next_suspended_thread =  thread_ptr -> tx_thread_suspended_next;
 800b1ec:	68fb      	ldr	r3, [r7, #12]
 800b1ee:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 800b1f0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b1f2:	601a      	str	r2, [r3, #0]
 800b1f4:	69fb      	ldr	r3, [r7, #28]
 800b1f6:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800b1f8:	693b      	ldr	r3, [r7, #16]
 800b1fa:	f383 8810 	msr	PRIMASK, r3
}
 800b1fe:	bf00      	nop

    /* Restore interrupts.  */
    TX_RESTORE

    /* Return completion status.  */
    return(TX_SUCCESS);
 800b200:	2300      	movs	r3, #0
}
 800b202:	4618      	mov	r0, r3
 800b204:	3724      	adds	r7, #36	@ 0x24
 800b206:	46bd      	mov	sp, r7
 800b208:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b20c:	4770      	bx	lr
	...

0800b210 <_tx_thread_initialize>:
/*                                            stack check error handling, */
/*                                            resulting in version 6.1.9  */   
/*                                                                        */
/**************************************************************************/
VOID  _tx_thread_initialize(VOID)
{
 800b210:	b580      	push	{r7, lr}
 800b212:	af00      	add	r7, sp, #0
       respectively.  */

#ifndef TX_DISABLE_REDUNDANT_CLEARING

    /* Set current thread pointer to NULL.  */
    TX_THREAD_SET_CURRENT(TX_NULL)
 800b214:	4b12      	ldr	r3, [pc, #72]	@ (800b260 <_tx_thread_initialize+0x50>)
 800b216:	2200      	movs	r2, #0
 800b218:	601a      	str	r2, [r3, #0]

    /* Initialize the execute thread pointer to NULL.  */
    _tx_thread_execute_ptr =  TX_NULL;
 800b21a:	4b12      	ldr	r3, [pc, #72]	@ (800b264 <_tx_thread_initialize+0x54>)
 800b21c:	2200      	movs	r2, #0
 800b21e:	601a      	str	r2, [r3, #0]

    /* Initialize the priority information.  */
    TX_MEMSET(&_tx_thread_priority_maps[0], 0, (sizeof(_tx_thread_priority_maps)));
 800b220:	4b11      	ldr	r3, [pc, #68]	@ (800b268 <_tx_thread_initialize+0x58>)
 800b222:	2200      	movs	r2, #0
 800b224:	601a      	str	r2, [r3, #0]
#endif
#endif

    /* Setup the highest priority variable to the max, indicating no thread is currently
       ready.  */
    _tx_thread_highest_priority =  ((UINT) TX_MAX_PRIORITIES);
 800b226:	4b11      	ldr	r3, [pc, #68]	@ (800b26c <_tx_thread_initialize+0x5c>)
 800b228:	2220      	movs	r2, #32
 800b22a:	601a      	str	r2, [r3, #0]


#ifndef TX_DISABLE_REDUNDANT_CLEARING

    /* Initialize the array of priority head pointers.  */
    TX_MEMSET(&_tx_thread_priority_list[0], 0, (sizeof(_tx_thread_priority_list)));
 800b22c:	2280      	movs	r2, #128	@ 0x80
 800b22e:	2100      	movs	r1, #0
 800b230:	480f      	ldr	r0, [pc, #60]	@ (800b270 <_tx_thread_initialize+0x60>)
 800b232:	f008 f8ff 	bl	8013434 <memset>

    /* Initialize the head pointer of the created threads list and the
       number of threads created.  */
    _tx_thread_created_ptr =        TX_NULL;
 800b236:	4b0f      	ldr	r3, [pc, #60]	@ (800b274 <_tx_thread_initialize+0x64>)
 800b238:	2200      	movs	r2, #0
 800b23a:	601a      	str	r2, [r3, #0]
    _tx_thread_created_count =      TX_EMPTY;
 800b23c:	4b0e      	ldr	r3, [pc, #56]	@ (800b278 <_tx_thread_initialize+0x68>)
 800b23e:	2200      	movs	r2, #0
 800b240:	601a      	str	r2, [r3, #0]

    /* Clear the global preempt disable variable.  */
    _tx_thread_preempt_disable =    ((UINT) 0);
 800b242:	4b0e      	ldr	r3, [pc, #56]	@ (800b27c <_tx_thread_initialize+0x6c>)
 800b244:	2200      	movs	r2, #0
 800b246:	601a      	str	r2, [r3, #0]

    /* Initialize the thread mutex release function pointer.  */
    _tx_thread_mutex_release =      TX_NULL;
 800b248:	4b0d      	ldr	r3, [pc, #52]	@ (800b280 <_tx_thread_initialize+0x70>)
 800b24a:	2200      	movs	r2, #0
 800b24c:	601a      	str	r2, [r3, #0]
#endif
#ifdef TX_DISABLE_REDUNDANT_CLEARING
                            | (((ULONG) 1) << 18)
#endif
#ifdef TX_DISABLE_NOTIFY_CALLBACKS
                            | (((ULONG) 1) << 17)
 800b24e:	4b0d      	ldr	r3, [pc, #52]	@ (800b284 <_tx_thread_initialize+0x74>)
 800b250:	681b      	ldr	r3, [r3, #0]
 800b252:	f043 7385 	orr.w	r3, r3, #17432576	@ 0x10a0000
    _tx_build_options =  _tx_build_options 
 800b256:	4a0b      	ldr	r2, [pc, #44]	@ (800b284 <_tx_thread_initialize+0x74>)
 800b258:	6013      	str	r3, [r2, #0]
#endif
#if TX_PORT_SPECIFIC_BUILD_OPTIONS != 0
                            | TX_PORT_SPECIFIC_BUILD_OPTIONS
#endif
                            ;
}
 800b25a:	bf00      	nop
 800b25c:	bd80      	pop	{r7, pc}
 800b25e:	bf00      	nop
 800b260:	2001192c 	.word	0x2001192c
 800b264:	20011930 	.word	0x20011930
 800b268:	2001193c 	.word	0x2001193c
 800b26c:	20011940 	.word	0x20011940
 800b270:	20011944 	.word	0x20011944
 800b274:	20011934 	.word	0x20011934
 800b278:	20011938 	.word	0x20011938
 800b27c:	200119c4 	.word	0x200119c4
 800b280:	200119c8 	.word	0x200119c8
 800b284:	200119cc 	.word	0x200119cc

0800b288 <_tx_thread_priority_change>:
/*                                            _tx_thread_system_suspend,  */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_thread_priority_change(TX_THREAD *thread_ptr, UINT new_priority, UINT *old_priority)
{
 800b288:	b580      	push	{r7, lr}
 800b28a:	b090      	sub	sp, #64	@ 0x40
 800b28c:	af00      	add	r7, sp, #0
 800b28e:	60f8      	str	r0, [r7, #12]
 800b290:	60b9      	str	r1, [r7, #8]
 800b292:	607a      	str	r2, [r7, #4]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800b294:	f3ef 8310 	mrs	r3, PRIMASK
 800b298:	62fb      	str	r3, [r7, #44]	@ 0x2c
    return(posture);
 800b29a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    int_posture = __get_interrupt_posture();
 800b29c:	62bb      	str	r3, [r7, #40]	@ 0x28
    __asm__ volatile ("CPSID i" : : : "memory");
 800b29e:	b672      	cpsid	i
    return(int_posture);
 800b2a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
TX_THREAD       *next_execute_ptr;
UINT            original_priority;


    /* Lockout interrupts while the thread is being suspended.  */
    TX_DISABLE
 800b2a2:	63fb      	str	r3, [r7, #60]	@ 0x3c

    /* Save the previous priority.  */
    *old_priority =  thread_ptr -> tx_thread_user_priority;
 800b2a4:	68fb      	ldr	r3, [r7, #12]
 800b2a6:	f8d3 2094 	ldr.w	r2, [r3, #148]	@ 0x94
 800b2aa:	687b      	ldr	r3, [r7, #4]
 800b2ac:	601a      	str	r2, [r3, #0]

    /* Log this kernel call.  */
    TX_EL_THREAD_PRIORITY_CHANGE_INSERT

    /* Determine if this thread is currently ready.  */
    if (thread_ptr -> tx_thread_state != TX_READY)
 800b2ae:	68fb      	ldr	r3, [r7, #12]
 800b2b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b2b2:	2b00      	cmp	r3, #0
 800b2b4:	d024      	beq.n	800b300 <_tx_thread_priority_change+0x78>
    {

        /* Setup the user priority and threshold in the thread's control
           block.  */
        thread_ptr -> tx_thread_user_priority =               new_priority;
 800b2b6:	68fb      	ldr	r3, [r7, #12]
 800b2b8:	68ba      	ldr	r2, [r7, #8]
 800b2ba:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
        thread_ptr -> tx_thread_user_preempt_threshold =      new_priority;
 800b2be:	68fb      	ldr	r3, [r7, #12]
 800b2c0:	68ba      	ldr	r2, [r7, #8]
 800b2c2:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98

        /* Determine if the actual thread priority should be setup, which is the
           case if the new priority is higher than the priority inheritance.  */
        if (new_priority < thread_ptr -> tx_thread_inherit_priority)
 800b2c6:	68fb      	ldr	r3, [r7, #12]
 800b2c8:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800b2cc:	68ba      	ldr	r2, [r7, #8]
 800b2ce:	429a      	cmp	r2, r3
 800b2d0:	d206      	bcs.n	800b2e0 <_tx_thread_priority_change+0x58>
        {

            /* Change thread priority to the new user's priority.  */
            thread_ptr -> tx_thread_priority =           new_priority;
 800b2d2:	68fb      	ldr	r3, [r7, #12]
 800b2d4:	68ba      	ldr	r2, [r7, #8]
 800b2d6:	62da      	str	r2, [r3, #44]	@ 0x2c
            thread_ptr -> tx_thread_preempt_threshold =  new_priority;
 800b2d8:	68fb      	ldr	r3, [r7, #12]
 800b2da:	68ba      	ldr	r2, [r7, #8]
 800b2dc:	63da      	str	r2, [r3, #60]	@ 0x3c
 800b2de:	e009      	b.n	800b2f4 <_tx_thread_priority_change+0x6c>
        }
        else
        {

            /* Change thread priority to the priority inheritance.  */
            thread_ptr -> tx_thread_priority =           thread_ptr -> tx_thread_inherit_priority;
 800b2e0:	68fb      	ldr	r3, [r7, #12]
 800b2e2:	f8d3 209c 	ldr.w	r2, [r3, #156]	@ 0x9c
 800b2e6:	68fb      	ldr	r3, [r7, #12]
 800b2e8:	62da      	str	r2, [r3, #44]	@ 0x2c
            thread_ptr -> tx_thread_preempt_threshold =  thread_ptr -> tx_thread_inherit_priority;
 800b2ea:	68fb      	ldr	r3, [r7, #12]
 800b2ec:	f8d3 209c 	ldr.w	r2, [r3, #156]	@ 0x9c
 800b2f0:	68fb      	ldr	r3, [r7, #12]
 800b2f2:	63da      	str	r2, [r3, #60]	@ 0x3c
 800b2f4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b2f6:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800b2f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b2fa:	f383 8810 	msr	PRIMASK, r3
}
 800b2fe:	e075      	b.n	800b3ec <_tx_thread_priority_change+0x164>
    }
    else
    {

        /* Set the state to priority change.  */
        thread_ptr -> tx_thread_state =    TX_PRIORITY_CHANGE;
 800b300:	68fb      	ldr	r3, [r7, #12]
 800b302:	220e      	movs	r2, #14
 800b304:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Pickup the next thread to execute.  */
        execute_ptr =  _tx_thread_execute_ptr;
 800b306:	4b3c      	ldr	r3, [pc, #240]	@ (800b3f8 <_tx_thread_priority_change+0x170>)
 800b308:	681b      	ldr	r3, [r3, #0]
 800b30a:	63bb      	str	r3, [r7, #56]	@ 0x38

        /* Save the original priority.  */
        original_priority =  thread_ptr -> tx_thread_priority;
 800b30c:	68fb      	ldr	r3, [r7, #12]
 800b30e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b310:	637b      	str	r3, [r7, #52]	@ 0x34

#else

        /* Increment the preempt disable flag by 2 to prevent system suspend from
           returning to the system.  */
        _tx_thread_preempt_disable =  _tx_thread_preempt_disable + ((UINT) 3);
 800b312:	4b3a      	ldr	r3, [pc, #232]	@ (800b3fc <_tx_thread_priority_change+0x174>)
 800b314:	681b      	ldr	r3, [r3, #0]
 800b316:	3303      	adds	r3, #3
 800b318:	4a38      	ldr	r2, [pc, #224]	@ (800b3fc <_tx_thread_priority_change+0x174>)
 800b31a:	6013      	str	r3, [r2, #0]

        /* Set the suspending flag. */
        thread_ptr -> tx_thread_suspending =  TX_TRUE;
 800b31c:	68fb      	ldr	r3, [r7, #12]
 800b31e:	2201      	movs	r2, #1
 800b320:	639a      	str	r2, [r3, #56]	@ 0x38

        /* Setup the timeout period.  */
        thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks =  ((ULONG) 0);
 800b322:	68fb      	ldr	r3, [r7, #12]
 800b324:	2200      	movs	r2, #0
 800b326:	64da      	str	r2, [r3, #76]	@ 0x4c
 800b328:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b32a:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800b32c:	6a3b      	ldr	r3, [r7, #32]
 800b32e:	f383 8810 	msr	PRIMASK, r3
}
 800b332:	bf00      	nop
        /* Restore interrupts.  */
        TX_RESTORE

        /* The thread is ready and must first be removed from the list.  Call the
           system suspend function to accomplish this.  */
        _tx_thread_system_suspend(thread_ptr);
 800b334:	68f8      	ldr	r0, [r7, #12]
 800b336:	f000 fad1 	bl	800b8dc <_tx_thread_system_suspend>

        /* At this point, the preempt disable flag is still set, so we still have
           protection against all preemption.  */

        /* Setup the new priority for this thread.  */
        thread_ptr -> tx_thread_user_priority =           new_priority;
 800b33a:	68fb      	ldr	r3, [r7, #12]
 800b33c:	68ba      	ldr	r2, [r7, #8]
 800b33e:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
        thread_ptr -> tx_thread_user_preempt_threshold =  new_priority;
 800b342:	68fb      	ldr	r3, [r7, #12]
 800b344:	68ba      	ldr	r2, [r7, #8]
 800b346:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98

        /* Determine if the actual thread priority should be setup, which is the
           case if the new priority is higher than the priority inheritance.  */
        if (new_priority < thread_ptr -> tx_thread_inherit_priority)
 800b34a:	68fb      	ldr	r3, [r7, #12]
 800b34c:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800b350:	68ba      	ldr	r2, [r7, #8]
 800b352:	429a      	cmp	r2, r3
 800b354:	d206      	bcs.n	800b364 <_tx_thread_priority_change+0xdc>
        {

            /* Change thread priority to the new user's priority.  */
            thread_ptr -> tx_thread_priority =           new_priority;
 800b356:	68fb      	ldr	r3, [r7, #12]
 800b358:	68ba      	ldr	r2, [r7, #8]
 800b35a:	62da      	str	r2, [r3, #44]	@ 0x2c
            thread_ptr -> tx_thread_preempt_threshold =  new_priority;
 800b35c:	68fb      	ldr	r3, [r7, #12]
 800b35e:	68ba      	ldr	r2, [r7, #8]
 800b360:	63da      	str	r2, [r3, #60]	@ 0x3c
 800b362:	e009      	b.n	800b378 <_tx_thread_priority_change+0xf0>
        }
        else
        {

            /* Change thread priority to the priority inheritance.  */
            thread_ptr -> tx_thread_priority =           thread_ptr -> tx_thread_inherit_priority;
 800b364:	68fb      	ldr	r3, [r7, #12]
 800b366:	f8d3 209c 	ldr.w	r2, [r3, #156]	@ 0x9c
 800b36a:	68fb      	ldr	r3, [r7, #12]
 800b36c:	62da      	str	r2, [r3, #44]	@ 0x2c
            thread_ptr -> tx_thread_preempt_threshold =  thread_ptr -> tx_thread_inherit_priority;
 800b36e:	68fb      	ldr	r3, [r7, #12]
 800b370:	f8d3 209c 	ldr.w	r2, [r3, #156]	@ 0x9c
 800b374:	68fb      	ldr	r3, [r7, #12]
 800b376:	63da      	str	r2, [r3, #60]	@ 0x3c
        }

        /* Resume the thread with the new priority.  */
        _tx_thread_system_resume(thread_ptr);
 800b378:	68f8      	ldr	r0, [r7, #12]
 800b37a:	f000 f9af 	bl	800b6dc <_tx_thread_system_resume>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800b37e:	f3ef 8310 	mrs	r3, PRIMASK
 800b382:	61fb      	str	r3, [r7, #28]
    return(posture);
 800b384:	69fb      	ldr	r3, [r7, #28]
    int_posture = __get_interrupt_posture();
 800b386:	61bb      	str	r3, [r7, #24]
    __asm__ volatile ("CPSID i" : : : "memory");
 800b388:	b672      	cpsid	i
    return(int_posture);
 800b38a:	69bb      	ldr	r3, [r7, #24]

        /* Disable interrupts.  */
        TX_DISABLE
 800b38c:	63fb      	str	r3, [r7, #60]	@ 0x3c
#endif

        /* Decrement the preempt disable flag.  */
        _tx_thread_preempt_disable--;
 800b38e:	4b1b      	ldr	r3, [pc, #108]	@ (800b3fc <_tx_thread_priority_change+0x174>)
 800b390:	681b      	ldr	r3, [r3, #0]
 800b392:	3b01      	subs	r3, #1
 800b394:	4a19      	ldr	r2, [pc, #100]	@ (800b3fc <_tx_thread_priority_change+0x174>)
 800b396:	6013      	str	r3, [r2, #0]

        /* Pickup the next thread to execute.  */
        next_execute_ptr =  _tx_thread_execute_ptr;
 800b398:	4b17      	ldr	r3, [pc, #92]	@ (800b3f8 <_tx_thread_priority_change+0x170>)
 800b39a:	681b      	ldr	r3, [r3, #0]
 800b39c:	633b      	str	r3, [r7, #48]	@ 0x30

        /* Determine if this thread is not the next thread to execute.  */
        if (thread_ptr != next_execute_ptr)
 800b39e:	68fa      	ldr	r2, [r7, #12]
 800b3a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b3a2:	429a      	cmp	r2, r3
 800b3a4:	d01a      	beq.n	800b3dc <_tx_thread_priority_change+0x154>
        {

            /* Make sure the thread is still ready.  */
            if (thread_ptr -> tx_thread_state == TX_READY)
 800b3a6:	68fb      	ldr	r3, [r7, #12]
 800b3a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b3aa:	2b00      	cmp	r3, #0
 800b3ac:	d116      	bne.n	800b3dc <_tx_thread_priority_change+0x154>
            {

                /* Now check and see if this thread has an equal or higher priority.  */
                if (thread_ptr -> tx_thread_priority <= next_execute_ptr -> tx_thread_priority)
 800b3ae:	68fb      	ldr	r3, [r7, #12]
 800b3b0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b3b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b3b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b3b6:	429a      	cmp	r2, r3
 800b3b8:	d810      	bhi.n	800b3dc <_tx_thread_priority_change+0x154>
                {

                    /* Now determine if this thread was the previously executing thread.  */
                    if (thread_ptr == execute_ptr)
 800b3ba:	68fa      	ldr	r2, [r7, #12]
 800b3bc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b3be:	429a      	cmp	r2, r3
 800b3c0:	d10c      	bne.n	800b3dc <_tx_thread_priority_change+0x154>

                        /* Yes, this thread was previously executing before we temporarily suspended and resumed
                           it in order to change the priority. A lower or same priority thread cannot be the next thread
                           to execute in this case since this thread really didn't suspend.  Simply reset the execute
                           pointer to this thread.  */
                        _tx_thread_execute_ptr =  thread_ptr;
 800b3c2:	4a0d      	ldr	r2, [pc, #52]	@ (800b3f8 <_tx_thread_priority_change+0x170>)
 800b3c4:	68fb      	ldr	r3, [r7, #12]
 800b3c6:	6013      	str	r3, [r2, #0]

                        /* Determine if we moved to a lower priority. If so, move the thread to the front of its priority list.  */
                        if (original_priority < new_priority)
 800b3c8:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800b3ca:	68bb      	ldr	r3, [r7, #8]
 800b3cc:	429a      	cmp	r2, r3
 800b3ce:	d205      	bcs.n	800b3dc <_tx_thread_priority_change+0x154>
                        {

                            /* Ensure that this thread is placed at the front of the priority list.  */
                            _tx_thread_priority_list[thread_ptr -> tx_thread_priority] =  thread_ptr;
 800b3d0:	68fb      	ldr	r3, [r7, #12]
 800b3d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b3d4:	490a      	ldr	r1, [pc, #40]	@ (800b400 <_tx_thread_priority_change+0x178>)
 800b3d6:	68fa      	ldr	r2, [r7, #12]
 800b3d8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 800b3dc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b3de:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800b3e0:	697b      	ldr	r3, [r7, #20]
 800b3e2:	f383 8810 	msr	PRIMASK, r3
}
 800b3e6:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Check for preemption.  */
        _tx_thread_system_preempt_check();
 800b3e8:	f000 f93e 	bl	800b668 <_tx_thread_system_preempt_check>
    }

    /* Return success if we get here!  */
    return(TX_SUCCESS);
 800b3ec:	2300      	movs	r3, #0
}
 800b3ee:	4618      	mov	r0, r3
 800b3f0:	3740      	adds	r7, #64	@ 0x40
 800b3f2:	46bd      	mov	sp, r7
 800b3f4:	bd80      	pop	{r7, pc}
 800b3f6:	bf00      	nop
 800b3f8:	20011930 	.word	0x20011930
 800b3fc:	200119c4 	.word	0x200119c4
 800b400:	20011944 	.word	0x20011944

0800b404 <_tx_thread_relinquish>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_thread_relinquish(VOID)
{
 800b404:	b480      	push	{r7}
 800b406:	b08b      	sub	sp, #44	@ 0x2c
 800b408:	af00      	add	r7, sp, #0
UINT            priority;
TX_THREAD       *thread_ptr;


    /* Pickup thread pointer.  */
    TX_THREAD_GET_CURRENT(thread_ptr)
 800b40a:	4b2b      	ldr	r3, [pc, #172]	@ (800b4b8 <_tx_thread_relinquish+0xb4>)
 800b40c:	681b      	ldr	r3, [r3, #0]
 800b40e:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800b410:	f3ef 8310 	mrs	r3, PRIMASK
 800b414:	61bb      	str	r3, [r7, #24]
    return(posture);
 800b416:	69bb      	ldr	r3, [r7, #24]
    int_posture = __get_interrupt_posture();
 800b418:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("CPSID i" : : : "memory");
 800b41a:	b672      	cpsid	i
    return(int_posture);
 800b41c:	697b      	ldr	r3, [r7, #20]
    /* Check this thread's stack.  */
    TX_THREAD_STACK_CHECK(thread_ptr)
#endif

    /* Disable interrupts.  */
    TX_DISABLE
 800b41e:	623b      	str	r3, [r7, #32]

#ifndef TX_NO_TIMER

    /* Reset time slice for current thread.  */
    _tx_timer_time_slice =  thread_ptr -> tx_thread_new_time_slice;
 800b420:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b422:	69db      	ldr	r3, [r3, #28]
 800b424:	4a25      	ldr	r2, [pc, #148]	@ (800b4bc <_tx_thread_relinquish+0xb8>)
 800b426:	6013      	str	r3, [r2, #0]
#endif

    /* Pickup the thread's priority.  */
    priority =  thread_ptr -> tx_thread_priority;
 800b428:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b42a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b42c:	61fb      	str	r3, [r7, #28]

    /* Determine if there is another thread at the same priority.  */
    if (thread_ptr -> tx_thread_ready_next != thread_ptr)
 800b42e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b430:	6a1b      	ldr	r3, [r3, #32]
 800b432:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b434:	429a      	cmp	r2, r3
 800b436:	d009      	beq.n	800b44c <_tx_thread_relinquish+0x48>
    {

        /* Yes, there is another thread at this priority, make it the highest at
           this priority level.  */
        _tx_thread_priority_list[priority] =  thread_ptr -> tx_thread_ready_next;
 800b438:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b43a:	6a1a      	ldr	r2, [r3, #32]
 800b43c:	4920      	ldr	r1, [pc, #128]	@ (800b4c0 <_tx_thread_relinquish+0xbc>)
 800b43e:	69fb      	ldr	r3, [r7, #28]
 800b440:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Mark the new thread as the one to execute.  */
        _tx_thread_execute_ptr = thread_ptr -> tx_thread_ready_next;
 800b444:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b446:	6a1b      	ldr	r3, [r3, #32]
 800b448:	4a1e      	ldr	r2, [pc, #120]	@ (800b4c4 <_tx_thread_relinquish+0xc0>)
 800b44a:	6013      	str	r3, [r2, #0]
    }

    /* Determine if there is a higher-priority thread ready.  */
    if (_tx_thread_highest_priority < priority)
 800b44c:	4b1e      	ldr	r3, [pc, #120]	@ (800b4c8 <_tx_thread_relinquish+0xc4>)
 800b44e:	681b      	ldr	r3, [r3, #0]
 800b450:	69fa      	ldr	r2, [r7, #28]
 800b452:	429a      	cmp	r2, r3
 800b454:	d906      	bls.n	800b464 <_tx_thread_relinquish+0x60>
    {

        /* Yes, there is a higher priority thread ready to execute.  Make
           it visible to the thread scheduler.  */
        _tx_thread_execute_ptr =  _tx_thread_priority_list[_tx_thread_highest_priority];
 800b456:	4b1c      	ldr	r3, [pc, #112]	@ (800b4c8 <_tx_thread_relinquish+0xc4>)
 800b458:	681b      	ldr	r3, [r3, #0]
 800b45a:	4a19      	ldr	r2, [pc, #100]	@ (800b4c0 <_tx_thread_relinquish+0xbc>)
 800b45c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b460:	4a18      	ldr	r2, [pc, #96]	@ (800b4c4 <_tx_thread_relinquish+0xc0>)
 800b462:	6013      	str	r3, [r2, #0]
 800b464:	6a3b      	ldr	r3, [r7, #32]
 800b466:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800b468:	693b      	ldr	r3, [r7, #16]
 800b46a:	f383 8810 	msr	PRIMASK, r3
}
 800b46e:	bf00      	nop

    /* Restore previous interrupt posture.  */
    TX_RESTORE

    /* Determine if this thread needs to return to the system.  */
    if (_tx_thread_execute_ptr != thread_ptr)
 800b470:	4b14      	ldr	r3, [pc, #80]	@ (800b4c4 <_tx_thread_relinquish+0xc0>)
 800b472:	681b      	ldr	r3, [r3, #0]
 800b474:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b476:	429a      	cmp	r2, r3
 800b478:	d017      	beq.n	800b4aa <_tx_thread_relinquish+0xa6>
__attribute__( ( always_inline ) ) static inline void _tx_thread_system_return_inline(void)
{
unsigned int interrupt_save;

    /* Set PendSV to invoke ThreadX scheduler.  */
    *((ULONG *) 0xE000ED04) = ((ULONG) 0x10000000);
 800b47a:	4b14      	ldr	r3, [pc, #80]	@ (800b4cc <_tx_thread_relinquish+0xc8>)
 800b47c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b480:	601a      	str	r2, [r3, #0]
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800b482:	f3ef 8305 	mrs	r3, IPSR
 800b486:	60fb      	str	r3, [r7, #12]
    return(ipsr_value);
 800b488:	68fb      	ldr	r3, [r7, #12]
    if (__get_ipsr_value() == 0)
 800b48a:	2b00      	cmp	r3, #0
 800b48c:	d10c      	bne.n	800b4a8 <_tx_thread_relinquish+0xa4>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800b48e:	f3ef 8310 	mrs	r3, PRIMASK
 800b492:	60bb      	str	r3, [r7, #8]
    return(posture);
 800b494:	68bb      	ldr	r3, [r7, #8]
    {
        interrupt_save = __get_interrupt_posture();
 800b496:	607b      	str	r3, [r7, #4]
    __asm__ volatile ("CPSIE  i": : : "memory");
 800b498:	b662      	cpsie	i
}
 800b49a:	bf00      	nop
 800b49c:	687b      	ldr	r3, [r7, #4]
 800b49e:	603b      	str	r3, [r7, #0]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800b4a0:	683b      	ldr	r3, [r7, #0]
 800b4a2:	f383 8810 	msr	PRIMASK, r3
}
 800b4a6:	bf00      	nop
#else
        __enable_interrupts();
#endif
        __restore_interrupt(interrupt_save);
    }
}
 800b4a8:	bf00      	nop

        /* Transfer control to the system so the scheduler can execute
           the next thread.  */
        _tx_thread_system_return();
    }
}
 800b4aa:	bf00      	nop
 800b4ac:	372c      	adds	r7, #44	@ 0x2c
 800b4ae:	46bd      	mov	sp, r7
 800b4b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4b4:	4770      	bx	lr
 800b4b6:	bf00      	nop
 800b4b8:	2001192c 	.word	0x2001192c
 800b4bc:	20011f30 	.word	0x20011f30
 800b4c0:	20011944 	.word	0x20011944
 800b4c4:	20011930 	.word	0x20011930
 800b4c8:	20011940 	.word	0x20011940
 800b4cc:	e000ed04 	.word	0xe000ed04

0800b4d0 <_tx_thread_shell_entry>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_thread_shell_entry(VOID)
{
 800b4d0:	b580      	push	{r7, lr}
 800b4d2:	b088      	sub	sp, #32
 800b4d4:	af00      	add	r7, sp, #0
VOID            (*entry_exit_notify)(TX_THREAD *notify_thread_ptr, UINT type);
#endif


    /* Pickup thread pointer.  */
    TX_THREAD_GET_CURRENT(thread_ptr)
 800b4d6:	4b21      	ldr	r3, [pc, #132]	@ (800b55c <_tx_thread_shell_entry+0x8c>)
 800b4d8:	681b      	ldr	r3, [r3, #0]
 800b4da:	61fb      	str	r3, [r7, #28]
        (entry_exit_notify)(thread_ptr, TX_THREAD_ENTRY);
    }
#endif

    /* Call current thread's entry function.  */
    (thread_ptr -> tx_thread_entry) (thread_ptr -> tx_thread_entry_parameter);
 800b4dc:	69fb      	ldr	r3, [r7, #28]
 800b4de:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b4e0:	69fa      	ldr	r2, [r7, #28]
 800b4e2:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800b4e4:	4610      	mov	r0, r2
 800b4e6:	4798      	blx	r3

    /* Suspend thread with a "completed" state.  */

    /* Determine if the application is using mutexes.  */
    if (_tx_thread_mutex_release != TX_NULL)
 800b4e8:	4b1d      	ldr	r3, [pc, #116]	@ (800b560 <_tx_thread_shell_entry+0x90>)
 800b4ea:	681b      	ldr	r3, [r3, #0]
 800b4ec:	2b00      	cmp	r3, #0
 800b4ee:	d003      	beq.n	800b4f8 <_tx_thread_shell_entry+0x28>
    {

        /* Yes, call the mutex release function via a function pointer that
           is setup during mutex initialization.  */
        (_tx_thread_mutex_release)(thread_ptr);
 800b4f0:	4b1b      	ldr	r3, [pc, #108]	@ (800b560 <_tx_thread_shell_entry+0x90>)
 800b4f2:	681b      	ldr	r3, [r3, #0]
 800b4f4:	69f8      	ldr	r0, [r7, #28]
 800b4f6:	4798      	blx	r3
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800b4f8:	f3ef 8310 	mrs	r3, PRIMASK
 800b4fc:	607b      	str	r3, [r7, #4]
    return(posture);
 800b4fe:	687b      	ldr	r3, [r7, #4]
    int_posture = __get_interrupt_posture();
 800b500:	603b      	str	r3, [r7, #0]
    __asm__ volatile ("CPSID i" : : : "memory");
 800b502:	b672      	cpsid	i
    return(int_posture);
 800b504:	683b      	ldr	r3, [r7, #0]
    }

    /* Lockout interrupts while the thread state is setup.  */
    TX_DISABLE
 800b506:	61bb      	str	r3, [r7, #24]
    entry_exit_notify =  thread_ptr -> tx_thread_entry_exit_notify;
#endif

    /* Set the status to suspending, in order to indicate the suspension
       is in progress.  */
    thread_ptr -> tx_thread_state =  TX_COMPLETED;
 800b508:	69fb      	ldr	r3, [r7, #28]
 800b50a:	2201      	movs	r2, #1
 800b50c:	631a      	str	r2, [r3, #48]	@ 0x30
    /* Restore interrupts.  */
    TX_RESTORE
#else

    /* Set the suspending flag. */
    thread_ptr -> tx_thread_suspending =  TX_TRUE;
 800b50e:	69fb      	ldr	r3, [r7, #28]
 800b510:	2201      	movs	r2, #1
 800b512:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Setup for no timeout period.  */
    thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks =  ((ULONG) 0);
 800b514:	69fb      	ldr	r3, [r7, #28]
 800b516:	2200      	movs	r2, #0
 800b518:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Temporarily disable preemption.  */
    _tx_thread_preempt_disable++;
 800b51a:	4b12      	ldr	r3, [pc, #72]	@ (800b564 <_tx_thread_shell_entry+0x94>)
 800b51c:	681b      	ldr	r3, [r3, #0]
 800b51e:	3301      	adds	r3, #1
 800b520:	4a10      	ldr	r2, [pc, #64]	@ (800b564 <_tx_thread_shell_entry+0x94>)
 800b522:	6013      	str	r3, [r2, #0]
 800b524:	69bb      	ldr	r3, [r7, #24]
 800b526:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800b528:	68bb      	ldr	r3, [r7, #8]
 800b52a:	f383 8810 	msr	PRIMASK, r3
}
 800b52e:	bf00      	nop
    __asm__ volatile (" MRS  %0,CONTROL ": "=r" (control_value) );
 800b530:	f3ef 8314 	mrs	r3, CONTROL
 800b534:	60fb      	str	r3, [r7, #12]
    return(control_value);
 800b536:	68fb      	ldr	r3, [r7, #12]

    /* Restore interrupts.  */
    TX_RESTORE

    /* Perform any additional activities for tool or user purpose.  */
    TX_THREAD_COMPLETED_EXTENSION(thread_ptr)
 800b538:	617b      	str	r3, [r7, #20]
 800b53a:	697b      	ldr	r3, [r7, #20]
 800b53c:	f023 0304 	bic.w	r3, r3, #4
 800b540:	617b      	str	r3, [r7, #20]
 800b542:	697b      	ldr	r3, [r7, #20]
 800b544:	613b      	str	r3, [r7, #16]
    __asm__ volatile (" MSR  CONTROL,%0": : "r" (control_value): "memory" );
 800b546:	693b      	ldr	r3, [r7, #16]
 800b548:	f383 8814 	msr	CONTROL, r3
}
 800b54c:	bf00      	nop
        (entry_exit_notify)(thread_ptr, TX_THREAD_EXIT);
    }
#endif

    /* Call actual thread suspension routine.  */
    _tx_thread_system_suspend(thread_ptr);
 800b54e:	69f8      	ldr	r0, [r7, #28]
 800b550:	f000 f9c4 	bl	800b8dc <_tx_thread_system_suspend>
#ifdef TX_SAFETY_CRITICAL

    /* If we ever get here, raise safety critical exception.  */
    TX_SAFETY_CRITICAL_EXCEPTION(__FILE__, __LINE__, 0);
#endif
}
 800b554:	bf00      	nop
 800b556:	3720      	adds	r7, #32
 800b558:	46bd      	mov	sp, r7
 800b55a:	bd80      	pop	{r7, pc}
 800b55c:	2001192c 	.word	0x2001192c
 800b560:	200119c8 	.word	0x200119c8
 800b564:	200119c4 	.word	0x200119c4

0800b568 <_tx_thread_sleep>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_thread_sleep(ULONG timer_ticks)
{
 800b568:	b580      	push	{r7, lr}
 800b56a:	b08e      	sub	sp, #56	@ 0x38
 800b56c:	af00      	add	r7, sp, #0
 800b56e:	6078      	str	r0, [r7, #4]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800b570:	f3ef 8310 	mrs	r3, PRIMASK
 800b574:	62bb      	str	r3, [r7, #40]	@ 0x28
    return(posture);
 800b576:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    int_posture = __get_interrupt_posture();
 800b578:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile ("CPSID i" : : : "memory");
 800b57a:	b672      	cpsid	i
    return(int_posture);
 800b57c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
UINT            status;
TX_THREAD       *thread_ptr;


    /* Lockout interrupts while the thread is being resumed.  */
    TX_DISABLE
 800b57e:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Pickup thread pointer.  */
    TX_THREAD_GET_CURRENT(thread_ptr)
 800b580:	4b35      	ldr	r3, [pc, #212]	@ (800b658 <_tx_thread_sleep+0xf0>)
 800b582:	681b      	ldr	r3, [r3, #0]
 800b584:	62fb      	str	r3, [r7, #44]	@ 0x2c

    /* Determine if this is a legal request.  */

    /* Is there a current thread?  */
    if (thread_ptr == TX_NULL)
 800b586:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b588:	2b00      	cmp	r3, #0
 800b58a:	d108      	bne.n	800b59e <_tx_thread_sleep+0x36>
 800b58c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b58e:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800b590:	6a3b      	ldr	r3, [r7, #32]
 800b592:	f383 8810 	msr	PRIMASK, r3
}
 800b596:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Illegal caller of this service.  */
        status =  TX_CALLER_ERROR;
 800b598:	2313      	movs	r3, #19
 800b59a:	637b      	str	r3, [r7, #52]	@ 0x34
 800b59c:	e056      	b.n	800b64c <_tx_thread_sleep+0xe4>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800b59e:	f3ef 8305 	mrs	r3, IPSR
 800b5a2:	61fb      	str	r3, [r7, #28]
    return(ipsr_value);
 800b5a4:	69fa      	ldr	r2, [r7, #28]
    }

    /* Is the caller an ISR or Initialization?  */
    else if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 800b5a6:	4b2d      	ldr	r3, [pc, #180]	@ (800b65c <_tx_thread_sleep+0xf4>)
 800b5a8:	681b      	ldr	r3, [r3, #0]
 800b5aa:	4313      	orrs	r3, r2
 800b5ac:	2b00      	cmp	r3, #0
 800b5ae:	d008      	beq.n	800b5c2 <_tx_thread_sleep+0x5a>
 800b5b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b5b2:	61bb      	str	r3, [r7, #24]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800b5b4:	69bb      	ldr	r3, [r7, #24]
 800b5b6:	f383 8810 	msr	PRIMASK, r3
}
 800b5ba:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Illegal caller of this service.  */
        status =  TX_CALLER_ERROR;
 800b5bc:	2313      	movs	r3, #19
 800b5be:	637b      	str	r3, [r7, #52]	@ 0x34
 800b5c0:	e044      	b.n	800b64c <_tx_thread_sleep+0xe4>
    }

#ifndef TX_TIMER_PROCESS_IN_ISR

    /* Is the caller the system timer thread?  */
    else if (thread_ptr == &_tx_timer_thread)
 800b5c2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b5c4:	4a26      	ldr	r2, [pc, #152]	@ (800b660 <_tx_thread_sleep+0xf8>)
 800b5c6:	4293      	cmp	r3, r2
 800b5c8:	d108      	bne.n	800b5dc <_tx_thread_sleep+0x74>
 800b5ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b5cc:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800b5ce:	697b      	ldr	r3, [r7, #20]
 800b5d0:	f383 8810 	msr	PRIMASK, r3
}
 800b5d4:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Illegal caller of this service.  */
        status =  TX_CALLER_ERROR;
 800b5d6:	2313      	movs	r3, #19
 800b5d8:	637b      	str	r3, [r7, #52]	@ 0x34
 800b5da:	e037      	b.n	800b64c <_tx_thread_sleep+0xe4>
    }
#endif

    /* Determine if the requested number of ticks is zero.  */
    else if (timer_ticks == ((ULONG) 0))
 800b5dc:	687b      	ldr	r3, [r7, #4]
 800b5de:	2b00      	cmp	r3, #0
 800b5e0:	d108      	bne.n	800b5f4 <_tx_thread_sleep+0x8c>
 800b5e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b5e4:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800b5e6:	693b      	ldr	r3, [r7, #16]
 800b5e8:	f383 8810 	msr	PRIMASK, r3
}
 800b5ec:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Just return with a successful status.  */
        status =  TX_SUCCESS;
 800b5ee:	2300      	movs	r3, #0
 800b5f0:	637b      	str	r3, [r7, #52]	@ 0x34
 800b5f2:	e02b      	b.n	800b64c <_tx_thread_sleep+0xe4>
    }
    else
    {

        /* Determine if the preempt disable flag is non-zero.  */
        if (_tx_thread_preempt_disable != ((UINT) 0))
 800b5f4:	4b1b      	ldr	r3, [pc, #108]	@ (800b664 <_tx_thread_sleep+0xfc>)
 800b5f6:	681b      	ldr	r3, [r3, #0]
 800b5f8:	2b00      	cmp	r3, #0
 800b5fa:	d008      	beq.n	800b60e <_tx_thread_sleep+0xa6>
 800b5fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b5fe:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800b600:	68fb      	ldr	r3, [r7, #12]
 800b602:	f383 8810 	msr	PRIMASK, r3
}
 800b606:	bf00      	nop

            /* Restore interrupts.  */
            TX_RESTORE

            /* Suspension is not allowed if the preempt disable flag is non-zero at this point - return error completion.  */
            status =  TX_CALLER_ERROR;
 800b608:	2313      	movs	r3, #19
 800b60a:	637b      	str	r3, [r7, #52]	@ 0x34
 800b60c:	e01e      	b.n	800b64c <_tx_thread_sleep+0xe4>
            TX_EL_THREAD_SLEEP_INSERT

            /* Suspend the current thread.  */

            /* Set the state to suspended.  */
            thread_ptr -> tx_thread_state =    TX_SLEEP;
 800b60e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b610:	2204      	movs	r2, #4
 800b612:	631a      	str	r2, [r3, #48]	@ 0x30
            /* Restore interrupts.  */
            TX_RESTORE
#else

            /* Set the suspending flag. */
            thread_ptr -> tx_thread_suspending =  TX_TRUE;
 800b614:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b616:	2201      	movs	r2, #1
 800b618:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Initialize the status to successful.  */
            thread_ptr -> tx_thread_suspend_status =  TX_SUCCESS;
 800b61a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b61c:	2200      	movs	r2, #0
 800b61e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

            /* Setup the timeout period.  */
            thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks =  timer_ticks;
 800b622:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b624:	687a      	ldr	r2, [r7, #4]
 800b626:	64da      	str	r2, [r3, #76]	@ 0x4c

            /* Temporarily disable preemption.  */
            _tx_thread_preempt_disable++;
 800b628:	4b0e      	ldr	r3, [pc, #56]	@ (800b664 <_tx_thread_sleep+0xfc>)
 800b62a:	681b      	ldr	r3, [r3, #0]
 800b62c:	3301      	adds	r3, #1
 800b62e:	4a0d      	ldr	r2, [pc, #52]	@ (800b664 <_tx_thread_sleep+0xfc>)
 800b630:	6013      	str	r3, [r2, #0]
 800b632:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b634:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800b636:	68bb      	ldr	r3, [r7, #8]
 800b638:	f383 8810 	msr	PRIMASK, r3
}
 800b63c:	bf00      	nop

            /* Restore interrupts.  */
            TX_RESTORE

            /* Call actual thread suspension routine.  */
            _tx_thread_system_suspend(thread_ptr);
 800b63e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800b640:	f000 f94c 	bl	800b8dc <_tx_thread_system_suspend>
#endif

            /* Return status to the caller.  */
            status =  thread_ptr -> tx_thread_suspend_status;
 800b644:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b646:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800b64a:	637b      	str	r3, [r7, #52]	@ 0x34
        }
    }

    /* Return completion status.  */
    return(status);
 800b64c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 800b64e:	4618      	mov	r0, r3
 800b650:	3738      	adds	r7, #56	@ 0x38
 800b652:	46bd      	mov	sp, r7
 800b654:	bd80      	pop	{r7, pc}
 800b656:	bf00      	nop
 800b658:	2001192c 	.word	0x2001192c
 800b65c:	2000000c 	.word	0x2000000c
 800b660:	20011a74 	.word	0x20011a74
 800b664:	200119c4 	.word	0x200119c4

0800b668 <_tx_thread_system_preempt_check>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_thread_system_preempt_check(VOID)
{
 800b668:	b480      	push	{r7}
 800b66a:	b089      	sub	sp, #36	@ 0x24
 800b66c:	af00      	add	r7, sp, #0
TX_THREAD       *current_thread;
TX_THREAD       *thread_ptr;


    /* Combine the system state and preempt disable flags into one for comparison.  */
    TX_THREAD_SYSTEM_RETURN_CHECK(combined_flags)
 800b66e:	4b17      	ldr	r3, [pc, #92]	@ (800b6cc <_tx_thread_system_preempt_check+0x64>)
 800b670:	681b      	ldr	r3, [r3, #0]
 800b672:	61fb      	str	r3, [r7, #28]

    /* Determine if we are in a system state (ISR or Initialization) or internal preemption is disabled.  */
    if (combined_flags == ((ULONG) 0))
 800b674:	69fb      	ldr	r3, [r7, #28]
 800b676:	2b00      	cmp	r3, #0
 800b678:	d121      	bne.n	800b6be <_tx_thread_system_preempt_check+0x56>
    {

        /* No, at thread execution level so continue checking for preemption.  */

        /* Pickup thread pointer.  */
        TX_THREAD_GET_CURRENT(current_thread)
 800b67a:	4b15      	ldr	r3, [pc, #84]	@ (800b6d0 <_tx_thread_system_preempt_check+0x68>)
 800b67c:	681b      	ldr	r3, [r3, #0]
 800b67e:	61bb      	str	r3, [r7, #24]

        /* Pickup the next execute pointer.  */
        thread_ptr =  _tx_thread_execute_ptr;
 800b680:	4b14      	ldr	r3, [pc, #80]	@ (800b6d4 <_tx_thread_system_preempt_check+0x6c>)
 800b682:	681b      	ldr	r3, [r3, #0]
 800b684:	617b      	str	r3, [r7, #20]

        /* Determine if preemption should take place.  */
        if (current_thread != thread_ptr)
 800b686:	69ba      	ldr	r2, [r7, #24]
 800b688:	697b      	ldr	r3, [r7, #20]
 800b68a:	429a      	cmp	r2, r3
 800b68c:	d017      	beq.n	800b6be <_tx_thread_system_preempt_check+0x56>
    *((ULONG *) 0xE000ED04) = ((ULONG) 0x10000000);
 800b68e:	4b12      	ldr	r3, [pc, #72]	@ (800b6d8 <_tx_thread_system_preempt_check+0x70>)
 800b690:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b694:	601a      	str	r2, [r3, #0]
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800b696:	f3ef 8305 	mrs	r3, IPSR
 800b69a:	613b      	str	r3, [r7, #16]
    return(ipsr_value);
 800b69c:	693b      	ldr	r3, [r7, #16]
    if (__get_ipsr_value() == 0)
 800b69e:	2b00      	cmp	r3, #0
 800b6a0:	d10c      	bne.n	800b6bc <_tx_thread_system_preempt_check+0x54>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800b6a2:	f3ef 8310 	mrs	r3, PRIMASK
 800b6a6:	60fb      	str	r3, [r7, #12]
    return(posture);
 800b6a8:	68fb      	ldr	r3, [r7, #12]
        interrupt_save = __get_interrupt_posture();
 800b6aa:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("CPSIE  i": : : "memory");
 800b6ac:	b662      	cpsie	i
}
 800b6ae:	bf00      	nop
 800b6b0:	68bb      	ldr	r3, [r7, #8]
 800b6b2:	607b      	str	r3, [r7, #4]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800b6b4:	687b      	ldr	r3, [r7, #4]
 800b6b6:	f383 8810 	msr	PRIMASK, r3
}
 800b6ba:	bf00      	nop
}
 800b6bc:	bf00      	nop

            /* Return to the system so the higher priority thread can be scheduled.  */
            _tx_thread_system_return();
        }
    }
}
 800b6be:	bf00      	nop
 800b6c0:	3724      	adds	r7, #36	@ 0x24
 800b6c2:	46bd      	mov	sp, r7
 800b6c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6c8:	4770      	bx	lr
 800b6ca:	bf00      	nop
 800b6cc:	200119c4 	.word	0x200119c4
 800b6d0:	2001192c 	.word	0x2001192c
 800b6d4:	20011930 	.word	0x20011930
 800b6d8:	e000ed04 	.word	0xe000ed04

0800b6dc <_tx_thread_system_resume>:
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_thread_system_resume(TX_THREAD *thread_ptr)
#ifndef TX_NOT_INTERRUPTABLE
{
 800b6dc:	b580      	push	{r7, lr}
 800b6de:	b096      	sub	sp, #88	@ 0x58
 800b6e0:	af00      	add	r7, sp, #0
 800b6e2:	6078      	str	r0, [r7, #4]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800b6e4:	f3ef 8310 	mrs	r3, PRIMASK
 800b6e8:	637b      	str	r3, [r7, #52]	@ 0x34
    return(posture);
 800b6ea:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
    int_posture = __get_interrupt_posture();
 800b6ec:	633b      	str	r3, [r7, #48]	@ 0x30
    __asm__ volatile ("CPSID i" : : : "memory");
 800b6ee:	b672      	cpsid	i
    return(int_posture);
 800b6f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
    /* Check this thread's stack.  */
    TX_THREAD_STACK_CHECK(thread_ptr)
#endif

    /* Lockout interrupts while the thread is being resumed.  */
    TX_DISABLE
 800b6f2:	657b      	str	r3, [r7, #84]	@ 0x54

#ifndef TX_NO_TIMER

    /* Deactivate the timeout timer if necessary.  */
    if (thread_ptr -> tx_thread_timer.tx_timer_internal_list_head != TX_NULL)
 800b6f4:	687b      	ldr	r3, [r7, #4]
 800b6f6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800b6f8:	2b00      	cmp	r3, #0
 800b6fa:	d005      	beq.n	800b708 <_tx_thread_system_resume+0x2c>
    {

        /* Deactivate the thread's timeout timer.  */
        _tx_timer_system_deactivate(&(thread_ptr -> tx_thread_timer));
 800b6fc:	687b      	ldr	r3, [r7, #4]
 800b6fe:	334c      	adds	r3, #76	@ 0x4c
 800b700:	4618      	mov	r0, r3
 800b702:	f000 fd2f 	bl	800c164 <_tx_timer_system_deactivate>
 800b706:	e002      	b.n	800b70e <_tx_thread_system_resume+0x32>
    }
    else
    {

        /* Clear the remaining time to ensure timer doesn't get activated.  */
        thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks =  ((ULONG) 0);
 800b708:	687b      	ldr	r3, [r7, #4]
 800b70a:	2200      	movs	r2, #0
 800b70c:	64da      	str	r2, [r3, #76]	@ 0x4c
        time_stamp =  entry_ptr -> tx_trace_buffer_entry_time_stamp;
    }
#endif

    /* Decrease the preempt disabled count.  */
    _tx_thread_preempt_disable--;
 800b70e:	4b6c      	ldr	r3, [pc, #432]	@ (800b8c0 <_tx_thread_system_resume+0x1e4>)
 800b710:	681b      	ldr	r3, [r3, #0]
 800b712:	3b01      	subs	r3, #1
 800b714:	4a6a      	ldr	r2, [pc, #424]	@ (800b8c0 <_tx_thread_system_resume+0x1e4>)
 800b716:	6013      	str	r3, [r2, #0]

    /* Determine if the thread is in the process of suspending.  If so, the thread
       control block is already on the linked list so nothing needs to be done.  */
    if (thread_ptr -> tx_thread_suspending == TX_FALSE)
 800b718:	687b      	ldr	r3, [r7, #4]
 800b71a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b71c:	2b00      	cmp	r3, #0
 800b71e:	f040 8083 	bne.w	800b828 <_tx_thread_system_resume+0x14c>
    {

        /* Thread is not in the process of suspending. Now check to make sure the thread
           has not already been resumed.  */
        if (thread_ptr -> tx_thread_state != TX_READY)
 800b722:	687b      	ldr	r3, [r7, #4]
 800b724:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b726:	2b00      	cmp	r3, #0
 800b728:	f000 8097 	beq.w	800b85a <_tx_thread_system_resume+0x17e>
        {

            /* No, now check to see if the delayed suspension flag is set.  */
            if (thread_ptr -> tx_thread_delayed_suspend == TX_FALSE)
 800b72c:	687b      	ldr	r3, [r7, #4]
 800b72e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b730:	2b00      	cmp	r3, #0
 800b732:	d172      	bne.n	800b81a <_tx_thread_system_resume+0x13e>
                /* Resume the thread!  */

                /* Make this thread ready.  */

                /* Change the state to ready.  */
                thread_ptr -> tx_thread_state =  TX_READY;
 800b734:	687b      	ldr	r3, [r7, #4]
 800b736:	2200      	movs	r2, #0
 800b738:	631a      	str	r2, [r3, #48]	@ 0x30

                /* Pickup priority of thread.  */
                priority =  thread_ptr -> tx_thread_priority;
 800b73a:	687b      	ldr	r3, [r7, #4]
 800b73c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b73e:	653b      	str	r3, [r7, #80]	@ 0x50
                thread_ptr -> tx_thread_performance_resume_count++;
#endif

                /* Determine if there are other threads at this priority that are
                   ready.  */
                head_ptr =  _tx_thread_priority_list[priority];
 800b740:	4a60      	ldr	r2, [pc, #384]	@ (800b8c4 <_tx_thread_system_resume+0x1e8>)
 800b742:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b744:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b748:	64fb      	str	r3, [r7, #76]	@ 0x4c
                if (head_ptr == TX_NULL)
 800b74a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b74c:	2b00      	cmp	r3, #0
 800b74e:	d154      	bne.n	800b7fa <_tx_thread_system_resume+0x11e>
                {

                    /* First thread at this priority ready.  Add to the front of the list.  */
                    _tx_thread_priority_list[priority] =       thread_ptr;
 800b750:	495c      	ldr	r1, [pc, #368]	@ (800b8c4 <_tx_thread_system_resume+0x1e8>)
 800b752:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b754:	687a      	ldr	r2, [r7, #4]
 800b756:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
                    thread_ptr -> tx_thread_ready_next =       thread_ptr;
 800b75a:	687b      	ldr	r3, [r7, #4]
 800b75c:	687a      	ldr	r2, [r7, #4]
 800b75e:	621a      	str	r2, [r3, #32]
                    thread_ptr -> tx_thread_ready_previous =   thread_ptr;
 800b760:	687b      	ldr	r3, [r7, #4]
 800b762:	687a      	ldr	r2, [r7, #4]
 800b764:	625a      	str	r2, [r3, #36]	@ 0x24
                    TX_DIV32_BIT_SET(priority, priority_bit)
                    _tx_thread_priority_map_active =  _tx_thread_priority_map_active | priority_bit;
#endif

                    /* Or in the thread's priority bit.  */
                    TX_MOD32_BIT_SET(priority, priority_bit)
 800b766:	2201      	movs	r2, #1
 800b768:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b76a:	fa02 f303 	lsl.w	r3, r2, r3
 800b76e:	647b      	str	r3, [r7, #68]	@ 0x44
                    _tx_thread_priority_maps[MAP_INDEX] =  _tx_thread_priority_maps[MAP_INDEX] | priority_bit;
 800b770:	4b55      	ldr	r3, [pc, #340]	@ (800b8c8 <_tx_thread_system_resume+0x1ec>)
 800b772:	681a      	ldr	r2, [r3, #0]
 800b774:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b776:	4313      	orrs	r3, r2
 800b778:	4a53      	ldr	r2, [pc, #332]	@ (800b8c8 <_tx_thread_system_resume+0x1ec>)
 800b77a:	6013      	str	r3, [r2, #0]

                    /* Determine if this newly ready thread is the highest priority.  */
                    if (priority < _tx_thread_highest_priority)
 800b77c:	4b53      	ldr	r3, [pc, #332]	@ (800b8cc <_tx_thread_system_resume+0x1f0>)
 800b77e:	681b      	ldr	r3, [r3, #0]
 800b780:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800b782:	429a      	cmp	r2, r3
 800b784:	d269      	bcs.n	800b85a <_tx_thread_system_resume+0x17e>
                    {

                        /* A new highest priority thread is present. */

                        /* Update the highest priority variable.  */
                        _tx_thread_highest_priority =  priority;
 800b786:	4a51      	ldr	r2, [pc, #324]	@ (800b8cc <_tx_thread_system_resume+0x1f0>)
 800b788:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b78a:	6013      	str	r3, [r2, #0]

                        /* Pickup the execute pointer. Since it is going to be referenced multiple
                           times, it is placed in a local variable.  */
                        execute_ptr =  _tx_thread_execute_ptr;
 800b78c:	4b50      	ldr	r3, [pc, #320]	@ (800b8d0 <_tx_thread_system_resume+0x1f4>)
 800b78e:	681b      	ldr	r3, [r3, #0]
 800b790:	643b      	str	r3, [r7, #64]	@ 0x40

                        /* Determine if no thread is currently executing.  */
                        if (execute_ptr == TX_NULL)
 800b792:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b794:	2b00      	cmp	r3, #0
 800b796:	d103      	bne.n	800b7a0 <_tx_thread_system_resume+0xc4>
                        {

                            /* Simply setup the execute pointer.  */
                            _tx_thread_execute_ptr =  thread_ptr;
 800b798:	4a4d      	ldr	r2, [pc, #308]	@ (800b8d0 <_tx_thread_system_resume+0x1f4>)
 800b79a:	687b      	ldr	r3, [r7, #4]
 800b79c:	6013      	str	r3, [r2, #0]
 800b79e:	e05c      	b.n	800b85a <_tx_thread_system_resume+0x17e>
                        {

                            /* Another thread has been scheduled for execution.  */

                            /* Check to see if this is a higher priority thread and determine if preemption is allowed.  */
                            if (priority < execute_ptr -> tx_thread_preempt_threshold)
 800b7a0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b7a2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b7a4:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800b7a6:	429a      	cmp	r2, r3
 800b7a8:	d257      	bcs.n	800b85a <_tx_thread_system_resume+0x17e>
                                execute_ptr -> tx_thread_performance_last_preempting_thread =  thread_ptr;

#endif

                                /* Yes, modify the execute thread pointer.  */
                                _tx_thread_execute_ptr =  thread_ptr;
 800b7aa:	4a49      	ldr	r2, [pc, #292]	@ (800b8d0 <_tx_thread_system_resume+0x1f4>)
 800b7ac:	687b      	ldr	r3, [r7, #4]
 800b7ae:	6013      	str	r3, [r2, #0]
 800b7b0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800b7b2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800b7b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b7b6:	f383 8810 	msr	PRIMASK, r3
}
 800b7ba:	bf00      	nop
                                TX_THREAD_STACK_CHECK(thread_ptr)
#endif

                                /* Now determine if preemption should take place. This is only possible if the current thread pointer is
                                   not the same as the execute thread pointer AND the system state and preempt disable flags are clear.  */
                                TX_THREAD_SYSTEM_RETURN_CHECK(combined_flags)
 800b7bc:	4b40      	ldr	r3, [pc, #256]	@ (800b8c0 <_tx_thread_system_resume+0x1e4>)
 800b7be:	681b      	ldr	r3, [r3, #0]
 800b7c0:	63fb      	str	r3, [r7, #60]	@ 0x3c
                                if (combined_flags == ((ULONG) 0))
 800b7c2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b7c4:	2b00      	cmp	r3, #0
 800b7c6:	d174      	bne.n	800b8b2 <_tx_thread_system_resume+0x1d6>
    *((ULONG *) 0xE000ED04) = ((ULONG) 0x10000000);
 800b7c8:	4b42      	ldr	r3, [pc, #264]	@ (800b8d4 <_tx_thread_system_resume+0x1f8>)
 800b7ca:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b7ce:	601a      	str	r2, [r3, #0]
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800b7d0:	f3ef 8305 	mrs	r3, IPSR
 800b7d4:	62bb      	str	r3, [r7, #40]	@ 0x28
    return(ipsr_value);
 800b7d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    if (__get_ipsr_value() == 0)
 800b7d8:	2b00      	cmp	r3, #0
 800b7da:	d10c      	bne.n	800b7f6 <_tx_thread_system_resume+0x11a>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800b7dc:	f3ef 8310 	mrs	r3, PRIMASK
 800b7e0:	627b      	str	r3, [r7, #36]	@ 0x24
    return(posture);
 800b7e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
        interrupt_save = __get_interrupt_posture();
 800b7e4:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("CPSIE  i": : : "memory");
 800b7e6:	b662      	cpsie	i
}
 800b7e8:	bf00      	nop
 800b7ea:	6a3b      	ldr	r3, [r7, #32]
 800b7ec:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800b7ee:	69fb      	ldr	r3, [r7, #28]
 800b7f0:	f383 8810 	msr	PRIMASK, r3
}
 800b7f4:	bf00      	nop
}
 800b7f6:	bf00      	nop
                                    /* Preemption is needed - return to the system!  */
                                    _tx_thread_system_return();
                                }

                                /* Return in-line when MISRA is not enabled.  */
                                return;
 800b7f8:	e05b      	b.n	800b8b2 <_tx_thread_system_resume+0x1d6>
                {

                    /* No, there are other threads at this priority already ready.  */

                    /* Just add this thread to the priority list.  */
                    tail_ptr =                                 head_ptr -> tx_thread_ready_previous;
 800b7fa:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b7fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b7fe:	64bb      	str	r3, [r7, #72]	@ 0x48
                    tail_ptr -> tx_thread_ready_next =         thread_ptr;
 800b800:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b802:	687a      	ldr	r2, [r7, #4]
 800b804:	621a      	str	r2, [r3, #32]
                    head_ptr -> tx_thread_ready_previous =     thread_ptr;
 800b806:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b808:	687a      	ldr	r2, [r7, #4]
 800b80a:	625a      	str	r2, [r3, #36]	@ 0x24
                    thread_ptr -> tx_thread_ready_previous =   tail_ptr;
 800b80c:	687b      	ldr	r3, [r7, #4]
 800b80e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800b810:	625a      	str	r2, [r3, #36]	@ 0x24
                    thread_ptr -> tx_thread_ready_next =       head_ptr;
 800b812:	687b      	ldr	r3, [r7, #4]
 800b814:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800b816:	621a      	str	r2, [r3, #32]
 800b818:	e01f      	b.n	800b85a <_tx_thread_system_resume+0x17e>
            /* Else, delayed suspend flag was set.  */
            else
            {

                /* Clear the delayed suspend flag and change the state.  */
                thread_ptr -> tx_thread_delayed_suspend =  TX_FALSE;
 800b81a:	687b      	ldr	r3, [r7, #4]
 800b81c:	2200      	movs	r2, #0
 800b81e:	635a      	str	r2, [r3, #52]	@ 0x34
                thread_ptr -> tx_thread_state =            TX_SUSPENDED;
 800b820:	687b      	ldr	r3, [r7, #4]
 800b822:	2203      	movs	r2, #3
 800b824:	631a      	str	r2, [r3, #48]	@ 0x30
 800b826:	e018      	b.n	800b85a <_tx_thread_system_resume+0x17e>
        /* A resumption occurred in the middle of a previous thread suspension.  */

        /* Make sure the type of suspension under way is not a terminate or
           thread completion.  In either of these cases, do not void the
           interrupted suspension processing.  */
        if (thread_ptr -> tx_thread_state != TX_COMPLETED)
 800b828:	687b      	ldr	r3, [r7, #4]
 800b82a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b82c:	2b01      	cmp	r3, #1
 800b82e:	d014      	beq.n	800b85a <_tx_thread_system_resume+0x17e>
        {

            /* Make sure the thread isn't terminated.  */
            if (thread_ptr -> tx_thread_state != TX_TERMINATED)
 800b830:	687b      	ldr	r3, [r7, #4]
 800b832:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b834:	2b02      	cmp	r3, #2
 800b836:	d010      	beq.n	800b85a <_tx_thread_system_resume+0x17e>
            {

                /* No, now check to see if the delayed suspension flag is set.  */
                if (thread_ptr -> tx_thread_delayed_suspend == TX_FALSE)
 800b838:	687b      	ldr	r3, [r7, #4]
 800b83a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b83c:	2b00      	cmp	r3, #0
 800b83e:	d106      	bne.n	800b84e <_tx_thread_system_resume+0x172>
                {

                    /* Clear the suspending flag.  */
                    thread_ptr -> tx_thread_suspending =   TX_FALSE;
 800b840:	687b      	ldr	r3, [r7, #4]
 800b842:	2200      	movs	r2, #0
 800b844:	639a      	str	r2, [r3, #56]	@ 0x38

                    /* Restore the state to ready.  */
                    thread_ptr -> tx_thread_state =        TX_READY;
 800b846:	687b      	ldr	r3, [r7, #4]
 800b848:	2200      	movs	r2, #0
 800b84a:	631a      	str	r2, [r3, #48]	@ 0x30
 800b84c:	e005      	b.n	800b85a <_tx_thread_system_resume+0x17e>
                }
                else
                {

                    /* Clear the delayed suspend flag and change the state.  */
                    thread_ptr -> tx_thread_delayed_suspend =  TX_FALSE;
 800b84e:	687b      	ldr	r3, [r7, #4]
 800b850:	2200      	movs	r2, #0
 800b852:	635a      	str	r2, [r3, #52]	@ 0x34
                    thread_ptr -> tx_thread_state =            TX_SUSPENDED;
 800b854:	687b      	ldr	r3, [r7, #4]
 800b856:	2203      	movs	r2, #3
 800b858:	631a      	str	r2, [r3, #48]	@ 0x30
        }
    }
#endif

    /* Pickup thread pointer.  */
    TX_THREAD_GET_CURRENT(current_thread)
 800b85a:	4b1f      	ldr	r3, [pc, #124]	@ (800b8d8 <_tx_thread_system_resume+0x1fc>)
 800b85c:	681b      	ldr	r3, [r3, #0]
 800b85e:	63bb      	str	r3, [r7, #56]	@ 0x38
 800b860:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800b862:	61bb      	str	r3, [r7, #24]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800b864:	69bb      	ldr	r3, [r7, #24]
 800b866:	f383 8810 	msr	PRIMASK, r3
}
 800b86a:	bf00      	nop

    /* Restore interrupts.  */
    TX_RESTORE

    /* Determine if a preemption condition is present.  */
    if (current_thread != _tx_thread_execute_ptr)
 800b86c:	4b18      	ldr	r3, [pc, #96]	@ (800b8d0 <_tx_thread_system_resume+0x1f4>)
 800b86e:	681b      	ldr	r3, [r3, #0]
 800b870:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800b872:	429a      	cmp	r2, r3
 800b874:	d020      	beq.n	800b8b8 <_tx_thread_system_resume+0x1dc>
        TX_THREAD_STACK_CHECK(thread_ptr)
#endif

        /* Now determine if preemption should take place. This is only possible if the current thread pointer is
           not the same as the execute thread pointer AND the system state and preempt disable flags are clear.  */
        TX_THREAD_SYSTEM_RETURN_CHECK(combined_flags)
 800b876:	4b12      	ldr	r3, [pc, #72]	@ (800b8c0 <_tx_thread_system_resume+0x1e4>)
 800b878:	681b      	ldr	r3, [r3, #0]
 800b87a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        if (combined_flags == ((ULONG) 0))
 800b87c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b87e:	2b00      	cmp	r3, #0
 800b880:	d11a      	bne.n	800b8b8 <_tx_thread_system_resume+0x1dc>
    *((ULONG *) 0xE000ED04) = ((ULONG) 0x10000000);
 800b882:	4b14      	ldr	r3, [pc, #80]	@ (800b8d4 <_tx_thread_system_resume+0x1f8>)
 800b884:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b888:	601a      	str	r2, [r3, #0]
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800b88a:	f3ef 8305 	mrs	r3, IPSR
 800b88e:	617b      	str	r3, [r7, #20]
    return(ipsr_value);
 800b890:	697b      	ldr	r3, [r7, #20]
    if (__get_ipsr_value() == 0)
 800b892:	2b00      	cmp	r3, #0
 800b894:	d10f      	bne.n	800b8b6 <_tx_thread_system_resume+0x1da>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800b896:	f3ef 8310 	mrs	r3, PRIMASK
 800b89a:	613b      	str	r3, [r7, #16]
    return(posture);
 800b89c:	693b      	ldr	r3, [r7, #16]
        interrupt_save = __get_interrupt_posture();
 800b89e:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("CPSIE  i": : : "memory");
 800b8a0:	b662      	cpsie	i
}
 800b8a2:	bf00      	nop
 800b8a4:	68fb      	ldr	r3, [r7, #12]
 800b8a6:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800b8a8:	68bb      	ldr	r3, [r7, #8]
 800b8aa:	f383 8810 	msr	PRIMASK, r3
}
 800b8ae:	bf00      	nop
}
 800b8b0:	e001      	b.n	800b8b6 <_tx_thread_system_resume+0x1da>
                                return;
 800b8b2:	bf00      	nop
 800b8b4:	e000      	b.n	800b8b8 <_tx_thread_system_resume+0x1dc>
 800b8b6:	bf00      	nop

            /* Preemption is needed - return to the system!  */
            _tx_thread_system_return();
        }
    }
}
 800b8b8:	3758      	adds	r7, #88	@ 0x58
 800b8ba:	46bd      	mov	sp, r7
 800b8bc:	bd80      	pop	{r7, pc}
 800b8be:	bf00      	nop
 800b8c0:	200119c4 	.word	0x200119c4
 800b8c4:	20011944 	.word	0x20011944
 800b8c8:	2001193c 	.word	0x2001193c
 800b8cc:	20011940 	.word	0x20011940
 800b8d0:	20011930 	.word	0x20011930
 800b8d4:	e000ed04 	.word	0xe000ed04
 800b8d8:	2001192c 	.word	0x2001192c

0800b8dc <_tx_thread_system_suspend>:
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_thread_system_suspend(TX_THREAD *thread_ptr)
#ifndef TX_NOT_INTERRUPTABLE
{
 800b8dc:	b580      	push	{r7, lr}
 800b8de:	b09e      	sub	sp, #120	@ 0x78
 800b8e0:	af00      	add	r7, sp, #0
 800b8e2:	6078      	str	r0, [r7, #4]
TX_TRACE_BUFFER_ENTRY       *entry_ptr;
ULONG                       time_stamp =  ((ULONG) 0);
#endif

    /* Pickup thread pointer.  */
    TX_THREAD_GET_CURRENT(current_thread)
 800b8e4:	4b81      	ldr	r3, [pc, #516]	@ (800baec <_tx_thread_system_suspend+0x210>)
 800b8e6:	681b      	ldr	r3, [r3, #0]
 800b8e8:	677b      	str	r3, [r7, #116]	@ 0x74
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800b8ea:	f3ef 8310 	mrs	r3, PRIMASK
 800b8ee:	64fb      	str	r3, [r7, #76]	@ 0x4c
    return(posture);
 800b8f0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
    int_posture = __get_interrupt_posture();
 800b8f2:	64bb      	str	r3, [r7, #72]	@ 0x48
    __asm__ volatile ("CPSID i" : : : "memory");
 800b8f4:	b672      	cpsid	i
    return(int_posture);
 800b8f6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
    /* Check this thread's stack.  */
    TX_THREAD_STACK_CHECK(thread_ptr)
#endif

    /* Lockout interrupts while the thread is being suspended.  */
    TX_DISABLE
 800b8f8:	673b      	str	r3, [r7, #112]	@ 0x70

#ifndef TX_NO_TIMER

    /* Is the current thread suspending?  */
    if (thread_ptr == current_thread)
 800b8fa:	687a      	ldr	r2, [r7, #4]
 800b8fc:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800b8fe:	429a      	cmp	r2, r3
 800b900:	d112      	bne.n	800b928 <_tx_thread_system_suspend+0x4c>
    {

        /* Pickup the wait option.  */
        timeout =  thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks;
 800b902:	687b      	ldr	r3, [r7, #4]
 800b904:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b906:	66fb      	str	r3, [r7, #108]	@ 0x6c

        /* Determine if an activation is needed.  */
        if (timeout != TX_NO_WAIT)
 800b908:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b90a:	2b00      	cmp	r3, #0
 800b90c:	d008      	beq.n	800b920 <_tx_thread_system_suspend+0x44>
        {

            /* Make sure the suspension is not a wait-forever.  */
            if (timeout != TX_WAIT_FOREVER)
 800b90e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b910:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800b914:	d004      	beq.n	800b920 <_tx_thread_system_suspend+0x44>
            {

                /* Activate the thread timer with the timeout value setup in the caller.  */
                _tx_timer_system_activate(&(thread_ptr -> tx_thread_timer));
 800b916:	687b      	ldr	r3, [r7, #4]
 800b918:	334c      	adds	r3, #76	@ 0x4c
 800b91a:	4618      	mov	r0, r3
 800b91c:	f000 fbc0 	bl	800c0a0 <_tx_timer_system_activate>
            }
        }

        /* Yes, reset time slice for current thread.  */
        _tx_timer_time_slice =  thread_ptr -> tx_thread_new_time_slice;
 800b920:	687b      	ldr	r3, [r7, #4]
 800b922:	69db      	ldr	r3, [r3, #28]
 800b924:	4a72      	ldr	r2, [pc, #456]	@ (800baf0 <_tx_thread_system_suspend+0x214>)
 800b926:	6013      	str	r3, [r2, #0]
    }
#endif

    /* Decrease the preempt disabled count.  */
    _tx_thread_preempt_disable--;
 800b928:	4b72      	ldr	r3, [pc, #456]	@ (800baf4 <_tx_thread_system_suspend+0x218>)
 800b92a:	681b      	ldr	r3, [r3, #0]
 800b92c:	3b01      	subs	r3, #1
 800b92e:	4a71      	ldr	r2, [pc, #452]	@ (800baf4 <_tx_thread_system_suspend+0x218>)
 800b930:	6013      	str	r3, [r2, #0]
    _tx_thread_performance_suspend_count++;
#endif

    /* Check to make sure the thread suspending flag is still set.  If not, it
       has already been resumed.  */
    if (thread_ptr -> tx_thread_suspending == TX_TRUE)
 800b932:	687b      	ldr	r3, [r7, #4]
 800b934:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b936:	2b01      	cmp	r3, #1
 800b938:	f040 80a6 	bne.w	800ba88 <_tx_thread_system_suspend+0x1ac>
            time_stamp =  entry_ptr -> tx_trace_buffer_entry_time_stamp;
        }
#endif

        /* Actually suspend this thread.  But first, clear the suspending flag.  */
        thread_ptr -> tx_thread_suspending =  TX_FALSE;
 800b93c:	687b      	ldr	r3, [r7, #4]
 800b93e:	2200      	movs	r2, #0
 800b940:	639a      	str	r2, [r3, #56]	@ 0x38

        /* Pickup priority of thread.  */
        priority =  thread_ptr -> tx_thread_priority;
 800b942:	687b      	ldr	r3, [r7, #4]
 800b944:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b946:	66bb      	str	r3, [r7, #104]	@ 0x68

        /* Pickup the next ready thread pointer.  */
        ready_next =      thread_ptr -> tx_thread_ready_next;
 800b948:	687b      	ldr	r3, [r7, #4]
 800b94a:	6a1b      	ldr	r3, [r3, #32]
 800b94c:	667b      	str	r3, [r7, #100]	@ 0x64

        /* Determine if there are other threads at this priority that are
           ready.  */
        if (ready_next != thread_ptr)
 800b94e:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800b950:	687b      	ldr	r3, [r7, #4]
 800b952:	429a      	cmp	r2, r3
 800b954:	d015      	beq.n	800b982 <_tx_thread_system_suspend+0xa6>
        {

            /* Yes, there are other threads at this priority ready.  */

            /* Pickup the previous ready thread pointer.  */
            ready_previous =  thread_ptr -> tx_thread_ready_previous;
 800b956:	687b      	ldr	r3, [r7, #4]
 800b958:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b95a:	653b      	str	r3, [r7, #80]	@ 0x50

            /* Just remove this thread from the priority list.  */
            ready_next -> tx_thread_ready_previous =    ready_previous;
 800b95c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800b95e:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800b960:	625a      	str	r2, [r3, #36]	@ 0x24
            ready_previous -> tx_thread_ready_next =    ready_next;
 800b962:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b964:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800b966:	621a      	str	r2, [r3, #32]

            /* Determine if this is the head of the priority list.  */
            if (_tx_thread_priority_list[priority] == thread_ptr)
 800b968:	4a63      	ldr	r2, [pc, #396]	@ (800baf8 <_tx_thread_system_suspend+0x21c>)
 800b96a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800b96c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b970:	687a      	ldr	r2, [r7, #4]
 800b972:	429a      	cmp	r2, r3
 800b974:	d157      	bne.n	800ba26 <_tx_thread_system_suspend+0x14a>
            {

                /* Update the head pointer of this priority list.  */
                _tx_thread_priority_list[priority] =  ready_next;
 800b976:	4960      	ldr	r1, [pc, #384]	@ (800baf8 <_tx_thread_system_suspend+0x21c>)
 800b978:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800b97a:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800b97c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 800b980:	e051      	b.n	800ba26 <_tx_thread_system_suspend+0x14a>
        else
        {

            /* This is the only thread at this priority ready to run.  Set the head
               pointer to NULL.  */
            _tx_thread_priority_list[priority] =    TX_NULL;
 800b982:	4a5d      	ldr	r2, [pc, #372]	@ (800baf8 <_tx_thread_system_suspend+0x21c>)
 800b984:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800b986:	2100      	movs	r1, #0
 800b988:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
            /* Calculate the index into the bit map array.  */
            map_index =  priority/((UINT) 32);
#endif

            /* Clear this priority bit in the ready priority bit map.  */
            TX_MOD32_BIT_SET(priority, priority_bit)
 800b98c:	2201      	movs	r2, #1
 800b98e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800b990:	fa02 f303 	lsl.w	r3, r2, r3
 800b994:	663b      	str	r3, [r7, #96]	@ 0x60
            _tx_thread_priority_maps[MAP_INDEX] =  _tx_thread_priority_maps[MAP_INDEX] & (~(priority_bit));
 800b996:	4b59      	ldr	r3, [pc, #356]	@ (800bafc <_tx_thread_system_suspend+0x220>)
 800b998:	681a      	ldr	r2, [r3, #0]
 800b99a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800b99c:	43db      	mvns	r3, r3
 800b99e:	4013      	ands	r3, r2
 800b9a0:	4a56      	ldr	r2, [pc, #344]	@ (800bafc <_tx_thread_system_suspend+0x220>)
 800b9a2:	6013      	str	r3, [r2, #0]
            /* Calculate the base priority as well.  */
            base_priority =  map_index * ((UINT) 32);
#else

            /* Setup the base priority to zero.  */
            base_priority =   ((UINT) 0);
 800b9a4:	2300      	movs	r3, #0
 800b9a6:	65fb      	str	r3, [r7, #92]	@ 0x5c
#endif

            /* Setup working variable for the priority map.  */
            priority_map =    _tx_thread_priority_maps[MAP_INDEX];
 800b9a8:	4b54      	ldr	r3, [pc, #336]	@ (800bafc <_tx_thread_system_suspend+0x220>)
 800b9aa:	681b      	ldr	r3, [r3, #0]
 800b9ac:	65bb      	str	r3, [r7, #88]	@ 0x58

            /* Make a quick check for no other threads ready for execution.  */
            if (priority_map == ((ULONG) 0))
 800b9ae:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800b9b0:	2b00      	cmp	r3, #0
 800b9b2:	d12b      	bne.n	800ba0c <_tx_thread_system_suspend+0x130>
            {

                /* Nothing else is ready.  Set highest priority and execute thread
                   accordingly.  */
                _tx_thread_highest_priority =  ((UINT) TX_MAX_PRIORITIES);
 800b9b4:	4b52      	ldr	r3, [pc, #328]	@ (800bb00 <_tx_thread_system_suspend+0x224>)
 800b9b6:	2220      	movs	r2, #32
 800b9b8:	601a      	str	r2, [r3, #0]
                _tx_thread_execute_ptr =       TX_NULL;
 800b9ba:	4b52      	ldr	r3, [pc, #328]	@ (800bb04 <_tx_thread_system_suspend+0x228>)
 800b9bc:	2200      	movs	r2, #0
 800b9be:	601a      	str	r2, [r3, #0]
 800b9c0:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800b9c2:	647b      	str	r3, [r7, #68]	@ 0x44
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800b9c4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b9c6:	f383 8810 	msr	PRIMASK, r3
}
 800b9ca:	bf00      	nop
                /* Restore interrupts.  */
                TX_RESTORE

                /* Determine if preemption should take place. This is only possible if the current thread pointer is
                   not the same as the execute thread pointer AND the system state and preempt disable flags are clear.  */
                TX_THREAD_SYSTEM_RETURN_CHECK(combined_flags)
 800b9cc:	4b49      	ldr	r3, [pc, #292]	@ (800baf4 <_tx_thread_system_suspend+0x218>)
 800b9ce:	681b      	ldr	r3, [r3, #0]
 800b9d0:	657b      	str	r3, [r7, #84]	@ 0x54
                if (combined_flags == ((ULONG) 0))
 800b9d2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800b9d4:	2b00      	cmp	r3, #0
 800b9d6:	f040 8081 	bne.w	800badc <_tx_thread_system_suspend+0x200>
    *((ULONG *) 0xE000ED04) = ((ULONG) 0x10000000);
 800b9da:	4b4b      	ldr	r3, [pc, #300]	@ (800bb08 <_tx_thread_system_suspend+0x22c>)
 800b9dc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b9e0:	601a      	str	r2, [r3, #0]
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800b9e2:	f3ef 8305 	mrs	r3, IPSR
 800b9e6:	643b      	str	r3, [r7, #64]	@ 0x40
    return(ipsr_value);
 800b9e8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
    if (__get_ipsr_value() == 0)
 800b9ea:	2b00      	cmp	r3, #0
 800b9ec:	d10c      	bne.n	800ba08 <_tx_thread_system_suspend+0x12c>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800b9ee:	f3ef 8310 	mrs	r3, PRIMASK
 800b9f2:	63fb      	str	r3, [r7, #60]	@ 0x3c
    return(posture);
 800b9f4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
        interrupt_save = __get_interrupt_posture();
 800b9f6:	63bb      	str	r3, [r7, #56]	@ 0x38
    __asm__ volatile ("CPSIE  i": : : "memory");
 800b9f8:	b662      	cpsie	i
}
 800b9fa:	bf00      	nop
 800b9fc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b9fe:	637b      	str	r3, [r7, #52]	@ 0x34
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800ba00:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ba02:	f383 8810 	msr	PRIMASK, r3
}
 800ba06:	bf00      	nop
}
 800ba08:	bf00      	nop
                    /* Preemption is needed - return to the system!  */
                    _tx_thread_system_return();
                }

                /* Return to caller.  */
                return;
 800ba0a:	e067      	b.n	800badc <_tx_thread_system_suspend+0x200>
            {

                /* Other threads at different priority levels are ready to run.  */

                /* Calculate the lowest bit set in the priority map. */
                TX_LOWEST_SET_BIT_CALCULATE(priority_map, priority_bit)
 800ba0c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800ba0e:	fa93 f3a3 	rbit	r3, r3
 800ba12:	65bb      	str	r3, [r7, #88]	@ 0x58
 800ba14:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800ba16:	fab3 f383 	clz	r3, r3
 800ba1a:	663b      	str	r3, [r7, #96]	@ 0x60

                /* Setup the next highest priority variable.  */
                _tx_thread_highest_priority =  base_priority + ((UINT) priority_bit);
 800ba1c:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800ba1e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800ba20:	4413      	add	r3, r2
 800ba22:	4a37      	ldr	r2, [pc, #220]	@ (800bb00 <_tx_thread_system_suspend+0x224>)
 800ba24:	6013      	str	r3, [r2, #0]
            }
        }

        /* Determine if the suspending thread is the thread designated to execute.  */
        if (thread_ptr == _tx_thread_execute_ptr)
 800ba26:	4b37      	ldr	r3, [pc, #220]	@ (800bb04 <_tx_thread_system_suspend+0x228>)
 800ba28:	681b      	ldr	r3, [r3, #0]
 800ba2a:	687a      	ldr	r2, [r7, #4]
 800ba2c:	429a      	cmp	r2, r3
 800ba2e:	d12b      	bne.n	800ba88 <_tx_thread_system_suspend+0x1ac>
        {

            /* Pickup the highest priority thread to execute.  */
            _tx_thread_execute_ptr =  _tx_thread_priority_list[_tx_thread_highest_priority];
 800ba30:	4b33      	ldr	r3, [pc, #204]	@ (800bb00 <_tx_thread_system_suspend+0x224>)
 800ba32:	681b      	ldr	r3, [r3, #0]
 800ba34:	4a30      	ldr	r2, [pc, #192]	@ (800baf8 <_tx_thread_system_suspend+0x21c>)
 800ba36:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800ba3a:	4a32      	ldr	r2, [pc, #200]	@ (800bb04 <_tx_thread_system_suspend+0x228>)
 800ba3c:	6013      	str	r3, [r2, #0]
 800ba3e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800ba40:	633b      	str	r3, [r7, #48]	@ 0x30
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800ba42:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ba44:	f383 8810 	msr	PRIMASK, r3
}
 800ba48:	bf00      	nop
            /* Restore interrupts.  */
            TX_RESTORE

            /* Determine if preemption should take place. This is only possible if the current thread pointer is
               not the same as the execute thread pointer AND the system state and preempt disable flags are clear.  */
            TX_THREAD_SYSTEM_RETURN_CHECK(combined_flags)
 800ba4a:	4b2a      	ldr	r3, [pc, #168]	@ (800baf4 <_tx_thread_system_suspend+0x218>)
 800ba4c:	681b      	ldr	r3, [r3, #0]
 800ba4e:	657b      	str	r3, [r7, #84]	@ 0x54
            if (combined_flags == ((ULONG) 0))
 800ba50:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800ba52:	2b00      	cmp	r3, #0
 800ba54:	d144      	bne.n	800bae0 <_tx_thread_system_suspend+0x204>
    *((ULONG *) 0xE000ED04) = ((ULONG) 0x10000000);
 800ba56:	4b2c      	ldr	r3, [pc, #176]	@ (800bb08 <_tx_thread_system_suspend+0x22c>)
 800ba58:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800ba5c:	601a      	str	r2, [r3, #0]
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800ba5e:	f3ef 8305 	mrs	r3, IPSR
 800ba62:	62fb      	str	r3, [r7, #44]	@ 0x2c
    return(ipsr_value);
 800ba64:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    if (__get_ipsr_value() == 0)
 800ba66:	2b00      	cmp	r3, #0
 800ba68:	d10c      	bne.n	800ba84 <_tx_thread_system_suspend+0x1a8>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800ba6a:	f3ef 8310 	mrs	r3, PRIMASK
 800ba6e:	62bb      	str	r3, [r7, #40]	@ 0x28
    return(posture);
 800ba70:	6abb      	ldr	r3, [r7, #40]	@ 0x28
        interrupt_save = __get_interrupt_posture();
 800ba72:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile ("CPSIE  i": : : "memory");
 800ba74:	b662      	cpsie	i
}
 800ba76:	bf00      	nop
 800ba78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ba7a:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800ba7c:	6a3b      	ldr	r3, [r7, #32]
 800ba7e:	f383 8810 	msr	PRIMASK, r3
}
 800ba82:	bf00      	nop
}
 800ba84:	bf00      	nop
                /* Preemption is needed - return to the system!  */
                _tx_thread_system_return();
            }

            /* Return to caller.  */
            return;
 800ba86:	e02b      	b.n	800bae0 <_tx_thread_system_suspend+0x204>
 800ba88:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800ba8a:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800ba8c:	69fb      	ldr	r3, [r7, #28]
 800ba8e:	f383 8810 	msr	PRIMASK, r3
}
 800ba92:	bf00      	nop

    /* Restore interrupts.  */
    TX_RESTORE

    /* Determine if a preemption condition is present.  */
    if (current_thread != _tx_thread_execute_ptr)
 800ba94:	4b1b      	ldr	r3, [pc, #108]	@ (800bb04 <_tx_thread_system_suspend+0x228>)
 800ba96:	681b      	ldr	r3, [r3, #0]
 800ba98:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 800ba9a:	429a      	cmp	r2, r3
 800ba9c:	d022      	beq.n	800bae4 <_tx_thread_system_suspend+0x208>
        TX_THREAD_STACK_CHECK(thread_ptr)
#endif

        /* Determine if preemption should take place. This is only possible if the current thread pointer is
           not the same as the execute thread pointer AND the system state and preempt disable flags are clear.  */
        TX_THREAD_SYSTEM_RETURN_CHECK(combined_flags)
 800ba9e:	4b15      	ldr	r3, [pc, #84]	@ (800baf4 <_tx_thread_system_suspend+0x218>)
 800baa0:	681b      	ldr	r3, [r3, #0]
 800baa2:	657b      	str	r3, [r7, #84]	@ 0x54
        if (combined_flags == ((ULONG) 0))
 800baa4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800baa6:	2b00      	cmp	r3, #0
 800baa8:	d11c      	bne.n	800bae4 <_tx_thread_system_suspend+0x208>
    *((ULONG *) 0xE000ED04) = ((ULONG) 0x10000000);
 800baaa:	4b17      	ldr	r3, [pc, #92]	@ (800bb08 <_tx_thread_system_suspend+0x22c>)
 800baac:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800bab0:	601a      	str	r2, [r3, #0]
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800bab2:	f3ef 8305 	mrs	r3, IPSR
 800bab6:	61bb      	str	r3, [r7, #24]
    return(ipsr_value);
 800bab8:	69bb      	ldr	r3, [r7, #24]
    if (__get_ipsr_value() == 0)
 800baba:	2b00      	cmp	r3, #0
 800babc:	d10c      	bne.n	800bad8 <_tx_thread_system_suspend+0x1fc>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800babe:	f3ef 8310 	mrs	r3, PRIMASK
 800bac2:	617b      	str	r3, [r7, #20]
    return(posture);
 800bac4:	697b      	ldr	r3, [r7, #20]
        interrupt_save = __get_interrupt_posture();
 800bac6:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("CPSIE  i": : : "memory");
 800bac8:	b662      	cpsie	i
}
 800baca:	bf00      	nop
 800bacc:	693b      	ldr	r3, [r7, #16]
 800bace:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800bad0:	68fb      	ldr	r3, [r7, #12]
 800bad2:	f383 8810 	msr	PRIMASK, r3
}
 800bad6:	bf00      	nop
}
 800bad8:	bf00      	nop
            _tx_thread_system_return();
        }
    }

    /* Return to caller.  */
    return;
 800bada:	e003      	b.n	800bae4 <_tx_thread_system_suspend+0x208>
                return;
 800badc:	bf00      	nop
 800bade:	e002      	b.n	800bae6 <_tx_thread_system_suspend+0x20a>
            return;
 800bae0:	bf00      	nop
 800bae2:	e000      	b.n	800bae6 <_tx_thread_system_suspend+0x20a>
    return;
 800bae4:	bf00      	nop
}
 800bae6:	3778      	adds	r7, #120	@ 0x78
 800bae8:	46bd      	mov	sp, r7
 800baea:	bd80      	pop	{r7, pc}
 800baec:	2001192c 	.word	0x2001192c
 800baf0:	20011f30 	.word	0x20011f30
 800baf4:	200119c4 	.word	0x200119c4
 800baf8:	20011944 	.word	0x20011944
 800bafc:	2001193c 	.word	0x2001193c
 800bb00:	20011940 	.word	0x20011940
 800bb04:	20011930 	.word	0x20011930
 800bb08:	e000ed04 	.word	0xe000ed04

0800bb0c <_tx_thread_terminate>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_thread_terminate(TX_THREAD *thread_ptr)
{
 800bb0c:	b580      	push	{r7, lr}
 800bb0e:	b0ac      	sub	sp, #176	@ 0xb0
 800bb10:	af00      	add	r7, sp, #0
 800bb12:	6078      	str	r0, [r7, #4]
UINT        status;
ULONG       suspension_sequence;


    /* Default to successful completion.  */
    status =  TX_SUCCESS;
 800bb14:	2300      	movs	r3, #0
 800bb16:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800bb1a:	f3ef 8310 	mrs	r3, PRIMASK
 800bb1e:	67fb      	str	r3, [r7, #124]	@ 0x7c
    return(posture);
 800bb20:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
    int_posture = __get_interrupt_posture();
 800bb22:	67bb      	str	r3, [r7, #120]	@ 0x78
    __asm__ volatile ("CPSID i" : : : "memory");
 800bb24:	b672      	cpsid	i
    return(int_posture);
 800bb26:	6fbb      	ldr	r3, [r7, #120]	@ 0x78

    /* Lockout interrupts while the thread is being terminated.  */
    TX_DISABLE
 800bb28:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

    /* Deactivate thread timer, if active.  */
    _tx_timer_system_deactivate(&thread_ptr -> tx_thread_timer);
 800bb2c:	687b      	ldr	r3, [r7, #4]
 800bb2e:	334c      	adds	r3, #76	@ 0x4c
 800bb30:	4618      	mov	r0, r3
 800bb32:	f000 fb17 	bl	800c164 <_tx_timer_system_deactivate>

    /* Log this kernel call.  */
    TX_EL_THREAD_TERMINATE_INSERT

    /* Is the thread already terminated?  */
    if (thread_ptr -> tx_thread_state == TX_TERMINATED)
 800bb36:	687b      	ldr	r3, [r7, #4]
 800bb38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bb3a:	2b02      	cmp	r3, #2
 800bb3c:	d10a      	bne.n	800bb54 <_tx_thread_terminate+0x48>
 800bb3e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800bb42:	677b      	str	r3, [r7, #116]	@ 0x74
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800bb44:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800bb46:	f383 8810 	msr	PRIMASK, r3
}
 800bb4a:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Return success since thread is already terminated.  */
        status =  TX_SUCCESS;
 800bb4c:	2300      	movs	r3, #0
 800bb4e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800bb52:	e148      	b.n	800bde6 <_tx_thread_terminate+0x2da>
    }

    /* Check the specified thread's current status.  */
    else if (thread_ptr -> tx_thread_state != TX_COMPLETED)
 800bb54:	687b      	ldr	r3, [r7, #4]
 800bb56:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bb58:	2b01      	cmp	r3, #1
 800bb5a:	f000 813d 	beq.w	800bdd8 <_tx_thread_terminate+0x2cc>
    {

        /* Disable preemption.  */
        _tx_thread_preempt_disable++;
 800bb5e:	4ba6      	ldr	r3, [pc, #664]	@ (800bdf8 <_tx_thread_terminate+0x2ec>)
 800bb60:	681b      	ldr	r3, [r3, #0]
 800bb62:	3301      	adds	r3, #1
 800bb64:	4aa4      	ldr	r2, [pc, #656]	@ (800bdf8 <_tx_thread_terminate+0x2ec>)
 800bb66:	6013      	str	r3, [r2, #0]
        /* Pickup the entry/exit application callback routine.  */
        entry_exit_notify =  thread_ptr -> tx_thread_entry_exit_notify;
#endif

        /* Check to see if the thread is currently ready.  */
        if (thread_ptr -> tx_thread_state == TX_READY)
 800bb68:	687b      	ldr	r3, [r7, #4]
 800bb6a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bb6c:	2b00      	cmp	r3, #0
 800bb6e:	d17a      	bne.n	800bc66 <_tx_thread_terminate+0x15a>
        {

            /* Set the state to terminated.  */
            thread_ptr -> tx_thread_state =  TX_TERMINATED;
 800bb70:	687b      	ldr	r3, [r7, #4]
 800bb72:	2202      	movs	r2, #2
 800bb74:	631a      	str	r2, [r3, #48]	@ 0x30
            /* Call actual non-interruptable thread suspension routine.  */
            _tx_thread_system_ni_suspend(thread_ptr, ((ULONG) 0));
#else

            /* Set the suspending flag.  */
            thread_ptr -> tx_thread_suspending =  TX_TRUE;
 800bb76:	687b      	ldr	r3, [r7, #4]
 800bb78:	2201      	movs	r2, #1
 800bb7a:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Setup for no timeout period.  */
            thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks =  ((ULONG) 0);
 800bb7c:	687b      	ldr	r3, [r7, #4]
 800bb7e:	2200      	movs	r2, #0
 800bb80:	64da      	str	r2, [r3, #76]	@ 0x4c

            /* Disable preemption.  */
            _tx_thread_preempt_disable++;
 800bb82:	4b9d      	ldr	r3, [pc, #628]	@ (800bdf8 <_tx_thread_terminate+0x2ec>)
 800bb84:	681b      	ldr	r3, [r3, #0]
 800bb86:	3301      	adds	r3, #1
 800bb88:	4a9b      	ldr	r2, [pc, #620]	@ (800bdf8 <_tx_thread_terminate+0x2ec>)
 800bb8a:	6013      	str	r3, [r2, #0]
 800bb8c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800bb90:	66fb      	str	r3, [r7, #108]	@ 0x6c
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800bb92:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800bb94:	f383 8810 	msr	PRIMASK, r3
}
 800bb98:	bf00      	nop
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800bb9a:	f3ef 8305 	mrs	r3, IPSR
 800bb9e:	673b      	str	r3, [r7, #112]	@ 0x70
    return(ipsr_value);
 800bba0:	6f3a      	ldr	r2, [r7, #112]	@ 0x70

            /* Restore interrupts.  */
            TX_RESTORE

            /* Perform any additional activities for tool or user purpose.  */
            TX_THREAD_TERMINATED_EXTENSION(thread_ptr)
 800bba2:	4b96      	ldr	r3, [pc, #600]	@ (800bdfc <_tx_thread_terminate+0x2f0>)
 800bba4:	681b      	ldr	r3, [r3, #0]
 800bba6:	4313      	orrs	r3, r2
 800bba8:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800bbac:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800bbb0:	2b00      	cmp	r3, #0
 800bbb2:	d118      	bne.n	800bbe6 <_tx_thread_terminate+0xda>
 800bbb4:	4b92      	ldr	r3, [pc, #584]	@ (800be00 <_tx_thread_terminate+0x2f4>)
 800bbb6:	681b      	ldr	r3, [r3, #0]
 800bbb8:	687a      	ldr	r2, [r7, #4]
 800bbba:	429a      	cmp	r2, r3
 800bbbc:	d113      	bne.n	800bbe6 <_tx_thread_terminate+0xda>
    __asm__ volatile (" MRS  %0,CONTROL ": "=r" (control_value) );
 800bbbe:	f3ef 8314 	mrs	r3, CONTROL
 800bbc2:	667b      	str	r3, [r7, #100]	@ 0x64
    return(control_value);
 800bbc4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800bbc6:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800bbca:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800bbce:	f023 0304 	bic.w	r3, r3, #4
 800bbd2:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800bbd6:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800bbda:	66bb      	str	r3, [r7, #104]	@ 0x68
    __asm__ volatile (" MSR  CONTROL,%0": : "r" (control_value): "memory" );
 800bbdc:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800bbde:	f383 8814 	msr	CONTROL, r3
}
 800bbe2:	bf00      	nop
 800bbe4:	e032      	b.n	800bc4c <_tx_thread_terminate+0x140>
 800bbe6:	4b87      	ldr	r3, [pc, #540]	@ (800be04 <_tx_thread_terminate+0x2f8>)
 800bbe8:	681b      	ldr	r3, [r3, #0]
 800bbea:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800bbee:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800bbf2:	f003 0301 	and.w	r3, r3, #1
 800bbf6:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800bbfa:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800bbfe:	2b01      	cmp	r3, #1
 800bc00:	d124      	bne.n	800bc4c <_tx_thread_terminate+0x140>
    __asm__ volatile (" MRS  %0,CONTROL ": "=r" (control_value) );
 800bc02:	f3ef 8314 	mrs	r3, CONTROL
 800bc06:	663b      	str	r3, [r7, #96]	@ 0x60
    return(control_value);
 800bc08:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800bc0a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800bc0e:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800bc12:	f003 0304 	and.w	r3, r3, #4
 800bc16:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800bc1a:	eeb0 0a40 	vmov.f32	s0, s0
 800bc1e:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800bc22:	2b00      	cmp	r3, #0
 800bc24:	d112      	bne.n	800bc4c <_tx_thread_terminate+0x140>
    __asm__ volatile (" MRS  %0,CONTROL ": "=r" (control_value) );
 800bc26:	f3ef 8314 	mrs	r3, CONTROL
 800bc2a:	65bb      	str	r3, [r7, #88]	@ 0x58
    return(control_value);
 800bc2c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800bc2e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800bc32:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800bc36:	f023 0304 	bic.w	r3, r3, #4
 800bc3a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800bc3e:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800bc42:	65fb      	str	r3, [r7, #92]	@ 0x5c
    __asm__ volatile (" MSR  CONTROL,%0": : "r" (control_value): "memory" );
 800bc44:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800bc46:	f383 8814 	msr	CONTROL, r3
}
 800bc4a:	bf00      	nop
                (entry_exit_notify)(thread_ptr, TX_THREAD_EXIT);
            }
#endif

            /* Call actual thread suspension routine.  */
            _tx_thread_system_suspend(thread_ptr);
 800bc4c:	6878      	ldr	r0, [r7, #4]
 800bc4e:	f7ff fe45 	bl	800b8dc <_tx_thread_system_suspend>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800bc52:	f3ef 8310 	mrs	r3, PRIMASK
 800bc56:	657b      	str	r3, [r7, #84]	@ 0x54
    return(posture);
 800bc58:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
    int_posture = __get_interrupt_posture();
 800bc5a:	653b      	str	r3, [r7, #80]	@ 0x50
    __asm__ volatile ("CPSID i" : : : "memory");
 800bc5c:	b672      	cpsid	i
    return(int_posture);
 800bc5e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50

            /* Disable interrupts.  */
            TX_DISABLE
 800bc60:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800bc64:	e094      	b.n	800bd90 <_tx_thread_terminate+0x284>
        }
        else
        {

            /* Change the state to terminated.  */
            thread_ptr -> tx_thread_state =    TX_TERMINATED;
 800bc66:	687b      	ldr	r3, [r7, #4]
 800bc68:	2202      	movs	r2, #2
 800bc6a:	631a      	str	r2, [r3, #48]	@ 0x30
            /* Thread state change.  */
            TX_THREAD_STATE_CHANGE(thread_ptr, TX_TERMINATED)

            /* Set the suspending flag.  This prevents the thread from being
               resumed before the cleanup routine is executed.  */
            thread_ptr -> tx_thread_suspending =  TX_TRUE;
 800bc6c:	687b      	ldr	r3, [r7, #4]
 800bc6e:	2201      	movs	r2, #1
 800bc70:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Pickup the cleanup routine address.  */
            suspend_cleanup =  thread_ptr -> tx_thread_suspend_cleanup;
 800bc72:	687b      	ldr	r3, [r7, #4]
 800bc74:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800bc76:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

#ifndef TX_NOT_INTERRUPTABLE

            /* Pickup the suspension sequence number that is used later to verify that the
               cleanup is still necessary.  */
            suspension_sequence =  thread_ptr -> tx_thread_suspension_sequence;
 800bc7a:	687b      	ldr	r3, [r7, #4]
 800bc7c:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800bc80:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800bc84:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800bc88:	64fb      	str	r3, [r7, #76]	@ 0x4c
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800bc8a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800bc8c:	f383 8810 	msr	PRIMASK, r3
}
 800bc90:	bf00      	nop
            /* Restore interrupts.  */
            TX_RESTORE
#endif

            /* Call any cleanup routines.  */
            if (suspend_cleanup != TX_NULL)
 800bc92:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800bc96:	2b00      	cmp	r3, #0
 800bc98:	d005      	beq.n	800bca6 <_tx_thread_terminate+0x19a>
            {

                /* Yes, there is a function to call.  */
                (suspend_cleanup)(thread_ptr, suspension_sequence);
 800bc9a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800bc9e:	f8d7 10a0 	ldr.w	r1, [r7, #160]	@ 0xa0
 800bca2:	6878      	ldr	r0, [r7, #4]
 800bca4:	4798      	blx	r3
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800bca6:	f3ef 8310 	mrs	r3, PRIMASK
 800bcaa:	643b      	str	r3, [r7, #64]	@ 0x40
    return(posture);
 800bcac:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
    int_posture = __get_interrupt_posture();
 800bcae:	63fb      	str	r3, [r7, #60]	@ 0x3c
    __asm__ volatile ("CPSID i" : : : "memory");
 800bcb0:	b672      	cpsid	i
    return(int_posture);
 800bcb2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
            }

#ifndef TX_NOT_INTERRUPTABLE

            /* Disable interrupts.  */
            TX_DISABLE
 800bcb4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
#endif

            /* Clear the suspending flag.  */
            thread_ptr -> tx_thread_suspending =  TX_FALSE;
 800bcb8:	687b      	ldr	r3, [r7, #4]
 800bcba:	2200      	movs	r2, #0
 800bcbc:	639a      	str	r2, [r3, #56]	@ 0x38
 800bcbe:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800bcc2:	647b      	str	r3, [r7, #68]	@ 0x44
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800bcc4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800bcc6:	f383 8810 	msr	PRIMASK, r3
}
 800bcca:	bf00      	nop
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800bccc:	f3ef 8305 	mrs	r3, IPSR
 800bcd0:	64bb      	str	r3, [r7, #72]	@ 0x48
    return(ipsr_value);
 800bcd2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
            /* Restore interrupts.  */
            TX_RESTORE
#endif

            /* Perform any additional activities for tool or user purpose.  */
            TX_THREAD_TERMINATED_EXTENSION(thread_ptr)
 800bcd4:	4b49      	ldr	r3, [pc, #292]	@ (800bdfc <_tx_thread_terminate+0x2f0>)
 800bcd6:	681b      	ldr	r3, [r3, #0]
 800bcd8:	4313      	orrs	r3, r2
 800bcda:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800bcde:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800bce2:	2b00      	cmp	r3, #0
 800bce4:	d118      	bne.n	800bd18 <_tx_thread_terminate+0x20c>
 800bce6:	4b46      	ldr	r3, [pc, #280]	@ (800be00 <_tx_thread_terminate+0x2f4>)
 800bce8:	681b      	ldr	r3, [r3, #0]
 800bcea:	687a      	ldr	r2, [r7, #4]
 800bcec:	429a      	cmp	r2, r3
 800bcee:	d113      	bne.n	800bd18 <_tx_thread_terminate+0x20c>
    __asm__ volatile (" MRS  %0,CONTROL ": "=r" (control_value) );
 800bcf0:	f3ef 8314 	mrs	r3, CONTROL
 800bcf4:	637b      	str	r3, [r7, #52]	@ 0x34
    return(control_value);
 800bcf6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bcf8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800bcfc:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800bd00:	f023 0304 	bic.w	r3, r3, #4
 800bd04:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800bd08:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800bd0c:	63bb      	str	r3, [r7, #56]	@ 0x38
    __asm__ volatile (" MSR  CONTROL,%0": : "r" (control_value): "memory" );
 800bd0e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bd10:	f383 8814 	msr	CONTROL, r3
}
 800bd14:	bf00      	nop
 800bd16:	e032      	b.n	800bd7e <_tx_thread_terminate+0x272>
 800bd18:	4b3a      	ldr	r3, [pc, #232]	@ (800be04 <_tx_thread_terminate+0x2f8>)
 800bd1a:	681b      	ldr	r3, [r3, #0]
 800bd1c:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800bd20:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800bd24:	f003 0301 	and.w	r3, r3, #1
 800bd28:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800bd2c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800bd30:	2b01      	cmp	r3, #1
 800bd32:	d124      	bne.n	800bd7e <_tx_thread_terminate+0x272>
    __asm__ volatile (" MRS  %0,CONTROL ": "=r" (control_value) );
 800bd34:	f3ef 8314 	mrs	r3, CONTROL
 800bd38:	633b      	str	r3, [r7, #48]	@ 0x30
    return(control_value);
 800bd3a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bd3c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800bd40:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800bd44:	f003 0304 	and.w	r3, r3, #4
 800bd48:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800bd4c:	eeb0 0a40 	vmov.f32	s0, s0
 800bd50:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800bd54:	2b00      	cmp	r3, #0
 800bd56:	d112      	bne.n	800bd7e <_tx_thread_terminate+0x272>
    __asm__ volatile (" MRS  %0,CONTROL ": "=r" (control_value) );
 800bd58:	f3ef 8314 	mrs	r3, CONTROL
 800bd5c:	62bb      	str	r3, [r7, #40]	@ 0x28
    return(control_value);
 800bd5e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bd60:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800bd64:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800bd68:	f023 0304 	bic.w	r3, r3, #4
 800bd6c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800bd70:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800bd74:	62fb      	str	r3, [r7, #44]	@ 0x2c
    __asm__ volatile (" MSR  CONTROL,%0": : "r" (control_value): "memory" );
 800bd76:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bd78:	f383 8814 	msr	CONTROL, r3
}
 800bd7c:	bf00      	nop
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800bd7e:	f3ef 8310 	mrs	r3, PRIMASK
 800bd82:	627b      	str	r3, [r7, #36]	@ 0x24
    return(posture);
 800bd84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    int_posture = __get_interrupt_posture();
 800bd86:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("CPSID i" : : : "memory");
 800bd88:	b672      	cpsid	i
    return(int_posture);
 800bd8a:	6a3b      	ldr	r3, [r7, #32]
#endif

#ifndef TX_NOT_INTERRUPTABLE

            /* Disable interrupts.  */
            TX_DISABLE
 800bd8c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800bd90:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800bd94:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800bd96:	69fb      	ldr	r3, [r7, #28]
 800bd98:	f383 8810 	msr	PRIMASK, r3
}
 800bd9c:	bf00      	nop
        /* Restore interrupts.  */
        TX_RESTORE
#endif

        /* Determine if the application is using mutexes.  */
        if (_tx_thread_mutex_release != TX_NULL)
 800bd9e:	4b1a      	ldr	r3, [pc, #104]	@ (800be08 <_tx_thread_terminate+0x2fc>)
 800bda0:	681b      	ldr	r3, [r3, #0]
 800bda2:	2b00      	cmp	r3, #0
 800bda4:	d003      	beq.n	800bdae <_tx_thread_terminate+0x2a2>
        {

            /* Yes, call the mutex release function via a function pointer that
               is setup during initialization.  */
            (_tx_thread_mutex_release)(thread_ptr);
 800bda6:	4b18      	ldr	r3, [pc, #96]	@ (800be08 <_tx_thread_terminate+0x2fc>)
 800bda8:	681b      	ldr	r3, [r3, #0]
 800bdaa:	6878      	ldr	r0, [r7, #4]
 800bdac:	4798      	blx	r3
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800bdae:	f3ef 8310 	mrs	r3, PRIMASK
 800bdb2:	617b      	str	r3, [r7, #20]
    return(posture);
 800bdb4:	697b      	ldr	r3, [r7, #20]
    int_posture = __get_interrupt_posture();
 800bdb6:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("CPSID i" : : : "memory");
 800bdb8:	b672      	cpsid	i
    return(int_posture);
 800bdba:	693b      	ldr	r3, [r7, #16]
        }

#ifndef TX_NOT_INTERRUPTABLE

        /* Disable interrupts.  */
        TX_DISABLE
 800bdbc:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
#endif

        /* Enable preemption.  */
        _tx_thread_preempt_disable--;
 800bdc0:	4b0d      	ldr	r3, [pc, #52]	@ (800bdf8 <_tx_thread_terminate+0x2ec>)
 800bdc2:	681b      	ldr	r3, [r3, #0]
 800bdc4:	3b01      	subs	r3, #1
 800bdc6:	4a0c      	ldr	r2, [pc, #48]	@ (800bdf8 <_tx_thread_terminate+0x2ec>)
 800bdc8:	6013      	str	r3, [r2, #0]
 800bdca:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800bdce:	61bb      	str	r3, [r7, #24]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800bdd0:	69bb      	ldr	r3, [r7, #24]
 800bdd2:	f383 8810 	msr	PRIMASK, r3
}
 800bdd6:	e006      	b.n	800bde6 <_tx_thread_terminate+0x2da>
 800bdd8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800bddc:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800bdde:	68fb      	ldr	r3, [r7, #12]
 800bde0:	f383 8810 	msr	PRIMASK, r3
}
 800bde4:	bf00      	nop
        /* Restore interrupts.  */
        TX_RESTORE
    }

    /* Check for preemption.  */
    _tx_thread_system_preempt_check();
 800bde6:	f7ff fc3f 	bl	800b668 <_tx_thread_system_preempt_check>

    /* Return completion status.  */
    return(status);
 800bdea:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
}
 800bdee:	4618      	mov	r0, r3
 800bdf0:	37b0      	adds	r7, #176	@ 0xb0
 800bdf2:	46bd      	mov	sp, r7
 800bdf4:	bd80      	pop	{r7, pc}
 800bdf6:	bf00      	nop
 800bdf8:	200119c4 	.word	0x200119c4
 800bdfc:	2000000c 	.word	0x2000000c
 800be00:	2001192c 	.word	0x2001192c
 800be04:	e000ef34 	.word	0xe000ef34
 800be08:	200119c8 	.word	0x200119c8

0800be0c <_tx_thread_time_slice>:
/*                                            TX_NO_TIMER is defined,     */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_thread_time_slice(VOID)
{
 800be0c:	b480      	push	{r7}
 800be0e:	b087      	sub	sp, #28
 800be10:	af00      	add	r7, sp, #0
ULONG           system_state;
UINT            preempt_disable;
#endif

    /* Pickup thread pointer.  */
    TX_THREAD_GET_CURRENT(thread_ptr)
 800be12:	4b21      	ldr	r3, [pc, #132]	@ (800be98 <_tx_thread_time_slice+0x8c>)
 800be14:	681b      	ldr	r3, [r3, #0]
 800be16:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800be18:	f3ef 8310 	mrs	r3, PRIMASK
 800be1c:	60fb      	str	r3, [r7, #12]
    return(posture);
 800be1e:	68fb      	ldr	r3, [r7, #12]
    int_posture = __get_interrupt_posture();
 800be20:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("CPSID i" : : : "memory");
 800be22:	b672      	cpsid	i
    return(int_posture);
 800be24:	68bb      	ldr	r3, [r7, #8]
    /* Set the next thread pointer to NULL.  */
    next_thread_ptr =  TX_NULL;
#endif

    /* Lockout interrupts while the time-slice is evaluated.  */
    TX_DISABLE
 800be26:	613b      	str	r3, [r7, #16]

    /* Clear the expired time-slice flag.  */
    _tx_timer_expired_time_slice =  TX_FALSE;
 800be28:	4b1c      	ldr	r3, [pc, #112]	@ (800be9c <_tx_thread_time_slice+0x90>)
 800be2a:	2200      	movs	r2, #0
 800be2c:	601a      	str	r2, [r3, #0]

    /* Make sure the thread pointer is valid.  */
    if (thread_ptr != TX_NULL)
 800be2e:	697b      	ldr	r3, [r7, #20]
 800be30:	2b00      	cmp	r3, #0
 800be32:	d024      	beq.n	800be7e <_tx_thread_time_slice+0x72>
    {

        /* Make sure the thread is still active, i.e. not suspended.  */
        if (thread_ptr -> tx_thread_state == TX_READY)
 800be34:	697b      	ldr	r3, [r7, #20]
 800be36:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800be38:	2b00      	cmp	r3, #0
 800be3a:	d120      	bne.n	800be7e <_tx_thread_time_slice+0x72>
        {

            /* Setup a fresh time-slice for the thread.  */
            thread_ptr -> tx_thread_time_slice =  thread_ptr -> tx_thread_new_time_slice;
 800be3c:	697b      	ldr	r3, [r7, #20]
 800be3e:	69da      	ldr	r2, [r3, #28]
 800be40:	697b      	ldr	r3, [r7, #20]
 800be42:	619a      	str	r2, [r3, #24]

            /* Reset the actual time-slice variable.  */
            _tx_timer_time_slice =  thread_ptr -> tx_thread_time_slice;
 800be44:	697b      	ldr	r3, [r7, #20]
 800be46:	699b      	ldr	r3, [r3, #24]
 800be48:	4a15      	ldr	r2, [pc, #84]	@ (800bea0 <_tx_thread_time_slice+0x94>)
 800be4a:	6013      	str	r3, [r2, #0]

            /* Determine if there is another thread at the same priority and preemption-threshold
               is not set.  Preemption-threshold overrides time-slicing.  */
            if (thread_ptr -> tx_thread_ready_next != thread_ptr)
 800be4c:	697b      	ldr	r3, [r7, #20]
 800be4e:	6a1b      	ldr	r3, [r3, #32]
 800be50:	697a      	ldr	r2, [r7, #20]
 800be52:	429a      	cmp	r2, r3
 800be54:	d013      	beq.n	800be7e <_tx_thread_time_slice+0x72>
            {

                /* Check to see if preemption-threshold is not being used.  */
                if (thread_ptr -> tx_thread_priority == thread_ptr -> tx_thread_preempt_threshold)
 800be56:	697b      	ldr	r3, [r7, #20]
 800be58:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800be5a:	697b      	ldr	r3, [r7, #20]
 800be5c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800be5e:	429a      	cmp	r2, r3
 800be60:	d10d      	bne.n	800be7e <_tx_thread_time_slice+0x72>

                    /* Preemption-threshold is not being used by this thread.  */

                    /* There is another thread at this priority, make it the highest at
                       this priority level.  */
                    _tx_thread_priority_list[thread_ptr -> tx_thread_priority] =  thread_ptr -> tx_thread_ready_next;
 800be62:	697b      	ldr	r3, [r7, #20]
 800be64:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800be66:	697a      	ldr	r2, [r7, #20]
 800be68:	6a12      	ldr	r2, [r2, #32]
 800be6a:	490e      	ldr	r1, [pc, #56]	@ (800bea4 <_tx_thread_time_slice+0x98>)
 800be6c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

                    /* Designate the highest priority thread as the one to execute.  Don't use this
                       thread's priority as an index just in case a higher priority thread is now
                       ready!  */
                    _tx_thread_execute_ptr =  _tx_thread_priority_list[_tx_thread_highest_priority];
 800be70:	4b0d      	ldr	r3, [pc, #52]	@ (800bea8 <_tx_thread_time_slice+0x9c>)
 800be72:	681b      	ldr	r3, [r3, #0]
 800be74:	4a0b      	ldr	r2, [pc, #44]	@ (800bea4 <_tx_thread_time_slice+0x98>)
 800be76:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800be7a:	4a0c      	ldr	r2, [pc, #48]	@ (800beac <_tx_thread_time_slice+0xa0>)
 800be7c:	6013      	str	r3, [r2, #0]
 800be7e:	693b      	ldr	r3, [r7, #16]
 800be80:	607b      	str	r3, [r7, #4]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800be82:	687b      	ldr	r3, [r7, #4]
 800be84:	f383 8810 	msr	PRIMASK, r3
}
 800be88:	bf00      	nop

        /* Yes, check this thread's stack.  */
        TX_THREAD_STACK_CHECK(next_thread_ptr)
    }
#endif
}
 800be8a:	bf00      	nop
 800be8c:	371c      	adds	r7, #28
 800be8e:	46bd      	mov	sp, r7
 800be90:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be94:	4770      	bx	lr
 800be96:	bf00      	nop
 800be98:	2001192c 	.word	0x2001192c
 800be9c:	200119d4 	.word	0x200119d4
 800bea0:	20011f30 	.word	0x20011f30
 800bea4:	20011944 	.word	0x20011944
 800bea8:	20011940 	.word	0x20011940
 800beac:	20011930 	.word	0x20011930

0800beb0 <_tx_thread_timeout>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_thread_timeout(ULONG timeout_input)
{
 800beb0:	b580      	push	{r7, lr}
 800beb2:	b08a      	sub	sp, #40	@ 0x28
 800beb4:	af00      	add	r7, sp, #0
 800beb6:	6078      	str	r0, [r7, #4]
VOID            (*suspend_cleanup)(struct TX_THREAD_STRUCT *suspend_thread_ptr, ULONG suspension_sequence);
ULONG           suspension_sequence;


    /* Pickup the thread pointer.  */
    TX_THREAD_TIMEOUT_POINTER_SETUP(thread_ptr)
 800beb8:	687b      	ldr	r3, [r7, #4]
 800beba:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800bebc:	f3ef 8310 	mrs	r3, PRIMASK
 800bec0:	617b      	str	r3, [r7, #20]
    return(posture);
 800bec2:	697b      	ldr	r3, [r7, #20]
    int_posture = __get_interrupt_posture();
 800bec4:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("CPSID i" : : : "memory");
 800bec6:	b672      	cpsid	i
    return(int_posture);
 800bec8:	693b      	ldr	r3, [r7, #16]

    /* Disable interrupts.  */
    TX_DISABLE
 800beca:	623b      	str	r3, [r7, #32]

    /* Determine how the thread is currently suspended.  */
    if (thread_ptr -> tx_thread_state == TX_SLEEP)
 800becc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bece:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bed0:	2b04      	cmp	r3, #4
 800bed2:	d10e      	bne.n	800bef2 <_tx_thread_timeout+0x42>
        /* Restore interrupts.  */
        TX_RESTORE
#else

        /* Increment the disable preemption flag.  */
        _tx_thread_preempt_disable++;
 800bed4:	4b13      	ldr	r3, [pc, #76]	@ (800bf24 <_tx_thread_timeout+0x74>)
 800bed6:	681b      	ldr	r3, [r3, #0]
 800bed8:	3301      	adds	r3, #1
 800beda:	4a12      	ldr	r2, [pc, #72]	@ (800bf24 <_tx_thread_timeout+0x74>)
 800bedc:	6013      	str	r3, [r2, #0]
 800bede:	6a3b      	ldr	r3, [r7, #32]
 800bee0:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800bee2:	68fb      	ldr	r3, [r7, #12]
 800bee4:	f383 8810 	msr	PRIMASK, r3
}
 800bee8:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Lift the suspension on the sleeping thread.  */
        _tx_thread_system_resume(thread_ptr);
 800beea:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800beec:	f7ff fbf6 	bl	800b6dc <_tx_thread_system_resume>

        /* Restore interrupts.  */
        TX_RESTORE
#endif
    }
}
 800bef0:	e013      	b.n	800bf1a <_tx_thread_timeout+0x6a>
        suspend_cleanup =  thread_ptr -> tx_thread_suspend_cleanup;
 800bef2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bef4:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800bef6:	61fb      	str	r3, [r7, #28]
        suspension_sequence =  thread_ptr -> tx_thread_suspension_sequence;
 800bef8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800befa:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800befe:	61bb      	str	r3, [r7, #24]
 800bf00:	6a3b      	ldr	r3, [r7, #32]
 800bf02:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800bf04:	68bb      	ldr	r3, [r7, #8]
 800bf06:	f383 8810 	msr	PRIMASK, r3
}
 800bf0a:	bf00      	nop
        if (suspend_cleanup != TX_NULL)
 800bf0c:	69fb      	ldr	r3, [r7, #28]
 800bf0e:	2b00      	cmp	r3, #0
 800bf10:	d003      	beq.n	800bf1a <_tx_thread_timeout+0x6a>
            (suspend_cleanup)(thread_ptr, suspension_sequence);
 800bf12:	69fb      	ldr	r3, [r7, #28]
 800bf14:	69b9      	ldr	r1, [r7, #24]
 800bf16:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800bf18:	4798      	blx	r3
}
 800bf1a:	bf00      	nop
 800bf1c:	3728      	adds	r7, #40	@ 0x28
 800bf1e:	46bd      	mov	sp, r7
 800bf20:	bd80      	pop	{r7, pc}
 800bf22:	bf00      	nop
 800bf24:	200119c4 	.word	0x200119c4

0800bf28 <_tx_time_get>:
/*  12-31-2020     Andres Mlinar            Modified comment(s),          */
/*                                            resulting in version 6.1.3  */
/*                                                                        */
/**************************************************************************/
ULONG  _tx_time_get(VOID)
{
 800bf28:	b480      	push	{r7}
 800bf2a:	b087      	sub	sp, #28
 800bf2c:	af00      	add	r7, sp, #0
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800bf2e:	f3ef 8310 	mrs	r3, PRIMASK
 800bf32:	60bb      	str	r3, [r7, #8]
    return(posture);
 800bf34:	68bb      	ldr	r3, [r7, #8]
    int_posture = __get_interrupt_posture();
 800bf36:	607b      	str	r3, [r7, #4]
    __asm__ volatile ("CPSID i" : : : "memory");
 800bf38:	b672      	cpsid	i
    return(int_posture);
 800bf3a:	687b      	ldr	r3, [r7, #4]
#endif
ULONG   temp_time;


    /* Disable interrupts.  */
    TX_DISABLE
 800bf3c:	617b      	str	r3, [r7, #20]

    /* Pickup the system clock time.  */
    temp_time =  _tx_timer_system_clock;
 800bf3e:	4b08      	ldr	r3, [pc, #32]	@ (800bf60 <_tx_time_get+0x38>)
 800bf40:	681b      	ldr	r3, [r3, #0]
 800bf42:	613b      	str	r3, [r7, #16]
 800bf44:	697b      	ldr	r3, [r7, #20]
 800bf46:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800bf48:	68fb      	ldr	r3, [r7, #12]
 800bf4a:	f383 8810 	msr	PRIMASK, r3
}
 800bf4e:	bf00      	nop

    /* Restore interrupts.  */
    TX_RESTORE

    /* Return the time.  */
    return(temp_time);
 800bf50:	693b      	ldr	r3, [r7, #16]
}
 800bf52:	4618      	mov	r0, r3
 800bf54:	371c      	adds	r7, #28
 800bf56:	46bd      	mov	sp, r7
 800bf58:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf5c:	4770      	bx	lr
 800bf5e:	bf00      	nop
 800bf60:	200119d0 	.word	0x200119d0

0800bf64 <_tx_timer_expiration_process>:
/*                                            TX_NO_TIMER is defined,     */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_timer_expiration_process(VOID)
{
 800bf64:	b580      	push	{r7, lr}
 800bf66:	b084      	sub	sp, #16
 800bf68:	af00      	add	r7, sp, #0
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800bf6a:	f3ef 8310 	mrs	r3, PRIMASK
 800bf6e:	607b      	str	r3, [r7, #4]
    return(posture);
 800bf70:	687b      	ldr	r3, [r7, #4]
    int_posture = __get_interrupt_posture();
 800bf72:	603b      	str	r3, [r7, #0]
    __asm__ volatile ("CPSID i" : : : "memory");
 800bf74:	b672      	cpsid	i
    return(int_posture);
 800bf76:	683b      	ldr	r3, [r7, #0]

    /* Don't process in the ISR, wakeup the system timer thread to process the
       timer expiration.  */

    /* Disable interrupts.  */
    TX_DISABLE
 800bf78:	60fb      	str	r3, [r7, #12]
    /* Restore interrupts.  */
    TX_RESTORE
#else

    /* Increment the preempt disable flag.  */
    _tx_thread_preempt_disable++;
 800bf7a:	4b09      	ldr	r3, [pc, #36]	@ (800bfa0 <_tx_timer_expiration_process+0x3c>)
 800bf7c:	681b      	ldr	r3, [r3, #0]
 800bf7e:	3301      	adds	r3, #1
 800bf80:	4a07      	ldr	r2, [pc, #28]	@ (800bfa0 <_tx_timer_expiration_process+0x3c>)
 800bf82:	6013      	str	r3, [r2, #0]
 800bf84:	68fb      	ldr	r3, [r7, #12]
 800bf86:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800bf88:	68bb      	ldr	r3, [r7, #8]
 800bf8a:	f383 8810 	msr	PRIMASK, r3
}
 800bf8e:	bf00      	nop

    /* Restore interrupts.  */
    TX_RESTORE

    /* Call the system resume function to activate the timer thread.  */
    _tx_thread_system_resume(&_tx_timer_thread);
 800bf90:	4804      	ldr	r0, [pc, #16]	@ (800bfa4 <_tx_timer_expiration_process+0x40>)
 800bf92:	f7ff fba3 	bl	800b6dc <_tx_thread_system_resume>
    }

    /* Restore interrupts.  */
    TX_RESTORE
#endif
}
 800bf96:	bf00      	nop
 800bf98:	3710      	adds	r7, #16
 800bf9a:	46bd      	mov	sp, r7
 800bf9c:	bd80      	pop	{r7, pc}
 800bf9e:	bf00      	nop
 800bfa0:	200119c4 	.word	0x200119c4
 800bfa4:	20011a74 	.word	0x20011a74

0800bfa8 <_tx_timer_initialize>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_timer_initialize(VOID)
{
 800bfa8:	b590      	push	{r4, r7, lr}
 800bfaa:	b089      	sub	sp, #36	@ 0x24
 800bfac:	af06      	add	r7, sp, #24
#endif

#ifndef TX_DISABLE_REDUNDANT_CLEARING

    /* Initialize the system clock to 0.  */
    _tx_timer_system_clock =  ((ULONG) 0);
 800bfae:	4b28      	ldr	r3, [pc, #160]	@ (800c050 <_tx_timer_initialize+0xa8>)
 800bfb0:	2200      	movs	r2, #0
 800bfb2:	601a      	str	r2, [r3, #0]

    /* Initialize the time-slice value to 0 to make sure it is disabled.  */
    _tx_timer_time_slice =  ((ULONG) 0);
 800bfb4:	4b27      	ldr	r3, [pc, #156]	@ (800c054 <_tx_timer_initialize+0xac>)
 800bfb6:	2200      	movs	r2, #0
 800bfb8:	601a      	str	r2, [r3, #0]

    /* Clear the expired flags.  */
    _tx_timer_expired_time_slice =  TX_FALSE;
 800bfba:	4b27      	ldr	r3, [pc, #156]	@ (800c058 <_tx_timer_initialize+0xb0>)
 800bfbc:	2200      	movs	r2, #0
 800bfbe:	601a      	str	r2, [r3, #0]
    _tx_timer_expired =             TX_FALSE;
 800bfc0:	4b26      	ldr	r3, [pc, #152]	@ (800c05c <_tx_timer_initialize+0xb4>)
 800bfc2:	2200      	movs	r2, #0
 800bfc4:	601a      	str	r2, [r3, #0]

    /* Set the currently expired timer being processed pointer to NULL.  */
    _tx_timer_expired_timer_ptr =  TX_NULL;
 800bfc6:	4b26      	ldr	r3, [pc, #152]	@ (800c060 <_tx_timer_initialize+0xb8>)
 800bfc8:	2200      	movs	r2, #0
 800bfca:	601a      	str	r2, [r3, #0]

    /* Initialize the thread and application timer management control structures.  */

    /* First, initialize the timer list.  */
    TX_MEMSET(&_tx_timer_list[0], 0, (sizeof(_tx_timer_list)));
 800bfcc:	2280      	movs	r2, #128	@ 0x80
 800bfce:	2100      	movs	r1, #0
 800bfd0:	4824      	ldr	r0, [pc, #144]	@ (800c064 <_tx_timer_initialize+0xbc>)
 800bfd2:	f007 fa2f 	bl	8013434 <memset>
#endif

    /* Initialize all of the list pointers.  */
    _tx_timer_list_start =   &_tx_timer_list[0];
 800bfd6:	4b24      	ldr	r3, [pc, #144]	@ (800c068 <_tx_timer_initialize+0xc0>)
 800bfd8:	4a22      	ldr	r2, [pc, #136]	@ (800c064 <_tx_timer_initialize+0xbc>)
 800bfda:	601a      	str	r2, [r3, #0]
    _tx_timer_current_ptr =  &_tx_timer_list[0];
 800bfdc:	4b23      	ldr	r3, [pc, #140]	@ (800c06c <_tx_timer_initialize+0xc4>)
 800bfde:	4a21      	ldr	r2, [pc, #132]	@ (800c064 <_tx_timer_initialize+0xbc>)
 800bfe0:	601a      	str	r2, [r3, #0]

    /* Set the timer list end pointer to one past the actual timer list.  This is done
       to make the timer interrupt handling in assembly language a little easier.  */
    _tx_timer_list_end =     &_tx_timer_list[TX_TIMER_ENTRIES-((ULONG) 1)];
 800bfe2:	4b23      	ldr	r3, [pc, #140]	@ (800c070 <_tx_timer_initialize+0xc8>)
 800bfe4:	4a23      	ldr	r2, [pc, #140]	@ (800c074 <_tx_timer_initialize+0xcc>)
 800bfe6:	601a      	str	r2, [r3, #0]
    _tx_timer_list_end =     TX_TIMER_POINTER_ADD(_tx_timer_list_end, ((ULONG) 1));
 800bfe8:	4b21      	ldr	r3, [pc, #132]	@ (800c070 <_tx_timer_initialize+0xc8>)
 800bfea:	681b      	ldr	r3, [r3, #0]
 800bfec:	3304      	adds	r3, #4
 800bfee:	4a20      	ldr	r2, [pc, #128]	@ (800c070 <_tx_timer_initialize+0xc8>)
 800bff0:	6013      	str	r3, [r2, #0]

#ifndef TX_TIMER_PROCESS_IN_ISR

    /* Setup the variables associated with the system timer thread's stack and
       priority.  */
    _tx_timer_stack_start =  (VOID *) &_tx_timer_thread_stack_area[0];
 800bff2:	4b21      	ldr	r3, [pc, #132]	@ (800c078 <_tx_timer_initialize+0xd0>)
 800bff4:	4a21      	ldr	r2, [pc, #132]	@ (800c07c <_tx_timer_initialize+0xd4>)
 800bff6:	601a      	str	r2, [r3, #0]
    _tx_timer_stack_size =   ((ULONG) TX_TIMER_THREAD_STACK_SIZE);
 800bff8:	4b21      	ldr	r3, [pc, #132]	@ (800c080 <_tx_timer_initialize+0xd8>)
 800bffa:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800bffe:	601a      	str	r2, [r3, #0]
    _tx_timer_priority =     ((UINT) TX_TIMER_THREAD_PRIORITY);
 800c000:	4b20      	ldr	r3, [pc, #128]	@ (800c084 <_tx_timer_initialize+0xdc>)
 800c002:	2200      	movs	r2, #0
 800c004:	601a      	str	r2, [r3, #0]
       low-level initialization component.  */
    do
    {

        /* Create the system timer thread.  */
        status =  _tx_thread_create(&_tx_timer_thread,
 800c006:	4b1c      	ldr	r3, [pc, #112]	@ (800c078 <_tx_timer_initialize+0xd0>)
 800c008:	681b      	ldr	r3, [r3, #0]
 800c00a:	4a1d      	ldr	r2, [pc, #116]	@ (800c080 <_tx_timer_initialize+0xd8>)
 800c00c:	6812      	ldr	r2, [r2, #0]
 800c00e:	491d      	ldr	r1, [pc, #116]	@ (800c084 <_tx_timer_initialize+0xdc>)
 800c010:	6809      	ldr	r1, [r1, #0]
 800c012:	481c      	ldr	r0, [pc, #112]	@ (800c084 <_tx_timer_initialize+0xdc>)
 800c014:	6800      	ldr	r0, [r0, #0]
 800c016:	2400      	movs	r4, #0
 800c018:	9405      	str	r4, [sp, #20]
 800c01a:	2400      	movs	r4, #0
 800c01c:	9404      	str	r4, [sp, #16]
 800c01e:	9003      	str	r0, [sp, #12]
 800c020:	9102      	str	r1, [sp, #8]
 800c022:	9201      	str	r2, [sp, #4]
 800c024:	9300      	str	r3, [sp, #0]
 800c026:	4b18      	ldr	r3, [pc, #96]	@ (800c088 <_tx_timer_initialize+0xe0>)
 800c028:	4a18      	ldr	r2, [pc, #96]	@ (800c08c <_tx_timer_initialize+0xe4>)
 800c02a:	4919      	ldr	r1, [pc, #100]	@ (800c090 <_tx_timer_initialize+0xe8>)
 800c02c:	4819      	ldr	r0, [pc, #100]	@ (800c094 <_tx_timer_initialize+0xec>)
 800c02e:	f7fe ff29 	bl	800ae84 <_tx_thread_create>
 800c032:	6078      	str	r0, [r7, #4]
#endif

        /* Define timer initialize extension.  */
        TX_TIMER_INITIALIZE_EXTENSION(status)

    } while (status != TX_SUCCESS);
 800c034:	687b      	ldr	r3, [r7, #4]
 800c036:	2b00      	cmp	r3, #0
 800c038:	d1e5      	bne.n	800c006 <_tx_timer_initialize+0x5e>
#endif

#ifndef TX_DISABLE_REDUNDANT_CLEARING

    /* Initialize the head pointer of the created application timer list.  */
    _tx_timer_created_ptr =  TX_NULL;
 800c03a:	4b17      	ldr	r3, [pc, #92]	@ (800c098 <_tx_timer_initialize+0xf0>)
 800c03c:	2200      	movs	r2, #0
 800c03e:	601a      	str	r2, [r3, #0]

    /* Set the created count to zero.  */
    _tx_timer_created_count =  TX_EMPTY;
 800c040:	4b16      	ldr	r3, [pc, #88]	@ (800c09c <_tx_timer_initialize+0xf4>)
 800c042:	2200      	movs	r2, #0
 800c044:	601a      	str	r2, [r3, #0]
    _tx_timer_performance_expiration_count =         ((ULONG) 0);
    _tx_timer_performance__expiration_adjust_count =  ((ULONG) 0);
#endif
#endif
#endif
}
 800c046:	bf00      	nop
 800c048:	370c      	adds	r7, #12
 800c04a:	46bd      	mov	sp, r7
 800c04c:	bd90      	pop	{r4, r7, pc}
 800c04e:	bf00      	nop
 800c050:	200119d0 	.word	0x200119d0
 800c054:	20011f30 	.word	0x20011f30
 800c058:	200119d4 	.word	0x200119d4
 800c05c:	20011a64 	.word	0x20011a64
 800c060:	20011a70 	.word	0x20011a70
 800c064:	200119d8 	.word	0x200119d8
 800c068:	20011a58 	.word	0x20011a58
 800c06c:	20011a60 	.word	0x20011a60
 800c070:	20011a5c 	.word	0x20011a5c
 800c074:	20011a54 	.word	0x20011a54
 800c078:	20011b24 	.word	0x20011b24
 800c07c:	20011b30 	.word	0x20011b30
 800c080:	20011b28 	.word	0x20011b28
 800c084:	20011b2c 	.word	0x20011b2c
 800c088:	4154494d 	.word	0x4154494d
 800c08c:	0800c1d5 	.word	0x0800c1d5
 800c090:	080134e8 	.word	0x080134e8
 800c094:	20011a74 	.word	0x20011a74
 800c098:	20011a68 	.word	0x20011a68
 800c09c:	20011a6c 	.word	0x20011a6c

0800c0a0 <_tx_timer_system_activate>:
/*                                            TX_NO_TIMER is defined,     */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_timer_system_activate(TX_TIMER_INTERNAL *timer_ptr)
{
 800c0a0:	b480      	push	{r7}
 800c0a2:	b089      	sub	sp, #36	@ 0x24
 800c0a4:	af00      	add	r7, sp, #0
 800c0a6:	6078      	str	r0, [r7, #4]
ULONG                       remaining_ticks;
ULONG                       expiration_time;


    /* Pickup the remaining ticks.  */
    remaining_ticks =  timer_ptr -> tx_timer_internal_remaining_ticks;
 800c0a8:	687b      	ldr	r3, [r7, #4]
 800c0aa:	681b      	ldr	r3, [r3, #0]
 800c0ac:	617b      	str	r3, [r7, #20]

    /* Determine if there is a timer to activate.  */
    if (remaining_ticks != ((ULONG) 0))
 800c0ae:	697b      	ldr	r3, [r7, #20]
 800c0b0:	2b00      	cmp	r3, #0
 800c0b2:	d04a      	beq.n	800c14a <_tx_timer_system_activate+0xaa>
    {

        /* Determine if the timer is set to wait forever.  */
        if (remaining_ticks != TX_WAIT_FOREVER)
 800c0b4:	697b      	ldr	r3, [r7, #20]
 800c0b6:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800c0ba:	d046      	beq.n	800c14a <_tx_timer_system_activate+0xaa>
        {

            /* Valid timer activate request.  */

            /* Determine if the timer still needs activation.  */
            if (timer_ptr -> tx_timer_internal_list_head == TX_NULL)
 800c0bc:	687b      	ldr	r3, [r7, #4]
 800c0be:	699b      	ldr	r3, [r3, #24]
 800c0c0:	2b00      	cmp	r3, #0
 800c0c2:	d142      	bne.n	800c14a <_tx_timer_system_activate+0xaa>
            {

                /* Activate the timer.  */

                /* Calculate the amount of time remaining for the timer.  */
                if (remaining_ticks > TX_TIMER_ENTRIES)
 800c0c4:	697b      	ldr	r3, [r7, #20]
 800c0c6:	2b20      	cmp	r3, #32
 800c0c8:	d902      	bls.n	800c0d0 <_tx_timer_system_activate+0x30>
                {

                    /* Set expiration time to the maximum number of entries.  */
                    expiration_time =  TX_TIMER_ENTRIES - ((ULONG) 1);
 800c0ca:	231f      	movs	r3, #31
 800c0cc:	61bb      	str	r3, [r7, #24]
 800c0ce:	e002      	b.n	800c0d6 <_tx_timer_system_activate+0x36>
                {

                    /* Timer value fits in the timer entries.  */

                    /* Set the expiration time.  */
                    expiration_time =  (remaining_ticks - ((ULONG) 1));
 800c0d0:	697b      	ldr	r3, [r7, #20]
 800c0d2:	3b01      	subs	r3, #1
 800c0d4:	61bb      	str	r3, [r7, #24]

                /* At this point, we are ready to put the timer on one of
                   the timer lists.  */

                /* Calculate the proper place for the timer.  */
                timer_list =  TX_TIMER_POINTER_ADD(_tx_timer_current_ptr, expiration_time);
 800c0d6:	4b20      	ldr	r3, [pc, #128]	@ (800c158 <_tx_timer_system_activate+0xb8>)
 800c0d8:	681a      	ldr	r2, [r3, #0]
 800c0da:	69bb      	ldr	r3, [r7, #24]
 800c0dc:	009b      	lsls	r3, r3, #2
 800c0de:	4413      	add	r3, r2
 800c0e0:	61fb      	str	r3, [r7, #28]
                if (TX_TIMER_INDIRECT_TO_VOID_POINTER_CONVERT(timer_list) >= TX_TIMER_INDIRECT_TO_VOID_POINTER_CONVERT(_tx_timer_list_end))
 800c0e2:	4b1e      	ldr	r3, [pc, #120]	@ (800c15c <_tx_timer_system_activate+0xbc>)
 800c0e4:	681b      	ldr	r3, [r3, #0]
 800c0e6:	69fa      	ldr	r2, [r7, #28]
 800c0e8:	429a      	cmp	r2, r3
 800c0ea:	d30b      	bcc.n	800c104 <_tx_timer_system_activate+0x64>
                {

                    /* Wrap from the beginning of the list.  */
                    delta =  TX_TIMER_POINTER_DIF(timer_list, _tx_timer_list_end);
 800c0ec:	4b1b      	ldr	r3, [pc, #108]	@ (800c15c <_tx_timer_system_activate+0xbc>)
 800c0ee:	681b      	ldr	r3, [r3, #0]
 800c0f0:	69fa      	ldr	r2, [r7, #28]
 800c0f2:	1ad3      	subs	r3, r2, r3
 800c0f4:	109b      	asrs	r3, r3, #2
 800c0f6:	613b      	str	r3, [r7, #16]
                    timer_list =  TX_TIMER_POINTER_ADD(_tx_timer_list_start, delta);
 800c0f8:	4b19      	ldr	r3, [pc, #100]	@ (800c160 <_tx_timer_system_activate+0xc0>)
 800c0fa:	681a      	ldr	r2, [r3, #0]
 800c0fc:	693b      	ldr	r3, [r7, #16]
 800c0fe:	009b      	lsls	r3, r3, #2
 800c100:	4413      	add	r3, r2
 800c102:	61fb      	str	r3, [r7, #28]
                }

                /* Now put the timer on this list.  */
                if ((*timer_list) == TX_NULL)
 800c104:	69fb      	ldr	r3, [r7, #28]
 800c106:	681b      	ldr	r3, [r3, #0]
 800c108:	2b00      	cmp	r3, #0
 800c10a:	d109      	bne.n	800c120 <_tx_timer_system_activate+0x80>
                {

                    /* This list is NULL, just put the new timer on it.  */

                    /* Setup the links in this timer.  */
                    timer_ptr -> tx_timer_internal_active_next =      timer_ptr;
 800c10c:	687b      	ldr	r3, [r7, #4]
 800c10e:	687a      	ldr	r2, [r7, #4]
 800c110:	611a      	str	r2, [r3, #16]
                    timer_ptr -> tx_timer_internal_active_previous =  timer_ptr;
 800c112:	687b      	ldr	r3, [r7, #4]
 800c114:	687a      	ldr	r2, [r7, #4]
 800c116:	615a      	str	r2, [r3, #20]

                    /* Setup the list head pointer.  */
                    *timer_list =  timer_ptr;
 800c118:	69fb      	ldr	r3, [r7, #28]
 800c11a:	687a      	ldr	r2, [r7, #4]
 800c11c:	601a      	str	r2, [r3, #0]
 800c11e:	e011      	b.n	800c144 <_tx_timer_system_activate+0xa4>
                }
                else
                {

                    /* This list is not NULL, add current timer to the end. */
                    next_timer =                                        *timer_list;
 800c120:	69fb      	ldr	r3, [r7, #28]
 800c122:	681b      	ldr	r3, [r3, #0]
 800c124:	60fb      	str	r3, [r7, #12]
                    previous_timer =                                    next_timer -> tx_timer_internal_active_previous;
 800c126:	68fb      	ldr	r3, [r7, #12]
 800c128:	695b      	ldr	r3, [r3, #20]
 800c12a:	60bb      	str	r3, [r7, #8]
                    previous_timer -> tx_timer_internal_active_next =   timer_ptr;
 800c12c:	68bb      	ldr	r3, [r7, #8]
 800c12e:	687a      	ldr	r2, [r7, #4]
 800c130:	611a      	str	r2, [r3, #16]
                    next_timer -> tx_timer_internal_active_previous =   timer_ptr;
 800c132:	68fb      	ldr	r3, [r7, #12]
 800c134:	687a      	ldr	r2, [r7, #4]
 800c136:	615a      	str	r2, [r3, #20]
                    timer_ptr -> tx_timer_internal_active_next =        next_timer;
 800c138:	687b      	ldr	r3, [r7, #4]
 800c13a:	68fa      	ldr	r2, [r7, #12]
 800c13c:	611a      	str	r2, [r3, #16]
                    timer_ptr -> tx_timer_internal_active_previous =    previous_timer;
 800c13e:	687b      	ldr	r3, [r7, #4]
 800c140:	68ba      	ldr	r2, [r7, #8]
 800c142:	615a      	str	r2, [r3, #20]
                }

                /* Setup list head pointer.  */
                timer_ptr -> tx_timer_internal_list_head =  timer_list;
 800c144:	687b      	ldr	r3, [r7, #4]
 800c146:	69fa      	ldr	r2, [r7, #28]
 800c148:	619a      	str	r2, [r3, #24]
            }
        }
    }
}
 800c14a:	bf00      	nop
 800c14c:	3724      	adds	r7, #36	@ 0x24
 800c14e:	46bd      	mov	sp, r7
 800c150:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c154:	4770      	bx	lr
 800c156:	bf00      	nop
 800c158:	20011a60 	.word	0x20011a60
 800c15c:	20011a5c 	.word	0x20011a5c
 800c160:	20011a58 	.word	0x20011a58

0800c164 <_tx_timer_system_deactivate>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_timer_system_deactivate(TX_TIMER_INTERNAL *timer_ptr)
{
 800c164:	b480      	push	{r7}
 800c166:	b087      	sub	sp, #28
 800c168:	af00      	add	r7, sp, #0
 800c16a:	6078      	str	r0, [r7, #4]
TX_TIMER_INTERNAL   *next_timer;
TX_TIMER_INTERNAL   *previous_timer;


    /* Pickup the list head pointer.  */
    list_head =  timer_ptr -> tx_timer_internal_list_head;
 800c16c:	687b      	ldr	r3, [r7, #4]
 800c16e:	699b      	ldr	r3, [r3, #24]
 800c170:	617b      	str	r3, [r7, #20]

    /* Determine if the timer still needs deactivation.  */
    if (list_head != TX_NULL)
 800c172:	697b      	ldr	r3, [r7, #20]
 800c174:	2b00      	cmp	r3, #0
 800c176:	d026      	beq.n	800c1c6 <_tx_timer_system_deactivate+0x62>
    {

        /* Deactivate the timer.  */

        /* Pickup the next active timer.  */
        next_timer =  timer_ptr -> tx_timer_internal_active_next;
 800c178:	687b      	ldr	r3, [r7, #4]
 800c17a:	691b      	ldr	r3, [r3, #16]
 800c17c:	613b      	str	r3, [r7, #16]

        /* See if this is the only timer in the list.  */
        if (timer_ptr == next_timer)
 800c17e:	687a      	ldr	r2, [r7, #4]
 800c180:	693b      	ldr	r3, [r7, #16]
 800c182:	429a      	cmp	r2, r3
 800c184:	d108      	bne.n	800c198 <_tx_timer_system_deactivate+0x34>
        {

            /* Yes, the only timer on the list.  */

            /* Determine if the head pointer needs to be updated.  */
            if (*(list_head) == timer_ptr)
 800c186:	697b      	ldr	r3, [r7, #20]
 800c188:	681b      	ldr	r3, [r3, #0]
 800c18a:	687a      	ldr	r2, [r7, #4]
 800c18c:	429a      	cmp	r2, r3
 800c18e:	d117      	bne.n	800c1c0 <_tx_timer_system_deactivate+0x5c>
            {

                /* Update the head pointer.  */
                *(list_head) =  TX_NULL;
 800c190:	697b      	ldr	r3, [r7, #20]
 800c192:	2200      	movs	r2, #0
 800c194:	601a      	str	r2, [r3, #0]
 800c196:	e013      	b.n	800c1c0 <_tx_timer_system_deactivate+0x5c>
        {

            /* At least one more timer is on the same expiration list.  */

            /* Update the links of the adjacent timers.  */
            previous_timer =                                   timer_ptr -> tx_timer_internal_active_previous;
 800c198:	687b      	ldr	r3, [r7, #4]
 800c19a:	695b      	ldr	r3, [r3, #20]
 800c19c:	60fb      	str	r3, [r7, #12]
            next_timer -> tx_timer_internal_active_previous =  previous_timer;
 800c19e:	693b      	ldr	r3, [r7, #16]
 800c1a0:	68fa      	ldr	r2, [r7, #12]
 800c1a2:	615a      	str	r2, [r3, #20]
            previous_timer -> tx_timer_internal_active_next =  next_timer;
 800c1a4:	68fb      	ldr	r3, [r7, #12]
 800c1a6:	693a      	ldr	r2, [r7, #16]
 800c1a8:	611a      	str	r2, [r3, #16]

            /* Determine if the head pointer needs to be updated.  */
            if (*(list_head) == timer_ptr)
 800c1aa:	697b      	ldr	r3, [r7, #20]
 800c1ac:	681b      	ldr	r3, [r3, #0]
 800c1ae:	687a      	ldr	r2, [r7, #4]
 800c1b0:	429a      	cmp	r2, r3
 800c1b2:	d105      	bne.n	800c1c0 <_tx_timer_system_deactivate+0x5c>
            {

                /* Update the next timer in the list with the list head pointer.  */
                next_timer -> tx_timer_internal_list_head =  list_head;
 800c1b4:	693b      	ldr	r3, [r7, #16]
 800c1b6:	697a      	ldr	r2, [r7, #20]
 800c1b8:	619a      	str	r2, [r3, #24]

                /* Update the head pointer.  */
                *(list_head) =  next_timer;
 800c1ba:	697b      	ldr	r3, [r7, #20]
 800c1bc:	693a      	ldr	r2, [r7, #16]
 800c1be:	601a      	str	r2, [r3, #0]
            }
        }

        /* Clear the timer's list head pointer.  */
        timer_ptr -> tx_timer_internal_list_head =  TX_NULL;
 800c1c0:	687b      	ldr	r3, [r7, #4]
 800c1c2:	2200      	movs	r2, #0
 800c1c4:	619a      	str	r2, [r3, #24]
    }
}
 800c1c6:	bf00      	nop
 800c1c8:	371c      	adds	r7, #28
 800c1ca:	46bd      	mov	sp, r7
 800c1cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c1d0:	4770      	bx	lr
	...

0800c1d4 <_tx_timer_thread_entry>:
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
#ifndef TX_TIMER_PROCESS_IN_ISR
VOID  _tx_timer_thread_entry(ULONG timer_thread_input)
{
 800c1d4:	b580      	push	{r7, lr}
 800c1d6:	b098      	sub	sp, #96	@ 0x60
 800c1d8:	af00      	add	r7, sp, #0
 800c1da:	6078      	str	r0, [r7, #4]
TX_TIMER_INTERNAL           *reactivate_timer;
TX_TIMER_INTERNAL           *next_timer;
TX_TIMER_INTERNAL           *previous_timer;
TX_TIMER_INTERNAL           *current_timer;
VOID                        (*timeout_function)(ULONG id);
ULONG                       timeout_param =  ((ULONG) 0);
 800c1dc:	2300      	movs	r3, #0
 800c1de:	657b      	str	r3, [r7, #84]	@ 0x54
#endif


    /* Make sure the timer input is correct.  This also gets rid of the
       silly compiler warnings.  */
    if (timer_thread_input == TX_TIMER_ID)
 800c1e0:	687b      	ldr	r3, [r7, #4]
 800c1e2:	4a73      	ldr	r2, [pc, #460]	@ (800c3b0 <_tx_timer_thread_entry+0x1dc>)
 800c1e4:	4293      	cmp	r3, r2
 800c1e6:	f040 80de 	bne.w	800c3a6 <_tx_timer_thread_entry+0x1d2>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800c1ea:	f3ef 8310 	mrs	r3, PRIMASK
 800c1ee:	643b      	str	r3, [r7, #64]	@ 0x40
    return(posture);
 800c1f0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
    int_posture = __get_interrupt_posture();
 800c1f2:	63fb      	str	r3, [r7, #60]	@ 0x3c
    __asm__ volatile ("CPSID i" : : : "memory");
 800c1f4:	b672      	cpsid	i
    return(int_posture);
 800c1f6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
        {

            /* First, move the current list pointer and clear the timer
               expired value.  This allows the interrupt handling portion
               to continue looking for timer expirations.  */
            TX_DISABLE
 800c1f8:	65fb      	str	r3, [r7, #92]	@ 0x5c

            /* Save the current timer expiration list pointer.  */
            expired_timers =  *_tx_timer_current_ptr;
 800c1fa:	4b6e      	ldr	r3, [pc, #440]	@ (800c3b4 <_tx_timer_thread_entry+0x1e0>)
 800c1fc:	681b      	ldr	r3, [r3, #0]
 800c1fe:	681b      	ldr	r3, [r3, #0]
 800c200:	60fb      	str	r3, [r7, #12]

            /* Modify the head pointer in the first timer in the list, if there
               is one!  */
            if (expired_timers != TX_NULL)
 800c202:	68fb      	ldr	r3, [r7, #12]
 800c204:	2b00      	cmp	r3, #0
 800c206:	d003      	beq.n	800c210 <_tx_timer_thread_entry+0x3c>
            {

                expired_timers -> tx_timer_internal_list_head =  &expired_timers;
 800c208:	68fb      	ldr	r3, [r7, #12]
 800c20a:	f107 020c 	add.w	r2, r7, #12
 800c20e:	619a      	str	r2, [r3, #24]
            }

            /* Set the current list pointer to NULL.  */
            *_tx_timer_current_ptr =  TX_NULL;
 800c210:	4b68      	ldr	r3, [pc, #416]	@ (800c3b4 <_tx_timer_thread_entry+0x1e0>)
 800c212:	681b      	ldr	r3, [r3, #0]
 800c214:	2200      	movs	r2, #0
 800c216:	601a      	str	r2, [r3, #0]

            /* Move the current pointer up one timer entry wrap if we get to
               the end of the list.  */
            _tx_timer_current_ptr =  TX_TIMER_POINTER_ADD(_tx_timer_current_ptr, 1);
 800c218:	4b66      	ldr	r3, [pc, #408]	@ (800c3b4 <_tx_timer_thread_entry+0x1e0>)
 800c21a:	681b      	ldr	r3, [r3, #0]
 800c21c:	3304      	adds	r3, #4
 800c21e:	4a65      	ldr	r2, [pc, #404]	@ (800c3b4 <_tx_timer_thread_entry+0x1e0>)
 800c220:	6013      	str	r3, [r2, #0]
            if (_tx_timer_current_ptr == _tx_timer_list_end)
 800c222:	4b64      	ldr	r3, [pc, #400]	@ (800c3b4 <_tx_timer_thread_entry+0x1e0>)
 800c224:	681a      	ldr	r2, [r3, #0]
 800c226:	4b64      	ldr	r3, [pc, #400]	@ (800c3b8 <_tx_timer_thread_entry+0x1e4>)
 800c228:	681b      	ldr	r3, [r3, #0]
 800c22a:	429a      	cmp	r2, r3
 800c22c:	d103      	bne.n	800c236 <_tx_timer_thread_entry+0x62>
            {

                _tx_timer_current_ptr =  _tx_timer_list_start;
 800c22e:	4b63      	ldr	r3, [pc, #396]	@ (800c3bc <_tx_timer_thread_entry+0x1e8>)
 800c230:	681b      	ldr	r3, [r3, #0]
 800c232:	4a60      	ldr	r2, [pc, #384]	@ (800c3b4 <_tx_timer_thread_entry+0x1e0>)
 800c234:	6013      	str	r3, [r2, #0]
            }

            /* Clear the expired flag.  */
            _tx_timer_expired =  TX_FALSE;
 800c236:	4b62      	ldr	r3, [pc, #392]	@ (800c3c0 <_tx_timer_thread_entry+0x1ec>)
 800c238:	2200      	movs	r2, #0
 800c23a:	601a      	str	r2, [r3, #0]
 800c23c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800c23e:	633b      	str	r3, [r7, #48]	@ 0x30
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800c240:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c242:	f383 8810 	msr	PRIMASK, r3
}
 800c246:	bf00      	nop
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800c248:	f3ef 8310 	mrs	r3, PRIMASK
 800c24c:	63bb      	str	r3, [r7, #56]	@ 0x38
    return(posture);
 800c24e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
    int_posture = __get_interrupt_posture();
 800c250:	637b      	str	r3, [r7, #52]	@ 0x34
    __asm__ volatile ("CPSID i" : : : "memory");
 800c252:	b672      	cpsid	i
    return(int_posture);
 800c254:	6b7b      	ldr	r3, [r7, #52]	@ 0x34

            /* Restore interrupts temporarily.  */
            TX_RESTORE

            /* Disable interrupts again.  */
            TX_DISABLE
 800c256:	65fb      	str	r3, [r7, #92]	@ 0x5c

            /* Next, process the expiration of the associated timers at this
               time slot.  */
            while (expired_timers != TX_NULL)
 800c258:	e07f      	b.n	800c35a <_tx_timer_thread_entry+0x186>
            {

                /* Something is on the list.  Remove it and process the expiration.  */
                current_timer =  expired_timers;
 800c25a:	68fb      	ldr	r3, [r7, #12]
 800c25c:	64fb      	str	r3, [r7, #76]	@ 0x4c

                /* Pickup the next timer.  */
                next_timer =  expired_timers -> tx_timer_internal_active_next;
 800c25e:	68fb      	ldr	r3, [r7, #12]
 800c260:	691b      	ldr	r3, [r3, #16]
 800c262:	64bb      	str	r3, [r7, #72]	@ 0x48

                /* Set the reactivate_timer to NULL.  */
                reactivate_timer =  TX_NULL;
 800c264:	2300      	movs	r3, #0
 800c266:	60bb      	str	r3, [r7, #8]

                /* Determine if this is the only timer.  */
                if (current_timer == next_timer)
 800c268:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800c26a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800c26c:	429a      	cmp	r2, r3
 800c26e:	d102      	bne.n	800c276 <_tx_timer_thread_entry+0xa2>
                {

                    /* Yes, this is the only timer in the list.  */

                    /* Set the head pointer to NULL.  */
                    expired_timers =  TX_NULL;
 800c270:	2300      	movs	r3, #0
 800c272:	60fb      	str	r3, [r7, #12]
 800c274:	e00e      	b.n	800c294 <_tx_timer_thread_entry+0xc0>
                {

                    /* No, not the only expired timer.  */

                    /* Remove this timer from the expired list.  */
                    previous_timer =                                   current_timer -> tx_timer_internal_active_previous;
 800c276:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c278:	695b      	ldr	r3, [r3, #20]
 800c27a:	647b      	str	r3, [r7, #68]	@ 0x44
                    next_timer -> tx_timer_internal_active_previous =  previous_timer;
 800c27c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800c27e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800c280:	615a      	str	r2, [r3, #20]
                    previous_timer -> tx_timer_internal_active_next =  next_timer;
 800c282:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800c284:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800c286:	611a      	str	r2, [r3, #16]

                    /* Modify the next timer's list head to point at the current list head.  */
                    next_timer -> tx_timer_internal_list_head =  &expired_timers;
 800c288:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800c28a:	f107 020c 	add.w	r2, r7, #12
 800c28e:	619a      	str	r2, [r3, #24]

                    /* Set the list head pointer.  */
                    expired_timers =  next_timer;
 800c290:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800c292:	60fb      	str	r3, [r7, #12]

                /* In any case, the timer is now off of the expired list.  */

                /* Determine if the timer has expired or if it is just a really
                   big timer that needs to be placed in the list again.  */
                if (current_timer -> tx_timer_internal_remaining_ticks > TX_TIMER_ENTRIES)
 800c294:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c296:	681b      	ldr	r3, [r3, #0]
 800c298:	2b20      	cmp	r3, #32
 800c29a:	d911      	bls.n	800c2c0 <_tx_timer_thread_entry+0xec>
                    }
#endif

                    /* Decrement the remaining ticks of the timer.  */
                    current_timer -> tx_timer_internal_remaining_ticks =
                            current_timer -> tx_timer_internal_remaining_ticks - TX_TIMER_ENTRIES;
 800c29c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c29e:	681b      	ldr	r3, [r3, #0]
 800c2a0:	f1a3 0220 	sub.w	r2, r3, #32
                    current_timer -> tx_timer_internal_remaining_ticks =
 800c2a4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c2a6:	601a      	str	r2, [r3, #0]

                    /* Set the timeout function to NULL in order to bypass the
                       expiration.  */
                    timeout_function =  TX_NULL;
 800c2a8:	2300      	movs	r3, #0
 800c2aa:	65bb      	str	r3, [r7, #88]	@ 0x58

                    /* Make the timer appear that it is still active while interrupts
                       are enabled.  This will permit proper processing of a timer
                       deactivate from an ISR.  */
                    current_timer -> tx_timer_internal_list_head =    &reactivate_timer;
 800c2ac:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c2ae:	f107 0208 	add.w	r2, r7, #8
 800c2b2:	619a      	str	r2, [r3, #24]
                    current_timer -> tx_timer_internal_active_next =  current_timer;
 800c2b4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c2b6:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800c2b8:	611a      	str	r2, [r3, #16]

                    /* Setup the temporary timer list head pointer.  */
                    reactivate_timer =  current_timer;
 800c2ba:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c2bc:	60bb      	str	r3, [r7, #8]
 800c2be:	e01a      	b.n	800c2f6 <_tx_timer_thread_entry+0x122>
                    }
#endif

                    /* Copy the calling function and ID into local variables before interrupts
                       are re-enabled.  */
                    timeout_function =  current_timer -> tx_timer_internal_timeout_function;
 800c2c0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c2c2:	689b      	ldr	r3, [r3, #8]
 800c2c4:	65bb      	str	r3, [r7, #88]	@ 0x58
                    timeout_param =     current_timer -> tx_timer_internal_timeout_param;
 800c2c6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c2c8:	68db      	ldr	r3, [r3, #12]
 800c2ca:	657b      	str	r3, [r7, #84]	@ 0x54

                    /* Copy the reinitialize ticks into the remaining ticks.  */
                    current_timer -> tx_timer_internal_remaining_ticks =  current_timer -> tx_timer_internal_re_initialize_ticks;
 800c2cc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c2ce:	685a      	ldr	r2, [r3, #4]
 800c2d0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c2d2:	601a      	str	r2, [r3, #0]

                    /* Determine if the timer should be reactivated.  */
                    if (current_timer -> tx_timer_internal_remaining_ticks != ((ULONG) 0))
 800c2d4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c2d6:	681b      	ldr	r3, [r3, #0]
 800c2d8:	2b00      	cmp	r3, #0
 800c2da:	d009      	beq.n	800c2f0 <_tx_timer_thread_entry+0x11c>

                        /* Make the timer appear that it is still active while processing
                           the expiration routine and with interrupts enabled.  This will
                           permit proper processing of a timer deactivate from both the
                           expiration routine and an ISR.  */
                        current_timer -> tx_timer_internal_list_head =    &reactivate_timer;
 800c2dc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c2de:	f107 0208 	add.w	r2, r7, #8
 800c2e2:	619a      	str	r2, [r3, #24]
                        current_timer -> tx_timer_internal_active_next =  current_timer;
 800c2e4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c2e6:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800c2e8:	611a      	str	r2, [r3, #16]

                        /* Setup the temporary timer list head pointer.  */
                        reactivate_timer =  current_timer;
 800c2ea:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c2ec:	60bb      	str	r3, [r7, #8]
 800c2ee:	e002      	b.n	800c2f6 <_tx_timer_thread_entry+0x122>
                    else
                    {

                        /* Set the list pointer of this timer to NULL.  This is used to indicate
                           the timer is no longer active.  */
                        current_timer -> tx_timer_internal_list_head =  TX_NULL;
 800c2f0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c2f2:	2200      	movs	r2, #0
 800c2f4:	619a      	str	r2, [r3, #24]
                    }
                }

                /* Set pointer to indicate the expired timer that is currently being processed.  */
                _tx_timer_expired_timer_ptr =  current_timer;
 800c2f6:	4a33      	ldr	r2, [pc, #204]	@ (800c3c4 <_tx_timer_thread_entry+0x1f0>)
 800c2f8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c2fa:	6013      	str	r3, [r2, #0]
 800c2fc:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800c2fe:	62fb      	str	r3, [r7, #44]	@ 0x2c
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800c300:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c302:	f383 8810 	msr	PRIMASK, r3
}
 800c306:	bf00      	nop

                /* Restore interrupts for timer expiration call.  */
                TX_RESTORE

                /* Call the timer-expiration function, if non-NULL.  */
                if (timeout_function != TX_NULL)
 800c308:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800c30a:	2b00      	cmp	r3, #0
 800c30c:	d002      	beq.n	800c314 <_tx_timer_thread_entry+0x140>
                {

                    (timeout_function) (timeout_param);
 800c30e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800c310:	6d78      	ldr	r0, [r7, #84]	@ 0x54
 800c312:	4798      	blx	r3
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800c314:	f3ef 8310 	mrs	r3, PRIMASK
 800c318:	62bb      	str	r3, [r7, #40]	@ 0x28
    return(posture);
 800c31a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    int_posture = __get_interrupt_posture();
 800c31c:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile ("CPSID i" : : : "memory");
 800c31e:	b672      	cpsid	i
    return(int_posture);
 800c320:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
                }

                /* Lockout interrupts again.  */
                TX_DISABLE
 800c322:	65fb      	str	r3, [r7, #92]	@ 0x5c

                /* Clear expired timer pointer.  */
                _tx_timer_expired_timer_ptr =  TX_NULL;
 800c324:	4b27      	ldr	r3, [pc, #156]	@ (800c3c4 <_tx_timer_thread_entry+0x1f0>)
 800c326:	2200      	movs	r2, #0
 800c328:	601a      	str	r2, [r3, #0]

                /* Determine if the timer needs to be reactivated.  */
                if (reactivate_timer == current_timer)
 800c32a:	68bb      	ldr	r3, [r7, #8]
 800c32c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800c32e:	429a      	cmp	r2, r3
 800c330:	d105      	bne.n	800c33e <_tx_timer_thread_entry+0x16a>
#else

                    /* Reactivate through the timer activate function.  */

                    /* Clear the list head for the timer activate call.  */
                    current_timer -> tx_timer_internal_list_head = TX_NULL;
 800c332:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c334:	2200      	movs	r2, #0
 800c336:	619a      	str	r2, [r3, #24]

                    /* Activate the current timer.  */
                    _tx_timer_system_activate(current_timer);
 800c338:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 800c33a:	f7ff feb1 	bl	800c0a0 <_tx_timer_system_activate>
 800c33e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800c340:	61bb      	str	r3, [r7, #24]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800c342:	69bb      	ldr	r3, [r7, #24]
 800c344:	f383 8810 	msr	PRIMASK, r3
}
 800c348:	bf00      	nop
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800c34a:	f3ef 8310 	mrs	r3, PRIMASK
 800c34e:	623b      	str	r3, [r7, #32]
    return(posture);
 800c350:	6a3b      	ldr	r3, [r7, #32]
    int_posture = __get_interrupt_posture();
 800c352:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("CPSID i" : : : "memory");
 800c354:	b672      	cpsid	i
    return(int_posture);
 800c356:	69fb      	ldr	r3, [r7, #28]

                /* Restore interrupts.  */
                TX_RESTORE

                /* Lockout interrupts again.  */
                TX_DISABLE
 800c358:	65fb      	str	r3, [r7, #92]	@ 0x5c
            while (expired_timers != TX_NULL)
 800c35a:	68fb      	ldr	r3, [r7, #12]
 800c35c:	2b00      	cmp	r3, #0
 800c35e:	f47f af7c 	bne.w	800c25a <_tx_timer_thread_entry+0x86>

            /* Finally, suspend this thread and wait for the next expiration.  */

            /* Determine if another expiration took place while we were in this
               thread.  If so, process another expiration.  */
            if (_tx_timer_expired == TX_FALSE)
 800c362:	4b17      	ldr	r3, [pc, #92]	@ (800c3c0 <_tx_timer_thread_entry+0x1ec>)
 800c364:	681b      	ldr	r3, [r3, #0]
 800c366:	2b00      	cmp	r3, #0
 800c368:	d116      	bne.n	800c398 <_tx_timer_thread_entry+0x1c4>
            {

                /* Otherwise, no timer expiration, so suspend the thread.  */

                /* Build pointer to the timer thread.  */
                thread_ptr =  &_tx_timer_thread;
 800c36a:	4b17      	ldr	r3, [pc, #92]	@ (800c3c8 <_tx_timer_thread_entry+0x1f4>)
 800c36c:	653b      	str	r3, [r7, #80]	@ 0x50

                /* Set the status to suspending, in order to indicate the
                   suspension is in progress.  */
                thread_ptr -> tx_thread_state =  TX_SUSPENDED;
 800c36e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c370:	2203      	movs	r2, #3
 800c372:	631a      	str	r2, [r3, #48]	@ 0x30
                /* Restore interrupts.  */
                TX_RESTORE
#else

                /* Set the suspending flag. */
                thread_ptr -> tx_thread_suspending =  TX_TRUE;
 800c374:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c376:	2201      	movs	r2, #1
 800c378:	639a      	str	r2, [r3, #56]	@ 0x38

                /* Increment the preempt disable count prior to suspending.  */
                _tx_thread_preempt_disable++;
 800c37a:	4b14      	ldr	r3, [pc, #80]	@ (800c3cc <_tx_timer_thread_entry+0x1f8>)
 800c37c:	681b      	ldr	r3, [r3, #0]
 800c37e:	3301      	adds	r3, #1
 800c380:	4a12      	ldr	r2, [pc, #72]	@ (800c3cc <_tx_timer_thread_entry+0x1f8>)
 800c382:	6013      	str	r3, [r2, #0]
 800c384:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800c386:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800c388:	697b      	ldr	r3, [r7, #20]
 800c38a:	f383 8810 	msr	PRIMASK, r3
}
 800c38e:	bf00      	nop

                /* Restore interrupts.  */
                TX_RESTORE

                /* Call actual thread suspension routine.  */
                _tx_thread_system_suspend(thread_ptr);
 800c390:	6d38      	ldr	r0, [r7, #80]	@ 0x50
 800c392:	f7ff faa3 	bl	800b8dc <_tx_thread_system_suspend>
 800c396:	e728      	b.n	800c1ea <_tx_timer_thread_entry+0x16>
 800c398:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800c39a:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800c39c:	693b      	ldr	r3, [r7, #16]
 800c39e:	f383 8810 	msr	PRIMASK, r3
}
 800c3a2:	bf00      	nop
            TX_DISABLE
 800c3a4:	e721      	b.n	800c1ea <_tx_timer_thread_entry+0x16>

    /* If we ever get here, raise safety critical exception.  */
    TX_SAFETY_CRITICAL_EXCEPTION(__FILE__, __LINE__, 0);
#endif

}
 800c3a6:	bf00      	nop
 800c3a8:	3760      	adds	r7, #96	@ 0x60
 800c3aa:	46bd      	mov	sp, r7
 800c3ac:	bd80      	pop	{r7, pc}
 800c3ae:	bf00      	nop
 800c3b0:	4154494d 	.word	0x4154494d
 800c3b4:	20011a60 	.word	0x20011a60
 800c3b8:	20011a5c 	.word	0x20011a5c
 800c3bc:	20011a58 	.word	0x20011a58
 800c3c0:	20011a64 	.word	0x20011a64
 800c3c4:	20011a70 	.word	0x20011a70
 800c3c8:	20011a74 	.word	0x20011a74
 800c3cc:	200119c4 	.word	0x200119c4

0800c3d0 <_txe_byte_allocate>:
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _txe_byte_allocate(TX_BYTE_POOL *pool_ptr, VOID **memory_ptr,
                                    ULONG memory_size,  ULONG wait_option)
{
 800c3d0:	b580      	push	{r7, lr}
 800c3d2:	b08a      	sub	sp, #40	@ 0x28
 800c3d4:	af00      	add	r7, sp, #0
 800c3d6:	60f8      	str	r0, [r7, #12]
 800c3d8:	60b9      	str	r1, [r7, #8]
 800c3da:	607a      	str	r2, [r7, #4]
 800c3dc:	603b      	str	r3, [r7, #0]
TX_THREAD       *thread_ptr;
#endif


    /* Default status to success.  */
    status =  TX_SUCCESS;
 800c3de:	2300      	movs	r3, #0
 800c3e0:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Check for an invalid byte pool pointer.  */
    if (pool_ptr == TX_NULL)
 800c3e2:	68fb      	ldr	r3, [r7, #12]
 800c3e4:	2b00      	cmp	r3, #0
 800c3e6:	d102      	bne.n	800c3ee <_txe_byte_allocate+0x1e>
    {

        /* Byte pool pointer is invalid, return appropriate error code.  */
        status =  TX_POOL_ERROR;
 800c3e8:	2302      	movs	r3, #2
 800c3ea:	627b      	str	r3, [r7, #36]	@ 0x24
 800c3ec:	e029      	b.n	800c442 <_txe_byte_allocate+0x72>
    }

    /* Now check for invalid pool ID.  */
    else if  (pool_ptr -> tx_byte_pool_id != TX_BYTE_POOL_ID)
 800c3ee:	68fb      	ldr	r3, [r7, #12]
 800c3f0:	681b      	ldr	r3, [r3, #0]
 800c3f2:	4a2d      	ldr	r2, [pc, #180]	@ (800c4a8 <_txe_byte_allocate+0xd8>)
 800c3f4:	4293      	cmp	r3, r2
 800c3f6:	d002      	beq.n	800c3fe <_txe_byte_allocate+0x2e>
    {

        /* Byte pool pointer is invalid, return appropriate error code.  */
        status =  TX_POOL_ERROR;
 800c3f8:	2302      	movs	r3, #2
 800c3fa:	627b      	str	r3, [r7, #36]	@ 0x24
 800c3fc:	e021      	b.n	800c442 <_txe_byte_allocate+0x72>
    }

    /* Check for an invalid destination for return pointer.  */
    else if (memory_ptr == TX_NULL)
 800c3fe:	68bb      	ldr	r3, [r7, #8]
 800c400:	2b00      	cmp	r3, #0
 800c402:	d102      	bne.n	800c40a <_txe_byte_allocate+0x3a>
    {

        /* Null destination pointer, return appropriate error.  */
        status =  TX_PTR_ERROR;
 800c404:	2303      	movs	r3, #3
 800c406:	627b      	str	r3, [r7, #36]	@ 0x24
 800c408:	e01b      	b.n	800c442 <_txe_byte_allocate+0x72>
    }

    /* Check for an invalid memory size.  */
    else if (memory_size == ((ULONG) 0))
 800c40a:	687b      	ldr	r3, [r7, #4]
 800c40c:	2b00      	cmp	r3, #0
 800c40e:	d102      	bne.n	800c416 <_txe_byte_allocate+0x46>
    {

        /* Error in size, return appropriate error.  */
        status =  TX_SIZE_ERROR;
 800c410:	2305      	movs	r3, #5
 800c412:	627b      	str	r3, [r7, #36]	@ 0x24
 800c414:	e015      	b.n	800c442 <_txe_byte_allocate+0x72>
    }

    /* Determine if the size is greater than the pool size.  */
    else if (memory_size > pool_ptr -> tx_byte_pool_size)
 800c416:	68fb      	ldr	r3, [r7, #12]
 800c418:	69db      	ldr	r3, [r3, #28]
 800c41a:	687a      	ldr	r2, [r7, #4]
 800c41c:	429a      	cmp	r2, r3
 800c41e:	d902      	bls.n	800c426 <_txe_byte_allocate+0x56>
    {

        /* Error in size, return appropriate error.  */
        status =  TX_SIZE_ERROR;
 800c420:	2305      	movs	r3, #5
 800c422:	627b      	str	r3, [r7, #36]	@ 0x24
 800c424:	e00d      	b.n	800c442 <_txe_byte_allocate+0x72>
    else
    {

        /* Check for a wait option error.  Only threads are allowed any form of
           suspension.  */
        if (wait_option != TX_NO_WAIT)
 800c426:	683b      	ldr	r3, [r7, #0]
 800c428:	2b00      	cmp	r3, #0
 800c42a:	d00a      	beq.n	800c442 <_txe_byte_allocate+0x72>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800c42c:	f3ef 8305 	mrs	r3, IPSR
 800c430:	61fb      	str	r3, [r7, #28]
    return(ipsr_value);
 800c432:	69fa      	ldr	r2, [r7, #28]
        {

            /* Is call from ISR or Initialization?  */
            if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 800c434:	4b1d      	ldr	r3, [pc, #116]	@ (800c4ac <_txe_byte_allocate+0xdc>)
 800c436:	681b      	ldr	r3, [r3, #0]
 800c438:	4313      	orrs	r3, r2
 800c43a:	2b00      	cmp	r3, #0
 800c43c:	d001      	beq.n	800c442 <_txe_byte_allocate+0x72>
            {

                /* A non-thread is trying to suspend, return appropriate error code.  */
                status =  TX_WAIT_ERROR;
 800c43e:	2304      	movs	r3, #4
 800c440:	627b      	str	r3, [r7, #36]	@ 0x24
        }
    }
#ifndef TX_TIMER_PROCESS_IN_ISR

    /* Check for timer execution.  */
    if (status == TX_SUCCESS)
 800c442:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c444:	2b00      	cmp	r3, #0
 800c446:	d108      	bne.n	800c45a <_txe_byte_allocate+0x8a>
    {

        /* Pickup thread pointer.  */
        TX_THREAD_GET_CURRENT(thread_ptr)
 800c448:	4b19      	ldr	r3, [pc, #100]	@ (800c4b0 <_txe_byte_allocate+0xe0>)
 800c44a:	681b      	ldr	r3, [r3, #0]
 800c44c:	623b      	str	r3, [r7, #32]

        /* Check for invalid caller of this function.  First check for a calling thread.  */
        if (thread_ptr == &_tx_timer_thread)
 800c44e:	6a3b      	ldr	r3, [r7, #32]
 800c450:	4a18      	ldr	r2, [pc, #96]	@ (800c4b4 <_txe_byte_allocate+0xe4>)
 800c452:	4293      	cmp	r3, r2
 800c454:	d101      	bne.n	800c45a <_txe_byte_allocate+0x8a>
        {

            /* Invalid caller of this function, return appropriate error code.  */
            status =  TX_CALLER_ERROR;
 800c456:	2313      	movs	r3, #19
 800c458:	627b      	str	r3, [r7, #36]	@ 0x24
        }
    }
#endif

    /* Is everything still okay?  */
    if (status == TX_SUCCESS)
 800c45a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c45c:	2b00      	cmp	r3, #0
 800c45e:	d114      	bne.n	800c48a <_txe_byte_allocate+0xba>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800c460:	f3ef 8305 	mrs	r3, IPSR
 800c464:	61bb      	str	r3, [r7, #24]
    return(ipsr_value);
 800c466:	69ba      	ldr	r2, [r7, #24]
    {

        /* Check for interrupt call.  */
        if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 800c468:	4b10      	ldr	r3, [pc, #64]	@ (800c4ac <_txe_byte_allocate+0xdc>)
 800c46a:	681b      	ldr	r3, [r3, #0]
 800c46c:	4313      	orrs	r3, r2
 800c46e:	2b00      	cmp	r3, #0
 800c470:	d00b      	beq.n	800c48a <_txe_byte_allocate+0xba>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800c472:	f3ef 8305 	mrs	r3, IPSR
 800c476:	617b      	str	r3, [r7, #20]
    return(ipsr_value);
 800c478:	697a      	ldr	r2, [r7, #20]
        {

            /* Now, make sure the call is from an interrupt and not initialization.  */
            if (TX_THREAD_GET_SYSTEM_STATE() < TX_INITIALIZE_IN_PROGRESS)
 800c47a:	4b0c      	ldr	r3, [pc, #48]	@ (800c4ac <_txe_byte_allocate+0xdc>)
 800c47c:	681b      	ldr	r3, [r3, #0]
 800c47e:	4313      	orrs	r3, r2
 800c480:	f1b3 3ff0 	cmp.w	r3, #4042322160	@ 0xf0f0f0f0
 800c484:	d201      	bcs.n	800c48a <_txe_byte_allocate+0xba>
            {

                /* Invalid caller of this function, return appropriate error code.  */
                status =  TX_CALLER_ERROR;
 800c486:	2313      	movs	r3, #19
 800c488:	627b      	str	r3, [r7, #36]	@ 0x24
            }
        }
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 800c48a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c48c:	2b00      	cmp	r3, #0
 800c48e:	d106      	bne.n	800c49e <_txe_byte_allocate+0xce>
    {

        /* Call actual byte memory allocate function.  */
        status =  _tx_byte_allocate(pool_ptr, memory_ptr, memory_size,  wait_option);
 800c490:	683b      	ldr	r3, [r7, #0]
 800c492:	687a      	ldr	r2, [r7, #4]
 800c494:	68b9      	ldr	r1, [r7, #8]
 800c496:	68f8      	ldr	r0, [r7, #12]
 800c498:	f7fc fc90 	bl	8008dbc <_tx_byte_allocate>
 800c49c:	6278      	str	r0, [r7, #36]	@ 0x24
    }

    /* Return completion status.  */
    return(status);
 800c49e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800c4a0:	4618      	mov	r0, r3
 800c4a2:	3728      	adds	r7, #40	@ 0x28
 800c4a4:	46bd      	mov	sp, r7
 800c4a6:	bd80      	pop	{r7, pc}
 800c4a8:	42595445 	.word	0x42595445
 800c4ac:	2000000c 	.word	0x2000000c
 800c4b0:	2001192c 	.word	0x2001192c
 800c4b4:	20011a74 	.word	0x20011a74

0800c4b8 <_txe_byte_pool_create>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _txe_byte_pool_create(TX_BYTE_POOL *pool_ptr, CHAR *name_ptr, VOID *pool_start, ULONG pool_size, UINT pool_control_block_size)
{
 800c4b8:	b580      	push	{r7, lr}
 800c4ba:	b092      	sub	sp, #72	@ 0x48
 800c4bc:	af00      	add	r7, sp, #0
 800c4be:	60f8      	str	r0, [r7, #12]
 800c4c0:	60b9      	str	r1, [r7, #8]
 800c4c2:	607a      	str	r2, [r7, #4]
 800c4c4:	603b      	str	r3, [r7, #0]
TX_THREAD       *thread_ptr;
#endif


    /* Default status to success.  */
    status =  TX_SUCCESS;
 800c4c6:	2300      	movs	r3, #0
 800c4c8:	647b      	str	r3, [r7, #68]	@ 0x44

    /* Check for an invalid byte pool pointer.  */
    if (pool_ptr == TX_NULL)
 800c4ca:	68fb      	ldr	r3, [r7, #12]
 800c4cc:	2b00      	cmp	r3, #0
 800c4ce:	d102      	bne.n	800c4d6 <_txe_byte_pool_create+0x1e>
    {

        /* Byte pool pointer is invalid, return appropriate error code.  */
        status =  TX_POOL_ERROR;
 800c4d0:	2302      	movs	r3, #2
 800c4d2:	647b      	str	r3, [r7, #68]	@ 0x44
 800c4d4:	e075      	b.n	800c5c2 <_txe_byte_pool_create+0x10a>
    }

    /* Now see if the pool control block size is valid.  */
    else if (pool_control_block_size != (sizeof(TX_BYTE_POOL)))
 800c4d6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c4d8:	2b34      	cmp	r3, #52	@ 0x34
 800c4da:	d002      	beq.n	800c4e2 <_txe_byte_pool_create+0x2a>
    {

        /* Byte pool pointer is invalid, return appropriate error code.  */
        status =  TX_POOL_ERROR;
 800c4dc:	2302      	movs	r3, #2
 800c4de:	647b      	str	r3, [r7, #68]	@ 0x44
 800c4e0:	e06f      	b.n	800c5c2 <_txe_byte_pool_create+0x10a>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800c4e2:	f3ef 8310 	mrs	r3, PRIMASK
 800c4e6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    return(posture);
 800c4e8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    int_posture = __get_interrupt_posture();
 800c4ea:	62bb      	str	r3, [r7, #40]	@ 0x28
    __asm__ volatile ("CPSID i" : : : "memory");
 800c4ec:	b672      	cpsid	i
    return(int_posture);
 800c4ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    }
    else
    {

        /* Disable interrupts.  */
        TX_DISABLE
 800c4f0:	63bb      	str	r3, [r7, #56]	@ 0x38

        /* Increment the preempt disable flag.  */
        _tx_thread_preempt_disable++;
 800c4f2:	4b3b      	ldr	r3, [pc, #236]	@ (800c5e0 <_txe_byte_pool_create+0x128>)
 800c4f4:	681b      	ldr	r3, [r3, #0]
 800c4f6:	3301      	adds	r3, #1
 800c4f8:	4a39      	ldr	r2, [pc, #228]	@ (800c5e0 <_txe_byte_pool_create+0x128>)
 800c4fa:	6013      	str	r3, [r2, #0]
 800c4fc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c4fe:	633b      	str	r3, [r7, #48]	@ 0x30
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800c500:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c502:	f383 8810 	msr	PRIMASK, r3
}
 800c506:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Next see if it is already in the created list.  */
        next_pool =   _tx_byte_pool_created_ptr;
 800c508:	4b36      	ldr	r3, [pc, #216]	@ (800c5e4 <_txe_byte_pool_create+0x12c>)
 800c50a:	681b      	ldr	r3, [r3, #0]
 800c50c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        for (i = ((ULONG) 0); i < _tx_byte_pool_created_count; i++)
 800c50e:	2300      	movs	r3, #0
 800c510:	643b      	str	r3, [r7, #64]	@ 0x40
 800c512:	e009      	b.n	800c528 <_txe_byte_pool_create+0x70>
        {

            /* Determine if this byte pool matches the pool in the list.  */
            if (pool_ptr == next_pool)
 800c514:	68fa      	ldr	r2, [r7, #12]
 800c516:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c518:	429a      	cmp	r2, r3
 800c51a:	d00b      	beq.n	800c534 <_txe_byte_pool_create+0x7c>
            }
            else
            {

                /* Move to the next pool.  */
                next_pool =  next_pool -> tx_byte_pool_created_next;
 800c51c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c51e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c520:	63fb      	str	r3, [r7, #60]	@ 0x3c
        for (i = ((ULONG) 0); i < _tx_byte_pool_created_count; i++)
 800c522:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c524:	3301      	adds	r3, #1
 800c526:	643b      	str	r3, [r7, #64]	@ 0x40
 800c528:	4b2f      	ldr	r3, [pc, #188]	@ (800c5e8 <_txe_byte_pool_create+0x130>)
 800c52a:	681b      	ldr	r3, [r3, #0]
 800c52c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800c52e:	429a      	cmp	r2, r3
 800c530:	d3f0      	bcc.n	800c514 <_txe_byte_pool_create+0x5c>
 800c532:	e000      	b.n	800c536 <_txe_byte_pool_create+0x7e>
                break;
 800c534:	bf00      	nop
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800c536:	f3ef 8310 	mrs	r3, PRIMASK
 800c53a:	623b      	str	r3, [r7, #32]
    return(posture);
 800c53c:	6a3b      	ldr	r3, [r7, #32]
    int_posture = __get_interrupt_posture();
 800c53e:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("CPSID i" : : : "memory");
 800c540:	b672      	cpsid	i
    return(int_posture);
 800c542:	69fb      	ldr	r3, [r7, #28]
            }
        }

        /* Disable interrupts.  */
        TX_DISABLE
 800c544:	63bb      	str	r3, [r7, #56]	@ 0x38

        /* Decrement the preempt disable flag.  */
        _tx_thread_preempt_disable--;
 800c546:	4b26      	ldr	r3, [pc, #152]	@ (800c5e0 <_txe_byte_pool_create+0x128>)
 800c548:	681b      	ldr	r3, [r3, #0]
 800c54a:	3b01      	subs	r3, #1
 800c54c:	4a24      	ldr	r2, [pc, #144]	@ (800c5e0 <_txe_byte_pool_create+0x128>)
 800c54e:	6013      	str	r3, [r2, #0]
 800c550:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c552:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800c554:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c556:	f383 8810 	msr	PRIMASK, r3
}
 800c55a:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Check for preemption.  */
        _tx_thread_system_preempt_check();
 800c55c:	f7ff f884 	bl	800b668 <_tx_thread_system_preempt_check>

        /* At this point, check to see if there is a duplicate pool.  */
        if (pool_ptr == next_pool)
 800c560:	68fa      	ldr	r2, [r7, #12]
 800c562:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c564:	429a      	cmp	r2, r3
 800c566:	d102      	bne.n	800c56e <_txe_byte_pool_create+0xb6>
        {

            /* Pool is already created, return appropriate error code.  */
            status =  TX_POOL_ERROR;
 800c568:	2302      	movs	r3, #2
 800c56a:	647b      	str	r3, [r7, #68]	@ 0x44
 800c56c:	e029      	b.n	800c5c2 <_txe_byte_pool_create+0x10a>
        }

        /* Check for an invalid starting address.  */
        else if (pool_start == TX_NULL)
 800c56e:	687b      	ldr	r3, [r7, #4]
 800c570:	2b00      	cmp	r3, #0
 800c572:	d102      	bne.n	800c57a <_txe_byte_pool_create+0xc2>
        {

            /* Null starting address pointer, return appropriate error.  */
            status =  TX_PTR_ERROR;
 800c574:	2303      	movs	r3, #3
 800c576:	647b      	str	r3, [r7, #68]	@ 0x44
 800c578:	e023      	b.n	800c5c2 <_txe_byte_pool_create+0x10a>
        }

        /* Check for invalid pool size.  */
        else if (pool_size < TX_BYTE_POOL_MIN)
 800c57a:	683b      	ldr	r3, [r7, #0]
 800c57c:	2b63      	cmp	r3, #99	@ 0x63
 800c57e:	d802      	bhi.n	800c586 <_txe_byte_pool_create+0xce>
        {

            /* Pool not big enough, return appropriate error.  */
            status =  TX_SIZE_ERROR;
 800c580:	2305      	movs	r3, #5
 800c582:	647b      	str	r3, [r7, #68]	@ 0x44
 800c584:	e01d      	b.n	800c5c2 <_txe_byte_pool_create+0x10a>
        {

#ifndef TX_TIMER_PROCESS_IN_ISR

            /* Pickup thread pointer.  */
            TX_THREAD_GET_CURRENT(thread_ptr)
 800c586:	4b19      	ldr	r3, [pc, #100]	@ (800c5ec <_txe_byte_pool_create+0x134>)
 800c588:	681b      	ldr	r3, [r3, #0]
 800c58a:	637b      	str	r3, [r7, #52]	@ 0x34

            /* Check for invalid caller of this function.  First check for a calling thread.  */
            if (thread_ptr == &_tx_timer_thread)
 800c58c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c58e:	4a18      	ldr	r2, [pc, #96]	@ (800c5f0 <_txe_byte_pool_create+0x138>)
 800c590:	4293      	cmp	r3, r2
 800c592:	d101      	bne.n	800c598 <_txe_byte_pool_create+0xe0>
            {

                /* Invalid caller of this function, return appropriate error code.  */
                status =  TX_CALLER_ERROR;
 800c594:	2313      	movs	r3, #19
 800c596:	647b      	str	r3, [r7, #68]	@ 0x44
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800c598:	f3ef 8305 	mrs	r3, IPSR
 800c59c:	61bb      	str	r3, [r7, #24]
    return(ipsr_value);
 800c59e:	69ba      	ldr	r2, [r7, #24]
            }
#endif

            /* Check for interrupt call.  */
            if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 800c5a0:	4b14      	ldr	r3, [pc, #80]	@ (800c5f4 <_txe_byte_pool_create+0x13c>)
 800c5a2:	681b      	ldr	r3, [r3, #0]
 800c5a4:	4313      	orrs	r3, r2
 800c5a6:	2b00      	cmp	r3, #0
 800c5a8:	d00b      	beq.n	800c5c2 <_txe_byte_pool_create+0x10a>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800c5aa:	f3ef 8305 	mrs	r3, IPSR
 800c5ae:	617b      	str	r3, [r7, #20]
    return(ipsr_value);
 800c5b0:	697a      	ldr	r2, [r7, #20]
            {

                /* Now, make sure the call is from an interrupt and not initialization.  */
                if (TX_THREAD_GET_SYSTEM_STATE() < TX_INITIALIZE_IN_PROGRESS)
 800c5b2:	4b10      	ldr	r3, [pc, #64]	@ (800c5f4 <_txe_byte_pool_create+0x13c>)
 800c5b4:	681b      	ldr	r3, [r3, #0]
 800c5b6:	4313      	orrs	r3, r2
 800c5b8:	f1b3 3ff0 	cmp.w	r3, #4042322160	@ 0xf0f0f0f0
 800c5bc:	d201      	bcs.n	800c5c2 <_txe_byte_pool_create+0x10a>
                {

                    /* Invalid caller of this function, return appropriate error code.  */
                    status =  TX_CALLER_ERROR;
 800c5be:	2313      	movs	r3, #19
 800c5c0:	647b      	str	r3, [r7, #68]	@ 0x44
            }
        }
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 800c5c2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800c5c4:	2b00      	cmp	r3, #0
 800c5c6:	d106      	bne.n	800c5d6 <_txe_byte_pool_create+0x11e>
    {

        /* Call actual byte pool create function.  */
        status =  _tx_byte_pool_create(pool_ptr, name_ptr, pool_start, pool_size);
 800c5c8:	683b      	ldr	r3, [r7, #0]
 800c5ca:	687a      	ldr	r2, [r7, #4]
 800c5cc:	68b9      	ldr	r1, [r7, #8]
 800c5ce:	68f8      	ldr	r0, [r7, #12]
 800c5d0:	f7fc fd36 	bl	8009040 <_tx_byte_pool_create>
 800c5d4:	6478      	str	r0, [r7, #68]	@ 0x44
    }

    /* Return completion status.  */
    return(status);
 800c5d6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
}
 800c5d8:	4618      	mov	r0, r3
 800c5da:	3748      	adds	r7, #72	@ 0x48
 800c5dc:	46bd      	mov	sp, r7
 800c5de:	bd80      	pop	{r7, pc}
 800c5e0:	200119c4 	.word	0x200119c4
 800c5e4:	2001191c 	.word	0x2001191c
 800c5e8:	20011920 	.word	0x20011920
 800c5ec:	2001192c 	.word	0x2001192c
 800c5f0:	20011a74 	.word	0x20011a74
 800c5f4:	2000000c 	.word	0x2000000c

0800c5f8 <_txe_byte_release>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _txe_byte_release(VOID *memory_ptr)
{
 800c5f8:	b580      	push	{r7, lr}
 800c5fa:	b086      	sub	sp, #24
 800c5fc:	af00      	add	r7, sp, #0
 800c5fe:	6078      	str	r0, [r7, #4]
TX_THREAD       *thread_ptr;
#endif


    /* Default status to success.  */
    status =  TX_SUCCESS;
 800c600:	2300      	movs	r3, #0
 800c602:	617b      	str	r3, [r7, #20]

    /* First check the supplied memory pointer.  */
    if (memory_ptr == TX_NULL)
 800c604:	687b      	ldr	r3, [r7, #4]
 800c606:	2b00      	cmp	r3, #0
 800c608:	d102      	bne.n	800c610 <_txe_byte_release+0x18>
    {

        /* The byte memory pointer is invalid, return appropriate status.  */
        status =  TX_PTR_ERROR;
 800c60a:	2303      	movs	r3, #3
 800c60c:	617b      	str	r3, [r7, #20]
 800c60e:	e01d      	b.n	800c64c <_txe_byte_release+0x54>
    {

#ifndef TX_TIMER_PROCESS_IN_ISR

        /* Pickup thread pointer.  */
        TX_THREAD_GET_CURRENT(thread_ptr)
 800c610:	4b14      	ldr	r3, [pc, #80]	@ (800c664 <_txe_byte_release+0x6c>)
 800c612:	681b      	ldr	r3, [r3, #0]
 800c614:	613b      	str	r3, [r7, #16]

        /* Check for invalid caller of this function.  First check for a calling thread.  */
        if (thread_ptr == &_tx_timer_thread)
 800c616:	693b      	ldr	r3, [r7, #16]
 800c618:	4a13      	ldr	r2, [pc, #76]	@ (800c668 <_txe_byte_release+0x70>)
 800c61a:	4293      	cmp	r3, r2
 800c61c:	d101      	bne.n	800c622 <_txe_byte_release+0x2a>
        {

            /* Invalid caller of this function, return appropriate error code.  */
            status =  TX_CALLER_ERROR;
 800c61e:	2313      	movs	r3, #19
 800c620:	617b      	str	r3, [r7, #20]
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800c622:	f3ef 8305 	mrs	r3, IPSR
 800c626:	60fb      	str	r3, [r7, #12]
    return(ipsr_value);
 800c628:	68fa      	ldr	r2, [r7, #12]
        }
#endif

        /* Check for interrupt call.  */
        if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 800c62a:	4b10      	ldr	r3, [pc, #64]	@ (800c66c <_txe_byte_release+0x74>)
 800c62c:	681b      	ldr	r3, [r3, #0]
 800c62e:	4313      	orrs	r3, r2
 800c630:	2b00      	cmp	r3, #0
 800c632:	d00b      	beq.n	800c64c <_txe_byte_release+0x54>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800c634:	f3ef 8305 	mrs	r3, IPSR
 800c638:	60bb      	str	r3, [r7, #8]
    return(ipsr_value);
 800c63a:	68ba      	ldr	r2, [r7, #8]
        {

            /* Now, make sure the call is from an interrupt and not initialization.  */
            if (TX_THREAD_GET_SYSTEM_STATE() < TX_INITIALIZE_IN_PROGRESS)
 800c63c:	4b0b      	ldr	r3, [pc, #44]	@ (800c66c <_txe_byte_release+0x74>)
 800c63e:	681b      	ldr	r3, [r3, #0]
 800c640:	4313      	orrs	r3, r2
 800c642:	f1b3 3ff0 	cmp.w	r3, #4042322160	@ 0xf0f0f0f0
 800c646:	d201      	bcs.n	800c64c <_txe_byte_release+0x54>
            {

                /* Invalid caller of this function, return appropriate error code.  */
                status =  TX_CALLER_ERROR;
 800c648:	2313      	movs	r3, #19
 800c64a:	617b      	str	r3, [r7, #20]
            }
        }
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 800c64c:	697b      	ldr	r3, [r7, #20]
 800c64e:	2b00      	cmp	r3, #0
 800c650:	d103      	bne.n	800c65a <_txe_byte_release+0x62>
    {

        /* Call actual byte release function.  */
        status =  _tx_byte_release(memory_ptr);
 800c652:	6878      	ldr	r0, [r7, #4]
 800c654:	f7fc fe98 	bl	8009388 <_tx_byte_release>
 800c658:	6178      	str	r0, [r7, #20]
    }

    /* Return completion status.  */
    return(status);
 800c65a:	697b      	ldr	r3, [r7, #20]
}
 800c65c:	4618      	mov	r0, r3
 800c65e:	3718      	adds	r7, #24
 800c660:	46bd      	mov	sp, r7
 800c662:	bd80      	pop	{r7, pc}
 800c664:	2001192c 	.word	0x2001192c
 800c668:	20011a74 	.word	0x20011a74
 800c66c:	2000000c 	.word	0x2000000c

0800c670 <_txe_mutex_create>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _txe_mutex_create(TX_MUTEX *mutex_ptr, CHAR *name_ptr, UINT inherit, UINT mutex_control_block_size)
{
 800c670:	b580      	push	{r7, lr}
 800c672:	b092      	sub	sp, #72	@ 0x48
 800c674:	af00      	add	r7, sp, #0
 800c676:	60f8      	str	r0, [r7, #12]
 800c678:	60b9      	str	r1, [r7, #8]
 800c67a:	607a      	str	r2, [r7, #4]
 800c67c:	603b      	str	r3, [r7, #0]
TX_THREAD       *thread_ptr;
#endif


    /* Default status to success.  */
    status =  TX_SUCCESS;
 800c67e:	2300      	movs	r3, #0
 800c680:	647b      	str	r3, [r7, #68]	@ 0x44

    /* Check for an invalid mutex pointer.  */
    if (mutex_ptr == TX_NULL)
 800c682:	68fb      	ldr	r3, [r7, #12]
 800c684:	2b00      	cmp	r3, #0
 800c686:	d102      	bne.n	800c68e <_txe_mutex_create+0x1e>
    {

        /* Mutex pointer is invalid, return appropriate error code.  */
        status =  TX_MUTEX_ERROR;
 800c688:	231c      	movs	r3, #28
 800c68a:	647b      	str	r3, [r7, #68]	@ 0x44
 800c68c:	e053      	b.n	800c736 <_txe_mutex_create+0xc6>
    }

    /* Now check to make sure the control block is the correct size.  */
    else if (mutex_control_block_size != (sizeof(TX_MUTEX)))
 800c68e:	683b      	ldr	r3, [r7, #0]
 800c690:	2b34      	cmp	r3, #52	@ 0x34
 800c692:	d002      	beq.n	800c69a <_txe_mutex_create+0x2a>
    {

        /* Mutex pointer is invalid, return appropriate error code.  */
        status =  TX_MUTEX_ERROR;
 800c694:	231c      	movs	r3, #28
 800c696:	647b      	str	r3, [r7, #68]	@ 0x44
 800c698:	e04d      	b.n	800c736 <_txe_mutex_create+0xc6>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800c69a:	f3ef 8310 	mrs	r3, PRIMASK
 800c69e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    return(posture);
 800c6a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    int_posture = __get_interrupt_posture();
 800c6a2:	62bb      	str	r3, [r7, #40]	@ 0x28
    __asm__ volatile ("CPSID i" : : : "memory");
 800c6a4:	b672      	cpsid	i
    return(int_posture);
 800c6a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    }
    else
    {

        /* Disable interrupts.  */
        TX_DISABLE
 800c6a8:	63bb      	str	r3, [r7, #56]	@ 0x38

        /* Increment the preempt disable flag.  */
        _tx_thread_preempt_disable++;
 800c6aa:	4b3a      	ldr	r3, [pc, #232]	@ (800c794 <_txe_mutex_create+0x124>)
 800c6ac:	681b      	ldr	r3, [r3, #0]
 800c6ae:	3301      	adds	r3, #1
 800c6b0:	4a38      	ldr	r2, [pc, #224]	@ (800c794 <_txe_mutex_create+0x124>)
 800c6b2:	6013      	str	r3, [r2, #0]
 800c6b4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c6b6:	633b      	str	r3, [r7, #48]	@ 0x30
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800c6b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c6ba:	f383 8810 	msr	PRIMASK, r3
}
 800c6be:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Next see if it is already in the created list.  */
        next_mutex =   _tx_mutex_created_ptr;
 800c6c0:	4b35      	ldr	r3, [pc, #212]	@ (800c798 <_txe_mutex_create+0x128>)
 800c6c2:	681b      	ldr	r3, [r3, #0]
 800c6c4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        for (i = ((ULONG) 0); i < _tx_mutex_created_count; i++)
 800c6c6:	2300      	movs	r3, #0
 800c6c8:	643b      	str	r3, [r7, #64]	@ 0x40
 800c6ca:	e009      	b.n	800c6e0 <_txe_mutex_create+0x70>
        {

            /* Determine if this mutex matches the mutex in the list.  */
            if (mutex_ptr == next_mutex)
 800c6cc:	68fa      	ldr	r2, [r7, #12]
 800c6ce:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c6d0:	429a      	cmp	r2, r3
 800c6d2:	d00b      	beq.n	800c6ec <_txe_mutex_create+0x7c>
            }
            else
            {

                /* Move to the next mutex.  */
                next_mutex =  next_mutex -> tx_mutex_created_next;
 800c6d4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c6d6:	6a1b      	ldr	r3, [r3, #32]
 800c6d8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        for (i = ((ULONG) 0); i < _tx_mutex_created_count; i++)
 800c6da:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c6dc:	3301      	adds	r3, #1
 800c6de:	643b      	str	r3, [r7, #64]	@ 0x40
 800c6e0:	4b2e      	ldr	r3, [pc, #184]	@ (800c79c <_txe_mutex_create+0x12c>)
 800c6e2:	681b      	ldr	r3, [r3, #0]
 800c6e4:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800c6e6:	429a      	cmp	r2, r3
 800c6e8:	d3f0      	bcc.n	800c6cc <_txe_mutex_create+0x5c>
 800c6ea:	e000      	b.n	800c6ee <_txe_mutex_create+0x7e>
                break;
 800c6ec:	bf00      	nop
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800c6ee:	f3ef 8310 	mrs	r3, PRIMASK
 800c6f2:	623b      	str	r3, [r7, #32]
    return(posture);
 800c6f4:	6a3b      	ldr	r3, [r7, #32]
    int_posture = __get_interrupt_posture();
 800c6f6:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("CPSID i" : : : "memory");
 800c6f8:	b672      	cpsid	i
    return(int_posture);
 800c6fa:	69fb      	ldr	r3, [r7, #28]
            }
        }

        /* Disable interrupts.  */
        TX_DISABLE
 800c6fc:	63bb      	str	r3, [r7, #56]	@ 0x38

        /* Decrement the preempt disable flag.  */
        _tx_thread_preempt_disable--;
 800c6fe:	4b25      	ldr	r3, [pc, #148]	@ (800c794 <_txe_mutex_create+0x124>)
 800c700:	681b      	ldr	r3, [r3, #0]
 800c702:	3b01      	subs	r3, #1
 800c704:	4a23      	ldr	r2, [pc, #140]	@ (800c794 <_txe_mutex_create+0x124>)
 800c706:	6013      	str	r3, [r2, #0]
 800c708:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c70a:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800c70c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c70e:	f383 8810 	msr	PRIMASK, r3
}
 800c712:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Check for preemption.  */
        _tx_thread_system_preempt_check();
 800c714:	f7fe ffa8 	bl	800b668 <_tx_thread_system_preempt_check>

        /* At this point, check to see if there is a duplicate mutex.  */
        if (mutex_ptr == next_mutex)
 800c718:	68fa      	ldr	r2, [r7, #12]
 800c71a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c71c:	429a      	cmp	r2, r3
 800c71e:	d102      	bne.n	800c726 <_txe_mutex_create+0xb6>
        {

            /* Mutex is already created, return appropriate error code.  */
            status =  TX_MUTEX_ERROR;
 800c720:	231c      	movs	r3, #28
 800c722:	647b      	str	r3, [r7, #68]	@ 0x44
 800c724:	e007      	b.n	800c736 <_txe_mutex_create+0xc6>
        }
        else
        {

            /* Check for a valid inherit option.  */
            if (inherit != TX_INHERIT)
 800c726:	687b      	ldr	r3, [r7, #4]
 800c728:	2b01      	cmp	r3, #1
 800c72a:	d004      	beq.n	800c736 <_txe_mutex_create+0xc6>
            {

                if (inherit != TX_NO_INHERIT)
 800c72c:	687b      	ldr	r3, [r7, #4]
 800c72e:	2b00      	cmp	r3, #0
 800c730:	d001      	beq.n	800c736 <_txe_mutex_create+0xc6>
                {

                    /* Inherit option is illegal.  */
                    status =  TX_INHERIT_ERROR;
 800c732:	231f      	movs	r3, #31
 800c734:	647b      	str	r3, [r7, #68]	@ 0x44
            }
        }
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 800c736:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800c738:	2b00      	cmp	r3, #0
 800c73a:	d11d      	bne.n	800c778 <_txe_mutex_create+0x108>
    {

#ifndef TX_TIMER_PROCESS_IN_ISR

        /* Pickup thread pointer.  */
        TX_THREAD_GET_CURRENT(thread_ptr)
 800c73c:	4b18      	ldr	r3, [pc, #96]	@ (800c7a0 <_txe_mutex_create+0x130>)
 800c73e:	681b      	ldr	r3, [r3, #0]
 800c740:	637b      	str	r3, [r7, #52]	@ 0x34

        /* Check for invalid caller of this function.  First check for a calling thread.  */
        if (thread_ptr == &_tx_timer_thread)
 800c742:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c744:	4a17      	ldr	r2, [pc, #92]	@ (800c7a4 <_txe_mutex_create+0x134>)
 800c746:	4293      	cmp	r3, r2
 800c748:	d101      	bne.n	800c74e <_txe_mutex_create+0xde>
        {

            /* Invalid caller of this function, return appropriate error code.  */
            status =  TX_CALLER_ERROR;
 800c74a:	2313      	movs	r3, #19
 800c74c:	647b      	str	r3, [r7, #68]	@ 0x44
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800c74e:	f3ef 8305 	mrs	r3, IPSR
 800c752:	61bb      	str	r3, [r7, #24]
    return(ipsr_value);
 800c754:	69ba      	ldr	r2, [r7, #24]
        }
#endif

        /* Check for interrupt call.  */
        if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 800c756:	4b14      	ldr	r3, [pc, #80]	@ (800c7a8 <_txe_mutex_create+0x138>)
 800c758:	681b      	ldr	r3, [r3, #0]
 800c75a:	4313      	orrs	r3, r2
 800c75c:	2b00      	cmp	r3, #0
 800c75e:	d00b      	beq.n	800c778 <_txe_mutex_create+0x108>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800c760:	f3ef 8305 	mrs	r3, IPSR
 800c764:	617b      	str	r3, [r7, #20]
    return(ipsr_value);
 800c766:	697a      	ldr	r2, [r7, #20]
        {

            /* Now, make sure the call is from an interrupt and not initialization.  */
            if (TX_THREAD_GET_SYSTEM_STATE() < TX_INITIALIZE_IN_PROGRESS)
 800c768:	4b0f      	ldr	r3, [pc, #60]	@ (800c7a8 <_txe_mutex_create+0x138>)
 800c76a:	681b      	ldr	r3, [r3, #0]
 800c76c:	4313      	orrs	r3, r2
 800c76e:	f1b3 3ff0 	cmp.w	r3, #4042322160	@ 0xf0f0f0f0
 800c772:	d201      	bcs.n	800c778 <_txe_mutex_create+0x108>
            {

                /* Invalid caller of this function, return appropriate error code.  */
                status =  TX_CALLER_ERROR;
 800c774:	2313      	movs	r3, #19
 800c776:	647b      	str	r3, [r7, #68]	@ 0x44
            }
        }
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 800c778:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800c77a:	2b00      	cmp	r3, #0
 800c77c:	d105      	bne.n	800c78a <_txe_mutex_create+0x11a>
    {

        /* Call actual mutex create function.  */
        status =  _tx_mutex_create(mutex_ptr, name_ptr, inherit);
 800c77e:	687a      	ldr	r2, [r7, #4]
 800c780:	68b9      	ldr	r1, [r7, #8]
 800c782:	68f8      	ldr	r0, [r7, #12]
 800c784:	f7fd f852 	bl	800982c <_tx_mutex_create>
 800c788:	6478      	str	r0, [r7, #68]	@ 0x44
    }

    /* Return completion status.  */
    return(status);
 800c78a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
}
 800c78c:	4618      	mov	r0, r3
 800c78e:	3748      	adds	r7, #72	@ 0x48
 800c790:	46bd      	mov	sp, r7
 800c792:	bd80      	pop	{r7, pc}
 800c794:	200119c4 	.word	0x200119c4
 800c798:	2001190c 	.word	0x2001190c
 800c79c:	20011910 	.word	0x20011910
 800c7a0:	2001192c 	.word	0x2001192c
 800c7a4:	20011a74 	.word	0x20011a74
 800c7a8:	2000000c 	.word	0x2000000c

0800c7ac <_txe_mutex_get>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _txe_mutex_get(TX_MUTEX *mutex_ptr, ULONG wait_option)
{
 800c7ac:	b580      	push	{r7, lr}
 800c7ae:	b088      	sub	sp, #32
 800c7b0:	af00      	add	r7, sp, #0
 800c7b2:	6078      	str	r0, [r7, #4]
 800c7b4:	6039      	str	r1, [r7, #0]
TX_THREAD       *current_thread;
#endif


    /* Default status to success.  */
    status =  TX_SUCCESS;
 800c7b6:	2300      	movs	r3, #0
 800c7b8:	61fb      	str	r3, [r7, #28]

    /* Check for an invalid mutex pointer.  */
    if (mutex_ptr == TX_NULL)
 800c7ba:	687b      	ldr	r3, [r7, #4]
 800c7bc:	2b00      	cmp	r3, #0
 800c7be:	d102      	bne.n	800c7c6 <_txe_mutex_get+0x1a>
    {

        /* Mutex pointer is invalid, return appropriate error code.  */
        status =  TX_MUTEX_ERROR;
 800c7c0:	231c      	movs	r3, #28
 800c7c2:	61fb      	str	r3, [r7, #28]
 800c7c4:	e01f      	b.n	800c806 <_txe_mutex_get+0x5a>
    }

    /* Now check for a valid mutex ID.  */
    else if (mutex_ptr -> tx_mutex_id != TX_MUTEX_ID)
 800c7c6:	687b      	ldr	r3, [r7, #4]
 800c7c8:	681b      	ldr	r3, [r3, #0]
 800c7ca:	4a21      	ldr	r2, [pc, #132]	@ (800c850 <_txe_mutex_get+0xa4>)
 800c7cc:	4293      	cmp	r3, r2
 800c7ce:	d002      	beq.n	800c7d6 <_txe_mutex_get+0x2a>
    {

        /* Mutex pointer is invalid, return appropriate error code.  */
        status =  TX_MUTEX_ERROR;
 800c7d0:	231c      	movs	r3, #28
 800c7d2:	61fb      	str	r3, [r7, #28]
 800c7d4:	e017      	b.n	800c806 <_txe_mutex_get+0x5a>
    else
    {

        /* Check for a wait option error.  Only threads are allowed any form of
           suspension.  */
        if (wait_option != TX_NO_WAIT)
 800c7d6:	683b      	ldr	r3, [r7, #0]
 800c7d8:	2b00      	cmp	r3, #0
 800c7da:	d014      	beq.n	800c806 <_txe_mutex_get+0x5a>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800c7dc:	f3ef 8305 	mrs	r3, IPSR
 800c7e0:	617b      	str	r3, [r7, #20]
    return(ipsr_value);
 800c7e2:	697a      	ldr	r2, [r7, #20]
        {

            /* Is the call from an ISR or Initialization?  */
            if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 800c7e4:	4b1b      	ldr	r3, [pc, #108]	@ (800c854 <_txe_mutex_get+0xa8>)
 800c7e6:	681b      	ldr	r3, [r3, #0]
 800c7e8:	4313      	orrs	r3, r2
 800c7ea:	2b00      	cmp	r3, #0
 800c7ec:	d002      	beq.n	800c7f4 <_txe_mutex_get+0x48>
            {

                /* A non-thread is trying to suspend, return appropriate error code.  */
                status =  TX_WAIT_ERROR;
 800c7ee:	2304      	movs	r3, #4
 800c7f0:	61fb      	str	r3, [r7, #28]
 800c7f2:	e008      	b.n	800c806 <_txe_mutex_get+0x5a>
#ifndef TX_TIMER_PROCESS_IN_ISR
            else
            {

                /* Pickup thread pointer.  */
                TX_THREAD_GET_CURRENT(current_thread)
 800c7f4:	4b18      	ldr	r3, [pc, #96]	@ (800c858 <_txe_mutex_get+0xac>)
 800c7f6:	681b      	ldr	r3, [r3, #0]
 800c7f8:	61bb      	str	r3, [r7, #24]

                /* Is the current thread the timer thread?  */
                if (current_thread == &_tx_timer_thread)
 800c7fa:	69bb      	ldr	r3, [r7, #24]
 800c7fc:	4a17      	ldr	r2, [pc, #92]	@ (800c85c <_txe_mutex_get+0xb0>)
 800c7fe:	4293      	cmp	r3, r2
 800c800:	d101      	bne.n	800c806 <_txe_mutex_get+0x5a>
                {

                    /* A non-thread is trying to suspend, return appropriate error code.  */
                    status =  TX_WAIT_ERROR;
 800c802:	2304      	movs	r3, #4
 800c804:	61fb      	str	r3, [r7, #28]
#endif
        }
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 800c806:	69fb      	ldr	r3, [r7, #28]
 800c808:	2b00      	cmp	r3, #0
 800c80a:	d114      	bne.n	800c836 <_txe_mutex_get+0x8a>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800c80c:	f3ef 8305 	mrs	r3, IPSR
 800c810:	613b      	str	r3, [r7, #16]
    return(ipsr_value);
 800c812:	693a      	ldr	r2, [r7, #16]
    {

        /* Check for interrupt call.  */
        if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 800c814:	4b0f      	ldr	r3, [pc, #60]	@ (800c854 <_txe_mutex_get+0xa8>)
 800c816:	681b      	ldr	r3, [r3, #0]
 800c818:	4313      	orrs	r3, r2
 800c81a:	2b00      	cmp	r3, #0
 800c81c:	d00b      	beq.n	800c836 <_txe_mutex_get+0x8a>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800c81e:	f3ef 8305 	mrs	r3, IPSR
 800c822:	60fb      	str	r3, [r7, #12]
    return(ipsr_value);
 800c824:	68fa      	ldr	r2, [r7, #12]
        {

            /* Now, make sure the call is from an interrupt and not initialization.  */
            if (TX_THREAD_GET_SYSTEM_STATE() < TX_INITIALIZE_IN_PROGRESS)
 800c826:	4b0b      	ldr	r3, [pc, #44]	@ (800c854 <_txe_mutex_get+0xa8>)
 800c828:	681b      	ldr	r3, [r3, #0]
 800c82a:	4313      	orrs	r3, r2
 800c82c:	f1b3 3ff0 	cmp.w	r3, #4042322160	@ 0xf0f0f0f0
 800c830:	d201      	bcs.n	800c836 <_txe_mutex_get+0x8a>
            {

                /* Yes, invalid caller of this function, return appropriate error code.  */
                status =  TX_CALLER_ERROR;
 800c832:	2313      	movs	r3, #19
 800c834:	61fb      	str	r3, [r7, #28]
            }
        }
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 800c836:	69fb      	ldr	r3, [r7, #28]
 800c838:	2b00      	cmp	r3, #0
 800c83a:	d104      	bne.n	800c846 <_txe_mutex_get+0x9a>
    {

        /* Call actual get mutex function.  */
        status =  _tx_mutex_get(mutex_ptr, wait_option);
 800c83c:	6839      	ldr	r1, [r7, #0]
 800c83e:	6878      	ldr	r0, [r7, #4]
 800c840:	f7fd f84e 	bl	80098e0 <_tx_mutex_get>
 800c844:	61f8      	str	r0, [r7, #28]
    }

    /* Return completion status.  */
    return(status);
 800c846:	69fb      	ldr	r3, [r7, #28]
}
 800c848:	4618      	mov	r0, r3
 800c84a:	3720      	adds	r7, #32
 800c84c:	46bd      	mov	sp, r7
 800c84e:	bd80      	pop	{r7, pc}
 800c850:	4d555445 	.word	0x4d555445
 800c854:	2000000c 	.word	0x2000000c
 800c858:	2001192c 	.word	0x2001192c
 800c85c:	20011a74 	.word	0x20011a74

0800c860 <_txe_mutex_put>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _txe_mutex_put(TX_MUTEX *mutex_ptr)
{
 800c860:	b580      	push	{r7, lr}
 800c862:	b086      	sub	sp, #24
 800c864:	af00      	add	r7, sp, #0
 800c866:	6078      	str	r0, [r7, #4]

UINT            status;


    /* Default status to success.  */
    status =  TX_SUCCESS;
 800c868:	2300      	movs	r3, #0
 800c86a:	617b      	str	r3, [r7, #20]

    /* Check for an invalid mutex pointer.  */
    if (mutex_ptr == TX_NULL)
 800c86c:	687b      	ldr	r3, [r7, #4]
 800c86e:	2b00      	cmp	r3, #0
 800c870:	d102      	bne.n	800c878 <_txe_mutex_put+0x18>
    {

        /* Mutex pointer is invalid, return appropriate error code.  */
        status =  TX_MUTEX_ERROR;
 800c872:	231c      	movs	r3, #28
 800c874:	617b      	str	r3, [r7, #20]
 800c876:	e01c      	b.n	800c8b2 <_txe_mutex_put+0x52>
    }

    /* Now check for invalid mutex ID.  */
    else if (mutex_ptr -> tx_mutex_id != TX_MUTEX_ID)
 800c878:	687b      	ldr	r3, [r7, #4]
 800c87a:	681b      	ldr	r3, [r3, #0]
 800c87c:	4a13      	ldr	r2, [pc, #76]	@ (800c8cc <_txe_mutex_put+0x6c>)
 800c87e:	4293      	cmp	r3, r2
 800c880:	d002      	beq.n	800c888 <_txe_mutex_put+0x28>
    {

        /* Mutex pointer is invalid, return appropriate error code.  */
        status =  TX_MUTEX_ERROR;
 800c882:	231c      	movs	r3, #28
 800c884:	617b      	str	r3, [r7, #20]
 800c886:	e014      	b.n	800c8b2 <_txe_mutex_put+0x52>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800c888:	f3ef 8305 	mrs	r3, IPSR
 800c88c:	613b      	str	r3, [r7, #16]
    return(ipsr_value);
 800c88e:	693a      	ldr	r2, [r7, #16]
    }
    else
    {

        /* Check for interrupt call.  */
        if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 800c890:	4b0f      	ldr	r3, [pc, #60]	@ (800c8d0 <_txe_mutex_put+0x70>)
 800c892:	681b      	ldr	r3, [r3, #0]
 800c894:	4313      	orrs	r3, r2
 800c896:	2b00      	cmp	r3, #0
 800c898:	d00b      	beq.n	800c8b2 <_txe_mutex_put+0x52>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800c89a:	f3ef 8305 	mrs	r3, IPSR
 800c89e:	60fb      	str	r3, [r7, #12]
    return(ipsr_value);
 800c8a0:	68fa      	ldr	r2, [r7, #12]
        {

            /* Now, make sure the call is from an interrupt and not initialization.  */
            if (TX_THREAD_GET_SYSTEM_STATE() < TX_INITIALIZE_IN_PROGRESS)
 800c8a2:	4b0b      	ldr	r3, [pc, #44]	@ (800c8d0 <_txe_mutex_put+0x70>)
 800c8a4:	681b      	ldr	r3, [r3, #0]
 800c8a6:	4313      	orrs	r3, r2
 800c8a8:	f1b3 3ff0 	cmp.w	r3, #4042322160	@ 0xf0f0f0f0
 800c8ac:	d201      	bcs.n	800c8b2 <_txe_mutex_put+0x52>
            {

                /* Invalid caller of this function, return appropriate error code.  */
                status =  TX_CALLER_ERROR;
 800c8ae:	2313      	movs	r3, #19
 800c8b0:	617b      	str	r3, [r7, #20]
            }
        }
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 800c8b2:	697b      	ldr	r3, [r7, #20]
 800c8b4:	2b00      	cmp	r3, #0
 800c8b6:	d103      	bne.n	800c8c0 <_txe_mutex_put+0x60>
    {

        /* Call actual put mutex function.  */
        status =  _tx_mutex_put(mutex_ptr);
 800c8b8:	6878      	ldr	r0, [r7, #4]
 800c8ba:	f7fd fa89 	bl	8009dd0 <_tx_mutex_put>
 800c8be:	6178      	str	r0, [r7, #20]
    }

    /* Return completion status.  */
    return(status);
 800c8c0:	697b      	ldr	r3, [r7, #20]
}
 800c8c2:	4618      	mov	r0, r3
 800c8c4:	3718      	adds	r7, #24
 800c8c6:	46bd      	mov	sp, r7
 800c8c8:	bd80      	pop	{r7, pc}
 800c8ca:	bf00      	nop
 800c8cc:	4d555445 	.word	0x4d555445
 800c8d0:	2000000c 	.word	0x2000000c

0800c8d4 <_txe_queue_create>:
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _txe_queue_create(TX_QUEUE *queue_ptr, CHAR *name_ptr, UINT message_size,
                        VOID *queue_start, ULONG queue_size, UINT queue_control_block_size)
{
 800c8d4:	b580      	push	{r7, lr}
 800c8d6:	b094      	sub	sp, #80	@ 0x50
 800c8d8:	af02      	add	r7, sp, #8
 800c8da:	60f8      	str	r0, [r7, #12]
 800c8dc:	60b9      	str	r1, [r7, #8]
 800c8de:	607a      	str	r2, [r7, #4]
 800c8e0:	603b      	str	r3, [r7, #0]
TX_THREAD       *thread_ptr;
#endif


    /* Default status to success.  */
    status =  TX_SUCCESS;
 800c8e2:	2300      	movs	r3, #0
 800c8e4:	647b      	str	r3, [r7, #68]	@ 0x44

    /* Check for an invalid queue pointer.  */
    if (queue_ptr == TX_NULL)
 800c8e6:	68fb      	ldr	r3, [r7, #12]
 800c8e8:	2b00      	cmp	r3, #0
 800c8ea:	d102      	bne.n	800c8f2 <_txe_queue_create+0x1e>
    {

        /* Queue pointer is invalid, return appropriate error code.  */
        status =  TX_QUEUE_ERROR;
 800c8ec:	2309      	movs	r3, #9
 800c8ee:	647b      	str	r3, [r7, #68]	@ 0x44
 800c8f0:	e083      	b.n	800c9fa <_txe_queue_create+0x126>
    }

    /* Now check for a valid control block size.  */
    else if (queue_control_block_size != (sizeof(TX_QUEUE)))
 800c8f2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800c8f4:	2b38      	cmp	r3, #56	@ 0x38
 800c8f6:	d002      	beq.n	800c8fe <_txe_queue_create+0x2a>
    {

        /* Queue pointer is invalid, return appropriate error code.  */
        status =  TX_QUEUE_ERROR;
 800c8f8:	2309      	movs	r3, #9
 800c8fa:	647b      	str	r3, [r7, #68]	@ 0x44
 800c8fc:	e07d      	b.n	800c9fa <_txe_queue_create+0x126>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800c8fe:	f3ef 8310 	mrs	r3, PRIMASK
 800c902:	62fb      	str	r3, [r7, #44]	@ 0x2c
    return(posture);
 800c904:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    int_posture = __get_interrupt_posture();
 800c906:	62bb      	str	r3, [r7, #40]	@ 0x28
    __asm__ volatile ("CPSID i" : : : "memory");
 800c908:	b672      	cpsid	i
    return(int_posture);
 800c90a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    }
    else
    {

        /* Disable interrupts.  */
        TX_DISABLE
 800c90c:	63bb      	str	r3, [r7, #56]	@ 0x38

        /* Increment the preempt disable flag.  */
        _tx_thread_preempt_disable++;
 800c90e:	4b43      	ldr	r3, [pc, #268]	@ (800ca1c <_txe_queue_create+0x148>)
 800c910:	681b      	ldr	r3, [r3, #0]
 800c912:	3301      	adds	r3, #1
 800c914:	4a41      	ldr	r2, [pc, #260]	@ (800ca1c <_txe_queue_create+0x148>)
 800c916:	6013      	str	r3, [r2, #0]
 800c918:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c91a:	633b      	str	r3, [r7, #48]	@ 0x30
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800c91c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c91e:	f383 8810 	msr	PRIMASK, r3
}
 800c922:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Next see if it is already in the created list.  */
        next_queue =   _tx_queue_created_ptr;
 800c924:	4b3e      	ldr	r3, [pc, #248]	@ (800ca20 <_txe_queue_create+0x14c>)
 800c926:	681b      	ldr	r3, [r3, #0]
 800c928:	63fb      	str	r3, [r7, #60]	@ 0x3c
        for (i = ((ULONG) 0); i < _tx_queue_created_count; i++)
 800c92a:	2300      	movs	r3, #0
 800c92c:	643b      	str	r3, [r7, #64]	@ 0x40
 800c92e:	e009      	b.n	800c944 <_txe_queue_create+0x70>
        {

            /* Determine if this queue matches the queue in the list.  */
            if (queue_ptr == next_queue)
 800c930:	68fa      	ldr	r2, [r7, #12]
 800c932:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c934:	429a      	cmp	r2, r3
 800c936:	d00b      	beq.n	800c950 <_txe_queue_create+0x7c>
            }
            else
            {

                /* Move to the next queue.  */
                next_queue =  next_queue -> tx_queue_created_next;
 800c938:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c93a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c93c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        for (i = ((ULONG) 0); i < _tx_queue_created_count; i++)
 800c93e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c940:	3301      	adds	r3, #1
 800c942:	643b      	str	r3, [r7, #64]	@ 0x40
 800c944:	4b37      	ldr	r3, [pc, #220]	@ (800ca24 <_txe_queue_create+0x150>)
 800c946:	681b      	ldr	r3, [r3, #0]
 800c948:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800c94a:	429a      	cmp	r2, r3
 800c94c:	d3f0      	bcc.n	800c930 <_txe_queue_create+0x5c>
 800c94e:	e000      	b.n	800c952 <_txe_queue_create+0x7e>
                break;
 800c950:	bf00      	nop
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800c952:	f3ef 8310 	mrs	r3, PRIMASK
 800c956:	623b      	str	r3, [r7, #32]
    return(posture);
 800c958:	6a3b      	ldr	r3, [r7, #32]
    int_posture = __get_interrupt_posture();
 800c95a:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("CPSID i" : : : "memory");
 800c95c:	b672      	cpsid	i
    return(int_posture);
 800c95e:	69fb      	ldr	r3, [r7, #28]
            }
        }

        /* Disable interrupts.  */
        TX_DISABLE
 800c960:	63bb      	str	r3, [r7, #56]	@ 0x38

        /* Decrement the preempt disable flag.  */
        _tx_thread_preempt_disable--;
 800c962:	4b2e      	ldr	r3, [pc, #184]	@ (800ca1c <_txe_queue_create+0x148>)
 800c964:	681b      	ldr	r3, [r3, #0]
 800c966:	3b01      	subs	r3, #1
 800c968:	4a2c      	ldr	r2, [pc, #176]	@ (800ca1c <_txe_queue_create+0x148>)
 800c96a:	6013      	str	r3, [r2, #0]
 800c96c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c96e:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800c970:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c972:	f383 8810 	msr	PRIMASK, r3
}
 800c976:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Check for preemption.  */
        _tx_thread_system_preempt_check();
 800c978:	f7fe fe76 	bl	800b668 <_tx_thread_system_preempt_check>

        /* At this point, check to see if there is a duplicate queue.  */
        if (queue_ptr == next_queue)
 800c97c:	68fa      	ldr	r2, [r7, #12]
 800c97e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c980:	429a      	cmp	r2, r3
 800c982:	d102      	bne.n	800c98a <_txe_queue_create+0xb6>
        {

            /* Queue is already created, return appropriate error code.  */
            status =  TX_QUEUE_ERROR;
 800c984:	2309      	movs	r3, #9
 800c986:	647b      	str	r3, [r7, #68]	@ 0x44
 800c988:	e037      	b.n	800c9fa <_txe_queue_create+0x126>
        }

        /* Check the starting address of the queue.  */
        else if (queue_start == TX_NULL)
 800c98a:	683b      	ldr	r3, [r7, #0]
 800c98c:	2b00      	cmp	r3, #0
 800c98e:	d102      	bne.n	800c996 <_txe_queue_create+0xc2>
        {

            /* Invalid starting address of queue.  */
            status =  TX_PTR_ERROR;
 800c990:	2303      	movs	r3, #3
 800c992:	647b      	str	r3, [r7, #68]	@ 0x44
 800c994:	e031      	b.n	800c9fa <_txe_queue_create+0x126>
        }

        /* Check for an invalid message size - less than 1.  */
        else if (message_size < TX_1_ULONG)
 800c996:	687b      	ldr	r3, [r7, #4]
 800c998:	2b00      	cmp	r3, #0
 800c99a:	d102      	bne.n	800c9a2 <_txe_queue_create+0xce>
        {

            /* Invalid message size specified.  */
            status =  TX_SIZE_ERROR;
 800c99c:	2305      	movs	r3, #5
 800c99e:	647b      	str	r3, [r7, #68]	@ 0x44
 800c9a0:	e02b      	b.n	800c9fa <_txe_queue_create+0x126>
        }

        /* Check for an invalid message size - greater than 16.  */
        else if (message_size > TX_16_ULONG)
 800c9a2:	687b      	ldr	r3, [r7, #4]
 800c9a4:	2b10      	cmp	r3, #16
 800c9a6:	d902      	bls.n	800c9ae <_txe_queue_create+0xda>
        {

            /* Invalid message size specified.  */
            status =  TX_SIZE_ERROR;
 800c9a8:	2305      	movs	r3, #5
 800c9aa:	647b      	str	r3, [r7, #68]	@ 0x44
 800c9ac:	e025      	b.n	800c9fa <_txe_queue_create+0x126>
        }

        /* Check on the queue size.  */
        else if ((queue_size/(sizeof(ULONG))) < message_size)
 800c9ae:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c9b0:	089b      	lsrs	r3, r3, #2
 800c9b2:	687a      	ldr	r2, [r7, #4]
 800c9b4:	429a      	cmp	r2, r3
 800c9b6:	d902      	bls.n	800c9be <_txe_queue_create+0xea>
        {

            /* Invalid queue size specified.  */
            status =  TX_SIZE_ERROR;
 800c9b8:	2305      	movs	r3, #5
 800c9ba:	647b      	str	r3, [r7, #68]	@ 0x44
 800c9bc:	e01d      	b.n	800c9fa <_txe_queue_create+0x126>
        {

#ifndef TX_TIMER_PROCESS_IN_ISR

            /* Pickup thread pointer.  */
            TX_THREAD_GET_CURRENT(thread_ptr)
 800c9be:	4b1a      	ldr	r3, [pc, #104]	@ (800ca28 <_txe_queue_create+0x154>)
 800c9c0:	681b      	ldr	r3, [r3, #0]
 800c9c2:	637b      	str	r3, [r7, #52]	@ 0x34

            /* Check for invalid caller of this function.  First check for a calling thread.  */
            if (thread_ptr == &_tx_timer_thread)
 800c9c4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c9c6:	4a19      	ldr	r2, [pc, #100]	@ (800ca2c <_txe_queue_create+0x158>)
 800c9c8:	4293      	cmp	r3, r2
 800c9ca:	d101      	bne.n	800c9d0 <_txe_queue_create+0xfc>
            {

                /* Invalid caller of this function, return appropriate error code.  */
                status =  TX_CALLER_ERROR;
 800c9cc:	2313      	movs	r3, #19
 800c9ce:	647b      	str	r3, [r7, #68]	@ 0x44
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800c9d0:	f3ef 8305 	mrs	r3, IPSR
 800c9d4:	61bb      	str	r3, [r7, #24]
    return(ipsr_value);
 800c9d6:	69ba      	ldr	r2, [r7, #24]
            }
#endif

            /* Check for interrupt call.  */
            if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 800c9d8:	4b15      	ldr	r3, [pc, #84]	@ (800ca30 <_txe_queue_create+0x15c>)
 800c9da:	681b      	ldr	r3, [r3, #0]
 800c9dc:	4313      	orrs	r3, r2
 800c9de:	2b00      	cmp	r3, #0
 800c9e0:	d00b      	beq.n	800c9fa <_txe_queue_create+0x126>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800c9e2:	f3ef 8305 	mrs	r3, IPSR
 800c9e6:	617b      	str	r3, [r7, #20]
    return(ipsr_value);
 800c9e8:	697a      	ldr	r2, [r7, #20]
            {

                /* Now, make sure the call is from an interrupt and not initialization.  */
                if (TX_THREAD_GET_SYSTEM_STATE() < TX_INITIALIZE_IN_PROGRESS)
 800c9ea:	4b11      	ldr	r3, [pc, #68]	@ (800ca30 <_txe_queue_create+0x15c>)
 800c9ec:	681b      	ldr	r3, [r3, #0]
 800c9ee:	4313      	orrs	r3, r2
 800c9f0:	f1b3 3ff0 	cmp.w	r3, #4042322160	@ 0xf0f0f0f0
 800c9f4:	d201      	bcs.n	800c9fa <_txe_queue_create+0x126>
                {

                    /* Invalid caller of this function, return appropriate error code.  */
                    status =  TX_CALLER_ERROR;
 800c9f6:	2313      	movs	r3, #19
 800c9f8:	647b      	str	r3, [r7, #68]	@ 0x44
            }
        }
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 800c9fa:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800c9fc:	2b00      	cmp	r3, #0
 800c9fe:	d108      	bne.n	800ca12 <_txe_queue_create+0x13e>
    {

        /* Call actual queue create function.  */
        status =  _tx_queue_create(queue_ptr, name_ptr, message_size, queue_start, queue_size);
 800ca00:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800ca02:	9300      	str	r3, [sp, #0]
 800ca04:	683b      	ldr	r3, [r7, #0]
 800ca06:	687a      	ldr	r2, [r7, #4]
 800ca08:	68b9      	ldr	r1, [r7, #8]
 800ca0a:	68f8      	ldr	r0, [r7, #12]
 800ca0c:	f7fd fc8a 	bl	800a324 <_tx_queue_create>
 800ca10:	6478      	str	r0, [r7, #68]	@ 0x44
    }

    /* Return completion status.  */
    return(status);
 800ca12:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
}
 800ca14:	4618      	mov	r0, r3
 800ca16:	3748      	adds	r7, #72	@ 0x48
 800ca18:	46bd      	mov	sp, r7
 800ca1a:	bd80      	pop	{r7, pc}
 800ca1c:	200119c4 	.word	0x200119c4
 800ca20:	200118fc 	.word	0x200118fc
 800ca24:	20011900 	.word	0x20011900
 800ca28:	2001192c 	.word	0x2001192c
 800ca2c:	20011a74 	.word	0x20011a74
 800ca30:	2000000c 	.word	0x2000000c

0800ca34 <_txe_queue_receive>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _txe_queue_receive(TX_QUEUE *queue_ptr, VOID *destination_ptr, ULONG wait_option)
{
 800ca34:	b580      	push	{r7, lr}
 800ca36:	b088      	sub	sp, #32
 800ca38:	af00      	add	r7, sp, #0
 800ca3a:	60f8      	str	r0, [r7, #12]
 800ca3c:	60b9      	str	r1, [r7, #8]
 800ca3e:	607a      	str	r2, [r7, #4]
TX_THREAD   *current_thread;
#endif


    /* Default status to success.  */
    status =  TX_SUCCESS;
 800ca40:	2300      	movs	r3, #0
 800ca42:	61fb      	str	r3, [r7, #28]

    /* Check for an invalid queue pointer.  */
    if (queue_ptr == TX_NULL)
 800ca44:	68fb      	ldr	r3, [r7, #12]
 800ca46:	2b00      	cmp	r3, #0
 800ca48:	d102      	bne.n	800ca50 <_txe_queue_receive+0x1c>
    {

        /* Queue pointer is invalid, return appropriate error code.  */
        status =  TX_QUEUE_ERROR;
 800ca4a:	2309      	movs	r3, #9
 800ca4c:	61fb      	str	r3, [r7, #28]
 800ca4e:	e025      	b.n	800ca9c <_txe_queue_receive+0x68>
    }

    /* Now check for invalid queue ID.  */
    else if (queue_ptr -> tx_queue_id != TX_QUEUE_ID)
 800ca50:	68fb      	ldr	r3, [r7, #12]
 800ca52:	681b      	ldr	r3, [r3, #0]
 800ca54:	4a18      	ldr	r2, [pc, #96]	@ (800cab8 <_txe_queue_receive+0x84>)
 800ca56:	4293      	cmp	r3, r2
 800ca58:	d002      	beq.n	800ca60 <_txe_queue_receive+0x2c>
    {

        /* Queue pointer is invalid, return appropriate error code.  */
        status =  TX_QUEUE_ERROR;
 800ca5a:	2309      	movs	r3, #9
 800ca5c:	61fb      	str	r3, [r7, #28]
 800ca5e:	e01d      	b.n	800ca9c <_txe_queue_receive+0x68>
    }

    /* Check for an invalid destination for message.  */
    else if (destination_ptr == TX_NULL)
 800ca60:	68bb      	ldr	r3, [r7, #8]
 800ca62:	2b00      	cmp	r3, #0
 800ca64:	d102      	bne.n	800ca6c <_txe_queue_receive+0x38>
    {

        /* Null destination pointer, return appropriate error.  */
        status =  TX_PTR_ERROR;
 800ca66:	2303      	movs	r3, #3
 800ca68:	61fb      	str	r3, [r7, #28]
 800ca6a:	e017      	b.n	800ca9c <_txe_queue_receive+0x68>
    else
    {

        /* Check for a wait option error.  Only threads are allowed any form of
           suspension.  */
        if (wait_option != TX_NO_WAIT)
 800ca6c:	687b      	ldr	r3, [r7, #4]
 800ca6e:	2b00      	cmp	r3, #0
 800ca70:	d014      	beq.n	800ca9c <_txe_queue_receive+0x68>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800ca72:	f3ef 8305 	mrs	r3, IPSR
 800ca76:	617b      	str	r3, [r7, #20]
    return(ipsr_value);
 800ca78:	697a      	ldr	r2, [r7, #20]
        {

            /* Is the call from an ISR or Initialization?  */
            if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 800ca7a:	4b10      	ldr	r3, [pc, #64]	@ (800cabc <_txe_queue_receive+0x88>)
 800ca7c:	681b      	ldr	r3, [r3, #0]
 800ca7e:	4313      	orrs	r3, r2
 800ca80:	2b00      	cmp	r3, #0
 800ca82:	d002      	beq.n	800ca8a <_txe_queue_receive+0x56>
            {

                /* A non-thread is trying to suspend, return appropriate error code.  */
                status =  TX_WAIT_ERROR;
 800ca84:	2304      	movs	r3, #4
 800ca86:	61fb      	str	r3, [r7, #28]
 800ca88:	e008      	b.n	800ca9c <_txe_queue_receive+0x68>
#ifndef TX_TIMER_PROCESS_IN_ISR
            else
            {

                /* Pickup thread pointer.  */
                TX_THREAD_GET_CURRENT(current_thread)
 800ca8a:	4b0d      	ldr	r3, [pc, #52]	@ (800cac0 <_txe_queue_receive+0x8c>)
 800ca8c:	681b      	ldr	r3, [r3, #0]
 800ca8e:	61bb      	str	r3, [r7, #24]

                /* Is the current thread the timer thread?  */
                if (current_thread == &_tx_timer_thread)
 800ca90:	69bb      	ldr	r3, [r7, #24]
 800ca92:	4a0c      	ldr	r2, [pc, #48]	@ (800cac4 <_txe_queue_receive+0x90>)
 800ca94:	4293      	cmp	r3, r2
 800ca96:	d101      	bne.n	800ca9c <_txe_queue_receive+0x68>
                {

                    /* A non-thread is trying to suspend, return appropriate error code.  */
                    status =  TX_WAIT_ERROR;
 800ca98:	2304      	movs	r3, #4
 800ca9a:	61fb      	str	r3, [r7, #28]
#endif
        }
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 800ca9c:	69fb      	ldr	r3, [r7, #28]
 800ca9e:	2b00      	cmp	r3, #0
 800caa0:	d105      	bne.n	800caae <_txe_queue_receive+0x7a>
    {

        /* Call actual queue receive function.  */
        status =  _tx_queue_receive(queue_ptr, destination_ptr, wait_option);
 800caa2:	687a      	ldr	r2, [r7, #4]
 800caa4:	68b9      	ldr	r1, [r7, #8]
 800caa6:	68f8      	ldr	r0, [r7, #12]
 800caa8:	f7fd fcb0 	bl	800a40c <_tx_queue_receive>
 800caac:	61f8      	str	r0, [r7, #28]
    }

    /* Return completion status.  */
    return(status);
 800caae:	69fb      	ldr	r3, [r7, #28]
}
 800cab0:	4618      	mov	r0, r3
 800cab2:	3720      	adds	r7, #32
 800cab4:	46bd      	mov	sp, r7
 800cab6:	bd80      	pop	{r7, pc}
 800cab8:	51554555 	.word	0x51554555
 800cabc:	2000000c 	.word	0x2000000c
 800cac0:	2001192c 	.word	0x2001192c
 800cac4:	20011a74 	.word	0x20011a74

0800cac8 <_txe_queue_send>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _txe_queue_send(TX_QUEUE *queue_ptr, VOID *source_ptr, ULONG wait_option)
{
 800cac8:	b580      	push	{r7, lr}
 800caca:	b088      	sub	sp, #32
 800cacc:	af00      	add	r7, sp, #0
 800cace:	60f8      	str	r0, [r7, #12]
 800cad0:	60b9      	str	r1, [r7, #8]
 800cad2:	607a      	str	r2, [r7, #4]
TX_THREAD   *current_thread;
#endif


    /* Default status to success.  */
    status =  TX_SUCCESS;
 800cad4:	2300      	movs	r3, #0
 800cad6:	61fb      	str	r3, [r7, #28]

    /* Check for an invalid queue pointer.  */
    if (queue_ptr == TX_NULL)
 800cad8:	68fb      	ldr	r3, [r7, #12]
 800cada:	2b00      	cmp	r3, #0
 800cadc:	d102      	bne.n	800cae4 <_txe_queue_send+0x1c>
    {

        /* Queue pointer is invalid, return appropriate error code.  */
        status =  TX_QUEUE_ERROR;
 800cade:	2309      	movs	r3, #9
 800cae0:	61fb      	str	r3, [r7, #28]
 800cae2:	e025      	b.n	800cb30 <_txe_queue_send+0x68>
    }

    /* Now check for invalid queue ID.  */
    else if (queue_ptr -> tx_queue_id != TX_QUEUE_ID)
 800cae4:	68fb      	ldr	r3, [r7, #12]
 800cae6:	681b      	ldr	r3, [r3, #0]
 800cae8:	4a18      	ldr	r2, [pc, #96]	@ (800cb4c <_txe_queue_send+0x84>)
 800caea:	4293      	cmp	r3, r2
 800caec:	d002      	beq.n	800caf4 <_txe_queue_send+0x2c>
    {

        /* Queue pointer is invalid, return appropriate error code.  */
        status =  TX_QUEUE_ERROR;
 800caee:	2309      	movs	r3, #9
 800caf0:	61fb      	str	r3, [r7, #28]
 800caf2:	e01d      	b.n	800cb30 <_txe_queue_send+0x68>
    }

    /* Check for an invalid source for message.  */
    else if (source_ptr == TX_NULL)
 800caf4:	68bb      	ldr	r3, [r7, #8]
 800caf6:	2b00      	cmp	r3, #0
 800caf8:	d102      	bne.n	800cb00 <_txe_queue_send+0x38>
    {

        /* Null source pointer, return appropriate error.  */
        status =  TX_PTR_ERROR;
 800cafa:	2303      	movs	r3, #3
 800cafc:	61fb      	str	r3, [r7, #28]
 800cafe:	e017      	b.n	800cb30 <_txe_queue_send+0x68>
    else
    {

        /* Check for a wait option error.  Only threads are allowed any form of
           suspension.  */
        if (wait_option != TX_NO_WAIT)
 800cb00:	687b      	ldr	r3, [r7, #4]
 800cb02:	2b00      	cmp	r3, #0
 800cb04:	d014      	beq.n	800cb30 <_txe_queue_send+0x68>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800cb06:	f3ef 8305 	mrs	r3, IPSR
 800cb0a:	617b      	str	r3, [r7, #20]
    return(ipsr_value);
 800cb0c:	697a      	ldr	r2, [r7, #20]
        {

            /* Is the call from an ISR or Initialization?  */
            if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 800cb0e:	4b10      	ldr	r3, [pc, #64]	@ (800cb50 <_txe_queue_send+0x88>)
 800cb10:	681b      	ldr	r3, [r3, #0]
 800cb12:	4313      	orrs	r3, r2
 800cb14:	2b00      	cmp	r3, #0
 800cb16:	d002      	beq.n	800cb1e <_txe_queue_send+0x56>
            {

                /* A non-thread is trying to suspend, return appropriate error code.  */
                status =  TX_WAIT_ERROR;
 800cb18:	2304      	movs	r3, #4
 800cb1a:	61fb      	str	r3, [r7, #28]
 800cb1c:	e008      	b.n	800cb30 <_txe_queue_send+0x68>
#ifndef TX_TIMER_PROCESS_IN_ISR
            else
            {

                /* Pickup thread pointer.  */
                TX_THREAD_GET_CURRENT(current_thread)
 800cb1e:	4b0d      	ldr	r3, [pc, #52]	@ (800cb54 <_txe_queue_send+0x8c>)
 800cb20:	681b      	ldr	r3, [r3, #0]
 800cb22:	61bb      	str	r3, [r7, #24]

                /* Is the current thread the timer thread?  */
                if (current_thread == &_tx_timer_thread)
 800cb24:	69bb      	ldr	r3, [r7, #24]
 800cb26:	4a0c      	ldr	r2, [pc, #48]	@ (800cb58 <_txe_queue_send+0x90>)
 800cb28:	4293      	cmp	r3, r2
 800cb2a:	d101      	bne.n	800cb30 <_txe_queue_send+0x68>
                {

                    /* A non-thread is trying to suspend, return appropriate error code.  */
                    status =  TX_WAIT_ERROR;
 800cb2c:	2304      	movs	r3, #4
 800cb2e:	61fb      	str	r3, [r7, #28]
#endif
        }
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 800cb30:	69fb      	ldr	r3, [r7, #28]
 800cb32:	2b00      	cmp	r3, #0
 800cb34:	d105      	bne.n	800cb42 <_txe_queue_send+0x7a>
    {

        /* Call actual queue send function.  */
        status =  _tx_queue_send(queue_ptr, source_ptr, wait_option);
 800cb36:	687a      	ldr	r2, [r7, #4]
 800cb38:	68b9      	ldr	r1, [r7, #8]
 800cb3a:	68f8      	ldr	r0, [r7, #12]
 800cb3c:	f7fd fe2e 	bl	800a79c <_tx_queue_send>
 800cb40:	61f8      	str	r0, [r7, #28]
    }

    /* Return completion status.  */
    return(status);
 800cb42:	69fb      	ldr	r3, [r7, #28]
}
 800cb44:	4618      	mov	r0, r3
 800cb46:	3720      	adds	r7, #32
 800cb48:	46bd      	mov	sp, r7
 800cb4a:	bd80      	pop	{r7, pc}
 800cb4c:	51554555 	.word	0x51554555
 800cb50:	2000000c 	.word	0x2000000c
 800cb54:	2001192c 	.word	0x2001192c
 800cb58:	20011a74 	.word	0x20011a74

0800cb5c <_txe_semaphore_create>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _txe_semaphore_create(TX_SEMAPHORE *semaphore_ptr, CHAR *name_ptr, ULONG initial_count, UINT semaphore_control_block_size)
{
 800cb5c:	b580      	push	{r7, lr}
 800cb5e:	b092      	sub	sp, #72	@ 0x48
 800cb60:	af00      	add	r7, sp, #0
 800cb62:	60f8      	str	r0, [r7, #12]
 800cb64:	60b9      	str	r1, [r7, #8]
 800cb66:	607a      	str	r2, [r7, #4]
 800cb68:	603b      	str	r3, [r7, #0]
TX_THREAD           *thread_ptr;
#endif


    /* Default status to success.  */
    status =  TX_SUCCESS;
 800cb6a:	2300      	movs	r3, #0
 800cb6c:	647b      	str	r3, [r7, #68]	@ 0x44

    /* Check for an invalid semaphore pointer.  */
    if (semaphore_ptr == TX_NULL)
 800cb6e:	68fb      	ldr	r3, [r7, #12]
 800cb70:	2b00      	cmp	r3, #0
 800cb72:	d102      	bne.n	800cb7a <_txe_semaphore_create+0x1e>
    {

        /* Semaphore pointer is invalid, return appropriate error code.  */
        status =  TX_SEMAPHORE_ERROR;
 800cb74:	230c      	movs	r3, #12
 800cb76:	647b      	str	r3, [r7, #68]	@ 0x44
 800cb78:	e054      	b.n	800cc24 <_txe_semaphore_create+0xc8>
    }

    /* Now check for a valid semaphore ID.  */
    else if (semaphore_control_block_size != (sizeof(TX_SEMAPHORE)))
 800cb7a:	683b      	ldr	r3, [r7, #0]
 800cb7c:	2b1c      	cmp	r3, #28
 800cb7e:	d002      	beq.n	800cb86 <_txe_semaphore_create+0x2a>
    {

        /* Semaphore pointer is invalid, return appropriate error code.  */
        status =  TX_SEMAPHORE_ERROR;
 800cb80:	230c      	movs	r3, #12
 800cb82:	647b      	str	r3, [r7, #68]	@ 0x44
 800cb84:	e04e      	b.n	800cc24 <_txe_semaphore_create+0xc8>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800cb86:	f3ef 8310 	mrs	r3, PRIMASK
 800cb8a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    return(posture);
 800cb8c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    int_posture = __get_interrupt_posture();
 800cb8e:	62bb      	str	r3, [r7, #40]	@ 0x28
    __asm__ volatile ("CPSID i" : : : "memory");
 800cb90:	b672      	cpsid	i
    return(int_posture);
 800cb92:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    }
    else
    {

        /* Disable interrupts.  */
        TX_DISABLE
 800cb94:	63bb      	str	r3, [r7, #56]	@ 0x38

        /* Increment the preempt disable flag.  */
        _tx_thread_preempt_disable++;
 800cb96:	4b36      	ldr	r3, [pc, #216]	@ (800cc70 <_txe_semaphore_create+0x114>)
 800cb98:	681b      	ldr	r3, [r3, #0]
 800cb9a:	3301      	adds	r3, #1
 800cb9c:	4a34      	ldr	r2, [pc, #208]	@ (800cc70 <_txe_semaphore_create+0x114>)
 800cb9e:	6013      	str	r3, [r2, #0]
 800cba0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cba2:	633b      	str	r3, [r7, #48]	@ 0x30
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800cba4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cba6:	f383 8810 	msr	PRIMASK, r3
}
 800cbaa:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Next see if it is already in the created list.  */
        next_semaphore =  _tx_semaphore_created_ptr;
 800cbac:	4b31      	ldr	r3, [pc, #196]	@ (800cc74 <_txe_semaphore_create+0x118>)
 800cbae:	681b      	ldr	r3, [r3, #0]
 800cbb0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        for (i = ((ULONG) 0); i < _tx_semaphore_created_count; i++)
 800cbb2:	2300      	movs	r3, #0
 800cbb4:	643b      	str	r3, [r7, #64]	@ 0x40
 800cbb6:	e009      	b.n	800cbcc <_txe_semaphore_create+0x70>
        {

            /* Determine if this semaphore matches the current semaphore in the list.  */
            if (semaphore_ptr == next_semaphore)
 800cbb8:	68fa      	ldr	r2, [r7, #12]
 800cbba:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800cbbc:	429a      	cmp	r2, r3
 800cbbe:	d00b      	beq.n	800cbd8 <_txe_semaphore_create+0x7c>
            }
            else
            {

                /* Move to next semaphore.  */
                next_semaphore =  next_semaphore -> tx_semaphore_created_next;
 800cbc0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800cbc2:	695b      	ldr	r3, [r3, #20]
 800cbc4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        for (i = ((ULONG) 0); i < _tx_semaphore_created_count; i++)
 800cbc6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cbc8:	3301      	adds	r3, #1
 800cbca:	643b      	str	r3, [r7, #64]	@ 0x40
 800cbcc:	4b2a      	ldr	r3, [pc, #168]	@ (800cc78 <_txe_semaphore_create+0x11c>)
 800cbce:	681b      	ldr	r3, [r3, #0]
 800cbd0:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800cbd2:	429a      	cmp	r2, r3
 800cbd4:	d3f0      	bcc.n	800cbb8 <_txe_semaphore_create+0x5c>
 800cbd6:	e000      	b.n	800cbda <_txe_semaphore_create+0x7e>
                break;
 800cbd8:	bf00      	nop
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800cbda:	f3ef 8310 	mrs	r3, PRIMASK
 800cbde:	623b      	str	r3, [r7, #32]
    return(posture);
 800cbe0:	6a3b      	ldr	r3, [r7, #32]
    int_posture = __get_interrupt_posture();
 800cbe2:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("CPSID i" : : : "memory");
 800cbe4:	b672      	cpsid	i
    return(int_posture);
 800cbe6:	69fb      	ldr	r3, [r7, #28]
            }
        }

        /* Disable interrupts.  */
        TX_DISABLE
 800cbe8:	63bb      	str	r3, [r7, #56]	@ 0x38

        /* Decrement the preempt disable flag.  */
        _tx_thread_preempt_disable--;
 800cbea:	4b21      	ldr	r3, [pc, #132]	@ (800cc70 <_txe_semaphore_create+0x114>)
 800cbec:	681b      	ldr	r3, [r3, #0]
 800cbee:	3b01      	subs	r3, #1
 800cbf0:	4a1f      	ldr	r2, [pc, #124]	@ (800cc70 <_txe_semaphore_create+0x114>)
 800cbf2:	6013      	str	r3, [r2, #0]
 800cbf4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cbf6:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800cbf8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cbfa:	f383 8810 	msr	PRIMASK, r3
}
 800cbfe:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Check for preemption.  */
        _tx_thread_system_preempt_check();
 800cc00:	f7fe fd32 	bl	800b668 <_tx_thread_system_preempt_check>

        /* At this point, check to see if there is a duplicate semaphore.  */
        if (semaphore_ptr == next_semaphore)
 800cc04:	68fa      	ldr	r2, [r7, #12]
 800cc06:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800cc08:	429a      	cmp	r2, r3
 800cc0a:	d102      	bne.n	800cc12 <_txe_semaphore_create+0xb6>
        {

            /* Semaphore is already created, return appropriate error code.  */
            status =  TX_SEMAPHORE_ERROR;
 800cc0c:	230c      	movs	r3, #12
 800cc0e:	647b      	str	r3, [r7, #68]	@ 0x44
 800cc10:	e008      	b.n	800cc24 <_txe_semaphore_create+0xc8>
#ifndef TX_TIMER_PROCESS_IN_ISR
        else
        {

            /* Pickup thread pointer.  */
            TX_THREAD_GET_CURRENT(thread_ptr)
 800cc12:	4b1a      	ldr	r3, [pc, #104]	@ (800cc7c <_txe_semaphore_create+0x120>)
 800cc14:	681b      	ldr	r3, [r3, #0]
 800cc16:	637b      	str	r3, [r7, #52]	@ 0x34

            /* Check for invalid caller of this function.  First check for a calling thread.  */
            if (thread_ptr == &_tx_timer_thread)
 800cc18:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cc1a:	4a19      	ldr	r2, [pc, #100]	@ (800cc80 <_txe_semaphore_create+0x124>)
 800cc1c:	4293      	cmp	r3, r2
 800cc1e:	d101      	bne.n	800cc24 <_txe_semaphore_create+0xc8>
            {

                /* Invalid caller of this function, return appropriate error code.  */
                status =  TX_CALLER_ERROR;
 800cc20:	2313      	movs	r3, #19
 800cc22:	647b      	str	r3, [r7, #68]	@ 0x44
        }
#endif
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 800cc24:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800cc26:	2b00      	cmp	r3, #0
 800cc28:	d114      	bne.n	800cc54 <_txe_semaphore_create+0xf8>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800cc2a:	f3ef 8305 	mrs	r3, IPSR
 800cc2e:	61bb      	str	r3, [r7, #24]
    return(ipsr_value);
 800cc30:	69ba      	ldr	r2, [r7, #24]
    {

        /* Check for interrupt call.  */
        if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 800cc32:	4b14      	ldr	r3, [pc, #80]	@ (800cc84 <_txe_semaphore_create+0x128>)
 800cc34:	681b      	ldr	r3, [r3, #0]
 800cc36:	4313      	orrs	r3, r2
 800cc38:	2b00      	cmp	r3, #0
 800cc3a:	d00b      	beq.n	800cc54 <_txe_semaphore_create+0xf8>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800cc3c:	f3ef 8305 	mrs	r3, IPSR
 800cc40:	617b      	str	r3, [r7, #20]
    return(ipsr_value);
 800cc42:	697a      	ldr	r2, [r7, #20]
        {

            /* Now, make sure the call is from an interrupt and not initialization.  */
            if (TX_THREAD_GET_SYSTEM_STATE() < TX_INITIALIZE_IN_PROGRESS)
 800cc44:	4b0f      	ldr	r3, [pc, #60]	@ (800cc84 <_txe_semaphore_create+0x128>)
 800cc46:	681b      	ldr	r3, [r3, #0]
 800cc48:	4313      	orrs	r3, r2
 800cc4a:	f1b3 3ff0 	cmp.w	r3, #4042322160	@ 0xf0f0f0f0
 800cc4e:	d201      	bcs.n	800cc54 <_txe_semaphore_create+0xf8>
            {

                /* Invalid caller of this function, return appropriate error code.  */
                status =  TX_CALLER_ERROR;
 800cc50:	2313      	movs	r3, #19
 800cc52:	647b      	str	r3, [r7, #68]	@ 0x44
            }
        }
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 800cc54:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800cc56:	2b00      	cmp	r3, #0
 800cc58:	d105      	bne.n	800cc66 <_txe_semaphore_create+0x10a>
    {

        /* Call actual semaphore create function.  */
        status =  _tx_semaphore_create(semaphore_ptr, name_ptr, initial_count);
 800cc5a:	687a      	ldr	r2, [r7, #4]
 800cc5c:	68b9      	ldr	r1, [r7, #8]
 800cc5e:	68f8      	ldr	r0, [r7, #12]
 800cc60:	f7fd ff44 	bl	800aaec <_tx_semaphore_create>
 800cc64:	6478      	str	r0, [r7, #68]	@ 0x44
    }

    /* Return completion status.  */
    return(status);
 800cc66:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
}
 800cc68:	4618      	mov	r0, r3
 800cc6a:	3748      	adds	r7, #72	@ 0x48
 800cc6c:	46bd      	mov	sp, r7
 800cc6e:	bd80      	pop	{r7, pc}
 800cc70:	200119c4 	.word	0x200119c4
 800cc74:	200118f4 	.word	0x200118f4
 800cc78:	200118f8 	.word	0x200118f8
 800cc7c:	2001192c 	.word	0x2001192c
 800cc80:	20011a74 	.word	0x20011a74
 800cc84:	2000000c 	.word	0x2000000c

0800cc88 <_txe_semaphore_delete>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _txe_semaphore_delete(TX_SEMAPHORE *semaphore_ptr)
{
 800cc88:	b580      	push	{r7, lr}
 800cc8a:	b086      	sub	sp, #24
 800cc8c:	af00      	add	r7, sp, #0
 800cc8e:	6078      	str	r0, [r7, #4]
TX_THREAD       *thread_ptr;
#endif


    /* Default status to success.  */
    status =  TX_SUCCESS;
 800cc90:	2300      	movs	r3, #0
 800cc92:	617b      	str	r3, [r7, #20]

    /* Check for an invalid semaphore pointer.  */
    if (semaphore_ptr == TX_NULL)
 800cc94:	687b      	ldr	r3, [r7, #4]
 800cc96:	2b00      	cmp	r3, #0
 800cc98:	d102      	bne.n	800cca0 <_txe_semaphore_delete+0x18>
    {

        /* Semaphore pointer is invalid, return appropriate error code.  */
        status =  TX_SEMAPHORE_ERROR;
 800cc9a:	230c      	movs	r3, #12
 800cc9c:	617b      	str	r3, [r7, #20]
 800cc9e:	e01c      	b.n	800ccda <_txe_semaphore_delete+0x52>
    }

    /* Now check for invalid semaphore ID.  */
    else if (semaphore_ptr -> tx_semaphore_id != TX_SEMAPHORE_ID)
 800cca0:	687b      	ldr	r3, [r7, #4]
 800cca2:	681b      	ldr	r3, [r3, #0]
 800cca4:	4a13      	ldr	r2, [pc, #76]	@ (800ccf4 <_txe_semaphore_delete+0x6c>)
 800cca6:	4293      	cmp	r3, r2
 800cca8:	d002      	beq.n	800ccb0 <_txe_semaphore_delete+0x28>
    {

        /* Semaphore pointer is invalid, return appropriate error code.  */
        status =  TX_SEMAPHORE_ERROR;
 800ccaa:	230c      	movs	r3, #12
 800ccac:	617b      	str	r3, [r7, #20]
 800ccae:	e014      	b.n	800ccda <_txe_semaphore_delete+0x52>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800ccb0:	f3ef 8305 	mrs	r3, IPSR
 800ccb4:	60fb      	str	r3, [r7, #12]
    return(ipsr_value);
 800ccb6:	68fa      	ldr	r2, [r7, #12]
    {

        /* Check for invalid caller of this function.  */

        /* Is the caller an ISR or Initialization?  */
        if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 800ccb8:	4b0f      	ldr	r3, [pc, #60]	@ (800ccf8 <_txe_semaphore_delete+0x70>)
 800ccba:	681b      	ldr	r3, [r3, #0]
 800ccbc:	4313      	orrs	r3, r2
 800ccbe:	2b00      	cmp	r3, #0
 800ccc0:	d002      	beq.n	800ccc8 <_txe_semaphore_delete+0x40>
        {

            /* Invalid caller of this function, return appropriate error code.  */
            status =  TX_CALLER_ERROR;
 800ccc2:	2313      	movs	r3, #19
 800ccc4:	617b      	str	r3, [r7, #20]
 800ccc6:	e008      	b.n	800ccda <_txe_semaphore_delete+0x52>
#ifndef TX_TIMER_PROCESS_IN_ISR
        else
        {

            /* Pickup thread pointer.  */
            TX_THREAD_GET_CURRENT(thread_ptr)
 800ccc8:	4b0c      	ldr	r3, [pc, #48]	@ (800ccfc <_txe_semaphore_delete+0x74>)
 800ccca:	681b      	ldr	r3, [r3, #0]
 800cccc:	613b      	str	r3, [r7, #16]

            /* Is the caller the system timer thread?  */
            if (thread_ptr == &_tx_timer_thread)
 800ccce:	693b      	ldr	r3, [r7, #16]
 800ccd0:	4a0b      	ldr	r2, [pc, #44]	@ (800cd00 <_txe_semaphore_delete+0x78>)
 800ccd2:	4293      	cmp	r3, r2
 800ccd4:	d101      	bne.n	800ccda <_txe_semaphore_delete+0x52>
            {

                /* Invalid caller of this function, return appropriate error code.  */
                status =  TX_CALLER_ERROR;
 800ccd6:	2313      	movs	r3, #19
 800ccd8:	617b      	str	r3, [r7, #20]
        }
#endif
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 800ccda:	697b      	ldr	r3, [r7, #20]
 800ccdc:	2b00      	cmp	r3, #0
 800ccde:	d103      	bne.n	800cce8 <_txe_semaphore_delete+0x60>
    {

        /* Call actual semaphore delete function.  */
        status =  _tx_semaphore_delete(semaphore_ptr);
 800cce0:	6878      	ldr	r0, [r7, #4]
 800cce2:	f7fd ff55 	bl	800ab90 <_tx_semaphore_delete>
 800cce6:	6178      	str	r0, [r7, #20]
    }

    /* Return completion status.  */
    return(status);
 800cce8:	697b      	ldr	r3, [r7, #20]
}
 800ccea:	4618      	mov	r0, r3
 800ccec:	3718      	adds	r7, #24
 800ccee:	46bd      	mov	sp, r7
 800ccf0:	bd80      	pop	{r7, pc}
 800ccf2:	bf00      	nop
 800ccf4:	53454d41 	.word	0x53454d41
 800ccf8:	2000000c 	.word	0x2000000c
 800ccfc:	2001192c 	.word	0x2001192c
 800cd00:	20011a74 	.word	0x20011a74

0800cd04 <_txe_semaphore_get>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _txe_semaphore_get(TX_SEMAPHORE *semaphore_ptr, ULONG wait_option)
{
 800cd04:	b580      	push	{r7, lr}
 800cd06:	b086      	sub	sp, #24
 800cd08:	af00      	add	r7, sp, #0
 800cd0a:	6078      	str	r0, [r7, #4]
 800cd0c:	6039      	str	r1, [r7, #0]
TX_THREAD   *current_thread;
#endif


    /* Default status to success.  */
    status =  TX_SUCCESS;
 800cd0e:	2300      	movs	r3, #0
 800cd10:	617b      	str	r3, [r7, #20]

    /* Check for an invalid semaphore pointer.  */
    if (semaphore_ptr == TX_NULL)
 800cd12:	687b      	ldr	r3, [r7, #4]
 800cd14:	2b00      	cmp	r3, #0
 800cd16:	d102      	bne.n	800cd1e <_txe_semaphore_get+0x1a>
    {

        /* Semaphore pointer is invalid, return appropriate error code.  */
        status =  TX_SEMAPHORE_ERROR;
 800cd18:	230c      	movs	r3, #12
 800cd1a:	617b      	str	r3, [r7, #20]
 800cd1c:	e01f      	b.n	800cd5e <_txe_semaphore_get+0x5a>
    }

    /* Now check for invalid semaphore ID.  */
    else if (semaphore_ptr -> tx_semaphore_id != TX_SEMAPHORE_ID)
 800cd1e:	687b      	ldr	r3, [r7, #4]
 800cd20:	681b      	ldr	r3, [r3, #0]
 800cd22:	4a15      	ldr	r2, [pc, #84]	@ (800cd78 <_txe_semaphore_get+0x74>)
 800cd24:	4293      	cmp	r3, r2
 800cd26:	d002      	beq.n	800cd2e <_txe_semaphore_get+0x2a>
    {

        /* Semaphore pointer is invalid, return appropriate error code.  */
        status =  TX_SEMAPHORE_ERROR;
 800cd28:	230c      	movs	r3, #12
 800cd2a:	617b      	str	r3, [r7, #20]
 800cd2c:	e017      	b.n	800cd5e <_txe_semaphore_get+0x5a>
    else
    {

        /* Check for a wait option error.  Only threads are allowed any form of
           suspension.  */
        if (wait_option != TX_NO_WAIT)
 800cd2e:	683b      	ldr	r3, [r7, #0]
 800cd30:	2b00      	cmp	r3, #0
 800cd32:	d014      	beq.n	800cd5e <_txe_semaphore_get+0x5a>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800cd34:	f3ef 8305 	mrs	r3, IPSR
 800cd38:	60fb      	str	r3, [r7, #12]
    return(ipsr_value);
 800cd3a:	68fa      	ldr	r2, [r7, #12]
        {

            /* Is the call from an ISR or Initialization?  */
            if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 800cd3c:	4b0f      	ldr	r3, [pc, #60]	@ (800cd7c <_txe_semaphore_get+0x78>)
 800cd3e:	681b      	ldr	r3, [r3, #0]
 800cd40:	4313      	orrs	r3, r2
 800cd42:	2b00      	cmp	r3, #0
 800cd44:	d002      	beq.n	800cd4c <_txe_semaphore_get+0x48>
            {

                /* A non-thread is trying to suspend, return appropriate error code.  */
                status =  TX_WAIT_ERROR;
 800cd46:	2304      	movs	r3, #4
 800cd48:	617b      	str	r3, [r7, #20]
 800cd4a:	e008      	b.n	800cd5e <_txe_semaphore_get+0x5a>
#ifndef TX_TIMER_PROCESS_IN_ISR
            else
            {

                /* Pickup thread pointer.  */
                TX_THREAD_GET_CURRENT(current_thread)
 800cd4c:	4b0c      	ldr	r3, [pc, #48]	@ (800cd80 <_txe_semaphore_get+0x7c>)
 800cd4e:	681b      	ldr	r3, [r3, #0]
 800cd50:	613b      	str	r3, [r7, #16]

                /* Is the current thread the timer thread?  */
                if (current_thread == &_tx_timer_thread)
 800cd52:	693b      	ldr	r3, [r7, #16]
 800cd54:	4a0b      	ldr	r2, [pc, #44]	@ (800cd84 <_txe_semaphore_get+0x80>)
 800cd56:	4293      	cmp	r3, r2
 800cd58:	d101      	bne.n	800cd5e <_txe_semaphore_get+0x5a>
                {

                    /* A non-thread is trying to suspend, return appropriate error code.  */
                    status =  TX_WAIT_ERROR;
 800cd5a:	2304      	movs	r3, #4
 800cd5c:	617b      	str	r3, [r7, #20]
#endif
        }
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 800cd5e:	697b      	ldr	r3, [r7, #20]
 800cd60:	2b00      	cmp	r3, #0
 800cd62:	d104      	bne.n	800cd6e <_txe_semaphore_get+0x6a>
    {

        /* Call actual get semaphore function.  */
        status =  _tx_semaphore_get(semaphore_ptr, wait_option);
 800cd64:	6839      	ldr	r1, [r7, #0]
 800cd66:	6878      	ldr	r0, [r7, #4]
 800cd68:	f7fd ffa2 	bl	800acb0 <_tx_semaphore_get>
 800cd6c:	6178      	str	r0, [r7, #20]
    }

    /* Return completion status.  */
    return(status);
 800cd6e:	697b      	ldr	r3, [r7, #20]
}
 800cd70:	4618      	mov	r0, r3
 800cd72:	3718      	adds	r7, #24
 800cd74:	46bd      	mov	sp, r7
 800cd76:	bd80      	pop	{r7, pc}
 800cd78:	53454d41 	.word	0x53454d41
 800cd7c:	2000000c 	.word	0x2000000c
 800cd80:	2001192c 	.word	0x2001192c
 800cd84:	20011a74 	.word	0x20011a74

0800cd88 <_txe_semaphore_put>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _txe_semaphore_put(TX_SEMAPHORE *semaphore_ptr)
{
 800cd88:	b580      	push	{r7, lr}
 800cd8a:	b084      	sub	sp, #16
 800cd8c:	af00      	add	r7, sp, #0
 800cd8e:	6078      	str	r0, [r7, #4]

UINT        status;


    /* Check for an invalid semaphore pointer.  */
    if (semaphore_ptr == TX_NULL)
 800cd90:	687b      	ldr	r3, [r7, #4]
 800cd92:	2b00      	cmp	r3, #0
 800cd94:	d102      	bne.n	800cd9c <_txe_semaphore_put+0x14>
    {

        /* Semaphore pointer is invalid, return appropriate error code.  */
        status =  TX_SEMAPHORE_ERROR;
 800cd96:	230c      	movs	r3, #12
 800cd98:	60fb      	str	r3, [r7, #12]
 800cd9a:	e00b      	b.n	800cdb4 <_txe_semaphore_put+0x2c>
    }

    /* Now check for invalid semaphore ID.  */
    else if (semaphore_ptr -> tx_semaphore_id != TX_SEMAPHORE_ID)
 800cd9c:	687b      	ldr	r3, [r7, #4]
 800cd9e:	681b      	ldr	r3, [r3, #0]
 800cda0:	4a07      	ldr	r2, [pc, #28]	@ (800cdc0 <_txe_semaphore_put+0x38>)
 800cda2:	4293      	cmp	r3, r2
 800cda4:	d002      	beq.n	800cdac <_txe_semaphore_put+0x24>
    {

        /* Semaphore pointer is invalid, return appropriate error code.  */
        status =  TX_SEMAPHORE_ERROR;
 800cda6:	230c      	movs	r3, #12
 800cda8:	60fb      	str	r3, [r7, #12]
 800cdaa:	e003      	b.n	800cdb4 <_txe_semaphore_put+0x2c>
    }
    else
    {

        /* Call actual put semaphore function.  */
        status =  _tx_semaphore_put(semaphore_ptr);
 800cdac:	6878      	ldr	r0, [r7, #4]
 800cdae:	f7fe f811 	bl	800add4 <_tx_semaphore_put>
 800cdb2:	60f8      	str	r0, [r7, #12]
    }

    /* Return completion status.  */
    return(status);
 800cdb4:	68fb      	ldr	r3, [r7, #12]
}
 800cdb6:	4618      	mov	r0, r3
 800cdb8:	3710      	adds	r7, #16
 800cdba:	46bd      	mov	sp, r7
 800cdbc:	bd80      	pop	{r7, pc}
 800cdbe:	bf00      	nop
 800cdc0:	53454d41 	.word	0x53454d41

0800cdc4 <_txe_thread_create>:
UINT    _txe_thread_create(TX_THREAD *thread_ptr, CHAR *name_ptr,
                VOID (*entry_function)(ULONG id), ULONG entry_input,
                VOID *stack_start, ULONG stack_size,
                UINT priority, UINT preempt_threshold,
                ULONG time_slice, UINT auto_start, UINT thread_control_block_size)
{
 800cdc4:	b580      	push	{r7, lr}
 800cdc6:	b09a      	sub	sp, #104	@ 0x68
 800cdc8:	af06      	add	r7, sp, #24
 800cdca:	60f8      	str	r0, [r7, #12]
 800cdcc:	60b9      	str	r1, [r7, #8]
 800cdce:	607a      	str	r2, [r7, #4]
 800cdd0:	603b      	str	r3, [r7, #0]
TX_THREAD       *current_thread;
#endif


    /* Default status to success.  */
    status =  TX_SUCCESS;
 800cdd2:	2300      	movs	r3, #0
 800cdd4:	64fb      	str	r3, [r7, #76]	@ 0x4c

    /* Check for an invalid thread pointer.  */
    if (thread_ptr == TX_NULL)
 800cdd6:	68fb      	ldr	r3, [r7, #12]
 800cdd8:	2b00      	cmp	r3, #0
 800cdda:	d102      	bne.n	800cde2 <_txe_thread_create+0x1e>
    {

        /* Thread pointer is invalid, return appropriate error code.  */
        status =  TX_THREAD_ERROR;
 800cddc:	230e      	movs	r3, #14
 800cdde:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800cde0:	e0bb      	b.n	800cf5a <_txe_thread_create+0x196>
    }

    /* Now check for invalid thread control block size.  */
    else if (thread_control_block_size != (sizeof(TX_THREAD)))
 800cde2:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800cde4:	2bb0      	cmp	r3, #176	@ 0xb0
 800cde6:	d002      	beq.n	800cdee <_txe_thread_create+0x2a>
    {

        /* Thread pointer is invalid, return appropriate error code.  */
        status =  TX_THREAD_ERROR;
 800cde8:	230e      	movs	r3, #14
 800cdea:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800cdec:	e0b5      	b.n	800cf5a <_txe_thread_create+0x196>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800cdee:	f3ef 8310 	mrs	r3, PRIMASK
 800cdf2:	62bb      	str	r3, [r7, #40]	@ 0x28
    return(posture);
 800cdf4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    int_posture = __get_interrupt_posture();
 800cdf6:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile ("CPSID i" : : : "memory");
 800cdf8:	b672      	cpsid	i
    return(int_posture);
 800cdfa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    }
    else
    {

        /* Disable interrupts.  */
        TX_DISABLE
 800cdfc:	63fb      	str	r3, [r7, #60]	@ 0x3c

        /* Increment the preempt disable flag.  */
        _tx_thread_preempt_disable++;
 800cdfe:	4b64      	ldr	r3, [pc, #400]	@ (800cf90 <_txe_thread_create+0x1cc>)
 800ce00:	681b      	ldr	r3, [r3, #0]
 800ce02:	3301      	adds	r3, #1
 800ce04:	4a62      	ldr	r2, [pc, #392]	@ (800cf90 <_txe_thread_create+0x1cc>)
 800ce06:	6013      	str	r3, [r2, #0]
 800ce08:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ce0a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800ce0c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ce0e:	f383 8810 	msr	PRIMASK, r3
}
 800ce12:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Next see if it is already in the created list.  */
        break_flag =   TX_FALSE;
 800ce14:	2300      	movs	r3, #0
 800ce16:	64bb      	str	r3, [r7, #72]	@ 0x48
        next_thread =  _tx_thread_created_ptr;
 800ce18:	4b5e      	ldr	r3, [pc, #376]	@ (800cf94 <_txe_thread_create+0x1d0>)
 800ce1a:	681b      	ldr	r3, [r3, #0]
 800ce1c:	643b      	str	r3, [r7, #64]	@ 0x40
        work_ptr =     TX_VOID_TO_UCHAR_POINTER_CONVERT(stack_start);
 800ce1e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800ce20:	63bb      	str	r3, [r7, #56]	@ 0x38
        work_ptr =     TX_UCHAR_POINTER_ADD(work_ptr, (stack_size - ((ULONG) 1)));
 800ce22:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800ce24:	3b01      	subs	r3, #1
 800ce26:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800ce28:	4413      	add	r3, r2
 800ce2a:	63bb      	str	r3, [r7, #56]	@ 0x38
        stack_end =    TX_UCHAR_TO_VOID_POINTER_CONVERT(work_ptr);
 800ce2c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ce2e:	637b      	str	r3, [r7, #52]	@ 0x34
        for (i = ((ULONG) 0); i < _tx_thread_created_count; i++)
 800ce30:	2300      	movs	r3, #0
 800ce32:	647b      	str	r3, [r7, #68]	@ 0x44
 800ce34:	e02b      	b.n	800ce8e <_txe_thread_create+0xca>
        {

            /* Determine if this thread matches the thread in the list.  */
            if (thread_ptr == next_thread)
 800ce36:	68fa      	ldr	r2, [r7, #12]
 800ce38:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ce3a:	429a      	cmp	r2, r3
 800ce3c:	d101      	bne.n	800ce42 <_txe_thread_create+0x7e>
            {

                /* Set the break flag.  */
                break_flag =  TX_TRUE;
 800ce3e:	2301      	movs	r3, #1
 800ce40:	64bb      	str	r3, [r7, #72]	@ 0x48
            }

            /* Determine if we need to break the loop.  */
            if (break_flag == TX_TRUE)
 800ce42:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800ce44:	2b01      	cmp	r3, #1
 800ce46:	d028      	beq.n	800ce9a <_txe_thread_create+0xd6>
                /* Yes, break out of the loop.  */
                break;
            }

            /* Check the stack pointer to see if it overlaps with this thread's stack.  */
            if (stack_start >= next_thread -> tx_thread_stack_start)
 800ce48:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ce4a:	68db      	ldr	r3, [r3, #12]
 800ce4c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800ce4e:	429a      	cmp	r2, r3
 800ce50:	d308      	bcc.n	800ce64 <_txe_thread_create+0xa0>
            {

                if (stack_start < next_thread -> tx_thread_stack_end)
 800ce52:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ce54:	691b      	ldr	r3, [r3, #16]
 800ce56:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800ce58:	429a      	cmp	r2, r3
 800ce5a:	d203      	bcs.n	800ce64 <_txe_thread_create+0xa0>
                {

                    /* This stack overlaps with an existing thread, clear the stack pointer to
                       force a stack error below.  */
                    stack_start =  TX_NULL;
 800ce5c:	2300      	movs	r3, #0
 800ce5e:	65bb      	str	r3, [r7, #88]	@ 0x58

                    /* Set the break flag.  */
                    break_flag =  TX_TRUE;
 800ce60:	2301      	movs	r3, #1
 800ce62:	64bb      	str	r3, [r7, #72]	@ 0x48
                }
            }

            /* Check the end of the stack to see if it is inside this thread's stack area as well.  */
            if (stack_end >= next_thread -> tx_thread_stack_start)
 800ce64:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ce66:	68db      	ldr	r3, [r3, #12]
 800ce68:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800ce6a:	429a      	cmp	r2, r3
 800ce6c:	d308      	bcc.n	800ce80 <_txe_thread_create+0xbc>
            {

                if (stack_end < next_thread -> tx_thread_stack_end)
 800ce6e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ce70:	691b      	ldr	r3, [r3, #16]
 800ce72:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800ce74:	429a      	cmp	r2, r3
 800ce76:	d203      	bcs.n	800ce80 <_txe_thread_create+0xbc>
                {

                    /* This stack overlaps with an existing thread, clear the stack pointer to
                       force a stack error below.  */
                    stack_start =  TX_NULL;
 800ce78:	2300      	movs	r3, #0
 800ce7a:	65bb      	str	r3, [r7, #88]	@ 0x58

                    /* Set the break flag.  */
                    break_flag =  TX_TRUE;
 800ce7c:	2301      	movs	r3, #1
 800ce7e:	64bb      	str	r3, [r7, #72]	@ 0x48
                }
            }

            /* Move to the next thread.  */
            next_thread =  next_thread -> tx_thread_created_next;
 800ce80:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ce82:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ce86:	643b      	str	r3, [r7, #64]	@ 0x40
        for (i = ((ULONG) 0); i < _tx_thread_created_count; i++)
 800ce88:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ce8a:	3301      	adds	r3, #1
 800ce8c:	647b      	str	r3, [r7, #68]	@ 0x44
 800ce8e:	4b42      	ldr	r3, [pc, #264]	@ (800cf98 <_txe_thread_create+0x1d4>)
 800ce90:	681b      	ldr	r3, [r3, #0]
 800ce92:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800ce94:	429a      	cmp	r2, r3
 800ce96:	d3ce      	bcc.n	800ce36 <_txe_thread_create+0x72>
 800ce98:	e000      	b.n	800ce9c <_txe_thread_create+0xd8>
                break;
 800ce9a:	bf00      	nop
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800ce9c:	f3ef 8310 	mrs	r3, PRIMASK
 800cea0:	61fb      	str	r3, [r7, #28]
    return(posture);
 800cea2:	69fb      	ldr	r3, [r7, #28]
    int_posture = __get_interrupt_posture();
 800cea4:	61bb      	str	r3, [r7, #24]
    __asm__ volatile ("CPSID i" : : : "memory");
 800cea6:	b672      	cpsid	i
    return(int_posture);
 800cea8:	69bb      	ldr	r3, [r7, #24]
        }

        /* Disable interrupts.  */
        TX_DISABLE
 800ceaa:	63fb      	str	r3, [r7, #60]	@ 0x3c

        /* Decrement the preempt disable flag.  */
        _tx_thread_preempt_disable--;
 800ceac:	4b38      	ldr	r3, [pc, #224]	@ (800cf90 <_txe_thread_create+0x1cc>)
 800ceae:	681b      	ldr	r3, [r3, #0]
 800ceb0:	3b01      	subs	r3, #1
 800ceb2:	4a37      	ldr	r2, [pc, #220]	@ (800cf90 <_txe_thread_create+0x1cc>)
 800ceb4:	6013      	str	r3, [r2, #0]
 800ceb6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ceb8:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800ceba:	6a3b      	ldr	r3, [r7, #32]
 800cebc:	f383 8810 	msr	PRIMASK, r3
}
 800cec0:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Check for preemption.  */
        _tx_thread_system_preempt_check();
 800cec2:	f7fe fbd1 	bl	800b668 <_tx_thread_system_preempt_check>

        /* At this point, check to see if there is a duplicate thread.  */
        if (thread_ptr == next_thread)
 800cec6:	68fa      	ldr	r2, [r7, #12]
 800cec8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ceca:	429a      	cmp	r2, r3
 800cecc:	d102      	bne.n	800ced4 <_txe_thread_create+0x110>
        {

            /* Thread is already created, return appropriate error code.  */
            status =  TX_THREAD_ERROR;
 800cece:	230e      	movs	r3, #14
 800ced0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800ced2:	e042      	b.n	800cf5a <_txe_thread_create+0x196>
        }

        /* Check for invalid starting address of stack.  */
        else if (stack_start == TX_NULL)
 800ced4:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800ced6:	2b00      	cmp	r3, #0
 800ced8:	d102      	bne.n	800cee0 <_txe_thread_create+0x11c>
        {

            /* Invalid stack or entry point, return appropriate error code.  */
            status =  TX_PTR_ERROR;
 800ceda:	2303      	movs	r3, #3
 800cedc:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800cede:	e03c      	b.n	800cf5a <_txe_thread_create+0x196>
        }

        /* Check for invalid thread entry point.  */
        else if (entry_function == TX_NULL)
 800cee0:	687b      	ldr	r3, [r7, #4]
 800cee2:	2b00      	cmp	r3, #0
 800cee4:	d102      	bne.n	800ceec <_txe_thread_create+0x128>
        {

            /* Invalid stack or entry point, return appropriate error code.  */
            status =  TX_PTR_ERROR;
 800cee6:	2303      	movs	r3, #3
 800cee8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800ceea:	e036      	b.n	800cf5a <_txe_thread_create+0x196>
        }

        /* Check the stack size.  */
        else if (stack_size < ((ULONG) TX_MINIMUM_STACK))
 800ceec:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800ceee:	2bc7      	cmp	r3, #199	@ 0xc7
 800cef0:	d802      	bhi.n	800cef8 <_txe_thread_create+0x134>
        {

            /* Stack is not big enough, return appropriate error code.  */
            status =  TX_SIZE_ERROR;
 800cef2:	2305      	movs	r3, #5
 800cef4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800cef6:	e030      	b.n	800cf5a <_txe_thread_create+0x196>
        }

        /* Check the priority specified.  */
        else if (priority >= ((UINT) TX_MAX_PRIORITIES))
 800cef8:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800cefa:	2b1f      	cmp	r3, #31
 800cefc:	d902      	bls.n	800cf04 <_txe_thread_create+0x140>
        {

            /* Invalid priority selected, return appropriate error code.  */
            status =  TX_PRIORITY_ERROR;
 800cefe:	230f      	movs	r3, #15
 800cf00:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800cf02:	e02a      	b.n	800cf5a <_txe_thread_create+0x196>
        }

        /* Check preemption threshold. */
        else if (preempt_threshold > priority)
 800cf04:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800cf06:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800cf08:	429a      	cmp	r2, r3
 800cf0a:	d902      	bls.n	800cf12 <_txe_thread_create+0x14e>
        {

            /* Invalid preempt threshold, return appropriate error code.  */
            status =  TX_THRESH_ERROR;
 800cf0c:	2318      	movs	r3, #24
 800cf0e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800cf10:	e023      	b.n	800cf5a <_txe_thread_create+0x196>
        }

        /* Check the start selection.  */
        else if (auto_start > TX_AUTO_START)
 800cf12:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800cf14:	2b01      	cmp	r3, #1
 800cf16:	d902      	bls.n	800cf1e <_txe_thread_create+0x15a>
        {

            /* Invalid auto start selection, return appropriate error code.  */
            status =  TX_START_ERROR;
 800cf18:	2310      	movs	r3, #16
 800cf1a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800cf1c:	e01d      	b.n	800cf5a <_txe_thread_create+0x196>
        {

#ifndef TX_TIMER_PROCESS_IN_ISR

            /* Pickup thread pointer.  */
            TX_THREAD_GET_CURRENT(current_thread)
 800cf1e:	4b1f      	ldr	r3, [pc, #124]	@ (800cf9c <_txe_thread_create+0x1d8>)
 800cf20:	681b      	ldr	r3, [r3, #0]
 800cf22:	633b      	str	r3, [r7, #48]	@ 0x30

            /* Check for invalid caller of this function.  First check for a calling thread.  */
            if (current_thread == &_tx_timer_thread)
 800cf24:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cf26:	4a1e      	ldr	r2, [pc, #120]	@ (800cfa0 <_txe_thread_create+0x1dc>)
 800cf28:	4293      	cmp	r3, r2
 800cf2a:	d101      	bne.n	800cf30 <_txe_thread_create+0x16c>
            {

                /* Invalid caller of this function, return appropriate error code.  */
                status =  TX_CALLER_ERROR;
 800cf2c:	2313      	movs	r3, #19
 800cf2e:	64fb      	str	r3, [r7, #76]	@ 0x4c
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800cf30:	f3ef 8305 	mrs	r3, IPSR
 800cf34:	617b      	str	r3, [r7, #20]
    return(ipsr_value);
 800cf36:	697a      	ldr	r2, [r7, #20]
            }
#endif

            /* Check for interrupt call.  */
            if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 800cf38:	4b1a      	ldr	r3, [pc, #104]	@ (800cfa4 <_txe_thread_create+0x1e0>)
 800cf3a:	681b      	ldr	r3, [r3, #0]
 800cf3c:	4313      	orrs	r3, r2
 800cf3e:	2b00      	cmp	r3, #0
 800cf40:	d00b      	beq.n	800cf5a <_txe_thread_create+0x196>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800cf42:	f3ef 8305 	mrs	r3, IPSR
 800cf46:	613b      	str	r3, [r7, #16]
    return(ipsr_value);
 800cf48:	693a      	ldr	r2, [r7, #16]
            {

                /* Now, make sure the call is from an interrupt and not initialization.  */
                if (TX_THREAD_GET_SYSTEM_STATE() < TX_INITIALIZE_IN_PROGRESS)
 800cf4a:	4b16      	ldr	r3, [pc, #88]	@ (800cfa4 <_txe_thread_create+0x1e0>)
 800cf4c:	681b      	ldr	r3, [r3, #0]
 800cf4e:	4313      	orrs	r3, r2
 800cf50:	f1b3 3ff0 	cmp.w	r3, #4042322160	@ 0xf0f0f0f0
 800cf54:	d201      	bcs.n	800cf5a <_txe_thread_create+0x196>
                {

                    /* Invalid caller of this function, return appropriate error code.  */
                    status =  TX_CALLER_ERROR;
 800cf56:	2313      	movs	r3, #19
 800cf58:	64fb      	str	r3, [r7, #76]	@ 0x4c
            }
        }
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 800cf5a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800cf5c:	2b00      	cmp	r3, #0
 800cf5e:	d112      	bne.n	800cf86 <_txe_thread_create+0x1c2>
    {

        /* Call actual thread create function.  */
        status =  _tx_thread_create(thread_ptr, name_ptr, entry_function, entry_input,
 800cf60:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800cf62:	9305      	str	r3, [sp, #20]
 800cf64:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800cf66:	9304      	str	r3, [sp, #16]
 800cf68:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800cf6a:	9303      	str	r3, [sp, #12]
 800cf6c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800cf6e:	9302      	str	r3, [sp, #8]
 800cf70:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800cf72:	9301      	str	r3, [sp, #4]
 800cf74:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800cf76:	9300      	str	r3, [sp, #0]
 800cf78:	683b      	ldr	r3, [r7, #0]
 800cf7a:	687a      	ldr	r2, [r7, #4]
 800cf7c:	68b9      	ldr	r1, [r7, #8]
 800cf7e:	68f8      	ldr	r0, [r7, #12]
 800cf80:	f7fd ff80 	bl	800ae84 <_tx_thread_create>
 800cf84:	64f8      	str	r0, [r7, #76]	@ 0x4c
                        stack_start, stack_size, priority, preempt_threshold,
                        time_slice, auto_start);
    }

    /* Return completion status.  */
    return(status);
 800cf86:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
}
 800cf88:	4618      	mov	r0, r3
 800cf8a:	3750      	adds	r7, #80	@ 0x50
 800cf8c:	46bd      	mov	sp, r7
 800cf8e:	bd80      	pop	{r7, pc}
 800cf90:	200119c4 	.word	0x200119c4
 800cf94:	20011934 	.word	0x20011934
 800cf98:	20011938 	.word	0x20011938
 800cf9c:	2001192c 	.word	0x2001192c
 800cfa0:	20011a74 	.word	0x20011a74
 800cfa4:	2000000c 	.word	0x2000000c

0800cfa8 <_txe_thread_delete>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _txe_thread_delete(TX_THREAD *thread_ptr)
{
 800cfa8:	b580      	push	{r7, lr}
 800cfaa:	b084      	sub	sp, #16
 800cfac:	af00      	add	r7, sp, #0
 800cfae:	6078      	str	r0, [r7, #4]
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800cfb0:	f3ef 8305 	mrs	r3, IPSR
 800cfb4:	60bb      	str	r3, [r7, #8]
    return(ipsr_value);
 800cfb6:	68ba      	ldr	r2, [r7, #8]

UINT        status;


    /* Check for invalid caller of this function.  */
    if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 800cfb8:	4b0f      	ldr	r3, [pc, #60]	@ (800cff8 <_txe_thread_delete+0x50>)
 800cfba:	681b      	ldr	r3, [r3, #0]
 800cfbc:	4313      	orrs	r3, r2
 800cfbe:	2b00      	cmp	r3, #0
 800cfc0:	d002      	beq.n	800cfc8 <_txe_thread_delete+0x20>
    {

        /* Invalid caller of this function, return appropriate error code.  */
        status =  TX_CALLER_ERROR;
 800cfc2:	2313      	movs	r3, #19
 800cfc4:	60fb      	str	r3, [r7, #12]
 800cfc6:	e011      	b.n	800cfec <_txe_thread_delete+0x44>
    }

    /* Check for an invalid thread pointer.  */
    else if (thread_ptr == TX_NULL)
 800cfc8:	687b      	ldr	r3, [r7, #4]
 800cfca:	2b00      	cmp	r3, #0
 800cfcc:	d102      	bne.n	800cfd4 <_txe_thread_delete+0x2c>
    {

        /* Thread pointer is invalid, return appropriate error code.  */
        status =  TX_THREAD_ERROR;
 800cfce:	230e      	movs	r3, #14
 800cfd0:	60fb      	str	r3, [r7, #12]
 800cfd2:	e00b      	b.n	800cfec <_txe_thread_delete+0x44>
    }

    /* Now check for invalid thread ID.  */
    else if (thread_ptr -> tx_thread_id != TX_THREAD_ID)
 800cfd4:	687b      	ldr	r3, [r7, #4]
 800cfd6:	681b      	ldr	r3, [r3, #0]
 800cfd8:	4a08      	ldr	r2, [pc, #32]	@ (800cffc <_txe_thread_delete+0x54>)
 800cfda:	4293      	cmp	r3, r2
 800cfdc:	d002      	beq.n	800cfe4 <_txe_thread_delete+0x3c>
    {

        /* Thread pointer is invalid, return appropriate error code.  */
        status =  TX_THREAD_ERROR;
 800cfde:	230e      	movs	r3, #14
 800cfe0:	60fb      	str	r3, [r7, #12]
 800cfe2:	e003      	b.n	800cfec <_txe_thread_delete+0x44>
    }
    else
    {

        /* Call actual thread delete function.  */
        status =  _tx_thread_delete(thread_ptr);
 800cfe4:	6878      	ldr	r0, [r7, #4]
 800cfe6:	f7fe f843 	bl	800b070 <_tx_thread_delete>
 800cfea:	60f8      	str	r0, [r7, #12]
    }

    /* Return completion status.  */
    return(status);
 800cfec:	68fb      	ldr	r3, [r7, #12]
}
 800cfee:	4618      	mov	r0, r3
 800cff0:	3710      	adds	r7, #16
 800cff2:	46bd      	mov	sp, r7
 800cff4:	bd80      	pop	{r7, pc}
 800cff6:	bf00      	nop
 800cff8:	2000000c 	.word	0x2000000c
 800cffc:	54485244 	.word	0x54485244

0800d000 <_txe_thread_info_get>:
/*                                                                        */
/**************************************************************************/
UINT  _txe_thread_info_get(TX_THREAD *thread_ptr, CHAR **name, UINT *state, ULONG *run_count,
                UINT *priority, UINT *preemption_threshold, ULONG *time_slice,
                TX_THREAD **next_thread, TX_THREAD **next_suspended_thread)
{
 800d000:	b580      	push	{r7, lr}
 800d002:	b08c      	sub	sp, #48	@ 0x30
 800d004:	af06      	add	r7, sp, #24
 800d006:	60f8      	str	r0, [r7, #12]
 800d008:	60b9      	str	r1, [r7, #8]
 800d00a:	607a      	str	r2, [r7, #4]
 800d00c:	603b      	str	r3, [r7, #0]

UINT    status;


    /* Check for an invalid thread pointer.  */
    if (thread_ptr == TX_NULL)
 800d00e:	68fb      	ldr	r3, [r7, #12]
 800d010:	2b00      	cmp	r3, #0
 800d012:	d102      	bne.n	800d01a <_txe_thread_info_get+0x1a>
    {

        /* Thread pointer is invalid, return appropriate error code.  */
        status =  TX_THREAD_ERROR;
 800d014:	230e      	movs	r3, #14
 800d016:	617b      	str	r3, [r7, #20]
 800d018:	e018      	b.n	800d04c <_txe_thread_info_get+0x4c>
    }

    /* Now check for invalid thread ID.  */
    else if (thread_ptr -> tx_thread_id != TX_THREAD_ID)
 800d01a:	68fb      	ldr	r3, [r7, #12]
 800d01c:	681b      	ldr	r3, [r3, #0]
 800d01e:	4a0e      	ldr	r2, [pc, #56]	@ (800d058 <_txe_thread_info_get+0x58>)
 800d020:	4293      	cmp	r3, r2
 800d022:	d002      	beq.n	800d02a <_txe_thread_info_get+0x2a>
    {

        /* Thread pointer is invalid, return appropriate error code.  */
        status =  TX_THREAD_ERROR;
 800d024:	230e      	movs	r3, #14
 800d026:	617b      	str	r3, [r7, #20]
 800d028:	e010      	b.n	800d04c <_txe_thread_info_get+0x4c>
    }
    else
    {

        /* Call the actual thread information get service.  */
        status =  _tx_thread_info_get(thread_ptr, name, state, run_count, priority, preemption_threshold,
 800d02a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d02c:	9304      	str	r3, [sp, #16]
 800d02e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d030:	9303      	str	r3, [sp, #12]
 800d032:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d034:	9302      	str	r3, [sp, #8]
 800d036:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d038:	9301      	str	r3, [sp, #4]
 800d03a:	6a3b      	ldr	r3, [r7, #32]
 800d03c:	9300      	str	r3, [sp, #0]
 800d03e:	683b      	ldr	r3, [r7, #0]
 800d040:	687a      	ldr	r2, [r7, #4]
 800d042:	68b9      	ldr	r1, [r7, #8]
 800d044:	68f8      	ldr	r0, [r7, #12]
 800d046:	f7fe f88b 	bl	800b160 <_tx_thread_info_get>
 800d04a:	6178      	str	r0, [r7, #20]
                            time_slice, next_thread, next_suspended_thread);
    }

    /* Return completion status.  */
    return(status);
 800d04c:	697b      	ldr	r3, [r7, #20]
}
 800d04e:	4618      	mov	r0, r3
 800d050:	3718      	adds	r7, #24
 800d052:	46bd      	mov	sp, r7
 800d054:	bd80      	pop	{r7, pc}
 800d056:	bf00      	nop
 800d058:	54485244 	.word	0x54485244

0800d05c <_txe_thread_priority_change>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _txe_thread_priority_change(TX_THREAD *thread_ptr, UINT new_priority, UINT *old_priority)
{
 800d05c:	b580      	push	{r7, lr}
 800d05e:	b086      	sub	sp, #24
 800d060:	af00      	add	r7, sp, #0
 800d062:	60f8      	str	r0, [r7, #12]
 800d064:	60b9      	str	r1, [r7, #8]
 800d066:	607a      	str	r2, [r7, #4]

UINT        status;


    /* Check for an invalid thread pointer.  */
    if (thread_ptr == TX_NULL)
 800d068:	68fb      	ldr	r3, [r7, #12]
 800d06a:	2b00      	cmp	r3, #0
 800d06c:	d102      	bne.n	800d074 <_txe_thread_priority_change+0x18>
    {

        /* Thread pointer is invalid, return appropriate error code.  */
        status =  TX_THREAD_ERROR;
 800d06e:	230e      	movs	r3, #14
 800d070:	617b      	str	r3, [r7, #20]
 800d072:	e025      	b.n	800d0c0 <_txe_thread_priority_change+0x64>
    }

    /* Now check for invalid thread ID.  */
    else if (thread_ptr -> tx_thread_id != TX_THREAD_ID)
 800d074:	68fb      	ldr	r3, [r7, #12]
 800d076:	681b      	ldr	r3, [r3, #0]
 800d078:	4a14      	ldr	r2, [pc, #80]	@ (800d0cc <_txe_thread_priority_change+0x70>)
 800d07a:	4293      	cmp	r3, r2
 800d07c:	d002      	beq.n	800d084 <_txe_thread_priority_change+0x28>
    {

        /* Thread pointer is invalid, return appropriate error code.  */
        status =  TX_THREAD_ERROR;
 800d07e:	230e      	movs	r3, #14
 800d080:	617b      	str	r3, [r7, #20]
 800d082:	e01d      	b.n	800d0c0 <_txe_thread_priority_change+0x64>
    }

    /* Check for a valid old priority pointer.  */
    else if (old_priority == TX_NULL)
 800d084:	687b      	ldr	r3, [r7, #4]
 800d086:	2b00      	cmp	r3, #0
 800d088:	d102      	bne.n	800d090 <_txe_thread_priority_change+0x34>
    {

        /* Invalid destination pointer, return appropriate error code.  */
        status =  TX_PTR_ERROR;
 800d08a:	2303      	movs	r3, #3
 800d08c:	617b      	str	r3, [r7, #20]
 800d08e:	e017      	b.n	800d0c0 <_txe_thread_priority_change+0x64>
    }

    /* Determine if the priority is legal.  */
    else if (new_priority >= ((UINT) TX_MAX_PRIORITIES))
 800d090:	68bb      	ldr	r3, [r7, #8]
 800d092:	2b1f      	cmp	r3, #31
 800d094:	d902      	bls.n	800d09c <_txe_thread_priority_change+0x40>
    {

        /* Return an error status.  */
        status =  TX_PRIORITY_ERROR;
 800d096:	230f      	movs	r3, #15
 800d098:	617b      	str	r3, [r7, #20]
 800d09a:	e011      	b.n	800d0c0 <_txe_thread_priority_change+0x64>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800d09c:	f3ef 8305 	mrs	r3, IPSR
 800d0a0:	613b      	str	r3, [r7, #16]
    return(ipsr_value);
 800d0a2:	693a      	ldr	r2, [r7, #16]
    }

    /* Check for invalid caller of this function.  */
    else if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 800d0a4:	4b0a      	ldr	r3, [pc, #40]	@ (800d0d0 <_txe_thread_priority_change+0x74>)
 800d0a6:	681b      	ldr	r3, [r3, #0]
 800d0a8:	4313      	orrs	r3, r2
 800d0aa:	2b00      	cmp	r3, #0
 800d0ac:	d002      	beq.n	800d0b4 <_txe_thread_priority_change+0x58>
    {

        /* Invalid caller of this function, return appropriate error code.  */
        status =  TX_CALLER_ERROR;
 800d0ae:	2313      	movs	r3, #19
 800d0b0:	617b      	str	r3, [r7, #20]
 800d0b2:	e005      	b.n	800d0c0 <_txe_thread_priority_change+0x64>
    }
    else
    {

        /* Call actual change thread priority function.  */
        status =  _tx_thread_priority_change(thread_ptr, new_priority, old_priority);
 800d0b4:	687a      	ldr	r2, [r7, #4]
 800d0b6:	68b9      	ldr	r1, [r7, #8]
 800d0b8:	68f8      	ldr	r0, [r7, #12]
 800d0ba:	f7fe f8e5 	bl	800b288 <_tx_thread_priority_change>
 800d0be:	6178      	str	r0, [r7, #20]
    }

    /* Return completion status.  */
    return(status);
 800d0c0:	697b      	ldr	r3, [r7, #20]
}
 800d0c2:	4618      	mov	r0, r3
 800d0c4:	3718      	adds	r7, #24
 800d0c6:	46bd      	mov	sp, r7
 800d0c8:	bd80      	pop	{r7, pc}
 800d0ca:	bf00      	nop
 800d0cc:	54485244 	.word	0x54485244
 800d0d0:	2000000c 	.word	0x2000000c

0800d0d4 <_txe_thread_relinquish>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _txe_thread_relinquish(VOID)
{
 800d0d4:	b580      	push	{r7, lr}
 800d0d6:	b082      	sub	sp, #8
 800d0d8:	af00      	add	r7, sp, #0

TX_THREAD   *current_thread;


    /* Pickup thread pointer.  */
    TX_THREAD_GET_CURRENT(current_thread)
 800d0da:	4b0a      	ldr	r3, [pc, #40]	@ (800d104 <_txe_thread_relinquish+0x30>)
 800d0dc:	681b      	ldr	r3, [r3, #0]
 800d0de:	607b      	str	r3, [r7, #4]

    /* Make sure a thread is executing.  */
    if (current_thread != TX_NULL)
 800d0e0:	687b      	ldr	r3, [r7, #4]
 800d0e2:	2b00      	cmp	r3, #0
 800d0e4:	d00a      	beq.n	800d0fc <_txe_thread_relinquish+0x28>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800d0e6:	f3ef 8305 	mrs	r3, IPSR
 800d0ea:	603b      	str	r3, [r7, #0]
    return(ipsr_value);
 800d0ec:	683a      	ldr	r2, [r7, #0]
    {

        /* Now make sure the call is not from an ISR or Initialization.  */
        if (TX_THREAD_GET_SYSTEM_STATE() == ((ULONG) 0))
 800d0ee:	4b06      	ldr	r3, [pc, #24]	@ (800d108 <_txe_thread_relinquish+0x34>)
 800d0f0:	681b      	ldr	r3, [r3, #0]
 800d0f2:	4313      	orrs	r3, r2
 800d0f4:	2b00      	cmp	r3, #0
 800d0f6:	d101      	bne.n	800d0fc <_txe_thread_relinquish+0x28>
        {

            /* Okay to call the real relinquish function.  */
            _tx_thread_relinquish();
 800d0f8:	f7fe f984 	bl	800b404 <_tx_thread_relinquish>
        }
    }
}
 800d0fc:	bf00      	nop
 800d0fe:	3708      	adds	r7, #8
 800d100:	46bd      	mov	sp, r7
 800d102:	bd80      	pop	{r7, pc}
 800d104:	2001192c 	.word	0x2001192c
 800d108:	2000000c 	.word	0x2000000c

0800d10c <_txe_thread_terminate>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _txe_thread_terminate(TX_THREAD *thread_ptr)
{
 800d10c:	b580      	push	{r7, lr}
 800d10e:	b084      	sub	sp, #16
 800d110:	af00      	add	r7, sp, #0
 800d112:	6078      	str	r0, [r7, #4]

UINT        status;


    /* Check for an invalid thread pointer.  */
    if (thread_ptr == TX_NULL)
 800d114:	687b      	ldr	r3, [r7, #4]
 800d116:	2b00      	cmp	r3, #0
 800d118:	d102      	bne.n	800d120 <_txe_thread_terminate+0x14>
    {

        /* Thread pointer is invalid, return appropriate error code.  */
        status =  TX_THREAD_ERROR;
 800d11a:	230e      	movs	r3, #14
 800d11c:	60fb      	str	r3, [r7, #12]
 800d11e:	e017      	b.n	800d150 <_txe_thread_terminate+0x44>
    }

    /* Now check for invalid thread ID.  */
    else if (thread_ptr -> tx_thread_id != TX_THREAD_ID)
 800d120:	687b      	ldr	r3, [r7, #4]
 800d122:	681b      	ldr	r3, [r3, #0]
 800d124:	4a0d      	ldr	r2, [pc, #52]	@ (800d15c <_txe_thread_terminate+0x50>)
 800d126:	4293      	cmp	r3, r2
 800d128:	d002      	beq.n	800d130 <_txe_thread_terminate+0x24>
    {

        /* Thread pointer is invalid, return appropriate error code.  */
        status =  TX_THREAD_ERROR;
 800d12a:	230e      	movs	r3, #14
 800d12c:	60fb      	str	r3, [r7, #12]
 800d12e:	e00f      	b.n	800d150 <_txe_thread_terminate+0x44>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800d130:	f3ef 8305 	mrs	r3, IPSR
 800d134:	60bb      	str	r3, [r7, #8]
    return(ipsr_value);
 800d136:	68ba      	ldr	r2, [r7, #8]
    }

    /* Check for invalid caller of this function.  */
    else if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 800d138:	4b09      	ldr	r3, [pc, #36]	@ (800d160 <_txe_thread_terminate+0x54>)
 800d13a:	681b      	ldr	r3, [r3, #0]
 800d13c:	4313      	orrs	r3, r2
 800d13e:	2b00      	cmp	r3, #0
 800d140:	d002      	beq.n	800d148 <_txe_thread_terminate+0x3c>
    {

        /* Invalid caller of this function, return appropriate error code.  */
        status =  TX_CALLER_ERROR;
 800d142:	2313      	movs	r3, #19
 800d144:	60fb      	str	r3, [r7, #12]
 800d146:	e003      	b.n	800d150 <_txe_thread_terminate+0x44>
    }
    else
    {

        /* Call actual thread terminate function.  */
        status =  _tx_thread_terminate(thread_ptr);
 800d148:	6878      	ldr	r0, [r7, #4]
 800d14a:	f7fe fcdf 	bl	800bb0c <_tx_thread_terminate>
 800d14e:	60f8      	str	r0, [r7, #12]
    }

    /* Return completion status.  */
    return(status);
 800d150:	68fb      	ldr	r3, [r7, #12]
}
 800d152:	4618      	mov	r0, r3
 800d154:	3710      	adds	r7, #16
 800d156:	46bd      	mov	sp, r7
 800d158:	bd80      	pop	{r7, pc}
 800d15a:	bf00      	nop
 800d15c:	54485244 	.word	0x54485244
 800d160:	2000000c 	.word	0x2000000c

0800d164 <_ux_host_stack_bandwidth_check>:
/*                                            definitions,                */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_host_stack_bandwidth_check(UX_HCD *hcd, UX_ENDPOINT *endpoint)
{
 800d164:	b580      	push	{r7, lr}
 800d166:	b08e      	sub	sp, #56	@ 0x38
 800d168:	af00      	add	r7, sp, #0
 800d16a:	6078      	str	r0, [r7, #4]
 800d16c:	6039      	str	r1, [r7, #0]
UX_DEVICE       *device;
UX_DEVICE       *parent_device;
USHORT          hcd_bandwidth_claimed;
USHORT          max_packet_size;
LONG            packet_size;
USHORT          tt_bandwidth_claimed =  0;
 800d16e:	2300      	movs	r3, #0
 800d170:	85fb      	strh	r3, [r7, #46]	@ 0x2e
ULONG           port_index;
ULONG           port_map;
ULONG           tt_index;
const UCHAR     overheads[4][3] = {
 800d172:	4a6a      	ldr	r2, [pc, #424]	@ (800d31c <_ux_host_stack_bandwidth_check+0x1b8>)
 800d174:	f107 030c 	add.w	r3, r7, #12
 800d178:	ca07      	ldmia	r2, {r0, r1, r2}
 800d17a:	e883 0007 	stmia.w	r3, {r0, r1, r2}
    { 0, 13,  55}, /* Bulk */
    {19, 13,  55}  /* Interrupt */
};

    /* Get the pointer to the device.  */
    device =  endpoint -> ux_endpoint_device;
 800d17e:	683b      	ldr	r3, [r7, #0]
 800d180:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d182:	623b      	str	r3, [r7, #32]
     * 
     * Worst case bit stuffing is calculated as 1.1667 (7/6) times the raw time.
     */

    /* Get maximum packet size.  */
    max_packet_size  = endpoint -> ux_endpoint_descriptor.wMaxPacketSize & UX_MAX_PACKET_SIZE_MASK;
 800d184:	683b      	ldr	r3, [r7, #0]
 800d186:	69db      	ldr	r3, [r3, #28]
 800d188:	b29b      	uxth	r3, r3
 800d18a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800d18e:	863b      	strh	r3, [r7, #48]	@ 0x30

    /* Rough time for possible Bit Stuffing.  */
    packet_size = (max_packet_size * 7 + 5) / 6;
 800d190:	8e3a      	ldrh	r2, [r7, #48]	@ 0x30
 800d192:	4613      	mov	r3, r2
 800d194:	00db      	lsls	r3, r3, #3
 800d196:	1a9b      	subs	r3, r3, r2
 800d198:	3305      	adds	r3, #5
 800d19a:	4a61      	ldr	r2, [pc, #388]	@ (800d320 <_ux_host_stack_bandwidth_check+0x1bc>)
 800d19c:	fb82 1203 	smull	r1, r2, r2, r3
 800d1a0:	17db      	asrs	r3, r3, #31
 800d1a2:	1ad3      	subs	r3, r2, r3
 800d1a4:	61fb      	str	r3, [r7, #28]

    /* Add overhead.  */
    packet_size += overheads[endpoint -> ux_endpoint_descriptor.bmAttributes & UX_MASK_ENDPOINT_TYPE][device -> ux_device_speed];
 800d1a6:	683b      	ldr	r3, [r7, #0]
 800d1a8:	699b      	ldr	r3, [r3, #24]
 800d1aa:	f003 0203 	and.w	r2, r3, #3
 800d1ae:	6a3b      	ldr	r3, [r7, #32]
 800d1b0:	6919      	ldr	r1, [r3, #16]
 800d1b2:	4613      	mov	r3, r2
 800d1b4:	005b      	lsls	r3, r3, #1
 800d1b6:	4413      	add	r3, r2
 800d1b8:	3338      	adds	r3, #56	@ 0x38
 800d1ba:	443b      	add	r3, r7
 800d1bc:	440b      	add	r3, r1
 800d1be:	3b2c      	subs	r3, #44	@ 0x2c
 800d1c0:	781b      	ldrb	r3, [r3, #0]
 800d1c2:	461a      	mov	r2, r3
 800d1c4:	69fb      	ldr	r3, [r7, #28]
 800d1c6:	4413      	add	r3, r2
 800d1c8:	61fb      	str	r3, [r7, #28]
    max_packet_size = (USHORT)packet_size;
 800d1ca:	69fb      	ldr	r3, [r7, #28]
 800d1cc:	863b      	strh	r3, [r7, #48]	@ 0x30

    /* Check for high-speed endpoint.  */
    if (device -> ux_device_speed == UX_HIGH_SPEED_DEVICE)
 800d1ce:	6a3b      	ldr	r3, [r7, #32]
 800d1d0:	691b      	ldr	r3, [r3, #16]
 800d1d2:	2b02      	cmp	r3, #2
 800d1d4:	d10a      	bne.n	800d1ec <_ux_host_stack_bandwidth_check+0x88>
    {

        /* Get number of transactions.  */
        max_packet_size = (USHORT)(max_packet_size *
                    (((endpoint -> ux_endpoint_descriptor.wMaxPacketSize & UX_MAX_NUMBER_OF_TRANSACTIONS_MASK) >>
 800d1d6:	683b      	ldr	r3, [r7, #0]
 800d1d8:	69db      	ldr	r3, [r3, #28]
 800d1da:	0adb      	lsrs	r3, r3, #11
 800d1dc:	f003 0303 	and.w	r3, r3, #3
                        UX_MAX_NUMBER_OF_TRANSACTIONS_SHIFT) + 1));
 800d1e0:	3301      	adds	r3, #1
        max_packet_size = (USHORT)(max_packet_size *
 800d1e2:	b29b      	uxth	r3, r3
 800d1e4:	8e3a      	ldrh	r2, [r7, #48]	@ 0x30
 800d1e6:	fb12 f303 	smulbb	r3, r2, r3
 800d1ea:	863b      	strh	r3, [r7, #48]	@ 0x30
    }

    /* Calculate the bandwidth claimed by this endpoint for the main bus.  */
    if (hcd -> ux_hcd_version != 0x200)
 800d1ec:	687b      	ldr	r3, [r7, #4]
 800d1ee:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d1f2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800d1f6:	d017      	beq.n	800d228 <_ux_host_stack_bandwidth_check+0xc4>
    {

        if (device -> ux_device_speed == UX_LOW_SPEED_DEVICE)
 800d1f8:	6a3b      	ldr	r3, [r7, #32]
 800d1fa:	691b      	ldr	r3, [r3, #16]
 800d1fc:	2b00      	cmp	r3, #0
 800d1fe:	d106      	bne.n	800d20e <_ux_host_stack_bandwidth_check+0xaa>
            /* Low speed transfer takes 40x more units than high speed. */
            hcd_bandwidth_claimed =  (USHORT)(max_packet_size * 8 * 5);
 800d200:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 800d202:	461a      	mov	r2, r3
 800d204:	0092      	lsls	r2, r2, #2
 800d206:	4413      	add	r3, r2
 800d208:	00db      	lsls	r3, r3, #3
 800d20a:	867b      	strh	r3, [r7, #50]	@ 0x32
 800d20c:	e018      	b.n	800d240 <_ux_host_stack_bandwidth_check+0xdc>
        else
        {

            if (device -> ux_device_speed == UX_FULL_SPEED_DEVICE)
 800d20e:	6a3b      	ldr	r3, [r7, #32]
 800d210:	691b      	ldr	r3, [r3, #16]
 800d212:	2b01      	cmp	r3, #1
 800d214:	d105      	bne.n	800d222 <_ux_host_stack_bandwidth_check+0xbe>
                /* Full speed transfer takes 5x more units than high speed. */
                hcd_bandwidth_claimed =  (USHORT)(max_packet_size * 5);
 800d216:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 800d218:	461a      	mov	r2, r3
 800d21a:	0092      	lsls	r2, r2, #2
 800d21c:	4413      	add	r3, r2
 800d21e:	867b      	strh	r3, [r7, #50]	@ 0x32
 800d220:	e00e      	b.n	800d240 <_ux_host_stack_bandwidth_check+0xdc>
            else
                /* Use high speed timing as base for bus bandwidth calculation. */
                hcd_bandwidth_claimed =  (USHORT)max_packet_size;
 800d222:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 800d224:	867b      	strh	r3, [r7, #50]	@ 0x32
 800d226:	e00b      	b.n	800d240 <_ux_host_stack_bandwidth_check+0xdc>
        }
    }
    else        
    {

        hcd_bandwidth_claimed =  (USHORT)max_packet_size;
 800d228:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 800d22a:	867b      	strh	r3, [r7, #50]	@ 0x32
        if (device -> ux_device_speed == UX_LOW_SPEED_DEVICE)
 800d22c:	6a3b      	ldr	r3, [r7, #32]
 800d22e:	691b      	ldr	r3, [r3, #16]
 800d230:	2b00      	cmp	r3, #0
 800d232:	d103      	bne.n	800d23c <_ux_host_stack_bandwidth_check+0xd8>
            /* Low speed transfer takes 8x more units than full speed. */
            tt_bandwidth_claimed =  (USHORT)(max_packet_size * 8);
 800d234:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 800d236:	00db      	lsls	r3, r3, #3
 800d238:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 800d23a:	e001      	b.n	800d240 <_ux_host_stack_bandwidth_check+0xdc>
        else
            /* Use full speed timing as base for TT bandwidth calculation. */
            tt_bandwidth_claimed =  (USHORT)max_packet_size;
 800d23c:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 800d23e:	85fb      	strh	r3, [r7, #46]	@ 0x2e
    }

    /* Do we have enough on the bus for this new endpoint?  */
    if (hcd -> ux_hcd_available_bandwidth < hcd_bandwidth_claimed)
 800d240:	687b      	ldr	r3, [r7, #4]
 800d242:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 800d246:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 800d248:	429a      	cmp	r2, r3
 800d24a:	d206      	bcs.n	800d25a <_ux_host_stack_bandwidth_check+0xf6>

        /* If trace is enabled, insert this event into the trace buffer.  */
        UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_NO_BANDWIDTH_AVAILABLE, endpoint, 0, 0, UX_TRACE_ERRORS, 0, 0)

        /* Error trap. */
        _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_ENUMERATOR, UX_NO_BANDWIDTH_AVAILABLE);
 800d24c:	2241      	movs	r2, #65	@ 0x41
 800d24e:	2104      	movs	r1, #4
 800d250:	2002      	movs	r0, #2
 800d252:	f001 ffed 	bl	800f230 <_ux_system_error_handler>

        return(UX_NO_BANDWIDTH_AVAILABLE);
 800d256:	2341      	movs	r3, #65	@ 0x41
 800d258:	e05c      	b.n	800d314 <_ux_host_stack_bandwidth_check+0x1b0>
    }
    
    /* We need to take care of the case where the endpoint belongs to a USB 1.1 
       device that sits behind a 2.0 hub. We ignore cases where the device 
       is either high speed or the bus is 1.1.  */
    if ((device -> ux_device_speed == UX_HIGH_SPEED_DEVICE) || (hcd -> ux_hcd_version != 0x200))
 800d25a:	6a3b      	ldr	r3, [r7, #32]
 800d25c:	691b      	ldr	r3, [r3, #16]
 800d25e:	2b02      	cmp	r3, #2
 800d260:	d005      	beq.n	800d26e <_ux_host_stack_bandwidth_check+0x10a>
 800d262:	687b      	ldr	r3, [r7, #4]
 800d264:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d268:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800d26c:	d001      	beq.n	800d272 <_ux_host_stack_bandwidth_check+0x10e>
    {

        /* The device is high speed, therefore no need for TT.  */
        return(UX_SUCCESS);
 800d26e:	2300      	movs	r3, #0
 800d270:	e050      	b.n	800d314 <_ux_host_stack_bandwidth_check+0x1b0>
    }

    /* We have a 1.1 device, check if the parent is a 2.0 hub.  */
    parent_device =  device -> ux_device_parent;
 800d272:	6a3b      	ldr	r3, [r7, #32]
 800d274:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 800d278:	637b      	str	r3, [r7, #52]	@ 0x34
    if (parent_device == UX_NULL)
 800d27a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d27c:	2b00      	cmp	r3, #0
 800d27e:	d101      	bne.n	800d284 <_ux_host_stack_bandwidth_check+0x120>
    {

        /* We are at the root, this controller must support 1.1 then! */
        return(UX_SUCCESS);    
 800d280:	2300      	movs	r3, #0
 800d282:	e047      	b.n	800d314 <_ux_host_stack_bandwidth_check+0x1b0>

    /* We get here when the parent is a hub. The problem occurs when the hub is itself 
       connected to a chain of hubs. We need to find the first 2.0 hub parent to this 
       chain to check the TT. We need to remember the port on which the first 1.1 
       device is hooked to.  */
    port_index =  device -> ux_device_port_location - 1;
 800d284:	6a3b      	ldr	r3, [r7, #32]
 800d286:	f8d3 3110 	ldr.w	r3, [r3, #272]	@ 0x110
 800d28a:	3b01      	subs	r3, #1
 800d28c:	62bb      	str	r3, [r7, #40]	@ 0x28

    /* Scan the chain of hubs upward.  */
    while (parent_device != UX_NULL)
 800d28e:	e03d      	b.n	800d30c <_ux_host_stack_bandwidth_check+0x1a8>
    {

        /* Determine if the device is high speed.  */
        if (parent_device -> ux_device_speed == UX_HIGH_SPEED_DEVICE)
 800d290:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d292:	691b      	ldr	r3, [r3, #16]
 800d294:	2b02      	cmp	r3, #2
 800d296:	d130      	bne.n	800d2fa <_ux_host_stack_bandwidth_check+0x196>
        {

            /* The device is a high speed hub, find the TT that manages the port. 
               The first 1.1 device is connected to. First we calculate the port 
               mapping bit.  */
            port_map = (ULONG)(1 << port_index);
 800d298:	2201      	movs	r2, #1
 800d29a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d29c:	fa02 f303 	lsl.w	r3, r2, r3
 800d2a0:	61bb      	str	r3, [r7, #24]

            /* Parse all the TTs attached to the hub.  */
            for (tt_index = 0; tt_index < UX_MAX_TT; tt_index++)
 800d2a2:	2300      	movs	r3, #0
 800d2a4:	627b      	str	r3, [r7, #36]	@ 0x24
 800d2a6:	e01e      	b.n	800d2e6 <_ux_host_stack_bandwidth_check+0x182>
            {

                /* Check if this TT owns the port where the device is attached.  */
                if ((parent_device -> ux_device_hub_tt[tt_index].ux_hub_tt_port_mapping & port_map) != 0)
 800d2a8:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800d2aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d2ac:	3323      	adds	r3, #35	@ 0x23
 800d2ae:	00db      	lsls	r3, r3, #3
 800d2b0:	4413      	add	r3, r2
 800d2b2:	685a      	ldr	r2, [r3, #4]
 800d2b4:	69bb      	ldr	r3, [r7, #24]
 800d2b6:	4013      	ands	r3, r2
 800d2b8:	2b00      	cmp	r3, #0
 800d2ba:	d011      	beq.n	800d2e0 <_ux_host_stack_bandwidth_check+0x17c>
                {

                    /* We have found the port, check if the tt can give us the bandwidth
                       we want to claim.  */
                    if (parent_device -> ux_device_hub_tt[tt_index].ux_hub_tt_max_bandwidth < tt_bandwidth_claimed)
 800d2bc:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800d2be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d2c0:	3323      	adds	r3, #35	@ 0x23
 800d2c2:	00db      	lsls	r3, r3, #3
 800d2c4:	4413      	add	r3, r2
 800d2c6:	689a      	ldr	r2, [r3, #8]
 800d2c8:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800d2ca:	429a      	cmp	r2, r3
 800d2cc:	d206      	bcs.n	800d2dc <_ux_host_stack_bandwidth_check+0x178>

                        /* If trace is enabled, insert this event into the trace buffer.  */
                        UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_NO_BANDWIDTH_AVAILABLE, endpoint, 0, 0, UX_TRACE_ERRORS, 0, 0)

                        /* Error trap. */
                        _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_ENUMERATOR, UX_NO_BANDWIDTH_AVAILABLE);
 800d2ce:	2241      	movs	r2, #65	@ 0x41
 800d2d0:	2104      	movs	r1, #4
 800d2d2:	2002      	movs	r0, #2
 800d2d4:	f001 ffac 	bl	800f230 <_ux_system_error_handler>

                        return(UX_NO_BANDWIDTH_AVAILABLE);
 800d2d8:	2341      	movs	r3, #65	@ 0x41
 800d2da:	e01b      	b.n	800d314 <_ux_host_stack_bandwidth_check+0x1b0>
                    }
                                            
                    else
                        return(UX_SUCCESS);
 800d2dc:	2300      	movs	r3, #0
 800d2de:	e019      	b.n	800d314 <_ux_host_stack_bandwidth_check+0x1b0>
            for (tt_index = 0; tt_index < UX_MAX_TT; tt_index++)
 800d2e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d2e2:	3301      	adds	r3, #1
 800d2e4:	627b      	str	r3, [r7, #36]	@ 0x24
 800d2e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d2e8:	2b07      	cmp	r3, #7
 800d2ea:	d9dd      	bls.n	800d2a8 <_ux_host_stack_bandwidth_check+0x144>

            /* If trace is enabled, insert this event into the trace buffer.  */
            UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_NO_BANDWIDTH_AVAILABLE, endpoint, 0, 0, UX_TRACE_ERRORS, 0, 0)

            /* Error trap. */
            _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_ENUMERATOR, UX_NO_BANDWIDTH_AVAILABLE);
 800d2ec:	2241      	movs	r2, #65	@ 0x41
 800d2ee:	2104      	movs	r1, #4
 800d2f0:	2002      	movs	r0, #2
 800d2f2:	f001 ff9d 	bl	800f230 <_ux_system_error_handler>

            /* We should never get here !!!!! */
            return(UX_NO_BANDWIDTH_AVAILABLE);
 800d2f6:	2341      	movs	r3, #65	@ 0x41
 800d2f8:	e00c      	b.n	800d314 <_ux_host_stack_bandwidth_check+0x1b0>
        }

        /* We now remember where this hub is located on the parent.  */
        port_index =  parent_device -> ux_device_port_location - 1;
 800d2fa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d2fc:	f8d3 3110 	ldr.w	r3, [r3, #272]	@ 0x110
 800d300:	3b01      	subs	r3, #1
 800d302:	62bb      	str	r3, [r7, #40]	@ 0x28
        
        /* We go up one level in the hub chain.  */
        parent_device =  parent_device -> ux_device_parent;
 800d304:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d306:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 800d30a:	637b      	str	r3, [r7, #52]	@ 0x34
    while (parent_device != UX_NULL)
 800d30c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d30e:	2b00      	cmp	r3, #0
 800d310:	d1be      	bne.n	800d290 <_ux_host_stack_bandwidth_check+0x12c>
    }

    /* We get here when we have not found a 2.0 hub in the list and we got to the root port.  */
    return(UX_SUCCESS);
 800d312:	2300      	movs	r3, #0
}
 800d314:	4618      	mov	r0, r3
 800d316:	3738      	adds	r7, #56	@ 0x38
 800d318:	46bd      	mov	sp, r7
 800d31a:	bd80      	pop	{r7, pc}
 800d31c:	080134fc 	.word	0x080134fc
 800d320:	2aaaaaab 	.word	0x2aaaaaab

0800d324 <_ux_host_stack_bandwidth_claim>:
/*                                            definitions,                */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _ux_host_stack_bandwidth_claim(UX_HCD *hcd, UX_ENDPOINT *endpoint)
{
 800d324:	b480      	push	{r7}
 800d326:	b08f      	sub	sp, #60	@ 0x3c
 800d328:	af00      	add	r7, sp, #0
 800d32a:	6078      	str	r0, [r7, #4]
 800d32c:	6039      	str	r1, [r7, #0]
UX_DEVICE       *device;
UX_DEVICE       *parent_device;
USHORT          hcd_bandwidth_claimed;
USHORT          max_packet_size;
LONG            packet_size;
USHORT          tt_bandwidth_claimed =  0;
 800d32e:	2300      	movs	r3, #0
 800d330:	85fb      	strh	r3, [r7, #46]	@ 0x2e
ULONG           port_index;
ULONG           port_map;
ULONG           tt_index;
const UCHAR     overheads[4][3] = {
 800d332:	4a61      	ldr	r2, [pc, #388]	@ (800d4b8 <_ux_host_stack_bandwidth_claim+0x194>)
 800d334:	f107 030c 	add.w	r3, r7, #12
 800d338:	ca07      	ldmia	r2, {r0, r1, r2}
 800d33a:	e883 0007 	stmia.w	r3, {r0, r1, r2}
    { 0, 13,  55}, /* Bulk */
    {19, 13,  55}  /* Interrupt */
};

    /* Get the pointer to the device.  */
    device =  endpoint -> ux_endpoint_device;
 800d33e:	683b      	ldr	r3, [r7, #0]
 800d340:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d342:	623b      	str	r3, [r7, #32]
     * 
     * Worst case bit stuffing is calculated as 1.1667 (7/6) times the raw time.
     */

    /* Get maximum packet size.  */
    max_packet_size  = endpoint -> ux_endpoint_descriptor.wMaxPacketSize & UX_MAX_PACKET_SIZE_MASK;
 800d344:	683b      	ldr	r3, [r7, #0]
 800d346:	69db      	ldr	r3, [r3, #28]
 800d348:	b29b      	uxth	r3, r3
 800d34a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800d34e:	863b      	strh	r3, [r7, #48]	@ 0x30

    /* Rough time for possible Bit Stuffing.  */
    packet_size = (max_packet_size * 7 + 5) / 6;
 800d350:	8e3a      	ldrh	r2, [r7, #48]	@ 0x30
 800d352:	4613      	mov	r3, r2
 800d354:	00db      	lsls	r3, r3, #3
 800d356:	1a9b      	subs	r3, r3, r2
 800d358:	3305      	adds	r3, #5
 800d35a:	4a58      	ldr	r2, [pc, #352]	@ (800d4bc <_ux_host_stack_bandwidth_claim+0x198>)
 800d35c:	fb82 1203 	smull	r1, r2, r2, r3
 800d360:	17db      	asrs	r3, r3, #31
 800d362:	1ad3      	subs	r3, r2, r3
 800d364:	61fb      	str	r3, [r7, #28]

    /* Add overhead.  */
    packet_size += overheads[endpoint -> ux_endpoint_descriptor.bmAttributes & UX_MASK_ENDPOINT_TYPE][device -> ux_device_speed];
 800d366:	683b      	ldr	r3, [r7, #0]
 800d368:	699b      	ldr	r3, [r3, #24]
 800d36a:	f003 0203 	and.w	r2, r3, #3
 800d36e:	6a3b      	ldr	r3, [r7, #32]
 800d370:	6919      	ldr	r1, [r3, #16]
 800d372:	4613      	mov	r3, r2
 800d374:	005b      	lsls	r3, r3, #1
 800d376:	4413      	add	r3, r2
 800d378:	3338      	adds	r3, #56	@ 0x38
 800d37a:	443b      	add	r3, r7
 800d37c:	440b      	add	r3, r1
 800d37e:	3b2c      	subs	r3, #44	@ 0x2c
 800d380:	781b      	ldrb	r3, [r3, #0]
 800d382:	461a      	mov	r2, r3
 800d384:	69fb      	ldr	r3, [r7, #28]
 800d386:	4413      	add	r3, r2
 800d388:	61fb      	str	r3, [r7, #28]
    max_packet_size = (USHORT)packet_size;
 800d38a:	69fb      	ldr	r3, [r7, #28]
 800d38c:	863b      	strh	r3, [r7, #48]	@ 0x30

    /* Check for high-speed endpoint.  */
    if (device -> ux_device_speed == UX_HIGH_SPEED_DEVICE)
 800d38e:	6a3b      	ldr	r3, [r7, #32]
 800d390:	691b      	ldr	r3, [r3, #16]
 800d392:	2b02      	cmp	r3, #2
 800d394:	d10a      	bne.n	800d3ac <_ux_host_stack_bandwidth_claim+0x88>
    {

        /* Get number of transactions.  */
        max_packet_size = (USHORT)(max_packet_size *
                    (((endpoint -> ux_endpoint_descriptor.wMaxPacketSize & UX_MAX_NUMBER_OF_TRANSACTIONS_MASK) >>
 800d396:	683b      	ldr	r3, [r7, #0]
 800d398:	69db      	ldr	r3, [r3, #28]
 800d39a:	0adb      	lsrs	r3, r3, #11
 800d39c:	f003 0303 	and.w	r3, r3, #3
                        UX_MAX_NUMBER_OF_TRANSACTIONS_SHIFT) + 1));
 800d3a0:	3301      	adds	r3, #1
        max_packet_size = (USHORT)(max_packet_size *
 800d3a2:	b29b      	uxth	r3, r3
 800d3a4:	8e3a      	ldrh	r2, [r7, #48]	@ 0x30
 800d3a6:	fb12 f303 	smulbb	r3, r2, r3
 800d3aa:	863b      	strh	r3, [r7, #48]	@ 0x30
    }

    /* Calculate the bandwidth claimed by this endpoint for the main bus.  */
    if (hcd -> ux_hcd_version != 0x200)
 800d3ac:	687b      	ldr	r3, [r7, #4]
 800d3ae:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d3b2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800d3b6:	d017      	beq.n	800d3e8 <_ux_host_stack_bandwidth_claim+0xc4>
    {

        if (device -> ux_device_speed == UX_LOW_SPEED_DEVICE)
 800d3b8:	6a3b      	ldr	r3, [r7, #32]
 800d3ba:	691b      	ldr	r3, [r3, #16]
 800d3bc:	2b00      	cmp	r3, #0
 800d3be:	d106      	bne.n	800d3ce <_ux_host_stack_bandwidth_claim+0xaa>
            /* Low speed transfer takes 40x more units than high speed. */
            hcd_bandwidth_claimed =  (USHORT)(max_packet_size * 8 * 5);
 800d3c0:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 800d3c2:	461a      	mov	r2, r3
 800d3c4:	0092      	lsls	r2, r2, #2
 800d3c6:	4413      	add	r3, r2
 800d3c8:	00db      	lsls	r3, r3, #3
 800d3ca:	867b      	strh	r3, [r7, #50]	@ 0x32
 800d3cc:	e018      	b.n	800d400 <_ux_host_stack_bandwidth_claim+0xdc>
        else
        {

            if (device -> ux_device_speed == UX_FULL_SPEED_DEVICE)
 800d3ce:	6a3b      	ldr	r3, [r7, #32]
 800d3d0:	691b      	ldr	r3, [r3, #16]
 800d3d2:	2b01      	cmp	r3, #1
 800d3d4:	d105      	bne.n	800d3e2 <_ux_host_stack_bandwidth_claim+0xbe>
                /* Full speed transfer takes 5x more units than high speed. */
                hcd_bandwidth_claimed =  (USHORT)(max_packet_size * 5);
 800d3d6:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 800d3d8:	461a      	mov	r2, r3
 800d3da:	0092      	lsls	r2, r2, #2
 800d3dc:	4413      	add	r3, r2
 800d3de:	867b      	strh	r3, [r7, #50]	@ 0x32
 800d3e0:	e00e      	b.n	800d400 <_ux_host_stack_bandwidth_claim+0xdc>
            else
                /* Use high speed timing as base for bus bandwidth calculation. */
                hcd_bandwidth_claimed =  (USHORT)max_packet_size;
 800d3e2:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 800d3e4:	867b      	strh	r3, [r7, #50]	@ 0x32
 800d3e6:	e00b      	b.n	800d400 <_ux_host_stack_bandwidth_claim+0xdc>
        }
    }
    else        
    {

        hcd_bandwidth_claimed =  (USHORT)max_packet_size;
 800d3e8:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 800d3ea:	867b      	strh	r3, [r7, #50]	@ 0x32
        if (device -> ux_device_speed == UX_LOW_SPEED_DEVICE)
 800d3ec:	6a3b      	ldr	r3, [r7, #32]
 800d3ee:	691b      	ldr	r3, [r3, #16]
 800d3f0:	2b00      	cmp	r3, #0
 800d3f2:	d103      	bne.n	800d3fc <_ux_host_stack_bandwidth_claim+0xd8>
            /* Low speed transfer takes 8x more units than full speed. */
            tt_bandwidth_claimed =  (USHORT)(max_packet_size * 8);
 800d3f4:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 800d3f6:	00db      	lsls	r3, r3, #3
 800d3f8:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 800d3fa:	e001      	b.n	800d400 <_ux_host_stack_bandwidth_claim+0xdc>
        else
            /* Use full speed timing as base for TT bandwidth calculation. */
            tt_bandwidth_claimed =  (USHORT)max_packet_size;
 800d3fc:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 800d3fe:	85fb      	strh	r3, [r7, #46]	@ 0x2e
    }

    /* Allocate the HCD bandwidth, since it's already checked by _bandwidth_check.  */
    hcd -> ux_hcd_available_bandwidth -=  hcd_bandwidth_claimed;
 800d400:	687b      	ldr	r3, [r7, #4]
 800d402:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 800d406:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 800d408:	1ad2      	subs	r2, r2, r3
 800d40a:	687b      	ldr	r3, [r7, #4]
 800d40c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    /* We need to take care of the case where the endpoint belongs to a USB 1.1
       device that sits behind a 2.0 hub. We ignore cases where the device
       is either high speed or the bus is 1.1.  */
    if ((device -> ux_device_speed == UX_HIGH_SPEED_DEVICE) || (hcd -> ux_hcd_version != 0x200))
 800d410:	6a3b      	ldr	r3, [r7, #32]
 800d412:	691b      	ldr	r3, [r3, #16]
 800d414:	2b02      	cmp	r3, #2
 800d416:	d047      	beq.n	800d4a8 <_ux_host_stack_bandwidth_claim+0x184>
 800d418:	687b      	ldr	r3, [r7, #4]
 800d41a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d41e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800d422:	d141      	bne.n	800d4a8 <_ux_host_stack_bandwidth_claim+0x184>
        /* The device is high speed, therefore no need for TT.  */
        return;
    }

    /* We have a 1.1 device, check if the parent is a 2.0 hub.  */
    parent_device =  device -> ux_device_parent;
 800d424:	6a3b      	ldr	r3, [r7, #32]
 800d426:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 800d42a:	637b      	str	r3, [r7, #52]	@ 0x34
    if (parent_device == UX_NULL)
 800d42c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d42e:	2b00      	cmp	r3, #0
 800d430:	d03c      	beq.n	800d4ac <_ux_host_stack_bandwidth_claim+0x188>

    /* We get here when the parent is a hub. The problem occurs when the hub is 
       itself connected to a chain of hubs. We need to find the first 2.0 hub 
       parent to this chain to check the TT. We need to remember the port on 
       which the first 1.1 device is hooked to.  */
    port_index =  device -> ux_device_port_location - 1;
 800d432:	6a3b      	ldr	r3, [r7, #32]
 800d434:	f8d3 3110 	ldr.w	r3, [r3, #272]	@ 0x110
 800d438:	3b01      	subs	r3, #1
 800d43a:	62bb      	str	r3, [r7, #40]	@ 0x28

    /* Scan the chain of hubs upward.  */
    while (parent_device != UX_NULL)
 800d43c:	e030      	b.n	800d4a0 <_ux_host_stack_bandwidth_claim+0x17c>
    {

        /* Is the device high speed?  */
        if (parent_device -> ux_device_speed == UX_HIGH_SPEED_DEVICE)
 800d43e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d440:	691b      	ldr	r3, [r3, #16]
 800d442:	2b02      	cmp	r3, #2
 800d444:	d123      	bne.n	800d48e <_ux_host_stack_bandwidth_claim+0x16a>
        {

            /* The device is a high speed hub, find the TT that manages the port. 
               The first 1.1 device is connected to. First we calculate the port 
               mapping bit.  */
            port_map =  (ULONG)(1 << port_index);
 800d446:	2201      	movs	r2, #1
 800d448:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d44a:	fa02 f303 	lsl.w	r3, r2, r3
 800d44e:	61bb      	str	r3, [r7, #24]

            /* Parse all the TTs attached to the hub.
               Since we confirmed exist of TT in previous _check,
               just do while loop here.
             */
            tt_index = 0;
 800d450:	2300      	movs	r3, #0
 800d452:	627b      	str	r3, [r7, #36]	@ 0x24
            while(1)
            {
                /* Check if this TT owns the port where the device is attached.  */
                if ((parent_device -> ux_device_hub_tt[tt_index].ux_hub_tt_port_mapping & port_map) != 0)
 800d454:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800d456:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d458:	3323      	adds	r3, #35	@ 0x23
 800d45a:	00db      	lsls	r3, r3, #3
 800d45c:	4413      	add	r3, r2
 800d45e:	685a      	ldr	r2, [r3, #4]
 800d460:	69bb      	ldr	r3, [r7, #24]
 800d462:	4013      	ands	r3, r2
 800d464:	2b00      	cmp	r3, #0
 800d466:	d00e      	beq.n	800d486 <_ux_host_stack_bandwidth_claim+0x162>
                {

                    /* We have found the port, check if the tt can give us the bandwidth
                       we want to claim.  */
                    parent_device -> ux_device_hub_tt[tt_index].ux_hub_tt_max_bandwidth -=  tt_bandwidth_claimed;
 800d468:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800d46a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d46c:	3323      	adds	r3, #35	@ 0x23
 800d46e:	00db      	lsls	r3, r3, #3
 800d470:	4413      	add	r3, r2
 800d472:	689a      	ldr	r2, [r3, #8]
 800d474:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800d476:	1ad2      	subs	r2, r2, r3
 800d478:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 800d47a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d47c:	3323      	adds	r3, #35	@ 0x23
 800d47e:	00db      	lsls	r3, r3, #3
 800d480:	440b      	add	r3, r1
 800d482:	609a      	str	r2, [r3, #8]
                    return;
 800d484:	e013      	b.n	800d4ae <_ux_host_stack_bandwidth_claim+0x18a>
                }

                /* Try next index.  */
                tt_index ++;
 800d486:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d488:	3301      	adds	r3, #1
 800d48a:	627b      	str	r3, [r7, #36]	@ 0x24
                if ((parent_device -> ux_device_hub_tt[tt_index].ux_hub_tt_port_mapping & port_map) != 0)
 800d48c:	e7e2      	b.n	800d454 <_ux_host_stack_bandwidth_claim+0x130>
            }
        }

        /* We now remember where this hub is located on the parent.  */
        port_index =  parent_device -> ux_device_port_location - 1;
 800d48e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d490:	f8d3 3110 	ldr.w	r3, [r3, #272]	@ 0x110
 800d494:	3b01      	subs	r3, #1
 800d496:	62bb      	str	r3, [r7, #40]	@ 0x28
        
        /* We go up one level in the hub chain.  */
        parent_device =  parent_device -> ux_device_parent;
 800d498:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d49a:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 800d49e:	637b      	str	r3, [r7, #52]	@ 0x34
    while (parent_device != UX_NULL)
 800d4a0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d4a2:	2b00      	cmp	r3, #0
 800d4a4:	d1cb      	bne.n	800d43e <_ux_host_stack_bandwidth_claim+0x11a>
    }

    /* We get here when we have not found a 2.0 hub in the list and we got
       to the root port.  */
    return;
 800d4a6:	e002      	b.n	800d4ae <_ux_host_stack_bandwidth_claim+0x18a>
        return;
 800d4a8:	bf00      	nop
 800d4aa:	e000      	b.n	800d4ae <_ux_host_stack_bandwidth_claim+0x18a>
        return;
 800d4ac:	bf00      	nop
}
 800d4ae:	373c      	adds	r7, #60	@ 0x3c
 800d4b0:	46bd      	mov	sp, r7
 800d4b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d4b6:	4770      	bx	lr
 800d4b8:	08013508 	.word	0x08013508
 800d4bc:	2aaaaaab 	.word	0x2aaaaaab

0800d4c0 <_ux_host_stack_bandwidth_release>:
/*                                            definitions,                */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _ux_host_stack_bandwidth_release(UX_HCD *hcd, UX_ENDPOINT *endpoint)
{
 800d4c0:	b480      	push	{r7}
 800d4c2:	b08f      	sub	sp, #60	@ 0x3c
 800d4c4:	af00      	add	r7, sp, #0
 800d4c6:	6078      	str	r0, [r7, #4]
 800d4c8:	6039      	str	r1, [r7, #0]
UX_DEVICE       *device;
UX_DEVICE       *parent_device;
USHORT          hcd_bandwidth_claimed;
USHORT          max_packet_size;
LONG            packet_size;
USHORT          tt_bandwidth_claimed =  0;
 800d4ca:	2300      	movs	r3, #0
 800d4cc:	85fb      	strh	r3, [r7, #46]	@ 0x2e
ULONG           port_index;
ULONG           port_map;
ULONG           tt_index;
const UCHAR     overheads[4][3] = {
 800d4ce:	4a63      	ldr	r2, [pc, #396]	@ (800d65c <_ux_host_stack_bandwidth_release+0x19c>)
 800d4d0:	f107 030c 	add.w	r3, r7, #12
 800d4d4:	ca07      	ldmia	r2, {r0, r1, r2}
 800d4d6:	e883 0007 	stmia.w	r3, {r0, r1, r2}
    { 0, 13,  55}, /* Bulk */
    {19, 13,  55}  /* Interrupt */
};

    /* Get the pointer to the device.  */
    device =  endpoint -> ux_endpoint_device;
 800d4da:	683b      	ldr	r3, [r7, #0]
 800d4dc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d4de:	623b      	str	r3, [r7, #32]
     * 
     * Worst case bit stuffing is calculated as 1.1667 (7/6) times the raw time.
     */

    /* Get maximum packet size.  */
    max_packet_size  = endpoint -> ux_endpoint_descriptor.wMaxPacketSize & UX_MAX_PACKET_SIZE_MASK;
 800d4e0:	683b      	ldr	r3, [r7, #0]
 800d4e2:	69db      	ldr	r3, [r3, #28]
 800d4e4:	b29b      	uxth	r3, r3
 800d4e6:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800d4ea:	863b      	strh	r3, [r7, #48]	@ 0x30

    /* Rough time for possible Bit Stuffing.  */
    packet_size = (max_packet_size * 7 + 5) / 6;
 800d4ec:	8e3a      	ldrh	r2, [r7, #48]	@ 0x30
 800d4ee:	4613      	mov	r3, r2
 800d4f0:	00db      	lsls	r3, r3, #3
 800d4f2:	1a9b      	subs	r3, r3, r2
 800d4f4:	3305      	adds	r3, #5
 800d4f6:	4a5a      	ldr	r2, [pc, #360]	@ (800d660 <_ux_host_stack_bandwidth_release+0x1a0>)
 800d4f8:	fb82 1203 	smull	r1, r2, r2, r3
 800d4fc:	17db      	asrs	r3, r3, #31
 800d4fe:	1ad3      	subs	r3, r2, r3
 800d500:	61fb      	str	r3, [r7, #28]

    /* Add overhead.  */
    packet_size += overheads[endpoint -> ux_endpoint_descriptor.bmAttributes & UX_MASK_ENDPOINT_TYPE][device -> ux_device_speed];
 800d502:	683b      	ldr	r3, [r7, #0]
 800d504:	699b      	ldr	r3, [r3, #24]
 800d506:	f003 0203 	and.w	r2, r3, #3
 800d50a:	6a3b      	ldr	r3, [r7, #32]
 800d50c:	6919      	ldr	r1, [r3, #16]
 800d50e:	4613      	mov	r3, r2
 800d510:	005b      	lsls	r3, r3, #1
 800d512:	4413      	add	r3, r2
 800d514:	3338      	adds	r3, #56	@ 0x38
 800d516:	443b      	add	r3, r7
 800d518:	440b      	add	r3, r1
 800d51a:	3b2c      	subs	r3, #44	@ 0x2c
 800d51c:	781b      	ldrb	r3, [r3, #0]
 800d51e:	461a      	mov	r2, r3
 800d520:	69fb      	ldr	r3, [r7, #28]
 800d522:	4413      	add	r3, r2
 800d524:	61fb      	str	r3, [r7, #28]
    max_packet_size = (USHORT)packet_size;
 800d526:	69fb      	ldr	r3, [r7, #28]
 800d528:	863b      	strh	r3, [r7, #48]	@ 0x30

    /* Check for high-speed endpoint.  */
    if (device -> ux_device_speed == UX_HIGH_SPEED_DEVICE)
 800d52a:	6a3b      	ldr	r3, [r7, #32]
 800d52c:	691b      	ldr	r3, [r3, #16]
 800d52e:	2b02      	cmp	r3, #2
 800d530:	d10a      	bne.n	800d548 <_ux_host_stack_bandwidth_release+0x88>
    {

        /* Get number of transactions.  */
        max_packet_size = (USHORT)(max_packet_size *
                    (((endpoint -> ux_endpoint_descriptor.wMaxPacketSize & UX_MAX_NUMBER_OF_TRANSACTIONS_MASK) >>
 800d532:	683b      	ldr	r3, [r7, #0]
 800d534:	69db      	ldr	r3, [r3, #28]
 800d536:	0adb      	lsrs	r3, r3, #11
 800d538:	f003 0303 	and.w	r3, r3, #3
                        UX_MAX_NUMBER_OF_TRANSACTIONS_SHIFT) + 1));
 800d53c:	3301      	adds	r3, #1
        max_packet_size = (USHORT)(max_packet_size *
 800d53e:	b29b      	uxth	r3, r3
 800d540:	8e3a      	ldrh	r2, [r7, #48]	@ 0x30
 800d542:	fb12 f303 	smulbb	r3, r2, r3
 800d546:	863b      	strh	r3, [r7, #48]	@ 0x30
    }

    /* Calculate the bandwidth claimed by this endpoint for the main bus.  */
    if (hcd -> ux_hcd_version != 0x200)
 800d548:	687b      	ldr	r3, [r7, #4]
 800d54a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d54e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800d552:	d017      	beq.n	800d584 <_ux_host_stack_bandwidth_release+0xc4>
    {

        if (device -> ux_device_speed == UX_LOW_SPEED_DEVICE)
 800d554:	6a3b      	ldr	r3, [r7, #32]
 800d556:	691b      	ldr	r3, [r3, #16]
 800d558:	2b00      	cmp	r3, #0
 800d55a:	d106      	bne.n	800d56a <_ux_host_stack_bandwidth_release+0xaa>
            /* Low speed transfer takes 40x more units than high speed. */
            hcd_bandwidth_claimed =  (USHORT)(max_packet_size * 8 * 5);
 800d55c:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 800d55e:	461a      	mov	r2, r3
 800d560:	0092      	lsls	r2, r2, #2
 800d562:	4413      	add	r3, r2
 800d564:	00db      	lsls	r3, r3, #3
 800d566:	867b      	strh	r3, [r7, #50]	@ 0x32
 800d568:	e018      	b.n	800d59c <_ux_host_stack_bandwidth_release+0xdc>
        else
        {

            if (device -> ux_device_speed == UX_FULL_SPEED_DEVICE)
 800d56a:	6a3b      	ldr	r3, [r7, #32]
 800d56c:	691b      	ldr	r3, [r3, #16]
 800d56e:	2b01      	cmp	r3, #1
 800d570:	d105      	bne.n	800d57e <_ux_host_stack_bandwidth_release+0xbe>
                /* Full speed transfer takes 5x more units than high speed. */
                hcd_bandwidth_claimed =  (USHORT)(max_packet_size * 5);
 800d572:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 800d574:	461a      	mov	r2, r3
 800d576:	0092      	lsls	r2, r2, #2
 800d578:	4413      	add	r3, r2
 800d57a:	867b      	strh	r3, [r7, #50]	@ 0x32
 800d57c:	e00e      	b.n	800d59c <_ux_host_stack_bandwidth_release+0xdc>
            else
                /* Use high speed timing as base for bus bandwidth calculation. */
                hcd_bandwidth_claimed =  (USHORT)max_packet_size;
 800d57e:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 800d580:	867b      	strh	r3, [r7, #50]	@ 0x32
 800d582:	e00b      	b.n	800d59c <_ux_host_stack_bandwidth_release+0xdc>
        }
    }
    else        
    {
 
        hcd_bandwidth_claimed =  (USHORT)max_packet_size;
 800d584:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 800d586:	867b      	strh	r3, [r7, #50]	@ 0x32
        if (device -> ux_device_speed == UX_LOW_SPEED_DEVICE)
 800d588:	6a3b      	ldr	r3, [r7, #32]
 800d58a:	691b      	ldr	r3, [r3, #16]
 800d58c:	2b00      	cmp	r3, #0
 800d58e:	d103      	bne.n	800d598 <_ux_host_stack_bandwidth_release+0xd8>
            /* Low speed transfer takes 8x more units than full speed. */
            tt_bandwidth_claimed =  (USHORT)(max_packet_size * 8);
 800d590:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 800d592:	00db      	lsls	r3, r3, #3
 800d594:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 800d596:	e001      	b.n	800d59c <_ux_host_stack_bandwidth_release+0xdc>
        else
            /* Use full speed timing as base for TT bandwidth calculation. */
            tt_bandwidth_claimed =  (USHORT)max_packet_size;
 800d598:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 800d59a:	85fb      	strh	r3, [r7, #46]	@ 0x2e
    }

    /* Free the HCD bandwidth.  */
    hcd -> ux_hcd_available_bandwidth +=  hcd_bandwidth_claimed;
 800d59c:	687b      	ldr	r3, [r7, #4]
 800d59e:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 800d5a2:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 800d5a4:	441a      	add	r2, r3
 800d5a6:	687b      	ldr	r3, [r7, #4]
 800d5a8:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    /* We need to take care of the case where the endpoint belongs to a USB 1.1
       device that sits behind a 2.0 hub. We ignore cases where the device
       is either high speed or the bus is 1.1.  */
    if ((device -> ux_device_speed == UX_HIGH_SPEED_DEVICE) || (hcd -> ux_hcd_version != 0x200))
 800d5ac:	6a3b      	ldr	r3, [r7, #32]
 800d5ae:	691b      	ldr	r3, [r3, #16]
 800d5b0:	2b02      	cmp	r3, #2
 800d5b2:	d04b      	beq.n	800d64c <_ux_host_stack_bandwidth_release+0x18c>
 800d5b4:	687b      	ldr	r3, [r7, #4]
 800d5b6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d5ba:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800d5be:	d145      	bne.n	800d64c <_ux_host_stack_bandwidth_release+0x18c>
        /* The device is high speed, therefore no need for TT.  */
        return;
    }

    /* We have a 1.1 device, check if the parent is a 2.0 hub.  */
    parent_device =  device -> ux_device_parent;
 800d5c0:	6a3b      	ldr	r3, [r7, #32]
 800d5c2:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 800d5c6:	637b      	str	r3, [r7, #52]	@ 0x34
    if (parent_device == UX_NULL)
 800d5c8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d5ca:	2b00      	cmp	r3, #0
 800d5cc:	d040      	beq.n	800d650 <_ux_host_stack_bandwidth_release+0x190>

    /* We get here when the parent is a hub. The problem occurs when the hub is itself 
       connected to a chain of hubs. We need to find the first 2.0 hub parent to this chain 
       to check the TT. We need to remember the port on which the first 1.1 device is 
       hooked to.  */
    port_index =  device -> ux_device_port_location - 1;
 800d5ce:	6a3b      	ldr	r3, [r7, #32]
 800d5d0:	f8d3 3110 	ldr.w	r3, [r3, #272]	@ 0x110
 800d5d4:	3b01      	subs	r3, #1
 800d5d6:	62bb      	str	r3, [r7, #40]	@ 0x28

    /* Scan the chain of hubs upward.  */
    while (parent_device != UX_NULL)
 800d5d8:	e034      	b.n	800d644 <_ux_host_stack_bandwidth_release+0x184>
    {

        /* Check for a high speed device.  */
        if (parent_device -> ux_device_speed == UX_HIGH_SPEED_DEVICE)
 800d5da:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d5dc:	691b      	ldr	r3, [r3, #16]
 800d5de:	2b02      	cmp	r3, #2
 800d5e0:	d127      	bne.n	800d632 <_ux_host_stack_bandwidth_release+0x172>
        {

            /* The device is a high speed hub, find the TT that manages the port. 
               The first 1.1 device is connected to. First we calculate the port mapping bit.  */
            port_map =  (ULONG)(1 << port_index);
 800d5e2:	2201      	movs	r2, #1
 800d5e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d5e6:	fa02 f303 	lsl.w	r3, r2, r3
 800d5ea:	61bb      	str	r3, [r7, #24]

            /* Parse all the TTs attached to the hub.  */
            for (tt_index = 0; tt_index < UX_MAX_TT; tt_index++)
 800d5ec:	2300      	movs	r3, #0
 800d5ee:	627b      	str	r3, [r7, #36]	@ 0x24
 800d5f0:	e01b      	b.n	800d62a <_ux_host_stack_bandwidth_release+0x16a>
            {

                /* Check if this TT owns the port where the device is attached.  */
                if ((parent_device -> ux_device_hub_tt[tt_index].ux_hub_tt_port_mapping & port_map) != 0)
 800d5f2:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800d5f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d5f6:	3323      	adds	r3, #35	@ 0x23
 800d5f8:	00db      	lsls	r3, r3, #3
 800d5fa:	4413      	add	r3, r2
 800d5fc:	685a      	ldr	r2, [r3, #4]
 800d5fe:	69bb      	ldr	r3, [r7, #24]
 800d600:	4013      	ands	r3, r2
 800d602:	2b00      	cmp	r3, #0
 800d604:	d00e      	beq.n	800d624 <_ux_host_stack_bandwidth_release+0x164>
                {

                    /* We have found the port, check if the tt can give us the bandwidth
                       we want to claim.  */
                    parent_device -> ux_device_hub_tt[tt_index].ux_hub_tt_max_bandwidth +=  tt_bandwidth_claimed;
 800d606:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800d608:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d60a:	3323      	adds	r3, #35	@ 0x23
 800d60c:	00db      	lsls	r3, r3, #3
 800d60e:	4413      	add	r3, r2
 800d610:	689a      	ldr	r2, [r3, #8]
 800d612:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800d614:	441a      	add	r2, r3
 800d616:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 800d618:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d61a:	3323      	adds	r3, #35	@ 0x23
 800d61c:	00db      	lsls	r3, r3, #3
 800d61e:	440b      	add	r3, r1
 800d620:	609a      	str	r2, [r3, #8]
                    return;
 800d622:	e016      	b.n	800d652 <_ux_host_stack_bandwidth_release+0x192>
            for (tt_index = 0; tt_index < UX_MAX_TT; tt_index++)
 800d624:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d626:	3301      	adds	r3, #1
 800d628:	627b      	str	r3, [r7, #36]	@ 0x24
 800d62a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d62c:	2b07      	cmp	r3, #7
 800d62e:	d9e0      	bls.n	800d5f2 <_ux_host_stack_bandwidth_release+0x132>
                }
            }

            /* We should never get here!!!!! */
            return;
 800d630:	e00f      	b.n	800d652 <_ux_host_stack_bandwidth_release+0x192>
        }

        /* We now remember where this hub is located on the parent.  */
        port_index =  parent_device -> ux_device_port_location - 1;
 800d632:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d634:	f8d3 3110 	ldr.w	r3, [r3, #272]	@ 0x110
 800d638:	3b01      	subs	r3, #1
 800d63a:	62bb      	str	r3, [r7, #40]	@ 0x28
        
        /* We go up one level in the hub chain.  */
        parent_device =  parent_device -> ux_device_parent;
 800d63c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d63e:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 800d642:	637b      	str	r3, [r7, #52]	@ 0x34
    while (parent_device != UX_NULL)
 800d644:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d646:	2b00      	cmp	r3, #0
 800d648:	d1c7      	bne.n	800d5da <_ux_host_stack_bandwidth_release+0x11a>
    }

    /* We get here when we have not found a 2.0 hub in the list and we got
       to the root port.  */
    return;
 800d64a:	e002      	b.n	800d652 <_ux_host_stack_bandwidth_release+0x192>
        return;
 800d64c:	bf00      	nop
 800d64e:	e000      	b.n	800d652 <_ux_host_stack_bandwidth_release+0x192>
        return;
 800d650:	bf00      	nop
}
 800d652:	373c      	adds	r7, #60	@ 0x3c
 800d654:	46bd      	mov	sp, r7
 800d656:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d65a:	4770      	bx	lr
 800d65c:	08013514 	.word	0x08013514
 800d660:	2aaaaaab 	.word	0x2aaaaaab

0800d664 <_ux_host_stack_class_call>:
/*                                            definitions,                */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UX_HOST_CLASS  *_ux_host_stack_class_call(UX_HOST_CLASS_COMMAND *class_command)
{
 800d664:	b580      	push	{r7, lr}
 800d666:	b086      	sub	sp, #24
 800d668:	af00      	add	r7, sp, #0
 800d66a:	6078      	str	r0, [r7, #4]

UINT            status = UX_NO_CLASS_MATCH;
 800d66c:	2357      	movs	r3, #87	@ 0x57
 800d66e:	60fb      	str	r3, [r7, #12]
#if UX_MAX_CLASS_DRIVER > 1
ULONG           class_index;
#endif

    /* Start from the 1st registered classes with USBX.  */
    class_inst =  _ux_system_host -> ux_system_host_class_array;
 800d670:	4b12      	ldr	r3, [pc, #72]	@ (800d6bc <_ux_host_stack_class_call+0x58>)
 800d672:	681b      	ldr	r3, [r3, #0]
 800d674:	685b      	ldr	r3, [r3, #4]
 800d676:	617b      	str	r3, [r7, #20]

    /* Parse all the class drivers.  */
#if UX_MAX_CLASS_DRIVER > 1
    for (class_index = 0; class_index < _ux_system_host -> ux_system_host_max_class; class_index++)
 800d678:	2300      	movs	r3, #0
 800d67a:	613b      	str	r3, [r7, #16]
 800d67c:	e013      	b.n	800d6a6 <_ux_host_stack_class_call+0x42>
    {
#endif

        /* Check if this class driver is used.  */
        if (class_inst -> ux_host_class_status == UX_USED)
 800d67e:	697b      	ldr	r3, [r7, #20]
 800d680:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d682:	2b01      	cmp	r3, #1
 800d684:	d109      	bne.n	800d69a <_ux_host_stack_class_call+0x36>
        {

            /* We have found a potential candidate. Call this registered class entry function.  */
            status = class_inst -> ux_host_class_entry_function(class_command);
 800d686:	697b      	ldr	r3, [r7, #20]
 800d688:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800d68a:	6878      	ldr	r0, [r7, #4]
 800d68c:	4798      	blx	r3
 800d68e:	60f8      	str	r0, [r7, #12]

            /* The status tells us if the registered class wants to own this class.  */
            if (status == UX_SUCCESS)
 800d690:	68fb      	ldr	r3, [r7, #12]
 800d692:	2b00      	cmp	r3, #0
 800d694:	d101      	bne.n	800d69a <_ux_host_stack_class_call+0x36>
            {

                /* Yes, return this class pointer.  */
                return(class_inst); 
 800d696:	697b      	ldr	r3, [r7, #20]
 800d698:	e00c      	b.n	800d6b4 <_ux_host_stack_class_call+0x50>
            }
        }    
#if UX_MAX_CLASS_DRIVER > 1
        /* Move to the next registered class. */
        class_inst ++;
 800d69a:	697b      	ldr	r3, [r7, #20]
 800d69c:	3358      	adds	r3, #88	@ 0x58
 800d69e:	617b      	str	r3, [r7, #20]
    for (class_index = 0; class_index < _ux_system_host -> ux_system_host_max_class; class_index++)
 800d6a0:	693b      	ldr	r3, [r7, #16]
 800d6a2:	3301      	adds	r3, #1
 800d6a4:	613b      	str	r3, [r7, #16]
 800d6a6:	4b05      	ldr	r3, [pc, #20]	@ (800d6bc <_ux_host_stack_class_call+0x58>)
 800d6a8:	681b      	ldr	r3, [r3, #0]
 800d6aa:	681b      	ldr	r3, [r3, #0]
 800d6ac:	693a      	ldr	r2, [r7, #16]
 800d6ae:	429a      	cmp	r2, r3
 800d6b0:	d3e5      	bcc.n	800d67e <_ux_host_stack_class_call+0x1a>
    }
#endif

    /* There is no driver who want to own this class!  */
    return(UX_NULL);
 800d6b2:	2300      	movs	r3, #0
}
 800d6b4:	4618      	mov	r0, r3
 800d6b6:	3718      	adds	r7, #24
 800d6b8:	46bd      	mov	sp, r7
 800d6ba:	bd80      	pop	{r7, pc}
 800d6bc:	20011f34 	.word	0x20011f34

0800d6c0 <_ux_host_stack_class_device_scan>:
/*                                            added standalone support,   */
/*                                            resulting in version 6.1.10 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_host_stack_class_device_scan(UX_DEVICE *device)
{
 800d6c0:	b580      	push	{r7, lr}
 800d6c2:	b092      	sub	sp, #72	@ 0x48
 800d6c4:	af00      	add	r7, sp, #0
 800d6c6:	6078      	str	r0, [r7, #4]
#if !defined(UX_HOST_STACK_DEVICE_DRIVER_SCAN_DISABLE)

UINT                        status;
UX_HOST_CLASS               *class_inst = UX_NULL;
 800d6c8:	2300      	movs	r3, #0
 800d6ca:	647b      	str	r3, [r7, #68]	@ 0x44
UX_HOST_CLASS_COMMAND       class_command;

    /* Perform the command initialization.  */
    class_command.ux_host_class_command_request      =   UX_HOST_CLASS_COMMAND_QUERY;
 800d6cc:	2301      	movs	r3, #1
 800d6ce:	60fb      	str	r3, [r7, #12]
    class_command.ux_host_class_command_container    =   (VOID *) device;
 800d6d0:	687b      	ldr	r3, [r7, #4]
 800d6d2:	613b      	str	r3, [r7, #16]
    class_command.ux_host_class_command_vid          =   device -> ux_device_descriptor.idVendor;
 800d6d4:	687b      	ldr	r3, [r7, #4]
 800d6d6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800d6d8:	623b      	str	r3, [r7, #32]
    class_command.ux_host_class_command_pid          =   device -> ux_device_descriptor.idProduct;
 800d6da:	687b      	ldr	r3, [r7, #4]
 800d6dc:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800d6de:	61fb      	str	r3, [r7, #28]
    class_command.ux_host_class_command_class        =   device -> ux_device_descriptor.bDeviceClass;
 800d6e0:	687b      	ldr	r3, [r7, #4]
 800d6e2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800d6e4:	627b      	str	r3, [r7, #36]	@ 0x24
    class_command.ux_host_class_command_subclass     =   device -> ux_device_descriptor.bDeviceSubClass;
 800d6e6:	687b      	ldr	r3, [r7, #4]
 800d6e8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800d6ea:	62bb      	str	r3, [r7, #40]	@ 0x28
    class_command.ux_host_class_command_protocol     =   device -> ux_device_descriptor.bDeviceProtocol;
 800d6ec:	687b      	ldr	r3, [r7, #4]
 800d6ee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d6f0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    class_command.ux_host_class_command_iad_class    =   0;
 800d6f2:	2300      	movs	r3, #0
 800d6f4:	633b      	str	r3, [r7, #48]	@ 0x30
    class_command.ux_host_class_command_iad_subclass =   0;
 800d6f6:	2300      	movs	r3, #0
 800d6f8:	637b      	str	r3, [r7, #52]	@ 0x34
    class_command.ux_host_class_command_iad_protocol =   0;
 800d6fa:	2300      	movs	r3, #0
 800d6fc:	63bb      	str	r3, [r7, #56]	@ 0x38

#if !defined(UX_HOST_STACK_DEVICE_DRIVER_SCAN_VIDPID_DISABLE)
    /* We start with the PID/VID for this device.  */
    class_command.ux_host_class_command_usage =  UX_HOST_CLASS_COMMAND_USAGE_PIDVID;
 800d6fe:	2301      	movs	r3, #1
 800d700:	61bb      	str	r3, [r7, #24]
    class_inst =  _ux_host_stack_class_call(&class_command);
 800d702:	f107 030c 	add.w	r3, r7, #12
 800d706:	4618      	mov	r0, r3
 800d708:	f7ff ffac 	bl	800d664 <_ux_host_stack_class_call>
 800d70c:	6478      	str	r0, [r7, #68]	@ 0x44
#endif

#if !defined(UX_HOST_STACK_DEVICE_DRIVER_SCAN_DCSP_DISABLE)
    /* On return, either we have found a class or the device is still an orphan.  */
    if (class_inst == UX_NULL)
 800d70e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d710:	2b00      	cmp	r3, #0
 800d712:	d107      	bne.n	800d724 <_ux_host_stack_class_device_scan+0x64>
    {

        /* It the PID/VID did not work, we continue looking for the Class\Subclass\Protocol match. */  
        class_command.ux_host_class_command_usage        =   UX_HOST_CLASS_COMMAND_USAGE_DCSP;
 800d714:	2303      	movs	r3, #3
 800d716:	61bb      	str	r3, [r7, #24]
        class_inst =  _ux_host_stack_class_call(&class_command);
 800d718:	f107 030c 	add.w	r3, r7, #12
 800d71c:	4618      	mov	r0, r3
 800d71e:	f7ff ffa1 	bl	800d664 <_ux_host_stack_class_call>
 800d722:	6478      	str	r0, [r7, #68]	@ 0x44

    }
#endif

    /* On return, either we have found a class or the device is still an orphan.  */
    if (class_inst != UX_NULL)
 800d724:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d726:	2b00      	cmp	r3, #0
 800d728:	d010      	beq.n	800d74c <_ux_host_stack_class_device_scan+0x8c>
    {

        device -> ux_device_class =  class_inst;
 800d72a:	687b      	ldr	r3, [r7, #4]
 800d72c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800d72e:	639a      	str	r2, [r3, #56]	@ 0x38

        /* Activation may take time, run as state machine.  */
        status = UX_SUCCESS;
        return(status);
#else
        class_command.ux_host_class_command_class_ptr =  class_inst;
 800d730:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d732:	63fb      	str	r3, [r7, #60]	@ 0x3c
        class_command.ux_host_class_command_request =  UX_HOST_CLASS_COMMAND_ACTIVATE;
 800d734:	2302      	movs	r3, #2
 800d736:	60fb      	str	r3, [r7, #12]
        status =  device -> ux_device_class ->  ux_host_class_entry_function(&class_command);
 800d738:	687b      	ldr	r3, [r7, #4]
 800d73a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d73c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800d73e:	f107 020c 	add.w	r2, r7, #12
 800d742:	4610      	mov	r0, r2
 800d744:	4798      	blx	r3
 800d746:	6438      	str	r0, [r7, #64]	@ 0x40

        /* Return result of activation.  */
        return(status);
 800d748:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d74a:	e000      	b.n	800d74e <_ux_host_stack_class_device_scan+0x8e>
    }

#endif

    /* Return an error.  */
    return(UX_NO_CLASS_MATCH);
 800d74c:	2357      	movs	r3, #87	@ 0x57
}
 800d74e:	4618      	mov	r0, r3
 800d750:	3748      	adds	r7, #72	@ 0x48
 800d752:	46bd      	mov	sp, r7
 800d754:	bd80      	pop	{r7, pc}
	...

0800d758 <_ux_host_stack_class_get>:
/*                                            definitions,                */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_host_stack_class_get(UCHAR *class_name, UX_HOST_CLASS **host_class)
{
 800d758:	b580      	push	{r7, lr}
 800d75a:	b086      	sub	sp, #24
 800d75c:	af00      	add	r7, sp, #0
 800d75e:	6078      	str	r0, [r7, #4]
 800d760:	6039      	str	r1, [r7, #0]

UX_HOST_CLASS       *class_ptr;
#if !defined(UX_NAME_REFERENCED_BY_POINTER)
UINT                status;
UINT                class_name_length =  0;
 800d762:	2300      	movs	r3, #0
 800d764:	60bb      	str	r3, [r7, #8]
ULONG               class_index;
#endif

#if !defined(UX_NAME_REFERENCED_BY_POINTER)
    /* Get the length of the class name (exclude null-terminator).  */
    status =  _ux_utility_string_length_check(class_name, &class_name_length, UX_MAX_CLASS_NAME_LENGTH);
 800d766:	f107 0308 	add.w	r3, r7, #8
 800d76a:	223f      	movs	r2, #63	@ 0x3f
 800d76c:	4619      	mov	r1, r3
 800d76e:	6878      	ldr	r0, [r7, #4]
 800d770:	f002 f9e5 	bl	800fb3e <_ux_utility_string_length_check>
 800d774:	60f8      	str	r0, [r7, #12]
    if (status)
 800d776:	68fb      	ldr	r3, [r7, #12]
 800d778:	2b00      	cmp	r3, #0
 800d77a:	d001      	beq.n	800d780 <_ux_host_stack_class_get+0x28>
        return(status);
 800d77c:	68fb      	ldr	r3, [r7, #12]
 800d77e:	e026      	b.n	800d7ce <_ux_host_stack_class_get+0x76>
#endif

    /* Get first class.  */
    class_ptr =  _ux_system_host -> ux_system_host_class_array;
 800d780:	4b15      	ldr	r3, [pc, #84]	@ (800d7d8 <_ux_host_stack_class_get+0x80>)
 800d782:	681b      	ldr	r3, [r3, #0]
 800d784:	685b      	ldr	r3, [r3, #4]
 800d786:	617b      	str	r3, [r7, #20]

#if UX_MAX_CLASS_DRIVER > 1
    /* We need to parse the class driver table.  */
    for (class_index = 0; class_index < _ux_system_host -> ux_system_host_max_class; class_index++)
 800d788:	2300      	movs	r3, #0
 800d78a:	613b      	str	r3, [r7, #16]
 800d78c:	e018      	b.n	800d7c0 <_ux_host_stack_class_get+0x68>
    {
#endif

        /* Check if this class is already being used. */
        if (class_ptr -> ux_host_class_status == UX_USED)
 800d78e:	697b      	ldr	r3, [r7, #20]
 800d790:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d792:	2b01      	cmp	r3, #1
 800d794:	d10e      	bne.n	800d7b4 <_ux_host_stack_class_get+0x5c>
        {

            /* We have found a container. Check if this is the one we need (compare including null-terminator).  */
            if (ux_utility_name_match(class_ptr -> ux_host_class_name, class_name, class_name_length + 1))
 800d796:	6978      	ldr	r0, [r7, #20]
 800d798:	68bb      	ldr	r3, [r7, #8]
 800d79a:	3301      	adds	r3, #1
 800d79c:	461a      	mov	r2, r3
 800d79e:	6879      	ldr	r1, [r7, #4]
 800d7a0:	f001 ffa6 	bl	800f6f0 <_ux_utility_memory_compare>
 800d7a4:	4603      	mov	r3, r0
 800d7a6:	2b00      	cmp	r3, #0
 800d7a8:	d104      	bne.n	800d7b4 <_ux_host_stack_class_get+0x5c>
            {           

                /* The class container was found. Update the pointer to the class container for the caller.  */
                *host_class =  class_ptr;
 800d7aa:	683b      	ldr	r3, [r7, #0]
 800d7ac:	697a      	ldr	r2, [r7, #20]
 800d7ae:	601a      	str	r2, [r3, #0]

                /* Return success.  */
                return(UX_SUCCESS);
 800d7b0:	2300      	movs	r3, #0
 800d7b2:	e00c      	b.n	800d7ce <_ux_host_stack_class_get+0x76>
            }
        }

#if UX_MAX_CLASS_DRIVER > 1
        /* Move to the next class.  */
        class_ptr++;
 800d7b4:	697b      	ldr	r3, [r7, #20]
 800d7b6:	3358      	adds	r3, #88	@ 0x58
 800d7b8:	617b      	str	r3, [r7, #20]
    for (class_index = 0; class_index < _ux_system_host -> ux_system_host_max_class; class_index++)
 800d7ba:	693b      	ldr	r3, [r7, #16]
 800d7bc:	3301      	adds	r3, #1
 800d7be:	613b      	str	r3, [r7, #16]
 800d7c0:	4b05      	ldr	r3, [pc, #20]	@ (800d7d8 <_ux_host_stack_class_get+0x80>)
 800d7c2:	681b      	ldr	r3, [r3, #0]
 800d7c4:	681b      	ldr	r3, [r3, #0]
 800d7c6:	693a      	ldr	r2, [r7, #16]
 800d7c8:	429a      	cmp	r2, r3
 800d7ca:	d3e0      	bcc.n	800d78e <_ux_host_stack_class_get+0x36>

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_HOST_CLASS_UNKNOWN, class_name, 0, 0, UX_TRACE_ERRORS, 0, 0)

    /* This class does not exist, return an error.  */    
    return(UX_HOST_CLASS_UNKNOWN);
 800d7cc:	2359      	movs	r3, #89	@ 0x59
}
 800d7ce:	4618      	mov	r0, r3
 800d7d0:	3718      	adds	r7, #24
 800d7d2:	46bd      	mov	sp, r7
 800d7d4:	bd80      	pop	{r7, pc}
 800d7d6:	bf00      	nop
 800d7d8:	20011f34 	.word	0x20011f34

0800d7dc <_ux_host_stack_class_instance_create>:
/*  09-30-2020     Chaoqiong Xiao           Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_host_stack_class_instance_create(UX_HOST_CLASS *host_class, VOID *class_instance)
{
 800d7dc:	b480      	push	{r7}
 800d7de:	b085      	sub	sp, #20
 800d7e0:	af00      	add	r7, sp, #0
 800d7e2:	6078      	str	r0, [r7, #4]
 800d7e4:	6039      	str	r1, [r7, #0]

    /* If trace is enabled, register this object.  */
    UX_TRACE_OBJECT_REGISTER(UX_TRACE_HOST_OBJECT_TYPE_CLASS_INSTANCE, class_instance, 0, 0, 0)

    /* Start with the first class instance attached to the class container.  */
    current_class_instance =  host_class -> ux_host_class_first_instance;
 800d7e6:	687b      	ldr	r3, [r7, #4]
 800d7e8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800d7ea:	60fb      	str	r3, [r7, #12]
    
    /* Check if there are any instances attached.  */
    if (current_class_instance == UX_NULL)
 800d7ec:	68fb      	ldr	r3, [r7, #12]
 800d7ee:	2b00      	cmp	r3, #0
 800d7f0:	d107      	bne.n	800d802 <_ux_host_stack_class_instance_create+0x26>
    {

        /* Since it is the first class, attach it to the class container.  */
        host_class -> ux_host_class_first_instance =  class_instance;
 800d7f2:	687b      	ldr	r3, [r7, #4]
 800d7f4:	683a      	ldr	r2, [r7, #0]
 800d7f6:	649a      	str	r2, [r3, #72]	@ 0x48

        /* Return successful completion.  */
        return(UX_SUCCESS);
 800d7f8:	2300      	movs	r3, #0
 800d7fa:	e00a      	b.n	800d812 <_ux_host_stack_class_instance_create+0x36>
    /* Traverse the list of the class instances until we find the last class.  */        
    while (*current_class_instance != UX_NULL)
    {

        /* Point to the next class instance.  */
        current_class_instance =  *current_class_instance;
 800d7fc:	68fb      	ldr	r3, [r7, #12]
 800d7fe:	681b      	ldr	r3, [r3, #0]
 800d800:	60fb      	str	r3, [r7, #12]
    while (*current_class_instance != UX_NULL)
 800d802:	68fb      	ldr	r3, [r7, #12]
 800d804:	681b      	ldr	r3, [r3, #0]
 800d806:	2b00      	cmp	r3, #0
 800d808:	d1f8      	bne.n	800d7fc <_ux_host_stack_class_instance_create+0x20>
    }

    /* We have reached the last class, hook the new class to the end. This way, we preserve
       the chronological order of the class instances.  */
    *current_class_instance =  class_instance;
 800d80a:	68fb      	ldr	r3, [r7, #12]
 800d80c:	683a      	ldr	r2, [r7, #0]
 800d80e:	601a      	str	r2, [r3, #0]
    
    /* Return successful completion to caller.  */
    return(UX_SUCCESS);
 800d810:	2300      	movs	r3, #0
}
 800d812:	4618      	mov	r0, r3
 800d814:	3714      	adds	r7, #20
 800d816:	46bd      	mov	sp, r7
 800d818:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d81c:	4770      	bx	lr

0800d81e <_ux_host_stack_class_instance_destroy>:
/*  09-30-2020     Chaoqiong Xiao           Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_host_stack_class_instance_destroy(UX_HOST_CLASS *host_class, VOID *class_instance)
{
 800d81e:	b580      	push	{r7, lr}
 800d820:	b084      	sub	sp, #16
 800d822:	af00      	add	r7, sp, #0
 800d824:	6078      	str	r0, [r7, #4]
 800d826:	6039      	str	r1, [r7, #0]

    /* If trace is enabled, register this object.  */
    UX_TRACE_OBJECT_UNREGISTER(class_instance);

    /* Get the pointer to the instance pointed by the instance to destroy.  */
    next_class_instance =  class_instance;
 800d828:	683b      	ldr	r3, [r7, #0]
 800d82a:	60bb      	str	r3, [r7, #8]
    next_class_instance =  *next_class_instance;
 800d82c:	68bb      	ldr	r3, [r7, #8]
 800d82e:	681b      	ldr	r3, [r3, #0]
 800d830:	60bb      	str	r3, [r7, #8]
    
    /* Start with the first class instance attached to the class container.  */
    current_class_instance =  host_class -> ux_host_class_first_instance;
 800d832:	687b      	ldr	r3, [r7, #4]
 800d834:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800d836:	60fb      	str	r3, [r7, #12]
    
    /* Check if there are any instances attached.  */
    if (current_class_instance == UX_NULL)
 800d838:	68fb      	ldr	r3, [r7, #12]
 800d83a:	2b00      	cmp	r3, #0
 800d83c:	d106      	bne.n	800d84c <_ux_host_stack_class_instance_destroy+0x2e>
    {        

        /* Error trap. */
        _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_ENUMERATOR, UX_HOST_CLASS_INSTANCE_UNKNOWN);
 800d83e:	225b      	movs	r2, #91	@ 0x5b
 800d840:	2104      	movs	r1, #4
 800d842:	2002      	movs	r0, #2
 800d844:	f001 fcf4 	bl	800f230 <_ux_system_error_handler>

        /* If trace is enabled, insert this event into the trace buffer.  */
        UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_HOST_CLASS_INSTANCE_UNKNOWN, class_instance, 0, 0, UX_TRACE_ERRORS, 0, 0)

        return(UX_HOST_CLASS_INSTANCE_UNKNOWN);
 800d848:	235b      	movs	r3, #91	@ 0x5b
 800d84a:	e01f      	b.n	800d88c <_ux_host_stack_class_instance_destroy+0x6e>
    }

    /* The first instance is a special case because it is attached to the class
       container.  */
    if (current_class_instance == class_instance)
 800d84c:	68fa      	ldr	r2, [r7, #12]
 800d84e:	683b      	ldr	r3, [r7, #0]
 800d850:	429a      	cmp	r2, r3
 800d852:	d111      	bne.n	800d878 <_ux_host_stack_class_instance_destroy+0x5a>
    {

        /* Point to next class instance.  */
        host_class -> ux_host_class_first_instance = next_class_instance;
 800d854:	687b      	ldr	r3, [r7, #4]
 800d856:	68ba      	ldr	r2, [r7, #8]
 800d858:	649a      	str	r2, [r3, #72]	@ 0x48
    
        /* Return success.  */
        return(UX_SUCCESS);
 800d85a:	2300      	movs	r3, #0
 800d85c:	e016      	b.n	800d88c <_ux_host_stack_class_instance_destroy+0x6e>
    /* Traverse the list of the class instances until we found the right one.  */        
    while (*current_class_instance != UX_NULL)
    {

        /* Check to see if this class is the one we need to destroy.  */
        if(*current_class_instance == class_instance)
 800d85e:	68fb      	ldr	r3, [r7, #12]
 800d860:	681b      	ldr	r3, [r3, #0]
 800d862:	683a      	ldr	r2, [r7, #0]
 800d864:	429a      	cmp	r2, r3
 800d866:	d104      	bne.n	800d872 <_ux_host_stack_class_instance_destroy+0x54>
        {

            /* Point to next class instance.  */
            *current_class_instance =  next_class_instance;
 800d868:	68fb      	ldr	r3, [r7, #12]
 800d86a:	68ba      	ldr	r2, [r7, #8]
 800d86c:	601a      	str	r2, [r3, #0]

            /* Return success.  */
            return(UX_SUCCESS);
 800d86e:	2300      	movs	r3, #0
 800d870:	e00c      	b.n	800d88c <_ux_host_stack_class_instance_destroy+0x6e>
        }

        /* Points to the next class instance.  */
        current_class_instance =  *current_class_instance;
 800d872:	68fb      	ldr	r3, [r7, #12]
 800d874:	681b      	ldr	r3, [r3, #0]
 800d876:	60fb      	str	r3, [r7, #12]
    while (*current_class_instance != UX_NULL)
 800d878:	68fb      	ldr	r3, [r7, #12]
 800d87a:	681b      	ldr	r3, [r3, #0]
 800d87c:	2b00      	cmp	r3, #0
 800d87e:	d1ee      	bne.n	800d85e <_ux_host_stack_class_instance_destroy+0x40>
    }
    
    /* Error trap. */
    _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_ENUMERATOR, UX_HOST_CLASS_INSTANCE_UNKNOWN);
 800d880:	225b      	movs	r2, #91	@ 0x5b
 800d882:	2104      	movs	r1, #4
 800d884:	2002      	movs	r0, #2
 800d886:	f001 fcd3 	bl	800f230 <_ux_system_error_handler>

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_HOST_CLASS_INSTANCE_UNKNOWN, class_instance, 0, 0, UX_TRACE_ERRORS, 0, 0)

    /* Return error to caller.  */
    return(UX_HOST_CLASS_INSTANCE_UNKNOWN);
 800d88a:	235b      	movs	r3, #91	@ 0x5b
}
 800d88c:	4618      	mov	r0, r3
 800d88e:	3710      	adds	r7, #16
 800d890:	46bd      	mov	sp, r7
 800d892:	bd80      	pop	{r7, pc}

0800d894 <_ux_host_stack_class_interface_scan>:
/*                                            to scan interfaces,         */
/*                                            resulting in version 6.1.4  */
/*                                                                        */
/**************************************************************************/
UINT  _ux_host_stack_class_interface_scan(UX_DEVICE *device)
{
 800d894:	b580      	push	{r7, lr}
 800d896:	b084      	sub	sp, #16
 800d898:	af00      	add	r7, sp, #0
 800d89a:	6078      	str	r0, [r7, #4]
UINT                    status;


    /* Get the 1st and only configuration.  If the device has multiple
       configurations, we simply use the first one as default. */
    configuration =  device -> ux_device_first_configuration;
 800d89c:	687b      	ldr	r3, [r7, #4]
 800d89e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d8a0:	60fb      	str	r3, [r7, #12]
    if (configuration == UX_NULL)
 800d8a2:	68fb      	ldr	r3, [r7, #12]
 800d8a4:	2b00      	cmp	r3, #0
 800d8a6:	d101      	bne.n	800d8ac <_ux_host_stack_class_interface_scan+0x18>
        return(UX_ERROR);
 800d8a8:	23ff      	movs	r3, #255	@ 0xff
 800d8aa:	e004      	b.n	800d8b6 <_ux_host_stack_class_interface_scan+0x22>

    /* Scan interfaces for this configuration.  */
    status = _ux_host_stack_configuration_interface_scan(configuration);
 800d8ac:	68f8      	ldr	r0, [r7, #12]
 800d8ae:	f000 f9b7 	bl	800dc20 <_ux_host_stack_configuration_interface_scan>
 800d8b2:	60b8      	str	r0, [r7, #8]

    /* Return operation result.  */
    return(status);
 800d8b4:	68bb      	ldr	r3, [r7, #8]
}
 800d8b6:	4618      	mov	r0, r3
 800d8b8:	3710      	adds	r7, #16
 800d8ba:	46bd      	mov	sp, r7
 800d8bc:	bd80      	pop	{r7, pc}
	...

0800d8c0 <_ux_host_stack_class_register>:
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_host_stack_class_register(UCHAR *class_name,
                        UINT (*class_entry_function)(struct UX_HOST_CLASS_COMMAND_STRUCT *))
{
 800d8c0:	b580      	push	{r7, lr}
 800d8c2:	b086      	sub	sp, #24
 800d8c4:	af00      	add	r7, sp, #0
 800d8c6:	6078      	str	r0, [r7, #4]
 800d8c8:	6039      	str	r1, [r7, #0]

UX_HOST_CLASS       *class_inst;
#if !defined(UX_NAME_REFERENCED_BY_POINTER)
UINT                status;
UINT                class_name_length =  0;
 800d8ca:	2300      	movs	r3, #0
 800d8cc:	60bb      	str	r3, [r7, #8]
    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_HOST_STACK_CLASS_REGISTER, class_name, class_entry_function, 0, 0, UX_TRACE_HOST_STACK_EVENTS, 0, 0)

#if !defined(UX_NAME_REFERENCED_BY_POINTER)
    /* Get the length of the class name (exclude null-terminator).  */
    status =  _ux_utility_string_length_check(class_name, &class_name_length, UX_MAX_CLASS_NAME_LENGTH);
 800d8ce:	f107 0308 	add.w	r3, r7, #8
 800d8d2:	223f      	movs	r2, #63	@ 0x3f
 800d8d4:	4619      	mov	r1, r3
 800d8d6:	6878      	ldr	r0, [r7, #4]
 800d8d8:	f002 f931 	bl	800fb3e <_ux_utility_string_length_check>
 800d8dc:	60f8      	str	r0, [r7, #12]
    if (status)
 800d8de:	68fb      	ldr	r3, [r7, #12]
 800d8e0:	2b00      	cmp	r3, #0
 800d8e2:	d001      	beq.n	800d8e8 <_ux_host_stack_class_register+0x28>
        return(status);
 800d8e4:	68fb      	ldr	r3, [r7, #12]
 800d8e6:	e037      	b.n	800d958 <_ux_host_stack_class_register+0x98>
#endif

    /* Get first class.  */
    class_inst =  _ux_system_host -> ux_system_host_class_array;
 800d8e8:	4b1d      	ldr	r3, [pc, #116]	@ (800d960 <_ux_host_stack_class_register+0xa0>)
 800d8ea:	681b      	ldr	r3, [r3, #0]
 800d8ec:	685b      	ldr	r3, [r3, #4]
 800d8ee:	617b      	str	r3, [r7, #20]

#if UX_MAX_CLASS_DRIVER > 1
    /* We need to parse the class table to find an empty spot.  */
    for (class_index = 0; class_index < _ux_system_host -> ux_system_host_max_class; class_index++)
 800d8f0:	2300      	movs	r3, #0
 800d8f2:	613b      	str	r3, [r7, #16]
 800d8f4:	e024      	b.n	800d940 <_ux_host_stack_class_register+0x80>
    {
#endif

        /* Check if this class is already used.  */
        if (class_inst -> ux_host_class_status == UX_UNUSED)
 800d8f6:	697b      	ldr	r3, [r7, #20]
 800d8f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d8fa:	2b00      	cmp	r3, #0
 800d8fc:	d10e      	bne.n	800d91c <_ux_host_stack_class_register+0x5c>
#if defined(UX_NAME_REFERENCED_BY_POINTER)
            class_inst -> ux_host_class_name = (const UCHAR *) class_name;
#else

            /* We have found a free container for the class. Copy the name (with null-terminator).  */
            _ux_utility_memory_copy(class_inst -> ux_host_class_name, class_name, class_name_length + 1); /* Use case of memcpy is verified. */
 800d8fe:	6978      	ldr	r0, [r7, #20]
 800d900:	68bb      	ldr	r3, [r7, #8]
 800d902:	3301      	adds	r3, #1
 800d904:	461a      	mov	r2, r3
 800d906:	6879      	ldr	r1, [r7, #4]
 800d908:	f001 ff15 	bl	800f736 <_ux_utility_memory_copy>
#endif

            /* Memorize the entry function of this class.  */
            class_inst -> ux_host_class_entry_function =  class_entry_function;
 800d90c:	697b      	ldr	r3, [r7, #20]
 800d90e:	683a      	ldr	r2, [r7, #0]
 800d910:	645a      	str	r2, [r3, #68]	@ 0x44

            /* Mark it as used.  */
            class_inst -> ux_host_class_status =  UX_USED;
 800d912:	697b      	ldr	r3, [r7, #20]
 800d914:	2201      	movs	r2, #1
 800d916:	641a      	str	r2, [r3, #64]	@ 0x40

            /* Return successful completion.  */
            return(UX_SUCCESS);
 800d918:	2300      	movs	r3, #0
 800d91a:	e01d      	b.n	800d958 <_ux_host_stack_class_register+0x98>
           mistake. To verify this, we simple check for the class entry point.  */
        else
        {

            /* Check for an already installed class entry function.  */
            if(class_inst -> ux_host_class_entry_function == class_entry_function)
 800d91c:	697b      	ldr	r3, [r7, #20]
 800d91e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800d920:	683a      	ldr	r2, [r7, #0]
 800d922:	429a      	cmp	r2, r3
 800d924:	d106      	bne.n	800d934 <_ux_host_stack_class_register+0x74>
            {

                /* Error trap. */
                _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_INIT, UX_HOST_CLASS_ALREADY_INSTALLED);
 800d926:	2258      	movs	r2, #88	@ 0x58
 800d928:	2103      	movs	r1, #3
 800d92a:	2002      	movs	r0, #2
 800d92c:	f001 fc80 	bl	800f230 <_ux_system_error_handler>

                /* If trace is enabled, insert this event into the trace buffer.  */
                UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_HOST_CLASS_ALREADY_INSTALLED, class_name, 0, 0, UX_TRACE_ERRORS, 0, 0)

                /* Yes, return an error.  */
                return(UX_HOST_CLASS_ALREADY_INSTALLED);
 800d930:	2358      	movs	r3, #88	@ 0x58
 800d932:	e011      	b.n	800d958 <_ux_host_stack_class_register+0x98>
            }
        }
#if UX_MAX_CLASS_DRIVER > 1
        /* Move to the next class.  */
        class_inst ++;
 800d934:	697b      	ldr	r3, [r7, #20]
 800d936:	3358      	adds	r3, #88	@ 0x58
 800d938:	617b      	str	r3, [r7, #20]
    for (class_index = 0; class_index < _ux_system_host -> ux_system_host_max_class; class_index++)
 800d93a:	693b      	ldr	r3, [r7, #16]
 800d93c:	3301      	adds	r3, #1
 800d93e:	613b      	str	r3, [r7, #16]
 800d940:	4b07      	ldr	r3, [pc, #28]	@ (800d960 <_ux_host_stack_class_register+0xa0>)
 800d942:	681b      	ldr	r3, [r3, #0]
 800d944:	681b      	ldr	r3, [r3, #0]
 800d946:	693a      	ldr	r2, [r7, #16]
 800d948:	429a      	cmp	r2, r3
 800d94a:	d3d4      	bcc.n	800d8f6 <_ux_host_stack_class_register+0x36>

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_MEMORY_ARRAY_FULL, class_name, 0, 0, UX_TRACE_ERRORS, 0, 0)

    /* Error trap. */
    _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_INIT, UX_MEMORY_ARRAY_FULL);
 800d94c:	221a      	movs	r2, #26
 800d94e:	2103      	movs	r1, #3
 800d950:	2002      	movs	r0, #2
 800d952:	f001 fc6d 	bl	800f230 <_ux_system_error_handler>

    /* No more entries in the class table.  */
    return(UX_MEMORY_ARRAY_FULL);
 800d956:	231a      	movs	r3, #26
}
 800d958:	4618      	mov	r0, r3
 800d95a:	3718      	adds	r7, #24
 800d95c:	46bd      	mov	sp, r7
 800d95e:	bd80      	pop	{r7, pc}
 800d960:	20011f34 	.word	0x20011f34

0800d964 <_ux_host_stack_configuration_descriptor_parse>:
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_host_stack_configuration_descriptor_parse(UX_DEVICE *device, UX_CONFIGURATION *configuration,
                                                                        UINT configuration_index)
{
 800d964:	b580      	push	{r7, lr}
 800d966:	b08a      	sub	sp, #40	@ 0x28
 800d968:	af00      	add	r7, sp, #0
 800d96a:	60f8      	str	r0, [r7, #12]
 800d96c:	60b9      	str	r1, [r7, #8]
 800d96e:	607a      	str	r2, [r7, #4]
UX_ENDPOINT     *control_endpoint;
ULONG           total_configuration_length;


    /* Retrieve the pointer to the control endpoint and its transfer_request.  */
    control_endpoint =  &device -> ux_device_control_endpoint;
 800d970:	68fb      	ldr	r3, [r7, #12]
 800d972:	337c      	adds	r3, #124	@ 0x7c
 800d974:	623b      	str	r3, [r7, #32]
    transfer_request =  &control_endpoint -> ux_endpoint_transfer_request;
 800d976:	6a3b      	ldr	r3, [r7, #32]
 800d978:	3330      	adds	r3, #48	@ 0x30
 800d97a:	61fb      	str	r3, [r7, #28]

    /* Retrieve the size of all the configuration descriptor.  */
    total_configuration_length =  configuration -> ux_configuration_descriptor.wTotalLength;
 800d97c:	68bb      	ldr	r3, [r7, #8]
 800d97e:	695b      	ldr	r3, [r3, #20]
 800d980:	61bb      	str	r3, [r7, #24]

    /* Allocate enough memory to read all descriptors attached to this configuration.  */
    descriptor =  _ux_utility_memory_allocate(UX_SAFE_ALIGN, UX_CACHE_SAFE_MEMORY, total_configuration_length);
 800d982:	69ba      	ldr	r2, [r7, #24]
 800d984:	2101      	movs	r1, #1
 800d986:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800d98a:	f001 fdad 	bl	800f4e8 <_ux_utility_memory_allocate>
 800d98e:	6178      	str	r0, [r7, #20]

    /* Determine if the memory was allocated.  */
    if (descriptor == UX_NULL)
 800d990:	697b      	ldr	r3, [r7, #20]
 800d992:	2b00      	cmp	r3, #0
 800d994:	d101      	bne.n	800d99a <_ux_host_stack_configuration_descriptor_parse+0x36>
    {

        /* No, return an error.  */
        return(UX_MEMORY_INSUFFICIENT);
 800d996:	2312      	movs	r3, #18
 800d998:	e028      	b.n	800d9ec <_ux_host_stack_configuration_descriptor_parse+0x88>
    }
    else
    {

        /* Create a transfer_request for the GET_DESCRIPTOR request.  */
        transfer_request -> ux_transfer_request_data_pointer =      descriptor;
 800d99a:	69fb      	ldr	r3, [r7, #28]
 800d99c:	697a      	ldr	r2, [r7, #20]
 800d99e:	609a      	str	r2, [r3, #8]
        transfer_request -> ux_transfer_request_requested_length =  total_configuration_length;
 800d9a0:	69fb      	ldr	r3, [r7, #28]
 800d9a2:	69ba      	ldr	r2, [r7, #24]
 800d9a4:	60da      	str	r2, [r3, #12]
        transfer_request -> ux_transfer_request_function =          UX_GET_DESCRIPTOR;
 800d9a6:	69fb      	ldr	r3, [r7, #28]
 800d9a8:	2206      	movs	r2, #6
 800d9aa:	619a      	str	r2, [r3, #24]
        transfer_request -> ux_transfer_request_type =              UX_REQUEST_IN | UX_REQUEST_TYPE_STANDARD | UX_REQUEST_TARGET_DEVICE;
 800d9ac:	69fb      	ldr	r3, [r7, #28]
 800d9ae:	2280      	movs	r2, #128	@ 0x80
 800d9b0:	615a      	str	r2, [r3, #20]
        transfer_request -> ux_transfer_request_value =             configuration_index | (UINT)(UX_CONFIGURATION_DESCRIPTOR_ITEM << 8);
 800d9b2:	687b      	ldr	r3, [r7, #4]
 800d9b4:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 800d9b8:	69fb      	ldr	r3, [r7, #28]
 800d9ba:	61da      	str	r2, [r3, #28]
        transfer_request -> ux_transfer_request_index =             0;
 800d9bc:	69fb      	ldr	r3, [r7, #28]
 800d9be:	2200      	movs	r2, #0
 800d9c0:	621a      	str	r2, [r3, #32]

        /* Send request to HCD layer.  */
        status =  _ux_host_stack_transfer_request(transfer_request);
 800d9c2:	69f8      	ldr	r0, [r7, #28]
 800d9c4:	f001 fb82 	bl	800f0cc <_ux_host_stack_transfer_request>
 800d9c8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Check for correct transfer and entire descriptor returned.  */
        if((status == UX_SUCCESS) && (transfer_request -> ux_transfer_request_actual_length == total_configuration_length))
 800d9ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d9cc:	2b00      	cmp	r3, #0
 800d9ce:	d109      	bne.n	800d9e4 <_ux_host_stack_configuration_descriptor_parse+0x80>
 800d9d0:	69fb      	ldr	r3, [r7, #28]
 800d9d2:	691b      	ldr	r3, [r3, #16]
 800d9d4:	69ba      	ldr	r2, [r7, #24]
 800d9d6:	429a      	cmp	r2, r3
 800d9d8:	d104      	bne.n	800d9e4 <_ux_host_stack_configuration_descriptor_parse+0x80>
        {

            /* The entire descriptor now contains the configuration descriptor,
               the interface(s) descriptors, all alternate settings, endpoints
               and descriptor specific to the class. The descriptor is parsed for all interfaces.  */
            status =  _ux_host_stack_interfaces_scan(configuration, descriptor);
 800d9da:	6979      	ldr	r1, [r7, #20]
 800d9dc:	68b8      	ldr	r0, [r7, #8]
 800d9de:	f000 ff55 	bl	800e88c <_ux_host_stack_interfaces_scan>
 800d9e2:	6278      	str	r0, [r7, #36]	@ 0x24
        }
    }

    /* Free all used resources.  */
    _ux_utility_memory_free(descriptor);
 800d9e4:	6978      	ldr	r0, [r7, #20]
 800d9e6:	f001 fec5 	bl	800f774 <_ux_utility_memory_free>

    /* Return completion status.  */
    return(status);
 800d9ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800d9ec:	4618      	mov	r0, r3
 800d9ee:	3728      	adds	r7, #40	@ 0x28
 800d9f0:	46bd      	mov	sp, r7
 800d9f2:	bd80      	pop	{r7, pc}

0800d9f4 <_ux_host_stack_configuration_enumerate>:
/*  09-30-2020     Chaoqiong Xiao           Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_host_stack_configuration_enumerate(UX_DEVICE *device)
{
 800d9f4:	b580      	push	{r7, lr}
 800d9f6:	b08a      	sub	sp, #40	@ 0x28
 800d9f8:	af00      	add	r7, sp, #0
 800d9fa:	6078      	str	r0, [r7, #4]

UX_TRANSFER         *transfer_request;
UINT                status =  UX_ERROR;
 800d9fc:	23ff      	movs	r3, #255	@ 0xff
 800d9fe:	627b      	str	r3, [r7, #36]	@ 0x24

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_HOST_STACK_CONFIGURATION_ENUMERATE, device, 0, 0, 0, UX_TRACE_HOST_STACK_EVENTS, 0, 0)

    /* Retrieve the pointer to the control endpoint and its transfer_request.  */
    control_endpoint =  &device -> ux_device_control_endpoint;
 800da00:	687b      	ldr	r3, [r7, #4]
 800da02:	337c      	adds	r3, #124	@ 0x7c
 800da04:	61fb      	str	r3, [r7, #28]
    transfer_request =  &control_endpoint -> ux_endpoint_transfer_request;
 800da06:	69fb      	ldr	r3, [r7, #28]
 800da08:	3330      	adds	r3, #48	@ 0x30
 800da0a:	61bb      	str	r3, [r7, #24]

    /* Need to allocate memory for the configuration descriptor the first time we read 
       only the configuration descriptor when we have the configuration descriptor, we have 
       the length of the entire configuration\interface\endpoint descriptors.  */
    descriptor =  _ux_utility_memory_allocate(UX_SAFE_ALIGN, UX_CACHE_SAFE_MEMORY, UX_CONFIGURATION_DESCRIPTOR_LENGTH);
 800da0c:	2209      	movs	r2, #9
 800da0e:	2101      	movs	r1, #1
 800da10:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800da14:	f001 fd68 	bl	800f4e8 <_ux_utility_memory_allocate>
 800da18:	6178      	str	r0, [r7, #20]
    if (descriptor == UX_NULL)
 800da1a:	697b      	ldr	r3, [r7, #20]
 800da1c:	2b00      	cmp	r3, #0
 800da1e:	d101      	bne.n	800da24 <_ux_host_stack_configuration_enumerate+0x30>
        return(UX_MEMORY_INSUFFICIENT);
 800da20:	2312      	movs	r3, #18
 800da22:	e05c      	b.n	800dade <_ux_host_stack_configuration_enumerate+0xea>

    /* There maybe multiple configurations for this device.  */
    nb_configurations =  device -> ux_device_descriptor.bNumConfigurations;
 800da24:	687b      	ldr	r3, [r7, #4]
 800da26:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800da28:	613b      	str	r3, [r7, #16]

    /* Parse all the configurations attached to the device. We start with the first index. 
       The index and the actual configuration value may be different according to the USB specification!  */
    for (configuration_index = 0; configuration_index < nb_configurations; configuration_index++)
 800da2a:	2300      	movs	r3, #0
 800da2c:	623b      	str	r3, [r7, #32]
 800da2e:	e04e      	b.n	800dace <_ux_host_stack_configuration_enumerate+0xda>
    {

        /* Create a transfer_request for the GET_DESCRIPTOR request.  */
        transfer_request -> ux_transfer_request_data_pointer =      descriptor;
 800da30:	69bb      	ldr	r3, [r7, #24]
 800da32:	697a      	ldr	r2, [r7, #20]
 800da34:	609a      	str	r2, [r3, #8]
        transfer_request -> ux_transfer_request_requested_length =  UX_CONFIGURATION_DESCRIPTOR_LENGTH;
 800da36:	69bb      	ldr	r3, [r7, #24]
 800da38:	2209      	movs	r2, #9
 800da3a:	60da      	str	r2, [r3, #12]
        transfer_request -> ux_transfer_request_function =          UX_GET_DESCRIPTOR;
 800da3c:	69bb      	ldr	r3, [r7, #24]
 800da3e:	2206      	movs	r2, #6
 800da40:	619a      	str	r2, [r3, #24]
        transfer_request -> ux_transfer_request_type =              UX_REQUEST_IN | UX_REQUEST_TYPE_STANDARD | UX_REQUEST_TARGET_DEVICE;
 800da42:	69bb      	ldr	r3, [r7, #24]
 800da44:	2280      	movs	r2, #128	@ 0x80
 800da46:	615a      	str	r2, [r3, #20]
        transfer_request -> ux_transfer_request_value =             configuration_index | (UINT)(UX_CONFIGURATION_DESCRIPTOR_ITEM << 8);
 800da48:	6a3b      	ldr	r3, [r7, #32]
 800da4a:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 800da4e:	69bb      	ldr	r3, [r7, #24]
 800da50:	61da      	str	r2, [r3, #28]
        transfer_request -> ux_transfer_request_index =             0;
 800da52:	69bb      	ldr	r3, [r7, #24]
 800da54:	2200      	movs	r2, #0
 800da56:	621a      	str	r2, [r3, #32]

        /* Send request to HCD layer.  */
        status =  _ux_host_stack_transfer_request(transfer_request);
 800da58:	69b8      	ldr	r0, [r7, #24]
 800da5a:	f001 fb37 	bl	800f0cc <_ux_host_stack_transfer_request>
 800da5e:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Check for correct transfer and entire descriptor returned.  */
        if ((status == UX_SUCCESS) && (transfer_request -> ux_transfer_request_actual_length == UX_CONFIGURATION_DESCRIPTOR_LENGTH))
 800da60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800da62:	2b00      	cmp	r3, #0
 800da64:	d127      	bne.n	800dab6 <_ux_host_stack_configuration_enumerate+0xc2>
 800da66:	69bb      	ldr	r3, [r7, #24]
 800da68:	691b      	ldr	r3, [r3, #16]
 800da6a:	2b09      	cmp	r3, #9
 800da6c:	d123      	bne.n	800dab6 <_ux_host_stack_configuration_enumerate+0xc2>
        {

            /* Allocate some memory for the container of this descriptor.  */
            configuration =  _ux_utility_memory_allocate(UX_NO_ALIGN, UX_REGULAR_MEMORY, sizeof(UX_CONFIGURATION));
 800da6e:	2244      	movs	r2, #68	@ 0x44
 800da70:	2100      	movs	r1, #0
 800da72:	2000      	movs	r0, #0
 800da74:	f001 fd38 	bl	800f4e8 <_ux_utility_memory_allocate>
 800da78:	60f8      	str	r0, [r7, #12]

            /* Check to see if the block was allocated.  */
            if (configuration != UX_NULL)
 800da7a:	68fb      	ldr	r3, [r7, #12]
 800da7c:	2b00      	cmp	r3, #0
 800da7e:	d017      	beq.n	800dab0 <_ux_host_stack_configuration_enumerate+0xbc>
            {

                /* This configuration must be linked to the device.  */
                _ux_host_stack_new_configuration_create(device, configuration);
 800da80:	68f9      	ldr	r1, [r7, #12]
 800da82:	6878      	ldr	r0, [r7, #4]
 800da84:	f000 ff80 	bl	800e988 <_ux_host_stack_new_configuration_create>
                
                /* The descriptor is in a packed format, parse it locally.  */      
                _ux_utility_descriptor_parse(descriptor, _ux_system_configuration_descriptor_structure,
                                    UX_CONFIGURATION_DESCRIPTOR_ENTRIES, (UCHAR *) &configuration -> ux_configuration_descriptor);
 800da88:	68fb      	ldr	r3, [r7, #12]
 800da8a:	330c      	adds	r3, #12
                _ux_utility_descriptor_parse(descriptor, _ux_system_configuration_descriptor_structure,
 800da8c:	2208      	movs	r2, #8
 800da8e:	4916      	ldr	r1, [pc, #88]	@ (800dae8 <_ux_host_stack_configuration_enumerate+0xf4>)
 800da90:	6978      	ldr	r0, [r7, #20]
 800da92:	f001 fcbb 	bl	800f40c <_ux_utility_descriptor_parse>

                /* Parse the device descriptor so that we can retrieve the length 
                    of the entire configuration.  */
                status =  _ux_host_stack_configuration_descriptor_parse(device, configuration, configuration_index);
 800da96:	6a3a      	ldr	r2, [r7, #32]
 800da98:	68f9      	ldr	r1, [r7, #12]
 800da9a:	6878      	ldr	r0, [r7, #4]
 800da9c:	f7ff ff62 	bl	800d964 <_ux_host_stack_configuration_descriptor_parse>
 800daa0:	6278      	str	r0, [r7, #36]	@ 0x24

                /* Check the completion status.  */
                if (status != UX_SUCCESS)
 800daa2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800daa4:	2b00      	cmp	r3, #0
 800daa6:	d00e      	beq.n	800dac6 <_ux_host_stack_configuration_enumerate+0xd2>
                {
                    /* Error, delete the configuration instance.  */
                    _ux_host_stack_configuration_instance_delete(configuration);
 800daa8:	68f8      	ldr	r0, [r7, #12]
 800daaa:	f000 f83f 	bl	800db2c <_ux_host_stack_configuration_instance_delete>
            if (configuration != UX_NULL)
 800daae:	e00a      	b.n	800dac6 <_ux_host_stack_configuration_enumerate+0xd2>
            }
            else
            {

                /* Cannot allocate configuration memory. Abort enumeration */
                status =  UX_MEMORY_INSUFFICIENT;
 800dab0:	2312      	movs	r3, #18
 800dab2:	627b      	str	r3, [r7, #36]	@ 0x24

                break;
 800dab4:	e00f      	b.n	800dad6 <_ux_host_stack_configuration_enumerate+0xe2>
        }
        else
        {

            /* Error trap. */
            _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_ENUMERATOR, UX_DESCRIPTOR_CORRUPTED);
 800dab6:	2242      	movs	r2, #66	@ 0x42
 800dab8:	2104      	movs	r1, #4
 800daba:	2002      	movs	r0, #2
 800dabc:	f001 fbb8 	bl	800f230 <_ux_system_error_handler>

            /* If trace is enabled, insert this event into the trace buffer.  */
            UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_DESCRIPTOR_CORRUPTED, descriptor, 0, 0, UX_TRACE_ERRORS, 0, 0)

            /* The device descriptor does not contain the right amount of data. Maybe corruption.  */
            status =  UX_DESCRIPTOR_CORRUPTED;
 800dac0:	2342      	movs	r3, #66	@ 0x42
 800dac2:	627b      	str	r3, [r7, #36]	@ 0x24

            break;
 800dac4:	e007      	b.n	800dad6 <_ux_host_stack_configuration_enumerate+0xe2>
            if (configuration != UX_NULL)
 800dac6:	bf00      	nop
    for (configuration_index = 0; configuration_index < nb_configurations; configuration_index++)
 800dac8:	6a3b      	ldr	r3, [r7, #32]
 800daca:	3301      	adds	r3, #1
 800dacc:	623b      	str	r3, [r7, #32]
 800dace:	6a3a      	ldr	r2, [r7, #32]
 800dad0:	693b      	ldr	r3, [r7, #16]
 800dad2:	429a      	cmp	r2, r3
 800dad4:	d3ac      	bcc.n	800da30 <_ux_host_stack_configuration_enumerate+0x3c>
        }            
        
    }

    /* Free all used resources.  */
    _ux_utility_memory_free(descriptor);
 800dad6:	6978      	ldr	r0, [r7, #20]
 800dad8:	f001 fe4c 	bl	800f774 <_ux_utility_memory_free>

    /* Return completion status.  */
    return(status);             
 800dadc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800dade:	4618      	mov	r0, r3
 800dae0:	3728      	adds	r7, #40	@ 0x28
 800dae2:	46bd      	mov	sp, r7
 800dae4:	bd80      	pop	{r7, pc}
 800dae6:	bf00      	nop
 800dae8:	20000050 	.word	0x20000050

0800daec <_ux_host_stack_configuration_instance_create>:
/*  09-30-2020     Chaoqiong Xiao           Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_host_stack_configuration_instance_create(UX_CONFIGURATION *configuration)
{
 800daec:	b580      	push	{r7, lr}
 800daee:	b084      	sub	sp, #16
 800daf0:	af00      	add	r7, sp, #0
 800daf2:	6078      	str	r0, [r7, #4]
    
    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_HOST_STACK_CONFIGURATION_INSTANCE_CREATE, configuration, 0, 0, 0, UX_TRACE_HOST_STACK_EVENTS, 0, 0)

    /* Obtain the first interface for this configuration.  */
    interface =  configuration -> ux_configuration_first_interface;
 800daf4:	687b      	ldr	r3, [r7, #4]
 800daf6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800daf8:	60fb      	str	r3, [r7, #12]

    /* Each selected alternate setting 0 for each interface must be created.  */
    while (interface != UX_NULL)
 800dafa:	e00f      	b.n	800db1c <_ux_host_stack_configuration_instance_create+0x30>
    {

        /* Check if we are dealing with the first alternate setting.  */
        if (interface -> ux_interface_descriptor.bAlternateSetting == 0)
 800dafc:	68fb      	ldr	r3, [r7, #12]
 800dafe:	699b      	ldr	r3, [r3, #24]
 800db00:	2b00      	cmp	r3, #0
 800db02:	d108      	bne.n	800db16 <_ux_host_stack_configuration_instance_create+0x2a>
        {
            /* Create the interface. */
            status = _ux_host_stack_interface_instance_create(interface);
 800db04:	68f8      	ldr	r0, [r7, #12]
 800db06:	f000 fe8f 	bl	800e828 <_ux_host_stack_interface_instance_create>
 800db0a:	60b8      	str	r0, [r7, #8]

            /* Check status, the controller may have refused the endpoint creation.  */
            if (status != UX_SUCCESS)
 800db0c:	68bb      	ldr	r3, [r7, #8]
 800db0e:	2b00      	cmp	r3, #0
 800db10:	d001      	beq.n	800db16 <_ux_host_stack_configuration_instance_create+0x2a>
            
                /* An error occurred.  The interface cannot be mounted.  */
                return(status);
 800db12:	68bb      	ldr	r3, [r7, #8]
 800db14:	e006      	b.n	800db24 <_ux_host_stack_configuration_instance_create+0x38>
            
        }

        /* Next interface.  */
        interface =  interface -> ux_interface_next_interface;
 800db16:	68fb      	ldr	r3, [r7, #12]
 800db18:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800db1a:	60fb      	str	r3, [r7, #12]
    while (interface != UX_NULL)
 800db1c:	68fb      	ldr	r3, [r7, #12]
 800db1e:	2b00      	cmp	r3, #0
 800db20:	d1ec      	bne.n	800dafc <_ux_host_stack_configuration_instance_create+0x10>
    }

    /* Return successful completion.  */
    return(UX_SUCCESS); 
 800db22:	2300      	movs	r3, #0
}
 800db24:	4618      	mov	r0, r3
 800db26:	3710      	adds	r7, #16
 800db28:	46bd      	mov	sp, r7
 800db2a:	bd80      	pop	{r7, pc}

0800db2c <_ux_host_stack_configuration_instance_delete>:
/*  09-30-2020     Chaoqiong Xiao           Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _ux_host_stack_configuration_instance_delete(UX_CONFIGURATION *configuration)
{
 800db2c:	b580      	push	{r7, lr}
 800db2e:	b084      	sub	sp, #16
 800db30:	af00      	add	r7, sp, #0
 800db32:	6078      	str	r0, [r7, #4]
    
    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_HOST_STACK_CONFIGURATION_INSTANCE_DELETE, configuration, 0, 0, 0, UX_TRACE_HOST_STACK_EVENTS, 0, 0)

    /* Obtain the first interface for this configuration.  */
    interface =  configuration -> ux_configuration_first_interface;
 800db34:	687b      	ldr	r3, [r7, #4]
 800db36:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800db38:	60fb      	str	r3, [r7, #12]
    
    /* In order to keep the compiler happy, we reset the alternate setting.  */
    current_alternate_setting =  0;
 800db3a:	2300      	movs	r3, #0
 800db3c:	60bb      	str	r3, [r7, #8]

    /* Each selected alternate setting for each interface must be deleted.  */
    while (interface != UX_NULL)
 800db3e:	e011      	b.n	800db64 <_ux_host_stack_configuration_instance_delete+0x38>
    {

        /* If this is the first alternate setting, the current alternate setting is maintained here.  */
        if (interface -> ux_interface_descriptor.bAlternateSetting == 0)
 800db40:	68fb      	ldr	r3, [r7, #12]
 800db42:	699b      	ldr	r3, [r3, #24]
 800db44:	2b00      	cmp	r3, #0
 800db46:	d102      	bne.n	800db4e <_ux_host_stack_configuration_instance_delete+0x22>
        {

            current_alternate_setting =  interface -> ux_interface_current_alternate_setting;
 800db48:	68fb      	ldr	r3, [r7, #12]
 800db4a:	689b      	ldr	r3, [r3, #8]
 800db4c:	60bb      	str	r3, [r7, #8]
        }
        
        if (interface -> ux_interface_descriptor.bAlternateSetting == current_alternate_setting)
 800db4e:	68fb      	ldr	r3, [r7, #12]
 800db50:	699b      	ldr	r3, [r3, #24]
 800db52:	68ba      	ldr	r2, [r7, #8]
 800db54:	429a      	cmp	r2, r3
 800db56:	d102      	bne.n	800db5e <_ux_host_stack_configuration_instance_delete+0x32>
        {
            _ux_host_stack_interface_instance_delete(interface);
 800db58:	68f8      	ldr	r0, [r7, #12]
 800db5a:	f000 fe81 	bl	800e860 <_ux_host_stack_interface_instance_delete>
        }

        interface =  interface -> ux_interface_next_interface;
 800db5e:	68fb      	ldr	r3, [r7, #12]
 800db60:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800db62:	60fb      	str	r3, [r7, #12]
    while (interface != UX_NULL)
 800db64:	68fb      	ldr	r3, [r7, #12]
 800db66:	2b00      	cmp	r3, #0
 800db68:	d1ea      	bne.n	800db40 <_ux_host_stack_configuration_instance_delete+0x14>
    }

    return; 
 800db6a:	bf00      	nop
}
 800db6c:	3710      	adds	r7, #16
 800db6e:	46bd      	mov	sp, r7
 800db70:	bd80      	pop	{r7, pc}

0800db72 <_ux_host_stack_configuration_interface_get>:
/*                                                                        */
/**************************************************************************/
UINT  _ux_host_stack_configuration_interface_get(UX_CONFIGURATION *configuration, 
                                                UINT interface_index, UINT alternate_setting_index,
                                                UX_INTERFACE **interface)
{
 800db72:	b580      	push	{r7, lr}
 800db74:	b088      	sub	sp, #32
 800db76:	af00      	add	r7, sp, #0
 800db78:	60f8      	str	r0, [r7, #12]
 800db7a:	60b9      	str	r1, [r7, #8]
 800db7c:	607a      	str	r2, [r7, #4]
 800db7e:	603b      	str	r3, [r7, #0]
UINT                container_index;
UX_INTERFACE        *current_interface;


    /* Do a sanity check on the configuration handle.  */
    if (configuration -> ux_configuration_handle != (ULONG) (ALIGN_TYPE) configuration)
 800db80:	68fb      	ldr	r3, [r7, #12]
 800db82:	681a      	ldr	r2, [r3, #0]
 800db84:	68fb      	ldr	r3, [r7, #12]
 800db86:	429a      	cmp	r2, r3
 800db88:	d001      	beq.n	800db8e <_ux_host_stack_configuration_interface_get+0x1c>
    {

        /* If trace is enabled, insert this event into the trace buffer.  */
        UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_CONFIGURATION_HANDLE_UNKNOWN, configuration, 0, 0, UX_TRACE_ERRORS, 0, 0)
    
        return(UX_CONFIGURATION_HANDLE_UNKNOWN);
 800db8a:	2351      	movs	r3, #81	@ 0x51
 800db8c:	e044      	b.n	800dc18 <_ux_host_stack_configuration_interface_get+0xa6>
    }
            
    /* Start with the interface attached to the configuration.  */
    current_interface =  configuration -> ux_configuration_first_interface;
 800db8e:	68fb      	ldr	r3, [r7, #12]
 800db90:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800db92:	61bb      	str	r3, [r7, #24]

    /* The first interface has the index 0 */    
    container_index =  0;
 800db94:	2300      	movs	r3, #0
 800db96:	61fb      	str	r3, [r7, #28]
    
    /* Reset the interface number */
    current_interface_number =  0;
 800db98:	2300      	movs	r3, #0
 800db9a:	617b      	str	r3, [r7, #20]
    
    /* Traverse the list of the interfaces until we found the right one */        
    while (current_interface != UX_NULL)
 800db9c:	e033      	b.n	800dc06 <_ux_host_stack_configuration_interface_get+0x94>
    {

        /* Check if the interface index matches the current one.  */
        if (interface_index == container_index)
 800db9e:	68ba      	ldr	r2, [r7, #8]
 800dba0:	69fb      	ldr	r3, [r7, #28]
 800dba2:	429a      	cmp	r2, r3
 800dba4:	d126      	bne.n	800dbf4 <_ux_host_stack_configuration_interface_get+0x82>
        {

            /* We have found the correct interface, now search for the alternate setting.  */
            current_interface_number =  current_interface -> ux_interface_descriptor.bInterfaceNumber;
 800dba6:	69bb      	ldr	r3, [r7, #24]
 800dba8:	695b      	ldr	r3, [r3, #20]
 800dbaa:	617b      	str	r3, [r7, #20]

            /* The first alternate setting has the index 0.  */    
            container_index =  0;
 800dbac:	2300      	movs	r3, #0
 800dbae:	61fb      	str	r3, [r7, #28]

            /* Loop on all the alternate settings for this interface.  */
            while (current_interface != UX_NULL)
 800dbb0:	e01d      	b.n	800dbee <_ux_host_stack_configuration_interface_get+0x7c>
            {

                /* Check if the index is matched */
                if (alternate_setting_index == container_index)
 800dbb2:	687a      	ldr	r2, [r7, #4]
 800dbb4:	69fb      	ldr	r3, [r7, #28]
 800dbb6:	429a      	cmp	r2, r3
 800dbb8:	d104      	bne.n	800dbc4 <_ux_host_stack_configuration_interface_get+0x52>
                {

                    /* We have found the right interface/alternate setting combination. Set the
                       interface return pointer.  */
                    *interface =  current_interface;
 800dbba:	683b      	ldr	r3, [r7, #0]
 800dbbc:	69ba      	ldr	r2, [r7, #24]
 800dbbe:	601a      	str	r2, [r3, #0]

                    /* Return success to caller.  */
                    return(UX_SUCCESS);
 800dbc0:	2300      	movs	r3, #0
 800dbc2:	e029      	b.n	800dc18 <_ux_host_stack_configuration_interface_get+0xa6>
                }

                /* Move to next alternate setting index.  */
                container_index++;
 800dbc4:	69fb      	ldr	r3, [r7, #28]
 800dbc6:	3301      	adds	r3, #1
 800dbc8:	61fb      	str	r3, [r7, #28]

                /* Move to the next alternate setting.   */
                current_interface =  current_interface -> ux_interface_next_interface;
 800dbca:	69bb      	ldr	r3, [r7, #24]
 800dbcc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800dbce:	61bb      	str	r3, [r7, #24]

    
                /* Check new interface pointer, might be the end.  */
                if (current_interface != UX_NULL)
 800dbd0:	69bb      	ldr	r3, [r7, #24]
 800dbd2:	2b00      	cmp	r3, #0
 800dbd4:	d00b      	beq.n	800dbee <_ux_host_stack_configuration_interface_get+0x7c>
                {
    
                    /* And verify that we are still in the same interface.  */
                    if (current_interface -> ux_interface_descriptor.bInterfaceNumber != current_interface_number)
 800dbd6:	69bb      	ldr	r3, [r7, #24]
 800dbd8:	695b      	ldr	r3, [r3, #20]
 800dbda:	697a      	ldr	r2, [r7, #20]
 800dbdc:	429a      	cmp	r2, r3
 800dbde:	d006      	beq.n	800dbee <_ux_host_stack_configuration_interface_get+0x7c>
                    {

                        /* Error trap. */
                        _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_ENUMERATOR, UX_INTERFACE_HANDLE_UNKNOWN);
 800dbe0:	2252      	movs	r2, #82	@ 0x52
 800dbe2:	2104      	movs	r1, #4
 800dbe4:	2002      	movs	r0, #2
 800dbe6:	f001 fb23 	bl	800f230 <_ux_system_error_handler>

                        /* If trace is enabled, insert this event into the trace buffer.  */
                        UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_INTERFACE_HANDLE_UNKNOWN, interface, 0, 0, UX_TRACE_ERRORS, 0, 0)

                        return(UX_INTERFACE_HANDLE_UNKNOWN);
 800dbea:	2352      	movs	r3, #82	@ 0x52
 800dbec:	e014      	b.n	800dc18 <_ux_host_stack_configuration_interface_get+0xa6>
            while (current_interface != UX_NULL)
 800dbee:	69bb      	ldr	r3, [r7, #24]
 800dbf0:	2b00      	cmp	r3, #0
 800dbf2:	d1de      	bne.n	800dbb2 <_ux_host_stack_configuration_interface_get+0x40>
                }
            }       
        }
        
        /* Check the current interface, we may already be at the end ... */
        if (current_interface != UX_NULL)
 800dbf4:	69bb      	ldr	r3, [r7, #24]
 800dbf6:	2b00      	cmp	r3, #0
 800dbf8:	d005      	beq.n	800dc06 <_ux_host_stack_configuration_interface_get+0x94>
        {
        
            /* Move to the next interface.  */
            current_interface =  current_interface -> ux_interface_next_interface;
 800dbfa:	69bb      	ldr	r3, [r7, #24]
 800dbfc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800dbfe:	61bb      	str	r3, [r7, #24]
        
            /* Move to the next interface index. */
            container_index++;
 800dc00:	69fb      	ldr	r3, [r7, #28]
 800dc02:	3301      	adds	r3, #1
 800dc04:	61fb      	str	r3, [r7, #28]
    while (current_interface != UX_NULL)
 800dc06:	69bb      	ldr	r3, [r7, #24]
 800dc08:	2b00      	cmp	r3, #0
 800dc0a:	d1c8      	bne.n	800db9e <_ux_host_stack_configuration_interface_get+0x2c>
        }            
    }
    
    /* Error trap. */
    _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_ENUMERATOR, UX_INTERFACE_HANDLE_UNKNOWN);
 800dc0c:	2252      	movs	r2, #82	@ 0x52
 800dc0e:	2104      	movs	r1, #4
 800dc10:	2002      	movs	r0, #2
 800dc12:	f001 fb0d 	bl	800f230 <_ux_system_error_handler>

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_INTERFACE_HANDLE_UNKNOWN, interface, 0, 0, UX_TRACE_ERRORS, 0, 0)

    /* Didn't find the right interface/alternate setting, return an error!  */
    return(UX_INTERFACE_HANDLE_UNKNOWN);
 800dc16:	2352      	movs	r3, #82	@ 0x52
}
 800dc18:	4618      	mov	r0, r3
 800dc1a:	3720      	adds	r7, #32
 800dc1c:	46bd      	mov	sp, r7
 800dc1e:	bd80      	pop	{r7, pc}

0800dc20 <_ux_host_stack_configuration_interface_scan>:
/*                                            added standalone support,   */
/*                                            resulting in version 6.1.10 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_host_stack_configuration_interface_scan(UX_CONFIGURATION *configuration)
{
 800dc20:	b580      	push	{r7, lr}
 800dc22:	b094      	sub	sp, #80	@ 0x50
 800dc24:	af00      	add	r7, sp, #0
 800dc26:	6078      	str	r0, [r7, #4]
UX_HOST_CLASS_COMMAND   class_command;
UINT                    status;


    /* Initialize class owners to 0.  */
    nb_class_owners =  0;
 800dc28:	2300      	movs	r3, #0
 800dc2a:	64bb      	str	r3, [r7, #72]	@ 0x48

    /* Get the first interface container for this configuration.  */
    interface =  configuration -> ux_configuration_first_interface;
 800dc2c:	687b      	ldr	r3, [r7, #4]
 800dc2e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800dc30:	64fb      	str	r3, [r7, #76]	@ 0x4c

    /* We now scan all the alternate settings 0 for each of the interfaces.  */
    while (interface !=  UX_NULL)
 800dc32:	e02d      	b.n	800dc90 <_ux_host_stack_configuration_interface_scan+0x70>
    {

        /* Is there a default interface?  */
        if(interface -> ux_interface_descriptor.bAlternateSetting == 0)
 800dc34:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800dc36:	699b      	ldr	r3, [r3, #24]
 800dc38:	2b00      	cmp	r3, #0
 800dc3a:	d126      	bne.n	800dc8a <_ux_host_stack_configuration_interface_scan+0x6a>
        {

            /* We have a default interface for this configuration. Call each class
               with the class\subclass\protocol.  We include the IAD for the cdc classes.  */
            class_command.ux_host_class_command_request      =   UX_HOST_CLASS_COMMAND_QUERY;
 800dc3c:	2301      	movs	r3, #1
 800dc3e:	60fb      	str	r3, [r7, #12]
            class_command.ux_host_class_command_container    =   (VOID *)interface;
 800dc40:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800dc42:	613b      	str	r3, [r7, #16]
            class_command.ux_host_class_command_usage        =   UX_HOST_CLASS_COMMAND_USAGE_CSP;
 800dc44:	2302      	movs	r3, #2
 800dc46:	61bb      	str	r3, [r7, #24]
            class_command.ux_host_class_command_class        =   interface -> ux_interface_descriptor.bInterfaceClass;
 800dc48:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800dc4a:	6a1b      	ldr	r3, [r3, #32]
 800dc4c:	627b      	str	r3, [r7, #36]	@ 0x24
            class_command.ux_host_class_command_subclass     =   interface -> ux_interface_descriptor.bInterfaceSubClass;
 800dc4e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800dc50:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800dc52:	62bb      	str	r3, [r7, #40]	@ 0x28
            class_command.ux_host_class_command_protocol     =   interface -> ux_interface_descriptor.bInterfaceProtocol;
 800dc54:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800dc56:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800dc58:	62fb      	str	r3, [r7, #44]	@ 0x2c
            class_command.ux_host_class_command_iad_class    =   interface -> ux_interface_iad_class   ;
 800dc5a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800dc5c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800dc5e:	633b      	str	r3, [r7, #48]	@ 0x30
            class_command.ux_host_class_command_iad_subclass =   interface -> ux_interface_iad_subclass;
 800dc60:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800dc62:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800dc64:	637b      	str	r3, [r7, #52]	@ 0x34
            class_command.ux_host_class_command_iad_protocol =   interface -> ux_interface_iad_protocol;
 800dc66:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800dc68:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800dc6a:	63bb      	str	r3, [r7, #56]	@ 0x38

            class =  _ux_host_stack_class_call(&class_command);
 800dc6c:	f107 030c 	add.w	r3, r7, #12
 800dc70:	4618      	mov	r0, r3
 800dc72:	f7ff fcf7 	bl	800d664 <_ux_host_stack_class_call>
 800dc76:	6438      	str	r0, [r7, #64]	@ 0x40

            /* On return, either we have found a class or the interface is still an orphan.  */
            if (class != UX_NULL)
 800dc78:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800dc7a:	2b00      	cmp	r3, #0
 800dc7c:	d005      	beq.n	800dc8a <_ux_host_stack_configuration_interface_scan+0x6a>
            {

                /* There is a class.  */
                nb_class_owners++;
 800dc7e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800dc80:	3301      	adds	r3, #1
 800dc82:	64bb      	str	r3, [r7, #72]	@ 0x48
                interface -> ux_interface_class =  class;
 800dc84:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800dc86:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800dc88:	631a      	str	r2, [r3, #48]	@ 0x30
            }
        }

        /* point to the next interface until end of the list.  */
        interface =  interface -> ux_interface_next_interface;
 800dc8a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800dc8c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800dc8e:	64fb      	str	r3, [r7, #76]	@ 0x4c
    while (interface !=  UX_NULL)
 800dc90:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800dc92:	2b00      	cmp	r3, #0
 800dc94:	d1ce      	bne.n	800dc34 <_ux_host_stack_configuration_interface_scan+0x14>
    status = (nb_class_owners > 0) ? UX_SUCCESS : UX_NO_CLASS_MATCH;
    return(status);
#else

    /* Assume no classes.  */
    status = UX_NO_CLASS_MATCH;
 800dc96:	2357      	movs	r3, #87	@ 0x57
 800dc98:	647b      	str	r3, [r7, #68]	@ 0x44

    /* Check the number of class owner found.  */
    if (nb_class_owners != 0)
 800dc9a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800dc9c:	2b00      	cmp	r3, #0
 800dc9e:	d027      	beq.n	800dcf0 <_ux_host_stack_configuration_interface_scan+0xd0>
    {

        /* If we have found one or more classes for any of the interfaces,
           we can safely do a SET_CONFIGURATION of the device.  */
        status =  _ux_host_stack_device_configuration_select(configuration);
 800dca0:	6878      	ldr	r0, [r7, #4]
 800dca2:	f000 f917 	bl	800ded4 <_ux_host_stack_device_configuration_select>
 800dca6:	6478      	str	r0, [r7, #68]	@ 0x44

        /* Check the completion status.  */
        if (status == UX_SUCCESS)
 800dca8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800dcaa:	2b00      	cmp	r3, #0
 800dcac:	d120      	bne.n	800dcf0 <_ux_host_stack_configuration_interface_scan+0xd0>
        {

            /* The device is in the CONFIGURED state, we have to call each of the classes
               again with an ACTIVATE signal.  */
            interface =  configuration -> ux_configuration_first_interface;
 800dcae:	687b      	ldr	r3, [r7, #4]
 800dcb0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800dcb2:	64fb      	str	r3, [r7, #76]	@ 0x4c

            while (interface != UX_NULL)
 800dcb4:	e019      	b.n	800dcea <_ux_host_stack_configuration_interface_scan+0xca>
            {

                /* Is there a default interface?  */
                if (interface -> ux_interface_descriptor.bAlternateSetting == 0)
 800dcb6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800dcb8:	699b      	ldr	r3, [r3, #24]
 800dcba:	2b00      	cmp	r3, #0
 800dcbc:	d112      	bne.n	800dce4 <_ux_host_stack_configuration_interface_scan+0xc4>
                {

                    /* We have found the default interface. If this interface is owned,
                       activate its class.  */
                    class_command.ux_host_class_command_request =    UX_HOST_CLASS_COMMAND_ACTIVATE;
 800dcbe:	2302      	movs	r3, #2
 800dcc0:	60fb      	str	r3, [r7, #12]
                    class_command.ux_host_class_command_container =  (VOID *) interface;
 800dcc2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800dcc4:	613b      	str	r3, [r7, #16]

                    if (interface -> ux_interface_class != UX_NULL)
 800dcc6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800dcc8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800dcca:	2b00      	cmp	r3, #0
 800dccc:	d00a      	beq.n	800dce4 <_ux_host_stack_configuration_interface_scan+0xc4>
                    {

                        /* Save the class in the command container */
                        class_command.ux_host_class_command_class_ptr =  interface -> ux_interface_class;
 800dcce:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800dcd0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800dcd2:	63fb      	str	r3, [r7, #60]	@ 0x3c

                        /* Send the ACTIVATE command to the class */
                        status =  interface -> ux_interface_class -> ux_host_class_entry_function(&class_command);
 800dcd4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800dcd6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800dcd8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800dcda:	f107 020c 	add.w	r2, r7, #12
 800dcde:	4610      	mov	r0, r2
 800dce0:	4798      	blx	r3
 800dce2:	6478      	str	r0, [r7, #68]	@ 0x44

                    }
                }

                /* Point to the next interface until end of the list.  */
                interface =  interface -> ux_interface_next_interface;
 800dce4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800dce6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800dce8:	64fb      	str	r3, [r7, #76]	@ 0x4c
            while (interface != UX_NULL)
 800dcea:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800dcec:	2b00      	cmp	r3, #0
 800dcee:	d1e2      	bne.n	800dcb6 <_ux_host_stack_configuration_interface_scan+0x96>
            }
        }
    }

    /* Return operation result.  */
    return(status);
 800dcf0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
#endif
}
 800dcf2:	4618      	mov	r0, r3
 800dcf4:	3750      	adds	r7, #80	@ 0x50
 800dcf6:	46bd      	mov	sp, r7
 800dcf8:	bd80      	pop	{r7, pc}

0800dcfa <_ux_host_stack_configuration_set>:
/*                                            set device power source,    */
/*                                            resulting in version 6.1.10 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_host_stack_configuration_set(UX_CONFIGURATION *configuration)
{
 800dcfa:	b580      	push	{r7, lr}
 800dcfc:	b086      	sub	sp, #24
 800dcfe:	af00      	add	r7, sp, #0
 800dd00:	6078      	str	r0, [r7, #4]
#endif


    /* A configuration is selected. Retrieve the pointer to the control endpoint 
       and its transfer request.  */
    device =            configuration -> ux_configuration_device;
 800dd02:	687b      	ldr	r3, [r7, #4]
 800dd04:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800dd06:	617b      	str	r3, [r7, #20]
    control_endpoint =  &device -> ux_device_control_endpoint;
 800dd08:	697b      	ldr	r3, [r7, #20]
 800dd0a:	337c      	adds	r3, #124	@ 0x7c
 800dd0c:	613b      	str	r3, [r7, #16]
    transfer_request =  &control_endpoint -> ux_endpoint_transfer_request;
 800dd0e:	693b      	ldr	r3, [r7, #16]
 800dd10:	3330      	adds	r3, #48	@ 0x30
 800dd12:	60fb      	str	r3, [r7, #12]

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_HOST_STACK_CONFIGURATION_SET, configuration, 0, 0, 0, UX_TRACE_HOST_STACK_EVENTS, 0, 0)

    /* Create a transfer_request for the SET_CONFIGURATION request. No data for this request.  */
    transfer_request -> ux_transfer_request_requested_length =  0;
 800dd14:	68fb      	ldr	r3, [r7, #12]
 800dd16:	2200      	movs	r2, #0
 800dd18:	60da      	str	r2, [r3, #12]
    transfer_request -> ux_transfer_request_function =          UX_SET_CONFIGURATION;
 800dd1a:	68fb      	ldr	r3, [r7, #12]
 800dd1c:	2209      	movs	r2, #9
 800dd1e:	619a      	str	r2, [r3, #24]
    transfer_request -> ux_transfer_request_type =              UX_REQUEST_OUT | UX_REQUEST_TYPE_STANDARD | UX_REQUEST_TARGET_DEVICE;
 800dd20:	68fb      	ldr	r3, [r7, #12]
 800dd22:	2200      	movs	r2, #0
 800dd24:	615a      	str	r2, [r3, #20]
    transfer_request -> ux_transfer_request_value =             (USHORT) configuration -> ux_configuration_descriptor.bConfigurationValue;
 800dd26:	687b      	ldr	r3, [r7, #4]
 800dd28:	69db      	ldr	r3, [r3, #28]
 800dd2a:	b29b      	uxth	r3, r3
 800dd2c:	461a      	mov	r2, r3
 800dd2e:	68fb      	ldr	r3, [r7, #12]
 800dd30:	61da      	str	r2, [r3, #28]
    transfer_request -> ux_transfer_request_index =             0;
 800dd32:	68fb      	ldr	r3, [r7, #12]
 800dd34:	2200      	movs	r2, #0
 800dd36:	621a      	str	r2, [r3, #32]

    /* Tend to be blocking after enumeration done.  */
#endif

    /* Send request to HCD layer.  */
    status =  _ux_host_stack_transfer_request(transfer_request);
 800dd38:	68f8      	ldr	r0, [r7, #12]
 800dd3a:	f001 f9c7 	bl	800f0cc <_ux_host_stack_transfer_request>
 800dd3e:	60b8      	str	r0, [r7, #8]

    /* Check completion status.  */
    if(status == UX_SUCCESS)
 800dd40:	68bb      	ldr	r3, [r7, #8]
 800dd42:	2b00      	cmp	r3, #0
 800dd44:	d110      	bne.n	800dd68 <_ux_host_stack_configuration_set+0x6e>
    {

        /* Change the device state to configured.  */
        device -> ux_device_state =  UX_DEVICE_CONFIGURED;
 800dd46:	697b      	ldr	r3, [r7, #20]
 800dd48:	2203      	movs	r2, #3
 800dd4a:	609a      	str	r2, [r3, #8]
    
        /* Store the new configuration value in the device container.  */
        device -> ux_device_current_configuration =  configuration;
 800dd4c:	697b      	ldr	r3, [r7, #20]
 800dd4e:	687a      	ldr	r2, [r7, #4]
 800dd50:	619a      	str	r2, [r3, #24]

        /* Save current device power source.  */
        device -> ux_device_power_source = (configuration ->
                                            ux_configuration_descriptor.bmAttributes &
 800dd52:	687b      	ldr	r3, [r7, #4]
 800dd54:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800dd56:	f003 0340 	and.w	r3, r3, #64	@ 0x40
                                            UX_CONFIGURATION_DEVICE_SELF_POWERED) ?
                                UX_DEVICE_SELF_POWERED : UX_DEVICE_BUS_POWERED;
 800dd5a:	2b00      	cmp	r3, #0
 800dd5c:	d001      	beq.n	800dd62 <_ux_host_stack_configuration_set+0x68>
 800dd5e:	2202      	movs	r2, #2
 800dd60:	e000      	b.n	800dd64 <_ux_host_stack_configuration_set+0x6a>
 800dd62:	2201      	movs	r2, #1
        device -> ux_device_power_source = (configuration ->
 800dd64:	697b      	ldr	r3, [r7, #20]
 800dd66:	615a      	str	r2, [r3, #20]
    }

    /* Return status to caller.  */
    return(status);
 800dd68:	68bb      	ldr	r3, [r7, #8]
}
 800dd6a:	4618      	mov	r0, r3
 800dd6c:	3718      	adds	r7, #24
 800dd6e:	46bd      	mov	sp, r7
 800dd70:	bd80      	pop	{r7, pc}
	...

0800dd74 <_ux_host_stack_device_address_set>:
/*                                            added standalone support,   */
/*                                            resulting in version 6.1.10 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_host_stack_device_address_set(UX_DEVICE *device)
{
 800dd74:	b580      	push	{r7, lr}
 800dd76:	b08a      	sub	sp, #40	@ 0x28
 800dd78:	af00      	add	r7, sp, #0
 800dd7a:	6078      	str	r0, [r7, #4]


UINT            status = UX_ERROR;
 800dd7c:	23ff      	movs	r3, #255	@ 0xff
 800dd7e:	627b      	str	r3, [r7, #36]	@ 0x24
UINT            address_bit_index;
UCHAR           device_address_byte;
#endif

    /* Retrieve the pointer to the control endpoint.  */
    control_endpoint =  &device -> ux_device_control_endpoint;
 800dd80:	687b      	ldr	r3, [r7, #4]
 800dd82:	337c      	adds	r3, #124	@ 0x7c
 800dd84:	617b      	str	r3, [r7, #20]

    /* Retrieve the transfer request pointer.  */
    transfer_request =  &control_endpoint -> ux_endpoint_transfer_request;
 800dd86:	697b      	ldr	r3, [r7, #20]
 800dd88:	3330      	adds	r3, #48	@ 0x30
 800dd8a:	613b      	str	r3, [r7, #16]

    /* Initialize device address to 1.  */
    device_address =  1;
 800dd8c:	2301      	movs	r3, #1
 800dd8e:	847b      	strh	r3, [r7, #34]	@ 0x22

#if UX_MAX_DEVICES > 1

    /* We need the HCD pointer as well.  */
    hcd = UX_DEVICE_HCD_GET(device);
 800dd90:	4b35      	ldr	r3, [pc, #212]	@ (800de68 <_ux_host_stack_device_address_set+0xf4>)
 800dd92:	681b      	ldr	r3, [r3, #0]
 800dd94:	68db      	ldr	r3, [r3, #12]
 800dd96:	60fb      	str	r3, [r7, #12]

    /* Calculate the new address of this device. We start with address 1.  */
    for (address_byte_index = 0; address_byte_index < 16; address_byte_index++)
 800dd98:	2300      	movs	r3, #0
 800dd9a:	61fb      	str	r3, [r7, #28]
 800dd9c:	e030      	b.n	800de00 <_ux_host_stack_device_address_set+0x8c>
    {

        /* Get the address mask byte.  */
        device_address_byte =  hcd -> ux_hcd_address[address_byte_index];
 800dd9e:	68fa      	ldr	r2, [r7, #12]
 800dda0:	69fb      	ldr	r3, [r7, #28]
 800dda2:	4413      	add	r3, r2
 800dda4:	3378      	adds	r3, #120	@ 0x78
 800dda6:	781b      	ldrb	r3, [r3, #0]
 800dda8:	72fb      	strb	r3, [r7, #11]

        /* Scan each bit for an empty spot.  */
        for (address_bit_index = 0; address_bit_index < 8; address_bit_index++)
 800ddaa:	2300      	movs	r3, #0
 800ddac:	61bb      	str	r3, [r7, #24]
 800ddae:	e01e      	b.n	800ddee <_ux_host_stack_device_address_set+0x7a>
        {

            if ((device_address_byte & (1 << address_bit_index)) == 0)
 800ddb0:	7afa      	ldrb	r2, [r7, #11]
 800ddb2:	69bb      	ldr	r3, [r7, #24]
 800ddb4:	fa42 f303 	asr.w	r3, r2, r3
 800ddb8:	f003 0301 	and.w	r3, r3, #1
 800ddbc:	2b00      	cmp	r3, #0
 800ddbe:	d110      	bne.n	800dde2 <_ux_host_stack_device_address_set+0x6e>
            {

                /* We have found an empty spot. Reserve this address.  */
                device_address_byte = (UCHAR)((UCHAR)device_address_byte | (UCHAR)(1 << address_bit_index));
 800ddc0:	2201      	movs	r2, #1
 800ddc2:	69bb      	ldr	r3, [r7, #24]
 800ddc4:	fa02 f303 	lsl.w	r3, r2, r3
 800ddc8:	b2da      	uxtb	r2, r3
 800ddca:	7afb      	ldrb	r3, [r7, #11]
 800ddcc:	4313      	orrs	r3, r2
 800ddce:	72fb      	strb	r3, [r7, #11]

                /* Store the address mask byte.  */
                hcd -> ux_hcd_address[address_byte_index] =  device_address_byte;
 800ddd0:	68fa      	ldr	r2, [r7, #12]
 800ddd2:	69fb      	ldr	r3, [r7, #28]
 800ddd4:	4413      	add	r3, r2
 800ddd6:	3378      	adds	r3, #120	@ 0x78
 800ddd8:	7afa      	ldrb	r2, [r7, #11]
 800ddda:	701a      	strb	r2, [r3, #0]

                /* OK, apply address.  */
                status = UX_SUCCESS;
 800dddc:	2300      	movs	r3, #0
 800ddde:	627b      	str	r3, [r7, #36]	@ 0x24
                break;
 800dde0:	e008      	b.n	800ddf4 <_ux_host_stack_device_address_set+0x80>
            }

            /* This address was already taken, increment to the next address.  */
            device_address++;
 800dde2:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800dde4:	3301      	adds	r3, #1
 800dde6:	847b      	strh	r3, [r7, #34]	@ 0x22
        for (address_bit_index = 0; address_bit_index < 8; address_bit_index++)
 800dde8:	69bb      	ldr	r3, [r7, #24]
 800ddea:	3301      	adds	r3, #1
 800ddec:	61bb      	str	r3, [r7, #24]
 800ddee:	69bb      	ldr	r3, [r7, #24]
 800ddf0:	2b07      	cmp	r3, #7
 800ddf2:	d9dd      	bls.n	800ddb0 <_ux_host_stack_device_address_set+0x3c>
        }

        /* If address found, break the loop.  */
        if (status == UX_SUCCESS)
 800ddf4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ddf6:	2b00      	cmp	r3, #0
 800ddf8:	d006      	beq.n	800de08 <_ux_host_stack_device_address_set+0x94>
    for (address_byte_index = 0; address_byte_index < 16; address_byte_index++)
 800ddfa:	69fb      	ldr	r3, [r7, #28]
 800ddfc:	3301      	adds	r3, #1
 800ddfe:	61fb      	str	r3, [r7, #28]
 800de00:	69fb      	ldr	r3, [r7, #28]
 800de02:	2b0f      	cmp	r3, #15
 800de04:	d9cb      	bls.n	800dd9e <_ux_host_stack_device_address_set+0x2a>
 800de06:	e000      	b.n	800de0a <_ux_host_stack_device_address_set+0x96>
        {
            break;
 800de08:	bf00      	nop
        }
    }
    if (status == UX_ERROR)
 800de0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800de0c:	2bff      	cmp	r3, #255	@ 0xff
 800de0e:	d101      	bne.n	800de14 <_ux_host_stack_device_address_set+0xa0>

        /* We should never get here!  */
        return(UX_ERROR);
 800de10:	23ff      	movs	r3, #255	@ 0xff
 800de12:	e024      	b.n	800de5e <_ux_host_stack_device_address_set+0xea>

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_HOST_STACK_DEVICE_ADDRESS_SET, device, device_address, 0, 0, UX_TRACE_HOST_STACK_EVENTS, 0, 0)

    /* Create a transfer request for the SET_ADDRESS request.  */
    transfer_request -> ux_transfer_request_data_pointer =      UX_NULL;
 800de14:	693b      	ldr	r3, [r7, #16]
 800de16:	2200      	movs	r2, #0
 800de18:	609a      	str	r2, [r3, #8]
    transfer_request -> ux_transfer_request_requested_length =  0;
 800de1a:	693b      	ldr	r3, [r7, #16]
 800de1c:	2200      	movs	r2, #0
 800de1e:	60da      	str	r2, [r3, #12]
    transfer_request -> ux_transfer_request_function =          UX_SET_ADDRESS;
 800de20:	693b      	ldr	r3, [r7, #16]
 800de22:	2205      	movs	r2, #5
 800de24:	619a      	str	r2, [r3, #24]
    transfer_request -> ux_transfer_request_type =              UX_REQUEST_OUT | UX_REQUEST_TYPE_STANDARD | UX_REQUEST_TARGET_DEVICE;
 800de26:	693b      	ldr	r3, [r7, #16]
 800de28:	2200      	movs	r2, #0
 800de2a:	615a      	str	r2, [r3, #20]
    transfer_request -> ux_transfer_request_value =             device_address;
 800de2c:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 800de2e:	693b      	ldr	r3, [r7, #16]
 800de30:	61da      	str	r2, [r3, #28]
    transfer_request -> ux_transfer_request_index =             0;
 800de32:	693b      	ldr	r3, [r7, #16]
 800de34:	2200      	movs	r2, #0
 800de36:	621a      	str	r2, [r3, #32]
    status = UX_SUCCESS;
    return(status);
#else

    /* Send request to HCD layer.  */
    status =  _ux_host_stack_transfer_request(transfer_request);
 800de38:	6938      	ldr	r0, [r7, #16]
 800de3a:	f001 f947 	bl	800f0cc <_ux_host_stack_transfer_request>
 800de3e:	6278      	str	r0, [r7, #36]	@ 0x24

    /* Now, this address will be the one used in future transfers.  The transfer may have failed and therefore
        all the device resources including the new address will be free.*/
    device -> ux_device_address =  (ULONG) device_address;
 800de40:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 800de42:	687b      	ldr	r3, [r7, #4]
 800de44:	60da      	str	r2, [r3, #12]

    /* Check completion status.  */
    if (status == UX_SUCCESS)
 800de46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800de48:	2b00      	cmp	r3, #0
 800de4a:	d107      	bne.n	800de5c <_ux_host_stack_device_address_set+0xe8>
    {

        /* Mark the device as ADDRESSED now.  */
        device -> ux_device_state = UX_DEVICE_ADDRESSED;
 800de4c:	687b      	ldr	r3, [r7, #4]
 800de4e:	2202      	movs	r2, #2
 800de50:	609a      	str	r2, [r3, #8]

        /* Some devices need some time to accept this address.  */
        _ux_utility_delay_ms(UX_DEVICE_ADDRESS_SET_WAIT);
 800de52:	2032      	movs	r0, #50	@ 0x32
 800de54:	f001 fac0 	bl	800f3d8 <_ux_utility_delay_ms>

        /* Return successful status.  */
        return(status);
 800de58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800de5a:	e000      	b.n	800de5e <_ux_host_stack_device_address_set+0xea>
    {

        /* We have an error at the first device transaction. This is mostly
            due to the device having failed on the reset after power up.
            we will try again either at the root hub or regular hub. */   
        return(status);
 800de5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    }
#endif
}
 800de5e:	4618      	mov	r0, r3
 800de60:	3728      	adds	r7, #40	@ 0x28
 800de62:	46bd      	mov	sp, r7
 800de64:	bd80      	pop	{r7, pc}
 800de66:	bf00      	nop
 800de68:	20011f34 	.word	0x20011f34

0800de6c <_ux_host_stack_device_configuration_get>:
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_host_stack_device_configuration_get(UX_DEVICE *device, UINT configuration_index,
                                                        UX_CONFIGURATION **configuration)
{
 800de6c:	b580      	push	{r7, lr}
 800de6e:	b086      	sub	sp, #24
 800de70:	af00      	add	r7, sp, #0
 800de72:	60f8      	str	r0, [r7, #12]
 800de74:	60b9      	str	r1, [r7, #8]
 800de76:	607a      	str	r2, [r7, #4]

UINT                    current_configuration_index;
UX_CONFIGURATION        *current_configuration;

    /* Do a sanity check on the device handle.  */
    if (device -> ux_device_handle != (ULONG) (ALIGN_TYPE) device)
 800de78:	68fb      	ldr	r3, [r7, #12]
 800de7a:	681a      	ldr	r2, [r3, #0]
 800de7c:	68fb      	ldr	r3, [r7, #12]
 800de7e:	429a      	cmp	r2, r3
 800de80:	d006      	beq.n	800de90 <_ux_host_stack_device_configuration_get+0x24>
    {
        
        /* Error trap. */
        _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_ENUMERATOR, UX_DEVICE_HANDLE_UNKNOWN);
 800de82:	2250      	movs	r2, #80	@ 0x50
 800de84:	2104      	movs	r1, #4
 800de86:	2002      	movs	r0, #2
 800de88:	f001 f9d2 	bl	800f230 <_ux_system_error_handler>

        /* If trace is enabled, insert this event into the trace buffer.  */
        UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_DEVICE_HANDLE_UNKNOWN, device, 0, 0, UX_TRACE_ERRORS, 0, 0)

        return(UX_DEVICE_HANDLE_UNKNOWN);
 800de8c:	2350      	movs	r3, #80	@ 0x50
 800de8e:	e01d      	b.n	800decc <_ux_host_stack_device_configuration_get+0x60>
    }
        
    /* Start with the configuration attached to the device.  */
    current_configuration =  device -> ux_device_first_configuration;
 800de90:	68fb      	ldr	r3, [r7, #12]
 800de92:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800de94:	613b      	str	r3, [r7, #16]

    /* The first configuration has the index 0.  */    
    current_configuration_index =  0;
 800de96:	2300      	movs	r3, #0
 800de98:	617b      	str	r3, [r7, #20]
    
    /* Traverse the list of the configurations until we found the right one.  */        
    while (current_configuration != UX_NULL)
 800de9a:	e00e      	b.n	800deba <_ux_host_stack_device_configuration_get+0x4e>
    {

        /* Check if the configuration index matches the current one.  */
        if (configuration_index == current_configuration_index)
 800de9c:	68ba      	ldr	r2, [r7, #8]
 800de9e:	697b      	ldr	r3, [r7, #20]
 800dea0:	429a      	cmp	r2, r3
 800dea2:	d104      	bne.n	800deae <_ux_host_stack_device_configuration_get+0x42>
        {

            /* Return the configuration pointer.  */
            *configuration =  current_configuration;
 800dea4:	687b      	ldr	r3, [r7, #4]
 800dea6:	693a      	ldr	r2, [r7, #16]
 800dea8:	601a      	str	r2, [r3, #0]

            /* If trace is enabled, insert this event into the trace buffer.  */
            UX_TRACE_IN_LINE_INSERT(UX_TRACE_HOST_STACK_DEVICE_CONFIGURATION_GET, device, current_configuration, 0, 0, UX_TRACE_HOST_STACK_EVENTS, 0, 0)

            /* Return successful completion.  */
            return(UX_SUCCESS);
 800deaa:	2300      	movs	r3, #0
 800deac:	e00e      	b.n	800decc <_ux_host_stack_device_configuration_get+0x60>
        }
        
        /* Move to the next configuration.  */
        current_configuration =  current_configuration -> ux_configuration_next_configuration;
 800deae:	693b      	ldr	r3, [r7, #16]
 800deb0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800deb2:	613b      	str	r3, [r7, #16]
        
        /* Move to the next index.  */
        current_configuration_index++;
 800deb4:	697b      	ldr	r3, [r7, #20]
 800deb6:	3301      	adds	r3, #1
 800deb8:	617b      	str	r3, [r7, #20]
    while (current_configuration != UX_NULL)
 800deba:	693b      	ldr	r3, [r7, #16]
 800debc:	2b00      	cmp	r3, #0
 800debe:	d1ed      	bne.n	800de9c <_ux_host_stack_device_configuration_get+0x30>
    }
    
    /* Error trap. */
    _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_ENUMERATOR, UX_CONFIGURATION_HANDLE_UNKNOWN);
 800dec0:	2251      	movs	r2, #81	@ 0x51
 800dec2:	2104      	movs	r1, #4
 800dec4:	2002      	movs	r0, #2
 800dec6:	f001 f9b3 	bl	800f230 <_ux_system_error_handler>

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_CONFIGURATION_HANDLE_UNKNOWN, configuration, 0, 0, UX_TRACE_ERRORS, 0, 0)
    
    /* Return an error.  */
    return(UX_CONFIGURATION_HANDLE_UNKNOWN);
 800deca:	2351      	movs	r3, #81	@ 0x51
}
 800decc:	4618      	mov	r0, r3
 800dece:	3718      	adds	r7, #24
 800ded0:	46bd      	mov	sp, r7
 800ded2:	bd80      	pop	{r7, pc}

0800ded4 <_ux_host_stack_device_configuration_select>:
/*                                            refine power usage check,   */
/*                                            resulting in version 6.1.10 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_host_stack_device_configuration_select(UX_CONFIGURATION *configuration)
{
 800ded4:	b580      	push	{r7, lr}
 800ded6:	b086      	sub	sp, #24
 800ded8:	af00      	add	r7, sp, #0
 800deda:	6078      	str	r0, [r7, #4]
UX_DEVICE               *device;
UX_CONFIGURATION        *current_configuration;
UINT                    status;
    
    /* Check for validity of the configuration handle.  */
    if (configuration -> ux_configuration_handle != (ULONG) (ALIGN_TYPE) configuration)
 800dedc:	687b      	ldr	r3, [r7, #4]
 800dede:	681a      	ldr	r2, [r3, #0]
 800dee0:	687b      	ldr	r3, [r7, #4]
 800dee2:	429a      	cmp	r2, r3
 800dee4:	d006      	beq.n	800def4 <_ux_host_stack_device_configuration_select+0x20>
    {
    
        /* Error trap. */
        _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_ENUMERATOR, UX_CONFIGURATION_HANDLE_UNKNOWN);
 800dee6:	2251      	movs	r2, #81	@ 0x51
 800dee8:	2104      	movs	r1, #4
 800deea:	2002      	movs	r0, #2
 800deec:	f001 f9a0 	bl	800f230 <_ux_system_error_handler>

        /* If trace is enabled, insert this event into the trace buffer.  */
        UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_CONFIGURATION_HANDLE_UNKNOWN, configuration, 0, 0, UX_TRACE_ERRORS, 0, 0)
    
        return(UX_CONFIGURATION_HANDLE_UNKNOWN);
 800def0:	2351      	movs	r3, #81	@ 0x51
 800def2:	e02e      	b.n	800df52 <_ux_host_stack_device_configuration_select+0x7e>
    }

    /* Get the device container for this configuration.  */       
    device =  configuration -> ux_configuration_device;
 800def4:	687b      	ldr	r3, [r7, #4]
 800def6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800def8:	617b      	str	r3, [r7, #20]
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_HOST_STACK_DEVICE_CONFIGURATION_SELECT, device, configuration, 0, 0, UX_TRACE_HOST_STACK_EVENTS, 0, 0)

    /* We need to check the amount of power the bus powered device is consuming
       before switch configuration. Otherwise we may run the risk of
       an over current fault. */
    if (((configuration -> ux_configuration_descriptor.bmAttributes & UX_CONFIGURATION_DEVICE_SELF_POWERED) == 0) &&
 800defa:	687b      	ldr	r3, [r7, #4]
 800defc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800defe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800df02:	2b00      	cmp	r3, #0
 800df04:	d10d      	bne.n	800df22 <_ux_host_stack_device_configuration_select+0x4e>
         (configuration -> ux_configuration_descriptor.MaxPower > UX_DEVICE_MAX_POWER_GET(device)))
 800df06:	687b      	ldr	r3, [r7, #4]
 800df08:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800df0a:	697b      	ldr	r3, [r7, #20]
 800df0c:	f8d3 3118 	ldr.w	r3, [r3, #280]	@ 0x118
    if (((configuration -> ux_configuration_descriptor.bmAttributes & UX_CONFIGURATION_DEVICE_SELF_POWERED) == 0) &&
 800df10:	429a      	cmp	r2, r3
 800df12:	d906      	bls.n	800df22 <_ux_host_stack_device_configuration_select+0x4e>
    {

        /* Error trap. */
        _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_ENUMERATOR, UX_OVER_CURRENT_CONDITION);
 800df14:	2243      	movs	r2, #67	@ 0x43
 800df16:	2104      	movs	r1, #4
 800df18:	2002      	movs	r0, #2
 800df1a:	f001 f989 	bl	800f230 <_ux_system_error_handler>

        /* If trace is enabled, insert this event into the trace buffer.  */
        UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_OVER_CURRENT_CONDITION, configuration, 0, 0, UX_TRACE_ERRORS, 0, 0)

        return(UX_OVER_CURRENT_CONDITION);
 800df1e:	2343      	movs	r3, #67	@ 0x43
 800df20:	e017      	b.n	800df52 <_ux_host_stack_device_configuration_select+0x7e>
    }

    /* Check for the state of the device . If the device is already configured, 
       we need to cancel the existing configuration before enabling this one.   */
    if (device -> ux_device_state == UX_DEVICE_CONFIGURED)
 800df22:	697b      	ldr	r3, [r7, #20]
 800df24:	689b      	ldr	r3, [r3, #8]
 800df26:	2b03      	cmp	r3, #3
 800df28:	d105      	bne.n	800df36 <_ux_host_stack_device_configuration_select+0x62>
    {

        /* The device is configured. Get the first configuration pointer.  */
        current_configuration =  device -> ux_device_current_configuration;
 800df2a:	697b      	ldr	r3, [r7, #20]
 800df2c:	699b      	ldr	r3, [r3, #24]
 800df2e:	613b      	str	r3, [r7, #16]

        /* Deselect this instance */
        _ux_host_stack_configuration_instance_delete(current_configuration);
 800df30:	6938      	ldr	r0, [r7, #16]
 800df32:	f7ff fdfb 	bl	800db2c <_ux_host_stack_configuration_instance_delete>
    }

    /* The device can now be configured.  */
    status =  _ux_host_stack_configuration_set(configuration);
 800df36:	6878      	ldr	r0, [r7, #4]
 800df38:	f7ff fedf 	bl	800dcfa <_ux_host_stack_configuration_set>
 800df3c:	60f8      	str	r0, [r7, #12]
    if (status != UX_SUCCESS)
 800df3e:	68fb      	ldr	r3, [r7, #12]
 800df40:	2b00      	cmp	r3, #0
 800df42:	d001      	beq.n	800df48 <_ux_host_stack_device_configuration_select+0x74>
        return(status);
 800df44:	68fb      	ldr	r3, [r7, #12]
 800df46:	e004      	b.n	800df52 <_ux_host_stack_device_configuration_select+0x7e>

    /* Create the configuration instance.  */
    status =  _ux_host_stack_configuration_instance_create(configuration);
 800df48:	6878      	ldr	r0, [r7, #4]
 800df4a:	f7ff fdcf 	bl	800daec <_ux_host_stack_configuration_instance_create>
 800df4e:	60f8      	str	r0, [r7, #12]

    /* Return completion status.  */
    return(status);
 800df50:	68fb      	ldr	r3, [r7, #12]
}
 800df52:	4618      	mov	r0, r3
 800df54:	3718      	adds	r7, #24
 800df56:	46bd      	mov	sp, r7
 800df58:	bd80      	pop	{r7, pc}
	...

0800df5c <_ux_host_stack_device_descriptor_read>:
/*                                            added class code checking,  */
/*                                            resulting in version 6.1.10 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_host_stack_device_descriptor_read(UX_DEVICE *device)
{
 800df5c:	b580      	push	{r7, lr}
 800df5e:	b086      	sub	sp, #24
 800df60:	af00      	add	r7, sp, #0
 800df62:	6078      	str	r0, [r7, #4]

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_HOST_STACK_DEVICE_DESCRIPTOR_READ, device, 0, 0, 0, UX_TRACE_HOST_STACK_EVENTS, 0, 0)

    /* Retrieve the pointer to the control endpoint.  */
    control_endpoint =  &device -> ux_device_control_endpoint;
 800df64:	687b      	ldr	r3, [r7, #4]
 800df66:	337c      	adds	r3, #124	@ 0x7c
 800df68:	613b      	str	r3, [r7, #16]
    transfer_request =  &control_endpoint -> ux_endpoint_transfer_request;
 800df6a:	693b      	ldr	r3, [r7, #16]
 800df6c:	3330      	adds	r3, #48	@ 0x30
 800df6e:	60fb      	str	r3, [r7, #12]

    /* Need to allocate memory for the descriptor.  */
    descriptor =  _ux_utility_memory_allocate(UX_SAFE_ALIGN, UX_CACHE_SAFE_MEMORY, UX_DEVICE_DESCRIPTOR_LENGTH);
 800df70:	2212      	movs	r2, #18
 800df72:	2101      	movs	r1, #1
 800df74:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800df78:	f001 fab6 	bl	800f4e8 <_ux_utility_memory_allocate>
 800df7c:	60b8      	str	r0, [r7, #8]
    if (descriptor == UX_NULL)
 800df7e:	68bb      	ldr	r3, [r7, #8]
 800df80:	2b00      	cmp	r3, #0
 800df82:	d101      	bne.n	800df88 <_ux_host_stack_device_descriptor_read+0x2c>
        return(UX_MEMORY_INSUFFICIENT);
 800df84:	2312      	movs	r3, #18
 800df86:	e078      	b.n	800e07a <_ux_host_stack_device_descriptor_read+0x11e>

    /* Create a transfer_request for the GET_DESCRIPTOR request. The first transfer_request asks 
       for the first 8 bytes only. This way we will know the real MaxPacketSize
       value for the control endpoint.  */
    transfer_request -> ux_transfer_request_data_pointer =      descriptor;
 800df88:	68fb      	ldr	r3, [r7, #12]
 800df8a:	68ba      	ldr	r2, [r7, #8]
 800df8c:	609a      	str	r2, [r3, #8]
    transfer_request -> ux_transfer_request_requested_length =  8;
 800df8e:	68fb      	ldr	r3, [r7, #12]
 800df90:	2208      	movs	r2, #8
 800df92:	60da      	str	r2, [r3, #12]
    transfer_request -> ux_transfer_request_function =          UX_GET_DESCRIPTOR;
 800df94:	68fb      	ldr	r3, [r7, #12]
 800df96:	2206      	movs	r2, #6
 800df98:	619a      	str	r2, [r3, #24]
    transfer_request -> ux_transfer_request_type =              UX_REQUEST_IN | UX_REQUEST_TYPE_STANDARD | UX_REQUEST_TARGET_DEVICE;
 800df9a:	68fb      	ldr	r3, [r7, #12]
 800df9c:	2280      	movs	r2, #128	@ 0x80
 800df9e:	615a      	str	r2, [r3, #20]
    transfer_request -> ux_transfer_request_value =             UX_DEVICE_DESCRIPTOR_ITEM << 8;
 800dfa0:	68fb      	ldr	r3, [r7, #12]
 800dfa2:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800dfa6:	61da      	str	r2, [r3, #28]
    transfer_request -> ux_transfer_request_index =             0;
 800dfa8:	68fb      	ldr	r3, [r7, #12]
 800dfaa:	2200      	movs	r2, #0
 800dfac:	621a      	str	r2, [r3, #32]
    status = UX_SUCCESS;
    return(status);
#else

    /* Send request to HCD layer.  */
    status =  _ux_host_stack_transfer_request(transfer_request);
 800dfae:	68f8      	ldr	r0, [r7, #12]
 800dfb0:	f001 f88c 	bl	800f0cc <_ux_host_stack_transfer_request>
 800dfb4:	6178      	str	r0, [r7, #20]

    /* Check for correct transfer and entire descriptor returned.  */
    if ((status == UX_SUCCESS) && (transfer_request -> ux_transfer_request_actual_length == 8))
 800dfb6:	697b      	ldr	r3, [r7, #20]
 800dfb8:	2b00      	cmp	r3, #0
 800dfba:	d10f      	bne.n	800dfdc <_ux_host_stack_device_descriptor_read+0x80>
 800dfbc:	68fb      	ldr	r3, [r7, #12]
 800dfbe:	691b      	ldr	r3, [r3, #16]
 800dfc0:	2b08      	cmp	r3, #8
 800dfc2:	d10b      	bne.n	800dfdc <_ux_host_stack_device_descriptor_read+0x80>
    {

        /* Parse the device descriptor and create the local descriptor.  */
        _ux_utility_descriptor_parse(descriptor, _ux_system_device_descriptor_structure, UX_DEVICE_DESCRIPTOR_ENTRIES,
                                                                                (UCHAR *) &device -> ux_device_descriptor);
 800dfc4:	687b      	ldr	r3, [r7, #4]
 800dfc6:	3344      	adds	r3, #68	@ 0x44
        _ux_utility_descriptor_parse(descriptor, _ux_system_device_descriptor_structure, UX_DEVICE_DESCRIPTOR_ENTRIES,
 800dfc8:	220e      	movs	r2, #14
 800dfca:	492e      	ldr	r1, [pc, #184]	@ (800e084 <_ux_host_stack_device_descriptor_read+0x128>)
 800dfcc:	68b8      	ldr	r0, [r7, #8]
 800dfce:	f001 fa1d 	bl	800f40c <_ux_utility_descriptor_parse>
        /* Return completion status.  */
        return(status);             
    }

    /* Validate the bMaxPacketSize0.  */
    if (device -> ux_device_descriptor.bMaxPacketSize0 != 8 &&
 800dfd2:	687b      	ldr	r3, [r7, #4]
 800dfd4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800dfd6:	2b08      	cmp	r3, #8
 800dfd8:	d105      	bne.n	800dfe6 <_ux_host_stack_device_descriptor_read+0x8a>
 800dfda:	e015      	b.n	800e008 <_ux_host_stack_device_descriptor_read+0xac>
        _ux_utility_memory_free(descriptor);
 800dfdc:	68b8      	ldr	r0, [r7, #8]
 800dfde:	f001 fbc9 	bl	800f774 <_ux_utility_memory_free>
        return(status);             
 800dfe2:	697b      	ldr	r3, [r7, #20]
 800dfe4:	e049      	b.n	800e07a <_ux_host_stack_device_descriptor_read+0x11e>
        device -> ux_device_descriptor.bMaxPacketSize0 != 16 &&
 800dfe6:	687b      	ldr	r3, [r7, #4]
 800dfe8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
    if (device -> ux_device_descriptor.bMaxPacketSize0 != 8 &&
 800dfea:	2b10      	cmp	r3, #16
 800dfec:	d00c      	beq.n	800e008 <_ux_host_stack_device_descriptor_read+0xac>
        device -> ux_device_descriptor.bMaxPacketSize0 != 32 &&
 800dfee:	687b      	ldr	r3, [r7, #4]
 800dff0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
        device -> ux_device_descriptor.bMaxPacketSize0 != 16 &&
 800dff2:	2b20      	cmp	r3, #32
 800dff4:	d008      	beq.n	800e008 <_ux_host_stack_device_descriptor_read+0xac>
        device -> ux_device_descriptor.bMaxPacketSize0 != 64)
 800dff6:	687b      	ldr	r3, [r7, #4]
 800dff8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
        device -> ux_device_descriptor.bMaxPacketSize0 != 32 &&
 800dffa:	2b40      	cmp	r3, #64	@ 0x40
 800dffc:	d004      	beq.n	800e008 <_ux_host_stack_device_descriptor_read+0xac>
    {
        _ux_utility_memory_free(descriptor);
 800dffe:	68b8      	ldr	r0, [r7, #8]
 800e000:	f001 fbb8 	bl	800f774 <_ux_utility_memory_free>
        return(UX_DESCRIPTOR_CORRUPTED);
 800e004:	2342      	movs	r3, #66	@ 0x42
 800e006:	e038      	b.n	800e07a <_ux_host_stack_device_descriptor_read+0x11e>
        return(UX_DESCRIPTOR_CORRUPTED);
    }
#endif

    /* Update the max packet size value for the endpoint.  */
    control_endpoint -> ux_endpoint_descriptor.wMaxPacketSize = device -> ux_device_descriptor.bMaxPacketSize0;
 800e008:	687b      	ldr	r3, [r7, #4]
 800e00a:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800e00c:	693b      	ldr	r3, [r7, #16]
 800e00e:	61da      	str	r2, [r3, #28]

    /* Create a transfer_request for the GET_DESCRIPTOR request. This time, we have the complete length */
    transfer_request -> ux_transfer_request_data_pointer =      descriptor;
 800e010:	68fb      	ldr	r3, [r7, #12]
 800e012:	68ba      	ldr	r2, [r7, #8]
 800e014:	609a      	str	r2, [r3, #8]
    transfer_request -> ux_transfer_request_requested_length =  UX_DEVICE_DESCRIPTOR_LENGTH;
 800e016:	68fb      	ldr	r3, [r7, #12]
 800e018:	2212      	movs	r2, #18
 800e01a:	60da      	str	r2, [r3, #12]
    transfer_request -> ux_transfer_request_function =          UX_GET_DESCRIPTOR;
 800e01c:	68fb      	ldr	r3, [r7, #12]
 800e01e:	2206      	movs	r2, #6
 800e020:	619a      	str	r2, [r3, #24]
    transfer_request -> ux_transfer_request_type =              UX_REQUEST_IN | UX_REQUEST_TYPE_STANDARD | UX_REQUEST_TARGET_DEVICE;
 800e022:	68fb      	ldr	r3, [r7, #12]
 800e024:	2280      	movs	r2, #128	@ 0x80
 800e026:	615a      	str	r2, [r3, #20]
    transfer_request -> ux_transfer_request_value =             UX_DEVICE_DESCRIPTOR_ITEM << 8;
 800e028:	68fb      	ldr	r3, [r7, #12]
 800e02a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800e02e:	61da      	str	r2, [r3, #28]
    transfer_request -> ux_transfer_request_index =             0;
 800e030:	68fb      	ldr	r3, [r7, #12]
 800e032:	2200      	movs	r2, #0
 800e034:	621a      	str	r2, [r3, #32]
    transfer_request -> ux_transfer_request_packet_length =     device -> ux_device_descriptor.bMaxPacketSize0;
 800e036:	687b      	ldr	r3, [r7, #4]
 800e038:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800e03a:	68fb      	ldr	r3, [r7, #12]
 800e03c:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Send request to HCD layer.  */
    status =  _ux_host_stack_transfer_request(transfer_request);
 800e03e:	68f8      	ldr	r0, [r7, #12]
 800e040:	f001 f844 	bl	800f0cc <_ux_host_stack_transfer_request>
 800e044:	6178      	str	r0, [r7, #20]

    /* Check for correct transfer and entire descriptor returned.  */
    if ((status == UX_SUCCESS) && (transfer_request -> ux_transfer_request_actual_length == UX_DEVICE_DESCRIPTOR_LENGTH))
 800e046:	697b      	ldr	r3, [r7, #20]
 800e048:	2b00      	cmp	r3, #0
 800e04a:	d10b      	bne.n	800e064 <_ux_host_stack_device_descriptor_read+0x108>
 800e04c:	68fb      	ldr	r3, [r7, #12]
 800e04e:	691b      	ldr	r3, [r3, #16]
 800e050:	2b12      	cmp	r3, #18
 800e052:	d107      	bne.n	800e064 <_ux_host_stack_device_descriptor_read+0x108>
    {

        /* Parse the device descriptor and create the local descriptor.  */
        _ux_utility_descriptor_parse(descriptor, _ux_system_device_descriptor_structure, UX_DEVICE_DESCRIPTOR_ENTRIES,
                                                                    (UCHAR *) &device -> ux_device_descriptor);
 800e054:	687b      	ldr	r3, [r7, #4]
 800e056:	3344      	adds	r3, #68	@ 0x44
        _ux_utility_descriptor_parse(descriptor, _ux_system_device_descriptor_structure, UX_DEVICE_DESCRIPTOR_ENTRIES,
 800e058:	220e      	movs	r2, #14
 800e05a:	490a      	ldr	r1, [pc, #40]	@ (800e084 <_ux_host_stack_device_descriptor_read+0x128>)
 800e05c:	68b8      	ldr	r0, [r7, #8]
 800e05e:	f001 f9d5 	bl	800f40c <_ux_utility_descriptor_parse>
 800e062:	e006      	b.n	800e072 <_ux_host_stack_device_descriptor_read+0x116>
    }
    else
    {

        /* Error trap. */
        _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_ENUMERATOR, UX_DESCRIPTOR_CORRUPTED);
 800e064:	2242      	movs	r2, #66	@ 0x42
 800e066:	2104      	movs	r1, #4
 800e068:	2002      	movs	r0, #2
 800e06a:	f001 f8e1 	bl	800f230 <_ux_system_error_handler>

        /* If trace is enabled, insert this event into the trace buffer.  */
        UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_DESCRIPTOR_CORRUPTED, descriptor, 0, 0, UX_TRACE_ERRORS, 0, 0)

        /* The device descriptor does not contain the right amount of data. Maybe corruption.  */
        status =  UX_DESCRIPTOR_CORRUPTED;
 800e06e:	2342      	movs	r3, #66	@ 0x42
 800e070:	617b      	str	r3, [r7, #20]
    }
    
    /* Free all used resources.  */
    _ux_utility_memory_free(descriptor);
 800e072:	68b8      	ldr	r0, [r7, #8]
 800e074:	f001 fb7e 	bl	800f774 <_ux_utility_memory_free>

    /* Return completion status.  */
    return(status);             
 800e078:	697b      	ldr	r3, [r7, #20]
#endif
}
 800e07a:	4618      	mov	r0, r3
 800e07c:	3718      	adds	r7, #24
 800e07e:	46bd      	mov	sp, r7
 800e080:	bd80      	pop	{r7, pc}
 800e082:	bf00      	nop
 800e084:	20000040 	.word	0x20000040

0800e088 <_ux_host_stack_device_remove>:
/*                                            added standalone support,   */
/*                                            resulting in version 6.1.10 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_host_stack_device_remove(UX_HCD *hcd, UX_DEVICE *parent, UINT port_index)
{
 800e088:	b580      	push	{r7, lr}
 800e08a:	b096      	sub	sp, #88	@ 0x58
 800e08c:	af00      	add	r7, sp, #0
 800e08e:	60f8      	str	r0, [r7, #12]
 800e090:	60b9      	str	r1, [r7, #8]
 800e092:	607a      	str	r2, [r7, #4]
UX_INTERFACE                *interface;
UX_HOST_CLASS_COMMAND       command;

    /* We need to find the device descriptor for the removed device. We can find it
       with the parent device and the port it was attached to. Start with the first device.  */
    device =  _ux_system_host -> ux_system_host_device_array;
 800e094:	4b42      	ldr	r3, [pc, #264]	@ (800e1a0 <_ux_host_stack_device_remove+0x118>)
 800e096:	681b      	ldr	r3, [r3, #0]
 800e098:	695b      	ldr	r3, [r3, #20]
 800e09a:	653b      	str	r3, [r7, #80]	@ 0x50

#if UX_MAX_DEVICES > 1
    /* Start at the beginning of the list.  */
    container_index =  0;
 800e09c:	2300      	movs	r3, #0
 800e09e:	657b      	str	r3, [r7, #84]	@ 0x54

    /* Search the list until the end.  */
    while (container_index++ < _ux_system_host -> ux_system_host_max_devices)
 800e0a0:	e019      	b.n	800e0d6 <_ux_host_stack_device_remove+0x4e>
    {

        /* Until we have found a used entry.  */
        if (device -> ux_device_handle != UX_UNUSED)
 800e0a2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800e0a4:	681b      	ldr	r3, [r3, #0]
 800e0a6:	2b00      	cmp	r3, #0
 800e0a8:	d011      	beq.n	800e0ce <_ux_host_stack_device_remove+0x46>
        {

            /* Check for the parent device and the port location and the controller.  */
            if( UX_DEVICE_PARENT_MATCH(device, parent) &&
 800e0aa:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800e0ac:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 800e0b0:	68ba      	ldr	r2, [r7, #8]
 800e0b2:	429a      	cmp	r2, r3
 800e0b4:	d10b      	bne.n	800e0ce <_ux_host_stack_device_remove+0x46>
                UX_DEVICE_PORT_LOCATION_MATCH(device, port_index) &&
 800e0b6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800e0b8:	f8d3 3110 	ldr.w	r3, [r3, #272]	@ 0x110
            if( UX_DEVICE_PARENT_MATCH(device, parent) &&
 800e0bc:	687a      	ldr	r2, [r7, #4]
 800e0be:	429a      	cmp	r2, r3
 800e0c0:	d105      	bne.n	800e0ce <_ux_host_stack_device_remove+0x46>
                UX_DEVICE_HCD_MATCH(device, hcd))
 800e0c2:	4b37      	ldr	r3, [pc, #220]	@ (800e1a0 <_ux_host_stack_device_remove+0x118>)
 800e0c4:	681b      	ldr	r3, [r3, #0]
 800e0c6:	68db      	ldr	r3, [r3, #12]
                UX_DEVICE_PORT_LOCATION_MATCH(device, port_index) &&
 800e0c8:	68fa      	ldr	r2, [r7, #12]
 800e0ca:	429a      	cmp	r2, r3
 800e0cc:	d00c      	beq.n	800e0e8 <_ux_host_stack_device_remove+0x60>
                break;
        }

        /* Move to the next device entry.  */
        device++;
 800e0ce:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800e0d0:	f503 73ae 	add.w	r3, r3, #348	@ 0x15c
 800e0d4:	653b      	str	r3, [r7, #80]	@ 0x50
    while (container_index++ < _ux_system_host -> ux_system_host_max_devices)
 800e0d6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e0d8:	1c5a      	adds	r2, r3, #1
 800e0da:	657a      	str	r2, [r7, #84]	@ 0x54
 800e0dc:	4a30      	ldr	r2, [pc, #192]	@ (800e1a0 <_ux_host_stack_device_remove+0x118>)
 800e0de:	6812      	ldr	r2, [r2, #0]
 800e0e0:	6912      	ldr	r2, [r2, #16]
 800e0e2:	4293      	cmp	r3, r2
 800e0e4:	d3dd      	bcc.n	800e0a2 <_ux_host_stack_device_remove+0x1a>
 800e0e6:	e000      	b.n	800e0ea <_ux_host_stack_device_remove+0x62>
                break;
 800e0e8:	bf00      	nop
    }

    /* Device not found.  */
    if (container_index > _ux_system_host -> ux_system_host_max_devices)
 800e0ea:	4b2d      	ldr	r3, [pc, #180]	@ (800e1a0 <_ux_host_stack_device_remove+0x118>)
 800e0ec:	681b      	ldr	r3, [r3, #0]
 800e0ee:	691b      	ldr	r3, [r3, #16]
 800e0f0:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800e0f2:	429a      	cmp	r2, r3
 800e0f4:	d906      	bls.n	800e104 <_ux_host_stack_device_remove+0x7c>
        !UX_DEVICE_HCD_MATCH(device, hcd))
#endif
    {

        /* Error trap. */
        _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_ENUMERATOR, UX_DEVICE_HANDLE_UNKNOWN);
 800e0f6:	2250      	movs	r2, #80	@ 0x50
 800e0f8:	2104      	movs	r1, #4
 800e0fa:	2002      	movs	r0, #2
 800e0fc:	f001 f898 	bl	800f230 <_ux_system_error_handler>

        /* If trace is enabled, insert this event into the trace buffer.  */
        UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_DEVICE_HANDLE_UNKNOWN, device, 0, 0, UX_TRACE_ERRORS, 0, 0)

        /* We get here when we could not find the device.  */
        return(UX_DEVICE_HANDLE_UNKNOWN);
 800e100:	2350      	movs	r3, #80	@ 0x50
 800e102:	e048      	b.n	800e196 <_ux_host_stack_device_remove+0x10e>

    /* If trace is enabled, unregister this object.  */
    UX_TRACE_OBJECT_UNREGISTER(device);

    /* We have found the device to be removed. */
    device -> ux_device_state = UX_DEVICE_REMOVED;
 800e104:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800e106:	220a      	movs	r2, #10
 800e108:	609a      	str	r2, [r3, #8]

    /* We have found the device to be removed. Initialize the class
        command with the generic parameters.  */
    command.ux_host_class_command_request =  UX_HOST_CLASS_COMMAND_DEACTIVATE;
 800e10a:	2303      	movs	r3, #3
 800e10c:	617b      	str	r3, [r7, #20]

    /* The device may have a class associated with the device container or its interfaces.  */
    if (device -> ux_device_class_instance != UX_NULL)
 800e10e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800e110:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800e112:	2b00      	cmp	r3, #0
 800e114:	d00a      	beq.n	800e12c <_ux_host_stack_device_remove+0xa4>
    {

        /* We need to stop the class instance for the device.  */
        command.ux_host_class_command_instance =  device -> ux_device_class_instance;
 800e116:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800e118:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800e11a:	61fb      	str	r3, [r7, #28]

        /* Call the class.  */
        device -> ux_device_class -> ux_host_class_entry_function(&command);
 800e11c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800e11e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e120:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800e122:	f107 0214 	add.w	r2, r7, #20
 800e126:	4610      	mov	r0, r2
 800e128:	4798      	blx	r3
 800e12a:	e01d      	b.n	800e168 <_ux_host_stack_device_remove+0xe0>
    }
    else
    {

        /* Search for the active configuration.  */
        configuration =  device -> ux_device_current_configuration;
 800e12c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800e12e:	699b      	ldr	r3, [r3, #24]
 800e130:	64bb      	str	r3, [r7, #72]	@ 0x48

        /* If configuration is activated.  */
        if (configuration != UX_NULL)
 800e132:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800e134:	2b00      	cmp	r3, #0
 800e136:	d017      	beq.n	800e168 <_ux_host_stack_device_remove+0xe0>
        {

            /* We have the correct configuration, search the interface(s).  */
            interface =  configuration -> ux_configuration_first_interface;
 800e138:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800e13a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e13c:	64fb      	str	r3, [r7, #76]	@ 0x4c

            /* Loop to perform the search.  */
            while (interface != UX_NULL)
 800e13e:	e010      	b.n	800e162 <_ux_host_stack_device_remove+0xda>
            {

                /* Check if an instance of the interface is present.  */
                if (interface -> ux_interface_class_instance != UX_NULL)
 800e140:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e142:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e144:	2b00      	cmp	r3, #0
 800e146:	d009      	beq.n	800e15c <_ux_host_stack_device_remove+0xd4>
                {

                    /* We need to stop the class instance for the device.  */
                    command.ux_host_class_command_instance =  interface -> ux_interface_class_instance;
 800e148:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e14a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e14c:	61fb      	str	r3, [r7, #28]

                    /* Call the class.  */
                    interface -> ux_interface_class -> ux_host_class_entry_function(&command);
 800e14e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e150:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e152:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800e154:	f107 0214 	add.w	r2, r7, #20
 800e158:	4610      	mov	r0, r2
 800e15a:	4798      	blx	r3
                }

                /* Move to next interface.  */
                interface =  interface -> ux_interface_next_interface;
 800e15c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e15e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800e160:	64fb      	str	r3, [r7, #76]	@ 0x4c
            while (interface != UX_NULL)
 800e162:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e164:	2b00      	cmp	r3, #0
 800e166:	d1eb      	bne.n	800e140 <_ux_host_stack_device_remove+0xb8>
            }
        }
    }

    /* Notify application for disconnection of existing physical device.  */
    if (_ux_system_host -> ux_system_host_change_function)
 800e168:	4b0d      	ldr	r3, [pc, #52]	@ (800e1a0 <_ux_host_stack_device_remove+0x118>)
 800e16a:	681b      	ldr	r3, [r3, #0]
 800e16c:	f8d3 31c8 	ldr.w	r3, [r3, #456]	@ 0x1c8
 800e170:	2b00      	cmp	r3, #0
 800e172:	d007      	beq.n	800e184 <_ux_host_stack_device_remove+0xfc>
    {
        _ux_system_host -> ux_system_host_change_function(UX_DEVICE_DISCONNECTION, UX_NULL, (VOID*)device);
 800e174:	4b0a      	ldr	r3, [pc, #40]	@ (800e1a0 <_ux_host_stack_device_remove+0x118>)
 800e176:	681b      	ldr	r3, [r3, #0]
 800e178:	f8d3 31c8 	ldr.w	r3, [r3, #456]	@ 0x1c8
 800e17c:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800e17e:	2100      	movs	r1, #0
 800e180:	2082      	movs	r0, #130	@ 0x82
 800e182:	4798      	blx	r3
    }

    /* Now all the resources for this device must be free.  */
    _ux_host_stack_device_resources_free(device);
 800e184:	6d38      	ldr	r0, [r7, #80]	@ 0x50
 800e186:	f000 f80d 	bl	800e1a4 <_ux_host_stack_device_resources_free>

    /* Decrement the number of devices on this bus.  */
    hcd -> ux_hcd_nb_devices--;
 800e18a:	68fb      	ldr	r3, [r7, #12]
 800e18c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800e18e:	1e5a      	subs	r2, r3, #1
 800e190:	68fb      	ldr	r3, [r7, #12]
 800e192:	661a      	str	r2, [r3, #96]	@ 0x60

    /* We are done with this device removal.  */
    return(UX_SUCCESS);
 800e194:	2300      	movs	r3, #0
}
 800e196:	4618      	mov	r0, r3
 800e198:	3758      	adds	r7, #88	@ 0x58
 800e19a:	46bd      	mov	sp, r7
 800e19c:	bd80      	pop	{r7, pc}
 800e19e:	bf00      	nop
 800e1a0:	20011f34 	.word	0x20011f34

0800e1a4 <_ux_host_stack_device_resources_free>:
/*                                            added standalone support,   */
/*                                            resulting in version 6.1.10 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_host_stack_device_resources_free(UX_DEVICE *device)
{
 800e1a4:	b580      	push	{r7, lr}
 800e1a6:	b08c      	sub	sp, #48	@ 0x30
 800e1a8:	af00      	add	r7, sp, #0
 800e1aa:	6078      	str	r0, [r7, #4]
    device -> ux_device_flags = 0;

#endif

    /* Set the alternate setting to zero.  */
    current_alternate_setting = 0;
 800e1ac:	2300      	movs	r3, #0
 800e1ae:	623b      	str	r3, [r7, #32]

    /* Get the first configuration registered to the device.  */
    configuration =  device -> ux_device_first_configuration;
 800e1b0:	687b      	ldr	r3, [r7, #4]
 800e1b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e1b4:	62fb      	str	r3, [r7, #44]	@ 0x2c

    /* Parse all the configurations, remove all resources for the possible configuration.  */
    while (configuration != UX_NULL)
 800e1b6:	e034      	b.n	800e222 <_ux_host_stack_device_resources_free+0x7e>
    {
        
        /* We have the correct configuration, search the interface(s).  */
        interface =  configuration -> ux_configuration_first_interface;
 800e1b8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e1ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e1bc:	62bb      	str	r3, [r7, #40]	@ 0x28

        /* Parse all the interfaces.  */
        while (interface != UX_NULL)
 800e1be:	e025      	b.n	800e20c <_ux_host_stack_device_resources_free+0x68>
        {

            /* The alternate setting 0 has the selected alternate setting value.  */
            if (interface -> ux_interface_descriptor.bAlternateSetting == 0)
 800e1c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e1c2:	699b      	ldr	r3, [r3, #24]
 800e1c4:	2b00      	cmp	r3, #0
 800e1c6:	d102      	bne.n	800e1ce <_ux_host_stack_device_resources_free+0x2a>
                current_alternate_setting = interface -> ux_interface_current_alternate_setting;
 800e1c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e1ca:	689b      	ldr	r3, [r3, #8]
 800e1cc:	623b      	str	r3, [r7, #32]

            /* If this is the selected interface, we need to free all the endpoints 
            attached to the alternate setting for this interface.  */
            endpoint =  interface -> ux_interface_first_endpoint;
 800e1ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e1d0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e1d2:	627b      	str	r3, [r7, #36]	@ 0x24
            
            /* Parse all the endpoints.  */
            while (endpoint != UX_NULL)
 800e1d4:	e00f      	b.n	800e1f6 <_ux_host_stack_device_resources_free+0x52>
            {

                /* Check if this is the selected interface.  */
                if (interface -> ux_interface_descriptor.bAlternateSetting == current_alternate_setting)
 800e1d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e1d8:	699b      	ldr	r3, [r3, #24]
 800e1da:	6a3a      	ldr	r2, [r7, #32]
 800e1dc:	429a      	cmp	r2, r3
 800e1de:	d102      	bne.n	800e1e6 <_ux_host_stack_device_resources_free+0x42>
                {

                    /* Delete the endpoint instance first.  */
                    _ux_host_stack_endpoint_instance_delete(endpoint);
 800e1e0:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800e1e2:	f000 f8c3 	bl	800e36c <_ux_host_stack_endpoint_instance_delete>
                }

                /* Memorize the endpoint container address.  */
                container =  (VOID *) endpoint;                  
 800e1e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e1e8:	60fb      	str	r3, [r7, #12]
                
                /* Get the next endpoint.  */      
                endpoint =  endpoint -> ux_endpoint_next_endpoint;
 800e1ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e1ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e1ee:	627b      	str	r3, [r7, #36]	@ 0x24
                
                /* Delete the endpoint container.  */
                _ux_utility_memory_free(container);
 800e1f0:	68f8      	ldr	r0, [r7, #12]
 800e1f2:	f001 fabf 	bl	800f774 <_ux_utility_memory_free>
            while (endpoint != UX_NULL)
 800e1f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e1f8:	2b00      	cmp	r3, #0
 800e1fa:	d1ec      	bne.n	800e1d6 <_ux_host_stack_device_resources_free+0x32>
            }
            
            
            /* Memorize the interface container address.  */
            container =  (VOID *) interface;                  
 800e1fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e1fe:	60fb      	str	r3, [r7, #12]
                
            /* Get the next interface.  */      
            interface =  interface -> ux_interface_next_interface;
 800e200:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e202:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800e204:	62bb      	str	r3, [r7, #40]	@ 0x28

            /* Delete the interface container.  */
            _ux_utility_memory_free(container);
 800e206:	68f8      	ldr	r0, [r7, #12]
 800e208:	f001 fab4 	bl	800f774 <_ux_utility_memory_free>
        while (interface != UX_NULL)
 800e20c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e20e:	2b00      	cmp	r3, #0
 800e210:	d1d6      	bne.n	800e1c0 <_ux_host_stack_device_resources_free+0x1c>
        }

        /* Memorize this configuration address before we free it.  */
        container =  (VOID *) configuration;
 800e212:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e214:	60fb      	str	r3, [r7, #12]

        /* Move to the next configuration in the list.  */
        configuration =  configuration -> ux_configuration_next_configuration;                                
 800e216:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e218:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e21a:	62fb      	str	r3, [r7, #44]	@ 0x2c

        /* Free the configuration.  */
        _ux_utility_memory_free(container);
 800e21c:	68f8      	ldr	r0, [r7, #12]
 800e21e:	f001 faa9 	bl	800f774 <_ux_utility_memory_free>
    while (configuration != UX_NULL)
 800e222:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e224:	2b00      	cmp	r3, #0
 800e226:	d1c7      	bne.n	800e1b8 <_ux_host_stack_device_resources_free+0x14>
    }                       

    /* We need the HCD address for the control endpoint removal and to free
       the device address.  */
    hcd = UX_DEVICE_HCD_GET(device);
 800e228:	4b29      	ldr	r3, [pc, #164]	@ (800e2d0 <_ux_host_stack_device_resources_free+0x12c>)
 800e22a:	681b      	ldr	r3, [r3, #0]
 800e22c:	68db      	ldr	r3, [r3, #12]
 800e22e:	61fb      	str	r3, [r7, #28]

    /* Was the control endpoint already created ? */
    if (device -> ux_device_control_endpoint.ux_endpoint_state != 0)
 800e230:	687b      	ldr	r3, [r7, #4]
 800e232:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800e236:	2b00      	cmp	r3, #0
 800e238:	d00e      	beq.n	800e258 <_ux_host_stack_device_resources_free+0xb4>
    {

        /* There may be pending transactions on the control endpoint. They need to be aborted.  */
        _ux_host_stack_endpoint_transfer_abort(&device -> ux_device_control_endpoint);
 800e23a:	687b      	ldr	r3, [r7, #4]
 800e23c:	337c      	adds	r3, #124	@ 0x7c
 800e23e:	4618      	mov	r0, r3
 800e240:	f000 f8c0 	bl	800e3c4 <_ux_host_stack_endpoint_transfer_abort>
    
        /* The enumeration thread needs to sleep a while to allow the application or the class that may be using
            the control endpoint to exit properly.  */
        _ux_host_thread_schedule_other(UX_THREAD_PRIORITY_ENUM); 
 800e244:	2014      	movs	r0, #20
 800e246:	f001 fd17 	bl	800fc78 <_ux_utility_thread_schedule_other>
    
        /* The control endpoint should be destroyed at the HCD level.  */
        hcd -> ux_hcd_entry_function(hcd, UX_HCD_DESTROY_ENDPOINT, (VOID *) &device -> ux_device_control_endpoint);
 800e24a:	69fb      	ldr	r3, [r7, #28]
 800e24c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800e24e:	687a      	ldr	r2, [r7, #4]
 800e250:	327c      	adds	r2, #124	@ 0x7c
 800e252:	210f      	movs	r1, #15
 800e254:	69f8      	ldr	r0, [r7, #28]
 800e256:	4798      	blx	r3
    }

    /* The semaphore attached to the control endpoint must be destroyed.  */
    _ux_host_semaphore_delete(&device -> ux_device_control_endpoint.ux_endpoint_transfer_request.ux_transfer_request_semaphore);
 800e258:	687b      	ldr	r3, [r7, #4]
 800e25a:	33f0      	adds	r3, #240	@ 0xf0
 800e25c:	4618      	mov	r0, r3
 800e25e:	f001 fbd6 	bl	800fa0e <_ux_utility_semaphore_delete>

#if UX_MAX_DEVICES > 1
    /* Check if the device had an assigned address.  */
    if (device -> ux_device_address != 0)    
 800e262:	687b      	ldr	r3, [r7, #4]
 800e264:	68db      	ldr	r3, [r3, #12]
 800e266:	2b00      	cmp	r3, #0
 800e268:	d01f      	beq.n	800e2aa <_ux_host_stack_device_resources_free+0x106>

        /* The USB address of this device can now be returned to the pool
           We need the HCD pointer for this operation.  */

        /* Calculate in which byte index the device address belongs.  */
        device_address_byte_index =  (UINT) (device -> ux_device_address-1)/8;        
 800e26a:	687b      	ldr	r3, [r7, #4]
 800e26c:	68db      	ldr	r3, [r3, #12]
 800e26e:	3b01      	subs	r3, #1
 800e270:	08db      	lsrs	r3, r3, #3
 800e272:	61bb      	str	r3, [r7, #24]

        /* Now calculate the amount left in the byte index in bit.  */
        device_address_bit_index =  (UINT) (device -> ux_device_address-1)%8;     
 800e274:	687b      	ldr	r3, [r7, #4]
 800e276:	68db      	ldr	r3, [r3, #12]
 800e278:	3b01      	subs	r3, #1
 800e27a:	f003 0307 	and.w	r3, r3, #7
 800e27e:	617b      	str	r3, [r7, #20]

        /* Build the mask for the address.  */
        device_address_byte =  (UCHAR)(1 << device_address_bit_index);
 800e280:	2201      	movs	r2, #1
 800e282:	697b      	ldr	r3, [r7, #20]
 800e284:	fa02 f303 	lsl.w	r3, r2, r3
 800e288:	74fb      	strb	r3, [r7, #19]

        /* Free the address.  */
        hcd -> ux_hcd_address[device_address_byte_index] &=  (UCHAR)~device_address_byte;
 800e28a:	69fa      	ldr	r2, [r7, #28]
 800e28c:	69bb      	ldr	r3, [r7, #24]
 800e28e:	4413      	add	r3, r2
 800e290:	3378      	adds	r3, #120	@ 0x78
 800e292:	781a      	ldrb	r2, [r3, #0]
 800e294:	7cfb      	ldrb	r3, [r7, #19]
 800e296:	43db      	mvns	r3, r3
 800e298:	b2db      	uxtb	r3, r3
 800e29a:	4013      	ands	r3, r2
 800e29c:	b2d9      	uxtb	r1, r3
 800e29e:	69fa      	ldr	r2, [r7, #28]
 800e2a0:	69bb      	ldr	r3, [r7, #24]
 800e2a2:	4413      	add	r3, r2
 800e2a4:	3378      	adds	r3, #120	@ 0x78
 800e2a6:	460a      	mov	r2, r1
 800e2a8:	701a      	strb	r2, [r3, #0]
    }
#endif

    /* The semaphore for endpoint 0 protection must be destroyed.  */
    _ux_host_semaphore_delete(&device -> ux_device_protection_semaphore);
 800e2aa:	687b      	ldr	r3, [r7, #4]
 800e2ac:	331c      	adds	r3, #28
 800e2ae:	4618      	mov	r0, r3
 800e2b0:	f001 fbad 	bl	800fa0e <_ux_utility_semaphore_delete>

    /* Now this device can be free and its container return to the pool.  */
    _ux_utility_memory_set(device, 0, sizeof(UX_DEVICE)); /* Use case of memset is verified. */
 800e2b4:	f44f 72ae 	mov.w	r2, #348	@ 0x15c
 800e2b8:	2100      	movs	r1, #0
 800e2ba:	6878      	ldr	r0, [r7, #4]
 800e2bc:	f001 fb38 	bl	800f930 <_ux_utility_memory_set>

    /* Mark the device handle as unused.  */
    device -> ux_device_handle =  UX_UNUSED;
 800e2c0:	687b      	ldr	r3, [r7, #4]
 800e2c2:	2200      	movs	r2, #0
 800e2c4:	601a      	str	r2, [r3, #0]

    /* Return successful completion.  */
    return(UX_SUCCESS);
 800e2c6:	2300      	movs	r3, #0
}
 800e2c8:	4618      	mov	r0, r3
 800e2ca:	3730      	adds	r7, #48	@ 0x30
 800e2cc:	46bd      	mov	sp, r7
 800e2ce:	bd80      	pop	{r7, pc}
 800e2d0:	20011f34 	.word	0x20011f34

0800e2d4 <_ux_host_stack_endpoint_instance_create>:
/*                                            added standalone support,   */
/*                                            resulting in version 6.1.10 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_host_stack_endpoint_instance_create(UX_ENDPOINT *endpoint)
{
 800e2d4:	b580      	push	{r7, lr}
 800e2d6:	b086      	sub	sp, #24
 800e2d8:	af00      	add	r7, sp, #0
 800e2da:	6078      	str	r0, [r7, #4]
UINT            status;
UCHAR           endpoint_type;


    /* Obtain the HCD for this endpoint.  */
    hcd = UX_DEVICE_HCD_GET(endpoint -> ux_endpoint_device);
 800e2dc:	4b21      	ldr	r3, [pc, #132]	@ (800e364 <_ux_host_stack_endpoint_instance_create+0x90>)
 800e2de:	681b      	ldr	r3, [r3, #0]
 800e2e0:	68db      	ldr	r3, [r3, #12]
 800e2e2:	617b      	str	r3, [r7, #20]
    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_HOST_STACK_ENDPOINT_INSTANCE_CREATE, endpoint -> ux_endpoint_device, endpoint, 0, 0, UX_TRACE_HOST_STACK_EVENTS, 0, 0)

    
    /* If the endpoint needs guaranteed bandwidth, check if we have enough */
    endpoint_type = (endpoint -> ux_endpoint_descriptor.bmAttributes) & UX_MASK_ENDPOINT_TYPE;
 800e2e4:	687b      	ldr	r3, [r7, #4]
 800e2e6:	699b      	ldr	r3, [r3, #24]
 800e2e8:	b2db      	uxtb	r3, r3
 800e2ea:	f003 0303 	and.w	r3, r3, #3
 800e2ee:	74fb      	strb	r3, [r7, #19]
    switch (endpoint_type)
 800e2f0:	7cfb      	ldrb	r3, [r7, #19]
 800e2f2:	2b00      	cmp	r3, #0
 800e2f4:	d00f      	beq.n	800e316 <_ux_host_stack_endpoint_instance_create+0x42>
 800e2f6:	2b02      	cmp	r3, #2
 800e2f8:	d00d      	beq.n	800e316 <_ux_host_stack_endpoint_instance_create+0x42>
        break;

    default:

        /* Check the bandwidth for this endpoint */
        if (_ux_host_stack_bandwidth_check(hcd, endpoint) != UX_SUCCESS)
 800e2fa:	6879      	ldr	r1, [r7, #4]
 800e2fc:	6978      	ldr	r0, [r7, #20]
 800e2fe:	f7fe ff31 	bl	800d164 <_ux_host_stack_bandwidth_check>
 800e302:	4603      	mov	r3, r0
 800e304:	2b00      	cmp	r3, #0
 800e306:	d008      	beq.n	800e31a <_ux_host_stack_endpoint_instance_create+0x46>
        {

            /* Error trap. */
            _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_ENUMERATOR, UX_NO_BANDWIDTH_AVAILABLE);
 800e308:	2241      	movs	r2, #65	@ 0x41
 800e30a:	2104      	movs	r1, #4
 800e30c:	2002      	movs	r0, #2
 800e30e:	f000 ff8f 	bl	800f230 <_ux_system_error_handler>

            return(UX_NO_BANDWIDTH_AVAILABLE);
 800e312:	2341      	movs	r3, #65	@ 0x41
 800e314:	e021      	b.n	800e35a <_ux_host_stack_endpoint_instance_create+0x86>
        break;
 800e316:	bf00      	nop
 800e318:	e000      	b.n	800e31c <_ux_host_stack_endpoint_instance_create+0x48>
        }


        break;
 800e31a:	bf00      	nop
    }

    /* Create this endpoint.  */
    status = hcd -> ux_hcd_entry_function(hcd, UX_HCD_CREATE_ENDPOINT, (VOID *) endpoint);
 800e31c:	697b      	ldr	r3, [r7, #20]
 800e31e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800e320:	687a      	ldr	r2, [r7, #4]
 800e322:	210e      	movs	r1, #14
 800e324:	6978      	ldr	r0, [r7, #20]
 800e326:	4798      	blx	r3
 800e328:	60f8      	str	r0, [r7, #12]

    /* Check status.  */
    if (status != UX_SUCCESS)
 800e32a:	68fb      	ldr	r3, [r7, #12]
 800e32c:	2b00      	cmp	r3, #0
 800e32e:	d001      	beq.n	800e334 <_ux_host_stack_endpoint_instance_create+0x60>
    {

        /* Return completion status.  */
        return(status);
 800e330:	68fb      	ldr	r3, [r7, #12]
 800e332:	e012      	b.n	800e35a <_ux_host_stack_endpoint_instance_create+0x86>
    }

    /* Claim bandwidth if needed.  */
    if ((endpoint_type == UX_INTERRUPT_ENDPOINT) || (endpoint_type == UX_ISOCHRONOUS_ENDPOINT))
 800e334:	7cfb      	ldrb	r3, [r7, #19]
 800e336:	2b03      	cmp	r3, #3
 800e338:	d002      	beq.n	800e340 <_ux_host_stack_endpoint_instance_create+0x6c>
 800e33a:	7cfb      	ldrb	r3, [r7, #19]
 800e33c:	2b01      	cmp	r3, #1
 800e33e:	d103      	bne.n	800e348 <_ux_host_stack_endpoint_instance_create+0x74>
    {

        /* Claim its bandwidth */
        _ux_host_stack_bandwidth_claim(hcd, endpoint);
 800e340:	6879      	ldr	r1, [r7, #4]
 800e342:	6978      	ldr	r0, [r7, #20]
 800e344:	f7fe ffee 	bl	800d324 <_ux_host_stack_bandwidth_claim>
    }

    /* Create a semaphore for this endpoint to be attached to its transfer request.  */
    status =  _ux_host_semaphore_create(&endpoint -> ux_endpoint_transfer_request.ux_transfer_request_semaphore,
 800e348:	687b      	ldr	r3, [r7, #4]
 800e34a:	3374      	adds	r3, #116	@ 0x74
 800e34c:	2200      	movs	r2, #0
 800e34e:	4906      	ldr	r1, [pc, #24]	@ (800e368 <_ux_host_stack_endpoint_instance_create+0x94>)
 800e350:	4618      	mov	r0, r3
 800e352:	f001 fb42 	bl	800f9da <_ux_utility_semaphore_create>
 800e356:	60f8      	str	r0, [r7, #12]
        UX_TRACE_OBJECT_REGISTER(UX_TRACE_HOST_OBJECT_TYPE_ENDPOINT, endpoint, 0, 0, 0)

    }

    /* Return completion status.  */
    return(status);
 800e358:	68fb      	ldr	r3, [r7, #12]
}
 800e35a:	4618      	mov	r0, r3
 800e35c:	3718      	adds	r7, #24
 800e35e:	46bd      	mov	sp, r7
 800e360:	bd80      	pop	{r7, pc}
 800e362:	bf00      	nop
 800e364:	20011f34 	.word	0x20011f34
 800e368:	08013520 	.word	0x08013520

0800e36c <_ux_host_stack_endpoint_instance_delete>:
/*                                            added standalone support,   */
/*                                            resulting in version 6.1.10 */
/*                                                                        */
/**************************************************************************/
VOID  _ux_host_stack_endpoint_instance_delete(UX_ENDPOINT *endpoint)
{
 800e36c:	b580      	push	{r7, lr}
 800e36e:	b084      	sub	sp, #16
 800e370:	af00      	add	r7, sp, #0
 800e372:	6078      	str	r0, [r7, #4]

UX_HCD          *hcd;

    
    /* Obtain the HCD for this endpoint.  */
    hcd = UX_DEVICE_HCD_GET(endpoint -> ux_endpoint_device);
 800e374:	4b12      	ldr	r3, [pc, #72]	@ (800e3c0 <_ux_host_stack_endpoint_instance_delete+0x54>)
 800e376:	681b      	ldr	r3, [r3, #0]
 800e378:	68db      	ldr	r3, [r3, #12]
 800e37a:	60fb      	str	r3, [r7, #12]

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_HOST_STACK_ENDPOINT_INSTANCE_DELETE, endpoint -> ux_endpoint_device, endpoint, 0, 0, UX_TRACE_HOST_STACK_EVENTS, 0, 0)
    
    /* Ensure the endpoint had its physical ED allocated.  */
    if (endpoint -> ux_endpoint_ed != UX_NULL)
 800e37c:	687b      	ldr	r3, [r7, #4]
 800e37e:	689b      	ldr	r3, [r3, #8]
 800e380:	2b00      	cmp	r3, #0
 800e382:	d00a      	beq.n	800e39a <_ux_host_stack_endpoint_instance_delete+0x2e>
    {    

        /* Destroy this endpoint.  */
        hcd -> ux_hcd_entry_function(hcd, UX_HCD_DESTROY_ENDPOINT, (VOID *) endpoint);
 800e384:	68fb      	ldr	r3, [r7, #12]
 800e386:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800e388:	687a      	ldr	r2, [r7, #4]
 800e38a:	210f      	movs	r1, #15
 800e38c:	68f8      	ldr	r0, [r7, #12]
 800e38e:	4798      	blx	r3
    
        /* Free the semaphore previously attached to the transfer_request of this endpoint.  */
        _ux_host_semaphore_delete(&endpoint -> ux_endpoint_transfer_request.ux_transfer_request_semaphore);
 800e390:	687b      	ldr	r3, [r7, #4]
 800e392:	3374      	adds	r3, #116	@ 0x74
 800e394:	4618      	mov	r0, r3
 800e396:	f001 fb3a 	bl	800fa0e <_ux_utility_semaphore_delete>
    }

    /* If the endpoint requested guaranteed bandwidth, free it now.  */
    switch ((endpoint -> ux_endpoint_descriptor.bmAttributes) & UX_MASK_ENDPOINT_TYPE)
 800e39a:	687b      	ldr	r3, [r7, #4]
 800e39c:	699b      	ldr	r3, [r3, #24]
 800e39e:	f003 0303 	and.w	r3, r3, #3
 800e3a2:	2b00      	cmp	r3, #0
 800e3a4:	d006      	beq.n	800e3b4 <_ux_host_stack_endpoint_instance_delete+0x48>
 800e3a6:	2b02      	cmp	r3, #2
 800e3a8:	d004      	beq.n	800e3b4 <_ux_host_stack_endpoint_instance_delete+0x48>
        break;

    default:

        /* Reclaim its bandwidth.  */
        _ux_host_stack_bandwidth_release(hcd, endpoint);
 800e3aa:	6879      	ldr	r1, [r7, #4]
 800e3ac:	68f8      	ldr	r0, [r7, #12]
 800e3ae:	f7ff f887 	bl	800d4c0 <_ux_host_stack_bandwidth_release>

    /* If trace is enabled, register this object.  */
    UX_TRACE_OBJECT_UNREGISTER(endpoint);

    /* Return to caller.  */
    return;    
 800e3b2:	e000      	b.n	800e3b6 <_ux_host_stack_endpoint_instance_delete+0x4a>
        break;
 800e3b4:	bf00      	nop
    return;    
 800e3b6:	bf00      	nop
}
 800e3b8:	3710      	adds	r7, #16
 800e3ba:	46bd      	mov	sp, r7
 800e3bc:	bd80      	pop	{r7, pc}
 800e3be:	bf00      	nop
 800e3c0:	20011f34 	.word	0x20011f34

0800e3c4 <_ux_host_stack_endpoint_transfer_abort>:
/*  09-30-2020     Chaoqiong Xiao           Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_host_stack_endpoint_transfer_abort(UX_ENDPOINT *endpoint)
{
 800e3c4:	b580      	push	{r7, lr}
 800e3c6:	b084      	sub	sp, #16
 800e3c8:	af00      	add	r7, sp, #0
 800e3ca:	6078      	str	r0, [r7, #4]
    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_HOST_STACK_ENDPOINT_TRANSFER_ABORT, endpoint, 0, 0, 0, UX_TRACE_HOST_STACK_EVENTS, 0, 0)

    /* Since we only have one transfer_request per endpoint, use the regular 
       abort transfer request function.  */
    status =  _ux_host_stack_transfer_request_abort(&endpoint -> ux_endpoint_transfer_request);
 800e3cc:	687b      	ldr	r3, [r7, #4]
 800e3ce:	3330      	adds	r3, #48	@ 0x30
 800e3d0:	4618      	mov	r0, r3
 800e3d2:	f000 fef3 	bl	800f1bc <_ux_host_stack_transfer_request_abort>
 800e3d6:	60f8      	str	r0, [r7, #12]

    /* Return completion status.  */
    return(status);
 800e3d8:	68fb      	ldr	r3, [r7, #12]
}
 800e3da:	4618      	mov	r0, r3
 800e3dc:	3710      	adds	r7, #16
 800e3de:	46bd      	mov	sp, r7
 800e3e0:	bd80      	pop	{r7, pc}
	...

0800e3e4 <_ux_host_stack_enum_thread_entry>:
/*                                            refined macros names,       */
/*                                            resulting in version 6.1.10 */
/*                                                                        */
/**************************************************************************/
VOID  _ux_host_stack_enum_thread_entry(ULONG input)
{
 800e3e4:	b580      	push	{r7, lr}
 800e3e6:	b082      	sub	sp, #8
 800e3e8:	af00      	add	r7, sp, #0
 800e3ea:	6078      	str	r0, [r7, #4]
    /* Loop forever waiting for changes signaled through the semaphore. */     
    while (1)
    {   

        /* Wait for the semaphore to be put by the root hub or a regular hub.  */
        _ux_host_semaphore_get_norc(&_ux_system_host -> ux_system_host_enum_semaphore, UX_WAIT_FOREVER);
 800e3ec:	4b0a      	ldr	r3, [pc, #40]	@ (800e418 <_ux_host_stack_enum_thread_entry+0x34>)
 800e3ee:	681b      	ldr	r3, [r3, #0]
 800e3f0:	33d8      	adds	r3, #216	@ 0xd8
 800e3f2:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 800e3f6:	4618      	mov	r0, r3
 800e3f8:	f001 fb16 	bl	800fa28 <_ux_utility_semaphore_get>

#if UX_MAX_DEVICES > 1
        /* We try the hub first. For this we look into the USBX project
           structure to see if there is at least one hub.  */
        if (_ux_system_host -> ux_system_host_enum_hub_function != UX_NULL)
 800e3fc:	4b06      	ldr	r3, [pc, #24]	@ (800e418 <_ux_host_stack_enum_thread_entry+0x34>)
 800e3fe:	681b      	ldr	r3, [r3, #0]
 800e400:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800e404:	2b00      	cmp	r3, #0
 800e406:	d004      	beq.n	800e412 <_ux_host_stack_enum_thread_entry+0x2e>
        {

            /* Yes, there is a HUB function, call it!  */
            _ux_system_host -> ux_system_host_enum_hub_function();
 800e408:	4b03      	ldr	r3, [pc, #12]	@ (800e418 <_ux_host_stack_enum_thread_entry+0x34>)
 800e40a:	681b      	ldr	r3, [r3, #0]
 800e40c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800e410:	4798      	blx	r3
        }
#endif

        /* The signal may be also coming from the root hub, call the root hub handler.  */
        _ux_host_stack_rh_change_process();
 800e412:	f000 fcff 	bl	800ee14 <_ux_host_stack_rh_change_process>
        _ux_host_semaphore_get_norc(&_ux_system_host -> ux_system_host_enum_semaphore, UX_WAIT_FOREVER);
 800e416:	e7e9      	b.n	800e3ec <_ux_host_stack_enum_thread_entry+0x8>
 800e418:	20011f34 	.word	0x20011f34

0800e41c <_ux_host_stack_hcd_register>:
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_host_stack_hcd_register(UCHAR *hcd_name,
                                    UINT (*hcd_init_function)(struct UX_HCD_STRUCT *), ULONG hcd_param1, ULONG hcd_param2)
{
 800e41c:	b580      	push	{r7, lr}
 800e41e:	b088      	sub	sp, #32
 800e420:	af00      	add	r7, sp, #0
 800e422:	60f8      	str	r0, [r7, #12]
 800e424:	60b9      	str	r1, [r7, #8]
 800e426:	607a      	str	r2, [r7, #4]
 800e428:	603b      	str	r3, [r7, #0]

UX_HCD      *hcd;
UINT        status;
#if !defined(UX_NAME_REFERENCED_BY_POINTER)
UINT        hcd_name_length =  0;
 800e42a:	2300      	movs	r3, #0
 800e42c:	617b      	str	r3, [r7, #20]
    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_HOST_STACK_HCD_REGISTER, hcd_name, hcd_param1, hcd_param2, 0, UX_TRACE_HOST_STACK_EVENTS, 0, 0)

#if !defined(UX_NAME_REFERENCED_BY_POINTER)
    /* Get the length of the class name (exclude null-terminator).  */
    status =  _ux_utility_string_length_check(hcd_name, &hcd_name_length, UX_MAX_HCD_NAME_LENGTH);
 800e42e:	f107 0314 	add.w	r3, r7, #20
 800e432:	223f      	movs	r2, #63	@ 0x3f
 800e434:	4619      	mov	r1, r3
 800e436:	68f8      	ldr	r0, [r7, #12]
 800e438:	f001 fb81 	bl	800fb3e <_ux_utility_string_length_check>
 800e43c:	61f8      	str	r0, [r7, #28]
    if (status)
 800e43e:	69fb      	ldr	r3, [r7, #28]
 800e440:	2b00      	cmp	r3, #0
 800e442:	d001      	beq.n	800e448 <_ux_host_stack_hcd_register+0x2c>
        return(status);
 800e444:	69fb      	ldr	r3, [r7, #28]
 800e446:	e023      	b.n	800e490 <_ux_host_stack_hcd_register+0x74>
#endif

    /* Get HCD.  */
    hcd =  _ux_system_host -> ux_system_host_hcd_array;
 800e448:	4b13      	ldr	r3, [pc, #76]	@ (800e498 <_ux_host_stack_hcd_register+0x7c>)
 800e44a:	681b      	ldr	r3, [r3, #0]
 800e44c:	68db      	ldr	r3, [r3, #12]
 800e44e:	61bb      	str	r3, [r7, #24]
    for(hcd_index = 0; hcd_index < _ux_system_host -> ux_system_host_max_hcd; hcd_index++)
    {
#endif

        /* Is this slot available?  */
        if(hcd -> ux_hcd_status == UX_UNUSED)
 800e450:	69bb      	ldr	r3, [r7, #24]
 800e452:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e454:	2b00      	cmp	r3, #0
 800e456:	d11a      	bne.n	800e48e <_ux_host_stack_hcd_register+0x72>
#if defined(UX_NAME_REFERENCED_BY_POINTER)
            hcd -> ux_hcd_name = (const UCHAR *)hcd_name;
#else

            /* Initialize the array of the new controller with its name (include null-terminator).  */
            _ux_utility_memory_copy(hcd -> ux_hcd_name, hcd_name, hcd_name_length + 1); /* Use case of memcpy is verified. */
 800e458:	69b8      	ldr	r0, [r7, #24]
 800e45a:	697b      	ldr	r3, [r7, #20]
 800e45c:	3301      	adds	r3, #1
 800e45e:	461a      	mov	r2, r3
 800e460:	68f9      	ldr	r1, [r7, #12]
 800e462:	f001 f968 	bl	800f736 <_ux_utility_memory_copy>
#endif

            /* Store the hardware resources of the controller */
            hcd -> ux_hcd_io =   hcd_param1;
 800e466:	69bb      	ldr	r3, [r7, #24]
 800e468:	687a      	ldr	r2, [r7, #4]
 800e46a:	66da      	str	r2, [r3, #108]	@ 0x6c
            hcd -> ux_hcd_irq =  hcd_param2;
 800e46c:	69bb      	ldr	r3, [r7, #24]
 800e46e:	683a      	ldr	r2, [r7, #0]
 800e470:	649a      	str	r2, [r3, #72]	@ 0x48

            /* This controller is now used */
            hcd -> ux_hcd_status =  UX_USED;
 800e472:	69bb      	ldr	r3, [r7, #24]
 800e474:	2201      	movs	r2, #1
 800e476:	641a      	str	r2, [r3, #64]	@ 0x40

            /* And we have one new controller registered.  */
            _ux_system_host -> ux_system_host_registered_hcd++;
 800e478:	4b07      	ldr	r3, [pc, #28]	@ (800e498 <_ux_host_stack_hcd_register+0x7c>)
 800e47a:	681b      	ldr	r3, [r3, #0]
 800e47c:	689a      	ldr	r2, [r3, #8]
 800e47e:	3201      	adds	r2, #1
 800e480:	609a      	str	r2, [r3, #8]

            /* We are now calling the HCD driver initialization.  */
            status =  hcd_init_function(hcd);
 800e482:	68bb      	ldr	r3, [r7, #8]
 800e484:	69b8      	ldr	r0, [r7, #24]
 800e486:	4798      	blx	r3
 800e488:	61f8      	str	r0, [r7, #28]

            /* Return the completion status to the caller.  */
            return(status);
 800e48a:	69fb      	ldr	r3, [r7, #28]
 800e48c:	e000      	b.n	800e490 <_ux_host_stack_hcd_register+0x74>
        hcd++;
    }
#endif

    /* We have exhausted the array of the HCDs, return an error.  */
    return(UX_MEMORY_INSUFFICIENT);
 800e48e:	2312      	movs	r3, #18
}
 800e490:	4618      	mov	r0, r3
 800e492:	3720      	adds	r7, #32
 800e494:	46bd      	mov	sp, r7
 800e496:	bd80      	pop	{r7, pc}
 800e498:	20011f34 	.word	0x20011f34

0800e49c <_ux_host_stack_hcd_thread_entry>:
/*                                            refined macros names,       */
/*                                            resulting in version 6.1.10 */
/*                                                                        */
/**************************************************************************/
VOID  _ux_host_stack_hcd_thread_entry(ULONG input)
{
 800e49c:	b580      	push	{r7, lr}
 800e49e:	b088      	sub	sp, #32
 800e4a0:	af00      	add	r7, sp, #0
 800e4a2:	6078      	str	r0, [r7, #4]
    while (1)
    {   

        /* Get the semaphore that signals something is available for this
           thread to process.  */
        _ux_host_semaphore_get_norc(&_ux_system_host -> ux_system_host_hcd_semaphore, UX_WAIT_FOREVER);
 800e4a4:	4b1a      	ldr	r3, [pc, #104]	@ (800e510 <_ux_host_stack_hcd_thread_entry+0x74>)
 800e4a6:	681b      	ldr	r3, [r3, #0]
 800e4a8:	f503 73d6 	add.w	r3, r3, #428	@ 0x1ac
 800e4ac:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 800e4b0:	4618      	mov	r0, r3
 800e4b2:	f001 fab9 	bl	800fa28 <_ux_utility_semaphore_get>
        /* This thread was awaken by one or more HCD controllers. Check each of the HCDs 
           to see who posted work to do. */  
        for(hcd_index = 0; hcd_index < _ux_system_host -> ux_system_host_max_hcd; hcd_index++)
        {
#else
            hcd_index = 0;
 800e4b6:	2300      	movs	r3, #0
 800e4b8:	61fb      	str	r3, [r7, #28]
#endif

            /* Pickup HCD pointer.  */
            hcd =  &_ux_system_host -> ux_system_host_hcd_array[hcd_index];
 800e4ba:	4b15      	ldr	r3, [pc, #84]	@ (800e510 <_ux_host_stack_hcd_thread_entry+0x74>)
 800e4bc:	681b      	ldr	r3, [r3, #0]
 800e4be:	68da      	ldr	r2, [r3, #12]
 800e4c0:	69fb      	ldr	r3, [r7, #28]
 800e4c2:	2194      	movs	r1, #148	@ 0x94
 800e4c4:	fb01 f303 	mul.w	r3, r1, r3
 800e4c8:	4413      	add	r3, r2
 800e4ca:	61bb      	str	r3, [r7, #24]

            /* Is there work to do for this HCD?  */
            if((hcd -> ux_hcd_status == UX_HCD_STATUS_OPERATIONAL) && (hcd -> ux_hcd_thread_signal !=0))
 800e4cc:	69bb      	ldr	r3, [r7, #24]
 800e4ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e4d0:	2b02      	cmp	r3, #2
 800e4d2:	d1e7      	bne.n	800e4a4 <_ux_host_stack_hcd_thread_entry+0x8>
 800e4d4:	69bb      	ldr	r3, [r7, #24]
 800e4d6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800e4d8:	2b00      	cmp	r3, #0
 800e4da:	d0e3      	beq.n	800e4a4 <_ux_host_stack_hcd_thread_entry+0x8>
            {

                /* Yes, call the HCD function to process the work.  */
                hcd -> ux_hcd_entry_function(hcd, UX_HCD_PROCESS_DONE_QUEUE, UX_NULL);
 800e4dc:	69bb      	ldr	r3, [r7, #24]
 800e4de:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800e4e0:	2200      	movs	r2, #0
 800e4e2:	2111      	movs	r1, #17
 800e4e4:	69b8      	ldr	r0, [r7, #24]
 800e4e6:	4798      	blx	r3
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800e4e8:	f3ef 8310 	mrs	r3, PRIMASK
 800e4ec:	60fb      	str	r3, [r7, #12]
    return(posture);
 800e4ee:	68fb      	ldr	r3, [r7, #12]
    int_posture = __get_interrupt_posture();
 800e4f0:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("CPSID i" : : : "memory");
 800e4f2:	b672      	cpsid	i
    return(int_posture);
 800e4f4:	68bb      	ldr	r3, [r7, #8]
                UX_DISABLE
 800e4f6:	617b      	str	r3, [r7, #20]
                hcd -> ux_hcd_thread_signal--;
 800e4f8:	69bb      	ldr	r3, [r7, #24]
 800e4fa:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800e4fc:	1e5a      	subs	r2, r3, #1
 800e4fe:	69bb      	ldr	r3, [r7, #24]
 800e500:	665a      	str	r2, [r3, #100]	@ 0x64
 800e502:	697b      	ldr	r3, [r7, #20]
 800e504:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800e506:	693b      	ldr	r3, [r7, #16]
 800e508:	f383 8810 	msr	PRIMASK, r3
}
 800e50c:	bf00      	nop
        _ux_host_semaphore_get_norc(&_ux_system_host -> ux_system_host_hcd_semaphore, UX_WAIT_FOREVER);
 800e50e:	e7c9      	b.n	800e4a4 <_ux_host_stack_hcd_thread_entry+0x8>
 800e510:	20011f34 	.word	0x20011f34

0800e514 <_ux_host_stack_initialize>:
/*                                            added standalone support,   */
/*                                            resulting in version 6.1.10 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_host_stack_initialize(UINT (*ux_system_host_change_function)(ULONG, UX_HOST_CLASS *, VOID *))
{
 800e514:	b590      	push	{r4, r7, lr}
 800e516:	b08b      	sub	sp, #44	@ 0x2c
 800e518:	af06      	add	r7, sp, #24
 800e51a:	6078      	str	r0, [r7, #4]
    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_HOST_STACK_INITIALIZE, 0, 0, 0, 0, UX_TRACE_HOST_STACK_EVENTS, 0, 0)

    /* Initialize some of the global so that we don't have to recompile the
       core code when one item is adjusted.  */
    _ux_system_host -> ux_system_host_max_ed =        UX_MAX_ED;
 800e51c:	4b71      	ldr	r3, [pc, #452]	@ (800e6e4 <_ux_host_stack_initialize+0x1d0>)
 800e51e:	681b      	ldr	r3, [r3, #0]
 800e520:	2250      	movs	r2, #80	@ 0x50
 800e522:	619a      	str	r2, [r3, #24]
    _ux_system_host -> ux_system_host_max_td =        UX_MAX_TD;
 800e524:	4b6f      	ldr	r3, [pc, #444]	@ (800e6e4 <_ux_host_stack_initialize+0x1d0>)
 800e526:	681b      	ldr	r3, [r3, #0]
 800e528:	2220      	movs	r2, #32
 800e52a:	61da      	str	r2, [r3, #28]
    _ux_system_host -> ux_system_host_max_iso_td =    UX_MAX_ISO_TD;
 800e52c:	4b6d      	ldr	r3, [pc, #436]	@ (800e6e4 <_ux_host_stack_initialize+0x1d0>)
 800e52e:	681b      	ldr	r3, [r3, #0]
 800e530:	2202      	movs	r2, #2
 800e532:	621a      	str	r2, [r3, #32]
    UX_SYSTEM_HOST_MAX_CLASS_SET(UX_MAX_CLASS_DRIVER);
 800e534:	4b6b      	ldr	r3, [pc, #428]	@ (800e6e4 <_ux_host_stack_initialize+0x1d0>)
 800e536:	681b      	ldr	r3, [r3, #0]
 800e538:	2202      	movs	r2, #2
 800e53a:	601a      	str	r2, [r3, #0]
    UX_SYSTEM_HOST_MAX_HCD_SET(UX_MAX_HCD);
    UX_SYSTEM_HOST_MAX_DEVICES_SET(UX_MAX_DEVICES);
 800e53c:	4b69      	ldr	r3, [pc, #420]	@ (800e6e4 <_ux_host_stack_initialize+0x1d0>)
 800e53e:	681b      	ldr	r3, [r3, #0]
 800e540:	2202      	movs	r2, #2
 800e542:	611a      	str	r2, [r3, #16]
    
    /* Set the change device function address.  */
    _ux_system_host -> ux_system_host_change_function =  ux_system_host_change_function;
 800e544:	4b67      	ldr	r3, [pc, #412]	@ (800e6e4 <_ux_host_stack_initialize+0x1d0>)
 800e546:	681b      	ldr	r3, [r3, #0]
 800e548:	687a      	ldr	r2, [r7, #4]
 800e54a:	f8c3 21c8 	str.w	r2, [r3, #456]	@ 0x1c8

    /* Allocate memory for the HCDs.
     * sizeof(UX_HCD)*UX_MAX_HCD overflow is checked outside of the function.
     */
    memory =  _ux_utility_memory_allocate(UX_NO_ALIGN, UX_REGULAR_MEMORY, sizeof(UX_HCD)*UX_MAX_HCD);
 800e54e:	2294      	movs	r2, #148	@ 0x94
 800e550:	2100      	movs	r1, #0
 800e552:	2000      	movs	r0, #0
 800e554:	f000 ffc8 	bl	800f4e8 <_ux_utility_memory_allocate>
 800e558:	60b8      	str	r0, [r7, #8]

    /* Check for successful allocation.  */
    if (memory == UX_NULL)
 800e55a:	68bb      	ldr	r3, [r7, #8]
 800e55c:	2b00      	cmp	r3, #0
 800e55e:	d101      	bne.n	800e564 <_ux_host_stack_initialize+0x50>
        return(UX_MEMORY_INSUFFICIENT);
 800e560:	2312      	movs	r3, #18
 800e562:	e126      	b.n	800e7b2 <_ux_host_stack_initialize+0x29e>

    /* Set to success by default.  */
    status = UX_SUCCESS;
 800e564:	2300      	movs	r3, #0
 800e566:	60fb      	str	r3, [r7, #12]

    /* Store memory in system structure.  */
    _ux_system_host -> ux_system_host_hcd_array =  (UX_HCD *) memory;
 800e568:	4b5e      	ldr	r3, [pc, #376]	@ (800e6e4 <_ux_host_stack_initialize+0x1d0>)
 800e56a:	681b      	ldr	r3, [r3, #0]
 800e56c:	68ba      	ldr	r2, [r7, #8]
 800e56e:	60da      	str	r2, [r3, #12]

    /* Allocate memory for the classes.
     * sizeof(UX_HOST_CLASS)*UX_MAX_CLASS_DRIVER overflow is checked outside of the function.
     */
    memory =  _ux_utility_memory_allocate(UX_NO_ALIGN, UX_REGULAR_MEMORY, sizeof(UX_HOST_CLASS)*UX_MAX_CLASS_DRIVER);
 800e570:	22b0      	movs	r2, #176	@ 0xb0
 800e572:	2100      	movs	r1, #0
 800e574:	2000      	movs	r0, #0
 800e576:	f000 ffb7 	bl	800f4e8 <_ux_utility_memory_allocate>
 800e57a:	60b8      	str	r0, [r7, #8]

    /* Check for successful allocation.  */
    if (memory == UX_NULL)
 800e57c:	68bb      	ldr	r3, [r7, #8]
 800e57e:	2b00      	cmp	r3, #0
 800e580:	d102      	bne.n	800e588 <_ux_host_stack_initialize+0x74>
        status = UX_MEMORY_INSUFFICIENT;
 800e582:	2312      	movs	r3, #18
 800e584:	60fb      	str	r3, [r7, #12]
 800e586:	e003      	b.n	800e590 <_ux_host_stack_initialize+0x7c>
    else

        /* Store memory in system structure.  */
        _ux_system_host -> ux_system_host_class_array =  (UX_HOST_CLASS *) memory;
 800e588:	4b56      	ldr	r3, [pc, #344]	@ (800e6e4 <_ux_host_stack_initialize+0x1d0>)
 800e58a:	681b      	ldr	r3, [r3, #0]
 800e58c:	68ba      	ldr	r2, [r7, #8]
 800e58e:	605a      	str	r2, [r3, #4]

    /* Allocate memory for the device containers.
     * sizeof(UX_DEVICE)*UX_MAX_DEVICES overflow is checked outside of the function.
     */
    if (status == UX_SUCCESS)
 800e590:	68fb      	ldr	r3, [r7, #12]
 800e592:	2b00      	cmp	r3, #0
 800e594:	d110      	bne.n	800e5b8 <_ux_host_stack_initialize+0xa4>
    {
        memory =  _ux_utility_memory_allocate(UX_NO_ALIGN, UX_REGULAR_MEMORY, sizeof(UX_DEVICE)*UX_MAX_DEVICES);
 800e596:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 800e59a:	2100      	movs	r1, #0
 800e59c:	2000      	movs	r0, #0
 800e59e:	f000 ffa3 	bl	800f4e8 <_ux_utility_memory_allocate>
 800e5a2:	60b8      	str	r0, [r7, #8]

        /* Check for successful allocation.  */
        if(memory == UX_NULL)
 800e5a4:	68bb      	ldr	r3, [r7, #8]
 800e5a6:	2b00      	cmp	r3, #0
 800e5a8:	d102      	bne.n	800e5b0 <_ux_host_stack_initialize+0x9c>
            status = UX_MEMORY_INSUFFICIENT;
 800e5aa:	2312      	movs	r3, #18
 800e5ac:	60fb      	str	r3, [r7, #12]
 800e5ae:	e003      	b.n	800e5b8 <_ux_host_stack_initialize+0xa4>
        else

            /* Store memory in system structure.  */
            _ux_system_host -> ux_system_host_device_array =  (UX_DEVICE *) memory;
 800e5b0:	4b4c      	ldr	r3, [pc, #304]	@ (800e6e4 <_ux_host_stack_initialize+0x1d0>)
 800e5b2:	681b      	ldr	r3, [r3, #0]
 800e5b4:	68ba      	ldr	r2, [r7, #8]
 800e5b6:	615a      	str	r2, [r3, #20]

    }

#if !defined(UX_HOST_STANDALONE)
    /* Obtain enough stack for the two USBX host threads.  */
    if (status == UX_SUCCESS)
 800e5b8:	68fb      	ldr	r3, [r7, #12]
 800e5ba:	2b00      	cmp	r3, #0
 800e5bc:	d110      	bne.n	800e5e0 <_ux_host_stack_initialize+0xcc>
    {
        _ux_system_host -> ux_system_host_enum_thread_stack =  _ux_utility_memory_allocate(UX_NO_ALIGN, UX_REGULAR_MEMORY,
 800e5be:	4b49      	ldr	r3, [pc, #292]	@ (800e6e4 <_ux_host_stack_initialize+0x1d0>)
 800e5c0:	681c      	ldr	r4, [r3, #0]
 800e5c2:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800e5c6:	2100      	movs	r1, #0
 800e5c8:	2000      	movs	r0, #0
 800e5ca:	f000 ff8d 	bl	800f4e8 <_ux_utility_memory_allocate>
 800e5ce:	4603      	mov	r3, r0
 800e5d0:	6263      	str	r3, [r4, #36]	@ 0x24
                                                                            UX_HOST_ENUM_THREAD_STACK_SIZE);

        /* Check for successful allocation.  */
        if (_ux_system_host -> ux_system_host_enum_thread_stack == UX_NULL)
 800e5d2:	4b44      	ldr	r3, [pc, #272]	@ (800e6e4 <_ux_host_stack_initialize+0x1d0>)
 800e5d4:	681b      	ldr	r3, [r3, #0]
 800e5d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e5d8:	2b00      	cmp	r3, #0
 800e5da:	d101      	bne.n	800e5e0 <_ux_host_stack_initialize+0xcc>
            status = UX_MEMORY_INSUFFICIENT;
 800e5dc:	2312      	movs	r3, #18
 800e5de:	60fb      	str	r3, [r7, #12]
    }

    /* Allocate another stack area.  */
    if (status == UX_SUCCESS)
 800e5e0:	68fb      	ldr	r3, [r7, #12]
 800e5e2:	2b00      	cmp	r3, #0
 800e5e4:	d112      	bne.n	800e60c <_ux_host_stack_initialize+0xf8>
    {
        _ux_system_host -> ux_system_host_hcd_thread_stack =  _ux_utility_memory_allocate(UX_NO_ALIGN, UX_REGULAR_MEMORY,
 800e5e6:	4b3f      	ldr	r3, [pc, #252]	@ (800e6e4 <_ux_host_stack_initialize+0x1d0>)
 800e5e8:	681c      	ldr	r4, [r3, #0]
 800e5ea:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800e5ee:	2100      	movs	r1, #0
 800e5f0:	2000      	movs	r0, #0
 800e5f2:	f000 ff79 	bl	800f4e8 <_ux_utility_memory_allocate>
 800e5f6:	4603      	mov	r3, r0
 800e5f8:	f8c4 30f8 	str.w	r3, [r4, #248]	@ 0xf8
                                                                            UX_HOST_HCD_THREAD_STACK_SIZE);

        /* Check for successful allocation.  */
        if (_ux_system_host -> ux_system_host_hcd_thread_stack == UX_NULL)
 800e5fc:	4b39      	ldr	r3, [pc, #228]	@ (800e6e4 <_ux_host_stack_initialize+0x1d0>)
 800e5fe:	681b      	ldr	r3, [r3, #0]
 800e600:	f8d3 30f8 	ldr.w	r3, [r3, #248]	@ 0xf8
 800e604:	2b00      	cmp	r3, #0
 800e606:	d101      	bne.n	800e60c <_ux_host_stack_initialize+0xf8>
            status = UX_MEMORY_INSUFFICIENT;
 800e608:	2312      	movs	r3, #18
 800e60a:	60fb      	str	r3, [r7, #12]
    }

    /* Create the semaphores used by the hub and root hub to awake the enumeration thread.  */
    if (status == UX_SUCCESS)
 800e60c:	68fb      	ldr	r3, [r7, #12]
 800e60e:	2b00      	cmp	r3, #0
 800e610:	d10d      	bne.n	800e62e <_ux_host_stack_initialize+0x11a>
    {
        status =  _ux_utility_semaphore_create(&_ux_system_host -> ux_system_host_enum_semaphore, "ux_system_host_enum_semaphore", 0);
 800e612:	4b34      	ldr	r3, [pc, #208]	@ (800e6e4 <_ux_host_stack_initialize+0x1d0>)
 800e614:	681b      	ldr	r3, [r3, #0]
 800e616:	33d8      	adds	r3, #216	@ 0xd8
 800e618:	2200      	movs	r2, #0
 800e61a:	4933      	ldr	r1, [pc, #204]	@ (800e6e8 <_ux_host_stack_initialize+0x1d4>)
 800e61c:	4618      	mov	r0, r3
 800e61e:	f001 f9dc 	bl	800f9da <_ux_utility_semaphore_create>
 800e622:	60f8      	str	r0, [r7, #12]
        if(status != UX_SUCCESS)
 800e624:	68fb      	ldr	r3, [r7, #12]
 800e626:	2b00      	cmp	r3, #0
 800e628:	d001      	beq.n	800e62e <_ux_host_stack_initialize+0x11a>
            status = UX_SEMAPHORE_ERROR;
 800e62a:	2315      	movs	r3, #21
 800e62c:	60fb      	str	r3, [r7, #12]
    }

    /* Create the semaphores used by the HCD to perform the completion phase of transfer_requests.  */
    if (status == UX_SUCCESS)
 800e62e:	68fb      	ldr	r3, [r7, #12]
 800e630:	2b00      	cmp	r3, #0
 800e632:	d10e      	bne.n	800e652 <_ux_host_stack_initialize+0x13e>
    {
        status =  _ux_utility_semaphore_create(&_ux_system_host -> ux_system_host_hcd_semaphore, "ux_system_host_hcd_semaphore", 0);
 800e634:	4b2b      	ldr	r3, [pc, #172]	@ (800e6e4 <_ux_host_stack_initialize+0x1d0>)
 800e636:	681b      	ldr	r3, [r3, #0]
 800e638:	f503 73d6 	add.w	r3, r3, #428	@ 0x1ac
 800e63c:	2200      	movs	r2, #0
 800e63e:	492b      	ldr	r1, [pc, #172]	@ (800e6ec <_ux_host_stack_initialize+0x1d8>)
 800e640:	4618      	mov	r0, r3
 800e642:	f001 f9ca 	bl	800f9da <_ux_utility_semaphore_create>
 800e646:	60f8      	str	r0, [r7, #12]
        if(status != UX_SUCCESS)
 800e648:	68fb      	ldr	r3, [r7, #12]
 800e64a:	2b00      	cmp	r3, #0
 800e64c:	d001      	beq.n	800e652 <_ux_host_stack_initialize+0x13e>
            status = UX_SEMAPHORE_ERROR;
 800e64e:	2315      	movs	r3, #21
 800e650:	60fb      	str	r3, [r7, #12]
    }

    /* Create the enumeration thread of USBX.  */
    if (status == UX_SUCCESS)
 800e652:	68fb      	ldr	r3, [r7, #12]
 800e654:	2b00      	cmp	r3, #0
 800e656:	d11d      	bne.n	800e694 <_ux_host_stack_initialize+0x180>
    {
        status =  _ux_utility_thread_create(&_ux_system_host -> ux_system_host_enum_thread, "ux_system_host_enum_thread", _ux_host_stack_enum_thread_entry,
 800e658:	4b22      	ldr	r3, [pc, #136]	@ (800e6e4 <_ux_host_stack_initialize+0x1d0>)
 800e65a:	681b      	ldr	r3, [r3, #0]
 800e65c:	f103 0028 	add.w	r0, r3, #40	@ 0x28
                            0, _ux_system_host -> ux_system_host_enum_thread_stack,
 800e660:	4b20      	ldr	r3, [pc, #128]	@ (800e6e4 <_ux_host_stack_initialize+0x1d0>)
 800e662:	681b      	ldr	r3, [r3, #0]
 800e664:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        status =  _ux_utility_thread_create(&_ux_system_host -> ux_system_host_enum_thread, "ux_system_host_enum_thread", _ux_host_stack_enum_thread_entry,
 800e666:	2201      	movs	r2, #1
 800e668:	9205      	str	r2, [sp, #20]
 800e66a:	2200      	movs	r2, #0
 800e66c:	9204      	str	r2, [sp, #16]
 800e66e:	2214      	movs	r2, #20
 800e670:	9203      	str	r2, [sp, #12]
 800e672:	2214      	movs	r2, #20
 800e674:	9202      	str	r2, [sp, #8]
 800e676:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800e67a:	9201      	str	r2, [sp, #4]
 800e67c:	9300      	str	r3, [sp, #0]
 800e67e:	2300      	movs	r3, #0
 800e680:	4a1b      	ldr	r2, [pc, #108]	@ (800e6f0 <_ux_host_stack_initialize+0x1dc>)
 800e682:	491c      	ldr	r1, [pc, #112]	@ (800e6f4 <_ux_host_stack_initialize+0x1e0>)
 800e684:	f001 faa1 	bl	800fbca <_ux_utility_thread_create>
 800e688:	60f8      	str	r0, [r7, #12]
                            UX_HOST_ENUM_THREAD_STACK_SIZE, UX_THREAD_PRIORITY_ENUM,
                            UX_THREAD_PRIORITY_ENUM, UX_NO_TIME_SLICE, UX_AUTO_START);
                            
        /* Check the completion status.  */
        if(status != UX_SUCCESS)
 800e68a:	68fb      	ldr	r3, [r7, #12]
 800e68c:	2b00      	cmp	r3, #0
 800e68e:	d001      	beq.n	800e694 <_ux_host_stack_initialize+0x180>
            status = UX_THREAD_ERROR;
 800e690:	2316      	movs	r3, #22
 800e692:	60fb      	str	r3, [r7, #12]
    }

    /* Create the HCD thread of USBX.  */
    if (status == UX_SUCCESS)
 800e694:	68fb      	ldr	r3, [r7, #12]
 800e696:	2b00      	cmp	r3, #0
 800e698:	d11e      	bne.n	800e6d8 <_ux_host_stack_initialize+0x1c4>
    {
        status =  _ux_utility_thread_create(&_ux_system_host -> ux_system_host_hcd_thread, "ux_host_stack_hcd_thread", _ux_host_stack_hcd_thread_entry,
 800e69a:	4b12      	ldr	r3, [pc, #72]	@ (800e6e4 <_ux_host_stack_initialize+0x1d0>)
 800e69c:	681b      	ldr	r3, [r3, #0]
 800e69e:	f103 00fc 	add.w	r0, r3, #252	@ 0xfc
                            0, _ux_system_host -> ux_system_host_hcd_thread_stack,
 800e6a2:	4b10      	ldr	r3, [pc, #64]	@ (800e6e4 <_ux_host_stack_initialize+0x1d0>)
 800e6a4:	681b      	ldr	r3, [r3, #0]
 800e6a6:	f8d3 30f8 	ldr.w	r3, [r3, #248]	@ 0xf8
        status =  _ux_utility_thread_create(&_ux_system_host -> ux_system_host_hcd_thread, "ux_host_stack_hcd_thread", _ux_host_stack_hcd_thread_entry,
 800e6aa:	2201      	movs	r2, #1
 800e6ac:	9205      	str	r2, [sp, #20]
 800e6ae:	2200      	movs	r2, #0
 800e6b0:	9204      	str	r2, [sp, #16]
 800e6b2:	2202      	movs	r2, #2
 800e6b4:	9203      	str	r2, [sp, #12]
 800e6b6:	2202      	movs	r2, #2
 800e6b8:	9202      	str	r2, [sp, #8]
 800e6ba:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800e6be:	9201      	str	r2, [sp, #4]
 800e6c0:	9300      	str	r3, [sp, #0]
 800e6c2:	2300      	movs	r3, #0
 800e6c4:	4a0c      	ldr	r2, [pc, #48]	@ (800e6f8 <_ux_host_stack_initialize+0x1e4>)
 800e6c6:	490d      	ldr	r1, [pc, #52]	@ (800e6fc <_ux_host_stack_initialize+0x1e8>)
 800e6c8:	f001 fa7f 	bl	800fbca <_ux_utility_thread_create>
 800e6cc:	60f8      	str	r0, [r7, #12]
                            UX_HOST_HCD_THREAD_STACK_SIZE, UX_THREAD_PRIORITY_HCD,
                            UX_THREAD_PRIORITY_HCD, UX_NO_TIME_SLICE,UX_AUTO_START);

        /* Check the completion status.  */
        if(status != UX_SUCCESS)
 800e6ce:	68fb      	ldr	r3, [r7, #12]
 800e6d0:	2b00      	cmp	r3, #0
 800e6d2:	d001      	beq.n	800e6d8 <_ux_host_stack_initialize+0x1c4>
            status = UX_THREAD_ERROR;
 800e6d4:	2316      	movs	r3, #22
 800e6d6:	60fb      	str	r3, [r7, #12]
    if (_ux_system_host -> ux_system_host_hcd_thread.tx_thread_id != 0)
        _ux_utility_thread_delete(&_ux_system_host -> ux_system_host_hcd_thread);
#else

    /* Return completion status to caller if success.  */
    if (status == UX_SUCCESS)
 800e6d8:	68fb      	ldr	r3, [r7, #12]
 800e6da:	2b00      	cmp	r3, #0
 800e6dc:	d110      	bne.n	800e700 <_ux_host_stack_initialize+0x1ec>
        return(status);
 800e6de:	68fb      	ldr	r3, [r7, #12]
 800e6e0:	e067      	b.n	800e7b2 <_ux_host_stack_initialize+0x29e>
 800e6e2:	bf00      	nop
 800e6e4:	20011f34 	.word	0x20011f34
 800e6e8:	08013540 	.word	0x08013540
 800e6ec:	08013560 	.word	0x08013560
 800e6f0:	0800e3e5 	.word	0x0800e3e5
 800e6f4:	08013580 	.word	0x08013580
 800e6f8:	0800e49d 	.word	0x0800e49d
 800e6fc:	0801359c 	.word	0x0801359c
     * no need to delete it.  */
#endif

#if !defined(UX_HOST_STANDALONE)
    /* Delete _ux_system_host -> ux_system_host_enum_thread.  */
    if (_ux_system_host -> ux_system_host_enum_thread.tx_thread_id != 0)
 800e700:	4b2e      	ldr	r3, [pc, #184]	@ (800e7bc <_ux_host_stack_initialize+0x2a8>)
 800e702:	681b      	ldr	r3, [r3, #0]
 800e704:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e706:	2b00      	cmp	r3, #0
 800e708:	d005      	beq.n	800e716 <_ux_host_stack_initialize+0x202>
        _ux_utility_thread_delete(&_ux_system_host -> ux_system_host_enum_thread);
 800e70a:	4b2c      	ldr	r3, [pc, #176]	@ (800e7bc <_ux_host_stack_initialize+0x2a8>)
 800e70c:	681b      	ldr	r3, [r3, #0]
 800e70e:	3328      	adds	r3, #40	@ 0x28
 800e710:	4618      	mov	r0, r3
 800e712:	f001 fa83 	bl	800fc1c <_ux_utility_thread_delete>
    
    /* Delete _ux_system_host -> ux_system_host_hcd_semaphore.  */
    if (_ux_system_host -> ux_system_host_hcd_semaphore.tx_semaphore_id != 0)
 800e716:	4b29      	ldr	r3, [pc, #164]	@ (800e7bc <_ux_host_stack_initialize+0x2a8>)
 800e718:	681b      	ldr	r3, [r3, #0]
 800e71a:	f8d3 31ac 	ldr.w	r3, [r3, #428]	@ 0x1ac
 800e71e:	2b00      	cmp	r3, #0
 800e720:	d006      	beq.n	800e730 <_ux_host_stack_initialize+0x21c>
        _ux_utility_semaphore_delete(&_ux_system_host -> ux_system_host_hcd_semaphore);
 800e722:	4b26      	ldr	r3, [pc, #152]	@ (800e7bc <_ux_host_stack_initialize+0x2a8>)
 800e724:	681b      	ldr	r3, [r3, #0]
 800e726:	f503 73d6 	add.w	r3, r3, #428	@ 0x1ac
 800e72a:	4618      	mov	r0, r3
 800e72c:	f001 f96f 	bl	800fa0e <_ux_utility_semaphore_delete>

    /* Delete _ux_system_host -> ux_system_host_enum_semaphore.  */
    if (_ux_system_host -> ux_system_host_enum_semaphore.tx_semaphore_id != 0)
 800e730:	4b22      	ldr	r3, [pc, #136]	@ (800e7bc <_ux_host_stack_initialize+0x2a8>)
 800e732:	681b      	ldr	r3, [r3, #0]
 800e734:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800e738:	2b00      	cmp	r3, #0
 800e73a:	d005      	beq.n	800e748 <_ux_host_stack_initialize+0x234>
        _ux_utility_semaphore_delete(&_ux_system_host -> ux_system_host_enum_semaphore);
 800e73c:	4b1f      	ldr	r3, [pc, #124]	@ (800e7bc <_ux_host_stack_initialize+0x2a8>)
 800e73e:	681b      	ldr	r3, [r3, #0]
 800e740:	33d8      	adds	r3, #216	@ 0xd8
 800e742:	4618      	mov	r0, r3
 800e744:	f001 f963 	bl	800fa0e <_ux_utility_semaphore_delete>

    /* Free _ux_system_host -> ux_system_host_hcd_thread_stack.  */
    if (_ux_system_host -> ux_system_host_hcd_thread_stack)
 800e748:	4b1c      	ldr	r3, [pc, #112]	@ (800e7bc <_ux_host_stack_initialize+0x2a8>)
 800e74a:	681b      	ldr	r3, [r3, #0]
 800e74c:	f8d3 30f8 	ldr.w	r3, [r3, #248]	@ 0xf8
 800e750:	2b00      	cmp	r3, #0
 800e752:	d006      	beq.n	800e762 <_ux_host_stack_initialize+0x24e>
        _ux_utility_memory_free(_ux_system_host -> ux_system_host_hcd_thread_stack);
 800e754:	4b19      	ldr	r3, [pc, #100]	@ (800e7bc <_ux_host_stack_initialize+0x2a8>)
 800e756:	681b      	ldr	r3, [r3, #0]
 800e758:	f8d3 30f8 	ldr.w	r3, [r3, #248]	@ 0xf8
 800e75c:	4618      	mov	r0, r3
 800e75e:	f001 f809 	bl	800f774 <_ux_utility_memory_free>

    /* Free _ux_system_host -> ux_system_host_enum_thread_stack.  */
    if (_ux_system_host -> ux_system_host_enum_thread_stack)
 800e762:	4b16      	ldr	r3, [pc, #88]	@ (800e7bc <_ux_host_stack_initialize+0x2a8>)
 800e764:	681b      	ldr	r3, [r3, #0]
 800e766:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e768:	2b00      	cmp	r3, #0
 800e76a:	d005      	beq.n	800e778 <_ux_host_stack_initialize+0x264>
        _ux_utility_memory_free(_ux_system_host -> ux_system_host_enum_thread_stack);
 800e76c:	4b13      	ldr	r3, [pc, #76]	@ (800e7bc <_ux_host_stack_initialize+0x2a8>)
 800e76e:	681b      	ldr	r3, [r3, #0]
 800e770:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e772:	4618      	mov	r0, r3
 800e774:	f000 fffe 	bl	800f774 <_ux_utility_memory_free>
#endif

    /* Free _ux_system_host -> ux_system_host_device_array.  */
    if (_ux_system_host -> ux_system_host_device_array)
 800e778:	4b10      	ldr	r3, [pc, #64]	@ (800e7bc <_ux_host_stack_initialize+0x2a8>)
 800e77a:	681b      	ldr	r3, [r3, #0]
 800e77c:	695b      	ldr	r3, [r3, #20]
 800e77e:	2b00      	cmp	r3, #0
 800e780:	d005      	beq.n	800e78e <_ux_host_stack_initialize+0x27a>
        _ux_utility_memory_free(_ux_system_host -> ux_system_host_device_array);
 800e782:	4b0e      	ldr	r3, [pc, #56]	@ (800e7bc <_ux_host_stack_initialize+0x2a8>)
 800e784:	681b      	ldr	r3, [r3, #0]
 800e786:	695b      	ldr	r3, [r3, #20]
 800e788:	4618      	mov	r0, r3
 800e78a:	f000 fff3 	bl	800f774 <_ux_utility_memory_free>
    
    /* Free _ux_system_host -> ux_system_host_class_array.  */
    if (_ux_system_host -> ux_system_host_class_array)
 800e78e:	4b0b      	ldr	r3, [pc, #44]	@ (800e7bc <_ux_host_stack_initialize+0x2a8>)
 800e790:	681b      	ldr	r3, [r3, #0]
 800e792:	685b      	ldr	r3, [r3, #4]
 800e794:	2b00      	cmp	r3, #0
 800e796:	d005      	beq.n	800e7a4 <_ux_host_stack_initialize+0x290>
        _ux_utility_memory_free(_ux_system_host -> ux_system_host_class_array);
 800e798:	4b08      	ldr	r3, [pc, #32]	@ (800e7bc <_ux_host_stack_initialize+0x2a8>)
 800e79a:	681b      	ldr	r3, [r3, #0]
 800e79c:	685b      	ldr	r3, [r3, #4]
 800e79e:	4618      	mov	r0, r3
 800e7a0:	f000 ffe8 	bl	800f774 <_ux_utility_memory_free>

    /* Free _ux_system_host -> ux_system_host_hcd_array.  */
    _ux_utility_memory_free(_ux_system_host -> ux_system_host_hcd_array);
 800e7a4:	4b05      	ldr	r3, [pc, #20]	@ (800e7bc <_ux_host_stack_initialize+0x2a8>)
 800e7a6:	681b      	ldr	r3, [r3, #0]
 800e7a8:	68db      	ldr	r3, [r3, #12]
 800e7aa:	4618      	mov	r0, r3
 800e7ac:	f000 ffe2 	bl	800f774 <_ux_utility_memory_free>

    /* Return completion status to caller.  */
    return(status);
 800e7b0:	68fb      	ldr	r3, [r7, #12]
}
 800e7b2:	4618      	mov	r0, r3
 800e7b4:	3714      	adds	r7, #20
 800e7b6:	46bd      	mov	sp, r7
 800e7b8:	bd90      	pop	{r4, r7, pc}
 800e7ba:	bf00      	nop
 800e7bc:	20011f34 	.word	0x20011f34

0800e7c0 <_ux_host_stack_interface_endpoint_get>:
/*  09-30-2020     Chaoqiong Xiao           Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_host_stack_interface_endpoint_get(UX_INTERFACE *interface, UINT endpoint_index, UX_ENDPOINT **endpoint)
{
 800e7c0:	b580      	push	{r7, lr}
 800e7c2:	b086      	sub	sp, #24
 800e7c4:	af00      	add	r7, sp, #0
 800e7c6:	60f8      	str	r0, [r7, #12]
 800e7c8:	60b9      	str	r1, [r7, #8]
 800e7ca:	607a      	str	r2, [r7, #4]

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_HOST_STACK_INTERFACE_ENDPOINT_GET, interface, endpoint_index, 0, 0, UX_TRACE_HOST_STACK_EVENTS, 0, 0)

    /* Do a sanity check on the interface handle.  */
    if (interface -> ux_interface_handle != (ULONG) (ALIGN_TYPE) interface)
 800e7cc:	68fb      	ldr	r3, [r7, #12]
 800e7ce:	681a      	ldr	r2, [r3, #0]
 800e7d0:	68fb      	ldr	r3, [r7, #12]
 800e7d2:	429a      	cmp	r2, r3
 800e7d4:	d006      	beq.n	800e7e4 <_ux_host_stack_interface_endpoint_get+0x24>
    {

        /* Error trap. */
        _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_ENUMERATOR, UX_INTERFACE_HANDLE_UNKNOWN);
 800e7d6:	2252      	movs	r2, #82	@ 0x52
 800e7d8:	2104      	movs	r1, #4
 800e7da:	2002      	movs	r0, #2
 800e7dc:	f000 fd28 	bl	800f230 <_ux_system_error_handler>

        /* If trace is enabled, insert this event into the trace buffer.  */
        UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_INTERFACE_HANDLE_UNKNOWN, interface, 0, 0, UX_TRACE_ERRORS, 0, 0)

        return(UX_INTERFACE_HANDLE_UNKNOWN);
 800e7e0:	2352      	movs	r3, #82	@ 0x52
 800e7e2:	e01d      	b.n	800e820 <_ux_host_stack_interface_endpoint_get+0x60>
    }
            
    /* Start with the endpoint attached to the interface.  */
    current_endpoint =  interface -> ux_interface_first_endpoint;
 800e7e4:	68fb      	ldr	r3, [r7, #12]
 800e7e6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e7e8:	613b      	str	r3, [r7, #16]

    /* The first endpoint has the index 0.  */    
    current_endpoint_index =  0;
 800e7ea:	2300      	movs	r3, #0
 800e7ec:	617b      	str	r3, [r7, #20]
    
    /* Traverse the list of the endpoints until we found the right one.  */        
    while (current_endpoint != UX_NULL)
 800e7ee:	e00e      	b.n	800e80e <_ux_host_stack_interface_endpoint_get+0x4e>
    {

        /* Check if the endpoint index matches the current one.  */
        if (endpoint_index == current_endpoint_index)
 800e7f0:	68ba      	ldr	r2, [r7, #8]
 800e7f2:	697b      	ldr	r3, [r7, #20]
 800e7f4:	429a      	cmp	r2, r3
 800e7f6:	d104      	bne.n	800e802 <_ux_host_stack_interface_endpoint_get+0x42>
        {

            /* Setup the return endpoint pointer.  */
            *endpoint=current_endpoint;
 800e7f8:	687b      	ldr	r3, [r7, #4]
 800e7fa:	693a      	ldr	r2, [r7, #16]
 800e7fc:	601a      	str	r2, [r3, #0]

            /* Return success to the caller.  */
            return(UX_SUCCESS);
 800e7fe:	2300      	movs	r3, #0
 800e800:	e00e      	b.n	800e820 <_ux_host_stack_interface_endpoint_get+0x60>
        }
        
        /* Move to the next endpoint.  */
        current_endpoint =  current_endpoint -> ux_endpoint_next_endpoint;
 800e802:	693b      	ldr	r3, [r7, #16]
 800e804:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e806:	613b      	str	r3, [r7, #16]
        
        /* Move to the next index.  */
        current_endpoint_index++;
 800e808:	697b      	ldr	r3, [r7, #20]
 800e80a:	3301      	adds	r3, #1
 800e80c:	617b      	str	r3, [r7, #20]
    while (current_endpoint != UX_NULL)
 800e80e:	693b      	ldr	r3, [r7, #16]
 800e810:	2b00      	cmp	r3, #0
 800e812:	d1ed      	bne.n	800e7f0 <_ux_host_stack_interface_endpoint_get+0x30>
    }

    /* Error trap. */
    _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_ENUMERATOR, UX_ENDPOINT_HANDLE_UNKNOWN);
 800e814:	2253      	movs	r2, #83	@ 0x53
 800e816:	2104      	movs	r1, #4
 800e818:	2002      	movs	r0, #2
 800e81a:	f000 fd09 	bl	800f230 <_ux_system_error_handler>

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_ENDPOINT_HANDLE_UNKNOWN, endpoint, 0, 0, UX_TRACE_ERRORS, 0, 0)

    /* Return an error!  */
    return(UX_ENDPOINT_HANDLE_UNKNOWN);
 800e81e:	2353      	movs	r3, #83	@ 0x53
}
 800e820:	4618      	mov	r0, r3
 800e822:	3718      	adds	r7, #24
 800e824:	46bd      	mov	sp, r7
 800e826:	bd80      	pop	{r7, pc}

0800e828 <_ux_host_stack_interface_instance_create>:
/*  09-30-2020     Chaoqiong Xiao           Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_host_stack_interface_instance_create(UX_INTERFACE *interface)
{
 800e828:	b580      	push	{r7, lr}
 800e82a:	b084      	sub	sp, #16
 800e82c:	af00      	add	r7, sp, #0
 800e82e:	6078      	str	r0, [r7, #4]

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_HOST_STACK_INTERFACE_INSTANCE_CREATE, interface, 0, 0, 0, UX_TRACE_HOST_STACK_EVENTS, 0, 0)

    /* Obtain the first endpoint for this alternate setting.  */
    endpoint =  interface -> ux_interface_first_endpoint;
 800e830:	687b      	ldr	r3, [r7, #4]
 800e832:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e834:	60fb      	str	r3, [r7, #12]

    /* Loop to create each endpoint.  */
    while (endpoint != UX_NULL)
 800e836:	e00b      	b.n	800e850 <_ux_host_stack_interface_instance_create+0x28>
    {

        /* Create an endpoint for the instance.  */
        status = _ux_host_stack_endpoint_instance_create(endpoint);
 800e838:	68f8      	ldr	r0, [r7, #12]
 800e83a:	f7ff fd4b 	bl	800e2d4 <_ux_host_stack_endpoint_instance_create>
 800e83e:	60b8      	str	r0, [r7, #8]
        
        /* Check status, the controller may have refused the endpoint creation.  */
        if (status != UX_SUCCESS)
 800e840:	68bb      	ldr	r3, [r7, #8]
 800e842:	2b00      	cmp	r3, #0
 800e844:	d001      	beq.n	800e84a <_ux_host_stack_interface_instance_create+0x22>
        
            /* An error occurred at the controller level.  */
            return(status);
 800e846:	68bb      	ldr	r3, [r7, #8]
 800e848:	e006      	b.n	800e858 <_ux_host_stack_interface_instance_create+0x30>
        
        /* Move to next endpoint.  */
        endpoint =  endpoint -> ux_endpoint_next_endpoint;
 800e84a:	68fb      	ldr	r3, [r7, #12]
 800e84c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e84e:	60fb      	str	r3, [r7, #12]
    while (endpoint != UX_NULL)
 800e850:	68fb      	ldr	r3, [r7, #12]
 800e852:	2b00      	cmp	r3, #0
 800e854:	d1f0      	bne.n	800e838 <_ux_host_stack_interface_instance_create+0x10>

    /* If trace is enabled, register this object.  */
    UX_TRACE_OBJECT_REGISTER(UX_TRACE_HOST_OBJECT_TYPE_INTERFACE, interface, 0, 0, 0);

    /* Return completion status.  */
    return(UX_SUCCESS); 
 800e856:	2300      	movs	r3, #0
}
 800e858:	4618      	mov	r0, r3
 800e85a:	3710      	adds	r7, #16
 800e85c:	46bd      	mov	sp, r7
 800e85e:	bd80      	pop	{r7, pc}

0800e860 <_ux_host_stack_interface_instance_delete>:
/*  09-30-2020     Chaoqiong Xiao           Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _ux_host_stack_interface_instance_delete(UX_INTERFACE *interface)
{
 800e860:	b580      	push	{r7, lr}
 800e862:	b084      	sub	sp, #16
 800e864:	af00      	add	r7, sp, #0
 800e866:	6078      	str	r0, [r7, #4]

    /* If trace is enabled, register this object.  */
    UX_TRACE_OBJECT_UNREGISTER(interface);

    /* Obtain the first endpoint for this alternate setting.  */
    endpoint =  interface -> ux_interface_first_endpoint;
 800e868:	687b      	ldr	r3, [r7, #4]
 800e86a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e86c:	60fb      	str	r3, [r7, #12]

    /* Loop to delete each endpoint.  */
    while (endpoint != UX_NULL)
 800e86e:	e005      	b.n	800e87c <_ux_host_stack_interface_instance_delete+0x1c>
    {

        /* Delete endpoint.  */
        _ux_host_stack_endpoint_instance_delete(endpoint);
 800e870:	68f8      	ldr	r0, [r7, #12]
 800e872:	f7ff fd7b 	bl	800e36c <_ux_host_stack_endpoint_instance_delete>

        /* Move to next endpoint. */
        endpoint =  endpoint -> ux_endpoint_next_endpoint;
 800e876:	68fb      	ldr	r3, [r7, #12]
 800e878:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e87a:	60fb      	str	r3, [r7, #12]
    while (endpoint != UX_NULL)
 800e87c:	68fb      	ldr	r3, [r7, #12]
 800e87e:	2b00      	cmp	r3, #0
 800e880:	d1f6      	bne.n	800e870 <_ux_host_stack_interface_instance_delete+0x10>
    }

    /* Return to caller.  */
    return; 
 800e882:	bf00      	nop
}
 800e884:	3710      	adds	r7, #16
 800e886:	46bd      	mov	sp, r7
 800e888:	bd80      	pop	{r7, pc}
	...

0800e88c <_ux_host_stack_interfaces_scan>:
/*  09-30-2020     Chaoqiong Xiao           Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_host_stack_interfaces_scan(UX_CONFIGURATION *configuration, UCHAR * descriptor)
{
 800e88c:	b580      	push	{r7, lr}
 800e88e:	b090      	sub	sp, #64	@ 0x40
 800e890:	af00      	add	r7, sp, #0
 800e892:	6078      	str	r0, [r7, #4]
 800e894:	6039      	str	r1, [r7, #0]
ULONG                               interface_association_descriptor_present;
ULONG                               interface_in_iad_count;
UX_INTERFACE_ASSOCIATION_DESCRIPTOR interface_association;

    /* Retrieve the size of all the configuration descriptor.  */
    total_configuration_length =  configuration -> ux_configuration_descriptor.wTotalLength;
 800e896:	687b      	ldr	r3, [r7, #4]
 800e898:	695b      	ldr	r3, [r3, #20]
 800e89a:	63fb      	str	r3, [r7, #60]	@ 0x3c
    
    /* Set the IAD to false.  */
    interface_association_descriptor_present = UX_FALSE;
 800e89c:	2300      	movs	r3, #0
 800e89e:	63bb      	str	r3, [r7, #56]	@ 0x38

    /* Set the IAD interface count to zero.  */
    interface_in_iad_count = 0;
 800e8a0:	2300      	movs	r3, #0
 800e8a2:	637b      	str	r3, [r7, #52]	@ 0x34

    /* Scan the entire descriptor and search for interfaces. We should also ensure that 
       the descriptor is valid by verifying the length of each descriptor scanned.  */
    while (total_configuration_length)
 800e8a4:	e065      	b.n	800e972 <_ux_host_stack_interfaces_scan+0xe6>
    {

        /* Gather the length and type of the descriptor.  */
        descriptor_length =  *descriptor;
 800e8a6:	683b      	ldr	r3, [r7, #0]
 800e8a8:	781b      	ldrb	r3, [r3, #0]
 800e8aa:	633b      	str	r3, [r7, #48]	@ 0x30
        descriptor_type =    *(descriptor + 1);
 800e8ac:	683b      	ldr	r3, [r7, #0]
 800e8ae:	3301      	adds	r3, #1
 800e8b0:	781b      	ldrb	r3, [r3, #0]
 800e8b2:	62fb      	str	r3, [r7, #44]	@ 0x2c

        /* Make sure this descriptor has at least the minimum length.  */
        if (descriptor_length < 3)
 800e8b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e8b6:	2b02      	cmp	r3, #2
 800e8b8:	d806      	bhi.n	800e8c8 <_ux_host_stack_interfaces_scan+0x3c>
        {

            /* Error trap. */
            _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_ENUMERATOR, UX_DESCRIPTOR_CORRUPTED);
 800e8ba:	2242      	movs	r2, #66	@ 0x42
 800e8bc:	2104      	movs	r1, #4
 800e8be:	2002      	movs	r0, #2
 800e8c0:	f000 fcb6 	bl	800f230 <_ux_system_error_handler>

            /* If trace is enabled, insert this event into the trace buffer.  */
            UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_DESCRIPTOR_CORRUPTED, descriptor, 0, 0, UX_TRACE_ERRORS, 0, 0)

            return(UX_DESCRIPTOR_CORRUPTED);
 800e8c4:	2342      	movs	r3, #66	@ 0x42
 800e8c6:	e058      	b.n	800e97a <_ux_host_stack_interfaces_scan+0xee>
        }            

        /* Check the type for an interface association descriptor.  */
        if (descriptor_type == UX_INTERFACE_ASSOCIATION_DESCRIPTOR_ITEM)
 800e8c8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e8ca:	2b0b      	cmp	r3, #11
 800e8cc:	d113      	bne.n	800e8f6 <_ux_host_stack_interfaces_scan+0x6a>
        {

            /* Parse the interface association descriptor and make it machine independent.  */
            _ux_utility_descriptor_parse(descriptor,
 800e8ce:	f107 0308 	add.w	r3, r7, #8
 800e8d2:	2208      	movs	r2, #8
 800e8d4:	492b      	ldr	r1, [pc, #172]	@ (800e984 <_ux_host_stack_interfaces_scan+0xf8>)
 800e8d6:	6838      	ldr	r0, [r7, #0]
 800e8d8:	f000 fd98 	bl	800f40c <_ux_utility_descriptor_parse>
                            _ux_system_interface_association_descriptor_structure,
                            UX_INTERFACE_ASSOCIATION_DESCRIPTOR_ENTRIES,
                            (UCHAR *) &interface_association);

            /* Retrieve the CLASS/SUBCLASS from descriptor and store it in the configuration instance.  */
            configuration -> ux_configuration_iad_class    = interface_association.bFunctionClass;
 800e8dc:	69ba      	ldr	r2, [r7, #24]
 800e8de:	687b      	ldr	r3, [r7, #4]
 800e8e0:	639a      	str	r2, [r3, #56]	@ 0x38
            configuration -> ux_configuration_iad_subclass = interface_association.bFunctionSubClass;
 800e8e2:	69fa      	ldr	r2, [r7, #28]
 800e8e4:	687b      	ldr	r3, [r7, #4]
 800e8e6:	63da      	str	r2, [r3, #60]	@ 0x3c
            configuration -> ux_configuration_iad_protocol = interface_association.bFunctionProtocol;
 800e8e8:	6a3a      	ldr	r2, [r7, #32]
 800e8ea:	687b      	ldr	r3, [r7, #4]
 800e8ec:	641a      	str	r2, [r3, #64]	@ 0x40

            /* We have an IAD.  */
            interface_association_descriptor_present = UX_TRUE;
 800e8ee:	2301      	movs	r3, #1
 800e8f0:	63bb      	str	r3, [r7, #56]	@ 0x38
            
            /* Memorize the number of interfaces attached to this IAD.  */
            interface_in_iad_count = interface_association.bInterfaceCount;
 800e8f2:	697b      	ldr	r3, [r7, #20]
 800e8f4:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        
        /* Check the type for an interface descriptor.  */
        if (descriptor_type == UX_INTERFACE_DESCRIPTOR_ITEM)
 800e8f6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e8f8:	2b04      	cmp	r3, #4
 800e8fa:	d11e      	bne.n	800e93a <_ux_host_stack_interfaces_scan+0xae>
        {

            /* We have found an interface descriptor. This descriptor contains at least 
               the default alternate setting (with value 0) and may have others.  */
            status =  _ux_host_stack_new_interface_create(configuration, descriptor, total_configuration_length);
 800e8fc:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800e8fe:	6839      	ldr	r1, [r7, #0]
 800e900:	6878      	ldr	r0, [r7, #4]
 800e902:	f000 f9f9 	bl	800ecf8 <_ux_host_stack_new_interface_create>
 800e906:	62b8      	str	r0, [r7, #40]	@ 0x28

            /* Are we within an IAD ? */
            if (interface_association_descriptor_present == UX_TRUE)
 800e908:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e90a:	2b01      	cmp	r3, #1
 800e90c:	d110      	bne.n	800e930 <_ux_host_stack_interfaces_scan+0xa4>
            {

                /* Decrement the number of interfaces attached here.  */
                interface_in_iad_count--;
 800e90e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e910:	3b01      	subs	r3, #1
 800e912:	637b      	str	r3, [r7, #52]	@ 0x34
                
                /* Are we at the end of the interface count ? */
                if (interface_in_iad_count == 0)
 800e914:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e916:	2b00      	cmp	r3, #0
 800e918:	d10a      	bne.n	800e930 <_ux_host_stack_interfaces_scan+0xa4>
                {
    
                    /* Set the IAD to false now.  */
                    interface_association_descriptor_present = UX_FALSE;
 800e91a:	2300      	movs	r3, #0
 800e91c:	63bb      	str	r3, [r7, #56]	@ 0x38

                    /* Reset the IAD Class/Subclass/Protocol. */
                    configuration -> ux_configuration_iad_class    = 0;
 800e91e:	687b      	ldr	r3, [r7, #4]
 800e920:	2200      	movs	r2, #0
 800e922:	639a      	str	r2, [r3, #56]	@ 0x38
                    configuration -> ux_configuration_iad_subclass = 0;
 800e924:	687b      	ldr	r3, [r7, #4]
 800e926:	2200      	movs	r2, #0
 800e928:	63da      	str	r2, [r3, #60]	@ 0x3c
                    configuration -> ux_configuration_iad_protocol = 0;
 800e92a:	687b      	ldr	r3, [r7, #4]
 800e92c:	2200      	movs	r2, #0
 800e92e:	641a      	str	r2, [r3, #64]	@ 0x40

                }
            }

            /* Check return status.  */
            if(status != UX_SUCCESS)
 800e930:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e932:	2b00      	cmp	r3, #0
 800e934:	d001      	beq.n	800e93a <_ux_host_stack_interfaces_scan+0xae>
                return(status);
 800e936:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e938:	e01f      	b.n	800e97a <_ux_host_stack_interfaces_scan+0xee>
        }       

        /* Check the type for an OTG descriptor.  */
        if (descriptor_type == UX_OTG_DESCRIPTOR_ITEM)
 800e93a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e93c:	2b09      	cmp	r3, #9
 800e93e:	d105      	bne.n	800e94c <_ux_host_stack_interfaces_scan+0xc0>
        
            /* Retrieve the bmAttributes for SRP/HNP support.  */
            configuration -> ux_configuration_otg_capabilities = (ULONG) *(descriptor + UX_OTG_BM_ATTRIBUTES);
 800e940:	683b      	ldr	r3, [r7, #0]
 800e942:	3302      	adds	r3, #2
 800e944:	781b      	ldrb	r3, [r3, #0]
 800e946:	461a      	mov	r2, r3
 800e948:	687b      	ldr	r3, [r7, #4]
 800e94a:	609a      	str	r2, [r3, #8]

        /* Verify if the descriptor is still valid.  */
        if (descriptor_length > total_configuration_length)
 800e94c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800e94e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e950:	429a      	cmp	r2, r3
 800e952:	d906      	bls.n	800e962 <_ux_host_stack_interfaces_scan+0xd6>
        {

            /* Error trap. */
            _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_ENUMERATOR, UX_DESCRIPTOR_CORRUPTED);
 800e954:	2242      	movs	r2, #66	@ 0x42
 800e956:	2104      	movs	r1, #4
 800e958:	2002      	movs	r0, #2
 800e95a:	f000 fc69 	bl	800f230 <_ux_system_error_handler>

            /* If trace is enabled, insert this event into the trace buffer.  */
            UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_DESCRIPTOR_CORRUPTED, descriptor, 0, 0, UX_TRACE_ERRORS, 0, 0)

            return(UX_DESCRIPTOR_CORRUPTED);
 800e95e:	2342      	movs	r3, #66	@ 0x42
 800e960:	e00b      	b.n	800e97a <_ux_host_stack_interfaces_scan+0xee>
        }
        /* Jump to the next descriptor if we have not reached the end.  */
        descriptor +=  descriptor_length;
 800e962:	683a      	ldr	r2, [r7, #0]
 800e964:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e966:	4413      	add	r3, r2
 800e968:	603b      	str	r3, [r7, #0]

        /* And adjust the length left to parse in the descriptor.  */
        total_configuration_length -=  descriptor_length;
 800e96a:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800e96c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e96e:	1ad3      	subs	r3, r2, r3
 800e970:	63fb      	str	r3, [r7, #60]	@ 0x3c
    while (total_configuration_length)
 800e972:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e974:	2b00      	cmp	r3, #0
 800e976:	d196      	bne.n	800e8a6 <_ux_host_stack_interfaces_scan+0x1a>
    }

    /* Return successful completion.  */
    return(UX_SUCCESS);
 800e978:	2300      	movs	r3, #0
}
 800e97a:	4618      	mov	r0, r3
 800e97c:	3740      	adds	r7, #64	@ 0x40
 800e97e:	46bd      	mov	sp, r7
 800e980:	bd80      	pop	{r7, pc}
 800e982:	bf00      	nop
 800e984:	20000064 	.word	0x20000064

0800e988 <_ux_host_stack_new_configuration_create>:
/*  09-30-2020     Chaoqiong Xiao           Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _ux_host_stack_new_configuration_create(UX_DEVICE *device, UX_CONFIGURATION *configuration)
{
 800e988:	b480      	push	{r7}
 800e98a:	b085      	sub	sp, #20
 800e98c:	af00      	add	r7, sp, #0
 800e98e:	6078      	str	r0, [r7, #4]
 800e990:	6039      	str	r1, [r7, #0]
    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_HOST_STACK_NEW_CONFIGURATION_CREATE, device, configuration, 0, 0, UX_TRACE_HOST_STACK_EVENTS, 0, 0)

    /* The device that owns this configuration is memorized in the 
       configuration container itself, easier for back chaining.  */
    configuration -> ux_configuration_device =  device;
 800e992:	683b      	ldr	r3, [r7, #0]
 800e994:	687a      	ldr	r2, [r7, #4]
 800e996:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Save the configuration handle in the container, this is for ensuring the
       configuration container is not corrupted.  */
    configuration -> ux_configuration_handle =  (ULONG) (ALIGN_TYPE) configuration;
 800e998:	683a      	ldr	r2, [r7, #0]
 800e99a:	683b      	ldr	r3, [r7, #0]
 800e99c:	601a      	str	r2, [r3, #0]

    /* There is 2 cases for the creation of the configuration descriptor 
       if this is the first one, the configuration descriptor is hooked
       to the device. If it is not the first one, the configuration is 
       hooked to the end of the chain of configurations.  */
    if (device -> ux_device_first_configuration == UX_NULL)
 800e99e:	687b      	ldr	r3, [r7, #4]
 800e9a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e9a2:	2b00      	cmp	r3, #0
 800e9a4:	d103      	bne.n	800e9ae <_ux_host_stack_new_configuration_create+0x26>
    {
        device -> ux_device_first_configuration =  configuration;
 800e9a6:	687b      	ldr	r3, [r7, #4]
 800e9a8:	683a      	ldr	r2, [r7, #0]
 800e9aa:	641a      	str	r2, [r3, #64]	@ 0x40
        /* Hook the new configuration.  */
        list_configuration -> ux_configuration_next_configuration =  configuration;
    }

    /* Return to caller.  */
    return;
 800e9ac:	e00e      	b.n	800e9cc <_ux_host_stack_new_configuration_create+0x44>
        list_configuration =  device -> ux_device_first_configuration;
 800e9ae:	687b      	ldr	r3, [r7, #4]
 800e9b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e9b2:	60fb      	str	r3, [r7, #12]
        while (list_configuration -> ux_configuration_next_configuration != UX_NULL)
 800e9b4:	e002      	b.n	800e9bc <_ux_host_stack_new_configuration_create+0x34>
            list_configuration =  list_configuration -> ux_configuration_next_configuration;
 800e9b6:	68fb      	ldr	r3, [r7, #12]
 800e9b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e9ba:	60fb      	str	r3, [r7, #12]
        while (list_configuration -> ux_configuration_next_configuration != UX_NULL)
 800e9bc:	68fb      	ldr	r3, [r7, #12]
 800e9be:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e9c0:	2b00      	cmp	r3, #0
 800e9c2:	d1f8      	bne.n	800e9b6 <_ux_host_stack_new_configuration_create+0x2e>
        list_configuration -> ux_configuration_next_configuration =  configuration;
 800e9c4:	68fb      	ldr	r3, [r7, #12]
 800e9c6:	683a      	ldr	r2, [r7, #0]
 800e9c8:	631a      	str	r2, [r3, #48]	@ 0x30
    return;
 800e9ca:	bf00      	nop
}
 800e9cc:	3714      	adds	r7, #20
 800e9ce:	46bd      	mov	sp, r7
 800e9d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e9d4:	4770      	bx	lr
	...

0800e9d8 <_ux_host_stack_new_device_create>:
/**************************************************************************/
UINT  _ux_host_stack_new_device_create(UX_HCD *hcd, UX_DEVICE *device_owner,
                                UINT port_index, UINT device_speed,
                                UINT port_max_power,
                                UX_DEVICE **created_device)
{
 800e9d8:	b580      	push	{r7, lr}
 800e9da:	b088      	sub	sp, #32
 800e9dc:	af00      	add	r7, sp, #0
 800e9de:	60f8      	str	r0, [r7, #12]
 800e9e0:	60b9      	str	r1, [r7, #8]
 800e9e2:	607a      	str	r2, [r7, #4]
 800e9e4:	603b      	str	r3, [r7, #0]


#if UX_MAX_DEVICES > 1
    /* Verify the number of devices attached to the HCD already. Normally a HCD
       can have up to 127 devices but that can be tailored.  */
    if (hcd -> ux_hcd_nb_devices > UX_MAX_USB_DEVICES)
 800e9e6:	68fb      	ldr	r3, [r7, #12]
 800e9e8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800e9ea:	2b7f      	cmp	r3, #127	@ 0x7f
 800e9ec:	d906      	bls.n	800e9fc <_ux_host_stack_new_device_create+0x24>
    {

        /* Error trap. */
        _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_ENUMERATOR, UX_TOO_MANY_DEVICES);
 800e9ee:	2211      	movs	r2, #17
 800e9f0:	2104      	movs	r1, #4
 800e9f2:	2002      	movs	r0, #2
 800e9f4:	f000 fc1c 	bl	800f230 <_ux_system_error_handler>

        /* If trace is enabled, insert this event into the trace buffer.  */
        UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_TOO_MANY_DEVICES, 0, 0, 0, UX_TRACE_ERRORS, 0, 0)

        return(UX_TOO_MANY_DEVICES);
 800e9f8:	2311      	movs	r3, #17
 800e9fa:	e093      	b.n	800eb24 <_ux_host_stack_new_device_create+0x14c>
    }
#endif

    /* Get a new device container to store this new device.  */
    device =  _ux_host_stack_new_device_get();
 800e9fc:	f000 f89a 	bl	800eb34 <_ux_host_stack_new_device_get>
 800ea00:	61b8      	str	r0, [r7, #24]
    if (device == UX_NULL)
 800ea02:	69bb      	ldr	r3, [r7, #24]
 800ea04:	2b00      	cmp	r3, #0
 800ea06:	d106      	bne.n	800ea16 <_ux_host_stack_new_device_create+0x3e>
    {

        /* Error trap. */
        _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_ENUMERATOR, UX_TOO_MANY_DEVICES);
 800ea08:	2211      	movs	r2, #17
 800ea0a:	2104      	movs	r1, #4
 800ea0c:	2002      	movs	r0, #2
 800ea0e:	f000 fc0f 	bl	800f230 <_ux_system_error_handler>

        /* If trace is enabled, insert this event into the trace buffer.  */
        UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_TOO_MANY_DEVICES, 0, 0, 0, UX_TRACE_ERRORS, 0, 0)

        return(UX_TOO_MANY_DEVICES);
 800ea12:	2311      	movs	r3, #17
 800ea14:	e086      	b.n	800eb24 <_ux_host_stack_new_device_create+0x14c>
    }

    /* Store the device instance.  */
    *created_device = device;
 800ea16:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ea18:	69ba      	ldr	r2, [r7, #24]
 800ea1a:	601a      	str	r2, [r3, #0]

    /* Increment the number of devices on this bus.  */
    hcd -> ux_hcd_nb_devices++;
 800ea1c:	68fb      	ldr	r3, [r7, #12]
 800ea1e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800ea20:	1c5a      	adds	r2, r3, #1
 800ea22:	68fb      	ldr	r3, [r7, #12]
 800ea24:	661a      	str	r2, [r3, #96]	@ 0x60
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_HOST_STACK_NEW_DEVICE_CREATE, hcd, device_owner, port_index, device, UX_TRACE_HOST_STACK_EVENTS, 0, 0)

    /* At this stage the device is attached but not configured.
       we don't have to worry about power consumption yet.
       Initialize the device structure.  */
    device -> ux_device_handle =         (ULONG) (ALIGN_TYPE) device;
 800ea26:	69ba      	ldr	r2, [r7, #24]
 800ea28:	69bb      	ldr	r3, [r7, #24]
 800ea2a:	601a      	str	r2, [r3, #0]
    device -> ux_device_state =          UX_DEVICE_ATTACHED;
 800ea2c:	69bb      	ldr	r3, [r7, #24]
 800ea2e:	2201      	movs	r2, #1
 800ea30:	609a      	str	r2, [r3, #8]
    device -> ux_device_address =        0;
 800ea32:	69bb      	ldr	r3, [r7, #24]
 800ea34:	2200      	movs	r2, #0
 800ea36:	60da      	str	r2, [r3, #12]
    device -> ux_device_speed =          device_speed;
 800ea38:	69bb      	ldr	r3, [r7, #24]
 800ea3a:	683a      	ldr	r2, [r7, #0]
 800ea3c:	611a      	str	r2, [r3, #16]
    UX_DEVICE_MAX_POWER_SET(device, port_max_power);
 800ea3e:	69bb      	ldr	r3, [r7, #24]
 800ea40:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800ea42:	f8c3 2118 	str.w	r2, [r3, #280]	@ 0x118
    UX_DEVICE_PARENT_SET(device, device_owner);
 800ea46:	69bb      	ldr	r3, [r7, #24]
 800ea48:	68ba      	ldr	r2, [r7, #8]
 800ea4a:	f8c3 2114 	str.w	r2, [r3, #276]	@ 0x114
    UX_DEVICE_HCD_SET(device, hcd);
    UX_DEVICE_PORT_LOCATION_SET(device, port_index);
 800ea4e:	69bb      	ldr	r3, [r7, #24]
 800ea50:	687a      	ldr	r2, [r7, #4]
 800ea52:	f8c3 2110 	str.w	r2, [r3, #272]	@ 0x110
    device -> ux_device_power_source =   UX_DEVICE_BUS_POWERED;
 800ea56:	69bb      	ldr	r3, [r7, #24]
 800ea58:	2201      	movs	r2, #1
 800ea5a:	615a      	str	r2, [r3, #20]

    /* Create a semaphore for the device. This is to protect endpoint 0 mostly for OTG HNP polling. The initial count is 1 as
       a mutex mechanism.  */
    status =  _ux_host_semaphore_create(&device -> ux_device_protection_semaphore, "ux_host_endpoint0_semaphore", 1);
 800ea5c:	69bb      	ldr	r3, [r7, #24]
 800ea5e:	331c      	adds	r3, #28
 800ea60:	2201      	movs	r2, #1
 800ea62:	4932      	ldr	r1, [pc, #200]	@ (800eb2c <_ux_host_stack_new_device_create+0x154>)
 800ea64:	4618      	mov	r0, r3
 800ea66:	f000 ffb8 	bl	800f9da <_ux_utility_semaphore_create>
 800ea6a:	61f8      	str	r0, [r7, #28]

    /* Check semaphore creation.  */
    if (status != UX_SUCCESS)
 800ea6c:	69fb      	ldr	r3, [r7, #28]
 800ea6e:	2b00      	cmp	r3, #0
 800ea70:	d001      	beq.n	800ea76 <_ux_host_stack_new_device_create+0x9e>
    {

        /* Return error. Device resources that have been allocated until this
           point should be freed by the caller via _ux_host_stack_device_resources_free.  */
        return(UX_SEMAPHORE_ERROR);
 800ea72:	2315      	movs	r3, #21
 800ea74:	e056      	b.n	800eb24 <_ux_host_stack_new_device_create+0x14c>
    }

    /* Initialize the default control endpoint permanently attached
       to the device.  */
    control_endpoint =                               &device -> ux_device_control_endpoint;
 800ea76:	69bb      	ldr	r3, [r7, #24]
 800ea78:	337c      	adds	r3, #124	@ 0x7c
 800ea7a:	617b      	str	r3, [r7, #20]
    control_endpoint -> ux_endpoint =                (ULONG) (ALIGN_TYPE) control_endpoint;
 800ea7c:	697a      	ldr	r2, [r7, #20]
 800ea7e:	697b      	ldr	r3, [r7, #20]
 800ea80:	601a      	str	r2, [r3, #0]
    control_endpoint -> ux_endpoint_next_endpoint =  UX_NULL;
 800ea82:	697b      	ldr	r3, [r7, #20]
 800ea84:	2200      	movs	r2, #0
 800ea86:	625a      	str	r2, [r3, #36]	@ 0x24
    control_endpoint -> ux_endpoint_interface =      UX_NULL;
 800ea88:	697b      	ldr	r3, [r7, #20]
 800ea8a:	2200      	movs	r2, #0
 800ea8c:	629a      	str	r2, [r3, #40]	@ 0x28
    control_endpoint -> ux_endpoint_device =         device;
 800ea8e:	697b      	ldr	r3, [r7, #20]
 800ea90:	69ba      	ldr	r2, [r7, #24]
 800ea92:	62da      	str	r2, [r3, #44]	@ 0x2c
    control_endpoint -> ux_endpoint_transfer_request.ux_transfer_request_endpoint = control_endpoint;
 800ea94:	697b      	ldr	r3, [r7, #20]
 800ea96:	697a      	ldr	r2, [r7, #20]
 800ea98:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Create a semaphore for this endpoint to be attached to its transfer request.  */
    status =  _ux_host_semaphore_create(&control_endpoint -> ux_endpoint_transfer_request.ux_transfer_request_semaphore, "ux_host_transfer_request_semaphore", 0);
 800ea9a:	697b      	ldr	r3, [r7, #20]
 800ea9c:	3374      	adds	r3, #116	@ 0x74
 800ea9e:	2200      	movs	r2, #0
 800eaa0:	4923      	ldr	r1, [pc, #140]	@ (800eb30 <_ux_host_stack_new_device_create+0x158>)
 800eaa2:	4618      	mov	r0, r3
 800eaa4:	f000 ff99 	bl	800f9da <_ux_utility_semaphore_create>
 800eaa8:	61f8      	str	r0, [r7, #28]

    /* Check semaphore creation.  */
    if (status != UX_SUCCESS)
 800eaaa:	69fb      	ldr	r3, [r7, #28]
 800eaac:	2b00      	cmp	r3, #0
 800eaae:	d001      	beq.n	800eab4 <_ux_host_stack_new_device_create+0xdc>
    {

        /* Return error. Device resources that have been allocated until this
           point should be freed by the caller via _ux_host_stack_device_resources_free.  */
        return(UX_SEMAPHORE_ERROR);
 800eab0:	2315      	movs	r3, #21
 800eab2:	e037      	b.n	800eb24 <_ux_host_stack_new_device_create+0x14c>
    }

    /* If the device is running in high speed the default max packet size for the control endpoint is 64.
       All other speeds the size is 8.  */
    if (device_speed == UX_HIGH_SPEED_DEVICE)
 800eab4:	683b      	ldr	r3, [r7, #0]
 800eab6:	2b02      	cmp	r3, #2
 800eab8:	d103      	bne.n	800eac2 <_ux_host_stack_new_device_create+0xea>
        control_endpoint -> ux_endpoint_descriptor.wMaxPacketSize =  UX_DEFAULT_HS_MPS;
 800eaba:	697b      	ldr	r3, [r7, #20]
 800eabc:	2240      	movs	r2, #64	@ 0x40
 800eabe:	61da      	str	r2, [r3, #28]
 800eac0:	e002      	b.n	800eac8 <_ux_host_stack_new_device_create+0xf0>
    else
        control_endpoint -> ux_endpoint_descriptor.wMaxPacketSize =  UX_DEFAULT_MPS;
 800eac2:	697b      	ldr	r3, [r7, #20]
 800eac4:	2208      	movs	r2, #8
 800eac6:	61da      	str	r2, [r3, #28]

    /* Create the default control endpoint at the HCD level.  */
    status =  hcd -> ux_hcd_entry_function(hcd, UX_HCD_CREATE_ENDPOINT, (VOID *) control_endpoint);
 800eac8:	68fb      	ldr	r3, [r7, #12]
 800eaca:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800eacc:	697a      	ldr	r2, [r7, #20]
 800eace:	210e      	movs	r1, #14
 800ead0:	68f8      	ldr	r0, [r7, #12]
 800ead2:	4798      	blx	r3
 800ead4:	61f8      	str	r0, [r7, #28]
    /* Enumeration steps will be done in task state machine.  */

#else

    /* Going on to do enumeration (requests).  */
    if (status == UX_SUCCESS)
 800ead6:	69fb      	ldr	r3, [r7, #28]
 800ead8:	2b00      	cmp	r3, #0
 800eada:	d114      	bne.n	800eb06 <_ux_host_stack_new_device_create+0x12e>
    {

        /* Now control endpoint is ready, set state to running. */
        control_endpoint -> ux_endpoint_state =          UX_ENDPOINT_RUNNING;
 800eadc:	697b      	ldr	r3, [r7, #20]
 800eade:	2201      	movs	r2, #1
 800eae0:	605a      	str	r2, [r3, #4]

        /* Set the address of the device. The first time a USB device is
           accessed, it responds to the address 0. We need to change the address
           to a free device address between 1 and 127 ASAP.  */
        status =  _ux_host_stack_device_address_set(device);
 800eae2:	69b8      	ldr	r0, [r7, #24]
 800eae4:	f7ff f946 	bl	800dd74 <_ux_host_stack_device_address_set>
 800eae8:	61f8      	str	r0, [r7, #28]
        if (status == UX_SUCCESS)
 800eaea:	69fb      	ldr	r3, [r7, #28]
 800eaec:	2b00      	cmp	r3, #0
 800eaee:	d10a      	bne.n	800eb06 <_ux_host_stack_new_device_create+0x12e>
        {

            /* Get the device descriptor.  */
            status =  _ux_host_stack_device_descriptor_read(device);
 800eaf0:	69b8      	ldr	r0, [r7, #24]
 800eaf2:	f7ff fa33 	bl	800df5c <_ux_host_stack_device_descriptor_read>
 800eaf6:	61f8      	str	r0, [r7, #28]
            if (status == UX_SUCCESS)
 800eaf8:	69fb      	ldr	r3, [r7, #28]
 800eafa:	2b00      	cmp	r3, #0
 800eafc:	d103      	bne.n	800eb06 <_ux_host_stack_new_device_create+0x12e>
            {

                /* Get the configuration descriptor(s) for the device
                   and parse all the configuration, interface, endpoints...  */
                status =  _ux_host_stack_configuration_enumerate(device);
 800eafe:	69b8      	ldr	r0, [r7, #24]
 800eb00:	f7fe ff78 	bl	800d9f4 <_ux_host_stack_configuration_enumerate>
 800eb04:	61f8      	str	r0, [r7, #28]
    }

    /* Check the status of the previous operations. If there was an
       error during any of the phases, the device resources must be
       freed based on if we want to retry.  */
    if (status == UX_SUCCESS)
 800eb06:	69fb      	ldr	r3, [r7, #28]
 800eb08:	2b00      	cmp	r3, #0
 800eb0a:	d10a      	bne.n	800eb22 <_ux_host_stack_new_device_create+0x14a>

        /* The device, configuration(s), interface(s), endpoint(s) are
           now in order for this device to work. No configuration is set
           yet. First we need to find a class driver that wants to own
           it. There is no need to have an orphan device in a configured state.   */
        status =  _ux_host_stack_class_device_scan(device);
 800eb0c:	69b8      	ldr	r0, [r7, #24]
 800eb0e:	f7fe fdd7 	bl	800d6c0 <_ux_host_stack_class_device_scan>
 800eb12:	61f8      	str	r0, [r7, #28]
        if (status == UX_NO_CLASS_MATCH)
 800eb14:	69fb      	ldr	r3, [r7, #28]
 800eb16:	2b57      	cmp	r3, #87	@ 0x57
 800eb18:	d103      	bne.n	800eb22 <_ux_host_stack_new_device_create+0x14a>
        {

            status =  _ux_host_stack_class_interface_scan(device);
 800eb1a:	69b8      	ldr	r0, [r7, #24]
 800eb1c:	f7fe feba 	bl	800d894 <_ux_host_stack_class_interface_scan>
 800eb20:	61f8      	str	r0, [r7, #28]
    }
#endif

    /* Return status. If there's an error, device resources that have been 
       allocated until this point should be freed by the caller via _ux_host_stack_device_resources_free.  */
    return(status);
 800eb22:	69fb      	ldr	r3, [r7, #28]
}
 800eb24:	4618      	mov	r0, r3
 800eb26:	3720      	adds	r7, #32
 800eb28:	46bd      	mov	sp, r7
 800eb2a:	bd80      	pop	{r7, pc}
 800eb2c:	080135b8 	.word	0x080135b8
 800eb30:	080135d4 	.word	0x080135d4

0800eb34 <_ux_host_stack_new_device_get>:
/*                                            memset and memcpy cases,    */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UX_DEVICE  *_ux_host_stack_new_device_get(VOID)
{
 800eb34:	b580      	push	{r7, lr}
 800eb36:	b082      	sub	sp, #8
 800eb38:	af00      	add	r7, sp, #0
#endif
UX_DEVICE       *device;
    

    /* Start with the first device.  */
    device =  _ux_system_host -> ux_system_host_device_array;    
 800eb3a:	4b13      	ldr	r3, [pc, #76]	@ (800eb88 <_ux_host_stack_new_device_get+0x54>)
 800eb3c:	681b      	ldr	r3, [r3, #0]
 800eb3e:	695b      	ldr	r3, [r3, #20]
 800eb40:	603b      	str	r3, [r7, #0]

#if UX_MAX_DEVICES > 1
    /* Reset the container index.  */
    container_index =  0;
 800eb42:	2300      	movs	r3, #0
 800eb44:	607b      	str	r3, [r7, #4]

    /* Search the list until the end.  */
    while (container_index++ < _ux_system_host -> ux_system_host_max_devices)
 800eb46:	e012      	b.n	800eb6e <_ux_host_stack_new_device_get+0x3a>
#endif
    {

        /* Until we have found an unused entry.  */
        if (device -> ux_device_handle == UX_UNUSED)
 800eb48:	683b      	ldr	r3, [r7, #0]
 800eb4a:	681b      	ldr	r3, [r3, #0]
 800eb4c:	2b00      	cmp	r3, #0
 800eb4e:	d10a      	bne.n	800eb66 <_ux_host_stack_new_device_get+0x32>
        {

            /* Reset the entire entry.  */
            _ux_utility_memory_set(device, 0, sizeof(UX_DEVICE)); /* Use case of memset is verified. */
 800eb50:	f44f 72ae 	mov.w	r2, #348	@ 0x15c
 800eb54:	2100      	movs	r1, #0
 800eb56:	6838      	ldr	r0, [r7, #0]
 800eb58:	f000 feea 	bl	800f930 <_ux_utility_memory_set>

            /* This entry is now used.  */
            device -> ux_device_handle =  UX_USED;
 800eb5c:	683b      	ldr	r3, [r7, #0]
 800eb5e:	2201      	movs	r2, #1
 800eb60:	601a      	str	r2, [r3, #0]

            /* Return the device pointer.  */
            return(device);
 800eb62:	683b      	ldr	r3, [r7, #0]
 800eb64:	e00c      	b.n	800eb80 <_ux_host_stack_new_device_get+0x4c>
        }
#if UX_MAX_DEVICES > 1

        /* Move to the next device entry.  */
        device++;
 800eb66:	683b      	ldr	r3, [r7, #0]
 800eb68:	f503 73ae 	add.w	r3, r3, #348	@ 0x15c
 800eb6c:	603b      	str	r3, [r7, #0]
    while (container_index++ < _ux_system_host -> ux_system_host_max_devices)
 800eb6e:	687b      	ldr	r3, [r7, #4]
 800eb70:	1c5a      	adds	r2, r3, #1
 800eb72:	607a      	str	r2, [r7, #4]
 800eb74:	4a04      	ldr	r2, [pc, #16]	@ (800eb88 <_ux_host_stack_new_device_get+0x54>)
 800eb76:	6812      	ldr	r2, [r2, #0]
 800eb78:	6912      	ldr	r2, [r2, #16]
 800eb7a:	4293      	cmp	r3, r2
 800eb7c:	d3e4      	bcc.n	800eb48 <_ux_host_stack_new_device_get+0x14>
#endif
    }

    /* No unused devices, return NULL.  */
    return(UX_NULL);
 800eb7e:	2300      	movs	r3, #0
}
 800eb80:	4618      	mov	r0, r3
 800eb82:	3708      	adds	r7, #8
 800eb84:	46bd      	mov	sp, r7
 800eb86:	bd80      	pop	{r7, pc}
 800eb88:	20011f34 	.word	0x20011f34

0800eb8c <_ux_host_stack_new_endpoint_create>:
/*                                            resulting in version 6.1.9  */
/*                                                                        */
/**************************************************************************/
UINT  _ux_host_stack_new_endpoint_create(UX_INTERFACE *interface,
                                                 UCHAR * interface_endpoint)
{
 800eb8c:	b580      	push	{r7, lr}
 800eb8e:	b088      	sub	sp, #32
 800eb90:	af00      	add	r7, sp, #0
 800eb92:	6078      	str	r0, [r7, #4]
 800eb94:	6039      	str	r1, [r7, #0]
ULONG           endpoint_type;
ULONG           packet_size;
ULONG           n_tran;

    /* Obtain memory for storing this new endpoint.  */
    endpoint =  (UX_ENDPOINT *) _ux_utility_memory_allocate(UX_NO_ALIGN, UX_REGULAR_MEMORY, sizeof(UX_ENDPOINT));
 800eb96:	2294      	movs	r2, #148	@ 0x94
 800eb98:	2100      	movs	r1, #0
 800eb9a:	2000      	movs	r0, #0
 800eb9c:	f000 fca4 	bl	800f4e8 <_ux_utility_memory_allocate>
 800eba0:	6178      	str	r0, [r7, #20]
    if (endpoint == UX_NULL)
 800eba2:	697b      	ldr	r3, [r7, #20]
 800eba4:	2b00      	cmp	r3, #0
 800eba6:	d101      	bne.n	800ebac <_ux_host_stack_new_endpoint_create+0x20>
        return(UX_MEMORY_INSUFFICIENT);
 800eba8:	2312      	movs	r3, #18
 800ebaa:	e09f      	b.n	800ecec <_ux_host_stack_new_endpoint_create+0x160>
    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_HOST_STACK_NEW_ENDPOINT_CREATE, interface, endpoint, 0, 0, UX_TRACE_HOST_STACK_EVENTS, 0, 0)

    /* Save the endpoint handle in the container, this is for ensuring the
       endpoint container is not corrupted.  */
    endpoint -> ux_endpoint =  (ULONG) (ALIGN_TYPE) endpoint;
 800ebac:	697a      	ldr	r2, [r7, #20]
 800ebae:	697b      	ldr	r3, [r7, #20]
 800ebb0:	601a      	str	r2, [r3, #0]

    /* The endpoint container has a built in transfer_request. 
       The transfer_request needs to point to the endpoint as well.  */
    endpoint -> ux_endpoint_transfer_request.ux_transfer_request_endpoint =  endpoint;
 800ebb2:	697b      	ldr	r3, [r7, #20]
 800ebb4:	697a      	ldr	r2, [r7, #20]
 800ebb6:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Save the pointer to the device. This is useful for the HCD layer.  */
    endpoint -> ux_endpoint_device =  interface -> ux_interface_configuration -> ux_configuration_device;
 800ebb8:	687b      	ldr	r3, [r7, #4]
 800ebba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ebbc:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800ebbe:	697b      	ldr	r3, [r7, #20]
 800ebc0:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Parse the interface descriptor and make it machine independent.  */
    _ux_utility_descriptor_parse(interface_endpoint,
                            _ux_system_endpoint_descriptor_structure,
                            UX_ENDPOINT_DESCRIPTOR_ENTRIES,
                            (UCHAR *) &endpoint -> ux_endpoint_descriptor);
 800ebc2:	697b      	ldr	r3, [r7, #20]
 800ebc4:	330c      	adds	r3, #12
    _ux_utility_descriptor_parse(interface_endpoint,
 800ebc6:	2206      	movs	r2, #6
 800ebc8:	494a      	ldr	r1, [pc, #296]	@ (800ecf4 <_ux_host_stack_new_endpoint_create+0x168>)
 800ebca:	6838      	ldr	r0, [r7, #0]
 800ebcc:	f000 fc1e 	bl	800f40c <_ux_utility_descriptor_parse>

    /* Check endpoint size and interval to see if they are valid.  */
    endpoint_type = endpoint -> ux_endpoint_descriptor.bmAttributes & UX_MASK_ENDPOINT_TYPE;
 800ebd0:	697b      	ldr	r3, [r7, #20]
 800ebd2:	699b      	ldr	r3, [r3, #24]
 800ebd4:	f003 0303 	and.w	r3, r3, #3
 800ebd8:	613b      	str	r3, [r7, #16]

    /* Endpoint size should not be zero.  */
    if (endpoint -> ux_endpoint_descriptor.wMaxPacketSize == 0)
 800ebda:	697b      	ldr	r3, [r7, #20]
 800ebdc:	69db      	ldr	r3, [r3, #28]
 800ebde:	2b00      	cmp	r3, #0
 800ebe0:	d104      	bne.n	800ebec <_ux_host_stack_new_endpoint_create+0x60>
    {
        _ux_utility_memory_free(endpoint);
 800ebe2:	6978      	ldr	r0, [r7, #20]
 800ebe4:	f000 fdc6 	bl	800f774 <_ux_utility_memory_free>
        return(UX_DESCRIPTOR_CORRUPTED);
 800ebe8:	2342      	movs	r3, #66	@ 0x42
 800ebea:	e07f      	b.n	800ecec <_ux_host_stack_new_endpoint_create+0x160>
    }

    /* Control/bulk endpoint, 8, 16, 32, 64, ... 512 can be accepted.
       Note non-standard size in 2^N is accepted since they really works.  */
    if (endpoint_type == UX_CONTROL_ENDPOINT || endpoint_type == UX_BULK_ENDPOINT)
 800ebec:	693b      	ldr	r3, [r7, #16]
 800ebee:	2b00      	cmp	r3, #0
 800ebf0:	d002      	beq.n	800ebf8 <_ux_host_stack_new_endpoint_create+0x6c>
 800ebf2:	693b      	ldr	r3, [r7, #16]
 800ebf4:	2b02      	cmp	r3, #2
 800ebf6:	d119      	bne.n	800ec2c <_ux_host_stack_new_endpoint_create+0xa0>
    {
        for (packet_size = 8; packet_size <= 512; packet_size <<= 1)
 800ebf8:	2308      	movs	r3, #8
 800ebfa:	61bb      	str	r3, [r7, #24]
 800ebfc:	e007      	b.n	800ec0e <_ux_host_stack_new_endpoint_create+0x82>
        {
            if (packet_size == endpoint -> ux_endpoint_descriptor.wMaxPacketSize)
 800ebfe:	697b      	ldr	r3, [r7, #20]
 800ec00:	69db      	ldr	r3, [r3, #28]
 800ec02:	69ba      	ldr	r2, [r7, #24]
 800ec04:	429a      	cmp	r2, r3
 800ec06:	d007      	beq.n	800ec18 <_ux_host_stack_new_endpoint_create+0x8c>
        for (packet_size = 8; packet_size <= 512; packet_size <<= 1)
 800ec08:	69bb      	ldr	r3, [r7, #24]
 800ec0a:	005b      	lsls	r3, r3, #1
 800ec0c:	61bb      	str	r3, [r7, #24]
 800ec0e:	69bb      	ldr	r3, [r7, #24]
 800ec10:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800ec14:	d9f3      	bls.n	800ebfe <_ux_host_stack_new_endpoint_create+0x72>
 800ec16:	e000      	b.n	800ec1a <_ux_host_stack_new_endpoint_create+0x8e>
                break;
 800ec18:	bf00      	nop
        }

        /* If endpoint size not valid, return error.  */
        if (packet_size > 512)
 800ec1a:	69bb      	ldr	r3, [r7, #24]
 800ec1c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800ec20:	d904      	bls.n	800ec2c <_ux_host_stack_new_endpoint_create+0xa0>
        {
            _ux_utility_memory_free(endpoint);
 800ec22:	6978      	ldr	r0, [r7, #20]
 800ec24:	f000 fda6 	bl	800f774 <_ux_utility_memory_free>
            return(UX_DESCRIPTOR_CORRUPTED);
 800ec28:	2342      	movs	r3, #66	@ 0x42
 800ec2a:	e05f      	b.n	800ecec <_ux_host_stack_new_endpoint_create+0x160>
        }
    }

    /* Interrupt/isochronous endpoint, max 1024 and 3 transactions can be accepted.  */
    if (endpoint_type == UX_INTERRUPT_ENDPOINT || endpoint_type == UX_ISOCHRONOUS_ENDPOINT)
 800ec2c:	693b      	ldr	r3, [r7, #16]
 800ec2e:	2b03      	cmp	r3, #3
 800ec30:	d002      	beq.n	800ec38 <_ux_host_stack_new_endpoint_create+0xac>
 800ec32:	693b      	ldr	r3, [r7, #16]
 800ec34:	2b01      	cmp	r3, #1
 800ec36:	d13c      	bne.n	800ecb2 <_ux_host_stack_new_endpoint_create+0x126>
    {

        /* Max size over 1024 is not allowed.  */
        packet_size = endpoint -> ux_endpoint_descriptor.wMaxPacketSize & UX_MAX_PACKET_SIZE_MASK;
 800ec38:	697b      	ldr	r3, [r7, #20]
 800ec3a:	69db      	ldr	r3, [r3, #28]
 800ec3c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800ec40:	61bb      	str	r3, [r7, #24]
        if (packet_size > 1024)
 800ec42:	69bb      	ldr	r3, [r7, #24]
 800ec44:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800ec48:	d904      	bls.n	800ec54 <_ux_host_stack_new_endpoint_create+0xc8>
        {
            _ux_utility_memory_free(endpoint);
 800ec4a:	6978      	ldr	r0, [r7, #20]
 800ec4c:	f000 fd92 	bl	800f774 <_ux_utility_memory_free>
            return(UX_DESCRIPTOR_CORRUPTED);
 800ec50:	2342      	movs	r3, #66	@ 0x42
 800ec52:	e04b      	b.n	800ecec <_ux_host_stack_new_endpoint_create+0x160>
        }

        /* Number transaction over 2 additional is not allowed.  */
        n_tran = endpoint -> ux_endpoint_descriptor.wMaxPacketSize & UX_MAX_NUMBER_OF_TRANSACTIONS_MASK;
 800ec54:	697b      	ldr	r3, [r7, #20]
 800ec56:	69db      	ldr	r3, [r3, #28]
 800ec58:	f403 53c0 	and.w	r3, r3, #6144	@ 0x1800
 800ec5c:	60fb      	str	r3, [r7, #12]
        if (n_tran >= UX_MAX_NUMBER_OF_TRANSACTIONS_MASK)
 800ec5e:	68fb      	ldr	r3, [r7, #12]
 800ec60:	f5b3 5fc0 	cmp.w	r3, #6144	@ 0x1800
 800ec64:	d304      	bcc.n	800ec70 <_ux_host_stack_new_endpoint_create+0xe4>
        {
            _ux_utility_memory_free(endpoint);
 800ec66:	6978      	ldr	r0, [r7, #20]
 800ec68:	f000 fd84 	bl	800f774 <_ux_utility_memory_free>
            return(UX_DESCRIPTOR_CORRUPTED);
 800ec6c:	2342      	movs	r3, #66	@ 0x42
 800ec6e:	e03d      	b.n	800ecec <_ux_host_stack_new_endpoint_create+0x160>
        }

        /* Isochronous/high speed interrupt interval should be 1~16.  */
        if (endpoint -> ux_endpoint_descriptor.bInterval < 1)
 800ec70:	697b      	ldr	r3, [r7, #20]
 800ec72:	6a1b      	ldr	r3, [r3, #32]
 800ec74:	2b00      	cmp	r3, #0
 800ec76:	d104      	bne.n	800ec82 <_ux_host_stack_new_endpoint_create+0xf6>
        {
            _ux_utility_memory_free(endpoint);
 800ec78:	6978      	ldr	r0, [r7, #20]
 800ec7a:	f000 fd7b 	bl	800f774 <_ux_utility_memory_free>
            return(UX_DESCRIPTOR_CORRUPTED);
 800ec7e:	2342      	movs	r3, #66	@ 0x42
 800ec80:	e034      	b.n	800ecec <_ux_host_stack_new_endpoint_create+0x160>
        }
        if ((endpoint_type == UX_ISOCHRONOUS_ENDPOINT) ||
 800ec82:	693b      	ldr	r3, [r7, #16]
 800ec84:	2b01      	cmp	r3, #1
 800ec86:	d005      	beq.n	800ec94 <_ux_host_stack_new_endpoint_create+0x108>
            (interface -> ux_interface_configuration -> ux_configuration_device
 800ec88:	687b      	ldr	r3, [r7, #4]
 800ec8a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ec8c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
                                    -> ux_device_speed == UX_HIGH_SPEED_DEVICE)
 800ec8e:	691b      	ldr	r3, [r3, #16]
        if ((endpoint_type == UX_ISOCHRONOUS_ENDPOINT) ||
 800ec90:	2b02      	cmp	r3, #2
 800ec92:	d108      	bne.n	800eca6 <_ux_host_stack_new_endpoint_create+0x11a>
            )
        {
            if (endpoint -> ux_endpoint_descriptor.bInterval > 16)
 800ec94:	697b      	ldr	r3, [r7, #20]
 800ec96:	6a1b      	ldr	r3, [r3, #32]
 800ec98:	2b10      	cmp	r3, #16
 800ec9a:	d904      	bls.n	800eca6 <_ux_host_stack_new_endpoint_create+0x11a>
            {
                _ux_utility_memory_free(endpoint);
 800ec9c:	6978      	ldr	r0, [r7, #20]
 800ec9e:	f000 fd69 	bl	800f774 <_ux_utility_memory_free>
                return(UX_DESCRIPTOR_CORRUPTED);
 800eca2:	2342      	movs	r3, #66	@ 0x42
 800eca4:	e022      	b.n	800ecec <_ux_host_stack_new_endpoint_create+0x160>
            }
        }

        /* Save final packet size.  */
        packet_size *= (n_tran + 1);
 800eca6:	68fb      	ldr	r3, [r7, #12]
 800eca8:	1c5a      	adds	r2, r3, #1
 800ecaa:	69bb      	ldr	r3, [r7, #24]
 800ecac:	fb02 f303 	mul.w	r3, r2, r3
 800ecb0:	61bb      	str	r3, [r7, #24]
    }

    /* Save transfer packet size.  */
    endpoint -> ux_endpoint_transfer_request.ux_transfer_request_packet_length = packet_size;
 800ecb2:	697b      	ldr	r3, [r7, #20]
 800ecb4:	69ba      	ldr	r2, [r7, #24]
 800ecb6:	669a      	str	r2, [r3, #104]	@ 0x68

    /* The interface that owns this endpoint is memorized in the 
       endpoint container itself, easier for back chaining.  */
    endpoint -> ux_endpoint_interface =  interface;
 800ecb8:	697b      	ldr	r3, [r7, #20]
 800ecba:	687a      	ldr	r2, [r7, #4]
 800ecbc:	629a      	str	r2, [r3, #40]	@ 0x28
    /* There is 2 cases for the creation of the endpoint descriptor 
       if this is the first one, the endpoint descriptor is hooked
       to the interface. 
       If it is not the first one, the endpoint is hooked to the
       end of the chain of endpoints.  */
    if (interface -> ux_interface_first_endpoint == UX_NULL)
 800ecbe:	687b      	ldr	r3, [r7, #4]
 800ecc0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ecc2:	2b00      	cmp	r3, #0
 800ecc4:	d103      	bne.n	800ecce <_ux_host_stack_new_endpoint_create+0x142>
    {

        interface -> ux_interface_first_endpoint =  endpoint;
 800ecc6:	687b      	ldr	r3, [r7, #4]
 800ecc8:	697a      	ldr	r2, [r7, #20]
 800ecca:	639a      	str	r2, [r3, #56]	@ 0x38
 800eccc:	e00d      	b.n	800ecea <_ux_host_stack_new_endpoint_create+0x15e>
    }
    else
    {

        list_endpoint =  interface -> ux_interface_first_endpoint;
 800ecce:	687b      	ldr	r3, [r7, #4]
 800ecd0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ecd2:	61fb      	str	r3, [r7, #28]
        
        /* Traverse the list until the end.  */
        while (list_endpoint -> ux_endpoint_next_endpoint != UX_NULL)
 800ecd4:	e002      	b.n	800ecdc <_ux_host_stack_new_endpoint_create+0x150>
            list_endpoint =  list_endpoint -> ux_endpoint_next_endpoint;
 800ecd6:	69fb      	ldr	r3, [r7, #28]
 800ecd8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ecda:	61fb      	str	r3, [r7, #28]
        while (list_endpoint -> ux_endpoint_next_endpoint != UX_NULL)
 800ecdc:	69fb      	ldr	r3, [r7, #28]
 800ecde:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ece0:	2b00      	cmp	r3, #0
 800ece2:	d1f8      	bne.n	800ecd6 <_ux_host_stack_new_endpoint_create+0x14a>

        /* Hook the endpoint.  */
        list_endpoint -> ux_endpoint_next_endpoint =  endpoint;
 800ece4:	69fb      	ldr	r3, [r7, #28]
 800ece6:	697a      	ldr	r2, [r7, #20]
 800ece8:	625a      	str	r2, [r3, #36]	@ 0x24
    }

    /* Return successful status.  */
    return(UX_SUCCESS);
 800ecea:	2300      	movs	r3, #0
}
 800ecec:	4618      	mov	r0, r3
 800ecee:	3720      	adds	r7, #32
 800ecf0:	46bd      	mov	sp, r7
 800ecf2:	bd80      	pop	{r7, pc}
 800ecf4:	20000038 	.word	0x20000038

0800ecf8 <_ux_host_stack_new_interface_create>:
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_host_stack_new_interface_create(UX_CONFIGURATION *configuration,
                                            UCHAR * descriptor, ULONG length)
{
 800ecf8:	b580      	push	{r7, lr}
 800ecfa:	b08c      	sub	sp, #48	@ 0x30
 800ecfc:	af00      	add	r7, sp, #0
 800ecfe:	60f8      	str	r0, [r7, #12]
 800ed00:	60b9      	str	r1, [r7, #8]
 800ed02:	607a      	str	r2, [r7, #4]
UINT                descriptor_type;
UINT                status;
UCHAR               *this_interface_descriptor;

    /* Obtain memory for storing this new interface.  */
    interface =  (UX_INTERFACE *) _ux_utility_memory_allocate(UX_NO_ALIGN, UX_REGULAR_MEMORY, sizeof(UX_INTERFACE));
 800ed04:	2250      	movs	r2, #80	@ 0x50
 800ed06:	2100      	movs	r1, #0
 800ed08:	2000      	movs	r0, #0
 800ed0a:	f000 fbed 	bl	800f4e8 <_ux_utility_memory_allocate>
 800ed0e:	6278      	str	r0, [r7, #36]	@ 0x24
    
    /* If no memory left, exit with error.  */        
    if (interface == UX_NULL)
 800ed10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ed12:	2b00      	cmp	r3, #0
 800ed14:	d101      	bne.n	800ed1a <_ux_host_stack_new_interface_create+0x22>
        return(UX_MEMORY_INSUFFICIENT);
 800ed16:	2312      	movs	r3, #18
 800ed18:	e076      	b.n	800ee08 <_ux_host_stack_new_interface_create+0x110>

    /* Save the interface handle in the container, this is for ensuring the
       interface container is not corrupted.  */
    interface -> ux_interface_handle =  (ULONG) (ALIGN_TYPE) interface;
 800ed1a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ed1c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ed1e:	601a      	str	r2, [r3, #0]

    /* Parse the interface descriptor and make it machine independent.  */
    _ux_utility_descriptor_parse(descriptor,
                            _ux_system_interface_descriptor_structure,
                            UX_INTERFACE_DESCRIPTOR_ENTRIES,
                            (UCHAR *) &interface -> ux_interface_descriptor);
 800ed20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ed22:	330c      	adds	r3, #12
    _ux_utility_descriptor_parse(descriptor,
 800ed24:	2209      	movs	r2, #9
 800ed26:	493a      	ldr	r1, [pc, #232]	@ (800ee10 <_ux_host_stack_new_interface_create+0x118>)
 800ed28:	68b8      	ldr	r0, [r7, #8]
 800ed2a:	f000 fb6f 	bl	800f40c <_ux_utility_descriptor_parse>

    /* The configuration that owns this interface is memorized in the 
       interface container itself, easier for back chaining.  */
    interface -> ux_interface_configuration =  configuration;
 800ed2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ed30:	68fa      	ldr	r2, [r7, #12]
 800ed32:	641a      	str	r2, [r3, #64]	@ 0x40
    
    /* If the interface belongs to an IAD, remember the IAD Class/SubClass/Protocol.  */
    interface -> ux_interface_iad_class    = configuration -> ux_configuration_iad_class;
 800ed34:	68fb      	ldr	r3, [r7, #12]
 800ed36:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800ed38:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ed3a:	645a      	str	r2, [r3, #68]	@ 0x44
    interface -> ux_interface_iad_subclass = configuration -> ux_configuration_iad_subclass;
 800ed3c:	68fb      	ldr	r3, [r7, #12]
 800ed3e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800ed40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ed42:	649a      	str	r2, [r3, #72]	@ 0x48
    interface -> ux_interface_iad_protocol = configuration -> ux_configuration_iad_protocol;
 800ed44:	68fb      	ldr	r3, [r7, #12]
 800ed46:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800ed48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ed4a:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* There is 2 cases for the creation of the interface descriptor 
       if this is the first one, the interface descriptor is hooked
       to the configuration. If it is not the first one, the interface 
       is hooked to the end of the chain of interfaces.  */
    if (configuration -> ux_configuration_first_interface == UX_NULL)
 800ed4c:	68fb      	ldr	r3, [r7, #12]
 800ed4e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ed50:	2b00      	cmp	r3, #0
 800ed52:	d103      	bne.n	800ed5c <_ux_host_stack_new_interface_create+0x64>
    {
        configuration -> ux_configuration_first_interface =  interface;
 800ed54:	68fb      	ldr	r3, [r7, #12]
 800ed56:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ed58:	62da      	str	r2, [r3, #44]	@ 0x2c
 800ed5a:	e00d      	b.n	800ed78 <_ux_host_stack_new_interface_create+0x80>
    }
    else
    {
    
        list_interface =  configuration -> ux_configuration_first_interface;
 800ed5c:	68fb      	ldr	r3, [r7, #12]
 800ed5e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ed60:	62fb      	str	r3, [r7, #44]	@ 0x2c
        
        /* Traverse the list until we reach the end */
        while (list_interface -> ux_interface_next_interface != UX_NULL)
 800ed62:	e002      	b.n	800ed6a <_ux_host_stack_new_interface_create+0x72>
        {

            list_interface =  list_interface -> ux_interface_next_interface;
 800ed64:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ed66:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ed68:	62fb      	str	r3, [r7, #44]	@ 0x2c
        while (list_interface -> ux_interface_next_interface != UX_NULL)
 800ed6a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ed6c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ed6e:	2b00      	cmp	r3, #0
 800ed70:	d1f8      	bne.n	800ed64 <_ux_host_stack_new_interface_create+0x6c>
        }

        /* Hook the interface.  */
        list_interface -> ux_interface_next_interface =  interface;
 800ed72:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ed74:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ed76:	63da      	str	r2, [r3, #60]	@ 0x3c
    }

    /* Traverse the interface in search of all endpoints that belong to it.
       We need the length remaining in the descriptor and the number of endpoints
       reported for this interface.  */
    number_endpoints =  interface -> ux_interface_descriptor.bNumEndpoints;
 800ed78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ed7a:	69db      	ldr	r3, [r3, #28]
 800ed7c:	62bb      	str	r3, [r7, #40]	@ 0x28

    this_interface_descriptor = descriptor;
 800ed7e:	68bb      	ldr	r3, [r7, #8]
 800ed80:	623b      	str	r3, [r7, #32]

    while (length && (number_endpoints != 0))
 800ed82:	e03a      	b.n	800edfa <_ux_host_stack_new_interface_create+0x102>
    {

        /* Gather the length and type of the descriptor.  */
        descriptor_length =  *descriptor;
 800ed84:	68bb      	ldr	r3, [r7, #8]
 800ed86:	781b      	ldrb	r3, [r3, #0]
 800ed88:	61fb      	str	r3, [r7, #28]
        descriptor_type =    *(descriptor+1);
 800ed8a:	68bb      	ldr	r3, [r7, #8]
 800ed8c:	3301      	adds	r3, #1
 800ed8e:	781b      	ldrb	r3, [r3, #0]
 800ed90:	61bb      	str	r3, [r7, #24]

        /* make sure this descriptor has at least the minimum length.  */
        if (descriptor_length < 3)
 800ed92:	69fb      	ldr	r3, [r7, #28]
 800ed94:	2b02      	cmp	r3, #2
 800ed96:	d806      	bhi.n	800eda6 <_ux_host_stack_new_interface_create+0xae>
        {

            /* Error trap. */
            _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_ENUMERATOR, UX_DESCRIPTOR_CORRUPTED);
 800ed98:	2242      	movs	r2, #66	@ 0x42
 800ed9a:	2104      	movs	r1, #4
 800ed9c:	2002      	movs	r0, #2
 800ed9e:	f000 fa47 	bl	800f230 <_ux_system_error_handler>

            /* If trace is enabled, insert this event into the trace buffer.  */
            UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_DESCRIPTOR_CORRUPTED, descriptor, 0, 0, UX_TRACE_ERRORS, 0, 0)

            return(UX_DESCRIPTOR_CORRUPTED);
 800eda2:	2342      	movs	r3, #66	@ 0x42
 800eda4:	e030      	b.n	800ee08 <_ux_host_stack_new_interface_create+0x110>
        }            

        /* Check the type for an interface descriptor.  */
        if (descriptor_type == UX_ENDPOINT_DESCRIPTOR_ITEM)
 800eda6:	69bb      	ldr	r3, [r7, #24]
 800eda8:	2b05      	cmp	r3, #5
 800edaa:	d10c      	bne.n	800edc6 <_ux_host_stack_new_interface_create+0xce>
        {

            /* We have found an endpoint descriptor for this interface.  */
            status =  _ux_host_stack_new_endpoint_create(interface, descriptor);
 800edac:	68b9      	ldr	r1, [r7, #8]
 800edae:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800edb0:	f7ff feec 	bl	800eb8c <_ux_host_stack_new_endpoint_create>
 800edb4:	6178      	str	r0, [r7, #20]

            /* Check return status.  */
            if(status != UX_SUCCESS)
 800edb6:	697b      	ldr	r3, [r7, #20]
 800edb8:	2b00      	cmp	r3, #0
 800edba:	d001      	beq.n	800edc0 <_ux_host_stack_new_interface_create+0xc8>
                return(status);
 800edbc:	697b      	ldr	r3, [r7, #20]
 800edbe:	e023      	b.n	800ee08 <_ux_host_stack_new_interface_create+0x110>

            number_endpoints--;
 800edc0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800edc2:	3b01      	subs	r3, #1
 800edc4:	62bb      	str	r3, [r7, #40]	@ 0x28
        }       

        /* Verify if the descriptor is still valid, or we moved to next interface.  */
        if ((descriptor_length > length) || (descriptor_type == UX_INTERFACE_DESCRIPTOR_ITEM && descriptor != this_interface_descriptor))
 800edc6:	69fa      	ldr	r2, [r7, #28]
 800edc8:	687b      	ldr	r3, [r7, #4]
 800edca:	429a      	cmp	r2, r3
 800edcc:	d806      	bhi.n	800eddc <_ux_host_stack_new_interface_create+0xe4>
 800edce:	69bb      	ldr	r3, [r7, #24]
 800edd0:	2b04      	cmp	r3, #4
 800edd2:	d10a      	bne.n	800edea <_ux_host_stack_new_interface_create+0xf2>
 800edd4:	68ba      	ldr	r2, [r7, #8]
 800edd6:	6a3b      	ldr	r3, [r7, #32]
 800edd8:	429a      	cmp	r2, r3
 800edda:	d006      	beq.n	800edea <_ux_host_stack_new_interface_create+0xf2>
        {

            /* Error trap. */
            _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_ENUMERATOR, UX_DESCRIPTOR_CORRUPTED);
 800eddc:	2242      	movs	r2, #66	@ 0x42
 800edde:	2104      	movs	r1, #4
 800ede0:	2002      	movs	r0, #2
 800ede2:	f000 fa25 	bl	800f230 <_ux_system_error_handler>

            /* If trace is enabled, insert this event into the trace buffer.  */
            UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_DESCRIPTOR_CORRUPTED, descriptor, 0, 0, UX_TRACE_ERRORS, 0, 0)

            return(UX_DESCRIPTOR_CORRUPTED);
 800ede6:	2342      	movs	r3, #66	@ 0x42
 800ede8:	e00e      	b.n	800ee08 <_ux_host_stack_new_interface_create+0x110>
        }

        /* Jump to the next descriptor if we have not reached the end.  */
        descriptor +=  descriptor_length;
 800edea:	68ba      	ldr	r2, [r7, #8]
 800edec:	69fb      	ldr	r3, [r7, #28]
 800edee:	4413      	add	r3, r2
 800edf0:	60bb      	str	r3, [r7, #8]
        length -=  descriptor_length;
 800edf2:	687a      	ldr	r2, [r7, #4]
 800edf4:	69fb      	ldr	r3, [r7, #28]
 800edf6:	1ad3      	subs	r3, r2, r3
 800edf8:	607b      	str	r3, [r7, #4]
    while (length && (number_endpoints != 0))
 800edfa:	687b      	ldr	r3, [r7, #4]
 800edfc:	2b00      	cmp	r3, #0
 800edfe:	d002      	beq.n	800ee06 <_ux_host_stack_new_interface_create+0x10e>
 800ee00:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ee02:	2b00      	cmp	r3, #0
 800ee04:	d1be      	bne.n	800ed84 <_ux_host_stack_new_interface_create+0x8c>
    }

    /* Return success!  */
    return(UX_SUCCESS);
 800ee06:	2300      	movs	r3, #0
}
 800ee08:	4618      	mov	r0, r3
 800ee0a:	3730      	adds	r7, #48	@ 0x30
 800ee0c:	46bd      	mov	sp, r7
 800ee0e:	bd80      	pop	{r7, pc}
 800ee10:	20000058 	.word	0x20000058

0800ee14 <_ux_host_stack_rh_change_process>:
/*                                            fixed registered HCD scan,  */
/*                                            resulting in version 6.1.2  */
/*                                                                        */
/**************************************************************************/
VOID  _ux_host_stack_rh_change_process(VOID)
{
 800ee14:	b580      	push	{r7, lr}
 800ee16:	b08c      	sub	sp, #48	@ 0x30
 800ee18:	af00      	add	r7, sp, #0
UINT        port_index;
UX_INTERRUPT_SAVE_AREA

    /* This thread was maybe awaken by one or more HCD controllers. Check each 
       of the HCD to see where there has been a change of topology.  */
    for(hcd_index = 0; hcd_index < UX_SYSTEM_HOST_MAX_HCD_GET(); hcd_index++)
 800ee1a:	2300      	movs	r3, #0
 800ee1c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800ee1e:	e088      	b.n	800ef32 <_ux_host_stack_rh_change_process+0x11e>
    {

        /* Pickup HCD pointer.  */
        hcd =  &_ux_system_host -> ux_system_host_hcd_array[hcd_index];
 800ee20:	4b48      	ldr	r3, [pc, #288]	@ (800ef44 <_ux_host_stack_rh_change_process+0x130>)
 800ee22:	681b      	ldr	r3, [r3, #0]
 800ee24:	68da      	ldr	r2, [r3, #12]
 800ee26:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ee28:	2194      	movs	r1, #148	@ 0x94
 800ee2a:	fb01 f303 	mul.w	r3, r1, r3
 800ee2e:	4413      	add	r3, r2
 800ee30:	627b      	str	r3, [r7, #36]	@ 0x24

        /* Is this HCD operational?  */
        if (hcd -> ux_hcd_status == UX_HCD_STATUS_OPERATIONAL)
 800ee32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ee34:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ee36:	2b02      	cmp	r3, #2
 800ee38:	d178      	bne.n	800ef2c <_ux_host_stack_rh_change_process+0x118>
        {

            /* On each port of the root hub of the controller, get the port status */
            for (port_index = 0; port_index < hcd -> ux_hcd_nb_root_hubs; port_index++)
 800ee3a:	2300      	movs	r3, #0
 800ee3c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800ee3e:	e070      	b.n	800ef22 <_ux_host_stack_rh_change_process+0x10e>
            {

                /* Was there any activity on this port ? */
                if (hcd -> ux_hcd_root_hub_signal[port_index] != 0)
 800ee40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ee42:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800ee44:	3214      	adds	r2, #20
 800ee46:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ee4a:	2b00      	cmp	r3, #0
 800ee4c:	d066      	beq.n	800ef1c <_ux_host_stack_rh_change_process+0x108>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800ee4e:	f3ef 8310 	mrs	r3, PRIMASK
 800ee52:	617b      	str	r3, [r7, #20]
    return(posture);
 800ee54:	697b      	ldr	r3, [r7, #20]
    int_posture = __get_interrupt_posture();
 800ee56:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("CPSID i" : : : "memory");
 800ee58:	b672      	cpsid	i
    return(int_posture);
 800ee5a:	693b      	ldr	r3, [r7, #16]

                    /* If trace is enabled, insert this event into the trace buffer.  */
                    UX_TRACE_IN_LINE_INSERT(UX_TRACE_HOST_STACK_RH_CHANGE_PROCESS, port_index, 0, 0, 0, UX_TRACE_HOST_STACK_EVENTS, 0, 0)

                    /* Reset that port activity signal.  */
                    UX_DISABLE
 800ee5c:	623b      	str	r3, [r7, #32]
                    hcd -> ux_hcd_root_hub_signal[port_index]--;
 800ee5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ee60:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800ee62:	3214      	adds	r2, #20
 800ee64:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ee68:	1e59      	subs	r1, r3, #1
 800ee6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ee6c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800ee6e:	3214      	adds	r2, #20
 800ee70:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 800ee74:	6a3b      	ldr	r3, [r7, #32]
 800ee76:	61bb      	str	r3, [r7, #24]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800ee78:	69bb      	ldr	r3, [r7, #24]
 800ee7a:	f383 8810 	msr	PRIMASK, r3
}
 800ee7e:	bf00      	nop
                    UX_RESTORE

                    /* Call HCD for port status.  */
                    port_status =  hcd -> ux_hcd_entry_function(hcd, UX_HCD_GET_PORT_STATUS, (VOID *)((ALIGN_TYPE)port_index));
 800ee80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ee82:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800ee84:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800ee86:	2102      	movs	r1, #2
 800ee88:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800ee8a:	4798      	blx	r3
 800ee8c:	61f8      	str	r0, [r7, #28]
    
                    /* Check return status.  */
                    if (port_status != UX_PORT_INDEX_UNKNOWN)
 800ee8e:	69fb      	ldr	r3, [r7, #28]
 800ee90:	2b56      	cmp	r3, #86	@ 0x56
 800ee92:	d043      	beq.n	800ef1c <_ux_host_stack_rh_change_process+0x108>
                    {
    
                        /* The port_status value is valid and will tell us if there is
                           a device attached\detached on the downstream port.  */
                        if (port_status & UX_PS_CCS)
 800ee94:	69fb      	ldr	r3, [r7, #28]
 800ee96:	f003 0301 	and.w	r3, r3, #1
 800ee9a:	2b00      	cmp	r3, #0
 800ee9c:	d031      	beq.n	800ef02 <_ux_host_stack_rh_change_process+0xee>
                        {
    
                            /* There is a device attached to this port. Check if we know 
                               about it. If not, this is a device insertion signal.  */
                            if ((hcd -> ux_hcd_rh_device_connection & (ULONG)(1 << port_index)) == 0)
 800ee9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800eea0:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800eea2:	2101      	movs	r1, #1
 800eea4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800eea6:	fa01 f202 	lsl.w	r2, r1, r2
 800eeaa:	4013      	ands	r3, r2
 800eeac:	2b00      	cmp	r3, #0
 800eeae:	d104      	bne.n	800eeba <_ux_host_stack_rh_change_process+0xa6>
                            {
                              
                                /* We have a simple device insertion, we have not lost any signals.  
                                   the root hub and the stack enumeration module are in synch.  */
                                _ux_host_stack_rh_device_insertion(hcd,port_index);
 800eeb0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800eeb2:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800eeb4:	f000 f862 	bl	800ef7c <_ux_host_stack_rh_device_insertion>
 800eeb8:	e030      	b.n	800ef1c <_ux_host_stack_rh_change_process+0x108>
                                   but we may have missed them of they were too close or the stack got too busy.
                                   We check the number of events in the root hub signal. If it is not zero
                                   we are out of synch, meaning we got a disconnection followed very quickly
                                   by a insertion.  */
                                
                                if (hcd -> ux_hcd_root_hub_signal[port_index] != 0)
 800eeba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800eebc:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800eebe:	3214      	adds	r2, #20
 800eec0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800eec4:	2b00      	cmp	r3, #0
 800eec6:	d029      	beq.n	800ef1c <_ux_host_stack_rh_change_process+0x108>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800eec8:	f3ef 8310 	mrs	r3, PRIMASK
 800eecc:	60bb      	str	r3, [r7, #8]
    return(posture);
 800eece:	68bb      	ldr	r3, [r7, #8]
    int_posture = __get_interrupt_posture();
 800eed0:	607b      	str	r3, [r7, #4]
    __asm__ volatile ("CPSID i" : : : "memory");
 800eed2:	b672      	cpsid	i
    return(int_posture);
 800eed4:	687b      	ldr	r3, [r7, #4]
                                {

                                    /* We need to get back in synch now.  */
                                    UX_DISABLE
 800eed6:	623b      	str	r3, [r7, #32]
                                    hcd -> ux_hcd_root_hub_signal[port_index] = 0;
 800eed8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800eeda:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800eedc:	3214      	adds	r2, #20
 800eede:	2100      	movs	r1, #0
 800eee0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 800eee4:	6a3b      	ldr	r3, [r7, #32]
 800eee6:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800eee8:	68fb      	ldr	r3, [r7, #12]
 800eeea:	f383 8810 	msr	PRIMASK, r3
}
 800eeee:	bf00      	nop
                                    UX_RESTORE
                            
                                    /* First extract the device.  */
                                    _ux_host_stack_rh_device_extraction(hcd,port_index);
 800eef0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800eef2:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800eef4:	f000 f828 	bl	800ef48 <_ux_host_stack_rh_device_extraction>
                                    
                                    /* Now, insert it again.  */
                                    _ux_host_stack_rh_device_insertion(hcd,port_index);
 800eef8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800eefa:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800eefc:	f000 f83e 	bl	800ef7c <_ux_host_stack_rh_device_insertion>
 800ef00:	e00c      	b.n	800ef1c <_ux_host_stack_rh_change_process+0x108>
                        else
                        {
                              
                            /* There is no device attached to this port. Check if we know 
                               about it. If not, this is a device removal signal.  */
                            if ((hcd -> ux_hcd_rh_device_connection & (ULONG)(1 << port_index)) !=0)
 800ef02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ef04:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800ef06:	2101      	movs	r1, #1
 800ef08:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800ef0a:	fa01 f202 	lsl.w	r2, r1, r2
 800ef0e:	4013      	ands	r3, r2
 800ef10:	2b00      	cmp	r3, #0
 800ef12:	d003      	beq.n	800ef1c <_ux_host_stack_rh_change_process+0x108>
                            {
                                _ux_host_stack_rh_device_extraction(hcd,port_index);
 800ef14:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800ef16:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800ef18:	f000 f816 	bl	800ef48 <_ux_host_stack_rh_device_extraction>
            for (port_index = 0; port_index < hcd -> ux_hcd_nb_root_hubs; port_index++)
 800ef1c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ef1e:	3301      	adds	r3, #1
 800ef20:	62bb      	str	r3, [r7, #40]	@ 0x28
 800ef22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ef24:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800ef26:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800ef28:	429a      	cmp	r2, r3
 800ef2a:	d389      	bcc.n	800ee40 <_ux_host_stack_rh_change_process+0x2c>
    for(hcd_index = 0; hcd_index < UX_SYSTEM_HOST_MAX_HCD_GET(); hcd_index++)
 800ef2c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ef2e:	3301      	adds	r3, #1
 800ef30:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800ef32:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ef34:	2b00      	cmp	r3, #0
 800ef36:	f43f af73 	beq.w	800ee20 <_ux_host_stack_rh_change_process+0xc>
                    }
                }
            }
        }               
    }
}
 800ef3a:	bf00      	nop
 800ef3c:	bf00      	nop
 800ef3e:	3730      	adds	r7, #48	@ 0x30
 800ef40:	46bd      	mov	sp, r7
 800ef42:	bd80      	pop	{r7, pc}
 800ef44:	20011f34 	.word	0x20011f34

0800ef48 <_ux_host_stack_rh_device_extraction>:
/*  09-30-2020     Chaoqiong Xiao           Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_host_stack_rh_device_extraction(UX_HCD *hcd, UINT port_index)
{
 800ef48:	b580      	push	{r7, lr}
 800ef4a:	b082      	sub	sp, #8
 800ef4c:	af00      	add	r7, sp, #0
 800ef4e:	6078      	str	r0, [r7, #4]
 800ef50:	6039      	str	r1, [r7, #0]

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_HOST_STACK_RH_DEVICE_EXTRACTION, hcd, port_index, 0, 0, UX_TRACE_HOST_STACK_EVENTS, 0, 0)

    /* Ask the stack to remove the device, pass the value 0 as the parent root hub.  */
    _ux_host_stack_device_remove(hcd, 0, port_index);
 800ef52:	683a      	ldr	r2, [r7, #0]
 800ef54:	2100      	movs	r1, #0
 800ef56:	6878      	ldr	r0, [r7, #4]
 800ef58:	f7ff f896 	bl	800e088 <_ux_host_stack_device_remove>

    /* The device has been removed, so the port is free again.  */
    hcd -> ux_hcd_rh_device_connection &= (ULONG)~(1 << port_index);
 800ef5c:	687b      	ldr	r3, [r7, #4]
 800ef5e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800ef60:	2101      	movs	r1, #1
 800ef62:	683a      	ldr	r2, [r7, #0]
 800ef64:	fa01 f202 	lsl.w	r2, r1, r2
 800ef68:	43d2      	mvns	r2, r2
 800ef6a:	401a      	ands	r2, r3
 800ef6c:	687b      	ldr	r3, [r7, #4]
 800ef6e:	669a      	str	r2, [r3, #104]	@ 0x68

    /* That command should never fail!  */
    return(UX_SUCCESS);
 800ef70:	2300      	movs	r3, #0
}
 800ef72:	4618      	mov	r0, r3
 800ef74:	3708      	adds	r7, #8
 800ef76:	46bd      	mov	sp, r7
 800ef78:	bd80      	pop	{r7, pc}
	...

0800ef7c <_ux_host_stack_rh_device_insertion>:
/*                                            added standalone support,   */
/*                                            resulting in version 6.1.10 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_host_stack_rh_device_insertion(UX_HCD *hcd, UINT port_index)
{
 800ef7c:	b580      	push	{r7, lr}
 800ef7e:	b08a      	sub	sp, #40	@ 0x28
 800ef80:	af02      	add	r7, sp, #8
 800ef82:	6078      	str	r0, [r7, #4]
 800ef84:	6039      	str	r1, [r7, #0]

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_HOST_STACK_RH_DEVICE_INSERTION, hcd, port_index, 0, 0, UX_TRACE_HOST_STACK_EVENTS, 0, 0)

    /* Perform a PORT_ENABLE command.  */
    port_status =  hcd -> ux_hcd_entry_function(hcd, UX_HCD_ENABLE_PORT, (VOID *)((ALIGN_TYPE)port_index));
 800ef86:	687b      	ldr	r3, [r7, #4]
 800ef88:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800ef8a:	683a      	ldr	r2, [r7, #0]
 800ef8c:	2103      	movs	r1, #3
 800ef8e:	6878      	ldr	r0, [r7, #4]
 800ef90:	4798      	blx	r3
 800ef92:	61b8      	str	r0, [r7, #24]

    /* Check return status.  */
    if (port_status == UX_PORT_INDEX_UNKNOWN)
 800ef94:	69bb      	ldr	r3, [r7, #24]
 800ef96:	2b56      	cmp	r3, #86	@ 0x56
 800ef98:	d101      	bne.n	800ef9e <_ux_host_stack_rh_device_insertion+0x22>
        return(port_status);
 800ef9a:	69bb      	ldr	r3, [r7, #24]
 800ef9c:	e090      	b.n	800f0c0 <_ux_host_stack_rh_device_insertion+0x144>

    /* A debounce interval with a minimum duration of 100 ms on attach.  */
    _ux_utility_delay_ms(100);
 800ef9e:	2064      	movs	r0, #100	@ 0x64
 800efa0:	f000 fa1a 	bl	800f3d8 <_ux_utility_delay_ms>

    /* The first attempts to do a device enumeration may fail.
       Typically, after the port is reset and the first command is sent to
       the device, there is no answer. In this case, we reset the port again
       and retry. Usually that does the trick!  */
    for (index_loop = 0; index_loop < UX_RH_ENUMERATION_RETRY; index_loop++)
 800efa4:	2300      	movs	r3, #0
 800efa6:	61fb      	str	r3, [r7, #28]
 800efa8:	e066      	b.n	800f078 <_ux_host_stack_rh_device_insertion+0xfc>
    {

        /* Now we have to do a PORT_RESET command.  */
        port_status =  hcd -> ux_hcd_entry_function(hcd, UX_HCD_RESET_PORT, (VOID *)((ALIGN_TYPE)port_index));
 800efaa:	687b      	ldr	r3, [r7, #4]
 800efac:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800efae:	683a      	ldr	r2, [r7, #0]
 800efb0:	2109      	movs	r1, #9
 800efb2:	6878      	ldr	r0, [r7, #4]
 800efb4:	4798      	blx	r3
 800efb6:	61b8      	str	r0, [r7, #24]
        if (port_status == UX_SUCCESS)
 800efb8:	69bb      	ldr	r3, [r7, #24]
 800efba:	2b00      	cmp	r3, #0
 800efbc:	d156      	bne.n	800f06c <_ux_host_stack_rh_device_insertion+0xf0>
        {

            /* The port reset phase was successful. Before we invoke the device enumeration function,
               we need to know the speed of the device.  */
            port_status =  hcd -> ux_hcd_entry_function(hcd, UX_HCD_GET_PORT_STATUS, (VOID *)((ALIGN_TYPE)port_index));
 800efbe:	687b      	ldr	r3, [r7, #4]
 800efc0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800efc2:	683a      	ldr	r2, [r7, #0]
 800efc4:	2102      	movs	r1, #2
 800efc6:	6878      	ldr	r0, [r7, #4]
 800efc8:	4798      	blx	r3
 800efca:	61b8      	str	r0, [r7, #24]

            /* Check return status.  */
            if (port_status == UX_PORT_INDEX_UNKNOWN)
 800efcc:	69bb      	ldr	r3, [r7, #24]
 800efce:	2b56      	cmp	r3, #86	@ 0x56
 800efd0:	d106      	bne.n	800efe0 <_ux_host_stack_rh_device_insertion+0x64>
            {

                /* Error trap. */
                _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_ROOT_HUB, UX_DEVICE_ENUMERATION_FAILURE);
 800efd2:	2244      	movs	r2, #68	@ 0x44
 800efd4:	2105      	movs	r1, #5
 800efd6:	2002      	movs	r0, #2
 800efd8:	f000 f92a 	bl	800f230 <_ux_system_error_handler>

                /* If trace is enabled, insert this event into the trace buffer.  */
                UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_DEVICE_ENUMERATION_FAILURE, port_index, 0, 0, UX_TRACE_ERRORS, 0, 0)

                return(UX_DEVICE_ENUMERATION_FAILURE);
 800efdc:	2344      	movs	r3, #68	@ 0x44
 800efde:	e06f      	b.n	800f0c0 <_ux_host_stack_rh_device_insertion+0x144>
            }

            /* Check if device is still connected.  */
            if ((port_status & UX_PS_CCS) == 0)
 800efe0:	69bb      	ldr	r3, [r7, #24]
 800efe2:	f003 0301 	and.w	r3, r3, #1
 800efe6:	2b00      	cmp	r3, #0
 800efe8:	d101      	bne.n	800efee <_ux_host_stack_rh_device_insertion+0x72>
            {

                /* Device disconnected during enumeration retries.  */
                return(UX_DEVICE_ENUMERATION_FAILURE);
 800efea:	2344      	movs	r3, #68	@ 0x44
 800efec:	e068      	b.n	800f0c0 <_ux_host_stack_rh_device_insertion+0x144>
            }

            /* Set the device speed.  */
            device_speed =  port_status >> UX_PS_DS;
 800efee:	69bb      	ldr	r3, [r7, #24]
 800eff0:	099b      	lsrs	r3, r3, #6
 800eff2:	617b      	str	r3, [r7, #20]

            /* Ask the USB stack to enumerate this device. A root hub is considered self
               powered. */
            status =  _ux_host_stack_new_device_create(hcd, UX_NULL, port_index, device_speed, UX_MAX_SELF_POWER, &device);
 800eff4:	f107 030c 	add.w	r3, r7, #12
 800eff8:	9301      	str	r3, [sp, #4]
 800effa:	23fa      	movs	r3, #250	@ 0xfa
 800effc:	9300      	str	r3, [sp, #0]
 800effe:	697b      	ldr	r3, [r7, #20]
 800f000:	683a      	ldr	r2, [r7, #0]
 800f002:	2100      	movs	r1, #0
 800f004:	6878      	ldr	r0, [r7, #4]
 800f006:	f7ff fce7 	bl	800e9d8 <_ux_host_stack_new_device_create>
 800f00a:	6138      	str	r0, [r7, #16]

            /* Check return status.  */
            if (status == UX_SUCCESS)
 800f00c:	693b      	ldr	r3, [r7, #16]
 800f00e:	2b00      	cmp	r3, #0
 800f010:	d118      	bne.n	800f044 <_ux_host_stack_rh_device_insertion+0xc8>
                /* Successful device create.  */

                /* The device has been mounted properly, we have to remember this
                   so when the device is removed, we have to invoke the enumeration
                   function again */
                hcd -> ux_hcd_rh_device_connection |= (ULONG)(1 << port_index);
 800f012:	687b      	ldr	r3, [r7, #4]
 800f014:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800f016:	2101      	movs	r1, #1
 800f018:	683a      	ldr	r2, [r7, #0]
 800f01a:	fa01 f202 	lsl.w	r2, r1, r2
 800f01e:	431a      	orrs	r2, r3
 800f020:	687b      	ldr	r3, [r7, #4]
 800f022:	669a      	str	r2, [r3, #104]	@ 0x68

                /* If the device instance is ready, notify application for connection.  */
                if (_ux_system_host -> ux_system_host_change_function)
 800f024:	4b28      	ldr	r3, [pc, #160]	@ (800f0c8 <_ux_host_stack_rh_device_insertion+0x14c>)
 800f026:	681b      	ldr	r3, [r3, #0]
 800f028:	f8d3 31c8 	ldr.w	r3, [r3, #456]	@ 0x1c8
 800f02c:	2b00      	cmp	r3, #0
 800f02e:	d007      	beq.n	800f040 <_ux_host_stack_rh_device_insertion+0xc4>
                {
                    _ux_system_host -> ux_system_host_change_function(UX_DEVICE_CONNECTION, UX_NULL, (VOID*)device);
 800f030:	4b25      	ldr	r3, [pc, #148]	@ (800f0c8 <_ux_host_stack_rh_device_insertion+0x14c>)
 800f032:	681b      	ldr	r3, [r3, #0]
 800f034:	f8d3 31c8 	ldr.w	r3, [r3, #456]	@ 0x1c8
 800f038:	68fa      	ldr	r2, [r7, #12]
 800f03a:	2100      	movs	r1, #0
 800f03c:	2081      	movs	r0, #129	@ 0x81
 800f03e:	4798      	blx	r3
                }

                /* Return success to the caller.  */
                return(UX_SUCCESS);
 800f040:	2300      	movs	r3, #0
 800f042:	e03d      	b.n	800f0c0 <_ux_host_stack_rh_device_insertion+0x144>
            }
            else
            {

                /* Return error if HCD is dead.  */
                if (hcd -> ux_hcd_status != UX_HCD_STATUS_OPERATIONAL)
 800f044:	687b      	ldr	r3, [r7, #4]
 800f046:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f048:	2b02      	cmp	r3, #2
 800f04a:	d001      	beq.n	800f050 <_ux_host_stack_rh_device_insertion+0xd4>
                    return(UX_CONTROLLER_DEAD);
 800f04c:	2333      	movs	r3, #51	@ 0x33
 800f04e:	e037      	b.n	800f0c0 <_ux_host_stack_rh_device_insertion+0x144>

                /* No retry if there are too many devices.  */
                if (status == UX_TOO_MANY_DEVICES)
 800f050:	693b      	ldr	r3, [r7, #16]
 800f052:	2b11      	cmp	r3, #17
 800f054:	d014      	beq.n	800f080 <_ux_host_stack_rh_device_insertion+0x104>
                    break;

                /* No retry if there is no class found.  */
                if (status == UX_NO_CLASS_MATCH)
 800f056:	693b      	ldr	r3, [r7, #16]
 800f058:	2b57      	cmp	r3, #87	@ 0x57
 800f05a:	d013      	beq.n	800f084 <_ux_host_stack_rh_device_insertion+0x108>
                    break;

                /* Simulate remove to free allocated resources if retry.  */
                if (index_loop < UX_RH_ENUMERATION_RETRY - 1)
 800f05c:	69fb      	ldr	r3, [r7, #28]
 800f05e:	2b01      	cmp	r3, #1
 800f060:	d804      	bhi.n	800f06c <_ux_host_stack_rh_device_insertion+0xf0>
                    _ux_host_stack_device_remove(hcd, UX_NULL, port_index);
 800f062:	683a      	ldr	r2, [r7, #0]
 800f064:	2100      	movs	r1, #0
 800f066:	6878      	ldr	r0, [r7, #4]
 800f068:	f7ff f80e 	bl	800e088 <_ux_host_stack_device_remove>
        }

        /* We get here if something did not go well. Either the port did not respond
           well to the ENABLE\RESET phases or the device did not enumerate well
           so we try again ! */
        _ux_utility_delay_ms(UX_RH_ENUMERATION_RETRY_DELAY);
 800f06c:	2064      	movs	r0, #100	@ 0x64
 800f06e:	f000 f9b3 	bl	800f3d8 <_ux_utility_delay_ms>
    for (index_loop = 0; index_loop < UX_RH_ENUMERATION_RETRY; index_loop++)
 800f072:	69fb      	ldr	r3, [r7, #28]
 800f074:	3301      	adds	r3, #1
 800f076:	61fb      	str	r3, [r7, #28]
 800f078:	69fb      	ldr	r3, [r7, #28]
 800f07a:	2b02      	cmp	r3, #2
 800f07c:	d995      	bls.n	800efaa <_ux_host_stack_rh_device_insertion+0x2e>
 800f07e:	e002      	b.n	800f086 <_ux_host_stack_rh_device_insertion+0x10a>
                    break;
 800f080:	bf00      	nop
 800f082:	e000      	b.n	800f086 <_ux_host_stack_rh_device_insertion+0x10a>
                    break;
 800f084:	bf00      	nop
#endif /* defined(UX_HOST_STANDALONE)  */

    /* If we get here, the device did not enumerate completely.
       The device is still attached to the root hub and therefore
       there could be a physical connection with a unconfigured device.  */
    hcd -> ux_hcd_rh_device_connection |= (ULONG)(1 << port_index);
 800f086:	687b      	ldr	r3, [r7, #4]
 800f088:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800f08a:	2101      	movs	r1, #1
 800f08c:	683a      	ldr	r2, [r7, #0]
 800f08e:	fa01 f202 	lsl.w	r2, r1, r2
 800f092:	431a      	orrs	r2, r3
 800f094:	687b      	ldr	r3, [r7, #4]
 800f096:	669a      	str	r2, [r3, #104]	@ 0x68

    /* Notify application for a physical connection failed to be enumed.
       Device instance NULL indicates too many devices.
       Device state unconfigured indicates enumeration fail.  */
    if (_ux_system_host -> ux_system_host_change_function)
 800f098:	4b0b      	ldr	r3, [pc, #44]	@ (800f0c8 <_ux_host_stack_rh_device_insertion+0x14c>)
 800f09a:	681b      	ldr	r3, [r3, #0]
 800f09c:	f8d3 31c8 	ldr.w	r3, [r3, #456]	@ 0x1c8
 800f0a0:	2b00      	cmp	r3, #0
 800f0a2:	d007      	beq.n	800f0b4 <_ux_host_stack_rh_device_insertion+0x138>
    {
        _ux_system_host -> ux_system_host_change_function(UX_DEVICE_CONNECTION, UX_NULL, (VOID*)device);
 800f0a4:	4b08      	ldr	r3, [pc, #32]	@ (800f0c8 <_ux_host_stack_rh_device_insertion+0x14c>)
 800f0a6:	681b      	ldr	r3, [r3, #0]
 800f0a8:	f8d3 31c8 	ldr.w	r3, [r3, #456]	@ 0x1c8
 800f0ac:	68fa      	ldr	r2, [r7, #12]
 800f0ae:	2100      	movs	r1, #0
 800f0b0:	2081      	movs	r0, #129	@ 0x81
 800f0b2:	4798      	blx	r3
    }

    /* Error trap. */
    _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_ROOT_HUB, UX_DEVICE_ENUMERATION_FAILURE);
 800f0b4:	2244      	movs	r2, #68	@ 0x44
 800f0b6:	2105      	movs	r1, #5
 800f0b8:	2002      	movs	r0, #2
 800f0ba:	f000 f8b9 	bl	800f230 <_ux_system_error_handler>

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_DEVICE_ENUMERATION_FAILURE, port_index, 0, 0, UX_TRACE_ERRORS, 0, 0)

    /* Return a failed enumeration.  */
    return(UX_DEVICE_ENUMERATION_FAILURE);
 800f0be:	2344      	movs	r3, #68	@ 0x44
}
 800f0c0:	4618      	mov	r0, r3
 800f0c2:	3720      	adds	r7, #32
 800f0c4:	46bd      	mov	sp, r7
 800f0c6:	bd80      	pop	{r7, pc}
 800f0c8:	20011f34 	.word	0x20011f34

0800f0cc <_ux_host_stack_transfer_request>:
/*                                            added standalone support,   */
/*                                            resulting in version 6.1.10 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_host_stack_transfer_request(UX_TRANSFER *transfer_request)
{
 800f0cc:	b580      	push	{r7, lr}
 800f0ce:	b08c      	sub	sp, #48	@ 0x30
 800f0d0:	af00      	add	r7, sp, #0
 800f0d2:	6078      	str	r0, [r7, #4]
UX_HCD          *hcd;
UINT            status;
    

    /* Get the endpoint container from the transfer_request */
    endpoint =  transfer_request -> ux_transfer_request_endpoint;
 800f0d4:	687b      	ldr	r3, [r7, #4]
 800f0d6:	685b      	ldr	r3, [r3, #4]
 800f0d8:	62fb      	str	r3, [r7, #44]	@ 0x2c

    /* Get the device container from the endpoint.  */
    device =  endpoint -> ux_endpoint_device;
 800f0da:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f0dc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f0de:	62bb      	str	r3, [r7, #40]	@ 0x28
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800f0e0:	f3ef 8310 	mrs	r3, PRIMASK
 800f0e4:	61bb      	str	r3, [r7, #24]
    return(posture);
 800f0e6:	69bb      	ldr	r3, [r7, #24]
    int_posture = __get_interrupt_posture();
 800f0e8:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("CPSID i" : : : "memory");
 800f0ea:	b672      	cpsid	i
    return(int_posture);
 800f0ec:	697b      	ldr	r3, [r7, #20]

    /* Ensure we are not preempted by the enum thread while we check the device 
       state and set the transfer status.  */
    UX_DISABLE
 800f0ee:	627b      	str	r3, [r7, #36]	@ 0x24

    /* We can only transfer when the device is ATTACHED, ADDRESSED OR CONFIGURED.  */
    if ((device -> ux_device_state == UX_DEVICE_ATTACHED) || (device -> ux_device_state == UX_DEVICE_ADDRESSED)
 800f0f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f0f2:	689b      	ldr	r3, [r3, #8]
 800f0f4:	2b01      	cmp	r3, #1
 800f0f6:	d007      	beq.n	800f108 <_ux_host_stack_transfer_request+0x3c>
 800f0f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f0fa:	689b      	ldr	r3, [r3, #8]
 800f0fc:	2b02      	cmp	r3, #2
 800f0fe:	d003      	beq.n	800f108 <_ux_host_stack_transfer_request+0x3c>
            || (device -> ux_device_state == UX_DEVICE_CONFIGURED))
 800f100:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f102:	689b      	ldr	r3, [r3, #8]
 800f104:	2b03      	cmp	r3, #3
 800f106:	d118      	bne.n	800f13a <_ux_host_stack_transfer_request+0x6e>
    {

        /* Set the transfer to pending.  */
        transfer_request -> ux_transfer_request_completion_code =  UX_TRANSFER_STATUS_PENDING;
 800f108:	687b      	ldr	r3, [r7, #4]
 800f10a:	2201      	movs	r2, #1
 800f10c:	635a      	str	r2, [r3, #52]	@ 0x34
#if !defined(UX_HOST_STANDALONE)
        /* Save the thread making this transfer. If we're under interrupt, this
           will be null.  */
        transfer_request -> ux_transfer_request_thread_pending =  _ux_utility_thread_identify();
 800f10e:	f000 fd95 	bl	800fc3c <_ux_utility_thread_identify>
 800f112:	4602      	mov	r2, r0
 800f114:	687b      	ldr	r3, [r7, #4]
 800f116:	661a      	str	r2, [r3, #96]	@ 0x60
 800f118:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f11a:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800f11c:	68fb      	ldr	r3, [r7, #12]
 800f11e:	f383 8810 	msr	PRIMASK, r3
}
 800f122:	bf00      	nop

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_HOST_STACK_TRANSFER_REQUEST, device, endpoint, transfer_request, 0, UX_TRACE_HOST_STACK_EVENTS, 0, 0)
    
    /* With the device we have the pointer to the HCD.  */
    hcd = UX_DEVICE_HCD_GET(device);
 800f124:	4b24      	ldr	r3, [pc, #144]	@ (800f1b8 <_ux_host_stack_transfer_request+0xec>)
 800f126:	681b      	ldr	r3, [r3, #0]
 800f128:	68db      	ldr	r3, [r3, #12]
 800f12a:	623b      	str	r3, [r7, #32]

    /* If this is endpoint 0, we protect the endpoint from a possible re-entry.  */
    if ((endpoint -> ux_endpoint_descriptor.bEndpointAddress & (UINT)~UX_ENDPOINT_DIRECTION) == 0)
 800f12c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f12e:	695b      	ldr	r3, [r3, #20]
 800f130:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800f134:	2b00      	cmp	r3, #0
 800f136:	d128      	bne.n	800f18a <_ux_host_stack_transfer_request+0xbe>
 800f138:	e016      	b.n	800f168 <_ux_host_stack_transfer_request+0x9c>
 800f13a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f13c:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800f13e:	693b      	ldr	r3, [r7, #16]
 800f140:	f383 8810 	msr	PRIMASK, r3
}
 800f144:	bf00      	nop
        if ((endpoint -> ux_endpoint_descriptor.bEndpointAddress & (UINT)~UX_ENDPOINT_DIRECTION) == 0)
 800f146:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f148:	695b      	ldr	r3, [r3, #20]
 800f14a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800f14e:	2b00      	cmp	r3, #0
 800f150:	d108      	bne.n	800f164 <_ux_host_stack_transfer_request+0x98>
            if (!_ux_host_semaphore_waiting(&device -> ux_device_protection_semaphore))
 800f152:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f154:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f156:	2b00      	cmp	r3, #0
 800f158:	d104      	bne.n	800f164 <_ux_host_stack_transfer_request+0x98>
                _ux_host_semaphore_put(&device -> ux_device_protection_semaphore);
 800f15a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f15c:	331c      	adds	r3, #28
 800f15e:	4618      	mov	r0, r3
 800f160:	f000 fc9a 	bl	800fa98 <_ux_utility_semaphore_put>
        return(UX_TRANSFER_NOT_READY);
 800f164:	2325      	movs	r3, #37	@ 0x25
 800f166:	e023      	b.n	800f1b0 <_ux_host_stack_transfer_request+0xe4>
    {

        /* Check if the class has already protected it.  */
        if (_ux_host_semaphore_waiting(&device -> ux_device_protection_semaphore))        
 800f168:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f16a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f16c:	2b00      	cmp	r3, #0
 800f16e:	d00c      	beq.n	800f18a <_ux_host_stack_transfer_request+0xbe>
        {

            /* We are using endpoint 0. Protect with semaphore.  */
            status =  _ux_host_semaphore_get(&device -> ux_device_protection_semaphore, UX_WAIT_FOREVER);
 800f170:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f172:	331c      	adds	r3, #28
 800f174:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 800f178:	4618      	mov	r0, r3
 800f17a:	f000 fc55 	bl	800fa28 <_ux_utility_semaphore_get>
 800f17e:	61f8      	str	r0, [r7, #28]
    
            /* Check for status.  */
            if (status != UX_SUCCESS)
 800f180:	69fb      	ldr	r3, [r7, #28]
 800f182:	2b00      	cmp	r3, #0
 800f184:	d001      	beq.n	800f18a <_ux_host_stack_transfer_request+0xbe>
            
                /* Something went wrong. */
                return(status);
 800f186:	69fb      	ldr	r3, [r7, #28]
 800f188:	e012      	b.n	800f1b0 <_ux_host_stack_transfer_request+0xe4>
        }        
    }             
    
    /* Send the command to the controller.  */    
    status =  hcd -> ux_hcd_entry_function(hcd, UX_HCD_TRANSFER_REQUEST, transfer_request);
 800f18a:	6a3b      	ldr	r3, [r7, #32]
 800f18c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800f18e:	687a      	ldr	r2, [r7, #4]
 800f190:	210c      	movs	r1, #12
 800f192:	6a38      	ldr	r0, [r7, #32]
 800f194:	4798      	blx	r3
 800f196:	61f8      	str	r0, [r7, #28]

    /* If this is endpoint 0, we unprotect the endpoint. */
    if ((endpoint -> ux_endpoint_descriptor.bEndpointAddress & (UINT)~UX_ENDPOINT_DIRECTION) == 0)
 800f198:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f19a:	695b      	ldr	r3, [r3, #20]
 800f19c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800f1a0:	2b00      	cmp	r3, #0
 800f1a2:	d104      	bne.n	800f1ae <_ux_host_stack_transfer_request+0xe2>

        /* We are using endpoint 0. Unprotect with semaphore.  */
        _ux_host_semaphore_put(&device -> ux_device_protection_semaphore);
 800f1a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f1a6:	331c      	adds	r3, #28
 800f1a8:	4618      	mov	r0, r3
 800f1aa:	f000 fc75 	bl	800fa98 <_ux_utility_semaphore_put>

    /* And return the status.  */
    return(status);
 800f1ae:	69fb      	ldr	r3, [r7, #28]
#endif
}
 800f1b0:	4618      	mov	r0, r3
 800f1b2:	3730      	adds	r7, #48	@ 0x30
 800f1b4:	46bd      	mov	sp, r7
 800f1b6:	bd80      	pop	{r7, pc}
 800f1b8:	20011f34 	.word	0x20011f34

0800f1bc <_ux_host_stack_transfer_request_abort>:
/*                                            added standalone support,   */
/*                                            resulting in version 6.1.10 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_host_stack_transfer_request_abort(UX_TRANSFER *transfer_request)
{
 800f1bc:	b590      	push	{r4, r7, lr}
 800f1be:	b085      	sub	sp, #20
 800f1c0:	af00      	add	r7, sp, #0
 800f1c2:	6078      	str	r0, [r7, #4]
        transfer_request -> ux_transfer_request_endpoint -> ux_endpoint_device,
        transfer_request -> ux_transfer_request_endpoint,
        transfer_request, 0, UX_TRACE_HOST_STACK_EVENTS, 0, 0)
    
    /* With the device we have the pointer to the HCD.  */
    hcd = UX_DEVICE_HCD_GET(transfer_request -> ux_transfer_request_endpoint -> ux_endpoint_device);
 800f1c4:	4b19      	ldr	r3, [pc, #100]	@ (800f22c <_ux_host_stack_transfer_request_abort+0x70>)
 800f1c6:	681b      	ldr	r3, [r3, #0]
 800f1c8:	68db      	ldr	r3, [r3, #12]
 800f1ca:	60fb      	str	r3, [r7, #12]

    /* Check pending transaction.  */
    if (transfer_request -> ux_transfer_request_completion_code == UX_TRANSFER_STATUS_PENDING)
 800f1cc:	687b      	ldr	r3, [r7, #4]
 800f1ce:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800f1d0:	2b01      	cmp	r3, #1
 800f1d2:	d126      	bne.n	800f222 <_ux_host_stack_transfer_request_abort+0x66>
    {
    
        /* Send the abort command to the controller.  */    
        hcd -> ux_hcd_entry_function(hcd, UX_HCD_TRANSFER_ABORT, transfer_request);
 800f1d4:	68fb      	ldr	r3, [r7, #12]
 800f1d6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800f1d8:	687a      	ldr	r2, [r7, #4]
 800f1da:	210d      	movs	r1, #13
 800f1dc:	68f8      	ldr	r0, [r7, #12]
 800f1de:	4798      	blx	r3
           reason we can't just assume its value is PENDING is that in between
           the completion code check and this line, it's possible that the transfer
           completed, which would've changed the completion code to SUCCESS.
           Such a case is valid, and we want to make sure we don't put() the
           transfer request's semaphore again.  */
        completion_code =  transfer_request -> ux_transfer_request_completion_code;
 800f1e0:	687b      	ldr	r3, [r7, #4]
 800f1e2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800f1e4:	60bb      	str	r3, [r7, #8]

        /* Set the transfer_request status to abort.  */
        transfer_request -> ux_transfer_request_completion_code =  UX_TRANSFER_STATUS_ABORT;
 800f1e6:	687b      	ldr	r3, [r7, #4]
 800f1e8:	2204      	movs	r2, #4
 800f1ea:	635a      	str	r2, [r3, #52]	@ 0x34

        /* We need to inform the class that owns this transfer_request of the 
           abort if there is a call back mechanism.  */
        if (transfer_request -> ux_transfer_request_completion_function != UX_NULL)
 800f1ec:	687b      	ldr	r3, [r7, #4]
 800f1ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f1f0:	2b00      	cmp	r3, #0
 800f1f2:	d003      	beq.n	800f1fc <_ux_host_stack_transfer_request_abort+0x40>
            transfer_request -> ux_transfer_request_completion_function(transfer_request);
 800f1f4:	687b      	ldr	r3, [r7, #4]
 800f1f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f1f8:	6878      	ldr	r0, [r7, #4]
 800f1fa:	4798      	blx	r3
       
        /* Is a thread waiting on the semaphore?  */
        if (/* Is the transfer pending?  */
 800f1fc:	68bb      	ldr	r3, [r7, #8]
 800f1fe:	2b01      	cmp	r3, #1
 800f200:	d10f      	bne.n	800f222 <_ux_host_stack_transfer_request_abort+0x66>
            completion_code == UX_TRANSFER_STATUS_PENDING &&
#if !defined(UX_HOST_STANDALONE)
            /* Is the thread waiting not this one? (clearly we're not waiting!)  */
            transfer_request -> ux_transfer_request_thread_pending != _ux_utility_thread_identify() && 
 800f202:	687b      	ldr	r3, [r7, #4]
 800f204:	6e1c      	ldr	r4, [r3, #96]	@ 0x60
 800f206:	f000 fd19 	bl	800fc3c <_ux_utility_thread_identify>
 800f20a:	4603      	mov	r3, r0
            completion_code == UX_TRANSFER_STATUS_PENDING &&
 800f20c:	429c      	cmp	r4, r3
 800f20e:	d008      	beq.n	800f222 <_ux_host_stack_transfer_request_abort+0x66>
#endif
            /* Does the transfer request not have a completion function?  */
            transfer_request -> ux_transfer_request_completion_function == UX_NULL)
 800f210:	687b      	ldr	r3, [r7, #4]
 800f212:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
            transfer_request -> ux_transfer_request_thread_pending != _ux_utility_thread_identify() && 
 800f214:	2b00      	cmp	r3, #0
 800f216:	d104      	bne.n	800f222 <_ux_host_stack_transfer_request_abort+0x66>

            /* Wake up the semaphore for this request.  */
            _ux_host_semaphore_put(&transfer_request -> ux_transfer_request_semaphore);
 800f218:	687b      	ldr	r3, [r7, #4]
 800f21a:	3344      	adds	r3, #68	@ 0x44
 800f21c:	4618      	mov	r0, r3
 800f21e:	f000 fc3b 	bl	800fa98 <_ux_utility_semaphore_put>
    }
    
    /* This function never fails!  */
    return(UX_SUCCESS);       
 800f222:	2300      	movs	r3, #0
}
 800f224:	4618      	mov	r0, r3
 800f226:	3714      	adds	r7, #20
 800f228:	46bd      	mov	sp, r7
 800f22a:	bd90      	pop	{r4, r7, pc}
 800f22c:	20011f34 	.word	0x20011f34

0800f230 <_ux_system_error_handler>:
/*  09-30-2020     Chaoqiong Xiao           Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID   _ux_system_error_handler(UINT system_level, UINT system_context, UINT error_code)
{
 800f230:	b580      	push	{r7, lr}
 800f232:	b084      	sub	sp, #16
 800f234:	af00      	add	r7, sp, #0
 800f236:	60f8      	str	r0, [r7, #12]
 800f238:	60b9      	str	r1, [r7, #8]
 800f23a:	607a      	str	r2, [r7, #4]

    /* Save the last system error code.  */
    _ux_system -> ux_system_last_error =  error_code;
 800f23c:	4b0c      	ldr	r3, [pc, #48]	@ (800f270 <_ux_system_error_handler+0x40>)
 800f23e:	681b      	ldr	r3, [r3, #0]
 800f240:	687a      	ldr	r2, [r7, #4]
 800f242:	651a      	str	r2, [r3, #80]	@ 0x50
 
    /* Increment the total number of system errors.  */
    _ux_system -> ux_system_error_count++;
 800f244:	4b0a      	ldr	r3, [pc, #40]	@ (800f270 <_ux_system_error_handler+0x40>)
 800f246:	681b      	ldr	r3, [r3, #0]
 800f248:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800f24a:	3201      	adds	r2, #1
 800f24c:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Is there an application call back function to call ? */
    if (_ux_system -> ux_system_error_callback_function != UX_NULL)
 800f24e:	4b08      	ldr	r3, [pc, #32]	@ (800f270 <_ux_system_error_handler+0x40>)
 800f250:	681b      	ldr	r3, [r3, #0]
 800f252:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800f254:	2b00      	cmp	r3, #0
 800f256:	d006      	beq.n	800f266 <_ux_system_error_handler+0x36>
    {    

        /* The callback function is defined, call it.  */
        _ux_system -> ux_system_error_callback_function(system_level, system_context, error_code);
 800f258:	4b05      	ldr	r3, [pc, #20]	@ (800f270 <_ux_system_error_handler+0x40>)
 800f25a:	681b      	ldr	r3, [r3, #0]
 800f25c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800f25e:	687a      	ldr	r2, [r7, #4]
 800f260:	68b9      	ldr	r1, [r7, #8]
 800f262:	68f8      	ldr	r0, [r7, #12]
 800f264:	4798      	blx	r3
    }
}
 800f266:	bf00      	nop
 800f268:	3710      	adds	r7, #16
 800f26a:	46bd      	mov	sp, r7
 800f26c:	bd80      	pop	{r7, pc}
 800f26e:	bf00      	nop
 800f270:	20011f38 	.word	0x20011f38

0800f274 <_ux_system_initialize>:
/*                                            resulting in version 6.1.10 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_system_initialize(VOID *regular_memory_pool_start, ULONG regular_memory_size, 
                            VOID *cache_safe_memory_pool_start, ULONG cache_safe_memory_size)
{
 800f274:	b580      	push	{r7, lr}
 800f276:	b08a      	sub	sp, #40	@ 0x28
 800f278:	af00      	add	r7, sp, #0
 800f27a:	60f8      	str	r0, [r7, #12]
 800f27c:	60b9      	str	r1, [r7, #8]
 800f27e:	607a      	str	r2, [r7, #4]
 800f280:	603b      	str	r3, [r7, #0]
UINT                status;
#endif


    /* Reset memory block */
    _ux_utility_memory_set(regular_memory_pool_start, 0, regular_memory_size); /* Use case of memset is verified. */
 800f282:	68ba      	ldr	r2, [r7, #8]
 800f284:	2100      	movs	r1, #0
 800f286:	68f8      	ldr	r0, [r7, #12]
 800f288:	f000 fb52 	bl	800f930 <_ux_utility_memory_set>

    /* Set the _ux_system structure at the start of our regular memory */
    _ux_system =  (UX_SYSTEM *) regular_memory_pool_start;
 800f28c:	4a4f      	ldr	r2, [pc, #316]	@ (800f3cc <_ux_system_initialize+0x158>)
 800f28e:	68fb      	ldr	r3, [r7, #12]
 800f290:	6013      	str	r3, [r2, #0]

    /* Add to the memory offset the size of the allocated block.  */
    memory_pool_offset = sizeof(UX_SYSTEM);
 800f292:	235c      	movs	r3, #92	@ 0x5c
 800f294:	627b      	str	r3, [r7, #36]	@ 0x24

#ifndef UX_DEVICE_SIDE_ONLY

    /* Set the _ux_system_host structure.  */
    _ux_system_host =  (UX_SYSTEM_HOST *) (((UCHAR *) regular_memory_pool_start) + memory_pool_offset);
 800f296:	68fa      	ldr	r2, [r7, #12]
 800f298:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f29a:	4413      	add	r3, r2
 800f29c:	4a4c      	ldr	r2, [pc, #304]	@ (800f3d0 <_ux_system_initialize+0x15c>)
 800f29e:	6013      	str	r3, [r2, #0]

    /* Add to the memory offset the size of the allocated block.  */
    memory_pool_offset += (ULONG)sizeof(UX_SYSTEM_HOST);
 800f2a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f2a2:	f503 73e6 	add.w	r3, r3, #460	@ 0x1cc
 800f2a6:	627b      	str	r3, [r7, #36]	@ 0x24
    memory_pool_offset += (ULONG)sizeof(UX_SYSTEM_OTG);
#endif 


    /* Set the cache safe memory for the dynamic pool */
    _ux_system -> ux_system_regular_memory_pool_start =  (UX_MEMORY_BLOCK *) (((UCHAR *) regular_memory_pool_start) 
 800f2a8:	4b48      	ldr	r3, [pc, #288]	@ (800f3cc <_ux_system_initialize+0x158>)
 800f2aa:	681b      	ldr	r3, [r3, #0]
 800f2ac:	68f9      	ldr	r1, [r7, #12]
 800f2ae:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800f2b0:	440a      	add	r2, r1
 800f2b2:	601a      	str	r2, [r3, #0]
                                                            + memory_pool_offset);

    /* Make sure the regular memory pool is aligned properly */
    int_memory_pool_start =   (ALIGN_TYPE) _ux_system -> ux_system_regular_memory_pool_start;
 800f2b4:	4b45      	ldr	r3, [pc, #276]	@ (800f3cc <_ux_system_initialize+0x158>)
 800f2b6:	681b      	ldr	r3, [r3, #0]
 800f2b8:	681b      	ldr	r3, [r3, #0]
 800f2ba:	623b      	str	r3, [r7, #32]
    int_memory_pool_start +=  UX_ALIGN_MIN;
 800f2bc:	6a3b      	ldr	r3, [r7, #32]
 800f2be:	330f      	adds	r3, #15
 800f2c0:	623b      	str	r3, [r7, #32]
    int_memory_pool_start &=  ~((ALIGN_TYPE)UX_ALIGN_MIN);
 800f2c2:	6a3b      	ldr	r3, [r7, #32]
 800f2c4:	f023 030f 	bic.w	r3, r3, #15
 800f2c8:	623b      	str	r3, [r7, #32]
    
    /* Set the end of the regular memory pool.  */
    regular_memory_pool_end =  (void *) (((UCHAR *) regular_memory_pool_start) + regular_memory_size);
 800f2ca:	68fa      	ldr	r2, [r7, #12]
 800f2cc:	68bb      	ldr	r3, [r7, #8]
 800f2ce:	4413      	add	r3, r2
 800f2d0:	61fb      	str	r3, [r7, #28]

    /* Check if we have memory available.  */
    if (int_memory_pool_start >= (ALIGN_TYPE)regular_memory_pool_end)
 800f2d2:	69fb      	ldr	r3, [r7, #28]
 800f2d4:	6a3a      	ldr	r2, [r7, #32]
 800f2d6:	429a      	cmp	r2, r3
 800f2d8:	d301      	bcc.n	800f2de <_ux_system_initialize+0x6a>
    {

        /* No memory available.  */
        return(UX_MEMORY_INSUFFICIENT);
 800f2da:	2312      	movs	r3, #18
 800f2dc:	e071      	b.n	800f3c2 <_ux_system_initialize+0x14e>
    }

    /* Now, we have a project structure allocated, save the regular memory allocation details */
    _ux_system -> ux_system_regular_memory_pool_size =     (ULONG) (((ALIGN_TYPE) regular_memory_pool_end) - int_memory_pool_start);
 800f2de:	69f9      	ldr	r1, [r7, #28]
 800f2e0:	4b3a      	ldr	r3, [pc, #232]	@ (800f3cc <_ux_system_initialize+0x158>)
 800f2e2:	681b      	ldr	r3, [r3, #0]
 800f2e4:	6a3a      	ldr	r2, [r7, #32]
 800f2e6:	1a8a      	subs	r2, r1, r2
 800f2e8:	605a      	str	r2, [r3, #4]
    _ux_system -> ux_system_regular_memory_pool_free =     _ux_system -> ux_system_regular_memory_pool_size;
 800f2ea:	4b38      	ldr	r3, [pc, #224]	@ (800f3cc <_ux_system_initialize+0x158>)
 800f2ec:	681a      	ldr	r2, [r3, #0]
 800f2ee:	4b37      	ldr	r3, [pc, #220]	@ (800f3cc <_ux_system_initialize+0x158>)
 800f2f0:	681b      	ldr	r3, [r3, #0]
 800f2f2:	6852      	ldr	r2, [r2, #4]
 800f2f4:	609a      	str	r2, [r3, #8]
    _ux_system -> ux_system_regular_memory_pool_start =    (UX_MEMORY_BLOCK *) int_memory_pool_start;
 800f2f6:	4b35      	ldr	r3, [pc, #212]	@ (800f3cc <_ux_system_initialize+0x158>)
 800f2f8:	681b      	ldr	r3, [r3, #0]
 800f2fa:	6a3a      	ldr	r2, [r7, #32]
 800f2fc:	601a      	str	r2, [r3, #0]

    /* Build the first free memory block */
    memory_block =                             _ux_system -> ux_system_regular_memory_pool_start;
 800f2fe:	4b33      	ldr	r3, [pc, #204]	@ (800f3cc <_ux_system_initialize+0x158>)
 800f300:	681b      	ldr	r3, [r3, #0]
 800f302:	681b      	ldr	r3, [r3, #0]
 800f304:	61bb      	str	r3, [r7, #24]
    memory_block -> ux_memory_block_size =     _ux_system -> ux_system_regular_memory_pool_size - (ULONG)sizeof(UX_MEMORY_BLOCK);
 800f306:	4b31      	ldr	r3, [pc, #196]	@ (800f3cc <_ux_system_initialize+0x158>)
 800f308:	681b      	ldr	r3, [r3, #0]
 800f30a:	685b      	ldr	r3, [r3, #4]
 800f30c:	f1a3 0210 	sub.w	r2, r3, #16
 800f310:	69bb      	ldr	r3, [r7, #24]
 800f312:	601a      	str	r2, [r3, #0]
    memory_block -> ux_memory_block_status =   UX_MEMORY_UNUSED;
 800f314:	69bb      	ldr	r3, [r7, #24]
 800f316:	2200      	movs	r2, #0
 800f318:	605a      	str	r2, [r3, #4]

    /* Check the definition of the cache safe pool. If the application or controller do not require any cache safe memory,
       define the cached safe memory region as the regular memory region.  */
    if (cache_safe_memory_pool_start == UX_NULL)
 800f31a:	687b      	ldr	r3, [r7, #4]
 800f31c:	2b00      	cmp	r3, #0
 800f31e:	d112      	bne.n	800f346 <_ux_system_initialize+0xd2>
    {

        /* Cache safe memory is the same as regular memory.  */
        _ux_system -> ux_system_cache_safe_memory_pool_size =  _ux_system -> ux_system_regular_memory_pool_size;
 800f320:	4b2a      	ldr	r3, [pc, #168]	@ (800f3cc <_ux_system_initialize+0x158>)
 800f322:	681a      	ldr	r2, [r3, #0]
 800f324:	4b29      	ldr	r3, [pc, #164]	@ (800f3cc <_ux_system_initialize+0x158>)
 800f326:	681b      	ldr	r3, [r3, #0]
 800f328:	6852      	ldr	r2, [r2, #4]
 800f32a:	611a      	str	r2, [r3, #16]
        _ux_system -> ux_system_cache_safe_memory_pool_free =  _ux_system -> ux_system_regular_memory_pool_free;
 800f32c:	4b27      	ldr	r3, [pc, #156]	@ (800f3cc <_ux_system_initialize+0x158>)
 800f32e:	681a      	ldr	r2, [r3, #0]
 800f330:	4b26      	ldr	r3, [pc, #152]	@ (800f3cc <_ux_system_initialize+0x158>)
 800f332:	681b      	ldr	r3, [r3, #0]
 800f334:	6892      	ldr	r2, [r2, #8]
 800f336:	615a      	str	r2, [r3, #20]
        _ux_system -> ux_system_cache_safe_memory_pool_start = _ux_system -> ux_system_regular_memory_pool_start;
 800f338:	4b24      	ldr	r3, [pc, #144]	@ (800f3cc <_ux_system_initialize+0x158>)
 800f33a:	681a      	ldr	r2, [r3, #0]
 800f33c:	4b23      	ldr	r3, [pc, #140]	@ (800f3cc <_ux_system_initialize+0x158>)
 800f33e:	681b      	ldr	r3, [r3, #0]
 800f340:	6812      	ldr	r2, [r2, #0]
 800f342:	60da      	str	r2, [r3, #12]
 800f344:	e02f      	b.n	800f3a6 <_ux_system_initialize+0x132>
    }
    else
    {
    
        /* Make sure the cache safe memory pool is aligned properly */
        int_memory_pool_start =   (ALIGN_TYPE) cache_safe_memory_pool_start;
 800f346:	687b      	ldr	r3, [r7, #4]
 800f348:	623b      	str	r3, [r7, #32]
        int_memory_pool_start +=  UX_ALIGN_MIN;
 800f34a:	6a3b      	ldr	r3, [r7, #32]
 800f34c:	330f      	adds	r3, #15
 800f34e:	623b      	str	r3, [r7, #32]
        int_memory_pool_start &=  ~((ALIGN_TYPE)UX_ALIGN_MIN);
 800f350:	6a3b      	ldr	r3, [r7, #32]
 800f352:	f023 030f 	bic.w	r3, r3, #15
 800f356:	623b      	str	r3, [r7, #32]
    
        /* Save the cache safe memory allocation details */
        _ux_system -> ux_system_cache_safe_memory_pool_size =     cache_safe_memory_size - UX_ALIGN_MIN;
 800f358:	4b1c      	ldr	r3, [pc, #112]	@ (800f3cc <_ux_system_initialize+0x158>)
 800f35a:	681b      	ldr	r3, [r3, #0]
 800f35c:	683a      	ldr	r2, [r7, #0]
 800f35e:	3a0f      	subs	r2, #15
 800f360:	611a      	str	r2, [r3, #16]
        _ux_system -> ux_system_cache_safe_memory_pool_free =     _ux_system -> ux_system_cache_safe_memory_pool_size;
 800f362:	4b1a      	ldr	r3, [pc, #104]	@ (800f3cc <_ux_system_initialize+0x158>)
 800f364:	681a      	ldr	r2, [r3, #0]
 800f366:	4b19      	ldr	r3, [pc, #100]	@ (800f3cc <_ux_system_initialize+0x158>)
 800f368:	681b      	ldr	r3, [r3, #0]
 800f36a:	6912      	ldr	r2, [r2, #16]
 800f36c:	615a      	str	r2, [r3, #20]
        _ux_system -> ux_system_cache_safe_memory_pool_start =    (UX_MEMORY_BLOCK *) int_memory_pool_start;
 800f36e:	4b17      	ldr	r3, [pc, #92]	@ (800f3cc <_ux_system_initialize+0x158>)
 800f370:	681b      	ldr	r3, [r3, #0]
 800f372:	6a3a      	ldr	r2, [r7, #32]
 800f374:	60da      	str	r2, [r3, #12]
    
        /* Reset this memory block */
        _ux_utility_memory_set(_ux_system -> ux_system_cache_safe_memory_pool_start, 0, _ux_system -> ux_system_cache_safe_memory_pool_size); /* Use case of memset is verified. */
 800f376:	4b15      	ldr	r3, [pc, #84]	@ (800f3cc <_ux_system_initialize+0x158>)
 800f378:	681b      	ldr	r3, [r3, #0]
 800f37a:	68d8      	ldr	r0, [r3, #12]
 800f37c:	4b13      	ldr	r3, [pc, #76]	@ (800f3cc <_ux_system_initialize+0x158>)
 800f37e:	681b      	ldr	r3, [r3, #0]
 800f380:	691b      	ldr	r3, [r3, #16]
 800f382:	461a      	mov	r2, r3
 800f384:	2100      	movs	r1, #0
 800f386:	f000 fad3 	bl	800f930 <_ux_utility_memory_set>
    
        /* Build the first free memory block */
        memory_block =                             _ux_system -> ux_system_cache_safe_memory_pool_start;
 800f38a:	4b10      	ldr	r3, [pc, #64]	@ (800f3cc <_ux_system_initialize+0x158>)
 800f38c:	681b      	ldr	r3, [r3, #0]
 800f38e:	68db      	ldr	r3, [r3, #12]
 800f390:	61bb      	str	r3, [r7, #24]
        memory_block -> ux_memory_block_size =     _ux_system -> ux_system_cache_safe_memory_pool_size - (ULONG)sizeof(UX_MEMORY_BLOCK);
 800f392:	4b0e      	ldr	r3, [pc, #56]	@ (800f3cc <_ux_system_initialize+0x158>)
 800f394:	681b      	ldr	r3, [r3, #0]
 800f396:	691b      	ldr	r3, [r3, #16]
 800f398:	f1a3 0210 	sub.w	r2, r3, #16
 800f39c:	69bb      	ldr	r3, [r7, #24]
 800f39e:	601a      	str	r2, [r3, #0]
        memory_block -> ux_memory_block_status =   UX_MEMORY_UNUSED;
 800f3a0:	69bb      	ldr	r3, [r7, #24]
 800f3a2:	2200      	movs	r2, #0
 800f3a4:	605a      	str	r2, [r3, #4]
#endif

#if !defined(UX_STANDALONE)

    /* Create the Mutex object used by USBX to control critical sections.  */
    status =  _ux_system_mutex_create(&_ux_system -> ux_system_mutex, "ux_system_mutex");
 800f3a6:	4b09      	ldr	r3, [pc, #36]	@ (800f3cc <_ux_system_initialize+0x158>)
 800f3a8:	681b      	ldr	r3, [r3, #0]
 800f3aa:	331c      	adds	r3, #28
 800f3ac:	4909      	ldr	r1, [pc, #36]	@ (800f3d4 <_ux_system_initialize+0x160>)
 800f3ae:	4618      	mov	r0, r3
 800f3b0:	f000 fad8 	bl	800f964 <_ux_utility_mutex_create>
 800f3b4:	6178      	str	r0, [r7, #20]
    if(status != UX_SUCCESS)
 800f3b6:	697b      	ldr	r3, [r7, #20]
 800f3b8:	2b00      	cmp	r3, #0
 800f3ba:	d001      	beq.n	800f3c0 <_ux_system_initialize+0x14c>
        return(UX_MUTEX_ERROR);
 800f3bc:	2317      	movs	r3, #23
 800f3be:	e000      	b.n	800f3c2 <_ux_system_initialize+0x14e>
#endif

    return(UX_SUCCESS);
 800f3c0:	2300      	movs	r3, #0
}
 800f3c2:	4618      	mov	r0, r3
 800f3c4:	3728      	adds	r7, #40	@ 0x28
 800f3c6:	46bd      	mov	sp, r7
 800f3c8:	bd80      	pop	{r7, pc}
 800f3ca:	bf00      	nop
 800f3cc:	20011f38 	.word	0x20011f38
 800f3d0:	20011f34 	.word	0x20011f34
 800f3d4:	080135f8 	.word	0x080135f8

0800f3d8 <_ux_utility_delay_ms>:
/*                                            added standalone support,   */
/*                                            resulting in version 6.1.10 */
/*                                                                        */
/**************************************************************************/
VOID  _ux_utility_delay_ms(ULONG ms_wait)
{
 800f3d8:	b580      	push	{r7, lr}
 800f3da:	b084      	sub	sp, #16
 800f3dc:	af00      	add	r7, sp, #0
 800f3de:	6078      	str	r0, [r7, #4]
    while(_ux_utility_time_elapsed(ticks, _ux_utility_time_get()) <
            UX_MS_TO_TICK_NON_ZERO(ms_wait));
#else

    /* translate ms into ticks. */
    ticks = (ULONG)(ms_wait * UX_PERIODIC_RATE) / 1000;
 800f3e0:	687b      	ldr	r3, [r7, #4]
 800f3e2:	2264      	movs	r2, #100	@ 0x64
 800f3e4:	fb02 f303 	mul.w	r3, r2, r3
 800f3e8:	4a07      	ldr	r2, [pc, #28]	@ (800f408 <_ux_utility_delay_ms+0x30>)
 800f3ea:	fba2 2303 	umull	r2, r3, r2, r3
 800f3ee:	099b      	lsrs	r3, r3, #6
 800f3f0:	60fb      	str	r3, [r7, #12]
    
    /* For safety add 1 to ticks.  */
    ticks++;
 800f3f2:	68fb      	ldr	r3, [r7, #12]
 800f3f4:	3301      	adds	r3, #1
 800f3f6:	60fb      	str	r3, [r7, #12]

    /* Call ThreadX sleep function.  */
    tx_thread_sleep(ticks);
 800f3f8:	68f8      	ldr	r0, [r7, #12]
 800f3fa:	f7fc f8b5 	bl	800b568 <_tx_thread_sleep>
#endif

    /* Return completion status.  */
    return;
 800f3fe:	bf00      	nop
}
 800f400:	3710      	adds	r7, #16
 800f402:	46bd      	mov	sp, r7
 800f404:	bd80      	pop	{r7, pc}
 800f406:	bf00      	nop
 800f408:	10624dd3 	.word	0x10624dd3

0800f40c <_ux_utility_descriptor_parse>:
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _ux_utility_descriptor_parse(UCHAR * raw_descriptor, UCHAR * descriptor_structure,
                        UINT descriptor_entries, UCHAR * descriptor)
{
 800f40c:	b580      	push	{r7, lr}
 800f40e:	b084      	sub	sp, #16
 800f410:	af00      	add	r7, sp, #0
 800f412:	60f8      	str	r0, [r7, #12]
 800f414:	60b9      	str	r1, [r7, #8]
 800f416:	607a      	str	r2, [r7, #4]
 800f418:	603b      	str	r3, [r7, #0]

    /* Loop on all the entries in this descriptor.  */
    while(descriptor_entries--)
 800f41a:	e026      	b.n	800f46a <_ux_utility_descriptor_parse+0x5e>
    {

        /* Get the length of that component.  */
        switch(*descriptor_structure++)
 800f41c:	68bb      	ldr	r3, [r7, #8]
 800f41e:	1c5a      	adds	r2, r3, #1
 800f420:	60ba      	str	r2, [r7, #8]
 800f422:	781b      	ldrb	r3, [r3, #0]
 800f424:	2b02      	cmp	r3, #2
 800f426:	d00b      	beq.n	800f440 <_ux_utility_descriptor_parse+0x34>
 800f428:	2b04      	cmp	r3, #4
 800f42a:	d113      	bne.n	800f454 <_ux_utility_descriptor_parse+0x48>

        /* Check the size then build the component from the source and
           insert it into the target descriptor.  */
        case 4:

            *((ULONG *) descriptor) =  _ux_utility_long_get(raw_descriptor);
 800f42c:	68f8      	ldr	r0, [r7, #12]
 800f42e:	f000 f835 	bl	800f49c <_ux_utility_long_get>
 800f432:	4602      	mov	r2, r0
 800f434:	683b      	ldr	r3, [r7, #0]
 800f436:	601a      	str	r2, [r3, #0]
            raw_descriptor +=  4;
 800f438:	68fb      	ldr	r3, [r7, #12]
 800f43a:	3304      	adds	r3, #4
 800f43c:	60fb      	str	r3, [r7, #12]
            break;                   
 800f43e:	e011      	b.n	800f464 <_ux_utility_descriptor_parse+0x58>

        case 2:

            *((ULONG *) descriptor) = (ULONG) _ux_utility_short_get(raw_descriptor);
 800f440:	68f8      	ldr	r0, [r7, #12]
 800f442:	f000 fb36 	bl	800fab2 <_ux_utility_short_get>
 800f446:	4602      	mov	r2, r0
 800f448:	683b      	ldr	r3, [r7, #0]
 800f44a:	601a      	str	r2, [r3, #0]
            raw_descriptor += 2;
 800f44c:	68fb      	ldr	r3, [r7, #12]
 800f44e:	3302      	adds	r3, #2
 800f450:	60fb      	str	r3, [r7, #12]
            break;                   
 800f452:	e007      	b.n	800f464 <_ux_utility_descriptor_parse+0x58>

        default:

            *((ULONG *) descriptor) =  (ULONG) *raw_descriptor;
 800f454:	68fb      	ldr	r3, [r7, #12]
 800f456:	781b      	ldrb	r3, [r3, #0]
 800f458:	461a      	mov	r2, r3
 800f45a:	683b      	ldr	r3, [r7, #0]
 800f45c:	601a      	str	r2, [r3, #0]
            raw_descriptor++;
 800f45e:	68fb      	ldr	r3, [r7, #12]
 800f460:	3301      	adds	r3, #1
 800f462:	60fb      	str	r3, [r7, #12]
        }

        /* Add the size of the component to the destination.  */
        descriptor +=  4;
 800f464:	683b      	ldr	r3, [r7, #0]
 800f466:	3304      	adds	r3, #4
 800f468:	603b      	str	r3, [r7, #0]
    while(descriptor_entries--)
 800f46a:	687b      	ldr	r3, [r7, #4]
 800f46c:	1e5a      	subs	r2, r3, #1
 800f46e:	607a      	str	r2, [r7, #4]
 800f470:	2b00      	cmp	r3, #0
 800f472:	d1d3      	bne.n	800f41c <_ux_utility_descriptor_parse+0x10>
    }

    /* Return to caller.  */
    return;
 800f474:	bf00      	nop
}
 800f476:	3710      	adds	r7, #16
 800f478:	46bd      	mov	sp, r7
 800f47a:	bd80      	pop	{r7, pc}

0800f47c <_ux_utility_error_callback_register>:
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _ux_utility_error_callback_register(VOID (*error_callback)(UINT system_level, UINT system_context, UINT error_code))

{
 800f47c:	b480      	push	{r7}
 800f47e:	b083      	sub	sp, #12
 800f480:	af00      	add	r7, sp, #0
 800f482:	6078      	str	r0, [r7, #4]

    /* The callback function is defined.  */
    _ux_system -> ux_system_error_callback_function = error_callback;
 800f484:	4b04      	ldr	r3, [pc, #16]	@ (800f498 <_ux_utility_error_callback_register+0x1c>)
 800f486:	681b      	ldr	r3, [r3, #0]
 800f488:	687a      	ldr	r2, [r7, #4]
 800f48a:	659a      	str	r2, [r3, #88]	@ 0x58

    /* We are done here. No return codes.  */
    return;
 800f48c:	bf00      	nop
}
 800f48e:	370c      	adds	r7, #12
 800f490:	46bd      	mov	sp, r7
 800f492:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f496:	4770      	bx	lr
 800f498:	20011f38 	.word	0x20011f38

0800f49c <_ux_utility_long_get>:
/*  09-30-2020     Chaoqiong Xiao           Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
ULONG  _ux_utility_long_get(UCHAR * address)
{
 800f49c:	b480      	push	{r7}
 800f49e:	b085      	sub	sp, #20
 800f4a0:	af00      	add	r7, sp, #0
 800f4a2:	6078      	str	r0, [r7, #4]
ULONG    value;


    /* In order to make this function endian agnostic and memory alignment
       independent, we read a byte at a time from the address.  */
    value =   (ULONG) *address++;
 800f4a4:	687b      	ldr	r3, [r7, #4]
 800f4a6:	1c5a      	adds	r2, r3, #1
 800f4a8:	607a      	str	r2, [r7, #4]
 800f4aa:	781b      	ldrb	r3, [r3, #0]
 800f4ac:	60fb      	str	r3, [r7, #12]
    value |=  (ULONG)*address++ << 8;
 800f4ae:	687b      	ldr	r3, [r7, #4]
 800f4b0:	1c5a      	adds	r2, r3, #1
 800f4b2:	607a      	str	r2, [r7, #4]
 800f4b4:	781b      	ldrb	r3, [r3, #0]
 800f4b6:	021b      	lsls	r3, r3, #8
 800f4b8:	68fa      	ldr	r2, [r7, #12]
 800f4ba:	4313      	orrs	r3, r2
 800f4bc:	60fb      	str	r3, [r7, #12]
    value |=  (ULONG)*address++ << 16;
 800f4be:	687b      	ldr	r3, [r7, #4]
 800f4c0:	1c5a      	adds	r2, r3, #1
 800f4c2:	607a      	str	r2, [r7, #4]
 800f4c4:	781b      	ldrb	r3, [r3, #0]
 800f4c6:	041b      	lsls	r3, r3, #16
 800f4c8:	68fa      	ldr	r2, [r7, #12]
 800f4ca:	4313      	orrs	r3, r2
 800f4cc:	60fb      	str	r3, [r7, #12]
    value |=  (ULONG)*address << 24;
 800f4ce:	687b      	ldr	r3, [r7, #4]
 800f4d0:	781b      	ldrb	r3, [r3, #0]
 800f4d2:	061b      	lsls	r3, r3, #24
 800f4d4:	68fa      	ldr	r2, [r7, #12]
 800f4d6:	4313      	orrs	r3, r2
 800f4d8:	60fb      	str	r3, [r7, #12]

    /* Return 32-bit value.  */
    return(value);
 800f4da:	68fb      	ldr	r3, [r7, #12]
}
 800f4dc:	4618      	mov	r0, r3
 800f4de:	3714      	adds	r7, #20
 800f4e0:	46bd      	mov	sp, r7
 800f4e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f4e6:	4770      	bx	lr

0800f4e8 <_ux_utility_memory_allocate>:
/*                                            resulting in version 6.1.10 */
/*                                                                        */
/**************************************************************************/
VOID  *_ux_utility_memory_allocate(ULONG memory_alignment, ULONG memory_cache_flag,
                                   ULONG memory_size_requested)
{
 800f4e8:	b580      	push	{r7, lr}
 800f4ea:	b08c      	sub	sp, #48	@ 0x30
 800f4ec:	af00      	add	r7, sp, #0
 800f4ee:	60f8      	str	r0, [r7, #12]
 800f4f0:	60b9      	str	r1, [r7, #8]
 800f4f2:	607a      	str	r2, [r7, #4]
UCHAR               *memory_buffer;
ALIGN_TYPE          int_memory_buffer;


    /* Get the mutex as this is a critical section.  */
    _ux_system_mutex_on(&_ux_system -> ux_system_mutex);
 800f4f4:	4b7d      	ldr	r3, [pc, #500]	@ (800f6ec <_ux_utility_memory_allocate+0x204>)
 800f4f6:	681b      	ldr	r3, [r3, #0]
 800f4f8:	331c      	adds	r3, #28
 800f4fa:	4618      	mov	r0, r3
 800f4fc:	f000 fa56 	bl	800f9ac <_ux_utility_mutex_on>
    }

#else

    /* Check if safe alignment requested, in this case switch to UX_NO_ALIGN.  */
    if (memory_alignment == UX_SAFE_ALIGN)
 800f500:	68fb      	ldr	r3, [r7, #12]
 800f502:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800f506:	d101      	bne.n	800f50c <_ux_utility_memory_allocate+0x24>
        memory_alignment = UX_NO_ALIGN;
 800f508:	2300      	movs	r3, #0
 800f50a:	60fb      	str	r3, [r7, #12]
    
#endif

    /* Ensure the alignment meats the minimum.  */
    if (memory_alignment < UX_ALIGN_MIN)
 800f50c:	68fb      	ldr	r3, [r7, #12]
 800f50e:	2b0e      	cmp	r3, #14
 800f510:	d801      	bhi.n	800f516 <_ux_utility_memory_allocate+0x2e>
        memory_alignment =  UX_ALIGN_MIN;
 800f512:	230f      	movs	r3, #15
 800f514:	60fb      	str	r3, [r7, #12]

    /* Adjust the memory alignment since our macros are one minus the desired alignment.
       Also determine the amount of extra memory we need for the alignment, which is one
       minus the actual alignment.  */
    memory_for_alignment =  memory_alignment;
 800f516:	68fb      	ldr	r3, [r7, #12]
 800f518:	627b      	str	r3, [r7, #36]	@ 0x24
    memory_alignment++;
 800f51a:	68fb      	ldr	r3, [r7, #12]
 800f51c:	3301      	adds	r3, #1
 800f51e:	60fb      	str	r3, [r7, #12]
       now is that the memory block might not be a size that is a multiple of 16, so we need
       to add the amount of memory required such that the memory buffer after the block has 
       the correct alignment. For example, if the memory block has a size of 24, then we need
       to make sure it is placed on an 8-byte alignment that is after a 16-byte alignment so
       that the memory right after the memory block is 16-byte aligned (8 + 24 = 32).  */
    memory_size_requested =  (memory_size_requested +    UX_ALIGN_MIN) & (~(ULONG)UX_ALIGN_MIN);
 800f520:	687b      	ldr	r3, [r7, #4]
 800f522:	330f      	adds	r3, #15
 800f524:	f023 030f 	bic.w	r3, r3, #15
 800f528:	607b      	str	r3, [r7, #4]
    /* Try to find the best block for this memory by requesting the maximum amount of
       memory we'll need which is calculated as follows: the amount memory requested by
       the caller plus the maximum amount of memory wasted due to alignment plus 2 memory
       blocks structs - one for the new memory block we'll create for the user block and one
       that we might create if there is extra memory after doing the alignment.  */
    memory_block =  _ux_utility_memory_free_block_best_get(memory_cache_flag, memory_size_requested + memory_for_alignment + (ULONG)sizeof(UX_MEMORY_BLOCK));
 800f52a:	687a      	ldr	r2, [r7, #4]
 800f52c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f52e:	4413      	add	r3, r2
 800f530:	3310      	adds	r3, #16
 800f532:	4619      	mov	r1, r3
 800f534:	68b8      	ldr	r0, [r7, #8]
 800f536:	f000 f9b9 	bl	800f8ac <_ux_utility_memory_free_block_best_get>
 800f53a:	62f8      	str	r0, [r7, #44]	@ 0x2c

    /* If the block returned is NULL, there is no free memory in the pool
       for that size. */
    if (memory_block == UX_NULL)
 800f53c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f53e:	2b00      	cmp	r3, #0
 800f540:	d10c      	bne.n	800f55c <_ux_utility_memory_allocate+0x74>
    {

        /* Release the protection.  */
        _ux_system_mutex_off(&_ux_system -> ux_system_mutex);
 800f542:	4b6a      	ldr	r3, [pc, #424]	@ (800f6ec <_ux_utility_memory_allocate+0x204>)
 800f544:	681b      	ldr	r3, [r3, #0]
 800f546:	331c      	adds	r3, #28
 800f548:	4618      	mov	r0, r3
 800f54a:	f000 fa24 	bl	800f996 <_ux_utility_mutex_off>

        /* If trace is enabled, insert this event into the trace buffer.  */
        UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_MEMORY_INSUFFICIENT, memory_size_requested, 0, 0, UX_TRACE_ERRORS, 0, 0)

        /* Error trap. */
        _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_UTILITY, UX_MEMORY_INSUFFICIENT);
 800f54e:	2212      	movs	r2, #18
 800f550:	2108      	movs	r1, #8
 800f552:	2002      	movs	r0, #2
 800f554:	f7ff fe6c 	bl	800f230 <_ux_system_error_handler>

        /* Return NULL to indicate no block was found.  */
        return(UX_NULL);
 800f558:	2300      	movs	r3, #0
 800f55a:	e0c3      	b.n	800f6e4 <_ux_utility_memory_allocate+0x1fc>
    }

    /* Get the memory buffer for this block.  */
    int_memory_buffer = (ALIGN_TYPE) ((UCHAR *) memory_block + sizeof(UX_MEMORY_BLOCK));
 800f55c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f55e:	3310      	adds	r3, #16
 800f560:	623b      	str	r3, [r7, #32]

    /* Are we already aligned?  */
    if ((int_memory_buffer & (memory_alignment - 1)) == 0)
 800f562:	68fb      	ldr	r3, [r7, #12]
 800f564:	1e5a      	subs	r2, r3, #1
 800f566:	6a3b      	ldr	r3, [r7, #32]
 800f568:	4013      	ands	r3, r2
 800f56a:	2b00      	cmp	r3, #0
 800f56c:	d126      	bne.n	800f5bc <_ux_utility_memory_allocate+0xd4>
    {

        /* Setup the new memory block.  */
        new_memory_block =  (UX_MEMORY_BLOCK *) ((UCHAR *) memory_block + sizeof(UX_MEMORY_BLOCK) + memory_size_requested);
 800f56e:	687b      	ldr	r3, [r7, #4]
 800f570:	3310      	adds	r3, #16
 800f572:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800f574:	4413      	add	r3, r2
 800f576:	61fb      	str	r3, [r7, #28]
        new_memory_block -> ux_memory_block_next =  memory_block -> ux_memory_block_next;
 800f578:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f57a:	689a      	ldr	r2, [r3, #8]
 800f57c:	69fb      	ldr	r3, [r7, #28]
 800f57e:	609a      	str	r2, [r3, #8]
        new_memory_block -> ux_memory_block_previous =  memory_block;
 800f580:	69fb      	ldr	r3, [r7, #28]
 800f582:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800f584:	60da      	str	r2, [r3, #12]
        new_memory_block -> ux_memory_block_size =  memory_block -> ux_memory_block_size - memory_size_requested - (ULONG)sizeof(UX_MEMORY_BLOCK);
 800f586:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f588:	681a      	ldr	r2, [r3, #0]
 800f58a:	687b      	ldr	r3, [r7, #4]
 800f58c:	1ad3      	subs	r3, r2, r3
 800f58e:	f1a3 0210 	sub.w	r2, r3, #16
 800f592:	69fb      	ldr	r3, [r7, #28]
 800f594:	601a      	str	r2, [r3, #0]
        new_memory_block -> ux_memory_block_status =  UX_MEMORY_UNUSED;
 800f596:	69fb      	ldr	r3, [r7, #28]
 800f598:	2200      	movs	r2, #0
 800f59a:	605a      	str	r2, [r3, #4]

        /* Update the current memory block.  */
        memory_block -> ux_memory_block_size =  memory_size_requested;
 800f59c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f59e:	687a      	ldr	r2, [r7, #4]
 800f5a0:	601a      	str	r2, [r3, #0]
        memory_block -> ux_memory_block_next =  new_memory_block;
 800f5a2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f5a4:	69fa      	ldr	r2, [r7, #28]
 800f5a6:	609a      	str	r2, [r3, #8]
        memory_block -> ux_memory_block_status =  UX_MEMORY_USED | memory_cache_flag;
 800f5a8:	68bb      	ldr	r3, [r7, #8]
 800f5aa:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 800f5ae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f5b0:	605a      	str	r2, [r3, #4]

        /* Declare how much memory we removed from the pool.  */
        memory_removed_from_pool =  memory_block -> ux_memory_block_size + (ULONG)sizeof(UX_MEMORY_BLOCK);
 800f5b2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f5b4:	681b      	ldr	r3, [r3, #0]
 800f5b6:	3310      	adds	r3, #16
 800f5b8:	62bb      	str	r3, [r7, #40]	@ 0x28
 800f5ba:	e05e      	b.n	800f67a <_ux_utility_memory_allocate+0x192>
    {

        /* Align the buffer. The first thing we do is increment by the size of a
           memory block because we have to make sure we have enough memory for at
           least that.  */
        int_memory_buffer +=  (ULONG)sizeof(UX_MEMORY_BLOCK);
 800f5bc:	6a3b      	ldr	r3, [r7, #32]
 800f5be:	3310      	adds	r3, #16
 800f5c0:	623b      	str	r3, [r7, #32]
        int_memory_buffer +=  memory_alignment - 1;
 800f5c2:	68fa      	ldr	r2, [r7, #12]
 800f5c4:	6a3b      	ldr	r3, [r7, #32]
 800f5c6:	4413      	add	r3, r2
 800f5c8:	3b01      	subs	r3, #1
 800f5ca:	623b      	str	r3, [r7, #32]
        int_memory_buffer &=  ~(((ALIGN_TYPE) memory_alignment) - 1);
 800f5cc:	68fb      	ldr	r3, [r7, #12]
 800f5ce:	425b      	negs	r3, r3
 800f5d0:	6a3a      	ldr	r2, [r7, #32]
 800f5d2:	4013      	ands	r3, r2
 800f5d4:	623b      	str	r3, [r7, #32]

        /* Setup the new memory block. Note that its size is updated again later.  */
        new_memory_block =  (UX_MEMORY_BLOCK *) (int_memory_buffer - (ULONG)sizeof(UX_MEMORY_BLOCK));
 800f5d6:	6a3b      	ldr	r3, [r7, #32]
 800f5d8:	3b10      	subs	r3, #16
 800f5da:	61fb      	str	r3, [r7, #28]
        new_memory_block -> ux_memory_block_previous =  memory_block;
 800f5dc:	69fb      	ldr	r3, [r7, #28]
 800f5de:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800f5e0:	60da      	str	r2, [r3, #12]
        new_memory_block -> ux_memory_block_next =  memory_block -> ux_memory_block_next;
 800f5e2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f5e4:	689a      	ldr	r2, [r3, #8]
 800f5e6:	69fb      	ldr	r3, [r7, #28]
 800f5e8:	609a      	str	r2, [r3, #8]
        new_memory_block -> ux_memory_block_size =  memory_block -> ux_memory_block_size;
 800f5ea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f5ec:	681a      	ldr	r2, [r3, #0]
 800f5ee:	69fb      	ldr	r3, [r7, #28]
 800f5f0:	601a      	str	r2, [r3, #0]
        new_memory_block -> ux_memory_block_status =  UX_MEMORY_USED | memory_cache_flag;
 800f5f2:	68bb      	ldr	r3, [r7, #8]
 800f5f4:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 800f5f8:	69fb      	ldr	r3, [r7, #28]
 800f5fa:	605a      	str	r2, [r3, #4]

        /* Update the current memory block.  */
        int_memory_buffer =  (ALIGN_TYPE) ((UCHAR *) memory_block + sizeof(UX_MEMORY_BLOCK));
 800f5fc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f5fe:	3310      	adds	r3, #16
 800f600:	623b      	str	r3, [r7, #32]
        memory_block -> ux_memory_block_next =  new_memory_block;
 800f602:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f604:	69fa      	ldr	r2, [r7, #28]
 800f606:	609a      	str	r2, [r3, #8]
        memory_block -> ux_memory_block_size =  (ULONG) ((ALIGN_TYPE) new_memory_block - int_memory_buffer);
 800f608:	69fa      	ldr	r2, [r7, #28]
 800f60a:	6a3b      	ldr	r3, [r7, #32]
 800f60c:	1ad2      	subs	r2, r2, r3
 800f60e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f610:	601a      	str	r2, [r3, #0]

        /* Update the new memory block's size.  */
        new_memory_block -> ux_memory_block_size -=  (memory_block -> ux_memory_block_size + (ULONG)sizeof(UX_MEMORY_BLOCK));
 800f612:	69fb      	ldr	r3, [r7, #28]
 800f614:	681a      	ldr	r2, [r3, #0]
 800f616:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f618:	681b      	ldr	r3, [r3, #0]
 800f61a:	1ad3      	subs	r3, r2, r3
 800f61c:	f1a3 0210 	sub.w	r2, r3, #16
 800f620:	69fb      	ldr	r3, [r7, #28]
 800f622:	601a      	str	r2, [r3, #0]

        /* Calculate how much memory is leftover in the new memory block after doing
           the alignment.  */
        leftover =  new_memory_block -> ux_memory_block_size - memory_size_requested;
 800f624:	69fb      	ldr	r3, [r7, #28]
 800f626:	681a      	ldr	r2, [r3, #0]
 800f628:	687b      	ldr	r3, [r7, #4]
 800f62a:	1ad3      	subs	r3, r2, r3
 800f62c:	61bb      	str	r3, [r7, #24]

        /* Can we fit another block after the new block? */
        if (leftover > sizeof(UX_MEMORY_BLOCK))
 800f62e:	69bb      	ldr	r3, [r7, #24]
 800f630:	2b10      	cmp	r3, #16
 800f632:	d91c      	bls.n	800f66e <_ux_utility_memory_allocate+0x186>
        {

            /* Setup the leftover memory block.  */
            leftover_memory_block = (UX_MEMORY_BLOCK *) ((ALIGN_TYPE) new_memory_block + sizeof(UX_MEMORY_BLOCK) + memory_size_requested);
 800f634:	69fa      	ldr	r2, [r7, #28]
 800f636:	687b      	ldr	r3, [r7, #4]
 800f638:	4413      	add	r3, r2
 800f63a:	3310      	adds	r3, #16
 800f63c:	617b      	str	r3, [r7, #20]
            leftover_memory_block -> ux_memory_block_next =  new_memory_block -> ux_memory_block_next;
 800f63e:	69fb      	ldr	r3, [r7, #28]
 800f640:	689a      	ldr	r2, [r3, #8]
 800f642:	697b      	ldr	r3, [r7, #20]
 800f644:	609a      	str	r2, [r3, #8]
            leftover_memory_block -> ux_memory_block_previous =  new_memory_block;
 800f646:	697b      	ldr	r3, [r7, #20]
 800f648:	69fa      	ldr	r2, [r7, #28]
 800f64a:	60da      	str	r2, [r3, #12]
            leftover_memory_block -> ux_memory_block_size =  leftover - (ULONG)sizeof(UX_MEMORY_BLOCK);
 800f64c:	69bb      	ldr	r3, [r7, #24]
 800f64e:	f1a3 0210 	sub.w	r2, r3, #16
 800f652:	697b      	ldr	r3, [r7, #20]
 800f654:	601a      	str	r2, [r3, #0]
            leftover_memory_block -> ux_memory_block_status =  UX_MEMORY_UNUSED;
 800f656:	697b      	ldr	r3, [r7, #20]
 800f658:	2200      	movs	r2, #0
 800f65a:	605a      	str	r2, [r3, #4]

            new_memory_block -> ux_memory_block_next =  leftover_memory_block;
 800f65c:	69fb      	ldr	r3, [r7, #28]
 800f65e:	697a      	ldr	r2, [r7, #20]
 800f660:	609a      	str	r2, [r3, #8]
            new_memory_block -> ux_memory_block_size -=  leftover;
 800f662:	69fb      	ldr	r3, [r7, #28]
 800f664:	681a      	ldr	r2, [r3, #0]
 800f666:	69bb      	ldr	r3, [r7, #24]
 800f668:	1ad2      	subs	r2, r2, r3
 800f66a:	69fb      	ldr	r3, [r7, #28]
 800f66c:	601a      	str	r2, [r3, #0]
        }

        /* Declare how much memory we removed from the pool.  */
        memory_removed_from_pool =  new_memory_block -> ux_memory_block_size + (ULONG)sizeof(UX_MEMORY_BLOCK);
 800f66e:	69fb      	ldr	r3, [r7, #28]
 800f670:	681b      	ldr	r3, [r3, #0]
 800f672:	3310      	adds	r3, #16
 800f674:	62bb      	str	r3, [r7, #40]	@ 0x28

        /* The new memory block is the one we give to the user.  */
        memory_block =  new_memory_block;
 800f676:	69fb      	ldr	r3, [r7, #28]
 800f678:	62fb      	str	r3, [r7, #44]	@ 0x2c
    }

    /* The memory to be returned is after the block header.  */
    memory_buffer =  ((UCHAR *) memory_block) + sizeof(UX_MEMORY_BLOCK);
 800f67a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f67c:	3310      	adds	r3, #16
 800f67e:	613b      	str	r3, [r7, #16]

    /* Clear the memory block.  */
    _ux_utility_memory_set(memory_buffer, 0, memory_size_requested); /* Use case of memset is verified. */
 800f680:	687a      	ldr	r2, [r7, #4]
 800f682:	2100      	movs	r1, #0
 800f684:	6938      	ldr	r0, [r7, #16]
 800f686:	f000 f953 	bl	800f930 <_ux_utility_memory_set>

    /* Update the memory free in the pool.  */
    if (_ux_system -> ux_system_cache_safe_memory_pool_start == _ux_system -> ux_system_regular_memory_pool_start)
 800f68a:	4b18      	ldr	r3, [pc, #96]	@ (800f6ec <_ux_utility_memory_allocate+0x204>)
 800f68c:	681b      	ldr	r3, [r3, #0]
 800f68e:	68da      	ldr	r2, [r3, #12]
 800f690:	4b16      	ldr	r3, [pc, #88]	@ (800f6ec <_ux_utility_memory_allocate+0x204>)
 800f692:	681b      	ldr	r3, [r3, #0]
 800f694:	681b      	ldr	r3, [r3, #0]
 800f696:	429a      	cmp	r2, r3
 800f698:	d108      	bne.n	800f6ac <_ux_utility_memory_allocate+0x1c4>
    {

        /* There is only one memory pool.  */
        _ux_system -> ux_system_regular_memory_pool_free -= memory_removed_from_pool;
 800f69a:	4b14      	ldr	r3, [pc, #80]	@ (800f6ec <_ux_utility_memory_allocate+0x204>)
 800f69c:	681b      	ldr	r3, [r3, #0]
 800f69e:	6899      	ldr	r1, [r3, #8]
 800f6a0:	4b12      	ldr	r3, [pc, #72]	@ (800f6ec <_ux_utility_memory_allocate+0x204>)
 800f6a2:	681b      	ldr	r3, [r3, #0]
 800f6a4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800f6a6:	1a8a      	subs	r2, r1, r2
 800f6a8:	609a      	str	r2, [r3, #8]
 800f6aa:	e014      	b.n	800f6d6 <_ux_utility_memory_allocate+0x1ee>
    }
    else
    {

       switch (memory_cache_flag)
 800f6ac:	68bb      	ldr	r3, [r7, #8]
 800f6ae:	2b01      	cmp	r3, #1
 800f6b0:	d108      	bne.n	800f6c4 <_ux_utility_memory_allocate+0x1dc>
       {

            case UX_CACHE_SAFE_MEMORY:
                /* Update the amount of free memory in the cache safe memory pool.  */
                _ux_system -> ux_system_cache_safe_memory_pool_free -= memory_removed_from_pool;
 800f6b2:	4b0e      	ldr	r3, [pc, #56]	@ (800f6ec <_ux_utility_memory_allocate+0x204>)
 800f6b4:	681b      	ldr	r3, [r3, #0]
 800f6b6:	6959      	ldr	r1, [r3, #20]
 800f6b8:	4b0c      	ldr	r3, [pc, #48]	@ (800f6ec <_ux_utility_memory_allocate+0x204>)
 800f6ba:	681b      	ldr	r3, [r3, #0]
 800f6bc:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800f6be:	1a8a      	subs	r2, r1, r2
 800f6c0:	615a      	str	r2, [r3, #20]

            break;
 800f6c2:	e008      	b.n	800f6d6 <_ux_utility_memory_allocate+0x1ee>

            default:
                /* Update the amount of free memory in the regular memory pool.  */
                _ux_system -> ux_system_regular_memory_pool_free -= memory_removed_from_pool;
 800f6c4:	4b09      	ldr	r3, [pc, #36]	@ (800f6ec <_ux_utility_memory_allocate+0x204>)
 800f6c6:	681b      	ldr	r3, [r3, #0]
 800f6c8:	6899      	ldr	r1, [r3, #8]
 800f6ca:	4b08      	ldr	r3, [pc, #32]	@ (800f6ec <_ux_utility_memory_allocate+0x204>)
 800f6cc:	681b      	ldr	r3, [r3, #0]
 800f6ce:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800f6d0:	1a8a      	subs	r2, r1, r2
 800f6d2:	609a      	str	r2, [r3, #8]
            break;
 800f6d4:	bf00      	nop
        _ux_system -> ux_system_cache_safe_memory_pool_min_free = _ux_system -> ux_system_cache_safe_memory_pool_free;

#endif

    /* Release the protection.  */
    _ux_system_mutex_off(&_ux_system -> ux_system_mutex);
 800f6d6:	4b05      	ldr	r3, [pc, #20]	@ (800f6ec <_ux_utility_memory_allocate+0x204>)
 800f6d8:	681b      	ldr	r3, [r3, #0]
 800f6da:	331c      	adds	r3, #28
 800f6dc:	4618      	mov	r0, r3
 800f6de:	f000 f95a 	bl	800f996 <_ux_utility_mutex_off>

    /* The memory block pointer contains a memory area properly
       aligned.  */
    return(memory_buffer);
 800f6e2:	693b      	ldr	r3, [r7, #16]
}                                
 800f6e4:	4618      	mov	r0, r3
 800f6e6:	3730      	adds	r7, #48	@ 0x30
 800f6e8:	46bd      	mov	sp, r7
 800f6ea:	bd80      	pop	{r7, pc}
 800f6ec:	20011f38 	.word	0x20011f38

0800f6f0 <_ux_utility_memory_compare>:
/*  09-30-2020     Chaoqiong Xiao           Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_utility_memory_compare(VOID *memory_source, VOID *memory_destination, ULONG length)
{
 800f6f0:	b480      	push	{r7}
 800f6f2:	b087      	sub	sp, #28
 800f6f4:	af00      	add	r7, sp, #0
 800f6f6:	60f8      	str	r0, [r7, #12]
 800f6f8:	60b9      	str	r1, [r7, #8]
 800f6fa:	607a      	str	r2, [r7, #4]
UCHAR *   source;
UCHAR *   destination;


    /* Setup source and destination byte oriented pointers.  */
    source =  (UCHAR *) memory_source;
 800f6fc:	68fb      	ldr	r3, [r7, #12]
 800f6fe:	617b      	str	r3, [r7, #20]
    destination =  (UCHAR *) memory_destination;
 800f700:	68bb      	ldr	r3, [r7, #8]
 800f702:	613b      	str	r3, [r7, #16]

    /* Loop to compare blocks.  */
    while(length--)
 800f704:	e00b      	b.n	800f71e <_ux_utility_memory_compare+0x2e>
    {

        /* Compare a single byte.  */
        if(*destination++ != *source++)
 800f706:	693b      	ldr	r3, [r7, #16]
 800f708:	1c5a      	adds	r2, r3, #1
 800f70a:	613a      	str	r2, [r7, #16]
 800f70c:	781a      	ldrb	r2, [r3, #0]
 800f70e:	697b      	ldr	r3, [r7, #20]
 800f710:	1c59      	adds	r1, r3, #1
 800f712:	6179      	str	r1, [r7, #20]
 800f714:	781b      	ldrb	r3, [r3, #0]
 800f716:	429a      	cmp	r2, r3
 800f718:	d001      	beq.n	800f71e <_ux_utility_memory_compare+0x2e>
        {

            /* Not equal, return an error.  */
            return(UX_ERROR);
 800f71a:	23ff      	movs	r3, #255	@ 0xff
 800f71c:	e005      	b.n	800f72a <_ux_utility_memory_compare+0x3a>
    while(length--)
 800f71e:	687b      	ldr	r3, [r7, #4]
 800f720:	1e5a      	subs	r2, r3, #1
 800f722:	607a      	str	r2, [r7, #4]
 800f724:	2b00      	cmp	r3, #0
 800f726:	d1ee      	bne.n	800f706 <_ux_utility_memory_compare+0x16>
        }
    } 
    
    /* Blocks are equal, return success.  */           
    return(UX_SUCCESS); 
 800f728:	2300      	movs	r3, #0
}
 800f72a:	4618      	mov	r0, r3
 800f72c:	371c      	adds	r7, #28
 800f72e:	46bd      	mov	sp, r7
 800f730:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f734:	4770      	bx	lr

0800f736 <_ux_utility_memory_copy>:
/*  09-30-2020     Chaoqiong Xiao           Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _ux_utility_memory_copy(VOID *memory_destination, VOID *memory_source, ULONG length)
{
 800f736:	b480      	push	{r7}
 800f738:	b087      	sub	sp, #28
 800f73a:	af00      	add	r7, sp, #0
 800f73c:	60f8      	str	r0, [r7, #12]
 800f73e:	60b9      	str	r1, [r7, #8]
 800f740:	607a      	str	r2, [r7, #4]

UCHAR *   source;
UCHAR *   destination;

    /* Setup byte oriented source and destination pointers.  */
    source =  (UCHAR *) memory_source;
 800f742:	68bb      	ldr	r3, [r7, #8]
 800f744:	617b      	str	r3, [r7, #20]
    destination =  (UCHAR *) memory_destination;
 800f746:	68fb      	ldr	r3, [r7, #12]
 800f748:	613b      	str	r3, [r7, #16]

    /* Loop to perform the copy.  */
    while(length--)
 800f74a:	e007      	b.n	800f75c <_ux_utility_memory_copy+0x26>
    {

        /* Copy one byte.  */
        *destination++ =  *source++;
 800f74c:	697a      	ldr	r2, [r7, #20]
 800f74e:	1c53      	adds	r3, r2, #1
 800f750:	617b      	str	r3, [r7, #20]
 800f752:	693b      	ldr	r3, [r7, #16]
 800f754:	1c59      	adds	r1, r3, #1
 800f756:	6139      	str	r1, [r7, #16]
 800f758:	7812      	ldrb	r2, [r2, #0]
 800f75a:	701a      	strb	r2, [r3, #0]
    while(length--)
 800f75c:	687b      	ldr	r3, [r7, #4]
 800f75e:	1e5a      	subs	r2, r3, #1
 800f760:	607a      	str	r2, [r7, #4]
 800f762:	2b00      	cmp	r3, #0
 800f764:	d1f2      	bne.n	800f74c <_ux_utility_memory_copy+0x16>
    }

    /* Return to caller.  */
    return; 
 800f766:	bf00      	nop
}
 800f768:	371c      	adds	r7, #28
 800f76a:	46bd      	mov	sp, r7
 800f76c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f770:	4770      	bx	lr
	...

0800f774 <_ux_utility_memory_free>:
/*                                            added standalone support,   */
/*                                            resulting in version 6.1.10 */
/*                                                                        */
/**************************************************************************/
VOID  _ux_utility_memory_free(VOID *memory)
{
 800f774:	b580      	push	{r7, lr}
 800f776:	b086      	sub	sp, #24
 800f778:	af00      	add	r7, sp, #0
 800f77a:	6078      	str	r0, [r7, #4]
UCHAR               *regular_start, *regular_end;
UCHAR               *cache_safe_start, *cache_safe_end;
#endif

    /* Get the mutex as this is a critical section.  */
    _ux_system_mutex_on(&_ux_system -> ux_system_mutex);
 800f77c:	4b49      	ldr	r3, [pc, #292]	@ (800f8a4 <_ux_utility_memory_free+0x130>)
 800f77e:	681b      	ldr	r3, [r3, #0]
 800f780:	331c      	adds	r3, #28
 800f782:	4618      	mov	r0, r3
 800f784:	f000 f912 	bl	800f9ac <_ux_utility_mutex_on>
    }
#endif

    /* The memory block for this memory pointer is located right before the
       memory.  */
    memory_block =  (UX_MEMORY_BLOCK *) (((UCHAR *) memory) - sizeof(UX_MEMORY_BLOCK));
 800f788:	687b      	ldr	r3, [r7, #4]
 800f78a:	3b10      	subs	r3, #16
 800f78c:	617b      	str	r3, [r7, #20]
    
    /* Keep track of the memory returned to the pool.  */
    memory_size_returned = memory_block -> ux_memory_block_size + (ULONG)sizeof(UX_MEMORY_BLOCK);
 800f78e:	697b      	ldr	r3, [r7, #20]
 800f790:	681b      	ldr	r3, [r3, #0]
 800f792:	3310      	adds	r3, #16
 800f794:	60fb      	str	r3, [r7, #12]

    /* Check this memory block to see if it valid.  */
    if (memory_block -> ux_memory_block_status != (UX_MEMORY_USED | UX_REGULAR_MEMORY) &&
 800f796:	697b      	ldr	r3, [r7, #20]
 800f798:	685b      	ldr	r3, [r3, #4]
 800f79a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800f79e:	d010      	beq.n	800f7c2 <_ux_utility_memory_free+0x4e>
        memory_block -> ux_memory_block_status != (UX_MEMORY_USED | UX_CACHE_SAFE_MEMORY))
 800f7a0:	697b      	ldr	r3, [r7, #20]
 800f7a2:	685b      	ldr	r3, [r3, #4]
    if (memory_block -> ux_memory_block_status != (UX_MEMORY_USED | UX_REGULAR_MEMORY) &&
 800f7a4:	4a40      	ldr	r2, [pc, #256]	@ (800f8a8 <_ux_utility_memory_free+0x134>)
 800f7a6:	4293      	cmp	r3, r2
 800f7a8:	d00b      	beq.n	800f7c2 <_ux_utility_memory_free+0x4e>
    {

        /* Not valid. Release the protection.  */
        _ux_system_mutex_off(&_ux_system -> ux_system_mutex);
 800f7aa:	4b3e      	ldr	r3, [pc, #248]	@ (800f8a4 <_ux_utility_memory_free+0x130>)
 800f7ac:	681b      	ldr	r3, [r3, #0]
 800f7ae:	331c      	adds	r3, #28
 800f7b0:	4618      	mov	r0, r3
 800f7b2:	f000 f8f0 	bl	800f996 <_ux_utility_mutex_off>

        /* Error trap. */
        _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_UTILITY, UX_MEMORY_CORRUPTED);
 800f7b6:	2219      	movs	r2, #25
 800f7b8:	2108      	movs	r1, #8
 800f7ba:	2002      	movs	r0, #2
 800f7bc:	f7ff fd38 	bl	800f230 <_ux_system_error_handler>

        /* If trace is enabled, insert this event into the trace buffer.  */
        UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_MEMORY_CORRUPTED, memory, 0, 0, UX_TRACE_ERRORS, 0, 0)

        /* Return to caller.  */
        return;
 800f7c0:	e06c      	b.n	800f89c <_ux_utility_memory_free+0x128>
        _ux_system -> ux_system_cache_safe_memory_pool_alloc_total -= memory_block -> ux_memory_block_size;
    }
#endif

    /* We mark this memory block as being unused.  */
    memory_block -> ux_memory_block_status =  UX_MEMORY_UNUSED;
 800f7c2:	697b      	ldr	r3, [r7, #20]
 800f7c4:	2200      	movs	r2, #0
 800f7c6:	605a      	str	r2, [r3, #4]
    
    /* Now we must concatenate as many free blocks as possible,
       that include the blocks before and the blocks after the current
       block.  Scan memory backwards.  */

     while (memory_block -> ux_memory_block_previous !=UX_NULL)
 800f7c8:	e007      	b.n	800f7da <_ux_utility_memory_free+0x66>
     {

        /* Check if the block is free.  */            
        if (memory_block -> ux_memory_block_previous -> ux_memory_block_status == UX_MEMORY_UNUSED)
 800f7ca:	697b      	ldr	r3, [r7, #20]
 800f7cc:	68db      	ldr	r3, [r3, #12]
 800f7ce:	685b      	ldr	r3, [r3, #4]
 800f7d0:	2b00      	cmp	r3, #0
 800f7d2:	d107      	bne.n	800f7e4 <_ux_utility_memory_free+0x70>

            /* The memory block before is free. This will be our starting point to 
               concatenate memory.  */
            memory_block =  memory_block -> ux_memory_block_previous;
 800f7d4:	697b      	ldr	r3, [r7, #20]
 800f7d6:	68db      	ldr	r3, [r3, #12]
 800f7d8:	617b      	str	r3, [r7, #20]
     while (memory_block -> ux_memory_block_previous !=UX_NULL)
 800f7da:	697b      	ldr	r3, [r7, #20]
 800f7dc:	68db      	ldr	r3, [r3, #12]
 800f7de:	2b00      	cmp	r3, #0
 800f7e0:	d1f3      	bne.n	800f7ca <_ux_utility_memory_free+0x56>
 800f7e2:	e000      	b.n	800f7e6 <_ux_utility_memory_free+0x72>

        else

            /* The previous memory block is not free.  */
            break;
 800f7e4:	bf00      	nop
    }

    /* The pointer to the memory block is now our first free block. We use this 
       starting address to concatenate all the contiguous memory block.  */
    next_block =  memory_block -> ux_memory_block_next;
 800f7e6:	697b      	ldr	r3, [r7, #20]
 800f7e8:	689b      	ldr	r3, [r3, #8]
 800f7ea:	613b      	str	r3, [r7, #16]
    while (next_block != UX_NULL)
 800f7ec:	e01a      	b.n	800f824 <_ux_utility_memory_free+0xb0>
    {

        /* Determine if the memory block is used.  */
        if (next_block -> ux_memory_block_status != UX_MEMORY_UNUSED)
 800f7ee:	693b      	ldr	r3, [r7, #16]
 800f7f0:	685b      	ldr	r3, [r3, #4]
 800f7f2:	2b00      	cmp	r3, #0
 800f7f4:	d006      	beq.n	800f804 <_ux_utility_memory_free+0x90>
        {

            /* Yes, move to next block.  */
            memory_block -> ux_memory_block_next =  next_block;
 800f7f6:	697b      	ldr	r3, [r7, #20]
 800f7f8:	693a      	ldr	r2, [r7, #16]
 800f7fa:	609a      	str	r2, [r3, #8]
            next_block -> ux_memory_block_previous =  memory_block;
 800f7fc:	693b      	ldr	r3, [r7, #16]
 800f7fe:	697a      	ldr	r2, [r7, #20]
 800f800:	60da      	str	r2, [r3, #12]
            break;
 800f802:	e012      	b.n	800f82a <_ux_utility_memory_free+0xb6>
        }

        memory_block -> ux_memory_block_next =  next_block -> ux_memory_block_next;
 800f804:	693b      	ldr	r3, [r7, #16]
 800f806:	689a      	ldr	r2, [r3, #8]
 800f808:	697b      	ldr	r3, [r7, #20]
 800f80a:	609a      	str	r2, [r3, #8]
        memory_block -> ux_memory_block_size +=  next_block -> ux_memory_block_size + (ULONG)sizeof(UX_MEMORY_BLOCK);
 800f80c:	697b      	ldr	r3, [r7, #20]
 800f80e:	681a      	ldr	r2, [r3, #0]
 800f810:	693b      	ldr	r3, [r7, #16]
 800f812:	681b      	ldr	r3, [r3, #0]
 800f814:	4413      	add	r3, r2
 800f816:	f103 0210 	add.w	r2, r3, #16
 800f81a:	697b      	ldr	r3, [r7, #20]
 800f81c:	601a      	str	r2, [r3, #0]
        next_block =  next_block -> ux_memory_block_next;                       
 800f81e:	693b      	ldr	r3, [r7, #16]
 800f820:	689b      	ldr	r3, [r3, #8]
 800f822:	613b      	str	r3, [r7, #16]
    while (next_block != UX_NULL)
 800f824:	693b      	ldr	r3, [r7, #16]
 800f826:	2b00      	cmp	r3, #0
 800f828:	d1e1      	bne.n	800f7ee <_ux_utility_memory_free+0x7a>
    }

    /* Update the memory free in the appropriate pool.  We need to know if this 
       block is in regular memory or cache safe memory.  */
    if(_ux_system -> ux_system_cache_safe_memory_pool_start == _ux_system -> ux_system_regular_memory_pool_start)
 800f82a:	4b1e      	ldr	r3, [pc, #120]	@ (800f8a4 <_ux_utility_memory_free+0x130>)
 800f82c:	681b      	ldr	r3, [r3, #0]
 800f82e:	68da      	ldr	r2, [r3, #12]
 800f830:	4b1c      	ldr	r3, [pc, #112]	@ (800f8a4 <_ux_utility_memory_free+0x130>)
 800f832:	681b      	ldr	r3, [r3, #0]
 800f834:	681b      	ldr	r3, [r3, #0]
 800f836:	429a      	cmp	r2, r3
 800f838:	d108      	bne.n	800f84c <_ux_utility_memory_free+0xd8>
    {

        /* There is only one regular memory pool.  */
        _ux_system -> ux_system_regular_memory_pool_free += memory_size_returned;
 800f83a:	4b1a      	ldr	r3, [pc, #104]	@ (800f8a4 <_ux_utility_memory_free+0x130>)
 800f83c:	681b      	ldr	r3, [r3, #0]
 800f83e:	6899      	ldr	r1, [r3, #8]
 800f840:	4b18      	ldr	r3, [pc, #96]	@ (800f8a4 <_ux_utility_memory_free+0x130>)
 800f842:	681b      	ldr	r3, [r3, #0]
 800f844:	68fa      	ldr	r2, [r7, #12]
 800f846:	440a      	add	r2, r1
 800f848:	609a      	str	r2, [r3, #8]
 800f84a:	e020      	b.n	800f88e <_ux_utility_memory_free+0x11a>
    }
    else
    {

        /* Which pool is this memory in ?  */
        memory_address = (UCHAR *) _ux_system -> ux_system_regular_memory_pool_start;
 800f84c:	4b15      	ldr	r3, [pc, #84]	@ (800f8a4 <_ux_utility_memory_free+0x130>)
 800f84e:	681b      	ldr	r3, [r3, #0]
 800f850:	681b      	ldr	r3, [r3, #0]
 800f852:	60bb      	str	r3, [r7, #8]
        
        /* If the memory address is in this range, we are in the regular memory pool.  */
        if ((UCHAR *) memory_block >= memory_address && (UCHAR *) memory_block < (memory_address + _ux_system -> ux_system_regular_memory_pool_size))
 800f854:	697a      	ldr	r2, [r7, #20]
 800f856:	68bb      	ldr	r3, [r7, #8]
 800f858:	429a      	cmp	r2, r3
 800f85a:	d310      	bcc.n	800f87e <_ux_utility_memory_free+0x10a>
 800f85c:	4b11      	ldr	r3, [pc, #68]	@ (800f8a4 <_ux_utility_memory_free+0x130>)
 800f85e:	681b      	ldr	r3, [r3, #0]
 800f860:	685b      	ldr	r3, [r3, #4]
 800f862:	68ba      	ldr	r2, [r7, #8]
 800f864:	4413      	add	r3, r2
 800f866:	697a      	ldr	r2, [r7, #20]
 800f868:	429a      	cmp	r2, r3
 800f86a:	d208      	bcs.n	800f87e <_ux_utility_memory_free+0x10a>

            /* Update the regular memory pool.  */
            _ux_system -> ux_system_regular_memory_pool_free += memory_size_returned;
 800f86c:	4b0d      	ldr	r3, [pc, #52]	@ (800f8a4 <_ux_utility_memory_free+0x130>)
 800f86e:	681b      	ldr	r3, [r3, #0]
 800f870:	6899      	ldr	r1, [r3, #8]
 800f872:	4b0c      	ldr	r3, [pc, #48]	@ (800f8a4 <_ux_utility_memory_free+0x130>)
 800f874:	681b      	ldr	r3, [r3, #0]
 800f876:	68fa      	ldr	r2, [r7, #12]
 800f878:	440a      	add	r2, r1
 800f87a:	609a      	str	r2, [r3, #8]
 800f87c:	e007      	b.n	800f88e <_ux_utility_memory_free+0x11a>

        else
        
            /* Update the cache safe memory pool.  */
            _ux_system -> ux_system_cache_safe_memory_pool_free += memory_size_returned;
 800f87e:	4b09      	ldr	r3, [pc, #36]	@ (800f8a4 <_ux_utility_memory_free+0x130>)
 800f880:	681b      	ldr	r3, [r3, #0]
 800f882:	6959      	ldr	r1, [r3, #20]
 800f884:	4b07      	ldr	r3, [pc, #28]	@ (800f8a4 <_ux_utility_memory_free+0x130>)
 800f886:	681b      	ldr	r3, [r3, #0]
 800f888:	68fa      	ldr	r2, [r7, #12]
 800f88a:	440a      	add	r2, r1
 800f88c:	615a      	str	r2, [r3, #20]
        
    }

    /* Release the protection.  */
    _ux_system_mutex_off(&_ux_system -> ux_system_mutex);
 800f88e:	4b05      	ldr	r3, [pc, #20]	@ (800f8a4 <_ux_utility_memory_free+0x130>)
 800f890:	681b      	ldr	r3, [r3, #0]
 800f892:	331c      	adds	r3, #28
 800f894:	4618      	mov	r0, r3
 800f896:	f000 f87e 	bl	800f996 <_ux_utility_mutex_off>

    /* Return to caller.  */
    return;
 800f89a:	bf00      	nop
}
 800f89c:	3718      	adds	r7, #24
 800f89e:	46bd      	mov	sp, r7
 800f8a0:	bd80      	pop	{r7, pc}
 800f8a2:	bf00      	nop
 800f8a4:	20011f38 	.word	0x20011f38
 800f8a8:	80000001 	.word	0x80000001

0800f8ac <_ux_utility_memory_free_block_best_get>:
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UX_MEMORY_BLOCK  *_ux_utility_memory_free_block_best_get(ULONG memory_cache_flag, 
                                                        ULONG memory_size_requested)
{
 800f8ac:	b480      	push	{r7}
 800f8ae:	b085      	sub	sp, #20
 800f8b0:	af00      	add	r7, sp, #0
 800f8b2:	6078      	str	r0, [r7, #4]
 800f8b4:	6039      	str	r1, [r7, #0]
UX_MEMORY_BLOCK     *memory_block;
UX_MEMORY_BLOCK     *best_memory_block;
    

    /* Reset the free memory block.  */
    best_memory_block =  UX_NULL;
 800f8b6:	2300      	movs	r3, #0
 800f8b8:	60bb      	str	r3, [r7, #8]
    
    /* Check the type of memory we need.  */
    switch (memory_cache_flag)
 800f8ba:	687b      	ldr	r3, [r7, #4]
 800f8bc:	2b00      	cmp	r3, #0
 800f8be:	d003      	beq.n	800f8c8 <_ux_utility_memory_free_block_best_get+0x1c>
 800f8c0:	687b      	ldr	r3, [r7, #4]
 800f8c2:	2b01      	cmp	r3, #1
 800f8c4:	d005      	beq.n	800f8d2 <_ux_utility_memory_free_block_best_get+0x26>
 800f8c6:	e009      	b.n	800f8dc <_ux_utility_memory_free_block_best_get+0x30>
    {

        case UX_REGULAR_MEMORY            :

            /* Start at the beginning of the regular memory pool.  */
            memory_block =  _ux_system -> ux_system_regular_memory_pool_start;
 800f8c8:	4b18      	ldr	r3, [pc, #96]	@ (800f92c <_ux_utility_memory_free_block_best_get+0x80>)
 800f8ca:	681b      	ldr	r3, [r3, #0]
 800f8cc:	681b      	ldr	r3, [r3, #0]
 800f8ce:	60fb      	str	r3, [r7, #12]
            break;
 800f8d0:	e006      	b.n	800f8e0 <_ux_utility_memory_free_block_best_get+0x34>
            
        case UX_CACHE_SAFE_MEMORY       :

            /* Start at the beginning of the cache safe memory pool.  */
            memory_block =  _ux_system -> ux_system_cache_safe_memory_pool_start;
 800f8d2:	4b16      	ldr	r3, [pc, #88]	@ (800f92c <_ux_utility_memory_free_block_best_get+0x80>)
 800f8d4:	681b      	ldr	r3, [r3, #0]
 800f8d6:	68db      	ldr	r3, [r3, #12]
 800f8d8:	60fb      	str	r3, [r7, #12]
            break;
 800f8da:	e001      	b.n	800f8e0 <_ux_utility_memory_free_block_best_get+0x34>
        
        default                            :
        
            /* Wrong memory type.  */
            return(UX_NULL);
 800f8dc:	2300      	movs	r3, #0
 800f8de:	e01e      	b.n	800f91e <_ux_utility_memory_free_block_best_get+0x72>

    }

    /* Loop on all memory blocks from the beginning.  */
    while (memory_block != UX_NULL)
 800f8e0:	e019      	b.n	800f916 <_ux_utility_memory_free_block_best_get+0x6a>
    {

        /* Check the memory block status.  */
        if (memory_block -> ux_memory_block_status == UX_MEMORY_UNUSED)
 800f8e2:	68fb      	ldr	r3, [r7, #12]
 800f8e4:	685b      	ldr	r3, [r3, #4]
 800f8e6:	2b00      	cmp	r3, #0
 800f8e8:	d112      	bne.n	800f910 <_ux_utility_memory_free_block_best_get+0x64>
        {

            /* Check the size of this free block and see if it will 
               fit the memory requirement.  */
            if (memory_block -> ux_memory_block_size > memory_size_requested)
 800f8ea:	68fb      	ldr	r3, [r7, #12]
 800f8ec:	681b      	ldr	r3, [r3, #0]
 800f8ee:	683a      	ldr	r2, [r7, #0]
 800f8f0:	429a      	cmp	r2, r3
 800f8f2:	d20d      	bcs.n	800f910 <_ux_utility_memory_free_block_best_get+0x64>
            {
                
                /* This memory block will do. Now see if it is the best.
                   The best memory block is the one whose memory is closest
                   to the memory requested.  */
                if (best_memory_block == UX_NULL)
 800f8f4:	68bb      	ldr	r3, [r7, #8]
 800f8f6:	2b00      	cmp	r3, #0
 800f8f8:	d102      	bne.n	800f900 <_ux_utility_memory_free_block_best_get+0x54>

                    /* Initialize the best block with the first free one.  */
                    best_memory_block =  memory_block;
 800f8fa:	68fb      	ldr	r3, [r7, #12]
 800f8fc:	60bb      	str	r3, [r7, #8]
 800f8fe:	e007      	b.n	800f910 <_ux_utility_memory_free_block_best_get+0x64>
                else
                {

                    if (memory_block -> ux_memory_block_size < best_memory_block -> ux_memory_block_size)
 800f900:	68fb      	ldr	r3, [r7, #12]
 800f902:	681a      	ldr	r2, [r3, #0]
 800f904:	68bb      	ldr	r3, [r7, #8]
 800f906:	681b      	ldr	r3, [r3, #0]
 800f908:	429a      	cmp	r2, r3
 800f90a:	d201      	bcs.n	800f910 <_ux_utility_memory_free_block_best_get+0x64>

                        /* We have discovered a better fit block.  */
                        best_memory_block =  memory_block;
 800f90c:	68fb      	ldr	r3, [r7, #12]
 800f90e:	60bb      	str	r3, [r7, #8]
                }                    
            }
        }

        /* Search the next free block until the end.  */            
        memory_block =  memory_block -> ux_memory_block_next;
 800f910:	68fb      	ldr	r3, [r7, #12]
 800f912:	689b      	ldr	r3, [r3, #8]
 800f914:	60fb      	str	r3, [r7, #12]
    while (memory_block != UX_NULL)
 800f916:	68fb      	ldr	r3, [r7, #12]
 800f918:	2b00      	cmp	r3, #0
 800f91a:	d1e2      	bne.n	800f8e2 <_ux_utility_memory_free_block_best_get+0x36>
    }

    /* If no free memory block was found, the return value will be NULL.  */
    return(best_memory_block);        
 800f91c:	68bb      	ldr	r3, [r7, #8]
}                                
 800f91e:	4618      	mov	r0, r3
 800f920:	3714      	adds	r7, #20
 800f922:	46bd      	mov	sp, r7
 800f924:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f928:	4770      	bx	lr
 800f92a:	bf00      	nop
 800f92c:	20011f38 	.word	0x20011f38

0800f930 <_ux_utility_memory_set>:
/*  09-30-2020     Chaoqiong Xiao           Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _ux_utility_memory_set(VOID *destination, UCHAR value, ULONG length)
{
 800f930:	b480      	push	{r7}
 800f932:	b087      	sub	sp, #28
 800f934:	af00      	add	r7, sp, #0
 800f936:	60f8      	str	r0, [r7, #12]
 800f938:	460b      	mov	r3, r1
 800f93a:	607a      	str	r2, [r7, #4]
 800f93c:	72fb      	strb	r3, [r7, #11]

UCHAR *    work_ptr;


    /* Setup the working pointer */
    work_ptr =  (UCHAR *) destination;
 800f93e:	68fb      	ldr	r3, [r7, #12]
 800f940:	617b      	str	r3, [r7, #20]

    /* Loop to set the memory.  */
    while(length--)
 800f942:	e004      	b.n	800f94e <_ux_utility_memory_set+0x1e>
    {

        /* Set a byte.  */
        *work_ptr++ =  value;
 800f944:	697b      	ldr	r3, [r7, #20]
 800f946:	1c5a      	adds	r2, r3, #1
 800f948:	617a      	str	r2, [r7, #20]
 800f94a:	7afa      	ldrb	r2, [r7, #11]
 800f94c:	701a      	strb	r2, [r3, #0]
    while(length--)
 800f94e:	687b      	ldr	r3, [r7, #4]
 800f950:	1e5a      	subs	r2, r3, #1
 800f952:	607a      	str	r2, [r7, #4]
 800f954:	2b00      	cmp	r3, #0
 800f956:	d1f5      	bne.n	800f944 <_ux_utility_memory_set+0x14>
    }

    /* Return to caller.  */
    return; 
 800f958:	bf00      	nop
}
 800f95a:	371c      	adds	r7, #28
 800f95c:	46bd      	mov	sp, r7
 800f95e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f962:	4770      	bx	lr

0800f964 <_ux_utility_mutex_create>:
/*                                            them directly,              */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_utility_mutex_create(UX_MUTEX *mutex, CHAR *mutex_name)
{
 800f964:	b580      	push	{r7, lr}
 800f966:	b084      	sub	sp, #16
 800f968:	af00      	add	r7, sp, #0
 800f96a:	6078      	str	r0, [r7, #4]
 800f96c:	6039      	str	r1, [r7, #0]

UINT    status;


    /* Call ThreadX to create the Mutex object.  */
    status =  tx_mutex_create(mutex, (CHAR *) mutex_name, TX_NO_INHERIT);   
 800f96e:	2334      	movs	r3, #52	@ 0x34
 800f970:	2200      	movs	r2, #0
 800f972:	6839      	ldr	r1, [r7, #0]
 800f974:	6878      	ldr	r0, [r7, #4]
 800f976:	f7fc fe7b 	bl	800c670 <_txe_mutex_create>
 800f97a:	60f8      	str	r0, [r7, #12]

    /* Check for status.  */
    if (status != UX_SUCCESS)
 800f97c:	68fb      	ldr	r3, [r7, #12]
 800f97e:	2b00      	cmp	r3, #0
 800f980:	d004      	beq.n	800f98c <_ux_utility_mutex_create+0x28>
    {

        /* Error trap. */
        _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_UTILITY, status);
 800f982:	68fa      	ldr	r2, [r7, #12]
 800f984:	2108      	movs	r1, #8
 800f986:	2002      	movs	r0, #2
 800f988:	f7ff fc52 	bl	800f230 <_ux_system_error_handler>
        /* If trace is enabled, insert this event into the trace buffer.  */
        UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_MUTEX_ERROR, mutex, 0, 0, UX_TRACE_ERRORS, 0, 0)

    }
    /* Return completion status.  */
    return(status);
 800f98c:	68fb      	ldr	r3, [r7, #12]
}
 800f98e:	4618      	mov	r0, r3
 800f990:	3710      	adds	r7, #16
 800f992:	46bd      	mov	sp, r7
 800f994:	bd80      	pop	{r7, pc}

0800f996 <_ux_utility_mutex_off>:
/*                                            them directly,              */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _ux_utility_mutex_off(UX_MUTEX *mutex)
{
 800f996:	b580      	push	{r7, lr}
 800f998:	b082      	sub	sp, #8
 800f99a:	af00      	add	r7, sp, #0
 800f99c:	6078      	str	r0, [r7, #4]

    /* Call ThreadX to release protection.  */
    tx_mutex_put(mutex);
 800f99e:	6878      	ldr	r0, [r7, #4]
 800f9a0:	f7fc ff5e 	bl	800c860 <_txe_mutex_put>

    /* Return to caller.  */
    return;
 800f9a4:	bf00      	nop
}
 800f9a6:	3708      	adds	r7, #8
 800f9a8:	46bd      	mov	sp, r7
 800f9aa:	bd80      	pop	{r7, pc}

0800f9ac <_ux_utility_mutex_on>:
/*                                            them directly,              */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _ux_utility_mutex_on(UX_MUTEX *mutex)
{
 800f9ac:	b580      	push	{r7, lr}
 800f9ae:	b084      	sub	sp, #16
 800f9b0:	af00      	add	r7, sp, #0
 800f9b2:	6078      	str	r0, [r7, #4]

UINT    status;

    /* Call ThreadX to get system mutex.  */
    status =  tx_mutex_get(mutex, TX_WAIT_FOREVER);
 800f9b4:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 800f9b8:	6878      	ldr	r0, [r7, #4]
 800f9ba:	f7fc fef7 	bl	800c7ac <_txe_mutex_get>
 800f9be:	60f8      	str	r0, [r7, #12]

    /* Check for status.  */
    if (status != UX_SUCCESS)
 800f9c0:	68fb      	ldr	r3, [r7, #12]
 800f9c2:	2b00      	cmp	r3, #0
 800f9c4:	d005      	beq.n	800f9d2 <_ux_utility_mutex_on+0x26>
    {

        /* Error trap. */
        _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_UTILITY, status);
 800f9c6:	68fa      	ldr	r2, [r7, #12]
 800f9c8:	2108      	movs	r1, #8
 800f9ca:	2002      	movs	r0, #2
 800f9cc:	f7ff fc30 	bl	800f230 <_ux_system_error_handler>
    }

    /* Return to caller.  */
    return;
 800f9d0:	bf00      	nop
 800f9d2:	bf00      	nop
}
 800f9d4:	3710      	adds	r7, #16
 800f9d6:	46bd      	mov	sp, r7
 800f9d8:	bd80      	pop	{r7, pc}

0800f9da <_ux_utility_semaphore_create>:
/*                                            them directly,              */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_utility_semaphore_create(UX_SEMAPHORE *semaphore, CHAR *semaphore_name, UINT initial_count)
{
 800f9da:	b580      	push	{r7, lr}
 800f9dc:	b086      	sub	sp, #24
 800f9de:	af00      	add	r7, sp, #0
 800f9e0:	60f8      	str	r0, [r7, #12]
 800f9e2:	60b9      	str	r1, [r7, #8]
 800f9e4:	607a      	str	r2, [r7, #4]

UINT    status;

    /* Call ThreadX to create the semaphore.  */
    status =  tx_semaphore_create(semaphore, (CHAR *) semaphore_name, initial_count);
 800f9e6:	231c      	movs	r3, #28
 800f9e8:	687a      	ldr	r2, [r7, #4]
 800f9ea:	68b9      	ldr	r1, [r7, #8]
 800f9ec:	68f8      	ldr	r0, [r7, #12]
 800f9ee:	f7fd f8b5 	bl	800cb5c <_txe_semaphore_create>
 800f9f2:	6178      	str	r0, [r7, #20]

    /* Check for status.  */
    if (status != UX_SUCCESS)
 800f9f4:	697b      	ldr	r3, [r7, #20]
 800f9f6:	2b00      	cmp	r3, #0
 800f9f8:	d004      	beq.n	800fa04 <_ux_utility_semaphore_create+0x2a>
    {

        /* Error trap. */
        _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_UTILITY, status);
 800f9fa:	697a      	ldr	r2, [r7, #20]
 800f9fc:	2108      	movs	r1, #8
 800f9fe:	2002      	movs	r0, #2
 800fa00:	f7ff fc16 	bl	800f230 <_ux_system_error_handler>
        UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_SEMAPHORE_ERROR, semaphore, 0, 0, UX_TRACE_ERRORS, 0, 0)

    }

    /* Return completion status.  */
    return(status);
 800fa04:	697b      	ldr	r3, [r7, #20]
}
 800fa06:	4618      	mov	r0, r3
 800fa08:	3718      	adds	r7, #24
 800fa0a:	46bd      	mov	sp, r7
 800fa0c:	bd80      	pop	{r7, pc}

0800fa0e <_ux_utility_semaphore_delete>:
/*                                            them directly,              */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_utility_semaphore_delete(UX_SEMAPHORE *semaphore)
{
 800fa0e:	b580      	push	{r7, lr}
 800fa10:	b084      	sub	sp, #16
 800fa12:	af00      	add	r7, sp, #0
 800fa14:	6078      	str	r0, [r7, #4]

UINT    status;

    /* Call ThreadX Semaphore delete function.  */
    status =  tx_semaphore_delete(semaphore);
 800fa16:	6878      	ldr	r0, [r7, #4]
 800fa18:	f7fd f936 	bl	800cc88 <_txe_semaphore_delete>
 800fa1c:	60f8      	str	r0, [r7, #12]

    /* Return completion status.  */
    return(status);
 800fa1e:	68fb      	ldr	r3, [r7, #12]
}
 800fa20:	4618      	mov	r0, r3
 800fa22:	3710      	adds	r7, #16
 800fa24:	46bd      	mov	sp, r7
 800fa26:	bd80      	pop	{r7, pc}

0800fa28 <_ux_utility_semaphore_get>:
/*                                            them directly,              */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_utility_semaphore_get(UX_SEMAPHORE *semaphore, ULONG semaphore_signal)
{
 800fa28:	b580      	push	{r7, lr}
 800fa2a:	b092      	sub	sp, #72	@ 0x48
 800fa2c:	af06      	add	r7, sp, #24
 800fa2e:	6078      	str	r0, [r7, #4]
 800fa30:	6039      	str	r1, [r7, #0]
ULONG       time_slice;
UX_THREAD   *next_thread;
UX_THREAD   *suspended_thread;

    /* Call TX to know my own tread.  */
    my_thread = tx_thread_identify();
 800fa32:	f7fb fb77 	bl	800b124 <_tx_thread_identify>
 800fa36:	62f8      	str	r0, [r7, #44]	@ 0x2c

    /* Retrieve information about the previously created thread "my_thread." */
    tx_thread_info_get(my_thread, &name, &state, &run_count,
 800fa38:	f107 001c 	add.w	r0, r7, #28
 800fa3c:	f107 0220 	add.w	r2, r7, #32
 800fa40:	f107 0124 	add.w	r1, r7, #36	@ 0x24
 800fa44:	f107 0308 	add.w	r3, r7, #8
 800fa48:	9304      	str	r3, [sp, #16]
 800fa4a:	f107 030c 	add.w	r3, r7, #12
 800fa4e:	9303      	str	r3, [sp, #12]
 800fa50:	f107 0310 	add.w	r3, r7, #16
 800fa54:	9302      	str	r3, [sp, #8]
 800fa56:	f107 0314 	add.w	r3, r7, #20
 800fa5a:	9301      	str	r3, [sp, #4]
 800fa5c:	f107 0318 	add.w	r3, r7, #24
 800fa60:	9300      	str	r3, [sp, #0]
 800fa62:	4603      	mov	r3, r0
 800fa64:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800fa66:	f7fd facb 	bl	800d000 <_txe_thread_info_get>
                       &priority, &preemption_threshold,
                       &time_slice, &next_thread,&suspended_thread);

    /* Is this the lowest priority thread in the system trying to use TX services ? */
    if (priority > _ux_system -> ux_system_thread_lowest_priority)
 800fa6a:	4b0a      	ldr	r3, [pc, #40]	@ (800fa94 <_ux_utility_semaphore_get+0x6c>)
 800fa6c:	681b      	ldr	r3, [r3, #0]
 800fa6e:	699a      	ldr	r2, [r3, #24]
 800fa70:	69bb      	ldr	r3, [r7, #24]
 800fa72:	429a      	cmp	r2, r3
 800fa74:	d203      	bcs.n	800fa7e <_ux_utility_semaphore_get+0x56>
    {

        /* We need to remember this thread priority.  */
        _ux_system -> ux_system_thread_lowest_priority = priority;
 800fa76:	4b07      	ldr	r3, [pc, #28]	@ (800fa94 <_ux_utility_semaphore_get+0x6c>)
 800fa78:	681b      	ldr	r3, [r3, #0]
 800fa7a:	69ba      	ldr	r2, [r7, #24]
 800fa7c:	619a      	str	r2, [r3, #24]
        
    }

    /* Get ThreadX semaphore instance.  */
    status =  tx_semaphore_get(semaphore, semaphore_signal);
 800fa7e:	6839      	ldr	r1, [r7, #0]
 800fa80:	6878      	ldr	r0, [r7, #4]
 800fa82:	f7fd f93f 	bl	800cd04 <_txe_semaphore_get>
 800fa86:	62b8      	str	r0, [r7, #40]	@ 0x28

    /* Return completion status.  */
    return(status);
 800fa88:	6abb      	ldr	r3, [r7, #40]	@ 0x28
}
 800fa8a:	4618      	mov	r0, r3
 800fa8c:	3730      	adds	r7, #48	@ 0x30
 800fa8e:	46bd      	mov	sp, r7
 800fa90:	bd80      	pop	{r7, pc}
 800fa92:	bf00      	nop
 800fa94:	20011f38 	.word	0x20011f38

0800fa98 <_ux_utility_semaphore_put>:
/*                                            them directly,              */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_utility_semaphore_put(UX_SEMAPHORE *semaphore)
{
 800fa98:	b580      	push	{r7, lr}
 800fa9a:	b084      	sub	sp, #16
 800fa9c:	af00      	add	r7, sp, #0
 800fa9e:	6078      	str	r0, [r7, #4]

UINT    status;

    /* Put a ThreadX semaphore.  */
    status =  tx_semaphore_put(semaphore);
 800faa0:	6878      	ldr	r0, [r7, #4]
 800faa2:	f7fd f971 	bl	800cd88 <_txe_semaphore_put>
 800faa6:	60f8      	str	r0, [r7, #12]

    /* Return completion status.  */
    return(status);
 800faa8:	68fb      	ldr	r3, [r7, #12]
}
 800faaa:	4618      	mov	r0, r3
 800faac:	3710      	adds	r7, #16
 800faae:	46bd      	mov	sp, r7
 800fab0:	bd80      	pop	{r7, pc}

0800fab2 <_ux_utility_short_get>:
/*  09-30-2020     Chaoqiong Xiao           Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
ULONG  _ux_utility_short_get(UCHAR * address)
{
 800fab2:	b480      	push	{r7}
 800fab4:	b085      	sub	sp, #20
 800fab6:	af00      	add	r7, sp, #0
 800fab8:	6078      	str	r0, [r7, #4]
USHORT   value;


    /* In order to make this function endian agnostic and memory alignment
       independent, we read a byte at a time from the address.  */
    value =  (USHORT) *address++;
 800faba:	687b      	ldr	r3, [r7, #4]
 800fabc:	1c5a      	adds	r2, r3, #1
 800fabe:	607a      	str	r2, [r7, #4]
 800fac0:	781b      	ldrb	r3, [r3, #0]
 800fac2:	81fb      	strh	r3, [r7, #14]
    value |=  (USHORT)(*address << 8);
 800fac4:	687b      	ldr	r3, [r7, #4]
 800fac6:	781b      	ldrb	r3, [r3, #0]
 800fac8:	021b      	lsls	r3, r3, #8
 800faca:	b29a      	uxth	r2, r3
 800facc:	89fb      	ldrh	r3, [r7, #14]
 800face:	4313      	orrs	r3, r2
 800fad0:	81fb      	strh	r3, [r7, #14]

    /* Return to caller.  */
    return((ULONG) value);
 800fad2:	89fb      	ldrh	r3, [r7, #14]
}
 800fad4:	4618      	mov	r0, r3
 800fad6:	3714      	adds	r7, #20
 800fad8:	46bd      	mov	sp, r7
 800fada:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fade:	4770      	bx	lr

0800fae0 <_ux_utility_short_get_big_endian>:
/*  09-30-2020     Chaoqiong Xiao           Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
ULONG   _ux_utility_short_get_big_endian(UCHAR * address)
{
 800fae0:	b480      	push	{r7}
 800fae2:	b085      	sub	sp, #20
 800fae4:	af00      	add	r7, sp, #0
 800fae6:	6078      	str	r0, [r7, #4]

USHORT  value;

    /* We read a byte at a time from the address.  */
    value =  (USHORT)((*address++) << 8);
 800fae8:	687b      	ldr	r3, [r7, #4]
 800faea:	1c5a      	adds	r2, r3, #1
 800faec:	607a      	str	r2, [r7, #4]
 800faee:	781b      	ldrb	r3, [r3, #0]
 800faf0:	021b      	lsls	r3, r3, #8
 800faf2:	81fb      	strh	r3, [r7, #14]
    value =  (USHORT)(value | *address);
 800faf4:	687b      	ldr	r3, [r7, #4]
 800faf6:	781b      	ldrb	r3, [r3, #0]
 800faf8:	461a      	mov	r2, r3
 800fafa:	89fb      	ldrh	r3, [r7, #14]
 800fafc:	4313      	orrs	r3, r2
 800fafe:	81fb      	strh	r3, [r7, #14]

    /* Return 16-bit value.  */
    return((ULONG) value);
 800fb00:	89fb      	ldrh	r3, [r7, #14]
}
 800fb02:	4618      	mov	r0, r3
 800fb04:	3714      	adds	r7, #20
 800fb06:	46bd      	mov	sp, r7
 800fb08:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fb0c:	4770      	bx	lr

0800fb0e <_ux_utility_short_put>:
/*  09-30-2020     Chaoqiong Xiao           Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _ux_utility_short_put(UCHAR * address, USHORT value)
{
 800fb0e:	b480      	push	{r7}
 800fb10:	b083      	sub	sp, #12
 800fb12:	af00      	add	r7, sp, #0
 800fb14:	6078      	str	r0, [r7, #4]
 800fb16:	460b      	mov	r3, r1
 800fb18:	807b      	strh	r3, [r7, #2]

    /* In order to make this function endian agnostic and memory alignment
       independent, we write a byte at a time from the address */
    *address++ =  (UCHAR) (value & 0xff);
 800fb1a:	687b      	ldr	r3, [r7, #4]
 800fb1c:	1c5a      	adds	r2, r3, #1
 800fb1e:	607a      	str	r2, [r7, #4]
 800fb20:	887a      	ldrh	r2, [r7, #2]
 800fb22:	b2d2      	uxtb	r2, r2
 800fb24:	701a      	strb	r2, [r3, #0]
    *address = (UCHAR) ((value >> 8) & 0xff);
 800fb26:	887b      	ldrh	r3, [r7, #2]
 800fb28:	0a1b      	lsrs	r3, r3, #8
 800fb2a:	b29b      	uxth	r3, r3
 800fb2c:	b2da      	uxtb	r2, r3
 800fb2e:	687b      	ldr	r3, [r7, #4]
 800fb30:	701a      	strb	r2, [r3, #0]

    /* Return to caller.  */
    return;
 800fb32:	bf00      	nop
}
 800fb34:	370c      	adds	r7, #12
 800fb36:	46bd      	mov	sp, r7
 800fb38:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fb3c:	4770      	bx	lr

0800fb3e <_ux_utility_string_length_check>:
/*  09-30-2020     Chaoqiong Xiao           Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_utility_string_length_check(UCHAR *string, UINT *string_length_ptr, UINT max_string_length)
{
 800fb3e:	b580      	push	{r7, lr}
 800fb40:	b086      	sub	sp, #24
 800fb42:	af00      	add	r7, sp, #0
 800fb44:	60f8      	str	r0, [r7, #12]
 800fb46:	60b9      	str	r1, [r7, #8]
 800fb48:	607a      	str	r2, [r7, #4]

UINT    string_length;


    if (string == UX_NULL)
 800fb4a:	68fb      	ldr	r3, [r7, #12]
 800fb4c:	2b00      	cmp	r3, #0
 800fb4e:	d101      	bne.n	800fb54 <_ux_utility_string_length_check+0x16>
        return(UX_ERROR);
 800fb50:	23ff      	movs	r3, #255	@ 0xff
 800fb52:	e01d      	b.n	800fb90 <_ux_utility_string_length_check+0x52>

    string_length = 0;
 800fb54:	2300      	movs	r3, #0
 800fb56:	617b      	str	r3, [r7, #20]

    while (1)
    {

        if (string[string_length] == '\0')
 800fb58:	68fa      	ldr	r2, [r7, #12]
 800fb5a:	697b      	ldr	r3, [r7, #20]
 800fb5c:	4413      	add	r3, r2
 800fb5e:	781b      	ldrb	r3, [r3, #0]
 800fb60:	2b00      	cmp	r3, #0
 800fb62:	d00d      	beq.n	800fb80 <_ux_utility_string_length_check+0x42>
            break;

        string_length++;
 800fb64:	697b      	ldr	r3, [r7, #20]
 800fb66:	3301      	adds	r3, #1
 800fb68:	617b      	str	r3, [r7, #20]
        if (string_length > max_string_length)
 800fb6a:	697a      	ldr	r2, [r7, #20]
 800fb6c:	687b      	ldr	r3, [r7, #4]
 800fb6e:	429a      	cmp	r2, r3
 800fb70:	d9f2      	bls.n	800fb58 <_ux_utility_string_length_check+0x1a>
        {

            /* Error trap. */
            _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_UTILITY, UX_ERROR);
 800fb72:	22ff      	movs	r2, #255	@ 0xff
 800fb74:	2108      	movs	r1, #8
 800fb76:	2002      	movs	r0, #2
 800fb78:	f7ff fb5a 	bl	800f230 <_ux_system_error_handler>

            return(UX_ERROR);
 800fb7c:	23ff      	movs	r3, #255	@ 0xff
 800fb7e:	e007      	b.n	800fb90 <_ux_utility_string_length_check+0x52>
            break;
 800fb80:	bf00      	nop
        }
    }

    if (string_length_ptr)
 800fb82:	68bb      	ldr	r3, [r7, #8]
 800fb84:	2b00      	cmp	r3, #0
 800fb86:	d002      	beq.n	800fb8e <_ux_utility_string_length_check+0x50>
        *string_length_ptr = string_length;
 800fb88:	68bb      	ldr	r3, [r7, #8]
 800fb8a:	697a      	ldr	r2, [r7, #20]
 800fb8c:	601a      	str	r2, [r3, #0]

    return(UX_SUCCESS); 
 800fb8e:	2300      	movs	r3, #0
}
 800fb90:	4618      	mov	r0, r3
 800fb92:	3718      	adds	r7, #24
 800fb94:	46bd      	mov	sp, r7
 800fb96:	bd80      	pop	{r7, pc}

0800fb98 <_ux_utility_string_length_get>:
/*  09-30-2020     Chaoqiong Xiao           Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
ULONG  _ux_utility_string_length_get(UCHAR *string)
{
 800fb98:	b480      	push	{r7}
 800fb9a:	b085      	sub	sp, #20
 800fb9c:	af00      	add	r7, sp, #0
 800fb9e:	6078      	str	r0, [r7, #4]

ULONG       length =  0;
 800fba0:	2300      	movs	r3, #0
 800fba2:	60fb      	str	r3, [r7, #12]

    /* Loop to find the length of the string.  */
    length =  0;
 800fba4:	2300      	movs	r3, #0
 800fba6:	60fb      	str	r3, [r7, #12]
    while (string[length])
 800fba8:	e002      	b.n	800fbb0 <_ux_utility_string_length_get+0x18>
    {

        /* Move to next position.  */
        length++;
 800fbaa:	68fb      	ldr	r3, [r7, #12]
 800fbac:	3301      	adds	r3, #1
 800fbae:	60fb      	str	r3, [r7, #12]
    while (string[length])
 800fbb0:	687a      	ldr	r2, [r7, #4]
 800fbb2:	68fb      	ldr	r3, [r7, #12]
 800fbb4:	4413      	add	r3, r2
 800fbb6:	781b      	ldrb	r3, [r3, #0]
 800fbb8:	2b00      	cmp	r3, #0
 800fbba:	d1f6      	bne.n	800fbaa <_ux_utility_string_length_get+0x12>
    }

    /* Return length to caller.  */
    return(length); 
 800fbbc:	68fb      	ldr	r3, [r7, #12]
}
 800fbbe:	4618      	mov	r0, r3
 800fbc0:	3714      	adds	r7, #20
 800fbc2:	46bd      	mov	sp, r7
 800fbc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fbc8:	4770      	bx	lr

0800fbca <_ux_utility_thread_create>:
UINT  _ux_utility_thread_create(UX_THREAD *thread_ptr, CHAR *name, 
                VOID (*entry_function)(ULONG), ULONG entry_input,
                VOID *stack_start, ULONG stack_size, 
                UINT priority, UINT preempt_threshold,
                ULONG time_slice, UINT auto_start)
{
 800fbca:	b580      	push	{r7, lr}
 800fbcc:	b08e      	sub	sp, #56	@ 0x38
 800fbce:	af08      	add	r7, sp, #32
 800fbd0:	60f8      	str	r0, [r7, #12]
 800fbd2:	60b9      	str	r1, [r7, #8]
 800fbd4:	607a      	str	r2, [r7, #4]
 800fbd6:	603b      	str	r3, [r7, #0]

UINT    status;


    /* Call ThreadX to create USBX thread.  */
    status =  tx_thread_create(thread_ptr,name,entry_function,entry_input,
 800fbd8:	23b0      	movs	r3, #176	@ 0xb0
 800fbda:	9306      	str	r3, [sp, #24]
 800fbdc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800fbde:	9305      	str	r3, [sp, #20]
 800fbe0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fbe2:	9304      	str	r3, [sp, #16]
 800fbe4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800fbe6:	9303      	str	r3, [sp, #12]
 800fbe8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fbea:	9302      	str	r3, [sp, #8]
 800fbec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fbee:	9301      	str	r3, [sp, #4]
 800fbf0:	6a3b      	ldr	r3, [r7, #32]
 800fbf2:	9300      	str	r3, [sp, #0]
 800fbf4:	683b      	ldr	r3, [r7, #0]
 800fbf6:	687a      	ldr	r2, [r7, #4]
 800fbf8:	68b9      	ldr	r1, [r7, #8]
 800fbfa:	68f8      	ldr	r0, [r7, #12]
 800fbfc:	f7fd f8e2 	bl	800cdc4 <_txe_thread_create>
 800fc00:	6178      	str	r0, [r7, #20]
                    stack_start,stack_size, priority,preempt_threshold,time_slice,auto_start);

    /* Check for status.  */
    if (status != UX_SUCCESS)
 800fc02:	697b      	ldr	r3, [r7, #20]
 800fc04:	2b00      	cmp	r3, #0
 800fc06:	d004      	beq.n	800fc12 <_ux_utility_thread_create+0x48>
    {

        /* Error trap. */
        _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_UTILITY, status);
 800fc08:	697a      	ldr	r2, [r7, #20]
 800fc0a:	2108      	movs	r1, #8
 800fc0c:	2002      	movs	r0, #2
 800fc0e:	f7ff fb0f 	bl	800f230 <_ux_system_error_handler>
        /* If trace is enabled, insert this event into the trace buffer.  */
        UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_THREAD_ERROR, thread_ptr, 0, 0, UX_TRACE_ERRORS, 0, 0)

    }
    /* Return completion status.  */
    return(status);
 800fc12:	697b      	ldr	r3, [r7, #20]
}
 800fc14:	4618      	mov	r0, r3
 800fc16:	3718      	adds	r7, #24
 800fc18:	46bd      	mov	sp, r7
 800fc1a:	bd80      	pop	{r7, pc}

0800fc1c <_ux_utility_thread_delete>:
/*                                            them directly,              */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_utility_thread_delete(UX_THREAD *thread_ptr)
{
 800fc1c:	b580      	push	{r7, lr}
 800fc1e:	b084      	sub	sp, #16
 800fc20:	af00      	add	r7, sp, #0
 800fc22:	6078      	str	r0, [r7, #4]

UINT    status;


    /* Call ThreadX to terminate the USBX thread.  */
    tx_thread_terminate(thread_ptr);
 800fc24:	6878      	ldr	r0, [r7, #4]
 800fc26:	f7fd fa71 	bl	800d10c <_txe_thread_terminate>

    /* Call ThreadX to delete the USBX thread.  */
    status =  tx_thread_delete(thread_ptr);
 800fc2a:	6878      	ldr	r0, [r7, #4]
 800fc2c:	f7fd f9bc 	bl	800cfa8 <_txe_thread_delete>
 800fc30:	60f8      	str	r0, [r7, #12]

    /* Return completion status.  */
    return(status);
 800fc32:	68fb      	ldr	r3, [r7, #12]
}
 800fc34:	4618      	mov	r0, r3
 800fc36:	3710      	adds	r7, #16
 800fc38:	46bd      	mov	sp, r7
 800fc3a:	bd80      	pop	{r7, pc}

0800fc3c <_ux_utility_thread_identify>:
/*                                            them directly,              */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UX_THREAD *_ux_utility_thread_identify(VOID)
{
 800fc3c:	b580      	push	{r7, lr}
 800fc3e:	b082      	sub	sp, #8
 800fc40:	af00      	add	r7, sp, #0
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800fc42:	f3ef 8305 	mrs	r3, IPSR
 800fc46:	607b      	str	r3, [r7, #4]
    return(ipsr_value);
 800fc48:	687a      	ldr	r2, [r7, #4]


    /* If we're under interrupt, the thread returned by tx_thread_identify
        is the thread running prior to the ISR. Instead, we set it to null.  */
    return(UX_THREAD_GET_SYSTEM_STATE() ? UX_NULL : tx_thread_identify());
 800fc4a:	4b07      	ldr	r3, [pc, #28]	@ (800fc68 <_ux_utility_thread_identify+0x2c>)
 800fc4c:	681b      	ldr	r3, [r3, #0]
 800fc4e:	4313      	orrs	r3, r2
 800fc50:	2b00      	cmp	r3, #0
 800fc52:	d103      	bne.n	800fc5c <_ux_utility_thread_identify+0x20>
 800fc54:	f7fb fa66 	bl	800b124 <_tx_thread_identify>
 800fc58:	4603      	mov	r3, r0
 800fc5a:	e000      	b.n	800fc5e <_ux_utility_thread_identify+0x22>
 800fc5c:	2300      	movs	r3, #0
}
 800fc5e:	4618      	mov	r0, r3
 800fc60:	3708      	adds	r7, #8
 800fc62:	46bd      	mov	sp, r7
 800fc64:	bd80      	pop	{r7, pc}
 800fc66:	bf00      	nop
 800fc68:	2000000c 	.word	0x2000000c

0800fc6c <_ux_utility_thread_relinquish>:
/*  09-30-2020     Chaoqiong Xiao           Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _ux_utility_thread_relinquish(VOID)
{
 800fc6c:	b580      	push	{r7, lr}
 800fc6e:	af00      	add	r7, sp, #0

    /* Call ThreadX to relinquish a USBX thread.  */
    tx_thread_relinquish();
 800fc70:	f7fd fa30 	bl	800d0d4 <_txe_thread_relinquish>

}
 800fc74:	bf00      	nop
 800fc76:	bd80      	pop	{r7, pc}

0800fc78 <_ux_utility_thread_schedule_other>:
/*                                            them directly,              */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_utility_thread_schedule_other(UINT caller_priority)
{
 800fc78:	b580      	push	{r7, lr}
 800fc7a:	b086      	sub	sp, #24
 800fc7c:	af00      	add	r7, sp, #0
 800fc7e:	6078      	str	r0, [r7, #4]
UX_THREAD   *my_thread;

    UX_PARAMETER_NOT_USED(caller_priority);

    /* Call TX to know my own tread.  */
    my_thread = tx_thread_identify();
 800fc80:	f7fb fa50 	bl	800b124 <_tx_thread_identify>
 800fc84:	6138      	str	r0, [r7, #16]

    /* Call ThreadX to change thread priority .  */
    status =  tx_thread_priority_change(my_thread, _ux_system -> ux_system_thread_lowest_priority, &old_priority);
 800fc86:	4b0e      	ldr	r3, [pc, #56]	@ (800fcc0 <_ux_utility_thread_schedule_other+0x48>)
 800fc88:	681b      	ldr	r3, [r3, #0]
 800fc8a:	699b      	ldr	r3, [r3, #24]
 800fc8c:	f107 020c 	add.w	r2, r7, #12
 800fc90:	4619      	mov	r1, r3
 800fc92:	6938      	ldr	r0, [r7, #16]
 800fc94:	f7fd f9e2 	bl	800d05c <_txe_thread_priority_change>
 800fc98:	6178      	str	r0, [r7, #20]
    
    /* Check for error.  */
    if (status == TX_SUCCESS)
 800fc9a:	697b      	ldr	r3, [r7, #20]
 800fc9c:	2b00      	cmp	r3, #0
 800fc9e:	d109      	bne.n	800fcb4 <_ux_utility_thread_schedule_other+0x3c>
    {
    
        /* Wait until all other threads passed into the scheduler. */
        _ux_utility_thread_relinquish();
 800fca0:	f7ff ffe4 	bl	800fc6c <_ux_utility_thread_relinquish>
    
        /* And now return the priority of the thread to normal.  */
        status =  tx_thread_priority_change(my_thread, old_priority, &old_priority);
 800fca4:	68fb      	ldr	r3, [r7, #12]
 800fca6:	f107 020c 	add.w	r2, r7, #12
 800fcaa:	4619      	mov	r1, r3
 800fcac:	6938      	ldr	r0, [r7, #16]
 800fcae:	f7fd f9d5 	bl	800d05c <_txe_thread_priority_change>
 800fcb2:	6178      	str	r0, [r7, #20]
        
    }

    /* Return completion status.  */
    return(status);
 800fcb4:	697b      	ldr	r3, [r7, #20]
}
 800fcb6:	4618      	mov	r0, r3
 800fcb8:	3718      	adds	r7, #24
 800fcba:	46bd      	mov	sp, r7
 800fcbc:	bd80      	pop	{r7, pc}
 800fcbe:	bf00      	nop
 800fcc0:	20011f38 	.word	0x20011f38

0800fcc4 <_ux_host_class_printer_activate>:
/*                                            added standalone support,   */
/*                                            resulting in version 6.1.10 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_host_class_printer_activate(UX_HOST_CLASS_COMMAND *command)
{
 800fcc4:	b580      	push	{r7, lr}
 800fcc6:	b086      	sub	sp, #24
 800fcc8:	af00      	add	r7, sp, #0
 800fcca:	6078      	str	r0, [r7, #4]
#endif


    /* The printer is always activated by the interface descriptor and not the
       device descriptor.  */
    interface =  (UX_INTERFACE *) command -> ux_host_class_command_container;
 800fccc:	687b      	ldr	r3, [r7, #4]
 800fcce:	685b      	ldr	r3, [r3, #4]
 800fcd0:	613b      	str	r3, [r7, #16]

    /* Obtain memory for this class instance.  */
    printer =  _ux_utility_memory_allocate(UX_NO_ALIGN, UX_REGULAR_MEMORY, sizeof(UX_HOST_CLASS_PRINTER));
 800fcd2:	2278      	movs	r2, #120	@ 0x78
 800fcd4:	2100      	movs	r1, #0
 800fcd6:	2000      	movs	r0, #0
 800fcd8:	f7ff fc06 	bl	800f4e8 <_ux_utility_memory_allocate>
 800fcdc:	60f8      	str	r0, [r7, #12]
    if (printer == UX_NULL)
 800fcde:	68fb      	ldr	r3, [r7, #12]
 800fce0:	2b00      	cmp	r3, #0
 800fce2:	d101      	bne.n	800fce8 <_ux_host_class_printer_activate+0x24>
        return(UX_MEMORY_INSUFFICIENT);
 800fce4:	2312      	movs	r3, #18
 800fce6:	e05a      	b.n	800fd9e <_ux_host_class_printer_activate+0xda>

    /* Store the class container into this instance.  */
    printer -> ux_host_class_printer_class =  command -> ux_host_class_command_class_ptr;
 800fce8:	687b      	ldr	r3, [r7, #4]
 800fcea:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800fcec:	68fb      	ldr	r3, [r7, #12]
 800fcee:	605a      	str	r2, [r3, #4]

    /* Store the interface container into the printer class instance.  */
    printer -> ux_host_class_printer_interface =  interface;
 800fcf0:	68fb      	ldr	r3, [r7, #12]
 800fcf2:	693a      	ldr	r2, [r7, #16]
 800fcf4:	60da      	str	r2, [r3, #12]

    /* Store the device container into the printer class instance.  */
    printer -> ux_host_class_printer_device =  interface -> ux_interface_configuration -> ux_configuration_device;
 800fcf6:	693b      	ldr	r3, [r7, #16]
 800fcf8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800fcfa:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800fcfc:	68fb      	ldr	r3, [r7, #12]
 800fcfe:	609a      	str	r2, [r3, #8]

    /* This instance of the device must also be stored in the interface container.  */
    interface -> ux_interface_class_instance =  (VOID *) printer;
 800fd00:	693b      	ldr	r3, [r7, #16]
 800fd02:	68fa      	ldr	r2, [r7, #12]
 800fd04:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Create this class instance.  */
    _ux_host_stack_class_instance_create(printer -> ux_host_class_printer_class, (VOID *) printer);
 800fd06:	68fb      	ldr	r3, [r7, #12]
 800fd08:	685b      	ldr	r3, [r3, #4]
 800fd0a:	68f9      	ldr	r1, [r7, #12]
 800fd0c:	4618      	mov	r0, r3
 800fd0e:	f7fd fd65 	bl	800d7dc <_ux_host_stack_class_instance_create>
    printer -> ux_host_class_printer_state = UX_HOST_CLASS_INSTANCE_MOUNTING;
    return(UX_SUCCESS);
#else

    /* Configure the printer.  */
    status =  _ux_host_class_printer_configure(printer);
 800fd12:	68f8      	ldr	r0, [r7, #12]
 800fd14:	f000 f84c 	bl	800fdb0 <_ux_host_class_printer_configure>
 800fd18:	6178      	str	r0, [r7, #20]

    /* Get the printer endpoint(s). We may need to search for Bulk Out and Bulk In endpoints.  */
    if (status == UX_SUCCESS)
 800fd1a:	697b      	ldr	r3, [r7, #20]
 800fd1c:	2b00      	cmp	r3, #0
 800fd1e:	d103      	bne.n	800fd28 <_ux_host_class_printer_activate+0x64>
        status =  _ux_host_class_printer_endpoints_get(printer);
 800fd20:	68f8      	ldr	r0, [r7, #12]
 800fd22:	f000 f8e7 	bl	800fef4 <_ux_host_class_printer_endpoints_get>
 800fd26:	6178      	str	r0, [r7, #20]

    /* Get the name of the printer from the 1284 descriptor.  */
    if (status == UX_SUCCESS)
 800fd28:	697b      	ldr	r3, [r7, #20]
 800fd2a:	2b00      	cmp	r3, #0
 800fd2c:	d103      	bne.n	800fd36 <_ux_host_class_printer_activate+0x72>
        status =  _ux_host_class_printer_name_get(printer);
 800fd2e:	68f8      	ldr	r0, [r7, #12]
 800fd30:	f000 fa08 	bl	8010144 <_ux_host_class_printer_name_get>
 800fd34:	6178      	str	r0, [r7, #20]

    /* Create the semaphore to protect 2 threads from accessing the same printer instance.  */
    if (status == UX_SUCCESS)
 800fd36:	697b      	ldr	r3, [r7, #20]
 800fd38:	2b00      	cmp	r3, #0
 800fd3a:	d10c      	bne.n	800fd56 <_ux_host_class_printer_activate+0x92>
    {
        status =  _ux_host_semaphore_create(&printer -> ux_host_class_printer_semaphore, "ux_host_class_printer_semaphore", 1);
 800fd3c:	68fb      	ldr	r3, [r7, #12]
 800fd3e:	335c      	adds	r3, #92	@ 0x5c
 800fd40:	2201      	movs	r2, #1
 800fd42:	4919      	ldr	r1, [pc, #100]	@ (800fda8 <_ux_host_class_printer_activate+0xe4>)
 800fd44:	4618      	mov	r0, r3
 800fd46:	f7ff fe48 	bl	800f9da <_ux_utility_semaphore_create>
 800fd4a:	6178      	str	r0, [r7, #20]
        if (status != UX_SUCCESS)
 800fd4c:	697b      	ldr	r3, [r7, #20]
 800fd4e:	2b00      	cmp	r3, #0
 800fd50:	d001      	beq.n	800fd56 <_ux_host_class_printer_activate+0x92>
            status = UX_SEMAPHORE_ERROR;
 800fd52:	2315      	movs	r3, #21
 800fd54:	617b      	str	r3, [r7, #20]
    }

    /* Success things.  */
    if (status == UX_SUCCESS)
 800fd56:	697b      	ldr	r3, [r7, #20]
 800fd58:	2b00      	cmp	r3, #0
 800fd5a:	d113      	bne.n	800fd84 <_ux_host_class_printer_activate+0xc0>
    {

        /* Mark the printer as live now.  */
        printer -> ux_host_class_printer_state =  UX_HOST_CLASS_INSTANCE_LIVE;
 800fd5c:	68fb      	ldr	r3, [r7, #12]
 800fd5e:	2201      	movs	r2, #1
 800fd60:	619a      	str	r2, [r3, #24]

        /* If all is fine and the device is mounted, we may need to inform the application
        if a function has been programmed in the system structure.  */
        if (_ux_system_host -> ux_system_host_change_function != UX_NULL)
 800fd62:	4b12      	ldr	r3, [pc, #72]	@ (800fdac <_ux_host_class_printer_activate+0xe8>)
 800fd64:	681b      	ldr	r3, [r3, #0]
 800fd66:	f8d3 31c8 	ldr.w	r3, [r3, #456]	@ 0x1c8
 800fd6a:	2b00      	cmp	r3, #0
 800fd6c:	d008      	beq.n	800fd80 <_ux_host_class_printer_activate+0xbc>
        {

            /* Call system change function.  */
            _ux_system_host ->  ux_system_host_change_function(UX_DEVICE_INSERTION, printer -> ux_host_class_printer_class, (VOID *) printer);
 800fd6e:	4b0f      	ldr	r3, [pc, #60]	@ (800fdac <_ux_host_class_printer_activate+0xe8>)
 800fd70:	681b      	ldr	r3, [r3, #0]
 800fd72:	f8d3 31c8 	ldr.w	r3, [r3, #456]	@ 0x1c8
 800fd76:	68fa      	ldr	r2, [r7, #12]
 800fd78:	6851      	ldr	r1, [r2, #4]
 800fd7a:	68fa      	ldr	r2, [r7, #12]
 800fd7c:	2001      	movs	r0, #1
 800fd7e:	4798      	blx	r3

        /* If trace is enabled, register this object.  */
        UX_TRACE_OBJECT_REGISTER(UX_TRACE_HOST_OBJECT_TYPE_INTERFACE, printer, 0, 0, 0)

        /* Return success.  */
        return(UX_SUCCESS);
 800fd80:	2300      	movs	r3, #0
 800fd82:	e00c      	b.n	800fd9e <_ux_host_class_printer_activate+0xda>
    }

    /* On error, free resources.  */
    _ux_host_stack_class_instance_destroy(printer -> ux_host_class_printer_class, (VOID *) printer);
 800fd84:	68fb      	ldr	r3, [r7, #12]
 800fd86:	685b      	ldr	r3, [r3, #4]
 800fd88:	68f9      	ldr	r1, [r7, #12]
 800fd8a:	4618      	mov	r0, r3
 800fd8c:	f7fd fd47 	bl	800d81e <_ux_host_stack_class_instance_destroy>
    interface -> ux_interface_class_instance = UX_NULL;
 800fd90:	693b      	ldr	r3, [r7, #16]
 800fd92:	2200      	movs	r2, #0
 800fd94:	635a      	str	r2, [r3, #52]	@ 0x34
    _ux_utility_memory_free(printer);
 800fd96:	68f8      	ldr	r0, [r7, #12]
 800fd98:	f7ff fcec 	bl	800f774 <_ux_utility_memory_free>

    /* Return completion status.  */
    return(status);
 800fd9c:	697b      	ldr	r3, [r7, #20]

#endif
}
 800fd9e:	4618      	mov	r0, r3
 800fda0:	3718      	adds	r7, #24
 800fda2:	46bd      	mov	sp, r7
 800fda4:	bd80      	pop	{r7, pc}
 800fda6:	bf00      	nop
 800fda8:	08013608 	.word	0x08013608
 800fdac:	20011f34 	.word	0x20011f34

0800fdb0 <_ux_host_class_printer_configure>:
/*                                            definitions,                */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_host_class_printer_configure(UX_HOST_CLASS_PRINTER *printer)
{
 800fdb0:	b580      	push	{r7, lr}
 800fdb2:	b086      	sub	sp, #24
 800fdb4:	af00      	add	r7, sp, #0
 800fdb6:	6078      	str	r0, [r7, #4]
#endif


    /* If the device has been configured already, we don't need to do it
       again. */
    if (printer -> ux_host_class_printer_device -> ux_device_state == UX_DEVICE_CONFIGURED)
 800fdb8:	687b      	ldr	r3, [r7, #4]
 800fdba:	689b      	ldr	r3, [r3, #8]
 800fdbc:	689b      	ldr	r3, [r3, #8]
 800fdbe:	2b03      	cmp	r3, #3
 800fdc0:	d101      	bne.n	800fdc6 <_ux_host_class_printer_configure+0x16>
        return(UX_SUCCESS);
 800fdc2:	2300      	movs	r3, #0
 800fdc4:	e044      	b.n	800fe50 <_ux_host_class_printer_configure+0xa0>

    /* A printer normally has one configuration. So retrieve the 1st configuration
       only.  */
    status =  _ux_host_stack_device_configuration_get(printer -> ux_host_class_printer_device, 0, &configuration);
 800fdc6:	687b      	ldr	r3, [r7, #4]
 800fdc8:	689b      	ldr	r3, [r3, #8]
 800fdca:	f107 020c 	add.w	r2, r7, #12
 800fdce:	2100      	movs	r1, #0
 800fdd0:	4618      	mov	r0, r3
 800fdd2:	f7fe f84b 	bl	800de6c <_ux_host_stack_device_configuration_get>
 800fdd6:	6178      	str	r0, [r7, #20]
    if (status != UX_SUCCESS)
 800fdd8:	697b      	ldr	r3, [r7, #20]
 800fdda:	2b00      	cmp	r3, #0
 800fddc:	d006      	beq.n	800fdec <_ux_host_class_printer_configure+0x3c>
    {
    
        /* Error trap. */
        _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_CLASS, UX_CONFIGURATION_HANDLE_UNKNOWN);
 800fdde:	2251      	movs	r2, #81	@ 0x51
 800fde0:	2107      	movs	r1, #7
 800fde2:	2002      	movs	r0, #2
 800fde4:	f7ff fa24 	bl	800f230 <_ux_system_error_handler>

        /* If trace is enabled, insert this event into the trace buffer.  */
        UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_CONFIGURATION_HANDLE_UNKNOWN, printer -> ux_host_class_printer_device, 0, 0, UX_TRACE_ERRORS, 0, 0)
    
        return(UX_CONFIGURATION_HANDLE_UNKNOWN);
 800fde8:	2351      	movs	r3, #81	@ 0x51
 800fdea:	e031      	b.n	800fe50 <_ux_host_class_printer_configure+0xa0>
    }

#if UX_MAX_DEVICES > 1
    /* Check the printer power source and check the parent power source for 
       incompatible connections.  */
    if (printer -> ux_host_class_printer_device -> ux_device_power_source == UX_DEVICE_BUS_POWERED)
 800fdec:	687b      	ldr	r3, [r7, #4]
 800fdee:	689b      	ldr	r3, [r3, #8]
 800fdf0:	695b      	ldr	r3, [r3, #20]
 800fdf2:	2b01      	cmp	r3, #1
 800fdf4:	d112      	bne.n	800fe1c <_ux_host_class_printer_configure+0x6c>
    {

        /* Get parent device pointer.  */
        parent_device =  printer -> ux_host_class_printer_device -> ux_device_parent;
 800fdf6:	687b      	ldr	r3, [r7, #4]
 800fdf8:	689b      	ldr	r3, [r3, #8]
 800fdfa:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 800fdfe:	613b      	str	r3, [r7, #16]
        
        /* If the device is NULL, the parent is the root printer and we don't have to worry 
           if the parent is not the root printer, check for its power source.  */
        if ((parent_device != UX_NULL) && (parent_device -> ux_device_power_source == UX_DEVICE_BUS_POWERED))
 800fe00:	693b      	ldr	r3, [r7, #16]
 800fe02:	2b00      	cmp	r3, #0
 800fe04:	d00a      	beq.n	800fe1c <_ux_host_class_printer_configure+0x6c>
 800fe06:	693b      	ldr	r3, [r7, #16]
 800fe08:	695b      	ldr	r3, [r3, #20]
 800fe0a:	2b01      	cmp	r3, #1
 800fe0c:	d106      	bne.n	800fe1c <_ux_host_class_printer_configure+0x6c>
        {                        

            /* Error trap. */
            _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_CLASS, UX_CONNECTION_INCOMPATIBLE);
 800fe0e:	225a      	movs	r2, #90	@ 0x5a
 800fe10:	2107      	movs	r1, #7
 800fe12:	2002      	movs	r0, #2
 800fe14:	f7ff fa0c 	bl	800f230 <_ux_system_error_handler>

            /* If trace is enabled, insert this event into the trace buffer.  */
            UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_CONNECTION_INCOMPATIBLE, printer, 0, 0, UX_TRACE_ERRORS, 0, 0)

            return(UX_CONNECTION_INCOMPATIBLE);
 800fe18:	235a      	movs	r3, #90	@ 0x5a
 800fe1a:	e019      	b.n	800fe50 <_ux_host_class_printer_configure+0xa0>
        }            
    }
#endif

    /* We have the valid configuration. Ask the USBX stack to set this configuration.  */        
    status =  _ux_host_stack_device_configuration_select(configuration);
 800fe1c:	68fb      	ldr	r3, [r7, #12]
 800fe1e:	4618      	mov	r0, r3
 800fe20:	f7fe f858 	bl	800ded4 <_ux_host_stack_device_configuration_select>
 800fe24:	6178      	str	r0, [r7, #20]
    if (status != UX_SUCCESS)
 800fe26:	697b      	ldr	r3, [r7, #20]
 800fe28:	2b00      	cmp	r3, #0
 800fe2a:	d001      	beq.n	800fe30 <_ux_host_class_printer_configure+0x80>
        return(status);
 800fe2c:	697b      	ldr	r3, [r7, #20]
 800fe2e:	e00f      	b.n	800fe50 <_ux_host_class_printer_configure+0xa0>

    /* If the operation went well, the printer default alternate setting for the printer interface is 
       active and the interrupt endpoint is now enabled. We have to memorize the first interface since 
       the interrupt endpoint is hooked to it. */
    status =  _ux_host_stack_configuration_interface_get(configuration, 0, 0, &printer -> ux_host_class_printer_interface);
 800fe30:	68f8      	ldr	r0, [r7, #12]
 800fe32:	687b      	ldr	r3, [r7, #4]
 800fe34:	330c      	adds	r3, #12
 800fe36:	2200      	movs	r2, #0
 800fe38:	2100      	movs	r1, #0
 800fe3a:	f7fd fe9a 	bl	800db72 <_ux_host_stack_configuration_interface_get>
 800fe3e:	6178      	str	r0, [r7, #20]
    if (status != UX_SUCCESS)
 800fe40:	697b      	ldr	r3, [r7, #20]
 800fe42:	2b00      	cmp	r3, #0
 800fe44:	d003      	beq.n	800fe4e <_ux_host_class_printer_configure+0x9e>
    {

        /* Store the instance in the interface container, this is for the USB stack
           when it needs to invoke the class.  */        
        printer -> ux_host_class_printer_interface -> ux_interface_class_instance =  (VOID *) printer;
 800fe46:	687b      	ldr	r3, [r7, #4]
 800fe48:	68db      	ldr	r3, [r3, #12]
 800fe4a:	687a      	ldr	r2, [r7, #4]
 800fe4c:	635a      	str	r2, [r3, #52]	@ 0x34
    }

    /* Return completion status.  */
    return(status);
 800fe4e:	697b      	ldr	r3, [r7, #20]
}
 800fe50:	4618      	mov	r0, r3
 800fe52:	3718      	adds	r7, #24
 800fe54:	46bd      	mov	sp, r7
 800fe56:	bd80      	pop	{r7, pc}

0800fe58 <_ux_host_class_printer_deactivate>:
/*                                            added standalone support,   */
/*                                            resulting in version 6.1.10 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_host_class_printer_deactivate(UX_HOST_CLASS_COMMAND *command)
{
 800fe58:	b580      	push	{r7, lr}
 800fe5a:	b084      	sub	sp, #16
 800fe5c:	af00      	add	r7, sp, #0
 800fe5e:	6078      	str	r0, [r7, #4]
UINT                        status;
#endif


    /* Get the instance for this class.  */
    printer =  (UX_HOST_CLASS_PRINTER *) command -> ux_host_class_command_instance;
 800fe60:	687b      	ldr	r3, [r7, #4]
 800fe62:	689b      	ldr	r3, [r3, #8]
 800fe64:	60fb      	str	r3, [r7, #12]

    /* The printer is being shut down.  */
    printer -> ux_host_class_printer_state =  UX_HOST_CLASS_INSTANCE_SHUTDOWN;
 800fe66:	68fb      	ldr	r3, [r7, #12]
 800fe68:	2202      	movs	r2, #2
 800fe6a:	619a      	str	r2, [r3, #24]

#if !defined(UX_HOST_STANDALONE)

    /* Protect thread reentry to this instance.  */
    status =  _ux_host_semaphore_get(&printer -> ux_host_class_printer_semaphore, UX_WAIT_FOREVER);
 800fe6c:	68fb      	ldr	r3, [r7, #12]
 800fe6e:	335c      	adds	r3, #92	@ 0x5c
 800fe70:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 800fe74:	4618      	mov	r0, r3
 800fe76:	f7ff fdd7 	bl	800fa28 <_ux_utility_semaphore_get>
 800fe7a:	60b8      	str	r0, [r7, #8]
    if (status != UX_SUCCESS)
 800fe7c:	68bb      	ldr	r3, [r7, #8]
 800fe7e:	2b00      	cmp	r3, #0
 800fe80:	d001      	beq.n	800fe86 <_ux_host_class_printer_deactivate+0x2e>

        /* Return error.  */
        return(status);
 800fe82:	68bb      	ldr	r3, [r7, #8]
 800fe84:	e02f      	b.n	800fee6 <_ux_host_class_printer_deactivate+0x8e>
#endif

    /* We need to abort transactions on the bulk out pipe.  */
    _ux_host_stack_endpoint_transfer_abort(printer -> ux_host_class_printer_bulk_out_endpoint);
 800fe86:	68fb      	ldr	r3, [r7, #12]
 800fe88:	691b      	ldr	r3, [r3, #16]
 800fe8a:	4618      	mov	r0, r3
 800fe8c:	f7fe fa9a 	bl	800e3c4 <_ux_host_stack_endpoint_transfer_abort>

    /* If the printer is bidirectional, we need to abort transactions on the bulk in pipe.  */
    if (printer -> ux_host_class_printer_interface -> ux_interface_descriptor.bInterfaceProtocol == UX_HOST_CLASS_PRINTER_PROTOCOL_BI_DIRECTIONAL)
 800fe90:	68fb      	ldr	r3, [r7, #12]
 800fe92:	68db      	ldr	r3, [r3, #12]
 800fe94:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800fe96:	2b02      	cmp	r3, #2
 800fe98:	d104      	bne.n	800fea4 <_ux_host_class_printer_deactivate+0x4c>
        _ux_host_stack_endpoint_transfer_abort(printer -> ux_host_class_printer_bulk_in_endpoint);
 800fe9a:	68fb      	ldr	r3, [r7, #12]
 800fe9c:	695b      	ldr	r3, [r3, #20]
 800fe9e:	4618      	mov	r0, r3
 800fea0:	f7fe fa90 	bl	800e3c4 <_ux_host_stack_endpoint_transfer_abort>

#if !defined(UX_HOST_STANDALONE)

    /* The enumeration thread needs to sleep a while to allow the application or the class that may be using
       endpoints to exit properly.  */
    _ux_host_thread_schedule_other(UX_THREAD_PRIORITY_ENUM);
 800fea4:	2014      	movs	r0, #20
 800fea6:	f7ff fee7 	bl	800fc78 <_ux_utility_thread_schedule_other>
    if (printer -> ux_host_class_printer_allocated)
        _ux_utility_memory_free(printer -> ux_host_class_printer_allocated);
#endif

    /* Destroy the instance.  */
    _ux_host_stack_class_instance_destroy(printer -> ux_host_class_printer_class, (VOID *) printer);
 800feaa:	68fb      	ldr	r3, [r7, #12]
 800feac:	685b      	ldr	r3, [r3, #4]
 800feae:	68f9      	ldr	r1, [r7, #12]
 800feb0:	4618      	mov	r0, r3
 800feb2:	f7fd fcb4 	bl	800d81e <_ux_host_stack_class_instance_destroy>

#if !defined(UX_HOST_STANDALONE)

    /* Destroy the semaphore.  */
    _ux_host_semaphore_delete(&printer -> ux_host_class_printer_semaphore);
 800feb6:	68fb      	ldr	r3, [r7, #12]
 800feb8:	335c      	adds	r3, #92	@ 0x5c
 800feba:	4618      	mov	r0, r3
 800febc:	f7ff fda7 	bl	800fa0e <_ux_utility_semaphore_delete>
#endif

    /* Before we free the device resources, we need to inform the application
        that the device is removed.  */
    if (_ux_system_host -> ux_system_host_change_function != UX_NULL)
 800fec0:	4b0b      	ldr	r3, [pc, #44]	@ (800fef0 <_ux_host_class_printer_deactivate+0x98>)
 800fec2:	681b      	ldr	r3, [r3, #0]
 800fec4:	f8d3 31c8 	ldr.w	r3, [r3, #456]	@ 0x1c8
 800fec8:	2b00      	cmp	r3, #0
 800feca:	d008      	beq.n	800fede <_ux_host_class_printer_deactivate+0x86>
    {

        /* Inform the application the device is removed.  */
        _ux_system_host -> ux_system_host_change_function(UX_DEVICE_REMOVAL, printer -> ux_host_class_printer_class, (VOID *) printer);
 800fecc:	4b08      	ldr	r3, [pc, #32]	@ (800fef0 <_ux_host_class_printer_deactivate+0x98>)
 800fece:	681b      	ldr	r3, [r3, #0]
 800fed0:	f8d3 31c8 	ldr.w	r3, [r3, #456]	@ 0x1c8
 800fed4:	68fa      	ldr	r2, [r7, #12]
 800fed6:	6851      	ldr	r1, [r2, #4]
 800fed8:	68fa      	ldr	r2, [r7, #12]
 800feda:	2002      	movs	r0, #2
 800fedc:	4798      	blx	r3

    /* If trace is enabled, register this object.  */
    UX_TRACE_OBJECT_UNREGISTER(printer);

    /* Free the printer instance memory.  */
    _ux_utility_memory_free(printer);
 800fede:	68f8      	ldr	r0, [r7, #12]
 800fee0:	f7ff fc48 	bl	800f774 <_ux_utility_memory_free>

    /* Return successful status.  */
    return(UX_SUCCESS);
 800fee4:	2300      	movs	r3, #0
}
 800fee6:	4618      	mov	r0, r3
 800fee8:	3710      	adds	r7, #16
 800feea:	46bd      	mov	sp, r7
 800feec:	bd80      	pop	{r7, pc}
 800feee:	bf00      	nop
 800fef0:	20011f34 	.word	0x20011f34

0800fef4 <_ux_host_class_printer_endpoints_get>:
/*                                            initialized timeout values, */
/*                                            resulting in version 6.1.10 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_host_class_printer_endpoints_get(UX_HOST_CLASS_PRINTER *printer)
{
 800fef4:	b580      	push	{r7, lr}
 800fef6:	b086      	sub	sp, #24
 800fef8:	af00      	add	r7, sp, #0
 800fefa:	6078      	str	r0, [r7, #4]
UINT            endpoint_index;
UX_ENDPOINT     *endpoint;


    /* Search the bulk OUT endpoint. It is attached to the interface container.  */
    for (endpoint_index = 0; endpoint_index < printer -> ux_host_class_printer_interface -> ux_interface_descriptor.bNumEndpoints;
 800fefc:	2300      	movs	r3, #0
 800fefe:	617b      	str	r3, [r7, #20]
 800ff00:	e025      	b.n	800ff4e <_ux_host_class_printer_endpoints_get+0x5a>
                        endpoint_index++)
    {                        

        /* Get interface endpoint.  */
        status =  _ux_host_stack_interface_endpoint_get(printer -> ux_host_class_printer_interface, endpoint_index, &endpoint);
 800ff02:	687b      	ldr	r3, [r7, #4]
 800ff04:	68db      	ldr	r3, [r3, #12]
 800ff06:	f107 020c 	add.w	r2, r7, #12
 800ff0a:	6979      	ldr	r1, [r7, #20]
 800ff0c:	4618      	mov	r0, r3
 800ff0e:	f7fe fc57 	bl	800e7c0 <_ux_host_stack_interface_endpoint_get>
 800ff12:	6138      	str	r0, [r7, #16]

        /* Check the completion status.  */
        if (status == UX_SUCCESS)
 800ff14:	693b      	ldr	r3, [r7, #16]
 800ff16:	2b00      	cmp	r3, #0
 800ff18:	d116      	bne.n	800ff48 <_ux_host_class_printer_endpoints_get+0x54>
        {

            /* Check if endpoint is bulk and OUT.  */
            if (((endpoint -> ux_endpoint_descriptor.bEndpointAddress & UX_ENDPOINT_DIRECTION) == UX_ENDPOINT_OUT) &&
 800ff1a:	68fb      	ldr	r3, [r7, #12]
 800ff1c:	695b      	ldr	r3, [r3, #20]
 800ff1e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ff22:	2b00      	cmp	r3, #0
 800ff24:	d110      	bne.n	800ff48 <_ux_host_class_printer_endpoints_get+0x54>
                ((endpoint -> ux_endpoint_descriptor.bmAttributes & UX_MASK_ENDPOINT_TYPE) == UX_BULK_ENDPOINT))
 800ff26:	68fb      	ldr	r3, [r7, #12]
 800ff28:	699b      	ldr	r3, [r3, #24]
 800ff2a:	f003 0303 	and.w	r3, r3, #3
            if (((endpoint -> ux_endpoint_descriptor.bEndpointAddress & UX_ENDPOINT_DIRECTION) == UX_ENDPOINT_OUT) &&
 800ff2e:	2b02      	cmp	r3, #2
 800ff30:	d10a      	bne.n	800ff48 <_ux_host_class_printer_endpoints_get+0x54>
            {

                /* This transfer_request always have the OUT direction.  */
                endpoint -> ux_endpoint_transfer_request.ux_transfer_request_type =  UX_REQUEST_OUT;
 800ff32:	68fb      	ldr	r3, [r7, #12]
 800ff34:	2200      	movs	r2, #0
 800ff36:	645a      	str	r2, [r3, #68]	@ 0x44

                /* By default wait UX_HOST_CLASS_PRINTER_CLASS_TRANSFER_TIMEOUT.  */
                endpoint -> ux_endpoint_transfer_request.ux_transfer_request_timeout_value =
 800ff38:	68fb      	ldr	r3, [r7, #12]
 800ff3a:	f247 5230 	movw	r2, #30000	@ 0x7530
 800ff3e:	661a      	str	r2, [r3, #96]	@ 0x60
                                UX_MS_TO_TICK(UX_HOST_CLASS_PRINTER_CLASS_TRANSFER_TIMEOUT);

                /* We have found the bulk endpoint, save it.  */
                printer -> ux_host_class_printer_bulk_out_endpoint =  endpoint;
 800ff40:	68fa      	ldr	r2, [r7, #12]
 800ff42:	687b      	ldr	r3, [r7, #4]
 800ff44:	611a      	str	r2, [r3, #16]
                break;
 800ff46:	e008      	b.n	800ff5a <_ux_host_class_printer_endpoints_get+0x66>
                        endpoint_index++)
 800ff48:	697b      	ldr	r3, [r7, #20]
 800ff4a:	3301      	adds	r3, #1
 800ff4c:	617b      	str	r3, [r7, #20]
    for (endpoint_index = 0; endpoint_index < printer -> ux_host_class_printer_interface -> ux_interface_descriptor.bNumEndpoints;
 800ff4e:	687b      	ldr	r3, [r7, #4]
 800ff50:	68db      	ldr	r3, [r3, #12]
 800ff52:	69db      	ldr	r3, [r3, #28]
 800ff54:	697a      	ldr	r2, [r7, #20]
 800ff56:	429a      	cmp	r2, r3
 800ff58:	d3d3      	bcc.n	800ff02 <_ux_host_class_printer_endpoints_get+0xe>
            }
        }                
    }            

    /* The bulk out endpoint is mandatory.  */
    if (printer -> ux_host_class_printer_bulk_out_endpoint == UX_NULL)
 800ff5a:	687b      	ldr	r3, [r7, #4]
 800ff5c:	691b      	ldr	r3, [r3, #16]
 800ff5e:	2b00      	cmp	r3, #0
 800ff60:	d101      	bne.n	800ff66 <_ux_host_class_printer_endpoints_get+0x72>
    {

        /* If trace is enabled, insert this event into the trace buffer.  */
        UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_ENDPOINT_HANDLE_UNKNOWN, printer, 0, 0, UX_TRACE_ERRORS, 0, 0)

        return(UX_ENDPOINT_HANDLE_UNKNOWN);
 800ff62:	2353      	movs	r3, #83	@ 0x53
 800ff64:	e03f      	b.n	800ffe6 <_ux_host_class_printer_endpoints_get+0xf2>
    }
            
    /* Search the bulk IN endpoint. This endpoint is optional and only valid for
       bidirectional printers. It is attached to the interface container.  */
    if ((printer -> ux_host_class_printer_interface -> ux_interface_descriptor.bInterfaceProtocol == 
 800ff66:	687b      	ldr	r3, [r7, #4]
 800ff68:	68db      	ldr	r3, [r3, #12]
 800ff6a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ff6c:	2b02      	cmp	r3, #2
 800ff6e:	d004      	beq.n	800ff7a <_ux_host_class_printer_endpoints_get+0x86>
                                                UX_HOST_CLASS_PRINTER_PROTOCOL_BI_DIRECTIONAL) ||
        (printer -> ux_host_class_printer_interface -> ux_interface_descriptor.bInterfaceProtocol == 
 800ff70:	687b      	ldr	r3, [r7, #4]
 800ff72:	68db      	ldr	r3, [r3, #12]
 800ff74:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
                                                UX_HOST_CLASS_PRINTER_PROTOCOL_BI_DIRECTIONAL) ||
 800ff76:	2b03      	cmp	r3, #3
 800ff78:	d134      	bne.n	800ffe4 <_ux_host_class_printer_endpoints_get+0xf0>
                                                UX_HOST_CLASS_PRINTER_PROTOCOL_IEEE_1284_4_BI_DIR))
    {                                                        

        for (endpoint_index = 0; endpoint_index < printer -> ux_host_class_printer_interface -> ux_interface_descriptor.bNumEndpoints;
 800ff7a:	2300      	movs	r3, #0
 800ff7c:	617b      	str	r3, [r7, #20]
 800ff7e:	e025      	b.n	800ffcc <_ux_host_class_printer_endpoints_get+0xd8>
                            endpoint_index++)
        {                        

            /* Get the endpoint handle.  */
            status =  _ux_host_stack_interface_endpoint_get(printer -> ux_host_class_printer_interface, endpoint_index, &endpoint);
 800ff80:	687b      	ldr	r3, [r7, #4]
 800ff82:	68db      	ldr	r3, [r3, #12]
 800ff84:	f107 020c 	add.w	r2, r7, #12
 800ff88:	6979      	ldr	r1, [r7, #20]
 800ff8a:	4618      	mov	r0, r3
 800ff8c:	f7fe fc18 	bl	800e7c0 <_ux_host_stack_interface_endpoint_get>
 800ff90:	6138      	str	r0, [r7, #16]

            /* Check the completion status.  */
            if (status == UX_SUCCESS)
 800ff92:	693b      	ldr	r3, [r7, #16]
 800ff94:	2b00      	cmp	r3, #0
 800ff96:	d116      	bne.n	800ffc6 <_ux_host_class_printer_endpoints_get+0xd2>
            {

                /* Check if endpoint is bulk and IN.  */
                if (((endpoint -> ux_endpoint_descriptor.bEndpointAddress & UX_ENDPOINT_DIRECTION) == UX_ENDPOINT_IN) &&
 800ff98:	68fb      	ldr	r3, [r7, #12]
 800ff9a:	695b      	ldr	r3, [r3, #20]
 800ff9c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ffa0:	2b00      	cmp	r3, #0
 800ffa2:	d010      	beq.n	800ffc6 <_ux_host_class_printer_endpoints_get+0xd2>
                    ((endpoint -> ux_endpoint_descriptor.bmAttributes & UX_MASK_ENDPOINT_TYPE) == UX_BULK_ENDPOINT))
 800ffa4:	68fb      	ldr	r3, [r7, #12]
 800ffa6:	699b      	ldr	r3, [r3, #24]
 800ffa8:	f003 0303 	and.w	r3, r3, #3
                if (((endpoint -> ux_endpoint_descriptor.bEndpointAddress & UX_ENDPOINT_DIRECTION) == UX_ENDPOINT_IN) &&
 800ffac:	2b02      	cmp	r3, #2
 800ffae:	d10a      	bne.n	800ffc6 <_ux_host_class_printer_endpoints_get+0xd2>
                {

                    /* This transfer_request always have the IN direction.  */
                    endpoint -> ux_endpoint_transfer_request.ux_transfer_request_type =  UX_REQUEST_IN;
 800ffb0:	68fb      	ldr	r3, [r7, #12]
 800ffb2:	2280      	movs	r2, #128	@ 0x80
 800ffb4:	645a      	str	r2, [r3, #68]	@ 0x44

                    /* By default wait UX_HOST_CLASS_PRINTER_CLASS_TRANSFER_TIMEOUT.  */
                    endpoint -> ux_endpoint_transfer_request.ux_transfer_request_timeout_value =
 800ffb6:	68fb      	ldr	r3, [r7, #12]
 800ffb8:	f247 5230 	movw	r2, #30000	@ 0x7530
 800ffbc:	661a      	str	r2, [r3, #96]	@ 0x60
                                    UX_MS_TO_TICK(UX_HOST_CLASS_PRINTER_CLASS_TRANSFER_TIMEOUT);

                    /* We have found the bulk endpoint, save it.  */
                    printer -> ux_host_class_printer_bulk_in_endpoint =  endpoint;
 800ffbe:	68fa      	ldr	r2, [r7, #12]
 800ffc0:	687b      	ldr	r3, [r7, #4]
 800ffc2:	615a      	str	r2, [r3, #20]
                    break;
 800ffc4:	e008      	b.n	800ffd8 <_ux_host_class_printer_endpoints_get+0xe4>
                            endpoint_index++)
 800ffc6:	697b      	ldr	r3, [r7, #20]
 800ffc8:	3301      	adds	r3, #1
 800ffca:	617b      	str	r3, [r7, #20]
        for (endpoint_index = 0; endpoint_index < printer -> ux_host_class_printer_interface -> ux_interface_descriptor.bNumEndpoints;
 800ffcc:	687b      	ldr	r3, [r7, #4]
 800ffce:	68db      	ldr	r3, [r3, #12]
 800ffd0:	69db      	ldr	r3, [r3, #28]
 800ffd2:	697a      	ldr	r2, [r7, #20]
 800ffd4:	429a      	cmp	r2, r3
 800ffd6:	d3d3      	bcc.n	800ff80 <_ux_host_class_printer_endpoints_get+0x8c>
                }
            }                
        }    

        /* The bulk in endpoint is mandatory for these protocol.  */
        if (printer -> ux_host_class_printer_bulk_in_endpoint == UX_NULL)
 800ffd8:	687b      	ldr	r3, [r7, #4]
 800ffda:	695b      	ldr	r3, [r3, #20]
 800ffdc:	2b00      	cmp	r3, #0
 800ffde:	d101      	bne.n	800ffe4 <_ux_host_class_printer_endpoints_get+0xf0>
        {

            /* If trace is enabled, insert this event into the trace buffer.  */
            UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_ENDPOINT_HANDLE_UNKNOWN, printer, 0, 0, UX_TRACE_ERRORS, 0, 0)

            return(UX_ENDPOINT_HANDLE_UNKNOWN);
 800ffe0:	2353      	movs	r3, #83	@ 0x53
 800ffe2:	e000      	b.n	800ffe6 <_ux_host_class_printer_endpoints_get+0xf2>
        }
    }            

    /* All endpoints have been mounted.  */
    return(UX_SUCCESS);
 800ffe4:	2300      	movs	r3, #0
}
 800ffe6:	4618      	mov	r0, r3
 800ffe8:	3718      	adds	r7, #24
 800ffea:	46bd      	mov	sp, r7
 800ffec:	bd80      	pop	{r7, pc}

0800ffee <_ux_host_class_printer_entry>:
/*                                            added standalone support,   */
/*                                            resulting in version 6.1.10 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_host_class_printer_entry(UX_HOST_CLASS_COMMAND *command)
{
 800ffee:	b580      	push	{r7, lr}
 800fff0:	b084      	sub	sp, #16
 800fff2:	af00      	add	r7, sp, #0
 800fff4:	6078      	str	r0, [r7, #4]
UINT    status;


    /* The command request will tell us we need to do here, either a enumeration
       query, an activation or a deactivation.  */
    switch (command -> ux_host_class_command_request)
 800fff6:	687b      	ldr	r3, [r7, #4]
 800fff8:	681b      	ldr	r3, [r3, #0]
 800fffa:	2b03      	cmp	r3, #3
 800fffc:	d018      	beq.n	8010030 <_ux_host_class_printer_entry+0x42>
 800fffe:	2b03      	cmp	r3, #3
 8010000:	d81c      	bhi.n	801003c <_ux_host_class_printer_entry+0x4e>
 8010002:	2b01      	cmp	r3, #1
 8010004:	d002      	beq.n	801000c <_ux_host_class_printer_entry+0x1e>
 8010006:	2b02      	cmp	r3, #2
 8010008:	d00c      	beq.n	8010024 <_ux_host_class_printer_entry+0x36>
 801000a:	e017      	b.n	801003c <_ux_host_class_printer_entry+0x4e>

    case UX_HOST_CLASS_COMMAND_QUERY:

        /* The query command is used to let the stack enumeration process know if we want to own
           this device or not.  */
        if((command -> ux_host_class_command_usage == UX_HOST_CLASS_COMMAND_USAGE_CSP) &&
 801000c:	687b      	ldr	r3, [r7, #4]
 801000e:	68db      	ldr	r3, [r3, #12]
 8010010:	2b02      	cmp	r3, #2
 8010012:	d105      	bne.n	8010020 <_ux_host_class_printer_entry+0x32>
                             (command -> ux_host_class_command_class == UX_HOST_CLASS_PRINTER_CLASS))
 8010014:	687b      	ldr	r3, [r7, #4]
 8010016:	699b      	ldr	r3, [r3, #24]
        if((command -> ux_host_class_command_usage == UX_HOST_CLASS_COMMAND_USAGE_CSP) &&
 8010018:	2b07      	cmp	r3, #7
 801001a:	d101      	bne.n	8010020 <_ux_host_class_printer_entry+0x32>
            return(UX_SUCCESS);                        
 801001c:	2300      	movs	r3, #0
 801001e:	e00e      	b.n	801003e <_ux_host_class_printer_entry+0x50>
        else            
            return(UX_NO_CLASS_MATCH);                        
 8010020:	2357      	movs	r3, #87	@ 0x57
 8010022:	e00c      	b.n	801003e <_ux_host_class_printer_entry+0x50>
                
    case UX_HOST_CLASS_COMMAND_ACTIVATE:

        /* The activate command is used when the device inserted has found a parent and
           is ready to complete the enumeration.  */
        status =  _ux_host_class_printer_activate(command);
 8010024:	6878      	ldr	r0, [r7, #4]
 8010026:	f7ff fe4d 	bl	800fcc4 <_ux_host_class_printer_activate>
 801002a:	60f8      	str	r0, [r7, #12]
        return(status);
 801002c:	68fb      	ldr	r3, [r7, #12]
 801002e:	e006      	b.n	801003e <_ux_host_class_printer_entry+0x50>

    case UX_HOST_CLASS_COMMAND_DEACTIVATE:

        /* The deactivate command is used when the device has been extracted either      
           directly or when its parents has been extracted.  */
        status =  _ux_host_class_printer_deactivate(command);
 8010030:	6878      	ldr	r0, [r7, #4]
 8010032:	f7ff ff11 	bl	800fe58 <_ux_host_class_printer_deactivate>
 8010036:	60f8      	str	r0, [r7, #12]
        return(status);
 8010038:	68fb      	ldr	r3, [r7, #12]
 801003a:	e000      	b.n	801003e <_ux_host_class_printer_entry+0x50>
    default: 
            
        /* If trace is enabled, insert this event into the trace buffer.  */
        UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_FUNCTION_NOT_SUPPORTED, 0, 0, 0, UX_TRACE_ERRORS, 0, 0)

        return(UX_FUNCTION_NOT_SUPPORTED);
 801003c:	2354      	movs	r3, #84	@ 0x54
    }   
}
 801003e:	4618      	mov	r0, r3
 8010040:	3710      	adds	r7, #16
 8010042:	46bd      	mov	sp, r7
 8010044:	bd80      	pop	{r7, pc}
	...

08010048 <_ux_host_class_printer_name_parse>:
static inline
#else
VOID _ux_host_class_printer_name_parse(UX_HOST_CLASS_PRINTER *printer, UCHAR *descriptor_buffer, ULONG descriptor_length);
#endif
VOID _ux_host_class_printer_name_parse(UX_HOST_CLASS_PRINTER *printer, UCHAR *descriptor_buffer, ULONG descriptor_length)
{
 8010048:	b580      	push	{r7, lr}
 801004a:	b088      	sub	sp, #32
 801004c:	af00      	add	r7, sp, #0
 801004e:	60f8      	str	r0, [r7, #12]
 8010050:	60b9      	str	r1, [r7, #8]
 8010052:	607a      	str	r2, [r7, #4]
UCHAR *         printer_name_buffer;
UCHAR *         printer_name;
UINT            printer_name_length;

    /* Cannot use descriptor buffer, so copy it to 1284 buffer.  */
    printer_name_buffer =  descriptor_buffer;
 8010054:	68bb      	ldr	r3, [r7, #8]
 8010056:	61fb      	str	r3, [r7, #28]

    /* Retrieve the printer name which is a USHORT at the beginning of the returned buffer.  */
    length =  (USHORT)_ux_utility_short_get_big_endian(printer_name_buffer);
 8010058:	69f8      	ldr	r0, [r7, #28]
 801005a:	f7ff fd41 	bl	800fae0 <_ux_utility_short_get_big_endian>
 801005e:	4603      	mov	r3, r0
 8010060:	b29b      	uxth	r3, r3
 8010062:	613b      	str	r3, [r7, #16]
    if (length < descriptor_length)
 8010064:	693a      	ldr	r2, [r7, #16]
 8010066:	687b      	ldr	r3, [r7, #4]
 8010068:	429a      	cmp	r2, r3
 801006a:	d201      	bcs.n	8010070 <_ux_host_class_printer_name_parse+0x28>
        descriptor_length = length;
 801006c:	693b      	ldr	r3, [r7, #16]
 801006e:	607b      	str	r3, [r7, #4]

    /* Point the name buffer after the length.  */
    printer_name_buffer +=  2;
 8010070:	69fb      	ldr	r3, [r7, #28]
 8010072:	3302      	adds	r3, #2
 8010074:	61fb      	str	r3, [r7, #28]

    /* Parse the name for a tag which is in the form DES: or DESCRIPTOR:  */
    while (descriptor_length != 0)
 8010076:	e02d      	b.n	80100d4 <_ux_host_class_printer_name_parse+0x8c>
    {

        if (descriptor_length > 12)
 8010078:	687b      	ldr	r3, [r7, #4]
 801007a:	2b0c      	cmp	r3, #12
 801007c:	d910      	bls.n	80100a0 <_ux_host_class_printer_name_parse+0x58>
        {

            /* Compare the current pointer position with the DESCRIPTOR: tag.  */
            if (_ux_utility_memory_compare(printer_name_buffer, UX_HOST_CLASS_PRINTER_TAG_DESCRIPTION, 12) == UX_SUCCESS)
 801007e:	220c      	movs	r2, #12
 8010080:	492d      	ldr	r1, [pc, #180]	@ (8010138 <_ux_host_class_printer_name_parse+0xf0>)
 8010082:	69f8      	ldr	r0, [r7, #28]
 8010084:	f7ff fb34 	bl	800f6f0 <_ux_utility_memory_compare>
 8010088:	4603      	mov	r3, r0
 801008a:	2b00      	cmp	r3, #0
 801008c:	d108      	bne.n	80100a0 <_ux_host_class_printer_name_parse+0x58>
            {

                printer_name_buffer +=  12;
 801008e:	69fb      	ldr	r3, [r7, #28]
 8010090:	330c      	adds	r3, #12
 8010092:	61fb      	str	r3, [r7, #28]
                descriptor_length =  (USHORT)(descriptor_length - 12);
 8010094:	687b      	ldr	r3, [r7, #4]
 8010096:	b29b      	uxth	r3, r3
 8010098:	3b0c      	subs	r3, #12
 801009a:	b29b      	uxth	r3, r3
 801009c:	607b      	str	r3, [r7, #4]
                break;
 801009e:	e01c      	b.n	80100da <_ux_host_class_printer_name_parse+0x92>
            }
        }

        if (descriptor_length > 4)
 80100a0:	687b      	ldr	r3, [r7, #4]
 80100a2:	2b04      	cmp	r3, #4
 80100a4:	d910      	bls.n	80100c8 <_ux_host_class_printer_name_parse+0x80>
        {

            /* Compare the current pointer position with the DES: tag.  */
            if (_ux_utility_memory_compare(printer_name_buffer, UX_HOST_CLASS_PRINTER_TAG_DES, 4) == UX_SUCCESS)
 80100a6:	2204      	movs	r2, #4
 80100a8:	4924      	ldr	r1, [pc, #144]	@ (801013c <_ux_host_class_printer_name_parse+0xf4>)
 80100aa:	69f8      	ldr	r0, [r7, #28]
 80100ac:	f7ff fb20 	bl	800f6f0 <_ux_utility_memory_compare>
 80100b0:	4603      	mov	r3, r0
 80100b2:	2b00      	cmp	r3, #0
 80100b4:	d108      	bne.n	80100c8 <_ux_host_class_printer_name_parse+0x80>
            {

                printer_name_buffer +=  4;
 80100b6:	69fb      	ldr	r3, [r7, #28]
 80100b8:	3304      	adds	r3, #4
 80100ba:	61fb      	str	r3, [r7, #28]
                descriptor_length = (USHORT)(descriptor_length - 4);
 80100bc:	687b      	ldr	r3, [r7, #4]
 80100be:	b29b      	uxth	r3, r3
 80100c0:	3b04      	subs	r3, #4
 80100c2:	b29b      	uxth	r3, r3
 80100c4:	607b      	str	r3, [r7, #4]
                break;
 80100c6:	e008      	b.n	80100da <_ux_host_class_printer_name_parse+0x92>
            }
        }
        
        /* And reduce the remaining length by 1.  */
        descriptor_length--;
 80100c8:	687b      	ldr	r3, [r7, #4]
 80100ca:	3b01      	subs	r3, #1
 80100cc:	607b      	str	r3, [r7, #4]

        /* Increment the descriptor pointer.  */
        printer_name_buffer++;
 80100ce:	69fb      	ldr	r3, [r7, #28]
 80100d0:	3301      	adds	r3, #1
 80100d2:	61fb      	str	r3, [r7, #28]
    while (descriptor_length != 0)
 80100d4:	687b      	ldr	r3, [r7, #4]
 80100d6:	2b00      	cmp	r3, #0
 80100d8:	d1ce      	bne.n	8010078 <_ux_host_class_printer_name_parse+0x30>
    }

    /* If the length remaining is 0, we have not found the descriptor tag we wanted.  */
    if (descriptor_length == 0)
 80100da:	687b      	ldr	r3, [r7, #4]
 80100dc:	2b00      	cmp	r3, #0
 80100de:	d107      	bne.n	80100f0 <_ux_host_class_printer_name_parse+0xa8>
    {

        /* Use the generic USB printer name.  */
        _ux_utility_memory_copy(printer -> ux_host_class_printer_name, UX_HOST_CLASS_PRINTER_GENERIC_NAME, 11); /* Use case of memcpy is verified. */
 80100e0:	68fb      	ldr	r3, [r7, #12]
 80100e2:	331c      	adds	r3, #28
 80100e4:	220b      	movs	r2, #11
 80100e6:	4916      	ldr	r1, [pc, #88]	@ (8010140 <_ux_host_class_printer_name_parse+0xf8>)
 80100e8:	4618      	mov	r0, r3
 80100ea:	f7ff fb24 	bl	800f736 <_ux_utility_memory_copy>
                /* Copy the name of the printer to the printer instance character
                    by character.  */
                *printer_name++ =  *printer_name_buffer++;
        }
    }
}
 80100ee:	e01f      	b.n	8010130 <_ux_host_class_printer_name_parse+0xe8>
        printer_name =  printer -> ux_host_class_printer_name;
 80100f0:	68fb      	ldr	r3, [r7, #12]
 80100f2:	331c      	adds	r3, #28
 80100f4:	61bb      	str	r3, [r7, #24]
        printer_name_length =  UX_HOST_CLASS_PRINTER_NAME_LENGTH;
 80100f6:	2340      	movs	r3, #64	@ 0x40
 80100f8:	617b      	str	r3, [r7, #20]
        while ((descriptor_length--) && (printer_name_length--))
 80100fa:	e00f      	b.n	801011c <_ux_host_class_printer_name_parse+0xd4>
            if((*printer_name_buffer == 0) || (*printer_name_buffer == ';'))
 80100fc:	69fb      	ldr	r3, [r7, #28]
 80100fe:	781b      	ldrb	r3, [r3, #0]
 8010100:	2b00      	cmp	r3, #0
 8010102:	d015      	beq.n	8010130 <_ux_host_class_printer_name_parse+0xe8>
 8010104:	69fb      	ldr	r3, [r7, #28]
 8010106:	781b      	ldrb	r3, [r3, #0]
 8010108:	2b3b      	cmp	r3, #59	@ 0x3b
 801010a:	d011      	beq.n	8010130 <_ux_host_class_printer_name_parse+0xe8>
                *printer_name++ =  *printer_name_buffer++;
 801010c:	69fa      	ldr	r2, [r7, #28]
 801010e:	1c53      	adds	r3, r2, #1
 8010110:	61fb      	str	r3, [r7, #28]
 8010112:	69bb      	ldr	r3, [r7, #24]
 8010114:	1c59      	adds	r1, r3, #1
 8010116:	61b9      	str	r1, [r7, #24]
 8010118:	7812      	ldrb	r2, [r2, #0]
 801011a:	701a      	strb	r2, [r3, #0]
        while ((descriptor_length--) && (printer_name_length--))
 801011c:	687b      	ldr	r3, [r7, #4]
 801011e:	1e5a      	subs	r2, r3, #1
 8010120:	607a      	str	r2, [r7, #4]
 8010122:	2b00      	cmp	r3, #0
 8010124:	d004      	beq.n	8010130 <_ux_host_class_printer_name_parse+0xe8>
 8010126:	697b      	ldr	r3, [r7, #20]
 8010128:	1e5a      	subs	r2, r3, #1
 801012a:	617a      	str	r2, [r7, #20]
 801012c:	2b00      	cmp	r3, #0
 801012e:	d1e5      	bne.n	80100fc <_ux_host_class_printer_name_parse+0xb4>
}
 8010130:	bf00      	nop
 8010132:	3720      	adds	r7, #32
 8010134:	46bd      	mov	sp, r7
 8010136:	bd80      	pop	{r7, pc}
 8010138:	08013628 	.word	0x08013628
 801013c:	08013638 	.word	0x08013638
 8010140:	08013640 	.word	0x08013640

08010144 <_ux_host_class_printer_name_get>:
/*                                            added standalone support,   */
/*                                            resulting in version 6.1.10 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_host_class_printer_name_get(UX_HOST_CLASS_PRINTER *printer)
{
 8010144:	b580      	push	{r7, lr}
 8010146:	b088      	sub	sp, #32
 8010148:	af00      	add	r7, sp, #0
 801014a:	6078      	str	r0, [r7, #4]

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_HOST_CLASS_PRINTER_NAME_GET, printer, 0, 0, 0, UX_TRACE_HOST_CLASS_EVENTS, 0, 0)

    /* We need to get the default control endpoint transfer request pointer.  */
    control_endpoint =  &printer -> ux_host_class_printer_device -> ux_device_control_endpoint;
 801014c:	687b      	ldr	r3, [r7, #4]
 801014e:	689b      	ldr	r3, [r3, #8]
 8010150:	337c      	adds	r3, #124	@ 0x7c
 8010152:	61fb      	str	r3, [r7, #28]
    transfer_request =  &control_endpoint -> ux_endpoint_transfer_request;
 8010154:	69fb      	ldr	r3, [r7, #28]
 8010156:	3330      	adds	r3, #48	@ 0x30
 8010158:	61bb      	str	r3, [r7, #24]

    /* Need to allocate memory for the 1284 descriptor.  */
    descriptor_buffer =  _ux_utility_memory_allocate(UX_SAFE_ALIGN, UX_CACHE_SAFE_MEMORY, UX_HOST_CLASS_PRINTER_DESCRIPTOR_LENGTH);
 801015a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 801015e:	2101      	movs	r1, #1
 8010160:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8010164:	f7ff f9c0 	bl	800f4e8 <_ux_utility_memory_allocate>
 8010168:	6178      	str	r0, [r7, #20]
    if(descriptor_buffer == UX_NULL)
 801016a:	697b      	ldr	r3, [r7, #20]
 801016c:	2b00      	cmp	r3, #0
 801016e:	d101      	bne.n	8010174 <_ux_host_class_printer_name_get+0x30>
        return(UX_MEMORY_INSUFFICIENT);
 8010170:	2312      	movs	r3, #18
 8010172:	e02b      	b.n	80101cc <_ux_host_class_printer_name_get+0x88>

    /* Need interface for wIndex.  */
    interface = printer -> ux_host_class_printer_interface;
 8010174:	687b      	ldr	r3, [r7, #4]
 8010176:	68db      	ldr	r3, [r3, #12]
 8010178:	613b      	str	r3, [r7, #16]

    /* Create a transfer request for the GET_DEVICE_ID request.  */
    transfer_request -> ux_transfer_request_data_pointer =      descriptor_buffer;
 801017a:	69bb      	ldr	r3, [r7, #24]
 801017c:	697a      	ldr	r2, [r7, #20]
 801017e:	609a      	str	r2, [r3, #8]
    transfer_request -> ux_transfer_request_requested_length =  UX_HOST_CLASS_PRINTER_DESCRIPTOR_LENGTH;
 8010180:	69bb      	ldr	r3, [r7, #24]
 8010182:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8010186:	60da      	str	r2, [r3, #12]
    transfer_request -> ux_transfer_request_function =          UX_HOST_CLASS_PRINTER_GET_DEVICE_ID;
 8010188:	69bb      	ldr	r3, [r7, #24]
 801018a:	2200      	movs	r2, #0
 801018c:	619a      	str	r2, [r3, #24]
    transfer_request -> ux_transfer_request_type =              UX_REQUEST_IN | UX_REQUEST_TYPE_CLASS | UX_REQUEST_TARGET_INTERFACE;
 801018e:	69bb      	ldr	r3, [r7, #24]
 8010190:	22a1      	movs	r2, #161	@ 0xa1
 8010192:	615a      	str	r2, [r3, #20]
    transfer_request -> ux_transfer_request_value =             0; /* Do not support multiple configuration for now.  */
 8010194:	69bb      	ldr	r3, [r7, #24]
 8010196:	2200      	movs	r2, #0
 8010198:	61da      	str	r2, [r3, #28]
    transfer_request -> ux_transfer_request_index =             (interface -> ux_interface_descriptor.bInterfaceNumber  << 8) |
 801019a:	693b      	ldr	r3, [r7, #16]
 801019c:	695b      	ldr	r3, [r3, #20]
 801019e:	021a      	lsls	r2, r3, #8
                                                                (interface -> ux_interface_descriptor.bAlternateSetting     );
 80101a0:	693b      	ldr	r3, [r7, #16]
 80101a2:	699b      	ldr	r3, [r3, #24]
    transfer_request -> ux_transfer_request_index =             (interface -> ux_interface_descriptor.bInterfaceNumber  << 8) |
 80101a4:	431a      	orrs	r2, r3
 80101a6:	69bb      	ldr	r3, [r7, #24]
 80101a8:	621a      	str	r2, [r3, #32]
    UX_TRANSFER_STATE_RESET(transfer_request);
    return(UX_SUCCESS);
#else

    /* Send request to HCD layer.  */
    status =  _ux_host_stack_transfer_request(transfer_request);
 80101aa:	69b8      	ldr	r0, [r7, #24]
 80101ac:	f7fe ff8e 	bl	800f0cc <_ux_host_stack_transfer_request>
 80101b0:	60f8      	str	r0, [r7, #12]

    /* Check for correct transfer. We do not check for entire length as it may vary.  */
    if(status == UX_SUCCESS)
 80101b2:	68fb      	ldr	r3, [r7, #12]
 80101b4:	2b00      	cmp	r3, #0
 80101b6:	d105      	bne.n	80101c4 <_ux_host_class_printer_name_get+0x80>
    {

        _ux_host_class_printer_name_parse(printer, descriptor_buffer,
 80101b8:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80101bc:	6979      	ldr	r1, [r7, #20]
 80101be:	6878      	ldr	r0, [r7, #4]
 80101c0:	f7ff ff42 	bl	8010048 <_ux_host_class_printer_name_parse>
                                    UX_HOST_CLASS_PRINTER_DESCRIPTOR_LENGTH);
                }

    /* Free all used resources.  */
    _ux_utility_memory_free(descriptor_buffer);
 80101c4:	6978      	ldr	r0, [r7, #20]
 80101c6:	f7ff fad5 	bl	800f774 <_ux_utility_memory_free>

    /* Return completion status.  */
    return(status);
 80101ca:	68fb      	ldr	r3, [r7, #12]

#endif
}
 80101cc:	4618      	mov	r0, r3
 80101ce:	3720      	adds	r7, #32
 80101d0:	46bd      	mov	sp, r7
 80101d2:	bd80      	pop	{r7, pc}

080101d4 <_ux_host_class_printer_status_get>:
/*                                            added standalone support,   */
/*                                            resulting in version 6.1.10 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_host_class_printer_status_get(UX_HOST_CLASS_PRINTER *printer, ULONG *printer_status)
{
 80101d4:	b580      	push	{r7, lr}
 80101d6:	b088      	sub	sp, #32
 80101d8:	af00      	add	r7, sp, #0
 80101da:	6078      	str	r0, [r7, #4]
 80101dc:	6039      	str	r1, [r7, #0]
UX_TRANSFER     *transfer_request;
UINT            status;
UCHAR *         printer_status_buffer;

    /* Ensure the instance is valid.  */
    if (printer -> ux_host_class_printer_state !=  UX_HOST_CLASS_INSTANCE_LIVE)
 80101de:	687b      	ldr	r3, [r7, #4]
 80101e0:	699b      	ldr	r3, [r3, #24]
 80101e2:	2b01      	cmp	r3, #1
 80101e4:	d001      	beq.n	80101ea <_ux_host_class_printer_status_get+0x16>
    {        

        /* If trace is enabled, insert this event into the trace buffer.  */
        UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_HOST_CLASS_INSTANCE_UNKNOWN, printer, 0, 0, UX_TRACE_ERRORS, 0, 0)

        return(UX_HOST_CLASS_INSTANCE_UNKNOWN);
 80101e6:	235b      	movs	r3, #91	@ 0x5b
 80101e8:	e097      	b.n	801031a <_ux_host_class_printer_status_get+0x146>
    printer -> ux_host_class_printer_device -> ux_device_flags |= UX_DEVICE_FLAG_LOCK;
    UX_RESTORE
#else

    /* Protect thread reentry to this instance.  */
    status =  _ux_host_semaphore_get(&printer -> ux_host_class_printer_semaphore, UX_WAIT_FOREVER);
 80101ea:	687b      	ldr	r3, [r7, #4]
 80101ec:	335c      	adds	r3, #92	@ 0x5c
 80101ee:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80101f2:	4618      	mov	r0, r3
 80101f4:	f7ff fc18 	bl	800fa28 <_ux_utility_semaphore_get>
 80101f8:	61f8      	str	r0, [r7, #28]
    if (status != UX_SUCCESS)
 80101fa:	69fb      	ldr	r3, [r7, #28]
 80101fc:	2b00      	cmp	r3, #0
 80101fe:	d001      	beq.n	8010204 <_ux_host_class_printer_status_get+0x30>

        /* Return error.  */
        return(status);
 8010200:	69fb      	ldr	r3, [r7, #28]
 8010202:	e08a      	b.n	801031a <_ux_host_class_printer_status_get+0x146>

    /* Protect the control endpoint semaphore here.  It will be unprotected in the
       transfer request function.  */
    status =  _ux_utility_semaphore_get(&printer -> ux_host_class_printer_device -> ux_device_protection_semaphore, UX_WAIT_FOREVER);
 8010204:	687b      	ldr	r3, [r7, #4]
 8010206:	689b      	ldr	r3, [r3, #8]
 8010208:	331c      	adds	r3, #28
 801020a:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 801020e:	4618      	mov	r0, r3
 8010210:	f7ff fc0a 	bl	800fa28 <_ux_utility_semaphore_get>
 8010214:	61f8      	str	r0, [r7, #28]

    /* Check for status.  */
    if (status != UX_SUCCESS)
 8010216:	69fb      	ldr	r3, [r7, #28]
 8010218:	2b00      	cmp	r3, #0
 801021a:	d006      	beq.n	801022a <_ux_host_class_printer_status_get+0x56>
    {
        _ux_utility_semaphore_put(&printer -> ux_host_class_printer_semaphore);
 801021c:	687b      	ldr	r3, [r7, #4]
 801021e:	335c      	adds	r3, #92	@ 0x5c
 8010220:	4618      	mov	r0, r3
 8010222:	f7ff fc39 	bl	800fa98 <_ux_utility_semaphore_put>
        return(status);
 8010226:	69fb      	ldr	r3, [r7, #28]
 8010228:	e077      	b.n	801031a <_ux_host_class_printer_status_get+0x146>
    }
#endif

    /* We need to get the default control endpoint transfer_request pointer.  */
    control_endpoint =  &printer -> ux_host_class_printer_device -> ux_device_control_endpoint;
 801022a:	687b      	ldr	r3, [r7, #4]
 801022c:	689b      	ldr	r3, [r3, #8]
 801022e:	337c      	adds	r3, #124	@ 0x7c
 8010230:	61bb      	str	r3, [r7, #24]
    transfer_request =  &control_endpoint -> ux_endpoint_transfer_request;
 8010232:	69bb      	ldr	r3, [r7, #24]
 8010234:	3330      	adds	r3, #48	@ 0x30
 8010236:	617b      	str	r3, [r7, #20]

    /* Need to allocate memory for the descriptor.  */
    printer_status_buffer =  _ux_utility_memory_allocate(UX_SAFE_ALIGN, UX_CACHE_SAFE_MEMORY, UX_HOST_CLASS_PRINTER_STATUS_LENGTH);
 8010238:	2204      	movs	r2, #4
 801023a:	2101      	movs	r1, #1
 801023c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8010240:	f7ff f952 	bl	800f4e8 <_ux_utility_memory_allocate>
 8010244:	6138      	str	r0, [r7, #16]
    if (printer_status_buffer == UX_NULL)
 8010246:	693b      	ldr	r3, [r7, #16]
 8010248:	2b00      	cmp	r3, #0
 801024a:	d106      	bne.n	801025a <_ux_host_class_printer_status_get+0x86>
    {

        /* Unprotect thread reentry to this instance */
        _ux_host_class_printer_unlock(printer);
 801024c:	687b      	ldr	r3, [r7, #4]
 801024e:	335c      	adds	r3, #92	@ 0x5c
 8010250:	4618      	mov	r0, r3
 8010252:	f7ff fc21 	bl	800fa98 <_ux_utility_semaphore_put>
        return(UX_MEMORY_INSUFFICIENT);
 8010256:	2312      	movs	r3, #18
 8010258:	e05f      	b.n	801031a <_ux_host_class_printer_status_get+0x146>
    }

    /* Need interface for wIndex.  */
    interface = printer -> ux_host_class_printer_interface;
 801025a:	687b      	ldr	r3, [r7, #4]
 801025c:	68db      	ldr	r3, [r3, #12]
 801025e:	60fb      	str	r3, [r7, #12]

    /* Create a transfer_request for the GET_STATUS request.  */
    transfer_request -> ux_transfer_request_data_pointer =      printer_status_buffer;
 8010260:	697b      	ldr	r3, [r7, #20]
 8010262:	693a      	ldr	r2, [r7, #16]
 8010264:	609a      	str	r2, [r3, #8]
    transfer_request -> ux_transfer_request_requested_length =  UX_HOST_CLASS_PRINTER_STATUS_LENGTH;
 8010266:	697b      	ldr	r3, [r7, #20]
 8010268:	2204      	movs	r2, #4
 801026a:	60da      	str	r2, [r3, #12]
    transfer_request -> ux_transfer_request_function =          UX_HOST_CLASS_PRINTER_GET_STATUS;
 801026c:	697b      	ldr	r3, [r7, #20]
 801026e:	2201      	movs	r2, #1
 8010270:	619a      	str	r2, [r3, #24]
    transfer_request -> ux_transfer_request_type =              UX_REQUEST_IN | UX_REQUEST_TYPE_CLASS | UX_REQUEST_TARGET_INTERFACE;
 8010272:	697b      	ldr	r3, [r7, #20]
 8010274:	22a1      	movs	r2, #161	@ 0xa1
 8010276:	615a      	str	r2, [r3, #20]
    transfer_request -> ux_transfer_request_value =             0;
 8010278:	697b      	ldr	r3, [r7, #20]
 801027a:	2200      	movs	r2, #0
 801027c:	61da      	str	r2, [r3, #28]
    transfer_request -> ux_transfer_request_index =             interface -> ux_interface_descriptor.bInterfaceNumber;
 801027e:	68fb      	ldr	r3, [r7, #12]
 8010280:	695a      	ldr	r2, [r3, #20]
 8010282:	697b      	ldr	r3, [r7, #20]
 8010284:	621a      	str	r2, [r3, #32]
    /* Enable auto unlock device.  */
    transfer_request -> ux_transfer_request_flags |= UX_TRANSFER_FLAG_AUTO_DEVICE_UNLOCK;
#endif

    /* Send request to HCD layer.  */
    status =  _ux_host_stack_transfer_request(transfer_request);
 8010286:	6978      	ldr	r0, [r7, #20]
 8010288:	f7fe ff20 	bl	800f0cc <_ux_host_stack_transfer_request>
 801028c:	61f8      	str	r0, [r7, #28]

    /* Check for correct transfer and entire descriptor returned.  */
    if ((status == UX_SUCCESS) &&
 801028e:	69fb      	ldr	r3, [r7, #28]
 8010290:	2b00      	cmp	r3, #0
 8010292:	d134      	bne.n	80102fe <_ux_host_class_printer_status_get+0x12a>
        (transfer_request -> ux_transfer_request_actual_length > 0) &&
 8010294:	697b      	ldr	r3, [r7, #20]
 8010296:	691b      	ldr	r3, [r3, #16]
    if ((status == UX_SUCCESS) &&
 8010298:	2b00      	cmp	r3, #0
 801029a:	d030      	beq.n	80102fe <_ux_host_class_printer_status_get+0x12a>
        (transfer_request -> ux_transfer_request_actual_length <= UX_HOST_CLASS_PRINTER_STATUS_LENGTH))
 801029c:	697b      	ldr	r3, [r7, #20]
 801029e:	691b      	ldr	r3, [r3, #16]
        (transfer_request -> ux_transfer_request_actual_length > 0) &&
 80102a0:	2b04      	cmp	r3, #4
 80102a2:	d82c      	bhi.n	80102fe <_ux_host_class_printer_status_get+0x12a>
    {

        /* Retrieve the printer status and translate it locally for endianness.  */
        *printer_status = printer_status_buffer[0];
 80102a4:	693b      	ldr	r3, [r7, #16]
 80102a6:	781b      	ldrb	r3, [r3, #0]
 80102a8:	461a      	mov	r2, r3
 80102aa:	683b      	ldr	r3, [r7, #0]
 80102ac:	601a      	str	r2, [r3, #0]
        if (transfer_request -> ux_transfer_request_actual_length > 1)
 80102ae:	697b      	ldr	r3, [r7, #20]
 80102b0:	691b      	ldr	r3, [r3, #16]
 80102b2:	2b01      	cmp	r3, #1
 80102b4:	d908      	bls.n	80102c8 <_ux_host_class_printer_status_get+0xf4>
            *printer_status |= (ULONG)(printer_status_buffer[1] << 8);
 80102b6:	683b      	ldr	r3, [r7, #0]
 80102b8:	681a      	ldr	r2, [r3, #0]
 80102ba:	693b      	ldr	r3, [r7, #16]
 80102bc:	3301      	adds	r3, #1
 80102be:	781b      	ldrb	r3, [r3, #0]
 80102c0:	021b      	lsls	r3, r3, #8
 80102c2:	431a      	orrs	r2, r3
 80102c4:	683b      	ldr	r3, [r7, #0]
 80102c6:	601a      	str	r2, [r3, #0]
        if (transfer_request -> ux_transfer_request_actual_length > 2)
 80102c8:	697b      	ldr	r3, [r7, #20]
 80102ca:	691b      	ldr	r3, [r3, #16]
 80102cc:	2b02      	cmp	r3, #2
 80102ce:	d908      	bls.n	80102e2 <_ux_host_class_printer_status_get+0x10e>
            *printer_status |= (ULONG)(printer_status_buffer[2] << 16);
 80102d0:	683b      	ldr	r3, [r7, #0]
 80102d2:	681a      	ldr	r2, [r3, #0]
 80102d4:	693b      	ldr	r3, [r7, #16]
 80102d6:	3302      	adds	r3, #2
 80102d8:	781b      	ldrb	r3, [r3, #0]
 80102da:	041b      	lsls	r3, r3, #16
 80102dc:	431a      	orrs	r2, r3
 80102de:	683b      	ldr	r3, [r7, #0]
 80102e0:	601a      	str	r2, [r3, #0]
        if (transfer_request -> ux_transfer_request_actual_length > 3)
 80102e2:	697b      	ldr	r3, [r7, #20]
 80102e4:	691b      	ldr	r3, [r3, #16]
 80102e6:	2b03      	cmp	r3, #3
 80102e8:	d90e      	bls.n	8010308 <_ux_host_class_printer_status_get+0x134>
            *printer_status |= (ULONG)(printer_status_buffer[3] << 24);
 80102ea:	683b      	ldr	r3, [r7, #0]
 80102ec:	681a      	ldr	r2, [r3, #0]
 80102ee:	693b      	ldr	r3, [r7, #16]
 80102f0:	3303      	adds	r3, #3
 80102f2:	781b      	ldrb	r3, [r3, #0]
 80102f4:	061b      	lsls	r3, r3, #24
 80102f6:	431a      	orrs	r2, r3
 80102f8:	683b      	ldr	r3, [r7, #0]
 80102fa:	601a      	str	r2, [r3, #0]
        if (transfer_request -> ux_transfer_request_actual_length > 3)
 80102fc:	e004      	b.n	8010308 <_ux_host_class_printer_status_get+0x134>
    }
    else
    {

        /* Error trap. */
        _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_CLASS, status);
 80102fe:	69fa      	ldr	r2, [r7, #28]
 8010300:	2107      	movs	r1, #7
 8010302:	2002      	movs	r0, #2
 8010304:	f7fe ff94 	bl	800f230 <_ux_system_error_handler>
    }

    /* Free all used resources.  */
    _ux_utility_memory_free(printer_status_buffer);
 8010308:	6938      	ldr	r0, [r7, #16]
 801030a:	f7ff fa33 	bl	800f774 <_ux_utility_memory_free>

    /* Unprotect thread reentry to this instance.  */
    _ux_host_class_printer_unlock(printer);
 801030e:	687b      	ldr	r3, [r7, #4]
 8010310:	335c      	adds	r3, #92	@ 0x5c
 8010312:	4618      	mov	r0, r3
 8010314:	f7ff fbc0 	bl	800fa98 <_ux_utility_semaphore_put>

    /* Return completion status.  */
    return(status);
 8010318:	69fb      	ldr	r3, [r7, #28]
}
 801031a:	4618      	mov	r0, r3
 801031c:	3720      	adds	r7, #32
 801031e:	46bd      	mov	sp, r7
 8010320:	bd80      	pop	{r7, pc}

08010322 <_ux_host_class_printer_write>:
/*                                            resulting in version 6.1.10 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_host_class_printer_write(UX_HOST_CLASS_PRINTER *printer, UCHAR * data_pointer, 
                                    ULONG requested_length, ULONG *actual_length)
{
 8010322:	b580      	push	{r7, lr}
 8010324:	b088      	sub	sp, #32
 8010326:	af00      	add	r7, sp, #0
 8010328:	60f8      	str	r0, [r7, #12]
 801032a:	60b9      	str	r1, [r7, #8]
 801032c:	607a      	str	r2, [r7, #4]
 801032e:	603b      	str	r3, [r7, #0]
    
    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_HOST_CLASS_PRINTER_WRITE, printer, data_pointer, requested_length, 0, UX_TRACE_HOST_CLASS_EVENTS, 0, 0)

    /* Ensure the instance is valid.  */
    if (printer -> ux_host_class_printer_state !=  UX_HOST_CLASS_INSTANCE_LIVE)
 8010330:	68fb      	ldr	r3, [r7, #12]
 8010332:	699b      	ldr	r3, [r3, #24]
 8010334:	2b01      	cmp	r3, #1
 8010336:	d006      	beq.n	8010346 <_ux_host_class_printer_write+0x24>
    {        

        /* Error trap. */
        _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_CLASS, UX_HOST_CLASS_INSTANCE_UNKNOWN);
 8010338:	225b      	movs	r2, #91	@ 0x5b
 801033a:	2107      	movs	r1, #7
 801033c:	2002      	movs	r0, #2
 801033e:	f7fe ff77 	bl	800f230 <_ux_system_error_handler>

        /* If trace is enabled, insert this event into the trace buffer.  */
        UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_HOST_CLASS_INSTANCE_UNKNOWN, printer, 0, 0, UX_TRACE_ERRORS, 0, 0)

        return(UX_HOST_CLASS_INSTANCE_UNKNOWN);
 8010342:	235b      	movs	r3, #91	@ 0x5b
 8010344:	e07a      	b.n	801043c <_ux_host_class_printer_write+0x11a>
    printer -> ux_host_class_printer_flags |= UX_HOST_CLASS_PRINTER_FLAG_LOCK;
    UX_RESTORE
#else

    /* Protect thread reentry to this instance.  */
    status =  _ux_host_semaphore_get(&printer -> ux_host_class_printer_semaphore, UX_WAIT_FOREVER);
 8010346:	68fb      	ldr	r3, [r7, #12]
 8010348:	335c      	adds	r3, #92	@ 0x5c
 801034a:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 801034e:	4618      	mov	r0, r3
 8010350:	f7ff fb6a 	bl	800fa28 <_ux_utility_semaphore_get>
 8010354:	61b8      	str	r0, [r7, #24]
    if (status != UX_SUCCESS)
 8010356:	69bb      	ldr	r3, [r7, #24]
 8010358:	2b00      	cmp	r3, #0
 801035a:	d001      	beq.n	8010360 <_ux_host_class_printer_write+0x3e>

        /* Return error.  */
        return(status);
 801035c:	69bb      	ldr	r3, [r7, #24]
 801035e:	e06d      	b.n	801043c <_ux_host_class_printer_write+0x11a>
#endif

    /* Start by resetting the actual length of the transfer.  */
    *actual_length =  0;
 8010360:	683b      	ldr	r3, [r7, #0]
 8010362:	2200      	movs	r2, #0
 8010364:	601a      	str	r2, [r3, #0]

    /* Get the pointer to the bulk out endpoint transfer request.  */
    transfer_request =  &printer -> ux_host_class_printer_bulk_out_endpoint -> ux_endpoint_transfer_request;
 8010366:	68fb      	ldr	r3, [r7, #12]
 8010368:	691b      	ldr	r3, [r3, #16]
 801036a:	3330      	adds	r3, #48	@ 0x30
 801036c:	617b      	str	r3, [r7, #20]
       completed or when there is an error.  */
    do
    {

        /* Program the maximum authorized length for this transfer_request.  */
        if (requested_length > transfer_request -> ux_transfer_request_maximum_length)
 801036e:	697b      	ldr	r3, [r7, #20]
 8010370:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010372:	687a      	ldr	r2, [r7, #4]
 8010374:	429a      	cmp	r2, r3
 8010376:	d903      	bls.n	8010380 <_ux_host_class_printer_write+0x5e>
            transfer_request_length =  transfer_request -> ux_transfer_request_maximum_length;
 8010378:	697b      	ldr	r3, [r7, #20]
 801037a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801037c:	61fb      	str	r3, [r7, #28]
 801037e:	e001      	b.n	8010384 <_ux_host_class_printer_write+0x62>
        else
            transfer_request_length =  requested_length;
 8010380:	687b      	ldr	r3, [r7, #4]
 8010382:	61fb      	str	r3, [r7, #28]
                    
        /* Initialize the transfer_request.  */
        transfer_request -> ux_transfer_request_data_pointer =  data_pointer;
 8010384:	697b      	ldr	r3, [r7, #20]
 8010386:	68ba      	ldr	r2, [r7, #8]
 8010388:	609a      	str	r2, [r3, #8]
        transfer_request -> ux_transfer_request_requested_length =  transfer_request_length;
 801038a:	697b      	ldr	r3, [r7, #20]
 801038c:	69fa      	ldr	r2, [r7, #28]
 801038e:	60da      	str	r2, [r3, #12]
        
        /* Perform the transfer.  */
        status =  _ux_host_stack_transfer_request(transfer_request);
 8010390:	6978      	ldr	r0, [r7, #20]
 8010392:	f7fe fe9b 	bl	800f0cc <_ux_host_stack_transfer_request>
 8010396:	61b8      	str	r0, [r7, #24]

        /* If the transfer is successful, we need to wait for the transfer request to be completed.  */
        if (status == UX_SUCCESS)
 8010398:	69bb      	ldr	r3, [r7, #24]
 801039a:	2b00      	cmp	r3, #0
 801039c:	d123      	bne.n	80103e6 <_ux_host_class_printer_write+0xc4>
        {
#if !defined(UX_HOST_STANDALONE)
            
            /* Wait for the completion of the transfer request.  */
            status =  _ux_host_semaphore_get(&transfer_request -> ux_transfer_request_semaphore, UX_MS_TO_TICK(UX_HOST_CLASS_PRINTER_CLASS_TRANSFER_TIMEOUT));
 801039e:	697b      	ldr	r3, [r7, #20]
 80103a0:	3344      	adds	r3, #68	@ 0x44
 80103a2:	f247 5130 	movw	r1, #30000	@ 0x7530
 80103a6:	4618      	mov	r0, r3
 80103a8:	f7ff fb3e 	bl	800fa28 <_ux_utility_semaphore_get>
 80103ac:	61b8      	str	r0, [r7, #24]

            /* If the semaphore did not succeed we probably have a time out.  */
            if (status != UX_SUCCESS)
 80103ae:	69bb      	ldr	r3, [r7, #24]
 80103b0:	2b00      	cmp	r3, #0
 80103b2:	d01f      	beq.n	80103f4 <_ux_host_class_printer_write+0xd2>
            {

                /* All transfers pending need to abort. There may have been a partial transfer.  */
                _ux_host_stack_transfer_request_abort(transfer_request);
 80103b4:	6978      	ldr	r0, [r7, #20]
 80103b6:	f7fe ff01 	bl	800f1bc <_ux_host_stack_transfer_request_abort>
                
                /* Update the length of the actual data transferred. We do this after the 
                   abort of the transfer_request in case some data actually went out.  */
                *actual_length +=  transfer_request -> ux_transfer_request_actual_length;
 80103ba:	683b      	ldr	r3, [r7, #0]
 80103bc:	681a      	ldr	r2, [r3, #0]
 80103be:	697b      	ldr	r3, [r7, #20]
 80103c0:	691b      	ldr	r3, [r3, #16]
 80103c2:	441a      	add	r2, r3
 80103c4:	683b      	ldr	r3, [r7, #0]
 80103c6:	601a      	str	r2, [r3, #0]
            
                /* Unprotect thread reentry to this instance.  */
                _ux_host_class_printer_unlock(printer);
 80103c8:	68fb      	ldr	r3, [r7, #12]
 80103ca:	335c      	adds	r3, #92	@ 0x5c
 80103cc:	4618      	mov	r0, r3
 80103ce:	f7ff fb63 	bl	800fa98 <_ux_utility_semaphore_put>

                /* Set the completion code.  */
                transfer_request -> ux_transfer_request_completion_code =  UX_TRANSFER_TIMEOUT;
 80103d2:	697b      	ldr	r3, [r7, #20]
 80103d4:	225c      	movs	r2, #92	@ 0x5c
 80103d6:	635a      	str	r2, [r3, #52]	@ 0x34
        
                /* Error trap. */
                _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_CLASS, UX_TRANSFER_TIMEOUT);
 80103d8:	225c      	movs	r2, #92	@ 0x5c
 80103da:	2107      	movs	r1, #7
 80103dc:	2002      	movs	r0, #2
 80103de:	f7fe ff27 	bl	800f230 <_ux_system_error_handler>

                /* If trace is enabled, insert this event into the trace buffer.  */
                UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_TRANSFER_TIMEOUT, transfer_request, 0, 0, UX_TRACE_ERRORS, 0, 0)
        
                /* There was an error, return to the caller.  */
                return(UX_TRANSFER_TIMEOUT);
 80103e2:	235c      	movs	r3, #92	@ 0x5c
 80103e4:	e02a      	b.n	801043c <_ux_host_class_printer_write+0x11a>
            /* Restore transfer options.  */
            transfer_request -> ux_transfer_request_flags = transfer_flags;
#endif

            /* Unprotect thread reentry to this instance.  */
            _ux_host_class_printer_unlock(printer);
 80103e6:	68fb      	ldr	r3, [r7, #12]
 80103e8:	335c      	adds	r3, #92	@ 0x5c
 80103ea:	4618      	mov	r0, r3
 80103ec:	f7ff fb54 	bl	800fa98 <_ux_utility_semaphore_put>

            /* There was a non transfer error, no partial transfer to be checked */
            return(status);
 80103f0:	69bb      	ldr	r3, [r7, #24]
 80103f2:	e023      	b.n	801043c <_ux_host_class_printer_write+0x11a>
        }

        /* Update the length of the transfer. Normally all the data has to be sent.  */
        *actual_length +=  transfer_request -> ux_transfer_request_actual_length;
 80103f4:	683b      	ldr	r3, [r7, #0]
 80103f6:	681a      	ldr	r2, [r3, #0]
 80103f8:	697b      	ldr	r3, [r7, #20]
 80103fa:	691b      	ldr	r3, [r3, #16]
 80103fc:	441a      	add	r2, r3
 80103fe:	683b      	ldr	r3, [r7, #0]
 8010400:	601a      	str	r2, [r3, #0]
        
        /* Check for completion of transfer. If the transfer is partial, return to caller.
           The transfer is marked as successful but the caller will need to check the length
           actually sent and determine if a partial transfer is OK. */
        if (transfer_request_length !=  transfer_request -> ux_transfer_request_actual_length)
 8010402:	697b      	ldr	r3, [r7, #20]
 8010404:	691b      	ldr	r3, [r3, #16]
 8010406:	69fa      	ldr	r2, [r7, #28]
 8010408:	429a      	cmp	r2, r3
 801040a:	d006      	beq.n	801041a <_ux_host_class_printer_write+0xf8>
            /* Restore transfer options.  */
            transfer_request -> ux_transfer_request_flags = transfer_flags;
#endif

            /* Unprotect thread reentry to this instance.  */
            _ux_host_class_printer_unlock(printer);
 801040c:	68fb      	ldr	r3, [r7, #12]
 801040e:	335c      	adds	r3, #92	@ 0x5c
 8010410:	4618      	mov	r0, r3
 8010412:	f7ff fb41 	bl	800fa98 <_ux_utility_semaphore_put>

            /* Return success.  */
            return(UX_SUCCESS);
 8010416:	2300      	movs	r3, #0
 8010418:	e010      	b.n	801043c <_ux_host_class_printer_write+0x11a>
        }

        /* Update the data pointer for next transfer.  */        
        data_pointer +=  transfer_request_length;
 801041a:	68ba      	ldr	r2, [r7, #8]
 801041c:	69fb      	ldr	r3, [r7, #28]
 801041e:	4413      	add	r3, r2
 8010420:	60bb      	str	r3, [r7, #8]
        
        /* Update what is left to send out.  */
        requested_length -=  transfer_request_length;          
 8010422:	687a      	ldr	r2, [r7, #4]
 8010424:	69fb      	ldr	r3, [r7, #28]
 8010426:	1ad3      	subs	r3, r2, r3
 8010428:	607b      	str	r3, [r7, #4]
    } while (requested_length);
 801042a:	687b      	ldr	r3, [r7, #4]
 801042c:	2b00      	cmp	r3, #0
 801042e:	d19e      	bne.n	801036e <_ux_host_class_printer_write+0x4c>
    /* Restore transfer options.  */
    transfer_request -> ux_transfer_request_flags = transfer_flags;
#endif

    /* Unprotect thread reentry to this instance.  */
    _ux_host_class_printer_unlock(printer);
 8010430:	68fb      	ldr	r3, [r7, #12]
 8010432:	335c      	adds	r3, #92	@ 0x5c
 8010434:	4618      	mov	r0, r3
 8010436:	f7ff fb2f 	bl	800fa98 <_ux_utility_semaphore_put>

    /* We get here when all the transfers went through without errors.  */
    return(UX_SUCCESS); 
 801043a:	2300      	movs	r3, #0
}
 801043c:	4618      	mov	r0, r3
 801043e:	3720      	adds	r7, #32
 8010440:	46bd      	mov	sp, r7
 8010442:	bd80      	pop	{r7, pc}

08010444 <HAL_HCD_Connect_Callback>:
/*                                                                        */
/*  05-19-2020     Chaoqiong Xiao           Initial Version 6.0           */
/*                                                                        */
/**************************************************************************/
void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 8010444:	b580      	push	{r7, lr}
 8010446:	b084      	sub	sp, #16
 8010448:	af00      	add	r7, sp, #0
 801044a:	6078      	str	r0, [r7, #4]
UX_HCD              *hcd;
UX_HCD_STM32        *hcd_stm32;


    /* Get the pointer to the HCD & HCD_STM32.  */
    hcd = (UX_HCD*)hhcd -> pData;
 801044c:	687b      	ldr	r3, [r7, #4]
 801044e:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 8010452:	60fb      	str	r3, [r7, #12]
    hcd_stm32 = (UX_HCD_STM32*)hcd -> ux_hcd_controller_hardware;
 8010454:	68fb      	ldr	r3, [r7, #12]
 8010456:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8010458:	60bb      	str	r3, [r7, #8]

    /* Something happened on the root hub port. Signal it to the root hub     thread.  */
    hcd -> ux_hcd_root_hub_signal[0]++;
 801045a:	68fb      	ldr	r3, [r7, #12]
 801045c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 801045e:	1c5a      	adds	r2, r3, #1
 8010460:	68fb      	ldr	r3, [r7, #12]
 8010462:	651a      	str	r2, [r3, #80]	@ 0x50

    /* The controller has issued a ATTACH Root HUB signal.  */
    hcd_stm32 -> ux_hcd_stm32_controller_flag |= UX_HCD_STM32_CONTROLLER_FLAG_DEVICE_ATTACHED;
 8010464:	68bb      	ldr	r3, [r7, #8]
 8010466:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8010468:	f043 0201 	orr.w	r2, r3, #1
 801046c:	68bb      	ldr	r3, [r7, #8]
 801046e:	645a      	str	r2, [r3, #68]	@ 0x44
    hcd_stm32 -> ux_hcd_stm32_controller_flag &= ~UX_HCD_STM32_CONTROLLER_FLAG_DEVICE_DETACHED;
 8010470:	68bb      	ldr	r3, [r7, #8]
 8010472:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8010474:	f023 0202 	bic.w	r2, r3, #2
 8010478:	68bb      	ldr	r3, [r7, #8]
 801047a:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Wake up the root hub thread.  */
    _ux_utility_semaphore_put(&_ux_system_host -> ux_system_host_enum_semaphore);
 801047c:	4b04      	ldr	r3, [pc, #16]	@ (8010490 <HAL_HCD_Connect_Callback+0x4c>)
 801047e:	681b      	ldr	r3, [r3, #0]
 8010480:	33d8      	adds	r3, #216	@ 0xd8
 8010482:	4618      	mov	r0, r3
 8010484:	f7ff fb08 	bl	800fa98 <_ux_utility_semaphore_put>
}
 8010488:	bf00      	nop
 801048a:	3710      	adds	r7, #16
 801048c:	46bd      	mov	sp, r7
 801048e:	bd80      	pop	{r7, pc}
 8010490:	20011f34 	.word	0x20011f34

08010494 <HAL_HCD_Disconnect_Callback>:
/*                                                                        */
/*  05-19-2020     Chaoqiong Xiao           Initial Version 6.0           */
/*                                                                        */
/**************************************************************************/
void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 8010494:	b580      	push	{r7, lr}
 8010496:	b084      	sub	sp, #16
 8010498:	af00      	add	r7, sp, #0
 801049a:	6078      	str	r0, [r7, #4]
UX_HCD              *hcd;
UX_HCD_STM32        *hcd_stm32;


    /* Get the pointer to the HCD & HCD_STM32.  */
    hcd = (UX_HCD*)hhcd -> pData;
 801049c:	687b      	ldr	r3, [r7, #4]
 801049e:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 80104a2:	60fb      	str	r3, [r7, #12]
    hcd_stm32 = (UX_HCD_STM32*)hcd -> ux_hcd_controller_hardware;
 80104a4:	68fb      	ldr	r3, [r7, #12]
 80104a6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80104a8:	60bb      	str	r3, [r7, #8]

    /* Something happened on the root hub port. Signal it to the root hub     thread.  */
    hcd -> ux_hcd_root_hub_signal[0]++;
 80104aa:	68fb      	ldr	r3, [r7, #12]
 80104ac:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80104ae:	1c5a      	adds	r2, r3, #1
 80104b0:	68fb      	ldr	r3, [r7, #12]
 80104b2:	651a      	str	r2, [r3, #80]	@ 0x50

    /* The controller has issued a DETACH Root HUB signal.  */
    hcd_stm32 -> ux_hcd_stm32_controller_flag |= UX_HCD_STM32_CONTROLLER_FLAG_DEVICE_DETACHED;
 80104b4:	68bb      	ldr	r3, [r7, #8]
 80104b6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80104b8:	f043 0202 	orr.w	r2, r3, #2
 80104bc:	68bb      	ldr	r3, [r7, #8]
 80104be:	645a      	str	r2, [r3, #68]	@ 0x44
    hcd_stm32 -> ux_hcd_stm32_controller_flag &= ~UX_HCD_STM32_CONTROLLER_FLAG_DEVICE_ATTACHED;
 80104c0:	68bb      	ldr	r3, [r7, #8]
 80104c2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80104c4:	f023 0201 	bic.w	r2, r3, #1
 80104c8:	68bb      	ldr	r3, [r7, #8]
 80104ca:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Wake up the root hub thread.  */
    _ux_utility_semaphore_put(&_ux_system_host -> ux_system_host_enum_semaphore);
 80104cc:	4b04      	ldr	r3, [pc, #16]	@ (80104e0 <HAL_HCD_Disconnect_Callback+0x4c>)
 80104ce:	681b      	ldr	r3, [r3, #0]
 80104d0:	33d8      	adds	r3, #216	@ 0xd8
 80104d2:	4618      	mov	r0, r3
 80104d4:	f7ff fae0 	bl	800fa98 <_ux_utility_semaphore_put>
}
 80104d8:	bf00      	nop
 80104da:	3710      	adds	r7, #16
 80104dc:	46bd      	mov	sp, r7
 80104de:	bd80      	pop	{r7, pc}
 80104e0:	20011f34 	.word	0x20011f34

080104e4 <HAL_HCD_HC_NotifyURBChange_Callback>:
/*                                                                        */
/*  05-19-2020     Chaoqiong Xiao           Initial Version 6.0           */
/*                                                                        */
/**************************************************************************/
void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 80104e4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80104e6:	b08b      	sub	sp, #44	@ 0x2c
 80104e8:	af04      	add	r7, sp, #16
 80104ea:	6078      	str	r0, [r7, #4]
 80104ec:	460b      	mov	r3, r1
 80104ee:	70fb      	strb	r3, [r7, #3]
 80104f0:	4613      	mov	r3, r2
 80104f2:	70bb      	strb	r3, [r7, #2]
UX_HCD_STM32_ED     *ed;
UX_TRANSFER         *transfer_request;


    /* Check the URB state.  */
    if (urb_state == URB_DONE || urb_state == URB_STALL || urb_state == URB_ERROR || urb_state == URB_NOTREADY)
 80104f4:	78bb      	ldrb	r3, [r7, #2]
 80104f6:	2b01      	cmp	r3, #1
 80104f8:	d009      	beq.n	801050e <HAL_HCD_HC_NotifyURBChange_Callback+0x2a>
 80104fa:	78bb      	ldrb	r3, [r7, #2]
 80104fc:	2b05      	cmp	r3, #5
 80104fe:	d006      	beq.n	801050e <HAL_HCD_HC_NotifyURBChange_Callback+0x2a>
 8010500:	78bb      	ldrb	r3, [r7, #2]
 8010502:	2b04      	cmp	r3, #4
 8010504:	d003      	beq.n	801050e <HAL_HCD_HC_NotifyURBChange_Callback+0x2a>
 8010506:	78bb      	ldrb	r3, [r7, #2]
 8010508:	2b02      	cmp	r3, #2
 801050a:	f040 80db 	bne.w	80106c4 <HAL_HCD_HC_NotifyURBChange_Callback+0x1e0>
    {

        /* Get the pointer to the HCD & HCD_STM32.  */
        hcd = (UX_HCD*)hhcd -> pData;
 801050e:	687b      	ldr	r3, [r7, #4]
 8010510:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 8010514:	617b      	str	r3, [r7, #20]
        hcd_stm32 = (UX_HCD_STM32*)hcd -> ux_hcd_controller_hardware;
 8010516:	697b      	ldr	r3, [r7, #20]
 8010518:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 801051a:	613b      	str	r3, [r7, #16]

        /* Check if driver is still valid.  */
        if (hcd_stm32 == UX_NULL)
 801051c:	693b      	ldr	r3, [r7, #16]
 801051e:	2b00      	cmp	r3, #0
 8010520:	f000 80cb 	beq.w	80106ba <HAL_HCD_HC_NotifyURBChange_Callback+0x1d6>
            return;

        /* Load the ED for the channel.  */
        ed =  hcd_stm32 -> ux_hcd_stm32_channels_ed[chnum];
 8010524:	78fa      	ldrb	r2, [r7, #3]
 8010526:	693b      	ldr	r3, [r7, #16]
 8010528:	3202      	adds	r2, #2
 801052a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801052e:	60fb      	str	r3, [r7, #12]

        /* Check if ED is still valid.  */
        if (ed == UX_NULL)
 8010530:	68fb      	ldr	r3, [r7, #12]
 8010532:	2b00      	cmp	r3, #0
 8010534:	f000 80c3 	beq.w	80106be <HAL_HCD_HC_NotifyURBChange_Callback+0x1da>

            return;
        }

        /* Get transfer request.  */
        transfer_request = ed -> ux_stm32_ed_transfer_request;
 8010538:	68fb      	ldr	r3, [r7, #12]
 801053a:	689b      	ldr	r3, [r3, #8]
 801053c:	60bb      	str	r3, [r7, #8]

        /* Check if ED is still valid.  */
        if (transfer_request == UX_NULL)
 801053e:	68bb      	ldr	r3, [r7, #8]
 8010540:	2b00      	cmp	r3, #0
 8010542:	f000 80be 	beq.w	80106c2 <HAL_HCD_HC_NotifyURBChange_Callback+0x1de>

            return;
        }

        /* Check if URB state is not URB_NOTREADY.  */
        if (urb_state != URB_NOTREADY)
 8010546:	78bb      	ldrb	r3, [r7, #2]
 8010548:	2b02      	cmp	r3, #2
 801054a:	d07e      	beq.n	801064a <HAL_HCD_HC_NotifyURBChange_Callback+0x166>
        {

            /* Handle URB states.  */
            switch (urb_state)
 801054c:	78bb      	ldrb	r3, [r7, #2]
 801054e:	2b01      	cmp	r3, #1
 8010550:	d005      	beq.n	801055e <HAL_HCD_HC_NotifyURBChange_Callback+0x7a>
 8010552:	2b05      	cmp	r3, #5
 8010554:	d164      	bne.n	8010620 <HAL_HCD_HC_NotifyURBChange_Callback+0x13c>
            {
            case URB_STALL:

                /* Set the completion code to stalled.  */
                transfer_request -> ux_transfer_request_completion_code =  UX_TRANSFER_STALLED;
 8010556:	68bb      	ldr	r3, [r7, #8]
 8010558:	2221      	movs	r2, #33	@ 0x21
 801055a:	635a      	str	r2, [r3, #52]	@ 0x34
                break;
 801055c:	e063      	b.n	8010626 <HAL_HCD_HC_NotifyURBChange_Callback+0x142>
            case URB_DONE:

                /* Check the request direction.  */
                if ((((ed->ux_stm32_ed_endpoint -> ux_endpoint_descriptor.bmAttributes) & UX_MASK_ENDPOINT_TYPE) != UX_CONTROL_ENDPOINT) &&
 801055e:	68fb      	ldr	r3, [r7, #12]
 8010560:	685b      	ldr	r3, [r3, #4]
 8010562:	699b      	ldr	r3, [r3, #24]
 8010564:	f003 0303 	and.w	r3, r3, #3
 8010568:	2b00      	cmp	r3, #0
 801056a:	d010      	beq.n	801058e <HAL_HCD_HC_NotifyURBChange_Callback+0xaa>
                    (transfer_request -> ux_transfer_request_type & UX_REQUEST_DIRECTION) == UX_REQUEST_IN)
 801056c:	68bb      	ldr	r3, [r7, #8]
 801056e:	695b      	ldr	r3, [r3, #20]
 8010570:	f003 0380 	and.w	r3, r3, #128	@ 0x80
                if ((((ed->ux_stm32_ed_endpoint -> ux_endpoint_descriptor.bmAttributes) & UX_MASK_ENDPOINT_TYPE) != UX_CONTROL_ENDPOINT) &&
 8010574:	2b00      	cmp	r3, #0
 8010576:	d00a      	beq.n	801058e <HAL_HCD_HC_NotifyURBChange_Callback+0xaa>
                {

                    /* Get transfer size for receiving direction.  */
                    transfer_request -> ux_transfer_request_actual_length = HAL_HCD_HC_GetXferCount(hcd_stm32 -> hcd_handle, ed -> ux_stm32_ed_channel);
 8010578:	693b      	ldr	r3, [r7, #16]
 801057a:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 801057c:	68fb      	ldr	r3, [r7, #12]
 801057e:	7b5b      	ldrb	r3, [r3, #13]
 8010580:	4619      	mov	r1, r3
 8010582:	4610      	mov	r0, r2
 8010584:	f7f2 fa83 	bl	8002a8e <HAL_HCD_HC_GetXferCount>
 8010588:	4602      	mov	r2, r0
 801058a:	68bb      	ldr	r3, [r7, #8]
 801058c:	611a      	str	r2, [r3, #16]
                }

                /* Check if the request is for bulk OUT or control OUT.  */
                if ((((ed -> ux_stm32_ed_endpoint -> ux_endpoint_descriptor.bmAttributes) & UX_MASK_ENDPOINT_TYPE) == UX_BULK_ENDPOINT ||
 801058e:	68fb      	ldr	r3, [r7, #12]
 8010590:	685b      	ldr	r3, [r3, #4]
 8010592:	699b      	ldr	r3, [r3, #24]
 8010594:	f003 0303 	and.w	r3, r3, #3
 8010598:	2b02      	cmp	r3, #2
 801059a:	d006      	beq.n	80105aa <HAL_HCD_HC_NotifyURBChange_Callback+0xc6>
                     ((ed -> ux_stm32_ed_endpoint -> ux_endpoint_descriptor.bmAttributes) & UX_MASK_ENDPOINT_TYPE) == UX_CONTROL_ENDPOINT) &&
 801059c:	68fb      	ldr	r3, [r7, #12]
 801059e:	685b      	ldr	r3, [r3, #4]
 80105a0:	699b      	ldr	r3, [r3, #24]
 80105a2:	f003 0303 	and.w	r3, r3, #3
                if ((((ed -> ux_stm32_ed_endpoint -> ux_endpoint_descriptor.bmAttributes) & UX_MASK_ENDPOINT_TYPE) == UX_BULK_ENDPOINT ||
 80105a6:	2b00      	cmp	r3, #0
 80105a8:	d136      	bne.n	8010618 <HAL_HCD_HC_NotifyURBChange_Callback+0x134>
                     (transfer_request -> ux_transfer_request_type & UX_REQUEST_DIRECTION) == UX_REQUEST_OUT)
 80105aa:	68bb      	ldr	r3, [r7, #8]
 80105ac:	695b      	ldr	r3, [r3, #20]
 80105ae:	f003 0380 	and.w	r3, r3, #128	@ 0x80
                     ((ed -> ux_stm32_ed_endpoint -> ux_endpoint_descriptor.bmAttributes) & UX_MASK_ENDPOINT_TYPE) == UX_CONTROL_ENDPOINT) &&
 80105b2:	2b00      	cmp	r3, #0
 80105b4:	d130      	bne.n	8010618 <HAL_HCD_HC_NotifyURBChange_Callback+0x134>
                {

                    /* Update actual transfer length.  */
                    transfer_request -> ux_transfer_request_actual_length += transfer_request -> ux_transfer_request_packet_length;
 80105b6:	68bb      	ldr	r3, [r7, #8]
 80105b8:	691a      	ldr	r2, [r3, #16]
 80105ba:	68bb      	ldr	r3, [r7, #8]
 80105bc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80105be:	441a      	add	r2, r3
 80105c0:	68bb      	ldr	r3, [r7, #8]
 80105c2:	611a      	str	r2, [r3, #16]

                    /* Check if there is more data to send.  */
                    if (transfer_request -> ux_transfer_request_requested_length > transfer_request -> ux_transfer_request_actual_length)
 80105c4:	68bb      	ldr	r3, [r7, #8]
 80105c6:	68da      	ldr	r2, [r3, #12]
 80105c8:	68bb      	ldr	r3, [r7, #8]
 80105ca:	691b      	ldr	r3, [r3, #16]
 80105cc:	429a      	cmp	r2, r3
 80105ce:	d923      	bls.n	8010618 <HAL_HCD_HC_NotifyURBChange_Callback+0x134>
                    {

                        /* Adjust the transmit length.  */
                        transfer_request -> ux_transfer_request_packet_length = UX_MIN(ed->ux_stm32_ed_endpoint->ux_endpoint_descriptor.wMaxPacketSize,
 80105d0:	68bb      	ldr	r3, [r7, #8]
 80105d2:	68da      	ldr	r2, [r3, #12]
 80105d4:	68bb      	ldr	r3, [r7, #8]
 80105d6:	691b      	ldr	r3, [r3, #16]
 80105d8:	1ad2      	subs	r2, r2, r3
 80105da:	68fb      	ldr	r3, [r7, #12]
 80105dc:	685b      	ldr	r3, [r3, #4]
 80105de:	69db      	ldr	r3, [r3, #28]
 80105e0:	429a      	cmp	r2, r3
 80105e2:	bf28      	it	cs
 80105e4:	461a      	movcs	r2, r3
 80105e6:	68bb      	ldr	r3, [r7, #8]
 80105e8:	639a      	str	r2, [r3, #56]	@ 0x38
                                transfer_request -> ux_transfer_request_requested_length - transfer_request -> ux_transfer_request_actual_length);

                        /* Submit the transmit request.  */
                        HAL_HCD_HC_SubmitRequest(hcd_stm32 -> hcd_handle, ed -> ux_stm32_ed_channel,
 80105ea:	693b      	ldr	r3, [r7, #16]
 80105ec:	6c98      	ldr	r0, [r3, #72]	@ 0x48
 80105ee:	68fb      	ldr	r3, [r7, #12]
 80105f0:	7b59      	ldrb	r1, [r3, #13]
                                 0, EP_TYPE_BULK, USBH_PID_DATA,
                                 transfer_request->ux_transfer_request_data_pointer + transfer_request -> ux_transfer_request_actual_length,
 80105f2:	68bb      	ldr	r3, [r7, #8]
 80105f4:	689a      	ldr	r2, [r3, #8]
 80105f6:	68bb      	ldr	r3, [r7, #8]
 80105f8:	691b      	ldr	r3, [r3, #16]
 80105fa:	4413      	add	r3, r2
                                 transfer_request -> ux_transfer_request_packet_length, 0);
 80105fc:	68ba      	ldr	r2, [r7, #8]
 80105fe:	6b92      	ldr	r2, [r2, #56]	@ 0x38
                        HAL_HCD_HC_SubmitRequest(hcd_stm32 -> hcd_handle, ed -> ux_stm32_ed_channel,
 8010600:	b292      	uxth	r2, r2
 8010602:	2400      	movs	r4, #0
 8010604:	9403      	str	r4, [sp, #12]
 8010606:	9202      	str	r2, [sp, #8]
 8010608:	9301      	str	r3, [sp, #4]
 801060a:	2301      	movs	r3, #1
 801060c:	9300      	str	r3, [sp, #0]
 801060e:	2302      	movs	r3, #2
 8010610:	2200      	movs	r2, #0
 8010612:	f7f1 ff49 	bl	80024a8 <HAL_HCD_HC_SubmitRequest>
                        return;
 8010616:	e055      	b.n	80106c4 <HAL_HCD_HC_NotifyURBChange_Callback+0x1e0>
                    }
                }

                /* Set the completion code to SUCCESS.  */
                transfer_request -> ux_transfer_request_completion_code =  UX_SUCCESS;
 8010618:	68bb      	ldr	r3, [r7, #8]
 801061a:	2200      	movs	r2, #0
 801061c:	635a      	str	r2, [r3, #52]	@ 0x34
                break;
 801061e:	e002      	b.n	8010626 <HAL_HCD_HC_NotifyURBChange_Callback+0x142>
            default:
                /* Set the completion code to transfer error.  */
                transfer_request -> ux_transfer_request_completion_code =  UX_TRANSFER_ERROR;
 8010620:	68bb      	ldr	r3, [r7, #8]
 8010622:	2223      	movs	r2, #35	@ 0x23
 8010624:	635a      	str	r2, [r3, #52]	@ 0x34
            }

            /* Move to next transfer.  */
            ed -> ux_stm32_ed_transfer_request = transfer_request -> ux_transfer_request_next_transfer_request;
 8010626:	68bb      	ldr	r3, [r7, #8]
 8010628:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 801062a:	68fb      	ldr	r3, [r7, #12]
 801062c:	609a      	str	r2, [r3, #8]

            /* Invoke callback function.  */
            if (transfer_request -> ux_transfer_request_completion_function)
 801062e:	68bb      	ldr	r3, [r7, #8]
 8010630:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010632:	2b00      	cmp	r3, #0
 8010634:	d003      	beq.n	801063e <HAL_HCD_HC_NotifyURBChange_Callback+0x15a>
                transfer_request -> ux_transfer_request_completion_function(transfer_request);
 8010636:	68bb      	ldr	r3, [r7, #8]
 8010638:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801063a:	68b8      	ldr	r0, [r7, #8]
 801063c:	4798      	blx	r3

            /* Wake up the transfer request thread.  */
            _ux_utility_semaphore_put(&transfer_request -> ux_transfer_request_semaphore);
 801063e:	68bb      	ldr	r3, [r7, #8]
 8010640:	3344      	adds	r3, #68	@ 0x44
 8010642:	4618      	mov	r0, r3
 8010644:	f7ff fa28 	bl	800fa98 <_ux_utility_semaphore_put>
 8010648:	e03c      	b.n	80106c4 <HAL_HCD_HC_NotifyURBChange_Callback+0x1e0>
        else
        {

            /* Handle URB_NOTREADY state here.  */
            /* Check if we need to retry the transfer by checking the status.  */
            if ((ed -> ux_stm32_ed_status == UX_HCD_STM32_ED_STATUS_CONTROL_SETUP) ||
 801064a:	68fb      	ldr	r3, [r7, #12]
 801064c:	7b1b      	ldrb	r3, [r3, #12]
 801064e:	2b03      	cmp	r3, #3
 8010650:	d00b      	beq.n	801066a <HAL_HCD_HC_NotifyURBChange_Callback+0x186>
                (ed -> ux_stm32_ed_status == UX_HCD_STM32_ED_STATUS_CONTROL_DATA_OUT) ||
 8010652:	68fb      	ldr	r3, [r7, #12]
 8010654:	7b1b      	ldrb	r3, [r3, #12]
            if ((ed -> ux_stm32_ed_status == UX_HCD_STM32_ED_STATUS_CONTROL_SETUP) ||
 8010656:	2b05      	cmp	r3, #5
 8010658:	d007      	beq.n	801066a <HAL_HCD_HC_NotifyURBChange_Callback+0x186>
                (ed -> ux_stm32_ed_status == UX_HCD_STM32_ED_STATUS_CONTROL_STATUS_OUT) ||
 801065a:	68fb      	ldr	r3, [r7, #12]
 801065c:	7b1b      	ldrb	r3, [r3, #12]
                (ed -> ux_stm32_ed_status == UX_HCD_STM32_ED_STATUS_CONTROL_DATA_OUT) ||
 801065e:	2b07      	cmp	r3, #7
 8010660:	d003      	beq.n	801066a <HAL_HCD_HC_NotifyURBChange_Callback+0x186>
                (ed -> ux_stm32_ed_status == UX_HCD_STM32_ED_STATUS_BULK_OUT))
 8010662:	68fb      	ldr	r3, [r7, #12]
 8010664:	7b1b      	ldrb	r3, [r3, #12]
                (ed -> ux_stm32_ed_status == UX_HCD_STM32_ED_STATUS_CONTROL_STATUS_OUT) ||
 8010666:	2b09      	cmp	r3, #9
 8010668:	d12c      	bne.n	80106c4 <HAL_HCD_HC_NotifyURBChange_Callback+0x1e0>
            {

                /* Submit the transmit request.  */
                HAL_HCD_HC_SubmitRequest(hcd_stm32 -> hcd_handle, ed -> ux_stm32_ed_channel, 0,
 801066a:	693b      	ldr	r3, [r7, #16]
 801066c:	6c98      	ldr	r0, [r3, #72]	@ 0x48
 801066e:	68fb      	ldr	r3, [r7, #12]
 8010670:	7b59      	ldrb	r1, [r3, #13]
                                        ((ed -> ux_stm32_ed_endpoint -> ux_endpoint_descriptor.bmAttributes) & UX_MASK_ENDPOINT_TYPE) == UX_BULK_ENDPOINT ? EP_TYPE_BULK : EP_TYPE_CTRL,
 8010672:	68fb      	ldr	r3, [r7, #12]
 8010674:	685b      	ldr	r3, [r3, #4]
 8010676:	699b      	ldr	r3, [r3, #24]
 8010678:	f003 0303 	and.w	r3, r3, #3
                HAL_HCD_HC_SubmitRequest(hcd_stm32 -> hcd_handle, ed -> ux_stm32_ed_channel, 0,
 801067c:	2b02      	cmp	r3, #2
 801067e:	d101      	bne.n	8010684 <HAL_HCD_HC_NotifyURBChange_Callback+0x1a0>
 8010680:	2402      	movs	r4, #2
 8010682:	e000      	b.n	8010686 <HAL_HCD_HC_NotifyURBChange_Callback+0x1a2>
 8010684:	2400      	movs	r4, #0
                                         ed -> ux_stm32_ed_status == UX_HCD_STM32_ED_STATUS_CONTROL_SETUP ? USBH_PID_SETUP : USBH_PID_DATA,
 8010686:	68fb      	ldr	r3, [r7, #12]
 8010688:	7b1b      	ldrb	r3, [r3, #12]
                HAL_HCD_HC_SubmitRequest(hcd_stm32 -> hcd_handle, ed -> ux_stm32_ed_channel, 0,
 801068a:	2b03      	cmp	r3, #3
 801068c:	bf14      	ite	ne
 801068e:	2301      	movne	r3, #1
 8010690:	2300      	moveq	r3, #0
 8010692:	b2db      	uxtb	r3, r3
 8010694:	461e      	mov	r6, r3
                                         transfer_request -> ux_transfer_request_data_pointer + transfer_request -> ux_transfer_request_actual_length,
 8010696:	68bb      	ldr	r3, [r7, #8]
 8010698:	689a      	ldr	r2, [r3, #8]
 801069a:	68bb      	ldr	r3, [r7, #8]
 801069c:	691b      	ldr	r3, [r3, #16]
 801069e:	4413      	add	r3, r2
                                         transfer_request -> ux_transfer_request_packet_length, 0);
 80106a0:	68ba      	ldr	r2, [r7, #8]
 80106a2:	6b92      	ldr	r2, [r2, #56]	@ 0x38
                HAL_HCD_HC_SubmitRequest(hcd_stm32 -> hcd_handle, ed -> ux_stm32_ed_channel, 0,
 80106a4:	b292      	uxth	r2, r2
 80106a6:	2500      	movs	r5, #0
 80106a8:	9503      	str	r5, [sp, #12]
 80106aa:	9202      	str	r2, [sp, #8]
 80106ac:	9301      	str	r3, [sp, #4]
 80106ae:	9600      	str	r6, [sp, #0]
 80106b0:	4623      	mov	r3, r4
 80106b2:	2200      	movs	r2, #0
 80106b4:	f7f1 fef8 	bl	80024a8 <HAL_HCD_HC_SubmitRequest>
 80106b8:	e004      	b.n	80106c4 <HAL_HCD_HC_NotifyURBChange_Callback+0x1e0>
            return;
 80106ba:	bf00      	nop
 80106bc:	e002      	b.n	80106c4 <HAL_HCD_HC_NotifyURBChange_Callback+0x1e0>
            return;
 80106be:	bf00      	nop
 80106c0:	e000      	b.n	80106c4 <HAL_HCD_HC_NotifyURBChange_Callback+0x1e0>
            return;
 80106c2:	bf00      	nop
            }

        }
    }
}
 80106c4:	371c      	adds	r7, #28
 80106c6:	46bd      	mov	sp, r7
 80106c8:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

080106cc <HAL_HCD_SOF_Callback>:
/*                                                                        */
/*  05-19-2020     Chaoqiong Xiao           Initial Version 6.0           */
/*                                                                        */
/**************************************************************************/
void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 80106cc:	b580      	push	{r7, lr}
 80106ce:	b084      	sub	sp, #16
 80106d0:	af00      	add	r7, sp, #0
 80106d2:	6078      	str	r0, [r7, #4]
UX_HCD              *hcd;
UX_HCD_STM32        *hcd_stm32;


    /* Get the pointer to the HCD & HCD_STM32.  */
    hcd = (UX_HCD*)hhcd -> pData;
 80106d4:	687b      	ldr	r3, [r7, #4]
 80106d6:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 80106da:	60fb      	str	r3, [r7, #12]
    hcd_stm32 = (UX_HCD_STM32*)hcd -> ux_hcd_controller_hardware;
 80106dc:	68fb      	ldr	r3, [r7, #12]
 80106de:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80106e0:	60bb      	str	r3, [r7, #8]

    if ((hcd_stm32 -> ux_hcd_stm32_controller_flag & UX_HCD_STM32_CONTROLLER_FLAG_SOF) == 0)
 80106e2:	68bb      	ldr	r3, [r7, #8]
 80106e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80106e6:	f003 0304 	and.w	r3, r3, #4
 80106ea:	2b00      	cmp	r3, #0
 80106ec:	d111      	bne.n	8010712 <HAL_HCD_SOF_Callback+0x46>
    {
        hcd_stm32 -> ux_hcd_stm32_controller_flag |= UX_HCD_STM32_CONTROLLER_FLAG_SOF;
 80106ee:	68bb      	ldr	r3, [r7, #8]
 80106f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80106f2:	f043 0204 	orr.w	r2, r3, #4
 80106f6:	68bb      	ldr	r3, [r7, #8]
 80106f8:	645a      	str	r2, [r3, #68]	@ 0x44
        hcd -> ux_hcd_thread_signal++;
 80106fa:	68fb      	ldr	r3, [r7, #12]
 80106fc:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80106fe:	1c5a      	adds	r2, r3, #1
 8010700:	68fb      	ldr	r3, [r7, #12]
 8010702:	665a      	str	r2, [r3, #100]	@ 0x64

        /* Wake up the scheduler.  */
        _ux_utility_semaphore_put(&_ux_system_host -> ux_system_host_hcd_semaphore);
 8010704:	4b05      	ldr	r3, [pc, #20]	@ (801071c <HAL_HCD_SOF_Callback+0x50>)
 8010706:	681b      	ldr	r3, [r3, #0]
 8010708:	f503 73d6 	add.w	r3, r3, #428	@ 0x1ac
 801070c:	4618      	mov	r0, r3
 801070e:	f7ff f9c3 	bl	800fa98 <_ux_utility_semaphore_put>
    }
}
 8010712:	bf00      	nop
 8010714:	3710      	adds	r7, #16
 8010716:	46bd      	mov	sp, r7
 8010718:	bd80      	pop	{r7, pc}
 801071a:	bf00      	nop
 801071c:	20011f34 	.word	0x20011f34

08010720 <_ux_hcd_stm32_controller_disable>:
/*                                                                        */
/*  05-19-2020     Chaoqiong Xiao           Initial Version 6.0           */
/*                                                                        */
/**************************************************************************/
UINT  _ux_hcd_stm32_controller_disable(UX_HCD_STM32 *hcd_stm32)
{
 8010720:	b480      	push	{r7}
 8010722:	b085      	sub	sp, #20
 8010724:	af00      	add	r7, sp, #0
 8010726:	6078      	str	r0, [r7, #4]

UX_HCD      *hcd;

    /* Point to the generic portion of the host controller structure instance.  */
    hcd =  hcd_stm32 -> ux_hcd_stm32_hcd_owner;
 8010728:	687b      	ldr	r3, [r7, #4]
 801072a:	681b      	ldr	r3, [r3, #0]
 801072c:	60fb      	str	r3, [r7, #12]

    /* Reflect the state of the controller in the main structure.  */
    hcd -> ux_hcd_status =  UX_HCD_STATUS_HALTED;
 801072e:	68fb      	ldr	r3, [r7, #12]
 8010730:	2201      	movs	r2, #1
 8010732:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Return successful completion.  */
    return(UX_SUCCESS);
 8010734:	2300      	movs	r3, #0
}
 8010736:	4618      	mov	r0, r3
 8010738:	3714      	adds	r7, #20
 801073a:	46bd      	mov	sp, r7
 801073c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010740:	4770      	bx	lr
	...

08010744 <_ux_hcd_stm32_ed_obtain>:
/*                                                                        */
/*  05-19-2020     Chaoqiong Xiao           Initial Version 6.0           */
/*                                                                        */
/**************************************************************************/
UX_HCD_STM32_ED  *_ux_hcd_stm32_ed_obtain(UX_HCD_STM32 *hcd_stm32)
{
 8010744:	b580      	push	{r7, lr}
 8010746:	b084      	sub	sp, #16
 8010748:	af00      	add	r7, sp, #0
 801074a:	6078      	str	r0, [r7, #4]
UX_HCD_STM32_ED       *ed;
ULONG                 ed_index;


    /* Start the search from the beginning of the list.  */
    ed =  hcd_stm32 -> ux_hcd_stm32_ed_list;
 801074c:	687b      	ldr	r3, [r7, #4]
 801074e:	685b      	ldr	r3, [r3, #4]
 8010750:	60fb      	str	r3, [r7, #12]
    for (ed_index = 0; ed_index < _ux_system_host -> ux_system_host_max_ed; ed_index++)
 8010752:	2300      	movs	r3, #0
 8010754:	60bb      	str	r3, [r7, #8]
 8010756:	e016      	b.n	8010786 <_ux_hcd_stm32_ed_obtain+0x42>
    {

        /* Check the ED status, a free ED is marked with the UNUSED flag.  */
        if (ed -> ux_stm32_ed_status == UX_HCD_STM32_ED_STATUS_FREE)
 8010758:	68fb      	ldr	r3, [r7, #12]
 801075a:	7b1b      	ldrb	r3, [r3, #12]
 801075c:	2b00      	cmp	r3, #0
 801075e:	d10c      	bne.n	801077a <_ux_hcd_stm32_ed_obtain+0x36>
        {

            /* The ED may have been used, so we reset all fields.  */
            _ux_utility_memory_set(ed, 0, sizeof(UX_HCD_STM32_ED));
 8010760:	2210      	movs	r2, #16
 8010762:	2100      	movs	r1, #0
 8010764:	68f8      	ldr	r0, [r7, #12]
 8010766:	f7ff f8e3 	bl	800f930 <_ux_utility_memory_set>

            /* This ED is now marked as ALLOCATED.  */
            ed -> ux_stm32_ed_status =  UX_HCD_STM32_ED_STATUS_ALLOCATED;
 801076a:	68fb      	ldr	r3, [r7, #12]
 801076c:	2201      	movs	r2, #1
 801076e:	731a      	strb	r2, [r3, #12]

            /* Reset the channel.  */
            ed -> ux_stm32_ed_channel =  UX_HCD_STM32_NO_CHANNEL_ASSIGNED;
 8010770:	68fb      	ldr	r3, [r7, #12]
 8010772:	22ff      	movs	r2, #255	@ 0xff
 8010774:	735a      	strb	r2, [r3, #13]

            /* Return ED pointer.  */
            return(ed);
 8010776:	68fb      	ldr	r3, [r7, #12]
 8010778:	e00c      	b.n	8010794 <_ux_hcd_stm32_ed_obtain+0x50>
        }

        /* Point to the next ED.  */
        ed++;
 801077a:	68fb      	ldr	r3, [r7, #12]
 801077c:	3310      	adds	r3, #16
 801077e:	60fb      	str	r3, [r7, #12]
    for (ed_index = 0; ed_index < _ux_system_host -> ux_system_host_max_ed; ed_index++)
 8010780:	68bb      	ldr	r3, [r7, #8]
 8010782:	3301      	adds	r3, #1
 8010784:	60bb      	str	r3, [r7, #8]
 8010786:	4b05      	ldr	r3, [pc, #20]	@ (801079c <_ux_hcd_stm32_ed_obtain+0x58>)
 8010788:	681b      	ldr	r3, [r3, #0]
 801078a:	699b      	ldr	r3, [r3, #24]
 801078c:	68ba      	ldr	r2, [r7, #8]
 801078e:	429a      	cmp	r2, r3
 8010790:	d3e2      	bcc.n	8010758 <_ux_hcd_stm32_ed_obtain+0x14>
    }

    /* There is no available ED in the ED list.  */
    return(UX_NULL);
 8010792:	2300      	movs	r3, #0
}
 8010794:	4618      	mov	r0, r3
 8010796:	3710      	adds	r7, #16
 8010798:	46bd      	mov	sp, r7
 801079a:	bd80      	pop	{r7, pc}
 801079c:	20011f34 	.word	0x20011f34

080107a0 <_ux_hcd_stm32_endpoint_create>:
/*                                                                        */
/*  05-19-2020     Chaoqiong Xiao           Initial Version 6.0           */
/*                                                                        */
/**************************************************************************/
UINT  _ux_hcd_stm32_endpoint_create(UX_HCD_STM32 *hcd_stm32, UX_ENDPOINT *endpoint)
{
 80107a0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80107a2:	b08d      	sub	sp, #52	@ 0x34
 80107a4:	af04      	add	r7, sp, #16
 80107a6:	6078      	str	r0, [r7, #4]
 80107a8:	6039      	str	r1, [r7, #0]
UINT                    device_speed;
UINT                    endpoint_type;


    /* Get the pointer to the device.  */
    device =  endpoint -> ux_endpoint_device;
 80107aa:	683b      	ldr	r3, [r7, #0]
 80107ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80107ae:	613b      	str	r3, [r7, #16]

    /* Set device speed.  */
    switch (device -> ux_device_speed)
 80107b0:	693b      	ldr	r3, [r7, #16]
 80107b2:	691b      	ldr	r3, [r3, #16]
 80107b4:	2b02      	cmp	r3, #2
 80107b6:	d006      	beq.n	80107c6 <_ux_hcd_stm32_endpoint_create+0x26>
 80107b8:	2b02      	cmp	r3, #2
 80107ba:	d80d      	bhi.n	80107d8 <_ux_hcd_stm32_endpoint_create+0x38>
 80107bc:	2b00      	cmp	r3, #0
 80107be:	d008      	beq.n	80107d2 <_ux_hcd_stm32_endpoint_create+0x32>
 80107c0:	2b01      	cmp	r3, #1
 80107c2:	d003      	beq.n	80107cc <_ux_hcd_stm32_endpoint_create+0x2c>
 80107c4:	e008      	b.n	80107d8 <_ux_hcd_stm32_endpoint_create+0x38>
    {
    case UX_HIGH_SPEED_DEVICE:
        device_speed =  HCD_DEVICE_SPEED_HIGH;
 80107c6:	2300      	movs	r3, #0
 80107c8:	61bb      	str	r3, [r7, #24]
        break;
 80107ca:	e007      	b.n	80107dc <_ux_hcd_stm32_endpoint_create+0x3c>
    case UX_FULL_SPEED_DEVICE:
        device_speed =  HCD_DEVICE_SPEED_FULL;
 80107cc:	2301      	movs	r3, #1
 80107ce:	61bb      	str	r3, [r7, #24]
        break;
 80107d0:	e004      	b.n	80107dc <_ux_hcd_stm32_endpoint_create+0x3c>
    case UX_LOW_SPEED_DEVICE:
        device_speed =  HCD_DEVICE_SPEED_LOW;
 80107d2:	2302      	movs	r3, #2
 80107d4:	61bb      	str	r3, [r7, #24]
        break;
 80107d6:	e001      	b.n	80107dc <_ux_hcd_stm32_endpoint_create+0x3c>
    default:
        return(UX_ERROR);
 80107d8:	23ff      	movs	r3, #255	@ 0xff
 80107da:	e0e1      	b.n	80109a0 <_ux_hcd_stm32_endpoint_create+0x200>
    }

    /* Set endpoint type.  */
    switch ((endpoint -> ux_endpoint_descriptor.bmAttributes) & UX_MASK_ENDPOINT_TYPE)
 80107dc:	683b      	ldr	r3, [r7, #0]
 80107de:	699b      	ldr	r3, [r3, #24]
 80107e0:	f003 0303 	and.w	r3, r3, #3
 80107e4:	2b03      	cmp	r3, #3
 80107e6:	d817      	bhi.n	8010818 <_ux_hcd_stm32_endpoint_create+0x78>
 80107e8:	a201      	add	r2, pc, #4	@ (adr r2, 80107f0 <_ux_hcd_stm32_endpoint_create+0x50>)
 80107ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80107ee:	bf00      	nop
 80107f0:	08010801 	.word	0x08010801
 80107f4:	08010813 	.word	0x08010813
 80107f8:	08010807 	.word	0x08010807
 80107fc:	0801080d 	.word	0x0801080d
    {
    case UX_CONTROL_ENDPOINT:
        endpoint_type =  EP_TYPE_CTRL;
 8010800:	2300      	movs	r3, #0
 8010802:	617b      	str	r3, [r7, #20]
        break;
 8010804:	e00a      	b.n	801081c <_ux_hcd_stm32_endpoint_create+0x7c>
    case UX_BULK_ENDPOINT:
        endpoint_type =  EP_TYPE_BULK;
 8010806:	2302      	movs	r3, #2
 8010808:	617b      	str	r3, [r7, #20]
        break;
 801080a:	e007      	b.n	801081c <_ux_hcd_stm32_endpoint_create+0x7c>
    case UX_INTERRUPT_ENDPOINT:
        endpoint_type =  EP_TYPE_INTR;
 801080c:	2303      	movs	r3, #3
 801080e:	617b      	str	r3, [r7, #20]
       break;
 8010810:	e004      	b.n	801081c <_ux_hcd_stm32_endpoint_create+0x7c>
    case UX_ISOCHRONOUS_ENDPOINT:
        endpoint_type =  EP_TYPE_ISOC;
 8010812:	2301      	movs	r3, #1
 8010814:	617b      	str	r3, [r7, #20]
        break;
 8010816:	e001      	b.n	801081c <_ux_hcd_stm32_endpoint_create+0x7c>
    default:
        return(UX_FUNCTION_NOT_SUPPORTED);
 8010818:	2354      	movs	r3, #84	@ 0x54
 801081a:	e0c1      	b.n	80109a0 <_ux_hcd_stm32_endpoint_create+0x200>
    }

    /* Obtain a ED for this new endpoint. This ED will live as long as the endpoint is active
       and will be the container for the tds.  */
    ed =  _ux_hcd_stm32_ed_obtain(hcd_stm32);
 801081c:	6878      	ldr	r0, [r7, #4]
 801081e:	f7ff ff91 	bl	8010744 <_ux_hcd_stm32_ed_obtain>
 8010822:	60f8      	str	r0, [r7, #12]
    if (ed == UX_NULL)
 8010824:	68fb      	ldr	r3, [r7, #12]
 8010826:	2b00      	cmp	r3, #0
 8010828:	d101      	bne.n	801082e <_ux_hcd_stm32_endpoint_create+0x8e>
        return(UX_NO_ED_AVAILABLE);
 801082a:	2314      	movs	r3, #20
 801082c:	e0b8      	b.n	80109a0 <_ux_hcd_stm32_endpoint_create+0x200>

    /* And get a channel. */
    for (channel_index = 0; channel_index < hcd_stm32 -> ux_hcd_stm32_nb_channels; channel_index++)
 801082e:	2300      	movs	r3, #0
 8010830:	61fb      	str	r3, [r7, #28]
 8010832:	e014      	b.n	801085e <_ux_hcd_stm32_endpoint_create+0xbe>
    {

        /* Check if that Channel is free.  */
        if (hcd_stm32 -> ux_hcd_stm32_channels_ed[channel_index]  == UX_NULL)
 8010834:	687b      	ldr	r3, [r7, #4]
 8010836:	69fa      	ldr	r2, [r7, #28]
 8010838:	3202      	adds	r2, #2
 801083a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801083e:	2b00      	cmp	r3, #0
 8010840:	d10a      	bne.n	8010858 <_ux_hcd_stm32_endpoint_create+0xb8>
        {

            /* We have a channel. Save it. */
            hcd_stm32 -> ux_hcd_stm32_channels_ed[channel_index] = ed;
 8010842:	687b      	ldr	r3, [r7, #4]
 8010844:	69fa      	ldr	r2, [r7, #28]
 8010846:	3202      	adds	r2, #2
 8010848:	68f9      	ldr	r1, [r7, #12]
 801084a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

            /* And in the endpoint too. */
            ed -> ux_stm32_ed_channel = channel_index;
 801084e:	69fb      	ldr	r3, [r7, #28]
 8010850:	b2da      	uxtb	r2, r3
 8010852:	68fb      	ldr	r3, [r7, #12]
 8010854:	735a      	strb	r2, [r3, #13]

            /* Done here.  */
            break;
 8010856:	e007      	b.n	8010868 <_ux_hcd_stm32_endpoint_create+0xc8>
    for (channel_index = 0; channel_index < hcd_stm32 -> ux_hcd_stm32_nb_channels; channel_index++)
 8010858:	69fb      	ldr	r3, [r7, #28]
 801085a:	3301      	adds	r3, #1
 801085c:	61fb      	str	r3, [r7, #28]
 801085e:	687b      	ldr	r3, [r7, #4]
 8010860:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8010862:	69fa      	ldr	r2, [r7, #28]
 8010864:	429a      	cmp	r2, r3
 8010866:	d3e5      	bcc.n	8010834 <_ux_hcd_stm32_endpoint_create+0x94>

        }
    }

    /* Check for channel assignment.  */
    if (ed -> ux_stm32_ed_channel ==  UX_HCD_STM32_NO_CHANNEL_ASSIGNED)
 8010868:	68fb      	ldr	r3, [r7, #12]
 801086a:	7b5b      	ldrb	r3, [r3, #13]
 801086c:	2bff      	cmp	r3, #255	@ 0xff
 801086e:	d104      	bne.n	801087a <_ux_hcd_stm32_endpoint_create+0xda>
    {

        /* Free the ED.  */
        ed -> ux_stm32_ed_status =  UX_HCD_STM32_ED_STATUS_FREE;
 8010870:	68fb      	ldr	r3, [r7, #12]
 8010872:	2200      	movs	r2, #0
 8010874:	731a      	strb	r2, [r3, #12]

        /* Could not allocate a channel.  */
        return(UX_NO_ED_AVAILABLE);
 8010876:	2314      	movs	r3, #20
 8010878:	e092      	b.n	80109a0 <_ux_hcd_stm32_endpoint_create+0x200>
    }

    /* Check for interrupt and isochronous endpoints.  */
    if ((endpoint_type == EP_TYPE_INTR) || (endpoint_type == EP_TYPE_ISOC))
 801087a:	697b      	ldr	r3, [r7, #20]
 801087c:	2b03      	cmp	r3, #3
 801087e:	d002      	beq.n	8010886 <_ux_hcd_stm32_endpoint_create+0xe6>
 8010880:	697b      	ldr	r3, [r7, #20]
 8010882:	2b01      	cmp	r3, #1
 8010884:	d14d      	bne.n	8010922 <_ux_hcd_stm32_endpoint_create+0x182>
    {

        /* Check endpoint type and device speed.  */
        if (endpoint_type == EP_TYPE_ISOC || device_speed == HCD_DEVICE_SPEED_HIGH)
 8010886:	697b      	ldr	r3, [r7, #20]
 8010888:	2b01      	cmp	r3, #1
 801088a:	d002      	beq.n	8010892 <_ux_hcd_stm32_endpoint_create+0xf2>
 801088c:	69bb      	ldr	r3, [r7, #24]
 801088e:	2b00      	cmp	r3, #0
 8010890:	d10b      	bne.n	80108aa <_ux_hcd_stm32_endpoint_create+0x10a>
        {

            /* Set the interval mask for high speed or isochronous endpoints.  */
            ed -> ux_stm32_ed_interval_mask =  (UCHAR)(1 << (endpoint -> ux_endpoint_descriptor.bInterval - 1)) - 1;
 8010892:	683b      	ldr	r3, [r7, #0]
 8010894:	6a1b      	ldr	r3, [r3, #32]
 8010896:	3b01      	subs	r3, #1
 8010898:	2201      	movs	r2, #1
 801089a:	fa02 f303 	lsl.w	r3, r2, r3
 801089e:	b2db      	uxtb	r3, r3
 80108a0:	3b01      	subs	r3, #1
 80108a2:	b2da      	uxtb	r2, r3
 80108a4:	68fb      	ldr	r3, [r7, #12]
 80108a6:	739a      	strb	r2, [r3, #14]
 80108a8:	e028      	b.n	80108fc <_ux_hcd_stm32_endpoint_create+0x15c>
        }
        else
        {

            /* Set the interval mask for other endpoints.  */
            ed -> ux_stm32_ed_interval_mask = endpoint -> ux_endpoint_descriptor.bInterval;
 80108aa:	683b      	ldr	r3, [r7, #0]
 80108ac:	6a1b      	ldr	r3, [r3, #32]
 80108ae:	b2da      	uxtb	r2, r3
 80108b0:	68fb      	ldr	r3, [r7, #12]
 80108b2:	739a      	strb	r2, [r3, #14]
            ed -> ux_stm32_ed_interval_mask |= ed -> ux_stm32_ed_interval_mask >> 1;
 80108b4:	68fb      	ldr	r3, [r7, #12]
 80108b6:	7b9a      	ldrb	r2, [r3, #14]
 80108b8:	68fb      	ldr	r3, [r7, #12]
 80108ba:	7b9b      	ldrb	r3, [r3, #14]
 80108bc:	085b      	lsrs	r3, r3, #1
 80108be:	b2db      	uxtb	r3, r3
 80108c0:	4313      	orrs	r3, r2
 80108c2:	b2da      	uxtb	r2, r3
 80108c4:	68fb      	ldr	r3, [r7, #12]
 80108c6:	739a      	strb	r2, [r3, #14]
            ed -> ux_stm32_ed_interval_mask |= ed -> ux_stm32_ed_interval_mask >> 2;
 80108c8:	68fb      	ldr	r3, [r7, #12]
 80108ca:	7b9a      	ldrb	r2, [r3, #14]
 80108cc:	68fb      	ldr	r3, [r7, #12]
 80108ce:	7b9b      	ldrb	r3, [r3, #14]
 80108d0:	089b      	lsrs	r3, r3, #2
 80108d2:	b2db      	uxtb	r3, r3
 80108d4:	4313      	orrs	r3, r2
 80108d6:	b2da      	uxtb	r2, r3
 80108d8:	68fb      	ldr	r3, [r7, #12]
 80108da:	739a      	strb	r2, [r3, #14]
            ed -> ux_stm32_ed_interval_mask |= ed -> ux_stm32_ed_interval_mask >> 4;
 80108dc:	68fb      	ldr	r3, [r7, #12]
 80108de:	7b9a      	ldrb	r2, [r3, #14]
 80108e0:	68fb      	ldr	r3, [r7, #12]
 80108e2:	7b9b      	ldrb	r3, [r3, #14]
 80108e4:	091b      	lsrs	r3, r3, #4
 80108e6:	b2db      	uxtb	r3, r3
 80108e8:	4313      	orrs	r3, r2
 80108ea:	b2da      	uxtb	r2, r3
 80108ec:	68fb      	ldr	r3, [r7, #12]
 80108ee:	739a      	strb	r2, [r3, #14]
            ed -> ux_stm32_ed_interval_mask >>= 1;
 80108f0:	68fb      	ldr	r3, [r7, #12]
 80108f2:	7b9b      	ldrb	r3, [r3, #14]
 80108f4:	085b      	lsrs	r3, r3, #1
 80108f6:	b2da      	uxtb	r2, r3
 80108f8:	68fb      	ldr	r3, [r7, #12]
 80108fa:	739a      	strb	r2, [r3, #14]
        }

        /* Select a transfer time slot with least traffic.  */
        ed -> ux_stm32_ed_interval_position =  (UCHAR)_ux_hcd_stm32_least_traffic_list_get(hcd_stm32);
 80108fc:	6878      	ldr	r0, [r7, #4]
 80108fe:	f000 fa1f 	bl	8010d40 <_ux_hcd_stm32_least_traffic_list_get>
 8010902:	4603      	mov	r3, r0
 8010904:	b2da      	uxtb	r2, r3
 8010906:	68fb      	ldr	r3, [r7, #12]
 8010908:	73da      	strb	r2, [r3, #15]

        /* Attach the ed to periodic ed list.  */
        ed -> ux_stm32_ed_next_ed = hcd_stm32 -> ux_hcd_stm32_periodic_ed_head;
 801090a:	687b      	ldr	r3, [r7, #4]
 801090c:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 801090e:	68fb      	ldr	r3, [r7, #12]
 8010910:	601a      	str	r2, [r3, #0]
        hcd_stm32 -> ux_hcd_stm32_periodic_ed_head = ed;
 8010912:	687b      	ldr	r3, [r7, #4]
 8010914:	68fa      	ldr	r2, [r7, #12]
 8010916:	64da      	str	r2, [r3, #76]	@ 0x4c

        /* Activate periodic scheduler.  */
        hcd_stm32 -> ux_hcd_stm32_periodic_scheduler_active ++;
 8010918:	687b      	ldr	r3, [r7, #4]
 801091a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801091c:	1c5a      	adds	r2, r3, #1
 801091e:	687b      	ldr	r3, [r7, #4]
 8010920:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* Attach the ED to the endpoint container.  */
    endpoint -> ux_endpoint_ed =  (VOID *) ed;
 8010922:	683b      	ldr	r3, [r7, #0]
 8010924:	68fa      	ldr	r2, [r7, #12]
 8010926:	609a      	str	r2, [r3, #8]

    /* Now do the opposite, attach the ED container to the physical ED.  */
    ed -> ux_stm32_ed_endpoint =  endpoint;
 8010928:	68fb      	ldr	r3, [r7, #12]
 801092a:	683a      	ldr	r2, [r7, #0]
 801092c:	605a      	str	r2, [r3, #4]

    /* Call HAL to initialize the host channel.  */
    HAL_HCD_HC_Init(hcd_stm32->hcd_handle,
 801092e:	687b      	ldr	r3, [r7, #4]
 8010930:	6c98      	ldr	r0, [r3, #72]	@ 0x48
 8010932:	69fb      	ldr	r3, [r7, #28]
 8010934:	b2dc      	uxtb	r4, r3
                    channel_index,
                    endpoint -> ux_endpoint_descriptor.bEndpointAddress,
 8010936:	683b      	ldr	r3, [r7, #0]
 8010938:	695b      	ldr	r3, [r3, #20]
    HAL_HCD_HC_Init(hcd_stm32->hcd_handle,
 801093a:	b2dd      	uxtb	r5, r3
                    device -> ux_device_address,
 801093c:	693b      	ldr	r3, [r7, #16]
 801093e:	68db      	ldr	r3, [r3, #12]
    HAL_HCD_HC_Init(hcd_stm32->hcd_handle,
 8010940:	b2de      	uxtb	r6, r3
 8010942:	69bb      	ldr	r3, [r7, #24]
 8010944:	b2db      	uxtb	r3, r3
 8010946:	697a      	ldr	r2, [r7, #20]
 8010948:	b2d2      	uxtb	r2, r2
                    device_speed,
                    endpoint_type,
                    endpoint -> ux_endpoint_descriptor.wMaxPacketSize);
 801094a:	6839      	ldr	r1, [r7, #0]
 801094c:	69c9      	ldr	r1, [r1, #28]
    HAL_HCD_HC_Init(hcd_stm32->hcd_handle,
 801094e:	b289      	uxth	r1, r1
 8010950:	9102      	str	r1, [sp, #8]
 8010952:	9201      	str	r2, [sp, #4]
 8010954:	9300      	str	r3, [sp, #0]
 8010956:	4633      	mov	r3, r6
 8010958:	462a      	mov	r2, r5
 801095a:	4621      	mov	r1, r4
 801095c:	f7f1 fcc8 	bl	80022f0 <HAL_HCD_HC_Init>

    /* Reset toggles.  */
    hcd_stm32 -> hcd_handle -> hc[ed -> ux_stm32_ed_channel].toggle_in = 0;
 8010960:	687b      	ldr	r3, [r7, #4]
 8010962:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8010964:	68fb      	ldr	r3, [r7, #12]
 8010966:	7b5b      	ldrb	r3, [r3, #13]
 8010968:	4619      	mov	r1, r3
 801096a:	460b      	mov	r3, r1
 801096c:	011b      	lsls	r3, r3, #4
 801096e:	1a5b      	subs	r3, r3, r1
 8010970:	009b      	lsls	r3, r3, #2
 8010972:	4413      	add	r3, r2
 8010974:	333c      	adds	r3, #60	@ 0x3c
 8010976:	2200      	movs	r2, #0
 8010978:	701a      	strb	r2, [r3, #0]
    hcd_stm32 -> hcd_handle -> hc[ed -> ux_stm32_ed_channel].toggle_out = 0;
 801097a:	687b      	ldr	r3, [r7, #4]
 801097c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 801097e:	68fb      	ldr	r3, [r7, #12]
 8010980:	7b5b      	ldrb	r3, [r3, #13]
 8010982:	4619      	mov	r1, r3
 8010984:	460b      	mov	r3, r1
 8010986:	011b      	lsls	r3, r3, #4
 8010988:	1a5b      	subs	r3, r3, r1
 801098a:	009b      	lsls	r3, r3, #2
 801098c:	4413      	add	r3, r2
 801098e:	333d      	adds	r3, #61	@ 0x3d
 8010990:	2200      	movs	r2, #0
 8010992:	701a      	strb	r2, [r3, #0]

    /* We need to take into account the nature of the HCD to define the max size
       of any transfer in the transfer request.  */
    endpoint -> ux_endpoint_transfer_request.ux_transfer_request_maximum_length =  UX_HCD_STM32_MAX_PACKET_COUNT *
                                                                                   endpoint -> ux_endpoint_descriptor.wMaxPacketSize;
 8010994:	683b      	ldr	r3, [r7, #0]
 8010996:	69db      	ldr	r3, [r3, #28]
    endpoint -> ux_endpoint_transfer_request.ux_transfer_request_maximum_length =  UX_HCD_STM32_MAX_PACKET_COUNT *
 8010998:	021a      	lsls	r2, r3, #8
 801099a:	683b      	ldr	r3, [r7, #0]
 801099c:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Return successful completion.  */
    return(UX_SUCCESS);
 801099e:	2300      	movs	r3, #0
}
 80109a0:	4618      	mov	r0, r3
 80109a2:	3724      	adds	r7, #36	@ 0x24
 80109a4:	46bd      	mov	sp, r7
 80109a6:	bdf0      	pop	{r4, r5, r6, r7, pc}

080109a8 <_ux_hcd_stm32_endpoint_destroy>:
/*                                                                        */
/*  05-19-2020     Chaoqiong Xiao           Initial Version 6.0           */
/*                                                                        */
/**************************************************************************/
UINT  _ux_hcd_stm32_endpoint_destroy(UX_HCD_STM32 *hcd_stm32, UX_ENDPOINT *endpoint)
{
 80109a8:	b580      	push	{r7, lr}
 80109aa:	b086      	sub	sp, #24
 80109ac:	af00      	add	r7, sp, #0
 80109ae:	6078      	str	r0, [r7, #4]
 80109b0:	6039      	str	r1, [r7, #0]
UX_HCD_STM32_ED       *ed;
UX_HCD_STM32_ED       *next_ed;
UINT                   endpoint_type;

    /* From the endpoint container fetch the STM32 ED descriptor.  */
    ed =  (UX_HCD_STM32_ED *) endpoint -> ux_endpoint_ed;
 80109b2:	683b      	ldr	r3, [r7, #0]
 80109b4:	689b      	ldr	r3, [r3, #8]
 80109b6:	613b      	str	r3, [r7, #16]

    /* Check if this physical endpoint has been initialized properly!  */
    if (ed == UX_NULL)
 80109b8:	693b      	ldr	r3, [r7, #16]
 80109ba:	2b00      	cmp	r3, #0
 80109bc:	d106      	bne.n	80109cc <_ux_hcd_stm32_endpoint_destroy+0x24>
    {

        /* Error trap. */
        _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_HCD, UX_ENDPOINT_HANDLE_UNKNOWN);
 80109be:	2253      	movs	r2, #83	@ 0x53
 80109c0:	2101      	movs	r1, #1
 80109c2:	2002      	movs	r0, #2
 80109c4:	f7fe fc34 	bl	800f230 <_ux_system_error_handler>

        /* If trace is enabled, insert this event into the trace buffer.  */
        UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_ENDPOINT_HANDLE_UNKNOWN, endpoint, 0, 0, UX_TRACE_ERRORS, 0, 0)

        return(UX_ENDPOINT_HANDLE_UNKNOWN);
 80109c8:	2353      	movs	r3, #83	@ 0x53
 80109ca:	e03e      	b.n	8010a4a <_ux_hcd_stm32_endpoint_destroy+0xa2>

    }


    /* Wait for the controller to finish the current frame processing.  */
    _ux_utility_delay_ms(1);
 80109cc:	2001      	movs	r0, #1
 80109ce:	f7fe fd03 	bl	800f3d8 <_ux_utility_delay_ms>

    /* We need to free the channel.  */
    hcd_stm32 -> ux_hcd_stm32_channels_ed[ed -> ux_stm32_ed_channel] =  UX_NULL;
 80109d2:	693b      	ldr	r3, [r7, #16]
 80109d4:	7b5b      	ldrb	r3, [r3, #13]
 80109d6:	461a      	mov	r2, r3
 80109d8:	687b      	ldr	r3, [r7, #4]
 80109da:	3202      	adds	r2, #2
 80109dc:	2100      	movs	r1, #0
 80109de:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    /* Get endpoint type.  */
    endpoint_type = (endpoint -> ux_endpoint_descriptor.bmAttributes) & UX_MASK_ENDPOINT_TYPE;
 80109e2:	683b      	ldr	r3, [r7, #0]
 80109e4:	699b      	ldr	r3, [r3, #24]
 80109e6:	f003 0303 	and.w	r3, r3, #3
 80109ea:	60fb      	str	r3, [r7, #12]

    /* Check for periodic endpoints.  */
    if ((endpoint_type == UX_INTERRUPT_ENDPOINT) || (endpoint_type == UX_ISOCHRONOUS_ENDPOINT))
 80109ec:	68fb      	ldr	r3, [r7, #12]
 80109ee:	2b03      	cmp	r3, #3
 80109f0:	d002      	beq.n	80109f8 <_ux_hcd_stm32_endpoint_destroy+0x50>
 80109f2:	68fb      	ldr	r3, [r7, #12]
 80109f4:	2b01      	cmp	r3, #1
 80109f6:	d124      	bne.n	8010a42 <_ux_hcd_stm32_endpoint_destroy+0x9a>
    {

        /* Remove the ED from periodic ED list.  */
        if (hcd_stm32 -> ux_hcd_stm32_periodic_ed_head == ed)
 80109f8:	687b      	ldr	r3, [r7, #4]
 80109fa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80109fc:	693a      	ldr	r2, [r7, #16]
 80109fe:	429a      	cmp	r2, r3
 8010a00:	d103      	bne.n	8010a0a <_ux_hcd_stm32_endpoint_destroy+0x62>
        {

            /* The only one in the list, just set the pointer to null.  */
            hcd_stm32 -> ux_hcd_stm32_periodic_ed_head = UX_NULL;
 8010a02:	687b      	ldr	r3, [r7, #4]
 8010a04:	2200      	movs	r2, #0
 8010a06:	64da      	str	r2, [r3, #76]	@ 0x4c
 8010a08:	e016      	b.n	8010a38 <_ux_hcd_stm32_endpoint_destroy+0x90>
        }
        else
        {

            /* Get the first ED in the list.  */
            next_ed = hcd_stm32 -> ux_hcd_stm32_periodic_ed_head;
 8010a0a:	687b      	ldr	r3, [r7, #4]
 8010a0c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8010a0e:	617b      	str	r3, [r7, #20]

            /* Search for the ED in the list.  */
            while( (next_ed != UX_NULL) && (next_ed -> ux_stm32_ed_next_ed != ed) )
 8010a10:	e002      	b.n	8010a18 <_ux_hcd_stm32_endpoint_destroy+0x70>
            {

                /* Move to next ED.  */
                next_ed = next_ed -> ux_stm32_ed_next_ed;
 8010a12:	697b      	ldr	r3, [r7, #20]
 8010a14:	681b      	ldr	r3, [r3, #0]
 8010a16:	617b      	str	r3, [r7, #20]
            while( (next_ed != UX_NULL) && (next_ed -> ux_stm32_ed_next_ed != ed) )
 8010a18:	697b      	ldr	r3, [r7, #20]
 8010a1a:	2b00      	cmp	r3, #0
 8010a1c:	d004      	beq.n	8010a28 <_ux_hcd_stm32_endpoint_destroy+0x80>
 8010a1e:	697b      	ldr	r3, [r7, #20]
 8010a20:	681b      	ldr	r3, [r3, #0]
 8010a22:	693a      	ldr	r2, [r7, #16]
 8010a24:	429a      	cmp	r2, r3
 8010a26:	d1f4      	bne.n	8010a12 <_ux_hcd_stm32_endpoint_destroy+0x6a>
            }

            /* Check if we found the ED.  */
            if (next_ed)
 8010a28:	697b      	ldr	r3, [r7, #20]
 8010a2a:	2b00      	cmp	r3, #0
 8010a2c:	d004      	beq.n	8010a38 <_ux_hcd_stm32_endpoint_destroy+0x90>
            {

                /* Remove the ED from list.  */
                next_ed -> ux_stm32_ed_next_ed = next_ed -> ux_stm32_ed_next_ed -> ux_stm32_ed_next_ed;
 8010a2e:	697b      	ldr	r3, [r7, #20]
 8010a30:	681b      	ldr	r3, [r3, #0]
 8010a32:	681a      	ldr	r2, [r3, #0]
 8010a34:	697b      	ldr	r3, [r7, #20]
 8010a36:	601a      	str	r2, [r3, #0]
            }
        }

        /* Decrease the periodic active count.  */
        hcd_stm32 -> ux_hcd_stm32_periodic_scheduler_active --;
 8010a38:	687b      	ldr	r3, [r7, #4]
 8010a3a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8010a3c:	1e5a      	subs	r2, r3, #1
 8010a3e:	687b      	ldr	r3, [r7, #4]
 8010a40:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* Now we can safely make the ED free.  */
    ed -> ux_stm32_ed_status =  UX_HCD_STM32_ED_STATUS_FREE;
 8010a42:	693b      	ldr	r3, [r7, #16]
 8010a44:	2200      	movs	r2, #0
 8010a46:	731a      	strb	r2, [r3, #12]

    /* Return successful completion.  */
    return(UX_SUCCESS);
 8010a48:	2300      	movs	r3, #0
}
 8010a4a:	4618      	mov	r0, r3
 8010a4c:	3718      	adds	r7, #24
 8010a4e:	46bd      	mov	sp, r7
 8010a50:	bd80      	pop	{r7, pc}

08010a52 <_ux_hcd_stm32_endpoint_reset>:
/*                                                                        */
/*  05-19-2020     Chaoqiong Xiao           Initial Version 6.0           */
/*                                                                        */
/**************************************************************************/
UINT  _ux_hcd_stm32_endpoint_reset(UX_HCD_STM32 *hcd_stm32, UX_ENDPOINT *endpoint)
{
 8010a52:	b480      	push	{r7}
 8010a54:	b085      	sub	sp, #20
 8010a56:	af00      	add	r7, sp, #0
 8010a58:	6078      	str	r0, [r7, #4]
 8010a5a:	6039      	str	r1, [r7, #0]

UX_HCD_STM32_ED       *ed;


    /* From the endpoint container fetch the STM32 ED descriptor.  */
    ed =  (UX_HCD_STM32_ED *) endpoint -> ux_endpoint_ed;
 8010a5c:	683b      	ldr	r3, [r7, #0]
 8010a5e:	689b      	ldr	r3, [r3, #8]
 8010a60:	60fb      	str	r3, [r7, #12]

    /* Reset the data0/data1 toggle bit.  */
    hcd_stm32 -> hcd_handle -> hc[ed -> ux_stm32_ed_channel].toggle_in = 0;
 8010a62:	687b      	ldr	r3, [r7, #4]
 8010a64:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8010a66:	68fb      	ldr	r3, [r7, #12]
 8010a68:	7b5b      	ldrb	r3, [r3, #13]
 8010a6a:	4619      	mov	r1, r3
 8010a6c:	460b      	mov	r3, r1
 8010a6e:	011b      	lsls	r3, r3, #4
 8010a70:	1a5b      	subs	r3, r3, r1
 8010a72:	009b      	lsls	r3, r3, #2
 8010a74:	4413      	add	r3, r2
 8010a76:	333c      	adds	r3, #60	@ 0x3c
 8010a78:	2200      	movs	r2, #0
 8010a7a:	701a      	strb	r2, [r3, #0]
    hcd_stm32 -> hcd_handle -> hc[ed -> ux_stm32_ed_channel].toggle_out = 0;
 8010a7c:	687b      	ldr	r3, [r7, #4]
 8010a7e:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8010a80:	68fb      	ldr	r3, [r7, #12]
 8010a82:	7b5b      	ldrb	r3, [r3, #13]
 8010a84:	4619      	mov	r1, r3
 8010a86:	460b      	mov	r3, r1
 8010a88:	011b      	lsls	r3, r3, #4
 8010a8a:	1a5b      	subs	r3, r3, r1
 8010a8c:	009b      	lsls	r3, r3, #2
 8010a8e:	4413      	add	r3, r2
 8010a90:	333d      	adds	r3, #61	@ 0x3d
 8010a92:	2200      	movs	r2, #0
 8010a94:	701a      	strb	r2, [r3, #0]

    /* This operation never fails.  */
    return(UX_SUCCESS);
 8010a96:	2300      	movs	r3, #0
}
 8010a98:	4618      	mov	r0, r3
 8010a9a:	3714      	adds	r7, #20
 8010a9c:	46bd      	mov	sp, r7
 8010a9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010aa2:	4770      	bx	lr

08010aa4 <_ux_hcd_stm32_entry>:
/*  xx-xx-xxxx     Chaoqiong Xiao           Modified comment(s),          */
/*                                            resulting in version 6.x    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_hcd_stm32_entry(UX_HCD *hcd, UINT function, VOID *parameter)
{
 8010aa4:	b580      	push	{r7, lr}
 8010aa6:	b088      	sub	sp, #32
 8010aa8:	af00      	add	r7, sp, #0
 8010aaa:	60f8      	str	r0, [r7, #12]
 8010aac:	60b9      	str	r1, [r7, #8]
 8010aae:	607a      	str	r2, [r7, #4]
UX_HCD_STM32       *hcd_stm32;
UX_INT_SAVE_AREA


    /* Check the status of the controller.  */
    if (hcd -> ux_hcd_status == UX_UNUSED)
 8010ab0:	68fb      	ldr	r3, [r7, #12]
 8010ab2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8010ab4:	2b00      	cmp	r3, #0
 8010ab6:	d106      	bne.n	8010ac6 <_ux_hcd_stm32_entry+0x22>
    {

        /* Error trap. */
        _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_HCD, UX_CONTROLLER_UNKNOWN);
 8010ab8:	2255      	movs	r2, #85	@ 0x55
 8010aba:	2101      	movs	r1, #1
 8010abc:	2002      	movs	r0, #2
 8010abe:	f7fe fbb7 	bl	800f230 <_ux_system_error_handler>

        /* If trace is enabled, insert this event into the trace buffer.  */
        UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_CONTROLLER_UNKNOWN, 0, 0, 0, UX_TRACE_ERRORS, 0, 0)

        return(UX_CONTROLLER_UNKNOWN);
 8010ac2:	2355      	movs	r3, #85	@ 0x55
 8010ac4:	e0b9      	b.n	8010c3a <_ux_hcd_stm32_entry+0x196>
    }

    /* Get the pointer to the STM32 HCD.  */
    hcd_stm32 =  (UX_HCD_STM32 *) hcd -> ux_hcd_controller_hardware;
 8010ac6:	68fb      	ldr	r3, [r7, #12]
 8010ac8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8010aca:	61bb      	str	r3, [r7, #24]

    /* look at the function and route it.  */
    switch(function)
 8010acc:	68bb      	ldr	r3, [r7, #8]
 8010ace:	3b01      	subs	r3, #1
 8010ad0:	2b11      	cmp	r3, #17
 8010ad2:	f200 80a9 	bhi.w	8010c28 <_ux_hcd_stm32_entry+0x184>
 8010ad6:	a201      	add	r2, pc, #4	@ (adr r2, 8010adc <_ux_hcd_stm32_entry+0x38>)
 8010ad8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010adc:	08010b25 	.word	0x08010b25
 8010ae0:	08010b2f 	.word	0x08010b2f
 8010ae4:	08010b3d 	.word	0x08010b3d
 8010ae8:	08010b4b 	.word	0x08010b4b
 8010aec:	08010b59 	.word	0x08010b59
 8010af0:	08010b67 	.word	0x08010b67
 8010af4:	08010b75 	.word	0x08010b75
 8010af8:	08010b83 	.word	0x08010b83
 8010afc:	08010b91 	.word	0x08010b91
 8010b00:	08010b9f 	.word	0x08010b9f
 8010b04:	08010c29 	.word	0x08010c29
 8010b08:	08010bab 	.word	0x08010bab
 8010b0c:	08010bb7 	.word	0x08010bb7
 8010b10:	08010bc3 	.word	0x08010bc3
 8010b14:	08010bcf 	.word	0x08010bcf
 8010b18:	08010bdb 	.word	0x08010bdb
 8010b1c:	08010be7 	.word	0x08010be7
 8010b20:	08010c0d 	.word	0x08010c0d
    {

    case UX_HCD_DISABLE_CONTROLLER:

        status =  _ux_hcd_stm32_controller_disable(hcd_stm32);
 8010b24:	69b8      	ldr	r0, [r7, #24]
 8010b26:	f7ff fdfb 	bl	8010720 <_ux_hcd_stm32_controller_disable>
 8010b2a:	61f8      	str	r0, [r7, #28]
        break;
 8010b2c:	e084      	b.n	8010c38 <_ux_hcd_stm32_entry+0x194>


    case UX_HCD_GET_PORT_STATUS:

        status =  _ux_hcd_stm32_port_status_get(hcd_stm32, (ULONG) parameter);
 8010b2e:	687b      	ldr	r3, [r7, #4]
 8010b30:	4619      	mov	r1, r3
 8010b32:	69b8      	ldr	r0, [r7, #24]
 8010b34:	f000 f9d8 	bl	8010ee8 <_ux_hcd_stm32_port_status_get>
 8010b38:	61f8      	str	r0, [r7, #28]
        break;
 8010b3a:	e07d      	b.n	8010c38 <_ux_hcd_stm32_entry+0x194>


    case UX_HCD_ENABLE_PORT:

        status =  _ux_hcd_stm32_port_enable(hcd_stm32, (ULONG) parameter);
 8010b3c:	687b      	ldr	r3, [r7, #4]
 8010b3e:	4619      	mov	r1, r3
 8010b40:	69b8      	ldr	r0, [r7, #24]
 8010b42:	f000 f993 	bl	8010e6c <_ux_hcd_stm32_port_enable>
 8010b46:	61f8      	str	r0, [r7, #28]
        break;
 8010b48:	e076      	b.n	8010c38 <_ux_hcd_stm32_entry+0x194>


    case UX_HCD_DISABLE_PORT:

        status =  _ux_hcd_stm32_port_disable(hcd_stm32, (ULONG) parameter);
 8010b4a:	687b      	ldr	r3, [r7, #4]
 8010b4c:	4619      	mov	r1, r3
 8010b4e:	69b8      	ldr	r0, [r7, #24]
 8010b50:	f000 f980 	bl	8010e54 <_ux_hcd_stm32_port_disable>
 8010b54:	61f8      	str	r0, [r7, #28]
        break;
 8010b56:	e06f      	b.n	8010c38 <_ux_hcd_stm32_entry+0x194>


    case UX_HCD_POWER_ON_PORT:

        status =  _ux_hcd_stm32_power_on_port(hcd_stm32, (ULONG) parameter);
 8010b58:	687b      	ldr	r3, [r7, #4]
 8010b5a:	4619      	mov	r1, r3
 8010b5c:	69b8      	ldr	r0, [r7, #24]
 8010b5e:	f000 fa1a 	bl	8010f96 <_ux_hcd_stm32_power_on_port>
 8010b62:	61f8      	str	r0, [r7, #28]
        break;
 8010b64:	e068      	b.n	8010c38 <_ux_hcd_stm32_entry+0x194>


    case UX_HCD_POWER_DOWN_PORT:

        status =  _ux_hcd_stm32_power_down_port(hcd_stm32, (ULONG) parameter);
 8010b66:	687b      	ldr	r3, [r7, #4]
 8010b68:	4619      	mov	r1, r3
 8010b6a:	69b8      	ldr	r0, [r7, #24]
 8010b6c:	f000 fa07 	bl	8010f7e <_ux_hcd_stm32_power_down_port>
 8010b70:	61f8      	str	r0, [r7, #28]
        break;
 8010b72:	e061      	b.n	8010c38 <_ux_hcd_stm32_entry+0x194>


    case UX_HCD_SUSPEND_PORT:

        status =  _ux_hcd_stm32_port_suspend(hcd_stm32, (ULONG) parameter);
 8010b74:	687b      	ldr	r3, [r7, #4]
 8010b76:	4619      	mov	r1, r3
 8010b78:	69b8      	ldr	r0, [r7, #24]
 8010b7a:	f000 f9f4 	bl	8010f66 <_ux_hcd_stm32_port_suspend>
 8010b7e:	61f8      	str	r0, [r7, #28]
        break;
 8010b80:	e05a      	b.n	8010c38 <_ux_hcd_stm32_entry+0x194>


    case UX_HCD_RESUME_PORT:

        status =  _ux_hcd_stm32_port_resume(hcd_stm32, (UINT) parameter);
 8010b82:	687b      	ldr	r3, [r7, #4]
 8010b84:	4619      	mov	r1, r3
 8010b86:	69b8      	ldr	r0, [r7, #24]
 8010b88:	f000 f9a2 	bl	8010ed0 <_ux_hcd_stm32_port_resume>
 8010b8c:	61f8      	str	r0, [r7, #28]
        break;
 8010b8e:	e053      	b.n	8010c38 <_ux_hcd_stm32_entry+0x194>


    case UX_HCD_RESET_PORT:

        status =  _ux_hcd_stm32_port_reset(hcd_stm32, (ULONG) parameter);
 8010b90:	687b      	ldr	r3, [r7, #4]
 8010b92:	4619      	mov	r1, r3
 8010b94:	69b8      	ldr	r0, [r7, #24]
 8010b96:	f000 f975 	bl	8010e84 <_ux_hcd_stm32_port_reset>
 8010b9a:	61f8      	str	r0, [r7, #28]
        break;
 8010b9c:	e04c      	b.n	8010c38 <_ux_hcd_stm32_entry+0x194>


    case UX_HCD_GET_FRAME_NUMBER:

        status =  _ux_hcd_stm32_frame_number_get(hcd_stm32, (ULONG *) parameter);
 8010b9e:	6879      	ldr	r1, [r7, #4]
 8010ba0:	69b8      	ldr	r0, [r7, #24]
 8010ba2:	f000 f84f 	bl	8010c44 <_ux_hcd_stm32_frame_number_get>
 8010ba6:	61f8      	str	r0, [r7, #28]
        break;
 8010ba8:	e046      	b.n	8010c38 <_ux_hcd_stm32_entry+0x194>


    case UX_HCD_TRANSFER_REQUEST:

        status =  _ux_hcd_stm32_request_transfer(hcd_stm32, (UX_TRANSFER *) parameter);
 8010baa:	6879      	ldr	r1, [r7, #4]
 8010bac:	69b8      	ldr	r0, [r7, #24]
 8010bae:	f000 fc35 	bl	801141c <_ux_hcd_stm32_request_transfer>
 8010bb2:	61f8      	str	r0, [r7, #28]
        break;
 8010bb4:	e040      	b.n	8010c38 <_ux_hcd_stm32_entry+0x194>


    case UX_HCD_TRANSFER_ABORT:

        status =  _ux_hcd_stm32_transfer_abort(hcd_stm32, (UX_TRANSFER *) parameter);
 8010bb6:	6879      	ldr	r1, [r7, #4]
 8010bb8:	69b8      	ldr	r0, [r7, #24]
 8010bba:	f000 fc6d 	bl	8011498 <_ux_hcd_stm32_transfer_abort>
 8010bbe:	61f8      	str	r0, [r7, #28]
        break;
 8010bc0:	e03a      	b.n	8010c38 <_ux_hcd_stm32_entry+0x194>


    case UX_HCD_CREATE_ENDPOINT:

        status =  _ux_hcd_stm32_endpoint_create(hcd_stm32, (UX_ENDPOINT*) parameter);
 8010bc2:	6879      	ldr	r1, [r7, #4]
 8010bc4:	69b8      	ldr	r0, [r7, #24]
 8010bc6:	f7ff fdeb 	bl	80107a0 <_ux_hcd_stm32_endpoint_create>
 8010bca:	61f8      	str	r0, [r7, #28]
        break;
 8010bcc:	e034      	b.n	8010c38 <_ux_hcd_stm32_entry+0x194>

    case UX_HCD_DESTROY_ENDPOINT:

        status =  _ux_hcd_stm32_endpoint_destroy(hcd_stm32, (UX_ENDPOINT*) parameter);
 8010bce:	6879      	ldr	r1, [r7, #4]
 8010bd0:	69b8      	ldr	r0, [r7, #24]
 8010bd2:	f7ff fee9 	bl	80109a8 <_ux_hcd_stm32_endpoint_destroy>
 8010bd6:	61f8      	str	r0, [r7, #28]
        break;
 8010bd8:	e02e      	b.n	8010c38 <_ux_hcd_stm32_entry+0x194>

    case UX_HCD_RESET_ENDPOINT:

        status =  _ux_hcd_stm32_endpoint_reset(hcd_stm32, (UX_ENDPOINT*) parameter);
 8010bda:	6879      	ldr	r1, [r7, #4]
 8010bdc:	69b8      	ldr	r0, [r7, #24]
 8010bde:	f7ff ff38 	bl	8010a52 <_ux_hcd_stm32_endpoint_reset>
 8010be2:	61f8      	str	r0, [r7, #28]
        break;
 8010be4:	e028      	b.n	8010c38 <_ux_hcd_stm32_entry+0x194>

    case UX_HCD_PROCESS_DONE_QUEUE:

        /* Process periodic queue.  */
        _ux_hcd_stm32_periodic_schedule(hcd_stm32);
 8010be6:	69b8      	ldr	r0, [r7, #24]
 8010be8:	f000 f8e6 	bl	8010db8 <_ux_hcd_stm32_periodic_schedule>

        /* Reset the SOF flag.  */
        UX_DISABLE_INTS
 8010bec:	2001      	movs	r0, #1
 8010bee:	f7ef fb4f 	bl	8000290 <_tx_thread_interrupt_control>
 8010bf2:	6178      	str	r0, [r7, #20]
        hcd_stm32 -> ux_hcd_stm32_controller_flag &= ~UX_HCD_STM32_CONTROLLER_FLAG_SOF;
 8010bf4:	69bb      	ldr	r3, [r7, #24]
 8010bf6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8010bf8:	f023 0204 	bic.w	r2, r3, #4
 8010bfc:	69bb      	ldr	r3, [r7, #24]
 8010bfe:	645a      	str	r2, [r3, #68]	@ 0x44
        UX_RESTORE_INTS
 8010c00:	6978      	ldr	r0, [r7, #20]
 8010c02:	f7ef fb45 	bl	8000290 <_tx_thread_interrupt_control>

        status =  UX_SUCCESS;
 8010c06:	2300      	movs	r3, #0
 8010c08:	61fb      	str	r3, [r7, #28]
        break;
 8010c0a:	e015      	b.n	8010c38 <_ux_hcd_stm32_entry+0x194>

    case UX_HCD_UNINITIALIZE:

        /* free HCD resources */
        if (hcd_stm32 != UX_NULL)
 8010c0c:	69bb      	ldr	r3, [r7, #24]
 8010c0e:	2b00      	cmp	r3, #0
 8010c10:	d007      	beq.n	8010c22 <_ux_hcd_stm32_entry+0x17e>
        {
          _ux_utility_memory_free(hcd_stm32 -> ux_hcd_stm32_ed_list);
 8010c12:	69bb      	ldr	r3, [r7, #24]
 8010c14:	685b      	ldr	r3, [r3, #4]
 8010c16:	4618      	mov	r0, r3
 8010c18:	f7fe fdac 	bl	800f774 <_ux_utility_memory_free>
          _ux_utility_memory_free(hcd_stm32);
 8010c1c:	69b8      	ldr	r0, [r7, #24]
 8010c1e:	f7fe fda9 	bl	800f774 <_ux_utility_memory_free>
        }

        status =  UX_SUCCESS;
 8010c22:	2300      	movs	r3, #0
 8010c24:	61fb      	str	r3, [r7, #28]
        break;
 8010c26:	e007      	b.n	8010c38 <_ux_hcd_stm32_entry+0x194>

    default:

        /* Error trap. */
        _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_HCD, UX_FUNCTION_NOT_SUPPORTED);
 8010c28:	2254      	movs	r2, #84	@ 0x54
 8010c2a:	2101      	movs	r1, #1
 8010c2c:	2002      	movs	r0, #2
 8010c2e:	f7fe faff 	bl	800f230 <_ux_system_error_handler>

        /* If trace is enabled, insert this event into the trace buffer.  */
        UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_FUNCTION_NOT_SUPPORTED, 0, 0, 0, UX_TRACE_ERRORS, 0, 0)

        /* Unknown request, return an error.  */
        status =  UX_FUNCTION_NOT_SUPPORTED;
 8010c32:	2354      	movs	r3, #84	@ 0x54
 8010c34:	61fb      	str	r3, [r7, #28]
        break;
 8010c36:	bf00      	nop

    }

    /* Return completion status.  */
    return(status);
 8010c38:	69fb      	ldr	r3, [r7, #28]
}
 8010c3a:	4618      	mov	r0, r3
 8010c3c:	3720      	adds	r7, #32
 8010c3e:	46bd      	mov	sp, r7
 8010c40:	bd80      	pop	{r7, pc}
 8010c42:	bf00      	nop

08010c44 <_ux_hcd_stm32_frame_number_get>:
/*                                                                        */
/*  05-19-2020     Chaoqiong Xiao           Initial Version 6.0           */
/*                                                                        */
/**************************************************************************/
UINT  _ux_hcd_stm32_frame_number_get(UX_HCD_STM32 *hcd_stm32, ULONG *frame_number)
{
 8010c44:	b580      	push	{r7, lr}
 8010c46:	b082      	sub	sp, #8
 8010c48:	af00      	add	r7, sp, #0
 8010c4a:	6078      	str	r0, [r7, #4]
 8010c4c:	6039      	str	r1, [r7, #0]

    /* Call HAL to get the frame number.  */
    *frame_number = (ULONG)HAL_HCD_GetCurrentFrame(hcd_stm32 -> hcd_handle);
 8010c4e:	687b      	ldr	r3, [r7, #4]
 8010c50:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8010c52:	4618      	mov	r0, r3
 8010c54:	f7f1 ff30 	bl	8002ab8 <HAL_HCD_GetCurrentFrame>
 8010c58:	4602      	mov	r2, r0
 8010c5a:	683b      	ldr	r3, [r7, #0]
 8010c5c:	601a      	str	r2, [r3, #0]

    return(UX_SUCCESS);
 8010c5e:	2300      	movs	r3, #0
}
 8010c60:	4618      	mov	r0, r3
 8010c62:	3708      	adds	r7, #8
 8010c64:	46bd      	mov	sp, r7
 8010c66:	bd80      	pop	{r7, pc}

08010c68 <_ux_hcd_stm32_initialize>:
/*                                                                        */
/*  05-19-2020     Chaoqiong Xiao           Initial Version 6.0           */
/*                                                                        */
/**************************************************************************/
UINT  _ux_hcd_stm32_initialize(UX_HCD *hcd)
{
 8010c68:	b580      	push	{r7, lr}
 8010c6a:	b084      	sub	sp, #16
 8010c6c:	af00      	add	r7, sp, #0
 8010c6e:	6078      	str	r0, [r7, #4]

UX_HCD_STM32          *hcd_stm32;


    /* The controller initialized here is of STM32 type.  */
    hcd -> ux_hcd_controller_type =  UX_HCD_STM32_CONTROLLER;
 8010c70:	687b      	ldr	r3, [r7, #4]
 8010c72:	2206      	movs	r2, #6
 8010c74:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Initialize the max bandwidth for periodic endpoints. On STM32, the spec says
       no more than 90% to be allocated for periodic.  */
#if UX_MAX_DEVICES > 1
    hcd -> ux_hcd_available_bandwidth =  UX_HCD_STM32_AVAILABLE_BANDWIDTH;
 8010c76:	687b      	ldr	r3, [r7, #4]
 8010c78:	f241 7270 	movw	r2, #6000	@ 0x1770
 8010c7c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
#endif

    /* Allocate memory for this STM32 HCD instance.  */
    hcd_stm32 =  _ux_utility_memory_allocate(UX_NO_ALIGN, UX_REGULAR_MEMORY, sizeof(UX_HCD_STM32));
 8010c80:	2250      	movs	r2, #80	@ 0x50
 8010c82:	2100      	movs	r1, #0
 8010c84:	2000      	movs	r0, #0
 8010c86:	f7fe fc2f 	bl	800f4e8 <_ux_utility_memory_allocate>
 8010c8a:	60f8      	str	r0, [r7, #12]
    if (hcd_stm32 == UX_NULL)
 8010c8c:	68fb      	ldr	r3, [r7, #12]
 8010c8e:	2b00      	cmp	r3, #0
 8010c90:	d101      	bne.n	8010c96 <_ux_hcd_stm32_initialize+0x2e>
        return(UX_MEMORY_INSUFFICIENT);
 8010c92:	2312      	movs	r3, #18
 8010c94:	e04c      	b.n	8010d30 <_ux_hcd_stm32_initialize+0xc8>

    /* Set the pointer to the STM32 HCD.  */
    hcd -> ux_hcd_controller_hardware =  (VOID *) hcd_stm32;
 8010c96:	687b      	ldr	r3, [r7, #4]
 8010c98:	68fa      	ldr	r2, [r7, #12]
 8010c9a:	675a      	str	r2, [r3, #116]	@ 0x74

    /* Set the generic HCD owner for the STM32 HCD.  */
    hcd_stm32 -> ux_hcd_stm32_hcd_owner =  hcd;
 8010c9c:	68fb      	ldr	r3, [r7, #12]
 8010c9e:	687a      	ldr	r2, [r7, #4]
 8010ca0:	601a      	str	r2, [r3, #0]

    /* Initialize the function collector for this HCD.  */
    hcd -> ux_hcd_entry_function =  _ux_hcd_stm32_entry;
 8010ca2:	687b      	ldr	r3, [r7, #4]
 8010ca4:	4a24      	ldr	r2, [pc, #144]	@ (8010d38 <_ux_hcd_stm32_initialize+0xd0>)
 8010ca6:	671a      	str	r2, [r3, #112]	@ 0x70

    /* Set the state of the controller to HALTED first.  */
    hcd -> ux_hcd_status =  UX_HCD_STATUS_HALTED;
 8010ca8:	687b      	ldr	r3, [r7, #4]
 8010caa:	2201      	movs	r2, #1
 8010cac:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Initialize the number of channels.  */
    hcd_stm32 -> ux_hcd_stm32_nb_channels =  UX_HCD_STM32_MAX_NB_CHANNELS;
 8010cae:	68fb      	ldr	r3, [r7, #12]
 8010cb0:	220c      	movs	r2, #12
 8010cb2:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Check if the parameter is null.  */
    if (hcd -> ux_hcd_irq == 0)
 8010cb4:	687b      	ldr	r3, [r7, #4]
 8010cb6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8010cb8:	2b00      	cmp	r3, #0
 8010cba:	d104      	bne.n	8010cc6 <_ux_hcd_stm32_initialize+0x5e>
    {
        _ux_utility_memory_free(hcd_stm32);
 8010cbc:	68f8      	ldr	r0, [r7, #12]
 8010cbe:	f7fe fd59 	bl	800f774 <_ux_utility_memory_free>
        return(UX_ERROR);
 8010cc2:	23ff      	movs	r3, #255	@ 0xff
 8010cc4:	e034      	b.n	8010d30 <_ux_hcd_stm32_initialize+0xc8>
    }

    /* Get HCD handle from parameter.  */
    hcd_stm32 -> hcd_handle = (HCD_HandleTypeDef*)hcd -> ux_hcd_irq;
 8010cc6:	687b      	ldr	r3, [r7, #4]
 8010cc8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8010cca:	461a      	mov	r2, r3
 8010ccc:	68fb      	ldr	r3, [r7, #12]
 8010cce:	649a      	str	r2, [r3, #72]	@ 0x48
    hcd_stm32 -> hcd_handle -> pData = hcd;
 8010cd0:	68fb      	ldr	r3, [r7, #12]
 8010cd2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8010cd4:	687a      	ldr	r2, [r7, #4]
 8010cd6:	f8c3 23dc 	str.w	r2, [r3, #988]	@ 0x3dc

    /* Allocate the list of eds.   */
    hcd_stm32 -> ux_hcd_stm32_ed_list =  _ux_utility_memory_allocate(UX_NO_ALIGN, UX_REGULAR_MEMORY, sizeof(UX_HCD_STM32_ED) *_ux_system_host -> ux_system_host_max_ed);
 8010cda:	4b18      	ldr	r3, [pc, #96]	@ (8010d3c <_ux_hcd_stm32_initialize+0xd4>)
 8010cdc:	681b      	ldr	r3, [r3, #0]
 8010cde:	699b      	ldr	r3, [r3, #24]
 8010ce0:	011b      	lsls	r3, r3, #4
 8010ce2:	461a      	mov	r2, r3
 8010ce4:	2100      	movs	r1, #0
 8010ce6:	2000      	movs	r0, #0
 8010ce8:	f7fe fbfe 	bl	800f4e8 <_ux_utility_memory_allocate>
 8010cec:	4602      	mov	r2, r0
 8010cee:	68fb      	ldr	r3, [r7, #12]
 8010cf0:	605a      	str	r2, [r3, #4]
    if (hcd_stm32 -> ux_hcd_stm32_ed_list == UX_NULL)
 8010cf2:	68fb      	ldr	r3, [r7, #12]
 8010cf4:	685b      	ldr	r3, [r3, #4]
 8010cf6:	2b00      	cmp	r3, #0
 8010cf8:	d104      	bne.n	8010d04 <_ux_hcd_stm32_initialize+0x9c>
    {
        _ux_utility_memory_free(hcd_stm32);
 8010cfa:	68f8      	ldr	r0, [r7, #12]
 8010cfc:	f7fe fd3a 	bl	800f774 <_ux_utility_memory_free>
        return(UX_MEMORY_INSUFFICIENT);
 8010d00:	2312      	movs	r3, #18
 8010d02:	e015      	b.n	8010d30 <_ux_hcd_stm32_initialize+0xc8>
    }

    /* Since we know this is a high-speed controller, we can hardwire the version.  */
#if UX_MAX_DEVICES > 1
    hcd -> ux_hcd_version =  0x200;
 8010d04:	687b      	ldr	r3, [r7, #4]
 8010d06:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8010d0a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
#endif

    /* The number of ports on the controller is fixed to 1. The number of ports needs to be reflected both
       for the generic HCD container and the local stm32 container.  */
    hcd -> ux_hcd_nb_root_hubs             =  UX_HCD_STM32_NB_ROOT_PORTS;
 8010d0e:	687b      	ldr	r3, [r7, #4]
 8010d10:	2201      	movs	r2, #1
 8010d12:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* The root port must now be powered to pick up device insertion.  */
    _ux_hcd_stm32_power_on_port(hcd_stm32, 0);
 8010d14:	2100      	movs	r1, #0
 8010d16:	68f8      	ldr	r0, [r7, #12]
 8010d18:	f000 f93d 	bl	8010f96 <_ux_hcd_stm32_power_on_port>

    /* The asynchronous queues are empty for now.  */
    hcd_stm32 -> ux_hcd_stm32_queue_empty =  UX_TRUE;
 8010d1c:	68fb      	ldr	r3, [r7, #12]
 8010d1e:	2201      	movs	r2, #1
 8010d20:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* The periodic scheduler is not active.  */
    hcd_stm32 -> ux_hcd_stm32_periodic_scheduler_active =  0;
 8010d22:	68fb      	ldr	r3, [r7, #12]
 8010d24:	2200      	movs	r2, #0
 8010d26:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the host controller into the operational state.  */
    hcd -> ux_hcd_status =  UX_HCD_STATUS_OPERATIONAL;
 8010d28:	687b      	ldr	r3, [r7, #4]
 8010d2a:	2202      	movs	r2, #2
 8010d2c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Return successful completion.  */
    return(UX_SUCCESS);
 8010d2e:	2300      	movs	r3, #0
}
 8010d30:	4618      	mov	r0, r3
 8010d32:	3710      	adds	r7, #16
 8010d34:	46bd      	mov	sp, r7
 8010d36:	bd80      	pop	{r7, pc}
 8010d38:	08010aa5 	.word	0x08010aa5
 8010d3c:	20011f34 	.word	0x20011f34

08010d40 <_ux_hcd_stm32_least_traffic_list_get>:
/*                                                                        */
/*  05-19-2020     Chaoqiong Xiao           Initial Version 6.0           */
/*                                                                        */
/**************************************************************************/
UINT  _ux_hcd_stm32_least_traffic_list_get(UX_HCD_STM32 *hcd_stm32)
{
 8010d40:	b480      	push	{r7}
 8010d42:	b089      	sub	sp, #36	@ 0x24
 8010d44:	af00      	add	r7, sp, #0
 8010d46:	6078      	str	r0, [r7, #4]
ULONG               bandwidth_used;
UINT                min_bandwidth_slot;


    /* Set the min bandwidth used to a arbitrary maximum value.  */
    min_bandwidth_used =  0xffffffff;
 8010d48:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8010d4c:	617b      	str	r3, [r7, #20]

    /* The first ED is the list candidate for now.  */
    min_bandwidth_slot =  0;
 8010d4e:	2300      	movs	r3, #0
 8010d50:	60fb      	str	r3, [r7, #12]

    /* All list will be scanned.  */
    for (list_index = 0; list_index < 32; list_index++)
 8010d52:	2300      	movs	r3, #0
 8010d54:	61bb      	str	r3, [r7, #24]
 8010d56:	e025      	b.n	8010da4 <_ux_hcd_stm32_least_traffic_list_get+0x64>
    {

        /* Reset the bandwidth for this list.  */
        bandwidth_used =  0;
 8010d58:	2300      	movs	r3, #0
 8010d5a:	613b      	str	r3, [r7, #16]

        /* Get the ED of the beginning of the list we parse now.  */
        ed =  hcd_stm32 -> ux_hcd_stm32_periodic_ed_head;
 8010d5c:	687b      	ldr	r3, [r7, #4]
 8010d5e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8010d60:	61fb      	str	r3, [r7, #28]

        /* Parse the eds in the list.  */
        while (ed != UX_NULL)
 8010d62:	e011      	b.n	8010d88 <_ux_hcd_stm32_least_traffic_list_get+0x48>
        {

            if ((list_index & ed -> ux_stm32_ed_interval_mask) == ed -> ux_stm32_ed_interval_position)
 8010d64:	69fb      	ldr	r3, [r7, #28]
 8010d66:	7b9b      	ldrb	r3, [r3, #14]
 8010d68:	461a      	mov	r2, r3
 8010d6a:	69bb      	ldr	r3, [r7, #24]
 8010d6c:	4013      	ands	r3, r2
 8010d6e:	69fa      	ldr	r2, [r7, #28]
 8010d70:	7bd2      	ldrb	r2, [r2, #15]
 8010d72:	4293      	cmp	r3, r2
 8010d74:	d105      	bne.n	8010d82 <_ux_hcd_stm32_least_traffic_list_get+0x42>
            {

                /* Add to the bandwidth used the max packet size pointed by this ED.  */
                bandwidth_used +=  (ULONG) ed -> ux_stm32_ed_endpoint -> ux_endpoint_descriptor.wMaxPacketSize;
 8010d76:	69fb      	ldr	r3, [r7, #28]
 8010d78:	685b      	ldr	r3, [r3, #4]
 8010d7a:	69db      	ldr	r3, [r3, #28]
 8010d7c:	693a      	ldr	r2, [r7, #16]
 8010d7e:	4413      	add	r3, r2
 8010d80:	613b      	str	r3, [r7, #16]
            }

            /* Move to next ED.  */
            ed =  ed -> ux_stm32_ed_next_ed;
 8010d82:	69fb      	ldr	r3, [r7, #28]
 8010d84:	681b      	ldr	r3, [r3, #0]
 8010d86:	61fb      	str	r3, [r7, #28]
        while (ed != UX_NULL)
 8010d88:	69fb      	ldr	r3, [r7, #28]
 8010d8a:	2b00      	cmp	r3, #0
 8010d8c:	d1ea      	bne.n	8010d64 <_ux_hcd_stm32_least_traffic_list_get+0x24>
        }

        /* We have processed a list, check the bandwidth used by this list.
           If this bandwidth is the minimum, we memorize the ED.  */
        if (bandwidth_used < min_bandwidth_used)
 8010d8e:	693a      	ldr	r2, [r7, #16]
 8010d90:	697b      	ldr	r3, [r7, #20]
 8010d92:	429a      	cmp	r2, r3
 8010d94:	d203      	bcs.n	8010d9e <_ux_hcd_stm32_least_traffic_list_get+0x5e>
        {

            /* We have found a better list with a lower used bandwidth, memorize the bandwidth
               for this list.  */
            min_bandwidth_used =  bandwidth_used;
 8010d96:	693b      	ldr	r3, [r7, #16]
 8010d98:	617b      	str	r3, [r7, #20]

            /* Memorize the begin ED for this list.  */
            min_bandwidth_slot =  list_index;
 8010d9a:	69bb      	ldr	r3, [r7, #24]
 8010d9c:	60fb      	str	r3, [r7, #12]
    for (list_index = 0; list_index < 32; list_index++)
 8010d9e:	69bb      	ldr	r3, [r7, #24]
 8010da0:	3301      	adds	r3, #1
 8010da2:	61bb      	str	r3, [r7, #24]
 8010da4:	69bb      	ldr	r3, [r7, #24]
 8010da6:	2b1f      	cmp	r3, #31
 8010da8:	d9d6      	bls.n	8010d58 <_ux_hcd_stm32_least_traffic_list_get+0x18>
        }
    }

    /* Return the ED list with the lowest bandwidth.  */
    return(min_bandwidth_slot);
 8010daa:	68fb      	ldr	r3, [r7, #12]
}
 8010dac:	4618      	mov	r0, r3
 8010dae:	3724      	adds	r7, #36	@ 0x24
 8010db0:	46bd      	mov	sp, r7
 8010db2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010db6:	4770      	bx	lr

08010db8 <_ux_hcd_stm32_periodic_schedule>:
/*                                                                        */
/*  05-19-2020     Chaoqiong Xiao           Initial Version 6.0           */
/*                                                                        */
/**************************************************************************/
UINT  _ux_hcd_stm32_periodic_schedule(UX_HCD_STM32 *hcd_stm32)
{
 8010db8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8010dba:	b08b      	sub	sp, #44	@ 0x2c
 8010dbc:	af04      	add	r7, sp, #16
 8010dbe:	6078      	str	r0, [r7, #4]
ULONG               ep_bmAttributes;
UX_TRANSFER         *transfer_request;


    /* Get the current frame number.  */
    frame_number = HAL_HCD_GetCurrentFrame(hcd_stm32 -> hcd_handle);
 8010dc0:	687b      	ldr	r3, [r7, #4]
 8010dc2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8010dc4:	4618      	mov	r0, r3
 8010dc6:	f7f1 fe77 	bl	8002ab8 <HAL_HCD_GetCurrentFrame>
 8010dca:	6138      	str	r0, [r7, #16]

    /* Get the first ED in the periodic list.  */
    ed =  hcd_stm32 -> ux_hcd_stm32_periodic_ed_head;
 8010dcc:	687b      	ldr	r3, [r7, #4]
 8010dce:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8010dd0:	617b      	str	r3, [r7, #20]

    /* Search for an entry in the periodic tree.  */
    while (ed != UX_NULL)
 8010dd2:	e037      	b.n	8010e44 <_ux_hcd_stm32_periodic_schedule+0x8c>
    {

        /* Check if the periodic transfer should be scheduled in this frame.  */
        if ((frame_number & ed -> ux_stm32_ed_interval_mask) == ed -> ux_stm32_ed_interval_position)
 8010dd4:	697b      	ldr	r3, [r7, #20]
 8010dd6:	7b9b      	ldrb	r3, [r3, #14]
 8010dd8:	461a      	mov	r2, r3
 8010dda:	693b      	ldr	r3, [r7, #16]
 8010ddc:	4013      	ands	r3, r2
 8010dde:	697a      	ldr	r2, [r7, #20]
 8010de0:	7bd2      	ldrb	r2, [r2, #15]
 8010de2:	4293      	cmp	r3, r2
 8010de4:	d12b      	bne.n	8010e3e <_ux_hcd_stm32_periodic_schedule+0x86>
        {

            /* Get the transfer request.  */
            transfer_request = ed -> ux_stm32_ed_transfer_request;
 8010de6:	697b      	ldr	r3, [r7, #20]
 8010de8:	689b      	ldr	r3, [r3, #8]
 8010dea:	60fb      	str	r3, [r7, #12]

            /* Check if there is transfer pending.  */
            if (transfer_request)
 8010dec:	68fb      	ldr	r3, [r7, #12]
 8010dee:	2b00      	cmp	r3, #0
 8010df0:	d025      	beq.n	8010e3e <_ux_hcd_stm32_periodic_schedule+0x86>
            {

                /* Get Endpoint bmAttributes */
                ep_bmAttributes = ed -> ux_stm32_ed_endpoint -> ux_endpoint_descriptor.bmAttributes;
 8010df2:	697b      	ldr	r3, [r7, #20]
 8010df4:	685b      	ldr	r3, [r3, #4]
 8010df6:	699b      	ldr	r3, [r3, #24]
 8010df8:	60bb      	str	r3, [r7, #8]

                /* Call HAL driver to submit the transfer request.  */
                HAL_HCD_HC_SubmitRequest(hcd_stm32 -> hcd_handle, ed -> ux_stm32_ed_channel,
 8010dfa:	687b      	ldr	r3, [r7, #4]
 8010dfc:	6c98      	ldr	r0, [r3, #72]	@ 0x48
 8010dfe:	697b      	ldr	r3, [r7, #20]
 8010e00:	7b59      	ldrb	r1, [r3, #13]
                                         (transfer_request -> ux_transfer_request_type & UX_REQUEST_DIRECTION) == UX_REQUEST_IN ? 1 : 0,
 8010e02:	68fb      	ldr	r3, [r7, #12]
 8010e04:	695b      	ldr	r3, [r3, #20]
 8010e06:	09db      	lsrs	r3, r3, #7
 8010e08:	b2db      	uxtb	r3, r3
                HAL_HCD_HC_SubmitRequest(hcd_stm32 -> hcd_handle, ed -> ux_stm32_ed_channel,
 8010e0a:	f003 0301 	and.w	r3, r3, #1
 8010e0e:	b2dc      	uxtb	r4, r3
                                         (ep_bmAttributes & UX_MASK_ENDPOINT_TYPE) == UX_INTERRUPT_ENDPOINT ? EP_TYPE_INTR : EP_TYPE_ISOC,
 8010e10:	68bb      	ldr	r3, [r7, #8]
 8010e12:	f003 0303 	and.w	r3, r3, #3
                HAL_HCD_HC_SubmitRequest(hcd_stm32 -> hcd_handle, ed -> ux_stm32_ed_channel,
 8010e16:	2b03      	cmp	r3, #3
 8010e18:	d101      	bne.n	8010e1e <_ux_hcd_stm32_periodic_schedule+0x66>
 8010e1a:	2503      	movs	r5, #3
 8010e1c:	e000      	b.n	8010e20 <_ux_hcd_stm32_periodic_schedule+0x68>
 8010e1e:	2501      	movs	r5, #1
                                         USBH_PID_DATA,
                                         transfer_request -> ux_transfer_request_data_pointer,
 8010e20:	68fb      	ldr	r3, [r7, #12]
 8010e22:	689b      	ldr	r3, [r3, #8]
                                         transfer_request -> ux_transfer_request_requested_length, 0);
 8010e24:	68fa      	ldr	r2, [r7, #12]
 8010e26:	68d2      	ldr	r2, [r2, #12]
                HAL_HCD_HC_SubmitRequest(hcd_stm32 -> hcd_handle, ed -> ux_stm32_ed_channel,
 8010e28:	b292      	uxth	r2, r2
 8010e2a:	2600      	movs	r6, #0
 8010e2c:	9603      	str	r6, [sp, #12]
 8010e2e:	9202      	str	r2, [sp, #8]
 8010e30:	9301      	str	r3, [sp, #4]
 8010e32:	2301      	movs	r3, #1
 8010e34:	9300      	str	r3, [sp, #0]
 8010e36:	462b      	mov	r3, r5
 8010e38:	4622      	mov	r2, r4
 8010e3a:	f7f1 fb35 	bl	80024a8 <HAL_HCD_HC_SubmitRequest>
            }
        }

        /* Point to the next ED in the list.  */
        ed =  ed -> ux_stm32_ed_next_ed;
 8010e3e:	697b      	ldr	r3, [r7, #20]
 8010e40:	681b      	ldr	r3, [r3, #0]
 8010e42:	617b      	str	r3, [r7, #20]
    while (ed != UX_NULL)
 8010e44:	697b      	ldr	r3, [r7, #20]
 8010e46:	2b00      	cmp	r3, #0
 8010e48:	d1c4      	bne.n	8010dd4 <_ux_hcd_stm32_periodic_schedule+0x1c>
    }

    /* Return to caller.  */
    return(UX_FALSE);
 8010e4a:	2300      	movs	r3, #0
}
 8010e4c:	4618      	mov	r0, r3
 8010e4e:	371c      	adds	r7, #28
 8010e50:	46bd      	mov	sp, r7
 8010e52:	bdf0      	pop	{r4, r5, r6, r7, pc}

08010e54 <_ux_hcd_stm32_port_disable>:
/*                                                                        */
/*  05-19-2020     Chaoqiong Xiao           Initial Version 6.0           */
/*                                                                        */
/**************************************************************************/
UINT  _ux_hcd_stm32_port_disable(UX_HCD_STM32 *hcd_stm32, ULONG port_index)
{
 8010e54:	b480      	push	{r7}
 8010e56:	b083      	sub	sp, #12
 8010e58:	af00      	add	r7, sp, #0
 8010e5a:	6078      	str	r0, [r7, #4]
 8010e5c:	6039      	str	r1, [r7, #0]

    /* Return successful completion.  */
    return(UX_SUCCESS);
 8010e5e:	2300      	movs	r3, #0
}
 8010e60:	4618      	mov	r0, r3
 8010e62:	370c      	adds	r7, #12
 8010e64:	46bd      	mov	sp, r7
 8010e66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010e6a:	4770      	bx	lr

08010e6c <_ux_hcd_stm32_port_enable>:
/*                                                                        */
/*  05-19-2020     Chaoqiong Xiao           Initial Version 6.0           */
/*                                                                        */
/**************************************************************************/
UINT  _ux_hcd_stm32_port_enable(UX_HCD_STM32 *hcd_stm32, ULONG port_index)
{
 8010e6c:	b480      	push	{r7}
 8010e6e:	b083      	sub	sp, #12
 8010e70:	af00      	add	r7, sp, #0
 8010e72:	6078      	str	r0, [r7, #4]
 8010e74:	6039      	str	r1, [r7, #0]

    /* Return successful completion.  */
    return(UX_SUCCESS);
 8010e76:	2300      	movs	r3, #0
}
 8010e78:	4618      	mov	r0, r3
 8010e7a:	370c      	adds	r7, #12
 8010e7c:	46bd      	mov	sp, r7
 8010e7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010e82:	4770      	bx	lr

08010e84 <_ux_hcd_stm32_port_reset>:
/*                                                                        */
/*  05-19-2020     Chaoqiong Xiao           Initial Version 6.0           */
/*                                                                        */
/**************************************************************************/
UINT  _ux_hcd_stm32_port_reset(UX_HCD_STM32 *hcd_stm32, ULONG port_index)
{
 8010e84:	b580      	push	{r7, lr}
 8010e86:	b082      	sub	sp, #8
 8010e88:	af00      	add	r7, sp, #0
 8010e8a:	6078      	str	r0, [r7, #4]
 8010e8c:	6039      	str	r1, [r7, #0]

    /* Check to see if this port is valid on this controller.  On STM32, there is only one. */
    if (port_index != 0)
 8010e8e:	683b      	ldr	r3, [r7, #0]
 8010e90:	2b00      	cmp	r3, #0
 8010e92:	d006      	beq.n	8010ea2 <_ux_hcd_stm32_port_reset+0x1e>
    {

        /* Error trap. */
        _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_HCD, UX_PORT_INDEX_UNKNOWN);
 8010e94:	2256      	movs	r2, #86	@ 0x56
 8010e96:	2101      	movs	r1, #1
 8010e98:	2002      	movs	r0, #2
 8010e9a:	f7fe f9c9 	bl	800f230 <_ux_system_error_handler>

        /* If trace is enabled, insert this event into the trace buffer.  */
        UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_PORT_INDEX_UNKNOWN, port_index, 0, 0, UX_TRACE_ERRORS, 0, 0)

        return(UX_PORT_INDEX_UNKNOWN);
 8010e9e:	2356      	movs	r3, #86	@ 0x56
 8010ea0:	e012      	b.n	8010ec8 <_ux_hcd_stm32_port_reset+0x44>
    }

    /* Ensure that the downstream port has a device attached. It is unnatural
       to perform a port reset if there is no device.  */
    if ((hcd_stm32 -> ux_hcd_stm32_controller_flag & UX_HCD_STM32_CONTROLLER_FLAG_DEVICE_ATTACHED) == 0)
 8010ea2:	687b      	ldr	r3, [r7, #4]
 8010ea4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8010ea6:	f003 0301 	and.w	r3, r3, #1
 8010eaa:	2b00      	cmp	r3, #0
 8010eac:	d106      	bne.n	8010ebc <_ux_hcd_stm32_port_reset+0x38>
    {

        /* Error trap. */
        _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_HCD, UX_NO_DEVICE_CONNECTED);
 8010eae:	225f      	movs	r2, #95	@ 0x5f
 8010eb0:	2101      	movs	r1, #1
 8010eb2:	2002      	movs	r0, #2
 8010eb4:	f7fe f9bc 	bl	800f230 <_ux_system_error_handler>

        /* If trace is enabled, insert this event into the trace buffer.  */
        UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_NO_DEVICE_CONNECTED, port_index, 0, 0, UX_TRACE_ERRORS, 0, 0)

        return(UX_NO_DEVICE_CONNECTED);
 8010eb8:	235f      	movs	r3, #95	@ 0x5f
 8010eba:	e005      	b.n	8010ec8 <_ux_hcd_stm32_port_reset+0x44>
    }

    HAL_HCD_ResetPort(hcd_stm32 -> hcd_handle);
 8010ebc:	687b      	ldr	r3, [r7, #4]
 8010ebe:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8010ec0:	4618      	mov	r0, r3
 8010ec2:	f7f1 fdd6 	bl	8002a72 <HAL_HCD_ResetPort>

    /* This function should never fail.  */
    return(UX_SUCCESS);
 8010ec6:	2300      	movs	r3, #0

}
 8010ec8:	4618      	mov	r0, r3
 8010eca:	3708      	adds	r7, #8
 8010ecc:	46bd      	mov	sp, r7
 8010ece:	bd80      	pop	{r7, pc}

08010ed0 <_ux_hcd_stm32_port_resume>:
/*                                                                        */
/*  05-19-2020     Chaoqiong Xiao           Initial Version 6.0           */
/*                                                                        */
/**************************************************************************/
UINT  _ux_hcd_stm32_port_resume(UX_HCD_STM32 *hcd_stm32, UINT port_index)
{
 8010ed0:	b480      	push	{r7}
 8010ed2:	b083      	sub	sp, #12
 8010ed4:	af00      	add	r7, sp, #0
 8010ed6:	6078      	str	r0, [r7, #4]
 8010ed8:	6039      	str	r1, [r7, #0]

    /* Return error status.  */
    return(UX_FUNCTION_NOT_SUPPORTED);
 8010eda:	2354      	movs	r3, #84	@ 0x54
}
 8010edc:	4618      	mov	r0, r3
 8010ede:	370c      	adds	r7, #12
 8010ee0:	46bd      	mov	sp, r7
 8010ee2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010ee6:	4770      	bx	lr

08010ee8 <_ux_hcd_stm32_port_status_get>:
/*                                                                        */
/*  05-19-2020     Chaoqiong Xiao           Initial Version 6.0           */
/*                                                                        */
/**************************************************************************/
ULONG  _ux_hcd_stm32_port_status_get(UX_HCD_STM32 *hcd_stm32, ULONG port_index)
{
 8010ee8:	b580      	push	{r7, lr}
 8010eea:	b084      	sub	sp, #16
 8010eec:	af00      	add	r7, sp, #0
 8010eee:	6078      	str	r0, [r7, #4]
 8010ef0:	6039      	str	r1, [r7, #0]

ULONG       port_status;


    /* Check to see if this port is valid on this controller.  */
    if (UX_HCD_STM32_NB_ROOT_PORTS < port_index)
 8010ef2:	683b      	ldr	r3, [r7, #0]
 8010ef4:	2b01      	cmp	r3, #1
 8010ef6:	d906      	bls.n	8010f06 <_ux_hcd_stm32_port_status_get+0x1e>
    {

        /* Error trap. */
        _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_HCD, UX_PORT_INDEX_UNKNOWN);
 8010ef8:	2256      	movs	r2, #86	@ 0x56
 8010efa:	2101      	movs	r1, #1
 8010efc:	2002      	movs	r0, #2
 8010efe:	f7fe f997 	bl	800f230 <_ux_system_error_handler>

        /* If trace is enabled, insert this event into the trace buffer.  */
        UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_PORT_INDEX_UNKNOWN, port_index, 0, 0, UX_TRACE_ERRORS, 0, 0)

        return(UX_PORT_INDEX_UNKNOWN);
 8010f02:	2356      	movs	r3, #86	@ 0x56
 8010f04:	e02b      	b.n	8010f5e <_ux_hcd_stm32_port_status_get+0x76>
    }

    /* The port is valid, build the status mask for this port. This function
       returns a controller agnostic bit field.  */
    port_status =  0;
 8010f06:	2300      	movs	r3, #0
 8010f08:	60fb      	str	r3, [r7, #12]

    /* Device Connection Status.  */
    if (hcd_stm32 -> ux_hcd_stm32_controller_flag & UX_HCD_STM32_CONTROLLER_FLAG_DEVICE_ATTACHED)
 8010f0a:	687b      	ldr	r3, [r7, #4]
 8010f0c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8010f0e:	f003 0301 	and.w	r3, r3, #1
 8010f12:	2b00      	cmp	r3, #0
 8010f14:	d003      	beq.n	8010f1e <_ux_hcd_stm32_port_status_get+0x36>
        port_status |=  UX_PS_CCS;
 8010f16:	68fb      	ldr	r3, [r7, #12]
 8010f18:	f043 0301 	orr.w	r3, r3, #1
 8010f1c:	60fb      	str	r3, [r7, #12]

    switch (HAL_HCD_GetCurrentSpeed(hcd_stm32 -> hcd_handle))
 8010f1e:	687b      	ldr	r3, [r7, #4]
 8010f20:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8010f22:	4618      	mov	r0, r3
 8010f24:	f7f1 fdd6 	bl	8002ad4 <HAL_HCD_GetCurrentSpeed>
 8010f28:	4603      	mov	r3, r0
 8010f2a:	2b02      	cmp	r3, #2
 8010f2c:	d015      	beq.n	8010f5a <_ux_hcd_stm32_port_status_get+0x72>
 8010f2e:	2b02      	cmp	r3, #2
 8010f30:	d80e      	bhi.n	8010f50 <_ux_hcd_stm32_port_status_get+0x68>
 8010f32:	2b00      	cmp	r3, #0
 8010f34:	d002      	beq.n	8010f3c <_ux_hcd_stm32_port_status_get+0x54>
 8010f36:	2b01      	cmp	r3, #1
 8010f38:	d005      	beq.n	8010f46 <_ux_hcd_stm32_port_status_get+0x5e>
 8010f3a:	e009      	b.n	8010f50 <_ux_hcd_stm32_port_status_get+0x68>
    {
    case 0:
        /* High Speed.  */
        port_status |=  UX_PS_DS_HS;
 8010f3c:	68fb      	ldr	r3, [r7, #12]
 8010f3e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8010f42:	60fb      	str	r3, [r7, #12]
        break;
 8010f44:	e00a      	b.n	8010f5c <_ux_hcd_stm32_port_status_get+0x74>

    case 1:
        /* Full Speed.  */
        port_status |=  UX_PS_DS_FS;
 8010f46:	68fb      	ldr	r3, [r7, #12]
 8010f48:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8010f4c:	60fb      	str	r3, [r7, #12]
        break;
 8010f4e:	e005      	b.n	8010f5c <_ux_hcd_stm32_port_status_get+0x74>
        port_status |=  UX_PS_DS_LS;
        break;

    default:
        /* Full Speed.  */
        port_status |=  UX_PS_DS_FS;
 8010f50:	68fb      	ldr	r3, [r7, #12]
 8010f52:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8010f56:	60fb      	str	r3, [r7, #12]
        break;
 8010f58:	e000      	b.n	8010f5c <_ux_hcd_stm32_port_status_get+0x74>
        break;
 8010f5a:	bf00      	nop
    }

    /* Return port status.  */
    return(port_status);
 8010f5c:	68fb      	ldr	r3, [r7, #12]
}
 8010f5e:	4618      	mov	r0, r3
 8010f60:	3710      	adds	r7, #16
 8010f62:	46bd      	mov	sp, r7
 8010f64:	bd80      	pop	{r7, pc}

08010f66 <_ux_hcd_stm32_port_suspend>:
/*                                                                        */
/*  05-19-2020     Chaoqiong Xiao           Initial Version 6.0           */
/*                                                                        */
/**************************************************************************/
UINT  _ux_hcd_stm32_port_suspend(UX_HCD_STM32 *hcd_stm32, ULONG port_index)
{
 8010f66:	b480      	push	{r7}
 8010f68:	b083      	sub	sp, #12
 8010f6a:	af00      	add	r7, sp, #0
 8010f6c:	6078      	str	r0, [r7, #4]
 8010f6e:	6039      	str	r1, [r7, #0]

    /* Return error status.  */
    return(UX_FUNCTION_NOT_SUPPORTED);
 8010f70:	2354      	movs	r3, #84	@ 0x54
}
 8010f72:	4618      	mov	r0, r3
 8010f74:	370c      	adds	r7, #12
 8010f76:	46bd      	mov	sp, r7
 8010f78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010f7c:	4770      	bx	lr

08010f7e <_ux_hcd_stm32_power_down_port>:
/*                                                                        */
/*  05-19-2020     Chaoqiong Xiao           Initial Version 6.0           */
/*                                                                        */
/**************************************************************************/
UINT  _ux_hcd_stm32_power_down_port(UX_HCD_STM32 *hcd_stm32, ULONG port_index)
{
 8010f7e:	b480      	push	{r7}
 8010f80:	b083      	sub	sp, #12
 8010f82:	af00      	add	r7, sp, #0
 8010f84:	6078      	str	r0, [r7, #4]
 8010f86:	6039      	str	r1, [r7, #0]

    /* Return error status.  */
    return(UX_FUNCTION_NOT_SUPPORTED);
 8010f88:	2354      	movs	r3, #84	@ 0x54
}
 8010f8a:	4618      	mov	r0, r3
 8010f8c:	370c      	adds	r7, #12
 8010f8e:	46bd      	mov	sp, r7
 8010f90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010f94:	4770      	bx	lr

08010f96 <_ux_hcd_stm32_power_on_port>:
/*                                                                        */
/*  05-19-2020     Chaoqiong Xiao           Initial Version 6.0           */
/*                                                                        */
/**************************************************************************/
UINT  _ux_hcd_stm32_power_on_port(UX_HCD_STM32 *hcd_stm32, ULONG port_index)
{
 8010f96:	b580      	push	{r7, lr}
 8010f98:	b082      	sub	sp, #8
 8010f9a:	af00      	add	r7, sp, #0
 8010f9c:	6078      	str	r0, [r7, #4]
 8010f9e:	6039      	str	r1, [r7, #0]

    /* Check to see if this port is valid on this controller.  On STM32, there is only one. */
    if (port_index != 0)
 8010fa0:	683b      	ldr	r3, [r7, #0]
 8010fa2:	2b00      	cmp	r3, #0
 8010fa4:	d006      	beq.n	8010fb4 <_ux_hcd_stm32_power_on_port+0x1e>
    {

        /* Error trap. */
        _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_HCD, UX_PORT_INDEX_UNKNOWN);
 8010fa6:	2256      	movs	r2, #86	@ 0x56
 8010fa8:	2101      	movs	r1, #1
 8010faa:	2002      	movs	r0, #2
 8010fac:	f7fe f940 	bl	800f230 <_ux_system_error_handler>

        /* If trace is enabled, insert this event into the trace buffer.  */
        UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_PORT_INDEX_UNKNOWN, port_index, 0, 0, UX_TRACE_ERRORS, 0, 0)

        return(UX_PORT_INDEX_UNKNOWN);
 8010fb0:	2356      	movs	r3, #86	@ 0x56
 8010fb2:	e000      	b.n	8010fb6 <_ux_hcd_stm32_power_on_port+0x20>
    }

    /* This function never fails.  */
    return(UX_SUCCESS);
 8010fb4:	2300      	movs	r3, #0
}
 8010fb6:	4618      	mov	r0, r3
 8010fb8:	3708      	adds	r7, #8
 8010fba:	46bd      	mov	sp, r7
 8010fbc:	bd80      	pop	{r7, pc}

08010fbe <_ux_hcd_stm32_request_bulk_transfer>:
/*                                                                        */
/*  05-19-2020     Chaoqiong Xiao           Initial Version 6.0           */
/*                                                                        */
/**************************************************************************/
UINT  _ux_hcd_stm32_request_bulk_transfer(UX_HCD_STM32 *hcd_stm32, UX_TRANSFER *transfer_request)
{
 8010fbe:	b5b0      	push	{r4, r5, r7, lr}
 8010fc0:	b08a      	sub	sp, #40	@ 0x28
 8010fc2:	af04      	add	r7, sp, #16
 8010fc4:	6078      	str	r0, [r7, #4]
 8010fc6:	6039      	str	r1, [r7, #0]
UINT                direction;
UINT                length;


    /* Get the pointer to the Endpoint.  */
    endpoint =  (UX_ENDPOINT *) transfer_request -> ux_transfer_request_endpoint;
 8010fc8:	683b      	ldr	r3, [r7, #0]
 8010fca:	685b      	ldr	r3, [r3, #4]
 8010fcc:	613b      	str	r3, [r7, #16]

    /* Now get the physical ED attached to this endpoint.  */
    ed =  endpoint -> ux_endpoint_ed;
 8010fce:	693b      	ldr	r3, [r7, #16]
 8010fd0:	689b      	ldr	r3, [r3, #8]
 8010fd2:	60fb      	str	r3, [r7, #12]

    /* Save the pending transfer in the ED.  */
    ed -> ux_stm32_ed_transfer_request = transfer_request;
 8010fd4:	68fb      	ldr	r3, [r7, #12]
 8010fd6:	683a      	ldr	r2, [r7, #0]
 8010fd8:	609a      	str	r2, [r3, #8]

    /* Direction, 0 : Output / 1 : Input */
    direction = (transfer_request -> ux_transfer_request_type & UX_REQUEST_DIRECTION) == UX_REQUEST_IN ? 1 : 0;
 8010fda:	683b      	ldr	r3, [r7, #0]
 8010fdc:	695b      	ldr	r3, [r3, #20]
 8010fde:	09db      	lsrs	r3, r3, #7
 8010fe0:	f003 0301 	and.w	r3, r3, #1
 8010fe4:	60bb      	str	r3, [r7, #8]

    /* If the direction is OUT, request size is larger than MPS, and DMA is not used, we need to set transfer length to MPS.  */
    if ((direction == 0) && (transfer_request -> ux_transfer_request_requested_length > endpoint -> ux_endpoint_descriptor.wMaxPacketSize)
 8010fe6:	68bb      	ldr	r3, [r7, #8]
 8010fe8:	2b00      	cmp	r3, #0
 8010fea:	d10e      	bne.n	801100a <_ux_hcd_stm32_request_bulk_transfer+0x4c>
 8010fec:	683b      	ldr	r3, [r7, #0]
 8010fee:	68da      	ldr	r2, [r3, #12]
 8010ff0:	693b      	ldr	r3, [r7, #16]
 8010ff2:	69db      	ldr	r3, [r3, #28]
 8010ff4:	429a      	cmp	r2, r3
 8010ff6:	d908      	bls.n	801100a <_ux_hcd_stm32_request_bulk_transfer+0x4c>
#ifndef USB_DRD_FS
        && (hcd_stm32 -> hcd_handle -> Init.dma_enable == 0)
 8010ff8:	687b      	ldr	r3, [r7, #4]
 8010ffa:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8010ffc:	799b      	ldrb	r3, [r3, #6]
 8010ffe:	2b00      	cmp	r3, #0
 8011000:	d103      	bne.n	801100a <_ux_hcd_stm32_request_bulk_transfer+0x4c>
#endif /* USB_DRD_FS */
          )
    {

        /* Set transfer length to MPS.  */
        length = endpoint -> ux_endpoint_descriptor.wMaxPacketSize;
 8011002:	693b      	ldr	r3, [r7, #16]
 8011004:	69db      	ldr	r3, [r3, #28]
 8011006:	617b      	str	r3, [r7, #20]
 8011008:	e002      	b.n	8011010 <_ux_hcd_stm32_request_bulk_transfer+0x52>
    }
    else
    {

        /* Keep the original transfer length.  */
        length = transfer_request -> ux_transfer_request_requested_length;
 801100a:	683b      	ldr	r3, [r7, #0]
 801100c:	68db      	ldr	r3, [r3, #12]
 801100e:	617b      	str	r3, [r7, #20]
    }

    /* Save the transfer status in the ED.  */
    ed -> ux_stm32_ed_status = direction == 0 ? UX_HCD_STM32_ED_STATUS_BULK_OUT : UX_HCD_STM32_ED_STATUS_BULK_IN;
 8011010:	68bb      	ldr	r3, [r7, #8]
 8011012:	2b00      	cmp	r3, #0
 8011014:	d101      	bne.n	801101a <_ux_hcd_stm32_request_bulk_transfer+0x5c>
 8011016:	2209      	movs	r2, #9
 8011018:	e000      	b.n	801101c <_ux_hcd_stm32_request_bulk_transfer+0x5e>
 801101a:	2208      	movs	r2, #8
 801101c:	68fb      	ldr	r3, [r7, #12]
 801101e:	731a      	strb	r2, [r3, #12]

    /* Save the transfer length.  */
    transfer_request -> ux_transfer_request_packet_length = length;
 8011020:	683b      	ldr	r3, [r7, #0]
 8011022:	697a      	ldr	r2, [r7, #20]
 8011024:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Submit the transfer request.  */
    HAL_HCD_HC_SubmitRequest(hcd_stm32 -> hcd_handle, ed -> ux_stm32_ed_channel,
 8011026:	687b      	ldr	r3, [r7, #4]
 8011028:	6c98      	ldr	r0, [r3, #72]	@ 0x48
 801102a:	68fb      	ldr	r3, [r7, #12]
 801102c:	7b59      	ldrb	r1, [r3, #13]
 801102e:	68bb      	ldr	r3, [r7, #8]
 8011030:	b2dc      	uxtb	r4, r3
                             direction,
                             EP_TYPE_BULK, USBH_PID_DATA,
                             transfer_request->ux_transfer_request_data_pointer,
 8011032:	683b      	ldr	r3, [r7, #0]
 8011034:	689b      	ldr	r3, [r3, #8]
    HAL_HCD_HC_SubmitRequest(hcd_stm32 -> hcd_handle, ed -> ux_stm32_ed_channel,
 8011036:	697a      	ldr	r2, [r7, #20]
 8011038:	b292      	uxth	r2, r2
 801103a:	2500      	movs	r5, #0
 801103c:	9503      	str	r5, [sp, #12]
 801103e:	9202      	str	r2, [sp, #8]
 8011040:	9301      	str	r3, [sp, #4]
 8011042:	2301      	movs	r3, #1
 8011044:	9300      	str	r3, [sp, #0]
 8011046:	2302      	movs	r3, #2
 8011048:	4622      	mov	r2, r4
 801104a:	f7f1 fa2d 	bl	80024a8 <HAL_HCD_HC_SubmitRequest>
                             length, 0);

    /* Return successful completion.  */
    return(UX_SUCCESS);
 801104e:	2300      	movs	r3, #0
}
 8011050:	4618      	mov	r0, r3
 8011052:	3718      	adds	r7, #24
 8011054:	46bd      	mov	sp, r7
 8011056:	bdb0      	pop	{r4, r5, r7, pc}

08011058 <_ux_hcd_stm32_request_control_transfer>:
/*                                            prefixed UX to MS_TO_TICK,  */
/*                                            resulting in version 6.x    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_hcd_stm32_request_control_transfer(UX_HCD_STM32 *hcd_stm32, UX_TRANSFER *transfer_request)
{
 8011058:	b5b0      	push	{r4, r5, r7, lr}
 801105a:	b090      	sub	sp, #64	@ 0x40
 801105c:	af04      	add	r7, sp, #16
 801105e:	6078      	str	r0, [r7, #4]
 8011060:	6039      	str	r1, [r7, #0]
UINT                    saved_actual_length;
UINT                    saved_request_type;
UCHAR *                 saved_request_data_pointer;

    /* Get the pointer to the Endpoint.  */
    endpoint =  (UX_ENDPOINT *) transfer_request -> ux_transfer_request_endpoint;
 8011062:	683b      	ldr	r3, [r7, #0]
 8011064:	685b      	ldr	r3, [r3, #4]
 8011066:	62bb      	str	r3, [r7, #40]	@ 0x28

    /* Set device speed.  */
    switch (endpoint -> ux_endpoint_device -> ux_device_speed)
 8011068:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801106a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801106c:	691b      	ldr	r3, [r3, #16]
 801106e:	2b02      	cmp	r3, #2
 8011070:	d006      	beq.n	8011080 <_ux_hcd_stm32_request_control_transfer+0x28>
 8011072:	2b02      	cmp	r3, #2
 8011074:	d80d      	bhi.n	8011092 <_ux_hcd_stm32_request_control_transfer+0x3a>
 8011076:	2b00      	cmp	r3, #0
 8011078:	d008      	beq.n	801108c <_ux_hcd_stm32_request_control_transfer+0x34>
 801107a:	2b01      	cmp	r3, #1
 801107c:	d003      	beq.n	8011086 <_ux_hcd_stm32_request_control_transfer+0x2e>
 801107e:	e008      	b.n	8011092 <_ux_hcd_stm32_request_control_transfer+0x3a>
    {
    case UX_HIGH_SPEED_DEVICE:
        device_speed =  HCD_DEVICE_SPEED_HIGH;
 8011080:	2300      	movs	r3, #0
 8011082:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8011084:	e007      	b.n	8011096 <_ux_hcd_stm32_request_control_transfer+0x3e>
    case UX_FULL_SPEED_DEVICE:
        device_speed =  HCD_DEVICE_SPEED_FULL;
 8011086:	2301      	movs	r3, #1
 8011088:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 801108a:	e004      	b.n	8011096 <_ux_hcd_stm32_request_control_transfer+0x3e>
    case UX_LOW_SPEED_DEVICE:
        device_speed =  HCD_DEVICE_SPEED_LOW;
 801108c:	2302      	movs	r3, #2
 801108e:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8011090:	e001      	b.n	8011096 <_ux_hcd_stm32_request_control_transfer+0x3e>
    default:
        return(UX_ERROR);
 8011092:	23ff      	movs	r3, #255	@ 0xff
 8011094:	e1a1      	b.n	80113da <_ux_hcd_stm32_request_control_transfer+0x382>
    }

    /* Now get the physical ED attached to this endpoint.  */
    ed =  endpoint -> ux_endpoint_ed;
 8011096:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011098:	689b      	ldr	r3, [r3, #8]
 801109a:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Save the pending transfer in the ED.  */
    ed -> ux_stm32_ed_transfer_request = transfer_request;
 801109c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801109e:	683a      	ldr	r2, [r7, #0]
 80110a0:	609a      	str	r2, [r3, #8]

    /* Build the SETUP packet (phase 1 of the control transfer).  */
    setup_request =  _ux_utility_memory_allocate(UX_NO_ALIGN, UX_REGULAR_MEMORY, UX_SETUP_SIZE);
 80110a2:	2208      	movs	r2, #8
 80110a4:	2100      	movs	r1, #0
 80110a6:	2000      	movs	r0, #0
 80110a8:	f7fe fa1e 	bl	800f4e8 <_ux_utility_memory_allocate>
 80110ac:	6238      	str	r0, [r7, #32]
    if (setup_request == UX_NULL)
 80110ae:	6a3b      	ldr	r3, [r7, #32]
 80110b0:	2b00      	cmp	r3, #0
 80110b2:	d101      	bne.n	80110b8 <_ux_hcd_stm32_request_control_transfer+0x60>
        return(UX_MEMORY_INSUFFICIENT);
 80110b4:	2312      	movs	r3, #18
 80110b6:	e190      	b.n	80113da <_ux_hcd_stm32_request_control_transfer+0x382>

    /* Build the SETUP request.  */
    *setup_request =                            transfer_request -> ux_transfer_request_function;
 80110b8:	683b      	ldr	r3, [r7, #0]
 80110ba:	699b      	ldr	r3, [r3, #24]
 80110bc:	b2da      	uxtb	r2, r3
 80110be:	6a3b      	ldr	r3, [r7, #32]
 80110c0:	701a      	strb	r2, [r3, #0]
    *(setup_request + UX_SETUP_REQUEST_TYPE) =  transfer_request -> ux_transfer_request_type;
 80110c2:	683b      	ldr	r3, [r7, #0]
 80110c4:	695b      	ldr	r3, [r3, #20]
 80110c6:	b2da      	uxtb	r2, r3
 80110c8:	6a3b      	ldr	r3, [r7, #32]
 80110ca:	701a      	strb	r2, [r3, #0]
    *(setup_request + UX_SETUP_REQUEST) =       transfer_request -> ux_transfer_request_function;
 80110cc:	683b      	ldr	r3, [r7, #0]
 80110ce:	699a      	ldr	r2, [r3, #24]
 80110d0:	6a3b      	ldr	r3, [r7, #32]
 80110d2:	3301      	adds	r3, #1
 80110d4:	b2d2      	uxtb	r2, r2
 80110d6:	701a      	strb	r2, [r3, #0]
    _ux_utility_short_put(setup_request + UX_SETUP_VALUE, transfer_request -> ux_transfer_request_value);
 80110d8:	6a3b      	ldr	r3, [r7, #32]
 80110da:	1c9a      	adds	r2, r3, #2
 80110dc:	683b      	ldr	r3, [r7, #0]
 80110de:	69db      	ldr	r3, [r3, #28]
 80110e0:	b29b      	uxth	r3, r3
 80110e2:	4619      	mov	r1, r3
 80110e4:	4610      	mov	r0, r2
 80110e6:	f7fe fd12 	bl	800fb0e <_ux_utility_short_put>
    _ux_utility_short_put(setup_request + UX_SETUP_INDEX, transfer_request -> ux_transfer_request_index);
 80110ea:	6a3b      	ldr	r3, [r7, #32]
 80110ec:	1d1a      	adds	r2, r3, #4
 80110ee:	683b      	ldr	r3, [r7, #0]
 80110f0:	6a1b      	ldr	r3, [r3, #32]
 80110f2:	b29b      	uxth	r3, r3
 80110f4:	4619      	mov	r1, r3
 80110f6:	4610      	mov	r0, r2
 80110f8:	f7fe fd09 	bl	800fb0e <_ux_utility_short_put>
    _ux_utility_short_put(setup_request + UX_SETUP_LENGTH, (USHORT) transfer_request -> ux_transfer_request_requested_length);
 80110fc:	6a3b      	ldr	r3, [r7, #32]
 80110fe:	1d9a      	adds	r2, r3, #6
 8011100:	683b      	ldr	r3, [r7, #0]
 8011102:	68db      	ldr	r3, [r3, #12]
 8011104:	b29b      	uxth	r3, r3
 8011106:	4619      	mov	r1, r3
 8011108:	4610      	mov	r0, r2
 801110a:	f7fe fd00 	bl	800fb0e <_ux_utility_short_put>

    /* Save the original transfer parameter.  */
    saved_requested_length = transfer_request -> ux_transfer_request_requested_length;
 801110e:	683b      	ldr	r3, [r7, #0]
 8011110:	68db      	ldr	r3, [r3, #12]
 8011112:	61fb      	str	r3, [r7, #28]
    saved_request_data_pointer = transfer_request -> ux_transfer_request_data_pointer;
 8011114:	683b      	ldr	r3, [r7, #0]
 8011116:	689b      	ldr	r3, [r3, #8]
 8011118:	61bb      	str	r3, [r7, #24]

    /* Reset requested length for SETUP packet.  */
    transfer_request -> ux_transfer_request_requested_length = 0;
 801111a:	683b      	ldr	r3, [r7, #0]
 801111c:	2200      	movs	r2, #0
 801111e:	60da      	str	r2, [r3, #12]

    /* Set the packet length for SETUP packet.  */
    transfer_request -> ux_transfer_request_packet_length = 8;
 8011120:	683b      	ldr	r3, [r7, #0]
 8011122:	2208      	movs	r2, #8
 8011124:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Change data pointer to setup data buffer.  */
    transfer_request -> ux_transfer_request_data_pointer = setup_request;
 8011126:	683b      	ldr	r3, [r7, #0]
 8011128:	6a3a      	ldr	r2, [r7, #32]
 801112a:	609a      	str	r2, [r3, #8]

    /* Set the current status.  */
    ed -> ux_stm32_ed_status = UX_HCD_STM32_ED_STATUS_CONTROL_SETUP;
 801112c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801112e:	2203      	movs	r2, #3
 8011130:	731a      	strb	r2, [r3, #12]

    /* Initialize the host channel for SETUP phase.  */
    HAL_HCD_HC_Init(hcd_stm32 -> hcd_handle,
 8011132:	687b      	ldr	r3, [r7, #4]
 8011134:	6c98      	ldr	r0, [r3, #72]	@ 0x48
 8011136:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011138:	7b59      	ldrb	r1, [r3, #13]
                    ed -> ux_stm32_ed_channel,
                    0,
                    endpoint -> ux_endpoint_device -> ux_device_address,
 801113a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801113c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801113e:	68db      	ldr	r3, [r3, #12]
    HAL_HCD_HC_Init(hcd_stm32 -> hcd_handle,
 8011140:	b2dc      	uxtb	r4, r3
 8011142:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011144:	b2db      	uxtb	r3, r3
                    device_speed,
                    EP_TYPE_CTRL,
                    endpoint -> ux_endpoint_descriptor.wMaxPacketSize);
 8011146:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8011148:	69d2      	ldr	r2, [r2, #28]
    HAL_HCD_HC_Init(hcd_stm32 -> hcd_handle,
 801114a:	b292      	uxth	r2, r2
 801114c:	9202      	str	r2, [sp, #8]
 801114e:	2200      	movs	r2, #0
 8011150:	9201      	str	r2, [sp, #4]
 8011152:	9300      	str	r3, [sp, #0]
 8011154:	4623      	mov	r3, r4
 8011156:	2200      	movs	r2, #0
 8011158:	f7f1 f8ca 	bl	80022f0 <HAL_HCD_HC_Init>

    /* Send the SETUP packet.  */
    HAL_HCD_HC_SubmitRequest(hcd_stm32 -> hcd_handle, ed -> ux_stm32_ed_channel, 0, EP_TYPE_CTRL, USBH_PID_SETUP, setup_request, 8, 0);
 801115c:	687b      	ldr	r3, [r7, #4]
 801115e:	6c98      	ldr	r0, [r3, #72]	@ 0x48
 8011160:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011162:	7b59      	ldrb	r1, [r3, #13]
 8011164:	2300      	movs	r3, #0
 8011166:	9303      	str	r3, [sp, #12]
 8011168:	2308      	movs	r3, #8
 801116a:	9302      	str	r3, [sp, #8]
 801116c:	6a3b      	ldr	r3, [r7, #32]
 801116e:	9301      	str	r3, [sp, #4]
 8011170:	2300      	movs	r3, #0
 8011172:	9300      	str	r3, [sp, #0]
 8011174:	2300      	movs	r3, #0
 8011176:	2200      	movs	r2, #0
 8011178:	f7f1 f996 	bl	80024a8 <HAL_HCD_HC_SubmitRequest>

    /* Wait for the completion of the transfer request.  */
    status =  _ux_utility_semaphore_get(&transfer_request -> ux_transfer_request_semaphore, MS_TO_TICK(UX_CONTROL_TRANSFER_TIMEOUT));
 801117c:	683b      	ldr	r3, [r7, #0]
 801117e:	3344      	adds	r3, #68	@ 0x44
 8011180:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8011184:	4618      	mov	r0, r3
 8011186:	f7fe fc4f 	bl	800fa28 <_ux_utility_semaphore_get>
 801118a:	6178      	str	r0, [r7, #20]

    /* Restore original data buffer pointer.  */
    transfer_request -> ux_transfer_request_data_pointer = saved_request_data_pointer;
 801118c:	683b      	ldr	r3, [r7, #0]
 801118e:	69ba      	ldr	r2, [r7, #24]
 8011190:	609a      	str	r2, [r3, #8]

    /* Free the resources.  */
    _ux_utility_memory_free(setup_request);
 8011192:	6a38      	ldr	r0, [r7, #32]
 8011194:	f7fe faee 	bl	800f774 <_ux_utility_memory_free>

    /* If the semaphore did not succeed we probably have a time out.  */
    if (status != UX_SUCCESS)
 8011198:	697b      	ldr	r3, [r7, #20]
 801119a:	2b00      	cmp	r3, #0
 801119c:	d007      	beq.n	80111ae <_ux_hcd_stm32_request_control_transfer+0x156>
    {

        /* All transfers pending need to abort. There may have been a partial transfer.  */
        _ux_host_stack_transfer_request_abort(transfer_request);
 801119e:	6838      	ldr	r0, [r7, #0]
 80111a0:	f7fe f80c 	bl	800f1bc <_ux_host_stack_transfer_request_abort>

        /* There was an error, return to the caller.  */
        transfer_request -> ux_transfer_request_completion_code =  UX_TRANSFER_TIMEOUT;
 80111a4:	683b      	ldr	r3, [r7, #0]
 80111a6:	225c      	movs	r2, #92	@ 0x5c
 80111a8:	635a      	str	r2, [r3, #52]	@ 0x34

        /* If trace is enabled, insert this event into the trace buffer.  */
        UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_TRANSFER_TIMEOUT, transfer_request, 0, 0, UX_TRACE_ERRORS, 0, 0)

        return(UX_TRANSFER_TIMEOUT);
 80111aa:	235c      	movs	r3, #92	@ 0x5c
 80111ac:	e115      	b.n	80113da <_ux_hcd_stm32_request_control_transfer+0x382>
    }

    /* Check the transfer request completion code.  */
    if (transfer_request -> ux_transfer_request_completion_code != UX_SUCCESS)
 80111ae:	683b      	ldr	r3, [r7, #0]
 80111b0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80111b2:	2b00      	cmp	r3, #0
 80111b4:	d002      	beq.n	80111bc <_ux_hcd_stm32_request_control_transfer+0x164>
    {

        /* Return completion to caller.  */
        return(transfer_request -> ux_transfer_request_completion_code);
 80111b6:	683b      	ldr	r3, [r7, #0]
 80111b8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80111ba:	e10e      	b.n	80113da <_ux_hcd_stm32_request_control_transfer+0x382>
    }

    /* Check if there is data phase.  */
    if (saved_requested_length)
 80111bc:	69fb      	ldr	r3, [r7, #28]
 80111be:	2b00      	cmp	r3, #0
 80111c0:	f000 808d 	beq.w	80112de <_ux_hcd_stm32_request_control_transfer+0x286>
    {

        /* Check the direction of the transaction.  */
        if ((transfer_request -> ux_transfer_request_type & UX_REQUEST_DIRECTION) == UX_REQUEST_IN)
 80111c4:	683b      	ldr	r3, [r7, #0]
 80111c6:	695b      	ldr	r3, [r3, #20]
 80111c8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80111cc:	2b00      	cmp	r3, #0
 80111ce:	d018      	beq.n	8011202 <_ux_hcd_stm32_request_control_transfer+0x1aa>
        {

            /* Re-initialize the host channel to IN direction.  */
            HAL_HCD_HC_Init(hcd_stm32 -> hcd_handle,
 80111d0:	687b      	ldr	r3, [r7, #4]
 80111d2:	6c98      	ldr	r0, [r3, #72]	@ 0x48
 80111d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80111d6:	7b59      	ldrb	r1, [r3, #13]
                            ed -> ux_stm32_ed_channel,
                            0x80,
                            endpoint -> ux_endpoint_device -> ux_device_address,
 80111d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80111da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80111dc:	68db      	ldr	r3, [r3, #12]
            HAL_HCD_HC_Init(hcd_stm32 -> hcd_handle,
 80111de:	b2dc      	uxtb	r4, r3
 80111e0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80111e2:	b2db      	uxtb	r3, r3
                            device_speed,
                            EP_TYPE_CTRL,
                            endpoint -> ux_endpoint_descriptor.wMaxPacketSize);
 80111e4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80111e6:	69d2      	ldr	r2, [r2, #28]
            HAL_HCD_HC_Init(hcd_stm32 -> hcd_handle,
 80111e8:	b292      	uxth	r2, r2
 80111ea:	9202      	str	r2, [sp, #8]
 80111ec:	2200      	movs	r2, #0
 80111ee:	9201      	str	r2, [sp, #4]
 80111f0:	9300      	str	r3, [sp, #0]
 80111f2:	4623      	mov	r3, r4
 80111f4:	2280      	movs	r2, #128	@ 0x80
 80111f6:	f7f1 f87b 	bl	80022f0 <HAL_HCD_HC_Init>

            /* Set the current status to data IN.  */
            ed -> ux_stm32_ed_status = UX_HCD_STM32_ED_STATUS_CONTROL_DATA_IN;
 80111fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80111fc:	2204      	movs	r2, #4
 80111fe:	731a      	strb	r2, [r3, #12]
 8011200:	e002      	b.n	8011208 <_ux_hcd_stm32_request_control_transfer+0x1b0>
        }
        else
        {

            /* Set the current status to data OUT.  */
            ed -> ux_stm32_ed_status = UX_HCD_STM32_ED_STATUS_CONTROL_DATA_OUT;
 8011202:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011204:	2205      	movs	r2, #5
 8011206:	731a      	strb	r2, [r3, #12]
        }

        /* Save the pending transfer in the ED.  */
        ed -> ux_stm32_ed_transfer_request = transfer_request;
 8011208:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801120a:	683a      	ldr	r2, [r7, #0]
 801120c:	609a      	str	r2, [r3, #8]

        /* Set the transfer to pending.  */
        transfer_request -> ux_transfer_request_completion_code =  UX_TRANSFER_STATUS_PENDING;
 801120e:	683b      	ldr	r3, [r7, #0]
 8011210:	2201      	movs	r2, #1
 8011212:	635a      	str	r2, [r3, #52]	@ 0x34

        /* Restore requested length.  */
        transfer_request -> ux_transfer_request_requested_length = saved_requested_length;
 8011214:	683b      	ldr	r3, [r7, #0]
 8011216:	69fa      	ldr	r2, [r7, #28]
 8011218:	60da      	str	r2, [r3, #12]

        /* If the direction is OUT, request size is larger than MPS, and DMA is not used, we need to set transfer length to MPS.  */
        if (((transfer_request -> ux_transfer_request_type & UX_REQUEST_DIRECTION) == UX_REQUEST_OUT)
 801121a:	683b      	ldr	r3, [r7, #0]
 801121c:	695b      	ldr	r3, [r3, #20]
 801121e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8011222:	2b00      	cmp	r3, #0
 8011224:	d10f      	bne.n	8011246 <_ux_hcd_stm32_request_control_transfer+0x1ee>
             && (transfer_request -> ux_transfer_request_requested_length > endpoint -> ux_endpoint_descriptor.wMaxPacketSize)
 8011226:	683b      	ldr	r3, [r7, #0]
 8011228:	68da      	ldr	r2, [r3, #12]
 801122a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801122c:	69db      	ldr	r3, [r3, #28]
 801122e:	429a      	cmp	r2, r3
 8011230:	d909      	bls.n	8011246 <_ux_hcd_stm32_request_control_transfer+0x1ee>
#ifndef USB_DRD_FS
             && (hcd_stm32 -> hcd_handle -> Init.dma_enable == 0)
 8011232:	687b      	ldr	r3, [r7, #4]
 8011234:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8011236:	799b      	ldrb	r3, [r3, #6]
 8011238:	2b00      	cmp	r3, #0
 801123a:	d104      	bne.n	8011246 <_ux_hcd_stm32_request_control_transfer+0x1ee>
#endif /* USB_DRD_FS */
            )
        {
            /* Set transfer length to MPS.  */
            transfer_request -> ux_transfer_request_packet_length = endpoint -> ux_endpoint_descriptor.wMaxPacketSize;
 801123c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801123e:	69da      	ldr	r2, [r3, #28]
 8011240:	683b      	ldr	r3, [r7, #0]
 8011242:	639a      	str	r2, [r3, #56]	@ 0x38
 8011244:	e003      	b.n	801124e <_ux_hcd_stm32_request_control_transfer+0x1f6>
        }
        else
        {

            /* Keep the original transfer length.  */
            transfer_request -> ux_transfer_request_packet_length = transfer_request -> ux_transfer_request_requested_length;
 8011246:	683b      	ldr	r3, [r7, #0]
 8011248:	68da      	ldr	r2, [r3, #12]
 801124a:	683b      	ldr	r3, [r7, #0]
 801124c:	639a      	str	r2, [r3, #56]	@ 0x38
        }

        /* Reset actual length.  */
        transfer_request -> ux_transfer_request_actual_length = 0;
 801124e:	683b      	ldr	r3, [r7, #0]
 8011250:	2200      	movs	r2, #0
 8011252:	611a      	str	r2, [r3, #16]

        /* Submit the transfer request.  */
        HAL_HCD_HC_SubmitRequest(hcd_stm32 -> hcd_handle, ed -> ux_stm32_ed_channel,
 8011254:	687b      	ldr	r3, [r7, #4]
 8011256:	6c98      	ldr	r0, [r3, #72]	@ 0x48
 8011258:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801125a:	7b59      	ldrb	r1, [r3, #13]
                                 (transfer_request -> ux_transfer_request_type & UX_REQUEST_DIRECTION) == UX_REQUEST_IN ? 1 : 0,
 801125c:	683b      	ldr	r3, [r7, #0]
 801125e:	695b      	ldr	r3, [r3, #20]
 8011260:	09db      	lsrs	r3, r3, #7
 8011262:	b2db      	uxtb	r3, r3
        HAL_HCD_HC_SubmitRequest(hcd_stm32 -> hcd_handle, ed -> ux_stm32_ed_channel,
 8011264:	f003 0301 	and.w	r3, r3, #1
 8011268:	b2dc      	uxtb	r4, r3
                                 EP_TYPE_CTRL, USBH_PID_DATA,
                                 transfer_request -> ux_transfer_request_data_pointer,
 801126a:	683b      	ldr	r3, [r7, #0]
 801126c:	689b      	ldr	r3, [r3, #8]
                                 transfer_request -> ux_transfer_request_packet_length, 0);
 801126e:	683a      	ldr	r2, [r7, #0]
 8011270:	6b92      	ldr	r2, [r2, #56]	@ 0x38
        HAL_HCD_HC_SubmitRequest(hcd_stm32 -> hcd_handle, ed -> ux_stm32_ed_channel,
 8011272:	b292      	uxth	r2, r2
 8011274:	2500      	movs	r5, #0
 8011276:	9503      	str	r5, [sp, #12]
 8011278:	9202      	str	r2, [sp, #8]
 801127a:	9301      	str	r3, [sp, #4]
 801127c:	2301      	movs	r3, #1
 801127e:	9300      	str	r3, [sp, #0]
 8011280:	2300      	movs	r3, #0
 8011282:	4622      	mov	r2, r4
 8011284:	f7f1 f910 	bl	80024a8 <HAL_HCD_HC_SubmitRequest>

        /* Wait for the completion of the transfer request.  */
        status =  _ux_utility_semaphore_get(&transfer_request -> ux_transfer_request_semaphore, MS_TO_TICK(UX_CONTROL_TRANSFER_TIMEOUT));
 8011288:	683b      	ldr	r3, [r7, #0]
 801128a:	3344      	adds	r3, #68	@ 0x44
 801128c:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8011290:	4618      	mov	r0, r3
 8011292:	f7fe fbc9 	bl	800fa28 <_ux_utility_semaphore_get>
 8011296:	6178      	str	r0, [r7, #20]

        /* If the semaphore did not succeed we probably have a time out.  */
        if (status != UX_SUCCESS)
 8011298:	697b      	ldr	r3, [r7, #20]
 801129a:	2b00      	cmp	r3, #0
 801129c:	d007      	beq.n	80112ae <_ux_hcd_stm32_request_control_transfer+0x256>
        {

            /* All transfers pending need to abort. There may have been a partial transfer.  */
            _ux_host_stack_transfer_request_abort(transfer_request);
 801129e:	6838      	ldr	r0, [r7, #0]
 80112a0:	f7fd ff8c 	bl	800f1bc <_ux_host_stack_transfer_request_abort>

            /* There was an error, return to the caller.  */
            transfer_request -> ux_transfer_request_completion_code =  UX_TRANSFER_TIMEOUT;
 80112a4:	683b      	ldr	r3, [r7, #0]
 80112a6:	225c      	movs	r2, #92	@ 0x5c
 80112a8:	635a      	str	r2, [r3, #52]	@ 0x34

            /* If trace is enabled, insert this event into the trace buffer.  */
            UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_TRANSFER_TIMEOUT, transfer_request, 0, 0, UX_TRACE_ERRORS, 0, 0)

            return(UX_TRANSFER_TIMEOUT);
 80112aa:	235c      	movs	r3, #92	@ 0x5c
 80112ac:	e095      	b.n	80113da <_ux_hcd_stm32_request_control_transfer+0x382>

        }

        /* Check the transfer request completion code.  */
        if (transfer_request -> ux_transfer_request_completion_code != UX_SUCCESS)
 80112ae:	683b      	ldr	r3, [r7, #0]
 80112b0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80112b2:	2b00      	cmp	r3, #0
 80112b4:	d002      	beq.n	80112bc <_ux_hcd_stm32_request_control_transfer+0x264>
        {

            /* Return completion to caller.  */
            return(transfer_request -> ux_transfer_request_completion_code);
 80112b6:	683b      	ldr	r3, [r7, #0]
 80112b8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80112ba:	e08e      	b.n	80113da <_ux_hcd_stm32_request_control_transfer+0x382>
        }

        if ((transfer_request -> ux_transfer_request_type & UX_REQUEST_DIRECTION) == UX_REQUEST_IN)
 80112bc:	683b      	ldr	r3, [r7, #0]
 80112be:	695b      	ldr	r3, [r3, #20]
 80112c0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80112c4:	2b00      	cmp	r3, #0
 80112c6:	d00a      	beq.n	80112de <_ux_hcd_stm32_request_control_transfer+0x286>
        {

            /* Get the actual transfer length.  */
            transfer_request -> ux_transfer_request_actual_length = HAL_HCD_HC_GetXferCount(hcd_stm32 -> hcd_handle, ed -> ux_stm32_ed_channel);
 80112c8:	687b      	ldr	r3, [r7, #4]
 80112ca:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80112cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80112ce:	7b5b      	ldrb	r3, [r3, #13]
 80112d0:	4619      	mov	r1, r3
 80112d2:	4610      	mov	r0, r2
 80112d4:	f7f1 fbdb 	bl	8002a8e <HAL_HCD_HC_GetXferCount>
 80112d8:	4602      	mov	r2, r0
 80112da:	683b      	ldr	r3, [r7, #0]
 80112dc:	611a      	str	r2, [r3, #16]
        }
    }

    /* Setup status phase direction.  */
    HAL_HCD_HC_Init(hcd_stm32 -> hcd_handle,
 80112de:	687b      	ldr	r3, [r7, #4]
 80112e0:	6c98      	ldr	r0, [r3, #72]	@ 0x48
 80112e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80112e4:	7b59      	ldrb	r1, [r3, #13]
                ed -> ux_stm32_ed_channel,
                (transfer_request -> ux_transfer_request_type & UX_REQUEST_DIRECTION) == UX_REQUEST_IN ? 0 : 0x80,
 80112e6:	683b      	ldr	r3, [r7, #0]
 80112e8:	695b      	ldr	r3, [r3, #20]
 80112ea:	f003 0380 	and.w	r3, r3, #128	@ 0x80
    HAL_HCD_HC_Init(hcd_stm32 -> hcd_handle,
 80112ee:	2b00      	cmp	r3, #0
 80112f0:	d001      	beq.n	80112f6 <_ux_hcd_stm32_request_control_transfer+0x29e>
 80112f2:	2400      	movs	r4, #0
 80112f4:	e000      	b.n	80112f8 <_ux_hcd_stm32_request_control_transfer+0x2a0>
 80112f6:	2480      	movs	r4, #128	@ 0x80
                endpoint -> ux_endpoint_device -> ux_device_address,
 80112f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80112fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80112fc:	68db      	ldr	r3, [r3, #12]
    HAL_HCD_HC_Init(hcd_stm32 -> hcd_handle,
 80112fe:	b2dd      	uxtb	r5, r3
 8011300:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011302:	b2db      	uxtb	r3, r3
                device_speed,
                EP_TYPE_CTRL,
                endpoint -> ux_endpoint_descriptor.wMaxPacketSize);
 8011304:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8011306:	69d2      	ldr	r2, [r2, #28]
    HAL_HCD_HC_Init(hcd_stm32 -> hcd_handle,
 8011308:	b292      	uxth	r2, r2
 801130a:	9202      	str	r2, [sp, #8]
 801130c:	2200      	movs	r2, #0
 801130e:	9201      	str	r2, [sp, #4]
 8011310:	9300      	str	r3, [sp, #0]
 8011312:	462b      	mov	r3, r5
 8011314:	4622      	mov	r2, r4
 8011316:	f7f0 ffeb 	bl	80022f0 <HAL_HCD_HC_Init>

    /* Save the pending transfer in the ED.  */
    ed -> ux_stm32_ed_transfer_request = transfer_request;
 801131a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801131c:	683a      	ldr	r2, [r7, #0]
 801131e:	609a      	str	r2, [r3, #8]

    /* Set the transfer to pending.  */
    transfer_request -> ux_transfer_request_completion_code =  UX_TRANSFER_STATUS_PENDING;
 8011320:	683b      	ldr	r3, [r7, #0]
 8011322:	2201      	movs	r2, #1
 8011324:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Save the original transfer parameter.  */
    saved_requested_length = transfer_request -> ux_transfer_request_requested_length;
 8011326:	683b      	ldr	r3, [r7, #0]
 8011328:	68db      	ldr	r3, [r3, #12]
 801132a:	61fb      	str	r3, [r7, #28]
    transfer_request -> ux_transfer_request_requested_length = 0;
 801132c:	683b      	ldr	r3, [r7, #0]
 801132e:	2200      	movs	r2, #0
 8011330:	60da      	str	r2, [r3, #12]
    saved_actual_length = transfer_request -> ux_transfer_request_actual_length;
 8011332:	683b      	ldr	r3, [r7, #0]
 8011334:	691b      	ldr	r3, [r3, #16]
 8011336:	613b      	str	r3, [r7, #16]
    transfer_request -> ux_transfer_request_actual_length = 0;
 8011338:	683b      	ldr	r3, [r7, #0]
 801133a:	2200      	movs	r2, #0
 801133c:	611a      	str	r2, [r3, #16]
    saved_request_type = transfer_request -> ux_transfer_request_type;
 801133e:	683b      	ldr	r3, [r7, #0]
 8011340:	695b      	ldr	r3, [r3, #20]
 8011342:	60fb      	str	r3, [r7, #12]
    transfer_request -> ux_transfer_request_type = (transfer_request -> ux_transfer_request_type & UX_REQUEST_DIRECTION) == UX_REQUEST_IN ? UX_REQUEST_OUT : UX_REQUEST_IN;
 8011344:	683b      	ldr	r3, [r7, #0]
 8011346:	695b      	ldr	r3, [r3, #20]
 8011348:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 801134c:	2b00      	cmp	r3, #0
 801134e:	d001      	beq.n	8011354 <_ux_hcd_stm32_request_control_transfer+0x2fc>
 8011350:	2200      	movs	r2, #0
 8011352:	e000      	b.n	8011356 <_ux_hcd_stm32_request_control_transfer+0x2fe>
 8011354:	2280      	movs	r2, #128	@ 0x80
 8011356:	683b      	ldr	r3, [r7, #0]
 8011358:	615a      	str	r2, [r3, #20]

    /* Reset the packet length.  */
    transfer_request -> ux_transfer_request_packet_length = 0;
 801135a:	683b      	ldr	r3, [r7, #0]
 801135c:	2200      	movs	r2, #0
 801135e:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Set the current status to data OUT.  */
    ed -> ux_stm32_ed_status = ((transfer_request -> ux_transfer_request_type & UX_REQUEST_DIRECTION) == UX_REQUEST_IN) ?
 8011360:	683b      	ldr	r3, [r7, #0]
 8011362:	695b      	ldr	r3, [r3, #20]
 8011364:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8011368:	2b00      	cmp	r3, #0
 801136a:	d001      	beq.n	8011370 <_ux_hcd_stm32_request_control_transfer+0x318>
 801136c:	2206      	movs	r2, #6
 801136e:	e000      	b.n	8011372 <_ux_hcd_stm32_request_control_transfer+0x31a>
 8011370:	2207      	movs	r2, #7
 8011372:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011374:	731a      	strb	r2, [r3, #12]
                                UX_HCD_STM32_ED_STATUS_CONTROL_STATUS_IN : UX_HCD_STM32_ED_STATUS_CONTROL_STATUS_OUT;

    /* Submit the request for status phase.  */
    HAL_HCD_HC_SubmitRequest(hcd_stm32 -> hcd_handle, ed -> ux_stm32_ed_channel,
 8011376:	687b      	ldr	r3, [r7, #4]
 8011378:	6c98      	ldr	r0, [r3, #72]	@ 0x48
 801137a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801137c:	7b59      	ldrb	r1, [r3, #13]
                             (transfer_request -> ux_transfer_request_type & UX_REQUEST_DIRECTION) == UX_REQUEST_IN ? 1 : 0,
 801137e:	683b      	ldr	r3, [r7, #0]
 8011380:	695b      	ldr	r3, [r3, #20]
 8011382:	09db      	lsrs	r3, r3, #7
 8011384:	b2db      	uxtb	r3, r3
    HAL_HCD_HC_SubmitRequest(hcd_stm32 -> hcd_handle, ed -> ux_stm32_ed_channel,
 8011386:	f003 0301 	and.w	r3, r3, #1
 801138a:	b2da      	uxtb	r2, r3
 801138c:	2300      	movs	r3, #0
 801138e:	9303      	str	r3, [sp, #12]
 8011390:	2300      	movs	r3, #0
 8011392:	9302      	str	r3, [sp, #8]
 8011394:	2300      	movs	r3, #0
 8011396:	9301      	str	r3, [sp, #4]
 8011398:	2301      	movs	r3, #1
 801139a:	9300      	str	r3, [sp, #0]
 801139c:	2300      	movs	r3, #0
 801139e:	f7f1 f883 	bl	80024a8 <HAL_HCD_HC_SubmitRequest>
                             EP_TYPE_CTRL, USBH_PID_DATA, 0, 0, 0);

    /* Wait for the completion of the transfer request.  */
    status =  _ux_utility_semaphore_get(&transfer_request -> ux_transfer_request_semaphore, UX_MS_TO_TICK(UX_CONTROL_TRANSFER_TIMEOUT));
 80113a2:	683b      	ldr	r3, [r7, #0]
 80113a4:	3344      	adds	r3, #68	@ 0x44
 80113a6:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 80113aa:	4618      	mov	r0, r3
 80113ac:	f7fe fb3c 	bl	800fa28 <_ux_utility_semaphore_get>
 80113b0:	6178      	str	r0, [r7, #20]

    /* Restore the original transfer parameter.  */
    transfer_request -> ux_transfer_request_requested_length = saved_requested_length;
 80113b2:	683b      	ldr	r3, [r7, #0]
 80113b4:	69fa      	ldr	r2, [r7, #28]
 80113b6:	60da      	str	r2, [r3, #12]
    transfer_request -> ux_transfer_request_actual_length    = saved_actual_length;
 80113b8:	683b      	ldr	r3, [r7, #0]
 80113ba:	693a      	ldr	r2, [r7, #16]
 80113bc:	611a      	str	r2, [r3, #16]
    transfer_request -> ux_transfer_request_type             = saved_request_type;
 80113be:	683b      	ldr	r3, [r7, #0]
 80113c0:	68fa      	ldr	r2, [r7, #12]
 80113c2:	615a      	str	r2, [r3, #20]

    /* If the semaphore did not succeed we probably have a time out.  */
    if (status != UX_SUCCESS)
 80113c4:	697b      	ldr	r3, [r7, #20]
 80113c6:	2b00      	cmp	r3, #0
 80113c8:	d005      	beq.n	80113d6 <_ux_hcd_stm32_request_control_transfer+0x37e>
    {

        /* All transfers pending need to abort. There may have been a partial transfer.  */
        _ux_host_stack_transfer_request_abort(transfer_request);
 80113ca:	6838      	ldr	r0, [r7, #0]
 80113cc:	f7fd fef6 	bl	800f1bc <_ux_host_stack_transfer_request_abort>

        /* There was an error, return to the caller.  */
        transfer_request -> ux_transfer_request_completion_code =  UX_TRANSFER_TIMEOUT;
 80113d0:	683b      	ldr	r3, [r7, #0]
 80113d2:	225c      	movs	r2, #92	@ 0x5c
 80113d4:	635a      	str	r2, [r3, #52]	@ 0x34
        UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_TRANSFER_TIMEOUT, transfer_request, 0, 0, UX_TRACE_ERRORS, 0, 0)

    }

    /* Return completion to caller.  */
    return(transfer_request -> ux_transfer_request_completion_code);
 80113d6:	683b      	ldr	r3, [r7, #0]
 80113d8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
}
 80113da:	4618      	mov	r0, r3
 80113dc:	3730      	adds	r7, #48	@ 0x30
 80113de:	46bd      	mov	sp, r7
 80113e0:	bdb0      	pop	{r4, r5, r7, pc}

080113e2 <_ux_hcd_stm32_request_periodic_transfer>:
/*                                                                        */
/*  05-19-2020     Chaoqiong Xiao           Initial Version 6.0           */
/*                                                                        */
/**************************************************************************/
UINT  _ux_hcd_stm32_request_periodic_transfer(UX_HCD_STM32 *hcd_stm32, UX_TRANSFER *transfer_request)
{
 80113e2:	b580      	push	{r7, lr}
 80113e4:	b086      	sub	sp, #24
 80113e6:	af00      	add	r7, sp, #0
 80113e8:	6078      	str	r0, [r7, #4]
 80113ea:	6039      	str	r1, [r7, #0]
UX_HCD_STM32_ED         *ed;
UX_INT_SAVE_AREA


    /* Get the pointer to the Endpoint.  */
    endpoint =  (UX_ENDPOINT *) transfer_request -> ux_transfer_request_endpoint;
 80113ec:	683b      	ldr	r3, [r7, #0]
 80113ee:	685b      	ldr	r3, [r3, #4]
 80113f0:	617b      	str	r3, [r7, #20]

    /* Now get the physical ED attached to this endpoint.  */
    ed =  endpoint -> ux_endpoint_ed;
 80113f2:	697b      	ldr	r3, [r7, #20]
 80113f4:	689b      	ldr	r3, [r3, #8]
 80113f6:	613b      	str	r3, [r7, #16]

    /* Save the transfer status in the ED.  */
    ed -> ux_stm32_ed_status = UX_HCD_STM32_ED_STATUS_PERIODIC_TRANSFER;
 80113f8:	693b      	ldr	r3, [r7, #16]
 80113fa:	220a      	movs	r2, #10
 80113fc:	731a      	strb	r2, [r3, #12]

    /* Disable interrupt.  */
    UX_DISABLE_INTS
 80113fe:	2001      	movs	r0, #1
 8011400:	f7ee ff46 	bl	8000290 <_tx_thread_interrupt_control>
 8011404:	60f8      	str	r0, [r7, #12]

    /* Save the pending transfer in the ED.  */
    ed -> ux_stm32_ed_transfer_request = transfer_request;
 8011406:	693b      	ldr	r3, [r7, #16]
 8011408:	683a      	ldr	r2, [r7, #0]
 801140a:	609a      	str	r2, [r3, #8]

    /* Restore interrupt.  */
    UX_RESTORE_INTS
 801140c:	68f8      	ldr	r0, [r7, #12]
 801140e:	f7ee ff3f 	bl	8000290 <_tx_thread_interrupt_control>

    /* There is no need to wake up the stm32 controller on this transfer
       since periodic transactions will be picked up when the interrupt
       tree is scanned.  */
    return(UX_SUCCESS);
 8011412:	2300      	movs	r3, #0
}
 8011414:	4618      	mov	r0, r3
 8011416:	3718      	adds	r7, #24
 8011418:	46bd      	mov	sp, r7
 801141a:	bd80      	pop	{r7, pc}

0801141c <_ux_hcd_stm32_request_transfer>:
/*                                                                        */
/*  05-19-2020     Chaoqiong Xiao           Initial Version 6.0           */
/*                                                                        */
/**************************************************************************/
UINT  _ux_hcd_stm32_request_transfer(UX_HCD_STM32 *hcd_stm32, UX_TRANSFER *transfer_request)
{
 801141c:	b580      	push	{r7, lr}
 801141e:	b084      	sub	sp, #16
 8011420:	af00      	add	r7, sp, #0
 8011422:	6078      	str	r0, [r7, #4]
 8011424:	6039      	str	r1, [r7, #0]

UX_ENDPOINT     *endpoint;
UINT            status;

    /* Device Connection Status.  */
    if (hcd_stm32 -> ux_hcd_stm32_controller_flag & UX_HCD_STM32_CONTROLLER_FLAG_DEVICE_ATTACHED)
 8011426:	687b      	ldr	r3, [r7, #4]
 8011428:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 801142a:	f003 0301 	and.w	r3, r3, #1
 801142e:	2b00      	cmp	r3, #0
 8011430:	d02b      	beq.n	801148a <_ux_hcd_stm32_request_transfer+0x6e>
    {

        /* Get the pointer to the Endpoint.  */
        endpoint =  (UX_ENDPOINT *) transfer_request -> ux_transfer_request_endpoint;
 8011432:	683b      	ldr	r3, [r7, #0]
 8011434:	685b      	ldr	r3, [r3, #4]
 8011436:	60bb      	str	r3, [r7, #8]

        /* We reset the actual length field of the transfer request as a safety measure.  */
        transfer_request -> ux_transfer_request_actual_length =  0;
 8011438:	683b      	ldr	r3, [r7, #0]
 801143a:	2200      	movs	r2, #0
 801143c:	611a      	str	r2, [r3, #16]

        /* Isolate the endpoint type and route the transfer request.  */
        switch ((endpoint -> ux_endpoint_descriptor.bmAttributes) & UX_MASK_ENDPOINT_TYPE)
 801143e:	68bb      	ldr	r3, [r7, #8]
 8011440:	699b      	ldr	r3, [r3, #24]
 8011442:	f003 0303 	and.w	r3, r3, #3
 8011446:	2b03      	cmp	r3, #3
 8011448:	d81c      	bhi.n	8011484 <_ux_hcd_stm32_request_transfer+0x68>
 801144a:	a201      	add	r2, pc, #4	@ (adr r2, 8011450 <_ux_hcd_stm32_request_transfer+0x34>)
 801144c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011450:	08011461 	.word	0x08011461
 8011454:	08011479 	.word	0x08011479
 8011458:	0801146d 	.word	0x0801146d
 801145c:	08011479 	.word	0x08011479
        {

        case UX_CONTROL_ENDPOINT:

            status =  _ux_hcd_stm32_request_control_transfer(hcd_stm32, transfer_request);
 8011460:	6839      	ldr	r1, [r7, #0]
 8011462:	6878      	ldr	r0, [r7, #4]
 8011464:	f7ff fdf8 	bl	8011058 <_ux_hcd_stm32_request_control_transfer>
 8011468:	60f8      	str	r0, [r7, #12]
            break;
 801146a:	e010      	b.n	801148e <_ux_hcd_stm32_request_transfer+0x72>


        case UX_BULK_ENDPOINT:

            status =  _ux_hcd_stm32_request_bulk_transfer(hcd_stm32, transfer_request);
 801146c:	6839      	ldr	r1, [r7, #0]
 801146e:	6878      	ldr	r0, [r7, #4]
 8011470:	f7ff fda5 	bl	8010fbe <_ux_hcd_stm32_request_bulk_transfer>
 8011474:	60f8      	str	r0, [r7, #12]
            break;
 8011476:	e00a      	b.n	801148e <_ux_hcd_stm32_request_transfer+0x72>

        case UX_INTERRUPT_ENDPOINT:
        case UX_ISOCHRONOUS_ENDPOINT:

            status =  _ux_hcd_stm32_request_periodic_transfer(hcd_stm32, transfer_request);
 8011478:	6839      	ldr	r1, [r7, #0]
 801147a:	6878      	ldr	r0, [r7, #4]
 801147c:	f7ff ffb1 	bl	80113e2 <_ux_hcd_stm32_request_periodic_transfer>
 8011480:	60f8      	str	r0, [r7, #12]
            break;
 8011482:	e004      	b.n	801148e <_ux_hcd_stm32_request_transfer+0x72>

        default:

            status =  UX_ERROR;
 8011484:	23ff      	movs	r3, #255	@ 0xff
 8011486:	60fb      	str	r3, [r7, #12]
 8011488:	e001      	b.n	801148e <_ux_hcd_stm32_request_transfer+0x72>
    }
    else
    {

        /* Error, no device attached.  */
        status = UX_NO_DEVICE_CONNECTED;
 801148a:	235f      	movs	r3, #95	@ 0x5f
 801148c:	60fb      	str	r3, [r7, #12]

    }

    return(status);
 801148e:	68fb      	ldr	r3, [r7, #12]
}
 8011490:	4618      	mov	r0, r3
 8011492:	3710      	adds	r7, #16
 8011494:	46bd      	mov	sp, r7
 8011496:	bd80      	pop	{r7, pc}

08011498 <_ux_hcd_stm32_transfer_abort>:
/*                                                                        */
/*  05-19-2020     Chaoqiong Xiao           Initial Version 6.0           */
/*                                                                        */
/**************************************************************************/
UINT  _ux_hcd_stm32_transfer_abort(UX_HCD_STM32 *hcd_stm32, UX_TRANSFER *transfer_request)
{
 8011498:	b580      	push	{r7, lr}
 801149a:	b084      	sub	sp, #16
 801149c:	af00      	add	r7, sp, #0
 801149e:	6078      	str	r0, [r7, #4]
 80114a0:	6039      	str	r1, [r7, #0]
UX_ENDPOINT         *endpoint;
UX_HCD_STM32_ED     *ed;


    /* Get the pointer to the endpoint associated with the transfer request.  */
    endpoint =  (UX_ENDPOINT *) transfer_request -> ux_transfer_request_endpoint;
 80114a2:	683b      	ldr	r3, [r7, #0]
 80114a4:	685b      	ldr	r3, [r3, #4]
 80114a6:	60fb      	str	r3, [r7, #12]

    /* From the endpoint container, get the address of the physical endpoint.  */
    ed =  (UX_HCD_STM32_ED *) endpoint -> ux_endpoint_ed;
 80114a8:	68fb      	ldr	r3, [r7, #12]
 80114aa:	689b      	ldr	r3, [r3, #8]
 80114ac:	60bb      	str	r3, [r7, #8]

    /* Check if this physical endpoint has been initialized properly!  */
    if (ed == UX_NULL)
 80114ae:	68bb      	ldr	r3, [r7, #8]
 80114b0:	2b00      	cmp	r3, #0
 80114b2:	d106      	bne.n	80114c2 <_ux_hcd_stm32_transfer_abort+0x2a>
    {

        /* Error trap. */
        _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_HCD, UX_ENDPOINT_HANDLE_UNKNOWN);
 80114b4:	2253      	movs	r2, #83	@ 0x53
 80114b6:	2101      	movs	r1, #1
 80114b8:	2002      	movs	r0, #2
 80114ba:	f7fd feb9 	bl	800f230 <_ux_system_error_handler>

        /* If trace is enabled, insert this event into the trace buffer.  */
        UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_ENDPOINT_HANDLE_UNKNOWN, endpoint, 0, 0, UX_TRACE_ERRORS, 0, 0)

        return(UX_ENDPOINT_HANDLE_UNKNOWN);
 80114be:	2353      	movs	r3, #83	@ 0x53
 80114c0:	e00e      	b.n	80114e0 <_ux_hcd_stm32_transfer_abort+0x48>
    }

    /* Save the transfer status in the ED.  */
    ed -> ux_stm32_ed_status = UX_HCD_STM32_ED_STATUS_ABORTED;
 80114c2:	68bb      	ldr	r3, [r7, #8]
 80114c4:	2202      	movs	r2, #2
 80114c6:	731a      	strb	r2, [r3, #12]

    /* Halt the host channel.  */
    HAL_HCD_HC_Halt(hcd_stm32 -> hcd_handle, ed -> ux_stm32_ed_channel);
 80114c8:	687b      	ldr	r3, [r7, #4]
 80114ca:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80114cc:	68bb      	ldr	r3, [r7, #8]
 80114ce:	7b5b      	ldrb	r3, [r3, #13]
 80114d0:	4619      	mov	r1, r3
 80114d2:	4610      	mov	r0, r2
 80114d4:	f7f0 ffc4 	bl	8002460 <HAL_HCD_HC_Halt>

    /* Wait for the controller to finish the current frame processing.  */
    _ux_utility_delay_ms(1);
 80114d8:	2001      	movs	r0, #1
 80114da:	f7fd ff7d 	bl	800f3d8 <_ux_utility_delay_ms>

    /* Return successful completion.  */
    return(UX_SUCCESS);
 80114de:	2300      	movs	r3, #0
}
 80114e0:	4618      	mov	r0, r3
 80114e2:	3710      	adds	r7, #16
 80114e4:	46bd      	mov	sp, r7
 80114e6:	bd80      	pop	{r7, pc}

080114e8 <MX_USBX_Host_Init>:
  * @brief  Application USBX Host Initialization.
  * @param memory_ptr: memory pointer
  * @retval int
  */
UINT MX_USBX_Host_Init(VOID *memory_ptr)
{
 80114e8:	b580      	push	{r7, lr}
 80114ea:	b086      	sub	sp, #24
 80114ec:	af00      	add	r7, sp, #0
 80114ee:	6078      	str	r0, [r7, #4]
  UINT ret = UX_SUCCESS;
 80114f0:	2300      	movs	r3, #0
 80114f2:	617b      	str	r3, [r7, #20]
  TX_BYTE_POOL *byte_pool = (TX_BYTE_POOL*)memory_ptr;
 80114f4:	687b      	ldr	r3, [r7, #4]
 80114f6:	613b      	str	r3, [r7, #16]
  /* USER CODE BEGIN MX_USBX_Host_MEM_POOL */
  char *pointer;
  /* USER CODE END MX_USBX_Host_MEM_POOL */

  /* USER CODE BEGIN MX_USBX_Host_Init */
  if (tx_byte_allocate(byte_pool, (VOID **)&pointer,
 80114f8:	f107 010c 	add.w	r1, r7, #12
 80114fc:	2300      	movs	r3, #0
 80114fe:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8011502:	6938      	ldr	r0, [r7, #16]
 8011504:	f7fa ff64 	bl	800c3d0 <_txe_byte_allocate>
 8011508:	4603      	mov	r3, r0
 801150a:	2b00      	cmp	r3, #0
 801150c:	d001      	beq.n	8011512 <MX_USBX_Host_Init+0x2a>
                       USBX_MEMORY_SIZE, TX_NO_WAIT) != TX_SUCCESS)
  {
    return TX_POOL_ERROR;
 801150e:	2302      	movs	r3, #2
 8011510:	e010      	b.n	8011534 <MX_USBX_Host_Init+0x4c>
  }
  /* Initialize USBX memory. */
  if (ux_system_initialize(pointer, USBX_MEMORY_SIZE, UX_NULL, 0) != UX_SUCCESS)
 8011512:	68f8      	ldr	r0, [r7, #12]
 8011514:	2300      	movs	r3, #0
 8011516:	2200      	movs	r2, #0
 8011518:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 801151c:	f7fd feaa 	bl	800f274 <_ux_system_initialize>
 8011520:	4603      	mov	r3, r0
 8011522:	2b00      	cmp	r3, #0
 8011524:	d001      	beq.n	801152a <MX_USBX_Host_Init+0x42>
  {
    return UX_ERROR;
 8011526:	23ff      	movs	r3, #255	@ 0xff
 8011528:	e004      	b.n	8011534 <MX_USBX_Host_Init+0x4c>
  }

  ret = lgc_interface_printer_init();
 801152a:	f001 fc5b 	bl	8012de4 <lgc_interface_printer_init>
 801152e:	4603      	mov	r3, r0
 8011530:	617b      	str	r3, [r7, #20]
  /* USER CODE END MX_USBX_Host_Init */

  return ret;
 8011532:	697b      	ldr	r3, [r7, #20]
}
 8011534:	4618      	mov	r0, r3
 8011536:	3718      	adds	r7, #24
 8011538:	46bd      	mov	sp, r7
 801153a:	bd80      	pop	{r7, pc}

0801153c <lgc_hmi_task_entry>:
error_t lgc_hmi_send_msg(dwin_evt_t *evt);
//-------------------------------------------------------------------------------
// task definition
//-------------------------------------------------------------------------------
void lgc_hmi_task_entry(void *param)
{
 801153c:	b580      	push	{r7, lr}
 801153e:	b086      	sub	sp, #24
 8011540:	af00      	add	r7, sp, #0
 8011542:	6078      	str	r0, [r7, #4]
    dwin_evt_t msg = {0};
 8011544:	f107 0308 	add.w	r3, r7, #8
 8011548:	2200      	movs	r2, #0
 801154a:	601a      	str	r2, [r3, #0]
 801154c:	605a      	str	r2, [r3, #4]
 801154e:	609a      	str	r2, [r3, #8]
 8011550:	60da      	str	r2, [r3, #12]

    for (;;)
    {
        if (osReceiveFromQueue(&hmi_msg, &msg, INFINITE_DELAY) != TRUE)
 8011552:	f107 0308 	add.w	r3, r7, #8
 8011556:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 801155a:	4619      	mov	r1, r3
 801155c:	480a      	ldr	r0, [pc, #40]	@ (8011588 <lgc_hmi_task_entry+0x4c>)
 801155e:	f001 ff2b 	bl	80133b8 <osReceiveFromQueue>
 8011562:	4603      	mov	r3, r0
 8011564:	2b01      	cmp	r3, #1
 8011566:	d10d      	bne.n	8011584 <lgc_hmi_task_entry+0x48>
        {
            continue;
        }

        switch (msg.addr)
 8011568:	897b      	ldrh	r3, [r7, #10]
 801156a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
            break;
        }
        }

        /*release memory*/
        osFreeMem(&msg.data);
 801156e:	f107 0308 	add.w	r3, r7, #8
 8011572:	3308      	adds	r3, #8
 8011574:	4618      	mov	r0, r3
 8011576:	f000 fa97 	bl	8011aa8 <osFreeMem>
        /* code */
        osDelayTask(1000);
 801157a:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 801157e:	f001 fe2b 	bl	80131d8 <osDelayTask>
 8011582:	e7e6      	b.n	8011552 <lgc_hmi_task_entry+0x16>
            continue;
 8011584:	bf00      	nop
        if (osReceiveFromQueue(&hmi_msg, &msg, INFINITE_DELAY) != TRUE)
 8011586:	e7e4      	b.n	8011552 <lgc_hmi_task_entry+0x16>
 8011588:	20011f3c 	.word	0x20011f3c

0801158c <lgc_dwin_uart_transmit>:
/*---------------------------------------------------------------------------*/
/* Implementacin HAL                                                        */
/*---------------------------------------------------------------------------*/

uint32_t lgc_dwin_uart_transmit(uint8_t *data, uint16_t len)
{
 801158c:	b580      	push	{r7, lr}
 801158e:	b082      	sub	sp, #8
 8011590:	af00      	add	r7, sp, #0
 8011592:	6078      	str	r0, [r7, #4]
 8011594:	460b      	mov	r3, r1
 8011596:	807b      	strh	r3, [r7, #2]
    HAL_UART_Transmit_DMA(&huart6, (uint8_t *)data, len);
 8011598:	887b      	ldrh	r3, [r7, #2]
 801159a:	461a      	mov	r2, r3
 801159c:	6879      	ldr	r1, [r7, #4]
 801159e:	4809      	ldr	r0, [pc, #36]	@ (80115c4 <lgc_dwin_uart_transmit+0x38>)
 80115a0:	f7f5 f880 	bl	80066a4 <HAL_UART_Transmit_DMA>
    /*wait for transmit finish*/
    if (osWaitForSemaphore(&tx_cplt_flag, INFINITE_DELAY) != TRUE)
 80115a4:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80115a8:	4807      	ldr	r0, [pc, #28]	@ (80115c8 <lgc_dwin_uart_transmit+0x3c>)
 80115aa:	f001 fe43 	bl	8013234 <osWaitForSemaphore>
 80115ae:	4603      	mov	r3, r0
 80115b0:	2b01      	cmp	r3, #1
 80115b2:	d001      	beq.n	80115b8 <lgc_dwin_uart_transmit+0x2c>
    {
        return 0;
 80115b4:	2300      	movs	r3, #0
 80115b6:	e000      	b.n	80115ba <lgc_dwin_uart_transmit+0x2e>
    }

    return len;
 80115b8:	887b      	ldrh	r3, [r7, #2]
}
 80115ba:	4618      	mov	r0, r3
 80115bc:	3708      	adds	r7, #8
 80115be:	46bd      	mov	sp, r7
 80115c0:	bd80      	pop	{r7, pc}
 80115c2:	bf00      	nop
 80115c4:	20011318 	.word	0x20011318
 80115c8:	2001246c 	.word	0x2001246c

080115cc <lgc_dwin_get_tick>:

uint32_t lgc_dwin_get_tick(void)
{
 80115cc:	b580      	push	{r7, lr}
 80115ce:	af00      	add	r7, sp, #0
    return osGetSystemTime();
 80115d0:	f001 ff1a 	bl	8013408 <osGetSystemTime>
 80115d4:	4603      	mov	r3, r0
}
 80115d6:	4618      	mov	r0, r3
 80115d8:	bd80      	pop	{r7, pc}
	...

080115dc <lgc_dwin_lock>:
void lgc_dwin_lock(void)
{
 80115dc:	b580      	push	{r7, lr}
 80115de:	af00      	add	r7, sp, #0
    osAcquireMutex(&dwin_mutex);
 80115e0:	4802      	ldr	r0, [pc, #8]	@ (80115ec <lgc_dwin_lock+0x10>)
 80115e2:	f001 fe75 	bl	80132d0 <osAcquireMutex>
}
 80115e6:	bf00      	nop
 80115e8:	bd80      	pop	{r7, pc}
 80115ea:	bf00      	nop
 80115ec:	20012400 	.word	0x20012400

080115f0 <lgc_dwin_unlock>:
void lgc_dwin_unlock(void)
{
 80115f0:	b580      	push	{r7, lr}
 80115f2:	af00      	add	r7, sp, #0
    osReleaseMutex(&dwin_mutex);
 80115f4:	4802      	ldr	r0, [pc, #8]	@ (8011600 <lgc_dwin_unlock+0x10>)
 80115f6:	f001 fe78 	bl	80132ea <osReleaseMutex>
}
 80115fa:	bf00      	nop
 80115fc:	bd80      	pop	{r7, pc}
 80115fe:	bf00      	nop
 8011600:	20012400 	.word	0x20012400

08011604 <lgc_dwin_signal>:

bool lgc_dwin_signal(uint32_t timeout)
{
 8011604:	b580      	push	{r7, lr}
 8011606:	b082      	sub	sp, #8
 8011608:	af00      	add	r7, sp, #0
 801160a:	6078      	str	r0, [r7, #4]
    return (osWaitForSemaphore(&dwin_response, timeout) == TRUE);
 801160c:	6879      	ldr	r1, [r7, #4]
 801160e:	4806      	ldr	r0, [pc, #24]	@ (8011628 <lgc_dwin_signal+0x24>)
 8011610:	f001 fe10 	bl	8013234 <osWaitForSemaphore>
 8011614:	4603      	mov	r3, r0
 8011616:	2b01      	cmp	r3, #1
 8011618:	bf0c      	ite	eq
 801161a:	2301      	moveq	r3, #1
 801161c:	2300      	movne	r3, #0
 801161e:	b2db      	uxtb	r3, r3
}
 8011620:	4618      	mov	r0, r3
 8011622:	3708      	adds	r7, #8
 8011624:	46bd      	mov	sp, r7
 8011626:	bd80      	pop	{r7, pc}
 8011628:	20012434 	.word	0x20012434

0801162c <lgc_dwin_signal_set>:

void lgc_dwin_signal_set(void)
{
 801162c:	b580      	push	{r7, lr}
 801162e:	af00      	add	r7, sp, #0
    osReleaseSemaphore(&dwin_response);
 8011630:	4802      	ldr	r0, [pc, #8]	@ (801163c <lgc_dwin_signal_set+0x10>)
 8011632:	f001 fe29 	bl	8013288 <osReleaseSemaphore>
}
 8011636:	bf00      	nop
 8011638:	bd80      	pop	{r7, pc}
 801163a:	bf00      	nop
 801163c:	20012434 	.word	0x20012434

08011640 <lgc_dwin_new_data_signal>:

/* Semforo para nuevos datos (Consumidor) */
void lgc_dwin_new_data_signal(void)
{
 8011640:	b580      	push	{r7, lr}
 8011642:	af00      	add	r7, sp, #0
    // Espera infinita hasta que llegue algo
    osWaitForSemaphore(&dwin_new_data_flag, INFINITE_DELAY);
 8011644:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8011648:	4802      	ldr	r0, [pc, #8]	@ (8011654 <lgc_dwin_new_data_signal+0x14>)
 801164a:	f001 fdf3 	bl	8013234 <osWaitForSemaphore>
}
 801164e:	bf00      	nop
 8011650:	bd80      	pop	{r7, pc}
 8011652:	bf00      	nop
 8011654:	20012450 	.word	0x20012450

08011658 <lgc_dwin_new_data_signal_set>:

/* Semforo para nuevos datos (Productor - ISR) */
void lgc_dwin_new_data_signal_set(void)
{
 8011658:	b580      	push	{r7, lr}
 801165a:	af00      	add	r7, sp, #0
    // IMPORTANTE: Si tu RTOS tiene funciones "FromISR", salas aqu.
    // ThreadX osReleaseSemaphore suele ser seguro en ISR, pero verifica tu port.
    osReleaseSemaphore(&dwin_new_data_flag);
 801165c:	4802      	ldr	r0, [pc, #8]	@ (8011668 <lgc_dwin_new_data_signal_set+0x10>)
 801165e:	f001 fe13 	bl	8013288 <osReleaseSemaphore>
}
 8011662:	bf00      	nop
 8011664:	bd80      	pop	{r7, pc}
 8011666:	bf00      	nop
 8011668:	20012450 	.word	0x20012450

0801166c <lgc_dwin_process_task_entry>:

static void lgc_dwin_process_task_entry(void *param)
{
 801166c:	b580      	push	{r7, lr}
 801166e:	b082      	sub	sp, #8
 8011670:	af00      	add	r7, sp, #0
 8011672:	6078      	str	r0, [r7, #4]
    dwin_register_callback(&dwin_hmi, on_dwin_event, NULL);
 8011674:	2200      	movs	r2, #0
 8011676:	4904      	ldr	r1, [pc, #16]	@ (8011688 <lgc_dwin_process_task_entry+0x1c>)
 8011678:	4804      	ldr	r0, [pc, #16]	@ (801168c <lgc_dwin_process_task_entry+0x20>)
 801167a:	f000 fbcc 	bl	8011e16 <dwin_register_callback>
    for (;;)
    {
        dwin_process(&dwin_hmi);
 801167e:	4803      	ldr	r0, [pc, #12]	@ (801168c <lgc_dwin_process_task_entry+0x20>)
 8011680:	f000 fc34 	bl	8011eec <dwin_process>
 8011684:	e7fb      	b.n	801167e <lgc_dwin_process_task_entry+0x12>
 8011686:	bf00      	nop
 8011688:	08011691 	.word	0x08011691
 801168c:	20012374 	.word	0x20012374

08011690 <on_dwin_event>:
}
/*---------------------------------------------------------------------------*/
/* hmi callbacks                                                             */
/*---------------------------------------------------------------------------*/
static void on_dwin_event(dwin_evt_t *evt, void *ctx)
{
 8011690:	b580      	push	{r7, lr}
 8011692:	b082      	sub	sp, #8
 8011694:	af00      	add	r7, sp, #0
 8011696:	6078      	str	r0, [r7, #4]
 8011698:	6039      	str	r1, [r7, #0]
    lgc_hmi_send_msg(evt);
 801169a:	6878      	ldr	r0, [r7, #4]
 801169c:	f000 f90c 	bl	80118b8 <lgc_hmi_send_msg>
}
 80116a0:	bf00      	nop
 80116a2:	3708      	adds	r7, #8
 80116a4:	46bd      	mov	sp, r7
 80116a6:	bd80      	pop	{r7, pc}

080116a8 <lgc_dwin_uart_ErrorCallback>:
//-------------------------------------------------------------------------------
// hadrware callback
//-------------------------------------------------------------------------------
static void lgc_dwin_uart_ErrorCallback(UART_HandleTypeDef *huart)

{
 80116a8:	b580      	push	{r7, lr}
 80116aa:	b082      	sub	sp, #8
 80116ac:	af00      	add	r7, sp, #0
 80116ae:	6078      	str	r0, [r7, #4]
    HAL_UARTEx_ReceiveToIdle_DMA(&huart6, uart_rx, 128);
 80116b0:	2280      	movs	r2, #128	@ 0x80
 80116b2:	4904      	ldr	r1, [pc, #16]	@ (80116c4 <lgc_dwin_uart_ErrorCallback+0x1c>)
 80116b4:	4804      	ldr	r0, [pc, #16]	@ (80116c8 <lgc_dwin_uart_ErrorCallback+0x20>)
 80116b6:	f7f5 f871 	bl	800679c <HAL_UARTEx_ReceiveToIdle_DMA>
}
 80116ba:	bf00      	nop
 80116bc:	3708      	adds	r7, #8
 80116be:	46bd      	mov	sp, r7
 80116c0:	bd80      	pop	{r7, pc}
 80116c2:	bf00      	nop
 80116c4:	20012488 	.word	0x20012488
 80116c8:	20011318 	.word	0x20011318

080116cc <lgc_dwin_uart_RxEventCallback>:

static void lgc_dwin_uart_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Pos)
{
 80116cc:	b580      	push	{r7, lr}
 80116ce:	b082      	sub	sp, #8
 80116d0:	af00      	add	r7, sp, #0
 80116d2:	6078      	str	r0, [r7, #4]
 80116d4:	460b      	mov	r3, r1
 80116d6:	807b      	strh	r3, [r7, #2]
    // push data
    dwin_rx_push_ex(&dwin_hmi, uart_rx, Pos);
 80116d8:	887b      	ldrh	r3, [r7, #2]
 80116da:	461a      	mov	r2, r3
 80116dc:	4907      	ldr	r1, [pc, #28]	@ (80116fc <lgc_dwin_uart_RxEventCallback+0x30>)
 80116de:	4808      	ldr	r0, [pc, #32]	@ (8011700 <lgc_dwin_uart_RxEventCallback+0x34>)
 80116e0:	f000 fbae 	bl	8011e40 <dwin_rx_push_ex>
    // notify
    dwin_rx_notify(&dwin_hmi);
 80116e4:	4806      	ldr	r0, [pc, #24]	@ (8011700 <lgc_dwin_uart_RxEventCallback+0x34>)
 80116e6:	f000 fbc8 	bl	8011e7a <dwin_rx_notify>
    // receive another data
    HAL_UARTEx_ReceiveToIdle_DMA(&huart6, uart_rx, 128);
 80116ea:	2280      	movs	r2, #128	@ 0x80
 80116ec:	4903      	ldr	r1, [pc, #12]	@ (80116fc <lgc_dwin_uart_RxEventCallback+0x30>)
 80116ee:	4805      	ldr	r0, [pc, #20]	@ (8011704 <lgc_dwin_uart_RxEventCallback+0x38>)
 80116f0:	f7f5 f854 	bl	800679c <HAL_UARTEx_ReceiveToIdle_DMA>
}
 80116f4:	bf00      	nop
 80116f6:	3708      	adds	r7, #8
 80116f8:	46bd      	mov	sp, r7
 80116fa:	bd80      	pop	{r7, pc}
 80116fc:	20012488 	.word	0x20012488
 8011700:	20012374 	.word	0x20012374
 8011704:	20011318 	.word	0x20011318

08011708 <lgc_hmi_init>:
//-------------------------------------------------------------------------------
// public functions
//-------------------------------------------------------------------------------
error_t lgc_hmi_init(void)
{
 8011708:	b590      	push	{r4, r7, lr}
 801170a:	b085      	sub	sp, #20
 801170c:	af00      	add	r7, sp, #0
    OsTaskParameters params = OS_TASK_DEFAULT_PARAMS;
 801170e:	4b4e      	ldr	r3, [pc, #312]	@ (8011848 <lgc_hmi_init+0x140>)
 8011710:	463c      	mov	r4, r7
 8011712:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8011714:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

    // 1. Inicializar la interfaz
    dwin_hal.uart_transmit = lgc_dwin_uart_transmit;
 8011718:	4b4c      	ldr	r3, [pc, #304]	@ (801184c <lgc_hmi_init+0x144>)
 801171a:	4a4d      	ldr	r2, [pc, #308]	@ (8011850 <lgc_hmi_init+0x148>)
 801171c:	601a      	str	r2, [r3, #0]
    dwin_hal.get_tick_ms = lgc_dwin_get_tick;
 801171e:	4b4b      	ldr	r3, [pc, #300]	@ (801184c <lgc_hmi_init+0x144>)
 8011720:	4a4c      	ldr	r2, [pc, #304]	@ (8011854 <lgc_hmi_init+0x14c>)
 8011722:	605a      	str	r2, [r3, #4]
    dwin_hal.lock = lgc_dwin_lock;
 8011724:	4b49      	ldr	r3, [pc, #292]	@ (801184c <lgc_hmi_init+0x144>)
 8011726:	4a4c      	ldr	r2, [pc, #304]	@ (8011858 <lgc_hmi_init+0x150>)
 8011728:	609a      	str	r2, [r3, #8]
    dwin_hal.unlock = lgc_dwin_unlock;
 801172a:	4b48      	ldr	r3, [pc, #288]	@ (801184c <lgc_hmi_init+0x144>)
 801172c:	4a4b      	ldr	r2, [pc, #300]	@ (801185c <lgc_hmi_init+0x154>)
 801172e:	60da      	str	r2, [r3, #12]
    dwin_hal.sem_signal = lgc_dwin_signal_set;
 8011730:	4b46      	ldr	r3, [pc, #280]	@ (801184c <lgc_hmi_init+0x144>)
 8011732:	4a4b      	ldr	r2, [pc, #300]	@ (8011860 <lgc_hmi_init+0x158>)
 8011734:	615a      	str	r2, [r3, #20]
    dwin_hal.sem_wait = lgc_dwin_signal;
 8011736:	4b45      	ldr	r3, [pc, #276]	@ (801184c <lgc_hmi_init+0x144>)
 8011738:	4a4a      	ldr	r2, [pc, #296]	@ (8011864 <lgc_hmi_init+0x15c>)
 801173a:	611a      	str	r2, [r3, #16]

    /* Configuracin de bloqueo en RX */
    dwin_hal.sem_new_data_wait = lgc_dwin_new_data_signal;
 801173c:	4b43      	ldr	r3, [pc, #268]	@ (801184c <lgc_hmi_init+0x144>)
 801173e:	4a4a      	ldr	r2, [pc, #296]	@ (8011868 <lgc_hmi_init+0x160>)
 8011740:	619a      	str	r2, [r3, #24]
    dwin_hal.sem_new_data_signal = lgc_dwin_new_data_signal_set;
 8011742:	4b42      	ldr	r3, [pc, #264]	@ (801184c <lgc_hmi_init+0x144>)
 8011744:	4a49      	ldr	r2, [pc, #292]	@ (801186c <lgc_hmi_init+0x164>)
 8011746:	61da      	str	r2, [r3, #28]

    if (dwin_init(&dwin_hmi, &dwin_hal, dwin_fifo_mem, DWIN_BUFFER_SIZE) != DWIN_OK)
 8011748:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 801174c:	4a48      	ldr	r2, [pc, #288]	@ (8011870 <lgc_hmi_init+0x168>)
 801174e:	493f      	ldr	r1, [pc, #252]	@ (801184c <lgc_hmi_init+0x144>)
 8011750:	4848      	ldr	r0, [pc, #288]	@ (8011874 <lgc_hmi_init+0x16c>)
 8011752:	f000 fb2d 	bl	8011db0 <dwin_init>
 8011756:	4603      	mov	r3, r0
 8011758:	2b00      	cmp	r3, #0
 801175a:	d001      	beq.n	8011760 <lgc_hmi_init+0x58>
    {
        return ERROR_FAILURE;
 801175c:	2301      	movs	r3, #1
 801175e:	e06e      	b.n	801183e <lgc_hmi_init+0x136>
    }

    /* Crear primitivas OS */
    if (osCreateSemaphore(&tx_cplt_flag, 0) != TRUE)
 8011760:	2100      	movs	r1, #0
 8011762:	4845      	ldr	r0, [pc, #276]	@ (8011878 <lgc_hmi_init+0x170>)
 8011764:	f001 fd4e 	bl	8013204 <osCreateSemaphore>
 8011768:	4603      	mov	r3, r0
 801176a:	2b01      	cmp	r3, #1
 801176c:	d001      	beq.n	8011772 <lgc_hmi_init+0x6a>
    {
        return ERROR_FAILURE;
 801176e:	2301      	movs	r3, #1
 8011770:	e065      	b.n	801183e <lgc_hmi_init+0x136>
    }
    if (osCreateSemaphore(&dwin_response, 0) != TRUE)
 8011772:	2100      	movs	r1, #0
 8011774:	4841      	ldr	r0, [pc, #260]	@ (801187c <lgc_hmi_init+0x174>)
 8011776:	f001 fd45 	bl	8013204 <osCreateSemaphore>
 801177a:	4603      	mov	r3, r0
 801177c:	2b01      	cmp	r3, #1
 801177e:	d001      	beq.n	8011784 <lgc_hmi_init+0x7c>
    {
        return ERROR_FAILURE;
 8011780:	2301      	movs	r3, #1
 8011782:	e05c      	b.n	801183e <lgc_hmi_init+0x136>
    }
    if (osCreateMutex(&dwin_mutex) != TRUE)
 8011784:	483e      	ldr	r0, [pc, #248]	@ (8011880 <lgc_hmi_init+0x178>)
 8011786:	f001 fd8b 	bl	80132a0 <osCreateMutex>
 801178a:	4603      	mov	r3, r0
 801178c:	2b01      	cmp	r3, #1
 801178e:	d001      	beq.n	8011794 <lgc_hmi_init+0x8c>
    {
        return ERROR_FAILURE;
 8011790:	2301      	movs	r3, #1
 8011792:	e054      	b.n	801183e <lgc_hmi_init+0x136>
    }
    if (osCreateSemaphore(&dwin_new_data_flag, 0) != TRUE)
 8011794:	2100      	movs	r1, #0
 8011796:	483b      	ldr	r0, [pc, #236]	@ (8011884 <lgc_hmi_init+0x17c>)
 8011798:	f001 fd34 	bl	8013204 <osCreateSemaphore>
 801179c:	4603      	mov	r3, r0
 801179e:	2b01      	cmp	r3, #1
 80117a0:	d001      	beq.n	80117a6 <lgc_hmi_init+0x9e>
    {
        return ERROR_FAILURE;
 80117a2:	2301      	movs	r3, #1
 80117a4:	e04b      	b.n	801183e <lgc_hmi_init+0x136>
    }

    if(osCreateQueue(&hmi_msg, "hmi msg", sizeof(dwin_evt_t), 5) != TRUE)
 80117a6:	2305      	movs	r3, #5
 80117a8:	2210      	movs	r2, #16
 80117aa:	4937      	ldr	r1, [pc, #220]	@ (8011888 <lgc_hmi_init+0x180>)
 80117ac:	4837      	ldr	r0, [pc, #220]	@ (801188c <lgc_hmi_init+0x184>)
 80117ae:	f001 fda7 	bl	8013300 <osCreateQueue>
 80117b2:	4603      	mov	r3, r0
 80117b4:	2b01      	cmp	r3, #1
 80117b6:	d001      	beq.n	80117bc <lgc_hmi_init+0xb4>
    {
    	return ERROR_FAILURE;
 80117b8:	2301      	movs	r3, #1
 80117ba:	e040      	b.n	801183e <lgc_hmi_init+0x136>
    }

    params = OS_TASK_DEFAULT_PARAMS;
 80117bc:	4b22      	ldr	r3, [pc, #136]	@ (8011848 <lgc_hmi_init+0x140>)
 80117be:	463c      	mov	r4, r7
 80117c0:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80117c2:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    params.priority = DWIN_PROCESS_TASK_PRI;
 80117c6:	230b      	movs	r3, #11
 80117c8:	60fb      	str	r3, [r7, #12]
    params.stackSize = DWIN_PROCESS_TASK_STACK;
 80117ca:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80117ce:	60bb      	str	r3, [r7, #8]
    dwin_process_task = osCreateTask("DWIN Process", lgc_dwin_process_task_entry, NULL, &params);
 80117d0:	463b      	mov	r3, r7
 80117d2:	2200      	movs	r2, #0
 80117d4:	492e      	ldr	r1, [pc, #184]	@ (8011890 <lgc_hmi_init+0x188>)
 80117d6:	482f      	ldr	r0, [pc, #188]	@ (8011894 <lgc_hmi_init+0x18c>)
 80117d8:	f001 fc9e 	bl	8013118 <osCreateTask>
 80117dc:	4603      	mov	r3, r0
 80117de:	4a2e      	ldr	r2, [pc, #184]	@ (8011898 <lgc_hmi_init+0x190>)
 80117e0:	6013      	str	r3, [r2, #0]

    if (!dwin_process_task)
 80117e2:	4b2d      	ldr	r3, [pc, #180]	@ (8011898 <lgc_hmi_init+0x190>)
 80117e4:	681b      	ldr	r3, [r3, #0]
 80117e6:	2b00      	cmp	r3, #0
 80117e8:	d101      	bne.n	80117ee <lgc_hmi_init+0xe6>
    {
        return ERROR_FAILURE;
 80117ea:	2301      	movs	r3, #1
 80117ec:	e027      	b.n	801183e <lgc_hmi_init+0x136>
    }

    params = OS_TASK_DEFAULT_PARAMS;
 80117ee:	4b16      	ldr	r3, [pc, #88]	@ (8011848 <lgc_hmi_init+0x140>)
 80117f0:	463c      	mov	r4, r7
 80117f2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80117f4:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    params.priority = LGC_HMI_TASK_PRI;
 80117f8:	230a      	movs	r3, #10
 80117fa:	60fb      	str	r3, [r7, #12]
    params.stackSize = LGC_HMI_TASK_STACK;
 80117fc:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8011800:	60bb      	str	r3, [r7, #8]
    lgc_hmi_task = osCreateTask("HMI Task", lgc_hmi_task_entry, NULL, &params);
 8011802:	463b      	mov	r3, r7
 8011804:	2200      	movs	r2, #0
 8011806:	4925      	ldr	r1, [pc, #148]	@ (801189c <lgc_hmi_init+0x194>)
 8011808:	4825      	ldr	r0, [pc, #148]	@ (80118a0 <lgc_hmi_init+0x198>)
 801180a:	f001 fc85 	bl	8013118 <osCreateTask>
 801180e:	4603      	mov	r3, r0
 8011810:	4a24      	ldr	r2, [pc, #144]	@ (80118a4 <lgc_hmi_init+0x19c>)
 8011812:	6013      	str	r3, [r2, #0]

    if (!lgc_hmi_task)
 8011814:	4b23      	ldr	r3, [pc, #140]	@ (80118a4 <lgc_hmi_init+0x19c>)
 8011816:	681b      	ldr	r3, [r3, #0]
 8011818:	2b00      	cmp	r3, #0
 801181a:	d101      	bne.n	8011820 <lgc_hmi_init+0x118>
    {
        return ERROR_FAILURE;
 801181c:	2301      	movs	r3, #1
 801181e:	e00e      	b.n	801183e <lgc_hmi_init+0x136>
    }
    /*uart receive data*/
    HAL_UART_RegisterCallback(&huart6, HAL_UART_ERROR_CB_ID, lgc_dwin_uart_ErrorCallback);
 8011820:	4a21      	ldr	r2, [pc, #132]	@ (80118a8 <lgc_hmi_init+0x1a0>)
 8011822:	2104      	movs	r1, #4
 8011824:	4821      	ldr	r0, [pc, #132]	@ (80118ac <lgc_hmi_init+0x1a4>)
 8011826:	f7f4 fd49 	bl	80062bc <HAL_UART_RegisterCallback>

    HAL_UART_RegisterRxEventCallback(&huart6, lgc_dwin_uart_RxEventCallback);
 801182a:	4921      	ldr	r1, [pc, #132]	@ (80118b0 <lgc_hmi_init+0x1a8>)
 801182c:	481f      	ldr	r0, [pc, #124]	@ (80118ac <lgc_hmi_init+0x1a4>)
 801182e:	f7f4 fddd 	bl	80063ec <HAL_UART_RegisterRxEventCallback>

    /*start receive data*/
    HAL_UARTEx_ReceiveToIdle_DMA(&huart6, uart_rx, 128);
 8011832:	2280      	movs	r2, #128	@ 0x80
 8011834:	491f      	ldr	r1, [pc, #124]	@ (80118b4 <lgc_hmi_init+0x1ac>)
 8011836:	481d      	ldr	r0, [pc, #116]	@ (80118ac <lgc_hmi_init+0x1a4>)
 8011838:	f7f4 ffb0 	bl	800679c <HAL_UARTEx_ReceiveToIdle_DMA>

    return NO_ERROR;
 801183c:	2300      	movs	r3, #0
}
 801183e:	4618      	mov	r0, r3
 8011840:	3714      	adds	r7, #20
 8011842:	46bd      	mov	sp, r7
 8011844:	bd90      	pop	{r4, r7, pc}
 8011846:	bf00      	nop
 8011848:	08013738 	.word	0x08013738
 801184c:	20012508 	.word	0x20012508
 8011850:	0801158d 	.word	0x0801158d
 8011854:	080115cd 	.word	0x080115cd
 8011858:	080115dd 	.word	0x080115dd
 801185c:	080115f1 	.word	0x080115f1
 8011860:	0801162d 	.word	0x0801162d
 8011864:	08011605 	.word	0x08011605
 8011868:	08011641 	.word	0x08011641
 801186c:	08011659 	.word	0x08011659
 8011870:	20011f74 	.word	0x20011f74
 8011874:	20012374 	.word	0x20012374
 8011878:	2001246c 	.word	0x2001246c
 801187c:	20012434 	.word	0x20012434
 8011880:	20012400 	.word	0x20012400
 8011884:	20012450 	.word	0x20012450
 8011888:	0801364c 	.word	0x0801364c
 801188c:	20011f3c 	.word	0x20011f3c
 8011890:	0801166d 	.word	0x0801166d
 8011894:	08013654 	.word	0x08013654
 8011898:	20012528 	.word	0x20012528
 801189c:	0801153d 	.word	0x0801153d
 80118a0:	08013664 	.word	0x08013664
 80118a4:	2001252c 	.word	0x2001252c
 80118a8:	080116a9 	.word	0x080116a9
 80118ac:	20011318 	.word	0x20011318
 80118b0:	080116cd 	.word	0x080116cd
 80118b4:	20012488 	.word	0x20012488

080118b8 <lgc_hmi_send_msg>:

error_t lgc_hmi_send_msg(dwin_evt_t *evt)
{
 80118b8:	b580      	push	{r7, lr}
 80118ba:	b088      	sub	sp, #32
 80118bc:	af00      	add	r7, sp, #0
 80118be:	6078      	str	r0, [r7, #4]
    error_t err = NO_ERROR;
 80118c0:	2300      	movs	r3, #0
 80118c2:	83fb      	strh	r3, [r7, #30]

    dwin_evt_t msg = {0};
 80118c4:	f107 030c 	add.w	r3, r7, #12
 80118c8:	2200      	movs	r2, #0
 80118ca:	601a      	str	r2, [r3, #0]
 80118cc:	605a      	str	r2, [r3, #4]
 80118ce:	609a      	str	r2, [r3, #8]
 80118d0:	60da      	str	r2, [r3, #12]

    msg.addr = evt->addr;
 80118d2:	687b      	ldr	r3, [r7, #4]
 80118d4:	885b      	ldrh	r3, [r3, #2]
 80118d6:	81fb      	strh	r3, [r7, #14]
    msg.cmd = evt->cmd;
 80118d8:	687b      	ldr	r3, [r7, #4]
 80118da:	781b      	ldrb	r3, [r3, #0]
 80118dc:	733b      	strb	r3, [r7, #12]
    msg.len = evt->len;
 80118de:	687b      	ldr	r3, [r7, #4]
 80118e0:	791b      	ldrb	r3, [r3, #4]
 80118e2:	743b      	strb	r3, [r7, #16]
    msg.data_len = evt->data_len;
 80118e4:	687b      	ldr	r3, [r7, #4]
 80118e6:	899b      	ldrh	r3, [r3, #12]
 80118e8:	833b      	strh	r3, [r7, #24]
    /*allocate memory*/
    msg.data = osAllocMem(evt->data_len);
 80118ea:	687b      	ldr	r3, [r7, #4]
 80118ec:	899b      	ldrh	r3, [r3, #12]
 80118ee:	4618      	mov	r0, r3
 80118f0:	f000 f8ba 	bl	8011a68 <osAllocMem>
 80118f4:	4603      	mov	r3, r0
 80118f6:	617b      	str	r3, [r7, #20]
    if (!msg.data)
 80118f8:	697b      	ldr	r3, [r7, #20]
 80118fa:	2b00      	cmp	r3, #0
 80118fc:	d101      	bne.n	8011902 <lgc_hmi_send_msg+0x4a>
    {
        return ERROR_FAILURE;
 80118fe:	2301      	movs	r3, #1
 8011900:	e012      	b.n	8011928 <lgc_hmi_send_msg+0x70>
    }
    memcpy(msg.data, evt->data, evt->data_len);
 8011902:	6978      	ldr	r0, [r7, #20]
 8011904:	687b      	ldr	r3, [r7, #4]
 8011906:	6899      	ldr	r1, [r3, #8]
 8011908:	687b      	ldr	r3, [r7, #4]
 801190a:	899b      	ldrh	r3, [r3, #12]
 801190c:	461a      	mov	r2, r3
 801190e:	f001 fdbd 	bl	801348c <memcpy>

    // send message
    err = osSendToQueue(&hmi_msg, &msg, 1000);
 8011912:	f107 030c 	add.w	r3, r7, #12
 8011916:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 801191a:	4619      	mov	r1, r3
 801191c:	4804      	ldr	r0, [pc, #16]	@ (8011930 <lgc_hmi_send_msg+0x78>)
 801191e:	f001 fd23 	bl	8013368 <osSendToQueue>
 8011922:	4603      	mov	r3, r0
 8011924:	83fb      	strh	r3, [r7, #30]

    return err;
 8011926:	8bfb      	ldrh	r3, [r7, #30]
}
 8011928:	4618      	mov	r0, r3
 801192a:	3720      	adds	r7, #32
 801192c:	46bd      	mov	sp, r7
 801192e:	bd80      	pop	{r7, pc}
 8011930:	20011f3c 	.word	0x20011f3c

08011934 <lgc_system_init>:
extern uint8_t osPoolInit(void *pointer);

static OsTaskId lgc_main_task = NULL;

error_t lgc_system_init(void *memory)
{
 8011934:	b590      	push	{r4, r7, lr}
 8011936:	b089      	sub	sp, #36	@ 0x24
 8011938:	af00      	add	r7, sp, #0
 801193a:	6078      	str	r0, [r7, #4]
	error_t ret = NO_ERROR;
 801193c:	2300      	movs	r3, #0
 801193e:	83fb      	strh	r3, [r7, #30]
	OsTaskParameters params = OS_TASK_DEFAULT_PARAMS;
 8011940:	4b1e      	ldr	r3, [pc, #120]	@ (80119bc <lgc_system_init+0x88>)
 8011942:	f107 040c 	add.w	r4, r7, #12
 8011946:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8011948:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	//memory pool init
	osPoolInit(memory);
 801194c:	6878      	ldr	r0, [r7, #4]
 801194e:	f000 f867 	bl	8011a20 <osPoolInit>

	//init interfaces

	//HMI
	ret = lgc_hmi_init();
 8011952:	f7ff fed9 	bl	8011708 <lgc_hmi_init>
 8011956:	4603      	mov	r3, r0
 8011958:	83fb      	strh	r3, [r7, #30]
	if( ret != NO_ERROR)
 801195a:	8bfb      	ldrh	r3, [r7, #30]
 801195c:	2b00      	cmp	r3, #0
 801195e:	d001      	beq.n	8011964 <lgc_system_init+0x30>
	{
		return ret;
 8011960:	8bfb      	ldrh	r3, [r7, #30]
 8011962:	e027      	b.n	80119b4 <lgc_system_init+0x80>
	}
	//PRINTER

	ret = lgc_printer_init();
 8011964:	f000 f8c8 	bl	8011af8 <lgc_printer_init>
 8011968:	4603      	mov	r3, r0
 801196a:	83fb      	strh	r3, [r7, #30]

	if(ret != NO_ERROR)
 801196c:	8bfb      	ldrh	r3, [r7, #30]
 801196e:	2b00      	cmp	r3, #0
 8011970:	d001      	beq.n	8011976 <lgc_system_init+0x42>
	{
		return ret;
 8011972:	8bfb      	ldrh	r3, [r7, #30]
 8011974:	e01e      	b.n	80119b4 <lgc_system_init+0x80>
	}

	//modbus
	ret = lgc_interface_modbus_init();
 8011976:	f001 f877 	bl	8012a68 <lgc_interface_modbus_init>
 801197a:	4603      	mov	r3, r0
 801197c:	83fb      	strh	r3, [r7, #30]

	if(ret != NO_ERROR)
 801197e:	8bfb      	ldrh	r3, [r7, #30]
 8011980:	2b00      	cmp	r3, #0
 8011982:	d001      	beq.n	8011988 <lgc_system_init+0x54>
	{
		return ret;
 8011984:	8bfb      	ldrh	r3, [r7, #30]
 8011986:	e015      	b.n	80119b4 <lgc_system_init+0x80>
	}

	//main task init
	params.priority = LGC_MAIN_TASK_PRI;
 8011988:	230a      	movs	r3, #10
 801198a:	61bb      	str	r3, [r7, #24]
	params.stackSize = LGC_MAIN_TASK_STACK;
 801198c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8011990:	617b      	str	r3, [r7, #20]

	lgc_main_task = osCreateTask("main", lgc_main_task_entry, NULL, &params);
 8011992:	f107 030c 	add.w	r3, r7, #12
 8011996:	2200      	movs	r2, #0
 8011998:	4909      	ldr	r1, [pc, #36]	@ (80119c0 <lgc_system_init+0x8c>)
 801199a:	480a      	ldr	r0, [pc, #40]	@ (80119c4 <lgc_system_init+0x90>)
 801199c:	f001 fbbc 	bl	8013118 <osCreateTask>
 80119a0:	4603      	mov	r3, r0
 80119a2:	4a09      	ldr	r2, [pc, #36]	@ (80119c8 <lgc_system_init+0x94>)
 80119a4:	6013      	str	r3, [r2, #0]

	if(!lgc_main_task)
 80119a6:	4b08      	ldr	r3, [pc, #32]	@ (80119c8 <lgc_system_init+0x94>)
 80119a8:	681b      	ldr	r3, [r3, #0]
 80119aa:	2b00      	cmp	r3, #0
 80119ac:	d101      	bne.n	80119b2 <lgc_system_init+0x7e>
	{
		return ERROR_FAILURE;
 80119ae:	2301      	movs	r3, #1
 80119b0:	e000      	b.n	80119b4 <lgc_system_init+0x80>
	}

	return ret;
 80119b2:	8bfb      	ldrh	r3, [r7, #30]
}
 80119b4:	4618      	mov	r0, r3
 80119b6:	3724      	adds	r7, #36	@ 0x24
 80119b8:	46bd      	mov	sp, r7
 80119ba:	bd90      	pop	{r4, r7, pc}
 80119bc:	08013738 	.word	0x08013738
 80119c0:	080119cd 	.word	0x080119cd
 80119c4:	08013670 	.word	0x08013670
 80119c8:	20012530 	.word	0x20012530

080119cc <lgc_main_task_entry>:

//-------------------------------------------------------------------------------
// task definition
//-------------------------------------------------------------------------------
void lgc_main_task_entry(void *param)
{
 80119cc:	b580      	push	{r7, lr}
 80119ce:	b084      	sub	sp, #16
 80119d0:	af00      	add	r7, sp, #0
 80119d2:	6078      	str	r0, [r7, #4]
	error_t err = NO_ERROR;
 80119d4:	2300      	movs	r3, #0
 80119d6:	81bb      	strh	r3, [r7, #12]

    for (;;)
    {
    	for(uint8_t i = 0; i<LGC_SENSOR_NUMBER; i++)
 80119d8:	2300      	movs	r3, #0
 80119da:	73fb      	strb	r3, [r7, #15]
 80119dc:	e015      	b.n	8011a0a <lgc_main_task_entry+0x3e>
    	{
    		err = lgc_modbus_read_holding_regs(i +1 , 45, &data.sensor[i], 1);
 80119de:	7bfb      	ldrb	r3, [r7, #15]
 80119e0:	3301      	adds	r3, #1
 80119e2:	b2d8      	uxtb	r0, r3
 80119e4:	7bfb      	ldrb	r3, [r7, #15]
 80119e6:	005b      	lsls	r3, r3, #1
 80119e8:	4a0c      	ldr	r2, [pc, #48]	@ (8011a1c <lgc_main_task_entry+0x50>)
 80119ea:	441a      	add	r2, r3
 80119ec:	2301      	movs	r3, #1
 80119ee:	212d      	movs	r1, #45	@ 0x2d
 80119f0:	f001 f8c0 	bl	8012b74 <lgc_modbus_read_holding_regs>
 80119f4:	4603      	mov	r3, r0
 80119f6:	81bb      	strh	r3, [r7, #12]

    		if( err!= NO_ERROR)
 80119f8:	89bb      	ldrh	r3, [r7, #12]
 80119fa:	2b00      	cmp	r3, #0
 80119fc:	d002      	beq.n	8011a04 <lgc_main_task_entry+0x38>
    		{
    			osDelayTask(50);
 80119fe:	2032      	movs	r0, #50	@ 0x32
 8011a00:	f001 fbea 	bl	80131d8 <osDelayTask>
    	for(uint8_t i = 0; i<LGC_SENSOR_NUMBER; i++)
 8011a04:	7bfb      	ldrb	r3, [r7, #15]
 8011a06:	3301      	adds	r3, #1
 8011a08:	73fb      	strb	r3, [r7, #15]
 8011a0a:	7bfb      	ldrb	r3, [r7, #15]
 8011a0c:	2b0a      	cmp	r3, #10
 8011a0e:	d9e6      	bls.n	80119de <lgc_main_task_entry+0x12>
    		}
    	}
        /* code */
        osDelayTask(1000);
 8011a10:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8011a14:	f001 fbe0 	bl	80131d8 <osDelayTask>
    	for(uint8_t i = 0; i<LGC_SENSOR_NUMBER; i++)
 8011a18:	e7de      	b.n	80119d8 <lgc_main_task_entry+0xc>
 8011a1a:	bf00      	nop
 8011a1c:	20012534 	.word	0x20012534

08011a20 <osPoolInit>:
 * @param[in] pointer Pointer to RTOS memory pool (ThreadX only)
 * @return NO_ERROR on success, error code otherwise
 */
#if defined(USE_THREADX)
uint8_t osPoolInit(void *pointer)
{
 8011a20:	b580      	push	{r7, lr}
 8011a22:	b082      	sub	sp, #8
 8011a24:	af00      	add	r7, sp, #0
 8011a26:	6078      	str	r0, [r7, #4]
#else
uint8_t osPoolInit(void)
{
#endif

	if(tcs_bsp_mem_init == 1)
 8011a28:	4b0c      	ldr	r3, [pc, #48]	@ (8011a5c <osPoolInit+0x3c>)
 8011a2a:	781b      	ldrb	r3, [r3, #0]
 8011a2c:	2b01      	cmp	r3, #1
 8011a2e:	d101      	bne.n	8011a34 <osPoolInit+0x14>
	{
		return NO_ERROR;
 8011a30:	2300      	movs	r3, #0
 8011a32:	e00e      	b.n	8011a52 <osPoolInit+0x32>
	}
    if (osCreateMutex(&mutex) != TRUE) {
 8011a34:	480a      	ldr	r0, [pc, #40]	@ (8011a60 <osPoolInit+0x40>)
 8011a36:	f001 fc33 	bl	80132a0 <osCreateMutex>
 8011a3a:	4603      	mov	r3, r0
 8011a3c:	2b01      	cmp	r3, #1
 8011a3e:	d001      	beq.n	8011a44 <osPoolInit+0x24>
        return TX_MUTEX_ERROR;
 8011a40:	231c      	movs	r3, #28
 8011a42:	e006      	b.n	8011a52 <osPoolInit+0x32>
    }
#if defined(USE_THREADX)
    app_byte_pool = (TX_BYTE_POOL *)pointer;
 8011a44:	4a07      	ldr	r2, [pc, #28]	@ (8011a64 <osPoolInit+0x44>)
 8011a46:	687b      	ldr	r3, [r7, #4]
 8011a48:	6013      	str	r3, [r2, #0]
#endif
    tcs_bsp_mem_init = 1;
 8011a4a:	4b04      	ldr	r3, [pc, #16]	@ (8011a5c <osPoolInit+0x3c>)
 8011a4c:	2201      	movs	r2, #1
 8011a4e:	701a      	strb	r2, [r3, #0]
    return NO_ERROR;
 8011a50:	2300      	movs	r3, #0
}
 8011a52:	4618      	mov	r0, r3
 8011a54:	3708      	adds	r7, #8
 8011a56:	46bd      	mov	sp, r7
 8011a58:	bd80      	pop	{r7, pc}
 8011a5a:	bf00      	nop
 8011a5c:	20012584 	.word	0x20012584
 8011a60:	2001254c 	.word	0x2001254c
 8011a64:	20012580 	.word	0x20012580

08011a68 <osAllocMem>:
 * @brief Allocate a memory block from the pool (thread-safe).
 * @param[in] size Number of bytes to allocate
 * @return Pointer to allocated memory, or NULL on failure
 */
void *osAllocMem(size_t size)
{
 8011a68:	b580      	push	{r7, lr}
 8011a6a:	b084      	sub	sp, #16
 8011a6c:	af00      	add	r7, sp, #0
 8011a6e:	6078      	str	r0, [r7, #4]
    void *p;
    /* Enter critical section */
    osAcquireMutex(&mutex);
 8011a70:	480b      	ldr	r0, [pc, #44]	@ (8011aa0 <osAllocMem+0x38>)
 8011a72:	f001 fc2d 	bl	80132d0 <osAcquireMutex>
    /* Allocate a memory block */
#if defined(USE_THREADX)
    if (tx_byte_allocate(app_byte_pool, (void **)&p, size, TX_NO_WAIT) != TX_SUCCESS) {
 8011a76:	4b0b      	ldr	r3, [pc, #44]	@ (8011aa4 <osAllocMem+0x3c>)
 8011a78:	6818      	ldr	r0, [r3, #0]
 8011a7a:	f107 010c 	add.w	r1, r7, #12
 8011a7e:	2300      	movs	r3, #0
 8011a80:	687a      	ldr	r2, [r7, #4]
 8011a82:	f7fa fca5 	bl	800c3d0 <_txe_byte_allocate>
 8011a86:	4603      	mov	r3, r0
 8011a88:	2b00      	cmp	r3, #0
 8011a8a:	d001      	beq.n	8011a90 <osAllocMem+0x28>
        p = NULL;
 8011a8c:	2300      	movs	r3, #0
 8011a8e:	60fb      	str	r3, [r7, #12]
    }
#else
    /* Add other RTOS or generic allocation here if needed */
#endif
    /* Leave critical section */
    osReleaseMutex(&mutex);
 8011a90:	4803      	ldr	r0, [pc, #12]	@ (8011aa0 <osAllocMem+0x38>)
 8011a92:	f001 fc2a 	bl	80132ea <osReleaseMutex>
    /* Return a pointer to the newly allocated memory block */
    return p;
 8011a96:	68fb      	ldr	r3, [r7, #12]
}
 8011a98:	4618      	mov	r0, r3
 8011a9a:	3710      	adds	r7, #16
 8011a9c:	46bd      	mov	sp, r7
 8011a9e:	bd80      	pop	{r7, pc}
 8011aa0:	2001254c 	.word	0x2001254c
 8011aa4:	20012580 	.word	0x20012580

08011aa8 <osFreeMem>:
/**
 * @brief Release a previously allocated memory block.
 * @param[in] p Previously allocated memory block to be freed
 */
void osFreeMem(void *p)
{
 8011aa8:	b580      	push	{r7, lr}
 8011aaa:	b082      	sub	sp, #8
 8011aac:	af00      	add	r7, sp, #0
 8011aae:	6078      	str	r0, [r7, #4]
    /* Make sure the pointer is valid */
    if (p != NULL)
 8011ab0:	687b      	ldr	r3, [r7, #4]
 8011ab2:	2b00      	cmp	r3, #0
 8011ab4:	d00d      	beq.n	8011ad2 <osFreeMem+0x2a>
    {
        /* Enter critical section */
        osAcquireMutex(&mutex);
 8011ab6:	4809      	ldr	r0, [pc, #36]	@ (8011adc <osFreeMem+0x34>)
 8011ab8:	f001 fc0a 	bl	80132d0 <osAcquireMutex>
        /* Free memory block */
#if defined(USE_THREADX)
        if (tx_byte_release(p) == TX_SUCCESS) {
 8011abc:	6878      	ldr	r0, [r7, #4]
 8011abe:	f7fa fd9b 	bl	800c5f8 <_txe_byte_release>
 8011ac2:	4603      	mov	r3, r0
 8011ac4:	2b00      	cmp	r3, #0
 8011ac6:	d101      	bne.n	8011acc <osFreeMem+0x24>
            p = NULL;
 8011ac8:	2300      	movs	r3, #0
 8011aca:	607b      	str	r3, [r7, #4]
        }
#else
        /* Add other RTOS or generic free here if needed */
#endif
        /* Leave critical section */
        osReleaseMutex(&mutex);
 8011acc:	4803      	ldr	r0, [pc, #12]	@ (8011adc <osFreeMem+0x34>)
 8011ace:	f001 fc0c 	bl	80132ea <osReleaseMutex>
    }
}
 8011ad2:	bf00      	nop
 8011ad4:	3708      	adds	r7, #8
 8011ad6:	46bd      	mov	sp, r7
 8011ad8:	bd80      	pop	{r7, pc}
 8011ada:	bf00      	nop
 8011adc:	2001254c 	.word	0x2001254c

08011ae0 <printer_delay>:
}
//-------------------------------------------------------------------------------
// private function definition
//-------------------------------------------------------------------------------
static void printer_delay(uint32_t ms)
{
 8011ae0:	b580      	push	{r7, lr}
 8011ae2:	b082      	sub	sp, #8
 8011ae4:	af00      	add	r7, sp, #0
 8011ae6:	6078      	str	r0, [r7, #4]
	osDelayTask(ms);
 8011ae8:	6878      	ldr	r0, [r7, #4]
 8011aea:	f001 fb75 	bl	80131d8 <osDelayTask>
}
 8011aee:	bf00      	nop
 8011af0:	3708      	adds	r7, #8
 8011af2:	46bd      	mov	sp, r7
 8011af4:	bd80      	pop	{r7, pc}
	...

08011af8 <lgc_printer_init>:
//-------------------------------------------------------------------------------
// public
//-------------------------------------------------------------------------------
error_t lgc_printer_init(void)
{
 8011af8:	b590      	push	{r4, r7, lr}
 8011afa:	b087      	sub	sp, #28
 8011afc:	af00      	add	r7, sp, #0
	OsTaskParameters params = OS_TASK_DEFAULT_PARAMS;
 8011afe:	4b12      	ldr	r3, [pc, #72]	@ (8011b48 <lgc_printer_init+0x50>)
 8011b00:	1d3c      	adds	r4, r7, #4
 8011b02:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8011b04:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	error_t err = NO_ERROR;
 8011b08:	2300      	movs	r3, #0
 8011b0a:	82fb      	strh	r3, [r7, #22]

	esc_pos_init(&printer, lgc_interface_printer_writeData, printer_delay, PRINTER_80MM);
 8011b0c:	2301      	movs	r3, #1
 8011b0e:	4a0f      	ldr	r2, [pc, #60]	@ (8011b4c <lgc_printer_init+0x54>)
 8011b10:	490f      	ldr	r1, [pc, #60]	@ (8011b50 <lgc_printer_init+0x58>)
 8011b12:	4810      	ldr	r0, [pc, #64]	@ (8011b54 <lgc_printer_init+0x5c>)
 8011b14:	f001 f854 	bl	8012bc0 <esc_pos_init>



	params.priority = LGC_PRINTER_TASK_PRI;
 8011b18:	230a      	movs	r3, #10
 8011b1a:	613b      	str	r3, [r7, #16]
	params.stackSize = LGC_PRINTER_TASK_STACK;
 8011b1c:	2380      	movs	r3, #128	@ 0x80
 8011b1e:	60fb      	str	r3, [r7, #12]

	lgc_printer_task = osCreateTask("printer", lgc_printer_task_entry, NULL, &params);
 8011b20:	1d3b      	adds	r3, r7, #4
 8011b22:	2200      	movs	r2, #0
 8011b24:	490c      	ldr	r1, [pc, #48]	@ (8011b58 <lgc_printer_init+0x60>)
 8011b26:	480d      	ldr	r0, [pc, #52]	@ (8011b5c <lgc_printer_init+0x64>)
 8011b28:	f001 faf6 	bl	8013118 <osCreateTask>
 8011b2c:	4603      	mov	r3, r0
 8011b2e:	4a0c      	ldr	r2, [pc, #48]	@ (8011b60 <lgc_printer_init+0x68>)
 8011b30:	6013      	str	r3, [r2, #0]

	if(!lgc_printer_task)
 8011b32:	4b0b      	ldr	r3, [pc, #44]	@ (8011b60 <lgc_printer_init+0x68>)
 8011b34:	681b      	ldr	r3, [r3, #0]
 8011b36:	2b00      	cmp	r3, #0
 8011b38:	d101      	bne.n	8011b3e <lgc_printer_init+0x46>
	{
		err = ERROR_FAILURE;
 8011b3a:	2301      	movs	r3, #1
 8011b3c:	82fb      	strh	r3, [r7, #22]
	}

	return err;
 8011b3e:	8afb      	ldrh	r3, [r7, #22]
}
 8011b40:	4618      	mov	r0, r3
 8011b42:	371c      	adds	r7, #28
 8011b44:	46bd      	mov	sp, r7
 8011b46:	bd90      	pop	{r4, r7, pc}
 8011b48:	08013738 	.word	0x08013738
 8011b4c:	08011ae1 	.word	0x08011ae1
 8011b50:	08012e65 	.word	0x08012e65
 8011b54:	20012588 	.word	0x20012588
 8011b58:	08011b65 	.word	0x08011b65
 8011b5c:	08013678 	.word	0x08013678
 8011b60:	2001259c 	.word	0x2001259c

08011b64 <lgc_printer_task_entry>:


static void lgc_printer_task_entry(void *params)
{
 8011b64:	b580      	push	{r7, lr}
 8011b66:	b082      	sub	sp, #8
 8011b68:	af00      	add	r7, sp, #0
 8011b6a:	6078      	str	r0, [r7, #4]
	/*wait for printer connected*/
	do
	{
		//delay
		osDelayTask(100);
 8011b6c:	2064      	movs	r0, #100	@ 0x64
 8011b6e:	f001 fb33 	bl	80131d8 <osDelayTask>
		//verify
	}while(lgc_interface_printer_connected() == 0);
 8011b72:	f001 f99d 	bl	8012eb0 <lgc_interface_printer_connected>
 8011b76:	4603      	mov	r3, r0
 8011b78:	2b00      	cmp	r3, #0
 8011b7a:	d0f7      	beq.n	8011b6c <lgc_printer_task_entry+0x8>
	//printer is ready
	osDelayTask(50);
 8011b7c:	2032      	movs	r0, #50	@ 0x32
 8011b7e:	f001 fb2b 	bl	80131d8 <osDelayTask>

	esc_pos_set_align(&printer, ALIGN_CENTER);
 8011b82:	2101      	movs	r1, #1
 8011b84:	4811      	ldr	r0, [pc, #68]	@ (8011bcc <lgc_printer_task_entry+0x68>)
 8011b86:	f001 f8c5 	bl	8012d14 <esc_pos_set_align>
	esc_pos_print_text(&printer, (char *)"\rHOL MUNDO\r\n");
 8011b8a:	4911      	ldr	r1, [pc, #68]	@ (8011bd0 <lgc_printer_task_entry+0x6c>)
 8011b8c:	480f      	ldr	r0, [pc, #60]	@ (8011bcc <lgc_printer_task_entry+0x68>)
 8011b8e:	f001 f8d9 	bl	8012d44 <esc_pos_print_text>
	esc_pos_print_text(&printer, (char *)"\rHOL MUNDO1\r\n");
 8011b92:	4910      	ldr	r1, [pc, #64]	@ (8011bd4 <lgc_printer_task_entry+0x70>)
 8011b94:	480d      	ldr	r0, [pc, #52]	@ (8011bcc <lgc_printer_task_entry+0x68>)
 8011b96:	f001 f8d5 	bl	8012d44 <esc_pos_print_text>
	esc_pos_print_text(&printer, (char *)"\rHOL MUNDO2\r\n");
 8011b9a:	490f      	ldr	r1, [pc, #60]	@ (8011bd8 <lgc_printer_task_entry+0x74>)
 8011b9c:	480b      	ldr	r0, [pc, #44]	@ (8011bcc <lgc_printer_task_entry+0x68>)
 8011b9e:	f001 f8d1 	bl	8012d44 <esc_pos_print_text>
	esc_pos_print_text(&printer, (char *)"\rHOL MUNDO3\r\n");
 8011ba2:	490e      	ldr	r1, [pc, #56]	@ (8011bdc <lgc_printer_task_entry+0x78>)
 8011ba4:	4809      	ldr	r0, [pc, #36]	@ (8011bcc <lgc_printer_task_entry+0x68>)
 8011ba6:	f001 f8cd 	bl	8012d44 <esc_pos_print_text>
	esc_pos_print_text(&printer, (char *)"\rHOL MUNDO4\r\n");
 8011baa:	490d      	ldr	r1, [pc, #52]	@ (8011be0 <lgc_printer_task_entry+0x7c>)
 8011bac:	4807      	ldr	r0, [pc, #28]	@ (8011bcc <lgc_printer_task_entry+0x68>)
 8011bae:	f001 f8c9 	bl	8012d44 <esc_pos_print_text>
	esc_pos_set_align(&printer, ALIGN_LEFT);
 8011bb2:	2100      	movs	r1, #0
 8011bb4:	4805      	ldr	r0, [pc, #20]	@ (8011bcc <lgc_printer_task_entry+0x68>)
 8011bb6:	f001 f8ad 	bl	8012d14 <esc_pos_set_align>
	esc_pos_cut(&printer, false);
 8011bba:	2100      	movs	r1, #0
 8011bbc:	4803      	ldr	r0, [pc, #12]	@ (8011bcc <lgc_printer_task_entry+0x68>)
 8011bbe:	f001 f88a 	bl	8012cd6 <esc_pos_cut>

	for(;;)
	{
		osDelayTask(1000);
 8011bc2:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8011bc6:	f001 fb07 	bl	80131d8 <osDelayTask>
 8011bca:	e7fa      	b.n	8011bc2 <lgc_printer_task_entry+0x5e>
 8011bcc:	20012588 	.word	0x20012588
 8011bd0:	08013680 	.word	0x08013680
 8011bd4:	08013690 	.word	0x08013690
 8011bd8:	080136a0 	.word	0x080136a0
 8011bdc:	080136b0 	.word	0x080136b0
 8011be0:	080136c0 	.word	0x080136c0

08011be4 <_dwin_handle_frame>:
    }
    return ret;
}

static void _dwin_handle_frame(dwin_t *hdl, uint8_t *payload, uint8_t len)
{
 8011be4:	b580      	push	{r7, lr}
 8011be6:	b092      	sub	sp, #72	@ 0x48
 8011be8:	af00      	add	r7, sp, #0
 8011bea:	60f8      	str	r0, [r7, #12]
 8011bec:	60b9      	str	r1, [r7, #8]
 8011bee:	4613      	mov	r3, r2
 8011bf0:	71fb      	strb	r3, [r7, #7]
    if (len < 1)
 8011bf2:	79fb      	ldrb	r3, [r7, #7]
 8011bf4:	2b00      	cmp	r3, #0
 8011bf6:	f000 80cf 	beq.w	8011d98 <_dwin_handle_frame+0x1b4>
        return;

    uint8_t cmd = payload[0];
 8011bfa:	68bb      	ldr	r3, [r7, #8]
 8011bfc:	781b      	ldrb	r3, [r3, #0]
 8011bfe:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47

    /* ---------------------------------------------------------------------- */
    /* Special Case: Write Confirmation "OK" (0x82 0x4F 0x4B)                 */
    /* The screen replies with 0x82 0x4F('O') 0x4B('K') if write was success. */
    /* ---------------------------------------------------------------------- */
    if (cmd == DWIN_CMD_WRITE_VP && len == 3 && payload[1] == 0x4F && payload[2] == 0x4B)
 8011c02:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8011c06:	2b82      	cmp	r3, #130	@ 0x82
 8011c08:	d120      	bne.n	8011c4c <_dwin_handle_frame+0x68>
 8011c0a:	79fb      	ldrb	r3, [r7, #7]
 8011c0c:	2b03      	cmp	r3, #3
 8011c0e:	d11d      	bne.n	8011c4c <_dwin_handle_frame+0x68>
 8011c10:	68bb      	ldr	r3, [r7, #8]
 8011c12:	3301      	adds	r3, #1
 8011c14:	781b      	ldrb	r3, [r3, #0]
 8011c16:	2b4f      	cmp	r3, #79	@ 0x4f
 8011c18:	d118      	bne.n	8011c4c <_dwin_handle_frame+0x68>
 8011c1a:	68bb      	ldr	r3, [r7, #8]
 8011c1c:	3302      	adds	r3, #2
 8011c1e:	781b      	ldrb	r3, [r3, #0]
 8011c20:	2b4b      	cmp	r3, #75	@ 0x4b
 8011c22:	d113      	bne.n	8011c4c <_dwin_handle_frame+0x68>
    {
#if DWIN_WAIT_FOR_WRITE_RESPONSE
        if (hdl->waiting_ack)
 8011c24:	68fb      	ldr	r3, [r7, #12]
 8011c26:	f893 307e 	ldrb.w	r3, [r3, #126]	@ 0x7e
 8011c2a:	b2db      	uxtb	r3, r3
 8011c2c:	2b00      	cmp	r3, #0
 8011c2e:	f000 80b5 	beq.w	8011d9c <_dwin_handle_frame+0x1b8>
        {
            hdl->waiting_ack = false;
 8011c32:	68fb      	ldr	r3, [r7, #12]
 8011c34:	2200      	movs	r2, #0
 8011c36:	f883 207e 	strb.w	r2, [r3, #126]	@ 0x7e
            if (hdl->iface.sem_signal)
 8011c3a:	68fb      	ldr	r3, [r7, #12]
 8011c3c:	695b      	ldr	r3, [r3, #20]
 8011c3e:	2b00      	cmp	r3, #0
 8011c40:	f000 80ac 	beq.w	8011d9c <_dwin_handle_frame+0x1b8>
                hdl->iface.sem_signal();
 8011c44:	68fb      	ldr	r3, [r7, #12]
 8011c46:	695b      	ldr	r3, [r3, #20]
 8011c48:	4798      	blx	r3
        }
#endif
        // Do NOT propagate this as a user event; it's internal protocol signaling.
        return;
 8011c4a:	e0a7      	b.n	8011d9c <_dwin_handle_frame+0x1b8>
    }

    /* ---------------------------------------------------------------------- */
    /* Case: Variable Read Response (0x83)                                    */
    /* ---------------------------------------------------------------------- */
    if (cmd == DWIN_CMD_READ_VP)
 8011c4c:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8011c50:	2b83      	cmp	r3, #131	@ 0x83
 8011c52:	d16a      	bne.n	8011d2a <_dwin_handle_frame+0x146>
    {
        if (len < 3)
 8011c54:	79fb      	ldrb	r3, [r7, #7]
 8011c56:	2b02      	cmp	r3, #2
 8011c58:	f240 80a2 	bls.w	8011da0 <_dwin_handle_frame+0x1bc>
            return;

        uint16_t vp = (payload[1] << 8) | payload[2];
 8011c5c:	68bb      	ldr	r3, [r7, #8]
 8011c5e:	3301      	adds	r3, #1
 8011c60:	781b      	ldrb	r3, [r3, #0]
 8011c62:	b21b      	sxth	r3, r3
 8011c64:	021b      	lsls	r3, r3, #8
 8011c66:	b21a      	sxth	r2, r3
 8011c68:	68bb      	ldr	r3, [r7, #8]
 8011c6a:	3302      	adds	r3, #2
 8011c6c:	781b      	ldrb	r3, [r3, #0]
 8011c6e:	b21b      	sxth	r3, r3
 8011c70:	4313      	orrs	r3, r2
 8011c72:	b21b      	sxth	r3, r3
 8011c74:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
        uint8_t len_data = payload[3]; // Length in WORDS
 8011c78:	68bb      	ldr	r3, [r7, #8]
 8011c7a:	78db      	ldrb	r3, [r3, #3]
 8011c7c:	f887 3041 	strb.w	r3, [r7, #65]	@ 0x41
        uint8_t *raw_data = &payload[4];
 8011c80:	68bb      	ldr	r3, [r7, #8]
 8011c82:	3304      	adds	r3, #4
 8011c84:	63fb      	str	r3, [r7, #60]	@ 0x3c
        uint8_t raw_len_bytes = len - 4;
 8011c86:	79fb      	ldrb	r3, [r7, #7]
 8011c88:	3b04      	subs	r3, #4
 8011c8a:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b

        /* 1. Check for synchronous Read Transaction */
        if (hdl->waiting_response && hdl->pending_read_addr == vp)
 8011c8e:	68fb      	ldr	r3, [r7, #12]
 8011c90:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 8011c94:	b2db      	uxtb	r3, r3
 8011c96:	2b00      	cmp	r3, #0
 8011c98:	d029      	beq.n	8011cee <_dwin_handle_frame+0x10a>
 8011c9a:	68fb      	ldr	r3, [r7, #12]
 8011c9c:	f8b3 3080 	ldrh.w	r3, [r3, #128]	@ 0x80
 8011ca0:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 8011ca4:	429a      	cmp	r2, r3
 8011ca6:	d122      	bne.n	8011cee <_dwin_handle_frame+0x10a>
        {
            size_t copy_len = (raw_len_bytes < hdl->response_dest_len) ? raw_len_bytes : hdl->response_dest_len;
 8011ca8:	68fb      	ldr	r3, [r7, #12]
 8011caa:	f893 3088 	ldrb.w	r3, [r3, #136]	@ 0x88
 8011cae:	f897 203b 	ldrb.w	r2, [r7, #59]	@ 0x3b
 8011cb2:	4293      	cmp	r3, r2
 8011cb4:	bf28      	it	cs
 8011cb6:	4613      	movcs	r3, r2
 8011cb8:	b2db      	uxtb	r3, r3
 8011cba:	637b      	str	r3, [r7, #52]	@ 0x34
            if (hdl->response_dest_buf)
 8011cbc:	68fb      	ldr	r3, [r7, #12]
 8011cbe:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8011cc2:	2b00      	cmp	r3, #0
 8011cc4:	d007      	beq.n	8011cd6 <_dwin_handle_frame+0xf2>
            {
                memcpy(hdl->response_dest_buf, raw_data, copy_len);
 8011cc6:	68fb      	ldr	r3, [r7, #12]
 8011cc8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8011ccc:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8011cce:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8011cd0:	4618      	mov	r0, r3
 8011cd2:	f001 fbdb 	bl	801348c <memcpy>
            }
            hdl->waiting_response = false;
 8011cd6:	68fb      	ldr	r3, [r7, #12]
 8011cd8:	2200      	movs	r2, #0
 8011cda:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d
            if (hdl->iface.sem_signal)
 8011cde:	68fb      	ldr	r3, [r7, #12]
 8011ce0:	695b      	ldr	r3, [r3, #20]
 8011ce2:	2b00      	cmp	r3, #0
 8011ce4:	d05e      	beq.n	8011da4 <_dwin_handle_frame+0x1c0>
                hdl->iface.sem_signal();
 8011ce6:	68fb      	ldr	r3, [r7, #12]
 8011ce8:	695b      	ldr	r3, [r3, #20]
 8011cea:	4798      	blx	r3
        {
 8011cec:	e05a      	b.n	8011da4 <_dwin_handle_frame+0x1c0>
        }
        /* 2. Dispatch Async Callback (e.g. unsolicited events) */
        else if (hdl->event_callback)
 8011cee:	68fb      	ldr	r3, [r7, #12]
 8011cf0:	6a1b      	ldr	r3, [r3, #32]
 8011cf2:	2b00      	cmp	r3, #0
 8011cf4:	d059      	beq.n	8011daa <_dwin_handle_frame+0x1c6>
        {
            dwin_evt_t evt;
            evt.cmd = cmd;
 8011cf6:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8011cfa:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
            evt.addr = vp;
 8011cfe:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8011d02:	84fb      	strh	r3, [r7, #38]	@ 0x26
            evt.len = len_data;
 8011d04:	f897 3041 	ldrb.w	r3, [r7, #65]	@ 0x41
 8011d08:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
            evt.data = raw_data;
 8011d0c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8011d0e:	62fb      	str	r3, [r7, #44]	@ 0x2c
            evt.data_len = raw_len_bytes;
 8011d10:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 8011d14:	b29b      	uxth	r3, r3
 8011d16:	863b      	strh	r3, [r7, #48]	@ 0x30
            hdl->event_callback(&evt, hdl->user_ctx);
 8011d18:	68fb      	ldr	r3, [r7, #12]
 8011d1a:	6a1b      	ldr	r3, [r3, #32]
 8011d1c:	68fa      	ldr	r2, [r7, #12]
 8011d1e:	6a51      	ldr	r1, [r2, #36]	@ 0x24
 8011d20:	f107 0224 	add.w	r2, r7, #36	@ 0x24
 8011d24:	4610      	mov	r0, r2
 8011d26:	4798      	blx	r3
 8011d28:	e03f      	b.n	8011daa <_dwin_handle_frame+0x1c6>
        }
    }
    /* ---------------------------------------------------------------------- */
    /* Case: Spontaneous Write Notification (0x82)                            */
    /* ---------------------------------------------------------------------- */
    else if (cmd == DWIN_CMD_WRITE_VP)
 8011d2a:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8011d2e:	2b82      	cmp	r3, #130	@ 0x82
 8011d30:	d13b      	bne.n	8011daa <_dwin_handle_frame+0x1c6>
    {
        if (len < 3)
 8011d32:	79fb      	ldrb	r3, [r7, #7]
 8011d34:	2b02      	cmp	r3, #2
 8011d36:	d937      	bls.n	8011da8 <_dwin_handle_frame+0x1c4>
            return;
        uint16_t vp = (payload[1] << 8) | payload[2];
 8011d38:	68bb      	ldr	r3, [r7, #8]
 8011d3a:	3301      	adds	r3, #1
 8011d3c:	781b      	ldrb	r3, [r3, #0]
 8011d3e:	b21b      	sxth	r3, r3
 8011d40:	021b      	lsls	r3, r3, #8
 8011d42:	b21a      	sxth	r2, r3
 8011d44:	68bb      	ldr	r3, [r7, #8]
 8011d46:	3302      	adds	r3, #2
 8011d48:	781b      	ldrb	r3, [r3, #0]
 8011d4a:	b21b      	sxth	r3, r3
 8011d4c:	4313      	orrs	r3, r2
 8011d4e:	b21b      	sxth	r3, r3
 8011d50:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44

        if (hdl->event_callback)
 8011d54:	68fb      	ldr	r3, [r7, #12]
 8011d56:	6a1b      	ldr	r3, [r3, #32]
 8011d58:	2b00      	cmp	r3, #0
 8011d5a:	d026      	beq.n	8011daa <_dwin_handle_frame+0x1c6>
        {
            dwin_evt_t evt;
            evt.cmd = cmd;
 8011d5c:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8011d60:	753b      	strb	r3, [r7, #20]
            evt.addr = vp;
 8011d62:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 8011d66:	82fb      	strh	r3, [r7, #22]
            evt.len = (len - 3) / 2;
 8011d68:	79fb      	ldrb	r3, [r7, #7]
 8011d6a:	3b03      	subs	r3, #3
 8011d6c:	0fda      	lsrs	r2, r3, #31
 8011d6e:	4413      	add	r3, r2
 8011d70:	105b      	asrs	r3, r3, #1
 8011d72:	b2db      	uxtb	r3, r3
 8011d74:	763b      	strb	r3, [r7, #24]
            evt.data = &payload[3];
 8011d76:	68bb      	ldr	r3, [r7, #8]
 8011d78:	3303      	adds	r3, #3
 8011d7a:	61fb      	str	r3, [r7, #28]
            evt.data_len = len - 3;
 8011d7c:	79fb      	ldrb	r3, [r7, #7]
 8011d7e:	b29b      	uxth	r3, r3
 8011d80:	3b03      	subs	r3, #3
 8011d82:	b29b      	uxth	r3, r3
 8011d84:	843b      	strh	r3, [r7, #32]
            hdl->event_callback(&evt, hdl->user_ctx);
 8011d86:	68fb      	ldr	r3, [r7, #12]
 8011d88:	6a1b      	ldr	r3, [r3, #32]
 8011d8a:	68fa      	ldr	r2, [r7, #12]
 8011d8c:	6a51      	ldr	r1, [r2, #36]	@ 0x24
 8011d8e:	f107 0214 	add.w	r2, r7, #20
 8011d92:	4610      	mov	r0, r2
 8011d94:	4798      	blx	r3
 8011d96:	e008      	b.n	8011daa <_dwin_handle_frame+0x1c6>
        return;
 8011d98:	bf00      	nop
 8011d9a:	e006      	b.n	8011daa <_dwin_handle_frame+0x1c6>
        return;
 8011d9c:	bf00      	nop
 8011d9e:	e004      	b.n	8011daa <_dwin_handle_frame+0x1c6>
            return;
 8011da0:	bf00      	nop
 8011da2:	e002      	b.n	8011daa <_dwin_handle_frame+0x1c6>
        {
 8011da4:	bf00      	nop
 8011da6:	e000      	b.n	8011daa <_dwin_handle_frame+0x1c6>
            return;
 8011da8:	bf00      	nop
        }
    }
}
 8011daa:	3748      	adds	r7, #72	@ 0x48
 8011dac:	46bd      	mov	sp, r7
 8011dae:	bd80      	pop	{r7, pc}

08011db0 <dwin_init>:
/*---------------------------------------------------------------------------*/
/* Core API Implementation                                                   */
/*---------------------------------------------------------------------------*/

dwin_error_t dwin_init(dwin_t *hdl, const dwin_interface_t *iface, uint8_t *buffer, size_t buffer_size)
{
 8011db0:	b5b0      	push	{r4, r5, r7, lr}
 8011db2:	b084      	sub	sp, #16
 8011db4:	af00      	add	r7, sp, #0
 8011db6:	60f8      	str	r0, [r7, #12]
 8011db8:	60b9      	str	r1, [r7, #8]
 8011dba:	607a      	str	r2, [r7, #4]
 8011dbc:	603b      	str	r3, [r7, #0]
    if (!hdl || !iface || !buffer || buffer_size == 0)
 8011dbe:	68fb      	ldr	r3, [r7, #12]
 8011dc0:	2b00      	cmp	r3, #0
 8011dc2:	d008      	beq.n	8011dd6 <dwin_init+0x26>
 8011dc4:	68bb      	ldr	r3, [r7, #8]
 8011dc6:	2b00      	cmp	r3, #0
 8011dc8:	d005      	beq.n	8011dd6 <dwin_init+0x26>
 8011dca:	687b      	ldr	r3, [r7, #4]
 8011dcc:	2b00      	cmp	r3, #0
 8011dce:	d002      	beq.n	8011dd6 <dwin_init+0x26>
 8011dd0:	683b      	ldr	r3, [r7, #0]
 8011dd2:	2b00      	cmp	r3, #0
 8011dd4:	d101      	bne.n	8011dda <dwin_init+0x2a>
        return DWIN_ERROR_PARAM;
 8011dd6:	2303      	movs	r3, #3
 8011dd8:	e019      	b.n	8011e0e <dwin_init+0x5e>

    memset(hdl, 0, sizeof(dwin_t));
 8011dda:	228c      	movs	r2, #140	@ 0x8c
 8011ddc:	2100      	movs	r1, #0
 8011dde:	68f8      	ldr	r0, [r7, #12]
 8011de0:	f001 fb28 	bl	8013434 <memset>
    hdl->iface = *iface;
 8011de4:	68fa      	ldr	r2, [r7, #12]
 8011de6:	68bb      	ldr	r3, [r7, #8]
 8011de8:	4614      	mov	r4, r2
 8011dea:	461d      	mov	r5, r3
 8011dec:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8011dee:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8011df0:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8011df4:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    hdl->rx_fifo_buf = buffer;
 8011df8:	68fb      	ldr	r3, [r7, #12]
 8011dfa:	687a      	ldr	r2, [r7, #4]
 8011dfc:	629a      	str	r2, [r3, #40]	@ 0x28
    hdl->rx_fifo_size = buffer_size;
 8011dfe:	68fb      	ldr	r3, [r7, #12]
 8011e00:	683a      	ldr	r2, [r7, #0]
 8011e02:	62da      	str	r2, [r3, #44]	@ 0x2c
    hdl->parse_state = DWIN_STATE_WAIT_H;
 8011e04:	68fb      	ldr	r3, [r7, #12]
 8011e06:	2200      	movs	r2, #0
 8011e08:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

    return DWIN_OK;
 8011e0c:	2300      	movs	r3, #0
}
 8011e0e:	4618      	mov	r0, r3
 8011e10:	3710      	adds	r7, #16
 8011e12:	46bd      	mov	sp, r7
 8011e14:	bdb0      	pop	{r4, r5, r7, pc}

08011e16 <dwin_register_callback>:

void dwin_register_callback(dwin_t *hdl, dwin_event_cb_t cb, void *user_ctx)
{
 8011e16:	b480      	push	{r7}
 8011e18:	b085      	sub	sp, #20
 8011e1a:	af00      	add	r7, sp, #0
 8011e1c:	60f8      	str	r0, [r7, #12]
 8011e1e:	60b9      	str	r1, [r7, #8]
 8011e20:	607a      	str	r2, [r7, #4]
    if (hdl)
 8011e22:	68fb      	ldr	r3, [r7, #12]
 8011e24:	2b00      	cmp	r3, #0
 8011e26:	d005      	beq.n	8011e34 <dwin_register_callback+0x1e>
    {
        hdl->event_callback = cb;
 8011e28:	68fb      	ldr	r3, [r7, #12]
 8011e2a:	68ba      	ldr	r2, [r7, #8]
 8011e2c:	621a      	str	r2, [r3, #32]
        hdl->user_ctx = user_ctx;
 8011e2e:	68fb      	ldr	r3, [r7, #12]
 8011e30:	687a      	ldr	r2, [r7, #4]
 8011e32:	625a      	str	r2, [r3, #36]	@ 0x24
    }
}
 8011e34:	bf00      	nop
 8011e36:	3714      	adds	r7, #20
 8011e38:	46bd      	mov	sp, r7
 8011e3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011e3e:	4770      	bx	lr

08011e40 <dwin_rx_push_ex>:

void dwin_rx_push_ex(dwin_t *hdl, uint8_t *data, size_t len)
{
 8011e40:	b580      	push	{r7, lr}
 8011e42:	b086      	sub	sp, #24
 8011e44:	af00      	add	r7, sp, #0
 8011e46:	60f8      	str	r0, [r7, #12]
 8011e48:	60b9      	str	r1, [r7, #8]
 8011e4a:	607a      	str	r2, [r7, #4]
    for (size_t i = 0; i < len; i++)
 8011e4c:	2300      	movs	r3, #0
 8011e4e:	617b      	str	r3, [r7, #20]
 8011e50:	e00a      	b.n	8011e68 <dwin_rx_push_ex+0x28>
    {
        dwin_rx_push(hdl, data[i]);
 8011e52:	68ba      	ldr	r2, [r7, #8]
 8011e54:	697b      	ldr	r3, [r7, #20]
 8011e56:	4413      	add	r3, r2
 8011e58:	781b      	ldrb	r3, [r3, #0]
 8011e5a:	4619      	mov	r1, r3
 8011e5c:	68f8      	ldr	r0, [r7, #12]
 8011e5e:	f000 f81b 	bl	8011e98 <dwin_rx_push>
    for (size_t i = 0; i < len; i++)
 8011e62:	697b      	ldr	r3, [r7, #20]
 8011e64:	3301      	adds	r3, #1
 8011e66:	617b      	str	r3, [r7, #20]
 8011e68:	697a      	ldr	r2, [r7, #20]
 8011e6a:	687b      	ldr	r3, [r7, #4]
 8011e6c:	429a      	cmp	r2, r3
 8011e6e:	d3f0      	bcc.n	8011e52 <dwin_rx_push_ex+0x12>
    }
}
 8011e70:	bf00      	nop
 8011e72:	bf00      	nop
 8011e74:	3718      	adds	r7, #24
 8011e76:	46bd      	mov	sp, r7
 8011e78:	bd80      	pop	{r7, pc}

08011e7a <dwin_rx_notify>:

void dwin_rx_notify(dwin_t *hdl)
{
 8011e7a:	b580      	push	{r7, lr}
 8011e7c:	b082      	sub	sp, #8
 8011e7e:	af00      	add	r7, sp, #0
 8011e80:	6078      	str	r0, [r7, #4]
    if (hdl->iface.sem_new_data_signal)
 8011e82:	687b      	ldr	r3, [r7, #4]
 8011e84:	69db      	ldr	r3, [r3, #28]
 8011e86:	2b00      	cmp	r3, #0
 8011e88:	d002      	beq.n	8011e90 <dwin_rx_notify+0x16>
    {
        hdl->iface.sem_new_data_signal();
 8011e8a:	687b      	ldr	r3, [r7, #4]
 8011e8c:	69db      	ldr	r3, [r3, #28]
 8011e8e:	4798      	blx	r3
    }
}
 8011e90:	bf00      	nop
 8011e92:	3708      	adds	r7, #8
 8011e94:	46bd      	mov	sp, r7
 8011e96:	bd80      	pop	{r7, pc}

08011e98 <dwin_rx_push>:

void dwin_rx_push(dwin_t *hdl, uint8_t data)
{
 8011e98:	b480      	push	{r7}
 8011e9a:	b085      	sub	sp, #20
 8011e9c:	af00      	add	r7, sp, #0
 8011e9e:	6078      	str	r0, [r7, #4]
 8011ea0:	460b      	mov	r3, r1
 8011ea2:	70fb      	strb	r3, [r7, #3]
    if (!hdl)
 8011ea4:	687b      	ldr	r3, [r7, #4]
 8011ea6:	2b00      	cmp	r3, #0
 8011ea8:	d01a      	beq.n	8011ee0 <dwin_rx_push+0x48>
        return;

    size_t next_head = (hdl->rx_head + 1) % hdl->rx_fifo_size;
 8011eaa:	687b      	ldr	r3, [r7, #4]
 8011eac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8011eae:	3301      	adds	r3, #1
 8011eb0:	687a      	ldr	r2, [r7, #4]
 8011eb2:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8011eb4:	fbb3 f1f2 	udiv	r1, r3, r2
 8011eb8:	fb01 f202 	mul.w	r2, r1, r2
 8011ebc:	1a9b      	subs	r3, r3, r2
 8011ebe:	60fb      	str	r3, [r7, #12]
    if (next_head != hdl->rx_tail)
 8011ec0:	687b      	ldr	r3, [r7, #4]
 8011ec2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8011ec4:	68fa      	ldr	r2, [r7, #12]
 8011ec6:	429a      	cmp	r2, r3
 8011ec8:	d00b      	beq.n	8011ee2 <dwin_rx_push+0x4a>
    {
        hdl->rx_fifo_buf[hdl->rx_head] = data;
 8011eca:	687b      	ldr	r3, [r7, #4]
 8011ecc:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8011ece:	687b      	ldr	r3, [r7, #4]
 8011ed0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8011ed2:	4413      	add	r3, r2
 8011ed4:	78fa      	ldrb	r2, [r7, #3]
 8011ed6:	701a      	strb	r2, [r3, #0]
        hdl->rx_head = next_head;
 8011ed8:	687b      	ldr	r3, [r7, #4]
 8011eda:	68fa      	ldr	r2, [r7, #12]
 8011edc:	631a      	str	r2, [r3, #48]	@ 0x30
 8011ede:	e000      	b.n	8011ee2 <dwin_rx_push+0x4a>
        return;
 8011ee0:	bf00      	nop
    }
}
 8011ee2:	3714      	adds	r7, #20
 8011ee4:	46bd      	mov	sp, r7
 8011ee6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011eea:	4770      	bx	lr

08011eec <dwin_process>:

void dwin_process(dwin_t *hdl)
{
 8011eec:	b580      	push	{r7, lr}
 8011eee:	b084      	sub	sp, #16
 8011ef0:	af00      	add	r7, sp, #0
 8011ef2:	6078      	str	r0, [r7, #4]
    if (!hdl)
 8011ef4:	687b      	ldr	r3, [r7, #4]
 8011ef6:	2b00      	cmp	r3, #0
 8011ef8:	f000 8096 	beq.w	8012028 <dwin_process+0x13c>
        return;

    // Block waiting for new data if callback is provided
    if (hdl->rx_tail == hdl->rx_head && hdl->iface.sem_new_data_wait)
 8011efc:	687b      	ldr	r3, [r7, #4]
 8011efe:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8011f00:	687b      	ldr	r3, [r7, #4]
 8011f02:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8011f04:	429a      	cmp	r2, r3
 8011f06:	f040 8087 	bne.w	8012018 <dwin_process+0x12c>
 8011f0a:	687b      	ldr	r3, [r7, #4]
 8011f0c:	699b      	ldr	r3, [r3, #24]
 8011f0e:	2b00      	cmp	r3, #0
 8011f10:	f000 8082 	beq.w	8012018 <dwin_process+0x12c>
    {
        hdl->iface.sem_new_data_wait();
 8011f14:	687b      	ldr	r3, [r7, #4]
 8011f16:	699b      	ldr	r3, [r3, #24]
 8011f18:	4798      	blx	r3
    }

    while (hdl->rx_tail != hdl->rx_head)
 8011f1a:	e07d      	b.n	8012018 <dwin_process+0x12c>
    {
        uint8_t byte = hdl->rx_fifo_buf[hdl->rx_tail];
 8011f1c:	687b      	ldr	r3, [r7, #4]
 8011f1e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8011f20:	687b      	ldr	r3, [r7, #4]
 8011f22:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8011f24:	4413      	add	r3, r2
 8011f26:	781b      	ldrb	r3, [r3, #0]
 8011f28:	73fb      	strb	r3, [r7, #15]
        hdl->rx_tail = (hdl->rx_tail + 1) % hdl->rx_fifo_size;
 8011f2a:	687b      	ldr	r3, [r7, #4]
 8011f2c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8011f2e:	3301      	adds	r3, #1
 8011f30:	687a      	ldr	r2, [r7, #4]
 8011f32:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8011f34:	fbb3 f1f2 	udiv	r1, r3, r2
 8011f38:	fb01 f202 	mul.w	r2, r1, r2
 8011f3c:	1a9a      	subs	r2, r3, r2
 8011f3e:	687b      	ldr	r3, [r7, #4]
 8011f40:	635a      	str	r2, [r3, #52]	@ 0x34

        switch (hdl->parse_state)
 8011f42:	687b      	ldr	r3, [r7, #4]
 8011f44:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8011f48:	2b03      	cmp	r3, #3
 8011f4a:	d865      	bhi.n	8012018 <dwin_process+0x12c>
 8011f4c:	a201      	add	r2, pc, #4	@ (adr r2, 8011f54 <dwin_process+0x68>)
 8011f4e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011f52:	bf00      	nop
 8011f54:	08011f65 	.word	0x08011f65
 8011f58:	08011f75 	.word	0x08011f75
 8011f5c:	08011f9b 	.word	0x08011f9b
 8011f60:	08011fc9 	.word	0x08011fc9
        {
        case DWIN_STATE_WAIT_H:
            if (byte == DWIN_FRAME_HEADER_H)
 8011f64:	7bfb      	ldrb	r3, [r7, #15]
 8011f66:	2b5a      	cmp	r3, #90	@ 0x5a
 8011f68:	d153      	bne.n	8012012 <dwin_process+0x126>
                hdl->parse_state = DWIN_STATE_WAIT_L;
 8011f6a:	687b      	ldr	r3, [r7, #4]
 8011f6c:	2201      	movs	r2, #1
 8011f6e:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
            break;
 8011f72:	e04e      	b.n	8012012 <dwin_process+0x126>
        case DWIN_STATE_WAIT_L:
            if (byte == DWIN_FRAME_HEADER_L)
 8011f74:	7bfb      	ldrb	r3, [r7, #15]
 8011f76:	2ba5      	cmp	r3, #165	@ 0xa5
 8011f78:	d104      	bne.n	8011f84 <dwin_process+0x98>
                hdl->parse_state = DWIN_STATE_LEN;
 8011f7a:	687b      	ldr	r3, [r7, #4]
 8011f7c:	2202      	movs	r2, #2
 8011f7e:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
            else
                hdl->parse_state = (byte == DWIN_FRAME_HEADER_H) ? DWIN_STATE_WAIT_L : DWIN_STATE_WAIT_H;
            break;
 8011f82:	e049      	b.n	8012018 <dwin_process+0x12c>
                hdl->parse_state = (byte == DWIN_FRAME_HEADER_H) ? DWIN_STATE_WAIT_L : DWIN_STATE_WAIT_H;
 8011f84:	7bfb      	ldrb	r3, [r7, #15]
 8011f86:	2b5a      	cmp	r3, #90	@ 0x5a
 8011f88:	bf0c      	ite	eq
 8011f8a:	2301      	moveq	r3, #1
 8011f8c:	2300      	movne	r3, #0
 8011f8e:	b2db      	uxtb	r3, r3
 8011f90:	461a      	mov	r2, r3
 8011f92:	687b      	ldr	r3, [r7, #4]
 8011f94:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
            break;
 8011f98:	e03e      	b.n	8012018 <dwin_process+0x12c>
        case DWIN_STATE_LEN:
            hdl->rx_expected_len = byte;
 8011f9a:	687b      	ldr	r3, [r7, #4]
 8011f9c:	7bfa      	ldrb	r2, [r7, #15]
 8011f9e:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
            hdl->rx_frame_idx = 0;
 8011fa2:	687b      	ldr	r3, [r7, #4]
 8011fa4:	2200      	movs	r2, #0
 8011fa6:	f8a3 207a 	strh.w	r2, [r3, #122]	@ 0x7a
            if (hdl->rx_expected_len > DWIN_MAX_PAYLOAD_LEN)
 8011faa:	687b      	ldr	r3, [r7, #4]
 8011fac:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 8011fb0:	2b40      	cmp	r3, #64	@ 0x40
 8011fb2:	d904      	bls.n	8011fbe <dwin_process+0xd2>
                hdl->parse_state = DWIN_STATE_WAIT_H;
 8011fb4:	687b      	ldr	r3, [r7, #4]
 8011fb6:	2200      	movs	r2, #0
 8011fb8:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
            else
                hdl->parse_state = DWIN_STATE_PAYLOAD;
            break;
 8011fbc:	e02c      	b.n	8012018 <dwin_process+0x12c>
                hdl->parse_state = DWIN_STATE_PAYLOAD;
 8011fbe:	687b      	ldr	r3, [r7, #4]
 8011fc0:	2203      	movs	r2, #3
 8011fc2:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
            break;
 8011fc6:	e027      	b.n	8012018 <dwin_process+0x12c>
        case DWIN_STATE_PAYLOAD:
            hdl->rx_frame_buf[hdl->rx_frame_idx++] = byte;
 8011fc8:	687b      	ldr	r3, [r7, #4]
 8011fca:	f8b3 307a 	ldrh.w	r3, [r3, #122]	@ 0x7a
 8011fce:	1c5a      	adds	r2, r3, #1
 8011fd0:	b291      	uxth	r1, r2
 8011fd2:	687a      	ldr	r2, [r7, #4]
 8011fd4:	f8a2 107a 	strh.w	r1, [r2, #122]	@ 0x7a
 8011fd8:	461a      	mov	r2, r3
 8011fda:	687b      	ldr	r3, [r7, #4]
 8011fdc:	4413      	add	r3, r2
 8011fde:	7bfa      	ldrb	r2, [r7, #15]
 8011fe0:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
            if (hdl->rx_frame_idx >= hdl->rx_expected_len)
 8011fe4:	687b      	ldr	r3, [r7, #4]
 8011fe6:	f8b3 307a 	ldrh.w	r3, [r3, #122]	@ 0x7a
 8011fea:	687a      	ldr	r2, [r7, #4]
 8011fec:	f892 207c 	ldrb.w	r2, [r2, #124]	@ 0x7c
 8011ff0:	4293      	cmp	r3, r2
 8011ff2:	d310      	bcc.n	8012016 <dwin_process+0x12a>
            {
                _dwin_handle_frame(hdl, hdl->rx_frame_buf, hdl->rx_expected_len);
 8011ff4:	687b      	ldr	r3, [r7, #4]
 8011ff6:	f103 0139 	add.w	r1, r3, #57	@ 0x39
 8011ffa:	687b      	ldr	r3, [r7, #4]
 8011ffc:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 8012000:	461a      	mov	r2, r3
 8012002:	6878      	ldr	r0, [r7, #4]
 8012004:	f7ff fdee 	bl	8011be4 <_dwin_handle_frame>
                hdl->parse_state = DWIN_STATE_WAIT_H;
 8012008:	687b      	ldr	r3, [r7, #4]
 801200a:	2200      	movs	r2, #0
 801200c:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
            }
            break;
 8012010:	e001      	b.n	8012016 <dwin_process+0x12a>
            break;
 8012012:	bf00      	nop
 8012014:	e000      	b.n	8012018 <dwin_process+0x12c>
            break;
 8012016:	bf00      	nop
    while (hdl->rx_tail != hdl->rx_head)
 8012018:	687b      	ldr	r3, [r7, #4]
 801201a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 801201c:	687b      	ldr	r3, [r7, #4]
 801201e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8012020:	429a      	cmp	r2, r3
 8012022:	f47f af7b 	bne.w	8011f1c <dwin_process+0x30>
 8012026:	e000      	b.n	801202a <dwin_process+0x13e>
        return;
 8012028:	bf00      	nop
        }
    }
}
 801202a:	3710      	adds	r7, #16
 801202c:	46bd      	mov	sp, r7
 801202e:	bd80      	pop	{r7, pc}

08012030 <get_1>:
#else
#define NMBS_DEBUG_PRINT(...) (void) (0)
#endif


static uint8_t get_1(nmbs_t* nmbs) {
 8012030:	b480      	push	{r7}
 8012032:	b085      	sub	sp, #20
 8012034:	af00      	add	r7, sp, #0
 8012036:	6078      	str	r0, [r7, #4]
    uint8_t result = nmbs->msg.buf[nmbs->msg.buf_idx];
 8012038:	687b      	ldr	r3, [r7, #4]
 801203a:	f8b3 3104 	ldrh.w	r3, [r3, #260]	@ 0x104
 801203e:	461a      	mov	r2, r3
 8012040:	687b      	ldr	r3, [r7, #4]
 8012042:	5c9b      	ldrb	r3, [r3, r2]
 8012044:	73fb      	strb	r3, [r7, #15]
    nmbs->msg.buf_idx++;
 8012046:	687b      	ldr	r3, [r7, #4]
 8012048:	f8b3 3104 	ldrh.w	r3, [r3, #260]	@ 0x104
 801204c:	3301      	adds	r3, #1
 801204e:	b29a      	uxth	r2, r3
 8012050:	687b      	ldr	r3, [r7, #4]
 8012052:	f8a3 2104 	strh.w	r2, [r3, #260]	@ 0x104
    return result;
 8012056:	7bfb      	ldrb	r3, [r7, #15]
}
 8012058:	4618      	mov	r0, r3
 801205a:	3714      	adds	r7, #20
 801205c:	46bd      	mov	sp, r7
 801205e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012062:	4770      	bx	lr

08012064 <put_1>:


static void put_1(nmbs_t* nmbs, uint8_t data) {
 8012064:	b480      	push	{r7}
 8012066:	b083      	sub	sp, #12
 8012068:	af00      	add	r7, sp, #0
 801206a:	6078      	str	r0, [r7, #4]
 801206c:	460b      	mov	r3, r1
 801206e:	70fb      	strb	r3, [r7, #3]
    nmbs->msg.buf[nmbs->msg.buf_idx] = data;
 8012070:	687b      	ldr	r3, [r7, #4]
 8012072:	f8b3 3104 	ldrh.w	r3, [r3, #260]	@ 0x104
 8012076:	4619      	mov	r1, r3
 8012078:	687b      	ldr	r3, [r7, #4]
 801207a:	78fa      	ldrb	r2, [r7, #3]
 801207c:	545a      	strb	r2, [r3, r1]
    nmbs->msg.buf_idx++;
 801207e:	687b      	ldr	r3, [r7, #4]
 8012080:	f8b3 3104 	ldrh.w	r3, [r3, #260]	@ 0x104
 8012084:	3301      	adds	r3, #1
 8012086:	b29a      	uxth	r2, r3
 8012088:	687b      	ldr	r3, [r7, #4]
 801208a:	f8a3 2104 	strh.w	r2, [r3, #260]	@ 0x104
}
 801208e:	bf00      	nop
 8012090:	370c      	adds	r7, #12
 8012092:	46bd      	mov	sp, r7
 8012094:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012098:	4770      	bx	lr

0801209a <discard_1>:


static void discard_1(nmbs_t* nmbs) {
 801209a:	b480      	push	{r7}
 801209c:	b083      	sub	sp, #12
 801209e:	af00      	add	r7, sp, #0
 80120a0:	6078      	str	r0, [r7, #4]
    nmbs->msg.buf_idx++;
 80120a2:	687b      	ldr	r3, [r7, #4]
 80120a4:	f8b3 3104 	ldrh.w	r3, [r3, #260]	@ 0x104
 80120a8:	3301      	adds	r3, #1
 80120aa:	b29a      	uxth	r2, r3
 80120ac:	687b      	ldr	r3, [r7, #4]
 80120ae:	f8a3 2104 	strh.w	r2, [r3, #260]	@ 0x104
}
 80120b2:	bf00      	nop
 80120b4:	370c      	adds	r7, #12
 80120b6:	46bd      	mov	sp, r7
 80120b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80120bc:	4770      	bx	lr

080120be <get_2>:
}
#endif
#endif


static uint16_t get_2(nmbs_t* nmbs) {
 80120be:	b480      	push	{r7}
 80120c0:	b085      	sub	sp, #20
 80120c2:	af00      	add	r7, sp, #0
 80120c4:	6078      	str	r0, [r7, #4]
    const uint16_t result =
            ((uint16_t) nmbs->msg.buf[nmbs->msg.buf_idx]) << 8 | (uint16_t) nmbs->msg.buf[nmbs->msg.buf_idx + 1];
 80120c6:	687b      	ldr	r3, [r7, #4]
 80120c8:	f8b3 3104 	ldrh.w	r3, [r3, #260]	@ 0x104
 80120cc:	461a      	mov	r2, r3
 80120ce:	687b      	ldr	r3, [r7, #4]
 80120d0:	5c9b      	ldrb	r3, [r3, r2]
 80120d2:	b21b      	sxth	r3, r3
 80120d4:	021b      	lsls	r3, r3, #8
 80120d6:	b21a      	sxth	r2, r3
 80120d8:	687b      	ldr	r3, [r7, #4]
 80120da:	f8b3 3104 	ldrh.w	r3, [r3, #260]	@ 0x104
 80120de:	3301      	adds	r3, #1
 80120e0:	6879      	ldr	r1, [r7, #4]
 80120e2:	5ccb      	ldrb	r3, [r1, r3]
 80120e4:	b21b      	sxth	r3, r3
 80120e6:	4313      	orrs	r3, r2
 80120e8:	b21b      	sxth	r3, r3
    const uint16_t result =
 80120ea:	81fb      	strh	r3, [r7, #14]
    nmbs->msg.buf_idx += 2;
 80120ec:	687b      	ldr	r3, [r7, #4]
 80120ee:	f8b3 3104 	ldrh.w	r3, [r3, #260]	@ 0x104
 80120f2:	3302      	adds	r3, #2
 80120f4:	b29a      	uxth	r2, r3
 80120f6:	687b      	ldr	r3, [r7, #4]
 80120f8:	f8a3 2104 	strh.w	r2, [r3, #260]	@ 0x104
    return result;
 80120fc:	89fb      	ldrh	r3, [r7, #14]
}
 80120fe:	4618      	mov	r0, r3
 8012100:	3714      	adds	r7, #20
 8012102:	46bd      	mov	sp, r7
 8012104:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012108:	4770      	bx	lr

0801210a <put_2>:


static void put_2(nmbs_t* nmbs, uint16_t data) {
 801210a:	b480      	push	{r7}
 801210c:	b083      	sub	sp, #12
 801210e:	af00      	add	r7, sp, #0
 8012110:	6078      	str	r0, [r7, #4]
 8012112:	460b      	mov	r3, r1
 8012114:	807b      	strh	r3, [r7, #2]
    nmbs->msg.buf[nmbs->msg.buf_idx] = (uint8_t) ((data >> 8) & 0xFFU);
 8012116:	887b      	ldrh	r3, [r7, #2]
 8012118:	0a1b      	lsrs	r3, r3, #8
 801211a:	b299      	uxth	r1, r3
 801211c:	687b      	ldr	r3, [r7, #4]
 801211e:	f8b3 3104 	ldrh.w	r3, [r3, #260]	@ 0x104
 8012122:	461a      	mov	r2, r3
 8012124:	b2c9      	uxtb	r1, r1
 8012126:	687b      	ldr	r3, [r7, #4]
 8012128:	5499      	strb	r1, [r3, r2]
    nmbs->msg.buf[nmbs->msg.buf_idx + 1] = (uint8_t) data;
 801212a:	687b      	ldr	r3, [r7, #4]
 801212c:	f8b3 3104 	ldrh.w	r3, [r3, #260]	@ 0x104
 8012130:	3301      	adds	r3, #1
 8012132:	887a      	ldrh	r2, [r7, #2]
 8012134:	b2d1      	uxtb	r1, r2
 8012136:	687a      	ldr	r2, [r7, #4]
 8012138:	54d1      	strb	r1, [r2, r3]
    nmbs->msg.buf_idx += 2;
 801213a:	687b      	ldr	r3, [r7, #4]
 801213c:	f8b3 3104 	ldrh.w	r3, [r3, #260]	@ 0x104
 8012140:	3302      	adds	r3, #2
 8012142:	b29a      	uxth	r2, r3
 8012144:	687b      	ldr	r3, [r7, #4]
 8012146:	f8a3 2104 	strh.w	r2, [r3, #260]	@ 0x104
}
 801214a:	bf00      	nop
 801214c:	370c      	adds	r7, #12
 801214e:	46bd      	mov	sp, r7
 8012150:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012154:	4770      	bx	lr

08012156 <recv>:
        data[n] = (data[n] << 8) | ((data[n] >> 8) & 0xFF);
    }
}


static nmbs_error recv(nmbs_t* nmbs, uint16_t count) {
 8012156:	b590      	push	{r4, r7, lr}
 8012158:	b085      	sub	sp, #20
 801215a:	af00      	add	r7, sp, #0
 801215c:	6078      	str	r0, [r7, #4]
 801215e:	460b      	mov	r3, r1
 8012160:	807b      	strh	r3, [r7, #2]
    if (nmbs->msg.complete) {
 8012162:	687b      	ldr	r3, [r7, #4]
 8012164:	f893 310c 	ldrb.w	r3, [r3, #268]	@ 0x10c
 8012168:	2b00      	cmp	r3, #0
 801216a:	d001      	beq.n	8012170 <recv+0x1a>
        return NMBS_ERROR_NONE;
 801216c:	2300      	movs	r3, #0
 801216e:	e025      	b.n	80121bc <recv+0x66>
    }

    const int32_t ret =
            nmbs->platform.read(nmbs->msg.buf + nmbs->msg.buf_idx, count, nmbs->byte_timeout_ms, nmbs->platform.arg);
 8012170:	687b      	ldr	r3, [r7, #4]
 8012172:	f8d3 4154 	ldr.w	r4, [r3, #340]	@ 0x154
 8012176:	687b      	ldr	r3, [r7, #4]
 8012178:	687a      	ldr	r2, [r7, #4]
 801217a:	f8b2 2104 	ldrh.w	r2, [r2, #260]	@ 0x104
 801217e:	1898      	adds	r0, r3, r2
 8012180:	687b      	ldr	r3, [r7, #4]
 8012182:	f8d3 2148 	ldr.w	r2, [r3, #328]	@ 0x148
 8012186:	687b      	ldr	r3, [r7, #4]
 8012188:	f8d3 3160 	ldr.w	r3, [r3, #352]	@ 0x160
 801218c:	8879      	ldrh	r1, [r7, #2]
 801218e:	47a0      	blx	r4
 8012190:	60f8      	str	r0, [r7, #12]

    if (ret == count)
 8012192:	887b      	ldrh	r3, [r7, #2]
 8012194:	68fa      	ldr	r2, [r7, #12]
 8012196:	429a      	cmp	r2, r3
 8012198:	d101      	bne.n	801219e <recv+0x48>
        return NMBS_ERROR_NONE;
 801219a:	2300      	movs	r3, #0
 801219c:	e00e      	b.n	80121bc <recv+0x66>

    if (ret < count) {
 801219e:	887b      	ldrh	r3, [r7, #2]
 80121a0:	68fa      	ldr	r2, [r7, #12]
 80121a2:	429a      	cmp	r2, r3
 80121a4:	da08      	bge.n	80121b8 <recv+0x62>
        if (ret < 0)
 80121a6:	68fb      	ldr	r3, [r7, #12]
 80121a8:	2b00      	cmp	r3, #0
 80121aa:	da02      	bge.n	80121b2 <recv+0x5c>
            return NMBS_ERROR_TRANSPORT;
 80121ac:	f06f 0303 	mvn.w	r3, #3
 80121b0:	e004      	b.n	80121bc <recv+0x66>

        return NMBS_ERROR_TIMEOUT;
 80121b2:	f06f 0302 	mvn.w	r3, #2
 80121b6:	e001      	b.n	80121bc <recv+0x66>
    }

    return NMBS_ERROR_TRANSPORT;
 80121b8:	f06f 0303 	mvn.w	r3, #3
}
 80121bc:	4618      	mov	r0, r3
 80121be:	3714      	adds	r7, #20
 80121c0:	46bd      	mov	sp, r7
 80121c2:	bd90      	pop	{r4, r7, pc}

080121c4 <send>:


static nmbs_error send(const nmbs_t* nmbs, uint16_t count) {
 80121c4:	b590      	push	{r4, r7, lr}
 80121c6:	b085      	sub	sp, #20
 80121c8:	af00      	add	r7, sp, #0
 80121ca:	6078      	str	r0, [r7, #4]
 80121cc:	460b      	mov	r3, r1
 80121ce:	807b      	strh	r3, [r7, #2]
    const int32_t ret = nmbs->platform.write(nmbs->msg.buf, count, nmbs->byte_timeout_ms, nmbs->platform.arg);
 80121d0:	687b      	ldr	r3, [r7, #4]
 80121d2:	f8d3 4158 	ldr.w	r4, [r3, #344]	@ 0x158
 80121d6:	6878      	ldr	r0, [r7, #4]
 80121d8:	687b      	ldr	r3, [r7, #4]
 80121da:	f8d3 2148 	ldr.w	r2, [r3, #328]	@ 0x148
 80121de:	687b      	ldr	r3, [r7, #4]
 80121e0:	f8d3 3160 	ldr.w	r3, [r3, #352]	@ 0x160
 80121e4:	8879      	ldrh	r1, [r7, #2]
 80121e6:	47a0      	blx	r4
 80121e8:	60f8      	str	r0, [r7, #12]

    if (ret == count)
 80121ea:	887b      	ldrh	r3, [r7, #2]
 80121ec:	68fa      	ldr	r2, [r7, #12]
 80121ee:	429a      	cmp	r2, r3
 80121f0:	d101      	bne.n	80121f6 <send+0x32>
        return NMBS_ERROR_NONE;
 80121f2:	2300      	movs	r3, #0
 80121f4:	e00e      	b.n	8012214 <send+0x50>

    if (ret < count) {
 80121f6:	887b      	ldrh	r3, [r7, #2]
 80121f8:	68fa      	ldr	r2, [r7, #12]
 80121fa:	429a      	cmp	r2, r3
 80121fc:	da08      	bge.n	8012210 <send+0x4c>
        if (ret < 0)
 80121fe:	68fb      	ldr	r3, [r7, #12]
 8012200:	2b00      	cmp	r3, #0
 8012202:	da02      	bge.n	801220a <send+0x46>
            return NMBS_ERROR_TRANSPORT;
 8012204:	f06f 0303 	mvn.w	r3, #3
 8012208:	e004      	b.n	8012214 <send+0x50>

        return NMBS_ERROR_TIMEOUT;
 801220a:	f06f 0302 	mvn.w	r3, #2
 801220e:	e001      	b.n	8012214 <send+0x50>
    }

    return NMBS_ERROR_TRANSPORT;
 8012210:	f06f 0303 	mvn.w	r3, #3
}
 8012214:	4618      	mov	r0, r3
 8012216:	3714      	adds	r7, #20
 8012218:	46bd      	mov	sp, r7
 801221a:	bd90      	pop	{r4, r7, pc}

0801221c <flush>:


static void flush(nmbs_t* nmbs) {
 801221c:	b590      	push	{r4, r7, lr}
 801221e:	b083      	sub	sp, #12
 8012220:	af00      	add	r7, sp, #0
 8012222:	6078      	str	r0, [r7, #4]
    nmbs->platform.read(nmbs->msg.buf, sizeof(nmbs->msg.buf), 0, nmbs->platform.arg);
 8012224:	687b      	ldr	r3, [r7, #4]
 8012226:	f8d3 4154 	ldr.w	r4, [r3, #340]	@ 0x154
 801222a:	6878      	ldr	r0, [r7, #4]
 801222c:	687b      	ldr	r3, [r7, #4]
 801222e:	f8d3 3160 	ldr.w	r3, [r3, #352]	@ 0x160
 8012232:	2200      	movs	r2, #0
 8012234:	f44f 7182 	mov.w	r1, #260	@ 0x104
 8012238:	47a0      	blx	r4
}
 801223a:	bf00      	nop
 801223c:	370c      	adds	r7, #12
 801223e:	46bd      	mov	sp, r7
 8012240:	bd90      	pop	{r4, r7, pc}

08012242 <msg_buf_reset>:


static void msg_buf_reset(nmbs_t* nmbs) {
 8012242:	b480      	push	{r7}
 8012244:	b083      	sub	sp, #12
 8012246:	af00      	add	r7, sp, #0
 8012248:	6078      	str	r0, [r7, #4]
    nmbs->msg.buf_idx = 0;
 801224a:	687b      	ldr	r3, [r7, #4]
 801224c:	2200      	movs	r2, #0
 801224e:	f8a3 2104 	strh.w	r2, [r3, #260]	@ 0x104
}
 8012252:	bf00      	nop
 8012254:	370c      	adds	r7, #12
 8012256:	46bd      	mov	sp, r7
 8012258:	f85d 7b04 	ldr.w	r7, [sp], #4
 801225c:	4770      	bx	lr

0801225e <msg_state_reset>:


static void msg_state_reset(nmbs_t* nmbs) {
 801225e:	b580      	push	{r7, lr}
 8012260:	b082      	sub	sp, #8
 8012262:	af00      	add	r7, sp, #0
 8012264:	6078      	str	r0, [r7, #4]
    msg_buf_reset(nmbs);
 8012266:	6878      	ldr	r0, [r7, #4]
 8012268:	f7ff ffeb 	bl	8012242 <msg_buf_reset>
    nmbs->msg.unit_id = 0;
 801226c:	687b      	ldr	r3, [r7, #4]
 801226e:	2200      	movs	r2, #0
 8012270:	f883 2106 	strb.w	r2, [r3, #262]	@ 0x106
    nmbs->msg.fc = 0;
 8012274:	687b      	ldr	r3, [r7, #4]
 8012276:	2200      	movs	r2, #0
 8012278:	f883 2107 	strb.w	r2, [r3, #263]	@ 0x107
    nmbs->msg.transaction_id = 0;
 801227c:	687b      	ldr	r3, [r7, #4]
 801227e:	2200      	movs	r2, #0
 8012280:	f8a3 2108 	strh.w	r2, [r3, #264]	@ 0x108
    nmbs->msg.broadcast = false;
 8012284:	687b      	ldr	r3, [r7, #4]
 8012286:	2200      	movs	r2, #0
 8012288:	f883 210a 	strb.w	r2, [r3, #266]	@ 0x10a
    nmbs->msg.ignored = false;
 801228c:	687b      	ldr	r3, [r7, #4]
 801228e:	2200      	movs	r2, #0
 8012290:	f883 210b 	strb.w	r2, [r3, #267]	@ 0x10b
    nmbs->msg.complete = false;
 8012294:	687b      	ldr	r3, [r7, #4]
 8012296:	2200      	movs	r2, #0
 8012298:	f883 210c 	strb.w	r2, [r3, #268]	@ 0x10c
}
 801229c:	bf00      	nop
 801229e:	3708      	adds	r7, #8
 80122a0:	46bd      	mov	sp, r7
 80122a2:	bd80      	pop	{r7, pc}

080122a4 <msg_state_req>:


#ifndef NMBS_CLIENT_DISABLED
static void msg_state_req(nmbs_t* nmbs, uint8_t fc) {
 80122a4:	b580      	push	{r7, lr}
 80122a6:	b082      	sub	sp, #8
 80122a8:	af00      	add	r7, sp, #0
 80122aa:	6078      	str	r0, [r7, #4]
 80122ac:	460b      	mov	r3, r1
 80122ae:	70fb      	strb	r3, [r7, #3]
    if (nmbs->current_tid == UINT16_MAX)
 80122b0:	687b      	ldr	r3, [r7, #4]
 80122b2:	f8b3 316a 	ldrh.w	r3, [r3, #362]	@ 0x16a
 80122b6:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80122ba:	4293      	cmp	r3, r2
 80122bc:	d104      	bne.n	80122c8 <msg_state_req+0x24>
        nmbs->current_tid = 1;
 80122be:	687b      	ldr	r3, [r7, #4]
 80122c0:	2201      	movs	r2, #1
 80122c2:	f8a3 216a 	strh.w	r2, [r3, #362]	@ 0x16a
 80122c6:	e007      	b.n	80122d8 <msg_state_req+0x34>
    else
        nmbs->current_tid++;
 80122c8:	687b      	ldr	r3, [r7, #4]
 80122ca:	f8b3 316a 	ldrh.w	r3, [r3, #362]	@ 0x16a
 80122ce:	3301      	adds	r3, #1
 80122d0:	b29a      	uxth	r2, r3
 80122d2:	687b      	ldr	r3, [r7, #4]
 80122d4:	f8a3 216a 	strh.w	r2, [r3, #362]	@ 0x16a

    // Flush the remaining data on the line before sending the request
    flush(nmbs);
 80122d8:	6878      	ldr	r0, [r7, #4]
 80122da:	f7ff ff9f 	bl	801221c <flush>

    msg_state_reset(nmbs);
 80122de:	6878      	ldr	r0, [r7, #4]
 80122e0:	f7ff ffbd 	bl	801225e <msg_state_reset>
    nmbs->msg.unit_id = nmbs->dest_address_rtu;
 80122e4:	687b      	ldr	r3, [r7, #4]
 80122e6:	f893 2169 	ldrb.w	r2, [r3, #361]	@ 0x169
 80122ea:	687b      	ldr	r3, [r7, #4]
 80122ec:	f883 2106 	strb.w	r2, [r3, #262]	@ 0x106
    nmbs->msg.fc = fc;
 80122f0:	687b      	ldr	r3, [r7, #4]
 80122f2:	78fa      	ldrb	r2, [r7, #3]
 80122f4:	f883 2107 	strb.w	r2, [r3, #263]	@ 0x107
    nmbs->msg.transaction_id = nmbs->current_tid;
 80122f8:	687b      	ldr	r3, [r7, #4]
 80122fa:	f8b3 216a 	ldrh.w	r2, [r3, #362]	@ 0x16a
 80122fe:	687b      	ldr	r3, [r7, #4]
 8012300:	f8a3 2108 	strh.w	r2, [r3, #264]	@ 0x108
    if (nmbs->msg.unit_id == NMBS_BROADCAST_ADDRESS && nmbs->platform.transport == NMBS_TRANSPORT_RTU)
 8012304:	687b      	ldr	r3, [r7, #4]
 8012306:	f893 3106 	ldrb.w	r3, [r3, #262]	@ 0x106
 801230a:	2200      	movs	r2, #0
 801230c:	4293      	cmp	r3, r2
 801230e:	d108      	bne.n	8012322 <msg_state_req+0x7e>
 8012310:	687b      	ldr	r3, [r7, #4]
 8012312:	f893 3150 	ldrb.w	r3, [r3, #336]	@ 0x150
 8012316:	2b01      	cmp	r3, #1
 8012318:	d103      	bne.n	8012322 <msg_state_req+0x7e>
        nmbs->msg.broadcast = true;
 801231a:	687b      	ldr	r3, [r7, #4]
 801231c:	2201      	movs	r2, #1
 801231e:	f883 210a 	strb.w	r2, [r3, #266]	@ 0x10a
}
 8012322:	bf00      	nop
 8012324:	3708      	adds	r7, #8
 8012326:	46bd      	mov	sp, r7
 8012328:	bd80      	pop	{r7, pc}
	...

0801232c <nmbs_create>:
#endif


nmbs_error nmbs_create(nmbs_t* nmbs, const nmbs_platform_conf* platform_conf) {
 801232c:	b5b0      	push	{r4, r5, r7, lr}
 801232e:	b082      	sub	sp, #8
 8012330:	af00      	add	r7, sp, #0
 8012332:	6078      	str	r0, [r7, #4]
 8012334:	6039      	str	r1, [r7, #0]
    if (!nmbs)
 8012336:	687b      	ldr	r3, [r7, #4]
 8012338:	2b00      	cmp	r3, #0
 801233a:	d102      	bne.n	8012342 <nmbs_create+0x16>
        return NMBS_ERROR_INVALID_ARGUMENT;
 801233c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8012340:	e03c      	b.n	80123bc <nmbs_create+0x90>

    memset(nmbs, 0, sizeof(nmbs_t));
 8012342:	f44f 72b6 	mov.w	r2, #364	@ 0x16c
 8012346:	2100      	movs	r1, #0
 8012348:	6878      	ldr	r0, [r7, #4]
 801234a:	f001 f873 	bl	8013434 <memset>

    nmbs->byte_timeout_ms = -1;
 801234e:	687b      	ldr	r3, [r7, #4]
 8012350:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8012354:	f8c3 2148 	str.w	r2, [r3, #328]	@ 0x148
    nmbs->read_timeout_ms = -1;
 8012358:	687b      	ldr	r3, [r7, #4]
 801235a:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 801235e:	f8c3 214c 	str.w	r2, [r3, #332]	@ 0x14c

    if (!platform_conf || platform_conf->initialized != 0xFFFFDEBE)
 8012362:	683b      	ldr	r3, [r7, #0]
 8012364:	2b00      	cmp	r3, #0
 8012366:	d004      	beq.n	8012372 <nmbs_create+0x46>
 8012368:	683b      	ldr	r3, [r7, #0]
 801236a:	695b      	ldr	r3, [r3, #20]
 801236c:	4a15      	ldr	r2, [pc, #84]	@ (80123c4 <nmbs_create+0x98>)
 801236e:	4293      	cmp	r3, r2
 8012370:	d002      	beq.n	8012378 <nmbs_create+0x4c>
        return NMBS_ERROR_INVALID_ARGUMENT;
 8012372:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8012376:	e021      	b.n	80123bc <nmbs_create+0x90>

    if (platform_conf->transport != NMBS_TRANSPORT_RTU && platform_conf->transport != NMBS_TRANSPORT_TCP)
 8012378:	683b      	ldr	r3, [r7, #0]
 801237a:	781b      	ldrb	r3, [r3, #0]
 801237c:	2b01      	cmp	r3, #1
 801237e:	d006      	beq.n	801238e <nmbs_create+0x62>
 8012380:	683b      	ldr	r3, [r7, #0]
 8012382:	781b      	ldrb	r3, [r3, #0]
 8012384:	2b02      	cmp	r3, #2
 8012386:	d002      	beq.n	801238e <nmbs_create+0x62>
        return NMBS_ERROR_INVALID_ARGUMENT;
 8012388:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 801238c:	e016      	b.n	80123bc <nmbs_create+0x90>

    if (!platform_conf->read || !platform_conf->write)
 801238e:	683b      	ldr	r3, [r7, #0]
 8012390:	685b      	ldr	r3, [r3, #4]
 8012392:	2b00      	cmp	r3, #0
 8012394:	d003      	beq.n	801239e <nmbs_create+0x72>
 8012396:	683b      	ldr	r3, [r7, #0]
 8012398:	689b      	ldr	r3, [r3, #8]
 801239a:	2b00      	cmp	r3, #0
 801239c:	d102      	bne.n	80123a4 <nmbs_create+0x78>
        return NMBS_ERROR_INVALID_ARGUMENT;
 801239e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80123a2:	e00b      	b.n	80123bc <nmbs_create+0x90>

    nmbs->platform = *platform_conf;
 80123a4:	687b      	ldr	r3, [r7, #4]
 80123a6:	683a      	ldr	r2, [r7, #0]
 80123a8:	f503 74a8 	add.w	r4, r3, #336	@ 0x150
 80123ac:	4615      	mov	r5, r2
 80123ae:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80123b0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80123b2:	e895 0003 	ldmia.w	r5, {r0, r1}
 80123b6:	e884 0003 	stmia.w	r4, {r0, r1}

    return NMBS_ERROR_NONE;
 80123ba:	2300      	movs	r3, #0
}
 80123bc:	4618      	mov	r0, r3
 80123be:	3708      	adds	r7, #8
 80123c0:	46bd      	mov	sp, r7
 80123c2:	bdb0      	pop	{r4, r5, r7, pc}
 80123c4:	ffffdebe 	.word	0xffffdebe

080123c8 <nmbs_set_read_timeout>:


void nmbs_set_read_timeout(nmbs_t* nmbs, int32_t timeout_ms) {
 80123c8:	b480      	push	{r7}
 80123ca:	b083      	sub	sp, #12
 80123cc:	af00      	add	r7, sp, #0
 80123ce:	6078      	str	r0, [r7, #4]
 80123d0:	6039      	str	r1, [r7, #0]
    nmbs->read_timeout_ms = timeout_ms;
 80123d2:	687b      	ldr	r3, [r7, #4]
 80123d4:	683a      	ldr	r2, [r7, #0]
 80123d6:	f8c3 214c 	str.w	r2, [r3, #332]	@ 0x14c
}
 80123da:	bf00      	nop
 80123dc:	370c      	adds	r7, #12
 80123de:	46bd      	mov	sp, r7
 80123e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80123e4:	4770      	bx	lr

080123e6 <nmbs_set_byte_timeout>:


void nmbs_set_byte_timeout(nmbs_t* nmbs, int32_t timeout_ms) {
 80123e6:	b480      	push	{r7}
 80123e8:	b083      	sub	sp, #12
 80123ea:	af00      	add	r7, sp, #0
 80123ec:	6078      	str	r0, [r7, #4]
 80123ee:	6039      	str	r1, [r7, #0]
    nmbs->byte_timeout_ms = timeout_ms;
 80123f0:	687b      	ldr	r3, [r7, #4]
 80123f2:	683a      	ldr	r2, [r7, #0]
 80123f4:	f8c3 2148 	str.w	r2, [r3, #328]	@ 0x148
}
 80123f8:	bf00      	nop
 80123fa:	370c      	adds	r7, #12
 80123fc:	46bd      	mov	sp, r7
 80123fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012402:	4770      	bx	lr

08012404 <nmbs_platform_conf_create>:


void nmbs_platform_conf_create(nmbs_platform_conf* platform_conf) {
 8012404:	b580      	push	{r7, lr}
 8012406:	b082      	sub	sp, #8
 8012408:	af00      	add	r7, sp, #0
 801240a:	6078      	str	r0, [r7, #4]
    memset(platform_conf, 0, sizeof(nmbs_platform_conf));
 801240c:	2218      	movs	r2, #24
 801240e:	2100      	movs	r1, #0
 8012410:	6878      	ldr	r0, [r7, #4]
 8012412:	f001 f80f 	bl	8013434 <memset>
    platform_conf->crc_calc = nmbs_crc_calc;
 8012416:	687b      	ldr	r3, [r7, #4]
 8012418:	4a04      	ldr	r2, [pc, #16]	@ (801242c <nmbs_platform_conf_create+0x28>)
 801241a:	60da      	str	r2, [r3, #12]
    // Workaround for older user code not calling nmbs_platform_conf_create()
    platform_conf->initialized = 0xFFFFDEBE;
 801241c:	687b      	ldr	r3, [r7, #4]
 801241e:	4a04      	ldr	r2, [pc, #16]	@ (8012430 <nmbs_platform_conf_create+0x2c>)
 8012420:	615a      	str	r2, [r3, #20]
}
 8012422:	bf00      	nop
 8012424:	3708      	adds	r7, #8
 8012426:	46bd      	mov	sp, r7
 8012428:	bd80      	pop	{r7, pc}
 801242a:	bf00      	nop
 801242c:	08012455 	.word	0x08012455
 8012430:	ffffdebe 	.word	0xffffdebe

08012434 <nmbs_set_destination_rtu_address>:


void nmbs_set_destination_rtu_address(nmbs_t* nmbs, uint8_t address) {
 8012434:	b480      	push	{r7}
 8012436:	b083      	sub	sp, #12
 8012438:	af00      	add	r7, sp, #0
 801243a:	6078      	str	r0, [r7, #4]
 801243c:	460b      	mov	r3, r1
 801243e:	70fb      	strb	r3, [r7, #3]
    nmbs->dest_address_rtu = address;
 8012440:	687b      	ldr	r3, [r7, #4]
 8012442:	78fa      	ldrb	r2, [r7, #3]
 8012444:	f883 2169 	strb.w	r2, [r3, #361]	@ 0x169
}
 8012448:	bf00      	nop
 801244a:	370c      	adds	r7, #12
 801244c:	46bd      	mov	sp, r7
 801244e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012452:	4770      	bx	lr

08012454 <nmbs_crc_calc>:
void nmbs_set_platform_arg(nmbs_t* nmbs, void* arg) {
    nmbs->platform.arg = arg;
}


uint16_t nmbs_crc_calc(const uint8_t* data, uint32_t length, void* arg) {
 8012454:	b480      	push	{r7}
 8012456:	b089      	sub	sp, #36	@ 0x24
 8012458:	af00      	add	r7, sp, #0
 801245a:	60f8      	str	r0, [r7, #12]
 801245c:	60b9      	str	r1, [r7, #8]
 801245e:	607a      	str	r2, [r7, #4]
    NMBS_UNUSED_PARAM(arg);
    uint16_t crc = 0xFFFF;
 8012460:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8012464:	83fb      	strh	r3, [r7, #30]
    for (uint32_t i = 0; i < length; i++) {
 8012466:	2300      	movs	r3, #0
 8012468:	61bb      	str	r3, [r7, #24]
 801246a:	e026      	b.n	80124ba <nmbs_crc_calc+0x66>
        crc ^= (uint16_t) data[i];
 801246c:	68fa      	ldr	r2, [r7, #12]
 801246e:	69bb      	ldr	r3, [r7, #24]
 8012470:	4413      	add	r3, r2
 8012472:	781b      	ldrb	r3, [r3, #0]
 8012474:	461a      	mov	r2, r3
 8012476:	8bfb      	ldrh	r3, [r7, #30]
 8012478:	4053      	eors	r3, r2
 801247a:	83fb      	strh	r3, [r7, #30]
        for (int j = 8; j != 0; j--) {
 801247c:	2308      	movs	r3, #8
 801247e:	617b      	str	r3, [r7, #20]
 8012480:	e015      	b.n	80124ae <nmbs_crc_calc+0x5a>
            if ((crc & 0x0001) != 0) {
 8012482:	8bfb      	ldrh	r3, [r7, #30]
 8012484:	f003 0301 	and.w	r3, r3, #1
 8012488:	2b00      	cmp	r3, #0
 801248a:	d00a      	beq.n	80124a2 <nmbs_crc_calc+0x4e>
                crc >>= 1;
 801248c:	8bfb      	ldrh	r3, [r7, #30]
 801248e:	085b      	lsrs	r3, r3, #1
 8012490:	83fb      	strh	r3, [r7, #30]
                crc ^= 0xA001;
 8012492:	8bfb      	ldrh	r3, [r7, #30]
 8012494:	f483 43bf 	eor.w	r3, r3, #24448	@ 0x5f80
 8012498:	f083 037e 	eor.w	r3, r3, #126	@ 0x7e
 801249c:	43db      	mvns	r3, r3
 801249e:	83fb      	strh	r3, [r7, #30]
 80124a0:	e002      	b.n	80124a8 <nmbs_crc_calc+0x54>
            }
            else
                crc >>= 1;
 80124a2:	8bfb      	ldrh	r3, [r7, #30]
 80124a4:	085b      	lsrs	r3, r3, #1
 80124a6:	83fb      	strh	r3, [r7, #30]
        for (int j = 8; j != 0; j--) {
 80124a8:	697b      	ldr	r3, [r7, #20]
 80124aa:	3b01      	subs	r3, #1
 80124ac:	617b      	str	r3, [r7, #20]
 80124ae:	697b      	ldr	r3, [r7, #20]
 80124b0:	2b00      	cmp	r3, #0
 80124b2:	d1e6      	bne.n	8012482 <nmbs_crc_calc+0x2e>
    for (uint32_t i = 0; i < length; i++) {
 80124b4:	69bb      	ldr	r3, [r7, #24]
 80124b6:	3301      	adds	r3, #1
 80124b8:	61bb      	str	r3, [r7, #24]
 80124ba:	69ba      	ldr	r2, [r7, #24]
 80124bc:	68bb      	ldr	r3, [r7, #8]
 80124be:	429a      	cmp	r2, r3
 80124c0:	d3d4      	bcc.n	801246c <nmbs_crc_calc+0x18>
        }
    }

    return (uint16_t) (crc << 8) | (uint16_t) (crc >> 8);
 80124c2:	8bfb      	ldrh	r3, [r7, #30]
 80124c4:	ba5b      	rev16	r3, r3
 80124c6:	b29b      	uxth	r3, r3
}
 80124c8:	4618      	mov	r0, r3
 80124ca:	3724      	adds	r7, #36	@ 0x24
 80124cc:	46bd      	mov	sp, r7
 80124ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80124d2:	4770      	bx	lr

080124d4 <recv_msg_footer>:

static nmbs_error recv_msg_footer(nmbs_t* nmbs) {
 80124d4:	b580      	push	{r7, lr}
 80124d6:	b084      	sub	sp, #16
 80124d8:	af00      	add	r7, sp, #0
 80124da:	6078      	str	r0, [r7, #4]
    NMBS_DEBUG_PRINT("\n");

    if (nmbs->platform.transport == NMBS_TRANSPORT_RTU) {
 80124dc:	687b      	ldr	r3, [r7, #4]
 80124de:	f893 3150 	ldrb.w	r3, [r3, #336]	@ 0x150
 80124e2:	2b01      	cmp	r3, #1
 80124e4:	d126      	bne.n	8012534 <recv_msg_footer+0x60>
        const uint16_t crc = nmbs->platform.crc_calc(nmbs->msg.buf, nmbs->msg.buf_idx, nmbs->platform.arg);
 80124e6:	687b      	ldr	r3, [r7, #4]
 80124e8:	f8d3 315c 	ldr.w	r3, [r3, #348]	@ 0x15c
 80124ec:	6878      	ldr	r0, [r7, #4]
 80124ee:	687a      	ldr	r2, [r7, #4]
 80124f0:	f8b2 2104 	ldrh.w	r2, [r2, #260]	@ 0x104
 80124f4:	4611      	mov	r1, r2
 80124f6:	687a      	ldr	r2, [r7, #4]
 80124f8:	f8d2 2160 	ldr.w	r2, [r2, #352]	@ 0x160
 80124fc:	4798      	blx	r3
 80124fe:	4603      	mov	r3, r0
 8012500:	81fb      	strh	r3, [r7, #14]

        const nmbs_error err = recv(nmbs, 2);
 8012502:	2102      	movs	r1, #2
 8012504:	6878      	ldr	r0, [r7, #4]
 8012506:	f7ff fe26 	bl	8012156 <recv>
 801250a:	4603      	mov	r3, r0
 801250c:	737b      	strb	r3, [r7, #13]
        if (err != NMBS_ERROR_NONE)
 801250e:	f997 300d 	ldrsb.w	r3, [r7, #13]
 8012512:	2b00      	cmp	r3, #0
 8012514:	d002      	beq.n	801251c <recv_msg_footer+0x48>
            return err;
 8012516:	f997 300d 	ldrsb.w	r3, [r7, #13]
 801251a:	e00c      	b.n	8012536 <recv_msg_footer+0x62>

        const uint16_t recv_crc = get_2(nmbs);
 801251c:	6878      	ldr	r0, [r7, #4]
 801251e:	f7ff fdce 	bl	80120be <get_2>
 8012522:	4603      	mov	r3, r0
 8012524:	817b      	strh	r3, [r7, #10]
        if (recv_crc != crc)
 8012526:	897a      	ldrh	r2, [r7, #10]
 8012528:	89fb      	ldrh	r3, [r7, #14]
 801252a:	429a      	cmp	r2, r3
 801252c:	d002      	beq.n	8012534 <recv_msg_footer+0x60>
            return NMBS_ERROR_CRC;
 801252e:	f06f 0304 	mvn.w	r3, #4
 8012532:	e000      	b.n	8012536 <recv_msg_footer+0x62>
    }

    return NMBS_ERROR_NONE;
 8012534:	2300      	movs	r3, #0
}
 8012536:	4618      	mov	r0, r3
 8012538:	3710      	adds	r7, #16
 801253a:	46bd      	mov	sp, r7
 801253c:	bd80      	pop	{r7, pc}

0801253e <recv_msg_header>:


static nmbs_error recv_msg_header(nmbs_t* nmbs, bool* first_byte_received) {
 801253e:	b580      	push	{r7, lr}
 8012540:	b086      	sub	sp, #24
 8012542:	af00      	add	r7, sp, #0
 8012544:	6078      	str	r0, [r7, #4]
 8012546:	6039      	str	r1, [r7, #0]
    // We wait for the read timeout here, just for the first message byte
    int32_t old_byte_timeout = nmbs->byte_timeout_ms;
 8012548:	687b      	ldr	r3, [r7, #4]
 801254a:	f8d3 3148 	ldr.w	r3, [r3, #328]	@ 0x148
 801254e:	617b      	str	r3, [r7, #20]
    nmbs->byte_timeout_ms = nmbs->read_timeout_ms;
 8012550:	687b      	ldr	r3, [r7, #4]
 8012552:	f8d3 214c 	ldr.w	r2, [r3, #332]	@ 0x14c
 8012556:	687b      	ldr	r3, [r7, #4]
 8012558:	f8c3 2148 	str.w	r2, [r3, #328]	@ 0x148

    msg_state_reset(nmbs);
 801255c:	6878      	ldr	r0, [r7, #4]
 801255e:	f7ff fe7e 	bl	801225e <msg_state_reset>

    *first_byte_received = false;
 8012562:	683b      	ldr	r3, [r7, #0]
 8012564:	2200      	movs	r2, #0
 8012566:	701a      	strb	r2, [r3, #0]

    if (nmbs->platform.transport == NMBS_TRANSPORT_RTU) {
 8012568:	687b      	ldr	r3, [r7, #4]
 801256a:	f893 3150 	ldrb.w	r3, [r3, #336]	@ 0x150
 801256e:	2b01      	cmp	r3, #1
 8012570:	d131      	bne.n	80125d6 <recv_msg_header+0x98>
        nmbs_error err = recv(nmbs, 1);
 8012572:	2101      	movs	r1, #1
 8012574:	6878      	ldr	r0, [r7, #4]
 8012576:	f7ff fdee 	bl	8012156 <recv>
 801257a:	4603      	mov	r3, r0
 801257c:	737b      	strb	r3, [r7, #13]

        nmbs->byte_timeout_ms = old_byte_timeout;
 801257e:	687b      	ldr	r3, [r7, #4]
 8012580:	697a      	ldr	r2, [r7, #20]
 8012582:	f8c3 2148 	str.w	r2, [r3, #328]	@ 0x148

        if (err != NMBS_ERROR_NONE)
 8012586:	f997 300d 	ldrsb.w	r3, [r7, #13]
 801258a:	2b00      	cmp	r3, #0
 801258c:	d002      	beq.n	8012594 <recv_msg_header+0x56>
            return err;
 801258e:	f997 300d 	ldrsb.w	r3, [r7, #13]
 8012592:	e092      	b.n	80126ba <recv_msg_header+0x17c>

        *first_byte_received = true;
 8012594:	683b      	ldr	r3, [r7, #0]
 8012596:	2201      	movs	r2, #1
 8012598:	701a      	strb	r2, [r3, #0]

        nmbs->msg.unit_id = get_1(nmbs);
 801259a:	6878      	ldr	r0, [r7, #4]
 801259c:	f7ff fd48 	bl	8012030 <get_1>
 80125a0:	4603      	mov	r3, r0
 80125a2:	461a      	mov	r2, r3
 80125a4:	687b      	ldr	r3, [r7, #4]
 80125a6:	f883 2106 	strb.w	r2, [r3, #262]	@ 0x106

        err = recv(nmbs, 1);
 80125aa:	2101      	movs	r1, #1
 80125ac:	6878      	ldr	r0, [r7, #4]
 80125ae:	f7ff fdd2 	bl	8012156 <recv>
 80125b2:	4603      	mov	r3, r0
 80125b4:	737b      	strb	r3, [r7, #13]
        if (err != NMBS_ERROR_NONE)
 80125b6:	f997 300d 	ldrsb.w	r3, [r7, #13]
 80125ba:	2b00      	cmp	r3, #0
 80125bc:	d002      	beq.n	80125c4 <recv_msg_header+0x86>
            return err;
 80125be:	f997 300d 	ldrsb.w	r3, [r7, #13]
 80125c2:	e07a      	b.n	80126ba <recv_msg_header+0x17c>

        nmbs->msg.fc = get_1(nmbs);
 80125c4:	6878      	ldr	r0, [r7, #4]
 80125c6:	f7ff fd33 	bl	8012030 <get_1>
 80125ca:	4603      	mov	r3, r0
 80125cc:	461a      	mov	r2, r3
 80125ce:	687b      	ldr	r3, [r7, #4]
 80125d0:	f883 2107 	strb.w	r2, [r3, #263]	@ 0x107
 80125d4:	e070      	b.n	80126b8 <recv_msg_header+0x17a>
    }
    else if (nmbs->platform.transport == NMBS_TRANSPORT_TCP) {
 80125d6:	687b      	ldr	r3, [r7, #4]
 80125d8:	f893 3150 	ldrb.w	r3, [r3, #336]	@ 0x150
 80125dc:	2b02      	cmp	r3, #2
 80125de:	d16b      	bne.n	80126b8 <recv_msg_header+0x17a>
        nmbs_error err = recv(nmbs, 1);
 80125e0:	2101      	movs	r1, #1
 80125e2:	6878      	ldr	r0, [r7, #4]
 80125e4:	f7ff fdb7 	bl	8012156 <recv>
 80125e8:	4603      	mov	r3, r0
 80125ea:	74fb      	strb	r3, [r7, #19]

        nmbs->byte_timeout_ms = old_byte_timeout;
 80125ec:	687b      	ldr	r3, [r7, #4]
 80125ee:	697a      	ldr	r2, [r7, #20]
 80125f0:	f8c3 2148 	str.w	r2, [r3, #328]	@ 0x148

        if (err != NMBS_ERROR_NONE)
 80125f4:	f997 3013 	ldrsb.w	r3, [r7, #19]
 80125f8:	2b00      	cmp	r3, #0
 80125fa:	d002      	beq.n	8012602 <recv_msg_header+0xc4>
            return err;
 80125fc:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8012600:	e05b      	b.n	80126ba <recv_msg_header+0x17c>

        *first_byte_received = true;
 8012602:	683b      	ldr	r3, [r7, #0]
 8012604:	2201      	movs	r2, #1
 8012606:	701a      	strb	r2, [r3, #0]

        // Advance buf_idx
        discard_1(nmbs);
 8012608:	6878      	ldr	r0, [r7, #4]
 801260a:	f7ff fd46 	bl	801209a <discard_1>

        err = recv(nmbs, 7);
 801260e:	2107      	movs	r1, #7
 8012610:	6878      	ldr	r0, [r7, #4]
 8012612:	f7ff fda0 	bl	8012156 <recv>
 8012616:	4603      	mov	r3, r0
 8012618:	74fb      	strb	r3, [r7, #19]
        if (err != NMBS_ERROR_NONE)
 801261a:	f997 3013 	ldrsb.w	r3, [r7, #19]
 801261e:	2b00      	cmp	r3, #0
 8012620:	d002      	beq.n	8012628 <recv_msg_header+0xea>
            return err;
 8012622:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8012626:	e048      	b.n	80126ba <recv_msg_header+0x17c>

        // Starting over
        msg_buf_reset(nmbs);
 8012628:	6878      	ldr	r0, [r7, #4]
 801262a:	f7ff fe0a 	bl	8012242 <msg_buf_reset>

        nmbs->msg.transaction_id = get_2(nmbs);
 801262e:	6878      	ldr	r0, [r7, #4]
 8012630:	f7ff fd45 	bl	80120be <get_2>
 8012634:	4603      	mov	r3, r0
 8012636:	461a      	mov	r2, r3
 8012638:	687b      	ldr	r3, [r7, #4]
 801263a:	f8a3 2108 	strh.w	r2, [r3, #264]	@ 0x108
        const uint16_t protocol_id = get_2(nmbs);
 801263e:	6878      	ldr	r0, [r7, #4]
 8012640:	f7ff fd3d 	bl	80120be <get_2>
 8012644:	4603      	mov	r3, r0
 8012646:	823b      	strh	r3, [r7, #16]
        const uint16_t length = get_2(nmbs);
 8012648:	6878      	ldr	r0, [r7, #4]
 801264a:	f7ff fd38 	bl	80120be <get_2>
 801264e:	4603      	mov	r3, r0
 8012650:	81fb      	strh	r3, [r7, #14]
        nmbs->msg.unit_id = get_1(nmbs);
 8012652:	6878      	ldr	r0, [r7, #4]
 8012654:	f7ff fcec 	bl	8012030 <get_1>
 8012658:	4603      	mov	r3, r0
 801265a:	461a      	mov	r2, r3
 801265c:	687b      	ldr	r3, [r7, #4]
 801265e:	f883 2106 	strb.w	r2, [r3, #262]	@ 0x106
        nmbs->msg.fc = get_1(nmbs);
 8012662:	6878      	ldr	r0, [r7, #4]
 8012664:	f7ff fce4 	bl	8012030 <get_1>
 8012668:	4603      	mov	r3, r0
 801266a:	461a      	mov	r2, r3
 801266c:	687b      	ldr	r3, [r7, #4]
 801266e:	f883 2107 	strb.w	r2, [r3, #263]	@ 0x107

        if (length < 2 || length > 255)
 8012672:	89fb      	ldrh	r3, [r7, #14]
 8012674:	2b01      	cmp	r3, #1
 8012676:	d902      	bls.n	801267e <recv_msg_header+0x140>
 8012678:	89fb      	ldrh	r3, [r7, #14]
 801267a:	2bff      	cmp	r3, #255	@ 0xff
 801267c:	d902      	bls.n	8012684 <recv_msg_header+0x146>
            return NMBS_ERROR_INVALID_TCP_MBAP;
 801267e:	f06f 0305 	mvn.w	r3, #5
 8012682:	e01a      	b.n	80126ba <recv_msg_header+0x17c>

        // Receive the rest of the message
        err = recv(nmbs, length - 2);
 8012684:	89fb      	ldrh	r3, [r7, #14]
 8012686:	3b02      	subs	r3, #2
 8012688:	b29b      	uxth	r3, r3
 801268a:	4619      	mov	r1, r3
 801268c:	6878      	ldr	r0, [r7, #4]
 801268e:	f7ff fd62 	bl	8012156 <recv>
 8012692:	4603      	mov	r3, r0
 8012694:	74fb      	strb	r3, [r7, #19]
        if (err != NMBS_ERROR_NONE)
 8012696:	f997 3013 	ldrsb.w	r3, [r7, #19]
 801269a:	2b00      	cmp	r3, #0
 801269c:	d002      	beq.n	80126a4 <recv_msg_header+0x166>
            return err;
 801269e:	f997 3013 	ldrsb.w	r3, [r7, #19]
 80126a2:	e00a      	b.n	80126ba <recv_msg_header+0x17c>

        if (protocol_id != 0)
 80126a4:	8a3b      	ldrh	r3, [r7, #16]
 80126a6:	2b00      	cmp	r3, #0
 80126a8:	d002      	beq.n	80126b0 <recv_msg_header+0x172>
            return NMBS_ERROR_INVALID_TCP_MBAP;
 80126aa:	f06f 0305 	mvn.w	r3, #5
 80126ae:	e004      	b.n	80126ba <recv_msg_header+0x17c>

        nmbs->msg.complete = true;
 80126b0:	687b      	ldr	r3, [r7, #4]
 80126b2:	2201      	movs	r2, #1
 80126b4:	f883 210c 	strb.w	r2, [r3, #268]	@ 0x10c
    }

    return NMBS_ERROR_NONE;
 80126b8:	2300      	movs	r3, #0
}
 80126ba:	4618      	mov	r0, r3
 80126bc:	3718      	adds	r7, #24
 80126be:	46bd      	mov	sp, r7
 80126c0:	bd80      	pop	{r7, pc}

080126c2 <put_msg_header>:


static void put_msg_header(nmbs_t* nmbs, uint16_t data_length) {
 80126c2:	b580      	push	{r7, lr}
 80126c4:	b082      	sub	sp, #8
 80126c6:	af00      	add	r7, sp, #0
 80126c8:	6078      	str	r0, [r7, #4]
 80126ca:	460b      	mov	r3, r1
 80126cc:	807b      	strh	r3, [r7, #2]
    msg_buf_reset(nmbs);
 80126ce:	6878      	ldr	r0, [r7, #4]
 80126d0:	f7ff fdb7 	bl	8012242 <msg_buf_reset>

    if (nmbs->platform.transport == NMBS_TRANSPORT_RTU) {
 80126d4:	687b      	ldr	r3, [r7, #4]
 80126d6:	f893 3150 	ldrb.w	r3, [r3, #336]	@ 0x150
 80126da:	2b01      	cmp	r3, #1
 80126dc:	d107      	bne.n	80126ee <put_msg_header+0x2c>
        put_1(nmbs, nmbs->msg.unit_id);
 80126de:	687b      	ldr	r3, [r7, #4]
 80126e0:	f893 3106 	ldrb.w	r3, [r3, #262]	@ 0x106
 80126e4:	4619      	mov	r1, r3
 80126e6:	6878      	ldr	r0, [r7, #4]
 80126e8:	f7ff fcbc 	bl	8012064 <put_1>
 80126ec:	e01d      	b.n	801272a <put_msg_header+0x68>
    }
    else if (nmbs->platform.transport == NMBS_TRANSPORT_TCP) {
 80126ee:	687b      	ldr	r3, [r7, #4]
 80126f0:	f893 3150 	ldrb.w	r3, [r3, #336]	@ 0x150
 80126f4:	2b02      	cmp	r3, #2
 80126f6:	d118      	bne.n	801272a <put_msg_header+0x68>
        put_2(nmbs, nmbs->msg.transaction_id);
 80126f8:	687b      	ldr	r3, [r7, #4]
 80126fa:	f8b3 3108 	ldrh.w	r3, [r3, #264]	@ 0x108
 80126fe:	4619      	mov	r1, r3
 8012700:	6878      	ldr	r0, [r7, #4]
 8012702:	f7ff fd02 	bl	801210a <put_2>
        put_2(nmbs, 0);
 8012706:	2100      	movs	r1, #0
 8012708:	6878      	ldr	r0, [r7, #4]
 801270a:	f7ff fcfe 	bl	801210a <put_2>
        put_2(nmbs, (uint16_t) (1 + 1 + data_length));
 801270e:	887b      	ldrh	r3, [r7, #2]
 8012710:	3302      	adds	r3, #2
 8012712:	b29b      	uxth	r3, r3
 8012714:	4619      	mov	r1, r3
 8012716:	6878      	ldr	r0, [r7, #4]
 8012718:	f7ff fcf7 	bl	801210a <put_2>
        put_1(nmbs, nmbs->msg.unit_id);
 801271c:	687b      	ldr	r3, [r7, #4]
 801271e:	f893 3106 	ldrb.w	r3, [r3, #262]	@ 0x106
 8012722:	4619      	mov	r1, r3
 8012724:	6878      	ldr	r0, [r7, #4]
 8012726:	f7ff fc9d 	bl	8012064 <put_1>
    }

    put_1(nmbs, nmbs->msg.fc);
 801272a:	687b      	ldr	r3, [r7, #4]
 801272c:	f893 3107 	ldrb.w	r3, [r3, #263]	@ 0x107
 8012730:	4619      	mov	r1, r3
 8012732:	6878      	ldr	r0, [r7, #4]
 8012734:	f7ff fc96 	bl	8012064 <put_1>
}
 8012738:	bf00      	nop
 801273a:	3708      	adds	r7, #8
 801273c:	46bd      	mov	sp, r7
 801273e:	bd80      	pop	{r7, pc}

08012740 <send_msg>:
}
#endif
#endif


static nmbs_error send_msg(nmbs_t* nmbs) {
 8012740:	b580      	push	{r7, lr}
 8012742:	b084      	sub	sp, #16
 8012744:	af00      	add	r7, sp, #0
 8012746:	6078      	str	r0, [r7, #4]
    NMBS_DEBUG_PRINT("\n");

    if (nmbs->platform.transport == NMBS_TRANSPORT_RTU) {
 8012748:	687b      	ldr	r3, [r7, #4]
 801274a:	f893 3150 	ldrb.w	r3, [r3, #336]	@ 0x150
 801274e:	2b01      	cmp	r3, #1
 8012750:	d112      	bne.n	8012778 <send_msg+0x38>
        const uint16_t crc = nmbs->platform.crc_calc(nmbs->msg.buf, nmbs->msg.buf_idx, nmbs->platform.arg);
 8012752:	687b      	ldr	r3, [r7, #4]
 8012754:	f8d3 315c 	ldr.w	r3, [r3, #348]	@ 0x15c
 8012758:	6878      	ldr	r0, [r7, #4]
 801275a:	687a      	ldr	r2, [r7, #4]
 801275c:	f8b2 2104 	ldrh.w	r2, [r2, #260]	@ 0x104
 8012760:	4611      	mov	r1, r2
 8012762:	687a      	ldr	r2, [r7, #4]
 8012764:	f8d2 2160 	ldr.w	r2, [r2, #352]	@ 0x160
 8012768:	4798      	blx	r3
 801276a:	4603      	mov	r3, r0
 801276c:	81fb      	strh	r3, [r7, #14]
        put_2(nmbs, crc);
 801276e:	89fb      	ldrh	r3, [r7, #14]
 8012770:	4619      	mov	r1, r3
 8012772:	6878      	ldr	r0, [r7, #4]
 8012774:	f7ff fcc9 	bl	801210a <put_2>
    }

    const nmbs_error err = send(nmbs, nmbs->msg.buf_idx);
 8012778:	687b      	ldr	r3, [r7, #4]
 801277a:	f8b3 3104 	ldrh.w	r3, [r3, #260]	@ 0x104
 801277e:	4619      	mov	r1, r3
 8012780:	6878      	ldr	r0, [r7, #4]
 8012782:	f7ff fd1f 	bl	80121c4 <send>
 8012786:	4603      	mov	r3, r0
 8012788:	737b      	strb	r3, [r7, #13]

    return err;
 801278a:	f997 300d 	ldrsb.w	r3, [r7, #13]
}
 801278e:	4618      	mov	r0, r3
 8012790:	3710      	adds	r7, #16
 8012792:	46bd      	mov	sp, r7
 8012794:	bd80      	pop	{r7, pc}

08012796 <recv_res_header>:
    return send_msg(nmbs);
}
#endif


static nmbs_error recv_res_header(nmbs_t* nmbs) {
 8012796:	b580      	push	{r7, lr}
 8012798:	b084      	sub	sp, #16
 801279a:	af00      	add	r7, sp, #0
 801279c:	6078      	str	r0, [r7, #4]
    const uint16_t req_transaction_id = nmbs->msg.transaction_id;
 801279e:	687b      	ldr	r3, [r7, #4]
 80127a0:	f8b3 3108 	ldrh.w	r3, [r3, #264]	@ 0x108
 80127a4:	81fb      	strh	r3, [r7, #14]
    const uint8_t req_unit_id = nmbs->msg.unit_id;
 80127a6:	687b      	ldr	r3, [r7, #4]
 80127a8:	f893 3106 	ldrb.w	r3, [r3, #262]	@ 0x106
 80127ac:	737b      	strb	r3, [r7, #13]
    const uint8_t req_fc = nmbs->msg.fc;
 80127ae:	687b      	ldr	r3, [r7, #4]
 80127b0:	f893 3107 	ldrb.w	r3, [r3, #263]	@ 0x107
 80127b4:	733b      	strb	r3, [r7, #12]

    bool first_byte_received = false;
 80127b6:	2300      	movs	r3, #0
 80127b8:	727b      	strb	r3, [r7, #9]
    nmbs_error err = recv_msg_header(nmbs, &first_byte_received);
 80127ba:	f107 0309 	add.w	r3, r7, #9
 80127be:	4619      	mov	r1, r3
 80127c0:	6878      	ldr	r0, [r7, #4]
 80127c2:	f7ff febc 	bl	801253e <recv_msg_header>
 80127c6:	4603      	mov	r3, r0
 80127c8:	72fb      	strb	r3, [r7, #11]
    if (err != NMBS_ERROR_NONE)
 80127ca:	f997 300b 	ldrsb.w	r3, [r7, #11]
 80127ce:	2b00      	cmp	r3, #0
 80127d0:	d002      	beq.n	80127d8 <recv_res_header+0x42>
        return err;
 80127d2:	f997 300b 	ldrsb.w	r3, [r7, #11]
 80127d6:	e057      	b.n	8012888 <recv_res_header+0xf2>

    if (nmbs->platform.transport == NMBS_TRANSPORT_TCP) {
 80127d8:	687b      	ldr	r3, [r7, #4]
 80127da:	f893 3150 	ldrb.w	r3, [r3, #336]	@ 0x150
 80127de:	2b02      	cmp	r3, #2
 80127e0:	d108      	bne.n	80127f4 <recv_res_header+0x5e>
        if (nmbs->msg.transaction_id != req_transaction_id)
 80127e2:	687b      	ldr	r3, [r7, #4]
 80127e4:	f8b3 3108 	ldrh.w	r3, [r3, #264]	@ 0x108
 80127e8:	89fa      	ldrh	r2, [r7, #14]
 80127ea:	429a      	cmp	r2, r3
 80127ec:	d002      	beq.n	80127f4 <recv_res_header+0x5e>
            return NMBS_ERROR_INVALID_TCP_MBAP;
 80127ee:	f06f 0305 	mvn.w	r3, #5
 80127f2:	e049      	b.n	8012888 <recv_res_header+0xf2>
    }

    if (nmbs->platform.transport == NMBS_TRANSPORT_RTU && nmbs->msg.unit_id != req_unit_id)
 80127f4:	687b      	ldr	r3, [r7, #4]
 80127f6:	f893 3150 	ldrb.w	r3, [r3, #336]	@ 0x150
 80127fa:	2b01      	cmp	r3, #1
 80127fc:	d108      	bne.n	8012810 <recv_res_header+0x7a>
 80127fe:	687b      	ldr	r3, [r7, #4]
 8012800:	f893 3106 	ldrb.w	r3, [r3, #262]	@ 0x106
 8012804:	7b7a      	ldrb	r2, [r7, #13]
 8012806:	429a      	cmp	r2, r3
 8012808:	d002      	beq.n	8012810 <recv_res_header+0x7a>
        return NMBS_ERROR_INVALID_UNIT_ID;
 801280a:	f06f 0306 	mvn.w	r3, #6
 801280e:	e03b      	b.n	8012888 <recv_res_header+0xf2>

    if (nmbs->msg.fc != req_fc) {
 8012810:	687b      	ldr	r3, [r7, #4]
 8012812:	f893 3107 	ldrb.w	r3, [r3, #263]	@ 0x107
 8012816:	7b3a      	ldrb	r2, [r7, #12]
 8012818:	429a      	cmp	r2, r3
 801281a:	d034      	beq.n	8012886 <recv_res_header+0xf0>
        if (nmbs->msg.fc - 0x80 == req_fc) {
 801281c:	687b      	ldr	r3, [r7, #4]
 801281e:	f893 3107 	ldrb.w	r3, [r3, #263]	@ 0x107
 8012822:	f1a3 0280 	sub.w	r2, r3, #128	@ 0x80
 8012826:	7b3b      	ldrb	r3, [r7, #12]
 8012828:	429a      	cmp	r2, r3
 801282a:	d129      	bne.n	8012880 <recv_res_header+0xea>
            err = recv(nmbs, 1);
 801282c:	2101      	movs	r1, #1
 801282e:	6878      	ldr	r0, [r7, #4]
 8012830:	f7ff fc91 	bl	8012156 <recv>
 8012834:	4603      	mov	r3, r0
 8012836:	72fb      	strb	r3, [r7, #11]
            if (err != NMBS_ERROR_NONE)
 8012838:	f997 300b 	ldrsb.w	r3, [r7, #11]
 801283c:	2b00      	cmp	r3, #0
 801283e:	d002      	beq.n	8012846 <recv_res_header+0xb0>
                return err;
 8012840:	f997 300b 	ldrsb.w	r3, [r7, #11]
 8012844:	e020      	b.n	8012888 <recv_res_header+0xf2>

            const uint8_t exception = get_1(nmbs);
 8012846:	6878      	ldr	r0, [r7, #4]
 8012848:	f7ff fbf2 	bl	8012030 <get_1>
 801284c:	4603      	mov	r3, r0
 801284e:	72bb      	strb	r3, [r7, #10]
            err = recv_msg_footer(nmbs);
 8012850:	6878      	ldr	r0, [r7, #4]
 8012852:	f7ff fe3f 	bl	80124d4 <recv_msg_footer>
 8012856:	4603      	mov	r3, r0
 8012858:	72fb      	strb	r3, [r7, #11]
            if (err != NMBS_ERROR_NONE)
 801285a:	f997 300b 	ldrsb.w	r3, [r7, #11]
 801285e:	2b00      	cmp	r3, #0
 8012860:	d002      	beq.n	8012868 <recv_res_header+0xd2>
                return err;
 8012862:	f997 300b 	ldrsb.w	r3, [r7, #11]
 8012866:	e00f      	b.n	8012888 <recv_res_header+0xf2>

            if (exception < 1 || exception > 4)
 8012868:	7abb      	ldrb	r3, [r7, #10]
 801286a:	2b00      	cmp	r3, #0
 801286c:	d002      	beq.n	8012874 <recv_res_header+0xde>
 801286e:	7abb      	ldrb	r3, [r7, #10]
 8012870:	2b04      	cmp	r3, #4
 8012872:	d902      	bls.n	801287a <recv_res_header+0xe4>
                return NMBS_ERROR_INVALID_RESPONSE;
 8012874:	f06f 0301 	mvn.w	r3, #1
 8012878:	e006      	b.n	8012888 <recv_res_header+0xf2>

            NMBS_DEBUG_PRINT("%d NMBS res <- address_rtu %d\texception %d\n", nmbs->address_rtu, nmbs->msg.unit_id,
                             exception);
            return (nmbs_error) exception;
 801287a:	f997 300a 	ldrsb.w	r3, [r7, #10]
 801287e:	e003      	b.n	8012888 <recv_res_header+0xf2>
        }

        return NMBS_ERROR_INVALID_RESPONSE;
 8012880:	f06f 0301 	mvn.w	r3, #1
 8012884:	e000      	b.n	8012888 <recv_res_header+0xf2>
    }

    NMBS_DEBUG_PRINT("%d NMBS res <- address_rtu %d\tfc %d\t", nmbs->address_rtu, nmbs->msg.unit_id, nmbs->msg.fc);

    return NMBS_ERROR_NONE;
 8012886:	2300      	movs	r3, #0
}
 8012888:	4618      	mov	r0, r3
 801288a:	3710      	adds	r7, #16
 801288c:	46bd      	mov	sp, r7
 801288e:	bd80      	pop	{r7, pc}

08012890 <put_req_header>:


#ifndef NMBS_CLIENT_DISABLED
static void put_req_header(nmbs_t* nmbs, uint16_t data_length) {
 8012890:	b580      	push	{r7, lr}
 8012892:	b082      	sub	sp, #8
 8012894:	af00      	add	r7, sp, #0
 8012896:	6078      	str	r0, [r7, #4]
 8012898:	460b      	mov	r3, r1
 801289a:	807b      	strh	r3, [r7, #2]
    put_msg_header(nmbs, data_length);
 801289c:	887b      	ldrh	r3, [r7, #2]
 801289e:	4619      	mov	r1, r3
 80128a0:	6878      	ldr	r0, [r7, #4]
 80128a2:	f7ff ff0e 	bl	80126c2 <put_msg_header>
            printf("address_rtu %d\t", nmbs->dest_address_rtu);
    }

    printf("fc %d\t", nmbs->msg.fc);
#endif
}
 80128a6:	bf00      	nop
 80128a8:	3708      	adds	r7, #8
 80128aa:	46bd      	mov	sp, r7
 80128ac:	bd80      	pop	{r7, pc}

080128ae <recv_read_registers_res>:


#if !defined(NMBS_CLIENT_DISABLED) ||                                                                                  \
        (!defined(NMBS_SERVER_DISABLED) && (!defined(NMBS_SERVER_READ_HOLDING_REGISTERS_DISABLED) ||                   \
                                            !defined(NMBS_SERVER_READ_INPUT_REGISTERS_DISABLED)))
static nmbs_error recv_read_registers_res(nmbs_t* nmbs, uint16_t quantity, uint16_t* registers) {
 80128ae:	b580      	push	{r7, lr}
 80128b0:	b086      	sub	sp, #24
 80128b2:	af00      	add	r7, sp, #0
 80128b4:	60f8      	str	r0, [r7, #12]
 80128b6:	460b      	mov	r3, r1
 80128b8:	607a      	str	r2, [r7, #4]
 80128ba:	817b      	strh	r3, [r7, #10]
    nmbs_error err = recv_res_header(nmbs);
 80128bc:	68f8      	ldr	r0, [r7, #12]
 80128be:	f7ff ff6a 	bl	8012796 <recv_res_header>
 80128c2:	4603      	mov	r3, r0
 80128c4:	74fb      	strb	r3, [r7, #19]
    if (err != NMBS_ERROR_NONE)
 80128c6:	f997 3013 	ldrsb.w	r3, [r7, #19]
 80128ca:	2b00      	cmp	r3, #0
 80128cc:	d002      	beq.n	80128d4 <recv_read_registers_res+0x26>
        return err;
 80128ce:	f997 3013 	ldrsb.w	r3, [r7, #19]
 80128d2:	e056      	b.n	8012982 <recv_read_registers_res+0xd4>

    err = recv(nmbs, 1);
 80128d4:	2101      	movs	r1, #1
 80128d6:	68f8      	ldr	r0, [r7, #12]
 80128d8:	f7ff fc3d 	bl	8012156 <recv>
 80128dc:	4603      	mov	r3, r0
 80128de:	74fb      	strb	r3, [r7, #19]
    if (err != NMBS_ERROR_NONE)
 80128e0:	f997 3013 	ldrsb.w	r3, [r7, #19]
 80128e4:	2b00      	cmp	r3, #0
 80128e6:	d002      	beq.n	80128ee <recv_read_registers_res+0x40>
        return err;
 80128e8:	f997 3013 	ldrsb.w	r3, [r7, #19]
 80128ec:	e049      	b.n	8012982 <recv_read_registers_res+0xd4>

    const uint8_t registers_bytes = get_1(nmbs);
 80128ee:	68f8      	ldr	r0, [r7, #12]
 80128f0:	f7ff fb9e 	bl	8012030 <get_1>
 80128f4:	4603      	mov	r3, r0
 80128f6:	74bb      	strb	r3, [r7, #18]
    NMBS_DEBUG_PRINT("b %d\t", registers_bytes);

    if (registers_bytes > 250)
 80128f8:	7cbb      	ldrb	r3, [r7, #18]
 80128fa:	2bfa      	cmp	r3, #250	@ 0xfa
 80128fc:	d902      	bls.n	8012904 <recv_read_registers_res+0x56>
        return NMBS_ERROR_INVALID_RESPONSE;
 80128fe:	f06f 0301 	mvn.w	r3, #1
 8012902:	e03e      	b.n	8012982 <recv_read_registers_res+0xd4>

    err = recv(nmbs, registers_bytes);
 8012904:	7cbb      	ldrb	r3, [r7, #18]
 8012906:	b29b      	uxth	r3, r3
 8012908:	4619      	mov	r1, r3
 801290a:	68f8      	ldr	r0, [r7, #12]
 801290c:	f7ff fc23 	bl	8012156 <recv>
 8012910:	4603      	mov	r3, r0
 8012912:	74fb      	strb	r3, [r7, #19]
    if (err != NMBS_ERROR_NONE)
 8012914:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8012918:	2b00      	cmp	r3, #0
 801291a:	d002      	beq.n	8012922 <recv_read_registers_res+0x74>
        return err;
 801291c:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8012920:	e02f      	b.n	8012982 <recv_read_registers_res+0xd4>

    NMBS_DEBUG_PRINT("regs ");
    for (int i = 0; i < registers_bytes / 2; i++) {
 8012922:	2300      	movs	r3, #0
 8012924:	617b      	str	r3, [r7, #20]
 8012926:	e010      	b.n	801294a <recv_read_registers_res+0x9c>
        uint16_t reg = get_2(nmbs);
 8012928:	68f8      	ldr	r0, [r7, #12]
 801292a:	f7ff fbc8 	bl	80120be <get_2>
 801292e:	4603      	mov	r3, r0
 8012930:	823b      	strh	r3, [r7, #16]
        if (registers)
 8012932:	687b      	ldr	r3, [r7, #4]
 8012934:	2b00      	cmp	r3, #0
 8012936:	d005      	beq.n	8012944 <recv_read_registers_res+0x96>
            registers[i] = reg;
 8012938:	697b      	ldr	r3, [r7, #20]
 801293a:	005b      	lsls	r3, r3, #1
 801293c:	687a      	ldr	r2, [r7, #4]
 801293e:	4413      	add	r3, r2
 8012940:	8a3a      	ldrh	r2, [r7, #16]
 8012942:	801a      	strh	r2, [r3, #0]
    for (int i = 0; i < registers_bytes / 2; i++) {
 8012944:	697b      	ldr	r3, [r7, #20]
 8012946:	3301      	adds	r3, #1
 8012948:	617b      	str	r3, [r7, #20]
 801294a:	7cbb      	ldrb	r3, [r7, #18]
 801294c:	085b      	lsrs	r3, r3, #1
 801294e:	b2db      	uxtb	r3, r3
 8012950:	461a      	mov	r2, r3
 8012952:	697b      	ldr	r3, [r7, #20]
 8012954:	4293      	cmp	r3, r2
 8012956:	dbe7      	blt.n	8012928 <recv_read_registers_res+0x7a>
        NMBS_DEBUG_PRINT("%d ", reg);
    }

    err = recv_msg_footer(nmbs);
 8012958:	68f8      	ldr	r0, [r7, #12]
 801295a:	f7ff fdbb 	bl	80124d4 <recv_msg_footer>
 801295e:	4603      	mov	r3, r0
 8012960:	74fb      	strb	r3, [r7, #19]
    if (err != NMBS_ERROR_NONE)
 8012962:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8012966:	2b00      	cmp	r3, #0
 8012968:	d002      	beq.n	8012970 <recv_read_registers_res+0xc2>
        return err;
 801296a:	f997 3013 	ldrsb.w	r3, [r7, #19]
 801296e:	e008      	b.n	8012982 <recv_read_registers_res+0xd4>

    if (registers_bytes != quantity * 2)
 8012970:	7cba      	ldrb	r2, [r7, #18]
 8012972:	897b      	ldrh	r3, [r7, #10]
 8012974:	005b      	lsls	r3, r3, #1
 8012976:	429a      	cmp	r2, r3
 8012978:	d002      	beq.n	8012980 <recv_read_registers_res+0xd2>
        return NMBS_ERROR_INVALID_RESPONSE;
 801297a:	f06f 0301 	mvn.w	r3, #1
 801297e:	e000      	b.n	8012982 <recv_read_registers_res+0xd4>

    return NMBS_ERROR_NONE;
 8012980:	2300      	movs	r3, #0
}
 8012982:	4618      	mov	r0, r3
 8012984:	3718      	adds	r7, #24
 8012986:	46bd      	mov	sp, r7
 8012988:	bd80      	pop	{r7, pc}

0801298a <nmbs_client_create>:
}
#endif


#ifndef NMBS_CLIENT_DISABLED
nmbs_error nmbs_client_create(nmbs_t* nmbs, const nmbs_platform_conf* platform_conf) {
 801298a:	b580      	push	{r7, lr}
 801298c:	b082      	sub	sp, #8
 801298e:	af00      	add	r7, sp, #0
 8012990:	6078      	str	r0, [r7, #4]
 8012992:	6039      	str	r1, [r7, #0]
    return nmbs_create(nmbs, platform_conf);
 8012994:	6839      	ldr	r1, [r7, #0]
 8012996:	6878      	ldr	r0, [r7, #4]
 8012998:	f7ff fcc8 	bl	801232c <nmbs_create>
 801299c:	4603      	mov	r3, r0
}
 801299e:	4618      	mov	r0, r3
 80129a0:	3708      	adds	r7, #8
 80129a2:	46bd      	mov	sp, r7
 80129a4:	bd80      	pop	{r7, pc}

080129a6 <read_registers>:

nmbs_error nmbs_read_discrete_inputs(nmbs_t* nmbs, uint16_t address, uint16_t quantity, nmbs_bitfield inputs_out) {
    return read_discrete(nmbs, 2, address, quantity, inputs_out);
}

static nmbs_error read_registers(nmbs_t* nmbs, uint8_t fc, uint16_t address, uint16_t quantity, uint16_t* registers) {
 80129a6:	b580      	push	{r7, lr}
 80129a8:	b086      	sub	sp, #24
 80129aa:	af00      	add	r7, sp, #0
 80129ac:	60f8      	str	r0, [r7, #12]
 80129ae:	4608      	mov	r0, r1
 80129b0:	4611      	mov	r1, r2
 80129b2:	461a      	mov	r2, r3
 80129b4:	4603      	mov	r3, r0
 80129b6:	72fb      	strb	r3, [r7, #11]
 80129b8:	460b      	mov	r3, r1
 80129ba:	813b      	strh	r3, [r7, #8]
 80129bc:	4613      	mov	r3, r2
 80129be:	80fb      	strh	r3, [r7, #6]
    if (quantity < 1 || quantity > 125)
 80129c0:	88fb      	ldrh	r3, [r7, #6]
 80129c2:	2b00      	cmp	r3, #0
 80129c4:	d002      	beq.n	80129cc <read_registers+0x26>
 80129c6:	88fb      	ldrh	r3, [r7, #6]
 80129c8:	2b7d      	cmp	r3, #125	@ 0x7d
 80129ca:	d902      	bls.n	80129d2 <read_registers+0x2c>
        return NMBS_ERROR_INVALID_ARGUMENT;
 80129cc:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80129d0:	e02e      	b.n	8012a30 <read_registers+0x8a>

    if ((uint32_t) address + (uint32_t) quantity > ((uint32_t) 0xFFFF) + 1)
 80129d2:	893a      	ldrh	r2, [r7, #8]
 80129d4:	88fb      	ldrh	r3, [r7, #6]
 80129d6:	4413      	add	r3, r2
 80129d8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80129dc:	d902      	bls.n	80129e4 <read_registers+0x3e>
        return NMBS_ERROR_INVALID_ARGUMENT;
 80129de:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80129e2:	e025      	b.n	8012a30 <read_registers+0x8a>

    msg_state_req(nmbs, fc);
 80129e4:	7afb      	ldrb	r3, [r7, #11]
 80129e6:	4619      	mov	r1, r3
 80129e8:	68f8      	ldr	r0, [r7, #12]
 80129ea:	f7ff fc5b 	bl	80122a4 <msg_state_req>
    put_req_header(nmbs, 4);
 80129ee:	2104      	movs	r1, #4
 80129f0:	68f8      	ldr	r0, [r7, #12]
 80129f2:	f7ff ff4d 	bl	8012890 <put_req_header>

    put_2(nmbs, address);
 80129f6:	893b      	ldrh	r3, [r7, #8]
 80129f8:	4619      	mov	r1, r3
 80129fa:	68f8      	ldr	r0, [r7, #12]
 80129fc:	f7ff fb85 	bl	801210a <put_2>
    put_2(nmbs, quantity);
 8012a00:	88fb      	ldrh	r3, [r7, #6]
 8012a02:	4619      	mov	r1, r3
 8012a04:	68f8      	ldr	r0, [r7, #12]
 8012a06:	f7ff fb80 	bl	801210a <put_2>

    NMBS_DEBUG_PRINT("a %d\tq %d ", address, quantity);

    const nmbs_error err = send_msg(nmbs);
 8012a0a:	68f8      	ldr	r0, [r7, #12]
 8012a0c:	f7ff fe98 	bl	8012740 <send_msg>
 8012a10:	4603      	mov	r3, r0
 8012a12:	75fb      	strb	r3, [r7, #23]
    if (err != NMBS_ERROR_NONE)
 8012a14:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8012a18:	2b00      	cmp	r3, #0
 8012a1a:	d002      	beq.n	8012a22 <read_registers+0x7c>
        return err;
 8012a1c:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8012a20:	e006      	b.n	8012a30 <read_registers+0x8a>

    return recv_read_registers_res(nmbs, quantity, registers);
 8012a22:	88fb      	ldrh	r3, [r7, #6]
 8012a24:	6a3a      	ldr	r2, [r7, #32]
 8012a26:	4619      	mov	r1, r3
 8012a28:	68f8      	ldr	r0, [r7, #12]
 8012a2a:	f7ff ff40 	bl	80128ae <recv_read_registers_res>
 8012a2e:	4603      	mov	r3, r0
}
 8012a30:	4618      	mov	r0, r3
 8012a32:	3718      	adds	r7, #24
 8012a34:	46bd      	mov	sp, r7
 8012a36:	bd80      	pop	{r7, pc}

08012a38 <nmbs_read_holding_registers>:


nmbs_error nmbs_read_holding_registers(nmbs_t* nmbs, uint16_t address, uint16_t quantity, uint16_t* registers_out) {
 8012a38:	b580      	push	{r7, lr}
 8012a3a:	b086      	sub	sp, #24
 8012a3c:	af02      	add	r7, sp, #8
 8012a3e:	60f8      	str	r0, [r7, #12]
 8012a40:	607b      	str	r3, [r7, #4]
 8012a42:	460b      	mov	r3, r1
 8012a44:	817b      	strh	r3, [r7, #10]
 8012a46:	4613      	mov	r3, r2
 8012a48:	813b      	strh	r3, [r7, #8]
    return read_registers(nmbs, 3, address, quantity, registers_out);
 8012a4a:	8939      	ldrh	r1, [r7, #8]
 8012a4c:	897a      	ldrh	r2, [r7, #10]
 8012a4e:	687b      	ldr	r3, [r7, #4]
 8012a50:	9300      	str	r3, [sp, #0]
 8012a52:	460b      	mov	r3, r1
 8012a54:	2103      	movs	r1, #3
 8012a56:	68f8      	ldr	r0, [r7, #12]
 8012a58:	f7ff ffa5 	bl	80129a6 <read_registers>
 8012a5c:	4603      	mov	r3, r0
}
 8012a5e:	4618      	mov	r0, r3
 8012a60:	3710      	adds	r7, #16
 8012a62:	46bd      	mov	sp, r7
 8012a64:	bd80      	pop	{r7, pc}
	...

08012a68 <lgc_interface_modbus_init>:
static int32_t lgc_modbus_uart_read(uint8_t *buffer, uint16_t count, int32_t timeout, void *args);
static int32_t lgc_modbus_uart_write(const uint8_t *buffer, uint16_t count, int32_t timeout, void *args);

/*public function definitions*/
error_t lgc_interface_modbus_init(void)
{
 8012a68:	b580      	push	{r7, lr}
 8012a6a:	b082      	sub	sp, #8
 8012a6c:	af00      	add	r7, sp, #0
	error_t err = NO_ERROR;
 8012a6e:	2300      	movs	r3, #0
 8012a70:	80fb      	strh	r3, [r7, #6]

	nmbs_platform_conf_create(&platform_conf);
 8012a72:	4819      	ldr	r0, [pc, #100]	@ (8012ad8 <lgc_interface_modbus_init+0x70>)
 8012a74:	f7ff fcc6 	bl	8012404 <nmbs_platform_conf_create>
	platform_conf.transport = NMBS_TRANSPORT_RTU;
 8012a78:	4b17      	ldr	r3, [pc, #92]	@ (8012ad8 <lgc_interface_modbus_init+0x70>)
 8012a7a:	2201      	movs	r2, #1
 8012a7c:	701a      	strb	r2, [r3, #0]
	platform_conf.read = lgc_modbus_uart_read;
 8012a7e:	4b16      	ldr	r3, [pc, #88]	@ (8012ad8 <lgc_interface_modbus_init+0x70>)
 8012a80:	4a16      	ldr	r2, [pc, #88]	@ (8012adc <lgc_interface_modbus_init+0x74>)
 8012a82:	605a      	str	r2, [r3, #4]
	platform_conf.write = lgc_modbus_uart_write;
 8012a84:	4b14      	ldr	r3, [pc, #80]	@ (8012ad8 <lgc_interface_modbus_init+0x70>)
 8012a86:	4a16      	ldr	r2, [pc, #88]	@ (8012ae0 <lgc_interface_modbus_init+0x78>)
 8012a88:	609a      	str	r2, [r3, #8]
	platform_conf.arg = NULL;
 8012a8a:	4b13      	ldr	r3, [pc, #76]	@ (8012ad8 <lgc_interface_modbus_init+0x70>)
 8012a8c:	2200      	movs	r2, #0
 8012a8e:	611a      	str	r2, [r3, #16]

	err = nmbs_client_create(&nmbs, &platform_conf);
 8012a90:	4911      	ldr	r1, [pc, #68]	@ (8012ad8 <lgc_interface_modbus_init+0x70>)
 8012a92:	4814      	ldr	r0, [pc, #80]	@ (8012ae4 <lgc_interface_modbus_init+0x7c>)
 8012a94:	f7ff ff79 	bl	801298a <nmbs_client_create>
 8012a98:	4603      	mov	r3, r0
 8012a9a:	80fb      	strh	r3, [r7, #6]

	nmbs_set_destination_rtu_address(&nmbs, 1); // Set Modbus slave address
 8012a9c:	2101      	movs	r1, #1
 8012a9e:	4811      	ldr	r0, [pc, #68]	@ (8012ae4 <lgc_interface_modbus_init+0x7c>)
 8012aa0:	f7ff fcc8 	bl	8012434 <nmbs_set_destination_rtu_address>

	//set timeout
	nmbs_set_byte_timeout(&nmbs, NMBS_WRITE_TIMEOUT);
 8012aa4:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8012aa8:	480e      	ldr	r0, [pc, #56]	@ (8012ae4 <lgc_interface_modbus_init+0x7c>)
 8012aaa:	f7ff fc9c 	bl	80123e6 <nmbs_set_byte_timeout>
	nmbs_set_read_timeout(&nmbs, NMBS_READ_TIMEOUT);
 8012aae:	2164      	movs	r1, #100	@ 0x64
 8012ab0:	480c      	ldr	r0, [pc, #48]	@ (8012ae4 <lgc_interface_modbus_init+0x7c>)
 8012ab2:	f7ff fc89 	bl	80123c8 <nmbs_set_read_timeout>

	nmbs_set_byte_timeout(&nmbs, NMBS_READ_TIMEOUT);
 8012ab6:	2164      	movs	r1, #100	@ 0x64
 8012ab8:	480a      	ldr	r0, [pc, #40]	@ (8012ae4 <lgc_interface_modbus_init+0x7c>)
 8012aba:	f7ff fc94 	bl	80123e6 <nmbs_set_byte_timeout>


	/*init modbus mutex*/
	if(osCreateMutex(&mutex) != TRUE)
 8012abe:	480a      	ldr	r0, [pc, #40]	@ (8012ae8 <lgc_interface_modbus_init+0x80>)
 8012ac0:	f000 fbee 	bl	80132a0 <osCreateMutex>
 8012ac4:	4603      	mov	r3, r0
 8012ac6:	2b01      	cmp	r3, #1
 8012ac8:	d001      	beq.n	8012ace <lgc_interface_modbus_init+0x66>
	{
		return ERROR_FAILURE;
 8012aca:	2301      	movs	r3, #1
 8012acc:	e000      	b.n	8012ad0 <lgc_interface_modbus_init+0x68>
	}
	return err;
 8012ace:	88fb      	ldrh	r3, [r7, #6]
}
 8012ad0:	4618      	mov	r0, r3
 8012ad2:	3708      	adds	r7, #8
 8012ad4:	46bd      	mov	sp, r7
 8012ad6:	bd80      	pop	{r7, pc}
 8012ad8:	200125a0 	.word	0x200125a0
 8012adc:	08012aed 	.word	0x08012aed
 8012ae0:	08012b31 	.word	0x08012b31
 8012ae4:	200125b8 	.word	0x200125b8
 8012ae8:	20012724 	.word	0x20012724

08012aec <lgc_modbus_uart_read>:
/*private function definition*/
static int32_t lgc_modbus_uart_read(uint8_t *buffer, uint16_t count, int32_t timeout, void *args)
{
 8012aec:	b580      	push	{r7, lr}
 8012aee:	b084      	sub	sp, #16
 8012af0:	af00      	add	r7, sp, #0
 8012af2:	60f8      	str	r0, [r7, #12]
 8012af4:	607a      	str	r2, [r7, #4]
 8012af6:	603b      	str	r3, [r7, #0]
 8012af8:	460b      	mov	r3, r1
 8012afa:	817b      	strh	r3, [r7, #10]
	//Set dir
	HAL_GPIO_WritePin(DIR_SENSORES_GPIO_Port, DIR_SENSORES_Pin, GPIO_PIN_RESET);
 8012afc:	2200      	movs	r2, #0
 8012afe:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8012b02:	4809      	ldr	r0, [pc, #36]	@ (8012b28 <lgc_modbus_uart_read+0x3c>)
 8012b04:	f7ef fb74 	bl	80021f0 <HAL_GPIO_WritePin>
	//read
	if (HAL_UART_Receive(&huart3, buffer, count, timeout) == HAL_OK)
 8012b08:	687b      	ldr	r3, [r7, #4]
 8012b0a:	897a      	ldrh	r2, [r7, #10]
 8012b0c:	68f9      	ldr	r1, [r7, #12]
 8012b0e:	4807      	ldr	r0, [pc, #28]	@ (8012b2c <lgc_modbus_uart_read+0x40>)
 8012b10:	f7f3 fd31 	bl	8006576 <HAL_UART_Receive>
 8012b14:	4603      	mov	r3, r0
 8012b16:	2b00      	cmp	r3, #0
 8012b18:	d101      	bne.n	8012b1e <lgc_modbus_uart_read+0x32>
	{
		return (int32_t)count;
 8012b1a:	897b      	ldrh	r3, [r7, #10]
 8012b1c:	e000      	b.n	8012b20 <lgc_modbus_uart_read+0x34>
	}

	return 0;
 8012b1e:	2300      	movs	r3, #0
}
 8012b20:	4618      	mov	r0, r3
 8012b22:	3710      	adds	r7, #16
 8012b24:	46bd      	mov	sp, r7
 8012b26:	bd80      	pop	{r7, pc}
 8012b28:	40020400 	.word	0x40020400
 8012b2c:	200112a0 	.word	0x200112a0

08012b30 <lgc_modbus_uart_write>:

static int32_t lgc_modbus_uart_write(const uint8_t *buffer, uint16_t count, int32_t timeout, void *args)
{
 8012b30:	b580      	push	{r7, lr}
 8012b32:	b084      	sub	sp, #16
 8012b34:	af00      	add	r7, sp, #0
 8012b36:	60f8      	str	r0, [r7, #12]
 8012b38:	607a      	str	r2, [r7, #4]
 8012b3a:	603b      	str	r3, [r7, #0]
 8012b3c:	460b      	mov	r3, r1
 8012b3e:	817b      	strh	r3, [r7, #10]
	//Set dir
	HAL_GPIO_WritePin(DIR_SENSORES_GPIO_Port, DIR_SENSORES_Pin, GPIO_PIN_SET);
 8012b40:	2201      	movs	r2, #1
 8012b42:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8012b46:	4809      	ldr	r0, [pc, #36]	@ (8012b6c <lgc_modbus_uart_write+0x3c>)
 8012b48:	f7ef fb52 	bl	80021f0 <HAL_GPIO_WritePin>
	//write
	if (HAL_UART_Transmit(&huart3, buffer, count, timeout) == HAL_OK)
 8012b4c:	687b      	ldr	r3, [r7, #4]
 8012b4e:	897a      	ldrh	r2, [r7, #10]
 8012b50:	68f9      	ldr	r1, [r7, #12]
 8012b52:	4807      	ldr	r0, [pc, #28]	@ (8012b70 <lgc_modbus_uart_write+0x40>)
 8012b54:	f7f3 fc84 	bl	8006460 <HAL_UART_Transmit>
 8012b58:	4603      	mov	r3, r0
 8012b5a:	2b00      	cmp	r3, #0
 8012b5c:	d101      	bne.n	8012b62 <lgc_modbus_uart_write+0x32>
	{
		return (int32_t)count;
 8012b5e:	897b      	ldrh	r3, [r7, #10]
 8012b60:	e000      	b.n	8012b64 <lgc_modbus_uart_write+0x34>
	}

	return 0;
 8012b62:	2300      	movs	r3, #0
}
 8012b64:	4618      	mov	r0, r3
 8012b66:	3710      	adds	r7, #16
 8012b68:	46bd      	mov	sp, r7
 8012b6a:	bd80      	pop	{r7, pc}
 8012b6c:	40020400 	.word	0x40020400
 8012b70:	200112a0 	.word	0x200112a0

08012b74 <lgc_modbus_read_holding_regs>:


//public functions
error_t lgc_modbus_read_holding_regs(uint8_t dev, uint16_t address, uint16_t *regs, size_t len)
{
 8012b74:	b580      	push	{r7, lr}
 8012b76:	b086      	sub	sp, #24
 8012b78:	af00      	add	r7, sp, #0
 8012b7a:	60ba      	str	r2, [r7, #8]
 8012b7c:	607b      	str	r3, [r7, #4]
 8012b7e:	4603      	mov	r3, r0
 8012b80:	73fb      	strb	r3, [r7, #15]
 8012b82:	460b      	mov	r3, r1
 8012b84:	81bb      	strh	r3, [r7, #12]
	osAcquireMutex(&mutex);
 8012b86:	480c      	ldr	r0, [pc, #48]	@ (8012bb8 <lgc_modbus_read_holding_regs+0x44>)
 8012b88:	f000 fba2 	bl	80132d0 <osAcquireMutex>

	nmbs_set_destination_rtu_address(&nmbs, dev);
 8012b8c:	7bfb      	ldrb	r3, [r7, #15]
 8012b8e:	4619      	mov	r1, r3
 8012b90:	480a      	ldr	r0, [pc, #40]	@ (8012bbc <lgc_modbus_read_holding_regs+0x48>)
 8012b92:	f7ff fc4f 	bl	8012434 <nmbs_set_destination_rtu_address>

	error_t err = nmbs_read_holding_registers(&nmbs, address, len, regs);
 8012b96:	687b      	ldr	r3, [r7, #4]
 8012b98:	b29a      	uxth	r2, r3
 8012b9a:	89b9      	ldrh	r1, [r7, #12]
 8012b9c:	68bb      	ldr	r3, [r7, #8]
 8012b9e:	4807      	ldr	r0, [pc, #28]	@ (8012bbc <lgc_modbus_read_holding_regs+0x48>)
 8012ba0:	f7ff ff4a 	bl	8012a38 <nmbs_read_holding_registers>
 8012ba4:	4603      	mov	r3, r0
 8012ba6:	82fb      	strh	r3, [r7, #22]

	osReleaseMutex(&mutex);
 8012ba8:	4803      	ldr	r0, [pc, #12]	@ (8012bb8 <lgc_modbus_read_holding_regs+0x44>)
 8012baa:	f000 fb9e 	bl	80132ea <osReleaseMutex>

	return err;
 8012bae:	8afb      	ldrh	r3, [r7, #22]
}
 8012bb0:	4618      	mov	r0, r3
 8012bb2:	3718      	adds	r7, #24
 8012bb4:	46bd      	mov	sp, r7
 8012bb6:	bd80      	pop	{r7, pc}
 8012bb8:	20012724 	.word	0x20012724
 8012bbc:	200125b8 	.word	0x200125b8

08012bc0 <esc_pos_init>:
static uint8_t send_command(esc_pos_printer_t *printer, const uint8_t *data, uint16_t len);
/* Public Functions Implementation */

void esc_pos_init(esc_pos_printer_t *printer, printer_write_fn write_fn,
                 printer_delay_fn delay_fn, printer_width_t printer_type)
{
 8012bc0:	b580      	push	{r7, lr}
 8012bc2:	b084      	sub	sp, #16
 8012bc4:	af00      	add	r7, sp, #0
 8012bc6:	60f8      	str	r0, [r7, #12]
 8012bc8:	60b9      	str	r1, [r7, #8]
 8012bca:	607a      	str	r2, [r7, #4]
 8012bcc:	70fb      	strb	r3, [r7, #3]
    if (printer && write_fn) {
 8012bce:	68fb      	ldr	r3, [r7, #12]
 8012bd0:	2b00      	cmp	r3, #0
 8012bd2:	d047      	beq.n	8012c64 <esc_pos_init+0xa4>
 8012bd4:	68bb      	ldr	r3, [r7, #8]
 8012bd6:	2b00      	cmp	r3, #0
 8012bd8:	d044      	beq.n	8012c64 <esc_pos_init+0xa4>
        printer->write_fn = write_fn;
 8012bda:	68fb      	ldr	r3, [r7, #12]
 8012bdc:	68ba      	ldr	r2, [r7, #8]
 8012bde:	601a      	str	r2, [r3, #0]
        printer->delay_fn = delay_fn;
 8012be0:	68fb      	ldr	r3, [r7, #12]
 8012be2:	687a      	ldr	r2, [r7, #4]
 8012be4:	605a      	str	r2, [r3, #4]
        printer->printer_type = printer_type;
 8012be6:	68fb      	ldr	r3, [r7, #12]
 8012be8:	78fa      	ldrb	r2, [r7, #3]
 8012bea:	739a      	strb	r2, [r3, #14]

        // Configurar segn tipo de impresora
        switch (printer_type) {
 8012bec:	78fb      	ldrb	r3, [r7, #3]
 8012bee:	2b02      	cmp	r3, #2
 8012bf0:	d016      	beq.n	8012c20 <esc_pos_init+0x60>
 8012bf2:	2b02      	cmp	r3, #2
 8012bf4:	dc1c      	bgt.n	8012c30 <esc_pos_init+0x70>
 8012bf6:	2b00      	cmp	r3, #0
 8012bf8:	d002      	beq.n	8012c00 <esc_pos_init+0x40>
 8012bfa:	2b01      	cmp	r3, #1
 8012bfc:	d008      	beq.n	8012c10 <esc_pos_init+0x50>
 8012bfe:	e017      	b.n	8012c30 <esc_pos_init+0x70>
            case PRINTER_57MM:
                printer->dots_width = 384;
 8012c00:	68fb      	ldr	r3, [r7, #12]
 8012c02:	f44f 72c0 	mov.w	r2, #384	@ 0x180
 8012c06:	821a      	strh	r2, [r3, #16]
                printer->status.max_column = 32;
 8012c08:	68fb      	ldr	r3, [r7, #12]
 8012c0a:	2220      	movs	r2, #32
 8012c0c:	725a      	strb	r2, [r3, #9]
                break;
 8012c0e:	e017      	b.n	8012c40 <esc_pos_init+0x80>
            case PRINTER_80MM:
                printer->dots_width = 576;
 8012c10:	68fb      	ldr	r3, [r7, #12]
 8012c12:	f44f 7210 	mov.w	r2, #576	@ 0x240
 8012c16:	821a      	strh	r2, [r3, #16]
                printer->status.max_column = 48;
 8012c18:	68fb      	ldr	r3, [r7, #12]
 8012c1a:	2230      	movs	r2, #48	@ 0x30
 8012c1c:	725a      	strb	r2, [r3, #9]
                break;
 8012c1e:	e00f      	b.n	8012c40 <esc_pos_init+0x80>
            case PRINTER_112MM:
                printer->dots_width = 832;
 8012c20:	68fb      	ldr	r3, [r7, #12]
 8012c22:	f44f 7250 	mov.w	r2, #832	@ 0x340
 8012c26:	821a      	strh	r2, [r3, #16]
                printer->status.max_column = 64;
 8012c28:	68fb      	ldr	r3, [r7, #12]
 8012c2a:	2240      	movs	r2, #64	@ 0x40
 8012c2c:	725a      	strb	r2, [r3, #9]
                break;
 8012c2e:	e007      	b.n	8012c40 <esc_pos_init+0x80>
            default:
                printer->dots_width = 384;
 8012c30:	68fb      	ldr	r3, [r7, #12]
 8012c32:	f44f 72c0 	mov.w	r2, #384	@ 0x180
 8012c36:	821a      	strh	r2, [r3, #16]
                printer->status.max_column = 32;
 8012c38:	68fb      	ldr	r3, [r7, #12]
 8012c3a:	2220      	movs	r2, #32
 8012c3c:	725a      	strb	r2, [r3, #9]
                break;
 8012c3e:	bf00      	nop
        }

        // Inicializar resto de parmetros
        printer->status.column = 0;
 8012c40:	68fb      	ldr	r3, [r7, #12]
 8012c42:	2200      	movs	r2, #0
 8012c44:	721a      	strb	r2, [r3, #8]
        printer->status.char_height = 24;
 8012c46:	68fb      	ldr	r3, [r7, #12]
 8012c48:	2218      	movs	r2, #24
 8012c4a:	729a      	strb	r2, [r3, #10]
        printer->status.line_spacing = 6;
 8012c4c:	68fb      	ldr	r3, [r7, #12]
 8012c4e:	2206      	movs	r2, #6
 8012c50:	72da      	strb	r2, [r3, #11]
        printer->status.barcode_height = 50;
 8012c52:	68fb      	ldr	r3, [r7, #12]
 8012c54:	2232      	movs	r2, #50	@ 0x32
 8012c56:	731a      	strb	r2, [r3, #12]
        printer->status.is_online = true;
 8012c58:	68fb      	ldr	r3, [r7, #12]
 8012c5a:	2201      	movs	r2, #1
 8012c5c:	735a      	strb	r2, [r3, #13]

        // Resetear impresora a estado conocido
        esc_pos_reset(printer);
 8012c5e:	68f8      	ldr	r0, [r7, #12]
 8012c60:	f000 f823 	bl	8012caa <esc_pos_reset>
    }
}
 8012c64:	bf00      	nop
 8012c66:	3710      	adds	r7, #16
 8012c68:	46bd      	mov	sp, r7
 8012c6a:	bd80      	pop	{r7, pc}

08012c6c <send_command>:

static uint8_t send_command(esc_pos_printer_t *printer, const uint8_t *data, uint16_t len)
{
 8012c6c:	b580      	push	{r7, lr}
 8012c6e:	b084      	sub	sp, #16
 8012c70:	af00      	add	r7, sp, #0
 8012c72:	60f8      	str	r0, [r7, #12]
 8012c74:	60b9      	str	r1, [r7, #8]
 8012c76:	4613      	mov	r3, r2
 8012c78:	80fb      	strh	r3, [r7, #6]
    if (printer && printer->write_fn && printer->status.is_online) {
 8012c7a:	68fb      	ldr	r3, [r7, #12]
 8012c7c:	2b00      	cmp	r3, #0
 8012c7e:	d00f      	beq.n	8012ca0 <send_command+0x34>
 8012c80:	68fb      	ldr	r3, [r7, #12]
 8012c82:	681b      	ldr	r3, [r3, #0]
 8012c84:	2b00      	cmp	r3, #0
 8012c86:	d00b      	beq.n	8012ca0 <send_command+0x34>
 8012c88:	68fb      	ldr	r3, [r7, #12]
 8012c8a:	7b5b      	ldrb	r3, [r3, #13]
 8012c8c:	2b00      	cmp	r3, #0
 8012c8e:	d007      	beq.n	8012ca0 <send_command+0x34>
        return printer->write_fn((uint8_t*)data, len);
 8012c90:	68fb      	ldr	r3, [r7, #12]
 8012c92:	681b      	ldr	r3, [r3, #0]
 8012c94:	88fa      	ldrh	r2, [r7, #6]
 8012c96:	4611      	mov	r1, r2
 8012c98:	68b8      	ldr	r0, [r7, #8]
 8012c9a:	4798      	blx	r3
 8012c9c:	4603      	mov	r3, r0
 8012c9e:	e000      	b.n	8012ca2 <send_command+0x36>
    }
    return 1; // Error
 8012ca0:	2301      	movs	r3, #1
}
 8012ca2:	4618      	mov	r0, r3
 8012ca4:	3710      	adds	r7, #16
 8012ca6:	46bd      	mov	sp, r7
 8012ca8:	bd80      	pop	{r7, pc}

08012caa <esc_pos_reset>:
    return status;
}


uint8_t esc_pos_reset(esc_pos_printer_t *printer)
{
 8012caa:	b580      	push	{r7, lr}
 8012cac:	b084      	sub	sp, #16
 8012cae:	af00      	add	r7, sp, #0
 8012cb0:	6078      	str	r0, [r7, #4]
    uint8_t cmd[] = {ASCII_ESC, '@'};
 8012cb2:	f244 031b 	movw	r3, #16411	@ 0x401b
 8012cb6:	81bb      	strh	r3, [r7, #12]
    printer->status.column = 0;
 8012cb8:	687b      	ldr	r3, [r7, #4]
 8012cba:	2200      	movs	r2, #0
 8012cbc:	721a      	strb	r2, [r3, #8]
    return send_command(printer, cmd, sizeof(cmd));
 8012cbe:	f107 030c 	add.w	r3, r7, #12
 8012cc2:	2202      	movs	r2, #2
 8012cc4:	4619      	mov	r1, r3
 8012cc6:	6878      	ldr	r0, [r7, #4]
 8012cc8:	f7ff ffd0 	bl	8012c6c <send_command>
 8012ccc:	4603      	mov	r3, r0
}
 8012cce:	4618      	mov	r0, r3
 8012cd0:	3710      	adds	r7, #16
 8012cd2:	46bd      	mov	sp, r7
 8012cd4:	bd80      	pop	{r7, pc}

08012cd6 <esc_pos_cut>:
    printer->status.column = 0;
    return send_command(printer, cmd, sizeof(cmd));
}

uint8_t esc_pos_cut(esc_pos_printer_t *printer, bool partial)
{
 8012cd6:	b580      	push	{r7, lr}
 8012cd8:	b084      	sub	sp, #16
 8012cda:	af00      	add	r7, sp, #0
 8012cdc:	6078      	str	r0, [r7, #4]
 8012cde:	460b      	mov	r3, r1
 8012ce0:	70fb      	strb	r3, [r7, #3]
    uint8_t cmd[] = {ASCII_GS, 'V', partial ? 65 : 66, 0};
 8012ce2:	231d      	movs	r3, #29
 8012ce4:	733b      	strb	r3, [r7, #12]
 8012ce6:	2356      	movs	r3, #86	@ 0x56
 8012ce8:	737b      	strb	r3, [r7, #13]
 8012cea:	78fb      	ldrb	r3, [r7, #3]
 8012cec:	2b00      	cmp	r3, #0
 8012cee:	d001      	beq.n	8012cf4 <esc_pos_cut+0x1e>
 8012cf0:	2341      	movs	r3, #65	@ 0x41
 8012cf2:	e000      	b.n	8012cf6 <esc_pos_cut+0x20>
 8012cf4:	2342      	movs	r3, #66	@ 0x42
 8012cf6:	73bb      	strb	r3, [r7, #14]
 8012cf8:	2300      	movs	r3, #0
 8012cfa:	73fb      	strb	r3, [r7, #15]
    return send_command(printer, cmd, sizeof(cmd));
 8012cfc:	f107 030c 	add.w	r3, r7, #12
 8012d00:	2204      	movs	r2, #4
 8012d02:	4619      	mov	r1, r3
 8012d04:	6878      	ldr	r0, [r7, #4]
 8012d06:	f7ff ffb1 	bl	8012c6c <send_command>
 8012d0a:	4603      	mov	r3, r0
}
 8012d0c:	4618      	mov	r0, r3
 8012d0e:	3710      	adds	r7, #16
 8012d10:	46bd      	mov	sp, r7
 8012d12:	bd80      	pop	{r7, pc}

08012d14 <esc_pos_set_align>:
}

/* Text Formatting Functions */

uint8_t esc_pos_set_align(esc_pos_printer_t *printer, align_t align)
{
 8012d14:	b580      	push	{r7, lr}
 8012d16:	b084      	sub	sp, #16
 8012d18:	af00      	add	r7, sp, #0
 8012d1a:	6078      	str	r0, [r7, #4]
 8012d1c:	460b      	mov	r3, r1
 8012d1e:	70fb      	strb	r3, [r7, #3]
    uint8_t cmd[] = {ASCII_ESC, 'a', (uint8_t)align};
 8012d20:	231b      	movs	r3, #27
 8012d22:	733b      	strb	r3, [r7, #12]
 8012d24:	2361      	movs	r3, #97	@ 0x61
 8012d26:	737b      	strb	r3, [r7, #13]
 8012d28:	78fb      	ldrb	r3, [r7, #3]
 8012d2a:	73bb      	strb	r3, [r7, #14]
    return send_command(printer, cmd, sizeof(cmd));
 8012d2c:	f107 030c 	add.w	r3, r7, #12
 8012d30:	2203      	movs	r2, #3
 8012d32:	4619      	mov	r1, r3
 8012d34:	6878      	ldr	r0, [r7, #4]
 8012d36:	f7ff ff99 	bl	8012c6c <send_command>
 8012d3a:	4603      	mov	r3, r0
}
 8012d3c:	4618      	mov	r0, r3
 8012d3e:	3710      	adds	r7, #16
 8012d40:	46bd      	mov	sp, r7
 8012d42:	bd80      	pop	{r7, pc}

08012d44 <esc_pos_print_text>:
}

/* Utility Functions */

uint8_t esc_pos_print_text(esc_pos_printer_t *printer, const char *text)
{
 8012d44:	b580      	push	{r7, lr}
 8012d46:	b086      	sub	sp, #24
 8012d48:	af00      	add	r7, sp, #0
 8012d4a:	6078      	str	r0, [r7, #4]
 8012d4c:	6039      	str	r1, [r7, #0]
    size_t len = strlen(text);
 8012d4e:	6838      	ldr	r0, [r7, #0]
 8012d50:	f7ed fb82 	bl	8000458 <strlen>
 8012d54:	6138      	str	r0, [r7, #16]
    uint8_t status = send_command(printer, (uint8_t*)text, len);
 8012d56:	693b      	ldr	r3, [r7, #16]
 8012d58:	b29b      	uxth	r3, r3
 8012d5a:	461a      	mov	r2, r3
 8012d5c:	6839      	ldr	r1, [r7, #0]
 8012d5e:	6878      	ldr	r0, [r7, #4]
 8012d60:	f7ff ff84 	bl	8012c6c <send_command>
 8012d64:	4603      	mov	r3, r0
 8012d66:	73fb      	strb	r3, [r7, #15]

    // Update column position
    for (size_t i = 0; i < len; i++) {
 8012d68:	2300      	movs	r3, #0
 8012d6a:	617b      	str	r3, [r7, #20]
 8012d6c:	e031      	b.n	8012dd2 <esc_pos_print_text+0x8e>
        if (text[i] == '\n' || text[i] == '\r') {
 8012d6e:	683a      	ldr	r2, [r7, #0]
 8012d70:	697b      	ldr	r3, [r7, #20]
 8012d72:	4413      	add	r3, r2
 8012d74:	781b      	ldrb	r3, [r3, #0]
 8012d76:	2b0a      	cmp	r3, #10
 8012d78:	d005      	beq.n	8012d86 <esc_pos_print_text+0x42>
 8012d7a:	683a      	ldr	r2, [r7, #0]
 8012d7c:	697b      	ldr	r3, [r7, #20]
 8012d7e:	4413      	add	r3, r2
 8012d80:	781b      	ldrb	r3, [r3, #0]
 8012d82:	2b0d      	cmp	r3, #13
 8012d84:	d103      	bne.n	8012d8e <esc_pos_print_text+0x4a>
            printer->status.column = 0;
 8012d86:	687b      	ldr	r3, [r7, #4]
 8012d88:	2200      	movs	r2, #0
 8012d8a:	721a      	strb	r2, [r3, #8]
 8012d8c:	e01e      	b.n	8012dcc <esc_pos_print_text+0x88>
        } else if (text[i] == '\t') {
 8012d8e:	683a      	ldr	r2, [r7, #0]
 8012d90:	697b      	ldr	r3, [r7, #20]
 8012d92:	4413      	add	r3, r2
 8012d94:	781b      	ldrb	r3, [r3, #0]
 8012d96:	2b09      	cmp	r3, #9
 8012d98:	d109      	bne.n	8012dae <esc_pos_print_text+0x6a>
            printer->status.column = (printer->status.column + 4) & 0xFC;
 8012d9a:	687b      	ldr	r3, [r7, #4]
 8012d9c:	7a1b      	ldrb	r3, [r3, #8]
 8012d9e:	3304      	adds	r3, #4
 8012da0:	b2db      	uxtb	r3, r3
 8012da2:	f023 0303 	bic.w	r3, r3, #3
 8012da6:	b2da      	uxtb	r2, r3
 8012da8:	687b      	ldr	r3, [r7, #4]
 8012daa:	721a      	strb	r2, [r3, #8]
 8012dac:	e00e      	b.n	8012dcc <esc_pos_print_text+0x88>
        } else {
            printer->status.column++;
 8012dae:	687b      	ldr	r3, [r7, #4]
 8012db0:	7a1b      	ldrb	r3, [r3, #8]
 8012db2:	3301      	adds	r3, #1
 8012db4:	b2da      	uxtb	r2, r3
 8012db6:	687b      	ldr	r3, [r7, #4]
 8012db8:	721a      	strb	r2, [r3, #8]
            if (printer->status.column >= printer->status.max_column) {
 8012dba:	687b      	ldr	r3, [r7, #4]
 8012dbc:	7a1a      	ldrb	r2, [r3, #8]
 8012dbe:	687b      	ldr	r3, [r7, #4]
 8012dc0:	7a5b      	ldrb	r3, [r3, #9]
 8012dc2:	429a      	cmp	r2, r3
 8012dc4:	d302      	bcc.n	8012dcc <esc_pos_print_text+0x88>
                printer->status.column = 0;
 8012dc6:	687b      	ldr	r3, [r7, #4]
 8012dc8:	2200      	movs	r2, #0
 8012dca:	721a      	strb	r2, [r3, #8]
    for (size_t i = 0; i < len; i++) {
 8012dcc:	697b      	ldr	r3, [r7, #20]
 8012dce:	3301      	adds	r3, #1
 8012dd0:	617b      	str	r3, [r7, #20]
 8012dd2:	697a      	ldr	r2, [r7, #20]
 8012dd4:	693b      	ldr	r3, [r7, #16]
 8012dd6:	429a      	cmp	r2, r3
 8012dd8:	d3c9      	bcc.n	8012d6e <esc_pos_print_text+0x2a>
            }
        }
    }

    return status;
 8012dda:	7bfb      	ldrb	r3, [r7, #15]
}
 8012ddc:	4618      	mov	r0, r3
 8012dde:	3718      	adds	r7, #24
 8012de0:	46bd      	mov	sp, r7
 8012de2:	bd80      	pop	{r7, pc}

08012de4 <lgc_interface_printer_init>:
//-------------------------------------------------------------------
// public function
//-------------------------------------------------------------------

uint8_t lgc_interface_printer_init(void )
{
 8012de4:	b590      	push	{r4, r7, lr}
 8012de6:	b087      	sub	sp, #28
 8012de8:	af00      	add	r7, sp, #0
    OsTaskParameters params = OS_TASK_DEFAULT_PARAMS;
 8012dea:	4b17      	ldr	r3, [pc, #92]	@ (8012e48 <lgc_interface_printer_init+0x64>)
 8012dec:	1d3c      	adds	r4, r7, #4
 8012dee:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8012df0:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    uint8_t ret = UX_SUCCESS;
 8012df4:	2300      	movs	r3, #0
 8012df6:	75fb      	strb	r3, [r7, #23]

    /* register a callback error function */
    _ux_utility_error_callback_register(&ux_host_error_callback);
 8012df8:	4814      	ldr	r0, [pc, #80]	@ (8012e4c <lgc_interface_printer_init+0x68>)
 8012dfa:	f7fc fb3f 	bl	800f47c <_ux_utility_error_callback_register>

    /// queu create
    if (osCreateQueue(&MsgQueue, "ux queue", sizeof(ux_app_devInfotypeDef), APP_QUEUE_SIZE) != TRUE)
 8012dfe:	2303      	movs	r3, #3
 8012e00:	2202      	movs	r2, #2
 8012e02:	4913      	ldr	r1, [pc, #76]	@ (8012e50 <lgc_interface_printer_init+0x6c>)
 8012e04:	4813      	ldr	r0, [pc, #76]	@ (8012e54 <lgc_interface_printer_init+0x70>)
 8012e06:	f000 fa7b 	bl	8013300 <osCreateQueue>
 8012e0a:	4603      	mov	r3, r0
 8012e0c:	2b01      	cmp	r3, #1
 8012e0e:	d001      	beq.n	8012e14 <lgc_interface_printer_init+0x30>
    {
        STM32_LOGE(TAG, "Error ux app queue");

        return UX_ERROR;
 8012e10:	23ff      	movs	r3, #255	@ 0xff
 8012e12:	e014      	b.n	8012e3e <lgc_interface_printer_init+0x5a>
    }
    /*create task*/

    params.stackSize = USBX_APP_STACK_SIZE / 4;
 8012e14:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8012e18:	60fb      	str	r3, [r7, #12]
    params.priority = 10;
 8012e1a:	230a      	movs	r3, #10
 8012e1c:	613b      	str	r3, [r7, #16]
    ux_app_task = osCreateTask("ux app", usbx_app_thread_entry, 0, &params);
 8012e1e:	1d3b      	adds	r3, r7, #4
 8012e20:	2200      	movs	r2, #0
 8012e22:	490d      	ldr	r1, [pc, #52]	@ (8012e58 <lgc_interface_printer_init+0x74>)
 8012e24:	480d      	ldr	r0, [pc, #52]	@ (8012e5c <lgc_interface_printer_init+0x78>)
 8012e26:	f000 f977 	bl	8013118 <osCreateTask>
 8012e2a:	4603      	mov	r3, r0
 8012e2c:	4a0c      	ldr	r2, [pc, #48]	@ (8012e60 <lgc_interface_printer_init+0x7c>)
 8012e2e:	6013      	str	r3, [r2, #0]
    if (ux_app_task == NULL)
 8012e30:	4b0b      	ldr	r3, [pc, #44]	@ (8012e60 <lgc_interface_printer_init+0x7c>)
 8012e32:	681b      	ldr	r3, [r3, #0]
 8012e34:	2b00      	cmp	r3, #0
 8012e36:	d101      	bne.n	8012e3c <lgc_interface_printer_init+0x58>
    {
        STM32_LOGE(TAG, "Error create ux app");
        ret = UX_ERROR;
 8012e38:	23ff      	movs	r3, #255	@ 0xff
 8012e3a:	75fb      	strb	r3, [r7, #23]
    }

    return ret;
 8012e3c:	7dfb      	ldrb	r3, [r7, #23]
}
 8012e3e:	4618      	mov	r0, r3
 8012e40:	371c      	adds	r7, #28
 8012e42:	46bd      	mov	sp, r7
 8012e44:	bd90      	pop	{r4, r7, pc}
 8012e46:	bf00      	nop
 8012e48:	08013738 	.word	0x08013738
 8012e4c:	08012f39 	.word	0x08012f39
 8012e50:	080136e0 	.word	0x080136e0
 8012e54:	20012758 	.word	0x20012758
 8012e58:	08012ec9 	.word	0x08012ec9
 8012e5c:	080136ec 	.word	0x080136ec
 8012e60:	20012794 	.word	0x20012794

08012e64 <lgc_interface_printer_writeData>:


uint8_t lgc_interface_printer_writeData(uint8_t *d, uint16_t len)
{
 8012e64:	b580      	push	{r7, lr}
 8012e66:	b084      	sub	sp, #16
 8012e68:	af00      	add	r7, sp, #0
 8012e6a:	6078      	str	r0, [r7, #4]
 8012e6c:	460b      	mov	r3, r1
 8012e6e:	807b      	strh	r3, [r7, #2]
    ULONG actual_length;
    UINT status;
    if (printer == NULL)
 8012e70:	4b0e      	ldr	r3, [pc, #56]	@ (8012eac <lgc_interface_printer_writeData+0x48>)
 8012e72:	681b      	ldr	r3, [r3, #0]
 8012e74:	2b00      	cmp	r3, #0
 8012e76:	d101      	bne.n	8012e7c <lgc_interface_printer_writeData+0x18>
    {
        STM32_LOGE(TAG, "Error Write Data");

        return UX_ERROR;
 8012e78:	23ff      	movs	r3, #255	@ 0xff
 8012e7a:	e012      	b.n	8012ea2 <lgc_interface_printer_writeData+0x3e>
    }
    status = ux_host_class_printer_write(printer, d, len, &actual_length);
 8012e7c:	4b0b      	ldr	r3, [pc, #44]	@ (8012eac <lgc_interface_printer_writeData+0x48>)
 8012e7e:	6818      	ldr	r0, [r3, #0]
 8012e80:	887a      	ldrh	r2, [r7, #2]
 8012e82:	f107 0308 	add.w	r3, r7, #8
 8012e86:	6879      	ldr	r1, [r7, #4]
 8012e88:	f7fd fa4b 	bl	8010322 <_ux_host_class_printer_write>
 8012e8c:	60f8      	str	r0, [r7, #12]
    if (status == UX_SUCCESS && actual_length == len)
 8012e8e:	68fb      	ldr	r3, [r7, #12]
 8012e90:	2b00      	cmp	r3, #0
 8012e92:	d105      	bne.n	8012ea0 <lgc_interface_printer_writeData+0x3c>
 8012e94:	887a      	ldrh	r2, [r7, #2]
 8012e96:	68bb      	ldr	r3, [r7, #8]
 8012e98:	429a      	cmp	r2, r3
 8012e9a:	d101      	bne.n	8012ea0 <lgc_interface_printer_writeData+0x3c>
    {
        return UX_SUCCESS;
 8012e9c:	2300      	movs	r3, #0
 8012e9e:	e000      	b.n	8012ea2 <lgc_interface_printer_writeData+0x3e>
    }
    return UX_ERROR;
 8012ea0:	23ff      	movs	r3, #255	@ 0xff
}
 8012ea2:	4618      	mov	r0, r3
 8012ea4:	3710      	adds	r7, #16
 8012ea6:	46bd      	mov	sp, r7
 8012ea8:	bd80      	pop	{r7, pc}
 8012eaa:	bf00      	nop
 8012eac:	20012790 	.word	0x20012790

08012eb0 <lgc_interface_printer_connected>:

uint8_t lgc_interface_printer_connected(void)
{
 8012eb0:	b480      	push	{r7}
 8012eb2:	af00      	add	r7, sp, #0
	return lgc_printer_status;
 8012eb4:	4b03      	ldr	r3, [pc, #12]	@ (8012ec4 <lgc_interface_printer_connected+0x14>)
 8012eb6:	781b      	ldrb	r3, [r3, #0]
}
 8012eb8:	4618      	mov	r0, r3
 8012eba:	46bd      	mov	sp, r7
 8012ebc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012ec0:	4770      	bx	lr
 8012ec2:	bf00      	nop
 8012ec4:	20012798 	.word	0x20012798

08012ec8 <usbx_app_thread_entry>:
//-------------------------------------------------------------------
// private function definition
//-------------------------------------------------------------------
static void usbx_app_thread_entry(void *arg)
{
 8012ec8:	b580      	push	{r7, lr}
 8012eca:	b086      	sub	sp, #24
 8012ecc:	af00      	add	r7, sp, #0
 8012ece:	6078      	str	r0, [r7, #4]
    ULONG status;
    ux_app_devInfotypeDef ux_dev_info;
    ULONG printer_status;
    /* Initialize USBX_Host */
    MX_USB_Host_Init();
 8012ed0:	f000 f858 	bl	8012f84 <MX_USB_Host_Init>
    STM32_LOGI(TAG, "Starting PRINTER Application");
    STM32_LOGI(TAG, "Connect your PRINTER Device");

    for (;;)
    {
        if (osReceiveFromQueue(&MsgQueue, &ux_dev_info, INFINITE_DELAY) != TRUE)
 8012ed4:	f107 0310 	add.w	r3, r7, #16
 8012ed8:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8012edc:	4619      	mov	r1, r3
 8012ede:	4813      	ldr	r0, [pc, #76]	@ (8012f2c <usbx_app_thread_entry+0x64>)
 8012ee0:	f000 fa6a 	bl	80133b8 <osReceiveFromQueue>
 8012ee4:	4603      	mov	r3, r0
 8012ee6:	2b01      	cmp	r3, #1
 8012ee8:	d11d      	bne.n	8012f26 <usbx_app_thread_entry+0x5e>
            STM32_LOGE(TAG, "Error receive MsQueue");

            continue;
        }

        if (ux_dev_info.Dev_state == Device_connected)
 8012eea:	7c7b      	ldrb	r3, [r7, #17]
 8012eec:	2b02      	cmp	r3, #2
 8012eee:	d116      	bne.n	8012f1e <usbx_app_thread_entry+0x56>
        {
            switch (ux_dev_info.Device_Type)
 8012ef0:	7c3b      	ldrb	r3, [r7, #16]
 8012ef2:	2b03      	cmp	r3, #3
 8012ef4:	d002      	beq.n	8012efc <usbx_app_thread_entry+0x34>
 8012ef6:	2b04      	cmp	r3, #4
 8012ef8:	d00d      	beq.n	8012f16 <usbx_app_thread_entry+0x4e>
                STM32_LOGI(TAG, "Unsupported USB device");
                lgc_printer_status = 0;
                break;

            default:
                break;
 8012efa:	e015      	b.n	8012f28 <usbx_app_thread_entry+0x60>
                status = ux_host_class_printer_status_get(printer, &printer_status);
 8012efc:	4b0c      	ldr	r3, [pc, #48]	@ (8012f30 <usbx_app_thread_entry+0x68>)
 8012efe:	681b      	ldr	r3, [r3, #0]
 8012f00:	f107 020c 	add.w	r2, r7, #12
 8012f04:	4611      	mov	r1, r2
 8012f06:	4618      	mov	r0, r3
 8012f08:	f7fd f964 	bl	80101d4 <_ux_host_class_printer_status_get>
 8012f0c:	6178      	str	r0, [r7, #20]
                lgc_printer_status = 1;
 8012f0e:	4b09      	ldr	r3, [pc, #36]	@ (8012f34 <usbx_app_thread_entry+0x6c>)
 8012f10:	2201      	movs	r2, #1
 8012f12:	701a      	strb	r2, [r3, #0]
                break;
 8012f14:	e008      	b.n	8012f28 <usbx_app_thread_entry+0x60>
                lgc_printer_status = 0;
 8012f16:	4b07      	ldr	r3, [pc, #28]	@ (8012f34 <usbx_app_thread_entry+0x6c>)
 8012f18:	2200      	movs	r2, #0
 8012f1a:	701a      	strb	r2, [r3, #0]
                break;
 8012f1c:	e004      	b.n	8012f28 <usbx_app_thread_entry+0x60>
            }
        }
        else
        {
            /* clear hid_client local instance */
            printer = NULL;
 8012f1e:	4b04      	ldr	r3, [pc, #16]	@ (8012f30 <usbx_app_thread_entry+0x68>)
 8012f20:	2200      	movs	r2, #0
 8012f22:	601a      	str	r2, [r3, #0]
 8012f24:	e7d6      	b.n	8012ed4 <usbx_app_thread_entry+0xc>
            continue;
 8012f26:	bf00      	nop
        if (osReceiveFromQueue(&MsgQueue, &ux_dev_info, INFINITE_DELAY) != TRUE)
 8012f28:	e7d4      	b.n	8012ed4 <usbx_app_thread_entry+0xc>
 8012f2a:	bf00      	nop
 8012f2c:	20012758 	.word	0x20012758
 8012f30:	20012790 	.word	0x20012790
 8012f34:	20012798 	.word	0x20012798

08012f38 <ux_host_error_callback>:
        }
    }
}

static VOID ux_host_error_callback(UINT system_level, UINT system_context, UINT error_code)
{
 8012f38:	b580      	push	{r7, lr}
 8012f3a:	b086      	sub	sp, #24
 8012f3c:	af00      	add	r7, sp, #0
 8012f3e:	60f8      	str	r0, [r7, #12]
 8012f40:	60b9      	str	r1, [r7, #8]
 8012f42:	607a      	str	r2, [r7, #4]
    ux_app_devInfotypeDef msg;
    switch (error_code)
 8012f44:	687b      	ldr	r3, [r7, #4]
 8012f46:	2b44      	cmp	r3, #68	@ 0x44
 8012f48:	d003      	beq.n	8012f52 <ux_host_error_callback+0x1a>
 8012f4a:	687b      	ldr	r3, [r7, #4]
 8012f4c:	2b5f      	cmp	r3, #95	@ 0x5f
 8012f4e:	d00c      	beq.n	8012f6a <ux_host_error_callback+0x32>
        STM32_LOGI(TAG, "USB Device disconnected");
        lgc_printer_status = 0;
        break;

    default:
        break;
 8012f50:	e00f      	b.n	8012f72 <ux_host_error_callback+0x3a>
        msg.Device_Type = Unknown_Device;
 8012f52:	2304      	movs	r3, #4
 8012f54:	753b      	strb	r3, [r7, #20]
        msg.Dev_state = Device_connected;
 8012f56:	2302      	movs	r3, #2
 8012f58:	757b      	strb	r3, [r7, #21]
        osSendToQueue(&MsgQueue, &msg, 0);
 8012f5a:	f107 0314 	add.w	r3, r7, #20
 8012f5e:	2200      	movs	r2, #0
 8012f60:	4619      	mov	r1, r3
 8012f62:	4806      	ldr	r0, [pc, #24]	@ (8012f7c <ux_host_error_callback+0x44>)
 8012f64:	f000 fa00 	bl	8013368 <osSendToQueue>
        break;
 8012f68:	e003      	b.n	8012f72 <ux_host_error_callback+0x3a>
        lgc_printer_status = 0;
 8012f6a:	4b05      	ldr	r3, [pc, #20]	@ (8012f80 <ux_host_error_callback+0x48>)
 8012f6c:	2200      	movs	r2, #0
 8012f6e:	701a      	strb	r2, [r3, #0]
        break;
 8012f70:	bf00      	nop
    }
}
 8012f72:	bf00      	nop
 8012f74:	3718      	adds	r7, #24
 8012f76:	46bd      	mov	sp, r7
 8012f78:	bd80      	pop	{r7, pc}
 8012f7a:	bf00      	nop
 8012f7c:	20012758 	.word	0x20012758
 8012f80:	20012798 	.word	0x20012798

08012f84 <MX_USB_Host_Init>:

static UINT MX_USB_Host_Init(void)
{
 8012f84:	b580      	push	{r7, lr}
 8012f86:	b082      	sub	sp, #8
 8012f88:	af00      	add	r7, sp, #0
    UINT ret = UX_SUCCESS;
 8012f8a:	2300      	movs	r3, #0
 8012f8c:	607b      	str	r3, [r7, #4]

    /* The code below is required for installing the host portion of USBX. */
    if (ux_host_stack_initialize(ux_host_event_callback) != UX_SUCCESS)
 8012f8e:	4815      	ldr	r0, [pc, #84]	@ (8012fe4 <MX_USB_Host_Init+0x60>)
 8012f90:	f7fb fac0 	bl	800e514 <_ux_host_stack_initialize>
 8012f94:	4603      	mov	r3, r0
 8012f96:	2b00      	cmp	r3, #0
 8012f98:	d001      	beq.n	8012f9e <MX_USB_Host_Init+0x1a>
    {
        return UX_ERROR;
 8012f9a:	23ff      	movs	r3, #255	@ 0xff
 8012f9c:	e01d      	b.n	8012fda <MX_USB_Host_Init+0x56>
    }
    /* Register printer class. */
    if (ux_host_stack_class_register(_ux_system_host_class_printer_name,
 8012f9e:	4912      	ldr	r1, [pc, #72]	@ (8012fe8 <MX_USB_Host_Init+0x64>)
 8012fa0:	4812      	ldr	r0, [pc, #72]	@ (8012fec <MX_USB_Host_Init+0x68>)
 8012fa2:	f7fa fc8d 	bl	800d8c0 <_ux_host_stack_class_register>
 8012fa6:	4603      	mov	r3, r0
 8012fa8:	2b00      	cmp	r3, #0
 8012faa:	d001      	beq.n	8012fb0 <MX_USB_Host_Init+0x2c>
                                     _ux_host_class_printer_entry) != UX_SUCCESS)
    {
        return UX_ERROR;
 8012fac:	23ff      	movs	r3, #255	@ 0xff
 8012fae:	e014      	b.n	8012fda <MX_USB_Host_Init+0x56>
    }
    /* Get an instance of the printer class. */

    /* Initialize the LL driver */
    MX_USB_OTG_FS_HCD_Init();
 8012fb0:	f7ee f972 	bl	8001298 <MX_USB_OTG_FS_HCD_Init>
    /* Register all the USB host controllers available in this system.  */
    if (ux_host_stack_hcd_register(_ux_system_host_hcd_stm32_name,
 8012fb4:	4b0e      	ldr	r3, [pc, #56]	@ (8012ff0 <MX_USB_Host_Init+0x6c>)
 8012fb6:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8012fba:	490e      	ldr	r1, [pc, #56]	@ (8012ff4 <MX_USB_Host_Init+0x70>)
 8012fbc:	480e      	ldr	r0, [pc, #56]	@ (8012ff8 <MX_USB_Host_Init+0x74>)
 8012fbe:	f7fb fa2d 	bl	800e41c <_ux_host_stack_hcd_register>
 8012fc2:	4603      	mov	r3, r0
 8012fc4:	2b00      	cmp	r3, #0
 8012fc6:	d001      	beq.n	8012fcc <MX_USB_Host_Init+0x48>
                                   _ux_hcd_stm32_initialize, USB_OTG_FS_PERIPH_BASE,
                                   (ULONG)&hhcd_USB_OTG_FS) != UX_SUCCESS)
    {
        return UX_ERROR;
 8012fc8:	23ff      	movs	r3, #255	@ 0xff
 8012fca:	e006      	b.n	8012fda <MX_USB_Host_Init+0x56>
    }

    /* Drive vbus */
    USBH_DriverVBUS(USB_VBUS_TRUE);
 8012fcc:	2001      	movs	r0, #1
 8012fce:	f000 f815 	bl	8012ffc <USBH_DriverVBUS>

    /* Enable USB Global Interrupt*/
    HAL_HCD_Start(&hhcd_USB_OTG_FS);
 8012fd2:	4807      	ldr	r0, [pc, #28]	@ (8012ff0 <MX_USB_Host_Init+0x6c>)
 8012fd4:	f7ef fd2a 	bl	8002a2c <HAL_HCD_Start>
    return ret;
 8012fd8:	687b      	ldr	r3, [r7, #4]
}
 8012fda:	4618      	mov	r0, r3
 8012fdc:	3708      	adds	r7, #8
 8012fde:	46bd      	mov	sp, r7
 8012fe0:	bd80      	pop	{r7, pc}
 8012fe2:	bf00      	nop
 8012fe4:	08013015 	.word	0x08013015
 8012fe8:	0800ffef 	.word	0x0800ffef
 8012fec:	20000010 	.word	0x20000010
 8012ff0:	20011510 	.word	0x20011510
 8012ff4:	08010c69 	.word	0x08010c69
 8012ff8:	20000028 	.word	0x20000028

08012ffc <USBH_DriverVBUS>:
static void USBH_DriverVBUS(uint8_t state)
{
 8012ffc:	b580      	push	{r7, lr}
 8012ffe:	b082      	sub	sp, #8
 8013000:	af00      	add	r7, sp, #0
 8013002:	4603      	mov	r3, r0
 8013004:	71fb      	strb	r3, [r7, #7]
    }
    else
    {
    }

    HAL_Delay(200);
 8013006:	20c8      	movs	r0, #200	@ 0xc8
 8013008:	f7ee fa56 	bl	80014b8 <HAL_Delay>
}
 801300c:	bf00      	nop
 801300e:	3708      	adds	r7, #8
 8013010:	46bd      	mov	sp, r7
 8013012:	bd80      	pop	{r7, pc}

08013014 <ux_host_event_callback>:
static UINT ux_host_event_callback(ULONG event, UX_HOST_CLASS *Current_class, VOID *Current_instance)
{
 8013014:	b590      	push	{r4, r7, lr}
 8013016:	b089      	sub	sp, #36	@ 0x24
 8013018:	af00      	add	r7, sp, #0
 801301a:	60f8      	str	r0, [r7, #12]
 801301c:	60b9      	str	r1, [r7, #8]
 801301e:	607a      	str	r2, [r7, #4]
    UINT status;
    UX_HOST_CLASS *printer_class;
    ux_app_devInfotypeDef msg;
    switch (event)
 8013020:	68fb      	ldr	r3, [r7, #12]
 8013022:	2b81      	cmp	r3, #129	@ 0x81
 8013024:	d061      	beq.n	80130ea <ux_host_event_callback+0xd6>
 8013026:	68fb      	ldr	r3, [r7, #12]
 8013028:	2b81      	cmp	r3, #129	@ 0x81
 801302a:	d860      	bhi.n	80130ee <ux_host_event_callback+0xda>
 801302c:	68fb      	ldr	r3, [r7, #12]
 801302e:	2b5f      	cmp	r3, #95	@ 0x5f
 8013030:	d05f      	beq.n	80130f2 <ux_host_event_callback+0xde>
 8013032:	68fb      	ldr	r3, [r7, #12]
 8013034:	2b5f      	cmp	r3, #95	@ 0x5f
 8013036:	d85a      	bhi.n	80130ee <ux_host_event_callback+0xda>
 8013038:	68fb      	ldr	r3, [r7, #12]
 801303a:	2b01      	cmp	r3, #1
 801303c:	d003      	beq.n	8013046 <ux_host_event_callback+0x32>
 801303e:	68fb      	ldr	r3, [r7, #12]
 8013040:	2b02      	cmp	r3, #2
 8013042:	d046      	beq.n	80130d2 <ux_host_event_callback+0xbe>
        break;
    case UX_NO_DEVICE_CONNECTED:
        STM32_LOGI(TAG, "Printer disconnected");
        break;
    default:
        break;
 8013044:	e053      	b.n	80130ee <ux_host_event_callback+0xda>
        status = ux_host_stack_class_get(_ux_system_host_class_printer_name, &printer_class);
 8013046:	f107 0318 	add.w	r3, r7, #24
 801304a:	4619      	mov	r1, r3
 801304c:	482e      	ldr	r0, [pc, #184]	@ (8013108 <ux_host_event_callback+0xf4>)
 801304e:	f7fa fb83 	bl	800d758 <_ux_host_stack_class_get>
 8013052:	61f8      	str	r0, [r7, #28]
        if (status == UX_SUCCESS)
 8013054:	69fb      	ldr	r3, [r7, #28]
 8013056:	2b00      	cmp	r3, #0
 8013058:	d14d      	bne.n	80130f6 <ux_host_event_callback+0xe2>
            if ((printer_class == Current_class) && (printer == NULL))
 801305a:	69bb      	ldr	r3, [r7, #24]
 801305c:	68ba      	ldr	r2, [r7, #8]
 801305e:	429a      	cmp	r2, r3
 8013060:	d149      	bne.n	80130f6 <ux_host_event_callback+0xe2>
 8013062:	4b2a      	ldr	r3, [pc, #168]	@ (801310c <ux_host_event_callback+0xf8>)
 8013064:	681b      	ldr	r3, [r3, #0]
 8013066:	2b00      	cmp	r3, #0
 8013068:	d145      	bne.n	80130f6 <ux_host_event_callback+0xe2>
                printer = Current_instance;
 801306a:	4a28      	ldr	r2, [pc, #160]	@ (801310c <ux_host_event_callback+0xf8>)
 801306c:	687b      	ldr	r3, [r7, #4]
 801306e:	6013      	str	r3, [r2, #0]
                if (printer->ux_host_class_printer_class->ux_host_class_status != (ULONG)UX_HOST_CLASS_INSTANCE_LIVE)
 8013070:	4b26      	ldr	r3, [pc, #152]	@ (801310c <ux_host_event_callback+0xf8>)
 8013072:	681b      	ldr	r3, [r3, #0]
 8013074:	685b      	ldr	r3, [r3, #4]
 8013076:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8013078:	2b01      	cmp	r3, #1
 801307a:	d002      	beq.n	8013082 <ux_host_event_callback+0x6e>
                    msg.Device_Type = Unknown_Device;
 801307c:	2304      	movs	r3, #4
 801307e:	753b      	strb	r3, [r7, #20]
        break;
 8013080:	e039      	b.n	80130f6 <ux_host_event_callback+0xe2>
                else if (ux_utility_memory_compare(printer->ux_host_class_printer_class->ux_host_class_name,
 8013082:	4b22      	ldr	r3, [pc, #136]	@ (801310c <ux_host_event_callback+0xf8>)
 8013084:	681b      	ldr	r3, [r3, #0]
 8013086:	685b      	ldr	r3, [r3, #4]
 8013088:	461c      	mov	r4, r3
 801308a:	481f      	ldr	r0, [pc, #124]	@ (8013108 <ux_host_event_callback+0xf4>)
 801308c:	f7fc fd84 	bl	800fb98 <_ux_utility_string_length_get>
 8013090:	4603      	mov	r3, r0
 8013092:	461a      	mov	r2, r3
 8013094:	491c      	ldr	r1, [pc, #112]	@ (8013108 <ux_host_event_callback+0xf4>)
 8013096:	4620      	mov	r0, r4
 8013098:	f7fc fb2a 	bl	800f6f0 <_ux_utility_memory_compare>
 801309c:	4603      	mov	r3, r0
 801309e:	2b00      	cmp	r3, #0
 80130a0:	d10b      	bne.n	80130ba <ux_host_event_callback+0xa6>
                    msg.Device_Type = Printer_Device;
 80130a2:	2303      	movs	r3, #3
 80130a4:	753b      	strb	r3, [r7, #20]
                    msg.Dev_state = Device_connected;
 80130a6:	2302      	movs	r3, #2
 80130a8:	757b      	strb	r3, [r7, #21]
                    osSendToQueue(&MsgQueue, &msg, 0);
 80130aa:	f107 0314 	add.w	r3, r7, #20
 80130ae:	2200      	movs	r2, #0
 80130b0:	4619      	mov	r1, r3
 80130b2:	4817      	ldr	r0, [pc, #92]	@ (8013110 <ux_host_event_callback+0xfc>)
 80130b4:	f000 f958 	bl	8013368 <osSendToQueue>
        break;
 80130b8:	e01d      	b.n	80130f6 <ux_host_event_callback+0xe2>
                    msg.Device_Type = Unknown_Device;
 80130ba:	2304      	movs	r3, #4
 80130bc:	753b      	strb	r3, [r7, #20]
                    msg.Dev_state = Device_connected;
 80130be:	2302      	movs	r3, #2
 80130c0:	757b      	strb	r3, [r7, #21]
                    osSendToQueue(&MsgQueue, &msg, 0);
 80130c2:	f107 0314 	add.w	r3, r7, #20
 80130c6:	2200      	movs	r2, #0
 80130c8:	4619      	mov	r1, r3
 80130ca:	4811      	ldr	r0, [pc, #68]	@ (8013110 <ux_host_event_callback+0xfc>)
 80130cc:	f000 f94c 	bl	8013368 <osSendToQueue>
        break;
 80130d0:	e011      	b.n	80130f6 <ux_host_event_callback+0xe2>
        if (Current_instance == printer)
 80130d2:	4b0e      	ldr	r3, [pc, #56]	@ (801310c <ux_host_event_callback+0xf8>)
 80130d4:	681b      	ldr	r3, [r3, #0]
 80130d6:	687a      	ldr	r2, [r7, #4]
 80130d8:	429a      	cmp	r2, r3
 80130da:	d10e      	bne.n	80130fa <ux_host_event_callback+0xe6>
            printer = NULL;
 80130dc:	4b0b      	ldr	r3, [pc, #44]	@ (801310c <ux_host_event_callback+0xf8>)
 80130de:	2200      	movs	r2, #0
 80130e0:	601a      	str	r2, [r3, #0]
            lgc_printer_status = 0;
 80130e2:	4b0c      	ldr	r3, [pc, #48]	@ (8013114 <ux_host_event_callback+0x100>)
 80130e4:	2200      	movs	r2, #0
 80130e6:	701a      	strb	r2, [r3, #0]
        break;
 80130e8:	e007      	b.n	80130fa <ux_host_event_callback+0xe6>
        break;
 80130ea:	bf00      	nop
 80130ec:	e006      	b.n	80130fc <ux_host_event_callback+0xe8>
        break;
 80130ee:	bf00      	nop
 80130f0:	e004      	b.n	80130fc <ux_host_event_callback+0xe8>
        break;
 80130f2:	bf00      	nop
 80130f4:	e002      	b.n	80130fc <ux_host_event_callback+0xe8>
        break;
 80130f6:	bf00      	nop
 80130f8:	e000      	b.n	80130fc <ux_host_event_callback+0xe8>
        break;
 80130fa:	bf00      	nop
    }

    return (UINT)UX_SUCCESS;
 80130fc:	2300      	movs	r3, #0
}
 80130fe:	4618      	mov	r0, r3
 8013100:	3724      	adds	r7, #36	@ 0x24
 8013102:	46bd      	mov	sp, r7
 8013104:	bd90      	pop	{r4, r7, pc}
 8013106:	bf00      	nop
 8013108:	20000010 	.word	0x20000010
 801310c:	20012790 	.word	0x20012790
 8013110:	20012758 	.word	0x20012758
 8013114:	20012798 	.word	0x20012798

08013118 <osCreateTask>:
 * @return Task identifier referencing the newly created task
 **/

OsTaskId osCreateTask(const char_t *name, OsTaskCode taskCode, void *arg,
		OsTaskParameters *params)
{
 8013118:	b5f0      	push	{r4, r5, r6, r7, lr}
 801311a:	b08f      	sub	sp, #60	@ 0x3c
 801311c:	af08      	add	r7, sp, #32
 801311e:	60f8      	str	r0, [r7, #12]
 8013120:	60b9      	str	r1, [r7, #8]
 8013122:	607a      	str	r2, [r7, #4]
 8013124:	603b      	str	r3, [r7, #0]
	UINT status;
	OsTaskId taskId;

    if (!params || !taskCode || params->stackSize == 0)
 8013126:	683b      	ldr	r3, [r7, #0]
 8013128:	2b00      	cmp	r3, #0
 801312a:	d006      	beq.n	801313a <osCreateTask+0x22>
 801312c:	68bb      	ldr	r3, [r7, #8]
 801312e:	2b00      	cmp	r3, #0
 8013130:	d003      	beq.n	801313a <osCreateTask+0x22>
 8013132:	683b      	ldr	r3, [r7, #0]
 8013134:	689b      	ldr	r3, [r3, #8]
 8013136:	2b00      	cmp	r3, #0
 8013138:	d101      	bne.n	801313e <osCreateTask+0x26>
    {
        return OS_INVALID_TASK_ID;
 801313a:	2300      	movs	r3, #0
 801313c:	e048      	b.n	80131d0 <osCreateTask+0xb8>
    }

	//allocate memory
	if(params->tcb == NULL){
 801313e:	683b      	ldr	r3, [r7, #0]
 8013140:	681b      	ldr	r3, [r3, #0]
 8013142:	2b00      	cmp	r3, #0
 8013144:	d105      	bne.n	8013152 <osCreateTask+0x3a>
		params->tcb  = (TX_THREAD *)osAllocMem(sizeof(TX_THREAD));
 8013146:	20b0      	movs	r0, #176	@ 0xb0
 8013148:	f7fe fc8e 	bl	8011a68 <osAllocMem>
 801314c:	4602      	mov	r2, r0
 801314e:	683b      	ldr	r3, [r7, #0]
 8013150:	601a      	str	r2, [r3, #0]
	}
	if(params->stack == NULL){
 8013152:	683b      	ldr	r3, [r7, #0]
 8013154:	685b      	ldr	r3, [r3, #4]
 8013156:	2b00      	cmp	r3, #0
 8013158:	d108      	bne.n	801316c <osCreateTask+0x54>
		params->stack = (uint32_t *)osAllocMem( params->stackSize * sizeof(uint32_t));
 801315a:	683b      	ldr	r3, [r7, #0]
 801315c:	689b      	ldr	r3, [r3, #8]
 801315e:	009b      	lsls	r3, r3, #2
 8013160:	4618      	mov	r0, r3
 8013162:	f7fe fc81 	bl	8011a68 <osAllocMem>
 8013166:	4602      	mov	r2, r0
 8013168:	683b      	ldr	r3, [r7, #0]
 801316a:	605a      	str	r2, [r3, #4]
	}
	//Check parameters
	if(params->tcb != NULL && params->stack != NULL)
 801316c:	683b      	ldr	r3, [r7, #0]
 801316e:	681b      	ldr	r3, [r3, #0]
 8013170:	2b00      	cmp	r3, #0
 8013172:	d02a      	beq.n	80131ca <osCreateTask+0xb2>
 8013174:	683b      	ldr	r3, [r7, #0]
 8013176:	685b      	ldr	r3, [r3, #4]
 8013178:	2b00      	cmp	r3, #0
 801317a:	d026      	beq.n	80131ca <osCreateTask+0xb2>
	{
		//Create a new task
		status = tx_thread_create(params->tcb, (CHAR *) name,
 801317c:	683b      	ldr	r3, [r7, #0]
 801317e:	681c      	ldr	r4, [r3, #0]
 8013180:	687d      	ldr	r5, [r7, #4]
 8013182:	683b      	ldr	r3, [r7, #0]
 8013184:	685b      	ldr	r3, [r3, #4]
 8013186:	683a      	ldr	r2, [r7, #0]
 8013188:	6892      	ldr	r2, [r2, #8]
 801318a:	0092      	lsls	r2, r2, #2
 801318c:	6839      	ldr	r1, [r7, #0]
 801318e:	68c9      	ldr	r1, [r1, #12]
 8013190:	6838      	ldr	r0, [r7, #0]
 8013192:	68c0      	ldr	r0, [r0, #12]
 8013194:	26b0      	movs	r6, #176	@ 0xb0
 8013196:	9606      	str	r6, [sp, #24]
 8013198:	2601      	movs	r6, #1
 801319a:	9605      	str	r6, [sp, #20]
 801319c:	2601      	movs	r6, #1
 801319e:	9604      	str	r6, [sp, #16]
 80131a0:	9003      	str	r0, [sp, #12]
 80131a2:	9102      	str	r1, [sp, #8]
 80131a4:	9201      	str	r2, [sp, #4]
 80131a6:	9300      	str	r3, [sp, #0]
 80131a8:	462b      	mov	r3, r5
 80131aa:	68ba      	ldr	r2, [r7, #8]
 80131ac:	68f9      	ldr	r1, [r7, #12]
 80131ae:	4620      	mov	r0, r4
 80131b0:	f7f9 fe08 	bl	800cdc4 <_txe_thread_create>
 80131b4:	6138      	str	r0, [r7, #16]
				(OsTaskFunction) taskCode, (ULONG) arg, params->stack,
				params->stackSize * sizeof(uint32_t), params->priority,
				params->priority, 1, TX_AUTO_START);

		//Check whether the task was successfully created
		if(status == TX_SUCCESS)
 80131b6:	693b      	ldr	r3, [r7, #16]
 80131b8:	2b00      	cmp	r3, #0
 80131ba:	d103      	bne.n	80131c4 <osCreateTask+0xac>
		{
			taskId = (OsTaskId) params->tcb;
 80131bc:	683b      	ldr	r3, [r7, #0]
 80131be:	681b      	ldr	r3, [r3, #0]
 80131c0:	617b      	str	r3, [r7, #20]
		if(status == TX_SUCCESS)
 80131c2:	e004      	b.n	80131ce <osCreateTask+0xb6>
		}
		else
		{
			taskId = OS_INVALID_TASK_ID;
 80131c4:	2300      	movs	r3, #0
 80131c6:	617b      	str	r3, [r7, #20]
		if(status == TX_SUCCESS)
 80131c8:	e001      	b.n	80131ce <osCreateTask+0xb6>
		}
	}
	else
	{
		//Invalid parameters
		taskId = OS_INVALID_TASK_ID;
 80131ca:	2300      	movs	r3, #0
 80131cc:	617b      	str	r3, [r7, #20]
	}

	//Return the handle referencing the newly created thread
	return taskId;
 80131ce:	697b      	ldr	r3, [r7, #20]
}
 80131d0:	4618      	mov	r0, r3
 80131d2:	371c      	adds	r7, #28
 80131d4:	46bd      	mov	sp, r7
 80131d6:	bdf0      	pop	{r4, r5, r6, r7, pc}

080131d8 <osDelayTask>:
 * @brief Delay routine
 * @param[in] delay Amount of time for which the calling task should block
 **/

void osDelayTask(systime_t delay)
{
 80131d8:	b580      	push	{r7, lr}
 80131da:	b082      	sub	sp, #8
 80131dc:	af00      	add	r7, sp, #0
 80131de:	6078      	str	r0, [r7, #4]
	//Delay the task for the specified duration
	tx_thread_sleep(OS_MS_TO_SYSTICKS(delay));
 80131e0:	687b      	ldr	r3, [r7, #4]
 80131e2:	2264      	movs	r2, #100	@ 0x64
 80131e4:	fb02 f303 	mul.w	r3, r2, r3
 80131e8:	4a05      	ldr	r2, [pc, #20]	@ (8013200 <osDelayTask+0x28>)
 80131ea:	fba2 2303 	umull	r2, r3, r2, r3
 80131ee:	099b      	lsrs	r3, r3, #6
 80131f0:	4618      	mov	r0, r3
 80131f2:	f7f8 f9b9 	bl	800b568 <_tx_thread_sleep>
}
 80131f6:	bf00      	nop
 80131f8:	3708      	adds	r7, #8
 80131fa:	46bd      	mov	sp, r7
 80131fc:	bd80      	pop	{r7, pc}
 80131fe:	bf00      	nop
 8013200:	10624dd3 	.word	0x10624dd3

08013204 <osCreateSemaphore>:
 * @return The function returns TRUE if the semaphore was successfully
 *   created. Otherwise, FALSE is returned
 **/

bool_t osCreateSemaphore(OsSemaphore *semaphore, uint_t count)
{
 8013204:	b580      	push	{r7, lr}
 8013206:	b084      	sub	sp, #16
 8013208:	af00      	add	r7, sp, #0
 801320a:	6078      	str	r0, [r7, #4]
 801320c:	6039      	str	r1, [r7, #0]
	UINT status;

	//Create a semaphore object
	status = tx_semaphore_create(semaphore, "SEMAPHORE", count);
 801320e:	231c      	movs	r3, #28
 8013210:	683a      	ldr	r2, [r7, #0]
 8013212:	4907      	ldr	r1, [pc, #28]	@ (8013230 <osCreateSemaphore+0x2c>)
 8013214:	6878      	ldr	r0, [r7, #4]
 8013216:	f7f9 fca1 	bl	800cb5c <_txe_semaphore_create>
 801321a:	60f8      	str	r0, [r7, #12]

	//Check whether the semaphore was successfully created
	if(status == TX_SUCCESS)
 801321c:	68fb      	ldr	r3, [r7, #12]
 801321e:	2b00      	cmp	r3, #0
 8013220:	d101      	bne.n	8013226 <osCreateSemaphore+0x22>
	{
		return TRUE;
 8013222:	2301      	movs	r3, #1
 8013224:	e000      	b.n	8013228 <osCreateSemaphore+0x24>
	}
	else
	{
		return FALSE;
 8013226:	2300      	movs	r3, #0
	}
}
 8013228:	4618      	mov	r0, r3
 801322a:	3710      	adds	r7, #16
 801322c:	46bd      	mov	sp, r7
 801322e:	bd80      	pop	{r7, pc}
 8013230:	080136fc 	.word	0x080136fc

08013234 <osWaitForSemaphore>:
 * @return The function returns TRUE if the semaphore is available. FALSE is
 *   returned if the timeout interval elapsed
 **/

bool_t osWaitForSemaphore(OsSemaphore *semaphore, systime_t timeout)
{
 8013234:	b580      	push	{r7, lr}
 8013236:	b084      	sub	sp, #16
 8013238:	af00      	add	r7, sp, #0
 801323a:	6078      	str	r0, [r7, #4]
 801323c:	6039      	str	r1, [r7, #0]
	UINT status;

	//Wait until the semaphore is available or the timeout interval elapses
	if(timeout == INFINITE_DELAY)
 801323e:	683b      	ldr	r3, [r7, #0]
 8013240:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8013244:	d106      	bne.n	8013254 <osWaitForSemaphore+0x20>
	{
		//Infinite timeout period
		status = tx_semaphore_get(semaphore, TX_WAIT_FOREVER);
 8013246:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 801324a:	6878      	ldr	r0, [r7, #4]
 801324c:	f7f9 fd5a 	bl	800cd04 <_txe_semaphore_get>
 8013250:	60f8      	str	r0, [r7, #12]
 8013252:	e00c      	b.n	801326e <osWaitForSemaphore+0x3a>
	}
	else
	{
		//Wait until the specified semaphore becomes available
		status = tx_semaphore_get(semaphore, OS_MS_TO_SYSTICKS(timeout));
 8013254:	683b      	ldr	r3, [r7, #0]
 8013256:	2264      	movs	r2, #100	@ 0x64
 8013258:	fb02 f303 	mul.w	r3, r2, r3
 801325c:	4a09      	ldr	r2, [pc, #36]	@ (8013284 <osWaitForSemaphore+0x50>)
 801325e:	fba2 2303 	umull	r2, r3, r2, r3
 8013262:	099b      	lsrs	r3, r3, #6
 8013264:	4619      	mov	r1, r3
 8013266:	6878      	ldr	r0, [r7, #4]
 8013268:	f7f9 fd4c 	bl	800cd04 <_txe_semaphore_get>
 801326c:	60f8      	str	r0, [r7, #12]
	}

	//Check whether the specified semaphore is available
	if(status == TX_SUCCESS)
 801326e:	68fb      	ldr	r3, [r7, #12]
 8013270:	2b00      	cmp	r3, #0
 8013272:	d101      	bne.n	8013278 <osWaitForSemaphore+0x44>
	{
		return TRUE;
 8013274:	2301      	movs	r3, #1
 8013276:	e000      	b.n	801327a <osWaitForSemaphore+0x46>
	}
	else
	{
		return FALSE;
 8013278:	2300      	movs	r3, #0
	}
}
 801327a:	4618      	mov	r0, r3
 801327c:	3710      	adds	r7, #16
 801327e:	46bd      	mov	sp, r7
 8013280:	bd80      	pop	{r7, pc}
 8013282:	bf00      	nop
 8013284:	10624dd3 	.word	0x10624dd3

08013288 <osReleaseSemaphore>:
 * @brief Release the specified semaphore object
 * @param[in] semaphore Pointer to the semaphore object
 **/

void osReleaseSemaphore(OsSemaphore *semaphore)
{
 8013288:	b580      	push	{r7, lr}
 801328a:	b082      	sub	sp, #8
 801328c:	af00      	add	r7, sp, #0
 801328e:	6078      	str	r0, [r7, #4]
	//Release the semaphore
	tx_semaphore_put(semaphore);
 8013290:	6878      	ldr	r0, [r7, #4]
 8013292:	f7f9 fd79 	bl	800cd88 <_txe_semaphore_put>
}
 8013296:	bf00      	nop
 8013298:	3708      	adds	r7, #8
 801329a:	46bd      	mov	sp, r7
 801329c:	bd80      	pop	{r7, pc}
	...

080132a0 <osCreateMutex>:
 * @return The function returns TRUE if the mutex was successfully
 *   created. Otherwise, FALSE is returned
 **/

bool_t osCreateMutex(OsMutex *mutex)
{
 80132a0:	b580      	push	{r7, lr}
 80132a2:	b084      	sub	sp, #16
 80132a4:	af00      	add	r7, sp, #0
 80132a6:	6078      	str	r0, [r7, #4]
	UINT status;

	//Create a mutex object
	status = tx_mutex_create(mutex, "MUTEX", TX_NO_INHERIT);
 80132a8:	2334      	movs	r3, #52	@ 0x34
 80132aa:	2200      	movs	r2, #0
 80132ac:	4907      	ldr	r1, [pc, #28]	@ (80132cc <osCreateMutex+0x2c>)
 80132ae:	6878      	ldr	r0, [r7, #4]
 80132b0:	f7f9 f9de 	bl	800c670 <_txe_mutex_create>
 80132b4:	60f8      	str	r0, [r7, #12]

	//Check whether the mutex was successfully created
	if(status == TX_SUCCESS)
 80132b6:	68fb      	ldr	r3, [r7, #12]
 80132b8:	2b00      	cmp	r3, #0
 80132ba:	d101      	bne.n	80132c0 <osCreateMutex+0x20>
	{
		return TRUE;
 80132bc:	2301      	movs	r3, #1
 80132be:	e000      	b.n	80132c2 <osCreateMutex+0x22>
	}
	else
	{
		return FALSE;
 80132c0:	2300      	movs	r3, #0
	}
}
 80132c2:	4618      	mov	r0, r3
 80132c4:	3710      	adds	r7, #16
 80132c6:	46bd      	mov	sp, r7
 80132c8:	bd80      	pop	{r7, pc}
 80132ca:	bf00      	nop
 80132cc:	08013708 	.word	0x08013708

080132d0 <osAcquireMutex>:
 * @brief Acquire ownership of the specified mutex object
 * @param[in] mutex Pointer to the mutex object
 **/

void osAcquireMutex(OsMutex *mutex)
{
 80132d0:	b580      	push	{r7, lr}
 80132d2:	b082      	sub	sp, #8
 80132d4:	af00      	add	r7, sp, #0
 80132d6:	6078      	str	r0, [r7, #4]
	//Obtain ownership of the mutex object
	tx_mutex_get(mutex, TX_WAIT_FOREVER);
 80132d8:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80132dc:	6878      	ldr	r0, [r7, #4]
 80132de:	f7f9 fa65 	bl	800c7ac <_txe_mutex_get>
}
 80132e2:	bf00      	nop
 80132e4:	3708      	adds	r7, #8
 80132e6:	46bd      	mov	sp, r7
 80132e8:	bd80      	pop	{r7, pc}

080132ea <osReleaseMutex>:
 * @brief Release ownership of the specified mutex object
 * @param[in] mutex Pointer to the mutex object
 **/

void osReleaseMutex(OsMutex *mutex)
{
 80132ea:	b580      	push	{r7, lr}
 80132ec:	b082      	sub	sp, #8
 80132ee:	af00      	add	r7, sp, #0
 80132f0:	6078      	str	r0, [r7, #4]
	//Release ownership of the mutex object
	tx_mutex_put(mutex);
 80132f2:	6878      	ldr	r0, [r7, #4]
 80132f4:	f7f9 fab4 	bl	800c860 <_txe_mutex_put>
}
 80132f8:	bf00      	nop
 80132fa:	3708      	adds	r7, #8
 80132fc:	46bd      	mov	sp, r7
 80132fe:	bd80      	pop	{r7, pc}

08013300 <osCreateQueue>:
 * Queue Management
 ******************************************************************************/

bool_t osCreateQueue(OsQueue *queue, const char *name, size_t msgSize,
                     size_t queueSize)
{
 8013300:	b580      	push	{r7, lr}
 8013302:	b088      	sub	sp, #32
 8013304:	af02      	add	r7, sp, #8
 8013306:	60f8      	str	r0, [r7, #12]
 8013308:	60b9      	str	r1, [r7, #8]
 801330a:	607a      	str	r2, [r7, #4]
 801330c:	603b      	str	r3, [r7, #0]
    // ThreadX message size is in 32-bit words.
    UINT msg_size_words = (msgSize + sizeof(ULONG) - 1) / sizeof(ULONG);
 801330e:	687b      	ldr	r3, [r7, #4]
 8013310:	3303      	adds	r3, #3
 8013312:	089b      	lsrs	r3, r3, #2
 8013314:	617b      	str	r3, [r7, #20]
    CHAR *queueStorage;
    if (msg_size_words == 0)
 8013316:	697b      	ldr	r3, [r7, #20]
 8013318:	2b00      	cmp	r3, #0
 801331a:	d101      	bne.n	8013320 <osCreateQueue+0x20>
    {
        return FALSE;
 801331c:	2300      	movs	r3, #0
 801331e:	e01f      	b.n	8013360 <osCreateQueue+0x60>
    }
    /*reserve memory*/
    queueStorage = osAllocMem(msgSize * queueSize);
 8013320:	687b      	ldr	r3, [r7, #4]
 8013322:	683a      	ldr	r2, [r7, #0]
 8013324:	fb02 f303 	mul.w	r3, r2, r3
 8013328:	4618      	mov	r0, r3
 801332a:	f7fe fb9d 	bl	8011a68 <osAllocMem>
 801332e:	6138      	str	r0, [r7, #16]

    if(queueStorage == NULL)
 8013330:	693b      	ldr	r3, [r7, #16]
 8013332:	2b00      	cmp	r3, #0
 8013334:	d101      	bne.n	801333a <osCreateQueue+0x3a>
    {
    	return FALSE;
 8013336:	2300      	movs	r3, #0
 8013338:	e012      	b.n	8013360 <osCreateQueue+0x60>
    }
    return (tx_queue_create(queue, (CHAR *)name, msg_size_words,
 801333a:	687b      	ldr	r3, [r7, #4]
 801333c:	683a      	ldr	r2, [r7, #0]
 801333e:	fb02 f303 	mul.w	r3, r2, r3
 8013342:	2238      	movs	r2, #56	@ 0x38
 8013344:	9201      	str	r2, [sp, #4]
 8013346:	9300      	str	r3, [sp, #0]
 8013348:	693b      	ldr	r3, [r7, #16]
 801334a:	697a      	ldr	r2, [r7, #20]
 801334c:	68b9      	ldr	r1, [r7, #8]
 801334e:	68f8      	ldr	r0, [r7, #12]
 8013350:	f7f9 fac0 	bl	800c8d4 <_txe_queue_create>
 8013354:	4603      	mov	r3, r0
                            queueStorage, msgSize * queueSize) == TX_SUCCESS);
 8013356:	2b00      	cmp	r3, #0
 8013358:	bf0c      	ite	eq
 801335a:	2301      	moveq	r3, #1
 801335c:	2300      	movne	r3, #0
 801335e:	b2db      	uxtb	r3, r3
}
 8013360:	4618      	mov	r0, r3
 8013362:	3718      	adds	r7, #24
 8013364:	46bd      	mov	sp, r7
 8013366:	bd80      	pop	{r7, pc}

08013368 <osSendToQueue>:

    return (tx_queue_delete(queue) == TX_SUCCESS);
}

bool_t osSendToQueue(OsQueue *queue, const void *msg, systime_t timeout)
{
 8013368:	b580      	push	{r7, lr}
 801336a:	b086      	sub	sp, #24
 801336c:	af00      	add	r7, sp, #0
 801336e:	60f8      	str	r0, [r7, #12]
 8013370:	60b9      	str	r1, [r7, #8]
 8013372:	607a      	str	r2, [r7, #4]
    ULONG wait_option = (timeout == INFINITE_DELAY) ? TX_WAIT_FOREVER : OS_MS_TO_SYSTICKS(timeout);
 8013374:	687b      	ldr	r3, [r7, #4]
 8013376:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 801337a:	d008      	beq.n	801338e <osSendToQueue+0x26>
 801337c:	687b      	ldr	r3, [r7, #4]
 801337e:	2264      	movs	r2, #100	@ 0x64
 8013380:	fb02 f303 	mul.w	r3, r2, r3
 8013384:	4a0b      	ldr	r2, [pc, #44]	@ (80133b4 <osSendToQueue+0x4c>)
 8013386:	fba2 2303 	umull	r2, r3, r2, r3
 801338a:	099b      	lsrs	r3, r3, #6
 801338c:	e001      	b.n	8013392 <osSendToQueue+0x2a>
 801338e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8013392:	617b      	str	r3, [r7, #20]
    return (tx_queue_send(queue, (void *)msg, wait_option) == TX_SUCCESS);
 8013394:	697a      	ldr	r2, [r7, #20]
 8013396:	68b9      	ldr	r1, [r7, #8]
 8013398:	68f8      	ldr	r0, [r7, #12]
 801339a:	f7f9 fb95 	bl	800cac8 <_txe_queue_send>
 801339e:	4603      	mov	r3, r0
 80133a0:	2b00      	cmp	r3, #0
 80133a2:	bf0c      	ite	eq
 80133a4:	2301      	moveq	r3, #1
 80133a6:	2300      	movne	r3, #0
 80133a8:	b2db      	uxtb	r3, r3
}
 80133aa:	4618      	mov	r0, r3
 80133ac:	3718      	adds	r7, #24
 80133ae:	46bd      	mov	sp, r7
 80133b0:	bd80      	pop	{r7, pc}
 80133b2:	bf00      	nop
 80133b4:	10624dd3 	.word	0x10624dd3

080133b8 <osReceiveFromQueue>:

bool_t osReceiveFromQueue(OsQueue *queue, void *msg, systime_t timeout)
{
 80133b8:	b580      	push	{r7, lr}
 80133ba:	b086      	sub	sp, #24
 80133bc:	af00      	add	r7, sp, #0
 80133be:	60f8      	str	r0, [r7, #12]
 80133c0:	60b9      	str	r1, [r7, #8]
 80133c2:	607a      	str	r2, [r7, #4]
    ULONG wait_option = (timeout == INFINITE_DELAY) ? TX_WAIT_FOREVER : OS_MS_TO_SYSTICKS(timeout);
 80133c4:	687b      	ldr	r3, [r7, #4]
 80133c6:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80133ca:	d008      	beq.n	80133de <osReceiveFromQueue+0x26>
 80133cc:	687b      	ldr	r3, [r7, #4]
 80133ce:	2264      	movs	r2, #100	@ 0x64
 80133d0:	fb02 f303 	mul.w	r3, r2, r3
 80133d4:	4a0b      	ldr	r2, [pc, #44]	@ (8013404 <osReceiveFromQueue+0x4c>)
 80133d6:	fba2 2303 	umull	r2, r3, r2, r3
 80133da:	099b      	lsrs	r3, r3, #6
 80133dc:	e001      	b.n	80133e2 <osReceiveFromQueue+0x2a>
 80133de:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80133e2:	617b      	str	r3, [r7, #20]
    return (tx_queue_receive(queue, msg, wait_option) == TX_SUCCESS);
 80133e4:	697a      	ldr	r2, [r7, #20]
 80133e6:	68b9      	ldr	r1, [r7, #8]
 80133e8:	68f8      	ldr	r0, [r7, #12]
 80133ea:	f7f9 fb23 	bl	800ca34 <_txe_queue_receive>
 80133ee:	4603      	mov	r3, r0
 80133f0:	2b00      	cmp	r3, #0
 80133f2:	bf0c      	ite	eq
 80133f4:	2301      	moveq	r3, #1
 80133f6:	2300      	movne	r3, #0
 80133f8:	b2db      	uxtb	r3, r3
}
 80133fa:	4618      	mov	r0, r3
 80133fc:	3718      	adds	r7, #24
 80133fe:	46bd      	mov	sp, r7
 8013400:	bd80      	pop	{r7, pc}
 8013402:	bf00      	nop
 8013404:	10624dd3 	.word	0x10624dd3

08013408 <osGetSystemTime>:
 * @brief Retrieve system time
 * @return Number of milliseconds elapsed since the system was last started
 **/

systime_t osGetSystemTime(void)
{
 8013408:	b580      	push	{r7, lr}
 801340a:	b082      	sub	sp, #8
 801340c:	af00      	add	r7, sp, #0
	systime_t time;

	//Get current tick count
	time = tx_time_get();
 801340e:	f7f8 fd8b 	bl	800bf28 <_tx_time_get>
 8013412:	6078      	str	r0, [r7, #4]

	//Convert system ticks to milliseconds
	return OS_SYSTICKS_TO_MS(time);
 8013414:	687b      	ldr	r3, [r7, #4]
 8013416:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 801341a:	fb02 f303 	mul.w	r3, r2, r3
 801341e:	4a04      	ldr	r2, [pc, #16]	@ (8013430 <osGetSystemTime+0x28>)
 8013420:	fba2 2303 	umull	r2, r3, r2, r3
 8013424:	095b      	lsrs	r3, r3, #5
}
 8013426:	4618      	mov	r0, r3
 8013428:	3708      	adds	r7, #8
 801342a:	46bd      	mov	sp, r7
 801342c:	bd80      	pop	{r7, pc}
 801342e:	bf00      	nop
 8013430:	51eb851f 	.word	0x51eb851f

08013434 <memset>:
 8013434:	4402      	add	r2, r0
 8013436:	4603      	mov	r3, r0
 8013438:	4293      	cmp	r3, r2
 801343a:	d100      	bne.n	801343e <memset+0xa>
 801343c:	4770      	bx	lr
 801343e:	f803 1b01 	strb.w	r1, [r3], #1
 8013442:	e7f9      	b.n	8013438 <memset+0x4>

08013444 <__libc_init_array>:
 8013444:	b570      	push	{r4, r5, r6, lr}
 8013446:	4d0d      	ldr	r5, [pc, #52]	@ (801347c <__libc_init_array+0x38>)
 8013448:	4c0d      	ldr	r4, [pc, #52]	@ (8013480 <__libc_init_array+0x3c>)
 801344a:	1b64      	subs	r4, r4, r5
 801344c:	10a4      	asrs	r4, r4, #2
 801344e:	2600      	movs	r6, #0
 8013450:	42a6      	cmp	r6, r4
 8013452:	d109      	bne.n	8013468 <__libc_init_array+0x24>
 8013454:	4d0b      	ldr	r5, [pc, #44]	@ (8013484 <__libc_init_array+0x40>)
 8013456:	4c0c      	ldr	r4, [pc, #48]	@ (8013488 <__libc_init_array+0x44>)
 8013458:	f000 f826 	bl	80134a8 <_init>
 801345c:	1b64      	subs	r4, r4, r5
 801345e:	10a4      	asrs	r4, r4, #2
 8013460:	2600      	movs	r6, #0
 8013462:	42a6      	cmp	r6, r4
 8013464:	d105      	bne.n	8013472 <__libc_init_array+0x2e>
 8013466:	bd70      	pop	{r4, r5, r6, pc}
 8013468:	f855 3b04 	ldr.w	r3, [r5], #4
 801346c:	4798      	blx	r3
 801346e:	3601      	adds	r6, #1
 8013470:	e7ee      	b.n	8013450 <__libc_init_array+0xc>
 8013472:	f855 3b04 	ldr.w	r3, [r5], #4
 8013476:	4798      	blx	r3
 8013478:	3601      	adds	r6, #1
 801347a:	e7f2      	b.n	8013462 <__libc_init_array+0x1e>
 801347c:	08013750 	.word	0x08013750
 8013480:	08013750 	.word	0x08013750
 8013484:	08013750 	.word	0x08013750
 8013488:	08013754 	.word	0x08013754

0801348c <memcpy>:
 801348c:	440a      	add	r2, r1
 801348e:	4291      	cmp	r1, r2
 8013490:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8013494:	d100      	bne.n	8013498 <memcpy+0xc>
 8013496:	4770      	bx	lr
 8013498:	b510      	push	{r4, lr}
 801349a:	f811 4b01 	ldrb.w	r4, [r1], #1
 801349e:	f803 4f01 	strb.w	r4, [r3, #1]!
 80134a2:	4291      	cmp	r1, r2
 80134a4:	d1f9      	bne.n	801349a <memcpy+0xe>
 80134a6:	bd10      	pop	{r4, pc}

080134a8 <_init>:
 80134a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80134aa:	bf00      	nop
 80134ac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80134ae:	bc08      	pop	{r3}
 80134b0:	469e      	mov	lr, r3
 80134b2:	4770      	bx	lr

080134b4 <_fini>:
 80134b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80134b6:	bf00      	nop
 80134b8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80134ba:	bc08      	pop	{r3}
 80134bc:	469e      	mov	lr, r3
 80134be:	4770      	bx	lr
