#: 3; @: -exec vitis_hls tcl_script.tcl; 1: -exec RDI_ARGS: 
RDI_PROG=vitis_hls
#: 1; @: tcl_script.tcl; 1: tcl_script.tcl RDI_ARGS: 
Final RDI_ARGS: tcl_script.tcl
RDI_JAVAROOT: /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/lnx64/jre11.0.2
RDI_DATADIR: /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/data
DEPENDENCY: VITIS_HLS_SETUP
RDI_LIBDIR: /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lib/lnx64.o/Ubuntu:/home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lib/lnx64.o
RDI_BINDIR: /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/bin
LD_LIBRARY_PATH: /usr/local/cuda/lib64:/usr/local/cuda/extras/CUPTI/lib64:/home/lduac/Software/Xilinx/Vitis_HLS/2020.2/bin/../lnx64/tools/dot/lib
:tcl_script.tcl
@: tcl_script.tcl

****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/home/lduac/Software/Xilinx/Vitis_HLS/2020.2/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'lduac@ust.hk' on host 'ecelvd703.ece.local' (Linux_x86_64 version 4.15.0-142-generic) on Sun May 30 01:01:37 HKT 2021
INFO: [HLS 200-10] On os Ubuntu 16.04.7 LTS
INFO: [HLS 200-10] In directory '/home/lduac/Projects/CCC-Pragma_OK/problems/sobel'
Sourcing Tcl script 'tcl_script.tcl'
INFO: [HLS 200-1510] Running: open_project sobel 
INFO: [HLS 200-10] Opening project '/home/lduac/Projects/CCC-Pragma_OK/problems/sobel/sobel'.
INFO: [HLS 200-1510] Running: set_top sobel 
INFO: [HLS 200-1510] Running: add_files sobel.cpp 
INFO: [HLS 200-10] Adding design file 'sobel.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb data.txt -cflags -I. 
INFO: [HLS 200-10] Adding test bench file 'data.txt' to the project
INFO: [HLS 200-1510] Running: add_files -tb dst.txt -cflags -I. 
INFO: [HLS 200-10] Adding test bench file 'dst.txt' to the project
INFO: [HLS 200-1510] Running: add_files -tb sobel_test.cpp -cflags -I. 
INFO: [HLS 200-10] Adding test bench file 'sobel_test.cpp' to the project
INFO: [HLS 200-1510] Running: open_solution solution1 -flow_target vivado 
INFO: [HLS 200-10] Opening solution '/home/lduac/Projects/CCC-Pragma_OK/problems/sobel/sobel/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu50-fsvh2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1510] Running: set_part xcu50-fsvh2104-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
   Compiling ../../../../sobel.cpp in debug mode
   Generating csim.exe
*******************************************
PASS: The output matches the golden output!
*******************************************
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1.49 seconds. CPU system time: 0.34 seconds. Elapsed time: 1.58 seconds; current allocated memory: 224.041 MB.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 224.198 MB.
INFO: [HLS 200-10] Analyzing design file 'sobel.cpp' ... 
WARNING: [HLS 207-5301] unused parameter 'rows': sobel.cpp:4:108
WARNING: [HLS 207-5301] unused parameter 'cols': sobel.cpp:4:118
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.85 seconds. CPU system time: 0.25 seconds. Elapsed time: 3.11 seconds; current allocated memory: 225.728 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
