<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › arm › mach-dove › include › mach › dove.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>dove.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * arch/arm/mach-dove/include/mach/dove.h</span>
<span class="cm"> *</span>
<span class="cm"> * Generic definitions for Marvell Dove 88AP510 SoC</span>
<span class="cm"> *</span>
<span class="cm"> * This file is licensed under the terms of the GNU General Public</span>
<span class="cm"> * License version 2.  This program is licensed &quot;as is&quot; without any</span>
<span class="cm"> * warranty of any kind, whether express or implied.</span>
<span class="cm"> */</span>

<span class="cp">#ifndef __ASM_ARCH_DOVE_H</span>
<span class="cp">#define __ASM_ARCH_DOVE_H</span>

<span class="cm">/*</span>
<span class="cm"> * Marvell Dove address maps.</span>
<span class="cm"> *</span>
<span class="cm"> * phys		virt		size</span>
<span class="cm"> * c8000000	fdb00000	1M	Cryptographic SRAM</span>
<span class="cm"> * e0000000	@runtime	128M	PCIe-0 Memory space</span>
<span class="cm"> * e8000000	@runtime	128M	PCIe-1 Memory space</span>
<span class="cm"> * f1000000	fde00000	8M	on-chip south-bridge registers</span>
<span class="cm"> * f1800000	fe600000	8M	on-chip north-bridge registers</span>
<span class="cm"> * f2000000	fee00000	1M	PCIe-0 I/O space</span>
<span class="cm"> * f2100000	fef00000	1M	PCIe-1 I/O space</span>
<span class="cm"> */</span>

<span class="cp">#define DOVE_CESA_PHYS_BASE		0xc8000000</span>
<span class="cp">#define DOVE_CESA_VIRT_BASE		0xfdb00000</span>
<span class="cp">#define DOVE_CESA_SIZE			SZ_1M</span>

<span class="cp">#define DOVE_PCIE0_MEM_PHYS_BASE	0xe0000000</span>
<span class="cp">#define DOVE_PCIE0_MEM_SIZE		SZ_128M</span>

<span class="cp">#define DOVE_PCIE1_MEM_PHYS_BASE	0xe8000000</span>
<span class="cp">#define DOVE_PCIE1_MEM_SIZE		SZ_128M</span>

<span class="cp">#define DOVE_BOOTROM_PHYS_BASE		0xf8000000</span>
<span class="cp">#define DOVE_BOOTROM_SIZE		SZ_128M</span>

<span class="cp">#define DOVE_SCRATCHPAD_PHYS_BASE	0xf0000000</span>
<span class="cp">#define DOVE_SCRATCHPAD_VIRT_BASE	0xfdd00000</span>
<span class="cp">#define DOVE_SCRATCHPAD_SIZE		SZ_1M</span>

<span class="cp">#define DOVE_SB_REGS_PHYS_BASE		0xf1000000</span>
<span class="cp">#define DOVE_SB_REGS_VIRT_BASE		0xfde00000</span>
<span class="cp">#define DOVE_SB_REGS_SIZE		SZ_8M</span>

<span class="cp">#define DOVE_NB_REGS_PHYS_BASE		0xf1800000</span>
<span class="cp">#define DOVE_NB_REGS_VIRT_BASE		0xfe600000</span>
<span class="cp">#define DOVE_NB_REGS_SIZE		SZ_8M</span>

<span class="cp">#define DOVE_PCIE0_IO_PHYS_BASE		0xf2000000</span>
<span class="cp">#define DOVE_PCIE0_IO_VIRT_BASE		0xfee00000</span>
<span class="cp">#define DOVE_PCIE0_IO_BUS_BASE		0x00000000</span>
<span class="cp">#define DOVE_PCIE0_IO_SIZE		SZ_1M</span>

<span class="cp">#define DOVE_PCIE1_IO_PHYS_BASE		0xf2100000</span>
<span class="cp">#define DOVE_PCIE1_IO_VIRT_BASE		0xfef00000</span>
<span class="cp">#define DOVE_PCIE1_IO_BUS_BASE		0x00100000</span>
<span class="cp">#define DOVE_PCIE1_IO_SIZE		SZ_1M</span>

<span class="cm">/*</span>
<span class="cm"> * Dove Core Registers Map</span>
<span class="cm"> */</span>

<span class="cm">/* SPI, I2C, UART */</span>
<span class="cp">#define DOVE_I2C_PHYS_BASE	(DOVE_SB_REGS_PHYS_BASE | 0x11000)</span>
<span class="cp">#define DOVE_UART0_PHYS_BASE	(DOVE_SB_REGS_PHYS_BASE | 0x12000)</span>
<span class="cp">#define DOVE_UART0_VIRT_BASE	(DOVE_SB_REGS_VIRT_BASE | 0x12000)</span>
<span class="cp">#define DOVE_UART1_PHYS_BASE	(DOVE_SB_REGS_PHYS_BASE | 0x12100)</span>
<span class="cp">#define DOVE_UART1_VIRT_BASE	(DOVE_SB_REGS_VIRT_BASE | 0x12100)</span>
<span class="cp">#define DOVE_UART2_PHYS_BASE	(DOVE_SB_REGS_PHYS_BASE | 0x12200)</span>
<span class="cp">#define DOVE_UART2_VIRT_BASE	(DOVE_SB_REGS_VIRT_BASE | 0x12200)</span>
<span class="cp">#define DOVE_UART3_PHYS_BASE	(DOVE_SB_REGS_PHYS_BASE | 0x12300)</span>
<span class="cp">#define DOVE_UART3_VIRT_BASE	(DOVE_SB_REGS_VIRT_BASE | 0x12300)</span>
<span class="cp">#define DOVE_SPI0_PHYS_BASE	(DOVE_SB_REGS_PHYS_BASE | 0x10600)</span>
<span class="cp">#define DOVE_SPI1_PHYS_BASE	(DOVE_SB_REGS_PHYS_BASE | 0x14600)</span>

<span class="cm">/* North-South Bridge */</span>
<span class="cp">#define BRIDGE_VIRT_BASE	(DOVE_SB_REGS_VIRT_BASE | 0x20000)</span>

<span class="cm">/* Cryptographic Engine */</span>
<span class="cp">#define DOVE_CRYPT_PHYS_BASE	(DOVE_SB_REGS_PHYS_BASE | 0x30000)</span>

<span class="cm">/* PCIe 0 */</span>
<span class="cp">#define DOVE_PCIE0_VIRT_BASE	(DOVE_SB_REGS_VIRT_BASE | 0x40000)</span>

<span class="cm">/* USB */</span>
<span class="cp">#define DOVE_USB0_PHYS_BASE	(DOVE_SB_REGS_PHYS_BASE | 0x50000)</span>
<span class="cp">#define DOVE_USB1_PHYS_BASE	(DOVE_SB_REGS_PHYS_BASE | 0x51000)</span>

<span class="cm">/* XOR 0 Engine */</span>
<span class="cp">#define DOVE_XOR0_PHYS_BASE	(DOVE_SB_REGS_PHYS_BASE | 0x60800)</span>
<span class="cp">#define DOVE_XOR0_VIRT_BASE	(DOVE_SB_REGS_VIRT_BASE | 0x60800)</span>
<span class="cp">#define DOVE_XOR0_HIGH_PHYS_BASE	(DOVE_SB_REGS_PHYS_BASE | 0x60A00)</span>
<span class="cp">#define DOVE_XOR0_HIGH_VIRT_BASE	(DOVE_SB_REGS_VIRT_BASE | 0x60A00)</span>

<span class="cm">/* XOR 1 Engine */</span>
<span class="cp">#define DOVE_XOR1_PHYS_BASE	(DOVE_SB_REGS_PHYS_BASE | 0x60900)</span>
<span class="cp">#define DOVE_XOR1_VIRT_BASE	(DOVE_SB_REGS_VIRT_BASE | 0x60900)</span>
<span class="cp">#define DOVE_XOR1_HIGH_PHYS_BASE	(DOVE_SB_REGS_PHYS_BASE | 0x60B00)</span>
<span class="cp">#define DOVE_XOR1_HIGH_VIRT_BASE	(DOVE_SB_REGS_VIRT_BASE | 0x60B00)</span>

<span class="cm">/* Gigabit Ethernet */</span>
<span class="cp">#define DOVE_GE00_PHYS_BASE	(DOVE_SB_REGS_PHYS_BASE | 0x70000)</span>

<span class="cm">/* PCIe 1 */</span>
<span class="cp">#define DOVE_PCIE1_VIRT_BASE	(DOVE_SB_REGS_VIRT_BASE | 0x80000)</span>

<span class="cm">/* CAFE */</span>
<span class="cp">#define DOVE_SDIO0_PHYS_BASE	(DOVE_SB_REGS_PHYS_BASE | 0x92000)</span>
<span class="cp">#define DOVE_SDIO1_PHYS_BASE	(DOVE_SB_REGS_PHYS_BASE | 0x90000)</span>
<span class="cp">#define DOVE_CAM_PHYS_BASE	(DOVE_SB_REGS_PHYS_BASE | 0x94000)</span>
<span class="cp">#define DOVE_CAFE_WIN_PHYS_BASE	(DOVE_SB_REGS_PHYS_BASE | 0x98000)</span>

<span class="cm">/* SATA */</span>
<span class="cp">#define DOVE_SATA_PHYS_BASE	(DOVE_SB_REGS_PHYS_BASE | 0xa0000)</span>

<span class="cm">/* I2S/SPDIF */</span>
<span class="cp">#define DOVE_AUD0_PHYS_BASE	(DOVE_SB_REGS_PHYS_BASE | 0xb0000)</span>
<span class="cp">#define DOVE_AUD1_PHYS_BASE	(DOVE_SB_REGS_PHYS_BASE | 0xb4000)</span>

<span class="cm">/* NAND Flash Controller */</span>
<span class="cp">#define DOVE_NFC_PHYS_BASE	(DOVE_SB_REGS_PHYS_BASE | 0xc0000)</span>

<span class="cm">/* MPP, GPIO, Reset Sampling */</span>
<span class="cp">#define DOVE_MPP_VIRT_BASE	(DOVE_SB_REGS_VIRT_BASE | 0xd0200)</span>
<span class="cp">#define DOVE_PMU_MPP_GENERAL_CTRL (DOVE_MPP_VIRT_BASE + 0x10)</span>
<span class="cp">#define DOVE_RESET_SAMPLE_LO	(DOVE_MPP_VIRT_BASE | 0x014)</span>
<span class="cp">#define DOVE_RESET_SAMPLE_HI	(DOVE_MPP_VIRT_BASE | 0x018)</span>
<span class="cp">#define DOVE_GPIO_LO_VIRT_BASE	(DOVE_SB_REGS_VIRT_BASE | 0xd0400)</span>
<span class="cp">#define DOVE_GPIO_HI_VIRT_BASE	(DOVE_SB_REGS_VIRT_BASE | 0xd0420)</span>
<span class="cp">#define DOVE_GPIO2_VIRT_BASE    (DOVE_SB_REGS_VIRT_BASE | 0xe8400)</span>
<span class="cp">#define DOVE_MPP_GENERAL_VIRT_BASE	(DOVE_SB_REGS_VIRT_BASE | 0xe803c)</span>
<span class="cp">#define  DOVE_AU1_SPDIFO_GPIO_EN	(1 &lt;&lt; 1)</span>
<span class="cp">#define  DOVE_NAND_GPIO_EN		(1 &lt;&lt; 0)</span>
<span class="cp">#define DOVE_MPP_CTRL4_VIRT_BASE	(DOVE_GPIO_LO_VIRT_BASE + 0x40)</span>
<span class="cp">#define  DOVE_SPI_GPIO_SEL		(1 &lt;&lt; 5)</span>
<span class="cp">#define  DOVE_UART1_GPIO_SEL		(1 &lt;&lt; 4)</span>
<span class="cp">#define  DOVE_AU1_GPIO_SEL		(1 &lt;&lt; 3)</span>
<span class="cp">#define  DOVE_CAM_GPIO_SEL		(1 &lt;&lt; 2)</span>
<span class="cp">#define  DOVE_SD1_GPIO_SEL		(1 &lt;&lt; 1)</span>
<span class="cp">#define  DOVE_SD0_GPIO_SEL		(1 &lt;&lt; 0)</span>

<span class="cm">/* Power Management */</span>
<span class="cp">#define DOVE_PMU_VIRT_BASE	(DOVE_SB_REGS_VIRT_BASE | 0xd0000)</span>
<span class="cp">#define DOVE_PMU_SIG_CTRL	(DOVE_PMU_VIRT_BASE + 0x802c)</span>

<span class="cm">/* Real Time Clock */</span>
<span class="cp">#define DOVE_RTC_PHYS_BASE	(DOVE_SB_REGS_PHYS_BASE | 0xd8500)</span>

<span class="cm">/* AC97 */</span>
<span class="cp">#define DOVE_AC97_PHYS_BASE	(DOVE_SB_REGS_PHYS_BASE | 0xe0000)</span>
<span class="cp">#define DOVE_AC97_VIRT_BASE	(DOVE_SB_REGS_VIRT_BASE | 0xe0000)</span>

<span class="cm">/* Peripheral DMA */</span>
<span class="cp">#define DOVE_PDMA_PHYS_BASE	(DOVE_SB_REGS_PHYS_BASE | 0xe4000)</span>
<span class="cp">#define DOVE_PDMA_VIRT_BASE	(DOVE_SB_REGS_VIRT_BASE | 0xe4000)</span>

<span class="cp">#define DOVE_GLOBAL_CONFIG_1	(DOVE_SB_REGS_VIRT_BASE | 0xe802C)</span>
<span class="cp">#define  DOVE_TWSI_ENABLE_OPTION1	(1 &lt;&lt; 7)</span>
<span class="cp">#define DOVE_GLOBAL_CONFIG_2	(DOVE_SB_REGS_VIRT_BASE | 0xe8030)</span>
<span class="cp">#define  DOVE_TWSI_ENABLE_OPTION2	(1 &lt;&lt; 20)</span>
<span class="cp">#define  DOVE_TWSI_ENABLE_OPTION3	(1 &lt;&lt; 21)</span>
<span class="cp">#define  DOVE_TWSI_OPTION3_GPIO		(1 &lt;&lt; 22)</span>
<span class="cp">#define DOVE_SSP_PHYS_BASE	(DOVE_SB_REGS_PHYS_BASE | 0xec000)</span>
<span class="cp">#define DOVE_SSP_CTRL_STATUS_1	(DOVE_SB_REGS_VIRT_BASE | 0xe8034)</span>
<span class="cp">#define  DOVE_SSP_ON_AU1		(1 &lt;&lt; 0)</span>
<span class="cp">#define  DOVE_SSP_CLOCK_ENABLE		(1 &lt;&lt; 1)</span>
<span class="cp">#define  DOVE_SSP_BPB_CLOCK_SRC_SSP	(1 &lt;&lt; 11)</span>
<span class="cm">/* Memory Controller */</span>
<span class="cp">#define DOVE_MC_VIRT_BASE	(DOVE_NB_REGS_VIRT_BASE | 0x00000)</span>

<span class="cm">/* LCD Controller */</span>
<span class="cp">#define DOVE_LCD_PHYS_BASE	(DOVE_NB_REGS_PHYS_BASE | 0x10000)</span>
<span class="cp">#define DOVE_LCD1_PHYS_BASE	(DOVE_NB_REGS_PHYS_BASE | 0x20000)</span>
<span class="cp">#define DOVE_LCD2_PHYS_BASE	(DOVE_NB_REGS_PHYS_BASE | 0x10000)</span>
<span class="cp">#define DOVE_LCD_DCON_PHYS_BASE	(DOVE_NB_REGS_PHYS_BASE | 0x30000)</span>

<span class="cm">/* Graphic Engine */</span>
<span class="cp">#define DOVE_GPU_PHYS_BASE	(DOVE_NB_REGS_PHYS_BASE | 0x40000)</span>

<span class="cm">/* Video Engine */</span>
<span class="cp">#define DOVE_VPU_PHYS_BASE	(DOVE_NB_REGS_PHYS_BASE | 0x400000)</span>

<span class="cp">#endif</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
