// Seed: 2652930198
module module_0 ();
  wire id_1;
  wire id_2;
endmodule
module module_1 #(
    parameter id_12 = 32'd26
) (
    input supply0 id_0,
    input supply1 id_1,
    output supply1 id_2,
    input wire id_3,
    input uwire id_4,
    input uwire id_5,
    input tri id_6,
    input supply0 id_7,
    output wor id_8,
    output wire id_9,
    input supply1 id_10,
    input wor id_11,
    input tri0 _id_12,
    output uwire id_13,
    input wand id_14,
    input tri1 id_15,
    output supply0 id_16
);
  logic [7:0] id_18;
  logic id_19 = -1'h0;
  assign id_18[id_12&-1] = 1'b0;
  module_0 modCall_1 ();
endmodule
