/*
 * QEMU model of the CCI400, the CCI-400 Cache Coherent Interconnect.
 *
 * Copyright (c) 2015 Xilinx Inc.
 *
 * Partially autogenerated by xregqemu.py 2015-10-30.
 * Written by Edgar E. Iglesias
 *
 * Permission is hereby granted, free of charge, to any person obtaining a copy
 * of this software and associated documentation files (the "Software"), to deal
 * in the Software without restriction, including without limitation the rights
 * to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
 * copies of the Software, and to permit persons to whom the Software is
 * furnished to do so, subject to the following conditions:
 *
 * The above copyright notice and this permission notice shall be included in
 * all copies or substantial portions of the Software.
 *
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
 * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
 * OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
 * THE SOFTWARE.
 */

#include "qemu/osdep.h"
#include "hw/sysbus.h"
#include "hw/register-dep.h"
#include "qemu/bitops.h"
#include "qemu/log.h"
#include "qapi/error.h"
#include "hw/fdt_generic_util.h"

#ifndef ARM_CCI400_ERR_DEBUG
#define ARM_CCI400_ERR_DEBUG 0
#endif

#define TYPE_ARM_CCI400 "arm,cci-400"
#define TYPE_ARM_CCI400_IOMMU_MEMORY_REGION "arm,cci-400-iommu-memory-region"

#define ARM_CCI400(obj) \
     OBJECT_CHECK(CCI, (obj), TYPE_ARM_CCI400)

DEP_REG32(CONTROL_OVERRIDE_REGISTER, 0x0)
    DEP_FIELD(CONTROL_OVERRIDE_REGISTER, DISABLE_RETRY_REDUCTION_BUFFERS, 1, 5)
    DEP_FIELD(CONTROL_OVERRIDE_REGISTER, DISABLE_PRIORITY_PROMOTION, 1, 4)
    DEP_FIELD(CONTROL_OVERRIDE_REGISTER, TERMINATE_BARRIERS, 1, 3)
    DEP_FIELD(CONTROL_OVERRIDE_REGISTER, DISABLE_SPECULATIVE_FETCHES, 1, 2)
    DEP_FIELD(CONTROL_OVERRIDE_REGISTER, DVM_MESSAGE_DISABLE, 1, 1)
    DEP_FIELD(CONTROL_OVERRIDE_REGISTER, SNOOP_DISABLE, 1, 0)
DEP_REG32(SPECULATION_CONTROL_REGISTER, 0x4)
    DEP_FIELD(SPECULATION_CONTROL_REGISTER, DISABLE_SPECULATIVE_FETCHES_S4, 1, 20)
    DEP_FIELD(SPECULATION_CONTROL_REGISTER, DISABLE_SPECULATIVE_FETCHES_S3, 1, 19)
    DEP_FIELD(SPECULATION_CONTROL_REGISTER, DISABLE_SPECULATIVE_FETCHES_S2, 1, 18)
    DEP_FIELD(SPECULATION_CONTROL_REGISTER, DISABLE_SPECULATIVE_FETCHES_S1, 1, 17)
    DEP_FIELD(SPECULATION_CONTROL_REGISTER, DISABLE_SPECULATIVE_FETCHES_S0, 1, 16)
    DEP_FIELD(SPECULATION_CONTROL_REGISTER, DISABLE_SPECULATIVE_FETCHES_M2, 1, 2)
    DEP_FIELD(SPECULATION_CONTROL_REGISTER, DISABLE_SPECULATIVE_FETCHES_M1, 1, 1)
    DEP_FIELD(SPECULATION_CONTROL_REGISTER, DISABLE_SPECULATIVE_FETCHES_M0, 1, 0)
DEP_REG32(SECURE_ACCESS_REGISTER, 0x8)
    DEP_FIELD(SECURE_ACCESS_REGISTER, SECURE_ACCESS_CONTROL, 1, 0)
DEP_REG32(STATUS_REGISTER, 0xc)
    DEP_FIELD(STATUS_REGISTER, CCI_STATUS, 1, 0)
DEP_REG32(IMPRECISE_ERROR_REGISTER, 0x10)
    DEP_FIELD(IMPRECISE_ERROR_REGISTER, IMP_ERR_S4, 1, 20)
    DEP_FIELD(IMPRECISE_ERROR_REGISTER, IMP_ERR_S3, 1, 19)
    DEP_FIELD(IMPRECISE_ERROR_REGISTER, IMP_ERR_S2, 1, 18)
    DEP_FIELD(IMPRECISE_ERROR_REGISTER, IMP_ERR_S1, 1, 17)
    DEP_FIELD(IMPRECISE_ERROR_REGISTER, IMP_ERR_S0, 1, 16)
    DEP_FIELD(IMPRECISE_ERROR_REGISTER, IMP_ERR_M2, 1, 2)
    DEP_FIELD(IMPRECISE_ERROR_REGISTER, IMP_ERR_M1, 1, 1)
    DEP_FIELD(IMPRECISE_ERROR_REGISTER, IMP_ERR_M0, 1, 0)
DEP_REG32(PERFORMANCE_MONITOR_CONTROL_REGISTER, 0x100)
    DEP_FIELD(PERFORMANCE_MONITOR_CONTROL_REGISTER, PMU_COUNT_NUM, 5, 11)
    DEP_FIELD(PERFORMANCE_MONITOR_CONTROL_REGISTER, DP, 1, 5)
    DEP_FIELD(PERFORMANCE_MONITOR_CONTROL_REGISTER, EX, 1, 4)
    DEP_FIELD(PERFORMANCE_MONITOR_CONTROL_REGISTER, CCD, 1, 3)
    DEP_FIELD(PERFORMANCE_MONITOR_CONTROL_REGISTER, CCR, 1, 2)
    DEP_FIELD(PERFORMANCE_MONITOR_CONTROL_REGISTER, RST, 1, 1)
    DEP_FIELD(PERFORMANCE_MONITOR_CONTROL_REGISTER, CEN, 1, 0)
DEP_REG32(PERIPHERAL_ID4, 0xfd0)
    DEP_FIELD(PERIPHERAL_ID4, PERIPH_ID_4, 8, 0)
DEP_REG32(PERIPHERAL_ID5, 0xfd4)
    DEP_FIELD(PERIPHERAL_ID5, PERIPH_ID_5, 8, 0)
DEP_REG32(PERIPHERAL_ID6, 0xfd8)
    DEP_FIELD(PERIPHERAL_ID6, PERIPH_ID_6, 8, 0)
DEP_REG32(PERIPHERAL_ID7, 0xfdc)
    DEP_FIELD(PERIPHERAL_ID7, PERIPH_ID_7, 8, 0)
DEP_REG32(PERIPHERAL_ID0, 0xfe0)
    DEP_FIELD(PERIPHERAL_ID0, PERIPHERAL_ID0, 8, 0)
DEP_REG32(PERIPHERAL_ID1, 0xfe4)
    DEP_FIELD(PERIPHERAL_ID1, PERIPHERAL_ID1, 8, 0)
DEP_REG32(PERIPHERAL_ID2, 0xfe8)
    DEP_FIELD(PERIPHERAL_ID2, PERIPH_ID_2, 8, 0)
DEP_REG32(PERIPHERAL_ID3, 0xfec)
    DEP_FIELD(PERIPHERAL_ID3, REV_AND, 4, 4)
    DEP_FIELD(PERIPHERAL_ID3, CUST_MOD_NUM, 4, 0)
DEP_REG32(COMPONENT_ID0, 0xff0)
    DEP_FIELD(COMPONENT_ID0, COMPONENT_ID0, 8, 0)
DEP_REG32(COMPONENT_ID1, 0xff4)
    DEP_FIELD(COMPONENT_ID1, COMPONENT_ID1, 8, 0)
DEP_REG32(COMPONENT_ID2, 0xff8)
    DEP_FIELD(COMPONENT_ID2, COMPONENT_ID2, 8, 0)
DEP_REG32(COMPONENT_ID3, 0xffc)
    DEP_FIELD(COMPONENT_ID3, COMPONENT_ID3, 8, 0)
DEP_REG32(SNOOP_CONTROL_REGISTER_S0, 0x1000)
    DEP_FIELD(SNOOP_CONTROL_REGISTER_S0, SUPPORT_DVMS, 1, 31)
    DEP_FIELD(SNOOP_CONTROL_REGISTER_S0, SUPPORT_SNOOPS, 1, 30)
    DEP_FIELD(SNOOP_CONTROL_REGISTER_S0, ENABLE_DVMS, 1, 1)
DEP_REG32(SHAREABLE_OVERRIDE_REGISTER_S0, 0x1004)
    DEP_FIELD(SHAREABLE_OVERRIDE_REGISTER_S0, AXDOMAIN_OVERRIDE, 2, 0)
DEP_REG32(READ_QOS_OVERRIDE_REGISTER_S0, 0x1100)
    DEP_FIELD(READ_QOS_OVERRIDE_REGISTER_S0, ARQOS_OVERRIDE_READBACK, 4, 8)
    DEP_FIELD(READ_QOS_OVERRIDE_REGISTER_S0, ARQOS_VALUE, 4, 0)
DEP_REG32(WRITE_QOS_OVERRIDE_REGISTER_S0, 0x1104)
    DEP_FIELD(WRITE_QOS_OVERRIDE_REGISTER_S0, AWQOS_OVERRIDE_READBACK, 4, 8)
    DEP_FIELD(WRITE_QOS_OVERRIDE_REGISTER_S0, AWQOS_VALUE, 4, 0)
DEP_REG32(QOS_CONTROL_REGISTER_S0, 0x110c)
    DEP_FIELD(QOS_CONTROL_REGISTER_S0, QOS_REGULATION_DISABLED, 1, 31)
    DEP_FIELD(QOS_CONTROL_REGISTER_S0, BANDWIDTH_REGULATION_MODE, 1, 21)
    DEP_FIELD(QOS_CONTROL_REGISTER_S0, ARQOS_REGULATION_MODE, 1, 20)
    DEP_FIELD(QOS_CONTROL_REGISTER_S0, AWQOS_REGULATION_MODE, 1, 16)
    DEP_FIELD(QOS_CONTROL_REGISTER_S0, AR_OT_REGULATION, 1, 3)
    DEP_FIELD(QOS_CONTROL_REGISTER_S0, AW_OT_REGULATION, 1, 2)
    DEP_FIELD(QOS_CONTROL_REGISTER_S0, ARQOS_REGULATION, 1, 1)
    DEP_FIELD(QOS_CONTROL_REGISTER_S0, AWQOS_REGULATION, 1, 0)
DEP_REG32(MAX_OT_REGISTER_S0, 0x1110)
    DEP_FIELD(MAX_OT_REGISTER_S0, INT_OT_AR, 6, 24)
    DEP_FIELD(MAX_OT_REGISTER_S0, FRAC_OT_AR, 8, 16)
    DEP_FIELD(MAX_OT_REGISTER_S0, INT_OT_AW, 6, 8)
    DEP_FIELD(MAX_OT_REGISTER_S0, FRAC_OT_AW, 8, 0)
DEP_REG32(TARGET_LATENCY_REGISTER_S0, 0x1130)
    DEP_FIELD(TARGET_LATENCY_REGISTER_S0, AR_LAT, 12, 16)
    DEP_FIELD(TARGET_LATENCY_REGISTER_S0, AW_LAT, 12, 0)
DEP_REG32(LATENCY_REGULATION_REGISTER_S0, 0x1134)
    DEP_FIELD(LATENCY_REGULATION_REGISTER_S0, AR_SCALE_FACT, 3, 8)
    DEP_FIELD(LATENCY_REGULATION_REGISTER_S0, AW_SCALE_FACT, 3, 0)
DEP_REG32(QOS_RANGE_REGISTER_S0, 0x1138)
    DEP_FIELD(QOS_RANGE_REGISTER_S0, MAX_ARQOS, 4, 24)
    DEP_FIELD(QOS_RANGE_REGISTER_S0, MIN_ARQOS, 4, 16)
    DEP_FIELD(QOS_RANGE_REGISTER_S0, MAX_AWQOS, 4, 8)
    DEP_FIELD(QOS_RANGE_REGISTER_S0, MIN_AWQOS, 4, 0)
DEP_REG32(SNOOP_CONTROL_REGISTER_S1, 0x2000)
    DEP_FIELD(SNOOP_CONTROL_REGISTER_S1, SUPPORT_DVMS, 1, 31)
    DEP_FIELD(SNOOP_CONTROL_REGISTER_S1, SUPPORT_SNOOPS, 1, 30)
    DEP_FIELD(SNOOP_CONTROL_REGISTER_S1, ENABLE_DVMS, 1, 1)
DEP_REG32(SHAREABLE_OVERRIDE_REGISTER_S1, 0x2004)
    DEP_FIELD(SHAREABLE_OVERRIDE_REGISTER_S1, AXDOMAIN_OVERRIDE, 2, 0)
DEP_REG32(READ_QOS_OVERRIDE_REGISTER_S1, 0x2100)
    DEP_FIELD(READ_QOS_OVERRIDE_REGISTER_S1, ARQOS_OVERRIDE_READBACK, 4, 8)
    DEP_FIELD(READ_QOS_OVERRIDE_REGISTER_S1, ARQOS_VALUE, 4, 0)
DEP_REG32(WRITE_QOS_OVERRIDE_REGISTER_S1, 0x2104)
    DEP_FIELD(WRITE_QOS_OVERRIDE_REGISTER_S1, AWQOS_OVERRIDE_READBACK, 4, 8)
    DEP_FIELD(WRITE_QOS_OVERRIDE_REGISTER_S1, AWQOS_VALUE, 4, 0)
DEP_REG32(QOS_CONTROL_REGISTER_S1, 0x210c)
    DEP_FIELD(QOS_CONTROL_REGISTER_S1, QOS_REGULATION_DISABLED, 1, 31)
    DEP_FIELD(QOS_CONTROL_REGISTER_S1, BANDWIDTH_REGULATION_MODE, 1, 21)
    DEP_FIELD(QOS_CONTROL_REGISTER_S1, ARQOS_REGULATION_MODE, 1, 20)
    DEP_FIELD(QOS_CONTROL_REGISTER_S1, AWQOS_REGULATION_MODE, 1, 16)
    DEP_FIELD(QOS_CONTROL_REGISTER_S1, AR_OT_REGULATION, 1, 3)
    DEP_FIELD(QOS_CONTROL_REGISTER_S1, AW_OT_REGULATION, 1, 2)
    DEP_FIELD(QOS_CONTROL_REGISTER_S1, ARQOS_REGULATION, 1, 1)
    DEP_FIELD(QOS_CONTROL_REGISTER_S1, AWQOS_REGULATION, 1, 0)
DEP_REG32(MAX_OT_REGISTER_S1, 0x2110)
    DEP_FIELD(MAX_OT_REGISTER_S1, INT_OT_AR, 6, 24)
    DEP_FIELD(MAX_OT_REGISTER_S1, FRAC_OT_AR, 8, 16)
    DEP_FIELD(MAX_OT_REGISTER_S1, INT_OT_AW, 6, 8)
    DEP_FIELD(MAX_OT_REGISTER_S1, FRAC_OT_AW, 8, 0)
DEP_REG32(TARGET_LATENCY_REGISTER_S1, 0x2130)
    DEP_FIELD(TARGET_LATENCY_REGISTER_S1, AR_LAT, 12, 16)
    DEP_FIELD(TARGET_LATENCY_REGISTER_S1, AW_LAT, 12, 0)
DEP_REG32(LATENCY_REGULATION_REGISTER_S1, 0x2134)
    DEP_FIELD(LATENCY_REGULATION_REGISTER_S1, AR_SCALE_FACT, 3, 8)
    DEP_FIELD(LATENCY_REGULATION_REGISTER_S1, AW_SCALE_FACT, 3, 0)
DEP_REG32(QOS_RANGE_REGISTER_S1, 0x2138)
    DEP_FIELD(QOS_RANGE_REGISTER_S1, MAX_ARQOS, 4, 24)
    DEP_FIELD(QOS_RANGE_REGISTER_S1, MIN_ARQOS, 4, 16)
    DEP_FIELD(QOS_RANGE_REGISTER_S1, MAX_AWQOS, 4, 8)
    DEP_FIELD(QOS_RANGE_REGISTER_S1, MIN_AWQOS, 4, 0)
DEP_REG32(SNOOP_CONTROL_REGISTER_S2, 0x3000)
    DEP_FIELD(SNOOP_CONTROL_REGISTER_S2, SUPPORT_DVMS, 1, 31)
    DEP_FIELD(SNOOP_CONTROL_REGISTER_S2, SUPPORT_SNOOPS, 1, 30)
    DEP_FIELD(SNOOP_CONTROL_REGISTER_S2, ENABLE_DVMS, 1, 1)
DEP_REG32(SHAREABLE_OVERRIDE_REGISTER_S2, 0x3004)
    DEP_FIELD(SHAREABLE_OVERRIDE_REGISTER_S2, AXDOMAIN_OVERRIDE, 2, 0)
DEP_REG32(READ_QOS_OVERRIDE_REGISTER_S2, 0x3100)
    DEP_FIELD(READ_QOS_OVERRIDE_REGISTER_S2, ARQOS_OVERRIDE_READBACK, 4, 8)
    DEP_FIELD(READ_QOS_OVERRIDE_REGISTER_S2, ARQOS_VALUE, 4, 0)
DEP_REG32(WRITE_QOS_OVERRIDE_REGISTER_S2, 0x3104)
    DEP_FIELD(WRITE_QOS_OVERRIDE_REGISTER_S2, AWQOS_OVERRIDE_READBACK, 4, 8)
    DEP_FIELD(WRITE_QOS_OVERRIDE_REGISTER_S2, AWQOS_VALUE, 4, 0)
DEP_REG32(QOS_CONTROL_REGISTER_S2, 0x310c)
    DEP_FIELD(QOS_CONTROL_REGISTER_S2, QOS_REGULATION_DISABLED, 1, 31)
    DEP_FIELD(QOS_CONTROL_REGISTER_S2, BANDWIDTH_REGULATION_MODE, 1, 21)
    DEP_FIELD(QOS_CONTROL_REGISTER_S2, ARQOS_REGULATION_MODE, 1, 20)
    DEP_FIELD(QOS_CONTROL_REGISTER_S2, AWQOS_REGULATION_MODE, 1, 16)
    DEP_FIELD(QOS_CONTROL_REGISTER_S2, AR_OT_REGULATION, 1, 3)
    DEP_FIELD(QOS_CONTROL_REGISTER_S2, AW_OT_REGULATION, 1, 2)
    DEP_FIELD(QOS_CONTROL_REGISTER_S2, ARQOS_REGULATION, 1, 1)
    DEP_FIELD(QOS_CONTROL_REGISTER_S2, AWQOS_REGULATION, 1, 0)
DEP_REG32(MAX_OT_REGISTER_S2, 0x3110)
    DEP_FIELD(MAX_OT_REGISTER_S2, INT_OT_AR, 6, 24)
    DEP_FIELD(MAX_OT_REGISTER_S2, FRAC_OT_AR, 8, 16)
    DEP_FIELD(MAX_OT_REGISTER_S2, INT_OT_AW, 6, 8)
    DEP_FIELD(MAX_OT_REGISTER_S2, FRAC_OT_AW, 8, 0)
DEP_REG32(TARGET_LATENCY_REGISTER_S2, 0x3130)
    DEP_FIELD(TARGET_LATENCY_REGISTER_S2, AR_LAT, 12, 16)
    DEP_FIELD(TARGET_LATENCY_REGISTER_S2, AW_LAT, 12, 0)
DEP_REG32(LATENCY_REGULATION_REGISTER_S2, 0x3134)
    DEP_FIELD(LATENCY_REGULATION_REGISTER_S2, AR_SCALE_FACT, 3, 8)
    DEP_FIELD(LATENCY_REGULATION_REGISTER_S2, AW_SCALE_FACT, 3, 0)
DEP_REG32(QOS_RANGE_REGISTER_S2, 0x3138)
    DEP_FIELD(QOS_RANGE_REGISTER_S2, MAX_ARQOS, 4, 24)
    DEP_FIELD(QOS_RANGE_REGISTER_S2, MIN_ARQOS, 4, 16)
    DEP_FIELD(QOS_RANGE_REGISTER_S2, MAX_AWQOS, 4, 8)
    DEP_FIELD(QOS_RANGE_REGISTER_S2, MIN_AWQOS, 4, 0)
DEP_REG32(SNOOP_CONTROL_REGISTER_S3, 0x4000)
    DEP_FIELD(SNOOP_CONTROL_REGISTER_S3, SUPPORT_DVMS, 1, 31)
    DEP_FIELD(SNOOP_CONTROL_REGISTER_S3, SUPPORT_SNOOPS, 1, 30)
    DEP_FIELD(SNOOP_CONTROL_REGISTER_S3, ENABLE_DVMS, 1, 1)
    DEP_FIELD(SNOOP_CONTROL_REGISTER_S3, ENABLE_SNOOPS, 1, 0)
DEP_REG32(READ_QOS_OVERRIDE_REGISTER_S3, 0x4100)
    DEP_FIELD(READ_QOS_OVERRIDE_REGISTER_S3, ARQOS_OVERRIDE_READBACK, 4, 8)
    DEP_FIELD(READ_QOS_OVERRIDE_REGISTER_S3, ARQOS_VALUE, 4, 0)
DEP_REG32(WRITE_QOS_OVERRIDE_REGISTER_S3, 0x4104)
    DEP_FIELD(WRITE_QOS_OVERRIDE_REGISTER_S3, AWQOS_OVERRIDE_READBACK, 4, 8)
    DEP_FIELD(WRITE_QOS_OVERRIDE_REGISTER_S3, AWQOS_VALUE, 4, 0)
DEP_REG32(QOS_CONTROL_REGISTER_S3, 0x410c)
    DEP_FIELD(QOS_CONTROL_REGISTER_S3, QOS_REGULATION_DISABLED, 1, 31)
    DEP_FIELD(QOS_CONTROL_REGISTER_S3, BANDWIDTH_REGULATION_MODE, 1, 21)
    DEP_FIELD(QOS_CONTROL_REGISTER_S3, ARQOS_REGULATION_MODE, 1, 20)
    DEP_FIELD(QOS_CONTROL_REGISTER_S3, AWQOS_REGULATION_MODE, 1, 16)
    DEP_FIELD(QOS_CONTROL_REGISTER_S3, ARQOS_REGULATION, 1, 1)
    DEP_FIELD(QOS_CONTROL_REGISTER_S3, AWQOS_REGULATION, 1, 0)
DEP_REG32(TARGET_LATENCY_REGISTER_S3, 0x4130)
    DEP_FIELD(TARGET_LATENCY_REGISTER_S3, AR_LAT, 12, 16)
    DEP_FIELD(TARGET_LATENCY_REGISTER_S3, AW_LAT, 12, 0)
DEP_REG32(LATENCY_REGULATION_REGISTER_S3, 0x4134)
    DEP_FIELD(LATENCY_REGULATION_REGISTER_S3, AR_SCALE_FACT, 3, 8)
    DEP_FIELD(LATENCY_REGULATION_REGISTER_S3, AW_SCALE_FACT, 3, 0)
DEP_REG32(QOS_RANGE_REGISTER_S3, 0x4138)
    DEP_FIELD(QOS_RANGE_REGISTER_S3, MAX_ARQOS, 4, 24)
    DEP_FIELD(QOS_RANGE_REGISTER_S3, MIN_ARQOS, 4, 16)
    DEP_FIELD(QOS_RANGE_REGISTER_S3, MAX_AWQOS, 4, 8)
    DEP_FIELD(QOS_RANGE_REGISTER_S3, MIN_AWQOS, 4, 0)
DEP_REG32(SNOOP_CONTROL_REGISTER_S4, 0x5000)
    DEP_FIELD(SNOOP_CONTROL_REGISTER_S4, SUPPORT_DVMS, 1, 31)
    DEP_FIELD(SNOOP_CONTROL_REGISTER_S4, SUPPORT_SNOOPS, 1, 30)
    DEP_FIELD(SNOOP_CONTROL_REGISTER_S4, ENABLE_DVMS, 1, 1)
    DEP_FIELD(SNOOP_CONTROL_REGISTER_S4, ENABLE_SNOOPS, 1, 0)
DEP_REG32(READ_QOS_OVERRIDE_REGISTER_S4, 0x5100)
    DEP_FIELD(READ_QOS_OVERRIDE_REGISTER_S4, ARQOS_OVERRIDE_READBACK, 4, 8)
    DEP_FIELD(READ_QOS_OVERRIDE_REGISTER_S4, ARQOS_VALUE, 4, 0)
DEP_REG32(WRITE_QOS_OVERRIDE_REGISTER_S4, 0x5104)
    DEP_FIELD(WRITE_QOS_OVERRIDE_REGISTER_S4, AWQOS_OVERRIDE_READBACK, 4, 8)
    DEP_FIELD(WRITE_QOS_OVERRIDE_REGISTER_S4, AWQOS_VALUE, 4, 0)
DEP_REG32(QOS_CONTROL_REGISTER_S4, 0x510c)
    DEP_FIELD(QOS_CONTROL_REGISTER_S4, QOS_REGULATION_DISABLED, 1, 31)
    DEP_FIELD(QOS_CONTROL_REGISTER_S4, BANDWIDTH_REGULATION_MODE, 1, 21)
    DEP_FIELD(QOS_CONTROL_REGISTER_S4, ARQOS_REGULATION_MODE, 1, 20)
    DEP_FIELD(QOS_CONTROL_REGISTER_S4, AWQOS_REGULATION_MODE, 1, 16)
    DEP_FIELD(QOS_CONTROL_REGISTER_S4, ARQOS_REGULATION, 1, 1)
    DEP_FIELD(QOS_CONTROL_REGISTER_S4, AWQOS_REGULATION, 1, 0)
DEP_REG32(TARGET_LATENCY_REGISTER_S4, 0x5130)
    DEP_FIELD(TARGET_LATENCY_REGISTER_S4, AR_LAT, 12, 16)
    DEP_FIELD(TARGET_LATENCY_REGISTER_S4, AW_LAT, 12, 0)
DEP_REG32(LATENCY_REGULATION_REGISTER_S4, 0x5134)
    DEP_FIELD(LATENCY_REGULATION_REGISTER_S4, AR_SCALE_FACT, 3, 8)
    DEP_FIELD(LATENCY_REGULATION_REGISTER_S4, AW_SCALE_FACT, 3, 0)
DEP_REG32(QOS_RANGE_REGISTER_S4, 0x5138)
    DEP_FIELD(QOS_RANGE_REGISTER_S4, MAX_ARQOS, 4, 24)
    DEP_FIELD(QOS_RANGE_REGISTER_S4, MIN_ARQOS, 4, 16)
    DEP_FIELD(QOS_RANGE_REGISTER_S4, MAX_AWQOS, 4, 8)
    DEP_FIELD(QOS_RANGE_REGISTER_S4, MIN_AWQOS, 4, 0)
DEP_REG32(CYCLE_COUNTER, 0x9004)
DEP_REG32(CYCLE_COUNTER_CONTROL, 0x9008)
    DEP_FIELD(CYCLE_COUNTER_CONTROL, CCNT_EN, 1, 0)
DEP_REG32(CYCLE_COUNT_OVERFLOW, 0x900c)
    DEP_FIELD(CYCLE_COUNT_OVERFLOW, CCNT_OVERFLOW, 1, 0)
DEP_REG32(ESR0, 0xa000)
    DEP_FIELD(ESR0, EVT_IF0, 3, 5)
    DEP_FIELD(ESR0, EVT_CNT0, 5, 0)
DEP_REG32(EVENT_COUNTER0, 0xa004)
DEP_REG32(EVENT_COUNTER0_CONTROL, 0xa008)
    DEP_FIELD(EVENT_COUNTER0_CONTROL, CNT0_EN, 1, 0)
DEP_REG32(EVENT_COUNTER0_OVERFLOW, 0xa00c)
    DEP_FIELD(EVENT_COUNTER0_OVERFLOW, CNT0_OVERFLOW, 1, 0)
DEP_REG32(ESR1, 0xb000)
    DEP_FIELD(ESR1, EVT_IF1, 3, 5)
    DEP_FIELD(ESR1, EVT_CNT1, 5, 0)
DEP_REG32(EVENT_COUNTER1, 0xb004)
DEP_REG32(EVENT_COUNTER1_CONTROL, 0xb008)
    DEP_FIELD(EVENT_COUNTER1_CONTROL, CNT1_EN, 1, 0)
DEP_REG32(EVENT_COUNTER1_OVERFLOW, 0xb00c)
    DEP_FIELD(EVENT_COUNTER1_OVERFLOW, CNT1_OVERFLOW, 1, 0)
DEP_REG32(ESR2, 0xc000)
    DEP_FIELD(ESR2, EVT_IF2, 3, 5)
    DEP_FIELD(ESR2, EVT_CNT2, 5, 0)
DEP_REG32(EVENT_COUNTER2, 0xc004)
DEP_REG32(EVENT_COUNTER2_CONTROL, 0xc008)
    DEP_FIELD(EVENT_COUNTER2_CONTROL, CNT2_EN, 1, 0)
DEP_REG32(EVENT_COUNTER2_OVERFLOW, 0xc00c)
    DEP_FIELD(EVENT_COUNTER2_OVERFLOW, CNT2_OVERFLOW, 1, 0)
DEP_REG32(ESR3, 0xd000)
    DEP_FIELD(ESR3, EVT_IF3, 3, 5)
    DEP_FIELD(ESR3, EVT_CNT3, 5, 0)
DEP_REG32(EVENT_COUNTER3, 0xd004)
DEP_REG32(EVENT_COUNTER3_CONTROL, 0xd008)
    DEP_FIELD(EVENT_COUNTER3_CONTROL, CNT3_EN, 1, 0)
DEP_REG32(EVENT_COUNTER3_OVERFLOW, 0xd00c)
    DEP_FIELD(EVENT_COUNTER3_OVERFLOW, CNT3_OVERFLOW, 1, 0)

#define R_MAX (R_EVENT_COUNTER3_OVERFLOW + 1)

typedef struct CCI {
    SysBusDevice parent_obj;
    MemoryRegion iomem;
    IOMMUMemoryRegion iommu;

    struct {
        uint64_t stripe_granule_sz;
    } cfg;

    /* The CCI has three down-stream Master ports.  */
    AddressSpace *as[3];
    MemoryRegion *M[3];

    uint32_t regs[R_MAX];
    DepRegisterInfo regs_info[R_MAX];

    uint64_t enable_mask;
} CCI;

static DepRegisterAccessInfo cci400_regs_info[] = {
    {   .name = "CONTROL_OVERRIDE_REGISTER",
        .decode.addr = A_CONTROL_OVERRIDE_REGISTER,
    },{ .name = "SPECULATION_CONTROL_REGISTER",
        .decode.addr = A_SPECULATION_CONTROL_REGISTER,
    },{ .name = "SECURE_ACCESS_REGISTER",
        .decode.addr = A_SECURE_ACCESS_REGISTER,
    },{ .name = "STATUS_REGISTER",  .decode.addr = A_STATUS_REGISTER,
        .ro = 0x1,
    },{ .name = "IMPRECISE_ERROR_REGISTER",
        .decode.addr = A_IMPRECISE_ERROR_REGISTER,
        .w1c = 0x1f0007,
    },{ .name = "PERFORMANCE_MONITOR_CONTROL_REGISTER",
        .decode.addr = A_PERFORMANCE_MONITOR_CONTROL_REGISTER,
        .reset = 0x2000,
        .ro = 0xf800,
    },{ .name = "PERIPHERAL_ID4",  .decode.addr = A_PERIPHERAL_ID4,
        .reset = 0x44,
        .ro = 0xff,
    },{ .name = "PERIPHERAL_ID5",  .decode.addr = A_PERIPHERAL_ID5,
        .ro = 0xff,
    },{ .name = "PERIPHERAL_ID6",  .decode.addr = A_PERIPHERAL_ID6,
        .ro = 0xff,
    },{ .name = "PERIPHERAL_ID7",  .decode.addr = A_PERIPHERAL_ID7,
        .ro = 0xff,
    },{ .name = "PERIPHERAL_ID0",  .decode.addr = A_PERIPHERAL_ID0,
        .reset = 0x20,
        .ro = 0xff,
    },{ .name = "PERIPHERAL_ID1",  .decode.addr = A_PERIPHERAL_ID1,
        .reset = 0xb4,
        .ro = 0xff,
    },{ .name = "PERIPHERAL_ID2",  .decode.addr = A_PERIPHERAL_ID2,
        .reset = 0x9b,
        .ro = 0xff,
    },{ .name = "PERIPHERAL_ID3",  .decode.addr = A_PERIPHERAL_ID3,
        .ro = 0xff,
    },{ .name = "COMPONENT_ID0",  .decode.addr = A_COMPONENT_ID0,
        .reset = 0xd,
        .ro = 0xff,
    },{ .name = "COMPONENT_ID1",  .decode.addr = A_COMPONENT_ID1,
        .reset = 0xf0,
        .ro = 0xff,
    },{ .name = "COMPONENT_ID2",  .decode.addr = A_COMPONENT_ID2,
        .reset = 0x5,
        .ro = 0xff,
    },{ .name = "COMPONENT_ID3",  .decode.addr = A_COMPONENT_ID3,
        .reset = 0xb1,
        .ro = 0xff,
    },{ .name = "SNOOP_CONTROL_REGISTER_S0",
        .decode.addr = A_SNOOP_CONTROL_REGISTER_S0,
        .reset = 0x80000000,
        .ro = 0xc0000000,
    },{ .name = "SHAREABLE_OVERRIDE_REGISTER_S0",
        .decode.addr = A_SHAREABLE_OVERRIDE_REGISTER_S0,
    },{ .name = "READ_QOS_OVERRIDE_REGISTER_S0",
        .decode.addr = A_READ_QOS_OVERRIDE_REGISTER_S0,
        .ro = 0xf00,
    },{ .name = "WRITE_QOS_OVERRIDE_REGISTER_S0",
        .decode.addr = A_WRITE_QOS_OVERRIDE_REGISTER_S0,
        .ro = 0xf00,
    },{ .name = "QOS_CONTROL_REGISTER_S0",
        .decode.addr = A_QOS_CONTROL_REGISTER_S0,
        .ro = 0x80000000,
    },{ .name = "MAX_OT_REGISTER_S0",  .decode.addr = A_MAX_OT_REGISTER_S0,
    },{ .name = "TARGET_LATENCY_REGISTER_S0",
        .decode.addr = A_TARGET_LATENCY_REGISTER_S0,
    },{ .name = "LATENCY_REGULATION_REGISTER_S0",
        .decode.addr = A_LATENCY_REGULATION_REGISTER_S0,
    },{ .name = "QOS_RANGE_REGISTER_S0",
        .decode.addr = A_QOS_RANGE_REGISTER_S0,
    },{ .name = "SNOOP_CONTROL_REGISTER_S1",
        .decode.addr = A_SNOOP_CONTROL_REGISTER_S1,
        .ro = 0xc0000002,
    },{ .name = "SHAREABLE_OVERRIDE_REGISTER_S1",
        .decode.addr = A_SHAREABLE_OVERRIDE_REGISTER_S1,
    },{ .name = "READ_QOS_OVERRIDE_REGISTER_S1",
        .decode.addr = A_READ_QOS_OVERRIDE_REGISTER_S1,
        .ro = 0xf00,
    },{ .name = "WRITE_QOS_OVERRIDE_REGISTER_S1",
        .decode.addr = A_WRITE_QOS_OVERRIDE_REGISTER_S1,
        .ro = 0xf00,
    },{ .name = "QOS_CONTROL_REGISTER_S1",
        .decode.addr = A_QOS_CONTROL_REGISTER_S1,
        .ro = 0x80000000,
    },{ .name = "MAX_OT_REGISTER_S1",  .decode.addr = A_MAX_OT_REGISTER_S1,
    },{ .name = "TARGET_LATENCY_REGISTER_S1",
        .decode.addr = A_TARGET_LATENCY_REGISTER_S1,
    },{ .name = "LATENCY_REGULATION_REGISTER_S1",
        .decode.addr = A_LATENCY_REGULATION_REGISTER_S1,
    },{ .name = "QOS_RANGE_REGISTER_S1",
        .decode.addr = A_QOS_RANGE_REGISTER_S1,
    },{ .name = "SNOOP_CONTROL_REGISTER_S2",
        .decode.addr = A_SNOOP_CONTROL_REGISTER_S2,
        .ro = 0xc0000002,
    },{ .name = "SHAREABLE_OVERRIDE_REGISTER_S2",
        .decode.addr = A_SHAREABLE_OVERRIDE_REGISTER_S2,
    },{ .name = "READ_QOS_OVERRIDE_REGISTER_S2",
        .decode.addr = A_READ_QOS_OVERRIDE_REGISTER_S2,
        .ro = 0xf00,
    },{ .name = "WRITE_QOS_OVERRIDE_REGISTER_S2",
        .decode.addr = A_WRITE_QOS_OVERRIDE_REGISTER_S2,
        .ro = 0xf00,
    },{ .name = "QOS_CONTROL_REGISTER_S2",
        .decode.addr = A_QOS_CONTROL_REGISTER_S2,
        .ro = 0x80000000,
    },{ .name = "MAX_OT_REGISTER_S2",  .decode.addr = A_MAX_OT_REGISTER_S2,
    },{ .name = "TARGET_LATENCY_REGISTER_S2",
        .decode.addr = A_TARGET_LATENCY_REGISTER_S2,
    },{ .name = "LATENCY_REGULATION_REGISTER_S2",
        .decode.addr = A_LATENCY_REGULATION_REGISTER_S2,
    },{ .name = "QOS_RANGE_REGISTER_S2",
        .decode.addr = A_QOS_RANGE_REGISTER_S2,
    },{ .name = "SNOOP_CONTROL_REGISTER_S3",
        .decode.addr = A_SNOOP_CONTROL_REGISTER_S3,
        .reset = 0xc0000000,
        .ro = 0xc0000000,
    },{ .name = "READ_QOS_OVERRIDE_REGISTER_S3",
        .decode.addr = A_READ_QOS_OVERRIDE_REGISTER_S3,
        .ro = 0xf00,
    },{ .name = "WRITE_QOS_OVERRIDE_REGISTER_S3",
        .decode.addr = A_WRITE_QOS_OVERRIDE_REGISTER_S3,
        .ro = 0xf00,
    },{ .name = "QOS_CONTROL_REGISTER_S3",
        .decode.addr = A_QOS_CONTROL_REGISTER_S3,
        .ro = 0x80000000,
    },{ .name = "TARGET_LATENCY_REGISTER_S3",
        .decode.addr = A_TARGET_LATENCY_REGISTER_S3,
    },{ .name = "LATENCY_REGULATION_REGISTER_S3",
        .decode.addr = A_LATENCY_REGULATION_REGISTER_S3,
    },{ .name = "QOS_RANGE_REGISTER_S3",
        .decode.addr = A_QOS_RANGE_REGISTER_S3,
    },{ .name = "SNOOP_CONTROL_REGISTER_S4",
        .decode.addr = A_SNOOP_CONTROL_REGISTER_S4,
        .reset = 0xc0000000,
        .ro = 0xc0000000,
    },{ .name = "READ_QOS_OVERRIDE_REGISTER_S4",
        .decode.addr = A_READ_QOS_OVERRIDE_REGISTER_S4,
        .ro = 0xf00,
    },{ .name = "WRITE_QOS_OVERRIDE_REGISTER_S4",
        .decode.addr = A_WRITE_QOS_OVERRIDE_REGISTER_S4,
        .ro = 0xf00,
    },{ .name = "QOS_CONTROL_REGISTER_S4",
        .decode.addr = A_QOS_CONTROL_REGISTER_S4,
        .ro = 0x80000000,
    },{ .name = "TARGET_LATENCY_REGISTER_S4",
        .decode.addr = A_TARGET_LATENCY_REGISTER_S4,
    },{ .name = "LATENCY_REGULATION_REGISTER_S4",
        .decode.addr = A_LATENCY_REGULATION_REGISTER_S4,
    },{ .name = "QOS_RANGE_REGISTER_S4",
        .decode.addr = A_QOS_RANGE_REGISTER_S4,
    },{ .name = "CYCLE_COUNTER",  .decode.addr = A_CYCLE_COUNTER,
    },{ .name = "CYCLE_COUNTER_CONTROL",
        .decode.addr = A_CYCLE_COUNTER_CONTROL,
    },{ .name = "CYCLE_COUNT_OVERFLOW",  .decode.addr = A_CYCLE_COUNT_OVERFLOW,
        .w1c = 0x1,
    },{ .name = "ESR0",  .decode.addr = A_ESR0,
    },{ .name = "EVENT_COUNTER0",  .decode.addr = A_EVENT_COUNTER0,
    },{ .name = "EVENT_COUNTER0_CONTROL",
        .decode.addr = A_EVENT_COUNTER0_CONTROL,
    },{ .name = "EVENT_COUNTER0_OVERFLOW",
        .decode.addr = A_EVENT_COUNTER0_OVERFLOW,
        .w1c = 0x1,
    },{ .name = "ESR1",  .decode.addr = A_ESR1,
    },{ .name = "EVENT_COUNTER1",  .decode.addr = A_EVENT_COUNTER1,
    },{ .name = "EVENT_COUNTER1_CONTROL",
        .decode.addr = A_EVENT_COUNTER1_CONTROL,
    },{ .name = "EVENT_COUNTER1_OVERFLOW",
        .decode.addr = A_EVENT_COUNTER1_OVERFLOW,
        .w1c = 0x1,
    },{ .name = "ESR2",  .decode.addr = A_ESR2,
    },{ .name = "EVENT_COUNTER2",  .decode.addr = A_EVENT_COUNTER2,
    },{ .name = "EVENT_COUNTER2_CONTROL",
        .decode.addr = A_EVENT_COUNTER2_CONTROL,
    },{ .name = "EVENT_COUNTER2_OVERFLOW",
        .decode.addr = A_EVENT_COUNTER2_OVERFLOW,
        .w1c = 0x1,
    },{ .name = "ESR3",  .decode.addr = A_ESR3,
    },{ .name = "EVENT_COUNTER3",  .decode.addr = A_EVENT_COUNTER3,
    },{ .name = "EVENT_COUNTER3_CONTROL",
        .decode.addr = A_EVENT_COUNTER3_CONTROL,
    },{ .name = "EVENT_COUNTER3_OVERFLOW",
        .decode.addr = A_EVENT_COUNTER3_OVERFLOW,
        .w1c = 0x1,
    }
};

static void cci400_reset(DeviceState *dev)
{
    CCI *s = ARM_CCI400(dev);
    unsigned int i;

    for (i = 0; i < ARRAY_SIZE(s->regs_info); ++i) {
        dep_register_reset(&s->regs_info[i]);
    }

}

static uint64_t cci400_read(void *opaque, hwaddr addr, unsigned size)
{
    CCI *s = ARM_CCI400(opaque);
    DepRegisterInfo *r = &s->regs_info[addr / 4];

    if (!r->data) {
        qemu_log("%s: Decode error: read from %" HWADDR_PRIx "\n",
                 object_get_canonical_path(OBJECT(s)),
                 addr);
        return 0;
    }
    return dep_register_read(r);
}

static void cci400_write(void *opaque, hwaddr addr, uint64_t value,
                      unsigned size)
{
    CCI *s = ARM_CCI400(opaque);
    DepRegisterInfo *r = &s->regs_info[addr / 4];

    if (!r->data) {
        qemu_log("%s: Decode error: write to %" HWADDR_PRIx "=%" PRIx64 "\n",
                 object_get_canonical_path(OBJECT(s)),
                 addr, value);
        return;
    }
    dep_register_write(r, value, ~0);
}

static const MemoryRegionOps cci400_ops = {
    .read = cci400_read,
    .write = cci400_write,
    .endianness = DEVICE_LITTLE_ENDIAN,
    .valid = {
        .min_access_size = 4,
        .max_access_size = 4,
    },
};

static IOMMUTLBEntry cci_translate(IOMMUMemoryRegion *mr, hwaddr addr,
                                   bool is_write, MemTxAttrs *attr)
{
    CCI *s = container_of(mr, CCI, iommu);;
    IOMMUTLBEntry ret = {
        .iova = addr,
        .translated_addr = addr,
        .addr_mask = s->cfg.stripe_granule_sz - 1,
        .perm = IOMMU_RW,
    };
    unsigned int i, mi = 0;
    bool valid = false;

    /* Is there anything backing this address on M1 or M2?  */
    for (i = 1; i < ARRAY_SIZE(s->as); i++) {
        bool t;
        t = address_space_access_valid(s->as[i], addr, 4, false);
        if (i > 1) {
            assert(valid == t);
        }
        valid = t;
    }
    if (valid) {
        unsigned int stripe_idx = !!(addr & s->cfg.stripe_granule_sz);
        /* M0 is for devs. M1 and M2 are the memory ports with striping.  */
        mi = 1 + stripe_idx;
    }

    ret.target_as = s->as[mi];
    return ret;
}

static void cci400_realize(DeviceState *dev, Error **errp)
{
    CCI *s = ARM_CCI400(dev);
    const char *prefix = object_get_canonical_path(OBJECT(dev));
    unsigned int i;

    for (i = 0; i < ARRAY_SIZE(cci400_regs_info); ++i) {
        DepRegisterInfo *r = &s->regs_info[cci400_regs_info[i].decode.addr/4];

        *r = (DepRegisterInfo) {
            .data = (uint8_t *)&s->regs[
                    cci400_regs_info[i].decode.addr/4],
            .data_size = sizeof(uint32_t),
            .access = &cci400_regs_info[i],
            .debug = ARM_CCI400_ERR_DEBUG,
            .prefix = prefix,
            .opaque = s,
        };
    }

    for (i = 0; i < ARRAY_SIZE(s->M); i++) {
        s->as[i] = address_space_init_shareable(s->M[i], NULL);
        assert(s->as[i]);
    }
}

static void sig_handler(void *opaque, int n, int level)
{
    CCI *s = ARM_CCI400(opaque);
    uint64_t level64 = level;

    s->enable_mask &= ~(1ULL << n);
    s->enable_mask |= level64 << n;
    memory_region_set_enabled(MEMORY_REGION(&s->iommu), !!s->enable_mask);
}

static void cci400_init(Object *obj)
{
    CCI *s = ARM_CCI400(obj);
    SysBusDevice *sbd = SYS_BUS_DEVICE(obj);
    unsigned int i;

    memory_region_init_io(&s->iomem, obj, &cci400_ops, s,
                          TYPE_ARM_CCI400, R_MAX * 4);
    sysbus_init_mmio(sbd, &s->iomem);

    memory_region_init_iommu(&s->iommu, sizeof(s->iommu),
                             TYPE_ARM_CCI400_IOMMU_MEMORY_REGION,
                             OBJECT(s),
                             "cci-iommu", UINT64_MAX);
    sysbus_init_mmio(sbd, MEMORY_REGION(&s->iommu));

    for (i = 0; i < ARRAY_SIZE(s->M); i++) {
        char *name = g_strdup_printf("M%d", i);
        object_property_add_link(obj, name, TYPE_MEMORY_REGION,
                                 (Object **)&s->M[i],
                                 qdev_prop_allow_set_link_before_realize,
                                 OBJ_PROP_LINK_UNREF_ON_RELEASE,
                                 &error_abort);
        g_free(name);
    }

    qdev_init_gpio_in_named(DEVICE(sbd), sig_handler, "enable", 16);

    /* We don't support configurable sizes yet.  */
    s->cfg.stripe_granule_sz = 4096;
}

static const VMStateDescription vmstate_cci400 = {
    .name = TYPE_ARM_CCI400,
    .version_id = 1,
    .minimum_version_id = 1,
    .minimum_version_id_old = 1,
    .fields = (VMStateField[]) {
        VMSTATE_UINT32_ARRAY(regs, CCI, R_MAX),
        VMSTATE_END_OF_LIST(),
    }
};

static const FDTGenericGPIOSet gpio_sets[] = {
    {
      .names = &fdt_generic_gpio_name_set_gpio,
      .gpios = (FDTGenericGPIOConnection[]) {
        { .name = "enable", .fdt_index = 0, .range = 16 },
        { },
      },
    },
    { },
};

static void cci400_class_init(ObjectClass *klass, void *data)
{
    DeviceClass *dc = DEVICE_CLASS(klass);
    FDTGenericGPIOClass *fggc = FDT_GENERIC_GPIO_CLASS(klass);

    dc->reset = cci400_reset;
    dc->realize = cci400_realize;
    dc->vmsd = &vmstate_cci400;
    fggc->controller_gpios = gpio_sets;
}

static void cci400_iommu_memory_region_class_init(ObjectClass *klass,
                                                   void *data)
{
    IOMMUMemoryRegionClass *imrc = IOMMU_MEMORY_REGION_CLASS(klass);

    imrc->translate_attr = cci_translate;
}

static const TypeInfo cci400_info = {
    .name          = TYPE_ARM_CCI400,
    .parent        = TYPE_SYS_BUS_DEVICE,
    .instance_size = sizeof(CCI),
    .class_init    = cci400_class_init,
    .instance_init = cci400_init,
    .interfaces    = (InterfaceInfo[]) {
        { TYPE_FDT_GENERIC_GPIO },
        { }
    },
};

static const TypeInfo cci400_iommu_memory_region_info = {
    .name = TYPE_ARM_CCI400_IOMMU_MEMORY_REGION,
    .parent = TYPE_IOMMU_MEMORY_REGION,
    .class_init = cci400_iommu_memory_region_class_init,
};

static void cci400_register_types(void)
{
    type_register_static(&cci400_info);
    type_register_static(&cci400_iommu_memory_region_info);
}

type_init(cci400_register_types)
