(DELAYFILE
  (SDFVERSION "3.0")
  (DESIGN "sca_unlock")
  (DATE "Sat Jan 23 19:05:57 2021")
  (VENDOR "Xilinx")
  (PROGRAM "Xilinx SDF Writer")
  (VERSION "P.20131013")
  (DIVIDER /)
  (VOLTAGE 1.14)
  (TEMPERATURE 85)
  (TIMESCALE 1 ps)
  (CELL (CELLTYPE "X_INV")
    (INSTANCE shift_out_data_int\/INV_u0\/out_scan\/shift_reg_0CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE out_scan\/shift_reg_0)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:68:68)(43:68:68))
          (PORT RST (228:375:375)(228:375:375))
          (IOPATH CLK O (136:332:332)(136:332:332))
          (IOPATH RST O (73:153:153)(73:153:153))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (470))
        (SETUPHOLD(posedge I) (posedge CLK) (86:138:138)(-82:-80:-80))
        (SETUPHOLD(negedge I) (posedge CLK) (86:138:138)(-82:-80:-80))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:73:73)(-20:334:334))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:73:73)(-20:334:334))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:17:17))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE out_scan\/Mmux_par_in\[0\]_scan_in_MUX_66_o11)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE u0\/SR\/shift_reg\<95\>\/INV_u0\/SR\/shift_reg_95CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE u0\/SR\/shift_reg\<95\>\/INV_u0\/SR\/shift_reg_99CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE u0\/SR\/shift_reg\<95\>\/INV_u0\/SR\/shift_reg_94CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE u0\/SR\/shift_reg\<95\>\/INV_u0\/SR\/shift_reg_98CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE u0\/SR\/shift_reg\<95\>\/INV_u0\/SR\/shift_reg_93CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE u0\/SR\/shift_reg\<95\>\/INV_u0\/SR\/shift_reg_97CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE u0\/SR\/shift_reg\<95\>\/INV_u0\/SR\/shift_reg_92CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE u0\/SR\/shift_reg\<95\>\/INV_u0\/SR\/shift_reg_96CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE u0\/SR\/shift_reg\<95\>\/u0\/SR\/shift_reg\<95\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (46:88:88)(46:88:88))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE u0\/SR\/shift_reg\<95\>\/u0\/SR\/shift_reg\<95\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (46:88:88)(46:88:88))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE u0\/SR\/shift_reg\<95\>\/u0\/SR\/shift_reg\<95\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (46:88:88)(46:88:88))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE u0\/SR\/shift_reg\<95\>\/u0\/SR\/shift_reg\<95\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (46:88:88)(46:88:88))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE SR\/shift_reg_95)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:68:68)(43:68:68))
          (PORT RST (229:430:430)(229:430:430))
          (IOPATH CLK O (136:332:332)(136:332:332))
          (IOPATH RST O (73:153:153)(73:153:153))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (470))
        (SETUPHOLD(posedge I) (posedge CLK) (86:138:138)(-82:-80:-80))
        (SETUPHOLD(negedge I) (posedge CLK) (86:138:138)(-82:-80:-80))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:73:73)(-20:334:334))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:73:73)(-20:334:334))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:17:17))
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE SR\/shift_reg\<98\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 0 )( 0 ))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE SR\/shift_reg_99)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I ( 0 )( 0 ))
          (PORT RST (218:402:402)(218:402:402))
          (IOPATH CLK O (136:332:332)(136:332:332))
          (IOPATH RST O (73:153:153)(73:153:153))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (470))
        (SETUPHOLD(posedge I) (posedge CLK) (86:138:138)(-82:-80:-80))
        (SETUPHOLD(negedge I) (posedge CLK) (86:138:138)(-82:-80:-80))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:73:73)(-20:334:334))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:73:73)(-20:334:334))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:17:17))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE SR\/shift_reg_94)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:68:68)(43:68:68))
          (PORT RST (235:400:400)(235:400:400))
          (IOPATH CLK O (136:332:332)(136:332:332))
          (IOPATH RST O (73:153:153)(73:153:153))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (470))
        (SETUPHOLD(posedge I) (posedge CLK) (86:138:138)(-82:-80:-80))
        (SETUPHOLD(negedge I) (posedge CLK) (86:138:138)(-82:-80:-80))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:73:73)(-20:334:334))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:73:73)(-20:334:334))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:17:17))
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE SR\/shift_reg\<97\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 0 )( 0 ))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE SR\/shift_reg_98)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I ( 0 )( 0 ))
          (PORT RST (224:405:405)(224:405:405))
          (IOPATH CLK O (136:332:332)(136:332:332))
          (IOPATH RST O (73:153:153)(73:153:153))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (470))
        (SETUPHOLD(posedge I) (posedge CLK) (86:138:138)(-82:-80:-80))
        (SETUPHOLD(negedge I) (posedge CLK) (86:138:138)(-82:-80:-80))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:73:73)(-20:334:334))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:73:73)(-20:334:334))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:17:17))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE SR\/shift_reg_93)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:68:68)(43:68:68))
          (PORT RST (228:375:375)(228:375:375))
          (IOPATH CLK O (136:332:332)(136:332:332))
          (IOPATH RST O (73:153:153)(73:153:153))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (470))
        (SETUPHOLD(posedge I) (posedge CLK) (86:138:138)(-82:-80:-80))
        (SETUPHOLD(negedge I) (posedge CLK) (86:138:138)(-82:-80:-80))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:73:73)(-20:334:334))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:73:73)(-20:334:334))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:17:17))
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE SR\/shift_reg\<96\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 0 )( 0 ))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE SR\/shift_reg_97)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I ( 0 )( 0 ))
          (PORT RST (217:385:385)(217:385:385))
          (IOPATH CLK O (136:332:332)(136:332:332))
          (IOPATH RST O (73:153:153)(73:153:153))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (470))
        (SETUPHOLD(posedge I) (posedge CLK) (86:138:138)(-82:-80:-80))
        (SETUPHOLD(negedge I) (posedge CLK) (86:138:138)(-82:-80:-80))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:73:73)(-20:334:334))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:73:73)(-20:334:334))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:17:17))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE SR\/shift_reg_92)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:68:68)(43:68:68))
          (PORT RST (225:372:372)(225:372:372))
          (IOPATH CLK O (136:332:332)(136:332:332))
          (IOPATH RST O (73:153:153)(73:153:153))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (470))
        (SETUPHOLD(posedge I) (posedge CLK) (86:138:138)(-82:-80:-80))
        (SETUPHOLD(negedge I) (posedge CLK) (86:138:138)(-82:-80:-80))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:73:73)(-20:334:334))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:73:73)(-20:334:334))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:17:17))
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE SR\/shift_reg\<95\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 0 )( 0 ))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE SR\/shift_reg_96)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I ( 0 )( 0 ))
          (PORT RST (218:379:379)(218:379:379))
          (IOPATH CLK O (136:332:332)(136:332:332))
          (IOPATH RST O (73:153:153)(73:153:153))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (470))
        (SETUPHOLD(posedge I) (posedge CLK) (86:138:138)(-82:-80:-80))
        (SETUPHOLD(negedge I) (posedge CLK) (86:138:138)(-82:-80:-80))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:73:73)(-20:334:334))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:73:73)(-20:334:334))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:17:17))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE u0\/dut_inputs\<4\>\/u0\/dut_inputs\<4\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (64:119:119)(64:119:119))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Mmux_dut_inputs\<4\>11)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE Mmux_dut_inputs\<5\>11)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (IOPATH ADR0 O (139:218:218)(139:218:218))
          (IOPATH ADR1 O (139:218:218)(139:218:218))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE SR\/reset_inv1_INV_0)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE u0\/SR\/shift_reg\<87\>\/INV_u0\/SR\/shift_reg_87CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE u0\/SR\/shift_reg\<87\>\/INV_u0\/SR\/shift_reg_91CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE u0\/SR\/shift_reg\<87\>\/INV_u0\/SR\/shift_reg_86CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE u0\/SR\/shift_reg\<87\>\/INV_u0\/SR\/shift_reg_90CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE u0\/SR\/shift_reg\<87\>\/INV_u0\/SR\/shift_reg_85CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE u0\/SR\/shift_reg\<87\>\/INV_u0\/SR\/shift_reg_89CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE u0\/SR\/shift_reg\<87\>\/INV_u0\/SR\/shift_reg_84CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE u0\/SR\/shift_reg\<87\>\/INV_u0\/SR\/shift_reg_88CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE u0\/SR\/shift_reg\<87\>\/u0\/SR\/shift_reg\<87\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (32:51:51)(32:51:51))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE u0\/SR\/shift_reg\<87\>\/u0\/SR\/shift_reg\<87\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (32:51:51)(32:51:51))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE u0\/SR\/shift_reg\<87\>\/u0\/SR\/shift_reg\<87\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (32:51:51)(32:51:51))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE u0\/SR\/shift_reg\<87\>\/u0\/SR\/shift_reg\<87\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (32:51:51)(32:51:51))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE SR\/shift_reg_87)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:193:193)(98:193:193))
          (PORT I (53:119:119)(53:119:119))
          (PORT RST (198:392:392)(198:392:392))
          (IOPATH CLK O (136:332:332)(136:332:332))
          (IOPATH RST O (85:183:183)(85:183:183))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (470))
        (SETUPHOLD(posedge I) (posedge CLK) (100:148:148)(-92:-91:-91))
        (SETUPHOLD(negedge I) (posedge CLK) (100:148:148)(-92:-91:-91))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:72:72)(230:541:541))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:72:72)(230:541:541))
        (RECREM(negedge RST) (posedge CLK) (5:11:11)(0))
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE SR\/shift_reg\<90\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 0 )( 0 ))
          (IOPATH ADR4 O (143:234:234)(143:234:234))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE SR\/shift_reg_91)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:193:193)(98:193:193))
          (PORT I ( 0 )( 0 ))
          (PORT RST (226:390:390)(226:390:390))
          (IOPATH CLK O (136:332:332)(136:332:332))
          (IOPATH RST O (85:183:183)(85:183:183))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (470))
        (SETUPHOLD(posedge I) (posedge CLK) (100:148:148)(-92:-91:-91))
        (SETUPHOLD(negedge I) (posedge CLK) (100:148:148)(-92:-91:-91))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:72:72)(230:541:541))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:72:72)(230:541:541))
        (RECREM(negedge RST) (posedge CLK) (5:11:11)(0))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE SR\/shift_reg_86)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:193:193)(98:193:193))
          (PORT I (53:119:119)(53:119:119))
          (PORT RST (199:383:383)(199:383:383))
          (IOPATH CLK O (136:332:332)(136:332:332))
          (IOPATH RST O (85:183:183)(85:183:183))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (470))
        (SETUPHOLD(posedge I) (posedge CLK) (100:148:148)(-92:-91:-91))
        (SETUPHOLD(negedge I) (posedge CLK) (100:148:148)(-92:-91:-91))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:72:72)(230:541:541))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:72:72)(230:541:541))
        (RECREM(negedge RST) (posedge CLK) (5:11:11)(0))
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE SR\/shift_reg\<89\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 0 )( 0 ))
          (IOPATH ADR4 O (143:234:234)(143:234:234))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE SR\/shift_reg_90)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:193:193)(98:193:193))
          (PORT I ( 0 )( 0 ))
          (PORT RST (249:466:466)(249:466:466))
          (IOPATH CLK O (136:332:332)(136:332:332))
          (IOPATH RST O (85:183:183)(85:183:183))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (470))
        (SETUPHOLD(posedge I) (posedge CLK) (100:148:148)(-92:-91:-91))
        (SETUPHOLD(negedge I) (posedge CLK) (100:148:148)(-92:-91:-91))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:72:72)(230:541:541))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:72:72)(230:541:541))
        (RECREM(negedge RST) (posedge CLK) (5:11:11)(0))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE SR\/shift_reg_85)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:193:193)(98:193:193))
          (PORT I (53:119:119)(53:119:119))
          (PORT RST (237:372:372)(237:372:372))
          (IOPATH CLK O (136:332:332)(136:332:332))
          (IOPATH RST O (85:183:183)(85:183:183))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (470))
        (SETUPHOLD(posedge I) (posedge CLK) (100:148:148)(-92:-91:-91))
        (SETUPHOLD(negedge I) (posedge CLK) (100:148:148)(-92:-91:-91))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:72:72)(230:541:541))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:72:72)(230:541:541))
        (RECREM(negedge RST) (posedge CLK) (5:11:11)(0))
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE SR\/shift_reg\<88\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 0 )( 0 ))
          (IOPATH ADR4 O (143:234:234)(143:234:234))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE SR\/shift_reg_89)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:193:193)(98:193:193))
          (PORT I ( 0 )( 0 ))
          (PORT RST (224:426:426)(224:426:426))
          (IOPATH CLK O (136:332:332)(136:332:332))
          (IOPATH RST O (85:183:183)(85:183:183))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (470))
        (SETUPHOLD(posedge I) (posedge CLK) (100:148:148)(-92:-91:-91))
        (SETUPHOLD(negedge I) (posedge CLK) (100:148:148)(-92:-91:-91))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:72:72)(230:541:541))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:72:72)(230:541:541))
        (RECREM(negedge RST) (posedge CLK) (5:11:11)(0))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE SR\/shift_reg_84)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:193:193)(98:193:193))
          (PORT I (53:119:119)(53:119:119))
          (PORT RST (189:350:350)(189:350:350))
          (IOPATH CLK O (136:332:332)(136:332:332))
          (IOPATH RST O (85:183:183)(85:183:183))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (470))
        (SETUPHOLD(posedge I) (posedge CLK) (100:148:148)(-92:-91:-91))
        (SETUPHOLD(negedge I) (posedge CLK) (100:148:148)(-92:-91:-91))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:72:72)(230:541:541))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:72:72)(230:541:541))
        (RECREM(negedge RST) (posedge CLK) (5:11:11)(0))
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE SR\/shift_reg\<87\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 0 )( 0 ))
          (IOPATH ADR4 O (143:234:234)(143:234:234))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE SR\/shift_reg_88)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:193:193)(98:193:193))
          (PORT I ( 0 )( 0 ))
          (PORT RST (205:356:356)(205:356:356))
          (IOPATH CLK O (136:332:332)(136:332:332))
          (IOPATH RST O (85:183:183)(85:183:183))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (470))
        (SETUPHOLD(posedge I) (posedge CLK) (100:148:148)(-92:-91:-91))
        (SETUPHOLD(negedge I) (posedge CLK) (100:148:148)(-92:-91:-91))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:72:72)(230:541:541))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:72:72)(230:541:541))
        (RECREM(negedge RST) (posedge CLK) (5:11:11)(0))
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE u0\/SR\/shift_reg\<31\>\/INV_u0\/SR\/shift_reg_31CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE u0\/SR\/shift_reg\<31\>\/INV_u0\/SR\/shift_reg_35CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE u0\/SR\/shift_reg\<31\>\/INV_u0\/SR\/shift_reg_30CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE u0\/SR\/shift_reg\<31\>\/INV_u0\/SR\/shift_reg_34CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE u0\/SR\/shift_reg\<31\>\/INV_u0\/SR\/shift_reg_29CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE u0\/SR\/shift_reg\<31\>\/INV_u0\/SR\/shift_reg_33CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE u0\/SR\/shift_reg\<31\>\/INV_u0\/SR\/shift_reg_28CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE u0\/SR\/shift_reg\<31\>\/INV_u0\/SR\/shift_reg_32CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE u0\/SR\/shift_reg\<31\>\/u0\/SR\/shift_reg\<31\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (32:51:51)(32:51:51))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE u0\/SR\/shift_reg\<31\>\/u0\/SR\/shift_reg\<31\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (32:51:51)(32:51:51))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE u0\/SR\/shift_reg\<31\>\/u0\/SR\/shift_reg\<31\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (32:51:51)(32:51:51))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE u0\/SR\/shift_reg\<31\>\/u0\/SR\/shift_reg\<31\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (32:51:51)(32:51:51))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE SR\/shift_reg_31)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:193:193)(98:193:193))
          (PORT I (53:119:119)(53:119:119))
          (PORT RST (198:392:392)(198:392:392))
          (IOPATH CLK O (136:332:332)(136:332:332))
          (IOPATH RST O (85:183:183)(85:183:183))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (470))
        (SETUPHOLD(posedge I) (posedge CLK) (100:148:148)(-92:-91:-91))
        (SETUPHOLD(negedge I) (posedge CLK) (100:148:148)(-92:-91:-91))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:72:72)(230:541:541))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:72:72)(230:541:541))
        (RECREM(negedge RST) (posedge CLK) (5:11:11)(0))
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE SR\/shift_reg\<34\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 0 )( 0 ))
          (IOPATH ADR4 O (143:234:234)(143:234:234))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE SR\/shift_reg_35)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:193:193)(98:193:193))
          (PORT I ( 0 )( 0 ))
          (PORT RST (226:390:390)(226:390:390))
          (IOPATH CLK O (136:332:332)(136:332:332))
          (IOPATH RST O (85:183:183)(85:183:183))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (470))
        (SETUPHOLD(posedge I) (posedge CLK) (100:148:148)(-92:-91:-91))
        (SETUPHOLD(negedge I) (posedge CLK) (100:148:148)(-92:-91:-91))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:72:72)(230:541:541))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:72:72)(230:541:541))
        (RECREM(negedge RST) (posedge CLK) (5:11:11)(0))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE SR\/shift_reg_30)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:193:193)(98:193:193))
          (PORT I (53:119:119)(53:119:119))
          (PORT RST (199:383:383)(199:383:383))
          (IOPATH CLK O (136:332:332)(136:332:332))
          (IOPATH RST O (85:183:183)(85:183:183))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (470))
        (SETUPHOLD(posedge I) (posedge CLK) (100:148:148)(-92:-91:-91))
        (SETUPHOLD(negedge I) (posedge CLK) (100:148:148)(-92:-91:-91))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:72:72)(230:541:541))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:72:72)(230:541:541))
        (RECREM(negedge RST) (posedge CLK) (5:11:11)(0))
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE SR\/shift_reg\<33\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 0 )( 0 ))
          (IOPATH ADR4 O (143:234:234)(143:234:234))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE SR\/shift_reg_34)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:193:193)(98:193:193))
          (PORT I ( 0 )( 0 ))
          (PORT RST (249:466:466)(249:466:466))
          (IOPATH CLK O (136:332:332)(136:332:332))
          (IOPATH RST O (85:183:183)(85:183:183))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (470))
        (SETUPHOLD(posedge I) (posedge CLK) (100:148:148)(-92:-91:-91))
        (SETUPHOLD(negedge I) (posedge CLK) (100:148:148)(-92:-91:-91))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:72:72)(230:541:541))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:72:72)(230:541:541))
        (RECREM(negedge RST) (posedge CLK) (5:11:11)(0))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE SR\/shift_reg_29)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:193:193)(98:193:193))
          (PORT I (53:119:119)(53:119:119))
          (PORT RST (237:372:372)(237:372:372))
          (IOPATH CLK O (136:332:332)(136:332:332))
          (IOPATH RST O (85:183:183)(85:183:183))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (470))
        (SETUPHOLD(posedge I) (posedge CLK) (100:148:148)(-92:-91:-91))
        (SETUPHOLD(negedge I) (posedge CLK) (100:148:148)(-92:-91:-91))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:72:72)(230:541:541))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:72:72)(230:541:541))
        (RECREM(negedge RST) (posedge CLK) (5:11:11)(0))
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE SR\/shift_reg\<32\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 0 )( 0 ))
          (IOPATH ADR4 O (143:234:234)(143:234:234))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE SR\/shift_reg_33)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:193:193)(98:193:193))
          (PORT I ( 0 )( 0 ))
          (PORT RST (224:426:426)(224:426:426))
          (IOPATH CLK O (136:332:332)(136:332:332))
          (IOPATH RST O (85:183:183)(85:183:183))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (470))
        (SETUPHOLD(posedge I) (posedge CLK) (100:148:148)(-92:-91:-91))
        (SETUPHOLD(negedge I) (posedge CLK) (100:148:148)(-92:-91:-91))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:72:72)(230:541:541))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:72:72)(230:541:541))
        (RECREM(negedge RST) (posedge CLK) (5:11:11)(0))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE SR\/shift_reg_28)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:193:193)(98:193:193))
          (PORT I (53:119:119)(53:119:119))
          (PORT RST (189:350:350)(189:350:350))
          (IOPATH CLK O (136:332:332)(136:332:332))
          (IOPATH RST O (85:183:183)(85:183:183))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (470))
        (SETUPHOLD(posedge I) (posedge CLK) (100:148:148)(-92:-91:-91))
        (SETUPHOLD(negedge I) (posedge CLK) (100:148:148)(-92:-91:-91))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:72:72)(230:541:541))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:72:72)(230:541:541))
        (RECREM(negedge RST) (posedge CLK) (5:11:11)(0))
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE SR\/shift_reg\<31\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 0 )( 0 ))
          (IOPATH ADR4 O (143:234:234)(143:234:234))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE SR\/shift_reg_32)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:193:193)(98:193:193))
          (PORT I ( 0 )( 0 ))
          (PORT RST (205:356:356)(205:356:356))
          (IOPATH CLK O (136:332:332)(136:332:332))
          (IOPATH RST O (85:183:183)(85:183:183))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (470))
        (SETUPHOLD(posedge I) (posedge CLK) (100:148:148)(-92:-91:-91))
        (SETUPHOLD(negedge I) (posedge CLK) (100:148:148)(-92:-91:-91))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:72:72)(230:541:541))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:72:72)(230:541:541))
        (RECREM(negedge RST) (posedge CLK) (5:11:11)(0))
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE u0\/SR\/shift_reg\<43\>\/INV_u0\/SR\/shift_reg_43CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE u0\/SR\/shift_reg\<43\>\/INV_u0\/SR\/shift_reg_47CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE u0\/SR\/shift_reg\<43\>\/INV_u0\/SR\/shift_reg_42CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE u0\/SR\/shift_reg\<43\>\/INV_u0\/SR\/shift_reg_46CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE u0\/SR\/shift_reg\<43\>\/INV_u0\/SR\/shift_reg_41CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE u0\/SR\/shift_reg\<43\>\/INV_u0\/SR\/shift_reg_45CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE u0\/SR\/shift_reg\<43\>\/INV_u0\/SR\/shift_reg_40CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE u0\/SR\/shift_reg\<43\>\/INV_u0\/SR\/shift_reg_44CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE u0\/SR\/shift_reg\<43\>\/u0\/SR\/shift_reg\<43\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (32:51:51)(32:51:51))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE u0\/SR\/shift_reg\<43\>\/u0\/SR\/shift_reg\<43\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (32:51:51)(32:51:51))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE u0\/SR\/shift_reg\<43\>\/u0\/SR\/shift_reg\<43\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (32:51:51)(32:51:51))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE u0\/SR\/shift_reg\<43\>\/u0\/SR\/shift_reg\<43\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (32:51:51)(32:51:51))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE SR\/shift_reg_43)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:193:193)(98:193:193))
          (PORT I (53:119:119)(53:119:119))
          (PORT RST (198:392:392)(198:392:392))
          (IOPATH CLK O (136:332:332)(136:332:332))
          (IOPATH RST O (85:183:183)(85:183:183))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (470))
        (SETUPHOLD(posedge I) (posedge CLK) (100:148:148)(-92:-91:-91))
        (SETUPHOLD(negedge I) (posedge CLK) (100:148:148)(-92:-91:-91))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:72:72)(230:541:541))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:72:72)(230:541:541))
        (RECREM(negedge RST) (posedge CLK) (5:11:11)(0))
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE SR\/shift_reg\<46\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 0 )( 0 ))
          (IOPATH ADR4 O (143:234:234)(143:234:234))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE SR\/shift_reg_47)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:193:193)(98:193:193))
          (PORT I ( 0 )( 0 ))
          (PORT RST (226:390:390)(226:390:390))
          (IOPATH CLK O (136:332:332)(136:332:332))
          (IOPATH RST O (85:183:183)(85:183:183))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (470))
        (SETUPHOLD(posedge I) (posedge CLK) (100:148:148)(-92:-91:-91))
        (SETUPHOLD(negedge I) (posedge CLK) (100:148:148)(-92:-91:-91))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:72:72)(230:541:541))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:72:72)(230:541:541))
        (RECREM(negedge RST) (posedge CLK) (5:11:11)(0))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE SR\/shift_reg_42)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:193:193)(98:193:193))
          (PORT I (53:119:119)(53:119:119))
          (PORT RST (199:383:383)(199:383:383))
          (IOPATH CLK O (136:332:332)(136:332:332))
          (IOPATH RST O (85:183:183)(85:183:183))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (470))
        (SETUPHOLD(posedge I) (posedge CLK) (100:148:148)(-92:-91:-91))
        (SETUPHOLD(negedge I) (posedge CLK) (100:148:148)(-92:-91:-91))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:72:72)(230:541:541))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:72:72)(230:541:541))
        (RECREM(negedge RST) (posedge CLK) (5:11:11)(0))
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE SR\/shift_reg\<45\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 0 )( 0 ))
          (IOPATH ADR4 O (143:234:234)(143:234:234))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE SR\/shift_reg_46)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:193:193)(98:193:193))
          (PORT I ( 0 )( 0 ))
          (PORT RST (249:466:466)(249:466:466))
          (IOPATH CLK O (136:332:332)(136:332:332))
          (IOPATH RST O (85:183:183)(85:183:183))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (470))
        (SETUPHOLD(posedge I) (posedge CLK) (100:148:148)(-92:-91:-91))
        (SETUPHOLD(negedge I) (posedge CLK) (100:148:148)(-92:-91:-91))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:72:72)(230:541:541))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:72:72)(230:541:541))
        (RECREM(negedge RST) (posedge CLK) (5:11:11)(0))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE SR\/shift_reg_41)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:193:193)(98:193:193))
          (PORT I (53:119:119)(53:119:119))
          (PORT RST (237:372:372)(237:372:372))
          (IOPATH CLK O (136:332:332)(136:332:332))
          (IOPATH RST O (85:183:183)(85:183:183))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (470))
        (SETUPHOLD(posedge I) (posedge CLK) (100:148:148)(-92:-91:-91))
        (SETUPHOLD(negedge I) (posedge CLK) (100:148:148)(-92:-91:-91))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:72:72)(230:541:541))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:72:72)(230:541:541))
        (RECREM(negedge RST) (posedge CLK) (5:11:11)(0))
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE SR\/shift_reg\<44\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 0 )( 0 ))
          (IOPATH ADR4 O (143:234:234)(143:234:234))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE SR\/shift_reg_45)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:193:193)(98:193:193))
          (PORT I ( 0 )( 0 ))
          (PORT RST (224:426:426)(224:426:426))
          (IOPATH CLK O (136:332:332)(136:332:332))
          (IOPATH RST O (85:183:183)(85:183:183))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (470))
        (SETUPHOLD(posedge I) (posedge CLK) (100:148:148)(-92:-91:-91))
        (SETUPHOLD(negedge I) (posedge CLK) (100:148:148)(-92:-91:-91))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:72:72)(230:541:541))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:72:72)(230:541:541))
        (RECREM(negedge RST) (posedge CLK) (5:11:11)(0))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE SR\/shift_reg_40)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:193:193)(98:193:193))
          (PORT I (53:119:119)(53:119:119))
          (PORT RST (189:350:350)(189:350:350))
          (IOPATH CLK O (136:332:332)(136:332:332))
          (IOPATH RST O (85:183:183)(85:183:183))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (470))
        (SETUPHOLD(posedge I) (posedge CLK) (100:148:148)(-92:-91:-91))
        (SETUPHOLD(negedge I) (posedge CLK) (100:148:148)(-92:-91:-91))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:72:72)(230:541:541))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:72:72)(230:541:541))
        (RECREM(negedge RST) (posedge CLK) (5:11:11)(0))
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE SR\/shift_reg\<43\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 0 )( 0 ))
          (IOPATH ADR4 O (143:234:234)(143:234:234))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE SR\/shift_reg_44)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:193:193)(98:193:193))
          (PORT I ( 0 )( 0 ))
          (PORT RST (205:356:356)(205:356:356))
          (IOPATH CLK O (136:332:332)(136:332:332))
          (IOPATH RST O (85:183:183)(85:183:183))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (470))
        (SETUPHOLD(posedge I) (posedge CLK) (100:148:148)(-92:-91:-91))
        (SETUPHOLD(negedge I) (posedge CLK) (100:148:148)(-92:-91:-91))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:72:72)(230:541:541))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:72:72)(230:541:541))
        (RECREM(negedge RST) (posedge CLK) (5:11:11)(0))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE u0\/dut_inputs\<8\>\/u0\/dut_inputs\<8\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (48:92:92)(48:92:92))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE u0\/dut_inputs\<8\>\/u0\/dut_inputs\<8\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (48:92:92)(48:92:92))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Mmux_dut_inputs\<8\>11)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (156:254:254)(156:254:254))
          (IOPATH ADR3 O (156:254:254)(156:254:254))
          (IOPATH ADR4 O (156:254:254)(156:254:254))
          (IOPATH ADR5 O (156:254:254)(156:254:254))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE Mmux_dut_inputs\<9\>11)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (IOPATH ADR0 O (143:234:234)(143:234:234))
          (IOPATH ADR1 O (143:234:234)(143:234:234))
          (IOPATH ADR4 O (143:234:234)(143:234:234))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Mmux_dut_inputs\<12\>11)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (156:254:254)(156:254:254))
          (IOPATH ADR3 O (156:254:254)(156:254:254))
          (IOPATH ADR4 O (156:254:254)(156:254:254))
          (IOPATH ADR5 O (156:254:254)(156:254:254))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE Mmux_dut_inputs\<13\>11)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (IOPATH ADR0 O (143:234:234)(143:234:234))
          (IOPATH ADR1 O (143:234:234)(143:234:234))
          (IOPATH ADR4 O (143:234:234)(143:234:234))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE u0\/dut_inputs\<2\>\/u0\/dut_inputs\<2\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (48:92:92)(48:92:92))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE u0\/dut_inputs\<2\>\/u0\/dut_inputs\<2\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (48:92:92)(48:92:92))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE u0\/dut_inputs\<2\>\/u0\/dut_inputs\<2\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (48:92:92)(48:92:92))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Mmux_dut_inputs\<2\>11)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (156:254:254)(156:254:254))
          (IOPATH ADR3 O (156:254:254)(156:254:254))
          (IOPATH ADR4 O (156:254:254)(156:254:254))
          (IOPATH ADR5 O (156:254:254)(156:254:254))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE Mmux_dut_inputs\<0\>11)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (IOPATH ADR0 O (143:234:234)(143:234:234))
          (IOPATH ADR1 O (143:234:234)(143:234:234))
          (IOPATH ADR4 O (143:234:234)(143:234:234))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Mmux_dut_inputs\<52\>11)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (156:254:254)(156:254:254))
          (IOPATH ADR3 O (156:254:254)(156:254:254))
          (IOPATH ADR4 O (156:254:254)(156:254:254))
          (IOPATH ADR5 O (156:254:254)(156:254:254))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE Mmux_dut_inputs\<53\>11)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (IOPATH ADR0 O (143:234:234)(143:234:234))
          (IOPATH ADR1 O (143:234:234)(143:234:234))
          (IOPATH ADR4 O (143:234:234)(143:234:234))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Mmux_dut_inputs\<1\>11)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (156:254:254)(156:254:254))
          (IOPATH ADR3 O (156:254:254)(156:254:254))
          (IOPATH ADR4 O (156:254:254)(156:254:254))
          (IOPATH ADR5 O (156:254:254)(156:254:254))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE Mmux_dut_inputs\<3\>11)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (IOPATH ADR0 O (143:234:234)(143:234:234))
          (IOPATH ADR1 O (143:234:234)(143:234:234))
          (IOPATH ADR4 O (143:234:234)(143:234:234))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE u0\/SR\/shift_reg\<63\>\/INV_u0\/SR\/shift_reg_63CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE u0\/SR\/shift_reg\<63\>\/INV_u0\/SR\/shift_reg_67CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE u0\/SR\/shift_reg\<63\>\/INV_u0\/SR\/shift_reg_62CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE u0\/SR\/shift_reg\<63\>\/INV_u0\/SR\/shift_reg_66CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE u0\/SR\/shift_reg\<63\>\/INV_u0\/SR\/shift_reg_61CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE u0\/SR\/shift_reg\<63\>\/INV_u0\/SR\/shift_reg_65CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE u0\/SR\/shift_reg\<63\>\/INV_u0\/SR\/shift_reg_60CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE u0\/SR\/shift_reg\<63\>\/INV_u0\/SR\/shift_reg_64CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE u0\/SR\/shift_reg\<63\>\/u0\/SR\/shift_reg\<63\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (32:51:51)(32:51:51))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE u0\/SR\/shift_reg\<63\>\/u0\/SR\/shift_reg\<63\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (32:51:51)(32:51:51))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE u0\/SR\/shift_reg\<63\>\/u0\/SR\/shift_reg\<63\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (32:51:51)(32:51:51))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE u0\/SR\/shift_reg\<63\>\/u0\/SR\/shift_reg\<63\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (32:51:51)(32:51:51))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE SR\/shift_reg_63)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:193:193)(98:193:193))
          (PORT I (53:119:119)(53:119:119))
          (PORT RST (198:392:392)(198:392:392))
          (IOPATH CLK O (136:332:332)(136:332:332))
          (IOPATH RST O (85:183:183)(85:183:183))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (470))
        (SETUPHOLD(posedge I) (posedge CLK) (100:148:148)(-92:-91:-91))
        (SETUPHOLD(negedge I) (posedge CLK) (100:148:148)(-92:-91:-91))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:72:72)(230:541:541))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:72:72)(230:541:541))
        (RECREM(negedge RST) (posedge CLK) (5:11:11)(0))
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE SR\/shift_reg\<66\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 0 )( 0 ))
          (IOPATH ADR4 O (143:234:234)(143:234:234))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE SR\/shift_reg_67)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:193:193)(98:193:193))
          (PORT I ( 0 )( 0 ))
          (PORT RST (226:390:390)(226:390:390))
          (IOPATH CLK O (136:332:332)(136:332:332))
          (IOPATH RST O (85:183:183)(85:183:183))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (470))
        (SETUPHOLD(posedge I) (posedge CLK) (100:148:148)(-92:-91:-91))
        (SETUPHOLD(negedge I) (posedge CLK) (100:148:148)(-92:-91:-91))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:72:72)(230:541:541))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:72:72)(230:541:541))
        (RECREM(negedge RST) (posedge CLK) (5:11:11)(0))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE SR\/shift_reg_62)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:193:193)(98:193:193))
          (PORT I (53:119:119)(53:119:119))
          (PORT RST (199:383:383)(199:383:383))
          (IOPATH CLK O (136:332:332)(136:332:332))
          (IOPATH RST O (85:183:183)(85:183:183))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (470))
        (SETUPHOLD(posedge I) (posedge CLK) (100:148:148)(-92:-91:-91))
        (SETUPHOLD(negedge I) (posedge CLK) (100:148:148)(-92:-91:-91))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:72:72)(230:541:541))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:72:72)(230:541:541))
        (RECREM(negedge RST) (posedge CLK) (5:11:11)(0))
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE SR\/shift_reg\<65\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 0 )( 0 ))
          (IOPATH ADR4 O (143:234:234)(143:234:234))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE SR\/shift_reg_66)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:193:193)(98:193:193))
          (PORT I ( 0 )( 0 ))
          (PORT RST (249:466:466)(249:466:466))
          (IOPATH CLK O (136:332:332)(136:332:332))
          (IOPATH RST O (85:183:183)(85:183:183))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (470))
        (SETUPHOLD(posedge I) (posedge CLK) (100:148:148)(-92:-91:-91))
        (SETUPHOLD(negedge I) (posedge CLK) (100:148:148)(-92:-91:-91))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:72:72)(230:541:541))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:72:72)(230:541:541))
        (RECREM(negedge RST) (posedge CLK) (5:11:11)(0))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE SR\/shift_reg_61)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:193:193)(98:193:193))
          (PORT I (53:119:119)(53:119:119))
          (PORT RST (237:372:372)(237:372:372))
          (IOPATH CLK O (136:332:332)(136:332:332))
          (IOPATH RST O (85:183:183)(85:183:183))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (470))
        (SETUPHOLD(posedge I) (posedge CLK) (100:148:148)(-92:-91:-91))
        (SETUPHOLD(negedge I) (posedge CLK) (100:148:148)(-92:-91:-91))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:72:72)(230:541:541))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:72:72)(230:541:541))
        (RECREM(negedge RST) (posedge CLK) (5:11:11)(0))
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE SR\/shift_reg\<64\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 0 )( 0 ))
          (IOPATH ADR4 O (143:234:234)(143:234:234))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE SR\/shift_reg_65)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:193:193)(98:193:193))
          (PORT I ( 0 )( 0 ))
          (PORT RST (224:426:426)(224:426:426))
          (IOPATH CLK O (136:332:332)(136:332:332))
          (IOPATH RST O (85:183:183)(85:183:183))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (470))
        (SETUPHOLD(posedge I) (posedge CLK) (100:148:148)(-92:-91:-91))
        (SETUPHOLD(negedge I) (posedge CLK) (100:148:148)(-92:-91:-91))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:72:72)(230:541:541))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:72:72)(230:541:541))
        (RECREM(negedge RST) (posedge CLK) (5:11:11)(0))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE SR\/shift_reg_60)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:193:193)(98:193:193))
          (PORT I (53:119:119)(53:119:119))
          (PORT RST (189:350:350)(189:350:350))
          (IOPATH CLK O (136:332:332)(136:332:332))
          (IOPATH RST O (85:183:183)(85:183:183))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (470))
        (SETUPHOLD(posedge I) (posedge CLK) (100:148:148)(-92:-91:-91))
        (SETUPHOLD(negedge I) (posedge CLK) (100:148:148)(-92:-91:-91))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:72:72)(230:541:541))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:72:72)(230:541:541))
        (RECREM(negedge RST) (posedge CLK) (5:11:11)(0))
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE SR\/shift_reg\<63\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 0 )( 0 ))
          (IOPATH ADR4 O (143:234:234)(143:234:234))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE SR\/shift_reg_64)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:193:193)(98:193:193))
          (PORT I ( 0 )( 0 ))
          (PORT RST (205:356:356)(205:356:356))
          (IOPATH CLK O (136:332:332)(136:332:332))
          (IOPATH RST O (85:183:183)(85:183:183))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (470))
        (SETUPHOLD(posedge I) (posedge CLK) (100:148:148)(-92:-91:-91))
        (SETUPHOLD(negedge I) (posedge CLK) (100:148:148)(-92:-91:-91))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:72:72)(230:541:541))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:72:72)(230:541:541))
        (RECREM(negedge RST) (posedge CLK) (5:11:11)(0))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE u0\/dut_inputs\<26\>\/u0\/dut_inputs\<26\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (64:119:119)(64:119:119))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Mmux_dut_inputs\<26\>11)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE Mmux_dut_inputs\<27\>11)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (IOPATH ADR0 O (139:218:218)(139:218:218))
          (IOPATH ADR1 O (139:218:218)(139:218:218))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE u0\/SR\/shift_reg\<83\>\/INV_u0\/SR\/shift_reg_83CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE u0\/SR\/shift_reg\<83\>\/INV_u0\/SR\/shift_reg_82CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE u0\/SR\/shift_reg\<83\>\/INV_u0\/SR\/shift_reg_81CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE u0\/SR\/shift_reg\<83\>\/INV_u0\/SR\/shift_reg_80CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE u0\/SR\/shift_reg\<83\>\/u0\/SR\/shift_reg\<83\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (64:119:119)(64:119:119))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE u0\/SR\/shift_reg\<83\>\/u0\/SR\/shift_reg\<83\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (64:119:119)(64:119:119))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE u0\/SR\/shift_reg\<83\>\/u0\/SR\/shift_reg\<83\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (64:119:119)(64:119:119))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE u0\/SR\/shift_reg\<83\>\/u0\/SR\/shift_reg\<83\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (64:119:119)(64:119:119))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE SR\/shift_reg_83)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:68:68)(43:68:68))
          (PORT RST (229:430:430)(229:430:430))
          (IOPATH CLK O (136:332:332)(136:332:332))
          (IOPATH RST O (73:153:153)(73:153:153))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (470))
        (SETUPHOLD(posedge I) (posedge CLK) (86:138:138)(-82:-80:-80))
        (SETUPHOLD(negedge I) (posedge CLK) (86:138:138)(-82:-80:-80))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:73:73)(-20:334:334))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:73:73)(-20:334:334))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:17:17))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Mmux_dut_inputs\<30\>11)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE Mmux_dut_inputs\<31\>11)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (IOPATH ADR0 O (139:218:218)(139:218:218))
          (IOPATH ADR1 O (139:218:218)(139:218:218))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE SR\/shift_reg_82)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:68:68)(43:68:68))
          (PORT RST (235:400:400)(235:400:400))
          (IOPATH CLK O (136:332:332)(136:332:332))
          (IOPATH RST O (73:153:153)(73:153:153))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (470))
        (SETUPHOLD(posedge I) (posedge CLK) (86:138:138)(-82:-80:-80))
        (SETUPHOLD(negedge I) (posedge CLK) (86:138:138)(-82:-80:-80))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:73:73)(-20:334:334))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:73:73)(-20:334:334))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:17:17))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Mmux_dut_inputs\<40\>11)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE Mmux_dut_inputs\<41\>11)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (IOPATH ADR0 O (139:218:218)(139:218:218))
          (IOPATH ADR1 O (139:218:218)(139:218:218))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE SR\/shift_reg_81)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:68:68)(43:68:68))
          (PORT RST (228:375:375)(228:375:375))
          (IOPATH CLK O (136:332:332)(136:332:332))
          (IOPATH RST O (73:153:153)(73:153:153))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (470))
        (SETUPHOLD(posedge I) (posedge CLK) (86:138:138)(-82:-80:-80))
        (SETUPHOLD(negedge I) (posedge CLK) (86:138:138)(-82:-80:-80))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:73:73)(-20:334:334))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:73:73)(-20:334:334))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:17:17))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Mmux_dut_inputs\<32\>11)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE Mmux_dut_inputs\<33\>11)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (IOPATH ADR0 O (139:218:218)(139:218:218))
          (IOPATH ADR1 O (139:218:218)(139:218:218))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE SR\/shift_reg_80)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:68:68)(43:68:68))
          (PORT RST (225:372:372)(225:372:372))
          (IOPATH CLK O (136:332:332)(136:332:332))
          (IOPATH RST O (73:153:153)(73:153:153))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (470))
        (SETUPHOLD(posedge I) (posedge CLK) (86:138:138)(-82:-80:-80))
        (SETUPHOLD(negedge I) (posedge CLK) (86:138:138)(-82:-80:-80))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:73:73)(-20:334:334))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:73:73)(-20:334:334))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:17:17))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Mmux_dut_inputs\<28\>11)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE Mmux_dut_inputs\<29\>11)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (IOPATH ADR0 O (139:218:218)(139:218:218))
          (IOPATH ADR1 O (139:218:218)(139:218:218))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE u0\/SR\/shift_reg\<107\>\/INV_u0\/SR\/shift_reg_107CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE u0\/SR\/shift_reg\<107\>\/INV_u0\/SR\/shift_reg_111CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE u0\/SR\/shift_reg\<107\>\/INV_u0\/SR\/shift_reg_106CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE u0\/SR\/shift_reg\<107\>\/INV_u0\/SR\/shift_reg_110CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE u0\/SR\/shift_reg\<107\>\/INV_u0\/SR\/shift_reg_105CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE u0\/SR\/shift_reg\<107\>\/INV_u0\/SR\/shift_reg_109CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE u0\/SR\/shift_reg\<107\>\/INV_u0\/SR\/shift_reg_104CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE u0\/SR\/shift_reg\<107\>\/INV_u0\/SR\/shift_reg_108CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE u0\/SR\/shift_reg\<107\>\/u0\/SR\/shift_reg\<107\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (46:88:88)(46:88:88))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE u0\/SR\/shift_reg\<107\>\/u0\/SR\/shift_reg\<107\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (46:88:88)(46:88:88))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE u0\/SR\/shift_reg\<107\>\/u0\/SR\/shift_reg\<107\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (46:88:88)(46:88:88))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE u0\/SR\/shift_reg\<107\>\/u0\/SR\/shift_reg\<107\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (46:88:88)(46:88:88))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE SR\/shift_reg_107)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:68:68)(43:68:68))
          (PORT RST (229:430:430)(229:430:430))
          (IOPATH CLK O (136:332:332)(136:332:332))
          (IOPATH RST O (73:153:153)(73:153:153))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (470))
        (SETUPHOLD(posedge I) (posedge CLK) (86:138:138)(-82:-80:-80))
        (SETUPHOLD(negedge I) (posedge CLK) (86:138:138)(-82:-80:-80))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:73:73)(-20:334:334))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:73:73)(-20:334:334))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:17:17))
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE SR\/shift_reg\<110\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 0 )( 0 ))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE SR\/shift_reg_111)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I ( 0 )( 0 ))
          (PORT RST (218:402:402)(218:402:402))
          (IOPATH CLK O (136:332:332)(136:332:332))
          (IOPATH RST O (73:153:153)(73:153:153))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (470))
        (SETUPHOLD(posedge I) (posedge CLK) (86:138:138)(-82:-80:-80))
        (SETUPHOLD(negedge I) (posedge CLK) (86:138:138)(-82:-80:-80))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:73:73)(-20:334:334))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:73:73)(-20:334:334))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:17:17))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE SR\/shift_reg_106)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:68:68)(43:68:68))
          (PORT RST (235:400:400)(235:400:400))
          (IOPATH CLK O (136:332:332)(136:332:332))
          (IOPATH RST O (73:153:153)(73:153:153))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (470))
        (SETUPHOLD(posedge I) (posedge CLK) (86:138:138)(-82:-80:-80))
        (SETUPHOLD(negedge I) (posedge CLK) (86:138:138)(-82:-80:-80))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:73:73)(-20:334:334))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:73:73)(-20:334:334))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:17:17))
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE SR\/shift_reg\<109\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 0 )( 0 ))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE SR\/shift_reg_110)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I ( 0 )( 0 ))
          (PORT RST (224:405:405)(224:405:405))
          (IOPATH CLK O (136:332:332)(136:332:332))
          (IOPATH RST O (73:153:153)(73:153:153))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (470))
        (SETUPHOLD(posedge I) (posedge CLK) (86:138:138)(-82:-80:-80))
        (SETUPHOLD(negedge I) (posedge CLK) (86:138:138)(-82:-80:-80))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:73:73)(-20:334:334))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:73:73)(-20:334:334))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:17:17))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE SR\/shift_reg_105)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:68:68)(43:68:68))
          (PORT RST (228:375:375)(228:375:375))
          (IOPATH CLK O (136:332:332)(136:332:332))
          (IOPATH RST O (73:153:153)(73:153:153))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (470))
        (SETUPHOLD(posedge I) (posedge CLK) (86:138:138)(-82:-80:-80))
        (SETUPHOLD(negedge I) (posedge CLK) (86:138:138)(-82:-80:-80))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:73:73)(-20:334:334))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:73:73)(-20:334:334))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:17:17))
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE SR\/shift_reg\<108\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 0 )( 0 ))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE SR\/shift_reg_109)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I ( 0 )( 0 ))
          (PORT RST (217:385:385)(217:385:385))
          (IOPATH CLK O (136:332:332)(136:332:332))
          (IOPATH RST O (73:153:153)(73:153:153))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (470))
        (SETUPHOLD(posedge I) (posedge CLK) (86:138:138)(-82:-80:-80))
        (SETUPHOLD(negedge I) (posedge CLK) (86:138:138)(-82:-80:-80))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:73:73)(-20:334:334))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:73:73)(-20:334:334))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:17:17))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE SR\/shift_reg_104)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:68:68)(43:68:68))
          (PORT RST (225:372:372)(225:372:372))
          (IOPATH CLK O (136:332:332)(136:332:332))
          (IOPATH RST O (73:153:153)(73:153:153))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (470))
        (SETUPHOLD(posedge I) (posedge CLK) (86:138:138)(-82:-80:-80))
        (SETUPHOLD(negedge I) (posedge CLK) (86:138:138)(-82:-80:-80))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:73:73)(-20:334:334))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:73:73)(-20:334:334))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:17:17))
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE SR\/shift_reg\<107\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 0 )( 0 ))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE SR\/shift_reg_108)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I ( 0 )( 0 ))
          (PORT RST (218:379:379)(218:379:379))
          (IOPATH CLK O (136:332:332)(136:332:332))
          (IOPATH RST O (73:153:153)(73:153:153))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (470))
        (SETUPHOLD(posedge I) (posedge CLK) (86:138:138)(-82:-80:-80))
        (SETUPHOLD(negedge I) (posedge CLK) (86:138:138)(-82:-80:-80))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:73:73)(-20:334:334))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:73:73)(-20:334:334))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:17:17))
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE u0\/SR\/shift_reg\<11\>\/INV_u0\/SR\/shift_reg_11CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE u0\/SR\/shift_reg\<11\>\/INV_u0\/SR\/shift_reg_15CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE u0\/SR\/shift_reg\<11\>\/INV_u0\/SR\/shift_reg_10CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE u0\/SR\/shift_reg\<11\>\/INV_u0\/SR\/shift_reg_14CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE u0\/SR\/shift_reg\<11\>\/INV_u0\/SR\/shift_reg_9CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE u0\/SR\/shift_reg\<11\>\/INV_u0\/SR\/shift_reg_13CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE u0\/SR\/shift_reg\<11\>\/INV_u0\/SR\/shift_reg_8CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE u0\/SR\/shift_reg\<11\>\/INV_u0\/SR\/shift_reg_12CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE u0\/SR\/shift_reg\<11\>\/u0\/SR\/shift_reg\<11\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (46:88:88)(46:88:88))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE u0\/SR\/shift_reg\<11\>\/u0\/SR\/shift_reg\<11\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (46:88:88)(46:88:88))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE u0\/SR\/shift_reg\<11\>\/u0\/SR\/shift_reg\<11\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (46:88:88)(46:88:88))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE u0\/SR\/shift_reg\<11\>\/u0\/SR\/shift_reg\<11\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (46:88:88)(46:88:88))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE SR\/shift_reg_11)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:68:68)(43:68:68))
          (PORT RST (229:430:430)(229:430:430))
          (IOPATH CLK O (136:332:332)(136:332:332))
          (IOPATH RST O (73:153:153)(73:153:153))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (470))
        (SETUPHOLD(posedge I) (posedge CLK) (86:138:138)(-82:-80:-80))
        (SETUPHOLD(negedge I) (posedge CLK) (86:138:138)(-82:-80:-80))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:73:73)(-20:334:334))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:73:73)(-20:334:334))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:17:17))
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE SR\/shift_reg\<14\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 0 )( 0 ))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE SR\/shift_reg_15)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I ( 0 )( 0 ))
          (PORT RST (218:402:402)(218:402:402))
          (IOPATH CLK O (136:332:332)(136:332:332))
          (IOPATH RST O (73:153:153)(73:153:153))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (470))
        (SETUPHOLD(posedge I) (posedge CLK) (86:138:138)(-82:-80:-80))
        (SETUPHOLD(negedge I) (posedge CLK) (86:138:138)(-82:-80:-80))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:73:73)(-20:334:334))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:73:73)(-20:334:334))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:17:17))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE SR\/shift_reg_10)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:68:68)(43:68:68))
          (PORT RST (235:400:400)(235:400:400))
          (IOPATH CLK O (136:332:332)(136:332:332))
          (IOPATH RST O (73:153:153)(73:153:153))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (470))
        (SETUPHOLD(posedge I) (posedge CLK) (86:138:138)(-82:-80:-80))
        (SETUPHOLD(negedge I) (posedge CLK) (86:138:138)(-82:-80:-80))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:73:73)(-20:334:334))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:73:73)(-20:334:334))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:17:17))
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE SR\/shift_reg\<13\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 0 )( 0 ))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE SR\/shift_reg_14)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I ( 0 )( 0 ))
          (PORT RST (224:405:405)(224:405:405))
          (IOPATH CLK O (136:332:332)(136:332:332))
          (IOPATH RST O (73:153:153)(73:153:153))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (470))
        (SETUPHOLD(posedge I) (posedge CLK) (86:138:138)(-82:-80:-80))
        (SETUPHOLD(negedge I) (posedge CLK) (86:138:138)(-82:-80:-80))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:73:73)(-20:334:334))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:73:73)(-20:334:334))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:17:17))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE SR\/shift_reg_9)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:68:68)(43:68:68))
          (PORT RST (228:375:375)(228:375:375))
          (IOPATH CLK O (136:332:332)(136:332:332))
          (IOPATH RST O (73:153:153)(73:153:153))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (470))
        (SETUPHOLD(posedge I) (posedge CLK) (86:138:138)(-82:-80:-80))
        (SETUPHOLD(negedge I) (posedge CLK) (86:138:138)(-82:-80:-80))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:73:73)(-20:334:334))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:73:73)(-20:334:334))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:17:17))
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE SR\/shift_reg\<12\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 0 )( 0 ))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE SR\/shift_reg_13)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I ( 0 )( 0 ))
          (PORT RST (217:385:385)(217:385:385))
          (IOPATH CLK O (136:332:332)(136:332:332))
          (IOPATH RST O (73:153:153)(73:153:153))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (470))
        (SETUPHOLD(posedge I) (posedge CLK) (86:138:138)(-82:-80:-80))
        (SETUPHOLD(negedge I) (posedge CLK) (86:138:138)(-82:-80:-80))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:73:73)(-20:334:334))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:73:73)(-20:334:334))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:17:17))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE SR\/shift_reg_8)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:68:68)(43:68:68))
          (PORT RST (225:372:372)(225:372:372))
          (IOPATH CLK O (136:332:332)(136:332:332))
          (IOPATH RST O (73:153:153)(73:153:153))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (470))
        (SETUPHOLD(posedge I) (posedge CLK) (86:138:138)(-82:-80:-80))
        (SETUPHOLD(negedge I) (posedge CLK) (86:138:138)(-82:-80:-80))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:73:73)(-20:334:334))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:73:73)(-20:334:334))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:17:17))
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE SR\/shift_reg\<11\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 0 )( 0 ))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE SR\/shift_reg_12)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I ( 0 )( 0 ))
          (PORT RST (218:379:379)(218:379:379))
          (IOPATH CLK O (136:332:332)(136:332:332))
          (IOPATH RST O (73:153:153)(73:153:153))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (470))
        (SETUPHOLD(posedge I) (posedge CLK) (86:138:138)(-82:-80:-80))
        (SETUPHOLD(negedge I) (posedge CLK) (86:138:138)(-82:-80:-80))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:73:73)(-20:334:334))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:73:73)(-20:334:334))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:17:17))
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE u0\/SR\/shift_reg\<3\>\/INV_u0\/SR\/shift_reg_3CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE u0\/SR\/shift_reg\<3\>\/INV_u0\/SR\/shift_reg_7CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE u0\/SR\/shift_reg\<3\>\/INV_u0\/SR\/shift_reg_2CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE u0\/SR\/shift_reg\<3\>\/INV_u0\/SR\/shift_reg_6CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE u0\/SR\/shift_reg\<3\>\/INV_u0\/SR\/shift_reg_1CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE u0\/SR\/shift_reg\<3\>\/INV_u0\/SR\/shift_reg_5CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE u0\/SR\/shift_reg\<3\>\/INV_u0\/SR\/shift_reg_0CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE u0\/SR\/shift_reg\<3\>\/INV_u0\/SR\/shift_reg_4CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE u0\/SR\/shift_reg\<3\>\/u0\/SR\/shift_reg\<3\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (46:88:88)(46:88:88))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE u0\/SR\/shift_reg\<3\>\/u0\/SR\/shift_reg\<3\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (46:88:88)(46:88:88))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE u0\/SR\/shift_reg\<3\>\/u0\/SR\/shift_reg\<3\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (46:88:88)(46:88:88))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE u0\/SR\/shift_reg\<3\>\/u0\/SR\/shift_reg\<3\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (46:88:88)(46:88:88))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE SR\/shift_reg_3)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:68:68)(43:68:68))
          (PORT RST (229:430:430)(229:430:430))
          (IOPATH CLK O (136:332:332)(136:332:332))
          (IOPATH RST O (73:153:153)(73:153:153))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (470))
        (SETUPHOLD(posedge I) (posedge CLK) (86:138:138)(-82:-80:-80))
        (SETUPHOLD(negedge I) (posedge CLK) (86:138:138)(-82:-80:-80))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:73:73)(-20:334:334))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:73:73)(-20:334:334))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:17:17))
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE SR\/shift_reg\<6\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 0 )( 0 ))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE SR\/shift_reg_7)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I ( 0 )( 0 ))
          (PORT RST (218:402:402)(218:402:402))
          (IOPATH CLK O (136:332:332)(136:332:332))
          (IOPATH RST O (73:153:153)(73:153:153))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (470))
        (SETUPHOLD(posedge I) (posedge CLK) (86:138:138)(-82:-80:-80))
        (SETUPHOLD(negedge I) (posedge CLK) (86:138:138)(-82:-80:-80))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:73:73)(-20:334:334))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:73:73)(-20:334:334))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:17:17))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE SR\/shift_reg_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:68:68)(43:68:68))
          (PORT RST (235:400:400)(235:400:400))
          (IOPATH CLK O (136:332:332)(136:332:332))
          (IOPATH RST O (73:153:153)(73:153:153))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (470))
        (SETUPHOLD(posedge I) (posedge CLK) (86:138:138)(-82:-80:-80))
        (SETUPHOLD(negedge I) (posedge CLK) (86:138:138)(-82:-80:-80))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:73:73)(-20:334:334))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:73:73)(-20:334:334))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:17:17))
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE SR\/shift_reg\<5\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 0 )( 0 ))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE SR\/shift_reg_6)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I ( 0 )( 0 ))
          (PORT RST (224:405:405)(224:405:405))
          (IOPATH CLK O (136:332:332)(136:332:332))
          (IOPATH RST O (73:153:153)(73:153:153))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (470))
        (SETUPHOLD(posedge I) (posedge CLK) (86:138:138)(-82:-80:-80))
        (SETUPHOLD(negedge I) (posedge CLK) (86:138:138)(-82:-80:-80))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:73:73)(-20:334:334))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:73:73)(-20:334:334))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:17:17))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE SR\/shift_reg_1)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:68:68)(43:68:68))
          (PORT RST (228:375:375)(228:375:375))
          (IOPATH CLK O (136:332:332)(136:332:332))
          (IOPATH RST O (73:153:153)(73:153:153))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (470))
        (SETUPHOLD(posedge I) (posedge CLK) (86:138:138)(-82:-80:-80))
        (SETUPHOLD(negedge I) (posedge CLK) (86:138:138)(-82:-80:-80))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:73:73)(-20:334:334))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:73:73)(-20:334:334))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:17:17))
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE SR\/shift_reg\<4\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 0 )( 0 ))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE SR\/shift_reg_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I ( 0 )( 0 ))
          (PORT RST (217:385:385)(217:385:385))
          (IOPATH CLK O (136:332:332)(136:332:332))
          (IOPATH RST O (73:153:153)(73:153:153))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (470))
        (SETUPHOLD(posedge I) (posedge CLK) (86:138:138)(-82:-80:-80))
        (SETUPHOLD(negedge I) (posedge CLK) (86:138:138)(-82:-80:-80))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:73:73)(-20:334:334))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:73:73)(-20:334:334))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:17:17))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE SR\/shift_reg_0)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:68:68)(43:68:68))
          (PORT RST (225:372:372)(225:372:372))
          (IOPATH CLK O (136:332:332)(136:332:332))
          (IOPATH RST O (73:153:153)(73:153:153))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (470))
        (SETUPHOLD(posedge I) (posedge CLK) (86:138:138)(-82:-80:-80))
        (SETUPHOLD(negedge I) (posedge CLK) (86:138:138)(-82:-80:-80))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:73:73)(-20:334:334))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:73:73)(-20:334:334))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:17:17))
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE SR\/shift_reg\<3\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 0 )( 0 ))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE SR\/shift_reg_4)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I ( 0 )( 0 ))
          (PORT RST (218:379:379)(218:379:379))
          (IOPATH CLK O (136:332:332)(136:332:332))
          (IOPATH RST O (73:153:153)(73:153:153))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (470))
        (SETUPHOLD(posedge I) (posedge CLK) (86:138:138)(-82:-80:-80))
        (SETUPHOLD(negedge I) (posedge CLK) (86:138:138)(-82:-80:-80))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:73:73)(-20:334:334))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:73:73)(-20:334:334))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:17:17))
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE u0\/SR\/shift_reg\<115\>\/INV_u0\/SR\/shift_reg_115CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE u0\/SR\/shift_reg\<115\>\/INV_u0\/SR\/shift_reg_119CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE u0\/SR\/shift_reg\<115\>\/INV_u0\/SR\/shift_reg_114CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE u0\/SR\/shift_reg\<115\>\/INV_u0\/SR\/shift_reg_118CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE u0\/SR\/shift_reg\<115\>\/INV_u0\/SR\/shift_reg_113CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE u0\/SR\/shift_reg\<115\>\/INV_u0\/SR\/shift_reg_117CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE u0\/SR\/shift_reg\<115\>\/INV_u0\/SR\/shift_reg_112CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE u0\/SR\/shift_reg\<115\>\/INV_u0\/SR\/shift_reg_116CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE u0\/SR\/shift_reg\<115\>\/u0\/SR\/shift_reg\<115\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (46:88:88)(46:88:88))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE u0\/SR\/shift_reg\<115\>\/u0\/SR\/shift_reg\<115\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (46:88:88)(46:88:88))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE u0\/SR\/shift_reg\<115\>\/u0\/SR\/shift_reg\<115\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (46:88:88)(46:88:88))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE u0\/SR\/shift_reg\<115\>\/u0\/SR\/shift_reg\<115\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (46:88:88)(46:88:88))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE SR\/shift_reg_115)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:68:68)(43:68:68))
          (PORT RST (229:430:430)(229:430:430))
          (IOPATH CLK O (136:332:332)(136:332:332))
          (IOPATH RST O (73:153:153)(73:153:153))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (470))
        (SETUPHOLD(posedge I) (posedge CLK) (86:138:138)(-82:-80:-80))
        (SETUPHOLD(negedge I) (posedge CLK) (86:138:138)(-82:-80:-80))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:73:73)(-20:334:334))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:73:73)(-20:334:334))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:17:17))
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE SR\/shift_reg\<118\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 0 )( 0 ))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE SR\/shift_reg_119)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I ( 0 )( 0 ))
          (PORT RST (218:402:402)(218:402:402))
          (IOPATH CLK O (136:332:332)(136:332:332))
          (IOPATH RST O (73:153:153)(73:153:153))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (470))
        (SETUPHOLD(posedge I) (posedge CLK) (86:138:138)(-82:-80:-80))
        (SETUPHOLD(negedge I) (posedge CLK) (86:138:138)(-82:-80:-80))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:73:73)(-20:334:334))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:73:73)(-20:334:334))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:17:17))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE SR\/shift_reg_114)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:68:68)(43:68:68))
          (PORT RST (235:400:400)(235:400:400))
          (IOPATH CLK O (136:332:332)(136:332:332))
          (IOPATH RST O (73:153:153)(73:153:153))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (470))
        (SETUPHOLD(posedge I) (posedge CLK) (86:138:138)(-82:-80:-80))
        (SETUPHOLD(negedge I) (posedge CLK) (86:138:138)(-82:-80:-80))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:73:73)(-20:334:334))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:73:73)(-20:334:334))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:17:17))
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE SR\/shift_reg\<117\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 0 )( 0 ))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE SR\/shift_reg_118)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I ( 0 )( 0 ))
          (PORT RST (224:405:405)(224:405:405))
          (IOPATH CLK O (136:332:332)(136:332:332))
          (IOPATH RST O (73:153:153)(73:153:153))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (470))
        (SETUPHOLD(posedge I) (posedge CLK) (86:138:138)(-82:-80:-80))
        (SETUPHOLD(negedge I) (posedge CLK) (86:138:138)(-82:-80:-80))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:73:73)(-20:334:334))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:73:73)(-20:334:334))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:17:17))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE SR\/shift_reg_113)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:68:68)(43:68:68))
          (PORT RST (228:375:375)(228:375:375))
          (IOPATH CLK O (136:332:332)(136:332:332))
          (IOPATH RST O (73:153:153)(73:153:153))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (470))
        (SETUPHOLD(posedge I) (posedge CLK) (86:138:138)(-82:-80:-80))
        (SETUPHOLD(negedge I) (posedge CLK) (86:138:138)(-82:-80:-80))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:73:73)(-20:334:334))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:73:73)(-20:334:334))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:17:17))
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE SR\/shift_reg\<116\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 0 )( 0 ))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE SR\/shift_reg_117)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I ( 0 )( 0 ))
          (PORT RST (217:385:385)(217:385:385))
          (IOPATH CLK O (136:332:332)(136:332:332))
          (IOPATH RST O (73:153:153)(73:153:153))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (470))
        (SETUPHOLD(posedge I) (posedge CLK) (86:138:138)(-82:-80:-80))
        (SETUPHOLD(negedge I) (posedge CLK) (86:138:138)(-82:-80:-80))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:73:73)(-20:334:334))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:73:73)(-20:334:334))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:17:17))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE SR\/shift_reg_112)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:68:68)(43:68:68))
          (PORT RST (225:372:372)(225:372:372))
          (IOPATH CLK O (136:332:332)(136:332:332))
          (IOPATH RST O (73:153:153)(73:153:153))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (470))
        (SETUPHOLD(posedge I) (posedge CLK) (86:138:138)(-82:-80:-80))
        (SETUPHOLD(negedge I) (posedge CLK) (86:138:138)(-82:-80:-80))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:73:73)(-20:334:334))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:73:73)(-20:334:334))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:17:17))
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE SR\/shift_reg\<115\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 0 )( 0 ))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE SR\/shift_reg_116)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I ( 0 )( 0 ))
          (PORT RST (218:379:379)(218:379:379))
          (IOPATH CLK O (136:332:332)(136:332:332))
          (IOPATH RST O (73:153:153)(73:153:153))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (470))
        (SETUPHOLD(posedge I) (posedge CLK) (86:138:138)(-82:-80:-80))
        (SETUPHOLD(negedge I) (posedge CLK) (86:138:138)(-82:-80:-80))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:73:73)(-20:334:334))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:73:73)(-20:334:334))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:17:17))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE u0\/dut_inputs\<22\>\/u0\/dut_inputs\<22\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:84:84)(54:84:84))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE u0\/dut_inputs\<22\>\/u0\/dut_inputs\<22\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:84:84)(54:84:84))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE u0\/dut_inputs\<22\>\/u0\/dut_inputs\<22\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:84:84)(54:84:84))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Mmux_dut_inputs\<22\>11)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (142:235:235)(142:235:235))
          (IOPATH ADR3 O (142:235:235)(142:235:235))
          (IOPATH ADR4 O (142:235:235)(142:235:235))
          (IOPATH ADR5 O (142:235:235)(142:235:235))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE Mmux_dut_inputs\<23\>11)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (IOPATH ADR0 O (129:214:214)(129:214:214))
          (IOPATH ADR1 O (129:214:214)(129:214:214))
          (IOPATH ADR4 O (129:214:214)(129:214:214))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Mmux_dut_inputs\<17\>11)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (142:235:235)(142:235:235))
          (IOPATH ADR3 O (142:235:235)(142:235:235))
          (IOPATH ADR4 O (142:235:235)(142:235:235))
          (IOPATH ADR5 O (142:235:235)(142:235:235))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE Mmux_dut_inputs\<18\>11)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (IOPATH ADR0 O (129:214:214)(129:214:214))
          (IOPATH ADR1 O (129:214:214)(129:214:214))
          (IOPATH ADR4 O (129:214:214)(129:214:214))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Mmux_dut_inputs\<20\>11)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (142:235:235)(142:235:235))
          (IOPATH ADR3 O (142:235:235)(142:235:235))
          (IOPATH ADR4 O (142:235:235)(142:235:235))
          (IOPATH ADR5 O (142:235:235)(142:235:235))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE Mmux_dut_inputs\<21\>11)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (IOPATH ADR0 O (129:214:214)(129:214:214))
          (IOPATH ADR1 O (129:214:214)(129:214:214))
          (IOPATH ADR4 O (129:214:214)(129:214:214))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE u0\/SR\/shift_reg\<51\>\/INV_u0\/SR\/shift_reg_51CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE u0\/SR\/shift_reg\<51\>\/INV_u0\/SR\/shift_reg_55CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE u0\/SR\/shift_reg\<51\>\/INV_u0\/SR\/shift_reg_50CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE u0\/SR\/shift_reg\<51\>\/INV_u0\/SR\/shift_reg_54CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE u0\/SR\/shift_reg\<51\>\/INV_u0\/SR\/shift_reg_49CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE u0\/SR\/shift_reg\<51\>\/INV_u0\/SR\/shift_reg_53CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE u0\/SR\/shift_reg\<51\>\/INV_u0\/SR\/shift_reg_48CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE u0\/SR\/shift_reg\<51\>\/INV_u0\/SR\/shift_reg_52CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE u0\/SR\/shift_reg\<51\>\/u0\/SR\/shift_reg\<51\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (38:59:59)(38:59:59))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE u0\/SR\/shift_reg\<51\>\/u0\/SR\/shift_reg\<51\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (38:59:59)(38:59:59))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE u0\/SR\/shift_reg\<51\>\/u0\/SR\/shift_reg\<51\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (38:59:59)(38:59:59))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE u0\/SR\/shift_reg\<51\>\/u0\/SR\/shift_reg\<51\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (38:59:59)(38:59:59))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE SR\/shift_reg_51)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:144:144)(64:144:144))
          (PORT I (56:107:107)(56:107:107))
          (PORT RST (151:292:292)(151:292:292))
          (IOPATH CLK O (136:332:332)(136:332:332))
          (IOPATH RST O (95:184:184)(95:184:184))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (470))
        (SETUPHOLD(posedge I) (posedge CLK) (100:143:143)(-60:50:50))
        (SETUPHOLD(negedge I) (posedge CLK) (100:143:143)(-60:50:50))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:518:518))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:518:518))
        (RECREM(negedge RST) (posedge CLK) (10:29:29)(-10))
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE SR\/shift_reg\<54\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 0 )( 0 ))
          (IOPATH ADR4 O (129:214:214)(129:214:214))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE SR\/shift_reg_55)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:144:144)(64:144:144))
          (PORT I ( 0 )( 0 ))
          (PORT RST (204:334:334)(204:334:334))
          (IOPATH CLK O (136:332:332)(136:332:332))
          (IOPATH RST O (95:184:184)(95:184:184))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (470))
        (SETUPHOLD(posedge I) (posedge CLK) (100:143:143)(-60:50:50))
        (SETUPHOLD(negedge I) (posedge CLK) (100:143:143)(-60:50:50))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:518:518))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:518:518))
        (RECREM(negedge RST) (posedge CLK) (10:29:29)(-10))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE SR\/shift_reg_50)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:144:144)(64:144:144))
          (PORT I (56:107:107)(56:107:107))
          (PORT RST (164:306:306)(164:306:306))
          (IOPATH CLK O (136:332:332)(136:332:332))
          (IOPATH RST O (95:184:184)(95:184:184))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (470))
        (SETUPHOLD(posedge I) (posedge CLK) (100:143:143)(-60:50:50))
        (SETUPHOLD(negedge I) (posedge CLK) (100:143:143)(-60:50:50))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:518:518))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:518:518))
        (RECREM(negedge RST) (posedge CLK) (10:29:29)(-10))
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE SR\/shift_reg\<53\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 0 )( 0 ))
          (IOPATH ADR4 O (129:214:214)(129:214:214))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE SR\/shift_reg_54)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:144:144)(64:144:144))
          (PORT I ( 0 )( 0 ))
          (PORT RST (190:372:372)(190:372:372))
          (IOPATH CLK O (136:332:332)(136:332:332))
          (IOPATH RST O (95:184:184)(95:184:184))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (470))
        (SETUPHOLD(posedge I) (posedge CLK) (100:143:143)(-60:50:50))
        (SETUPHOLD(negedge I) (posedge CLK) (100:143:143)(-60:50:50))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:518:518))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:518:518))
        (RECREM(negedge RST) (posedge CLK) (10:29:29)(-10))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE SR\/shift_reg_49)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:144:144)(64:144:144))
          (PORT I (56:107:107)(56:107:107))
          (PORT RST (196:340:340)(196:340:340))
          (IOPATH CLK O (136:332:332)(136:332:332))
          (IOPATH RST O (95:184:184)(95:184:184))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (470))
        (SETUPHOLD(posedge I) (posedge CLK) (100:143:143)(-60:50:50))
        (SETUPHOLD(negedge I) (posedge CLK) (100:143:143)(-60:50:50))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:518:518))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:518:518))
        (RECREM(negedge RST) (posedge CLK) (10:29:29)(-10))
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE SR\/shift_reg\<52\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 0 )( 0 ))
          (IOPATH ADR4 O (129:214:214)(129:214:214))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE SR\/shift_reg_53)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:144:144)(64:144:144))
          (PORT I ( 0 )( 0 ))
          (PORT RST (173:344:344)(173:344:344))
          (IOPATH CLK O (136:332:332)(136:332:332))
          (IOPATH RST O (95:184:184)(95:184:184))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (470))
        (SETUPHOLD(posedge I) (posedge CLK) (100:143:143)(-60:50:50))
        (SETUPHOLD(negedge I) (posedge CLK) (100:143:143)(-60:50:50))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:518:518))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:518:518))
        (RECREM(negedge RST) (posedge CLK) (10:29:29)(-10))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE SR\/shift_reg_48)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:144:144)(64:144:144))
          (PORT I (56:107:107)(56:107:107))
          (PORT RST (175:329:329)(175:329:329))
          (IOPATH CLK O (136:332:332)(136:332:332))
          (IOPATH RST O (95:184:184)(95:184:184))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (470))
        (SETUPHOLD(posedge I) (posedge CLK) (100:143:143)(-60:50:50))
        (SETUPHOLD(negedge I) (posedge CLK) (100:143:143)(-60:50:50))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:518:518))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:518:518))
        (RECREM(negedge RST) (posedge CLK) (10:29:29)(-10))
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE SR\/shift_reg\<51\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 0 )( 0 ))
          (IOPATH ADR4 O (129:214:214)(129:214:214))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE SR\/shift_reg_52)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:144:144)(64:144:144))
          (PORT I ( 0 )( 0 ))
          (PORT RST (164:294:294)(164:294:294))
          (IOPATH CLK O (136:332:332)(136:332:332))
          (IOPATH RST O (95:184:184)(95:184:184))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (470))
        (SETUPHOLD(posedge I) (posedge CLK) (100:143:143)(-60:50:50))
        (SETUPHOLD(negedge I) (posedge CLK) (100:143:143)(-60:50:50))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:518:518))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:518:518))
        (RECREM(negedge RST) (posedge CLK) (10:29:29)(-10))
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE u0\/SR\/shift_reg\<59\>\/INV_u0\/SR\/shift_reg_59CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE u0\/SR\/shift_reg\<59\>\/INV_u0\/SR\/shift_reg_58CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE u0\/SR\/shift_reg\<59\>\/INV_u0\/SR\/shift_reg_57CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE u0\/SR\/shift_reg\<59\>\/INV_u0\/SR\/shift_reg_56CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE u0\/SR\/shift_reg\<59\>\/u0\/SR\/shift_reg\<59\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:84:84)(54:84:84))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE u0\/SR\/shift_reg\<59\>\/u0\/SR\/shift_reg\<59\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:84:84)(54:84:84))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE u0\/SR\/shift_reg\<59\>\/u0\/SR\/shift_reg\<59\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:84:84)(54:84:84))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE SR\/shift_reg_59)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:144:144)(64:144:144))
          (PORT I (56:107:107)(56:107:107))
          (PORT RST (151:292:292)(151:292:292))
          (IOPATH CLK O (136:332:332)(136:332:332))
          (IOPATH RST O (95:184:184)(95:184:184))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (470))
        (SETUPHOLD(posedge I) (posedge CLK) (100:143:143)(-60:50:50))
        (SETUPHOLD(negedge I) (posedge CLK) (100:143:143)(-60:50:50))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:518:518))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:518:518))
        (RECREM(negedge RST) (posedge CLK) (10:29:29)(-10))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Mmux_dut_inputs\<56\>11)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (142:235:235)(142:235:235))
          (IOPATH ADR3 O (142:235:235)(142:235:235))
          (IOPATH ADR4 O (142:235:235)(142:235:235))
          (IOPATH ADR5 O (142:235:235)(142:235:235))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE Mmux_dut_inputs\<57\>11)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (IOPATH ADR0 O (129:214:214)(129:214:214))
          (IOPATH ADR1 O (129:214:214)(129:214:214))
          (IOPATH ADR4 O (129:214:214)(129:214:214))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE SR\/shift_reg_58)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:144:144)(64:144:144))
          (PORT I (56:107:107)(56:107:107))
          (PORT RST (164:306:306)(164:306:306))
          (IOPATH CLK O (136:332:332)(136:332:332))
          (IOPATH RST O (95:184:184)(95:184:184))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (470))
        (SETUPHOLD(posedge I) (posedge CLK) (100:143:143)(-60:50:50))
        (SETUPHOLD(negedge I) (posedge CLK) (100:143:143)(-60:50:50))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:518:518))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:518:518))
        (RECREM(negedge RST) (posedge CLK) (10:29:29)(-10))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Mmux_dut_inputs\<62\>11)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (142:235:235)(142:235:235))
          (IOPATH ADR3 O (142:235:235)(142:235:235))
          (IOPATH ADR4 O (142:235:235)(142:235:235))
          (IOPATH ADR5 O (142:235:235)(142:235:235))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE Mmux_dut_inputs\<63\>11)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (IOPATH ADR0 O (129:214:214)(129:214:214))
          (IOPATH ADR1 O (129:214:214)(129:214:214))
          (IOPATH ADR4 O (129:214:214)(129:214:214))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE SR\/shift_reg_57)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:144:144)(64:144:144))
          (PORT I (56:107:107)(56:107:107))
          (PORT RST (196:340:340)(196:340:340))
          (IOPATH CLK O (136:332:332)(136:332:332))
          (IOPATH RST O (95:184:184)(95:184:184))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (470))
        (SETUPHOLD(posedge I) (posedge CLK) (100:143:143)(-60:50:50))
        (SETUPHOLD(negedge I) (posedge CLK) (100:143:143)(-60:50:50))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:518:518))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:518:518))
        (RECREM(negedge RST) (posedge CLK) (10:29:29)(-10))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE SR\/shift_reg_56)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:144:144)(64:144:144))
          (PORT I (56:107:107)(56:107:107))
          (PORT RST (175:329:329)(175:329:329))
          (IOPATH CLK O (136:332:332)(136:332:332))
          (IOPATH RST O (95:184:184)(95:184:184))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (470))
        (SETUPHOLD(posedge I) (posedge CLK) (100:143:143)(-60:50:50))
        (SETUPHOLD(negedge I) (posedge CLK) (100:143:143)(-60:50:50))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:518:518))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:518:518))
        (RECREM(negedge RST) (posedge CLK) (10:29:29)(-10))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Mmux_dut_inputs\<48\>11)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (142:235:235)(142:235:235))
          (IOPATH ADR3 O (142:235:235)(142:235:235))
          (IOPATH ADR4 O (142:235:235)(142:235:235))
          (IOPATH ADR5 O (142:235:235)(142:235:235))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE Mmux_dut_inputs\<49\>11)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (IOPATH ADR0 O (129:214:214)(129:214:214))
          (IOPATH ADR1 O (129:214:214)(129:214:214))
          (IOPATH ADR4 O (129:214:214)(129:214:214))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE u0\/SR\/shift_reg\<123\>\/INV_u0\/SR\/shift_reg_123CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE u0\/SR\/shift_reg\<123\>\/INV_u0\/SR\/shift_reg_127CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE u0\/SR\/shift_reg\<123\>\/INV_u0\/SR\/shift_reg_122CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE u0\/SR\/shift_reg\<123\>\/INV_u0\/SR\/shift_reg_126CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE u0\/SR\/shift_reg\<123\>\/INV_u0\/SR\/shift_reg_121CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE u0\/SR\/shift_reg\<123\>\/INV_u0\/SR\/shift_reg_125CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE u0\/SR\/shift_reg\<123\>\/INV_u0\/SR\/shift_reg_120CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE u0\/SR\/shift_reg\<123\>\/INV_u0\/SR\/shift_reg_124CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE u0\/SR\/shift_reg\<123\>\/u0\/SR\/shift_reg\<123\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (38:59:59)(38:59:59))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE u0\/SR\/shift_reg\<123\>\/u0\/SR\/shift_reg\<123\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (38:59:59)(38:59:59))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE u0\/SR\/shift_reg\<123\>\/u0\/SR\/shift_reg\<123\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (38:59:59)(38:59:59))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE u0\/SR\/shift_reg\<123\>\/u0\/SR\/shift_reg\<123\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (38:59:59)(38:59:59))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE SR\/shift_reg_123)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:144:144)(64:144:144))
          (PORT I (56:107:107)(56:107:107))
          (PORT RST (151:292:292)(151:292:292))
          (IOPATH CLK O (136:332:332)(136:332:332))
          (IOPATH RST O (95:184:184)(95:184:184))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (470))
        (SETUPHOLD(posedge I) (posedge CLK) (100:143:143)(-60:50:50))
        (SETUPHOLD(negedge I) (posedge CLK) (100:143:143)(-60:50:50))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:518:518))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:518:518))
        (RECREM(negedge RST) (posedge CLK) (10:29:29)(-10))
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE SR\/shift_reg\<126\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 0 )( 0 ))
          (IOPATH ADR4 O (129:214:214)(129:214:214))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE SR\/shift_reg_127)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:144:144)(64:144:144))
          (PORT I ( 0 )( 0 ))
          (PORT RST (204:334:334)(204:334:334))
          (IOPATH CLK O (136:332:332)(136:332:332))
          (IOPATH RST O (95:184:184)(95:184:184))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (470))
        (SETUPHOLD(posedge I) (posedge CLK) (100:143:143)(-60:50:50))
        (SETUPHOLD(negedge I) (posedge CLK) (100:143:143)(-60:50:50))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:518:518))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:518:518))
        (RECREM(negedge RST) (posedge CLK) (10:29:29)(-10))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE SR\/shift_reg_122)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:144:144)(64:144:144))
          (PORT I (56:107:107)(56:107:107))
          (PORT RST (164:306:306)(164:306:306))
          (IOPATH CLK O (136:332:332)(136:332:332))
          (IOPATH RST O (95:184:184)(95:184:184))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (470))
        (SETUPHOLD(posedge I) (posedge CLK) (100:143:143)(-60:50:50))
        (SETUPHOLD(negedge I) (posedge CLK) (100:143:143)(-60:50:50))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:518:518))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:518:518))
        (RECREM(negedge RST) (posedge CLK) (10:29:29)(-10))
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE SR\/shift_reg\<125\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 0 )( 0 ))
          (IOPATH ADR4 O (129:214:214)(129:214:214))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE SR\/shift_reg_126)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:144:144)(64:144:144))
          (PORT I ( 0 )( 0 ))
          (PORT RST (190:372:372)(190:372:372))
          (IOPATH CLK O (136:332:332)(136:332:332))
          (IOPATH RST O (95:184:184)(95:184:184))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (470))
        (SETUPHOLD(posedge I) (posedge CLK) (100:143:143)(-60:50:50))
        (SETUPHOLD(negedge I) (posedge CLK) (100:143:143)(-60:50:50))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:518:518))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:518:518))
        (RECREM(negedge RST) (posedge CLK) (10:29:29)(-10))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE SR\/shift_reg_121)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:144:144)(64:144:144))
          (PORT I (56:107:107)(56:107:107))
          (PORT RST (196:340:340)(196:340:340))
          (IOPATH CLK O (136:332:332)(136:332:332))
          (IOPATH RST O (95:184:184)(95:184:184))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (470))
        (SETUPHOLD(posedge I) (posedge CLK) (100:143:143)(-60:50:50))
        (SETUPHOLD(negedge I) (posedge CLK) (100:143:143)(-60:50:50))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:518:518))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:518:518))
        (RECREM(negedge RST) (posedge CLK) (10:29:29)(-10))
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE SR\/shift_reg\<124\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 0 )( 0 ))
          (IOPATH ADR4 O (129:214:214)(129:214:214))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE SR\/shift_reg_125)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:144:144)(64:144:144))
          (PORT I ( 0 )( 0 ))
          (PORT RST (173:344:344)(173:344:344))
          (IOPATH CLK O (136:332:332)(136:332:332))
          (IOPATH RST O (95:184:184)(95:184:184))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (470))
        (SETUPHOLD(posedge I) (posedge CLK) (100:143:143)(-60:50:50))
        (SETUPHOLD(negedge I) (posedge CLK) (100:143:143)(-60:50:50))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:518:518))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:518:518))
        (RECREM(negedge RST) (posedge CLK) (10:29:29)(-10))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE SR\/shift_reg_120)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:144:144)(64:144:144))
          (PORT I (56:107:107)(56:107:107))
          (PORT RST (175:329:329)(175:329:329))
          (IOPATH CLK O (136:332:332)(136:332:332))
          (IOPATH RST O (95:184:184)(95:184:184))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (470))
        (SETUPHOLD(posedge I) (posedge CLK) (100:143:143)(-60:50:50))
        (SETUPHOLD(negedge I) (posedge CLK) (100:143:143)(-60:50:50))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:518:518))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:518:518))
        (RECREM(negedge RST) (posedge CLK) (10:29:29)(-10))
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE SR\/shift_reg\<123\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 0 )( 0 ))
          (IOPATH ADR4 O (129:214:214)(129:214:214))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE SR\/shift_reg_124)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:144:144)(64:144:144))
          (PORT I ( 0 )( 0 ))
          (PORT RST (164:294:294)(164:294:294))
          (IOPATH CLK O (136:332:332)(136:332:332))
          (IOPATH RST O (95:184:184)(95:184:184))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (470))
        (SETUPHOLD(posedge I) (posedge CLK) (100:143:143)(-60:50:50))
        (SETUPHOLD(negedge I) (posedge CLK) (100:143:143)(-60:50:50))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:518:518))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:518:518))
        (RECREM(negedge RST) (posedge CLK) (10:29:29)(-10))
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE u0\/SR\/shift_reg\<23\>\/INV_u0\/SR\/shift_reg_23CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE u0\/SR\/shift_reg\<23\>\/INV_u0\/SR\/shift_reg_27CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE u0\/SR\/shift_reg\<23\>\/INV_u0\/SR\/shift_reg_22CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE u0\/SR\/shift_reg\<23\>\/INV_u0\/SR\/shift_reg_26CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE u0\/SR\/shift_reg\<23\>\/INV_u0\/SR\/shift_reg_21CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE u0\/SR\/shift_reg\<23\>\/INV_u0\/SR\/shift_reg_25CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE u0\/SR\/shift_reg\<23\>\/INV_u0\/SR\/shift_reg_20CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE u0\/SR\/shift_reg\<23\>\/INV_u0\/SR\/shift_reg_24CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE u0\/SR\/shift_reg\<23\>\/u0\/SR\/shift_reg\<23\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (46:88:88)(46:88:88))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE u0\/SR\/shift_reg\<23\>\/u0\/SR\/shift_reg\<23\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (46:88:88)(46:88:88))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE u0\/SR\/shift_reg\<23\>\/u0\/SR\/shift_reg\<23\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (46:88:88)(46:88:88))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE u0\/SR\/shift_reg\<23\>\/u0\/SR\/shift_reg\<23\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (46:88:88)(46:88:88))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE SR\/shift_reg_23)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:68:68)(43:68:68))
          (PORT RST (229:430:430)(229:430:430))
          (IOPATH CLK O (136:332:332)(136:332:332))
          (IOPATH RST O (73:153:153)(73:153:153))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (470))
        (SETUPHOLD(posedge I) (posedge CLK) (86:138:138)(-82:-80:-80))
        (SETUPHOLD(negedge I) (posedge CLK) (86:138:138)(-82:-80:-80))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:73:73)(-20:334:334))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:73:73)(-20:334:334))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:17:17))
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE SR\/shift_reg\<26\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 0 )( 0 ))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE SR\/shift_reg_27)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I ( 0 )( 0 ))
          (PORT RST (218:402:402)(218:402:402))
          (IOPATH CLK O (136:332:332)(136:332:332))
          (IOPATH RST O (73:153:153)(73:153:153))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (470))
        (SETUPHOLD(posedge I) (posedge CLK) (86:138:138)(-82:-80:-80))
        (SETUPHOLD(negedge I) (posedge CLK) (86:138:138)(-82:-80:-80))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:73:73)(-20:334:334))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:73:73)(-20:334:334))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:17:17))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE SR\/shift_reg_22)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:68:68)(43:68:68))
          (PORT RST (235:400:400)(235:400:400))
          (IOPATH CLK O (136:332:332)(136:332:332))
          (IOPATH RST O (73:153:153)(73:153:153))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (470))
        (SETUPHOLD(posedge I) (posedge CLK) (86:138:138)(-82:-80:-80))
        (SETUPHOLD(negedge I) (posedge CLK) (86:138:138)(-82:-80:-80))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:73:73)(-20:334:334))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:73:73)(-20:334:334))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:17:17))
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE SR\/shift_reg\<25\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 0 )( 0 ))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE SR\/shift_reg_26)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I ( 0 )( 0 ))
          (PORT RST (224:405:405)(224:405:405))
          (IOPATH CLK O (136:332:332)(136:332:332))
          (IOPATH RST O (73:153:153)(73:153:153))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (470))
        (SETUPHOLD(posedge I) (posedge CLK) (86:138:138)(-82:-80:-80))
        (SETUPHOLD(negedge I) (posedge CLK) (86:138:138)(-82:-80:-80))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:73:73)(-20:334:334))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:73:73)(-20:334:334))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:17:17))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE SR\/shift_reg_21)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:68:68)(43:68:68))
          (PORT RST (228:375:375)(228:375:375))
          (IOPATH CLK O (136:332:332)(136:332:332))
          (IOPATH RST O (73:153:153)(73:153:153))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (470))
        (SETUPHOLD(posedge I) (posedge CLK) (86:138:138)(-82:-80:-80))
        (SETUPHOLD(negedge I) (posedge CLK) (86:138:138)(-82:-80:-80))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:73:73)(-20:334:334))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:73:73)(-20:334:334))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:17:17))
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE SR\/shift_reg\<24\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 0 )( 0 ))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE SR\/shift_reg_25)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I ( 0 )( 0 ))
          (PORT RST (217:385:385)(217:385:385))
          (IOPATH CLK O (136:332:332)(136:332:332))
          (IOPATH RST O (73:153:153)(73:153:153))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (470))
        (SETUPHOLD(posedge I) (posedge CLK) (86:138:138)(-82:-80:-80))
        (SETUPHOLD(negedge I) (posedge CLK) (86:138:138)(-82:-80:-80))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:73:73)(-20:334:334))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:73:73)(-20:334:334))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:17:17))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE SR\/shift_reg_20)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:68:68)(43:68:68))
          (PORT RST (225:372:372)(225:372:372))
          (IOPATH CLK O (136:332:332)(136:332:332))
          (IOPATH RST O (73:153:153)(73:153:153))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (470))
        (SETUPHOLD(posedge I) (posedge CLK) (86:138:138)(-82:-80:-80))
        (SETUPHOLD(negedge I) (posedge CLK) (86:138:138)(-82:-80:-80))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:73:73)(-20:334:334))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:73:73)(-20:334:334))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:17:17))
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE SR\/shift_reg\<23\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 0 )( 0 ))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE SR\/shift_reg_24)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I ( 0 )( 0 ))
          (PORT RST (218:379:379)(218:379:379))
          (IOPATH CLK O (136:332:332)(136:332:332))
          (IOPATH RST O (73:153:153)(73:153:153))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (470))
        (SETUPHOLD(posedge I) (posedge CLK) (86:138:138)(-82:-80:-80))
        (SETUPHOLD(negedge I) (posedge CLK) (86:138:138)(-82:-80:-80))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:73:73)(-20:334:334))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:73:73)(-20:334:334))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:17:17))
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE u0\/SR\/shift_reg\<19\>\/INV_u0\/SR\/shift_reg_19CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE u0\/SR\/shift_reg\<19\>\/INV_u0\/SR\/shift_reg_18CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE u0\/SR\/shift_reg\<19\>\/INV_u0\/SR\/shift_reg_17CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE u0\/SR\/shift_reg\<19\>\/INV_u0\/SR\/shift_reg_16CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE u0\/SR\/shift_reg\<19\>\/u0\/SR\/shift_reg\<19\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (64:119:119)(64:119:119))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE u0\/SR\/shift_reg\<19\>\/u0\/SR\/shift_reg\<19\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (64:119:119)(64:119:119))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE u0\/SR\/shift_reg\<19\>\/u0\/SR\/shift_reg\<19\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (64:119:119)(64:119:119))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE u0\/SR\/shift_reg\<19\>\/u0\/SR\/shift_reg\<19\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (64:119:119)(64:119:119))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE SR\/shift_reg_19)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:68:68)(43:68:68))
          (PORT RST (229:430:430)(229:430:430))
          (IOPATH CLK O (136:332:332)(136:332:332))
          (IOPATH RST O (73:153:153)(73:153:153))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (470))
        (SETUPHOLD(posedge I) (posedge CLK) (86:138:138)(-82:-80:-80))
        (SETUPHOLD(negedge I) (posedge CLK) (86:138:138)(-82:-80:-80))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:73:73)(-20:334:334))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:73:73)(-20:334:334))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:17:17))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Mmux_dut_inputs\<14\>11)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE Mmux_dut_inputs\<15\>11)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (IOPATH ADR0 O (139:218:218)(139:218:218))
          (IOPATH ADR1 O (139:218:218)(139:218:218))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE SR\/shift_reg_18)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:68:68)(43:68:68))
          (PORT RST (235:400:400)(235:400:400))
          (IOPATH CLK O (136:332:332)(136:332:332))
          (IOPATH RST O (73:153:153)(73:153:153))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (470))
        (SETUPHOLD(posedge I) (posedge CLK) (86:138:138)(-82:-80:-80))
        (SETUPHOLD(negedge I) (posedge CLK) (86:138:138)(-82:-80:-80))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:73:73)(-20:334:334))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:73:73)(-20:334:334))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:17:17))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Mmux_dut_inputs\<16\>11)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE Mmux_dut_inputs\<19\>11)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (IOPATH ADR0 O (139:218:218)(139:218:218))
          (IOPATH ADR1 O (139:218:218)(139:218:218))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE SR\/shift_reg_17)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:68:68)(43:68:68))
          (PORT RST (228:375:375)(228:375:375))
          (IOPATH CLK O (136:332:332)(136:332:332))
          (IOPATH RST O (73:153:153)(73:153:153))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (470))
        (SETUPHOLD(posedge I) (posedge CLK) (86:138:138)(-82:-80:-80))
        (SETUPHOLD(negedge I) (posedge CLK) (86:138:138)(-82:-80:-80))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:73:73)(-20:334:334))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:73:73)(-20:334:334))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:17:17))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Mmux_dut_inputs\<38\>11)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE Mmux_dut_inputs\<39\>11)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (IOPATH ADR0 O (139:218:218)(139:218:218))
          (IOPATH ADR1 O (139:218:218)(139:218:218))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE SR\/shift_reg_16)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:68:68)(43:68:68))
          (PORT RST (225:372:372)(225:372:372))
          (IOPATH CLK O (136:332:332)(136:332:332))
          (IOPATH RST O (73:153:153)(73:153:153))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (470))
        (SETUPHOLD(posedge I) (posedge CLK) (86:138:138)(-82:-80:-80))
        (SETUPHOLD(negedge I) (posedge CLK) (86:138:138)(-82:-80:-80))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:73:73)(-20:334:334))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:73:73)(-20:334:334))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:17:17))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Mmux_dut_inputs\<24\>11)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE Mmux_dut_inputs\<25\>11)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (IOPATH ADR0 O (139:218:218)(139:218:218))
          (IOPATH ADR1 O (139:218:218)(139:218:218))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE u0\/dut_inputs\<44\>\/u0\/dut_inputs\<44\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (64:119:119)(64:119:119))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE u0\/dut_inputs\<44\>\/u0\/dut_inputs\<44\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (64:119:119)(64:119:119))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE u0\/dut_inputs\<44\>\/u0\/dut_inputs\<44\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (64:119:119)(64:119:119))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE u0\/dut_inputs\<44\>\/u0\/dut_inputs\<44\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (64:119:119)(64:119:119))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Mmux_dut_inputs\<44\>11)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE Mmux_dut_inputs\<45\>11)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (IOPATH ADR0 O (139:218:218)(139:218:218))
          (IOPATH ADR1 O (139:218:218)(139:218:218))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Mmux_dut_inputs\<42\>11)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE Mmux_dut_inputs\<43\>11)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (IOPATH ADR0 O (139:218:218)(139:218:218))
          (IOPATH ADR1 O (139:218:218)(139:218:218))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Mmux_dut_inputs\<46\>11)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE Mmux_dut_inputs\<47\>11)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (IOPATH ADR0 O (139:218:218)(139:218:218))
          (IOPATH ADR1 O (139:218:218)(139:218:218))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Mmux_dut_inputs\<36\>11)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE Mmux_dut_inputs\<34\>11)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (IOPATH ADR0 O (139:218:218)(139:218:218))
          (IOPATH ADR1 O (139:218:218)(139:218:218))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE u0\/SR\/shift_reg\<75\>\/INV_u0\/SR\/shift_reg_75CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE u0\/SR\/shift_reg\<75\>\/INV_u0\/SR\/shift_reg_79CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE u0\/SR\/shift_reg\<75\>\/INV_u0\/SR\/shift_reg_74CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE u0\/SR\/shift_reg\<75\>\/INV_u0\/SR\/shift_reg_78CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE u0\/SR\/shift_reg\<75\>\/INV_u0\/SR\/shift_reg_73CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE u0\/SR\/shift_reg\<75\>\/INV_u0\/SR\/shift_reg_77CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE u0\/SR\/shift_reg\<75\>\/INV_u0\/SR\/shift_reg_72CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE u0\/SR\/shift_reg\<75\>\/INV_u0\/SR\/shift_reg_76CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE u0\/SR\/shift_reg\<75\>\/u0\/SR\/shift_reg\<75\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (46:88:88)(46:88:88))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE u0\/SR\/shift_reg\<75\>\/u0\/SR\/shift_reg\<75\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (46:88:88)(46:88:88))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE u0\/SR\/shift_reg\<75\>\/u0\/SR\/shift_reg\<75\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (46:88:88)(46:88:88))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE u0\/SR\/shift_reg\<75\>\/u0\/SR\/shift_reg\<75\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (46:88:88)(46:88:88))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE SR\/shift_reg_75)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:68:68)(43:68:68))
          (PORT RST (229:430:430)(229:430:430))
          (IOPATH CLK O (136:332:332)(136:332:332))
          (IOPATH RST O (73:153:153)(73:153:153))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (470))
        (SETUPHOLD(posedge I) (posedge CLK) (86:138:138)(-82:-80:-80))
        (SETUPHOLD(negedge I) (posedge CLK) (86:138:138)(-82:-80:-80))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:73:73)(-20:334:334))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:73:73)(-20:334:334))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:17:17))
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE SR\/shift_reg\<78\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 0 )( 0 ))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE SR\/shift_reg_79)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I ( 0 )( 0 ))
          (PORT RST (218:402:402)(218:402:402))
          (IOPATH CLK O (136:332:332)(136:332:332))
          (IOPATH RST O (73:153:153)(73:153:153))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (470))
        (SETUPHOLD(posedge I) (posedge CLK) (86:138:138)(-82:-80:-80))
        (SETUPHOLD(negedge I) (posedge CLK) (86:138:138)(-82:-80:-80))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:73:73)(-20:334:334))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:73:73)(-20:334:334))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:17:17))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE SR\/shift_reg_74)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:68:68)(43:68:68))
          (PORT RST (235:400:400)(235:400:400))
          (IOPATH CLK O (136:332:332)(136:332:332))
          (IOPATH RST O (73:153:153)(73:153:153))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (470))
        (SETUPHOLD(posedge I) (posedge CLK) (86:138:138)(-82:-80:-80))
        (SETUPHOLD(negedge I) (posedge CLK) (86:138:138)(-82:-80:-80))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:73:73)(-20:334:334))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:73:73)(-20:334:334))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:17:17))
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE SR\/shift_reg\<77\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 0 )( 0 ))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE SR\/shift_reg_78)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I ( 0 )( 0 ))
          (PORT RST (224:405:405)(224:405:405))
          (IOPATH CLK O (136:332:332)(136:332:332))
          (IOPATH RST O (73:153:153)(73:153:153))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (470))
        (SETUPHOLD(posedge I) (posedge CLK) (86:138:138)(-82:-80:-80))
        (SETUPHOLD(negedge I) (posedge CLK) (86:138:138)(-82:-80:-80))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:73:73)(-20:334:334))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:73:73)(-20:334:334))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:17:17))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE SR\/shift_reg_73)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:68:68)(43:68:68))
          (PORT RST (228:375:375)(228:375:375))
          (IOPATH CLK O (136:332:332)(136:332:332))
          (IOPATH RST O (73:153:153)(73:153:153))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (470))
        (SETUPHOLD(posedge I) (posedge CLK) (86:138:138)(-82:-80:-80))
        (SETUPHOLD(negedge I) (posedge CLK) (86:138:138)(-82:-80:-80))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:73:73)(-20:334:334))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:73:73)(-20:334:334))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:17:17))
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE SR\/shift_reg\<76\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 0 )( 0 ))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE SR\/shift_reg_77)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I ( 0 )( 0 ))
          (PORT RST (217:385:385)(217:385:385))
          (IOPATH CLK O (136:332:332)(136:332:332))
          (IOPATH RST O (73:153:153)(73:153:153))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (470))
        (SETUPHOLD(posedge I) (posedge CLK) (86:138:138)(-82:-80:-80))
        (SETUPHOLD(negedge I) (posedge CLK) (86:138:138)(-82:-80:-80))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:73:73)(-20:334:334))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:73:73)(-20:334:334))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:17:17))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE SR\/shift_reg_72)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:68:68)(43:68:68))
          (PORT RST (225:372:372)(225:372:372))
          (IOPATH CLK O (136:332:332)(136:332:332))
          (IOPATH RST O (73:153:153)(73:153:153))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (470))
        (SETUPHOLD(posedge I) (posedge CLK) (86:138:138)(-82:-80:-80))
        (SETUPHOLD(negedge I) (posedge CLK) (86:138:138)(-82:-80:-80))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:73:73)(-20:334:334))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:73:73)(-20:334:334))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:17:17))
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE SR\/shift_reg\<75\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 0 )( 0 ))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE SR\/shift_reg_76)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I ( 0 )( 0 ))
          (PORT RST (218:379:379)(218:379:379))
          (IOPATH CLK O (136:332:332)(136:332:332))
          (IOPATH RST O (73:153:153)(73:153:153))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (470))
        (SETUPHOLD(posedge I) (posedge CLK) (86:138:138)(-82:-80:-80))
        (SETUPHOLD(negedge I) (posedge CLK) (86:138:138)(-82:-80:-80))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:73:73)(-20:334:334))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:73:73)(-20:334:334))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:17:17))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE u0\/dut_inputs\<6\>\/u0\/dut_inputs\<6\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (64:119:119)(64:119:119))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE u0\/dut_inputs\<6\>\/u0\/dut_inputs\<6\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (64:119:119)(64:119:119))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE u0\/dut_inputs\<6\>\/u0\/dut_inputs\<6\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (64:119:119)(64:119:119))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE u0\/dut_inputs\<6\>\/u0\/dut_inputs\<6\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (64:119:119)(64:119:119))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Mmux_dut_inputs\<6\>11)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE Mmux_dut_inputs\<7\>11)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (IOPATH ADR0 O (139:218:218)(139:218:218))
          (IOPATH ADR1 O (139:218:218)(139:218:218))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Mmux_dut_inputs\<54\>11)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE Mmux_dut_inputs\<55\>11)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (IOPATH ADR0 O (139:218:218)(139:218:218))
          (IOPATH ADR1 O (139:218:218)(139:218:218))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Mmux_dut_inputs\<50\>11)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE Mmux_dut_inputs\<51\>11)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (IOPATH ADR0 O (139:218:218)(139:218:218))
          (IOPATH ADR1 O (139:218:218)(139:218:218))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Mmux_dut_inputs\<10\>11)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE Mmux_dut_inputs\<11\>11)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (IOPATH ADR0 O (139:218:218)(139:218:218))
          (IOPATH ADR1 O (139:218:218)(139:218:218))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE u0\/dut_inputs\<60\>\/u0\/dut_inputs\<60\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (64:119:119)(64:119:119))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE u0\/dut_inputs\<60\>\/u0\/dut_inputs\<60\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (64:119:119)(64:119:119))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Mmux_dut_inputs\<60\>11)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE Mmux_dut_inputs\<61\>11)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (IOPATH ADR0 O (139:218:218)(139:218:218))
          (IOPATH ADR1 O (139:218:218)(139:218:218))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Mmux_dut_inputs\<58\>11)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE Mmux_dut_inputs\<59\>11)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (IOPATH ADR0 O (139:218:218)(139:218:218))
          (IOPATH ADR1 O (139:218:218)(139:218:218))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE u0\/dut_inputs\<35\>\/u0\/dut_inputs\<35\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (48:92:92)(48:92:92))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Mmux_dut_inputs\<35\>11)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (156:254:254)(156:254:254))
          (IOPATH ADR3 O (156:254:254)(156:254:254))
          (IOPATH ADR4 O (156:254:254)(156:254:254))
          (IOPATH ADR5 O (156:254:254)(156:254:254))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE Mmux_dut_inputs\<37\>11)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (IOPATH ADR0 O (143:234:234)(143:234:234))
          (IOPATH ADR1 O (143:234:234)(143:234:234))
          (IOPATH ADR4 O (143:234:234)(143:234:234))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE u0\/SR\/shift_reg\<71\>\/INV_u0\/SR\/shift_reg_71CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE u0\/SR\/shift_reg\<71\>\/INV_u0\/SR\/shift_reg_70CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE u0\/SR\/shift_reg\<71\>\/INV_u0\/SR\/shift_reg_69CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE u0\/SR\/shift_reg\<71\>\/INV_u0\/SR\/shift_reg_68CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE SR\/shift_reg_71)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:193:193)(98:193:193))
          (PORT I (53:119:119)(53:119:119))
          (PORT RST (198:392:392)(198:392:392))
          (IOPATH CLK O (136:332:332)(136:332:332))
          (IOPATH RST O (85:183:183)(85:183:183))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (470))
        (SETUPHOLD(posedge I) (posedge CLK) (100:148:148)(-92:-91:-91))
        (SETUPHOLD(negedge I) (posedge CLK) (100:148:148)(-92:-91:-91))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:72:72)(230:541:541))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:72:72)(230:541:541))
        (RECREM(negedge RST) (posedge CLK) (5:11:11)(0))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE SR\/shift_reg_70)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:193:193)(98:193:193))
          (PORT I (53:119:119)(53:119:119))
          (PORT RST (199:383:383)(199:383:383))
          (IOPATH CLK O (136:332:332)(136:332:332))
          (IOPATH RST O (85:183:183)(85:183:183))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (470))
        (SETUPHOLD(posedge I) (posedge CLK) (100:148:148)(-92:-91:-91))
        (SETUPHOLD(negedge I) (posedge CLK) (100:148:148)(-92:-91:-91))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:72:72)(230:541:541))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:72:72)(230:541:541))
        (RECREM(negedge RST) (posedge CLK) (5:11:11)(0))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE SR\/shift_reg_69)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:193:193)(98:193:193))
          (PORT I (53:119:119)(53:119:119))
          (PORT RST (237:372:372)(237:372:372))
          (IOPATH CLK O (136:332:332)(136:332:332))
          (IOPATH RST O (85:183:183)(85:183:183))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (470))
        (SETUPHOLD(posedge I) (posedge CLK) (100:148:148)(-92:-91:-91))
        (SETUPHOLD(negedge I) (posedge CLK) (100:148:148)(-92:-91:-91))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:72:72)(230:541:541))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:72:72)(230:541:541))
        (RECREM(negedge RST) (posedge CLK) (5:11:11)(0))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE SR\/shift_reg_68)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:193:193)(98:193:193))
          (PORT I (53:119:119)(53:119:119))
          (PORT RST (189:350:350)(189:350:350))
          (IOPATH CLK O (136:332:332)(136:332:332))
          (IOPATH RST O (85:183:183)(85:183:183))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (470))
        (SETUPHOLD(posedge I) (posedge CLK) (100:148:148)(-92:-91:-91))
        (SETUPHOLD(negedge I) (posedge CLK) (100:148:148)(-92:-91:-91))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:72:72)(230:541:541))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:72:72)(230:541:541))
        (RECREM(negedge RST) (posedge CLK) (5:11:11)(0))
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE u0\/SR\/shift_reg\<39\>\/INV_u0\/SR\/shift_reg_39CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE u0\/SR\/shift_reg\<39\>\/INV_u0\/SR\/shift_reg_103CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE u0\/SR\/shift_reg\<39\>\/INV_u0\/SR\/shift_reg_38CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE u0\/SR\/shift_reg\<39\>\/INV_u0\/SR\/shift_reg_102CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE u0\/SR\/shift_reg\<39\>\/INV_u0\/SR\/shift_reg_37CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE u0\/SR\/shift_reg\<39\>\/INV_u0\/SR\/shift_reg_101CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE u0\/SR\/shift_reg\<39\>\/INV_u0\/SR\/shift_reg_36CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE u0\/SR\/shift_reg\<39\>\/INV_u0\/SR\/shift_reg_100CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE u0\/SR\/shift_reg\<39\>\/u0\/SR\/shift_reg\<39\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (46:88:88)(46:88:88))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE u0\/SR\/shift_reg\<39\>\/u0\/SR\/shift_reg\<39\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (46:88:88)(46:88:88))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE u0\/SR\/shift_reg\<39\>\/u0\/SR\/shift_reg\<39\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (46:88:88)(46:88:88))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE u0\/SR\/shift_reg\<39\>\/u0\/SR\/shift_reg\<39\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (46:88:88)(46:88:88))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE SR\/shift_reg_39)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:68:68)(43:68:68))
          (PORT RST (229:430:430)(229:430:430))
          (IOPATH CLK O (136:332:332)(136:332:332))
          (IOPATH RST O (73:153:153)(73:153:153))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (470))
        (SETUPHOLD(posedge I) (posedge CLK) (86:138:138)(-82:-80:-80))
        (SETUPHOLD(negedge I) (posedge CLK) (86:138:138)(-82:-80:-80))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:73:73)(-20:334:334))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:73:73)(-20:334:334))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:17:17))
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE SR\/shift_reg\<102\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 0 )( 0 ))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE SR\/shift_reg_103)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I ( 0 )( 0 ))
          (PORT RST (218:402:402)(218:402:402))
          (IOPATH CLK O (136:332:332)(136:332:332))
          (IOPATH RST O (73:153:153)(73:153:153))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (470))
        (SETUPHOLD(posedge I) (posedge CLK) (86:138:138)(-82:-80:-80))
        (SETUPHOLD(negedge I) (posedge CLK) (86:138:138)(-82:-80:-80))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:73:73)(-20:334:334))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:73:73)(-20:334:334))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:17:17))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE SR\/shift_reg_38)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:68:68)(43:68:68))
          (PORT RST (235:400:400)(235:400:400))
          (IOPATH CLK O (136:332:332)(136:332:332))
          (IOPATH RST O (73:153:153)(73:153:153))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (470))
        (SETUPHOLD(posedge I) (posedge CLK) (86:138:138)(-82:-80:-80))
        (SETUPHOLD(negedge I) (posedge CLK) (86:138:138)(-82:-80:-80))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:73:73)(-20:334:334))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:73:73)(-20:334:334))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:17:17))
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE SR\/shift_reg\<101\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 0 )( 0 ))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE SR\/shift_reg_102)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I ( 0 )( 0 ))
          (PORT RST (224:405:405)(224:405:405))
          (IOPATH CLK O (136:332:332)(136:332:332))
          (IOPATH RST O (73:153:153)(73:153:153))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (470))
        (SETUPHOLD(posedge I) (posedge CLK) (86:138:138)(-82:-80:-80))
        (SETUPHOLD(negedge I) (posedge CLK) (86:138:138)(-82:-80:-80))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:73:73)(-20:334:334))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:73:73)(-20:334:334))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:17:17))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE SR\/shift_reg_37)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:68:68)(43:68:68))
          (PORT RST (228:375:375)(228:375:375))
          (IOPATH CLK O (136:332:332)(136:332:332))
          (IOPATH RST O (73:153:153)(73:153:153))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (470))
        (SETUPHOLD(posedge I) (posedge CLK) (86:138:138)(-82:-80:-80))
        (SETUPHOLD(negedge I) (posedge CLK) (86:138:138)(-82:-80:-80))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:73:73)(-20:334:334))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:73:73)(-20:334:334))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:17:17))
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE SR\/shift_reg\<100\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 0 )( 0 ))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE SR\/shift_reg_101)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I ( 0 )( 0 ))
          (PORT RST (217:385:385)(217:385:385))
          (IOPATH CLK O (136:332:332)(136:332:332))
          (IOPATH RST O (73:153:153)(73:153:153))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (470))
        (SETUPHOLD(posedge I) (posedge CLK) (86:138:138)(-82:-80:-80))
        (SETUPHOLD(negedge I) (posedge CLK) (86:138:138)(-82:-80:-80))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:73:73)(-20:334:334))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:73:73)(-20:334:334))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:17:17))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE SR\/shift_reg_36)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:68:68)(43:68:68))
          (PORT RST (225:372:372)(225:372:372))
          (IOPATH CLK O (136:332:332)(136:332:332))
          (IOPATH RST O (73:153:153)(73:153:153))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (470))
        (SETUPHOLD(posedge I) (posedge CLK) (86:138:138)(-82:-80:-80))
        (SETUPHOLD(negedge I) (posedge CLK) (86:138:138)(-82:-80:-80))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:73:73)(-20:334:334))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:73:73)(-20:334:334))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:17:17))
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE SR\/shift_reg\<99\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 0 )( 0 ))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE SR\/shift_reg_100)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I ( 0 )( 0 ))
          (PORT RST (218:379:379)(218:379:379))
          (IOPATH CLK O (136:332:332)(136:332:332))
          (IOPATH RST O (73:153:153)(73:153:153))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (470))
        (SETUPHOLD(posedge I) (posedge CLK) (86:138:138)(-82:-80:-80))
        (SETUPHOLD(negedge I) (posedge CLK) (86:138:138)(-82:-80:-80))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:73:73)(-20:334:334))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:73:73)(-20:334:334))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:17:17))
      )
  )
)
