// Seed: 4263365249
module module_0;
  logic id_1;
  assign id_1 = -1;
  wire id_2, id_3, id_4;
  logic id_5 = id_5[1 : 1];
  if (1 & -1) assign id_1 = id_3;
endmodule
program module_1 #(
    parameter id_3 = 32'd5
) (
    output tri0 id_0,
    input supply0 id_1,
    input tri1 id_2[1 : "" | 'b0 ==  id_3],
    output wand _id_3
);
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endprogram
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  notif1 primCall (id_2, id_3, id_4);
  module_0 modCall_1 ();
  input wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_5, id_6, id_7;
endmodule
