{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1385406763095 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1385406763096 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 25 14:12:42 2013 " "Processing started: Mon Nov 25 14:12:42 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1385406763096 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1385406763096 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off AVUS -c AVUS " "Command: quartus_map --read_settings_files=on --write_settings_files=off AVUS -c AVUS" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1385406763096 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1385406763999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de270/sdram/sdram_wr_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file de270/sdram/sdram_wr_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_WR_FIFO " "Found entity 1: Sdram_WR_FIFO" {  } { { "DE270/SDRAM/Sdram_WR_FIFO.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_WR_FIFO.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385406764184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385406764184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de270/sdram/sdram_rd_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file de270/sdram/sdram_rd_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_RD_FIFO " "Found entity 1: Sdram_RD_FIFO" {  } { { "DE270/SDRAM/Sdram_RD_FIFO.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_RD_FIFO.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385406764196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385406764196 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Sdram_Control.v(320) " "Verilog HDL warning at Sdram_Control.v(320): extended using \"x\" or \"z\"" {  } { { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 320 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1385406764204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de270/sdram/sdram_control.v 1 1 " "Found 1 design units, including 1 entities, in source file de270/sdram/sdram_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_Control " "Found entity 1: Sdram_Control" {  } { { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385406764205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385406764205 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 sdr_data_path.v(68) " "Verilog HDL Expression warning at sdr_data_path.v(68): truncated literal to match 1 bits" {  } { { "DE270/SDRAM/sdr_data_path.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/sdr_data_path.v" 68 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1385406764212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de270/sdram/sdr_data_path.v 1 1 " "Found 1 design units, including 1 entities, in source file de270/sdram/sdr_data_path.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdr_data_path " "Found entity 1: sdr_data_path" {  } { { "DE270/SDRAM/sdr_data_path.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/sdr_data_path.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385406764213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385406764213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de270/sdram/control_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file de270/sdram/control_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_interface " "Found entity 1: control_interface" {  } { { "DE270/SDRAM/control_interface.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/control_interface.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385406764220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385406764220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de270/sdram/command.v 1 1 " "Found 1 design units, including 1 entities, in source file de270/sdram/command.v" { { "Info" "ISGN_ENTITY_NAME" "1 command " "Found entity 1: command" {  } { { "DE270/SDRAM/command.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/command.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385406764228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385406764228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de270/vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file de270/vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Controller " "Found entity 1: VGA_Controller" {  } { { "DE270/VGA_Controller.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/VGA_Controller.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385406764236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385406764236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de270/seg7_lut_8.v 1 1 " "Found 1 design units, including 1 entities, in source file de270/seg7_lut_8.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7_LUT_8 " "Found entity 1: SEG7_LUT_8" {  } { { "DE270/SEG7_LUT_8.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SEG7_LUT_8.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385406764241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385406764241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de270/seg7_lut.v 1 1 " "Found 1 design units, including 1 entities, in source file de270/seg7_lut.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7_LUT " "Found entity 1: SEG7_LUT" {  } { { "DE270/SEG7_LUT.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SEG7_LUT.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385406764246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385406764246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de270/sdram_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file de270/sdram_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_pll " "Found entity 1: sdram_pll" {  } { { "DE270/sdram_pll.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/sdram_pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385406764253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385406764253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de270/reset_delay.v 1 1 " "Found 1 design units, including 1 entities, in source file de270/reset_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reset_Delay " "Found entity 1: Reset_Delay" {  } { { "DE270/Reset_Delay.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/Reset_Delay.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385406764259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385406764259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de270/raw2rgb.v 1 1 " "Found 1 design units, including 1 entities, in source file de270/raw2rgb.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAW2RGB " "Found entity 1: RAW2RGB" {  } { { "DE270/RAW2RGB.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/RAW2RGB.v" 131 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385406764269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385406764269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de270/line_buffer1.v 1 1 " "Found 1 design units, including 1 entities, in source file de270/line_buffer1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Line_Buffer1 " "Found entity 1: Line_Buffer1" {  } { { "DE270/Line_Buffer1.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/Line_Buffer1.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385406764276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385406764276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de270/line_buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file de270/line_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Line_Buffer " "Found entity 1: Line_Buffer" {  } { { "DE270/Line_Buffer.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/Line_Buffer.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385406764282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385406764282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de270/i2c_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file de270/i2c_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_Controller " "Found entity 1: I2C_Controller" {  } { { "DE270/I2C_Controller.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/I2C_Controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385406764289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385406764289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de270/i2c_ccd_config.v 1 1 " "Found 1 design units, including 1 entities, in source file de270/i2c_ccd_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_CCD_Config " "Found entity 1: I2C_CCD_Config" {  } { { "DE270/I2C_CCD_Config.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/I2C_CCD_Config.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385406764297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385406764297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de270/ccd_capture.v 1 1 " "Found 1 design units, including 1 entities, in source file de270/ccd_capture.v" { { "Info" "ISGN_ENTITY_NAME" "1 CCD_Capture " "Found entity 1: CCD_Capture" {  } { { "DE270/CCD_Capture.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/CCD_Capture.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385406764305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385406764305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de270/synthesis/submodules/de270_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file de270/synthesis/submodules/de270_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE270_uart_tx " "Found entity 1: DE270_uart_tx" {  } { { "DE270/synthesis/submodules/DE270_uart.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385406764315 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE270_uart_rx_stimulus_source " "Found entity 2: DE270_uart_rx_stimulus_source" {  } { { "DE270/synthesis/submodules/DE270_uart.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_uart.v" 193 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385406764315 ""} { "Info" "ISGN_ENTITY_NAME" "3 DE270_uart_rx " "Found entity 3: DE270_uart_rx" {  } { { "DE270/synthesis/submodules/DE270_uart.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_uart.v" 286 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385406764315 ""} { "Info" "ISGN_ENTITY_NAME" "4 DE270_uart_regs " "Found entity 4: DE270_uart_regs" {  } { { "DE270/synthesis/submodules/DE270_uart.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_uart.v" 544 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385406764315 ""} { "Info" "ISGN_ENTITY_NAME" "5 DE270_uart " "Found entity 5: DE270_uart" {  } { { "DE270/synthesis/submodules/DE270_uart.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_uart.v" 832 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385406764315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385406764315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de270/synthesis/submodules/de270_tristate_bridge_pinsharer_0_pin_sharer.sv 1 1 " "Found 1 design units, including 1 entities, in source file de270/synthesis/submodules/de270_tristate_bridge_pinsharer_0_pin_sharer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE270_tristate_bridge_pinSharer_0_pin_sharer " "Found entity 1: DE270_tristate_bridge_pinSharer_0_pin_sharer" {  } { { "DE270/synthesis/submodules/DE270_tristate_bridge_pinSharer_0_pin_sharer.sv" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_tristate_bridge_pinSharer_0_pin_sharer.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385406764322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385406764322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de270/synthesis/submodules/de270_tristate_bridge_pinsharer_0_arbiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file de270/synthesis/submodules/de270_tristate_bridge_pinsharer_0_arbiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE270_tristate_bridge_pinSharer_0_arbiter " "Found entity 1: DE270_tristate_bridge_pinSharer_0_arbiter" {  } { { "DE270/synthesis/submodules/DE270_tristate_bridge_pinSharer_0_arbiter.sv" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_tristate_bridge_pinSharer_0_arbiter.sv" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385406764327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385406764327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de270/synthesis/submodules/de270_tristate_bridge_pinsharer_0.v 1 1 " "Found 1 design units, including 1 entities, in source file de270/synthesis/submodules/de270_tristate_bridge_pinsharer_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE270_tristate_bridge_pinSharer_0 " "Found entity 1: DE270_tristate_bridge_pinSharer_0" {  } { { "DE270/synthesis/submodules/DE270_tristate_bridge_pinSharer_0.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_tristate_bridge_pinSharer_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385406764333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385406764333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de270/synthesis/submodules/de270_tristate_bridge_bridge_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file de270/synthesis/submodules/de270_tristate_bridge_bridge_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE270_tristate_bridge_bridge_0 " "Found entity 1: DE270_tristate_bridge_bridge_0" {  } { { "DE270/synthesis/submodules/DE270_tristate_bridge_bridge_0.sv" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_tristate_bridge_bridge_0.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385406764339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385406764339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de270/synthesis/submodules/de270_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file de270/synthesis/submodules/de270_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE270_timer " "Found entity 1: DE270_timer" {  } { { "DE270/synthesis/submodules/DE270_timer.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385406764346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385406764346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de270/synthesis/submodules/de270_sysid.v 1 1 " "Found 1 design units, including 1 entities, in source file de270/synthesis/submodules/de270_sysid.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE270_sysid " "Found entity 1: DE270_sysid" {  } { { "DE270/synthesis/submodules/DE270_sysid.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_sysid.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385406764351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385406764351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de270/synthesis/submodules/de270_ssram.v 1 1 " "Found 1 design units, including 1 entities, in source file de270/synthesis/submodules/de270_ssram.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE270_ssram " "Found entity 1: DE270_ssram" {  } { { "DE270/synthesis/submodules/DE270_ssram.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_ssram.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385406764358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385406764358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de270/synthesis/submodules/de270_rsp_xbar_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file de270/synthesis/submodules/de270_rsp_xbar_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE270_rsp_xbar_mux_001 " "Found entity 1: DE270_rsp_xbar_mux_001" {  } { { "DE270/synthesis/submodules/DE270_rsp_xbar_mux_001.sv" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_rsp_xbar_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385406764365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385406764365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de270/synthesis/submodules/de270_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de270/synthesis/submodules/de270_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE270_rsp_xbar_mux " "Found entity 1: DE270_rsp_xbar_mux" {  } { { "DE270/synthesis/submodules/DE270_rsp_xbar_mux.sv" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385406764372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385406764372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de270/synthesis/submodules/de270_rsp_xbar_demux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file de270/synthesis/submodules/de270_rsp_xbar_demux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE270_rsp_xbar_demux_003 " "Found entity 1: DE270_rsp_xbar_demux_003" {  } { { "DE270/synthesis/submodules/DE270_rsp_xbar_demux_003.sv" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_rsp_xbar_demux_003.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385406764378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385406764378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de270/synthesis/submodules/de270_rsp_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de270/synthesis/submodules/de270_rsp_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE270_rsp_xbar_demux " "Found entity 1: DE270_rsp_xbar_demux" {  } { { "DE270/synthesis/submodules/DE270_rsp_xbar_demux.sv" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_rsp_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385406764385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385406764385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de270/synthesis/submodules/de270_pll.v 3 3 " "Found 3 design units, including 3 entities, in source file de270/synthesis/submodules/de270_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE270_pll_dffpipe_l2c " "Found entity 1: DE270_pll_dffpipe_l2c" {  } { { "DE270/synthesis/submodules/DE270_pll.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_pll.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385406764392 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE270_pll_stdsync_sv6 " "Found entity 2: DE270_pll_stdsync_sv6" {  } { { "DE270/synthesis/submodules/DE270_pll.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_pll.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385406764392 ""} { "Info" "ISGN_ENTITY_NAME" "3 DE270_pll " "Found entity 3: DE270_pll" {  } { { "DE270/synthesis/submodules/DE270_pll.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_pll.v" 129 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385406764392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385406764392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de270/synthesis/submodules/de270_pio_led.v 1 1 " "Found 1 design units, including 1 entities, in source file de270/synthesis/submodules/de270_pio_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE270_pio_led " "Found entity 1: DE270_pio_led" {  } { { "DE270/synthesis/submodules/DE270_pio_led.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_pio_led.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385406764398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385406764398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de270/synthesis/submodules/de270_onchip_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file de270/synthesis/submodules/de270_onchip_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE270_onchip_mem " "Found entity 1: DE270_onchip_mem" {  } { { "DE270/synthesis/submodules/DE270_onchip_mem.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_onchip_mem.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385406764404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385406764404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de270/synthesis/submodules/de270_lcd.v 1 1 " "Found 1 design units, including 1 entities, in source file de270/synthesis/submodules/de270_lcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE270_lcd " "Found entity 1: DE270_lcd" {  } { { "DE270/synthesis/submodules/DE270_lcd.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_lcd.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385406764410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385406764410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de270/synthesis/submodules/de270_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file de270/synthesis/submodules/de270_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE270_jtag_uart_sim_scfifo_w " "Found entity 1: DE270_jtag_uart_sim_scfifo_w" {  } { { "DE270/synthesis/submodules/DE270_jtag_uart.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385406764420 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE270_jtag_uart_scfifo_w " "Found entity 2: DE270_jtag_uart_scfifo_w" {  } { { "DE270/synthesis/submodules/DE270_jtag_uart.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_jtag_uart.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385406764420 ""} { "Info" "ISGN_ENTITY_NAME" "3 DE270_jtag_uart_sim_scfifo_r " "Found entity 3: DE270_jtag_uart_sim_scfifo_r" {  } { { "DE270/synthesis/submodules/DE270_jtag_uart.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_jtag_uart.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385406764420 ""} { "Info" "ISGN_ENTITY_NAME" "4 DE270_jtag_uart_scfifo_r " "Found entity 4: DE270_jtag_uart_scfifo_r" {  } { { "DE270/synthesis/submodules/DE270_jtag_uart.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_jtag_uart.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385406764420 ""} { "Info" "ISGN_ENTITY_NAME" "5 DE270_jtag_uart " "Found entity 5: DE270_jtag_uart" {  } { { "DE270/synthesis/submodules/DE270_jtag_uart.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_jtag_uart.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385406764420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385406764420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de270/synthesis/submodules/de270_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file de270/synthesis/submodules/de270_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE270_irq_mapper " "Found entity 1: DE270_irq_mapper" {  } { { "DE270/synthesis/submodules/DE270_irq_mapper.sv" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385406764426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385406764426 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE270_id_router_003.sv(48) " "Verilog HDL Declaration information at DE270_id_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE270/synthesis/submodules/DE270_id_router_003.sv" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_id_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1385406764431 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE270_id_router_003.sv(49) " "Verilog HDL Declaration information at DE270_id_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE270/synthesis/submodules/DE270_id_router_003.sv" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_id_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1385406764432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de270/synthesis/submodules/de270_id_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file de270/synthesis/submodules/de270_id_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE270_id_router_003_default_decode " "Found entity 1: DE270_id_router_003_default_decode" {  } { { "DE270/synthesis/submodules/DE270_id_router_003.sv" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_id_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385406764434 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE270_id_router_003 " "Found entity 2: DE270_id_router_003" {  } { { "DE270/synthesis/submodules/DE270_id_router_003.sv" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_id_router_003.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385406764434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385406764434 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE270_id_router.sv(48) " "Verilog HDL Declaration information at DE270_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE270/synthesis/submodules/DE270_id_router.sv" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1385406764439 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE270_id_router.sv(49) " "Verilog HDL Declaration information at DE270_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE270/synthesis/submodules/DE270_id_router.sv" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1385406764440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de270/synthesis/submodules/de270_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file de270/synthesis/submodules/de270_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE270_id_router_default_decode " "Found entity 1: DE270_id_router_default_decode" {  } { { "DE270/synthesis/submodules/DE270_id_router.sv" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385406764441 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE270_id_router " "Found entity 2: DE270_id_router" {  } { { "DE270/synthesis/submodules/DE270_id_router.sv" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385406764441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385406764441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de270/synthesis/submodules/de270_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file de270/synthesis/submodules/de270_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE270_cpu_test_bench " "Found entity 1: DE270_cpu_test_bench" {  } { { "DE270/synthesis/submodules/DE270_cpu_test_bench.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385406764449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385406764449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de270/synthesis/submodules/de270_cpu_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file de270/synthesis/submodules/de270_cpu_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE270_cpu_oci_test_bench " "Found entity 1: DE270_cpu_oci_test_bench" {  } { { "DE270/synthesis/submodules/DE270_cpu_oci_test_bench.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385406764455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385406764455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de270/synthesis/submodules/de270_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file de270/synthesis/submodules/de270_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE270_cpu_mult_cell " "Found entity 1: DE270_cpu_mult_cell" {  } { { "DE270/synthesis/submodules/DE270_cpu_mult_cell.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385406764462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385406764462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de270/synthesis/submodules/de270_cpu_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file de270/synthesis/submodules/de270_cpu_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE270_cpu_jtag_debug_module_wrapper " "Found entity 1: DE270_cpu_jtag_debug_module_wrapper" {  } { { "DE270/synthesis/submodules/DE270_cpu_jtag_debug_module_wrapper.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385406764468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385406764468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de270/synthesis/submodules/de270_cpu_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file de270/synthesis/submodules/de270_cpu_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE270_cpu_jtag_debug_module_tck " "Found entity 1: DE270_cpu_jtag_debug_module_tck" {  } { { "DE270/synthesis/submodules/DE270_cpu_jtag_debug_module_tck.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385406764475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385406764475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de270/synthesis/submodules/de270_cpu_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file de270/synthesis/submodules/de270_cpu_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE270_cpu_jtag_debug_module_sysclk " "Found entity 1: DE270_cpu_jtag_debug_module_sysclk" {  } { { "DE270/synthesis/submodules/DE270_cpu_jtag_debug_module_sysclk.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385406764482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385406764482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de270/synthesis/submodules/de270_cpu.v 30 30 " "Found 30 design units, including 30 entities, in source file de270/synthesis/submodules/de270_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE270_cpu_ic_data_module " "Found entity 1: DE270_cpu_ic_data_module" {  } { { "DE270/synthesis/submodules/DE270_cpu.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385406766097 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE270_cpu_ic_tag_module " "Found entity 2: DE270_cpu_ic_tag_module" {  } { { "DE270/synthesis/submodules/DE270_cpu.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385406766097 ""} { "Info" "ISGN_ENTITY_NAME" "3 DE270_cpu_bht_module " "Found entity 3: DE270_cpu_bht_module" {  } { { "DE270/synthesis/submodules/DE270_cpu.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.v" 152 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385406766097 ""} { "Info" "ISGN_ENTITY_NAME" "4 DE270_cpu_register_bank_a_module " "Found entity 4: DE270_cpu_register_bank_a_module" {  } { { "DE270/synthesis/submodules/DE270_cpu.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.v" 218 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385406766097 ""} { "Info" "ISGN_ENTITY_NAME" "5 DE270_cpu_register_bank_b_module " "Found entity 5: DE270_cpu_register_bank_b_module" {  } { { "DE270/synthesis/submodules/DE270_cpu.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.v" 281 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385406766097 ""} { "Info" "ISGN_ENTITY_NAME" "6 DE270_cpu_dc_tag_module " "Found entity 6: DE270_cpu_dc_tag_module" {  } { { "DE270/synthesis/submodules/DE270_cpu.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.v" 344 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385406766097 ""} { "Info" "ISGN_ENTITY_NAME" "7 DE270_cpu_dc_data_module " "Found entity 7: DE270_cpu_dc_data_module" {  } { { "DE270/synthesis/submodules/DE270_cpu.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.v" 407 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385406766097 ""} { "Info" "ISGN_ENTITY_NAME" "8 DE270_cpu_dc_victim_module " "Found entity 8: DE270_cpu_dc_victim_module" {  } { { "DE270/synthesis/submodules/DE270_cpu.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.v" 473 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385406766097 ""} { "Info" "ISGN_ENTITY_NAME" "9 DE270_cpu_nios2_oci_debug " "Found entity 9: DE270_cpu_nios2_oci_debug" {  } { { "DE270/synthesis/submodules/DE270_cpu.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.v" 538 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385406766097 ""} { "Info" "ISGN_ENTITY_NAME" "10 DE270_cpu_ociram_sp_ram_module " "Found entity 10: DE270_cpu_ociram_sp_ram_module" {  } { { "DE270/synthesis/submodules/DE270_cpu.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.v" 679 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385406766097 ""} { "Info" "ISGN_ENTITY_NAME" "11 DE270_cpu_nios2_ocimem " "Found entity 11: DE270_cpu_nios2_ocimem" {  } { { "DE270/synthesis/submodules/DE270_cpu.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.v" 737 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385406766097 ""} { "Info" "ISGN_ENTITY_NAME" "12 DE270_cpu_nios2_avalon_reg " "Found entity 12: DE270_cpu_nios2_avalon_reg" {  } { { "DE270/synthesis/submodules/DE270_cpu.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.v" 915 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385406766097 ""} { "Info" "ISGN_ENTITY_NAME" "13 DE270_cpu_nios2_oci_break " "Found entity 13: DE270_cpu_nios2_oci_break" {  } { { "DE270/synthesis/submodules/DE270_cpu.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.v" 1007 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385406766097 ""} { "Info" "ISGN_ENTITY_NAME" "14 DE270_cpu_nios2_oci_xbrk " "Found entity 14: DE270_cpu_nios2_oci_xbrk" {  } { { "DE270/synthesis/submodules/DE270_cpu.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.v" 1549 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385406766097 ""} { "Info" "ISGN_ENTITY_NAME" "15 DE270_cpu_nios2_oci_match_single " "Found entity 15: DE270_cpu_nios2_oci_match_single" {  } { { "DE270/synthesis/submodules/DE270_cpu.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.v" 1857 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385406766097 ""} { "Info" "ISGN_ENTITY_NAME" "16 DE270_cpu_nios2_oci_match_paired " "Found entity 16: DE270_cpu_nios2_oci_match_paired" {  } { { "DE270/synthesis/submodules/DE270_cpu.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.v" 1893 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385406766097 ""} { "Info" "ISGN_ENTITY_NAME" "17 DE270_cpu_nios2_oci_dbrk " "Found entity 17: DE270_cpu_nios2_oci_dbrk" {  } { { "DE270/synthesis/submodules/DE270_cpu.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.v" 1931 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385406766097 ""} { "Info" "ISGN_ENTITY_NAME" "18 DE270_cpu_nios2_oci_itrace " "Found entity 18: DE270_cpu_nios2_oci_itrace" {  } { { "DE270/synthesis/submodules/DE270_cpu.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.v" 2231 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385406766097 ""} { "Info" "ISGN_ENTITY_NAME" "19 DE270_cpu_nios2_oci_td_mode " "Found entity 19: DE270_cpu_nios2_oci_td_mode" {  } { { "DE270/synthesis/submodules/DE270_cpu.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.v" 2588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385406766097 ""} { "Info" "ISGN_ENTITY_NAME" "20 DE270_cpu_nios2_oci_dtrace " "Found entity 20: DE270_cpu_nios2_oci_dtrace" {  } { { "DE270/synthesis/submodules/DE270_cpu.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.v" 2655 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385406766097 ""} { "Info" "ISGN_ENTITY_NAME" "21 DE270_cpu_nios2_oci_compute_tm_count " "Found entity 21: DE270_cpu_nios2_oci_compute_tm_count" {  } { { "DE270/synthesis/submodules/DE270_cpu.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.v" 2749 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385406766097 ""} { "Info" "ISGN_ENTITY_NAME" "22 DE270_cpu_nios2_oci_fifowp_inc " "Found entity 22: DE270_cpu_nios2_oci_fifowp_inc" {  } { { "DE270/synthesis/submodules/DE270_cpu.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.v" 2820 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385406766097 ""} { "Info" "ISGN_ENTITY_NAME" "23 DE270_cpu_nios2_oci_fifocount_inc " "Found entity 23: DE270_cpu_nios2_oci_fifocount_inc" {  } { { "DE270/synthesis/submodules/DE270_cpu.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.v" 2862 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385406766097 ""} { "Info" "ISGN_ENTITY_NAME" "24 DE270_cpu_nios2_oci_fifo " "Found entity 24: DE270_cpu_nios2_oci_fifo" {  } { { "DE270/synthesis/submodules/DE270_cpu.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.v" 2908 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385406766097 ""} { "Info" "ISGN_ENTITY_NAME" "25 DE270_cpu_nios2_oci_pib " "Found entity 25: DE270_cpu_nios2_oci_pib" {  } { { "DE270/synthesis/submodules/DE270_cpu.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.v" 3413 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385406766097 ""} { "Info" "ISGN_ENTITY_NAME" "26 DE270_cpu_traceram_lpm_dram_bdp_component_module " "Found entity 26: DE270_cpu_traceram_lpm_dram_bdp_component_module" {  } { { "DE270/synthesis/submodules/DE270_cpu.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.v" 3481 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385406766097 ""} { "Info" "ISGN_ENTITY_NAME" "27 DE270_cpu_nios2_oci_im " "Found entity 27: DE270_cpu_nios2_oci_im" {  } { { "DE270/synthesis/submodules/DE270_cpu.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.v" 3568 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385406766097 ""} { "Info" "ISGN_ENTITY_NAME" "28 DE270_cpu_nios2_performance_monitors " "Found entity 28: DE270_cpu_nios2_performance_monitors" {  } { { "DE270/synthesis/submodules/DE270_cpu.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.v" 3702 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385406766097 ""} { "Info" "ISGN_ENTITY_NAME" "29 DE270_cpu_nios2_oci " "Found entity 29: DE270_cpu_nios2_oci" {  } { { "DE270/synthesis/submodules/DE270_cpu.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.v" 3718 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385406766097 ""} { "Info" "ISGN_ENTITY_NAME" "30 DE270_cpu " "Found entity 30: DE270_cpu" {  } { { "DE270/synthesis/submodules/DE270_cpu.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.v" 4339 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385406766097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385406766097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de270/synthesis/submodules/de270_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de270/synthesis/submodules/de270_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE270_cmd_xbar_mux " "Found entity 1: DE270_cmd_xbar_mux" {  } { { "DE270/synthesis/submodules/DE270_cmd_xbar_mux.sv" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385406766108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385406766108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de270/synthesis/submodules/de270_cmd_xbar_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file de270/synthesis/submodules/de270_cmd_xbar_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE270_cmd_xbar_demux_001 " "Found entity 1: DE270_cmd_xbar_demux_001" {  } { { "DE270/synthesis/submodules/DE270_cmd_xbar_demux_001.sv" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cmd_xbar_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385406766115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385406766115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de270/synthesis/submodules/de270_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de270/synthesis/submodules/de270_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE270_cmd_xbar_demux " "Found entity 1: DE270_cmd_xbar_demux" {  } { { "DE270/synthesis/submodules/DE270_cmd_xbar_demux.sv" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385406766120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385406766120 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE270_addr_router_001.sv(48) " "Verilog HDL Declaration information at DE270_addr_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE270/synthesis/submodules/DE270_addr_router_001.sv" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_addr_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1385406766125 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE270_addr_router_001.sv(49) " "Verilog HDL Declaration information at DE270_addr_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE270/synthesis/submodules/DE270_addr_router_001.sv" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_addr_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1385406766126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de270/synthesis/submodules/de270_addr_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file de270/synthesis/submodules/de270_addr_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE270_addr_router_001_default_decode " "Found entity 1: DE270_addr_router_001_default_decode" {  } { { "DE270/synthesis/submodules/DE270_addr_router_001.sv" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_addr_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385406766128 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE270_addr_router_001 " "Found entity 2: DE270_addr_router_001" {  } { { "DE270/synthesis/submodules/DE270_addr_router_001.sv" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_addr_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385406766128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385406766128 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE270_addr_router.sv(48) " "Verilog HDL Declaration information at DE270_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE270/synthesis/submodules/DE270_addr_router.sv" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1385406766132 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE270_addr_router.sv(49) " "Verilog HDL Declaration information at DE270_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE270/synthesis/submodules/DE270_addr_router.sv" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1385406766133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de270/synthesis/submodules/de270_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file de270/synthesis/submodules/de270_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE270_addr_router_default_decode " "Found entity 1: DE270_addr_router_default_decode" {  } { { "DE270/synthesis/submodules/DE270_addr_router.sv" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385406766135 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE270_addr_router " "Found entity 2: DE270_addr_router" {  } { { "DE270/synthesis/submodules/DE270_addr_router.sv" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385406766135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385406766135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de270/synthesis/submodules/camera_if.v 1 1 " "Found 1 design units, including 1 entities, in source file de270/synthesis/submodules/camera_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 CAMERA_IF " "Found entity 1: CAMERA_IF" {  } { { "DE270/synthesis/submodules/CAMERA_IF.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/CAMERA_IF.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385406766140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385406766140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de270/synthesis/submodules/altera_tristate_controller_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file de270/synthesis/submodules/altera_tristate_controller_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tristate_controller_translator " "Found entity 1: altera_tristate_controller_translator" {  } { { "DE270/synthesis/submodules/altera_tristate_controller_translator.sv" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/altera_tristate_controller_translator.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385406766147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385406766147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de270/synthesis/submodules/altera_tristate_controller_aggregator.sv 1 1 " "Found 1 design units, including 1 entities, in source file de270/synthesis/submodules/altera_tristate_controller_aggregator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tristate_controller_aggregator " "Found entity 1: altera_tristate_controller_aggregator" {  } { { "DE270/synthesis/submodules/altera_tristate_controller_aggregator.sv" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/altera_tristate_controller_aggregator.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385406766153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385406766153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de270/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file de270/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "DE270/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385406766159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385406766159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de270/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file de270/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "DE270/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/altera_reset_controller.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385406766167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385406766167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de270/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file de270/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "DE270/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/altera_merlin_traffic_limiter.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385406766174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385406766174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de270/synthesis/submodules/altera_merlin_std_arbitrator_core.sv 2 2 " "Found 2 design units, including 2 entities, in source file de270/synthesis/submodules/altera_merlin_std_arbitrator_core.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_std_arbitrator_core " "Found entity 1: altera_merlin_std_arbitrator_core" {  } { { "DE270/synthesis/submodules/altera_merlin_std_arbitrator_core.sv" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/altera_merlin_std_arbitrator_core.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385406766181 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_std_arb_adder " "Found entity 2: altera_merlin_std_arb_adder" {  } { { "DE270/synthesis/submodules/altera_merlin_std_arbitrator_core.sv" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/altera_merlin_std_arbitrator_core.sv" 211 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385406766181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385406766181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de270/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file de270/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "DE270/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385406766187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385406766187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de270/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file de270/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "DE270/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385406766195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385406766195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de270/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file de270/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "DE270/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385406766203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385406766203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de270/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file de270/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "DE270/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385406766211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385406766211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de270/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file de270/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "DE270/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385406766220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385406766220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de270/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file de270/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "DE270/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385406766228 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "DE270/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385406766228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385406766228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de270/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file de270/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "DE270/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385406766234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385406766234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de270/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file de270/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "DE270/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385406766241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385406766241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de270/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file de270/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "DE270/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385406766247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385406766247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de270/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file de270/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "DE270/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385406766254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385406766254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de270/synthesis/de270.v 1 1 " "Found 1 design units, including 1 entities, in source file de270/synthesis/de270.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE270 " "Found entity 1: DE270" {  } { { "DE270/synthesis/DE270.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/DE270.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385406766280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385406766280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de270/synthesis/de270.v 1 1 " "Found 1 design units, including 1 entities, in source file de270/synthesis/de270.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE270 " "Found entity 1: DE270" {  } { { "DE270/synthesis/DE270.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/DE270.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385406766307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385406766307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de270/synthesis/submodules/de270_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file de270/synthesis/submodules/de270_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE270_irq_mapper " "Found entity 1: DE270_irq_mapper" {  } { { "DE270/synthesis/submodules/DE270_irq_mapper.sv" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385406766313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385406766313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de270/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file de270/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "DE270/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385406766320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385406766320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de270/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file de270/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "DE270/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385406766327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385406766327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de270/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file de270/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "DE270/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385406766332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385406766332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de270/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file de270/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "DE270/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385406766338 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "DE270/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385406766338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385406766338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de270/synthesis/submodules/de270_rsp_xbar_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file de270/synthesis/submodules/de270_rsp_xbar_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE270_rsp_xbar_mux_001 " "Found entity 1: DE270_rsp_xbar_mux_001" {  } { { "DE270/synthesis/submodules/DE270_rsp_xbar_mux_001.sv" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_rsp_xbar_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385406766347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385406766347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de270/synthesis/submodules/de270_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de270/synthesis/submodules/de270_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE270_rsp_xbar_mux " "Found entity 1: DE270_rsp_xbar_mux" {  } { { "DE270/synthesis/submodules/DE270_rsp_xbar_mux.sv" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385406766353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385406766353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de270/synthesis/submodules/de270_rsp_xbar_demux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file de270/synthesis/submodules/de270_rsp_xbar_demux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE270_rsp_xbar_demux_003 " "Found entity 1: DE270_rsp_xbar_demux_003" {  } { { "DE270/synthesis/submodules/DE270_rsp_xbar_demux_003.sv" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_rsp_xbar_demux_003.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385406766358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385406766358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de270/synthesis/submodules/de270_rsp_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de270/synthesis/submodules/de270_rsp_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE270_rsp_xbar_demux " "Found entity 1: DE270_rsp_xbar_demux" {  } { { "DE270/synthesis/submodules/DE270_rsp_xbar_demux.sv" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_rsp_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385406766364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385406766364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de270/synthesis/submodules/de270_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de270/synthesis/submodules/de270_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE270_cmd_xbar_mux " "Found entity 1: DE270_cmd_xbar_mux" {  } { { "DE270/synthesis/submodules/DE270_cmd_xbar_mux.sv" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385406766370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385406766370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de270/synthesis/submodules/de270_cmd_xbar_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file de270/synthesis/submodules/de270_cmd_xbar_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE270_cmd_xbar_demux_001 " "Found entity 1: DE270_cmd_xbar_demux_001" {  } { { "DE270/synthesis/submodules/DE270_cmd_xbar_demux_001.sv" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cmd_xbar_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385406766376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385406766376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de270/synthesis/submodules/de270_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de270/synthesis/submodules/de270_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE270_cmd_xbar_demux " "Found entity 1: DE270_cmd_xbar_demux" {  } { { "DE270/synthesis/submodules/DE270_cmd_xbar_demux.sv" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385406766382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385406766382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de270/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file de270/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "DE270/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/altera_reset_controller.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385406766388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385406766388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de270/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file de270/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "DE270/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385406766393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385406766393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de270/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file de270/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "DE270/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/altera_merlin_traffic_limiter.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385406766400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385406766400 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE270_id_router_003.sv(48) " "Verilog HDL Declaration information at DE270_id_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE270/synthesis/submodules/DE270_id_router_003.sv" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_id_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1385406766404 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE270_id_router_003.sv(49) " "Verilog HDL Declaration information at DE270_id_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE270/synthesis/submodules/DE270_id_router_003.sv" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_id_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1385406766405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de270/synthesis/submodules/de270_id_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file de270/synthesis/submodules/de270_id_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE270_id_router_003_default_decode " "Found entity 1: DE270_id_router_003_default_decode" {  } { { "DE270/synthesis/submodules/DE270_id_router_003.sv" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_id_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385406766406 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE270_id_router_003 " "Found entity 2: DE270_id_router_003" {  } { { "DE270/synthesis/submodules/DE270_id_router_003.sv" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_id_router_003.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385406766406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385406766406 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE270_id_router.sv(48) " "Verilog HDL Declaration information at DE270_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE270/synthesis/submodules/DE270_id_router.sv" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1385406766411 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE270_id_router.sv(49) " "Verilog HDL Declaration information at DE270_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE270/synthesis/submodules/DE270_id_router.sv" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1385406766411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de270/synthesis/submodules/de270_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file de270/synthesis/submodules/de270_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE270_id_router_default_decode " "Found entity 1: DE270_id_router_default_decode" {  } { { "DE270/synthesis/submodules/DE270_id_router.sv" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385406766412 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE270_id_router " "Found entity 2: DE270_id_router" {  } { { "DE270/synthesis/submodules/DE270_id_router.sv" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385406766412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385406766412 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE270_addr_router_001.sv(48) " "Verilog HDL Declaration information at DE270_addr_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE270/synthesis/submodules/DE270_addr_router_001.sv" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_addr_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1385406766417 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE270_addr_router_001.sv(49) " "Verilog HDL Declaration information at DE270_addr_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE270/synthesis/submodules/DE270_addr_router_001.sv" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_addr_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1385406766417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de270/synthesis/submodules/de270_addr_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file de270/synthesis/submodules/de270_addr_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE270_addr_router_001_default_decode " "Found entity 1: DE270_addr_router_001_default_decode" {  } { { "DE270/synthesis/submodules/DE270_addr_router_001.sv" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_addr_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385406766419 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE270_addr_router_001 " "Found entity 2: DE270_addr_router_001" {  } { { "DE270/synthesis/submodules/DE270_addr_router_001.sv" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_addr_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385406766419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385406766419 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE270_addr_router.sv(48) " "Verilog HDL Declaration information at DE270_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE270/synthesis/submodules/DE270_addr_router.sv" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1385406766423 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE270_addr_router.sv(49) " "Verilog HDL Declaration information at DE270_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE270/synthesis/submodules/DE270_addr_router.sv" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1385406766423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de270/synthesis/submodules/de270_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file de270/synthesis/submodules/de270_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE270_addr_router_default_decode " "Found entity 1: DE270_addr_router_default_decode" {  } { { "DE270/synthesis/submodules/DE270_addr_router.sv" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385406766425 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE270_addr_router " "Found entity 2: DE270_addr_router" {  } { { "DE270/synthesis/submodules/DE270_addr_router.sv" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385406766425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385406766425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de270/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file de270/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "DE270/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385406766433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385406766433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de270/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file de270/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "DE270/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385406766440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385406766440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de270/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file de270/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "DE270/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385406766446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385406766446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de270/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file de270/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "DE270/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385406766452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385406766452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de270/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file de270/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "DE270/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385406766460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385406766460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de270/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file de270/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "DE270/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385406766466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385406766466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de270/synthesis/submodules/de270_ssram.v 1 1 " "Found 1 design units, including 1 entities, in source file de270/synthesis/submodules/de270_ssram.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE270_ssram " "Found entity 1: DE270_ssram" {  } { { "DE270/synthesis/submodules/DE270_ssram.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_ssram.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385406766473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385406766473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de270/synthesis/submodules/altera_tristate_controller_aggregator.sv 1 1 " "Found 1 design units, including 1 entities, in source file de270/synthesis/submodules/altera_tristate_controller_aggregator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tristate_controller_aggregator " "Found entity 1: altera_tristate_controller_aggregator" {  } { { "DE270/synthesis/submodules/altera_tristate_controller_aggregator.sv" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/altera_tristate_controller_aggregator.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385406766478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385406766478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de270/synthesis/submodules/altera_tristate_controller_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file de270/synthesis/submodules/altera_tristate_controller_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tristate_controller_translator " "Found entity 1: altera_tristate_controller_translator" {  } { { "DE270/synthesis/submodules/altera_tristate_controller_translator.sv" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/altera_tristate_controller_translator.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385406766484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385406766484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de270/synthesis/submodules/de270_tristate_bridge_pinsharer_0.v 1 1 " "Found 1 design units, including 1 entities, in source file de270/synthesis/submodules/de270_tristate_bridge_pinsharer_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE270_tristate_bridge_pinSharer_0 " "Found entity 1: DE270_tristate_bridge_pinSharer_0" {  } { { "DE270/synthesis/submodules/DE270_tristate_bridge_pinSharer_0.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_tristate_bridge_pinSharer_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385406766489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385406766489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de270/synthesis/submodules/altera_merlin_std_arbitrator_core.sv 2 2 " "Found 2 design units, including 2 entities, in source file de270/synthesis/submodules/altera_merlin_std_arbitrator_core.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_std_arbitrator_core " "Found entity 1: altera_merlin_std_arbitrator_core" {  } { { "DE270/synthesis/submodules/altera_merlin_std_arbitrator_core.sv" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/altera_merlin_std_arbitrator_core.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385406766494 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_std_arb_adder " "Found entity 2: altera_merlin_std_arb_adder" {  } { { "DE270/synthesis/submodules/altera_merlin_std_arbitrator_core.sv" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/altera_merlin_std_arbitrator_core.sv" 211 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385406766494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385406766494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de270/synthesis/submodules/de270_tristate_bridge_pinsharer_0_arbiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file de270/synthesis/submodules/de270_tristate_bridge_pinsharer_0_arbiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE270_tristate_bridge_pinSharer_0_arbiter " "Found entity 1: DE270_tristate_bridge_pinSharer_0_arbiter" {  } { { "DE270/synthesis/submodules/DE270_tristate_bridge_pinSharer_0_arbiter.sv" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_tristate_bridge_pinSharer_0_arbiter.sv" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385406766499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385406766499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de270/synthesis/submodules/de270_tristate_bridge_pinsharer_0_pin_sharer.sv 1 1 " "Found 1 design units, including 1 entities, in source file de270/synthesis/submodules/de270_tristate_bridge_pinsharer_0_pin_sharer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE270_tristate_bridge_pinSharer_0_pin_sharer " "Found entity 1: DE270_tristate_bridge_pinSharer_0_pin_sharer" {  } { { "DE270/synthesis/submodules/DE270_tristate_bridge_pinSharer_0_pin_sharer.sv" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_tristate_bridge_pinSharer_0_pin_sharer.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385406766504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385406766504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de270/synthesis/submodules/de270_tristate_bridge_bridge_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file de270/synthesis/submodules/de270_tristate_bridge_bridge_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE270_tristate_bridge_bridge_0 " "Found entity 1: DE270_tristate_bridge_bridge_0" {  } { { "DE270/synthesis/submodules/DE270_tristate_bridge_bridge_0.sv" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_tristate_bridge_bridge_0.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385406766510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385406766510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de270/synthesis/submodules/de270_sysid.v 1 1 " "Found 1 design units, including 1 entities, in source file de270/synthesis/submodules/de270_sysid.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE270_sysid " "Found entity 1: DE270_sysid" {  } { { "DE270/synthesis/submodules/DE270_sysid.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_sysid.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385406766515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385406766515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de270/synthesis/submodules/de270_cpu.v 30 30 " "Found 30 design units, including 30 entities, in source file de270/synthesis/submodules/de270_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE270_cpu_ic_data_module " "Found entity 1: DE270_cpu_ic_data_module" {  } { { "DE270/synthesis/submodules/DE270_cpu.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385406768163 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE270_cpu_ic_tag_module " "Found entity 2: DE270_cpu_ic_tag_module" {  } { { "DE270/synthesis/submodules/DE270_cpu.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385406768163 ""} { "Info" "ISGN_ENTITY_NAME" "3 DE270_cpu_bht_module " "Found entity 3: DE270_cpu_bht_module" {  } { { "DE270/synthesis/submodules/DE270_cpu.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.v" 152 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385406768163 ""} { "Info" "ISGN_ENTITY_NAME" "4 DE270_cpu_register_bank_a_module " "Found entity 4: DE270_cpu_register_bank_a_module" {  } { { "DE270/synthesis/submodules/DE270_cpu.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.v" 218 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385406768163 ""} { "Info" "ISGN_ENTITY_NAME" "5 DE270_cpu_register_bank_b_module " "Found entity 5: DE270_cpu_register_bank_b_module" {  } { { "DE270/synthesis/submodules/DE270_cpu.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.v" 281 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385406768163 ""} { "Info" "ISGN_ENTITY_NAME" "6 DE270_cpu_dc_tag_module " "Found entity 6: DE270_cpu_dc_tag_module" {  } { { "DE270/synthesis/submodules/DE270_cpu.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.v" 344 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385406768163 ""} { "Info" "ISGN_ENTITY_NAME" "7 DE270_cpu_dc_data_module " "Found entity 7: DE270_cpu_dc_data_module" {  } { { "DE270/synthesis/submodules/DE270_cpu.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.v" 407 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385406768163 ""} { "Info" "ISGN_ENTITY_NAME" "8 DE270_cpu_dc_victim_module " "Found entity 8: DE270_cpu_dc_victim_module" {  } { { "DE270/synthesis/submodules/DE270_cpu.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.v" 473 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385406768163 ""} { "Info" "ISGN_ENTITY_NAME" "9 DE270_cpu_nios2_oci_debug " "Found entity 9: DE270_cpu_nios2_oci_debug" {  } { { "DE270/synthesis/submodules/DE270_cpu.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.v" 538 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385406768163 ""} { "Info" "ISGN_ENTITY_NAME" "10 DE270_cpu_ociram_sp_ram_module " "Found entity 10: DE270_cpu_ociram_sp_ram_module" {  } { { "DE270/synthesis/submodules/DE270_cpu.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.v" 679 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385406768163 ""} { "Info" "ISGN_ENTITY_NAME" "11 DE270_cpu_nios2_ocimem " "Found entity 11: DE270_cpu_nios2_ocimem" {  } { { "DE270/synthesis/submodules/DE270_cpu.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.v" 737 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385406768163 ""} { "Info" "ISGN_ENTITY_NAME" "12 DE270_cpu_nios2_avalon_reg " "Found entity 12: DE270_cpu_nios2_avalon_reg" {  } { { "DE270/synthesis/submodules/DE270_cpu.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.v" 915 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385406768163 ""} { "Info" "ISGN_ENTITY_NAME" "13 DE270_cpu_nios2_oci_break " "Found entity 13: DE270_cpu_nios2_oci_break" {  } { { "DE270/synthesis/submodules/DE270_cpu.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.v" 1007 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385406768163 ""} { "Info" "ISGN_ENTITY_NAME" "14 DE270_cpu_nios2_oci_xbrk " "Found entity 14: DE270_cpu_nios2_oci_xbrk" {  } { { "DE270/synthesis/submodules/DE270_cpu.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.v" 1549 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385406768163 ""} { "Info" "ISGN_ENTITY_NAME" "15 DE270_cpu_nios2_oci_match_single " "Found entity 15: DE270_cpu_nios2_oci_match_single" {  } { { "DE270/synthesis/submodules/DE270_cpu.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.v" 1857 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385406768163 ""} { "Info" "ISGN_ENTITY_NAME" "16 DE270_cpu_nios2_oci_match_paired " "Found entity 16: DE270_cpu_nios2_oci_match_paired" {  } { { "DE270/synthesis/submodules/DE270_cpu.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.v" 1893 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385406768163 ""} { "Info" "ISGN_ENTITY_NAME" "17 DE270_cpu_nios2_oci_dbrk " "Found entity 17: DE270_cpu_nios2_oci_dbrk" {  } { { "DE270/synthesis/submodules/DE270_cpu.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.v" 1931 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385406768163 ""} { "Info" "ISGN_ENTITY_NAME" "18 DE270_cpu_nios2_oci_itrace " "Found entity 18: DE270_cpu_nios2_oci_itrace" {  } { { "DE270/synthesis/submodules/DE270_cpu.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.v" 2231 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385406768163 ""} { "Info" "ISGN_ENTITY_NAME" "19 DE270_cpu_nios2_oci_td_mode " "Found entity 19: DE270_cpu_nios2_oci_td_mode" {  } { { "DE270/synthesis/submodules/DE270_cpu.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.v" 2588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385406768163 ""} { "Info" "ISGN_ENTITY_NAME" "20 DE270_cpu_nios2_oci_dtrace " "Found entity 20: DE270_cpu_nios2_oci_dtrace" {  } { { "DE270/synthesis/submodules/DE270_cpu.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.v" 2655 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385406768163 ""} { "Info" "ISGN_ENTITY_NAME" "21 DE270_cpu_nios2_oci_compute_tm_count " "Found entity 21: DE270_cpu_nios2_oci_compute_tm_count" {  } { { "DE270/synthesis/submodules/DE270_cpu.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.v" 2749 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385406768163 ""} { "Info" "ISGN_ENTITY_NAME" "22 DE270_cpu_nios2_oci_fifowp_inc " "Found entity 22: DE270_cpu_nios2_oci_fifowp_inc" {  } { { "DE270/synthesis/submodules/DE270_cpu.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.v" 2820 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385406768163 ""} { "Info" "ISGN_ENTITY_NAME" "23 DE270_cpu_nios2_oci_fifocount_inc " "Found entity 23: DE270_cpu_nios2_oci_fifocount_inc" {  } { { "DE270/synthesis/submodules/DE270_cpu.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.v" 2862 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385406768163 ""} { "Info" "ISGN_ENTITY_NAME" "24 DE270_cpu_nios2_oci_fifo " "Found entity 24: DE270_cpu_nios2_oci_fifo" {  } { { "DE270/synthesis/submodules/DE270_cpu.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.v" 2908 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385406768163 ""} { "Info" "ISGN_ENTITY_NAME" "25 DE270_cpu_nios2_oci_pib " "Found entity 25: DE270_cpu_nios2_oci_pib" {  } { { "DE270/synthesis/submodules/DE270_cpu.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.v" 3413 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385406768163 ""} { "Info" "ISGN_ENTITY_NAME" "26 DE270_cpu_traceram_lpm_dram_bdp_component_module " "Found entity 26: DE270_cpu_traceram_lpm_dram_bdp_component_module" {  } { { "DE270/synthesis/submodules/DE270_cpu.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.v" 3481 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385406768163 ""} { "Info" "ISGN_ENTITY_NAME" "27 DE270_cpu_nios2_oci_im " "Found entity 27: DE270_cpu_nios2_oci_im" {  } { { "DE270/synthesis/submodules/DE270_cpu.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.v" 3568 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385406768163 ""} { "Info" "ISGN_ENTITY_NAME" "28 DE270_cpu_nios2_performance_monitors " "Found entity 28: DE270_cpu_nios2_performance_monitors" {  } { { "DE270/synthesis/submodules/DE270_cpu.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.v" 3702 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385406768163 ""} { "Info" "ISGN_ENTITY_NAME" "29 DE270_cpu_nios2_oci " "Found entity 29: DE270_cpu_nios2_oci" {  } { { "DE270/synthesis/submodules/DE270_cpu.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.v" 3718 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385406768163 ""} { "Info" "ISGN_ENTITY_NAME" "30 DE270_cpu " "Found entity 30: DE270_cpu" {  } { { "DE270/synthesis/submodules/DE270_cpu.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.v" 4339 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385406768163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385406768163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de270/synthesis/submodules/de270_cpu_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file de270/synthesis/submodules/de270_cpu_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE270_cpu_jtag_debug_module_sysclk " "Found entity 1: DE270_cpu_jtag_debug_module_sysclk" {  } { { "DE270/synthesis/submodules/DE270_cpu_jtag_debug_module_sysclk.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385406768175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385406768175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de270/synthesis/submodules/de270_cpu_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file de270/synthesis/submodules/de270_cpu_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE270_cpu_jtag_debug_module_tck " "Found entity 1: DE270_cpu_jtag_debug_module_tck" {  } { { "DE270/synthesis/submodules/DE270_cpu_jtag_debug_module_tck.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385406768181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385406768181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de270/synthesis/submodules/de270_cpu_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file de270/synthesis/submodules/de270_cpu_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE270_cpu_jtag_debug_module_wrapper " "Found entity 1: DE270_cpu_jtag_debug_module_wrapper" {  } { { "DE270/synthesis/submodules/DE270_cpu_jtag_debug_module_wrapper.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385406768188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385406768188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de270/synthesis/submodules/de270_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file de270/synthesis/submodules/de270_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE270_cpu_mult_cell " "Found entity 1: DE270_cpu_mult_cell" {  } { { "DE270/synthesis/submodules/DE270_cpu_mult_cell.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385406768196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385406768196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de270/synthesis/submodules/de270_cpu_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file de270/synthesis/submodules/de270_cpu_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE270_cpu_oci_test_bench " "Found entity 1: DE270_cpu_oci_test_bench" {  } { { "DE270/synthesis/submodules/DE270_cpu_oci_test_bench.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385406768205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385406768205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de270/synthesis/submodules/de270_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file de270/synthesis/submodules/de270_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE270_cpu_test_bench " "Found entity 1: DE270_cpu_test_bench" {  } { { "DE270/synthesis/submodules/DE270_cpu_test_bench.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385406768213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385406768213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de270/synthesis/submodules/de270_pll.v 3 3 " "Found 3 design units, including 3 entities, in source file de270/synthesis/submodules/de270_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE270_pll_dffpipe_l2c " "Found entity 1: DE270_pll_dffpipe_l2c" {  } { { "DE270/synthesis/submodules/DE270_pll.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_pll.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385406768221 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE270_pll_stdsync_sv6 " "Found entity 2: DE270_pll_stdsync_sv6" {  } { { "DE270/synthesis/submodules/DE270_pll.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_pll.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385406768221 ""} { "Info" "ISGN_ENTITY_NAME" "3 DE270_pll " "Found entity 3: DE270_pll" {  } { { "DE270/synthesis/submodules/DE270_pll.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_pll.v" 129 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385406768221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385406768221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de270/synthesis/submodules/de270_lcd.v 1 1 " "Found 1 design units, including 1 entities, in source file de270/synthesis/submodules/de270_lcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE270_lcd " "Found entity 1: DE270_lcd" {  } { { "DE270/synthesis/submodules/DE270_lcd.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_lcd.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385406768228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385406768228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de270/synthesis/submodules/de270_pio_led.v 1 1 " "Found 1 design units, including 1 entities, in source file de270/synthesis/submodules/de270_pio_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE270_pio_led " "Found entity 1: DE270_pio_led" {  } { { "DE270/synthesis/submodules/DE270_pio_led.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_pio_led.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385406768233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385406768233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de270/synthesis/submodules/de270_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file de270/synthesis/submodules/de270_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE270_timer " "Found entity 1: DE270_timer" {  } { { "DE270/synthesis/submodules/DE270_timer.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385406768240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385406768240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de270/synthesis/submodules/camera_if.v 1 1 " "Found 1 design units, including 1 entities, in source file de270/synthesis/submodules/camera_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 CAMERA_IF " "Found entity 1: CAMERA_IF" {  } { { "DE270/synthesis/submodules/CAMERA_IF.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/CAMERA_IF.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385406768246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385406768246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de270/synthesis/submodules/de270_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file de270/synthesis/submodules/de270_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE270_uart_tx " "Found entity 1: DE270_uart_tx" {  } { { "DE270/synthesis/submodules/DE270_uart.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385406768257 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE270_uart_rx_stimulus_source " "Found entity 2: DE270_uart_rx_stimulus_source" {  } { { "DE270/synthesis/submodules/DE270_uart.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_uart.v" 193 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385406768257 ""} { "Info" "ISGN_ENTITY_NAME" "3 DE270_uart_rx " "Found entity 3: DE270_uart_rx" {  } { { "DE270/synthesis/submodules/DE270_uart.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_uart.v" 286 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385406768257 ""} { "Info" "ISGN_ENTITY_NAME" "4 DE270_uart_regs " "Found entity 4: DE270_uart_regs" {  } { { "DE270/synthesis/submodules/DE270_uart.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_uart.v" 544 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385406768257 ""} { "Info" "ISGN_ENTITY_NAME" "5 DE270_uart " "Found entity 5: DE270_uart" {  } { { "DE270/synthesis/submodules/DE270_uart.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_uart.v" 832 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385406768257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385406768257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de270/synthesis/submodules/de270_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file de270/synthesis/submodules/de270_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE270_jtag_uart_sim_scfifo_w " "Found entity 1: DE270_jtag_uart_sim_scfifo_w" {  } { { "DE270/synthesis/submodules/DE270_jtag_uart.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385406768267 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE270_jtag_uart_scfifo_w " "Found entity 2: DE270_jtag_uart_scfifo_w" {  } { { "DE270/synthesis/submodules/DE270_jtag_uart.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_jtag_uart.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385406768267 ""} { "Info" "ISGN_ENTITY_NAME" "3 DE270_jtag_uart_sim_scfifo_r " "Found entity 3: DE270_jtag_uart_sim_scfifo_r" {  } { { "DE270/synthesis/submodules/DE270_jtag_uart.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_jtag_uart.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385406768267 ""} { "Info" "ISGN_ENTITY_NAME" "4 DE270_jtag_uart_scfifo_r " "Found entity 4: DE270_jtag_uart_scfifo_r" {  } { { "DE270/synthesis/submodules/DE270_jtag_uart.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_jtag_uart.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385406768267 ""} { "Info" "ISGN_ENTITY_NAME" "5 DE270_jtag_uart " "Found entity 5: DE270_jtag_uart" {  } { { "DE270/synthesis/submodules/DE270_jtag_uart.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_jtag_uart.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385406768267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385406768267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de270/synthesis/submodules/de270_onchip_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file de270/synthesis/submodules/de270_onchip_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE270_onchip_mem " "Found entity 1: DE270_onchip_mem" {  } { { "DE270/synthesis/submodules/DE270_onchip_mem.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_onchip_mem.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385406768274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385406768274 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE270_cpu.v(1233) " "Verilog HDL or VHDL warning at DE270_cpu.v(1233): conditional expression evaluates to a constant" {  } { { "DE270/synthesis/submodules/DE270_cpu.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.v" 1233 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1385406768322 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE270_cpu.v(1235) " "Verilog HDL or VHDL warning at DE270_cpu.v(1235): conditional expression evaluates to a constant" {  } { { "DE270/synthesis/submodules/DE270_cpu.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.v" 1235 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1385406768322 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE270_cpu.v(1279) " "Verilog HDL or VHDL warning at DE270_cpu.v(1279): conditional expression evaluates to a constant" {  } { { "DE270/synthesis/submodules/DE270_cpu.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.v" 1279 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1385406768323 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE270_cpu.v(1281) " "Verilog HDL or VHDL warning at DE270_cpu.v(1281): conditional expression evaluates to a constant" {  } { { "DE270/synthesis/submodules/DE270_cpu.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.v" 1281 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1385406768323 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE270_cpu.v(1325) " "Verilog HDL or VHDL warning at DE270_cpu.v(1325): conditional expression evaluates to a constant" {  } { { "DE270/synthesis/submodules/DE270_cpu.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.v" 1325 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1385406768324 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE270_cpu.v(1327) " "Verilog HDL or VHDL warning at DE270_cpu.v(1327): conditional expression evaluates to a constant" {  } { { "DE270/synthesis/submodules/DE270_cpu.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.v" 1327 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1385406768324 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE270_cpu.v(1371) " "Verilog HDL or VHDL warning at DE270_cpu.v(1371): conditional expression evaluates to a constant" {  } { { "DE270/synthesis/submodules/DE270_cpu.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.v" 1371 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1385406768324 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE270_cpu.v(1373) " "Verilog HDL or VHDL warning at DE270_cpu.v(1373): conditional expression evaluates to a constant" {  } { { "DE270/synthesis/submodules/DE270_cpu.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.v" 1373 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1385406768324 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE270_cpu.v(2556) " "Verilog HDL or VHDL warning at DE270_cpu.v(2556): conditional expression evaluates to a constant" {  } { { "DE270/synthesis/submodules/DE270_cpu.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.v" 2556 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1385406768332 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE270_cpu.v(2558) " "Verilog HDL or VHDL warning at DE270_cpu.v(2558): conditional expression evaluates to a constant" {  } { { "DE270/synthesis/submodules/DE270_cpu.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.v" 2558 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1385406768332 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE270_cpu.v(2714) " "Verilog HDL or VHDL warning at DE270_cpu.v(2714): conditional expression evaluates to a constant" {  } { { "DE270/synthesis/submodules/DE270_cpu.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.v" 2714 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1385406768332 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE270_cpu.v(3631) " "Verilog HDL or VHDL warning at DE270_cpu.v(3631): conditional expression evaluates to a constant" {  } { { "DE270/synthesis/submodules/DE270_cpu.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.v" 3631 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1385406768340 ""}
{ "Warning" "WSGN_SEARCH_FILE" "avus.v 1 1 " "Using design file avus.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 AVUS " "Found entity 1: AVUS" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385406768755 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1385406768755 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "VGA_CTRL_CLK avus.v(202) " "Verilog HDL Implicit Net warning at avus.v(202): created implicit net for \"VGA_CTRL_CLK\"" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 202 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1385406768756 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "LEDR avus.v(204) " "Verilog HDL Implicit Net warning at avus.v(204): created implicit net for \"LEDR\"" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 204 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1385406768757 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "LEDG avus.v(205) " "Verilog HDL Implicit Net warning at avus.v(205): created implicit net for \"LEDG\"" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 205 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1385406768757 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "D5M_PIXLCLK avus.v(243) " "Verilog HDL Implicit Net warning at avus.v(243): created implicit net for \"D5M_PIXLCLK\"" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 243 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1385406768757 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "HEX0 avus.v(274) " "Verilog HDL Implicit Net warning at avus.v(274): created implicit net for \"HEX0\"" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 274 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1385406768757 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "HEX1 avus.v(274) " "Verilog HDL Implicit Net warning at avus.v(274): created implicit net for \"HEX1\"" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 274 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1385406768757 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "HEX2 avus.v(275) " "Verilog HDL Implicit Net warning at avus.v(275): created implicit net for \"HEX2\"" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 275 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1385406768757 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "HEX3 avus.v(275) " "Verilog HDL Implicit Net warning at avus.v(275): created implicit net for \"HEX3\"" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 275 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1385406768758 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "HEX4 avus.v(276) " "Verilog HDL Implicit Net warning at avus.v(276): created implicit net for \"HEX4\"" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 276 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1385406768758 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "HEX5 avus.v(276) " "Verilog HDL Implicit Net warning at avus.v(276): created implicit net for \"HEX5\"" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 276 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1385406768758 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "HEX6 avus.v(277) " "Verilog HDL Implicit Net warning at avus.v(277): created implicit net for \"HEX6\"" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 277 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1385406768758 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "HEX7 avus.v(277) " "Verilog HDL Implicit Net warning at avus.v(277): created implicit net for \"HEX7\"" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 277 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1385406768758 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "AVUS " "Elaborating entity \"AVUS\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1385406768765 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "LEDR avus.v(204) " "Verilog HDL or VHDL warning at avus.v(204): object \"LEDR\" assigned a value but never read" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 204 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1385406768769 "|AVUS"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "LEDG avus.v(205) " "Verilog HDL or VHDL warning at avus.v(205): object \"LEDG\" assigned a value but never read" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 205 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1385406768770 "|AVUS"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "18 1 avus.v(204) " "Verilog HDL assignment warning at avus.v(204): truncated value with size 18 to match size of target (1)" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 204 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1385406768770 "|AVUS"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 1 avus.v(205) " "Verilog HDL assignment warning at avus.v(205): truncated value with size 16 to match size of target (1)" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 205 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1385406768770 "|AVUS"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_ADDR avus.v(128) " "Output port \"SRAM_ADDR\" at avus.v(128) has no driver" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 128 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1385406768770 "|AVUS"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_ADDR avus.v(137) " "Output port \"FL_ADDR\" at avus.v(137) has no driver" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 137 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1385406768770 "|AVUS"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "UART_CTS avus.v(100) " "Output port \"UART_CTS\" at avus.v(100) has no driver" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 100 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1385406768770 "|AVUS"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_CE_N avus.v(129) " "Output port \"SRAM_CE_N\" at avus.v(129) has no driver" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 129 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1385406768770 "|AVUS"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_LB_N avus.v(131) " "Output port \"SRAM_LB_N\" at avus.v(131) has no driver" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 131 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1385406768770 "|AVUS"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_OE_N avus.v(132) " "Output port \"SRAM_OE_N\" at avus.v(132) has no driver" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 132 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1385406768770 "|AVUS"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_UB_N avus.v(133) " "Output port \"SRAM_UB_N\" at avus.v(133) has no driver" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 133 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1385406768770 "|AVUS"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_WE_N avus.v(134) " "Output port \"SRAM_WE_N\" at avus.v(134) has no driver" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 134 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1385406768770 "|AVUS"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_CE_N avus.v(138) " "Output port \"FL_CE_N\" at avus.v(138) has no driver" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 138 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1385406768770 "|AVUS"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_OE_N avus.v(140) " "Output port \"FL_OE_N\" at avus.v(140) has no driver" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 140 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1385406768771 "|AVUS"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_RST_N avus.v(141) " "Output port \"FL_RST_N\" at avus.v(141) has no driver" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 141 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1385406768771 "|AVUS"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_WE_N avus.v(143) " "Output port \"FL_WE_N\" at avus.v(143) has no driver" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 143 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1385406768771 "|AVUS"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_WP_N avus.v(144) " "Output port \"FL_WP_N\" at avus.v(144) has no driver" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 144 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1385406768771 "|AVUS"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reset_Delay Reset_Delay:u2 " "Elaborating entity \"Reset_Delay\" for hierarchy \"Reset_Delay:u2\"" {  } { { "avus.v" "u2" { Text "C:/Users/Student/Desktop/Project/avus.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385406768777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CCD_Capture CCD_Capture:u3 " "Elaborating entity \"CCD_Capture\" for hierarchy \"CCD_Capture:u3\"" {  } { { "avus.v" "u3" { Text "C:/Users/Student/Desktop/Project/avus.v" 245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385406768784 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ifval_fedge CCD_Capture.v(166) " "Verilog HDL or VHDL warning at CCD_Capture.v(166): object \"ifval_fedge\" assigned a value but never read" {  } { { "DE270/CCD_Capture.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/CCD_Capture.v" 166 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1385406768787 "|AVUS|CCD_Capture:u3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "y_cnt_d CCD_Capture.v(167) " "Verilog HDL or VHDL warning at CCD_Capture.v(167): object \"y_cnt_d\" assigned a value but never read" {  } { { "DE270/CCD_Capture.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/CCD_Capture.v" 167 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1385406768787 "|AVUS|CCD_Capture:u3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 CCD_Capture.v(127) " "Verilog HDL assignment warning at CCD_Capture.v(127): truncated value with size 32 to match size of target (16)" {  } { { "DE270/CCD_Capture.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/CCD_Capture.v" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1385406768787 "|AVUS|CCD_Capture:u3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 CCD_Capture.v(131) " "Verilog HDL assignment warning at CCD_Capture.v(131): truncated value with size 32 to match size of target (16)" {  } { { "DE270/CCD_Capture.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/CCD_Capture.v" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1385406768787 "|AVUS|CCD_Capture:u3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CCD_Capture.v(187) " "Verilog HDL assignment warning at CCD_Capture.v(187): truncated value with size 32 to match size of target (1)" {  } { { "DE270/CCD_Capture.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/CCD_Capture.v" 187 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1385406768787 "|AVUS|CCD_Capture:u3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAW2RGB RAW2RGB:u4 " "Elaborating entity \"RAW2RGB\" for hierarchy \"RAW2RGB:u4\"" {  } { { "avus.v" "u4" { Text "C:/Users/Student/Desktop/Project/avus.v" 271 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385406768792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Line_Buffer RAW2RGB:u4\|Line_Buffer:L1 " "Elaborating entity \"Line_Buffer\" for hierarchy \"RAW2RGB:u4\|Line_Buffer:L1\"" {  } { { "DE270/RAW2RGB.v" "L1" { Text "C:/Users/Student/Desktop/Project/DE270/RAW2RGB.v" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385406768805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altshift_taps RAW2RGB:u4\|Line_Buffer:L1\|altshift_taps:altshift_taps_component " "Elaborating entity \"altshift_taps\" for hierarchy \"RAW2RGB:u4\|Line_Buffer:L1\|altshift_taps:altshift_taps_component\"" {  } { { "DE270/Line_Buffer.v" "altshift_taps_component" { Text "C:/Users/Student/Desktop/Project/DE270/Line_Buffer.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385406768903 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAW2RGB:u4\|Line_Buffer:L1\|altshift_taps:altshift_taps_component " "Elaborated megafunction instantiation \"RAW2RGB:u4\|Line_Buffer:L1\|altshift_taps:altshift_taps_component\"" {  } { { "DE270/Line_Buffer.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/Line_Buffer.v" 84 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1385406768906 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAW2RGB:u4\|Line_Buffer:L1\|altshift_taps:altshift_taps_component " "Instantiated megafunction \"RAW2RGB:u4\|Line_Buffer:L1\|altshift_taps:altshift_taps_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=M9K " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385406768907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altshift_taps " "Parameter \"lpm_type\" = \"altshift_taps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385406768907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_taps 3 " "Parameter \"number_of_taps\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385406768907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "tap_distance 800 " "Parameter \"tap_distance\" = \"800\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385406768907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 12 " "Parameter \"width\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385406768907 ""}  } { { "DE270/Line_Buffer.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/Line_Buffer.v" 84 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1385406768907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_4cs.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_4cs.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_4cs " "Found entity 1: shift_taps_4cs" {  } { { "db/shift_taps_4cs.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/shift_taps_4cs.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385406769035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385406769035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_taps_4cs RAW2RGB:u4\|Line_Buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_4cs:auto_generated " "Elaborating entity \"shift_taps_4cs\" for hierarchy \"RAW2RGB:u4\|Line_Buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_4cs:auto_generated\"" {  } { { "altshift_taps.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385406769039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bka1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bka1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bka1 " "Found entity 1: altsyncram_bka1" {  } { { "db/altsyncram_bka1.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/altsyncram_bka1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385406769174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385406769174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_bka1 RAW2RGB:u4\|Line_Buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_4cs:auto_generated\|altsyncram_bka1:altsyncram2 " "Elaborating entity \"altsyncram_bka1\" for hierarchy \"RAW2RGB:u4\|Line_Buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_4cs:auto_generated\|altsyncram_bka1:altsyncram2\"" {  } { { "db/shift_taps_4cs.tdf" "altsyncram2" { Text "C:/Users/Student/Desktop/Project/db/shift_taps_4cs.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385406769179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_auf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_auf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_auf " "Found entity 1: cntr_auf" {  } { { "db/cntr_auf.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/cntr_auf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385406769302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385406769302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_auf RAW2RGB:u4\|Line_Buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_4cs:auto_generated\|cntr_auf:cntr1 " "Elaborating entity \"cntr_auf\" for hierarchy \"RAW2RGB:u4\|Line_Buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_4cs:auto_generated\|cntr_auf:cntr1\"" {  } { { "db/shift_taps_4cs.tdf" "cntr1" { Text "C:/Users/Student/Desktop/Project/db/shift_taps_4cs.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385406769307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_7ic.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_7ic.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_7ic " "Found entity 1: cmpr_7ic" {  } { { "db/cmpr_7ic.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/cmpr_7ic.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385406769415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385406769415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_7ic RAW2RGB:u4\|Line_Buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_4cs:auto_generated\|cntr_auf:cntr1\|cmpr_7ic:cmpr4 " "Elaborating entity \"cmpr_7ic\" for hierarchy \"RAW2RGB:u4\|Line_Buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_4cs:auto_generated\|cntr_auf:cntr1\|cmpr_7ic:cmpr4\"" {  } { { "db/cntr_auf.tdf" "cmpr4" { Text "C:/Users/Student/Desktop/Project/db/cntr_auf.tdf" 85 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385406769421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEG7_LUT_8 SEG7_LUT_8:u5 " "Elaborating entity \"SEG7_LUT_8\" for hierarchy \"SEG7_LUT_8:u5\"" {  } { { "avus.v" "u5" { Text "C:/Users/Student/Desktop/Project/avus.v" 279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385406769433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEG7_LUT SEG7_LUT_8:u5\|SEG7_LUT:u0 " "Elaborating entity \"SEG7_LUT\" for hierarchy \"SEG7_LUT_8:u5\|SEG7_LUT:u0\"" {  } { { "DE270/SEG7_LUT_8.v" "u0" { Text "C:/Users/Student/Desktop/Project/DE270/SEG7_LUT_8.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385406769440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_pll sdram_pll:u6 " "Elaborating entity \"sdram_pll\" for hierarchy \"sdram_pll:u6\"" {  } { { "avus.v" "u6" { Text "C:/Users/Student/Desktop/Project/avus.v" 291 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385406769472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll sdram_pll:u6\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"sdram_pll:u6\|altpll:altpll_component\"" {  } { { "DE270/sdram_pll.v" "altpll_component" { Text "C:/Users/Student/Desktop/Project/DE270/sdram_pll.v" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385406769538 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sdram_pll:u6\|altpll:altpll_component " "Elaborated megafunction instantiation \"sdram_pll:u6\|altpll:altpll_component\"" {  } { { "DE270/sdram_pll.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/sdram_pll.v" 106 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1385406769546 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sdram_pll:u6\|altpll:altpll_component " "Instantiated megafunction \"sdram_pll:u6\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385406769547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385406769547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385406769547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385406769547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385406769547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385406769547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385406769547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 2 " "Parameter \"clk1_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385406769547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift -3000 " "Parameter \"clk1_phase_shift\" = \"-3000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385406769547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 2 " "Parameter \"clk2_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385406769547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385406769547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385406769547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385406769547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_divide_by 2 " "Parameter \"clk3_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385406769547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_duty_cycle 50 " "Parameter \"clk3_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385406769547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_multiply_by 1 " "Parameter \"clk3_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385406769547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_phase_shift 0 " "Parameter \"clk3_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385406769547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_divide_by 5 " "Parameter \"clk4_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385406769547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_duty_cycle 50 " "Parameter \"clk4_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385406769547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_multiply_by 4 " "Parameter \"clk4_multiply_by\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385406769547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_phase_shift 0 " "Parameter \"clk4_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385406769547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385406769547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385406769547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385406769547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385406769547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385406769547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385406769547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385406769547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385406769547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385406769547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385406769547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385406769547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385406769547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385406769547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385406769547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385406769547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385406769547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385406769547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385406769547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385406769547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385406769547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385406769547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385406769547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385406769547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385406769547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385406769547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385406769547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385406769547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385406769547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385406769547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385406769547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385406769547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385406769547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385406769547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385406769547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_USED " "Parameter \"port_clk3\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385406769547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_USED " "Parameter \"port_clk4\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385406769547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385406769547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385406769547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385406769547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385406769547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385406769547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385406769547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385406769547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385406769547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385406769547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385406769547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385406769547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385406769547 ""}  } { { "DE270/sdram_pll.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/sdram_pll.v" 106 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1385406769547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_f423.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_f423.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_f423 " "Found entity 1: altpll_f423" {  } { { "db/altpll_f423.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/altpll_f423.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385406769681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385406769681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_f423 sdram_pll:u6\|altpll:altpll_component\|altpll_f423:auto_generated " "Elaborating entity \"altpll_f423\" for hierarchy \"sdram_pll:u6\|altpll:altpll_component\|altpll_f423:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385406769686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sdram_Control Sdram_Control:u7 " "Elaborating entity \"Sdram_Control\" for hierarchy \"Sdram_Control:u7\"" {  } { { "avus.v" "u7" { Text "C:/Users/Student/Desktop/Project/avus.v" 364 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385406769697 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Sdram_Control.v(385) " "Verilog HDL assignment warning at Sdram_Control.v(385): truncated value with size 32 to match size of target (10)" {  } { { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 385 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1385406769709 "|AVUS|Sdram_Control:u7"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rWR1_MAX_ADDR Sdram_Control.v(423) " "Verilog HDL Always Construct warning at Sdram_Control.v(423): inferring latch(es) for variable \"rWR1_MAX_ADDR\", which holds its previous value in one or more paths through the always construct" {  } { { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 423 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1385406769710 "|AVUS|Sdram_Control:u7"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rWR2_MAX_ADDR Sdram_Control.v(423) " "Verilog HDL Always Construct warning at Sdram_Control.v(423): inferring latch(es) for variable \"rWR2_MAX_ADDR\", which holds its previous value in one or more paths through the always construct" {  } { { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 423 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1385406769710 "|AVUS|Sdram_Control:u7"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rRD1_MAX_ADDR Sdram_Control.v(423) " "Verilog HDL Always Construct warning at Sdram_Control.v(423): inferring latch(es) for variable \"rRD1_MAX_ADDR\", which holds its previous value in one or more paths through the always construct" {  } { { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 423 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1385406769710 "|AVUS|Sdram_Control:u7"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rRD2_MAX_ADDR Sdram_Control.v(423) " "Verilog HDL Always Construct warning at Sdram_Control.v(423): inferring latch(es) for variable \"rRD2_MAX_ADDR\", which holds its previous value in one or more paths through the always construct" {  } { { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 423 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1385406769710 "|AVUS|Sdram_Control:u7"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rWR1_LENGTH Sdram_Control.v(423) " "Verilog HDL Always Construct warning at Sdram_Control.v(423): inferring latch(es) for variable \"rWR1_LENGTH\", which holds its previous value in one or more paths through the always construct" {  } { { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 423 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1385406769710 "|AVUS|Sdram_Control:u7"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rWR2_LENGTH Sdram_Control.v(423) " "Verilog HDL Always Construct warning at Sdram_Control.v(423): inferring latch(es) for variable \"rWR2_LENGTH\", which holds its previous value in one or more paths through the always construct" {  } { { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 423 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1385406769710 "|AVUS|Sdram_Control:u7"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rRD1_LENGTH Sdram_Control.v(423) " "Verilog HDL Always Construct warning at Sdram_Control.v(423): inferring latch(es) for variable \"rRD1_LENGTH\", which holds its previous value in one or more paths through the always construct" {  } { { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 423 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1385406769711 "|AVUS|Sdram_Control:u7"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rRD2_LENGTH Sdram_Control.v(423) " "Verilog HDL Always Construct warning at Sdram_Control.v(423): inferring latch(es) for variable \"rRD2_LENGTH\", which holds its previous value in one or more paths through the always construct" {  } { { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 423 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1385406769711 "|AVUS|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_LENGTH\[0\] Sdram_Control.v(423) " "Inferred latch for \"rRD2_LENGTH\[0\]\" at Sdram_Control.v(423)" {  } { { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385406769711 "|AVUS|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_LENGTH\[1\] Sdram_Control.v(423) " "Inferred latch for \"rRD2_LENGTH\[1\]\" at Sdram_Control.v(423)" {  } { { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385406769711 "|AVUS|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_LENGTH\[2\] Sdram_Control.v(423) " "Inferred latch for \"rRD2_LENGTH\[2\]\" at Sdram_Control.v(423)" {  } { { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385406769711 "|AVUS|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_LENGTH\[3\] Sdram_Control.v(423) " "Inferred latch for \"rRD2_LENGTH\[3\]\" at Sdram_Control.v(423)" {  } { { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385406769711 "|AVUS|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_LENGTH\[4\] Sdram_Control.v(423) " "Inferred latch for \"rRD2_LENGTH\[4\]\" at Sdram_Control.v(423)" {  } { { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385406769712 "|AVUS|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_LENGTH\[5\] Sdram_Control.v(423) " "Inferred latch for \"rRD2_LENGTH\[5\]\" at Sdram_Control.v(423)" {  } { { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385406769712 "|AVUS|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_LENGTH\[6\] Sdram_Control.v(423) " "Inferred latch for \"rRD2_LENGTH\[6\]\" at Sdram_Control.v(423)" {  } { { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385406769712 "|AVUS|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_LENGTH\[7\] Sdram_Control.v(423) " "Inferred latch for \"rRD2_LENGTH\[7\]\" at Sdram_Control.v(423)" {  } { { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385406769712 "|AVUS|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_LENGTH\[0\] Sdram_Control.v(423) " "Inferred latch for \"rRD1_LENGTH\[0\]\" at Sdram_Control.v(423)" {  } { { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385406769712 "|AVUS|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_LENGTH\[1\] Sdram_Control.v(423) " "Inferred latch for \"rRD1_LENGTH\[1\]\" at Sdram_Control.v(423)" {  } { { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385406769712 "|AVUS|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_LENGTH\[2\] Sdram_Control.v(423) " "Inferred latch for \"rRD1_LENGTH\[2\]\" at Sdram_Control.v(423)" {  } { { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385406769712 "|AVUS|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_LENGTH\[3\] Sdram_Control.v(423) " "Inferred latch for \"rRD1_LENGTH\[3\]\" at Sdram_Control.v(423)" {  } { { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385406769712 "|AVUS|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_LENGTH\[4\] Sdram_Control.v(423) " "Inferred latch for \"rRD1_LENGTH\[4\]\" at Sdram_Control.v(423)" {  } { { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385406769712 "|AVUS|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_LENGTH\[5\] Sdram_Control.v(423) " "Inferred latch for \"rRD1_LENGTH\[5\]\" at Sdram_Control.v(423)" {  } { { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385406769712 "|AVUS|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_LENGTH\[6\] Sdram_Control.v(423) " "Inferred latch for \"rRD1_LENGTH\[6\]\" at Sdram_Control.v(423)" {  } { { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385406769712 "|AVUS|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_LENGTH\[7\] Sdram_Control.v(423) " "Inferred latch for \"rRD1_LENGTH\[7\]\" at Sdram_Control.v(423)" {  } { { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385406769713 "|AVUS|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_LENGTH\[0\] Sdram_Control.v(423) " "Inferred latch for \"rWR2_LENGTH\[0\]\" at Sdram_Control.v(423)" {  } { { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385406769713 "|AVUS|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_LENGTH\[1\] Sdram_Control.v(423) " "Inferred latch for \"rWR2_LENGTH\[1\]\" at Sdram_Control.v(423)" {  } { { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385406769713 "|AVUS|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_LENGTH\[2\] Sdram_Control.v(423) " "Inferred latch for \"rWR2_LENGTH\[2\]\" at Sdram_Control.v(423)" {  } { { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385406769713 "|AVUS|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_LENGTH\[3\] Sdram_Control.v(423) " "Inferred latch for \"rWR2_LENGTH\[3\]\" at Sdram_Control.v(423)" {  } { { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385406769713 "|AVUS|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_LENGTH\[4\] Sdram_Control.v(423) " "Inferred latch for \"rWR2_LENGTH\[4\]\" at Sdram_Control.v(423)" {  } { { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385406769713 "|AVUS|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_LENGTH\[5\] Sdram_Control.v(423) " "Inferred latch for \"rWR2_LENGTH\[5\]\" at Sdram_Control.v(423)" {  } { { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385406769713 "|AVUS|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_LENGTH\[6\] Sdram_Control.v(423) " "Inferred latch for \"rWR2_LENGTH\[6\]\" at Sdram_Control.v(423)" {  } { { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385406769713 "|AVUS|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_LENGTH\[7\] Sdram_Control.v(423) " "Inferred latch for \"rWR2_LENGTH\[7\]\" at Sdram_Control.v(423)" {  } { { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385406769713 "|AVUS|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_LENGTH\[0\] Sdram_Control.v(423) " "Inferred latch for \"rWR1_LENGTH\[0\]\" at Sdram_Control.v(423)" {  } { { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385406769713 "|AVUS|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_LENGTH\[1\] Sdram_Control.v(423) " "Inferred latch for \"rWR1_LENGTH\[1\]\" at Sdram_Control.v(423)" {  } { { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385406769714 "|AVUS|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_LENGTH\[2\] Sdram_Control.v(423) " "Inferred latch for \"rWR1_LENGTH\[2\]\" at Sdram_Control.v(423)" {  } { { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385406769714 "|AVUS|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_LENGTH\[3\] Sdram_Control.v(423) " "Inferred latch for \"rWR1_LENGTH\[3\]\" at Sdram_Control.v(423)" {  } { { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385406769714 "|AVUS|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_LENGTH\[4\] Sdram_Control.v(423) " "Inferred latch for \"rWR1_LENGTH\[4\]\" at Sdram_Control.v(423)" {  } { { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385406769714 "|AVUS|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_LENGTH\[5\] Sdram_Control.v(423) " "Inferred latch for \"rWR1_LENGTH\[5\]\" at Sdram_Control.v(423)" {  } { { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385406769714 "|AVUS|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_LENGTH\[6\] Sdram_Control.v(423) " "Inferred latch for \"rWR1_LENGTH\[6\]\" at Sdram_Control.v(423)" {  } { { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385406769714 "|AVUS|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_LENGTH\[7\] Sdram_Control.v(423) " "Inferred latch for \"rWR1_LENGTH\[7\]\" at Sdram_Control.v(423)" {  } { { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385406769714 "|AVUS|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[0\] Sdram_Control.v(423) " "Inferred latch for \"rRD2_MAX_ADDR\[0\]\" at Sdram_Control.v(423)" {  } { { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385406769714 "|AVUS|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[1\] Sdram_Control.v(423) " "Inferred latch for \"rRD2_MAX_ADDR\[1\]\" at Sdram_Control.v(423)" {  } { { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385406769714 "|AVUS|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[2\] Sdram_Control.v(423) " "Inferred latch for \"rRD2_MAX_ADDR\[2\]\" at Sdram_Control.v(423)" {  } { { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385406769714 "|AVUS|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[3\] Sdram_Control.v(423) " "Inferred latch for \"rRD2_MAX_ADDR\[3\]\" at Sdram_Control.v(423)" {  } { { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385406769715 "|AVUS|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[4\] Sdram_Control.v(423) " "Inferred latch for \"rRD2_MAX_ADDR\[4\]\" at Sdram_Control.v(423)" {  } { { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385406769715 "|AVUS|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[5\] Sdram_Control.v(423) " "Inferred latch for \"rRD2_MAX_ADDR\[5\]\" at Sdram_Control.v(423)" {  } { { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385406769715 "|AVUS|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[6\] Sdram_Control.v(423) " "Inferred latch for \"rRD2_MAX_ADDR\[6\]\" at Sdram_Control.v(423)" {  } { { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385406769715 "|AVUS|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[7\] Sdram_Control.v(423) " "Inferred latch for \"rRD2_MAX_ADDR\[7\]\" at Sdram_Control.v(423)" {  } { { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385406769715 "|AVUS|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[8\] Sdram_Control.v(423) " "Inferred latch for \"rRD2_MAX_ADDR\[8\]\" at Sdram_Control.v(423)" {  } { { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385406769715 "|AVUS|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[9\] Sdram_Control.v(423) " "Inferred latch for \"rRD2_MAX_ADDR\[9\]\" at Sdram_Control.v(423)" {  } { { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385406769715 "|AVUS|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[10\] Sdram_Control.v(423) " "Inferred latch for \"rRD2_MAX_ADDR\[10\]\" at Sdram_Control.v(423)" {  } { { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385406769715 "|AVUS|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[11\] Sdram_Control.v(423) " "Inferred latch for \"rRD2_MAX_ADDR\[11\]\" at Sdram_Control.v(423)" {  } { { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385406769715 "|AVUS|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[12\] Sdram_Control.v(423) " "Inferred latch for \"rRD2_MAX_ADDR\[12\]\" at Sdram_Control.v(423)" {  } { { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385406769715 "|AVUS|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[13\] Sdram_Control.v(423) " "Inferred latch for \"rRD2_MAX_ADDR\[13\]\" at Sdram_Control.v(423)" {  } { { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385406769716 "|AVUS|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[14\] Sdram_Control.v(423) " "Inferred latch for \"rRD2_MAX_ADDR\[14\]\" at Sdram_Control.v(423)" {  } { { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385406769716 "|AVUS|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[15\] Sdram_Control.v(423) " "Inferred latch for \"rRD2_MAX_ADDR\[15\]\" at Sdram_Control.v(423)" {  } { { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385406769716 "|AVUS|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[16\] Sdram_Control.v(423) " "Inferred latch for \"rRD2_MAX_ADDR\[16\]\" at Sdram_Control.v(423)" {  } { { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385406769716 "|AVUS|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[17\] Sdram_Control.v(423) " "Inferred latch for \"rRD2_MAX_ADDR\[17\]\" at Sdram_Control.v(423)" {  } { { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385406769716 "|AVUS|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[18\] Sdram_Control.v(423) " "Inferred latch for \"rRD2_MAX_ADDR\[18\]\" at Sdram_Control.v(423)" {  } { { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385406769716 "|AVUS|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[19\] Sdram_Control.v(423) " "Inferred latch for \"rRD2_MAX_ADDR\[19\]\" at Sdram_Control.v(423)" {  } { { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385406769716 "|AVUS|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[20\] Sdram_Control.v(423) " "Inferred latch for \"rRD2_MAX_ADDR\[20\]\" at Sdram_Control.v(423)" {  } { { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385406769716 "|AVUS|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[21\] Sdram_Control.v(423) " "Inferred latch for \"rRD2_MAX_ADDR\[21\]\" at Sdram_Control.v(423)" {  } { { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385406769716 "|AVUS|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[22\] Sdram_Control.v(423) " "Inferred latch for \"rRD2_MAX_ADDR\[22\]\" at Sdram_Control.v(423)" {  } { { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385406769716 "|AVUS|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[0\] Sdram_Control.v(423) " "Inferred latch for \"rRD1_MAX_ADDR\[0\]\" at Sdram_Control.v(423)" {  } { { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385406769716 "|AVUS|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[1\] Sdram_Control.v(423) " "Inferred latch for \"rRD1_MAX_ADDR\[1\]\" at Sdram_Control.v(423)" {  } { { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385406769716 "|AVUS|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[2\] Sdram_Control.v(423) " "Inferred latch for \"rRD1_MAX_ADDR\[2\]\" at Sdram_Control.v(423)" {  } { { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385406769717 "|AVUS|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[3\] Sdram_Control.v(423) " "Inferred latch for \"rRD1_MAX_ADDR\[3\]\" at Sdram_Control.v(423)" {  } { { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385406769717 "|AVUS|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[4\] Sdram_Control.v(423) " "Inferred latch for \"rRD1_MAX_ADDR\[4\]\" at Sdram_Control.v(423)" {  } { { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385406769717 "|AVUS|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[5\] Sdram_Control.v(423) " "Inferred latch for \"rRD1_MAX_ADDR\[5\]\" at Sdram_Control.v(423)" {  } { { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385406769717 "|AVUS|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[6\] Sdram_Control.v(423) " "Inferred latch for \"rRD1_MAX_ADDR\[6\]\" at Sdram_Control.v(423)" {  } { { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385406769717 "|AVUS|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[7\] Sdram_Control.v(423) " "Inferred latch for \"rRD1_MAX_ADDR\[7\]\" at Sdram_Control.v(423)" {  } { { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385406769717 "|AVUS|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[8\] Sdram_Control.v(423) " "Inferred latch for \"rRD1_MAX_ADDR\[8\]\" at Sdram_Control.v(423)" {  } { { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385406769717 "|AVUS|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[9\] Sdram_Control.v(423) " "Inferred latch for \"rRD1_MAX_ADDR\[9\]\" at Sdram_Control.v(423)" {  } { { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385406769717 "|AVUS|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[10\] Sdram_Control.v(423) " "Inferred latch for \"rRD1_MAX_ADDR\[10\]\" at Sdram_Control.v(423)" {  } { { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385406769717 "|AVUS|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[11\] Sdram_Control.v(423) " "Inferred latch for \"rRD1_MAX_ADDR\[11\]\" at Sdram_Control.v(423)" {  } { { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385406769717 "|AVUS|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[12\] Sdram_Control.v(423) " "Inferred latch for \"rRD1_MAX_ADDR\[12\]\" at Sdram_Control.v(423)" {  } { { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385406769718 "|AVUS|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[13\] Sdram_Control.v(423) " "Inferred latch for \"rRD1_MAX_ADDR\[13\]\" at Sdram_Control.v(423)" {  } { { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385406769718 "|AVUS|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[14\] Sdram_Control.v(423) " "Inferred latch for \"rRD1_MAX_ADDR\[14\]\" at Sdram_Control.v(423)" {  } { { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385406769718 "|AVUS|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[15\] Sdram_Control.v(423) " "Inferred latch for \"rRD1_MAX_ADDR\[15\]\" at Sdram_Control.v(423)" {  } { { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385406769718 "|AVUS|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[16\] Sdram_Control.v(423) " "Inferred latch for \"rRD1_MAX_ADDR\[16\]\" at Sdram_Control.v(423)" {  } { { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385406769718 "|AVUS|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[17\] Sdram_Control.v(423) " "Inferred latch for \"rRD1_MAX_ADDR\[17\]\" at Sdram_Control.v(423)" {  } { { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385406769718 "|AVUS|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[18\] Sdram_Control.v(423) " "Inferred latch for \"rRD1_MAX_ADDR\[18\]\" at Sdram_Control.v(423)" {  } { { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385406769718 "|AVUS|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[19\] Sdram_Control.v(423) " "Inferred latch for \"rRD1_MAX_ADDR\[19\]\" at Sdram_Control.v(423)" {  } { { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385406769718 "|AVUS|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[20\] Sdram_Control.v(423) " "Inferred latch for \"rRD1_MAX_ADDR\[20\]\" at Sdram_Control.v(423)" {  } { { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385406769718 "|AVUS|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[21\] Sdram_Control.v(423) " "Inferred latch for \"rRD1_MAX_ADDR\[21\]\" at Sdram_Control.v(423)" {  } { { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385406769718 "|AVUS|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[22\] Sdram_Control.v(423) " "Inferred latch for \"rRD1_MAX_ADDR\[22\]\" at Sdram_Control.v(423)" {  } { { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385406769718 "|AVUS|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[0\] Sdram_Control.v(423) " "Inferred latch for \"rWR2_MAX_ADDR\[0\]\" at Sdram_Control.v(423)" {  } { { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385406769719 "|AVUS|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[1\] Sdram_Control.v(423) " "Inferred latch for \"rWR2_MAX_ADDR\[1\]\" at Sdram_Control.v(423)" {  } { { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385406769719 "|AVUS|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[2\] Sdram_Control.v(423) " "Inferred latch for \"rWR2_MAX_ADDR\[2\]\" at Sdram_Control.v(423)" {  } { { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385406769719 "|AVUS|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[3\] Sdram_Control.v(423) " "Inferred latch for \"rWR2_MAX_ADDR\[3\]\" at Sdram_Control.v(423)" {  } { { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385406769719 "|AVUS|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[4\] Sdram_Control.v(423) " "Inferred latch for \"rWR2_MAX_ADDR\[4\]\" at Sdram_Control.v(423)" {  } { { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385406769719 "|AVUS|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[5\] Sdram_Control.v(423) " "Inferred latch for \"rWR2_MAX_ADDR\[5\]\" at Sdram_Control.v(423)" {  } { { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385406769719 "|AVUS|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[6\] Sdram_Control.v(423) " "Inferred latch for \"rWR2_MAX_ADDR\[6\]\" at Sdram_Control.v(423)" {  } { { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385406769719 "|AVUS|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[7\] Sdram_Control.v(423) " "Inferred latch for \"rWR2_MAX_ADDR\[7\]\" at Sdram_Control.v(423)" {  } { { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385406769719 "|AVUS|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[8\] Sdram_Control.v(423) " "Inferred latch for \"rWR2_MAX_ADDR\[8\]\" at Sdram_Control.v(423)" {  } { { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385406769719 "|AVUS|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[9\] Sdram_Control.v(423) " "Inferred latch for \"rWR2_MAX_ADDR\[9\]\" at Sdram_Control.v(423)" {  } { { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385406769719 "|AVUS|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[10\] Sdram_Control.v(423) " "Inferred latch for \"rWR2_MAX_ADDR\[10\]\" at Sdram_Control.v(423)" {  } { { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385406769719 "|AVUS|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[11\] Sdram_Control.v(423) " "Inferred latch for \"rWR2_MAX_ADDR\[11\]\" at Sdram_Control.v(423)" {  } { { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385406769720 "|AVUS|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[12\] Sdram_Control.v(423) " "Inferred latch for \"rWR2_MAX_ADDR\[12\]\" at Sdram_Control.v(423)" {  } { { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385406769720 "|AVUS|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[13\] Sdram_Control.v(423) " "Inferred latch for \"rWR2_MAX_ADDR\[13\]\" at Sdram_Control.v(423)" {  } { { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385406769720 "|AVUS|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[14\] Sdram_Control.v(423) " "Inferred latch for \"rWR2_MAX_ADDR\[14\]\" at Sdram_Control.v(423)" {  } { { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385406769720 "|AVUS|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[15\] Sdram_Control.v(423) " "Inferred latch for \"rWR2_MAX_ADDR\[15\]\" at Sdram_Control.v(423)" {  } { { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385406769720 "|AVUS|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[16\] Sdram_Control.v(423) " "Inferred latch for \"rWR2_MAX_ADDR\[16\]\" at Sdram_Control.v(423)" {  } { { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385406769720 "|AVUS|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[17\] Sdram_Control.v(423) " "Inferred latch for \"rWR2_MAX_ADDR\[17\]\" at Sdram_Control.v(423)" {  } { { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385406769720 "|AVUS|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[18\] Sdram_Control.v(423) " "Inferred latch for \"rWR2_MAX_ADDR\[18\]\" at Sdram_Control.v(423)" {  } { { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385406769720 "|AVUS|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[19\] Sdram_Control.v(423) " "Inferred latch for \"rWR2_MAX_ADDR\[19\]\" at Sdram_Control.v(423)" {  } { { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385406769720 "|AVUS|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[20\] Sdram_Control.v(423) " "Inferred latch for \"rWR2_MAX_ADDR\[20\]\" at Sdram_Control.v(423)" {  } { { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385406769720 "|AVUS|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[21\] Sdram_Control.v(423) " "Inferred latch for \"rWR2_MAX_ADDR\[21\]\" at Sdram_Control.v(423)" {  } { { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385406769720 "|AVUS|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[22\] Sdram_Control.v(423) " "Inferred latch for \"rWR2_MAX_ADDR\[22\]\" at Sdram_Control.v(423)" {  } { { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385406769720 "|AVUS|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[0\] Sdram_Control.v(423) " "Inferred latch for \"rWR1_MAX_ADDR\[0\]\" at Sdram_Control.v(423)" {  } { { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385406769721 "|AVUS|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[1\] Sdram_Control.v(423) " "Inferred latch for \"rWR1_MAX_ADDR\[1\]\" at Sdram_Control.v(423)" {  } { { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385406769721 "|AVUS|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[2\] Sdram_Control.v(423) " "Inferred latch for \"rWR1_MAX_ADDR\[2\]\" at Sdram_Control.v(423)" {  } { { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385406769721 "|AVUS|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[3\] Sdram_Control.v(423) " "Inferred latch for \"rWR1_MAX_ADDR\[3\]\" at Sdram_Control.v(423)" {  } { { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385406769721 "|AVUS|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[4\] Sdram_Control.v(423) " "Inferred latch for \"rWR1_MAX_ADDR\[4\]\" at Sdram_Control.v(423)" {  } { { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385406769721 "|AVUS|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[5\] Sdram_Control.v(423) " "Inferred latch for \"rWR1_MAX_ADDR\[5\]\" at Sdram_Control.v(423)" {  } { { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385406769721 "|AVUS|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[6\] Sdram_Control.v(423) " "Inferred latch for \"rWR1_MAX_ADDR\[6\]\" at Sdram_Control.v(423)" {  } { { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385406769721 "|AVUS|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[7\] Sdram_Control.v(423) " "Inferred latch for \"rWR1_MAX_ADDR\[7\]\" at Sdram_Control.v(423)" {  } { { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385406769721 "|AVUS|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[8\] Sdram_Control.v(423) " "Inferred latch for \"rWR1_MAX_ADDR\[8\]\" at Sdram_Control.v(423)" {  } { { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385406769721 "|AVUS|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[9\] Sdram_Control.v(423) " "Inferred latch for \"rWR1_MAX_ADDR\[9\]\" at Sdram_Control.v(423)" {  } { { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385406769721 "|AVUS|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[10\] Sdram_Control.v(423) " "Inferred latch for \"rWR1_MAX_ADDR\[10\]\" at Sdram_Control.v(423)" {  } { { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385406769721 "|AVUS|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[11\] Sdram_Control.v(423) " "Inferred latch for \"rWR1_MAX_ADDR\[11\]\" at Sdram_Control.v(423)" {  } { { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385406769722 "|AVUS|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[12\] Sdram_Control.v(423) " "Inferred latch for \"rWR1_MAX_ADDR\[12\]\" at Sdram_Control.v(423)" {  } { { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385406769722 "|AVUS|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[13\] Sdram_Control.v(423) " "Inferred latch for \"rWR1_MAX_ADDR\[13\]\" at Sdram_Control.v(423)" {  } { { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385406769722 "|AVUS|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[14\] Sdram_Control.v(423) " "Inferred latch for \"rWR1_MAX_ADDR\[14\]\" at Sdram_Control.v(423)" {  } { { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385406769722 "|AVUS|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[15\] Sdram_Control.v(423) " "Inferred latch for \"rWR1_MAX_ADDR\[15\]\" at Sdram_Control.v(423)" {  } { { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385406769722 "|AVUS|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[16\] Sdram_Control.v(423) " "Inferred latch for \"rWR1_MAX_ADDR\[16\]\" at Sdram_Control.v(423)" {  } { { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385406769722 "|AVUS|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[17\] Sdram_Control.v(423) " "Inferred latch for \"rWR1_MAX_ADDR\[17\]\" at Sdram_Control.v(423)" {  } { { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385406769722 "|AVUS|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[18\] Sdram_Control.v(423) " "Inferred latch for \"rWR1_MAX_ADDR\[18\]\" at Sdram_Control.v(423)" {  } { { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385406769722 "|AVUS|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[19\] Sdram_Control.v(423) " "Inferred latch for \"rWR1_MAX_ADDR\[19\]\" at Sdram_Control.v(423)" {  } { { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385406769722 "|AVUS|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[20\] Sdram_Control.v(423) " "Inferred latch for \"rWR1_MAX_ADDR\[20\]\" at Sdram_Control.v(423)" {  } { { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385406769722 "|AVUS|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[21\] Sdram_Control.v(423) " "Inferred latch for \"rWR1_MAX_ADDR\[21\]\" at Sdram_Control.v(423)" {  } { { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385406769722 "|AVUS|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[22\] Sdram_Control.v(423) " "Inferred latch for \"rWR1_MAX_ADDR\[22\]\" at Sdram_Control.v(423)" {  } { { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385406769723 "|AVUS|Sdram_Control:u7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_interface Sdram_Control:u7\|control_interface:u_control_interface " "Elaborating entity \"control_interface\" for hierarchy \"Sdram_Control:u7\|control_interface:u_control_interface\"" {  } { { "DE270/SDRAM/Sdram_Control.v" "u_control_interface" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 239 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385406769727 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 control_interface.v(162) " "Verilog HDL assignment warning at control_interface.v(162): truncated value with size 32 to match size of target (16)" {  } { { "DE270/SDRAM/control_interface.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/control_interface.v" 162 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1385406769735 "|AVUS|Sdram_Control:u7|control_interface:u_control_interface"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 control_interface.v(167) " "Verilog HDL assignment warning at control_interface.v(167): truncated value with size 32 to match size of target (16)" {  } { { "DE270/SDRAM/control_interface.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/control_interface.v" 167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1385406769735 "|AVUS|Sdram_Control:u7|control_interface:u_control_interface"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 control_interface.v(192) " "Verilog HDL assignment warning at control_interface.v(192): truncated value with size 32 to match size of target (16)" {  } { { "DE270/SDRAM/control_interface.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/control_interface.v" 192 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1385406769735 "|AVUS|Sdram_Control:u7|control_interface:u_control_interface"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "command Sdram_Control:u7\|command:u_command " "Elaborating entity \"command\" for hierarchy \"Sdram_Control:u7\|command:u_command\"" {  } { { "DE270/SDRAM/Sdram_Control.v" "u_command" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385406769740 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "oe_shift command.v(275) " "Verilog HDL Always Construct warning at command.v(275): inferring latch(es) for variable \"oe_shift\", which holds its previous value in one or more paths through the always construct" {  } { { "DE270/SDRAM/command.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/command.v" 275 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1385406769747 "|AVUS|Sdram_Control:u7|command:u_command"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "oe1 command.v(275) " "Verilog HDL Always Construct warning at command.v(275): inferring latch(es) for variable \"oe1\", which holds its previous value in one or more paths through the always construct" {  } { { "DE270/SDRAM/command.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/command.v" 275 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1385406769747 "|AVUS|Sdram_Control:u7|command:u_command"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "oe2 command.v(275) " "Verilog HDL Always Construct warning at command.v(275): inferring latch(es) for variable \"oe2\", which holds its previous value in one or more paths through the always construct" {  } { { "DE270/SDRAM/command.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/command.v" 275 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1385406769747 "|AVUS|Sdram_Control:u7|command:u_command"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdr_data_path Sdram_Control:u7\|sdr_data_path:u_sdr_data_path " "Elaborating entity \"sdr_data_path\" for hierarchy \"Sdram_Control:u7\|sdr_data_path:u_sdr_data_path\"" {  } { { "DE270/SDRAM/Sdram_Control.v" "u_sdr_data_path" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 272 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385406769752 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 sdr_data_path.v(68) " "Verilog HDL assignment warning at sdr_data_path.v(68): truncated value with size 32 to match size of target (4)" {  } { { "DE270/SDRAM/sdr_data_path.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/sdr_data_path.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1385406769756 "|AVUS|Sdram_Control:u7|sdr_data_path:u_sdr_data_path"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sdram_WR_FIFO Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo " "Elaborating entity \"Sdram_WR_FIFO\" for hierarchy \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\"" {  } { { "DE270/SDRAM/Sdram_Control.v" "u_write1_fifo" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385406769765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_mixed_widths Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Elaborating entity \"dcfifo_mixed_widths\" for hierarchy \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\"" {  } { { "DE270/SDRAM/Sdram_WR_FIFO.v" "dcfifo_mixed_widths_component" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_WR_FIFO.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385406769874 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Elaborated megafunction instantiation \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\"" {  } { { "DE270/SDRAM/Sdram_WR_FIFO.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_WR_FIFO.v" 87 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1385406769878 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Instantiated megafunction \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385406769878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 512 " "Parameter \"lpm_numwords\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385406769878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385406769878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385406769878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385406769878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 9 " "Parameter \"lpm_widthu\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385406769878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu_r 8 " "Parameter \"lpm_widthu_r\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385406769878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width_r 32 " "Parameter \"lpm_width_r\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385406769878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385406769878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385406769878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385406769878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385406769878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385406769878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385406769878 ""}  } { { "DE270/SDRAM/Sdram_WR_FIFO.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_WR_FIFO.v" 87 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1385406769878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_lhh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_lhh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_lhh1 " "Found entity 1: dcfifo_lhh1" {  } { { "db/dcfifo_lhh1.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/dcfifo_lhh1.tdf" 42 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385406769994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385406769994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_lhh1 Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated " "Elaborating entity \"dcfifo_lhh1\" for hierarchy \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\"" {  } { { "dcfifo_mixed_widths.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 74 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385406770000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_ugb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_ugb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_ugb " "Found entity 1: a_gray2bin_ugb" {  } { { "db/a_gray2bin_ugb.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/a_gray2bin_ugb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385406770034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385406770034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_ugb Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|a_gray2bin_ugb:rdptr_g_gray2bin " "Elaborating entity \"a_gray2bin_ugb\" for hierarchy \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|a_gray2bin_ugb:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_lhh1.tdf" "rdptr_g_gray2bin" { Text "C:/Users/Student/Desktop/Project/db/dcfifo_lhh1.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385406770040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_t57.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_t57.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_t57 " "Found entity 1: a_graycounter_t57" {  } { { "db/a_graycounter_t57.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/a_graycounter_t57.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385406770158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385406770158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_t57 Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|a_graycounter_t57:rdptr_g1p " "Elaborating entity \"a_graycounter_t57\" for hierarchy \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|a_graycounter_t57:rdptr_g1p\"" {  } { { "db/dcfifo_lhh1.tdf" "rdptr_g1p" { Text "C:/Users/Student/Desktop/Project/db/dcfifo_lhh1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385406770162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_ojc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_ojc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_ojc " "Found entity 1: a_graycounter_ojc" {  } { { "db/a_graycounter_ojc.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/a_graycounter_ojc.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385406770268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385406770268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_ojc Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|a_graycounter_ojc:wrptr_g1p " "Elaborating entity \"a_graycounter_ojc\" for hierarchy \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|a_graycounter_ojc:wrptr_g1p\"" {  } { { "db/dcfifo_lhh1.tdf" "wrptr_g1p" { Text "C:/Users/Student/Desktop/Project/db/dcfifo_lhh1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385406770272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rj31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rj31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rj31 " "Found entity 1: altsyncram_rj31" {  } { { "db/altsyncram_rj31.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/altsyncram_rj31.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385406770387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385406770387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rj31 Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|altsyncram_rj31:fifo_ram " "Elaborating entity \"altsyncram_rj31\" for hierarchy \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|altsyncram_rj31:fifo_ram\"" {  } { { "db/dcfifo_lhh1.tdf" "fifo_ram" { Text "C:/Users/Student/Desktop/Project/db/dcfifo_lhh1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385406770391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_gd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_gd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_gd9 " "Found entity 1: dffpipe_gd9" {  } { { "db/dffpipe_gd9.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/dffpipe_gd9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385406770415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385406770415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_gd9 Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|dffpipe_gd9:rs_brp " "Elaborating entity \"dffpipe_gd9\" for hierarchy \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|dffpipe_gd9:rs_brp\"" {  } { { "db/dcfifo_lhh1.tdf" "rs_brp" { Text "C:/Users/Student/Desktop/Project/db/dcfifo_lhh1.tdf" 62 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385406770419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_ikd.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_ikd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_ikd " "Found entity 1: alt_synch_pipe_ikd" {  } { { "db/alt_synch_pipe_ikd.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/alt_synch_pipe_ikd.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385406770446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385406770446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_ikd Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|alt_synch_pipe_ikd:rs_dgwp " "Elaborating entity \"alt_synch_pipe_ikd\" for hierarchy \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|alt_synch_pipe_ikd:rs_dgwp\"" {  } { { "db/dcfifo_lhh1.tdf" "rs_dgwp" { Text "C:/Users/Student/Desktop/Project/db/dcfifo_lhh1.tdf" 64 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385406770451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_hd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_hd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_hd9 " "Found entity 1: dffpipe_hd9" {  } { { "db/dffpipe_hd9.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/dffpipe_hd9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385406770473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385406770473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_hd9 Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|alt_synch_pipe_ikd:rs_dgwp\|dffpipe_hd9:dffpipe13 " "Elaborating entity \"dffpipe_hd9\" for hierarchy \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|alt_synch_pipe_ikd:rs_dgwp\|dffpipe_hd9:dffpipe13\"" {  } { { "db/alt_synch_pipe_ikd.tdf" "dffpipe13" { Text "C:/Users/Student/Desktop/Project/db/alt_synch_pipe_ikd.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385406770478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_jkd.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_jkd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_jkd " "Found entity 1: alt_synch_pipe_jkd" {  } { { "db/alt_synch_pipe_jkd.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/alt_synch_pipe_jkd.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385406770502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385406770502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_jkd Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|alt_synch_pipe_jkd:ws_dgrp " "Elaborating entity \"alt_synch_pipe_jkd\" for hierarchy \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|alt_synch_pipe_jkd:ws_dgrp\"" {  } { { "db/dcfifo_lhh1.tdf" "ws_dgrp" { Text "C:/Users/Student/Desktop/Project/db/dcfifo_lhh1.tdf" 65 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385406770509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_id9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_id9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_id9 " "Found entity 1: dffpipe_id9" {  } { { "db/dffpipe_id9.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/dffpipe_id9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385406770533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385406770533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_id9 Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|alt_synch_pipe_jkd:ws_dgrp\|dffpipe_id9:dffpipe16 " "Elaborating entity \"dffpipe_id9\" for hierarchy \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|alt_synch_pipe_jkd:ws_dgrp\|dffpipe_id9:dffpipe16\"" {  } { { "db/alt_synch_pipe_jkd.tdf" "dffpipe16" { Text "C:/Users/Student/Desktop/Project/db/alt_synch_pipe_jkd.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385406770538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_f66.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_f66.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_f66 " "Found entity 1: cmpr_f66" {  } { { "db/cmpr_f66.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/cmpr_f66.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385406770656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385406770656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_f66 Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|cmpr_f66:rdempty_eq_comp " "Elaborating entity \"cmpr_f66\" for hierarchy \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|cmpr_f66:rdempty_eq_comp\"" {  } { { "db/dcfifo_lhh1.tdf" "rdempty_eq_comp" { Text "C:/Users/Student/Desktop/Project/db/dcfifo_lhh1.tdf" 69 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385406770661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_54e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_54e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_54e " "Found entity 1: cntr_54e" {  } { { "db/cntr_54e.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/cntr_54e.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385406770815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385406770815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_54e Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|cntr_54e:cntr_b " "Elaborating entity \"cntr_54e\" for hierarchy \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|cntr_54e:cntr_b\"" {  } { { "db/dcfifo_lhh1.tdf" "cntr_b" { Text "C:/Users/Student/Desktop/Project/db/dcfifo_lhh1.tdf" 71 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385406770819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sdram_RD_FIFO Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo " "Elaborating entity \"Sdram_RD_FIFO\" for hierarchy \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\"" {  } { { "DE270/SDRAM/Sdram_Control.v" "u_read1_fifo" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385406771081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_mixed_widths Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Elaborating entity \"dcfifo_mixed_widths\" for hierarchy \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\"" {  } { { "DE270/SDRAM/Sdram_RD_FIFO.v" "dcfifo_mixed_widths_component" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_RD_FIFO.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385406771201 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Elaborated megafunction instantiation \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\"" {  } { { "DE270/SDRAM/Sdram_RD_FIFO.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_RD_FIFO.v" 87 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1385406771208 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Instantiated megafunction \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385406771208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 256 " "Parameter \"lpm_numwords\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385406771208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385406771208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385406771208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385406771208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 8 " "Parameter \"lpm_widthu\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385406771208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu_r 9 " "Parameter \"lpm_widthu_r\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385406771208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width_r 16 " "Parameter \"lpm_width_r\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385406771208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385406771208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385406771208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385406771208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385406771208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385406771208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385406771208 ""}  } { { "DE270/SDRAM/Sdram_RD_FIFO.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_RD_FIFO.v" 87 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1385406771208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_dih1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_dih1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_dih1 " "Found entity 1: dcfifo_dih1" {  } { { "db/dcfifo_dih1.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/dcfifo_dih1.tdf" 42 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385406771344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385406771344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_dih1 Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_dih1:auto_generated " "Elaborating entity \"dcfifo_dih1\" for hierarchy \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_dih1:auto_generated\"" {  } { { "dcfifo_mixed_widths.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 74 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385406771349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_s57.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_s57.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_s57 " "Found entity 1: a_graycounter_s57" {  } { { "db/a_graycounter_s57.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/a_graycounter_s57.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385406771503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385406771503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_s57 Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_dih1:auto_generated\|a_graycounter_s57:rdptr_g1p " "Elaborating entity \"a_graycounter_s57\" for hierarchy \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_dih1:auto_generated\|a_graycounter_s57:rdptr_g1p\"" {  } { { "db/dcfifo_dih1.tdf" "rdptr_g1p" { Text "C:/Users/Student/Desktop/Project/db/dcfifo_dih1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385406771509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_pjc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_pjc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_pjc " "Found entity 1: a_graycounter_pjc" {  } { { "db/a_graycounter_pjc.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/a_graycounter_pjc.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385406771642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385406771642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_pjc Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_dih1:auto_generated\|a_graycounter_pjc:wrptr_g1p " "Elaborating entity \"a_graycounter_pjc\" for hierarchy \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_dih1:auto_generated\|a_graycounter_pjc:wrptr_g1p\"" {  } { { "db/dcfifo_dih1.tdf" "wrptr_g1p" { Text "C:/Users/Student/Desktop/Project/db/dcfifo_dih1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385406771648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_sj31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_sj31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_sj31 " "Found entity 1: altsyncram_sj31" {  } { { "db/altsyncram_sj31.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/altsyncram_sj31.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385406771783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385406771783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_sj31 Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_dih1:auto_generated\|altsyncram_sj31:fifo_ram " "Elaborating entity \"altsyncram_sj31\" for hierarchy \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_dih1:auto_generated\|altsyncram_sj31:fifo_ram\"" {  } { { "db/dcfifo_dih1.tdf" "fifo_ram" { Text "C:/Users/Student/Desktop/Project/db/dcfifo_dih1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385406771788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_kkd.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_kkd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_kkd " "Found entity 1: alt_synch_pipe_kkd" {  } { { "db/alt_synch_pipe_kkd.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/alt_synch_pipe_kkd.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385406771813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385406771813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_kkd Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_dih1:auto_generated\|alt_synch_pipe_kkd:rs_dgwp " "Elaborating entity \"alt_synch_pipe_kkd\" for hierarchy \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_dih1:auto_generated\|alt_synch_pipe_kkd:rs_dgwp\"" {  } { { "db/dcfifo_dih1.tdf" "rs_dgwp" { Text "C:/Users/Student/Desktop/Project/db/dcfifo_dih1.tdf" 63 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385406771819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_jd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_jd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_jd9 " "Found entity 1: dffpipe_jd9" {  } { { "db/dffpipe_jd9.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/dffpipe_jd9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385406771841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385406771841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_jd9 Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_dih1:auto_generated\|alt_synch_pipe_kkd:rs_dgwp\|dffpipe_jd9:dffpipe12 " "Elaborating entity \"dffpipe_jd9\" for hierarchy \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_dih1:auto_generated\|alt_synch_pipe_kkd:rs_dgwp\|dffpipe_jd9:dffpipe12\"" {  } { { "db/alt_synch_pipe_kkd.tdf" "dffpipe12" { Text "C:/Users/Student/Desktop/Project/db/alt_synch_pipe_kkd.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385406771848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_lkd.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_lkd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_lkd " "Found entity 1: alt_synch_pipe_lkd" {  } { { "db/alt_synch_pipe_lkd.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/alt_synch_pipe_lkd.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385406771883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385406771883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_lkd Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_dih1:auto_generated\|alt_synch_pipe_lkd:ws_dgrp " "Elaborating entity \"alt_synch_pipe_lkd\" for hierarchy \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_dih1:auto_generated\|alt_synch_pipe_lkd:ws_dgrp\"" {  } { { "db/dcfifo_dih1.tdf" "ws_dgrp" { Text "C:/Users/Student/Desktop/Project/db/dcfifo_dih1.tdf" 66 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385406771888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_kd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_kd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_kd9 " "Found entity 1: dffpipe_kd9" {  } { { "db/dffpipe_kd9.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/dffpipe_kd9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385406771915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385406771915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_kd9 Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_dih1:auto_generated\|alt_synch_pipe_lkd:ws_dgrp\|dffpipe_kd9:dffpipe15 " "Elaborating entity \"dffpipe_kd9\" for hierarchy \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_dih1:auto_generated\|alt_synch_pipe_lkd:ws_dgrp\|dffpipe_kd9:dffpipe15\"" {  } { { "db/alt_synch_pipe_lkd.tdf" "dffpipe15" { Text "C:/Users/Student/Desktop/Project/db/alt_synch_pipe_lkd.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385406771921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_CCD_Config I2C_CCD_Config:u8 " "Elaborating entity \"I2C_CCD_Config\" for hierarchy \"I2C_CCD_Config:u8\"" {  } { { "avus.v" "u8" { Text "C:/Users/Student/Desktop/Project/avus.v" 375 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385406772154 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_CCD_Config.v(126) " "Verilog HDL assignment warning at I2C_CCD_Config.v(126): truncated value with size 32 to match size of target (1)" {  } { { "DE270/I2C_CCD_Config.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/I2C_CCD_Config.v" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1385406772159 "|AVUS|I2C_CCD_Config:u8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_CCD_Config.v(127) " "Verilog HDL assignment warning at I2C_CCD_Config.v(127): truncated value with size 32 to match size of target (1)" {  } { { "DE270/I2C_CCD_Config.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/I2C_CCD_Config.v" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1385406772159 "|AVUS|I2C_CCD_Config:u8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 I2C_CCD_Config.v(149) " "Verilog HDL assignment warning at I2C_CCD_Config.v(149): truncated value with size 32 to match size of target (25)" {  } { { "DE270/I2C_CCD_Config.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/I2C_CCD_Config.v" 149 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1385406772159 "|AVUS|I2C_CCD_Config:u8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_CCD_Config.v(154) " "Verilog HDL assignment warning at I2C_CCD_Config.v(154): truncated value with size 32 to match size of target (1)" {  } { { "DE270/I2C_CCD_Config.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/I2C_CCD_Config.v" 154 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1385406772159 "|AVUS|I2C_CCD_Config:u8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 I2C_CCD_Config.v(179) " "Verilog HDL assignment warning at I2C_CCD_Config.v(179): truncated value with size 32 to match size of target (16)" {  } { { "DE270/I2C_CCD_Config.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/I2C_CCD_Config.v" 179 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1385406772159 "|AVUS|I2C_CCD_Config:u8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 I2C_CCD_Config.v(229) " "Verilog HDL assignment warning at I2C_CCD_Config.v(229): truncated value with size 32 to match size of target (6)" {  } { { "DE270/I2C_CCD_Config.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/I2C_CCD_Config.v" 229 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1385406772159 "|AVUS|I2C_CCD_Config:u8"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_Controller I2C_CCD_Config:u8\|I2C_Controller:u0 " "Elaborating entity \"I2C_Controller\" for hierarchy \"I2C_CCD_Config:u8\|I2C_Controller:u0\"" {  } { { "DE270/I2C_CCD_Config.v" "u0" { Text "C:/Users/Student/Desktop/Project/DE270/I2C_CCD_Config.v" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385406772165 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_Controller.v(71) " "Verilog HDL assignment warning at I2C_Controller.v(71): truncated value with size 32 to match size of target (1)" {  } { { "DE270/I2C_Controller.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/I2C_Controller.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1385406772169 "|AVUS|I2C_CCD_Config:u8|I2C_Controller:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_Controller.v(70) " "Verilog HDL assignment warning at I2C_Controller.v(70): truncated value with size 32 to match size of target (1)" {  } { { "DE270/I2C_Controller.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/I2C_Controller.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1385406772169 "|AVUS|I2C_CCD_Config:u8|I2C_Controller:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 I2C_Controller.v(83) " "Verilog HDL assignment warning at I2C_Controller.v(83): truncated value with size 32 to match size of target (7)" {  } { { "DE270/I2C_Controller.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/I2C_Controller.v" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1385406772169 "|AVUS|I2C_CCD_Config:u8|I2C_Controller:u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Controller VGA_Controller:u1 " "Elaborating entity \"VGA_Controller\" for hierarchy \"VGA_Controller:u1\"" {  } { { "avus.v" "u1" { Text "C:/Users/Student/Desktop/Project/avus.v" 394 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385406772174 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(138) " "Verilog HDL assignment warning at VGA_Controller.v(138): truncated value with size 32 to match size of target (10)" {  } { { "DE270/VGA_Controller.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/VGA_Controller.v" 138 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1385406772177 "|AVUS|VGA_Controller:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(141) " "Verilog HDL assignment warning at VGA_Controller.v(141): truncated value with size 32 to match size of target (10)" {  } { { "DE270/VGA_Controller.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/VGA_Controller.v" 141 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1385406772177 "|AVUS|VGA_Controller:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(144) " "Verilog HDL assignment warning at VGA_Controller.v(144): truncated value with size 32 to match size of target (10)" {  } { { "DE270/VGA_Controller.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/VGA_Controller.v" 144 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1385406772178 "|AVUS|VGA_Controller:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 VGA_Controller.v(201) " "Verilog HDL assignment warning at VGA_Controller.v(201): truncated value with size 32 to match size of target (13)" {  } { { "DE270/VGA_Controller.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/VGA_Controller.v" 201 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1385406772178 "|AVUS|VGA_Controller:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 VGA_Controller.v(227) " "Verilog HDL assignment warning at VGA_Controller.v(227): truncated value with size 32 to match size of target (13)" {  } { { "DE270/VGA_Controller.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/VGA_Controller.v" 227 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1385406772178 "|AVUS|VGA_Controller:u1"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "D5M_PIXLCLK " "Net \"D5M_PIXLCLK\" is missing source, defaulting to GND" {  } { { "avus.v" "D5M_PIXLCLK" { Text "C:/Users/Student/Desktop/Project/avus.v" 243 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1385406772464 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1385406772464 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "_ " "Net \"_\" is missing source, defaulting to GND" {  } {  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1385406772465 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "D5M_PIXLCLK " "Net \"D5M_PIXLCLK\" is missing source, defaulting to GND" {  } { { "avus.v" "D5M_PIXLCLK" { Text "C:/Users/Student/Desktop/Project/avus.v" 243 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1385406772465 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1385406772465 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "_ " "Net \"_\" is missing source, defaulting to GND" {  } {  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1385406772466 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "D5M_PIXLCLK " "Net \"D5M_PIXLCLK\" is missing source, defaulting to GND" {  } { { "avus.v" "D5M_PIXLCLK" { Text "C:/Users/Student/Desktop/Project/avus.v" 243 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1385406772466 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1385406772466 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control:u7\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_dih1:auto_generated\|altsyncram_sj31:fifo_ram\|q_b\[0\] " "Synthesized away node \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_dih1:auto_generated\|altsyncram_sj31:fifo_ram\|q_b\[0\]\"" {  } { { "db/altsyncram_sj31.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/altsyncram_sj31.tdf" 41 2 0 } } { "db/dcfifo_dih1.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/dcfifo_dih1.tdf" 58 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 74 3 0 } } { "DE270/SDRAM/Sdram_RD_FIFO.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_RD_FIFO.v" 87 0 0 } } { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 312 0 0 } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 364 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1385406772854 "|AVUS|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control:u7\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_dih1:auto_generated\|altsyncram_sj31:fifo_ram\|q_b\[1\] " "Synthesized away node \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_dih1:auto_generated\|altsyncram_sj31:fifo_ram\|q_b\[1\]\"" {  } { { "db/altsyncram_sj31.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/altsyncram_sj31.tdf" 75 2 0 } } { "db/dcfifo_dih1.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/dcfifo_dih1.tdf" 58 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 74 3 0 } } { "DE270/SDRAM/Sdram_RD_FIFO.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_RD_FIFO.v" 87 0 0 } } { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 312 0 0 } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 364 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1385406772854 "|AVUS|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control:u7\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_dih1:auto_generated\|altsyncram_sj31:fifo_ram\|q_b\[10\] " "Synthesized away node \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_dih1:auto_generated\|altsyncram_sj31:fifo_ram\|q_b\[10\]\"" {  } { { "db/altsyncram_sj31.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/altsyncram_sj31.tdf" 381 2 0 } } { "db/dcfifo_dih1.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/dcfifo_dih1.tdf" 58 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 74 3 0 } } { "DE270/SDRAM/Sdram_RD_FIFO.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_RD_FIFO.v" 87 0 0 } } { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 312 0 0 } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 364 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1385406772854 "|AVUS|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control:u7\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_dih1:auto_generated\|altsyncram_sj31:fifo_ram\|q_b\[11\] " "Synthesized away node \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_dih1:auto_generated\|altsyncram_sj31:fifo_ram\|q_b\[11\]\"" {  } { { "db/altsyncram_sj31.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/altsyncram_sj31.tdf" 415 2 0 } } { "db/dcfifo_dih1.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/dcfifo_dih1.tdf" 58 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 74 3 0 } } { "DE270/SDRAM/Sdram_RD_FIFO.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_RD_FIFO.v" 87 0 0 } } { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 312 0 0 } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 364 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1385406772854 "|AVUS|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control:u7\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_dih1:auto_generated\|altsyncram_sj31:fifo_ram\|q_b\[15\] " "Synthesized away node \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_dih1:auto_generated\|altsyncram_sj31:fifo_ram\|q_b\[15\]\"" {  } { { "db/altsyncram_sj31.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/altsyncram_sj31.tdf" 551 2 0 } } { "db/dcfifo_dih1.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/dcfifo_dih1.tdf" 58 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 74 3 0 } } { "DE270/SDRAM/Sdram_RD_FIFO.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_RD_FIFO.v" 87 0 0 } } { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 312 0 0 } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 364 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1385406772854 "|AVUS|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_dih1:auto_generated\|altsyncram_sj31:fifo_ram\|q_b\[0\] " "Synthesized away node \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_dih1:auto_generated\|altsyncram_sj31:fifo_ram\|q_b\[0\]\"" {  } { { "db/altsyncram_sj31.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/altsyncram_sj31.tdf" 41 2 0 } } { "db/dcfifo_dih1.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/dcfifo_dih1.tdf" 58 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 74 3 0 } } { "DE270/SDRAM/Sdram_RD_FIFO.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_RD_FIFO.v" 87 0 0 } } { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 302 0 0 } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 364 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1385406772854 "|AVUS|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_dih1:auto_generated\|altsyncram_sj31:fifo_ram\|q_b\[1\] " "Synthesized away node \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_dih1:auto_generated\|altsyncram_sj31:fifo_ram\|q_b\[1\]\"" {  } { { "db/altsyncram_sj31.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/altsyncram_sj31.tdf" 75 2 0 } } { "db/dcfifo_dih1.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/dcfifo_dih1.tdf" 58 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 74 3 0 } } { "DE270/SDRAM/Sdram_RD_FIFO.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_RD_FIFO.v" 87 0 0 } } { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 302 0 0 } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 364 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1385406772854 "|AVUS|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_dih1:auto_generated\|altsyncram_sj31:fifo_ram\|q_b\[15\] " "Synthesized away node \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_dih1:auto_generated\|altsyncram_sj31:fifo_ram\|q_b\[15\]\"" {  } { { "db/altsyncram_sj31.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/altsyncram_sj31.tdf" 551 2 0 } } { "db/dcfifo_dih1.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/dcfifo_dih1.tdf" 58 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 74 3 0 } } { "DE270/SDRAM/Sdram_RD_FIFO.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_RD_FIFO.v" 87 0 0 } } { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 302 0 0 } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 364 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1385406772854 "|AVUS|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAW2RGB:u4\|Line_Buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_4cs:auto_generated\|altsyncram_bka1:altsyncram2\|q_b\[0\] " "Synthesized away node \"RAW2RGB:u4\|Line_Buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_4cs:auto_generated\|altsyncram_bka1:altsyncram2\|q_b\[0\]\"" {  } { { "db/altsyncram_bka1.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/altsyncram_bka1.tdf" 38 2 0 } } { "db/shift_taps_4cs.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/shift_taps_4cs.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "DE270/Line_Buffer.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/Line_Buffer.v" 84 0 0 } } { "DE270/RAW2RGB.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/RAW2RGB.v" 185 0 0 } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 271 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1385406772854 "|AVUS|RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_4cs:auto_generated|altsyncram_bka1:altsyncram2|ram_block3a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAW2RGB:u4\|Line_Buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_4cs:auto_generated\|altsyncram_bka1:altsyncram2\|q_b\[1\] " "Synthesized away node \"RAW2RGB:u4\|Line_Buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_4cs:auto_generated\|altsyncram_bka1:altsyncram2\|q_b\[1\]\"" {  } { { "db/altsyncram_bka1.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/altsyncram_bka1.tdf" 68 2 0 } } { "db/shift_taps_4cs.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/shift_taps_4cs.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "DE270/Line_Buffer.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/Line_Buffer.v" 84 0 0 } } { "DE270/RAW2RGB.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/RAW2RGB.v" 185 0 0 } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 271 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1385406772854 "|AVUS|RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_4cs:auto_generated|altsyncram_bka1:altsyncram2|ram_block3a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAW2RGB:u4\|Line_Buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_4cs:auto_generated\|altsyncram_bka1:altsyncram2\|q_b\[2\] " "Synthesized away node \"RAW2RGB:u4\|Line_Buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_4cs:auto_generated\|altsyncram_bka1:altsyncram2\|q_b\[2\]\"" {  } { { "db/altsyncram_bka1.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/altsyncram_bka1.tdf" 98 2 0 } } { "db/shift_taps_4cs.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/shift_taps_4cs.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "DE270/Line_Buffer.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/Line_Buffer.v" 84 0 0 } } { "DE270/RAW2RGB.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/RAW2RGB.v" 185 0 0 } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 271 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1385406772854 "|AVUS|RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_4cs:auto_generated|altsyncram_bka1:altsyncram2|ram_block3a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAW2RGB:u4\|Line_Buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_4cs:auto_generated\|altsyncram_bka1:altsyncram2\|q_b\[3\] " "Synthesized away node \"RAW2RGB:u4\|Line_Buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_4cs:auto_generated\|altsyncram_bka1:altsyncram2\|q_b\[3\]\"" {  } { { "db/altsyncram_bka1.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/altsyncram_bka1.tdf" 128 2 0 } } { "db/shift_taps_4cs.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/shift_taps_4cs.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "DE270/Line_Buffer.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/Line_Buffer.v" 84 0 0 } } { "DE270/RAW2RGB.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/RAW2RGB.v" 185 0 0 } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 271 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1385406772854 "|AVUS|RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_4cs:auto_generated|altsyncram_bka1:altsyncram2|ram_block3a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAW2RGB:u4\|Line_Buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_4cs:auto_generated\|altsyncram_bka1:altsyncram2\|q_b\[4\] " "Synthesized away node \"RAW2RGB:u4\|Line_Buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_4cs:auto_generated\|altsyncram_bka1:altsyncram2\|q_b\[4\]\"" {  } { { "db/altsyncram_bka1.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/altsyncram_bka1.tdf" 158 2 0 } } { "db/shift_taps_4cs.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/shift_taps_4cs.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "DE270/Line_Buffer.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/Line_Buffer.v" 84 0 0 } } { "DE270/RAW2RGB.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/RAW2RGB.v" 185 0 0 } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 271 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1385406772854 "|AVUS|RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_4cs:auto_generated|altsyncram_bka1:altsyncram2|ram_block3a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAW2RGB:u4\|Line_Buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_4cs:auto_generated\|altsyncram_bka1:altsyncram2\|q_b\[5\] " "Synthesized away node \"RAW2RGB:u4\|Line_Buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_4cs:auto_generated\|altsyncram_bka1:altsyncram2\|q_b\[5\]\"" {  } { { "db/altsyncram_bka1.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/altsyncram_bka1.tdf" 188 2 0 } } { "db/shift_taps_4cs.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/shift_taps_4cs.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "DE270/Line_Buffer.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/Line_Buffer.v" 84 0 0 } } { "DE270/RAW2RGB.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/RAW2RGB.v" 185 0 0 } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 271 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1385406772854 "|AVUS|RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_4cs:auto_generated|altsyncram_bka1:altsyncram2|ram_block3a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAW2RGB:u4\|Line_Buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_4cs:auto_generated\|altsyncram_bka1:altsyncram2\|q_b\[6\] " "Synthesized away node \"RAW2RGB:u4\|Line_Buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_4cs:auto_generated\|altsyncram_bka1:altsyncram2\|q_b\[6\]\"" {  } { { "db/altsyncram_bka1.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/altsyncram_bka1.tdf" 218 2 0 } } { "db/shift_taps_4cs.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/shift_taps_4cs.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "DE270/Line_Buffer.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/Line_Buffer.v" 84 0 0 } } { "DE270/RAW2RGB.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/RAW2RGB.v" 185 0 0 } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 271 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1385406772854 "|AVUS|RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_4cs:auto_generated|altsyncram_bka1:altsyncram2|ram_block3a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAW2RGB:u4\|Line_Buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_4cs:auto_generated\|altsyncram_bka1:altsyncram2\|q_b\[7\] " "Synthesized away node \"RAW2RGB:u4\|Line_Buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_4cs:auto_generated\|altsyncram_bka1:altsyncram2\|q_b\[7\]\"" {  } { { "db/altsyncram_bka1.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/altsyncram_bka1.tdf" 248 2 0 } } { "db/shift_taps_4cs.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/shift_taps_4cs.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "DE270/Line_Buffer.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/Line_Buffer.v" 84 0 0 } } { "DE270/RAW2RGB.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/RAW2RGB.v" 185 0 0 } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 271 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1385406772854 "|AVUS|RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_4cs:auto_generated|altsyncram_bka1:altsyncram2|ram_block3a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAW2RGB:u4\|Line_Buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_4cs:auto_generated\|altsyncram_bka1:altsyncram2\|q_b\[8\] " "Synthesized away node \"RAW2RGB:u4\|Line_Buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_4cs:auto_generated\|altsyncram_bka1:altsyncram2\|q_b\[8\]\"" {  } { { "db/altsyncram_bka1.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/altsyncram_bka1.tdf" 278 2 0 } } { "db/shift_taps_4cs.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/shift_taps_4cs.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "DE270/Line_Buffer.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/Line_Buffer.v" 84 0 0 } } { "DE270/RAW2RGB.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/RAW2RGB.v" 185 0 0 } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 271 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1385406772854 "|AVUS|RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_4cs:auto_generated|altsyncram_bka1:altsyncram2|ram_block3a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAW2RGB:u4\|Line_Buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_4cs:auto_generated\|altsyncram_bka1:altsyncram2\|q_b\[9\] " "Synthesized away node \"RAW2RGB:u4\|Line_Buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_4cs:auto_generated\|altsyncram_bka1:altsyncram2\|q_b\[9\]\"" {  } { { "db/altsyncram_bka1.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/altsyncram_bka1.tdf" 308 2 0 } } { "db/shift_taps_4cs.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/shift_taps_4cs.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "DE270/Line_Buffer.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/Line_Buffer.v" 84 0 0 } } { "DE270/RAW2RGB.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/RAW2RGB.v" 185 0 0 } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 271 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1385406772854 "|AVUS|RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_4cs:auto_generated|altsyncram_bka1:altsyncram2|ram_block3a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAW2RGB:u4\|Line_Buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_4cs:auto_generated\|altsyncram_bka1:altsyncram2\|q_b\[10\] " "Synthesized away node \"RAW2RGB:u4\|Line_Buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_4cs:auto_generated\|altsyncram_bka1:altsyncram2\|q_b\[10\]\"" {  } { { "db/altsyncram_bka1.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/altsyncram_bka1.tdf" 338 2 0 } } { "db/shift_taps_4cs.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/shift_taps_4cs.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "DE270/Line_Buffer.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/Line_Buffer.v" 84 0 0 } } { "DE270/RAW2RGB.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/RAW2RGB.v" 185 0 0 } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 271 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1385406772854 "|AVUS|RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_4cs:auto_generated|altsyncram_bka1:altsyncram2|ram_block3a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAW2RGB:u4\|Line_Buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_4cs:auto_generated\|altsyncram_bka1:altsyncram2\|q_b\[11\] " "Synthesized away node \"RAW2RGB:u4\|Line_Buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_4cs:auto_generated\|altsyncram_bka1:altsyncram2\|q_b\[11\]\"" {  } { { "db/altsyncram_bka1.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/altsyncram_bka1.tdf" 368 2 0 } } { "db/shift_taps_4cs.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/shift_taps_4cs.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "DE270/Line_Buffer.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/Line_Buffer.v" 84 0 0 } } { "DE270/RAW2RGB.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/RAW2RGB.v" 185 0 0 } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 271 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1385406772854 "|AVUS|RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_4cs:auto_generated|altsyncram_bka1:altsyncram2|ram_block3a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAW2RGB:u4\|Line_Buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_4cs:auto_generated\|altsyncram_bka1:altsyncram2\|q_b\[12\] " "Synthesized away node \"RAW2RGB:u4\|Line_Buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_4cs:auto_generated\|altsyncram_bka1:altsyncram2\|q_b\[12\]\"" {  } { { "db/altsyncram_bka1.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/altsyncram_bka1.tdf" 398 2 0 } } { "db/shift_taps_4cs.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/shift_taps_4cs.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "DE270/Line_Buffer.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/Line_Buffer.v" 84 0 0 } } { "DE270/RAW2RGB.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/RAW2RGB.v" 185 0 0 } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 271 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1385406772854 "|AVUS|RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_4cs:auto_generated|altsyncram_bka1:altsyncram2|ram_block3a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAW2RGB:u4\|Line_Buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_4cs:auto_generated\|altsyncram_bka1:altsyncram2\|q_b\[13\] " "Synthesized away node \"RAW2RGB:u4\|Line_Buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_4cs:auto_generated\|altsyncram_bka1:altsyncram2\|q_b\[13\]\"" {  } { { "db/altsyncram_bka1.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/altsyncram_bka1.tdf" 428 2 0 } } { "db/shift_taps_4cs.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/shift_taps_4cs.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "DE270/Line_Buffer.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/Line_Buffer.v" 84 0 0 } } { "DE270/RAW2RGB.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/RAW2RGB.v" 185 0 0 } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 271 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1385406772854 "|AVUS|RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_4cs:auto_generated|altsyncram_bka1:altsyncram2|ram_block3a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAW2RGB:u4\|Line_Buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_4cs:auto_generated\|altsyncram_bka1:altsyncram2\|q_b\[14\] " "Synthesized away node \"RAW2RGB:u4\|Line_Buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_4cs:auto_generated\|altsyncram_bka1:altsyncram2\|q_b\[14\]\"" {  } { { "db/altsyncram_bka1.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/altsyncram_bka1.tdf" 458 2 0 } } { "db/shift_taps_4cs.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/shift_taps_4cs.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "DE270/Line_Buffer.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/Line_Buffer.v" 84 0 0 } } { "DE270/RAW2RGB.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/RAW2RGB.v" 185 0 0 } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 271 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1385406772854 "|AVUS|RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_4cs:auto_generated|altsyncram_bka1:altsyncram2|ram_block3a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAW2RGB:u4\|Line_Buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_4cs:auto_generated\|altsyncram_bka1:altsyncram2\|q_b\[15\] " "Synthesized away node \"RAW2RGB:u4\|Line_Buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_4cs:auto_generated\|altsyncram_bka1:altsyncram2\|q_b\[15\]\"" {  } { { "db/altsyncram_bka1.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/altsyncram_bka1.tdf" 488 2 0 } } { "db/shift_taps_4cs.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/shift_taps_4cs.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "DE270/Line_Buffer.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/Line_Buffer.v" 84 0 0 } } { "DE270/RAW2RGB.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/RAW2RGB.v" 185 0 0 } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 271 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1385406772854 "|AVUS|RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_4cs:auto_generated|altsyncram_bka1:altsyncram2|ram_block3a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAW2RGB:u4\|Line_Buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_4cs:auto_generated\|altsyncram_bka1:altsyncram2\|q_b\[16\] " "Synthesized away node \"RAW2RGB:u4\|Line_Buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_4cs:auto_generated\|altsyncram_bka1:altsyncram2\|q_b\[16\]\"" {  } { { "db/altsyncram_bka1.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/altsyncram_bka1.tdf" 518 2 0 } } { "db/shift_taps_4cs.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/shift_taps_4cs.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "DE270/Line_Buffer.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/Line_Buffer.v" 84 0 0 } } { "DE270/RAW2RGB.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/RAW2RGB.v" 185 0 0 } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 271 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1385406772854 "|AVUS|RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_4cs:auto_generated|altsyncram_bka1:altsyncram2|ram_block3a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAW2RGB:u4\|Line_Buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_4cs:auto_generated\|altsyncram_bka1:altsyncram2\|q_b\[17\] " "Synthesized away node \"RAW2RGB:u4\|Line_Buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_4cs:auto_generated\|altsyncram_bka1:altsyncram2\|q_b\[17\]\"" {  } { { "db/altsyncram_bka1.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/altsyncram_bka1.tdf" 548 2 0 } } { "db/shift_taps_4cs.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/shift_taps_4cs.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "DE270/Line_Buffer.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/Line_Buffer.v" 84 0 0 } } { "DE270/RAW2RGB.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/RAW2RGB.v" 185 0 0 } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 271 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1385406772854 "|AVUS|RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_4cs:auto_generated|altsyncram_bka1:altsyncram2|ram_block3a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAW2RGB:u4\|Line_Buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_4cs:auto_generated\|altsyncram_bka1:altsyncram2\|q_b\[18\] " "Synthesized away node \"RAW2RGB:u4\|Line_Buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_4cs:auto_generated\|altsyncram_bka1:altsyncram2\|q_b\[18\]\"" {  } { { "db/altsyncram_bka1.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/altsyncram_bka1.tdf" 578 2 0 } } { "db/shift_taps_4cs.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/shift_taps_4cs.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "DE270/Line_Buffer.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/Line_Buffer.v" 84 0 0 } } { "DE270/RAW2RGB.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/RAW2RGB.v" 185 0 0 } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 271 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1385406772854 "|AVUS|RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_4cs:auto_generated|altsyncram_bka1:altsyncram2|ram_block3a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAW2RGB:u4\|Line_Buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_4cs:auto_generated\|altsyncram_bka1:altsyncram2\|q_b\[19\] " "Synthesized away node \"RAW2RGB:u4\|Line_Buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_4cs:auto_generated\|altsyncram_bka1:altsyncram2\|q_b\[19\]\"" {  } { { "db/altsyncram_bka1.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/altsyncram_bka1.tdf" 608 2 0 } } { "db/shift_taps_4cs.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/shift_taps_4cs.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "DE270/Line_Buffer.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/Line_Buffer.v" 84 0 0 } } { "DE270/RAW2RGB.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/RAW2RGB.v" 185 0 0 } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 271 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1385406772854 "|AVUS|RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_4cs:auto_generated|altsyncram_bka1:altsyncram2|ram_block3a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAW2RGB:u4\|Line_Buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_4cs:auto_generated\|altsyncram_bka1:altsyncram2\|q_b\[20\] " "Synthesized away node \"RAW2RGB:u4\|Line_Buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_4cs:auto_generated\|altsyncram_bka1:altsyncram2\|q_b\[20\]\"" {  } { { "db/altsyncram_bka1.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/altsyncram_bka1.tdf" 638 2 0 } } { "db/shift_taps_4cs.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/shift_taps_4cs.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "DE270/Line_Buffer.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/Line_Buffer.v" 84 0 0 } } { "DE270/RAW2RGB.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/RAW2RGB.v" 185 0 0 } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 271 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1385406772854 "|AVUS|RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_4cs:auto_generated|altsyncram_bka1:altsyncram2|ram_block3a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAW2RGB:u4\|Line_Buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_4cs:auto_generated\|altsyncram_bka1:altsyncram2\|q_b\[21\] " "Synthesized away node \"RAW2RGB:u4\|Line_Buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_4cs:auto_generated\|altsyncram_bka1:altsyncram2\|q_b\[21\]\"" {  } { { "db/altsyncram_bka1.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/altsyncram_bka1.tdf" 668 2 0 } } { "db/shift_taps_4cs.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/shift_taps_4cs.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "DE270/Line_Buffer.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/Line_Buffer.v" 84 0 0 } } { "DE270/RAW2RGB.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/RAW2RGB.v" 185 0 0 } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 271 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1385406772854 "|AVUS|RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_4cs:auto_generated|altsyncram_bka1:altsyncram2|ram_block3a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAW2RGB:u4\|Line_Buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_4cs:auto_generated\|altsyncram_bka1:altsyncram2\|q_b\[22\] " "Synthesized away node \"RAW2RGB:u4\|Line_Buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_4cs:auto_generated\|altsyncram_bka1:altsyncram2\|q_b\[22\]\"" {  } { { "db/altsyncram_bka1.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/altsyncram_bka1.tdf" 698 2 0 } } { "db/shift_taps_4cs.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/shift_taps_4cs.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "DE270/Line_Buffer.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/Line_Buffer.v" 84 0 0 } } { "DE270/RAW2RGB.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/RAW2RGB.v" 185 0 0 } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 271 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1385406772854 "|AVUS|RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_4cs:auto_generated|altsyncram_bka1:altsyncram2|ram_block3a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAW2RGB:u4\|Line_Buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_4cs:auto_generated\|altsyncram_bka1:altsyncram2\|q_b\[23\] " "Synthesized away node \"RAW2RGB:u4\|Line_Buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_4cs:auto_generated\|altsyncram_bka1:altsyncram2\|q_b\[23\]\"" {  } { { "db/altsyncram_bka1.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/altsyncram_bka1.tdf" 728 2 0 } } { "db/shift_taps_4cs.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/shift_taps_4cs.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "DE270/Line_Buffer.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/Line_Buffer.v" 84 0 0 } } { "DE270/RAW2RGB.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/RAW2RGB.v" 185 0 0 } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 271 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1385406772854 "|AVUS|RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_4cs:auto_generated|altsyncram_bka1:altsyncram2|ram_block3a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAW2RGB:u4\|Line_Buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_4cs:auto_generated\|altsyncram_bka1:altsyncram2\|q_b\[24\] " "Synthesized away node \"RAW2RGB:u4\|Line_Buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_4cs:auto_generated\|altsyncram_bka1:altsyncram2\|q_b\[24\]\"" {  } { { "db/altsyncram_bka1.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/altsyncram_bka1.tdf" 758 2 0 } } { "db/shift_taps_4cs.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/shift_taps_4cs.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "DE270/Line_Buffer.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/Line_Buffer.v" 84 0 0 } } { "DE270/RAW2RGB.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/RAW2RGB.v" 185 0 0 } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 271 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1385406772854 "|AVUS|RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_4cs:auto_generated|altsyncram_bka1:altsyncram2|ram_block3a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAW2RGB:u4\|Line_Buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_4cs:auto_generated\|altsyncram_bka1:altsyncram2\|q_b\[25\] " "Synthesized away node \"RAW2RGB:u4\|Line_Buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_4cs:auto_generated\|altsyncram_bka1:altsyncram2\|q_b\[25\]\"" {  } { { "db/altsyncram_bka1.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/altsyncram_bka1.tdf" 788 2 0 } } { "db/shift_taps_4cs.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/shift_taps_4cs.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "DE270/Line_Buffer.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/Line_Buffer.v" 84 0 0 } } { "DE270/RAW2RGB.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/RAW2RGB.v" 185 0 0 } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 271 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1385406772854 "|AVUS|RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_4cs:auto_generated|altsyncram_bka1:altsyncram2|ram_block3a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAW2RGB:u4\|Line_Buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_4cs:auto_generated\|altsyncram_bka1:altsyncram2\|q_b\[26\] " "Synthesized away node \"RAW2RGB:u4\|Line_Buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_4cs:auto_generated\|altsyncram_bka1:altsyncram2\|q_b\[26\]\"" {  } { { "db/altsyncram_bka1.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/altsyncram_bka1.tdf" 818 2 0 } } { "db/shift_taps_4cs.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/shift_taps_4cs.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "DE270/Line_Buffer.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/Line_Buffer.v" 84 0 0 } } { "DE270/RAW2RGB.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/RAW2RGB.v" 185 0 0 } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 271 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1385406772854 "|AVUS|RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_4cs:auto_generated|altsyncram_bka1:altsyncram2|ram_block3a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAW2RGB:u4\|Line_Buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_4cs:auto_generated\|altsyncram_bka1:altsyncram2\|q_b\[27\] " "Synthesized away node \"RAW2RGB:u4\|Line_Buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_4cs:auto_generated\|altsyncram_bka1:altsyncram2\|q_b\[27\]\"" {  } { { "db/altsyncram_bka1.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/altsyncram_bka1.tdf" 848 2 0 } } { "db/shift_taps_4cs.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/shift_taps_4cs.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "DE270/Line_Buffer.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/Line_Buffer.v" 84 0 0 } } { "DE270/RAW2RGB.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/RAW2RGB.v" 185 0 0 } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 271 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1385406772854 "|AVUS|RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_4cs:auto_generated|altsyncram_bka1:altsyncram2|ram_block3a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAW2RGB:u4\|Line_Buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_4cs:auto_generated\|altsyncram_bka1:altsyncram2\|q_b\[28\] " "Synthesized away node \"RAW2RGB:u4\|Line_Buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_4cs:auto_generated\|altsyncram_bka1:altsyncram2\|q_b\[28\]\"" {  } { { "db/altsyncram_bka1.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/altsyncram_bka1.tdf" 878 2 0 } } { "db/shift_taps_4cs.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/shift_taps_4cs.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "DE270/Line_Buffer.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/Line_Buffer.v" 84 0 0 } } { "DE270/RAW2RGB.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/RAW2RGB.v" 185 0 0 } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 271 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1385406772854 "|AVUS|RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_4cs:auto_generated|altsyncram_bka1:altsyncram2|ram_block3a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAW2RGB:u4\|Line_Buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_4cs:auto_generated\|altsyncram_bka1:altsyncram2\|q_b\[29\] " "Synthesized away node \"RAW2RGB:u4\|Line_Buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_4cs:auto_generated\|altsyncram_bka1:altsyncram2\|q_b\[29\]\"" {  } { { "db/altsyncram_bka1.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/altsyncram_bka1.tdf" 908 2 0 } } { "db/shift_taps_4cs.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/shift_taps_4cs.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "DE270/Line_Buffer.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/Line_Buffer.v" 84 0 0 } } { "DE270/RAW2RGB.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/RAW2RGB.v" 185 0 0 } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 271 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1385406772854 "|AVUS|RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_4cs:auto_generated|altsyncram_bka1:altsyncram2|ram_block3a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAW2RGB:u4\|Line_Buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_4cs:auto_generated\|altsyncram_bka1:altsyncram2\|q_b\[30\] " "Synthesized away node \"RAW2RGB:u4\|Line_Buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_4cs:auto_generated\|altsyncram_bka1:altsyncram2\|q_b\[30\]\"" {  } { { "db/altsyncram_bka1.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/altsyncram_bka1.tdf" 938 2 0 } } { "db/shift_taps_4cs.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/shift_taps_4cs.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "DE270/Line_Buffer.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/Line_Buffer.v" 84 0 0 } } { "DE270/RAW2RGB.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/RAW2RGB.v" 185 0 0 } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 271 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1385406772854 "|AVUS|RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_4cs:auto_generated|altsyncram_bka1:altsyncram2|ram_block3a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAW2RGB:u4\|Line_Buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_4cs:auto_generated\|altsyncram_bka1:altsyncram2\|q_b\[31\] " "Synthesized away node \"RAW2RGB:u4\|Line_Buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_4cs:auto_generated\|altsyncram_bka1:altsyncram2\|q_b\[31\]\"" {  } { { "db/altsyncram_bka1.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/altsyncram_bka1.tdf" 968 2 0 } } { "db/shift_taps_4cs.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/shift_taps_4cs.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "DE270/Line_Buffer.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/Line_Buffer.v" 84 0 0 } } { "DE270/RAW2RGB.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/RAW2RGB.v" 185 0 0 } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 271 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1385406772854 "|AVUS|RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_4cs:auto_generated|altsyncram_bka1:altsyncram2|ram_block3a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAW2RGB:u4\|Line_Buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_4cs:auto_generated\|altsyncram_bka1:altsyncram2\|q_b\[32\] " "Synthesized away node \"RAW2RGB:u4\|Line_Buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_4cs:auto_generated\|altsyncram_bka1:altsyncram2\|q_b\[32\]\"" {  } { { "db/altsyncram_bka1.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/altsyncram_bka1.tdf" 998 2 0 } } { "db/shift_taps_4cs.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/shift_taps_4cs.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "DE270/Line_Buffer.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/Line_Buffer.v" 84 0 0 } } { "DE270/RAW2RGB.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/RAW2RGB.v" 185 0 0 } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 271 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1385406772854 "|AVUS|RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_4cs:auto_generated|altsyncram_bka1:altsyncram2|ram_block3a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAW2RGB:u4\|Line_Buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_4cs:auto_generated\|altsyncram_bka1:altsyncram2\|q_b\[33\] " "Synthesized away node \"RAW2RGB:u4\|Line_Buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_4cs:auto_generated\|altsyncram_bka1:altsyncram2\|q_b\[33\]\"" {  } { { "db/altsyncram_bka1.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/altsyncram_bka1.tdf" 1028 2 0 } } { "db/shift_taps_4cs.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/shift_taps_4cs.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "DE270/Line_Buffer.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/Line_Buffer.v" 84 0 0 } } { "DE270/RAW2RGB.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/RAW2RGB.v" 185 0 0 } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 271 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1385406772854 "|AVUS|RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_4cs:auto_generated|altsyncram_bka1:altsyncram2|ram_block3a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAW2RGB:u4\|Line_Buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_4cs:auto_generated\|altsyncram_bka1:altsyncram2\|q_b\[34\] " "Synthesized away node \"RAW2RGB:u4\|Line_Buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_4cs:auto_generated\|altsyncram_bka1:altsyncram2\|q_b\[34\]\"" {  } { { "db/altsyncram_bka1.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/altsyncram_bka1.tdf" 1058 2 0 } } { "db/shift_taps_4cs.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/shift_taps_4cs.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "DE270/Line_Buffer.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/Line_Buffer.v" 84 0 0 } } { "DE270/RAW2RGB.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/RAW2RGB.v" 185 0 0 } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 271 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1385406772854 "|AVUS|RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_4cs:auto_generated|altsyncram_bka1:altsyncram2|ram_block3a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAW2RGB:u4\|Line_Buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_4cs:auto_generated\|altsyncram_bka1:altsyncram2\|q_b\[35\] " "Synthesized away node \"RAW2RGB:u4\|Line_Buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_4cs:auto_generated\|altsyncram_bka1:altsyncram2\|q_b\[35\]\"" {  } { { "db/altsyncram_bka1.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/altsyncram_bka1.tdf" 1088 2 0 } } { "db/shift_taps_4cs.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/shift_taps_4cs.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "DE270/Line_Buffer.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/Line_Buffer.v" 84 0 0 } } { "DE270/RAW2RGB.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/RAW2RGB.v" 185 0 0 } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 271 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1385406772854 "|AVUS|RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_4cs:auto_generated|altsyncram_bka1:altsyncram2|ram_block3a35"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1385406772854 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1385406772854 ""}
{ "Warning" "WSGN_USE_OPENCORE" "" "OpenCore Simulation-Only Evaluation feature is turned on for all cores in the design" { { "Warning" "WSGN_OCP_NOT_SUPPORTED_BY_ALL_CORES" "" "Some cores in this design do not support the OpenCore Plus Hardware Evaluation feature" { { "Warning" "WSGN_NO_OCP_SUPPORT_FOR_CORE" "Nios II Processor (6AF7_00A2) " "\"Nios II Processor (6AF7_00A2)\" does not support the OpenCore Plus Hardware Evaluation feature" {  } {  } 0 12192 "\"%1!s!\" does not support the OpenCore Plus Hardware Evaluation feature" 0 0 "Quartus II" 0 -1 1385406775419 ""}  } {  } 0 12191 "Some cores in this design do not support the OpenCore Plus Hardware Evaluation feature" 0 0 "Quartus II" 0 -1 1385406775419 ""}  } {  } 0 12189 "OpenCore Simulation-Only Evaluation feature is turned on for all cores in the design" 0 0 "Quartus II" 0 -1 1385406775419 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "7 " "7 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1385406775511 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidir pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[0\] " "Bidir \"SRAM_DQ\[0\]\" has no driver" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 130 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1385406775677 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[1\] " "Bidir \"SRAM_DQ\[1\]\" has no driver" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 130 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1385406775677 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[2\] " "Bidir \"SRAM_DQ\[2\]\" has no driver" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 130 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1385406775677 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[3\] " "Bidir \"SRAM_DQ\[3\]\" has no driver" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 130 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1385406775677 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[4\] " "Bidir \"SRAM_DQ\[4\]\" has no driver" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 130 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1385406775677 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[5\] " "Bidir \"SRAM_DQ\[5\]\" has no driver" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 130 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1385406775677 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[6\] " "Bidir \"SRAM_DQ\[6\]\" has no driver" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 130 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1385406775677 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[7\] " "Bidir \"SRAM_DQ\[7\]\" has no driver" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 130 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1385406775677 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[8\] " "Bidir \"SRAM_DQ\[8\]\" has no driver" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 130 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1385406775677 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[9\] " "Bidir \"SRAM_DQ\[9\]\" has no driver" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 130 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1385406775677 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[10\] " "Bidir \"SRAM_DQ\[10\]\" has no driver" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 130 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1385406775677 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[11\] " "Bidir \"SRAM_DQ\[11\]\" has no driver" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 130 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1385406775677 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[12\] " "Bidir \"SRAM_DQ\[12\]\" has no driver" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 130 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1385406775677 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[13\] " "Bidir \"SRAM_DQ\[13\]\" has no driver" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 130 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1385406775677 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[14\] " "Bidir \"SRAM_DQ\[14\]\" has no driver" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 130 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1385406775677 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[15\] " "Bidir \"SRAM_DQ\[15\]\" has no driver" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 130 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1385406775677 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[0\] " "Bidir \"FL_DQ\[0\]\" has no driver" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 139 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1385406775677 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[1\] " "Bidir \"FL_DQ\[1\]\" has no driver" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 139 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1385406775677 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[2\] " "Bidir \"FL_DQ\[2\]\" has no driver" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 139 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1385406775677 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[3\] " "Bidir \"FL_DQ\[3\]\" has no driver" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 139 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1385406775677 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[4\] " "Bidir \"FL_DQ\[4\]\" has no driver" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 139 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1385406775677 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[5\] " "Bidir \"FL_DQ\[5\]\" has no driver" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 139 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1385406775677 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[6\] " "Bidir \"FL_DQ\[6\]\" has no driver" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 139 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1385406775677 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[7\] " "Bidir \"FL_DQ\[7\]\" has no driver" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 139 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1385406775677 ""}  } {  } 0 13039 "The following bidir pins have no drivers" 0 0 "Quartus II" 0 -1 1385406775677 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "DE270/I2C_Controller.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/I2C_Controller.v" 65 -1 0 } } { "DE270/I2C_Controller.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/I2C_Controller.v" 80 -1 0 } } { "DE270/I2C_Controller.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/I2C_Controller.v" 61 -1 0 } } { "DE270/I2C_Controller.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/I2C_Controller.v" 64 -1 0 } } { "db/a_graycounter_pjc.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/a_graycounter_pjc.tdf" 32 2 0 } } { "db/a_graycounter_t57.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/a_graycounter_t57.tdf" 32 2 0 } } { "db/a_graycounter_pjc.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/a_graycounter_pjc.tdf" 44 2 0 } } { "db/a_graycounter_s57.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/a_graycounter_s57.tdf" 37 2 0 } } { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 443 -1 0 } } { "db/a_graycounter_t57.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/a_graycounter_t57.tdf" 44 2 0 } } { "DE270/I2C_CCD_Config.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/I2C_CCD_Config.v" 134 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1385406775756 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1385406775757 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "UART_CTS GND " "Pin \"UART_CTS\" is stuck at GND" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 100 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1385406776686 "|AVUS|UART_CTS"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 112 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1385406776686 "|AVUS|VGA_SYNC_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[12\] GND " "Pin \"DRAM_ADDR\[12\]\" is stuck at GND" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 116 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1385406776686 "|AVUS|DRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[0\] GND " "Pin \"SRAM_ADDR\[0\]\" is stuck at GND" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 128 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1385406776686 "|AVUS|SRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[1\] GND " "Pin \"SRAM_ADDR\[1\]\" is stuck at GND" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 128 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1385406776686 "|AVUS|SRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[2\] GND " "Pin \"SRAM_ADDR\[2\]\" is stuck at GND" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 128 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1385406776686 "|AVUS|SRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[3\] GND " "Pin \"SRAM_ADDR\[3\]\" is stuck at GND" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 128 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1385406776686 "|AVUS|SRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[4\] GND " "Pin \"SRAM_ADDR\[4\]\" is stuck at GND" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 128 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1385406776686 "|AVUS|SRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[5\] GND " "Pin \"SRAM_ADDR\[5\]\" is stuck at GND" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 128 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1385406776686 "|AVUS|SRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[6\] GND " "Pin \"SRAM_ADDR\[6\]\" is stuck at GND" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 128 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1385406776686 "|AVUS|SRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[7\] GND " "Pin \"SRAM_ADDR\[7\]\" is stuck at GND" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 128 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1385406776686 "|AVUS|SRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[8\] GND " "Pin \"SRAM_ADDR\[8\]\" is stuck at GND" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 128 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1385406776686 "|AVUS|SRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[9\] GND " "Pin \"SRAM_ADDR\[9\]\" is stuck at GND" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 128 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1385406776686 "|AVUS|SRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[10\] GND " "Pin \"SRAM_ADDR\[10\]\" is stuck at GND" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 128 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1385406776686 "|AVUS|SRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[11\] GND " "Pin \"SRAM_ADDR\[11\]\" is stuck at GND" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 128 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1385406776686 "|AVUS|SRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[12\] GND " "Pin \"SRAM_ADDR\[12\]\" is stuck at GND" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 128 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1385406776686 "|AVUS|SRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[13\] GND " "Pin \"SRAM_ADDR\[13\]\" is stuck at GND" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 128 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1385406776686 "|AVUS|SRAM_ADDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[14\] GND " "Pin \"SRAM_ADDR\[14\]\" is stuck at GND" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 128 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1385406776686 "|AVUS|SRAM_ADDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[15\] GND " "Pin \"SRAM_ADDR\[15\]\" is stuck at GND" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 128 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1385406776686 "|AVUS|SRAM_ADDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[16\] GND " "Pin \"SRAM_ADDR\[16\]\" is stuck at GND" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 128 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1385406776686 "|AVUS|SRAM_ADDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[17\] GND " "Pin \"SRAM_ADDR\[17\]\" is stuck at GND" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 128 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1385406776686 "|AVUS|SRAM_ADDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[18\] GND " "Pin \"SRAM_ADDR\[18\]\" is stuck at GND" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 128 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1385406776686 "|AVUS|SRAM_ADDR[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[19\] GND " "Pin \"SRAM_ADDR\[19\]\" is stuck at GND" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 128 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1385406776686 "|AVUS|SRAM_ADDR[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_CE_N GND " "Pin \"SRAM_CE_N\" is stuck at GND" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 129 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1385406776686 "|AVUS|SRAM_CE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_LB_N GND " "Pin \"SRAM_LB_N\" is stuck at GND" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 131 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1385406776686 "|AVUS|SRAM_LB_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_OE_N GND " "Pin \"SRAM_OE_N\" is stuck at GND" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 132 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1385406776686 "|AVUS|SRAM_OE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_UB_N GND " "Pin \"SRAM_UB_N\" is stuck at GND" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 133 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1385406776686 "|AVUS|SRAM_UB_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_WE_N GND " "Pin \"SRAM_WE_N\" is stuck at GND" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 134 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1385406776686 "|AVUS|SRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[0\] GND " "Pin \"FL_ADDR\[0\]\" is stuck at GND" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 137 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1385406776686 "|AVUS|FL_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[1\] GND " "Pin \"FL_ADDR\[1\]\" is stuck at GND" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 137 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1385406776686 "|AVUS|FL_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[2\] GND " "Pin \"FL_ADDR\[2\]\" is stuck at GND" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 137 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1385406776686 "|AVUS|FL_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[3\] GND " "Pin \"FL_ADDR\[3\]\" is stuck at GND" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 137 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1385406776686 "|AVUS|FL_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[4\] GND " "Pin \"FL_ADDR\[4\]\" is stuck at GND" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 137 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1385406776686 "|AVUS|FL_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[5\] GND " "Pin \"FL_ADDR\[5\]\" is stuck at GND" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 137 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1385406776686 "|AVUS|FL_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[6\] GND " "Pin \"FL_ADDR\[6\]\" is stuck at GND" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 137 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1385406776686 "|AVUS|FL_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[7\] GND " "Pin \"FL_ADDR\[7\]\" is stuck at GND" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 137 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1385406776686 "|AVUS|FL_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[8\] GND " "Pin \"FL_ADDR\[8\]\" is stuck at GND" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 137 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1385406776686 "|AVUS|FL_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[9\] GND " "Pin \"FL_ADDR\[9\]\" is stuck at GND" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 137 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1385406776686 "|AVUS|FL_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[10\] GND " "Pin \"FL_ADDR\[10\]\" is stuck at GND" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 137 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1385406776686 "|AVUS|FL_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[11\] GND " "Pin \"FL_ADDR\[11\]\" is stuck at GND" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 137 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1385406776686 "|AVUS|FL_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[12\] GND " "Pin \"FL_ADDR\[12\]\" is stuck at GND" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 137 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1385406776686 "|AVUS|FL_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[13\] GND " "Pin \"FL_ADDR\[13\]\" is stuck at GND" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 137 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1385406776686 "|AVUS|FL_ADDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[14\] GND " "Pin \"FL_ADDR\[14\]\" is stuck at GND" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 137 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1385406776686 "|AVUS|FL_ADDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[15\] GND " "Pin \"FL_ADDR\[15\]\" is stuck at GND" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 137 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1385406776686 "|AVUS|FL_ADDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[16\] GND " "Pin \"FL_ADDR\[16\]\" is stuck at GND" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 137 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1385406776686 "|AVUS|FL_ADDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[17\] GND " "Pin \"FL_ADDR\[17\]\" is stuck at GND" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 137 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1385406776686 "|AVUS|FL_ADDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[18\] GND " "Pin \"FL_ADDR\[18\]\" is stuck at GND" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 137 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1385406776686 "|AVUS|FL_ADDR[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[19\] GND " "Pin \"FL_ADDR\[19\]\" is stuck at GND" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 137 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1385406776686 "|AVUS|FL_ADDR[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[20\] GND " "Pin \"FL_ADDR\[20\]\" is stuck at GND" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 137 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1385406776686 "|AVUS|FL_ADDR[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[21\] GND " "Pin \"FL_ADDR\[21\]\" is stuck at GND" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 137 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1385406776686 "|AVUS|FL_ADDR[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[22\] GND " "Pin \"FL_ADDR\[22\]\" is stuck at GND" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 137 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1385406776686 "|AVUS|FL_ADDR[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_CE_N GND " "Pin \"FL_CE_N\" is stuck at GND" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 138 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1385406776686 "|AVUS|FL_CE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_OE_N GND " "Pin \"FL_OE_N\" is stuck at GND" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 140 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1385406776686 "|AVUS|FL_OE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_RST_N GND " "Pin \"FL_RST_N\" is stuck at GND" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 141 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1385406776686 "|AVUS|FL_RST_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_WE_N GND " "Pin \"FL_WE_N\" is stuck at GND" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 143 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1385406776686 "|AVUS|FL_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_WP_N GND " "Pin \"FL_WP_N\" is stuck at GND" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 144 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1385406776686 "|AVUS|FL_WP_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "D5M_TRIGGER VCC " "Pin \"D5M_TRIGGER\" is stuck at VCC" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 155 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1385406776686 "|AVUS|D5M_TRIGGER"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1385406776686 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1385406777088 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "28 " "28 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1385406779150 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE270 " "Ignored assignments for entity \"DE270\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME Qsys -entity DE270 -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME Qsys -entity DE270 -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385406779447 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.0sp1 -entity DE270 -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0sp1 -entity DE270 -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385406779447 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity DE270 -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity DE270 -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385406779447 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name SLD_INFO \"QSYS_NAME DE270 HAS_SOPCINFO 1 GENERATION_ID 1385403304\" -entity DE270 -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name SLD_INFO \"QSYS_NAME DE270 HAS_SOPCINFO 1 GENERATION_ID 1385403304\" -entity DE270 -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385406779447 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1385406779447 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE270_addr_router " "Ignored assignments for entity \"DE270_addr_router\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_merlin_router -entity DE270_addr_router -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_router -entity DE270_addr_router -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385406779449 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.0 -entity DE270_addr_router -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0 -entity DE270_addr_router -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385406779449 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity DE270_addr_router -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity DE270_addr_router -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385406779449 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1385406779449 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE270_addr_router_001 " "Ignored assignments for entity \"DE270_addr_router_001\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_merlin_router -entity DE270_addr_router_001 -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_router -entity DE270_addr_router_001 -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385406779450 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.0 -entity DE270_addr_router_001 -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0 -entity DE270_addr_router_001 -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385406779450 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity DE270_addr_router_001 -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity DE270_addr_router_001 -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385406779450 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1385406779450 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE270_cmd_xbar_demux " "Ignored assignments for entity \"DE270_cmd_xbar_demux\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_merlin_demultiplexer -entity DE270_cmd_xbar_demux -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_demultiplexer -entity DE270_cmd_xbar_demux -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385406779451 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.0 -entity DE270_cmd_xbar_demux -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0 -entity DE270_cmd_xbar_demux -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385406779451 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity DE270_cmd_xbar_demux -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity DE270_cmd_xbar_demux -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385406779451 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1385406779451 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE270_cmd_xbar_demux_001 " "Ignored assignments for entity \"DE270_cmd_xbar_demux_001\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_merlin_demultiplexer -entity DE270_cmd_xbar_demux_001 -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_demultiplexer -entity DE270_cmd_xbar_demux_001 -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385406779452 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.0 -entity DE270_cmd_xbar_demux_001 -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0 -entity DE270_cmd_xbar_demux_001 -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385406779452 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity DE270_cmd_xbar_demux_001 -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity DE270_cmd_xbar_demux_001 -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385406779452 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1385406779452 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE270_cmd_xbar_mux " "Ignored assignments for entity \"DE270_cmd_xbar_mux\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_merlin_multiplexer -entity DE270_cmd_xbar_mux -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_multiplexer -entity DE270_cmd_xbar_mux -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385406779454 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.0 -entity DE270_cmd_xbar_mux -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0 -entity DE270_cmd_xbar_mux -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385406779454 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity DE270_cmd_xbar_mux -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity DE270_cmd_xbar_mux -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385406779454 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1385406779454 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE270_cpu " "Ignored assignments for entity \"DE270_cpu\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_nios2_qsys -entity DE270_cpu -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_nios2_qsys -entity DE270_cpu -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385406779455 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.0 -entity DE270_cpu -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0 -entity DE270_cpu -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385406779455 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity DE270_cpu -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity DE270_cpu -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385406779455 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1385406779455 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE270_id_router " "Ignored assignments for entity \"DE270_id_router\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_merlin_router -entity DE270_id_router -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_router -entity DE270_id_router -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385406779456 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.0 -entity DE270_id_router -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0 -entity DE270_id_router -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385406779456 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity DE270_id_router -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity DE270_id_router -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385406779456 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1385406779456 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE270_id_router_003 " "Ignored assignments for entity \"DE270_id_router_003\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_merlin_router -entity DE270_id_router_003 -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_router -entity DE270_id_router_003 -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385406779457 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.0 -entity DE270_id_router_003 -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0 -entity DE270_id_router_003 -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385406779457 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity DE270_id_router_003 -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity DE270_id_router_003 -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385406779457 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1385406779457 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE270_irq_mapper " "Ignored assignments for entity \"DE270_irq_mapper\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_irq_mapper -entity DE270_irq_mapper -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_irq_mapper -entity DE270_irq_mapper -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385406779458 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.0 -entity DE270_irq_mapper -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0 -entity DE270_irq_mapper -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385406779458 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity DE270_irq_mapper -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity DE270_irq_mapper -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385406779458 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1385406779458 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE270_jtag_uart " "Ignored assignments for entity \"DE270_jtag_uart\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_avalon_jtag_uart -entity DE270_jtag_uart -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_avalon_jtag_uart -entity DE270_jtag_uart -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385406779459 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.0.1.99.2 -entity DE270_jtag_uart -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0.1.99.2 -entity DE270_jtag_uart -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385406779459 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity DE270_jtag_uart -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity DE270_jtag_uart -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385406779459 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1385406779459 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE270_lcd " "Ignored assignments for entity \"DE270_lcd\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_avalon_lcd_16207 -entity DE270_lcd -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_avalon_lcd_16207 -entity DE270_lcd -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385406779460 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.0.1.99.2 -entity DE270_lcd -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0.1.99.2 -entity DE270_lcd -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385406779460 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity DE270_lcd -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity DE270_lcd -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385406779460 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1385406779460 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE270_onchip_mem " "Ignored assignments for entity \"DE270_onchip_mem\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_avalon_onchip_memory2 -entity DE270_onchip_mem -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_avalon_onchip_memory2 -entity DE270_onchip_mem -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385406779461 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.0.1.99.2 -entity DE270_onchip_mem -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0.1.99.2 -entity DE270_onchip_mem -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385406779461 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity DE270_onchip_mem -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity DE270_onchip_mem -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385406779461 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1385406779461 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE270_pio_led " "Ignored assignments for entity \"DE270_pio_led\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_avalon_pio -entity DE270_pio_led -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_avalon_pio -entity DE270_pio_led -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385406779462 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.0.1.99.2 -entity DE270_pio_led -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0.1.99.2 -entity DE270_pio_led -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385406779462 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity DE270_pio_led -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity DE270_pio_led -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385406779462 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1385406779462 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE270_pll " "Ignored assignments for entity \"DE270_pll\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altpll -entity DE270_pll -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altpll -entity DE270_pll -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385406779462 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.0 -entity DE270_pll -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0 -entity DE270_pll -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385406779462 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity DE270_pll -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity DE270_pll -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385406779462 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1385406779462 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE270_rsp_xbar_demux " "Ignored assignments for entity \"DE270_rsp_xbar_demux\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_merlin_demultiplexer -entity DE270_rsp_xbar_demux -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_demultiplexer -entity DE270_rsp_xbar_demux -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385406779463 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.0 -entity DE270_rsp_xbar_demux -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0 -entity DE270_rsp_xbar_demux -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385406779463 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity DE270_rsp_xbar_demux -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity DE270_rsp_xbar_demux -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385406779463 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1385406779463 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE270_rsp_xbar_demux_003 " "Ignored assignments for entity \"DE270_rsp_xbar_demux_003\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_merlin_demultiplexer -entity DE270_rsp_xbar_demux_003 -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_demultiplexer -entity DE270_rsp_xbar_demux_003 -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385406779464 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.0 -entity DE270_rsp_xbar_demux_003 -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0 -entity DE270_rsp_xbar_demux_003 -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385406779464 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity DE270_rsp_xbar_demux_003 -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity DE270_rsp_xbar_demux_003 -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385406779464 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1385406779464 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE270_rsp_xbar_mux " "Ignored assignments for entity \"DE270_rsp_xbar_mux\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_merlin_multiplexer -entity DE270_rsp_xbar_mux -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_multiplexer -entity DE270_rsp_xbar_mux -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385406779464 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.0 -entity DE270_rsp_xbar_mux -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0 -entity DE270_rsp_xbar_mux -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385406779464 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity DE270_rsp_xbar_mux -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity DE270_rsp_xbar_mux -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385406779464 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1385406779464 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE270_rsp_xbar_mux_001 " "Ignored assignments for entity \"DE270_rsp_xbar_mux_001\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_merlin_multiplexer -entity DE270_rsp_xbar_mux_001 -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_multiplexer -entity DE270_rsp_xbar_mux_001 -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385406779465 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.0 -entity DE270_rsp_xbar_mux_001 -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0 -entity DE270_rsp_xbar_mux_001 -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385406779465 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity DE270_rsp_xbar_mux_001 -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity DE270_rsp_xbar_mux_001 -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385406779465 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1385406779465 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE270_ssram " "Ignored assignments for entity \"DE270_ssram\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_generic_tristate_controller -entity DE270_ssram -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_generic_tristate_controller -entity DE270_ssram -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385406779465 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.0 -entity DE270_ssram -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0 -entity DE270_ssram -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385406779465 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity DE270_ssram -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity DE270_ssram -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385406779465 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1385406779465 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE270_sysid " "Ignored assignments for entity \"DE270_sysid\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_avalon_sysid_qsys -entity DE270_sysid -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_avalon_sysid_qsys -entity DE270_sysid -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385406779466 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.0 -entity DE270_sysid -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0 -entity DE270_sysid -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385406779466 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity DE270_sysid -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity DE270_sysid -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385406779466 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1385406779466 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE270_timer " "Ignored assignments for entity \"DE270_timer\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_avalon_timer -entity DE270_timer -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_avalon_timer -entity DE270_timer -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385406779466 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.0.1.99.2 -entity DE270_timer -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0.1.99.2 -entity DE270_timer -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385406779466 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity DE270_timer -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity DE270_timer -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385406779466 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1385406779466 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE270_tristate_bridge_bridge_0 " "Ignored assignments for entity \"DE270_tristate_bridge_bridge_0\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_tristate_conduit_bridge -entity DE270_tristate_bridge_bridge_0 -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_tristate_conduit_bridge -entity DE270_tristate_bridge_bridge_0 -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385406779467 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.0 -entity DE270_tristate_bridge_bridge_0 -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0 -entity DE270_tristate_bridge_bridge_0 -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385406779467 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity DE270_tristate_bridge_bridge_0 -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity DE270_tristate_bridge_bridge_0 -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385406779467 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1385406779467 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE270_tristate_bridge_pinSharer_0 " "Ignored assignments for entity \"DE270_tristate_bridge_pinSharer_0\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_tristate_conduit_pin_sharer -entity DE270_tristate_bridge_pinSharer_0 -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_tristate_conduit_pin_sharer -entity DE270_tristate_bridge_pinSharer_0 -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385406779468 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.0 -entity DE270_tristate_bridge_pinSharer_0 -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0 -entity DE270_tristate_bridge_pinSharer_0 -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385406779468 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity DE270_tristate_bridge_pinSharer_0 -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity DE270_tristate_bridge_pinSharer_0 -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385406779468 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1385406779468 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE270_tristate_bridge_pinSharer_0_arbiter " "Ignored assignments for entity \"DE270_tristate_bridge_pinSharer_0_arbiter\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_merlin_std_arbitrator -entity DE270_tristate_bridge_pinSharer_0_arbiter -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_std_arbitrator -entity DE270_tristate_bridge_pinSharer_0_arbiter -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385406779468 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.0 -entity DE270_tristate_bridge_pinSharer_0_arbiter -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0 -entity DE270_tristate_bridge_pinSharer_0_arbiter -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385406779468 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity DE270_tristate_bridge_pinSharer_0_arbiter -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity DE270_tristate_bridge_pinSharer_0_arbiter -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385406779468 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1385406779468 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE270_tristate_bridge_pinSharer_0_pin_sharer " "Ignored assignments for entity \"DE270_tristate_bridge_pinSharer_0_pin_sharer\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_tristate_conduit_pin_sharer_core -entity DE270_tristate_bridge_pinSharer_0_pin_sharer -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_tristate_conduit_pin_sharer_core -entity DE270_tristate_bridge_pinSharer_0_pin_sharer -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385406779469 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.0 -entity DE270_tristate_bridge_pinSharer_0_pin_sharer -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0 -entity DE270_tristate_bridge_pinSharer_0_pin_sharer -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385406779469 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity DE270_tristate_bridge_pinSharer_0_pin_sharer -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity DE270_tristate_bridge_pinSharer_0_pin_sharer -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385406779469 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1385406779469 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE270_uart " "Ignored assignments for entity \"DE270_uart\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_avalon_uart -entity DE270_uart -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_avalon_uart -entity DE270_uart -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385406779469 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.0.1.99.2 -entity DE270_uart -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0.1.99.2 -entity DE270_uart -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385406779469 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity DE270_uart -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity DE270_uart -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385406779469 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1385406779469 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_avalon_sc_fifo " "Ignored assignments for entity \"altera_avalon_sc_fifo\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_avalon_sc_fifo -entity altera_avalon_sc_fifo -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_avalon_sc_fifo -entity altera_avalon_sc_fifo -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385406779470 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.0 -entity altera_avalon_sc_fifo -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0 -entity altera_avalon_sc_fifo -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385406779470 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity altera_avalon_sc_fifo -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity altera_avalon_sc_fifo -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385406779470 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1385406779470 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_avalon_st_handshake_clock_crosser " "Ignored assignments for entity \"altera_avalon_st_handshake_clock_crosser\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_avalon_st_handshake_clock_crosser -entity altera_avalon_st_handshake_clock_crosser -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_avalon_st_handshake_clock_crosser -entity altera_avalon_st_handshake_clock_crosser -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385406779471 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.0 -entity altera_avalon_st_handshake_clock_crosser -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0 -entity altera_avalon_st_handshake_clock_crosser -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385406779471 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity altera_avalon_st_handshake_clock_crosser -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity altera_avalon_st_handshake_clock_crosser -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385406779471 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1385406779471 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_master_agent " "Ignored assignments for entity \"altera_merlin_master_agent\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_merlin_master_agent -entity altera_merlin_master_agent -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_master_agent -entity altera_merlin_master_agent -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385406779471 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.0 -entity altera_merlin_master_agent -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0 -entity altera_merlin_master_agent -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385406779471 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity altera_merlin_master_agent -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity altera_merlin_master_agent -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385406779471 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1385406779471 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_master_translator " "Ignored assignments for entity \"altera_merlin_master_translator\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_merlin_master_translator -entity altera_merlin_master_translator -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_master_translator -entity altera_merlin_master_translator -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385406779472 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.0 -entity altera_merlin_master_translator -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0 -entity altera_merlin_master_translator -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385406779472 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity altera_merlin_master_translator -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity altera_merlin_master_translator -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385406779472 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1385406779472 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_slave_agent " "Ignored assignments for entity \"altera_merlin_slave_agent\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_merlin_slave_agent -entity altera_merlin_slave_agent -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_slave_agent -entity altera_merlin_slave_agent -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385406779472 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.0 -entity altera_merlin_slave_agent -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0 -entity altera_merlin_slave_agent -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385406779472 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity altera_merlin_slave_agent -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity altera_merlin_slave_agent -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385406779472 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1385406779472 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_slave_translator " "Ignored assignments for entity \"altera_merlin_slave_translator\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_merlin_slave_translator -entity altera_merlin_slave_translator -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_slave_translator -entity altera_merlin_slave_translator -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385406779473 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.0 -entity altera_merlin_slave_translator -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0 -entity altera_merlin_slave_translator -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385406779473 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity altera_merlin_slave_translator -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity altera_merlin_slave_translator -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385406779473 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1385406779473 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_traffic_limiter " "Ignored assignments for entity \"altera_merlin_traffic_limiter\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_merlin_traffic_limiter -entity altera_merlin_traffic_limiter -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_traffic_limiter -entity altera_merlin_traffic_limiter -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385406779474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.0 -entity altera_merlin_traffic_limiter -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0 -entity altera_merlin_traffic_limiter -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385406779474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity altera_merlin_traffic_limiter -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity altera_merlin_traffic_limiter -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385406779474 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1385406779474 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_reset_controller " "Ignored assignments for entity \"altera_reset_controller\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_reset_controller -entity altera_reset_controller -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_reset_controller -entity altera_reset_controller -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385406779474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.0 -entity altera_reset_controller -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0 -entity altera_reset_controller -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385406779474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity altera_reset_controller -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity altera_reset_controller -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385406779474 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1385406779474 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_tristate_controller_aggregator " "Ignored assignments for entity \"altera_tristate_controller_aggregator\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_tristate_controller_aggregator -entity altera_tristate_controller_aggregator -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_tristate_controller_aggregator -entity altera_tristate_controller_aggregator -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385406779475 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.0 -entity altera_tristate_controller_aggregator -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0 -entity altera_tristate_controller_aggregator -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385406779475 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity altera_tristate_controller_aggregator -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity altera_tristate_controller_aggregator -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385406779475 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1385406779475 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_tristate_controller_translator " "Ignored assignments for entity \"altera_tristate_controller_translator\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_tristate_controller_translator -entity altera_tristate_controller_translator -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_tristate_controller_translator -entity altera_tristate_controller_translator -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385406779475 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.0 -entity altera_tristate_controller_translator -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0 -entity altera_tristate_controller_translator -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385406779475 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity altera_tristate_controller_translator -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity altera_tristate_controller_translator -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385406779475 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1385406779475 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Student/Desktop/Project/AVUS.map.smsg " "Generated suppressed messages file C:/Users/Student/Desktop/Project/AVUS.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1385406780013 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1385406780670 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1385406780670 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "sdram_pll:u6\|altpll:altpll_component\|altpll_f423:auto_generated\|pll1 CLK\[3\] clk3_multiply_by clk3_divide_by " "PLL \"sdram_pll:u6\|altpll:altpll_component\|altpll_f423:auto_generated\|pll1\" has parameters clk3_multiply_by and clk3_divide_by specified but port CLK\[3\] is not connected" {  } { { "db/altpll_f423.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/altpll_f423.tdf" 27 2 0 } } { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "DE270/sdram_pll.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/sdram_pll.v" 106 0 0 } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 291 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Quartus II" 0 -1 1385406780848 ""}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a0 clk0 GND " "WYSIWYG primitive \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a0\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rj31.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/altsyncram_rj31.tdf" 37 2 0 } } { "db/dcfifo_lhh1.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/dcfifo_lhh1.tdf" 58 0 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 74 0 0 } } { "DE270/SDRAM/Sdram_WR_FIFO.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_WR_FIFO.v" 87 0 0 } } { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 282 0 0 } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 364 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1385406780856 "|AVUS|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control:u7\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a0 clk0 GND " "WYSIWYG primitive \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a0\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rj31.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/altsyncram_rj31.tdf" 37 2 0 } } { "db/dcfifo_lhh1.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/dcfifo_lhh1.tdf" 58 0 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 74 0 0 } } { "DE270/SDRAM/Sdram_WR_FIFO.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_WR_FIFO.v" 87 0 0 } } { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 292 0 0 } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 364 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1385406780856 "|AVUS|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a1 clk0 GND " "WYSIWYG primitive \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a1\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rj31.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/altsyncram_rj31.tdf" 37 2 0 } } { "db/dcfifo_lhh1.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/dcfifo_lhh1.tdf" 58 0 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 74 0 0 } } { "DE270/SDRAM/Sdram_WR_FIFO.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_WR_FIFO.v" 87 0 0 } } { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 282 0 0 } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 364 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1385406780857 "|AVUS|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a1"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control:u7\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a1 clk0 GND " "WYSIWYG primitive \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a1\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rj31.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/altsyncram_rj31.tdf" 37 2 0 } } { "db/dcfifo_lhh1.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/dcfifo_lhh1.tdf" 58 0 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 74 0 0 } } { "DE270/SDRAM/Sdram_WR_FIFO.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_WR_FIFO.v" 87 0 0 } } { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 292 0 0 } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 364 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1385406780857 "|AVUS|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a1"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a2 clk0 GND " "WYSIWYG primitive \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a2\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rj31.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/altsyncram_rj31.tdf" 37 2 0 } } { "db/dcfifo_lhh1.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/dcfifo_lhh1.tdf" 58 0 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 74 0 0 } } { "DE270/SDRAM/Sdram_WR_FIFO.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_WR_FIFO.v" 87 0 0 } } { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 282 0 0 } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 364 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1385406780857 "|AVUS|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a2"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control:u7\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a2 clk0 GND " "WYSIWYG primitive \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a2\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rj31.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/altsyncram_rj31.tdf" 37 2 0 } } { "db/dcfifo_lhh1.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/dcfifo_lhh1.tdf" 58 0 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 74 0 0 } } { "DE270/SDRAM/Sdram_WR_FIFO.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_WR_FIFO.v" 87 0 0 } } { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 292 0 0 } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 364 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1385406780858 "|AVUS|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a2"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a3 clk0 GND " "WYSIWYG primitive \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a3\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rj31.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/altsyncram_rj31.tdf" 37 2 0 } } { "db/dcfifo_lhh1.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/dcfifo_lhh1.tdf" 58 0 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 74 0 0 } } { "DE270/SDRAM/Sdram_WR_FIFO.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_WR_FIFO.v" 87 0 0 } } { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 282 0 0 } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 364 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1385406780858 "|AVUS|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a3"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control:u7\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a3 clk0 GND " "WYSIWYG primitive \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a3\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rj31.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/altsyncram_rj31.tdf" 37 2 0 } } { "db/dcfifo_lhh1.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/dcfifo_lhh1.tdf" 58 0 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 74 0 0 } } { "DE270/SDRAM/Sdram_WR_FIFO.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_WR_FIFO.v" 87 0 0 } } { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 292 0 0 } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 364 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1385406780859 "|AVUS|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a3"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a4 clk0 GND " "WYSIWYG primitive \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a4\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rj31.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/altsyncram_rj31.tdf" 37 2 0 } } { "db/dcfifo_lhh1.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/dcfifo_lhh1.tdf" 58 0 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 74 0 0 } } { "DE270/SDRAM/Sdram_WR_FIFO.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_WR_FIFO.v" 87 0 0 } } { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 282 0 0 } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 364 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1385406780859 "|AVUS|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a4"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control:u7\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a4 clk0 GND " "WYSIWYG primitive \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a4\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rj31.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/altsyncram_rj31.tdf" 37 2 0 } } { "db/dcfifo_lhh1.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/dcfifo_lhh1.tdf" 58 0 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 74 0 0 } } { "DE270/SDRAM/Sdram_WR_FIFO.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_WR_FIFO.v" 87 0 0 } } { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 292 0 0 } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 364 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1385406780859 "|AVUS|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a4"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a5 clk0 GND " "WYSIWYG primitive \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a5\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rj31.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/altsyncram_rj31.tdf" 37 2 0 } } { "db/dcfifo_lhh1.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/dcfifo_lhh1.tdf" 58 0 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 74 0 0 } } { "DE270/SDRAM/Sdram_WR_FIFO.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_WR_FIFO.v" 87 0 0 } } { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 282 0 0 } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 364 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1385406780860 "|AVUS|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a5"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control:u7\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a5 clk0 GND " "WYSIWYG primitive \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a5\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rj31.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/altsyncram_rj31.tdf" 37 2 0 } } { "db/dcfifo_lhh1.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/dcfifo_lhh1.tdf" 58 0 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 74 0 0 } } { "DE270/SDRAM/Sdram_WR_FIFO.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_WR_FIFO.v" 87 0 0 } } { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 292 0 0 } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 364 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1385406780860 "|AVUS|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a5"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a6 clk0 GND " "WYSIWYG primitive \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a6\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rj31.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/altsyncram_rj31.tdf" 37 2 0 } } { "db/dcfifo_lhh1.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/dcfifo_lhh1.tdf" 58 0 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 74 0 0 } } { "DE270/SDRAM/Sdram_WR_FIFO.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_WR_FIFO.v" 87 0 0 } } { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 282 0 0 } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 364 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1385406780861 "|AVUS|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a6"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control:u7\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a6 clk0 GND " "WYSIWYG primitive \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a6\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rj31.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/altsyncram_rj31.tdf" 37 2 0 } } { "db/dcfifo_lhh1.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/dcfifo_lhh1.tdf" 58 0 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 74 0 0 } } { "DE270/SDRAM/Sdram_WR_FIFO.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_WR_FIFO.v" 87 0 0 } } { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 292 0 0 } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 364 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1385406780861 "|AVUS|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a6"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a7 clk0 GND " "WYSIWYG primitive \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a7\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rj31.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/altsyncram_rj31.tdf" 37 2 0 } } { "db/dcfifo_lhh1.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/dcfifo_lhh1.tdf" 58 0 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 74 0 0 } } { "DE270/SDRAM/Sdram_WR_FIFO.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_WR_FIFO.v" 87 0 0 } } { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 282 0 0 } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 364 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1385406780862 "|AVUS|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a7"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control:u7\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a7 clk0 GND " "WYSIWYG primitive \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a7\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rj31.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/altsyncram_rj31.tdf" 37 2 0 } } { "db/dcfifo_lhh1.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/dcfifo_lhh1.tdf" 58 0 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 74 0 0 } } { "DE270/SDRAM/Sdram_WR_FIFO.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_WR_FIFO.v" 87 0 0 } } { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 292 0 0 } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 364 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1385406780862 "|AVUS|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a7"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a8 clk0 GND " "WYSIWYG primitive \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a8\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rj31.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/altsyncram_rj31.tdf" 37 2 0 } } { "db/dcfifo_lhh1.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/dcfifo_lhh1.tdf" 58 0 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 74 0 0 } } { "DE270/SDRAM/Sdram_WR_FIFO.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_WR_FIFO.v" 87 0 0 } } { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 282 0 0 } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 364 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1385406780862 "|AVUS|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a8"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control:u7\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a8 clk0 GND " "WYSIWYG primitive \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a8\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rj31.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/altsyncram_rj31.tdf" 37 2 0 } } { "db/dcfifo_lhh1.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/dcfifo_lhh1.tdf" 58 0 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 74 0 0 } } { "DE270/SDRAM/Sdram_WR_FIFO.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_WR_FIFO.v" 87 0 0 } } { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 292 0 0 } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 364 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1385406780863 "|AVUS|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a8"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a9 clk0 GND " "WYSIWYG primitive \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a9\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rj31.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/altsyncram_rj31.tdf" 37 2 0 } } { "db/dcfifo_lhh1.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/dcfifo_lhh1.tdf" 58 0 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 74 0 0 } } { "DE270/SDRAM/Sdram_WR_FIFO.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_WR_FIFO.v" 87 0 0 } } { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 282 0 0 } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 364 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1385406780863 "|AVUS|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a9"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control:u7\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a9 clk0 GND " "WYSIWYG primitive \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a9\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rj31.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/altsyncram_rj31.tdf" 37 2 0 } } { "db/dcfifo_lhh1.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/dcfifo_lhh1.tdf" 58 0 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 74 0 0 } } { "DE270/SDRAM/Sdram_WR_FIFO.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_WR_FIFO.v" 87 0 0 } } { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 292 0 0 } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 364 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1385406780864 "|AVUS|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a9"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a10 clk0 GND " "WYSIWYG primitive \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a10\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rj31.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/altsyncram_rj31.tdf" 37 2 0 } } { "db/dcfifo_lhh1.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/dcfifo_lhh1.tdf" 58 0 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 74 0 0 } } { "DE270/SDRAM/Sdram_WR_FIFO.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_WR_FIFO.v" 87 0 0 } } { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 282 0 0 } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 364 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1385406780864 "|AVUS|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a10"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control:u7\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a10 clk0 GND " "WYSIWYG primitive \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a10\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rj31.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/altsyncram_rj31.tdf" 37 2 0 } } { "db/dcfifo_lhh1.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/dcfifo_lhh1.tdf" 58 0 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 74 0 0 } } { "DE270/SDRAM/Sdram_WR_FIFO.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_WR_FIFO.v" 87 0 0 } } { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 292 0 0 } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 364 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1385406780864 "|AVUS|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a10"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a11 clk0 GND " "WYSIWYG primitive \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a11\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rj31.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/altsyncram_rj31.tdf" 37 2 0 } } { "db/dcfifo_lhh1.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/dcfifo_lhh1.tdf" 58 0 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 74 0 0 } } { "DE270/SDRAM/Sdram_WR_FIFO.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_WR_FIFO.v" 87 0 0 } } { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 282 0 0 } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 364 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1385406780865 "|AVUS|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a11"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control:u7\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a11 clk0 GND " "WYSIWYG primitive \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a11\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rj31.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/altsyncram_rj31.tdf" 37 2 0 } } { "db/dcfifo_lhh1.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/dcfifo_lhh1.tdf" 58 0 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 74 0 0 } } { "DE270/SDRAM/Sdram_WR_FIFO.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_WR_FIFO.v" 87 0 0 } } { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 292 0 0 } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 364 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1385406780865 "|AVUS|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a11"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a12 clk0 GND " "WYSIWYG primitive \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a12\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rj31.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/altsyncram_rj31.tdf" 37 2 0 } } { "db/dcfifo_lhh1.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/dcfifo_lhh1.tdf" 58 0 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 74 0 0 } } { "DE270/SDRAM/Sdram_WR_FIFO.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_WR_FIFO.v" 87 0 0 } } { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 282 0 0 } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 364 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1385406780866 "|AVUS|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a12"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control:u7\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a12 clk0 GND " "WYSIWYG primitive \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a12\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rj31.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/altsyncram_rj31.tdf" 37 2 0 } } { "db/dcfifo_lhh1.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/dcfifo_lhh1.tdf" 58 0 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 74 0 0 } } { "DE270/SDRAM/Sdram_WR_FIFO.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_WR_FIFO.v" 87 0 0 } } { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 292 0 0 } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 364 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1385406780866 "|AVUS|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a12"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a13 clk0 GND " "WYSIWYG primitive \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a13\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rj31.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/altsyncram_rj31.tdf" 37 2 0 } } { "db/dcfifo_lhh1.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/dcfifo_lhh1.tdf" 58 0 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 74 0 0 } } { "DE270/SDRAM/Sdram_WR_FIFO.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_WR_FIFO.v" 87 0 0 } } { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 282 0 0 } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 364 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1385406780866 "|AVUS|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a13"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control:u7\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a13 clk0 GND " "WYSIWYG primitive \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a13\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rj31.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/altsyncram_rj31.tdf" 37 2 0 } } { "db/dcfifo_lhh1.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/dcfifo_lhh1.tdf" 58 0 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 74 0 0 } } { "DE270/SDRAM/Sdram_WR_FIFO.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_WR_FIFO.v" 87 0 0 } } { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 292 0 0 } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 364 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1385406780867 "|AVUS|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a13"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a14 clk0 GND " "WYSIWYG primitive \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a14\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rj31.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/altsyncram_rj31.tdf" 37 2 0 } } { "db/dcfifo_lhh1.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/dcfifo_lhh1.tdf" 58 0 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 74 0 0 } } { "DE270/SDRAM/Sdram_WR_FIFO.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_WR_FIFO.v" 87 0 0 } } { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 282 0 0 } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 364 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1385406780867 "|AVUS|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a14"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control:u7\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a14 clk0 GND " "WYSIWYG primitive \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a14\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rj31.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/altsyncram_rj31.tdf" 37 2 0 } } { "db/dcfifo_lhh1.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/dcfifo_lhh1.tdf" 58 0 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 74 0 0 } } { "DE270/SDRAM/Sdram_WR_FIFO.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_WR_FIFO.v" 87 0 0 } } { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 292 0 0 } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 364 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1385406780868 "|AVUS|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a14"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a15 clk0 GND " "WYSIWYG primitive \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a15\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rj31.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/altsyncram_rj31.tdf" 37 2 0 } } { "db/dcfifo_lhh1.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/dcfifo_lhh1.tdf" 58 0 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 74 0 0 } } { "DE270/SDRAM/Sdram_WR_FIFO.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_WR_FIFO.v" 87 0 0 } } { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 282 0 0 } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 364 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1385406780868 "|AVUS|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a15"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control:u7\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a15 clk0 GND " "WYSIWYG primitive \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a15\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rj31.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/altsyncram_rj31.tdf" 37 2 0 } } { "db/dcfifo_lhh1.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/dcfifo_lhh1.tdf" 58 0 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 74 0 0 } } { "DE270/SDRAM/Sdram_WR_FIFO.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_WR_FIFO.v" 87 0 0 } } { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 292 0 0 } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 364 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1385406780868 "|AVUS|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a15"}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "38 " "Design contains 38 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50 " "No output dependent on input pin \"CLOCK_50\"" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 89 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1385406781170 "|AVUS|CLOCK_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 91 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1385406781170 "|AVUS|CLOCK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 94 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1385406781170 "|AVUS|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 94 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1385406781170 "|AVUS|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 97 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1385406781170 "|AVUS|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 97 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1385406781170 "|AVUS|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 97 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1385406781170 "|AVUS|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 97 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1385406781170 "|AVUS|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 97 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1385406781170 "|AVUS|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 97 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1385406781170 "|AVUS|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 97 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1385406781170 "|AVUS|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 97 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1385406781170 "|AVUS|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 97 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1385406781170 "|AVUS|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 97 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1385406781170 "|AVUS|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 97 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1385406781170 "|AVUS|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 97 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1385406781170 "|AVUS|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 97 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1385406781170 "|AVUS|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 97 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1385406781170 "|AVUS|SW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "No output dependent on input pin \"SW\[15\]\"" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 97 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1385406781170 "|AVUS|SW[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[17\] " "No output dependent on input pin \"SW\[17\]\"" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 97 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1385406781170 "|AVUS|SW[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART_RTS " "No output dependent on input pin \"UART_RTS\"" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 101 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1385406781170 "|AVUS|UART_RTS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FL_RY " "No output dependent on input pin \"FL_RY\"" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 142 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1385406781170 "|AVUS|FL_RY"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D5M_D\[0\] " "No output dependent on input pin \"D5M_D\[0\]\"" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 147 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1385406781170 "|AVUS|D5M_D[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D5M_D\[1\] " "No output dependent on input pin \"D5M_D\[1\]\"" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 147 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1385406781170 "|AVUS|D5M_D[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D5M_D\[2\] " "No output dependent on input pin \"D5M_D\[2\]\"" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 147 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1385406781170 "|AVUS|D5M_D[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D5M_D\[3\] " "No output dependent on input pin \"D5M_D\[3\]\"" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 147 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1385406781170 "|AVUS|D5M_D[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D5M_D\[4\] " "No output dependent on input pin \"D5M_D\[4\]\"" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 147 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1385406781170 "|AVUS|D5M_D[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D5M_D\[5\] " "No output dependent on input pin \"D5M_D\[5\]\"" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 147 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1385406781170 "|AVUS|D5M_D[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D5M_D\[6\] " "No output dependent on input pin \"D5M_D\[6\]\"" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 147 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1385406781170 "|AVUS|D5M_D[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D5M_D\[7\] " "No output dependent on input pin \"D5M_D\[7\]\"" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 147 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1385406781170 "|AVUS|D5M_D[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D5M_D\[8\] " "No output dependent on input pin \"D5M_D\[8\]\"" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 147 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1385406781170 "|AVUS|D5M_D[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D5M_D\[9\] " "No output dependent on input pin \"D5M_D\[9\]\"" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 147 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1385406781170 "|AVUS|D5M_D[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D5M_D\[10\] " "No output dependent on input pin \"D5M_D\[10\]\"" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 147 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1385406781170 "|AVUS|D5M_D[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D5M_D\[11\] " "No output dependent on input pin \"D5M_D\[11\]\"" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 147 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1385406781170 "|AVUS|D5M_D[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D5M_FVAL " "No output dependent on input pin \"D5M_FVAL\"" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 148 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1385406781170 "|AVUS|D5M_FVAL"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D5M_LVAL " "No output dependent on input pin \"D5M_LVAL\"" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 149 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1385406781170 "|AVUS|D5M_LVAL"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D5M_PIXCLK " "No output dependent on input pin \"D5M_PIXCLK\"" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 150 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1385406781170 "|AVUS|D5M_PIXCLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D5M_STROBE " "No output dependent on input pin \"D5M_STROBE\"" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 154 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1385406781170 "|AVUS|D5M_STROBE"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1385406781170 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1538 " "Implemented 1538 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "44 " "Implemented 44 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1385406781177 ""} { "Info" "ICUT_CUT_TM_OPINS" "113 " "Implemented 113 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1385406781177 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "57 " "Implemented 57 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1385406781177 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1267 " "Implemented 1267 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1385406781177 ""} { "Info" "ICUT_CUT_TM_RAMS" "56 " "Implemented 56 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1385406781177 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1385406781177 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1385406781177 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 429 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 429 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "514 " "Peak virtual memory: 514 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1385406781390 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 25 14:13:01 2013 " "Processing ended: Mon Nov 25 14:13:01 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1385406781390 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1385406781390 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1385406781390 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1385406781390 ""}
