{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1729892461103 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1729892461107 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 25 17:41:01 2024 " "Processing started: Fri Oct 25 17:41:01 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1729892461107 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729892461107 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off A-Z80 -c z80_top_direct_n " "Command: quartus_map --read_settings_files=on --write_settings_files=off A-Z80 -c z80_top_direct_n" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729892461107 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1729892461401 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1729892461401 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "nRESET nreset z80_top_direct_n.v(32) " "Verilog HDL Declaration information at z80_top_direct_n.v(32): object \"nRESET\" differs only in case from object \"nreset\" in the same scope" {  } { { "z80_top_direct_n.v" "" { Text "K:/Documents/Design1/Z80_Quartus/z80_top_direct_n.v" 32 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1729892466754 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CLK clk z80_top_direct_n.v(35) " "Verilog HDL Declaration information at z80_top_direct_n.v(35): object \"CLK\" differs only in case from object \"clk\" in the same scope" {  } { { "z80_top_direct_n.v" "" { Text "K:/Documents/Design1/Z80_Quartus/z80_top_direct_n.v" 35 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1729892466754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "z80_top_direct_n.v 1 1 " "Found 1 design units, including 1 entities, in source file z80_top_direct_n.v" { { "Info" "ISGN_ENTITY_NAME" "1 z80_top_direct_n " "Found entity 1: z80_top_direct_n" {  } { { "z80_top_direct_n.v" "" { Text "K:/Documents/Design1/Z80_Quartus/z80_top_direct_n.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729892466756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729892466756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sequencer.v 1 1 " "Found 1 design units, including 1 entities, in source file sequencer.v" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer " "Found entity 1: sequencer" {  } { { "sequencer.v" "" { Text "K:/Documents/Design1/Z80_Quartus/sequencer.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729892466757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729892466757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "resets.v 1 1 " "Found 1 design units, including 1 entities, in source file resets.v" { { "Info" "ISGN_ENTITY_NAME" "1 resets " "Found entity 1: resets" {  } { { "resets.v" "" { Text "K:/Documents/Design1/Z80_Quartus/resets.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729892466759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729892466759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_latch.v 1 1 " "Found 1 design units, including 1 entities, in source file reg_latch.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_latch " "Found entity 1: reg_latch" {  } { { "reg_latch.v" "" { Text "K:/Documents/Design1/Z80_Quartus/reg_latch.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729892466761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729892466761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_file.v 1 1 " "Found 1 design units, including 1 entities, in source file reg_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_file " "Found entity 1: reg_file" {  } { { "reg_file.v" "" { Text "K:/Documents/Design1/Z80_Quartus/reg_file.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729892466763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729892466763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_control.v 1 1 " "Found 1 design units, including 1 entities, in source file reg_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_control " "Found entity 1: reg_control" {  } { { "reg_control.v" "" { Text "K:/Documents/Design1/Z80_Quartus/reg_control.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729892466765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729892466765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pla_decode.v 1 1 " "Found 1 design units, including 1 entities, in source file pla_decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 pla_decode " "Found entity 1: pla_decode" {  } { { "pla_decode.v" "" { Text "K:/Documents/Design1/Z80_Quartus/pla_decode.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729892466767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729892466767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pin_control.v 1 1 " "Found 1 design units, including 1 entities, in source file pin_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 pin_control " "Found entity 1: pin_control" {  } { { "pin_control.v" "" { Text "K:/Documents/Design1/Z80_Quartus/pin_control.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729892466769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729892466769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_ifc.v 1 1 " "Found 1 design units, including 1 entities, in source file memory_ifc.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory_ifc " "Found entity 1: memory_ifc" {  } { { "memory_ifc.v" "" { Text "K:/Documents/Design1/Z80_Quartus/memory_ifc.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729892466770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729892466770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ir.v 1 1 " "Found 1 design units, including 1 entities, in source file ir.v" { { "Info" "ISGN_ENTITY_NAME" "1 ir " "Found entity 1: ir" {  } { { "ir.v" "" { Text "K:/Documents/Design1/Z80_Quartus/ir.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729892466772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729892466772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interrupts.v 1 1 " "Found 1 design units, including 1 entities, in source file interrupts.v" { { "Info" "ISGN_ENTITY_NAME" "1 interrupts " "Found entity 1: interrupts" {  } { { "interrupts.v" "" { Text "K:/Documents/Design1/Z80_Quartus/interrupts.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729892466774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729892466774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inc_dec_2bit.v 1 1 " "Found 1 design units, including 1 entities, in source file inc_dec_2bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 inc_dec_2bit " "Found entity 1: inc_dec_2bit" {  } { { "inc_dec_2bit.v" "" { Text "K:/Documents/Design1/Z80_Quartus/inc_dec_2bit.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729892466776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729892466776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inc_dec.v 1 1 " "Found 1 design units, including 1 entities, in source file inc_dec.v" { { "Info" "ISGN_ENTITY_NAME" "1 inc_dec " "Found entity 1: inc_dec" {  } { { "inc_dec.v" "" { Text "K:/Documents/Design1/Z80_Quartus/inc_dec.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729892466777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729892466777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "execute.v 1 1 " "Found 1 design units, including 1 entities, in source file execute.v" { { "Info" "ISGN_ENTITY_NAME" "1 execute " "Found entity 1: execute" {  } { { "execute.v" "" { Text "K:/Documents/Design1/Z80_Quartus/execute.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729892466793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729892466793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode_state.v 1 1 " "Found 1 design units, including 1 entities, in source file decode_state.v" { { "Info" "ISGN_ENTITY_NAME" "1 decode_state " "Found entity 1: decode_state" {  } { { "decode_state.v" "" { Text "K:/Documents/Design1/Z80_Quartus/decode_state.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729892466795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729892466795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_switch_mask.v 1 1 " "Found 1 design units, including 1 entities, in source file data_switch_mask.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_switch_mask " "Found entity 1: data_switch_mask" {  } { { "data_switch_mask.v" "" { Text "K:/Documents/Design1/Z80_Quartus/data_switch_mask.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729892466797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729892466797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_switch.v 1 1 " "Found 1 design units, including 1 entities, in source file data_switch.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_switch " "Found entity 1: data_switch" {  } { { "data_switch.v" "" { Text "K:/Documents/Design1/Z80_Quartus/data_switch.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729892466799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729892466799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_pins.v 1 1 " "Found 1 design units, including 1 entities, in source file data_pins.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_pins " "Found entity 1: data_pins" {  } { { "data_pins.v" "" { Text "K:/Documents/Design1/Z80_Quartus/data_pins.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729892466800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729892466800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_pins_n.v 1 1 " "Found 1 design units, including 1 entities, in source file control_pins_n.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_pins_n " "Found entity 1: control_pins_n" {  } { { "control_pins_n.v" "" { Text "K:/Documents/Design1/Z80_Quartus/control_pins_n.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729892466802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729892466802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_delay.v 1 1 " "Found 1 design units, including 1 entities, in source file clk_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_delay " "Found entity 1: clk_delay" {  } { { "clk_delay.v" "" { Text "K:/Documents/Design1/Z80_Quartus/clk_delay.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729892466804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729892466804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bus_switch.v 1 1 " "Found 1 design units, including 1 entities, in source file bus_switch.v" { { "Info" "ISGN_ENTITY_NAME" "1 bus_switch " "Found entity 1: bus_switch" {  } { { "bus_switch.v" "" { Text "K:/Documents/Design1/Z80_Quartus/bus_switch.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729892466805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729892466805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bus_control.v 1 1 " "Found 1 design units, including 1 entities, in source file bus_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 bus_control " "Found entity 1: bus_control" {  } { { "bus_control.v" "" { Text "K:/Documents/Design1/Z80_Quartus/bus_control.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729892466807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729892466807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_slice.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_slice.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_slice " "Found entity 1: alu_slice" {  } { { "alu_slice.v" "" { Text "K:/Documents/Design1/Z80_Quartus/alu_slice.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729892466808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729892466808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_shifter_core.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_shifter_core.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_shifter_core " "Found entity 1: alu_shifter_core" {  } { { "alu_shifter_core.v" "" { Text "K:/Documents/Design1/Z80_Quartus/alu_shifter_core.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729892466810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729892466810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_select.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_select.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_select " "Found entity 1: alu_select" {  } { { "alu_select.v" "" { Text "K:/Documents/Design1/Z80_Quartus/alu_select.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729892466812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729892466812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_prep_daa.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_prep_daa.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_prep_daa " "Found entity 1: alu_prep_daa" {  } { { "alu_prep_daa.v" "" { Text "K:/Documents/Design1/Z80_Quartus/alu_prep_daa.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729892466813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729892466813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_mux_8.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_mux_8.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_mux_8 " "Found entity 1: alu_mux_8" {  } { { "alu_mux_8.v" "" { Text "K:/Documents/Design1/Z80_Quartus/alu_mux_8.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729892466815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729892466815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_mux_4.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_mux_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_mux_4 " "Found entity 1: alu_mux_4" {  } { { "alu_mux_4.v" "" { Text "K:/Documents/Design1/Z80_Quartus/alu_mux_4.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729892466816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729892466816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_mux_3z.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_mux_3z.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_mux_3z " "Found entity 1: alu_mux_3z" {  } { { "alu_mux_3z.v" "" { Text "K:/Documents/Design1/Z80_Quartus/alu_mux_3z.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729892466818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729892466818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_mux_2z.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_mux_2z.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_mux_2z " "Found entity 1: alu_mux_2z" {  } { { "alu_mux_2z.v" "" { Text "K:/Documents/Design1/Z80_Quartus/alu_mux_2z.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729892466820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729892466820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_mux_2.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_mux_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_mux_2 " "Found entity 1: alu_mux_2" {  } { { "alu_mux_2.v" "" { Text "K:/Documents/Design1/Z80_Quartus/alu_mux_2.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729892466821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729892466821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_flags.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_flags.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_flags " "Found entity 1: alu_flags" {  } { { "alu_flags.v" "" { Text "K:/Documents/Design1/Z80_Quartus/alu_flags.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729892466823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729892466823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_core.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_core.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_core " "Found entity 1: alu_core" {  } { { "alu_core.v" "" { Text "K:/Documents/Design1/Z80_Quartus/alu_core.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729892466825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729892466825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_control.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_control " "Found entity 1: alu_control" {  } { { "alu_control.v" "" { Text "K:/Documents/Design1/Z80_Quartus/alu_control.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729892466826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729892466826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_bit_select.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_bit_select.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_bit_select " "Found entity 1: alu_bit_select" {  } { { "alu_bit_select.v" "" { Text "K:/Documents/Design1/Z80_Quartus/alu_bit_select.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729892466828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729892466828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "K:/Documents/Design1/Z80_Quartus/alu.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729892466830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729892466830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "address_pins.v 1 1 " "Found 1 design units, including 1 entities, in source file address_pins.v" { { "Info" "ISGN_ENTITY_NAME" "1 address_pins " "Found entity 1: address_pins" {  } { { "address_pins.v" "" { Text "K:/Documents/Design1/Z80_Quartus/address_pins.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729892466832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729892466832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "address_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file address_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 address_mux " "Found entity 1: address_mux" {  } { { "address_mux.v" "" { Text "K:/Documents/Design1/Z80_Quartus/address_mux.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729892466833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729892466833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "address_latch.v 1 1 " "Found 1 design units, including 1 entities, in source file address_latch.v" { { "Info" "ISGN_ENTITY_NAME" "1 address_latch " "Found entity 1: address_latch" {  } { { "address_latch.v" "" { Text "K:/Documents/Design1/Z80_Quartus/address_latch.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729892466835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729892466835 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "z80_top_direct_n " "Elaborating entity \"z80_top_direct_n\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1729892466918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_delay clk_delay:clk_delay_ " "Elaborating entity \"clk_delay\" for hierarchy \"clk_delay:clk_delay_\"" {  } { { "coremodules.vh" "clk_delay_" { Text "K:/Documents/Design1/Z80_Quartus/coremodules.vh" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729892466920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_state decode_state:decode_state_ " "Elaborating entity \"decode_state\" for hierarchy \"decode_state:decode_state_\"" {  } { { "coremodules.vh" "decode_state_" { Text "K:/Documents/Design1/Z80_Quartus/coremodules.vh" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729892466921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "execute execute:execute_ " "Elaborating entity \"execute\" for hierarchy \"execute:execute_\"" {  } { { "coremodules.vh" "execute_" { Text "K:/Documents/Design1/Z80_Quartus/coremodules.vh" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729892466923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interrupts interrupts:interrupts_ " "Elaborating entity \"interrupts\" for hierarchy \"interrupts:interrupts_\"" {  } { { "coremodules.vh" "interrupts_" { Text "K:/Documents/Design1/Z80_Quartus/coremodules.vh" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729892466930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ir ir:ir_ " "Elaborating entity \"ir\" for hierarchy \"ir:ir_\"" {  } { { "coremodules.vh" "ir_" { Text "K:/Documents/Design1/Z80_Quartus/coremodules.vh" 221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729892466931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pin_control pin_control:pin_control_ " "Elaborating entity \"pin_control\" for hierarchy \"pin_control:pin_control_\"" {  } { { "coremodules.vh" "pin_control_" { Text "K:/Documents/Design1/Z80_Quartus/coremodules.vh" 236 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729892466932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pla_decode pla_decode:pla_decode_ " "Elaborating entity \"pla_decode\" for hierarchy \"pla_decode:pla_decode_\"" {  } { { "coremodules.vh" "pla_decode_" { Text "K:/Documents/Design1/Z80_Quartus/coremodules.vh" 242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729892466933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "resets resets:resets_ " "Elaborating entity \"resets\" for hierarchy \"resets:resets_\"" {  } { { "coremodules.vh" "resets_" { Text "K:/Documents/Design1/Z80_Quartus/coremodules.vh" 253 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729892466934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_ifc memory_ifc:memory_ifc_ " "Elaborating entity \"memory_ifc\" for hierarchy \"memory_ifc:memory_ifc_\"" {  } { { "coremodules.vh" "memory_ifc_" { Text "K:/Documents/Design1/Z80_Quartus/coremodules.vh" 277 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729892466935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sequencer sequencer:sequencer_ " "Elaborating entity \"sequencer\" for hierarchy \"sequencer:sequencer_\"" {  } { { "coremodules.vh" "sequencer_" { Text "K:/Documents/Design1/Z80_Quartus/coremodules.vh" 299 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729892466936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_control alu_control:alu_control_ " "Elaborating entity \"alu_control\" for hierarchy \"alu_control:alu_control_\"" {  } { { "coremodules.vh" "alu_control_" { Text "K:/Documents/Design1/Z80_Quartus/coremodules.vh" 339 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729892466937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_mux_4 alu_control:alu_control_\|alu_mux_4:b2v_inst_cond_mux " "Elaborating entity \"alu_mux_4\" for hierarchy \"alu_control:alu_control_\|alu_mux_4:b2v_inst_cond_mux\"" {  } { { "alu_control.v" "b2v_inst_cond_mux" { Text "K:/Documents/Design1/Z80_Quartus/alu_control.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729892466938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_mux_8 alu_control:alu_control_\|alu_mux_8:b2v_inst_shift_mux " "Elaborating entity \"alu_mux_8\" for hierarchy \"alu_control:alu_control_\|alu_mux_8:b2v_inst_shift_mux\"" {  } { { "alu_control.v" "b2v_inst_shift_mux" { Text "K:/Documents/Design1/Z80_Quartus/alu_control.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729892466939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_select alu_select:alu_select_ " "Elaborating entity \"alu_select\" for hierarchy \"alu_select:alu_select_\"" {  } { { "coremodules.vh" "alu_select_" { Text "K:/Documents/Design1/Z80_Quartus/coremodules.vh" 376 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729892466940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_flags alu_flags:alu_flags_ " "Elaborating entity \"alu_flags\" for hierarchy \"alu_flags:alu_flags_\"" {  } { { "coremodules.vh" "alu_flags_" { Text "K:/Documents/Design1/Z80_Quartus/coremodules.vh" 418 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729892466940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_mux_2 alu_flags:alu_flags_\|alu_mux_2:b2v_inst_mux_cf " "Elaborating entity \"alu_mux_2\" for hierarchy \"alu_flags:alu_flags_\|alu_mux_2:b2v_inst_mux_cf\"" {  } { { "alu_flags.v" "b2v_inst_mux_cf" { Text "K:/Documents/Design1/Z80_Quartus/alu_flags.v" 357 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729892466941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:alu_ " "Elaborating entity \"alu\" for hierarchy \"alu:alu_\"" {  } { { "coremodules.vh" "alu_" { Text "K:/Documents/Design1/Z80_Quartus/coremodules.vh" 461 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729892466942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_core alu:alu_\|alu_core:b2v_core " "Elaborating entity \"alu_core\" for hierarchy \"alu:alu_\|alu_core:b2v_core\"" {  } { { "alu.v" "b2v_core" { Text "K:/Documents/Design1/Z80_Quartus/alu.v" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729892466944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_slice alu:alu_\|alu_core:b2v_core\|alu_slice:b2v_alu_slice_bit_0 " "Elaborating entity \"alu_slice\" for hierarchy \"alu:alu_\|alu_core:b2v_core\|alu_slice:b2v_alu_slice_bit_0\"" {  } { { "alu_core.v" "b2v_alu_slice_bit_0" { Text "K:/Documents/Design1/Z80_Quartus/alu_core.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729892466944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_bit_select alu:alu_\|alu_bit_select:b2v_input_bit_select " "Elaborating entity \"alu_bit_select\" for hierarchy \"alu:alu_\|alu_bit_select:b2v_input_bit_select\"" {  } { { "alu.v" "b2v_input_bit_select" { Text "K:/Documents/Design1/Z80_Quartus/alu.v" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729892466946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_shifter_core alu:alu_\|alu_shifter_core:b2v_input_shift " "Elaborating entity \"alu_shifter_core\" for hierarchy \"alu:alu_\|alu_shifter_core:b2v_input_shift\"" {  } { { "alu.v" "b2v_input_shift" { Text "K:/Documents/Design1/Z80_Quartus/alu.v" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729892466947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_mux_2z alu:alu_\|alu_mux_2z:b2v_op1_latch_mux_high " "Elaborating entity \"alu_mux_2z\" for hierarchy \"alu:alu_\|alu_mux_2z:b2v_op1_latch_mux_high\"" {  } { { "alu.v" "b2v_op1_latch_mux_high" { Text "K:/Documents/Design1/Z80_Quartus/alu.v" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729892466948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_mux_3z alu:alu_\|alu_mux_3z:b2v_op1_latch_mux_low " "Elaborating entity \"alu_mux_3z\" for hierarchy \"alu:alu_\|alu_mux_3z:b2v_op1_latch_mux_low\"" {  } { { "alu.v" "b2v_op1_latch_mux_low" { Text "K:/Documents/Design1/Z80_Quartus/alu.v" 341 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729892466948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_prep_daa alu:alu_\|alu_prep_daa:b2v_prep_daa " "Elaborating entity \"alu_prep_daa\" for hierarchy \"alu:alu_\|alu_prep_daa:b2v_prep_daa\"" {  } { { "alu.v" "b2v_prep_daa" { Text "K:/Documents/Design1/Z80_Quartus/alu.v" 377 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729892466950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_file reg_file:reg_file_ " "Elaborating entity \"reg_file\" for hierarchy \"reg_file:reg_file_\"" {  } { { "coremodules.vh" "reg_file_" { Text "K:/Documents/Design1/Z80_Quartus/coremodules.vh" 497 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729892466950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_latch reg_file:reg_file_\|reg_latch:b2v_latch_af2_hi " "Elaborating entity \"reg_latch\" for hierarchy \"reg_file:reg_file_\|reg_latch:b2v_latch_af2_hi\"" {  } { { "reg_file.v" "b2v_latch_af2_hi" { Text "K:/Documents/Design1/Z80_Quartus/reg_file.v" 292 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729892466952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_control reg_control:reg_control_ " "Elaborating entity \"reg_control\" for hierarchy \"reg_control:reg_control_\"" {  } { { "coremodules.vh" "reg_control_" { Text "K:/Documents/Design1/Z80_Quartus/coremodules.vh" 544 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729892466957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "address_latch address_latch:address_latch_ " "Elaborating entity \"address_latch\" for hierarchy \"address_latch:address_latch_\"" {  } { { "coremodules.vh" "address_latch_" { Text "K:/Documents/Design1/Z80_Quartus/coremodules.vh" 560 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729892466958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "address_mux address_latch:address_latch_\|address_mux:b2v_inst7 " "Elaborating entity \"address_mux\" for hierarchy \"address_latch:address_latch_\|address_mux:b2v_inst7\"" {  } { { "address_latch.v" "b2v_inst7" { Text "K:/Documents/Design1/Z80_Quartus/address_latch.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729892466959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inc_dec address_latch:address_latch_\|inc_dec:b2v_inst_inc_dec " "Elaborating entity \"inc_dec\" for hierarchy \"address_latch:address_latch_\|inc_dec:b2v_inst_inc_dec\"" {  } { { "address_latch.v" "b2v_inst_inc_dec" { Text "K:/Documents/Design1/Z80_Quartus/address_latch.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729892466960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inc_dec_2bit address_latch:address_latch_\|inc_dec:b2v_inst_inc_dec\|inc_dec_2bit:b2v_dual_adder_0 " "Elaborating entity \"inc_dec_2bit\" for hierarchy \"address_latch:address_latch_\|inc_dec:b2v_inst_inc_dec\|inc_dec_2bit:b2v_dual_adder_0\"" {  } { { "inc_dec.v" "b2v_dual_adder_0" { Text "K:/Documents/Design1/Z80_Quartus/inc_dec.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729892466961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus_control bus_control:bus_control_ " "Elaborating entity \"bus_control\" for hierarchy \"bus_control:bus_control_\"" {  } { { "coremodules.vh" "bus_control_" { Text "K:/Documents/Design1/Z80_Quartus/coremodules.vh" 566 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729892466963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus_switch bus_switch:bus_switch_ " "Elaborating entity \"bus_switch\" for hierarchy \"bus_switch:bus_switch_\"" {  } { { "coremodules.vh" "bus_switch_" { Text "K:/Documents/Design1/Z80_Quartus/coremodules.vh" 579 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729892466964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_switch data_switch:sw2_ " "Elaborating entity \"data_switch\" for hierarchy \"data_switch:sw2_\"" {  } { { "core.vh" "sw2_" { Text "K:/Documents/Design1/Z80_Quartus/core.vh" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729892466964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_switch_mask data_switch_mask:sw1_ " "Elaborating entity \"data_switch_mask\" for hierarchy \"data_switch_mask:sw1_\"" {  } { { "core.vh" "sw1_" { Text "K:/Documents/Design1/Z80_Quartus/core.vh" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729892466965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "address_pins address_pins:address_pins_ " "Elaborating entity \"address_pins\" for hierarchy \"address_pins:address_pins_\"" {  } { { "z80_top_direct_n.v" "address_pins_" { Text "K:/Documents/Design1/Z80_Quartus/z80_top_direct_n.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729892466966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_pins data_pins:data_pins_ " "Elaborating entity \"data_pins\" for hierarchy \"data_pins:data_pins_\"" {  } { { "z80_top_direct_n.v" "data_pins_" { Text "K:/Documents/Design1/Z80_Quartus/z80_top_direct_n.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729892466967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_pins_n control_pins_n:control_pins_ " "Elaborating entity \"control_pins_n\" for hierarchy \"control_pins_n:control_pins_\"" {  } { { "z80_top_direct_n.v" "control_pins_" { Text "K:/Documents/Design1/Z80_Quartus/z80_top_direct_n.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729892466968 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "bus_control:bus_control_\|db\[0\] ir:ir_\|opcode\[0\] " "Converted the fan-out from the tri-state buffer \"bus_control:bus_control_\|db\[0\]\" to the node \"ir:ir_\|opcode\[0\]\" into an OR gate" {  } { { "bus_control.v" "" { Text "K:/Documents/Design1/Z80_Quartus/bus_control.v" 41 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1729892469874 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "bus_control:bus_control_\|db\[7\] ir:ir_\|opcode\[7\] " "Converted the fan-out from the tri-state buffer \"bus_control:bus_control_\|db\[7\]\" to the node \"ir:ir_\|opcode\[7\]\" into an OR gate" {  } { { "bus_control.v" "" { Text "K:/Documents/Design1/Z80_Quartus/bus_control.v" 41 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1729892469874 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "bus_control:bus_control_\|db\[6\] ir:ir_\|opcode\[6\] " "Converted the fan-out from the tri-state buffer \"bus_control:bus_control_\|db\[6\]\" to the node \"ir:ir_\|opcode\[6\]\" into an OR gate" {  } { { "bus_control.v" "" { Text "K:/Documents/Design1/Z80_Quartus/bus_control.v" 41 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1729892469874 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "bus_control:bus_control_\|db\[2\] ir:ir_\|opcode\[2\] " "Converted the fan-out from the tri-state buffer \"bus_control:bus_control_\|db\[2\]\" to the node \"ir:ir_\|opcode\[2\]\" into an OR gate" {  } { { "bus_control.v" "" { Text "K:/Documents/Design1/Z80_Quartus/bus_control.v" 41 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1729892469874 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "bus_control:bus_control_\|db\[1\] ir:ir_\|opcode\[1\] " "Converted the fan-out from the tri-state buffer \"bus_control:bus_control_\|db\[1\]\" to the node \"ir:ir_\|opcode\[1\]\" into an OR gate" {  } { { "bus_control.v" "" { Text "K:/Documents/Design1/Z80_Quartus/bus_control.v" 41 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1729892469874 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "bus_control:bus_control_\|db\[5\] alu:alu_\|alu_bit_select:b2v_input_bit_select\|bs_out_high\[0\] " "Converted the fan-out from the tri-state buffer \"bus_control:bus_control_\|db\[5\]\" to the node \"alu:alu_\|alu_bit_select:b2v_input_bit_select\|bs_out_high\[0\]\" into an OR gate" {  } { { "bus_control.v" "" { Text "K:/Documents/Design1/Z80_Quartus/bus_control.v" 41 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1729892469874 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "bus_control:bus_control_\|db\[4\] alu:alu_\|alu_bit_select:b2v_input_bit_select\|bs_out_high_ALTERA_SYNTHESIZED " "Converted the fan-out from the tri-state buffer \"bus_control:bus_control_\|db\[4\]\" to the node \"alu:alu_\|alu_bit_select:b2v_input_bit_select\|bs_out_high_ALTERA_SYNTHESIZED\" into an OR gate" {  } { { "bus_control.v" "" { Text "K:/Documents/Design1/Z80_Quartus/bus_control.v" 41 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1729892469874 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "bus_control:bus_control_\|db\[3\] alu:alu_\|alu_bit_select:b2v_input_bit_select\|bs_out_high_ALTERA_SYNTHESIZED " "Converted the fan-out from the tri-state buffer \"bus_control:bus_control_\|db\[3\]\" to the node \"alu:alu_\|alu_bit_select:b2v_input_bit_select\|bs_out_high_ALTERA_SYNTHESIZED\" into an OR gate" {  } { { "bus_control.v" "" { Text "K:/Documents/Design1/Z80_Quartus/bus_control.v" 41 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1729892469874 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:alu_\|db_high\[3\] alu_flags:alu_flags_\|SYNTHESIZED_WIRE_1 " "Converted the fan-out from the tri-state buffer \"alu:alu_\|db_high\[3\]\" to the node \"alu_flags:alu_flags_\|SYNTHESIZED_WIRE_1\" into an OR gate" {  } { { "alu.v" "" { Text "K:/Documents/Design1/Z80_Quartus/alu.v" 119 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1729892469874 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:alu_\|db_high\[2\] alu:alu_\|alu_mux_3z:b2v_op1_latch_mux_low\|SYNTHESIZED_WIRE_2\[2\] " "Converted the fan-out from the tri-state buffer \"alu:alu_\|db_high\[2\]\" to the node \"alu:alu_\|alu_mux_3z:b2v_op1_latch_mux_low\|SYNTHESIZED_WIRE_2\[2\]\" into an OR gate" {  } { { "alu.v" "" { Text "K:/Documents/Design1/Z80_Quartus/alu.v" 119 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1729892469874 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:alu_\|db_high\[1\] alu_flags:alu_flags_\|SYNTHESIZED_WIRE_13 " "Converted the fan-out from the tri-state buffer \"alu:alu_\|db_high\[1\]\" to the node \"alu_flags:alu_flags_\|SYNTHESIZED_WIRE_13\" into an OR gate" {  } { { "alu.v" "" { Text "K:/Documents/Design1/Z80_Quartus/alu.v" 119 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1729892469874 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:alu_\|db_high\[0\] alu:alu_\|alu_mux_3z:b2v_op1_latch_mux_low\|SYNTHESIZED_WIRE_2\[0\] " "Converted the fan-out from the tri-state buffer \"alu:alu_\|db_high\[0\]\" to the node \"alu:alu_\|alu_mux_3z:b2v_op1_latch_mux_low\|SYNTHESIZED_WIRE_2\[0\]\" into an OR gate" {  } { { "alu.v" "" { Text "K:/Documents/Design1/Z80_Quartus/alu.v" 119 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1729892469874 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:alu_\|db_low\[3\] alu_flags:alu_flags_\|SYNTHESIZED_WIRE_17 " "Converted the fan-out from the tri-state buffer \"alu:alu_\|db_low\[3\]\" to the node \"alu_flags:alu_flags_\|SYNTHESIZED_WIRE_17\" into an OR gate" {  } { { "alu.v" "" { Text "K:/Documents/Design1/Z80_Quartus/alu.v" 120 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1729892469874 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:alu_\|db_low\[2\] alu:alu_\|alu_mux_3z:b2v_op1_latch_mux_low\|SYNTHESIZED_WIRE_3\[2\] " "Converted the fan-out from the tri-state buffer \"alu:alu_\|db_low\[2\]\" to the node \"alu:alu_\|alu_mux_3z:b2v_op1_latch_mux_low\|SYNTHESIZED_WIRE_3\[2\]\" into an OR gate" {  } { { "alu.v" "" { Text "K:/Documents/Design1/Z80_Quartus/alu.v" 120 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1729892469874 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:alu_\|db_low\[1\] alu:alu_\|alu_mux_3z:b2v_op1_latch_mux_low\|SYNTHESIZED_WIRE_3\[1\] " "Converted the fan-out from the tri-state buffer \"alu:alu_\|db_low\[1\]\" to the node \"alu:alu_\|alu_mux_3z:b2v_op1_latch_mux_low\|SYNTHESIZED_WIRE_3\[1\]\" into an OR gate" {  } { { "alu.v" "" { Text "K:/Documents/Design1/Z80_Quartus/alu.v" 120 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1729892469874 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:alu_\|db_low\[0\] alu:alu_\|alu_mux_3z:b2v_op1_latch_mux_low\|SYNTHESIZED_WIRE_3\[0\] " "Converted the fan-out from the tri-state buffer \"alu:alu_\|db_low\[0\]\" to the node \"alu:alu_\|alu_mux_3z:b2v_op1_latch_mux_low\|SYNTHESIZED_WIRE_3\[0\]\" into an OR gate" {  } { { "alu.v" "" { Text "K:/Documents/Design1/Z80_Quartus/alu.v" 120 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1729892469874 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu_control:alu_control_\|db\[6\] alu_flags:alu_flags_\|SYNTHESIZED_WIRE_12 " "Converted the fan-out from the tri-state buffer \"alu_control:alu_control_\|db\[6\]\" to the node \"alu_flags:alu_flags_\|SYNTHESIZED_WIRE_12\" into an OR gate" {  } { { "alu_control.v" "" { Text "K:/Documents/Design1/Z80_Quartus/alu_control.v" 109 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1729892469874 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:alu_\|db\[7\] alu_control:alu_control_\|alu_mux_8:b2v_inst_shift_mux\|out " "Converted the fan-out from the tri-state buffer \"alu:alu_\|db\[7\]\" to the node \"alu_control:alu_control_\|alu_mux_8:b2v_inst_shift_mux\|out\" into an OR gate" {  } { { "alu.v" "" { Text "K:/Documents/Design1/Z80_Quartus/alu.v" 113 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1729892469874 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:alu_\|db\[0\] alu_control:alu_control_\|shift_cf_out " "Converted the fan-out from the tri-state buffer \"alu:alu_\|db\[0\]\" to the node \"alu_control:alu_control_\|shift_cf_out\" into an OR gate" {  } { { "alu.v" "" { Text "K:/Documents/Design1/Z80_Quartus/alu.v" 113 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1729892469874 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "reg_file:reg_file_\|db_lo_as\[0\] address_latch:address_latch_\|abusz\[0\] " "Converted the fan-out from the tri-state buffer \"reg_file:reg_file_\|db_lo_as\[0\]\" to the node \"address_latch:address_latch_\|abusz\[0\]\" into an OR gate" {  } { { "reg_file.v" "" { Text "K:/Documents/Design1/Z80_Quartus/reg_file.v" 100 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1729892469874 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "reg_file:reg_file_\|db_lo_as\[1\] address_latch:address_latch_\|abusz\[1\] " "Converted the fan-out from the tri-state buffer \"reg_file:reg_file_\|db_lo_as\[1\]\" to the node \"address_latch:address_latch_\|abusz\[1\]\" into an OR gate" {  } { { "reg_file.v" "" { Text "K:/Documents/Design1/Z80_Quartus/reg_file.v" 100 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1729892469874 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "reg_file:reg_file_\|db_lo_as\[2\] address_latch:address_latch_\|abusz\[2\] " "Converted the fan-out from the tri-state buffer \"reg_file:reg_file_\|db_lo_as\[2\]\" to the node \"address_latch:address_latch_\|abusz\[2\]\" into an OR gate" {  } { { "reg_file.v" "" { Text "K:/Documents/Design1/Z80_Quartus/reg_file.v" 100 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1729892469874 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "reg_file:reg_file_\|db_lo_as\[3\] address_latch:address_latch_\|abusz\[3\] " "Converted the fan-out from the tri-state buffer \"reg_file:reg_file_\|db_lo_as\[3\]\" to the node \"address_latch:address_latch_\|abusz\[3\]\" into an OR gate" {  } { { "reg_file.v" "" { Text "K:/Documents/Design1/Z80_Quartus/reg_file.v" 100 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1729892469874 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "reg_file:reg_file_\|db_lo_as\[4\] address_latch:address_latch_\|abusz\[4\] " "Converted the fan-out from the tri-state buffer \"reg_file:reg_file_\|db_lo_as\[4\]\" to the node \"address_latch:address_latch_\|abusz\[4\]\" into an OR gate" {  } { { "reg_file.v" "" { Text "K:/Documents/Design1/Z80_Quartus/reg_file.v" 100 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1729892469874 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "reg_file:reg_file_\|db_lo_as\[5\] address_latch:address_latch_\|abusz\[5\] " "Converted the fan-out from the tri-state buffer \"reg_file:reg_file_\|db_lo_as\[5\]\" to the node \"address_latch:address_latch_\|abusz\[5\]\" into an OR gate" {  } { { "reg_file.v" "" { Text "K:/Documents/Design1/Z80_Quartus/reg_file.v" 100 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1729892469874 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "reg_file:reg_file_\|db_lo_as\[6\] address_latch:address_latch_\|abusz\[6\] " "Converted the fan-out from the tri-state buffer \"reg_file:reg_file_\|db_lo_as\[6\]\" to the node \"address_latch:address_latch_\|abusz\[6\]\" into an OR gate" {  } { { "reg_file.v" "" { Text "K:/Documents/Design1/Z80_Quartus/reg_file.v" 100 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1729892469874 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "reg_file:reg_file_\|db_lo_as\[7\] address_latch:address_latch_\|abusz\[7\] " "Converted the fan-out from the tri-state buffer \"reg_file:reg_file_\|db_lo_as\[7\]\" to the node \"address_latch:address_latch_\|abusz\[7\]\" into an OR gate" {  } { { "reg_file.v" "" { Text "K:/Documents/Design1/Z80_Quartus/reg_file.v" 100 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1729892469874 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "reg_file:reg_file_\|db_hi_as\[0\] address_latch:address_latch_\|abusz\[8\] " "Converted the fan-out from the tri-state buffer \"reg_file:reg_file_\|db_hi_as\[0\]\" to the node \"address_latch:address_latch_\|abusz\[8\]\" into an OR gate" {  } { { "reg_file.v" "" { Text "K:/Documents/Design1/Z80_Quartus/reg_file.v" 98 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1729892469874 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "reg_file:reg_file_\|db_hi_as\[1\] address_latch:address_latch_\|abusz\[9\] " "Converted the fan-out from the tri-state buffer \"reg_file:reg_file_\|db_hi_as\[1\]\" to the node \"address_latch:address_latch_\|abusz\[9\]\" into an OR gate" {  } { { "reg_file.v" "" { Text "K:/Documents/Design1/Z80_Quartus/reg_file.v" 98 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1729892469874 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "reg_file:reg_file_\|db_hi_as\[2\] address_latch:address_latch_\|abusz\[10\] " "Converted the fan-out from the tri-state buffer \"reg_file:reg_file_\|db_hi_as\[2\]\" to the node \"address_latch:address_latch_\|abusz\[10\]\" into an OR gate" {  } { { "reg_file.v" "" { Text "K:/Documents/Design1/Z80_Quartus/reg_file.v" 98 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1729892469874 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "reg_file:reg_file_\|db_hi_as\[3\] address_latch:address_latch_\|abusz\[11\] " "Converted the fan-out from the tri-state buffer \"reg_file:reg_file_\|db_hi_as\[3\]\" to the node \"address_latch:address_latch_\|abusz\[11\]\" into an OR gate" {  } { { "reg_file.v" "" { Text "K:/Documents/Design1/Z80_Quartus/reg_file.v" 98 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1729892469874 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "reg_file:reg_file_\|db_hi_as\[4\] address_latch:address_latch_\|abusz\[12\] " "Converted the fan-out from the tri-state buffer \"reg_file:reg_file_\|db_hi_as\[4\]\" to the node \"address_latch:address_latch_\|abusz\[12\]\" into an OR gate" {  } { { "reg_file.v" "" { Text "K:/Documents/Design1/Z80_Quartus/reg_file.v" 98 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1729892469874 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "reg_file:reg_file_\|db_hi_as\[5\] address_latch:address_latch_\|abusz\[13\] " "Converted the fan-out from the tri-state buffer \"reg_file:reg_file_\|db_hi_as\[5\]\" to the node \"address_latch:address_latch_\|abusz\[13\]\" into an OR gate" {  } { { "reg_file.v" "" { Text "K:/Documents/Design1/Z80_Quartus/reg_file.v" 98 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1729892469874 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "reg_file:reg_file_\|db_hi_as\[6\] address_latch:address_latch_\|abusz\[14\] " "Converted the fan-out from the tri-state buffer \"reg_file:reg_file_\|db_hi_as\[6\]\" to the node \"address_latch:address_latch_\|abusz\[14\]\" into an OR gate" {  } { { "reg_file.v" "" { Text "K:/Documents/Design1/Z80_Quartus/reg_file.v" 98 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1729892469874 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "reg_file:reg_file_\|db_hi_as\[7\] address_latch:address_latch_\|abusz\[15\] " "Converted the fan-out from the tri-state buffer \"reg_file:reg_file_\|db_hi_as\[7\]\" to the node \"address_latch:address_latch_\|abusz\[15\]\" into an OR gate" {  } { { "reg_file.v" "" { Text "K:/Documents/Design1/Z80_Quartus/reg_file.v" 98 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1729892469874 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu_control:alu_control_\|db\[0\] alu_flags:alu_flags_\|SYNTHESIZED_WIRE_22 " "Converted the fan-out from the tri-state buffer \"alu_control:alu_control_\|db\[0\]\" to the node \"alu_flags:alu_flags_\|SYNTHESIZED_WIRE_22\" into an OR gate" {  } { { "alu_control.v" "" { Text "K:/Documents/Design1/Z80_Quartus/alu_control.v" 109 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1729892469874 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu_control:alu_control_\|db\[7\] alu_flags:alu_flags_\|SYNTHESIZED_WIRE_10 " "Converted the fan-out from the tri-state buffer \"alu_control:alu_control_\|db\[7\]\" to the node \"alu_flags:alu_flags_\|SYNTHESIZED_WIRE_10\" into an OR gate" {  } { { "alu_control.v" "" { Text "K:/Documents/Design1/Z80_Quartus/alu_control.v" 109 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1729892469874 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu_control:alu_control_\|db\[2\] alu_flags:alu_flags_\|SYNTHESIZED_WIRE_20 " "Converted the fan-out from the tri-state buffer \"alu_control:alu_control_\|db\[2\]\" to the node \"alu_flags:alu_flags_\|SYNTHESIZED_WIRE_20\" into an OR gate" {  } { { "alu_control.v" "" { Text "K:/Documents/Design1/Z80_Quartus/alu_control.v" 109 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1729892469874 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu_control:alu_control_\|db\[1\] alu_flags:alu_flags_\|SYNTHESIZED_WIRE_2 " "Converted the fan-out from the tri-state buffer \"alu_control:alu_control_\|db\[1\]\" to the node \"alu_flags:alu_flags_\|SYNTHESIZED_WIRE_2\" into an OR gate" {  } { { "alu_control.v" "" { Text "K:/Documents/Design1/Z80_Quartus/alu_control.v" 109 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1729892469874 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu_control:alu_control_\|db\[5\] alu_flags:alu_flags_\|SYNTHESIZED_WIRE_14 " "Converted the fan-out from the tri-state buffer \"alu_control:alu_control_\|db\[5\]\" to the node \"alu_flags:alu_flags_\|SYNTHESIZED_WIRE_14\" into an OR gate" {  } { { "alu_control.v" "" { Text "K:/Documents/Design1/Z80_Quartus/alu_control.v" 109 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1729892469874 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu_control:alu_control_\|db\[4\] alu_flags:alu_flags_\|SYNTHESIZED_WIRE_16 " "Converted the fan-out from the tri-state buffer \"alu_control:alu_control_\|db\[4\]\" to the node \"alu_flags:alu_flags_\|SYNTHESIZED_WIRE_16\" into an OR gate" {  } { { "alu_control.v" "" { Text "K:/Documents/Design1/Z80_Quartus/alu_control.v" 109 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1729892469874 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu_control:alu_control_\|db\[3\] alu_flags:alu_flags_\|SYNTHESIZED_WIRE_18 " "Converted the fan-out from the tri-state buffer \"alu_control:alu_control_\|db\[3\]\" to the node \"alu_flags:alu_flags_\|SYNTHESIZED_WIRE_18\" into an OR gate" {  } { { "alu_control.v" "" { Text "K:/Documents/Design1/Z80_Quartus/alu_control.v" 109 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1729892469874 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:alu_\|db\[6\] alu:alu_\|alu_shifter_core:b2v_input_shift\|out_high\[3\] " "Converted the fan-out from the tri-state buffer \"alu:alu_\|db\[6\]\" to the node \"alu:alu_\|alu_shifter_core:b2v_input_shift\|out_high\[3\]\" into an OR gate" {  } { { "alu.v" "" { Text "K:/Documents/Design1/Z80_Quartus/alu.v" 113 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1729892469874 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:alu_\|db\[5\] alu:alu_\|alu_shifter_core:b2v_input_shift\|out_high\[2\] " "Converted the fan-out from the tri-state buffer \"alu:alu_\|db\[5\]\" to the node \"alu:alu_\|alu_shifter_core:b2v_input_shift\|out_high\[2\]\" into an OR gate" {  } { { "alu.v" "" { Text "K:/Documents/Design1/Z80_Quartus/alu.v" 113 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1729892469874 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:alu_\|db\[4\] alu:alu_\|alu_shifter_core:b2v_input_shift\|out_high\[1\] " "Converted the fan-out from the tri-state buffer \"alu:alu_\|db\[4\]\" to the node \"alu:alu_\|alu_shifter_core:b2v_input_shift\|out_high\[1\]\" into an OR gate" {  } { { "alu.v" "" { Text "K:/Documents/Design1/Z80_Quartus/alu.v" 113 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1729892469874 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:alu_\|db\[3\] alu:alu_\|alu_shifter_core:b2v_input_shift\|out_high\[0\] " "Converted the fan-out from the tri-state buffer \"alu:alu_\|db\[3\]\" to the node \"alu:alu_\|alu_shifter_core:b2v_input_shift\|out_high\[0\]\" into an OR gate" {  } { { "alu.v" "" { Text "K:/Documents/Design1/Z80_Quartus/alu.v" 113 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1729892469874 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:alu_\|db\[2\] alu:alu_\|alu_shifter_core:b2v_input_shift\|out_low\[3\] " "Converted the fan-out from the tri-state buffer \"alu:alu_\|db\[2\]\" to the node \"alu:alu_\|alu_shifter_core:b2v_input_shift\|out_low\[3\]\" into an OR gate" {  } { { "alu.v" "" { Text "K:/Documents/Design1/Z80_Quartus/alu.v" 113 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1729892469874 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:alu_\|db\[1\] alu:alu_\|alu_shifter_core:b2v_input_shift\|out_low\[2\] " "Converted the fan-out from the tri-state buffer \"alu:alu_\|db\[1\]\" to the node \"alu:alu_\|alu_shifter_core:b2v_input_shift\|out_low\[2\]\" into an OR gate" {  } { { "alu.v" "" { Text "K:/Documents/Design1/Z80_Quartus/alu.v" 113 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1729892469874 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "reg_file:reg_file_\|gdfx_temp0\[6\] reg_file:reg_file_\|reg_latch:b2v_latch_af2_lo\|latch\[6\] " "Converted the fan-out from the tri-state buffer \"reg_file:reg_file_\|gdfx_temp0\[6\]\" to the node \"reg_file:reg_file_\|reg_latch:b2v_latch_af2_lo\|latch\[6\]\" into an OR gate" {  } { { "reg_file.v" "" { Text "K:/Documents/Design1/Z80_Quartus/reg_file.v" 103 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1729892469874 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "reg_file:reg_file_\|gdfx_temp1\[7\] reg_file:reg_file_\|reg_latch:b2v_latch_af2_hi\|latch\[7\] " "Converted the fan-out from the tri-state buffer \"reg_file:reg_file_\|gdfx_temp1\[7\]\" to the node \"reg_file:reg_file_\|reg_latch:b2v_latch_af2_hi\|latch\[7\]\" into an OR gate" {  } { { "reg_file.v" "" { Text "K:/Documents/Design1/Z80_Quartus/reg_file.v" 104 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1729892469874 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "reg_file:reg_file_\|gdfx_temp1\[0\] reg_file:reg_file_\|reg_latch:b2v_latch_af2_hi\|latch\[0\] " "Converted the fan-out from the tri-state buffer \"reg_file:reg_file_\|gdfx_temp1\[0\]\" to the node \"reg_file:reg_file_\|reg_latch:b2v_latch_af2_hi\|latch\[0\]\" into an OR gate" {  } { { "reg_file.v" "" { Text "K:/Documents/Design1/Z80_Quartus/reg_file.v" 104 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1729892469874 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "reg_file:reg_file_\|gdfx_temp0\[0\] reg_file:reg_file_\|reg_latch:b2v_latch_af2_lo\|latch\[0\] " "Converted the fan-out from the tri-state buffer \"reg_file:reg_file_\|gdfx_temp0\[0\]\" to the node \"reg_file:reg_file_\|reg_latch:b2v_latch_af2_lo\|latch\[0\]\" into an OR gate" {  } { { "reg_file.v" "" { Text "K:/Documents/Design1/Z80_Quartus/reg_file.v" 103 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1729892469874 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "reg_file:reg_file_\|gdfx_temp0\[1\] reg_file:reg_file_\|reg_latch:b2v_latch_af2_lo\|latch\[1\] " "Converted the fan-out from the tri-state buffer \"reg_file:reg_file_\|gdfx_temp0\[1\]\" to the node \"reg_file:reg_file_\|reg_latch:b2v_latch_af2_lo\|latch\[1\]\" into an OR gate" {  } { { "reg_file.v" "" { Text "K:/Documents/Design1/Z80_Quartus/reg_file.v" 103 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1729892469874 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "reg_file:reg_file_\|gdfx_temp0\[2\] reg_file:reg_file_\|reg_latch:b2v_latch_af2_lo\|latch\[2\] " "Converted the fan-out from the tri-state buffer \"reg_file:reg_file_\|gdfx_temp0\[2\]\" to the node \"reg_file:reg_file_\|reg_latch:b2v_latch_af2_lo\|latch\[2\]\" into an OR gate" {  } { { "reg_file.v" "" { Text "K:/Documents/Design1/Z80_Quartus/reg_file.v" 103 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1729892469874 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "reg_file:reg_file_\|gdfx_temp0\[3\] reg_file:reg_file_\|reg_latch:b2v_latch_af2_lo\|latch\[3\] " "Converted the fan-out from the tri-state buffer \"reg_file:reg_file_\|gdfx_temp0\[3\]\" to the node \"reg_file:reg_file_\|reg_latch:b2v_latch_af2_lo\|latch\[3\]\" into an OR gate" {  } { { "reg_file.v" "" { Text "K:/Documents/Design1/Z80_Quartus/reg_file.v" 103 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1729892469874 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "reg_file:reg_file_\|gdfx_temp0\[4\] reg_file:reg_file_\|reg_latch:b2v_latch_af2_lo\|latch\[4\] " "Converted the fan-out from the tri-state buffer \"reg_file:reg_file_\|gdfx_temp0\[4\]\" to the node \"reg_file:reg_file_\|reg_latch:b2v_latch_af2_lo\|latch\[4\]\" into an OR gate" {  } { { "reg_file.v" "" { Text "K:/Documents/Design1/Z80_Quartus/reg_file.v" 103 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1729892469874 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "reg_file:reg_file_\|gdfx_temp0\[5\] reg_file:reg_file_\|reg_latch:b2v_latch_af2_lo\|latch\[5\] " "Converted the fan-out from the tri-state buffer \"reg_file:reg_file_\|gdfx_temp0\[5\]\" to the node \"reg_file:reg_file_\|reg_latch:b2v_latch_af2_lo\|latch\[5\]\" into an OR gate" {  } { { "reg_file.v" "" { Text "K:/Documents/Design1/Z80_Quartus/reg_file.v" 103 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1729892469874 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "reg_file:reg_file_\|gdfx_temp0\[7\] reg_file:reg_file_\|reg_latch:b2v_latch_af2_lo\|latch\[7\] " "Converted the fan-out from the tri-state buffer \"reg_file:reg_file_\|gdfx_temp0\[7\]\" to the node \"reg_file:reg_file_\|reg_latch:b2v_latch_af2_lo\|latch\[7\]\" into an OR gate" {  } { { "reg_file.v" "" { Text "K:/Documents/Design1/Z80_Quartus/reg_file.v" 103 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1729892469874 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "reg_file:reg_file_\|gdfx_temp1\[1\] reg_file:reg_file_\|reg_latch:b2v_latch_af2_hi\|latch\[1\] " "Converted the fan-out from the tri-state buffer \"reg_file:reg_file_\|gdfx_temp1\[1\]\" to the node \"reg_file:reg_file_\|reg_latch:b2v_latch_af2_hi\|latch\[1\]\" into an OR gate" {  } { { "reg_file.v" "" { Text "K:/Documents/Design1/Z80_Quartus/reg_file.v" 104 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1729892469874 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "reg_file:reg_file_\|gdfx_temp1\[2\] reg_file:reg_file_\|reg_latch:b2v_latch_af2_hi\|latch\[2\] " "Converted the fan-out from the tri-state buffer \"reg_file:reg_file_\|gdfx_temp1\[2\]\" to the node \"reg_file:reg_file_\|reg_latch:b2v_latch_af2_hi\|latch\[2\]\" into an OR gate" {  } { { "reg_file.v" "" { Text "K:/Documents/Design1/Z80_Quartus/reg_file.v" 104 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1729892469874 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "reg_file:reg_file_\|gdfx_temp1\[3\] reg_file:reg_file_\|reg_latch:b2v_latch_af2_hi\|latch\[3\] " "Converted the fan-out from the tri-state buffer \"reg_file:reg_file_\|gdfx_temp1\[3\]\" to the node \"reg_file:reg_file_\|reg_latch:b2v_latch_af2_hi\|latch\[3\]\" into an OR gate" {  } { { "reg_file.v" "" { Text "K:/Documents/Design1/Z80_Quartus/reg_file.v" 104 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1729892469874 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "reg_file:reg_file_\|gdfx_temp1\[4\] reg_file:reg_file_\|reg_latch:b2v_latch_af2_hi\|latch\[4\] " "Converted the fan-out from the tri-state buffer \"reg_file:reg_file_\|gdfx_temp1\[4\]\" to the node \"reg_file:reg_file_\|reg_latch:b2v_latch_af2_hi\|latch\[4\]\" into an OR gate" {  } { { "reg_file.v" "" { Text "K:/Documents/Design1/Z80_Quartus/reg_file.v" 104 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1729892469874 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "reg_file:reg_file_\|gdfx_temp1\[5\] reg_file:reg_file_\|reg_latch:b2v_latch_af2_hi\|latch\[5\] " "Converted the fan-out from the tri-state buffer \"reg_file:reg_file_\|gdfx_temp1\[5\]\" to the node \"reg_file:reg_file_\|reg_latch:b2v_latch_af2_hi\|latch\[5\]\" into an OR gate" {  } { { "reg_file.v" "" { Text "K:/Documents/Design1/Z80_Quartus/reg_file.v" 104 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1729892469874 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "reg_file:reg_file_\|gdfx_temp1\[6\] reg_file:reg_file_\|reg_latch:b2v_latch_af2_hi\|latch\[6\] " "Converted the fan-out from the tri-state buffer \"reg_file:reg_file_\|gdfx_temp1\[6\]\" to the node \"reg_file:reg_file_\|reg_latch:b2v_latch_af2_hi\|latch\[6\]\" into an OR gate" {  } { { "reg_file.v" "" { Text "K:/Documents/Design1/Z80_Quartus/reg_file.v" 104 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1729892469874 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1729892469874 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "resets.v" "" { Text "K:/Documents/Design1/Z80_Quartus/resets.v" 65 -1 0 } } { "sequencer.v" "" { Text "K:/Documents/Design1/Z80_Quartus/sequencer.v" 140 -1 0 } } { "resets.v" "" { Text "K:/Documents/Design1/Z80_Quartus/resets.v" 55 -1 0 } } { "sequencer.v" "" { Text "K:/Documents/Design1/Z80_Quartus/sequencer.v" 214 -1 0 } } { "memory_ifc.v" "" { Text "K:/Documents/Design1/Z80_Quartus/memory_ifc.v" 110 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1729892469883 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1729892469883 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1729892473971 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "K:/Documents/Design1/Z80_Quartus/output_files/z80_top_direct_n.map.smsg " "Generated suppressed messages file K:/Documents/Design1/Z80_Quartus/output_files/z80_top_direct_n.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729892475775 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1729892475910 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729892475910 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2063 " "Implemented 2063 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1729892476022 ""} { "Info" "ICUT_CUT_TM_OPINS" "24 " "Implemented 24 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1729892476022 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Implemented 8 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1729892476022 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2025 " "Implemented 2025 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1729892476022 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1729892476022 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 66 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 66 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4859 " "Peak virtual memory: 4859 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1729892476059 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 25 17:41:16 2024 " "Processing ended: Fri Oct 25 17:41:16 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1729892476059 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1729892476059 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1729892476059 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1729892476059 ""}
