
---------- Begin Simulation Statistics ----------
final_tick                                32925482000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  88756                       # Simulator instruction rate (inst/s)
host_mem_usage                                 724088                       # Number of bytes of host memory used
host_op_rate                                   137685                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1126.69                       # Real time elapsed on the host
host_tick_rate                               29223202                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     155128130                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.032925                       # Number of seconds simulated
sim_ticks                                 32925482000                       # Number of ticks simulated
system.cpu.cc_regfile_reads                  88091679                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 85586073                       # number of cc regfile writes
system.cpu.committedInsts                   100000000                       # Number of Instructions Simulated
system.cpu.committedOps                     155128130                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.658510                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.658510                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                   7533770                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  5766965                       # number of floating regfile writes
system.cpu.idleCycles                          135652                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               647712                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                 12138513                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.640970                       # Inst execution rate
system.cpu.iew.exec_refs                     46134840                       # number of memory reference insts executed
system.cpu.iew.exec_stores                   13815425                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 4507324                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              35175672                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                941                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              2524                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts             14180942                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           188020363                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts              32319415                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           1608654                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             173910397                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                  10429                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents               2269079                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 563774                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles               2283109                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents           1936                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect       345915                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect         301797                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                 230670036                       # num instructions consuming a value
system.cpu.iew.wb_count                     172677009                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.562381                       # average fanout of values written-back
system.cpu.iew.wb_producers                 129724502                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.622240                       # insts written-back per cycle
system.cpu.iew.wb_sent                      173190499                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                292292023                       # number of integer regfile reads
system.cpu.int_regfile_writes               139484764                       # number of integer regfile writes
system.cpu.ipc                               1.518581                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.518581                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass           2125610      1.21%      1.21% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             121630001     69.30%     70.51% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   55      0.00%     70.51% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 44242      0.03%     70.53% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd             1677201      0.96%     71.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     71.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                1415      0.00%     71.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     71.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     71.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     71.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     71.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     71.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 8858      0.01%     71.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     71.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu               136032      0.08%     71.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    6      0.00%     71.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                19423      0.01%     71.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc             3357649      1.91%     73.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     73.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     73.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               4868      0.00%     73.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     73.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     73.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     73.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     73.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     73.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     73.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt           51124      0.03%     73.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     73.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     73.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult          25426      0.01%     73.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     73.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     73.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     73.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     73.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     73.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     73.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     73.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     73.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     73.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     73.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     73.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     73.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     73.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     73.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     73.54% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             32406761     18.46%     92.01% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            12774612      7.28%     99.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          118544      0.07%     99.35% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite        1137225      0.65%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              175519052                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                 7373765                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads            14332709                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses      6903904                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes            7507028                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                     2931202                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.016700                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 1237285     42.21%     42.21% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     42.21% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     42.21% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     42.21% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     42.21% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     42.21% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     42.21% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     42.21% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     42.21% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     42.21% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     42.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      3      0.00%     42.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     42.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                    152      0.01%     42.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     42.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                   1057      0.04%     42.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                412427     14.07%     56.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     56.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     56.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                   62      0.00%     56.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     56.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     56.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     56.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     56.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     56.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     56.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     56.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     56.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     56.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     56.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     56.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     56.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     56.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     56.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     56.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     56.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     56.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     56.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     56.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     56.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     56.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     56.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     56.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     56.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     56.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     56.32% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                1269030     43.29%     99.62% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  9686      0.33%     99.95% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead               624      0.02%     99.97% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite              876      0.03%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              168950879                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          405486162                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    165773105                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         213407413                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  188018962                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 175519052                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                1401                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined        32892157                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued            134253                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            198                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined     59106382                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      65715313                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.670900                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.213233                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            13845761     21.07%     21.07% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             9850514     14.99%     36.06% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            10699961     16.28%     52.34% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            10680831     16.25%     68.59% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             5857260      8.91%     77.51% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             5399961      8.22%     85.72% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             5789461      8.81%     94.53% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             1672000      2.54%     97.08% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8             1919564      2.92%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        65715313                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.665398                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads           2948558                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          1038193                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             35175672                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            14180942                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                72057421                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    702                       # number of misc regfile writes
system.cpu.numCycles                         65850965                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                            1515                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        41387                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         91404                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           20                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        94098                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          889                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       189217                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            889                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                           250                       # Clock period in ticks
system.cpu.branchPred.lookups                18364107                       # Number of BP lookups
system.cpu.branchPred.condPredicted          13362986                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            562285                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              9251542                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 9225510                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.718620                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                 2197568                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 14                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           22721                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              12077                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            10644                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted         1954                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts        32885094                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls            1203                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            561500                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples     61296235                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     2.530794                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.501798                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0        12682413     20.69%     20.69% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1        14398146     23.49%     44.18% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2        12709536     20.73%     64.91% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3         7040352     11.49%     76.40% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4         1531265      2.50%     78.90% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5         3973121      6.48%     85.38% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6         1336507      2.18%     87.56% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7          819011      1.34%     88.90% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8         6805884     11.10%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total     61296235                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted            100000000                       # Number of instructions committed
system.cpu.commit.opsCommitted              155128130                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                    42889622                       # Number of memory references committed
system.cpu.commit.loads                      29551957                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                         334                       # Number of memory barriers committed
system.cpu.commit.branches                   10777716                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                    6695446                       # Number of committed floating point instructions.
system.cpu.commit.integer                   149356127                       # Number of committed integer instructions.
system.cpu.commit.functionCalls               1895863                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass      1916377      1.24%      1.24% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu    105159033     67.79%     69.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult           38      0.00%     69.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv        40525      0.03%     69.05% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd      1674103      1.08%     70.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     70.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt         1248      0.00%     70.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     70.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     70.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     70.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     70.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     70.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd         7936      0.01%     70.14% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     70.14% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu        35475      0.02%     70.16% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp            6      0.00%     70.16% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt        16320      0.01%     70.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc      3353871      2.16%     72.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     72.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     72.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift         2037      0.00%     72.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     72.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     72.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     72.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     72.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     72.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     72.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt        21026      0.01%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult        10513      0.01%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead     29509372     19.02%     91.37% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite     12227119      7.88%     99.26% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead        42585      0.03%     99.28% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite      1110546      0.72%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total    155128130                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples       6805884                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data     34779888                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         34779888                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     34779888                       # number of overall hits
system.cpu.dcache.overall_hits::total        34779888                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       165134                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         165134                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       165134                       # number of overall misses
system.cpu.dcache.overall_misses::total        165134                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6655437993                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6655437993                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6655437993                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6655437993                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     34945022                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     34945022                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     34945022                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     34945022                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004726                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004726                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004726                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004726                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 40303.256707                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 40303.256707                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 40303.256707                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 40303.256707                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        27159                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          152                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               792                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              27                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    34.291667                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets     5.629630                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        73757                       # number of writebacks
system.cpu.dcache.writebacks::total             73757                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        72587                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        72587                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        72587                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        72587                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        92547                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        92547                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        92547                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        92547                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4101088493                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4101088493                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4101088493                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4101088493                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002648                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002648                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002648                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002648                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 44313.575729                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 44313.575729                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 44313.575729                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 44313.575729                       # average overall mshr miss latency
system.cpu.dcache.replacements                  92035                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     21482719                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        21482719                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       124629                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        124629                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3722583500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3722583500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     21607348                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     21607348                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.005768                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.005768                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 29869.320142                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 29869.320142                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        72575                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        72575                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        52054                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        52054                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1209196500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1209196500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002409                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002409                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 23229.655742                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 23229.655742                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     13297169                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       13297169                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        40505                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        40505                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   2932854493                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2932854493                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     13337674                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     13337674                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.003037                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003037                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 72407.221158                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 72407.221158                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           12                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           12                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        40493                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        40493                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   2891891993                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2891891993                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003036                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003036                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 71417.084261                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 71417.084261                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  32925482000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.483322                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            34872435                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             92547                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            376.807838                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            163000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.483322                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.998991                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998991                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          131                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          341                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           23                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          69982591                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         69982591                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  32925482000                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                 10375188                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles              27841426                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                  19701691                       # Number of cycles decode is running
system.cpu.decode.unblockCycles               7233234                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                 563774                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved              8796504                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                  1666                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts              196797402                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                  8145                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                    32317821                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    13815436                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          3090                       # TLB misses on read requests
system.cpu.dtb.wrMisses                         16744                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  32925482000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  32925482000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  32925482000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles           11191043                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                      125331175                       # Number of instructions fetch has processed
system.cpu.fetch.branches                    18364107                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           11435155                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                      53952070                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                 1130804                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  873                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles          5879                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles           26                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles           20                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                  10796906                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                136322                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples           65715313                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              3.076268                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.501384                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                 32971030     50.17%     50.17% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                  1332071      2.03%     52.20% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                  3221807      4.90%     57.10% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                  1771661      2.70%     59.80% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                  1562786      2.38%     62.18% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                  2350660      3.58%     65.75% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                  3980267      6.06%     71.81% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                  1019027      1.55%     73.36% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                 17506004     26.64%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total             65715313                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.278874                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.903255                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst     10793641                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         10793641                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     10793641                       # number of overall hits
system.cpu.icache.overall_hits::total        10793641                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3265                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3265                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3265                       # number of overall misses
system.cpu.icache.overall_misses::total          3265                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    205694500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    205694500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    205694500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    205694500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     10796906                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     10796906                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     10796906                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     10796906                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000302                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000302                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000302                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000302                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 62999.846861                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 62999.846861                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 62999.846861                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 62999.846861                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          199                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 7                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    28.428571                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         2063                       # number of writebacks
system.cpu.icache.writebacks::total              2063                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          693                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          693                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          693                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          693                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         2572                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2572                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2572                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2572                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    163103000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    163103000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    163103000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    163103000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000238                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000238                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000238                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000238                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 63414.852255                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 63414.852255                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 63414.852255                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 63414.852255                       # average overall mshr miss latency
system.cpu.icache.replacements                   2063                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     10793641                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        10793641                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3265                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3265                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    205694500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    205694500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     10796906                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     10796906                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000302                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000302                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 62999.846861                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 62999.846861                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          693                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          693                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2572                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2572                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    163103000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    163103000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000238                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000238                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 63414.852255                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 63414.852255                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  32925482000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           507.643118                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            10796213                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2572                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           4197.594479                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             79500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   507.643118                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.991490                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.991490                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          509                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          509                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.994141                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          21596384                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         21596384                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  32925482000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    10797868                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                          1283                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  32925482000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  32925482000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  32925482000                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                    10708734                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                 5623685                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                17283                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                1936                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                 843277                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                   11                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                    648                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON  32925482000                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                 563774                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                 13359680                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                 7319847                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles          13676                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                  23833955                       # Number of cycles rename is running
system.cpu.rename.unblockCycles              20624381                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts              193673656                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                 16466                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                7100636                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                9991616                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                4086034                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents              16                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands           255967160                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                   531195347                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                327043210                       # Number of integer rename lookups
system.cpu.rename.fpLookups                   7876859                       # Number of floating rename lookups
system.cpu.rename.committedMaps             211750085                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                 44216903                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                     741                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                 721                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  36231587                       # count of insts added to the skid buffer
system.cpu.rob.reads                        242491043                       # The number of ROB reads
system.cpu.rob.writes                       380456525                       # The number of ROB writes
system.cpu.thread_0.numInsts                100000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                  155128130                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                  474                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                44628                       # number of demand (read+write) hits
system.l2.demand_hits::total                    45102                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 474                       # number of overall hits
system.l2.overall_hits::.cpu.data               44628                       # number of overall hits
system.l2.overall_hits::total                   45102                       # number of overall hits
system.l2.demand_misses::.cpu.inst               2098                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              47919                       # number of demand (read+write) misses
system.l2.demand_misses::total                  50017                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              2098                       # number of overall misses
system.l2.overall_misses::.cpu.data             47919                       # number of overall misses
system.l2.overall_misses::total                 50017                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    154115500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   3484972500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       3639088000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    154115500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   3484972500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      3639088000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             2572                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            92547                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                95119                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            2572                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           92547                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               95119                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.815708                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.517780                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.525836                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.815708                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.517780                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.525836                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 73458.293613                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 72726.319414                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 72757.022612                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 73458.293613                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 72726.319414                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 72757.022612                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               31281                       # number of writebacks
system.l2.writebacks::total                     31281                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst          2098                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         47919                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             50017                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         2098                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        47919                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            50017                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    132679750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   2995301750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   3127981500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    132679750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   2995301750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   3127981500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.815708                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.517780                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.525836                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.815708                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.517780                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.525836                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 63241.062917                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 62507.601369                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 62538.366955                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 63241.062917                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 62507.601369                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 62538.366955                       # average overall mshr miss latency
system.l2.replacements                          42275                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        73757                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            73757                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        73757                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        73757                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         2061                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             2061                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         2061                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         2061                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data              1679                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1679                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           38816                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               38816                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   2811300000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2811300000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         40495                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             40495                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.958538                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.958538                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 72426.319044                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 72426.319044                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        38816                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          38816                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   2414481750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2414481750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.958538                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.958538                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 62203.260254                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 62203.260254                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            474                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                474                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         2098                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2098                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    154115500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    154115500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         2572                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           2572                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.815708                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.815708                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 73458.293613                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 73458.293613                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         2098                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2098                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    132679750                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    132679750                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.815708                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.815708                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 63241.062917                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 63241.062917                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         42949                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             42949                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         9103                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            9103                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    673672500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    673672500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        52052                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         52052                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.174883                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.174883                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 74005.547622                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 74005.547622                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         9103                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         9103                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    580820000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    580820000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.174883                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.174883                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 63805.338899                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 63805.338899                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  32925482000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8102.054295                       # Cycle average of tags in use
system.l2.tags.total_refs                      189196                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     50467                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.748905                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     68750                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      68.130292                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       116.079241                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      7917.844762                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.008317                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.014170                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.966534                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.989020                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          126                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1204                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         6848                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1564043                       # Number of tag accesses
system.l2.tags.data_accesses                  1564043                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  32925482000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     31281.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      2098.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     47914.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003119947250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1939                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1939                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              137530                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              29359                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       50017                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      31281                       # Number of write requests accepted
system.mem_ctrls.readBursts                     50017                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    31281                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      5                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.70                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 50017                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                31281                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   46956                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2326                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     608                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     112                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1917                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1936                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1935                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1943                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1945                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1944                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1943                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1948                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1942                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1949                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1941                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1943                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1943                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1941                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1939                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1940                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         1939                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      25.784425                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     17.961471                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    160.232461                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          1930     99.54%     99.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            8      0.41%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6912-7167            1      0.05%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1939                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1939                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.116555                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.109831                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.483824                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1830     94.38%     94.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                2      0.10%     94.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               97      5.00%     99.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               10      0.52%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1939                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     320                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 3201088                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2001984                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     97.22                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     60.80                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   32923974000                       # Total gap between requests
system.mem_ctrls.avgGap                     404978.89                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       134272                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      3066496                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      2000000                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 4078057.232389187440                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 93134430.044182807207                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 60743226.173575833440                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         2098                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        47919                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        31281                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     63444250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   1414022250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 794132635750                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     30240.35                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     29508.59                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  25387060.38                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       134272                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      3066816                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       3201088                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       134272                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       134272                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      2001984                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      2001984                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         2098                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        47919                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          50017                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        31281                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         31281                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst      4078057                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     93144149                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         97222206                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst      4078057                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      4078057                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     60803483                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        60803483                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     60803483                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst      4078057                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     93144149                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       158025690                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                50012                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               31250                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         3352                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         3411                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         3239                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         3257                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         3227                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         3320                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         3322                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         3102                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         3164                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         3048                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         3159                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         3133                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         3021                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         2710                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         2867                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         2680                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         2025                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         2290                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         2132                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         2113                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         1974                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         1766                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         1861                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         1849                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         1984                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         2018                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         2063                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         1950                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         1998                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         1790                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         1807                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         1630                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               539741500                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             250060000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         1477466500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                10792.24                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           29542.24                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               40048                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              28245                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            80.08                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           90.38                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        12968                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   401.041333                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   206.871714                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   407.935961                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         5719     44.10%     44.10% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         1609     12.41%     56.51% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          736      5.68%     62.18% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          411      3.17%     65.35% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          339      2.61%     67.97% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          268      2.07%     70.03% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          460      3.55%     73.58% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          312      2.41%     75.99% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         3114     24.01%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        12968                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               3200768                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            2000000                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               97.212487                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               60.743226                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    1.23                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.76                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.47                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               84.04                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  32925482000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        50436960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        26807880                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      187282200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      83572200                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 2598697920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   3819076380                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy   9427320960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   16193194500                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   491.813438                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  24447428250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   1099280000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   7378773750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        42161700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        22405680                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      169803480                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      79552800                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 2598697920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   3135731310                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  10002769440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   16051122330                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   487.498477                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  25955263000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   1099280000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   5870939000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  32925482000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              11201                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        31281                       # Transaction distribution
system.membus.trans_dist::CleanEvict            10106                       # Transaction distribution
system.membus.trans_dist::ReadExReq             38816                       # Transaction distribution
system.membus.trans_dist::ReadExResp            38816                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         11201                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       141421                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total       141421                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 141421                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      5203072                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total      5203072                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 5203072                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             50017                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   50017    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               50017                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  32925482000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy            54132000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy           62521250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp             54624                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       105038                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         2063                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           29272                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            40495                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           40495                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          2572                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        52052                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         7207                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       277129                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                284336                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       296640                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     10643456                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               10940096                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           42275                       # Total snoops (count)
system.tol2bus.snoopTraffic                   2001984                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           137394                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.006616                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.081070                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 136485     99.34%     99.34% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    909      0.66%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             137394                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  32925482000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          170428500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3858998                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         138821498                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
