# Research repositories


## SW

## Simulator

### GPGPU-Sim

### Gem5

### ECC

## HW (RTL)

### Common

- [```rtl-actions```](https://github.com/scalable-arch/rtl-actions): GitHub Actions for ASIC front-end development flows
- [```interfaces```](https://github.com/scalable-arch/interfaces): SystemVerilog interfaces, verification IPs, documents for standard interfaces (e.g., AMBA AXI, PCIe, CXL)

### Silicon IPs
- [```AIDCLite```](https://github.com/scalable-arch/AIDCLite): AI Data Compression Lite (AHB2 interface) IP


# Class repositories

## Regular classes

## Undergraudate Research Programs
