// Seed: 3781372592
module module_0 (
    id_1,
    id_2,
    id_3
);
  output tri id_3;
  input wire id_2;
  input wire id_1;
  assign id_3 = 1;
  uwire id_4 = id_1;
  assign id_4 = 1'b0 == id_2;
endmodule
module module_1 #(
    parameter id_13 = 32'd25,
    parameter id_15 = 32'd56,
    parameter id_18 = 32'd52,
    parameter id_20 = 32'd45
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    _id_13,
    id_14,
    _id_15,
    id_16,
    id_17
);
  input wire id_17;
  output wire id_16;
  input wire _id_15;
  input wire id_14;
  inout wire _id_13;
  output wire id_12;
  output wire id_11;
  inout wire id_10;
  input wire id_9;
  inout wire id_8;
  input wire id_7;
  output wire id_6;
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_4 = id_9;
  wire [-1 'b0 +  id_13 : id_15] _id_18;
  assign id_8  = id_3;
  assign id_12 = id_18;
  assign id_11 = -1'd0;
  module_0 modCall_1 (
      id_8,
      id_17,
      id_4
  );
  parameter id_19 = 1;
  logic [-1 'b0 : id_18] _id_20;
  ;
  wire [-1 : id_20] id_21;
endmodule
