#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sun Jan  5 17:00:24 2025
# Process ID: 25896
# Current directory: E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent18656 E:\yingzong\CO-lab-material-CQU-2022\vivado\lab4\project_1\project_1.xpr
# Log file: E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/vivado.log
# Journal file: E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/vivado/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 963.090 ; gain = 269.113
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/vivado/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/xilinx_ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/xilinx_ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/new/addr_except.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr_except
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/aludec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2458] undeclared symbol hilocoD, assumed default net type wire [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:55]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol flushW, assumed default net type wire [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:212]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/eqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/flopenr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/floprc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/new/hilo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/myCPU/utils/instdec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instdec
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/new/lw_select.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lw_select
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2458] undeclared symbol branchD, assumed default net type wire [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mips.v:42]
INFO: [VRFC 10-2458] undeclared symbol jumpD, assumed default net type wire [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mips.v:42]
INFO: [VRFC 10-2458] undeclared symbol memwriteM_QAE, assumed default net type wire [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mips.v:51]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/new/multi_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_div
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/new/mux4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/myCPU/mycpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/new/sw_select.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sw_select
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/sim/mycpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 487c187e6bc74760aff3f9efe82821de --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 487c187e6bc74760aff3f9efe82821de --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 8 for port 'd' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:78]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 8 for port 'q' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:79]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'd' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:84]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'q' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:85]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 16 for port 'd' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:177]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 8 for port 'd' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:209]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/top.v:63]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/top.v:74]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.floprc
Compiling module xil_defaultlib.flopr(WIDTH=8)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.pc(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.floprc(WIDTH=32)
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.multi_div
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=5)
Compiling module xil_defaultlib.flopr
Compiling module xil_defaultlib.hilo
Compiling module xil_defaultlib.sw_select
Compiling module xil_defaultlib.addr_except
Compiling module xil_defaultlib.floprc(WIDTH=1)
Compiling module xil_defaultlib.mux4(WIDTH=32)
Compiling module xil_defaultlib.lw_select
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.instdec
Compiling module xil_defaultlib.mycpu_top
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.inst_ram
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -view {E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/tb_top_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/tb_top_behav.wcfg
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc.inst_ram.inst.native_mem_mapped_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.soc.data_ram.inst.native_mem_mapped_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
pc 00000000 update to 00000004
pc 00000004 update to 00000008
pc 00000008 update to 0000000c
pc 0000000c update to 00000010
pc 00000010 update to 00000014
pc 00000014 update to 00000018
pc 00000018 update to 0000001c
pc 0000001c update to 00000020
pc 00000020 update to 00000024
pc 00000024 update to 00000028
pc 00000028 update to 0000002c
pc 0000002c update to 00000030
pc 00000030 update to 00000034
pc 00000034 update to 00000038
pc 00000038 update to 0000003c
pc 0000003c update to 00000040
pc 00000040 update to 00000044
pc 00000044 update to 00000048
pc 00000048 update to 0000004c
pc 0000004c update to 00000050
pc 00000050 update to 00000054
pc 00000054 update to 00000058
pc 00000058 update to 0000005c
pc 0000005c update to 00000060
pc 00000060 update to 00000064
pc 00000064 update to 0fc00060
pc 0fc00060 update to 0fc00064
pc 0fc00064 update to 0fc00060
pc 0fc00060 update to 0fc00064
pc 0fc00064 update to 0fc00060
pc 0fc00060 update to 0fc00064
pc 0fc00064 update to 0fc00060
pc 0fc00060 update to 0fc00064
pc 0fc00064 update to 0fc00060
pc 0fc00060 update to 0fc00064
pc 0fc00064 update to 0fc00060
pc 0fc00060 update to 0fc00064
pc 0fc00064 update to 0fc00060
pc 0fc00060 update to 0fc00064
pc 0fc00064 update to 0fc00060
pc 0fc00060 update to 0fc00064
pc 0fc00064 update to 0fc00060
pc 0fc00060 update to 0fc00064
pc 0fc00064 update to 0fc00060
pc 0fc00060 update to 0fc00064
pc 0fc00064 update to 0fc00060
pc 0fc00060 update to 0fc00064
pc 0fc00064 update to 0fc00060
pc 0fc00060 update to 0fc00064
pc 0fc00064 update to 0fc00060
pc 0fc00060 update to 0fc00064
pc 0fc00064 update to 0fc00060
pc 0fc00060 update to 0fc00064
pc 0fc00064 update to 0fc00060
pc 0fc00060 update to 0fc00064
pc 0fc00064 update to 0fc00060
pc 0fc00060 update to 0fc00064
pc 0fc00064 update to 0fc00060
pc 0fc00060 update to 0fc00064
pc 0fc00064 update to 0fc00060
pc 0fc00060 update to 0fc00064
pc 0fc00064 update to 0fc00060
pc 0fc00060 update to 0fc00064
pc 0fc00064 update to 0fc00060
pc 0fc00060 update to 0fc00064
pc 0fc00064 update to 0fc00060
pc 0fc00060 update to 0fc00064
pc 0fc00064 update to 0fc00060
pc 0fc00060 update to 0fc00064
pc 0fc00064 update to 0fc00060
pc 0fc00060 update to 0fc00064
pc 0fc00064 update to 0fc00060
pc 0fc00060 update to 0fc00064
pc 0fc00064 update to 0fc00060
pc 0fc00060 update to 0fc00064
pc 0fc00064 update to 0fc00060
pc 0fc00060 update to 0fc00064
pc 0fc00064 update to 0fc00060
pc 0fc00060 update to 0fc00064
pc 0fc00064 update to 0fc00060
pc 0fc00060 update to 0fc00064
pc 0fc00064 update to 0fc00060
pc 0fc00060 update to 0fc00064
pc 0fc00064 update to 0fc00060
pc 0fc00060 update to 0fc00064
pc 0fc00064 update to 0fc00060
pc 0fc00060 update to 0fc00064
pc 0fc00064 update to 0fc00060
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1021.746 ; gain = 34.137
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'e:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/funcTest_independent/ArithmeticTest/obj/inst_ram.coe' provided. It will be converted relative to IP Instance files '../../../../../funcTest_independent/ArithmeticTest/obj/inst_ram.coe'
set_property -dict [list CONFIG.Enable_A {Always_Enabled} CONFIG.Coe_File {E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/funcTest_independent/ArithmeticTest/obj/inst_ram.coe}] [get_ips inst_ram]
INFO: [IP_Flow 19-3484] Absolute path of file 'e:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/funcTest_independent/ArithmeticTest/obj/inst_ram.coe' provided. It will be converted relative to IP Instance files '../../../funcTest_independent/ArithmeticTest/obj/inst_ram.coe'
generate_target all [get_files  E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/xilinx_ip/inst_ram/inst_ram.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'inst_ram'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'inst_ram'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'inst_ram'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'inst_ram'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'inst_ram'...
catch { config_ip_cache -export [get_ips -all inst_ram] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP inst_ram, cache-ID = bb7fea67c512ba11; cache size = 1.881 MB.
export_ip_user_files -of_objects [get_files E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/xilinx_ip/inst_ram/inst_ram.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/xilinx_ip/inst_ram/inst_ram.xci]
INFO: [Vivado 12-3453] The given sub-design is up-to-date, no action was taken.  If a run is still desired, use the '-force' option for the file:'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/xilinx_ip/inst_ram/inst_ram.xci'
export_simulation -of_objects [get_files E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/xilinx_ip/inst_ram/inst_ram.xci] -directory E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.ip_user_files -ipstatic_source_dir E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.cache/compile_simlib/modelsim} {questa=E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.cache/compile_simlib/questa} {riviera=E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.cache/compile_simlib/riviera} {activehdl=E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list CONFIG.Enable_A {Use_ENA_Pin}] [get_ips inst_ram]
generate_target all [get_files  E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/xilinx_ip/inst_ram/inst_ram.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'inst_ram'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'inst_ram'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'inst_ram'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'inst_ram'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'inst_ram'...
catch { config_ip_cache -export [get_ips -all inst_ram] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP inst_ram, cache-ID = a4aa38a067f44e40; cache size = 1.881 MB.
export_ip_user_files -of_objects [get_files E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/xilinx_ip/inst_ram/inst_ram.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/xilinx_ip/inst_ram/inst_ram.xci]
INFO: [Vivado 12-3453] The given sub-design is up-to-date, no action was taken.  If a run is still desired, use the '-force' option for the file:'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/xilinx_ip/inst_ram/inst_ram.xci'
export_simulation -of_objects [get_files E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/xilinx_ip/inst_ram/inst_ram.xci] -directory E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.ip_user_files -ipstatic_source_dir E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.cache/compile_simlib/modelsim} {questa=E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.cache/compile_simlib/questa} {riviera=E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.cache/compile_simlib/riviera} {activehdl=E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/vivado/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/xilinx_ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/xilinx_ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/new/addr_except.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr_except
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/aludec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2458] undeclared symbol hilocoD, assumed default net type wire [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:55]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol flushW, assumed default net type wire [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:212]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/eqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/flopenr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/floprc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/new/hilo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/myCPU/utils/instdec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instdec
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/new/lw_select.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lw_select
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2458] undeclared symbol branchD, assumed default net type wire [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mips.v:42]
INFO: [VRFC 10-2458] undeclared symbol jumpD, assumed default net type wire [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mips.v:42]
INFO: [VRFC 10-2458] undeclared symbol memwriteM_QAE, assumed default net type wire [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mips.v:51]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/new/multi_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_div
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/new/mux4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/myCPU/mycpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/new/sw_select.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sw_select
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/sim/mycpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 487c187e6bc74760aff3f9efe82821de --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 487c187e6bc74760aff3f9efe82821de --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 8 for port 'd' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:78]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 8 for port 'q' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:79]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'd' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:84]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'q' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:85]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 16 for port 'd' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:177]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 8 for port 'd' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:209]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/top.v:63]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/top.v:74]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.floprc
Compiling module xil_defaultlib.flopr(WIDTH=8)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.pc(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.floprc(WIDTH=32)
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.multi_div
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=5)
Compiling module xil_defaultlib.flopr
Compiling module xil_defaultlib.hilo
Compiling module xil_defaultlib.sw_select
Compiling module xil_defaultlib.addr_except
Compiling module xil_defaultlib.floprc(WIDTH=1)
Compiling module xil_defaultlib.mux4(WIDTH=32)
Compiling module xil_defaultlib.lw_select
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.instdec
Compiling module xil_defaultlib.mycpu_top
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.inst_ram
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc.inst_ram.inst.native_mem_mapped_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.soc.data_ram.inst.native_mem_mapped_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
pc 00000000 update to 00000004
pc 00000004 update to 00000008
pc 00000008 update to 0000000c
pc 0000000c update to 00000010
pc 00000010 update to 00000014
pc 00000014 update to 00000018
pc 00000018 update to 0000001c
pc 0000001c update to 00000020
pc 00000020 update to 00000024
pc 00000024 update to 00000028
pc 00000028 update to 0000002c
pc 0000002c update to 00000030
pc 00000030 update to 00000034
pc 00000034 update to 00000038
pc 00000038 update to 0000003c
pc 0000003c update to 00000040
pc 00000040 update to 00000044
pc 00000044 update to 00000048
pc 00000048 update to 0000004c
pc 0000004c update to 00000050
pc 00000050 update to 00000054
pc 00000054 update to 00000058
pc 00000058 update to 0000005c
pc 0000005c update to 00000060
pc 00000060 update to 00000064
pc 00000064 update to 00000068
pc 00000068 update to 0000006c
pc 0000006c update to 00000070
pc 00000070 update to 00000074
pc 00000074 update to 00000078
pc 00000078 update to 0000007c
pc 0000007c update to 00000080
pc 00000080 update to 00000084
pc 00000084 update to 00000088
pc 00000088 update to 0000008c
pc 0000008c update to 00000090
pc 00000090 update to 00000094
pc 00000094 update to 00000098
pc 00000098 update to 0000009c
pc 0000009c update to 000000a0
pc 000000a0 update to 000000a4
pc 000000a4 update to 000000a8
pc 000000a8 update to 000000ac
pc 000000ac update to 000000b0
pc 000000b0 update to 000000b4
pc 000000b4 update to 000000b8
pc 000000b8 update to 000000bc
pc 000000bc update to 000000c0
pc 000000c0 update to 000000c4
pc 000000c4 update to 000000c8
pc 000000c8 update to 000000cc
pc 000000cc update to 000000d0
pc 000000d0 update to 000000d4
pc 000000d4 update to 000000d8
pc 000000d8 update to 000000dc
pc 000000dc update to 000000e0
pc 000000e0 update to 000000e4
pc 000000e4 update to 000000e8
pc 000000e8 update to 000000ec
pc 000000ec update to 000000f0
pc 000000f0 update to 000000f4
pc 000000f4 update to 000000f8
pc 000000f8 update to 000000fc
pc 000000fc update to 00000100
pc 00000100 update to 00000104
pc 00000104 update to 00000108
pc 00000108 update to 0000010c
pc 0000010c update to 00000110
pc 00000110 update to 00000114
pc 00000114 update to 00000118
pc 00000118 update to 0000011c
pc 0000011c update to 00000120
pc 00000120 update to 00000124
pc 00000124 update to 00000128
pc 00000128 update to 0000012c
pc 0000012c update to 00000130
pc 00000130 update to 00000134
pc 00000134 update to 00000138
pc 00000138 update to 0000013c
pc 0000013c update to 00000140
pc 00000140 update to 00000144
pc 00000144 update to 00000148
pc 00000148 update to 0000014c
pc 0000014c update to 00000150
pc 00000150 update to 00000154
pc 00000154 update to 00000158
pc 00000158 update to 0000015c
pc 0000015c update to 00000160
pc 00000160 update to 00000164
pc 00000164 update to 00000168
pc 00000168 update to 0000016c
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1143.062 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/vivado/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/xilinx_ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/xilinx_ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/new/addr_except.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr_except
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/aludec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2458] undeclared symbol hilocoD, assumed default net type wire [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:55]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol flushW, assumed default net type wire [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:212]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/eqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/flopenr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/floprc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/new/hilo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/myCPU/utils/instdec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instdec
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/new/lw_select.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lw_select
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2458] undeclared symbol branchD, assumed default net type wire [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mips.v:42]
INFO: [VRFC 10-2458] undeclared symbol jumpD, assumed default net type wire [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mips.v:42]
INFO: [VRFC 10-2458] undeclared symbol memwriteM_QAE, assumed default net type wire [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mips.v:51]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/new/multi_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_div
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/new/mux4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/myCPU/mycpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/new/sw_select.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sw_select
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/sim/mycpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 487c187e6bc74760aff3f9efe82821de --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 487c187e6bc74760aff3f9efe82821de --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 8 for port 'd' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:78]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 8 for port 'q' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:79]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'd' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:84]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'q' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:85]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 16 for port 'd' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:177]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 8 for port 'd' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:209]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/top.v:63]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/top.v:74]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.floprc
Compiling module xil_defaultlib.flopr(WIDTH=8)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.pc(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.floprc(WIDTH=32)
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.multi_div
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=5)
Compiling module xil_defaultlib.flopr
Compiling module xil_defaultlib.hilo
Compiling module xil_defaultlib.sw_select
Compiling module xil_defaultlib.addr_except
Compiling module xil_defaultlib.floprc(WIDTH=1)
Compiling module xil_defaultlib.mux4(WIDTH=32)
Compiling module xil_defaultlib.lw_select
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.instdec
Compiling module xil_defaultlib.mycpu_top
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.inst_ram
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc.inst_ram.inst.native_mem_mapped_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.soc.data_ram.inst.native_mem_mapped_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
pc 00000000 update to 00000004
pc 00000004 update to 00000008
pc 00000008 update to 0000000c
pc 0000000c update to 00000010
pc 00000010 update to 00000014
pc 00000014 update to 00000018
pc 00000018 update to 0000001c
pc 0000001c update to 00000020
pc 00000020 update to 00000024
pc 00000024 update to 00000028
pc 00000028 update to 0000002c
pc 0000002c update to 00000030
pc 00000030 update to 00000034
pc 00000034 update to 00000038
pc 00000038 update to 0000003c
pc 0000003c update to 00000040
pc 00000040 update to 00000044
pc 00000044 update to 00000048
pc 00000048 update to 0000004c
pc 0000004c update to 00000050
pc 00000050 update to 00000054
pc 00000054 update to 00000058
pc 00000058 update to 0000005c
pc 0000005c update to 00000060
pc 00000060 update to 00000064
pc 00000064 update to 00000068
pc 00000068 update to 0000006c
pc 0000006c update to 00000070
pc 00000070 update to 00000074
pc 00000074 update to 00000078
pc 00000078 update to 0000007c
pc 0000007c update to 00000080
pc 00000080 update to 00000084
pc 00000084 update to 00000088
pc 00000088 update to 0000008c
pc 0000008c update to 00000090
pc 00000090 update to 00000094
pc 00000094 update to 00000098
pc 00000098 update to 0000009c
pc 0000009c update to 000000a0
pc 000000a0 update to 000000a4
pc 000000a4 update to 000000a8
pc 000000a8 update to 000000ac
pc 000000ac update to 000000b0
pc 000000b0 update to 000000b4
pc 000000b4 update to 000000b8
pc 000000b8 update to 000000bc
pc 000000bc update to 000000c0
pc 000000c0 update to 000000c4
pc 000000c4 update to 000000c8
pc 000000c8 update to 000000cc
pc 000000cc update to 000000d0
pc 000000d0 update to 000000d4
pc 000000d4 update to 000000d8
pc 000000d8 update to 000000dc
pc 000000dc update to 000000e0
pc 000000e0 update to 000000e4
pc 000000e4 update to 000000e8
pc 000000e8 update to 000000ec
pc 000000ec update to 000000f0
pc 000000f0 update to 000000f4
pc 000000f4 update to 000000f8
pc 000000f8 update to 000000fc
pc 000000fc update to 00000100
pc 00000100 update to 00000104
pc 00000104 update to 00000108
pc 00000108 update to 0000010c
pc 0000010c update to 00000110
pc 00000110 update to 00000114
pc 00000114 update to 00000118
pc 00000118 update to 0000011c
pc 0000011c update to 00000120
pc 00000120 update to 00000124
pc 00000124 update to 00000128
pc 00000128 update to 0000012c
pc 0000012c update to 00000130
pc 00000130 update to 00000134
pc 00000134 update to 00000138
pc 00000138 update to 0000013c
pc 0000013c update to 00000140
pc 00000140 update to 00000144
pc 00000144 update to 00000148
pc 00000148 update to 0000014c
pc 0000014c update to 00000150
pc 00000150 update to 00000154
pc 00000154 update to 00000158
pc 00000158 update to 0000015c
pc 0000015c update to 00000160
pc 00000160 update to 00000164
pc 00000164 update to 00000168
pc 00000168 update to 0000016c
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1148.070 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/vivado/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 487c187e6bc74760aff3f9efe82821de --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 487c187e6bc74760aff3f9efe82821de --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 8 for port 'd' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:78]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 8 for port 'q' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:79]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'd' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:84]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'q' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:85]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 16 for port 'd' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:177]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 8 for port 'd' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:209]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/top.v:63]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/top.v:74]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc.inst_ram.inst.native_mem_mapped_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.soc.data_ram.inst.native_mem_mapped_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
pc 00000000 update to 00000004
pc 00000004 update to 00000008
pc 00000008 update to 0000000c
pc 0000000c update to 00000010
pc 00000010 update to 00000014
pc 00000014 update to 00000018
pc 00000018 update to 0000001c
pc 0000001c update to 00000020
pc 00000020 update to 00000024
pc 00000024 update to 00000028
pc 00000028 update to 0000002c
pc 0000002c update to 00000030
pc 00000030 update to 00000034
pc 00000034 update to 00000038
pc 00000038 update to 0000003c
pc 0000003c update to 00000040
pc 00000040 update to 00000044
pc 00000044 update to 00000048
pc 00000048 update to 0000004c
pc 0000004c update to 00000050
pc 00000050 update to 00000054
pc 00000054 update to 00000058
pc 00000058 update to 0000005c
pc 0000005c update to 00000060
pc 00000060 update to 00000064
pc 00000064 update to 00000068
pc 00000068 update to 0000006c
pc 0000006c update to 00000070
pc 00000070 update to 00000074
pc 00000074 update to 00000078
pc 00000078 update to 0000007c
pc 0000007c update to 00000080
pc 00000080 update to 00000084
pc 00000084 update to 00000088
pc 00000088 update to 0000008c
pc 0000008c update to 00000090
pc 00000090 update to 00000094
pc 00000094 update to 00000098
pc 00000098 update to 0000009c
pc 0000009c update to 000000a0
pc 000000a0 update to 000000a4
pc 000000a4 update to 000000a8
pc 000000a8 update to 000000ac
pc 000000ac update to 000000b0
pc 000000b0 update to 000000b4
pc 000000b4 update to 000000b8
pc 000000b8 update to 000000bc
pc 000000bc update to 000000c0
pc 000000c0 update to 000000c4
pc 000000c4 update to 000000c8
pc 000000c8 update to 000000cc
pc 000000cc update to 000000d0
pc 000000d0 update to 000000d4
pc 000000d4 update to 000000d8
pc 000000d8 update to 000000dc
pc 000000dc update to 000000e0
pc 000000e0 update to 000000e4
pc 000000e4 update to 000000e8
pc 000000e8 update to 000000ec
pc 000000ec update to 000000f0
pc 000000f0 update to 000000f4
pc 000000f4 update to 000000f8
pc 000000f8 update to 000000fc
pc 000000fc update to 00000100
pc 00000100 update to 00000104
pc 00000104 update to 00000108
pc 00000108 update to 0000010c
pc 0000010c update to 00000110
pc 00000110 update to 00000114
pc 00000114 update to 00000118
pc 00000118 update to 0000011c
pc 0000011c update to 00000120
pc 00000120 update to 00000124
pc 00000124 update to 00000128
pc 00000128 update to 0000012c
pc 0000012c update to 00000130
pc 00000130 update to 00000134
pc 00000134 update to 00000138
pc 00000138 update to 0000013c
pc 0000013c update to 00000140
pc 00000140 update to 00000144
pc 00000144 update to 00000148
pc 00000148 update to 0000014c
pc 0000014c update to 00000150
pc 00000150 update to 00000154
pc 00000154 update to 00000158
pc 00000158 update to 0000015c
pc 0000015c update to 00000160
pc 00000160 update to 00000164
pc 00000164 update to 00000168
pc 00000168 update to 0000016c
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1151.762 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/vivado/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 487c187e6bc74760aff3f9efe82821de --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 487c187e6bc74760aff3f9efe82821de --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 8 for port 'd' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:78]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 8 for port 'q' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:79]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'd' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:84]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'q' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:85]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 16 for port 'd' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:177]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 8 for port 'd' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:209]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/top.v:63]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/top.v:74]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc.inst_ram.inst.native_mem_mapped_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.soc.data_ram.inst.native_mem_mapped_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
pc 00000000 update to 00000004
pc 00000004 update to 00000008
pc 00000008 update to 0000000c
pc 0000000c update to 00000010
pc 00000010 update to 00000014
pc 00000014 update to 00000018
pc 00000018 update to 0000001c
pc 0000001c update to 00000020
pc 00000020 update to 00000024
pc 00000024 update to 00000028
pc 00000028 update to 0000002c
pc 0000002c update to 00000030
pc 00000030 update to 00000034
pc 00000034 update to 00000038
pc 00000038 update to 0000003c
pc 0000003c update to 00000040
pc 00000040 update to 00000044
pc 00000044 update to 00000048
pc 00000048 update to 0000004c
pc 0000004c update to 00000050
pc 00000050 update to 00000054
pc 00000054 update to 00000058
pc 00000058 update to 0000005c
pc 0000005c update to 00000060
pc 00000060 update to 00000064
pc 00000064 update to 00000068
pc 00000068 update to 0000006c
pc 0000006c update to 00000070
pc 00000070 update to 00000074
pc 00000074 update to 00000078
pc 00000078 update to 0000007c
pc 0000007c update to 00000080
pc 00000080 update to 00000084
pc 00000084 update to 00000088
pc 00000088 update to 0000008c
pc 0000008c update to 00000090
pc 00000090 update to 00000094
pc 00000094 update to 00000098
pc 00000098 update to 0000009c
pc 0000009c update to 000000a0
pc 000000a0 update to 000000a4
pc 000000a4 update to 000000a8
pc 000000a8 update to 000000ac
pc 000000ac update to 000000b0
pc 000000b0 update to 000000b4
pc 000000b4 update to 000000b8
pc 000000b8 update to 000000bc
pc 000000bc update to 000000c0
pc 000000c0 update to 000000c4
pc 000000c4 update to 000000c8
pc 000000c8 update to 000000cc
pc 000000cc update to 000000d0
pc 000000d0 update to 000000d4
pc 000000d4 update to 000000d8
pc 000000d8 update to 000000dc
pc 000000dc update to 000000e0
pc 000000e0 update to 000000e4
pc 000000e4 update to 000000e8
pc 000000e8 update to 000000ec
pc 000000ec update to 000000f0
pc 000000f0 update to 000000f4
pc 000000f4 update to 000000f8
pc 000000f8 update to 000000fc
pc 000000fc update to 00000100
pc 00000100 update to 00000104
pc 00000104 update to 00000108
pc 00000108 update to 0000010c
pc 0000010c update to 00000110
pc 00000110 update to 00000114
pc 00000114 update to 00000118
pc 00000118 update to 0000011c
pc 0000011c update to 00000120
pc 00000120 update to 00000124
pc 00000124 update to 00000128
pc 00000128 update to 0000012c
pc 0000012c update to 00000130
pc 00000130 update to 00000134
pc 00000134 update to 00000138
pc 00000138 update to 0000013c
pc 0000013c update to 00000140
pc 00000140 update to 00000144
pc 00000144 update to 00000148
pc 00000148 update to 0000014c
pc 0000014c update to 00000150
pc 00000150 update to 00000154
pc 00000154 update to 00000158
pc 00000158 update to 0000015c
pc 0000015c update to 00000160
pc 00000160 update to 00000164
pc 00000164 update to 00000168
pc 00000168 update to 0000016c
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1153.621 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/vivado/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 487c187e6bc74760aff3f9efe82821de --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 487c187e6bc74760aff3f9efe82821de --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 8 for port 'd' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:78]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 8 for port 'q' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:79]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'd' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:84]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'q' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:85]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 16 for port 'd' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:177]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 8 for port 'd' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:209]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/top.v:63]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/top.v:74]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc.inst_ram.inst.native_mem_mapped_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.soc.data_ram.inst.native_mem_mapped_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
pc 00000000 update to 00000004
pc 00000004 update to 00000008
pc 00000008 update to 0000000c
pc 0000000c update to 00000010
pc 00000010 update to 00000014
pc 00000014 update to 00000018
pc 00000018 update to 0000001c
pc 0000001c update to 00000020
pc 00000020 update to 00000024
pc 00000024 update to 00000028
pc 00000028 update to 0000002c
pc 0000002c update to 00000030
pc 00000030 update to 00000034
pc 00000034 update to 00000038
pc 00000038 update to 0000003c
pc 0000003c update to 00000040
pc 00000040 update to 00000044
pc 00000044 update to 00000048
pc 00000048 update to 0000004c
pc 0000004c update to 00000050
pc 00000050 update to 00000054
pc 00000054 update to 00000058
pc 00000058 update to 0000005c
pc 0000005c update to 00000060
pc 00000060 update to 00000064
pc 00000064 update to 00000068
pc 00000068 update to 0000006c
pc 0000006c update to 00000070
pc 00000070 update to 00000074
pc 00000074 update to 00000078
pc 00000078 update to 0000007c
pc 0000007c update to 00000080
pc 00000080 update to 00000084
pc 00000084 update to 00000088
pc 00000088 update to 0000008c
pc 0000008c update to 00000090
pc 00000090 update to 00000094
pc 00000094 update to 00000098
pc 00000098 update to 0000009c
pc 0000009c update to 000000a0
pc 000000a0 update to 000000a4
pc 000000a4 update to 000000a8
pc 000000a8 update to 000000ac
pc 000000ac update to 000000b0
pc 000000b0 update to 000000b4
pc 000000b4 update to 000000b8
pc 000000b8 update to 000000bc
pc 000000bc update to 000000c0
pc 000000c0 update to 000000c4
pc 000000c4 update to 000000c8
pc 000000c8 update to 000000cc
pc 000000cc update to 000000d0
pc 000000d0 update to 000000d4
pc 000000d4 update to 000000d8
pc 000000d8 update to 000000dc
pc 000000dc update to 000000e0
pc 000000e0 update to 000000e4
pc 000000e4 update to 000000e8
pc 000000e8 update to 000000ec
pc 000000ec update to 000000f0
pc 000000f0 update to 000000f4
pc 000000f4 update to 000000f8
pc 000000f8 update to 000000fc
pc 000000fc update to 00000100
pc 00000100 update to 00000104
pc 00000104 update to 00000108
pc 00000108 update to 0000010c
pc 0000010c update to 00000110
pc 00000110 update to 00000114
pc 00000114 update to 00000118
pc 00000118 update to 0000011c
pc 0000011c update to 00000120
pc 00000120 update to 00000124
pc 00000124 update to 00000128
pc 00000128 update to 0000012c
pc 0000012c update to 00000130
pc 00000130 update to 00000134
pc 00000134 update to 00000138
pc 00000138 update to 0000013c
pc 0000013c update to 00000140
pc 00000140 update to 00000144
pc 00000144 update to 00000148
pc 00000148 update to 0000014c
pc 0000014c update to 00000150
pc 00000150 update to 00000154
pc 00000154 update to 00000158
pc 00000158 update to 0000015c
pc 0000015c update to 00000160
pc 00000160 update to 00000164
pc 00000164 update to 00000168
pc 00000168 update to 0000016c
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1200.832 ; gain = 45.547
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/vivado/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 487c187e6bc74760aff3f9efe82821de --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 487c187e6bc74760aff3f9efe82821de --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 8 for port 'd' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:78]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 8 for port 'q' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:79]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'd' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:84]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'q' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:85]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 16 for port 'd' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:177]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 8 for port 'd' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:209]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/top.v:63]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/top.v:74]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc.inst_ram.inst.native_mem_mapped_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.soc.data_ram.inst.native_mem_mapped_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
pc 00000000 update to 00000004
pc 00000004 update to 00000008
pc 00000008 update to 0000000c
pc 0000000c update to 00000010
pc 00000010 update to 00000014
pc 00000014 update to 00000018
pc 00000018 update to 0000001c
pc 0000001c update to 00000020
pc 00000020 update to 00000024
pc 00000024 update to 00000028
pc 00000028 update to 0000002c
pc 0000002c update to 00000030
pc 00000030 update to 00000034
pc 00000034 update to 00000038
pc 00000038 update to 0000003c
pc 0000003c update to 00000040
pc 00000040 update to 00000044
pc 00000044 update to 00000048
pc 00000048 update to 0000004c
pc 0000004c update to 00000050
pc 00000050 update to 00000054
pc 00000054 update to 00000058
pc 00000058 update to 0000005c
pc 0000005c update to 00000060
pc 00000060 update to 00000064
pc 00000064 update to 00000068
pc 00000068 update to 0000006c
pc 0000006c update to 00000070
pc 00000070 update to 00000074
pc 00000074 update to 00000078
pc 00000078 update to 0000007c
pc 0000007c update to 00000080
pc 00000080 update to 00000084
pc 00000084 update to 00000088
pc 00000088 update to 0000008c
pc 0000008c update to 00000090
pc 00000090 update to 00000094
pc 00000094 update to 00000098
pc 00000098 update to 0000009c
pc 0000009c update to 000000a0
pc 000000a0 update to 000000a4
pc 000000a4 update to 000000a8
pc 000000a8 update to 000000ac
pc 000000ac update to 000000b0
pc 000000b0 update to 000000b4
pc 000000b4 update to 000000b8
pc 000000b8 update to 000000bc
pc 000000bc update to 000000c0
pc 000000c0 update to 000000c4
pc 000000c4 update to 000000c8
pc 000000c8 update to 000000cc
pc 000000cc update to 000000d0
pc 000000d0 update to 000000d4
pc 000000d4 update to 000000d8
pc 000000d8 update to 000000dc
pc 000000dc update to 000000e0
pc 000000e0 update to 000000e4
pc 000000e4 update to 000000e8
pc 000000e8 update to 000000ec
pc 000000ec update to 000000f0
pc 000000f0 update to 000000f4
pc 000000f4 update to 000000f8
pc 000000f8 update to 000000fc
pc 000000fc update to 00000100
pc 00000100 update to 00000104
pc 00000104 update to 00000108
pc 00000108 update to 0000010c
pc 0000010c update to 00000110
pc 00000110 update to 00000114
pc 00000114 update to 00000118
pc 00000118 update to 0000011c
pc 0000011c update to 00000120
pc 00000120 update to 00000124
pc 00000124 update to 00000128
pc 00000128 update to 0000012c
pc 0000012c update to 00000130
pc 00000130 update to 00000134
pc 00000134 update to 00000138
pc 00000138 update to 0000013c
pc 0000013c update to 00000140
pc 00000140 update to 00000144
pc 00000144 update to 00000148
pc 00000148 update to 0000014c
pc 0000014c update to 00000150
pc 00000150 update to 00000154
pc 00000154 update to 00000158
pc 00000158 update to 0000015c
pc 0000015c update to 00000160
pc 00000160 update to 00000164
pc 00000164 update to 00000168
pc 00000168 update to 0000016c
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1200.832 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/vivado/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 487c187e6bc74760aff3f9efe82821de --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 487c187e6bc74760aff3f9efe82821de --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 8 for port 'd' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:78]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 8 for port 'q' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:79]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'd' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:84]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'q' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:85]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 16 for port 'd' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:177]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 8 for port 'd' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:209]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/top.v:63]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/top.v:74]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc.inst_ram.inst.native_mem_mapped_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.soc.data_ram.inst.native_mem_mapped_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
pc 00000000 update to 00000004
pc 00000004 update to 00000008
pc 00000008 update to 0000000c
pc 0000000c update to 00000010
pc 00000010 update to 00000014
pc 00000014 update to 00000018
pc 00000018 update to 0000001c
pc 0000001c update to 00000020
pc 00000020 update to 00000024
pc 00000024 update to 00000028
pc 00000028 update to 0000002c
pc 0000002c update to 00000030
pc 00000030 update to 00000034
pc 00000034 update to 00000038
pc 00000038 update to 0000003c
pc 0000003c update to 00000040
pc 00000040 update to 00000044
pc 00000044 update to 00000048
pc 00000048 update to 0000004c
pc 0000004c update to 00000050
pc 00000050 update to 00000054
pc 00000054 update to 00000058
pc 00000058 update to 0000005c
pc 0000005c update to 00000060
pc 00000060 update to 00000064
pc 00000064 update to 00000068
pc 00000068 update to 0000006c
pc 0000006c update to 00000070
pc 00000070 update to 00000074
pc 00000074 update to 00000078
pc 00000078 update to 0000007c
pc 0000007c update to 00000080
pc 00000080 update to 00000084
pc 00000084 update to 00000088
pc 00000088 update to 0000008c
pc 0000008c update to 00000090
pc 00000090 update to 00000094
pc 00000094 update to 00000098
pc 00000098 update to 0000009c
pc 0000009c update to 000000a0
pc 000000a0 update to 000000a4
pc 000000a4 update to 000000a8
pc 000000a8 update to 000000ac
pc 000000ac update to 000000b0
pc 000000b0 update to 000000b4
pc 000000b4 update to 000000b8
pc 000000b8 update to 000000bc
pc 000000bc update to 000000c0
pc 000000c0 update to 000000c4
pc 000000c4 update to 000000c8
pc 000000c8 update to 000000cc
pc 000000cc update to 000000d0
pc 000000d0 update to 000000d4
pc 000000d4 update to 000000d8
pc 000000d8 update to 000000dc
pc 000000dc update to 000000e0
pc 000000e0 update to 000000e4
pc 000000e4 update to 000000e8
pc 000000e8 update to 000000ec
pc 000000ec update to 000000f0
pc 000000f0 update to 000000f4
pc 000000f4 update to 000000f8
pc 000000f8 update to 000000fc
pc 000000fc update to 00000100
pc 00000100 update to 00000104
pc 00000104 update to 00000108
pc 00000108 update to 0000010c
pc 0000010c update to 00000110
pc 00000110 update to 00000114
pc 00000114 update to 00000118
pc 00000118 update to 0000011c
pc 0000011c update to 00000120
pc 00000120 update to 00000124
pc 00000124 update to 00000128
pc 00000128 update to 0000012c
pc 0000012c update to 00000130
pc 00000130 update to 00000134
pc 00000134 update to 00000138
pc 00000138 update to 0000013c
pc 0000013c update to 00000140
pc 00000140 update to 00000144
pc 00000144 update to 00000148
pc 00000148 update to 0000014c
pc 0000014c update to 00000150
pc 00000150 update to 00000154
pc 00000154 update to 00000158
pc 00000158 update to 0000015c
pc 0000015c update to 00000160
pc 00000160 update to 00000164
pc 00000164 update to 00000168
pc 00000168 update to 0000016c
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1204.289 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/vivado/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 487c187e6bc74760aff3f9efe82821de --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 487c187e6bc74760aff3f9efe82821de --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 8 for port 'd' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:78]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 8 for port 'q' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:79]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'd' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:84]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'q' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:85]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 16 for port 'd' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:177]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 8 for port 'd' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:209]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/top.v:63]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/top.v:74]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc.inst_ram.inst.native_mem_mapped_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.soc.data_ram.inst.native_mem_mapped_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
pc 00000000 update to 00000004
pc 00000004 update to 00000008
pc 00000008 update to 0000000c
pc 0000000c update to 00000010
pc 00000010 update to 00000014
pc 00000014 update to 00000018
pc 00000018 update to 0000001c
pc 0000001c update to 00000020
pc 00000020 update to 00000024
pc 00000024 update to 00000028
pc 00000028 update to 0000002c
pc 0000002c update to 00000030
pc 00000030 update to 00000034
pc 00000034 update to 00000038
pc 00000038 update to 0000003c
pc 0000003c update to 00000040
pc 00000040 update to 00000044
pc 00000044 update to 00000048
pc 00000048 update to 0000004c
pc 0000004c update to 00000050
pc 00000050 update to 00000054
pc 00000054 update to 00000058
pc 00000058 update to 0000005c
pc 0000005c update to 00000060
pc 00000060 update to 00000064
pc 00000064 update to 00000068
pc 00000068 update to 0000006c
pc 0000006c update to 00000070
pc 00000070 update to 00000074
pc 00000074 update to 00000078
pc 00000078 update to 0000007c
pc 0000007c update to 00000080
pc 00000080 update to 00000084
pc 00000084 update to 00000088
pc 00000088 update to 0000008c
pc 0000008c update to 00000090
pc 00000090 update to 00000094
pc 00000094 update to 00000098
pc 00000098 update to 0000009c
pc 0000009c update to 000000a0
pc 000000a0 update to 000000a4
pc 000000a4 update to 000000a8
pc 000000a8 update to 000000ac
pc 000000ac update to 000000b0
pc 000000b0 update to 000000b4
pc 000000b4 update to 000000b8
pc 000000b8 update to 000000bc
pc 000000bc update to 000000c0
pc 000000c0 update to 000000c4
pc 000000c4 update to 000000c8
pc 000000c8 update to 000000cc
pc 000000cc update to 000000d0
pc 000000d0 update to 000000d4
pc 000000d4 update to 000000d8
pc 000000d8 update to 000000dc
pc 000000dc update to 000000e0
pc 000000e0 update to 000000e4
pc 000000e4 update to 000000e8
pc 000000e8 update to 000000ec
pc 000000ec update to 000000f0
pc 000000f0 update to 000000f4
pc 000000f4 update to 000000f8
pc 000000f8 update to 000000fc
pc 000000fc update to 00000100
pc 00000100 update to 00000104
pc 00000104 update to 00000108
pc 00000108 update to 0000010c
pc 0000010c update to 00000110
pc 00000110 update to 00000114
pc 00000114 update to 00000118
pc 00000118 update to 0000011c
pc 0000011c update to 00000120
pc 00000120 update to 00000124
pc 00000124 update to 00000128
pc 00000128 update to 0000012c
pc 0000012c update to 00000130
pc 00000130 update to 00000134
pc 00000134 update to 00000138
pc 00000138 update to 0000013c
pc 0000013c update to 00000140
pc 00000140 update to 00000144
pc 00000144 update to 00000148
pc 00000148 update to 0000014c
pc 0000014c update to 00000150
pc 00000150 update to 00000154
pc 00000154 update to 00000158
pc 00000158 update to 0000015c
pc 0000015c update to 00000160
pc 00000160 update to 00000164
pc 00000164 update to 00000168
pc 00000168 update to 0000016c
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1204.289 ; gain = 0.000
save_wave_config {E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/tb_top_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sun Jan  5 17:40:05 2025...
