{"files":[{"patch":"@@ -5440,1 +5440,1 @@\n-\t__ saddwv(vmul0, vmul0, Assembler::T4S, vdata0, Assembler::T4H);\n+        __ saddwv(vmul0, vmul0, Assembler::T4S, vdata0, Assembler::T4H);\n@@ -5442,1 +5442,1 @@\n-\t__ uaddwv(vmul0, vmul0, Assembler::T4S, vdata0, Assembler::T4H);\n+        __ uaddwv(vmul0, vmul0, Assembler::T4S, vdata0, Assembler::T4H);\n@@ -5453,1 +5453,1 @@\n-\t__ saddwv2(vmul0, vmul0, Assembler::T4S, vdata0, Assembler::T8H);\n+        __ saddwv2(vmul0, vmul0, Assembler::T4S, vdata0, Assembler::T8H);\n@@ -5455,1 +5455,1 @@\n-\t__ uaddwv2(vmul0, vmul0, Assembler::T4S, vdata0, Assembler::T8H);\n+        __ uaddwv2(vmul0, vmul0, Assembler::T4S, vdata0, Assembler::T8H);\n@@ -5552,4 +5552,4 @@\n-\t__ saddwv(vmul3, vmul3, Assembler::T4S, vdata3, Assembler::T4H);\n-\t__ saddwv(vmul2, vmul2, Assembler::T4S, vdata2, Assembler::T4H);\n-\t__ saddwv(vmul1, vmul1, Assembler::T4S, vdata1, Assembler::T4H);\n-\t__ saddwv(vmul0, vmul0, Assembler::T4S, vdata0, Assembler::T4H);\n+        __ saddwv(vmul3, vmul3, Assembler::T4S, vdata3, Assembler::T4H);\n+        __ saddwv(vmul2, vmul2, Assembler::T4S, vdata2, Assembler::T4H);\n+        __ saddwv(vmul1, vmul1, Assembler::T4S, vdata1, Assembler::T4H);\n+        __ saddwv(vmul0, vmul0, Assembler::T4S, vdata0, Assembler::T4H);\n@@ -5557,4 +5557,4 @@\n-\t__ uaddwv(vmul3, vmul3, Assembler::T4S, vdata3, Assembler::T4H);\n-\t__ uaddwv(vmul2, vmul2, Assembler::T4S, vdata2, Assembler::T4H);\n-\t__ uaddwv(vmul1, vmul1, Assembler::T4S, vdata1, Assembler::T4H);\n-\t__ uaddwv(vmul0, vmul0, Assembler::T4S, vdata0, Assembler::T4H);\n+        __ uaddwv(vmul3, vmul3, Assembler::T4S, vdata3, Assembler::T4H);\n+        __ uaddwv(vmul2, vmul2, Assembler::T4S, vdata2, Assembler::T4H);\n+        __ uaddwv(vmul1, vmul1, Assembler::T4S, vdata1, Assembler::T4H);\n+        __ uaddwv(vmul0, vmul0, Assembler::T4S, vdata0, Assembler::T4H);\n@@ -5574,4 +5574,4 @@\n-\t__ saddwv2(vmul3, vmul3, Assembler::T4S, vdata3, Assembler::T8H);\n-\t__ saddwv2(vmul2, vmul2, Assembler::T4S, vdata2, Assembler::T8H);\n-\t__ saddwv2(vmul1, vmul1, Assembler::T4S, vdata1, Assembler::T8H);\n-\t__ saddwv2(vmul0, vmul0, Assembler::T4S, vdata0, Assembler::T8H);\n+        __ saddwv2(vmul3, vmul3, Assembler::T4S, vdata3, Assembler::T8H);\n+        __ saddwv2(vmul2, vmul2, Assembler::T4S, vdata2, Assembler::T8H);\n+        __ saddwv2(vmul1, vmul1, Assembler::T4S, vdata1, Assembler::T8H);\n+        __ saddwv2(vmul0, vmul0, Assembler::T4S, vdata0, Assembler::T8H);\n@@ -5579,4 +5579,4 @@\n-\t__ uaddwv2(vmul3, vmul3, Assembler::T4S, vdata3, Assembler::T8H);\n-\t__ uaddwv2(vmul2, vmul2, Assembler::T4S, vdata2, Assembler::T8H);\n-\t__ uaddwv2(vmul1, vmul1, Assembler::T4S, vdata1, Assembler::T8H);\n-\t__ uaddwv2(vmul0, vmul0, Assembler::T4S, vdata0, Assembler::T8H);\n+        __ uaddwv2(vmul3, vmul3, Assembler::T4S, vdata3, Assembler::T8H);\n+        __ uaddwv2(vmul2, vmul2, Assembler::T4S, vdata2, Assembler::T8H);\n+        __ uaddwv2(vmul1, vmul1, Assembler::T4S, vdata1, Assembler::T8H);\n+        __ uaddwv2(vmul0, vmul0, Assembler::T4S, vdata0, Assembler::T8H);\n","filename":"src\/hotspot\/cpu\/aarch64\/stubGenerator_aarch64.cpp","additions":20,"deletions":20,"binary":false,"changes":40,"status":"modified"}]}