make: вход в каталог «/home/venser/bak-dip/chisel/testings/median_test/build/chiselsim/MedianTest/Median/test-5/workdir-verilator»
ls . | grep -v Makefile | grep -v execution-script.txt | xargs rm -rf
\
/usr/bin/verilator \
	'--cc' \
	'--exe' \
	'--build' \
	'-j' \
	'0' \
	'-o' \
	'../simulation' \
	'--top-module' \
	'svsimTestbench' \
	'--Mdir' \
	'verilated-sources' \
	'--assert' \
	'+incdir+/home/venser/bak-dip/chisel/testings/median_test/build/chiselsim/MedianTest/Median/test-5/primary-sources' \
	'-CFLAGS' \
	'-std=c++14 -I/home/venser/bak-dip/chisel/testings/median_test/build/chiselsim/MedianTest/Median/test-5/workdir-verilator -DSVSIM_ENABLE_VERILATOR_SUPPORT' \
	'+define+RANDOMIZE_REG_INIT' \
	'+define+RANDOMIZE_MEM_INIT' \
	'+define+RANDOMIZE_DELAY=1' \
	'+define+RANDOM=$urandom' \
	'../primary-sources/Median.sv' '../primary-sources/verification/assert/layers-Median-Verification-Assert.sv' '../primary-sources/verification/cover/layers-Median-Verification-Cover.sv' '../primary-sources/verification/assume/layers-Median-Verification-Assume.sv' '../primary-sources/verification/layers-Median-Verification.sv' 'testbench.sv' '../generated-sources/simulation-driver.cpp' '../generated-sources/c-dpi-bridge.cpp'
make[1]: вход в каталог «/home/venser/bak-dip/chisel/testings/median_test/build/chiselsim/MedianTest/Median/test-5/workdir-verilator/verilated-sources»
g++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-overloaded-virtual -Wno-shadow -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable     -std=c++14 -I/home/venser/bak-dip/chisel/testings/median_test/build/chiselsim/MedianTest/Median/test-5/workdir-verilator -DSVSIM_ENABLE_VERILATOR_SUPPORT   -Os -c -o c-dpi-bridge.o c-dpi-bridge.cpp
g++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-overloaded-virtual -Wno-shadow -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable     -std=c++14 -I/home/venser/bak-dip/chisel/testings/median_test/build/chiselsim/MedianTest/Median/test-5/workdir-verilator -DSVSIM_ENABLE_VERILATOR_SUPPORT   -Os -c -o simulation-driver.o simulation-driver.cpp
g++ -Os  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-overloaded-virtual -Wno-shadow -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable     -std=c++14 -I/home/venser/bak-dip/chisel/testings/median_test/build/chiselsim/MedianTest/Median/test-5/workdir-verilator -DSVSIM_ENABLE_VERILATOR_SUPPORT   -c -o verilated.o /usr/share/verilator/include/verilated.cpp
g++ -Os  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-overloaded-virtual -Wno-shadow -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable     -std=c++14 -I/home/venser/bak-dip/chisel/testings/median_test/build/chiselsim/MedianTest/Median/test-5/workdir-verilator -DSVSIM_ENABLE_VERILATOR_SUPPORT   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp
g++ -Os  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-overloaded-virtual -Wno-shadow -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable     -std=c++14 -I/home/venser/bak-dip/chisel/testings/median_test/build/chiselsim/MedianTest/Median/test-5/workdir-verilator -DSVSIM_ENABLE_VERILATOR_SUPPORT   -c -o verilated_threads.o /usr/share/verilator/include/verilated_threads.cpp
/usr/bin/python3 /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include VsvsimTestbench.cpp VsvsimTestbench__Dpi_Export__0.cpp VsvsimTestbench___024root__DepSet_hb8c279e6__0.cpp VsvsimTestbench___024root__DepSet_h80ae70f8__0.cpp VsvsimTestbench__Dpi.cpp VsvsimTestbench___024root__Slow.cpp VsvsimTestbench___024root__DepSet_hb8c279e6__0__Slow.cpp VsvsimTestbench___024root__DepSet_h80ae70f8__0__Slow.cpp VsvsimTestbench__Syms.cpp > VsvsimTestbench__ALL.cpp
echo "" > VsvsimTestbench__ALL.verilator_deplist.tmp
g++ -Os  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-overloaded-virtual -Wno-shadow -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable     -std=c++14 -I/home/venser/bak-dip/chisel/testings/median_test/build/chiselsim/MedianTest/Median/test-5/workdir-verilator -DSVSIM_ENABLE_VERILATOR_SUPPORT   -c -o VsvsimTestbench__ALL.o VsvsimTestbench__ALL.cpp
simulation-driver.cpp: In function ‘int simulation_final()’:
simulation-driver.cpp:877:9: warning: structured bindings only available with ‘-std=c++17’ or ‘-std=gnu++17’ [-Wc++17-extensions]
  877 |   auto &[command, cycles] = state.outstandingCommand;
      |         ^
Archive ar -rcs VsvsimTestbench__ALL.a VsvsimTestbench__ALL.o
g++     c-dpi-bridge.o simulation-driver.o verilated.o verilated_dpi.o verilated_threads.o VsvsimTestbench__ALL.a    -pthread -lpthread -latomic   -o ../simulation
rm VsvsimTestbench__ALL.verilator_deplist.tmp
make[1]: выход из каталога «/home/venser/bak-dip/chisel/testings/median_test/build/chiselsim/MedianTest/Median/test-5/workdir-verilator/verilated-sources»
make: выход из каталога «/home/venser/bak-dip/chisel/testings/median_test/build/chiselsim/MedianTest/Median/test-5/workdir-verilator»
