#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Sat Oct  5 19:26:45 2024
# Process ID: 1660
# Current directory: F:/Education/FPGA_Labs/Lab1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12200 F:\Education\FPGA_Labs\Lab1\Lab1.xpr
# Log file: F:/Education/FPGA_Labs/Lab1/vivado.log
# Journal file: F:/Education/FPGA_Labs/Lab1\vivado.jou
# Running On: DESKTOP-2ENERJB, OS: Windows, CPU Frequency: 2496 MHz, CPU Physical cores: 6, Host memory: 34191 MB
#-----------------------------------------------------------
start_gui
open_project F:/Education/FPGA_Labs/Lab1/Lab1.xpr
open_project F:/Education/FPGA_Labs/Lab1/Lab1.xpr
update_compile_order -fileset sources_1
save_project_as Lab2 F:/Education/FPGA_Labs/Lab2 -exclude_run_results -force
open_bd_design {F:/Education/FPGA_Labs/Lab2/Lab2.srcs/sources_1/bd/Lab1_Block_Design/Lab1_Block_Design.bd}
startgroup
set_property -dict [list \
  CONFIG.PCW_EN_CLK0_PORT {1} \
  CONFIG.PCW_EN_RST0_PORT {1} \
  CONFIG.PCW_USE_M_AXI_GP0 {1} \
] [get_bd_cells processing_system7_0]
endgroup
regenerate_bd_layout
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
endgroup
create_bd_design "Lab2_Block_Design"
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
set_property -dict [list \
  CONFIG.PCW_FPGA0_PERIPHERAL_FREQMHZ {100} \
  CONFIG.PCW_UART0_PERIPHERAL_ENABLE {1} \
] [get_bd_cells processing_system7_0]
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
endgroup
set_property name switches [get_bd_cells axi_gpio_0]
