VPR FPGA Placement and Routing.
Version: 
Revision: 
Compiled: 
Compiler: GNU 11.2.1 on Linux-3.10.0-1160.90.1.el7.x86_64 x86_64
Build Info: Release VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
/nfs_eda_sw/softwares/Raptor/instl_dir/08_04_2023_09_15_01/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/08_04_2023_09_15_01/share/raptor/etc/devices/gemini_compact_104x68/gemini_vpr.xml /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Memory_Designs/ram_true_dp_dc_512x32/results_dir/ram_true_dp_dc_512x32/run_1/synth_1_1/synthesis/ram_true_dp_dc_512x32_post_synth.v --sdc_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Memory_Designs/ram_true_dp_dc_512x32/results_dir/ram_true_dp_dc_512x32/run_1/synth_1_1/impl_1_1/packing/ram_true_dp_dc_512x32_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report ram_true_dp_dc_512x32_post_place_timing.rpt --device castor104x68_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --gen_post_synthesis_netlist on --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top ram_true_dp_dc_512x32 --net_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Memory_Designs/ram_true_dp_dc_512x32/results_dir/ram_true_dp_dc_512x32/run_1/synth_1_1/impl_1_1/packing/ram_true_dp_dc_512x32_post_synth.net --place_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Memory_Designs/ram_true_dp_dc_512x32/results_dir/ram_true_dp_dc_512x32/run_1/synth_1_1/impl_1_1/placement/ram_true_dp_dc_512x32_post_synth.place --route_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Memory_Designs/ram_true_dp_dc_512x32/results_dir/ram_true_dp_dc_512x32/run_1/synth_1_1/impl_1_1/routing/ram_true_dp_dc_512x32_post_synth.route --route


Architecture file: /nfs_eda_sw/softwares/Raptor/instl_dir/08_04_2023_09_15_01/share/raptor/etc/devices/gemini_compact_104x68/gemini_vpr.xml
Circuit name: ram_true_dp_dc_512x32_post_synth

# Loading Architecture Description
Warning 1: Model 'io' input port 'outpad' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 2: Model 'io' output port 'inpad' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 3: Model 'dsp_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 4: Model 'dsp_phy' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 5: Model 'dsp_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 6: Model 'RS_DSP_MULT' input port 'feedback' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 7: Model 'RS_DSP_MULT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 8: Model 'RS_DSP_MULT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 9: Model 'RS_DSP_MULT_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 10: Model 'RS_DSP_MULT_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 11: Model 'RS_DSP_MULT_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 12: Model 'RS_DSP_MULT_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 13: Model 'RS_DSP_MULT_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 14: Model 'RS_DSP_MULT_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 15: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 16: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 17: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 18: Model 'RS_DSP_MULTADD' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 19: Model 'RS_DSP_MULTADD' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 20: Model 'RS_DSP_MULTADD' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 21: Model 'RS_DSP_MULTADD' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 22: Model 'RS_DSP_MULTADD' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 23: Model 'RS_DSP_MULTADD' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 24: Model 'RS_DSP_MULTADD_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 25: Model 'RS_DSP_MULTADD_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 26: Model 'RS_DSP_MULTADD_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 27: Model 'RS_DSP_MULTADD_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 28: Model 'RS_DSP_MULTADD_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 29: Model 'RS_DSP_MULTADD_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 30: Model 'RS_DSP_MULTADD_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 31: Model 'RS_DSP_MULTADD_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 32: Model 'RS_DSP_MULTADD_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 33: Model 'RS_DSP_MULTADD_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 34: Model 'RS_DSP_MULTADD_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 35: Model 'RS_DSP_MULTADD_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 36: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 37: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 38: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 39: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 40: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 41: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 42: Model 'RS_DSP_MULTACC' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 43: Model 'RS_DSP_MULTACC' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 44: Model 'RS_DSP_MULTACC' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 45: Model 'RS_DSP_MULTACC' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 46: Model 'RS_DSP_MULTACC' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 47: Model 'RS_DSP_MULTACC' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 48: Model 'RS_DSP_MULTACC_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 49: Model 'RS_DSP_MULTACC_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 50: Model 'RS_DSP_MULTACC_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 51: Model 'RS_DSP_MULTACC_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 52: Model 'RS_DSP_MULTACC_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 53: Model 'RS_DSP_MULTACC_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 54: Model 'RS_DSP_MULTACC_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 55: Model 'RS_DSP_MULTACC_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 56: Model 'RS_DSP_MULTACC_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 57: Model 'RS_DSP_MULTACC_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 58: Model 'RS_DSP_MULTACC_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 59: Model 'RS_DSP_MULTACC_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 60: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 61: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 62: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 63: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 64: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 65: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 66: Model 'bram_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 67: Model 'bram_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 68: Model 'bram_phy' output port 'PL_DATA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 69: Model 'bram_phy' output port 'PL_ADDR_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 70: Model 'bram_phy' output port 'PL_WEN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 71: Model 'bram_phy' output port 'PL_CLK_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 72: Model 'bram_phy' output port 'PL_REN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 73: Model 'bram_phy' output port 'PL_ENA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 74: Model 'bram_phy' output port 'PL_INIT_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
mode 'io[physical]' is defined by user to be disabled in packing
mode 'iopad[default]' is defined by user to be disabled in packing
mode 'fle[physical]' is defined by user to be disabled in packing
mode 'fabric[default]' is defined by user to be disabled in packing
mode 'ff_bypass[default]' is defined by user to be disabled in packing
mode 'dsp_lr[physical]' is defined by user to be disabled in packing
mode 'bram_lr[physical]' is defined by user to be disabled in packing
# Loading Architecture Description took 0.06 seconds (max_rss 12.4 MiB, delta_rss +2.5 MiB)

Timing analysis: ON
Circuit netlist file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Memory_Designs/ram_true_dp_dc_512x32/results_dir/ram_true_dp_dc_512x32/run_1/synth_1_1/impl_1_1/packing/ram_true_dp_dc_512x32_post_synth.net
Circuit placement file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Memory_Designs/ram_true_dp_dc_512x32/results_dir/ram_true_dp_dc_512x32/run_1/synth_1_1/impl_1_1/placement/ram_true_dp_dc_512x32_post_synth.place
Circuit routing file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Memory_Designs/ram_true_dp_dc_512x32/results_dir/ram_true_dp_dc_512x32/run_1/synth_1_1/impl_1_1/routing/ram_true_dp_dc_512x32_post_synth.route
Circuit SDC file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Memory_Designs/ram_true_dp_dc_512x32/results_dir/ram_true_dp_dc_512x32/run_1/synth_1_1/impl_1_1/packing/ram_true_dp_dc_512x32_openfpga.sdc
Vpr floorplanning constraints file: not specified

Packer: ENABLED
Placer: ENABLED
Router: ENABLED
Analysis: ENABLED

VPR was run with the following options:

NetlistOpts.abosrb_buffer_luts            : false
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: true
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: CRITICALITY_TIMING_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.constraints_file: No constraints file given
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.place_chan_width: 160
PlacerOpts.inner_loop_recompute_divider: 1
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlacerOpts.delay_offset: 0.000000
PlacerOpts.delay_ramp_delta_threshold: -1
PlacerOpts.delay_ramp_slope: 0.000000
PlacerOpts.tsu_rel_margin: 1.000000
PlacerOpts.tsu_abs_margin: 0.000000
PlacerOpts.post_place_timing_report_file: ram_true_dp_dc_512x32_post_place_timing.rpt
PlacerOpts.allowed_tiles_for_delay_model: 
PlacerOpts.delay_model_reducer: MIN
PlacerOpts.delay_model_type: DELTA
PlacerOpts.rlim_escape_fraction: 0.000000
PlacerOpts.move_stats_file: 
PlacerOpts.placement_saves_per_temperature: 0
PlacerOpts.effort_scaling: CIRCUIT
PlacerOpts.place_delta_delay_matrix_calculation_method: DIJKSTRA_EXPANSION
PlaceOpts.seed: 0
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 0.500000

RouterOpts.route_type: DETAILED
RouterOpts.flat_routing: false
RouterOpts.has_choking_spot: false
RouterOpts.router_algorithm: TIMING_DRIVEN
RouterOpts.base_cost_type: DELAY_NORMALIZED_LENGTH
RouterOpts.fixed_channel_width: 160
RouterOpts.check_route: FULL
RouterOpts.trim_empty_chan: false
RouterOpts.trim_obs_chan: false
RouterOpts.acc_fac: 1.000000
RouterOpts.bb_factor: 3
RouterOpts.bend_cost: 0.000000
RouterOpts.first_iter_pres_fac: 0.000000
RouterOpts.initial_pres_fac: 0.500000
RouterOpts.pres_fac_mult: 1.300000
RouterOpts.max_router_iterations: 1500
RouterOpts.min_incremental_reroute_fanout: 16
RouterOpts.do_check_rr_graph: true
RouterOpts.verify_binary_search: false
RouterOpts.min_channel_width_hint: 0
RouterOpts.read_rr_edge_metadata: false
RouterOpts.exit_after_first_routing_iteration: false
RouterOpts.astar_fac: 1.200000
RouterOpts.router_profiler_astar_fac: 1.200000
RouterOpts.criticality_exp: 1.000000
RouterOpts.max_criticality: 0.990000
RouterOpts.init_wirelength_abort_threshold: 0.850000
RouterOpts.save_routing_per_iteration: false
RouterOpts.congested_routing_iteration_threshold_frac: 1.000000
RouterOpts.high_fanout_threshold: 64
RouterOpts.router_debug_net: -2
RouterOpts.router_debug_sink_rr: -2
RouterOpts.router_debug_iteration: -2
RouterOpts.max_convergence_count: 1
RouterOpts.reconvergence_cpd_threshold: 0.990000
RouterOpts.update_lower_bound_delays: true
RouterOpts.first_iteration_timing_report_file: 
RouterOpts.incr_reroute_delay_ripup: AUTO
RouterOpts.route_bb_update: DYNAMIC
RouterOpts.lookahead_type: MAP
RouterOpts.initial_timing: LOOKAHEAD
RouterOpts.router_heap: BINARY_HEAP
RouterOpts.routing_failure_predictor = SAFE
RouterOpts.routing_budgets_algorithm = DISABLE

AnalysisOpts.gen_post_synthesis_netlist: true
AnalysisOpts.timing_report_npaths: 100
AnalysisOpts.timing_report_skew: false
AnalysisOpts.echo_dot_timing_graph_node: -1
AnalysisOpts.timing_report_detail: DETAILED_ROUTING
AnalysisOpts.post_synth_netlist_unconn_input_handling: GND
AnalysisOpts.post_synth_netlist_unconn_output_handling: UNCONNECTED

# Building complex block graph
Warning 75: clb[0].sr_in[0] unconnected pin in architecture.
Warning 76: clb[0].sr_out[0] unconnected pin in architecture.
Warning 77: dsp[0].sr_in[0] unconnected pin in architecture.
Warning 78: dsp[0].sr_in[1] unconnected pin in architecture.
Warning 79: dsp[0].sr_in[2] unconnected pin in architecture.
Warning 80: dsp[0].sr_out[0] unconnected pin in architecture.
Warning 81: dsp[0].sr_out[1] unconnected pin in architecture.
Warning 82: dsp[0].sr_out[2] unconnected pin in architecture.
Warning 83: bram[0].sr_in[0] unconnected pin in architecture.
Warning 84: bram[0].sr_in[1] unconnected pin in architecture.
Warning 85: bram[0].sr_in[2] unconnected pin in architecture.
Warning 86: bram[0].sr_in[3] unconnected pin in architecture.
Warning 87: bram[0].sr_in[4] unconnected pin in architecture.
Warning 88: bram[0].sr_in[5] unconnected pin in architecture.
Warning 89: bram[0].plr_i[0] unconnected pin in architecture.
Warning 90: bram[0].plr_i[1] unconnected pin in architecture.
Warning 91: bram[0].plr_i[2] unconnected pin in architecture.
Warning 92: bram[0].plr_i[3] unconnected pin in architecture.
Warning 93: bram[0].plr_i[4] unconnected pin in architecture.
Warning 94: bram[0].plr_i[5] unconnected pin in architecture.
Warning 95: bram[0].plr_i[6] unconnected pin in architecture.
Warning 96: bram[0].plr_i[7] unconnected pin in architecture.
Warning 97: bram[0].plr_i[8] unconnected pin in architecture.
Warning 98: bram[0].plr_i[9] unconnected pin in architecture.
Warning 99: bram[0].plr_i[10] unconnected pin in architecture.
Warning 100: bram[0].plr_i[11] unconnected pin in architecture.
Warning 101: bram[0].plr_i[12] unconnected pin in architecture.
Warning 102: bram[0].plr_i[13] unconnected pin in architecture.
Warning 103: bram[0].plr_i[14] unconnected pin in architecture.
Warning 104: bram[0].plr_i[15] unconnected pin in architecture.
Warning 105: bram[0].plr_i[16] unconnected pin in architecture.
Warning 106: bram[0].plr_i[17] unconnected pin in architecture.
Warning 107: bram[0].plr_i[18] unconnected pin in architecture.
Warning 108: bram[0].plr_i[19] unconnected pin in architecture.
Warning 109: bram[0].plr_i[20] unconnected pin in architecture.
Warning 110: bram[0].plr_i[21] unconnected pin in architecture.
Warning 111: bram[0].plr_i[22] unconnected pin in architecture.
Warning 112: bram[0].plr_i[23] unconnected pin in architecture.
Warning 113: bram[0].plr_i[24] unconnected pin in architecture.
Warning 114: bram[0].plr_i[25] unconnected pin in architecture.
Warning 115: bram[0].plr_i[26] unconnected pin in architecture.
Warning 116: bram[0].plr_i[27] unconnected pin in architecture.
Warning 117: bram[0].plr_i[28] unconnected pin in architecture.
Warning 118: bram[0].plr_i[29] unconnected pin in architecture.
Warning 119: bram[0].plr_i[30] unconnected pin in architecture.
Warning 120: bram[0].plr_i[31] unconnected pin in architecture.
Warning 121: bram[0].plr_i[32] unconnected pin in architecture.
Warning 122: bram[0].plr_i[33] unconnected pin in architecture.
Warning 123: bram[0].plr_i[34] unconnected pin in architecture.
Warning 124: bram[0].plr_i[35] unconnected pin in architecture.
Warning 125: bram[0].sr_out[0] unconnected pin in architecture.
Warning 126: bram[0].sr_out[1] unconnected pin in architecture.
Warning 127: bram[0].sr_out[2] unconnected pin in architecture.
Warning 128: bram[0].sr_out[3] unconnected pin in architecture.
Warning 129: bram[0].sr_out[4] unconnected pin in architecture.
Warning 130: bram[0].sr_out[5] unconnected pin in architecture.
Warning 131: bram[0].plr_o[0] unconnected pin in architecture.
Warning 132: bram[0].plr_o[1] unconnected pin in architecture.
Warning 133: bram[0].plr_o[2] unconnected pin in architecture.
Warning 134: bram[0].plr_o[3] unconnected pin in architecture.
Warning 135: bram[0].plr_o[4] unconnected pin in architecture.
Warning 136: bram[0].plr_o[5] unconnected pin in architecture.
Warning 137: bram[0].plr_o[6] unconnected pin in architecture.
Warning 138: bram[0].plr_o[7] unconnected pin in architecture.
Warning 139: bram[0].plr_o[8] unconnected pin in architecture.
Warning 140: bram[0].plr_o[9] unconnected pin in architecture.
Warning 141: bram[0].plr_o[10] unconnected pin in architecture.
Warning 142: bram[0].plr_o[11] unconnected pin in architecture.
Warning 143: bram[0].plr_o[12] unconnected pin in architecture.
Warning 144: bram[0].plr_o[13] unconnected pin in architecture.
Warning 145: bram[0].plr_o[14] unconnected pin in architecture.
Warning 146: bram[0].plr_o[15] unconnected pin in architecture.
Warning 147: bram[0].plr_o[16] unconnected pin in architecture.
Warning 148: bram[0].plr_o[17] unconnected pin in architecture.
Warning 149: bram[0].plr_o[18] unconnected pin in architecture.
Warning 150: bram[0].plr_o[19] unconnected pin in architecture.
Warning 151: bram[0].plr_o[20] unconnected pin in architecture.
Warning 152: bram[0].plr_o[21] unconnected pin in architecture.
Warning 153: bram[0].plr_o[22] unconnected pin in architecture.
Warning 154: bram[0].plr_o[23] unconnected pin in architecture.
Warning 155: bram[0].plr_o[24] unconnected pin in architecture.
Warning 156: bram[0].plr_o[25] unconnected pin in architecture.
Warning 157: bram[0].plr_o[26] unconnected pin in architecture.
Warning 158: bram[0].plr_o[27] unconnected pin in architecture.
Warning 159: bram[0].plr_o[28] unconnected pin in architecture.
Warning 160: bram[0].plr_o[29] unconnected pin in architecture.
Warning 161: bram[0].plr_o[30] unconnected pin in architecture.
Warning 162: bram[0].plr_o[31] unconnected pin in architecture.
Warning 163: bram[0].plr_o[32] unconnected pin in architecture.
Warning 164: bram[0].plr_o[33] unconnected pin in architecture.
Warning 165: bram[0].plr_o[34] unconnected pin in architecture.
Warning 166: bram[0].plr_o[35] unconnected pin in architecture.
# Building complex block graph took 0.04 seconds (max_rss 18.1 MiB, delta_rss +5.7 MiB)
Circuit file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Memory_Designs/ram_true_dp_dc_512x32/results_dir/ram_true_dp_dc_512x32/run_1/synth_1_1/synthesis/ram_true_dp_dc_512x32_post_synth.v
# Load circuit
Found constant-zero generator '$false'
Found constant-one generator '$true'
Found constant-zero generator '$undef'
# Load circuit took 0.05 seconds (max_rss 25.3 MiB, delta_rss +7.2 MiB)
# Clean circuit
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 0
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 270
Swept block(s)      : 262
Constant Pins Marked: 0
# Clean circuit took 0.00 seconds (max_rss 25.3 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.00 seconds (max_rss 25.3 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 25.3 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 286
    .input   :      86
    .output  :      64
    0-LUT    :       3
    6-LUT    :      66
    RS_TDP36K:       1
    dffre    :      66
  Nets  : 285
    Avg Fanout:     2.4
    Max Fanout:   132.0
    Min Fanout:     1.0
  Netlist Clocks: 2
# Build Timing Graph
  Timing Graph Nodes: 959
  Timing Graph Edges: 1344
  Timing Graph Levels: 6
# Build Timing Graph took 0.00 seconds (max_rss 25.3 MiB, delta_rss +0.0 MiB)
Netlist contains 2 clocks
  Netlist Clock 'clkA' Fanout: 35 pins (3.6%), 34 blocks (11.9%)
  Netlist Clock 'clkB' Fanout: 35 pins (3.6%), 34 blocks (11.9%)
# Load Timing Constraints

SDC file '/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Memory_Designs/ram_true_dp_dc_512x32/results_dir/ram_true_dp_dc_512x32/run_1/synth_1_1/impl_1_1/packing/ram_true_dp_dc_512x32_openfpga.sdc' contained no SDC commands
Setting default timing constraints:
   * constrain all primay inputs and primary outputs on a virtual external clock 'virtual_io_clock'
   * optimize all netlist and virtual clocks to run as fast as possible
   * ignore cross netlist clock domain timing paths
Timing constraints created 3 clocks
  Constrained Clock 'virtual_io_clock' (Virtual Clock)
  Constrained Clock 'clkA' Source: 'clkA.inpad[0]'
  Constrained Clock 'clkB' Source: 'clkB.inpad[0]'

# Load Timing Constraints took 0.01 seconds (max_rss 25.3 MiB, delta_rss +0.0 MiB)
# Load packing
Begin loading packed FPGA netlist file.
Netlist generated from file '/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Memory_Designs/ram_true_dp_dc_512x32/results_dir/ram_true_dp_dc_512x32/run_1/synth_1_1/impl_1_1/packing/ram_true_dp_dc_512x32_post_synth.net'.
Detected 3 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 0.06 seconds).
# Load packing took 0.08 seconds (max_rss 63.4 MiB, delta_rss +38.1 MiB)
Warning 167: Netlist contains 0 global net to non-global architecture pin connections

Pb types usage...
  io             : 150
   io_output     : 64
    outpad       : 64
   io_input      : 86
    inpad        : 86
  clb            : 10
   clb_lr        : 10
    fle          : 68
     ble5        : 135
      lut5       : 69
       lut       : 69
      ff         : 66
       DFFRE     : 66
  bram           : 1
   bram_lr       : 1
    mem_36K      : 1

# Create Device
## Build Device Grid
FPGA sized to 106 x 70: 7420 grid tiles (castor104x68_heterogeneous)

Resource usage...
	Netlist
		150	blocks of type: io
	Architecture
		7344	blocks of type: io_top
		4896	blocks of type: io_right
		7344	blocks of type: io_bottom
		4896	blocks of type: io_left
	Netlist
		10	blocks of type: clb
	Architecture
		5676	blocks of type: clb
	Netlist
		0	blocks of type: dsp
	Architecture
		176	blocks of type: dsp
	Netlist
		1	blocks of type: bram
	Architecture
		176	blocks of type: bram

Device Utilization: 0.00 (target 1.00)
	Physical Tile io_top:
	Block Utilization: 0.02 Logical Block: io
	Physical Tile io_right:
	Block Utilization: 0.03 Logical Block: io
	Physical Tile io_bottom:
	Block Utilization: 0.02 Logical Block: io
	Physical Tile io_left:
	Block Utilization: 0.03 Logical Block: io
	Physical Tile clb:
	Block Utilization: 0.00 Logical Block: clb
	Physical Tile dsp:
	Block Utilization: 0.00 Logical Block: dsp
	Physical Tile bram:
	Block Utilization: 0.01 Logical Block: bram

## Build Device Grid took 0.00 seconds (max_rss 64.0 MiB, delta_rss +0.0 MiB)
Warning 168: Tileable routing resource graph does not support clock modeling yet! Related options are ignored...
## Build tileable routing resource graph
X-direction routing channel width is 160
Y-direction routing channel width is 160
Warning 169: Sized nonsensical R=0 transistor to minimum width
Warning 170: Sized nonsensical R=0 transistor to minimum width
Warning 171: Sized nonsensical R=0 transistor to minimum width
Warning 172: Sized nonsensical R=0 transistor to minimum width
## Build tileable routing resource graph took 34.93 seconds (max_rss 1092.6 MiB, delta_rss +1028.6 MiB)
  RR Graph Nodes: 2990612
  RR Graph Edges: 15228438
# Create Device took 36.45 seconds (max_rss 1092.6 MiB, delta_rss +1028.6 MiB)

# Load Placement
Reading /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Memory_Designs/ram_true_dp_dc_512x32/results_dir/ram_true_dp_dc_512x32/run_1/synth_1_1/impl_1_1/placement/ram_true_dp_dc_512x32_post_synth.place.

Successfully read /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Memory_Designs/ram_true_dp_dc_512x32/results_dir/ram_true_dp_dc_512x32/run_1/synth_1_1/impl_1_1/placement/ram_true_dp_dc_512x32_post_synth.place.

# Load Placement took 0.31 seconds (max_rss 1092.6 MiB, delta_rss +0.0 MiB)

# Computing router lookahead map
## Computing wire lookahead
## Computing wire lookahead took 85.89 seconds (max_rss 1092.6 MiB, delta_rss +0.0 MiB)
## Computing src/opin lookahead
Warning 173: Found no more sample locations for SOURCE in io_top
Warning 174: Found no more sample locations for OPIN in io_top
Warning 175: Found no more sample locations for SOURCE in io_right
Warning 176: Found no more sample locations for OPIN in io_right
Warning 177: Found no more sample locations for SOURCE in io_bottom
Warning 178: Found no more sample locations for OPIN in io_bottom
Warning 179: Found no more sample locations for SOURCE in io_left
Warning 180: Found no more sample locations for OPIN in io_left
Warning 181: Found no more sample locations for SOURCE in clb
Warning 182: Found no more sample locations for OPIN in clb
Warning 183: Found no more sample locations for SOURCE in dsp
Warning 184: Found no more sample locations for SOURCE in bram
## Computing src/opin lookahead took 0.27 seconds (max_rss 1092.6 MiB, delta_rss +0.0 MiB)
# Computing router lookahead map took 86.16 seconds (max_rss 1092.6 MiB, delta_rss +0.0 MiB)
# Routing
RR graph channel widths unchanged, skipping RR graph rebuild
Confirming router algorithm: TIMING_DRIVEN.
## Initializing router criticalities
Initial Net Connection Criticality Histogram:
[        0:      0.1)  34 ( 10.5%) |**************
[      0.1:      0.2)   2 (  0.6%) |*
[      0.2:      0.3)  16 (  4.9%) |*******
[      0.3:      0.4)  22 (  6.8%) |*********
[      0.4:      0.5)  22 (  6.8%) |*********
[      0.5:      0.6)  13 (  4.0%) |*****
[      0.6:      0.7)  16 (  4.9%) |*******
[      0.7:      0.8)  31 (  9.6%) |*************
[      0.8:      0.9)  54 ( 16.7%) |**********************
[      0.9:        1) 114 ( 35.2%) |***********************************************
## Initializing router criticalities took 0.01 seconds (max_rss 1092.6 MiB, delta_rss +0.0 MiB)
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
Iter   Time    pres  BBs    Heap  Re-Rtd  Re-Rtd Overused RR Nodes      Wirelength      CPD       sTNS       sWNS       hTNS       hWNS Est Succ
      (sec)     fac Updt    push    Nets   Conns                                       (ns)       (ns)       (ns)       (ns)       (ns)     Iter
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
   1    0.1     0.0    0  252999     240     312     201 ( 0.007%)    8440 ( 0.4%)    5.996     -476.0     -5.996      0.000      0.000      N/A
   2    0.1     0.5    6  149309     140     195     117 ( 0.004%)    8425 ( 0.4%)    6.079     -475.5     -6.079      0.000      0.000      N/A
   3    0.1     0.6    0  117002     108     162      69 ( 0.002%)    8471 ( 0.4%)    6.079     -475.6     -6.079      0.000      0.000      N/A
   4    0.1     0.8    0   97211      95     148      44 ( 0.001%)    8482 ( 0.4%)    6.023     -476.0     -6.023      0.000      0.000      N/A
   5    0.0     1.1    0   72240      74     121      28 ( 0.001%)    8481 ( 0.4%)    5.996     -476.3     -5.996      0.000      0.000      N/A
   6    0.0     1.4    0   45630      47      79      25 ( 0.001%)    8481 ( 0.4%)    5.996     -476.7     -5.996      0.000      0.000      N/A
   7    0.0     1.9    0   28035      35      52      17 ( 0.001%)    8501 ( 0.4%)    5.996     -477.6     -5.996      0.000      0.000      N/A
   8    0.0     2.4    0   22633      24      43       8 ( 0.000%)    8523 ( 0.4%)    5.996     -479.0     -5.996      0.000      0.000      N/A
   9    0.0     3.1    0    5839      12      29       4 ( 0.000%)    8521 ( 0.4%)    5.996     -478.6     -5.996      0.000      0.000      N/A
  10    0.0     4.1    0   13971       7      16       2 ( 0.000%)    8524 ( 0.4%)    5.996     -478.8     -5.996      0.000      0.000       12
  11    0.0     5.3    0    1317       4      12       2 ( 0.000%)    8524 ( 0.4%)    5.996     -478.8     -5.996      0.000      0.000       11
  12    0.0     6.9    0    1398       4      12       1 ( 0.000%)    8527 ( 0.4%)    5.996     -478.9     -5.996      0.000      0.000       12
  13    0.0     9.0    0     490       2       9       0 ( 0.000%)    8527 ( 0.4%)    5.996     -478.9     -5.996      0.000      0.000       12
Restoring best routing
Critical path: 5.99649 ns
Successfully routed after 13 routing iterations.
Final Net Connection Criticality Histogram:
[        0:      0.1)  34 ( 10.5%) |**************
[      0.1:      0.2)   0 (  0.0%) |
[      0.2:      0.3)  13 (  4.0%) |*****
[      0.3:      0.4)  32 (  9.9%) |*************
[      0.4:      0.5)  23 (  7.1%) |**********
[      0.5:      0.6)   8 (  2.5%) |***
[      0.6:      0.7)  18 (  5.6%) |*******
[      0.7:      0.8)  33 ( 10.2%) |**************
[      0.8:      0.9)  50 ( 15.4%) |*********************
[      0.9:        1) 113 ( 34.9%) |***********************************************
Router Stats: total_nets_routed: 792 total_connections_routed: 1190 total_heap_pushes: 808074 total_heap_pops: 196024 total_internal_heap_pushes: 0 total_internal_heap_pops: 0 total_external_heap_pushes: 808074 total_external_heap_pops: 196024 total_external_SOURCE_pushes: 1190 total_external_SOURCE_pops: 955 total_internal_SOURCE_pushes: 0 total_internal_SOURCE_pops: 0 rt_node_SOURCE_pushes: 1190 rt_node_SOURCE_high_fanout_pushes: 0 rt_node_SOURCE_entire_tree_pushes: 1190 total_external_SINK_pushes: 15809 total_external_SINK_pops: 14994 total_internal_SINK_pushes: 0 total_internal_SINK_pops: 0 rt_node_SINK_pushes: 0 rt_node_SINK_high_fanout_pushes: 0 rt_node_SINK_entire_tree_pushes: 0 total_external_IPIN_pushes: 28624 total_external_IPIN_pops: 26502 total_internal_IPIN_pushes: 0 total_internal_IPIN_pops: 0 rt_node_IPIN_pushes: 0 rt_node_IPIN_high_fanout_pushes: 0 rt_node_IPIN_entire_tree_pushes: 0 total_external_OPIN_pushes: 1190 total_external_OPIN_pops: 1040 total_internal_OPIN_pushes: 0 total_internal_OPIN_pops: 0 rt_node_OPIN_pushes: 398 rt_node_OPIN_high_fanout_pushes: 0 rt_node_OPIN_entire_tree_pushes: 398 total_external_CHANX_pushes: 371022 total_external_CHANX_pops: 80287 total_internal_CHANX_pushes: 0 total_internal_CHANX_pops: 0 rt_node_CHANX_pushes: 2597 rt_node_CHANX_high_fanout_pushes: 0 rt_node_CHANX_entire_tree_pushes: 2597 total_external_CHANY_pushes: 390239 total_external_CHANY_pops: 72246 total_internal_CHANY_pushes: 0 total_internal_CHANY_pops: 0 rt_node_CHANY_pushes: 1829 rt_node_CHANY_high_fanout_pushes: 0 rt_node_CHANY_entire_tree_pushes: 1829 total_number_of_adding_all_rt: 8188 total_number_of_adding_high_fanout_rt: 0 total_number_of_adding_all_rt_from_calling_high_fanout_rt: 0 
# Routing took 0.65 seconds (max_rss 1092.6 MiB, delta_rss +0.0 MiB)

Checking to ensure routing is legal...
# Checking to ensure non-configurable edges are legal
# Checking to ensure non-configurable edges are legal took 0.08 seconds (max_rss 1092.6 MiB, delta_rss +0.0 MiB)
Completed routing consistency check successfully.

Serial number (magic cookie) for the routing is: 854903210
Circuit successfully routed with a channel width factor of 160.
# Synchronize the packed netlist to routing optimization
## Annotating rr_node with routed nets
## Annotating rr_node with routed nets took 0.00 seconds (max_rss 1092.6 MiB, delta_rss +0.0 MiB)
Found 338 mismatches between routing and packing results.
Fixed 225 routing traces due to mismatch between routing and packing results.
# Synchronize the packed netlist to routing optimization took 0.01 seconds (max_rss 1092.6 MiB, delta_rss +0.0 MiB)
Warning 185: All 2 clocks will be treated as global.
Clustering Statistics: 
----------   --------   ------------------------------------   --------------------------
Block Type   # Blocks   Avg. # of input clocks and pins used   Avg. # of output pins used
----------   --------   ------------------------------------   --------------------------
     EMPTY          0                                      0                            0   
        io        150                               0.426667                     0.573333   
       clb         10                                   15.9                          9.2   
       dsp          0                                      0                            0   
      bram          1                                    101                           64   
Absorbed logical nets 43 out of 285 nets, 242 nets not absorbed.


Average number of bends per net: 8.21667  Maximum # of bends: 47

Number of global nets: 2
Number of routed nets (nonglobal): 240
Wire length results (in units of 1 clb segments)...
	Total wirelength: 8527, average net length: 35.5292
	Maximum net length: 151

Wire length results in terms of physical segments...
	Total wiring segments used: 2766, average wire segments per net: 11.5250
	Maximum segments used by a net: 50
	Total local nets with reserved CLB opins: 0
Total number of nets absorbed: 0

Routing channel utilization histogram:
[        1:      inf)     0 (  0.0%) |
[      0.9:        1)     0 (  0.0%) |
[      0.8:      0.9)     0 (  0.0%) |
[      0.7:      0.8)     0 (  0.0%) |
[      0.5:      0.6)     0 (  0.0%) |
[      0.4:      0.5)     0 (  0.0%) |
[      0.3:      0.4)     0 (  0.0%) |
[      0.2:      0.3)     4 (  0.0%) |
[      0.1:      0.2)    30 (  0.2%) |
[        0:      0.1) 14456 ( 99.8%) |*********************************************
Maximum routing channel utilization:      0.23 at (7,32)

X - Directed channels:   j max occ ave occ capacity
                      ---- ------- ------- --------
                         0       1   0.038      160
                         1       2   0.151      160
                         2       3   0.198      160
                         3       2   0.415      160
                         4       3   0.623      160
                         5       3   0.575      160
                         6       7   1.528      160
                         7       4   1.094      160
                         8       4   1.349      160
                         9       5   1.019      160
                        10       5   1.736      160
                        11       4   1.132      160
                        12       5   1.472      160
                        13       7   2.217      160
                        14       6   2.217      160
                        15       7   1.623      160
                        16       7   1.396      160
                        17       8   2.245      160
                        18       4   1.000      160
                        19       6   1.396      160
                        20       8   1.283      160
                        21       8   2.009      160
                        22       4   0.434      160
                        23       2   0.302      160
                        24       9   0.462      160
                        25       7   1.075      160
                        26       6   0.519      160
                        27       5   0.368      160
                        28      10   1.113      160
                        29      23   1.708      160
                        30      22   1.623      160
                        31      14   0.604      160
                        32      37   1.670      160
                        33      30   1.189      160
                        34      34   1.396      160
                        35      28   0.858      160
                        36      16   0.528      160
                        37       6   0.170      160
                        38      19   0.566      160
                        39       6   0.292      160
                        40       5   0.198      160
                        41       4   0.142      160
                        42       5   0.208      160
                        43       6   0.198      160
                        44       9   0.283      160
                        45       5   0.189      160
                        46       2   0.057      160
                        47       4   0.104      160
                        48       6   0.179      160
                        49       5   0.170      160
                        50       4   0.085      160
                        51       4   0.113      160
                        52       3   0.066      160
                        53       2   0.047      160
                        54       8   0.226      160
                        55       5   0.179      160
                        56       3   0.066      160
                        57       2   0.028      160
                        58       4   0.113      160
                        59       2   0.038      160
                        60       2   0.038      160
                        61       0   0.000      160
                        62       4   0.066      160
                        63       1   0.019      160
                        64       4   0.075      160
                        65       1   0.038      160
                        66       2   0.047      160
                        67       0   0.000      160
                        68       0   0.000      160
Y - Directed channels:   i max occ ave occ capacity
                      ---- ------- ------- --------
                         0       6   0.871      160
                         1      15   6.014      160
                         2      12   3.514      160
                         3      19   5.843      160
                         4      34   7.271      160
                         5      14   4.143      160
                         6      24   4.129      160
                         7      80   4.929      160
                         8       5   0.271      160
                         9       3   0.143      160
                        10      22   1.000      160
                        11       3   0.214      160
                        12       5   0.343      160
                        13      17   1.129      160
                        14       4   0.171      160
                        15       0   0.000      160
                        16       6   0.314      160
                        17      12   0.814      160
                        18       1   0.171      160
                        19       2   0.114      160
                        20       4   0.429      160
                        21       8   0.657      160
                        22       1   0.129      160
                        23       3   0.243      160
                        24       5   0.443      160
                        25       8   0.600      160
                        26       1   0.171      160
                        27       4   0.286      160
                        28       5   0.429      160
                        29       7   0.514      160
                        30       2   0.071      160
                        31       4   0.200      160
                        32       4   0.329      160
                        33       4   0.371      160
                        34       1   0.057      160
                        35       4   0.186      160
                        36       3   0.214      160
                        37       3   0.343      160
                        38       1   0.057      160
                        39       3   0.186      160
                        40       2   0.171      160
                        41       2   0.129      160
                        42       1   0.086      160
                        43       2   0.171      160
                        44       1   0.171      160
                        45       2   0.114      160
                        46       2   0.043      160
                        47       1   0.086      160
                        48       1   0.086      160
                        49       2   0.100      160
                        50       2   0.057      160
                        51       2   0.086      160
                        52       2   0.129      160
                        53       1   0.043      160
                        54       1   0.071      160
                        55       1   0.057      160
                        56       1   0.071      160
                        57       1   0.014      160
                        58       1   0.071      160
                        59       1   0.114      160
                        60       2   0.100      160
                        61       1   0.029      160
                        62       1   0.029      160
                        63       2   0.114      160
                        64       2   0.114      160
                        65       1   0.014      160
                        66       1   0.114      160
                        67       1   0.071      160
                        68       1   0.071      160
                        69       2   0.029      160
                        70       2   0.114      160
                        71       1   0.043      160
                        72       2   0.086      160
                        73       1   0.086      160
                        74       1   0.043      160
                        75       2   0.114      160
                        76       1   0.029      160
                        77       1   0.057      160
                        78       1   0.014      160
                        79       1   0.057      160
                        80       1   0.029      160
                        81       3   0.329      160
                        82       1   0.014      160
                        83       1   0.014      160
                        84       1   0.029      160
                        85       1   0.071      160
                        86       1   0.029      160
                        87       1   0.057      160
                        88       1   0.057      160
                        89       1   0.043      160
                        90       2   0.143      160
                        91       1   0.014      160
                        92       2   0.271      160
                        93       2   0.086      160
                        94       1   0.043      160
                        95       1   0.057      160
                        96       1   0.171      160
                        97       3   0.471      160
                        98       1   0.043      160
                        99       0   0.000      160
                       100       3   0.543      160
                       101       2   0.171      160
                       102       1   0.029      160
                       103       1   0.014      160
                       104       8   1.086      160

Total tracks in x-direction: 11040, in y-direction: 16800

Logic area (in minimum width transistor areas, excludes I/Os and empty grid tiles)...
	Total logic block area (Warning, need to add pitch of routing to blocks with height > 3): 4.98776e+08
	Total used logic block area: 1.08694e+06

Routing area (in minimum width transistor areas)...
	Total routing area: 9.40852e+07, per logic tile: 12679.9

Total Number of Wiring Segments by Direction: direction length number
                                              --------- ------ -------
                                                      X      1 229632
                                                      Y      1 228480
                                                      X      4 236256
                                                      Y      4 238560

X - Directed Wiring Segment usage by length: length utilization
                                             ------ -----------
                                            1     0.00176
                                            4     0.00463

Y - Directed Wiring Segment usage by length: length utilization
                                             ------ -----------
                                            1     0.00184
                                            4     0.00355

Segment usage by type (index): name type utilization
                               ---- ---- -----------
                                 L1    0      0.0018
                                 L4    1     0.00409

Final hold Worst Negative Slack (hWNS): 0 ns
Final hold Total Negative Slack (hTNS): 0 ns

Final hold slack histogram:
[  3.3e-10:  8.5e-10) 114 ( 46.3%) |***********************************************
[  8.5e-10:  1.4e-09)  47 ( 19.1%) |*******************
[  1.4e-09:  1.9e-09)  42 ( 17.1%) |*****************
[  1.9e-09:  2.4e-09)  13 (  5.3%) |*****
[  2.4e-09:  2.9e-09)   0 (  0.0%) |
[  2.9e-09:  3.4e-09)   0 (  0.0%) |
[  3.4e-09:    4e-09)   0 (  0.0%) |
[    4e-09:  4.5e-09)   1 (  0.4%) |
[  4.5e-09:    5e-09)  25 ( 10.2%) |**********
[    5e-09:  5.5e-09)   4 (  1.6%) |**

Final intra-domain worst hold slacks per constraint:
  clkA to clkA worst hold slack: 0.353722 ns
  clkB to clkB worst hold slack: 0.353722 ns

Final inter-domain worst hold slacks per constraint:
  virtual_io_clock to clkA worst hold slack: 0.650823 ns
  virtual_io_clock to clkB worst hold slack: 0.328456 ns
  clkA to virtual_io_clock worst hold slack: 1.30789 ns
  clkB to virtual_io_clock worst hold slack: 2.21323 ns

Final critical path delay (least slack): 5.99649 ns
Final setup Worst Negative Slack (sWNS): -5.99649 ns
Final setup Total Negative Slack (sTNS): -478.886 ns

Final setup slack histogram:
[   -6e-09: -5.4e-09) 29 ( 11.8%) |****************
[ -5.4e-09: -4.9e-09)  1 (  0.4%) |*
[ -4.9e-09: -4.3e-09)  0 (  0.0%) |
[ -4.3e-09: -3.8e-09)  0 (  0.0%) |
[ -3.8e-09: -3.2e-09)  0 (  0.0%) |
[ -3.2e-09: -2.7e-09)  9 (  3.7%) |*****
[ -2.7e-09: -2.1e-09) 24 (  9.8%) |*************
[ -2.1e-09: -1.6e-09) 34 ( 13.8%) |******************
[ -1.6e-09:   -1e-09) 89 ( 36.2%) |************************************************
[   -1e-09: -4.7e-10) 60 ( 24.4%) |********************************

Final intra-domain critical path delays (CPDs):
  clkA to clkA CPD: 1.61968 ns (617.407 MHz)
  clkB to clkB CPD: 1.76547 ns (566.423 MHz)

Final inter-domain critical path delays (CPDs):
  virtual_io_clock to clkA CPD: 2.40225 ns (416.277 MHz)
  virtual_io_clock to clkB CPD: 2.36554 ns (422.736 MHz)
  clkA to virtual_io_clock CPD: 2.87415 ns (347.929 MHz)
  clkB to virtual_io_clock CPD: 5.99649 ns (166.764 MHz)

Final intra-domain worst setup slacks per constraint:
  clkA to clkA worst setup slack: -1.61968 ns
  clkB to clkB worst setup slack: -1.76547 ns

Final inter-domain worst setup slacks per constraint:
  virtual_io_clock to clkA worst setup slack: -2.40225 ns
  virtual_io_clock to clkB worst setup slack: -2.36554 ns
  clkA to virtual_io_clock worst setup slack: -2.87415 ns
  clkB to virtual_io_clock worst setup slack: -5.99649 ns

Final geomean non-virtual intra-domain period: 1.691 ns (591.366 MHz)
Final fanout-weighted geomean non-virtual intra-domain period: 0.845498 ns (1182.74 MHz)

Writing Implementation Netlist: ram_true_dp_dc_512x32_post_synthesis.v
Writing Implementation Netlist: ram_true_dp_dc_512x32_post_synthesis.blif
Writing Implementation SDF    : ram_true_dp_dc_512x32_post_synthesis.sdf
Incr Slack updates 1 in 3.6642e-05 sec
Full Max Req/Worst Slack updates 1 in 2.1851e-05 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 4.3186e-05 sec
Flow timing analysis took 0.0318231 seconds (0.0296137 STA, 0.00220935 slack) (15 full updates: 0 setup, 0 hold, 15 combined).
VPR succeeded
The entire flow of VPR took 124.95 seconds (max_rss 1092.6 MiB)
Incr Slack updates 14 in 0.000467497 sec
Full Max Req/Worst Slack updates 5 in 0.000107472 sec
Incr Max Req/Worst Slack updates 9 in 0.000219287 sec
Incr Criticality updates 4 in 0.00013885 sec
Full Criticality updates 10 in 0.000436919 sec
