Analysis & Synthesis report for digital_clock
Tue Jun 01 22:44:24 2021
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages
  6. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Failed - Tue Jun 01 22:44:24 2021           ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; digital_clock                               ;
; Top-level Entity Name              ; digital_clock                               ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; N/A until Partition Merge                   ;
;     Total combinational functions  ; N/A until Partition Merge                   ;
;     Dedicated logic registers      ; N/A until Partition Merge                   ;
; Total registers                    ; N/A until Partition Merge                   ;
; Total pins                         ; N/A until Partition Merge                   ;
; Total virtual pins                 ; N/A until Partition Merge                   ;
; Total memory bits                  ; N/A until Partition Merge                   ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                   ;
; Total PLLs                         ; N/A until Partition Merge                   ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE6E22C8        ;                    ;
; Top-level entity name                                            ; digital_clock      ; digital_clock      ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 6           ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Tue Jun 01 22:44:09 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off digital_clock -c digital_clock
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file digital_clock.v
    Info (12023): Found entity 1: digital_clock File: C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v Line: 1
Warning (12019): Can't analyze file -- file date.v is missing
Warning (12019): Can't analyze file -- file watch_date.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file bin2bcd.v
    Info (12023): Found entity 1: bin2bcd File: C:/intelFPGA_lite/Verilog_watch_second/bin2bcd.v Line: 1
Warning (12019): Can't analyze file -- file fsm.v is missing
Warning (12019): Can't analyze file -- file mode_aram.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file stopwatch.v
    Info (12023): Found entity 1: stopwatch File: C:/intelFPGA_lite/Verilog_watch_second/stopwatch.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file en_100hz.v
    Info (12023): Found entity 1: en_clk_100hz File: C:/intelFPGA_lite/Verilog_watch_second/en_100hz.v Line: 1
Warning (10236): Verilog HDL Implicit Net warning at digital_clock.v(36): created implicit net for "rstn" File: C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v Line: 36
Warning (10236): Verilog HDL Implicit Net warning at stopwatch.v(31): created implicit net for "tenMilSecond" File: C:/intelFPGA_lite/Verilog_watch_second/stopwatch.v Line: 31
Warning (10236): Verilog HDL Implicit Net warning at stopwatch.v(32): created implicit net for "oneMilSecond" File: C:/intelFPGA_lite/Verilog_watch_second/stopwatch.v Line: 32
Info (12127): Elaborating entity "digital_clock" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at digital_clock.v(34): object "data_sw0" assigned a value but never read File: C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v Line: 34
Info (10264): Verilog HDL Case Statement information at digital_clock.v(39): all case item expressions in this case statement are onehot File: C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v Line: 39
Warning (10240): Verilog HDL Always Construct warning at digital_clock.v(39): inferring latch(es) for variable "data_sw3", which holds its previous value in one or more paths through the always construct File: C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v Line: 39
Warning (10240): Verilog HDL Always Construct warning at digital_clock.v(39): inferring latch(es) for variable "data_sw2", which holds its previous value in one or more paths through the always construct File: C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v Line: 39
Warning (10240): Verilog HDL Always Construct warning at digital_clock.v(39): inferring latch(es) for variable "data_sw1", which holds its previous value in one or more paths through the always construct File: C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v Line: 39
Info (10041): Inferred latch for "data_sw1[0]" at digital_clock.v(39) File: C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v Line: 39
Info (10041): Inferred latch for "data_sw1[1]" at digital_clock.v(39) File: C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v Line: 39
Info (10041): Inferred latch for "data_sw1[2]" at digital_clock.v(39) File: C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v Line: 39
Info (10041): Inferred latch for "data_sw1[3]" at digital_clock.v(39) File: C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v Line: 39
Info (10041): Inferred latch for "data_sw2[0]" at digital_clock.v(39) File: C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v Line: 39
Info (10041): Inferred latch for "data_sw2[1]" at digital_clock.v(39) File: C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v Line: 39
Info (10041): Inferred latch for "data_sw2[2]" at digital_clock.v(39) File: C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v Line: 39
Info (10041): Inferred latch for "data_sw2[3]" at digital_clock.v(39) File: C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v Line: 39
Info (10041): Inferred latch for "data_sw3[0]" at digital_clock.v(39) File: C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v Line: 39
Info (10041): Inferred latch for "data_sw3[1]" at digital_clock.v(39) File: C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v Line: 39
Info (10041): Inferred latch for "data_sw3[2]" at digital_clock.v(39) File: C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v Line: 39
Info (10041): Inferred latch for "data_sw3[3]" at digital_clock.v(39) File: C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v Line: 39
Warning (12125): Using design file debouncer_clk.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: debouncer_clk File: C:/intelFPGA_lite/Verilog_watch_second/debouncer_clk.v Line: 2
Info (12128): Elaborating entity "debouncer_clk" for hierarchy "debouncer_clk:sw0" File: C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v Line: 63
Warning (12125): Using design file clk_div.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: clk_div File: C:/intelFPGA_lite/Verilog_watch_second/clk_div.v Line: 1
Info (12128): Elaborating entity "clk_div" for hierarchy "debouncer_clk:sw0|clk_div:U0" File: C:/intelFPGA_lite/Verilog_watch_second/debouncer_clk.v Line: 20
Warning (12125): Using design file d_ff.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: d_ff File: C:/intelFPGA_lite/Verilog_watch_second/d_ff.v Line: 1
Info (12128): Elaborating entity "d_ff" for hierarchy "debouncer_clk:sw0|d_ff:U1" File: C:/intelFPGA_lite/Verilog_watch_second/debouncer_clk.v Line: 27
Warning (12125): Using design file en_clk.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: en_clk File: C:/intelFPGA_lite/Verilog_watch_second/en_clk.v Line: 1
Info (12128): Elaborating entity "en_clk" for hierarchy "en_clk:U0" File: C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v Line: 84
Warning (12125): Using design file watch_time.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: watch_time File: C:/intelFPGA_lite/Verilog_watch_second/watch_time.v Line: 1
Info (12128): Elaborating entity "watch_time" for hierarchy "watch_time:TIME" File: C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v Line: 97
Warning (10762): Verilog HDL Case Statement warning at watch_time.v(80): can't check case statement for completeness because the case expression has too many possible states File: C:/intelFPGA_lite/Verilog_watch_second/watch_time.v Line: 80
Warning (10935): Verilog HDL Casex/Casez warning at watch_time.v(117): casex/casez item expression overlaps with a previous casex/casez item expression File: C:/intelFPGA_lite/Verilog_watch_second/watch_time.v Line: 117
Warning (10935): Verilog HDL Casex/Casez warning at watch_time.v(126): casex/casez item expression overlaps with a previous casex/casez item expression File: C:/intelFPGA_lite/Verilog_watch_second/watch_time.v Line: 126
Warning (12125): Using design file mode_watch.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: mode_watch File: C:/intelFPGA_lite/Verilog_watch_second/mode_watch.v Line: 1
Info (12128): Elaborating entity "mode_watch" for hierarchy "mode_watch:MODE0" File: C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v Line: 112
Warning (10230): Verilog HDL assignment warning at mode_watch.v(84): truncated value with size 32 to match size of target (1) File: C:/intelFPGA_lite/Verilog_watch_second/mode_watch.v Line: 84
Info (12128): Elaborating entity "bin2bcd" for hierarchy "mode_watch:MODE0|bin2bcd:CVT_second" File: C:/intelFPGA_lite/Verilog_watch_second/mode_watch.v Line: 42
Warning (10230): Verilog HDL assignment warning at bin2bcd.v(35): truncated value with size 32 to match size of target (4) File: C:/intelFPGA_lite/Verilog_watch_second/bin2bcd.v Line: 35
Warning (10230): Verilog HDL assignment warning at bin2bcd.v(33): truncated value with size 32 to match size of target (4) File: C:/intelFPGA_lite/Verilog_watch_second/bin2bcd.v Line: 33
Warning (12125): Using design file mode_watch_set.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: mode_watch_set File: C:/intelFPGA_lite/Verilog_watch_second/mode_watch_set.v Line: 1
Info (12128): Elaborating entity "mode_watch_set" for hierarchy "mode_watch_set:MODE1" File: C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v Line: 128
Warning (10230): Verilog HDL assignment warning at mode_watch_set.v(46): truncated value with size 32 to match size of target (1) File: C:/intelFPGA_lite/Verilog_watch_second/mode_watch_set.v Line: 46
Warning (10230): Verilog HDL assignment warning at mode_watch_set.v(105): truncated value with size 8 to match size of target (5) File: C:/intelFPGA_lite/Verilog_watch_second/mode_watch_set.v Line: 105
Warning (10230): Verilog HDL assignment warning at mode_watch_set.v(107): truncated value with size 8 to match size of target (5) File: C:/intelFPGA_lite/Verilog_watch_second/mode_watch_set.v Line: 107
Warning (10230): Verilog HDL assignment warning at mode_watch_set.v(109): truncated value with size 8 to match size of target (5) File: C:/intelFPGA_lite/Verilog_watch_second/mode_watch_set.v Line: 109
Warning (10230): Verilog HDL assignment warning at mode_watch_set.v(166): truncated value with size 32 to match size of target (3) File: C:/intelFPGA_lite/Verilog_watch_second/mode_watch_set.v Line: 166
Warning (10230): Verilog HDL assignment warning at mode_watch_set.v(168): truncated value with size 32 to match size of target (3) File: C:/intelFPGA_lite/Verilog_watch_second/mode_watch_set.v Line: 168
Warning (10230): Verilog HDL assignment warning at mode_watch_set.v(171): truncated value with size 32 to match size of target (8) File: C:/intelFPGA_lite/Verilog_watch_second/mode_watch_set.v Line: 171
Warning (10230): Verilog HDL assignment warning at mode_watch_set.v(173): truncated value with size 32 to match size of target (8) File: C:/intelFPGA_lite/Verilog_watch_second/mode_watch_set.v Line: 173
Warning (10230): Verilog HDL assignment warning at mode_watch_set.v(175): truncated value with size 32 to match size of target (8) File: C:/intelFPGA_lite/Verilog_watch_second/mode_watch_set.v Line: 175
Warning (10230): Verilog HDL assignment warning at mode_watch_set.v(177): truncated value with size 32 to match size of target (8) File: C:/intelFPGA_lite/Verilog_watch_second/mode_watch_set.v Line: 177
Warning (10230): Verilog HDL assignment warning at mode_watch_set.v(179): truncated value with size 32 to match size of target (8) File: C:/intelFPGA_lite/Verilog_watch_second/mode_watch_set.v Line: 179
Warning (10230): Verilog HDL assignment warning at mode_watch_set.v(181): truncated value with size 32 to match size of target (8) File: C:/intelFPGA_lite/Verilog_watch_second/mode_watch_set.v Line: 181
Warning (10230): Verilog HDL assignment warning at mode_watch_set.v(188): truncated value with size 32 to match size of target (8) File: C:/intelFPGA_lite/Verilog_watch_second/mode_watch_set.v Line: 188
Warning (10230): Verilog HDL assignment warning at mode_watch_set.v(190): truncated value with size 32 to match size of target (8) File: C:/intelFPGA_lite/Verilog_watch_second/mode_watch_set.v Line: 190
Warning (10230): Verilog HDL assignment warning at mode_watch_set.v(192): truncated value with size 32 to match size of target (8) File: C:/intelFPGA_lite/Verilog_watch_second/mode_watch_set.v Line: 192
Warning (10230): Verilog HDL assignment warning at mode_watch_set.v(194): truncated value with size 32 to match size of target (8) File: C:/intelFPGA_lite/Verilog_watch_second/mode_watch_set.v Line: 194
Warning (10230): Verilog HDL assignment warning at mode_watch_set.v(196): truncated value with size 32 to match size of target (8) File: C:/intelFPGA_lite/Verilog_watch_second/mode_watch_set.v Line: 196
Warning (10230): Verilog HDL assignment warning at mode_watch_set.v(198): truncated value with size 32 to match size of target (8) File: C:/intelFPGA_lite/Verilog_watch_second/mode_watch_set.v Line: 198
Warning (12125): Using design file mode_alarm.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: mode_alarm File: C:/intelFPGA_lite/Verilog_watch_second/mode_alarm.v Line: 1
Info (12128): Elaborating entity "mode_alarm" for hierarchy "mode_alarm:MODE2" File: C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v Line: 143
Warning (10036): Verilog HDL or VHDL warning at mode_alarm.v(34): object "set_alarm" assigned a value but never read File: C:/intelFPGA_lite/Verilog_watch_second/mode_alarm.v Line: 34
Warning (10230): Verilog HDL assignment warning at mode_alarm.v(42): truncated value with size 32 to match size of target (1) File: C:/intelFPGA_lite/Verilog_watch_second/mode_alarm.v Line: 42
Warning (10230): Verilog HDL assignment warning at mode_alarm.v(101): truncated value with size 8 to match size of target (5) File: C:/intelFPGA_lite/Verilog_watch_second/mode_alarm.v Line: 101
Warning (10230): Verilog HDL assignment warning at mode_alarm.v(103): truncated value with size 8 to match size of target (5) File: C:/intelFPGA_lite/Verilog_watch_second/mode_alarm.v Line: 103
Warning (10230): Verilog HDL assignment warning at mode_alarm.v(105): truncated value with size 8 to match size of target (5) File: C:/intelFPGA_lite/Verilog_watch_second/mode_alarm.v Line: 105
Warning (10230): Verilog HDL assignment warning at mode_alarm.v(162): truncated value with size 32 to match size of target (3) File: C:/intelFPGA_lite/Verilog_watch_second/mode_alarm.v Line: 162
Warning (10230): Verilog HDL assignment warning at mode_alarm.v(164): truncated value with size 32 to match size of target (3) File: C:/intelFPGA_lite/Verilog_watch_second/mode_alarm.v Line: 164
Warning (10230): Verilog HDL assignment warning at mode_alarm.v(167): truncated value with size 32 to match size of target (8) File: C:/intelFPGA_lite/Verilog_watch_second/mode_alarm.v Line: 167
Warning (10230): Verilog HDL assignment warning at mode_alarm.v(169): truncated value with size 32 to match size of target (8) File: C:/intelFPGA_lite/Verilog_watch_second/mode_alarm.v Line: 169
Warning (10230): Verilog HDL assignment warning at mode_alarm.v(171): truncated value with size 32 to match size of target (8) File: C:/intelFPGA_lite/Verilog_watch_second/mode_alarm.v Line: 171
Warning (10230): Verilog HDL assignment warning at mode_alarm.v(173): truncated value with size 32 to match size of target (8) File: C:/intelFPGA_lite/Verilog_watch_second/mode_alarm.v Line: 173
Warning (10230): Verilog HDL assignment warning at mode_alarm.v(175): truncated value with size 32 to match size of target (8) File: C:/intelFPGA_lite/Verilog_watch_second/mode_alarm.v Line: 175
Warning (10230): Verilog HDL assignment warning at mode_alarm.v(177): truncated value with size 32 to match size of target (8) File: C:/intelFPGA_lite/Verilog_watch_second/mode_alarm.v Line: 177
Warning (10230): Verilog HDL assignment warning at mode_alarm.v(189): truncated value with size 32 to match size of target (8) File: C:/intelFPGA_lite/Verilog_watch_second/mode_alarm.v Line: 189
Warning (10230): Verilog HDL assignment warning at mode_alarm.v(191): truncated value with size 32 to match size of target (8) File: C:/intelFPGA_lite/Verilog_watch_second/mode_alarm.v Line: 191
Warning (10230): Verilog HDL assignment warning at mode_alarm.v(193): truncated value with size 32 to match size of target (8) File: C:/intelFPGA_lite/Verilog_watch_second/mode_alarm.v Line: 193
Warning (10230): Verilog HDL assignment warning at mode_alarm.v(195): truncated value with size 32 to match size of target (8) File: C:/intelFPGA_lite/Verilog_watch_second/mode_alarm.v Line: 195
Warning (10230): Verilog HDL assignment warning at mode_alarm.v(197): truncated value with size 32 to match size of target (8) File: C:/intelFPGA_lite/Verilog_watch_second/mode_alarm.v Line: 197
Warning (10230): Verilog HDL assignment warning at mode_alarm.v(199): truncated value with size 32 to match size of target (8) File: C:/intelFPGA_lite/Verilog_watch_second/mode_alarm.v Line: 199
Info (12128): Elaborating entity "stopwatch" for hierarchy "stopwatch:MODE3" File: C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v Line: 150
Error (10200): Verilog HDL Conditional Statement error at stopwatch.v(50): cannot match operand(s) in the condition to the corresponding edges in the enclosing event control of the always construct File: C:/intelFPGA_lite/Verilog_watch_second/stopwatch.v Line: 50
Warning (10230): Verilog HDL assignment warning at stopwatch.v(64): truncated value with size 32 to match size of target (8) File: C:/intelFPGA_lite/Verilog_watch_second/stopwatch.v Line: 64
Warning (10230): Verilog HDL assignment warning at stopwatch.v(70): truncated value with size 32 to match size of target (8) File: C:/intelFPGA_lite/Verilog_watch_second/stopwatch.v Line: 70
Warning (10230): Verilog HDL assignment warning at stopwatch.v(76): truncated value with size 32 to match size of target (8) File: C:/intelFPGA_lite/Verilog_watch_second/stopwatch.v Line: 76
Warning (10935): Verilog HDL Casex/Casez warning at stopwatch.v(63): casex/casez item expression overlaps with a previous casex/casez item expression File: C:/intelFPGA_lite/Verilog_watch_second/stopwatch.v Line: 63
Warning (10935): Verilog HDL Casex/Casez warning at stopwatch.v(68): casex/casez item expression overlaps with a previous casex/casez item expression File: C:/intelFPGA_lite/Verilog_watch_second/stopwatch.v Line: 68
Warning (10935): Verilog HDL Casex/Casez warning at stopwatch.v(73): casex/casez item expression overlaps with a previous casex/casez item expression File: C:/intelFPGA_lite/Verilog_watch_second/stopwatch.v Line: 73
Warning (10763): Verilog HDL warning at stopwatch.v(57): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness File: C:/intelFPGA_lite/Verilog_watch_second/stopwatch.v Line: 57
Warning (10270): Verilog HDL Case Statement warning at stopwatch.v(57): incomplete case statement has no default case item File: C:/intelFPGA_lite/Verilog_watch_second/stopwatch.v Line: 57
Warning (10240): Verilog HDL Always Construct warning at stopwatch.v(49): inferring latch(es) for variable "min_stop", which holds its previous value in one or more paths through the always construct File: C:/intelFPGA_lite/Verilog_watch_second/stopwatch.v Line: 49
Warning (10240): Verilog HDL Always Construct warning at stopwatch.v(49): inferring latch(es) for variable "sec_stop", which holds its previous value in one or more paths through the always construct File: C:/intelFPGA_lite/Verilog_watch_second/stopwatch.v Line: 49
Warning (10240): Verilog HDL Always Construct warning at stopwatch.v(49): inferring latch(es) for variable "milsec", which holds its previous value in one or more paths through the always construct File: C:/intelFPGA_lite/Verilog_watch_second/stopwatch.v Line: 49
Info (10041): Inferred latch for "milsec[0]" at stopwatch.v(49) File: C:/intelFPGA_lite/Verilog_watch_second/stopwatch.v Line: 49
Info (10041): Inferred latch for "milsec[1]" at stopwatch.v(49) File: C:/intelFPGA_lite/Verilog_watch_second/stopwatch.v Line: 49
Info (10041): Inferred latch for "milsec[2]" at stopwatch.v(49) File: C:/intelFPGA_lite/Verilog_watch_second/stopwatch.v Line: 49
Info (10041): Inferred latch for "milsec[3]" at stopwatch.v(49) File: C:/intelFPGA_lite/Verilog_watch_second/stopwatch.v Line: 49
Info (10041): Inferred latch for "milsec[4]" at stopwatch.v(49) File: C:/intelFPGA_lite/Verilog_watch_second/stopwatch.v Line: 49
Info (10041): Inferred latch for "milsec[5]" at stopwatch.v(49) File: C:/intelFPGA_lite/Verilog_watch_second/stopwatch.v Line: 49
Info (10041): Inferred latch for "milsec[6]" at stopwatch.v(49) File: C:/intelFPGA_lite/Verilog_watch_second/stopwatch.v Line: 49
Info (10041): Inferred latch for "milsec[7]" at stopwatch.v(49) File: C:/intelFPGA_lite/Verilog_watch_second/stopwatch.v Line: 49
Info (10041): Inferred latch for "sec_stop[0]" at stopwatch.v(49) File: C:/intelFPGA_lite/Verilog_watch_second/stopwatch.v Line: 49
Info (10041): Inferred latch for "sec_stop[1]" at stopwatch.v(49) File: C:/intelFPGA_lite/Verilog_watch_second/stopwatch.v Line: 49
Info (10041): Inferred latch for "sec_stop[2]" at stopwatch.v(49) File: C:/intelFPGA_lite/Verilog_watch_second/stopwatch.v Line: 49
Info (10041): Inferred latch for "sec_stop[3]" at stopwatch.v(49) File: C:/intelFPGA_lite/Verilog_watch_second/stopwatch.v Line: 49
Info (10041): Inferred latch for "sec_stop[4]" at stopwatch.v(49) File: C:/intelFPGA_lite/Verilog_watch_second/stopwatch.v Line: 49
Info (10041): Inferred latch for "sec_stop[5]" at stopwatch.v(49) File: C:/intelFPGA_lite/Verilog_watch_second/stopwatch.v Line: 49
Info (10041): Inferred latch for "sec_stop[6]" at stopwatch.v(49) File: C:/intelFPGA_lite/Verilog_watch_second/stopwatch.v Line: 49
Info (10041): Inferred latch for "sec_stop[7]" at stopwatch.v(49) File: C:/intelFPGA_lite/Verilog_watch_second/stopwatch.v Line: 49
Info (10041): Inferred latch for "min_stop[0]" at stopwatch.v(49) File: C:/intelFPGA_lite/Verilog_watch_second/stopwatch.v Line: 49
Info (10041): Inferred latch for "min_stop[1]" at stopwatch.v(49) File: C:/intelFPGA_lite/Verilog_watch_second/stopwatch.v Line: 49
Info (10041): Inferred latch for "min_stop[2]" at stopwatch.v(49) File: C:/intelFPGA_lite/Verilog_watch_second/stopwatch.v Line: 49
Info (10041): Inferred latch for "min_stop[3]" at stopwatch.v(49) File: C:/intelFPGA_lite/Verilog_watch_second/stopwatch.v Line: 49
Info (10041): Inferred latch for "min_stop[4]" at stopwatch.v(49) File: C:/intelFPGA_lite/Verilog_watch_second/stopwatch.v Line: 49
Info (10041): Inferred latch for "min_stop[5]" at stopwatch.v(49) File: C:/intelFPGA_lite/Verilog_watch_second/stopwatch.v Line: 49
Info (10041): Inferred latch for "min_stop[6]" at stopwatch.v(49) File: C:/intelFPGA_lite/Verilog_watch_second/stopwatch.v Line: 49
Info (10041): Inferred latch for "min_stop[7]" at stopwatch.v(49) File: C:/intelFPGA_lite/Verilog_watch_second/stopwatch.v Line: 49
Error (12152): Can't elaborate user hierarchy "stopwatch:MODE3" File: C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v Line: 150
Info (144001): Generated suppressed messages file C:/intelFPGA_lite/Verilog_watch_second/output_files/digital_clock.map.smsg
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 74 warnings
    Error: Peak virtual memory: 4712 megabytes
    Error: Processing ended: Tue Jun 01 22:44:24 2021
    Error: Elapsed time: 00:00:15
    Error: Total CPU time (on all processors): 00:00:29


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/intelFPGA_lite/Verilog_watch_second/output_files/digital_clock.map.smsg.


