{"vcs1":{"timestamp_begin":1768865042.681463635, "rt":1.06, "ut":0.91, "st":0.20}}
{"vcselab":{"timestamp_begin":1768865043.825475621, "rt":0.35, "ut":0.21, "st":0.12}}
{"link":{"timestamp_begin":1768865044.243611347, "rt":0.24, "ut":0.13, "st":0.11}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1768865042.278645198}
{"VCS_COMP_START_TIME": 1768865042.278645198}
{"VCS_COMP_END_TIME": 1768865044.631573692}
{"VCS_USER_OPTIONS": "-full64 -sverilog -debug_access+all -kdb +lint=PCWM -LDFLAGS -Wl,--no-as-needed +incdir+/home/urp03/lju/for_silhum/2025_W_URP_DDR2_bkctrl_sched/script/../STEP2/RTL+/home/urp03/lju/for_silhum/2025_W_URP_DDR2_bkctrl_sched/script/../STEP2/SIM/DDRPHY+/home/urp03/lju/for_silhum/2025_W_URP_DDR2_bkctrl_sched/script/../STEP2/SIM/DRAM+/home/urp03/lju/for_silhum/2025_W_URP_DDR2_bkctrl_sched/script/../STEP2/SIM/TB -f /home/urp03/lju/for_silhum/2025_W_URP_DDR2_bkctrl_sched/script/../script/filelist_step2_scn_bank_interleave_sched_rr.f"}
{"vcs1": {"peak_mem": 453196}}
{"vcselab": {"peak_mem": 167064}}
