# shift_register_tb
 8-bit Shift Register Simple SystemVerilog Testbench and Design 
 Description This project includes a simple SystemVerilog testbench for verifying an 8-bit shift register design. The shift register can shift data left or right based on control signals and includes a reset functionality to clear the register.
