Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Jan 30 09:36:11 2020
| Host         : CISS32101 running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file ST_TEST_wrapper_control_sets_placed.rpt
| Design       : ST_TEST_wrapper
| Device       : xc7z020
--------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    87 |
|    Minimum number of control sets                        |    87 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   247 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    87 |
| >= 0 to < 4        |     7 |
| >= 4 to < 6        |    30 |
| >= 6 to < 8        |     6 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     3 |
| >= 12 to < 14      |     5 |
| >= 14 to < 16      |     3 |
| >= 16              |    32 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             758 |          206 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             407 |          133 |
| Yes          | No                    | No                     |             555 |          140 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             425 |          120 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                  Clock Signal                  |                                                                         Enable Signal                                                                         |                                                                   Set/Reset Signal                                                                   | Slice Load Count | Bel Load Count |
+------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  ST_TEST_i/CLOCK_DELAY_0/U0/clks_out[7]        |                                                                                                                                                               |                                                                                                                                                      |                1 |              2 |
|  ST_TEST_i/CLOCK_DELAY_0/U0/clks_out[5]        |                                                                                                                                                               |                                                                                                                                                      |                1 |              2 |
|  ST_TEST_i/CLOCK_DELAY_0/U0/clks_out[3]        |                                                                                                                                                               |                                                                                                                                                      |                1 |              2 |
|  ST_TEST_i/CLOCK_DELAY_0/U0/clks_out[1]        |                                                                                                                                                               |                                                                                                                                                      |                1 |              2 |
|  ST_TEST_i/processing_system7_0/inst/FCLK_CLK0 | ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                |                                                                                                                                                      |                1 |              2 |
|  ST_TEST_i/clk_wiz_0/inst/clk_out5             | ST_TEST_i/SDDR_ST_0/U0/waiting_i_1_n_0                                                                                                                        |                                                                                                                                                      |                1 |              2 |
|  ST_TEST_i/clk_wiz_0/inst/clk_out5             |                                                                                                                                                               |                                                                                                                                                      |                3 |              3 |
|  ST_TEST_i/processing_system7_0/inst/FCLK_CLK0 | ST_TEST_i/DATA0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                | ST_TEST_i/DATA0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                          |                2 |              4 |
|  ST_TEST_i/processing_system7_0/inst/FCLK_CLK0 | ST_TEST_i/UTIL0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                  | ST_TEST_i/UTIL0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                            |                1 |              4 |
|  ST_TEST_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                               | ST_TEST_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                          |                2 |              4 |
|  ST_TEST_i/processing_system7_0/inst/FCLK_CLK0 | ST_TEST_i/DUTIL/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                | ST_TEST_i/DUTIL/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                          |                1 |              4 |
|  ST_TEST_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                               | ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                   |                2 |              4 |
|  ST_TEST_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                               | ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                       |                2 |              4 |
|  ST_TEST_i/processing_system7_0/inst/FCLK_CLK0 | ST_TEST_i/DUTIL/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                  | ST_TEST_i/DUTIL/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                            |                1 |              4 |
|  ST_TEST_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                               | ST_TEST_i/DATA0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                          |                1 |              4 |
|  ST_TEST_i/processing_system7_0/inst/FCLK_CLK0 | ST_TEST_i/DELAY1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                 | ST_TEST_i/DELAY1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                           |                1 |              4 |
|  ST_TEST_i/processing_system7_0/inst/FCLK_CLK0 | ST_TEST_i/UTIL0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                | ST_TEST_i/UTIL0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                          |                1 |              4 |
|  ST_TEST_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                               | ST_TEST_i/DEBUG/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                          |                1 |              4 |
|  ST_TEST_i/processing_system7_0/inst/FCLK_CLK0 | ST_TEST_i/DELAY1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                               | ST_TEST_i/DELAY1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                         |                1 |              4 |
|  ST_TEST_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                               | ST_TEST_i/DUTIL/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                          |                1 |              4 |
|  ST_TEST_i/processing_system7_0/inst/FCLK_CLK0 | ST_TEST_i/DELAY0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                 | ST_TEST_i/DELAY0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                           |                1 |              4 |
|  ST_TEST_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                               | ST_TEST_i/UTIL0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                          |                1 |              4 |
|  ST_TEST_i/processing_system7_0/inst/FCLK_CLK0 | ST_TEST_i/DELAY0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                               | ST_TEST_i/DELAY0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                         |                1 |              4 |
|  ST_TEST_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                               | ST_TEST_i/DELAY1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                         |                1 |              4 |
|  ST_TEST_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                               | ST_TEST_i/DELAY0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                         |                2 |              4 |
|  ST_TEST_i/processing_system7_0/inst/FCLK_CLK0 | ST_TEST_i/DEBUG/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                  | ST_TEST_i/DEBUG/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                            |                2 |              4 |
|  ST_TEST_i/processing_system7_0/inst/FCLK_CLK0 | ST_TEST_i/DEBUG/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                | ST_TEST_i/DEBUG/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                          |                1 |              4 |
|  ST_TEST_i/processing_system7_0/inst/FCLK_CLK0 | ST_TEST_i/DATA0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                  | ST_TEST_i/DATA0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                            |                1 |              4 |
|  ST_TEST_i/processing_system7_0/inst/FCLK_CLK0 | ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                              | ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                3 |              5 |
|  ST_TEST_i/processing_system7_0/inst/FCLK_CLK0 | ST_TEST_i/DELAY0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_0[0]                                                                        | ST_TEST_i/DELAY0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                         |                3 |              5 |
|  ST_TEST_i/processing_system7_0/inst/FCLK_CLK0 | ST_TEST_i/DELAY0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                         | ST_TEST_i/DELAY0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                         |                2 |              5 |
|  ST_TEST_i/processing_system7_0/inst/FCLK_CLK0 | ST_TEST_i/DELAY1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_0[0]                                                                        | ST_TEST_i/DELAY1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                         |                4 |              5 |
|  ST_TEST_i/processing_system7_0/inst/FCLK_CLK0 | ST_TEST_i/DELAY1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                         | ST_TEST_i/DELAY1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                         |                3 |              5 |
|  ST_TEST_i/processing_system7_0/inst/FCLK_CLK0 | ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg                          | ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0 |                2 |              5 |
|  ST_TEST_i/processing_system7_0/inst/FCLK_CLK0 | ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0                        | ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg                 |                3 |              5 |
|  ST_TEST_i/clk_wiz_0/inst/clk_out5             |                                                                                                                                                               | ST_TEST_i/SDDR_ST_0/U0/p_0_in__0                                                                                                                     |                4 |              5 |
|  ST_TEST_i/processing_system7_0/inst/FCLK_CLK0 | ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0            | ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                2 |              5 |
|  ST_TEST_i/processing_system7_0/inst/FCLK_CLK0 | ST_TEST_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                    | ST_TEST_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                    |                2 |              6 |
|  ST_TEST_i/processing_system7_0/inst/FCLK_CLK0 | ST_TEST_i/DELAY0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                          | ST_TEST_i/DELAY0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                         |                1 |              6 |
|  ST_TEST_i/clk_wiz_0/inst/clk_out5             | ST_TEST_i/SDDR_ST_0/U0/pipelined_f0[5]_i_1_n_0                                                                                                                | ST_TEST_i/SDDR_ST_0/U0/p_0_in__0                                                                                                                     |                2 |              6 |
|  ST_TEST_i/clk_wiz_0/inst/clk_out5             | ST_TEST_i/SDDR_ST_0/U0/b_D0                                                                                                                                   |                                                                                                                                                      |                4 |              6 |
|  ST_TEST_i/processing_system7_0/inst/FCLK_CLK0 | ST_TEST_i/DELAY1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                          | ST_TEST_i/DELAY1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                         |                2 |              6 |
|  ST_TEST_i/clk_wiz_0/inst/clk_out5             | ST_TEST_i/SDDR_ST_0/U0/pipelined_f1[5]_i_1_n_0                                                                                                                | ST_TEST_i/SDDR_ST_0/U0/p_0_in__0                                                                                                                     |                2 |              6 |
|  ST_TEST_i/processing_system7_0/inst/FCLK_CLK0 | ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                         | ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                            |                3 |              8 |
|  ST_TEST_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                               | ST_TEST_i/DELAY1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_2                                                                  |                2 |             10 |
|  ST_TEST_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                               | ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                4 |             10 |
|  ST_TEST_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                               | ST_TEST_i/DELAY0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_2                                                                  |                2 |             10 |
|  ST_TEST_i/processing_system7_0/inst/FCLK_CLK0 | ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg_1[0]                     |                                                                                                                                                      |                2 |             12 |
|  ST_TEST_i/processing_system7_0/inst/FCLK_CLK0 | ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0 |                                                                                                                                                      |                2 |             12 |
|  ST_TEST_i/processing_system7_0/inst/FCLK_CLK0 | ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                   |                                                                                                                                                      |                4 |             12 |
|  ST_TEST_i/processing_system7_0/inst/FCLK_CLK0 | ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                   |                                                                                                                                                      |                6 |             12 |
|  ST_TEST_i/processing_system7_0/inst/FCLK_CLK0 | ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                             |                                                                                                                                                      |                4 |             13 |
|  ST_TEST_i/processing_system7_0/inst/FCLK_CLK0 | ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                     |                                                                                                                                                      |                3 |             14 |
|  ST_TEST_i/processing_system7_0/inst/FCLK_CLK0 | ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                              |                                                                                                                                                      |                2 |             14 |
|  ST_TEST_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                               | ST_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                |                7 |             14 |
|  ST_TEST_i/processing_system7_0/inst/FCLK_CLK0 | ST_TEST_i/DATA0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_1[0]                                                                         | ST_TEST_i/DATA0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                          |                3 |             16 |
|  ST_TEST_i/processing_system7_0/inst/FCLK_CLK0 | ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                 |                                                                                                                                                      |                3 |             16 |
|  ST_TEST_i/processing_system7_0/inst/FCLK_CLK0 | ST_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                    | ST_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                |                7 |             19 |
|  ST_TEST_i/processing_system7_0/inst/FCLK_CLK0 | ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg                          |                                                                                                                                                      |                7 |             21 |
|  ST_TEST_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                               | ST_TEST_i/DUTIL/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                          |                7 |             21 |
|  ST_TEST_i/processing_system7_0/inst/FCLK_CLK0 | ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0                        |                                                                                                                                                      |                8 |             21 |
|  ST_TEST_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                               | ST_TEST_i/DELAY1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                         |                7 |             21 |
|  ST_TEST_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                               | ST_TEST_i/UTIL0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                          |                6 |             21 |
|  ST_TEST_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                               | ST_TEST_i/DELAY0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                         |                8 |             21 |
|  ST_TEST_i/clk_wiz_0/inst/clk_out5             |                                                                                                                                                               | ST_TEST_i/SDDR_ST_0/U0/ctr_rst_reg_n_0                                                                                                               |                8 |             32 |
|  ST_TEST_i/processing_system7_0/inst/FCLK_CLK0 | ST_TEST_i/DATA0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                           | ST_TEST_i/DATA0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                          |                5 |             32 |
|  ST_TEST_i/processing_system7_0/inst/FCLK_CLK0 | ST_TEST_i/DEBUG/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                          | ST_TEST_i/DEBUG/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                          |               10 |             32 |
|  ST_TEST_i/processing_system7_0/inst/FCLK_CLK0 | ST_TEST_i/DEBUG/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg[0]                                                                           | ST_TEST_i/DEBUG/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                          |                6 |             32 |
|  ST_TEST_i/processing_system7_0/inst/FCLK_CLK0 | ST_TEST_i/DEBUG/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                           | ST_TEST_i/DEBUG/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                          |                7 |             32 |
|  ST_TEST_i/processing_system7_0/inst/FCLK_CLK0 | ST_TEST_i/DATA0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                          | ST_TEST_i/DATA0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                          |                7 |             32 |
|  ST_TEST_i/processing_system7_0/inst/FCLK_CLK0 | ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                |                                                                                                                                                      |                9 |             34 |
|  ST_TEST_i/processing_system7_0/inst/FCLK_CLK0 | ST_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                          |                                                                                                                                                      |                9 |             35 |
|  ST_TEST_i/clk_wiz_0/inst/clk_out5             | ST_TEST_i/SDDR_ST_0/U0/b_D1[5]_i_2_n_0                                                                                                                        | ST_TEST_i/SDDR_ST_0/U0/b_D1[5]_i_1_n_0                                                                                                               |               11 |             38 |
|  ST_TEST_i/clk_wiz_0/inst/clk_out5             | ST_TEST_i/SDDR_ST_0/U0/D0[5]_i_1_n_0                                                                                                                          |                                                                                                                                                      |               17 |             44 |
|  ST_TEST_i/processing_system7_0/inst/FCLK_CLK0 | ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                              |                                                                                                                                                      |                8 |             47 |
|  ST_TEST_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                               | ST_TEST_i/DEBUG/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                          |               15 |             47 |
|  ST_TEST_i/processing_system7_0/inst/FCLK_CLK0 | ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                     |                                                                                                                                                      |               11 |             47 |
|  ST_TEST_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                               | ST_TEST_i/DATA0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                          |               15 |             47 |
|  ST_TEST_i/processing_system7_0/inst/FCLK_CLK0 | ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                   |                                                                                                                                                      |                9 |             48 |
|  ST_TEST_i/processing_system7_0/inst/FCLK_CLK0 | ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_2[0]       |                                                                                                                                                      |                9 |             48 |
|  ST_TEST_i/processing_system7_0/inst/FCLK_CLK0 | ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                   |                                                                                                                                                      |                7 |             48 |
|  ST_TEST_i/processing_system7_0/inst/FCLK_CLK0 | ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_1[0]                     |                                                                                                                                                      |                9 |             48 |
|  ST_TEST_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                               | ST_TEST_i/DATA0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_2                                                                   |               13 |             48 |
|  ST_TEST_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                               | ST_TEST_i/DEBUG/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_2                                                                   |               22 |             64 |
|  ST_TEST_i/clk_wiz_0/inst/clk_out5             | ST_TEST_i/SDDR_ST_0/U0/DEBUG0[31]_i_1_n_0                                                                                                                     |                                                                                                                                                      |               22 |             64 |
|  ST_TEST_i/clk_wiz_0/inst/clk_out5             | ST_TEST_i/SDDR_ST_0/U0/iwaiting24_out                                                                                                                         | ST_TEST_i/SDDR_ST_0/U0/p_0_in__0                                                                                                                     |               16 |             66 |
|  ST_TEST_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                               |                                                                                                                                                      |              200 |            748 |
+------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


