<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://verilogtorouting.org/" target="_blank">odin</a></h3>
<pre class="test-failed">
description: Tests imported from hdlconv
rc: -6 (means success: 0)
should_fail: 0
tags: hdlconv
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p347.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p347.sv</a>
time_elapsed: 0.000s
ram usage: 9664 KB
</pre>
<pre class="log">

odin_II --permissive -o odin.blif -V <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p347.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p347.sv</a>
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

--------------
Odin has decided you MAY fail ... :

WARNING (1)::ARG_ERROR Permissive flag is ON. Undefined behaviour may occur

Using Lut input width of: -1
Verilog: p347.sv
--------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we&#39;ll create an abstract syntax tree. Note this tree can be viewed using Grap Viz (see documentation)
Adding file <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p347.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p347.sv</a> to parse list
WARNING (2)::ARG_ERROR <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p347.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p347.sv</a>::1 File (<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p347.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p347.sv</a>) has an unsupported extension (.sv), Odin only supports {  .v .vh }

WARNING (3)::PARSE_ERROR <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p347.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p347.sv</a>::4 there are no ports for the module (top)
	all logic will be dropped since it is not driving an output
endmodule
WARNING (4)::PARSE_ERROR <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p347.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p347.sv</a>::6 error in parsing: (syntax error, unexpected &#39;,&#39;, expecting &#39;(&#39;)
logic subclk1, req, ack;
WARNING (5)::PARSE_ERROR <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p347.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p347.sv</a>::7 error in parsing: (syntax error, unexpected vSYMBOL_ID, expecting &#39;(&#39;)
global clocking sub_sys1 @(subclk1); endclocking
WARNING (6)::PARSE_ERROR <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p347.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p347.sv</a>::9 error in parsing: (syntax error, unexpected vSYMBOL_ID, expecting &#39;(&#39;)
common_checks checks(req, ack);
WARNING (7)::PARSE_ERROR <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p347.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p347.sv</a>::10 there are no ports for the module (subsystem1)
	all logic will be dropped since it is not driving an output
endmodule
WARNING (8)::PARSE_ERROR <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p347.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p347.sv</a>::12 error in parsing: (syntax error, unexpected &#39;,&#39;, expecting &#39;(&#39;)
logic subclk2, req, ack;
WARNING (9)::PARSE_ERROR <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p347.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p347.sv</a>::13 error in parsing: (syntax error, unexpected vSYMBOL_ID, expecting &#39;(&#39;)
global clocking sub_sys2 @(subclk2); endclocking
WARNING (10)::PARSE_ERROR <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p347.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p347.sv</a>::15 error in parsing: (syntax error, unexpected vSYMBOL_ID, expecting &#39;(&#39;)
common_checks checks(req, ack);
WARNING (11)::PARSE_ERROR <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p347.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p347.sv</a>::16 there are no ports for the module (subsystem2)
	all logic will be dropped since it is not driving an output
endmodule
WARNING (12)::PARSE_ERROR <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p347.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p347.sv</a>::18 error in parsing: (syntax error, unexpected &#39;;&#39;, expecting &#39;(&#39;)
logic another_clk;
WARNING (13)::PARSE_ERROR <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p347.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p347.sv</a>::19 error in parsing: (syntax error, unexpected vSYMBOL_ID, expecting &#39;(&#39;)
global clocking another_clocking @(another_clk); endclocking
WARNING (14)::PARSE_ERROR <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p347.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p347.sv</a>::21 error in parsing: (syntax error, unexpected vSYMBOL_ID, expecting &#39;(&#39;)
property p(req, ack);
WARNING (15)::PARSE_ERROR <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p347.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p347.sv</a>::29 error in parsing: (syntax error, unexpected vMODULE, expecting vSYMBOL_ID or &#39;#&#39;)
module top;
ERROR (16)::PARSE_ERROR <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p347.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p347.sv</a>::30 Module already has an instance with this name (sub1)
subsystem1 sub1();
Assertion failed()@[/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/odin_ii_1588929010554/work/ODIN_II/SRC/parse_making_ast.cpp]newModuleInstance::1260 

</pre>
</body>