// Seed: 3046001801
module module_0 (
    input  wire id_0
    , id_3,
    output wand id_1
);
  assign id_3 = id_0 ? 1 : (id_3);
endmodule
module module_1 (
    output tri1 id_0,
    input tri1 id_1,
    output tri0 id_2,
    output logic id_3,
    input tri0 id_4,
    output supply0 id_5,
    output tri1 id_6,
    output supply1 id_7
);
  logic id_9;
  ;
  initial begin : LABEL_0
    id_3 <= id_9;
  end
  assign id_0 = -1 ? -1 : id_4 == id_1;
  assign id_7 = -1 - id_9;
  xor primCall (id_6, id_11, id_4, id_9, id_1, id_10);
  wire id_10;
  wire id_11;
  module_0 modCall_1 (
      id_4,
      id_6
  );
  assign modCall_1.id_0 = 0;
  assign id_2 = -1;
  wire id_12;
  ;
endmodule
