From: Chris Myers <atacs-bugs@vlsigroup.ece.utah.edu>
To: zhen.zhang@utah.edu
Subject: Re: BUG: VHDL compiler drops signal initial value (PR#6377)
Date: Fri Sep  4 22:58:28 2015

Data has been put in as sort of an afterthought for your models.  Therefore, it
only stores the data 
assignments in a special place.  We will need to add a new way to store initial
values somehow within a TEL 
structure.

Chris
