#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Mon Nov 12 16:46:14 2018
# Process ID: 22628
# Current directory: C:/github/Senior-Project-Vivado/Vision_Project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13508 C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.xpr
# Log file: C:/github/Senior-Project-Vivado/Vision_Project/vivado.log
# Journal file: C:/github/Senior-Project-Vivado/Vision_Project\vivado.jou
#-----------------------------------------------------------sstart_guiopen_project C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.xpr
IINFO: [Project 1-313] Project file moved from 'C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/Vision_Project' since last save.Scanning sources...
FFinished scanning sourcesINFO: [IP_Flow 19-234] Refreshing IP repositories
IINFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/github/Senior-Project-Vivado/ip_repo'.INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/github/Senior-Project-Vivado/INTERRUPT_DRIVER'.
IINFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/github/Senior-Project-Vivado/mean_machine/mean_machine.srcs/sources_1/new'.INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/github/Senior-Project-Vivado/Sout_Module/Sout_Module.srcs/sources_1/new'.
IINFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.open_project: Time (s): cpu = 00:00:46 ; elapsed = 00:00:51 . Memory (MB): peak = 940.879 ; gain = 204.180
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Mon Nov 12 16:51:55 2018...
oject.srcs/sources_1/bd/VISION/VISION.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:axi_cdma:4.1 - axi_cdma_0
Adding cell -- xilinx.com:ip:smartconnect:1.0 - axi_smc
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding cell -- xilinx.com:ip:blk_mem_gen:8.4 - driver_block_design_0_bram
Adding cell -- xilinx.com:ip:blk_mem_gen:8.4 - driver_block_design_0_bram_0
Adding cell -- xilinx.com:ip:axi_bram_ctrl:4.0 - axi_bram_ctrl_0
Adding cell -- xilinx.com:ip:axi_bram_ctrl:4.0 - axi_bram_ctrl_1
Adding cell -- xilinx.com:user:driver_block_design:1.0 - driver_block_design_0
Adding cell -- xilinx.com:ip:system_ila:1.1 - system_ila_0
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <VISION> from BD file <C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/VISION.bd>
open_bd_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1031.527 ; gain = 113.148
exit
INFO: [Common 17-206] Exiting Vivado at Mon Nov 12 16:51:56 2018...
