 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 50
Design : FIFO
Version: Q-2019.12
Date   : Wed Mar  8 10:28:08 2023
****************************************

 * Some/all delay information is back-annotated.

Operating Conditions: ss0p95v25c   Library: saed32rvt_ss0p95v25c
	Parasitic source    : LPE
	Parasitic mode      : RealRVirtualC
	Extraction mode     : MIN_MAX
	Extraction derating : 125/125/125

Information: Percent of Arnoldi-based delays =  6.94%

  Startpoint: fcounter_reg[1]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fcounter_reg[31]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.00       0.00
  fcounter_reg[1]/CLK (DFFARX1_RVT)        0.00       0.00 r
  fcounter_reg[1]/Q (DFFARX1_RVT)          0.20       0.20 f
  sub_94/A[1] (FIFO_DW01_dec_0)            0.00       0.20 f
  sub_94/U91/Y (OR2X1_RVT)                 0.09 *     0.29 f
  sub_94/U90/Y (OR2X1_RVT)                 0.08 *     0.37 f
  sub_94/U89/Y (OR2X1_RVT)                 0.08 *     0.45 f
  sub_94/U88/Y (OR2X1_RVT)                 0.08 *     0.53 f
  sub_94/U87/Y (OR2X1_RVT)                 0.08 *     0.61 f
  sub_94/U86/Y (OR2X1_RVT)                 0.08 *     0.68 f
  sub_94/U85/Y (OR2X1_RVT)                 0.08 *     0.76 f
  sub_94/U84/Y (OR2X1_RVT)                 0.08 *     0.84 f
  sub_94/U83/Y (OR2X1_RVT)                 0.08 *     0.92 f
  sub_94/U82/Y (OR2X1_RVT)                 0.08 *     1.00 f
  sub_94/U80/Y (OR2X1_RVT)                 0.08 *     1.08 f
  sub_94/U78/Y (OR2X1_RVT)                 0.08 *     1.16 f
  sub_94/U76/Y (OR2X1_RVT)                 0.08 *     1.23 f
  sub_94/U74/Y (OR2X1_RVT)                 0.08 *     1.31 f
  sub_94/U72/Y (OR2X1_RVT)                 0.08 *     1.39 f
  sub_94/U70/Y (OR2X1_RVT)                 0.08 *     1.47 f
  sub_94/U68/Y (OR2X1_RVT)                 0.08 *     1.56 f
  sub_94/U66/Y (OR2X1_RVT)                 0.08 *     1.64 f
  sub_94/U64/Y (OR2X1_RVT)                 0.08 *     1.72 f
  sub_94/U61/Y (OR2X1_RVT)                 0.08 *     1.79 f
  sub_94/U59/Y (OR2X1_RVT)                 0.08 *     1.87 f
  sub_94/U57/Y (OR2X1_RVT)                 0.08 *     1.95 f
  sub_94/U55/Y (OR2X1_RVT)                 0.08 *     2.02 f
  sub_94/U53/Y (OR2X1_RVT)                 0.07 *     2.10 f
  sub_94/U51/Y (OR2X1_RVT)                 0.08 *     2.18 f
  sub_94/U49/Y (OR2X1_RVT)                 0.08 *     2.25 f
  sub_94/U47/Y (OR2X1_RVT)                 0.08 *     2.33 f
  sub_94/U45/Y (OR2X1_RVT)                 0.07 *     2.40 f
  sub_94/U43/Y (OR2X1_RVT)                 0.08 *     2.48 f
  sub_94/U39/Y (OR2X1_RVT)                 0.07 *     2.55 f
  sub_94/U38/Y (XNOR2X1_RVT)               0.11 *     2.65 r
  sub_94/SUM[31] (FIFO_DW01_dec_0)         0.00       2.65 r
  U206/Y (AO222X1_RVT)                     0.11 *     2.77 r
  fcounter_reg[31]/D (DFFARX1_RVT)         0.00 *     2.77 r
  data arrival time                                   2.77

  clock ideal_clock1 (rise edge)          15.20      15.20
  clock network delay (propagated)         0.00      15.20
  clock uncertainty                       -0.10      15.10
  fcounter_reg[31]/CLK (DFFARX1_RVT)       0.00      15.10 r
  library setup time                      -0.07      15.03
  data required time                                 15.03
  -----------------------------------------------------------
  data required time                                 15.03
  data arrival time                                  -2.77
  -----------------------------------------------------------
  slack (MET)                                        12.27


  Startpoint: fcounter_reg[1]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fcounter_reg[30]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.00       0.00
  fcounter_reg[1]/CLK (DFFARX1_RVT)        0.00       0.00 r
  fcounter_reg[1]/Q (DFFARX1_RVT)          0.20       0.20 f
  sub_94/A[1] (FIFO_DW01_dec_0)            0.00       0.20 f
  sub_94/U91/Y (OR2X1_RVT)                 0.09 *     0.29 f
  sub_94/U90/Y (OR2X1_RVT)                 0.08 *     0.37 f
  sub_94/U89/Y (OR2X1_RVT)                 0.08 *     0.45 f
  sub_94/U88/Y (OR2X1_RVT)                 0.08 *     0.53 f
  sub_94/U87/Y (OR2X1_RVT)                 0.08 *     0.61 f
  sub_94/U86/Y (OR2X1_RVT)                 0.08 *     0.68 f
  sub_94/U85/Y (OR2X1_RVT)                 0.08 *     0.76 f
  sub_94/U84/Y (OR2X1_RVT)                 0.08 *     0.84 f
  sub_94/U83/Y (OR2X1_RVT)                 0.08 *     0.92 f
  sub_94/U82/Y (OR2X1_RVT)                 0.08 *     1.00 f
  sub_94/U80/Y (OR2X1_RVT)                 0.08 *     1.08 f
  sub_94/U78/Y (OR2X1_RVT)                 0.08 *     1.16 f
  sub_94/U76/Y (OR2X1_RVT)                 0.08 *     1.23 f
  sub_94/U74/Y (OR2X1_RVT)                 0.08 *     1.31 f
  sub_94/U72/Y (OR2X1_RVT)                 0.08 *     1.39 f
  sub_94/U70/Y (OR2X1_RVT)                 0.08 *     1.47 f
  sub_94/U68/Y (OR2X1_RVT)                 0.08 *     1.56 f
  sub_94/U66/Y (OR2X1_RVT)                 0.08 *     1.64 f
  sub_94/U64/Y (OR2X1_RVT)                 0.08 *     1.72 f
  sub_94/U61/Y (OR2X1_RVT)                 0.08 *     1.79 f
  sub_94/U59/Y (OR2X1_RVT)                 0.08 *     1.87 f
  sub_94/U57/Y (OR2X1_RVT)                 0.08 *     1.95 f
  sub_94/U55/Y (OR2X1_RVT)                 0.08 *     2.02 f
  sub_94/U53/Y (OR2X1_RVT)                 0.07 *     2.10 f
  sub_94/U51/Y (OR2X1_RVT)                 0.08 *     2.18 f
  sub_94/U49/Y (OR2X1_RVT)                 0.08 *     2.25 f
  sub_94/U47/Y (OR2X1_RVT)                 0.08 *     2.33 f
  sub_94/U45/Y (OR2X1_RVT)                 0.07 *     2.40 f
  sub_94/U43/Y (OR2X1_RVT)                 0.08 *     2.48 f
  sub_94/U1/Y (INVX1_RVT)                  0.04 *     2.51 r
  sub_94/U40/Y (XOR2X1_RVT)                0.13 *     2.64 f
  sub_94/SUM[30] (FIFO_DW01_dec_0)         0.00       2.64 f
  U199/Y (AO222X1_RVT)                     0.10 *     2.74 f
  fcounter_reg[30]/D (DFFARX1_RVT)         0.00 *     2.74 f
  data arrival time                                   2.74

  clock ideal_clock1 (rise edge)          15.20      15.20
  clock network delay (propagated)         0.00      15.20
  clock uncertainty                       -0.10      15.10
  fcounter_reg[30]/CLK (DFFARX1_RVT)       0.00      15.10 r
  library setup time                      -0.07      15.04
  data required time                                 15.04
  -----------------------------------------------------------
  data required time                                 15.04
  data arrival time                                  -2.74
  -----------------------------------------------------------
  slack (MET)                                        12.30


  Startpoint: fcounter_reg[1]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fcounter_reg[29]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.00       0.00
  fcounter_reg[1]/CLK (DFFARX1_RVT)        0.00       0.00 r
  fcounter_reg[1]/Q (DFFARX1_RVT)          0.20       0.20 f
  sub_94/A[1] (FIFO_DW01_dec_0)            0.00       0.20 f
  sub_94/U91/Y (OR2X1_RVT)                 0.09 *     0.29 f
  sub_94/U90/Y (OR2X1_RVT)                 0.08 *     0.37 f
  sub_94/U89/Y (OR2X1_RVT)                 0.08 *     0.45 f
  sub_94/U88/Y (OR2X1_RVT)                 0.08 *     0.53 f
  sub_94/U87/Y (OR2X1_RVT)                 0.08 *     0.61 f
  sub_94/U86/Y (OR2X1_RVT)                 0.08 *     0.68 f
  sub_94/U85/Y (OR2X1_RVT)                 0.08 *     0.76 f
  sub_94/U84/Y (OR2X1_RVT)                 0.08 *     0.84 f
  sub_94/U83/Y (OR2X1_RVT)                 0.08 *     0.92 f
  sub_94/U82/Y (OR2X1_RVT)                 0.08 *     1.00 f
  sub_94/U80/Y (OR2X1_RVT)                 0.08 *     1.08 f
  sub_94/U78/Y (OR2X1_RVT)                 0.08 *     1.16 f
  sub_94/U76/Y (OR2X1_RVT)                 0.08 *     1.23 f
  sub_94/U74/Y (OR2X1_RVT)                 0.08 *     1.31 f
  sub_94/U72/Y (OR2X1_RVT)                 0.08 *     1.39 f
  sub_94/U70/Y (OR2X1_RVT)                 0.08 *     1.47 f
  sub_94/U68/Y (OR2X1_RVT)                 0.08 *     1.56 f
  sub_94/U66/Y (OR2X1_RVT)                 0.08 *     1.64 f
  sub_94/U64/Y (OR2X1_RVT)                 0.08 *     1.72 f
  sub_94/U61/Y (OR2X1_RVT)                 0.08 *     1.79 f
  sub_94/U59/Y (OR2X1_RVT)                 0.08 *     1.87 f
  sub_94/U57/Y (OR2X1_RVT)                 0.08 *     1.95 f
  sub_94/U55/Y (OR2X1_RVT)                 0.08 *     2.02 f
  sub_94/U53/Y (OR2X1_RVT)                 0.07 *     2.10 f
  sub_94/U51/Y (OR2X1_RVT)                 0.08 *     2.18 f
  sub_94/U49/Y (OR2X1_RVT)                 0.08 *     2.25 f
  sub_94/U47/Y (OR2X1_RVT)                 0.08 *     2.33 f
  sub_94/U45/Y (OR2X1_RVT)                 0.07 *     2.40 f
  sub_94/U43/Y (OR2X1_RVT)                 0.08 *     2.48 f
  sub_94/U1/Y (INVX1_RVT)                  0.04 *     2.51 r
  sub_94/U42/Y (AO21X1_RVT)                0.05 *     2.57 r
  sub_94/SUM[29] (FIFO_DW01_dec_0)         0.00       2.57 r
  U200/Y (AO222X1_RVT)                     0.11 *     2.67 r
  fcounter_reg[29]/D (DFFARX1_RVT)         0.00 *     2.67 r
  data arrival time                                   2.67

  clock ideal_clock1 (rise edge)          15.20      15.20
  clock network delay (propagated)         0.01      15.21
  clock uncertainty                       -0.10      15.11
  fcounter_reg[29]/CLK (DFFARX1_RVT)       0.00      15.11 r
  library setup time                      -0.07      15.04
  data required time                                 15.04
  -----------------------------------------------------------
  data required time                                 15.04
  data arrival time                                  -2.67
  -----------------------------------------------------------
  slack (MET)                                        12.37


  Startpoint: fcounter_reg[1]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fcounter_reg[28]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.00       0.00
  fcounter_reg[1]/CLK (DFFARX1_RVT)        0.00       0.00 r
  fcounter_reg[1]/Q (DFFARX1_RVT)          0.20       0.20 f
  sub_94/A[1] (FIFO_DW01_dec_0)            0.00       0.20 f
  sub_94/U91/Y (OR2X1_RVT)                 0.09 *     0.29 f
  sub_94/U90/Y (OR2X1_RVT)                 0.08 *     0.37 f
  sub_94/U89/Y (OR2X1_RVT)                 0.08 *     0.45 f
  sub_94/U88/Y (OR2X1_RVT)                 0.08 *     0.53 f
  sub_94/U87/Y (OR2X1_RVT)                 0.08 *     0.61 f
  sub_94/U86/Y (OR2X1_RVT)                 0.08 *     0.68 f
  sub_94/U85/Y (OR2X1_RVT)                 0.08 *     0.76 f
  sub_94/U84/Y (OR2X1_RVT)                 0.08 *     0.84 f
  sub_94/U83/Y (OR2X1_RVT)                 0.08 *     0.92 f
  sub_94/U82/Y (OR2X1_RVT)                 0.08 *     1.00 f
  sub_94/U80/Y (OR2X1_RVT)                 0.08 *     1.08 f
  sub_94/U78/Y (OR2X1_RVT)                 0.08 *     1.16 f
  sub_94/U76/Y (OR2X1_RVT)                 0.08 *     1.23 f
  sub_94/U74/Y (OR2X1_RVT)                 0.08 *     1.31 f
  sub_94/U72/Y (OR2X1_RVT)                 0.08 *     1.39 f
  sub_94/U70/Y (OR2X1_RVT)                 0.08 *     1.47 f
  sub_94/U68/Y (OR2X1_RVT)                 0.08 *     1.56 f
  sub_94/U66/Y (OR2X1_RVT)                 0.08 *     1.64 f
  sub_94/U64/Y (OR2X1_RVT)                 0.08 *     1.72 f
  sub_94/U61/Y (OR2X1_RVT)                 0.08 *     1.79 f
  sub_94/U59/Y (OR2X1_RVT)                 0.08 *     1.87 f
  sub_94/U57/Y (OR2X1_RVT)                 0.08 *     1.95 f
  sub_94/U55/Y (OR2X1_RVT)                 0.08 *     2.02 f
  sub_94/U53/Y (OR2X1_RVT)                 0.07 *     2.10 f
  sub_94/U51/Y (OR2X1_RVT)                 0.08 *     2.18 f
  sub_94/U49/Y (OR2X1_RVT)                 0.08 *     2.25 f
  sub_94/U47/Y (OR2X1_RVT)                 0.08 *     2.33 f
  sub_94/U45/Y (OR2X1_RVT)                 0.07 *     2.40 f
  sub_94/U24/Y (INVX1_RVT)                 0.03 *     2.43 r
  sub_94/U44/Y (AO21X1_RVT)                0.05 *     2.48 r
  sub_94/SUM[28] (FIFO_DW01_dec_0)         0.00       2.48 r
  U201/Y (AO222X1_RVT)                     0.11 *     2.58 r
  fcounter_reg[28]/D (DFFARX1_RVT)         0.00 *     2.58 r
  data arrival time                                   2.58

  clock ideal_clock1 (rise edge)          15.20      15.20
  clock network delay (propagated)         0.01      15.21
  clock uncertainty                       -0.10      15.11
  fcounter_reg[28]/CLK (DFFARX1_RVT)       0.00      15.11 r
  library setup time                      -0.07      15.04
  data required time                                 15.04
  -----------------------------------------------------------
  data required time                                 15.04
  data arrival time                                  -2.58
  -----------------------------------------------------------
  slack (MET)                                        12.46


  Startpoint: rd_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: rd_ptr_reg[31]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.01       0.01
  rd_ptr_reg[0]/CLK (DFFARX1_RVT)          0.00       0.01 r
  rd_ptr_reg[0]/Q (DFFARX1_RVT)            0.22       0.23 r
  add_88/A[0] (FIFO_DW01_inc_1)            0.00       0.23 r
  add_88/U1_1_1/C1 (HADDX1_RVT)            0.08 *     0.31 r
  add_88/U1_1_2/C1 (HADDX1_RVT)            0.07 *     0.39 r
  add_88/U1_1_3/C1 (HADDX1_RVT)            0.07 *     0.46 r
  add_88/U1_1_4/C1 (HADDX1_RVT)            0.07 *     0.53 r
  add_88/U1_1_5/C1 (HADDX1_RVT)            0.07 *     0.59 r
  add_88/U1_1_6/C1 (HADDX1_RVT)            0.07 *     0.66 r
  add_88/U1_1_7/C1 (HADDX1_RVT)            0.07 *     0.74 r
  add_88/U1_1_8/C1 (HADDX1_RVT)            0.07 *     0.81 r
  add_88/U1_1_9/C1 (HADDX1_RVT)            0.07 *     0.88 r
  add_88/U1_1_10/C1 (HADDX1_RVT)           0.07 *     0.95 r
  add_88/U1_1_11/C1 (HADDX1_RVT)           0.07 *     1.02 r
  add_88/U1_1_12/C1 (HADDX1_RVT)           0.07 *     1.09 r
  add_88/U1_1_13/C1 (HADDX1_RVT)           0.07 *     1.16 r
  add_88/U1_1_14/C1 (HADDX1_RVT)           0.07 *     1.23 r
  add_88/U1_1_15/C1 (HADDX1_RVT)           0.07 *     1.29 r
  add_88/U1_1_16/C1 (HADDX1_RVT)           0.07 *     1.37 r
  add_88/U1_1_17/C1 (HADDX1_RVT)           0.07 *     1.44 r
  add_88/U1_1_18/C1 (HADDX1_RVT)           0.07 *     1.51 r
  add_88/U1_1_19/C1 (HADDX1_RVT)           0.08 *     1.59 r
  add_88/U1_1_20/C1 (HADDX1_RVT)           0.07 *     1.66 r
  add_88/U1_1_21/C1 (HADDX1_RVT)           0.07 *     1.73 r
  add_88/U1_1_22/C1 (HADDX1_RVT)           0.07 *     1.80 r
  add_88/U1_1_23/C1 (HADDX1_RVT)           0.07 *     1.87 r
  add_88/U1_1_24/C1 (HADDX1_RVT)           0.07 *     1.94 r
  add_88/U1_1_25/C1 (HADDX1_RVT)           0.07 *     2.01 r
  add_88/U1_1_26/C1 (HADDX1_RVT)           0.07 *     2.08 r
  add_88/U1_1_27/C1 (HADDX1_RVT)           0.07 *     2.15 r
  add_88/U1_1_28/C1 (HADDX1_RVT)           0.07 *     2.22 r
  add_88/U1_1_29/C1 (HADDX1_RVT)           0.07 *     2.29 r
  add_88/U1_1_30/C1 (HADDX1_RVT)           0.07 *     2.36 r
  add_88/U2/Y (XOR2X1_RVT)                 0.12 *     2.48 f
  add_88/SUM[31] (FIFO_DW01_inc_1)         0.00       2.48 f
  U235/Y (AO22X1_RVT)                      0.06 *     2.54 f
  rd_ptr_reg[31]/D (DFFARX1_RVT)           0.00 *     2.54 f
  data arrival time                                   2.54

  clock ideal_clock1 (rise edge)          15.20      15.20
  clock network delay (propagated)         0.01      15.21
  clock uncertainty                       -0.10      15.11
  rd_ptr_reg[31]/CLK (DFFARX1_RVT)         0.00      15.11 r
  library setup time                      -0.06      15.05
  data required time                                 15.05
  -----------------------------------------------------------
  data required time                                 15.05
  data arrival time                                  -2.54
  -----------------------------------------------------------
  slack (MET)                                        12.52


  Startpoint: fcounter_reg[1]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fcounter_reg[27]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.00       0.00
  fcounter_reg[1]/CLK (DFFARX1_RVT)        0.00       0.00 r
  fcounter_reg[1]/Q (DFFARX1_RVT)          0.20       0.20 f
  sub_94/A[1] (FIFO_DW01_dec_0)            0.00       0.20 f
  sub_94/U91/Y (OR2X1_RVT)                 0.09 *     0.29 f
  sub_94/U90/Y (OR2X1_RVT)                 0.08 *     0.37 f
  sub_94/U89/Y (OR2X1_RVT)                 0.08 *     0.45 f
  sub_94/U88/Y (OR2X1_RVT)                 0.08 *     0.53 f
  sub_94/U87/Y (OR2X1_RVT)                 0.08 *     0.61 f
  sub_94/U86/Y (OR2X1_RVT)                 0.08 *     0.68 f
  sub_94/U85/Y (OR2X1_RVT)                 0.08 *     0.76 f
  sub_94/U84/Y (OR2X1_RVT)                 0.08 *     0.84 f
  sub_94/U83/Y (OR2X1_RVT)                 0.08 *     0.92 f
  sub_94/U82/Y (OR2X1_RVT)                 0.08 *     1.00 f
  sub_94/U80/Y (OR2X1_RVT)                 0.08 *     1.08 f
  sub_94/U78/Y (OR2X1_RVT)                 0.08 *     1.16 f
  sub_94/U76/Y (OR2X1_RVT)                 0.08 *     1.23 f
  sub_94/U74/Y (OR2X1_RVT)                 0.08 *     1.31 f
  sub_94/U72/Y (OR2X1_RVT)                 0.08 *     1.39 f
  sub_94/U70/Y (OR2X1_RVT)                 0.08 *     1.47 f
  sub_94/U68/Y (OR2X1_RVT)                 0.08 *     1.56 f
  sub_94/U66/Y (OR2X1_RVT)                 0.08 *     1.64 f
  sub_94/U64/Y (OR2X1_RVT)                 0.08 *     1.72 f
  sub_94/U61/Y (OR2X1_RVT)                 0.08 *     1.79 f
  sub_94/U59/Y (OR2X1_RVT)                 0.08 *     1.87 f
  sub_94/U57/Y (OR2X1_RVT)                 0.08 *     1.95 f
  sub_94/U55/Y (OR2X1_RVT)                 0.08 *     2.02 f
  sub_94/U53/Y (OR2X1_RVT)                 0.07 *     2.10 f
  sub_94/U51/Y (OR2X1_RVT)                 0.08 *     2.18 f
  sub_94/U49/Y (OR2X1_RVT)                 0.08 *     2.25 f
  sub_94/U47/Y (OR2X1_RVT)                 0.08 *     2.33 f
  sub_94/U25/Y (INVX1_RVT)                 0.03 *     2.36 r
  sub_94/U46/Y (AO21X1_RVT)                0.05 *     2.40 r
  sub_94/SUM[27] (FIFO_DW01_dec_0)         0.00       2.40 r
  U202/Y (AO222X1_RVT)                     0.11 *     2.51 r
  fcounter_reg[27]/D (DFFARX1_RVT)         0.00 *     2.51 r
  data arrival time                                   2.51

  clock ideal_clock1 (rise edge)          15.20      15.20
  clock network delay (propagated)         0.01      15.21
  clock uncertainty                       -0.10      15.11
  fcounter_reg[27]/CLK (DFFARX1_RVT)       0.00      15.11 r
  library setup time                      -0.07      15.04
  data required time                                 15.04
  -----------------------------------------------------------
  data required time                                 15.04
  data arrival time                                  -2.51
  -----------------------------------------------------------
  slack (MET)                                        12.53


  Startpoint: wr_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: wr_ptr_reg[31]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.02       0.02
  wr_ptr_reg[0]/CLK (DFFARX1_RVT)          0.00       0.02 r
  wr_ptr_reg[0]/Q (DFFARX1_RVT)            0.22       0.23 r
  add_85/A[0] (FIFO_DW01_inc_2)            0.00       0.23 r
  add_85/U1_1_1/C1 (HADDX1_RVT)            0.09 *     0.32 r
  add_85/U1_1_2/C1 (HADDX1_RVT)            0.07 *     0.39 r
  add_85/U1_1_3/C1 (HADDX1_RVT)            0.07 *     0.46 r
  add_85/U1_1_4/C1 (HADDX1_RVT)            0.07 *     0.53 r
  add_85/U1_1_5/C1 (HADDX1_RVT)            0.07 *     0.60 r
  add_85/U1_1_6/C1 (HADDX1_RVT)            0.07 *     0.67 r
  add_85/U1_1_7/C1 (HADDX1_RVT)            0.07 *     0.74 r
  add_85/U1_1_8/C1 (HADDX1_RVT)            0.07 *     0.81 r
  add_85/U1_1_9/C1 (HADDX1_RVT)            0.07 *     0.88 r
  add_85/U1_1_10/C1 (HADDX1_RVT)           0.07 *     0.95 r
  add_85/U1_1_11/C1 (HADDX1_RVT)           0.07 *     1.02 r
  add_85/U1_1_12/C1 (HADDX1_RVT)           0.07 *     1.08 r
  add_85/U1_1_13/C1 (HADDX1_RVT)           0.07 *     1.15 r
  add_85/U1_1_14/C1 (HADDX1_RVT)           0.07 *     1.23 r
  add_85/U1_1_15/C1 (HADDX1_RVT)           0.07 *     1.30 r
  add_85/U1_1_16/C1 (HADDX1_RVT)           0.07 *     1.36 r
  add_85/U1_1_17/C1 (HADDX1_RVT)           0.07 *     1.43 r
  add_85/U1_1_18/C1 (HADDX1_RVT)           0.07 *     1.50 r
  add_85/U1_1_19/C1 (HADDX1_RVT)           0.07 *     1.57 r
  add_85/U1_1_20/C1 (HADDX1_RVT)           0.07 *     1.63 r
  add_85/U1_1_21/C1 (HADDX1_RVT)           0.07 *     1.70 r
  add_85/U1_1_22/C1 (HADDX1_RVT)           0.07 *     1.77 r
  add_85/U1_1_23/C1 (HADDX1_RVT)           0.07 *     1.84 r
  add_85/U1_1_24/C1 (HADDX1_RVT)           0.07 *     1.91 r
  add_85/U1_1_25/C1 (HADDX1_RVT)           0.07 *     1.98 r
  add_85/U1_1_26/C1 (HADDX1_RVT)           0.07 *     2.05 r
  add_85/U1_1_27/C1 (HADDX1_RVT)           0.07 *     2.12 r
  add_85/U1_1_28/C1 (HADDX1_RVT)           0.07 *     2.19 r
  add_85/U1_1_29/C1 (HADDX1_RVT)           0.07 *     2.25 r
  add_85/U1_1_30/C1 (HADDX1_RVT)           0.07 *     2.32 r
  add_85/U2/Y (XOR2X1_RVT)                 0.12 *     2.44 f
  add_85/SUM[31] (FIFO_DW01_inc_2)         0.00       2.44 f
  U211/Y (AO22X1_RVT)                      0.06 *     2.50 f
  wr_ptr_reg[31]/D (DFFARX1_RVT)           0.00 *     2.50 f
  data arrival time                                   2.50

  clock ideal_clock1 (rise edge)          15.20      15.20
  clock network delay (propagated)         0.01      15.21
  clock uncertainty                       -0.10      15.11
  wr_ptr_reg[31]/CLK (DFFARX1_RVT)         0.00      15.11 r
  library setup time                      -0.06      15.06
  data required time                                 15.06
  -----------------------------------------------------------
  data required time                                 15.06
  data arrival time                                  -2.50
  -----------------------------------------------------------
  slack (MET)                                        12.55


  Startpoint: rd_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: rd_ptr_reg[30]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.01       0.01
  rd_ptr_reg[0]/CLK (DFFARX1_RVT)          0.00       0.01 r
  rd_ptr_reg[0]/Q (DFFARX1_RVT)            0.22       0.23 r
  add_88/A[0] (FIFO_DW01_inc_1)            0.00       0.23 r
  add_88/U1_1_1/C1 (HADDX1_RVT)            0.08 *     0.31 r
  add_88/U1_1_2/C1 (HADDX1_RVT)            0.07 *     0.39 r
  add_88/U1_1_3/C1 (HADDX1_RVT)            0.07 *     0.46 r
  add_88/U1_1_4/C1 (HADDX1_RVT)            0.07 *     0.53 r
  add_88/U1_1_5/C1 (HADDX1_RVT)            0.07 *     0.59 r
  add_88/U1_1_6/C1 (HADDX1_RVT)            0.07 *     0.66 r
  add_88/U1_1_7/C1 (HADDX1_RVT)            0.07 *     0.74 r
  add_88/U1_1_8/C1 (HADDX1_RVT)            0.07 *     0.81 r
  add_88/U1_1_9/C1 (HADDX1_RVT)            0.07 *     0.88 r
  add_88/U1_1_10/C1 (HADDX1_RVT)           0.07 *     0.95 r
  add_88/U1_1_11/C1 (HADDX1_RVT)           0.07 *     1.02 r
  add_88/U1_1_12/C1 (HADDX1_RVT)           0.07 *     1.09 r
  add_88/U1_1_13/C1 (HADDX1_RVT)           0.07 *     1.16 r
  add_88/U1_1_14/C1 (HADDX1_RVT)           0.07 *     1.23 r
  add_88/U1_1_15/C1 (HADDX1_RVT)           0.07 *     1.29 r
  add_88/U1_1_16/C1 (HADDX1_RVT)           0.07 *     1.37 r
  add_88/U1_1_17/C1 (HADDX1_RVT)           0.07 *     1.44 r
  add_88/U1_1_18/C1 (HADDX1_RVT)           0.07 *     1.51 r
  add_88/U1_1_19/C1 (HADDX1_RVT)           0.08 *     1.59 r
  add_88/U1_1_20/C1 (HADDX1_RVT)           0.07 *     1.66 r
  add_88/U1_1_21/C1 (HADDX1_RVT)           0.07 *     1.73 r
  add_88/U1_1_22/C1 (HADDX1_RVT)           0.07 *     1.80 r
  add_88/U1_1_23/C1 (HADDX1_RVT)           0.07 *     1.87 r
  add_88/U1_1_24/C1 (HADDX1_RVT)           0.07 *     1.94 r
  add_88/U1_1_25/C1 (HADDX1_RVT)           0.07 *     2.01 r
  add_88/U1_1_26/C1 (HADDX1_RVT)           0.07 *     2.08 r
  add_88/U1_1_27/C1 (HADDX1_RVT)           0.07 *     2.15 r
  add_88/U1_1_28/C1 (HADDX1_RVT)           0.07 *     2.22 r
  add_88/U1_1_29/C1 (HADDX1_RVT)           0.07 *     2.29 r
  add_88/U1_1_30/SO (HADDX1_RVT)           0.11 *     2.39 f
  add_88/SUM[30] (FIFO_DW01_inc_1)         0.00       2.39 f
  U236/Y (AO22X1_RVT)                      0.06 *     2.45 f
  rd_ptr_reg[30]/D (DFFARX1_RVT)           0.00 *     2.45 f
  data arrival time                                   2.45

  clock ideal_clock1 (rise edge)          15.20      15.20
  clock network delay (propagated)         0.00      15.20
  clock uncertainty                       -0.10      15.10
  rd_ptr_reg[30]/CLK (DFFARX1_RVT)         0.00      15.10 r
  library setup time                      -0.06      15.04
  data required time                                 15.04
  -----------------------------------------------------------
  data required time                                 15.04
  data arrival time                                  -2.45
  -----------------------------------------------------------
  slack (MET)                                        12.59


  Startpoint: fcounter_reg[1]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fcounter_reg[26]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.00       0.00
  fcounter_reg[1]/CLK (DFFARX1_RVT)        0.00       0.00 r
  fcounter_reg[1]/Q (DFFARX1_RVT)          0.20       0.20 f
  sub_94/A[1] (FIFO_DW01_dec_0)            0.00       0.20 f
  sub_94/U91/Y (OR2X1_RVT)                 0.09 *     0.29 f
  sub_94/U90/Y (OR2X1_RVT)                 0.08 *     0.37 f
  sub_94/U89/Y (OR2X1_RVT)                 0.08 *     0.45 f
  sub_94/U88/Y (OR2X1_RVT)                 0.08 *     0.53 f
  sub_94/U87/Y (OR2X1_RVT)                 0.08 *     0.61 f
  sub_94/U86/Y (OR2X1_RVT)                 0.08 *     0.68 f
  sub_94/U85/Y (OR2X1_RVT)                 0.08 *     0.76 f
  sub_94/U84/Y (OR2X1_RVT)                 0.08 *     0.84 f
  sub_94/U83/Y (OR2X1_RVT)                 0.08 *     0.92 f
  sub_94/U82/Y (OR2X1_RVT)                 0.08 *     1.00 f
  sub_94/U80/Y (OR2X1_RVT)                 0.08 *     1.08 f
  sub_94/U78/Y (OR2X1_RVT)                 0.08 *     1.16 f
  sub_94/U76/Y (OR2X1_RVT)                 0.08 *     1.23 f
  sub_94/U74/Y (OR2X1_RVT)                 0.08 *     1.31 f
  sub_94/U72/Y (OR2X1_RVT)                 0.08 *     1.39 f
  sub_94/U70/Y (OR2X1_RVT)                 0.08 *     1.47 f
  sub_94/U68/Y (OR2X1_RVT)                 0.08 *     1.56 f
  sub_94/U66/Y (OR2X1_RVT)                 0.08 *     1.64 f
  sub_94/U64/Y (OR2X1_RVT)                 0.08 *     1.72 f
  sub_94/U61/Y (OR2X1_RVT)                 0.08 *     1.79 f
  sub_94/U59/Y (OR2X1_RVT)                 0.08 *     1.87 f
  sub_94/U57/Y (OR2X1_RVT)                 0.08 *     1.95 f
  sub_94/U55/Y (OR2X1_RVT)                 0.08 *     2.02 f
  sub_94/U53/Y (OR2X1_RVT)                 0.07 *     2.10 f
  sub_94/U51/Y (OR2X1_RVT)                 0.08 *     2.18 f
  sub_94/U49/Y (OR2X1_RVT)                 0.08 *     2.25 f
  sub_94/U26/Y (INVX1_RVT)                 0.03 *     2.28 r
  sub_94/U48/Y (AO21X1_RVT)                0.05 *     2.33 r
  sub_94/SUM[26] (FIFO_DW01_dec_0)         0.00       2.33 r
  U203/Y (AO222X1_RVT)                     0.11 *     2.43 r
  fcounter_reg[26]/D (DFFARX1_RVT)         0.00 *     2.43 r
  data arrival time                                   2.43

  clock ideal_clock1 (rise edge)          15.20      15.20
  clock network delay (propagated)         0.00      15.20
  clock uncertainty                       -0.10      15.10
  fcounter_reg[26]/CLK (DFFARX1_RVT)       0.00      15.10 r
  library setup time                      -0.07      15.03
  data required time                                 15.03
  -----------------------------------------------------------
  data required time                                 15.03
  data arrival time                                  -2.43
  -----------------------------------------------------------
  slack (MET)                                        12.60


  Startpoint: wr_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: wr_ptr_reg[30]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.02       0.02
  wr_ptr_reg[0]/CLK (DFFARX1_RVT)          0.00       0.02 r
  wr_ptr_reg[0]/Q (DFFARX1_RVT)            0.22       0.23 r
  add_85/A[0] (FIFO_DW01_inc_2)            0.00       0.23 r
  add_85/U1_1_1/C1 (HADDX1_RVT)            0.09 *     0.32 r
  add_85/U1_1_2/C1 (HADDX1_RVT)            0.07 *     0.39 r
  add_85/U1_1_3/C1 (HADDX1_RVT)            0.07 *     0.46 r
  add_85/U1_1_4/C1 (HADDX1_RVT)            0.07 *     0.53 r
  add_85/U1_1_5/C1 (HADDX1_RVT)            0.07 *     0.60 r
  add_85/U1_1_6/C1 (HADDX1_RVT)            0.07 *     0.67 r
  add_85/U1_1_7/C1 (HADDX1_RVT)            0.07 *     0.74 r
  add_85/U1_1_8/C1 (HADDX1_RVT)            0.07 *     0.81 r
  add_85/U1_1_9/C1 (HADDX1_RVT)            0.07 *     0.88 r
  add_85/U1_1_10/C1 (HADDX1_RVT)           0.07 *     0.95 r
  add_85/U1_1_11/C1 (HADDX1_RVT)           0.07 *     1.02 r
  add_85/U1_1_12/C1 (HADDX1_RVT)           0.07 *     1.08 r
  add_85/U1_1_13/C1 (HADDX1_RVT)           0.07 *     1.15 r
  add_85/U1_1_14/C1 (HADDX1_RVT)           0.07 *     1.23 r
  add_85/U1_1_15/C1 (HADDX1_RVT)           0.07 *     1.30 r
  add_85/U1_1_16/C1 (HADDX1_RVT)           0.07 *     1.36 r
  add_85/U1_1_17/C1 (HADDX1_RVT)           0.07 *     1.43 r
  add_85/U1_1_18/C1 (HADDX1_RVT)           0.07 *     1.50 r
  add_85/U1_1_19/C1 (HADDX1_RVT)           0.07 *     1.57 r
  add_85/U1_1_20/C1 (HADDX1_RVT)           0.07 *     1.63 r
  add_85/U1_1_21/C1 (HADDX1_RVT)           0.07 *     1.70 r
  add_85/U1_1_22/C1 (HADDX1_RVT)           0.07 *     1.77 r
  add_85/U1_1_23/C1 (HADDX1_RVT)           0.07 *     1.84 r
  add_85/U1_1_24/C1 (HADDX1_RVT)           0.07 *     1.91 r
  add_85/U1_1_25/C1 (HADDX1_RVT)           0.07 *     1.98 r
  add_85/U1_1_26/C1 (HADDX1_RVT)           0.07 *     2.05 r
  add_85/U1_1_27/C1 (HADDX1_RVT)           0.07 *     2.12 r
  add_85/U1_1_28/C1 (HADDX1_RVT)           0.07 *     2.19 r
  add_85/U1_1_29/C1 (HADDX1_RVT)           0.07 *     2.25 r
  add_85/U1_1_30/SO (HADDX1_RVT)           0.11 *     2.36 f
  add_85/SUM[30] (FIFO_DW01_inc_2)         0.00       2.36 f
  U212/Y (AO22X1_RVT)                      0.06 *     2.42 f
  wr_ptr_reg[30]/D (DFFARX1_RVT)           0.00 *     2.42 f
  data arrival time                                   2.42

  clock ideal_clock1 (rise edge)          15.20      15.20
  clock network delay (propagated)         0.01      15.21
  clock uncertainty                       -0.10      15.11
  wr_ptr_reg[30]/CLK (DFFARX1_RVT)         0.00      15.11 r
  library setup time                      -0.06      15.06
  data required time                                 15.06
  -----------------------------------------------------------
  data required time                                 15.06
  data arrival time                                  -2.42
  -----------------------------------------------------------
  slack (MET)                                        12.63


  Startpoint: rd_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: rd_ptr_reg[29]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.01       0.01
  rd_ptr_reg[0]/CLK (DFFARX1_RVT)          0.00       0.01 r
  rd_ptr_reg[0]/Q (DFFARX1_RVT)            0.22       0.23 r
  add_88/A[0] (FIFO_DW01_inc_1)            0.00       0.23 r
  add_88/U1_1_1/C1 (HADDX1_RVT)            0.08 *     0.31 r
  add_88/U1_1_2/C1 (HADDX1_RVT)            0.07 *     0.39 r
  add_88/U1_1_3/C1 (HADDX1_RVT)            0.07 *     0.46 r
  add_88/U1_1_4/C1 (HADDX1_RVT)            0.07 *     0.53 r
  add_88/U1_1_5/C1 (HADDX1_RVT)            0.07 *     0.59 r
  add_88/U1_1_6/C1 (HADDX1_RVT)            0.07 *     0.66 r
  add_88/U1_1_7/C1 (HADDX1_RVT)            0.07 *     0.74 r
  add_88/U1_1_8/C1 (HADDX1_RVT)            0.07 *     0.81 r
  add_88/U1_1_9/C1 (HADDX1_RVT)            0.07 *     0.88 r
  add_88/U1_1_10/C1 (HADDX1_RVT)           0.07 *     0.95 r
  add_88/U1_1_11/C1 (HADDX1_RVT)           0.07 *     1.02 r
  add_88/U1_1_12/C1 (HADDX1_RVT)           0.07 *     1.09 r
  add_88/U1_1_13/C1 (HADDX1_RVT)           0.07 *     1.16 r
  add_88/U1_1_14/C1 (HADDX1_RVT)           0.07 *     1.23 r
  add_88/U1_1_15/C1 (HADDX1_RVT)           0.07 *     1.29 r
  add_88/U1_1_16/C1 (HADDX1_RVT)           0.07 *     1.37 r
  add_88/U1_1_17/C1 (HADDX1_RVT)           0.07 *     1.44 r
  add_88/U1_1_18/C1 (HADDX1_RVT)           0.07 *     1.51 r
  add_88/U1_1_19/C1 (HADDX1_RVT)           0.08 *     1.59 r
  add_88/U1_1_20/C1 (HADDX1_RVT)           0.07 *     1.66 r
  add_88/U1_1_21/C1 (HADDX1_RVT)           0.07 *     1.73 r
  add_88/U1_1_22/C1 (HADDX1_RVT)           0.07 *     1.80 r
  add_88/U1_1_23/C1 (HADDX1_RVT)           0.07 *     1.87 r
  add_88/U1_1_24/C1 (HADDX1_RVT)           0.07 *     1.94 r
  add_88/U1_1_25/C1 (HADDX1_RVT)           0.07 *     2.01 r
  add_88/U1_1_26/C1 (HADDX1_RVT)           0.07 *     2.08 r
  add_88/U1_1_27/C1 (HADDX1_RVT)           0.07 *     2.15 r
  add_88/U1_1_28/C1 (HADDX1_RVT)           0.07 *     2.22 r
  add_88/U1_1_29/SO (HADDX1_RVT)           0.11 *     2.33 f
  add_88/SUM[29] (FIFO_DW01_inc_1)         0.00       2.33 f
  U237/Y (AO22X1_RVT)                      0.06 *     2.39 f
  rd_ptr_reg[29]/D (DFFARX1_RVT)           0.00 *     2.39 f
  data arrival time                                   2.39

  clock ideal_clock1 (rise edge)          15.20      15.20
  clock network delay (propagated)         0.01      15.21
  clock uncertainty                       -0.10      15.11
  rd_ptr_reg[29]/CLK (DFFARX1_RVT)         0.00      15.11 r
  library setup time                      -0.06      15.05
  data required time                                 15.05
  -----------------------------------------------------------
  data required time                                 15.05
  data arrival time                                  -2.39
  -----------------------------------------------------------
  slack (MET)                                        12.67


  Startpoint: fcounter_reg[1]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fcounter_reg[25]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.00       0.00
  fcounter_reg[1]/CLK (DFFARX1_RVT)        0.00       0.00 r
  fcounter_reg[1]/Q (DFFARX1_RVT)          0.20       0.20 f
  sub_94/A[1] (FIFO_DW01_dec_0)            0.00       0.20 f
  sub_94/U91/Y (OR2X1_RVT)                 0.09 *     0.29 f
  sub_94/U90/Y (OR2X1_RVT)                 0.08 *     0.37 f
  sub_94/U89/Y (OR2X1_RVT)                 0.08 *     0.45 f
  sub_94/U88/Y (OR2X1_RVT)                 0.08 *     0.53 f
  sub_94/U87/Y (OR2X1_RVT)                 0.08 *     0.61 f
  sub_94/U86/Y (OR2X1_RVT)                 0.08 *     0.68 f
  sub_94/U85/Y (OR2X1_RVT)                 0.08 *     0.76 f
  sub_94/U84/Y (OR2X1_RVT)                 0.08 *     0.84 f
  sub_94/U83/Y (OR2X1_RVT)                 0.08 *     0.92 f
  sub_94/U82/Y (OR2X1_RVT)                 0.08 *     1.00 f
  sub_94/U80/Y (OR2X1_RVT)                 0.08 *     1.08 f
  sub_94/U78/Y (OR2X1_RVT)                 0.08 *     1.16 f
  sub_94/U76/Y (OR2X1_RVT)                 0.08 *     1.23 f
  sub_94/U74/Y (OR2X1_RVT)                 0.08 *     1.31 f
  sub_94/U72/Y (OR2X1_RVT)                 0.08 *     1.39 f
  sub_94/U70/Y (OR2X1_RVT)                 0.08 *     1.47 f
  sub_94/U68/Y (OR2X1_RVT)                 0.08 *     1.56 f
  sub_94/U66/Y (OR2X1_RVT)                 0.08 *     1.64 f
  sub_94/U64/Y (OR2X1_RVT)                 0.08 *     1.72 f
  sub_94/U61/Y (OR2X1_RVT)                 0.08 *     1.79 f
  sub_94/U59/Y (OR2X1_RVT)                 0.08 *     1.87 f
  sub_94/U57/Y (OR2X1_RVT)                 0.08 *     1.95 f
  sub_94/U55/Y (OR2X1_RVT)                 0.08 *     2.02 f
  sub_94/U53/Y (OR2X1_RVT)                 0.07 *     2.10 f
  sub_94/U51/Y (OR2X1_RVT)                 0.08 *     2.18 f
  sub_94/U27/Y (INVX1_RVT)                 0.03 *     2.20 r
  sub_94/U50/Y (AO21X1_RVT)                0.05 *     2.25 r
  sub_94/SUM[25] (FIFO_DW01_dec_0)         0.00       2.25 r
  U204/Y (AO222X1_RVT)                     0.11 *     2.36 r
  fcounter_reg[25]/D (DFFARX1_RVT)         0.00 *     2.36 r
  data arrival time                                   2.36

  clock ideal_clock1 (rise edge)          15.20      15.20
  clock network delay (propagated)         0.01      15.21
  clock uncertainty                       -0.10      15.11
  fcounter_reg[25]/CLK (DFFARX1_RVT)       0.00      15.11 r
  library setup time                      -0.07      15.04
  data required time                                 15.04
  -----------------------------------------------------------
  data required time                                 15.04
  data arrival time                                  -2.36
  -----------------------------------------------------------
  slack (MET)                                        12.68


  Startpoint: wr_ptr_reg[14]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: memblk/FIFO_reg[2][1]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.01       0.01
  wr_ptr_reg[14]/CLK (DFFARX1_RVT)         0.00       0.01 r
  wr_ptr_reg[14]/Q (DFFARX1_RVT)           0.19       0.20 f
  memblk/wr_addr[14] (FIFO_MEM_BLK)        0.00       0.20 f
  memblk/U144/Y (OR4X1_RVT)                0.16 *     0.37 f
  memblk/U140/Y (NOR4X1_RVT)               0.14 *     0.51 r
  memblk/U85/Y (AND4X1_RVT)                0.12 *     0.63 r
  memblk/U83/Y (NAND3X0_RVT)               0.69 *     1.32 f
  memblk/U6/Y (INVX1_RVT)                  0.85 *     2.17 r
  memblk/U154/Y (AO22X1_RVT)               0.20 *     2.36 r
  memblk/FIFO_reg[2][1]/D (DFFX1_RVT)      0.00 *     2.36 r
  data arrival time                                   2.36

  clock ideal_clock1 (rise edge)          15.20      15.20
  clock network delay (propagated)         0.01      15.21
  clock uncertainty                       -0.10      15.11
  memblk/FIFO_reg[2][1]/CLK (DFFX1_RVT)
                                           0.00      15.11 r
  library setup time                      -0.07      15.04
  data required time                                 15.04
  -----------------------------------------------------------
  data required time                                 15.04
  data arrival time                                  -2.36
  -----------------------------------------------------------
  slack (MET)                                        12.68


  Startpoint: wr_ptr_reg[14]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: memblk/FIFO_reg[2][16]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (propagated)                        0.01       0.01
  wr_ptr_reg[14]/CLK (DFFARX1_RVT)                        0.00       0.01 r
  wr_ptr_reg[14]/Q (DFFARX1_RVT)                          0.19       0.20 f
  memblk/wr_addr[14] (FIFO_MEM_BLK)                       0.00       0.20 f
  memblk/U144/Y (OR4X1_RVT)                               0.16 *     0.37 f
  memblk/U140/Y (NOR4X1_RVT)                              0.14 *     0.51 r
  memblk/U85/Y (AND4X1_RVT)                               0.12 *     0.63 r
  memblk/U83/Y (NAND3X0_RVT)                              0.69 *     1.32 f
  memblk/U6/Y (INVX1_RVT)                                 0.85 *     2.17 r
  memblk/U67/Y (AO22X1_RVT)                               0.19 *     2.36 r
  memblk/FIFO_reg[2][16]/D (DFFX1_RVT)                    0.00 *     2.36 r
  data arrival time                                                  2.36

  clock ideal_clock1 (rise edge)                         15.20      15.20
  clock network delay (propagated)                        0.01      15.21
  clock uncertainty                                      -0.10      15.11
  memblk/FIFO_reg[2][16]/CLK (DFFX1_RVT)                  0.00      15.11 r
  library setup time                                     -0.07      15.05
  data required time                                                15.05
  --------------------------------------------------------------------------
  data required time                                                15.05
  data arrival time                                                 -2.36
  --------------------------------------------------------------------------
  slack (MET)                                                       12.68


  Startpoint: wr_ptr_reg[14]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: memblk/FIFO_reg[2][19]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (propagated)                        0.01       0.01
  wr_ptr_reg[14]/CLK (DFFARX1_RVT)                        0.00       0.01 r
  wr_ptr_reg[14]/Q (DFFARX1_RVT)                          0.19       0.20 f
  memblk/wr_addr[14] (FIFO_MEM_BLK)                       0.00       0.20 f
  memblk/U144/Y (OR4X1_RVT)                               0.16 *     0.37 f
  memblk/U140/Y (NOR4X1_RVT)                              0.14 *     0.51 r
  memblk/U85/Y (AND4X1_RVT)                               0.12 *     0.63 r
  memblk/U83/Y (NAND3X0_RVT)                              0.69 *     1.32 f
  memblk/U6/Y (INVX1_RVT)                                 0.85 *     2.17 r
  memblk/U70/Y (AO22X1_RVT)                               0.19 *     2.36 r
  memblk/FIFO_reg[2][19]/D (DFFX1_RVT)                    0.00 *     2.36 r
  data arrival time                                                  2.36

  clock ideal_clock1 (rise edge)                         15.20      15.20
  clock network delay (propagated)                        0.01      15.21
  clock uncertainty                                      -0.10      15.11
  memblk/FIFO_reg[2][19]/CLK (DFFX1_RVT)                  0.00      15.11 r
  library setup time                                     -0.07      15.05
  data required time                                                15.05
  --------------------------------------------------------------------------
  data required time                                                15.05
  data arrival time                                                 -2.36
  --------------------------------------------------------------------------
  slack (MET)                                                       12.68


  Startpoint: wr_ptr_reg[14]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: memblk/FIFO_reg[2][7]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.01       0.01
  wr_ptr_reg[14]/CLK (DFFARX1_RVT)         0.00       0.01 r
  wr_ptr_reg[14]/Q (DFFARX1_RVT)           0.19       0.20 f
  memblk/wr_addr[14] (FIFO_MEM_BLK)        0.00       0.20 f
  memblk/U144/Y (OR4X1_RVT)                0.16 *     0.37 f
  memblk/U140/Y (NOR4X1_RVT)               0.14 *     0.51 r
  memblk/U85/Y (AND4X1_RVT)                0.12 *     0.63 r
  memblk/U83/Y (NAND3X0_RVT)               0.69 *     1.32 f
  memblk/U6/Y (INVX1_RVT)                  0.85 *     2.17 r
  memblk/U160/Y (AO22X1_RVT)               0.19 *     2.36 r
  memblk/FIFO_reg[2][7]/D (DFFX1_RVT)      0.00 *     2.36 r
  data arrival time                                   2.36

  clock ideal_clock1 (rise edge)          15.20      15.20
  clock network delay (propagated)         0.02      15.22
  clock uncertainty                       -0.10      15.12
  memblk/FIFO_reg[2][7]/CLK (DFFX1_RVT)
                                           0.00      15.12 r
  library setup time                      -0.07      15.05
  data required time                                 15.05
  -----------------------------------------------------------
  data required time                                 15.05
  data arrival time                                  -2.36
  -----------------------------------------------------------
  slack (MET)                                        12.68


  Startpoint: wr_ptr_reg[14]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: memblk/FIFO_reg[2][11]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (propagated)                        0.01       0.01
  wr_ptr_reg[14]/CLK (DFFARX1_RVT)                        0.00       0.01 r
  wr_ptr_reg[14]/Q (DFFARX1_RVT)                          0.19       0.20 f
  memblk/wr_addr[14] (FIFO_MEM_BLK)                       0.00       0.20 f
  memblk/U144/Y (OR4X1_RVT)                               0.16 *     0.37 f
  memblk/U140/Y (NOR4X1_RVT)                              0.14 *     0.51 r
  memblk/U85/Y (AND4X1_RVT)                               0.12 *     0.63 r
  memblk/U83/Y (NAND3X0_RVT)                              0.69 *     1.32 f
  memblk/U6/Y (INVX1_RVT)                                 0.85 *     2.17 r
  memblk/U62/Y (AO22X1_RVT)                               0.19 *     2.36 r
  memblk/FIFO_reg[2][11]/D (DFFX1_RVT)                    0.00 *     2.36 r
  data arrival time                                                  2.36

  clock ideal_clock1 (rise edge)                         15.20      15.20
  clock network delay (propagated)                        0.01      15.21
  clock uncertainty                                      -0.10      15.11
  memblk/FIFO_reg[2][11]/CLK (DFFX1_RVT)                  0.00      15.11 r
  library setup time                                     -0.07      15.05
  data required time                                                15.05
  --------------------------------------------------------------------------
  data required time                                                15.05
  data arrival time                                                 -2.36
  --------------------------------------------------------------------------
  slack (MET)                                                       12.68


  Startpoint: wr_ptr_reg[14]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: memblk/FIFO_reg[2][18]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (propagated)                        0.01       0.01
  wr_ptr_reg[14]/CLK (DFFARX1_RVT)                        0.00       0.01 r
  wr_ptr_reg[14]/Q (DFFARX1_RVT)                          0.19       0.20 f
  memblk/wr_addr[14] (FIFO_MEM_BLK)                       0.00       0.20 f
  memblk/U144/Y (OR4X1_RVT)                               0.16 *     0.37 f
  memblk/U140/Y (NOR4X1_RVT)                              0.14 *     0.51 r
  memblk/U85/Y (AND4X1_RVT)                               0.12 *     0.63 r
  memblk/U83/Y (NAND3X0_RVT)                              0.69 *     1.32 f
  memblk/U6/Y (INVX1_RVT)                                 0.85 *     2.17 r
  memblk/U69/Y (AO22X1_RVT)                               0.19 *     2.36 r
  memblk/FIFO_reg[2][18]/D (DFFX1_RVT)                    0.00 *     2.36 r
  data arrival time                                                  2.36

  clock ideal_clock1 (rise edge)                         15.20      15.20
  clock network delay (propagated)                        0.01      15.21
  clock uncertainty                                      -0.10      15.11
  memblk/FIFO_reg[2][18]/CLK (DFFX1_RVT)                  0.00      15.11 r
  library setup time                                     -0.07      15.05
  data required time                                                15.05
  --------------------------------------------------------------------------
  data required time                                                15.05
  data arrival time                                                 -2.36
  --------------------------------------------------------------------------
  slack (MET)                                                       12.68


  Startpoint: wr_ptr_reg[14]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: memblk/FIFO_reg[2][17]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (propagated)                        0.01       0.01
  wr_ptr_reg[14]/CLK (DFFARX1_RVT)                        0.00       0.01 r
  wr_ptr_reg[14]/Q (DFFARX1_RVT)                          0.19       0.20 f
  memblk/wr_addr[14] (FIFO_MEM_BLK)                       0.00       0.20 f
  memblk/U144/Y (OR4X1_RVT)                               0.16 *     0.37 f
  memblk/U140/Y (NOR4X1_RVT)                              0.14 *     0.51 r
  memblk/U85/Y (AND4X1_RVT)                               0.12 *     0.63 r
  memblk/U83/Y (NAND3X0_RVT)                              0.69 *     1.32 f
  memblk/U6/Y (INVX1_RVT)                                 0.85 *     2.17 r
  memblk/U68/Y (AO22X1_RVT)                               0.19 *     2.36 r
  memblk/FIFO_reg[2][17]/D (DFFX1_RVT)                    0.00 *     2.36 r
  data arrival time                                                  2.36

  clock ideal_clock1 (rise edge)                         15.20      15.20
  clock network delay (propagated)                        0.01      15.21
  clock uncertainty                                      -0.10      15.11
  memblk/FIFO_reg[2][17]/CLK (DFFX1_RVT)                  0.00      15.11 r
  library setup time                                     -0.07      15.05
  data required time                                                15.05
  --------------------------------------------------------------------------
  data required time                                                15.05
  data arrival time                                                 -2.36
  --------------------------------------------------------------------------
  slack (MET)                                                       12.68


  Startpoint: wr_ptr_reg[14]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: memblk/FIFO_reg[2][6]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.01       0.01
  wr_ptr_reg[14]/CLK (DFFARX1_RVT)         0.00       0.01 r
  wr_ptr_reg[14]/Q (DFFARX1_RVT)           0.19       0.20 f
  memblk/wr_addr[14] (FIFO_MEM_BLK)        0.00       0.20 f
  memblk/U144/Y (OR4X1_RVT)                0.16 *     0.37 f
  memblk/U140/Y (NOR4X1_RVT)               0.14 *     0.51 r
  memblk/U85/Y (AND4X1_RVT)                0.12 *     0.63 r
  memblk/U83/Y (NAND3X0_RVT)               0.69 *     1.32 f
  memblk/U6/Y (INVX1_RVT)                  0.85 *     2.17 r
  memblk/U159/Y (AO22X1_RVT)               0.19 *     2.36 r
  memblk/FIFO_reg[2][6]/D (DFFX1_RVT)      0.00 *     2.36 r
  data arrival time                                   2.36

  clock ideal_clock1 (rise edge)          15.20      15.20
  clock network delay (propagated)         0.02      15.22
  clock uncertainty                       -0.10      15.12
  memblk/FIFO_reg[2][6]/CLK (DFFX1_RVT)
                                           0.00      15.12 r
  library setup time                      -0.07      15.05
  data required time                                 15.05
  -----------------------------------------------------------
  data required time                                 15.05
  data arrival time                                  -2.36
  -----------------------------------------------------------
  slack (MET)                                        12.69


  Startpoint: wr_ptr_reg[14]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: memblk/FIFO_reg[2][12]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (propagated)                        0.01       0.01
  wr_ptr_reg[14]/CLK (DFFARX1_RVT)                        0.00       0.01 r
  wr_ptr_reg[14]/Q (DFFARX1_RVT)                          0.19       0.20 f
  memblk/wr_addr[14] (FIFO_MEM_BLK)                       0.00       0.20 f
  memblk/U144/Y (OR4X1_RVT)                               0.16 *     0.37 f
  memblk/U140/Y (NOR4X1_RVT)                              0.14 *     0.51 r
  memblk/U85/Y (AND4X1_RVT)                               0.12 *     0.63 r
  memblk/U83/Y (NAND3X0_RVT)                              0.69 *     1.32 f
  memblk/U6/Y (INVX1_RVT)                                 0.85 *     2.17 r
  memblk/U63/Y (AO22X1_RVT)                               0.19 *     2.36 r
  memblk/FIFO_reg[2][12]/D (DFFX1_RVT)                    0.00 *     2.36 r
  data arrival time                                                  2.36

  clock ideal_clock1 (rise edge)                         15.20      15.20
  clock network delay (propagated)                        0.02      15.22
  clock uncertainty                                      -0.10      15.12
  memblk/FIFO_reg[2][12]/CLK (DFFX1_RVT)                  0.00      15.12 r
  library setup time                                     -0.07      15.05
  data required time                                                15.05
  --------------------------------------------------------------------------
  data required time                                                15.05
  data arrival time                                                 -2.36
  --------------------------------------------------------------------------
  slack (MET)                                                       12.69


  Startpoint: wr_ptr_reg[14]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: memblk/FIFO_reg[2][13]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (propagated)                        0.01       0.01
  wr_ptr_reg[14]/CLK (DFFARX1_RVT)                        0.00       0.01 r
  wr_ptr_reg[14]/Q (DFFARX1_RVT)                          0.19       0.20 f
  memblk/wr_addr[14] (FIFO_MEM_BLK)                       0.00       0.20 f
  memblk/U144/Y (OR4X1_RVT)                               0.16 *     0.37 f
  memblk/U140/Y (NOR4X1_RVT)                              0.14 *     0.51 r
  memblk/U85/Y (AND4X1_RVT)                               0.12 *     0.63 r
  memblk/U83/Y (NAND3X0_RVT)                              0.69 *     1.32 f
  memblk/U6/Y (INVX1_RVT)                                 0.85 *     2.17 r
  memblk/U64/Y (AO22X1_RVT)                               0.19 *     2.36 r
  memblk/FIFO_reg[2][13]/D (DFFX1_RVT)                    0.00 *     2.36 r
  data arrival time                                                  2.36

  clock ideal_clock1 (rise edge)                         15.20      15.20
  clock network delay (propagated)                        0.01      15.21
  clock uncertainty                                      -0.10      15.11
  memblk/FIFO_reg[2][13]/CLK (DFFX1_RVT)                  0.00      15.11 r
  library setup time                                     -0.07      15.05
  data required time                                                15.05
  --------------------------------------------------------------------------
  data required time                                                15.05
  data arrival time                                                 -2.36
  --------------------------------------------------------------------------
  slack (MET)                                                       12.69


  Startpoint: wr_ptr_reg[14]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: memblk/FIFO_reg[2][10]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (propagated)                        0.01       0.01
  wr_ptr_reg[14]/CLK (DFFARX1_RVT)                        0.00       0.01 r
  wr_ptr_reg[14]/Q (DFFARX1_RVT)                          0.19       0.20 f
  memblk/wr_addr[14] (FIFO_MEM_BLK)                       0.00       0.20 f
  memblk/U144/Y (OR4X1_RVT)                               0.16 *     0.37 f
  memblk/U140/Y (NOR4X1_RVT)                              0.14 *     0.51 r
  memblk/U85/Y (AND4X1_RVT)                               0.12 *     0.63 r
  memblk/U83/Y (NAND3X0_RVT)                              0.69 *     1.32 f
  memblk/U6/Y (INVX1_RVT)                                 0.85 *     2.17 r
  memblk/U61/Y (AO22X1_RVT)                               0.19 *     2.36 r
  memblk/FIFO_reg[2][10]/D (DFFX1_RVT)                    0.00 *     2.36 r
  data arrival time                                                  2.36

  clock ideal_clock1 (rise edge)                         15.20      15.20
  clock network delay (propagated)                        0.01      15.21
  clock uncertainty                                      -0.10      15.11
  memblk/FIFO_reg[2][10]/CLK (DFFX1_RVT)                  0.00      15.11 r
  library setup time                                     -0.07      15.05
  data required time                                                15.05
  --------------------------------------------------------------------------
  data required time                                                15.05
  data arrival time                                                 -2.36
  --------------------------------------------------------------------------
  slack (MET)                                                       12.69


  Startpoint: wr_ptr_reg[14]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: memblk/FIFO_reg[2][3]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.01       0.01
  wr_ptr_reg[14]/CLK (DFFARX1_RVT)         0.00       0.01 r
  wr_ptr_reg[14]/Q (DFFARX1_RVT)           0.19       0.20 f
  memblk/wr_addr[14] (FIFO_MEM_BLK)        0.00       0.20 f
  memblk/U144/Y (OR4X1_RVT)                0.16 *     0.37 f
  memblk/U140/Y (NOR4X1_RVT)               0.14 *     0.51 r
  memblk/U85/Y (AND4X1_RVT)                0.12 *     0.63 r
  memblk/U83/Y (NAND3X0_RVT)               0.69 *     1.32 f
  memblk/U6/Y (INVX1_RVT)                  0.85 *     2.17 r
  memblk/U156/Y (AO22X1_RVT)               0.19 *     2.36 r
  memblk/FIFO_reg[2][3]/D (DFFX1_RVT)      0.00 *     2.36 r
  data arrival time                                   2.36

  clock ideal_clock1 (rise edge)          15.20      15.20
  clock network delay (propagated)         0.02      15.22
  clock uncertainty                       -0.10      15.12
  memblk/FIFO_reg[2][3]/CLK (DFFX1_RVT)
                                           0.00      15.12 r
  library setup time                      -0.07      15.05
  data required time                                 15.05
  -----------------------------------------------------------
  data required time                                 15.05
  data arrival time                                  -2.36
  -----------------------------------------------------------
  slack (MET)                                        12.69


  Startpoint: wr_ptr_reg[14]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: memblk/FIFO_reg[2][2]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.01       0.01
  wr_ptr_reg[14]/CLK (DFFARX1_RVT)         0.00       0.01 r
  wr_ptr_reg[14]/Q (DFFARX1_RVT)           0.19       0.20 f
  memblk/wr_addr[14] (FIFO_MEM_BLK)        0.00       0.20 f
  memblk/U144/Y (OR4X1_RVT)                0.16 *     0.37 f
  memblk/U140/Y (NOR4X1_RVT)               0.14 *     0.51 r
  memblk/U85/Y (AND4X1_RVT)                0.12 *     0.63 r
  memblk/U83/Y (NAND3X0_RVT)               0.69 *     1.32 f
  memblk/U6/Y (INVX1_RVT)                  0.85 *     2.17 r
  memblk/U155/Y (AO22X1_RVT)               0.19 *     2.36 r
  memblk/FIFO_reg[2][2]/D (DFFX1_RVT)      0.00 *     2.36 r
  data arrival time                                   2.36

  clock ideal_clock1 (rise edge)          15.20      15.20
  clock network delay (propagated)         0.02      15.22
  clock uncertainty                       -0.10      15.12
  memblk/FIFO_reg[2][2]/CLK (DFFX1_RVT)
                                           0.00      15.12 r
  library setup time                      -0.07      15.05
  data required time                                 15.05
  -----------------------------------------------------------
  data required time                                 15.05
  data arrival time                                  -2.36
  -----------------------------------------------------------
  slack (MET)                                        12.69


  Startpoint: wr_ptr_reg[14]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: memblk/FIFO_reg[2][20]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (propagated)                        0.01       0.01
  wr_ptr_reg[14]/CLK (DFFARX1_RVT)                        0.00       0.01 r
  wr_ptr_reg[14]/Q (DFFARX1_RVT)                          0.19       0.20 f
  memblk/wr_addr[14] (FIFO_MEM_BLK)                       0.00       0.20 f
  memblk/U144/Y (OR4X1_RVT)                               0.16 *     0.37 f
  memblk/U140/Y (NOR4X1_RVT)                              0.14 *     0.51 r
  memblk/U85/Y (AND4X1_RVT)                               0.12 *     0.63 r
  memblk/U83/Y (NAND3X0_RVT)                              0.69 *     1.32 f
  memblk/U6/Y (INVX1_RVT)                                 0.85 *     2.17 r
  memblk/U71/Y (AO22X1_RVT)                               0.19 *     2.36 r
  memblk/FIFO_reg[2][20]/D (DFFX1_RVT)                    0.00 *     2.36 r
  data arrival time                                                  2.36

  clock ideal_clock1 (rise edge)                         15.20      15.20
  clock network delay (propagated)                        0.01      15.21
  clock uncertainty                                      -0.10      15.11
  memblk/FIFO_reg[2][20]/CLK (DFFX1_RVT)                  0.00      15.11 r
  library setup time                                     -0.07      15.05
  data required time                                                15.05
  --------------------------------------------------------------------------
  data required time                                                15.05
  data arrival time                                                 -2.36
  --------------------------------------------------------------------------
  slack (MET)                                                       12.69


  Startpoint: wr_ptr_reg[14]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: memblk/FIFO_reg[2][14]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (propagated)                        0.01       0.01
  wr_ptr_reg[14]/CLK (DFFARX1_RVT)                        0.00       0.01 r
  wr_ptr_reg[14]/Q (DFFARX1_RVT)                          0.19       0.20 f
  memblk/wr_addr[14] (FIFO_MEM_BLK)                       0.00       0.20 f
  memblk/U144/Y (OR4X1_RVT)                               0.16 *     0.37 f
  memblk/U140/Y (NOR4X1_RVT)                              0.14 *     0.51 r
  memblk/U85/Y (AND4X1_RVT)                               0.12 *     0.63 r
  memblk/U83/Y (NAND3X0_RVT)                              0.69 *     1.32 f
  memblk/U6/Y (INVX1_RVT)                                 0.85 *     2.17 r
  memblk/U65/Y (AO22X1_RVT)                               0.19 *     2.36 r
  memblk/FIFO_reg[2][14]/D (DFFX1_RVT)                    0.00 *     2.36 r
  data arrival time                                                  2.36

  clock ideal_clock1 (rise edge)                         15.20      15.20
  clock network delay (propagated)                        0.01      15.21
  clock uncertainty                                      -0.10      15.11
  memblk/FIFO_reg[2][14]/CLK (DFFX1_RVT)                  0.00      15.11 r
  library setup time                                     -0.07      15.05
  data required time                                                15.05
  --------------------------------------------------------------------------
  data required time                                                15.05
  data arrival time                                                 -2.36
  --------------------------------------------------------------------------
  slack (MET)                                                       12.69


  Startpoint: wr_ptr_reg[14]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: memblk/FIFO_reg[2][5]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.01       0.01
  wr_ptr_reg[14]/CLK (DFFARX1_RVT)         0.00       0.01 r
  wr_ptr_reg[14]/Q (DFFARX1_RVT)           0.19       0.20 f
  memblk/wr_addr[14] (FIFO_MEM_BLK)        0.00       0.20 f
  memblk/U144/Y (OR4X1_RVT)                0.16 *     0.37 f
  memblk/U140/Y (NOR4X1_RVT)               0.14 *     0.51 r
  memblk/U85/Y (AND4X1_RVT)                0.12 *     0.63 r
  memblk/U83/Y (NAND3X0_RVT)               0.69 *     1.32 f
  memblk/U6/Y (INVX1_RVT)                  0.85 *     2.17 r
  memblk/U158/Y (AO22X1_RVT)               0.19 *     2.36 r
  memblk/FIFO_reg[2][5]/D (DFFX1_RVT)      0.00 *     2.36 r
  data arrival time                                   2.36

  clock ideal_clock1 (rise edge)          15.20      15.20
  clock network delay (propagated)         0.02      15.22
  clock uncertainty                       -0.10      15.12
  memblk/FIFO_reg[2][5]/CLK (DFFX1_RVT)
                                           0.00      15.12 r
  library setup time                      -0.07      15.05
  data required time                                 15.05
  -----------------------------------------------------------
  data required time                                 15.05
  data arrival time                                  -2.36
  -----------------------------------------------------------
  slack (MET)                                        12.69


  Startpoint: wr_ptr_reg[14]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: memblk/FIFO_reg[2][4]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.01       0.01
  wr_ptr_reg[14]/CLK (DFFARX1_RVT)         0.00       0.01 r
  wr_ptr_reg[14]/Q (DFFARX1_RVT)           0.19       0.20 f
  memblk/wr_addr[14] (FIFO_MEM_BLK)        0.00       0.20 f
  memblk/U144/Y (OR4X1_RVT)                0.16 *     0.37 f
  memblk/U140/Y (NOR4X1_RVT)               0.14 *     0.51 r
  memblk/U85/Y (AND4X1_RVT)                0.12 *     0.63 r
  memblk/U83/Y (NAND3X0_RVT)               0.69 *     1.32 f
  memblk/U6/Y (INVX1_RVT)                  0.85 *     2.17 r
  memblk/U157/Y (AO22X1_RVT)               0.19 *     2.36 r
  memblk/FIFO_reg[2][4]/D (DFFX1_RVT)      0.00 *     2.36 r
  data arrival time                                   2.36

  clock ideal_clock1 (rise edge)          15.20      15.20
  clock network delay (propagated)         0.02      15.22
  clock uncertainty                       -0.10      15.12
  memblk/FIFO_reg[2][4]/CLK (DFFX1_RVT)
                                           0.00      15.12 r
  library setup time                      -0.07      15.05
  data required time                                 15.05
  -----------------------------------------------------------
  data required time                                 15.05
  data arrival time                                  -2.36
  -----------------------------------------------------------
  slack (MET)                                        12.69


  Startpoint: wr_ptr_reg[14]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: memblk/FIFO_reg[2][15]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (propagated)                        0.01       0.01
  wr_ptr_reg[14]/CLK (DFFARX1_RVT)                        0.00       0.01 r
  wr_ptr_reg[14]/Q (DFFARX1_RVT)                          0.19       0.20 f
  memblk/wr_addr[14] (FIFO_MEM_BLK)                       0.00       0.20 f
  memblk/U144/Y (OR4X1_RVT)                               0.16 *     0.37 f
  memblk/U140/Y (NOR4X1_RVT)                              0.14 *     0.51 r
  memblk/U85/Y (AND4X1_RVT)                               0.12 *     0.63 r
  memblk/U83/Y (NAND3X0_RVT)                              0.69 *     1.32 f
  memblk/U6/Y (INVX1_RVT)                                 0.85 *     2.17 r
  memblk/U66/Y (AO22X1_RVT)                               0.19 *     2.36 r
  memblk/FIFO_reg[2][15]/D (DFFX1_RVT)                    0.00 *     2.36 r
  data arrival time                                                  2.36

  clock ideal_clock1 (rise edge)                         15.20      15.20
  clock network delay (propagated)                        0.01      15.21
  clock uncertainty                                      -0.10      15.11
  memblk/FIFO_reg[2][15]/CLK (DFFX1_RVT)                  0.00      15.11 r
  library setup time                                     -0.07      15.05
  data required time                                                15.05
  --------------------------------------------------------------------------
  data required time                                                15.05
  data arrival time                                                 -2.36
  --------------------------------------------------------------------------
  slack (MET)                                                       12.69


  Startpoint: wr_ptr_reg[14]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: memblk/FIFO_reg[2][8]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.01       0.01
  wr_ptr_reg[14]/CLK (DFFARX1_RVT)         0.00       0.01 r
  wr_ptr_reg[14]/Q (DFFARX1_RVT)           0.19       0.20 f
  memblk/wr_addr[14] (FIFO_MEM_BLK)        0.00       0.20 f
  memblk/U144/Y (OR4X1_RVT)                0.16 *     0.37 f
  memblk/U140/Y (NOR4X1_RVT)               0.14 *     0.51 r
  memblk/U85/Y (AND4X1_RVT)                0.12 *     0.63 r
  memblk/U83/Y (NAND3X0_RVT)               0.69 *     1.32 f
  memblk/U6/Y (INVX1_RVT)                  0.85 *     2.17 r
  memblk/U59/Y (AO22X1_RVT)                0.19 *     2.36 r
  memblk/FIFO_reg[2][8]/D (DFFX1_RVT)      0.00 *     2.36 r
  data arrival time                                   2.36

  clock ideal_clock1 (rise edge)          15.20      15.20
  clock network delay (propagated)         0.02      15.22
  clock uncertainty                       -0.10      15.12
  memblk/FIFO_reg[2][8]/CLK (DFFX1_RVT)
                                           0.00      15.12 r
  library setup time                      -0.07      15.05
  data required time                                 15.05
  -----------------------------------------------------------
  data required time                                 15.05
  data arrival time                                  -2.36
  -----------------------------------------------------------
  slack (MET)                                        12.69


  Startpoint: wr_ptr_reg[14]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: memblk/FIFO_reg[2][0]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.01       0.01
  wr_ptr_reg[14]/CLK (DFFARX1_RVT)         0.00       0.01 r
  wr_ptr_reg[14]/Q (DFFARX1_RVT)           0.19       0.20 f
  memblk/wr_addr[14] (FIFO_MEM_BLK)        0.00       0.20 f
  memblk/U144/Y (OR4X1_RVT)                0.16 *     0.37 f
  memblk/U140/Y (NOR4X1_RVT)               0.14 *     0.51 r
  memblk/U85/Y (AND4X1_RVT)                0.12 *     0.63 r
  memblk/U83/Y (NAND3X0_RVT)               0.69 *     1.32 f
  memblk/U6/Y (INVX1_RVT)                  0.85 *     2.17 r
  memblk/U153/Y (AO22X1_RVT)               0.19 *     2.36 r
  memblk/FIFO_reg[2][0]/D (DFFX1_RVT)      0.00 *     2.36 r
  data arrival time                                   2.36

  clock ideal_clock1 (rise edge)          15.20      15.20
  clock network delay (propagated)         0.02      15.22
  clock uncertainty                       -0.10      15.12
  memblk/FIFO_reg[2][0]/CLK (DFFX1_RVT)
                                           0.00      15.12 r
  library setup time                      -0.07      15.05
  data required time                                 15.05
  -----------------------------------------------------------
  data required time                                 15.05
  data arrival time                                  -2.36
  -----------------------------------------------------------
  slack (MET)                                        12.69


  Startpoint: wr_ptr_reg[14]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: memblk/FIFO_reg[2][9]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.01       0.01
  wr_ptr_reg[14]/CLK (DFFARX1_RVT)         0.00       0.01 r
  wr_ptr_reg[14]/Q (DFFARX1_RVT)           0.19       0.20 f
  memblk/wr_addr[14] (FIFO_MEM_BLK)        0.00       0.20 f
  memblk/U144/Y (OR4X1_RVT)                0.16 *     0.37 f
  memblk/U140/Y (NOR4X1_RVT)               0.14 *     0.51 r
  memblk/U85/Y (AND4X1_RVT)                0.12 *     0.63 r
  memblk/U83/Y (NAND3X0_RVT)               0.69 *     1.32 f
  memblk/U6/Y (INVX1_RVT)                  0.85 *     2.17 r
  memblk/U60/Y (AO22X1_RVT)                0.19 *     2.36 r
  memblk/FIFO_reg[2][9]/D (DFFX1_RVT)      0.00 *     2.36 r
  data arrival time                                   2.36

  clock ideal_clock1 (rise edge)          15.20      15.20
  clock network delay (propagated)         0.02      15.22
  clock uncertainty                       -0.10      15.12
  memblk/FIFO_reg[2][9]/CLK (DFFX1_RVT)
                                           0.00      15.12 r
  library setup time                      -0.07      15.05
  data required time                                 15.05
  -----------------------------------------------------------
  data required time                                 15.05
  data arrival time                                  -2.36
  -----------------------------------------------------------
  slack (MET)                                        12.69


  Startpoint: wr_ptr_reg[14]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: memblk/FIFO_reg[1][24]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (propagated)                        0.01       0.01
  wr_ptr_reg[14]/CLK (DFFARX1_RVT)                        0.00       0.01 r
  wr_ptr_reg[14]/Q (DFFARX1_RVT)                          0.19       0.20 f
  memblk/wr_addr[14] (FIFO_MEM_BLK)                       0.00       0.20 f
  memblk/U144/Y (OR4X1_RVT)                               0.16 *     0.37 f
  memblk/U140/Y (NOR4X1_RVT)                              0.14 *     0.51 r
  memblk/U85/Y (AND4X1_RVT)                               0.12 *     0.63 r
  memblk/U141/Y (NAND3X0_RVT)                             0.70 *     1.34 f
  memblk/U12/Y (INVX1_RVT)                                0.85 *     2.18 r
  memblk/U104/Y (AO22X1_RVT)                              0.16 *     2.34 r
  memblk/FIFO_reg[1][24]/D (DFFX1_RVT)                    0.00 *     2.34 r
  data arrival time                                                  2.34

  clock ideal_clock1 (rise edge)                         15.20      15.20
  clock network delay (propagated)                        0.02      15.22
  clock uncertainty                                      -0.10      15.12
  memblk/FIFO_reg[1][24]/CLK (DFFX1_RVT)                  0.00      15.12 r
  library setup time                                     -0.08      15.04
  data required time                                                15.04
  --------------------------------------------------------------------------
  data required time                                                15.04
  data arrival time                                                 -2.34
  --------------------------------------------------------------------------
  slack (MET)                                                       12.70


  Startpoint: wr_ptr_reg[14]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: memblk/FIFO_reg[1][15]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (propagated)                        0.01       0.01
  wr_ptr_reg[14]/CLK (DFFARX1_RVT)                        0.00       0.01 r
  wr_ptr_reg[14]/Q (DFFARX1_RVT)                          0.19       0.20 f
  memblk/wr_addr[14] (FIFO_MEM_BLK)                       0.00       0.20 f
  memblk/U144/Y (OR4X1_RVT)                               0.16 *     0.37 f
  memblk/U140/Y (NOR4X1_RVT)                              0.14 *     0.51 r
  memblk/U85/Y (AND4X1_RVT)                               0.12 *     0.63 r
  memblk/U141/Y (NAND3X0_RVT)                             0.70 *     1.34 f
  memblk/U12/Y (INVX1_RVT)                                0.85 *     2.18 r
  memblk/U95/Y (AO22X1_RVT)                               0.15 *     2.34 r
  memblk/FIFO_reg[1][15]/D (DFFX1_RVT)                    0.00 *     2.34 r
  data arrival time                                                  2.34

  clock ideal_clock1 (rise edge)                         15.20      15.20
  clock network delay (propagated)                        0.01      15.21
  clock uncertainty                                      -0.10      15.11
  memblk/FIFO_reg[1][15]/CLK (DFFX1_RVT)                  0.00      15.11 r
  library setup time                                     -0.08      15.04
  data required time                                                15.04
  --------------------------------------------------------------------------
  data required time                                                15.04
  data arrival time                                                 -2.34
  --------------------------------------------------------------------------
  slack (MET)                                                       12.70


  Startpoint: wr_ptr_reg[14]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: memblk/FIFO_reg[1][19]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (propagated)                        0.01       0.01
  wr_ptr_reg[14]/CLK (DFFARX1_RVT)                        0.00       0.01 r
  wr_ptr_reg[14]/Q (DFFARX1_RVT)                          0.19       0.20 f
  memblk/wr_addr[14] (FIFO_MEM_BLK)                       0.00       0.20 f
  memblk/U144/Y (OR4X1_RVT)                               0.16 *     0.37 f
  memblk/U140/Y (NOR4X1_RVT)                              0.14 *     0.51 r
  memblk/U85/Y (AND4X1_RVT)                               0.12 *     0.63 r
  memblk/U141/Y (NAND3X0_RVT)                             0.70 *     1.34 f
  memblk/U12/Y (INVX1_RVT)                                0.85 *     2.18 r
  memblk/U99/Y (AO22X1_RVT)                               0.15 *     2.34 r
  memblk/FIFO_reg[1][19]/D (DFFX1_RVT)                    0.00 *     2.34 r
  data arrival time                                                  2.34

  clock ideal_clock1 (rise edge)                         15.20      15.20
  clock network delay (propagated)                        0.01      15.21
  clock uncertainty                                      -0.10      15.11
  memblk/FIFO_reg[1][19]/CLK (DFFX1_RVT)                  0.00      15.11 r
  library setup time                                     -0.08      15.04
  data required time                                                15.04
  --------------------------------------------------------------------------
  data required time                                                15.04
  data arrival time                                                 -2.34
  --------------------------------------------------------------------------
  slack (MET)                                                       12.70


  Startpoint: wr_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: wr_ptr_reg[29]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.02       0.02
  wr_ptr_reg[0]/CLK (DFFARX1_RVT)          0.00       0.02 r
  wr_ptr_reg[0]/Q (DFFARX1_RVT)            0.22       0.23 r
  add_85/A[0] (FIFO_DW01_inc_2)            0.00       0.23 r
  add_85/U1_1_1/C1 (HADDX1_RVT)            0.09 *     0.32 r
  add_85/U1_1_2/C1 (HADDX1_RVT)            0.07 *     0.39 r
  add_85/U1_1_3/C1 (HADDX1_RVT)            0.07 *     0.46 r
  add_85/U1_1_4/C1 (HADDX1_RVT)            0.07 *     0.53 r
  add_85/U1_1_5/C1 (HADDX1_RVT)            0.07 *     0.60 r
  add_85/U1_1_6/C1 (HADDX1_RVT)            0.07 *     0.67 r
  add_85/U1_1_7/C1 (HADDX1_RVT)            0.07 *     0.74 r
  add_85/U1_1_8/C1 (HADDX1_RVT)            0.07 *     0.81 r
  add_85/U1_1_9/C1 (HADDX1_RVT)            0.07 *     0.88 r
  add_85/U1_1_10/C1 (HADDX1_RVT)           0.07 *     0.95 r
  add_85/U1_1_11/C1 (HADDX1_RVT)           0.07 *     1.02 r
  add_85/U1_1_12/C1 (HADDX1_RVT)           0.07 *     1.08 r
  add_85/U1_1_13/C1 (HADDX1_RVT)           0.07 *     1.15 r
  add_85/U1_1_14/C1 (HADDX1_RVT)           0.07 *     1.23 r
  add_85/U1_1_15/C1 (HADDX1_RVT)           0.07 *     1.30 r
  add_85/U1_1_16/C1 (HADDX1_RVT)           0.07 *     1.36 r
  add_85/U1_1_17/C1 (HADDX1_RVT)           0.07 *     1.43 r
  add_85/U1_1_18/C1 (HADDX1_RVT)           0.07 *     1.50 r
  add_85/U1_1_19/C1 (HADDX1_RVT)           0.07 *     1.57 r
  add_85/U1_1_20/C1 (HADDX1_RVT)           0.07 *     1.63 r
  add_85/U1_1_21/C1 (HADDX1_RVT)           0.07 *     1.70 r
  add_85/U1_1_22/C1 (HADDX1_RVT)           0.07 *     1.77 r
  add_85/U1_1_23/C1 (HADDX1_RVT)           0.07 *     1.84 r
  add_85/U1_1_24/C1 (HADDX1_RVT)           0.07 *     1.91 r
  add_85/U1_1_25/C1 (HADDX1_RVT)           0.07 *     1.98 r
  add_85/U1_1_26/C1 (HADDX1_RVT)           0.07 *     2.05 r
  add_85/U1_1_27/C1 (HADDX1_RVT)           0.07 *     2.12 r
  add_85/U1_1_28/C1 (HADDX1_RVT)           0.07 *     2.19 r
  add_85/U1_1_29/SO (HADDX1_RVT)           0.11 *     2.29 f
  add_85/SUM[29] (FIFO_DW01_inc_2)         0.00       2.29 f
  U213/Y (AO22X1_RVT)                      0.06 *     2.35 f
  wr_ptr_reg[29]/D (DFFARX1_RVT)           0.00 *     2.35 f
  data arrival time                                   2.35

  clock ideal_clock1 (rise edge)          15.20      15.20
  clock network delay (propagated)         0.01      15.21
  clock uncertainty                       -0.10      15.11
  wr_ptr_reg[29]/CLK (DFFARX1_RVT)         0.00      15.11 r
  library setup time                      -0.06      15.05
  data required time                                 15.05
  -----------------------------------------------------------
  data required time                                 15.05
  data arrival time                                  -2.35
  -----------------------------------------------------------
  slack (MET)                                        12.70


  Startpoint: wr_ptr_reg[14]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: memblk/FIFO_reg[1][20]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (propagated)                        0.01       0.01
  wr_ptr_reg[14]/CLK (DFFARX1_RVT)                        0.00       0.01 r
  wr_ptr_reg[14]/Q (DFFARX1_RVT)                          0.19       0.20 f
  memblk/wr_addr[14] (FIFO_MEM_BLK)                       0.00       0.20 f
  memblk/U144/Y (OR4X1_RVT)                               0.16 *     0.37 f
  memblk/U140/Y (NOR4X1_RVT)                              0.14 *     0.51 r
  memblk/U85/Y (AND4X1_RVT)                               0.12 *     0.63 r
  memblk/U141/Y (NAND3X0_RVT)                             0.70 *     1.34 f
  memblk/U12/Y (INVX1_RVT)                                0.85 *     2.18 r
  memblk/U100/Y (AO22X1_RVT)                              0.15 *     2.33 r
  memblk/FIFO_reg[1][20]/D (DFFX1_RVT)                    0.00 *     2.33 r
  data arrival time                                                  2.33

  clock ideal_clock1 (rise edge)                         15.20      15.20
  clock network delay (propagated)                        0.01      15.21
  clock uncertainty                                      -0.10      15.11
  memblk/FIFO_reg[1][20]/CLK (DFFX1_RVT)                  0.00      15.11 r
  library setup time                                     -0.08      15.04
  data required time                                                15.04
  --------------------------------------------------------------------------
  data required time                                                15.04
  data arrival time                                                 -2.33
  --------------------------------------------------------------------------
  slack (MET)                                                       12.70


  Startpoint: wr_ptr_reg[14]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: memblk/FIFO_reg[1][10]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (propagated)                        0.01       0.01
  wr_ptr_reg[14]/CLK (DFFARX1_RVT)                        0.00       0.01 r
  wr_ptr_reg[14]/Q (DFFARX1_RVT)                          0.19       0.20 f
  memblk/wr_addr[14] (FIFO_MEM_BLK)                       0.00       0.20 f
  memblk/U144/Y (OR4X1_RVT)                               0.16 *     0.37 f
  memblk/U140/Y (NOR4X1_RVT)                              0.14 *     0.51 r
  memblk/U85/Y (AND4X1_RVT)                               0.12 *     0.63 r
  memblk/U141/Y (NAND3X0_RVT)                             0.70 *     1.34 f
  memblk/U12/Y (INVX1_RVT)                                0.85 *     2.18 r
  memblk/U90/Y (AO22X1_RVT)                               0.15 *     2.33 r
  memblk/FIFO_reg[1][10]/D (DFFX1_RVT)                    0.00 *     2.33 r
  data arrival time                                                  2.33

  clock ideal_clock1 (rise edge)                         15.20      15.20
  clock network delay (propagated)                        0.02      15.22
  clock uncertainty                                      -0.10      15.12
  memblk/FIFO_reg[1][10]/CLK (DFFX1_RVT)                  0.00      15.12 r
  library setup time                                     -0.08      15.04
  data required time                                                15.04
  --------------------------------------------------------------------------
  data required time                                                15.04
  data arrival time                                                 -2.33
  --------------------------------------------------------------------------
  slack (MET)                                                       12.71


  Startpoint: wr_ptr_reg[14]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: memblk/FIFO_reg[1][27]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (propagated)                        0.01       0.01
  wr_ptr_reg[14]/CLK (DFFARX1_RVT)                        0.00       0.01 r
  wr_ptr_reg[14]/Q (DFFARX1_RVT)                          0.19       0.20 f
  memblk/wr_addr[14] (FIFO_MEM_BLK)                       0.00       0.20 f
  memblk/U144/Y (OR4X1_RVT)                               0.16 *     0.37 f
  memblk/U140/Y (NOR4X1_RVT)                              0.14 *     0.51 r
  memblk/U85/Y (AND4X1_RVT)                               0.12 *     0.63 r
  memblk/U141/Y (NAND3X0_RVT)                             0.70 *     1.34 f
  memblk/U12/Y (INVX1_RVT)                                0.85 *     2.18 r
  memblk/U107/Y (AO22X1_RVT)                              0.15 *     2.33 r
  memblk/FIFO_reg[1][27]/D (DFFX1_RVT)                    0.00 *     2.33 r
  data arrival time                                                  2.33

  clock ideal_clock1 (rise edge)                         15.20      15.20
  clock network delay (propagated)                        0.02      15.22
  clock uncertainty                                      -0.10      15.12
  memblk/FIFO_reg[1][27]/CLK (DFFX1_RVT)                  0.00      15.12 r
  library setup time                                     -0.08      15.04
  data required time                                                15.04
  --------------------------------------------------------------------------
  data required time                                                15.04
  data arrival time                                                 -2.33
  --------------------------------------------------------------------------
  slack (MET)                                                       12.71


  Startpoint: wr_ptr_reg[14]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: memblk/FIFO_reg[1][13]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (propagated)                        0.01       0.01
  wr_ptr_reg[14]/CLK (DFFARX1_RVT)                        0.00       0.01 r
  wr_ptr_reg[14]/Q (DFFARX1_RVT)                          0.19       0.20 f
  memblk/wr_addr[14] (FIFO_MEM_BLK)                       0.00       0.20 f
  memblk/U144/Y (OR4X1_RVT)                               0.16 *     0.37 f
  memblk/U140/Y (NOR4X1_RVT)                              0.14 *     0.51 r
  memblk/U85/Y (AND4X1_RVT)                               0.12 *     0.63 r
  memblk/U141/Y (NAND3X0_RVT)                             0.70 *     1.34 f
  memblk/U12/Y (INVX1_RVT)                                0.85 *     2.18 r
  memblk/U93/Y (AO22X1_RVT)                               0.15 *     2.33 r
  memblk/FIFO_reg[1][13]/D (DFFX1_RVT)                    0.00 *     2.33 r
  data arrival time                                                  2.33

  clock ideal_clock1 (rise edge)                         15.20      15.20
  clock network delay (propagated)                        0.01      15.21
  clock uncertainty                                      -0.10      15.11
  memblk/FIFO_reg[1][13]/CLK (DFFX1_RVT)                  0.00      15.11 r
  library setup time                                     -0.07      15.04
  data required time                                                15.04
  --------------------------------------------------------------------------
  data required time                                                15.04
  data arrival time                                                 -2.33
  --------------------------------------------------------------------------
  slack (MET)                                                       12.71


  Startpoint: wr_ptr_reg[14]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: memblk/FIFO_reg[1][21]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (propagated)                        0.01       0.01
  wr_ptr_reg[14]/CLK (DFFARX1_RVT)                        0.00       0.01 r
  wr_ptr_reg[14]/Q (DFFARX1_RVT)                          0.19       0.20 f
  memblk/wr_addr[14] (FIFO_MEM_BLK)                       0.00       0.20 f
  memblk/U144/Y (OR4X1_RVT)                               0.16 *     0.37 f
  memblk/U140/Y (NOR4X1_RVT)                              0.14 *     0.51 r
  memblk/U85/Y (AND4X1_RVT)                               0.12 *     0.63 r
  memblk/U141/Y (NAND3X0_RVT)                             0.70 *     1.34 f
  memblk/U12/Y (INVX1_RVT)                                0.85 *     2.18 r
  memblk/U101/Y (AO22X1_RVT)                              0.15 *     2.33 r
  memblk/FIFO_reg[1][21]/D (DFFX1_RVT)                    0.00 *     2.33 r
  data arrival time                                                  2.33

  clock ideal_clock1 (rise edge)                         15.20      15.20
  clock network delay (propagated)                        0.01      15.21
  clock uncertainty                                      -0.10      15.11
  memblk/FIFO_reg[1][21]/CLK (DFFX1_RVT)                  0.00      15.11 r
  library setup time                                     -0.08      15.04
  data required time                                                15.04
  --------------------------------------------------------------------------
  data required time                                                15.04
  data arrival time                                                 -2.33
  --------------------------------------------------------------------------
  slack (MET)                                                       12.71


  Startpoint: wr_ptr_reg[14]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: memblk/FIFO_reg[1][9]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.01       0.01
  wr_ptr_reg[14]/CLK (DFFARX1_RVT)         0.00       0.01 r
  wr_ptr_reg[14]/Q (DFFARX1_RVT)           0.19       0.20 f
  memblk/wr_addr[14] (FIFO_MEM_BLK)        0.00       0.20 f
  memblk/U144/Y (OR4X1_RVT)                0.16 *     0.37 f
  memblk/U140/Y (NOR4X1_RVT)               0.14 *     0.51 r
  memblk/U85/Y (AND4X1_RVT)                0.12 *     0.63 r
  memblk/U141/Y (NAND3X0_RVT)              0.70 *     1.34 f
  memblk/U12/Y (INVX1_RVT)                 0.85 *     2.18 r
  memblk/U89/Y (AO22X1_RVT)                0.15 *     2.33 r
  memblk/FIFO_reg[1][9]/D (DFFX1_RVT)      0.00 *     2.33 r
  data arrival time                                   2.33

  clock ideal_clock1 (rise edge)          15.20      15.20
  clock network delay (propagated)         0.02      15.22
  clock uncertainty                       -0.10      15.12
  memblk/FIFO_reg[1][9]/CLK (DFFX1_RVT)
                                           0.00      15.12 r
  library setup time                      -0.08      15.04
  data required time                                 15.04
  -----------------------------------------------------------
  data required time                                 15.04
  data arrival time                                  -2.33
  -----------------------------------------------------------
  slack (MET)                                        12.71


  Startpoint: wr_ptr_reg[14]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: memblk/FIFO_reg[1][14]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (propagated)                        0.01       0.01
  wr_ptr_reg[14]/CLK (DFFARX1_RVT)                        0.00       0.01 r
  wr_ptr_reg[14]/Q (DFFARX1_RVT)                          0.19       0.20 f
  memblk/wr_addr[14] (FIFO_MEM_BLK)                       0.00       0.20 f
  memblk/U144/Y (OR4X1_RVT)                               0.16 *     0.37 f
  memblk/U140/Y (NOR4X1_RVT)                              0.14 *     0.51 r
  memblk/U85/Y (AND4X1_RVT)                               0.12 *     0.63 r
  memblk/U141/Y (NAND3X0_RVT)                             0.70 *     1.34 f
  memblk/U12/Y (INVX1_RVT)                                0.85 *     2.18 r
  memblk/U94/Y (AO22X1_RVT)                               0.15 *     2.33 r
  memblk/FIFO_reg[1][14]/D (DFFX1_RVT)                    0.00 *     2.33 r
  data arrival time                                                  2.33

  clock ideal_clock1 (rise edge)                         15.20      15.20
  clock network delay (propagated)                        0.02      15.22
  clock uncertainty                                      -0.10      15.12
  memblk/FIFO_reg[1][14]/CLK (DFFX1_RVT)                  0.00      15.12 r
  library setup time                                     -0.08      15.04
  data required time                                                15.04
  --------------------------------------------------------------------------
  data required time                                                15.04
  data arrival time                                                 -2.33
  --------------------------------------------------------------------------
  slack (MET)                                                       12.71


  Startpoint: wr_ptr_reg[14]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: memblk/FIFO_reg[1][26]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (propagated)                        0.01       0.01
  wr_ptr_reg[14]/CLK (DFFARX1_RVT)                        0.00       0.01 r
  wr_ptr_reg[14]/Q (DFFARX1_RVT)                          0.19       0.20 f
  memblk/wr_addr[14] (FIFO_MEM_BLK)                       0.00       0.20 f
  memblk/U144/Y (OR4X1_RVT)                               0.16 *     0.37 f
  memblk/U140/Y (NOR4X1_RVT)                              0.14 *     0.51 r
  memblk/U85/Y (AND4X1_RVT)                               0.12 *     0.63 r
  memblk/U141/Y (NAND3X0_RVT)                             0.70 *     1.34 f
  memblk/U12/Y (INVX1_RVT)                                0.85 *     2.18 r
  memblk/U106/Y (AO22X1_RVT)                              0.15 *     2.33 r
  memblk/FIFO_reg[1][26]/D (DFFX1_RVT)                    0.00 *     2.33 r
  data arrival time                                                  2.33

  clock ideal_clock1 (rise edge)                         15.20      15.20
  clock network delay (propagated)                        0.02      15.22
  clock uncertainty                                      -0.10      15.12
  memblk/FIFO_reg[1][26]/CLK (DFFX1_RVT)                  0.00      15.12 r
  library setup time                                     -0.08      15.04
  data required time                                                15.04
  --------------------------------------------------------------------------
  data required time                                                15.04
  data arrival time                                                 -2.33
  --------------------------------------------------------------------------
  slack (MET)                                                       12.71


  Startpoint: wr_ptr_reg[14]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: memblk/FIFO_reg[1][1]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.01       0.01
  wr_ptr_reg[14]/CLK (DFFARX1_RVT)         0.00       0.01 r
  wr_ptr_reg[14]/Q (DFFARX1_RVT)           0.19       0.20 f
  memblk/wr_addr[14] (FIFO_MEM_BLK)        0.00       0.20 f
  memblk/U144/Y (OR4X1_RVT)                0.16 *     0.37 f
  memblk/U140/Y (NOR4X1_RVT)               0.14 *     0.51 r
  memblk/U85/Y (AND4X1_RVT)                0.12 *     0.63 r
  memblk/U141/Y (NAND3X0_RVT)              0.70 *     1.34 f
  memblk/U12/Y (INVX1_RVT)                 0.85 *     2.18 r
  memblk/U162/Y (AO22X1_RVT)               0.15 *     2.33 r
  memblk/FIFO_reg[1][1]/D (DFFX1_RVT)      0.00 *     2.33 r
  data arrival time                                   2.33

  clock ideal_clock1 (rise edge)          15.20      15.20
  clock network delay (propagated)         0.02      15.22
  clock uncertainty                       -0.10      15.12
  memblk/FIFO_reg[1][1]/CLK (DFFX1_RVT)
                                           0.00      15.12 r
  library setup time                      -0.08      15.04
  data required time                                 15.04
  -----------------------------------------------------------
  data required time                                 15.04
  data arrival time                                  -2.33
  -----------------------------------------------------------
  slack (MET)                                        12.71


  Startpoint: wr_ptr_reg[14]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: memblk/FIFO_reg[1][31]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (propagated)                        0.01       0.01
  wr_ptr_reg[14]/CLK (DFFARX1_RVT)                        0.00       0.01 r
  wr_ptr_reg[14]/Q (DFFARX1_RVT)                          0.19       0.20 f
  memblk/wr_addr[14] (FIFO_MEM_BLK)                       0.00       0.20 f
  memblk/U144/Y (OR4X1_RVT)                               0.16 *     0.37 f
  memblk/U140/Y (NOR4X1_RVT)                              0.14 *     0.51 r
  memblk/U85/Y (AND4X1_RVT)                               0.12 *     0.63 r
  memblk/U141/Y (NAND3X0_RVT)                             0.70 *     1.34 f
  memblk/U12/Y (INVX1_RVT)                                0.85 *     2.18 r
  memblk/U111/Y (AO22X1_RVT)                              0.15 *     2.33 r
  memblk/FIFO_reg[1][31]/D (DFFX1_RVT)                    0.00 *     2.33 r
  data arrival time                                                  2.33

  clock ideal_clock1 (rise edge)                         15.20      15.20
  clock network delay (propagated)                        0.02      15.22
  clock uncertainty                                      -0.10      15.12
  memblk/FIFO_reg[1][31]/CLK (DFFX1_RVT)                  0.00      15.12 r
  library setup time                                     -0.08      15.04
  data required time                                                15.04
  --------------------------------------------------------------------------
  data required time                                                15.04
  data arrival time                                                 -2.33
  --------------------------------------------------------------------------
  slack (MET)                                                       12.71


  Startpoint: wr_ptr_reg[14]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: memblk/FIFO_reg[1][12]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (propagated)                        0.01       0.01
  wr_ptr_reg[14]/CLK (DFFARX1_RVT)                        0.00       0.01 r
  wr_ptr_reg[14]/Q (DFFARX1_RVT)                          0.19       0.20 f
  memblk/wr_addr[14] (FIFO_MEM_BLK)                       0.00       0.20 f
  memblk/U144/Y (OR4X1_RVT)                               0.16 *     0.37 f
  memblk/U140/Y (NOR4X1_RVT)                              0.14 *     0.51 r
  memblk/U85/Y (AND4X1_RVT)                               0.12 *     0.63 r
  memblk/U141/Y (NAND3X0_RVT)                             0.70 *     1.34 f
  memblk/U12/Y (INVX1_RVT)                                0.85 *     2.18 r
  memblk/U92/Y (AO22X1_RVT)                               0.15 *     2.33 r
  memblk/FIFO_reg[1][12]/D (DFFX1_RVT)                    0.00 *     2.33 r
  data arrival time                                                  2.33

  clock ideal_clock1 (rise edge)                         15.20      15.20
  clock network delay (propagated)                        0.02      15.22
  clock uncertainty                                      -0.10      15.12
  memblk/FIFO_reg[1][12]/CLK (DFFX1_RVT)                  0.00      15.12 r
  library setup time                                     -0.07      15.04
  data required time                                                15.04
  --------------------------------------------------------------------------
  data required time                                                15.04
  data arrival time                                                 -2.33
  --------------------------------------------------------------------------
  slack (MET)                                                       12.71


  Startpoint: wr_ptr_reg[14]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: memblk/FIFO_reg[1][7]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.01       0.01
  wr_ptr_reg[14]/CLK (DFFARX1_RVT)         0.00       0.01 r
  wr_ptr_reg[14]/Q (DFFARX1_RVT)           0.19       0.20 f
  memblk/wr_addr[14] (FIFO_MEM_BLK)        0.00       0.20 f
  memblk/U144/Y (OR4X1_RVT)                0.16 *     0.37 f
  memblk/U140/Y (NOR4X1_RVT)               0.14 *     0.51 r
  memblk/U85/Y (AND4X1_RVT)                0.12 *     0.63 r
  memblk/U141/Y (NAND3X0_RVT)              0.70 *     1.34 f
  memblk/U12/Y (INVX1_RVT)                 0.85 *     2.18 r
  memblk/U168/Y (AO22X1_RVT)               0.15 *     2.33 r
  memblk/FIFO_reg[1][7]/D (DFFX1_RVT)      0.00 *     2.33 r
  data arrival time                                   2.33

  clock ideal_clock1 (rise edge)          15.20      15.20
  clock network delay (propagated)         0.02      15.22
  clock uncertainty                       -0.10      15.12
  memblk/FIFO_reg[1][7]/CLK (DFFX1_RVT)
                                           0.00      15.12 r
  library setup time                      -0.07      15.04
  data required time                                 15.04
  -----------------------------------------------------------
  data required time                                 15.04
  data arrival time                                  -2.33
  -----------------------------------------------------------
  slack (MET)                                        12.71


  Startpoint: wr_ptr_reg[14]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: memblk/FIFO_reg[1][23]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (propagated)                        0.01       0.01
  wr_ptr_reg[14]/CLK (DFFARX1_RVT)                        0.00       0.01 r
  wr_ptr_reg[14]/Q (DFFARX1_RVT)                          0.19       0.20 f
  memblk/wr_addr[14] (FIFO_MEM_BLK)                       0.00       0.20 f
  memblk/U144/Y (OR4X1_RVT)                               0.16 *     0.37 f
  memblk/U140/Y (NOR4X1_RVT)                              0.14 *     0.51 r
  memblk/U85/Y (AND4X1_RVT)                               0.12 *     0.63 r
  memblk/U141/Y (NAND3X0_RVT)                             0.70 *     1.34 f
  memblk/U12/Y (INVX1_RVT)                                0.85 *     2.18 r
  memblk/U103/Y (AO22X1_RVT)                              0.15 *     2.33 r
  memblk/FIFO_reg[1][23]/D (DFFX1_RVT)                    0.00 *     2.33 r
  data arrival time                                                  2.33

  clock ideal_clock1 (rise edge)                         15.20      15.20
  clock network delay (propagated)                        0.02      15.22
  clock uncertainty                                      -0.10      15.12
  memblk/FIFO_reg[1][23]/CLK (DFFX1_RVT)                  0.00      15.12 r
  library setup time                                     -0.07      15.04
  data required time                                                15.04
  --------------------------------------------------------------------------
  data required time                                                15.04
  data arrival time                                                 -2.33
  --------------------------------------------------------------------------
  slack (MET)                                                       12.71


1
