OpenROAD 6152e58f84f491089daa6361239468c001e24e34 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO] Deleted 0 routing obstructions
[INFO RCX-0431] Defined process_corner X with ext_model_index 0
[INFO RCX-0029] Defined extraction corner X
[INFO RCX-0008] extracting parasitics of scm ...
[INFO RCX-0435] Reading extraction model file /__w/halutmatmul/halutmatmul/hardware/flow/OpenROAD/flow/platforms/nangate45/rcx_patterns.rules ...
[INFO RCX-0436] RC segment generation scm (max_merge_res 50.0) ...
[INFO RCX-0040] Final 105401 rc segments
[INFO RCX-0439] Coupling Cap extraction scm ...
[INFO RCX-0440] Coupling threshhold is 0.1000 fF, coupling capacitance less than 0.1000 fF will be grounded.
[INFO RCX-0043] 172691 wires to be extracted
[INFO RCX-0442] 15% completion -- 27583 wires have been extracted
[INFO RCX-0442] 49% completion -- 85400 wires have been extracted
[INFO RCX-0442] 67% completion -- 116954 wires have been extracted
[INFO RCX-0442] 100% completion -- 172691 wires have been extracted
[INFO RCX-0045] Extract 31566 nets, 136695 rsegs, 136695 caps, 243029 ccs
[INFO RCX-0015] Finished extracting scm.
[INFO RCX-0016] Writing SPEF ...
[INFO RCX-0443] 31566 nets finished
[INFO RCX-0017] Finished writing SPEF ...
[WARNING PSM-0016] Voltage pad location (VSRC) file not specified, defaulting pad location to checkerboard pattern on core area.
[WARNING PSM-0017] X direction bump pitch is not specified, defaulting to 140um.
[WARNING PSM-0018] Y direction bump pitch is not specified, defaulting to 140um.
[WARNING PSM-0065] VSRC location not specified, using default checkerboard pattern with one VDD every size bumps in x-direction and one in two bumps in the y-direction
[INFO PSM-0076] Setting metal node density to be standard cell height times 5.
[WARNING PSM-0030] VSRC location at (132.445um, 133.000um) and size 10.000um, is not located on an existing power stripe node. Moving to closest node at (152.070um, 113.200um).
[INFO PSM-0031] Number of PDN nodes on net VDD = 10863.
[INFO PSM-0064] Number of voltage sources = 1.
[INFO PSM-0040] All PDN stripes on net VDD are connected.
########## IR report #################
Worstcase voltage: 1.09e+00 V
Average IR drop  : 5.07e-03 V
Worstcase IR drop: 8.17e-03 V
######################################
[WARNING PSM-0016] Voltage pad location (VSRC) file not specified, defaulting pad location to checkerboard pattern on core area.
[WARNING PSM-0017] X direction bump pitch is not specified, defaulting to 140um.
[WARNING PSM-0018] Y direction bump pitch is not specified, defaulting to 140um.
[WARNING PSM-0065] VSRC location not specified, using default checkerboard pattern with one VDD every size bumps in x-direction and one in two bumps in the y-direction
[INFO PSM-0076] Setting metal node density to be standard cell height times 5.
[WARNING PSM-0030] VSRC location at (132.445um, 133.000um) and size 10.000um, is not located on an existing power stripe node. Moving to closest node at (124.070um, 133.200um).
[INFO PSM-0031] Number of PDN nodes on net VSS = 10926.
[INFO PSM-0064] Number of voltage sources = 1.
[INFO PSM-0040] All PDN stripes on net VSS are connected.
########## IR report #################
Worstcase voltage: 7.20e-03 V
Average IR drop  : 4.51e-03 V
Worstcase IR drop: 7.20e-03 V
######################################

==========================================================================
finish report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
finish report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
finish report_worst_slack
--------------------------------------------------------------------------
worst slack 0.00

==========================================================================
finish report_clock_skew
--------------------------------------------------------------------------
Clock clk
Latency      CRPR       Skew
_48621_/CK ^
   0.24
_48621_/CK ^
   0.20      0.00       0.04


==========================================================================
finish report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk)
Endpoint: _49205_ (removal check against rising-edge clock clk)
Path Group: **async_default**
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                        100.00  100.00 ^ input external delay
                  0.00    0.00  100.00 ^ rst_ni (in)
     1   27.82                           rst_ni (net)
                  0.00    0.00  100.00 ^ input10/A (BUF_X32)
                  0.02    0.03  100.03 ^ input10/Z (BUF_X32)
   272  900.45                           net10 (net)
                  0.42    0.35  100.38 ^ _49205_/RN (DFFR_X2)
                                100.38   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ clk_i (in)
     1   17.80                           clk_i (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk_i/A (BUF_X4)
                  0.03    0.04    0.04 ^ clkbuf_0_clk_i/Z (BUF_X4)
     4   53.08                           clknet_0_clk_i (net)
                  0.03    0.00    0.05 ^ clkbuf_2_3__f_clk_i/A (BUF_X4)
                  0.02    0.04    0.09 ^ clkbuf_2_3__f_clk_i/Z (BUF_X4)
    10   37.11                           clknet_2_3__leaf_clk_i (net)
                  0.02    0.00    0.10 ^ _39586_/A1 (NAND2_X1)
                  0.02    0.03    0.13 v _39586_/ZN (NAND2_X1)
     1    9.78                           _19424_ (net)
                  0.02    0.00    0.13 v clkbuf_0__19424_/A (BUF_X4)
                  0.01    0.04    0.17 v clkbuf_0__19424_/Z (BUF_X4)
     8   32.92                           clknet_0__19424_ (net)
                  0.01    0.00    0.17 v clkbuf_3_0__f__19424_/A (BUF_X4)
                  0.01    0.03    0.21 v clkbuf_3_0__f__19424_/Z (BUF_X4)
    16   31.50                           clknet_3_0__leaf__19424_ (net)
                  0.01    0.00    0.21 v net626_230/A (INV_X1)
                  0.01    0.01    0.22 ^ net626_230/ZN (INV_X1)
     1    1.07                           net646 (net)
                  0.01    0.00    0.22 ^ _49205_/CK (DFFR_X2)
                          0.00    0.22   clock reconvergence pessimism
                          0.70    0.92   library removal time
                                  0.92   data required time
-----------------------------------------------------------------------------
                                  0.92   data required time
                               -100.38   data arrival time
-----------------------------------------------------------------------------
                                 99.46   slack (MET)


Startpoint: _41947_ (negative level-sensitive latch clocked by clk)
Endpoint: _38820_ (rising clock gating-check end-point clocked by clk)
Path Group: **clock_gating_default**
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                        500.00  500.00   clock clk (fall edge)
                          0.00  500.00   clock source latency
                  0.00    0.00  500.00 v clk_i (in)
     1   17.40                           clk_i (net)
                  0.00    0.00  500.00 v clkbuf_0_clk_i/A (BUF_X4)
                  0.02    0.03  500.04 v clkbuf_0_clk_i/Z (BUF_X4)
     4   51.49                           clknet_0_clk_i (net)
                  0.02    0.00  500.04 v clkbuf_2_0__f_clk_i/A (BUF_X4)
                  0.01    0.03  500.07 v clkbuf_2_0__f_clk_i/Z (BUF_X4)
     8   13.56                           clknet_2_0__leaf_clk_i (net)
                  0.01    0.00  500.07 v _38757_/A1 (NAND2_X1)
                  0.03    0.04  500.11 ^ _38757_/ZN (NAND2_X1)
     1   11.32                           _19321_ (net)
                  0.03    0.00  500.11 ^ clkbuf_0__19321_/A (BUF_X4)
                  0.03    0.05  500.15 ^ clkbuf_0__19321_/Z (BUF_X4)
     8   41.38                           clknet_0__19321_ (net)
                  0.03    0.00  500.16 ^ clkbuf_3_4__f__19321_/A (BUF_X4)
                  0.02    0.04  500.19 ^ clkbuf_3_4__f__19321_/Z (BUF_X4)
    10   23.86                           clknet_3_4__leaf__19321_ (net)
                  0.02    0.00  500.19 ^ net1522_1114/A (INV_X1)
                  0.00    0.01  500.20 v net1522_1114/ZN (INV_X1)
     1    0.99                           net1530 (net)
                  0.00    0.00  500.20 v _41947_/GN (DLL_X1)
                  0.01    0.05  500.25 ^ _41947_/Q (DLL_X1)
     1    1.11                           gen_sub_units_scm[13].sub_unit_i.gen_cg_word_iter[3].cg_i.en_latch (net)
                  0.01    0.00  500.25 ^ _38820_/A2 (AND2_X1)
                                500.25   data arrival time

                        500.00  500.00   clock clk (fall edge)
                          0.00  500.00   clock source latency
                  0.00    0.00  500.00 v clk_i (in)
     1   17.40                           clk_i (net)
                  0.00    0.00  500.00 v clkbuf_0_clk_i/A (BUF_X4)
                  0.02    0.03  500.04 v clkbuf_0_clk_i/Z (BUF_X4)
     4   51.49                           clknet_0_clk_i (net)
                  0.02    0.00  500.04 v clkbuf_2_0__f_clk_i/A (BUF_X4)
                  0.01    0.03  500.07 v clkbuf_2_0__f_clk_i/Z (BUF_X4)
     8   13.56                           clknet_2_0__leaf_clk_i (net)
                  0.01    0.00  500.07 v _38757_/A1 (NAND2_X1)
                  0.03    0.04  500.11 ^ _38757_/ZN (NAND2_X1)
     1   11.32                           _19321_ (net)
                  0.03    0.00  500.11 ^ clkbuf_0__19321_/A (BUF_X4)
                  0.03    0.05  500.15 ^ clkbuf_0__19321_/Z (BUF_X4)
     8   41.38                           clknet_0__19321_ (net)
                  0.03    0.00  500.16 ^ clkbuf_3_5__f__19321_/A (BUF_X4)
                  0.02    0.04  500.19 ^ clkbuf_3_5__f__19321_/Z (BUF_X4)
    14   31.69                           clknet_3_5__leaf__19321_ (net)
                  0.02    0.01  500.20 ^ _38758__1066/A (INV_X1)
                  0.01    0.01  500.21 v _38758__1066/ZN (INV_X1)
     1    1.01                           net1482 (net)
                  0.01    0.00  500.21 v _38820_/A1 (AND2_X1)
                          0.00  500.21   clock reconvergence pessimism
                          0.00  500.21   clock gating hold time
                                500.21   data required time
-----------------------------------------------------------------------------
                                500.21   data required time
                               -500.25   data arrival time
-----------------------------------------------------------------------------
                                  0.04   slack (MET)


Startpoint: _49213_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _46375_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ clk_i (in)
     1   17.80                           clk_i (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk_i/A (BUF_X4)
                  0.03    0.04    0.04 ^ clkbuf_0_clk_i/Z (BUF_X4)
     4   53.08                           clknet_0_clk_i (net)
                  0.03    0.00    0.05 ^ clkbuf_2_1__f_clk_i/A (BUF_X4)
                  0.02    0.04    0.09 ^ clkbuf_2_1__f_clk_i/Z (BUF_X4)
     8   33.94                           clknet_2_1__leaf_clk_i (net)
                  0.02    0.00    0.09 ^ _39734_/A1 (NAND2_X1)
                  0.01    0.02    0.11 v _39734_/ZN (NAND2_X1)
     1    4.29                           _19440_ (net)
                  0.01    0.00    0.11 v clkbuf_0__19440_/A (BUF_X4)
                  0.01    0.03    0.14 v clkbuf_0__19440_/Z (BUF_X4)
     2    8.20                           clknet_0__19440_ (net)
                  0.01    0.00    0.14 v clkbuf_1_0__f__19440_/A (BUF_X4)
                  0.01    0.03    0.17 v clkbuf_1_0__f__19440_/Z (BUF_X4)
     7   14.00                           clknet_1_0__leaf__19440_ (net)
                  0.01    0.00    0.17 v _39735__576/A (INV_X1)
                  0.01    0.01    0.18 ^ _39735__576/ZN (INV_X1)
     1    1.17                           net992 (net)
                  0.01    0.00    0.18 ^ _49213_/CK (DFFR_X2)
                  0.02    0.11    0.29 v _49213_/Q (DFFR_X2)
     1   23.10                           gen_sub_units_scm[0].sub_unit_i.wdata_a_i[0] (net)
                  0.02    0.00    0.29 v _39814_/A (INV_X16)
                  0.01    0.02    0.31 ^ _39814_/ZN (INV_X16)
    17  141.47                           _19453_ (net)
                  0.01    0.00    0.31 ^ _40167_/B1 (OAI21_X1)
                  0.01    0.01    0.33 v _40167_/ZN (OAI21_X1)
     1    1.18                           _00673_ (net)
                  0.01    0.00    0.33 v _46375_/D (DFFR_X2)
                                  0.33   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ clk_i (in)
     1   17.80                           clk_i (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk_i/A (BUF_X4)
                  0.03    0.04    0.04 ^ clkbuf_0_clk_i/Z (BUF_X4)
     4   53.08                           clknet_0_clk_i (net)
                  0.03    0.00    0.05 ^ clkbuf_2_1__f_clk_i/A (BUF_X4)
                  0.02    0.04    0.09 ^ clkbuf_2_1__f_clk_i/Z (BUF_X4)
     8   33.94                           clknet_2_1__leaf_clk_i (net)
                  0.02    0.00    0.09 ^ _39210_/A1 (NAND2_X1)
                  0.02    0.04    0.13 v _39210_/ZN (NAND2_X1)
     1   11.17                           _19378_ (net)
                  0.02    0.00    0.13 v clkbuf_0__19378_/A (BUF_X4)
                  0.01    0.04    0.17 v clkbuf_0__19378_/Z (BUF_X4)
     8   39.85                           clknet_0__19378_ (net)
                  0.01    0.00    0.17 v clkbuf_3_2__f__19378_/A (BUF_X4)
                  0.01    0.03    0.21 v clkbuf_3_2__f__19378_/Z (BUF_X4)
    12   26.07                           clknet_3_2__leaf__19378_ (net)
                  0.01    0.00    0.21 v net1042_638/A (INV_X1)
                  0.01    0.01    0.22 ^ net1042_638/ZN (INV_X1)
     1    1.09                           net1054 (net)
                  0.01    0.00    0.22 ^ _46375_/CK (DFFR_X2)
                          0.00    0.22   clock reconvergence pessimism
                          0.00    0.22   library hold time
                                  0.22   data required time
-----------------------------------------------------------------------------
                                  0.22   data required time
                                 -0.33   data arrival time
-----------------------------------------------------------------------------
                                  0.10   slack (MET)



==========================================================================
finish report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk)
Endpoint: _49199_ (recovery check against rising-edge clock clk)
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                        100.00  100.00 ^ input external delay
                  0.00    0.00  100.00 ^ rst_ni (in)
     1   27.82                           rst_ni (net)
                  0.00    0.00  100.00 ^ input10/A (BUF_X32)
                  0.02    0.03  100.03 ^ input10/Z (BUF_X32)
   272  900.45                           net10 (net)
                  0.43    0.35  100.38 ^ _49199_/RN (DFFR_X2)
                                100.38   data arrival time

                       1000.00 1000.00   clock clk (rise edge)
                          0.00 1000.00   clock source latency
                  0.00    0.00 1000.00 ^ clk_i (in)
     1   17.80                           clk_i (net)
                  0.00    0.00 1000.00 ^ clkbuf_0_clk_i/A (BUF_X4)
                  0.03    0.04 1000.04 ^ clkbuf_0_clk_i/Z (BUF_X4)
     4   53.08                           clknet_0_clk_i (net)
                  0.03    0.00 1000.05 ^ clkbuf_2_3__f_clk_i/A (BUF_X4)
                  0.02    0.04 1000.09 ^ clkbuf_2_3__f_clk_i/Z (BUF_X4)
    10   37.11                           clknet_2_3__leaf_clk_i (net)
                  0.02    0.00 1000.10 ^ _39586_/A1 (NAND2_X1)
                  0.02    0.03 1000.13 v _39586_/ZN (NAND2_X1)
     1    9.78                           _19424_ (net)
                  0.02    0.00 1000.13 v clkbuf_0__19424_/A (BUF_X4)
                  0.01    0.04 1000.17 v clkbuf_0__19424_/Z (BUF_X4)
     8   32.92                           clknet_0__19424_ (net)
                  0.01    0.00 1000.17 v clkbuf_3_4__f__19424_/A (BUF_X4)
                  0.01    0.03 1000.20 v clkbuf_3_4__f__19424_/Z (BUF_X4)
     8   17.58                           clknet_3_4__leaf__19424_ (net)
                  0.01    0.00 1000.20 v net626_224/A (INV_X1)
                  0.01    0.01 1000.21 ^ net626_224/ZN (INV_X1)
     1    1.00                           net640 (net)
                  0.01    0.00 1000.21 ^ _49199_/CK (DFFR_X2)
                          0.00 1000.21   clock reconvergence pessimism
                          0.03 1000.25   library recovery time
                               1000.25   data required time
-----------------------------------------------------------------------------
                               1000.25   data required time
                               -100.38   data arrival time
-----------------------------------------------------------------------------
                                899.86   slack (MET)


Startpoint: _41374_ (negative level-sensitive latch clocked by clk)
Endpoint: _38716_ (rising clock gating-check end-point clocked by clk)
Path Group: **clock_gating_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                        500.00  500.00   clock clk (fall edge)
                          0.00  500.00   clock source latency
                  0.00    0.00  500.00 v clk_i (in)
     1   17.40                           clk_i (net)
                  0.00    0.00  500.00 v clkbuf_0_clk_i/A (BUF_X4)
                  0.02    0.03  500.04 v clkbuf_0_clk_i/Z (BUF_X4)
     4   51.49                           clknet_0_clk_i (net)
                  0.02    0.00  500.04 v clkbuf_2_0__f_clk_i/A (BUF_X4)
                  0.01    0.03  500.07 v clkbuf_2_0__f_clk_i/Z (BUF_X4)
     8   13.56                           clknet_2_0__leaf_clk_i (net)
                  0.01    0.00  500.07 v _38679_/A1 (NAND2_X1)
                  0.03    0.04  500.11 ^ _38679_/ZN (NAND2_X1)
     1   12.37                           _19309_ (net)
                  0.03    0.00  500.11 ^ clkbuf_0__19309_/A (BUF_X4)
                  0.03    0.05  500.16 ^ clkbuf_0__19309_/Z (BUF_X4)
     8   46.22                           clknet_0__19309_ (net)
                  0.03    0.00  500.16 ^ clkbuf_3_1__f__19309_/A (BUF_X4)
                  0.02    0.04  500.20 ^ clkbuf_3_1__f__19309_/Z (BUF_X4)
    10   25.10                           clknet_3_1__leaf__19309_ (net)
                  0.02    0.00  500.20 ^ _38680__1182/A (INV_X1)
                  0.01    0.01  500.21 v _38680__1182/ZN (INV_X1)
     1    0.96                           net1598 (net)
                  0.01    0.00  500.21 v _41374_/GN (DLL_X1)
                  0.01    0.07  500.28 v _41374_/Q (DLL_X1)
     1    1.16                           gen_sub_units_scm[12].sub_unit_i.gen_cg_word_iter[15].cg_i.en_latch (net)
                  0.01    0.00  500.28 v _38716_/A2 (AND2_X1)
                                500.28   data arrival time

                       1000.00 1000.00   clock clk (rise edge)
                          0.00 1000.00   clock source latency
                  0.00    0.00 1000.00 ^ clk_i (in)
     1   17.80                           clk_i (net)
                  0.00    0.00 1000.00 ^ clkbuf_0_clk_i/A (BUF_X4)
                  0.03    0.04 1000.04 ^ clkbuf_0_clk_i/Z (BUF_X4)
     4   53.08                           clknet_0_clk_i (net)
                  0.03    0.00 1000.05 ^ clkbuf_2_0__f_clk_i/A (BUF_X4)
                  0.01    0.03 1000.08 ^ clkbuf_2_0__f_clk_i/Z (BUF_X4)
     8   14.22                           clknet_2_0__leaf_clk_i (net)
                  0.01    0.00 1000.08 ^ _38679_/A1 (NAND2_X1)
                  0.02    0.03 1000.11 v _38679_/ZN (NAND2_X1)
     1   11.97                           _19309_ (net)
                  0.02    0.00 1000.12 v clkbuf_0__19309_/A (BUF_X4)
                  0.01    0.04 1000.16 v clkbuf_0__19309_/Z (BUF_X4)
     8   43.03                           clknet_0__19309_ (net)
                  0.01    0.00 1000.16 v clkbuf_3_0__f__19309_/A (BUF_X4)
                  0.01    0.03 1000.19 v clkbuf_3_0__f__19309_/Z (BUF_X4)
     8   15.63                           clknet_3_0__leaf__19309_ (net)
                  0.01    0.00 1000.19 v _38680__1154/A (INV_X1)
                  0.01    0.01 1000.20 ^ _38680__1154/ZN (INV_X1)
     1    1.02                           net1570 (net)
                  0.01    0.00 1000.20 ^ _38716_/A1 (AND2_X1)
                          0.00 1000.20   clock reconvergence pessimism
                          0.00 1000.20   clock gating setup time
                               1000.20   data required time
-----------------------------------------------------------------------------
                               1000.20   data required time
                               -500.28   data arrival time
-----------------------------------------------------------------------------
                                499.93   slack (MET)


Startpoint: _47509_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _46932_ (positive level-sensitive latch clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ clk_i (in)
     1   17.80                           clk_i (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk_i/A (BUF_X4)
                  0.03    0.04    0.04 ^ clkbuf_0_clk_i/Z (BUF_X4)
     4   53.08                           clknet_0_clk_i (net)
                  0.03    0.00    0.05 ^ clkbuf_2_1__f_clk_i/A (BUF_X4)
                  0.02    0.04    0.09 ^ clkbuf_2_1__f_clk_i/Z (BUF_X4)
     8   33.94                           clknet_2_1__leaf_clk_i (net)
                  0.02    0.00    0.09 ^ _39361_/A1 (NAND2_X1)
                  0.02    0.03    0.12 v _39361_/ZN (NAND2_X1)
     1    9.55                           _19397_ (net)
                  0.02    0.00    0.13 v clkbuf_0__19397_/A (BUF_X4)
                  0.01    0.04    0.17 v clkbuf_0__19397_/Z (BUF_X4)
     8   33.77                           clknet_0__19397_ (net)
                  0.01    0.00    0.17 v clkbuf_3_0__f__19397_/A (BUF_X4)
                  0.01    0.04    0.20 v clkbuf_3_0__f__19397_/Z (BUF_X4)
    16   33.35                           clknet_3_0__leaf__19397_ (net)
                  0.01    0.00    0.20 v net866_474/A (INV_X1)
                  0.01    0.01    0.22 ^ net866_474/ZN (INV_X1)
     1    1.00                           net890 (net)
                  0.01    0.00    0.22 ^ _47509_/CK (DFFR_X2)
                  0.07    0.19    0.41 ^ _47509_/Q (DFFR_X2)
    33   64.94                           gen_sub_units_scm[5].sub_unit_i.wdata_a_q[12] (net)
                  0.07    0.01    0.42 ^ _46932_/D (DLH_X1)
                                  0.42   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ clk_i (in)
     1   17.80                           clk_i (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk_i/A (BUF_X4)
                  0.03    0.04    0.04 ^ clkbuf_0_clk_i/Z (BUF_X4)
     4   53.08                           clknet_0_clk_i (net)
                  0.03    0.00    0.05 ^ clkbuf_2_1__f_clk_i/A (BUF_X4)
                  0.02    0.04    0.09 ^ clkbuf_2_1__f_clk_i/Z (BUF_X4)
     8   33.94                           clknet_2_1__leaf_clk_i (net)
                  0.02    0.00    0.09 ^ _39361_/A1 (NAND2_X1)
                  0.02    0.03    0.12 v _39361_/ZN (NAND2_X1)
     1    9.55                           _19397_ (net)
                  0.02    0.00    0.13 v clkbuf_0__19397_/A (BUF_X4)
                  0.01    0.04    0.16 v clkbuf_0__19397_/Z (BUF_X4)
     8   33.77                           clknet_0__19397_ (net)
                  0.01    0.00    0.17 v clkbuf_3_4__f__19397_/A (BUF_X4)
                  0.01    0.03    0.20 v clkbuf_3_4__f__19397_/Z (BUF_X4)
     7   18.21                           clknet_3_4__leaf__19397_ (net)
                  0.01    0.00    0.20 v net866_478/A (INV_X1)
                  0.01    0.01    0.21 ^ net866_478/ZN (INV_X1)
     1    1.20                           net894 (net)
                  0.01    0.00    0.21 ^ _39430_/A1 (AND2_X1)
                  0.02    0.04    0.25 ^ _39430_/ZN (AND2_X1)
     1    5.30                           gen_sub_units_scm[5].sub_unit_i.gen_cg_word_iter[0].cg_i.clk_o (net)
                  0.02    0.00    0.25 ^ clkbuf_0_gen_sub_units_scm[5].sub_unit_i.gen_cg_word_iter[0].cg_i.clk_o/A (BUF_X4)
                  0.01    0.02    0.27 ^ clkbuf_0_gen_sub_units_scm[5].sub_unit_i.gen_cg_word_iter[0].cg_i.clk_o/Z (BUF_X4)
     2    9.12                           clknet_0_gen_sub_units_scm[5].sub_unit_i.gen_cg_word_iter[0].cg_i.clk_o (net)
                  0.01    0.00    0.27 ^ clkbuf_1_1__f_gen_sub_units_scm[5].sub_unit_i.gen_cg_word_iter[0].cg_i.clk_o/A (BUF_X4)
                  0.01    0.02    0.29 ^ clkbuf_1_1__f_gen_sub_units_scm[5].sub_unit_i.gen_cg_word_iter[0].cg_i.clk_o/Z (BUF_X4)
     7   10.00                           clknet_1_1__leaf_gen_sub_units_scm[5].sub_unit_i.gen_cg_word_iter[0].cg_i.clk_o (net)
                  0.01    0.00    0.29 ^ _46932_/G (DLH_X1)
                          0.00    0.30   clock reconvergence pessimism
                          0.12    0.42   time borrowed from endpoint
                                  0.42   data required time
-----------------------------------------------------------------------------
                                  0.42   data required time
                                 -0.42   data arrival time
-----------------------------------------------------------------------------
                                  0.00   slack (MET)

Time Borrowing Information
--------------------------------------------
clk nominal pulse width               500.00
clock latency difference               -0.01
library setup time                     -0.03
--------------------------------------------
CRPR difference                        -0.00
max time borrow                       499.96
--------------------------------------------
actual time borrow                      0.12
open edge CRPR                          0.00
--------------------------------------------
time given to startpoint                0.12
--------------------------------------------



==========================================================================
finish report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk)
Endpoint: _49199_ (recovery check against rising-edge clock clk)
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                        100.00  100.00 ^ input external delay
                  0.00    0.00  100.00 ^ rst_ni (in)
     1   27.82                           rst_ni (net)
                  0.00    0.00  100.00 ^ input10/A (BUF_X32)
                  0.02    0.03  100.03 ^ input10/Z (BUF_X32)
   272  900.45                           net10 (net)
                  0.43    0.35  100.38 ^ _49199_/RN (DFFR_X2)
                                100.38   data arrival time

                       1000.00 1000.00   clock clk (rise edge)
                          0.00 1000.00   clock source latency
                  0.00    0.00 1000.00 ^ clk_i (in)
     1   17.80                           clk_i (net)
                  0.00    0.00 1000.00 ^ clkbuf_0_clk_i/A (BUF_X4)
                  0.03    0.04 1000.04 ^ clkbuf_0_clk_i/Z (BUF_X4)
     4   53.08                           clknet_0_clk_i (net)
                  0.03    0.00 1000.05 ^ clkbuf_2_3__f_clk_i/A (BUF_X4)
                  0.02    0.04 1000.09 ^ clkbuf_2_3__f_clk_i/Z (BUF_X4)
    10   37.11                           clknet_2_3__leaf_clk_i (net)
                  0.02    0.00 1000.10 ^ _39586_/A1 (NAND2_X1)
                  0.02    0.03 1000.13 v _39586_/ZN (NAND2_X1)
     1    9.78                           _19424_ (net)
                  0.02    0.00 1000.13 v clkbuf_0__19424_/A (BUF_X4)
                  0.01    0.04 1000.17 v clkbuf_0__19424_/Z (BUF_X4)
     8   32.92                           clknet_0__19424_ (net)
                  0.01    0.00 1000.17 v clkbuf_3_4__f__19424_/A (BUF_X4)
                  0.01    0.03 1000.20 v clkbuf_3_4__f__19424_/Z (BUF_X4)
     8   17.58                           clknet_3_4__leaf__19424_ (net)
                  0.01    0.00 1000.20 v net626_224/A (INV_X1)
                  0.01    0.01 1000.21 ^ net626_224/ZN (INV_X1)
     1    1.00                           net640 (net)
                  0.01    0.00 1000.21 ^ _49199_/CK (DFFR_X2)
                          0.00 1000.21   clock reconvergence pessimism
                          0.03 1000.25   library recovery time
                               1000.25   data required time
-----------------------------------------------------------------------------
                               1000.25   data required time
                               -100.38   data arrival time
-----------------------------------------------------------------------------
                                899.86   slack (MET)


Startpoint: _41374_ (negative level-sensitive latch clocked by clk)
Endpoint: _38716_ (rising clock gating-check end-point clocked by clk)
Path Group: **clock_gating_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                        500.00  500.00   clock clk (fall edge)
                          0.00  500.00   clock source latency
                  0.00    0.00  500.00 v clk_i (in)
     1   17.40                           clk_i (net)
                  0.00    0.00  500.00 v clkbuf_0_clk_i/A (BUF_X4)
                  0.02    0.03  500.04 v clkbuf_0_clk_i/Z (BUF_X4)
     4   51.49                           clknet_0_clk_i (net)
                  0.02    0.00  500.04 v clkbuf_2_0__f_clk_i/A (BUF_X4)
                  0.01    0.03  500.07 v clkbuf_2_0__f_clk_i/Z (BUF_X4)
     8   13.56                           clknet_2_0__leaf_clk_i (net)
                  0.01    0.00  500.07 v _38679_/A1 (NAND2_X1)
                  0.03    0.04  500.11 ^ _38679_/ZN (NAND2_X1)
     1   12.37                           _19309_ (net)
                  0.03    0.00  500.11 ^ clkbuf_0__19309_/A (BUF_X4)
                  0.03    0.05  500.16 ^ clkbuf_0__19309_/Z (BUF_X4)
     8   46.22                           clknet_0__19309_ (net)
                  0.03    0.00  500.16 ^ clkbuf_3_1__f__19309_/A (BUF_X4)
                  0.02    0.04  500.20 ^ clkbuf_3_1__f__19309_/Z (BUF_X4)
    10   25.10                           clknet_3_1__leaf__19309_ (net)
                  0.02    0.00  500.20 ^ _38680__1182/A (INV_X1)
                  0.01    0.01  500.21 v _38680__1182/ZN (INV_X1)
     1    0.96                           net1598 (net)
                  0.01    0.00  500.21 v _41374_/GN (DLL_X1)
                  0.01    0.07  500.28 v _41374_/Q (DLL_X1)
     1    1.16                           gen_sub_units_scm[12].sub_unit_i.gen_cg_word_iter[15].cg_i.en_latch (net)
                  0.01    0.00  500.28 v _38716_/A2 (AND2_X1)
                                500.28   data arrival time

                       1000.00 1000.00   clock clk (rise edge)
                          0.00 1000.00   clock source latency
                  0.00    0.00 1000.00 ^ clk_i (in)
     1   17.80                           clk_i (net)
                  0.00    0.00 1000.00 ^ clkbuf_0_clk_i/A (BUF_X4)
                  0.03    0.04 1000.04 ^ clkbuf_0_clk_i/Z (BUF_X4)
     4   53.08                           clknet_0_clk_i (net)
                  0.03    0.00 1000.05 ^ clkbuf_2_0__f_clk_i/A (BUF_X4)
                  0.01    0.03 1000.08 ^ clkbuf_2_0__f_clk_i/Z (BUF_X4)
     8   14.22                           clknet_2_0__leaf_clk_i (net)
                  0.01    0.00 1000.08 ^ _38679_/A1 (NAND2_X1)
                  0.02    0.03 1000.11 v _38679_/ZN (NAND2_X1)
     1   11.97                           _19309_ (net)
                  0.02    0.00 1000.12 v clkbuf_0__19309_/A (BUF_X4)
                  0.01    0.04 1000.16 v clkbuf_0__19309_/Z (BUF_X4)
     8   43.03                           clknet_0__19309_ (net)
                  0.01    0.00 1000.16 v clkbuf_3_0__f__19309_/A (BUF_X4)
                  0.01    0.03 1000.19 v clkbuf_3_0__f__19309_/Z (BUF_X4)
     8   15.63                           clknet_3_0__leaf__19309_ (net)
                  0.01    0.00 1000.19 v _38680__1154/A (INV_X1)
                  0.01    0.01 1000.20 ^ _38680__1154/ZN (INV_X1)
     1    1.02                           net1570 (net)
                  0.01    0.00 1000.20 ^ _38716_/A1 (AND2_X1)
                          0.00 1000.20   clock reconvergence pessimism
                          0.00 1000.20   clock gating setup time
                               1000.20   data required time
-----------------------------------------------------------------------------
                               1000.20   data required time
                               -500.28   data arrival time
-----------------------------------------------------------------------------
                                499.93   slack (MET)


Startpoint: _47509_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _46932_ (positive level-sensitive latch clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ clk_i (in)
     1   17.80                           clk_i (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk_i/A (BUF_X4)
                  0.03    0.04    0.04 ^ clkbuf_0_clk_i/Z (BUF_X4)
     4   53.08                           clknet_0_clk_i (net)
                  0.03    0.00    0.05 ^ clkbuf_2_1__f_clk_i/A (BUF_X4)
                  0.02    0.04    0.09 ^ clkbuf_2_1__f_clk_i/Z (BUF_X4)
     8   33.94                           clknet_2_1__leaf_clk_i (net)
                  0.02    0.00    0.09 ^ _39361_/A1 (NAND2_X1)
                  0.02    0.03    0.12 v _39361_/ZN (NAND2_X1)
     1    9.55                           _19397_ (net)
                  0.02    0.00    0.13 v clkbuf_0__19397_/A (BUF_X4)
                  0.01    0.04    0.17 v clkbuf_0__19397_/Z (BUF_X4)
     8   33.77                           clknet_0__19397_ (net)
                  0.01    0.00    0.17 v clkbuf_3_0__f__19397_/A (BUF_X4)
                  0.01    0.04    0.20 v clkbuf_3_0__f__19397_/Z (BUF_X4)
    16   33.35                           clknet_3_0__leaf__19397_ (net)
                  0.01    0.00    0.20 v net866_474/A (INV_X1)
                  0.01    0.01    0.22 ^ net866_474/ZN (INV_X1)
     1    1.00                           net890 (net)
                  0.01    0.00    0.22 ^ _47509_/CK (DFFR_X2)
                  0.07    0.19    0.41 ^ _47509_/Q (DFFR_X2)
    33   64.94                           gen_sub_units_scm[5].sub_unit_i.wdata_a_q[12] (net)
                  0.07    0.01    0.42 ^ _46932_/D (DLH_X1)
                                  0.42   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ clk_i (in)
     1   17.80                           clk_i (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk_i/A (BUF_X4)
                  0.03    0.04    0.04 ^ clkbuf_0_clk_i/Z (BUF_X4)
     4   53.08                           clknet_0_clk_i (net)
                  0.03    0.00    0.05 ^ clkbuf_2_1__f_clk_i/A (BUF_X4)
                  0.02    0.04    0.09 ^ clkbuf_2_1__f_clk_i/Z (BUF_X4)
     8   33.94                           clknet_2_1__leaf_clk_i (net)
                  0.02    0.00    0.09 ^ _39361_/A1 (NAND2_X1)
                  0.02    0.03    0.12 v _39361_/ZN (NAND2_X1)
     1    9.55                           _19397_ (net)
                  0.02    0.00    0.13 v clkbuf_0__19397_/A (BUF_X4)
                  0.01    0.04    0.16 v clkbuf_0__19397_/Z (BUF_X4)
     8   33.77                           clknet_0__19397_ (net)
                  0.01    0.00    0.17 v clkbuf_3_4__f__19397_/A (BUF_X4)
                  0.01    0.03    0.20 v clkbuf_3_4__f__19397_/Z (BUF_X4)
     7   18.21                           clknet_3_4__leaf__19397_ (net)
                  0.01    0.00    0.20 v net866_478/A (INV_X1)
                  0.01    0.01    0.21 ^ net866_478/ZN (INV_X1)
     1    1.20                           net894 (net)
                  0.01    0.00    0.21 ^ _39430_/A1 (AND2_X1)
                  0.02    0.04    0.25 ^ _39430_/ZN (AND2_X1)
     1    5.30                           gen_sub_units_scm[5].sub_unit_i.gen_cg_word_iter[0].cg_i.clk_o (net)
                  0.02    0.00    0.25 ^ clkbuf_0_gen_sub_units_scm[5].sub_unit_i.gen_cg_word_iter[0].cg_i.clk_o/A (BUF_X4)
                  0.01    0.02    0.27 ^ clkbuf_0_gen_sub_units_scm[5].sub_unit_i.gen_cg_word_iter[0].cg_i.clk_o/Z (BUF_X4)
     2    9.12                           clknet_0_gen_sub_units_scm[5].sub_unit_i.gen_cg_word_iter[0].cg_i.clk_o (net)
                  0.01    0.00    0.27 ^ clkbuf_1_1__f_gen_sub_units_scm[5].sub_unit_i.gen_cg_word_iter[0].cg_i.clk_o/A (BUF_X4)
                  0.01    0.02    0.29 ^ clkbuf_1_1__f_gen_sub_units_scm[5].sub_unit_i.gen_cg_word_iter[0].cg_i.clk_o/Z (BUF_X4)
     7   10.00                           clknet_1_1__leaf_gen_sub_units_scm[5].sub_unit_i.gen_cg_word_iter[0].cg_i.clk_o (net)
                  0.01    0.00    0.29 ^ _46932_/G (DLH_X1)
                          0.00    0.30   clock reconvergence pessimism
                          0.12    0.42   time borrowed from endpoint
                                  0.42   data required time
-----------------------------------------------------------------------------
                                  0.42   data required time
                                 -0.42   data arrival time
-----------------------------------------------------------------------------
                                  0.00   slack (MET)

Time Borrowing Information
--------------------------------------------
clk nominal pulse width               500.00
clock latency difference               -0.01
library setup time                     -0.03
--------------------------------------------
CRPR difference                        -0.00
max time borrow                       499.96
--------------------------------------------
actual time borrow                      0.12
open edge CRPR                          0.00
--------------------------------------------
time given to startpoint                0.12
--------------------------------------------



==========================================================================
finish report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------
max capacitance

Pin                                    Limit     Cap   Slack
------------------------------------------------------------
_20259_/ZN                            106.81  131.28  -24.47 (VIOLATED)
_20160_/ZN                             63.32   75.03  -11.70 (VIOLATED)
_20197_/ZN                             63.32   74.87  -11.54 (VIOLATED)
_20142_/ZN                            106.81  115.10   -8.29 (VIOLATED)
_20126_/ZN                             63.32   71.44   -8.11 (VIOLATED)
_20246_/ZN                             63.32   67.60   -4.28 (VIOLATED)
_20201_/ZN                            106.81  109.86   -3.05 (VIOLATED)


==========================================================================
finish max_slew_check_slack
--------------------------------------------------------------------------
0.052857693284749985

==========================================================================
finish max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
finish max_slew_check_slack_limit
--------------------------------------------------------------------------
0.2662

==========================================================================
finish max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_capacitance_check_slack
--------------------------------------------------------------------------
-24.471195220947266

==========================================================================
finish max_capacitance_check_limit
--------------------------------------------------------------------------
106.81099700927734

==========================================================================
finish max_capacitance_check_slack_limit
--------------------------------------------------------------------------
-0.2291

==========================================================================
finish max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
finish max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
finish max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 7

==========================================================================
finish setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
finish hold_violation_count
--------------------------------------------------------------------------
hold violation count 1

==========================================================================
finish critical path delay
--------------------------------------------------------------------------
0.4179

==========================================================================
finish critical path slack
--------------------------------------------------------------------------
0.0000

==========================================================================
finish slack div critical path delay
--------------------------------------------------------------------------
0.000000

==========================================================================
finish report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.99e-05   2.68e-06   2.93e-04   3.26e-04  30.8%
Combinational          3.71e-05   3.66e-05   6.56e-04   7.30e-04  69.1%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  6.70e-05   3.93e-05   9.50e-04   1.06e-03 100.0%
                           6.3%       3.7%      89.9%

==========================================================================
finish report_design_area
--------------------------------------------------------------------------
Design area 47742 u^2 32% utilization.
Core area = 590360400000

This plugin does not support propagateSizeHints()
This plugin does not support propagateSizeHints()
Elapsed time: 0:44.69[h:]min:sec. CPU time: user 43.86 sys 0.75 (99%). Peak memory: 752280KB.
