# UART ICE40 


* fpga          : ICE40
* language      : Verilog 2003
* simulation    : Icarus Verilog
* synthesis     : Yosys 

Block Diagram : !(figma link)[]


