{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1574651200763 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1574651200763 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 24 23:06:40 2019 " "Processing started: Sun Nov 24 23:06:40 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1574651200763 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1574651200763 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FlipFlop -c FlipFlop --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off FlipFlop -c FlipFlop --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1574651200763 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1574651201799 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1574651201799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nova pasta/flipflop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nova pasta/flipflop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FlipFlop-behavior " "Found design unit 1: FlipFlop-behavior" {  } { { "Nova pasta/FlipFlop.vhd" "" { Text "C:/Users/Natalia/Documents/AOC/final/FlipFlop/Nova pasta/FlipFlop.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574651215860 ""} { "Info" "ISGN_ENTITY_NAME" "1 FlipFlop " "Found entity 1: FlipFlop" {  } { { "Nova pasta/FlipFlop.vhd" "" { Text "C:/Users/Natalia/Documents/AOC/final/FlipFlop/Nova pasta/FlipFlop.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574651215860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1574651215860 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FlipFlop " "Elaborating entity \"FlipFlop\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1574651215904 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "G1 portaAND " "Node instance \"G1\" instantiates undefined entity \"portaAND\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "Nova pasta/FlipFlop.vhd" "G1" { Text "C:/Users/Natalia/Documents/AOC/final/FlipFlop/Nova pasta/FlipFlop.vhd" 41 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Design Software" 0 -1 1574651216138 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "G2 portaNOT " "Node instance \"G2\" instantiates undefined entity \"portaNOT\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "Nova pasta/FlipFlop.vhd" "G2" { Text "C:/Users/Natalia/Documents/AOC/final/FlipFlop/Nova pasta/FlipFlop.vhd" 42 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Design Software" 0 -1 1574651216138 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "G3 portaAND " "Node instance \"G3\" instantiates undefined entity \"portaAND\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "Nova pasta/FlipFlop.vhd" "G3" { Text "C:/Users/Natalia/Documents/AOC/final/FlipFlop/Nova pasta/FlipFlop.vhd" 43 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Design Software" 0 -1 1574651216139 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "G4 portaNOT " "Node instance \"G4\" instantiates undefined entity \"portaNOT\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "Nova pasta/FlipFlop.vhd" "G4" { Text "C:/Users/Natalia/Documents/AOC/final/FlipFlop/Nova pasta/FlipFlop.vhd" 44 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Design Software" 0 -1 1574651216139 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "G5 portaAND " "Node instance \"G5\" instantiates undefined entity \"portaAND\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "Nova pasta/FlipFlop.vhd" "G5" { Text "C:/Users/Natalia/Documents/AOC/final/FlipFlop/Nova pasta/FlipFlop.vhd" 45 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Design Software" 0 -1 1574651216139 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "G6 portaNOT " "Node instance \"G6\" instantiates undefined entity \"portaNOT\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "Nova pasta/FlipFlop.vhd" "G6" { Text "C:/Users/Natalia/Documents/AOC/final/FlipFlop/Nova pasta/FlipFlop.vhd" 46 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Design Software" 0 -1 1574651216139 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "G7 portaAND " "Node instance \"G7\" instantiates undefined entity \"portaAND\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "Nova pasta/FlipFlop.vhd" "G7" { Text "C:/Users/Natalia/Documents/AOC/final/FlipFlop/Nova pasta/FlipFlop.vhd" 47 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Design Software" 0 -1 1574651216139 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "G8 portaNOT " "Node instance \"G8\" instantiates undefined entity \"portaNOT\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "Nova pasta/FlipFlop.vhd" "G8" { Text "C:/Users/Natalia/Documents/AOC/final/FlipFlop/Nova pasta/FlipFlop.vhd" 48 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Design Software" 0 -1 1574651216139 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "G9 portaAND " "Node instance \"G9\" instantiates undefined entity \"portaAND\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "Nova pasta/FlipFlop.vhd" "G9" { Text "C:/Users/Natalia/Documents/AOC/final/FlipFlop/Nova pasta/FlipFlop.vhd" 49 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Design Software" 0 -1 1574651216139 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "G10 portaNOT " "Node instance \"G10\" instantiates undefined entity \"portaNOT\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "Nova pasta/FlipFlop.vhd" "G10" { Text "C:/Users/Natalia/Documents/AOC/final/FlipFlop/Nova pasta/FlipFlop.vhd" 50 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Design Software" 0 -1 1574651216139 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 10 s 1  Quartus Prime " "Quartus Prime Analysis & Elaboration was unsuccessful. 10 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4844 " "Peak virtual memory: 4844 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1574651216210 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Nov 24 23:06:56 2019 " "Processing ended: Sun Nov 24 23:06:56 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1574651216210 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1574651216210 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1574651216210 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1574651216210 ""}
