multiline_comment|/*&n; *&n; * By Dustin McIntire (dustin@sensoria.com) (c)2001&n; * &n; * Setup and IRQ handling code for the HD64465 companion chip.&n; * by Greg Banks &lt;gbanks@pocketpenguins.com&gt;&n; * Copyright (c) 2000 PocketPenguins Inc&n; *&n; * Derived from setup_hd64465.c which bore the message:&n; * Greg Banks &lt;gbanks@pocketpenguins.com&gt;&n; * Copyright (c) 2000 PocketPenguins Inc and&n; * Copyright (C) 2000 YAEGASHI Takeshi&n; * and setup_cqreek.c which bore message:&n; * Copyright (C) 2000  Niibe Yutaka&n; * &n; * May be copied or modified under the terms of the GNU General Public&n; * License.  See linux/COPYING for more information.&n; *&n; * Setup and IRQ functions for a Hitachi Big Sur Evaluation Board.&n; * &n; */
macro_line|#include &lt;linux/config.h&gt;
macro_line|#include &lt;linux/sched.h&gt;
macro_line|#include &lt;linux/module.h&gt;
macro_line|#include &lt;linux/kernel.h&gt;
macro_line|#include &lt;linux/param.h&gt;
macro_line|#include &lt;linux/ioport.h&gt;
macro_line|#include &lt;linux/interrupt.h&gt;
macro_line|#include &lt;linux/init.h&gt;
macro_line|#include &lt;linux/irq.h&gt;
macro_line|#include &lt;asm/io.h&gt;
macro_line|#include &lt;asm/irq.h&gt;
macro_line|#include &lt;asm/bitops.h&gt;
macro_line|#include &lt;asm/io_bigsur.h&gt;
macro_line|#include &lt;asm/hd64465.h&gt;
macro_line|#include &lt;asm/bigsur.h&gt;
singleline_comment|//#define BIGSUR_DEBUG 3
DECL|macro|BIGSUR_DEBUG
macro_line|#undef BIGSUR_DEBUG
macro_line|#ifdef BIGSUR_DEBUG
DECL|macro|DPRINTK
mdefine_line|#define DPRINTK(args...)&t;printk(args)
DECL|macro|DIPRINTK
mdefine_line|#define DIPRINTK(n, args...)&t;if (BIGSUR_DEBUG&gt;(n)) printk(args)
macro_line|#else
DECL|macro|DPRINTK
mdefine_line|#define DPRINTK(args...)
DECL|macro|DIPRINTK
mdefine_line|#define DIPRINTK(n, args...)
macro_line|#endif /* BIGSUR_DEBUG */
macro_line|#ifdef CONFIG_HD64465
r_extern
r_int
id|hd64465_irq_demux
c_func
(paren
r_int
id|irq
)paren
suffix:semicolon
macro_line|#endif /* CONFIG_HD64465 */
multiline_comment|/*===========================================================*/
singleline_comment|//&t;&t;Big Sur CPLD IRQ Routines&t;
multiline_comment|/*===========================================================*/
multiline_comment|/* Level 1 IRQ routines */
DECL|function|disable_bigsur_l1irq
r_static
r_void
id|disable_bigsur_l1irq
c_func
(paren
r_int
r_int
id|irq
)paren
(brace
r_int
r_int
id|flags
suffix:semicolon
r_int
r_char
id|mask
suffix:semicolon
r_int
r_int
id|mask_port
op_assign
(paren
(paren
id|irq
op_minus
id|BIGSUR_IRQ_LOW
)paren
op_div
l_int|8
)paren
ques
c_cond
id|BIGSUR_IRLMR1
suffix:colon
id|BIGSUR_IRLMR0
suffix:semicolon
r_int
r_char
id|bit
op_assign
(paren
l_int|1
op_lshift
(paren
(paren
id|irq
op_minus
id|MGATE_IRQ_LOW
)paren
op_mod
l_int|8
)paren
)paren
suffix:semicolon
r_if
c_cond
(paren
id|irq
op_ge
id|BIGSUR_IRQ_LOW
op_logical_and
id|irq
OL
id|BIGSUR_IRQ_HIGH
)paren
(brace
id|DPRINTK
c_func
(paren
l_string|&quot;Disable L1 IRQ %d&bslash;n&quot;
comma
id|irq
)paren
suffix:semicolon
id|DIPRINTK
c_func
(paren
l_int|2
comma
l_string|&quot;disable_bigsur_l1irq: IMR=0x%08x mask=0x%x&bslash;n&quot;
comma
id|mask_port
comma
id|bit
)paren
suffix:semicolon
id|save_and_cli
c_func
(paren
id|flags
)paren
suffix:semicolon
multiline_comment|/* Disable IRQ - set mask bit */
id|mask
op_assign
id|inb
c_func
(paren
id|mask_port
)paren
op_or
id|bit
suffix:semicolon
id|outb
c_func
(paren
id|mask
comma
id|mask_port
)paren
suffix:semicolon
id|restore_flags
c_func
(paren
id|flags
)paren
suffix:semicolon
r_return
suffix:semicolon
)brace
id|DPRINTK
c_func
(paren
l_string|&quot;disable_bigsur_l1irq: Invalid IRQ %d&bslash;n&quot;
comma
id|irq
)paren
suffix:semicolon
)brace
DECL|function|enable_bigsur_l1irq
r_static
r_void
id|enable_bigsur_l1irq
c_func
(paren
r_int
r_int
id|irq
)paren
(brace
r_int
r_int
id|flags
suffix:semicolon
r_int
r_char
id|mask
suffix:semicolon
r_int
r_int
id|mask_port
op_assign
(paren
(paren
id|irq
op_minus
id|BIGSUR_IRQ_LOW
)paren
op_div
l_int|8
)paren
ques
c_cond
id|BIGSUR_IRLMR1
suffix:colon
id|BIGSUR_IRLMR0
suffix:semicolon
r_int
r_char
id|bit
op_assign
(paren
l_int|1
op_lshift
(paren
(paren
id|irq
op_minus
id|MGATE_IRQ_LOW
)paren
op_mod
l_int|8
)paren
)paren
suffix:semicolon
r_if
c_cond
(paren
id|irq
op_ge
id|BIGSUR_IRQ_LOW
op_logical_and
id|irq
OL
id|BIGSUR_IRQ_HIGH
)paren
(brace
id|DPRINTK
c_func
(paren
l_string|&quot;Enable L1 IRQ %d&bslash;n&quot;
comma
id|irq
)paren
suffix:semicolon
id|DIPRINTK
c_func
(paren
l_int|2
comma
l_string|&quot;enable_bigsur_l1irq: IMR=0x%08x mask=0x%x&bslash;n&quot;
comma
id|mask_port
comma
id|bit
)paren
suffix:semicolon
id|save_and_cli
c_func
(paren
id|flags
)paren
suffix:semicolon
multiline_comment|/* Enable L1 IRQ - clear mask bit */
id|mask
op_assign
id|inb
c_func
(paren
id|mask_port
)paren
op_amp
op_complement
id|bit
suffix:semicolon
id|outb
c_func
(paren
id|mask
comma
id|mask_port
)paren
suffix:semicolon
id|restore_flags
c_func
(paren
id|flags
)paren
suffix:semicolon
r_return
suffix:semicolon
)brace
id|DPRINTK
c_func
(paren
l_string|&quot;enable_bigsur_l1irq: Invalid IRQ %d&bslash;n&quot;
comma
id|irq
)paren
suffix:semicolon
)brace
multiline_comment|/* Level 2 irq masks and registers for L2 decoding */
multiline_comment|/* Level2 bitmasks for each level 1 IRQ */
DECL|variable|bigsur_l2irq_mask
r_const
id|u32
id|bigsur_l2irq_mask
(braket
)braket
op_assign
(brace
l_int|0x40
comma
l_int|0x80
comma
l_int|0x08
comma
l_int|0x01
comma
l_int|0x01
comma
l_int|0x3C
comma
l_int|0x3E
comma
l_int|0xFF
comma
l_int|0x40
comma
l_int|0x80
comma
l_int|0x06
comma
l_int|0x03
)brace
suffix:semicolon
multiline_comment|/* Level2 to ISR[n] map for each level 1 IRQ */
DECL|variable|bigsur_l2irq_reg
r_const
id|u32
id|bigsur_l2irq_reg
(braket
)braket
op_assign
(brace
l_int|2
comma
l_int|2
comma
l_int|3
comma
l_int|3
comma
l_int|1
comma
l_int|2
comma
l_int|1
comma
l_int|0
comma
l_int|1
comma
l_int|1
comma
l_int|3
comma
l_int|2
)brace
suffix:semicolon
multiline_comment|/* Level2 to Level 1 IRQ map */
DECL|variable|bigsur_l2_l1_map
r_const
id|u32
id|bigsur_l2_l1_map
(braket
)braket
op_assign
(brace
l_int|7
comma
l_int|7
comma
l_int|7
comma
l_int|7
comma
l_int|7
comma
l_int|7
comma
l_int|7
comma
l_int|7
comma
l_int|4
comma
l_int|6
comma
l_int|6
comma
l_int|6
comma
l_int|6
comma
l_int|6
comma
l_int|8
comma
l_int|9
comma
l_int|11
comma
l_int|11
comma
l_int|5
comma
l_int|5
comma
l_int|5
comma
l_int|5
comma
l_int|0
comma
l_int|1
comma
l_int|3
comma
l_int|10
comma
l_int|10
comma
l_int|2
comma
op_minus
l_int|1
comma
op_minus
l_int|1
comma
op_minus
l_int|1
comma
op_minus
l_int|1
)brace
suffix:semicolon
multiline_comment|/* IRQ inactive level (high or low) */
DECL|variable|bigsur_l2_inactv_state
r_const
id|u32
id|bigsur_l2_inactv_state
(braket
)braket
op_assign
(brace
l_int|0x00
comma
l_int|0xBE
comma
l_int|0xFC
comma
l_int|0xF7
)brace
suffix:semicolon
multiline_comment|/* CPLD external status and mask registers base and offsets */
DECL|variable|isr_base
r_static
r_const
id|u32
id|isr_base
op_assign
id|BIGSUR_IRQ0
suffix:semicolon
DECL|variable|isr_offset
r_static
r_const
id|u32
id|isr_offset
op_assign
id|BIGSUR_IRQ0
op_minus
id|BIGSUR_IRQ1
suffix:semicolon
DECL|variable|imr_base
r_static
r_const
id|u32
id|imr_base
op_assign
id|BIGSUR_IMR0
suffix:semicolon
DECL|variable|imr_offset
r_static
r_const
id|u32
id|imr_offset
op_assign
id|BIGSUR_IMR0
op_minus
id|BIGSUR_IMR1
suffix:semicolon
DECL|macro|REG_NUM
mdefine_line|#define REG_NUM(irq)  ((irq-BIGSUR_2NDLVL_IRQ_LOW)/8 )
multiline_comment|/* Level 2 IRQ routines */
DECL|function|disable_bigsur_l2irq
r_static
r_void
id|disable_bigsur_l2irq
c_func
(paren
r_int
r_int
id|irq
)paren
(brace
r_int
r_int
id|flags
suffix:semicolon
r_int
r_char
id|mask
suffix:semicolon
r_int
r_char
id|bit
op_assign
l_int|1
op_lshift
(paren
(paren
id|irq
op_minus
id|BIGSUR_2NDLVL_IRQ_LOW
)paren
op_mod
l_int|8
)paren
suffix:semicolon
r_int
r_int
id|mask_port
op_assign
id|imr_base
op_minus
id|REG_NUM
c_func
(paren
id|irq
)paren
op_star
id|imr_offset
suffix:semicolon
r_if
c_cond
(paren
id|irq
op_ge
id|BIGSUR_2NDLVL_IRQ_LOW
op_logical_and
id|irq
OL
id|BIGSUR_2NDLVL_IRQ_HIGH
)paren
(brace
id|DPRINTK
c_func
(paren
l_string|&quot;Disable L2 IRQ %d&bslash;n&quot;
comma
id|irq
)paren
suffix:semicolon
id|DIPRINTK
c_func
(paren
l_int|2
comma
l_string|&quot;disable_bigsur_l2irq: IMR=0x%08x mask=0x%x&bslash;n&quot;
comma
id|mask_port
comma
id|bit
)paren
suffix:semicolon
id|save_and_cli
c_func
(paren
id|flags
)paren
suffix:semicolon
multiline_comment|/* Disable L2 IRQ - set mask bit */
id|mask
op_assign
id|inb
c_func
(paren
id|mask_port
)paren
op_or
id|bit
suffix:semicolon
id|outb
c_func
(paren
id|mask
comma
id|mask_port
)paren
suffix:semicolon
id|restore_flags
c_func
(paren
id|flags
)paren
suffix:semicolon
r_return
suffix:semicolon
)brace
id|DPRINTK
c_func
(paren
l_string|&quot;disable_bigsur_l2irq: Invalid IRQ %d&bslash;n&quot;
comma
id|irq
)paren
suffix:semicolon
)brace
DECL|function|enable_bigsur_l2irq
r_static
r_void
id|enable_bigsur_l2irq
c_func
(paren
r_int
r_int
id|irq
)paren
(brace
r_int
r_int
id|flags
suffix:semicolon
r_int
r_char
id|mask
suffix:semicolon
r_int
r_char
id|bit
op_assign
l_int|1
op_lshift
(paren
(paren
id|irq
op_minus
id|BIGSUR_2NDLVL_IRQ_LOW
)paren
op_mod
l_int|8
)paren
suffix:semicolon
r_int
r_int
id|mask_port
op_assign
id|imr_base
op_minus
id|REG_NUM
c_func
(paren
id|irq
)paren
op_star
id|imr_offset
suffix:semicolon
r_if
c_cond
(paren
id|irq
op_ge
id|BIGSUR_2NDLVL_IRQ_LOW
op_logical_and
id|irq
OL
id|BIGSUR_2NDLVL_IRQ_HIGH
)paren
(brace
id|DPRINTK
c_func
(paren
l_string|&quot;Enable L2 IRQ %d&bslash;n&quot;
comma
id|irq
)paren
suffix:semicolon
id|DIPRINTK
c_func
(paren
l_int|2
comma
l_string|&quot;enable_bigsur_l2irq: IMR=0x%08x mask=0x%x&bslash;n&quot;
comma
id|mask_port
comma
id|bit
)paren
suffix:semicolon
id|save_and_cli
c_func
(paren
id|flags
)paren
suffix:semicolon
multiline_comment|/* Enable L2 IRQ - clear mask bit */
id|mask
op_assign
id|inb
c_func
(paren
id|mask_port
)paren
op_amp
op_complement
id|bit
suffix:semicolon
id|outb
c_func
(paren
id|mask
comma
id|mask_port
)paren
suffix:semicolon
id|restore_flags
c_func
(paren
id|flags
)paren
suffix:semicolon
r_return
suffix:semicolon
)brace
id|DPRINTK
c_func
(paren
l_string|&quot;enable_bigsur_l2irq: Invalid IRQ %d&bslash;n&quot;
comma
id|irq
)paren
suffix:semicolon
)brace
DECL|function|mask_and_ack_bigsur
r_static
r_void
id|mask_and_ack_bigsur
c_func
(paren
r_int
r_int
id|irq
)paren
(brace
id|DPRINTK
c_func
(paren
l_string|&quot;mask_and_ack_bigsur IRQ %d&bslash;n&quot;
comma
id|irq
)paren
suffix:semicolon
r_if
c_cond
(paren
id|irq
op_ge
id|BIGSUR_IRQ_LOW
op_logical_and
id|irq
OL
id|BIGSUR_IRQ_HIGH
)paren
(brace
id|disable_bigsur_l1irq
c_func
(paren
id|irq
)paren
suffix:semicolon
)brace
r_else
id|disable_bigsur_l2irq
c_func
(paren
id|irq
)paren
suffix:semicolon
)brace
DECL|function|end_bigsur_irq
r_static
r_void
id|end_bigsur_irq
c_func
(paren
r_int
r_int
id|irq
)paren
(brace
id|DPRINTK
c_func
(paren
l_string|&quot;end_bigsur_irq IRQ %d&bslash;n&quot;
comma
id|irq
)paren
suffix:semicolon
r_if
c_cond
(paren
id|irq
op_ge
id|BIGSUR_IRQ_LOW
op_logical_and
id|irq
OL
id|BIGSUR_IRQ_HIGH
)paren
(brace
id|enable_bigsur_l1irq
c_func
(paren
id|irq
)paren
suffix:semicolon
)brace
r_else
id|enable_bigsur_l2irq
c_func
(paren
id|irq
)paren
suffix:semicolon
)brace
DECL|function|startup_bigsur_irq
r_static
r_int
r_int
id|startup_bigsur_irq
c_func
(paren
r_int
r_int
id|irq
)paren
(brace
id|u8
id|mask
suffix:semicolon
id|u32
id|reg
suffix:semicolon
id|DPRINTK
c_func
(paren
l_string|&quot;startup_bigsur_irq IRQ %d&bslash;n&quot;
comma
id|irq
)paren
suffix:semicolon
r_if
c_cond
(paren
id|irq
op_ge
id|BIGSUR_IRQ_LOW
op_logical_and
id|irq
OL
id|BIGSUR_IRQ_HIGH
)paren
(brace
multiline_comment|/* Enable the L1 IRQ */
id|enable_bigsur_l1irq
c_func
(paren
id|irq
)paren
suffix:semicolon
multiline_comment|/* Enable all L2 IRQs in this L1 IRQ */
id|mask
op_assign
op_complement
(paren
id|bigsur_l2irq_mask
(braket
id|irq
op_minus
id|BIGSUR_IRQ_LOW
)braket
)paren
suffix:semicolon
id|reg
op_assign
id|imr_base
op_minus
id|bigsur_l2irq_reg
(braket
id|irq
op_minus
id|BIGSUR_IRQ_LOW
)braket
op_star
id|imr_offset
suffix:semicolon
id|mask
op_and_assign
id|inb
c_func
(paren
id|reg
)paren
suffix:semicolon
id|outb
c_func
(paren
id|mask
comma
id|reg
)paren
suffix:semicolon
id|DIPRINTK
c_func
(paren
l_int|2
comma
l_string|&quot;startup_bigsur_irq: IMR=0x%08x mask=0x%x&bslash;n&quot;
comma
id|reg
comma
id|inb
c_func
(paren
id|reg
)paren
)paren
suffix:semicolon
)brace
r_else
(brace
multiline_comment|/* Enable the L2 IRQ - clear mask bit */
id|enable_bigsur_l2irq
c_func
(paren
id|irq
)paren
suffix:semicolon
multiline_comment|/* Enable the L1 bit masking this L2 IRQ */
id|enable_bigsur_l1irq
c_func
(paren
id|bigsur_l2_l1_map
(braket
id|irq
op_minus
id|BIGSUR_2NDLVL_IRQ_LOW
)braket
)paren
suffix:semicolon
id|DIPRINTK
c_func
(paren
l_int|2
comma
l_string|&quot;startup_bigsur_irq: L1=%d L2=%d&bslash;n&quot;
comma
id|bigsur_l2_l1_map
(braket
id|irq
op_minus
id|BIGSUR_2NDLVL_IRQ_LOW
)braket
comma
id|irq
)paren
suffix:semicolon
)brace
r_return
l_int|0
suffix:semicolon
)brace
DECL|function|shutdown_bigsur_irq
r_static
r_void
id|shutdown_bigsur_irq
c_func
(paren
r_int
r_int
id|irq
)paren
(brace
id|DPRINTK
c_func
(paren
l_string|&quot;shutdown_bigsur_irq IRQ %d&bslash;n&quot;
comma
id|irq
)paren
suffix:semicolon
r_if
c_cond
(paren
id|irq
op_ge
id|BIGSUR_IRQ_LOW
op_logical_and
id|irq
OL
id|BIGSUR_IRQ_HIGH
)paren
(brace
id|disable_bigsur_l1irq
c_func
(paren
id|irq
)paren
suffix:semicolon
)brace
r_else
id|disable_bigsur_l2irq
c_func
(paren
id|irq
)paren
suffix:semicolon
)brace
multiline_comment|/* Define the IRQ structures for the L1 and L2 IRQ types */
DECL|variable|bigsur_l1irq_type
r_static
r_struct
id|hw_interrupt_type
id|bigsur_l1irq_type
op_assign
(brace
l_string|&quot;BigSur-CPLD-Level1-IRQ&quot;
comma
id|startup_bigsur_irq
comma
id|shutdown_bigsur_irq
comma
id|enable_bigsur_l1irq
comma
id|disable_bigsur_l1irq
comma
id|mask_and_ack_bigsur
comma
id|end_bigsur_irq
)brace
suffix:semicolon
DECL|variable|bigsur_l2irq_type
r_static
r_struct
id|hw_interrupt_type
id|bigsur_l2irq_type
op_assign
(brace
l_string|&quot;BigSur-CPLD-Level2-IRQ&quot;
comma
id|startup_bigsur_irq
comma
id|shutdown_bigsur_irq
comma
id|enable_bigsur_l2irq
comma
id|disable_bigsur_l2irq
comma
id|mask_and_ack_bigsur
comma
id|end_bigsur_irq
)brace
suffix:semicolon
DECL|function|make_bigsur_l1isr
r_static
r_void
id|make_bigsur_l1isr
c_func
(paren
r_int
r_int
id|irq
)paren
(brace
multiline_comment|/* sanity check first */
r_if
c_cond
(paren
id|irq
op_ge
id|BIGSUR_IRQ_LOW
op_logical_and
id|irq
OL
id|BIGSUR_IRQ_HIGH
)paren
(brace
multiline_comment|/* save the handler in the main description table */
id|irq_desc
(braket
id|irq
)braket
dot
id|handler
op_assign
op_amp
id|bigsur_l1irq_type
suffix:semicolon
id|irq_desc
(braket
id|irq
)braket
dot
id|status
op_assign
id|IRQ_DISABLED
suffix:semicolon
id|irq_desc
(braket
id|irq
)braket
dot
id|action
op_assign
l_int|0
suffix:semicolon
id|irq_desc
(braket
id|irq
)braket
dot
id|depth
op_assign
l_int|1
suffix:semicolon
id|disable_bigsur_l1irq
c_func
(paren
id|irq
)paren
suffix:semicolon
r_return
suffix:semicolon
)brace
id|DPRINTK
c_func
(paren
l_string|&quot;make_bigsur_l1isr: bad irq, %d&bslash;n&quot;
comma
id|irq
)paren
suffix:semicolon
r_return
suffix:semicolon
)brace
DECL|function|make_bigsur_l2isr
r_static
r_void
id|make_bigsur_l2isr
c_func
(paren
r_int
r_int
id|irq
)paren
(brace
multiline_comment|/* sanity check first */
r_if
c_cond
(paren
id|irq
op_ge
id|BIGSUR_2NDLVL_IRQ_LOW
op_logical_and
id|irq
OL
id|BIGSUR_2NDLVL_IRQ_HIGH
)paren
(brace
multiline_comment|/* save the handler in the main description table */
id|irq_desc
(braket
id|irq
)braket
dot
id|handler
op_assign
op_amp
id|bigsur_l2irq_type
suffix:semicolon
id|irq_desc
(braket
id|irq
)braket
dot
id|status
op_assign
id|IRQ_DISABLED
suffix:semicolon
id|irq_desc
(braket
id|irq
)braket
dot
id|action
op_assign
l_int|0
suffix:semicolon
id|irq_desc
(braket
id|irq
)braket
dot
id|depth
op_assign
l_int|1
suffix:semicolon
id|disable_bigsur_l2irq
c_func
(paren
id|irq
)paren
suffix:semicolon
r_return
suffix:semicolon
)brace
id|DPRINTK
c_func
(paren
l_string|&quot;make_bigsur_l2isr: bad irq, %d&bslash;n&quot;
comma
id|irq
)paren
suffix:semicolon
r_return
suffix:semicolon
)brace
multiline_comment|/* The IRQ&squot;s will be decoded as follows: &n; * If a level 2 handler exists and there is an unmasked active&n; * IRQ, the 2nd level handler will be called.&n; * If a level 2 handler does not exist for the active IRQ&n; * the 1st level handler will be called.&n; */
DECL|function|bigsur_irq_demux
r_int
id|bigsur_irq_demux
c_func
(paren
r_int
id|irq
)paren
(brace
r_int
id|dmux_irq
op_assign
id|irq
suffix:semicolon
id|u8
id|mask
comma
id|actv_irqs
suffix:semicolon
id|u32
id|reg_num
suffix:semicolon
id|DIPRINTK
c_func
(paren
l_int|3
comma
l_string|&quot;bigsur_irq_demux, irq=%d&bslash;n&quot;
comma
id|irq
)paren
suffix:semicolon
multiline_comment|/* decode the 1st level IRQ */
r_if
c_cond
(paren
id|irq
op_ge
id|BIGSUR_IRQ_LOW
op_logical_and
id|irq
OL
id|BIGSUR_IRQ_HIGH
)paren
(brace
multiline_comment|/* Get corresponding L2 ISR bitmask and ISR number */
id|mask
op_assign
id|bigsur_l2irq_mask
(braket
id|irq
op_minus
id|BIGSUR_IRQ_LOW
)braket
suffix:semicolon
id|reg_num
op_assign
id|bigsur_l2irq_reg
(braket
id|irq
op_minus
id|BIGSUR_IRQ_LOW
)braket
suffix:semicolon
multiline_comment|/* find the active IRQ&squot;s (XOR with inactive level)*/
id|actv_irqs
op_assign
id|inb
c_func
(paren
id|isr_base
op_minus
id|reg_num
op_star
id|isr_offset
)paren
op_xor
id|bigsur_l2_inactv_state
(braket
id|reg_num
)braket
suffix:semicolon
multiline_comment|/* decode active IRQ&squot;s */
id|actv_irqs
op_assign
id|actv_irqs
op_amp
id|mask
op_amp
op_complement
(paren
id|inb
c_func
(paren
id|imr_base
op_minus
id|reg_num
op_star
id|imr_offset
)paren
)paren
suffix:semicolon
multiline_comment|/* if NEZ then we have an active L2 IRQ */
r_if
c_cond
(paren
id|actv_irqs
)paren
(brace
id|dmux_irq
op_assign
id|ffz
c_func
(paren
op_complement
id|actv_irqs
)paren
op_plus
id|reg_num
op_star
l_int|8
op_plus
id|BIGSUR_2NDLVL_IRQ_LOW
suffix:semicolon
)brace
multiline_comment|/* if no 2nd level IRQ action, but has 1st level, use 1st level handler */
r_if
c_cond
(paren
op_logical_neg
id|irq_desc
(braket
id|dmux_irq
)braket
dot
id|action
op_logical_and
id|irq_desc
(braket
id|irq
)braket
dot
id|action
)paren
(brace
id|dmux_irq
op_assign
id|irq
suffix:semicolon
)brace
id|DIPRINTK
c_func
(paren
l_int|1
comma
l_string|&quot;bigsur_irq_demux: irq=%d dmux_irq=%d mask=0x%04x reg=%d&bslash;n&quot;
comma
id|irq
comma
id|dmux_irq
comma
id|mask
comma
id|reg_num
)paren
suffix:semicolon
)brace
macro_line|#ifdef CONFIG_HD64465
id|dmux_irq
op_assign
id|hd64465_irq_demux
c_func
(paren
id|dmux_irq
)paren
suffix:semicolon
macro_line|#endif /* CONFIG_HD64465 */
id|DIPRINTK
c_func
(paren
l_int|3
comma
l_string|&quot;bigsur_irq_demux, demux_irq=%d&bslash;n&quot;
comma
id|dmux_irq
)paren
suffix:semicolon
r_return
id|dmux_irq
suffix:semicolon
)brace
multiline_comment|/*===========================================================*/
singleline_comment|//&t;&t;Big Sur Init Routines&t;
multiline_comment|/*===========================================================*/
DECL|function|init_bigsur_IRQ
r_void
id|__init
id|init_bigsur_IRQ
c_func
(paren
r_void
)paren
(brace
r_int
id|i
suffix:semicolon
r_if
c_cond
(paren
op_logical_neg
id|MACH_BIGSUR
)paren
r_return
suffix:semicolon
multiline_comment|/* Create ISR&squot;s for Big Sur CPLD IRQ&squot;s */
multiline_comment|/*==============================================================*/
r_for
c_loop
(paren
id|i
op_assign
id|BIGSUR_IRQ_LOW
suffix:semicolon
id|i
OL
id|BIGSUR_IRQ_HIGH
suffix:semicolon
id|i
op_increment
)paren
(brace
id|make_bigsur_l1isr
c_func
(paren
id|i
)paren
suffix:semicolon
)brace
id|printk
c_func
(paren
id|KERN_INFO
l_string|&quot;Big Sur CPLD L1 interrupts %d to %d.&bslash;n&quot;
comma
id|BIGSUR_IRQ_LOW
comma
id|BIGSUR_IRQ_HIGH
)paren
suffix:semicolon
r_for
c_loop
(paren
id|i
op_assign
id|BIGSUR_2NDLVL_IRQ_LOW
suffix:semicolon
id|i
OL
id|BIGSUR_2NDLVL_IRQ_HIGH
suffix:semicolon
id|i
op_increment
)paren
(brace
id|make_bigsur_l2isr
c_func
(paren
id|i
)paren
suffix:semicolon
)brace
id|printk
c_func
(paren
id|KERN_INFO
l_string|&quot;Big Sur CPLD L2 interrupts %d to %d.&bslash;n&quot;
comma
id|BIGSUR_2NDLVL_IRQ_LOW
comma
id|BIGSUR_2NDLVL_IRQ_HIGH
)paren
suffix:semicolon
)brace
DECL|function|setup_bigsur
r_int
id|__init
id|setup_bigsur
c_func
(paren
r_void
)paren
(brace
r_static
r_int
id|done
op_assign
l_int|0
suffix:semicolon
multiline_comment|/* run this only once */
r_if
c_cond
(paren
op_logical_neg
id|MACH_BIGSUR
op_logical_or
id|done
)paren
r_return
l_int|0
suffix:semicolon
id|done
op_assign
l_int|1
suffix:semicolon
multiline_comment|/* Mask all 2nd level IRQ&squot;s */
id|outb
c_func
(paren
op_minus
l_int|1
comma
id|BIGSUR_IMR0
)paren
suffix:semicolon
id|outb
c_func
(paren
op_minus
l_int|1
comma
id|BIGSUR_IMR1
)paren
suffix:semicolon
id|outb
c_func
(paren
op_minus
l_int|1
comma
id|BIGSUR_IMR2
)paren
suffix:semicolon
id|outb
c_func
(paren
op_minus
l_int|1
comma
id|BIGSUR_IMR3
)paren
suffix:semicolon
multiline_comment|/* Mask 1st level interrupts */
id|outb
c_func
(paren
op_minus
l_int|1
comma
id|BIGSUR_IRLMR0
)paren
suffix:semicolon
id|outb
c_func
(paren
op_minus
l_int|1
comma
id|BIGSUR_IRLMR1
)paren
suffix:semicolon
macro_line|#if defined (CONFIG_HD64465) &amp;&amp; defined (CONFIG_SERIAL) 
multiline_comment|/* remap IO ports for first ISA serial port to HD64465 UART */
id|bigsur_port_map
c_func
(paren
l_int|0x3f8
comma
l_int|8
comma
id|CONFIG_HD64465_IOBASE
op_plus
l_int|0x8000
comma
l_int|1
)paren
suffix:semicolon
macro_line|#endif /* CONFIG_HD64465 &amp;&amp; CONFIG_SERIAL */
multiline_comment|/* TODO: setup IDE registers */
id|bigsur_port_map
c_func
(paren
id|BIGSUR_IDECTL_IOPORT
comma
l_int|2
comma
id|BIGSUR_ICTL
comma
l_int|8
)paren
suffix:semicolon
multiline_comment|/* Setup the Ethernet port to BIGSUR_ETHER_IOPORT */
id|bigsur_port_map
c_func
(paren
id|BIGSUR_ETHER_IOPORT
comma
l_int|16
comma
id|BIGSUR_ETHR
op_plus
id|BIGSUR_ETHER_IOPORT
comma
l_int|0
)paren
suffix:semicolon
multiline_comment|/* set page to 1 */
id|outw
c_func
(paren
l_int|1
comma
id|BIGSUR_ETHR
op_plus
l_int|0xe
)paren
suffix:semicolon
multiline_comment|/* set the IO port to BIGSUR_ETHER_IOPORT */
id|outw
c_func
(paren
id|BIGSUR_ETHER_IOPORT
op_lshift
l_int|3
comma
id|BIGSUR_ETHR
op_plus
l_int|0x2
)paren
suffix:semicolon
r_return
l_int|0
suffix:semicolon
)brace
DECL|variable|setup_bigsur
id|module_init
c_func
(paren
id|setup_bigsur
)paren
suffix:semicolon
eof
