// Seed: 4053534592
module module_0 ();
  wire id_1;
  ;
  wire id_2;
  assign module_2.id_5 = 0;
  final $signed(35);
  ;
  assign id_2 = id_2;
endmodule
module module_1;
  wire id_1;
  module_0 modCall_1 ();
  wire id_2;
endmodule
module module_2 (
    output tri   id_0,
    output uwire id_1,
    input  wor   id_2,
    input  tri0  id_3,
    output wire  id_4,
    input  tri1  id_5
);
  assign id_4 = id_5;
  module_0 modCall_1 ();
endmodule
module module_3 #(
    parameter id_1  = 32'd80,
    parameter id_10 = 32'd94,
    parameter id_5  = 32'd93,
    parameter id_8  = 32'd13
) (
    _id_1,
    id_2,
    id_3,
    id_4,
    _id_5,
    id_6,
    id_7,
    _id_8,
    id_9,
    _id_10,
    id_11
);
  output wire id_11;
  output wire _id_10;
  input wire id_9;
  inout wire _id_8;
  module_0 modCall_1 ();
  inout wire id_7;
  inout wire id_6;
  inout wire _id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire _id_1;
  wor [-1 : id_5] id_12;
  logic [7:0] id_13[id_5 : id_8];
  logic [id_10 : id_1] id_14;
  wire id_15;
  assign id_2 = id_7;
  wire id_16;
  assign id_12 = 1;
  wire id_17;
  ;
  wire ["" : id_8] id_18;
  wire [  -1 : -1] id_19;
  assign id_13[id_5==1-:-1] = 1;
  wire id_20;
  ;
  logic id_21;
  ;
endmodule
