--- stats0.txt	2022-05-19 11:06:16.370662000 -0600
+++ stats2.txt	2022-05-19 11:15:37.544602000 -0600
@@ -5,12 +5,12 @@
 finalTick                                    67615500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
 simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
 hostSeconds                                      0.05                       # Real time elapsed on the host (Second)
-hostTickRate                               1333148944                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
+hostTickRate                               1440808461                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
 hostMemory                                     668860                       # Number of bytes of host memory used (Byte)
 simInsts                                         7178                       # Number of instructions simulated (Count)
 simOps                                          14477                       # Number of ops (including micro ops) simulated (Count)
-hostInstRate                                   141134                       # Simulator instruction rate (inst/s) ((Count/Second))
-hostOpRate                                     284545                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
+hostInstRate                                   152519                       # Simulator instruction rate (inst/s) ((Count/Second))
+hostOpRate                                     307485                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
 system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
 system.cpu.numCycles                           135231                       # Number of cpu cycles simulated (Cycle)
 system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
@@ -23,10 +23,10 @@
 system.cpu.dcache.demandMisses::total             232                       # number of demand (read+write) misses (Count)
 system.cpu.dcache.overallMisses::cpu.data          232                       # number of overall misses (Count)
 system.cpu.dcache.overallMisses::total            232                       # number of overall misses (Count)
-system.cpu.dcache.demandMissLatency::cpu.data     18662500                       # number of demand (read+write) miss ticks (Tick)
-system.cpu.dcache.demandMissLatency::total     18662500                       # number of demand (read+write) miss ticks (Tick)
-system.cpu.dcache.overallMissLatency::cpu.data     18662500                       # number of overall miss ticks (Tick)
-system.cpu.dcache.overallMissLatency::total     18662500                       # number of overall miss ticks (Tick)
+system.cpu.dcache.demandMissLatency::cpu.data     18674500                       # number of demand (read+write) miss ticks (Tick)
+system.cpu.dcache.demandMissLatency::total     18674500                       # number of demand (read+write) miss ticks (Tick)
+system.cpu.dcache.overallMissLatency::cpu.data     18674500                       # number of overall miss ticks (Tick)
+system.cpu.dcache.overallMissLatency::total     18674500                       # number of overall miss ticks (Tick)
 system.cpu.dcache.demandAccesses::cpu.data         3047                       # number of demand (read+write) accesses (Count)
 system.cpu.dcache.demandAccesses::total          3047                       # number of demand (read+write) accesses (Count)
 system.cpu.dcache.overallAccesses::cpu.data         3047                       # number of overall (read+write) accesses (Count)
@@ -35,10 +35,10 @@
 system.cpu.dcache.demandMissRate::total      0.076140                       # miss rate for demand accesses (Ratio)
 system.cpu.dcache.overallMissRate::cpu.data     0.076140                       # miss rate for overall accesses (Ratio)
 system.cpu.dcache.overallMissRate::total     0.076140                       # miss rate for overall accesses (Ratio)
-system.cpu.dcache.demandAvgMissLatency::cpu.data 80441.810345                       # average overall miss latency ((Cycle/Count))
-system.cpu.dcache.demandAvgMissLatency::total 80441.810345                       # average overall miss latency ((Cycle/Count))
-system.cpu.dcache.overallAvgMissLatency::cpu.data 80441.810345                       # average overall miss latency ((Cycle/Count))
-system.cpu.dcache.overallAvgMissLatency::total 80441.810345                       # average overall miss latency ((Cycle/Count))
+system.cpu.dcache.demandAvgMissLatency::cpu.data 80493.534483                       # average overall miss latency ((Cycle/Count))
+system.cpu.dcache.demandAvgMissLatency::total 80493.534483                       # average overall miss latency ((Cycle/Count))
+system.cpu.dcache.overallAvgMissLatency::cpu.data 80493.534483                       # average overall miss latency ((Cycle/Count))
+system.cpu.dcache.overallAvgMissLatency::total 80493.534483                       # average overall miss latency ((Cycle/Count))
 system.cpu.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
 system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
 system.cpu.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
@@ -49,18 +49,18 @@
 system.cpu.dcache.demandMshrMisses::total          232                       # number of demand (read+write) MSHR misses (Count)
 system.cpu.dcache.overallMshrMisses::cpu.data          232                       # number of overall MSHR misses (Count)
 system.cpu.dcache.overallMshrMisses::total          232                       # number of overall MSHR misses (Count)
-system.cpu.dcache.demandMshrMissLatency::cpu.data     18430500                       # number of demand (read+write) MSHR miss ticks (Tick)
-system.cpu.dcache.demandMshrMissLatency::total     18430500                       # number of demand (read+write) MSHR miss ticks (Tick)
-system.cpu.dcache.overallMshrMissLatency::cpu.data     18430500                       # number of overall MSHR miss ticks (Tick)
-system.cpu.dcache.overallMshrMissLatency::total     18430500                       # number of overall MSHR miss ticks (Tick)
+system.cpu.dcache.demandMshrMissLatency::cpu.data     18442500                       # number of demand (read+write) MSHR miss ticks (Tick)
+system.cpu.dcache.demandMshrMissLatency::total     18442500                       # number of demand (read+write) MSHR miss ticks (Tick)
+system.cpu.dcache.overallMshrMissLatency::cpu.data     18442500                       # number of overall MSHR miss ticks (Tick)
+system.cpu.dcache.overallMshrMissLatency::total     18442500                       # number of overall MSHR miss ticks (Tick)
 system.cpu.dcache.demandMshrMissRate::cpu.data     0.076140                       # mshr miss ratio for demand accesses (Ratio)
 system.cpu.dcache.demandMshrMissRate::total     0.076140                       # mshr miss ratio for demand accesses (Ratio)
 system.cpu.dcache.overallMshrMissRate::cpu.data     0.076140                       # mshr miss ratio for overall accesses (Ratio)
 system.cpu.dcache.overallMshrMissRate::total     0.076140                       # mshr miss ratio for overall accesses (Ratio)
-system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 79441.810345                       # average overall mshr miss latency ((Cycle/Count))
-system.cpu.dcache.demandAvgMshrMissLatency::total 79441.810345                       # average overall mshr miss latency ((Cycle/Count))
-system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 79441.810345                       # average overall mshr miss latency ((Cycle/Count))
-system.cpu.dcache.overallAvgMshrMissLatency::total 79441.810345                       # average overall mshr miss latency ((Cycle/Count))
+system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 79493.534483                       # average overall mshr miss latency ((Cycle/Count))
+system.cpu.dcache.demandAvgMshrMissLatency::total 79493.534483                       # average overall mshr miss latency ((Cycle/Count))
+system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 79493.534483                       # average overall mshr miss latency ((Cycle/Count))
+system.cpu.dcache.overallAvgMshrMissLatency::total 79493.534483                       # average overall mshr miss latency ((Cycle/Count))
 system.cpu.dcache.replacements                      0                       # number of replacements (Count)
 system.cpu.dcache.ReadReq.hits::cpu.data         1391                       # number of ReadReq hits (Count)
 system.cpu.dcache.ReadReq.hits::total            1391                       # number of ReadReq hits (Count)
@@ -86,37 +86,37 @@
 system.cpu.dcache.WriteReq.hits::total           1424                       # number of WriteReq hits (Count)
 system.cpu.dcache.WriteReq.misses::cpu.data          138                       # number of WriteReq misses (Count)
 system.cpu.dcache.WriteReq.misses::total          138                       # number of WriteReq misses (Count)
-system.cpu.dcache.WriteReq.missLatency::cpu.data     11026500                       # number of WriteReq miss ticks (Tick)
-system.cpu.dcache.WriteReq.missLatency::total     11026500                       # number of WriteReq miss ticks (Tick)
+system.cpu.dcache.WriteReq.missLatency::cpu.data     11038500                       # number of WriteReq miss ticks (Tick)
+system.cpu.dcache.WriteReq.missLatency::total     11038500                       # number of WriteReq miss ticks (Tick)
 system.cpu.dcache.WriteReq.accesses::cpu.data         1562                       # number of WriteReq accesses(hits+misses) (Count)
 system.cpu.dcache.WriteReq.accesses::total         1562                       # number of WriteReq accesses(hits+misses) (Count)
 system.cpu.dcache.WriteReq.missRate::cpu.data     0.088348                       # miss rate for WriteReq accesses (Ratio)
 system.cpu.dcache.WriteReq.missRate::total     0.088348                       # miss rate for WriteReq accesses (Ratio)
-system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 79902.173913                       # average WriteReq miss latency ((Tick/Count))
-system.cpu.dcache.WriteReq.avgMissLatency::total 79902.173913                       # average WriteReq miss latency ((Tick/Count))
+system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 79989.130435                       # average WriteReq miss latency ((Tick/Count))
+system.cpu.dcache.WriteReq.avgMissLatency::total 79989.130435                       # average WriteReq miss latency ((Tick/Count))
 system.cpu.dcache.WriteReq.mshrMisses::cpu.data          138                       # number of WriteReq MSHR misses (Count)
 system.cpu.dcache.WriteReq.mshrMisses::total          138                       # number of WriteReq MSHR misses (Count)
-system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data     10888500                       # number of WriteReq MSHR miss ticks (Tick)
-system.cpu.dcache.WriteReq.mshrMissLatency::total     10888500                       # number of WriteReq MSHR miss ticks (Tick)
+system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data     10900500                       # number of WriteReq MSHR miss ticks (Tick)
+system.cpu.dcache.WriteReq.mshrMissLatency::total     10900500                       # number of WriteReq MSHR miss ticks (Tick)
 system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.088348                       # mshr miss rate for WriteReq accesses (Ratio)
 system.cpu.dcache.WriteReq.mshrMissRate::total     0.088348                       # mshr miss rate for WriteReq accesses (Ratio)
-system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 78902.173913                       # average WriteReq mshr miss latency ((Tick/Count))
-system.cpu.dcache.WriteReq.avgMshrMissLatency::total 78902.173913                       # average WriteReq mshr miss latency ((Tick/Count))
+system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 78989.130435                       # average WriteReq mshr miss latency ((Tick/Count))
+system.cpu.dcache.WriteReq.avgMshrMissLatency::total 78989.130435                       # average WriteReq mshr miss latency ((Tick/Count))
 system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED     67615500                       # Cumulative time (in ticks) in various power states (Tick)
-system.cpu.dcache.tags.tagsInUse           131.230370                       # Average ticks per tags in use ((Tick/Count))
+system.cpu.dcache.tags.tagsInUse           131.239421                       # Average ticks per tags in use ((Tick/Count))
 system.cpu.dcache.tags.totalRefs                 3047                       # Total number of references to valid blocks. (Count)
 system.cpu.dcache.tags.sampledRefs                232                       # Sample count of references to valid blocks. (Count)
 system.cpu.dcache.tags.avgRefs              13.133621                       # Average number of references to valid blocks. ((Count/Count))
 system.cpu.dcache.tags.warmupTick              175500                       # The tick when the warmup percentage was hit. (Tick)
-system.cpu.dcache.tags.occupancies::cpu.data   131.230370                       # Average occupied blocks per tick, per requestor ((Count/Tick))
-system.cpu.dcache.tags.avgOccs::cpu.data     0.064077                       # Average percentage of cache occupancy ((Ratio/Tick))
-system.cpu.dcache.tags.avgOccs::total        0.064077                       # Average percentage of cache occupancy ((Ratio/Tick))
+system.cpu.dcache.tags.occupancies::cpu.data   131.239421                       # Average occupied blocks per tick, per requestor ((Count/Tick))
+system.cpu.dcache.tags.avgOccs::cpu.data     0.064082                       # Average percentage of cache occupancy ((Ratio/Tick))
+system.cpu.dcache.tags.avgOccs::total        0.064082                       # Average percentage of cache occupancy ((Ratio/Tick))
 system.cpu.dcache.tags.occupanciesTaskId::1024          232                       # Occupied blocks per task id (Count)
 system.cpu.dcache.tags.ageTaskId_1024::0           30                       # Occupied blocks per task id, per block age (Count)
 system.cpu.dcache.tags.ageTaskId_1024::1          202                       # Occupied blocks per task id, per block age (Count)
 system.cpu.dcache.tags.ratioOccsTaskId::1024     0.113281                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
-system.cpu.dcache.tags.tagAccesses               6326                       # Number of tag accesses (Count)
-system.cpu.dcache.tags.dataAccesses              6326                       # Number of data accesses (Count)
+system.cpu.dcache.tags.tagAccesses              12420                       # Number of tag accesses (Count)
+system.cpu.dcache.tags.dataAccesses             12420                       # Number of data accesses (Count)
 system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     67615500                       # Cumulative time (in ticks) in various power states (Tick)
 system.cpu.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
 system.cpu.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
@@ -218,90 +218,88 @@
 system.cpu.exec_context.thread_0.statExecutedInstType::IprAccess            0      0.00%    100.00% # Class of executed instruction. (Count)
 system.cpu.exec_context.thread_0.statExecutedInstType::InstPrefetch            0      0.00%    100.00% # Class of executed instruction. (Count)
 system.cpu.exec_context.thread_0.statExecutedInstType::total        14496                       # Class of executed instruction. (Count)
-system.cpu.icache.demandHits::cpu.inst           9188                       # number of demand (read+write) hits (Count)
-system.cpu.icache.demandHits::total              9188                       # number of demand (read+write) hits (Count)
-system.cpu.icache.overallHits::cpu.inst          9188                       # number of overall hits (Count)
-system.cpu.icache.overallHits::total             9188                       # number of overall hits (Count)
-system.cpu.icache.demandMisses::cpu.inst          457                       # number of demand (read+write) misses (Count)
-system.cpu.icache.demandMisses::total             457                       # number of demand (read+write) misses (Count)
-system.cpu.icache.overallMisses::cpu.inst          457                       # number of overall misses (Count)
-system.cpu.icache.overallMisses::total            457                       # number of overall misses (Count)
-system.cpu.icache.demandMissLatency::cpu.inst     36953500                       # number of demand (read+write) miss ticks (Tick)
-system.cpu.icache.demandMissLatency::total     36953500                       # number of demand (read+write) miss ticks (Tick)
-system.cpu.icache.overallMissLatency::cpu.inst     36953500                       # number of overall miss ticks (Tick)
-system.cpu.icache.overallMissLatency::total     36953500                       # number of overall miss ticks (Tick)
+system.cpu.icache.demandHits::cpu.inst           9189                       # number of demand (read+write) hits (Count)
+system.cpu.icache.demandHits::total              9189                       # number of demand (read+write) hits (Count)
+system.cpu.icache.overallHits::cpu.inst          9189                       # number of overall hits (Count)
+system.cpu.icache.overallHits::total             9189                       # number of overall hits (Count)
+system.cpu.icache.demandMisses::cpu.inst          456                       # number of demand (read+write) misses (Count)
+system.cpu.icache.demandMisses::total             456                       # number of demand (read+write) misses (Count)
+system.cpu.icache.overallMisses::cpu.inst          456                       # number of overall misses (Count)
+system.cpu.icache.overallMisses::total            456                       # number of overall misses (Count)
+system.cpu.icache.demandMissLatency::cpu.inst     36940500                       # number of demand (read+write) miss ticks (Tick)
+system.cpu.icache.demandMissLatency::total     36940500                       # number of demand (read+write) miss ticks (Tick)
+system.cpu.icache.overallMissLatency::cpu.inst     36940500                       # number of overall miss ticks (Tick)
+system.cpu.icache.overallMissLatency::total     36940500                       # number of overall miss ticks (Tick)
 system.cpu.icache.demandAccesses::cpu.inst         9645                       # number of demand (read+write) accesses (Count)
 system.cpu.icache.demandAccesses::total          9645                       # number of demand (read+write) accesses (Count)
 system.cpu.icache.overallAccesses::cpu.inst         9645                       # number of overall (read+write) accesses (Count)
 system.cpu.icache.overallAccesses::total         9645                       # number of overall (read+write) accesses (Count)
-system.cpu.icache.demandMissRate::cpu.inst     0.047382                       # miss rate for demand accesses (Ratio)
-system.cpu.icache.demandMissRate::total      0.047382                       # miss rate for demand accesses (Ratio)
-system.cpu.icache.overallMissRate::cpu.inst     0.047382                       # miss rate for overall accesses (Ratio)
-system.cpu.icache.overallMissRate::total     0.047382                       # miss rate for overall accesses (Ratio)
-system.cpu.icache.demandAvgMissLatency::cpu.inst 80861.050328                       # average overall miss latency ((Cycle/Count))
-system.cpu.icache.demandAvgMissLatency::total 80861.050328                       # average overall miss latency ((Cycle/Count))
-system.cpu.icache.overallAvgMissLatency::cpu.inst 80861.050328                       # average overall miss latency ((Cycle/Count))
-system.cpu.icache.overallAvgMissLatency::total 80861.050328                       # average overall miss latency ((Cycle/Count))
+system.cpu.icache.demandMissRate::cpu.inst     0.047278                       # miss rate for demand accesses (Ratio)
+system.cpu.icache.demandMissRate::total      0.047278                       # miss rate for demand accesses (Ratio)
+system.cpu.icache.overallMissRate::cpu.inst     0.047278                       # miss rate for overall accesses (Ratio)
+system.cpu.icache.overallMissRate::total     0.047278                       # miss rate for overall accesses (Ratio)
+system.cpu.icache.demandAvgMissLatency::cpu.inst 81009.868421                       # average overall miss latency ((Cycle/Count))
+system.cpu.icache.demandAvgMissLatency::total 81009.868421                       # average overall miss latency ((Cycle/Count))
+system.cpu.icache.overallAvgMissLatency::cpu.inst 81009.868421                       # average overall miss latency ((Cycle/Count))
+system.cpu.icache.overallAvgMissLatency::total 81009.868421                       # average overall miss latency ((Cycle/Count))
 system.cpu.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
 system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
 system.cpu.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
 system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
 system.cpu.icache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
 system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
-system.cpu.icache.writebacks::writebacks           11                       # number of writebacks (Count)
-system.cpu.icache.writebacks::total                11                       # number of writebacks (Count)
-system.cpu.icache.demandMshrMisses::cpu.inst          457                       # number of demand (read+write) MSHR misses (Count)
-system.cpu.icache.demandMshrMisses::total          457                       # number of demand (read+write) MSHR misses (Count)
-system.cpu.icache.overallMshrMisses::cpu.inst          457                       # number of overall MSHR misses (Count)
-system.cpu.icache.overallMshrMisses::total          457                       # number of overall MSHR misses (Count)
-system.cpu.icache.demandMshrMissLatency::cpu.inst     36496500                       # number of demand (read+write) MSHR miss ticks (Tick)
-system.cpu.icache.demandMshrMissLatency::total     36496500                       # number of demand (read+write) MSHR miss ticks (Tick)
-system.cpu.icache.overallMshrMissLatency::cpu.inst     36496500                       # number of overall MSHR miss ticks (Tick)
-system.cpu.icache.overallMshrMissLatency::total     36496500                       # number of overall MSHR miss ticks (Tick)
-system.cpu.icache.demandMshrMissRate::cpu.inst     0.047382                       # mshr miss ratio for demand accesses (Ratio)
-system.cpu.icache.demandMshrMissRate::total     0.047382                       # mshr miss ratio for demand accesses (Ratio)
-system.cpu.icache.overallMshrMissRate::cpu.inst     0.047382                       # mshr miss ratio for overall accesses (Ratio)
-system.cpu.icache.overallMshrMissRate::total     0.047382                       # mshr miss ratio for overall accesses (Ratio)
-system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 79861.050328                       # average overall mshr miss latency ((Cycle/Count))
-system.cpu.icache.demandAvgMshrMissLatency::total 79861.050328                       # average overall mshr miss latency ((Cycle/Count))
-system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 79861.050328                       # average overall mshr miss latency ((Cycle/Count))
-system.cpu.icache.overallAvgMshrMissLatency::total 79861.050328                       # average overall mshr miss latency ((Cycle/Count))
-system.cpu.icache.replacements                     11                       # number of replacements (Count)
-system.cpu.icache.ReadReq.hits::cpu.inst         9188                       # number of ReadReq hits (Count)
-system.cpu.icache.ReadReq.hits::total            9188                       # number of ReadReq hits (Count)
-system.cpu.icache.ReadReq.misses::cpu.inst          457                       # number of ReadReq misses (Count)
-system.cpu.icache.ReadReq.misses::total           457                       # number of ReadReq misses (Count)
-system.cpu.icache.ReadReq.missLatency::cpu.inst     36953500                       # number of ReadReq miss ticks (Tick)
-system.cpu.icache.ReadReq.missLatency::total     36953500                       # number of ReadReq miss ticks (Tick)
+system.cpu.icache.demandMshrMisses::cpu.inst          456                       # number of demand (read+write) MSHR misses (Count)
+system.cpu.icache.demandMshrMisses::total          456                       # number of demand (read+write) MSHR misses (Count)
+system.cpu.icache.overallMshrMisses::cpu.inst          456                       # number of overall MSHR misses (Count)
+system.cpu.icache.overallMshrMisses::total          456                       # number of overall MSHR misses (Count)
+system.cpu.icache.demandMshrMissLatency::cpu.inst     36484500                       # number of demand (read+write) MSHR miss ticks (Tick)
+system.cpu.icache.demandMshrMissLatency::total     36484500                       # number of demand (read+write) MSHR miss ticks (Tick)
+system.cpu.icache.overallMshrMissLatency::cpu.inst     36484500                       # number of overall MSHR miss ticks (Tick)
+system.cpu.icache.overallMshrMissLatency::total     36484500                       # number of overall MSHR miss ticks (Tick)
+system.cpu.icache.demandMshrMissRate::cpu.inst     0.047278                       # mshr miss ratio for demand accesses (Ratio)
+system.cpu.icache.demandMshrMissRate::total     0.047278                       # mshr miss ratio for demand accesses (Ratio)
+system.cpu.icache.overallMshrMissRate::cpu.inst     0.047278                       # mshr miss ratio for overall accesses (Ratio)
+system.cpu.icache.overallMshrMissRate::total     0.047278                       # mshr miss ratio for overall accesses (Ratio)
+system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 80009.868421                       # average overall mshr miss latency ((Cycle/Count))
+system.cpu.icache.demandAvgMshrMissLatency::total 80009.868421                       # average overall mshr miss latency ((Cycle/Count))
+system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 80009.868421                       # average overall mshr miss latency ((Cycle/Count))
+system.cpu.icache.overallAvgMshrMissLatency::total 80009.868421                       # average overall mshr miss latency ((Cycle/Count))
+system.cpu.icache.replacements                      0                       # number of replacements (Count)
+system.cpu.icache.ReadReq.hits::cpu.inst         9189                       # number of ReadReq hits (Count)
+system.cpu.icache.ReadReq.hits::total            9189                       # number of ReadReq hits (Count)
+system.cpu.icache.ReadReq.misses::cpu.inst          456                       # number of ReadReq misses (Count)
+system.cpu.icache.ReadReq.misses::total           456                       # number of ReadReq misses (Count)
+system.cpu.icache.ReadReq.missLatency::cpu.inst     36940500                       # number of ReadReq miss ticks (Tick)
+system.cpu.icache.ReadReq.missLatency::total     36940500                       # number of ReadReq miss ticks (Tick)
 system.cpu.icache.ReadReq.accesses::cpu.inst         9645                       # number of ReadReq accesses(hits+misses) (Count)
 system.cpu.icache.ReadReq.accesses::total         9645                       # number of ReadReq accesses(hits+misses) (Count)
-system.cpu.icache.ReadReq.missRate::cpu.inst     0.047382                       # miss rate for ReadReq accesses (Ratio)
-system.cpu.icache.ReadReq.missRate::total     0.047382                       # miss rate for ReadReq accesses (Ratio)
-system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 80861.050328                       # average ReadReq miss latency ((Tick/Count))
-system.cpu.icache.ReadReq.avgMissLatency::total 80861.050328                       # average ReadReq miss latency ((Tick/Count))
-system.cpu.icache.ReadReq.mshrMisses::cpu.inst          457                       # number of ReadReq MSHR misses (Count)
-system.cpu.icache.ReadReq.mshrMisses::total          457                       # number of ReadReq MSHR misses (Count)
-system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst     36496500                       # number of ReadReq MSHR miss ticks (Tick)
-system.cpu.icache.ReadReq.mshrMissLatency::total     36496500                       # number of ReadReq MSHR miss ticks (Tick)
-system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.047382                       # mshr miss rate for ReadReq accesses (Ratio)
-system.cpu.icache.ReadReq.mshrMissRate::total     0.047382                       # mshr miss rate for ReadReq accesses (Ratio)
-system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 79861.050328                       # average ReadReq mshr miss latency ((Tick/Count))
-system.cpu.icache.ReadReq.avgMshrMissLatency::total 79861.050328                       # average ReadReq mshr miss latency ((Tick/Count))
+system.cpu.icache.ReadReq.missRate::cpu.inst     0.047278                       # miss rate for ReadReq accesses (Ratio)
+system.cpu.icache.ReadReq.missRate::total     0.047278                       # miss rate for ReadReq accesses (Ratio)
+system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 81009.868421                       # average ReadReq miss latency ((Tick/Count))
+system.cpu.icache.ReadReq.avgMissLatency::total 81009.868421                       # average ReadReq miss latency ((Tick/Count))
+system.cpu.icache.ReadReq.mshrMisses::cpu.inst          456                       # number of ReadReq MSHR misses (Count)
+system.cpu.icache.ReadReq.mshrMisses::total          456                       # number of ReadReq MSHR misses (Count)
+system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst     36484500                       # number of ReadReq MSHR miss ticks (Tick)
+system.cpu.icache.ReadReq.mshrMissLatency::total     36484500                       # number of ReadReq MSHR miss ticks (Tick)
+system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.047278                       # mshr miss rate for ReadReq accesses (Ratio)
+system.cpu.icache.ReadReq.mshrMissRate::total     0.047278                       # mshr miss rate for ReadReq accesses (Ratio)
+system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 80009.868421                       # average ReadReq mshr miss latency ((Tick/Count))
+system.cpu.icache.ReadReq.avgMshrMissLatency::total 80009.868421                       # average ReadReq mshr miss latency ((Tick/Count))
 system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED     67615500                       # Cumulative time (in ticks) in various power states (Tick)
-system.cpu.icache.tags.tagsInUse           207.977065                       # Average ticks per tags in use ((Tick/Count))
+system.cpu.icache.tags.tagsInUse           211.667890                       # Average ticks per tags in use ((Tick/Count))
 system.cpu.icache.tags.totalRefs                 9645                       # Total number of references to valid blocks. (Count)
-system.cpu.icache.tags.sampledRefs                457                       # Sample count of references to valid blocks. (Count)
-system.cpu.icache.tags.avgRefs              21.105033                       # Average number of references to valid blocks. ((Count/Count))
+system.cpu.icache.tags.sampledRefs                456                       # Sample count of references to valid blocks. (Count)
+system.cpu.icache.tags.avgRefs              21.151316                       # Average number of references to valid blocks. ((Count/Count))
 system.cpu.icache.tags.warmupTick               87500                       # The tick when the warmup percentage was hit. (Tick)
-system.cpu.icache.tags.occupancies::cpu.inst   207.977065                       # Average occupied blocks per tick, per requestor ((Count/Tick))
-system.cpu.icache.tags.avgOccs::cpu.inst     0.101551                       # Average percentage of cache occupancy ((Ratio/Tick))
-system.cpu.icache.tags.avgOccs::total        0.101551                       # Average percentage of cache occupancy ((Ratio/Tick))
-system.cpu.icache.tags.occupanciesTaskId::1024          446                       # Occupied blocks per task id (Count)
+system.cpu.icache.tags.occupancies::cpu.inst   211.667890                       # Average occupied blocks per tick, per requestor ((Count/Tick))
+system.cpu.icache.tags.avgOccs::cpu.inst     0.103353                       # Average percentage of cache occupancy ((Ratio/Tick))
+system.cpu.icache.tags.avgOccs::total        0.103353                       # Average percentage of cache occupancy ((Ratio/Tick))
+system.cpu.icache.tags.occupanciesTaskId::1024          456                       # Occupied blocks per task id (Count)
 system.cpu.icache.tags.ageTaskId_1024::0           73                       # Occupied blocks per task id, per block age (Count)
-system.cpu.icache.tags.ageTaskId_1024::1          373                       # Occupied blocks per task id, per block age (Count)
-system.cpu.icache.tags.ratioOccsTaskId::1024     0.217773                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
-system.cpu.icache.tags.tagAccesses              19747                       # Number of tag accesses (Count)
-system.cpu.icache.tags.dataAccesses             19747                       # Number of data accesses (Count)
+system.cpu.icache.tags.ageTaskId_1024::1          383                       # Occupied blocks per task id, per block age (Count)
+system.cpu.icache.tags.ratioOccsTaskId::1024     0.222656                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
+system.cpu.icache.tags.tagAccesses              39036                       # Number of tag accesses (Count)
+system.cpu.icache.tags.dataAccesses             39036                       # Number of data accesses (Count)
 system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     67615500                       # Cumulative time (in ticks) in various power states (Tick)
 system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks (Tick)
 system.cpu.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
@@ -337,10 +335,10 @@
 system.cpu.workload.numSyscalls                    14                       # Number of system calls (Count)
 system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
 system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
-system.l2.demandHits::cpu.inst                      2                       # number of demand (read+write) hits (Count)
-system.l2.demandHits::total                         2                       # number of demand (read+write) hits (Count)
-system.l2.overallHits::cpu.inst                     2                       # number of overall hits (Count)
-system.l2.overallHits::total                        2                       # number of overall hits (Count)
+system.l2.demandHits::cpu.inst                      1                       # number of demand (read+write) hits (Count)
+system.l2.demandHits::total                         1                       # number of demand (read+write) hits (Count)
+system.l2.overallHits::cpu.inst                     1                       # number of overall hits (Count)
+system.l2.overallHits::total                        1                       # number of overall hits (Count)
 system.l2.demandMisses::cpu.inst                  455                       # number of demand (read+write) misses (Count)
 system.l2.demandMisses::cpu.data                  232                       # number of demand (read+write) misses (Count)
 system.l2.demandMisses::total                     687                       # number of demand (read+write) misses (Count)
@@ -348,29 +346,29 @@
 system.l2.overallMisses::cpu.data                 232                       # number of overall misses (Count)
 system.l2.overallMisses::total                    687                       # number of overall misses (Count)
 system.l2.demandMissLatency::cpu.inst        35789000                       # number of demand (read+write) miss ticks (Tick)
-system.l2.demandMissLatency::cpu.data        18082500                       # number of demand (read+write) miss ticks (Tick)
-system.l2.demandMissLatency::total           53871500                       # number of demand (read+write) miss ticks (Tick)
+system.l2.demandMissLatency::cpu.data        18094500                       # number of demand (read+write) miss ticks (Tick)
+system.l2.demandMissLatency::total           53883500                       # number of demand (read+write) miss ticks (Tick)
 system.l2.overallMissLatency::cpu.inst       35789000                       # number of overall miss ticks (Tick)
-system.l2.overallMissLatency::cpu.data       18082500                       # number of overall miss ticks (Tick)
-system.l2.overallMissLatency::total          53871500                       # number of overall miss ticks (Tick)
-system.l2.demandAccesses::cpu.inst                457                       # number of demand (read+write) accesses (Count)
+system.l2.overallMissLatency::cpu.data       18094500                       # number of overall miss ticks (Tick)
+system.l2.overallMissLatency::total          53883500                       # number of overall miss ticks (Tick)
+system.l2.demandAccesses::cpu.inst                456                       # number of demand (read+write) accesses (Count)
 system.l2.demandAccesses::cpu.data                232                       # number of demand (read+write) accesses (Count)
-system.l2.demandAccesses::total                   689                       # number of demand (read+write) accesses (Count)
-system.l2.overallAccesses::cpu.inst               457                       # number of overall (read+write) accesses (Count)
+system.l2.demandAccesses::total                   688                       # number of demand (read+write) accesses (Count)
+system.l2.overallAccesses::cpu.inst               456                       # number of overall (read+write) accesses (Count)
 system.l2.overallAccesses::cpu.data               232                       # number of overall (read+write) accesses (Count)
-system.l2.overallAccesses::total                  689                       # number of overall (read+write) accesses (Count)
-system.l2.demandMissRate::cpu.inst           0.995624                       # miss rate for demand accesses (Ratio)
+system.l2.overallAccesses::total                  688                       # number of overall (read+write) accesses (Count)
+system.l2.demandMissRate::cpu.inst           0.997807                       # miss rate for demand accesses (Ratio)
 system.l2.demandMissRate::cpu.data                  1                       # miss rate for demand accesses (Ratio)
-system.l2.demandMissRate::total              0.997097                       # miss rate for demand accesses (Ratio)
-system.l2.overallMissRate::cpu.inst          0.995624                       # miss rate for overall accesses (Ratio)
+system.l2.demandMissRate::total              0.998547                       # miss rate for demand accesses (Ratio)
+system.l2.overallMissRate::cpu.inst          0.997807                       # miss rate for overall accesses (Ratio)
 system.l2.overallMissRate::cpu.data                 1                       # miss rate for overall accesses (Ratio)
-system.l2.overallMissRate::total             0.997097                       # miss rate for overall accesses (Ratio)
+system.l2.overallMissRate::total             0.998547                       # miss rate for overall accesses (Ratio)
 system.l2.demandAvgMissLatency::cpu.inst 78657.142857                       # average overall miss latency ((Cycle/Count))
-system.l2.demandAvgMissLatency::cpu.data 77941.810345                       # average overall miss latency ((Cycle/Count))
-system.l2.demandAvgMissLatency::total    78415.574964                       # average overall miss latency ((Cycle/Count))
+system.l2.demandAvgMissLatency::cpu.data 77993.534483                       # average overall miss latency ((Cycle/Count))
+system.l2.demandAvgMissLatency::total    78433.042213                       # average overall miss latency ((Cycle/Count))
 system.l2.overallAvgMissLatency::cpu.inst 78657.142857                       # average overall miss latency ((Cycle/Count))
-system.l2.overallAvgMissLatency::cpu.data 77941.810345                       # average overall miss latency ((Cycle/Count))
-system.l2.overallAvgMissLatency::total   78415.574964                       # average overall miss latency ((Cycle/Count))
+system.l2.overallAvgMissLatency::cpu.data 77993.534483                       # average overall miss latency ((Cycle/Count))
+system.l2.overallAvgMissLatency::total   78433.042213                       # average overall miss latency ((Cycle/Count))
 system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
 system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
 system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
@@ -384,62 +382,62 @@
 system.l2.overallMshrMisses::cpu.data             232                       # number of overall MSHR misses (Count)
 system.l2.overallMshrMisses::total                687                       # number of overall MSHR misses (Count)
 system.l2.demandMshrMissLatency::cpu.inst     31239000                       # number of demand (read+write) MSHR miss ticks (Tick)
-system.l2.demandMshrMissLatency::cpu.data     15762500                       # number of demand (read+write) MSHR miss ticks (Tick)
-system.l2.demandMshrMissLatency::total       47001500                       # number of demand (read+write) MSHR miss ticks (Tick)
+system.l2.demandMshrMissLatency::cpu.data     15774500                       # number of demand (read+write) MSHR miss ticks (Tick)
+system.l2.demandMshrMissLatency::total       47013500                       # number of demand (read+write) MSHR miss ticks (Tick)
 system.l2.overallMshrMissLatency::cpu.inst     31239000                       # number of overall MSHR miss ticks (Tick)
-system.l2.overallMshrMissLatency::cpu.data     15762500                       # number of overall MSHR miss ticks (Tick)
-system.l2.overallMshrMissLatency::total      47001500                       # number of overall MSHR miss ticks (Tick)
-system.l2.demandMshrMissRate::cpu.inst       0.995624                       # mshr miss ratio for demand accesses (Ratio)
+system.l2.overallMshrMissLatency::cpu.data     15774500                       # number of overall MSHR miss ticks (Tick)
+system.l2.overallMshrMissLatency::total      47013500                       # number of overall MSHR miss ticks (Tick)
+system.l2.demandMshrMissRate::cpu.inst       0.997807                       # mshr miss ratio for demand accesses (Ratio)
 system.l2.demandMshrMissRate::cpu.data              1                       # mshr miss ratio for demand accesses (Ratio)
-system.l2.demandMshrMissRate::total          0.997097                       # mshr miss ratio for demand accesses (Ratio)
-system.l2.overallMshrMissRate::cpu.inst      0.995624                       # mshr miss ratio for overall accesses (Ratio)
+system.l2.demandMshrMissRate::total          0.998547                       # mshr miss ratio for demand accesses (Ratio)
+system.l2.overallMshrMissRate::cpu.inst      0.997807                       # mshr miss ratio for overall accesses (Ratio)
 system.l2.overallMshrMissRate::cpu.data             1                       # mshr miss ratio for overall accesses (Ratio)
-system.l2.overallMshrMissRate::total         0.997097                       # mshr miss ratio for overall accesses (Ratio)
+system.l2.overallMshrMissRate::total         0.998547                       # mshr miss ratio for overall accesses (Ratio)
 system.l2.demandAvgMshrMissLatency::cpu.inst 68657.142857                       # average overall mshr miss latency ((Cycle/Count))
-system.l2.demandAvgMshrMissLatency::cpu.data 67941.810345                       # average overall mshr miss latency ((Cycle/Count))
-system.l2.demandAvgMshrMissLatency::total 68415.574964                       # average overall mshr miss latency ((Cycle/Count))
+system.l2.demandAvgMshrMissLatency::cpu.data 67993.534483                       # average overall mshr miss latency ((Cycle/Count))
+system.l2.demandAvgMshrMissLatency::total 68433.042213                       # average overall mshr miss latency ((Cycle/Count))
 system.l2.overallAvgMshrMissLatency::cpu.inst 68657.142857                       # average overall mshr miss latency ((Cycle/Count))
-system.l2.overallAvgMshrMissLatency::cpu.data 67941.810345                       # average overall mshr miss latency ((Cycle/Count))
-system.l2.overallAvgMshrMissLatency::total 68415.574964                       # average overall mshr miss latency ((Cycle/Count))
+system.l2.overallAvgMshrMissLatency::cpu.data 67993.534483                       # average overall mshr miss latency ((Cycle/Count))
+system.l2.overallAvgMshrMissLatency::total 68433.042213                       # average overall mshr miss latency ((Cycle/Count))
 system.l2.replacements                             15                       # number of replacements (Count)
-system.l2.ReadCleanReq.hits::cpu.inst               2                       # number of ReadCleanReq hits (Count)
-system.l2.ReadCleanReq.hits::total                  2                       # number of ReadCleanReq hits (Count)
+system.l2.ReadCleanReq.hits::cpu.inst               1                       # number of ReadCleanReq hits (Count)
+system.l2.ReadCleanReq.hits::total                  1                       # number of ReadCleanReq hits (Count)
 system.l2.ReadCleanReq.misses::cpu.inst           455                       # number of ReadCleanReq misses (Count)
 system.l2.ReadCleanReq.misses::total              455                       # number of ReadCleanReq misses (Count)
 system.l2.ReadCleanReq.missLatency::cpu.inst     35789000                       # number of ReadCleanReq miss ticks (Tick)
 system.l2.ReadCleanReq.missLatency::total     35789000                       # number of ReadCleanReq miss ticks (Tick)
-system.l2.ReadCleanReq.accesses::cpu.inst          457                       # number of ReadCleanReq accesses(hits+misses) (Count)
-system.l2.ReadCleanReq.accesses::total            457                       # number of ReadCleanReq accesses(hits+misses) (Count)
-system.l2.ReadCleanReq.missRate::cpu.inst     0.995624                       # miss rate for ReadCleanReq accesses (Ratio)
-system.l2.ReadCleanReq.missRate::total       0.995624                       # miss rate for ReadCleanReq accesses (Ratio)
+system.l2.ReadCleanReq.accesses::cpu.inst          456                       # number of ReadCleanReq accesses(hits+misses) (Count)
+system.l2.ReadCleanReq.accesses::total            456                       # number of ReadCleanReq accesses(hits+misses) (Count)
+system.l2.ReadCleanReq.missRate::cpu.inst     0.997807                       # miss rate for ReadCleanReq accesses (Ratio)
+system.l2.ReadCleanReq.missRate::total       0.997807                       # miss rate for ReadCleanReq accesses (Ratio)
 system.l2.ReadCleanReq.avgMissLatency::cpu.inst 78657.142857                       # average ReadCleanReq miss latency ((Tick/Count))
 system.l2.ReadCleanReq.avgMissLatency::total 78657.142857                       # average ReadCleanReq miss latency ((Tick/Count))
 system.l2.ReadCleanReq.mshrMisses::cpu.inst          455                       # number of ReadCleanReq MSHR misses (Count)
 system.l2.ReadCleanReq.mshrMisses::total          455                       # number of ReadCleanReq MSHR misses (Count)
 system.l2.ReadCleanReq.mshrMissLatency::cpu.inst     31239000                       # number of ReadCleanReq MSHR miss ticks (Tick)
 system.l2.ReadCleanReq.mshrMissLatency::total     31239000                       # number of ReadCleanReq MSHR miss ticks (Tick)
-system.l2.ReadCleanReq.mshrMissRate::cpu.inst     0.995624                       # mshr miss rate for ReadCleanReq accesses (Ratio)
-system.l2.ReadCleanReq.mshrMissRate::total     0.995624                       # mshr miss rate for ReadCleanReq accesses (Ratio)
+system.l2.ReadCleanReq.mshrMissRate::cpu.inst     0.997807                       # mshr miss rate for ReadCleanReq accesses (Ratio)
+system.l2.ReadCleanReq.mshrMissRate::total     0.997807                       # mshr miss rate for ReadCleanReq accesses (Ratio)
 system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 68657.142857                       # average ReadCleanReq mshr miss latency ((Tick/Count))
 system.l2.ReadCleanReq.avgMshrMissLatency::total 68657.142857                       # average ReadCleanReq mshr miss latency ((Tick/Count))
 system.l2.ReadExReq.misses::cpu.data              138                       # number of ReadExReq misses (Count)
 system.l2.ReadExReq.misses::total                 138                       # number of ReadExReq misses (Count)
-system.l2.ReadExReq.missLatency::cpu.data     10681500                       # number of ReadExReq miss ticks (Tick)
-system.l2.ReadExReq.missLatency::total       10681500                       # number of ReadExReq miss ticks (Tick)
+system.l2.ReadExReq.missLatency::cpu.data     10693500                       # number of ReadExReq miss ticks (Tick)
+system.l2.ReadExReq.missLatency::total       10693500                       # number of ReadExReq miss ticks (Tick)
 system.l2.ReadExReq.accesses::cpu.data            138                       # number of ReadExReq accesses(hits+misses) (Count)
 system.l2.ReadExReq.accesses::total               138                       # number of ReadExReq accesses(hits+misses) (Count)
 system.l2.ReadExReq.missRate::cpu.data              1                       # miss rate for ReadExReq accesses (Ratio)
 system.l2.ReadExReq.missRate::total                 1                       # miss rate for ReadExReq accesses (Ratio)
-system.l2.ReadExReq.avgMissLatency::cpu.data 77402.173913                       # average ReadExReq miss latency ((Tick/Count))
-system.l2.ReadExReq.avgMissLatency::total 77402.173913                       # average ReadExReq miss latency ((Tick/Count))
+system.l2.ReadExReq.avgMissLatency::cpu.data 77489.130435                       # average ReadExReq miss latency ((Tick/Count))
+system.l2.ReadExReq.avgMissLatency::total 77489.130435                       # average ReadExReq miss latency ((Tick/Count))
 system.l2.ReadExReq.mshrMisses::cpu.data          138                       # number of ReadExReq MSHR misses (Count)
 system.l2.ReadExReq.mshrMisses::total             138                       # number of ReadExReq MSHR misses (Count)
-system.l2.ReadExReq.mshrMissLatency::cpu.data      9301500                       # number of ReadExReq MSHR miss ticks (Tick)
-system.l2.ReadExReq.mshrMissLatency::total      9301500                       # number of ReadExReq MSHR miss ticks (Tick)
+system.l2.ReadExReq.mshrMissLatency::cpu.data      9313500                       # number of ReadExReq MSHR miss ticks (Tick)
+system.l2.ReadExReq.mshrMissLatency::total      9313500                       # number of ReadExReq MSHR miss ticks (Tick)
 system.l2.ReadExReq.mshrMissRate::cpu.data            1                       # mshr miss rate for ReadExReq accesses (Ratio)
 system.l2.ReadExReq.mshrMissRate::total             1                       # mshr miss rate for ReadExReq accesses (Ratio)
-system.l2.ReadExReq.avgMshrMissLatency::cpu.data 67402.173913                       # average ReadExReq mshr miss latency ((Tick/Count))
-system.l2.ReadExReq.avgMshrMissLatency::total 67402.173913                       # average ReadExReq mshr miss latency ((Tick/Count))
+system.l2.ReadExReq.avgMshrMissLatency::cpu.data 67489.130435                       # average ReadExReq mshr miss latency ((Tick/Count))
+system.l2.ReadExReq.avgMshrMissLatency::total 67489.130435                       # average ReadExReq mshr miss latency ((Tick/Count))
 system.l2.ReadSharedReq.misses::cpu.data           94                       # number of ReadSharedReq misses (Count)
 system.l2.ReadSharedReq.misses::total              94                       # number of ReadSharedReq misses (Count)
 system.l2.ReadSharedReq.missLatency::cpu.data      7401000                       # number of ReadSharedReq miss ticks (Tick)
@@ -458,27 +456,23 @@
 system.l2.ReadSharedReq.mshrMissRate::total            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
 system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 68734.042553                       # average ReadSharedReq mshr miss latency ((Tick/Count))
 system.l2.ReadSharedReq.avgMshrMissLatency::total 68734.042553                       # average ReadSharedReq mshr miss latency ((Tick/Count))
-system.l2.WritebackClean.hits::writebacks           11                       # number of WritebackClean hits (Count)
-system.l2.WritebackClean.hits::total               11                       # number of WritebackClean hits (Count)
-system.l2.WritebackClean.accesses::writebacks           11                       # number of WritebackClean accesses(hits+misses) (Count)
-system.l2.WritebackClean.accesses::total           11                       # number of WritebackClean accesses(hits+misses) (Count)
 system.l2.power_state.pwrStateResidencyTicks::UNDEFINED     67615500                       # Cumulative time (in ticks) in various power states (Tick)
-system.l2.tags.tagsInUse                   337.556408                       # Average ticks per tags in use ((Tick/Count))
-system.l2.tags.totalRefs                          700                       # Total number of references to valid blocks. (Count)
+system.l2.tags.tagsInUse                   337.587821                       # Average ticks per tags in use ((Tick/Count))
+system.l2.tags.totalRefs                          688                       # Total number of references to valid blocks. (Count)
 system.l2.tags.sampledRefs                        687                       # Sample count of references to valid blocks. (Count)
-system.l2.tags.avgRefs                       1.018923                       # Average number of references to valid blocks. ((Count/Count))
+system.l2.tags.avgRefs                       1.001456                       # Average number of references to valid blocks. ((Count/Count))
 system.l2.tags.warmupTick                       77000                       # The tick when the warmup percentage was hit. (Tick)
-system.l2.tags.occupancies::cpu.inst       207.236214                       # Average occupied blocks per tick, per requestor ((Count/Tick))
-system.l2.tags.occupancies::cpu.data       130.320194                       # Average occupied blocks per tick, per requestor ((Count/Tick))
-system.l2.tags.avgOccs::cpu.inst             0.012649                       # Average percentage of cache occupancy ((Ratio/Tick))
-system.l2.tags.avgOccs::cpu.data             0.007954                       # Average percentage of cache occupancy ((Ratio/Tick))
-system.l2.tags.avgOccs::total                0.020603                       # Average percentage of cache occupancy ((Ratio/Tick))
+system.l2.tags.occupancies::cpu.inst       207.258576                       # Average occupied blocks per tick, per requestor ((Count/Tick))
+system.l2.tags.occupancies::cpu.data       130.329245                       # Average occupied blocks per tick, per requestor ((Count/Tick))
+system.l2.tags.avgOccs::cpu.inst             0.012650                       # Average percentage of cache occupancy ((Ratio/Tick))
+system.l2.tags.avgOccs::cpu.data             0.007955                       # Average percentage of cache occupancy ((Ratio/Tick))
+system.l2.tags.avgOccs::total                0.020605                       # Average percentage of cache occupancy ((Ratio/Tick))
 system.l2.tags.occupanciesTaskId::1024            672                       # Occupied blocks per task id (Count)
 system.l2.tags.ageTaskId_1024::0                  103                       # Occupied blocks per task id, per block age (Count)
 system.l2.tags.ageTaskId_1024::1                  569                       # Occupied blocks per task id, per block age (Count)
 system.l2.tags.ratioOccsTaskId::1024         0.041016                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
-system.l2.tags.tagAccesses                       1387                       # Number of tag accesses (Count)
-system.l2.tags.dataAccesses                      1387                       # Number of data accesses (Count)
+system.l2.tags.tagAccesses                       1375                       # Number of tag accesses (Count)
+system.l2.tags.dataAccesses                      1375                       # Number of data accesses (Count)
 system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED     67615500                       # Cumulative time (in ticks) in various power states (Tick)
 system.mem_ctrls.avgPriority_cpu.inst::samples       455.00                       # Average QoS priority value for accepted requests (Count)
 system.mem_ctrls.avgPriority_cpu.data::samples       232.00                       # Average QoS priority value for accepted requests (Count)
@@ -623,9 +617,9 @@
 system.mem_ctrls.requestorReadAccesses::cpu.inst          455                       # Per-requestor read serviced memory accesses (Count)
 system.mem_ctrls.requestorReadAccesses::cpu.data          232                       # Per-requestor read serviced memory accesses (Count)
 system.mem_ctrls.requestorReadTotalLat::cpu.inst     12654000                       # Per-requestor read total memory access latency (Tick)
-system.mem_ctrls.requestorReadTotalLat::cpu.data      6277000                       # Per-requestor read total memory access latency (Tick)
+system.mem_ctrls.requestorReadTotalLat::cpu.data      6289000                       # Per-requestor read total memory access latency (Tick)
 system.mem_ctrls.requestorReadAvgLat::cpu.inst     27810.99                       # Per-requestor read average memory access latency ((Tick/Count))
-system.mem_ctrls.requestorReadAvgLat::cpu.data     27056.03                       # Per-requestor read average memory access latency ((Tick/Count))
+system.mem_ctrls.requestorReadAvgLat::cpu.data     27107.76                       # Per-requestor read average memory access latency ((Tick/Count))
 system.mem_ctrls.dram.bytesRead::cpu.inst        29120                       # Number of bytes read from this memory (Byte)
 system.mem_ctrls.dram.bytesRead::cpu.data        14848                       # Number of bytes read from this memory (Byte)
 system.mem_ctrls.dram.bytesRead::total          43968                       # Number of bytes read from this memory (Byte)
@@ -676,12 +670,12 @@
 system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
 system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
 system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
-system.mem_ctrls.dram.totQLat                 6049750                       # Total ticks spent queuing (Tick)
+system.mem_ctrls.dram.totQLat                 6061750                       # Total ticks spent queuing (Tick)
 system.mem_ctrls.dram.totBusLat               3435000                       # Total ticks spent in databus transfers (Tick)
-system.mem_ctrls.dram.totMemAccLat           18931000                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
-system.mem_ctrls.dram.avgQLat                 8806.04                       # Average queueing delay per DRAM burst ((Tick/Count))
+system.mem_ctrls.dram.totMemAccLat           18943000                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
+system.mem_ctrls.dram.avgQLat                 8823.51                       # Average queueing delay per DRAM burst ((Tick/Count))
 system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
-system.mem_ctrls.dram.avgMemAccLat           27556.04                       # Average memory access latency per DRAM burst ((Tick/Count))
+system.mem_ctrls.dram.avgMemAccLat           27573.51                       # Average memory access latency per DRAM burst ((Tick/Count))
 system.mem_ctrls.dram.readRowHits                 484                       # Number of row buffer hits during reads (Count)
 system.mem_ctrls.dram.writeRowHits                  0                       # Number of row buffer hits during writes (Count)
 system.mem_ctrls.dram.readRowHitRate            70.45                       # Row buffer hit rate for reads (Ratio)
@@ -734,19 +728,19 @@
 system.mem_ctrls.dram.rank1.readEnergy        1442280                       # Energy for read commands per rank (pJ) (Joule)
 system.mem_ctrls.dram.rank1.writeEnergy             0                       # Energy for write commands per rank (pJ) (Joule)
 system.mem_ctrls.dram.rank1.refreshEnergy 4917120.000000                       # Energy for refresh commands per rank (pJ) (Joule)
-system.mem_ctrls.dram.rank1.actBackEnergy     27886680                       # Energy for active background per rank (pJ) (Joule)
-system.mem_ctrls.dram.rank1.preBackEnergy      2481120                       # Energy for precharge background per rank (pJ) (Joule)
+system.mem_ctrls.dram.rank1.actBackEnergy     27897510                       # Energy for active background per rank (pJ) (Joule)
+system.mem_ctrls.dram.rank1.preBackEnergy      2472000                       # Energy for precharge background per rank (pJ) (Joule)
 system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
 system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
 system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
-system.mem_ctrls.dram.rank1.totalEnergy      37287780                       # Total energy per rank (pJ) (Joule)
-system.mem_ctrls.dram.rank1.averagePower   551.467933                       # Core power per rank (mW) (Watt)
+system.mem_ctrls.dram.rank1.totalEnergy      37289490                       # Total energy per rank (pJ) (Joule)
+system.mem_ctrls.dram.rank1.averagePower   551.493223                       # Core power per rank (mW) (Watt)
 system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
-system.mem_ctrls.dram.rank1.pwrStateTime::IDLE      6195250                       # Time in different power states (Tick)
+system.mem_ctrls.dram.rank1.pwrStateTime::IDLE      6171250                       # Time in different power states (Tick)
 system.mem_ctrls.dram.rank1.pwrStateTime::REF      2080000                       # Time in different power states (Tick)
 system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
 system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
-system.mem_ctrls.dram.rank1.pwrStateTime::ACT     59340250                       # Time in different power states (Tick)
+system.mem_ctrls.dram.rank1.pwrStateTime::ACT     59364250                       # Time in different power states (Tick)
 system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
 system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED     67615500                       # Cumulative time (in ticks) in various power states (Tick)
 system.membus.transDist::ReadResp                 549                       # Transaction distribution (Count)
@@ -782,43 +776,42 @@
 system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
 system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
 system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
-system.tol2bus.transDist::ReadResp                551                       # Transaction distribution (Count)
-system.tol2bus.transDist::WritebackClean           11                       # Transaction distribution (Count)
+system.tol2bus.transDist::ReadResp                550                       # Transaction distribution (Count)
 system.tol2bus.transDist::CleanEvict               15                       # Transaction distribution (Count)
 system.tol2bus.transDist::ReadExReq               138                       # Transaction distribution (Count)
 system.tol2bus.transDist::ReadExResp              138                       # Transaction distribution (Count)
-system.tol2bus.transDist::ReadCleanReq            457                       # Transaction distribution (Count)
+system.tol2bus.transDist::ReadCleanReq            456                       # Transaction distribution (Count)
 system.tol2bus.transDist::ReadSharedReq            94                       # Transaction distribution (Count)
-system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port          925                       # Packet count per connected requestor and responder (Count)
+system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port          912                       # Packet count per connected requestor and responder (Count)
 system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port          464                       # Packet count per connected requestor and responder (Count)
-system.tol2bus.pktCount::total                   1389                       # Packet count per connected requestor and responder (Count)
-system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        29952                       # Cumulative packet size per connected requestor and responder (Byte)
+system.tol2bus.pktCount::total                   1376                       # Packet count per connected requestor and responder (Count)
+system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        29184                       # Cumulative packet size per connected requestor and responder (Byte)
 system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port        14848                       # Cumulative packet size per connected requestor and responder (Byte)
-system.tol2bus.pktSize::total                   44800                       # Cumulative packet size per connected requestor and responder (Byte)
+system.tol2bus.pktSize::total                   44032                       # Cumulative packet size per connected requestor and responder (Byte)
 system.tol2bus.snoops                              15                       # Total snoops (Count)
 system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (Byte)
-system.tol2bus.snoopFanout::samples               704                       # Request fanout histogram (Count)
-system.tol2bus.snoopFanout::mean             0.022727                       # Request fanout histogram (Count)
-system.tol2bus.snoopFanout::stdev            0.149139                       # Request fanout histogram (Count)
+system.tol2bus.snoopFanout::samples               703                       # Request fanout histogram (Count)
+system.tol2bus.snoopFanout::mean             0.022760                       # Request fanout histogram (Count)
+system.tol2bus.snoopFanout::stdev            0.149242                       # Request fanout histogram (Count)
 system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
-system.tol2bus.snoopFanout::0                     688     97.73%     97.73% # Request fanout histogram (Count)
-system.tol2bus.snoopFanout::1                      16      2.27%    100.00% # Request fanout histogram (Count)
+system.tol2bus.snoopFanout::0                     687     97.72%     97.72% # Request fanout histogram (Count)
+system.tol2bus.snoopFanout::1                      16      2.28%    100.00% # Request fanout histogram (Count)
 system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
 system.tol2bus.snoopFanout::3                       0      0.00%    100.00% # Request fanout histogram (Count)
 system.tol2bus.snoopFanout::4                       0      0.00%    100.00% # Request fanout histogram (Count)
 system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
 system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
 system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
-system.tol2bus.snoopFanout::total                 704                       # Request fanout histogram (Count)
+system.tol2bus.snoopFanout::total                 703                       # Request fanout histogram (Count)
 system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED     67615500                       # Cumulative time (in ticks) in various power states (Tick)
-system.tol2bus.reqLayer0.occupancy             361000                       # Layer occupancy (ticks) (Tick)
+system.tol2bus.reqLayer0.occupancy             344000                       # Layer occupancy (ticks) (Tick)
 system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
-system.tol2bus.respLayer0.occupancy            685500                       # Layer occupancy (ticks) (Tick)
+system.tol2bus.respLayer0.occupancy            684000                       # Layer occupancy (ticks) (Tick)
 system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
 system.tol2bus.respLayer1.occupancy            348000                       # Layer occupancy (ticks) (Tick)
 system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
-system.tol2bus.snoop_filter.totRequests           700                       # Total number of requests made to the snoop filter. (Count)
-system.tol2bus.snoop_filter.hitSingleRequests           12                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
+system.tol2bus.snoop_filter.totRequests           688                       # Total number of requests made to the snoop filter. (Count)
+system.tol2bus.snoop_filter.hitSingleRequests            1                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
 system.tol2bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
 system.tol2bus.snoop_filter.totSnoops              15                       # Total number of snoops made to the snoop filter. (Count)
 system.tol2bus.snoop_filter.hitSingleSnoops           15                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
