// Seed: 3900161717
module module_0 (
    input tri0 id_0,
    output wire id_1,
    input supply0 id_2,
    output tri1 id_3,
    output tri0 id_4,
    input wor id_5,
    output supply0 id_6,
    input wire id_7,
    input tri1 id_8,
    input wand id_9,
    input supply1 id_10,
    input tri1 id_11,
    output wor id_12,
    output supply1 id_13,
    input supply0 id_14
    , id_20,
    input tri0 id_15,
    output supply1 id_16
    , id_21,
    input wor id_17,
    input supply0 id_18
);
  supply1  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ,  id_28  ,  id_29  ,  id_30  ,  id_31  ,  id_32  ,  id_33  ,  id_34  ,  id_35  ,  id_36  ,  id_37  ;
  assign id_22 = 1;
  wire id_38;
  wire id_39;
  wire id_40;
endmodule
module module_1 (
    output uwire id_0,
    input uwire id_1,
    input wor id_2,
    output uwire id_3,
    output wor id_4,
    output tri id_5,
    input tri id_6,
    input supply0 id_7,
    input tri id_8
    , id_11,
    output supply1 id_9
);
  tri  id_12 = 1;
  wire id_13;
  assign id_3 = 1;
  module_0(
      id_8,
      id_5,
      id_8,
      id_5,
      id_9,
      id_8,
      id_9,
      id_6,
      id_6,
      id_8,
      id_1,
      id_1,
      id_0,
      id_5,
      id_8,
      id_7,
      id_9,
      id_8,
      id_7
  );
endmodule
