Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed Apr  2 16:14:34 2025
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert                1           
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  2           
TIMING-18  Warning   Missing input or output delay               67          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (9)
6. checking no_output_delay (48)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (48)
--------------------------------
 There are 48 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.980        0.000                      0                 1531        0.048        0.000                      0                 1531       54.305        0.000                       0                   563  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk_0  {0.000 55.556}       111.111         9.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               4.980        0.000                      0                 1527        0.048        0.000                      0                 1527       54.305        0.000                       0                   563  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_0              clk_0                  105.975        0.000                      0                    4        1.173        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        4.980ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.048ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       54.305ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.980ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        105.346ns  (logic 60.977ns (57.882%)  route 44.369ns (42.118%))
  Logic Levels:           326  (CARRY4=287 LUT2=1 LUT3=28 LUT4=2 LUT5=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.897ns = ( 116.008 - 111.111 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.568     5.152    sm/clk_IBUF_BUFG
    SLICE_X48Y10         FDRE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y10         FDRE (Prop_fdre_C_Q)         0.456     5.608 f  sm/D_states_q_reg[5]/Q
                         net (fo=230, routed)         1.668     7.276    sm/D_states_q[5]
    SLICE_X54Y8          LUT4 (Prop_lut4_I0_O)        0.150     7.426 f  sm/ram_reg_i_89/O
                         net (fo=1, routed)           0.881     8.307    sm/ram_reg_i_89_n_0
    SLICE_X54Y8          LUT6 (Prop_lut6_I0_O)        0.328     8.635 f  sm/ram_reg_i_75/O
                         net (fo=1, routed)           0.448     9.084    sm/ram_reg_i_75_n_0
    SLICE_X54Y9          LUT6 (Prop_lut6_I2_O)        0.124     9.208 r  sm/ram_reg_i_63/O
                         net (fo=64, routed)          1.344    10.552    L_reg/M_sm_ra1[1]
    SLICE_X46Y30         LUT6 (Prop_lut6_I2_O)        0.124    10.676 r  L_reg/D_registers_q[7][31]_i_112/O
                         net (fo=2, routed)           1.246    11.922    L_reg/D_registers_q[7][31]_i_112_n_0
    SLICE_X53Y26         LUT3 (Prop_lut3_I2_O)        0.152    12.074 r  L_reg/D_registers_q[7][31]_i_65/O
                         net (fo=45, routed)          1.054    13.128    sm/M_alum_a[31]
    SLICE_X59Y24         LUT2 (Prop_lut2_I1_O)        0.326    13.454 r  sm/D_registers_q[7][31]_i_206/O
                         net (fo=1, routed)           0.000    13.454    alum/S[0]
    SLICE_X59Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.986 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.009    13.995    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X59Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.109 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.000    14.109    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X59Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.223 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    14.223    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X59Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.337 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    14.337    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X59Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.451 r  alum/D_registers_q_reg[7][31]_i_177/CO[3]
                         net (fo=1, routed)           0.000    14.451    alum/D_registers_q_reg[7][31]_i_177_n_0
    SLICE_X59Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.565 r  alum/D_registers_q_reg[7][31]_i_172/CO[3]
                         net (fo=1, routed)           0.000    14.565    alum/D_registers_q_reg[7][31]_i_172_n_0
    SLICE_X59Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.679 r  alum/D_registers_q_reg[7][31]_i_156/CO[3]
                         net (fo=1, routed)           0.000    14.679    alum/D_registers_q_reg[7][31]_i_156_n_0
    SLICE_X59Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.793 r  alum/D_registers_q_reg[7][31]_i_131/CO[3]
                         net (fo=1, routed)           0.000    14.793    alum/D_registers_q_reg[7][31]_i_131_n_0
    SLICE_X59Y32         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.064 r  alum/D_registers_q_reg[7][31]_i_87/CO[0]
                         net (fo=37, routed)          0.960    16.024    alum/temp_out0[31]
    SLICE_X58Y24         LUT3 (Prop_lut3_I0_O)        0.373    16.397 r  alum/D_registers_q[7][30]_i_79/O
                         net (fo=1, routed)           0.000    16.397    alum/D_registers_q[7][30]_i_79_n_0
    SLICE_X58Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.947 r  alum/D_registers_q_reg[7][30]_i_72/CO[3]
                         net (fo=1, routed)           0.009    16.956    alum/D_registers_q_reg[7][30]_i_72_n_0
    SLICE_X58Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.070 r  alum/D_registers_q_reg[7][30]_i_67/CO[3]
                         net (fo=1, routed)           0.000    17.070    alum/D_registers_q_reg[7][30]_i_67_n_0
    SLICE_X58Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.184 r  alum/D_registers_q_reg[7][30]_i_62/CO[3]
                         net (fo=1, routed)           0.000    17.184    alum/D_registers_q_reg[7][30]_i_62_n_0
    SLICE_X58Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.298 r  alum/D_registers_q_reg[7][30]_i_57/CO[3]
                         net (fo=1, routed)           0.000    17.298    alum/D_registers_q_reg[7][30]_i_57_n_0
    SLICE_X58Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.412 r  alum/D_registers_q_reg[7][30]_i_52/CO[3]
                         net (fo=1, routed)           0.000    17.412    alum/D_registers_q_reg[7][30]_i_52_n_0
    SLICE_X58Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.526 r  alum/D_registers_q_reg[7][30]_i_44/CO[3]
                         net (fo=1, routed)           0.000    17.526    alum/D_registers_q_reg[7][30]_i_44_n_0
    SLICE_X58Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.640 r  alum/D_registers_q_reg[7][30]_i_31/CO[3]
                         net (fo=1, routed)           0.000    17.640    alum/D_registers_q_reg[7][30]_i_31_n_0
    SLICE_X58Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.754 r  alum/D_registers_q_reg[7][30]_i_18/CO[3]
                         net (fo=1, routed)           0.000    17.754    alum/D_registers_q_reg[7][30]_i_18_n_0
    SLICE_X58Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.911 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          1.106    19.017    alum/temp_out0[30]
    SLICE_X57Y25         LUT3 (Prop_lut3_I0_O)        0.329    19.346 r  alum/D_registers_q[7][29]_i_68/O
                         net (fo=1, routed)           0.000    19.346    alum/D_registers_q[7][29]_i_68_n_0
    SLICE_X57Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.896 r  alum/D_registers_q_reg[7][29]_i_61/CO[3]
                         net (fo=1, routed)           0.000    19.896    alum/D_registers_q_reg[7][29]_i_61_n_0
    SLICE_X57Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.010 r  alum/D_registers_q_reg[7][29]_i_56/CO[3]
                         net (fo=1, routed)           0.000    20.010    alum/D_registers_q_reg[7][29]_i_56_n_0
    SLICE_X57Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.124 r  alum/D_registers_q_reg[7][29]_i_51/CO[3]
                         net (fo=1, routed)           0.000    20.124    alum/D_registers_q_reg[7][29]_i_51_n_0
    SLICE_X57Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.238 r  alum/D_registers_q_reg[7][29]_i_46/CO[3]
                         net (fo=1, routed)           0.000    20.238    alum/D_registers_q_reg[7][29]_i_46_n_0
    SLICE_X57Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.352 r  alum/D_registers_q_reg[7][29]_i_41/CO[3]
                         net (fo=1, routed)           0.000    20.352    alum/D_registers_q_reg[7][29]_i_41_n_0
    SLICE_X57Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.466 r  alum/D_registers_q_reg[7][29]_i_36/CO[3]
                         net (fo=1, routed)           0.000    20.466    alum/D_registers_q_reg[7][29]_i_36_n_0
    SLICE_X57Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.580 r  alum/D_registers_q_reg[7][29]_i_31/CO[3]
                         net (fo=1, routed)           0.000    20.580    alum/D_registers_q_reg[7][29]_i_31_n_0
    SLICE_X57Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.694 r  alum/D_registers_q_reg[7][29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    20.694    alum/D_registers_q_reg[7][29]_i_23_n_0
    SLICE_X57Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.851 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          0.953    21.804    alum/temp_out0[29]
    SLICE_X54Y27         LUT3 (Prop_lut3_I0_O)        0.329    22.133 r  alum/D_registers_q[7][28]_i_95/O
                         net (fo=1, routed)           0.000    22.133    alum/D_registers_q[7][28]_i_95_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.666 r  alum/D_registers_q_reg[7][28]_i_88/CO[3]
                         net (fo=1, routed)           0.000    22.666    alum/D_registers_q_reg[7][28]_i_88_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.783 r  alum/D_registers_q_reg[7][28]_i_83/CO[3]
                         net (fo=1, routed)           0.000    22.783    alum/D_registers_q_reg[7][28]_i_83_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.900 r  alum/D_registers_q_reg[7][28]_i_78/CO[3]
                         net (fo=1, routed)           0.000    22.900    alum/D_registers_q_reg[7][28]_i_78_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.017 r  alum/D_registers_q_reg[7][28]_i_70/CO[3]
                         net (fo=1, routed)           0.000    23.017    alum/D_registers_q_reg[7][28]_i_70_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.134 r  alum/D_registers_q_reg[7][28]_i_61/CO[3]
                         net (fo=1, routed)           0.000    23.134    alum/D_registers_q_reg[7][28]_i_61_n_0
    SLICE_X54Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.251 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    23.251    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X54Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.368 r  alum/D_registers_q_reg[7][28]_i_47/CO[3]
                         net (fo=1, routed)           0.000    23.368    alum/D_registers_q_reg[7][28]_i_47_n_0
    SLICE_X54Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.485 r  alum/D_registers_q_reg[7][28]_i_27/CO[3]
                         net (fo=1, routed)           0.000    23.485    alum/D_registers_q_reg[7][28]_i_27_n_0
    SLICE_X54Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.642 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          0.987    24.629    alum/temp_out0[28]
    SLICE_X50Y28         LUT3 (Prop_lut3_I0_O)        0.332    24.961 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    24.961    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.494 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.494    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.611 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.611    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.728 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.728    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X50Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.845 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.845    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X50Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.962 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.962    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X50Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.079 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    26.079    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X50Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.196 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    26.196    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X50Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.313 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.313    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X50Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.470 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          0.886    27.356    alum/temp_out0[27]
    SLICE_X51Y28         LUT3 (Prop_lut3_I0_O)        0.332    27.688 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.688    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.238 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.238    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.352 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.352    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X51Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.466 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.466    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X51Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.580 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.580    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X51Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.694 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.694    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X51Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.808 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.808    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X51Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.922 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.922    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X51Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.036 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    29.036    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X51Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.193 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.012    30.205    alum/temp_out0[26]
    SLICE_X55Y30         LUT3 (Prop_lut3_I0_O)        0.329    30.534 r  alum/D_registers_q[7][25]_i_63/O
                         net (fo=1, routed)           0.000    30.534    alum/D_registers_q[7][25]_i_63_n_0
    SLICE_X55Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.084 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    31.084    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X55Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.198 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    31.198    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X55Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.312 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    31.312    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X55Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.426 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.426    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X55Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.540 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.540    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X55Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.654 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    31.654    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X55Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.768 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.768    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X55Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.882 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    31.882    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X55Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.039 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          1.112    33.151    alum/temp_out0[25]
    SLICE_X52Y30         LUT3 (Prop_lut3_I0_O)        0.329    33.480 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    33.480    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X52Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.013 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    34.013    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X52Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.130 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    34.130    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X52Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.247 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.247    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X52Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.364 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.364    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X52Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.481 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.481    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X52Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.598 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.598    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X52Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.715 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.715    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X52Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.832 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.832    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X52Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.989 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.098    36.088    alum/temp_out0[24]
    SLICE_X49Y31         LUT3 (Prop_lut3_I0_O)        0.332    36.420 r  alum/D_registers_q[7][23]_i_58/O
                         net (fo=1, routed)           0.000    36.420    alum/D_registers_q[7][23]_i_58_n_0
    SLICE_X49Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    36.952 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    36.952    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X49Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.066 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    37.066    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X49Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.180 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    37.180    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X49Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.294 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.294    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X49Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.408 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    37.408    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X49Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.522 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.522    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X49Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.636 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.636    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X49Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.793 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.042    38.834    alum/temp_out0[23]
    SLICE_X48Y30         LUT3 (Prop_lut3_I0_O)        0.329    39.163 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    39.163    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.713 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.713    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.827 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.827    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X48Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.941 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.941    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X48Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.055 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    40.055    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X48Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.169 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    40.169    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X48Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.283 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.283    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X48Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.397 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.397    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X48Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.511 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.511    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X48Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.668 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.191    41.859    alum/temp_out0[22]
    SLICE_X45Y30         LUT3 (Prop_lut3_I0_O)        0.329    42.188 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    42.188    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.738 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.738    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X45Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.852 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.852    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X45Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.966 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.966    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X45Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.080 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    43.080    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X45Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.194 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    43.194    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X45Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.308 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    43.308    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X45Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.422 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    43.422    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X45Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.536 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.536    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X45Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.693 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.008    44.701    alum/temp_out0[21]
    SLICE_X47Y30         LUT3 (Prop_lut3_I0_O)        0.329    45.030 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    45.030    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X47Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.580 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.580    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X47Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.694 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.694    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X47Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.808 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.808    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X47Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.922 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.922    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X47Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.036 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    46.036    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X47Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.150 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    46.150    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X47Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.264 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    46.264    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X47Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.378 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    46.378    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X47Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.535 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.113    47.648    alum/temp_out0[20]
    SLICE_X44Y30         LUT3 (Prop_lut3_I0_O)        0.329    47.977 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    47.977    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.527 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    48.527    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.641 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    48.641    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X44Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.755 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    48.755    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X44Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.869 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.869    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X44Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.983 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.983    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X44Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.097 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    49.097    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X44Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.211 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    49.211    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X44Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.325 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    49.325    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X44Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.482 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          0.947    50.429    alum/temp_out0[19]
    SLICE_X43Y29         LUT3 (Prop_lut3_I0_O)        0.329    50.758 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    50.758    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.308 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    51.308    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.422 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    51.422    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.536 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.536    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X43Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.650 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.650    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X43Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.764 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.764    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X43Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.878 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.878    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X43Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.992 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.992    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X43Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.106 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    52.106    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X43Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.263 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.011    53.273    alum/temp_out0[18]
    SLICE_X41Y28         LUT3 (Prop_lut3_I0_O)        0.329    53.602 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    53.602    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.152 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    54.152    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.266 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    54.266    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.380 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    54.380    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.494 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.494    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.608 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.608    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X41Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.722 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.722    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X41Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.836 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.836    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X41Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.950 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.950    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X41Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    55.107 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.967    56.074    alum/temp_out0[17]
    SLICE_X39Y28         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    56.859 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.859    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.973 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.973    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.087 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    57.087    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.201 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    57.201    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.315 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.315    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X39Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.429 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.429    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.543 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.543    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.657 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.657    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X39Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.814 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          0.949    58.763    alum/temp_out0[16]
    SLICE_X37Y27         LUT3 (Prop_lut3_I0_O)        0.329    59.092 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    59.092    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.642 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.642    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.756 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.756    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.870 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.870    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X37Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.984 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.984    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X37Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.098 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    60.098    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.212 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    60.212    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X37Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.326 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.326    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X37Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.440 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.440    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X37Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.597 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.958    61.555    alum/temp_out0[15]
    SLICE_X36Y26         LUT3 (Prop_lut3_I0_O)        0.329    61.884 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.884    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.434 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.434    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.548 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.548    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.662 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.662    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.776 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.776    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.890 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.890    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.004 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    63.004    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X36Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.118 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    63.118    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X36Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.232 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.232    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X36Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.389 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.103    64.492    alum/temp_out0[14]
    SLICE_X35Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    65.277 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    65.277    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.391 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.391    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.505 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.505    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.619 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.619    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.733 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.733    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X35Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.847 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.847    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X35Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.961 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.961    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X35Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.075 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    66.075    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X35Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.232 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.063    67.295    alum/temp_out0[13]
    SLICE_X34Y24         LUT3 (Prop_lut3_I0_O)        0.329    67.624 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.624    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    68.157 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.009    68.166    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.283 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    68.283    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.400 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.400    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.517 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.517    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.634 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.634    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.751 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.751    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X34Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.868 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.868    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X34Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.985 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.985    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X34Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.142 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          0.977    70.118    alum/temp_out0[12]
    SLICE_X32Y23         LUT3 (Prop_lut3_I0_O)        0.332    70.450 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    70.450    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.000 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    71.000    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.114 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.009    71.123    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.237 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.237    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.351 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.351    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.465 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.465    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.579 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.579    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.693 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.693    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.807 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.807    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.964 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.833    72.797    alum/temp_out0[11]
    SLICE_X33Y23         LUT3 (Prop_lut3_I0_O)        0.329    73.126 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    73.126    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.676 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.676    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.790 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.009    73.799    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.913 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.913    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.027 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    74.027    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.141 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.141    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.255 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.255    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.369 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.369    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.483 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.483    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.640 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.142    75.783    alum/temp_out0[10]
    SLICE_X38Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    76.583 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.583    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.700 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.700    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.817 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.009    76.826    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.943 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.943    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.060 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    77.060    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.177 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.177    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.294 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.294    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.411 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.411    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X38Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.568 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.921    78.489    alum/temp_out0[9]
    SLICE_X40Y22         LUT3 (Prop_lut3_I0_O)        0.332    78.821 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.821    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.371 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.371    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.485 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.485    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.599 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.009    79.608    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.722 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.722    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.836 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.836    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.950 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.950    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.064 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    80.064    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.178 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    80.178    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.335 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.946    81.281    alum/temp_out0[8]
    SLICE_X42Y21         LUT3 (Prop_lut3_I0_O)        0.329    81.610 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    81.610    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    82.143 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    82.143    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.260 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.260    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.377 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.377    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.494 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.009    82.503    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.620 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.620    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.737 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.737    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.854 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.854    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.971 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    82.971    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.128 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          1.024    84.152    alum/temp_out0[7]
    SLICE_X44Y18         LUT3 (Prop_lut3_I0_O)        0.332    84.484 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    84.484    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.034 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    85.034    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.148 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    85.148    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.262 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.262    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.376 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.376    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.490 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.490    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.604 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.604    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.718 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.009    85.727    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.841 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    85.841    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.998 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          0.956    86.954    alum/temp_out0[6]
    SLICE_X45Y18         LUT3 (Prop_lut3_I0_O)        0.329    87.283 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    87.283    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    87.833 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.833    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.947 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.947    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.061 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    88.061    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.175 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    88.175    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.289 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.289    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.403 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.403    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.517 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.009    88.526    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.640 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.640    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.797 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.012    89.810    alum/temp_out0[5]
    SLICE_X47Y18         LUT3 (Prop_lut3_I0_O)        0.329    90.139 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    90.139    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.689 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.689    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.803 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.803    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.917 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.917    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.031 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    91.031    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.145 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    91.145    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.259 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    91.259    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.373 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.009    91.382    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.496 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.496    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.653 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.944    92.596    alum/temp_out0[4]
    SLICE_X46Y18         LUT3 (Prop_lut3_I0_O)        0.329    92.925 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    92.925    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    93.458 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.458    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.575 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.575    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.692 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.692    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.809 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.809    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.926 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.926    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.043 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    94.043    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.160 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.009    94.169    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.286 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.286    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.443 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.227    95.670    alum/temp_out0[3]
    SLICE_X49Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    96.458 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    96.458    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.572 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    96.572    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.686 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    96.686    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.800 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    96.800    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.914 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    96.914    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.028 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    97.028    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.142 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    97.142    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.256 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.009    97.265    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.422 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.000    98.422    alum/temp_out0[2]
    SLICE_X52Y17         LUT3 (Prop_lut3_I0_O)        0.329    98.751 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    98.751    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    99.284 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    99.284    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.401 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    99.401    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.518 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    99.518    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.635 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    99.635    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.752 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    99.752    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.869 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    99.869    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.986 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    99.986    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.103 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.009   100.112    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.269 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.879   101.148    alum/temp_out0[1]
    SLICE_X53Y17         LUT3 (Prop_lut3_I0_O)        0.332   101.480 r  alum/D_registers_q[7][0]_i_73/O
                         net (fo=1, routed)           0.000   101.480    alum/D_registers_q[7][0]_i_73_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.030 r  alum/D_registers_q_reg[7][0]_i_66/CO[3]
                         net (fo=1, routed)           0.000   102.030    alum/D_registers_q_reg[7][0]_i_66_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.144 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   102.144    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.258 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   102.258    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.372 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   102.372    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.486 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   102.486    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.600 r  alum/D_registers_q_reg[7][0]_i_39/CO[3]
                         net (fo=1, routed)           0.000   102.600    alum/D_registers_q_reg[7][0]_i_39_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.714 r  alum/D_registers_q_reg[7][0]_i_33/CO[3]
                         net (fo=1, routed)           0.000   102.714    alum/D_registers_q_reg[7][0]_i_33_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.828 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.009   102.837    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.994 r  alum/D_registers_q_reg[7][0]_i_16/CO[1]
                         net (fo=1, routed)           0.780   103.774    sm/temp_out0[0]
    SLICE_X43Y19         LUT5 (Prop_lut5_I4_O)        0.329   104.103 f  sm/D_registers_q[7][0]_i_9/O
                         net (fo=1, routed)           0.000   104.103    sm/D_registers_q[7][0]_i_9_n_0
    SLICE_X43Y19         MUXF7 (Prop_muxf7_I0_O)      0.212   104.315 f  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.433   104.748    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X43Y19         LUT6 (Prop_lut6_I0_O)        0.299   105.047 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          0.956   106.003    sm/M_alum_out[0]
    SLICE_X52Y13         LUT6 (Prop_lut6_I5_O)        0.124   106.127 r  sm/ram_reg_i_27/O
                         net (fo=1, routed)           1.471   107.598    display/M_sm_bra[0]
    SLICE_X54Y41         LUT6 (Prop_lut6_I5_O)        0.124   107.722 r  display/ram_reg_i_17__0/O
                         net (fo=2, routed)           2.031   109.753    display/brams/override_address
    SLICE_X48Y4          LUT4 (Prop_lut4_I0_O)        0.150   109.903 r  display/ram_reg_i_13__0/O
                         net (fo=1, routed)           0.596   110.499    brams/bram1/ADDRARDADDR[0]
    RAMB18_X1Y2          RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.493   116.008    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y2          RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.273   116.282    
                         clock uncertainty           -0.035   116.247    
    RAMB18_X1Y2          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.768   115.479    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                        115.479    
                         arrival time                        -110.499    
  -------------------------------------------------------------------
                         slack                                  4.980    

Slack (MET) :             5.497ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        105.028ns  (logic 60.951ns (58.033%)  route 44.077ns (41.967%))
  Logic Levels:           326  (CARRY4=287 LUT2=1 LUT3=28 LUT4=1 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.893ns = ( 116.004 - 111.111 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.568     5.152    sm/clk_IBUF_BUFG
    SLICE_X48Y10         FDRE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y10         FDRE (Prop_fdre_C_Q)         0.456     5.608 f  sm/D_states_q_reg[5]/Q
                         net (fo=230, routed)         1.668     7.276    sm/D_states_q[5]
    SLICE_X54Y8          LUT4 (Prop_lut4_I0_O)        0.150     7.426 f  sm/ram_reg_i_89/O
                         net (fo=1, routed)           0.881     8.307    sm/ram_reg_i_89_n_0
    SLICE_X54Y8          LUT6 (Prop_lut6_I0_O)        0.328     8.635 f  sm/ram_reg_i_75/O
                         net (fo=1, routed)           0.448     9.084    sm/ram_reg_i_75_n_0
    SLICE_X54Y9          LUT6 (Prop_lut6_I2_O)        0.124     9.208 r  sm/ram_reg_i_63/O
                         net (fo=64, routed)          1.344    10.552    L_reg/M_sm_ra1[1]
    SLICE_X46Y30         LUT6 (Prop_lut6_I2_O)        0.124    10.676 r  L_reg/D_registers_q[7][31]_i_112/O
                         net (fo=2, routed)           1.246    11.922    L_reg/D_registers_q[7][31]_i_112_n_0
    SLICE_X53Y26         LUT3 (Prop_lut3_I2_O)        0.152    12.074 r  L_reg/D_registers_q[7][31]_i_65/O
                         net (fo=45, routed)          1.054    13.128    sm/M_alum_a[31]
    SLICE_X59Y24         LUT2 (Prop_lut2_I1_O)        0.326    13.454 r  sm/D_registers_q[7][31]_i_206/O
                         net (fo=1, routed)           0.000    13.454    alum/S[0]
    SLICE_X59Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.986 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.009    13.995    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X59Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.109 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.000    14.109    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X59Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.223 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    14.223    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X59Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.337 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    14.337    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X59Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.451 r  alum/D_registers_q_reg[7][31]_i_177/CO[3]
                         net (fo=1, routed)           0.000    14.451    alum/D_registers_q_reg[7][31]_i_177_n_0
    SLICE_X59Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.565 r  alum/D_registers_q_reg[7][31]_i_172/CO[3]
                         net (fo=1, routed)           0.000    14.565    alum/D_registers_q_reg[7][31]_i_172_n_0
    SLICE_X59Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.679 r  alum/D_registers_q_reg[7][31]_i_156/CO[3]
                         net (fo=1, routed)           0.000    14.679    alum/D_registers_q_reg[7][31]_i_156_n_0
    SLICE_X59Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.793 r  alum/D_registers_q_reg[7][31]_i_131/CO[3]
                         net (fo=1, routed)           0.000    14.793    alum/D_registers_q_reg[7][31]_i_131_n_0
    SLICE_X59Y32         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.064 r  alum/D_registers_q_reg[7][31]_i_87/CO[0]
                         net (fo=37, routed)          0.960    16.024    alum/temp_out0[31]
    SLICE_X58Y24         LUT3 (Prop_lut3_I0_O)        0.373    16.397 r  alum/D_registers_q[7][30]_i_79/O
                         net (fo=1, routed)           0.000    16.397    alum/D_registers_q[7][30]_i_79_n_0
    SLICE_X58Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.947 r  alum/D_registers_q_reg[7][30]_i_72/CO[3]
                         net (fo=1, routed)           0.009    16.956    alum/D_registers_q_reg[7][30]_i_72_n_0
    SLICE_X58Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.070 r  alum/D_registers_q_reg[7][30]_i_67/CO[3]
                         net (fo=1, routed)           0.000    17.070    alum/D_registers_q_reg[7][30]_i_67_n_0
    SLICE_X58Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.184 r  alum/D_registers_q_reg[7][30]_i_62/CO[3]
                         net (fo=1, routed)           0.000    17.184    alum/D_registers_q_reg[7][30]_i_62_n_0
    SLICE_X58Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.298 r  alum/D_registers_q_reg[7][30]_i_57/CO[3]
                         net (fo=1, routed)           0.000    17.298    alum/D_registers_q_reg[7][30]_i_57_n_0
    SLICE_X58Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.412 r  alum/D_registers_q_reg[7][30]_i_52/CO[3]
                         net (fo=1, routed)           0.000    17.412    alum/D_registers_q_reg[7][30]_i_52_n_0
    SLICE_X58Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.526 r  alum/D_registers_q_reg[7][30]_i_44/CO[3]
                         net (fo=1, routed)           0.000    17.526    alum/D_registers_q_reg[7][30]_i_44_n_0
    SLICE_X58Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.640 r  alum/D_registers_q_reg[7][30]_i_31/CO[3]
                         net (fo=1, routed)           0.000    17.640    alum/D_registers_q_reg[7][30]_i_31_n_0
    SLICE_X58Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.754 r  alum/D_registers_q_reg[7][30]_i_18/CO[3]
                         net (fo=1, routed)           0.000    17.754    alum/D_registers_q_reg[7][30]_i_18_n_0
    SLICE_X58Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.911 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          1.106    19.017    alum/temp_out0[30]
    SLICE_X57Y25         LUT3 (Prop_lut3_I0_O)        0.329    19.346 r  alum/D_registers_q[7][29]_i_68/O
                         net (fo=1, routed)           0.000    19.346    alum/D_registers_q[7][29]_i_68_n_0
    SLICE_X57Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.896 r  alum/D_registers_q_reg[7][29]_i_61/CO[3]
                         net (fo=1, routed)           0.000    19.896    alum/D_registers_q_reg[7][29]_i_61_n_0
    SLICE_X57Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.010 r  alum/D_registers_q_reg[7][29]_i_56/CO[3]
                         net (fo=1, routed)           0.000    20.010    alum/D_registers_q_reg[7][29]_i_56_n_0
    SLICE_X57Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.124 r  alum/D_registers_q_reg[7][29]_i_51/CO[3]
                         net (fo=1, routed)           0.000    20.124    alum/D_registers_q_reg[7][29]_i_51_n_0
    SLICE_X57Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.238 r  alum/D_registers_q_reg[7][29]_i_46/CO[3]
                         net (fo=1, routed)           0.000    20.238    alum/D_registers_q_reg[7][29]_i_46_n_0
    SLICE_X57Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.352 r  alum/D_registers_q_reg[7][29]_i_41/CO[3]
                         net (fo=1, routed)           0.000    20.352    alum/D_registers_q_reg[7][29]_i_41_n_0
    SLICE_X57Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.466 r  alum/D_registers_q_reg[7][29]_i_36/CO[3]
                         net (fo=1, routed)           0.000    20.466    alum/D_registers_q_reg[7][29]_i_36_n_0
    SLICE_X57Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.580 r  alum/D_registers_q_reg[7][29]_i_31/CO[3]
                         net (fo=1, routed)           0.000    20.580    alum/D_registers_q_reg[7][29]_i_31_n_0
    SLICE_X57Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.694 r  alum/D_registers_q_reg[7][29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    20.694    alum/D_registers_q_reg[7][29]_i_23_n_0
    SLICE_X57Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.851 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          0.953    21.804    alum/temp_out0[29]
    SLICE_X54Y27         LUT3 (Prop_lut3_I0_O)        0.329    22.133 r  alum/D_registers_q[7][28]_i_95/O
                         net (fo=1, routed)           0.000    22.133    alum/D_registers_q[7][28]_i_95_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.666 r  alum/D_registers_q_reg[7][28]_i_88/CO[3]
                         net (fo=1, routed)           0.000    22.666    alum/D_registers_q_reg[7][28]_i_88_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.783 r  alum/D_registers_q_reg[7][28]_i_83/CO[3]
                         net (fo=1, routed)           0.000    22.783    alum/D_registers_q_reg[7][28]_i_83_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.900 r  alum/D_registers_q_reg[7][28]_i_78/CO[3]
                         net (fo=1, routed)           0.000    22.900    alum/D_registers_q_reg[7][28]_i_78_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.017 r  alum/D_registers_q_reg[7][28]_i_70/CO[3]
                         net (fo=1, routed)           0.000    23.017    alum/D_registers_q_reg[7][28]_i_70_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.134 r  alum/D_registers_q_reg[7][28]_i_61/CO[3]
                         net (fo=1, routed)           0.000    23.134    alum/D_registers_q_reg[7][28]_i_61_n_0
    SLICE_X54Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.251 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    23.251    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X54Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.368 r  alum/D_registers_q_reg[7][28]_i_47/CO[3]
                         net (fo=1, routed)           0.000    23.368    alum/D_registers_q_reg[7][28]_i_47_n_0
    SLICE_X54Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.485 r  alum/D_registers_q_reg[7][28]_i_27/CO[3]
                         net (fo=1, routed)           0.000    23.485    alum/D_registers_q_reg[7][28]_i_27_n_0
    SLICE_X54Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.642 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          0.987    24.629    alum/temp_out0[28]
    SLICE_X50Y28         LUT3 (Prop_lut3_I0_O)        0.332    24.961 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    24.961    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.494 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.494    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.611 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.611    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.728 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.728    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X50Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.845 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.845    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X50Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.962 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.962    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X50Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.079 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    26.079    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X50Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.196 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    26.196    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X50Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.313 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.313    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X50Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.470 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          0.886    27.356    alum/temp_out0[27]
    SLICE_X51Y28         LUT3 (Prop_lut3_I0_O)        0.332    27.688 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.688    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.238 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.238    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.352 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.352    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X51Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.466 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.466    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X51Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.580 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.580    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X51Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.694 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.694    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X51Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.808 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.808    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X51Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.922 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.922    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X51Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.036 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    29.036    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X51Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.193 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.012    30.205    alum/temp_out0[26]
    SLICE_X55Y30         LUT3 (Prop_lut3_I0_O)        0.329    30.534 r  alum/D_registers_q[7][25]_i_63/O
                         net (fo=1, routed)           0.000    30.534    alum/D_registers_q[7][25]_i_63_n_0
    SLICE_X55Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.084 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    31.084    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X55Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.198 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    31.198    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X55Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.312 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    31.312    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X55Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.426 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.426    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X55Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.540 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.540    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X55Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.654 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    31.654    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X55Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.768 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.768    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X55Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.882 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    31.882    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X55Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.039 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          1.112    33.151    alum/temp_out0[25]
    SLICE_X52Y30         LUT3 (Prop_lut3_I0_O)        0.329    33.480 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    33.480    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X52Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.013 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    34.013    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X52Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.130 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    34.130    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X52Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.247 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.247    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X52Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.364 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.364    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X52Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.481 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.481    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X52Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.598 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.598    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X52Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.715 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.715    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X52Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.832 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.832    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X52Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.989 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.098    36.088    alum/temp_out0[24]
    SLICE_X49Y31         LUT3 (Prop_lut3_I0_O)        0.332    36.420 r  alum/D_registers_q[7][23]_i_58/O
                         net (fo=1, routed)           0.000    36.420    alum/D_registers_q[7][23]_i_58_n_0
    SLICE_X49Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    36.952 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    36.952    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X49Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.066 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    37.066    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X49Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.180 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    37.180    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X49Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.294 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.294    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X49Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.408 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    37.408    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X49Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.522 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.522    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X49Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.636 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.636    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X49Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.793 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.042    38.834    alum/temp_out0[23]
    SLICE_X48Y30         LUT3 (Prop_lut3_I0_O)        0.329    39.163 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    39.163    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.713 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.713    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.827 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.827    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X48Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.941 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.941    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X48Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.055 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    40.055    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X48Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.169 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    40.169    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X48Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.283 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.283    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X48Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.397 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.397    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X48Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.511 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.511    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X48Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.668 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.191    41.859    alum/temp_out0[22]
    SLICE_X45Y30         LUT3 (Prop_lut3_I0_O)        0.329    42.188 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    42.188    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.738 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.738    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X45Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.852 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.852    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X45Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.966 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.966    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X45Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.080 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    43.080    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X45Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.194 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    43.194    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X45Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.308 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    43.308    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X45Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.422 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    43.422    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X45Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.536 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.536    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X45Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.693 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.008    44.701    alum/temp_out0[21]
    SLICE_X47Y30         LUT3 (Prop_lut3_I0_O)        0.329    45.030 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    45.030    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X47Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.580 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.580    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X47Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.694 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.694    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X47Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.808 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.808    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X47Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.922 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.922    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X47Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.036 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    46.036    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X47Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.150 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    46.150    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X47Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.264 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    46.264    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X47Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.378 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    46.378    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X47Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.535 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.113    47.648    alum/temp_out0[20]
    SLICE_X44Y30         LUT3 (Prop_lut3_I0_O)        0.329    47.977 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    47.977    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.527 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    48.527    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.641 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    48.641    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X44Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.755 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    48.755    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X44Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.869 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.869    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X44Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.983 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.983    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X44Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.097 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    49.097    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X44Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.211 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    49.211    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X44Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.325 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    49.325    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X44Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.482 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          0.947    50.429    alum/temp_out0[19]
    SLICE_X43Y29         LUT3 (Prop_lut3_I0_O)        0.329    50.758 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    50.758    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.308 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    51.308    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.422 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    51.422    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.536 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.536    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X43Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.650 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.650    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X43Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.764 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.764    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X43Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.878 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.878    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X43Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.992 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.992    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X43Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.106 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    52.106    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X43Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.263 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.011    53.273    alum/temp_out0[18]
    SLICE_X41Y28         LUT3 (Prop_lut3_I0_O)        0.329    53.602 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    53.602    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.152 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    54.152    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.266 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    54.266    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.380 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    54.380    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.494 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.494    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.608 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.608    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X41Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.722 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.722    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X41Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.836 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.836    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X41Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.950 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.950    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X41Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    55.107 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.967    56.074    alum/temp_out0[17]
    SLICE_X39Y28         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    56.859 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.859    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.973 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.973    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.087 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    57.087    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.201 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    57.201    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.315 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.315    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X39Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.429 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.429    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.543 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.543    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.657 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.657    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X39Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.814 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          0.949    58.763    alum/temp_out0[16]
    SLICE_X37Y27         LUT3 (Prop_lut3_I0_O)        0.329    59.092 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    59.092    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.642 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.642    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.756 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.756    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.870 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.870    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X37Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.984 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.984    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X37Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.098 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    60.098    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.212 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    60.212    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X37Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.326 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.326    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X37Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.440 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.440    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X37Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.597 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.958    61.555    alum/temp_out0[15]
    SLICE_X36Y26         LUT3 (Prop_lut3_I0_O)        0.329    61.884 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.884    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.434 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.434    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.548 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.548    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.662 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.662    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.776 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.776    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.890 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.890    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.004 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    63.004    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X36Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.118 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    63.118    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X36Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.232 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.232    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X36Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.389 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.103    64.492    alum/temp_out0[14]
    SLICE_X35Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    65.277 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    65.277    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.391 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.391    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.505 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.505    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.619 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.619    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.733 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.733    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X35Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.847 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.847    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X35Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.961 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.961    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X35Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.075 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    66.075    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X35Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.232 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.063    67.295    alum/temp_out0[13]
    SLICE_X34Y24         LUT3 (Prop_lut3_I0_O)        0.329    67.624 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.624    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    68.157 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.009    68.166    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.283 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    68.283    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.400 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.400    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.517 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.517    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.634 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.634    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.751 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.751    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X34Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.868 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.868    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X34Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.985 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.985    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X34Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.142 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          0.977    70.118    alum/temp_out0[12]
    SLICE_X32Y23         LUT3 (Prop_lut3_I0_O)        0.332    70.450 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    70.450    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.000 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    71.000    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.114 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.009    71.123    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.237 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.237    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.351 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.351    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.465 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.465    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.579 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.579    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.693 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.693    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.807 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.807    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.964 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.833    72.797    alum/temp_out0[11]
    SLICE_X33Y23         LUT3 (Prop_lut3_I0_O)        0.329    73.126 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    73.126    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.676 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.676    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.790 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.009    73.799    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.913 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.913    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.027 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    74.027    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.141 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.141    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.255 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.255    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.369 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.369    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.483 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.483    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.640 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.142    75.783    alum/temp_out0[10]
    SLICE_X38Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    76.583 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.583    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.700 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.700    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.817 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.009    76.826    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.943 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.943    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.060 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    77.060    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.177 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.177    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.294 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.294    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.411 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.411    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X38Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.568 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.921    78.489    alum/temp_out0[9]
    SLICE_X40Y22         LUT3 (Prop_lut3_I0_O)        0.332    78.821 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.821    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.371 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.371    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.485 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.485    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.599 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.009    79.608    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.722 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.722    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.836 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.836    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.950 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.950    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.064 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    80.064    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.178 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    80.178    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.335 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.946    81.281    alum/temp_out0[8]
    SLICE_X42Y21         LUT3 (Prop_lut3_I0_O)        0.329    81.610 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    81.610    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    82.143 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    82.143    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.260 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.260    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.377 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.377    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.494 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.009    82.503    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.620 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.620    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.737 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.737    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.854 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.854    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.971 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    82.971    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.128 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          1.024    84.152    alum/temp_out0[7]
    SLICE_X44Y18         LUT3 (Prop_lut3_I0_O)        0.332    84.484 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    84.484    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.034 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    85.034    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.148 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    85.148    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.262 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.262    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.376 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.376    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.490 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.490    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.604 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.604    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.718 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.009    85.727    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.841 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    85.841    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.998 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          0.956    86.954    alum/temp_out0[6]
    SLICE_X45Y18         LUT3 (Prop_lut3_I0_O)        0.329    87.283 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    87.283    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    87.833 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.833    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.947 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.947    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.061 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    88.061    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.175 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    88.175    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.289 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.289    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.403 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.403    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.517 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.009    88.526    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.640 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.640    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.797 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.012    89.810    alum/temp_out0[5]
    SLICE_X47Y18         LUT3 (Prop_lut3_I0_O)        0.329    90.139 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    90.139    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.689 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.689    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.803 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.803    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.917 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.917    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.031 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    91.031    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.145 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    91.145    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.259 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    91.259    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.373 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.009    91.382    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.496 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.496    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.653 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.944    92.596    alum/temp_out0[4]
    SLICE_X46Y18         LUT3 (Prop_lut3_I0_O)        0.329    92.925 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    92.925    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    93.458 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.458    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.575 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.575    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.692 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.692    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.809 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.809    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.926 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.926    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.043 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    94.043    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.160 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.009    94.169    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.286 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.286    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.443 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.227    95.670    alum/temp_out0[3]
    SLICE_X49Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    96.458 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    96.458    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.572 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    96.572    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.686 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    96.686    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.800 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    96.800    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.914 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    96.914    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.028 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    97.028    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.142 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    97.142    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.256 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.009    97.265    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.422 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.000    98.422    alum/temp_out0[2]
    SLICE_X52Y17         LUT3 (Prop_lut3_I0_O)        0.329    98.751 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    98.751    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    99.284 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    99.284    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.401 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    99.401    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.518 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    99.518    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.635 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    99.635    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.752 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    99.752    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.869 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    99.869    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.986 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    99.986    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.103 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.009   100.112    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.269 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.879   101.148    alum/temp_out0[1]
    SLICE_X53Y17         LUT3 (Prop_lut3_I0_O)        0.332   101.480 r  alum/D_registers_q[7][0]_i_73/O
                         net (fo=1, routed)           0.000   101.480    alum/D_registers_q[7][0]_i_73_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.030 r  alum/D_registers_q_reg[7][0]_i_66/CO[3]
                         net (fo=1, routed)           0.000   102.030    alum/D_registers_q_reg[7][0]_i_66_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.144 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   102.144    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.258 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   102.258    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.372 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   102.372    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.486 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   102.486    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.600 r  alum/D_registers_q_reg[7][0]_i_39/CO[3]
                         net (fo=1, routed)           0.000   102.600    alum/D_registers_q_reg[7][0]_i_39_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.714 r  alum/D_registers_q_reg[7][0]_i_33/CO[3]
                         net (fo=1, routed)           0.000   102.714    alum/D_registers_q_reg[7][0]_i_33_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.828 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.009   102.837    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.994 r  alum/D_registers_q_reg[7][0]_i_16/CO[1]
                         net (fo=1, routed)           0.780   103.774    sm/temp_out0[0]
    SLICE_X43Y19         LUT5 (Prop_lut5_I4_O)        0.329   104.103 f  sm/D_registers_q[7][0]_i_9/O
                         net (fo=1, routed)           0.000   104.103    sm/D_registers_q[7][0]_i_9_n_0
    SLICE_X43Y19         MUXF7 (Prop_muxf7_I0_O)      0.212   104.315 f  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.433   104.748    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X43Y19         LUT6 (Prop_lut6_I0_O)        0.299   105.047 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          0.956   106.003    sm/M_alum_out[0]
    SLICE_X52Y13         LUT6 (Prop_lut6_I5_O)        0.124   106.127 r  sm/ram_reg_i_27/O
                         net (fo=1, routed)           1.471   107.598    display/M_sm_bra[0]
    SLICE_X54Y41         LUT6 (Prop_lut6_I5_O)        0.124   107.722 r  display/ram_reg_i_17__0/O
                         net (fo=2, routed)           1.742   109.463    display/brams/override_address
    SLICE_X48Y9          LUT5 (Prop_lut5_I2_O)        0.124   109.587 r  display/ram_reg_i_13/O
                         net (fo=1, routed)           0.592   110.180    brams/bram2/ram_reg_1[0]
    RAMB18_X1Y4          RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.489   116.004    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y4          RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.273   116.278    
                         clock uncertainty           -0.035   116.243    
    RAMB18_X1Y4          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566   115.677    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                        115.677    
                         arrival time                        -110.180    
  -------------------------------------------------------------------
                         slack                                  5.497    

Slack (MET) :             6.635ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        104.360ns  (logic 61.383ns (58.819%)  route 42.977ns (41.182%))
  Logic Levels:           326  (CARRY4=287 LUT2=1 LUT3=29 LUT4=2 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 115.965 - 111.111 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.568     5.152    sm/clk_IBUF_BUFG
    SLICE_X48Y10         FDRE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y10         FDRE (Prop_fdre_C_Q)         0.456     5.608 f  sm/D_states_q_reg[5]/Q
                         net (fo=230, routed)         1.668     7.276    sm/D_states_q[5]
    SLICE_X54Y8          LUT4 (Prop_lut4_I0_O)        0.150     7.426 f  sm/ram_reg_i_89/O
                         net (fo=1, routed)           0.881     8.307    sm/ram_reg_i_89_n_0
    SLICE_X54Y8          LUT6 (Prop_lut6_I0_O)        0.328     8.635 f  sm/ram_reg_i_75/O
                         net (fo=1, routed)           0.448     9.084    sm/ram_reg_i_75_n_0
    SLICE_X54Y9          LUT6 (Prop_lut6_I2_O)        0.124     9.208 r  sm/ram_reg_i_63/O
                         net (fo=64, routed)          1.344    10.552    L_reg/M_sm_ra1[1]
    SLICE_X46Y30         LUT6 (Prop_lut6_I2_O)        0.124    10.676 r  L_reg/D_registers_q[7][31]_i_112/O
                         net (fo=2, routed)           1.246    11.922    L_reg/D_registers_q[7][31]_i_112_n_0
    SLICE_X53Y26         LUT3 (Prop_lut3_I2_O)        0.152    12.074 r  L_reg/D_registers_q[7][31]_i_65/O
                         net (fo=45, routed)          1.054    13.128    sm/M_alum_a[31]
    SLICE_X59Y24         LUT2 (Prop_lut2_I1_O)        0.326    13.454 r  sm/D_registers_q[7][31]_i_206/O
                         net (fo=1, routed)           0.000    13.454    alum/S[0]
    SLICE_X59Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.986 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.009    13.995    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X59Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.109 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.000    14.109    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X59Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.223 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    14.223    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X59Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.337 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    14.337    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X59Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.451 r  alum/D_registers_q_reg[7][31]_i_177/CO[3]
                         net (fo=1, routed)           0.000    14.451    alum/D_registers_q_reg[7][31]_i_177_n_0
    SLICE_X59Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.565 r  alum/D_registers_q_reg[7][31]_i_172/CO[3]
                         net (fo=1, routed)           0.000    14.565    alum/D_registers_q_reg[7][31]_i_172_n_0
    SLICE_X59Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.679 r  alum/D_registers_q_reg[7][31]_i_156/CO[3]
                         net (fo=1, routed)           0.000    14.679    alum/D_registers_q_reg[7][31]_i_156_n_0
    SLICE_X59Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.793 r  alum/D_registers_q_reg[7][31]_i_131/CO[3]
                         net (fo=1, routed)           0.000    14.793    alum/D_registers_q_reg[7][31]_i_131_n_0
    SLICE_X59Y32         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.064 r  alum/D_registers_q_reg[7][31]_i_87/CO[0]
                         net (fo=37, routed)          0.960    16.024    alum/temp_out0[31]
    SLICE_X58Y24         LUT3 (Prop_lut3_I0_O)        0.373    16.397 r  alum/D_registers_q[7][30]_i_79/O
                         net (fo=1, routed)           0.000    16.397    alum/D_registers_q[7][30]_i_79_n_0
    SLICE_X58Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.947 r  alum/D_registers_q_reg[7][30]_i_72/CO[3]
                         net (fo=1, routed)           0.009    16.956    alum/D_registers_q_reg[7][30]_i_72_n_0
    SLICE_X58Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.070 r  alum/D_registers_q_reg[7][30]_i_67/CO[3]
                         net (fo=1, routed)           0.000    17.070    alum/D_registers_q_reg[7][30]_i_67_n_0
    SLICE_X58Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.184 r  alum/D_registers_q_reg[7][30]_i_62/CO[3]
                         net (fo=1, routed)           0.000    17.184    alum/D_registers_q_reg[7][30]_i_62_n_0
    SLICE_X58Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.298 r  alum/D_registers_q_reg[7][30]_i_57/CO[3]
                         net (fo=1, routed)           0.000    17.298    alum/D_registers_q_reg[7][30]_i_57_n_0
    SLICE_X58Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.412 r  alum/D_registers_q_reg[7][30]_i_52/CO[3]
                         net (fo=1, routed)           0.000    17.412    alum/D_registers_q_reg[7][30]_i_52_n_0
    SLICE_X58Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.526 r  alum/D_registers_q_reg[7][30]_i_44/CO[3]
                         net (fo=1, routed)           0.000    17.526    alum/D_registers_q_reg[7][30]_i_44_n_0
    SLICE_X58Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.640 r  alum/D_registers_q_reg[7][30]_i_31/CO[3]
                         net (fo=1, routed)           0.000    17.640    alum/D_registers_q_reg[7][30]_i_31_n_0
    SLICE_X58Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.754 r  alum/D_registers_q_reg[7][30]_i_18/CO[3]
                         net (fo=1, routed)           0.000    17.754    alum/D_registers_q_reg[7][30]_i_18_n_0
    SLICE_X58Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.911 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          1.106    19.017    alum/temp_out0[30]
    SLICE_X57Y25         LUT3 (Prop_lut3_I0_O)        0.329    19.346 r  alum/D_registers_q[7][29]_i_68/O
                         net (fo=1, routed)           0.000    19.346    alum/D_registers_q[7][29]_i_68_n_0
    SLICE_X57Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.896 r  alum/D_registers_q_reg[7][29]_i_61/CO[3]
                         net (fo=1, routed)           0.000    19.896    alum/D_registers_q_reg[7][29]_i_61_n_0
    SLICE_X57Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.010 r  alum/D_registers_q_reg[7][29]_i_56/CO[3]
                         net (fo=1, routed)           0.000    20.010    alum/D_registers_q_reg[7][29]_i_56_n_0
    SLICE_X57Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.124 r  alum/D_registers_q_reg[7][29]_i_51/CO[3]
                         net (fo=1, routed)           0.000    20.124    alum/D_registers_q_reg[7][29]_i_51_n_0
    SLICE_X57Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.238 r  alum/D_registers_q_reg[7][29]_i_46/CO[3]
                         net (fo=1, routed)           0.000    20.238    alum/D_registers_q_reg[7][29]_i_46_n_0
    SLICE_X57Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.352 r  alum/D_registers_q_reg[7][29]_i_41/CO[3]
                         net (fo=1, routed)           0.000    20.352    alum/D_registers_q_reg[7][29]_i_41_n_0
    SLICE_X57Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.466 r  alum/D_registers_q_reg[7][29]_i_36/CO[3]
                         net (fo=1, routed)           0.000    20.466    alum/D_registers_q_reg[7][29]_i_36_n_0
    SLICE_X57Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.580 r  alum/D_registers_q_reg[7][29]_i_31/CO[3]
                         net (fo=1, routed)           0.000    20.580    alum/D_registers_q_reg[7][29]_i_31_n_0
    SLICE_X57Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.694 r  alum/D_registers_q_reg[7][29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    20.694    alum/D_registers_q_reg[7][29]_i_23_n_0
    SLICE_X57Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.851 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          0.953    21.804    alum/temp_out0[29]
    SLICE_X54Y27         LUT3 (Prop_lut3_I0_O)        0.329    22.133 r  alum/D_registers_q[7][28]_i_95/O
                         net (fo=1, routed)           0.000    22.133    alum/D_registers_q[7][28]_i_95_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.666 r  alum/D_registers_q_reg[7][28]_i_88/CO[3]
                         net (fo=1, routed)           0.000    22.666    alum/D_registers_q_reg[7][28]_i_88_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.783 r  alum/D_registers_q_reg[7][28]_i_83/CO[3]
                         net (fo=1, routed)           0.000    22.783    alum/D_registers_q_reg[7][28]_i_83_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.900 r  alum/D_registers_q_reg[7][28]_i_78/CO[3]
                         net (fo=1, routed)           0.000    22.900    alum/D_registers_q_reg[7][28]_i_78_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.017 r  alum/D_registers_q_reg[7][28]_i_70/CO[3]
                         net (fo=1, routed)           0.000    23.017    alum/D_registers_q_reg[7][28]_i_70_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.134 r  alum/D_registers_q_reg[7][28]_i_61/CO[3]
                         net (fo=1, routed)           0.000    23.134    alum/D_registers_q_reg[7][28]_i_61_n_0
    SLICE_X54Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.251 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    23.251    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X54Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.368 r  alum/D_registers_q_reg[7][28]_i_47/CO[3]
                         net (fo=1, routed)           0.000    23.368    alum/D_registers_q_reg[7][28]_i_47_n_0
    SLICE_X54Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.485 r  alum/D_registers_q_reg[7][28]_i_27/CO[3]
                         net (fo=1, routed)           0.000    23.485    alum/D_registers_q_reg[7][28]_i_27_n_0
    SLICE_X54Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.642 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          0.987    24.629    alum/temp_out0[28]
    SLICE_X50Y28         LUT3 (Prop_lut3_I0_O)        0.332    24.961 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    24.961    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.494 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.494    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.611 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.611    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.728 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.728    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X50Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.845 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.845    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X50Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.962 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.962    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X50Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.079 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    26.079    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X50Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.196 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    26.196    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X50Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.313 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.313    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X50Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.470 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          0.886    27.356    alum/temp_out0[27]
    SLICE_X51Y28         LUT3 (Prop_lut3_I0_O)        0.332    27.688 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.688    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.238 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.238    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.352 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.352    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X51Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.466 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.466    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X51Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.580 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.580    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X51Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.694 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.694    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X51Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.808 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.808    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X51Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.922 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.922    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X51Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.036 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    29.036    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X51Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.193 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.012    30.205    alum/temp_out0[26]
    SLICE_X55Y30         LUT3 (Prop_lut3_I0_O)        0.329    30.534 r  alum/D_registers_q[7][25]_i_63/O
                         net (fo=1, routed)           0.000    30.534    alum/D_registers_q[7][25]_i_63_n_0
    SLICE_X55Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.084 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    31.084    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X55Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.198 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    31.198    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X55Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.312 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    31.312    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X55Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.426 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.426    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X55Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.540 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.540    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X55Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.654 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    31.654    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X55Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.768 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.768    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X55Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.882 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    31.882    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X55Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.039 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          1.112    33.151    alum/temp_out0[25]
    SLICE_X52Y30         LUT3 (Prop_lut3_I0_O)        0.329    33.480 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    33.480    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X52Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.013 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    34.013    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X52Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.130 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    34.130    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X52Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.247 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.247    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X52Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.364 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.364    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X52Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.481 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.481    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X52Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.598 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.598    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X52Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.715 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.715    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X52Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.832 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.832    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X52Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.989 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.098    36.088    alum/temp_out0[24]
    SLICE_X49Y31         LUT3 (Prop_lut3_I0_O)        0.332    36.420 r  alum/D_registers_q[7][23]_i_58/O
                         net (fo=1, routed)           0.000    36.420    alum/D_registers_q[7][23]_i_58_n_0
    SLICE_X49Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    36.952 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    36.952    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X49Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.066 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    37.066    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X49Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.180 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    37.180    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X49Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.294 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.294    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X49Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.408 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    37.408    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X49Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.522 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.522    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X49Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.636 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.636    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X49Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.793 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.042    38.834    alum/temp_out0[23]
    SLICE_X48Y30         LUT3 (Prop_lut3_I0_O)        0.329    39.163 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    39.163    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.713 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.713    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.827 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.827    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X48Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.941 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.941    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X48Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.055 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    40.055    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X48Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.169 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    40.169    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X48Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.283 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.283    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X48Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.397 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.397    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X48Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.511 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.511    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X48Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.668 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.191    41.859    alum/temp_out0[22]
    SLICE_X45Y30         LUT3 (Prop_lut3_I0_O)        0.329    42.188 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    42.188    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.738 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.738    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X45Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.852 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.852    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X45Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.966 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.966    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X45Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.080 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    43.080    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X45Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.194 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    43.194    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X45Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.308 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    43.308    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X45Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.422 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    43.422    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X45Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.536 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.536    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X45Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.693 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.008    44.701    alum/temp_out0[21]
    SLICE_X47Y30         LUT3 (Prop_lut3_I0_O)        0.329    45.030 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    45.030    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X47Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.580 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.580    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X47Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.694 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.694    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X47Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.808 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.808    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X47Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.922 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.922    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X47Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.036 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    46.036    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X47Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.150 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    46.150    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X47Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.264 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    46.264    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X47Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.378 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    46.378    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X47Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.535 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.113    47.648    alum/temp_out0[20]
    SLICE_X44Y30         LUT3 (Prop_lut3_I0_O)        0.329    47.977 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    47.977    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.527 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    48.527    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.641 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    48.641    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X44Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.755 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    48.755    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X44Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.869 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.869    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X44Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.983 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.983    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X44Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.097 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    49.097    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X44Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.211 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    49.211    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X44Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.325 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    49.325    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X44Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.482 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          0.947    50.429    alum/temp_out0[19]
    SLICE_X43Y29         LUT3 (Prop_lut3_I0_O)        0.329    50.758 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    50.758    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.308 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    51.308    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.422 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    51.422    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.536 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.536    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X43Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.650 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.650    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X43Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.764 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.764    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X43Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.878 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.878    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X43Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.992 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.992    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X43Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.106 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    52.106    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X43Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.263 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.011    53.273    alum/temp_out0[18]
    SLICE_X41Y28         LUT3 (Prop_lut3_I0_O)        0.329    53.602 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    53.602    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.152 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    54.152    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.266 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    54.266    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.380 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    54.380    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.494 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.494    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.608 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.608    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X41Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.722 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.722    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X41Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.836 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.836    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X41Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.950 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.950    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X41Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    55.107 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.967    56.074    alum/temp_out0[17]
    SLICE_X39Y28         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    56.859 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.859    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.973 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.973    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.087 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    57.087    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.201 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    57.201    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.315 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.315    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X39Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.429 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.429    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.543 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.543    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.657 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.657    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X39Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.814 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          0.949    58.763    alum/temp_out0[16]
    SLICE_X37Y27         LUT3 (Prop_lut3_I0_O)        0.329    59.092 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    59.092    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.642 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.642    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.756 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.756    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.870 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.870    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X37Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.984 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.984    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X37Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.098 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    60.098    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.212 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    60.212    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X37Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.326 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.326    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X37Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.440 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.440    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X37Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.597 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.958    61.555    alum/temp_out0[15]
    SLICE_X36Y26         LUT3 (Prop_lut3_I0_O)        0.329    61.884 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.884    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.434 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.434    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.548 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.548    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.662 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.662    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.776 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.776    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.890 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.890    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.004 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    63.004    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X36Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.118 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    63.118    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X36Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.232 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.232    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X36Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.389 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.103    64.492    alum/temp_out0[14]
    SLICE_X35Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    65.277 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    65.277    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.391 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.391    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.505 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.505    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.619 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.619    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.733 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.733    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X35Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.847 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.847    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X35Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.961 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.961    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X35Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.075 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    66.075    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X35Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.232 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.063    67.295    alum/temp_out0[13]
    SLICE_X34Y24         LUT3 (Prop_lut3_I0_O)        0.329    67.624 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.624    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    68.157 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.009    68.166    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.283 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    68.283    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.400 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.400    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.517 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.517    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.634 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.634    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.751 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.751    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X34Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.868 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.868    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X34Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.985 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.985    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X34Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.142 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          0.977    70.118    alum/temp_out0[12]
    SLICE_X32Y23         LUT3 (Prop_lut3_I0_O)        0.332    70.450 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    70.450    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.000 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    71.000    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.114 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.009    71.123    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.237 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.237    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.351 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.351    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.465 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.465    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.579 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.579    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.693 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.693    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.807 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.807    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.964 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.833    72.797    alum/temp_out0[11]
    SLICE_X33Y23         LUT3 (Prop_lut3_I0_O)        0.329    73.126 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    73.126    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.676 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.676    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.790 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.009    73.799    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.913 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.913    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.027 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    74.027    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.141 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.141    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.255 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.255    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.369 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.369    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.483 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.483    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.640 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.142    75.783    alum/temp_out0[10]
    SLICE_X38Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    76.583 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.583    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.700 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.700    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.817 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.009    76.826    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.943 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.943    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.060 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    77.060    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.177 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.177    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.294 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.294    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.411 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.411    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X38Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.568 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.921    78.489    alum/temp_out0[9]
    SLICE_X40Y22         LUT3 (Prop_lut3_I0_O)        0.332    78.821 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.821    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.371 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.371    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.485 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.485    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.599 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.009    79.608    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.722 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.722    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.836 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.836    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.950 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.950    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.064 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    80.064    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.178 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    80.178    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.335 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.946    81.281    alum/temp_out0[8]
    SLICE_X42Y21         LUT3 (Prop_lut3_I0_O)        0.329    81.610 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    81.610    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    82.143 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    82.143    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.260 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.260    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.377 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.377    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.494 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.009    82.503    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.620 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.620    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.737 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.737    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.854 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.854    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.971 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    82.971    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.128 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          1.024    84.152    alum/temp_out0[7]
    SLICE_X44Y18         LUT3 (Prop_lut3_I0_O)        0.332    84.484 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    84.484    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.034 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    85.034    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.148 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    85.148    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.262 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.262    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.376 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.376    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.490 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.490    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.604 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.604    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.718 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.009    85.727    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.841 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    85.841    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.998 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          0.956    86.954    alum/temp_out0[6]
    SLICE_X45Y18         LUT3 (Prop_lut3_I0_O)        0.329    87.283 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    87.283    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    87.833 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.833    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.947 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.947    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.061 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    88.061    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.175 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    88.175    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.289 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.289    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.403 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.403    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.517 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.009    88.526    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.640 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.640    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.797 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.012    89.810    alum/temp_out0[5]
    SLICE_X47Y18         LUT3 (Prop_lut3_I0_O)        0.329    90.139 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    90.139    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.689 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.689    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.803 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.803    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.917 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.917    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.031 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    91.031    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.145 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    91.145    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.259 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    91.259    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.373 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.009    91.382    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.496 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.496    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.653 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.944    92.596    alum/temp_out0[4]
    SLICE_X46Y18         LUT3 (Prop_lut3_I0_O)        0.329    92.925 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    92.925    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    93.458 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.458    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.575 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.575    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.692 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.692    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.809 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.809    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.926 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.926    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.043 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    94.043    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.160 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.009    94.169    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.286 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.286    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.443 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.227    95.670    alum/temp_out0[3]
    SLICE_X49Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    96.458 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    96.458    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.572 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    96.572    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.686 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    96.686    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.800 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    96.800    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.914 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    96.914    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.028 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    97.028    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.142 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    97.142    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.256 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.009    97.265    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.422 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.000    98.422    alum/temp_out0[2]
    SLICE_X52Y17         LUT3 (Prop_lut3_I0_O)        0.329    98.751 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    98.751    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    99.284 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    99.284    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.401 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    99.401    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.518 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    99.518    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.635 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    99.635    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.752 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    99.752    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.869 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    99.869    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.986 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    99.986    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.103 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.009   100.112    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.269 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.879   101.148    alum/temp_out0[1]
    SLICE_X53Y17         LUT3 (Prop_lut3_I0_O)        0.332   101.480 r  alum/D_registers_q[7][0]_i_73/O
                         net (fo=1, routed)           0.000   101.480    alum/D_registers_q[7][0]_i_73_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.030 r  alum/D_registers_q_reg[7][0]_i_66/CO[3]
                         net (fo=1, routed)           0.000   102.030    alum/D_registers_q_reg[7][0]_i_66_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.144 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   102.144    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.258 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   102.258    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.372 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   102.372    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.486 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   102.486    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.600 r  alum/D_registers_q_reg[7][0]_i_39/CO[3]
                         net (fo=1, routed)           0.000   102.600    alum/D_registers_q_reg[7][0]_i_39_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.714 r  alum/D_registers_q_reg[7][0]_i_33/CO[3]
                         net (fo=1, routed)           0.000   102.714    alum/D_registers_q_reg[7][0]_i_33_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.828 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.009   102.837    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.994 r  alum/D_registers_q_reg[7][0]_i_16/CO[1]
                         net (fo=1, routed)           0.780   103.774    sm/temp_out0[0]
    SLICE_X43Y19         LUT5 (Prop_lut5_I4_O)        0.329   104.103 f  sm/D_registers_q[7][0]_i_9/O
                         net (fo=1, routed)           0.000   104.103    sm/D_registers_q[7][0]_i_9_n_0
    SLICE_X43Y19         MUXF7 (Prop_muxf7_I0_O)      0.212   104.315 f  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.433   104.748    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X43Y19         LUT6 (Prop_lut6_I0_O)        0.299   105.047 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          1.445   106.492    sm/M_alum_out[0]
    SLICE_X50Y9          LUT4 (Prop_lut4_I1_O)        0.116   106.608 r  sm/D_states_q[4]_i_21/O
                         net (fo=2, routed)           0.837   107.445    sm/D_states_q[4]_i_21_n_0
    SLICE_X48Y9          LUT3 (Prop_lut3_I0_O)        0.356   107.801 r  sm/D_states_q[4]_i_5/O
                         net (fo=1, routed)           0.816   108.617    sm/D_states_q[4]_i_5_n_0
    SLICE_X47Y9          LUT6 (Prop_lut6_I3_O)        0.332   108.949 r  sm/D_states_q[4]_i_1/O
                         net (fo=1, routed)           0.563   109.512    sm/D_states_d__0[4]
    SLICE_X48Y10         FDSE                                         r  sm/D_states_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.449   115.965    sm/clk_IBUF_BUFG
    SLICE_X48Y10         FDSE                                         r  sm/D_states_q_reg[4]/C
                         clock pessimism              0.298   116.263    
                         clock uncertainty           -0.035   116.228    
    SLICE_X48Y10         FDSE (Setup_fdse_C_D)       -0.081   116.147    sm/D_states_q_reg[4]
  -------------------------------------------------------------------
                         required time                        116.147    
                         arrival time                        -109.512    
  -------------------------------------------------------------------
                         slack                                  6.635    

Slack (MET) :             7.246ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.740ns  (logic 61.179ns (58.973%)  route 42.561ns (41.027%))
  Logic Levels:           326  (CARRY4=287 LUT2=1 LUT3=28 LUT4=1 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 115.965 - 111.111 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.568     5.152    sm/clk_IBUF_BUFG
    SLICE_X48Y10         FDRE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y10         FDRE (Prop_fdre_C_Q)         0.456     5.608 f  sm/D_states_q_reg[5]/Q
                         net (fo=230, routed)         1.668     7.276    sm/D_states_q[5]
    SLICE_X54Y8          LUT4 (Prop_lut4_I0_O)        0.150     7.426 f  sm/ram_reg_i_89/O
                         net (fo=1, routed)           0.881     8.307    sm/ram_reg_i_89_n_0
    SLICE_X54Y8          LUT6 (Prop_lut6_I0_O)        0.328     8.635 f  sm/ram_reg_i_75/O
                         net (fo=1, routed)           0.448     9.084    sm/ram_reg_i_75_n_0
    SLICE_X54Y9          LUT6 (Prop_lut6_I2_O)        0.124     9.208 r  sm/ram_reg_i_63/O
                         net (fo=64, routed)          1.344    10.552    L_reg/M_sm_ra1[1]
    SLICE_X46Y30         LUT6 (Prop_lut6_I2_O)        0.124    10.676 r  L_reg/D_registers_q[7][31]_i_112/O
                         net (fo=2, routed)           1.246    11.922    L_reg/D_registers_q[7][31]_i_112_n_0
    SLICE_X53Y26         LUT3 (Prop_lut3_I2_O)        0.152    12.074 r  L_reg/D_registers_q[7][31]_i_65/O
                         net (fo=45, routed)          1.054    13.128    sm/M_alum_a[31]
    SLICE_X59Y24         LUT2 (Prop_lut2_I1_O)        0.326    13.454 r  sm/D_registers_q[7][31]_i_206/O
                         net (fo=1, routed)           0.000    13.454    alum/S[0]
    SLICE_X59Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.986 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.009    13.995    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X59Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.109 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.000    14.109    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X59Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.223 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    14.223    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X59Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.337 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    14.337    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X59Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.451 r  alum/D_registers_q_reg[7][31]_i_177/CO[3]
                         net (fo=1, routed)           0.000    14.451    alum/D_registers_q_reg[7][31]_i_177_n_0
    SLICE_X59Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.565 r  alum/D_registers_q_reg[7][31]_i_172/CO[3]
                         net (fo=1, routed)           0.000    14.565    alum/D_registers_q_reg[7][31]_i_172_n_0
    SLICE_X59Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.679 r  alum/D_registers_q_reg[7][31]_i_156/CO[3]
                         net (fo=1, routed)           0.000    14.679    alum/D_registers_q_reg[7][31]_i_156_n_0
    SLICE_X59Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.793 r  alum/D_registers_q_reg[7][31]_i_131/CO[3]
                         net (fo=1, routed)           0.000    14.793    alum/D_registers_q_reg[7][31]_i_131_n_0
    SLICE_X59Y32         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.064 r  alum/D_registers_q_reg[7][31]_i_87/CO[0]
                         net (fo=37, routed)          0.960    16.024    alum/temp_out0[31]
    SLICE_X58Y24         LUT3 (Prop_lut3_I0_O)        0.373    16.397 r  alum/D_registers_q[7][30]_i_79/O
                         net (fo=1, routed)           0.000    16.397    alum/D_registers_q[7][30]_i_79_n_0
    SLICE_X58Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.947 r  alum/D_registers_q_reg[7][30]_i_72/CO[3]
                         net (fo=1, routed)           0.009    16.956    alum/D_registers_q_reg[7][30]_i_72_n_0
    SLICE_X58Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.070 r  alum/D_registers_q_reg[7][30]_i_67/CO[3]
                         net (fo=1, routed)           0.000    17.070    alum/D_registers_q_reg[7][30]_i_67_n_0
    SLICE_X58Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.184 r  alum/D_registers_q_reg[7][30]_i_62/CO[3]
                         net (fo=1, routed)           0.000    17.184    alum/D_registers_q_reg[7][30]_i_62_n_0
    SLICE_X58Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.298 r  alum/D_registers_q_reg[7][30]_i_57/CO[3]
                         net (fo=1, routed)           0.000    17.298    alum/D_registers_q_reg[7][30]_i_57_n_0
    SLICE_X58Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.412 r  alum/D_registers_q_reg[7][30]_i_52/CO[3]
                         net (fo=1, routed)           0.000    17.412    alum/D_registers_q_reg[7][30]_i_52_n_0
    SLICE_X58Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.526 r  alum/D_registers_q_reg[7][30]_i_44/CO[3]
                         net (fo=1, routed)           0.000    17.526    alum/D_registers_q_reg[7][30]_i_44_n_0
    SLICE_X58Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.640 r  alum/D_registers_q_reg[7][30]_i_31/CO[3]
                         net (fo=1, routed)           0.000    17.640    alum/D_registers_q_reg[7][30]_i_31_n_0
    SLICE_X58Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.754 r  alum/D_registers_q_reg[7][30]_i_18/CO[3]
                         net (fo=1, routed)           0.000    17.754    alum/D_registers_q_reg[7][30]_i_18_n_0
    SLICE_X58Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.911 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          1.106    19.017    alum/temp_out0[30]
    SLICE_X57Y25         LUT3 (Prop_lut3_I0_O)        0.329    19.346 r  alum/D_registers_q[7][29]_i_68/O
                         net (fo=1, routed)           0.000    19.346    alum/D_registers_q[7][29]_i_68_n_0
    SLICE_X57Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.896 r  alum/D_registers_q_reg[7][29]_i_61/CO[3]
                         net (fo=1, routed)           0.000    19.896    alum/D_registers_q_reg[7][29]_i_61_n_0
    SLICE_X57Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.010 r  alum/D_registers_q_reg[7][29]_i_56/CO[3]
                         net (fo=1, routed)           0.000    20.010    alum/D_registers_q_reg[7][29]_i_56_n_0
    SLICE_X57Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.124 r  alum/D_registers_q_reg[7][29]_i_51/CO[3]
                         net (fo=1, routed)           0.000    20.124    alum/D_registers_q_reg[7][29]_i_51_n_0
    SLICE_X57Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.238 r  alum/D_registers_q_reg[7][29]_i_46/CO[3]
                         net (fo=1, routed)           0.000    20.238    alum/D_registers_q_reg[7][29]_i_46_n_0
    SLICE_X57Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.352 r  alum/D_registers_q_reg[7][29]_i_41/CO[3]
                         net (fo=1, routed)           0.000    20.352    alum/D_registers_q_reg[7][29]_i_41_n_0
    SLICE_X57Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.466 r  alum/D_registers_q_reg[7][29]_i_36/CO[3]
                         net (fo=1, routed)           0.000    20.466    alum/D_registers_q_reg[7][29]_i_36_n_0
    SLICE_X57Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.580 r  alum/D_registers_q_reg[7][29]_i_31/CO[3]
                         net (fo=1, routed)           0.000    20.580    alum/D_registers_q_reg[7][29]_i_31_n_0
    SLICE_X57Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.694 r  alum/D_registers_q_reg[7][29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    20.694    alum/D_registers_q_reg[7][29]_i_23_n_0
    SLICE_X57Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.851 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          0.953    21.804    alum/temp_out0[29]
    SLICE_X54Y27         LUT3 (Prop_lut3_I0_O)        0.329    22.133 r  alum/D_registers_q[7][28]_i_95/O
                         net (fo=1, routed)           0.000    22.133    alum/D_registers_q[7][28]_i_95_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.666 r  alum/D_registers_q_reg[7][28]_i_88/CO[3]
                         net (fo=1, routed)           0.000    22.666    alum/D_registers_q_reg[7][28]_i_88_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.783 r  alum/D_registers_q_reg[7][28]_i_83/CO[3]
                         net (fo=1, routed)           0.000    22.783    alum/D_registers_q_reg[7][28]_i_83_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.900 r  alum/D_registers_q_reg[7][28]_i_78/CO[3]
                         net (fo=1, routed)           0.000    22.900    alum/D_registers_q_reg[7][28]_i_78_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.017 r  alum/D_registers_q_reg[7][28]_i_70/CO[3]
                         net (fo=1, routed)           0.000    23.017    alum/D_registers_q_reg[7][28]_i_70_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.134 r  alum/D_registers_q_reg[7][28]_i_61/CO[3]
                         net (fo=1, routed)           0.000    23.134    alum/D_registers_q_reg[7][28]_i_61_n_0
    SLICE_X54Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.251 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    23.251    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X54Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.368 r  alum/D_registers_q_reg[7][28]_i_47/CO[3]
                         net (fo=1, routed)           0.000    23.368    alum/D_registers_q_reg[7][28]_i_47_n_0
    SLICE_X54Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.485 r  alum/D_registers_q_reg[7][28]_i_27/CO[3]
                         net (fo=1, routed)           0.000    23.485    alum/D_registers_q_reg[7][28]_i_27_n_0
    SLICE_X54Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.642 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          0.987    24.629    alum/temp_out0[28]
    SLICE_X50Y28         LUT3 (Prop_lut3_I0_O)        0.332    24.961 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    24.961    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.494 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.494    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.611 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.611    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.728 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.728    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X50Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.845 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.845    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X50Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.962 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.962    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X50Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.079 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    26.079    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X50Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.196 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    26.196    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X50Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.313 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.313    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X50Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.470 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          0.886    27.356    alum/temp_out0[27]
    SLICE_X51Y28         LUT3 (Prop_lut3_I0_O)        0.332    27.688 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.688    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.238 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.238    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.352 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.352    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X51Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.466 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.466    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X51Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.580 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.580    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X51Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.694 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.694    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X51Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.808 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.808    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X51Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.922 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.922    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X51Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.036 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    29.036    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X51Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.193 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.012    30.205    alum/temp_out0[26]
    SLICE_X55Y30         LUT3 (Prop_lut3_I0_O)        0.329    30.534 r  alum/D_registers_q[7][25]_i_63/O
                         net (fo=1, routed)           0.000    30.534    alum/D_registers_q[7][25]_i_63_n_0
    SLICE_X55Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.084 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    31.084    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X55Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.198 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    31.198    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X55Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.312 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    31.312    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X55Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.426 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.426    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X55Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.540 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.540    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X55Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.654 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    31.654    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X55Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.768 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.768    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X55Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.882 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    31.882    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X55Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.039 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          1.112    33.151    alum/temp_out0[25]
    SLICE_X52Y30         LUT3 (Prop_lut3_I0_O)        0.329    33.480 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    33.480    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X52Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.013 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    34.013    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X52Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.130 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    34.130    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X52Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.247 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.247    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X52Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.364 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.364    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X52Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.481 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.481    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X52Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.598 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.598    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X52Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.715 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.715    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X52Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.832 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.832    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X52Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.989 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.098    36.088    alum/temp_out0[24]
    SLICE_X49Y31         LUT3 (Prop_lut3_I0_O)        0.332    36.420 r  alum/D_registers_q[7][23]_i_58/O
                         net (fo=1, routed)           0.000    36.420    alum/D_registers_q[7][23]_i_58_n_0
    SLICE_X49Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    36.952 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    36.952    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X49Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.066 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    37.066    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X49Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.180 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    37.180    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X49Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.294 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.294    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X49Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.408 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    37.408    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X49Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.522 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.522    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X49Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.636 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.636    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X49Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.793 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.042    38.834    alum/temp_out0[23]
    SLICE_X48Y30         LUT3 (Prop_lut3_I0_O)        0.329    39.163 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    39.163    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.713 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.713    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.827 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.827    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X48Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.941 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.941    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X48Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.055 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    40.055    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X48Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.169 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    40.169    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X48Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.283 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.283    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X48Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.397 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.397    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X48Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.511 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.511    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X48Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.668 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.191    41.859    alum/temp_out0[22]
    SLICE_X45Y30         LUT3 (Prop_lut3_I0_O)        0.329    42.188 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    42.188    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.738 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.738    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X45Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.852 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.852    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X45Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.966 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.966    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X45Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.080 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    43.080    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X45Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.194 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    43.194    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X45Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.308 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    43.308    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X45Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.422 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    43.422    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X45Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.536 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.536    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X45Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.693 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.008    44.701    alum/temp_out0[21]
    SLICE_X47Y30         LUT3 (Prop_lut3_I0_O)        0.329    45.030 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    45.030    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X47Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.580 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.580    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X47Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.694 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.694    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X47Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.808 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.808    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X47Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.922 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.922    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X47Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.036 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    46.036    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X47Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.150 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    46.150    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X47Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.264 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    46.264    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X47Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.378 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    46.378    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X47Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.535 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.113    47.648    alum/temp_out0[20]
    SLICE_X44Y30         LUT3 (Prop_lut3_I0_O)        0.329    47.977 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    47.977    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.527 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    48.527    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.641 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    48.641    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X44Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.755 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    48.755    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X44Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.869 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.869    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X44Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.983 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.983    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X44Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.097 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    49.097    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X44Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.211 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    49.211    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X44Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.325 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    49.325    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X44Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.482 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          0.947    50.429    alum/temp_out0[19]
    SLICE_X43Y29         LUT3 (Prop_lut3_I0_O)        0.329    50.758 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    50.758    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.308 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    51.308    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.422 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    51.422    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.536 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.536    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X43Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.650 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.650    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X43Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.764 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.764    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X43Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.878 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.878    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X43Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.992 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.992    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X43Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.106 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    52.106    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X43Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.263 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.011    53.273    alum/temp_out0[18]
    SLICE_X41Y28         LUT3 (Prop_lut3_I0_O)        0.329    53.602 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    53.602    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.152 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    54.152    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.266 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    54.266    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.380 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    54.380    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.494 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.494    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.608 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.608    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X41Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.722 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.722    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X41Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.836 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.836    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X41Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.950 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.950    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X41Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    55.107 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.967    56.074    alum/temp_out0[17]
    SLICE_X39Y28         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    56.859 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.859    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.973 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.973    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.087 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    57.087    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.201 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    57.201    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.315 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.315    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X39Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.429 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.429    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.543 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.543    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.657 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.657    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X39Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.814 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          0.949    58.763    alum/temp_out0[16]
    SLICE_X37Y27         LUT3 (Prop_lut3_I0_O)        0.329    59.092 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    59.092    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.642 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.642    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.756 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.756    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.870 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.870    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X37Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.984 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.984    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X37Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.098 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    60.098    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.212 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    60.212    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X37Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.326 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.326    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X37Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.440 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.440    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X37Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.597 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.958    61.555    alum/temp_out0[15]
    SLICE_X36Y26         LUT3 (Prop_lut3_I0_O)        0.329    61.884 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.884    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.434 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.434    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.548 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.548    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.662 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.662    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.776 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.776    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.890 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.890    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.004 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    63.004    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X36Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.118 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    63.118    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X36Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.232 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.232    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X36Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.389 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.103    64.492    alum/temp_out0[14]
    SLICE_X35Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    65.277 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    65.277    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.391 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.391    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.505 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.505    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.619 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.619    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.733 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.733    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X35Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.847 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.847    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X35Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.961 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.961    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X35Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.075 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    66.075    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X35Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.232 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.063    67.295    alum/temp_out0[13]
    SLICE_X34Y24         LUT3 (Prop_lut3_I0_O)        0.329    67.624 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.624    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    68.157 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.009    68.166    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.283 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    68.283    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.400 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.400    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.517 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.517    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.634 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.634    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.751 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.751    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X34Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.868 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.868    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X34Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.985 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.985    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X34Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.142 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          0.977    70.118    alum/temp_out0[12]
    SLICE_X32Y23         LUT3 (Prop_lut3_I0_O)        0.332    70.450 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    70.450    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.000 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    71.000    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.114 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.009    71.123    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.237 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.237    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.351 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.351    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.465 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.465    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.579 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.579    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.693 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.693    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.807 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.807    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.964 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.833    72.797    alum/temp_out0[11]
    SLICE_X33Y23         LUT3 (Prop_lut3_I0_O)        0.329    73.126 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    73.126    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.676 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.676    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.790 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.009    73.799    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.913 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.913    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.027 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    74.027    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.141 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.141    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.255 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.255    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.369 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.369    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.483 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.483    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.640 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.142    75.783    alum/temp_out0[10]
    SLICE_X38Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    76.583 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.583    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.700 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.700    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.817 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.009    76.826    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.943 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.943    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.060 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    77.060    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.177 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.177    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.294 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.294    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.411 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.411    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X38Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.568 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.921    78.489    alum/temp_out0[9]
    SLICE_X40Y22         LUT3 (Prop_lut3_I0_O)        0.332    78.821 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.821    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.371 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.371    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.485 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.485    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.599 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.009    79.608    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.722 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.722    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.836 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.836    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.950 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.950    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.064 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    80.064    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.178 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    80.178    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.335 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.946    81.281    alum/temp_out0[8]
    SLICE_X42Y21         LUT3 (Prop_lut3_I0_O)        0.329    81.610 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    81.610    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    82.143 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    82.143    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.260 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.260    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.377 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.377    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.494 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.009    82.503    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.620 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.620    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.737 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.737    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.854 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.854    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.971 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    82.971    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.128 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          1.024    84.152    alum/temp_out0[7]
    SLICE_X44Y18         LUT3 (Prop_lut3_I0_O)        0.332    84.484 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    84.484    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.034 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    85.034    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.148 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    85.148    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.262 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.262    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.376 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.376    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.490 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.490    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.604 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.604    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.718 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.009    85.727    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.841 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    85.841    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.998 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          0.956    86.954    alum/temp_out0[6]
    SLICE_X45Y18         LUT3 (Prop_lut3_I0_O)        0.329    87.283 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    87.283    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    87.833 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.833    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.947 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.947    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.061 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    88.061    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.175 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    88.175    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.289 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.289    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.403 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.403    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.517 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.009    88.526    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.640 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.640    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.797 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.012    89.810    alum/temp_out0[5]
    SLICE_X47Y18         LUT3 (Prop_lut3_I0_O)        0.329    90.139 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    90.139    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.689 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.689    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.803 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.803    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.917 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.917    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.031 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    91.031    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.145 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    91.145    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.259 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    91.259    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.373 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.009    91.382    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.496 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.496    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.653 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.944    92.596    alum/temp_out0[4]
    SLICE_X46Y18         LUT3 (Prop_lut3_I0_O)        0.329    92.925 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    92.925    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    93.458 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.458    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.575 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.575    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.692 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.692    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.809 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.809    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.926 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.926    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.043 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    94.043    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.160 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.009    94.169    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.286 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.286    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.443 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.227    95.670    alum/temp_out0[3]
    SLICE_X49Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    96.458 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    96.458    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.572 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    96.572    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.686 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    96.686    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.800 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    96.800    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.914 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    96.914    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.028 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    97.028    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.142 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    97.142    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.256 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.009    97.265    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.422 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.000    98.422    alum/temp_out0[2]
    SLICE_X52Y17         LUT3 (Prop_lut3_I0_O)        0.329    98.751 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    98.751    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    99.284 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    99.284    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.401 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    99.401    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.518 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    99.518    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.635 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    99.635    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.752 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    99.752    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.869 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    99.869    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.986 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    99.986    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.103 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.009   100.112    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.269 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.879   101.148    alum/temp_out0[1]
    SLICE_X53Y17         LUT3 (Prop_lut3_I0_O)        0.332   101.480 r  alum/D_registers_q[7][0]_i_73/O
                         net (fo=1, routed)           0.000   101.480    alum/D_registers_q[7][0]_i_73_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.030 r  alum/D_registers_q_reg[7][0]_i_66/CO[3]
                         net (fo=1, routed)           0.000   102.030    alum/D_registers_q_reg[7][0]_i_66_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.144 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   102.144    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.258 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   102.258    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.372 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   102.372    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.486 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   102.486    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.600 r  alum/D_registers_q_reg[7][0]_i_39/CO[3]
                         net (fo=1, routed)           0.000   102.600    alum/D_registers_q_reg[7][0]_i_39_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.714 r  alum/D_registers_q_reg[7][0]_i_33/CO[3]
                         net (fo=1, routed)           0.000   102.714    alum/D_registers_q_reg[7][0]_i_33_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.828 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.009   102.837    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.994 r  alum/D_registers_q_reg[7][0]_i_16/CO[1]
                         net (fo=1, routed)           0.780   103.774    sm/temp_out0[0]
    SLICE_X43Y19         LUT5 (Prop_lut5_I4_O)        0.329   104.103 f  sm/D_registers_q[7][0]_i_9/O
                         net (fo=1, routed)           0.000   104.103    sm/D_registers_q[7][0]_i_9_n_0
    SLICE_X43Y19         MUXF7 (Prop_muxf7_I0_O)      0.212   104.315 f  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.433   104.748    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X43Y19         LUT6 (Prop_lut6_I0_O)        0.299   105.047 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          1.135   106.182    sm/M_alum_out[0]
    SLICE_X45Y8          LUT5 (Prop_lut5_I2_O)        0.150   106.332 f  sm/D_states_q[2]_i_14/O
                         net (fo=1, routed)           0.688   107.020    sm/D_states_q[2]_i_14_n_0
    SLICE_X45Y8          LUT6 (Prop_lut6_I3_O)        0.326   107.346 r  sm/D_states_q[2]_i_3/O
                         net (fo=1, routed)           0.714   108.059    sm/D_states_q[2]_i_3_n_0
    SLICE_X45Y10         LUT6 (Prop_lut6_I1_O)        0.124   108.183 r  sm/D_states_q[2]_i_1/O
                         net (fo=1, routed)           0.709   108.892    sm/D_states_d__0[2]
    SLICE_X49Y10         FDRE                                         r  sm/D_states_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.449   115.965    sm/clk_IBUF_BUFG
    SLICE_X49Y10         FDRE                                         r  sm/D_states_q_reg[2]/C
                         clock pessimism              0.276   116.241    
                         clock uncertainty           -0.035   116.206    
    SLICE_X49Y10         FDRE (Setup_fdre_C_D)       -0.067   116.139    sm/D_states_q_reg[2]
  -------------------------------------------------------------------
                         required time                        116.139    
                         arrival time                        -108.893    
  -------------------------------------------------------------------
                         slack                                  7.246    

Slack (MET) :             7.331ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.642ns  (logic 60.951ns (58.809%)  route 42.691ns (41.191%))
  Logic Levels:           326  (CARRY4=287 LUT2=2 LUT3=28 LUT4=1 LUT5=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 115.965 - 111.111 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.568     5.152    sm/clk_IBUF_BUFG
    SLICE_X48Y10         FDRE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y10         FDRE (Prop_fdre_C_Q)         0.456     5.608 f  sm/D_states_q_reg[5]/Q
                         net (fo=230, routed)         1.668     7.276    sm/D_states_q[5]
    SLICE_X54Y8          LUT4 (Prop_lut4_I0_O)        0.150     7.426 f  sm/ram_reg_i_89/O
                         net (fo=1, routed)           0.881     8.307    sm/ram_reg_i_89_n_0
    SLICE_X54Y8          LUT6 (Prop_lut6_I0_O)        0.328     8.635 f  sm/ram_reg_i_75/O
                         net (fo=1, routed)           0.448     9.084    sm/ram_reg_i_75_n_0
    SLICE_X54Y9          LUT6 (Prop_lut6_I2_O)        0.124     9.208 r  sm/ram_reg_i_63/O
                         net (fo=64, routed)          1.344    10.552    L_reg/M_sm_ra1[1]
    SLICE_X46Y30         LUT6 (Prop_lut6_I2_O)        0.124    10.676 r  L_reg/D_registers_q[7][31]_i_112/O
                         net (fo=2, routed)           1.246    11.922    L_reg/D_registers_q[7][31]_i_112_n_0
    SLICE_X53Y26         LUT3 (Prop_lut3_I2_O)        0.152    12.074 r  L_reg/D_registers_q[7][31]_i_65/O
                         net (fo=45, routed)          1.054    13.128    sm/M_alum_a[31]
    SLICE_X59Y24         LUT2 (Prop_lut2_I1_O)        0.326    13.454 r  sm/D_registers_q[7][31]_i_206/O
                         net (fo=1, routed)           0.000    13.454    alum/S[0]
    SLICE_X59Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.986 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.009    13.995    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X59Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.109 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.000    14.109    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X59Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.223 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    14.223    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X59Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.337 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    14.337    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X59Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.451 r  alum/D_registers_q_reg[7][31]_i_177/CO[3]
                         net (fo=1, routed)           0.000    14.451    alum/D_registers_q_reg[7][31]_i_177_n_0
    SLICE_X59Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.565 r  alum/D_registers_q_reg[7][31]_i_172/CO[3]
                         net (fo=1, routed)           0.000    14.565    alum/D_registers_q_reg[7][31]_i_172_n_0
    SLICE_X59Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.679 r  alum/D_registers_q_reg[7][31]_i_156/CO[3]
                         net (fo=1, routed)           0.000    14.679    alum/D_registers_q_reg[7][31]_i_156_n_0
    SLICE_X59Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.793 r  alum/D_registers_q_reg[7][31]_i_131/CO[3]
                         net (fo=1, routed)           0.000    14.793    alum/D_registers_q_reg[7][31]_i_131_n_0
    SLICE_X59Y32         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.064 r  alum/D_registers_q_reg[7][31]_i_87/CO[0]
                         net (fo=37, routed)          0.960    16.024    alum/temp_out0[31]
    SLICE_X58Y24         LUT3 (Prop_lut3_I0_O)        0.373    16.397 r  alum/D_registers_q[7][30]_i_79/O
                         net (fo=1, routed)           0.000    16.397    alum/D_registers_q[7][30]_i_79_n_0
    SLICE_X58Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.947 r  alum/D_registers_q_reg[7][30]_i_72/CO[3]
                         net (fo=1, routed)           0.009    16.956    alum/D_registers_q_reg[7][30]_i_72_n_0
    SLICE_X58Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.070 r  alum/D_registers_q_reg[7][30]_i_67/CO[3]
                         net (fo=1, routed)           0.000    17.070    alum/D_registers_q_reg[7][30]_i_67_n_0
    SLICE_X58Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.184 r  alum/D_registers_q_reg[7][30]_i_62/CO[3]
                         net (fo=1, routed)           0.000    17.184    alum/D_registers_q_reg[7][30]_i_62_n_0
    SLICE_X58Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.298 r  alum/D_registers_q_reg[7][30]_i_57/CO[3]
                         net (fo=1, routed)           0.000    17.298    alum/D_registers_q_reg[7][30]_i_57_n_0
    SLICE_X58Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.412 r  alum/D_registers_q_reg[7][30]_i_52/CO[3]
                         net (fo=1, routed)           0.000    17.412    alum/D_registers_q_reg[7][30]_i_52_n_0
    SLICE_X58Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.526 r  alum/D_registers_q_reg[7][30]_i_44/CO[3]
                         net (fo=1, routed)           0.000    17.526    alum/D_registers_q_reg[7][30]_i_44_n_0
    SLICE_X58Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.640 r  alum/D_registers_q_reg[7][30]_i_31/CO[3]
                         net (fo=1, routed)           0.000    17.640    alum/D_registers_q_reg[7][30]_i_31_n_0
    SLICE_X58Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.754 r  alum/D_registers_q_reg[7][30]_i_18/CO[3]
                         net (fo=1, routed)           0.000    17.754    alum/D_registers_q_reg[7][30]_i_18_n_0
    SLICE_X58Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.911 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          1.106    19.017    alum/temp_out0[30]
    SLICE_X57Y25         LUT3 (Prop_lut3_I0_O)        0.329    19.346 r  alum/D_registers_q[7][29]_i_68/O
                         net (fo=1, routed)           0.000    19.346    alum/D_registers_q[7][29]_i_68_n_0
    SLICE_X57Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.896 r  alum/D_registers_q_reg[7][29]_i_61/CO[3]
                         net (fo=1, routed)           0.000    19.896    alum/D_registers_q_reg[7][29]_i_61_n_0
    SLICE_X57Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.010 r  alum/D_registers_q_reg[7][29]_i_56/CO[3]
                         net (fo=1, routed)           0.000    20.010    alum/D_registers_q_reg[7][29]_i_56_n_0
    SLICE_X57Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.124 r  alum/D_registers_q_reg[7][29]_i_51/CO[3]
                         net (fo=1, routed)           0.000    20.124    alum/D_registers_q_reg[7][29]_i_51_n_0
    SLICE_X57Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.238 r  alum/D_registers_q_reg[7][29]_i_46/CO[3]
                         net (fo=1, routed)           0.000    20.238    alum/D_registers_q_reg[7][29]_i_46_n_0
    SLICE_X57Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.352 r  alum/D_registers_q_reg[7][29]_i_41/CO[3]
                         net (fo=1, routed)           0.000    20.352    alum/D_registers_q_reg[7][29]_i_41_n_0
    SLICE_X57Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.466 r  alum/D_registers_q_reg[7][29]_i_36/CO[3]
                         net (fo=1, routed)           0.000    20.466    alum/D_registers_q_reg[7][29]_i_36_n_0
    SLICE_X57Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.580 r  alum/D_registers_q_reg[7][29]_i_31/CO[3]
                         net (fo=1, routed)           0.000    20.580    alum/D_registers_q_reg[7][29]_i_31_n_0
    SLICE_X57Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.694 r  alum/D_registers_q_reg[7][29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    20.694    alum/D_registers_q_reg[7][29]_i_23_n_0
    SLICE_X57Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.851 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          0.953    21.804    alum/temp_out0[29]
    SLICE_X54Y27         LUT3 (Prop_lut3_I0_O)        0.329    22.133 r  alum/D_registers_q[7][28]_i_95/O
                         net (fo=1, routed)           0.000    22.133    alum/D_registers_q[7][28]_i_95_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.666 r  alum/D_registers_q_reg[7][28]_i_88/CO[3]
                         net (fo=1, routed)           0.000    22.666    alum/D_registers_q_reg[7][28]_i_88_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.783 r  alum/D_registers_q_reg[7][28]_i_83/CO[3]
                         net (fo=1, routed)           0.000    22.783    alum/D_registers_q_reg[7][28]_i_83_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.900 r  alum/D_registers_q_reg[7][28]_i_78/CO[3]
                         net (fo=1, routed)           0.000    22.900    alum/D_registers_q_reg[7][28]_i_78_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.017 r  alum/D_registers_q_reg[7][28]_i_70/CO[3]
                         net (fo=1, routed)           0.000    23.017    alum/D_registers_q_reg[7][28]_i_70_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.134 r  alum/D_registers_q_reg[7][28]_i_61/CO[3]
                         net (fo=1, routed)           0.000    23.134    alum/D_registers_q_reg[7][28]_i_61_n_0
    SLICE_X54Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.251 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    23.251    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X54Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.368 r  alum/D_registers_q_reg[7][28]_i_47/CO[3]
                         net (fo=1, routed)           0.000    23.368    alum/D_registers_q_reg[7][28]_i_47_n_0
    SLICE_X54Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.485 r  alum/D_registers_q_reg[7][28]_i_27/CO[3]
                         net (fo=1, routed)           0.000    23.485    alum/D_registers_q_reg[7][28]_i_27_n_0
    SLICE_X54Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.642 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          0.987    24.629    alum/temp_out0[28]
    SLICE_X50Y28         LUT3 (Prop_lut3_I0_O)        0.332    24.961 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    24.961    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.494 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.494    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.611 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.611    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.728 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.728    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X50Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.845 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.845    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X50Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.962 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.962    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X50Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.079 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    26.079    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X50Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.196 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    26.196    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X50Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.313 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.313    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X50Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.470 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          0.886    27.356    alum/temp_out0[27]
    SLICE_X51Y28         LUT3 (Prop_lut3_I0_O)        0.332    27.688 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.688    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.238 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.238    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.352 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.352    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X51Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.466 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.466    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X51Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.580 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.580    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X51Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.694 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.694    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X51Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.808 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.808    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X51Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.922 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.922    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X51Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.036 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    29.036    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X51Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.193 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.012    30.205    alum/temp_out0[26]
    SLICE_X55Y30         LUT3 (Prop_lut3_I0_O)        0.329    30.534 r  alum/D_registers_q[7][25]_i_63/O
                         net (fo=1, routed)           0.000    30.534    alum/D_registers_q[7][25]_i_63_n_0
    SLICE_X55Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.084 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    31.084    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X55Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.198 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    31.198    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X55Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.312 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    31.312    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X55Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.426 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.426    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X55Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.540 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.540    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X55Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.654 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    31.654    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X55Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.768 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.768    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X55Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.882 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    31.882    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X55Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.039 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          1.112    33.151    alum/temp_out0[25]
    SLICE_X52Y30         LUT3 (Prop_lut3_I0_O)        0.329    33.480 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    33.480    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X52Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.013 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    34.013    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X52Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.130 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    34.130    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X52Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.247 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.247    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X52Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.364 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.364    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X52Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.481 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.481    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X52Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.598 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.598    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X52Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.715 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.715    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X52Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.832 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.832    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X52Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.989 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.098    36.088    alum/temp_out0[24]
    SLICE_X49Y31         LUT3 (Prop_lut3_I0_O)        0.332    36.420 r  alum/D_registers_q[7][23]_i_58/O
                         net (fo=1, routed)           0.000    36.420    alum/D_registers_q[7][23]_i_58_n_0
    SLICE_X49Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    36.952 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    36.952    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X49Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.066 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    37.066    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X49Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.180 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    37.180    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X49Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.294 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.294    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X49Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.408 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    37.408    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X49Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.522 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.522    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X49Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.636 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.636    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X49Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.793 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.042    38.834    alum/temp_out0[23]
    SLICE_X48Y30         LUT3 (Prop_lut3_I0_O)        0.329    39.163 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    39.163    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.713 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.713    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.827 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.827    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X48Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.941 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.941    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X48Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.055 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    40.055    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X48Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.169 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    40.169    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X48Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.283 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.283    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X48Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.397 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.397    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X48Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.511 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.511    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X48Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.668 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.191    41.859    alum/temp_out0[22]
    SLICE_X45Y30         LUT3 (Prop_lut3_I0_O)        0.329    42.188 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    42.188    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.738 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.738    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X45Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.852 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.852    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X45Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.966 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.966    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X45Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.080 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    43.080    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X45Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.194 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    43.194    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X45Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.308 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    43.308    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X45Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.422 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    43.422    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X45Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.536 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.536    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X45Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.693 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.008    44.701    alum/temp_out0[21]
    SLICE_X47Y30         LUT3 (Prop_lut3_I0_O)        0.329    45.030 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    45.030    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X47Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.580 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.580    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X47Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.694 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.694    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X47Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.808 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.808    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X47Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.922 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.922    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X47Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.036 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    46.036    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X47Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.150 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    46.150    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X47Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.264 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    46.264    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X47Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.378 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    46.378    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X47Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.535 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.113    47.648    alum/temp_out0[20]
    SLICE_X44Y30         LUT3 (Prop_lut3_I0_O)        0.329    47.977 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    47.977    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.527 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    48.527    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.641 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    48.641    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X44Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.755 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    48.755    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X44Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.869 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.869    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X44Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.983 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.983    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X44Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.097 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    49.097    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X44Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.211 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    49.211    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X44Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.325 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    49.325    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X44Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.482 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          0.947    50.429    alum/temp_out0[19]
    SLICE_X43Y29         LUT3 (Prop_lut3_I0_O)        0.329    50.758 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    50.758    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.308 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    51.308    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.422 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    51.422    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.536 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.536    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X43Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.650 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.650    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X43Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.764 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.764    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X43Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.878 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.878    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X43Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.992 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.992    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X43Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.106 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    52.106    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X43Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.263 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.011    53.273    alum/temp_out0[18]
    SLICE_X41Y28         LUT3 (Prop_lut3_I0_O)        0.329    53.602 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    53.602    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.152 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    54.152    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.266 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    54.266    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.380 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    54.380    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.494 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.494    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.608 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.608    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X41Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.722 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.722    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X41Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.836 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.836    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X41Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.950 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.950    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X41Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    55.107 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.967    56.074    alum/temp_out0[17]
    SLICE_X39Y28         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    56.859 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.859    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.973 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.973    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.087 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    57.087    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.201 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    57.201    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.315 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.315    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X39Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.429 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.429    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.543 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.543    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.657 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.657    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X39Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.814 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          0.949    58.763    alum/temp_out0[16]
    SLICE_X37Y27         LUT3 (Prop_lut3_I0_O)        0.329    59.092 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    59.092    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.642 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.642    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.756 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.756    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.870 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.870    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X37Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.984 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.984    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X37Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.098 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    60.098    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.212 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    60.212    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X37Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.326 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.326    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X37Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.440 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.440    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X37Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.597 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.958    61.555    alum/temp_out0[15]
    SLICE_X36Y26         LUT3 (Prop_lut3_I0_O)        0.329    61.884 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.884    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.434 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.434    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.548 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.548    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.662 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.662    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.776 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.776    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.890 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.890    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.004 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    63.004    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X36Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.118 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    63.118    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X36Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.232 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.232    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X36Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.389 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.103    64.492    alum/temp_out0[14]
    SLICE_X35Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    65.277 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    65.277    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.391 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.391    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.505 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.505    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.619 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.619    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.733 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.733    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X35Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.847 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.847    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X35Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.961 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.961    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X35Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.075 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    66.075    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X35Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.232 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.063    67.295    alum/temp_out0[13]
    SLICE_X34Y24         LUT3 (Prop_lut3_I0_O)        0.329    67.624 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.624    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    68.157 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.009    68.166    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.283 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    68.283    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.400 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.400    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.517 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.517    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.634 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.634    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.751 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.751    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X34Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.868 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.868    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X34Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.985 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.985    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X34Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.142 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          0.977    70.118    alum/temp_out0[12]
    SLICE_X32Y23         LUT3 (Prop_lut3_I0_O)        0.332    70.450 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    70.450    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.000 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    71.000    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.114 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.009    71.123    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.237 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.237    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.351 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.351    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.465 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.465    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.579 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.579    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.693 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.693    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.807 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.807    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.964 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.833    72.797    alum/temp_out0[11]
    SLICE_X33Y23         LUT3 (Prop_lut3_I0_O)        0.329    73.126 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    73.126    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.676 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.676    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.790 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.009    73.799    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.913 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.913    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.027 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    74.027    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.141 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.141    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.255 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.255    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.369 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.369    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.483 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.483    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.640 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.142    75.783    alum/temp_out0[10]
    SLICE_X38Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    76.583 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.583    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.700 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.700    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.817 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.009    76.826    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.943 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.943    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.060 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    77.060    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.177 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.177    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.294 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.294    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.411 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.411    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X38Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.568 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.921    78.489    alum/temp_out0[9]
    SLICE_X40Y22         LUT3 (Prop_lut3_I0_O)        0.332    78.821 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.821    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.371 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.371    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.485 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.485    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.599 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.009    79.608    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.722 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.722    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.836 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.836    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.950 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.950    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.064 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    80.064    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.178 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    80.178    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.335 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.946    81.281    alum/temp_out0[8]
    SLICE_X42Y21         LUT3 (Prop_lut3_I0_O)        0.329    81.610 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    81.610    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    82.143 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    82.143    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.260 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.260    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.377 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.377    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.494 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.009    82.503    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.620 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.620    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.737 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.737    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.854 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.854    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.971 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    82.971    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.128 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          1.024    84.152    alum/temp_out0[7]
    SLICE_X44Y18         LUT3 (Prop_lut3_I0_O)        0.332    84.484 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    84.484    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.034 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    85.034    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.148 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    85.148    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.262 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.262    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.376 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.376    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.490 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.490    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.604 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.604    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.718 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.009    85.727    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.841 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    85.841    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.998 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          0.956    86.954    alum/temp_out0[6]
    SLICE_X45Y18         LUT3 (Prop_lut3_I0_O)        0.329    87.283 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    87.283    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    87.833 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.833    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.947 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.947    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.061 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    88.061    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.175 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    88.175    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.289 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.289    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.403 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.403    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.517 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.009    88.526    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.640 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.640    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.797 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.012    89.810    alum/temp_out0[5]
    SLICE_X47Y18         LUT3 (Prop_lut3_I0_O)        0.329    90.139 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    90.139    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.689 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.689    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.803 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.803    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.917 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.917    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.031 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    91.031    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.145 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    91.145    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.259 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    91.259    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.373 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.009    91.382    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.496 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.496    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.653 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.944    92.596    alum/temp_out0[4]
    SLICE_X46Y18         LUT3 (Prop_lut3_I0_O)        0.329    92.925 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    92.925    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    93.458 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.458    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.575 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.575    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.692 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.692    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.809 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.809    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.926 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.926    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.043 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    94.043    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.160 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.009    94.169    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.286 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.286    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.443 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.227    95.670    alum/temp_out0[3]
    SLICE_X49Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    96.458 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    96.458    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.572 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    96.572    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.686 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    96.686    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.800 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    96.800    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.914 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    96.914    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.028 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    97.028    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.142 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    97.142    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.256 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.009    97.265    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.422 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.000    98.422    alum/temp_out0[2]
    SLICE_X52Y17         LUT3 (Prop_lut3_I0_O)        0.329    98.751 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    98.751    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    99.284 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    99.284    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.401 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    99.401    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.518 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    99.518    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.635 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    99.635    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.752 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    99.752    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.869 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    99.869    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.986 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    99.986    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.103 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.009   100.112    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.269 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.879   101.148    alum/temp_out0[1]
    SLICE_X53Y17         LUT3 (Prop_lut3_I0_O)        0.332   101.480 r  alum/D_registers_q[7][0]_i_73/O
                         net (fo=1, routed)           0.000   101.480    alum/D_registers_q[7][0]_i_73_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.030 r  alum/D_registers_q_reg[7][0]_i_66/CO[3]
                         net (fo=1, routed)           0.000   102.030    alum/D_registers_q_reg[7][0]_i_66_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.144 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   102.144    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.258 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   102.258    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.372 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   102.372    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.486 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   102.486    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.600 r  alum/D_registers_q_reg[7][0]_i_39/CO[3]
                         net (fo=1, routed)           0.000   102.600    alum/D_registers_q_reg[7][0]_i_39_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.714 r  alum/D_registers_q_reg[7][0]_i_33/CO[3]
                         net (fo=1, routed)           0.000   102.714    alum/D_registers_q_reg[7][0]_i_33_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.828 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.009   102.837    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.994 r  alum/D_registers_q_reg[7][0]_i_16/CO[1]
                         net (fo=1, routed)           0.780   103.774    sm/temp_out0[0]
    SLICE_X43Y19         LUT5 (Prop_lut5_I4_O)        0.329   104.103 f  sm/D_registers_q[7][0]_i_9/O
                         net (fo=1, routed)           0.000   104.103    sm/D_registers_q[7][0]_i_9_n_0
    SLICE_X43Y19         MUXF7 (Prop_muxf7_I0_O)      0.212   104.315 f  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.433   104.748    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X43Y19         LUT6 (Prop_lut6_I0_O)        0.299   105.047 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          1.145   106.192    sm/M_alum_out[0]
    SLICE_X48Y9          LUT2 (Prop_lut2_I1_O)        0.124   106.316 r  sm/D_states_q[4]_i_18/O
                         net (fo=7, routed)           0.687   107.003    sm/D_states_q[4]_i_18_n_0
    SLICE_X47Y8          LUT6 (Prop_lut6_I2_O)        0.124   107.127 f  sm/D_states_q[3]_i_3/O
                         net (fo=1, routed)           0.933   108.060    sm/D_states_q[3]_i_3_n_0
    SLICE_X49Y9          LUT6 (Prop_lut6_I1_O)        0.124   108.184 r  sm/D_states_q[3]_i_1/O
                         net (fo=1, routed)           0.610   108.794    sm/D_states_d__0[3]
    SLICE_X49Y10         FDSE                                         r  sm/D_states_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.449   115.965    sm/clk_IBUF_BUFG
    SLICE_X49Y10         FDSE                                         r  sm/D_states_q_reg[3]/C
                         clock pessimism              0.276   116.241    
                         clock uncertainty           -0.035   116.206    
    SLICE_X49Y10         FDSE (Setup_fdse_C_D)       -0.081   116.125    sm/D_states_q_reg[3]
  -------------------------------------------------------------------
                         required time                        116.125    
                         arrival time                        -108.794    
  -------------------------------------------------------------------
                         slack                                  7.331    

Slack (MET) :             7.712ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.297ns  (logic 60.951ns (59.006%)  route 42.346ns (40.995%))
  Logic Levels:           326  (CARRY4=287 LUT2=1 LUT3=28 LUT4=1 LUT5=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 115.965 - 111.111 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.568     5.152    sm/clk_IBUF_BUFG
    SLICE_X48Y10         FDRE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y10         FDRE (Prop_fdre_C_Q)         0.456     5.608 f  sm/D_states_q_reg[5]/Q
                         net (fo=230, routed)         1.668     7.276    sm/D_states_q[5]
    SLICE_X54Y8          LUT4 (Prop_lut4_I0_O)        0.150     7.426 f  sm/ram_reg_i_89/O
                         net (fo=1, routed)           0.881     8.307    sm/ram_reg_i_89_n_0
    SLICE_X54Y8          LUT6 (Prop_lut6_I0_O)        0.328     8.635 f  sm/ram_reg_i_75/O
                         net (fo=1, routed)           0.448     9.084    sm/ram_reg_i_75_n_0
    SLICE_X54Y9          LUT6 (Prop_lut6_I2_O)        0.124     9.208 r  sm/ram_reg_i_63/O
                         net (fo=64, routed)          1.344    10.552    L_reg/M_sm_ra1[1]
    SLICE_X46Y30         LUT6 (Prop_lut6_I2_O)        0.124    10.676 r  L_reg/D_registers_q[7][31]_i_112/O
                         net (fo=2, routed)           1.246    11.922    L_reg/D_registers_q[7][31]_i_112_n_0
    SLICE_X53Y26         LUT3 (Prop_lut3_I2_O)        0.152    12.074 r  L_reg/D_registers_q[7][31]_i_65/O
                         net (fo=45, routed)          1.054    13.128    sm/M_alum_a[31]
    SLICE_X59Y24         LUT2 (Prop_lut2_I1_O)        0.326    13.454 r  sm/D_registers_q[7][31]_i_206/O
                         net (fo=1, routed)           0.000    13.454    alum/S[0]
    SLICE_X59Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.986 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.009    13.995    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X59Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.109 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.000    14.109    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X59Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.223 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    14.223    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X59Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.337 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    14.337    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X59Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.451 r  alum/D_registers_q_reg[7][31]_i_177/CO[3]
                         net (fo=1, routed)           0.000    14.451    alum/D_registers_q_reg[7][31]_i_177_n_0
    SLICE_X59Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.565 r  alum/D_registers_q_reg[7][31]_i_172/CO[3]
                         net (fo=1, routed)           0.000    14.565    alum/D_registers_q_reg[7][31]_i_172_n_0
    SLICE_X59Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.679 r  alum/D_registers_q_reg[7][31]_i_156/CO[3]
                         net (fo=1, routed)           0.000    14.679    alum/D_registers_q_reg[7][31]_i_156_n_0
    SLICE_X59Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.793 r  alum/D_registers_q_reg[7][31]_i_131/CO[3]
                         net (fo=1, routed)           0.000    14.793    alum/D_registers_q_reg[7][31]_i_131_n_0
    SLICE_X59Y32         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.064 r  alum/D_registers_q_reg[7][31]_i_87/CO[0]
                         net (fo=37, routed)          0.960    16.024    alum/temp_out0[31]
    SLICE_X58Y24         LUT3 (Prop_lut3_I0_O)        0.373    16.397 r  alum/D_registers_q[7][30]_i_79/O
                         net (fo=1, routed)           0.000    16.397    alum/D_registers_q[7][30]_i_79_n_0
    SLICE_X58Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.947 r  alum/D_registers_q_reg[7][30]_i_72/CO[3]
                         net (fo=1, routed)           0.009    16.956    alum/D_registers_q_reg[7][30]_i_72_n_0
    SLICE_X58Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.070 r  alum/D_registers_q_reg[7][30]_i_67/CO[3]
                         net (fo=1, routed)           0.000    17.070    alum/D_registers_q_reg[7][30]_i_67_n_0
    SLICE_X58Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.184 r  alum/D_registers_q_reg[7][30]_i_62/CO[3]
                         net (fo=1, routed)           0.000    17.184    alum/D_registers_q_reg[7][30]_i_62_n_0
    SLICE_X58Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.298 r  alum/D_registers_q_reg[7][30]_i_57/CO[3]
                         net (fo=1, routed)           0.000    17.298    alum/D_registers_q_reg[7][30]_i_57_n_0
    SLICE_X58Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.412 r  alum/D_registers_q_reg[7][30]_i_52/CO[3]
                         net (fo=1, routed)           0.000    17.412    alum/D_registers_q_reg[7][30]_i_52_n_0
    SLICE_X58Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.526 r  alum/D_registers_q_reg[7][30]_i_44/CO[3]
                         net (fo=1, routed)           0.000    17.526    alum/D_registers_q_reg[7][30]_i_44_n_0
    SLICE_X58Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.640 r  alum/D_registers_q_reg[7][30]_i_31/CO[3]
                         net (fo=1, routed)           0.000    17.640    alum/D_registers_q_reg[7][30]_i_31_n_0
    SLICE_X58Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.754 r  alum/D_registers_q_reg[7][30]_i_18/CO[3]
                         net (fo=1, routed)           0.000    17.754    alum/D_registers_q_reg[7][30]_i_18_n_0
    SLICE_X58Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.911 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          1.106    19.017    alum/temp_out0[30]
    SLICE_X57Y25         LUT3 (Prop_lut3_I0_O)        0.329    19.346 r  alum/D_registers_q[7][29]_i_68/O
                         net (fo=1, routed)           0.000    19.346    alum/D_registers_q[7][29]_i_68_n_0
    SLICE_X57Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.896 r  alum/D_registers_q_reg[7][29]_i_61/CO[3]
                         net (fo=1, routed)           0.000    19.896    alum/D_registers_q_reg[7][29]_i_61_n_0
    SLICE_X57Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.010 r  alum/D_registers_q_reg[7][29]_i_56/CO[3]
                         net (fo=1, routed)           0.000    20.010    alum/D_registers_q_reg[7][29]_i_56_n_0
    SLICE_X57Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.124 r  alum/D_registers_q_reg[7][29]_i_51/CO[3]
                         net (fo=1, routed)           0.000    20.124    alum/D_registers_q_reg[7][29]_i_51_n_0
    SLICE_X57Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.238 r  alum/D_registers_q_reg[7][29]_i_46/CO[3]
                         net (fo=1, routed)           0.000    20.238    alum/D_registers_q_reg[7][29]_i_46_n_0
    SLICE_X57Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.352 r  alum/D_registers_q_reg[7][29]_i_41/CO[3]
                         net (fo=1, routed)           0.000    20.352    alum/D_registers_q_reg[7][29]_i_41_n_0
    SLICE_X57Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.466 r  alum/D_registers_q_reg[7][29]_i_36/CO[3]
                         net (fo=1, routed)           0.000    20.466    alum/D_registers_q_reg[7][29]_i_36_n_0
    SLICE_X57Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.580 r  alum/D_registers_q_reg[7][29]_i_31/CO[3]
                         net (fo=1, routed)           0.000    20.580    alum/D_registers_q_reg[7][29]_i_31_n_0
    SLICE_X57Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.694 r  alum/D_registers_q_reg[7][29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    20.694    alum/D_registers_q_reg[7][29]_i_23_n_0
    SLICE_X57Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.851 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          0.953    21.804    alum/temp_out0[29]
    SLICE_X54Y27         LUT3 (Prop_lut3_I0_O)        0.329    22.133 r  alum/D_registers_q[7][28]_i_95/O
                         net (fo=1, routed)           0.000    22.133    alum/D_registers_q[7][28]_i_95_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.666 r  alum/D_registers_q_reg[7][28]_i_88/CO[3]
                         net (fo=1, routed)           0.000    22.666    alum/D_registers_q_reg[7][28]_i_88_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.783 r  alum/D_registers_q_reg[7][28]_i_83/CO[3]
                         net (fo=1, routed)           0.000    22.783    alum/D_registers_q_reg[7][28]_i_83_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.900 r  alum/D_registers_q_reg[7][28]_i_78/CO[3]
                         net (fo=1, routed)           0.000    22.900    alum/D_registers_q_reg[7][28]_i_78_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.017 r  alum/D_registers_q_reg[7][28]_i_70/CO[3]
                         net (fo=1, routed)           0.000    23.017    alum/D_registers_q_reg[7][28]_i_70_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.134 r  alum/D_registers_q_reg[7][28]_i_61/CO[3]
                         net (fo=1, routed)           0.000    23.134    alum/D_registers_q_reg[7][28]_i_61_n_0
    SLICE_X54Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.251 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    23.251    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X54Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.368 r  alum/D_registers_q_reg[7][28]_i_47/CO[3]
                         net (fo=1, routed)           0.000    23.368    alum/D_registers_q_reg[7][28]_i_47_n_0
    SLICE_X54Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.485 r  alum/D_registers_q_reg[7][28]_i_27/CO[3]
                         net (fo=1, routed)           0.000    23.485    alum/D_registers_q_reg[7][28]_i_27_n_0
    SLICE_X54Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.642 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          0.987    24.629    alum/temp_out0[28]
    SLICE_X50Y28         LUT3 (Prop_lut3_I0_O)        0.332    24.961 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    24.961    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.494 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.494    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.611 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.611    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.728 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.728    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X50Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.845 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.845    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X50Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.962 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.962    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X50Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.079 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    26.079    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X50Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.196 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    26.196    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X50Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.313 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.313    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X50Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.470 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          0.886    27.356    alum/temp_out0[27]
    SLICE_X51Y28         LUT3 (Prop_lut3_I0_O)        0.332    27.688 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.688    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.238 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.238    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.352 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.352    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X51Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.466 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.466    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X51Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.580 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.580    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X51Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.694 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.694    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X51Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.808 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.808    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X51Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.922 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.922    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X51Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.036 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    29.036    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X51Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.193 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.012    30.205    alum/temp_out0[26]
    SLICE_X55Y30         LUT3 (Prop_lut3_I0_O)        0.329    30.534 r  alum/D_registers_q[7][25]_i_63/O
                         net (fo=1, routed)           0.000    30.534    alum/D_registers_q[7][25]_i_63_n_0
    SLICE_X55Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.084 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    31.084    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X55Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.198 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    31.198    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X55Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.312 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    31.312    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X55Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.426 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.426    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X55Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.540 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.540    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X55Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.654 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    31.654    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X55Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.768 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.768    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X55Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.882 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    31.882    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X55Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.039 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          1.112    33.151    alum/temp_out0[25]
    SLICE_X52Y30         LUT3 (Prop_lut3_I0_O)        0.329    33.480 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    33.480    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X52Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.013 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    34.013    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X52Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.130 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    34.130    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X52Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.247 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.247    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X52Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.364 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.364    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X52Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.481 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.481    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X52Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.598 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.598    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X52Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.715 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.715    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X52Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.832 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.832    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X52Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.989 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.098    36.088    alum/temp_out0[24]
    SLICE_X49Y31         LUT3 (Prop_lut3_I0_O)        0.332    36.420 r  alum/D_registers_q[7][23]_i_58/O
                         net (fo=1, routed)           0.000    36.420    alum/D_registers_q[7][23]_i_58_n_0
    SLICE_X49Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    36.952 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    36.952    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X49Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.066 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    37.066    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X49Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.180 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    37.180    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X49Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.294 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.294    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X49Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.408 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    37.408    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X49Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.522 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.522    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X49Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.636 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.636    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X49Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.793 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.042    38.834    alum/temp_out0[23]
    SLICE_X48Y30         LUT3 (Prop_lut3_I0_O)        0.329    39.163 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    39.163    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.713 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.713    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.827 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.827    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X48Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.941 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.941    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X48Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.055 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    40.055    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X48Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.169 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    40.169    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X48Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.283 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.283    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X48Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.397 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.397    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X48Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.511 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.511    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X48Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.668 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.191    41.859    alum/temp_out0[22]
    SLICE_X45Y30         LUT3 (Prop_lut3_I0_O)        0.329    42.188 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    42.188    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.738 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.738    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X45Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.852 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.852    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X45Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.966 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.966    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X45Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.080 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    43.080    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X45Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.194 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    43.194    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X45Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.308 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    43.308    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X45Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.422 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    43.422    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X45Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.536 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.536    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X45Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.693 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.008    44.701    alum/temp_out0[21]
    SLICE_X47Y30         LUT3 (Prop_lut3_I0_O)        0.329    45.030 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    45.030    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X47Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.580 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.580    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X47Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.694 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.694    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X47Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.808 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.808    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X47Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.922 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.922    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X47Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.036 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    46.036    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X47Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.150 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    46.150    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X47Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.264 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    46.264    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X47Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.378 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    46.378    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X47Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.535 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.113    47.648    alum/temp_out0[20]
    SLICE_X44Y30         LUT3 (Prop_lut3_I0_O)        0.329    47.977 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    47.977    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.527 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    48.527    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.641 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    48.641    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X44Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.755 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    48.755    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X44Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.869 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.869    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X44Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.983 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.983    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X44Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.097 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    49.097    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X44Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.211 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    49.211    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X44Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.325 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    49.325    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X44Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.482 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          0.947    50.429    alum/temp_out0[19]
    SLICE_X43Y29         LUT3 (Prop_lut3_I0_O)        0.329    50.758 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    50.758    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.308 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    51.308    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.422 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    51.422    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.536 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.536    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X43Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.650 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.650    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X43Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.764 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.764    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X43Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.878 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.878    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X43Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.992 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.992    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X43Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.106 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    52.106    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X43Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.263 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.011    53.273    alum/temp_out0[18]
    SLICE_X41Y28         LUT3 (Prop_lut3_I0_O)        0.329    53.602 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    53.602    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.152 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    54.152    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.266 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    54.266    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.380 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    54.380    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.494 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.494    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.608 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.608    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X41Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.722 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.722    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X41Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.836 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.836    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X41Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.950 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.950    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X41Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    55.107 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.967    56.074    alum/temp_out0[17]
    SLICE_X39Y28         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    56.859 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.859    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.973 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.973    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.087 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    57.087    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.201 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    57.201    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.315 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.315    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X39Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.429 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.429    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.543 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.543    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.657 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.657    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X39Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.814 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          0.949    58.763    alum/temp_out0[16]
    SLICE_X37Y27         LUT3 (Prop_lut3_I0_O)        0.329    59.092 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    59.092    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.642 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.642    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.756 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.756    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.870 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.870    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X37Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.984 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.984    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X37Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.098 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    60.098    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.212 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    60.212    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X37Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.326 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.326    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X37Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.440 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.440    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X37Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.597 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.958    61.555    alum/temp_out0[15]
    SLICE_X36Y26         LUT3 (Prop_lut3_I0_O)        0.329    61.884 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.884    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.434 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.434    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.548 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.548    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.662 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.662    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.776 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.776    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.890 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.890    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.004 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    63.004    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X36Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.118 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    63.118    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X36Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.232 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.232    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X36Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.389 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.103    64.492    alum/temp_out0[14]
    SLICE_X35Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    65.277 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    65.277    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.391 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.391    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.505 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.505    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.619 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.619    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.733 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.733    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X35Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.847 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.847    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X35Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.961 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.961    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X35Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.075 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    66.075    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X35Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.232 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.063    67.295    alum/temp_out0[13]
    SLICE_X34Y24         LUT3 (Prop_lut3_I0_O)        0.329    67.624 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.624    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    68.157 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.009    68.166    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.283 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    68.283    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.400 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.400    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.517 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.517    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.634 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.634    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.751 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.751    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X34Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.868 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.868    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X34Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.985 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.985    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X34Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.142 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          0.977    70.118    alum/temp_out0[12]
    SLICE_X32Y23         LUT3 (Prop_lut3_I0_O)        0.332    70.450 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    70.450    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.000 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    71.000    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.114 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.009    71.123    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.237 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.237    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.351 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.351    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.465 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.465    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.579 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.579    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.693 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.693    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.807 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.807    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.964 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.833    72.797    alum/temp_out0[11]
    SLICE_X33Y23         LUT3 (Prop_lut3_I0_O)        0.329    73.126 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    73.126    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.676 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.676    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.790 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.009    73.799    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.913 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.913    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.027 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    74.027    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.141 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.141    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.255 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.255    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.369 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.369    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.483 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.483    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.640 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.142    75.783    alum/temp_out0[10]
    SLICE_X38Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    76.583 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.583    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.700 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.700    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.817 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.009    76.826    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.943 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.943    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.060 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    77.060    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.177 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.177    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.294 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.294    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.411 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.411    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X38Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.568 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.921    78.489    alum/temp_out0[9]
    SLICE_X40Y22         LUT3 (Prop_lut3_I0_O)        0.332    78.821 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.821    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.371 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.371    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.485 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.485    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.599 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.009    79.608    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.722 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.722    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.836 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.836    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.950 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.950    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.064 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    80.064    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.178 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    80.178    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.335 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.946    81.281    alum/temp_out0[8]
    SLICE_X42Y21         LUT3 (Prop_lut3_I0_O)        0.329    81.610 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    81.610    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    82.143 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    82.143    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.260 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.260    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.377 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.377    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.494 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.009    82.503    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.620 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.620    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.737 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.737    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.854 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.854    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.971 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    82.971    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.128 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          1.024    84.152    alum/temp_out0[7]
    SLICE_X44Y18         LUT3 (Prop_lut3_I0_O)        0.332    84.484 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    84.484    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.034 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    85.034    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.148 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    85.148    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.262 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.262    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.376 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.376    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.490 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.490    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.604 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.604    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.718 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.009    85.727    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.841 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    85.841    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.998 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          0.956    86.954    alum/temp_out0[6]
    SLICE_X45Y18         LUT3 (Prop_lut3_I0_O)        0.329    87.283 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    87.283    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    87.833 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.833    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.947 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.947    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.061 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    88.061    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.175 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    88.175    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.289 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.289    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.403 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.403    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.517 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.009    88.526    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.640 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.640    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.797 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.012    89.810    alum/temp_out0[5]
    SLICE_X47Y18         LUT3 (Prop_lut3_I0_O)        0.329    90.139 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    90.139    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.689 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.689    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.803 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.803    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.917 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.917    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.031 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    91.031    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.145 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    91.145    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.259 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    91.259    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.373 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.009    91.382    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.496 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.496    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.653 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.944    92.596    alum/temp_out0[4]
    SLICE_X46Y18         LUT3 (Prop_lut3_I0_O)        0.329    92.925 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    92.925    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    93.458 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.458    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.575 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.575    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.692 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.692    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.809 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.809    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.926 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.926    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.043 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    94.043    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.160 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.009    94.169    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.286 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.286    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.443 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.227    95.670    alum/temp_out0[3]
    SLICE_X49Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    96.458 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    96.458    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.572 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    96.572    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.686 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    96.686    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.800 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    96.800    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.914 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    96.914    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.028 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    97.028    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.142 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    97.142    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.256 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.009    97.265    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.422 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.000    98.422    alum/temp_out0[2]
    SLICE_X52Y17         LUT3 (Prop_lut3_I0_O)        0.329    98.751 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    98.751    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    99.284 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    99.284    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.401 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    99.401    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.518 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    99.518    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.635 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    99.635    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.752 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    99.752    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.869 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    99.869    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.986 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    99.986    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.103 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.009   100.112    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.269 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.879   101.148    alum/temp_out0[1]
    SLICE_X53Y17         LUT3 (Prop_lut3_I0_O)        0.332   101.480 r  alum/D_registers_q[7][0]_i_73/O
                         net (fo=1, routed)           0.000   101.480    alum/D_registers_q[7][0]_i_73_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.030 r  alum/D_registers_q_reg[7][0]_i_66/CO[3]
                         net (fo=1, routed)           0.000   102.030    alum/D_registers_q_reg[7][0]_i_66_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.144 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   102.144    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.258 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   102.258    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.372 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   102.372    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.486 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   102.486    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.600 r  alum/D_registers_q_reg[7][0]_i_39/CO[3]
                         net (fo=1, routed)           0.000   102.600    alum/D_registers_q_reg[7][0]_i_39_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.714 r  alum/D_registers_q_reg[7][0]_i_33/CO[3]
                         net (fo=1, routed)           0.000   102.714    alum/D_registers_q_reg[7][0]_i_33_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.828 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.009   102.837    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.994 f  alum/D_registers_q_reg[7][0]_i_16/CO[1]
                         net (fo=1, routed)           0.780   103.774    sm/temp_out0[0]
    SLICE_X43Y19         LUT5 (Prop_lut5_I4_O)        0.329   104.103 r  sm/D_registers_q[7][0]_i_9/O
                         net (fo=1, routed)           0.000   104.103    sm/D_registers_q[7][0]_i_9_n_0
    SLICE_X43Y19         MUXF7 (Prop_muxf7_I0_O)      0.212   104.315 r  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.433   104.748    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X43Y19         LUT6 (Prop_lut6_I0_O)        0.299   105.047 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          1.021   106.068    sm/M_alum_out[0]
    SLICE_X42Y9          LUT6 (Prop_lut6_I0_O)        0.124   106.192 f  sm/D_states_q[1]_i_14/O
                         net (fo=1, routed)           0.590   106.782    sm/D_states_q[1]_i_14_n_0
    SLICE_X42Y10         LUT6 (Prop_lut6_I1_O)        0.124   106.906 r  sm/D_states_q[1]_i_3/O
                         net (fo=1, routed)           0.806   107.712    sm/D_states_q[1]_i_3_n_0
    SLICE_X48Y10         LUT6 (Prop_lut6_I1_O)        0.124   107.836 r  sm/D_states_q[1]_i_1/O
                         net (fo=1, routed)           0.613   108.449    sm/D_states_d__0[1]
    SLICE_X48Y10         FDRE                                         r  sm/D_states_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.449   115.965    sm/clk_IBUF_BUFG
    SLICE_X48Y10         FDRE                                         r  sm/D_states_q_reg[1]/C
                         clock pessimism              0.298   116.263    
                         clock uncertainty           -0.035   116.228    
    SLICE_X48Y10         FDRE (Setup_fdre_C_D)       -0.067   116.161    sm/D_states_q_reg[1]
  -------------------------------------------------------------------
                         required time                        116.161    
                         arrival time                        -108.450    
  -------------------------------------------------------------------
                         slack                                  7.712    

Slack (MET) :             8.342ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[0]_rep/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.659ns  (logic 60.951ns (59.372%)  route 41.709ns (40.628%))
  Logic Levels:           326  (CARRY4=287 LUT2=1 LUT3=28 LUT4=1 LUT5=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 115.963 - 111.111 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.568     5.152    sm/clk_IBUF_BUFG
    SLICE_X48Y10         FDRE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y10         FDRE (Prop_fdre_C_Q)         0.456     5.608 f  sm/D_states_q_reg[5]/Q
                         net (fo=230, routed)         1.668     7.276    sm/D_states_q[5]
    SLICE_X54Y8          LUT4 (Prop_lut4_I0_O)        0.150     7.426 f  sm/ram_reg_i_89/O
                         net (fo=1, routed)           0.881     8.307    sm/ram_reg_i_89_n_0
    SLICE_X54Y8          LUT6 (Prop_lut6_I0_O)        0.328     8.635 f  sm/ram_reg_i_75/O
                         net (fo=1, routed)           0.448     9.084    sm/ram_reg_i_75_n_0
    SLICE_X54Y9          LUT6 (Prop_lut6_I2_O)        0.124     9.208 r  sm/ram_reg_i_63/O
                         net (fo=64, routed)          1.344    10.552    L_reg/M_sm_ra1[1]
    SLICE_X46Y30         LUT6 (Prop_lut6_I2_O)        0.124    10.676 r  L_reg/D_registers_q[7][31]_i_112/O
                         net (fo=2, routed)           1.246    11.922    L_reg/D_registers_q[7][31]_i_112_n_0
    SLICE_X53Y26         LUT3 (Prop_lut3_I2_O)        0.152    12.074 r  L_reg/D_registers_q[7][31]_i_65/O
                         net (fo=45, routed)          1.054    13.128    sm/M_alum_a[31]
    SLICE_X59Y24         LUT2 (Prop_lut2_I1_O)        0.326    13.454 r  sm/D_registers_q[7][31]_i_206/O
                         net (fo=1, routed)           0.000    13.454    alum/S[0]
    SLICE_X59Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.986 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.009    13.995    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X59Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.109 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.000    14.109    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X59Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.223 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    14.223    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X59Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.337 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    14.337    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X59Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.451 r  alum/D_registers_q_reg[7][31]_i_177/CO[3]
                         net (fo=1, routed)           0.000    14.451    alum/D_registers_q_reg[7][31]_i_177_n_0
    SLICE_X59Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.565 r  alum/D_registers_q_reg[7][31]_i_172/CO[3]
                         net (fo=1, routed)           0.000    14.565    alum/D_registers_q_reg[7][31]_i_172_n_0
    SLICE_X59Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.679 r  alum/D_registers_q_reg[7][31]_i_156/CO[3]
                         net (fo=1, routed)           0.000    14.679    alum/D_registers_q_reg[7][31]_i_156_n_0
    SLICE_X59Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.793 r  alum/D_registers_q_reg[7][31]_i_131/CO[3]
                         net (fo=1, routed)           0.000    14.793    alum/D_registers_q_reg[7][31]_i_131_n_0
    SLICE_X59Y32         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.064 r  alum/D_registers_q_reg[7][31]_i_87/CO[0]
                         net (fo=37, routed)          0.960    16.024    alum/temp_out0[31]
    SLICE_X58Y24         LUT3 (Prop_lut3_I0_O)        0.373    16.397 r  alum/D_registers_q[7][30]_i_79/O
                         net (fo=1, routed)           0.000    16.397    alum/D_registers_q[7][30]_i_79_n_0
    SLICE_X58Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.947 r  alum/D_registers_q_reg[7][30]_i_72/CO[3]
                         net (fo=1, routed)           0.009    16.956    alum/D_registers_q_reg[7][30]_i_72_n_0
    SLICE_X58Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.070 r  alum/D_registers_q_reg[7][30]_i_67/CO[3]
                         net (fo=1, routed)           0.000    17.070    alum/D_registers_q_reg[7][30]_i_67_n_0
    SLICE_X58Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.184 r  alum/D_registers_q_reg[7][30]_i_62/CO[3]
                         net (fo=1, routed)           0.000    17.184    alum/D_registers_q_reg[7][30]_i_62_n_0
    SLICE_X58Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.298 r  alum/D_registers_q_reg[7][30]_i_57/CO[3]
                         net (fo=1, routed)           0.000    17.298    alum/D_registers_q_reg[7][30]_i_57_n_0
    SLICE_X58Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.412 r  alum/D_registers_q_reg[7][30]_i_52/CO[3]
                         net (fo=1, routed)           0.000    17.412    alum/D_registers_q_reg[7][30]_i_52_n_0
    SLICE_X58Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.526 r  alum/D_registers_q_reg[7][30]_i_44/CO[3]
                         net (fo=1, routed)           0.000    17.526    alum/D_registers_q_reg[7][30]_i_44_n_0
    SLICE_X58Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.640 r  alum/D_registers_q_reg[7][30]_i_31/CO[3]
                         net (fo=1, routed)           0.000    17.640    alum/D_registers_q_reg[7][30]_i_31_n_0
    SLICE_X58Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.754 r  alum/D_registers_q_reg[7][30]_i_18/CO[3]
                         net (fo=1, routed)           0.000    17.754    alum/D_registers_q_reg[7][30]_i_18_n_0
    SLICE_X58Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.911 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          1.106    19.017    alum/temp_out0[30]
    SLICE_X57Y25         LUT3 (Prop_lut3_I0_O)        0.329    19.346 r  alum/D_registers_q[7][29]_i_68/O
                         net (fo=1, routed)           0.000    19.346    alum/D_registers_q[7][29]_i_68_n_0
    SLICE_X57Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.896 r  alum/D_registers_q_reg[7][29]_i_61/CO[3]
                         net (fo=1, routed)           0.000    19.896    alum/D_registers_q_reg[7][29]_i_61_n_0
    SLICE_X57Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.010 r  alum/D_registers_q_reg[7][29]_i_56/CO[3]
                         net (fo=1, routed)           0.000    20.010    alum/D_registers_q_reg[7][29]_i_56_n_0
    SLICE_X57Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.124 r  alum/D_registers_q_reg[7][29]_i_51/CO[3]
                         net (fo=1, routed)           0.000    20.124    alum/D_registers_q_reg[7][29]_i_51_n_0
    SLICE_X57Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.238 r  alum/D_registers_q_reg[7][29]_i_46/CO[3]
                         net (fo=1, routed)           0.000    20.238    alum/D_registers_q_reg[7][29]_i_46_n_0
    SLICE_X57Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.352 r  alum/D_registers_q_reg[7][29]_i_41/CO[3]
                         net (fo=1, routed)           0.000    20.352    alum/D_registers_q_reg[7][29]_i_41_n_0
    SLICE_X57Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.466 r  alum/D_registers_q_reg[7][29]_i_36/CO[3]
                         net (fo=1, routed)           0.000    20.466    alum/D_registers_q_reg[7][29]_i_36_n_0
    SLICE_X57Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.580 r  alum/D_registers_q_reg[7][29]_i_31/CO[3]
                         net (fo=1, routed)           0.000    20.580    alum/D_registers_q_reg[7][29]_i_31_n_0
    SLICE_X57Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.694 r  alum/D_registers_q_reg[7][29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    20.694    alum/D_registers_q_reg[7][29]_i_23_n_0
    SLICE_X57Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.851 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          0.953    21.804    alum/temp_out0[29]
    SLICE_X54Y27         LUT3 (Prop_lut3_I0_O)        0.329    22.133 r  alum/D_registers_q[7][28]_i_95/O
                         net (fo=1, routed)           0.000    22.133    alum/D_registers_q[7][28]_i_95_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.666 r  alum/D_registers_q_reg[7][28]_i_88/CO[3]
                         net (fo=1, routed)           0.000    22.666    alum/D_registers_q_reg[7][28]_i_88_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.783 r  alum/D_registers_q_reg[7][28]_i_83/CO[3]
                         net (fo=1, routed)           0.000    22.783    alum/D_registers_q_reg[7][28]_i_83_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.900 r  alum/D_registers_q_reg[7][28]_i_78/CO[3]
                         net (fo=1, routed)           0.000    22.900    alum/D_registers_q_reg[7][28]_i_78_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.017 r  alum/D_registers_q_reg[7][28]_i_70/CO[3]
                         net (fo=1, routed)           0.000    23.017    alum/D_registers_q_reg[7][28]_i_70_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.134 r  alum/D_registers_q_reg[7][28]_i_61/CO[3]
                         net (fo=1, routed)           0.000    23.134    alum/D_registers_q_reg[7][28]_i_61_n_0
    SLICE_X54Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.251 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    23.251    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X54Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.368 r  alum/D_registers_q_reg[7][28]_i_47/CO[3]
                         net (fo=1, routed)           0.000    23.368    alum/D_registers_q_reg[7][28]_i_47_n_0
    SLICE_X54Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.485 r  alum/D_registers_q_reg[7][28]_i_27/CO[3]
                         net (fo=1, routed)           0.000    23.485    alum/D_registers_q_reg[7][28]_i_27_n_0
    SLICE_X54Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.642 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          0.987    24.629    alum/temp_out0[28]
    SLICE_X50Y28         LUT3 (Prop_lut3_I0_O)        0.332    24.961 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    24.961    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.494 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.494    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.611 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.611    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.728 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.728    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X50Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.845 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.845    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X50Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.962 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.962    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X50Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.079 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    26.079    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X50Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.196 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    26.196    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X50Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.313 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.313    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X50Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.470 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          0.886    27.356    alum/temp_out0[27]
    SLICE_X51Y28         LUT3 (Prop_lut3_I0_O)        0.332    27.688 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.688    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.238 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.238    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.352 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.352    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X51Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.466 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.466    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X51Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.580 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.580    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X51Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.694 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.694    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X51Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.808 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.808    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X51Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.922 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.922    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X51Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.036 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    29.036    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X51Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.193 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.012    30.205    alum/temp_out0[26]
    SLICE_X55Y30         LUT3 (Prop_lut3_I0_O)        0.329    30.534 r  alum/D_registers_q[7][25]_i_63/O
                         net (fo=1, routed)           0.000    30.534    alum/D_registers_q[7][25]_i_63_n_0
    SLICE_X55Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.084 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    31.084    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X55Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.198 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    31.198    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X55Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.312 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    31.312    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X55Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.426 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.426    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X55Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.540 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.540    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X55Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.654 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    31.654    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X55Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.768 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.768    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X55Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.882 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    31.882    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X55Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.039 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          1.112    33.151    alum/temp_out0[25]
    SLICE_X52Y30         LUT3 (Prop_lut3_I0_O)        0.329    33.480 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    33.480    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X52Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.013 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    34.013    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X52Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.130 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    34.130    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X52Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.247 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.247    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X52Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.364 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.364    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X52Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.481 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.481    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X52Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.598 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.598    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X52Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.715 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.715    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X52Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.832 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.832    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X52Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.989 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.098    36.088    alum/temp_out0[24]
    SLICE_X49Y31         LUT3 (Prop_lut3_I0_O)        0.332    36.420 r  alum/D_registers_q[7][23]_i_58/O
                         net (fo=1, routed)           0.000    36.420    alum/D_registers_q[7][23]_i_58_n_0
    SLICE_X49Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    36.952 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    36.952    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X49Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.066 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    37.066    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X49Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.180 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    37.180    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X49Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.294 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.294    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X49Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.408 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    37.408    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X49Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.522 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.522    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X49Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.636 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.636    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X49Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.793 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.042    38.834    alum/temp_out0[23]
    SLICE_X48Y30         LUT3 (Prop_lut3_I0_O)        0.329    39.163 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    39.163    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.713 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.713    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.827 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.827    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X48Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.941 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.941    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X48Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.055 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    40.055    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X48Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.169 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    40.169    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X48Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.283 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.283    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X48Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.397 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.397    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X48Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.511 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.511    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X48Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.668 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.191    41.859    alum/temp_out0[22]
    SLICE_X45Y30         LUT3 (Prop_lut3_I0_O)        0.329    42.188 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    42.188    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.738 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.738    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X45Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.852 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.852    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X45Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.966 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.966    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X45Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.080 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    43.080    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X45Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.194 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    43.194    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X45Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.308 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    43.308    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X45Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.422 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    43.422    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X45Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.536 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.536    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X45Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.693 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.008    44.701    alum/temp_out0[21]
    SLICE_X47Y30         LUT3 (Prop_lut3_I0_O)        0.329    45.030 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    45.030    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X47Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.580 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.580    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X47Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.694 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.694    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X47Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.808 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.808    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X47Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.922 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.922    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X47Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.036 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    46.036    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X47Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.150 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    46.150    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X47Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.264 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    46.264    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X47Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.378 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    46.378    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X47Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.535 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.113    47.648    alum/temp_out0[20]
    SLICE_X44Y30         LUT3 (Prop_lut3_I0_O)        0.329    47.977 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    47.977    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.527 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    48.527    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.641 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    48.641    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X44Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.755 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    48.755    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X44Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.869 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.869    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X44Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.983 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.983    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X44Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.097 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    49.097    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X44Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.211 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    49.211    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X44Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.325 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    49.325    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X44Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.482 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          0.947    50.429    alum/temp_out0[19]
    SLICE_X43Y29         LUT3 (Prop_lut3_I0_O)        0.329    50.758 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    50.758    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.308 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    51.308    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.422 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    51.422    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.536 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.536    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X43Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.650 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.650    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X43Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.764 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.764    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X43Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.878 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.878    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X43Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.992 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.992    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X43Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.106 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    52.106    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X43Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.263 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.011    53.273    alum/temp_out0[18]
    SLICE_X41Y28         LUT3 (Prop_lut3_I0_O)        0.329    53.602 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    53.602    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.152 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    54.152    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.266 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    54.266    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.380 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    54.380    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.494 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.494    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.608 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.608    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X41Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.722 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.722    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X41Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.836 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.836    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X41Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.950 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.950    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X41Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    55.107 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.967    56.074    alum/temp_out0[17]
    SLICE_X39Y28         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    56.859 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.859    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.973 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.973    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.087 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    57.087    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.201 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    57.201    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.315 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.315    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X39Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.429 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.429    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.543 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.543    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.657 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.657    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X39Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.814 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          0.949    58.763    alum/temp_out0[16]
    SLICE_X37Y27         LUT3 (Prop_lut3_I0_O)        0.329    59.092 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    59.092    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.642 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.642    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.756 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.756    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.870 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.870    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X37Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.984 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.984    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X37Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.098 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    60.098    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.212 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    60.212    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X37Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.326 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.326    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X37Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.440 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.440    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X37Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.597 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.958    61.555    alum/temp_out0[15]
    SLICE_X36Y26         LUT3 (Prop_lut3_I0_O)        0.329    61.884 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.884    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.434 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.434    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.548 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.548    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.662 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.662    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.776 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.776    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.890 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.890    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.004 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    63.004    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X36Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.118 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    63.118    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X36Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.232 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.232    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X36Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.389 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.103    64.492    alum/temp_out0[14]
    SLICE_X35Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    65.277 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    65.277    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.391 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.391    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.505 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.505    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.619 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.619    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.733 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.733    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X35Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.847 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.847    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X35Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.961 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.961    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X35Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.075 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    66.075    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X35Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.232 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.063    67.295    alum/temp_out0[13]
    SLICE_X34Y24         LUT3 (Prop_lut3_I0_O)        0.329    67.624 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.624    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    68.157 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.009    68.166    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.283 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    68.283    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.400 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.400    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.517 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.517    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.634 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.634    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.751 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.751    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X34Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.868 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.868    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X34Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.985 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.985    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X34Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.142 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          0.977    70.118    alum/temp_out0[12]
    SLICE_X32Y23         LUT3 (Prop_lut3_I0_O)        0.332    70.450 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    70.450    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.000 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    71.000    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.114 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.009    71.123    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.237 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.237    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.351 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.351    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.465 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.465    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.579 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.579    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.693 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.693    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.807 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.807    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.964 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.833    72.797    alum/temp_out0[11]
    SLICE_X33Y23         LUT3 (Prop_lut3_I0_O)        0.329    73.126 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    73.126    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.676 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.676    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.790 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.009    73.799    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.913 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.913    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.027 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    74.027    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.141 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.141    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.255 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.255    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.369 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.369    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.483 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.483    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.640 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.142    75.783    alum/temp_out0[10]
    SLICE_X38Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    76.583 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.583    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.700 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.700    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.817 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.009    76.826    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.943 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.943    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.060 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    77.060    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.177 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.177    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.294 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.294    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.411 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.411    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X38Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.568 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.921    78.489    alum/temp_out0[9]
    SLICE_X40Y22         LUT3 (Prop_lut3_I0_O)        0.332    78.821 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.821    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.371 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.371    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.485 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.485    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.599 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.009    79.608    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.722 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.722    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.836 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.836    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.950 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.950    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.064 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    80.064    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.178 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    80.178    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.335 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.946    81.281    alum/temp_out0[8]
    SLICE_X42Y21         LUT3 (Prop_lut3_I0_O)        0.329    81.610 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    81.610    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    82.143 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    82.143    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.260 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.260    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.377 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.377    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.494 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.009    82.503    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.620 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.620    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.737 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.737    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.854 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.854    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.971 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    82.971    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.128 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          1.024    84.152    alum/temp_out0[7]
    SLICE_X44Y18         LUT3 (Prop_lut3_I0_O)        0.332    84.484 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    84.484    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.034 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    85.034    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.148 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    85.148    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.262 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.262    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.376 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.376    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.490 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.490    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.604 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.604    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.718 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.009    85.727    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.841 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    85.841    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.998 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          0.956    86.954    alum/temp_out0[6]
    SLICE_X45Y18         LUT3 (Prop_lut3_I0_O)        0.329    87.283 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    87.283    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    87.833 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.833    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.947 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.947    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.061 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    88.061    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.175 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    88.175    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.289 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.289    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.403 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.403    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.517 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.009    88.526    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.640 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.640    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.797 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.012    89.810    alum/temp_out0[5]
    SLICE_X47Y18         LUT3 (Prop_lut3_I0_O)        0.329    90.139 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    90.139    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.689 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.689    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.803 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.803    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.917 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.917    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.031 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    91.031    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.145 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    91.145    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.259 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    91.259    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.373 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.009    91.382    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.496 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.496    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.653 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.944    92.596    alum/temp_out0[4]
    SLICE_X46Y18         LUT3 (Prop_lut3_I0_O)        0.329    92.925 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    92.925    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    93.458 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.458    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.575 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.575    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.692 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.692    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.809 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.809    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.926 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.926    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.043 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    94.043    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.160 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.009    94.169    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.286 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.286    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.443 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.227    95.670    alum/temp_out0[3]
    SLICE_X49Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    96.458 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    96.458    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.572 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    96.572    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.686 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    96.686    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.800 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    96.800    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.914 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    96.914    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.028 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    97.028    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.142 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    97.142    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.256 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.009    97.265    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.422 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.000    98.422    alum/temp_out0[2]
    SLICE_X52Y17         LUT3 (Prop_lut3_I0_O)        0.329    98.751 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    98.751    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    99.284 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    99.284    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.401 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    99.401    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.518 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    99.518    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.635 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    99.635    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.752 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    99.752    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.869 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    99.869    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.986 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    99.986    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.103 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.009   100.112    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.269 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.879   101.148    alum/temp_out0[1]
    SLICE_X53Y17         LUT3 (Prop_lut3_I0_O)        0.332   101.480 r  alum/D_registers_q[7][0]_i_73/O
                         net (fo=1, routed)           0.000   101.480    alum/D_registers_q[7][0]_i_73_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.030 r  alum/D_registers_q_reg[7][0]_i_66/CO[3]
                         net (fo=1, routed)           0.000   102.030    alum/D_registers_q_reg[7][0]_i_66_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.144 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   102.144    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.258 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   102.258    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.372 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   102.372    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.486 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   102.486    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.600 r  alum/D_registers_q_reg[7][0]_i_39/CO[3]
                         net (fo=1, routed)           0.000   102.600    alum/D_registers_q_reg[7][0]_i_39_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.714 r  alum/D_registers_q_reg[7][0]_i_33/CO[3]
                         net (fo=1, routed)           0.000   102.714    alum/D_registers_q_reg[7][0]_i_33_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.828 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.009   102.837    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.994 r  alum/D_registers_q_reg[7][0]_i_16/CO[1]
                         net (fo=1, routed)           0.780   103.774    sm/temp_out0[0]
    SLICE_X43Y19         LUT5 (Prop_lut5_I4_O)        0.329   104.103 f  sm/D_registers_q[7][0]_i_9/O
                         net (fo=1, routed)           0.000   104.103    sm/D_registers_q[7][0]_i_9_n_0
    SLICE_X43Y19         MUXF7 (Prop_muxf7_I0_O)      0.212   104.315 f  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.433   104.748    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X43Y19         LUT6 (Prop_lut6_I0_O)        0.299   105.047 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          0.817   105.864    sm/M_alum_out[0]
    SLICE_X47Y14         LUT6 (Prop_lut6_I3_O)        0.124   105.988 f  sm/D_states_q[0]_i_16/O
                         net (fo=1, routed)           0.433   106.422    sm/D_states_q[0]_i_16_n_0
    SLICE_X47Y14         LUT6 (Prop_lut6_I5_O)        0.124   106.546 r  sm/D_states_q[0]_i_7/O
                         net (fo=3, routed)           0.671   107.217    sm/D_states_q[0]_i_7_n_0
    SLICE_X49Y12         LUT6 (Prop_lut6_I5_O)        0.124   107.341 r  sm/D_states_q[0]_rep_i_1/O
                         net (fo=1, routed)           0.471   107.812    sm/D_states_q[0]_rep_i_1_n_0
    SLICE_X49Y12         FDSE                                         r  sm/D_states_q_reg[0]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.447   115.963    sm/clk_IBUF_BUFG
    SLICE_X49Y12         FDSE                                         r  sm/D_states_q_reg[0]_rep/C
                         clock pessimism              0.273   116.236    
                         clock uncertainty           -0.035   116.201    
    SLICE_X49Y12         FDSE (Setup_fdse_C_D)       -0.047   116.154    sm/D_states_q_reg[0]_rep
  -------------------------------------------------------------------
                         required time                        116.154    
                         arrival time                        -107.812    
  -------------------------------------------------------------------
                         slack                                  8.342    

Slack (MET) :             8.399ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[0]_rep__0/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.569ns  (logic 60.951ns (59.424%)  route 41.618ns (40.576%))
  Logic Levels:           326  (CARRY4=287 LUT2=1 LUT3=28 LUT4=1 LUT5=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 115.963 - 111.111 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.568     5.152    sm/clk_IBUF_BUFG
    SLICE_X48Y10         FDRE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y10         FDRE (Prop_fdre_C_Q)         0.456     5.608 f  sm/D_states_q_reg[5]/Q
                         net (fo=230, routed)         1.668     7.276    sm/D_states_q[5]
    SLICE_X54Y8          LUT4 (Prop_lut4_I0_O)        0.150     7.426 f  sm/ram_reg_i_89/O
                         net (fo=1, routed)           0.881     8.307    sm/ram_reg_i_89_n_0
    SLICE_X54Y8          LUT6 (Prop_lut6_I0_O)        0.328     8.635 f  sm/ram_reg_i_75/O
                         net (fo=1, routed)           0.448     9.084    sm/ram_reg_i_75_n_0
    SLICE_X54Y9          LUT6 (Prop_lut6_I2_O)        0.124     9.208 r  sm/ram_reg_i_63/O
                         net (fo=64, routed)          1.344    10.552    L_reg/M_sm_ra1[1]
    SLICE_X46Y30         LUT6 (Prop_lut6_I2_O)        0.124    10.676 r  L_reg/D_registers_q[7][31]_i_112/O
                         net (fo=2, routed)           1.246    11.922    L_reg/D_registers_q[7][31]_i_112_n_0
    SLICE_X53Y26         LUT3 (Prop_lut3_I2_O)        0.152    12.074 r  L_reg/D_registers_q[7][31]_i_65/O
                         net (fo=45, routed)          1.054    13.128    sm/M_alum_a[31]
    SLICE_X59Y24         LUT2 (Prop_lut2_I1_O)        0.326    13.454 r  sm/D_registers_q[7][31]_i_206/O
                         net (fo=1, routed)           0.000    13.454    alum/S[0]
    SLICE_X59Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.986 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.009    13.995    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X59Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.109 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.000    14.109    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X59Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.223 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    14.223    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X59Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.337 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    14.337    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X59Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.451 r  alum/D_registers_q_reg[7][31]_i_177/CO[3]
                         net (fo=1, routed)           0.000    14.451    alum/D_registers_q_reg[7][31]_i_177_n_0
    SLICE_X59Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.565 r  alum/D_registers_q_reg[7][31]_i_172/CO[3]
                         net (fo=1, routed)           0.000    14.565    alum/D_registers_q_reg[7][31]_i_172_n_0
    SLICE_X59Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.679 r  alum/D_registers_q_reg[7][31]_i_156/CO[3]
                         net (fo=1, routed)           0.000    14.679    alum/D_registers_q_reg[7][31]_i_156_n_0
    SLICE_X59Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.793 r  alum/D_registers_q_reg[7][31]_i_131/CO[3]
                         net (fo=1, routed)           0.000    14.793    alum/D_registers_q_reg[7][31]_i_131_n_0
    SLICE_X59Y32         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.064 r  alum/D_registers_q_reg[7][31]_i_87/CO[0]
                         net (fo=37, routed)          0.960    16.024    alum/temp_out0[31]
    SLICE_X58Y24         LUT3 (Prop_lut3_I0_O)        0.373    16.397 r  alum/D_registers_q[7][30]_i_79/O
                         net (fo=1, routed)           0.000    16.397    alum/D_registers_q[7][30]_i_79_n_0
    SLICE_X58Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.947 r  alum/D_registers_q_reg[7][30]_i_72/CO[3]
                         net (fo=1, routed)           0.009    16.956    alum/D_registers_q_reg[7][30]_i_72_n_0
    SLICE_X58Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.070 r  alum/D_registers_q_reg[7][30]_i_67/CO[3]
                         net (fo=1, routed)           0.000    17.070    alum/D_registers_q_reg[7][30]_i_67_n_0
    SLICE_X58Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.184 r  alum/D_registers_q_reg[7][30]_i_62/CO[3]
                         net (fo=1, routed)           0.000    17.184    alum/D_registers_q_reg[7][30]_i_62_n_0
    SLICE_X58Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.298 r  alum/D_registers_q_reg[7][30]_i_57/CO[3]
                         net (fo=1, routed)           0.000    17.298    alum/D_registers_q_reg[7][30]_i_57_n_0
    SLICE_X58Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.412 r  alum/D_registers_q_reg[7][30]_i_52/CO[3]
                         net (fo=1, routed)           0.000    17.412    alum/D_registers_q_reg[7][30]_i_52_n_0
    SLICE_X58Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.526 r  alum/D_registers_q_reg[7][30]_i_44/CO[3]
                         net (fo=1, routed)           0.000    17.526    alum/D_registers_q_reg[7][30]_i_44_n_0
    SLICE_X58Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.640 r  alum/D_registers_q_reg[7][30]_i_31/CO[3]
                         net (fo=1, routed)           0.000    17.640    alum/D_registers_q_reg[7][30]_i_31_n_0
    SLICE_X58Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.754 r  alum/D_registers_q_reg[7][30]_i_18/CO[3]
                         net (fo=1, routed)           0.000    17.754    alum/D_registers_q_reg[7][30]_i_18_n_0
    SLICE_X58Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.911 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          1.106    19.017    alum/temp_out0[30]
    SLICE_X57Y25         LUT3 (Prop_lut3_I0_O)        0.329    19.346 r  alum/D_registers_q[7][29]_i_68/O
                         net (fo=1, routed)           0.000    19.346    alum/D_registers_q[7][29]_i_68_n_0
    SLICE_X57Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.896 r  alum/D_registers_q_reg[7][29]_i_61/CO[3]
                         net (fo=1, routed)           0.000    19.896    alum/D_registers_q_reg[7][29]_i_61_n_0
    SLICE_X57Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.010 r  alum/D_registers_q_reg[7][29]_i_56/CO[3]
                         net (fo=1, routed)           0.000    20.010    alum/D_registers_q_reg[7][29]_i_56_n_0
    SLICE_X57Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.124 r  alum/D_registers_q_reg[7][29]_i_51/CO[3]
                         net (fo=1, routed)           0.000    20.124    alum/D_registers_q_reg[7][29]_i_51_n_0
    SLICE_X57Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.238 r  alum/D_registers_q_reg[7][29]_i_46/CO[3]
                         net (fo=1, routed)           0.000    20.238    alum/D_registers_q_reg[7][29]_i_46_n_0
    SLICE_X57Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.352 r  alum/D_registers_q_reg[7][29]_i_41/CO[3]
                         net (fo=1, routed)           0.000    20.352    alum/D_registers_q_reg[7][29]_i_41_n_0
    SLICE_X57Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.466 r  alum/D_registers_q_reg[7][29]_i_36/CO[3]
                         net (fo=1, routed)           0.000    20.466    alum/D_registers_q_reg[7][29]_i_36_n_0
    SLICE_X57Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.580 r  alum/D_registers_q_reg[7][29]_i_31/CO[3]
                         net (fo=1, routed)           0.000    20.580    alum/D_registers_q_reg[7][29]_i_31_n_0
    SLICE_X57Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.694 r  alum/D_registers_q_reg[7][29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    20.694    alum/D_registers_q_reg[7][29]_i_23_n_0
    SLICE_X57Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.851 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          0.953    21.804    alum/temp_out0[29]
    SLICE_X54Y27         LUT3 (Prop_lut3_I0_O)        0.329    22.133 r  alum/D_registers_q[7][28]_i_95/O
                         net (fo=1, routed)           0.000    22.133    alum/D_registers_q[7][28]_i_95_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.666 r  alum/D_registers_q_reg[7][28]_i_88/CO[3]
                         net (fo=1, routed)           0.000    22.666    alum/D_registers_q_reg[7][28]_i_88_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.783 r  alum/D_registers_q_reg[7][28]_i_83/CO[3]
                         net (fo=1, routed)           0.000    22.783    alum/D_registers_q_reg[7][28]_i_83_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.900 r  alum/D_registers_q_reg[7][28]_i_78/CO[3]
                         net (fo=1, routed)           0.000    22.900    alum/D_registers_q_reg[7][28]_i_78_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.017 r  alum/D_registers_q_reg[7][28]_i_70/CO[3]
                         net (fo=1, routed)           0.000    23.017    alum/D_registers_q_reg[7][28]_i_70_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.134 r  alum/D_registers_q_reg[7][28]_i_61/CO[3]
                         net (fo=1, routed)           0.000    23.134    alum/D_registers_q_reg[7][28]_i_61_n_0
    SLICE_X54Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.251 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    23.251    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X54Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.368 r  alum/D_registers_q_reg[7][28]_i_47/CO[3]
                         net (fo=1, routed)           0.000    23.368    alum/D_registers_q_reg[7][28]_i_47_n_0
    SLICE_X54Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.485 r  alum/D_registers_q_reg[7][28]_i_27/CO[3]
                         net (fo=1, routed)           0.000    23.485    alum/D_registers_q_reg[7][28]_i_27_n_0
    SLICE_X54Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.642 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          0.987    24.629    alum/temp_out0[28]
    SLICE_X50Y28         LUT3 (Prop_lut3_I0_O)        0.332    24.961 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    24.961    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.494 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.494    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.611 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.611    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.728 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.728    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X50Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.845 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.845    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X50Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.962 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.962    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X50Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.079 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    26.079    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X50Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.196 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    26.196    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X50Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.313 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.313    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X50Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.470 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          0.886    27.356    alum/temp_out0[27]
    SLICE_X51Y28         LUT3 (Prop_lut3_I0_O)        0.332    27.688 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.688    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.238 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.238    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.352 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.352    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X51Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.466 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.466    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X51Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.580 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.580    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X51Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.694 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.694    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X51Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.808 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.808    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X51Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.922 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.922    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X51Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.036 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    29.036    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X51Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.193 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.012    30.205    alum/temp_out0[26]
    SLICE_X55Y30         LUT3 (Prop_lut3_I0_O)        0.329    30.534 r  alum/D_registers_q[7][25]_i_63/O
                         net (fo=1, routed)           0.000    30.534    alum/D_registers_q[7][25]_i_63_n_0
    SLICE_X55Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.084 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    31.084    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X55Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.198 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    31.198    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X55Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.312 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    31.312    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X55Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.426 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.426    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X55Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.540 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.540    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X55Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.654 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    31.654    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X55Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.768 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.768    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X55Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.882 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    31.882    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X55Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.039 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          1.112    33.151    alum/temp_out0[25]
    SLICE_X52Y30         LUT3 (Prop_lut3_I0_O)        0.329    33.480 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    33.480    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X52Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.013 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    34.013    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X52Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.130 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    34.130    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X52Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.247 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.247    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X52Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.364 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.364    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X52Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.481 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.481    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X52Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.598 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.598    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X52Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.715 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.715    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X52Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.832 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.832    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X52Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.989 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.098    36.088    alum/temp_out0[24]
    SLICE_X49Y31         LUT3 (Prop_lut3_I0_O)        0.332    36.420 r  alum/D_registers_q[7][23]_i_58/O
                         net (fo=1, routed)           0.000    36.420    alum/D_registers_q[7][23]_i_58_n_0
    SLICE_X49Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    36.952 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    36.952    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X49Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.066 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    37.066    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X49Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.180 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    37.180    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X49Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.294 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.294    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X49Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.408 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    37.408    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X49Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.522 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.522    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X49Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.636 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.636    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X49Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.793 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.042    38.834    alum/temp_out0[23]
    SLICE_X48Y30         LUT3 (Prop_lut3_I0_O)        0.329    39.163 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    39.163    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.713 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.713    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.827 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.827    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X48Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.941 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.941    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X48Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.055 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    40.055    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X48Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.169 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    40.169    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X48Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.283 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.283    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X48Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.397 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.397    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X48Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.511 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.511    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X48Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.668 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.191    41.859    alum/temp_out0[22]
    SLICE_X45Y30         LUT3 (Prop_lut3_I0_O)        0.329    42.188 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    42.188    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.738 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.738    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X45Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.852 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.852    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X45Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.966 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.966    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X45Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.080 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    43.080    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X45Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.194 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    43.194    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X45Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.308 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    43.308    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X45Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.422 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    43.422    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X45Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.536 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.536    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X45Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.693 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.008    44.701    alum/temp_out0[21]
    SLICE_X47Y30         LUT3 (Prop_lut3_I0_O)        0.329    45.030 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    45.030    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X47Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.580 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.580    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X47Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.694 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.694    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X47Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.808 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.808    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X47Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.922 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.922    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X47Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.036 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    46.036    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X47Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.150 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    46.150    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X47Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.264 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    46.264    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X47Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.378 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    46.378    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X47Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.535 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.113    47.648    alum/temp_out0[20]
    SLICE_X44Y30         LUT3 (Prop_lut3_I0_O)        0.329    47.977 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    47.977    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.527 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    48.527    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.641 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    48.641    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X44Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.755 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    48.755    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X44Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.869 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.869    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X44Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.983 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.983    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X44Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.097 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    49.097    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X44Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.211 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    49.211    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X44Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.325 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    49.325    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X44Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.482 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          0.947    50.429    alum/temp_out0[19]
    SLICE_X43Y29         LUT3 (Prop_lut3_I0_O)        0.329    50.758 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    50.758    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.308 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    51.308    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.422 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    51.422    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.536 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.536    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X43Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.650 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.650    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X43Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.764 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.764    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X43Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.878 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.878    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X43Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.992 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.992    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X43Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.106 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    52.106    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X43Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.263 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.011    53.273    alum/temp_out0[18]
    SLICE_X41Y28         LUT3 (Prop_lut3_I0_O)        0.329    53.602 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    53.602    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.152 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    54.152    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.266 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    54.266    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.380 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    54.380    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.494 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.494    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.608 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.608    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X41Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.722 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.722    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X41Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.836 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.836    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X41Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.950 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.950    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X41Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    55.107 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.967    56.074    alum/temp_out0[17]
    SLICE_X39Y28         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    56.859 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.859    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.973 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.973    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.087 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    57.087    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.201 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    57.201    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.315 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.315    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X39Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.429 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.429    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.543 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.543    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.657 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.657    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X39Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.814 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          0.949    58.763    alum/temp_out0[16]
    SLICE_X37Y27         LUT3 (Prop_lut3_I0_O)        0.329    59.092 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    59.092    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.642 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.642    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.756 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.756    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.870 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.870    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X37Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.984 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.984    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X37Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.098 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    60.098    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.212 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    60.212    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X37Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.326 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.326    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X37Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.440 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.440    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X37Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.597 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.958    61.555    alum/temp_out0[15]
    SLICE_X36Y26         LUT3 (Prop_lut3_I0_O)        0.329    61.884 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.884    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.434 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.434    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.548 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.548    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.662 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.662    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.776 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.776    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.890 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.890    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.004 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    63.004    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X36Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.118 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    63.118    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X36Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.232 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.232    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X36Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.389 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.103    64.492    alum/temp_out0[14]
    SLICE_X35Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    65.277 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    65.277    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.391 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.391    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.505 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.505    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.619 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.619    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.733 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.733    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X35Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.847 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.847    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X35Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.961 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.961    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X35Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.075 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    66.075    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X35Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.232 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.063    67.295    alum/temp_out0[13]
    SLICE_X34Y24         LUT3 (Prop_lut3_I0_O)        0.329    67.624 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.624    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    68.157 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.009    68.166    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.283 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    68.283    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.400 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.400    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.517 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.517    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.634 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.634    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.751 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.751    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X34Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.868 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.868    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X34Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.985 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.985    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X34Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.142 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          0.977    70.118    alum/temp_out0[12]
    SLICE_X32Y23         LUT3 (Prop_lut3_I0_O)        0.332    70.450 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    70.450    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.000 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    71.000    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.114 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.009    71.123    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.237 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.237    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.351 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.351    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.465 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.465    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.579 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.579    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.693 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.693    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.807 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.807    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.964 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.833    72.797    alum/temp_out0[11]
    SLICE_X33Y23         LUT3 (Prop_lut3_I0_O)        0.329    73.126 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    73.126    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.676 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.676    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.790 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.009    73.799    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.913 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.913    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.027 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    74.027    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.141 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.141    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.255 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.255    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.369 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.369    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.483 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.483    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.640 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.142    75.783    alum/temp_out0[10]
    SLICE_X38Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    76.583 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.583    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.700 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.700    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.817 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.009    76.826    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.943 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.943    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.060 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    77.060    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.177 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.177    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.294 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.294    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.411 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.411    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X38Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.568 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.921    78.489    alum/temp_out0[9]
    SLICE_X40Y22         LUT3 (Prop_lut3_I0_O)        0.332    78.821 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.821    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.371 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.371    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.485 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.485    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.599 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.009    79.608    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.722 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.722    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.836 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.836    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.950 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.950    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.064 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    80.064    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.178 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    80.178    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.335 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.946    81.281    alum/temp_out0[8]
    SLICE_X42Y21         LUT3 (Prop_lut3_I0_O)        0.329    81.610 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    81.610    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    82.143 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    82.143    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.260 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.260    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.377 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.377    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.494 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.009    82.503    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.620 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.620    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.737 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.737    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.854 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.854    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.971 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    82.971    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.128 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          1.024    84.152    alum/temp_out0[7]
    SLICE_X44Y18         LUT3 (Prop_lut3_I0_O)        0.332    84.484 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    84.484    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.034 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    85.034    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.148 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    85.148    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.262 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.262    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.376 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.376    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.490 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.490    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.604 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.604    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.718 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.009    85.727    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.841 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    85.841    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.998 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          0.956    86.954    alum/temp_out0[6]
    SLICE_X45Y18         LUT3 (Prop_lut3_I0_O)        0.329    87.283 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    87.283    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    87.833 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.833    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.947 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.947    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.061 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    88.061    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.175 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    88.175    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.289 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.289    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.403 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.403    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.517 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.009    88.526    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.640 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.640    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.797 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.012    89.810    alum/temp_out0[5]
    SLICE_X47Y18         LUT3 (Prop_lut3_I0_O)        0.329    90.139 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    90.139    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.689 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.689    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.803 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.803    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.917 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.917    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.031 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    91.031    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.145 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    91.145    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.259 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    91.259    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.373 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.009    91.382    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.496 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.496    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.653 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.944    92.596    alum/temp_out0[4]
    SLICE_X46Y18         LUT3 (Prop_lut3_I0_O)        0.329    92.925 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    92.925    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    93.458 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.458    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.575 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.575    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.692 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.692    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.809 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.809    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.926 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.926    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.043 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    94.043    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.160 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.009    94.169    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.286 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.286    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.443 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.227    95.670    alum/temp_out0[3]
    SLICE_X49Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    96.458 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    96.458    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.572 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    96.572    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.686 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    96.686    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.800 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    96.800    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.914 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    96.914    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.028 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    97.028    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.142 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    97.142    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.256 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.009    97.265    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.422 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.000    98.422    alum/temp_out0[2]
    SLICE_X52Y17         LUT3 (Prop_lut3_I0_O)        0.329    98.751 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    98.751    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    99.284 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    99.284    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.401 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    99.401    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.518 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    99.518    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.635 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    99.635    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.752 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    99.752    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.869 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    99.869    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.986 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    99.986    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.103 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.009   100.112    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.269 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.879   101.148    alum/temp_out0[1]
    SLICE_X53Y17         LUT3 (Prop_lut3_I0_O)        0.332   101.480 r  alum/D_registers_q[7][0]_i_73/O
                         net (fo=1, routed)           0.000   101.480    alum/D_registers_q[7][0]_i_73_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.030 r  alum/D_registers_q_reg[7][0]_i_66/CO[3]
                         net (fo=1, routed)           0.000   102.030    alum/D_registers_q_reg[7][0]_i_66_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.144 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   102.144    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.258 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   102.258    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.372 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   102.372    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.486 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   102.486    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.600 r  alum/D_registers_q_reg[7][0]_i_39/CO[3]
                         net (fo=1, routed)           0.000   102.600    alum/D_registers_q_reg[7][0]_i_39_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.714 r  alum/D_registers_q_reg[7][0]_i_33/CO[3]
                         net (fo=1, routed)           0.000   102.714    alum/D_registers_q_reg[7][0]_i_33_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.828 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.009   102.837    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.994 r  alum/D_registers_q_reg[7][0]_i_16/CO[1]
                         net (fo=1, routed)           0.780   103.774    sm/temp_out0[0]
    SLICE_X43Y19         LUT5 (Prop_lut5_I4_O)        0.329   104.103 f  sm/D_registers_q[7][0]_i_9/O
                         net (fo=1, routed)           0.000   104.103    sm/D_registers_q[7][0]_i_9_n_0
    SLICE_X43Y19         MUXF7 (Prop_muxf7_I0_O)      0.212   104.315 f  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.433   104.748    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X43Y19         LUT6 (Prop_lut6_I0_O)        0.299   105.047 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          0.817   105.864    sm/M_alum_out[0]
    SLICE_X47Y14         LUT6 (Prop_lut6_I3_O)        0.124   105.988 f  sm/D_states_q[0]_i_16/O
                         net (fo=1, routed)           0.433   106.422    sm/D_states_q[0]_i_16_n_0
    SLICE_X47Y14         LUT6 (Prop_lut6_I5_O)        0.124   106.546 r  sm/D_states_q[0]_i_7/O
                         net (fo=3, routed)           0.672   107.218    sm/D_states_q[0]_i_7_n_0
    SLICE_X49Y12         LUT6 (Prop_lut6_I5_O)        0.124   107.342 r  sm/D_states_q[0]_rep__0_i_1/O
                         net (fo=1, routed)           0.379   107.721    sm/D_states_q[0]_rep__0_i_1_n_0
    SLICE_X49Y12         FDSE                                         r  sm/D_states_q_reg[0]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.447   115.963    sm/clk_IBUF_BUFG
    SLICE_X49Y12         FDSE                                         r  sm/D_states_q_reg[0]_rep__0/C
                         clock pessimism              0.273   116.236    
                         clock uncertainty           -0.035   116.201    
    SLICE_X49Y12         FDSE (Setup_fdse_C_D)       -0.081   116.120    sm/D_states_q_reg[0]_rep__0
  -------------------------------------------------------------------
                         required time                        116.120    
                         arrival time                        -107.721    
  -------------------------------------------------------------------
                         slack                                  8.399    

Slack (MET) :             8.430ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.374ns  (logic 60.853ns (59.442%)  route 41.521ns (40.558%))
  Logic Levels:           325  (CARRY4=287 LUT2=1 LUT3=28 LUT4=2 LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 115.966 - 111.111 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.568     5.152    sm/clk_IBUF_BUFG
    SLICE_X48Y10         FDRE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y10         FDRE (Prop_fdre_C_Q)         0.456     5.608 f  sm/D_states_q_reg[5]/Q
                         net (fo=230, routed)         1.668     7.276    sm/D_states_q[5]
    SLICE_X54Y8          LUT4 (Prop_lut4_I0_O)        0.150     7.426 f  sm/ram_reg_i_89/O
                         net (fo=1, routed)           0.881     8.307    sm/ram_reg_i_89_n_0
    SLICE_X54Y8          LUT6 (Prop_lut6_I0_O)        0.328     8.635 f  sm/ram_reg_i_75/O
                         net (fo=1, routed)           0.448     9.084    sm/ram_reg_i_75_n_0
    SLICE_X54Y9          LUT6 (Prop_lut6_I2_O)        0.124     9.208 r  sm/ram_reg_i_63/O
                         net (fo=64, routed)          1.344    10.552    L_reg/M_sm_ra1[1]
    SLICE_X46Y30         LUT6 (Prop_lut6_I2_O)        0.124    10.676 r  L_reg/D_registers_q[7][31]_i_112/O
                         net (fo=2, routed)           1.246    11.922    L_reg/D_registers_q[7][31]_i_112_n_0
    SLICE_X53Y26         LUT3 (Prop_lut3_I2_O)        0.152    12.074 r  L_reg/D_registers_q[7][31]_i_65/O
                         net (fo=45, routed)          1.054    13.128    sm/M_alum_a[31]
    SLICE_X59Y24         LUT2 (Prop_lut2_I1_O)        0.326    13.454 r  sm/D_registers_q[7][31]_i_206/O
                         net (fo=1, routed)           0.000    13.454    alum/S[0]
    SLICE_X59Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.986 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.009    13.995    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X59Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.109 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.000    14.109    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X59Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.223 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    14.223    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X59Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.337 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    14.337    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X59Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.451 r  alum/D_registers_q_reg[7][31]_i_177/CO[3]
                         net (fo=1, routed)           0.000    14.451    alum/D_registers_q_reg[7][31]_i_177_n_0
    SLICE_X59Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.565 r  alum/D_registers_q_reg[7][31]_i_172/CO[3]
                         net (fo=1, routed)           0.000    14.565    alum/D_registers_q_reg[7][31]_i_172_n_0
    SLICE_X59Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.679 r  alum/D_registers_q_reg[7][31]_i_156/CO[3]
                         net (fo=1, routed)           0.000    14.679    alum/D_registers_q_reg[7][31]_i_156_n_0
    SLICE_X59Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.793 r  alum/D_registers_q_reg[7][31]_i_131/CO[3]
                         net (fo=1, routed)           0.000    14.793    alum/D_registers_q_reg[7][31]_i_131_n_0
    SLICE_X59Y32         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.064 r  alum/D_registers_q_reg[7][31]_i_87/CO[0]
                         net (fo=37, routed)          0.960    16.024    alum/temp_out0[31]
    SLICE_X58Y24         LUT3 (Prop_lut3_I0_O)        0.373    16.397 r  alum/D_registers_q[7][30]_i_79/O
                         net (fo=1, routed)           0.000    16.397    alum/D_registers_q[7][30]_i_79_n_0
    SLICE_X58Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.947 r  alum/D_registers_q_reg[7][30]_i_72/CO[3]
                         net (fo=1, routed)           0.009    16.956    alum/D_registers_q_reg[7][30]_i_72_n_0
    SLICE_X58Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.070 r  alum/D_registers_q_reg[7][30]_i_67/CO[3]
                         net (fo=1, routed)           0.000    17.070    alum/D_registers_q_reg[7][30]_i_67_n_0
    SLICE_X58Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.184 r  alum/D_registers_q_reg[7][30]_i_62/CO[3]
                         net (fo=1, routed)           0.000    17.184    alum/D_registers_q_reg[7][30]_i_62_n_0
    SLICE_X58Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.298 r  alum/D_registers_q_reg[7][30]_i_57/CO[3]
                         net (fo=1, routed)           0.000    17.298    alum/D_registers_q_reg[7][30]_i_57_n_0
    SLICE_X58Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.412 r  alum/D_registers_q_reg[7][30]_i_52/CO[3]
                         net (fo=1, routed)           0.000    17.412    alum/D_registers_q_reg[7][30]_i_52_n_0
    SLICE_X58Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.526 r  alum/D_registers_q_reg[7][30]_i_44/CO[3]
                         net (fo=1, routed)           0.000    17.526    alum/D_registers_q_reg[7][30]_i_44_n_0
    SLICE_X58Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.640 r  alum/D_registers_q_reg[7][30]_i_31/CO[3]
                         net (fo=1, routed)           0.000    17.640    alum/D_registers_q_reg[7][30]_i_31_n_0
    SLICE_X58Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.754 r  alum/D_registers_q_reg[7][30]_i_18/CO[3]
                         net (fo=1, routed)           0.000    17.754    alum/D_registers_q_reg[7][30]_i_18_n_0
    SLICE_X58Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.911 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          1.106    19.017    alum/temp_out0[30]
    SLICE_X57Y25         LUT3 (Prop_lut3_I0_O)        0.329    19.346 r  alum/D_registers_q[7][29]_i_68/O
                         net (fo=1, routed)           0.000    19.346    alum/D_registers_q[7][29]_i_68_n_0
    SLICE_X57Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.896 r  alum/D_registers_q_reg[7][29]_i_61/CO[3]
                         net (fo=1, routed)           0.000    19.896    alum/D_registers_q_reg[7][29]_i_61_n_0
    SLICE_X57Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.010 r  alum/D_registers_q_reg[7][29]_i_56/CO[3]
                         net (fo=1, routed)           0.000    20.010    alum/D_registers_q_reg[7][29]_i_56_n_0
    SLICE_X57Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.124 r  alum/D_registers_q_reg[7][29]_i_51/CO[3]
                         net (fo=1, routed)           0.000    20.124    alum/D_registers_q_reg[7][29]_i_51_n_0
    SLICE_X57Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.238 r  alum/D_registers_q_reg[7][29]_i_46/CO[3]
                         net (fo=1, routed)           0.000    20.238    alum/D_registers_q_reg[7][29]_i_46_n_0
    SLICE_X57Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.352 r  alum/D_registers_q_reg[7][29]_i_41/CO[3]
                         net (fo=1, routed)           0.000    20.352    alum/D_registers_q_reg[7][29]_i_41_n_0
    SLICE_X57Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.466 r  alum/D_registers_q_reg[7][29]_i_36/CO[3]
                         net (fo=1, routed)           0.000    20.466    alum/D_registers_q_reg[7][29]_i_36_n_0
    SLICE_X57Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.580 r  alum/D_registers_q_reg[7][29]_i_31/CO[3]
                         net (fo=1, routed)           0.000    20.580    alum/D_registers_q_reg[7][29]_i_31_n_0
    SLICE_X57Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.694 r  alum/D_registers_q_reg[7][29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    20.694    alum/D_registers_q_reg[7][29]_i_23_n_0
    SLICE_X57Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.851 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          0.953    21.804    alum/temp_out0[29]
    SLICE_X54Y27         LUT3 (Prop_lut3_I0_O)        0.329    22.133 r  alum/D_registers_q[7][28]_i_95/O
                         net (fo=1, routed)           0.000    22.133    alum/D_registers_q[7][28]_i_95_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.666 r  alum/D_registers_q_reg[7][28]_i_88/CO[3]
                         net (fo=1, routed)           0.000    22.666    alum/D_registers_q_reg[7][28]_i_88_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.783 r  alum/D_registers_q_reg[7][28]_i_83/CO[3]
                         net (fo=1, routed)           0.000    22.783    alum/D_registers_q_reg[7][28]_i_83_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.900 r  alum/D_registers_q_reg[7][28]_i_78/CO[3]
                         net (fo=1, routed)           0.000    22.900    alum/D_registers_q_reg[7][28]_i_78_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.017 r  alum/D_registers_q_reg[7][28]_i_70/CO[3]
                         net (fo=1, routed)           0.000    23.017    alum/D_registers_q_reg[7][28]_i_70_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.134 r  alum/D_registers_q_reg[7][28]_i_61/CO[3]
                         net (fo=1, routed)           0.000    23.134    alum/D_registers_q_reg[7][28]_i_61_n_0
    SLICE_X54Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.251 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    23.251    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X54Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.368 r  alum/D_registers_q_reg[7][28]_i_47/CO[3]
                         net (fo=1, routed)           0.000    23.368    alum/D_registers_q_reg[7][28]_i_47_n_0
    SLICE_X54Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.485 r  alum/D_registers_q_reg[7][28]_i_27/CO[3]
                         net (fo=1, routed)           0.000    23.485    alum/D_registers_q_reg[7][28]_i_27_n_0
    SLICE_X54Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.642 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          0.987    24.629    alum/temp_out0[28]
    SLICE_X50Y28         LUT3 (Prop_lut3_I0_O)        0.332    24.961 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    24.961    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.494 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.494    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.611 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.611    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.728 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.728    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X50Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.845 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.845    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X50Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.962 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.962    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X50Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.079 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    26.079    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X50Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.196 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    26.196    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X50Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.313 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.313    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X50Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.470 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          0.886    27.356    alum/temp_out0[27]
    SLICE_X51Y28         LUT3 (Prop_lut3_I0_O)        0.332    27.688 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.688    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.238 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.238    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.352 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.352    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X51Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.466 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.466    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X51Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.580 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.580    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X51Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.694 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.694    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X51Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.808 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.808    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X51Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.922 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.922    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X51Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.036 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    29.036    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X51Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.193 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.012    30.205    alum/temp_out0[26]
    SLICE_X55Y30         LUT3 (Prop_lut3_I0_O)        0.329    30.534 r  alum/D_registers_q[7][25]_i_63/O
                         net (fo=1, routed)           0.000    30.534    alum/D_registers_q[7][25]_i_63_n_0
    SLICE_X55Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.084 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    31.084    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X55Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.198 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    31.198    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X55Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.312 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    31.312    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X55Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.426 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.426    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X55Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.540 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.540    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X55Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.654 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    31.654    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X55Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.768 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.768    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X55Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.882 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    31.882    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X55Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.039 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          1.112    33.151    alum/temp_out0[25]
    SLICE_X52Y30         LUT3 (Prop_lut3_I0_O)        0.329    33.480 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    33.480    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X52Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.013 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    34.013    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X52Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.130 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    34.130    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X52Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.247 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.247    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X52Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.364 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.364    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X52Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.481 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.481    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X52Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.598 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.598    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X52Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.715 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.715    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X52Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.832 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.832    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X52Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.989 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.098    36.088    alum/temp_out0[24]
    SLICE_X49Y31         LUT3 (Prop_lut3_I0_O)        0.332    36.420 r  alum/D_registers_q[7][23]_i_58/O
                         net (fo=1, routed)           0.000    36.420    alum/D_registers_q[7][23]_i_58_n_0
    SLICE_X49Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    36.952 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    36.952    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X49Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.066 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    37.066    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X49Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.180 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    37.180    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X49Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.294 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.294    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X49Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.408 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    37.408    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X49Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.522 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.522    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X49Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.636 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.636    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X49Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.793 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.042    38.834    alum/temp_out0[23]
    SLICE_X48Y30         LUT3 (Prop_lut3_I0_O)        0.329    39.163 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    39.163    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.713 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.713    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.827 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.827    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X48Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.941 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.941    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X48Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.055 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    40.055    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X48Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.169 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    40.169    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X48Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.283 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.283    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X48Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.397 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.397    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X48Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.511 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.511    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X48Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.668 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.191    41.859    alum/temp_out0[22]
    SLICE_X45Y30         LUT3 (Prop_lut3_I0_O)        0.329    42.188 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    42.188    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.738 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.738    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X45Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.852 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.852    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X45Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.966 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.966    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X45Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.080 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    43.080    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X45Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.194 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    43.194    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X45Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.308 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    43.308    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X45Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.422 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    43.422    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X45Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.536 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.536    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X45Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.693 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.008    44.701    alum/temp_out0[21]
    SLICE_X47Y30         LUT3 (Prop_lut3_I0_O)        0.329    45.030 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    45.030    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X47Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.580 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.580    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X47Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.694 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.694    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X47Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.808 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.808    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X47Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.922 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.922    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X47Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.036 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    46.036    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X47Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.150 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    46.150    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X47Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.264 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    46.264    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X47Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.378 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    46.378    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X47Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.535 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.113    47.648    alum/temp_out0[20]
    SLICE_X44Y30         LUT3 (Prop_lut3_I0_O)        0.329    47.977 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    47.977    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.527 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    48.527    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.641 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    48.641    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X44Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.755 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    48.755    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X44Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.869 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.869    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X44Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.983 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.983    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X44Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.097 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    49.097    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X44Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.211 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    49.211    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X44Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.325 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    49.325    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X44Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.482 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          0.947    50.429    alum/temp_out0[19]
    SLICE_X43Y29         LUT3 (Prop_lut3_I0_O)        0.329    50.758 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    50.758    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.308 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    51.308    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.422 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    51.422    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.536 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.536    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X43Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.650 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.650    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X43Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.764 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.764    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X43Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.878 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.878    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X43Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.992 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.992    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X43Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.106 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    52.106    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X43Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.263 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.011    53.273    alum/temp_out0[18]
    SLICE_X41Y28         LUT3 (Prop_lut3_I0_O)        0.329    53.602 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    53.602    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.152 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    54.152    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.266 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    54.266    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.380 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    54.380    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.494 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.494    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.608 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.608    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X41Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.722 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.722    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X41Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.836 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.836    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X41Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.950 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.950    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X41Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    55.107 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.967    56.074    alum/temp_out0[17]
    SLICE_X39Y28         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    56.859 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.859    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.973 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.973    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.087 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    57.087    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.201 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    57.201    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.315 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.315    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X39Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.429 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.429    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.543 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.543    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.657 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.657    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X39Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.814 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          0.949    58.763    alum/temp_out0[16]
    SLICE_X37Y27         LUT3 (Prop_lut3_I0_O)        0.329    59.092 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    59.092    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.642 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.642    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.756 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.756    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.870 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.870    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X37Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.984 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.984    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X37Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.098 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    60.098    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.212 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    60.212    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X37Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.326 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.326    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X37Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.440 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.440    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X37Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.597 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.958    61.555    alum/temp_out0[15]
    SLICE_X36Y26         LUT3 (Prop_lut3_I0_O)        0.329    61.884 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.884    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.434 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.434    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.548 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.548    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.662 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.662    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.776 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.776    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.890 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.890    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.004 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    63.004    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X36Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.118 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    63.118    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X36Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.232 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.232    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X36Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.389 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.103    64.492    alum/temp_out0[14]
    SLICE_X35Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    65.277 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    65.277    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.391 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.391    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.505 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.505    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.619 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.619    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.733 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.733    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X35Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.847 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.847    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X35Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.961 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.961    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X35Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.075 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    66.075    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X35Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.232 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.063    67.295    alum/temp_out0[13]
    SLICE_X34Y24         LUT3 (Prop_lut3_I0_O)        0.329    67.624 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.624    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    68.157 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.009    68.166    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.283 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    68.283    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.400 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.400    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.517 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.517    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.634 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.634    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.751 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.751    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X34Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.868 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.868    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X34Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.985 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.985    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X34Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.142 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          0.977    70.118    alum/temp_out0[12]
    SLICE_X32Y23         LUT3 (Prop_lut3_I0_O)        0.332    70.450 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    70.450    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.000 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    71.000    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.114 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.009    71.123    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.237 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.237    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.351 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.351    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.465 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.465    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.579 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.579    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.693 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.693    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.807 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.807    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.964 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.833    72.797    alum/temp_out0[11]
    SLICE_X33Y23         LUT3 (Prop_lut3_I0_O)        0.329    73.126 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    73.126    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.676 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.676    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.790 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.009    73.799    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.913 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.913    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.027 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    74.027    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.141 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.141    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.255 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.255    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.369 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.369    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.483 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.483    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.640 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.142    75.783    alum/temp_out0[10]
    SLICE_X38Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    76.583 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.583    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.700 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.700    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.817 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.009    76.826    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.943 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.943    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.060 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    77.060    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.177 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.177    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.294 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.294    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.411 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.411    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X38Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.568 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.921    78.489    alum/temp_out0[9]
    SLICE_X40Y22         LUT3 (Prop_lut3_I0_O)        0.332    78.821 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.821    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.371 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.371    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.485 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.485    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.599 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.009    79.608    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.722 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.722    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.836 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.836    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.950 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.950    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.064 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    80.064    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.178 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    80.178    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.335 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.946    81.281    alum/temp_out0[8]
    SLICE_X42Y21         LUT3 (Prop_lut3_I0_O)        0.329    81.610 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    81.610    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    82.143 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    82.143    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.260 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.260    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.377 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.377    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.494 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.009    82.503    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.620 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.620    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.737 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.737    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.854 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.854    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.971 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    82.971    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.128 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          1.024    84.152    alum/temp_out0[7]
    SLICE_X44Y18         LUT3 (Prop_lut3_I0_O)        0.332    84.484 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    84.484    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.034 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    85.034    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.148 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    85.148    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.262 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.262    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.376 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.376    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.490 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.490    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.604 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.604    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.718 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.009    85.727    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.841 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    85.841    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.998 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          0.956    86.954    alum/temp_out0[6]
    SLICE_X45Y18         LUT3 (Prop_lut3_I0_O)        0.329    87.283 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    87.283    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    87.833 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.833    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.947 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.947    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.061 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    88.061    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.175 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    88.175    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.289 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.289    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.403 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.403    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.517 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.009    88.526    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.640 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.640    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.797 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.012    89.810    alum/temp_out0[5]
    SLICE_X47Y18         LUT3 (Prop_lut3_I0_O)        0.329    90.139 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    90.139    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.689 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.689    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.803 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.803    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.917 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.917    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.031 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    91.031    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.145 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    91.145    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.259 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    91.259    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.373 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.009    91.382    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.496 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.496    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.653 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.944    92.596    alum/temp_out0[4]
    SLICE_X46Y18         LUT3 (Prop_lut3_I0_O)        0.329    92.925 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    92.925    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    93.458 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.458    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.575 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.575    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.692 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.692    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.809 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.809    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.926 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.926    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.043 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    94.043    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.160 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.009    94.169    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.286 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.286    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.443 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.227    95.670    alum/temp_out0[3]
    SLICE_X49Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    96.458 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    96.458    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.572 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    96.572    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.686 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    96.686    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.800 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    96.800    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.914 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    96.914    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.028 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    97.028    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.142 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    97.142    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.256 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.009    97.265    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.422 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.000    98.422    alum/temp_out0[2]
    SLICE_X52Y17         LUT3 (Prop_lut3_I0_O)        0.329    98.751 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    98.751    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    99.284 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    99.284    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.401 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    99.401    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.518 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    99.518    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.635 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    99.635    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.752 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    99.752    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.869 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    99.869    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.986 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    99.986    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.103 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.009   100.112    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.269 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.879   101.148    alum/temp_out0[1]
    SLICE_X53Y17         LUT3 (Prop_lut3_I0_O)        0.332   101.480 r  alum/D_registers_q[7][0]_i_73/O
                         net (fo=1, routed)           0.000   101.480    alum/D_registers_q[7][0]_i_73_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.030 r  alum/D_registers_q_reg[7][0]_i_66/CO[3]
                         net (fo=1, routed)           0.000   102.030    alum/D_registers_q_reg[7][0]_i_66_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.144 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   102.144    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.258 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   102.258    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.372 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   102.372    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.486 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   102.486    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.600 r  alum/D_registers_q_reg[7][0]_i_39/CO[3]
                         net (fo=1, routed)           0.000   102.600    alum/D_registers_q_reg[7][0]_i_39_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.714 r  alum/D_registers_q_reg[7][0]_i_33/CO[3]
                         net (fo=1, routed)           0.000   102.714    alum/D_registers_q_reg[7][0]_i_33_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.828 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.009   102.837    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.994 r  alum/D_registers_q_reg[7][0]_i_16/CO[1]
                         net (fo=1, routed)           0.780   103.774    sm/temp_out0[0]
    SLICE_X43Y19         LUT5 (Prop_lut5_I4_O)        0.329   104.103 f  sm/D_registers_q[7][0]_i_9/O
                         net (fo=1, routed)           0.000   104.103    sm/D_registers_q[7][0]_i_9_n_0
    SLICE_X43Y19         MUXF7 (Prop_muxf7_I0_O)      0.212   104.315 f  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.433   104.748    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X43Y19         LUT6 (Prop_lut6_I0_O)        0.299   105.047 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          1.221   106.268    sm/M_alum_out[0]
    SLICE_X49Y11         LUT5 (Prop_lut5_I0_O)        0.124   106.392 r  sm/D_states_q[7]_i_11/O
                         net (fo=2, routed)           0.643   107.035    sm/D_states_q[7]_i_11_n_0
    SLICE_X49Y10         LUT4 (Prop_lut4_I0_O)        0.150   107.185 r  sm/D_states_q[6]_i_1/O
                         net (fo=1, routed)           0.342   107.527    sm/D_states_d__0[6]
    SLICE_X50Y10         FDRE                                         r  sm/D_states_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.450   115.966    sm/clk_IBUF_BUFG
    SLICE_X50Y10         FDRE                                         r  sm/D_states_q_reg[6]/C
                         clock pessimism              0.259   116.225    
                         clock uncertainty           -0.035   116.190    
    SLICE_X50Y10         FDRE (Setup_fdre_C_D)       -0.233   115.957    sm/D_states_q_reg[6]
  -------------------------------------------------------------------
                         required time                        115.957    
                         arrival time                        -107.527    
  -------------------------------------------------------------------
                         slack                                  8.430    

Slack (MET) :             8.535ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.483ns  (logic 60.827ns (59.353%)  route 41.656ns (40.647%))
  Logic Levels:           325  (CARRY4=287 LUT2=1 LUT3=28 LUT4=1 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 115.965 - 111.111 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.568     5.152    sm/clk_IBUF_BUFG
    SLICE_X48Y10         FDRE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y10         FDRE (Prop_fdre_C_Q)         0.456     5.608 f  sm/D_states_q_reg[5]/Q
                         net (fo=230, routed)         1.668     7.276    sm/D_states_q[5]
    SLICE_X54Y8          LUT4 (Prop_lut4_I0_O)        0.150     7.426 f  sm/ram_reg_i_89/O
                         net (fo=1, routed)           0.881     8.307    sm/ram_reg_i_89_n_0
    SLICE_X54Y8          LUT6 (Prop_lut6_I0_O)        0.328     8.635 f  sm/ram_reg_i_75/O
                         net (fo=1, routed)           0.448     9.084    sm/ram_reg_i_75_n_0
    SLICE_X54Y9          LUT6 (Prop_lut6_I2_O)        0.124     9.208 r  sm/ram_reg_i_63/O
                         net (fo=64, routed)          1.344    10.552    L_reg/M_sm_ra1[1]
    SLICE_X46Y30         LUT6 (Prop_lut6_I2_O)        0.124    10.676 r  L_reg/D_registers_q[7][31]_i_112/O
                         net (fo=2, routed)           1.246    11.922    L_reg/D_registers_q[7][31]_i_112_n_0
    SLICE_X53Y26         LUT3 (Prop_lut3_I2_O)        0.152    12.074 r  L_reg/D_registers_q[7][31]_i_65/O
                         net (fo=45, routed)          1.054    13.128    sm/M_alum_a[31]
    SLICE_X59Y24         LUT2 (Prop_lut2_I1_O)        0.326    13.454 r  sm/D_registers_q[7][31]_i_206/O
                         net (fo=1, routed)           0.000    13.454    alum/S[0]
    SLICE_X59Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.986 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.009    13.995    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X59Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.109 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.000    14.109    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X59Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.223 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    14.223    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X59Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.337 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    14.337    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X59Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.451 r  alum/D_registers_q_reg[7][31]_i_177/CO[3]
                         net (fo=1, routed)           0.000    14.451    alum/D_registers_q_reg[7][31]_i_177_n_0
    SLICE_X59Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.565 r  alum/D_registers_q_reg[7][31]_i_172/CO[3]
                         net (fo=1, routed)           0.000    14.565    alum/D_registers_q_reg[7][31]_i_172_n_0
    SLICE_X59Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.679 r  alum/D_registers_q_reg[7][31]_i_156/CO[3]
                         net (fo=1, routed)           0.000    14.679    alum/D_registers_q_reg[7][31]_i_156_n_0
    SLICE_X59Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.793 r  alum/D_registers_q_reg[7][31]_i_131/CO[3]
                         net (fo=1, routed)           0.000    14.793    alum/D_registers_q_reg[7][31]_i_131_n_0
    SLICE_X59Y32         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.064 r  alum/D_registers_q_reg[7][31]_i_87/CO[0]
                         net (fo=37, routed)          0.960    16.024    alum/temp_out0[31]
    SLICE_X58Y24         LUT3 (Prop_lut3_I0_O)        0.373    16.397 r  alum/D_registers_q[7][30]_i_79/O
                         net (fo=1, routed)           0.000    16.397    alum/D_registers_q[7][30]_i_79_n_0
    SLICE_X58Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.947 r  alum/D_registers_q_reg[7][30]_i_72/CO[3]
                         net (fo=1, routed)           0.009    16.956    alum/D_registers_q_reg[7][30]_i_72_n_0
    SLICE_X58Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.070 r  alum/D_registers_q_reg[7][30]_i_67/CO[3]
                         net (fo=1, routed)           0.000    17.070    alum/D_registers_q_reg[7][30]_i_67_n_0
    SLICE_X58Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.184 r  alum/D_registers_q_reg[7][30]_i_62/CO[3]
                         net (fo=1, routed)           0.000    17.184    alum/D_registers_q_reg[7][30]_i_62_n_0
    SLICE_X58Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.298 r  alum/D_registers_q_reg[7][30]_i_57/CO[3]
                         net (fo=1, routed)           0.000    17.298    alum/D_registers_q_reg[7][30]_i_57_n_0
    SLICE_X58Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.412 r  alum/D_registers_q_reg[7][30]_i_52/CO[3]
                         net (fo=1, routed)           0.000    17.412    alum/D_registers_q_reg[7][30]_i_52_n_0
    SLICE_X58Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.526 r  alum/D_registers_q_reg[7][30]_i_44/CO[3]
                         net (fo=1, routed)           0.000    17.526    alum/D_registers_q_reg[7][30]_i_44_n_0
    SLICE_X58Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.640 r  alum/D_registers_q_reg[7][30]_i_31/CO[3]
                         net (fo=1, routed)           0.000    17.640    alum/D_registers_q_reg[7][30]_i_31_n_0
    SLICE_X58Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.754 r  alum/D_registers_q_reg[7][30]_i_18/CO[3]
                         net (fo=1, routed)           0.000    17.754    alum/D_registers_q_reg[7][30]_i_18_n_0
    SLICE_X58Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.911 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          1.106    19.017    alum/temp_out0[30]
    SLICE_X57Y25         LUT3 (Prop_lut3_I0_O)        0.329    19.346 r  alum/D_registers_q[7][29]_i_68/O
                         net (fo=1, routed)           0.000    19.346    alum/D_registers_q[7][29]_i_68_n_0
    SLICE_X57Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.896 r  alum/D_registers_q_reg[7][29]_i_61/CO[3]
                         net (fo=1, routed)           0.000    19.896    alum/D_registers_q_reg[7][29]_i_61_n_0
    SLICE_X57Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.010 r  alum/D_registers_q_reg[7][29]_i_56/CO[3]
                         net (fo=1, routed)           0.000    20.010    alum/D_registers_q_reg[7][29]_i_56_n_0
    SLICE_X57Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.124 r  alum/D_registers_q_reg[7][29]_i_51/CO[3]
                         net (fo=1, routed)           0.000    20.124    alum/D_registers_q_reg[7][29]_i_51_n_0
    SLICE_X57Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.238 r  alum/D_registers_q_reg[7][29]_i_46/CO[3]
                         net (fo=1, routed)           0.000    20.238    alum/D_registers_q_reg[7][29]_i_46_n_0
    SLICE_X57Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.352 r  alum/D_registers_q_reg[7][29]_i_41/CO[3]
                         net (fo=1, routed)           0.000    20.352    alum/D_registers_q_reg[7][29]_i_41_n_0
    SLICE_X57Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.466 r  alum/D_registers_q_reg[7][29]_i_36/CO[3]
                         net (fo=1, routed)           0.000    20.466    alum/D_registers_q_reg[7][29]_i_36_n_0
    SLICE_X57Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.580 r  alum/D_registers_q_reg[7][29]_i_31/CO[3]
                         net (fo=1, routed)           0.000    20.580    alum/D_registers_q_reg[7][29]_i_31_n_0
    SLICE_X57Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.694 r  alum/D_registers_q_reg[7][29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    20.694    alum/D_registers_q_reg[7][29]_i_23_n_0
    SLICE_X57Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.851 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          0.953    21.804    alum/temp_out0[29]
    SLICE_X54Y27         LUT3 (Prop_lut3_I0_O)        0.329    22.133 r  alum/D_registers_q[7][28]_i_95/O
                         net (fo=1, routed)           0.000    22.133    alum/D_registers_q[7][28]_i_95_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.666 r  alum/D_registers_q_reg[7][28]_i_88/CO[3]
                         net (fo=1, routed)           0.000    22.666    alum/D_registers_q_reg[7][28]_i_88_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.783 r  alum/D_registers_q_reg[7][28]_i_83/CO[3]
                         net (fo=1, routed)           0.000    22.783    alum/D_registers_q_reg[7][28]_i_83_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.900 r  alum/D_registers_q_reg[7][28]_i_78/CO[3]
                         net (fo=1, routed)           0.000    22.900    alum/D_registers_q_reg[7][28]_i_78_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.017 r  alum/D_registers_q_reg[7][28]_i_70/CO[3]
                         net (fo=1, routed)           0.000    23.017    alum/D_registers_q_reg[7][28]_i_70_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.134 r  alum/D_registers_q_reg[7][28]_i_61/CO[3]
                         net (fo=1, routed)           0.000    23.134    alum/D_registers_q_reg[7][28]_i_61_n_0
    SLICE_X54Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.251 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    23.251    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X54Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.368 r  alum/D_registers_q_reg[7][28]_i_47/CO[3]
                         net (fo=1, routed)           0.000    23.368    alum/D_registers_q_reg[7][28]_i_47_n_0
    SLICE_X54Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.485 r  alum/D_registers_q_reg[7][28]_i_27/CO[3]
                         net (fo=1, routed)           0.000    23.485    alum/D_registers_q_reg[7][28]_i_27_n_0
    SLICE_X54Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.642 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          0.987    24.629    alum/temp_out0[28]
    SLICE_X50Y28         LUT3 (Prop_lut3_I0_O)        0.332    24.961 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    24.961    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.494 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.494    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.611 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.611    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.728 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.728    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X50Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.845 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.845    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X50Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.962 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.962    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X50Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.079 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    26.079    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X50Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.196 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    26.196    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X50Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.313 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.313    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X50Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.470 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          0.886    27.356    alum/temp_out0[27]
    SLICE_X51Y28         LUT3 (Prop_lut3_I0_O)        0.332    27.688 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.688    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.238 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.238    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.352 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.352    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X51Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.466 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.466    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X51Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.580 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.580    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X51Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.694 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.694    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X51Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.808 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.808    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X51Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.922 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.922    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X51Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.036 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    29.036    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X51Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.193 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.012    30.205    alum/temp_out0[26]
    SLICE_X55Y30         LUT3 (Prop_lut3_I0_O)        0.329    30.534 r  alum/D_registers_q[7][25]_i_63/O
                         net (fo=1, routed)           0.000    30.534    alum/D_registers_q[7][25]_i_63_n_0
    SLICE_X55Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.084 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    31.084    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X55Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.198 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    31.198    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X55Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.312 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    31.312    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X55Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.426 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.426    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X55Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.540 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.540    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X55Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.654 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    31.654    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X55Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.768 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.768    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X55Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.882 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    31.882    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X55Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.039 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          1.112    33.151    alum/temp_out0[25]
    SLICE_X52Y30         LUT3 (Prop_lut3_I0_O)        0.329    33.480 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    33.480    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X52Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.013 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    34.013    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X52Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.130 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    34.130    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X52Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.247 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.247    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X52Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.364 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.364    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X52Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.481 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.481    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X52Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.598 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.598    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X52Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.715 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.715    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X52Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.832 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.832    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X52Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.989 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.098    36.088    alum/temp_out0[24]
    SLICE_X49Y31         LUT3 (Prop_lut3_I0_O)        0.332    36.420 r  alum/D_registers_q[7][23]_i_58/O
                         net (fo=1, routed)           0.000    36.420    alum/D_registers_q[7][23]_i_58_n_0
    SLICE_X49Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    36.952 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    36.952    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X49Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.066 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    37.066    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X49Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.180 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    37.180    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X49Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.294 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.294    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X49Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.408 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    37.408    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X49Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.522 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.522    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X49Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.636 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.636    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X49Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.793 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.042    38.834    alum/temp_out0[23]
    SLICE_X48Y30         LUT3 (Prop_lut3_I0_O)        0.329    39.163 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    39.163    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.713 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.713    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.827 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.827    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X48Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.941 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.941    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X48Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.055 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    40.055    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X48Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.169 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    40.169    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X48Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.283 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.283    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X48Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.397 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.397    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X48Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.511 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.511    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X48Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.668 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.191    41.859    alum/temp_out0[22]
    SLICE_X45Y30         LUT3 (Prop_lut3_I0_O)        0.329    42.188 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    42.188    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.738 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.738    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X45Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.852 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.852    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X45Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.966 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.966    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X45Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.080 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    43.080    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X45Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.194 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    43.194    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X45Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.308 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    43.308    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X45Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.422 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    43.422    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X45Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.536 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.536    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X45Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.693 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.008    44.701    alum/temp_out0[21]
    SLICE_X47Y30         LUT3 (Prop_lut3_I0_O)        0.329    45.030 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    45.030    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X47Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.580 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.580    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X47Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.694 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.694    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X47Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.808 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.808    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X47Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.922 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.922    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X47Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.036 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    46.036    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X47Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.150 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    46.150    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X47Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.264 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    46.264    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X47Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.378 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    46.378    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X47Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.535 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.113    47.648    alum/temp_out0[20]
    SLICE_X44Y30         LUT3 (Prop_lut3_I0_O)        0.329    47.977 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    47.977    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.527 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    48.527    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.641 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    48.641    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X44Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.755 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    48.755    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X44Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.869 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.869    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X44Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.983 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.983    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X44Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.097 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    49.097    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X44Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.211 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    49.211    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X44Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.325 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    49.325    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X44Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.482 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          0.947    50.429    alum/temp_out0[19]
    SLICE_X43Y29         LUT3 (Prop_lut3_I0_O)        0.329    50.758 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    50.758    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.308 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    51.308    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.422 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    51.422    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.536 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.536    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X43Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.650 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.650    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X43Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.764 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.764    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X43Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.878 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.878    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X43Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.992 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.992    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X43Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.106 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    52.106    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X43Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.263 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.011    53.273    alum/temp_out0[18]
    SLICE_X41Y28         LUT3 (Prop_lut3_I0_O)        0.329    53.602 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    53.602    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.152 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    54.152    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.266 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    54.266    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.380 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    54.380    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.494 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.494    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.608 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.608    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X41Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.722 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.722    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X41Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.836 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.836    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X41Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.950 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.950    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X41Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    55.107 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.967    56.074    alum/temp_out0[17]
    SLICE_X39Y28         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    56.859 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.859    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.973 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.973    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.087 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    57.087    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.201 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    57.201    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.315 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.315    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X39Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.429 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.429    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.543 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.543    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.657 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.657    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X39Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.814 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          0.949    58.763    alum/temp_out0[16]
    SLICE_X37Y27         LUT3 (Prop_lut3_I0_O)        0.329    59.092 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    59.092    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.642 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.642    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.756 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.756    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.870 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.870    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X37Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.984 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.984    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X37Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.098 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    60.098    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.212 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    60.212    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X37Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.326 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.326    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X37Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.440 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.440    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X37Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.597 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.958    61.555    alum/temp_out0[15]
    SLICE_X36Y26         LUT3 (Prop_lut3_I0_O)        0.329    61.884 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.884    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.434 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.434    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.548 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.548    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.662 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.662    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.776 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.776    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.890 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.890    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.004 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    63.004    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X36Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.118 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    63.118    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X36Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.232 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.232    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X36Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.389 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.103    64.492    alum/temp_out0[14]
    SLICE_X35Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    65.277 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    65.277    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.391 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.391    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.505 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.505    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.619 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.619    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.733 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.733    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X35Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.847 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.847    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X35Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.961 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.961    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X35Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.075 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    66.075    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X35Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.232 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.063    67.295    alum/temp_out0[13]
    SLICE_X34Y24         LUT3 (Prop_lut3_I0_O)        0.329    67.624 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.624    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    68.157 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.009    68.166    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.283 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    68.283    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.400 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.400    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.517 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.517    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.634 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.634    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.751 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.751    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X34Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.868 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.868    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X34Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.985 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.985    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X34Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.142 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          0.977    70.118    alum/temp_out0[12]
    SLICE_X32Y23         LUT3 (Prop_lut3_I0_O)        0.332    70.450 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    70.450    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.000 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    71.000    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.114 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.009    71.123    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.237 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.237    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.351 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.351    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.465 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.465    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.579 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.579    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.693 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.693    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.807 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.807    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.964 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.833    72.797    alum/temp_out0[11]
    SLICE_X33Y23         LUT3 (Prop_lut3_I0_O)        0.329    73.126 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    73.126    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.676 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.676    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.790 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.009    73.799    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.913 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.913    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.027 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    74.027    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.141 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.141    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.255 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.255    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.369 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.369    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.483 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.483    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.640 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.142    75.783    alum/temp_out0[10]
    SLICE_X38Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    76.583 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.583    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.700 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.700    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.817 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.009    76.826    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.943 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.943    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.060 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    77.060    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.177 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.177    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.294 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.294    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.411 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.411    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X38Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.568 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.921    78.489    alum/temp_out0[9]
    SLICE_X40Y22         LUT3 (Prop_lut3_I0_O)        0.332    78.821 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.821    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.371 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.371    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.485 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.485    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.599 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.009    79.608    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.722 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.722    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.836 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.836    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.950 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.950    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.064 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    80.064    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.178 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    80.178    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.335 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.946    81.281    alum/temp_out0[8]
    SLICE_X42Y21         LUT3 (Prop_lut3_I0_O)        0.329    81.610 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    81.610    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    82.143 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    82.143    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.260 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.260    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.377 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.377    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.494 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.009    82.503    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.620 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.620    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.737 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.737    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.854 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.854    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.971 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    82.971    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.128 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          1.024    84.152    alum/temp_out0[7]
    SLICE_X44Y18         LUT3 (Prop_lut3_I0_O)        0.332    84.484 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    84.484    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.034 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    85.034    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.148 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    85.148    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.262 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.262    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.376 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.376    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.490 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.490    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.604 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.604    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.718 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.009    85.727    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.841 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    85.841    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.998 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          0.956    86.954    alum/temp_out0[6]
    SLICE_X45Y18         LUT3 (Prop_lut3_I0_O)        0.329    87.283 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    87.283    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    87.833 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.833    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.947 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.947    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.061 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    88.061    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.175 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    88.175    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.289 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.289    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.403 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.403    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.517 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.009    88.526    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.640 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.640    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.797 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.012    89.810    alum/temp_out0[5]
    SLICE_X47Y18         LUT3 (Prop_lut3_I0_O)        0.329    90.139 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    90.139    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.689 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.689    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.803 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.803    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.917 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.917    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.031 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    91.031    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.145 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    91.145    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.259 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    91.259    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.373 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.009    91.382    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.496 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.496    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.653 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.944    92.596    alum/temp_out0[4]
    SLICE_X46Y18         LUT3 (Prop_lut3_I0_O)        0.329    92.925 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    92.925    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    93.458 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.458    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.575 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.575    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.692 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.692    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.809 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.809    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.926 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.926    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.043 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    94.043    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.160 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.009    94.169    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.286 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.286    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.443 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.227    95.670    alum/temp_out0[3]
    SLICE_X49Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    96.458 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    96.458    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.572 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    96.572    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.686 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    96.686    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.800 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    96.800    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.914 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    96.914    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.028 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    97.028    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.142 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    97.142    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.256 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.009    97.265    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.422 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.000    98.422    alum/temp_out0[2]
    SLICE_X52Y17         LUT3 (Prop_lut3_I0_O)        0.329    98.751 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    98.751    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    99.284 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    99.284    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.401 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    99.401    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.518 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    99.518    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.635 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    99.635    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.752 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    99.752    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.869 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    99.869    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.986 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    99.986    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.103 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.009   100.112    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.269 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.879   101.148    alum/temp_out0[1]
    SLICE_X53Y17         LUT3 (Prop_lut3_I0_O)        0.332   101.480 r  alum/D_registers_q[7][0]_i_73/O
                         net (fo=1, routed)           0.000   101.480    alum/D_registers_q[7][0]_i_73_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.030 r  alum/D_registers_q_reg[7][0]_i_66/CO[3]
                         net (fo=1, routed)           0.000   102.030    alum/D_registers_q_reg[7][0]_i_66_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.144 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   102.144    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.258 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   102.258    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.372 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   102.372    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.486 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   102.486    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.600 r  alum/D_registers_q_reg[7][0]_i_39/CO[3]
                         net (fo=1, routed)           0.000   102.600    alum/D_registers_q_reg[7][0]_i_39_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.714 r  alum/D_registers_q_reg[7][0]_i_33/CO[3]
                         net (fo=1, routed)           0.000   102.714    alum/D_registers_q_reg[7][0]_i_33_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.828 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.009   102.837    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.994 f  alum/D_registers_q_reg[7][0]_i_16/CO[1]
                         net (fo=1, routed)           0.780   103.774    sm/temp_out0[0]
    SLICE_X43Y19         LUT5 (Prop_lut5_I4_O)        0.329   104.103 r  sm/D_registers_q[7][0]_i_9/O
                         net (fo=1, routed)           0.000   104.103    sm/D_registers_q[7][0]_i_9_n_0
    SLICE_X43Y19         MUXF7 (Prop_muxf7_I0_O)      0.212   104.315 r  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.433   104.748    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X43Y19         LUT6 (Prop_lut6_I0_O)        0.299   105.047 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          1.221   106.268    sm/M_alum_out[0]
    SLICE_X49Y11         LUT5 (Prop_lut5_I0_O)        0.124   106.392 f  sm/D_states_q[7]_i_11/O
                         net (fo=2, routed)           0.537   106.929    sm/D_states_q[7]_i_11_n_0
    SLICE_X47Y10         LUT6 (Prop_lut6_I4_O)        0.124   107.053 r  sm/D_states_q[7]_i_2/O
                         net (fo=1, routed)           0.582   107.635    sm/D_states_d__0[7]
    SLICE_X48Y10         FDSE                                         r  sm/D_states_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.449   115.965    sm/clk_IBUF_BUFG
    SLICE_X48Y10         FDSE                                         r  sm/D_states_q_reg[7]/C
                         clock pessimism              0.298   116.263    
                         clock uncertainty           -0.035   116.228    
    SLICE_X48Y10         FDSE (Setup_fdse_C_D)       -0.058   116.170    sm/D_states_q_reg[7]
  -------------------------------------------------------------------
                         required time                        116.170    
                         arrival time                        -107.635    
  -------------------------------------------------------------------
                         slack                                  8.535    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.053%)  route 0.230ns (61.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.563     1.507    sr2/clk_IBUF_BUFG
    SLICE_X39Y5          FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y5          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.230     1.877    sr2/ram/mem_reg_0_3_0_0/A0
    SLICE_X38Y5          RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.832     2.022    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X38Y5          RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.502     1.520    
    SLICE_X38Y5          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.830    sr2/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.053%)  route 0.230ns (61.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.563     1.507    sr2/clk_IBUF_BUFG
    SLICE_X39Y5          FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y5          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.230     1.877    sr2/ram/mem_reg_0_3_0_0/A0
    SLICE_X38Y5          RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.832     2.022    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X38Y5          RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.502     1.520    
    SLICE_X38Y5          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.830    sr2/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.053%)  route 0.230ns (61.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.563     1.507    sr2/clk_IBUF_BUFG
    SLICE_X39Y5          FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y5          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.230     1.877    sr2/ram/mem_reg_0_3_1_1/A0
    SLICE_X38Y5          RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.832     2.022    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X38Y5          RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.502     1.520    
    SLICE_X38Y5          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.830    sr2/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.053%)  route 0.230ns (61.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.563     1.507    sr2/clk_IBUF_BUFG
    SLICE_X39Y5          FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y5          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.230     1.877    sr2/ram/mem_reg_0_3_1_1/A0
    SLICE_X38Y5          RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.832     2.022    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X38Y5          RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.502     1.520    
    SLICE_X38Y5          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.830    sr2/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 forLoop_idx_0_1445648219[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            forLoop_idx_0_1445648219[3].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.559     1.503    forLoop_idx_0_1445648219[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X32Y15         FDRE                                         r  forLoop_idx_0_1445648219[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y15         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  forLoop_idx_0_1445648219[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.058     1.701    forLoop_idx_0_1445648219[3].cond_butt_dirs/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X32Y15         FDRE                                         r  forLoop_idx_0_1445648219[3].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.826     2.016    forLoop_idx_0_1445648219[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X32Y15         FDRE                                         r  forLoop_idx_0_1445648219[3].cond_butt_dirs/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.513     1.503    
    SLICE_X32Y15         FDRE (Hold_fdre_C_D)         0.071     1.574    forLoop_idx_0_1445648219[3].cond_butt_dirs/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.701    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 forLoop_idx_0_1445648219[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            forLoop_idx_0_1445648219[0].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.559     1.503    forLoop_idx_0_1445648219[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X32Y13         FDRE                                         r  forLoop_idx_0_1445648219[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y13         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  forLoop_idx_0_1445648219[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.065     1.709    forLoop_idx_0_1445648219[0].cond_butt_dirs/sync/D_pipe_q[0]
    SLICE_X32Y13         FDRE                                         r  forLoop_idx_0_1445648219[0].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.827     2.017    forLoop_idx_0_1445648219[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X32Y13         FDRE                                         r  forLoop_idx_0_1445648219[0].cond_butt_dirs/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.514     1.503    
    SLICE_X32Y13         FDRE (Hold_fdre_C_D)         0.075     1.578    forLoop_idx_0_1445648219[0].cond_butt_dirs/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.709    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 forLoop_idx_0_1445648219[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            forLoop_idx_0_1445648219[1].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.559     1.503    forLoop_idx_0_1445648219[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X32Y15         FDRE                                         r  forLoop_idx_0_1445648219[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y15         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  forLoop_idx_0_1445648219[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.065     1.709    forLoop_idx_0_1445648219[1].cond_butt_dirs/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X32Y15         FDRE                                         r  forLoop_idx_0_1445648219[1].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.826     2.016    forLoop_idx_0_1445648219[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X32Y15         FDRE                                         r  forLoop_idx_0_1445648219[1].cond_butt_dirs/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.513     1.503    
    SLICE_X32Y15         FDRE (Hold_fdre_C_D)         0.075     1.578    forLoop_idx_0_1445648219[1].cond_butt_dirs/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.709    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.141ns (30.443%)  route 0.322ns (69.557%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.562     1.506    sr3/clk_IBUF_BUFG
    SLICE_X37Y7          FDRE                                         r  sr3/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y7          FDRE (Prop_fdre_C_Q)         0.141     1.647 r  sr3/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.322     1.969    sr3/ram/mem_reg_0_3_0_0/A1
    SLICE_X38Y7          RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.831     2.021    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X38Y7          RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.499     1.522    
    SLICE_X38Y7          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.831    sr3/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.831    
                         arrival time                           1.969    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.141ns (30.443%)  route 0.322ns (69.557%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.562     1.506    sr3/clk_IBUF_BUFG
    SLICE_X37Y7          FDRE                                         r  sr3/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y7          FDRE (Prop_fdre_C_Q)         0.141     1.647 r  sr3/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.322     1.969    sr3/ram/mem_reg_0_3_0_0/A1
    SLICE_X38Y7          RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.831     2.021    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X38Y7          RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.499     1.522    
    SLICE_X38Y7          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.831    sr3/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.831    
                         arrival time                           1.969    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_1_1/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.141ns (30.443%)  route 0.322ns (69.557%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.562     1.506    sr3/clk_IBUF_BUFG
    SLICE_X37Y7          FDRE                                         r  sr3/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y7          FDRE (Prop_fdre_C_Q)         0.141     1.647 r  sr3/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.322     1.969    sr3/ram/mem_reg_0_3_1_1/A1
    SLICE_X38Y7          RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.831     2.021    sr3/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X38Y7          RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.499     1.522    
    SLICE_X38Y7          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.831    sr3/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.831    
                         arrival time                           1.969    
  -------------------------------------------------------------------
                         slack                                  0.138    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 55.556 }
Period(ns):         111.111
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         111.111     108.535    RAMB18_X1Y2    brams/bram1/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         111.111     108.535    RAMB18_X1Y4    brams/bram2/ram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         111.111     108.956    BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X54Y16   L_reg/D_registers_q_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X57Y23   L_reg/D_registers_q_reg[0][10]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X60Y24   L_reg/D_registers_q_reg[0][11]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X58Y24   L_reg/D_registers_q_reg[0][12]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X62Y26   L_reg/D_registers_q_reg[0][13]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X62Y26   L_reg/D_registers_q_reg[0][14]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X57Y26   L_reg/D_registers_q_reg[0][15]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X38Y6    sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X38Y6    sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X38Y6    sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X38Y6    sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X38Y6    sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X38Y6    sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X38Y6    sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X38Y6    sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X38Y5    sr2/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X38Y5    sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X38Y6    sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X38Y6    sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X38Y6    sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X38Y6    sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X38Y6    sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X38Y6    sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X38Y6    sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X38Y6    sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X38Y5    sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X38Y5    sr2/ram/mem_reg_0_3_0_0/DP/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack      105.975ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.173ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             105.975ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.701ns  (logic 0.704ns (14.974%)  route 3.997ns (85.026%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 115.964 - 111.111 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.568     5.152    sm/clk_IBUF_BUFG
    SLICE_X48Y10         FDRE                                         r  sm/D_states_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y10         FDRE (Prop_fdre_C_Q)         0.456     5.608 f  sm/D_states_q_reg[1]/Q
                         net (fo=241, routed)         2.112     7.720    sm/D_states_q_reg[2]_0[0]
    SLICE_X48Y13         LUT2 (Prop_lut2_I0_O)        0.124     7.844 f  sm/D_stage_q[3]_i_2/O
                         net (fo=6, routed)           1.039     8.883    sm/D_stage_q[3]_i_2_n_0
    SLICE_X48Y6          LUT6 (Prop_lut6_I2_O)        0.124     9.007 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.846     9.854    fifo_reset_cond/AS[0]
    SLICE_X44Y4          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.448   115.964    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X44Y4          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism              0.259   116.223    
                         clock uncertainty           -0.035   116.188    
    SLICE_X44Y4          FDPE (Recov_fdpe_C_PRE)     -0.359   115.829    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                        115.829    
                         arrival time                          -9.854    
  -------------------------------------------------------------------
                         slack                                105.975    

Slack (MET) :             105.975ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.701ns  (logic 0.704ns (14.974%)  route 3.997ns (85.026%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 115.964 - 111.111 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.568     5.152    sm/clk_IBUF_BUFG
    SLICE_X48Y10         FDRE                                         r  sm/D_states_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y10         FDRE (Prop_fdre_C_Q)         0.456     5.608 f  sm/D_states_q_reg[1]/Q
                         net (fo=241, routed)         2.112     7.720    sm/D_states_q_reg[2]_0[0]
    SLICE_X48Y13         LUT2 (Prop_lut2_I0_O)        0.124     7.844 f  sm/D_stage_q[3]_i_2/O
                         net (fo=6, routed)           1.039     8.883    sm/D_stage_q[3]_i_2_n_0
    SLICE_X48Y6          LUT6 (Prop_lut6_I2_O)        0.124     9.007 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.846     9.854    fifo_reset_cond/AS[0]
    SLICE_X44Y4          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.448   115.964    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X44Y4          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism              0.259   116.223    
                         clock uncertainty           -0.035   116.188    
    SLICE_X44Y4          FDPE (Recov_fdpe_C_PRE)     -0.359   115.829    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                        115.829    
                         arrival time                          -9.854    
  -------------------------------------------------------------------
                         slack                                105.975    

Slack (MET) :             105.975ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.701ns  (logic 0.704ns (14.974%)  route 3.997ns (85.026%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 115.964 - 111.111 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.568     5.152    sm/clk_IBUF_BUFG
    SLICE_X48Y10         FDRE                                         r  sm/D_states_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y10         FDRE (Prop_fdre_C_Q)         0.456     5.608 f  sm/D_states_q_reg[1]/Q
                         net (fo=241, routed)         2.112     7.720    sm/D_states_q_reg[2]_0[0]
    SLICE_X48Y13         LUT2 (Prop_lut2_I0_O)        0.124     7.844 f  sm/D_stage_q[3]_i_2/O
                         net (fo=6, routed)           1.039     8.883    sm/D_stage_q[3]_i_2_n_0
    SLICE_X48Y6          LUT6 (Prop_lut6_I2_O)        0.124     9.007 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.846     9.854    fifo_reset_cond/AS[0]
    SLICE_X44Y4          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.448   115.964    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X44Y4          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism              0.259   116.223    
                         clock uncertainty           -0.035   116.188    
    SLICE_X44Y4          FDPE (Recov_fdpe_C_PRE)     -0.359   115.829    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                        115.829    
                         arrival time                          -9.854    
  -------------------------------------------------------------------
                         slack                                105.975    

Slack (MET) :             105.975ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.701ns  (logic 0.704ns (14.974%)  route 3.997ns (85.026%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 115.964 - 111.111 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.568     5.152    sm/clk_IBUF_BUFG
    SLICE_X48Y10         FDRE                                         r  sm/D_states_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y10         FDRE (Prop_fdre_C_Q)         0.456     5.608 f  sm/D_states_q_reg[1]/Q
                         net (fo=241, routed)         2.112     7.720    sm/D_states_q_reg[2]_0[0]
    SLICE_X48Y13         LUT2 (Prop_lut2_I0_O)        0.124     7.844 f  sm/D_stage_q[3]_i_2/O
                         net (fo=6, routed)           1.039     8.883    sm/D_stage_q[3]_i_2_n_0
    SLICE_X48Y6          LUT6 (Prop_lut6_I2_O)        0.124     9.007 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.846     9.854    fifo_reset_cond/AS[0]
    SLICE_X44Y4          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.448   115.964    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X44Y4          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism              0.259   116.223    
                         clock uncertainty           -0.035   116.188    
    SLICE_X44Y4          FDPE (Recov_fdpe_C_PRE)     -0.359   115.829    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                        115.829    
                         arrival time                          -9.854    
  -------------------------------------------------------------------
                         slack                                105.975    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.173ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[0]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.115ns  (logic 0.186ns (16.685%)  route 0.929ns (83.314%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.563     1.507    sm/clk_IBUF_BUFG
    SLICE_X49Y12         FDSE                                         r  sm/D_states_q_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y12         FDSE (Prop_fdse_C_Q)         0.141     1.648 r  sm/D_states_q_reg[0]_rep__0/Q
                         net (fo=120, routed)         0.569     2.217    sm/D_states_q_reg[0]_rep__0_0
    SLICE_X48Y6          LUT6 (Prop_lut6_I3_O)        0.045     2.262 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.359     2.621    fifo_reset_cond/AS[0]
    SLICE_X44Y4          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.834     2.024    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X44Y4          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism             -0.480     1.544    
    SLICE_X44Y4          FDPE (Remov_fdpe_C_PRE)     -0.095     1.449    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.449    
                         arrival time                           2.621    
  -------------------------------------------------------------------
                         slack                                  1.173    

Slack (MET) :             1.173ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[0]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.115ns  (logic 0.186ns (16.685%)  route 0.929ns (83.314%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.563     1.507    sm/clk_IBUF_BUFG
    SLICE_X49Y12         FDSE                                         r  sm/D_states_q_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y12         FDSE (Prop_fdse_C_Q)         0.141     1.648 r  sm/D_states_q_reg[0]_rep__0/Q
                         net (fo=120, routed)         0.569     2.217    sm/D_states_q_reg[0]_rep__0_0
    SLICE_X48Y6          LUT6 (Prop_lut6_I3_O)        0.045     2.262 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.359     2.621    fifo_reset_cond/AS[0]
    SLICE_X44Y4          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.834     2.024    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X44Y4          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism             -0.480     1.544    
    SLICE_X44Y4          FDPE (Remov_fdpe_C_PRE)     -0.095     1.449    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.449    
                         arrival time                           2.621    
  -------------------------------------------------------------------
                         slack                                  1.173    

Slack (MET) :             1.173ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[0]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.115ns  (logic 0.186ns (16.685%)  route 0.929ns (83.314%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.563     1.507    sm/clk_IBUF_BUFG
    SLICE_X49Y12         FDSE                                         r  sm/D_states_q_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y12         FDSE (Prop_fdse_C_Q)         0.141     1.648 r  sm/D_states_q_reg[0]_rep__0/Q
                         net (fo=120, routed)         0.569     2.217    sm/D_states_q_reg[0]_rep__0_0
    SLICE_X48Y6          LUT6 (Prop_lut6_I3_O)        0.045     2.262 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.359     2.621    fifo_reset_cond/AS[0]
    SLICE_X44Y4          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.834     2.024    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X44Y4          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism             -0.480     1.544    
    SLICE_X44Y4          FDPE (Remov_fdpe_C_PRE)     -0.095     1.449    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.449    
                         arrival time                           2.621    
  -------------------------------------------------------------------
                         slack                                  1.173    

Slack (MET) :             1.173ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[0]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.115ns  (logic 0.186ns (16.685%)  route 0.929ns (83.314%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.563     1.507    sm/clk_IBUF_BUFG
    SLICE_X49Y12         FDSE                                         r  sm/D_states_q_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y12         FDSE (Prop_fdse_C_Q)         0.141     1.648 r  sm/D_states_q_reg[0]_rep__0/Q
                         net (fo=120, routed)         0.569     2.217    sm/D_states_q_reg[0]_rep__0_0
    SLICE_X48Y6          LUT6 (Prop_lut6_I3_O)        0.045     2.262 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.359     2.621    fifo_reset_cond/AS[0]
    SLICE_X44Y4          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.834     2.024    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X44Y4          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism             -0.480     1.544    
    SLICE_X44Y4          FDPE (Remov_fdpe_C_PRE)     -0.095     1.449    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.449    
                         arrival time                           2.621    
  -------------------------------------------------------------------
                         slack                                  1.173    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            48 Endpoints
Min Delay            48 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.181ns  (logic 11.618ns (32.110%)  route 24.563ns (67.890%))
  Logic Levels:           31  (CARRY4=8 LUT2=1 LUT3=3 LUT4=4 LUT5=7 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.551     5.135    L_reg/clk_IBUF_BUFG
    SLICE_X56Y24         FDRE                                         r  L_reg/D_registers_q_reg[6][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y24         FDRE (Prop_fdre_C_Q)         0.518     5.653 f  L_reg/D_registers_q_reg[6][8]/Q
                         net (fo=18, routed)          1.864     7.518    L_reg/M_sm_timer[8]
    SLICE_X59Y14         LUT5 (Prop_lut5_I1_O)        0.124     7.642 f  L_reg/L_79461fd7_remainder0_carry_i_24__1/O
                         net (fo=2, routed)           0.671     8.312    L_reg/L_79461fd7_remainder0_carry_i_24__1_n_0
    SLICE_X58Y14         LUT6 (Prop_lut6_I1_O)        0.124     8.436 f  L_reg/L_79461fd7_remainder0_carry__1_i_7__1/O
                         net (fo=5, routed)           1.054     9.490    L_reg/L_79461fd7_remainder0_carry__1_i_7__1_n_0
    SLICE_X56Y13         LUT3 (Prop_lut3_I2_O)        0.152     9.642 f  L_reg/L_79461fd7_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.684    10.326    L_reg/L_79461fd7_remainder0_carry_i_20__1_n_0
    SLICE_X56Y13         LUT5 (Prop_lut5_I4_O)        0.374    10.700 r  L_reg/L_79461fd7_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.841    11.541    L_reg/L_79461fd7_remainder0_carry_i_10__1_n_0
    SLICE_X57Y12         LUT4 (Prop_lut4_I1_O)        0.328    11.869 r  L_reg/L_79461fd7_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    11.869    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X57Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.419 r  timerseg_driver/decimal_renderer/L_79461fd7_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.419    timerseg_driver/decimal_renderer/L_79461fd7_remainder0_carry_n_0
    SLICE_X57Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.641 r  timerseg_driver/decimal_renderer/L_79461fd7_remainder0_carry__0/O[0]
                         net (fo=6, routed)           1.141    13.782    L_reg/L_79461fd7_remainder0_3[4]
    SLICE_X59Y10         LUT3 (Prop_lut3_I0_O)        0.325    14.107 r  L_reg/i__carry__1_i_14__1/O
                         net (fo=8, routed)           0.865    14.972    L_reg/i__carry__1_i_14__1_n_0
    SLICE_X58Y9          LUT6 (Prop_lut6_I4_O)        0.326    15.298 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.421    15.719    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X58Y10         LUT5 (Prop_lut5_I3_O)        0.119    15.838 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           0.843    16.680    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X58Y11         LUT5 (Prop_lut5_I4_O)        0.360    17.040 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           1.030    18.071    L_reg/i__carry_i_19__3_n_0
    SLICE_X58Y11         LUT4 (Prop_lut4_I1_O)        0.326    18.397 f  L_reg/i__carry__0_i_11__3/O
                         net (fo=2, routed)           0.820    19.217    L_reg/i__carry__0_i_11__3_n_0
    SLICE_X58Y12         LUT4 (Prop_lut4_I3_O)        0.124    19.341 r  L_reg/i__carry__0_i_2__3/O
                         net (fo=2, routed)           0.810    20.151    timerseg_driver/decimal_renderer/i__carry__0_i_9__3_0[2]
    SLICE_X59Y12         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    20.549 r  timerseg_driver/decimal_renderer/L_79461fd7_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.549    timerseg_driver/decimal_renderer/L_79461fd7_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X59Y13         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.862 r  timerseg_driver/decimal_renderer/L_79461fd7_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.800    21.662    L_reg/L_79461fd7_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X60Y13         LUT5 (Prop_lut5_I0_O)        0.306    21.968 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.466    22.434    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X60Y13         LUT5 (Prop_lut5_I0_O)        0.124    22.558 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.687    23.245    timerseg_driver/decimal_renderer/L_79461fd7_remainder0_inferred__0/i__carry__0_0
    SLICE_X62Y12         LUT2 (Prop_lut2_I0_O)        0.153    23.398 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.988    24.386    L_reg/i__carry_i_13__3_0
    SLICE_X63Y13         LUT5 (Prop_lut5_I1_O)        0.327    24.713 r  L_reg/i__carry_i_18__3/O
                         net (fo=2, routed)           0.805    25.518    L_reg/i__carry_i_18__3_n_0
    SLICE_X63Y12         LUT6 (Prop_lut6_I5_O)        0.124    25.642 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.791    26.433    L_reg/i__carry_i_13__3_n_0
    SLICE_X62Y11         LUT3 (Prop_lut3_I1_O)        0.152    26.585 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.547    27.132    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18[0]
    SLICE_X61Y11         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.715    27.847 r  timerseg_driver/decimal_renderer/L_79461fd7_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.847    timerseg_driver/decimal_renderer/L_79461fd7_remainder0_inferred__1/i__carry_n_0
    SLICE_X61Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.961 r  timerseg_driver/decimal_renderer/L_79461fd7_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.961    timerseg_driver/decimal_renderer/L_79461fd7_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X61Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.075 r  timerseg_driver/decimal_renderer/L_79461fd7_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.075    timerseg_driver/decimal_renderer/L_79461fd7_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X61Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.297 f  timerseg_driver/decimal_renderer/L_79461fd7_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.953    29.250    timerseg_driver/decimal_renderer/L_79461fd7_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X60Y13         LUT6 (Prop_lut6_I5_O)        0.299    29.549 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.819    30.368    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X60Y12         LUT6 (Prop_lut6_I1_O)        0.124    30.492 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.513    31.004    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X60Y11         LUT6 (Prop_lut6_I1_O)        0.124    31.128 r  L_reg/timerseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.796    31.924    L_reg/timerseg_OBUF[10]_inst_i_14_n_0
    SLICE_X60Y12         LUT6 (Prop_lut6_I5_O)        0.124    32.048 f  L_reg/timerseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.033    33.081    L_reg/timerseg_OBUF[10]_inst_i_4_n_0
    SLICE_X65Y12         LUT4 (Prop_lut4_I3_O)        0.152    33.233 r  L_reg/timerseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           4.322    37.556    timerseg_OBUF[4]
    A2                   OBUF (Prop_obuf_I_O)         3.761    41.316 r  timerseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    41.316    timerseg[4]
    A2                                                                r  timerseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.857ns  (logic 11.614ns (32.389%)  route 24.243ns (67.611%))
  Logic Levels:           31  (CARRY4=8 LUT2=1 LUT3=3 LUT4=4 LUT5=7 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.551     5.135    L_reg/clk_IBUF_BUFG
    SLICE_X56Y24         FDRE                                         r  L_reg/D_registers_q_reg[6][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y24         FDRE (Prop_fdre_C_Q)         0.518     5.653 f  L_reg/D_registers_q_reg[6][8]/Q
                         net (fo=18, routed)          1.864     7.518    L_reg/M_sm_timer[8]
    SLICE_X59Y14         LUT5 (Prop_lut5_I1_O)        0.124     7.642 f  L_reg/L_79461fd7_remainder0_carry_i_24__1/O
                         net (fo=2, routed)           0.671     8.312    L_reg/L_79461fd7_remainder0_carry_i_24__1_n_0
    SLICE_X58Y14         LUT6 (Prop_lut6_I1_O)        0.124     8.436 f  L_reg/L_79461fd7_remainder0_carry__1_i_7__1/O
                         net (fo=5, routed)           1.054     9.490    L_reg/L_79461fd7_remainder0_carry__1_i_7__1_n_0
    SLICE_X56Y13         LUT3 (Prop_lut3_I2_O)        0.152     9.642 f  L_reg/L_79461fd7_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.684    10.326    L_reg/L_79461fd7_remainder0_carry_i_20__1_n_0
    SLICE_X56Y13         LUT5 (Prop_lut5_I4_O)        0.374    10.700 r  L_reg/L_79461fd7_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.841    11.541    L_reg/L_79461fd7_remainder0_carry_i_10__1_n_0
    SLICE_X57Y12         LUT4 (Prop_lut4_I1_O)        0.328    11.869 r  L_reg/L_79461fd7_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    11.869    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X57Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.419 r  timerseg_driver/decimal_renderer/L_79461fd7_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.419    timerseg_driver/decimal_renderer/L_79461fd7_remainder0_carry_n_0
    SLICE_X57Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.641 r  timerseg_driver/decimal_renderer/L_79461fd7_remainder0_carry__0/O[0]
                         net (fo=6, routed)           1.141    13.782    L_reg/L_79461fd7_remainder0_3[4]
    SLICE_X59Y10         LUT3 (Prop_lut3_I0_O)        0.325    14.107 r  L_reg/i__carry__1_i_14__1/O
                         net (fo=8, routed)           0.865    14.972    L_reg/i__carry__1_i_14__1_n_0
    SLICE_X58Y9          LUT6 (Prop_lut6_I4_O)        0.326    15.298 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.421    15.719    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X58Y10         LUT5 (Prop_lut5_I3_O)        0.119    15.838 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           0.843    16.680    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X58Y11         LUT5 (Prop_lut5_I4_O)        0.360    17.040 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           1.030    18.071    L_reg/i__carry_i_19__3_n_0
    SLICE_X58Y11         LUT4 (Prop_lut4_I1_O)        0.326    18.397 f  L_reg/i__carry__0_i_11__3/O
                         net (fo=2, routed)           0.820    19.217    L_reg/i__carry__0_i_11__3_n_0
    SLICE_X58Y12         LUT4 (Prop_lut4_I3_O)        0.124    19.341 r  L_reg/i__carry__0_i_2__3/O
                         net (fo=2, routed)           0.810    20.151    timerseg_driver/decimal_renderer/i__carry__0_i_9__3_0[2]
    SLICE_X59Y12         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    20.549 r  timerseg_driver/decimal_renderer/L_79461fd7_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.549    timerseg_driver/decimal_renderer/L_79461fd7_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X59Y13         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.862 r  timerseg_driver/decimal_renderer/L_79461fd7_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.800    21.662    L_reg/L_79461fd7_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X60Y13         LUT5 (Prop_lut5_I0_O)        0.306    21.968 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.466    22.434    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X60Y13         LUT5 (Prop_lut5_I0_O)        0.124    22.558 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.687    23.245    timerseg_driver/decimal_renderer/L_79461fd7_remainder0_inferred__0/i__carry__0_0
    SLICE_X62Y12         LUT2 (Prop_lut2_I0_O)        0.153    23.398 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.988    24.386    L_reg/i__carry_i_13__3_0
    SLICE_X63Y13         LUT5 (Prop_lut5_I1_O)        0.327    24.713 r  L_reg/i__carry_i_18__3/O
                         net (fo=2, routed)           0.805    25.518    L_reg/i__carry_i_18__3_n_0
    SLICE_X63Y12         LUT6 (Prop_lut6_I5_O)        0.124    25.642 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.791    26.433    L_reg/i__carry_i_13__3_n_0
    SLICE_X62Y11         LUT3 (Prop_lut3_I1_O)        0.152    26.585 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.547    27.132    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18[0]
    SLICE_X61Y11         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.715    27.847 r  timerseg_driver/decimal_renderer/L_79461fd7_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.847    timerseg_driver/decimal_renderer/L_79461fd7_remainder0_inferred__1/i__carry_n_0
    SLICE_X61Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.961 r  timerseg_driver/decimal_renderer/L_79461fd7_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.961    timerseg_driver/decimal_renderer/L_79461fd7_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X61Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.075 r  timerseg_driver/decimal_renderer/L_79461fd7_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.075    timerseg_driver/decimal_renderer/L_79461fd7_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X61Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.297 r  timerseg_driver/decimal_renderer/L_79461fd7_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.953    29.250    timerseg_driver/decimal_renderer/L_79461fd7_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X60Y13         LUT6 (Prop_lut6_I5_O)        0.299    29.549 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.819    30.368    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X60Y12         LUT6 (Prop_lut6_I1_O)        0.124    30.492 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.513    31.004    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X60Y11         LUT6 (Prop_lut6_I1_O)        0.124    31.128 f  L_reg/timerseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.796    31.924    L_reg/timerseg_OBUF[10]_inst_i_14_n_0
    SLICE_X60Y12         LUT6 (Prop_lut6_I5_O)        0.124    32.048 r  L_reg/timerseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.035    33.083    L_reg/timerseg_OBUF[10]_inst_i_4_n_0
    SLICE_X65Y12         LUT4 (Prop_lut4_I3_O)        0.152    33.235 r  L_reg/timerseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.000    37.235    timerseg_OBUF[3]
    C1                   OBUF (Prop_obuf_I_O)         3.757    40.992 r  timerseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    40.992    timerseg[3]
    C1                                                                r  timerseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.587ns  (logic 11.385ns (31.990%)  route 24.203ns (68.010%))
  Logic Levels:           31  (CARRY4=8 LUT2=1 LUT3=4 LUT4=4 LUT5=7 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.551     5.135    L_reg/clk_IBUF_BUFG
    SLICE_X56Y24         FDRE                                         r  L_reg/D_registers_q_reg[6][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y24         FDRE (Prop_fdre_C_Q)         0.518     5.653 f  L_reg/D_registers_q_reg[6][8]/Q
                         net (fo=18, routed)          1.864     7.518    L_reg/M_sm_timer[8]
    SLICE_X59Y14         LUT5 (Prop_lut5_I1_O)        0.124     7.642 f  L_reg/L_79461fd7_remainder0_carry_i_24__1/O
                         net (fo=2, routed)           0.671     8.312    L_reg/L_79461fd7_remainder0_carry_i_24__1_n_0
    SLICE_X58Y14         LUT6 (Prop_lut6_I1_O)        0.124     8.436 f  L_reg/L_79461fd7_remainder0_carry__1_i_7__1/O
                         net (fo=5, routed)           1.054     9.490    L_reg/L_79461fd7_remainder0_carry__1_i_7__1_n_0
    SLICE_X56Y13         LUT3 (Prop_lut3_I2_O)        0.152     9.642 f  L_reg/L_79461fd7_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.684    10.326    L_reg/L_79461fd7_remainder0_carry_i_20__1_n_0
    SLICE_X56Y13         LUT5 (Prop_lut5_I4_O)        0.374    10.700 r  L_reg/L_79461fd7_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.841    11.541    L_reg/L_79461fd7_remainder0_carry_i_10__1_n_0
    SLICE_X57Y12         LUT4 (Prop_lut4_I1_O)        0.328    11.869 r  L_reg/L_79461fd7_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    11.869    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X57Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.419 r  timerseg_driver/decimal_renderer/L_79461fd7_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.419    timerseg_driver/decimal_renderer/L_79461fd7_remainder0_carry_n_0
    SLICE_X57Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.641 r  timerseg_driver/decimal_renderer/L_79461fd7_remainder0_carry__0/O[0]
                         net (fo=6, routed)           1.141    13.782    L_reg/L_79461fd7_remainder0_3[4]
    SLICE_X59Y10         LUT3 (Prop_lut3_I0_O)        0.325    14.107 r  L_reg/i__carry__1_i_14__1/O
                         net (fo=8, routed)           0.865    14.972    L_reg/i__carry__1_i_14__1_n_0
    SLICE_X58Y9          LUT6 (Prop_lut6_I4_O)        0.326    15.298 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.421    15.719    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X58Y10         LUT5 (Prop_lut5_I3_O)        0.119    15.838 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           0.843    16.680    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X58Y11         LUT5 (Prop_lut5_I4_O)        0.360    17.040 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           1.030    18.071    L_reg/i__carry_i_19__3_n_0
    SLICE_X58Y11         LUT4 (Prop_lut4_I1_O)        0.326    18.397 f  L_reg/i__carry__0_i_11__3/O
                         net (fo=2, routed)           0.820    19.217    L_reg/i__carry__0_i_11__3_n_0
    SLICE_X58Y12         LUT4 (Prop_lut4_I3_O)        0.124    19.341 r  L_reg/i__carry__0_i_2__3/O
                         net (fo=2, routed)           0.810    20.151    timerseg_driver/decimal_renderer/i__carry__0_i_9__3_0[2]
    SLICE_X59Y12         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    20.549 r  timerseg_driver/decimal_renderer/L_79461fd7_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.549    timerseg_driver/decimal_renderer/L_79461fd7_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X59Y13         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.862 r  timerseg_driver/decimal_renderer/L_79461fd7_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.800    21.662    L_reg/L_79461fd7_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X60Y13         LUT5 (Prop_lut5_I0_O)        0.306    21.968 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.466    22.434    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X60Y13         LUT5 (Prop_lut5_I0_O)        0.124    22.558 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.687    23.245    timerseg_driver/decimal_renderer/L_79461fd7_remainder0_inferred__0/i__carry__0_0
    SLICE_X62Y12         LUT2 (Prop_lut2_I0_O)        0.153    23.398 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.988    24.386    L_reg/i__carry_i_13__3_0
    SLICE_X63Y13         LUT5 (Prop_lut5_I1_O)        0.327    24.713 r  L_reg/i__carry_i_18__3/O
                         net (fo=2, routed)           0.805    25.518    L_reg/i__carry_i_18__3_n_0
    SLICE_X63Y12         LUT6 (Prop_lut6_I5_O)        0.124    25.642 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.791    26.433    L_reg/i__carry_i_13__3_n_0
    SLICE_X62Y11         LUT3 (Prop_lut3_I1_O)        0.152    26.585 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.547    27.132    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18[0]
    SLICE_X61Y11         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.715    27.847 r  timerseg_driver/decimal_renderer/L_79461fd7_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.847    timerseg_driver/decimal_renderer/L_79461fd7_remainder0_inferred__1/i__carry_n_0
    SLICE_X61Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.961 r  timerseg_driver/decimal_renderer/L_79461fd7_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.961    timerseg_driver/decimal_renderer/L_79461fd7_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X61Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.075 r  timerseg_driver/decimal_renderer/L_79461fd7_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.075    timerseg_driver/decimal_renderer/L_79461fd7_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X61Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.297 f  timerseg_driver/decimal_renderer/L_79461fd7_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.953    29.250    timerseg_driver/decimal_renderer/L_79461fd7_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X60Y13         LUT6 (Prop_lut6_I5_O)        0.299    29.549 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.819    30.368    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X60Y12         LUT6 (Prop_lut6_I1_O)        0.124    30.492 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.669    31.161    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X62Y11         LUT3 (Prop_lut3_I1_O)        0.124    31.285 f  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.633    31.918    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X63Y11         LUT6 (Prop_lut6_I3_O)        0.124    32.042 r  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           0.818    32.860    L_reg/timerseg_OBUF[10]_inst_i_5_n_0
    SLICE_X65Y12         LUT4 (Prop_lut4_I2_O)        0.124    32.984 r  L_reg/timerseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.183    37.167    timerseg_OBUF[6]
    C2                   OBUF (Prop_obuf_I_O)         3.555    40.723 r  timerseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    40.723    timerseg[6]
    C2                                                                r  timerseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.498ns  (logic 11.373ns (32.039%)  route 24.125ns (67.961%))
  Logic Levels:           31  (CARRY4=8 LUT2=1 LUT3=3 LUT4=4 LUT5=7 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.551     5.135    L_reg/clk_IBUF_BUFG
    SLICE_X56Y24         FDRE                                         r  L_reg/D_registers_q_reg[6][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y24         FDRE (Prop_fdre_C_Q)         0.518     5.653 f  L_reg/D_registers_q_reg[6][8]/Q
                         net (fo=18, routed)          1.864     7.518    L_reg/M_sm_timer[8]
    SLICE_X59Y14         LUT5 (Prop_lut5_I1_O)        0.124     7.642 f  L_reg/L_79461fd7_remainder0_carry_i_24__1/O
                         net (fo=2, routed)           0.671     8.312    L_reg/L_79461fd7_remainder0_carry_i_24__1_n_0
    SLICE_X58Y14         LUT6 (Prop_lut6_I1_O)        0.124     8.436 f  L_reg/L_79461fd7_remainder0_carry__1_i_7__1/O
                         net (fo=5, routed)           1.054     9.490    L_reg/L_79461fd7_remainder0_carry__1_i_7__1_n_0
    SLICE_X56Y13         LUT3 (Prop_lut3_I2_O)        0.152     9.642 f  L_reg/L_79461fd7_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.684    10.326    L_reg/L_79461fd7_remainder0_carry_i_20__1_n_0
    SLICE_X56Y13         LUT5 (Prop_lut5_I4_O)        0.374    10.700 r  L_reg/L_79461fd7_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.841    11.541    L_reg/L_79461fd7_remainder0_carry_i_10__1_n_0
    SLICE_X57Y12         LUT4 (Prop_lut4_I1_O)        0.328    11.869 r  L_reg/L_79461fd7_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    11.869    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X57Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.419 r  timerseg_driver/decimal_renderer/L_79461fd7_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.419    timerseg_driver/decimal_renderer/L_79461fd7_remainder0_carry_n_0
    SLICE_X57Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.641 r  timerseg_driver/decimal_renderer/L_79461fd7_remainder0_carry__0/O[0]
                         net (fo=6, routed)           1.141    13.782    L_reg/L_79461fd7_remainder0_3[4]
    SLICE_X59Y10         LUT3 (Prop_lut3_I0_O)        0.325    14.107 r  L_reg/i__carry__1_i_14__1/O
                         net (fo=8, routed)           0.865    14.972    L_reg/i__carry__1_i_14__1_n_0
    SLICE_X58Y9          LUT6 (Prop_lut6_I4_O)        0.326    15.298 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.421    15.719    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X58Y10         LUT5 (Prop_lut5_I3_O)        0.119    15.838 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           0.843    16.680    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X58Y11         LUT5 (Prop_lut5_I4_O)        0.360    17.040 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           1.030    18.071    L_reg/i__carry_i_19__3_n_0
    SLICE_X58Y11         LUT4 (Prop_lut4_I1_O)        0.326    18.397 f  L_reg/i__carry__0_i_11__3/O
                         net (fo=2, routed)           0.820    19.217    L_reg/i__carry__0_i_11__3_n_0
    SLICE_X58Y12         LUT4 (Prop_lut4_I3_O)        0.124    19.341 r  L_reg/i__carry__0_i_2__3/O
                         net (fo=2, routed)           0.810    20.151    timerseg_driver/decimal_renderer/i__carry__0_i_9__3_0[2]
    SLICE_X59Y12         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    20.549 r  timerseg_driver/decimal_renderer/L_79461fd7_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.549    timerseg_driver/decimal_renderer/L_79461fd7_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X59Y13         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.862 r  timerseg_driver/decimal_renderer/L_79461fd7_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.800    21.662    L_reg/L_79461fd7_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X60Y13         LUT5 (Prop_lut5_I0_O)        0.306    21.968 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.466    22.434    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X60Y13         LUT5 (Prop_lut5_I0_O)        0.124    22.558 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.687    23.245    timerseg_driver/decimal_renderer/L_79461fd7_remainder0_inferred__0/i__carry__0_0
    SLICE_X62Y12         LUT2 (Prop_lut2_I0_O)        0.153    23.398 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.988    24.386    L_reg/i__carry_i_13__3_0
    SLICE_X63Y13         LUT5 (Prop_lut5_I1_O)        0.327    24.713 r  L_reg/i__carry_i_18__3/O
                         net (fo=2, routed)           0.805    25.518    L_reg/i__carry_i_18__3_n_0
    SLICE_X63Y12         LUT6 (Prop_lut6_I5_O)        0.124    25.642 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.791    26.433    L_reg/i__carry_i_13__3_n_0
    SLICE_X62Y11         LUT3 (Prop_lut3_I1_O)        0.152    26.585 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.547    27.132    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18[0]
    SLICE_X61Y11         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.715    27.847 r  timerseg_driver/decimal_renderer/L_79461fd7_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.847    timerseg_driver/decimal_renderer/L_79461fd7_remainder0_inferred__1/i__carry_n_0
    SLICE_X61Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.961 r  timerseg_driver/decimal_renderer/L_79461fd7_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.961    timerseg_driver/decimal_renderer/L_79461fd7_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X61Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.075 r  timerseg_driver/decimal_renderer/L_79461fd7_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.075    timerseg_driver/decimal_renderer/L_79461fd7_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X61Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.297 r  timerseg_driver/decimal_renderer/L_79461fd7_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.953    29.250    timerseg_driver/decimal_renderer/L_79461fd7_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X60Y13         LUT6 (Prop_lut6_I5_O)        0.299    29.549 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.819    30.368    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X60Y12         LUT6 (Prop_lut6_I1_O)        0.124    30.492 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.513    31.004    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X60Y11         LUT6 (Prop_lut6_I1_O)        0.124    31.128 f  L_reg/timerseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.796    31.924    L_reg/timerseg_OBUF[10]_inst_i_14_n_0
    SLICE_X60Y12         LUT6 (Prop_lut6_I5_O)        0.124    32.048 r  L_reg/timerseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.035    33.083    L_reg/timerseg_OBUF[10]_inst_i_4_n_0
    SLICE_X65Y12         LUT4 (Prop_lut4_I3_O)        0.124    33.207 r  L_reg/timerseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.882    37.089    timerseg_OBUF[1]
    E2                   OBUF (Prop_obuf_I_O)         3.544    40.633 r  timerseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    40.633    timerseg[1]
    E2                                                                r  timerseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.409ns  (logic 11.382ns (32.145%)  route 24.027ns (67.855%))
  Logic Levels:           31  (CARRY4=8 LUT2=1 LUT3=5 LUT4=3 LUT5=7 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.551     5.135    L_reg/clk_IBUF_BUFG
    SLICE_X56Y24         FDRE                                         r  L_reg/D_registers_q_reg[6][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y24         FDRE (Prop_fdre_C_Q)         0.518     5.653 f  L_reg/D_registers_q_reg[6][8]/Q
                         net (fo=18, routed)          1.864     7.518    L_reg/M_sm_timer[8]
    SLICE_X59Y14         LUT5 (Prop_lut5_I1_O)        0.124     7.642 f  L_reg/L_79461fd7_remainder0_carry_i_24__1/O
                         net (fo=2, routed)           0.671     8.312    L_reg/L_79461fd7_remainder0_carry_i_24__1_n_0
    SLICE_X58Y14         LUT6 (Prop_lut6_I1_O)        0.124     8.436 f  L_reg/L_79461fd7_remainder0_carry__1_i_7__1/O
                         net (fo=5, routed)           1.054     9.490    L_reg/L_79461fd7_remainder0_carry__1_i_7__1_n_0
    SLICE_X56Y13         LUT3 (Prop_lut3_I2_O)        0.152     9.642 f  L_reg/L_79461fd7_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.684    10.326    L_reg/L_79461fd7_remainder0_carry_i_20__1_n_0
    SLICE_X56Y13         LUT5 (Prop_lut5_I4_O)        0.374    10.700 r  L_reg/L_79461fd7_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.841    11.541    L_reg/L_79461fd7_remainder0_carry_i_10__1_n_0
    SLICE_X57Y12         LUT4 (Prop_lut4_I1_O)        0.328    11.869 r  L_reg/L_79461fd7_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    11.869    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X57Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.419 r  timerseg_driver/decimal_renderer/L_79461fd7_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.419    timerseg_driver/decimal_renderer/L_79461fd7_remainder0_carry_n_0
    SLICE_X57Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.641 r  timerseg_driver/decimal_renderer/L_79461fd7_remainder0_carry__0/O[0]
                         net (fo=6, routed)           1.141    13.782    L_reg/L_79461fd7_remainder0_3[4]
    SLICE_X59Y10         LUT3 (Prop_lut3_I0_O)        0.325    14.107 r  L_reg/i__carry__1_i_14__1/O
                         net (fo=8, routed)           0.865    14.972    L_reg/i__carry__1_i_14__1_n_0
    SLICE_X58Y9          LUT6 (Prop_lut6_I4_O)        0.326    15.298 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.421    15.719    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X58Y10         LUT5 (Prop_lut5_I3_O)        0.119    15.838 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           0.843    16.680    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X58Y11         LUT5 (Prop_lut5_I4_O)        0.360    17.040 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           1.030    18.071    L_reg/i__carry_i_19__3_n_0
    SLICE_X58Y11         LUT4 (Prop_lut4_I1_O)        0.326    18.397 f  L_reg/i__carry__0_i_11__3/O
                         net (fo=2, routed)           0.820    19.217    L_reg/i__carry__0_i_11__3_n_0
    SLICE_X58Y12         LUT4 (Prop_lut4_I3_O)        0.124    19.341 r  L_reg/i__carry__0_i_2__3/O
                         net (fo=2, routed)           0.810    20.151    timerseg_driver/decimal_renderer/i__carry__0_i_9__3_0[2]
    SLICE_X59Y12         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    20.549 r  timerseg_driver/decimal_renderer/L_79461fd7_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.549    timerseg_driver/decimal_renderer/L_79461fd7_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X59Y13         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.862 r  timerseg_driver/decimal_renderer/L_79461fd7_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.800    21.662    L_reg/L_79461fd7_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X60Y13         LUT5 (Prop_lut5_I0_O)        0.306    21.968 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.466    22.434    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X60Y13         LUT5 (Prop_lut5_I0_O)        0.124    22.558 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.687    23.245    timerseg_driver/decimal_renderer/L_79461fd7_remainder0_inferred__0/i__carry__0_0
    SLICE_X62Y12         LUT2 (Prop_lut2_I0_O)        0.153    23.398 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.988    24.386    L_reg/i__carry_i_13__3_0
    SLICE_X63Y13         LUT5 (Prop_lut5_I1_O)        0.327    24.713 r  L_reg/i__carry_i_18__3/O
                         net (fo=2, routed)           0.805    25.518    L_reg/i__carry_i_18__3_n_0
    SLICE_X63Y12         LUT6 (Prop_lut6_I5_O)        0.124    25.642 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.791    26.433    L_reg/i__carry_i_13__3_n_0
    SLICE_X62Y11         LUT3 (Prop_lut3_I1_O)        0.152    26.585 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.547    27.132    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18[0]
    SLICE_X61Y11         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.715    27.847 r  timerseg_driver/decimal_renderer/L_79461fd7_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.847    timerseg_driver/decimal_renderer/L_79461fd7_remainder0_inferred__1/i__carry_n_0
    SLICE_X61Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.961 r  timerseg_driver/decimal_renderer/L_79461fd7_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.961    timerseg_driver/decimal_renderer/L_79461fd7_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X61Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.075 r  timerseg_driver/decimal_renderer/L_79461fd7_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.075    timerseg_driver/decimal_renderer/L_79461fd7_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X61Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.297 r  timerseg_driver/decimal_renderer/L_79461fd7_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.953    29.250    timerseg_driver/decimal_renderer/L_79461fd7_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X60Y13         LUT6 (Prop_lut6_I5_O)        0.299    29.549 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.819    30.368    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X60Y12         LUT6 (Prop_lut6_I1_O)        0.124    30.492 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.669    31.161    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X62Y11         LUT3 (Prop_lut3_I1_O)        0.124    31.285 r  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.511    31.796    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X63Y11         LUT6 (Prop_lut6_I4_O)        0.124    31.920 r  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.826    32.745    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X65Y12         LUT3 (Prop_lut3_I1_O)        0.124    32.869 r  L_reg/timerseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.122    36.991    timerseg_OBUF[0]
    D1                   OBUF (Prop_obuf_I_O)         3.553    40.545 r  timerseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    40.545    timerseg[0]
    D1                                                                r  timerseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.251ns  (logic 11.380ns (32.282%)  route 23.871ns (67.718%))
  Logic Levels:           31  (CARRY4=8 LUT2=1 LUT3=3 LUT4=4 LUT5=7 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.551     5.135    L_reg/clk_IBUF_BUFG
    SLICE_X56Y24         FDRE                                         r  L_reg/D_registers_q_reg[6][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y24         FDRE (Prop_fdre_C_Q)         0.518     5.653 f  L_reg/D_registers_q_reg[6][8]/Q
                         net (fo=18, routed)          1.864     7.518    L_reg/M_sm_timer[8]
    SLICE_X59Y14         LUT5 (Prop_lut5_I1_O)        0.124     7.642 f  L_reg/L_79461fd7_remainder0_carry_i_24__1/O
                         net (fo=2, routed)           0.671     8.312    L_reg/L_79461fd7_remainder0_carry_i_24__1_n_0
    SLICE_X58Y14         LUT6 (Prop_lut6_I1_O)        0.124     8.436 f  L_reg/L_79461fd7_remainder0_carry__1_i_7__1/O
                         net (fo=5, routed)           1.054     9.490    L_reg/L_79461fd7_remainder0_carry__1_i_7__1_n_0
    SLICE_X56Y13         LUT3 (Prop_lut3_I2_O)        0.152     9.642 f  L_reg/L_79461fd7_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.684    10.326    L_reg/L_79461fd7_remainder0_carry_i_20__1_n_0
    SLICE_X56Y13         LUT5 (Prop_lut5_I4_O)        0.374    10.700 r  L_reg/L_79461fd7_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.841    11.541    L_reg/L_79461fd7_remainder0_carry_i_10__1_n_0
    SLICE_X57Y12         LUT4 (Prop_lut4_I1_O)        0.328    11.869 r  L_reg/L_79461fd7_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    11.869    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X57Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.419 r  timerseg_driver/decimal_renderer/L_79461fd7_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.419    timerseg_driver/decimal_renderer/L_79461fd7_remainder0_carry_n_0
    SLICE_X57Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.641 r  timerseg_driver/decimal_renderer/L_79461fd7_remainder0_carry__0/O[0]
                         net (fo=6, routed)           1.141    13.782    L_reg/L_79461fd7_remainder0_3[4]
    SLICE_X59Y10         LUT3 (Prop_lut3_I0_O)        0.325    14.107 r  L_reg/i__carry__1_i_14__1/O
                         net (fo=8, routed)           0.865    14.972    L_reg/i__carry__1_i_14__1_n_0
    SLICE_X58Y9          LUT6 (Prop_lut6_I4_O)        0.326    15.298 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.421    15.719    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X58Y10         LUT5 (Prop_lut5_I3_O)        0.119    15.838 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           0.843    16.680    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X58Y11         LUT5 (Prop_lut5_I4_O)        0.360    17.040 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           1.030    18.071    L_reg/i__carry_i_19__3_n_0
    SLICE_X58Y11         LUT4 (Prop_lut4_I1_O)        0.326    18.397 f  L_reg/i__carry__0_i_11__3/O
                         net (fo=2, routed)           0.820    19.217    L_reg/i__carry__0_i_11__3_n_0
    SLICE_X58Y12         LUT4 (Prop_lut4_I3_O)        0.124    19.341 r  L_reg/i__carry__0_i_2__3/O
                         net (fo=2, routed)           0.810    20.151    timerseg_driver/decimal_renderer/i__carry__0_i_9__3_0[2]
    SLICE_X59Y12         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    20.549 r  timerseg_driver/decimal_renderer/L_79461fd7_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.549    timerseg_driver/decimal_renderer/L_79461fd7_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X59Y13         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.862 r  timerseg_driver/decimal_renderer/L_79461fd7_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.800    21.662    L_reg/L_79461fd7_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X60Y13         LUT5 (Prop_lut5_I0_O)        0.306    21.968 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.466    22.434    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X60Y13         LUT5 (Prop_lut5_I0_O)        0.124    22.558 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.687    23.245    timerseg_driver/decimal_renderer/L_79461fd7_remainder0_inferred__0/i__carry__0_0
    SLICE_X62Y12         LUT2 (Prop_lut2_I0_O)        0.153    23.398 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.988    24.386    L_reg/i__carry_i_13__3_0
    SLICE_X63Y13         LUT5 (Prop_lut5_I1_O)        0.327    24.713 r  L_reg/i__carry_i_18__3/O
                         net (fo=2, routed)           0.805    25.518    L_reg/i__carry_i_18__3_n_0
    SLICE_X63Y12         LUT6 (Prop_lut6_I5_O)        0.124    25.642 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.791    26.433    L_reg/i__carry_i_13__3_n_0
    SLICE_X62Y11         LUT3 (Prop_lut3_I1_O)        0.152    26.585 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.547    27.132    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18[0]
    SLICE_X61Y11         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.715    27.847 r  timerseg_driver/decimal_renderer/L_79461fd7_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.847    timerseg_driver/decimal_renderer/L_79461fd7_remainder0_inferred__1/i__carry_n_0
    SLICE_X61Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.961 r  timerseg_driver/decimal_renderer/L_79461fd7_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.961    timerseg_driver/decimal_renderer/L_79461fd7_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X61Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.075 r  timerseg_driver/decimal_renderer/L_79461fd7_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.075    timerseg_driver/decimal_renderer/L_79461fd7_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X61Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.297 r  timerseg_driver/decimal_renderer/L_79461fd7_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.953    29.250    timerseg_driver/decimal_renderer/L_79461fd7_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X60Y13         LUT6 (Prop_lut6_I5_O)        0.299    29.549 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.819    30.368    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X60Y12         LUT6 (Prop_lut6_I1_O)        0.124    30.492 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.513    31.004    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X60Y11         LUT6 (Prop_lut6_I1_O)        0.124    31.128 f  L_reg/timerseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.796    31.924    L_reg/timerseg_OBUF[10]_inst_i_14_n_0
    SLICE_X60Y12         LUT6 (Prop_lut6_I5_O)        0.124    32.048 r  L_reg/timerseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.033    33.081    L_reg/timerseg_OBUF[10]_inst_i_4_n_0
    SLICE_X65Y12         LUT4 (Prop_lut4_I2_O)        0.124    33.205 r  L_reg/timerseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           3.631    36.836    timerseg_OBUF[10]
    D3                   OBUF (Prop_obuf_I_O)         3.551    40.386 r  timerseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    40.386    timerseg[10]
    D3                                                                r  timerseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.871ns  (logic 11.609ns (33.293%)  route 23.262ns (66.707%))
  Logic Levels:           31  (CARRY4=8 LUT2=1 LUT3=4 LUT4=4 LUT5=7 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.551     5.135    L_reg/clk_IBUF_BUFG
    SLICE_X56Y24         FDRE                                         r  L_reg/D_registers_q_reg[6][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y24         FDRE (Prop_fdre_C_Q)         0.518     5.653 f  L_reg/D_registers_q_reg[6][8]/Q
                         net (fo=18, routed)          1.864     7.518    L_reg/M_sm_timer[8]
    SLICE_X59Y14         LUT5 (Prop_lut5_I1_O)        0.124     7.642 f  L_reg/L_79461fd7_remainder0_carry_i_24__1/O
                         net (fo=2, routed)           0.671     8.312    L_reg/L_79461fd7_remainder0_carry_i_24__1_n_0
    SLICE_X58Y14         LUT6 (Prop_lut6_I1_O)        0.124     8.436 f  L_reg/L_79461fd7_remainder0_carry__1_i_7__1/O
                         net (fo=5, routed)           1.054     9.490    L_reg/L_79461fd7_remainder0_carry__1_i_7__1_n_0
    SLICE_X56Y13         LUT3 (Prop_lut3_I2_O)        0.152     9.642 f  L_reg/L_79461fd7_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.684    10.326    L_reg/L_79461fd7_remainder0_carry_i_20__1_n_0
    SLICE_X56Y13         LUT5 (Prop_lut5_I4_O)        0.374    10.700 r  L_reg/L_79461fd7_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.841    11.541    L_reg/L_79461fd7_remainder0_carry_i_10__1_n_0
    SLICE_X57Y12         LUT4 (Prop_lut4_I1_O)        0.328    11.869 r  L_reg/L_79461fd7_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    11.869    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X57Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.419 r  timerseg_driver/decimal_renderer/L_79461fd7_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.419    timerseg_driver/decimal_renderer/L_79461fd7_remainder0_carry_n_0
    SLICE_X57Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.641 r  timerseg_driver/decimal_renderer/L_79461fd7_remainder0_carry__0/O[0]
                         net (fo=6, routed)           1.141    13.782    L_reg/L_79461fd7_remainder0_3[4]
    SLICE_X59Y10         LUT3 (Prop_lut3_I0_O)        0.325    14.107 r  L_reg/i__carry__1_i_14__1/O
                         net (fo=8, routed)           0.865    14.972    L_reg/i__carry__1_i_14__1_n_0
    SLICE_X58Y9          LUT6 (Prop_lut6_I4_O)        0.326    15.298 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.421    15.719    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X58Y10         LUT5 (Prop_lut5_I3_O)        0.119    15.838 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           0.843    16.680    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X58Y11         LUT5 (Prop_lut5_I4_O)        0.360    17.040 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           1.030    18.071    L_reg/i__carry_i_19__3_n_0
    SLICE_X58Y11         LUT4 (Prop_lut4_I1_O)        0.326    18.397 f  L_reg/i__carry__0_i_11__3/O
                         net (fo=2, routed)           0.820    19.217    L_reg/i__carry__0_i_11__3_n_0
    SLICE_X58Y12         LUT4 (Prop_lut4_I3_O)        0.124    19.341 r  L_reg/i__carry__0_i_2__3/O
                         net (fo=2, routed)           0.810    20.151    timerseg_driver/decimal_renderer/i__carry__0_i_9__3_0[2]
    SLICE_X59Y12         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    20.549 r  timerseg_driver/decimal_renderer/L_79461fd7_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.549    timerseg_driver/decimal_renderer/L_79461fd7_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X59Y13         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.862 r  timerseg_driver/decimal_renderer/L_79461fd7_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.800    21.662    L_reg/L_79461fd7_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X60Y13         LUT5 (Prop_lut5_I0_O)        0.306    21.968 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.466    22.434    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X60Y13         LUT5 (Prop_lut5_I0_O)        0.124    22.558 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.687    23.245    timerseg_driver/decimal_renderer/L_79461fd7_remainder0_inferred__0/i__carry__0_0
    SLICE_X62Y12         LUT2 (Prop_lut2_I0_O)        0.153    23.398 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.988    24.386    L_reg/i__carry_i_13__3_0
    SLICE_X63Y13         LUT5 (Prop_lut5_I1_O)        0.327    24.713 r  L_reg/i__carry_i_18__3/O
                         net (fo=2, routed)           0.805    25.518    L_reg/i__carry_i_18__3_n_0
    SLICE_X63Y12         LUT6 (Prop_lut6_I5_O)        0.124    25.642 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.791    26.433    L_reg/i__carry_i_13__3_n_0
    SLICE_X62Y11         LUT3 (Prop_lut3_I1_O)        0.152    26.585 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.547    27.132    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18[0]
    SLICE_X61Y11         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.715    27.847 r  timerseg_driver/decimal_renderer/L_79461fd7_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.847    timerseg_driver/decimal_renderer/L_79461fd7_remainder0_inferred__1/i__carry_n_0
    SLICE_X61Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.961 r  timerseg_driver/decimal_renderer/L_79461fd7_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.961    timerseg_driver/decimal_renderer/L_79461fd7_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X61Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.075 r  timerseg_driver/decimal_renderer/L_79461fd7_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.075    timerseg_driver/decimal_renderer/L_79461fd7_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X61Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.297 f  timerseg_driver/decimal_renderer/L_79461fd7_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.953    29.250    timerseg_driver/decimal_renderer/L_79461fd7_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X60Y13         LUT6 (Prop_lut6_I5_O)        0.299    29.549 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.819    30.368    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X60Y12         LUT6 (Prop_lut6_I1_O)        0.124    30.492 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.669    31.161    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X62Y11         LUT3 (Prop_lut3_I1_O)        0.124    31.285 f  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.633    31.918    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X63Y11         LUT6 (Prop_lut6_I3_O)        0.124    32.042 r  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           0.818    32.860    L_reg/timerseg_OBUF[10]_inst_i_5_n_0
    SLICE_X65Y12         LUT4 (Prop_lut4_I2_O)        0.154    33.014 r  L_reg/timerseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           3.242    36.256    timerseg_OBUF[9]
    F2                   OBUF (Prop_obuf_I_O)         3.750    40.007 r  timerseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    40.007    timerseg[9]
    F2                                                                r  timerseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.819ns  (logic 10.802ns (31.024%)  route 24.017ns (68.976%))
  Logic Levels:           30  (CARRY4=6 LUT2=4 LUT3=3 LUT4=4 LUT5=4 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.557     5.141    L_reg/clk_IBUF_BUFG
    SLICE_X55Y21         FDRE                                         r  L_reg/D_registers_q_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y21         FDRE (Prop_fdre_C_Q)         0.456     5.597 f  L_reg/D_registers_q_reg[3][3]/Q
                         net (fo=17, routed)          1.867     7.465    L_reg/M_sm_pbc[3]
    SLICE_X56Y33         LUT2 (Prop_lut2_I0_O)        0.124     7.589 f  L_reg/L_79461fd7_remainder0_carry_i_25__0/O
                         net (fo=1, routed)           1.258     8.847    L_reg/L_79461fd7_remainder0_carry_i_25__0_n_0
    SLICE_X56Y27         LUT6 (Prop_lut6_I4_O)        0.124     8.971 f  L_reg/L_79461fd7_remainder0_carry_i_12__0/O
                         net (fo=6, routed)           0.814     9.785    L_reg/L_79461fd7_remainder0_carry_i_12__0_n_0
    SLICE_X56Y28         LUT3 (Prop_lut3_I0_O)        0.152     9.937 f  L_reg/L_79461fd7_remainder0_carry_i_20__0/O
                         net (fo=2, routed)           0.684    10.621    L_reg/L_79461fd7_remainder0_carry_i_20__0_n_0
    SLICE_X56Y28         LUT5 (Prop_lut5_I4_O)        0.374    10.995 r  L_reg/L_79461fd7_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.814    11.808    L_reg/L_79461fd7_remainder0_carry_i_10__0_n_0
    SLICE_X56Y29         LUT2 (Prop_lut2_I1_O)        0.328    12.136 r  L_reg/L_79461fd7_remainder0_carry_i_7__0/O
                         net (fo=1, routed)           0.000    12.136    bseg_driver/decimal_renderer/i__carry_i_6__3_0[0]
    SLICE_X56Y29         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    12.680 r  bseg_driver/decimal_renderer/L_79461fd7_remainder0_carry/O[2]
                         net (fo=1, routed)           1.147    13.827    L_reg/L_79461fd7_remainder0_1[2]
    SLICE_X56Y32         LUT4 (Prop_lut4_I1_O)        0.323    14.150 f  L_reg/i__carry_i_13__2/O
                         net (fo=12, routed)          1.204    15.354    L_reg/i__carry_i_13__2_n_0
    SLICE_X62Y32         LUT2 (Prop_lut2_I0_O)        0.328    15.682 f  L_reg/i__carry__1_i_11__0/O
                         net (fo=3, routed)           1.279    16.961    L_reg/i__carry__1_i_11__0_n_0
    SLICE_X59Y34         LUT6 (Prop_lut6_I1_O)        0.124    17.085 r  L_reg/i__carry__1_i_8__0/O
                         net (fo=3, routed)           0.650    17.734    L_reg/i__carry__1_i_8__0_n_0
    SLICE_X61Y33         LUT5 (Prop_lut5_I1_O)        0.150    17.884 f  L_reg/i__carry_i_19__1/O
                         net (fo=2, routed)           0.999    18.883    L_reg/i__carry_i_19__1_n_0
    SLICE_X61Y32         LUT4 (Prop_lut4_I1_O)        0.326    19.209 f  L_reg/i__carry__0_i_11__1/O
                         net (fo=2, routed)           0.681    19.890    L_reg/i__carry__0_i_11__1_n_0
    SLICE_X61Y32         LUT4 (Prop_lut4_I3_O)        0.124    20.014 r  L_reg/i__carry__0_i_2__1/O
                         net (fo=2, routed)           1.119    21.133    L_reg/D_registers_q_reg[3][8]_0[2]
    SLICE_X60Y32         LUT6 (Prop_lut6_I2_O)        0.124    21.257 r  L_reg/i__carry__0_i_6__2/O
                         net (fo=1, routed)           0.000    21.257    bseg_driver/decimal_renderer/i__carry__0_i_9__1_1[2]
    SLICE_X60Y32         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    21.637 r  bseg_driver/decimal_renderer/L_79461fd7_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.637    bseg_driver/decimal_renderer/L_79461fd7_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X60Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    21.960 f  bseg_driver/decimal_renderer/L_79461fd7_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.981    22.941    L_reg/L_79461fd7_remainder0_inferred__1/i__carry__2_0[1]
    SLICE_X64Y31         LUT5 (Prop_lut5_I4_O)        0.306    23.247 f  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.161    23.407    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X64Y31         LUT5 (Prop_lut5_I0_O)        0.124    23.531 f  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           1.494    25.025    L_reg/i__carry_i_14__0_0
    SLICE_X64Y27         LUT3 (Prop_lut3_I0_O)        0.148    25.173 f  L_reg/i__carry_i_25__1/O
                         net (fo=2, routed)           0.467    25.640    L_reg/i__carry_i_25__1_n_0
    SLICE_X64Y27         LUT6 (Prop_lut6_I0_O)        0.328    25.968 f  L_reg/i__carry_i_20__1/O
                         net (fo=2, routed)           1.027    26.995    L_reg/i__carry_i_20__1_n_0
    SLICE_X64Y28         LUT6 (Prop_lut6_I3_O)        0.124    27.119 r  L_reg/i__carry_i_9__1/O
                         net (fo=3, routed)           0.956    28.076    L_reg/i__carry_i_9__1_n_0
    SLICE_X61Y28         LUT2 (Prop_lut2_I1_O)        0.124    28.200 r  L_reg/i__carry_i_1__2/O
                         net (fo=1, routed)           0.552    28.752    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18[2]
    SLICE_X62Y28         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    29.137 r  bseg_driver/decimal_renderer/L_79461fd7_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.137    bseg_driver/decimal_renderer/L_79461fd7_remainder0_inferred__1/i__carry_n_0
    SLICE_X62Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.251 r  bseg_driver/decimal_renderer/L_79461fd7_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.251    bseg_driver/decimal_renderer/L_79461fd7_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X62Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    29.564 f  bseg_driver/decimal_renderer/L_79461fd7_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.866    30.430    bseg_driver/decimal_renderer/L_79461fd7_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X63Y30         LUT6 (Prop_lut6_I0_O)        0.306    30.736 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.404    31.140    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X63Y29         LUT6 (Prop_lut6_I1_O)        0.124    31.264 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.446    31.710    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X63Y29         LUT3 (Prop_lut3_I1_O)        0.124    31.834 f  L_reg/bseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.805    32.639    L_reg/bseg_OBUF[10]_inst_i_10_n_0
    SLICE_X63Y30         LUT6 (Prop_lut6_I3_O)        0.124    32.763 r  L_reg/bseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           1.089    33.851    L_reg/bseg_OBUF[10]_inst_i_5_n_0
    SLICE_X64Y32         LUT4 (Prop_lut4_I2_O)        0.153    34.004 r  L_reg/bseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           2.255    36.259    bseg_OBUF[9]
    L5                   OBUF (Prop_obuf_I_O)         3.701    39.961 r  bseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    39.961    bseg[9]
    L5                                                                r  bseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.677ns  (logic 10.870ns (31.345%)  route 23.808ns (68.655%))
  Logic Levels:           30  (CARRY4=6 LUT2=4 LUT3=3 LUT4=4 LUT5=4 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.557     5.141    L_reg/clk_IBUF_BUFG
    SLICE_X55Y21         FDRE                                         r  L_reg/D_registers_q_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y21         FDRE (Prop_fdre_C_Q)         0.456     5.597 f  L_reg/D_registers_q_reg[3][3]/Q
                         net (fo=17, routed)          1.867     7.465    L_reg/M_sm_pbc[3]
    SLICE_X56Y33         LUT2 (Prop_lut2_I0_O)        0.124     7.589 f  L_reg/L_79461fd7_remainder0_carry_i_25__0/O
                         net (fo=1, routed)           1.258     8.847    L_reg/L_79461fd7_remainder0_carry_i_25__0_n_0
    SLICE_X56Y27         LUT6 (Prop_lut6_I4_O)        0.124     8.971 f  L_reg/L_79461fd7_remainder0_carry_i_12__0/O
                         net (fo=6, routed)           0.814     9.785    L_reg/L_79461fd7_remainder0_carry_i_12__0_n_0
    SLICE_X56Y28         LUT3 (Prop_lut3_I0_O)        0.152     9.937 f  L_reg/L_79461fd7_remainder0_carry_i_20__0/O
                         net (fo=2, routed)           0.684    10.621    L_reg/L_79461fd7_remainder0_carry_i_20__0_n_0
    SLICE_X56Y28         LUT5 (Prop_lut5_I4_O)        0.374    10.995 r  L_reg/L_79461fd7_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.814    11.808    L_reg/L_79461fd7_remainder0_carry_i_10__0_n_0
    SLICE_X56Y29         LUT2 (Prop_lut2_I1_O)        0.328    12.136 r  L_reg/L_79461fd7_remainder0_carry_i_7__0/O
                         net (fo=1, routed)           0.000    12.136    bseg_driver/decimal_renderer/i__carry_i_6__3_0[0]
    SLICE_X56Y29         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    12.680 r  bseg_driver/decimal_renderer/L_79461fd7_remainder0_carry/O[2]
                         net (fo=1, routed)           1.147    13.827    L_reg/L_79461fd7_remainder0_1[2]
    SLICE_X56Y32         LUT4 (Prop_lut4_I1_O)        0.323    14.150 f  L_reg/i__carry_i_13__2/O
                         net (fo=12, routed)          1.204    15.354    L_reg/i__carry_i_13__2_n_0
    SLICE_X62Y32         LUT2 (Prop_lut2_I0_O)        0.328    15.682 f  L_reg/i__carry__1_i_11__0/O
                         net (fo=3, routed)           1.279    16.961    L_reg/i__carry__1_i_11__0_n_0
    SLICE_X59Y34         LUT6 (Prop_lut6_I1_O)        0.124    17.085 r  L_reg/i__carry__1_i_8__0/O
                         net (fo=3, routed)           0.650    17.734    L_reg/i__carry__1_i_8__0_n_0
    SLICE_X61Y33         LUT5 (Prop_lut5_I1_O)        0.150    17.884 f  L_reg/i__carry_i_19__1/O
                         net (fo=2, routed)           0.999    18.883    L_reg/i__carry_i_19__1_n_0
    SLICE_X61Y32         LUT4 (Prop_lut4_I1_O)        0.326    19.209 f  L_reg/i__carry__0_i_11__1/O
                         net (fo=2, routed)           0.681    19.890    L_reg/i__carry__0_i_11__1_n_0
    SLICE_X61Y32         LUT4 (Prop_lut4_I3_O)        0.124    20.014 r  L_reg/i__carry__0_i_2__1/O
                         net (fo=2, routed)           1.119    21.133    L_reg/D_registers_q_reg[3][8]_0[2]
    SLICE_X60Y32         LUT6 (Prop_lut6_I2_O)        0.124    21.257 r  L_reg/i__carry__0_i_6__2/O
                         net (fo=1, routed)           0.000    21.257    bseg_driver/decimal_renderer/i__carry__0_i_9__1_1[2]
    SLICE_X60Y32         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    21.637 r  bseg_driver/decimal_renderer/L_79461fd7_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.637    bseg_driver/decimal_renderer/L_79461fd7_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X60Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    21.960 f  bseg_driver/decimal_renderer/L_79461fd7_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.981    22.941    L_reg/L_79461fd7_remainder0_inferred__1/i__carry__2_0[1]
    SLICE_X64Y31         LUT5 (Prop_lut5_I4_O)        0.306    23.247 f  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.161    23.407    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X64Y31         LUT5 (Prop_lut5_I0_O)        0.124    23.531 f  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           1.494    25.025    L_reg/i__carry_i_14__0_0
    SLICE_X64Y27         LUT3 (Prop_lut3_I0_O)        0.148    25.173 f  L_reg/i__carry_i_25__1/O
                         net (fo=2, routed)           0.467    25.640    L_reg/i__carry_i_25__1_n_0
    SLICE_X64Y27         LUT6 (Prop_lut6_I0_O)        0.328    25.968 f  L_reg/i__carry_i_20__1/O
                         net (fo=2, routed)           1.027    26.995    L_reg/i__carry_i_20__1_n_0
    SLICE_X64Y28         LUT6 (Prop_lut6_I3_O)        0.124    27.119 r  L_reg/i__carry_i_9__1/O
                         net (fo=3, routed)           0.956    28.076    L_reg/i__carry_i_9__1_n_0
    SLICE_X61Y28         LUT2 (Prop_lut2_I1_O)        0.124    28.200 r  L_reg/i__carry_i_1__2/O
                         net (fo=1, routed)           0.552    28.752    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18[2]
    SLICE_X62Y28         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    29.137 r  bseg_driver/decimal_renderer/L_79461fd7_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.137    bseg_driver/decimal_renderer/L_79461fd7_remainder0_inferred__1/i__carry_n_0
    SLICE_X62Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.251 r  bseg_driver/decimal_renderer/L_79461fd7_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.251    bseg_driver/decimal_renderer/L_79461fd7_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X62Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    29.564 f  bseg_driver/decimal_renderer/L_79461fd7_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.866    30.430    bseg_driver/decimal_renderer/L_79461fd7_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X63Y30         LUT6 (Prop_lut6_I0_O)        0.306    30.736 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.404    31.140    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X63Y29         LUT6 (Prop_lut6_I1_O)        0.124    31.264 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.446    31.710    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X63Y29         LUT3 (Prop_lut3_I1_O)        0.124    31.834 f  L_reg/bseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.805    32.639    L_reg/bseg_OBUF[10]_inst_i_10_n_0
    SLICE_X63Y30         LUT6 (Prop_lut6_I3_O)        0.124    32.763 r  L_reg/bseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           1.305    34.067    L_reg/bseg_OBUF[10]_inst_i_5_n_0
    SLICE_X64Y32         LUT4 (Prop_lut4_I2_O)        0.152    34.219 r  L_reg/bseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.830    36.049    bseg_OBUF[3]
    R1                   OBUF (Prop_obuf_I_O)         3.770    39.819 r  bseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    39.819    bseg[3]
    R1                                                                r  bseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.676ns  (logic 10.586ns (30.529%)  route 24.090ns (69.471%))
  Logic Levels:           30  (CARRY4=6 LUT2=4 LUT3=3 LUT4=4 LUT5=4 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.557     5.141    L_reg/clk_IBUF_BUFG
    SLICE_X55Y21         FDRE                                         r  L_reg/D_registers_q_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y21         FDRE (Prop_fdre_C_Q)         0.456     5.597 f  L_reg/D_registers_q_reg[3][3]/Q
                         net (fo=17, routed)          1.867     7.465    L_reg/M_sm_pbc[3]
    SLICE_X56Y33         LUT2 (Prop_lut2_I0_O)        0.124     7.589 f  L_reg/L_79461fd7_remainder0_carry_i_25__0/O
                         net (fo=1, routed)           1.258     8.847    L_reg/L_79461fd7_remainder0_carry_i_25__0_n_0
    SLICE_X56Y27         LUT6 (Prop_lut6_I4_O)        0.124     8.971 f  L_reg/L_79461fd7_remainder0_carry_i_12__0/O
                         net (fo=6, routed)           0.814     9.785    L_reg/L_79461fd7_remainder0_carry_i_12__0_n_0
    SLICE_X56Y28         LUT3 (Prop_lut3_I0_O)        0.152     9.937 f  L_reg/L_79461fd7_remainder0_carry_i_20__0/O
                         net (fo=2, routed)           0.684    10.621    L_reg/L_79461fd7_remainder0_carry_i_20__0_n_0
    SLICE_X56Y28         LUT5 (Prop_lut5_I4_O)        0.374    10.995 r  L_reg/L_79461fd7_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.814    11.808    L_reg/L_79461fd7_remainder0_carry_i_10__0_n_0
    SLICE_X56Y29         LUT2 (Prop_lut2_I1_O)        0.328    12.136 r  L_reg/L_79461fd7_remainder0_carry_i_7__0/O
                         net (fo=1, routed)           0.000    12.136    bseg_driver/decimal_renderer/i__carry_i_6__3_0[0]
    SLICE_X56Y29         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    12.680 r  bseg_driver/decimal_renderer/L_79461fd7_remainder0_carry/O[2]
                         net (fo=1, routed)           1.147    13.827    L_reg/L_79461fd7_remainder0_1[2]
    SLICE_X56Y32         LUT4 (Prop_lut4_I1_O)        0.323    14.150 f  L_reg/i__carry_i_13__2/O
                         net (fo=12, routed)          1.204    15.354    L_reg/i__carry_i_13__2_n_0
    SLICE_X62Y32         LUT2 (Prop_lut2_I0_O)        0.328    15.682 f  L_reg/i__carry__1_i_11__0/O
                         net (fo=3, routed)           1.279    16.961    L_reg/i__carry__1_i_11__0_n_0
    SLICE_X59Y34         LUT6 (Prop_lut6_I1_O)        0.124    17.085 r  L_reg/i__carry__1_i_8__0/O
                         net (fo=3, routed)           0.650    17.734    L_reg/i__carry__1_i_8__0_n_0
    SLICE_X61Y33         LUT5 (Prop_lut5_I1_O)        0.150    17.884 f  L_reg/i__carry_i_19__1/O
                         net (fo=2, routed)           0.999    18.883    L_reg/i__carry_i_19__1_n_0
    SLICE_X61Y32         LUT4 (Prop_lut4_I1_O)        0.326    19.209 f  L_reg/i__carry__0_i_11__1/O
                         net (fo=2, routed)           0.681    19.890    L_reg/i__carry__0_i_11__1_n_0
    SLICE_X61Y32         LUT4 (Prop_lut4_I3_O)        0.124    20.014 r  L_reg/i__carry__0_i_2__1/O
                         net (fo=2, routed)           1.119    21.133    L_reg/D_registers_q_reg[3][8]_0[2]
    SLICE_X60Y32         LUT6 (Prop_lut6_I2_O)        0.124    21.257 r  L_reg/i__carry__0_i_6__2/O
                         net (fo=1, routed)           0.000    21.257    bseg_driver/decimal_renderer/i__carry__0_i_9__1_1[2]
    SLICE_X60Y32         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    21.637 r  bseg_driver/decimal_renderer/L_79461fd7_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.637    bseg_driver/decimal_renderer/L_79461fd7_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X60Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    21.960 f  bseg_driver/decimal_renderer/L_79461fd7_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.981    22.941    L_reg/L_79461fd7_remainder0_inferred__1/i__carry__2_0[1]
    SLICE_X64Y31         LUT5 (Prop_lut5_I4_O)        0.306    23.247 f  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.161    23.407    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X64Y31         LUT5 (Prop_lut5_I0_O)        0.124    23.531 f  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           1.494    25.025    L_reg/i__carry_i_14__0_0
    SLICE_X64Y27         LUT3 (Prop_lut3_I0_O)        0.148    25.173 f  L_reg/i__carry_i_25__1/O
                         net (fo=2, routed)           0.467    25.640    L_reg/i__carry_i_25__1_n_0
    SLICE_X64Y27         LUT6 (Prop_lut6_I0_O)        0.328    25.968 f  L_reg/i__carry_i_20__1/O
                         net (fo=2, routed)           1.027    26.995    L_reg/i__carry_i_20__1_n_0
    SLICE_X64Y28         LUT6 (Prop_lut6_I3_O)        0.124    27.119 r  L_reg/i__carry_i_9__1/O
                         net (fo=3, routed)           0.956    28.076    L_reg/i__carry_i_9__1_n_0
    SLICE_X61Y28         LUT2 (Prop_lut2_I1_O)        0.124    28.200 r  L_reg/i__carry_i_1__2/O
                         net (fo=1, routed)           0.552    28.752    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18[2]
    SLICE_X62Y28         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    29.137 r  bseg_driver/decimal_renderer/L_79461fd7_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.137    bseg_driver/decimal_renderer/L_79461fd7_remainder0_inferred__1/i__carry_n_0
    SLICE_X62Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.251 r  bseg_driver/decimal_renderer/L_79461fd7_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.251    bseg_driver/decimal_renderer/L_79461fd7_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X62Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    29.564 f  bseg_driver/decimal_renderer/L_79461fd7_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.866    30.430    bseg_driver/decimal_renderer/L_79461fd7_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X63Y30         LUT6 (Prop_lut6_I0_O)        0.306    30.736 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.404    31.140    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X63Y29         LUT6 (Prop_lut6_I1_O)        0.124    31.264 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.446    31.710    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X63Y29         LUT3 (Prop_lut3_I1_O)        0.124    31.834 f  L_reg/bseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.805    32.639    L_reg/bseg_OBUF[10]_inst_i_10_n_0
    SLICE_X63Y30         LUT6 (Prop_lut6_I3_O)        0.124    32.763 r  L_reg/bseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           1.305    34.067    L_reg/bseg_OBUF[10]_inst_i_5_n_0
    SLICE_X64Y32         LUT4 (Prop_lut4_I0_O)        0.124    34.191 r  L_reg/bseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.112    36.303    bseg_OBUF[1]
    M4                   OBUF (Prop_obuf_I_O)         3.514    39.817 r  bseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    39.817    bseg[1]
    M4                                                                r  bseg[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display/D_pixel_idx_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mataddr[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.800ns  (logic 1.420ns (78.922%)  route 0.379ns (21.078%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.595     1.539    display/clk_IBUF_BUFG
    SLICE_X64Y46         FDRE                                         r  display/D_pixel_idx_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y46         FDRE (Prop_fdre_C_Q)         0.148     1.687 r  display/D_pixel_idx_q_reg[10]/Q
                         net (fo=2, routed)           0.379     2.066    mataddr_OBUF[4]
    K2                   OBUF (Prop_obuf_I_O)         1.272     3.339 r  mataddr_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.339    mataddr[4]
    K2                                                                r  mataddr[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_pixel_idx_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mataddr[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.895ns  (logic 1.383ns (72.994%)  route 0.512ns (27.006%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.595     1.539    display/clk_IBUF_BUFG
    SLICE_X65Y46         FDRE                                         r  display/D_pixel_idx_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y46         FDRE (Prop_fdre_C_Q)         0.141     1.680 r  display/D_pixel_idx_q_reg[8]/Q
                         net (fo=4, routed)           0.512     2.191    mataddr_OBUF[2]
    J3                   OBUF (Prop_obuf_I_O)         1.242     3.433 r  mataddr_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.433    mataddr[2]
    J3                                                                r  mataddr[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_pixel_idx_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mataddr[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.926ns  (logic 1.409ns (73.118%)  route 0.518ns (26.882%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.595     1.539    display/clk_IBUF_BUFG
    SLICE_X64Y46         FDRE                                         r  display/D_pixel_idx_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y46         FDRE (Prop_fdre_C_Q)         0.164     1.703 r  display/D_pixel_idx_q_reg[9]/Q
                         net (fo=3, routed)           0.518     2.221    mataddr_OBUF[3]
    H3                   OBUF (Prop_obuf_I_O)         1.245     3.465 r  mataddr_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.465    mataddr[3]
    H3                                                                r  mataddr[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_pixel_idx_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mataddr[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.001ns  (logic 1.395ns (69.684%)  route 0.607ns (30.316%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.595     1.539    display/clk_IBUF_BUFG
    SLICE_X64Y46         FDRE                                         r  display/D_pixel_idx_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y46         FDRE (Prop_fdre_C_Q)         0.164     1.703 r  display/D_pixel_idx_q_reg[6]/Q
                         net (fo=6, routed)           0.607     2.309    mataddr_OBUF[0]
    J5                   OBUF (Prop_obuf_I_O)         1.231     3.540 r  mataddr_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.540    mataddr[0]
    J5                                                                r  mataddr[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_pixel_idx_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mataddr[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.002ns  (logic 1.429ns (71.369%)  route 0.573ns (28.631%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.595     1.539    display/clk_IBUF_BUFG
    SLICE_X64Y46         FDRE                                         r  display/D_pixel_idx_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y46         FDRE (Prop_fdre_C_Q)         0.148     1.687 r  display/D_pixel_idx_q_reg[7]/Q
                         net (fo=5, routed)           0.573     2.260    mataddr_OBUF[1]
    J4                   OBUF (Prop_obuf_I_O)         1.281     3.541 r  mataddr_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.541    mataddr[1]
    J4                                                                r  mataddr[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.037ns  (logic 1.431ns (70.252%)  route 0.606ns (29.748%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.585     1.529    bseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X63Y28         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y28         FDRE (Prop_fdre_C_Q)         0.141     1.670 r  bseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=19, routed)          0.278     1.947    bseg_driver/ctr/S[1]
    SLICE_X64Y30         LUT2 (Prop_lut2_I0_O)        0.045     1.992 r  bseg_driver/ctr/bseg_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           0.328     2.321    bseg_OBUF[11]
    T3                   OBUF (Prop_obuf_I_O)         1.245     3.565 r  bseg_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.565    bseg[11]
    T3                                                                r  bseg[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_latch_blank_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matlat
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.031ns  (logic 1.373ns (67.608%)  route 0.658ns (32.392%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.594     1.538    display/clk_IBUF_BUFG
    SLICE_X58Y43         FDRE                                         r  display/D_latch_blank_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y43         FDRE (Prop_fdre_C_Q)         0.141     1.679 r  display/D_latch_blank_q_reg[1]/Q
                         net (fo=11, routed)          0.658     2.336    matlat_OBUF
    H4                   OBUF (Prop_obuf_I_O)         1.232     3.568 r  matlat_OBUF_inst/O
                         net (fo=0)                   0.000     3.568    matlat
    H4                                                                r  matlat (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.065ns  (logic 1.433ns (69.398%)  route 0.632ns (30.602%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.585     1.529    bseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X63Y28         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y28         FDRE (Prop_fdre_C_Q)         0.141     1.670 f  bseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=19, routed)          0.277     1.946    bseg_driver/ctr/S[1]
    SLICE_X64Y30         LUT2 (Prop_lut2_I1_O)        0.045     1.991 r  bseg_driver/ctr/bseg_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.355     2.347    bseg_OBUF[7]
    T2                   OBUF (Prop_obuf_I_O)         1.247     3.594 r  bseg_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.594    bseg[7]
    T2                                                                r  bseg[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.085ns  (logic 1.479ns (70.914%)  route 0.607ns (29.086%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.585     1.529    bseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X63Y28         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y28         FDRE (Prop_fdre_C_Q)         0.141     1.670 r  bseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=19, routed)          0.277     1.946    bseg_driver/ctr/S[1]
    SLICE_X64Y30         LUT2 (Prop_lut2_I0_O)        0.047     1.993 r  bseg_driver/ctr/bseg_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           0.330     2.323    bseg_OBUF[8]
    P5                   OBUF (Prop_obuf_I_O)         1.291     3.614 r  bseg_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.614    bseg[8]
    P5                                                                r  bseg[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.150ns  (logic 1.460ns (67.882%)  route 0.691ns (32.118%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.585     1.529    bseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X63Y28         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y28         FDRE (Prop_fdre_C_Q)         0.141     1.670 f  bseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=19, routed)          0.278     1.947    bseg_driver/ctr/S[1]
    SLICE_X64Y30         LUT2 (Prop_lut2_I0_O)        0.046     1.993 r  bseg_driver/ctr/bseg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.413     2.406    bseg_OBUF[5]
    N4                   OBUF (Prop_obuf_I_O)         1.273     3.679 r  bseg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.679    bseg[5]
    N4                                                                r  bseg[5] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.902ns  (logic 1.643ns (27.834%)  route 4.260ns (72.166%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           3.099     4.618    reset_cond/butt_reset_IBUF
    SLICE_X54Y36         LUT1 (Prop_lut1_I0_O)        0.124     4.742 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           1.160     5.902    reset_cond/M_reset_cond_in
    SLICE_X55Y29         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.441     4.846    reset_cond/clk_IBUF_BUFG
    SLICE_X55Y29         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.322ns  (logic 1.643ns (30.870%)  route 3.679ns (69.130%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.853ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           3.099     4.618    reset_cond/butt_reset_IBUF
    SLICE_X54Y36         LUT1 (Prop_lut1_I0_O)        0.124     4.742 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.580     5.322    reset_cond/M_reset_cond_in
    SLICE_X54Y37         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.448     4.853    reset_cond/clk_IBUF_BUFG
    SLICE_X54Y37         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.322ns  (logic 1.643ns (30.870%)  route 3.679ns (69.130%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.853ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           3.099     4.618    reset_cond/butt_reset_IBUF
    SLICE_X54Y36         LUT1 (Prop_lut1_I0_O)        0.124     4.742 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.580     5.322    reset_cond/M_reset_cond_in
    SLICE_X54Y37         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.448     4.853    reset_cond/clk_IBUF_BUFG
    SLICE_X54Y37         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.271ns  (logic 1.643ns (31.170%)  route 3.628ns (68.830%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           3.099     4.618    reset_cond/butt_reset_IBUF
    SLICE_X54Y36         LUT1 (Prop_lut1_I0_O)        0.124     4.742 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.529     5.271    reset_cond/M_reset_cond_in
    SLICE_X55Y36         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.447     4.852    reset_cond/clk_IBUF_BUFG
    SLICE_X55Y36         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.281ns  (logic 1.641ns (38.340%)  route 2.640ns (61.660%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N12                                               0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    N12                  IBUF (Prop_ibuf_I_O)         1.517     1.517 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           2.640     4.157    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X34Y11         LUT1 (Prop_lut1_I0_O)        0.124     4.281 r  cond_butt_next_play/sync/D_pipe_q[0]_i_1__5/O
                         net (fo=1, routed)           0.000     4.281    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X34Y11         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.441     4.846    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X34Y11         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 testpullup
                            (input port)
  Destination:            butt_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.136ns  (logic 1.474ns (35.629%)  route 2.663ns (64.371%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.833ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  testpullup (IN)
                         net (fo=0)                   0.000     0.000    testpullup
    D6                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  testpullup_IBUF_inst/O
                         net (fo=1, routed)           2.663     4.136    butt_cond/sync/D[0]
    SLICE_X34Y64         FDRE                                         r  butt_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.429     4.833    butt_cond/sync/clk_IBUF_BUFG
    SLICE_X34Y64         FDRE                                         r  butt_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_1445648219[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.999ns  (logic 1.658ns (41.466%)  route 2.341ns (58.534%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P10                                               0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           2.341     3.875    forLoop_idx_0_1445648219[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X38Y15         LUT1 (Prop_lut1_I0_O)        0.124     3.999 r  forLoop_idx_0_1445648219[2].cond_butt_dirs/sync/D_pipe_q[0]_i_1__1/O
                         net (fo=1, routed)           0.000     3.999    forLoop_idx_0_1445648219[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X38Y15         FDRE                                         r  forLoop_idx_0_1445648219[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.439     4.844    forLoop_idx_0_1445648219[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X38Y15         FDRE                                         r  forLoop_idx_0_1445648219[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_1445648219[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.941ns  (logic 1.630ns (41.364%)  route 2.311ns (58.636%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    R13                  IBUF (Prop_ibuf_I_O)         1.506     1.506 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           2.311     3.817    forLoop_idx_0_1445648219[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X32Y13         LUT1 (Prop_lut1_I0_O)        0.124     3.941 r  forLoop_idx_0_1445648219[0].cond_butt_dirs/sync/D_pipe_q[0]_i_1/O
                         net (fo=1, routed)           0.000     3.941    forLoop_idx_0_1445648219[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X32Y13         FDRE                                         r  forLoop_idx_0_1445648219[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.440     4.845    forLoop_idx_0_1445648219[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X32Y13         FDRE                                         r  forLoop_idx_0_1445648219[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_1044730652[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.865ns  (logic 1.640ns (42.439%)  route 2.225ns (57.561%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R12                                               0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    R12                  IBUF (Prop_ibuf_I_O)         1.516     1.516 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           2.225     3.741    forLoop_idx_0_1044730652[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X38Y16         LUT1 (Prop_lut1_I0_O)        0.124     3.865 r  forLoop_idx_0_1044730652[0].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__3/O
                         net (fo=1, routed)           0.000     3.865    forLoop_idx_0_1044730652[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X38Y16         FDRE                                         r  forLoop_idx_0_1044730652[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.438     4.843    forLoop_idx_0_1044730652[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X38Y16         FDRE                                         r  forLoop_idx_0_1044730652[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_1044730652[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.822ns  (logic 1.639ns (42.866%)  route 2.184ns (57.134%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T12                                               0.000     0.000 f  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    T12                  IBUF (Prop_ibuf_I_O)         1.515     1.515 f  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           2.184     3.698    forLoop_idx_0_1044730652[1].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X34Y11         LUT1 (Prop_lut1_I0_O)        0.124     3.822 r  forLoop_idx_0_1044730652[1].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__4/O
                         net (fo=1, routed)           0.000     3.822    forLoop_idx_0_1044730652[1].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[1]
    SLICE_X34Y11         FDRE                                         r  forLoop_idx_0_1044730652[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.441     4.846    forLoop_idx_0_1044730652[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X34Y11         FDRE                                         r  forLoop_idx_0_1044730652[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_1445648219[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.094ns  (logic 0.313ns (28.598%)  route 0.781ns (71.402%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    T13                  IBUF (Prop_ibuf_I_O)         0.268     0.268 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           0.781     1.049    forLoop_idx_0_1445648219[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X32Y15         LUT1 (Prop_lut1_I0_O)        0.045     1.094 r  forLoop_idx_0_1445648219[1].cond_butt_dirs/sync/D_pipe_q[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.094    forLoop_idx_0_1445648219[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X32Y15         FDRE                                         r  forLoop_idx_0_1445648219[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.826     2.016    forLoop_idx_0_1445648219[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X32Y15         FDRE                                         r  forLoop_idx_0_1445648219[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_1445648219[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.169ns  (logic 0.341ns (29.204%)  route 0.828ns (70.796%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P11                                               0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    P11                  IBUF (Prop_ibuf_I_O)         0.296     0.296 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           0.828     1.124    forLoop_idx_0_1445648219[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X32Y15         LUT1 (Prop_lut1_I0_O)        0.045     1.169 r  forLoop_idx_0_1445648219[3].cond_butt_dirs/sync/D_pipe_q[0]_i_1__2/O
                         net (fo=1, routed)           0.000     1.169    forLoop_idx_0_1445648219[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X32Y15         FDRE                                         r  forLoop_idx_0_1445648219[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.826     2.016    forLoop_idx_0_1445648219[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X32Y15         FDRE                                         r  forLoop_idx_0_1445648219[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_1044730652[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.283ns  (logic 0.327ns (25.490%)  route 0.956ns (74.510%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T12                                               0.000     0.000 f  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    T12                  IBUF (Prop_ibuf_I_O)         0.282     0.282 f  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           0.956     1.238    forLoop_idx_0_1044730652[1].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X34Y11         LUT1 (Prop_lut1_I0_O)        0.045     1.283 r  forLoop_idx_0_1044730652[1].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__4/O
                         net (fo=1, routed)           0.000     1.283    forLoop_idx_0_1044730652[1].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[1]
    SLICE_X34Y11         FDRE                                         r  forLoop_idx_0_1044730652[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.829     2.019    forLoop_idx_0_1044730652[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X34Y11         FDRE                                         r  forLoop_idx_0_1044730652[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_1044730652[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.300ns  (logic 0.329ns (25.274%)  route 0.972ns (74.726%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R12                                               0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    R12                  IBUF (Prop_ibuf_I_O)         0.284     0.284 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           0.972     1.255    forLoop_idx_0_1044730652[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X38Y16         LUT1 (Prop_lut1_I0_O)        0.045     1.300 r  forLoop_idx_0_1044730652[0].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__3/O
                         net (fo=1, routed)           0.000     1.300    forLoop_idx_0_1044730652[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X38Y16         FDRE                                         r  forLoop_idx_0_1044730652[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.825     2.015    forLoop_idx_0_1044730652[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X38Y16         FDRE                                         r  forLoop_idx_0_1044730652[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_1445648219[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.332ns  (logic 0.319ns (23.940%)  route 1.013ns (76.060%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    R13                  IBUF (Prop_ibuf_I_O)         0.274     0.274 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           1.013     1.287    forLoop_idx_0_1445648219[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X32Y13         LUT1 (Prop_lut1_I0_O)        0.045     1.332 r  forLoop_idx_0_1445648219[0].cond_butt_dirs/sync/D_pipe_q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.332    forLoop_idx_0_1445648219[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X32Y13         FDRE                                         r  forLoop_idx_0_1445648219[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.827     2.017    forLoop_idx_0_1445648219[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X32Y13         FDRE                                         r  forLoop_idx_0_1445648219[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_1445648219[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.348ns  (logic 0.347ns (25.725%)  route 1.001ns (74.275%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P10                                               0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           1.001     1.303    forLoop_idx_0_1445648219[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X38Y15         LUT1 (Prop_lut1_I0_O)        0.045     1.348 r  forLoop_idx_0_1445648219[2].cond_butt_dirs/sync/D_pipe_q[0]_i_1__1/O
                         net (fo=1, routed)           0.000     1.348    forLoop_idx_0_1445648219[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X38Y15         FDRE                                         r  forLoop_idx_0_1445648219[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.826     2.016    forLoop_idx_0_1445648219[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X38Y15         FDRE                                         r  forLoop_idx_0_1445648219[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 testpullup
                            (input port)
  Destination:            butt_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.446ns  (logic 0.242ns (16.709%)  route 1.205ns (83.291%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  testpullup (IN)
                         net (fo=0)                   0.000     0.000    testpullup
    D6                   IBUF (Prop_ibuf_I_O)         0.242     0.242 r  testpullup_IBUF_inst/O
                         net (fo=1, routed)           1.205     1.446    butt_cond/sync/D[0]
    SLICE_X34Y64         FDRE                                         r  butt_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.823     2.013    butt_cond/sync/clk_IBUF_BUFG
    SLICE_X34Y64         FDRE                                         r  butt_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.475ns  (logic 0.330ns (22.370%)  route 1.145ns (77.630%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N12                                               0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    N12                  IBUF (Prop_ibuf_I_O)         0.285     0.285 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           1.145     1.430    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X34Y11         LUT1 (Prop_lut1_I0_O)        0.045     1.475 r  cond_butt_next_play/sync/D_pipe_q[0]_i_1__5/O
                         net (fo=1, routed)           0.000     1.475    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X34Y11         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.829     2.019    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X34Y11         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.926ns  (logic 0.331ns (17.201%)  route 1.595ns (82.799%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.421     1.707    reset_cond/butt_reset_IBUF
    SLICE_X54Y36         LUT1 (Prop_lut1_I0_O)        0.045     1.752 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.174     1.926    reset_cond/M_reset_cond_in
    SLICE_X55Y36         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.832     2.022    reset_cond/clk_IBUF_BUFG
    SLICE_X55Y36         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.973ns  (logic 0.331ns (16.790%)  route 1.642ns (83.210%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.421     1.707    reset_cond/butt_reset_IBUF
    SLICE_X54Y36         LUT1 (Prop_lut1_I0_O)        0.045     1.752 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.221     1.973    reset_cond/M_reset_cond_in
    SLICE_X54Y37         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.833     2.023    reset_cond/clk_IBUF_BUFG
    SLICE_X54Y37         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C





