

================================================================
== Vivado HLS Report for 'phy_data_request'
================================================================
* Date:           Wed Nov 11 13:42:27 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        fyp
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 2.228 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        1|        1| 10.000 ns | 10.000 ns |    1|    1|   none  |
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  | URAM|
+-----------------+---------+-------+-------+-------+-----+
|DSP              |        -|      -|      -|      -|    -|
|Expression       |        -|      -|      -|      -|    -|
|FIFO             |        -|      -|      -|      -|    -|
|Instance         |        -|      -|      -|      -|    -|
|Memory           |        -|      -|      -|      -|    -|
|Multiplexer      |        -|      -|      -|     15|    -|
|Register         |        -|      -|      2|      -|    -|
+-----------------+---------+-------+-------+-------+-----+
|Total            |        0|      0|      2|     15|    0|
+-----------------+---------+-------+-------+-------+-----+
|Available        |      100|     90|  41600|  20800|    0|
+-----------------+---------+-------+-------+-------+-----+
|Utilization (%)  |        0|      0|   ~0  |   ~0  |    0|
+-----------------+---------+-------+-------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  15|          3|    1|          3|
    +-----------+----+-----------+-----+-----------+
    |Total      |  15|          3|    1|          3|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +-----------+---+----+-----+-----------+
    |    Name   | FF| LUT| Bits| Const Bits|
    +-----------+---+----+-----+-----------+
    |ap_CS_fsm  |  2|   0|    2|          0|
    +-----------+---+----+-----+-----------+
    |Total      |  2|   0|    2|          0|
    +-----------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+------------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+---------------+-----+-----+------------+------------------+--------------+
|ap_clk         |  in |    1| ap_ctrl_hs | phy_data_request | return value |
|ap_rst         |  in |    1| ap_ctrl_hs | phy_data_request | return value |
|ap_start       |  in |    1| ap_ctrl_hs | phy_data_request | return value |
|ap_done        | out |    1| ap_ctrl_hs | phy_data_request | return value |
|ap_idle        | out |    1| ap_ctrl_hs | phy_data_request | return value |
|ap_ready       | out |    1| ap_ctrl_hs | phy_data_request | return value |
|data_address0  | out |    7|  ap_memory |       data       |     array    |
|data_ce0       | out |    1|  ap_memory |       data       |     array    |
|data_q0        |  in |    8|  ap_memory |       data       |     array    |
|data_offset    |  in |    7|   ap_none  |    data_offset   |    scalar    |
+---------------+-----+-----+------------+------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.22>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%data_offset_read = call i7 @_ssdm_op_Read.ap_auto.i7(i7 %data_offset)"   --->   Operation 3 'read' 'data_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%data_offset_cast = zext i7 %data_offset_read to i64"   --->   Operation 4 'zext' 'data_offset_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%data_addr = getelementptr [100 x i8]* %data, i64 0, i64 %data_offset_cast" [fyp/PHY_DATA_request.c:5]   --->   Operation 5 'getelementptr' 'data_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [2/2] (2.22ns)   --->   "%tx_0_0 = load volatile i8* %data_addr, align 1" [fyp/PHY_DATA_request.c:7]   --->   Operation 6 'load' 'tx_0_0' <Predicate = true> <Delay = 2.22> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.22> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 100> <RAM>

State 2 <SV = 1> <Delay = 2.22>
ST_2 : Operation 7 [1/2] (2.22ns)   --->   "%tx_0_0 = load volatile i8* %data_addr, align 1" [fyp/PHY_DATA_request.c:7]   --->   Operation 7 'load' 'tx_0_0' <Predicate = true> <Delay = 2.22> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.22> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 100> <RAM>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "ret void" [fyp/PHY_DATA_request.c:8]   --->   Operation 8 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ data_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
data_offset_read (read         ) [ 000]
data_offset_cast (zext         ) [ 000]
data_addr        (getelementptr) [ 001]
tx_0_0           (load         ) [ 000]
ret_ln8          (ret          ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="data_offset">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_offset"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i7"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1004" name="data_offset_read_read_fu_8">
<pin_list>
<pin id="9" dir="0" index="0" bw="7" slack="0"/>
<pin id="10" dir="0" index="1" bw="7" slack="0"/>
<pin id="11" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_offset_read/1 "/>
</bind>
</comp>

<comp id="14" class="1004" name="data_addr_gep_fu_14">
<pin_list>
<pin id="15" dir="0" index="0" bw="8" slack="0"/>
<pin id="16" dir="0" index="1" bw="1" slack="0"/>
<pin id="17" dir="0" index="2" bw="7" slack="0"/>
<pin id="18" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_addr/1 "/>
</bind>
</comp>

<comp id="21" class="1004" name="grp_access_fu_21">
<pin_list>
<pin id="22" dir="0" index="0" bw="7" slack="0"/>
<pin id="23" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="24" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="25" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tx_0_0/1 "/>
</bind>
</comp>

<comp id="27" class="1004" name="data_offset_cast_fu_27">
<pin_list>
<pin id="28" dir="0" index="0" bw="7" slack="0"/>
<pin id="29" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="data_offset_cast/1 "/>
</bind>
</comp>

<comp id="32" class="1005" name="data_addr_reg_32">
<pin_list>
<pin id="33" dir="0" index="0" bw="7" slack="1"/>
<pin id="34" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="data_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="12"><net_src comp="4" pin="0"/><net_sink comp="8" pin=0"/></net>

<net id="13"><net_src comp="2" pin="0"/><net_sink comp="8" pin=1"/></net>

<net id="19"><net_src comp="0" pin="0"/><net_sink comp="14" pin=0"/></net>

<net id="20"><net_src comp="6" pin="0"/><net_sink comp="14" pin=1"/></net>

<net id="26"><net_src comp="14" pin="3"/><net_sink comp="21" pin=0"/></net>

<net id="30"><net_src comp="8" pin="2"/><net_sink comp="27" pin=0"/></net>

<net id="31"><net_src comp="27" pin="1"/><net_sink comp="14" pin=2"/></net>

<net id="35"><net_src comp="14" pin="3"/><net_sink comp="32" pin=0"/></net>

<net id="36"><net_src comp="32" pin="1"/><net_sink comp="21" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: data | {}
 - Input state : 
	Port: phy_data_request : data | {1 2 }
	Port: phy_data_request : data_offset | {1 }
  - Chain level:
	State 1
		data_addr : 1
		tx_0_0 : 2
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|
| Operation|       Functional Unit      |
|----------|----------------------------|
|   read   | data_offset_read_read_fu_8 |
|----------|----------------------------|
|   zext   |   data_offset_cast_fu_27   |
|----------|----------------------------|
|   Total  |                            |
|----------|----------------------------|

Memories:
N/A

* Register list:
+----------------+--------+
|                |   FF   |
+----------------+--------+
|data_addr_reg_32|    7   |
+----------------+--------+
|      Total     |    7   |
+----------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_21 |  p0  |   2  |   7  |   14   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   14   ||  1.664  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    -   |    -   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |    7   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |    7   |    9   |
+-----------+--------+--------+--------+
