{
    "operators/binary_and/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/binary_and/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "binary_and.v",
        "max_rss(MiB)": 11.1,
        "exec_time(ms)": 54.4,
        "elaboration_time(ms)": 36,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 36.1,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 5,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 4
    },
    "operators/binary_and/k6_N10_40nm": {
        "test_name": "operators/binary_and/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "binary_and.v",
        "max_rss(MiB)": 10.5,
        "exec_time(ms)": 40.2,
        "elaboration_time(ms)": 38.1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 38.1,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 5,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 4
    },
    "operators/binary_and/k6_N10_mem32K_40nm": {
        "test_name": "operators/binary_and/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "binary_and.v",
        "max_rss(MiB)": 11.1,
        "exec_time(ms)": 50.5,
        "elaboration_time(ms)": 37.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 37.5,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 5,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 4
    },
    "operators/binary_and/no_arch": {
        "test_name": "operators/binary_and/no_arch",
        "verilog": "binary_and.v",
        "max_rss(MiB)": 11.1,
        "exec_time(ms)": 39.9,
        "elaboration_time(ms)": 39.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 39.3,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "latch": 1,
        "Longest Path": 5,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 4
    },
    "operators/binary_equal/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/binary_equal/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "binary_equal.v",
        "max_rss(MiB)": 11.2,
        "exec_time(ms)": 58.3,
        "elaboration_time(ms)": 39.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 39.4,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 7,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 3,
        "Estimated LUTs": 7,
        "Total Node": 9
    },
    "operators/binary_equal/k6_N10_40nm": {
        "test_name": "operators/binary_equal/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "binary_equal.v",
        "max_rss(MiB)": 10.5,
        "exec_time(ms)": 57.7,
        "elaboration_time(ms)": 55.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 55.7,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 7,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 3,
        "Estimated LUTs": 7,
        "Total Node": 9
    },
    "operators/binary_equal/k6_N10_mem32K_40nm": {
        "test_name": "operators/binary_equal/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "binary_equal.v",
        "max_rss(MiB)": 11.1,
        "exec_time(ms)": 58.7,
        "elaboration_time(ms)": 41.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 41.4,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 7,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 3,
        "Estimated LUTs": 7,
        "Total Node": 9
    },
    "operators/binary_equal/no_arch": {
        "test_name": "operators/binary_equal/no_arch",
        "verilog": "binary_equal.v",
        "max_rss(MiB)": 11,
        "exec_time(ms)": 39.9,
        "elaboration_time(ms)": 39.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 39.3,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 7,
        "latch": 1,
        "Longest Path": 8,
        "Average Path": 3,
        "Estimated LUTs": 7,
        "Total Node": 9
    },
    "operators/binary_logical_and/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/binary_logical_and/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "binary_logical_and.v",
        "max_rss(MiB)": 11.2,
        "exec_time(ms)": 58.4,
        "elaboration_time(ms)": 40,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 40,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 4,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 3,
        "Estimated LUTs": 4,
        "Total Node": 6
    },
    "operators/binary_logical_and/k6_N10_40nm": {
        "test_name": "operators/binary_logical_and/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "binary_logical_and.v",
        "max_rss(MiB)": 10.5,
        "exec_time(ms)": 47.1,
        "elaboration_time(ms)": 45.1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 45.1,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 4,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 3,
        "Estimated LUTs": 4,
        "Total Node": 6
    },
    "operators/binary_logical_and/k6_N10_mem32K_40nm": {
        "test_name": "operators/binary_logical_and/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "binary_logical_and.v",
        "max_rss(MiB)": 11.1,
        "exec_time(ms)": 54.4,
        "elaboration_time(ms)": 40.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 40.5,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 4,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 3,
        "Estimated LUTs": 4,
        "Total Node": 6
    },
    "operators/binary_logical_and/no_arch": {
        "test_name": "operators/binary_logical_and/no_arch",
        "verilog": "binary_logical_and.v",
        "max_rss(MiB)": 11.2,
        "exec_time(ms)": 40.4,
        "elaboration_time(ms)": 39.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 39.8,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 4,
        "latch": 1,
        "Longest Path": 6,
        "Average Path": 3,
        "Estimated LUTs": 4,
        "Total Node": 6
    },
    "operators/binary_logical_equal/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/binary_logical_equal/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "binary_logical_equal.v",
        "max_rss(MiB)": 11.2,
        "exec_time(ms)": 54.8,
        "elaboration_time(ms)": 38.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 38.7,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 3,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 5
    },
    "operators/binary_logical_equal/k6_N10_40nm": {
        "test_name": "operators/binary_logical_equal/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "binary_logical_equal.v",
        "max_rss(MiB)": 10.5,
        "exec_time(ms)": 40,
        "elaboration_time(ms)": 37.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 37.9,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 3,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 5
    },
    "operators/binary_logical_equal/k6_N10_mem32K_40nm": {
        "test_name": "operators/binary_logical_equal/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "binary_logical_equal.v",
        "max_rss(MiB)": 11.1,
        "exec_time(ms)": 55.9,
        "elaboration_time(ms)": 38.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 38.8,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 3,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 5
    },
    "operators/binary_logical_equal/no_arch": {
        "test_name": "operators/binary_logical_equal/no_arch",
        "verilog": "binary_logical_equal.v",
        "max_rss(MiB)": 11,
        "exec_time(ms)": 57.5,
        "elaboration_time(ms)": 56.8,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 56.8,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 3,
        "latch": 1,
        "Longest Path": 6,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 5
    },
    "operators/binary_logical_greater_equal_than/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/binary_logical_greater_equal_than/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "binary_logical_greater_equal_than.v",
        "max_rss(MiB)": 11.2,
        "exec_time(ms)": 62.7,
        "elaboration_time(ms)": 44.1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 44.1,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 6,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 6,
        "Total Node": 8
    },
    "operators/binary_logical_greater_equal_than/k6_N10_40nm": {
        "test_name": "operators/binary_logical_greater_equal_than/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "binary_logical_greater_equal_than.v",
        "max_rss(MiB)": 10.6,
        "exec_time(ms)": 32.5,
        "elaboration_time(ms)": 30.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 30.4,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 6,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 6,
        "Total Node": 8
    },
    "operators/binary_logical_greater_equal_than/k6_N10_mem32K_40nm": {
        "test_name": "operators/binary_logical_greater_equal_than/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "binary_logical_greater_equal_than.v",
        "max_rss(MiB)": 11.1,
        "exec_time(ms)": 56.6,
        "elaboration_time(ms)": 40.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 40.6,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 6,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 6,
        "Total Node": 8
    },
    "operators/binary_logical_greater_equal_than/no_arch": {
        "test_name": "operators/binary_logical_greater_equal_than/no_arch",
        "verilog": "binary_logical_greater_equal_than.v",
        "max_rss(MiB)": 11,
        "exec_time(ms)": 41.1,
        "elaboration_time(ms)": 40.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 40.4,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 6,
        "latch": 1,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 6,
        "Total Node": 8
    },
    "operators/binary_logical_greater_than/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/binary_logical_greater_than/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "binary_logical_greater_than.v",
        "max_rss(MiB)": 11.2,
        "exec_time(ms)": 51.9,
        "elaboration_time(ms)": 37,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 37,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 3,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 5
    },
    "operators/binary_logical_greater_than/k6_N10_40nm": {
        "test_name": "operators/binary_logical_greater_than/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "binary_logical_greater_than.v",
        "max_rss(MiB)": 10.4,
        "exec_time(ms)": 35.2,
        "elaboration_time(ms)": 33.8,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 33.8,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 3,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 5
    },
    "operators/binary_logical_greater_than/k6_N10_mem32K_40nm": {
        "test_name": "operators/binary_logical_greater_than/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "binary_logical_greater_than.v",
        "max_rss(MiB)": 11.1,
        "exec_time(ms)": 57.4,
        "elaboration_time(ms)": 39.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 40,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 3,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 5
    },
    "operators/binary_logical_greater_than/no_arch": {
        "test_name": "operators/binary_logical_greater_than/no_arch",
        "verilog": "binary_logical_greater_than.v",
        "max_rss(MiB)": 11.2,
        "exec_time(ms)": 45.5,
        "elaboration_time(ms)": 44.8,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 44.9,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 3,
        "latch": 1,
        "Longest Path": 6,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 5
    },
    "operators/binary_logical_less_equal_than/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/binary_logical_less_equal_than/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "binary_logical_less_equal_than.v",
        "max_rss(MiB)": 11.2,
        "exec_time(ms)": 51.4,
        "elaboration_time(ms)": 34.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 34.2,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 6,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 6,
        "Total Node": 8
    },
    "operators/binary_logical_less_equal_than/k6_N10_40nm": {
        "test_name": "operators/binary_logical_less_equal_than/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "binary_logical_less_equal_than.v",
        "max_rss(MiB)": 10.5,
        "exec_time(ms)": 43.3,
        "elaboration_time(ms)": 41.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 41.2,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 6,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 6,
        "Total Node": 8
    },
    "operators/binary_logical_less_equal_than/k6_N10_mem32K_40nm": {
        "test_name": "operators/binary_logical_less_equal_than/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "binary_logical_less_equal_than.v",
        "max_rss(MiB)": 11,
        "exec_time(ms)": 47.3,
        "elaboration_time(ms)": 30.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 30.4,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 6,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 6,
        "Total Node": 8
    },
    "operators/binary_logical_less_equal_than/no_arch": {
        "test_name": "operators/binary_logical_less_equal_than/no_arch",
        "verilog": "binary_logical_less_equal_than.v",
        "max_rss(MiB)": 11.1,
        "exec_time(ms)": 31.8,
        "elaboration_time(ms)": 31.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 31.2,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 6,
        "latch": 1,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 6,
        "Total Node": 8
    },
    "operators/binary_logical_less_than/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/binary_logical_less_than/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "binary_logical_less_than.v",
        "max_rss(MiB)": 11.1,
        "exec_time(ms)": 56.3,
        "elaboration_time(ms)": 38.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 38.7,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 3,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 5
    },
    "operators/binary_logical_less_than/k6_N10_40nm": {
        "test_name": "operators/binary_logical_less_than/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "binary_logical_less_than.v",
        "max_rss(MiB)": 10.5,
        "exec_time(ms)": 42.2,
        "elaboration_time(ms)": 40.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 40.3,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 3,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 5
    },
    "operators/binary_logical_less_than/k6_N10_mem32K_40nm": {
        "test_name": "operators/binary_logical_less_than/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "binary_logical_less_than.v",
        "max_rss(MiB)": 11.1,
        "exec_time(ms)": 61.1,
        "elaboration_time(ms)": 43.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 43.9,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 3,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 5
    },
    "operators/binary_logical_less_than/no_arch": {
        "test_name": "operators/binary_logical_less_than/no_arch",
        "verilog": "binary_logical_less_than.v",
        "max_rss(MiB)": 11.1,
        "exec_time(ms)": 58.6,
        "elaboration_time(ms)": 57.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 57.9,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 3,
        "latch": 1,
        "Longest Path": 6,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 5
    },
    "operators/binary_logical_not_equal/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/binary_logical_not_equal/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "binary_logical_not_equal.v",
        "max_rss(MiB)": 11.3,
        "exec_time(ms)": 53.4,
        "elaboration_time(ms)": 34.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 34.7,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 3,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 5
    },
    "operators/binary_logical_not_equal/k6_N10_40nm": {
        "test_name": "operators/binary_logical_not_equal/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "binary_logical_not_equal.v",
        "max_rss(MiB)": 10.4,
        "exec_time(ms)": 40.7,
        "elaboration_time(ms)": 38.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 38.7,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 3,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 5
    },
    "operators/binary_logical_not_equal/k6_N10_mem32K_40nm": {
        "test_name": "operators/binary_logical_not_equal/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "binary_logical_not_equal.v",
        "max_rss(MiB)": 11,
        "exec_time(ms)": 53,
        "elaboration_time(ms)": 37.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 37.9,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 3,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 5
    },
    "operators/binary_logical_not_equal/no_arch": {
        "test_name": "operators/binary_logical_not_equal/no_arch",
        "verilog": "binary_logical_not_equal.v",
        "max_rss(MiB)": 11.1,
        "exec_time(ms)": 53.9,
        "elaboration_time(ms)": 53.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 53.2,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 3,
        "latch": 1,
        "Longest Path": 6,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 5
    },
    "operators/binary_logical_or/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/binary_logical_or/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "binary_logical_or.v",
        "max_rss(MiB)": 11.2,
        "exec_time(ms)": 60.9,
        "elaboration_time(ms)": 42.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 42.3,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 4,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 3,
        "Estimated LUTs": 4,
        "Total Node": 6
    },
    "operators/binary_logical_or/k6_N10_40nm": {
        "test_name": "operators/binary_logical_or/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "binary_logical_or.v",
        "max_rss(MiB)": 10.5,
        "exec_time(ms)": 48.3,
        "elaboration_time(ms)": 46.1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 46.1,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 4,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 3,
        "Estimated LUTs": 4,
        "Total Node": 6
    },
    "operators/binary_logical_or/k6_N10_mem32K_40nm": {
        "test_name": "operators/binary_logical_or/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "binary_logical_or.v",
        "max_rss(MiB)": 11.2,
        "exec_time(ms)": 55.1,
        "elaboration_time(ms)": 39.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 39.5,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 4,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 3,
        "Estimated LUTs": 4,
        "Total Node": 6
    },
    "operators/binary_logical_or/no_arch": {
        "test_name": "operators/binary_logical_or/no_arch",
        "verilog": "binary_logical_or.v",
        "max_rss(MiB)": 11.2,
        "exec_time(ms)": 35.5,
        "elaboration_time(ms)": 34.8,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 34.9,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 4,
        "latch": 1,
        "Longest Path": 6,
        "Average Path": 3,
        "Estimated LUTs": 4,
        "Total Node": 6
    },
    "operators/binary_nand/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/binary_nand/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "binary_nand.v",
        "max_rss(MiB)": 11.1,
        "exec_time(ms)": 59.9,
        "elaboration_time(ms)": 42.1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 42.1,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 3,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 5
    },
    "operators/binary_nand/k6_N10_40nm": {
        "test_name": "operators/binary_nand/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "binary_nand.v",
        "max_rss(MiB)": 10.6,
        "exec_time(ms)": 42.5,
        "elaboration_time(ms)": 40.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 40.4,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 3,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 5
    },
    "operators/binary_nand/k6_N10_mem32K_40nm": {
        "test_name": "operators/binary_nand/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "binary_nand.v",
        "max_rss(MiB)": 11,
        "exec_time(ms)": 57.6,
        "elaboration_time(ms)": 40,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 40.1,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 3,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 5
    },
    "operators/binary_nand/no_arch": {
        "test_name": "operators/binary_nand/no_arch",
        "verilog": "binary_nand.v",
        "max_rss(MiB)": 11,
        "exec_time(ms)": 40.6,
        "elaboration_time(ms)": 40.1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 40.1,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 3,
        "latch": 1,
        "Longest Path": 6,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 5
    },
    "operators/binary_nor/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/binary_nor/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "binary_nor.v",
        "max_rss(MiB)": 11.3,
        "exec_time(ms)": 55.4,
        "elaboration_time(ms)": 39.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 39.7,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 3,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 5
    },
    "operators/binary_nor/k6_N10_40nm": {
        "test_name": "operators/binary_nor/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "binary_nor.v",
        "max_rss(MiB)": 10.6,
        "exec_time(ms)": 44.2,
        "elaboration_time(ms)": 42,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 42,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 3,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 5
    },
    "operators/binary_nor/k6_N10_mem32K_40nm": {
        "test_name": "operators/binary_nor/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "binary_nor.v",
        "max_rss(MiB)": 11.1,
        "exec_time(ms)": 60.6,
        "elaboration_time(ms)": 45,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 45,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 3,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 5
    },
    "operators/binary_nor/no_arch": {
        "test_name": "operators/binary_nor/no_arch",
        "verilog": "binary_nor.v",
        "max_rss(MiB)": 11.1,
        "exec_time(ms)": 41.2,
        "elaboration_time(ms)": 40.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 40.5,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 3,
        "latch": 1,
        "Longest Path": 6,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 5
    },
    "operators/binary_not_equal/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/binary_not_equal/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "binary_not_equal.v",
        "max_rss(MiB)": 11.1,
        "exec_time(ms)": 55.1,
        "elaboration_time(ms)": 38.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 38.9,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 7,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 3,
        "Estimated LUTs": 7,
        "Total Node": 9
    },
    "operators/binary_not_equal/k6_N10_40nm": {
        "test_name": "operators/binary_not_equal/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "binary_not_equal.v",
        "max_rss(MiB)": 10.6,
        "exec_time(ms)": 52.8,
        "elaboration_time(ms)": 50.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 50.6,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 7,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 3,
        "Estimated LUTs": 7,
        "Total Node": 9
    },
    "operators/binary_not_equal/k6_N10_mem32K_40nm": {
        "test_name": "operators/binary_not_equal/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "binary_not_equal.v",
        "max_rss(MiB)": 11,
        "exec_time(ms)": 72.9,
        "elaboration_time(ms)": 57,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 57,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 7,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 3,
        "Estimated LUTs": 7,
        "Total Node": 9
    },
    "operators/binary_not_equal/no_arch": {
        "test_name": "operators/binary_not_equal/no_arch",
        "verilog": "binary_not_equal.v",
        "max_rss(MiB)": 11.1,
        "exec_time(ms)": 68.5,
        "elaboration_time(ms)": 67.8,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 67.8,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 7,
        "latch": 1,
        "Longest Path": 8,
        "Average Path": 3,
        "Estimated LUTs": 7,
        "Total Node": 9
    },
    "operators/binary_or/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/binary_or/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "binary_or.v",
        "max_rss(MiB)": 11.2,
        "exec_time(ms)": 52.8,
        "elaboration_time(ms)": 34,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 34,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 5,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 4
    },
    "operators/binary_or/k6_N10_40nm": {
        "test_name": "operators/binary_or/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "binary_or.v",
        "max_rss(MiB)": 10.5,
        "exec_time(ms)": 30.8,
        "elaboration_time(ms)": 29.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 29.4,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 5,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 4
    },
    "operators/binary_or/k6_N10_mem32K_40nm": {
        "test_name": "operators/binary_or/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "binary_or.v",
        "max_rss(MiB)": 11.1,
        "exec_time(ms)": 43.7,
        "elaboration_time(ms)": 31.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 31.5,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 5,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 4
    },
    "operators/binary_or/no_arch": {
        "test_name": "operators/binary_or/no_arch",
        "verilog": "binary_or.v",
        "max_rss(MiB)": 11,
        "exec_time(ms)": 51,
        "elaboration_time(ms)": 50.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 50.3,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "latch": 1,
        "Longest Path": 5,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 4
    },
    "operators/binary_xnor/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/binary_xnor/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "binary_xnor.v",
        "max_rss(MiB)": 11.3,
        "exec_time(ms)": 60.3,
        "elaboration_time(ms)": 41.8,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 41.8,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 4,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 3,
        "Estimated LUTs": 4,
        "Total Node": 6
    },
    "operators/binary_xnor/k6_N10_40nm": {
        "test_name": "operators/binary_xnor/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "binary_xnor.v",
        "max_rss(MiB)": 10.5,
        "exec_time(ms)": 46.6,
        "elaboration_time(ms)": 44.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 44.5,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 4,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 3,
        "Estimated LUTs": 4,
        "Total Node": 6
    },
    "operators/binary_xnor/k6_N10_mem32K_40nm": {
        "test_name": "operators/binary_xnor/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "binary_xnor.v",
        "max_rss(MiB)": 11,
        "exec_time(ms)": 66.9,
        "elaboration_time(ms)": 49.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 49.6,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 4,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 3,
        "Estimated LUTs": 4,
        "Total Node": 6
    },
    "operators/binary_xnor/no_arch": {
        "test_name": "operators/binary_xnor/no_arch",
        "verilog": "binary_xnor.v",
        "max_rss(MiB)": 11.1,
        "exec_time(ms)": 28.8,
        "elaboration_time(ms)": 28.1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 28.1,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 4,
        "latch": 1,
        "Longest Path": 6,
        "Average Path": 3,
        "Estimated LUTs": 4,
        "Total Node": 6
    },
    "operators/binary_xor/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/binary_xor/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "binary_xor.v",
        "max_rss(MiB)": 11.2,
        "exec_time(ms)": 58.9,
        "elaboration_time(ms)": 39.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 39.8,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 4,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 3,
        "Estimated LUTs": 4,
        "Total Node": 6
    },
    "operators/binary_xor/k6_N10_40nm": {
        "test_name": "operators/binary_xor/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "binary_xor.v",
        "max_rss(MiB)": 10.5,
        "exec_time(ms)": 42.3,
        "elaboration_time(ms)": 40.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 40.2,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 4,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 3,
        "Estimated LUTs": 4,
        "Total Node": 6
    },
    "operators/binary_xor/k6_N10_mem32K_40nm": {
        "test_name": "operators/binary_xor/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "binary_xor.v",
        "max_rss(MiB)": 11.1,
        "exec_time(ms)": 56.1,
        "elaboration_time(ms)": 40.8,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 40.8,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 4,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 3,
        "Estimated LUTs": 4,
        "Total Node": 6
    },
    "operators/binary_xor/no_arch": {
        "test_name": "operators/binary_xor/no_arch",
        "verilog": "binary_xor.v",
        "max_rss(MiB)": 11.2,
        "exec_time(ms)": 37.4,
        "elaboration_time(ms)": 36.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 36.7,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 4,
        "latch": 1,
        "Longest Path": 6,
        "Average Path": 3,
        "Estimated LUTs": 4,
        "Total Node": 6
    },
    "operators/clog2/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/clog2/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "clog2.v",
        "max_rss(MiB)": 11.1,
        "exec_time(ms)": 57.8,
        "elaboration_time(ms)": 38.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 38.6,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 2,
        "logic element": 1,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 3
    },
    "operators/clog2/k6_N10_40nm": {
        "test_name": "operators/clog2/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "clog2.v",
        "max_rss(MiB)": 10.5,
        "exec_time(ms)": 45.2,
        "elaboration_time(ms)": 43.1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 43.1,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 2,
        "logic element": 1,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 3
    },
    "operators/clog2/k6_N10_mem32K_40nm": {
        "test_name": "operators/clog2/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "clog2.v",
        "max_rss(MiB)": 11.1,
        "exec_time(ms)": 53.9,
        "elaboration_time(ms)": 38.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 38.4,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 2,
        "logic element": 1,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 3
    },
    "operators/clog2/no_arch": {
        "test_name": "operators/clog2/no_arch",
        "verilog": "clog2.v",
        "max_rss(MiB)": 10.1,
        "exec_time(ms)": 43.5,
        "elaboration_time(ms)": 42.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 42.8,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 2,
        "logic element": 1,
        "latch": 1,
        "Longest Path": 4,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 3
    },
    "operators/concat/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/concat/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "concat.v",
        "max_rss(MiB)": 11.2,
        "exec_time(ms)": 64,
        "elaboration_time(ms)": 48.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.2,
        "synthesis_time(ms)": 48.5,
        "Pi": 24,
        "Po": 72,
        "logic element": 50,
        "generic logic size": 4,
        "Longest Path": 5,
        "Average Path": 3,
        "Estimated LUTs": 56,
        "Total Node": 50
    },
    "operators/concat/k6_N10_40nm": {
        "test_name": "operators/concat/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "concat.v",
        "max_rss(MiB)": 11.6,
        "exec_time(ms)": 59.5,
        "elaboration_time(ms)": 57.1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.2,
        "synthesis_time(ms)": 57.4,
        "Pi": 24,
        "Po": 72,
        "logic element": 50,
        "generic logic size": 6,
        "Longest Path": 5,
        "Average Path": 3,
        "Estimated LUTs": 55,
        "Total Node": 50
    },
    "operators/concat/k6_N10_mem32K_40nm": {
        "test_name": "operators/concat/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "concat.v",
        "max_rss(MiB)": 11,
        "exec_time(ms)": 68,
        "elaboration_time(ms)": 54,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.2,
        "synthesis_time(ms)": 54.3,
        "Pi": 24,
        "Po": 72,
        "logic element": 50,
        "generic logic size": 6,
        "Longest Path": 5,
        "Average Path": 3,
        "Estimated LUTs": 55,
        "Total Node": 50
    },
    "operators/concat/no_arch": {
        "test_name": "operators/concat/no_arch",
        "verilog": "concat.v",
        "max_rss(MiB)": 11.1,
        "exec_time(ms)": 46.5,
        "elaboration_time(ms)": 45.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.2,
        "synthesis_time(ms)": 45.7,
        "Pi": 24,
        "Po": 72,
        "logic element": 50,
        "Longest Path": 5,
        "Average Path": 3,
        "Estimated LUTs": 50,
        "Total Node": 50
    },
    "operators/eightbit_arithmetic_power/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/eightbit_arithmetic_power/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "eightbit_arithmetic_power.v",
        "max_rss(MiB)": 11.2,
        "exec_time(ms)": 61.1,
        "elaboration_time(ms)": 42.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 42.5,
        "Latch Drivers": 1,
        "Pi": 9,
        "Po": 8,
        "logic element": 8,
        "latch": 8,
        "Multiplier": 1,
        "generic logic size": 4,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 8,
        "Total Node": 18
    },
    "operators/eightbit_arithmetic_power/k6_N10_40nm": {
        "test_name": "operators/eightbit_arithmetic_power/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "eightbit_arithmetic_power.v",
        "max_rss(MiB)": 10.6,
        "exec_time(ms)": 43.5,
        "elaboration_time(ms)": 41,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.5,
        "synthesis_time(ms)": 41.5,
        "Latch Drivers": 1,
        "Pi": 9,
        "Po": 8,
        "logic element": 93,
        "latch": 8,
        "generic logic size": 6,
        "Longest Path": 18,
        "Average Path": 4,
        "Estimated LUTs": 93,
        "Total Node": 102
    },
    "operators/eightbit_arithmetic_power/k6_N10_mem32K_40nm": {
        "test_name": "operators/eightbit_arithmetic_power/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "eightbit_arithmetic_power.v",
        "max_rss(MiB)": 11.1,
        "exec_time(ms)": 50.8,
        "elaboration_time(ms)": 37.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 37.2,
        "Latch Drivers": 1,
        "Pi": 9,
        "Po": 8,
        "logic element": 8,
        "latch": 8,
        "Multiplier": 1,
        "generic logic size": 6,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 8,
        "Total Node": 18
    },
    "operators/eightbit_arithmetic_power/no_arch": {
        "test_name": "operators/eightbit_arithmetic_power/no_arch",
        "verilog": "eightbit_arithmetic_power.v",
        "max_rss(MiB)": 11.1,
        "exec_time(ms)": 40.9,
        "elaboration_time(ms)": 39.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.5,
        "synthesis_time(ms)": 40.1,
        "Latch Drivers": 1,
        "Pi": 9,
        "Po": 8,
        "logic element": 93,
        "latch": 8,
        "Longest Path": 18,
        "Average Path": 4,
        "Estimated LUTs": 93,
        "Total Node": 102
    },
    "operators/macromudule_test/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/macromudule_test/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "macromudule_test.v",
        "exit": 134,
        "errors": [
            "macromudule_test.v:1 syntax error, unexpected TOK_ID",
            "[PARSE_ARGS] Yosys failed to perform elaboration, log file can be found at (/home//Desktop/Repos/sdamghan/ODIN_II/regression_test/run026/operators/macromudule_test/k6_frac_N10_frac_chain_mem32K_40nm/yosys_elaboration.log)"
        ]
    },
    "operators/macromudule_test/k6_N10_40nm": {
        "test_name": "operators/macromudule_test/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "macromudule_test.v",
        "exit": 134,
        "errors": [
            "macromudule_test.v:1 syntax error, unexpected TOK_ID",
            "[PARSE_ARGS] Yosys failed to perform elaboration, log file can be found at (/home//Desktop/Repos/sdamghan/ODIN_II/regression_test/run026/operators/macromudule_test/k6_N10_40nm/yosys_elaboration.log)"
        ]
    },
    "operators/macromudule_test/k6_N10_mem32K_40nm": {
        "test_name": "operators/macromudule_test/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "macromudule_test.v",
        "exit": 134,
        "errors": [
            "macromudule_test.v:1 syntax error, unexpected TOK_ID",
            "[PARSE_ARGS] Yosys failed to perform elaboration, log file can be found at (/home//Desktop/Repos/sdamghan/ODIN_II/regression_test/run026/operators/macromudule_test/k6_N10_mem32K_40nm/yosys_elaboration.log)"
        ]
    },
    "operators/macromudule_test/no_arch": {
        "test_name": "operators/macromudule_test/no_arch",
        "verilog": "macromudule_test.v",
        "exit": 134,
        "errors": [
            "macromudule_test.v:1 syntax error, unexpected TOK_ID",
            "[PARSE_ARGS] Yosys failed to perform elaboration, log file can be found at (/home//Desktop/Repos/sdamghan/ODIN_II/regression_test/run026/operators/macromudule_test/no_arch/yosys_elaboration.log)"
        ]
    },
    "operators/minuscolon_6_bit/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/minuscolon_6_bit/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "minuscolon_6_bit.v",
        "max_rss(MiB)": 11.1,
        "exec_time(ms)": 57.6,
        "elaboration_time(ms)": 38.8,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 38.8,
        "Pi": 12,
        "Po": 6,
        "logic element": 6,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 6,
        "Total Node": 6
    },
    "operators/minuscolon_6_bit/k6_N10_40nm": {
        "test_name": "operators/minuscolon_6_bit/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "minuscolon_6_bit.v",
        "max_rss(MiB)": 10.5,
        "exec_time(ms)": 39.6,
        "elaboration_time(ms)": 37.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 37.3,
        "Pi": 12,
        "Po": 6,
        "logic element": 6,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 6,
        "Total Node": 6
    },
    "operators/minuscolon_6_bit/k6_N10_mem32K_40nm": {
        "test_name": "operators/minuscolon_6_bit/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "minuscolon_6_bit.v",
        "max_rss(MiB)": 11.1,
        "exec_time(ms)": 57.3,
        "elaboration_time(ms)": 39.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 39.4,
        "Pi": 12,
        "Po": 6,
        "logic element": 6,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 6,
        "Total Node": 6
    },
    "operators/minuscolon_6_bit/no_arch": {
        "test_name": "operators/minuscolon_6_bit/no_arch",
        "verilog": "minuscolon_6_bit.v",
        "max_rss(MiB)": 10.1,
        "exec_time(ms)": 29.1,
        "elaboration_time(ms)": 28.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 28.4,
        "Pi": 12,
        "Po": 6,
        "logic element": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 6,
        "Total Node": 6
    },
    "operators/pluscolon_6_bit/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/pluscolon_6_bit/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "pluscolon_6_bit.v",
        "max_rss(MiB)": 11.2,
        "exec_time(ms)": 56.9,
        "elaboration_time(ms)": 38.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 38.6,
        "Pi": 12,
        "Po": 6,
        "logic element": 6,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 6,
        "Total Node": 6
    },
    "operators/pluscolon_6_bit/k6_N10_40nm": {
        "test_name": "operators/pluscolon_6_bit/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "pluscolon_6_bit.v",
        "max_rss(MiB)": 10.6,
        "exec_time(ms)": 51,
        "elaboration_time(ms)": 48.8,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 48.9,
        "Pi": 12,
        "Po": 6,
        "logic element": 6,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 6,
        "Total Node": 6
    },
    "operators/pluscolon_6_bit/k6_N10_mem32K_40nm": {
        "test_name": "operators/pluscolon_6_bit/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "pluscolon_6_bit.v",
        "max_rss(MiB)": 11,
        "exec_time(ms)": 67.5,
        "elaboration_time(ms)": 50.1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 50.2,
        "Pi": 12,
        "Po": 6,
        "logic element": 6,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 6,
        "Total Node": 6
    },
    "operators/pluscolon_6_bit/no_arch": {
        "test_name": "operators/pluscolon_6_bit/no_arch",
        "verilog": "pluscolon_6_bit.v",
        "max_rss(MiB)": 10,
        "exec_time(ms)": 39.6,
        "elaboration_time(ms)": 38.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 38.9,
        "Pi": 12,
        "Po": 6,
        "logic element": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 6,
        "Total Node": 6
    },
    "operators/pluscolon_8_bit/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/pluscolon_8_bit/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "pluscolon_8_bit.v",
        "max_rss(MiB)": 11.1,
        "exec_time(ms)": 60.1,
        "elaboration_time(ms)": 39.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 39.2,
        "Pi": 14,
        "Po": 8,
        "logic element": 8,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 8,
        "Total Node": 8
    },
    "operators/pluscolon_8_bit/k6_N10_40nm": {
        "test_name": "operators/pluscolon_8_bit/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "pluscolon_8_bit.v",
        "max_rss(MiB)": 10.5,
        "exec_time(ms)": 34.8,
        "elaboration_time(ms)": 32.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 32.9,
        "Pi": 14,
        "Po": 8,
        "logic element": 8,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 8,
        "Total Node": 8
    },
    "operators/pluscolon_8_bit/k6_N10_mem32K_40nm": {
        "test_name": "operators/pluscolon_8_bit/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "pluscolon_8_bit.v",
        "max_rss(MiB)": 11.1,
        "exec_time(ms)": 56.2,
        "elaboration_time(ms)": 39.8,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 39.8,
        "Pi": 14,
        "Po": 8,
        "logic element": 8,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 8,
        "Total Node": 8
    },
    "operators/pluscolon_8_bit/no_arch": {
        "test_name": "operators/pluscolon_8_bit/no_arch",
        "verilog": "pluscolon_8_bit.v",
        "max_rss(MiB)": 11,
        "exec_time(ms)": 41.7,
        "elaboration_time(ms)": 40.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 40.9,
        "Pi": 14,
        "Po": 8,
        "logic element": 8,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 8,
        "Total Node": 8
    },
    "operators/signed_16bits_asl_int_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_16bits_asl_int_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "signed_16bits_asl_int_wide.v",
        "max_rss(MiB)": 7.5,
        "exec_time(ms)": 60.9,
        "elaboration_time(ms)": 45.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 45.7,
        "Pi": 16,
        "Po": 32,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_16bits_asl_int_wide/k6_N10_40nm": {
        "test_name": "operators/signed_16bits_asl_int_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "signed_16bits_asl_int_wide.v",
        "max_rss(MiB)": 6.7,
        "exec_time(ms)": 33.7,
        "elaboration_time(ms)": 31.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 31.6,
        "Pi": 16,
        "Po": 32,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_16bits_asl_int_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_16bits_asl_int_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "signed_16bits_asl_int_wide.v",
        "max_rss(MiB)": 7.3,
        "exec_time(ms)": 59.4,
        "elaboration_time(ms)": 41.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 41.6,
        "Pi": 16,
        "Po": 32,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_16bits_asl_int_wide/no_arch": {
        "test_name": "operators/signed_16bits_asl_int_wide/no_arch",
        "verilog": "signed_16bits_asl_int_wide.v",
        "max_rss(MiB)": 6.1,
        "exec_time(ms)": 32.7,
        "elaboration_time(ms)": 31.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 32,
        "Pi": 16,
        "Po": 32,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_16bits_asr_int_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_16bits_asr_int_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "signed_16bits_asr_int_wide.v",
        "max_rss(MiB)": 7.4,
        "exec_time(ms)": 58.9,
        "elaboration_time(ms)": 37.1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 37.2,
        "Pi": 16,
        "Po": 32,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_16bits_asr_int_wide/k6_N10_40nm": {
        "test_name": "operators/signed_16bits_asr_int_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "signed_16bits_asr_int_wide.v",
        "max_rss(MiB)": 6.7,
        "exec_time(ms)": 43.5,
        "elaboration_time(ms)": 41.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 41.4,
        "Pi": 16,
        "Po": 32,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_16bits_asr_int_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_16bits_asr_int_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "signed_16bits_asr_int_wide.v",
        "max_rss(MiB)": 7.2,
        "exec_time(ms)": 58.1,
        "elaboration_time(ms)": 40,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 40.1,
        "Pi": 16,
        "Po": 32,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_16bits_asr_int_wide/no_arch": {
        "test_name": "operators/signed_16bits_asr_int_wide/no_arch",
        "verilog": "signed_16bits_asr_int_wide.v",
        "max_rss(MiB)": 6.3,
        "exec_time(ms)": 41.8,
        "elaboration_time(ms)": 40.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 41,
        "Pi": 16,
        "Po": 32,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_16bits_sl_int_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_16bits_sl_int_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "signed_16bits_sl_int_wide.v",
        "max_rss(MiB)": 7.4,
        "exec_time(ms)": 64.3,
        "elaboration_time(ms)": 43,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 43.1,
        "Pi": 16,
        "Po": 32,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_16bits_sl_int_wide/k6_N10_40nm": {
        "test_name": "operators/signed_16bits_sl_int_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "signed_16bits_sl_int_wide.v",
        "max_rss(MiB)": 6.8,
        "exec_time(ms)": 43.6,
        "elaboration_time(ms)": 41.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 41.5,
        "Pi": 16,
        "Po": 32,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_16bits_sl_int_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_16bits_sl_int_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "signed_16bits_sl_int_wide.v",
        "max_rss(MiB)": 7.3,
        "exec_time(ms)": 58.5,
        "elaboration_time(ms)": 43.1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 43.2,
        "Pi": 16,
        "Po": 32,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_16bits_sl_int_wide/no_arch": {
        "test_name": "operators/signed_16bits_sl_int_wide/no_arch",
        "verilog": "signed_16bits_sl_int_wide.v",
        "max_rss(MiB)": 6.2,
        "exec_time(ms)": 41.4,
        "elaboration_time(ms)": 40.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 40.7,
        "Pi": 16,
        "Po": 32,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_16bits_sr_int_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_16bits_sr_int_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "signed_16bits_sr_int_wide.v",
        "max_rss(MiB)": 7.4,
        "exec_time(ms)": 56.8,
        "elaboration_time(ms)": 39,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 39,
        "Pi": 16,
        "Po": 32,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_16bits_sr_int_wide/k6_N10_40nm": {
        "test_name": "operators/signed_16bits_sr_int_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "signed_16bits_sr_int_wide.v",
        "max_rss(MiB)": 6.8,
        "exec_time(ms)": 39.2,
        "elaboration_time(ms)": 37,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 37,
        "Pi": 16,
        "Po": 32,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_16bits_sr_int_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_16bits_sr_int_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "signed_16bits_sr_int_wide.v",
        "max_rss(MiB)": 7.2,
        "exec_time(ms)": 55,
        "elaboration_time(ms)": 37.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 37.9,
        "Pi": 16,
        "Po": 32,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_16bits_sr_int_wide/no_arch": {
        "test_name": "operators/signed_16bits_sr_int_wide/no_arch",
        "verilog": "signed_16bits_sr_int_wide.v",
        "max_rss(MiB)": 6.3,
        "exec_time(ms)": 37.1,
        "elaboration_time(ms)": 36.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 36.4,
        "Pi": 16,
        "Po": 32,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_1bit_asl_indexed/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_1bit_asl_indexed/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "signed_1bit_asl_indexed.v",
        "max_rss(MiB)": 7.5,
        "exec_time(ms)": 50.9,
        "elaboration_time(ms)": 36.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 36.5,
        "Po": 2,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_1bit_asl_indexed/k6_N10_40nm": {
        "test_name": "operators/signed_1bit_asl_indexed/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "signed_1bit_asl_indexed.v",
        "max_rss(MiB)": 6.7,
        "exec_time(ms)": 34.9,
        "elaboration_time(ms)": 33.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 33.4,
        "Po": 2,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_1bit_asl_indexed/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_1bit_asl_indexed/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "signed_1bit_asl_indexed.v",
        "max_rss(MiB)": 7.3,
        "exec_time(ms)": 59.2,
        "elaboration_time(ms)": 41.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 41.6,
        "Po": 2,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_1bit_asl_indexed/no_arch": {
        "test_name": "operators/signed_1bit_asl_indexed/no_arch",
        "verilog": "signed_1bit_asl_indexed.v",
        "max_rss(MiB)": 6.3,
        "exec_time(ms)": 38.8,
        "elaboration_time(ms)": 38.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 38.2,
        "Po": 2,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_1bit_asl_wire/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_1bit_asl_wire/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "signed_1bit_asl_wire.v",
        "max_rss(MiB)": 7.5,
        "exec_time(ms)": 53.6,
        "elaboration_time(ms)": 33.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 33.9,
        "Po": 1,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_1bit_asl_wire/k6_N10_40nm": {
        "test_name": "operators/signed_1bit_asl_wire/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "signed_1bit_asl_wire.v",
        "max_rss(MiB)": 6.7,
        "exec_time(ms)": 36.6,
        "elaboration_time(ms)": 34.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 34.4,
        "Po": 1,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_1bit_asl_wire/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_1bit_asl_wire/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "signed_1bit_asl_wire.v",
        "max_rss(MiB)": 7.2,
        "exec_time(ms)": 54.3,
        "elaboration_time(ms)": 34.1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 34.2,
        "Po": 1,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_1bit_asl_wire/no_arch": {
        "test_name": "operators/signed_1bit_asl_wire/no_arch",
        "verilog": "signed_1bit_asl_wire.v",
        "max_rss(MiB)": 6.2,
        "exec_time(ms)": 38,
        "elaboration_time(ms)": 37.1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 37.1,
        "Po": 1,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_1bit_asr_indexed/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_1bit_asr_indexed/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "signed_1bit_asr_indexed.v",
        "max_rss(MiB)": 7.5,
        "exec_time(ms)": 53.2,
        "elaboration_time(ms)": 34.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 34.5,
        "Po": 2,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_1bit_asr_indexed/k6_N10_40nm": {
        "test_name": "operators/signed_1bit_asr_indexed/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "signed_1bit_asr_indexed.v",
        "max_rss(MiB)": 6.8,
        "exec_time(ms)": 29.9,
        "elaboration_time(ms)": 27.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 27.9,
        "Po": 2,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_1bit_asr_indexed/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_1bit_asr_indexed/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "signed_1bit_asr_indexed.v",
        "max_rss(MiB)": 7.3,
        "exec_time(ms)": 51.2,
        "elaboration_time(ms)": 34,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 34,
        "Po": 2,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_1bit_asr_indexed/no_arch": {
        "test_name": "operators/signed_1bit_asr_indexed/no_arch",
        "verilog": "signed_1bit_asr_indexed.v",
        "max_rss(MiB)": 6.2,
        "exec_time(ms)": 35.2,
        "elaboration_time(ms)": 34.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 34.3,
        "Po": 2,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_1bit_asr_wire/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_1bit_asr_wire/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "signed_1bit_asr_wire.v",
        "max_rss(MiB)": 7.4,
        "exec_time(ms)": 45.8,
        "elaboration_time(ms)": 27.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 27.4,
        "Pi": 1,
        "Po": 1,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_1bit_asr_wire/k6_N10_40nm": {
        "test_name": "operators/signed_1bit_asr_wire/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "signed_1bit_asr_wire.v",
        "max_rss(MiB)": 6.8,
        "exec_time(ms)": 45.5,
        "elaboration_time(ms)": 42.8,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 42.8,
        "Pi": 1,
        "Po": 1,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_1bit_asr_wire/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_1bit_asr_wire/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "signed_1bit_asr_wire.v",
        "max_rss(MiB)": 7.3,
        "exec_time(ms)": 56.2,
        "elaboration_time(ms)": 38.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 39,
        "Pi": 1,
        "Po": 1,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_1bit_asr_wire/no_arch": {
        "test_name": "operators/signed_1bit_asr_wire/no_arch",
        "verilog": "signed_1bit_asr_wire.v",
        "max_rss(MiB)": 6.3,
        "exec_time(ms)": 27.5,
        "elaboration_time(ms)": 26.8,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 26.8,
        "Pi": 1,
        "Po": 1,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_1bit_sl_indexed/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_1bit_sl_indexed/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "signed_1bit_sl_indexed.v",
        "max_rss(MiB)": 7.3,
        "exec_time(ms)": 52.5,
        "elaboration_time(ms)": 34,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 34,
        "Po": 2,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_1bit_sl_indexed/k6_N10_40nm": {
        "test_name": "operators/signed_1bit_sl_indexed/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "signed_1bit_sl_indexed.v",
        "max_rss(MiB)": 6.7,
        "exec_time(ms)": 32.7,
        "elaboration_time(ms)": 30.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 30.6,
        "Po": 2,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_1bit_sl_indexed/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_1bit_sl_indexed/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "signed_1bit_sl_indexed.v",
        "max_rss(MiB)": 7.3,
        "exec_time(ms)": 52.3,
        "elaboration_time(ms)": 33.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 33.7,
        "Po": 2,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_1bit_sl_indexed/no_arch": {
        "test_name": "operators/signed_1bit_sl_indexed/no_arch",
        "verilog": "signed_1bit_sl_indexed.v",
        "max_rss(MiB)": 6.3,
        "exec_time(ms)": 35,
        "elaboration_time(ms)": 34.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 34.3,
        "Po": 2,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_1bit_sl_wire/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_1bit_sl_wire/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "signed_1bit_sl_wire.v",
        "max_rss(MiB)": 7.4,
        "exec_time(ms)": 53.1,
        "elaboration_time(ms)": 34.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 34.7,
        "Po": 1,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_1bit_sl_wire/k6_N10_40nm": {
        "test_name": "operators/signed_1bit_sl_wire/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "signed_1bit_sl_wire.v",
        "max_rss(MiB)": 6.7,
        "exec_time(ms)": 42.8,
        "elaboration_time(ms)": 40.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 40.7,
        "Po": 1,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_1bit_sl_wire/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_1bit_sl_wire/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "signed_1bit_sl_wire.v",
        "max_rss(MiB)": 7.3,
        "exec_time(ms)": 55.6,
        "elaboration_time(ms)": 38.8,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 38.8,
        "Po": 1,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_1bit_sl_wire/no_arch": {
        "test_name": "operators/signed_1bit_sl_wire/no_arch",
        "verilog": "signed_1bit_sl_wire.v",
        "max_rss(MiB)": 6.1,
        "exec_time(ms)": 35.8,
        "elaboration_time(ms)": 35.1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 35.1,
        "Po": 1,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_1bit_sr_indexed/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_1bit_sr_indexed/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "signed_1bit_sr_indexed.v",
        "max_rss(MiB)": 7.4,
        "exec_time(ms)": 52.4,
        "elaboration_time(ms)": 33.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 33.7,
        "Po": 2,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_1bit_sr_indexed/k6_N10_40nm": {
        "test_name": "operators/signed_1bit_sr_indexed/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "signed_1bit_sr_indexed.v",
        "max_rss(MiB)": 6.7,
        "exec_time(ms)": 36.5,
        "elaboration_time(ms)": 34.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 34.4,
        "Po": 2,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_1bit_sr_indexed/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_1bit_sr_indexed/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "signed_1bit_sr_indexed.v",
        "max_rss(MiB)": 7.3,
        "exec_time(ms)": 50.9,
        "elaboration_time(ms)": 33.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 33.2,
        "Po": 2,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_1bit_sr_indexed/no_arch": {
        "test_name": "operators/signed_1bit_sr_indexed/no_arch",
        "verilog": "signed_1bit_sr_indexed.v",
        "max_rss(MiB)": 6.2,
        "exec_time(ms)": 31.4,
        "elaboration_time(ms)": 30.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 30.6,
        "Po": 2,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_1bit_sr_wire/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_1bit_sr_wire/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "signed_1bit_sr_wire.v",
        "max_rss(MiB)": 7.5,
        "exec_time(ms)": 52.4,
        "elaboration_time(ms)": 33.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 33.5,
        "Po": 1,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_1bit_sr_wire/k6_N10_40nm": {
        "test_name": "operators/signed_1bit_sr_wire/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "signed_1bit_sr_wire.v",
        "max_rss(MiB)": 6.8,
        "exec_time(ms)": 31.7,
        "elaboration_time(ms)": 29.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 29.6,
        "Po": 1,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_1bit_sr_wire/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_1bit_sr_wire/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "signed_1bit_sr_wire.v",
        "max_rss(MiB)": 7.4,
        "exec_time(ms)": 54.6,
        "elaboration_time(ms)": 37,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 37,
        "Po": 1,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_1bit_sr_wire/no_arch": {
        "test_name": "operators/signed_1bit_sr_wire/no_arch",
        "verilog": "signed_1bit_sr_wire.v",
        "max_rss(MiB)": 6.1,
        "exec_time(ms)": 36.3,
        "elaboration_time(ms)": 35.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 35.6,
        "Po": 1,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_2bits_asl_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_2bits_asl_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "signed_2bits_asl_wide.v",
        "max_rss(MiB)": 7.4,
        "exec_time(ms)": 52.3,
        "elaboration_time(ms)": 33.8,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 33.9,
        "Pi": 1,
        "Po": 3,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_2bits_asl_wide/k6_N10_40nm": {
        "test_name": "operators/signed_2bits_asl_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "signed_2bits_asl_wide.v",
        "max_rss(MiB)": 6.8,
        "exec_time(ms)": 46,
        "elaboration_time(ms)": 43.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 43.8,
        "Pi": 1,
        "Po": 3,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_2bits_asl_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_2bits_asl_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "signed_2bits_asl_wide.v",
        "max_rss(MiB)": 7.3,
        "exec_time(ms)": 55.7,
        "elaboration_time(ms)": 39.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 39.7,
        "Pi": 1,
        "Po": 3,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_2bits_asl_wide/no_arch": {
        "test_name": "operators/signed_2bits_asl_wide/no_arch",
        "verilog": "signed_2bits_asl_wide.v",
        "max_rss(MiB)": 6.2,
        "exec_time(ms)": 30.3,
        "elaboration_time(ms)": 29.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 29.6,
        "Pi": 1,
        "Po": 3,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_2bits_asr_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_2bits_asr_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "signed_2bits_asr_wide.v",
        "max_rss(MiB)": 7.4,
        "exec_time(ms)": 54.4,
        "elaboration_time(ms)": 36,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 36,
        "Pi": 1,
        "Po": 3,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_2bits_asr_wide/k6_N10_40nm": {
        "test_name": "operators/signed_2bits_asr_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "signed_2bits_asr_wide.v",
        "max_rss(MiB)": 6.7,
        "exec_time(ms)": 31.6,
        "elaboration_time(ms)": 29.8,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 29.8,
        "Pi": 1,
        "Po": 3,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_2bits_asr_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_2bits_asr_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "signed_2bits_asr_wide.v",
        "max_rss(MiB)": 7.3,
        "exec_time(ms)": 55,
        "elaboration_time(ms)": 37.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 37.6,
        "Pi": 1,
        "Po": 3,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_2bits_asr_wide/no_arch": {
        "test_name": "operators/signed_2bits_asr_wide/no_arch",
        "verilog": "signed_2bits_asr_wide.v",
        "max_rss(MiB)": 6.2,
        "exec_time(ms)": 40.7,
        "elaboration_time(ms)": 39.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 40,
        "Pi": 1,
        "Po": 3,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_2bits_sl_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_2bits_sl_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "signed_2bits_sl_wide.v",
        "max_rss(MiB)": 7.3,
        "exec_time(ms)": 54.7,
        "elaboration_time(ms)": 35.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 35.3,
        "Pi": 1,
        "Po": 3,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_2bits_sl_wide/k6_N10_40nm": {
        "test_name": "operators/signed_2bits_sl_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "signed_2bits_sl_wide.v",
        "max_rss(MiB)": 6.7,
        "exec_time(ms)": 39.5,
        "elaboration_time(ms)": 37.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 37.5,
        "Pi": 1,
        "Po": 3,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_2bits_sl_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_2bits_sl_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "signed_2bits_sl_wide.v",
        "max_rss(MiB)": 7.3,
        "exec_time(ms)": 60.1,
        "elaboration_time(ms)": 42.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 42.7,
        "Pi": 1,
        "Po": 3,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_2bits_sl_wide/no_arch": {
        "test_name": "operators/signed_2bits_sl_wide/no_arch",
        "verilog": "signed_2bits_sl_wide.v",
        "max_rss(MiB)": 6.2,
        "exec_time(ms)": 37.2,
        "elaboration_time(ms)": 36.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 36.5,
        "Pi": 1,
        "Po": 3,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_2bits_sr_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_2bits_sr_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "signed_2bits_sr_wide.v",
        "max_rss(MiB)": 7.4,
        "exec_time(ms)": 52.2,
        "elaboration_time(ms)": 33.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 33.6,
        "Pi": 1,
        "Po": 3,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_2bits_sr_wide/k6_N10_40nm": {
        "test_name": "operators/signed_2bits_sr_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "signed_2bits_sr_wide.v",
        "max_rss(MiB)": 6.7,
        "exec_time(ms)": 37.1,
        "elaboration_time(ms)": 35,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 35,
        "Pi": 1,
        "Po": 3,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_2bits_sr_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_2bits_sr_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "signed_2bits_sr_wide.v",
        "max_rss(MiB)": 7.3,
        "exec_time(ms)": 42.4,
        "elaboration_time(ms)": 28.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 28.4,
        "Pi": 1,
        "Po": 3,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_2bits_sr_wide/no_arch": {
        "test_name": "operators/signed_2bits_sr_wide/no_arch",
        "verilog": "signed_2bits_sr_wide.v",
        "max_rss(MiB)": 6.3,
        "exec_time(ms)": 29.2,
        "elaboration_time(ms)": 28.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 28.4,
        "Pi": 1,
        "Po": 3,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_64bits_asl_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_64bits_asl_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "signed_64bits_asl_ultra_wide.v",
        "max_rss(MiB)": 7.5,
        "exec_time(ms)": 57.7,
        "elaboration_time(ms)": 38.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 38.3,
        "Pi": 1,
        "Po": 65,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_64bits_asl_ultra_wide/k6_N10_40nm": {
        "test_name": "operators/signed_64bits_asl_ultra_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "signed_64bits_asl_ultra_wide.v",
        "max_rss(MiB)": 7,
        "exec_time(ms)": 46.6,
        "elaboration_time(ms)": 44.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 44.4,
        "Pi": 1,
        "Po": 65,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_64bits_asl_ultra_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_64bits_asl_ultra_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "signed_64bits_asl_ultra_wide.v",
        "max_rss(MiB)": 7.2,
        "exec_time(ms)": 56.4,
        "elaboration_time(ms)": 36.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 36.4,
        "Pi": 1,
        "Po": 65,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_64bits_asl_ultra_wide/no_arch": {
        "test_name": "operators/signed_64bits_asl_ultra_wide/no_arch",
        "verilog": "signed_64bits_asl_ultra_wide.v",
        "max_rss(MiB)": 6.5,
        "exec_time(ms)": 40.8,
        "elaboration_time(ms)": 40,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 40.1,
        "Pi": 1,
        "Po": 65,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_64bits_asr_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_64bits_asr_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "signed_64bits_asr_ultra_wide.v",
        "max_rss(MiB)": 7.5,
        "exec_time(ms)": 52.3,
        "elaboration_time(ms)": 33.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 33.6,
        "Pi": 1,
        "Po": 65,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_64bits_asr_ultra_wide/k6_N10_40nm": {
        "test_name": "operators/signed_64bits_asr_ultra_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "signed_64bits_asr_ultra_wide.v",
        "max_rss(MiB)": 7.1,
        "exec_time(ms)": 41.4,
        "elaboration_time(ms)": 39.1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 39.2,
        "Pi": 1,
        "Po": 65,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_64bits_asr_ultra_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_64bits_asr_ultra_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "signed_64bits_asr_ultra_wide.v",
        "max_rss(MiB)": 7.2,
        "exec_time(ms)": 54.1,
        "elaboration_time(ms)": 35.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 35.6,
        "Pi": 1,
        "Po": 65,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_64bits_asr_ultra_wide/no_arch": {
        "test_name": "operators/signed_64bits_asr_ultra_wide/no_arch",
        "verilog": "signed_64bits_asr_ultra_wide.v",
        "max_rss(MiB)": 6.5,
        "exec_time(ms)": 30.2,
        "elaboration_time(ms)": 29.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 29.5,
        "Pi": 1,
        "Po": 65,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_64bits_sl_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_64bits_sl_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "signed_64bits_sl_ultra_wide.v",
        "max_rss(MiB)": 7.5,
        "exec_time(ms)": 56.2,
        "elaboration_time(ms)": 38.8,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 38.9,
        "Pi": 1,
        "Po": 65,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_64bits_sl_ultra_wide/k6_N10_40nm": {
        "test_name": "operators/signed_64bits_sl_ultra_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "signed_64bits_sl_ultra_wide.v",
        "max_rss(MiB)": 7.1,
        "exec_time(ms)": 48.7,
        "elaboration_time(ms)": 46.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 46.6,
        "Pi": 1,
        "Po": 65,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_64bits_sl_ultra_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_64bits_sl_ultra_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "signed_64bits_sl_ultra_wide.v",
        "max_rss(MiB)": 7.3,
        "exec_time(ms)": 47.8,
        "elaboration_time(ms)": 32.1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 32.2,
        "Pi": 1,
        "Po": 65,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_64bits_sl_ultra_wide/no_arch": {
        "test_name": "operators/signed_64bits_sl_ultra_wide/no_arch",
        "verilog": "signed_64bits_sl_ultra_wide.v",
        "max_rss(MiB)": 6.5,
        "exec_time(ms)": 42.3,
        "elaboration_time(ms)": 41.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 41.6,
        "Pi": 1,
        "Po": 65,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_64bits_sr_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_64bits_sr_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "signed_64bits_sr_ultra_wide.v",
        "max_rss(MiB)": 7.3,
        "exec_time(ms)": 61.5,
        "elaboration_time(ms)": 42.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 42.8,
        "Pi": 1,
        "Po": 65,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_64bits_sr_ultra_wide/k6_N10_40nm": {
        "test_name": "operators/signed_64bits_sr_ultra_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "signed_64bits_sr_ultra_wide.v",
        "max_rss(MiB)": 7,
        "exec_time(ms)": 59.6,
        "elaboration_time(ms)": 51.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 5.7,
        "synthesis_time(ms)": 57.3,
        "Pi": 1,
        "Po": 65,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_64bits_sr_ultra_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_64bits_sr_ultra_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "signed_64bits_sr_ultra_wide.v",
        "max_rss(MiB)": 7.4,
        "exec_time(ms)": 62.8,
        "elaboration_time(ms)": 42.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 42.8,
        "Pi": 1,
        "Po": 65,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_64bits_sr_ultra_wide/no_arch": {
        "test_name": "operators/signed_64bits_sr_ultra_wide/no_arch",
        "verilog": "signed_64bits_sr_ultra_wide.v",
        "max_rss(MiB)": 6.4,
        "exec_time(ms)": 47,
        "elaboration_time(ms)": 46.1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.2,
        "synthesis_time(ms)": 46.3,
        "Pi": 1,
        "Po": 65,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_to_unsigned/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_to_unsigned/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "signed_to_unsigned.v",
        "max_rss(MiB)": 7.6,
        "exec_time(ms)": 59.5,
        "elaboration_time(ms)": 40.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 41,
        "Po": 128,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_to_unsigned/k6_N10_40nm": {
        "test_name": "operators/signed_to_unsigned/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "signed_to_unsigned.v",
        "max_rss(MiB)": 7.1,
        "exec_time(ms)": 47.9,
        "elaboration_time(ms)": 45.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 45.9,
        "Po": 128,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_to_unsigned/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_to_unsigned/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "signed_to_unsigned.v",
        "max_rss(MiB)": 7.5,
        "exec_time(ms)": 83.1,
        "elaboration_time(ms)": 62.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 63.1,
        "Po": 128,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_to_unsigned/no_arch": {
        "test_name": "operators/signed_to_unsigned/no_arch",
        "verilog": "signed_to_unsigned.v",
        "max_rss(MiB)": 6.4,
        "exec_time(ms)": 49.1,
        "elaboration_time(ms)": 48.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 48.3,
        "Po": 128,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_variable_asl_indexed/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_variable_asl_indexed/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "signed_variable_asl_indexed.v",
        "max_rss(MiB)": 11.1,
        "exec_time(ms)": 57.4,
        "elaboration_time(ms)": 38.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 38.9,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/signed_variable_asl_indexed/k6_N10_40nm": {
        "test_name": "operators/signed_variable_asl_indexed/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "signed_variable_asl_indexed.v",
        "max_rss(MiB)": 10.6,
        "exec_time(ms)": 50.3,
        "elaboration_time(ms)": 48,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 48.1,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/signed_variable_asl_indexed/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_variable_asl_indexed/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "signed_variable_asl_indexed.v",
        "max_rss(MiB)": 11.1,
        "exec_time(ms)": 50.6,
        "elaboration_time(ms)": 33.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 33.5,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/signed_variable_asl_indexed/no_arch": {
        "test_name": "operators/signed_variable_asl_indexed/no_arch",
        "verilog": "signed_variable_asl_indexed.v",
        "max_rss(MiB)": 10.1,
        "exec_time(ms)": 50.5,
        "elaboration_time(ms)": 49.8,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 49.8,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/signed_variable_asl_int_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_variable_asl_int_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "signed_variable_asl_int_wide.v",
        "max_rss(MiB)": 11.7,
        "exec_time(ms)": 68.4,
        "elaboration_time(ms)": 43.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 4.1,
        "synthesis_time(ms)": 47.9,
        "Pi": 37,
        "Po": 32,
        "logic element": 1024,
        "generic logic size": 4,
        "Longest Path": 34,
        "Average Path": 4,
        "Estimated LUTs": 1024,
        "Total Node": 1024
    },
    "operators/signed_variable_asl_int_wide/k6_N10_40nm": {
        "test_name": "operators/signed_variable_asl_int_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "signed_variable_asl_int_wide.v",
        "max_rss(MiB)": 11.4,
        "exec_time(ms)": 46.4,
        "elaboration_time(ms)": 39.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 4,
        "synthesis_time(ms)": 43.4,
        "Pi": 37,
        "Po": 32,
        "logic element": 1024,
        "generic logic size": 6,
        "Longest Path": 34,
        "Average Path": 4,
        "Estimated LUTs": 1024,
        "Total Node": 1024
    },
    "operators/signed_variable_asl_int_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_variable_asl_int_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "signed_variable_asl_int_wide.v",
        "max_rss(MiB)": 11.6,
        "exec_time(ms)": 58.8,
        "elaboration_time(ms)": 37.8,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 4.4,
        "synthesis_time(ms)": 42.2,
        "Pi": 37,
        "Po": 32,
        "logic element": 1024,
        "generic logic size": 6,
        "Longest Path": 34,
        "Average Path": 4,
        "Estimated LUTs": 1024,
        "Total Node": 1024
    },
    "operators/signed_variable_asl_int_wide/no_arch": {
        "test_name": "operators/signed_variable_asl_int_wide/no_arch",
        "verilog": "signed_variable_asl_int_wide.v",
        "max_rss(MiB)": 11,
        "exec_time(ms)": 47.3,
        "elaboration_time(ms)": 40.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 4.4,
        "synthesis_time(ms)": 44.9,
        "Pi": 37,
        "Po": 32,
        "logic element": 1024,
        "Longest Path": 34,
        "Average Path": 4,
        "Estimated LUTs": 1024,
        "Total Node": 1024
    },
    "operators/signed_variable_asl_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_variable_asl_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "signed_variable_asl_ultra_wide.v",
        "warnings": [
            "[NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
            "[NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]"
        ],
        "max_rss(MiB)": 16.4,
        "exec_time(ms)": 110.8,
        "elaboration_time(ms)": 60.8,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 20.6,
        "synthesis_time(ms)": 81.4,
        "Pi": 72,
        "Po": 65,
        "logic element": 4225,
        "generic logic size": 4,
        "Longest Path": 67,
        "Average Path": 5,
        "Estimated LUTs": 4225,
        "Total Node": 4225
    },
    "operators/signed_variable_asl_ultra_wide/k6_N10_40nm": {
        "test_name": "operators/signed_variable_asl_ultra_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "signed_variable_asl_ultra_wide.v",
        "warnings": [
            "[NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
            "[NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]"
        ],
        "max_rss(MiB)": 15.9,
        "exec_time(ms)": 69.8,
        "elaboration_time(ms)": 41,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 18.2,
        "synthesis_time(ms)": 59.3,
        "Pi": 72,
        "Po": 65,
        "logic element": 4225,
        "generic logic size": 6,
        "Longest Path": 67,
        "Average Path": 5,
        "Estimated LUTs": 4225,
        "Total Node": 4225
    },
    "operators/signed_variable_asl_ultra_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_variable_asl_ultra_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "signed_variable_asl_ultra_wide.v",
        "warnings": [
            "[NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
            "[NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]"
        ],
        "max_rss(MiB)": 16.3,
        "exec_time(ms)": 94.6,
        "elaboration_time(ms)": 49.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 19.7,
        "synthesis_time(ms)": 69.3,
        "Pi": 72,
        "Po": 65,
        "logic element": 4225,
        "generic logic size": 6,
        "Longest Path": 67,
        "Average Path": 5,
        "Estimated LUTs": 4225,
        "Total Node": 4225
    },
    "operators/signed_variable_asl_ultra_wide/no_arch": {
        "test_name": "operators/signed_variable_asl_ultra_wide/no_arch",
        "verilog": "signed_variable_asl_ultra_wide.v",
        "warnings": [
            "[NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
            "[NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]"
        ],
        "max_rss(MiB)": 15.5,
        "exec_time(ms)": 85,
        "elaboration_time(ms)": 49.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 24.8,
        "synthesis_time(ms)": 74.2,
        "Pi": 72,
        "Po": 65,
        "logic element": 4225,
        "Longest Path": 67,
        "Average Path": 5,
        "Estimated LUTs": 4225,
        "Total Node": 4225
    },
    "operators/signed_variable_asl_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_variable_asl_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "signed_variable_asl_wide.v",
        "max_rss(MiB)": 11.1,
        "exec_time(ms)": 54.5,
        "elaboration_time(ms)": 37.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 37.7,
        "Pi": 5,
        "Po": 3,
        "logic element": 9,
        "generic logic size": 4,
        "Longest Path": 5,
        "Average Path": 3,
        "Estimated LUTs": 9,
        "Total Node": 9
    },
    "operators/signed_variable_asl_wide/k6_N10_40nm": {
        "test_name": "operators/signed_variable_asl_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "signed_variable_asl_wide.v",
        "max_rss(MiB)": 10.4,
        "exec_time(ms)": 38.2,
        "elaboration_time(ms)": 36.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 36.4,
        "Pi": 5,
        "Po": 3,
        "logic element": 9,
        "generic logic size": 6,
        "Longest Path": 5,
        "Average Path": 3,
        "Estimated LUTs": 9,
        "Total Node": 9
    },
    "operators/signed_variable_asl_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_variable_asl_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "signed_variable_asl_wide.v",
        "max_rss(MiB)": 11,
        "exec_time(ms)": 51.9,
        "elaboration_time(ms)": 33.8,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 33.9,
        "Pi": 5,
        "Po": 3,
        "logic element": 9,
        "generic logic size": 6,
        "Longest Path": 5,
        "Average Path": 3,
        "Estimated LUTs": 9,
        "Total Node": 9
    },
    "operators/signed_variable_asl_wide/no_arch": {
        "test_name": "operators/signed_variable_asl_wide/no_arch",
        "verilog": "signed_variable_asl_wide.v",
        "max_rss(MiB)": 10.1,
        "exec_time(ms)": 36.4,
        "elaboration_time(ms)": 35.8,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 35.8,
        "Pi": 5,
        "Po": 3,
        "logic element": 9,
        "Longest Path": 5,
        "Average Path": 3,
        "Estimated LUTs": 9,
        "Total Node": 9
    },
    "operators/signed_variable_asl_wire/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_variable_asl_wire/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "signed_variable_asl_wire.v",
        "max_rss(MiB)": 11.2,
        "exec_time(ms)": 64.7,
        "elaboration_time(ms)": 48.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 48.2,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/signed_variable_asl_wire/k6_N10_40nm": {
        "test_name": "operators/signed_variable_asl_wire/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "signed_variable_asl_wire.v",
        "max_rss(MiB)": 10.6,
        "exec_time(ms)": 39,
        "elaboration_time(ms)": 36.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 36.9,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/signed_variable_asl_wire/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_variable_asl_wire/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "signed_variable_asl_wire.v",
        "max_rss(MiB)": 11.1,
        "exec_time(ms)": 53.6,
        "elaboration_time(ms)": 38.1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 38.1,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/signed_variable_asl_wire/no_arch": {
        "test_name": "operators/signed_variable_asl_wire/no_arch",
        "verilog": "signed_variable_asl_wire.v",
        "max_rss(MiB)": 10.1,
        "exec_time(ms)": 40.1,
        "elaboration_time(ms)": 39.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 39.4,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/signed_variable_asr_indexed/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_variable_asr_indexed/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "signed_variable_asr_indexed.v",
        "max_rss(MiB)": 11.1,
        "exec_time(ms)": 57.2,
        "elaboration_time(ms)": 38.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 38.6,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/signed_variable_asr_indexed/k6_N10_40nm": {
        "test_name": "operators/signed_variable_asr_indexed/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "signed_variable_asr_indexed.v",
        "max_rss(MiB)": 10.5,
        "exec_time(ms)": 36.6,
        "elaboration_time(ms)": 34.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 35,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/signed_variable_asr_indexed/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_variable_asr_indexed/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "signed_variable_asr_indexed.v",
        "max_rss(MiB)": 11,
        "exec_time(ms)": 65,
        "elaboration_time(ms)": 46,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 46.1,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/signed_variable_asr_indexed/no_arch": {
        "test_name": "operators/signed_variable_asr_indexed/no_arch",
        "verilog": "signed_variable_asr_indexed.v",
        "max_rss(MiB)": 10.1,
        "exec_time(ms)": 49.8,
        "elaboration_time(ms)": 48.8,
        "optimization_time(ms)": 0.2,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 49,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/signed_variable_asr_int_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_variable_asr_int_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "signed_variable_asr_int_wide.v",
        "max_rss(MiB)": 11.7,
        "exec_time(ms)": 70.3,
        "elaboration_time(ms)": 43.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 5,
        "synthesis_time(ms)": 48.7,
        "Pi": 37,
        "Po": 32,
        "logic element": 1024,
        "generic logic size": 4,
        "Longest Path": 34,
        "Average Path": 5,
        "Estimated LUTs": 1024,
        "Total Node": 1024
    },
    "operators/signed_variable_asr_int_wide/k6_N10_40nm": {
        "test_name": "operators/signed_variable_asr_int_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "signed_variable_asr_int_wide.v",
        "max_rss(MiB)": 11.2,
        "exec_time(ms)": 45.2,
        "elaboration_time(ms)": 35.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 6,
        "synthesis_time(ms)": 41.2,
        "Pi": 37,
        "Po": 32,
        "logic element": 1024,
        "generic logic size": 6,
        "Longest Path": 34,
        "Average Path": 5,
        "Estimated LUTs": 1024,
        "Total Node": 1024
    },
    "operators/signed_variable_asr_int_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_variable_asr_int_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "signed_variable_asr_int_wide.v",
        "max_rss(MiB)": 11.7,
        "exec_time(ms)": 74.1,
        "elaboration_time(ms)": 48.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 4.3,
        "synthesis_time(ms)": 52.9,
        "Pi": 37,
        "Po": 32,
        "logic element": 1024,
        "generic logic size": 6,
        "Longest Path": 34,
        "Average Path": 5,
        "Estimated LUTs": 1024,
        "Total Node": 1024
    },
    "operators/signed_variable_asr_int_wide/no_arch": {
        "test_name": "operators/signed_variable_asr_int_wide/no_arch",
        "verilog": "signed_variable_asr_int_wide.v",
        "max_rss(MiB)": 10.7,
        "exec_time(ms)": 47.7,
        "elaboration_time(ms)": 40.8,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 4.6,
        "synthesis_time(ms)": 45.4,
        "Pi": 37,
        "Po": 32,
        "logic element": 1024,
        "Longest Path": 34,
        "Average Path": 5,
        "Estimated LUTs": 1024,
        "Total Node": 1024
    },
    "operators/signed_variable_asr_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_variable_asr_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "signed_variable_asr_ultra_wide.v",
        "warnings": [
            "[NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
            "[NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]"
        ],
        "max_rss(MiB)": 16.4,
        "exec_time(ms)": 106.8,
        "elaboration_time(ms)": 57.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 20.7,
        "synthesis_time(ms)": 78,
        "Pi": 72,
        "Po": 65,
        "logic element": 4225,
        "generic logic size": 4,
        "Longest Path": 67,
        "Average Path": 5,
        "Estimated LUTs": 4225,
        "Total Node": 4225
    },
    "operators/signed_variable_asr_ultra_wide/k6_N10_40nm": {
        "test_name": "operators/signed_variable_asr_ultra_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "signed_variable_asr_ultra_wide.v",
        "warnings": [
            "[NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
            "[NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]"
        ],
        "max_rss(MiB)": 15.9,
        "exec_time(ms)": 73.9,
        "elaboration_time(ms)": 45.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 19.5,
        "synthesis_time(ms)": 65.2,
        "Pi": 72,
        "Po": 65,
        "logic element": 4225,
        "generic logic size": 6,
        "Longest Path": 67,
        "Average Path": 5,
        "Estimated LUTs": 4225,
        "Total Node": 4225
    },
    "operators/signed_variable_asr_ultra_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_variable_asr_ultra_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "signed_variable_asr_ultra_wide.v",
        "warnings": [
            "[NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
            "[NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]"
        ],
        "max_rss(MiB)": 16.2,
        "exec_time(ms)": 131.5,
        "elaboration_time(ms)": 77.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 22.2,
        "synthesis_time(ms)": 99.5,
        "Pi": 72,
        "Po": 65,
        "logic element": 4225,
        "generic logic size": 6,
        "Longest Path": 67,
        "Average Path": 5,
        "Estimated LUTs": 4225,
        "Total Node": 4225
    },
    "operators/signed_variable_asr_ultra_wide/no_arch": {
        "test_name": "operators/signed_variable_asr_ultra_wide/no_arch",
        "verilog": "signed_variable_asr_ultra_wide.v",
        "warnings": [
            "[NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
            "[NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]"
        ],
        "max_rss(MiB)": 15.5,
        "exec_time(ms)": 82.3,
        "elaboration_time(ms)": 50.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 21.7,
        "synthesis_time(ms)": 72.2,
        "Pi": 72,
        "Po": 65,
        "logic element": 4225,
        "Longest Path": 67,
        "Average Path": 5,
        "Estimated LUTs": 4225,
        "Total Node": 4225
    },
    "operators/signed_variable_asr_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_variable_asr_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "signed_variable_asr_wide.v",
        "max_rss(MiB)": 11.2,
        "exec_time(ms)": 62.4,
        "elaboration_time(ms)": 43.8,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 43.9,
        "Pi": 5,
        "Po": 3,
        "logic element": 9,
        "generic logic size": 4,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 9,
        "Total Node": 9
    },
    "operators/signed_variable_asr_wide/k6_N10_40nm": {
        "test_name": "operators/signed_variable_asr_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "signed_variable_asr_wide.v",
        "max_rss(MiB)": 10.5,
        "exec_time(ms)": 50.6,
        "elaboration_time(ms)": 48.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 49,
        "Pi": 5,
        "Po": 3,
        "logic element": 9,
        "generic logic size": 6,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 9,
        "Total Node": 9
    },
    "operators/signed_variable_asr_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_variable_asr_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "signed_variable_asr_wide.v",
        "max_rss(MiB)": 11.1,
        "exec_time(ms)": 55,
        "elaboration_time(ms)": 39.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 39.7,
        "Pi": 5,
        "Po": 3,
        "logic element": 9,
        "generic logic size": 6,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 9,
        "Total Node": 9
    },
    "operators/signed_variable_asr_wide/no_arch": {
        "test_name": "operators/signed_variable_asr_wide/no_arch",
        "verilog": "signed_variable_asr_wide.v",
        "max_rss(MiB)": 10.1,
        "exec_time(ms)": 44.4,
        "elaboration_time(ms)": 42.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 42.5,
        "Pi": 5,
        "Po": 3,
        "logic element": 9,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 9,
        "Total Node": 9
    },
    "operators/signed_variable_asr_wire/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_variable_asr_wire/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "signed_variable_asr_wire.v",
        "max_rss(MiB)": 11.2,
        "exec_time(ms)": 63.5,
        "elaboration_time(ms)": 43.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 43.4,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/signed_variable_asr_wire/k6_N10_40nm": {
        "test_name": "operators/signed_variable_asr_wire/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "signed_variable_asr_wire.v",
        "max_rss(MiB)": 10.5,
        "exec_time(ms)": 54.1,
        "elaboration_time(ms)": 52,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 52,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/signed_variable_asr_wire/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_variable_asr_wire/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "signed_variable_asr_wire.v",
        "max_rss(MiB)": 11.2,
        "exec_time(ms)": 62,
        "elaboration_time(ms)": 47.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 47.2,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/signed_variable_asr_wire/no_arch": {
        "test_name": "operators/signed_variable_asr_wire/no_arch",
        "verilog": "signed_variable_asr_wire.v",
        "max_rss(MiB)": 10.1,
        "exec_time(ms)": 38.5,
        "elaboration_time(ms)": 37.8,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 37.8,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/signed_variable_sl_indexed/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_variable_sl_indexed/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "signed_variable_sl_indexed.v",
        "max_rss(MiB)": 11.2,
        "exec_time(ms)": 56.4,
        "elaboration_time(ms)": 35.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 35.8,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/signed_variable_sl_indexed/k6_N10_40nm": {
        "test_name": "operators/signed_variable_sl_indexed/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "signed_variable_sl_indexed.v",
        "max_rss(MiB)": 10.6,
        "exec_time(ms)": 37.9,
        "elaboration_time(ms)": 35.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 35.6,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/signed_variable_sl_indexed/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_variable_sl_indexed/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "signed_variable_sl_indexed.v",
        "max_rss(MiB)": 11.1,
        "exec_time(ms)": 69.4,
        "elaboration_time(ms)": 51.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 51.5,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/signed_variable_sl_indexed/no_arch": {
        "test_name": "operators/signed_variable_sl_indexed/no_arch",
        "verilog": "signed_variable_sl_indexed.v",
        "max_rss(MiB)": 10.1,
        "exec_time(ms)": 45.1,
        "elaboration_time(ms)": 44.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 44.4,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/signed_variable_sl_int_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_variable_sl_int_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "signed_variable_sl_int_wide.v",
        "max_rss(MiB)": 11.6,
        "exec_time(ms)": 74.4,
        "elaboration_time(ms)": 50,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 4.3,
        "synthesis_time(ms)": 54.3,
        "Pi": 37,
        "Po": 32,
        "logic element": 1024,
        "generic logic size": 4,
        "Longest Path": 34,
        "Average Path": 4,
        "Estimated LUTs": 1024,
        "Total Node": 1024
    },
    "operators/signed_variable_sl_int_wide/k6_N10_40nm": {
        "test_name": "operators/signed_variable_sl_int_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "signed_variable_sl_int_wide.v",
        "max_rss(MiB)": 11.1,
        "exec_time(ms)": 55.7,
        "elaboration_time(ms)": 48.1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 4.1,
        "synthesis_time(ms)": 52.3,
        "Pi": 37,
        "Po": 32,
        "logic element": 1024,
        "generic logic size": 6,
        "Longest Path": 34,
        "Average Path": 4,
        "Estimated LUTs": 1024,
        "Total Node": 1024
    },
    "operators/signed_variable_sl_int_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_variable_sl_int_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "signed_variable_sl_int_wide.v",
        "max_rss(MiB)": 11.5,
        "exec_time(ms)": 83.1,
        "elaboration_time(ms)": 58.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 4.5,
        "synthesis_time(ms)": 63.2,
        "Pi": 37,
        "Po": 32,
        "logic element": 1024,
        "generic logic size": 6,
        "Longest Path": 34,
        "Average Path": 4,
        "Estimated LUTs": 1024,
        "Total Node": 1024
    },
    "operators/signed_variable_sl_int_wide/no_arch": {
        "test_name": "operators/signed_variable_sl_int_wide/no_arch",
        "verilog": "signed_variable_sl_int_wide.v",
        "max_rss(MiB)": 10.7,
        "exec_time(ms)": 53.7,
        "elaboration_time(ms)": 47.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 4.4,
        "synthesis_time(ms)": 51.7,
        "Pi": 37,
        "Po": 32,
        "logic element": 1024,
        "Longest Path": 34,
        "Average Path": 4,
        "Estimated LUTs": 1024,
        "Total Node": 1024
    },
    "operators/signed_variable_sl_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_variable_sl_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "signed_variable_sl_ultra_wide.v",
        "warnings": [
            "[NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
            "[NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]"
        ],
        "max_rss(MiB)": 16.5,
        "exec_time(ms)": 112.1,
        "elaboration_time(ms)": 56.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 21.8,
        "synthesis_time(ms)": 78.5,
        "Pi": 72,
        "Po": 65,
        "logic element": 4225,
        "generic logic size": 4,
        "Longest Path": 67,
        "Average Path": 5,
        "Estimated LUTs": 4225,
        "Total Node": 4225
    },
    "operators/signed_variable_sl_ultra_wide/k6_N10_40nm": {
        "test_name": "operators/signed_variable_sl_ultra_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "signed_variable_sl_ultra_wide.v",
        "warnings": [
            "[NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
            "[NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]"
        ],
        "max_rss(MiB)": 15.9,
        "exec_time(ms)": 93.3,
        "elaboration_time(ms)": 61.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 20.8,
        "synthesis_time(ms)": 82.8,
        "Pi": 72,
        "Po": 65,
        "logic element": 4225,
        "generic logic size": 6,
        "Longest Path": 67,
        "Average Path": 5,
        "Estimated LUTs": 4225,
        "Total Node": 4225
    },
    "operators/signed_variable_sl_ultra_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_variable_sl_ultra_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "signed_variable_sl_ultra_wide.v",
        "warnings": [
            "[NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
            "[NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]"
        ],
        "max_rss(MiB)": 16.3,
        "exec_time(ms)": 94.6,
        "elaboration_time(ms)": 49.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 19.2,
        "synthesis_time(ms)": 68.6,
        "Pi": 72,
        "Po": 65,
        "logic element": 4225,
        "generic logic size": 6,
        "Longest Path": 67,
        "Average Path": 5,
        "Estimated LUTs": 4225,
        "Total Node": 4225
    },
    "operators/signed_variable_sl_ultra_wide/no_arch": {
        "test_name": "operators/signed_variable_sl_ultra_wide/no_arch",
        "verilog": "signed_variable_sl_ultra_wide.v",
        "warnings": [
            "[NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
            "[NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]"
        ],
        "max_rss(MiB)": 15.4,
        "exec_time(ms)": 84.3,
        "elaboration_time(ms)": 57.1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 18.3,
        "synthesis_time(ms)": 75.4,
        "Pi": 72,
        "Po": 65,
        "logic element": 4225,
        "Longest Path": 67,
        "Average Path": 5,
        "Estimated LUTs": 4225,
        "Total Node": 4225
    },
    "operators/signed_variable_sl_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_variable_sl_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "signed_variable_sl_wide.v",
        "max_rss(MiB)": 11.2,
        "exec_time(ms)": 77.9,
        "elaboration_time(ms)": 55.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 55.7,
        "Pi": 5,
        "Po": 3,
        "logic element": 9,
        "generic logic size": 4,
        "Longest Path": 5,
        "Average Path": 3,
        "Estimated LUTs": 9,
        "Total Node": 9
    },
    "operators/signed_variable_sl_wide/k6_N10_40nm": {
        "test_name": "operators/signed_variable_sl_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "signed_variable_sl_wide.v",
        "max_rss(MiB)": 10.6,
        "exec_time(ms)": 41.7,
        "elaboration_time(ms)": 39.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 40,
        "Pi": 5,
        "Po": 3,
        "logic element": 9,
        "generic logic size": 6,
        "Longest Path": 5,
        "Average Path": 3,
        "Estimated LUTs": 9,
        "Total Node": 9
    },
    "operators/signed_variable_sl_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_variable_sl_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "signed_variable_sl_wide.v",
        "max_rss(MiB)": 11.1,
        "exec_time(ms)": 55.5,
        "elaboration_time(ms)": 38.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 38.2,
        "Pi": 5,
        "Po": 3,
        "logic element": 9,
        "generic logic size": 6,
        "Longest Path": 5,
        "Average Path": 3,
        "Estimated LUTs": 9,
        "Total Node": 9
    },
    "operators/signed_variable_sl_wide/no_arch": {
        "test_name": "operators/signed_variable_sl_wide/no_arch",
        "verilog": "signed_variable_sl_wide.v",
        "max_rss(MiB)": 10,
        "exec_time(ms)": 42.4,
        "elaboration_time(ms)": 40.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 40.6,
        "Pi": 5,
        "Po": 3,
        "logic element": 9,
        "Longest Path": 5,
        "Average Path": 3,
        "Estimated LUTs": 9,
        "Total Node": 9
    },
    "operators/signed_variable_sl_wire/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_variable_sl_wire/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "signed_variable_sl_wire.v",
        "max_rss(MiB)": 11.2,
        "exec_time(ms)": 61,
        "elaboration_time(ms)": 43.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 43.7,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/signed_variable_sl_wire/k6_N10_40nm": {
        "test_name": "operators/signed_variable_sl_wire/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "signed_variable_sl_wire.v",
        "max_rss(MiB)": 10.5,
        "exec_time(ms)": 33.9,
        "elaboration_time(ms)": 31.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 31.9,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/signed_variable_sl_wire/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_variable_sl_wire/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "signed_variable_sl_wire.v",
        "max_rss(MiB)": 11.1,
        "exec_time(ms)": 57.8,
        "elaboration_time(ms)": 40.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 40.3,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/signed_variable_sl_wire/no_arch": {
        "test_name": "operators/signed_variable_sl_wire/no_arch",
        "verilog": "signed_variable_sl_wire.v",
        "max_rss(MiB)": 10.1,
        "exec_time(ms)": 41.7,
        "elaboration_time(ms)": 40.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 40.9,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/signed_variable_sr_indexed/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_variable_sr_indexed/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "signed_variable_sr_indexed.v",
        "max_rss(MiB)": 11.1,
        "exec_time(ms)": 73.6,
        "elaboration_time(ms)": 50.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 50.5,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/signed_variable_sr_indexed/k6_N10_40nm": {
        "test_name": "operators/signed_variable_sr_indexed/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "signed_variable_sr_indexed.v",
        "max_rss(MiB)": 10.6,
        "exec_time(ms)": 36.8,
        "elaboration_time(ms)": 34.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 34.6,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/signed_variable_sr_indexed/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_variable_sr_indexed/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "signed_variable_sr_indexed.v",
        "max_rss(MiB)": 11.2,
        "exec_time(ms)": 54.8,
        "elaboration_time(ms)": 37.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 37.5,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/signed_variable_sr_indexed/no_arch": {
        "test_name": "operators/signed_variable_sr_indexed/no_arch",
        "verilog": "signed_variable_sr_indexed.v",
        "max_rss(MiB)": 10.2,
        "exec_time(ms)": 41.3,
        "elaboration_time(ms)": 40.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 40.6,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/signed_variable_sr_int_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_variable_sr_int_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "signed_variable_sr_int_wide.v",
        "max_rss(MiB)": 11.7,
        "exec_time(ms)": 87.3,
        "elaboration_time(ms)": 62.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 4.4,
        "synthesis_time(ms)": 66.5,
        "Pi": 37,
        "Po": 32,
        "logic element": 1024,
        "generic logic size": 4,
        "Longest Path": 34,
        "Average Path": 4,
        "Estimated LUTs": 1024,
        "Total Node": 1024
    },
    "operators/signed_variable_sr_int_wide/k6_N10_40nm": {
        "test_name": "operators/signed_variable_sr_int_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "signed_variable_sr_int_wide.v",
        "max_rss(MiB)": 11.1,
        "exec_time(ms)": 54.7,
        "elaboration_time(ms)": 46.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 4.5,
        "synthesis_time(ms)": 51.1,
        "Pi": 37,
        "Po": 32,
        "logic element": 1024,
        "generic logic size": 6,
        "Longest Path": 34,
        "Average Path": 4,
        "Estimated LUTs": 1024,
        "Total Node": 1024
    },
    "operators/signed_variable_sr_int_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_variable_sr_int_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "signed_variable_sr_int_wide.v",
        "max_rss(MiB)": 11.6,
        "exec_time(ms)": 66.5,
        "elaboration_time(ms)": 43.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 3.1,
        "synthesis_time(ms)": 46.7,
        "Pi": 37,
        "Po": 32,
        "logic element": 1024,
        "generic logic size": 6,
        "Longest Path": 34,
        "Average Path": 4,
        "Estimated LUTs": 1024,
        "Total Node": 1024
    },
    "operators/signed_variable_sr_int_wide/no_arch": {
        "test_name": "operators/signed_variable_sr_int_wide/no_arch",
        "verilog": "signed_variable_sr_int_wide.v",
        "max_rss(MiB)": 10.7,
        "exec_time(ms)": 55,
        "elaboration_time(ms)": 46.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 4.4,
        "synthesis_time(ms)": 51,
        "Pi": 37,
        "Po": 32,
        "logic element": 1024,
        "Longest Path": 34,
        "Average Path": 4,
        "Estimated LUTs": 1024,
        "Total Node": 1024
    },
    "operators/signed_variable_sr_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_variable_sr_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "signed_variable_sr_ultra_wide.v",
        "warnings": [
            "[NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
            "[NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]"
        ],
        "max_rss(MiB)": 16.3,
        "exec_time(ms)": 94.5,
        "elaboration_time(ms)": 47.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 20.3,
        "synthesis_time(ms)": 68.2,
        "Pi": 72,
        "Po": 65,
        "logic element": 4225,
        "generic logic size": 4,
        "Longest Path": 67,
        "Average Path": 5,
        "Estimated LUTs": 4225,
        "Total Node": 4225
    },
    "operators/signed_variable_sr_ultra_wide/k6_N10_40nm": {
        "test_name": "operators/signed_variable_sr_ultra_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "signed_variable_sr_ultra_wide.v",
        "warnings": [
            "[NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
            "[NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]"
        ],
        "max_rss(MiB)": 15.9,
        "exec_time(ms)": 88.1,
        "elaboration_time(ms)": 48.8,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 24.4,
        "synthesis_time(ms)": 73.1,
        "Pi": 72,
        "Po": 65,
        "logic element": 4225,
        "generic logic size": 6,
        "Longest Path": 67,
        "Average Path": 5,
        "Estimated LUTs": 4225,
        "Total Node": 4225
    },
    "operators/signed_variable_sr_ultra_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_variable_sr_ultra_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "signed_variable_sr_ultra_wide.v",
        "warnings": [
            "[NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
            "[NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]"
        ],
        "max_rss(MiB)": 16.3,
        "exec_time(ms)": 98.7,
        "elaboration_time(ms)": 52.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 20.5,
        "synthesis_time(ms)": 73.2,
        "Pi": 72,
        "Po": 65,
        "logic element": 4225,
        "generic logic size": 6,
        "Longest Path": 67,
        "Average Path": 5,
        "Estimated LUTs": 4225,
        "Total Node": 4225
    },
    "operators/signed_variable_sr_ultra_wide/no_arch": {
        "test_name": "operators/signed_variable_sr_ultra_wide/no_arch",
        "verilog": "signed_variable_sr_ultra_wide.v",
        "warnings": [
            "[NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
            "[NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]"
        ],
        "max_rss(MiB)": 15.3,
        "exec_time(ms)": 75.4,
        "elaboration_time(ms)": 47.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 17.6,
        "synthesis_time(ms)": 65.3,
        "Pi": 72,
        "Po": 65,
        "logic element": 4225,
        "Longest Path": 67,
        "Average Path": 5,
        "Estimated LUTs": 4225,
        "Total Node": 4225
    },
    "operators/signed_variable_sr_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_variable_sr_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "signed_variable_sr_wide.v",
        "max_rss(MiB)": 11.1,
        "exec_time(ms)": 56.6,
        "elaboration_time(ms)": 37.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 37.2,
        "Pi": 5,
        "Po": 3,
        "logic element": 9,
        "generic logic size": 4,
        "Longest Path": 5,
        "Average Path": 3,
        "Estimated LUTs": 9,
        "Total Node": 9
    },
    "operators/signed_variable_sr_wide/k6_N10_40nm": {
        "test_name": "operators/signed_variable_sr_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "signed_variable_sr_wide.v",
        "max_rss(MiB)": 10.5,
        "exec_time(ms)": 39.7,
        "elaboration_time(ms)": 37.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 37.5,
        "Pi": 5,
        "Po": 3,
        "logic element": 9,
        "generic logic size": 6,
        "Longest Path": 5,
        "Average Path": 3,
        "Estimated LUTs": 9,
        "Total Node": 9
    },
    "operators/signed_variable_sr_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_variable_sr_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "signed_variable_sr_wide.v",
        "max_rss(MiB)": 11,
        "exec_time(ms)": 52.3,
        "elaboration_time(ms)": 35.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 35.9,
        "Pi": 5,
        "Po": 3,
        "logic element": 9,
        "generic logic size": 6,
        "Longest Path": 5,
        "Average Path": 3,
        "Estimated LUTs": 9,
        "Total Node": 9
    },
    "operators/signed_variable_sr_wide/no_arch": {
        "test_name": "operators/signed_variable_sr_wide/no_arch",
        "verilog": "signed_variable_sr_wide.v",
        "max_rss(MiB)": 10,
        "exec_time(ms)": 40.5,
        "elaboration_time(ms)": 39.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 39.8,
        "Pi": 5,
        "Po": 3,
        "logic element": 9,
        "Longest Path": 5,
        "Average Path": 3,
        "Estimated LUTs": 9,
        "Total Node": 9
    },
    "operators/signed_variable_sr_wire/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_variable_sr_wire/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "signed_variable_sr_wire.v",
        "max_rss(MiB)": 11.1,
        "exec_time(ms)": 60.7,
        "elaboration_time(ms)": 41.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 41.7,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/signed_variable_sr_wire/k6_N10_40nm": {
        "test_name": "operators/signed_variable_sr_wire/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "signed_variable_sr_wire.v",
        "max_rss(MiB)": 10.5,
        "exec_time(ms)": 41.4,
        "elaboration_time(ms)": 39,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 39,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/signed_variable_sr_wire/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_variable_sr_wire/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "signed_variable_sr_wire.v",
        "max_rss(MiB)": 11,
        "exec_time(ms)": 48.6,
        "elaboration_time(ms)": 30.8,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 30.8,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/signed_variable_sr_wire/no_arch": {
        "test_name": "operators/signed_variable_sr_wire/no_arch",
        "verilog": "signed_variable_sr_wire.v",
        "max_rss(MiB)": 10.1,
        "exec_time(ms)": 39.6,
        "elaboration_time(ms)": 38.8,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 38.8,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/specifyBlock/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/specifyBlock/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "specifyBlock.v",
        "max_rss(MiB)": 11.1,
        "exec_time(ms)": 53.8,
        "elaboration_time(ms)": 35.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 35.7,
        "Pi": 2,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/specifyBlock/k6_N10_40nm": {
        "test_name": "operators/specifyBlock/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "specifyBlock.v",
        "max_rss(MiB)": 10.5,
        "exec_time(ms)": 30.7,
        "elaboration_time(ms)": 28.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 28.7,
        "Pi": 2,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/specifyBlock/k6_N10_mem32K_40nm": {
        "test_name": "operators/specifyBlock/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "specifyBlock.v",
        "max_rss(MiB)": 11.1,
        "exec_time(ms)": 58.1,
        "elaboration_time(ms)": 41.1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 41.2,
        "Pi": 2,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/specifyBlock/no_arch": {
        "test_name": "operators/specifyBlock/no_arch",
        "verilog": "specifyBlock.v",
        "max_rss(MiB)": 11.2,
        "exec_time(ms)": 30,
        "elaboration_time(ms)": 29.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 29.3,
        "Pi": 2,
        "Po": 2,
        "logic element": 2,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/specparam/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/specparam/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "specparam.v",
        "max_rss(MiB)": 11.3,
        "exec_time(ms)": 54,
        "elaboration_time(ms)": 34.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 34.7,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/specparam/k6_N10_40nm": {
        "test_name": "operators/specparam/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "specparam.v",
        "max_rss(MiB)": 10.6,
        "exec_time(ms)": 45.5,
        "elaboration_time(ms)": 43.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 43.4,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/specparam/k6_N10_mem32K_40nm": {
        "test_name": "operators/specparam/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "specparam.v",
        "max_rss(MiB)": 11.1,
        "exec_time(ms)": 49.6,
        "elaboration_time(ms)": 32.1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 32.2,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/specparam/no_arch": {
        "test_name": "operators/specparam/no_arch",
        "verilog": "specparam.v",
        "max_rss(MiB)": 10.1,
        "exec_time(ms)": 36.7,
        "elaboration_time(ms)": 36.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 36.2,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/string_test_concat/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/string_test_concat/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "string_test_concat.v",
        "max_rss(MiB)": 7.6,
        "exec_time(ms)": 64.1,
        "elaboration_time(ms)": 44.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.2,
        "synthesis_time(ms)": 44.8,
        "Po": 241,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/string_test_concat/k6_N10_40nm": {
        "test_name": "operators/string_test_concat/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "string_test_concat.v",
        "max_rss(MiB)": 7.2,
        "exec_time(ms)": 56.3,
        "elaboration_time(ms)": 53.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.2,
        "synthesis_time(ms)": 53.9,
        "Po": 241,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/string_test_concat/k6_N10_mem32K_40nm": {
        "test_name": "operators/string_test_concat/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "string_test_concat.v",
        "max_rss(MiB)": 7.6,
        "exec_time(ms)": 101.4,
        "elaboration_time(ms)": 85.8,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.2,
        "synthesis_time(ms)": 86,
        "Po": 241,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/string_test_concat/no_arch": {
        "test_name": "operators/string_test_concat/no_arch",
        "verilog": "string_test_concat.v",
        "max_rss(MiB)": 6.8,
        "exec_time(ms)": 55,
        "elaboration_time(ms)": 53.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.2,
        "synthesis_time(ms)": 54.2,
        "Po": 241,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/string_test_concat_replicate/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/string_test_concat_replicate/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "string_test_concat_replicate.v",
        "max_rss(MiB)": 7.7,
        "exec_time(ms)": 71.6,
        "elaboration_time(ms)": 48.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.2,
        "synthesis_time(ms)": 48.5,
        "Po": 241,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/string_test_concat_replicate/k6_N10_40nm": {
        "test_name": "operators/string_test_concat_replicate/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "string_test_concat_replicate.v",
        "max_rss(MiB)": 7.2,
        "exec_time(ms)": 56.8,
        "elaboration_time(ms)": 54.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.2,
        "synthesis_time(ms)": 54.7,
        "Po": 241,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/string_test_concat_replicate/k6_N10_mem32K_40nm": {
        "test_name": "operators/string_test_concat_replicate/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "string_test_concat_replicate.v",
        "max_rss(MiB)": 7.6,
        "exec_time(ms)": 65.7,
        "elaboration_time(ms)": 47.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.2,
        "synthesis_time(ms)": 47.7,
        "Po": 241,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/string_test_concat_replicate/no_arch": {
        "test_name": "operators/string_test_concat_replicate/no_arch",
        "verilog": "string_test_concat_replicate.v",
        "max_rss(MiB)": 6.7,
        "exec_time(ms)": 48.9,
        "elaboration_time(ms)": 47.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.3,
        "synthesis_time(ms)": 48.1,
        "Po": 241,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/string_test/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/string_test/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "string_test.v",
        "max_rss(MiB)": 7.7,
        "exec_time(ms)": 63.9,
        "elaboration_time(ms)": 47.8,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.5,
        "synthesis_time(ms)": 48.3,
        "Po": 241,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/string_test/k6_N10_40nm": {
        "test_name": "operators/string_test/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "string_test.v",
        "max_rss(MiB)": 7.3,
        "exec_time(ms)": 63.1,
        "elaboration_time(ms)": 60.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.2,
        "synthesis_time(ms)": 60.8,
        "Po": 241,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/string_test/k6_N10_mem32K_40nm": {
        "test_name": "operators/string_test/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "string_test.v",
        "max_rss(MiB)": 7.5,
        "exec_time(ms)": 62.1,
        "elaboration_time(ms)": 45.1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.2,
        "synthesis_time(ms)": 45.4,
        "Po": 241,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/string_test/no_arch": {
        "test_name": "operators/string_test/no_arch",
        "verilog": "string_test.v",
        "max_rss(MiB)": 6.7,
        "exec_time(ms)": 55.4,
        "elaboration_time(ms)": 54.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.2,
        "synthesis_time(ms)": 54.6,
        "Po": 241,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/twobits_arithmetic_div/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/twobits_arithmetic_div/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "twobits_arithmetic_div.v",
        "max_rss(MiB)": 11.2,
        "exec_time(ms)": 73,
        "elaboration_time(ms)": 49.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.2,
        "synthesis_time(ms)": 49.5,
        "Latch Drivers": 1,
        "Pi": 9,
        "Po": 9,
        "logic element": 24,
        "latch": 8,
        "Adder": 19,
        "generic logic size": 4,
        "Longest Path": 27,
        "Average Path": 4,
        "Estimated LUTs": 24,
        "Total Node": 52
    },
    "operators/twobits_arithmetic_div/k6_N10_40nm": {
        "test_name": "operators/twobits_arithmetic_div/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "twobits_arithmetic_div.v",
        "max_rss(MiB)": 10.5,
        "exec_time(ms)": 54.6,
        "elaboration_time(ms)": 52,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.4,
        "synthesis_time(ms)": 52.4,
        "Latch Drivers": 1,
        "Pi": 7,
        "Po": 9,
        "logic element": 107,
        "latch": 8,
        "generic logic size": 6,
        "Longest Path": 32,
        "Average Path": 4,
        "Estimated LUTs": 107,
        "Total Node": 116
    },
    "operators/twobits_arithmetic_div/k6_N10_mem32K_40nm": {
        "test_name": "operators/twobits_arithmetic_div/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "twobits_arithmetic_div.v",
        "max_rss(MiB)": 11.1,
        "exec_time(ms)": 69.5,
        "elaboration_time(ms)": 55.1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.4,
        "synthesis_time(ms)": 55.5,
        "Latch Drivers": 1,
        "Pi": 7,
        "Po": 9,
        "logic element": 107,
        "latch": 8,
        "generic logic size": 6,
        "Longest Path": 32,
        "Average Path": 4,
        "Estimated LUTs": 107,
        "Total Node": 116
    },
    "operators/twobits_arithmetic_div/no_arch": {
        "test_name": "operators/twobits_arithmetic_div/no_arch",
        "verilog": "twobits_arithmetic_div.v",
        "max_rss(MiB)": 11,
        "exec_time(ms)": 54.8,
        "elaboration_time(ms)": 53.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.4,
        "synthesis_time(ms)": 53.9,
        "Latch Drivers": 1,
        "Pi": 7,
        "Po": 9,
        "logic element": 107,
        "latch": 8,
        "Longest Path": 32,
        "Average Path": 4,
        "Estimated LUTs": 107,
        "Total Node": 116
    },
    "operators/twobits_arithmetic_minus/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/twobits_arithmetic_minus/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "twobits_arithmetic_minus.v",
        "max_rss(MiB)": 11.2,
        "exec_time(ms)": 75.1,
        "elaboration_time(ms)": 56.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 56.6,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 4,
        "logic element": 5,
        "latch": 3,
        "Adder": 3,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 5,
        "Total Node": 12
    },
    "operators/twobits_arithmetic_minus/k6_N10_40nm": {
        "test_name": "operators/twobits_arithmetic_minus/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "twobits_arithmetic_minus.v",
        "max_rss(MiB)": 10.5,
        "exec_time(ms)": 50.6,
        "elaboration_time(ms)": 48.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 48.3,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 4,
        "logic element": 8,
        "latch": 3,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 8,
        "Total Node": 12
    },
    "operators/twobits_arithmetic_minus/k6_N10_mem32K_40nm": {
        "test_name": "operators/twobits_arithmetic_minus/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "twobits_arithmetic_minus.v",
        "max_rss(MiB)": 11.1,
        "exec_time(ms)": 64.8,
        "elaboration_time(ms)": 46.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 46.7,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 4,
        "logic element": 8,
        "latch": 3,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 8,
        "Total Node": 12
    },
    "operators/twobits_arithmetic_minus/no_arch": {
        "test_name": "operators/twobits_arithmetic_minus/no_arch",
        "verilog": "twobits_arithmetic_minus.v",
        "max_rss(MiB)": 10.9,
        "exec_time(ms)": 47.8,
        "elaboration_time(ms)": 47,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 47,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 4,
        "logic element": 8,
        "latch": 3,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 8,
        "Total Node": 12
    },
    "operators/twobits_arithmetic_mod/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/twobits_arithmetic_mod/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "twobits_arithmetic_mod.v",
        "max_rss(MiB)": 11.2,
        "exec_time(ms)": 65,
        "elaboration_time(ms)": 45.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 45.6,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 4,
        "logic element": 9,
        "latch": 3,
        "Adder": 5,
        "generic logic size": 4,
        "Longest Path": 12,
        "Average Path": 3,
        "Estimated LUTs": 9,
        "Total Node": 18
    },
    "operators/twobits_arithmetic_mod/k6_N10_40nm": {
        "test_name": "operators/twobits_arithmetic_mod/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "twobits_arithmetic_mod.v",
        "max_rss(MiB)": 10.5,
        "exec_time(ms)": 40.3,
        "elaboration_time(ms)": 38,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 38.2,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 4,
        "logic element": 38,
        "latch": 3,
        "generic logic size": 6,
        "Longest Path": 17,
        "Average Path": 4,
        "Estimated LUTs": 38,
        "Total Node": 42
    },
    "operators/twobits_arithmetic_mod/k6_N10_mem32K_40nm": {
        "test_name": "operators/twobits_arithmetic_mod/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "twobits_arithmetic_mod.v",
        "max_rss(MiB)": 11,
        "exec_time(ms)": 63.7,
        "elaboration_time(ms)": 44.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.9,
        "synthesis_time(ms)": 45.5,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 4,
        "logic element": 38,
        "latch": 3,
        "generic logic size": 6,
        "Longest Path": 17,
        "Average Path": 4,
        "Estimated LUTs": 38,
        "Total Node": 42
    },
    "operators/twobits_arithmetic_mod/no_arch": {
        "test_name": "operators/twobits_arithmetic_mod/no_arch",
        "verilog": "twobits_arithmetic_mod.v",
        "max_rss(MiB)": 11.2,
        "exec_time(ms)": 65.9,
        "elaboration_time(ms)": 65,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 65.1,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 4,
        "logic element": 38,
        "latch": 3,
        "Longest Path": 17,
        "Average Path": 4,
        "Estimated LUTs": 38,
        "Total Node": 42
    },
    "operators/twobits_arithmetic_multiply/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/twobits_arithmetic_multiply/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "twobits_arithmetic_multiply.v",
        "max_rss(MiB)": 11.2,
        "exec_time(ms)": 67.9,
        "elaboration_time(ms)": 50.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 50.3,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 5,
        "logic element": 4,
        "latch": 4,
        "Multiplier": 1,
        "generic logic size": 4,
        "Longest Path": 5,
        "Average Path": 3,
        "Estimated LUTs": 4,
        "Total Node": 10
    },
    "operators/twobits_arithmetic_multiply/k6_N10_40nm": {
        "test_name": "operators/twobits_arithmetic_multiply/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "twobits_arithmetic_multiply.v",
        "max_rss(MiB)": 10.5,
        "exec_time(ms)": 48.7,
        "elaboration_time(ms)": 46.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 46.6,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 5,
        "logic element": 13,
        "latch": 4,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 3,
        "Estimated LUTs": 13,
        "Total Node": 18
    },
    "operators/twobits_arithmetic_multiply/k6_N10_mem32K_40nm": {
        "test_name": "operators/twobits_arithmetic_multiply/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "twobits_arithmetic_multiply.v",
        "max_rss(MiB)": 11.1,
        "exec_time(ms)": 61.6,
        "elaboration_time(ms)": 43.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 43.6,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 5,
        "logic element": 4,
        "latch": 4,
        "Multiplier": 1,
        "generic logic size": 6,
        "Longest Path": 5,
        "Average Path": 3,
        "Estimated LUTs": 4,
        "Total Node": 10
    },
    "operators/twobits_arithmetic_multiply/no_arch": {
        "test_name": "operators/twobits_arithmetic_multiply/no_arch",
        "verilog": "twobits_arithmetic_multiply.v",
        "max_rss(MiB)": 11.2,
        "exec_time(ms)": 45.3,
        "elaboration_time(ms)": 44.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 44.6,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 5,
        "logic element": 13,
        "latch": 4,
        "Longest Path": 8,
        "Average Path": 3,
        "Estimated LUTs": 13,
        "Total Node": 18
    },
    "operators/twobits_arithmetic_plus/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/twobits_arithmetic_plus/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "twobits_arithmetic_plus.v",
        "max_rss(MiB)": 11.2,
        "exec_time(ms)": 81.2,
        "elaboration_time(ms)": 61.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 61.7,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 4,
        "logic element": 3,
        "latch": 3,
        "Adder": 4,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 11
    },
    "operators/twobits_arithmetic_plus/k6_N10_40nm": {
        "test_name": "operators/twobits_arithmetic_plus/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "twobits_arithmetic_plus.v",
        "max_rss(MiB)": 10.5,
        "exec_time(ms)": 50,
        "elaboration_time(ms)": 47.8,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 47.8,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 4,
        "logic element": 8,
        "latch": 3,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 8,
        "Total Node": 12
    },
    "operators/twobits_arithmetic_plus/k6_N10_mem32K_40nm": {
        "test_name": "operators/twobits_arithmetic_plus/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "twobits_arithmetic_plus.v",
        "max_rss(MiB)": 11.1,
        "exec_time(ms)": 97,
        "elaboration_time(ms)": 78.1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 78.1,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 4,
        "logic element": 8,
        "latch": 3,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 8,
        "Total Node": 12
    },
    "operators/twobits_arithmetic_plus/no_arch": {
        "test_name": "operators/twobits_arithmetic_plus/no_arch",
        "verilog": "twobits_arithmetic_plus.v",
        "max_rss(MiB)": 11.1,
        "exec_time(ms)": 41.5,
        "elaboration_time(ms)": 40.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 40.8,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 4,
        "logic element": 8,
        "latch": 3,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 8,
        "Total Node": 12
    },
    "operators/twobits_arithmetic_power/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/twobits_arithmetic_power/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "twobits_arithmetic_power.v",
        "max_rss(MiB)": 11.2,
        "exec_time(ms)": 56.7,
        "elaboration_time(ms)": 37.8,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 37.9,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 5,
        "logic element": 16,
        "latch": 4,
        "Multiplier": 2,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 3,
        "Estimated LUTs": 16,
        "Total Node": 23
    },
    "operators/twobits_arithmetic_power/k6_N10_40nm": {
        "test_name": "operators/twobits_arithmetic_power/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "twobits_arithmetic_power.v",
        "max_rss(MiB)": 10.5,
        "exec_time(ms)": 53.9,
        "elaboration_time(ms)": 51.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.2,
        "synthesis_time(ms)": 51.8,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 5,
        "logic element": 54,
        "latch": 4,
        "generic logic size": 6,
        "Longest Path": 16,
        "Average Path": 3,
        "Estimated LUTs": 54,
        "Total Node": 59
    },
    "operators/twobits_arithmetic_power/k6_N10_mem32K_40nm": {
        "test_name": "operators/twobits_arithmetic_power/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "twobits_arithmetic_power.v",
        "max_rss(MiB)": 11.2,
        "exec_time(ms)": 61.2,
        "elaboration_time(ms)": 42.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 42.8,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 5,
        "logic element": 16,
        "latch": 4,
        "Multiplier": 2,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 3,
        "Estimated LUTs": 16,
        "Total Node": 23
    },
    "operators/twobits_arithmetic_power/no_arch": {
        "test_name": "operators/twobits_arithmetic_power/no_arch",
        "verilog": "twobits_arithmetic_power.v",
        "max_rss(MiB)": 11.1,
        "exec_time(ms)": 59.2,
        "elaboration_time(ms)": 57.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.3,
        "synthesis_time(ms)": 58.2,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 5,
        "logic element": 54,
        "latch": 4,
        "Longest Path": 16,
        "Average Path": 3,
        "Estimated LUTs": 54,
        "Total Node": 59
    },
    "operators/twobits_arithmetic_uminus/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/twobits_arithmetic_uminus/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "twobits_arithmetic_uminus.v",
        "max_rss(MiB)": 11.2,
        "exec_time(ms)": 83.2,
        "elaboration_time(ms)": 67.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 67.6,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 4,
        "logic element": 5,
        "latch": 3,
        "Adder": 3,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 5,
        "Total Node": 12
    },
    "operators/twobits_arithmetic_uminus/k6_N10_40nm": {
        "test_name": "operators/twobits_arithmetic_uminus/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "twobits_arithmetic_uminus.v",
        "max_rss(MiB)": 10.6,
        "exec_time(ms)": 46.7,
        "elaboration_time(ms)": 44.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 44.6,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 4,
        "logic element": 8,
        "latch": 3,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 8,
        "Total Node": 12
    },
    "operators/twobits_arithmetic_uminus/k6_N10_mem32K_40nm": {
        "test_name": "operators/twobits_arithmetic_uminus/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "twobits_arithmetic_uminus.v",
        "max_rss(MiB)": 11.1,
        "exec_time(ms)": 61.8,
        "elaboration_time(ms)": 43.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 43.7,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 4,
        "logic element": 8,
        "latch": 3,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 8,
        "Total Node": 12
    },
    "operators/twobits_arithmetic_uminus/no_arch": {
        "test_name": "operators/twobits_arithmetic_uminus/no_arch",
        "verilog": "twobits_arithmetic_uminus.v",
        "max_rss(MiB)": 11.1,
        "exec_time(ms)": 39.9,
        "elaboration_time(ms)": 39.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 39.4,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 4,
        "logic element": 8,
        "latch": 3,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 8,
        "Total Node": 12
    },
    "operators/twobits_logical_greater_equal_than/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/twobits_logical_greater_equal_than/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "twobits_logical_greater_equal_than.v",
        "max_rss(MiB)": 11.2,
        "exec_time(ms)": 58.7,
        "elaboration_time(ms)": 42.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 42.4,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 2,
        "logic element": 10,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 9,
        "Average Path": 3,
        "Estimated LUTs": 10,
        "Total Node": 12
    },
    "operators/twobits_logical_greater_equal_than/k6_N10_40nm": {
        "test_name": "operators/twobits_logical_greater_equal_than/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "twobits_logical_greater_equal_than.v",
        "max_rss(MiB)": 10.6,
        "exec_time(ms)": 54.9,
        "elaboration_time(ms)": 53,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 53.1,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 2,
        "logic element": 10,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 9,
        "Average Path": 3,
        "Estimated LUTs": 10,
        "Total Node": 12
    },
    "operators/twobits_logical_greater_equal_than/k6_N10_mem32K_40nm": {
        "test_name": "operators/twobits_logical_greater_equal_than/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "twobits_logical_greater_equal_than.v",
        "max_rss(MiB)": 11.1,
        "exec_time(ms)": 61,
        "elaboration_time(ms)": 43.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 43.8,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 2,
        "logic element": 10,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 9,
        "Average Path": 3,
        "Estimated LUTs": 10,
        "Total Node": 12
    },
    "operators/twobits_logical_greater_equal_than/no_arch": {
        "test_name": "operators/twobits_logical_greater_equal_than/no_arch",
        "verilog": "twobits_logical_greater_equal_than.v",
        "max_rss(MiB)": 11,
        "exec_time(ms)": 45.3,
        "elaboration_time(ms)": 44.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 44.6,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 2,
        "logic element": 10,
        "latch": 1,
        "Longest Path": 9,
        "Average Path": 3,
        "Estimated LUTs": 10,
        "Total Node": 12
    },
    "operators/twobits_logical_greater_than/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/twobits_logical_greater_than/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "twobits_logical_greater_than.v",
        "max_rss(MiB)": 11.3,
        "exec_time(ms)": 59.9,
        "elaboration_time(ms)": 41,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 41.1,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 2,
        "logic element": 6,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 3,
        "Estimated LUTs": 6,
        "Total Node": 8
    },
    "operators/twobits_logical_greater_than/k6_N10_40nm": {
        "test_name": "operators/twobits_logical_greater_than/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "twobits_logical_greater_than.v",
        "max_rss(MiB)": 10.5,
        "exec_time(ms)": 41.2,
        "elaboration_time(ms)": 39.1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 39.1,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 2,
        "logic element": 6,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 3,
        "Estimated LUTs": 6,
        "Total Node": 8
    },
    "operators/twobits_logical_greater_than/k6_N10_mem32K_40nm": {
        "test_name": "operators/twobits_logical_greater_than/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "twobits_logical_greater_than.v",
        "max_rss(MiB)": 11.1,
        "exec_time(ms)": 60.4,
        "elaboration_time(ms)": 42.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 42.7,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 2,
        "logic element": 6,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 3,
        "Estimated LUTs": 6,
        "Total Node": 8
    },
    "operators/twobits_logical_greater_than/no_arch": {
        "test_name": "operators/twobits_logical_greater_than/no_arch",
        "verilog": "twobits_logical_greater_than.v",
        "max_rss(MiB)": 11.1,
        "exec_time(ms)": 40.7,
        "elaboration_time(ms)": 39.8,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 39.8,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 2,
        "logic element": 6,
        "latch": 1,
        "Longest Path": 8,
        "Average Path": 3,
        "Estimated LUTs": 6,
        "Total Node": 8
    },
    "operators/twobits_logical_less_equal_than/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/twobits_logical_less_equal_than/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "twobits_logical_less_equal_than.v",
        "max_rss(MiB)": 11.2,
        "exec_time(ms)": 68.3,
        "elaboration_time(ms)": 46.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 46.6,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 2,
        "logic element": 10,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 9,
        "Average Path": 3,
        "Estimated LUTs": 10,
        "Total Node": 12
    },
    "operators/twobits_logical_less_equal_than/k6_N10_40nm": {
        "test_name": "operators/twobits_logical_less_equal_than/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "twobits_logical_less_equal_than.v",
        "max_rss(MiB)": 10.5,
        "exec_time(ms)": 34.8,
        "elaboration_time(ms)": 32.1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 32.2,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 2,
        "logic element": 10,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 9,
        "Average Path": 3,
        "Estimated LUTs": 10,
        "Total Node": 12
    },
    "operators/twobits_logical_less_equal_than/k6_N10_mem32K_40nm": {
        "test_name": "operators/twobits_logical_less_equal_than/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "twobits_logical_less_equal_than.v",
        "max_rss(MiB)": 11,
        "exec_time(ms)": 55.1,
        "elaboration_time(ms)": 37.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 37.4,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 2,
        "logic element": 10,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 9,
        "Average Path": 3,
        "Estimated LUTs": 10,
        "Total Node": 12
    },
    "operators/twobits_logical_less_equal_than/no_arch": {
        "test_name": "operators/twobits_logical_less_equal_than/no_arch",
        "verilog": "twobits_logical_less_equal_than.v",
        "max_rss(MiB)": 11.2,
        "exec_time(ms)": 40,
        "elaboration_time(ms)": 39.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 39.2,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 2,
        "logic element": 10,
        "latch": 1,
        "Longest Path": 9,
        "Average Path": 3,
        "Estimated LUTs": 10,
        "Total Node": 12
    },
    "operators/twobits_logical_less_than/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/twobits_logical_less_than/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "twobits_logical_less_than.v",
        "max_rss(MiB)": 11.2,
        "exec_time(ms)": 50.7,
        "elaboration_time(ms)": 36.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 36.7,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 2,
        "logic element": 6,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 3,
        "Estimated LUTs": 6,
        "Total Node": 8
    },
    "operators/twobits_logical_less_than/k6_N10_40nm": {
        "test_name": "operators/twobits_logical_less_than/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "twobits_logical_less_than.v",
        "max_rss(MiB)": 10.6,
        "exec_time(ms)": 46.4,
        "elaboration_time(ms)": 43.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 43.5,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 2,
        "logic element": 6,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 3,
        "Estimated LUTs": 6,
        "Total Node": 8
    },
    "operators/twobits_logical_less_than/k6_N10_mem32K_40nm": {
        "test_name": "operators/twobits_logical_less_than/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "twobits_logical_less_than.v",
        "max_rss(MiB)": 11,
        "exec_time(ms)": 60.7,
        "elaboration_time(ms)": 43.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 43.4,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 2,
        "logic element": 6,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 3,
        "Estimated LUTs": 6,
        "Total Node": 8
    },
    "operators/twobits_logical_less_than/no_arch": {
        "test_name": "operators/twobits_logical_less_than/no_arch",
        "verilog": "twobits_logical_less_than.v",
        "max_rss(MiB)": 11,
        "exec_time(ms)": 43.3,
        "elaboration_time(ms)": 42.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 42.6,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 2,
        "logic element": 6,
        "latch": 1,
        "Longest Path": 8,
        "Average Path": 3,
        "Estimated LUTs": 6,
        "Total Node": 8
    },
    "operators/unary_bitwise_bufnode/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unary_bitwise_bufnode/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "unary_bitwise_bufnode.v",
        "max_rss(MiB)": 7.4,
        "exec_time(ms)": 47.5,
        "elaboration_time(ms)": 26,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 26.1,
        "Pi": 1,
        "Po": 1,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unary_bitwise_bufnode/k6_N10_40nm": {
        "test_name": "operators/unary_bitwise_bufnode/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "unary_bitwise_bufnode.v",
        "max_rss(MiB)": 6.7,
        "exec_time(ms)": 34.8,
        "elaboration_time(ms)": 33.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 33.3,
        "Pi": 1,
        "Po": 1,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unary_bitwise_bufnode/k6_N10_mem32K_40nm": {
        "test_name": "operators/unary_bitwise_bufnode/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "unary_bitwise_bufnode.v",
        "max_rss(MiB)": 7.3,
        "exec_time(ms)": 42.6,
        "elaboration_time(ms)": 28,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 28.1,
        "Pi": 1,
        "Po": 1,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unary_bitwise_bufnode/no_arch": {
        "test_name": "operators/unary_bitwise_bufnode/no_arch",
        "verilog": "unary_bitwise_bufnode.v",
        "max_rss(MiB)": 6.3,
        "exec_time(ms)": 28.6,
        "elaboration_time(ms)": 27.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 27.9,
        "Pi": 1,
        "Po": 1,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unary_bitwise_not/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unary_bitwise_not/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "unary_bitwise_not.v",
        "max_rss(MiB)": 11.2,
        "exec_time(ms)": 57.4,
        "elaboration_time(ms)": 39,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 39.1,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 2,
        "logic element": 2,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 5,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 4
    },
    "operators/unary_bitwise_not/k6_N10_40nm": {
        "test_name": "operators/unary_bitwise_not/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "unary_bitwise_not.v",
        "max_rss(MiB)": 10.5,
        "exec_time(ms)": 43.2,
        "elaboration_time(ms)": 41,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 41.1,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 2,
        "logic element": 2,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 5,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 4
    },
    "operators/unary_bitwise_not/k6_N10_mem32K_40nm": {
        "test_name": "operators/unary_bitwise_not/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "unary_bitwise_not.v",
        "max_rss(MiB)": 11,
        "exec_time(ms)": 55.8,
        "elaboration_time(ms)": 38.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 38.3,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 2,
        "logic element": 2,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 5,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 4
    },
    "operators/unary_bitwise_not/no_arch": {
        "test_name": "operators/unary_bitwise_not/no_arch",
        "verilog": "unary_bitwise_not.v",
        "max_rss(MiB)": 10.4,
        "exec_time(ms)": 43.4,
        "elaboration_time(ms)": 42.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 42.7,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 2,
        "logic element": 2,
        "latch": 1,
        "Longest Path": 5,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 4
    },
    "operators/unsigned_16bits_asl_int_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_16bits_asl_int_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "unsigned_16bits_asl_int_wide.v",
        "max_rss(MiB)": 7.4,
        "exec_time(ms)": 55.7,
        "elaboration_time(ms)": 36.1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 36.2,
        "Pi": 16,
        "Po": 32,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_16bits_asl_int_wide/k6_N10_40nm": {
        "test_name": "operators/unsigned_16bits_asl_int_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "unsigned_16bits_asl_int_wide.v",
        "max_rss(MiB)": 6.8,
        "exec_time(ms)": 40.3,
        "elaboration_time(ms)": 38,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 38.1,
        "Pi": 16,
        "Po": 32,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_16bits_asl_int_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_16bits_asl_int_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "unsigned_16bits_asl_int_wide.v",
        "max_rss(MiB)": 7.3,
        "exec_time(ms)": 60.7,
        "elaboration_time(ms)": 40.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 40.7,
        "Pi": 16,
        "Po": 32,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_16bits_asl_int_wide/no_arch": {
        "test_name": "operators/unsigned_16bits_asl_int_wide/no_arch",
        "verilog": "unsigned_16bits_asl_int_wide.v",
        "max_rss(MiB)": 6.3,
        "exec_time(ms)": 48.2,
        "elaboration_time(ms)": 47.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 47.3,
        "Pi": 16,
        "Po": 32,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_16bits_asr_int_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_16bits_asr_int_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "unsigned_16bits_asr_int_wide.v",
        "max_rss(MiB)": 7.5,
        "exec_time(ms)": 57.5,
        "elaboration_time(ms)": 40,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 40,
        "Pi": 16,
        "Po": 32,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_16bits_asr_int_wide/k6_N10_40nm": {
        "test_name": "operators/unsigned_16bits_asr_int_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "unsigned_16bits_asr_int_wide.v",
        "max_rss(MiB)": 6.8,
        "exec_time(ms)": 37.8,
        "elaboration_time(ms)": 35.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 35.6,
        "Pi": 16,
        "Po": 32,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_16bits_asr_int_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_16bits_asr_int_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "unsigned_16bits_asr_int_wide.v",
        "max_rss(MiB)": 7.4,
        "exec_time(ms)": 48,
        "elaboration_time(ms)": 30,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 30.1,
        "Pi": 16,
        "Po": 32,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_16bits_asr_int_wide/no_arch": {
        "test_name": "operators/unsigned_16bits_asr_int_wide/no_arch",
        "verilog": "unsigned_16bits_asr_int_wide.v",
        "max_rss(MiB)": 6.2,
        "exec_time(ms)": 32.5,
        "elaboration_time(ms)": 31.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 31.7,
        "Pi": 16,
        "Po": 32,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_16bits_sl_int_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_16bits_sl_int_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "unsigned_16bits_sl_int_wide.v",
        "max_rss(MiB)": 7.5,
        "exec_time(ms)": 63.8,
        "elaboration_time(ms)": 44.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 44.8,
        "Pi": 16,
        "Po": 32,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_16bits_sl_int_wide/k6_N10_40nm": {
        "test_name": "operators/unsigned_16bits_sl_int_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "unsigned_16bits_sl_int_wide.v",
        "max_rss(MiB)": 6.8,
        "exec_time(ms)": 31.8,
        "elaboration_time(ms)": 29.8,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 29.9,
        "Pi": 16,
        "Po": 32,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_16bits_sl_int_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_16bits_sl_int_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "unsigned_16bits_sl_int_wide.v",
        "max_rss(MiB)": 7.3,
        "exec_time(ms)": 52.4,
        "elaboration_time(ms)": 38.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 38.4,
        "Pi": 16,
        "Po": 32,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_16bits_sl_int_wide/no_arch": {
        "test_name": "operators/unsigned_16bits_sl_int_wide/no_arch",
        "verilog": "unsigned_16bits_sl_int_wide.v",
        "max_rss(MiB)": 6.3,
        "exec_time(ms)": 52.7,
        "elaboration_time(ms)": 51.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 51.9,
        "Pi": 16,
        "Po": 32,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_16bits_sr_int_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_16bits_sr_int_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "unsigned_16bits_sr_int_wide.v",
        "max_rss(MiB)": 7.5,
        "exec_time(ms)": 55.6,
        "elaboration_time(ms)": 39.1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 39.1,
        "Pi": 16,
        "Po": 32,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_16bits_sr_int_wide/k6_N10_40nm": {
        "test_name": "operators/unsigned_16bits_sr_int_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "unsigned_16bits_sr_int_wide.v",
        "max_rss(MiB)": 6.7,
        "exec_time(ms)": 40.8,
        "elaboration_time(ms)": 39.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 39.3,
        "Pi": 16,
        "Po": 32,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_16bits_sr_int_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_16bits_sr_int_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "unsigned_16bits_sr_int_wide.v",
        "max_rss(MiB)": 7.3,
        "exec_time(ms)": 56.1,
        "elaboration_time(ms)": 39.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 39.9,
        "Pi": 16,
        "Po": 32,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_16bits_sr_int_wide/no_arch": {
        "test_name": "operators/unsigned_16bits_sr_int_wide/no_arch",
        "verilog": "unsigned_16bits_sr_int_wide.v",
        "max_rss(MiB)": 6.2,
        "exec_time(ms)": 57.6,
        "elaboration_time(ms)": 56.8,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 56.8,
        "Pi": 16,
        "Po": 32,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_1bit_asl_indexed/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_1bit_asl_indexed/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "unsigned_1bit_asl_indexed.v",
        "max_rss(MiB)": 7.4,
        "exec_time(ms)": 62.6,
        "elaboration_time(ms)": 43.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 43.9,
        "Po": 2,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_1bit_asl_indexed/k6_N10_40nm": {
        "test_name": "operators/unsigned_1bit_asl_indexed/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "unsigned_1bit_asl_indexed.v",
        "max_rss(MiB)": 6.8,
        "exec_time(ms)": 32.8,
        "elaboration_time(ms)": 30.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 30.9,
        "Po": 2,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_1bit_asl_indexed/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_1bit_asl_indexed/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "unsigned_1bit_asl_indexed.v",
        "max_rss(MiB)": 7.3,
        "exec_time(ms)": 49.2,
        "elaboration_time(ms)": 32.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 32.6,
        "Po": 2,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_1bit_asl_indexed/no_arch": {
        "test_name": "operators/unsigned_1bit_asl_indexed/no_arch",
        "verilog": "unsigned_1bit_asl_indexed.v",
        "max_rss(MiB)": 6.1,
        "exec_time(ms)": 38.3,
        "elaboration_time(ms)": 37.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 37.7,
        "Po": 2,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_1bit_asl_wire/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_1bit_asl_wire/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "unsigned_1bit_asl_wire.v",
        "max_rss(MiB)": 7.4,
        "exec_time(ms)": 53,
        "elaboration_time(ms)": 33.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 33.7,
        "Po": 1,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_1bit_asl_wire/k6_N10_40nm": {
        "test_name": "operators/unsigned_1bit_asl_wire/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "unsigned_1bit_asl_wire.v",
        "max_rss(MiB)": 6.8,
        "exec_time(ms)": 29.4,
        "elaboration_time(ms)": 27.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 27.3,
        "Po": 1,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_1bit_asl_wire/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_1bit_asl_wire/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "unsigned_1bit_asl_wire.v",
        "max_rss(MiB)": 7.4,
        "exec_time(ms)": 51.6,
        "elaboration_time(ms)": 34.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 34.7,
        "Po": 1,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_1bit_asl_wire/no_arch": {
        "test_name": "operators/unsigned_1bit_asl_wire/no_arch",
        "verilog": "unsigned_1bit_asl_wire.v",
        "max_rss(MiB)": 6.3,
        "exec_time(ms)": 34,
        "elaboration_time(ms)": 33.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 33.2,
        "Po": 1,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_1bit_asr_indexed/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_1bit_asr_indexed/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "unsigned_1bit_asr_indexed.v",
        "max_rss(MiB)": 7.4,
        "exec_time(ms)": 55.5,
        "elaboration_time(ms)": 34.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 34.4,
        "Po": 2,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_1bit_asr_indexed/k6_N10_40nm": {
        "test_name": "operators/unsigned_1bit_asr_indexed/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "unsigned_1bit_asr_indexed.v",
        "max_rss(MiB)": 6.7,
        "exec_time(ms)": 34.7,
        "elaboration_time(ms)": 32.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 32.6,
        "Po": 2,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_1bit_asr_indexed/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_1bit_asr_indexed/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "unsigned_1bit_asr_indexed.v",
        "max_rss(MiB)": 7.2,
        "exec_time(ms)": 63.6,
        "elaboration_time(ms)": 46,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 46,
        "Po": 2,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_1bit_asr_indexed/no_arch": {
        "test_name": "operators/unsigned_1bit_asr_indexed/no_arch",
        "verilog": "unsigned_1bit_asr_indexed.v",
        "max_rss(MiB)": 6.2,
        "exec_time(ms)": 27.2,
        "elaboration_time(ms)": 26.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 26.4,
        "Po": 2,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_1bit_asr_wire/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_1bit_asr_wire/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "unsigned_1bit_asr_wire.v",
        "max_rss(MiB)": 7.4,
        "exec_time(ms)": 51.3,
        "elaboration_time(ms)": 32.1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 32.2,
        "Po": 1,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_1bit_asr_wire/k6_N10_40nm": {
        "test_name": "operators/unsigned_1bit_asr_wire/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "unsigned_1bit_asr_wire.v",
        "max_rss(MiB)": 6.8,
        "exec_time(ms)": 38.5,
        "elaboration_time(ms)": 35.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 35.9,
        "Po": 1,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_1bit_asr_wire/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_1bit_asr_wire/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "unsigned_1bit_asr_wire.v",
        "max_rss(MiB)": 7.2,
        "exec_time(ms)": 70.2,
        "elaboration_time(ms)": 49.8,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 49.8,
        "Po": 1,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_1bit_asr_wire/no_arch": {
        "test_name": "operators/unsigned_1bit_asr_wire/no_arch",
        "verilog": "unsigned_1bit_asr_wire.v",
        "max_rss(MiB)": 6.2,
        "exec_time(ms)": 37,
        "elaboration_time(ms)": 36.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 36.3,
        "Po": 1,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_1bit_sl_indexed/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_1bit_sl_indexed/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "unsigned_1bit_sl_indexed.v",
        "max_rss(MiB)": 7.3,
        "exec_time(ms)": 51.5,
        "elaboration_time(ms)": 32.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 32.9,
        "Po": 2,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_1bit_sl_indexed/k6_N10_40nm": {
        "test_name": "operators/unsigned_1bit_sl_indexed/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "unsigned_1bit_sl_indexed.v",
        "max_rss(MiB)": 6.8,
        "exec_time(ms)": 36.3,
        "elaboration_time(ms)": 34.1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 34.2,
        "Po": 2,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_1bit_sl_indexed/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_1bit_sl_indexed/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "unsigned_1bit_sl_indexed.v",
        "max_rss(MiB)": 7.4,
        "exec_time(ms)": 47.7,
        "elaboration_time(ms)": 30.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 30.3,
        "Po": 2,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_1bit_sl_indexed/no_arch": {
        "test_name": "operators/unsigned_1bit_sl_indexed/no_arch",
        "verilog": "unsigned_1bit_sl_indexed.v",
        "max_rss(MiB)": 6.2,
        "exec_time(ms)": 32.6,
        "elaboration_time(ms)": 31.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 31.8,
        "Po": 2,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_1bit_sl_wire/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_1bit_sl_wire/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "unsigned_1bit_sl_wire.v",
        "max_rss(MiB)": 7.5,
        "exec_time(ms)": 51.6,
        "elaboration_time(ms)": 35.8,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 35.8,
        "Po": 1,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_1bit_sl_wire/k6_N10_40nm": {
        "test_name": "operators/unsigned_1bit_sl_wire/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "unsigned_1bit_sl_wire.v",
        "max_rss(MiB)": 6.7,
        "exec_time(ms)": 36.7,
        "elaboration_time(ms)": 34.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 34.6,
        "Po": 1,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_1bit_sl_wire/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_1bit_sl_wire/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "unsigned_1bit_sl_wire.v",
        "max_rss(MiB)": 7.2,
        "exec_time(ms)": 55.6,
        "elaboration_time(ms)": 38.1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 38.1,
        "Po": 1,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_1bit_sl_wire/no_arch": {
        "test_name": "operators/unsigned_1bit_sl_wire/no_arch",
        "verilog": "unsigned_1bit_sl_wire.v",
        "max_rss(MiB)": 6.2,
        "exec_time(ms)": 30.5,
        "elaboration_time(ms)": 29.8,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 29.8,
        "Po": 1,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_1bit_sr_indexed/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_1bit_sr_indexed/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "unsigned_1bit_sr_indexed.v",
        "max_rss(MiB)": 7.4,
        "exec_time(ms)": 53,
        "elaboration_time(ms)": 38.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 38.3,
        "Po": 2,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_1bit_sr_indexed/k6_N10_40nm": {
        "test_name": "operators/unsigned_1bit_sr_indexed/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "unsigned_1bit_sr_indexed.v",
        "max_rss(MiB)": 6.7,
        "exec_time(ms)": 43.2,
        "elaboration_time(ms)": 41.1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 41.1,
        "Po": 2,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_1bit_sr_indexed/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_1bit_sr_indexed/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "unsigned_1bit_sr_indexed.v",
        "max_rss(MiB)": 7.4,
        "exec_time(ms)": 45.7,
        "elaboration_time(ms)": 27.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 27.7,
        "Po": 2,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_1bit_sr_indexed/no_arch": {
        "test_name": "operators/unsigned_1bit_sr_indexed/no_arch",
        "verilog": "unsigned_1bit_sr_indexed.v",
        "max_rss(MiB)": 6.3,
        "exec_time(ms)": 32.5,
        "elaboration_time(ms)": 31.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 31.7,
        "Po": 2,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_1bit_sr_wire/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_1bit_sr_wire/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "unsigned_1bit_sr_wire.v",
        "max_rss(MiB)": 7.4,
        "exec_time(ms)": 49.5,
        "elaboration_time(ms)": 33.8,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 33.8,
        "Po": 1,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_1bit_sr_wire/k6_N10_40nm": {
        "test_name": "operators/unsigned_1bit_sr_wire/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "unsigned_1bit_sr_wire.v",
        "max_rss(MiB)": 6.7,
        "exec_time(ms)": 38,
        "elaboration_time(ms)": 35.8,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 35.8,
        "Po": 1,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_1bit_sr_wire/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_1bit_sr_wire/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "unsigned_1bit_sr_wire.v",
        "max_rss(MiB)": 7.3,
        "exec_time(ms)": 55.7,
        "elaboration_time(ms)": 38,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 38,
        "Po": 1,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_1bit_sr_wire/no_arch": {
        "test_name": "operators/unsigned_1bit_sr_wire/no_arch",
        "verilog": "unsigned_1bit_sr_wire.v",
        "max_rss(MiB)": 6.3,
        "exec_time(ms)": 34.1,
        "elaboration_time(ms)": 33.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 33.4,
        "Po": 1,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_2bits_asl_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_2bits_asl_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "unsigned_2bits_asl_wide.v",
        "max_rss(MiB)": 7.3,
        "exec_time(ms)": 53.5,
        "elaboration_time(ms)": 34.8,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 34.9,
        "Pi": 1,
        "Po": 3,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_2bits_asl_wide/k6_N10_40nm": {
        "test_name": "operators/unsigned_2bits_asl_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "unsigned_2bits_asl_wide.v",
        "max_rss(MiB)": 6.7,
        "exec_time(ms)": 43.2,
        "elaboration_time(ms)": 41,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 41.1,
        "Pi": 1,
        "Po": 3,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_2bits_asl_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_2bits_asl_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "unsigned_2bits_asl_wide.v",
        "max_rss(MiB)": 7.3,
        "exec_time(ms)": 51.4,
        "elaboration_time(ms)": 32.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 32.5,
        "Pi": 1,
        "Po": 3,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_2bits_asl_wide/no_arch": {
        "test_name": "operators/unsigned_2bits_asl_wide/no_arch",
        "verilog": "unsigned_2bits_asl_wide.v",
        "max_rss(MiB)": 6.2,
        "exec_time(ms)": 38.5,
        "elaboration_time(ms)": 37.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 37.8,
        "Pi": 1,
        "Po": 3,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_2bits_asr_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_2bits_asr_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "unsigned_2bits_asr_wide.v",
        "max_rss(MiB)": 7.4,
        "exec_time(ms)": 63.7,
        "elaboration_time(ms)": 42.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 42.2,
        "Pi": 1,
        "Po": 3,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_2bits_asr_wide/k6_N10_40nm": {
        "test_name": "operators/unsigned_2bits_asr_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "unsigned_2bits_asr_wide.v",
        "max_rss(MiB)": 6.7,
        "exec_time(ms)": 34,
        "elaboration_time(ms)": 31.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 31.9,
        "Pi": 1,
        "Po": 3,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_2bits_asr_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_2bits_asr_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "unsigned_2bits_asr_wide.v",
        "max_rss(MiB)": 7.3,
        "exec_time(ms)": 52.8,
        "elaboration_time(ms)": 34.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 34.7,
        "Pi": 1,
        "Po": 3,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_2bits_asr_wide/no_arch": {
        "test_name": "operators/unsigned_2bits_asr_wide/no_arch",
        "verilog": "unsigned_2bits_asr_wide.v",
        "max_rss(MiB)": 6.3,
        "exec_time(ms)": 34.8,
        "elaboration_time(ms)": 34.1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 34.1,
        "Pi": 1,
        "Po": 3,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_2bits_sl_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_2bits_sl_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "unsigned_2bits_sl_wide.v",
        "max_rss(MiB)": 7.4,
        "exec_time(ms)": 57.1,
        "elaboration_time(ms)": 37.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 37.3,
        "Pi": 1,
        "Po": 3,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_2bits_sl_wide/k6_N10_40nm": {
        "test_name": "operators/unsigned_2bits_sl_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "unsigned_2bits_sl_wide.v",
        "max_rss(MiB)": 6.7,
        "exec_time(ms)": 42.2,
        "elaboration_time(ms)": 40,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 40.1,
        "Pi": 1,
        "Po": 3,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_2bits_sl_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_2bits_sl_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "unsigned_2bits_sl_wide.v",
        "max_rss(MiB)": 7.3,
        "exec_time(ms)": 41.5,
        "elaboration_time(ms)": 24.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 24.5,
        "Pi": 1,
        "Po": 3,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_2bits_sl_wide/no_arch": {
        "test_name": "operators/unsigned_2bits_sl_wide/no_arch",
        "verilog": "unsigned_2bits_sl_wide.v",
        "max_rss(MiB)": 6.4,
        "exec_time(ms)": 34.4,
        "elaboration_time(ms)": 33.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 33.7,
        "Pi": 1,
        "Po": 3,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_2bits_sr_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_2bits_sr_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "unsigned_2bits_sr_wide.v",
        "max_rss(MiB)": 7.4,
        "exec_time(ms)": 65.5,
        "elaboration_time(ms)": 46.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 46.5,
        "Pi": 1,
        "Po": 3,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_2bits_sr_wide/k6_N10_40nm": {
        "test_name": "operators/unsigned_2bits_sr_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "unsigned_2bits_sr_wide.v",
        "max_rss(MiB)": 6.8,
        "exec_time(ms)": 36.7,
        "elaboration_time(ms)": 33.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 33.9,
        "Pi": 1,
        "Po": 3,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_2bits_sr_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_2bits_sr_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "unsigned_2bits_sr_wide.v",
        "max_rss(MiB)": 7.3,
        "exec_time(ms)": 48.2,
        "elaboration_time(ms)": 34.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 34.3,
        "Pi": 1,
        "Po": 3,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_2bits_sr_wide/no_arch": {
        "test_name": "operators/unsigned_2bits_sr_wide/no_arch",
        "verilog": "unsigned_2bits_sr_wide.v",
        "max_rss(MiB)": 6.3,
        "exec_time(ms)": 41.4,
        "elaboration_time(ms)": 40.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 40.6,
        "Pi": 1,
        "Po": 3,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_64bits_asl_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_64bits_asl_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "unsigned_64bits_asl_ultra_wide.v",
        "max_rss(MiB)": 7.4,
        "exec_time(ms)": 56,
        "elaboration_time(ms)": 36.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 36.7,
        "Pi": 1,
        "Po": 65,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_64bits_asl_ultra_wide/k6_N10_40nm": {
        "test_name": "operators/unsigned_64bits_asl_ultra_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "unsigned_64bits_asl_ultra_wide.v",
        "max_rss(MiB)": 7.1,
        "exec_time(ms)": 40.7,
        "elaboration_time(ms)": 38.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 38.6,
        "Pi": 1,
        "Po": 65,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_64bits_asl_ultra_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_64bits_asl_ultra_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "unsigned_64bits_asl_ultra_wide.v",
        "max_rss(MiB)": 7.3,
        "exec_time(ms)": 59.1,
        "elaboration_time(ms)": 40.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 41,
        "Pi": 1,
        "Po": 65,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_64bits_asl_ultra_wide/no_arch": {
        "test_name": "operators/unsigned_64bits_asl_ultra_wide/no_arch",
        "verilog": "unsigned_64bits_asl_ultra_wide.v",
        "max_rss(MiB)": 6.6,
        "exec_time(ms)": 41.2,
        "elaboration_time(ms)": 40.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 40.4,
        "Pi": 1,
        "Po": 65,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_64bits_asr_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_64bits_asr_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "unsigned_64bits_asr_ultra_wide.v",
        "max_rss(MiB)": 7.4,
        "exec_time(ms)": 54.4,
        "elaboration_time(ms)": 35.8,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 35.9,
        "Pi": 1,
        "Po": 65,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_64bits_asr_ultra_wide/k6_N10_40nm": {
        "test_name": "operators/unsigned_64bits_asr_ultra_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "unsigned_64bits_asr_ultra_wide.v",
        "max_rss(MiB)": 7.1,
        "exec_time(ms)": 36.4,
        "elaboration_time(ms)": 34.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 34.4,
        "Pi": 1,
        "Po": 65,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_64bits_asr_ultra_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_64bits_asr_ultra_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "unsigned_64bits_asr_ultra_wide.v",
        "max_rss(MiB)": 7.3,
        "exec_time(ms)": 56.6,
        "elaboration_time(ms)": 37.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 37.3,
        "Pi": 1,
        "Po": 65,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_64bits_asr_ultra_wide/no_arch": {
        "test_name": "operators/unsigned_64bits_asr_ultra_wide/no_arch",
        "verilog": "unsigned_64bits_asr_ultra_wide.v",
        "max_rss(MiB)": 6.5,
        "exec_time(ms)": 38.9,
        "elaboration_time(ms)": 38,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 38.1,
        "Pi": 1,
        "Po": 65,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_64bits_sl_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_64bits_sl_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "unsigned_64bits_sl_ultra_wide.v",
        "max_rss(MiB)": 7.4,
        "exec_time(ms)": 55.9,
        "elaboration_time(ms)": 36.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 36.6,
        "Pi": 1,
        "Po": 65,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_64bits_sl_ultra_wide/k6_N10_40nm": {
        "test_name": "operators/unsigned_64bits_sl_ultra_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "unsigned_64bits_sl_ultra_wide.v",
        "max_rss(MiB)": 7,
        "exec_time(ms)": 36,
        "elaboration_time(ms)": 34.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 34.5,
        "Pi": 1,
        "Po": 65,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_64bits_sl_ultra_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_64bits_sl_ultra_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "unsigned_64bits_sl_ultra_wide.v",
        "max_rss(MiB)": 7.3,
        "exec_time(ms)": 57.1,
        "elaboration_time(ms)": 39.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 39.8,
        "Pi": 1,
        "Po": 65,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_64bits_sl_ultra_wide/no_arch": {
        "test_name": "operators/unsigned_64bits_sl_ultra_wide/no_arch",
        "verilog": "unsigned_64bits_sl_ultra_wide.v",
        "max_rss(MiB)": 6.5,
        "exec_time(ms)": 40.8,
        "elaboration_time(ms)": 40,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 40.1,
        "Pi": 1,
        "Po": 65,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_64bits_sr_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_64bits_sr_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "unsigned_64bits_sr_ultra_wide.v",
        "max_rss(MiB)": 7.4,
        "exec_time(ms)": 63.4,
        "elaboration_time(ms)": 44.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 44.4,
        "Pi": 1,
        "Po": 65,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_64bits_sr_ultra_wide/k6_N10_40nm": {
        "test_name": "operators/unsigned_64bits_sr_ultra_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "unsigned_64bits_sr_ultra_wide.v",
        "max_rss(MiB)": 6.9,
        "exec_time(ms)": 36.3,
        "elaboration_time(ms)": 33.8,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 33.9,
        "Pi": 1,
        "Po": 65,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_64bits_sr_ultra_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_64bits_sr_ultra_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "unsigned_64bits_sr_ultra_wide.v",
        "max_rss(MiB)": 7.4,
        "exec_time(ms)": 54.9,
        "elaboration_time(ms)": 37.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 37.4,
        "Pi": 1,
        "Po": 65,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_64bits_sr_ultra_wide/no_arch": {
        "test_name": "operators/unsigned_64bits_sr_ultra_wide/no_arch",
        "verilog": "unsigned_64bits_sr_ultra_wide.v",
        "max_rss(MiB)": 6.4,
        "exec_time(ms)": 53.6,
        "elaboration_time(ms)": 52.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 52.7,
        "Pi": 1,
        "Po": 65,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_variable_asl_indexed/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_asl_indexed/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "unsigned_variable_asl_indexed.v",
        "max_rss(MiB)": 11.2,
        "exec_time(ms)": 63.8,
        "elaboration_time(ms)": 44.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 44.3,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/unsigned_variable_asl_indexed/k6_N10_40nm": {
        "test_name": "operators/unsigned_variable_asl_indexed/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "unsigned_variable_asl_indexed.v",
        "max_rss(MiB)": 10.6,
        "exec_time(ms)": 49.1,
        "elaboration_time(ms)": 47.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 47.5,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/unsigned_variable_asl_indexed/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_asl_indexed/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "unsigned_variable_asl_indexed.v",
        "max_rss(MiB)": 11.1,
        "exec_time(ms)": 49,
        "elaboration_time(ms)": 31.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 32,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/unsigned_variable_asl_indexed/no_arch": {
        "test_name": "operators/unsigned_variable_asl_indexed/no_arch",
        "verilog": "unsigned_variable_asl_indexed.v",
        "max_rss(MiB)": 10,
        "exec_time(ms)": 37,
        "elaboration_time(ms)": 36.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 36.3,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/unsigned_variable_asl_int_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_asl_int_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "unsigned_variable_asl_int_wide.v",
        "max_rss(MiB)": 11.7,
        "exec_time(ms)": 65.3,
        "elaboration_time(ms)": 42,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 4.4,
        "synthesis_time(ms)": 46.4,
        "Pi": 37,
        "Po": 32,
        "logic element": 1024,
        "generic logic size": 4,
        "Longest Path": 34,
        "Average Path": 4,
        "Estimated LUTs": 1024,
        "Total Node": 1024
    },
    "operators/unsigned_variable_asl_int_wide/k6_N10_40nm": {
        "test_name": "operators/unsigned_variable_asl_int_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "unsigned_variable_asl_int_wide.v",
        "max_rss(MiB)": 11.1,
        "exec_time(ms)": 52.4,
        "elaboration_time(ms)": 42.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 5.2,
        "synthesis_time(ms)": 47.6,
        "Pi": 37,
        "Po": 32,
        "logic element": 1024,
        "generic logic size": 6,
        "Longest Path": 34,
        "Average Path": 4,
        "Estimated LUTs": 1024,
        "Total Node": 1024
    },
    "operators/unsigned_variable_asl_int_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_asl_int_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "unsigned_variable_asl_int_wide.v",
        "max_rss(MiB)": 11.6,
        "exec_time(ms)": 61.9,
        "elaboration_time(ms)": 38.8,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 4.4,
        "synthesis_time(ms)": 43.2,
        "Pi": 37,
        "Po": 32,
        "logic element": 1024,
        "generic logic size": 6,
        "Longest Path": 34,
        "Average Path": 4,
        "Estimated LUTs": 1024,
        "Total Node": 1024
    },
    "operators/unsigned_variable_asl_int_wide/no_arch": {
        "test_name": "operators/unsigned_variable_asl_int_wide/no_arch",
        "verilog": "unsigned_variable_asl_int_wide.v",
        "max_rss(MiB)": 11,
        "exec_time(ms)": 43.5,
        "elaboration_time(ms)": 36.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 4.3,
        "synthesis_time(ms)": 41.2,
        "Pi": 37,
        "Po": 32,
        "logic element": 1024,
        "Longest Path": 34,
        "Average Path": 4,
        "Estimated LUTs": 1024,
        "Total Node": 1024
    },
    "operators/unsigned_variable_asl_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_asl_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "unsigned_variable_asl_ultra_wide.v",
        "warnings": [
            "[NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
            "[NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]"
        ],
        "max_rss(MiB)": 16.4,
        "exec_time(ms)": 102.2,
        "elaboration_time(ms)": 48.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 19.3,
        "synthesis_time(ms)": 67.7,
        "Pi": 72,
        "Po": 65,
        "logic element": 4225,
        "generic logic size": 4,
        "Longest Path": 67,
        "Average Path": 5,
        "Estimated LUTs": 4225,
        "Total Node": 4225
    },
    "operators/unsigned_variable_asl_ultra_wide/k6_N10_40nm": {
        "test_name": "operators/unsigned_variable_asl_ultra_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "unsigned_variable_asl_ultra_wide.v",
        "warnings": [
            "[NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
            "[NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]"
        ],
        "max_rss(MiB)": 15.9,
        "exec_time(ms)": 69.1,
        "elaboration_time(ms)": 38.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 20.5,
        "synthesis_time(ms)": 59,
        "Pi": 72,
        "Po": 65,
        "logic element": 4225,
        "generic logic size": 6,
        "Longest Path": 67,
        "Average Path": 5,
        "Estimated LUTs": 4225,
        "Total Node": 4225
    },
    "operators/unsigned_variable_asl_ultra_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_asl_ultra_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "unsigned_variable_asl_ultra_wide.v",
        "warnings": [
            "[NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
            "[NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]"
        ],
        "max_rss(MiB)": 16.4,
        "exec_time(ms)": 112,
        "elaboration_time(ms)": 59.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 25.3,
        "synthesis_time(ms)": 84.6,
        "Pi": 72,
        "Po": 65,
        "logic element": 4225,
        "generic logic size": 6,
        "Longest Path": 67,
        "Average Path": 5,
        "Estimated LUTs": 4225,
        "Total Node": 4225
    },
    "operators/unsigned_variable_asl_ultra_wide/no_arch": {
        "test_name": "operators/unsigned_variable_asl_ultra_wide/no_arch",
        "verilog": "unsigned_variable_asl_ultra_wide.v",
        "warnings": [
            "[NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
            "[NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]"
        ],
        "max_rss(MiB)": 15.5,
        "exec_time(ms)": 80,
        "elaboration_time(ms)": 51.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 19.1,
        "synthesis_time(ms)": 70.4,
        "Pi": 72,
        "Po": 65,
        "logic element": 4225,
        "Longest Path": 67,
        "Average Path": 5,
        "Estimated LUTs": 4225,
        "Total Node": 4225
    },
    "operators/unsigned_variable_asl_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_asl_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "unsigned_variable_asl_wide.v",
        "max_rss(MiB)": 11.2,
        "exec_time(ms)": 57.1,
        "elaboration_time(ms)": 35.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 35.9,
        "Pi": 5,
        "Po": 3,
        "logic element": 9,
        "generic logic size": 4,
        "Longest Path": 5,
        "Average Path": 3,
        "Estimated LUTs": 9,
        "Total Node": 9
    },
    "operators/unsigned_variable_asl_wide/k6_N10_40nm": {
        "test_name": "operators/unsigned_variable_asl_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "unsigned_variable_asl_wide.v",
        "max_rss(MiB)": 10.6,
        "exec_time(ms)": 41.6,
        "elaboration_time(ms)": 39.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 39.7,
        "Pi": 5,
        "Po": 3,
        "logic element": 9,
        "generic logic size": 6,
        "Longest Path": 5,
        "Average Path": 3,
        "Estimated LUTs": 9,
        "Total Node": 9
    },
    "operators/unsigned_variable_asl_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_asl_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "unsigned_variable_asl_wide.v",
        "max_rss(MiB)": 11.1,
        "exec_time(ms)": 57.9,
        "elaboration_time(ms)": 40.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 40.3,
        "Pi": 5,
        "Po": 3,
        "logic element": 9,
        "generic logic size": 6,
        "Longest Path": 5,
        "Average Path": 3,
        "Estimated LUTs": 9,
        "Total Node": 9
    },
    "operators/unsigned_variable_asl_wide/no_arch": {
        "test_name": "operators/unsigned_variable_asl_wide/no_arch",
        "verilog": "unsigned_variable_asl_wide.v",
        "max_rss(MiB)": 9.9,
        "exec_time(ms)": 40.1,
        "elaboration_time(ms)": 39.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 39.3,
        "Pi": 5,
        "Po": 3,
        "logic element": 9,
        "Longest Path": 5,
        "Average Path": 3,
        "Estimated LUTs": 9,
        "Total Node": 9
    },
    "operators/unsigned_variable_asl_wire/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_asl_wire/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "unsigned_variable_asl_wire.v",
        "max_rss(MiB)": 11.2,
        "exec_time(ms)": 47.4,
        "elaboration_time(ms)": 29.8,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 29.8,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/unsigned_variable_asl_wire/k6_N10_40nm": {
        "test_name": "operators/unsigned_variable_asl_wire/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "unsigned_variable_asl_wire.v",
        "max_rss(MiB)": 10.5,
        "exec_time(ms)": 40.5,
        "elaboration_time(ms)": 33.1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 33.1,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/unsigned_variable_asl_wire/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_asl_wire/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "unsigned_variable_asl_wire.v",
        "max_rss(MiB)": 11.1,
        "exec_time(ms)": 55.3,
        "elaboration_time(ms)": 35,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 35.1,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/unsigned_variable_asl_wire/no_arch": {
        "test_name": "operators/unsigned_variable_asl_wire/no_arch",
        "verilog": "unsigned_variable_asl_wire.v",
        "max_rss(MiB)": 9.9,
        "exec_time(ms)": 52.5,
        "elaboration_time(ms)": 51.8,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 51.8,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/unsigned_variable_asr_indexed/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_asr_indexed/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "unsigned_variable_asr_indexed.v",
        "max_rss(MiB)": 11.2,
        "exec_time(ms)": 54.5,
        "elaboration_time(ms)": 39.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 39.6,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/unsigned_variable_asr_indexed/k6_N10_40nm": {
        "test_name": "operators/unsigned_variable_asr_indexed/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "unsigned_variable_asr_indexed.v",
        "max_rss(MiB)": 10.5,
        "exec_time(ms)": 41.3,
        "elaboration_time(ms)": 39.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 39.5,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/unsigned_variable_asr_indexed/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_asr_indexed/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "unsigned_variable_asr_indexed.v",
        "max_rss(MiB)": 11.1,
        "exec_time(ms)": 63.7,
        "elaboration_time(ms)": 48.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 48.4,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/unsigned_variable_asr_indexed/no_arch": {
        "test_name": "operators/unsigned_variable_asr_indexed/no_arch",
        "verilog": "unsigned_variable_asr_indexed.v",
        "max_rss(MiB)": 10,
        "exec_time(ms)": 35.4,
        "elaboration_time(ms)": 34.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 34.6,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/unsigned_variable_asr_int_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_asr_int_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "unsigned_variable_asr_int_wide.v",
        "max_rss(MiB)": 11.7,
        "exec_time(ms)": 67.9,
        "elaboration_time(ms)": 42.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 4.7,
        "synthesis_time(ms)": 47.3,
        "Pi": 37,
        "Po": 32,
        "logic element": 1024,
        "generic logic size": 4,
        "Longest Path": 34,
        "Average Path": 4,
        "Estimated LUTs": 1024,
        "Total Node": 1024
    },
    "operators/unsigned_variable_asr_int_wide/k6_N10_40nm": {
        "test_name": "operators/unsigned_variable_asr_int_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "unsigned_variable_asr_int_wide.v",
        "max_rss(MiB)": 11.1,
        "exec_time(ms)": 46.9,
        "elaboration_time(ms)": 38.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 5.1,
        "synthesis_time(ms)": 43.7,
        "Pi": 37,
        "Po": 32,
        "logic element": 1024,
        "generic logic size": 6,
        "Longest Path": 34,
        "Average Path": 4,
        "Estimated LUTs": 1024,
        "Total Node": 1024
    },
    "operators/unsigned_variable_asr_int_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_asr_int_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "unsigned_variable_asr_int_wide.v",
        "max_rss(MiB)": 11.5,
        "exec_time(ms)": 67.2,
        "elaboration_time(ms)": 42.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 4.3,
        "synthesis_time(ms)": 47,
        "Pi": 37,
        "Po": 32,
        "logic element": 1024,
        "generic logic size": 6,
        "Longest Path": 34,
        "Average Path": 4,
        "Estimated LUTs": 1024,
        "Total Node": 1024
    },
    "operators/unsigned_variable_asr_int_wide/no_arch": {
        "test_name": "operators/unsigned_variable_asr_int_wide/no_arch",
        "verilog": "unsigned_variable_asr_int_wide.v",
        "max_rss(MiB)": 11,
        "exec_time(ms)": 47.7,
        "elaboration_time(ms)": 42.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 3.3,
        "synthesis_time(ms)": 45.6,
        "Pi": 37,
        "Po": 32,
        "logic element": 1024,
        "Longest Path": 34,
        "Average Path": 4,
        "Estimated LUTs": 1024,
        "Total Node": 1024
    },
    "operators/unsigned_variable_asr_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_asr_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "unsigned_variable_asr_ultra_wide.v",
        "warnings": [
            "[NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
            "[NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]"
        ],
        "max_rss(MiB)": 16.2,
        "exec_time(ms)": 90.8,
        "elaboration_time(ms)": 46.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 20.6,
        "synthesis_time(ms)": 67,
        "Pi": 72,
        "Po": 65,
        "logic element": 4225,
        "generic logic size": 4,
        "Longest Path": 67,
        "Average Path": 5,
        "Estimated LUTs": 4225,
        "Total Node": 4225
    },
    "operators/unsigned_variable_asr_ultra_wide/k6_N10_40nm": {
        "test_name": "operators/unsigned_variable_asr_ultra_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "unsigned_variable_asr_ultra_wide.v",
        "warnings": [
            "[NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
            "[NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]"
        ],
        "max_rss(MiB)": 15.9,
        "exec_time(ms)": 76,
        "elaboration_time(ms)": 47.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 17.6,
        "synthesis_time(ms)": 64.9,
        "Pi": 72,
        "Po": 65,
        "logic element": 4225,
        "generic logic size": 6,
        "Longest Path": 67,
        "Average Path": 5,
        "Estimated LUTs": 4225,
        "Total Node": 4225
    },
    "operators/unsigned_variable_asr_ultra_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_asr_ultra_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "unsigned_variable_asr_ultra_wide.v",
        "warnings": [
            "[NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
            "[NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]"
        ],
        "max_rss(MiB)": 16.4,
        "exec_time(ms)": 97.6,
        "elaboration_time(ms)": 49.1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 22.7,
        "synthesis_time(ms)": 71.8,
        "Pi": 72,
        "Po": 65,
        "logic element": 4225,
        "generic logic size": 6,
        "Longest Path": 67,
        "Average Path": 5,
        "Estimated LUTs": 4225,
        "Total Node": 4225
    },
    "operators/unsigned_variable_asr_ultra_wide/no_arch": {
        "test_name": "operators/unsigned_variable_asr_ultra_wide/no_arch",
        "verilog": "unsigned_variable_asr_ultra_wide.v",
        "warnings": [
            "[NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
            "[NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]"
        ],
        "max_rss(MiB)": 15.3,
        "exec_time(ms)": 82.8,
        "elaboration_time(ms)": 49.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 22.7,
        "synthesis_time(ms)": 72.6,
        "Pi": 72,
        "Po": 65,
        "logic element": 4225,
        "Longest Path": 67,
        "Average Path": 5,
        "Estimated LUTs": 4225,
        "Total Node": 4225
    },
    "operators/unsigned_variable_asr_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_asr_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "unsigned_variable_asr_wide.v",
        "max_rss(MiB)": 11.2,
        "exec_time(ms)": 57.1,
        "elaboration_time(ms)": 39.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 39.6,
        "Pi": 5,
        "Po": 3,
        "logic element": 9,
        "generic logic size": 4,
        "Longest Path": 5,
        "Average Path": 3,
        "Estimated LUTs": 9,
        "Total Node": 9
    },
    "operators/unsigned_variable_asr_wide/k6_N10_40nm": {
        "test_name": "operators/unsigned_variable_asr_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "unsigned_variable_asr_wide.v",
        "max_rss(MiB)": 10.6,
        "exec_time(ms)": 43.7,
        "elaboration_time(ms)": 41.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 41.4,
        "Pi": 5,
        "Po": 3,
        "logic element": 9,
        "generic logic size": 6,
        "Longest Path": 5,
        "Average Path": 3,
        "Estimated LUTs": 9,
        "Total Node": 9
    },
    "operators/unsigned_variable_asr_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_asr_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "unsigned_variable_asr_wide.v",
        "max_rss(MiB)": 11.1,
        "exec_time(ms)": 63.6,
        "elaboration_time(ms)": 46.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 46.4,
        "Pi": 5,
        "Po": 3,
        "logic element": 9,
        "generic logic size": 6,
        "Longest Path": 5,
        "Average Path": 3,
        "Estimated LUTs": 9,
        "Total Node": 9
    },
    "operators/unsigned_variable_asr_wide/no_arch": {
        "test_name": "operators/unsigned_variable_asr_wide/no_arch",
        "verilog": "unsigned_variable_asr_wide.v",
        "max_rss(MiB)": 9.9,
        "exec_time(ms)": 62.5,
        "elaboration_time(ms)": 61.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 61.8,
        "Pi": 5,
        "Po": 3,
        "logic element": 9,
        "Longest Path": 5,
        "Average Path": 3,
        "Estimated LUTs": 9,
        "Total Node": 9
    },
    "operators/unsigned_variable_asr_wire/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_asr_wire/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "unsigned_variable_asr_wire.v",
        "max_rss(MiB)": 11.1,
        "exec_time(ms)": 113.7,
        "elaboration_time(ms)": 73.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 73.9,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/unsigned_variable_asr_wire/k6_N10_40nm": {
        "test_name": "operators/unsigned_variable_asr_wire/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "unsigned_variable_asr_wire.v",
        "max_rss(MiB)": 10.6,
        "exec_time(ms)": 59.9,
        "elaboration_time(ms)": 57.8,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 57.8,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/unsigned_variable_asr_wire/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_asr_wire/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "unsigned_variable_asr_wire.v",
        "max_rss(MiB)": 11.1,
        "exec_time(ms)": 65.4,
        "elaboration_time(ms)": 38.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 38.4,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/unsigned_variable_asr_wire/no_arch": {
        "test_name": "operators/unsigned_variable_asr_wire/no_arch",
        "verilog": "unsigned_variable_asr_wire.v",
        "max_rss(MiB)": 9.9,
        "exec_time(ms)": 43.3,
        "elaboration_time(ms)": 42.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 42.5,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/unsigned_variable_sl_indexed/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_sl_indexed/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "unsigned_variable_sl_indexed.v",
        "max_rss(MiB)": 11.1,
        "exec_time(ms)": 76.6,
        "elaboration_time(ms)": 53.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 53.9,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/unsigned_variable_sl_indexed/k6_N10_40nm": {
        "test_name": "operators/unsigned_variable_sl_indexed/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "unsigned_variable_sl_indexed.v",
        "max_rss(MiB)": 10.6,
        "exec_time(ms)": 52.1,
        "elaboration_time(ms)": 49.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 49.4,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/unsigned_variable_sl_indexed/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_sl_indexed/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "unsigned_variable_sl_indexed.v",
        "max_rss(MiB)": 11.1,
        "exec_time(ms)": 81.8,
        "elaboration_time(ms)": 61.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 61.2,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/unsigned_variable_sl_indexed/no_arch": {
        "test_name": "operators/unsigned_variable_sl_indexed/no_arch",
        "verilog": "unsigned_variable_sl_indexed.v",
        "max_rss(MiB)": 10.1,
        "exec_time(ms)": 50.3,
        "elaboration_time(ms)": 49.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 49.6,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/unsigned_variable_sl_int_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_sl_int_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "unsigned_variable_sl_int_wide.v",
        "max_rss(MiB)": 11.7,
        "exec_time(ms)": 95.1,
        "elaboration_time(ms)": 63.1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 5.7,
        "synthesis_time(ms)": 68.8,
        "Pi": 37,
        "Po": 32,
        "logic element": 1024,
        "generic logic size": 4,
        "Longest Path": 34,
        "Average Path": 4,
        "Estimated LUTs": 1024,
        "Total Node": 1024
    },
    "operators/unsigned_variable_sl_int_wide/k6_N10_40nm": {
        "test_name": "operators/unsigned_variable_sl_int_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "unsigned_variable_sl_int_wide.v",
        "max_rss(MiB)": 11.1,
        "exec_time(ms)": 65.5,
        "elaboration_time(ms)": 55,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 5.6,
        "synthesis_time(ms)": 60.6,
        "Pi": 37,
        "Po": 32,
        "logic element": 1024,
        "generic logic size": 6,
        "Longest Path": 34,
        "Average Path": 4,
        "Estimated LUTs": 1024,
        "Total Node": 1024
    },
    "operators/unsigned_variable_sl_int_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_sl_int_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "unsigned_variable_sl_int_wide.v",
        "max_rss(MiB)": 11.5,
        "exec_time(ms)": 80.3,
        "elaboration_time(ms)": 54.8,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 4.1,
        "synthesis_time(ms)": 58.9,
        "Pi": 37,
        "Po": 32,
        "logic element": 1024,
        "generic logic size": 6,
        "Longest Path": 34,
        "Average Path": 4,
        "Estimated LUTs": 1024,
        "Total Node": 1024
    },
    "operators/unsigned_variable_sl_int_wide/no_arch": {
        "test_name": "operators/unsigned_variable_sl_int_wide/no_arch",
        "verilog": "unsigned_variable_sl_int_wide.v",
        "max_rss(MiB)": 10.5,
        "exec_time(ms)": 59.1,
        "elaboration_time(ms)": 49.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 7,
        "synthesis_time(ms)": 56.3,
        "Pi": 37,
        "Po": 32,
        "logic element": 1024,
        "Longest Path": 34,
        "Average Path": 4,
        "Estimated LUTs": 1024,
        "Total Node": 1024
    },
    "operators/unsigned_variable_sl_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_sl_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "unsigned_variable_sl_ultra_wide.v",
        "warnings": [
            "[NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
            "[NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]"
        ],
        "max_rss(MiB)": 16.3,
        "exec_time(ms)": 126.6,
        "elaboration_time(ms)": 63.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 32.9,
        "synthesis_time(ms)": 96.3,
        "Pi": 72,
        "Po": 65,
        "logic element": 4225,
        "generic logic size": 4,
        "Longest Path": 67,
        "Average Path": 5,
        "Estimated LUTs": 4225,
        "Total Node": 4225
    },
    "operators/unsigned_variable_sl_ultra_wide/k6_N10_40nm": {
        "test_name": "operators/unsigned_variable_sl_ultra_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "unsigned_variable_sl_ultra_wide.v",
        "warnings": [
            "[NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
            "[NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]"
        ],
        "max_rss(MiB)": 15.9,
        "exec_time(ms)": 132.5,
        "elaboration_time(ms)": 61.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 35.1,
        "synthesis_time(ms)": 96.6,
        "Pi": 72,
        "Po": 65,
        "logic element": 4225,
        "generic logic size": 6,
        "Longest Path": 67,
        "Average Path": 5,
        "Estimated LUTs": 4225,
        "Total Node": 4225
    },
    "operators/unsigned_variable_sl_ultra_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_sl_ultra_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "unsigned_variable_sl_ultra_wide.v",
        "warnings": [
            "[NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
            "[NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]"
        ],
        "max_rss(MiB)": 16.2,
        "exec_time(ms)": 101.4,
        "elaboration_time(ms)": 54.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 17.2,
        "synthesis_time(ms)": 72.1,
        "Pi": 72,
        "Po": 65,
        "logic element": 4225,
        "generic logic size": 6,
        "Longest Path": 67,
        "Average Path": 5,
        "Estimated LUTs": 4225,
        "Total Node": 4225
    },
    "operators/unsigned_variable_sl_ultra_wide/no_arch": {
        "test_name": "operators/unsigned_variable_sl_ultra_wide/no_arch",
        "verilog": "unsigned_variable_sl_ultra_wide.v",
        "warnings": [
            "[NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
            "[NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]"
        ],
        "max_rss(MiB)": 15.4,
        "exec_time(ms)": 122,
        "elaboration_time(ms)": 86,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 23.8,
        "synthesis_time(ms)": 109.8,
        "Pi": 72,
        "Po": 65,
        "logic element": 4225,
        "Longest Path": 67,
        "Average Path": 5,
        "Estimated LUTs": 4225,
        "Total Node": 4225
    },
    "operators/unsigned_variable_sl_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_sl_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "unsigned_variable_sl_wide.v",
        "max_rss(MiB)": 11.2,
        "exec_time(ms)": 61.5,
        "elaboration_time(ms)": 41,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 41.1,
        "Pi": 5,
        "Po": 3,
        "logic element": 9,
        "generic logic size": 4,
        "Longest Path": 5,
        "Average Path": 3,
        "Estimated LUTs": 9,
        "Total Node": 9
    },
    "operators/unsigned_variable_sl_wide/k6_N10_40nm": {
        "test_name": "operators/unsigned_variable_sl_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "unsigned_variable_sl_wide.v",
        "max_rss(MiB)": 10.5,
        "exec_time(ms)": 57.4,
        "elaboration_time(ms)": 55.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 55.3,
        "Pi": 5,
        "Po": 3,
        "logic element": 9,
        "generic logic size": 6,
        "Longest Path": 5,
        "Average Path": 3,
        "Estimated LUTs": 9,
        "Total Node": 9
    },
    "operators/unsigned_variable_sl_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_sl_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "unsigned_variable_sl_wide.v",
        "max_rss(MiB)": 11.2,
        "exec_time(ms)": 80.9,
        "elaboration_time(ms)": 45.1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 45.1,
        "Pi": 5,
        "Po": 3,
        "logic element": 9,
        "generic logic size": 6,
        "Longest Path": 5,
        "Average Path": 3,
        "Estimated LUTs": 9,
        "Total Node": 9
    },
    "operators/unsigned_variable_sl_wide/no_arch": {
        "test_name": "operators/unsigned_variable_sl_wide/no_arch",
        "verilog": "unsigned_variable_sl_wide.v",
        "max_rss(MiB)": 10,
        "exec_time(ms)": 44.5,
        "elaboration_time(ms)": 43.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 43.6,
        "Pi": 5,
        "Po": 3,
        "logic element": 9,
        "Longest Path": 5,
        "Average Path": 3,
        "Estimated LUTs": 9,
        "Total Node": 9
    },
    "operators/unsigned_variable_sl_wire/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_sl_wire/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "unsigned_variable_sl_wire.v",
        "max_rss(MiB)": 11.3,
        "exec_time(ms)": 75.8,
        "elaboration_time(ms)": 52,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 52.1,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/unsigned_variable_sl_wire/k6_N10_40nm": {
        "test_name": "operators/unsigned_variable_sl_wire/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "unsigned_variable_sl_wire.v",
        "max_rss(MiB)": 10.5,
        "exec_time(ms)": 71,
        "elaboration_time(ms)": 67.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 67.7,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/unsigned_variable_sl_wire/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_sl_wire/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "unsigned_variable_sl_wire.v",
        "max_rss(MiB)": 11.1,
        "exec_time(ms)": 62.6,
        "elaboration_time(ms)": 45.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 45.8,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/unsigned_variable_sl_wire/no_arch": {
        "test_name": "operators/unsigned_variable_sl_wire/no_arch",
        "verilog": "unsigned_variable_sl_wire.v",
        "max_rss(MiB)": 10.1,
        "exec_time(ms)": 48.7,
        "elaboration_time(ms)": 47.8,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 47.8,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/unsigned_variable_sr_indexed/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_sr_indexed/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "unsigned_variable_sr_indexed.v",
        "max_rss(MiB)": 11.2,
        "exec_time(ms)": 71.9,
        "elaboration_time(ms)": 50.8,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 50.9,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/unsigned_variable_sr_indexed/k6_N10_40nm": {
        "test_name": "operators/unsigned_variable_sr_indexed/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "unsigned_variable_sr_indexed.v",
        "max_rss(MiB)": 10.6,
        "exec_time(ms)": 45.8,
        "elaboration_time(ms)": 43.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 43.3,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/unsigned_variable_sr_indexed/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_sr_indexed/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "unsigned_variable_sr_indexed.v",
        "max_rss(MiB)": 11,
        "exec_time(ms)": 100.6,
        "elaboration_time(ms)": 84.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 84.7,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/unsigned_variable_sr_indexed/no_arch": {
        "test_name": "operators/unsigned_variable_sr_indexed/no_arch",
        "verilog": "unsigned_variable_sr_indexed.v",
        "max_rss(MiB)": 10.1,
        "exec_time(ms)": 68.4,
        "elaboration_time(ms)": 67.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 67.6,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/unsigned_variable_sr_int_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_sr_int_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "unsigned_variable_sr_int_wide.v",
        "max_rss(MiB)": 11.7,
        "exec_time(ms)": 96.3,
        "elaboration_time(ms)": 63.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 5.2,
        "synthesis_time(ms)": 68.7,
        "Pi": 37,
        "Po": 32,
        "logic element": 1024,
        "generic logic size": 4,
        "Longest Path": 34,
        "Average Path": 4,
        "Estimated LUTs": 1024,
        "Total Node": 1024
    },
    "operators/unsigned_variable_sr_int_wide/k6_N10_40nm": {
        "test_name": "operators/unsigned_variable_sr_int_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "unsigned_variable_sr_int_wide.v",
        "max_rss(MiB)": 11.1,
        "exec_time(ms)": 57.5,
        "elaboration_time(ms)": 50.1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 4,
        "synthesis_time(ms)": 54.1,
        "Pi": 37,
        "Po": 32,
        "logic element": 1024,
        "generic logic size": 6,
        "Longest Path": 34,
        "Average Path": 4,
        "Estimated LUTs": 1024,
        "Total Node": 1024
    },
    "operators/unsigned_variable_sr_int_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_sr_int_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "unsigned_variable_sr_int_wide.v",
        "max_rss(MiB)": 11.6,
        "exec_time(ms)": 105.2,
        "elaboration_time(ms)": 78.8,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 5.1,
        "synthesis_time(ms)": 83.9,
        "Pi": 37,
        "Po": 32,
        "logic element": 1024,
        "generic logic size": 6,
        "Longest Path": 34,
        "Average Path": 4,
        "Estimated LUTs": 1024,
        "Total Node": 1024
    },
    "operators/unsigned_variable_sr_int_wide/no_arch": {
        "test_name": "operators/unsigned_variable_sr_int_wide/no_arch",
        "verilog": "unsigned_variable_sr_int_wide.v",
        "max_rss(MiB)": 10.7,
        "exec_time(ms)": 62.2,
        "elaboration_time(ms)": 50.1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 5,
        "synthesis_time(ms)": 55.1,
        "Pi": 37,
        "Po": 32,
        "logic element": 1024,
        "Longest Path": 34,
        "Average Path": 4,
        "Estimated LUTs": 1024,
        "Total Node": 1024
    },
    "operators/unsigned_variable_sr_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_sr_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "unsigned_variable_sr_ultra_wide.v",
        "warnings": [
            "[NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
            "[NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]"
        ],
        "max_rss(MiB)": 16.4,
        "exec_time(ms)": 118,
        "elaboration_time(ms)": 61.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 24.9,
        "synthesis_time(ms)": 86.2,
        "Pi": 72,
        "Po": 65,
        "logic element": 4225,
        "generic logic size": 4,
        "Longest Path": 67,
        "Average Path": 5,
        "Estimated LUTs": 4225,
        "Total Node": 4225
    },
    "operators/unsigned_variable_sr_ultra_wide/k6_N10_40nm": {
        "test_name": "operators/unsigned_variable_sr_ultra_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "unsigned_variable_sr_ultra_wide.v",
        "warnings": [
            "[NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
            "[NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]"
        ],
        "max_rss(MiB)": 15.9,
        "exec_time(ms)": 101.9,
        "elaboration_time(ms)": 68.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 22.4,
        "synthesis_time(ms)": 90.7,
        "Pi": 72,
        "Po": 65,
        "logic element": 4225,
        "generic logic size": 6,
        "Longest Path": 67,
        "Average Path": 5,
        "Estimated LUTs": 4225,
        "Total Node": 4225
    },
    "operators/unsigned_variable_sr_ultra_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_sr_ultra_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "unsigned_variable_sr_ultra_wide.v",
        "warnings": [
            "[NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
            "[NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]"
        ],
        "max_rss(MiB)": 16.2,
        "exec_time(ms)": 123.1,
        "elaboration_time(ms)": 67.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 25.6,
        "synthesis_time(ms)": 93.4,
        "Pi": 72,
        "Po": 65,
        "logic element": 4225,
        "generic logic size": 6,
        "Longest Path": 67,
        "Average Path": 5,
        "Estimated LUTs": 4225,
        "Total Node": 4225
    },
    "operators/unsigned_variable_sr_ultra_wide/no_arch": {
        "test_name": "operators/unsigned_variable_sr_ultra_wide/no_arch",
        "verilog": "unsigned_variable_sr_ultra_wide.v",
        "warnings": [
            "[NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
            "[NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]"
        ],
        "max_rss(MiB)": 15.4,
        "exec_time(ms)": 108.3,
        "elaboration_time(ms)": 71.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 25.8,
        "synthesis_time(ms)": 97.7,
        "Pi": 72,
        "Po": 65,
        "logic element": 4225,
        "Longest Path": 67,
        "Average Path": 5,
        "Estimated LUTs": 4225,
        "Total Node": 4225
    },
    "operators/unsigned_variable_sr_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_sr_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "unsigned_variable_sr_wide.v",
        "max_rss(MiB)": 11.1,
        "exec_time(ms)": 84,
        "elaboration_time(ms)": 59,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 59.1,
        "Pi": 5,
        "Po": 3,
        "logic element": 9,
        "generic logic size": 4,
        "Longest Path": 5,
        "Average Path": 3,
        "Estimated LUTs": 9,
        "Total Node": 9
    },
    "operators/unsigned_variable_sr_wide/k6_N10_40nm": {
        "test_name": "operators/unsigned_variable_sr_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "unsigned_variable_sr_wide.v",
        "max_rss(MiB)": 10.5,
        "exec_time(ms)": 48.8,
        "elaboration_time(ms)": 46.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 46.4,
        "Pi": 5,
        "Po": 3,
        "logic element": 9,
        "generic logic size": 6,
        "Longest Path": 5,
        "Average Path": 3,
        "Estimated LUTs": 9,
        "Total Node": 9
    },
    "operators/unsigned_variable_sr_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_sr_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "unsigned_variable_sr_wide.v",
        "max_rss(MiB)": 11.1,
        "exec_time(ms)": 72,
        "elaboration_time(ms)": 51.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 51.6,
        "Pi": 5,
        "Po": 3,
        "logic element": 9,
        "generic logic size": 6,
        "Longest Path": 5,
        "Average Path": 3,
        "Estimated LUTs": 9,
        "Total Node": 9
    },
    "operators/unsigned_variable_sr_wide/no_arch": {
        "test_name": "operators/unsigned_variable_sr_wide/no_arch",
        "verilog": "unsigned_variable_sr_wide.v",
        "max_rss(MiB)": 10,
        "exec_time(ms)": 57.3,
        "elaboration_time(ms)": 56.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 56.5,
        "Pi": 5,
        "Po": 3,
        "logic element": 9,
        "Longest Path": 5,
        "Average Path": 3,
        "Estimated LUTs": 9,
        "Total Node": 9
    },
    "operators/unsigned_variable_sr_wire/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_sr_wire/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "unsigned_variable_sr_wire.v",
        "max_rss(MiB)": 11.2,
        "exec_time(ms)": 70.1,
        "elaboration_time(ms)": 52.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 52.3,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/unsigned_variable_sr_wire/k6_N10_40nm": {
        "test_name": "operators/unsigned_variable_sr_wire/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "unsigned_variable_sr_wire.v",
        "max_rss(MiB)": 10.6,
        "exec_time(ms)": 52.6,
        "elaboration_time(ms)": 50,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 50.1,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/unsigned_variable_sr_wire/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_sr_wire/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "unsigned_variable_sr_wire.v",
        "max_rss(MiB)": 11,
        "exec_time(ms)": 75.4,
        "elaboration_time(ms)": 48.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 48.4,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/unsigned_variable_sr_wire/no_arch": {
        "test_name": "operators/unsigned_variable_sr_wire/no_arch",
        "verilog": "unsigned_variable_sr_wire.v",
        "max_rss(MiB)": 10,
        "exec_time(ms)": 46.4,
        "elaboration_time(ms)": 45.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 45.6,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "DEFAULT": {
        "test_name": "n/a",
        "architecture": "n/a",
        "verilog": "n/a",
        "exit": 0,
        "leaks": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "elaboration_time(ms)": -1,
        "optimization_time(ms)": -1,
        "techmap_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": 0,
        "Pi": 0,
        "Po": 0,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 0,
        "Average Path": 0,
        "Estimated LUTs": 0,
        "Total Node": 0
    }
}
