In VHDL, test benches allow us to test our codes without necessarily simulating them. Here, a test bench (dec1_tb)
is used to test the functionality of a decoder (the decoder here is a seven segment display). The input
to the test bench are provided in the stm_in.txt file
