

================================================================
== Vitis HLS Report for 'conv2'
================================================================
* Date:           Tue Oct 31 16:54:37 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+
    |    Latency (cycles)   |   Latency (absolute)  |        Interval       | Pipeline|
    |    min    |    max    |    min    |    max    |    min    |    max    |   Type  |
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+
    |  121280626|  121280626|  1.213 sec|  1.213 sec|  121280626|  121280626|       no|
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----------+-----------+----------+-----------+-----------+------+----------+
        |          |    Latency (cycles)   | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|    min    |    max    |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----------+-----------+----------+-----------+-----------+------+----------+
        |- TJ_TI   |  121280625|  121280625|    539025|          -|          -|   225|        no|
        | + TN     |     335560|     335560|     41945|          -|          -|     8|        no|
        +----------+-----------+-----------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 11 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 3 
11 --> 12 
12 --> 13 
13 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%ti = alloca i32 1"   --->   Operation 14 'alloca' 'ti' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%tj = alloca i32 1"   --->   Operation 15 'alloca' 'tj' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%indvar_flatten83 = alloca i32 1"   --->   Operation 16 'alloca' 'indvar_flatten83' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv2_biases, void @empty_26, i32 0, i32 0, void @empty_10, i32 4294967295, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_15, i32 0, i32 0, void @empty_10, i32 0, i32 512, void @empty_19, void @empty_20, void @empty_10, i32 16, i32 16, i32 16, i32 16, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%output_ftmap_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %output_ftmap" [src/conv2.cpp:9]   --->   Operation 19 'read' 'output_ftmap_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%conv2_weights_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %conv2_weights" [src/conv2.cpp:9]   --->   Operation 20 'read' 'conv2_weights_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%input_ftmap_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %input_ftmap" [src/conv2.cpp:9]   --->   Operation 21 'read' 'input_ftmap_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.42ns)   --->   "%store_ln30 = store i8 0, i8 %indvar_flatten83" [src/conv2.cpp:30]   --->   Operation 22 'store' 'store_ln30' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 23 [1/1] (0.42ns)   --->   "%store_ln30 = store i4 0, i4 %tj" [src/conv2.cpp:30]   --->   Operation 23 'store' 'store_ln30' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 24 [1/1] (0.42ns)   --->   "%store_ln30 = store i4 0, i4 %ti" [src/conv2.cpp:30]   --->   Operation 24 'store' 'store_ln30' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln30 = br void %TN" [src/conv2.cpp:30]   --->   Operation 25 'br' 'br_ln30' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.19>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%indvar_flatten83_load = load i8 %indvar_flatten83" [src/conv2.cpp:30]   --->   Operation 26 'load' 'indvar_flatten83_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.76ns)   --->   "%icmp_ln30 = icmp_eq  i8 %indvar_flatten83_load, i8 225" [src/conv2.cpp:30]   --->   Operation 27 'icmp' 'icmp_ln30' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.76ns)   --->   "%add_ln30_1 = add i8 %indvar_flatten83_load, i8 1" [src/conv2.cpp:30]   --->   Operation 28 'add' 'add_ln30_1' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln30 = br i1 %icmp_ln30, void %for.inc78, void %for.end80" [src/conv2.cpp:30]   --->   Operation 29 'br' 'br_ln30' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%ti_load = load i4 %ti" [src/conv2.cpp:31]   --->   Operation 30 'load' 'ti_load' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%tj_load = load i4 %tj" [src/conv2.cpp:30]   --->   Operation 31 'load' 'tj_load' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.79ns)   --->   "%add_ln30 = add i4 %tj_load, i4 1" [src/conv2.cpp:30]   --->   Operation 32 'add' 'add_ln30' <Predicate = (!icmp_ln30)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @TJ_TI_str"   --->   Operation 33 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 225, i64 225, i64 225"   --->   Operation 34 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.79ns)   --->   "%icmp_ln31 = icmp_eq  i4 %ti_load, i4 15" [src/conv2.cpp:31]   --->   Operation 35 'icmp' 'icmp_ln31' <Predicate = (!icmp_ln30)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.39ns)   --->   "%select_ln30 = select i1 %icmp_ln31, i4 0, i4 %ti_load" [src/conv2.cpp:30]   --->   Operation 36 'select' 'select_ln30' <Predicate = (!icmp_ln30)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_2_mid1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %add_ln30, i4 %add_ln30" [src/conv2.cpp:30]   --->   Operation 37 'bitconcatenate' 'tmp_2_mid1' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %tj_load, i4 %tj_load" [src/conv2.cpp:30]   --->   Operation 38 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.39ns)   --->   "%select_ln30_1 = select i1 %icmp_ln31, i8 %tmp_2_mid1, i8 %tmp_s" [src/conv2.cpp:30]   --->   Operation 39 'select' 'select_ln30_1' <Predicate = (!icmp_ln30)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.39ns)   --->   "%select_ln30_2 = select i1 %icmp_ln31, i4 %add_ln30, i4 %tj_load" [src/conv2.cpp:30]   --->   Operation 40 'select' 'select_ln30_2' <Predicate = (!icmp_ln30)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%specloopname_ln31 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [src/conv2.cpp:31]   --->   Operation 41 'specloopname' 'specloopname_ln31' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_5 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %select_ln30, i4 0" [src/conv2.cpp:30]   --->   Operation 42 'bitconcatenate' 'tmp_5' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.42ns)   --->   "%br_ln38 = br void %NOUT" [src/conv2.cpp:38]   --->   Operation 43 'br' 'br_ln38' <Predicate = (!icmp_ln30)> <Delay = 0.42>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%ret_ln81 = ret" [src/conv2.cpp:81]   --->   Operation 44 'ret' 'ret_ln81' <Predicate = (icmp_ln30)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.22>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%tn = phi i4 %add_ln38, void %NOUT.split, i4 0, void %for.inc78" [src/conv2.cpp:38]   --->   Operation 45 'phi' 'tn' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.79ns)   --->   "%icmp_ln38 = icmp_eq  i4 %tn, i4 8" [src/conv2.cpp:38]   --->   Operation 46 'icmp' 'icmp_ln38' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (0.79ns)   --->   "%add_ln38 = add i4 %tn, i4 1" [src/conv2.cpp:38]   --->   Operation 47 'add' 'add_ln38' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln38 = br i1 %icmp_ln38, void %NOUT.split, void %for.body8.i.preheader" [src/conv2.cpp:38]   --->   Operation 48 'br' 'br_ln38' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [2/2] (0.00ns)   --->   "%call_ln0 = call void @conv2_Pipeline_1, i32 %input_fm_buffer_1"   --->   Operation 49 'call' 'call_ln0' <Predicate = (!icmp_ln38)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 50 [2/2] (0.00ns)   --->   "%call_ln0 = call void @conv2_Pipeline_2, i32 %weights_buffer_0_0_0"   --->   Operation 50 'call' 'call_ln0' <Predicate = (!icmp_ln38)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%trunc_ln101 = trunc i4 %tn" [src/conv2.cpp:101->src/conv2.cpp:51]   --->   Operation 51 'trunc' 'trunc_ln101' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_3 : Operation 52 [2/2] (0.00ns)   --->   "%call_ln30 = call void @conv2_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_137_2_VITIS_LOOP_138_3, i8 %select_ln30_1, i32 %conv2_biases, i4 %select_ln30, i8 %tmp_5, i64 %output_ftmap_read, i32 %gmem, i32 %output_fm_buffer" [src/conv2.cpp:30]   --->   Operation 52 'call' 'call_ln30' <Predicate = (icmp_ln38)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 53 [1/1] (0.79ns)   --->   "%add_ln31 = add i4 %select_ln30, i4 1" [src/conv2.cpp:31]   --->   Operation 53 'add' 'add_ln31' <Predicate = (icmp_ln38)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (0.42ns)   --->   "%store_ln31 = store i8 %add_ln30_1, i8 %indvar_flatten83" [src/conv2.cpp:31]   --->   Operation 54 'store' 'store_ln31' <Predicate = (icmp_ln38)> <Delay = 0.42>
ST_3 : Operation 55 [1/1] (0.42ns)   --->   "%store_ln31 = store i4 %select_ln30_2, i4 %tj" [src/conv2.cpp:31]   --->   Operation 55 'store' 'store_ln31' <Predicate = (icmp_ln38)> <Delay = 0.42>
ST_3 : Operation 56 [1/1] (0.42ns)   --->   "%store_ln31 = store i4 %add_ln31, i4 %ti" [src/conv2.cpp:31]   --->   Operation 56 'store' 'store_ln31' <Predicate = (icmp_ln38)> <Delay = 0.42>

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 57 [1/2] (0.00ns)   --->   "%call_ln0 = call void @conv2_Pipeline_1, i32 %input_fm_buffer_1"   --->   Operation 57 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 58 [1/2] (0.00ns)   --->   "%call_ln0 = call void @conv2_Pipeline_2, i32 %weights_buffer_0_0_0"   --->   Operation 58 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 1.77>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%shl_ln3 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln101, i3 0" [src/conv2.cpp:101->src/conv2.cpp:51]   --->   Operation 59 'bitconcatenate' 'shl_ln3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 60 [2/2] (1.77ns)   --->   "%call_ln101 = call void @conv2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2, i6 %shl_ln3, i8 %select_ln30_1, i4 %select_ln30, i64 %input_ftmap_read, i32 %gmem, i32 %input_fm_buffer_1" [src/conv2.cpp:101->src/conv2.cpp:51]   --->   Operation 60 'call' 'call_ln101' <Predicate = true> <Delay = 1.77> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 61 [1/2] (0.00ns)   --->   "%call_ln101 = call void @conv2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2, i6 %shl_ln3, i8 %select_ln30_1, i4 %select_ln30, i64 %input_ftmap_read, i32 %gmem, i32 %input_fm_buffer_1" [src/conv2.cpp:101->src/conv2.cpp:51]   --->   Operation 61 'call' 'call_ln101' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.81>
ST_7 : Operation 62 [1/1] (0.00ns)   --->   "%shl_ln4 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i3.i5, i3 %trunc_ln101, i5 0" [src/conv2.cpp:119->src/conv2.cpp:51]   --->   Operation 62 'bitconcatenate' 'shl_ln4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 63 [2/2] (0.81ns)   --->   "%call_ln9 = call void @conv2_Pipeline_VITIS_LOOP_118_4, i64 %conv2_weights_read, i8 %shl_ln4, i32 %gmem, i32 %weights_buffer_0_0_0, i32 %weights_buffer_0_0_1, i32 %weights_buffer_0_0_2, i32 %weights_buffer_0_0_3, i32 %weights_buffer_0_0_4, i32 %weights_buffer_0_0_5, i32 %weights_buffer_0_0_6, i32 %weights_buffer_0_0_7" [src/conv2.cpp:9]   --->   Operation 63 'call' 'call_ln9' <Predicate = true> <Delay = 0.81> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 64 [1/2] (0.00ns)   --->   "%call_ln9 = call void @conv2_Pipeline_VITIS_LOOP_118_4, i64 %conv2_weights_read, i8 %shl_ln4, i32 %gmem, i32 %weights_buffer_0_0_0, i32 %weights_buffer_0_0_1, i32 %weights_buffer_0_0_2, i32 %weights_buffer_0_0_3, i32 %weights_buffer_0_0_4, i32 %weights_buffer_0_0_5, i32 %weights_buffer_0_0_6, i32 %weights_buffer_0_0_7" [src/conv2.cpp:9]   --->   Operation 64 'call' 'call_ln9' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 65 [2/2] (0.00ns)   --->   "%call_ln0 = call void @conv2_Pipeline_NOUT_TY_TX, i32 %weights_buffer_0_0_0, i32 %weights_buffer_0_0_1, i32 %weights_buffer_0_0_2, i32 %weights_buffer_0_0_3, i32 %weights_buffer_0_0_4, i32 %weights_buffer_0_0_5, i32 %weights_buffer_0_0_6, i32 %weights_buffer_0_0_7, i32 %output_fm_buffer, i32 %input_fm_buffer_1"   --->   Operation 65 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 66 [1/1] (0.00ns)   --->   "%speclooptripcount_ln38 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [src/conv2.cpp:38]   --->   Operation 66 'speclooptripcount' 'speclooptripcount_ln38' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 67 [1/1] (0.00ns)   --->   "%specloopname_ln38 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [src/conv2.cpp:38]   --->   Operation 67 'specloopname' 'specloopname_ln38' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 68 [1/2] (0.00ns)   --->   "%call_ln0 = call void @conv2_Pipeline_NOUT_TY_TX, i32 %weights_buffer_0_0_0, i32 %weights_buffer_0_0_1, i32 %weights_buffer_0_0_2, i32 %weights_buffer_0_0_3, i32 %weights_buffer_0_0_4, i32 %weights_buffer_0_0_5, i32 %weights_buffer_0_0_6, i32 %weights_buffer_0_0_7, i32 %output_fm_buffer, i32 %input_fm_buffer_1"   --->   Operation 68 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln38 = br void %NOUT" [src/conv2.cpp:38]   --->   Operation 69 'br' 'br_ln38' <Predicate = true> <Delay = 0.00>

State 11 <SV = 3> <Delay = 0.00>
ST_11 : Operation 70 [1/2] (0.00ns)   --->   "%call_ln30 = call void @conv2_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_137_2_VITIS_LOOP_138_3, i8 %select_ln30_1, i32 %conv2_biases, i4 %select_ln30, i8 %tmp_5, i64 %output_ftmap_read, i32 %gmem, i32 %output_fm_buffer" [src/conv2.cpp:30]   --->   Operation 70 'call' 'call_ln30' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 4> <Delay = 0.00>
ST_12 : Operation 71 [2/2] (0.00ns)   --->   "%call_ln0 = call void @conv2_Pipeline_7, i32 %output_fm_buffer"   --->   Operation 71 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 5> <Delay = 0.00>
ST_13 : Operation 72 [1/2] (0.00ns)   --->   "%call_ln0 = call void @conv2_Pipeline_7, i32 %output_fm_buffer"   --->   Operation 72 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln31 = br void %TN" [src/conv2.cpp:31]   --->   Operation 73 'br' 'br_ln31' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 0.427ns
The critical path consists of the following:
	'alloca' operation ('indvar_flatten83') [18]  (0.000 ns)
	'store' operation ('store_ln30', src/conv2.cpp:30) of constant 0 on local variable 'indvar_flatten83' [24]  (0.427 ns)

 <State 2>: 1.190ns
The critical path consists of the following:
	'load' operation ('ti_load', src/conv2.cpp:31) on local variable 'ti' [34]  (0.000 ns)
	'icmp' operation ('icmp_ln31', src/conv2.cpp:31) [39]  (0.797 ns)
	'select' operation ('select_ln30_1', src/conv2.cpp:30) [43]  (0.393 ns)

 <State 3>: 1.224ns
The critical path consists of the following:
	'add' operation ('add_ln31', src/conv2.cpp:31) [68]  (0.797 ns)
	'store' operation ('store_ln31', src/conv2.cpp:31) of variable 'add_ln31', src/conv2.cpp:31 on local variable 'ti' [71]  (0.427 ns)

 <State 4>: 0.000ns
The critical path consists of the following:

 <State 5>: 1.777ns
The critical path consists of the following:
	'call' operation ('call_ln101', src/conv2.cpp:101->src/conv2.cpp:51) to 'conv2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2' [60]  (1.777 ns)

 <State 6>: 0.000ns
The critical path consists of the following:

 <State 7>: 0.819ns
The critical path consists of the following:
	'call' operation ('call_ln9', src/conv2.cpp:9) to 'conv2_Pipeline_VITIS_LOOP_118_4' [62]  (0.819 ns)

 <State 8>: 0.000ns
The critical path consists of the following:

 <State 9>: 0.000ns
The critical path consists of the following:

 <State 10>: 0.000ns
The critical path consists of the following:

 <State 11>: 0.000ns
The critical path consists of the following:

 <State 12>: 0.000ns
The critical path consists of the following:

 <State 13>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
