

================================================================
== Vitis HLS Report for 'memory_manager_Pipeline_VITIS_LOOP_825_27'
================================================================
* Date:           Thu Feb 13 17:41:39 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        krnl_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.433 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       88|       88|  0.293 us|  0.293 us|   88|   88|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_825_27  |       86|       86|        77|          2|          1|     6|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|     2577|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      500|    -|
|Register             |        -|     -|    20284|      128|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|    20284|     3205|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|        2|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+----+---+------+------------+------------+
    |            Variable Name           | Operation| DSP| FF|  LUT | Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+----+---+------+------------+------------+
    |add_ln825_fu_301_p2                 |         +|   0|  0|    10|           3|           1|
    |add_ln831_1_fu_357_p2               |         +|   0|  0|    13|           6|           6|
    |add_ln831_fu_365_p2                 |         +|   0|  0|    71|          64|          64|
    |sub_ln831_fu_347_p2                 |         -|   0|  0|    46|          39|          39|
    |ap_block_pp0_stage0_01001           |       and|   0|  0|     2|           1|           1|
    |ap_block_state4_io                  |       and|   0|  0|     2|           1|           1|
    |ap_block_state74_pp0_stage1_iter36  |       and|   0|  0|     2|           1|           1|
    |ap_block_state75_pp0_stage0_iter37  |       and|   0|  0|     2|           1|           1|
    |ap_predicate_op134_readreq_state4   |       and|   0|  0|     2|           1|           1|
    |ap_predicate_op204_read_state74     |       and|   0|  0|     2|           1|           1|
    |ap_predicate_op205_read_state75     |       and|   0|  0|     2|           1|           1|
    |icmp_ln200_2_fu_503_p2              |      icmp|   0|  0|    20|          32|          32|
    |icmp_ln200_fu_479_p2                |      icmp|   0|  0|    20|          32|          32|
    |icmp_ln224_2_fu_515_p2              |      icmp|   0|  0|    20|          32|          32|
    |icmp_ln224_fu_491_p2                |      icmp|   0|  0|    20|          32|          32|
    |icmp_ln825_fu_295_p2                |      icmp|   0|  0|     8|           3|           3|
    |icmp_ln828_fu_317_p2                |      icmp|   0|  0|    20|          32|           2|
    |icmp_ln831_fu_370_p2                |      icmp|   0|  0|    10|           6|           4|
    |lshr_ln831_fu_421_p2                |      lshr|   0|  0|  2171|        1024|        1024|
    |ap_block_pp0_stage1_11001           |        or|   0|  0|     2|           1|           1|
    |maxX_4_fu_496_p3                    |    select|   0|  0|    32|           1|          32|
    |maxY_4_fu_520_p3                    |    select|   0|  0|    32|           1|          32|
    |minX_4_fu_484_p3                    |    select|   0|  0|    32|           1|          32|
    |minY_4_fu_508_p3                    |    select|   0|  0|    32|           1|          32|
    |select_ln831_fu_385_p3              |    select|   0|  0|     2|           1|           2|
    |ap_enable_pp0                       |       xor|   0|  0|     2|           1|           2|
    +------------------------------------+----------+----+---+------+------------+------------+
    |Total                               |          |   0|  0|  2577|        1319|        1411|
    +------------------------------------+----------+----+---+------+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                               |  14|          3|    1|          3|
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0                 |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter38                |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter10_reg       |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter11_reg       |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter12_reg       |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter13_reg       |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter14_reg       |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter15_reg       |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter16_reg       |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter17_reg       |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter18_reg       |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter19_reg       |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg        |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter20_reg       |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter21_reg       |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter22_reg       |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter23_reg       |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter24_reg       |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter25_reg       |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter26_reg       |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter27_reg       |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter28_reg       |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter29_reg       |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg        |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter30_reg       |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter31_reg       |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter32_reg       |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter33_reg       |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter34_reg       |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter35_reg       |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter36_reg       |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter37_reg       |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter3_reg        |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter4_reg        |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter5_reg        |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter6_reg        |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter7_reg        |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter8_reg        |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter9_reg        |   9|          2|    1|          2|
    |ap_phi_reg_pp0_iter37_empty_63_reg_231  |   9|          2|  512|       1024|
    |ap_sig_allocacmp_i_2                    |   9|          2|    3|          6|
    |gmem_blk_n_AR                           |   9|          2|    1|          2|
    |gmem_blk_n_R                            |   9|          2|    1|          2|
    |i_fu_120                                |   9|          2|    3|          6|
    |maxX_3_fu_132                           |   9|          2|   32|         64|
    |maxX_fu_152                             |   9|          2|   32|         64|
    |maxY_3_fu_140                           |   9|          2|   32|         64|
    |maxY_fu_144                             |   9|          2|   32|         64|
    |minX_3_fu_128                           |   9|          2|   32|         64|
    |minX_fu_156                             |   9|          2|   32|         64|
    |minY_3_fu_136                           |   9|          2|   32|         64|
    |minY_fu_148                             |   9|          2|   32|         64|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   | 500|        111|  818|       1637|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------+-----+----+-----+-----------+
    |                  Name                  |  FF | LUT| Bits| Const Bits|
    +----------------------------------------+-----+----+-----+-----------+
    |add_ln831_1_reg_690                     |    6|   0|    6|          0|
    |ap_CS_fsm                               |    2|   0|    2|          0|
    |ap_done_reg                             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                 |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10                |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11                |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12                |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13                |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14                |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15                |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16                |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17                |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18                |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19                |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                 |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20                |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21                |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22                |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter23                |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter24                |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter25                |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter26                |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter27                |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter28                |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter29                |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                 |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter30                |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter31                |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter32                |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter33                |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter34                |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter35                |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter36                |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter37                |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter38                |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                 |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                 |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                 |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                 |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                 |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9                 |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg       |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg       |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg       |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg       |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg       |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg       |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter16_reg       |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter17_reg       |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter18_reg       |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter19_reg       |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg        |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter20_reg       |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter21_reg       |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter22_reg       |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter23_reg       |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter24_reg       |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter25_reg       |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter26_reg       |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter27_reg       |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter28_reg       |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter29_reg       |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg        |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter30_reg       |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter31_reg       |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter32_reg       |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter33_reg       |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter34_reg       |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter35_reg       |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter36_reg       |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter37_reg       |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg        |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg        |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg        |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg        |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg        |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg        |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg        |    1|   0|    1|          0|
    |ap_phi_reg_pp0_iter10_empty_63_reg_231  |  512|   0|  512|          0|
    |ap_phi_reg_pp0_iter11_empty_63_reg_231  |  512|   0|  512|          0|
    |ap_phi_reg_pp0_iter12_empty_63_reg_231  |  512|   0|  512|          0|
    |ap_phi_reg_pp0_iter13_empty_63_reg_231  |  512|   0|  512|          0|
    |ap_phi_reg_pp0_iter14_empty_63_reg_231  |  512|   0|  512|          0|
    |ap_phi_reg_pp0_iter15_empty_63_reg_231  |  512|   0|  512|          0|
    |ap_phi_reg_pp0_iter16_empty_63_reg_231  |  512|   0|  512|          0|
    |ap_phi_reg_pp0_iter17_empty_63_reg_231  |  512|   0|  512|          0|
    |ap_phi_reg_pp0_iter18_empty_63_reg_231  |  512|   0|  512|          0|
    |ap_phi_reg_pp0_iter19_empty_63_reg_231  |  512|   0|  512|          0|
    |ap_phi_reg_pp0_iter1_empty_63_reg_231   |  512|   0|  512|          0|
    |ap_phi_reg_pp0_iter20_empty_63_reg_231  |  512|   0|  512|          0|
    |ap_phi_reg_pp0_iter21_empty_63_reg_231  |  512|   0|  512|          0|
    |ap_phi_reg_pp0_iter22_empty_63_reg_231  |  512|   0|  512|          0|
    |ap_phi_reg_pp0_iter23_empty_63_reg_231  |  512|   0|  512|          0|
    |ap_phi_reg_pp0_iter24_empty_63_reg_231  |  512|   0|  512|          0|
    |ap_phi_reg_pp0_iter25_empty_63_reg_231  |  512|   0|  512|          0|
    |ap_phi_reg_pp0_iter26_empty_63_reg_231  |  512|   0|  512|          0|
    |ap_phi_reg_pp0_iter27_empty_63_reg_231  |  512|   0|  512|          0|
    |ap_phi_reg_pp0_iter28_empty_63_reg_231  |  512|   0|  512|          0|
    |ap_phi_reg_pp0_iter29_empty_63_reg_231  |  512|   0|  512|          0|
    |ap_phi_reg_pp0_iter2_empty_63_reg_231   |  512|   0|  512|          0|
    |ap_phi_reg_pp0_iter30_empty_63_reg_231  |  512|   0|  512|          0|
    |ap_phi_reg_pp0_iter31_empty_63_reg_231  |  512|   0|  512|          0|
    |ap_phi_reg_pp0_iter32_empty_63_reg_231  |  512|   0|  512|          0|
    |ap_phi_reg_pp0_iter33_empty_63_reg_231  |  512|   0|  512|          0|
    |ap_phi_reg_pp0_iter34_empty_63_reg_231  |  512|   0|  512|          0|
    |ap_phi_reg_pp0_iter35_empty_63_reg_231  |  512|   0|  512|          0|
    |ap_phi_reg_pp0_iter36_empty_63_reg_231  |  512|   0|  512|          0|
    |ap_phi_reg_pp0_iter37_empty_63_reg_231  |  512|   0|  512|          0|
    |ap_phi_reg_pp0_iter3_empty_63_reg_231   |  512|   0|  512|          0|
    |ap_phi_reg_pp0_iter4_empty_63_reg_231   |  512|   0|  512|          0|
    |ap_phi_reg_pp0_iter5_empty_63_reg_231   |  512|   0|  512|          0|
    |ap_phi_reg_pp0_iter6_empty_63_reg_231   |  512|   0|  512|          0|
    |ap_phi_reg_pp0_iter7_empty_63_reg_231   |  512|   0|  512|          0|
    |ap_phi_reg_pp0_iter8_empty_63_reg_231   |  512|   0|  512|          0|
    |ap_phi_reg_pp0_iter9_empty_63_reg_231   |  512|   0|  512|          0|
    |childNode_box_maxX_reg_732              |   32|   0|   32|          0|
    |childNode_box_maxY_reg_744              |   32|   0|   32|          0|
    |childNode_box_minX_reg_726              |   32|   0|   32|          0|
    |childNode_box_minY_reg_738              |   32|   0|   32|          0|
    |gmem_addr_read_reg_716                  |  512|   0|  512|          0|
    |hasValidChild_fu_124                    |    1|   0|    1|          0|
    |i_fu_120                                |    3|   0|    3|          0|
    |icmp_ln825_reg_672                      |    1|   0|    1|          0|
    |icmp_ln828_reg_681                      |    1|   0|    1|          0|
    |icmp_ln831_reg_696                      |    1|   0|    1|          0|
    |maxX_3_fu_132                           |   32|   0|   32|          0|
    |maxX_fu_152                             |   32|   0|   32|          0|
    |maxY_3_fu_140                           |   32|   0|   32|          0|
    |maxY_fu_144                             |   32|   0|   32|          0|
    |minX_3_fu_128                           |   32|   0|   32|          0|
    |minX_fu_156                             |   32|   0|   32|          0|
    |minY_3_fu_136                           |   32|   0|   32|          0|
    |minY_fu_148                             |   32|   0|   32|          0|
    |select_ln831_reg_705                    |    2|   0|   32|         30|
    |sub_ln831_reg_685                       |   36|   0|   39|          3|
    |trunc_ln_reg_700                        |   58|   0|   58|          0|
    |add_ln831_1_reg_690                     |   64|  32|    6|          0|
    |icmp_ln825_reg_672                      |   64|  32|    1|          0|
    |icmp_ln828_reg_681                      |   64|  32|    1|          0|
    |icmp_ln831_reg_696                      |   64|  32|    1|          0|
    +----------------------------------------+-----+----+-----+-----------+
    |Total                                   |20284| 128|20070|         33|
    +----------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+-------------------------------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |               Source Object               |    C Type    |
+--------------------------+-----+-----+------------+-------------------------------------------+--------------+
|ap_clk                    |   in|    1|  ap_ctrl_hs|  memory_manager_Pipeline_VITIS_LOOP_825_27|  return value|
|ap_rst                    |   in|    1|  ap_ctrl_hs|  memory_manager_Pipeline_VITIS_LOOP_825_27|  return value|
|ap_start                  |   in|    1|  ap_ctrl_hs|  memory_manager_Pipeline_VITIS_LOOP_825_27|  return value|
|ap_done                   |  out|    1|  ap_ctrl_hs|  memory_manager_Pipeline_VITIS_LOOP_825_27|  return value|
|ap_idle                   |  out|    1|  ap_ctrl_hs|  memory_manager_Pipeline_VITIS_LOOP_825_27|  return value|
|ap_ready                  |  out|    1|  ap_ctrl_hs|  memory_manager_Pipeline_VITIS_LOOP_825_27|  return value|
|m_axi_gmem_AWVALID        |  out|    1|       m_axi|                                       gmem|       pointer|
|m_axi_gmem_AWREADY        |   in|    1|       m_axi|                                       gmem|       pointer|
|m_axi_gmem_AWADDR         |  out|   64|       m_axi|                                       gmem|       pointer|
|m_axi_gmem_AWID           |  out|    1|       m_axi|                                       gmem|       pointer|
|m_axi_gmem_AWLEN          |  out|   32|       m_axi|                                       gmem|       pointer|
|m_axi_gmem_AWSIZE         |  out|    3|       m_axi|                                       gmem|       pointer|
|m_axi_gmem_AWBURST        |  out|    2|       m_axi|                                       gmem|       pointer|
|m_axi_gmem_AWLOCK         |  out|    2|       m_axi|                                       gmem|       pointer|
|m_axi_gmem_AWCACHE        |  out|    4|       m_axi|                                       gmem|       pointer|
|m_axi_gmem_AWPROT         |  out|    3|       m_axi|                                       gmem|       pointer|
|m_axi_gmem_AWQOS          |  out|    4|       m_axi|                                       gmem|       pointer|
|m_axi_gmem_AWREGION       |  out|    4|       m_axi|                                       gmem|       pointer|
|m_axi_gmem_AWUSER         |  out|    1|       m_axi|                                       gmem|       pointer|
|m_axi_gmem_WVALID         |  out|    1|       m_axi|                                       gmem|       pointer|
|m_axi_gmem_WREADY         |   in|    1|       m_axi|                                       gmem|       pointer|
|m_axi_gmem_WDATA          |  out|  512|       m_axi|                                       gmem|       pointer|
|m_axi_gmem_WSTRB          |  out|   64|       m_axi|                                       gmem|       pointer|
|m_axi_gmem_WLAST          |  out|    1|       m_axi|                                       gmem|       pointer|
|m_axi_gmem_WID            |  out|    1|       m_axi|                                       gmem|       pointer|
|m_axi_gmem_WUSER          |  out|    1|       m_axi|                                       gmem|       pointer|
|m_axi_gmem_ARVALID        |  out|    1|       m_axi|                                       gmem|       pointer|
|m_axi_gmem_ARREADY        |   in|    1|       m_axi|                                       gmem|       pointer|
|m_axi_gmem_ARADDR         |  out|   64|       m_axi|                                       gmem|       pointer|
|m_axi_gmem_ARID           |  out|    1|       m_axi|                                       gmem|       pointer|
|m_axi_gmem_ARLEN          |  out|   32|       m_axi|                                       gmem|       pointer|
|m_axi_gmem_ARSIZE         |  out|    3|       m_axi|                                       gmem|       pointer|
|m_axi_gmem_ARBURST        |  out|    2|       m_axi|                                       gmem|       pointer|
|m_axi_gmem_ARLOCK         |  out|    2|       m_axi|                                       gmem|       pointer|
|m_axi_gmem_ARCACHE        |  out|    4|       m_axi|                                       gmem|       pointer|
|m_axi_gmem_ARPROT         |  out|    3|       m_axi|                                       gmem|       pointer|
|m_axi_gmem_ARQOS          |  out|    4|       m_axi|                                       gmem|       pointer|
|m_axi_gmem_ARREGION       |  out|    4|       m_axi|                                       gmem|       pointer|
|m_axi_gmem_ARUSER         |  out|    1|       m_axi|                                       gmem|       pointer|
|m_axi_gmem_RVALID         |   in|    1|       m_axi|                                       gmem|       pointer|
|m_axi_gmem_RREADY         |  out|    1|       m_axi|                                       gmem|       pointer|
|m_axi_gmem_RDATA          |   in|  512|       m_axi|                                       gmem|       pointer|
|m_axi_gmem_RLAST          |   in|    1|       m_axi|                                       gmem|       pointer|
|m_axi_gmem_RID            |   in|    1|       m_axi|                                       gmem|       pointer|
|m_axi_gmem_RFIFONUM       |   in|    9|       m_axi|                                       gmem|       pointer|
|m_axi_gmem_RUSER          |   in|    1|       m_axi|                                       gmem|       pointer|
|m_axi_gmem_RRESP          |   in|    2|       m_axi|                                       gmem|       pointer|
|m_axi_gmem_BVALID         |   in|    1|       m_axi|                                       gmem|       pointer|
|m_axi_gmem_BREADY         |  out|    1|       m_axi|                                       gmem|       pointer|
|m_axi_gmem_BRESP          |   in|    2|       m_axi|                                       gmem|       pointer|
|m_axi_gmem_BID            |   in|    1|       m_axi|                                       gmem|       pointer|
|m_axi_gmem_BUSER          |   in|    1|       m_axi|                                       gmem|       pointer|
|node_child_address0       |  out|    3|   ap_memory|                                 node_child|         array|
|node_child_ce0            |  out|    1|   ap_memory|                                 node_child|         array|
|node_child_q0             |   in|   32|   ap_memory|                                 node_child|         array|
|HBM_PTR                   |   in|   64|     ap_none|                                    HBM_PTR|        scalar|
|trunc_ln12                |   in|    6|     ap_none|                                 trunc_ln12|        scalar|
|p_out                     |  out|   32|      ap_vld|                                      p_out|       pointer|
|p_out_ap_vld              |  out|    1|      ap_vld|                                      p_out|       pointer|
|p_out1                    |  out|   32|      ap_vld|                                     p_out1|       pointer|
|p_out1_ap_vld             |  out|    1|      ap_vld|                                     p_out1|       pointer|
|p_out2                    |  out|   32|      ap_vld|                                     p_out2|       pointer|
|p_out2_ap_vld             |  out|    1|      ap_vld|                                     p_out2|       pointer|
|p_out3                    |  out|   32|      ap_vld|                                     p_out3|       pointer|
|p_out3_ap_vld             |  out|    1|      ap_vld|                                     p_out3|       pointer|
|hasValidChild_out         |  out|    1|      ap_vld|                          hasValidChild_out|       pointer|
|hasValidChild_out_ap_vld  |  out|    1|      ap_vld|                          hasValidChild_out|       pointer|
+--------------------------+-----+-----+------------+-------------------------------------------+--------------+

