

================================================================
== Vivado HLS Report for 'cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config26_s'
================================================================
* Date:           Wed Jun 15 23:30:15 2022

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 1.617 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.61>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%output_V_read_10 = call i1024 @_ssdm_op_Read.ap_auto.i1024(i1024 %output_V_read)" [firmware/nnet_utils/nnet_conv2d_stream.h:141]   --->   Operation 2 'read' 'output_V_read_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%data_7_V_read_4 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %data_7_V_read)" [firmware/nnet_utils/nnet_conv2d_stream.h:141]   --->   Operation 3 'read' 'data_7_V_read_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%data_6_V_read_4 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %data_6_V_read)" [firmware/nnet_utils/nnet_conv2d_stream.h:141]   --->   Operation 4 'read' 'data_6_V_read_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%data_5_V_read_4 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %data_5_V_read)" [firmware/nnet_utils/nnet_conv2d_stream.h:141]   --->   Operation 5 'read' 'data_5_V_read_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%data_4_V_read_4 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %data_4_V_read)" [firmware/nnet_utils/nnet_conv2d_stream.h:141]   --->   Operation 6 'read' 'data_4_V_read_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%data_3_V_read_4 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %data_3_V_read)" [firmware/nnet_utils/nnet_conv2d_stream.h:141]   --->   Operation 7 'read' 'data_3_V_read_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%data_2_V_read_4 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %data_2_V_read)" [firmware/nnet_utils/nnet_conv2d_stream.h:141]   --->   Operation 8 'read' 'data_2_V_read_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%data_1_V_read_4 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %data_1_V_read)" [firmware/nnet_utils/nnet_conv2d_stream.h:141]   --->   Operation 9 'read' 'data_1_V_read_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%data_0_V_read103 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %data_0_V_read)" [firmware/nnet_utils/nnet_conv2d_stream.h:141]   --->   Operation 10 'read' 'data_0_V_read103' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str11) nounwind" [firmware/nnet_utils/nnet_conv2d_stream.h:145]   --->   Operation 11 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.61ns)   --->   "%DataOut_V = call i32 @"_ssdm_op_MemShiftRead.[13 x i32]P"(i32* getelementptr inbounds ([13 x i32]* @layer_in_row_Array_V_6_0_0, i64 0, i64 12), i32 %data_0_V_read103, i1 true)" [firmware/nnet_utils/nnet_conv2d_stream.h:157]   --->   Operation 12 'memshiftread' 'DataOut_V' <Predicate = true> <Delay = 1.61> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 32> <Depth = 13> <ShiftMem>
ST_1 : Operation 13 [1/1] (1.61ns)   --->   "%DataOut_V_111 = call i32 @"_ssdm_op_MemShiftRead.[13 x i32]P"(i32* getelementptr inbounds ([13 x i32]* @layer_in_row_Array_V_6_0_1, i64 0, i64 12), i32 %data_1_V_read_4, i1 true)" [firmware/nnet_utils/nnet_conv2d_stream.h:157]   --->   Operation 13 'memshiftread' 'DataOut_V_111' <Predicate = true> <Delay = 1.61> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 32> <Depth = 13> <ShiftMem>
ST_1 : Operation 14 [1/1] (1.61ns)   --->   "%DataOut_V_112 = call i32 @"_ssdm_op_MemShiftRead.[13 x i32]P"(i32* getelementptr inbounds ([13 x i32]* @layer_in_row_Array_V_6_0_2, i64 0, i64 12), i32 %data_2_V_read_4, i1 true)" [firmware/nnet_utils/nnet_conv2d_stream.h:157]   --->   Operation 14 'memshiftread' 'DataOut_V_112' <Predicate = true> <Delay = 1.61> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 32> <Depth = 13> <ShiftMem>
ST_1 : Operation 15 [1/1] (1.61ns)   --->   "%DataOut_V_113 = call i32 @"_ssdm_op_MemShiftRead.[13 x i32]P"(i32* getelementptr inbounds ([13 x i32]* @layer_in_row_Array_V_6_0_3, i64 0, i64 12), i32 %data_3_V_read_4, i1 true)" [firmware/nnet_utils/nnet_conv2d_stream.h:157]   --->   Operation 15 'memshiftread' 'DataOut_V_113' <Predicate = true> <Delay = 1.61> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 32> <Depth = 13> <ShiftMem>
ST_1 : Operation 16 [1/1] (1.61ns)   --->   "%DataOut_V_114 = call i32 @"_ssdm_op_MemShiftRead.[13 x i32]P"(i32* getelementptr inbounds ([13 x i32]* @layer_in_row_Array_V_6_0_4, i64 0, i64 12), i32 %data_4_V_read_4, i1 true)" [firmware/nnet_utils/nnet_conv2d_stream.h:157]   --->   Operation 16 'memshiftread' 'DataOut_V_114' <Predicate = true> <Delay = 1.61> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 32> <Depth = 13> <ShiftMem>
ST_1 : Operation 17 [1/1] (1.61ns)   --->   "%DataOut_V_115 = call i32 @"_ssdm_op_MemShiftRead.[13 x i32]P"(i32* getelementptr inbounds ([13 x i32]* @layer_in_row_Array_V_6_0_5, i64 0, i64 12), i32 %data_5_V_read_4, i1 true)" [firmware/nnet_utils/nnet_conv2d_stream.h:157]   --->   Operation 17 'memshiftread' 'DataOut_V_115' <Predicate = true> <Delay = 1.61> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 32> <Depth = 13> <ShiftMem>
ST_1 : Operation 18 [1/1] (1.61ns)   --->   "%DataOut_V_116 = call i32 @"_ssdm_op_MemShiftRead.[13 x i32]P"(i32* getelementptr inbounds ([13 x i32]* @layer_in_row_Array_V_6_0_6, i64 0, i64 12), i32 %data_6_V_read_4, i1 true)" [firmware/nnet_utils/nnet_conv2d_stream.h:157]   --->   Operation 18 'memshiftread' 'DataOut_V_116' <Predicate = true> <Delay = 1.61> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 32> <Depth = 13> <ShiftMem>
ST_1 : Operation 19 [1/1] (1.61ns)   --->   "%DataOut_V117 = call i32 @"_ssdm_op_MemShiftRead.[13 x i32]P"(i32* getelementptr inbounds ([13 x i32]* @layer_in_row_Array_V_6_0_7, i64 0, i64 12), i32 %data_7_V_read_4, i1 true)" [firmware/nnet_utils/nnet_conv2d_stream.h:157]   --->   Operation 19 'memshiftread' 'DataOut_V117' <Predicate = true> <Delay = 1.61> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 32> <Depth = 13> <ShiftMem>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%tmp = call i256 @_ssdm_op_PartSelect.i256.i1024.i32.i32(i1024 %output_V_read_10, i32 768, i32 1023)" [firmware/nnet_utils/nnet_conv2d_stream.h:134->firmware/nnet_utils/nnet_conv2d_stream.h:161]   --->   Operation 20 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_s = call i256 @_ssdm_op_PartSelect.i256.i1024.i32.i32(i1024 %output_V_read_10, i32 256, i32 511)" [firmware/nnet_utils/nnet_conv2d_stream.h:134->firmware/nnet_utils/nnet_conv2d_stream.h:161]   --->   Operation 21 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%output_V_write_assign = call i1024 @_ssdm_op_BitConcatenate.i1024.i32.i32.i32.i32.i32.i32.i32.i32.i256.i32.i32.i32.i32.i32.i32.i32.i32.i256(i32 %data_7_V_read_4, i32 %data_6_V_read_4, i32 %data_5_V_read_4, i32 %data_4_V_read_4, i32 %data_3_V_read_4, i32 %data_2_V_read_4, i32 %data_1_V_read_4, i32 %data_0_V_read103, i256 %tmp, i32 %DataOut_V117, i32 %DataOut_V_116, i32 %DataOut_V_115, i32 %DataOut_V_114, i32 %DataOut_V_113, i32 %DataOut_V_112, i32 %DataOut_V_111, i32 %DataOut_V, i256 %tmp_s)" [firmware/nnet_utils/nnet_conv2d_stream.h:134->firmware/nnet_utils/nnet_conv2d_stream.h:161]   --->   Operation 22 'bitconcatenate' 'output_V_write_assign' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "ret i1024 %output_V_write_assign" [firmware/nnet_utils/nnet_conv2d_stream.h:162]   --->   Operation 23 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 1
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data_0_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_1_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_2_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_3_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_4_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_5_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_6_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_7_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ layer_in_row_Array_V_6_0_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_6_0_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_6_0_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_6_0_3]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_6_0_4]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_6_0_5]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_6_0_6]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_6_0_7]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
output_V_read_10      (read          ) [ 00]
data_7_V_read_4       (read          ) [ 00]
data_6_V_read_4       (read          ) [ 00]
data_5_V_read_4       (read          ) [ 00]
data_4_V_read_4       (read          ) [ 00]
data_3_V_read_4       (read          ) [ 00]
data_2_V_read_4       (read          ) [ 00]
data_1_V_read_4       (read          ) [ 00]
data_0_V_read103      (read          ) [ 00]
specpipeline_ln145    (specpipeline  ) [ 00]
DataOut_V             (memshiftread  ) [ 00]
DataOut_V_111         (memshiftread  ) [ 00]
DataOut_V_112         (memshiftread  ) [ 00]
DataOut_V_113         (memshiftread  ) [ 00]
DataOut_V_114         (memshiftread  ) [ 00]
DataOut_V_115         (memshiftread  ) [ 00]
DataOut_V_116         (memshiftread  ) [ 00]
DataOut_V117          (memshiftread  ) [ 00]
tmp                   (partselect    ) [ 00]
tmp_s                 (partselect    ) [ 00]
output_V_write_assign (bitconcatenate) [ 00]
ret_ln162             (ret           ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_0_V_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_0_V_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="data_1_V_read">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_1_V_read"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="data_2_V_read">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_2_V_read"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="data_3_V_read">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_3_V_read"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="data_4_V_read">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_4_V_read"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="data_5_V_read">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_5_V_read"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="data_6_V_read">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_6_V_read"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="data_7_V_read">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_7_V_read"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="output_V_read">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_V_read"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="layer_in_row_Array_V_6_0_0">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_6_0_0"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="layer_in_row_Array_V_6_0_1">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_6_0_1"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="layer_in_row_Array_V_6_0_2">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_6_0_2"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="layer_in_row_Array_V_6_0_3">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_6_0_3"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="layer_in_row_Array_V_6_0_4">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_6_0_4"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="layer_in_row_Array_V_6_0_5">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_6_0_5"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="layer_in_row_Array_V_6_0_6">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_6_0_6"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="layer_in_row_Array_V_6_0_7">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_6_0_7"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1024"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str11"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_MemShiftRead.[13 x i32]P"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i256.i1024.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i1024.i32.i32.i32.i32.i32.i32.i32.i32.i256.i32.i32.i32.i32.i32.i32.i32.i32.i256"/></StgValue>
</bind>
</comp>

<comp id="80" class="1004" name="output_V_read_10_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1024" slack="0"/>
<pin id="82" dir="0" index="1" bw="1024" slack="0"/>
<pin id="83" dir="1" index="2" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_V_read_10/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="data_7_V_read_4_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="32" slack="0"/>
<pin id="88" dir="0" index="1" bw="32" slack="0"/>
<pin id="89" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_7_V_read_4/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="data_6_V_read_4_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="32" slack="0"/>
<pin id="94" dir="0" index="1" bw="32" slack="0"/>
<pin id="95" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_6_V_read_4/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="data_5_V_read_4_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="32" slack="0"/>
<pin id="100" dir="0" index="1" bw="32" slack="0"/>
<pin id="101" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_5_V_read_4/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="data_4_V_read_4_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="32" slack="0"/>
<pin id="106" dir="0" index="1" bw="32" slack="0"/>
<pin id="107" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_4_V_read_4/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="data_3_V_read_4_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="32" slack="0"/>
<pin id="112" dir="0" index="1" bw="32" slack="0"/>
<pin id="113" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_3_V_read_4/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="data_2_V_read_4_read_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="32" slack="0"/>
<pin id="118" dir="0" index="1" bw="32" slack="0"/>
<pin id="119" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_2_V_read_4/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="data_1_V_read_4_read_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="32" slack="0"/>
<pin id="124" dir="0" index="1" bw="32" slack="0"/>
<pin id="125" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_1_V_read_4/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="data_0_V_read103_read_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="32" slack="0"/>
<pin id="130" dir="0" index="1" bw="32" slack="0"/>
<pin id="131" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_0_V_read103/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="DataOut_V_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="32" slack="0"/>
<pin id="136" dir="0" index="1" bw="32" slack="0"/>
<pin id="137" dir="0" index="2" bw="32" slack="0"/>
<pin id="138" dir="0" index="3" bw="1" slack="0"/>
<pin id="139" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="memshiftread(1195) " fcode="memshiftread"/>
<opset="DataOut_V/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="DataOut_V_111_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="32" slack="0"/>
<pin id="146" dir="0" index="1" bw="32" slack="0"/>
<pin id="147" dir="0" index="2" bw="32" slack="0"/>
<pin id="148" dir="0" index="3" bw="1" slack="0"/>
<pin id="149" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="memshiftread(1195) " fcode="memshiftread"/>
<opset="DataOut_V_111/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="DataOut_V_112_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="32" slack="0"/>
<pin id="156" dir="0" index="1" bw="32" slack="0"/>
<pin id="157" dir="0" index="2" bw="32" slack="0"/>
<pin id="158" dir="0" index="3" bw="1" slack="0"/>
<pin id="159" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="memshiftread(1195) " fcode="memshiftread"/>
<opset="DataOut_V_112/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="DataOut_V_113_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="32" slack="0"/>
<pin id="166" dir="0" index="1" bw="32" slack="0"/>
<pin id="167" dir="0" index="2" bw="32" slack="0"/>
<pin id="168" dir="0" index="3" bw="1" slack="0"/>
<pin id="169" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="memshiftread(1195) " fcode="memshiftread"/>
<opset="DataOut_V_113/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="DataOut_V_114_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="32" slack="0"/>
<pin id="176" dir="0" index="1" bw="32" slack="0"/>
<pin id="177" dir="0" index="2" bw="32" slack="0"/>
<pin id="178" dir="0" index="3" bw="1" slack="0"/>
<pin id="179" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="memshiftread(1195) " fcode="memshiftread"/>
<opset="DataOut_V_114/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="DataOut_V_115_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="32" slack="0"/>
<pin id="186" dir="0" index="1" bw="32" slack="0"/>
<pin id="187" dir="0" index="2" bw="32" slack="0"/>
<pin id="188" dir="0" index="3" bw="1" slack="0"/>
<pin id="189" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="memshiftread(1195) " fcode="memshiftread"/>
<opset="DataOut_V_115/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="DataOut_V_116_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="32" slack="0"/>
<pin id="196" dir="0" index="1" bw="32" slack="0"/>
<pin id="197" dir="0" index="2" bw="32" slack="0"/>
<pin id="198" dir="0" index="3" bw="1" slack="0"/>
<pin id="199" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="memshiftread(1195) " fcode="memshiftread"/>
<opset="DataOut_V_116/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="DataOut_V117_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="32" slack="0"/>
<pin id="206" dir="0" index="1" bw="32" slack="0"/>
<pin id="207" dir="0" index="2" bw="32" slack="0"/>
<pin id="208" dir="0" index="3" bw="1" slack="0"/>
<pin id="209" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="memshiftread(1195) " fcode="memshiftread"/>
<opset="DataOut_V117/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="tmp_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="256" slack="0"/>
<pin id="216" dir="0" index="1" bw="1024" slack="0"/>
<pin id="217" dir="0" index="2" bw="11" slack="0"/>
<pin id="218" dir="0" index="3" bw="11" slack="0"/>
<pin id="219" dir="1" index="4" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="tmp_s_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="256" slack="0"/>
<pin id="226" dir="0" index="1" bw="1024" slack="0"/>
<pin id="227" dir="0" index="2" bw="10" slack="0"/>
<pin id="228" dir="0" index="3" bw="10" slack="0"/>
<pin id="229" dir="1" index="4" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="output_V_write_assign_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="1024" slack="0"/>
<pin id="236" dir="0" index="1" bw="32" slack="0"/>
<pin id="237" dir="0" index="2" bw="32" slack="0"/>
<pin id="238" dir="0" index="3" bw="32" slack="0"/>
<pin id="239" dir="0" index="4" bw="32" slack="0"/>
<pin id="240" dir="0" index="5" bw="32" slack="0"/>
<pin id="241" dir="0" index="6" bw="32" slack="0"/>
<pin id="242" dir="0" index="7" bw="32" slack="0"/>
<pin id="243" dir="0" index="8" bw="32" slack="0"/>
<pin id="244" dir="0" index="9" bw="256" slack="0"/>
<pin id="245" dir="0" index="10" bw="32" slack="0"/>
<pin id="246" dir="0" index="11" bw="32" slack="0"/>
<pin id="247" dir="0" index="12" bw="32" slack="0"/>
<pin id="248" dir="0" index="13" bw="32" slack="0"/>
<pin id="249" dir="0" index="14" bw="32" slack="0"/>
<pin id="250" dir="0" index="15" bw="32" slack="0"/>
<pin id="251" dir="0" index="16" bw="32" slack="0"/>
<pin id="252" dir="0" index="17" bw="32" slack="0"/>
<pin id="253" dir="0" index="18" bw="256" slack="0"/>
<pin id="254" dir="1" index="19" bw="1024" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="output_V_write_assign/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="84"><net_src comp="34" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="16" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="90"><net_src comp="36" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="14" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="96"><net_src comp="36" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="12" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="102"><net_src comp="36" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="10" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="36" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="8" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="36" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="6" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="36" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="4" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="126"><net_src comp="36" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="2" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="132"><net_src comp="36" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="0" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="140"><net_src comp="48" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="141"><net_src comp="50" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="142"><net_src comp="128" pin="2"/><net_sink comp="134" pin=2"/></net>

<net id="143"><net_src comp="52" pin="0"/><net_sink comp="134" pin=3"/></net>

<net id="150"><net_src comp="48" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="151"><net_src comp="54" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="152"><net_src comp="122" pin="2"/><net_sink comp="144" pin=2"/></net>

<net id="153"><net_src comp="52" pin="0"/><net_sink comp="144" pin=3"/></net>

<net id="160"><net_src comp="48" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="161"><net_src comp="56" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="162"><net_src comp="116" pin="2"/><net_sink comp="154" pin=2"/></net>

<net id="163"><net_src comp="52" pin="0"/><net_sink comp="154" pin=3"/></net>

<net id="170"><net_src comp="48" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="171"><net_src comp="58" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="172"><net_src comp="110" pin="2"/><net_sink comp="164" pin=2"/></net>

<net id="173"><net_src comp="52" pin="0"/><net_sink comp="164" pin=3"/></net>

<net id="180"><net_src comp="48" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="181"><net_src comp="60" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="182"><net_src comp="104" pin="2"/><net_sink comp="174" pin=2"/></net>

<net id="183"><net_src comp="52" pin="0"/><net_sink comp="174" pin=3"/></net>

<net id="190"><net_src comp="48" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="191"><net_src comp="62" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="192"><net_src comp="98" pin="2"/><net_sink comp="184" pin=2"/></net>

<net id="193"><net_src comp="52" pin="0"/><net_sink comp="184" pin=3"/></net>

<net id="200"><net_src comp="48" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="201"><net_src comp="64" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="202"><net_src comp="92" pin="2"/><net_sink comp="194" pin=2"/></net>

<net id="203"><net_src comp="52" pin="0"/><net_sink comp="194" pin=3"/></net>

<net id="210"><net_src comp="48" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="211"><net_src comp="66" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="212"><net_src comp="86" pin="2"/><net_sink comp="204" pin=2"/></net>

<net id="213"><net_src comp="52" pin="0"/><net_sink comp="204" pin=3"/></net>

<net id="220"><net_src comp="68" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="221"><net_src comp="80" pin="2"/><net_sink comp="214" pin=1"/></net>

<net id="222"><net_src comp="70" pin="0"/><net_sink comp="214" pin=2"/></net>

<net id="223"><net_src comp="72" pin="0"/><net_sink comp="214" pin=3"/></net>

<net id="230"><net_src comp="68" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="231"><net_src comp="80" pin="2"/><net_sink comp="224" pin=1"/></net>

<net id="232"><net_src comp="74" pin="0"/><net_sink comp="224" pin=2"/></net>

<net id="233"><net_src comp="76" pin="0"/><net_sink comp="224" pin=3"/></net>

<net id="255"><net_src comp="78" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="256"><net_src comp="86" pin="2"/><net_sink comp="234" pin=1"/></net>

<net id="257"><net_src comp="92" pin="2"/><net_sink comp="234" pin=2"/></net>

<net id="258"><net_src comp="98" pin="2"/><net_sink comp="234" pin=3"/></net>

<net id="259"><net_src comp="104" pin="2"/><net_sink comp="234" pin=4"/></net>

<net id="260"><net_src comp="110" pin="2"/><net_sink comp="234" pin=5"/></net>

<net id="261"><net_src comp="116" pin="2"/><net_sink comp="234" pin=6"/></net>

<net id="262"><net_src comp="122" pin="2"/><net_sink comp="234" pin=7"/></net>

<net id="263"><net_src comp="128" pin="2"/><net_sink comp="234" pin=8"/></net>

<net id="264"><net_src comp="214" pin="4"/><net_sink comp="234" pin=9"/></net>

<net id="265"><net_src comp="204" pin="4"/><net_sink comp="234" pin=10"/></net>

<net id="266"><net_src comp="194" pin="4"/><net_sink comp="234" pin=11"/></net>

<net id="267"><net_src comp="184" pin="4"/><net_sink comp="234" pin=12"/></net>

<net id="268"><net_src comp="174" pin="4"/><net_sink comp="234" pin=13"/></net>

<net id="269"><net_src comp="164" pin="4"/><net_sink comp="234" pin=14"/></net>

<net id="270"><net_src comp="154" pin="4"/><net_sink comp="234" pin=15"/></net>

<net id="271"><net_src comp="144" pin="4"/><net_sink comp="234" pin=16"/></net>

<net id="272"><net_src comp="134" pin="4"/><net_sink comp="234" pin=17"/></net>

<net id="273"><net_src comp="224" pin="4"/><net_sink comp="234" pin=18"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: cnnshift_arr<ap_fixed,ap_fixed<32,16,5,3,0>,config26> : data_0_V_read | {1 }
	Port: cnnshift_arr<ap_fixed,ap_fixed<32,16,5,3,0>,config26> : data_1_V_read | {1 }
	Port: cnnshift_arr<ap_fixed,ap_fixed<32,16,5,3,0>,config26> : data_2_V_read | {1 }
	Port: cnnshift_arr<ap_fixed,ap_fixed<32,16,5,3,0>,config26> : data_3_V_read | {1 }
	Port: cnnshift_arr<ap_fixed,ap_fixed<32,16,5,3,0>,config26> : data_4_V_read | {1 }
	Port: cnnshift_arr<ap_fixed,ap_fixed<32,16,5,3,0>,config26> : data_5_V_read | {1 }
	Port: cnnshift_arr<ap_fixed,ap_fixed<32,16,5,3,0>,config26> : data_6_V_read | {1 }
	Port: cnnshift_arr<ap_fixed,ap_fixed<32,16,5,3,0>,config26> : data_7_V_read | {1 }
	Port: cnnshift_arr<ap_fixed,ap_fixed<32,16,5,3,0>,config26> : output_V_read | {1 }
  - Chain level:
	State 1
		output_V_write_assign : 1
		ret_ln162 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|
| Operation|        Functional Unit       |
|----------|------------------------------|
|          |  output_V_read_10_read_fu_80 |
|          |  data_7_V_read_4_read_fu_86  |
|          |  data_6_V_read_4_read_fu_92  |
|          |  data_5_V_read_4_read_fu_98  |
|   read   |  data_4_V_read_4_read_fu_104 |
|          |  data_3_V_read_4_read_fu_110 |
|          |  data_2_V_read_4_read_fu_116 |
|          |  data_1_V_read_4_read_fu_122 |
|          | data_0_V_read103_read_fu_128 |
|----------|------------------------------|
|          |       DataOut_V_fu_134       |
|          |     DataOut_V_111_fu_144     |
|          |     DataOut_V_112_fu_154     |
|memshiftread|     DataOut_V_113_fu_164     |
|          |     DataOut_V_114_fu_174     |
|          |     DataOut_V_115_fu_184     |
|          |     DataOut_V_116_fu_194     |
|          |      DataOut_V117_fu_204     |
|----------|------------------------------|
|partselect|          tmp_fu_214          |
|          |         tmp_s_fu_224         |
|----------|------------------------------|
|bitconcatenate| output_V_write_assign_fu_234 |
|----------|------------------------------|
|   Total  |                              |
|----------|------------------------------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+
|           |
+-----------+
|  Function |
|   Memory  |
|Multiplexer|
|  Register |
+-----------+
|   Total   |
+-----------+
