Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (lin64) Build 1577090 Thu Jun  2 16:32:35 MDT 2016
| Date         : Sat Apr  8 15:10:23 2017
| Host         : gregbox running 64-bit Ubuntu 16.04.2 LTS
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file full_system_wrapper_timing_summary_routed.rpt -rpx full_system_wrapper_timing_summary_routed.rpx
| Design       : full_system_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 24 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.232        0.000                      0                27610        0.031        0.000                      0                27610        3.750        0.000                       0                 11920  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.232        0.000                      0                27610        0.031        0.000                      0                27610        3.750        0.000                       0                 11920  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.232ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.031ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.232ns  (required time - arrival time)
  Source:                 full_system_i/Decision_0/inst/recentdatapoints_len_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            full_system_i/Decision_0/inst/tmp_s_reg_1578_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.579ns  (logic 3.361ns (35.088%)  route 6.218ns (64.912%))
  Logic Levels:           14  (CARRY4=6 LUT2=1 LUT3=1 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.716ns = ( 12.716 - 10.000 ) 
    Source Clock Delay      (SCD):    3.009ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  full_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    full_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  full_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11920, routed)       1.715     3.009    full_system_i/Decision_0/inst/ap_clk
    SLICE_X61Y99         FDRE                                         r  full_system_i/Decision_0/inst/recentdatapoints_len_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y99         FDRE (Prop_fdre_C_Q)         0.456     3.465 f  full_system_i/Decision_0/inst/recentdatapoints_len_reg[31]/Q
                         net (fo=2, routed)           1.117     4.582    full_system_i/Decision_0/inst/recentdatapoints_len_reg[31]
    SLICE_X61Y100        LUT4 (Prop_lut4_I0_O)        0.124     4.706 f  full_system_i/Decision_0/inst/tmp_i3_reg_1674[0]_i_10/O
                         net (fo=1, routed)           0.402     5.108    full_system_i/Decision_0/inst/tmp_i3_reg_1674[0]_i_10_n_14
    SLICE_X61Y100        LUT5 (Prop_lut5_I4_O)        0.124     5.232 f  full_system_i/Decision_0/inst/tmp_i3_reg_1674[0]_i_8/O
                         net (fo=1, routed)           0.480     5.712    full_system_i/Decision_0/inst/tmp_i3_reg_1674[0]_i_8_n_14
    SLICE_X67Y96         LUT6 (Prop_lut6_I5_O)        0.124     5.836 r  full_system_i/Decision_0/inst/tmp_i3_reg_1674[0]_i_3/O
                         net (fo=2, routed)           0.325     6.162    full_system_i/Decision_0/inst/tmp_i3_reg_1674[0]_i_3_n_14
    SLICE_X66Y94         LUT6 (Prop_lut6_I0_O)        0.124     6.286 r  full_system_i/Decision_0/inst/tmp_s_reg_1578[0]_i_21/O
                         net (fo=64, routed)          0.668     6.953    full_system_i/Decision_0/inst/recentdatapoints_data_U/Decision_recentdatapoints_data_ram_U/recentdatapoints_len_reg[4]
    SLICE_X65Y92         LUT2 (Prop_lut2_I0_O)        0.124     7.077 r  full_system_i/Decision_0/inst/recentdatapoints_data_U/Decision_recentdatapoints_data_ram_U/tmp_s_reg_1578[0]_i_79/O
                         net (fo=1, routed)           0.613     7.690    full_system_i/Decision_0/inst/recentdatapoints_data_U/Decision_recentdatapoints_data_ram_U/tmp_s_reg_1578[0]_i_79_n_14
    SLICE_X65Y93         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     8.270 r  full_system_i/Decision_0/inst/recentdatapoints_data_U/Decision_recentdatapoints_data_ram_U/tmp_s_reg_1578_reg[0]_i_72/CO[3]
                         net (fo=1, routed)           0.000     8.270    full_system_i/Decision_0/inst/recentdatapoints_data_U/Decision_recentdatapoints_data_ram_U/tmp_s_reg_1578_reg[0]_i_72_n_14
    SLICE_X65Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.492 r  full_system_i/Decision_0/inst/recentdatapoints_data_U/Decision_recentdatapoints_data_ram_U/tmp_s_reg_1578_reg[0]_i_58/O[0]
                         net (fo=2, routed)           0.701     9.193    full_system_i/Decision_0/inst/recentdatapoints_data_U/Decision_recentdatapoints_data_ram_U/datapointV_1_fu_674_p2[5]
    SLICE_X65Y91         LUT4 (Prop_lut4_I0_O)        0.293     9.486 f  full_system_i/Decision_0/inst/recentdatapoints_data_U/Decision_recentdatapoints_data_ram_U/tmp_s_reg_1578[0]_i_65/O
                         net (fo=1, routed)           0.458     9.944    full_system_i/Decision_0/inst/recentdatapoints_data_U/Decision_recentdatapoints_data_ram_U/tmp_s_reg_1578[0]_i_65_n_14
    SLICE_X65Y91         LUT4 (Prop_lut4_I1_O)        0.326    10.270 r  full_system_i/Decision_0/inst/recentdatapoints_data_U/Decision_recentdatapoints_data_ram_U/tmp_s_reg_1578[0]_i_39/O
                         net (fo=1, routed)           0.659    10.929    full_system_i/Decision_0/inst/recentdatapoints_data_U/Decision_recentdatapoints_data_ram_U/tmp_s_reg_1578[0]_i_39_n_14
    SLICE_X64Y94         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    11.327 r  full_system_i/Decision_0/inst/recentdatapoints_data_U/Decision_recentdatapoints_data_ram_U/tmp_s_reg_1578_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000    11.327    full_system_i/Decision_0/inst/recentdatapoints_data_U/Decision_recentdatapoints_data_ram_U/tmp_s_reg_1578_reg[0]_i_24_n_14
    SLICE_X64Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.441 r  full_system_i/Decision_0/inst/recentdatapoints_data_U/Decision_recentdatapoints_data_ram_U/tmp_s_reg_1578_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000    11.441    full_system_i/Decision_0/inst/recentdatapoints_data_U/Decision_recentdatapoints_data_ram_U/tmp_s_reg_1578_reg[0]_i_12_n_14
    SLICE_X64Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.555 r  full_system_i/Decision_0/inst/recentdatapoints_data_U/Decision_recentdatapoints_data_ram_U/tmp_s_reg_1578_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.555    full_system_i/Decision_0/inst/recentdatapoints_data_U/Decision_recentdatapoints_data_ram_U/tmp_s_reg_1578_reg[0]_i_3_n_14
    SLICE_X64Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.669 r  full_system_i/Decision_0/inst/recentdatapoints_data_U/Decision_recentdatapoints_data_ram_U/tmp_s_reg_1578_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.795    12.464    full_system_i/Decision_0/inst/recentdatapoints_data_U/Decision_recentdatapoints_data_ram_U/tmp_s_fu_696_p2
    SLICE_X56Y96         LUT3 (Prop_lut3_I0_O)        0.124    12.588 r  full_system_i/Decision_0/inst/recentdatapoints_data_U/Decision_recentdatapoints_data_ram_U/tmp_s_reg_1578[0]_i_1/O
                         net (fo=1, routed)           0.000    12.588    full_system_i/Decision_0/inst/recentdatapoints_data_U_n_14
    SLICE_X56Y96         FDRE                                         r  full_system_i/Decision_0/inst/tmp_s_reg_1578_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  full_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    full_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  full_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11920, routed)       1.537    12.716    full_system_i/Decision_0/inst/ap_clk
    SLICE_X56Y96         FDRE                                         r  full_system_i/Decision_0/inst/tmp_s_reg_1578_reg[0]/C
                         clock pessimism              0.229    12.945    
                         clock uncertainty           -0.154    12.791    
    SLICE_X56Y96         FDRE (Setup_fdre_C_D)        0.029    12.820    full_system_i/Decision_0/inst/tmp_s_reg_1578_reg[0]
  -------------------------------------------------------------------
                         required time                         12.820    
                         arrival time                         -12.588    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.285ns  (required time - arrival time)
  Source:                 full_system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            full_system_i/Decision_2/inst/Decision_AXILiteS_s_axi_U/int_athresh_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.332ns  (logic 1.574ns (16.867%)  route 7.758ns (83.133%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.644ns = ( 12.644 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  full_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    full_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  full_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11920, routed)       1.737     3.031    full_system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  full_system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[17])
                                                      1.450     4.481 r  full_system_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[17]
                         net (fo=51, routed)          7.758    12.239    full_system_i/Decision_2/inst/Decision_AXILiteS_s_axi_U/s_axi_AXILiteS_WDATA[17]
    SLICE_X52Y57         LUT3 (Prop_lut3_I2_O)        0.124    12.363 r  full_system_i/Decision_2/inst/Decision_AXILiteS_s_axi_U/int_athresh[17]_i_1/O
                         net (fo=1, routed)           0.000    12.363    full_system_i/Decision_2/inst/Decision_AXILiteS_s_axi_U/int_athresh0[17]
    SLICE_X52Y57         FDRE                                         r  full_system_i/Decision_2/inst/Decision_AXILiteS_s_axi_U/int_athresh_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  full_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    full_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  full_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11920, routed)       1.465    12.644    full_system_i/Decision_2/inst/Decision_AXILiteS_s_axi_U/ap_clk
    SLICE_X52Y57         FDRE                                         r  full_system_i/Decision_2/inst/Decision_AXILiteS_s_axi_U/int_athresh_reg[17]/C
                         clock pessimism              0.129    12.773    
                         clock uncertainty           -0.154    12.619    
    SLICE_X52Y57         FDRE (Setup_fdre_C_D)        0.029    12.648    full_system_i/Decision_2/inst/Decision_AXILiteS_s_axi_U/int_athresh_reg[17]
  -------------------------------------------------------------------
                         required time                         12.648    
                         arrival time                         -12.363    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.306ns  (required time - arrival time)
  Source:                 full_system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            full_system_i/Decision_2/inst/Decision_AXILiteS_s_axi_U/int_v_length_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.431ns  (logic 1.574ns (16.690%)  route 7.857ns (83.310%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.716ns = ( 12.716 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  full_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    full_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  full_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11920, routed)       1.737     3.031    full_system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  full_system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[28])
                                                      1.450     4.481 r  full_system_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[28]
                         net (fo=52, routed)          7.857    12.338    full_system_i/Decision_2/inst/Decision_AXILiteS_s_axi_U/s_axi_AXILiteS_WDATA[28]
    SLICE_X58Y56         LUT3 (Prop_lut3_I2_O)        0.124    12.462 r  full_system_i/Decision_2/inst/Decision_AXILiteS_s_axi_U/int_v_length[28]_i_1/O
                         net (fo=1, routed)           0.000    12.462    full_system_i/Decision_2/inst/Decision_AXILiteS_s_axi_U/int_v_length0[28]
    SLICE_X58Y56         FDRE                                         r  full_system_i/Decision_2/inst/Decision_AXILiteS_s_axi_U/int_v_length_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  full_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    full_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  full_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11920, routed)       1.537    12.716    full_system_i/Decision_2/inst/Decision_AXILiteS_s_axi_U/ap_clk
    SLICE_X58Y56         FDRE                                         r  full_system_i/Decision_2/inst/Decision_AXILiteS_s_axi_U/int_v_length_reg[28]/C
                         clock pessimism              0.129    12.845    
                         clock uncertainty           -0.154    12.691    
    SLICE_X58Y56         FDRE (Setup_fdre_C_D)        0.077    12.768    full_system_i/Decision_2/inst/Decision_AXILiteS_s_axi_U/int_v_length_reg[28]
  -------------------------------------------------------------------
                         required time                         12.768    
                         arrival time                         -12.462    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.335ns  (required time - arrival time)
  Source:                 full_system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            full_system_i/axi_max11100_1/U0/USER_LOGIC_I/adc_data_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.440ns  (logic 1.603ns (16.981%)  route 7.837ns (83.019%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 12.656 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  full_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    full_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  full_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11920, routed)       1.737     3.031    full_system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  full_system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[6])
                                                      1.450     4.481 r  full_system_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[6]
                         net (fo=71, routed)          7.837    12.318    full_system_i/axi_max11100_1/U0/USER_LOGIC_I/S_AXI_WDATA[6]
    SLICE_X35Y61         LUT3 (Prop_lut3_I2_O)        0.153    12.471 r  full_system_i/axi_max11100_1/U0/USER_LOGIC_I/adc_data_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    12.471    full_system_i/axi_max11100_1/U0/USER_LOGIC_I/adc_data_reg[6]_i_1_n_14
    SLICE_X35Y61         FDRE                                         r  full_system_i/axi_max11100_1/U0/USER_LOGIC_I/adc_data_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  full_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    full_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  full_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11920, routed)       1.477    12.656    full_system_i/axi_max11100_1/U0/USER_LOGIC_I/S_AXI_ACLK
    SLICE_X35Y61         FDRE                                         r  full_system_i/axi_max11100_1/U0/USER_LOGIC_I/adc_data_reg_reg[6]/C
                         clock pessimism              0.229    12.885    
                         clock uncertainty           -0.154    12.731    
    SLICE_X35Y61         FDRE (Setup_fdre_C_D)        0.075    12.806    full_system_i/axi_max11100_1/U0/USER_LOGIC_I/adc_data_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         12.806    
                         arrival time                         -12.471    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.400ns  (required time - arrival time)
  Source:                 full_system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            full_system_i/Decision_2/inst/Decision_AXILiteS_s_axi_U/int_v_length_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.235ns  (logic 1.574ns (17.044%)  route 7.661ns (82.956%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.242ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.673ns = ( 12.674 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  full_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    full_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  full_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11920, routed)       1.737     3.031    full_system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  full_system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[6])
                                                      1.450     4.481 r  full_system_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[6]
                         net (fo=71, routed)          7.661    12.142    full_system_i/Decision_2/inst/Decision_AXILiteS_s_axi_U/s_axi_AXILiteS_WDATA[6]
    SLICE_X48Y47         LUT3 (Prop_lut3_I2_O)        0.124    12.266 r  full_system_i/Decision_2/inst/Decision_AXILiteS_s_axi_U/int_v_length[6]_i_1/O
                         net (fo=1, routed)           0.000    12.266    full_system_i/Decision_2/inst/Decision_AXILiteS_s_axi_U/int_v_length0[6]
    SLICE_X48Y47         FDRE                                         r  full_system_i/Decision_2/inst/Decision_AXILiteS_s_axi_U/int_v_length_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  full_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    full_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  full_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11920, routed)       1.494    12.674    full_system_i/Decision_2/inst/Decision_AXILiteS_s_axi_U/ap_clk
    SLICE_X48Y47         FDRE                                         r  full_system_i/Decision_2/inst/Decision_AXILiteS_s_axi_U/int_v_length_reg[6]/C
                         clock pessimism              0.115    12.788    
                         clock uncertainty           -0.154    12.634    
    SLICE_X48Y47         FDRE (Setup_fdre_C_D)        0.032    12.666    full_system_i/Decision_2/inst/Decision_AXILiteS_s_axi_U/int_v_length_reg[6]
  -------------------------------------------------------------------
                         required time                         12.666    
                         arrival time                         -12.266    
  -------------------------------------------------------------------
                         slack                                  0.400    

Slack (MET) :             0.411ns  (required time - arrival time)
  Source:                 full_system_i/Decision_3/inst/recentdatapoints_len_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            full_system_i/Decision_3/inst/tmp_s_reg_1578_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.489ns  (logic 3.487ns (36.747%)  route 6.002ns (63.253%))
  Logic Levels:           15  (CARRY4=7 LUT2=1 LUT3=1 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.821ns = ( 12.821 - 10.000 ) 
    Source Clock Delay      (SCD):    3.125ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  full_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    full_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  full_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11920, routed)       1.831     3.125    full_system_i/Decision_3/inst/ap_clk
    SLICE_X37Y120        FDRE                                         r  full_system_i/Decision_3/inst/recentdatapoints_len_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y120        FDRE (Prop_fdre_C_Q)         0.456     3.581 f  full_system_i/Decision_3/inst/recentdatapoints_len_reg[29]/Q
                         net (fo=2, routed)           0.786     4.367    full_system_i/Decision_3/inst/recentdatapoints_len_reg[29]
    SLICE_X40Y120        LUT4 (Prop_lut4_I1_O)        0.124     4.491 f  full_system_i/Decision_3/inst/tmp_i3_reg_1674[0]_i_10/O
                         net (fo=1, routed)           0.416     4.907    full_system_i/Decision_3/inst/tmp_i3_reg_1674[0]_i_10_n_14
    SLICE_X40Y119        LUT5 (Prop_lut5_I4_O)        0.124     5.031 f  full_system_i/Decision_3/inst/tmp_i3_reg_1674[0]_i_8/O
                         net (fo=1, routed)           0.825     5.856    full_system_i/Decision_3/inst/tmp_i3_reg_1674[0]_i_8_n_14
    SLICE_X34Y113        LUT6 (Prop_lut6_I5_O)        0.124     5.980 r  full_system_i/Decision_3/inst/tmp_i3_reg_1674[0]_i_3/O
                         net (fo=2, routed)           0.304     6.284    full_system_i/Decision_3/inst/tmp_i3_reg_1674[0]_i_3_n_14
    SLICE_X35Y113        LUT6 (Prop_lut6_I0_O)        0.124     6.408 r  full_system_i/Decision_3/inst/tmp_s_reg_1578[0]_i_21/O
                         net (fo=64, routed)          0.537     6.945    full_system_i/Decision_3/inst/recentdatapoints_data_U/Decision_recentdatapoints_data_ram_U/recentdatapoints_len_reg[4]
    SLICE_X34Y113        LUT2 (Prop_lut2_I0_O)        0.124     7.069 r  full_system_i/Decision_3/inst/recentdatapoints_data_U/Decision_recentdatapoints_data_ram_U/tmp_s_reg_1578[0]_i_79/O
                         net (fo=1, routed)           0.676     7.745    full_system_i/Decision_3/inst/recentdatapoints_data_U/Decision_recentdatapoints_data_ram_U/tmp_s_reg_1578[0]_i_79_n_14
    SLICE_X35Y109        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     8.325 r  full_system_i/Decision_3/inst/recentdatapoints_data_U/Decision_recentdatapoints_data_ram_U/tmp_s_reg_1578_reg[0]_i_72/CO[3]
                         net (fo=1, routed)           0.000     8.325    full_system_i/Decision_3/inst/recentdatapoints_data_U/Decision_recentdatapoints_data_ram_U/tmp_s_reg_1578_reg[0]_i_72_n_14
    SLICE_X35Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.439 r  full_system_i/Decision_3/inst/recentdatapoints_data_U/Decision_recentdatapoints_data_ram_U/tmp_s_reg_1578_reg[0]_i_58/CO[3]
                         net (fo=1, routed)           0.000     8.439    full_system_i/Decision_3/inst/recentdatapoints_data_U/Decision_recentdatapoints_data_ram_U/tmp_s_reg_1578_reg[0]_i_58_n_14
    SLICE_X35Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.553 r  full_system_i/Decision_3/inst/recentdatapoints_data_U/Decision_recentdatapoints_data_ram_U/tmp_s_reg_1578_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.000     8.553    full_system_i/Decision_3/inst/recentdatapoints_data_U/Decision_recentdatapoints_data_ram_U/tmp_s_reg_1578_reg[0]_i_33_n_14
    SLICE_X35Y112        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.775 r  full_system_i/Decision_3/inst/recentdatapoints_data_U/Decision_recentdatapoints_data_ram_U/tmp_s_reg_1578_reg[0]_i_22/O[0]
                         net (fo=2, routed)           0.696     9.471    full_system_i/Decision_3/inst/recentdatapoints_data_U/Decision_recentdatapoints_data_ram_U/datapointV_1_fu_674_p2[13]
    SLICE_X37Y111        LUT4 (Prop_lut4_I0_O)        0.293     9.764 f  full_system_i/Decision_3/inst/recentdatapoints_data_U/Decision_recentdatapoints_data_ram_U/tmp_s_reg_1578[0]_i_48/O
                         net (fo=1, routed)           0.445    10.209    full_system_i/Decision_3/inst/recentdatapoints_data_U/Decision_recentdatapoints_data_ram_U/tmp_s_reg_1578[0]_i_48_n_14
    SLICE_X39Y111        LUT4 (Prop_lut4_I1_O)        0.326    10.535 r  full_system_i/Decision_3/inst/recentdatapoints_data_U/Decision_recentdatapoints_data_ram_U/tmp_s_reg_1578[0]_i_26/O
                         net (fo=1, routed)           0.519    11.054    full_system_i/Decision_3/inst/recentdatapoints_data_U/Decision_recentdatapoints_data_ram_U/tmp_s_reg_1578[0]_i_26_n_14
    SLICE_X38Y111        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    11.458 r  full_system_i/Decision_3/inst/recentdatapoints_data_U/Decision_recentdatapoints_data_ram_U/tmp_s_reg_1578_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000    11.458    full_system_i/Decision_3/inst/recentdatapoints_data_U/Decision_recentdatapoints_data_ram_U/tmp_s_reg_1578_reg[0]_i_12_n_14
    SLICE_X38Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.575 r  full_system_i/Decision_3/inst/recentdatapoints_data_U/Decision_recentdatapoints_data_ram_U/tmp_s_reg_1578_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.575    full_system_i/Decision_3/inst/recentdatapoints_data_U/Decision_recentdatapoints_data_ram_U/tmp_s_reg_1578_reg[0]_i_3_n_14
    SLICE_X38Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.692 r  full_system_i/Decision_3/inst/recentdatapoints_data_U/Decision_recentdatapoints_data_ram_U/tmp_s_reg_1578_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.798    12.490    full_system_i/Decision_3/inst/recentdatapoints_data_U/Decision_recentdatapoints_data_ram_U/tmp_s_fu_696_p2
    SLICE_X36Y119        LUT3 (Prop_lut3_I0_O)        0.124    12.614 r  full_system_i/Decision_3/inst/recentdatapoints_data_U/Decision_recentdatapoints_data_ram_U/tmp_s_reg_1578[0]_i_1/O
                         net (fo=1, routed)           0.000    12.614    full_system_i/Decision_3/inst/recentdatapoints_data_U_n_14
    SLICE_X36Y119        FDRE                                         r  full_system_i/Decision_3/inst/tmp_s_reg_1578_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  full_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    full_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  full_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11920, routed)       1.642    12.821    full_system_i/Decision_3/inst/ap_clk
    SLICE_X36Y119        FDRE                                         r  full_system_i/Decision_3/inst/tmp_s_reg_1578_reg[0]/C
                         clock pessimism              0.281    13.102    
                         clock uncertainty           -0.154    12.948    
    SLICE_X36Y119        FDRE (Setup_fdre_C_D)        0.077    13.025    full_system_i/Decision_3/inst/tmp_s_reg_1578_reg[0]
  -------------------------------------------------------------------
                         required time                         13.025    
                         arrival time                         -12.614    
  -------------------------------------------------------------------
                         slack                                  0.411    

Slack (MET) :             0.421ns  (required time - arrival time)
  Source:                 full_system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            full_system_i/axi_max11100_1/U0/USER_LOGIC_I/delay_reg_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.260ns  (logic 1.450ns (15.659%)  route 7.810ns (84.341%))
  Logic Levels:           0  
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 12.698 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  full_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    full_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  full_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11920, routed)       1.737     3.031    full_system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  full_system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[28])
                                                      1.450     4.481 r  full_system_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[28]
                         net (fo=52, routed)          7.810    12.291    full_system_i/axi_max11100_1/U0/USER_LOGIC_I/S_AXI_WDATA[28]
    SLICE_X29Y65         FDRE                                         r  full_system_i/axi_max11100_1/U0/USER_LOGIC_I/delay_reg_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  full_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    full_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  full_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11920, routed)       1.519    12.698    full_system_i/axi_max11100_1/U0/USER_LOGIC_I/S_AXI_ACLK
    SLICE_X29Y65         FDRE                                         r  full_system_i/axi_max11100_1/U0/USER_LOGIC_I/delay_reg_reg[28]/C
                         clock pessimism              0.229    12.927    
                         clock uncertainty           -0.154    12.773    
    SLICE_X29Y65         FDRE (Setup_fdre_C_D)       -0.061    12.712    full_system_i/axi_max11100_1/U0/USER_LOGIC_I/delay_reg_reg[28]
  -------------------------------------------------------------------
                         required time                         12.712    
                         arrival time                         -12.291    
  -------------------------------------------------------------------
                         slack                                  0.421    

Slack (MET) :             0.422ns  (required time - arrival time)
  Source:                 full_system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            full_system_i/axi_max11100_3/U0/USER_LOGIC_I/adc_data_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.341ns  (logic 1.602ns (17.150%)  route 7.739ns (82.850%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.644ns = ( 12.644 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  full_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    full_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  full_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11920, routed)       1.737     3.031    full_system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  full_system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[6])
                                                      1.450     4.481 r  full_system_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[6]
                         net (fo=71, routed)          7.739    12.220    full_system_i/axi_max11100_3/U0/USER_LOGIC_I/S_AXI_WDATA[6]
    SLICE_X40Y77         LUT3 (Prop_lut3_I2_O)        0.152    12.372 r  full_system_i/axi_max11100_3/U0/USER_LOGIC_I/adc_data_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    12.372    full_system_i/axi_max11100_3/U0/USER_LOGIC_I/adc_data_reg[6]_i_1_n_14
    SLICE_X40Y77         FDRE                                         r  full_system_i/axi_max11100_3/U0/USER_LOGIC_I/adc_data_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  full_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    full_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  full_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11920, routed)       1.465    12.644    full_system_i/axi_max11100_3/U0/USER_LOGIC_I/S_AXI_ACLK
    SLICE_X40Y77         FDRE                                         r  full_system_i/axi_max11100_3/U0/USER_LOGIC_I/adc_data_reg_reg[6]/C
                         clock pessimism              0.229    12.873    
                         clock uncertainty           -0.154    12.719    
    SLICE_X40Y77         FDRE (Setup_fdre_C_D)        0.075    12.794    full_system_i/axi_max11100_3/U0/USER_LOGIC_I/adc_data_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         12.794    
                         arrival time                         -12.372    
  -------------------------------------------------------------------
                         slack                                  0.422    

Slack (MET) :             0.422ns  (required time - arrival time)
  Source:                 full_system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            full_system_i/axi_max11100_1/U0/USER_LOGIC_I/adc_start_reg_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.175ns  (logic 1.450ns (15.804%)  route 7.725ns (84.196%))
  Logic Levels:           0  
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.648ns = ( 12.648 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  full_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    full_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  full_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11920, routed)       1.737     3.031    full_system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  full_system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[16])
                                                      1.450     4.481 r  full_system_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[16]
                         net (fo=51, routed)          7.725    12.205    full_system_i/axi_max11100_1/U0/USER_LOGIC_I/S_AXI_WDATA[16]
    SLICE_X35Y70         FDRE                                         r  full_system_i/axi_max11100_1/U0/USER_LOGIC_I/adc_start_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  full_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    full_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  full_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11920, routed)       1.469    12.648    full_system_i/axi_max11100_1/U0/USER_LOGIC_I/S_AXI_ACLK
    SLICE_X35Y70         FDRE                                         r  full_system_i/axi_max11100_1/U0/USER_LOGIC_I/adc_start_reg_reg[16]/C
                         clock pessimism              0.229    12.877    
                         clock uncertainty           -0.154    12.723    
    SLICE_X35Y70         FDRE (Setup_fdre_C_D)       -0.095    12.628    full_system_i/axi_max11100_1/U0/USER_LOGIC_I/adc_start_reg_reg[16]
  -------------------------------------------------------------------
                         required time                         12.628    
                         arrival time                         -12.205    
  -------------------------------------------------------------------
                         slack                                  0.422    

Slack (MET) :             0.449ns  (required time - arrival time)
  Source:                 full_system_i/ratDecision_0/inst/recentdatapoints_len_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            full_system_i/ratDecision_0/inst/tmp_s_reg_1576_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.072ns  (logic 3.537ns (38.990%)  route 5.535ns (61.010%))
  Logic Levels:           15  (CARRY4=7 LUT2=1 LUT3=1 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.354ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.725ns = ( 12.725 - 10.000 ) 
    Source Clock Delay      (SCD):    3.208ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  full_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    full_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  full_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11920, routed)       1.914     3.208    full_system_i/ratDecision_0/inst/ap_clk
    SLICE_X86Y103        FDRE                                         r  full_system_i/ratDecision_0/inst/recentdatapoints_len_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y103        FDRE (Prop_fdre_C_Q)         0.518     3.726 f  full_system_i/ratDecision_0/inst/recentdatapoints_len_reg[31]/Q
                         net (fo=2, routed)           0.652     4.378    full_system_i/ratDecision_0/inst/recentdatapoints_len_reg[31]
    SLICE_X87Y102        LUT4 (Prop_lut4_I0_O)        0.124     4.502 f  full_system_i/ratDecision_0/inst/tmp_i3_reg_1672[0]_i_10/O
                         net (fo=1, routed)           0.433     4.934    full_system_i/ratDecision_0/inst/tmp_i3_reg_1672[0]_i_10_n_14
    SLICE_X87Y102        LUT5 (Prop_lut5_I4_O)        0.124     5.058 f  full_system_i/ratDecision_0/inst/tmp_i3_reg_1672[0]_i_8/O
                         net (fo=1, routed)           0.292     5.350    full_system_i/ratDecision_0/inst/tmp_i3_reg_1672[0]_i_8_n_14
    SLICE_X88Y102        LUT6 (Prop_lut6_I5_O)        0.124     5.474 r  full_system_i/ratDecision_0/inst/tmp_i3_reg_1672[0]_i_3/O
                         net (fo=2, routed)           0.598     6.072    full_system_i/ratDecision_0/inst/tmp_i3_reg_1672[0]_i_3_n_14
    SLICE_X88Y97         LUT6 (Prop_lut6_I0_O)        0.124     6.196 r  full_system_i/ratDecision_0/inst/tmp_s_reg_1576[0]_i_21/O
                         net (fo=64, routed)          0.864     7.060    full_system_i/ratDecision_0/inst/recentdatapoints_data_U/ratDecision_recentdatapoints_data_ram_U/recentdatapoints_len_reg[2]
    SLICE_X87Y91         LUT2 (Prop_lut2_I0_O)        0.124     7.184 r  full_system_i/ratDecision_0/inst/recentdatapoints_data_U/ratDecision_recentdatapoints_data_ram_U/tmp_s_reg_1576[0]_i_79/O
                         net (fo=1, routed)           0.359     7.543    full_system_i/ratDecision_0/inst/recentdatapoints_data_U/ratDecision_recentdatapoints_data_ram_U/tmp_s_reg_1576[0]_i_79_n_14
    SLICE_X84Y92         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     8.123 r  full_system_i/ratDecision_0/inst/recentdatapoints_data_U/ratDecision_recentdatapoints_data_ram_U/tmp_s_reg_1576_reg[0]_i_72/CO[3]
                         net (fo=1, routed)           0.000     8.123    full_system_i/ratDecision_0/inst/recentdatapoints_data_U/ratDecision_recentdatapoints_data_ram_U/tmp_s_reg_1576_reg[0]_i_72_n_14
    SLICE_X84Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.237 r  full_system_i/ratDecision_0/inst/recentdatapoints_data_U/ratDecision_recentdatapoints_data_ram_U/tmp_s_reg_1576_reg[0]_i_58/CO[3]
                         net (fo=1, routed)           0.000     8.237    full_system_i/ratDecision_0/inst/recentdatapoints_data_U/ratDecision_recentdatapoints_data_ram_U/tmp_s_reg_1576_reg[0]_i_58_n_14
    SLICE_X84Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.351 r  full_system_i/ratDecision_0/inst/recentdatapoints_data_U/ratDecision_recentdatapoints_data_ram_U/tmp_s_reg_1576_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.000     8.351    full_system_i/ratDecision_0/inst/recentdatapoints_data_U/ratDecision_recentdatapoints_data_ram_U/tmp_s_reg_1576_reg[0]_i_33_n_14
    SLICE_X84Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.573 r  full_system_i/ratDecision_0/inst/recentdatapoints_data_U/ratDecision_recentdatapoints_data_ram_U/tmp_s_reg_1576_reg[0]_i_22/O[0]
                         net (fo=2, routed)           0.716     9.288    full_system_i/ratDecision_0/inst/recentdatapoints_data_U/ratDecision_recentdatapoints_data_ram_U/datapointV_1_fu_672_p2[13]
    SLICE_X83Y95         LUT4 (Prop_lut4_I0_O)        0.293     9.581 f  full_system_i/ratDecision_0/inst/recentdatapoints_data_U/ratDecision_recentdatapoints_data_ram_U/tmp_s_reg_1576[0]_i_48/O
                         net (fo=1, routed)           0.436    10.017    full_system_i/ratDecision_0/inst/recentdatapoints_data_U/ratDecision_recentdatapoints_data_ram_U/tmp_s_reg_1576[0]_i_48_n_14
    SLICE_X83Y95         LUT4 (Prop_lut4_I1_O)        0.326    10.343 r  full_system_i/ratDecision_0/inst/recentdatapoints_data_U/ratDecision_recentdatapoints_data_ram_U/tmp_s_reg_1576[0]_i_26/O
                         net (fo=1, routed)           0.527    10.871    full_system_i/ratDecision_0/inst/recentdatapoints_data_U/ratDecision_recentdatapoints_data_ram_U/tmp_s_reg_1576[0]_i_26_n_14
    SLICE_X85Y94         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    11.269 r  full_system_i/ratDecision_0/inst/recentdatapoints_data_U/ratDecision_recentdatapoints_data_ram_U/tmp_s_reg_1576_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000    11.269    full_system_i/ratDecision_0/inst/recentdatapoints_data_U/ratDecision_recentdatapoints_data_ram_U/tmp_s_reg_1576_reg[0]_i_12_n_14
    SLICE_X85Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.383 r  full_system_i/ratDecision_0/inst/recentdatapoints_data_U/ratDecision_recentdatapoints_data_ram_U/tmp_s_reg_1576_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.383    full_system_i/ratDecision_0/inst/recentdatapoints_data_U/ratDecision_recentdatapoints_data_ram_U/tmp_s_reg_1576_reg[0]_i_3_n_14
    SLICE_X85Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.497 r  full_system_i/ratDecision_0/inst/recentdatapoints_data_U/ratDecision_recentdatapoints_data_ram_U/tmp_s_reg_1576_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.659    12.156    full_system_i/ratDecision_0/inst/recentdatapoints_data_U/ratDecision_recentdatapoints_data_ram_U/tmp_s_fu_694_p2
    SLICE_X84Y96         LUT3 (Prop_lut3_I0_O)        0.124    12.280 r  full_system_i/ratDecision_0/inst/recentdatapoints_data_U/ratDecision_recentdatapoints_data_ram_U/tmp_s_reg_1576[0]_i_1/O
                         net (fo=1, routed)           0.000    12.280    full_system_i/ratDecision_0/inst/recentdatapoints_data_U_n_14
    SLICE_X84Y96         FDRE                                         r  full_system_i/ratDecision_0/inst/tmp_s_reg_1576_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  full_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    full_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  full_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11920, routed)       1.546    12.725    full_system_i/ratDecision_0/inst/ap_clk
    SLICE_X84Y96         FDRE                                         r  full_system_i/ratDecision_0/inst/tmp_s_reg_1576_reg[0]/C
                         clock pessimism              0.129    12.854    
                         clock uncertainty           -0.154    12.700    
    SLICE_X84Y96         FDRE (Setup_fdre_C_D)        0.029    12.729    full_system_i/ratDecision_0/inst/tmp_s_reg_1576_reg[0]
  -------------------------------------------------------------------
                         required time                         12.729    
                         arrival time                         -12.280    
  -------------------------------------------------------------------
                         slack                                  0.449    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 full_system_i/Decision_1/inst/Decision_AXILiteS_s_axi_U/int_a_flip_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            full_system_i/Decision_1/inst/aflip_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.148ns (46.921%)  route 0.167ns (53.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.881ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  full_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    full_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  full_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11920, routed)       0.545     0.881    full_system_i/Decision_1/inst/Decision_AXILiteS_s_axi_U/ap_clk
    SLICE_X50Y68         FDRE                                         r  full_system_i/Decision_1/inst/Decision_AXILiteS_s_axi_U/int_a_flip_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y68         FDRE (Prop_fdre_C_Q)         0.148     1.029 r  full_system_i/Decision_1/inst/Decision_AXILiteS_s_axi_U/int_a_flip_reg[7]/Q
                         net (fo=3, routed)           0.167     1.196    full_system_i/Decision_1/inst/a_flip[7]
    SLICE_X49Y68         FDRE                                         r  full_system_i/Decision_1/inst/aflip_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  full_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    full_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  full_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11920, routed)       0.815     1.181    full_system_i/Decision_1/inst/ap_clk
    SLICE_X49Y68         FDRE                                         r  full_system_i/Decision_1/inst/aflip_reg[7]/C
                         clock pessimism             -0.035     1.146    
    SLICE_X49Y68         FDRE (Hold_fdre_C_D)         0.019     1.165    full_system_i/Decision_1/inst/aflip_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.165    
                         arrival time                           1.196    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 full_system_i/ratDecision_0/inst/recentVBools_sum_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            full_system_i/ratDecision_0/inst/CircularBuffer_sum_read_assign_reg_1608_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.517ns  (logic 0.391ns (75.651%)  route 0.126ns (24.349%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.331ns
    Source Clock Delay      (SCD):    0.944ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  full_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    full_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  full_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11920, routed)       0.608     0.944    full_system_i/ratDecision_0/inst/ap_clk
    SLICE_X97Y98         FDRE                                         r  full_system_i/ratDecision_0/inst/recentVBools_sum_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y98         FDRE (Prop_fdre_C_Q)         0.141     1.085 r  full_system_i/ratDecision_0/inst/recentVBools_sum_reg[14]/Q
                         net (fo=3, routed)           0.125     1.210    full_system_i/ratDecision_0/inst/recentVBools_sum[14]
    SLICE_X98Y97         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.117     1.327 r  full_system_i/ratDecision_0/inst/CircularBuffer_sum_read_assign_reg_1608_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.327    full_system_i/ratDecision_0/inst/CircularBuffer_sum_read_assign_reg_1608_reg[15]_i_1_n_14
    SLICE_X98Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.367 r  full_system_i/ratDecision_0/inst/CircularBuffer_sum_read_assign_reg_1608_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.367    full_system_i/ratDecision_0/inst/CircularBuffer_sum_read_assign_reg_1608_reg[19]_i_1_n_14
    SLICE_X98Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.407 r  full_system_i/ratDecision_0/inst/CircularBuffer_sum_read_assign_reg_1608_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.407    full_system_i/ratDecision_0/inst/CircularBuffer_sum_read_assign_reg_1608_reg[23]_i_1_n_14
    SLICE_X98Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.460 r  full_system_i/ratDecision_0/inst/CircularBuffer_sum_read_assign_reg_1608_reg[27]_i_1/O[0]
                         net (fo=2, routed)           0.000     1.460    full_system_i/ratDecision_0/inst/CircularBuffer_sum_read_assign_fu_764_p2[24]
    SLICE_X98Y100        FDRE                                         r  full_system_i/ratDecision_0/inst/CircularBuffer_sum_read_assign_reg_1608_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  full_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    full_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  full_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11920, routed)       0.965     1.331    full_system_i/ratDecision_0/inst/ap_clk
    SLICE_X98Y100        FDRE                                         r  full_system_i/ratDecision_0/inst/CircularBuffer_sum_read_assign_reg_1608_reg[24]/C
                         clock pessimism             -0.035     1.296    
    SLICE_X98Y100        FDRE (Hold_fdre_C_D)         0.130     1.426    full_system_i/ratDecision_0/inst/CircularBuffer_sum_read_assign_reg_1608_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.426    
                         arrival time                           1.460    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 full_system_i/Decision_0/inst/VbeatDelay_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            full_system_i/Decision_0/inst/tmp_4_reg_1596_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.350ns (67.155%)  route 0.171ns (32.845%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  full_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    full_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  full_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11920, routed)       0.577     0.913    full_system_i/Decision_0/inst/ap_clk
    SLICE_X31Y98         FDRE                                         r  full_system_i/Decision_0/inst/VbeatDelay_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y98         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  full_system_i/Decision_0/inst/VbeatDelay_reg[15]/Q
                         net (fo=1, routed)           0.170     1.224    full_system_i/Decision_0/inst/VbeatDelay[15]
    SLICE_X30Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.380 r  full_system_i/Decision_0/inst/tmp_4_reg_1596_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.381    full_system_i/Decision_0/inst/tmp_4_reg_1596_reg[16]_i_1_n_14
    SLICE_X30Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.434 r  full_system_i/Decision_0/inst/tmp_4_reg_1596_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.434    full_system_i/Decision_0/inst/tmp_4_fu_716_p2[17]
    SLICE_X30Y100        FDRE                                         r  full_system_i/Decision_0/inst/tmp_4_reg_1596_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  full_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    full_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  full_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11920, routed)       0.931     1.297    full_system_i/Decision_0/inst/ap_clk
    SLICE_X30Y100        FDRE                                         r  full_system_i/Decision_0/inst/tmp_4_reg_1596_reg[17]/C
                         clock pessimism             -0.035     1.262    
    SLICE_X30Y100        FDRE (Hold_fdre_C_D)         0.134     1.396    full_system_i/Decision_0/inst/tmp_4_reg_1596_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.396    
                         arrival time                           1.434    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 full_system_i/Decision_0/inst/tmp_5_reg_1603_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            full_system_i/Decision_0/inst/VbeatFallDelay_new_1_reg_342_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.756%)  route 0.148ns (51.244%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  full_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    full_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  full_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11920, routed)       0.659     0.995    full_system_i/Decision_0/inst/ap_clk
    SLICE_X28Y100        FDRE                                         r  full_system_i/Decision_0/inst/tmp_5_reg_1603_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y100        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  full_system_i/Decision_0/inst/tmp_5_reg_1603_reg[20]/Q
                         net (fo=1, routed)           0.148     1.284    full_system_i/Decision_0/inst/tmp_5_reg_1603[20]
    SLICE_X29Y99         FDRE                                         r  full_system_i/Decision_0/inst/VbeatFallDelay_new_1_reg_342_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  full_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    full_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  full_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11920, routed)       0.845     1.211    full_system_i/Decision_0/inst/ap_clk
    SLICE_X29Y99         FDRE                                         r  full_system_i/Decision_0/inst/VbeatFallDelay_new_1_reg_342_reg[20]/C
                         clock pessimism             -0.035     1.176    
    SLICE_X29Y99         FDRE (Hold_fdre_C_D)         0.070     1.246    full_system_i/Decision_0/inst/VbeatFallDelay_new_1_reg_342_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.246    
                         arrival time                           1.284    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 full_system_i/Decision_0/inst/tmp_5_reg_1603_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            full_system_i/Decision_0/inst/VbeatFallDelay_new_1_reg_342_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.752%)  route 0.148ns (51.248%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  full_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    full_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  full_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11920, routed)       0.659     0.995    full_system_i/Decision_0/inst/ap_clk
    SLICE_X28Y100        FDRE                                         r  full_system_i/Decision_0/inst/tmp_5_reg_1603_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y100        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  full_system_i/Decision_0/inst/tmp_5_reg_1603_reg[19]/Q
                         net (fo=1, routed)           0.148     1.284    full_system_i/Decision_0/inst/tmp_5_reg_1603[19]
    SLICE_X29Y99         FDRE                                         r  full_system_i/Decision_0/inst/VbeatFallDelay_new_1_reg_342_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  full_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    full_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  full_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11920, routed)       0.845     1.211    full_system_i/Decision_0/inst/ap_clk
    SLICE_X29Y99         FDRE                                         r  full_system_i/Decision_0/inst/VbeatFallDelay_new_1_reg_342_reg[19]/C
                         clock pessimism             -0.035     1.176    
    SLICE_X29Y99         FDRE (Hold_fdre_C_D)         0.066     1.242    full_system_i/Decision_0/inst/VbeatFallDelay_new_1_reg_342_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.242    
                         arrival time                           1.284    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 full_system_i/Decision_0/inst/AbeatDelay_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            full_system_i/Decision_0/inst/tmp_3_reg_1589_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.471ns (89.578%)  route 0.055ns (10.422%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  full_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    full_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  full_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11920, routed)       0.559     0.895    full_system_i/Decision_0/inst/ap_clk
    SLICE_X35Y97         FDRE                                         r  full_system_i/Decision_0/inst/AbeatDelay_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y97         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  full_system_i/Decision_0/inst/AbeatDelay_reg[2]/Q
                         net (fo=1, routed)           0.054     1.090    full_system_i/Decision_0/inst/AbeatDelay[2]
    SLICE_X34Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.197     1.287 r  full_system_i/Decision_0/inst/tmp_3_reg_1589_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.287    full_system_i/Decision_0/inst/tmp_3_reg_1589_reg[4]_i_1_n_14
    SLICE_X34Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.327 r  full_system_i/Decision_0/inst/tmp_3_reg_1589_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.327    full_system_i/Decision_0/inst/tmp_3_reg_1589_reg[8]_i_1_n_14
    SLICE_X34Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.367 r  full_system_i/Decision_0/inst/tmp_3_reg_1589_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.367    full_system_i/Decision_0/inst/tmp_3_reg_1589_reg[12]_i_1_n_14
    SLICE_X34Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.420 r  full_system_i/Decision_0/inst/tmp_3_reg_1589_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.420    full_system_i/Decision_0/inst/tmp_3_fu_706_p2[13]
    SLICE_X34Y100        FDRE                                         r  full_system_i/Decision_0/inst/tmp_3_reg_1589_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  full_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    full_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  full_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11920, routed)       0.912     1.278    full_system_i/Decision_0/inst/ap_clk
    SLICE_X34Y100        FDRE                                         r  full_system_i/Decision_0/inst/tmp_3_reg_1589_reg[13]/C
                         clock pessimism             -0.035     1.243    
    SLICE_X34Y100        FDRE (Hold_fdre_C_D)         0.134     1.377    full_system_i/Decision_0/inst/tmp_3_reg_1589_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.377    
                         arrival time                           1.420    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 full_system_i/Decision_2/inst/recentABools_sum_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            full_system_i/Decision_2/inst/CircularBuffer_sum_read_assign_1_reg_1705_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.251ns (59.709%)  route 0.169ns (40.291%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  full_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    full_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  full_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11920, routed)       0.580     0.916    full_system_i/Decision_2/inst/ap_clk
    SLICE_X60Y50         FDRE                                         r  full_system_i/Decision_2/inst/recentABools_sum_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y50         FDRE (Prop_fdre_C_Q)         0.141     1.057 r  full_system_i/Decision_2/inst/recentABools_sum_reg[20]/Q
                         net (fo=3, routed)           0.169     1.226    full_system_i/Decision_2/inst/recentABools_sum[20]
    SLICE_X59Y49         LUT2 (Prop_lut2_I0_O)        0.045     1.271 r  full_system_i/Decision_2/inst/CircularBuffer_sum_read_assign_1_reg_1705[23]_i_4/O
                         net (fo=1, routed)           0.000     1.271    full_system_i/Decision_2/inst/CircularBuffer_sum_read_assign_1_reg_1705[23]_i_4_n_14
    SLICE_X59Y49         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.336 r  full_system_i/Decision_2/inst/CircularBuffer_sum_read_assign_1_reg_1705_reg[23]_i_1/O[1]
                         net (fo=2, routed)           0.000     1.336    full_system_i/Decision_2/inst/CircularBuffer_sum_read_assign_1_fu_1079_p2[21]
    SLICE_X59Y49         FDRE                                         r  full_system_i/Decision_2/inst/CircularBuffer_sum_read_assign_1_reg_1705_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  full_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    full_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  full_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11920, routed)       0.853     1.219    full_system_i/Decision_2/inst/ap_clk
    SLICE_X59Y49         FDRE                                         r  full_system_i/Decision_2/inst/CircularBuffer_sum_read_assign_1_reg_1705_reg[21]/C
                         clock pessimism             -0.030     1.189    
    SLICE_X59Y49         FDRE (Hold_fdre_C_D)         0.102     1.291    full_system_i/Decision_2/inst/CircularBuffer_sum_read_assign_1_reg_1705_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.291    
                         arrival time                           1.336    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 full_system_i/ratDecision_0/inst/recentVBools_sum_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            full_system_i/ratDecision_0/inst/CircularBuffer_sum_read_assign_reg_1608_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.530ns  (logic 0.404ns (76.249%)  route 0.126ns (23.751%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.331ns
    Source Clock Delay      (SCD):    0.944ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  full_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    full_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  full_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11920, routed)       0.608     0.944    full_system_i/ratDecision_0/inst/ap_clk
    SLICE_X97Y98         FDRE                                         r  full_system_i/ratDecision_0/inst/recentVBools_sum_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y98         FDRE (Prop_fdre_C_Q)         0.141     1.085 r  full_system_i/ratDecision_0/inst/recentVBools_sum_reg[14]/Q
                         net (fo=3, routed)           0.125     1.210    full_system_i/ratDecision_0/inst/recentVBools_sum[14]
    SLICE_X98Y97         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.117     1.327 r  full_system_i/ratDecision_0/inst/CircularBuffer_sum_read_assign_reg_1608_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.327    full_system_i/ratDecision_0/inst/CircularBuffer_sum_read_assign_reg_1608_reg[15]_i_1_n_14
    SLICE_X98Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.367 r  full_system_i/ratDecision_0/inst/CircularBuffer_sum_read_assign_reg_1608_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.367    full_system_i/ratDecision_0/inst/CircularBuffer_sum_read_assign_reg_1608_reg[19]_i_1_n_14
    SLICE_X98Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.407 r  full_system_i/ratDecision_0/inst/CircularBuffer_sum_read_assign_reg_1608_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.407    full_system_i/ratDecision_0/inst/CircularBuffer_sum_read_assign_reg_1608_reg[23]_i_1_n_14
    SLICE_X98Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.473 r  full_system_i/ratDecision_0/inst/CircularBuffer_sum_read_assign_reg_1608_reg[27]_i_1/O[2]
                         net (fo=2, routed)           0.000     1.473    full_system_i/ratDecision_0/inst/CircularBuffer_sum_read_assign_fu_764_p2[26]
    SLICE_X98Y100        FDRE                                         r  full_system_i/ratDecision_0/inst/CircularBuffer_sum_read_assign_reg_1608_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  full_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    full_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  full_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11920, routed)       0.965     1.331    full_system_i/ratDecision_0/inst/ap_clk
    SLICE_X98Y100        FDRE                                         r  full_system_i/ratDecision_0/inst/CircularBuffer_sum_read_assign_reg_1608_reg[26]/C
                         clock pessimism             -0.035     1.296    
    SLICE_X98Y100        FDRE (Hold_fdre_C_D)         0.130     1.426    full_system_i/ratDecision_0/inst/CircularBuffer_sum_read_assign_reg_1608_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.426    
                         arrival time                           1.473    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 full_system_i/axi_max11100_0/U0/USER_LOGIC_I/ip_clk_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            full_system_i/axi_max11100_0/U0/USER_LOGIC_I/ip_clk_counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.371ns (69.589%)  route 0.162ns (30.411%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.301ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  full_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    full_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  full_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11920, routed)       0.580     0.916    full_system_i/axi_max11100_0/U0/USER_LOGIC_I/S_AXI_ACLK
    SLICE_X62Y99         FDRE                                         r  full_system_i/axi_max11100_0/U0/USER_LOGIC_I/ip_clk_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y99         FDRE (Prop_fdre_C_Q)         0.164     1.080 r  full_system_i/axi_max11100_0/U0/USER_LOGIC_I/ip_clk_counter_reg[3]/Q
                         net (fo=5, routed)           0.161     1.241    full_system_i/axi_max11100_0/U0/USER_LOGIC_I/ip_clk_counter_reg[3]
    SLICE_X62Y99         LUT2 (Prop_lut2_I0_O)        0.045     1.286 r  full_system_i/axi_max11100_0/U0/USER_LOGIC_I/ip_clk_counter[0]_i_4/O
                         net (fo=1, routed)           0.000     1.286    full_system_i/axi_max11100_0/U0/USER_LOGIC_I/ip_clk_counter[0]_i_4_n_14
    SLICE_X62Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.395 r  full_system_i/axi_max11100_0/U0/USER_LOGIC_I/ip_clk_counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     1.396    full_system_i/axi_max11100_0/U0/USER_LOGIC_I/ip_clk_counter_reg[0]_i_2_n_14
    SLICE_X62Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.449 r  full_system_i/axi_max11100_0/U0/USER_LOGIC_I/ip_clk_counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.449    full_system_i/axi_max11100_0/U0/USER_LOGIC_I/ip_clk_counter_reg[4]_i_1_n_21
    SLICE_X62Y100        FDRE                                         r  full_system_i/axi_max11100_0/U0/USER_LOGIC_I/ip_clk_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  full_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    full_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  full_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11920, routed)       0.935     1.301    full_system_i/axi_max11100_0/U0/USER_LOGIC_I/S_AXI_ACLK
    SLICE_X62Y100        FDRE                                         r  full_system_i/axi_max11100_0/U0/USER_LOGIC_I/ip_clk_counter_reg[4]/C
                         clock pessimism             -0.035     1.266    
    SLICE_X62Y100        FDRE (Hold_fdre_C_D)         0.134     1.400    full_system_i/axi_max11100_0/U0/USER_LOGIC_I/ip_clk_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.400    
                         arrival time                           1.449    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 full_system_i/Decision_0/inst/VbeatDelay_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            full_system_i/Decision_0/inst/tmp_4_reg_1596_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.534ns  (logic 0.363ns (67.955%)  route 0.171ns (32.045%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  full_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    full_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  full_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11920, routed)       0.577     0.913    full_system_i/Decision_0/inst/ap_clk
    SLICE_X31Y98         FDRE                                         r  full_system_i/Decision_0/inst/VbeatDelay_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y98         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  full_system_i/Decision_0/inst/VbeatDelay_reg[15]/Q
                         net (fo=1, routed)           0.170     1.224    full_system_i/Decision_0/inst/VbeatDelay[15]
    SLICE_X30Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.380 r  full_system_i/Decision_0/inst/tmp_4_reg_1596_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.381    full_system_i/Decision_0/inst/tmp_4_reg_1596_reg[16]_i_1_n_14
    SLICE_X30Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.447 r  full_system_i/Decision_0/inst/tmp_4_reg_1596_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.447    full_system_i/Decision_0/inst/tmp_4_fu_716_p2[19]
    SLICE_X30Y100        FDRE                                         r  full_system_i/Decision_0/inst/tmp_4_reg_1596_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  full_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    full_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  full_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11920, routed)       0.931     1.297    full_system_i/Decision_0/inst/ap_clk
    SLICE_X30Y100        FDRE                                         r  full_system_i/Decision_0/inst/tmp_4_reg_1596_reg[19]/C
                         clock pessimism             -0.035     1.262    
    SLICE_X30Y100        FDRE (Hold_fdre_C_D)         0.134     1.396    full_system_i/Decision_0/inst/tmp_4_reg_1596_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.396    
                         arrival time                           1.447    
  -------------------------------------------------------------------
                         slack                                  0.051    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { full_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  full_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X60Y87    full_system_i/Decision_0/inst/ACaptureThresh_loc_reg_288_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X60Y86    full_system_i/Decision_0/inst/ACaptureThresh_loc_reg_288_reg[10]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X61Y88    full_system_i/Decision_0/inst/ACaptureThresh_loc_reg_288_reg[11]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X60Y87    full_system_i/Decision_0/inst/ACaptureThresh_loc_reg_288_reg[12]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X61Y88    full_system_i/Decision_0/inst/ACaptureThresh_loc_reg_288_reg[13]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X61Y86    full_system_i/Decision_0/inst/ACaptureThresh_loc_reg_288_reg[14]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X61Y88    full_system_i/Decision_0/inst/ACaptureThresh_loc_reg_288_reg[15]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X56Y93    full_system_i/Decision_0/inst/ACaptureThresh_loc_reg_288_reg[16]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X54Y95    full_system_i/Decision_0/inst/ACaptureThresh_loc_reg_288_reg[17]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X50Y116   full_system_i/ratDecision_1/inst/recentVBools_data_U/ratDecision_recentVBools_data_ram_U/ram_reg_0_15_0_0__0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X50Y116   full_system_i/ratDecision_1/inst/recentVBools_data_U/ratDecision_recentVBools_data_ram_U/ram_reg_0_15_0_0__0/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y108   full_system_i/Decision_3/inst/recentdatapoints_data_U/Decision_recentdatapoints_data_ram_U/ram_reg_0_15_0_0/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y108   full_system_i/Decision_3/inst/recentdatapoints_data_U/Decision_recentdatapoints_data_ram_U/ram_reg_0_15_0_0__1/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y108   full_system_i/Decision_3/inst/recentdatapoints_data_U/Decision_recentdatapoints_data_ram_U/ram_reg_0_15_0_0__11/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y108   full_system_i/Decision_3/inst/recentdatapoints_data_U/Decision_recentdatapoints_data_ram_U/ram_reg_0_15_0_0__13/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y107   full_system_i/Decision_3/inst/recentdatapoints_data_U/Decision_recentdatapoints_data_ram_U/ram_reg_0_15_0_0__30/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y107   full_system_i/Decision_3/inst/recentdatapoints_data_U/Decision_recentdatapoints_data_ram_U/ram_reg_0_15_0_0__4/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y107   full_system_i/Decision_3/inst/recentdatapoints_data_U/Decision_recentdatapoints_data_ram_U/ram_reg_0_15_0_0__6/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y107   full_system_i/Decision_3/inst/recentdatapoints_data_U/Decision_recentdatapoints_data_ram_U/ram_reg_0_15_0_0__8/SP/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X66Y57    full_system_i/Decision_1/inst/recentABools_data_U/Decision_recentVBools_data_ram_U/ram_reg_0_15_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X66Y57    full_system_i/Decision_1/inst/recentABools_data_U/Decision_recentVBools_data_ram_U/ram_reg_0_15_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X66Y56    full_system_i/Decision_1/inst/recentABools_data_U/Decision_recentVBools_data_ram_U/ram_reg_0_15_0_0__0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X66Y56    full_system_i/Decision_1/inst/recentABools_data_U/Decision_recentVBools_data_ram_U/ram_reg_0_15_0_0__0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X58Y94    full_system_i/Decision_0/inst/recentdatapoints_data_U/Decision_recentdatapoints_data_ram_U/ram_reg_0_15_0_0__15/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X58Y93    full_system_i/Decision_0/inst/recentdatapoints_data_U/Decision_recentdatapoints_data_ram_U/ram_reg_0_15_0_0__16/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X58Y94    full_system_i/Decision_0/inst/recentdatapoints_data_U/Decision_recentdatapoints_data_ram_U/ram_reg_0_15_0_0__17/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X58Y93    full_system_i/Decision_0/inst/recentdatapoints_data_U/Decision_recentdatapoints_data_ram_U/ram_reg_0_15_0_0__18/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X58Y94    full_system_i/Decision_0/inst/recentdatapoints_data_U/Decision_recentdatapoints_data_ram_U/ram_reg_0_15_0_0__19/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X58Y93    full_system_i/Decision_0/inst/recentdatapoints_data_U/Decision_recentdatapoints_data_ram_U/ram_reg_0_15_0_0__2/SP/CLK



