{
  "name": "rtl-verify",
  "description": "Run simulation and verification on RTL designs",
  "version": "0.1.0",
  "category": "rtl",
  "tags": ["rtl", "simulation", "verification", "testing"],
  "invocation": {
    "command": "rtl-verify",
    "aliases": ["verify-rtl", "sim-rtl", "test-rtl"]
  },
  "parameters": [
    {
      "name": "testbench",
      "description": "Testbench file to run",
      "required": false,
      "type": "string"
    },
    {
      "name": "tool",
      "description": "Simulation tool to use",
      "required": false,
      "type": "string",
      "default": "auto",
      "choices": ["auto", "verilator", "iverilog", "xrun"]
    },
    {
      "name": "gui",
      "description": "Open waveform viewer",
      "required": false,
      "type": "boolean",
      "default": false
    },
    {
      "name": "coverage",
      "description": "Collect coverage data",
      "required": false,
      "type": "boolean",
      "default": false
    },
    {
      "name": "args",
      "description": "Additional simulation arguments",
      "required": false,
      "type": "string"
    }
  ]
}
