// Seed: 3049578929
module module_0;
  wire id_2, id_3;
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    output logic id_0
);
  always begin : LABEL_0$display
    ;
    id_0 <= id_2;
  end
  module_0 modCall_1 ();
endmodule
module module_2 (
    output supply0 id_0
);
  for (id_2 = 1; 1 ^ 1; {id_2, id_2, 1} += id_2) wire id_3;
  assign id_0 = 1;
  module_0 modCall_1 ();
  id_4 :
  assert property (@(1) 1'b0) #1 if (1) id_2 <= #1 id_4;
  wire id_5;
endmodule
