* Z:\mnt\design.r\spice\examples\4361-1.asc
R1 N005 N001 25m
C1 N002 0 10µ
R2 N002 0 10
M§Q1 N004 N008 N005 N005 FDS4953
L1 N003 N004 1µ Rser=150m
V1 N010 0 5
R3 N010 N009 1K
M§Q2 N001 N007 N002 N002 Si4892DY
D1 N002 N001 Davalanche
V3 N003 0 PWL(0u 0 100m 0 +1u 20 150m 20 +10u 0 200m 0 +1u -20 250m -20 +10u 0 400m 0 +1u 5 800m 5 +1u 20 900m 20 +10u 5)
S1 0 N002 N006 0 SHORT
V4 N006 0 PWL(0u 0 1200m 0 +5n 1 1201m 1 +5n 0)
XU1 N008 N005 N001 N007 0 N002 N009 0 LTC4361-1
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 1500m startup
.model SHORT SW (Ron=1 Roff=1T Vt=0.5 Vh=-0.4)
.model Davalanche D (Vfwd=0.7 Vrev=32 Ron=0.1 Rrev=0.1 epsilon=.1 revepsilon=.1)
* To model avalanche behavior of NFET
.lib LTC4361-1.sub
.backanno
.end
