Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date              : Sun Jun 29 22:49:36 2025
| Host              : DESKTOP-00GQMPA running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file polytop_RE_timing_summary_routed.rpt -pb polytop_RE_timing_summary_routed.pb -rpx polytop_RE_timing_summary_routed.rpx -warn_on_violation
| Design            : polytop_RE
| Device            : xczu15eg-ffvb1156
| Speed File        : -3  PRODUCTION 1.30 05-15-2022
| Design State      : Routed
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
TIMING-18  Warning   Missing input or output delay   7           
TIMING-20  Warning   Non-clocked latch               7           
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (14)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (7)
5. checking no_input_delay (6)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (14)
-------------------------
 There are 7 register/latch pins with no clock driven by root clock pin: opcode[0] (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: opcode[1] (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (7)
------------------------------------------------
 There are 7 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.012        0.000                      0                 3636        0.021        0.000                      0                 3636        1.655        0.000                       0                  2601  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 2.150}        4.300           232.558         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.012        0.000                      0                 3636        0.021        0.000                      0                 3636        1.655        0.000                       0                  2601  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.012ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.021ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.655ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.012ns  (required time - arrival time)
  Source:                 gen_dff[12].bank_inst/bank_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by clk  {rise@0.000ns fall@2.150ns period=4.300ns})
  Destination:            gen_rbfu[5].u_RBFU/REBFU_O0_shfit/shift_array_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.150ns period=4.300ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.300ns  (clk rise@4.300ns - clk rise@0.000ns)
  Data Path Delay:        4.078ns  (logic 1.640ns (40.214%)  route 2.438ns (59.786%))
  Logic Levels:           9  (CARRY8=1 LUT2=1 LUT4=2 LUT6=5)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.341ns = ( 6.641 - 4.300 ) 
    Source Clock Delay      (SCD):    2.908ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.142ns (routing 1.082ns, distribution 1.060ns)
  Clock Net Delay (Destination): 1.817ns (routing 0.988ns, distribution 0.829ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.426     0.426 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.426    clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.426 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.312     0.738    clk_IBUF
    BUFGCE_X0Y77         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.766 r  clk_IBUF_BUFG_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=2696, routed)        2.142     2.908    gen_dff[12].bank_inst/clk
    RAMB18_X2Y110        RAMB18E2                                     r  gen_dff[12].bank_inst/bank_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y110        RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKARDCLK_DOUTADOUT[9])
                                                      0.769     3.677 r  gen_dff[12].bank_inst/bank_reg_bram_0/DOUTADOUT[9]
                         net (fo=32, routed)          0.738     4.414    dmux/unpack_RBFU_in[12].dff_inst/q_bus[9]
    SLICE_X37Y258        LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.047     4.461 f  dmux/unpack_RBFU_in[12].dff_inst/rbfu_data_bus[285]_INST_0_i_16/O
                         net (fo=1, routed)           0.146     4.607    dmux/unpack_RBFU_in[10].dff_inst/rbfu_data_bus[285]_INST_0_i_1_1
    SLICE_X37Y258        LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.133     4.740 f  dmux/unpack_RBFU_in[10].dff_inst/rbfu_data_bus[285]_INST_0_i_6/O
                         net (fo=1, routed)           0.403     5.143    dmux/unpack_RBFU_in[15].dff_inst/rbfu_data_bus[285]_INST_0_2
    SLICE_X40Y264        LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.088     5.231 f  dmux/unpack_RBFU_in[15].dff_inst/rbfu_data_bus[285]_INST_0_i_1/O
                         net (fo=1, routed)           0.320     5.551    dmux/unpack_RBFU_in[15].dff_inst/rbfu_data_bus[285]_INST_0_i_1_n_0
    SLICE_X46Y266        LUT4 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.114     5.665 r  dmux/unpack_RBFU_in[15].dff_inst/rbfu_data_bus[285]_INST_0/O
                         net (fo=10, routed)          0.252     5.917    gen_rbfu[5].u_RBFU/REBFU_O1_shfit/rbfu_b1[9]
    SLICE_X46Y270        LUT4 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.114     6.031 r  gen_rbfu[5].u_RBFU/REBFU_O1_shfit/c10_carry__0_i_8__0/O
                         net (fo=1, routed)           0.020     6.051    gen_rbfu[5].u_RBFU/u_MA1/S[1]
    SLICE_X46Y270        CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[4])
                                                      0.181     6.232 r  gen_rbfu[5].u_RBFU/u_MA1/c10_carry__0/O[4]
                         net (fo=23, routed)          0.203     6.436    gen_rbfu[5].u_RBFU/u_MA1/c1
    SLICE_X46Y270        LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.082     6.518 r  gen_rbfu[5].u_RBFU/u_MA1/shift_array[0][8]_i_9/O
                         net (fo=2, routed)           0.197     6.715    gen_rbfu[5].u_RBFU/u_MA1/shift_array[0][8]_i_9_n_0
    SLICE_X46Y266        LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.031     6.746 r  gen_rbfu[5].u_RBFU/u_MA1/shift_array[0][6]_i_3/O
                         net (fo=1, routed)           0.088     6.834    gen_rbfu[5].u_RBFU/u_MA0/shift_array_reg[0][6]_1
    SLICE_X46Y266        LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.081     6.915 r  gen_rbfu[5].u_RBFU/u_MA0/shift_array[0][6]_i_1__0/O
                         net (fo=1, routed)           0.071     6.986    gen_rbfu[5].u_RBFU/REBFU_O0_shfit/D[6]
    SLICE_X46Y266        FDRE                                         r  gen_rbfu[5].u_RBFU/REBFU_O0_shfit/shift_array_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.300     4.300 r  
    P10                                               0.000     4.300 r  clk (IN)
                         net (fo=0)                   0.000     4.300    clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.223     4.523 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.523    clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.523 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.277     4.800    clk_IBUF
    BUFGCE_X0Y77         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.824 r  clk_IBUF_BUFG_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=2696, routed)        1.817     6.641    gen_rbfu[5].u_RBFU/REBFU_O0_shfit/clk
    SLICE_X46Y266        FDRE                                         r  gen_rbfu[5].u_RBFU/REBFU_O0_shfit/shift_array_reg[0][6]/C
                         clock pessimism              0.370     7.010    
                         clock uncertainty           -0.035     6.975    
    SLICE_X46Y266        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.023     6.998    gen_rbfu[5].u_RBFU/REBFU_O0_shfit/shift_array_reg[0][6]
  -------------------------------------------------------------------
                         required time                          6.998    
                         arrival time                          -6.986    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.013ns  (required time - arrival time)
  Source:                 gen_rbfu[4].u_RBFU/u_Modmul1/u_bitmod_wocsa3/Rmp0_ff1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.150ns period=4.300ns})
  Destination:            gen_dff[2].bank_inst/bank_reg_bram_0/DINBDIN[1]
                            (rising edge-triggered cell RAMB18E2 clocked by clk  {rise@0.000ns fall@2.150ns period=4.300ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.300ns  (clk rise@4.300ns - clk rise@0.000ns)
  Data Path Delay:        4.062ns  (logic 1.224ns (30.131%)  route 2.838ns (69.869%))
  Logic Levels:           13  (CARRY8=2 LUT2=2 LUT3=1 LUT4=1 LUT5=3 LUT6=3 MUXF7=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.395ns = ( 6.695 - 4.300 ) 
    Source Clock Delay      (SCD):    2.736ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.970ns (routing 1.082ns, distribution 0.888ns)
  Clock Net Delay (Destination): 1.871ns (routing 0.988ns, distribution 0.883ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.426     0.426 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.426    clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.426 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.312     0.738    clk_IBUF
    BUFGCE_X0Y77         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.766 r  clk_IBUF_BUFG_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=2696, routed)        1.970     2.736    gen_rbfu[4].u_RBFU/u_Modmul1/u_bitmod_wocsa3/clk
    SLICE_X42Y292        FDRE                                         r  gen_rbfu[4].u_RBFU/u_Modmul1/u_bitmod_wocsa3/Rmp0_ff1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y292        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.066     2.802 r  gen_rbfu[4].u_RBFU/u_Modmul1/u_bitmod_wocsa3/Rmp0_ff1_reg[4]/Q
                         net (fo=8, routed)           0.156     2.958    gen_rbfu[4].u_RBFU/u_Modmul1/u_bitmod_wocsa3/Rmp0_ff1_reg_n_0_[4]
    SLICE_X42Y293        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.115     3.073 r  gen_rbfu[4].u_RBFU/u_Modmul1/u_bitmod_wocsa3/Dout3[8]_INST_0_i_3/O
                         net (fo=10, routed)          0.048     3.121    gen_rbfu[4].u_RBFU/u_Modmul1/u_bitmod_wocsa3/Dout3[8]_INST_0_i_3_n_0
    SLICE_X42Y293        LUT5 (Prop_G5LUT_SLICEM_I2_O)
                                                      0.063     3.184 f  gen_rbfu[4].u_RBFU/u_Modmul1/u_bitmod_wocsa3/Dout3[11]_INST_0_i_4/O
                         net (fo=2, routed)           0.124     3.308    gen_rbfu[4].u_RBFU/u_Modmul1/u_bitmod_wocsa3/Dout3[11]_INST_0_i_4_n_0
    SLICE_X41Y293        LUT4 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.031     3.339 r  gen_rbfu[4].u_RBFU/u_Modmul1/u_bitmod_wocsa3/Dout3[2]_INST_0_i_4/O
                         net (fo=5, routed)           0.103     3.442    gen_rbfu[4].u_RBFU/u_Modmul1/u_bitmod_wocsa3/Dout3[2]_INST_0_i_4_n_0
    SLICE_X41Y292        LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.134     3.576 r  gen_rbfu[4].u_RBFU/u_Modmul1/u_bitmod_wocsa3/Dout3[10]_INST_0_i_6/O
                         net (fo=15, routed)          0.181     3.757    gen_rbfu[4].u_RBFU/u_Modmul1/u_bitmod_wocsa3/Dout3[10]_INST_0_i_6_n_0
    SLICE_X40Y290        LUT5 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.138     3.895 r  gen_rbfu[4].u_RBFU/u_Modmul1/u_bitmod_wocsa3/Dout3[4]_INST_0_i_1/O
                         net (fo=9, routed)           0.299     4.193    gen_rbfu[4].u_RBFU/REBFU_O1_shfit/R1[4]
    SLICE_X38Y289        LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.031     4.224 r  gen_rbfu[4].u_RBFU/REBFU_O1_shfit/c0_carry_i_4__0/O
                         net (fo=1, routed)           0.010     4.234    gen_rbfu[4].u_RBFU/u_MS11/Dout3[0]_INST_0_i_2_0[4]
    SLICE_X38Y289        CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.133     4.367 r  gen_rbfu[4].u_RBFU/u_MS11/c0_carry/CO[7]
                         net (fo=1, routed)           0.023     4.390    gen_rbfu[4].u_RBFU/u_MS11/c0_carry_n_0
    SLICE_X38Y290        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[4])
                                                      0.081     4.471 r  gen_rbfu[4].u_RBFU/u_MS11/c0_carry__0/CO[4]
                         net (fo=12, routed)          0.134     4.605    gen_rbfu[4].u_RBFU/u_MS11/CO[0]
    SLICE_X39Y290        LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.081     4.686 r  gen_rbfu[4].u_RBFU/u_MS11/Dout3[1]_INST_0_i_2/O
                         net (fo=1, routed)           0.109     4.795    gen_rbfu[4].u_RBFU/u_Div11/d_in_bus[1]_INST_0_i_7
    SLICE_X39Y290        LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.135     4.930 r  gen_rbfu[4].u_RBFU/u_Div11/Dout3[1]_INST_0/O
                         net (fo=32, routed)          0.987     5.918    mux3/unpack_0[2].shif1/bf_out_bus[229]
    SLICE_X15Y275        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.114     6.032 r  mux3/unpack_0[2].shif1/d_in_bus[25]_INST_0_i_7/O
                         net (fo=1, routed)           0.013     6.045    mux3/unpack_0[2].shif1/d_in_bus[25]_INST_0_i_7_n_0
    SLICE_X15Y275        MUXF7 (Prop_F7MUX_GH_SLICEL_I0_O)
                                                      0.055     6.100 r  mux3/unpack_0[2].shif1/d_in_bus[25]_INST_0_i_2/O
                         net (fo=1, routed)           0.258     6.358    mux3/unpack_0[2].shif1/d_in_bus[25]_INST_0_i_2_n_0
    SLICE_X15Y275        LUT6 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.047     6.405 r  mux3/unpack_0[2].shif1/d_in_bus[25]_INST_0/O
                         net (fo=1, routed)           0.393     6.798    gen_dff[2].bank_inst/wdata[1]
    RAMB18_X3Y107        RAMB18E2                                     r  gen_dff[2].bank_inst/bank_reg_bram_0/DINBDIN[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.300     4.300 r  
    P10                                               0.000     4.300 r  clk (IN)
                         net (fo=0)                   0.000     4.300    clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.223     4.523 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.523    clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.523 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.277     4.800    clk_IBUF
    BUFGCE_X0Y77         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.824 r  clk_IBUF_BUFG_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=2696, routed)        1.871     6.695    gen_dff[2].bank_inst/clk
    RAMB18_X3Y107        RAMB18E2                                     r  gen_dff[2].bank_inst/bank_reg_bram_0/CLKBWRCLK
                         clock pessimism              0.370     7.065    
                         clock uncertainty           -0.035     7.029    
    RAMB18_X3Y107        RAMB18E2 (Setup_RAMB18E2_U_RAMB181_CLKBWRCLK_DINBDIN[1])
                                                     -0.218     6.811    gen_dff[2].bank_inst/bank_reg_bram_0
  -------------------------------------------------------------------
                         required time                          6.811    
                         arrival time                          -6.798    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.021ns  (required time - arrival time)
  Source:                 gen_dff[27].bank_inst/bank_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by clk  {rise@0.000ns fall@2.150ns period=4.300ns})
  Destination:            gen_rbfu[7].u_RBFU/u_Modmul0/u_intmul/P_mul/DSP_A_B_DATA_INST/A[8]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@2.150ns period=4.300ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.300ns  (clk rise@4.300ns - clk rise@0.000ns)
  Data Path Delay:        3.914ns  (logic 1.530ns (39.093%)  route 2.384ns (60.907%))
  Logic Levels:           8  (CARRY8=2 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.388ns = ( 6.688 - 4.300 ) 
    Source Clock Delay      (SCD):    2.840ns
    Clock Pessimism Removal (CPR):    0.372ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.074ns (routing 1.082ns, distribution 0.992ns)
  Clock Net Delay (Destination): 1.864ns (routing 0.988ns, distribution 0.876ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.426     0.426 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.426    clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.426 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.312     0.738    clk_IBUF
    BUFGCE_X0Y77         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.766 r  clk_IBUF_BUFG_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=2696, routed)        2.074     2.840    gen_dff[27].bank_inst/clk
    RAMB18_X4Y115        RAMB18E2                                     r  gen_dff[27].bank_inst/bank_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y115        RAMB18E2 (Prop_RAMB18E2_U_RAMB181_CLKARDCLK_DOUTADOUT[7])
                                                      0.779     3.619 r  gen_dff[27].bank_inst/bank_reg_bram_0/DOUTADOUT[7]
                         net (fo=32, routed)          1.200     4.818    dmux/unpack_RBFU_in[29].dff_inst/q_bus[7]
    SLICE_X18Y232        LUT5 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.114     4.932 r  dmux/unpack_RBFU_in[29].dff_inst/rbfu_data_bus[343]_INST_0_i_6/O
                         net (fo=1, routed)           0.090     5.022    dmux/unpack_RBFU_in[29].dff_inst/rbfu_data_bus[343]_INST_0_i_6_n_0
    SLICE_X18Y232        LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.089     5.111 r  dmux/unpack_RBFU_in[29].dff_inst/rbfu_data_bus[343]_INST_0_i_1/O
                         net (fo=1, routed)           0.135     5.246    dmux/unpack_RBFU_in[29].dff_inst/rbfu_data_bus[343]_INST_0_i_1_n_0
    SLICE_X18Y235        LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.114     5.360 r  dmux/unpack_RBFU_in[29].dff_inst/rbfu_data_bus[343]_INST_0/O
                         net (fo=10, routed)          0.421     5.781    gen_rbfu[7].u_RBFU/u_MS0/rbfu_a0[7]
    SLICE_X28Y237        LUT4 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.115     5.896 r  gen_rbfu[7].u_RBFU/u_MS0/sub10_carry_i_7/O
                         net (fo=1, routed)           0.019     5.915    gen_rbfu[7].u_RBFU/u_MS0/sub10_carry_i_7_n_0
    SLICE_X28Y237        CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.099     6.014 r  gen_rbfu[7].u_RBFU/u_MS0/sub10_carry/CO[7]
                         net (fo=1, routed)           0.023     6.037    gen_rbfu[7].u_RBFU/u_MS0/sub10_carry_n_0
    SLICE_X28Y238        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.050     6.087 r  gen_rbfu[7].u_RBFU/u_MS0/sub10_carry__0/O[0]
                         net (fo=1, routed)           0.166     6.253    gen_rbfu[7].u_RBFU/u_MS0/sub1[8]
    SLICE_X27Y239        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.089     6.342 r  gen_rbfu[7].u_RBFU/u_MS0/P_mul_i_28/O
                         net (fo=1, routed)           0.127     6.469    gen_rbfu[7].u_RBFU/u_MS0/P_mul_i_28_n_0
    SLICE_X26Y240        LUT4 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.081     6.550 r  gen_rbfu[7].u_RBFU/u_MS0/P_mul_i_16/O
                         net (fo=1, routed)           0.203     6.753    gen_rbfu[7].u_RBFU/u_Modmul0/u_intmul/P_mul/A[8]
    DSP48E2_X4Y96        DSP_A_B_DATA                                 r  gen_rbfu[7].u_RBFU/u_Modmul0/u_intmul/P_mul/DSP_A_B_DATA_INST/A[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.300     4.300 r  
    P10                                               0.000     4.300 r  clk (IN)
                         net (fo=0)                   0.000     4.300    clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.223     4.523 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.523    clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.523 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.277     4.800    clk_IBUF
    BUFGCE_X0Y77         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.824 r  clk_IBUF_BUFG_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=2696, routed)        1.864     6.688    gen_rbfu[7].u_RBFU/u_Modmul0/u_intmul/P_mul/CLK
    DSP48E2_X4Y96        DSP_A_B_DATA                                 r  gen_rbfu[7].u_RBFU/u_Modmul0/u_intmul/P_mul/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.372     7.060    
                         clock uncertainty           -0.035     7.024    
    DSP48E2_X4Y96        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[8])
                                                     -0.250     6.774    gen_rbfu[7].u_RBFU/u_Modmul0/u_intmul/P_mul/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          6.774    
                         arrival time                          -6.753    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.025ns  (required time - arrival time)
  Source:                 gen_dff[3].bank_inst/bank_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by clk  {rise@0.000ns fall@2.150ns period=4.300ns})
  Destination:            gen_rbfu[0].u_RBFU/u_Modmul0/u_intmul/P_mul/DSP_A_B_DATA_INST/A[3]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@2.150ns period=4.300ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.300ns  (clk rise@4.300ns - clk rise@0.000ns)
  Data Path Delay:        3.799ns  (logic 1.472ns (38.747%)  route 2.327ns (61.253%))
  Logic Levels:           8  (CARRY8=1 LUT2=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.342ns = ( 6.642 - 4.300 ) 
    Source Clock Delay      (SCD):    2.913ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.147ns (routing 1.082ns, distribution 1.065ns)
  Clock Net Delay (Destination): 1.818ns (routing 0.988ns, distribution 0.830ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.426     0.426 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.426    clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.426 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.312     0.738    clk_IBUF
    BUFGCE_X0Y77         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.766 r  clk_IBUF_BUFG_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=2696, routed)        2.147     2.913    gen_dff[3].bank_inst/clk
    RAMB18_X2Y111        RAMB18E2                                     r  gen_dff[3].bank_inst/bank_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y111        RAMB18E2 (Prop_RAMB18E2_U_RAMB181_CLKARDCLK_DOUTADOUT[8])
                                                      0.762     3.675 r  gen_dff[3].bank_inst/bank_reg_bram_0/DOUTADOUT[8]
                         net (fo=32, routed)          0.513     4.188    dmux/unpack_RBFU_in[4].dff_inst/q_bus[29]
    SLICE_X16Y263        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.138     4.326 f  dmux/unpack_RBFU_in[4].dff_inst/rbfu_data_bus[20]_INST_0_i_13/O
                         net (fo=1, routed)           0.252     4.578    dmux/unpack_RBFU_in[2].dff_inst/rbfu_data_bus[20]_INST_0_i_1
    SLICE_X17Y264        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.032     4.610 f  dmux/unpack_RBFU_in[2].dff_inst/rbfu_data_bus[20]_INST_0_i_7/O
                         net (fo=1, routed)           0.443     5.053    dmux/unpack_RBFU_in[17].dff_inst/rbfu_data_bus[20]_INST_0_1
    SLICE_X30Y264        LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.114     5.167 f  dmux/unpack_RBFU_in[17].dff_inst/rbfu_data_bus[20]_INST_0_i_1/O
                         net (fo=1, routed)           0.361     5.528    dmux/unpack_RBFU_in[17].dff_inst/rbfu_data_bus[20]_INST_0_i_1_n_0
    SLICE_X42Y264        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.090     5.618 r  dmux/unpack_RBFU_in[17].dff_inst/rbfu_data_bus[20]_INST_0/O
                         net (fo=11, routed)          0.273     5.891    gen_rbfu[0].u_RBFU/u_Modmul0/u_intmul/rbfu_b0[3]
    SLICE_X45Y268        LUT2 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.032     5.923 r  gen_rbfu[0].u_RBFU/u_Modmul0/u_intmul/c0_carry__0_i_4__1/O
                         net (fo=1, routed)           0.016     5.939    gen_rbfu[0].u_RBFU/u_MS0/S[0]
    SLICE_X45Y268        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[4])
                                                      0.192     6.131 r  gen_rbfu[0].u_RBFU/u_MS0/c0_carry__0/CO[4]
                         net (fo=12, routed)          0.211     6.341    gen_rbfu[0].u_RBFU/u_MS0/c0_carry__0_n_3
    SLICE_X45Y270        LUT6 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.081     6.422 r  gen_rbfu[0].u_RBFU/u_MS0/P_mul_i_33/O
                         net (fo=1, routed)           0.083     6.505    gen_rbfu[0].u_RBFU/u_MS0/P_mul_i_33_n_0
    SLICE_X45Y270        LUT4 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.031     6.536 r  gen_rbfu[0].u_RBFU/u_MS0/P_mul_i_21/O
                         net (fo=1, routed)           0.175     6.712    gen_rbfu[0].u_RBFU/u_Modmul0/u_intmul/P_mul/A[3]
    DSP48E2_X8Y108       DSP_A_B_DATA                                 r  gen_rbfu[0].u_RBFU/u_Modmul0/u_intmul/P_mul/DSP_A_B_DATA_INST/A[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.300     4.300 r  
    P10                                               0.000     4.300 r  clk (IN)
                         net (fo=0)                   0.000     4.300    clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.223     4.523 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.523    clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.523 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.277     4.800    clk_IBUF
    BUFGCE_X0Y77         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.824 r  clk_IBUF_BUFG_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=2696, routed)        1.818     6.642    gen_rbfu[0].u_RBFU/u_Modmul0/u_intmul/P_mul/CLK
    DSP48E2_X8Y108       DSP_A_B_DATA                                 r  gen_rbfu[0].u_RBFU/u_Modmul0/u_intmul/P_mul/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.370     7.012    
                         clock uncertainty           -0.035     6.976    
    DSP48E2_X8Y108       DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[3])
                                                     -0.240     6.736    gen_rbfu[0].u_RBFU/u_Modmul0/u_intmul/P_mul/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          6.736    
                         arrival time                          -6.712    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.025ns  (required time - arrival time)
  Source:                 gen_dff[4].bank_inst/bank_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by clk  {rise@0.000ns fall@2.150ns period=4.300ns})
  Destination:            gen_rbfu[2].u_RBFU/u_Modmul1/u_intmul/P_mul/DSP_A_B_DATA_INST/A[9]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@2.150ns period=4.300ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.300ns  (clk rise@4.300ns - clk rise@0.000ns)
  Data Path Delay:        3.769ns  (logic 1.581ns (41.950%)  route 2.188ns (58.050%))
  Logic Levels:           8  (CARRY8=2 LUT2=1 LUT3=1 LUT6=4)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.324ns = ( 6.624 - 4.300 ) 
    Source Clock Delay      (SCD):    2.909ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.143ns (routing 1.082ns, distribution 1.061ns)
  Clock Net Delay (Destination): 1.800ns (routing 0.988ns, distribution 0.812ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.426     0.426 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.426    clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.426 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.312     0.738    clk_IBUF
    BUFGCE_X0Y77         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.766 r  clk_IBUF_BUFG_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=2696, routed)        2.143     2.909    gen_dff[4].bank_inst/clk
    RAMB18_X2Y108        RAMB18E2                                     r  gen_dff[4].bank_inst/bank_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y108        RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKARDCLK_DOUTADOUT[1])
                                                      0.811     3.720 r  gen_dff[4].bank_inst/bank_reg_bram_0/DOUTADOUT[1]
                         net (fo=32, routed)          0.510     4.230    dmux/unpack_RBFU_in[4].dff_inst/q_bus[34]
    SLICE_X20Y264        LUT6 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.135     4.365 f  dmux/unpack_RBFU_in[4].dff_inst/rbfu_data_bus[121]_INST_0_i_16/O
                         net (fo=1, routed)           0.395     4.760    dmux/unpack_RBFU_in[1].dff_inst/rbfu_data_bus[121]_INST_0_i_2_0
    SLICE_X25Y249        LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.032     4.792 f  dmux/unpack_RBFU_in[1].dff_inst/rbfu_data_bus[121]_INST_0_i_9/O
                         net (fo=1, routed)           0.154     4.946    dmux/unpack_RBFU_in[1].dff_inst/rbfu_data_bus[121]_INST_0_i_9_n_0
    SLICE_X25Y242        LUT3 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.081     5.027 f  dmux/unpack_RBFU_in[1].dff_inst/rbfu_data_bus[121]_INST_0_i_2/O
                         net (fo=1, routed)           0.447     5.474    dmux/unpack_RBFU_in[10].dff_inst/shift_array_reg[0][1]
    SLICE_X40Y242        LUT6 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.135     5.609 r  dmux/unpack_RBFU_in[10].dff_inst/rbfu_data_bus[121]_INST_0/O
                         net (fo=11, routed)          0.216     5.825    gen_rbfu[2].u_RBFU/u_MS1/rbfu_a1[1]
    SLICE_X40Y238        LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.047     5.872 r  gen_rbfu[2].u_RBFU/u_MS1/c0_carry_i_7__2/O
                         net (fo=1, routed)           0.020     5.892    gen_rbfu[2].u_RBFU/u_MS1/c0_carry_i_7__2_n_0
    SLICE_X40Y238        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.170     6.062 r  gen_rbfu[2].u_RBFU/u_MS1/c0_carry/CO[7]
                         net (fo=1, routed)           0.023     6.085    gen_rbfu[2].u_RBFU/u_MS1/c0_carry_n_0
    SLICE_X40Y239        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[4])
                                                      0.081     6.166 r  gen_rbfu[2].u_RBFU/u_MS1/c0_carry__0/CO[4]
                         net (fo=12, routed)          0.193     6.359    gen_rbfu[2].u_RBFU/u_MS1/c0_carry__0_n_3
    SLICE_X39Y241        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.089     6.448 r  gen_rbfu[2].u_RBFU/u_MS1/P_mul_i_15__0/O
                         net (fo=1, routed)           0.229     6.677    gen_rbfu[2].u_RBFU/u_Modmul1/u_intmul/P_mul/A[9]
    DSP48E2_X7Y96        DSP_A_B_DATA                                 r  gen_rbfu[2].u_RBFU/u_Modmul1/u_intmul/P_mul/DSP_A_B_DATA_INST/A[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.300     4.300 r  
    P10                                               0.000     4.300 r  clk (IN)
                         net (fo=0)                   0.000     4.300    clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.223     4.523 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.523    clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.523 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.277     4.800    clk_IBUF
    BUFGCE_X0Y77         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.824 r  clk_IBUF_BUFG_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=2696, routed)        1.800     6.624    gen_rbfu[2].u_RBFU/u_Modmul1/u_intmul/P_mul/CLK
    DSP48E2_X7Y96        DSP_A_B_DATA                                 r  gen_rbfu[2].u_RBFU/u_Modmul1/u_intmul/P_mul/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.370     6.994    
                         clock uncertainty           -0.035     6.958    
    DSP48E2_X7Y96        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[9])
                                                     -0.256     6.702    gen_rbfu[2].u_RBFU/u_Modmul1/u_intmul/P_mul/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          6.702    
                         arrival time                          -6.677    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.026ns  (required time - arrival time)
  Source:                 gen_dff[31].bank_inst/bank_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by clk  {rise@0.000ns fall@2.150ns period=4.300ns})
  Destination:            gen_rbfu[5].u_RBFU/u_Modmul0/u_intmul/P_mul/DSP_A_B_DATA_INST/A[7]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@2.150ns period=4.300ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.300ns  (clk rise@4.300ns - clk rise@0.000ns)
  Data Path Delay:        3.760ns  (logic 1.333ns (35.452%)  route 2.427ns (64.548%))
  Logic Levels:           6  (CARRY8=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.238ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.306ns = ( 6.606 - 4.300 ) 
    Source Clock Delay      (SCD):    2.914ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.148ns (routing 1.082ns, distribution 1.066ns)
  Clock Net Delay (Destination): 1.782ns (routing 0.988ns, distribution 0.794ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.426     0.426 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.426    clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.426 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.312     0.738    clk_IBUF
    BUFGCE_X0Y77         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.766 r  clk_IBUF_BUFG_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=2696, routed)        2.148     2.914    gen_dff[31].bank_inst/clk
    RAMB18_X2Y112        RAMB18E2                                     r  gen_dff[31].bank_inst/bank_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y112        RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKARDCLK_DOUTADOUT[9])
                                                      0.769     3.683 r  gen_dff[31].bank_inst/bank_reg_bram_0/DOUTADOUT[9]
                         net (fo=32, routed)          1.311     4.993    dmux/unpack_RBFU_in[28].dff_inst/q_bus[57]
    SLICE_X40Y258        LUT5 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.081     5.074 r  dmux/unpack_RBFU_in[28].dff_inst/rbfu_data_bus[261]_INST_0_i_5/O
                         net (fo=1, routed)           0.211     5.285    dmux/unpack_RBFU_in[20].dff_inst/c10_carry__0_i_2__1_2
    SLICE_X38Y258        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.082     5.367 r  dmux/unpack_RBFU_in[20].dff_inst/rbfu_data_bus[261]_INST_0/O
                         net (fo=11, routed)          0.354     5.721    gen_rbfu[5].u_RBFU/u_Modmul0/u_intmul/rbfu_b0[4]
    SLICE_X44Y262        LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.135     5.856 r  gen_rbfu[5].u_RBFU/u_Modmul0/u_intmul/c0_carry__0_i_3__1/O
                         net (fo=1, routed)           0.012     5.868    gen_rbfu[5].u_RBFU/u_MS0/S[1]
    SLICE_X44Y262        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[4])
                                                      0.186     6.054 r  gen_rbfu[5].u_RBFU/u_MS0/c0_carry__0/CO[4]
                         net (fo=12, routed)          0.227     6.282    gen_rbfu[5].u_RBFU/u_MS0/c0_carry__0_n_3
    SLICE_X44Y263        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.049     6.331 r  gen_rbfu[5].u_RBFU/u_MS0/P_mul_i_29/O
                         net (fo=1, routed)           0.138     6.469    gen_rbfu[5].u_RBFU/u_MS0/P_mul_i_29_n_0
    SLICE_X44Y264        LUT4 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.031     6.500 r  gen_rbfu[5].u_RBFU/u_MS0/P_mul_i_17/O
                         net (fo=1, routed)           0.174     6.674    gen_rbfu[5].u_RBFU/u_Modmul0/u_intmul/P_mul/A[7]
    DSP48E2_X8Y106       DSP_A_B_DATA                                 r  gen_rbfu[5].u_RBFU/u_Modmul0/u_intmul/P_mul/DSP_A_B_DATA_INST/A[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.300     4.300 r  
    P10                                               0.000     4.300 r  clk (IN)
                         net (fo=0)                   0.000     4.300    clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.223     4.523 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.523    clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.523 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.277     4.800    clk_IBUF
    BUFGCE_X0Y77         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.824 r  clk_IBUF_BUFG_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=2696, routed)        1.782     6.606    gen_rbfu[5].u_RBFU/u_Modmul0/u_intmul/P_mul/CLK
    DSP48E2_X8Y106       DSP_A_B_DATA                                 r  gen_rbfu[5].u_RBFU/u_Modmul0/u_intmul/P_mul/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.370     6.976    
                         clock uncertainty           -0.035     6.940    
    DSP48E2_X8Y106       DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[7])
                                                     -0.241     6.699    gen_rbfu[5].u_RBFU/u_Modmul0/u_intmul/P_mul/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          6.699    
                         arrival time                          -6.674    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.026ns  (required time - arrival time)
  Source:                 gen_dff[3].bank_inst/bank_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by clk  {rise@0.000ns fall@2.150ns period=4.300ns})
  Destination:            gen_rbfu[0].u_RBFU/REBFU_O0_shfit/shift_array_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.150ns period=4.300ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.300ns  (clk rise@4.300ns - clk rise@0.000ns)
  Data Path Delay:        4.011ns  (logic 1.671ns (41.664%)  route 2.340ns (58.336%))
  Logic Levels:           10  (CARRY8=2 LUT2=1 LUT4=1 LUT6=6)
  Clock Path Skew:        -0.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.292ns = ( 6.592 - 4.300 ) 
    Source Clock Delay      (SCD):    2.913ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.147ns (routing 1.082ns, distribution 1.065ns)
  Clock Net Delay (Destination): 1.768ns (routing 0.988ns, distribution 0.780ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.426     0.426 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.426    clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.426 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.312     0.738    clk_IBUF
    BUFGCE_X0Y77         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.766 r  clk_IBUF_BUFG_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=2696, routed)        2.147     2.913    gen_dff[3].bank_inst/clk
    RAMB18_X2Y111        RAMB18E2                                     r  gen_dff[3].bank_inst/bank_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y111        RAMB18E2 (Prop_RAMB18E2_U_RAMB181_CLKARDCLK_DOUTADOUT[5])
                                                      0.786     3.699 r  gen_dff[3].bank_inst/bank_reg_bram_0/DOUTADOUT[5]
                         net (fo=32, routed)          0.474     4.172    dmux/unpack_RBFU_in[4].dff_inst/q_bus[26]
    SLICE_X17Y262        LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.088     4.260 f  dmux/unpack_RBFU_in[4].dff_inst/rbfu_data_bus[17]_INST_0_i_13/O
                         net (fo=1, routed)           0.382     4.642    dmux/unpack_RBFU_in[2].dff_inst/rbfu_data_bus[17]_INST_0_i_2
    SLICE_X29Y263        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.082     4.724 f  dmux/unpack_RBFU_in[2].dff_inst/rbfu_data_bus[17]_INST_0_i_8/O
                         net (fo=1, routed)           0.045     4.769    dmux/unpack_RBFU_in[17].dff_inst/rbfu_data_bus[17]_INST_0_0
    SLICE_X29Y263        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.090     4.859 f  dmux/unpack_RBFU_in[17].dff_inst/rbfu_data_bus[17]_INST_0_i_2/O
                         net (fo=1, routed)           0.542     5.401    dmux/unpack_RBFU_in[28].dff_inst/shift_array[0][6]_i_6_2
    SLICE_X44Y265        LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.090     5.491 r  dmux/unpack_RBFU_in[28].dff_inst/rbfu_data_bus[17]_INST_0/O
                         net (fo=11, routed)          0.293     5.784    gen_rbfu[0].u_RBFU/u_MA0/rbfu_b0[5]
    SLICE_X43Y268        LUT4 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.081     5.865 r  gen_rbfu[0].u_RBFU/u_MA0/c10_carry_i_11/O
                         net (fo=1, routed)           0.014     5.879    gen_rbfu[0].u_RBFU/u_MA0/c10_carry_i_11_n_0
    SLICE_X43Y268        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.134     6.013 r  gen_rbfu[0].u_RBFU/u_MA0/c10_carry/CO[7]
                         net (fo=1, routed)           0.023     6.036    gen_rbfu[0].u_RBFU/u_MA0/c10_carry_n_0
    SLICE_X43Y269        CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.076     6.112 r  gen_rbfu[0].u_RBFU/u_MA0/c10_carry__0/O[4]
                         net (fo=3, routed)           0.160     6.272    gen_rbfu[0].u_RBFU/u_MA0/c1
    SLICE_X42Y268        LUT2 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.081     6.353 r  gen_rbfu[0].u_RBFU/u_MA0/shift_array[0][11]_i_9/O
                         net (fo=10, routed)          0.188     6.541    gen_rbfu[0].u_RBFU/u_MA0/shift_array[0][11]_i_9_n_0
    SLICE_X43Y267        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.082     6.623 r  gen_rbfu[0].u_RBFU/u_MA0/shift_array[0][5]_i_2/O
                         net (fo=1, routed)           0.160     6.783    gen_rbfu[0].u_RBFU/u_MA1/shift_array_reg[0][5]
    SLICE_X39Y268        LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.081     6.864 r  gen_rbfu[0].u_RBFU/u_MA1/shift_array[0][5]_i_1__0/O
                         net (fo=1, routed)           0.059     6.923    gen_rbfu[0].u_RBFU/REBFU_O0_shfit/D[5]
    SLICE_X39Y268        FDRE                                         r  gen_rbfu[0].u_RBFU/REBFU_O0_shfit/shift_array_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.300     4.300 r  
    P10                                               0.000     4.300 r  clk (IN)
                         net (fo=0)                   0.000     4.300    clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.223     4.523 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.523    clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.523 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.277     4.800    clk_IBUF
    BUFGCE_X0Y77         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.824 r  clk_IBUF_BUFG_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=2696, routed)        1.768     6.592    gen_rbfu[0].u_RBFU/REBFU_O0_shfit/clk
    SLICE_X39Y268        FDRE                                         r  gen_rbfu[0].u_RBFU/REBFU_O0_shfit/shift_array_reg[0][5]/C
                         clock pessimism              0.370     6.962    
                         clock uncertainty           -0.035     6.926    
    SLICE_X39Y268        FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.023     6.949    gen_rbfu[0].u_RBFU/REBFU_O0_shfit/shift_array_reg[0][5]
  -------------------------------------------------------------------
                         required time                          6.949    
                         arrival time                          -6.923    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.026ns  (required time - arrival time)
  Source:                 gen_dff[10].bank_inst/bank_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by clk  {rise@0.000ns fall@2.150ns period=4.300ns})
  Destination:            gen_rbfu[2].u_RBFU/REBFU_O0_shfit/shift_array_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.150ns period=4.300ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.300ns  (clk rise@4.300ns - clk rise@0.000ns)
  Data Path Delay:        4.080ns  (logic 1.645ns (40.315%)  route 2.435ns (59.685%))
  Logic Levels:           10  (CARRY8=2 LUT2=2 LUT6=6)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.300ns = ( 6.600 - 4.300 ) 
    Source Clock Delay      (SCD):    2.821ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.055ns (routing 1.082ns, distribution 0.973ns)
  Clock Net Delay (Destination): 1.776ns (routing 0.988ns, distribution 0.788ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.426     0.426 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.426    clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.426 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.312     0.738    clk_IBUF
    BUFGCE_X0Y77         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.766 r  clk_IBUF_BUFG_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=2696, routed)        2.055     2.821    gen_dff[10].bank_inst/clk
    RAMB18_X4Y108        RAMB18E2                                     r  gen_dff[10].bank_inst/bank_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y108        RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKARDCLK_DOUTADOUT[5])
                                                      0.771     3.592 r  gen_dff[10].bank_inst/bank_reg_bram_0/DOUTADOUT[5]
                         net (fo=32, routed)          0.759     4.351    dmux/unpack_RBFU_in[10].dff_inst/q_bus[17]
    SLICE_X29Y231        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.049     4.400 f  dmux/unpack_RBFU_in[10].dff_inst/rbfu_data_bus[101]_INST_0_i_15/O
                         net (fo=1, routed)           0.090     4.490    dmux/unpack_RBFU_in[10].dff_inst/rbfu_data_bus[101]_INST_0_i_15_n_0
    SLICE_X30Y231        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.114     4.604 r  dmux/unpack_RBFU_in[10].dff_inst/rbfu_data_bus[101]_INST_0_i_6/O
                         net (fo=1, routed)           0.210     4.814    dmux/unpack_RBFU_in[10].dff_inst/rbfu_data_bus[101]_INST_0_i_6_n_0
    SLICE_X31Y232        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.138     4.952 f  dmux/unpack_RBFU_in[10].dff_inst/rbfu_data_bus[101]_INST_0_i_1/O
                         net (fo=1, routed)           0.323     5.275    dmux/unpack_RBFU_in[10].dff_inst/rbfu_data_bus[101]_INST_0_i_1_n_0
    SLICE_X36Y235        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.135     5.410 r  dmux/unpack_RBFU_in[10].dff_inst/rbfu_data_bus[101]_INST_0/O
                         net (fo=11, routed)          0.417     5.827    gen_rbfu[2].u_RBFU/REBFU_O0_shfit/rbfu_a0[5]
    SLICE_X41Y235        LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.047     5.874 r  gen_rbfu[2].u_RBFU/REBFU_O0_shfit/shift_array[0][6]_i_6/O
                         net (fo=1, routed)           0.014     5.888    gen_rbfu[2].u_RBFU/REBFU_O0_shfit/shift_array[0][6]_i_6_n_0
    SLICE_X41Y235        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.134     6.022 f  gen_rbfu[2].u_RBFU/REBFU_O0_shfit/shift_array_reg[0][6]_i_2/CO[7]
                         net (fo=1, routed)           0.023     6.045    gen_rbfu[2].u_RBFU/REBFU_O0_shfit/shift_array_reg[0][6]_i_2_n_0
    SLICE_X41Y236        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[4])
                                                      0.081     6.126 f  gen_rbfu[2].u_RBFU/REBFU_O0_shfit/shift_array_reg[0][8]_i_3/CO[4]
                         net (fo=3, routed)           0.270     6.396    gen_rbfu[2].u_RBFU/u_MA0/shift_array_reg[0][6]_0[0]
    SLICE_X42Y237        LUT2 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.047     6.443 r  gen_rbfu[2].u_RBFU/u_MA0/shift_array[0][11]_i_9/O
                         net (fo=10, routed)          0.197     6.640    gen_rbfu[2].u_RBFU/u_MA0/shift_array[0][11]_i_9_n_0
    SLICE_X43Y237        LUT6 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.047     6.687 r  gen_rbfu[2].u_RBFU/u_MA0/shift_array[0][7]_i_3/O
                         net (fo=1, routed)           0.084     6.771    gen_rbfu[2].u_RBFU/u_MA1/shift_array_reg[0][7]_0
    SLICE_X43Y236        LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.082     6.853 r  gen_rbfu[2].u_RBFU/u_MA1/shift_array[0][7]_i_1__0/O
                         net (fo=1, routed)           0.048     6.901    gen_rbfu[2].u_RBFU/REBFU_O0_shfit/D[7]
    SLICE_X43Y236        FDRE                                         r  gen_rbfu[2].u_RBFU/REBFU_O0_shfit/shift_array_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.300     4.300 r  
    P10                                               0.000     4.300 r  clk (IN)
                         net (fo=0)                   0.000     4.300    clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.223     4.523 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.523    clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.523 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.277     4.800    clk_IBUF
    BUFGCE_X0Y77         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.824 r  clk_IBUF_BUFG_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=2696, routed)        1.776     6.600    gen_rbfu[2].u_RBFU/REBFU_O0_shfit/clk
    SLICE_X43Y236        FDRE                                         r  gen_rbfu[2].u_RBFU/REBFU_O0_shfit/shift_array_reg[0][7]/C
                         clock pessimism              0.340     6.940    
                         clock uncertainty           -0.035     6.904    
    SLICE_X43Y236        FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.023     6.927    gen_rbfu[2].u_RBFU/REBFU_O0_shfit/shift_array_reg[0][7]
  -------------------------------------------------------------------
                         required time                          6.927    
                         arrival time                          -6.901    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.027ns  (required time - arrival time)
  Source:                 gen_dff[13].bank_inst/bank_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by clk  {rise@0.000ns fall@2.150ns period=4.300ns})
  Destination:            gen_rbfu[7].u_RBFU/u_Modmul1/u_intmul/P_mul/DSP_A_B_DATA_INST/A[7]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@2.150ns period=4.300ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.300ns  (clk rise@4.300ns - clk rise@0.000ns)
  Data Path Delay:        3.936ns  (logic 1.402ns (35.619%)  route 2.534ns (64.381%))
  Logic Levels:           7  (CARRY8=2 LUT2=1 LUT6=4)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.392ns = ( 6.692 - 4.300 ) 
    Source Clock Delay      (SCD):    2.825ns
    Clock Pessimism Removal (CPR):    0.372ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.059ns (routing 1.082ns, distribution 0.977ns)
  Clock Net Delay (Destination): 1.868ns (routing 0.988ns, distribution 0.880ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.426     0.426 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.426    clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.426 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.312     0.738    clk_IBUF
    BUFGCE_X0Y77         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.766 r  clk_IBUF_BUFG_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=2696, routed)        2.059     2.825    gen_dff[13].bank_inst/clk
    RAMB18_X4Y109        RAMB18E2                                     r  gen_dff[13].bank_inst/bank_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y109        RAMB18E2 (Prop_RAMB18E2_U_RAMB181_CLKARDCLK_DOUTADOUT[1])
                                                      0.805     3.630 r  gen_dff[13].bank_inst/bank_reg_bram_0/DOUTADOUT[1]
                         net (fo=32, routed)          1.205     4.835    dmux/unpack_RBFU_in[12].dff_inst/q_bus[13]
    SLICE_X17Y238        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.031     4.866 f  dmux/unpack_RBFU_in[12].dff_inst/rbfu_data_bus[373]_INST_0_i_12/O
                         net (fo=1, routed)           0.084     4.950    dmux/unpack_RBFU_in[24].dff_inst/rbfu_data_bus[373]_INST_0_1
    SLICE_X17Y238        LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.081     5.031 f  dmux/unpack_RBFU_in[24].dff_inst/rbfu_data_bus[373]_INST_0_i_4/O
                         net (fo=1, routed)           0.414     5.445    dmux/unpack_RBFU_in[29].dff_inst/shift_array[0][7]_i_10_1
    SLICE_X24Y237        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.031     5.476 r  dmux/unpack_RBFU_in[29].dff_inst/rbfu_data_bus[373]_INST_0/O
                         net (fo=7, routed)           0.362     5.838    gen_rbfu[7].u_RBFU/u_MS1/rbfu_b1[1]
    SLICE_X28Y240        LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.089     5.927 r  gen_rbfu[7].u_RBFU/u_MS1/c0_carry_i_7__2/O
                         net (fo=1, routed)           0.020     5.947    gen_rbfu[7].u_RBFU/u_MS1/c0_carry_i_7__2_n_0
    SLICE_X28Y240        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.170     6.117 r  gen_rbfu[7].u_RBFU/u_MS1/c0_carry/CO[7]
                         net (fo=1, routed)           0.023     6.140    gen_rbfu[7].u_RBFU/u_MS1/c0_carry_n_0
    SLICE_X28Y241        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[4])
                                                      0.081     6.221 r  gen_rbfu[7].u_RBFU/u_MS1/c0_carry__0/CO[4]
                         net (fo=12, routed)          0.135     6.356    gen_rbfu[7].u_RBFU/u_MS1/c0_carry__0_n_3
    SLICE_X28Y242        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.114     6.470 r  gen_rbfu[7].u_RBFU/u_MS1/P_mul_i_17__0/O
                         net (fo=1, routed)           0.291     6.761    gen_rbfu[7].u_RBFU/u_Modmul1/u_intmul/P_mul/A[7]
    DSP48E2_X5Y98        DSP_A_B_DATA                                 r  gen_rbfu[7].u_RBFU/u_Modmul1/u_intmul/P_mul/DSP_A_B_DATA_INST/A[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.300     4.300 r  
    P10                                               0.000     4.300 r  clk (IN)
                         net (fo=0)                   0.000     4.300    clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.223     4.523 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.523    clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.523 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.277     4.800    clk_IBUF
    BUFGCE_X0Y77         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.824 r  clk_IBUF_BUFG_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=2696, routed)        1.868     6.692    gen_rbfu[7].u_RBFU/u_Modmul1/u_intmul/P_mul/CLK
    DSP48E2_X5Y98        DSP_A_B_DATA                                 r  gen_rbfu[7].u_RBFU/u_Modmul1/u_intmul/P_mul/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.372     7.064    
                         clock uncertainty           -0.035     7.029    
    DSP48E2_X5Y98        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[7])
                                                     -0.241     6.788    gen_rbfu[7].u_RBFU/u_Modmul1/u_intmul/P_mul/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          6.788    
                         arrival time                          -6.761    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.027ns  (required time - arrival time)
  Source:                 gen_rbfu[6].u_RBFU/u_Modmul1/u_bitmod_wocsa3/Rmp0_ff1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.150ns period=4.300ns})
  Destination:            gen_dff[29].bank_inst/bank_reg_bram_0/DINBDIN[8]
                            (rising edge-triggered cell RAMB18E2 clocked by clk  {rise@0.000ns fall@2.150ns period=4.300ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.300ns  (clk rise@4.300ns - clk rise@0.000ns)
  Data Path Delay:        3.896ns  (logic 1.290ns (33.107%)  route 2.606ns (66.893%))
  Logic Levels:           13  (CARRY8=2 LUT2=1 LUT4=4 LUT5=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.345ns = ( 6.645 - 4.300 ) 
    Source Clock Delay      (SCD):    2.869ns
    Clock Pessimism Removal (CPR):    0.372ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.103ns (routing 1.082ns, distribution 1.021ns)
  Clock Net Delay (Destination): 1.821ns (routing 0.988ns, distribution 0.833ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.426     0.426 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.426    clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.426 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.312     0.738    clk_IBUF
    BUFGCE_X0Y77         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.766 r  clk_IBUF_BUFG_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=2696, routed)        2.103     2.869    gen_rbfu[6].u_RBFU/u_Modmul1/u_bitmod_wocsa3/clk
    SLICE_X9Y293         FDRE                                         r  gen_rbfu[6].u_RBFU/u_Modmul1/u_bitmod_wocsa3/Rmp0_ff1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y293         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.070     2.939 r  gen_rbfu[6].u_RBFU/u_Modmul1/u_bitmod_wocsa3/Rmp0_ff1_reg[4]/Q
                         net (fo=8, routed)           0.212     3.151    gen_rbfu[6].u_RBFU/u_Modmul1/u_bitmod_wocsa3/Rmp0_ff1_reg_n_0_[4]
    SLICE_X9Y292         LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.082     3.233 r  gen_rbfu[6].u_RBFU/u_Modmul1/u_bitmod_wocsa3/Dout3[8]_INST_0_i_3/O
                         net (fo=10, routed)          0.051     3.284    gen_rbfu[6].u_RBFU/u_Modmul1/u_bitmod_wocsa3/Dout3[8]_INST_0_i_3_n_0
    SLICE_X9Y292         LUT5 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.047     3.331 f  gen_rbfu[6].u_RBFU/u_Modmul1/u_bitmod_wocsa3/Dout3[11]_INST_0_i_4/O
                         net (fo=2, routed)           0.057     3.389    gen_rbfu[6].u_RBFU/u_Modmul1/u_bitmod_wocsa3/Dout3[11]_INST_0_i_4_n_0
    SLICE_X9Y292         LUT4 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.134     3.523 r  gen_rbfu[6].u_RBFU/u_Modmul1/u_bitmod_wocsa3/Dout3[2]_INST_0_i_4/O
                         net (fo=5, routed)           0.137     3.660    gen_rbfu[6].u_RBFU/u_Modmul1/u_bitmod_wocsa3/Dout3[2]_INST_0_i_4_n_0
    SLICE_X9Y290         LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.047     3.707 r  gen_rbfu[6].u_RBFU/u_Modmul1/u_bitmod_wocsa3/Dout3[10]_INST_0_i_4/O
                         net (fo=15, routed)          0.183     3.890    gen_rbfu[6].u_RBFU/u_Modmul1/u_bitmod_wocsa3/Dout3[10]_INST_0_i_4_n_0
    SLICE_X10Y288        LUT4 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.134     4.024 r  gen_rbfu[6].u_RBFU/u_Modmul1/u_bitmod_wocsa3/Dout3[0]_INST_0_i_1/O
                         net (fo=15, routed)          0.233     4.257    gen_rbfu[6].u_RBFU/u_Modmul1/u_bitmod_wocsa3/Rmp0_ff1_reg[0]_0
    SLICE_X11Y283        LUT4 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.114     4.371 r  gen_rbfu[6].u_RBFU/u_Modmul1/u_bitmod_wocsa3/c10_carry_i_15__2/O
                         net (fo=1, routed)           0.020     4.391    gen_rbfu[6].u_RBFU/u_MA11/S[1]
    SLICE_X11Y283        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.170     4.561 r  gen_rbfu[6].u_RBFU/u_MA11/c10_carry/CO[7]
                         net (fo=1, routed)           0.023     4.584    gen_rbfu[6].u_RBFU/u_MA11/c10_carry_n_0
    SLICE_X11Y284        CARRY8 (Prop_CARRY8_SLICEM_CI_O[4])
                                                      0.076     4.660 r  gen_rbfu[6].u_RBFU/u_MA11/c10_carry__0/O[4]
                         net (fo=12, routed)          0.183     4.843    gen_rbfu[6].u_RBFU/REBFU_O1_shfit/Dout0[11]_INST_0[4]
    SLICE_X11Y284        LUT4 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.081     4.924 f  gen_rbfu[6].u_RBFU/REBFU_O1_shfit/Dout0[8]_INST_0_i_2/O
                         net (fo=2, routed)           0.197     5.121    gen_rbfu[6].u_RBFU/REBFU_O1_shfit/DELAY_BLOCK[0].shift_array_reg[1][11]_3
    SLICE_X12Y282        LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.081     5.202 r  gen_rbfu[6].u_RBFU/REBFU_O1_shfit/Dout2[8]_INST_0/O
                         net (fo=32, routed)          0.644     5.846    mux3/unpack_0[29].shif1/bf_out_bus[320]
    SLICE_X28Y273        LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.114     5.960 r  mux3/unpack_0[29].shif1/d_in_bus[356]_INST_0_i_5/O
                         net (fo=1, routed)           0.020     5.980    mux3/unpack_0[29].shif1/d_in_bus[356]_INST_0_i_5_n_0
    SLICE_X28Y273        MUXF7 (Prop_F7MUX_AB_SLICEM_I0_O)
                                                      0.058     6.038 r  mux3/unpack_0[29].shif1/d_in_bus[356]_INST_0_i_1/O
                         net (fo=1, routed)           0.517     6.555    mux3/unpack_0[29].shif1/d_in_bus[356]_INST_0_i_1_n_0
    SLICE_X33Y267        LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.082     6.637 r  mux3/unpack_0[29].shif1/d_in_bus[356]_INST_0/O
                         net (fo=1, routed)           0.128     6.765    gen_dff[29].bank_inst/wdata[8]
    RAMB18_X4Y107        RAMB18E2                                     r  gen_dff[29].bank_inst/bank_reg_bram_0/DINBDIN[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.300     4.300 r  
    P10                                               0.000     4.300 r  clk (IN)
                         net (fo=0)                   0.000     4.300    clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.223     4.523 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.523    clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.523 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.277     4.800    clk_IBUF
    BUFGCE_X0Y77         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.824 r  clk_IBUF_BUFG_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=2696, routed)        1.821     6.645    gen_dff[29].bank_inst/clk
    RAMB18_X4Y107        RAMB18E2                                     r  gen_dff[29].bank_inst/bank_reg_bram_0/CLKBWRCLK
                         clock pessimism              0.372     7.017    
                         clock uncertainty           -0.035     6.981    
    RAMB18_X4Y107        RAMB18E2 (Setup_RAMB18E2_U_RAMB181_CLKBWRCLK_DINBDIN[8])
                                                     -0.189     6.792    gen_dff[29].bank_inst/bank_reg_bram_0
  -------------------------------------------------------------------
                         required time                          6.792    
                         arrival time                          -6.765    
  -------------------------------------------------------------------
                         slack                                  0.027    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 gen_dff[11].dff_n0/shift_array_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.150ns period=4.300ns})
  Destination:            gen_dff[11].dff_n0/DELAY_BLOCK[0].shift_array_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.150ns period=4.300ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.074ns  (logic 0.039ns (52.703%)  route 0.035ns (47.297%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.941ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.378ns
  Clock Net Delay (Source):      1.264ns (routing 0.638ns, distribution 0.626ns)
  Clock Net Delay (Destination): 1.421ns (routing 0.705ns, distribution 0.716ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.127     0.127 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.127    clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.127 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.149     0.276    clk_IBUF
    BUFGCE_X0Y77         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.293 r  clk_IBUF_BUFG_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=2696, routed)        1.264     1.557    gen_dff[11].dff_n0/clk
    SLICE_X21Y224        FDRE                                         r  gen_dff[11].dff_n0/shift_array_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y224        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     1.596 r  gen_dff[11].dff_n0/shift_array_reg[0][0]/Q
                         net (fo=1, routed)           0.035     1.631    gen_dff[11].dff_n0/shift_array_reg_n_0_[0][0]
    SLICE_X21Y224        FDRE                                         r  gen_dff[11].dff_n0/DELAY_BLOCK[0].shift_array_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.312     0.312 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.312    clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.312 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.501    clk_IBUF
    BUFGCE_X0Y77         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.520 r  clk_IBUF_BUFG_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=2696, routed)        1.421     1.941    gen_dff[11].dff_n0/clk
    SLICE_X21Y224        FDRE                                         r  gen_dff[11].dff_n0/DELAY_BLOCK[0].shift_array_reg[1][0]/C
                         clock pessimism             -0.378     1.563    
    SLICE_X21Y224        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     1.610    gen_dff[11].dff_n0/DELAY_BLOCK[0].shift_array_reg[1][0]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.631    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 gen_dff[16].dff_n0/shift_array_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.150ns period=4.300ns})
  Destination:            gen_dff[16].dff_n0/DELAY_BLOCK[0].shift_array_reg[1][5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.150ns period=4.300ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.074ns  (logic 0.039ns (52.703%)  route 0.035ns (47.297%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.913ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.372ns
  Clock Net Delay (Source):      1.242ns (routing 0.638ns, distribution 0.604ns)
  Clock Net Delay (Destination): 1.393ns (routing 0.705ns, distribution 0.688ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.127     0.127 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.127    clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.127 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.149     0.276    clk_IBUF
    BUFGCE_X0Y77         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.293 r  clk_IBUF_BUFG_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=2696, routed)        1.242     1.535    gen_dff[16].dff_n0/clk
    SLICE_X24Y246        FDRE                                         r  gen_dff[16].dff_n0/shift_array_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y246        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     1.574 r  gen_dff[16].dff_n0/shift_array_reg[0][5]/Q
                         net (fo=1, routed)           0.035     1.609    gen_dff[16].dff_n0/shift_array_reg_n_0_[0][5]
    SLICE_X24Y246        FDRE                                         r  gen_dff[16].dff_n0/DELAY_BLOCK[0].shift_array_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.312     0.312 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.312    clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.312 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.501    clk_IBUF
    BUFGCE_X0Y77         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.520 r  clk_IBUF_BUFG_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=2696, routed)        1.393     1.913    gen_dff[16].dff_n0/clk
    SLICE_X24Y246        FDRE                                         r  gen_dff[16].dff_n0/DELAY_BLOCK[0].shift_array_reg[1][5]/C
                         clock pessimism             -0.372     1.541    
    SLICE_X24Y246        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     1.588    gen_dff[16].dff_n0/DELAY_BLOCK[0].shift_array_reg[1][5]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.609    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 gen_dff[18].dff_n0/shift_array_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.150ns period=4.300ns})
  Destination:            gen_dff[18].dff_n0/DELAY_BLOCK[0].shift_array_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.150ns period=4.300ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.074ns  (logic 0.039ns (52.703%)  route 0.035ns (47.297%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.869ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.367ns
  Clock Net Delay (Source):      1.203ns (routing 0.638ns, distribution 0.565ns)
  Clock Net Delay (Destination): 1.349ns (routing 0.705ns, distribution 0.644ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.127     0.127 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.127    clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.127 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.149     0.276    clk_IBUF
    BUFGCE_X0Y77         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.293 r  clk_IBUF_BUFG_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=2696, routed)        1.203     1.496    gen_dff[18].dff_n0/clk
    SLICE_X36Y289        FDRE                                         r  gen_dff[18].dff_n0/shift_array_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y289        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     1.535 r  gen_dff[18].dff_n0/shift_array_reg[0][7]/Q
                         net (fo=1, routed)           0.035     1.570    gen_dff[18].dff_n0/shift_array_reg_n_0_[0][7]
    SLICE_X36Y289        FDRE                                         r  gen_dff[18].dff_n0/DELAY_BLOCK[0].shift_array_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.312     0.312 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.312    clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.312 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.501    clk_IBUF
    BUFGCE_X0Y77         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.520 r  clk_IBUF_BUFG_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=2696, routed)        1.349     1.869    gen_dff[18].dff_n0/clk
    SLICE_X36Y289        FDRE                                         r  gen_dff[18].dff_n0/DELAY_BLOCK[0].shift_array_reg[1][7]/C
                         clock pessimism             -0.367     1.502    
    SLICE_X36Y289        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     1.549    gen_dff[18].dff_n0/DELAY_BLOCK[0].shift_array_reg[1][7]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.570    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 gen_dff[24].dff_n0/shift_array_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.150ns period=4.300ns})
  Destination:            gen_dff[24].dff_n0/DELAY_BLOCK[0].shift_array_reg[1][2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.150ns period=4.300ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.074ns  (logic 0.039ns (52.703%)  route 0.035ns (47.297%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.873ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Net Delay (Source):      1.206ns (routing 0.638ns, distribution 0.568ns)
  Clock Net Delay (Destination): 1.353ns (routing 0.705ns, distribution 0.648ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.127     0.127 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.127    clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.127 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.149     0.276    clk_IBUF
    BUFGCE_X0Y77         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.293 r  clk_IBUF_BUFG_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=2696, routed)        1.206     1.499    gen_dff[24].dff_n0/clk
    SLICE_X33Y242        FDRE                                         r  gen_dff[24].dff_n0/shift_array_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y242        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     1.538 r  gen_dff[24].dff_n0/shift_array_reg[0][2]/Q
                         net (fo=1, routed)           0.035     1.573    gen_dff[24].dff_n0/shift_array_reg_n_0_[0][2]
    SLICE_X33Y242        FDRE                                         r  gen_dff[24].dff_n0/DELAY_BLOCK[0].shift_array_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.312     0.312 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.312    clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.312 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.501    clk_IBUF
    BUFGCE_X0Y77         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.520 r  clk_IBUF_BUFG_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=2696, routed)        1.353     1.873    gen_dff[24].dff_n0/clk
    SLICE_X33Y242        FDRE                                         r  gen_dff[24].dff_n0/DELAY_BLOCK[0].shift_array_reg[1][2]/C
                         clock pessimism             -0.368     1.505    
    SLICE_X33Y242        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     1.552    gen_dff[24].dff_n0/DELAY_BLOCK[0].shift_array_reg[1][2]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.573    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 m6/shift_tf/shift_array_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.150ns period=4.300ns})
  Destination:            m6/shift_tf/DELAY_BLOCK[0].shift_array_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.150ns period=4.300ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.074ns  (logic 0.039ns (52.703%)  route 0.035ns (47.297%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.875ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.371ns
  Clock Net Delay (Source):      1.205ns (routing 0.638ns, distribution 0.567ns)
  Clock Net Delay (Destination): 1.355ns (routing 0.705ns, distribution 0.650ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.127     0.127 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.127    clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.127 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.149     0.276    clk_IBUF
    BUFGCE_X0Y77         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.293 r  clk_IBUF_BUFG_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=2696, routed)        1.205     1.498    m6/shift_tf/clk
    SLICE_X44Y222        FDRE                                         r  m6/shift_tf/shift_array_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y222        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     1.537 r  m6/shift_tf/shift_array_reg[0][1]/Q
                         net (fo=1, routed)           0.035     1.572    m6/shift_tf/shift_array_reg[0][1]
    SLICE_X44Y222        FDRE                                         r  m6/shift_tf/DELAY_BLOCK[0].shift_array_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.312     0.312 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.312    clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.312 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.501    clk_IBUF
    BUFGCE_X0Y77         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.520 r  clk_IBUF_BUFG_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=2696, routed)        1.355     1.875    m6/shift_tf/clk
    SLICE_X44Y222        FDRE                                         r  m6/shift_tf/DELAY_BLOCK[0].shift_array_reg[1][1]/C
                         clock pessimism             -0.371     1.504    
    SLICE_X44Y222        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     1.551    m6/shift_tf/DELAY_BLOCK[0].shift_array_reg[1][1]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.572    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 gen_dff[20].dff_n0/shift_array_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.150ns period=4.300ns})
  Destination:            gen_dff[20].dff_n0/DELAY_BLOCK[0].shift_array_reg[1][4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.150ns period=4.300ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.074ns  (logic 0.039ns (52.703%)  route 0.035ns (47.297%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    0.375ns
  Clock Net Delay (Source):      1.276ns (routing 0.638ns, distribution 0.638ns)
  Clock Net Delay (Destination): 1.430ns (routing 0.705ns, distribution 0.725ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.127     0.127 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.127    clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.127 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.149     0.276    clk_IBUF
    BUFGCE_X0Y77         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.293 r  clk_IBUF_BUFG_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=2696, routed)        1.276     1.568    gen_dff[20].dff_n0/clk
    SLICE_X12Y244        FDRE                                         r  gen_dff[20].dff_n0/shift_array_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y244        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     1.607 r  gen_dff[20].dff_n0/shift_array_reg[0][4]/Q
                         net (fo=1, routed)           0.035     1.642    gen_dff[20].dff_n0/shift_array_reg_n_0_[0][4]
    SLICE_X12Y244        FDRE                                         r  gen_dff[20].dff_n0/DELAY_BLOCK[0].shift_array_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.312     0.312 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.312    clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.312 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.501    clk_IBUF
    BUFGCE_X0Y77         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.520 r  clk_IBUF_BUFG_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=2696, routed)        1.430     1.950    gen_dff[20].dff_n0/clk
    SLICE_X12Y244        FDRE                                         r  gen_dff[20].dff_n0/DELAY_BLOCK[0].shift_array_reg[1][4]/C
                         clock pessimism             -0.375     1.574    
    SLICE_X12Y244        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     1.621    gen_dff[20].dff_n0/DELAY_BLOCK[0].shift_array_reg[1][4]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.642    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 gen_dff[25].dff_n0/shift_array_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.150ns period=4.300ns})
  Destination:            gen_dff[25].dff_n0/DELAY_BLOCK[0].shift_array_reg[1][4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.150ns period=4.300ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.074ns  (logic 0.039ns (52.703%)  route 0.035ns (47.297%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.866ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.367ns
  Clock Net Delay (Source):      1.200ns (routing 0.638ns, distribution 0.562ns)
  Clock Net Delay (Destination): 1.346ns (routing 0.705ns, distribution 0.641ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.127     0.127 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.127    clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.127 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.149     0.276    clk_IBUF
    BUFGCE_X0Y77         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.293 r  clk_IBUF_BUFG_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=2696, routed)        1.200     1.493    gen_dff[25].dff_n0/clk
    SLICE_X38Y243        FDRE                                         r  gen_dff[25].dff_n0/shift_array_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y243        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     1.532 r  gen_dff[25].dff_n0/shift_array_reg[0][4]/Q
                         net (fo=1, routed)           0.035     1.567    gen_dff[25].dff_n0/shift_array_reg_n_0_[0][4]
    SLICE_X38Y243        FDRE                                         r  gen_dff[25].dff_n0/DELAY_BLOCK[0].shift_array_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.312     0.312 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.312    clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.312 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.501    clk_IBUF
    BUFGCE_X0Y77         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.520 r  clk_IBUF_BUFG_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=2696, routed)        1.346     1.866    gen_dff[25].dff_n0/clk
    SLICE_X38Y243        FDRE                                         r  gen_dff[25].dff_n0/DELAY_BLOCK[0].shift_array_reg[1][4]/C
                         clock pessimism             -0.367     1.499    
    SLICE_X38Y243        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     1.546    gen_dff[25].dff_n0/DELAY_BLOCK[0].shift_array_reg[1][4]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.567    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 gen_dff[27].dff_n0/shift_array_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.150ns period=4.300ns})
  Destination:            gen_dff[27].dff_n0/DELAY_BLOCK[0].shift_array_reg[1][4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.150ns period=4.300ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.074ns  (logic 0.039ns (52.703%)  route 0.035ns (47.297%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.872ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Net Delay (Source):      1.205ns (routing 0.638ns, distribution 0.567ns)
  Clock Net Delay (Destination): 1.352ns (routing 0.705ns, distribution 0.647ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.127     0.127 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.127    clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.127 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.149     0.276    clk_IBUF
    BUFGCE_X0Y77         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.293 r  clk_IBUF_BUFG_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=2696, routed)        1.205     1.498    gen_dff[27].dff_n0/clk
    SLICE_X33Y249        FDRE                                         r  gen_dff[27].dff_n0/shift_array_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y249        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     1.537 r  gen_dff[27].dff_n0/shift_array_reg[0][4]/Q
                         net (fo=1, routed)           0.035     1.572    gen_dff[27].dff_n0/shift_array_reg_n_0_[0][4]
    SLICE_X33Y249        FDRE                                         r  gen_dff[27].dff_n0/DELAY_BLOCK[0].shift_array_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.312     0.312 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.312    clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.312 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.501    clk_IBUF
    BUFGCE_X0Y77         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.520 r  clk_IBUF_BUFG_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=2696, routed)        1.352     1.872    gen_dff[27].dff_n0/clk
    SLICE_X33Y249        FDRE                                         r  gen_dff[27].dff_n0/DELAY_BLOCK[0].shift_array_reg[1][4]/C
                         clock pessimism             -0.368     1.504    
    SLICE_X33Y249        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     1.551    gen_dff[27].dff_n0/DELAY_BLOCK[0].shift_array_reg[1][4]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.572    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 mux3/unpack_0[29].shif1/shift_array_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.150ns period=4.300ns})
  Destination:            mux3/unpack_0[29].shif1/DELAY_BLOCK[0].shift_array_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.150ns period=4.300ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.074ns  (logic 0.039ns (52.703%)  route 0.035ns (47.297%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.884ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.371ns
  Clock Net Delay (Source):      1.214ns (routing 0.638ns, distribution 0.576ns)
  Clock Net Delay (Destination): 1.364ns (routing 0.705ns, distribution 0.659ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.127     0.127 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.127    clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.127 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.149     0.276    clk_IBUF
    BUFGCE_X0Y77         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.293 r  clk_IBUF_BUFG_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=2696, routed)        1.214     1.507    mux3/unpack_0[29].shif1/clk
    SLICE_X38Y237        FDRE                                         r  mux3/unpack_0[29].shif1/shift_array_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y237        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     1.546 r  mux3/unpack_0[29].shif1/shift_array_reg[0][0]/Q
                         net (fo=1, routed)           0.035     1.581    mux3/unpack_0[29].shif1/shift_array_reg_n_0_[0][0]
    SLICE_X38Y237        FDRE                                         r  mux3/unpack_0[29].shif1/DELAY_BLOCK[0].shift_array_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.312     0.312 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.312    clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.312 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.501    clk_IBUF
    BUFGCE_X0Y77         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.520 r  clk_IBUF_BUFG_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=2696, routed)        1.364     1.884    mux3/unpack_0[29].shif1/clk
    SLICE_X38Y237        FDRE                                         r  mux3/unpack_0[29].shif1/DELAY_BLOCK[0].shift_array_reg[1][0]/C
                         clock pessimism             -0.371     1.513    
    SLICE_X38Y237        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     1.560    mux3/unpack_0[29].shif1/DELAY_BLOCK[0].shift_array_reg[1][0]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.581    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 mux3/unpack_0[9].shif1/shift_array_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.150ns period=4.300ns})
  Destination:            mux3/unpack_0[9].shif1/DELAY_BLOCK[0].shift_array_reg[1][4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.150ns period=4.300ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.074ns  (logic 0.039ns (52.703%)  route 0.035ns (47.297%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.895ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.372ns
  Clock Net Delay (Source):      1.224ns (routing 0.638ns, distribution 0.586ns)
  Clock Net Delay (Destination): 1.375ns (routing 0.705ns, distribution 0.670ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.127     0.127 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.127    clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.127 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.149     0.276    clk_IBUF
    BUFGCE_X0Y77         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.293 r  clk_IBUF_BUFG_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=2696, routed)        1.224     1.516    mux3/unpack_0[9].shif1/clk
    SLICE_X36Y236        FDRE                                         r  mux3/unpack_0[9].shif1/shift_array_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y236        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     1.555 r  mux3/unpack_0[9].shif1/shift_array_reg[0][4]/Q
                         net (fo=1, routed)           0.035     1.590    mux3/unpack_0[9].shif1/shift_array_reg_n_0_[0][4]
    SLICE_X36Y236        FDRE                                         r  mux3/unpack_0[9].shif1/DELAY_BLOCK[0].shift_array_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.312     0.312 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.312    clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.312 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.501    clk_IBUF
    BUFGCE_X0Y77         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.520 r  clk_IBUF_BUFG_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=2696, routed)        1.375     1.895    mux3/unpack_0[9].shif1/clk
    SLICE_X36Y236        FDRE                                         r  mux3/unpack_0[9].shif1/DELAY_BLOCK[0].shift_array_reg[1][4]/C
                         clock pessimism             -0.372     1.522    
    SLICE_X36Y236        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     1.569    mux3/unpack_0[9].shif1/DELAY_BLOCK[0].shift_array_reg[1][4]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.590    
  -------------------------------------------------------------------
                         slack                                  0.021    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 2.150 }
Period(ns):         4.300
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.392         4.300       2.908      RAMB18_X2Y104  gen_dff[0].bank_inst/bank_reg_bram_0/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.392         4.300       2.908      RAMB18_X4Y108  gen_dff[10].bank_inst/bank_reg_bram_0/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.392         4.300       2.908      RAMB18_X2Y102  gen_dff[11].bank_inst/bank_reg_bram_0/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.392         4.300       2.908      RAMB18_X2Y110  gen_dff[12].bank_inst/bank_reg_bram_0/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.392         4.300       2.908      RAMB18_X4Y109  gen_dff[13].bank_inst/bank_reg_bram_0/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.392         4.300       2.908      RAMB18_X3Y110  gen_dff[14].bank_inst/bank_reg_bram_0/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.392         4.300       2.908      RAMB18_X3Y114  gen_dff[15].bank_inst/bank_reg_bram_0/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.392         4.300       2.908      RAMB18_X3Y112  gen_dff[16].bank_inst/bank_reg_bram_0/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.392         4.300       2.908      RAMB18_X4Y106  gen_dff[17].bank_inst/bank_reg_bram_0/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.392         4.300       2.908      RAMB18_X4Y110  gen_dff[18].bank_inst/bank_reg_bram_0/CLKBWRCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.495         2.150       1.655      RAMB18_X2Y104  gen_dff[0].bank_inst/bank_reg_bram_0/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK  n/a            0.495         2.150       1.655      RAMB18_X2Y104  gen_dff[0].bank_inst/bank_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKBWRCLK  n/a            0.495         2.150       1.655      RAMB18_X2Y104  gen_dff[0].bank_inst/bank_reg_bram_0/CLKBWRCLK
Low Pulse Width   Fast    RAMB18E2/CLKBWRCLK  n/a            0.495         2.150       1.655      RAMB18_X2Y104  gen_dff[0].bank_inst/bank_reg_bram_0/CLKBWRCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.495         2.150       1.655      RAMB18_X4Y108  gen_dff[10].bank_inst/bank_reg_bram_0/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK  n/a            0.495         2.150       1.655      RAMB18_X4Y108  gen_dff[10].bank_inst/bank_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKBWRCLK  n/a            0.495         2.150       1.655      RAMB18_X4Y108  gen_dff[10].bank_inst/bank_reg_bram_0/CLKBWRCLK
Low Pulse Width   Fast    RAMB18E2/CLKBWRCLK  n/a            0.495         2.150       1.655      RAMB18_X4Y108  gen_dff[10].bank_inst/bank_reg_bram_0/CLKBWRCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.495         2.150       1.655      RAMB18_X2Y102  gen_dff[11].bank_inst/bank_reg_bram_0/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK  n/a            0.495         2.150       1.655      RAMB18_X2Y102  gen_dff[11].bank_inst/bank_reg_bram_0/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.495         2.150       1.655      RAMB18_X2Y104  gen_dff[0].bank_inst/bank_reg_bram_0/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK  n/a            0.495         2.150       1.655      RAMB18_X2Y104  gen_dff[0].bank_inst/bank_reg_bram_0/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKBWRCLK  n/a            0.495         2.150       1.655      RAMB18_X2Y104  gen_dff[0].bank_inst/bank_reg_bram_0/CLKBWRCLK
High Pulse Width  Fast    RAMB18E2/CLKBWRCLK  n/a            0.495         2.150       1.655      RAMB18_X2Y104  gen_dff[0].bank_inst/bank_reg_bram_0/CLKBWRCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.495         2.150       1.655      RAMB18_X4Y108  gen_dff[10].bank_inst/bank_reg_bram_0/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK  n/a            0.495         2.150       1.655      RAMB18_X4Y108  gen_dff[10].bank_inst/bank_reg_bram_0/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKBWRCLK  n/a            0.495         2.150       1.655      RAMB18_X4Y108  gen_dff[10].bank_inst/bank_reg_bram_0/CLKBWRCLK
High Pulse Width  Fast    RAMB18E2/CLKBWRCLK  n/a            0.495         2.150       1.655      RAMB18_X4Y108  gen_dff[10].bank_inst/bank_reg_bram_0/CLKBWRCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.495         2.150       1.655      RAMB18_X2Y102  gen_dff[11].bank_inst/bank_reg_bram_0/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK  n/a            0.495         2.150       1.655      RAMB18_X2Y102  gen_dff[11].bank_inst/bank_reg_bram_0/CLKARDCLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 opcode[0]
                            (input port)
  Destination:            m6/tf_address_tmp_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.287ns  (logic 0.536ns (16.316%)  route 2.751ns (83.684%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K15                                               0.000     0.000 r  opcode[0] (IN)
                         net (fo=0)                   0.000     0.000    opcode_IBUF[0]_inst/I
    K15                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.455     0.455 r  opcode_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.455    opcode_IBUF[0]_inst/OUT
    K15                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.455 r  opcode_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=1088, routed)        2.447     2.902    m6/opcode[0]
    SLICE_X43Y221        LUT5 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.081     2.983 r  m6/tf_address_tmp_reg[5]_i_1/O
                         net (fo=1, routed)           0.304     3.287    m6/tf_address_tmp__0[5]
    SLICE_X43Y221        LDCE                                         r  m6/tf_address_tmp_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 opcode[0]
                            (input port)
  Destination:            m6/tf_address_tmp_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.126ns  (logic 0.569ns (18.213%)  route 2.557ns (81.787%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K15                                               0.000     0.000 r  opcode[0] (IN)
                         net (fo=0)                   0.000     0.000    opcode_IBUF[0]_inst/I
    K15                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.455     0.455 r  opcode_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.455    opcode_IBUF[0]_inst/OUT
    K15                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.455 r  opcode_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=1088, routed)        2.401     2.856    m6/opcode[0]
    SLICE_X44Y222        LUT3 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.114     2.970 r  m6/tf_address_tmp_reg[3]_i_1/O
                         net (fo=1, routed)           0.156     3.126    m6/tf_address_tmp__0[3]
    SLICE_X44Y222        LDCE                                         r  m6/tf_address_tmp_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 opcode[0]
                            (input port)
  Destination:            m6/tf_address_tmp_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.097ns  (logic 0.588ns (18.996%)  route 2.509ns (81.004%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K15                                               0.000     0.000 r  opcode[0] (IN)
                         net (fo=0)                   0.000     0.000    opcode_IBUF[0]_inst/I
    K15                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.455     0.455 r  opcode_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.455    opcode_IBUF[0]_inst/OUT
    K15                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.455 r  opcode_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=1088, routed)        2.461     2.916    m6/opcode[0]
    SLICE_X43Y221        LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.133     3.049 r  m6/tf_address_tmp_reg[6]_i_1/O
                         net (fo=1, routed)           0.048     3.097    m6/tf_address_tmp__0[6]
    SLICE_X43Y221        LDCE                                         r  m6/tf_address_tmp_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 opcode[0]
                            (input port)
  Destination:            m6/tf_address_tmp_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.003ns  (logic 0.541ns (18.026%)  route 2.462ns (81.974%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K15                                               0.000     0.000 r  opcode[0] (IN)
                         net (fo=0)                   0.000     0.000    opcode_IBUF[0]_inst/I
    K15                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.455     0.455 r  opcode_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.455    opcode_IBUF[0]_inst/OUT
    K15                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.455 r  opcode_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=1088, routed)        2.447     2.902    m6/opcode[0]
    SLICE_X43Y221        LUT4 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.086     2.988 r  m6/tf_address_tmp_reg[4]_i_1/O
                         net (fo=1, routed)           0.015     3.003    m6/tf_address_tmp_reg[4]_i_1_n_0
    SLICE_X43Y221        LDCE                                         r  m6/tf_address_tmp_reg[4]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 opcode[1]
                            (input port)
  Destination:            m6/tf_address_tmp_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.340ns  (logic 0.158ns (11.816%)  route 1.182ns (88.184%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L13                                               0.000     0.000 r  opcode[1] (IN)
                         net (fo=0)                   0.000     0.000    opcode_IBUF[1]_inst/I
    L13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.135     0.135 r  opcode_IBUF[1]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.135    opcode_IBUF[1]_inst/OUT
    L13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.135 r  opcode_IBUF[1]_inst/IBUFCTRL_INST/O
                         net (fo=1307, routed)        1.117     1.252    m6/opcode[1]
    SLICE_X44Y222        LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.023     1.275 r  m6/tf_address_tmp_reg[3]_i_1/O
                         net (fo=1, routed)           0.065     1.340    m6/tf_address_tmp__0[3]
    SLICE_X44Y222        LDCE                                         r  m6/tf_address_tmp_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 opcode[1]
                            (input port)
  Destination:            m6/tf_address_tmp_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.370ns  (logic 0.183ns (13.379%)  route 1.187ns (86.621%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L13                                               0.000     0.000 r  opcode[1] (IN)
                         net (fo=0)                   0.000     0.000    opcode_IBUF[1]_inst/I
    L13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.135     0.135 r  opcode_IBUF[1]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.135    opcode_IBUF[1]_inst/OUT
    L13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.135 r  opcode_IBUF[1]_inst/IBUFCTRL_INST/O
                         net (fo=1307, routed)        1.181     1.316    m6/opcode[1]
    SLICE_X43Y221        LUT4 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.048     1.364 r  m6/tf_address_tmp_reg[4]_i_1/O
                         net (fo=1, routed)           0.006     1.370    m6/tf_address_tmp_reg[4]_i_1_n_0
    SLICE_X43Y221        LDCE                                         r  m6/tf_address_tmp_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 opcode[1]
                            (input port)
  Destination:            m6/tf_address_tmp_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.402ns  (logic 0.185ns (13.222%)  route 1.216ns (86.778%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L13                                               0.000     0.000 r  opcode[1] (IN)
                         net (fo=0)                   0.000     0.000    opcode_IBUF[1]_inst/I
    L13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.135     0.135 r  opcode_IBUF[1]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.135    opcode_IBUF[1]_inst/OUT
    L13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.135 r  opcode_IBUF[1]_inst/IBUFCTRL_INST/O
                         net (fo=1307, routed)        1.201     1.337    m6/opcode[1]
    SLICE_X43Y221        LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.050     1.387 r  m6/tf_address_tmp_reg[6]_i_1/O
                         net (fo=1, routed)           0.015     1.402    m6/tf_address_tmp__0[6]
    SLICE_X43Y221        LDCE                                         r  m6/tf_address_tmp_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 opcode[1]
                            (input port)
  Destination:            m6/tf_address_tmp_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.482ns  (logic 0.185ns (12.503%)  route 1.297ns (87.497%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L13                                               0.000     0.000 r  opcode[1] (IN)
                         net (fo=0)                   0.000     0.000    opcode_IBUF[1]_inst/I
    L13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.135     0.135 r  opcode_IBUF[1]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.135    opcode_IBUF[1]_inst/OUT
    L13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.135 r  opcode_IBUF[1]_inst/IBUFCTRL_INST/O
                         net (fo=1307, routed)        1.181     1.316    m6/opcode[1]
    SLICE_X43Y221        LUT5 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.050     1.366 r  m6/tf_address_tmp_reg[5]_i_1/O
                         net (fo=1, routed)           0.116     1.482    m6/tf_address_tmp__0[5]
    SLICE_X43Y221        LDCE                                         r  m6/tf_address_tmp_reg[5]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fsm_inst/shif_finish/DELAY_BLOCK[3].shift_array_reg[4][0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.150ns period=4.300ns})
  Destination:            finish
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.201ns  (logic 0.964ns (30.111%)  route 2.237ns (69.889%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.977ns (routing 1.082ns, distribution 0.895ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.426     0.426 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.426    clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.426 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.312     0.738    clk_IBUF
    BUFGCE_X0Y77         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.766 r  clk_IBUF_BUFG_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=2696, routed)        1.977     2.743    fsm_inst/shif_finish/clk
    SLICE_X44Y221        FDRE                                         r  fsm_inst/shif_finish/DELAY_BLOCK[3].shift_array_reg[4][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y221        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.071     2.814 r  fsm_inst/shif_finish/DELAY_BLOCK[3].shift_array_reg[4][0]/Q
                         net (fo=1, routed)           2.237     5.051    finish_OBUF
    L15                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.893     5.943 r  finish_OBUF_inst/O
                         net (fo=0)                   0.000     5.943    finish
    L15                                                               r  finish (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm_inst/i_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.150ns period=4.300ns})
  Destination:            m6/tf_address_tmp_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.902ns  (logic 0.161ns (17.849%)  route 0.741ns (82.151%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.975ns (routing 1.082ns, distribution 0.893ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.426     0.426 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.426    clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.426 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.312     0.738    clk_IBUF
    BUFGCE_X0Y77         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.766 r  clk_IBUF_BUFG_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=2696, routed)        1.975     2.741    fsm_inst/clk
    SLICE_X44Y219        FDRE                                         r  fsm_inst/i_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y219        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.072     2.813 r  fsm_inst/i_ff_reg[2]/Q
                         net (fo=111, routed)         0.437     3.250    m6/i[2]
    SLICE_X43Y221        LUT5 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.089     3.339 r  m6/tf_address_tmp_reg[5]_i_1/O
                         net (fo=1, routed)           0.304     3.643    m6/tf_address_tmp__0[5]
    SLICE_X43Y221        LDCE                                         r  m6/tf_address_tmp_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm_inst/s_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.150ns period=4.300ns})
  Destination:            m6/tf_address_tmp_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.672ns  (logic 0.067ns (9.964%)  route 0.605ns (90.036%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.976ns (routing 1.082ns, distribution 0.894ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.426     0.426 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.426    clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.426 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.312     0.738    clk_IBUF
    BUFGCE_X0Y77         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.766 r  clk_IBUF_BUFG_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=2696, routed)        1.976     2.742    fsm_inst/clk
    SLICE_X42Y219        FDRE                                         r  fsm_inst/s_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y219        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.067     2.809 r  fsm_inst/s_ff_reg[4]/Q
                         net (fo=37, routed)          0.605     3.414    m6/s[4]
    SLICE_X44Y222        LDCE                                         r  m6/tf_address_tmp_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm_inst/i_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.150ns period=4.300ns})
  Destination:            m6/tf_address_tmp_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.537ns  (logic 0.103ns (19.180%)  route 0.434ns (80.820%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.975ns (routing 1.082ns, distribution 0.893ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.426     0.426 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.426    clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.426 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.312     0.738    clk_IBUF
    BUFGCE_X0Y77         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.766 r  clk_IBUF_BUFG_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=2696, routed)        1.975     2.741    fsm_inst/clk
    SLICE_X44Y219        FDRE                                         r  fsm_inst/i_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y219        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.072     2.813 r  fsm_inst/i_ff_reg[2]/Q
                         net (fo=111, routed)         0.386     3.199    m6/i[2]
    SLICE_X43Y221        LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.031     3.230 r  m6/tf_address_tmp_reg[6]_i_1/O
                         net (fo=1, routed)           0.048     3.278    m6/tf_address_tmp__0[6]
    SLICE_X43Y221        LDCE                                         r  m6/tf_address_tmp_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm_inst/i_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.150ns period=4.300ns})
  Destination:            m6/tf_address_tmp_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.498ns  (logic 0.151ns (30.344%)  route 0.347ns (69.656%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.974ns (routing 1.082ns, distribution 0.892ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.426     0.426 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.426    clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.426 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.312     0.738    clk_IBUF
    BUFGCE_X0Y77         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.766 r  clk_IBUF_BUFG_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=2696, routed)        1.974     2.740    fsm_inst/clk
    SLICE_X44Y218        FDRE                                         r  fsm_inst/i_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y218        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.069     2.809 r  fsm_inst/i_ff_reg[0]/Q
                         net (fo=162, routed)         0.191     2.999    m6/i[0]
    SLICE_X44Y222        LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.082     3.081 r  m6/tf_address_tmp_reg[3]_i_1/O
                         net (fo=1, routed)           0.156     3.237    m6/tf_address_tmp__0[3]
    SLICE_X44Y222        LDCE                                         r  m6/tf_address_tmp_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm_inst/i_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.150ns period=4.300ns})
  Destination:            m6/tf_address_tmp_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.481ns  (logic 0.210ns (43.651%)  route 0.271ns (56.349%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.974ns (routing 1.082ns, distribution 0.892ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.426     0.426 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.426    clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.426 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.312     0.738    clk_IBUF
    BUFGCE_X0Y77         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.766 r  clk_IBUF_BUFG_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=2696, routed)        1.974     2.740    fsm_inst/clk
    SLICE_X44Y218        FDRE                                         r  fsm_inst/i_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y218        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.069     2.809 r  fsm_inst/i_ff_reg[0]/Q
                         net (fo=162, routed)         0.256     3.065    m6/i[0]
    SLICE_X43Y221        LUT4 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.141     3.206 r  m6/tf_address_tmp_reg[4]_i_1/O
                         net (fo=1, routed)           0.015     3.221    m6/tf_address_tmp_reg[4]_i_1_n_0
    SLICE_X43Y221        LDCE                                         r  m6/tf_address_tmp_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm_inst/s_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.150ns period=4.300ns})
  Destination:            m6/tf_address_tmp_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.433ns  (logic 0.067ns (15.475%)  route 0.366ns (84.525%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.976ns (routing 1.082ns, distribution 0.894ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.426     0.426 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.426    clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.426 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.312     0.738    clk_IBUF
    BUFGCE_X0Y77         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.766 r  clk_IBUF_BUFG_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=2696, routed)        1.976     2.742    fsm_inst/clk
    SLICE_X42Y219        FDRE                                         r  fsm_inst/s_ff_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y219        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.067     2.809 r  fsm_inst/s_ff_reg[6]/Q
                         net (fo=35, routed)          0.366     3.175    m6/s[6]
    SLICE_X43Y221        LDCE                                         r  m6/tf_address_tmp_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm_inst/s_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.150ns period=4.300ns})
  Destination:            m6/tf_address_tmp_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.412ns  (logic 0.068ns (16.487%)  route 0.344ns (83.513%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.976ns (routing 1.082ns, distribution 0.894ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.426     0.426 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.426    clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.426 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.312     0.738    clk_IBUF
    BUFGCE_X0Y77         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.766 r  clk_IBUF_BUFG_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=2696, routed)        1.976     2.742    fsm_inst/clk
    SLICE_X42Y219        FDRE                                         r  fsm_inst/s_ff_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y219        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.068     2.810 r  fsm_inst/s_ff_reg[5]/Q
                         net (fo=20, routed)          0.344     3.154    m6/s[5]
    SLICE_X44Y222        LDCE                                         r  m6/tf_address_tmp_reg[1]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fsm_inst/s_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.150ns period=4.300ns})
  Destination:            m6/tf_address_tmp_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.208ns  (logic 0.038ns (18.301%)  route 0.170ns (81.699%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.207ns (routing 0.638ns, distribution 0.569ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.127     0.127 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.127    clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.127 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.149     0.276    clk_IBUF
    BUFGCE_X0Y77         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.293 r  clk_IBUF_BUFG_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=2696, routed)        1.207     1.499    fsm_inst/clk
    SLICE_X42Y219        FDRE                                         r  fsm_inst/s_ff_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y219        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     1.537 r  fsm_inst/s_ff_reg[5]/Q
                         net (fo=20, routed)          0.170     1.707    m6/s[5]
    SLICE_X44Y222        LDCE                                         r  m6/tf_address_tmp_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm_inst/i_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.150ns period=4.300ns})
  Destination:            m6/tf_address_tmp_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.208ns  (logic 0.061ns (29.272%)  route 0.147ns (70.728%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.207ns (routing 0.638ns, distribution 0.569ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.127     0.127 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.127    clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.127 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.149     0.276    clk_IBUF
    BUFGCE_X0Y77         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.293 r  clk_IBUF_BUFG_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=2696, routed)        1.207     1.499    fsm_inst/clk
    SLICE_X44Y218        FDRE                                         r  fsm_inst/i_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y218        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     1.538 r  fsm_inst/i_ff_reg[0]/Q
                         net (fo=162, routed)         0.132     1.671    m6/i[0]
    SLICE_X43Y221        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.022     1.693 r  m6/tf_address_tmp_reg[6]_i_1/O
                         net (fo=1, routed)           0.015     1.708    m6/tf_address_tmp__0[6]
    SLICE_X43Y221        LDCE                                         r  m6/tf_address_tmp_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm_inst/s_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.150ns period=4.300ns})
  Destination:            m6/tf_address_tmp_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.214ns  (logic 0.039ns (18.249%)  route 0.175ns (81.751%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.207ns (routing 0.638ns, distribution 0.569ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.127     0.127 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.127    clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.127 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.149     0.276    clk_IBUF
    BUFGCE_X0Y77         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.293 r  clk_IBUF_BUFG_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=2696, routed)        1.207     1.499    fsm_inst/clk
    SLICE_X42Y219        FDRE                                         r  fsm_inst/s_ff_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y219        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.039     1.538 r  fsm_inst/s_ff_reg[6]/Q
                         net (fo=35, routed)          0.175     1.713    m6/s[6]
    SLICE_X43Y221        LDCE                                         r  m6/tf_address_tmp_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm_inst/i_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.150ns period=4.300ns})
  Destination:            m6/tf_address_tmp_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.235ns  (logic 0.059ns (25.069%)  route 0.176ns (74.931%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.207ns (routing 0.638ns, distribution 0.569ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.127     0.127 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.127    clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.127 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.149     0.276    clk_IBUF
    BUFGCE_X0Y77         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.293 r  clk_IBUF_BUFG_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=2696, routed)        1.207     1.499    fsm_inst/clk
    SLICE_X44Y219        FDRE                                         r  fsm_inst/i_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y219        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     1.538 r  fsm_inst/i_ff_reg[1]/Q
                         net (fo=169, routed)         0.170     1.709    m6/i[1]
    SLICE_X43Y221        LUT4 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.020     1.729 r  m6/tf_address_tmp_reg[4]_i_1/O
                         net (fo=1, routed)           0.006     1.735    m6/tf_address_tmp_reg[4]_i_1_n_0
    SLICE_X43Y221        LDCE                                         r  m6/tf_address_tmp_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm_inst/i_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.150ns period=4.300ns})
  Destination:            m6/tf_address_tmp_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.247ns  (logic 0.074ns (29.954%)  route 0.173ns (70.046%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.207ns (routing 0.638ns, distribution 0.569ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.127     0.127 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.127    clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.127 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.149     0.276    clk_IBUF
    BUFGCE_X0Y77         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.293 r  clk_IBUF_BUFG_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=2696, routed)        1.207     1.499    fsm_inst/clk
    SLICE_X44Y218        FDRE                                         r  fsm_inst/i_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y218        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     1.538 r  fsm_inst/i_ff_reg[0]/Q
                         net (fo=162, routed)         0.108     1.646    m6/i[0]
    SLICE_X44Y222        LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.035     1.681 r  m6/tf_address_tmp_reg[3]_i_1/O
                         net (fo=1, routed)           0.065     1.746    m6/tf_address_tmp__0[3]
    SLICE_X44Y222        LDCE                                         r  m6/tf_address_tmp_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm_inst/s_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.150ns period=4.300ns})
  Destination:            m6/tf_address_tmp_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.337ns  (logic 0.038ns (11.265%)  route 0.299ns (88.735%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.207ns (routing 0.638ns, distribution 0.569ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.127     0.127 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.127    clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.127 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.149     0.276    clk_IBUF
    BUFGCE_X0Y77         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.293 r  clk_IBUF_BUFG_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=2696, routed)        1.207     1.499    fsm_inst/clk
    SLICE_X42Y219        FDRE                                         r  fsm_inst/s_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y219        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     1.537 r  fsm_inst/s_ff_reg[4]/Q
                         net (fo=37, routed)          0.299     1.837    m6/s[4]
    SLICE_X44Y222        LDCE                                         r  m6/tf_address_tmp_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm_inst/i_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.150ns period=4.300ns})
  Destination:            m6/tf_address_tmp_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.347ns  (logic 0.061ns (17.561%)  route 0.286ns (82.439%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.207ns (routing 0.638ns, distribution 0.569ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.127     0.127 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.127    clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.127 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.149     0.276    clk_IBUF
    BUFGCE_X0Y77         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.293 r  clk_IBUF_BUFG_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=2696, routed)        1.207     1.499    fsm_inst/clk
    SLICE_X44Y219        FDRE                                         r  fsm_inst/i_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y219        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     1.538 r  fsm_inst/i_ff_reg[1]/Q
                         net (fo=169, routed)         0.170     1.709    m6/i[1]
    SLICE_X43Y221        LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.022     1.731 r  m6/tf_address_tmp_reg[5]_i_1/O
                         net (fo=1, routed)           0.116     1.847    m6/tf_address_tmp__0[5]
    SLICE_X43Y221        LDCE                                         r  m6/tf_address_tmp_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm_inst/shif_finish/DELAY_BLOCK[3].shift_array_reg[4][0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.150ns period=4.300ns})
  Destination:            finish
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.545ns  (logic 0.425ns (27.499%)  route 1.120ns (72.501%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.208ns (routing 0.638ns, distribution 0.570ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.127     0.127 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.127    clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.127 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.149     0.276    clk_IBUF
    BUFGCE_X0Y77         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.293 r  clk_IBUF_BUFG_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=2696, routed)        1.208     1.500    fsm_inst/shif_finish/clk
    SLICE_X44Y221        FDRE                                         r  fsm_inst/shif_finish/DELAY_BLOCK[3].shift_array_reg[4][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y221        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.040     1.540 r  fsm_inst/shif_finish/DELAY_BLOCK[3].shift_array_reg[4][0]/Q
                         net (fo=1, routed)           1.120     2.660    finish_OBUF
    L15                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.385     3.045 r  finish_OBUF_inst/O
                         net (fo=0)                   0.000     3.045    finish
    L15                                                               r  finish (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay          3144 Endpoints
Min Delay          3144 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 opcode[0]
                            (input port)
  Destination:            gen_dff[0].bank_inst/bank_reg_bram_0/DINBDIN[9]
                            (rising edge-triggered cell RAMB18E2 clocked by clk  {rise@0.000ns fall@2.150ns period=4.300ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.191ns  (logic 0.895ns (10.931%)  route 7.295ns (89.069%))
  Logic Levels:           7  (IBUFCTRL=1 INBUF=1 LUT4=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        2.425ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.425ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.901ns (routing 0.988ns, distribution 0.913ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K15                                               0.000     0.000 r  opcode[0] (IN)
                         net (fo=0)                   0.000     0.000    opcode_IBUF[0]_inst/I
    K15                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.455     0.455 r  opcode_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.455    opcode_IBUF[0]_inst/OUT
    K15                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.455 r  opcode_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=1088, routed)        5.617     6.072    gen_rbfu[5].u_RBFU/u_Modmul1/u_bitmod_wocsa3/opcode[0]
    SLICE_X46Y292        LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.134     6.206 r  gen_rbfu[5].u_RBFU/u_Modmul1/u_bitmod_wocsa3/Dout3[9]_INST_0_i_2/O
                         net (fo=1, routed)           0.209     6.415    gen_rbfu[5].u_RBFU/u_Modmul1/u_bitmod_wocsa3/Dout3[9]_INST_0_i_2_n_0
    SLICE_X45Y289        LUT4 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.114     6.529 r  gen_rbfu[5].u_RBFU/u_Modmul1/u_bitmod_wocsa3/Dout3[9]_INST_0/O
                         net (fo=32, routed)          1.049     7.578    mux3/unpack_0[0].shif1/bf_out_bus[285]
    SLICE_X21Y264        LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.089     7.667 r  mux3/unpack_0[0].shif1/d_in_bus[9]_INST_0_i_8/O
                         net (fo=1, routed)           0.013     7.680    mux3/unpack_0[0].shif1/d_in_bus[9]_INST_0_i_8_n_0
    SLICE_X21Y264        MUXF7 (Prop_F7MUX_AB_SLICEL_I1_O)
                                                      0.055     7.735 r  mux3/unpack_0[0].shif1/d_in_bus[9]_INST_0_i_2/O
                         net (fo=1, routed)           0.235     7.970    mux3/unpack_0[0].shif1/d_in_bus[9]_INST_0_i_2_n_0
    SLICE_X18Y262        LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.048     8.018 r  mux3/unpack_0[0].shif1/d_in_bus[9]_INST_0/O
                         net (fo=1, routed)           0.173     8.191    gen_dff[0].bank_inst/wdata[9]
    RAMB18_X2Y104        RAMB18E2                                     r  gen_dff[0].bank_inst/bank_reg_bram_0/DINBDIN[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.223     0.223 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.223    clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.223 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.277     0.500    clk_IBUF
    BUFGCE_X0Y77         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.524 r  clk_IBUF_BUFG_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=2696, routed)        1.901     2.425    gen_dff[0].bank_inst/clk
    RAMB18_X2Y104        RAMB18E2                                     r  gen_dff[0].bank_inst/bank_reg_bram_0/CLKBWRCLK

Slack:                    inf
  Source:                 opcode[0]
                            (input port)
  Destination:            gen_dff[30].bank_inst/bank_reg_bram_0/DINBDIN[2]
                            (rising edge-triggered cell RAMB18E2 clocked by clk  {rise@0.000ns fall@2.150ns period=4.300ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.156ns  (logic 0.908ns (11.137%)  route 7.248ns (88.863%))
  Logic Levels:           7  (IBUFCTRL=1 INBUF=1 LUT4=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        2.468ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.468ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.944ns (routing 0.988ns, distribution 0.956ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K15                                               0.000     0.000 r  opcode[0] (IN)
                         net (fo=0)                   0.000     0.000    opcode_IBUF[0]_inst/I
    K15                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.455     0.455 r  opcode_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.455    opcode_IBUF[0]_inst/OUT
    K15                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.455 r  opcode_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=1088, routed)        5.495     5.951    gen_rbfu[5].u_RBFU/u_MS11/opcode[0]
    SLICE_X45Y290        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.090     6.041 r  gen_rbfu[5].u_RBFU/u_MS11/Dout3[2]_INST_0_i_2/O
                         net (fo=1, routed)           0.089     6.130    gen_rbfu[5].u_RBFU/u_Modmul1/u_bitmod_wocsa3/d_in_bus[2]_INST_0_i_8
    SLICE_X44Y290        LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.082     6.212 r  gen_rbfu[5].u_RBFU/u_Modmul1/u_bitmod_wocsa3/Dout3[2]_INST_0/O
                         net (fo=32, routed)          1.119     7.330    mux3/unpack_0[30].shif1/bf_out_bus[278]
    SLICE_X16Y267        LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.088     7.418 r  mux3/unpack_0[30].shif1/d_in_bus[362]_INST_0_i_8/O
                         net (fo=1, routed)           0.025     7.443    mux3/unpack_0[30].shif1/d_in_bus[362]_INST_0_i_8_n_0
    SLICE_X16Y267        MUXF7 (Prop_F7MUX_CD_SLICEM_I1_O)
                                                      0.059     7.502 r  mux3/unpack_0[30].shif1/d_in_bus[362]_INST_0_i_2/O
                         net (fo=1, routed)           0.136     7.638    mux3/unpack_0[30].shif1/d_in_bus[362]_INST_0_i_2_n_0
    SLICE_X16Y266        LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.134     7.772 r  mux3/unpack_0[30].shif1/d_in_bus[362]_INST_0/O
                         net (fo=1, routed)           0.384     8.156    gen_dff[30].bank_inst/wdata[2]
    RAMB18_X2Y103        RAMB18E2                                     r  gen_dff[30].bank_inst/bank_reg_bram_0/DINBDIN[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.223     0.223 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.223    clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.223 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.277     0.500    clk_IBUF
    BUFGCE_X0Y77         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.524 r  clk_IBUF_BUFG_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=2696, routed)        1.944     2.468    gen_dff[30].bank_inst/clk
    RAMB18_X2Y103        RAMB18E2                                     r  gen_dff[30].bank_inst/bank_reg_bram_0/CLKBWRCLK

Slack:                    inf
  Source:                 opcode[0]
                            (input port)
  Destination:            gen_dff[11].bank_inst/bank_reg_bram_0/DINBDIN[9]
                            (rising edge-triggered cell RAMB18E2 clocked by clk  {rise@0.000ns fall@2.150ns period=4.300ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.151ns  (logic 0.978ns (12.002%)  route 7.173ns (87.998%))
  Logic Levels:           7  (IBUFCTRL=1 INBUF=1 LUT4=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        2.433ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.433ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.910ns (routing 0.988ns, distribution 0.922ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K15                                               0.000     0.000 r  opcode[0] (IN)
                         net (fo=0)                   0.000     0.000    opcode_IBUF[0]_inst/I
    K15                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.455     0.455 r  opcode_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.455    opcode_IBUF[0]_inst/OUT
    K15                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.455 r  opcode_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=1088, routed)        5.617     6.072    gen_rbfu[5].u_RBFU/u_Modmul1/u_bitmod_wocsa3/opcode[0]
    SLICE_X46Y292        LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.134     6.206 r  gen_rbfu[5].u_RBFU/u_Modmul1/u_bitmod_wocsa3/Dout3[9]_INST_0_i_2/O
                         net (fo=1, routed)           0.209     6.415    gen_rbfu[5].u_RBFU/u_Modmul1/u_bitmod_wocsa3/Dout3[9]_INST_0_i_2_n_0
    SLICE_X45Y289        LUT4 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.114     6.529 r  gen_rbfu[5].u_RBFU/u_Modmul1/u_bitmod_wocsa3/Dout3[9]_INST_0/O
                         net (fo=32, routed)          0.922     7.451    mux3/unpack_0[11].shif1/bf_out_bus[285]
    SLICE_X19Y264        LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.081     7.532 r  mux3/unpack_0[11].shif1/d_in_bus[141]_INST_0_i_8/O
                         net (fo=1, routed)           0.025     7.557    mux3/unpack_0[11].shif1/d_in_bus[141]_INST_0_i_8_n_0
    SLICE_X19Y264        MUXF7 (Prop_F7MUX_CD_SLICEM_I1_O)
                                                      0.059     7.616 r  mux3/unpack_0[11].shif1/d_in_bus[141]_INST_0_i_2/O
                         net (fo=1, routed)           0.204     7.820    mux3/unpack_0[11].shif1/d_in_bus[141]_INST_0_i_2_n_0
    SLICE_X19Y258        LUT6 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.135     7.955 r  mux3/unpack_0[11].shif1/d_in_bus[141]_INST_0/O
                         net (fo=1, routed)           0.196     8.151    gen_dff[11].bank_inst/wdata[9]
    RAMB18_X2Y102        RAMB18E2                                     r  gen_dff[11].bank_inst/bank_reg_bram_0/DINBDIN[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.223     0.223 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.223    clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.223 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.277     0.500    clk_IBUF
    BUFGCE_X0Y77         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.524 r  clk_IBUF_BUFG_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=2696, routed)        1.910     2.433    gen_dff[11].bank_inst/clk
    RAMB18_X2Y102        RAMB18E2                                     r  gen_dff[11].bank_inst/bank_reg_bram_0/CLKBWRCLK

Slack:                    inf
  Source:                 opcode[0]
                            (input port)
  Destination:            gen_dff[5].bank_inst/bank_reg_bram_0/DINBDIN[9]
                            (rising edge-triggered cell RAMB18E2 clocked by clk  {rise@0.000ns fall@2.150ns period=4.300ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.151ns  (logic 0.871ns (10.691%)  route 7.279ns (89.309%))
  Logic Levels:           7  (IBUFCTRL=1 INBUF=1 LUT4=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        2.422ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.422ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.898ns (routing 0.988ns, distribution 0.910ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K15                                               0.000     0.000 r  opcode[0] (IN)
                         net (fo=0)                   0.000     0.000    opcode_IBUF[0]_inst/I
    K15                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.455     0.455 r  opcode_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.455    opcode_IBUF[0]_inst/OUT
    K15                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.455 r  opcode_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=1088, routed)        5.617     6.072    gen_rbfu[5].u_RBFU/u_Modmul1/u_bitmod_wocsa3/opcode[0]
    SLICE_X46Y292        LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.134     6.206 r  gen_rbfu[5].u_RBFU/u_Modmul1/u_bitmod_wocsa3/Dout3[9]_INST_0_i_2/O
                         net (fo=1, routed)           0.209     6.415    gen_rbfu[5].u_RBFU/u_Modmul1/u_bitmod_wocsa3/Dout3[9]_INST_0_i_2_n_0
    SLICE_X45Y289        LUT4 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.114     6.529 r  gen_rbfu[5].u_RBFU/u_Modmul1/u_bitmod_wocsa3/Dout3[9]_INST_0/O
                         net (fo=32, routed)          1.056     7.586    mux3/unpack_0[5].shif1/bf_out_bus[285]
    SLICE_X21Y263        LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.082     7.668 r  mux3/unpack_0[5].shif1/d_in_bus[69]_INST_0_i_8/O
                         net (fo=1, routed)           0.013     7.681    mux3/unpack_0[5].shif1/d_in_bus[69]_INST_0_i_8_n_0
    SLICE_X21Y263        MUXF7 (Prop_F7MUX_AB_SLICEL_I1_O)
                                                      0.055     7.736 r  mux3/unpack_0[5].shif1/d_in_bus[69]_INST_0_i_2/O
                         net (fo=1, routed)           0.227     7.963    mux3/unpack_0[5].shif1/d_in_bus[69]_INST_0_i_2_n_0
    SLICE_X21Y263        LUT6 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.031     7.994 r  mux3/unpack_0[5].shif1/d_in_bus[69]_INST_0/O
                         net (fo=1, routed)           0.157     8.151    gen_dff[5].bank_inst/wdata[9]
    RAMB18_X2Y105        RAMB18E2                                     r  gen_dff[5].bank_inst/bank_reg_bram_0/DINBDIN[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.223     0.223 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.223    clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.223 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.277     0.500    clk_IBUF
    BUFGCE_X0Y77         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.524 r  clk_IBUF_BUFG_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=2696, routed)        1.898     2.422    gen_dff[5].bank_inst/clk
    RAMB18_X2Y105        RAMB18E2                                     r  gen_dff[5].bank_inst/bank_reg_bram_0/CLKBWRCLK

Slack:                    inf
  Source:                 opcode[0]
                            (input port)
  Destination:            gen_dff[30].bank_inst/bank_reg_bram_0/DINBDIN[9]
                            (rising edge-triggered cell RAMB18E2 clocked by clk  {rise@0.000ns fall@2.150ns period=4.300ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.128ns  (logic 0.921ns (11.336%)  route 7.206ns (88.664%))
  Logic Levels:           7  (IBUFCTRL=1 INBUF=1 LUT4=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        2.468ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.468ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.944ns (routing 0.988ns, distribution 0.956ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K15                                               0.000     0.000 r  opcode[0] (IN)
                         net (fo=0)                   0.000     0.000    opcode_IBUF[0]_inst/I
    K15                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.455     0.455 r  opcode_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.455    opcode_IBUF[0]_inst/OUT
    K15                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.455 r  opcode_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=1088, routed)        5.617     6.072    gen_rbfu[5].u_RBFU/u_Modmul1/u_bitmod_wocsa3/opcode[0]
    SLICE_X46Y292        LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.134     6.206 r  gen_rbfu[5].u_RBFU/u_Modmul1/u_bitmod_wocsa3/Dout3[9]_INST_0_i_2/O
                         net (fo=1, routed)           0.209     6.415    gen_rbfu[5].u_RBFU/u_Modmul1/u_bitmod_wocsa3/Dout3[9]_INST_0_i_2_n_0
    SLICE_X45Y289        LUT4 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.114     6.529 r  gen_rbfu[5].u_RBFU/u_Modmul1/u_bitmod_wocsa3/Dout3[9]_INST_0/O
                         net (fo=32, routed)          1.004     7.534    mux3/unpack_0[30].shif1/bf_out_bus[285]
    SLICE_X21Y263        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.081     7.615 r  mux3/unpack_0[30].shif1/d_in_bus[369]_INST_0_i_8/O
                         net (fo=1, routed)           0.013     7.628    mux3/unpack_0[30].shif1/d_in_bus[369]_INST_0_i_8_n_0
    SLICE_X21Y263        MUXF7 (Prop_F7MUX_CD_SLICEL_I1_O)
                                                      0.055     7.683 r  mux3/unpack_0[30].shif1/d_in_bus[369]_INST_0_i_2/O
                         net (fo=1, routed)           0.280     7.963    mux3/unpack_0[30].shif1/d_in_bus[369]_INST_0_i_2_n_0
    SLICE_X18Y258        LUT6 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.082     8.045 r  mux3/unpack_0[30].shif1/d_in_bus[369]_INST_0/O
                         net (fo=1, routed)           0.083     8.128    gen_dff[30].bank_inst/wdata[9]
    RAMB18_X2Y103        RAMB18E2                                     r  gen_dff[30].bank_inst/bank_reg_bram_0/DINBDIN[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.223     0.223 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.223    clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.223 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.277     0.500    clk_IBUF
    BUFGCE_X0Y77         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.524 r  clk_IBUF_BUFG_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=2696, routed)        1.944     2.468    gen_dff[30].bank_inst/clk
    RAMB18_X2Y103        RAMB18E2                                     r  gen_dff[30].bank_inst/bank_reg_bram_0/CLKBWRCLK

Slack:                    inf
  Source:                 opcode[0]
                            (input port)
  Destination:            gen_dff[6].bank_inst/bank_reg_bram_0/DINBDIN[9]
                            (rising edge-triggered cell RAMB18E2 clocked by clk  {rise@0.000ns fall@2.150ns period=4.300ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.124ns  (logic 0.986ns (12.141%)  route 7.138ns (87.859%))
  Logic Levels:           7  (IBUFCTRL=1 INBUF=1 LUT4=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        2.416ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.416ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.892ns (routing 0.988ns, distribution 0.904ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K15                                               0.000     0.000 r  opcode[0] (IN)
                         net (fo=0)                   0.000     0.000    opcode_IBUF[0]_inst/I
    K15                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.455     0.455 r  opcode_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.455    opcode_IBUF[0]_inst/OUT
    K15                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.455 r  opcode_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=1088, routed)        5.617     6.072    gen_rbfu[5].u_RBFU/u_Modmul1/u_bitmod_wocsa3/opcode[0]
    SLICE_X46Y292        LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.134     6.206 r  gen_rbfu[5].u_RBFU/u_Modmul1/u_bitmod_wocsa3/Dout3[9]_INST_0_i_2/O
                         net (fo=1, routed)           0.209     6.415    gen_rbfu[5].u_RBFU/u_Modmul1/u_bitmod_wocsa3/Dout3[9]_INST_0_i_2_n_0
    SLICE_X45Y289        LUT4 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.114     6.529 r  gen_rbfu[5].u_RBFU/u_Modmul1/u_bitmod_wocsa3/Dout3[9]_INST_0/O
                         net (fo=32, routed)          0.998     7.527    mux3/unpack_0[6].shif1/bf_out_bus[285]
    SLICE_X18Y270        LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.114     7.641 r  mux3/unpack_0[6].shif1/d_in_bus[81]_INST_0_i_8/O
                         net (fo=1, routed)           0.013     7.654    mux3/unpack_0[6].shif1/d_in_bus[81]_INST_0_i_8_n_0
    SLICE_X18Y270        MUXF7 (Prop_F7MUX_AB_SLICEL_I1_O)
                                                      0.055     7.709 r  mux3/unpack_0[6].shif1/d_in_bus[81]_INST_0_i_2/O
                         net (fo=1, routed)           0.173     7.882    mux3/unpack_0[6].shif1/d_in_bus[81]_INST_0_i_2_n_0
    SLICE_X18Y269        LUT6 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.114     7.996 r  mux3/unpack_0[6].shif1/d_in_bus[81]_INST_0/O
                         net (fo=1, routed)           0.128     8.124    gen_dff[6].bank_inst/wdata[9]
    RAMB18_X2Y107        RAMB18E2                                     r  gen_dff[6].bank_inst/bank_reg_bram_0/DINBDIN[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.223     0.223 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.223    clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.223 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.277     0.500    clk_IBUF
    BUFGCE_X0Y77         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.524 r  clk_IBUF_BUFG_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=2696, routed)        1.892     2.416    gen_dff[6].bank_inst/clk
    RAMB18_X2Y107        RAMB18E2                                     r  gen_dff[6].bank_inst/bank_reg_bram_0/CLKBWRCLK

Slack:                    inf
  Source:                 opcode[0]
                            (input port)
  Destination:            gen_dff[2].bank_inst/bank_reg_bram_0/DINBDIN[9]
                            (rising edge-triggered cell RAMB18E2 clocked by clk  {rise@0.000ns fall@2.150ns period=4.300ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.105ns  (logic 0.889ns (10.973%)  route 7.216ns (89.027%))
  Logic Levels:           7  (IBUFCTRL=1 INBUF=1 LUT4=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        2.395ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.395ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.871ns (routing 0.988ns, distribution 0.883ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K15                                               0.000     0.000 r  opcode[0] (IN)
                         net (fo=0)                   0.000     0.000    opcode_IBUF[0]_inst/I
    K15                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.455     0.455 r  opcode_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.455    opcode_IBUF[0]_inst/OUT
    K15                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.455 r  opcode_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=1088, routed)        5.617     6.072    gen_rbfu[5].u_RBFU/u_Modmul1/u_bitmod_wocsa3/opcode[0]
    SLICE_X46Y292        LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.134     6.206 r  gen_rbfu[5].u_RBFU/u_Modmul1/u_bitmod_wocsa3/Dout3[9]_INST_0_i_2/O
                         net (fo=1, routed)           0.209     6.415    gen_rbfu[5].u_RBFU/u_Modmul1/u_bitmod_wocsa3/Dout3[9]_INST_0_i_2_n_0
    SLICE_X45Y289        LUT4 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.114     6.529 r  gen_rbfu[5].u_RBFU/u_Modmul1/u_bitmod_wocsa3/Dout3[9]_INST_0/O
                         net (fo=32, routed)          0.979     7.508    mux3/unpack_0[2].shif1/bf_out_bus[285]
    SLICE_X22Y270        LUT6 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.047     7.555 r  mux3/unpack_0[2].shif1/d_in_bus[33]_INST_0_i_8/O
                         net (fo=1, routed)           0.015     7.570    mux3/unpack_0[2].shif1/d_in_bus[33]_INST_0_i_8_n_0
    SLICE_X22Y270        MUXF7 (Prop_F7MUX_EF_SLICEM_I1_O)
                                                      0.057     7.627 r  mux3/unpack_0[2].shif1/d_in_bus[33]_INST_0_i_2/O
                         net (fo=1, routed)           0.218     7.845    mux3/unpack_0[2].shif1/d_in_bus[33]_INST_0_i_2_n_0
    SLICE_X21Y268        LUT6 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.082     7.927 r  mux3/unpack_0[2].shif1/d_in_bus[33]_INST_0/O
                         net (fo=1, routed)           0.178     8.105    gen_dff[2].bank_inst/wdata[9]
    RAMB18_X3Y107        RAMB18E2                                     r  gen_dff[2].bank_inst/bank_reg_bram_0/DINBDIN[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.223     0.223 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.223    clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.223 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.277     0.500    clk_IBUF
    BUFGCE_X0Y77         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.524 r  clk_IBUF_BUFG_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=2696, routed)        1.871     2.395    gen_dff[2].bank_inst/clk
    RAMB18_X3Y107        RAMB18E2                                     r  gen_dff[2].bank_inst/bank_reg_bram_0/CLKBWRCLK

Slack:                    inf
  Source:                 opcode[0]
                            (input port)
  Destination:            gen_dff[23].bank_inst/bank_reg_bram_0/DINBDIN[9]
                            (rising edge-triggered cell RAMB18E2 clocked by clk  {rise@0.000ns fall@2.150ns period=4.300ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.092ns  (logic 0.919ns (11.361%)  route 7.173ns (88.639%))
  Logic Levels:           7  (IBUFCTRL=1 INBUF=1 LUT4=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        2.433ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.433ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.909ns (routing 0.988ns, distribution 0.921ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K15                                               0.000     0.000 r  opcode[0] (IN)
                         net (fo=0)                   0.000     0.000    opcode_IBUF[0]_inst/I
    K15                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.455     0.455 r  opcode_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.455    opcode_IBUF[0]_inst/OUT
    K15                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.455 r  opcode_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=1088, routed)        5.617     6.072    gen_rbfu[5].u_RBFU/u_Modmul1/u_bitmod_wocsa3/opcode[0]
    SLICE_X46Y292        LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.134     6.206 r  gen_rbfu[5].u_RBFU/u_Modmul1/u_bitmod_wocsa3/Dout3[9]_INST_0_i_2/O
                         net (fo=1, routed)           0.209     6.415    gen_rbfu[5].u_RBFU/u_Modmul1/u_bitmod_wocsa3/Dout3[9]_INST_0_i_2_n_0
    SLICE_X45Y289        LUT4 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.114     6.529 r  gen_rbfu[5].u_RBFU/u_Modmul1/u_bitmod_wocsa3/Dout3[9]_INST_0/O
                         net (fo=32, routed)          0.929     7.458    mux3/unpack_0[23].shif1/bf_out_bus[285]
    SLICE_X23Y263        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.113     7.571 r  mux3/unpack_0[23].shif1/d_in_bus[285]_INST_0_i_8/O
                         net (fo=1, routed)           0.013     7.584    mux3/unpack_0[23].shif1/d_in_bus[285]_INST_0_i_8_n_0
    SLICE_X23Y263        MUXF7 (Prop_F7MUX_CD_SLICEL_I1_O)
                                                      0.055     7.639 r  mux3/unpack_0[23].shif1/d_in_bus[285]_INST_0_i_2/O
                         net (fo=1, routed)           0.277     7.916    mux3/unpack_0[23].shif1/d_in_bus[285]_INST_0_i_2_n_0
    SLICE_X18Y251        LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.048     7.964 r  mux3/unpack_0[23].shif1/d_in_bus[285]_INST_0/O
                         net (fo=1, routed)           0.128     8.092    gen_dff[23].bank_inst/wdata[9]
    RAMB18_X2Y100        RAMB18E2                                     r  gen_dff[23].bank_inst/bank_reg_bram_0/DINBDIN[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.223     0.223 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.223    clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.223 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.277     0.500    clk_IBUF
    BUFGCE_X0Y77         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.524 r  clk_IBUF_BUFG_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=2696, routed)        1.909     2.433    gen_dff[23].bank_inst/clk
    RAMB18_X2Y100        RAMB18E2                                     r  gen_dff[23].bank_inst/bank_reg_bram_0/CLKBWRCLK

Slack:                    inf
  Source:                 opcode[0]
                            (input port)
  Destination:            gen_dff[28].bank_inst/bank_reg_bram_0/DINBDIN[9]
                            (rising edge-triggered cell RAMB18E2 clocked by clk  {rise@0.000ns fall@2.150ns period=4.300ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.091ns  (logic 0.835ns (10.325%)  route 7.256ns (89.675%))
  Logic Levels:           7  (IBUFCTRL=1 INBUF=1 LUT4=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        2.390ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.390ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.866ns (routing 0.988ns, distribution 0.878ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K15                                               0.000     0.000 r  opcode[0] (IN)
                         net (fo=0)                   0.000     0.000    opcode_IBUF[0]_inst/I
    K15                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.455     0.455 r  opcode_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.455    opcode_IBUF[0]_inst/OUT
    K15                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.455 r  opcode_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=1088, routed)        5.617     6.072    gen_rbfu[5].u_RBFU/u_Modmul1/u_bitmod_wocsa3/opcode[0]
    SLICE_X46Y292        LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.134     6.206 r  gen_rbfu[5].u_RBFU/u_Modmul1/u_bitmod_wocsa3/Dout3[9]_INST_0_i_2/O
                         net (fo=1, routed)           0.209     6.415    gen_rbfu[5].u_RBFU/u_Modmul1/u_bitmod_wocsa3/Dout3[9]_INST_0_i_2_n_0
    SLICE_X45Y289        LUT4 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.114     6.529 r  gen_rbfu[5].u_RBFU/u_Modmul1/u_bitmod_wocsa3/Dout3[9]_INST_0/O
                         net (fo=32, routed)          0.916     7.445    mux3/unpack_0[28].shif1/bf_out_bus[285]
    SLICE_X23Y272        LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.047     7.492 r  mux3/unpack_0[28].shif1/d_in_bus[345]_INST_0_i_8/O
                         net (fo=1, routed)           0.010     7.502    mux3/unpack_0[28].shif1/d_in_bus[345]_INST_0_i_8_n_0
    SLICE_X23Y272        MUXF7 (Prop_F7MUX_EF_SLICEL_I1_O)
                                                      0.054     7.556 r  mux3/unpack_0[28].shif1/d_in_bus[345]_INST_0_i_2/O
                         net (fo=1, routed)           0.300     7.856    mux3/unpack_0[28].shif1/d_in_bus[345]_INST_0_i_2_n_0
    SLICE_X27Y273        LUT6 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.031     7.887 r  mux3/unpack_0[28].shif1/d_in_bus[345]_INST_0/O
                         net (fo=1, routed)           0.204     8.091    gen_dff[28].bank_inst/wdata[9]
    RAMB18_X3Y109        RAMB18E2                                     r  gen_dff[28].bank_inst/bank_reg_bram_0/DINBDIN[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.223     0.223 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.223    clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.223 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.277     0.500    clk_IBUF
    BUFGCE_X0Y77         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.524 r  clk_IBUF_BUFG_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=2696, routed)        1.866     2.390    gen_dff[28].bank_inst/clk
    RAMB18_X3Y109        RAMB18E2                                     r  gen_dff[28].bank_inst/bank_reg_bram_0/CLKBWRCLK

Slack:                    inf
  Source:                 opcode[0]
                            (input port)
  Destination:            gen_dff[8].bank_inst/bank_reg_bram_0/DINBDIN[9]
                            (rising edge-triggered cell RAMB18E2 clocked by clk  {rise@0.000ns fall@2.150ns period=4.300ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.089ns  (logic 0.957ns (11.835%)  route 7.132ns (88.165%))
  Logic Levels:           7  (IBUFCTRL=1 INBUF=1 LUT4=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        2.409ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.409ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.886ns (routing 0.988ns, distribution 0.898ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K15                                               0.000     0.000 r  opcode[0] (IN)
                         net (fo=0)                   0.000     0.000    opcode_IBUF[0]_inst/I
    K15                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.455     0.455 r  opcode_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.455    opcode_IBUF[0]_inst/OUT
    K15                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.455 r  opcode_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=1088, routed)        5.617     6.072    gen_rbfu[5].u_RBFU/u_Modmul1/u_bitmod_wocsa3/opcode[0]
    SLICE_X46Y292        LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.134     6.206 r  gen_rbfu[5].u_RBFU/u_Modmul1/u_bitmod_wocsa3/Dout3[9]_INST_0_i_2/O
                         net (fo=1, routed)           0.209     6.415    gen_rbfu[5].u_RBFU/u_Modmul1/u_bitmod_wocsa3/Dout3[9]_INST_0_i_2_n_0
    SLICE_X45Y289        LUT4 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.114     6.529 r  gen_rbfu[5].u_RBFU/u_Modmul1/u_bitmod_wocsa3/Dout3[9]_INST_0/O
                         net (fo=32, routed)          0.833     7.362    mux3/unpack_0[8].shif1/bf_out_bus[285]
    SLICE_X29Y266        LUT6 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.083     7.445 r  mux3/unpack_0[8].shif1/d_in_bus[105]_INST_0_i_8/O
                         net (fo=1, routed)           0.014     7.459    mux3/unpack_0[8].shif1/d_in_bus[105]_INST_0_i_8_n_0
    SLICE_X29Y266        MUXF7 (Prop_F7MUX_AB_SLICEM_I1_O)
                                                      0.057     7.516 r  mux3/unpack_0[8].shif1/d_in_bus[105]_INST_0_i_2/O
                         net (fo=1, routed)           0.376     7.892    mux3/unpack_0[8].shif1/d_in_bus[105]_INST_0_i_2_n_0
    SLICE_X24Y263        LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.114     8.006 r  mux3/unpack_0[8].shif1/d_in_bus[105]_INST_0/O
                         net (fo=1, routed)           0.083     8.089    gen_dff[8].bank_inst/wdata[9]
    RAMB18_X3Y105        RAMB18E2                                     r  gen_dff[8].bank_inst/bank_reg_bram_0/DINBDIN[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.223     0.223 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.223    clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.223 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.277     0.500    clk_IBUF
    BUFGCE_X0Y77         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.524 r  clk_IBUF_BUFG_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=2696, routed)        1.886     2.409    gen_dff[8].bank_inst/clk
    RAMB18_X3Y105        RAMB18E2                                     r  gen_dff[8].bank_inst/bank_reg_bram_0/CLKBWRCLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 m6/tf_address_tmp_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            m6/shift_tf/shift_array_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.150ns period=4.300ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.119ns  (logic 0.059ns (49.580%)  route 0.060ns (50.420%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.354ns (routing 0.705ns, distribution 0.649ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y221        LDCE                         0.000     0.000 r  m6/tf_address_tmp_reg[5]/G
    SLICE_X43Y221        LDCE (EnToQ_BFF_SLICEL_G_Q)
                                                      0.059     0.059 r  m6/tf_address_tmp_reg[5]/Q
                         net (fo=1, routed)           0.060     0.119    m6/shift_tf/Q[5]
    SLICE_X43Y221        FDRE                                         r  m6/shift_tf/shift_array_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.312     0.312 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.312    clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.312 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.501    clk_IBUF
    BUFGCE_X0Y77         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.520 r  clk_IBUF_BUFG_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=2696, routed)        1.354     1.874    m6/shift_tf/clk
    SLICE_X43Y221        FDRE                                         r  m6/shift_tf/shift_array_reg[0][5]/C

Slack:                    inf
  Source:                 m6/tf_address_tmp_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            m6/shift_tf/shift_array_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.150ns period=4.300ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.134ns  (logic 0.059ns (44.030%)  route 0.075ns (55.970%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.355ns (routing 0.705ns, distribution 0.650ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y222        LDCE                         0.000     0.000 r  m6/tf_address_tmp_reg[3]/G
    SLICE_X44Y222        LDCE (EnToQ_BFF_SLICEL_G_Q)
                                                      0.059     0.059 r  m6/tf_address_tmp_reg[3]/Q
                         net (fo=1, routed)           0.075     0.134    m6/shift_tf/Q[3]
    SLICE_X44Y222        FDRE                                         r  m6/shift_tf/shift_array_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.312     0.312 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.312    clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.312 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.501    clk_IBUF
    BUFGCE_X0Y77         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.520 r  clk_IBUF_BUFG_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=2696, routed)        1.355     1.875    m6/shift_tf/clk
    SLICE_X44Y222        FDRE                                         r  m6/shift_tf/shift_array_reg[0][3]/C

Slack:                    inf
  Source:                 m6/tf_address_tmp_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            m6/shift_tf/shift_array_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.150ns period=4.300ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.137ns  (logic 0.059ns (43.066%)  route 0.078ns (56.934%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.355ns (routing 0.705ns, distribution 0.650ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y222        LDCE                         0.000     0.000 r  m6/tf_address_tmp_reg[0]/G
    SLICE_X44Y222        LDCE (EnToQ_AFF_SLICEL_G_Q)
                                                      0.059     0.059 r  m6/tf_address_tmp_reg[0]/Q
                         net (fo=1, routed)           0.078     0.137    m6/shift_tf/Q[0]
    SLICE_X44Y222        FDRE                                         r  m6/shift_tf/shift_array_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.312     0.312 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.312    clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.312 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.501    clk_IBUF
    BUFGCE_X0Y77         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.520 r  clk_IBUF_BUFG_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=2696, routed)        1.355     1.875    m6/shift_tf/clk
    SLICE_X44Y222        FDRE                                         r  m6/shift_tf/shift_array_reg[0][0]/C

Slack:                    inf
  Source:                 m6/tf_address_tmp_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            m6/shift_tf/shift_array_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.150ns period=4.300ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.141ns  (logic 0.061ns (43.262%)  route 0.080ns (56.738%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.354ns (routing 0.705ns, distribution 0.649ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y221        LDCE                         0.000     0.000 r  m6/tf_address_tmp_reg[4]/G
    SLICE_X43Y221        LDCE (EnToQ_DFF2_SLICEL_G_Q)
                                                      0.061     0.061 r  m6/tf_address_tmp_reg[4]/Q
                         net (fo=1, routed)           0.080     0.141    m6/shift_tf/Q[4]
    SLICE_X43Y221        FDRE                                         r  m6/shift_tf/shift_array_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.312     0.312 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.312    clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.312 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.501    clk_IBUF
    BUFGCE_X0Y77         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.520 r  clk_IBUF_BUFG_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=2696, routed)        1.354     1.874    m6/shift_tf/clk
    SLICE_X43Y221        FDRE                                         r  m6/shift_tf/shift_array_reg[0][4]/C

Slack:                    inf
  Source:                 m6/tf_address_tmp_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            m6/shift_tf/shift_array_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.150ns period=4.300ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.157ns  (logic 0.061ns (38.854%)  route 0.096ns (61.146%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.355ns (routing 0.705ns, distribution 0.650ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y222        LDCE                         0.000     0.000 r  m6/tf_address_tmp_reg[1]/G
    SLICE_X44Y222        LDCE (EnToQ_AFF2_SLICEL_G_Q)
                                                      0.061     0.061 r  m6/tf_address_tmp_reg[1]/Q
                         net (fo=1, routed)           0.096     0.157    m6/shift_tf/Q[1]
    SLICE_X44Y222        FDRE                                         r  m6/shift_tf/shift_array_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.312     0.312 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.312    clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.312 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.501    clk_IBUF
    BUFGCE_X0Y77         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.520 r  clk_IBUF_BUFG_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=2696, routed)        1.355     1.875    m6/shift_tf/clk
    SLICE_X44Y222        FDRE                                         r  m6/shift_tf/shift_array_reg[0][1]/C

Slack:                    inf
  Source:                 m6/tf_address_tmp_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            m6/shift_tf/shift_array_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.150ns period=4.300ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.195ns  (logic 0.061ns (31.282%)  route 0.134ns (68.718%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.354ns (routing 0.705ns, distribution 0.649ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y221        LDCE                         0.000     0.000 r  m6/tf_address_tmp_reg[2]/G
    SLICE_X43Y221        LDCE (EnToQ_AFF2_SLICEL_G_Q)
                                                      0.061     0.061 r  m6/tf_address_tmp_reg[2]/Q
                         net (fo=1, routed)           0.134     0.195    m6/shift_tf/Q[2]
    SLICE_X43Y221        FDRE                                         r  m6/shift_tf/shift_array_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.312     0.312 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.312    clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.312 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.501    clk_IBUF
    BUFGCE_X0Y77         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.520 r  clk_IBUF_BUFG_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=2696, routed)        1.354     1.874    m6/shift_tf/clk
    SLICE_X43Y221        FDRE                                         r  m6/shift_tf/shift_array_reg[0][2]/C

Slack:                    inf
  Source:                 m6/tf_address_tmp_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            m6/shift_tf/shift_array_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.150ns period=4.300ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.198ns  (logic 0.060ns (30.303%)  route 0.138ns (69.697%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.354ns (routing 0.705ns, distribution 0.649ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y221        LDCE                         0.000     0.000 r  m6/tf_address_tmp_reg[6]/G
    SLICE_X43Y221        LDCE (EnToQ_CFF2_SLICEL_G_Q)
                                                      0.060     0.060 r  m6/tf_address_tmp_reg[6]/Q
                         net (fo=1, routed)           0.138     0.198    m6/shift_tf/Q[6]
    SLICE_X43Y221        FDRE                                         r  m6/shift_tf/shift_array_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.312     0.312 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.312    clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.312 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.501    clk_IBUF
    BUFGCE_X0Y77         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.520 r  clk_IBUF_BUFG_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=2696, routed)        1.354     1.874    m6/shift_tf/clk
    SLICE_X43Y221        FDRE                                         r  m6/shift_tf/shift_array_reg[0][6]/C

Slack:                    inf
  Source:                 gen_rbfu[5].u_RBFU/u_Modmul0/u_intmul/P_mul/DSP_A_B_DATA_INST/B2_DATA[17]
                            (internal pin)
  Destination:            gen_rbfu[5].u_RBFU/u_Modmul0/u_bitmod_wocsa3/Rmp0_ff1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.150ns period=4.300ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.474ns  (logic 0.292ns (61.577%)  route 0.182ns (38.423%))
  Logic Levels:           7  (CARRY8=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.343ns (routing 0.705ns, distribution 0.638ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X8Y106       DSP_A_B_DATA                 0.000     0.000 r  gen_rbfu[5].u_RBFU/u_Modmul0/u_intmul/P_mul/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     0.000    gen_rbfu[5].u_RBFU/u_Modmul0/u_intmul/P_mul/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X8Y106       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.020     0.020 r  gen_rbfu[5].u_RBFU/u_Modmul0/u_intmul/P_mul/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     0.020    gen_rbfu[5].u_RBFU/u_Modmul0/u_intmul/P_mul/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X8Y106       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_U[18])
                                                      0.075     0.095 f  gen_rbfu[5].u_RBFU/u_Modmul0/u_intmul/P_mul/DSP_MULTIPLIER_INST/U[18]
                         net (fo=1, routed)           0.000     0.095    gen_rbfu[5].u_RBFU/u_Modmul0/u_intmul/P_mul/DSP_MULTIPLIER.U<18>
    DSP48E2_X8Y106       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[18]_U_DATA[18])
                                                      0.012     0.107 r  gen_rbfu[5].u_RBFU/u_Modmul0/u_intmul/P_mul/DSP_M_DATA_INST/U_DATA[18]
                         net (fo=1, routed)           0.000     0.107    gen_rbfu[5].u_RBFU/u_Modmul0/u_intmul/P_mul/DSP_M_DATA.U_DATA<18>
    DSP48E2_X8Y106       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[18]_ALU_OUT[18])
                                                      0.113     0.220 f  gen_rbfu[5].u_RBFU/u_Modmul0/u_intmul/P_mul/DSP_ALU_INST/ALU_OUT[18]
                         net (fo=1, routed)           0.000     0.220    gen_rbfu[5].u_RBFU/u_Modmul0/u_intmul/P_mul/DSP_ALU.ALU_OUT<18>
    DSP48E2_X8Y106       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[18]_P[18])
                                                      0.030     0.250 r  gen_rbfu[5].u_RBFU/u_Modmul0/u_intmul/P_mul/DSP_OUTPUT_INST/P[18]
                         net (fo=16, routed)          0.165     0.415    gen_rbfu[5].u_RBFU/u_Modmul0/u_intmul/P[18]
    SLICE_X46Y283        LUT6 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.023     0.438 r  gen_rbfu[5].u_RBFU/u_Modmul0/u_intmul/Rmp0_carry_i_14/O
                         net (fo=1, routed)           0.010     0.448    gen_rbfu[5].u_RBFU/u_Modmul0/u_bitmod_wocsa3/S[0]
    SLICE_X46Y283        CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[0])
                                                      0.019     0.467 r  gen_rbfu[5].u_RBFU/u_Modmul0/u_bitmod_wocsa3/Rmp0_carry/O[0]
                         net (fo=1, routed)           0.007     0.474    gen_rbfu[5].u_RBFU/u_Modmul0/u_bitmod_wocsa3/Rmp0[0]
    SLICE_X46Y283        FDRE                                         r  gen_rbfu[5].u_RBFU/u_Modmul0/u_bitmod_wocsa3/Rmp0_ff1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.312     0.312 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.312    clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.312 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.501    clk_IBUF
    BUFGCE_X0Y77         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.520 r  clk_IBUF_BUFG_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=2696, routed)        1.343     1.863    gen_rbfu[5].u_RBFU/u_Modmul0/u_bitmod_wocsa3/clk
    SLICE_X46Y283        FDRE                                         r  gen_rbfu[5].u_RBFU/u_Modmul0/u_bitmod_wocsa3/Rmp0_ff1_reg[0]/C

Slack:                    inf
  Source:                 gen_rbfu[5].u_RBFU/u_Modmul0/u_intmul/P_mul/DSP_A_B_DATA_INST/B2_DATA[17]
                            (internal pin)
  Destination:            gen_rbfu[5].u_RBFU/u_Modmul0/u_bitmod_wocsa3/Rmp0_ff1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.150ns period=4.300ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.483ns  (logic 0.301ns (62.293%)  route 0.182ns (37.707%))
  Logic Levels:           7  (CARRY8=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.343ns (routing 0.705ns, distribution 0.638ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X8Y106       DSP_A_B_DATA                 0.000     0.000 r  gen_rbfu[5].u_RBFU/u_Modmul0/u_intmul/P_mul/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     0.000    gen_rbfu[5].u_RBFU/u_Modmul0/u_intmul/P_mul/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X8Y106       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.020     0.020 r  gen_rbfu[5].u_RBFU/u_Modmul0/u_intmul/P_mul/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     0.020    gen_rbfu[5].u_RBFU/u_Modmul0/u_intmul/P_mul/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X8Y106       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_U[18])
                                                      0.075     0.095 f  gen_rbfu[5].u_RBFU/u_Modmul0/u_intmul/P_mul/DSP_MULTIPLIER_INST/U[18]
                         net (fo=1, routed)           0.000     0.095    gen_rbfu[5].u_RBFU/u_Modmul0/u_intmul/P_mul/DSP_MULTIPLIER.U<18>
    DSP48E2_X8Y106       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[18]_U_DATA[18])
                                                      0.012     0.107 r  gen_rbfu[5].u_RBFU/u_Modmul0/u_intmul/P_mul/DSP_M_DATA_INST/U_DATA[18]
                         net (fo=1, routed)           0.000     0.107    gen_rbfu[5].u_RBFU/u_Modmul0/u_intmul/P_mul/DSP_M_DATA.U_DATA<18>
    DSP48E2_X8Y106       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[18]_ALU_OUT[18])
                                                      0.113     0.220 f  gen_rbfu[5].u_RBFU/u_Modmul0/u_intmul/P_mul/DSP_ALU_INST/ALU_OUT[18]
                         net (fo=1, routed)           0.000     0.220    gen_rbfu[5].u_RBFU/u_Modmul0/u_intmul/P_mul/DSP_ALU.ALU_OUT<18>
    DSP48E2_X8Y106       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[18]_P[18])
                                                      0.030     0.250 r  gen_rbfu[5].u_RBFU/u_Modmul0/u_intmul/P_mul/DSP_OUTPUT_INST/P[18]
                         net (fo=16, routed)          0.165     0.415    gen_rbfu[5].u_RBFU/u_Modmul0/u_intmul/P[18]
    SLICE_X46Y283        LUT6 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.023     0.438 r  gen_rbfu[5].u_RBFU/u_Modmul0/u_intmul/Rmp0_carry_i_14/O
                         net (fo=1, routed)           0.010     0.448    gen_rbfu[5].u_RBFU/u_Modmul0/u_bitmod_wocsa3/S[0]
    SLICE_X46Y283        CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[1])
                                                      0.028     0.476 r  gen_rbfu[5].u_RBFU/u_Modmul0/u_bitmod_wocsa3/Rmp0_carry/O[1]
                         net (fo=1, routed)           0.007     0.483    gen_rbfu[5].u_RBFU/u_Modmul0/u_bitmod_wocsa3/Rmp0[1]
    SLICE_X46Y283        FDRE                                         r  gen_rbfu[5].u_RBFU/u_Modmul0/u_bitmod_wocsa3/Rmp0_ff1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.312     0.312 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.312    clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.312 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.501    clk_IBUF
    BUFGCE_X0Y77         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.520 r  clk_IBUF_BUFG_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=2696, routed)        1.343     1.863    gen_rbfu[5].u_RBFU/u_Modmul0/u_bitmod_wocsa3/clk
    SLICE_X46Y283        FDRE                                         r  gen_rbfu[5].u_RBFU/u_Modmul0/u_bitmod_wocsa3/Rmp0_ff1_reg[1]/C

Slack:                    inf
  Source:                 gen_rbfu[5].u_RBFU/u_Modmul0/u_intmul/P_mul/DSP_A_B_DATA_INST/B2_DATA[17]
                            (internal pin)
  Destination:            gen_rbfu[5].u_RBFU/u_Modmul0/u_bitmod_wocsa3/Rmp0_ff1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.150ns period=4.300ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.493ns  (logic 0.311ns (63.057%)  route 0.182ns (36.943%))
  Logic Levels:           7  (CARRY8=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.343ns (routing 0.705ns, distribution 0.638ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X8Y106       DSP_A_B_DATA                 0.000     0.000 r  gen_rbfu[5].u_RBFU/u_Modmul0/u_intmul/P_mul/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     0.000    gen_rbfu[5].u_RBFU/u_Modmul0/u_intmul/P_mul/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X8Y106       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.020     0.020 r  gen_rbfu[5].u_RBFU/u_Modmul0/u_intmul/P_mul/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     0.020    gen_rbfu[5].u_RBFU/u_Modmul0/u_intmul/P_mul/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X8Y106       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_U[18])
                                                      0.075     0.095 f  gen_rbfu[5].u_RBFU/u_Modmul0/u_intmul/P_mul/DSP_MULTIPLIER_INST/U[18]
                         net (fo=1, routed)           0.000     0.095    gen_rbfu[5].u_RBFU/u_Modmul0/u_intmul/P_mul/DSP_MULTIPLIER.U<18>
    DSP48E2_X8Y106       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[18]_U_DATA[18])
                                                      0.012     0.107 r  gen_rbfu[5].u_RBFU/u_Modmul0/u_intmul/P_mul/DSP_M_DATA_INST/U_DATA[18]
                         net (fo=1, routed)           0.000     0.107    gen_rbfu[5].u_RBFU/u_Modmul0/u_intmul/P_mul/DSP_M_DATA.U_DATA<18>
    DSP48E2_X8Y106       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[18]_ALU_OUT[18])
                                                      0.113     0.220 f  gen_rbfu[5].u_RBFU/u_Modmul0/u_intmul/P_mul/DSP_ALU_INST/ALU_OUT[18]
                         net (fo=1, routed)           0.000     0.220    gen_rbfu[5].u_RBFU/u_Modmul0/u_intmul/P_mul/DSP_ALU.ALU_OUT<18>
    DSP48E2_X8Y106       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[18]_P[18])
                                                      0.030     0.250 r  gen_rbfu[5].u_RBFU/u_Modmul0/u_intmul/P_mul/DSP_OUTPUT_INST/P[18]
                         net (fo=16, routed)          0.165     0.415    gen_rbfu[5].u_RBFU/u_Modmul0/u_intmul/P[18]
    SLICE_X46Y283        LUT6 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.023     0.438 r  gen_rbfu[5].u_RBFU/u_Modmul0/u_intmul/Rmp0_carry_i_14/O
                         net (fo=1, routed)           0.010     0.448    gen_rbfu[5].u_RBFU/u_Modmul0/u_bitmod_wocsa3/S[0]
    SLICE_X46Y283        CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[2])
                                                      0.038     0.486 r  gen_rbfu[5].u_RBFU/u_Modmul0/u_bitmod_wocsa3/Rmp0_carry/O[2]
                         net (fo=1, routed)           0.007     0.493    gen_rbfu[5].u_RBFU/u_Modmul0/u_bitmod_wocsa3/Rmp0[2]
    SLICE_X46Y283        FDRE                                         r  gen_rbfu[5].u_RBFU/u_Modmul0/u_bitmod_wocsa3/Rmp0_ff1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.312     0.312 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.312    clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.312 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.501    clk_IBUF
    BUFGCE_X0Y77         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.520 r  clk_IBUF_BUFG_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=2696, routed)        1.343     1.863    gen_rbfu[5].u_RBFU/u_Modmul0/u_bitmod_wocsa3/clk
    SLICE_X46Y283        FDRE                                         r  gen_rbfu[5].u_RBFU/u_Modmul0/u_bitmod_wocsa3/Rmp0_ff1_reg[2]/C





