# Day 4: GLS, blocking vs non-blocking and Synthesis-Simulation mismatch

## Introduction Gate Level Simulation (GLS), Synthesis-Simulation mismatches

### What is GLS and Why GLS?

![image](https://github.com/user-attachments/assets/43b84a9f-3c12-4d05-8366-ea6307aff677)

### GLS using iverilog

![image](https://github.com/user-attachments/assets/d60ec4fa-c240-4763-b9b1-f1093bb89d6e)

### GLS with example

![image](https://github.com/user-attachments/assets/c754cb26-0347-4c77-ad55-275797d9a434)

## Synthesis-Simulation mismatch




#  Labs on GLS and Synthesis-Simulation Mismatch

![image](https://github.com/user-attachments/assets/a120c12d-d0cb-45d3-b54d-ca50ca2d36df)

### GLS Output

![image](https://github.com/user-attachments/assets/8601072b-7581-4afe-ad44-89f15226c3b6)

