m255
K4
z2
!s11f vlog 2020.4 2020.10, Oct 13 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dD:/git-repository/fpga_training/vga_image_display/prj/simulation/questa
T_opt
!s110 1725606038
VLTzF0>Whlk`Ybo[mDVl?i2
04 20 4 work vga_image_display_tb fast 0
=9-00d861e3bc76-66daa895-239-c93c
o-quiet -auto_acc_if_foreign -work work -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work +acc
Z1 tCvgOpt 0
n@_opt
OL;O;2020.4;71
vclk_gen
Z2 !s110 1725605978
!i10b 1
!s100 0fNQ8:14XEHkWjejMAfhG3
Z3 !s11b Dg1SIo80bB@j0V0VzS_@n1
If<0P2R@C:29joA:gUATD32
R0
w1725505986
8D:/git-repository/fpga_training/vga_image_display/prj/clk_gen.v
FD:/git-repository/fpga_training/vga_image_display/prj/clk_gen.v
!i122 24
L0 40 124
Z4 VDg1SIo80bB@j0V0VzS_@n1
Z5 OL;L;2020.4;71
r1
!s85 0
31
Z6 !s108 1725605978.000000
!s107 D:/git-repository/fpga_training/vga_image_display/prj/clk_gen.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/git-repository/fpga_training/vga_image_display/prj|-L|mtiAvm|-L|mtiRnm|-L|mtiOvm|-L|mtiUvm|-L|mtiUPF|-L|infact|D:/git-repository/fpga_training/vga_image_display/prj/clk_gen.v|
!i113 0
Z7 o-vlog01compat -work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
Z8 !s92 -vlog01compat -work work +incdir+D:/git-repository/fpga_training/vga_image_display/prj -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R1
vclk_gen_altpll
R2
!i10b 1
!s100 jAmoCbK0`3A@I43U]gniZ1
R3
I`nC`DJ_9Izn<GU9Xek=::1
R0
w1725507054
8D:/git-repository/fpga_training/vga_image_display/prj/db/clk_gen_altpll.v
FD:/git-repository/fpga_training/vga_image_display/prj/db/clk_gen_altpll.v
!i122 23
L0 31 79
R4
R5
r1
!s85 0
31
R6
!s107 D:/git-repository/fpga_training/vga_image_display/prj/db/clk_gen_altpll.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/git-repository/fpga_training/vga_image_display/prj/db|-L|mtiAvm|-L|mtiRnm|-L|mtiOvm|-L|mtiUvm|-L|mtiUPF|-L|infact|D:/git-repository/fpga_training/vga_image_display/prj/db/clk_gen_altpll.v|
!i113 0
R7
!s92 -vlog01compat -work work +incdir+D:/git-repository/fpga_training/vga_image_display/prj/db -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R1
vkey_filter
R2
!i10b 1
!s100 c7>^m]dH2Lfm06jXDZe=E3
R3
IJJkSDeh?zT?HB?5Hm5RB30
R0
w1725360467
8D:/git-repository/fpga_training/vga_image_display/rtl/key_filter.v
FD:/git-repository/fpga_training/vga_image_display/rtl/key_filter.v
!i122 22
L0 3 52
R4
R5
r1
!s85 0
31
Z9 !s108 1725605977.000000
!s107 D:/git-repository/fpga_training/vga_image_display/rtl/key_filter.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/git-repository/fpga_training/vga_image_display/rtl|-L|mtiAvm|-L|mtiRnm|-L|mtiOvm|-L|mtiUvm|-L|mtiUPF|-L|infact|D:/git-repository/fpga_training/vga_image_display/rtl/key_filter.v|
!i113 0
R7
Z10 !s92 -vlog01compat -work work +incdir+D:/git-repository/fpga_training/vga_image_display/rtl -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R1
vkey_toggle
Z11 !s110 1725605977
!i10b 1
!s100 dA4Ei<`A=BNa;PDc`R<4S0
R3
I?YzJ<=E6X9[<WSQE3TaK60
R0
w1725528872
8D:/git-repository/fpga_training/vga_image_display/rtl/key_toggle.v
FD:/git-repository/fpga_training/vga_image_display/rtl/key_toggle.v
!i122 21
L0 1 22
R4
R5
r1
!s85 0
31
R9
!s107 D:/git-repository/fpga_training/vga_image_display/rtl/key_toggle.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/git-repository/fpga_training/vga_image_display/rtl|-L|mtiAvm|-L|mtiRnm|-L|mtiOvm|-L|mtiUvm|-L|mtiUPF|-L|infact|D:/git-repository/fpga_training/vga_image_display/rtl/key_toggle.v|
!i113 0
R7
R10
R1
vpulse_cnt
R11
!i10b 1
!s100 Z6O`1Y4iTTaka6;18^H=T0
R3
IgJBehgeRK_Cmf4=jN`:Df3
R0
w1725527437
8D:/git-repository/fpga_training/vga_image_display/rtl/pulse_cnt.v
FD:/git-repository/fpga_training/vga_image_display/rtl/pulse_cnt.v
!i122 20
L0 1 28
R4
R5
r1
!s85 0
31
R9
!s107 D:/git-repository/fpga_training/vga_image_display/rtl/pulse_cnt.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/git-repository/fpga_training/vga_image_display/rtl|-L|mtiAvm|-L|mtiRnm|-L|mtiOvm|-L|mtiUvm|-L|mtiUPF|-L|infact|D:/git-repository/fpga_training/vga_image_display/rtl/pulse_cnt.v|
!i113 0
R7
R10
R1
vrom_ip
R11
!i10b 1
!s100 Rj=`Onib?;V=XzNJ]D4Pb3
R3
II]M<W6Cmhn8:Cb^=gZVQ03
R0
w1725519361
8D:/git-repository/fpga_training/vga_image_display/prj/rom_ip.v
FD:/git-repository/fpga_training/vga_image_display/prj/rom_ip.v
!i122 19
L0 40 63
R4
R5
r1
!s85 0
31
R9
!s107 D:/git-repository/fpga_training/vga_image_display/prj/rom_ip.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/git-repository/fpga_training/vga_image_display/prj|-L|mtiAvm|-L|mtiRnm|-L|mtiOvm|-L|mtiUvm|-L|mtiUPF|-L|infact|D:/git-repository/fpga_training/vga_image_display/prj/rom_ip.v|
!i113 0
R7
R8
R1
vvga_ctrl
R11
!i10b 1
!s100 =?3J8z??ODjN^VCGT@Sc>1
R3
I_7FLiOd[Sd<I>H@;c=El>3
R0
w1725604917
8D:/git-repository/fpga_training/vga_image_display/rtl/vga_ctrl.v
FD:/git-repository/fpga_training/vga_image_display/rtl/vga_ctrl.v
!i122 18
L0 1 210
R4
R5
r1
!s85 0
31
R9
!s107 D:/git-repository/fpga_training/vga_image_display/rtl/vga_ctrl.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/git-repository/fpga_training/vga_image_display/rtl|-L|mtiAvm|-L|mtiRnm|-L|mtiOvm|-L|mtiUvm|-L|mtiUPF|-L|infact|D:/git-repository/fpga_training/vga_image_display/rtl/vga_ctrl.v|
!i113 0
R7
R10
R1
vvga_image_display
R11
!i10b 1
!s100 [3EKh5S;K4UTo4Ogll9XV1
R3
IBHfl=m>dcReO=7<NCj57f2
R0
w1725591855
8D:/git-repository/fpga_training/vga_image_display/rtl/vga_image_display.v
FD:/git-repository/fpga_training/vga_image_display/rtl/vga_image_display.v
!i122 17
L0 1 101
R4
R5
r1
!s85 0
31
R9
!s107 D:/git-repository/fpga_training/vga_image_display/rtl/vga_image_display.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/git-repository/fpga_training/vga_image_display/rtl|-L|mtiAvm|-L|mtiRnm|-L|mtiOvm|-L|mtiUvm|-L|mtiUPF|-L|infact|D:/git-repository/fpga_training/vga_image_display/rtl/vga_image_display.v|
!i113 0
R7
R10
R1
vvga_image_display_tb
!s110 1725606034
!i10b 1
!s100 miPcbB6E_?iKc]zn47AUc0
R3
IF4JTOXKi3>g1OnCOZDd=U0
R0
w1725606029
8D:/git-repository/fpga_training/vga_image_display/sim/vga_image_display_tb.v
FD:/git-repository/fpga_training/vga_image_display/sim/vga_image_display_tb.v
!i122 25
L0 3 87
R4
R5
r1
!s85 0
31
!s108 1725606034.000000
!s107 D:/git-repository/fpga_training/vga_image_display/sim/vga_image_display_tb.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/git-repository/fpga_training/vga_image_display/prj/../sim|-L|mtiAvm|-L|mtiRnm|-L|mtiOvm|-L|mtiUvm|-L|mtiUPF|-L|infact|D:/git-repository/fpga_training/vga_image_display/sim/vga_image_display_tb.v|
!i113 0
R7
!s92 -vlog01compat -work work +incdir+D:/git-repository/fpga_training/vga_image_display/prj/../sim -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R1
vzoom_level
!s110 1725605976
!i10b 1
!s100 hWcABiTWXmF?^WznNS>0K0
R3
If7o=IQDA66Y9J[Wn7P>e11
R0
w1725591772
8D:/git-repository/fpga_training/vga_image_display/rtl/zoom_level.v
FD:/git-repository/fpga_training/vga_image_display/rtl/zoom_level.v
!i122 15
L0 1 35
R4
R5
r1
!s85 0
31
!s108 1725605976.000000
!s107 D:/git-repository/fpga_training/vga_image_display/rtl/zoom_level.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/git-repository/fpga_training/vga_image_display/rtl|-L|mtiAvm|-L|mtiRnm|-L|mtiOvm|-L|mtiUvm|-L|mtiUPF|-L|infact|D:/git-repository/fpga_training/vga_image_display/rtl/zoom_level.v|
!i113 0
R7
R10
R1
