{
 "cells": [
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# SODA Toolchain\n",
    "\n",
    "![tutorial-flow](imgs/flow-diagram.png)"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# High-Level Application Input (TensorFlow)"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### Build a model in TensorFlow (Step 1)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 2,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "2.9.1\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "2022-10-07 10:27:27.393857: I tensorflow/core/platform/cpu_feature_guard.cc:193] This TensorFlow binary is optimized with oneAPI Deep Neural Network Library (oneDNN) to use the following CPU instructions in performance-critical operations:  AVX2 FMA\n",
      "To enable them in other operations, rebuild TensorFlow with the appropriate compiler flags.\n"
     ]
    }
   ],
   "source": [
    "import os\n",
    "import tensorflow as tf\n",
    "from tensorflow import keras\n",
    "from tensorflow.python.framework.convert_to_constants import convert_variables_to_constants_v2\n",
    "import numpy as np\n",
    "tf.random.set_seed(seed=0)\n",
    "print(tf.__version__)\n",
    "\n",
    "in1 = keras.layers.Input(shape=(32,32,1))\n",
    "tmp = keras.layers.Conv2D(filters=1, kernel_size=(5,5),\n",
    "                          input_shape=(32,32),\n",
    "                          padding='same', \n",
    "                          strides=(2, 2),\n",
    "                          activation='relu', \n",
    "                          use_bias=True)(in1)\n",
    "tmp = keras.layers.Flatten()(tmp)\n",
    "tmp = keras.layers.Dense(units=8, activation='relu')(tmp)\n",
    "tmp = keras.layers.Dense(units=4, activation='relu')(tmp)\n",
    "out = keras.layers.Dense(units=2, activation='softmax')(tmp)\n",
    "model = keras.models.Model(inputs=[in1], outputs=out)\n",
    "\n",
    "# Compile model with optimizer\n",
    "model.compile(optimizer=\"adam\",\n",
    "                loss=\"sparse_categorical_crossentropy\",\n",
    "                metrics=[\"accuracy\"])"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### Convert model to protobuf"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "!mkdir -p output"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 2,
   "metadata": {},
   "outputs": [
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "WARNING:absl:Found untraced functions such as _jit_compiled_convolution_op while saving (showing 1 of 1). These functions will not be directly callable after loading.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO:tensorflow:Assets written to: /files0/extended/bohm747/Development/soda/soda-opt/docs/tutorials/pact2022/docker-version/model/simple/assets\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "INFO:tensorflow:Assets written to: /files0/extended/bohm747/Development/soda/soda-opt/docs/tutorials/pact2022/docker-version/model/simple/assets\n",
      "2022-10-07 09:24:35.696895: I tensorflow/core/grappler/devices.cc:75] Number of eligible GPUs (core count >= 8, compute capability >= 0.0): 0 (Note: TensorFlow was not compiled with CUDA or ROCm support)\n",
      "2022-10-07 09:24:35.697138: I tensorflow/core/grappler/clusters/single_machine.cc:358] Starting new session\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "'/files0/extended/bohm747/Development/soda/soda-opt/docs/tutorials/pact2022/docker-version/output/frozen_graph.pbtxt'"
      ]
     },
     "execution_count": 2,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "save_path = os.path.join(os.getcwd(), \"model/simple/\")\n",
    "\n",
    "# Save model to SavedModel format\n",
    "tf.saved_model.save(model, save_path)\n",
    "\n",
    "# Convert Keras model to ConcreteFunction\n",
    "full_model = tf.function(lambda x: model(x))\n",
    "full_model = full_model.get_concrete_function(\n",
    "    x=[\n",
    "        tf.TensorSpec(model.inputs[0].shape, model.inputs[0].dtype, name='x1')\n",
    "    ])\n",
    "\n",
    "# Get frozen ConcreteFunction\n",
    "frozen_func = convert_variables_to_constants_v2(full_model)\n",
    "\n",
    "# Save frozen graph from frozen ConcreteFunction to hard drive\n",
    "tf.io.write_graph(graph_or_graph_def=frozen_func.graph,\n",
    "                    logdir=os.getcwd(),\n",
    "                    name=\"output/frozen_graph.pbtxt\",\n",
    "                    as_text=True)\n"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "![tutorial-flow](imgs/flow-diagram.png)"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### Transform protobuf into MLIR (Step 2)\n",
    "\n",
    "\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 3,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "2022-10-07 16:24:44.353999: I tensorflow/core/platform/cpu_feature_guard.cc:193] This TensorFlow binary is optimized with oneAPI Deep Neural Network Library (oneDNN) to use the following CPU instructions in performance-critical operations:  SSE3 SSE4.1 SSE4.2 AVX AVX2 FMA\n",
      "To enable them in other operations, rebuild TensorFlow with the appropriate compiler flags.\n"
     ]
    }
   ],
   "source": [
    "!scripts/protobuf-to-tosa.sh output/frozen_graph.pbtxt output/tosa.mlir"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### Lower MLIR to Linalg on Buffers (Step 3)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 4,
   "metadata": {},
   "outputs": [],
   "source": [
    "!scripts/tosa-to-linalg.sh output/tosa.mlir output/linalg-buffers.mlir"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "![tutorial-flow](imgs/flow-diagram.png)"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# SODA-OPT: HW/SW Partitioning and Optimizer (Step 4)"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## How to use soda.launch?\n",
    "\n",
    "### Automatic selection of custom accelerator region\n",
    "\n",
    "Using the pass: `-convert-<abstraction_name>-<operation_name>-to-soda`\n",
    "\n",
    "Such as: `-convert-linalg-generic-to-soda`"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### Manual selection of custom accelerator region"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "Adding the following lines around any code that will become the accelerator:\n",
    "\n",
    "```mlir\n",
    "soda.launch {\n",
    "  // ...\n",
    "  // Code to be transformed into an accelerator\n",
    "  // ...\n",
    "  soda.terminator\n",
    "}\n",
    "```\n",
    "\n",
    "Run next cell and edit [file](output/01searched-edited.mlir)."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 5,
   "metadata": {},
   "outputs": [],
   "source": [
    "!cp output/linalg-buffers.mlir output/01searched-edited.mlir\n",
    "\n",
    "# Perform manual edit!"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "Edit the [file](output/01searched-edited.mlir).\n",
    "\n",
    "Modify line 106 to the following lines:\n",
    "\n",
    "```mlir\n",
    "soda.launch {\n",
    "  linalg.batch_matmul ins(%24, %4 : memref<1x4x8xf32>, memref<1x8x4xf32>) \n",
    "                      outs(%26 : memref<1x4x4xf32>)\n",
    "  soda.terminator\n",
    "}\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Optimization pipeline\n",
    "\n",
    "![optimizations](imgs/optimization-table.png)\n",
    "\n",
    "### Kernel without SODA-OPT optimizations (Baseline)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 6,
   "metadata": {},
   "outputs": [],
   "source": [
    "%%bash\n",
    "(\n",
    "  docker run -u $(id -u) -v $(pwd):/working_dir --rm agostini01/soda \\\n",
    "  soda-opt \\\n",
    "    -soda-outline-bambu-code \\\n",
    "    -soda-extract-arguments-to-xml=using-bare-ptr \\\n",
    "    -soda-generate-bambu-accelcode=no-aa \\\n",
    "    -lower-all-to-llvm=use-bare-ptr-memref-call-conv \\\n",
    "    -mlir-print-ir-after-all \\\n",
    "    output/01searched-edited.mlir \\\n",
    "    -o output/04baseline.mlir \\\n",
    "    2>&1 | cat > output/05intermediate-baseline.mlir\n",
    "\n",
    "  docker run -u $(id -u) -v $(pwd):/working_dir --rm agostini01/soda \\\n",
    "  mlir-translate -opaque-pointers=0  \\\n",
    "    --mlir-to-llvmir \\\n",
    "    output/04baseline.mlir \\\n",
    "    -o output/05baseline.ll\n",
    ")"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "Visualize [intermediate file](output/05intermediate-baseline.mlir)"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### Kernel with SODA-OPT optimizations"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 7,
   "metadata": {},
   "outputs": [],
   "source": [
    "%%bash\n",
    "(\n",
    "  docker run -u $(id -u) -v $(pwd):/working_dir --rm agostini01/soda \\\n",
    "  soda-opt \\\n",
    "    -soda-outline-bambu-code \\\n",
    "    -soda-extract-arguments-to-xml=using-bare-ptr \\\n",
    "    -soda-generate-bambu-accelcode \\\n",
    "    -soda-opt-pipeline-for-bambu=use-bare-ptr-memref-call-conv \\\n",
    "    -mlir-print-ir-after-all \\\n",
    "    output/01searched-edited.mlir \\\n",
    "    -o output/04optimized.mlir \\\n",
    "    2>&1 | cat > output/05intermediate-optimized.mlir\n",
    "\n",
    "  docker run -u $(id -u) -v $(pwd):/working_dir --rm agostini01/soda \\\n",
    "  mlir-translate -opaque-pointers=0  \\\n",
    "    --mlir-to-llvmir \\\n",
    "    output/04optimized.mlir \\\n",
    "    -o output/05optimized.ll\n",
    ")\n"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "Visualize [intermediate file](output/05intermediate-optimized.mlir)"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "![tutorial-flow](imgs/flow-diagram.png)"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# Bambu: Synthesizing the Outlined Kernel (Step 5)"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "The following configurations are passed to our backend HLS tool:\n",
    "\n",
    "* Target: ASIC generation using the Nangate cell library with the FreePDK 45nm kit\n",
    "* Memory technology: SRAM\n",
    "* Number of memory channels: 2\n",
    "  * Supports 2 parallel reads and 2 parallel writes\n",
    "* Target frequency: 200MHz (5ns period)\n",
    "* Using bambu's floating-point operation support\n",
    "\n",
    "You can change parameters passed to bambu in [scripts/run-bambu.sh](scripts/run-bambu.sh)"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### Baseline kernel"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 8,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "/files0/extended/bohm747/Development/soda/soda-opt/docs/tutorials/pact2022/docker-version/output/baseline /files0/extended/bohm747/Development/soda/soda-opt/docs/tutorials/pact2022/docker-version\n",
      " ==  Bambu executed with: bambu -v3 --print-dot -lm --soft-float --compiler=I386_CLANG12 --device=nangate45 --clock-period=5 --no-iob --experimental-setup=BAMBU-BALANCED-MP --channels-number=2 --memory-allocation-policy=ALL_BRAM --disable-function-proxy --generate-tb=main_kernel_test.xml --simulate --simulator=VERILATOR --top-fname=main_kernel input.ll \n",
      "\n",
      "\n",
      "********************************************************************************\n",
      "                    ____                  _\n",
      "                   | __ )  __ _ _ __ ___ | |_   _   _\n",
      "                   |  _ \\ / _` | '_ ` _ \\| '_ \\| | | |\n",
      "                   | |_) | (_| | | | | | | |_) | |_| |\n",
      "                   |____/ \\__,_|_| |_| |_|_.__/ \\__,_|\n",
      "\n",
      "********************************************************************************\n",
      "                         High-Level Synthesis Tool\n",
      "\n",
      "                         Politecnico di Milano - DEIB\n",
      "                          System Architectures Group\n",
      "********************************************************************************\n",
      "                Copyright (C) 2004-2022 Politecnico di Milano\n",
      "    Version: PandA 0.9.8 - Revision 891ec3caed502474cab0813cc4a9fc678deabaa5\n",
      "\n",
      "Parameters parsed in 0.15 seconds\n",
      "\n",
      "Target technology = FPGA\n",
      "Library Name     : STD_FU\n",
      "  Total cells    : 3\n",
      "  - combinational: 0\n",
      "  - others: 3\n",
      "\n",
      "Library Name     : STD_FU\n",
      "  Total cells    : 10\n",
      "  - combinational: 0\n",
      "  - others: 10\n",
      "\n",
      "Library Name     : STD_FU\n",
      "  Total cells    : 33\n",
      "  - combinational: 0\n",
      "  - others: 33\n",
      "\n",
      "Library Name     : STD_FU\n",
      "  Total cells    : 8\n",
      "  - combinational: 0\n",
      "  - others: 8\n",
      "\n",
      "Library Name     : STD_FU\n",
      "  Total cells    : 56\n",
      "  - combinational: 0\n",
      "  - others: 56\n",
      "\n",
      "Library Name     : STD_FU\n",
      "  Total cells    : 1\n",
      "  - combinational: 0\n",
      "  - others: 1\n",
      "\n",
      "Library Name     : CS_COMPONENT\n",
      "  Total cells    : 16\n",
      "  - combinational: 0\n",
      "  - others: 16\n",
      "\n",
      "Library Name     : STD_FU\n",
      "  Total cells    : 2\n",
      "  - combinational: 0\n",
      "  - others: 2\n",
      "\n",
      "Library Name     : STD_FU\n",
      "  Total cells    : 0\n",
      "  - combinational: 0\n",
      "  - others: 0\n",
      "\n",
      "Library Name     : STD_FU\n",
      "  Total cells    : 3\n",
      "  - combinational: 0\n",
      "  - others: 3\n",
      "\n",
      "Library Name     : STD_FU\n",
      "  Total cells    : 17\n",
      "  - combinational: 0\n",
      "  - others: 17\n",
      "\n",
      "Library Name     : STD\n",
      "  Total cells    : 14\n",
      "  - combinational: 0\n",
      "  - others: 14\n",
      "\n",
      "Library Name     : STD_COMMON\n",
      "  Total cells    : 57\n",
      "  - combinational: 0\n",
      "  - others: 57\n",
      "\n",
      "Library Name     : STD_FU\n",
      "  Total cells    : 8\n",
      "  - combinational: 0\n",
      "  - others: 8\n",
      "\n",
      "Library Name     : STD_PC\n",
      "  Total cells    : 16\n",
      "  - combinational: 0\n",
      "  - others: 16\n",
      "\n",
      "Library Name     : STD_SOFT_FLOAT\n",
      "  Total cells    : 2\n",
      "  - combinational: 0\n",
      "  - others: 2\n",
      "\n",
      "Library Name     : STD\n",
      "  Total cells    : 72\n",
      "  - combinational: 0\n",
      "  - others: 72\n",
      "\n",
      "Library Name     : STD_FU\n",
      "  Total cells    : 2\n",
      "  - combinational: 0\n",
      "  - others: 2\n",
      "\n",
      "Library Name     : STD_FU\n",
      "  Total cells    : 9\n",
      "  - combinational: 0\n",
      "  - others: 9\n",
      "\n",
      "Library Name     : WBWrapper\n",
      "  Total cells    : 12\n",
      "  - combinational: 0\n",
      "  - others: 12\n",
      "\n",
      "Available devices:\n",
      " - 5CSEMA5F31C6\n",
      " - 5SGXEA7N2F45C1\n",
      " - EP2C70F896C6\n",
      " - EP2C70F896C6-R\n",
      " - EP4SGX530KH40C2\n",
      " - LFE335EA8FN484C\n",
      " - LFE5U85F8BG756C\n",
      " - LFE5UM85F8BG756C\n",
      " - asap7-BC\n",
      " - asap7-TC\n",
      " - asap7-WC\n",
      " - nangate45\n",
      " - nx1h140tsp\n",
      " - nx1h35S\n",
      " - nx2h540tsc\n",
      " - xc4vlx100-10ff1513\n",
      " - xc5vlx110t-1ff1136\n",
      " - xc5vlx330t-2ff1738\n",
      " - xc5vlx50-3ff1153\n",
      " - xc6vlx240t-1ff1156\n",
      " - xc7a100t-1csg324-VVD\n",
      " - xc7vx330t-1ffg1157\n",
      " - xc7vx485t-2ffg1761-VVD\n",
      " - xc7vx690t-3ffg1930-VVD\n",
      " - xc7z020-1clg484\n",
      " - xc7z020-1clg484-VVD\n",
      " - xc7z020-1clg484-YOSYS-VVD\n",
      " - xc7z045-2ffg900-VVD\n",
      "Library Name     : STD_FU\n",
      "  Total cells    : 4335\n",
      "  - combinational: 0\n",
      "  - others: 4335\n",
      "\n",
      "warning: overriding the module target triple with i386-pc-linux-gnu [-Woverride-module]\n",
      "1 warning generated.\n",
      "warning: overriding the module target triple with i386-pc-linux-gnu [-Woverride-module]\n",
      "1 warning generated.\n",
      " (in-process)  /usr/local/include  /usr/lib/llvm-12/lib/clang/12.0.0/include  /usr/include/x86_64-linux-gnu  /usr/include  \n",
      "warning: overriding the module target triple with i386-pc-linux-gnu [-Woverride-module]\n",
      "1 warning generated.\n",
      "warning: overriding the module target triple with i386-pc-linux-gnu [-Woverride-module]\n",
      "1 warning generated.\n",
      "  Bit Value Opt: cond_expr optimized, nbits = 1\n",
      "  Bit Value Opt: plus_expr optimized, nbits = 1\n",
      "  Bit Value Opt: cond_expr optimized, nbits = 2\n",
      "  Bit Value Opt: cond_expr optimized, nbits = 2\n",
      "  Bit Value Opt: cond_expr optimized, nbits = 3\n",
      "  Bit Value Opt: cond_expr optimized, nbits = 2\n",
      "  Bit Value Opt: cond_expr optimized, nbits = 3\n",
      "  Bit Value Opt: cond_expr optimized, nbits = 4\n",
      "  Bit Value Opt: cond_expr optimized, nbits = 5\n",
      "  Bit Value Opt: bit_xor_expr optimized, nbits = 2\n",
      "  Bit Value Opt: bit_and_expr optimized, nbits = 2\n",
      "  Bit Value Opt: ne_expr optimized, nbits = 2\n",
      "  Bit Value Opt: plus_expr optimized, nbits = 2\n",
      "  Bit Value Opt: bit_and_expr optimized, nbits = 11\n",
      "  Bit Value Opt: eq_expr optimized, nbits = 11\n",
      "  Bit Value Opt: bit_and_expr optimized, nbits = 19\n",
      "  Bit Value Opt: eq_expr optimized, nbits = 19\n",
      "  Bit Value Opt: bit_and_expr optimized, nbits = 23\n",
      "  Bit Value Opt: eq_expr optimized, nbits = 23\n",
      "  Bit Value Opt: bit_and_expr optimized, nbits = 25\n",
      "  Bit Value Opt: eq_expr optimized, nbits = 25\n",
      "  Bit Value Opt: bit_and_expr optimized, nbits = 26\n",
      "  Bit Value Opt: eq_expr optimized, nbits = 26\n",
      "  Bit Value Opt: bit_and_expr optimized, nbits = 26\n",
      "  Bit Value Opt: ne_expr optimized, nbits = 26\n",
      "  Bit Value Opt: cond_expr optimized, nbits = 1\n",
      "  Bit Value Opt: cond_expr optimized, nbits = 1\n",
      "  Bit Value Opt: cond_expr optimized, nbits = 1\n",
      "  Bit Value Opt: cond_expr optimized, nbits = 1\n",
      "  Bit Value Opt: cond_expr optimized, nbits = 1\n",
      "  Bit Value Opt: bit_xor_expr optimized, nbits = 1\n",
      "  Bit Value Opt: bit_and_expr optimized, nbits = 1\n",
      "  Bit Value Opt: ne_expr optimized, nbits = 1\n",
      "  Bit Value Opt: cond_expr optimized, nbits = 1\n",
      "  Bit Value Opt: bit_and_expr optimized, nbits = 22\n",
      "  Bit Value Opt: ne_expr optimized, nbits = 22\n",
      "  Bit Value Opt: bit_and_expr optimized, nbits = 47\n",
      "  Bit Value Opt: ne_expr optimized, nbits = 47\n",
      "  Bit Value Opt: bit_and_expr optimized, nbits = 9\n",
      "  Bit Value Opt: ne_expr optimized, nbits = 9\n",
      "  Bit Value Opt: bit_and_expr optimized, nbits = 24\n",
      "  Bit Value Opt: ne_expr optimized, nbits = 24\n",
      "  Bit Value Opt: plus_expr optimized, nbits = 2\n",
      "  Bit Value Opt: plus_expr optimized, nbits = 2\n",
      "  Bit Value Opt: plus_expr optimized, nbits = 3\n",
      "  Bit Value Opt: plus_expr optimized, nbits = 2\n",
      "  Bit Value Opt: plus_expr optimized, nbits = 4\n",
      "  Bit Value Opt: plus_expr optimized, nbits = 2\n",
      "  Bit Value Opt: plus_expr optimized, nbits = 3\n",
      "  Bit Value Opt: plus_expr optimized, nbits = 2\n",
      "\n",
      "  Memory allocation information:\n",
      "Warning: This function uses unknown addresses: main_kernel\n",
      "    BRAM bitsize: 16\n",
      "    Spec may not exploit DATA bus width\n",
      "    Spec accesses data having an address unknown at compile time\n",
      "    Internal data is not externally accessible\n",
      "    DATA bus bitsize: 32\n",
      "    ADDRESS bus bitsize: 32\n",
      "    SIZE bus bitsize: 6\n",
      "    Internally allocated memory (no private memories): 0\n",
      "    Internally allocated memory: 0\n",
      "  Time to perform memory allocation: 0.00 seconds\n",
      "\n",
      "\n",
      "  Module allocation information for function __float_adde8m23b_127nih:\n",
      "    Number of complex operations: 0\n",
      "    Number of complex operations: 0\n",
      "  Time to perform module allocation: 0.07 seconds\n",
      "\n",
      "\n",
      "  Module allocation information for function __float_mule8m23b_127nih:\n",
      "    Number of complex operations: 0\n",
      "    Number of complex operations: 0\n",
      "  Time to perform module allocation: 0.06 seconds\n",
      "\n",
      "\n",
      "  Scheduling Information of function __float_adde8m23b_127nih:\n",
      "    Number of control steps: 5\n",
      "    Minimum slack: 1.2453454070818424\n",
      "    Estimated max frequency (MHz): 266.33608372023093\n",
      "  Time to perform scheduling: 0.03 seconds\n",
      "\n",
      "  Number of function call sites = 8\n",
      "\n",
      "  State Transition Graph Information of function __float_adde8m23b_127nih:\n",
      "    Number of operations: 248\n",
      "    Number of basic blocks: 3\n",
      "    Number of states: 4\n",
      "    Minimum number of cycles: 4\n",
      "    Maximum number of cycles 4\n",
      "    Parameters are registered\n",
      "    Done port is registered\n",
      "  Time to perform creation of STG: 0.02 seconds\n",
      "\n",
      "\n",
      "  Scheduling Information of function __float_mule8m23b_127nih:\n",
      "    Number of control steps: 4\n",
      "    Minimum slack: 0.089668775531421829\n",
      "    Estimated max frequency (MHz): 203.65224957064382\n",
      "  Time to perform scheduling: 0.03 seconds\n",
      "\n",
      "  Number of function call sites = 8\n",
      "\n",
      "  State Transition Graph Information of function __float_mule8m23b_127nih:\n",
      "    Number of operations: 203\n",
      "    Number of basic blocks: 3\n",
      "    Number of states: 3\n",
      "    Minimum number of cycles: 3\n",
      "    Maximum number of cycles 3\n",
      "    Parameters are registered\n",
      "    Done port is registered\n",
      "  Time to perform creation of STG: 0.02 seconds\n",
      "\n",
      "\n",
      "  Easy binding information for function __float_adde8m23b_127nih:\n",
      "    Bound operations:113/248\n",
      "  Time to perform easy binding: 0.00 seconds\n",
      "\n",
      "\n",
      "  Easy binding information for function __float_mule8m23b_127nih:\n",
      "    Bound operations:96/203\n",
      "  Time to perform easy binding: 0.00 seconds\n",
      "\n",
      "\n",
      "  Storage Value Information of function __float_adde8m23b_127nih:\n",
      "    Number of storage values inserted: 16\n",
      "  Time to compute storage value information: 0.00 seconds\n",
      "\n",
      "\n",
      "  Storage Value Information of function __float_mule8m23b_127nih:\n",
      "    Number of storage values inserted: 4\n",
      "  Time to compute storage value information: 0.00 seconds\n",
      "\n",
      "  Slack computed in 0.01 seconds\n",
      "  Weight computation completed in 0.00 seconds\n",
      "  False-loop computation completed in 0.00 seconds\n",
      "  Iteration 0 completed in 0.00 seconds\n",
      "\n",
      "  Register binding information for function __float_adde8m23b_127nih:\n",
      "    Register allocation algorithm obtains a sub-optimal result: 16 registers(LB:12)\n",
      "  Time to perform register binding: 0.00 seconds\n",
      "\n",
      "  Iteration 1 completed in 0.00 seconds\n",
      "  Clique covering computation completed in 0.00 seconds\n",
      "\n",
      "  Module binding information for function __float_adde8m23b_127nih:\n",
      "    Number of modules instantiated: 248\n",
      "    Number of performance conflicts: 108\n",
      "    Estimated resources area (no Muxes and address logic): 143674\n",
      "    Estimated area of MUX21: 0\n",
      "    Total estimated area: 143674\n",
      "    Estimated number of DSPs: 0\n",
      "  Time to perform module binding: 0.01 seconds\n",
      "\n",
      "\n",
      "  Register binding information for function __float_adde8m23b_127nih:\n",
      "    Register allocation algorithm obtains a sub-optimal result: 16 registers(LB:12)\n",
      "  Time to perform register binding: 0.00 seconds\n",
      "\n",
      "  Total number of flip-flops in function __float_adde8m23b_127nih: 139\n",
      "  Slack computed in 0.00 seconds\n",
      "  Weight computation completed in 0.00 seconds\n",
      "  False-loop computation completed in 0.00 seconds\n",
      "  Iteration 0 completed in 0.00 seconds\n",
      "\n",
      "  Register binding information for function __float_mule8m23b_127nih:\n",
      "    Register allocation algorithm obtains an optimal result: 4 registers\n",
      "  Time to perform register binding: 0.00 seconds\n",
      "\n",
      "  Iteration 1 completed in 0.00 seconds\n",
      "  Clique covering computation completed in 0.00 seconds\n",
      "\n",
      "  Module binding information for function __float_mule8m23b_127nih:\n",
      "    Number of modules instantiated: 203\n",
      "    Number of performance conflicts: 2\n",
      "    Estimated resources area (no Muxes and address logic): 113692\n",
      "    Estimated area of MUX21: 0\n",
      "    Total estimated area: 113692\n",
      "    Estimated number of DSPs: 0\n",
      "  Time to perform module binding: 0.00 seconds\n",
      "\n",
      "\n",
      "  Register binding information for function __float_mule8m23b_127nih:\n",
      "    Register allocation algorithm obtains an optimal result: 4 registers\n",
      "  Time to perform register binding: 0.00 seconds\n",
      "\n",
      "  Total number of flip-flops in function __float_mule8m23b_127nih: 98\n",
      "  All registers are without enable: function pipelining may come for free\n",
      "  Resources are not shared in function __float_mule8m23b_127nih: function pipelining may come for free\n",
      "\n",
      "  Module allocation information for function main_kernel:\n",
      "    Number of complex operations: 41\n",
      "    Number of complex operations: 41\n",
      "  Time to perform module allocation: 0.04 seconds\n",
      "\n",
      "\n",
      "  Scheduling Information of function main_kernel:\n",
      "    Number of control steps: 86\n",
      "    Minimum slack: 0.089668773531400348\n",
      "    Estimated max frequency (MHz): 203.65224948769446\n",
      "  Time to perform scheduling: 0.03 seconds\n",
      "\n",
      "  Number of function call sites = 0\n",
      "\n",
      "  State Transition Graph Information of function main_kernel:\n",
      "    Number of operations: 216\n",
      "    Number of basic blocks: 7\n",
      "    Number of states: 84\n",
      "    Done port is registered\n",
      "  Time to perform creation of STG: 0.07 seconds\n",
      "\n",
      "\n",
      "  Easy binding information for function main_kernel:\n",
      "    Bound operations:106/216\n",
      "  Time to perform easy binding: 0.00 seconds\n",
      "\n",
      "\n",
      "  Storage Value Information of function main_kernel:\n",
      "    Number of storage values inserted: 66\n",
      "  Time to compute storage value information: 0.01 seconds\n",
      "\n",
      "  Slack computed in 0.00 seconds\n",
      "  Weight computation completed in 0.00 seconds\n",
      "  False-loop computation completed in 0.00 seconds\n",
      "  cdfc mux estimation 22 -- Number of cliques covering the graph: 2 main_kernel_BMEMORY_CTRLN_85 with 25 vertices\n",
      "  cdfc mux estimation 14 -- Number of cliques covering the graph: 1 main_kernel___float_adde8m23b_127nih_121 with 8 vertices\n",
      "  cdfc mux estimation 14 -- Number of cliques covering the graph: 1 main_kernel___float_mule8m23b_127nih_122 with 8 vertices\n",
      "  Iteration 0 completed in 0.00 seconds\n",
      "\n",
      "  Register binding information for function main_kernel:\n",
      "    Register allocation algorithm obtains a sub-optimal result: 64 registers(LB:27)\n",
      "  Time to perform register binding: 0.01 seconds\n",
      "\n",
      "  cdfc mux estimation 22 -- Number of cliques covering the graph: 2 main_kernel_BMEMORY_CTRLN_85 with 25 vertices\n",
      "  cdfc mux estimation 14 -- Number of cliques covering the graph: 1 main_kernel___float_adde8m23b_127nih_121 with 8 vertices\n",
      "  cdfc mux estimation 14 -- Number of cliques covering the graph: 1 main_kernel___float_mule8m23b_127nih_122 with 8 vertices\n",
      "  Iteration 1 completed in 0.00 seconds\n",
      "  Clique covering computation completed in 0.01 seconds\n",
      "\n",
      "  Module binding information for function main_kernel:\n",
      "    Number of modules instantiated: 179\n",
      "    Number of performance conflicts: 0\n",
      "    Estimated resources area (no Muxes and address logic): 65792\n",
      "    Estimated area of MUX21: 32300\n",
      "    Total estimated area: 98092\n",
      "    Estimated number of DSPs: 0\n",
      "  Time to perform module binding: 0.01 seconds\n",
      "\n",
      "\n",
      "  Register binding information for function main_kernel:\n",
      "    Register allocation algorithm obtains a sub-optimal result: 64 registers(LB:27)\n",
      "  Time to perform register binding: 0.00 seconds\n",
      "\n",
      "\n",
      "  Connection Binding Information for function main_kernel:\n",
      "    Number of allocated multiplexers (2-to-1 equivalent): 52\n",
      "    Total number of bit-level multiplexers: 1728\n",
      "  Time to perform interconnection binding: 0.01 seconds\n",
      "\n",
      "  Total number of flip-flops in function main_kernel: 2046\n",
      " .:: Creating Generic Bash Backend Flow ::.\n",
      "  Parameter P0 (494937) (testvector 0) allocated at 1073741824 : reserved_mem_size = 128\n",
      "  Parameter P1 (494938) (testvector 0) allocated at 1073741952 : reserved_mem_size = 128\n",
      "  Parameter P2 (494939) (testvector 0) allocated at 1073742080 : reserved_mem_size = 64\n",
      "  C-based testbench generation for function main_kernel: /working_dir/HLS_output//simulation/values.c\n",
      "  Prepared testbench\n",
      "clang: warning: optimization flag '-ffloat-store' is not supported [-Wignored-optimization-argument]\n",
      "clang: warning: optimization flag '-ffloat-store' is not supported [-Wignored-optimization-argument]\n",
      "warning: overriding the module target triple with i386-pc-linux-gnu [-Woverride-module]\n",
      "1 warning generated.\n",
      "clang: warning: optimization flag '-ffloat-store' is not supported [-Wignored-optimization-argument]\n",
      "clang: warning: optimization flag '-ffloat-store' is not supported [-Wignored-optimization-argument]\n",
      "warning: overriding the module target triple with i386-pc-linux-gnu [-Woverride-module]\n",
      "1 warning generated.\n",
      "\n",
      "  Summary of resources:\n",
      "     - ASSIGN_UNSIGNED_FU: 3\n",
      "     - ASSIGN_VECTOR_BOOL_FU: 8\n",
      "     - BMEMORY_CTRLN: 1\n",
      "     - IIdata_converter_FU: 2\n",
      "     - IUdata_converter_FU: 2\n",
      "     - MUX_GATE: 52\n",
      "     - OR_GATE: 2\n",
      "     - UIdata_converter_FU: 2\n",
      "     - UUdata_converter_FU: 187\n",
      "     - bus_merger: 5\n",
      "     - constant_value: 56\n",
      "     - flipflop_AR: 2\n",
      "     - join_signal: 5\n",
      "     - lshift_expr_FU: 2\n",
      "     - read_cond_FU: 2\n",
      "     - register_SE: 58\n",
      "     - register_STD: 30\n",
      "     - rshift_expr_FU: 2\n",
      "     - split_signal: 5\n",
      "     - truth_and_expr_FU: 51\n",
      "     - truth_or_expr_FU: 11\n",
      "     - truth_xor_expr_FU: 3\n",
      "     - ui_bit_and_expr_FU: 82\n",
      "     - ui_bit_ior_concat_expr_FU: 9\n",
      "     - ui_bit_ior_expr_FU: 48\n",
      "     - ui_bit_xor_expr_FU: 13\n",
      "     - ui_cond_expr_FU: 14\n",
      "     - ui_eq_expr_FU: 26\n",
      "     - ui_extract_bit_expr_FU: 7\n",
      "     - ui_lshift_expr_FU: 69\n",
      "     - ui_lt_expr_FU: 4\n",
      "     - ui_minus_expr_FU: 1\n",
      "     - ui_mult_expr_FU: 1\n",
      "     - ui_ne_expr_FU: 19\n",
      "     - ui_plus_expr_FU: 15\n",
      "     - ui_pointer_plus_expr_FU: 17\n",
      "     - ui_rshift_expr_FU: 58\n",
      "     - ui_ternary_plus_expr_FU: 1\n",
      "     - ui_ternary_pm_expr_FU: 1\n",
      "make: Entering directory '/working_dir/HLS_output/verilator_beh/verilator_obj'\n",
      "g++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow  -fstrict-aliasing     -c -o testbench_main_kernel_main.o /working_dir/HLS_output//simulation/testbench_main_kernel_main.cpp\n",
      "g++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow  -fstrict-aliasing     -c -o verilated.o /usr/share/verilator/include/verilated.cpp\n",
      "g++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow  -fstrict-aliasing     -c -o Vmain_kernel_tb.o Vmain_kernel_tb.cpp\n",
      "g++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow  -fstrict-aliasing     -c -o Vmain_kernel_tb__Syms.o Vmain_kernel_tb__Syms.cpp\n",
      "ar -cr Vmain_kernel_tb__ALL.a Vmain_kernel_tb.o Vmain_kernel_tb__Syms.o\n",
      "ranlib Vmain_kernel_tb__ALL.a\n",
      "g++    testbench_main_kernel_main.o verilated.o Vmain_kernel_tb__ALL.a   -static  -o Vmain_kernel_tb -lm -lstdc++ \n",
      "make: Leaving directory '/working_dir/HLS_output/verilator_beh/verilator_obj'\n",
      "Start reading vector           1's values from input file.\n",
      "\n",
      "Reading of vector values from input file completed. Simulation started.\n",
      "Simulation ended after                 1290 cycles.\n",
      "\n",
      "Simulation completed with success\n",
      "\n",
      "- /working_dir/HLS_output//simulation/testbench_main_kernel_tb.v:685: Verilog $finish\n",
      "Start reading vector           1's values from input file.\n",
      "\n",
      "Reading of vector values from input file completed. Simulation started.\n",
      "Simulation ended after                 1290 cycles.\n",
      "\n",
      "Simulation completed with success\n",
      "\n",
      "- /working_dir/HLS_output//simulation/testbench_main_kernel_tb.v:685: Verilog $finish\n",
      "File \"/working_dir/results.txt\" opened\n",
      "1. Simulation completed with SUCCESS; Execution time 1290 cycles;\n",
      "  Total cycles             : 1290 cycles\n",
      "  Number of executions     : 1\n",
      "  Average execution        : 1290 cycles\n",
      "/files0/extended/bohm747/Development/soda/soda-opt/docs/tutorials/pact2022/docker-version\n"
     ]
    }
   ],
   "source": [
    "! scripts/run-bambu.sh baseline"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 3,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Average execution in cycles: 1290\n"
     ]
    }
   ],
   "source": [
    "baseline_runtime = \"\"\n",
    "\n",
    "for runtime in open('output/baseline/bambu-log').readlines():\n",
    "    if \"Average execution\" in runtime:\n",
    "        baseline_runtime = [int(s) for s in runtime.split() if s.isdigit()][0]\n",
    "\n",
    "print(\"Average execution in cycles: {}\".format(baseline_runtime))"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "Visualize [Intermediate Dot File](output/baseline/HLS_output/dot/main_kernel/HLS_STGraph.dot)"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### Optimized kernel"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 10,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "/files0/extended/bohm747/Development/soda/soda-opt/docs/tutorials/pact2022/docker-version/output/optimized /files0/extended/bohm747/Development/soda/soda-opt/docs/tutorials/pact2022/docker-version\n",
      " ==  Bambu executed with: bambu -v3 --print-dot -lm --soft-float --compiler=I386_CLANG12 --device=nangate45 --clock-period=5 --no-iob --experimental-setup=BAMBU-BALANCED-MP --channels-number=2 --memory-allocation-policy=ALL_BRAM --disable-function-proxy --generate-tb=main_kernel_test.xml --simulate --simulator=VERILATOR --top-fname=main_kernel input.ll \n",
      "\n",
      "\n",
      "********************************************************************************\n",
      "                    ____                  _\n",
      "                   | __ )  __ _ _ __ ___ | |_   _   _\n",
      "                   |  _ \\ / _` | '_ ` _ \\| '_ \\| | | |\n",
      "                   | |_) | (_| | | | | | | |_) | |_| |\n",
      "                   |____/ \\__,_|_| |_| |_|_.__/ \\__,_|\n",
      "\n",
      "********************************************************************************\n",
      "                         High-Level Synthesis Tool\n",
      "\n",
      "                         Politecnico di Milano - DEIB\n",
      "                          System Architectures Group\n",
      "********************************************************************************\n",
      "                Copyright (C) 2004-2022 Politecnico di Milano\n",
      "    Version: PandA 0.9.8 - Revision 891ec3caed502474cab0813cc4a9fc678deabaa5\n",
      "\n",
      "Parameters parsed in 0.12 seconds\n",
      "\n",
      "Target technology = FPGA\n",
      "Library Name     : STD_FU\n",
      "  Total cells    : 3\n",
      "  - combinational: 0\n",
      "  - others: 3\n",
      "\n",
      "Library Name     : STD_FU\n",
      "  Total cells    : 10\n",
      "  - combinational: 0\n",
      "  - others: 10\n",
      "\n",
      "Library Name     : STD_FU\n",
      "  Total cells    : 33\n",
      "  - combinational: 0\n",
      "  - others: 33\n",
      "\n",
      "Library Name     : STD_FU\n",
      "  Total cells    : 8\n",
      "  - combinational: 0\n",
      "  - others: 8\n",
      "\n",
      "Library Name     : STD_FU\n",
      "  Total cells    : 56\n",
      "  - combinational: 0\n",
      "  - others: 56\n",
      "\n",
      "Library Name     : STD_FU\n",
      "  Total cells    : 1\n",
      "  - combinational: 0\n",
      "  - others: 1\n",
      "\n",
      "Library Name     : CS_COMPONENT\n",
      "  Total cells    : 16\n",
      "  - combinational: 0\n",
      "  - others: 16\n",
      "\n",
      "Library Name     : STD_FU\n",
      "  Total cells    : 2\n",
      "  - combinational: 0\n",
      "  - others: 2\n",
      "\n",
      "Library Name     : STD_FU\n",
      "  Total cells    : 0\n",
      "  - combinational: 0\n",
      "  - others: 0\n",
      "\n",
      "Library Name     : STD_FU\n",
      "  Total cells    : 3\n",
      "  - combinational: 0\n",
      "  - others: 3\n",
      "\n",
      "Library Name     : STD_FU\n",
      "  Total cells    : 17\n",
      "  - combinational: 0\n",
      "  - others: 17\n",
      "\n",
      "Library Name     : STD\n",
      "  Total cells    : 14\n",
      "  - combinational: 0\n",
      "  - others: 14\n",
      "\n",
      "Library Name     : STD_COMMON\n",
      "  Total cells    : 57\n",
      "  - combinational: 0\n",
      "  - others: 57\n",
      "\n",
      "Library Name     : STD_FU\n",
      "  Total cells    : 8\n",
      "  - combinational: 0\n",
      "  - others: 8\n",
      "\n",
      "Library Name     : STD_PC\n",
      "  Total cells    : 16\n",
      "  - combinational: 0\n",
      "  - others: 16\n",
      "\n",
      "Library Name     : STD_SOFT_FLOAT\n",
      "  Total cells    : 2\n",
      "  - combinational: 0\n",
      "  - others: 2\n",
      "\n",
      "Library Name     : STD\n",
      "  Total cells    : 72\n",
      "  - combinational: 0\n",
      "  - others: 72\n",
      "\n",
      "Library Name     : STD_FU\n",
      "  Total cells    : 2\n",
      "  - combinational: 0\n",
      "  - others: 2\n",
      "\n",
      "Library Name     : STD_FU\n",
      "  Total cells    : 9\n",
      "  - combinational: 0\n",
      "  - others: 9\n",
      "\n",
      "Library Name     : WBWrapper\n",
      "  Total cells    : 12\n",
      "  - combinational: 0\n",
      "  - others: 12\n",
      "\n",
      "Available devices:\n",
      " - 5CSEMA5F31C6\n",
      " - 5SGXEA7N2F45C1\n",
      " - EP2C70F896C6\n",
      " - EP2C70F896C6-R\n",
      " - EP4SGX530KH40C2\n",
      " - LFE335EA8FN484C\n",
      " - LFE5U85F8BG756C\n",
      " - LFE5UM85F8BG756C\n",
      " - asap7-BC\n",
      " - asap7-TC\n",
      " - asap7-WC\n",
      " - nangate45\n",
      " - nx1h140tsp\n",
      " - nx1h35S\n",
      " - nx2h540tsc\n",
      " - xc4vlx100-10ff1513\n",
      " - xc5vlx110t-1ff1136\n",
      " - xc5vlx330t-2ff1738\n",
      " - xc5vlx50-3ff1153\n",
      " - xc6vlx240t-1ff1156\n",
      " - xc7a100t-1csg324-VVD\n",
      " - xc7vx330t-1ffg1157\n",
      " - xc7vx485t-2ffg1761-VVD\n",
      " - xc7vx690t-3ffg1930-VVD\n",
      " - xc7z020-1clg484\n",
      " - xc7z020-1clg484-VVD\n",
      " - xc7z020-1clg484-YOSYS-VVD\n",
      " - xc7z045-2ffg900-VVD\n",
      "Library Name     : STD_FU\n",
      "  Total cells    : 4335\n",
      "  - combinational: 0\n",
      "  - others: 4335\n",
      "\n",
      "warning: overriding the module target triple with i386-pc-linux-gnu [-Woverride-module]\n",
      "1 warning generated.\n",
      "warning: overriding the module target triple with i386-pc-linux-gnu [-Woverride-module]\n",
      "1 warning generated.\n",
      " (in-process)  /usr/local/include  /usr/lib/llvm-12/lib/clang/12.0.0/include  /usr/include/x86_64-linux-gnu  /usr/include  \n",
      "warning: overriding the module target triple with i386-pc-linux-gnu [-Woverride-module]\n",
      "1 warning generated.\n",
      "warning: overriding the module target triple with i386-pc-linux-gnu [-Woverride-module]\n",
      "1 warning generated.\n",
      "  Bit Value Opt: cond_expr optimized, nbits = 1\n",
      "  Bit Value Opt: plus_expr optimized, nbits = 1\n",
      "  Bit Value Opt: cond_expr optimized, nbits = 2\n",
      "  Bit Value Opt: cond_expr optimized, nbits = 2\n",
      "  Bit Value Opt: cond_expr optimized, nbits = 3\n",
      "  Bit Value Opt: cond_expr optimized, nbits = 2\n",
      "  Bit Value Opt: cond_expr optimized, nbits = 3\n",
      "  Bit Value Opt: cond_expr optimized, nbits = 4\n",
      "  Bit Value Opt: cond_expr optimized, nbits = 5\n",
      "  Bit Value Opt: bit_xor_expr optimized, nbits = 2\n",
      "  Bit Value Opt: bit_and_expr optimized, nbits = 2\n",
      "  Bit Value Opt: ne_expr optimized, nbits = 2\n",
      "  Bit Value Opt: plus_expr optimized, nbits = 2\n",
      "  Bit Value Opt: bit_and_expr optimized, nbits = 11\n",
      "  Bit Value Opt: eq_expr optimized, nbits = 11\n",
      "  Bit Value Opt: bit_and_expr optimized, nbits = 19\n",
      "  Bit Value Opt: eq_expr optimized, nbits = 19\n",
      "  Bit Value Opt: bit_and_expr optimized, nbits = 23\n",
      "  Bit Value Opt: eq_expr optimized, nbits = 23\n",
      "  Bit Value Opt: bit_and_expr optimized, nbits = 25\n",
      "  Bit Value Opt: eq_expr optimized, nbits = 25\n",
      "  Bit Value Opt: bit_and_expr optimized, nbits = 26\n",
      "  Bit Value Opt: eq_expr optimized, nbits = 26\n",
      "  Bit Value Opt: bit_and_expr optimized, nbits = 26\n",
      "  Bit Value Opt: ne_expr optimized, nbits = 26\n",
      "  Bit Value Opt: cond_expr optimized, nbits = 1\n",
      "  Bit Value Opt: cond_expr optimized, nbits = 1\n",
      "  Bit Value Opt: cond_expr optimized, nbits = 1\n",
      "  Bit Value Opt: cond_expr optimized, nbits = 1\n",
      "  Bit Value Opt: cond_expr optimized, nbits = 1\n",
      "  Bit Value Opt: bit_xor_expr optimized, nbits = 1\n",
      "  Bit Value Opt: bit_and_expr optimized, nbits = 1\n",
      "  Bit Value Opt: ne_expr optimized, nbits = 1\n",
      "  Bit Value Opt: cond_expr optimized, nbits = 1\n",
      "  Bit Value Opt: bit_and_expr optimized, nbits = 22\n",
      "  Bit Value Opt: ne_expr optimized, nbits = 22\n",
      "  Bit Value Opt: bit_and_expr optimized, nbits = 47\n",
      "  Bit Value Opt: ne_expr optimized, nbits = 47\n",
      "  Bit Value Opt: bit_and_expr optimized, nbits = 9\n",
      "  Bit Value Opt: ne_expr optimized, nbits = 9\n",
      "  Bit Value Opt: bit_and_expr optimized, nbits = 24\n",
      "  Bit Value Opt: ne_expr optimized, nbits = 24\n",
      "\n",
      "  Memory allocation information:\n",
      "Warning: This function uses unknown addresses: main_kernel\n",
      "    BRAM bitsize: 16\n",
      "    Spec may not exploit DATA bus width\n",
      "    Spec accesses data having an address unknown at compile time\n",
      "    Internal data is not externally accessible\n",
      "    DATA bus bitsize: 32\n",
      "    ADDRESS bus bitsize: 32\n",
      "    SIZE bus bitsize: 6\n",
      "    Internally allocated memory (no private memories): 0\n",
      "    Internally allocated memory: 0\n",
      "  Time to perform memory allocation: 0.00 seconds\n",
      "\n",
      "\n",
      "  Module allocation information for function __float_adde8m23b_127nih:\n",
      "    Number of complex operations: 0\n",
      "    Number of complex operations: 0\n",
      "  Time to perform module allocation: 0.05 seconds\n",
      "\n",
      "\n",
      "  Module allocation information for function __float_mule8m23b_127nih:\n",
      "    Number of complex operations: 0\n",
      "    Number of complex operations: 0\n",
      "  Time to perform module allocation: 0.06 seconds\n",
      "\n",
      "\n",
      "  Scheduling Information of function __float_adde8m23b_127nih:\n",
      "    Number of control steps: 5\n",
      "    Minimum slack: 1.2453454070818424\n",
      "    Estimated max frequency (MHz): 266.33608372023093\n",
      "  Time to perform scheduling: 0.03 seconds\n",
      "\n",
      "  Number of function call sites = 128\n",
      "\n",
      "  State Transition Graph Information of function __float_adde8m23b_127nih:\n",
      "    Number of operations: 248\n",
      "    Number of basic blocks: 3\n",
      "    Number of states: 4\n",
      "    Minimum number of cycles: 4\n",
      "    Maximum number of cycles 4\n",
      "    Parameters are registered\n",
      "    Done port is registered\n",
      "  Time to perform creation of STG: 0.02 seconds\n",
      "\n",
      "\n",
      "  Scheduling Information of function __float_mule8m23b_127nih:\n",
      "    Number of control steps: 4\n",
      "    Minimum slack: 0.089668775531421829\n",
      "    Estimated max frequency (MHz): 203.65224957064382\n",
      "  Time to perform scheduling: 0.02 seconds\n",
      "\n",
      "  Number of function call sites = 128\n",
      "\n",
      "  State Transition Graph Information of function __float_mule8m23b_127nih:\n",
      "    Number of operations: 203\n",
      "    Number of basic blocks: 3\n",
      "    Number of states: 3\n",
      "    Minimum number of cycles: 3\n",
      "    Maximum number of cycles 3\n",
      "    Parameters are registered\n",
      "    Done port is registered\n",
      "  Time to perform creation of STG: 0.02 seconds\n",
      "\n",
      "\n",
      "  Easy binding information for function __float_adde8m23b_127nih:\n",
      "    Bound operations:113/248\n",
      "  Time to perform easy binding: 0.00 seconds\n",
      "\n",
      "\n",
      "  Easy binding information for function __float_mule8m23b_127nih:\n",
      "    Bound operations:96/203\n",
      "  Time to perform easy binding: 0.00 seconds\n",
      "\n",
      "\n",
      "  Storage Value Information of function __float_adde8m23b_127nih:\n",
      "    Number of storage values inserted: 16\n",
      "  Time to compute storage value information: 0.00 seconds\n",
      "\n",
      "\n",
      "  Storage Value Information of function __float_mule8m23b_127nih:\n",
      "    Number of storage values inserted: 4\n",
      "  Time to compute storage value information: 0.00 seconds\n",
      "\n",
      "  Slack computed in 0.01 seconds\n",
      "  Weight computation completed in 0.00 seconds\n",
      "  False-loop computation completed in 0.00 seconds\n",
      "  Iteration 0 completed in 0.00 seconds\n",
      "\n",
      "  Register binding information for function __float_adde8m23b_127nih:\n",
      "    Register allocation algorithm obtains a sub-optimal result: 16 registers(LB:12)\n",
      "  Time to perform register binding: 0.00 seconds\n",
      "\n",
      "  Iteration 1 completed in 0.00 seconds\n",
      "  Clique covering computation completed in 0.00 seconds\n",
      "\n",
      "  Module binding information for function __float_adde8m23b_127nih:\n",
      "    Number of modules instantiated: 248\n",
      "    Number of performance conflicts: 108\n",
      "    Estimated resources area (no Muxes and address logic): 143674\n",
      "    Estimated area of MUX21: 0\n",
      "    Total estimated area: 143674\n",
      "    Estimated number of DSPs: 0\n",
      "  Time to perform module binding: 0.01 seconds\n",
      "\n",
      "\n",
      "  Register binding information for function __float_adde8m23b_127nih:\n",
      "    Register allocation algorithm obtains a sub-optimal result: 16 registers(LB:12)\n",
      "  Time to perform register binding: 0.00 seconds\n",
      "\n",
      "  Total number of flip-flops in function __float_adde8m23b_127nih: 139\n",
      "  Slack computed in 0.01 seconds\n",
      "  Weight computation completed in 0.00 seconds\n",
      "  False-loop computation completed in 0.00 seconds\n",
      "  Iteration 0 completed in 0.00 seconds\n",
      "\n",
      "  Register binding information for function __float_mule8m23b_127nih:\n",
      "    Register allocation algorithm obtains an optimal result: 4 registers\n",
      "  Time to perform register binding: 0.00 seconds\n",
      "\n",
      "  Iteration 1 completed in 0.00 seconds\n",
      "  Clique covering computation completed in 0.00 seconds\n",
      "\n",
      "  Module binding information for function __float_mule8m23b_127nih:\n",
      "    Number of modules instantiated: 203\n",
      "    Number of performance conflicts: 2\n",
      "    Estimated resources area (no Muxes and address logic): 113692\n",
      "    Estimated area of MUX21: 0\n",
      "    Total estimated area: 113692\n",
      "    Estimated number of DSPs: 0\n",
      "  Time to perform module binding: 0.01 seconds\n",
      "\n",
      "\n",
      "  Register binding information for function __float_mule8m23b_127nih:\n",
      "    Register allocation algorithm obtains an optimal result: 4 registers\n",
      "  Time to perform register binding: 0.00 seconds\n",
      "\n",
      "  Total number of flip-flops in function __float_mule8m23b_127nih: 98\n",
      "  All registers are without enable: function pipelining may come for free\n",
      "  Resources are not shared in function __float_mule8m23b_127nih: function pipelining may come for free\n",
      "\n",
      "  Module allocation information for function main_kernel:\n",
      "    Number of complex operations: 352\n",
      "    Number of complex operations: 352\n",
      "  Time to perform module allocation: 0.03 seconds\n",
      "\n",
      "\n",
      "  Scheduling Information of function main_kernel:\n",
      "    Number of control steps: 58\n",
      "    Minimum slack: 0.089668773531400348\n",
      "    Estimated max frequency (MHz): 203.65224948769446\n",
      "  Time to perform scheduling: 0.38 seconds\n",
      "\n",
      "  Number of function call sites = 0\n",
      "\n",
      "  State Transition Graph Information of function main_kernel:\n",
      "    Number of operations: 1203\n",
      "    Number of basic blocks: 3\n",
      "    Number of states: 56\n",
      "    Minimum number of cycles: 56\n",
      "    Maximum number of cycles 56\n",
      "    Done port is registered\n",
      "  Time to perform creation of STG: 0.42 seconds\n",
      "\n",
      "\n",
      "  Easy binding information for function main_kernel:\n",
      "    Bound operations:774/1203\n",
      "  Time to perform easy binding: 0.01 seconds\n",
      "\n",
      "\n",
      "  Storage Value Information of function main_kernel:\n",
      "    Number of storage values inserted: 607\n",
      "  Time to compute storage value information: 0.00 seconds\n",
      "\n",
      "  Slack computed in 0.01 seconds\n",
      "  Weight computation completed in 0.08 seconds\n",
      "  False-loop computation completed in 0.00 seconds\n",
      "  cdfc mux estimation 93 -- Number of cliques covering the graph: 2 main_kernel_BMEMORY_CTRLN_774 with 96 vertices\n",
      "  cdfc mux estimation 224 -- Number of cliques covering the graph: 16 main_kernel___float_adde8m23b_127nih_806 with 128 vertices\n",
      "  cdfc mux estimation 224 -- Number of cliques covering the graph: 16 main_kernel___float_mule8m23b_127nih_807 with 128 vertices\n",
      "  Iteration 0 completed in 1.10 seconds\n",
      "\n",
      "  Register binding information for function main_kernel:\n",
      "    Register allocation algorithm obtains a sub-optimal result: 607 registers(LB:124)\n",
      "  Time to perform register binding: 0.27 seconds\n",
      "\n",
      "  cdfc mux estimation 93 -- Number of cliques covering the graph: 2 main_kernel_BMEMORY_CTRLN_774 with 96 vertices\n",
      "  cdfc mux estimation 224 -- Number of cliques covering the graph: 16 main_kernel___float_adde8m23b_127nih_806 with 128 vertices\n",
      "  cdfc mux estimation 224 -- Number of cliques covering the graph: 16 main_kernel___float_mule8m23b_127nih_807 with 128 vertices\n",
      "  Iteration 1 completed in 1.10 seconds\n",
      "  Clique covering computation completed in 2.47 seconds\n",
      "\n",
      "  Module binding information for function main_kernel:\n",
      "    Number of modules instantiated: 885\n",
      "    Number of performance conflicts: 0\n",
      "    Estimated resources area (no Muxes and address logic): 193979\n",
      "    Estimated area of MUX21: 314110.59999999998\n",
      "    Total estimated area: 508089.59999999998\n",
      "    Estimated number of DSPs: 0\n",
      "  Time to perform module binding: 2.58 seconds\n",
      "\n",
      "\n",
      "  Register binding information for function main_kernel:\n",
      "    Register allocation algorithm obtains a sub-optimal result: 607 registers(LB:124)\n",
      "  Time to perform register binding: 0.27 seconds\n",
      "\n",
      "\n",
      "  Connection Binding Information for function main_kernel:\n",
      "    Number of allocated multiplexers (2-to-1 equivalent): 541\n",
      "    Total number of bit-level multiplexers: 17312\n",
      "  Time to perform interconnection binding: 0.03 seconds\n",
      "\n",
      "  Total number of flip-flops in function main_kernel: 19424\n",
      " .:: Creating Generic Bash Backend Flow ::.\n",
      "  Parameter P0 (494937) (testvector 0) allocated at 1073741824 : reserved_mem_size = 128\n",
      "  Parameter P1 (494938) (testvector 0) allocated at 1073741952 : reserved_mem_size = 128\n",
      "  Parameter P2 (494939) (testvector 0) allocated at 1073742080 : reserved_mem_size = 64\n",
      "  C-based testbench generation for function main_kernel: /working_dir/HLS_output//simulation/values.c\n",
      "  Prepared testbench\n",
      "clang: warning: optimization flag '-ffloat-store' is not supported [-Wignored-optimization-argument]\n",
      "clang: warning: optimization flag '-ffloat-store' is not supported [-Wignored-optimization-argument]\n",
      "warning: overriding the module target triple with i386-pc-linux-gnu [-Woverride-module]\n",
      "1 warning generated.\n",
      "clang: warning: optimization flag '-ffloat-store' is not supported [-Wignored-optimization-argument]\n",
      "clang: warning: optimization flag '-ffloat-store' is not supported [-Wignored-optimization-argument]\n",
      "warning: overriding the module target triple with i386-pc-linux-gnu [-Woverride-module]\n",
      "1 warning generated.\n",
      "\n",
      "  Summary of resources:\n",
      "     - ASSIGN_UNSIGNED_FU: 16\n",
      "     - ASSIGN_VECTOR_BOOL_FU: 16\n",
      "     - BMEMORY_CTRLN: 1\n",
      "     - IIdata_converter_FU: 32\n",
      "     - IUdata_converter_FU: 32\n",
      "     - MUX_GATE: 541\n",
      "     - OR_GATE: 32\n",
      "     - UIdata_converter_FU: 32\n",
      "     - UUdata_converter_FU: 2596\n",
      "     - bus_merger: 5\n",
      "     - constant_value: 769\n",
      "     - flipflop_AR: 32\n",
      "     - join_signal: 5\n",
      "     - lshift_expr_FU: 32\n",
      "     - register_SE: 635\n",
      "     - register_STD: 356\n",
      "     - rshift_expr_FU: 32\n",
      "     - split_signal: 5\n",
      "     - truth_and_expr_FU: 816\n",
      "     - truth_or_expr_FU: 176\n",
      "     - truth_xor_expr_FU: 48\n",
      "     - ui_bit_and_expr_FU: 1184\n",
      "     - ui_bit_ior_concat_expr_FU: 16\n",
      "     - ui_bit_ior_expr_FU: 656\n",
      "     - ui_bit_xor_expr_FU: 208\n",
      "     - ui_cond_expr_FU: 224\n",
      "     - ui_eq_expr_FU: 416\n",
      "     - ui_extract_bit_expr_FU: 112\n",
      "     - ui_lshift_expr_FU: 672\n",
      "     - ui_lt_expr_FU: 32\n",
      "     - ui_minus_expr_FU: 16\n",
      "     - ui_mult_expr_FU: 16\n",
      "     - ui_ne_expr_FU: 272\n",
      "     - ui_plus_expr_FU: 80\n",
      "     - ui_pointer_plus_expr_FU: 77\n",
      "     - ui_rshift_expr_FU: 784\n",
      "     - ui_ternary_plus_expr_FU: 16\n",
      "     - ui_ternary_pm_expr_FU: 16\n",
      "make: Entering directory '/working_dir/HLS_output/verilator_beh/verilator_obj'\n",
      "g++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow  -fstrict-aliasing     -c -o testbench_main_kernel_main.o /working_dir/HLS_output//simulation/testbench_main_kernel_main.cpp\n",
      "g++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow  -fstrict-aliasing     -c -o verilated.o /usr/share/verilator/include/verilated.cpp\n",
      "g++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow  -fstrict-aliasing     -c -o Vmain_kernel_tb.o Vmain_kernel_tb.cpp\n",
      "g++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow  -fstrict-aliasing     -c -o Vmain_kernel_tb__Syms.o Vmain_kernel_tb__Syms.cpp\n",
      "ar -cr Vmain_kernel_tb__ALL.a Vmain_kernel_tb.o Vmain_kernel_tb__Syms.o\n",
      "ranlib Vmain_kernel_tb__ALL.a\n",
      "g++    testbench_main_kernel_main.o verilated.o Vmain_kernel_tb__ALL.a   -static  -o Vmain_kernel_tb -lm -lstdc++ \n",
      "make: Leaving directory '/working_dir/HLS_output/verilator_beh/verilator_obj'\n",
      "Start reading vector           1's values from input file.\n",
      "\n",
      "Reading of vector values from input file completed. Simulation started.\n",
      "Simulation ended after                   56 cycles.\n",
      "\n",
      "Simulation completed with success\n",
      "\n",
      "- /working_dir/HLS_output//simulation/testbench_main_kernel_tb.v:685: Verilog $finish\n",
      "Start reading vector           1's values from input file.\n",
      "\n",
      "Reading of vector values from input file completed. Simulation started.\n",
      "Simulation ended after                   56 cycles.\n",
      "\n",
      "Simulation completed with success\n",
      "\n",
      "- /working_dir/HLS_output//simulation/testbench_main_kernel_tb.v:685: Verilog $finish\n",
      "File \"/working_dir/results.txt\" opened\n",
      "1. Simulation completed with SUCCESS; Execution time 56 cycles;\n",
      "  Total cycles             : 56 cycles\n",
      "  Number of executions     : 1\n",
      "  Average execution        : 56 cycles\n",
      "/files0/extended/bohm747/Development/soda/soda-opt/docs/tutorials/pact2022/docker-version\n"
     ]
    }
   ],
   "source": [
    "! scripts/run-bambu.sh optimized\n",
    "# Takes aprox 30 seconds to execute"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 4,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Average execution in cycles: 56\n"
     ]
    }
   ],
   "source": [
    "optimized_runtime = \"\"\n",
    "\n",
    "for runtime in open('output/optimized/bambu-log').readlines():\n",
    "    if \"Average execution\" in runtime:\n",
    "        optimized_runtime = [int(s) for s in runtime.split() if s.isdigit()][0]\n",
    "\n",
    "print(\"Average execution in cycles: {}\".format(optimized_runtime))\n"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "Visualize [Intermediate Dot File](output/optimized/HLS_output/dot/main_kernel/HLS_STGraph.dot)"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Comparison of runtime results\n",
    "\n",
    "* Display runtime\n",
    "* Display [verilog output file](output/optimized/main_kernel.v)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 5,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Average execution in cycles of Baseline kernel:  1290\n",
      "Average execution in cycles of Optimized kernel: 56\n",
      "Speedup: 23.0\n"
     ]
    }
   ],
   "source": [
    "print(\"Average execution in cycles of Baseline kernel:  {}\".format(baseline_runtime))\n",
    "print(\"Average execution in cycles of Optimized kernel: {}\".format(optimized_runtime))\n",
    "print(\"Speedup: {:.1f}\".format(float(baseline_runtime/optimized_runtime)))"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# Commandline interface\n",
    "\n",
    "To visualize all possible paramenters for our optimization passes run:\n",
    "\n",
    "- `soda-opt -h`"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "```\n",
    "      --soda-opt-pipeline-for-bambu                    \n",
    "        --affine-tile-size=<ulong>                     \n",
    "        --bitwidth-of-index-type=<uint>                \n",
    "        --max-alloc-size-in-bytes=<uint>               \n",
    "        --max-rank-of-allocated-memref=<uint>          \n",
    "        --number-of-full-unrolls=<uint>                \n",
    "        --permutation-map=<uint>                       \n",
    "        --use-bare-ptr-memref-call-conv                \n",
    "        --no-alloca-promotion                          \n",
    "        --no-buffer-trick                              \n",
    "        --no-scalar-replacement                        \n",
    "  \n",
    "```"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 13,
   "metadata": {},
   "outputs": [],
   "source": [
    "%%bash\n",
    "(\n",
    "  docker run -u $(id -u) -v $(pwd):/working_dir --rm agostini01/soda \\\n",
    "  soda-opt -h 2>&1 | cat > output/helpfile\n",
    ")"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "Open [help file](output/helpfile)"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### Modifying the number of unrolls"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "%%bash\n",
    "(\n",
    "  docker run -u $(id -u) -v $(pwd):/working_dir --rm agostini01/soda \\\n",
    "  soda-opt \\\n",
    "    -soda-outline-bambu-code \\\n",
    "    -soda-extract-arguments-to-xml=using-bare-ptr \\\n",
    "    -soda-generate-bambu-accelcode \\\n",
    "    -soda-opt-pipeline-for-bambu=\"use-bare-ptr-memref-call-conv number-of-full-unrolls=1\" \\\n",
    "    -mlir-print-ir-after-all \\\n",
    "    output/01searched-edited.mlir \\\n",
    "    -o output/04optimized.mlir \\\n",
    "    2>&1 | cat > output/05intermediate-optimized.mlir\n",
    "\n",
    "  docker run -u $(id -u) -v $(pwd):/working_dir --rm agostini01/soda \\\n",
    "  mlir-translate -opaque-pointers=0  \\\n",
    "    --mlir-to-llvmir \\\n",
    "    output/04optimized.mlir \\\n",
    "    -o output/05optimized.ll\n",
    ")"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "Visualize [intermediate file](output/05intermediate-optimized.mlir)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "! scripts/run-bambu.sh optimized"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "![tutorial-flow](imgs/flow-diagram.png)"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# OpenRoad Flow: Automatic ASIC place and route (Step 6)"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### Baseline kernel"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 14,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "/files0/extended/bohm747/Development/soda/soda-opt/docs/tutorials/pact2022/docker-version/output/baseline /files0/extended/bohm747/Development/soda/soda-opt/docs/tutorials/pact2022/docker-version\n",
      "[INFO][FLOW] Using platform directory /opt/openroad/openroad_flow_scripts/flow/platforms/nangate45\n",
      "/opt/openroad/openroad_flow_scripts/flow/util/markDontUse.py -p \"TAPCELL_X1 FILLCELL_X1 AOI211_X1 OAI211_X1\" -i /opt/openroad/openroad_flow_scripts/flow/platforms/nangate45/lib/NangateOpenCellLibrary_typical.lib -o /working_dir/HLS_output/Synthesis/bash_flow/openroad/objects/nangate45/main_kernel/base/lib/NangateOpenCellLibrary_typical.lib\n",
      "Opening file for replace: /opt/openroad/openroad_flow_scripts/flow/platforms/nangate45/lib/NangateOpenCellLibrary_typical.lib\n",
      "Marked 4 cells as dont_use\n",
      "Commented 0 lines containing \"original_pin\"\n",
      "Replaced malformed functions 0\n",
      "Writing replaced file: /working_dir/HLS_output/Synthesis/bash_flow/openroad/objects/nangate45/main_kernel/base/lib/NangateOpenCellLibrary_typical.lib\n",
      "mkdir -p /working_dir/HLS_output/Synthesis/bash_flow/openroad/results/nangate45/main_kernel/base /working_dir/HLS_output/Synthesis/bash_flow/openroad/logs/nangate45/main_kernel/base /working_dir/HLS_output/Synthesis/bash_flow/openroad/reports/nangate45/main_kernel/base\n",
      "(/usr/bin/time -f 'Elapsed time: %E[h:]min:sec. CPU time: user %U sys %S (%P). Peak memory: %MKB.' /opt/openroad/yosys/bin/yosys -v 3 -c /opt/openroad/openroad_flow_scripts/flow/scripts/synth.tcl) 2>&1 | tee /working_dir/HLS_output/Synthesis/bash_flow/openroad/logs/nangate45/main_kernel/base/1_1_yosys.log\n",
      "1. Executing Verilog-2005 frontend: ./main_kernel.v\n",
      "2. Executing Liberty frontend.\n",
      "3. Executing Verilog-2005 frontend: /opt/openroad/openroad_flow_scripts/flow/platforms/nangate45/cells_clkgate.v\n",
      "4. Executing SYNTH pass.\n",
      "4.1. Executing HIERARCHY pass (managing design hierarchy).\n",
      "4.2. Executing AST frontend in derive mode using pre-parsed AST for module `\\main_kernel'.\n",
      "4.2.1. Analyzing design hierarchy..\n",
      "4.2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\\_main_kernel'.\n",
      "4.2.3. Analyzing design hierarchy..\n",
      "4.2.4. Executing AST frontend in derive mode using pre-parsed AST for module `\\flipflop_AR'.\n",
      "4.2.5. Executing AST frontend in derive mode using pre-parsed AST for module `\\datapath_main_kernel'.\n",
      "4.2.6. Executing AST frontend in derive mode using pre-parsed AST for module `\\controller_main_kernel'.\n",
      "4.2.7. Analyzing design hierarchy..\n",
      "4.2.8. Executing AST frontend in derive mode using pre-parsed AST for module `\\split_signal'.\n",
      "4.2.9. Executing AST frontend in derive mode using pre-parsed AST for module `\\split_signal'.\n",
      "4.2.10. Executing AST frontend in derive mode using pre-parsed AST for module `\\split_signal'.\n",
      "4.2.11. Executing AST frontend in derive mode using pre-parsed AST for module `\\register_SE'.\n",
      "4.2.12. Executing AST frontend in derive mode using pre-parsed AST for module `\\register_STD'.\n",
      "4.2.13. Executing AST frontend in derive mode using pre-parsed AST for module `\\register_SE'.\n",
      "4.2.14. Executing AST frontend in derive mode using pre-parsed AST for module `\\register_SE'.\n",
      "4.2.15. Executing AST frontend in derive mode using pre-parsed AST for module `\\register_SE'.\n",
      "4.2.16. Executing AST frontend in derive mode using pre-parsed AST for module `\\join_signal'.\n",
      "4.2.17. Executing AST frontend in derive mode using pre-parsed AST for module `\\join_signal'.\n",
      "4.2.18. Executing AST frontend in derive mode using pre-parsed AST for module `\\join_signal'.\n",
      "4.2.19. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_bit_and_expr_FU'.\n",
      "4.2.20. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_lshift_expr_FU'.\n",
      "4.2.21. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_plus_expr_FU'.\n",
      "4.2.22. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_rshift_expr_FU'.\n",
      "4.2.23. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_bit_and_expr_FU'.\n",
      "4.2.24. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_lshift_expr_FU'.\n",
      "4.2.25. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_plus_expr_FU'.\n",
      "4.2.26. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_rshift_expr_FU'.\n",
      "4.2.27. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_bit_and_expr_FU'.\n",
      "4.2.28. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_lshift_expr_FU'.\n",
      "4.2.29. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_plus_expr_FU'.\n",
      "4.2.30. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_rshift_expr_FU'.\n",
      "4.2.31. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_plus_expr_FU'.\n",
      "4.2.32. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_plus_expr_FU'.\n",
      "4.2.33. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_plus_expr_FU'.\n",
      "4.2.34. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_bit_and_expr_FU'.\n",
      "4.2.35. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_lshift_expr_FU'.\n",
      "4.2.36. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_plus_expr_FU'.\n",
      "4.2.37. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_rshift_expr_FU'.\n",
      "4.2.38. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_rshift_expr_FU'.\n",
      "4.2.39. Executing AST frontend in derive mode using pre-parsed AST for module `\\UUdata_converter_FU'.\n",
      "4.2.40. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_ne_expr_FU'.\n",
      "4.2.41. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_lt_expr_FU'.\n",
      "4.2.42. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_lshift_expr_FU'.\n",
      "4.2.43. Executing AST frontend in derive mode using pre-parsed AST for module `\\read_cond_FU'.\n",
      "4.2.44. Executing AST frontend in derive mode using pre-parsed AST for module `\\UUdata_converter_FU'.\n",
      "4.2.45. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_bit_ior_expr_FU'.\n",
      "4.2.46. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_pointer_plus_expr_FU'.\n",
      "4.2.47. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_bit_ior_expr_FU'.\n",
      "4.2.48. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_bit_ior_expr_FU'.\n",
      "4.2.49. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_lshift_expr_FU'.\n",
      "4.2.50. Executing AST frontend in derive mode using pre-parsed AST for module `\\UUdata_converter_FU'.\n",
      "4.2.51. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_plus_expr_FU'.\n",
      "4.2.52. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_lshift_expr_FU'.\n",
      "4.2.53. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_bit_ior_concat_expr_FU'.\n",
      "4.2.54. Executing AST frontend in derive mode using pre-parsed AST for module `\\UUdata_converter_FU'.\n",
      "4.2.55. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_bit_ior_concat_expr_FU'.\n",
      "4.2.56. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_bit_ior_concat_expr_FU'.\n",
      "4.2.57. Executing AST frontend in derive mode using pre-parsed AST for module `\\UUdata_converter_FU'.\n",
      "4.2.58. Executing AST frontend in derive mode using pre-parsed AST for module `\\UUdata_converter_FU'.\n",
      "4.2.59. Executing AST frontend in derive mode using pre-parsed AST for module `\\UUdata_converter_FU'.\n",
      "4.2.60. Executing AST frontend in derive mode using pre-parsed AST for module `\\UUdata_converter_FU'.\n",
      "4.2.61. Executing AST frontend in derive mode using pre-parsed AST for module `\\UUdata_converter_FU'.\n",
      "4.2.62. Executing AST frontend in derive mode using pre-parsed AST for module `\\constant_value'.\n",
      "4.2.63. Executing AST frontend in derive mode using pre-parsed AST for module `\\constant_value'.\n",
      "4.2.64. Executing AST frontend in derive mode using pre-parsed AST for module `\\constant_value'.\n",
      "4.2.65. Executing AST frontend in derive mode using pre-parsed AST for module `\\constant_value'.\n",
      "4.2.66. Executing AST frontend in derive mode using pre-parsed AST for module `\\constant_value'.\n",
      "4.2.67. Executing AST frontend in derive mode using pre-parsed AST for module `\\constant_value'.\n",
      "4.2.68. Executing AST frontend in derive mode using pre-parsed AST for module `\\constant_value'.\n",
      "4.2.69. Executing AST frontend in derive mode using pre-parsed AST for module `\\constant_value'.\n",
      "4.2.70. Executing AST frontend in derive mode using pre-parsed AST for module `\\constant_value'.\n",
      "4.2.71. Executing AST frontend in derive mode using pre-parsed AST for module `\\constant_value'.\n",
      "4.2.72. Executing AST frontend in derive mode using pre-parsed AST for module `\\bus_merger'.\n",
      "4.2.73. Executing AST frontend in derive mode using pre-parsed AST for module `\\bus_merger'.\n",
      "4.2.74. Executing AST frontend in derive mode using pre-parsed AST for module `\\bus_merger'.\n",
      "4.2.75. Executing AST frontend in derive mode using pre-parsed AST for module `\\__float_mule8m23b_127nih'.\n",
      "4.2.76. Executing AST frontend in derive mode using pre-parsed AST for module `\\__float_adde8m23b_127nih'.\n",
      "4.2.77. Executing AST frontend in derive mode using pre-parsed AST for module `\\MUX_GATE'.\n",
      "4.2.78. Executing AST frontend in derive mode using pre-parsed AST for module `\\MUX_GATE'.\n",
      "4.2.79. Executing AST frontend in derive mode using pre-parsed AST for module `\\BMEMORY_CTRLN'.\n",
      "4.2.80. Executing AST frontend in derive mode using pre-parsed AST for module `\\ASSIGN_VECTOR_BOOL_FU'.\n",
      "4.2.81. Executing AST frontend in derive mode using pre-parsed AST for module `\\ASSIGN_UNSIGNED_FU'.\n",
      "4.2.82. Analyzing design hierarchy..\n",
      "4.2.83. Executing AST frontend in derive mode using pre-parsed AST for module `\\register_STD'.\n",
      "4.2.84. Executing AST frontend in derive mode using pre-parsed AST for module `\\datapath___float_adde8m23b_127nih'.\n",
      "4.2.85. Executing AST frontend in derive mode using pre-parsed AST for module `\\controller___float_adde8m23b_127nih'.\n",
      "4.2.86. Executing AST frontend in derive mode using pre-parsed AST for module `\\datapath___float_mule8m23b_127nih'.\n",
      "4.2.87. Executing AST frontend in derive mode using pre-parsed AST for module `\\controller___float_mule8m23b_127nih'.\n",
      "4.2.88. Analyzing design hierarchy..\n",
      "4.2.89. Executing AST frontend in derive mode using pre-parsed AST for module `\\register_STD'.\n",
      "4.2.90. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_cond_expr_FU'.\n",
      "4.2.91. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_cond_expr_FU'.\n",
      "4.2.92. Executing AST frontend in derive mode using pre-parsed AST for module `\\truth_and_expr_FU'.\n",
      "4.2.93. Executing AST frontend in derive mode using pre-parsed AST for module `\\truth_or_expr_FU'.\n",
      "4.2.94. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_rshift_expr_FU'.\n",
      "4.2.95. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_lshift_expr_FU'.\n",
      "4.2.96. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_rshift_expr_FU'.\n",
      "4.2.97. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_rshift_expr_FU'.\n",
      "4.2.98. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_lshift_expr_FU'.\n",
      "4.2.99. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_rshift_expr_FU'.\n",
      "4.2.100. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_lshift_expr_FU'.\n",
      "4.2.101. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_extract_bit_expr_FU'.\n",
      "4.2.102. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_lshift_expr_FU'.\n",
      "4.2.103. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_rshift_expr_FU'.\n",
      "4.2.104. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_lshift_expr_FU'.\n",
      "4.2.105. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_rshift_expr_FU'.\n",
      "4.2.106. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_lshift_expr_FU'.\n",
      "4.2.107. Executing AST frontend in derive mode using pre-parsed AST for module `\\truth_xor_expr_FU'.\n",
      "4.2.108. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_lshift_expr_FU'.\n",
      "4.2.109. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_eq_expr_FU'.\n",
      "4.2.110. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_eq_expr_FU'.\n",
      "4.2.111. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_ne_expr_FU'.\n",
      "4.2.112. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_eq_expr_FU'.\n",
      "4.2.113. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_eq_expr_FU'.\n",
      "4.2.114. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_eq_expr_FU'.\n",
      "4.2.115. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_eq_expr_FU'.\n",
      "4.2.116. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_bit_ior_expr_FU'.\n",
      "4.2.117. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_bit_and_expr_FU'.\n",
      "4.2.118. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_rshift_expr_FU'.\n",
      "4.2.119. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_bit_and_expr_FU'.\n",
      "4.2.120. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_rshift_expr_FU'.\n",
      "4.2.121. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_rshift_expr_FU'.\n",
      "4.2.122. Executing AST frontend in derive mode using pre-parsed AST for module `\\UUdata_converter_FU'.\n",
      "4.2.123. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_bit_ior_expr_FU'.\n",
      "4.2.124. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_bit_ior_expr_FU'.\n",
      "4.2.125. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_bit_xor_expr_FU'.\n",
      "4.2.126. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_bit_ior_expr_FU'.\n",
      "4.2.127. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_bit_and_expr_FU'.\n",
      "4.2.128. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_bit_and_expr_FU'.\n",
      "4.2.129. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_rshift_expr_FU'.\n",
      "4.2.130. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_bit_ior_expr_FU'.\n",
      "4.2.131. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_bit_and_expr_FU'.\n",
      "4.2.132. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_plus_expr_FU'.\n",
      "4.2.133. Executing AST frontend in derive mode using pre-parsed AST for module `\\UUdata_converter_FU'.\n",
      "4.2.134. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_lshift_expr_FU'.\n",
      "4.2.135. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_bit_xor_expr_FU'.\n",
      "4.2.136. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_bit_and_expr_FU'.\n",
      "4.2.137. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_mult_expr_FU'.\n",
      "4.2.138. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_lshift_expr_FU'.\n",
      "4.2.139. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_bit_and_expr_FU'.\n",
      "4.2.140. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_lshift_expr_FU'.\n",
      "4.2.141. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_rshift_expr_FU'.\n",
      "4.2.142. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_bit_ior_expr_FU'.\n",
      "4.2.143. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_ternary_plus_expr_FU'.\n",
      "4.2.144. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_bit_and_expr_FU'.\n",
      "4.2.145. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_bit_ior_expr_FU'.\n",
      "4.2.146. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_rshift_expr_FU'.\n",
      "4.2.147. Executing AST frontend in derive mode using pre-parsed AST for module `\\UUdata_converter_FU'.\n",
      "4.2.148. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_bit_and_expr_FU'.\n",
      "4.2.149. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_bit_and_expr_FU'.\n",
      "4.2.150. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_plus_expr_FU'.\n",
      "4.2.151. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_bit_and_expr_FU'.\n",
      "4.2.152. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_bit_ior_expr_FU'.\n",
      "4.2.153. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_rshift_expr_FU'.\n",
      "4.2.154. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_lshift_expr_FU'.\n",
      "4.2.155. Executing AST frontend in derive mode using pre-parsed AST for module `\\constant_value'.\n",
      "4.2.156. Executing AST frontend in derive mode using pre-parsed AST for module `\\constant_value'.\n",
      "4.2.157. Executing AST frontend in derive mode using pre-parsed AST for module `\\constant_value'.\n",
      "4.2.158. Executing AST frontend in derive mode using pre-parsed AST for module `\\constant_value'.\n",
      "4.2.159. Executing AST frontend in derive mode using pre-parsed AST for module `\\constant_value'.\n",
      "4.2.160. Executing AST frontend in derive mode using pre-parsed AST for module `\\constant_value'.\n",
      "4.2.161. Executing AST frontend in derive mode using pre-parsed AST for module `\\constant_value'.\n",
      "4.2.162. Executing AST frontend in derive mode using pre-parsed AST for module `\\constant_value'.\n",
      "4.2.163. Executing AST frontend in derive mode using pre-parsed AST for module `\\constant_value'.\n",
      "4.2.164. Executing AST frontend in derive mode using pre-parsed AST for module `\\constant_value'.\n",
      "4.2.165. Executing AST frontend in derive mode using pre-parsed AST for module `\\constant_value'.\n",
      "4.2.166. Executing AST frontend in derive mode using pre-parsed AST for module `\\constant_value'.\n",
      "4.2.167. Executing AST frontend in derive mode using pre-parsed AST for module `\\constant_value'.\n",
      "4.2.168. Executing AST frontend in derive mode using pre-parsed AST for module `\\constant_value'.\n",
      "4.2.169. Executing AST frontend in derive mode using pre-parsed AST for module `\\constant_value'.\n",
      "4.2.170. Executing AST frontend in derive mode using pre-parsed AST for module `\\constant_value'.\n",
      "4.2.171. Executing AST frontend in derive mode using pre-parsed AST for module `\\constant_value'.\n",
      "4.2.172. Executing AST frontend in derive mode using pre-parsed AST for module `\\register_STD'.\n",
      "4.2.173. Executing AST frontend in derive mode using pre-parsed AST for module `\\register_SE'.\n",
      "4.2.174. Executing AST frontend in derive mode using pre-parsed AST for module `\\register_STD'.\n",
      "4.2.175. Executing AST frontend in derive mode using pre-parsed AST for module `\\register_STD'.\n",
      "4.2.176. Executing AST frontend in derive mode using pre-parsed AST for module `\\register_STD'.\n",
      "4.2.177. Executing AST frontend in derive mode using pre-parsed AST for module `\\ASSIGN_UNSIGNED_FU'.\n",
      "4.2.178. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_rshift_expr_FU'.\n",
      "4.2.179. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_lshift_expr_FU'.\n",
      "4.2.180. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_rshift_expr_FU'.\n",
      "4.2.181. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_rshift_expr_FU'.\n",
      "4.2.182. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_lshift_expr_FU'.\n",
      "4.2.183. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_rshift_expr_FU'.\n",
      "4.2.184. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_rshift_expr_FU'.\n",
      "4.2.185. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_lshift_expr_FU'.\n",
      "4.2.186. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_rshift_expr_FU'.\n",
      "4.2.187. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_rshift_expr_FU'.\n",
      "4.2.188. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_lshift_expr_FU'.\n",
      "4.2.189. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_rshift_expr_FU'.\n",
      "4.2.190. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_rshift_expr_FU'.\n",
      "4.2.191. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_lshift_expr_FU'.\n",
      "4.2.192. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_bit_and_expr_FU'.\n",
      "4.2.193. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_lshift_expr_FU'.\n",
      "4.2.194. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_plus_expr_FU'.\n",
      "4.2.195. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_rshift_expr_FU'.\n",
      "4.2.196. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_rshift_expr_FU'.\n",
      "4.2.197. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_lshift_expr_FU'.\n",
      "4.2.198. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_lshift_expr_FU'.\n",
      "4.2.199. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_lshift_expr_FU'.\n",
      "4.2.200. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_lshift_expr_FU'.\n",
      "4.2.201. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_lshift_expr_FU'.\n",
      "4.2.202. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_lt_expr_FU'.\n",
      "4.2.203. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_eq_expr_FU'.\n",
      "4.2.204. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_eq_expr_FU'.\n",
      "4.2.205. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_eq_expr_FU'.\n",
      "4.2.206. Executing AST frontend in derive mode using pre-parsed AST for module `\\UIdata_converter_FU'.\n",
      "4.2.207. Executing AST frontend in derive mode using pre-parsed AST for module `\\lshift_expr_FU'.\n",
      "4.2.208. Executing AST frontend in derive mode using pre-parsed AST for module `\\lshift_expr_FU'.\n",
      "4.2.209. Executing AST frontend in derive mode using pre-parsed AST for module `\\IUdata_converter_FU'.\n",
      "4.2.210. Executing AST frontend in derive mode using pre-parsed AST for module `\\rshift_expr_FU'.\n",
      "4.2.211. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_ne_expr_FU'.\n",
      "4.2.212. Executing AST frontend in derive mode using pre-parsed AST for module `\\IUdata_converter_FU'.\n",
      "4.2.213. Executing AST frontend in derive mode using pre-parsed AST for module `\\rshift_expr_FU'.\n",
      "4.2.214. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_ne_expr_FU'.\n",
      "4.2.215. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_lt_expr_FU'.\n",
      "4.2.216. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_bit_ior_expr_FU'.\n",
      "4.2.217. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_bit_ior_expr_FU'.\n",
      "4.2.218. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_lshift_expr_FU'.\n",
      "4.2.219. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_bit_ior_expr_FU'.\n",
      "4.2.220. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_lshift_expr_FU'.\n",
      "4.2.221. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_cond_expr_FU'.\n",
      "4.2.222. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_cond_expr_FU'.\n",
      "4.2.223. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_bit_and_expr_FU'.\n",
      "4.2.224. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_cond_expr_FU'.\n",
      "4.2.225. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_rshift_expr_FU'.\n",
      "4.2.226. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_plus_expr_FU'.\n",
      "4.2.227. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_rshift_expr_FU'.\n",
      "4.2.228. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_rshift_expr_FU'.\n",
      "4.2.229. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_bit_and_expr_FU'.\n",
      "4.2.230. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_bit_ior_expr_FU'.\n",
      "4.2.231. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_rshift_expr_FU'.\n",
      "4.2.232. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_cond_expr_FU'.\n",
      "4.2.233. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_ternary_pm_expr_FU'.\n",
      "4.2.234. Executing AST frontend in derive mode using pre-parsed AST for module `\\UUdata_converter_FU'.\n",
      "4.2.235. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_bit_ior_expr_FU'.\n",
      "4.2.236. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_bit_ior_expr_FU'.\n",
      "4.2.237. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_bit_ior_expr_FU'.\n",
      "4.2.238. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_bit_ior_expr_FU'.\n",
      "4.2.239. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_lshift_expr_FU'.\n",
      "4.2.240. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_cond_expr_FU'.\n",
      "4.2.241. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_lshift_expr_FU'.\n",
      "4.2.242. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_bit_and_expr_FU'.\n",
      "4.2.243. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_cond_expr_FU'.\n",
      "4.2.244. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_lshift_expr_FU'.\n",
      "4.2.245. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_bit_and_expr_FU'.\n",
      "4.2.246. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_cond_expr_FU'.\n",
      "4.2.247. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_lshift_expr_FU'.\n",
      "4.2.248. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_cond_expr_FU'.\n",
      "4.2.249. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_lshift_expr_FU'.\n",
      "4.2.250. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_bit_and_expr_FU'.\n",
      "4.2.251. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_bit_and_expr_FU'.\n",
      "4.2.252. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_bit_ior_concat_expr_FU'.\n",
      "4.2.253. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_bit_xor_expr_FU'.\n",
      "4.2.254. Executing AST frontend in derive mode using pre-parsed AST for module `\\IIdata_converter_FU'.\n",
      "4.2.255. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_bit_and_expr_FU'.\n",
      "4.2.256. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_rshift_expr_FU'.\n",
      "4.2.257. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_bit_and_expr_FU'.\n",
      "4.2.258. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_bit_xor_expr_FU'.\n",
      "4.2.259. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_lshift_expr_FU'.\n",
      "4.2.260. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_bit_and_expr_FU'.\n",
      "4.2.261. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_bit_ior_expr_FU'.\n",
      "4.2.262. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_rshift_expr_FU'.\n",
      "4.2.263. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_lshift_expr_FU'.\n",
      "4.2.264. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_minus_expr_FU'.\n",
      "4.2.265. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_bit_and_expr_FU'.\n",
      "4.2.266. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_bit_and_expr_FU'.\n",
      "4.2.267. Executing AST frontend in derive mode using pre-parsed AST for module `\\constant_value'.\n",
      "4.2.268. Executing AST frontend in derive mode using pre-parsed AST for module `\\constant_value'.\n",
      "4.2.269. Executing AST frontend in derive mode using pre-parsed AST for module `\\constant_value'.\n",
      "4.2.270. Executing AST frontend in derive mode using pre-parsed AST for module `\\constant_value'.\n",
      "4.2.271. Executing AST frontend in derive mode using pre-parsed AST for module `\\constant_value'.\n",
      "4.2.272. Executing AST frontend in derive mode using pre-parsed AST for module `\\constant_value'.\n",
      "4.2.273. Executing AST frontend in derive mode using pre-parsed AST for module `\\constant_value'.\n",
      "4.2.274. Executing AST frontend in derive mode using pre-parsed AST for module `\\constant_value'.\n",
      "4.2.275. Executing AST frontend in derive mode using pre-parsed AST for module `\\constant_value'.\n",
      "4.2.276. Executing AST frontend in derive mode using pre-parsed AST for module `\\constant_value'.\n",
      "4.2.277. Executing AST frontend in derive mode using pre-parsed AST for module `\\constant_value'.\n",
      "4.2.278. Executing AST frontend in derive mode using pre-parsed AST for module `\\constant_value'.\n",
      "4.2.279. Executing AST frontend in derive mode using pre-parsed AST for module `\\constant_value'.\n",
      "4.2.280. Analyzing design hierarchy..\n",
      "4.2.281. Analyzing design hierarchy..\n",
      "4.3. Executing PROC pass (convert processes to netlists).\n",
      "4.3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).\n",
      "4.3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).\n",
      "4.3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).\n",
      "4.3.4. Executing PROC_INIT pass (extract init attributes).\n",
      "4.3.5. Executing PROC_ARST pass (detect async resets in processes).\n",
      "4.3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).\n",
      "4.3.7. Executing PROC_DLATCH pass (convert process syncs to latches).\n",
      "4.3.8. Executing PROC_DFF pass (convert process syncs to FFs).\n",
      "4.3.9. Executing PROC_MEMWR pass (convert process memory writes to cells).\n",
      "4.3.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).\n",
      "4.3.11. Executing OPT_EXPR pass (perform const folding).\n",
      "4.4. Executing FLATTEN pass (flatten design).\n",
      "4.5. Executing OPT_EXPR pass (perform const folding).\n",
      "4.6. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "4.7. Executing CHECK pass (checking for obvious problems).\n",
      "4.8. Executing OPT pass (performing simple optimizations).\n",
      "4.8.1. Executing OPT_EXPR pass (perform const folding).\n",
      "4.8.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "4.8.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "4.8.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "4.8.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "4.8.6. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "4.8.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "4.8.8. Executing OPT_EXPR pass (perform const folding).\n",
      "4.8.9. Rerunning OPT passes. (Maybe there is more to do..)\n",
      "4.8.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "4.8.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "4.8.12. Executing OPT_MERGE pass (detect identical cells).\n",
      "4.8.13. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "4.8.14. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "4.8.15. Executing OPT_EXPR pass (perform const folding).\n",
      "4.8.16. Finished OPT passes. (There is nothing left to do.)\n",
      "4.9. Executing FSM pass (extract and optimize FSM).\n",
      "4.9.1. Executing FSM_DETECT pass (finding FSMs in design).\n",
      "4.9.2. Executing FSM_EXTRACT pass (extracting FSM from design).\n",
      "4.9.3. Executing FSM_OPT pass (simple optimizations of FSMs).\n",
      "4.9.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "4.9.5. Executing FSM_OPT pass (simple optimizations of FSMs).\n",
      "4.9.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).\n",
      "4.9.7. Executing FSM_INFO pass (dumping all available information on FSM cells).\n",
      "4.9.8. Executing FSM_MAP pass (mapping FSMs to basic logic).\n",
      "4.10. Executing OPT pass (performing simple optimizations).\n",
      "4.10.1. Executing OPT_EXPR pass (perform const folding).\n",
      "4.10.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "4.10.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "4.10.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "4.10.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "4.10.6. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "4.10.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "4.10.8. Executing OPT_EXPR pass (perform const folding).\n",
      "4.10.9. Rerunning OPT passes. (Maybe there is more to do..)\n",
      "4.10.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "4.10.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "4.10.12. Executing OPT_MERGE pass (detect identical cells).\n",
      "4.10.13. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "4.10.14. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "4.10.15. Executing OPT_EXPR pass (perform const folding).\n",
      "4.10.16. Finished OPT passes. (There is nothing left to do.)\n",
      "4.11. Executing WREDUCE pass (reducing word size of cells).\n",
      "4.12. Executing PEEPOPT pass (run peephole optimizers).\n",
      "4.13. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "4.14. Executing ALUMACC pass (create $alu and $macc cells).\n",
      "4.15. Executing SHARE pass (SAT-based resource sharing).\n",
      "4.16. Executing OPT pass (performing simple optimizations).\n",
      "4.16.1. Executing OPT_EXPR pass (perform const folding).\n",
      "4.16.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "4.16.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "4.16.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "4.16.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "4.16.6. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "4.16.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "4.16.8. Executing OPT_EXPR pass (perform const folding).\n",
      "4.16.9. Rerunning OPT passes. (Maybe there is more to do..)\n",
      "4.16.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "4.16.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "4.16.12. Executing OPT_MERGE pass (detect identical cells).\n",
      "4.16.13. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "4.16.14. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "4.16.15. Executing OPT_EXPR pass (perform const folding).\n",
      "4.16.16. Finished OPT passes. (There is nothing left to do.)\n",
      "4.17. Executing MEMORY pass.\n",
      "4.17.1. Executing OPT_MEM pass (optimize memories).\n",
      "4.17.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).\n",
      "4.17.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).\n",
      "4.17.4. Executing MEMORY_DFF pass (merging $dff cells to $memrd).\n",
      "4.17.5. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "4.17.6. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).\n",
      "4.17.7. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).\n",
      "4.17.8. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "4.17.9. Executing MEMORY_COLLECT pass (generating $mem cells).\n",
      "4.18. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "4.19. Executing OPT pass (performing simple optimizations).\n",
      "4.19.1. Executing OPT_EXPR pass (perform const folding).\n",
      "4.19.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "4.19.3. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "4.19.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "4.19.5. Finished fast OPT passes.\n",
      "4.20. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).\n",
      "4.21. Executing OPT pass (performing simple optimizations).\n",
      "4.21.1. Executing OPT_EXPR pass (perform const folding).\n",
      "4.21.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "4.21.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "4.21.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "4.21.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "4.21.6. Executing OPT_SHARE pass.\n",
      "4.21.7. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "4.21.8. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "4.21.9. Executing OPT_EXPR pass (perform const folding).\n",
      "4.21.10. Rerunning OPT passes. (Maybe there is more to do..)\n",
      "4.21.11. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "4.21.12. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "4.21.13. Executing OPT_MERGE pass (detect identical cells).\n",
      "4.21.14. Executing OPT_SHARE pass.\n",
      "4.21.15. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "4.21.16. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "4.21.17. Executing OPT_EXPR pass (perform const folding).\n",
      "4.21.18. Rerunning OPT passes. (Maybe there is more to do..)\n",
      "4.21.19. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "4.21.20. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "4.21.21. Executing OPT_MERGE pass (detect identical cells).\n",
      "4.21.22. Executing OPT_SHARE pass.\n",
      "4.21.23. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "4.21.24. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "4.21.25. Executing OPT_EXPR pass (perform const folding).\n",
      "4.21.26. Finished OPT passes. (There is nothing left to do.)\n",
      "4.22. Executing TECHMAP pass (map to technology primitives).\n",
      "4.22.1. Executing Verilog-2005 frontend: /opt/openroad/yosys/bin/../share/yosys/techmap.v\n",
      "4.22.2. Continuing TECHMAP pass.\n",
      "4.23. Executing OPT pass (performing simple optimizations).\n",
      "4.23.1. Executing OPT_EXPR pass (perform const folding).\n",
      "4.23.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "4.23.3. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "4.23.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "4.23.5. Finished fast OPT passes.\n",
      "4.24. Executing ABC pass (technology mapping using ABC).\n",
      "4.24.1. Extracting gate netlist of module `\\main_kernel' to `<abc-temp-dir>/input.blif'..\n",
      "4.25. Executing OPT pass (performing simple optimizations).\n",
      "4.25.1. Executing OPT_EXPR pass (perform const folding).\n",
      "4.25.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "4.25.3. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "4.25.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "4.25.5. Finished fast OPT passes.\n",
      "4.26. Executing HIERARCHY pass (managing design hierarchy).\n",
      "4.26.1. Analyzing design hierarchy..\n",
      "4.26.2. Analyzing design hierarchy..\n",
      "4.27. Printing statistics.\n",
      "4.28. Executing CHECK pass (checking for obvious problems).\n",
      "5. Executing OPT pass (performing simple optimizations).\n",
      "5.1. Executing OPT_EXPR pass (perform const folding).\n",
      "5.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "5.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "5.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "5.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "5.6. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "5.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "5.8. Executing OPT_EXPR pass (perform const folding).\n",
      "5.9. Rerunning OPT passes. (Maybe there is more to do..)\n",
      "5.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "5.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "5.12. Executing OPT_MERGE pass (detect identical cells).\n",
      "5.13. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "5.14. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "5.15. Executing OPT_EXPR pass (perform const folding).\n",
      "5.16. Finished OPT passes. (There is nothing left to do.)\n",
      "6. Executing EXTRACT_FA pass (find and extract full/half adders).\n",
      "7. Executing TECHMAP pass (map to technology primitives).\n",
      "7.1. Executing Verilog-2005 frontend: /opt/openroad/openroad_flow_scripts/flow/platforms/nangate45/cells_adders.v\n",
      "7.2. Continuing TECHMAP pass.\n",
      "8. Executing TECHMAP pass (map to technology primitives).\n",
      "8.1. Executing Verilog-2005 frontend: /opt/openroad/yosys/bin/../share/yosys/techmap.v\n",
      "8.2. Continuing TECHMAP pass.\n",
      "9. Executing OPT pass (performing simple optimizations).\n",
      "9.1. Executing OPT_EXPR pass (perform const folding).\n",
      "9.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "9.3. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "9.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "9.5. Finished fast OPT passes.\n",
      "10. Executing TECHMAP pass (map to technology primitives).\n",
      "10.1. Executing Verilog-2005 frontend: /opt/openroad/openroad_flow_scripts/flow/platforms/nangate45/cells_latch.v\n",
      "10.2. Continuing TECHMAP pass.\n",
      "11. Executing DFFLIBMAP pass (mapping DFF cells to sequential cells from liberty file).\n",
      "Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFRS_X1' - skipping.\n",
      "Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFRS_X2' - skipping.\n",
      "Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFR_X1' - skipping.\n",
      "Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFR_X2' - skipping.\n",
      "Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFS_X1' - skipping.\n",
      "Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFS_X2' - skipping.\n",
      "Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFF_X1' - skipping.\n",
      "Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFF_X2' - skipping.\n",
      "11.1. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).\n",
      "12. Executing OPT pass (performing simple optimizations).\n",
      "12.1. Executing OPT_EXPR pass (perform const folding).\n",
      "12.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "12.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "12.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "12.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "12.6. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "12.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "12.8. Executing OPT_EXPR pass (perform const folding).\n",
      "12.9. Rerunning OPT passes. (Maybe there is more to do..)\n",
      "12.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "12.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "12.12. Executing OPT_MERGE pass (detect identical cells).\n",
      "12.13. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "12.14. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "12.15. Executing OPT_EXPR pass (perform const folding).\n",
      "12.16. Finished OPT passes. (There is nothing left to do.)\n",
      "Using ABC speed script.\n",
      "[FLOW] Set ABC_CLOCK_PERIOD_IN_PS to: 5000\n",
      "13. Executing ABC pass (technology mapping using ABC).\n",
      "13.1. Extracting gate netlist of module `\\main_kernel' to `<abc-temp-dir>/input.blif'..\n",
      "13.1.1. Executing ABC.\n",
      "13.1.2. Re-integrating ABC results.\n",
      "14. Executing SETUNDEF pass (replace undef values with defined constants).\n",
      "15. Executing SPLITNETS pass (splitting up multi-bit signals).\n",
      "16. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "17. Executing HILOMAP pass (mapping to constant drivers).\n",
      "18. Executing INSBUF pass (insert buffer cells for connected wires).\n",
      "19. Executing CHECK pass (checking for obvious problems).\n",
      "20. Printing statistics.\n",
      "21. Executing Verilog backend.\n",
      "Warnings: 8 unique messages, 72 total\n",
      "End of script. Logfile hash: 2d868fe6cf, CPU: user 27.93s system 0.07s, MEM: 165.09 MB peak\n",
      "Yosys 0.13+15 (git sha1 bc027b2, gcc 9.4.0-1ubuntu1~20.04.1 -fPIC -Os)\n",
      "Time spent: 36% 2x abc (15 sec), 14% 37x opt_clean (6 sec), ...\n",
      "Elapsed time: 0:43.49[h:]min:sec. CPU time: user 42.70 sys 0.76 (99%). Peak memory: 169052KB.\n",
      "mkdir -p /working_dir/HLS_output/Synthesis/bash_flow/openroad/results/nangate45/main_kernel/base /working_dir/HLS_output/Synthesis/bash_flow/openroad/logs/nangate45/main_kernel/base /working_dir/HLS_output/Synthesis/bash_flow/openroad/reports/nangate45/main_kernel/base\n",
      "cp /working_dir/HLS_output/Synthesis/bash_flow/openroad/results/nangate45/main_kernel/base/1_1_yosys.v /working_dir/HLS_output/Synthesis/bash_flow/openroad/results/nangate45/main_kernel/base/1_synth.v\n",
      "mkdir -p /working_dir/HLS_output/Synthesis/bash_flow/openroad/results/nangate45/main_kernel/base /working_dir/HLS_output/Synthesis/bash_flow/openroad/logs/nangate45/main_kernel/base /working_dir/HLS_output/Synthesis/bash_flow/openroad/reports/nangate45/main_kernel/base\n",
      "cp HLS_output/Synthesis/nangate45_constraints.sdc /working_dir/HLS_output/Synthesis/bash_flow/openroad/results/nangate45/main_kernel/base/1_synth.sdc\n",
      "(/usr/bin/time -f 'Elapsed time: %E[h:]min:sec. CPU time: user %U sys %S (%P). Peak memory: %MKB.' /opt/openroad/OpenROAD/bin/openroad -exit -no_init  /opt/openroad/openroad_flow_scripts/flow/scripts/floorplan.tcl -metrics /working_dir/HLS_output/Synthesis/bash_flow/openroad/logs/nangate45/main_kernel/base/2_1_floorplan.json) 2>&1 | tee /working_dir/HLS_output/Synthesis/bash_flow/openroad/logs/nangate45/main_kernel/base/2_1_floorplan.log\n",
      "OpenROAD c525def45ee16f937b86892ecf9afaa44ae0b1a5 \n",
      "This program is licensed under the BSD-3 license. See the LICENSE file for details.\n",
      "Components of this program may be licensed under more restrictive licenses which must be honored.\n",
      "[INFO ODB-0222] Reading LEF file: /opt/openroad/openroad_flow_scripts/flow/platforms/nangate45/lef/NangateOpenCellLibrary.tech.lef\n",
      "[INFO ODB-0223]     Created 22 technology layers\n",
      "[INFO ODB-0224]     Created 27 technology vias\n",
      "[INFO ODB-0226] Finished LEF file:  /opt/openroad/openroad_flow_scripts/flow/platforms/nangate45/lef/NangateOpenCellLibrary.tech.lef\n",
      "[INFO ODB-0222] Reading LEF file: /opt/openroad/openroad_flow_scripts/flow/platforms/nangate45/lef/NangateOpenCellLibrary.macro.mod.lef\n",
      "[INFO ODB-0225]     Created 135 library cells\n",
      "[INFO ODB-0226] Finished LEF file:  /opt/openroad/openroad_flow_scripts/flow/platforms/nangate45/lef/NangateOpenCellLibrary.macro.mod.lef\n",
      "number instances in verilog is 12385\n",
      "[WARNING IFP-0028] Core area lower left (2.000, 2.000) snapped to (2.090, 2.800).\n",
      "[INFO IFP-0001] Added 358 rows of 2648 sites.\n",
      "[INFO RSZ-0026] Removed 774 buffers.\n",
      "Default units for flow\n",
      " time 1ns\n",
      " capacitance 1fF\n",
      " resistance 1kohm\n",
      " voltage 1v\n",
      " current 1mA\n",
      " power 1nW\n",
      " distance 1um\n",
      "\n",
      "==========================================================================\n",
      "floorplan final report_tns\n",
      "--------------------------------------------------------------------------\n",
      "tns -36.95\n",
      "\n",
      "==========================================================================\n",
      "floorplan final report_wns\n",
      "--------------------------------------------------------------------------\n",
      "wns -0.58\n",
      "\n",
      "==========================================================================\n",
      "floorplan final report_worst_slack\n",
      "--------------------------------------------------------------------------\n",
      "worst slack -0.58\n",
      "\n",
      "==========================================================================\n",
      "floorplan final report_clock_skew\n",
      "--------------------------------------------------------------------------\n",
      "Clock clock\n",
      "Latency      CRPR       Skew\n",
      "_23686_/CK ^\n",
      "   0.00\n",
      "_24530_/CK ^\n",
      "   0.00      0.00       0.00\n",
      "\n",
      "\n",
      "==========================================================================\n",
      "floorplan final report_checks -path_delay min\n",
      "--------------------------------------------------------------------------\n",
      "Startpoint: _24850_ (rising edge-triggered flip-flop clocked by clock)\n",
      "Endpoint: _24850_ (rising edge-triggered flip-flop clocked by clock)\n",
      "Path Group: clock\n",
      "Path Type: min\n",
      "\n",
      "Fanout     Cap    Slew   Delay    Time   Description\n",
      "-----------------------------------------------------------------------------\n",
      "                  0.00    0.00    0.00   clock clock (rise edge)\n",
      "                          0.00    0.00   clock network delay (ideal)\n",
      "                  0.00    0.00    0.00 ^ _24850_/CK (DFF_X1)\n",
      "                  0.01    0.06    0.06 ^ _24850_/QN (DFF_X1)\n",
      "     1    2.00                           _main_kernel_i0.Datapath_i.MUX_120_reg_4_0_0_0.in2[0] (net)\n",
      "                  0.01    0.00    0.06 ^ _20864_/A1 (AOI22_X1)\n",
      "                  0.01    0.01    0.08 v _20864_/ZN (AOI22_X1)\n",
      "     1    1.86                           _05964_ (net)\n",
      "                  0.01    0.00    0.08 v _20865_/A (INV_X1)\n",
      "                  0.01    0.01    0.09 ^ _20865_/ZN (INV_X1)\n",
      "     1    1.45                           _01390_ (net)\n",
      "                  0.01    0.00    0.09 ^ _24850_/D (DFF_X1)\n",
      "                                  0.09   data arrival time\n",
      "\n",
      "                  0.00    0.00    0.00   clock clock (rise edge)\n",
      "                          0.00    0.00   clock network delay (ideal)\n",
      "                          0.00    0.00   clock reconvergence pessimism\n",
      "                                  0.00 ^ _24850_/CK (DFF_X1)\n",
      "                          0.01    0.01   library hold time\n",
      "                                  0.01   data required time\n",
      "-----------------------------------------------------------------------------\n",
      "                                  0.01   data required time\n",
      "                                 -0.09   data arrival time\n",
      "-----------------------------------------------------------------------------\n",
      "                                  0.08   slack (MET)\n",
      "\n",
      "\n",
      "\n",
      "==========================================================================\n",
      "floorplan final report_checks -path_delay max\n",
      "--------------------------------------------------------------------------\n",
      "Startpoint: _23864_ (rising edge-triggered flip-flop clocked by clock)\n",
      "Endpoint: _23868_ (rising edge-triggered flip-flop clocked by clock)\n",
      "Path Group: clock\n",
      "Path Type: max\n",
      "\n",
      "Fanout     Cap    Slew   Delay    Time   Description\n",
      "-----------------------------------------------------------------------------\n",
      "                  0.00    0.00    0.00   clock clock (rise edge)\n",
      "                          0.00    0.00   clock network delay (ideal)\n",
      "                  0.00    0.00    0.00 ^ _23864_/CK (DFF_X1)\n",
      "                  0.08    0.16    0.16 ^ _23864_/Q (DFF_X1)\n",
      "    15   33.36                           _main_kernel_i0.Controller_i._present_state[3] (net)\n",
      "                  0.08    0.00    0.16 ^ _14200_/A (INV_X1)\n",
      "                  0.03    0.05    0.21 v _14200_/ZN (INV_X1)\n",
      "    10   19.45                           _06931_ (net)\n",
      "                  0.03    0.00    0.21 v _14437_/B2 (AOI21_X1)\n",
      "                  0.02    0.04    0.26 ^ _14437_/ZN (AOI21_X1)\n",
      "     1    1.94                           _02334_ (net)\n",
      "                  0.02    0.00    0.26 ^ _14438_/A (AOI21_X1)\n",
      "                  0.03    0.02    0.28 v _14438_/ZN (AOI21_X1)\n",
      "     3    4.77                           _02335_ (net)\n",
      "                  0.03    0.00    0.28 v _15929_/A2 (AND2_X1)\n",
      "                  0.01    0.04    0.32 v _15929_/ZN (AND2_X1)\n",
      "     1    1.86                           _03559_ (net)\n",
      "                  0.01    0.00    0.32 v _15930_/A4 (NOR4_X1)\n",
      "                  1.71    1.96    2.28 ^ _15930_/ZN (NOR4_X1)\n",
      "    65  177.33                           _03560_ (net)\n",
      "                  1.71    0.00    2.28 ^ _15956_/A1 (NOR3_X1)\n",
      "                  1.19    2.86    5.14 v _15956_/ZN (NOR3_X1)\n",
      "    64  167.36                           _03586_ (net)\n",
      "                  1.19    0.00    5.14 v _16204_/S (MUX2_X1)\n",
      "                  0.05    0.38    5.52 v _16204_/Z (MUX2_X1)\n",
      "     1    1.37                           _main_kernel_i0.Datapath_i.MUX_81___float_adde8m23b_127nih_121_i0_1_2_0.out1[0] (net)\n",
      "                  0.05    0.00    5.52 v _23868_/D (DFF_X1)\n",
      "                                  5.52   data arrival time\n",
      "\n",
      "                  0.00    5.00    5.00   clock clock (rise edge)\n",
      "                          0.00    5.00   clock network delay (ideal)\n",
      "                          0.00    5.00   clock reconvergence pessimism\n",
      "                                  5.00 ^ _23868_/CK (DFF_X1)\n",
      "                         -0.06    4.94   library setup time\n",
      "                                  4.94   data required time\n",
      "-----------------------------------------------------------------------------\n",
      "                                  4.94   data required time\n",
      "                                 -5.52   data arrival time\n",
      "-----------------------------------------------------------------------------\n",
      "                                 -0.58   slack (VIOLATED)\n",
      "\n",
      "\n",
      "\n",
      "==========================================================================\n",
      "floorplan final report_checks -unconstrained\n",
      "--------------------------------------------------------------------------\n",
      "Startpoint: _23864_ (rising edge-triggered flip-flop clocked by clock)\n",
      "Endpoint: _23868_ (rising edge-triggered flip-flop clocked by clock)\n",
      "Path Group: clock\n",
      "Path Type: max\n",
      "\n",
      "Fanout     Cap    Slew   Delay    Time   Description\n",
      "-----------------------------------------------------------------------------\n",
      "                  0.00    0.00    0.00   clock clock (rise edge)\n",
      "                          0.00    0.00   clock network delay (ideal)\n",
      "                  0.00    0.00    0.00 ^ _23864_/CK (DFF_X1)\n",
      "                  0.08    0.16    0.16 ^ _23864_/Q (DFF_X1)\n",
      "    15   33.36                           _main_kernel_i0.Controller_i._present_state[3] (net)\n",
      "                  0.08    0.00    0.16 ^ _14200_/A (INV_X1)\n",
      "                  0.03    0.05    0.21 v _14200_/ZN (INV_X1)\n",
      "    10   19.45                           _06931_ (net)\n",
      "                  0.03    0.00    0.21 v _14437_/B2 (AOI21_X1)\n",
      "                  0.02    0.04    0.26 ^ _14437_/ZN (AOI21_X1)\n",
      "     1    1.94                           _02334_ (net)\n",
      "                  0.02    0.00    0.26 ^ _14438_/A (AOI21_X1)\n",
      "                  0.03    0.02    0.28 v _14438_/ZN (AOI21_X1)\n",
      "     3    4.77                           _02335_ (net)\n",
      "                  0.03    0.00    0.28 v _15929_/A2 (AND2_X1)\n",
      "                  0.01    0.04    0.32 v _15929_/ZN (AND2_X1)\n",
      "     1    1.86                           _03559_ (net)\n",
      "                  0.01    0.00    0.32 v _15930_/A4 (NOR4_X1)\n",
      "                  1.71    1.96    2.28 ^ _15930_/ZN (NOR4_X1)\n",
      "    65  177.33                           _03560_ (net)\n",
      "                  1.71    0.00    2.28 ^ _15956_/A1 (NOR3_X1)\n",
      "                  1.19    2.86    5.14 v _15956_/ZN (NOR3_X1)\n",
      "    64  167.36                           _03586_ (net)\n",
      "                  1.19    0.00    5.14 v _16204_/S (MUX2_X1)\n",
      "                  0.05    0.38    5.52 v _16204_/Z (MUX2_X1)\n",
      "     1    1.37                           _main_kernel_i0.Datapath_i.MUX_81___float_adde8m23b_127nih_121_i0_1_2_0.out1[0] (net)\n",
      "                  0.05    0.00    5.52 v _23868_/D (DFF_X1)\n",
      "                                  5.52   data arrival time\n",
      "\n",
      "                  0.00    5.00    5.00   clock clock (rise edge)\n",
      "                          0.00    5.00   clock network delay (ideal)\n",
      "                          0.00    5.00   clock reconvergence pessimism\n",
      "                                  5.00 ^ _23868_/CK (DFF_X1)\n",
      "                         -0.06    4.94   library setup time\n",
      "                                  4.94   data required time\n",
      "-----------------------------------------------------------------------------\n",
      "                                  4.94   data required time\n",
      "                                 -5.52   data arrival time\n",
      "-----------------------------------------------------------------------------\n",
      "                                 -0.58   slack (VIOLATED)\n",
      "\n",
      "\n",
      "\n",
      "==========================================================================\n",
      "floorplan final report_power\n",
      "--------------------------------------------------------------------------\n",
      "Group                  Internal  Switching    Leakage      Total\n",
      "                          Power      Power      Power      Power (Watts)\n",
      "----------------------------------------------------------------\n",
      "Sequential             2.08e-03   2.84e-04   1.60e-04   2.52e-03  53.0%\n",
      "Combinational          1.24e-03   6.67e-04   3.26e-04   2.24e-03  47.0%\n",
      "Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%\n",
      "Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%\n",
      "----------------------------------------------------------------\n",
      "Total                  3.32e-03   9.51e-04   4.85e-04   4.76e-03 100.0%\n",
      "                          69.8%      20.0%      10.2%\n",
      "\n",
      "==========================================================================\n",
      "floorplan final report_design_area\n",
      "--------------------------------------------------------------------------\n",
      "Design area 24691 u^2 10% utilization.\n",
      "Core area = 1008654976000\n",
      "\n",
      "Elapsed time: 0:02.39[h:]min:sec. CPU time: user 2.22 sys 0.11 (97%). Peak memory: 142868KB.\n",
      "(/usr/bin/time -f 'Elapsed time: %E[h:]min:sec. CPU time: user %U sys %S (%P). Peak memory: %MKB.' /opt/openroad/OpenROAD/bin/openroad -exit -no_init  /opt/openroad/openroad_flow_scripts/flow/scripts/io_placement_random.tcl -metrics /working_dir/HLS_output/Synthesis/bash_flow/openroad/logs/nangate45/main_kernel/base/2_2_floorplan_io.json) 2>&1 | tee /working_dir/HLS_output/Synthesis/bash_flow/openroad/logs/nangate45/main_kernel/base/2_2_floorplan_io.log\n",
      "OpenROAD c525def45ee16f937b86892ecf9afaa44ae0b1a5 \n",
      "This program is licensed under the BSD-3 license. See the LICENSE file for details.\n",
      "Components of this program may be licensed under more restrictive licenses which must be honored.\n",
      "Found 0 macro blocks.\n",
      "Using 1u default distance from corners.\n",
      "Using 2 tracks default min distance between IO pins.\n",
      "[INFO PPL-0007] Random pin placement.\n",
      "Elapsed time: 0:00.45[h:]min:sec. CPU time: user 0.39 sys 0.05 (99%). Peak memory: 115224KB.\n",
      "(/usr/bin/time -f 'Elapsed time: %E[h:]min:sec. CPU time: user %U sys %S (%P). Peak memory: %MKB.' /opt/openroad/OpenROAD/bin/openroad -exit -no_init  /opt/openroad/openroad_flow_scripts/flow/scripts/tdms_place.tcl -metrics /working_dir/HLS_output/Synthesis/bash_flow/openroad/logs/nangate45/main_kernel/base/2_3_tdms.json) 2>&1 | tee /working_dir/HLS_output/Synthesis/bash_flow/openroad/logs/nangate45/main_kernel/base/2_3_tdms_place.log\n",
      "OpenROAD c525def45ee16f937b86892ecf9afaa44ae0b1a5 \n",
      "This program is licensed under the BSD-3 license. See the LICENSE file for details.\n",
      "Components of this program may be licensed under more restrictive licenses which must be honored.\n",
      "No macros found: Skipping global_placement\n",
      "Elapsed time: 0:00.45[h:]min:sec. CPU time: user 0.41 sys 0.04 (100%). Peak memory: 113924KB.\n",
      "(/usr/bin/time -f 'Elapsed time: %E[h:]min:sec. CPU time: user %U sys %S (%P). Peak memory: %MKB.' /opt/openroad/OpenROAD/bin/openroad -exit -no_init  /opt/openroad/openroad_flow_scripts/flow/scripts/macro_place.tcl -metrics /working_dir/HLS_output/Synthesis/bash_flow/openroad/logs/nangate45/main_kernel/base/2_4_mplace.json) 2>&1 | tee /working_dir/HLS_output/Synthesis/bash_flow/openroad/logs/nangate45/main_kernel/base/2_4_mplace.log\n",
      "OpenROAD c525def45ee16f937b86892ecf9afaa44ae0b1a5 \n",
      "This program is licensed under the BSD-3 license. See the LICENSE file for details.\n",
      "Components of this program may be licensed under more restrictive licenses which must be honored.\n",
      "No macros found: Skipping macro_placement\n",
      "Elapsed time: 0:00.45[h:]min:sec. CPU time: user 0.40 sys 0.05 (100%). Peak memory: 114460KB.\n",
      "(/usr/bin/time -f 'Elapsed time: %E[h:]min:sec. CPU time: user %U sys %S (%P). Peak memory: %MKB.' /opt/openroad/OpenROAD/bin/openroad -exit -no_init  /opt/openroad/openroad_flow_scripts/flow/scripts/tapcell.tcl -metrics /working_dir/HLS_output/Synthesis/bash_flow/openroad/logs/nangate45/main_kernel/base/2_5_tapcell.json) 2>&1 | tee /working_dir/HLS_output/Synthesis/bash_flow/openroad/logs/nangate45/main_kernel/base/2_5_tapcell.log\n",
      "OpenROAD c525def45ee16f937b86892ecf9afaa44ae0b1a5 \n",
      "This program is licensed under the BSD-3 license. See the LICENSE file for details.\n",
      "Components of this program may be licensed under more restrictive licenses which must be honored.\n",
      "[INFO TAP-0004] Inserted 716 endcaps.\n",
      "[INFO TAP-0005] Inserted 720 tapcells.\n",
      "Elapsed time: 0:00.43[h:]min:sec. CPU time: user 0.37 sys 0.06 (99%). Peak memory: 107556KB.\n",
      "(/usr/bin/time -f 'Elapsed time: %E[h:]min:sec. CPU time: user %U sys %S (%P). Peak memory: %MKB.' /opt/openroad/OpenROAD/bin/openroad -exit -no_init  /opt/openroad/openroad_flow_scripts/flow/scripts/pdn.tcl -metrics /working_dir/HLS_output/Synthesis/bash_flow/openroad/logs/nangate45/main_kernel/base/2_6_pdn.json) 2>&1 | tee /working_dir/HLS_output/Synthesis/bash_flow/openroad/logs/nangate45/main_kernel/base/2_6_pdn.log\n",
      "OpenROAD c525def45ee16f937b86892ecf9afaa44ae0b1a5 \n",
      "This program is licensed under the BSD-3 license. See the LICENSE file for details.\n",
      "Components of this program may be licensed under more restrictive licenses which must be honored.\n",
      "[WARNING PDN-1024] -verbose has been deprecated.\n",
      "[INFO PDN-0001] Inserting grid: grid\n",
      "Elapsed time: 0:00.56[h:]min:sec. CPU time: user 0.49 sys 0.06 (99%). Peak memory: 118940KB.\n",
      "cp /working_dir/HLS_output/Synthesis/bash_flow/openroad/results/nangate45/main_kernel/base/2_6_floorplan_pdn.odb /working_dir/HLS_output/Synthesis/bash_flow/openroad/results/nangate45/main_kernel/base/2_floorplan.odb\n",
      "(/usr/bin/time -f 'Elapsed time: %E[h:]min:sec. CPU time: user %U sys %S (%P). Peak memory: %MKB.' /opt/openroad/OpenROAD/bin/openroad -exit -no_init  /opt/openroad/openroad_flow_scripts/flow/scripts/global_place_skip_io.tcl -metrics /working_dir/HLS_output/Synthesis/bash_flow/openroad/logs/nangate45/main_kernel/base/3_1_place_gp_skip_io.json) 2>&1 | tee /working_dir/HLS_output/Synthesis/bash_flow/openroad/logs/nangate45/main_kernel/base/3_1_place_gp_skip_io.log\n",
      "OpenROAD c525def45ee16f937b86892ecf9afaa44ae0b1a5 \n",
      "This program is licensed under the BSD-3 license. See the LICENSE file for details.\n",
      "Components of this program may be licensed under more restrictive licenses which must be honored.\n",
      "[INFO GPL-0002] DBU: 2000\n",
      "[INFO GPL-0003] SiteSize: 380 2800\n",
      "[INFO GPL-0004] CoreAreaLxLy: 4180 5600\n",
      "[INFO GPL-0005] CoreAreaUxUy: 1010420 1008000\n",
      "[INFO GPL-0006] NumInstances: 13047\n",
      "[INFO GPL-0007] NumPlaceInstances: 11611\n",
      "[INFO GPL-0008] NumFixedInstances: 1436\n",
      "[INFO GPL-0009] NumDummyInstances: 0\n",
      "[INFO GPL-0010] NumNets: 15340\n",
      "[INFO GPL-0011] NumPins: 42993\n",
      "[INFO GPL-0012] DieAreaLxLy: 0 0\n",
      "[INFO GPL-0013] DieAreaUxUy: 1014460 1014460\n",
      "[INFO GPL-0014] CoreAreaLxLy: 4180 5600\n",
      "[INFO GPL-0015] CoreAreaUxUy: 1010420 1008000\n",
      "[INFO GPL-0016] CoreArea: 1008654976000\n",
      "[INFO GPL-0017] NonPlaceInstsArea: 1527904000\n",
      "[INFO GPL-0018] PlaceInstsArea: 98762608000\n",
      "[INFO GPL-0019] Util(%): 9.81\n",
      "[INFO GPL-0020] StdInstsArea: 98762608000\n",
      "[INFO GPL-0021] MacroInstsArea: 0\n",
      "[INFO GPL-0031] FillerInit: NumGCells: 11845\n",
      "[INFO GPL-0032] FillerInit: NumGNets: 15340\n",
      "[INFO GPL-0033] FillerInit: NumGPins: 42993\n",
      "[INFO GPL-0023] TargetDensity: 0.10\n",
      "[INFO GPL-0024] AveragePlaceInstArea: 8505951\n",
      "[INFO GPL-0025] IdealBinArea: 85059512\n",
      "[INFO GPL-0026] IdealBinCnt: 11858\n",
      "[INFO GPL-0027] TotalBinArea: 1008654976000\n",
      "[INFO GPL-0028] BinCnt: 64 64\n",
      "[INFO GPL-0029] BinSize: 15723 15663\n",
      "[INFO GPL-0030] NumBins: 4096\n",
      "[NesterovSolve] Iter: 1 overflow: 0.99889 HPWL: 26275697\n",
      "[NesterovSolve] Iter: 10 overflow: 0.998888 HPWL: 22255133\n",
      "[NesterovSolve] Iter: 20 overflow: 0.998804 HPWL: 21830739\n",
      "[NesterovSolve] Iter: 30 overflow: 0.998529 HPWL: 21643098\n",
      "[NesterovSolve] Iter: 40 overflow: 0.997898 HPWL: 21504494\n",
      "[NesterovSolve] Iter: 50 overflow: 0.997898 HPWL: 21994805\n",
      "[NesterovSolve] Iter: 60 overflow: 0.997697 HPWL: 25665988\n",
      "[NesterovSolve] Iter: 70 overflow: 0.995903 HPWL: 34234866\n",
      "[NesterovSolve] Iter: 80 overflow: 0.991378 HPWL: 49723664\n",
      "[NesterovSolve] Iter: 90 overflow: 0.98482 HPWL: 75308983\n",
      "[NesterovSolve] Iter: 100 overflow: 0.974281 HPWL: 105597697\n",
      "[NesterovSolve] Iter: 110 overflow: 0.957754 HPWL: 131954271\n",
      "[NesterovSolve] Iter: 120 overflow: 0.940508 HPWL: 152352778\n",
      "[NesterovSolve] Iter: 130 overflow: 0.921398 HPWL: 172841372\n",
      "[NesterovSolve] Iter: 140 overflow: 0.89126 HPWL: 198520447\n",
      "[NesterovSolve] Iter: 150 overflow: 0.857205 HPWL: 230369557\n",
      "[NesterovSolve] Iter: 160 overflow: 0.821495 HPWL: 265869734\n",
      "[NesterovSolve] Iter: 170 overflow: 0.786622 HPWL: 299846207\n",
      "[NesterovSolve] Iter: 180 overflow: 0.745695 HPWL: 321488653\n",
      "[NesterovSolve] Iter: 190 overflow: 0.715102 HPWL: 330047453\n",
      "[NesterovSolve] Iter: 200 overflow: 0.669259 HPWL: 345049638\n",
      "[NesterovSolve] Iter: 210 overflow: 0.620579 HPWL: 370610858\n",
      "[NesterovSolve] Iter: 220 overflow: 0.565854 HPWL: 401642635\n",
      "[NesterovSolve] Iter: 230 overflow: 0.517522 HPWL: 416349405\n",
      "[NesterovSolve] Iter: 240 overflow: 0.473859 HPWL: 429961659\n",
      "[NesterovSolve] Iter: 250 overflow: 0.435278 HPWL: 433837350\n",
      "[NesterovSolve] Iter: 260 overflow: 0.394076 HPWL: 431317857\n",
      "[NesterovSolve] Iter: 270 overflow: 0.348515 HPWL: 432101307\n",
      "[NesterovSolve] Iter: 280 overflow: 0.312926 HPWL: 428413058\n",
      "[NesterovSolve] Iter: 290 overflow: 0.278901 HPWL: 426142089\n",
      "[NesterovSolve] Iter: 300 overflow: 0.251595 HPWL: 425368165\n",
      "[NesterovSolve] Iter: 310 overflow: 0.21936 HPWL: 425108111\n",
      "[NesterovSolve] Iter: 320 overflow: 0.191463 HPWL: 424857038\n",
      "[NesterovSolve] Iter: 330 overflow: 0.166006 HPWL: 425527147\n",
      "[NesterovSolve] Iter: 340 overflow: 0.142818 HPWL: 426435264\n",
      "[NesterovSolve] Iter: 350 overflow: 0.120681 HPWL: 426978448\n",
      "[NesterovSolve] Iter: 360 overflow: 0.10349 HPWL: 427518293\n",
      "[NesterovSolve] Finished with Overflow: 0.099080\n",
      "Elapsed time: 0:02.30[h:]min:sec. CPU time: user 2.22 sys 0.07 (99%). Peak memory: 131928KB.\n",
      "(/usr/bin/time -f 'Elapsed time: %E[h:]min:sec. CPU time: user %U sys %S (%P). Peak memory: %MKB.' /opt/openroad/OpenROAD/bin/openroad -exit -no_init  /opt/openroad/openroad_flow_scripts/flow/scripts/io_placement.tcl -metrics /working_dir/HLS_output/Synthesis/bash_flow/openroad/logs/nangate45/main_kernel/base/3_2_place_iop.json) 2>&1 | tee /working_dir/HLS_output/Synthesis/bash_flow/openroad/logs/nangate45/main_kernel/base/3_2_place_iop.log\n",
      "OpenROAD c525def45ee16f937b86892ecf9afaa44ae0b1a5 \n",
      "This program is licensed under the BSD-3 license. See the LICENSE file for details.\n",
      "Components of this program may be licensed under more restrictive licenses which must be honored.\n",
      "Found 0 macro blocks.\n",
      "Using 1u default distance from corners.\n",
      "Using 2 tracks default min distance between IO pins.\n",
      "[INFO PPL-0010] Tentative 0 to set up sections.\n",
      "[INFO PPL-0001] Number of slots          6278\n",
      "[INFO PPL-0002] Number of I/O            310\n",
      "[INFO PPL-0003] Number of I/O w/sink     310\n",
      "[INFO PPL-0004] Number of I/O w/o sink   2\n",
      "[INFO PPL-0005] Slots per section        200\n",
      "[INFO PPL-0006] Slots increase factor    0.01\n",
      "[INFO PPL-0008] Successfully assigned pins to sections.\n",
      "[INFO PPL-0012] I/O nets HPWL: 32572.91 um.\n",
      "Elapsed time: 0:00.47[h:]min:sec. CPU time: user 0.42 sys 0.04 (99%). Peak memory: 117076KB.\n",
      "(/usr/bin/time -f 'Elapsed time: %E[h:]min:sec. CPU time: user %U sys %S (%P). Peak memory: %MKB.' /opt/openroad/OpenROAD/bin/openroad -exit -no_init  /opt/openroad/openroad_flow_scripts/flow/scripts/global_place.tcl -metrics /working_dir/HLS_output/Synthesis/bash_flow/openroad/logs/nangate45/main_kernel/base/3_3_place_gp.json) 2>&1 | tee /working_dir/HLS_output/Synthesis/bash_flow/openroad/logs/nangate45/main_kernel/base/3_3_place_gp.log\n",
      "OpenROAD c525def45ee16f937b86892ecf9afaa44ae0b1a5 \n",
      "This program is licensed under the BSD-3 license. See the LICENSE file for details.\n",
      "Components of this program may be licensed under more restrictive licenses which must be honored.\n",
      "[INFO GPL-0002] DBU: 2000\n",
      "[INFO GPL-0003] SiteSize: 380 2800\n",
      "[INFO GPL-0004] CoreAreaLxLy: 4180 5600\n",
      "[INFO GPL-0005] CoreAreaUxUy: 1010420 1008000\n",
      "[INFO GPL-0006] NumInstances: 13047\n",
      "[INFO GPL-0007] NumPlaceInstances: 11611\n",
      "[INFO GPL-0008] NumFixedInstances: 1436\n",
      "[INFO GPL-0009] NumDummyInstances: 0\n",
      "[INFO GPL-0010] NumNets: 15340\n",
      "[INFO GPL-0011] NumPins: 43303\n",
      "[INFO GPL-0012] DieAreaLxLy: 0 0\n",
      "[INFO GPL-0013] DieAreaUxUy: 1014460 1014460\n",
      "[INFO GPL-0014] CoreAreaLxLy: 4180 5600\n",
      "[INFO GPL-0015] CoreAreaUxUy: 1010420 1008000\n",
      "[INFO GPL-0016] CoreArea: 1008654976000\n",
      "[INFO GPL-0017] NonPlaceInstsArea: 1527904000\n",
      "[INFO GPL-0018] PlaceInstsArea: 98762608000\n",
      "[INFO GPL-0019] Util(%): 9.81\n",
      "[INFO GPL-0020] StdInstsArea: 98762608000\n",
      "[INFO GPL-0021] MacroInstsArea: 0\n",
      "[InitialPlace]  Iter: 1 CG residual: 0.00191436 HPWL: 581118404\n",
      "[InitialPlace]  Iter: 2 CG residual: 0.00066747 HPWL: 312393066\n",
      "[InitialPlace]  Iter: 3 CG residual: 0.00003834 HPWL: 303045671\n",
      "[InitialPlace]  Iter: 4 CG residual: 0.00006095 HPWL: 297382775\n",
      "[InitialPlace]  Iter: 5 CG residual: 0.00005532 HPWL: 293007938\n",
      "[InitialPlace]  Iter: 6 CG residual: 0.00007441 HPWL: 289167678\n",
      "[InitialPlace]  Iter: 7 CG residual: 0.00011778 HPWL: 284604571\n",
      "[InitialPlace]  Iter: 8 CG residual: 0.00015181 HPWL: 280646608\n",
      "[InitialPlace]  Iter: 9 CG residual: 0.00011969 HPWL: 276736525\n",
      "[InitialPlace]  Iter: 10 CG residual: 0.00015097 HPWL: 274332554\n",
      "[InitialPlace]  Iter: 11 CG residual: 0.00008197 HPWL: 272410818\n",
      "[InitialPlace]  Iter: 12 CG residual: 0.00004849 HPWL: 271585062\n",
      "[InitialPlace]  Iter: 13 CG residual: 0.00002685 HPWL: 270482822\n",
      "[InitialPlace]  Iter: 14 CG residual: 0.00004143 HPWL: 270311559\n",
      "[InitialPlace]  Iter: 15 CG residual: 0.00002745 HPWL: 269841070\n",
      "[InitialPlace]  Iter: 16 CG residual: 0.00005508 HPWL: 269725790\n",
      "[InitialPlace]  Iter: 17 CG residual: 0.00003515 HPWL: 269270044\n",
      "[InitialPlace]  Iter: 18 CG residual: 0.00002223 HPWL: 269410626\n",
      "[InitialPlace]  Iter: 19 CG residual: 0.00001927 HPWL: 268997448\n",
      "[InitialPlace]  Iter: 20 CG residual: 0.00002559 HPWL: 269197357\n",
      "[INFO GPL-0031] FillerInit: NumGCells: 11845\n",
      "[INFO GPL-0032] FillerInit: NumGNets: 15340\n",
      "[INFO GPL-0033] FillerInit: NumGPins: 43303\n",
      "[INFO GPL-0023] TargetDensity: 0.10\n",
      "[INFO GPL-0024] AveragePlaceInstArea: 8505951\n",
      "[INFO GPL-0025] IdealBinArea: 85059512\n",
      "[INFO GPL-0026] IdealBinCnt: 11858\n",
      "[INFO GPL-0027] TotalBinArea: 1008654976000\n",
      "[INFO GPL-0028] BinCnt: 64 64\n",
      "[INFO GPL-0029] BinSize: 15723 15663\n",
      "[INFO GPL-0030] NumBins: 4096\n",
      "[NesterovSolve] Iter: 1 overflow: 0.967449 HPWL: 197301957\n",
      "[NesterovSolve] Iter: 10 overflow: 0.917055 HPWL: 251823837\n",
      "[NesterovSolve] Iter: 20 overflow: 0.886966 HPWL: 268597063\n",
      "[NesterovSolve] Iter: 30 overflow: 0.862242 HPWL: 277258353\n",
      "[NesterovSolve] Iter: 40 overflow: 0.850445 HPWL: 281627107\n",
      "[NesterovSolve] Iter: 50 overflow: 0.84877 HPWL: 282460895\n",
      "[NesterovSolve] Iter: 60 overflow: 0.849015 HPWL: 280832611\n",
      "[NesterovSolve] Iter: 70 overflow: 0.849877 HPWL: 278529851\n",
      "[NesterovSolve] Iter: 80 overflow: 0.850341 HPWL: 277124992\n",
      "[NesterovSolve] Iter: 90 overflow: 0.850397 HPWL: 277071465\n",
      "[NesterovSolve] Iter: 100 overflow: 0.846781 HPWL: 277583302\n",
      "[NesterovSolve] Iter: 110 overflow: 0.845612 HPWL: 278066120\n",
      "[NesterovSolve] Iter: 120 overflow: 0.845311 HPWL: 278318064\n",
      "[NesterovSolve] Iter: 130 overflow: 0.844701 HPWL: 278496665\n",
      "[NesterovSolve] Iter: 140 overflow: 0.843903 HPWL: 278858377\n",
      "[NesterovSolve] Iter: 150 overflow: 0.842845 HPWL: 279614741\n",
      "[NesterovSolve] Iter: 160 overflow: 0.84161 HPWL: 280956474\n",
      "[NesterovSolve] Iter: 170 overflow: 0.837241 HPWL: 283115395\n",
      "[NesterovSolve] Iter: 180 overflow: 0.832543 HPWL: 286523732\n",
      "[NesterovSolve] Iter: 190 overflow: 0.823684 HPWL: 291907692\n",
      "[NesterovSolve] Iter: 200 overflow: 0.812509 HPWL: 299853162\n",
      "[NesterovSolve] Iter: 210 overflow: 0.795718 HPWL: 310748426\n",
      "[INFO GPL-0100] worst slack 2.17e-09\n",
      "[INFO GPL-0103] Weighted 1544 nets.\n",
      "[NesterovSolve] Iter: 220 overflow: 0.775446 HPWL: 337562068\n",
      "[NesterovSolve] Iter: 230 overflow: 0.761599 HPWL: 345444820\n",
      "[NesterovSolve] Iter: 240 overflow: 0.743603 HPWL: 351648600\n",
      "[NesterovSolve] Iter: 250 overflow: 0.721652 HPWL: 365984843\n",
      "[NesterovSolve] Iter: 260 overflow: 0.691856 HPWL: 378492179\n",
      "[NesterovSolve] Iter: 270 overflow: 0.648922 HPWL: 397810998\n",
      "[INFO GPL-0100] worst slack 2.1e-09\n",
      "[INFO GPL-0103] Weighted 1545 nets.\n",
      "[NesterovSolve] Snapshot saved at iter = 278\n",
      "[NesterovSolve] Iter: 280 overflow: 0.592033 HPWL: 419929426\n",
      "[NesterovSolve] Iter: 290 overflow: 0.533298 HPWL: 437480852\n",
      "[NesterovSolve] Iter: 300 overflow: 0.483155 HPWL: 450654891\n",
      "[INFO GPL-0100] worst slack 2.04e-09\n",
      "[INFO GPL-0103] Weighted 1545 nets.\n",
      "[NesterovSolve] Iter: 310 overflow: 0.450143 HPWL: 461369474\n",
      "[NesterovSolve] Iter: 320 overflow: 0.41387 HPWL: 466977555\n",
      "[NesterovSolve] Iter: 330 overflow: 0.37357 HPWL: 467346451\n",
      "[NesterovSolve] Iter: 340 overflow: 0.329998 HPWL: 460633293\n",
      "[NesterovSolve] Iter: 350 overflow: 0.294141 HPWL: 458392366\n",
      "[INFO GPL-0100] worst slack 2.05e-09\n",
      "[INFO GPL-0103] Weighted 1545 nets.\n",
      "[NesterovSolve] Iter: 360 overflow: 0.262333 HPWL: 458071344\n",
      "[NesterovSolve] Iter: 370 overflow: 0.234063 HPWL: 458532876\n",
      "[NesterovSolve] Iter: 380 overflow: 0.207073 HPWL: 456174905\n",
      "[INFO GPL-0100] worst slack 2.02e-09\n",
      "[INFO GPL-0103] Weighted 1544 nets.\n",
      "[INFO GPL-0075] Routability numCall: 1 inflationIterCnt: 1 bloatIterCnt: 0\n",
      "[INFO GPL-0036] TileLxLy: 0 0\n",
      "[INFO GPL-0037] TileSize: 4200 4200\n",
      "[INFO GPL-0038] TileCnt: 241 241\n",
      "[INFO GPL-0039] numRoutingLayers: 10\n",
      "[INFO GPL-0040] NumTiles: 58081\n",
      "[INFO GPL-0063] TotalRouteOverflowH2: 0.4857144355773926\n",
      "[INFO GPL-0064] TotalRouteOverflowV2: 0.0\n",
      "[INFO GPL-0065] OverflowTileCnt2: 4\n",
      "[INFO GPL-0066] 0.5%RC: 1.0005782314709255\n",
      "[INFO GPL-0067] 1.0%RC: 1.0002891157354628\n",
      "[INFO GPL-0068] 2.0%RC: 0.9825600033609879\n",
      "[INFO GPL-0069] 5.0%RC: 0.9441582192802157\n",
      "[INFO GPL-0070] 0.5rcK: 1.0\n",
      "[INFO GPL-0071] 1.0rcK: 1.0\n",
      "[INFO GPL-0072] 2.0rcK: 0.0\n",
      "[INFO GPL-0073] 5.0rcK: 0.0\n",
      "[INFO GPL-0074] FinalRC: 1.0004337\n",
      "[NesterovSolve] Iter: 390 overflow: 0.175711 HPWL: 458163816\n",
      "[NesterovSolve] Iter: 400 overflow: 0.153138 HPWL: 458530479\n",
      "[INFO GPL-0100] worst slack 2.05e-09\n",
      "[INFO GPL-0103] Weighted 1545 nets.\n",
      "[NesterovSolve] Iter: 410 overflow: 0.135197 HPWL: 460114541\n",
      "[NesterovSolve] Iter: 420 overflow: 0.117751 HPWL: 461663342\n",
      "[NesterovSolve] Iter: 430 overflow: 0.100985 HPWL: 462368112\n",
      "[NesterovSolve] Finished with Overflow: 0.099831\n",
      "\n",
      "==========================================================================\n",
      "global place report_tns\n",
      "--------------------------------------------------------------------------\n",
      "tns -241.80\n",
      "\n",
      "==========================================================================\n",
      "global place report_wns\n",
      "--------------------------------------------------------------------------\n",
      "wns -3.53\n",
      "\n",
      "==========================================================================\n",
      "global place report_worst_slack\n",
      "--------------------------------------------------------------------------\n",
      "worst slack -3.53\n",
      "\n",
      "==========================================================================\n",
      "global place report_clock_skew\n",
      "--------------------------------------------------------------------------\n",
      "Clock clock\n",
      "Latency      CRPR       Skew\n",
      "_23686_/CK ^\n",
      "   0.00\n",
      "_24530_/CK ^\n",
      "   0.00      0.00       0.00\n",
      "\n",
      "\n",
      "==========================================================================\n",
      "global place report_checks -path_delay min\n",
      "--------------------------------------------------------------------------\n",
      "Startpoint: _24850_ (rising edge-triggered flip-flop clocked by clock)\n",
      "Endpoint: _24850_ (rising edge-triggered flip-flop clocked by clock)\n",
      "Path Group: clock\n",
      "Path Type: min\n",
      "\n",
      "Fanout     Cap    Slew   Delay    Time   Description\n",
      "-----------------------------------------------------------------------------\n",
      "                  0.00    0.00    0.00   clock clock (rise edge)\n",
      "                          0.00    0.00   clock network delay (ideal)\n",
      "                  0.00    0.00    0.00 ^ _24850_/CK (DFF_X1)\n",
      "                  0.01    0.06    0.06 ^ _24850_/QN (DFF_X1)\n",
      "     1    1.71                           _main_kernel_i0.Datapath_i.MUX_120_reg_4_0_0_0.in2[0] (net)\n",
      "                  0.01    0.00    0.06 ^ _20864_/A1 (AOI22_X1)\n",
      "                  0.01    0.01    0.08 v _20864_/ZN (AOI22_X1)\n",
      "     1    1.65                           _05964_ (net)\n",
      "                  0.01    0.00    0.08 v _20865_/A (INV_X1)\n",
      "                  0.01    0.01    0.09 ^ _20865_/ZN (INV_X1)\n",
      "     1    1.22                           _01390_ (net)\n",
      "                  0.01    0.00    0.09 ^ _24850_/D (DFF_X1)\n",
      "                                  0.09   data arrival time\n",
      "\n",
      "                  0.00    0.00    0.00   clock clock (rise edge)\n",
      "                          0.00    0.00   clock network delay (ideal)\n",
      "                          0.00    0.00   clock reconvergence pessimism\n",
      "                                  0.00 ^ _24850_/CK (DFF_X1)\n",
      "                          0.00    0.00   library hold time\n",
      "                                  0.00   data required time\n",
      "-----------------------------------------------------------------------------\n",
      "                                  0.00   data required time\n",
      "                                 -0.09   data arrival time\n",
      "-----------------------------------------------------------------------------\n",
      "                                  0.08   slack (MET)\n",
      "\n",
      "\n",
      "\n",
      "==========================================================================\n",
      "global place report_checks -path_delay max\n",
      "--------------------------------------------------------------------------\n",
      "Startpoint: _23861_ (rising edge-triggered flip-flop clocked by clock)\n",
      "Endpoint: _23914_ (rising edge-triggered flip-flop clocked by clock)\n",
      "Path Group: clock\n",
      "Path Type: max\n",
      "\n",
      "Fanout     Cap    Slew   Delay    Time   Description\n",
      "-----------------------------------------------------------------------------\n",
      "                  0.00    0.00    0.00   clock clock (rise edge)\n",
      "                          0.00    0.00   clock network delay (ideal)\n",
      "                  0.00    0.00    0.00 ^ _23861_/CK (DFF_X1)\n",
      "                  0.05    0.13    0.13 ^ _23861_/Q (DFF_X1)\n",
      "     9   23.62                           _main_kernel_i0.Controller_i._present_state[0] (net)\n",
      "                  0.05    0.00    0.14 ^ _14229_/A (INV_X1)\n",
      "                  0.02    0.03    0.17 v _14229_/ZN (INV_X1)\n",
      "     5   10.93                           _06960_ (net)\n",
      "                  0.02    0.00    0.17 v _14255_/A2 (NOR2_X1)\n",
      "                  0.10    0.12    0.29 ^ _14255_/ZN (NOR2_X1)\n",
      "     9   19.77                           _06983_ (net)\n",
      "                  0.10    0.00    0.29 ^ _14429_/A2 (NOR2_X1)\n",
      "                  0.03    0.03    0.32 v _14429_/ZN (NOR2_X1)\n",
      "     3    5.36                           _02326_ (net)\n",
      "                  0.03    0.00    0.32 v _15930_/A3 (NOR4_X1)\n",
      "                  2.55    2.94    3.26 ^ _15930_/ZN (NOR4_X1)\n",
      "    65  276.64                           _03560_ (net)\n",
      "                  2.55    0.01    3.27 ^ _15956_/A1 (NOR3_X1)\n",
      "                  4.21    3.66    6.94 v _15956_/ZN (NOR3_X1)\n",
      "    64  266.66                           _03586_ (net)\n",
      "                  4.21    0.17    7.10 v _16064_/S (MUX2_X1)\n",
      "                  0.16    1.34    8.44 v _16064_/Z (MUX2_X1)\n",
      "     1   12.75                           _main_kernel_i0.Datapath_i.MUX_80___float_adde8m23b_127nih_121_i0_0_2_0.out1[14] (net)\n",
      "                  0.16    0.00    8.44 v _23914_/D (DFF_X1)\n",
      "                                  8.44   data arrival time\n",
      "\n",
      "                  0.00    5.00    5.00   clock clock (rise edge)\n",
      "                          0.00    5.00   clock network delay (ideal)\n",
      "                          0.00    5.00   clock reconvergence pessimism\n",
      "                                  5.00 ^ _23914_/CK (DFF_X1)\n",
      "                         -0.09    4.91   library setup time\n",
      "                                  4.91   data required time\n",
      "-----------------------------------------------------------------------------\n",
      "                                  4.91   data required time\n",
      "                                 -8.44   data arrival time\n",
      "-----------------------------------------------------------------------------\n",
      "                                 -3.53   slack (VIOLATED)\n",
      "\n",
      "\n",
      "\n",
      "==========================================================================\n",
      "global place report_checks -unconstrained\n",
      "--------------------------------------------------------------------------\n",
      "Startpoint: _23861_ (rising edge-triggered flip-flop clocked by clock)\n",
      "Endpoint: _23914_ (rising edge-triggered flip-flop clocked by clock)\n",
      "Path Group: clock\n",
      "Path Type: max\n",
      "\n",
      "Fanout     Cap    Slew   Delay    Time   Description\n",
      "-----------------------------------------------------------------------------\n",
      "                  0.00    0.00    0.00   clock clock (rise edge)\n",
      "                          0.00    0.00   clock network delay (ideal)\n",
      "                  0.00    0.00    0.00 ^ _23861_/CK (DFF_X1)\n",
      "                  0.05    0.13    0.13 ^ _23861_/Q (DFF_X1)\n",
      "     9   23.62                           _main_kernel_i0.Controller_i._present_state[0] (net)\n",
      "                  0.05    0.00    0.14 ^ _14229_/A (INV_X1)\n",
      "                  0.02    0.03    0.17 v _14229_/ZN (INV_X1)\n",
      "     5   10.93                           _06960_ (net)\n",
      "                  0.02    0.00    0.17 v _14255_/A2 (NOR2_X1)\n",
      "                  0.10    0.12    0.29 ^ _14255_/ZN (NOR2_X1)\n",
      "     9   19.77                           _06983_ (net)\n",
      "                  0.10    0.00    0.29 ^ _14429_/A2 (NOR2_X1)\n",
      "                  0.03    0.03    0.32 v _14429_/ZN (NOR2_X1)\n",
      "     3    5.36                           _02326_ (net)\n",
      "                  0.03    0.00    0.32 v _15930_/A3 (NOR4_X1)\n",
      "                  2.55    2.94    3.26 ^ _15930_/ZN (NOR4_X1)\n",
      "    65  276.64                           _03560_ (net)\n",
      "                  2.55    0.01    3.27 ^ _15956_/A1 (NOR3_X1)\n",
      "                  4.21    3.66    6.94 v _15956_/ZN (NOR3_X1)\n",
      "    64  266.66                           _03586_ (net)\n",
      "                  4.21    0.17    7.10 v _16064_/S (MUX2_X1)\n",
      "                  0.16    1.34    8.44 v _16064_/Z (MUX2_X1)\n",
      "     1   12.75                           _main_kernel_i0.Datapath_i.MUX_80___float_adde8m23b_127nih_121_i0_0_2_0.out1[14] (net)\n",
      "                  0.16    0.00    8.44 v _23914_/D (DFF_X1)\n",
      "                                  8.44   data arrival time\n",
      "\n",
      "                  0.00    5.00    5.00   clock clock (rise edge)\n",
      "                          0.00    5.00   clock network delay (ideal)\n",
      "                          0.00    5.00   clock reconvergence pessimism\n",
      "                                  5.00 ^ _23914_/CK (DFF_X1)\n",
      "                         -0.09    4.91   library setup time\n",
      "                                  4.91   data required time\n",
      "-----------------------------------------------------------------------------\n",
      "                                  4.91   data required time\n",
      "                                 -8.44   data arrival time\n",
      "-----------------------------------------------------------------------------\n",
      "                                 -3.53   slack (VIOLATED)\n",
      "\n",
      "\n",
      "\n",
      "==========================================================================\n",
      "global place report_power\n",
      "--------------------------------------------------------------------------\n",
      "Group                  Internal  Switching    Leakage      Total\n",
      "                          Power      Power      Power      Power (Watts)\n",
      "----------------------------------------------------------------\n",
      "Sequential             2.08e-03   3.62e-04   1.60e-04   2.60e-03  51.0%\n",
      "Combinational          1.35e-03   8.25e-04   3.26e-04   2.50e-03  49.0%\n",
      "Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%\n",
      "Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%\n",
      "----------------------------------------------------------------\n",
      "Total                  3.43e-03   1.19e-03   4.85e-04   5.10e-03 100.0%\n",
      "                          67.2%      23.3%       9.5%\n",
      "\n",
      "==========================================================================\n",
      "global place report_design_area\n",
      "--------------------------------------------------------------------------\n",
      "Design area 25073 u^2 10% utilization.\n",
      "Core area = 1008654976000\n",
      "\n",
      "Elapsed time: 0:45.59[h:]min:sec. CPU time: user 45.39 sys 0.19 (99%). Peak memory: 295168KB.\n",
      "(/usr/bin/time -f 'Elapsed time: %E[h:]min:sec. CPU time: user %U sys %S (%P). Peak memory: %MKB.' /opt/openroad/OpenROAD/bin/openroad -exit -no_init  /opt/openroad/openroad_flow_scripts/flow/scripts/resize.tcl -metrics /working_dir/HLS_output/Synthesis/bash_flow/openroad/logs/nangate45/main_kernel/base/3_4_resizer.json) 2>&1 | tee /working_dir/HLS_output/Synthesis/bash_flow/openroad/logs/nangate45/main_kernel/base/3_4_resizer.log\n",
      "OpenROAD c525def45ee16f937b86892ecf9afaa44ae0b1a5 \n",
      "This program is licensed under the BSD-3 license. See the LICENSE file for details.\n",
      "Components of this program may be licensed under more restrictive licenses which must be honored.\n",
      "\n",
      "==========================================================================\n",
      "resizer pre report_tns\n",
      "--------------------------------------------------------------------------\n",
      "tns -241.80\n",
      "\n",
      "==========================================================================\n",
      "resizer pre report_wns\n",
      "--------------------------------------------------------------------------\n",
      "wns -3.53\n",
      "\n",
      "==========================================================================\n",
      "resizer pre report_worst_slack\n",
      "--------------------------------------------------------------------------\n",
      "worst slack -3.53\n",
      "\n",
      "==========================================================================\n",
      "resizer pre report_clock_skew\n",
      "--------------------------------------------------------------------------\n",
      "Clock clock\n",
      "Latency      CRPR       Skew\n",
      "_23686_/CK ^\n",
      "   0.00\n",
      "_24530_/CK ^\n",
      "   0.00      0.00       0.00\n",
      "\n",
      "\n",
      "==========================================================================\n",
      "resizer pre report_checks -path_delay min\n",
      "--------------------------------------------------------------------------\n",
      "Startpoint: _24850_ (rising edge-triggered flip-flop clocked by clock)\n",
      "Endpoint: _24850_ (rising edge-triggered flip-flop clocked by clock)\n",
      "Path Group: clock\n",
      "Path Type: min\n",
      "\n",
      "Fanout     Cap    Slew   Delay    Time   Description\n",
      "-----------------------------------------------------------------------------\n",
      "                  0.00    0.00    0.00   clock clock (rise edge)\n",
      "                          0.00    0.00   clock network delay (ideal)\n",
      "                  0.00    0.00    0.00 ^ _24850_/CK (DFF_X1)\n",
      "                  0.01    0.06    0.06 ^ _24850_/QN (DFF_X1)\n",
      "     1    1.71                           _main_kernel_i0.Datapath_i.MUX_120_reg_4_0_0_0.in2[0] (net)\n",
      "                  0.01    0.00    0.06 ^ _20864_/A1 (AOI22_X1)\n",
      "                  0.01    0.01    0.08 v _20864_/ZN (AOI22_X1)\n",
      "     1    1.65                           _05964_ (net)\n",
      "                  0.01    0.00    0.08 v _20865_/A (INV_X1)\n",
      "                  0.01    0.01    0.09 ^ _20865_/ZN (INV_X1)\n",
      "     1    1.22                           _01390_ (net)\n",
      "                  0.01    0.00    0.09 ^ _24850_/D (DFF_X1)\n",
      "                                  0.09   data arrival time\n",
      "\n",
      "                  0.00    0.00    0.00   clock clock (rise edge)\n",
      "                          0.00    0.00   clock network delay (ideal)\n",
      "                          0.00    0.00   clock reconvergence pessimism\n",
      "                                  0.00 ^ _24850_/CK (DFF_X1)\n",
      "                          0.00    0.00   library hold time\n",
      "                                  0.00   data required time\n",
      "-----------------------------------------------------------------------------\n",
      "                                  0.00   data required time\n",
      "                                 -0.09   data arrival time\n",
      "-----------------------------------------------------------------------------\n",
      "                                  0.08   slack (MET)\n",
      "\n",
      "\n",
      "\n",
      "==========================================================================\n",
      "resizer pre report_checks -path_delay max\n",
      "--------------------------------------------------------------------------\n",
      "Startpoint: _23861_ (rising edge-triggered flip-flop clocked by clock)\n",
      "Endpoint: _23914_ (rising edge-triggered flip-flop clocked by clock)\n",
      "Path Group: clock\n",
      "Path Type: max\n",
      "\n",
      "Fanout     Cap    Slew   Delay    Time   Description\n",
      "-----------------------------------------------------------------------------\n",
      "                  0.00    0.00    0.00   clock clock (rise edge)\n",
      "                          0.00    0.00   clock network delay (ideal)\n",
      "                  0.00    0.00    0.00 ^ _23861_/CK (DFF_X1)\n",
      "                  0.05    0.13    0.13 ^ _23861_/Q (DFF_X1)\n",
      "     9   23.62                           _main_kernel_i0.Controller_i._present_state[0] (net)\n",
      "                  0.05    0.00    0.14 ^ _14229_/A (INV_X1)\n",
      "                  0.02    0.03    0.17 v _14229_/ZN (INV_X1)\n",
      "     5   10.93                           _06960_ (net)\n",
      "                  0.02    0.00    0.17 v _14255_/A2 (NOR2_X1)\n",
      "                  0.10    0.12    0.29 ^ _14255_/ZN (NOR2_X1)\n",
      "     9   19.77                           _06983_ (net)\n",
      "                  0.10    0.00    0.29 ^ _14429_/A2 (NOR2_X1)\n",
      "                  0.03    0.03    0.32 v _14429_/ZN (NOR2_X1)\n",
      "     3    5.36                           _02326_ (net)\n",
      "                  0.03    0.00    0.32 v _15930_/A3 (NOR4_X1)\n",
      "                  2.55    2.94    3.26 ^ _15930_/ZN (NOR4_X1)\n",
      "    65  276.64                           _03560_ (net)\n",
      "                  2.55    0.01    3.27 ^ _15956_/A1 (NOR3_X1)\n",
      "                  4.21    3.66    6.94 v _15956_/ZN (NOR3_X1)\n",
      "    64  266.66                           _03586_ (net)\n",
      "                  4.21    0.17    7.10 v _16064_/S (MUX2_X1)\n",
      "                  0.16    1.34    8.44 v _16064_/Z (MUX2_X1)\n",
      "     1   12.75                           _main_kernel_i0.Datapath_i.MUX_80___float_adde8m23b_127nih_121_i0_0_2_0.out1[14] (net)\n",
      "                  0.16    0.00    8.44 v _23914_/D (DFF_X1)\n",
      "                                  8.44   data arrival time\n",
      "\n",
      "                  0.00    5.00    5.00   clock clock (rise edge)\n",
      "                          0.00    5.00   clock network delay (ideal)\n",
      "                          0.00    5.00   clock reconvergence pessimism\n",
      "                                  5.00 ^ _23914_/CK (DFF_X1)\n",
      "                         -0.09    4.91   library setup time\n",
      "                                  4.91   data required time\n",
      "-----------------------------------------------------------------------------\n",
      "                                  4.91   data required time\n",
      "                                 -8.44   data arrival time\n",
      "-----------------------------------------------------------------------------\n",
      "                                 -3.53   slack (VIOLATED)\n",
      "\n",
      "\n",
      "\n",
      "==========================================================================\n",
      "resizer pre report_checks -unconstrained\n",
      "--------------------------------------------------------------------------\n",
      "Startpoint: _23861_ (rising edge-triggered flip-flop clocked by clock)\n",
      "Endpoint: _23914_ (rising edge-triggered flip-flop clocked by clock)\n",
      "Path Group: clock\n",
      "Path Type: max\n",
      "\n",
      "Fanout     Cap    Slew   Delay    Time   Description\n",
      "-----------------------------------------------------------------------------\n",
      "                  0.00    0.00    0.00   clock clock (rise edge)\n",
      "                          0.00    0.00   clock network delay (ideal)\n",
      "                  0.00    0.00    0.00 ^ _23861_/CK (DFF_X1)\n",
      "                  0.05    0.13    0.13 ^ _23861_/Q (DFF_X1)\n",
      "     9   23.62                           _main_kernel_i0.Controller_i._present_state[0] (net)\n",
      "                  0.05    0.00    0.14 ^ _14229_/A (INV_X1)\n",
      "                  0.02    0.03    0.17 v _14229_/ZN (INV_X1)\n",
      "     5   10.93                           _06960_ (net)\n",
      "                  0.02    0.00    0.17 v _14255_/A2 (NOR2_X1)\n",
      "                  0.10    0.12    0.29 ^ _14255_/ZN (NOR2_X1)\n",
      "     9   19.77                           _06983_ (net)\n",
      "                  0.10    0.00    0.29 ^ _14429_/A2 (NOR2_X1)\n",
      "                  0.03    0.03    0.32 v _14429_/ZN (NOR2_X1)\n",
      "     3    5.36                           _02326_ (net)\n",
      "                  0.03    0.00    0.32 v _15930_/A3 (NOR4_X1)\n",
      "                  2.55    2.94    3.26 ^ _15930_/ZN (NOR4_X1)\n",
      "    65  276.64                           _03560_ (net)\n",
      "                  2.55    0.01    3.27 ^ _15956_/A1 (NOR3_X1)\n",
      "                  4.21    3.66    6.94 v _15956_/ZN (NOR3_X1)\n",
      "    64  266.66                           _03586_ (net)\n",
      "                  4.21    0.17    7.10 v _16064_/S (MUX2_X1)\n",
      "                  0.16    1.34    8.44 v _16064_/Z (MUX2_X1)\n",
      "     1   12.75                           _main_kernel_i0.Datapath_i.MUX_80___float_adde8m23b_127nih_121_i0_0_2_0.out1[14] (net)\n",
      "                  0.16    0.00    8.44 v _23914_/D (DFF_X1)\n",
      "                                  8.44   data arrival time\n",
      "\n",
      "                  0.00    5.00    5.00   clock clock (rise edge)\n",
      "                          0.00    5.00   clock network delay (ideal)\n",
      "                          0.00    5.00   clock reconvergence pessimism\n",
      "                                  5.00 ^ _23914_/CK (DFF_X1)\n",
      "                         -0.09    4.91   library setup time\n",
      "                                  4.91   data required time\n",
      "-----------------------------------------------------------------------------\n",
      "                                  4.91   data required time\n",
      "                                 -8.44   data arrival time\n",
      "-----------------------------------------------------------------------------\n",
      "                                 -3.53   slack (VIOLATED)\n",
      "\n",
      "\n",
      "\n",
      "==========================================================================\n",
      "resizer pre report_power\n",
      "--------------------------------------------------------------------------\n",
      "Group                  Internal  Switching    Leakage      Total\n",
      "                          Power      Power      Power      Power (Watts)\n",
      "----------------------------------------------------------------\n",
      "Sequential             2.08e-03   3.62e-04   1.60e-04   2.60e-03  51.0%\n",
      "Combinational          1.35e-03   8.25e-04   3.26e-04   2.50e-03  49.0%\n",
      "Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%\n",
      "Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%\n",
      "----------------------------------------------------------------\n",
      "Total                  3.43e-03   1.19e-03   4.85e-04   5.10e-03 100.0%\n",
      "                          67.2%      23.3%       9.5%\n",
      "\n",
      "==========================================================================\n",
      "resizer pre report_design_area\n",
      "--------------------------------------------------------------------------\n",
      "Design area 25073 u^2 10% utilization.\n",
      "Core area = 1008654976000\n",
      "\n",
      "\n",
      "==========================================================================\n",
      "instance_count\n",
      "--------------------------------------------------------------------------\n",
      "13047\n",
      "\n",
      "==========================================================================\n",
      "pin_count\n",
      "--------------------------------------------------------------------------\n",
      "42993\n",
      "\n",
      "Perform port buffering...\n",
      "[INFO RSZ-0027] Inserted 162 input buffers.\n",
      "[INFO RSZ-0028] Inserted 135 output buffers.\n",
      "Perform buffer insertion...\n",
      "[INFO RSZ-0058] Using max wire length 661um.\n",
      "[INFO RSZ-0034] Found 484 slew violations.\n",
      "[INFO RSZ-0036] Found 78 capacitance violations.\n",
      "[INFO RSZ-0037] Found 17 long wires.\n",
      "[INFO RSZ-0038] Inserted 235 buffers in 529 nets.\n",
      "[INFO RSZ-0039] Resized 1103 instances.\n",
      "Repair tie lo fanout...\n",
      "[INFO RSZ-0042] Inserted 10 tie LOGIC0_X1 instances.\n",
      "Repair tie hi fanout...\n",
      "[INFO RSZ-0042] Inserted 1 tie LOGIC1_X1 instances.\n",
      "\n",
      "==========================================================================\n",
      "report_floating_nets\n",
      "--------------------------------------------------------------------------\n",
      "\n",
      "==========================================================================\n",
      "resizer report_tns\n",
      "--------------------------------------------------------------------------\n",
      "tns 0.00\n",
      "\n",
      "==========================================================================\n",
      "resizer report_wns\n",
      "--------------------------------------------------------------------------\n",
      "wns 0.00\n",
      "\n",
      "==========================================================================\n",
      "resizer report_worst_slack\n",
      "--------------------------------------------------------------------------\n",
      "worst slack 2.05\n",
      "\n",
      "==========================================================================\n",
      "resizer report_clock_skew\n",
      "--------------------------------------------------------------------------\n",
      "Clock clock\n",
      "Latency      CRPR       Skew\n",
      "_23686_/CK ^\n",
      "   0.00\n",
      "_24530_/CK ^\n",
      "   0.00      0.00       0.00\n",
      "\n",
      "\n",
      "==========================================================================\n",
      "resizer report_checks -path_delay min\n",
      "--------------------------------------------------------------------------\n",
      "Startpoint: _24850_ (rising edge-triggered flip-flop clocked by clock)\n",
      "Endpoint: _24850_ (rising edge-triggered flip-flop clocked by clock)\n",
      "Path Group: clock\n",
      "Path Type: min\n",
      "\n",
      "Fanout     Cap    Slew   Delay    Time   Description\n",
      "-----------------------------------------------------------------------------\n",
      "                  0.00    0.00    0.00   clock clock (rise edge)\n",
      "                          0.00    0.00   clock network delay (ideal)\n",
      "                  0.00    0.00    0.00 ^ _24850_/CK (DFF_X2)\n",
      "                  0.01    0.07    0.07 ^ _24850_/QN (DFF_X2)\n",
      "     1    1.71                           _main_kernel_i0.Datapath_i.MUX_120_reg_4_0_0_0.in2[0] (net)\n",
      "                  0.01    0.00    0.07 ^ _20864_/A1 (AOI22_X1)\n",
      "                  0.01    0.01    0.08 v _20864_/ZN (AOI22_X1)\n",
      "     1    1.65                           _05964_ (net)\n",
      "                  0.01    0.00    0.08 v _20865_/A (INV_X1)\n",
      "                  0.01    0.01    0.09 ^ _20865_/ZN (INV_X1)\n",
      "     1    1.19                           _01390_ (net)\n",
      "                  0.01    0.00    0.09 ^ _24850_/D (DFF_X2)\n",
      "                                  0.09   data arrival time\n",
      "\n",
      "                  0.00    0.00    0.00   clock clock (rise edge)\n",
      "                          0.00    0.00   clock network delay (ideal)\n",
      "                          0.00    0.00   clock reconvergence pessimism\n",
      "                                  0.00 ^ _24850_/CK (DFF_X2)\n",
      "                          0.00    0.00   library hold time\n",
      "                                  0.00   data required time\n",
      "-----------------------------------------------------------------------------\n",
      "                                  0.00   data required time\n",
      "                                 -0.09   data arrival time\n",
      "-----------------------------------------------------------------------------\n",
      "                                  0.09   slack (MET)\n",
      "\n",
      "\n",
      "\n",
      "==========================================================================\n",
      "resizer report_checks -path_delay max\n",
      "--------------------------------------------------------------------------\n",
      "Startpoint: _23725_ (rising edge-triggered flip-flop clocked by clock)\n",
      "Endpoint: _23687_ (rising edge-triggered flip-flop clocked by clock)\n",
      "Path Group: clock\n",
      "Path Type: max\n",
      "\n",
      "Fanout     Cap    Slew   Delay    Time   Description\n",
      "-----------------------------------------------------------------------------\n",
      "                  0.00    0.00    0.00   clock clock (rise edge)\n",
      "                          0.00    0.00   clock network delay (ideal)\n",
      "                  0.00    0.00    0.00 ^ _23725_/CK (DFF_X2)\n",
      "                  0.10    0.20    0.20 ^ _23725_/Q (DFF_X2)\n",
      "    25   99.52                           _main_kernel_i0.Datapath_i.__float_mule8m23b_127nih_122_i0.in_port_b_REG.reg_out1[5] (net)\n",
      "                  0.12    0.04    0.24 ^ _17985_/A2 (NAND2_X1)\n",
      "                  0.03    0.03    0.27 v _17985_/ZN (NAND2_X1)\n",
      "     1    3.43                           _09276_ (net)\n",
      "                  0.03    0.00    0.27 v _22335_/B (FA_X1)\n",
      "                  0.01    0.13    0.40 ^ _22335_/S (FA_X1)\n",
      "     1    2.07                           _09279_ (net)\n",
      "                  0.01    0.00    0.40 ^ _18234_/A (INV_X1)\n",
      "                  0.01    0.01    0.41 v _18234_/ZN (INV_X1)\n",
      "     1    3.81                           _09362_ (net)\n",
      "                  0.01    0.00    0.41 v _22355_/B (FA_X1)\n",
      "                  0.01    0.12    0.53 ^ _22355_/S (FA_X1)\n",
      "     1    2.35                           _09365_ (net)\n",
      "                  0.01    0.00    0.53 ^ _19026_/A (INV_X1)\n",
      "                  0.01    0.01    0.54 v _19026_/ZN (INV_X1)\n",
      "     1    3.23                           _09449_ (net)\n",
      "                  0.01    0.00    0.54 v _22376_/CI (FA_X1)\n",
      "                  0.01    0.11    0.65 ^ _22376_/S (FA_X1)\n",
      "     1    2.34                           _09451_ (net)\n",
      "                  0.01    0.00    0.65 ^ _18255_/A (INV_X1)\n",
      "                  0.01    0.01    0.66 v _18255_/ZN (INV_X1)\n",
      "     1    3.96                           _09476_ (net)\n",
      "                  0.01    0.00    0.66 v _22382_/B (FA_X1)\n",
      "                  0.01    0.12    0.78 ^ _22382_/S (FA_X1)\n",
      "     1    2.00                           _09479_ (net)\n",
      "                  0.01    0.00    0.78 ^ _18258_/A (INV_X1)\n",
      "                  0.01    0.01    0.79 v _18258_/ZN (INV_X1)\n",
      "     1    3.92                           _09491_ (net)\n",
      "                  0.01    0.00    0.79 v _22386_/A (FA_X1)\n",
      "                  0.01    0.11    0.90 ^ _22386_/S (FA_X1)\n",
      "     1    2.29                           _09494_ (net)\n",
      "                  0.01    0.00    0.90 ^ _18259_/A (INV_X1)\n",
      "                  0.01    0.01    0.91 v _18259_/ZN (INV_X1)\n",
      "     1    3.16                           _09576_ (net)\n",
      "                  0.01    0.00    0.91 v _22406_/CI (FA_X1)\n",
      "                  0.02    0.09    1.00 v _22406_/S (FA_X1)\n",
      "     1    3.43                           _09578_ (net)\n",
      "                  0.02    0.00    1.00 v _22425_/CI (FA_X1)\n",
      "                  0.01    0.11    1.11 ^ _22425_/S (FA_X1)\n",
      "     1    2.19                           _09655_ (net)\n",
      "                  0.01    0.00    1.11 ^ _19047_/A (INV_X1)\n",
      "                  0.01    0.01    1.13 v _19047_/ZN (INV_X1)\n",
      "     1    3.82                           _11678_ (net)\n",
      "                  0.01    0.00    1.13 v _23020_/B (HA_X1)\n",
      "                  0.02    0.06    1.19 v _23020_/S (HA_X1)\n",
      "     3    7.93                           _11680_ (net)\n",
      "                  0.02    0.00    1.19 v _13769_/B2 (AOI21_X1)\n",
      "                  0.03    0.05    1.24 ^ _13769_/ZN (AOI21_X1)\n",
      "     1    4.26                           _06542_ (net)\n",
      "                  0.03    0.00    1.24 ^ _13770_/A (INV_X1)\n",
      "                  0.01    0.02    1.25 v _13770_/ZN (INV_X1)\n",
      "     2    3.81                           _06543_ (net)\n",
      "                  0.01    0.00    1.25 v _13771_/B1 (AOI21_X1)\n",
      "                  0.03    0.04    1.29 ^ _13771_/ZN (AOI21_X1)\n",
      "     1    3.66                           _06544_ (net)\n",
      "                  0.03    0.00    1.29 ^ _13773_/B1 (OAI21_X2)\n",
      "                  0.02    0.03    1.32 v _13773_/ZN (OAI21_X2)\n",
      "     2    8.39                           _06546_ (net)\n",
      "                  0.02    0.00    1.32 v _13778_/B2 (AOI221_X2)\n",
      "                  0.05    0.09    1.41 ^ _13778_/ZN (AOI221_X2)\n",
      "     2    6.32                           _06551_ (net)\n",
      "                  0.05    0.00    1.41 ^ _13789_/B1 (AOI21_X1)\n",
      "                  0.02    0.03    1.44 v _13789_/ZN (AOI21_X1)\n",
      "     1    4.54                           _06561_ (net)\n",
      "                  0.02    0.00    1.44 v _13798_/B1 (OAI22_X2)\n",
      "                  0.04    0.05    1.49 ^ _13798_/ZN (OAI22_X2)\n",
      "     2    6.93                           _10533_ (net)\n",
      "                  0.04    0.00    1.49 ^ _13802_/B1 (OAI21_X1)\n",
      "                  0.02    0.03    1.52 v _13802_/ZN (OAI21_X1)\n",
      "     2    5.88                           _06573_ (net)\n",
      "                  0.02    0.00    1.53 v _13805_/B2 (AOI221_X2)\n",
      "                  0.05    0.10    1.62 ^ _13805_/ZN (AOI221_X2)\n",
      "     2    7.24                           _10523_ (net)\n",
      "                  0.05    0.00    1.62 ^ _18569_/B2 (OAI21_X1)\n",
      "                  0.02    0.03    1.66 v _18569_/ZN (OAI21_X1)\n",
      "     1    3.96                           _10518_ (net)\n",
      "                  0.02    0.00    1.66 v _22631_/A (FA_X1)\n",
      "                  0.02    0.08    1.74 v _22631_/CO (FA_X1)\n",
      "     1    4.53                           _10521_ (net)\n",
      "                  0.02    0.00    1.74 v _13806_/B (XOR2_X2)\n",
      "                  0.01    0.06    1.80 v _13806_/Z (XOR2_X2)\n",
      "     1    4.22                           _06576_ (net)\n",
      "                  0.01    0.00    1.80 v _13808_/A (XNOR2_X2)\n",
      "                  0.05    0.07    1.87 ^ _13808_/ZN (XNOR2_X2)\n",
      "     6   19.59                           _06578_ (net)\n",
      "                  0.05    0.00    1.87 ^ wire298/A (BUF_X8)\n",
      "                  0.02    0.04    1.91 ^ wire298/Z (BUF_X8)\n",
      "    20   51.78                           net298 (net)\n",
      "                  0.02    0.01    1.92 ^ _13809_/A (INV_X8)\n",
      "                  0.01    0.01    1.93 v _13809_/ZN (INV_X8)\n",
      "    23   48.81                           _06579_ (net)\n",
      "                  0.01    0.00    1.93 v _15907_/A (AOI21_X1)\n",
      "                  0.02    0.04    1.97 ^ _15907_/ZN (AOI21_X1)\n",
      "     1    1.70                           _03541_ (net)\n",
      "                  0.02    0.00    1.97 ^ _15909_/A2 (OAI22_X1)\n",
      "                  0.01    0.03    2.00 v _15909_/ZN (OAI22_X1)\n",
      "     1    3.34                           _03543_ (net)\n",
      "                  0.01    0.00    2.00 v _15910_/A (INV_X2)\n",
      "                  0.02    0.03    2.03 ^ _15910_/ZN (INV_X2)\n",
      "     2   16.02                           _12255_ (net)\n",
      "                  0.02    0.00    2.03 ^ _23252_/A (HA_X1)\n",
      "                  0.01    0.04    2.07 ^ _23252_/CO (HA_X1)\n",
      "     1    3.77                           _12257_ (net)\n",
      "                  0.01    0.00    2.07 ^ _23253_/B (HA_X1)\n",
      "                  0.02    0.05    2.12 ^ _23253_/CO (HA_X1)\n",
      "     3    7.41                           _12259_ (net)\n",
      "                  0.02    0.00    2.12 ^ _13860_/A3 (AND4_X1)\n",
      "                  0.02    0.07    2.19 ^ _13860_/ZN (AND4_X1)\n",
      "     2    5.52                           _06612_ (net)\n",
      "                  0.02    0.00    2.19 ^ _13862_/A2 (NAND3_X2)\n",
      "                  0.02    0.03    2.22 v _13862_/ZN (NAND3_X2)\n",
      "     2    8.01                           _06614_ (net)\n",
      "                  0.02    0.00    2.22 v _13865_/A3 (NOR4_X4)\n",
      "                  0.06    0.10    2.31 ^ _13865_/ZN (NOR4_X4)\n",
      "     3   12.65                           _12272_ (net)\n",
      "                  0.06    0.00    2.32 ^ _13878_/A1 (NAND4_X4)\n",
      "                  0.03    0.04    2.36 v _13878_/ZN (NAND4_X4)\n",
      "     4   10.41                           _06629_ (net)\n",
      "                  0.03    0.00    2.36 v _13893_/A1 (NOR4_X2)\n",
      "                  0.06    0.07    2.43 ^ _13893_/ZN (NOR4_X2)\n",
      "     2    6.62                           _12289_ (net)\n",
      "                  0.06    0.00    2.43 ^ _13895_/A2 (AND3_X1)\n",
      "                  0.02    0.07    2.49 ^ _13895_/ZN (AND3_X1)\n",
      "     2    5.05                           _11908_ (net)\n",
      "                  0.02    0.00    2.49 ^ _13896_/A3 (AND3_X1)\n",
      "                  0.02    0.05    2.55 ^ _13896_/ZN (AND3_X1)\n",
      "     2    4.82                           _11905_ (net)\n",
      "                  0.02    0.00    2.55 ^ _13898_/A2 (AND3_X1)\n",
      "                  0.02    0.05    2.60 ^ _13898_/ZN (AND3_X1)\n",
      "     2    4.73                           _11902_ (net)\n",
      "                  0.02    0.00    2.60 ^ _13900_/A2 (AND3_X1)\n",
      "                  0.02    0.06    2.66 ^ _13900_/ZN (AND3_X1)\n",
      "     2    5.15                           _11899_ (net)\n",
      "                  0.02    0.00    2.66 ^ _23111_/A (HA_X1)\n",
      "                  0.03    0.06    2.71 ^ _23111_/S (HA_X1)\n",
      "     2    3.14                           _main_kernel_i0.Datapath_i.__float_mule8m23b_127nih_122_i0.Datapath_i.fu___float_mule8m23b_127nih_495390_495598.in1[30] (net)\n",
      "                  0.03    0.00    2.71 ^ _15883_/A2 (AND4_X1)\n",
      "                  0.01    0.06    2.77 ^ _15883_/ZN (AND4_X1)\n",
      "     1    1.17                           _03517_ (net)\n",
      "                  0.01    0.00    2.77 ^ _15884_/A2 (AND2_X1)\n",
      "                  0.01    0.03    2.80 ^ _15884_/ZN (AND2_X1)\n",
      "     1    1.70                           _03518_ (net)\n",
      "                  0.01    0.00    2.80 ^ _15885_/A4 (NAND4_X1)\n",
      "                  0.02    0.04    2.84 v _15885_/ZN (NAND4_X1)\n",
      "     2    3.26                           _03519_ (net)\n",
      "                  0.02    0.00    2.84 v _15916_/B1 (AOI22_X1)\n",
      "                  0.02    0.05    2.89 ^ _15916_/ZN (AOI22_X1)\n",
      "     1    1.82                           _03547_ (net)\n",
      "                  0.02    0.00    2.89 ^ _15917_/A2 (NAND2_X1)\n",
      "                  0.01    0.02    2.90 v _15917_/ZN (NAND2_X1)\n",
      "     1    1.78                           _03548_ (net)\n",
      "                  0.01    0.00    2.90 v _15918_/A2 (NAND2_X1)\n",
      "                  0.01    0.02    2.92 ^ _15918_/ZN (NAND2_X1)\n",
      "     1    1.56                           _main_kernel_i0.Datapath_i.__float_mule8m23b_127nih_122_i0.Datapath_i.fu___float_mule8m23b_127nih_495390_499355.out1[1] (net)\n",
      "                  0.01    0.00    2.92 ^ _23687_/D (DFF_X2)\n",
      "                                  2.92   data arrival time\n",
      "\n",
      "                  0.00    5.00    5.00   clock clock (rise edge)\n",
      "                          0.00    5.00   clock network delay (ideal)\n",
      "                          0.00    5.00   clock reconvergence pessimism\n",
      "                                  5.00 ^ _23687_/CK (DFF_X2)\n",
      "                         -0.03    4.97   library setup time\n",
      "                                  4.97   data required time\n",
      "-----------------------------------------------------------------------------\n",
      "                                  4.97   data required time\n",
      "                                 -2.92   data arrival time\n",
      "-----------------------------------------------------------------------------\n",
      "                                  2.05   slack (MET)\n",
      "\n",
      "\n",
      "\n",
      "==========================================================================\n",
      "resizer report_checks -unconstrained\n",
      "--------------------------------------------------------------------------\n",
      "Startpoint: _23725_ (rising edge-triggered flip-flop clocked by clock)\n",
      "Endpoint: _23687_ (rising edge-triggered flip-flop clocked by clock)\n",
      "Path Group: clock\n",
      "Path Type: max\n",
      "\n",
      "Fanout     Cap    Slew   Delay    Time   Description\n",
      "-----------------------------------------------------------------------------\n",
      "                  0.00    0.00    0.00   clock clock (rise edge)\n",
      "                          0.00    0.00   clock network delay (ideal)\n",
      "                  0.00    0.00    0.00 ^ _23725_/CK (DFF_X2)\n",
      "                  0.10    0.20    0.20 ^ _23725_/Q (DFF_X2)\n",
      "    25   99.52                           _main_kernel_i0.Datapath_i.__float_mule8m23b_127nih_122_i0.in_port_b_REG.reg_out1[5] (net)\n",
      "                  0.12    0.04    0.24 ^ _17985_/A2 (NAND2_X1)\n",
      "                  0.03    0.03    0.27 v _17985_/ZN (NAND2_X1)\n",
      "     1    3.43                           _09276_ (net)\n",
      "                  0.03    0.00    0.27 v _22335_/B (FA_X1)\n",
      "                  0.01    0.13    0.40 ^ _22335_/S (FA_X1)\n",
      "     1    2.07                           _09279_ (net)\n",
      "                  0.01    0.00    0.40 ^ _18234_/A (INV_X1)\n",
      "                  0.01    0.01    0.41 v _18234_/ZN (INV_X1)\n",
      "     1    3.81                           _09362_ (net)\n",
      "                  0.01    0.00    0.41 v _22355_/B (FA_X1)\n",
      "                  0.01    0.12    0.53 ^ _22355_/S (FA_X1)\n",
      "     1    2.35                           _09365_ (net)\n",
      "                  0.01    0.00    0.53 ^ _19026_/A (INV_X1)\n",
      "                  0.01    0.01    0.54 v _19026_/ZN (INV_X1)\n",
      "     1    3.23                           _09449_ (net)\n",
      "                  0.01    0.00    0.54 v _22376_/CI (FA_X1)\n",
      "                  0.01    0.11    0.65 ^ _22376_/S (FA_X1)\n",
      "     1    2.34                           _09451_ (net)\n",
      "                  0.01    0.00    0.65 ^ _18255_/A (INV_X1)\n",
      "                  0.01    0.01    0.66 v _18255_/ZN (INV_X1)\n",
      "     1    3.96                           _09476_ (net)\n",
      "                  0.01    0.00    0.66 v _22382_/B (FA_X1)\n",
      "                  0.01    0.12    0.78 ^ _22382_/S (FA_X1)\n",
      "     1    2.00                           _09479_ (net)\n",
      "                  0.01    0.00    0.78 ^ _18258_/A (INV_X1)\n",
      "                  0.01    0.01    0.79 v _18258_/ZN (INV_X1)\n",
      "     1    3.92                           _09491_ (net)\n",
      "                  0.01    0.00    0.79 v _22386_/A (FA_X1)\n",
      "                  0.01    0.11    0.90 ^ _22386_/S (FA_X1)\n",
      "     1    2.29                           _09494_ (net)\n",
      "                  0.01    0.00    0.90 ^ _18259_/A (INV_X1)\n",
      "                  0.01    0.01    0.91 v _18259_/ZN (INV_X1)\n",
      "     1    3.16                           _09576_ (net)\n",
      "                  0.01    0.00    0.91 v _22406_/CI (FA_X1)\n",
      "                  0.02    0.09    1.00 v _22406_/S (FA_X1)\n",
      "     1    3.43                           _09578_ (net)\n",
      "                  0.02    0.00    1.00 v _22425_/CI (FA_X1)\n",
      "                  0.01    0.11    1.11 ^ _22425_/S (FA_X1)\n",
      "     1    2.19                           _09655_ (net)\n",
      "                  0.01    0.00    1.11 ^ _19047_/A (INV_X1)\n",
      "                  0.01    0.01    1.13 v _19047_/ZN (INV_X1)\n",
      "     1    3.82                           _11678_ (net)\n",
      "                  0.01    0.00    1.13 v _23020_/B (HA_X1)\n",
      "                  0.02    0.06    1.19 v _23020_/S (HA_X1)\n",
      "     3    7.93                           _11680_ (net)\n",
      "                  0.02    0.00    1.19 v _13769_/B2 (AOI21_X1)\n",
      "                  0.03    0.05    1.24 ^ _13769_/ZN (AOI21_X1)\n",
      "     1    4.26                           _06542_ (net)\n",
      "                  0.03    0.00    1.24 ^ _13770_/A (INV_X1)\n",
      "                  0.01    0.02    1.25 v _13770_/ZN (INV_X1)\n",
      "     2    3.81                           _06543_ (net)\n",
      "                  0.01    0.00    1.25 v _13771_/B1 (AOI21_X1)\n",
      "                  0.03    0.04    1.29 ^ _13771_/ZN (AOI21_X1)\n",
      "     1    3.66                           _06544_ (net)\n",
      "                  0.03    0.00    1.29 ^ _13773_/B1 (OAI21_X2)\n",
      "                  0.02    0.03    1.32 v _13773_/ZN (OAI21_X2)\n",
      "     2    8.39                           _06546_ (net)\n",
      "                  0.02    0.00    1.32 v _13778_/B2 (AOI221_X2)\n",
      "                  0.05    0.09    1.41 ^ _13778_/ZN (AOI221_X2)\n",
      "     2    6.32                           _06551_ (net)\n",
      "                  0.05    0.00    1.41 ^ _13789_/B1 (AOI21_X1)\n",
      "                  0.02    0.03    1.44 v _13789_/ZN (AOI21_X1)\n",
      "     1    4.54                           _06561_ (net)\n",
      "                  0.02    0.00    1.44 v _13798_/B1 (OAI22_X2)\n",
      "                  0.04    0.05    1.49 ^ _13798_/ZN (OAI22_X2)\n",
      "     2    6.93                           _10533_ (net)\n",
      "                  0.04    0.00    1.49 ^ _13802_/B1 (OAI21_X1)\n",
      "                  0.02    0.03    1.52 v _13802_/ZN (OAI21_X1)\n",
      "     2    5.88                           _06573_ (net)\n",
      "                  0.02    0.00    1.53 v _13805_/B2 (AOI221_X2)\n",
      "                  0.05    0.10    1.62 ^ _13805_/ZN (AOI221_X2)\n",
      "     2    7.24                           _10523_ (net)\n",
      "                  0.05    0.00    1.62 ^ _18569_/B2 (OAI21_X1)\n",
      "                  0.02    0.03    1.66 v _18569_/ZN (OAI21_X1)\n",
      "     1    3.96                           _10518_ (net)\n",
      "                  0.02    0.00    1.66 v _22631_/A (FA_X1)\n",
      "                  0.02    0.08    1.74 v _22631_/CO (FA_X1)\n",
      "     1    4.53                           _10521_ (net)\n",
      "                  0.02    0.00    1.74 v _13806_/B (XOR2_X2)\n",
      "                  0.01    0.06    1.80 v _13806_/Z (XOR2_X2)\n",
      "     1    4.22                           _06576_ (net)\n",
      "                  0.01    0.00    1.80 v _13808_/A (XNOR2_X2)\n",
      "                  0.05    0.07    1.87 ^ _13808_/ZN (XNOR2_X2)\n",
      "     6   19.59                           _06578_ (net)\n",
      "                  0.05    0.00    1.87 ^ wire298/A (BUF_X8)\n",
      "                  0.02    0.04    1.91 ^ wire298/Z (BUF_X8)\n",
      "    20   51.78                           net298 (net)\n",
      "                  0.02    0.01    1.92 ^ _13809_/A (INV_X8)\n",
      "                  0.01    0.01    1.93 v _13809_/ZN (INV_X8)\n",
      "    23   48.81                           _06579_ (net)\n",
      "                  0.01    0.00    1.93 v _15907_/A (AOI21_X1)\n",
      "                  0.02    0.04    1.97 ^ _15907_/ZN (AOI21_X1)\n",
      "     1    1.70                           _03541_ (net)\n",
      "                  0.02    0.00    1.97 ^ _15909_/A2 (OAI22_X1)\n",
      "                  0.01    0.03    2.00 v _15909_/ZN (OAI22_X1)\n",
      "     1    3.34                           _03543_ (net)\n",
      "                  0.01    0.00    2.00 v _15910_/A (INV_X2)\n",
      "                  0.02    0.03    2.03 ^ _15910_/ZN (INV_X2)\n",
      "     2   16.02                           _12255_ (net)\n",
      "                  0.02    0.00    2.03 ^ _23252_/A (HA_X1)\n",
      "                  0.01    0.04    2.07 ^ _23252_/CO (HA_X1)\n",
      "     1    3.77                           _12257_ (net)\n",
      "                  0.01    0.00    2.07 ^ _23253_/B (HA_X1)\n",
      "                  0.02    0.05    2.12 ^ _23253_/CO (HA_X1)\n",
      "     3    7.41                           _12259_ (net)\n",
      "                  0.02    0.00    2.12 ^ _13860_/A3 (AND4_X1)\n",
      "                  0.02    0.07    2.19 ^ _13860_/ZN (AND4_X1)\n",
      "     2    5.52                           _06612_ (net)\n",
      "                  0.02    0.00    2.19 ^ _13862_/A2 (NAND3_X2)\n",
      "                  0.02    0.03    2.22 v _13862_/ZN (NAND3_X2)\n",
      "     2    8.01                           _06614_ (net)\n",
      "                  0.02    0.00    2.22 v _13865_/A3 (NOR4_X4)\n",
      "                  0.06    0.10    2.31 ^ _13865_/ZN (NOR4_X4)\n",
      "     3   12.65                           _12272_ (net)\n",
      "                  0.06    0.00    2.32 ^ _13878_/A1 (NAND4_X4)\n",
      "                  0.03    0.04    2.36 v _13878_/ZN (NAND4_X4)\n",
      "     4   10.41                           _06629_ (net)\n",
      "                  0.03    0.00    2.36 v _13893_/A1 (NOR4_X2)\n",
      "                  0.06    0.07    2.43 ^ _13893_/ZN (NOR4_X2)\n",
      "     2    6.62                           _12289_ (net)\n",
      "                  0.06    0.00    2.43 ^ _13895_/A2 (AND3_X1)\n",
      "                  0.02    0.07    2.49 ^ _13895_/ZN (AND3_X1)\n",
      "     2    5.05                           _11908_ (net)\n",
      "                  0.02    0.00    2.49 ^ _13896_/A3 (AND3_X1)\n",
      "                  0.02    0.05    2.55 ^ _13896_/ZN (AND3_X1)\n",
      "     2    4.82                           _11905_ (net)\n",
      "                  0.02    0.00    2.55 ^ _13898_/A2 (AND3_X1)\n",
      "                  0.02    0.05    2.60 ^ _13898_/ZN (AND3_X1)\n",
      "     2    4.73                           _11902_ (net)\n",
      "                  0.02    0.00    2.60 ^ _13900_/A2 (AND3_X1)\n",
      "                  0.02    0.06    2.66 ^ _13900_/ZN (AND3_X1)\n",
      "     2    5.15                           _11899_ (net)\n",
      "                  0.02    0.00    2.66 ^ _23111_/A (HA_X1)\n",
      "                  0.03    0.06    2.71 ^ _23111_/S (HA_X1)\n",
      "     2    3.14                           _main_kernel_i0.Datapath_i.__float_mule8m23b_127nih_122_i0.Datapath_i.fu___float_mule8m23b_127nih_495390_495598.in1[30] (net)\n",
      "                  0.03    0.00    2.71 ^ _15883_/A2 (AND4_X1)\n",
      "                  0.01    0.06    2.77 ^ _15883_/ZN (AND4_X1)\n",
      "     1    1.17                           _03517_ (net)\n",
      "                  0.01    0.00    2.77 ^ _15884_/A2 (AND2_X1)\n",
      "                  0.01    0.03    2.80 ^ _15884_/ZN (AND2_X1)\n",
      "     1    1.70                           _03518_ (net)\n",
      "                  0.01    0.00    2.80 ^ _15885_/A4 (NAND4_X1)\n",
      "                  0.02    0.04    2.84 v _15885_/ZN (NAND4_X1)\n",
      "     2    3.26                           _03519_ (net)\n",
      "                  0.02    0.00    2.84 v _15916_/B1 (AOI22_X1)\n",
      "                  0.02    0.05    2.89 ^ _15916_/ZN (AOI22_X1)\n",
      "     1    1.82                           _03547_ (net)\n",
      "                  0.02    0.00    2.89 ^ _15917_/A2 (NAND2_X1)\n",
      "                  0.01    0.02    2.90 v _15917_/ZN (NAND2_X1)\n",
      "     1    1.78                           _03548_ (net)\n",
      "                  0.01    0.00    2.90 v _15918_/A2 (NAND2_X1)\n",
      "                  0.01    0.02    2.92 ^ _15918_/ZN (NAND2_X1)\n",
      "     1    1.56                           _main_kernel_i0.Datapath_i.__float_mule8m23b_127nih_122_i0.Datapath_i.fu___float_mule8m23b_127nih_495390_499355.out1[1] (net)\n",
      "                  0.01    0.00    2.92 ^ _23687_/D (DFF_X2)\n",
      "                                  2.92   data arrival time\n",
      "\n",
      "                  0.00    5.00    5.00   clock clock (rise edge)\n",
      "                          0.00    5.00   clock network delay (ideal)\n",
      "                          0.00    5.00   clock reconvergence pessimism\n",
      "                                  5.00 ^ _23687_/CK (DFF_X2)\n",
      "                         -0.03    4.97   library setup time\n",
      "                                  4.97   data required time\n",
      "-----------------------------------------------------------------------------\n",
      "                                  4.97   data required time\n",
      "                                 -2.92   data arrival time\n",
      "-----------------------------------------------------------------------------\n",
      "                                  2.05   slack (MET)\n",
      "\n",
      "\n",
      "\n",
      "==========================================================================\n",
      "resizer report_check_types -max_slew -max_cap -max_fanout -violators\n",
      "--------------------------------------------------------------------------\n",
      "\n",
      "==========================================================================\n",
      "resizer max_slew_check_slack\n",
      "--------------------------------------------------------------------------\n",
      "0.06859327107667923\n",
      "\n",
      "==========================================================================\n",
      "resizer max_slew_check_limit\n",
      "--------------------------------------------------------------------------\n",
      "0.1985349953174591\n",
      "\n",
      "==========================================================================\n",
      "resizer max_slew_check_slack_limit\n",
      "--------------------------------------------------------------------------\n",
      "0.3455\n",
      "\n",
      "==========================================================================\n",
      "resizer max_fanout_check_slack\n",
      "--------------------------------------------------------------------------\n",
      "1.0000000150474662e+30\n",
      "\n",
      "==========================================================================\n",
      "resizer max_fanout_check_limit\n",
      "--------------------------------------------------------------------------\n",
      "1.0000000150474662e+30\n",
      "\n",
      "==========================================================================\n",
      "resizer max_capacitance_check_slack\n",
      "--------------------------------------------------------------------------\n",
      "0.434209406375885\n",
      "\n",
      "==========================================================================\n",
      "resizer max_capacitance_check_limit\n",
      "--------------------------------------------------------------------------\n",
      "60.577396392822266\n",
      "\n",
      "==========================================================================\n",
      "resizer max_capacitance_check_slack_limit\n",
      "--------------------------------------------------------------------------\n",
      "0.0072\n",
      "\n",
      "==========================================================================\n",
      "resizer max_slew_violation_count\n",
      "--------------------------------------------------------------------------\n",
      "max slew violation count 0\n",
      "\n",
      "==========================================================================\n",
      "resizer max_fanout_violation_count\n",
      "--------------------------------------------------------------------------\n",
      "max fanout violation count 0\n",
      "\n",
      "==========================================================================\n",
      "resizer max_cap_violation_count\n",
      "--------------------------------------------------------------------------\n",
      "max cap violation count 0\n",
      "\n",
      "==========================================================================\n",
      "resizer setup_violation_count\n",
      "--------------------------------------------------------------------------\n",
      "setup violation count 0\n",
      "\n",
      "==========================================================================\n",
      "resizer hold_violation_count\n",
      "--------------------------------------------------------------------------\n",
      "hold violation count 0\n",
      "\n",
      "==========================================================================\n",
      "resizer critical path delay\n",
      "--------------------------------------------------------------------------\n",
      "2.9218\n",
      "\n",
      "==========================================================================\n",
      "resizer critical path slack\n",
      "--------------------------------------------------------------------------\n",
      "2.0473\n",
      "\n",
      "==========================================================================\n",
      "resizer slack div critical path delay\n",
      "--------------------------------------------------------------------------\n",
      "70.069820\n",
      "\n",
      "==========================================================================\n",
      "resizer report_power\n",
      "--------------------------------------------------------------------------\n",
      "Group                  Internal  Switching    Leakage      Total\n",
      "                          Power      Power      Power      Power (Watts)\n",
      "----------------------------------------------------------------\n",
      "Sequential             2.15e-03   3.82e-04   1.71e-04   2.70e-03  52.1%\n",
      "Combinational          1.07e-03   9.93e-04   4.16e-04   2.48e-03  47.9%\n",
      "Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%\n",
      "Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%\n",
      "----------------------------------------------------------------\n",
      "Total                  3.22e-03   1.37e-03   5.87e-04   5.18e-03 100.0%\n",
      "                          62.1%      26.6%      11.3%\n",
      "\n",
      "==========================================================================\n",
      "resizer report_design_area\n",
      "--------------------------------------------------------------------------\n",
      "Design area 27515 u^2 11% utilization.\n",
      "Core area = 1008654976000\n",
      "\n",
      "\n",
      "==========================================================================\n",
      "instance_count\n",
      "--------------------------------------------------------------------------\n",
      "13588\n",
      "\n",
      "==========================================================================\n",
      "pin_count\n",
      "--------------------------------------------------------------------------\n",
      "44066\n",
      "\n",
      "Elapsed time: 0:08.87[h:]min:sec. CPU time: user 8.76 sys 0.11 (100%). Peak memory: 202804KB.\n",
      "(/usr/bin/time -f 'Elapsed time: %E[h:]min:sec. CPU time: user %U sys %S (%P). Peak memory: %MKB.' /opt/openroad/OpenROAD/bin/openroad -exit -no_init  /opt/openroad/openroad_flow_scripts/flow/scripts/detail_place.tcl -metrics /working_dir/HLS_output/Synthesis/bash_flow/openroad/logs/nangate45/main_kernel/base/3_5_opendp.json) 2>&1 | tee /working_dir/HLS_output/Synthesis/bash_flow/openroad/logs/nangate45/main_kernel/base/3_5_opendp.log\n",
      "OpenROAD c525def45ee16f937b86892ecf9afaa44ae0b1a5 \n",
      "This program is licensed under the BSD-3 license. See the LICENSE file for details.\n",
      "Components of this program may be licensed under more restrictive licenses which must be honored.\n",
      "Placement Analysis\n",
      "---------------------------------\n",
      "total displacement       8993.5 u\n",
      "average displacement        0.7 u\n",
      "max displacement            4.3 u\n",
      "original HPWL          256916.0 u\n",
      "legalized HPWL         262455.8 u\n",
      "delta HPWL                    2 %\n",
      "\n",
      "Detailed placement improvement.\n",
      "Importing netlist into detailed improver.\n",
      "[INFO DPO-0100] Creating network with 13588 cells, 310 terminals, 15881 edges and 44376 pins.\n",
      "[INFO DPO-0109] Network stats: inst 13898, edges 15881, pins 44376\n",
      "[INFO DPO-0110] Number of regions is 1\n",
      "[INFO DPO-0401] Setting random seed to 1.\n",
      "[INFO DPO-0402] Setting maximum displacement 5 1 to 14000 2800 units.\n",
      "[INFO DPO-0320] Collected 1746 fixed cells (excluded terminal_NI).\n",
      "[INFO DPO-0318] Collected 12152 single height cells.\n",
      "[INFO DPO-0321] Collected 0 wide cells.\n",
      "[INFO DPO-0322] Image (4180, 5600) - (1010420, 1008000)\n",
      "[INFO DPO-0310] Assigned 12152 cells into segments.  Movement in X-direction is 0.000000, movement in Y-direction is 0.000000.\n",
      "[INFO DPO-0313] Found 0 cells in wrong regions.\n",
      "[INFO DPO-0315] Found 0 row alignment problems.\n",
      "[INFO DPO-0314] Found 0 site alignment problems.\n",
      "[INFO DPO-0311] Found 0 overlaps between adjacent cells.\n",
      "[INFO DPO-0312] Found 0 edge spacing violations and 0 padding violations.\n",
      "[INFO DPO-0303] Running algorithm for independent set matching.\n",
      "[INFO DPO-0300] Set matching objective is wirelength.\n",
      "[INFO DPO-0301] Pass   1 of matching; objective is 5.243210e+08.\n",
      "[INFO DPO-0302] End of matching; objective is 5.241795e+08, improvement is 0.03 percent.\n",
      "[INFO DPO-0303] Running algorithm for global swaps.\n",
      "[INFO DPO-0306] Pass   1 of global swaps; hpwl is 5.164661e+08.\n",
      "[INFO DPO-0306] Pass   2 of global swaps; hpwl is 5.148220e+08.\n",
      "[INFO DPO-0307] End of global swaps; objective is 5.148220e+08, improvement is 1.79 percent.\n",
      "[INFO DPO-0303] Running algorithm for vertical swaps.\n",
      "[INFO DPO-0308] Pass   1 of vertical swaps; hpwl is 5.134600e+08.\n",
      "[INFO DPO-0309] End of vertical swaps; objective is 5.134600e+08, improvement is 0.26 percent.\n",
      "[INFO DPO-0303] Running algorithm for reordering.\n",
      "[INFO DPO-0304] Pass   1 of reordering; objective is 5.133718e+08.\n",
      "[INFO DPO-0305] End of reordering; objective is 5.133718e+08, improvement is 0.02 percent.\n",
      "[INFO DPO-0303] Running algorithm for random improvement.\n",
      "[INFO DPO-0324] Random improver is using displacement generator.\n",
      "[INFO DPO-0325] Random improver is using hpwl objective.\n",
      "[INFO DPO-0326] Random improver cost string is (a).\n",
      "[INFO DPO-0332] End of pass, Generator displacement called 243040 times.\n",
      "[INFO DPO-0335] Generator displacement, Cumulative attempts 243040, swaps 8537, moves 116540 since last reset.\n",
      "[INFO DPO-0333] End of pass, Objective hpwl, Initial cost 5.113867e+08, Scratch cost 5.070906e+08, Incremental cost 5.070906e+08, Mismatch? N\n",
      "[INFO DPO-0338] End of pass, Total cost is 5.070906e+08.\n",
      "[INFO DPO-0327] Pass   1 of random improver; improvement in cost is 0.84 percent.\n",
      "[INFO DPO-0328] End of random improver; improvement is 0.840081 percent.\n",
      "[INFO DPO-0380] Cell flipping.\n",
      "[INFO DPO-0382] Changed 6026 cell orientations for row compatibility.\n",
      "[INFO DPO-0383] Performed 4081 cell flips.\n",
      "[INFO DPO-0384] End of flipping; objective is 5.059149e+08, improvement is 0.62 percent.\n",
      "[INFO DPO-0313] Found 0 cells in wrong regions.\n",
      "[INFO DPO-0315] Found 0 row alignment problems.\n",
      "[INFO DPO-0314] Found 0 site alignment problems.\n",
      "[INFO DPO-0311] Found 0 overlaps between adjacent cells.\n",
      "[INFO DPO-0312] Found 0 edge spacing violations and 0 padding violations.\n",
      "Detailed Improvement Results\n",
      "------------------------------------------\n",
      "Original HPWL           262455.8 u\n",
      "Final HPWL              251815.3 u\n",
      "Delta HPWL                  -4.1 %\n",
      "\n",
      "[INFO DPL-0020] Mirrored 711 instances\n",
      "[INFO DPL-0021] HPWL before          251815.3 u\n",
      "[INFO DPL-0022] HPWL after           251658.1 u\n",
      "[INFO DPL-0023] HPWL delta               -0.1 %\n",
      "[INFO FLW-0012] Placement violations .\n",
      "\n",
      "==========================================================================\n",
      "detailed place report_tns\n",
      "--------------------------------------------------------------------------\n",
      "tns 0.00\n",
      "\n",
      "==========================================================================\n",
      "detailed place report_wns\n",
      "--------------------------------------------------------------------------\n",
      "wns 0.00\n",
      "\n",
      "==========================================================================\n",
      "detailed place report_worst_slack\n",
      "--------------------------------------------------------------------------\n",
      "worst slack 2.05\n",
      "\n",
      "==========================================================================\n",
      "detailed place report_clock_skew\n",
      "--------------------------------------------------------------------------\n",
      "Clock clock\n",
      "Latency      CRPR       Skew\n",
      "_23716_/CK ^\n",
      "   0.00\n",
      "_23686_/CK ^\n",
      "   0.00      0.00       0.00\n",
      "\n",
      "\n",
      "==========================================================================\n",
      "detailed place report_checks -path_delay min\n",
      "--------------------------------------------------------------------------\n",
      "Startpoint: _24850_ (rising edge-triggered flip-flop clocked by clock)\n",
      "Endpoint: _24850_ (rising edge-triggered flip-flop clocked by clock)\n",
      "Path Group: clock\n",
      "Path Type: min\n",
      "\n",
      "Fanout     Cap    Slew   Delay    Time   Description\n",
      "-----------------------------------------------------------------------------\n",
      "                  0.00    0.00    0.00   clock clock (rise edge)\n",
      "                          0.00    0.00   clock network delay (ideal)\n",
      "                  0.00    0.00    0.00 ^ _24850_/CK (DFF_X2)\n",
      "                  0.01    0.07    0.07 ^ _24850_/QN (DFF_X2)\n",
      "     1    1.82                           _main_kernel_i0.Datapath_i.MUX_120_reg_4_0_0_0.in2[0] (net)\n",
      "                  0.01    0.00    0.07 ^ _20864_/A1 (AOI22_X1)\n",
      "                  0.01    0.01    0.08 v _20864_/ZN (AOI22_X1)\n",
      "     1    1.62                           _05964_ (net)\n",
      "                  0.01    0.00    0.08 v _20865_/A (INV_X1)\n",
      "                  0.01    0.01    0.09 ^ _20865_/ZN (INV_X1)\n",
      "     1    1.32                           _01390_ (net)\n",
      "                  0.01    0.00    0.09 ^ _24850_/D (DFF_X2)\n",
      "                                  0.09   data arrival time\n",
      "\n",
      "                  0.00    0.00    0.00   clock clock (rise edge)\n",
      "                          0.00    0.00   clock network delay (ideal)\n",
      "                          0.00    0.00   clock reconvergence pessimism\n",
      "                                  0.00 ^ _24850_/CK (DFF_X2)\n",
      "                          0.00    0.00   library hold time\n",
      "                                  0.00   data required time\n",
      "-----------------------------------------------------------------------------\n",
      "                                  0.00   data required time\n",
      "                                 -0.09   data arrival time\n",
      "-----------------------------------------------------------------------------\n",
      "                                  0.09   slack (MET)\n",
      "\n",
      "\n",
      "\n",
      "==========================================================================\n",
      "detailed place report_checks -path_delay max\n",
      "--------------------------------------------------------------------------\n",
      "Startpoint: _23725_ (rising edge-triggered flip-flop clocked by clock)\n",
      "Endpoint: _23687_ (rising edge-triggered flip-flop clocked by clock)\n",
      "Path Group: clock\n",
      "Path Type: max\n",
      "\n",
      "Fanout     Cap    Slew   Delay    Time   Description\n",
      "-----------------------------------------------------------------------------\n",
      "                  0.00    0.00    0.00   clock clock (rise edge)\n",
      "                          0.00    0.00   clock network delay (ideal)\n",
      "                  0.00    0.00    0.00 ^ _23725_/CK (DFF_X2)\n",
      "                  0.10    0.20    0.20 ^ _23725_/Q (DFF_X2)\n",
      "    25   99.22                           _main_kernel_i0.Datapath_i.__float_mule8m23b_127nih_122_i0.in_port_b_REG.reg_out1[5] (net)\n",
      "                  0.12    0.04    0.24 ^ _17985_/A2 (NAND2_X1)\n",
      "                  0.03    0.03    0.27 v _17985_/ZN (NAND2_X1)\n",
      "     1    3.57                           _09276_ (net)\n",
      "                  0.03    0.00    0.27 v _22335_/B (FA_X1)\n",
      "                  0.01    0.13    0.40 ^ _22335_/S (FA_X1)\n",
      "     1    2.12                           _09279_ (net)\n",
      "                  0.01    0.00    0.40 ^ _18234_/A (INV_X1)\n",
      "                  0.01    0.01    0.41 v _18234_/ZN (INV_X1)\n",
      "     1    3.68                           _09362_ (net)\n",
      "                  0.01    0.00    0.41 v _22355_/B (FA_X1)\n",
      "                  0.01    0.12    0.53 ^ _22355_/S (FA_X1)\n",
      "     1    2.33                           _09365_ (net)\n",
      "                  0.01    0.00    0.53 ^ _19026_/A (INV_X1)\n",
      "                  0.01    0.01    0.54 v _19026_/ZN (INV_X1)\n",
      "     1    3.19                           _09449_ (net)\n",
      "                  0.01    0.00    0.54 v _22376_/CI (FA_X1)\n",
      "                  0.01    0.11    0.65 ^ _22376_/S (FA_X1)\n",
      "     1    2.43                           _09451_ (net)\n",
      "                  0.01    0.00    0.65 ^ _18255_/A (INV_X1)\n",
      "                  0.01    0.01    0.66 v _18255_/ZN (INV_X1)\n",
      "     1    4.09                           _09476_ (net)\n",
      "                  0.01    0.00    0.66 v _22382_/B (FA_X1)\n",
      "                  0.01    0.12    0.78 ^ _22382_/S (FA_X1)\n",
      "     1    2.15                           _09479_ (net)\n",
      "                  0.01    0.00    0.78 ^ _18258_/A (INV_X1)\n",
      "                  0.01    0.01    0.79 v _18258_/ZN (INV_X1)\n",
      "     1    3.82                           _09491_ (net)\n",
      "                  0.01    0.00    0.79 v _22386_/A (FA_X1)\n",
      "                  0.01    0.11    0.90 ^ _22386_/S (FA_X1)\n",
      "     1    2.10                           _09494_ (net)\n",
      "                  0.01    0.00    0.90 ^ _18259_/A (INV_X1)\n",
      "                  0.01    0.01    0.91 v _18259_/ZN (INV_X1)\n",
      "     1    3.27                           _09576_ (net)\n",
      "                  0.01    0.00    0.91 v _22406_/CI (FA_X1)\n",
      "                  0.02    0.09    1.00 v _22406_/S (FA_X1)\n",
      "     1    3.54                           _09578_ (net)\n",
      "                  0.02    0.00    1.00 v _22425_/CI (FA_X1)\n",
      "                  0.01    0.11    1.12 ^ _22425_/S (FA_X1)\n",
      "     1    2.34                           _09655_ (net)\n",
      "                  0.01    0.00    1.12 ^ _19047_/A (INV_X1)\n",
      "                  0.01    0.01    1.13 v _19047_/ZN (INV_X1)\n",
      "     1    3.48                           _11678_ (net)\n",
      "                  0.01    0.00    1.13 v _23020_/B (HA_X1)\n",
      "                  0.02    0.06    1.19 v _23020_/S (HA_X1)\n",
      "     3    7.81                           _11680_ (net)\n",
      "                  0.02    0.00    1.19 v _13769_/B2 (AOI21_X1)\n",
      "                  0.03    0.05    1.24 ^ _13769_/ZN (AOI21_X1)\n",
      "     1    3.97                           _06542_ (net)\n",
      "                  0.03    0.00    1.24 ^ _13770_/A (INV_X1)\n",
      "                  0.01    0.02    1.25 v _13770_/ZN (INV_X1)\n",
      "     2    3.96                           _06543_ (net)\n",
      "                  0.01    0.00    1.25 v _13771_/B1 (AOI21_X1)\n",
      "                  0.03    0.04    1.29 ^ _13771_/ZN (AOI21_X1)\n",
      "     1    3.69                           _06544_ (net)\n",
      "                  0.03    0.00    1.29 ^ _13773_/B1 (OAI21_X2)\n",
      "                  0.01    0.03    1.32 v _13773_/ZN (OAI21_X2)\n",
      "     2    8.24                           _06546_ (net)\n",
      "                  0.01    0.00    1.32 v _13778_/B2 (AOI221_X2)\n",
      "                  0.05    0.09    1.41 ^ _13778_/ZN (AOI221_X2)\n",
      "     2    6.79                           _06551_ (net)\n",
      "                  0.05    0.00    1.41 ^ _13789_/B1 (AOI21_X1)\n",
      "                  0.02    0.03    1.44 v _13789_/ZN (AOI21_X1)\n",
      "     1    4.35                           _06561_ (net)\n",
      "                  0.02    0.00    1.44 v _13798_/B1 (OAI22_X2)\n",
      "                  0.04    0.05    1.49 ^ _13798_/ZN (OAI22_X2)\n",
      "     2    6.88                           _10533_ (net)\n",
      "                  0.04    0.00    1.49 ^ _13802_/B1 (OAI21_X1)\n",
      "                  0.02    0.03    1.53 v _13802_/ZN (OAI21_X1)\n",
      "     2    5.93                           _06573_ (net)\n",
      "                  0.02    0.00    1.53 v _13805_/B2 (AOI221_X2)\n",
      "                  0.05    0.10    1.62 ^ _13805_/ZN (AOI221_X2)\n",
      "     2    7.11                           _10523_ (net)\n",
      "                  0.05    0.00    1.62 ^ _18569_/B2 (OAI21_X1)\n",
      "                  0.02    0.03    1.66 v _18569_/ZN (OAI21_X1)\n",
      "     1    4.16                           _10518_ (net)\n",
      "                  0.02    0.00    1.66 v _22631_/A (FA_X1)\n",
      "                  0.02    0.08    1.74 v _22631_/CO (FA_X1)\n",
      "     1    4.60                           _10521_ (net)\n",
      "                  0.02    0.00    1.74 v _13806_/B (XOR2_X2)\n",
      "                  0.01    0.06    1.80 v _13806_/Z (XOR2_X2)\n",
      "     1    4.08                           _06576_ (net)\n",
      "                  0.01    0.00    1.80 v _13808_/A (XNOR2_X2)\n",
      "                  0.06    0.07    1.87 ^ _13808_/ZN (XNOR2_X2)\n",
      "     6   20.21                           _06578_ (net)\n",
      "                  0.06    0.00    1.87 ^ wire298/A (BUF_X8)\n",
      "                  0.02    0.04    1.91 ^ wire298/Z (BUF_X8)\n",
      "    20   50.99                           net298 (net)\n",
      "                  0.02    0.01    1.92 ^ _13809_/A (INV_X8)\n",
      "                  0.01    0.01    1.94 v _13809_/ZN (INV_X8)\n",
      "    23   49.66                           _06579_ (net)\n",
      "                  0.01    0.00    1.94 v _15907_/A (AOI21_X1)\n",
      "                  0.02    0.04    1.97 ^ _15907_/ZN (AOI21_X1)\n",
      "     1    1.69                           _03541_ (net)\n",
      "                  0.02    0.00    1.97 ^ _15909_/A2 (OAI22_X1)\n",
      "                  0.01    0.03    2.00 v _15909_/ZN (OAI22_X1)\n",
      "     1    3.16                           _03543_ (net)\n",
      "                  0.01    0.00    2.00 v _15910_/A (INV_X2)\n",
      "                  0.02    0.03    2.03 ^ _15910_/ZN (INV_X2)\n",
      "     2   16.31                           _12255_ (net)\n",
      "                  0.02    0.00    2.03 ^ _23252_/A (HA_X1)\n",
      "                  0.01    0.04    2.07 ^ _23252_/CO (HA_X1)\n",
      "     1    3.59                           _12257_ (net)\n",
      "                  0.01    0.00    2.07 ^ _23253_/B (HA_X1)\n",
      "                  0.02    0.05    2.12 ^ _23253_/CO (HA_X1)\n",
      "     3    7.44                           _12259_ (net)\n",
      "                  0.02    0.00    2.12 ^ _13860_/A3 (AND4_X1)\n",
      "                  0.02    0.07    2.19 ^ _13860_/ZN (AND4_X1)\n",
      "     2    5.45                           _06612_ (net)\n",
      "                  0.02    0.00    2.19 ^ _13862_/A2 (NAND3_X2)\n",
      "                  0.02    0.03    2.22 v _13862_/ZN (NAND3_X2)\n",
      "     2    7.97                           _06614_ (net)\n",
      "                  0.02    0.00    2.22 v _13865_/A3 (NOR4_X4)\n",
      "                  0.06    0.10    2.32 ^ _13865_/ZN (NOR4_X4)\n",
      "     3   12.59                           _12272_ (net)\n",
      "                  0.06    0.00    2.32 ^ _13878_/A1 (NAND4_X4)\n",
      "                  0.03    0.04    2.36 v _13878_/ZN (NAND4_X4)\n",
      "     4   10.20                           _06629_ (net)\n",
      "                  0.03    0.00    2.36 v _13893_/A1 (NOR4_X2)\n",
      "                  0.06    0.07    2.43 ^ _13893_/ZN (NOR4_X2)\n",
      "     2    6.44                           _12289_ (net)\n",
      "                  0.06    0.00    2.43 ^ _13895_/A2 (AND3_X1)\n",
      "                  0.02    0.07    2.49 ^ _13895_/ZN (AND3_X1)\n",
      "     2    5.16                           _11908_ (net)\n",
      "                  0.02    0.00    2.49 ^ _13896_/A3 (AND3_X1)\n",
      "                  0.02    0.05    2.55 ^ _13896_/ZN (AND3_X1)\n",
      "     2    4.72                           _11905_ (net)\n",
      "                  0.02    0.00    2.55 ^ _13898_/A2 (AND3_X1)\n",
      "                  0.02    0.05    2.60 ^ _13898_/ZN (AND3_X1)\n",
      "     2    4.65                           _11902_ (net)\n",
      "                  0.02    0.00    2.60 ^ _13900_/A2 (AND3_X1)\n",
      "                  0.02    0.06    2.66 ^ _13900_/ZN (AND3_X1)\n",
      "     2    5.16                           _11899_ (net)\n",
      "                  0.02    0.00    2.66 ^ _23111_/A (HA_X1)\n",
      "                  0.03    0.06    2.71 ^ _23111_/S (HA_X1)\n",
      "     2    3.06                           _main_kernel_i0.Datapath_i.__float_mule8m23b_127nih_122_i0.Datapath_i.fu___float_mule8m23b_127nih_495390_495598.in1[30] (net)\n",
      "                  0.03    0.00    2.71 ^ _15883_/A2 (AND4_X1)\n",
      "                  0.01    0.06    2.77 ^ _15883_/ZN (AND4_X1)\n",
      "     1    1.24                           _03517_ (net)\n",
      "                  0.01    0.00    2.77 ^ _15884_/A2 (AND2_X1)\n",
      "                  0.01    0.03    2.80 ^ _15884_/ZN (AND2_X1)\n",
      "     1    1.80                           _03518_ (net)\n",
      "                  0.01    0.00    2.80 ^ _15885_/A4 (NAND4_X1)\n",
      "                  0.02    0.04    2.84 v _15885_/ZN (NAND4_X1)\n",
      "     2    3.32                           _03519_ (net)\n",
      "                  0.02    0.00    2.84 v _15916_/B1 (AOI22_X1)\n",
      "                  0.02    0.05    2.89 ^ _15916_/ZN (AOI22_X1)\n",
      "     1    1.75                           _03547_ (net)\n",
      "                  0.02    0.00    2.89 ^ _15917_/A2 (NAND2_X1)\n",
      "                  0.01    0.02    2.90 v _15917_/ZN (NAND2_X1)\n",
      "     1    1.75                           _03548_ (net)\n",
      "                  0.01    0.00    2.90 v _15918_/A2 (NAND2_X1)\n",
      "                  0.01    0.02    2.92 ^ _15918_/ZN (NAND2_X1)\n",
      "     1    1.73                           _main_kernel_i0.Datapath_i.__float_mule8m23b_127nih_122_i0.Datapath_i.fu___float_mule8m23b_127nih_495390_499355.out1[1] (net)\n",
      "                  0.01    0.00    2.92 ^ _23687_/D (DFF_X2)\n",
      "                                  2.92   data arrival time\n",
      "\n",
      "                  0.00    5.00    5.00   clock clock (rise edge)\n",
      "                          0.00    5.00   clock network delay (ideal)\n",
      "                          0.00    5.00   clock reconvergence pessimism\n",
      "                                  5.00 ^ _23687_/CK (DFF_X2)\n",
      "                         -0.03    4.97   library setup time\n",
      "                                  4.97   data required time\n",
      "-----------------------------------------------------------------------------\n",
      "                                  4.97   data required time\n",
      "                                 -2.92   data arrival time\n",
      "-----------------------------------------------------------------------------\n",
      "                                  2.05   slack (MET)\n",
      "\n",
      "\n",
      "\n",
      "==========================================================================\n",
      "detailed place report_checks -unconstrained\n",
      "--------------------------------------------------------------------------\n",
      "Startpoint: _23725_ (rising edge-triggered flip-flop clocked by clock)\n",
      "Endpoint: _23687_ (rising edge-triggered flip-flop clocked by clock)\n",
      "Path Group: clock\n",
      "Path Type: max\n",
      "\n",
      "Fanout     Cap    Slew   Delay    Time   Description\n",
      "-----------------------------------------------------------------------------\n",
      "                  0.00    0.00    0.00   clock clock (rise edge)\n",
      "                          0.00    0.00   clock network delay (ideal)\n",
      "                  0.00    0.00    0.00 ^ _23725_/CK (DFF_X2)\n",
      "                  0.10    0.20    0.20 ^ _23725_/Q (DFF_X2)\n",
      "    25   99.22                           _main_kernel_i0.Datapath_i.__float_mule8m23b_127nih_122_i0.in_port_b_REG.reg_out1[5] (net)\n",
      "                  0.12    0.04    0.24 ^ _17985_/A2 (NAND2_X1)\n",
      "                  0.03    0.03    0.27 v _17985_/ZN (NAND2_X1)\n",
      "     1    3.57                           _09276_ (net)\n",
      "                  0.03    0.00    0.27 v _22335_/B (FA_X1)\n",
      "                  0.01    0.13    0.40 ^ _22335_/S (FA_X1)\n",
      "     1    2.12                           _09279_ (net)\n",
      "                  0.01    0.00    0.40 ^ _18234_/A (INV_X1)\n",
      "                  0.01    0.01    0.41 v _18234_/ZN (INV_X1)\n",
      "     1    3.68                           _09362_ (net)\n",
      "                  0.01    0.00    0.41 v _22355_/B (FA_X1)\n",
      "                  0.01    0.12    0.53 ^ _22355_/S (FA_X1)\n",
      "     1    2.33                           _09365_ (net)\n",
      "                  0.01    0.00    0.53 ^ _19026_/A (INV_X1)\n",
      "                  0.01    0.01    0.54 v _19026_/ZN (INV_X1)\n",
      "     1    3.19                           _09449_ (net)\n",
      "                  0.01    0.00    0.54 v _22376_/CI (FA_X1)\n",
      "                  0.01    0.11    0.65 ^ _22376_/S (FA_X1)\n",
      "     1    2.43                           _09451_ (net)\n",
      "                  0.01    0.00    0.65 ^ _18255_/A (INV_X1)\n",
      "                  0.01    0.01    0.66 v _18255_/ZN (INV_X1)\n",
      "     1    4.09                           _09476_ (net)\n",
      "                  0.01    0.00    0.66 v _22382_/B (FA_X1)\n",
      "                  0.01    0.12    0.78 ^ _22382_/S (FA_X1)\n",
      "     1    2.15                           _09479_ (net)\n",
      "                  0.01    0.00    0.78 ^ _18258_/A (INV_X1)\n",
      "                  0.01    0.01    0.79 v _18258_/ZN (INV_X1)\n",
      "     1    3.82                           _09491_ (net)\n",
      "                  0.01    0.00    0.79 v _22386_/A (FA_X1)\n",
      "                  0.01    0.11    0.90 ^ _22386_/S (FA_X1)\n",
      "     1    2.10                           _09494_ (net)\n",
      "                  0.01    0.00    0.90 ^ _18259_/A (INV_X1)\n",
      "                  0.01    0.01    0.91 v _18259_/ZN (INV_X1)\n",
      "     1    3.27                           _09576_ (net)\n",
      "                  0.01    0.00    0.91 v _22406_/CI (FA_X1)\n",
      "                  0.02    0.09    1.00 v _22406_/S (FA_X1)\n",
      "     1    3.54                           _09578_ (net)\n",
      "                  0.02    0.00    1.00 v _22425_/CI (FA_X1)\n",
      "                  0.01    0.11    1.12 ^ _22425_/S (FA_X1)\n",
      "     1    2.34                           _09655_ (net)\n",
      "                  0.01    0.00    1.12 ^ _19047_/A (INV_X1)\n",
      "                  0.01    0.01    1.13 v _19047_/ZN (INV_X1)\n",
      "     1    3.48                           _11678_ (net)\n",
      "                  0.01    0.00    1.13 v _23020_/B (HA_X1)\n",
      "                  0.02    0.06    1.19 v _23020_/S (HA_X1)\n",
      "     3    7.81                           _11680_ (net)\n",
      "                  0.02    0.00    1.19 v _13769_/B2 (AOI21_X1)\n",
      "                  0.03    0.05    1.24 ^ _13769_/ZN (AOI21_X1)\n",
      "     1    3.97                           _06542_ (net)\n",
      "                  0.03    0.00    1.24 ^ _13770_/A (INV_X1)\n",
      "                  0.01    0.02    1.25 v _13770_/ZN (INV_X1)\n",
      "     2    3.96                           _06543_ (net)\n",
      "                  0.01    0.00    1.25 v _13771_/B1 (AOI21_X1)\n",
      "                  0.03    0.04    1.29 ^ _13771_/ZN (AOI21_X1)\n",
      "     1    3.69                           _06544_ (net)\n",
      "                  0.03    0.00    1.29 ^ _13773_/B1 (OAI21_X2)\n",
      "                  0.01    0.03    1.32 v _13773_/ZN (OAI21_X2)\n",
      "     2    8.24                           _06546_ (net)\n",
      "                  0.01    0.00    1.32 v _13778_/B2 (AOI221_X2)\n",
      "                  0.05    0.09    1.41 ^ _13778_/ZN (AOI221_X2)\n",
      "     2    6.79                           _06551_ (net)\n",
      "                  0.05    0.00    1.41 ^ _13789_/B1 (AOI21_X1)\n",
      "                  0.02    0.03    1.44 v _13789_/ZN (AOI21_X1)\n",
      "     1    4.35                           _06561_ (net)\n",
      "                  0.02    0.00    1.44 v _13798_/B1 (OAI22_X2)\n",
      "                  0.04    0.05    1.49 ^ _13798_/ZN (OAI22_X2)\n",
      "     2    6.88                           _10533_ (net)\n",
      "                  0.04    0.00    1.49 ^ _13802_/B1 (OAI21_X1)\n",
      "                  0.02    0.03    1.53 v _13802_/ZN (OAI21_X1)\n",
      "     2    5.93                           _06573_ (net)\n",
      "                  0.02    0.00    1.53 v _13805_/B2 (AOI221_X2)\n",
      "                  0.05    0.10    1.62 ^ _13805_/ZN (AOI221_X2)\n",
      "     2    7.11                           _10523_ (net)\n",
      "                  0.05    0.00    1.62 ^ _18569_/B2 (OAI21_X1)\n",
      "                  0.02    0.03    1.66 v _18569_/ZN (OAI21_X1)\n",
      "     1    4.16                           _10518_ (net)\n",
      "                  0.02    0.00    1.66 v _22631_/A (FA_X1)\n",
      "                  0.02    0.08    1.74 v _22631_/CO (FA_X1)\n",
      "     1    4.60                           _10521_ (net)\n",
      "                  0.02    0.00    1.74 v _13806_/B (XOR2_X2)\n",
      "                  0.01    0.06    1.80 v _13806_/Z (XOR2_X2)\n",
      "     1    4.08                           _06576_ (net)\n",
      "                  0.01    0.00    1.80 v _13808_/A (XNOR2_X2)\n",
      "                  0.06    0.07    1.87 ^ _13808_/ZN (XNOR2_X2)\n",
      "     6   20.21                           _06578_ (net)\n",
      "                  0.06    0.00    1.87 ^ wire298/A (BUF_X8)\n",
      "                  0.02    0.04    1.91 ^ wire298/Z (BUF_X8)\n",
      "    20   50.99                           net298 (net)\n",
      "                  0.02    0.01    1.92 ^ _13809_/A (INV_X8)\n",
      "                  0.01    0.01    1.94 v _13809_/ZN (INV_X8)\n",
      "    23   49.66                           _06579_ (net)\n",
      "                  0.01    0.00    1.94 v _15907_/A (AOI21_X1)\n",
      "                  0.02    0.04    1.97 ^ _15907_/ZN (AOI21_X1)\n",
      "     1    1.69                           _03541_ (net)\n",
      "                  0.02    0.00    1.97 ^ _15909_/A2 (OAI22_X1)\n",
      "                  0.01    0.03    2.00 v _15909_/ZN (OAI22_X1)\n",
      "     1    3.16                           _03543_ (net)\n",
      "                  0.01    0.00    2.00 v _15910_/A (INV_X2)\n",
      "                  0.02    0.03    2.03 ^ _15910_/ZN (INV_X2)\n",
      "     2   16.31                           _12255_ (net)\n",
      "                  0.02    0.00    2.03 ^ _23252_/A (HA_X1)\n",
      "                  0.01    0.04    2.07 ^ _23252_/CO (HA_X1)\n",
      "     1    3.59                           _12257_ (net)\n",
      "                  0.01    0.00    2.07 ^ _23253_/B (HA_X1)\n",
      "                  0.02    0.05    2.12 ^ _23253_/CO (HA_X1)\n",
      "     3    7.44                           _12259_ (net)\n",
      "                  0.02    0.00    2.12 ^ _13860_/A3 (AND4_X1)\n",
      "                  0.02    0.07    2.19 ^ _13860_/ZN (AND4_X1)\n",
      "     2    5.45                           _06612_ (net)\n",
      "                  0.02    0.00    2.19 ^ _13862_/A2 (NAND3_X2)\n",
      "                  0.02    0.03    2.22 v _13862_/ZN (NAND3_X2)\n",
      "     2    7.97                           _06614_ (net)\n",
      "                  0.02    0.00    2.22 v _13865_/A3 (NOR4_X4)\n",
      "                  0.06    0.10    2.32 ^ _13865_/ZN (NOR4_X4)\n",
      "     3   12.59                           _12272_ (net)\n",
      "                  0.06    0.00    2.32 ^ _13878_/A1 (NAND4_X4)\n",
      "                  0.03    0.04    2.36 v _13878_/ZN (NAND4_X4)\n",
      "     4   10.20                           _06629_ (net)\n",
      "                  0.03    0.00    2.36 v _13893_/A1 (NOR4_X2)\n",
      "                  0.06    0.07    2.43 ^ _13893_/ZN (NOR4_X2)\n",
      "     2    6.44                           _12289_ (net)\n",
      "                  0.06    0.00    2.43 ^ _13895_/A2 (AND3_X1)\n",
      "                  0.02    0.07    2.49 ^ _13895_/ZN (AND3_X1)\n",
      "     2    5.16                           _11908_ (net)\n",
      "                  0.02    0.00    2.49 ^ _13896_/A3 (AND3_X1)\n",
      "                  0.02    0.05    2.55 ^ _13896_/ZN (AND3_X1)\n",
      "     2    4.72                           _11905_ (net)\n",
      "                  0.02    0.00    2.55 ^ _13898_/A2 (AND3_X1)\n",
      "                  0.02    0.05    2.60 ^ _13898_/ZN (AND3_X1)\n",
      "     2    4.65                           _11902_ (net)\n",
      "                  0.02    0.00    2.60 ^ _13900_/A2 (AND3_X1)\n",
      "                  0.02    0.06    2.66 ^ _13900_/ZN (AND3_X1)\n",
      "     2    5.16                           _11899_ (net)\n",
      "                  0.02    0.00    2.66 ^ _23111_/A (HA_X1)\n",
      "                  0.03    0.06    2.71 ^ _23111_/S (HA_X1)\n",
      "     2    3.06                           _main_kernel_i0.Datapath_i.__float_mule8m23b_127nih_122_i0.Datapath_i.fu___float_mule8m23b_127nih_495390_495598.in1[30] (net)\n",
      "                  0.03    0.00    2.71 ^ _15883_/A2 (AND4_X1)\n",
      "                  0.01    0.06    2.77 ^ _15883_/ZN (AND4_X1)\n",
      "     1    1.24                           _03517_ (net)\n",
      "                  0.01    0.00    2.77 ^ _15884_/A2 (AND2_X1)\n",
      "                  0.01    0.03    2.80 ^ _15884_/ZN (AND2_X1)\n",
      "     1    1.80                           _03518_ (net)\n",
      "                  0.01    0.00    2.80 ^ _15885_/A4 (NAND4_X1)\n",
      "                  0.02    0.04    2.84 v _15885_/ZN (NAND4_X1)\n",
      "     2    3.32                           _03519_ (net)\n",
      "                  0.02    0.00    2.84 v _15916_/B1 (AOI22_X1)\n",
      "                  0.02    0.05    2.89 ^ _15916_/ZN (AOI22_X1)\n",
      "     1    1.75                           _03547_ (net)\n",
      "                  0.02    0.00    2.89 ^ _15917_/A2 (NAND2_X1)\n",
      "                  0.01    0.02    2.90 v _15917_/ZN (NAND2_X1)\n",
      "     1    1.75                           _03548_ (net)\n",
      "                  0.01    0.00    2.90 v _15918_/A2 (NAND2_X1)\n",
      "                  0.01    0.02    2.92 ^ _15918_/ZN (NAND2_X1)\n",
      "     1    1.73                           _main_kernel_i0.Datapath_i.__float_mule8m23b_127nih_122_i0.Datapath_i.fu___float_mule8m23b_127nih_495390_499355.out1[1] (net)\n",
      "                  0.01    0.00    2.92 ^ _23687_/D (DFF_X2)\n",
      "                                  2.92   data arrival time\n",
      "\n",
      "                  0.00    5.00    5.00   clock clock (rise edge)\n",
      "                          0.00    5.00   clock network delay (ideal)\n",
      "                          0.00    5.00   clock reconvergence pessimism\n",
      "                                  5.00 ^ _23687_/CK (DFF_X2)\n",
      "                         -0.03    4.97   library setup time\n",
      "                                  4.97   data required time\n",
      "-----------------------------------------------------------------------------\n",
      "                                  4.97   data required time\n",
      "                                 -2.92   data arrival time\n",
      "-----------------------------------------------------------------------------\n",
      "                                  2.05   slack (MET)\n",
      "\n",
      "\n",
      "\n",
      "==========================================================================\n",
      "detailed place report_check_types -max_slew -max_cap -max_fanout -violators\n",
      "--------------------------------------------------------------------------\n",
      "\n",
      "==========================================================================\n",
      "detailed place max_slew_check_slack\n",
      "--------------------------------------------------------------------------\n",
      "0.06932257860898972\n",
      "\n",
      "==========================================================================\n",
      "detailed place max_slew_check_limit\n",
      "--------------------------------------------------------------------------\n",
      "0.1985349953174591\n",
      "\n",
      "==========================================================================\n",
      "detailed place max_slew_check_slack_limit\n",
      "--------------------------------------------------------------------------\n",
      "0.3492\n",
      "\n",
      "==========================================================================\n",
      "detailed place max_fanout_check_slack\n",
      "--------------------------------------------------------------------------\n",
      "1.0000000150474662e+30\n",
      "\n",
      "==========================================================================\n",
      "detailed place max_fanout_check_limit\n",
      "--------------------------------------------------------------------------\n",
      "1.0000000150474662e+30\n",
      "\n",
      "==========================================================================\n",
      "detailed place max_capacitance_check_slack\n",
      "--------------------------------------------------------------------------\n",
      "0.7420279383659363\n",
      "\n",
      "==========================================================================\n",
      "detailed place max_capacitance_check_limit\n",
      "--------------------------------------------------------------------------\n",
      "60.577396392822266\n",
      "\n",
      "==========================================================================\n",
      "detailed place max_capacitance_check_slack_limit\n",
      "--------------------------------------------------------------------------\n",
      "0.0122\n",
      "\n",
      "==========================================================================\n",
      "detailed place max_slew_violation_count\n",
      "--------------------------------------------------------------------------\n",
      "max slew violation count 0\n",
      "\n",
      "==========================================================================\n",
      "detailed place max_fanout_violation_count\n",
      "--------------------------------------------------------------------------\n",
      "max fanout violation count 0\n",
      "\n",
      "==========================================================================\n",
      "detailed place max_cap_violation_count\n",
      "--------------------------------------------------------------------------\n",
      "max cap violation count 0\n",
      "\n",
      "==========================================================================\n",
      "detailed place setup_violation_count\n",
      "--------------------------------------------------------------------------\n",
      "setup violation count 0\n",
      "\n",
      "==========================================================================\n",
      "detailed place hold_violation_count\n",
      "--------------------------------------------------------------------------\n",
      "hold violation count 0\n",
      "\n",
      "==========================================================================\n",
      "detailed place critical path delay\n",
      "--------------------------------------------------------------------------\n",
      "2.9208\n",
      "\n",
      "==========================================================================\n",
      "detailed place critical path slack\n",
      "--------------------------------------------------------------------------\n",
      "2.0482\n",
      "\n",
      "==========================================================================\n",
      "detailed place slack div critical path delay\n",
      "--------------------------------------------------------------------------\n",
      "70.124623\n",
      "\n",
      "==========================================================================\n",
      "detailed place report_power\n",
      "--------------------------------------------------------------------------\n",
      "Group                  Internal  Switching    Leakage      Total\n",
      "                          Power      Power      Power      Power (Watts)\n",
      "----------------------------------------------------------------\n",
      "Sequential             2.15e-03   3.80e-04   1.71e-04   2.70e-03  52.6%\n",
      "Combinational          1.05e-03   9.61e-04   4.16e-04   2.43e-03  47.4%\n",
      "Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%\n",
      "Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%\n",
      "----------------------------------------------------------------\n",
      "Total                  3.20e-03   1.34e-03   5.87e-04   5.13e-03 100.0%\n",
      "                          62.4%      26.2%      11.4%\n",
      "\n",
      "==========================================================================\n",
      "detailed place report_design_area\n",
      "--------------------------------------------------------------------------\n",
      "Design area 27515 u^2 11% utilization.\n",
      "Core area = 1008654976000\n",
      "\n",
      "Elapsed time: 0:06.52[h:]min:sec. CPU time: user 6.39 sys 0.12 (99%). Peak memory: 226548KB.\n",
      "cp /working_dir/HLS_output/Synthesis/bash_flow/openroad/results/nangate45/main_kernel/base/3_5_place_dp.odb /working_dir/HLS_output/Synthesis/bash_flow/openroad/results/nangate45/main_kernel/base/3_place.odb\n",
      "cp /working_dir/HLS_output/Synthesis/bash_flow/openroad/results/nangate45/main_kernel/base/2_floorplan.sdc /working_dir/HLS_output/Synthesis/bash_flow/openroad/results/nangate45/main_kernel/base/3_place.sdc\n",
      "(/usr/bin/time -f 'Elapsed time: %E[h:]min:sec. CPU time: user %U sys %S (%P). Peak memory: %MKB.' /opt/openroad/OpenROAD/bin/openroad -exit -no_init  /opt/openroad/openroad_flow_scripts/flow/scripts/cts.tcl -metrics /working_dir/HLS_output/Synthesis/bash_flow/openroad/logs/nangate45/main_kernel/base/4_1_cts.json) 2>&1 | tee /working_dir/HLS_output/Synthesis/bash_flow/openroad/logs/nangate45/main_kernel/base/4_1_cts.log\n",
      "OpenROAD c525def45ee16f937b86892ecf9afaa44ae0b1a5 \n",
      "This program is licensed under the BSD-3 license. See the LICENSE file for details.\n",
      "Components of this program may be licensed under more restrictive licenses which must be honored.\n",
      "[INFO CTS-0049] Characterization buffer is: BUF_X4.\n",
      "[INFO CTS-0039] Number of created patterns = 11880.\n",
      "[INFO CTS-0084] Compiling LUT.\n",
      "Min. len    Max. len    Min. cap    Max. cap    Min. slew   Max. slew\n",
      "2           8           1           34          1           14          \n",
      "[WARNING CTS-0043] 1584 wires are pure wire and no slew degradation.\n",
      "TritonCTS forced slew degradation on these wires.\n",
      "[INFO CTS-0046]     Number of wire segments: 11880.\n",
      "[INFO CTS-0047]     Number of keys in characterization LUT: 1600.\n",
      "[INFO CTS-0048]     Actual min input cap: 1.\n",
      "[INFO CTS-0007] Net \"clock\" found for clock \"clock\".\n",
      "[INFO CTS-0010]  Clock net \"clock\" has 2017 sinks.\n",
      "[INFO CTS-0008] TritonCTS found 1 clock nets.\n",
      "[INFO CTS-0097] Characterization used 1 buffer(s) types.\n",
      "[INFO CTS-0027] Generating H-Tree topology for net clock.\n",
      "[INFO CTS-0028]  Total number of sinks: 2017.\n",
      "[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.\n",
      "[INFO CTS-0030]  Number of static layers: 0.\n",
      "[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).\n",
      "[INFO CTS-0019]  Total number of sinks after clustering: 93.\n",
      "[INFO CTS-0024]  Normalized sink region: [(2.51759, 3.08569), (70.1453, 69.2003)].\n",
      "[INFO CTS-0025]     Width:  67.6277.\n",
      "[INFO CTS-0026]     Height: 66.1146.\n",
      " Level 1\n",
      "    Direction: Horizontal\n",
      "    Sinks per sub-region: 47\n",
      "    Sub-region size: 33.8139 X 66.1146\n",
      "[INFO CTS-0034]     Segment length (rounded): 16.\n",
      "    Key: 299 outSlew: 2 load: 1 length: 8 isBuffered: false\n",
      "    Key: 299 outSlew: 2 load: 1 length: 8 isBuffered: false\n",
      " Level 2\n",
      "    Direction: Vertical\n",
      "    Sinks per sub-region: 24\n",
      "    Sub-region size: 33.8139 X 33.0573\n",
      "[INFO CTS-0034]     Segment length (rounded): 16.\n",
      "    Key: 345 outSlew: 3 load: 1 length: 8 isBuffered: false\n",
      "    Key: 311 outSlew: 1 load: 1 length: 8 isBuffered: true\n",
      " Out of 43 sinks, 1 sinks closer to other cluster.\n",
      " Level 3\n",
      "    Direction: Horizontal\n",
      "    Sinks per sub-region: 12\n",
      "    Sub-region size: 16.9069 X 33.0573\n",
      "[INFO CTS-0034]     Segment length (rounded): 8.\n",
      "    Key: 299 outSlew: 2 load: 1 length: 8 isBuffered: false\n",
      "[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.\n",
      "[INFO CTS-0035]  Number of sinks covered: 93.\n",
      "[INFO CTS-0036]  Average source sink dist: 60068.26 dbu.\n",
      "[INFO CTS-0037]  Number of outlier sinks: 13.\n",
      "[INFO CTS-0018]     Created 119 clock buffers.\n",
      "[INFO CTS-0012]     Minimum number of buffers in the clock path: 4.\n",
      "[INFO CTS-0013]     Maximum number of buffers in the clock path: 5.\n",
      "[INFO CTS-0015]     Created 119 clock nets.\n",
      "[INFO CTS-0016]     Fanout distribution for the current clock = 2:1, 6:1, 7:2, 8:3, 10:2, 11:3, 12:7, 13:5, 15:4, 16:6, 17:2, 18:1, 19:5, 20:3, 21:4, 22:3, 23:3, 24:6, 25:7, 26:4, 27:2, 28:2, 29:3, 30:22..\n",
      "[INFO CTS-0017]     Max level of the clock tree: 3.\n",
      "[INFO CTS-0098] Clock net \"clock\"\n",
      "[INFO CTS-0099]  Sinks 2017\n",
      "[INFO CTS-0100]  Leaf buffers 93\n",
      "[INFO CTS-0101]  Average sink wire length 898.69 um\n",
      "[INFO CTS-0102]  Path depth 4 - 5\n",
      "\n",
      "==========================================================================\n",
      "cts pre-repair report_tns\n",
      "--------------------------------------------------------------------------\n",
      "tns 0.00\n",
      "\n",
      "==========================================================================\n",
      "cts pre-repair report_wns\n",
      "--------------------------------------------------------------------------\n",
      "wns 0.00\n",
      "\n",
      "==========================================================================\n",
      "cts pre-repair report_worst_slack\n",
      "--------------------------------------------------------------------------\n",
      "worst slack 2.05\n",
      "\n",
      "==========================================================================\n",
      "cts pre-repair report_clock_skew\n",
      "--------------------------------------------------------------------------\n",
      "Clock clock\n",
      "Latency      CRPR       Skew\n",
      "_24317_/CK ^\n",
      "   0.29\n",
      "_24305_/CK ^\n",
      "   0.23      0.00       0.06\n",
      "\n",
      "\n",
      "==========================================================================\n",
      "cts pre-repair report_checks -path_delay min\n",
      "--------------------------------------------------------------------------\n",
      "Startpoint: _24850_ (rising edge-triggered flip-flop clocked by clock)\n",
      "Endpoint: _24850_ (rising edge-triggered flip-flop clocked by clock)\n",
      "Path Group: clock\n",
      "Path Type: min\n",
      "\n",
      "Fanout     Cap    Slew   Delay    Time   Description\n",
      "-----------------------------------------------------------------------------\n",
      "                          0.00    0.00   clock clock (rise edge)\n",
      "                          0.00    0.00   clock source latency\n",
      "                  0.00    0.00    0.00 ^ clock (in)\n",
      "     1   57.77                           clock (net)\n",
      "                  0.02    0.02    0.02 ^ clkbuf_0_clock/A (BUF_X4)\n",
      "                  0.04    0.06    0.07 ^ clkbuf_0_clock/Z (BUF_X4)\n",
      "     4   64.30                           clknet_0_clock (net)\n",
      "                  0.04    0.01    0.08 ^ clkbuf_2_0_0_clock/A (BUF_X4)\n",
      "                  0.02    0.04    0.12 ^ clkbuf_2_0_0_clock/Z (BUF_X4)\n",
      "     2   32.09                           clknet_2_0_0_clock (net)\n",
      "                  0.02    0.00    0.12 ^ clkbuf_3_1__f_clock/A (BUF_X4)\n",
      "                  0.07    0.09    0.21 ^ clkbuf_3_1__f_clock/Z (BUF_X4)\n",
      "    13  115.14                           clknet_3_1__leaf_clock (net)\n",
      "                  0.07    0.00    0.21 ^ clkbuf_leaf_85_clock/A (BUF_X4)\n",
      "                  0.03    0.05    0.27 ^ clkbuf_leaf_85_clock/Z (BUF_X4)\n",
      "    21   42.69                           clknet_leaf_85_clock (net)\n",
      "                  0.03    0.00    0.27 ^ _24850_/CK (DFF_X2)\n",
      "                  0.01    0.08    0.35 ^ _24850_/QN (DFF_X2)\n",
      "     1    1.82                           _main_kernel_i0.Datapath_i.MUX_120_reg_4_0_0_0.in2[0] (net)\n",
      "                  0.01    0.00    0.35 ^ _20864_/A1 (AOI22_X1)\n",
      "                  0.01    0.01    0.36 v _20864_/ZN (AOI22_X1)\n",
      "     1    1.62                           _05964_ (net)\n",
      "                  0.01    0.00    0.36 v _20865_/A (INV_X1)\n",
      "                  0.01    0.01    0.37 ^ _20865_/ZN (INV_X1)\n",
      "     1    1.32                           _01390_ (net)\n",
      "                  0.01    0.00    0.37 ^ _24850_/D (DFF_X2)\n",
      "                                  0.37   data arrival time\n",
      "\n",
      "                          0.00    0.00   clock clock (rise edge)\n",
      "                          0.00    0.00   clock source latency\n",
      "                  0.00    0.00    0.00 ^ clock (in)\n",
      "     1   57.77                           clock (net)\n",
      "                  0.02    0.02    0.02 ^ clkbuf_0_clock/A (BUF_X4)\n",
      "                  0.04    0.06    0.07 ^ clkbuf_0_clock/Z (BUF_X4)\n",
      "     4   64.30                           clknet_0_clock (net)\n",
      "                  0.04    0.01    0.08 ^ clkbuf_2_0_0_clock/A (BUF_X4)\n",
      "                  0.02    0.04    0.12 ^ clkbuf_2_0_0_clock/Z (BUF_X4)\n",
      "     2   32.09                           clknet_2_0_0_clock (net)\n",
      "                  0.02    0.00    0.12 ^ clkbuf_3_1__f_clock/A (BUF_X4)\n",
      "                  0.07    0.09    0.21 ^ clkbuf_3_1__f_clock/Z (BUF_X4)\n",
      "    13  115.14                           clknet_3_1__leaf_clock (net)\n",
      "                  0.07    0.00    0.21 ^ clkbuf_leaf_85_clock/A (BUF_X4)\n",
      "                  0.03    0.05    0.27 ^ clkbuf_leaf_85_clock/Z (BUF_X4)\n",
      "    21   42.69                           clknet_leaf_85_clock (net)\n",
      "                  0.03    0.00    0.27 ^ _24850_/CK (DFF_X2)\n",
      "                          0.00    0.27   clock reconvergence pessimism\n",
      "                          0.01    0.28   library hold time\n",
      "                                  0.28   data required time\n",
      "-----------------------------------------------------------------------------\n",
      "                                  0.28   data required time\n",
      "                                 -0.37   data arrival time\n",
      "-----------------------------------------------------------------------------\n",
      "                                  0.09   slack (MET)\n",
      "\n",
      "\n",
      "\n",
      "==========================================================================\n",
      "cts pre-repair report_checks -path_delay max\n",
      "--------------------------------------------------------------------------\n",
      "Startpoint: _23725_ (rising edge-triggered flip-flop clocked by clock)\n",
      "Endpoint: _23687_ (rising edge-triggered flip-flop clocked by clock)\n",
      "Path Group: clock\n",
      "Path Type: max\n",
      "\n",
      "Fanout     Cap    Slew   Delay    Time   Description\n",
      "-----------------------------------------------------------------------------\n",
      "                          0.00    0.00   clock clock (rise edge)\n",
      "                          0.00    0.00   clock source latency\n",
      "                  0.00    0.00    0.00 ^ clock (in)\n",
      "     1   57.77                           clock (net)\n",
      "                  0.02    0.02    0.02 ^ clkbuf_0_clock/A (BUF_X4)\n",
      "                  0.04    0.06    0.07 ^ clkbuf_0_clock/Z (BUF_X4)\n",
      "     4   64.30                           clknet_0_clock (net)\n",
      "                  0.04    0.00    0.08 ^ clkbuf_2_2_0_clock/A (BUF_X4)\n",
      "                  0.02    0.04    0.11 ^ clkbuf_2_2_0_clock/Z (BUF_X4)\n",
      "     2   26.26                           clknet_2_2_0_clock (net)\n",
      "                  0.02    0.00    0.12 ^ clkbuf_3_5__f_clock/A (BUF_X4)\n",
      "                  0.04    0.06    0.18 ^ clkbuf_3_5__f_clock/Z (BUF_X4)\n",
      "     8   68.02                           clknet_3_5__leaf_clock (net)\n",
      "                  0.04    0.00    0.18 ^ clkbuf_opt_10_0_clock/A (BUF_X4)\n",
      "                  0.01    0.04    0.21 ^ clkbuf_opt_10_0_clock/Z (BUF_X4)\n",
      "     1   20.08                           clknet_opt_10_0_clock (net)\n",
      "                  0.01    0.00    0.22 ^ clkbuf_leaf_67_clock/A (BUF_X4)\n",
      "                  0.03    0.05    0.27 ^ clkbuf_leaf_67_clock/Z (BUF_X4)\n",
      "    30   56.28                           clknet_leaf_67_clock (net)\n",
      "                  0.03    0.00    0.27 ^ _23725_/CK (DFF_X2)\n",
      "                  0.10    0.21    0.48 ^ _23725_/Q (DFF_X2)\n",
      "    25   99.22                           _main_kernel_i0.Datapath_i.__float_mule8m23b_127nih_122_i0.in_port_b_REG.reg_out1[5] (net)\n",
      "                  0.12    0.04    0.52 ^ _17985_/A2 (NAND2_X1)\n",
      "                  0.03    0.03    0.55 v _17985_/ZN (NAND2_X1)\n",
      "     1    3.57                           _09276_ (net)\n",
      "                  0.03    0.00    0.55 v _22335_/B (FA_X1)\n",
      "                  0.01    0.13    0.68 ^ _22335_/S (FA_X1)\n",
      "     1    2.12                           _09279_ (net)\n",
      "                  0.01    0.00    0.68 ^ _18234_/A (INV_X1)\n",
      "                  0.01    0.01    0.69 v _18234_/ZN (INV_X1)\n",
      "     1    3.68                           _09362_ (net)\n",
      "                  0.01    0.00    0.69 v _22355_/B (FA_X1)\n",
      "                  0.01    0.12    0.81 ^ _22355_/S (FA_X1)\n",
      "     1    2.33                           _09365_ (net)\n",
      "                  0.01    0.00    0.81 ^ _19026_/A (INV_X1)\n",
      "                  0.01    0.01    0.82 v _19026_/ZN (INV_X1)\n",
      "     1    3.19                           _09449_ (net)\n",
      "                  0.01    0.00    0.82 v _22376_/CI (FA_X1)\n",
      "                  0.01    0.11    0.93 ^ _22376_/S (FA_X1)\n",
      "     1    2.43                           _09451_ (net)\n",
      "                  0.01    0.00    0.93 ^ _18255_/A (INV_X1)\n",
      "                  0.01    0.01    0.94 v _18255_/ZN (INV_X1)\n",
      "     1    4.09                           _09476_ (net)\n",
      "                  0.01    0.00    0.94 v _22382_/B (FA_X1)\n",
      "                  0.01    0.12    1.06 ^ _22382_/S (FA_X1)\n",
      "     1    2.15                           _09479_ (net)\n",
      "                  0.01    0.00    1.06 ^ _18258_/A (INV_X1)\n",
      "                  0.01    0.01    1.07 v _18258_/ZN (INV_X1)\n",
      "     1    3.82                           _09491_ (net)\n",
      "                  0.01    0.00    1.07 v _22386_/A (FA_X1)\n",
      "                  0.01    0.11    1.18 ^ _22386_/S (FA_X1)\n",
      "     1    2.10                           _09494_ (net)\n",
      "                  0.01    0.00    1.18 ^ _18259_/A (INV_X1)\n",
      "                  0.01    0.01    1.19 v _18259_/ZN (INV_X1)\n",
      "     1    3.27                           _09576_ (net)\n",
      "                  0.01    0.00    1.19 v _22406_/CI (FA_X1)\n",
      "                  0.02    0.09    1.28 v _22406_/S (FA_X1)\n",
      "     1    3.54                           _09578_ (net)\n",
      "                  0.02    0.00    1.28 v _22425_/CI (FA_X1)\n",
      "                  0.01    0.11    1.40 ^ _22425_/S (FA_X1)\n",
      "     1    2.34                           _09655_ (net)\n",
      "                  0.01    0.00    1.40 ^ _19047_/A (INV_X1)\n",
      "                  0.01    0.01    1.41 v _19047_/ZN (INV_X1)\n",
      "     1    3.48                           _11678_ (net)\n",
      "                  0.01    0.00    1.41 v _23020_/B (HA_X1)\n",
      "                  0.02    0.06    1.47 v _23020_/S (HA_X1)\n",
      "     3    7.81                           _11680_ (net)\n",
      "                  0.02    0.00    1.47 v _13769_/B2 (AOI21_X1)\n",
      "                  0.03    0.05    1.52 ^ _13769_/ZN (AOI21_X1)\n",
      "     1    3.97                           _06542_ (net)\n",
      "                  0.03    0.00    1.52 ^ _13770_/A (INV_X1)\n",
      "                  0.01    0.02    1.53 v _13770_/ZN (INV_X1)\n",
      "     2    3.96                           _06543_ (net)\n",
      "                  0.01    0.00    1.53 v _13771_/B1 (AOI21_X1)\n",
      "                  0.03    0.04    1.57 ^ _13771_/ZN (AOI21_X1)\n",
      "     1    3.69                           _06544_ (net)\n",
      "                  0.03    0.00    1.57 ^ _13773_/B1 (OAI21_X2)\n",
      "                  0.01    0.03    1.60 v _13773_/ZN (OAI21_X2)\n",
      "     2    8.24                           _06546_ (net)\n",
      "                  0.01    0.00    1.60 v _13778_/B2 (AOI221_X2)\n",
      "                  0.05    0.09    1.69 ^ _13778_/ZN (AOI221_X2)\n",
      "     2    6.79                           _06551_ (net)\n",
      "                  0.05    0.00    1.69 ^ _13789_/B1 (AOI21_X1)\n",
      "                  0.02    0.03    1.72 v _13789_/ZN (AOI21_X1)\n",
      "     1    4.35                           _06561_ (net)\n",
      "                  0.02    0.00    1.72 v _13798_/B1 (OAI22_X2)\n",
      "                  0.04    0.05    1.77 ^ _13798_/ZN (OAI22_X2)\n",
      "     2    6.88                           _10533_ (net)\n",
      "                  0.04    0.00    1.77 ^ _13802_/B1 (OAI21_X1)\n",
      "                  0.02    0.03    1.81 v _13802_/ZN (OAI21_X1)\n",
      "     2    5.93                           _06573_ (net)\n",
      "                  0.02    0.00    1.81 v _13805_/B2 (AOI221_X2)\n",
      "                  0.05    0.10    1.90 ^ _13805_/ZN (AOI221_X2)\n",
      "     2    7.11                           _10523_ (net)\n",
      "                  0.05    0.00    1.90 ^ _18569_/B2 (OAI21_X1)\n",
      "                  0.02    0.03    1.94 v _18569_/ZN (OAI21_X1)\n",
      "     1    4.16                           _10518_ (net)\n",
      "                  0.02    0.00    1.94 v _22631_/A (FA_X1)\n",
      "                  0.02    0.08    2.02 v _22631_/CO (FA_X1)\n",
      "     1    4.60                           _10521_ (net)\n",
      "                  0.02    0.00    2.02 v _13806_/B (XOR2_X2)\n",
      "                  0.01    0.06    2.08 v _13806_/Z (XOR2_X2)\n",
      "     1    4.08                           _06576_ (net)\n",
      "                  0.01    0.00    2.08 v _13808_/A (XNOR2_X2)\n",
      "                  0.06    0.07    2.15 ^ _13808_/ZN (XNOR2_X2)\n",
      "     6   20.21                           _06578_ (net)\n",
      "                  0.06    0.00    2.16 ^ wire298/A (BUF_X8)\n",
      "                  0.02    0.04    2.19 ^ wire298/Z (BUF_X8)\n",
      "    20   50.99                           net298 (net)\n",
      "                  0.02    0.01    2.20 ^ _13809_/A (INV_X8)\n",
      "                  0.01    0.01    2.22 v _13809_/ZN (INV_X8)\n",
      "    23   49.66                           _06579_ (net)\n",
      "                  0.01    0.00    2.22 v _15907_/A (AOI21_X1)\n",
      "                  0.02    0.04    2.26 ^ _15907_/ZN (AOI21_X1)\n",
      "     1    1.69                           _03541_ (net)\n",
      "                  0.02    0.00    2.26 ^ _15909_/A2 (OAI22_X1)\n",
      "                  0.01    0.03    2.28 v _15909_/ZN (OAI22_X1)\n",
      "     1    3.16                           _03543_ (net)\n",
      "                  0.01    0.00    2.28 v _15910_/A (INV_X2)\n",
      "                  0.02    0.03    2.31 ^ _15910_/ZN (INV_X2)\n",
      "     2   16.31                           _12255_ (net)\n",
      "                  0.02    0.00    2.31 ^ _23252_/A (HA_X1)\n",
      "                  0.01    0.04    2.35 ^ _23252_/CO (HA_X1)\n",
      "     1    3.59                           _12257_ (net)\n",
      "                  0.01    0.00    2.35 ^ _23253_/B (HA_X1)\n",
      "                  0.02    0.05    2.40 ^ _23253_/CO (HA_X1)\n",
      "     3    7.44                           _12259_ (net)\n",
      "                  0.02    0.00    2.40 ^ _13860_/A3 (AND4_X1)\n",
      "                  0.02    0.07    2.47 ^ _13860_/ZN (AND4_X1)\n",
      "     2    5.45                           _06612_ (net)\n",
      "                  0.02    0.00    2.47 ^ _13862_/A2 (NAND3_X2)\n",
      "                  0.02    0.03    2.50 v _13862_/ZN (NAND3_X2)\n",
      "     2    7.97                           _06614_ (net)\n",
      "                  0.02    0.00    2.50 v _13865_/A3 (NOR4_X4)\n",
      "                  0.06    0.10    2.60 ^ _13865_/ZN (NOR4_X4)\n",
      "     3   12.59                           _12272_ (net)\n",
      "                  0.06    0.00    2.60 ^ _13878_/A1 (NAND4_X4)\n",
      "                  0.03    0.04    2.64 v _13878_/ZN (NAND4_X4)\n",
      "     4   10.20                           _06629_ (net)\n",
      "                  0.03    0.00    2.64 v _13893_/A1 (NOR4_X2)\n",
      "                  0.06    0.07    2.71 ^ _13893_/ZN (NOR4_X2)\n",
      "     2    6.44                           _12289_ (net)\n",
      "                  0.06    0.00    2.71 ^ _13895_/A2 (AND3_X1)\n",
      "                  0.02    0.07    2.77 ^ _13895_/ZN (AND3_X1)\n",
      "     2    5.16                           _11908_ (net)\n",
      "                  0.02    0.00    2.77 ^ _13896_/A3 (AND3_X1)\n",
      "                  0.02    0.05    2.83 ^ _13896_/ZN (AND3_X1)\n",
      "     2    4.72                           _11905_ (net)\n",
      "                  0.02    0.00    2.83 ^ _13898_/A2 (AND3_X1)\n",
      "                  0.02    0.05    2.88 ^ _13898_/ZN (AND3_X1)\n",
      "     2    4.65                           _11902_ (net)\n",
      "                  0.02    0.00    2.88 ^ _13900_/A2 (AND3_X1)\n",
      "                  0.02    0.06    2.94 ^ _13900_/ZN (AND3_X1)\n",
      "     2    5.16                           _11899_ (net)\n",
      "                  0.02    0.00    2.94 ^ _23111_/A (HA_X1)\n",
      "                  0.03    0.06    2.99 ^ _23111_/S (HA_X1)\n",
      "     2    3.06                           _main_kernel_i0.Datapath_i.__float_mule8m23b_127nih_122_i0.Datapath_i.fu___float_mule8m23b_127nih_495390_495598.in1[30] (net)\n",
      "                  0.03    0.00    2.99 ^ _15883_/A2 (AND4_X1)\n",
      "                  0.01    0.06    3.05 ^ _15883_/ZN (AND4_X1)\n",
      "     1    1.24                           _03517_ (net)\n",
      "                  0.01    0.00    3.05 ^ _15884_/A2 (AND2_X1)\n",
      "                  0.01    0.03    3.08 ^ _15884_/ZN (AND2_X1)\n",
      "     1    1.80                           _03518_ (net)\n",
      "                  0.01    0.00    3.08 ^ _15885_/A4 (NAND4_X1)\n",
      "                  0.02    0.04    3.12 v _15885_/ZN (NAND4_X1)\n",
      "     2    3.32                           _03519_ (net)\n",
      "                  0.02    0.00    3.12 v _15916_/B1 (AOI22_X1)\n",
      "                  0.02    0.05    3.17 ^ _15916_/ZN (AOI22_X1)\n",
      "     1    1.75                           _03547_ (net)\n",
      "                  0.02    0.00    3.17 ^ _15917_/A2 (NAND2_X1)\n",
      "                  0.01    0.02    3.18 v _15917_/ZN (NAND2_X1)\n",
      "     1    1.75                           _03548_ (net)\n",
      "                  0.01    0.00    3.18 v _15918_/A2 (NAND2_X1)\n",
      "                  0.01    0.02    3.20 ^ _15918_/ZN (NAND2_X1)\n",
      "     1    1.73                           _main_kernel_i0.Datapath_i.__float_mule8m23b_127nih_122_i0.Datapath_i.fu___float_mule8m23b_127nih_495390_499355.out1[1] (net)\n",
      "                  0.01    0.00    3.20 ^ _23687_/D (DFF_X2)\n",
      "                                  3.20   data arrival time\n",
      "\n",
      "                          5.00    5.00   clock clock (rise edge)\n",
      "                          0.00    5.00   clock source latency\n",
      "                  0.00    0.00    5.00 ^ clock (in)\n",
      "     1   57.77                           clock (net)\n",
      "                  0.02    0.02    5.02 ^ clkbuf_0_clock/A (BUF_X4)\n",
      "                  0.04    0.06    5.07 ^ clkbuf_0_clock/Z (BUF_X4)\n",
      "     4   64.30                           clknet_0_clock (net)\n",
      "                  0.04    0.01    5.08 ^ clkbuf_2_3_0_clock/A (BUF_X4)\n",
      "                  0.02    0.04    5.12 ^ clkbuf_2_3_0_clock/Z (BUF_X4)\n",
      "     2   30.44                           clknet_2_3_0_clock (net)\n",
      "                  0.02    0.00    5.12 ^ clkbuf_3_6__f_clock/A (BUF_X4)\n",
      "                  0.06    0.08    5.20 ^ clkbuf_3_6__f_clock/Z (BUF_X4)\n",
      "    12   96.44                           clknet_3_6__leaf_clock (net)\n",
      "                  0.06    0.00    5.20 ^ clkbuf_opt_12_0_clock/A (BUF_X4)\n",
      "                  0.01    0.03    5.23 ^ clkbuf_opt_12_0_clock/Z (BUF_X4)\n",
      "     1   16.06                           clknet_opt_12_0_clock (net)\n",
      "                  0.01    0.00    5.24 ^ clkbuf_leaf_36_clock/A (BUF_X4)\n",
      "                  0.03    0.05    5.28 ^ clkbuf_leaf_36_clock/Z (BUF_X4)\n",
      "    25   45.44                           clknet_leaf_36_clock (net)\n",
      "                  0.03    0.00    5.28 ^ _23687_/CK (DFF_X2)\n",
      "                          0.00    5.28   clock reconvergence pessimism\n",
      "                         -0.03    5.25   library setup time\n",
      "                                  5.25   data required time\n",
      "-----------------------------------------------------------------------------\n",
      "                                  5.25   data required time\n",
      "                                 -3.20   data arrival time\n",
      "-----------------------------------------------------------------------------\n",
      "                                  2.05   slack (MET)\n",
      "\n",
      "\n",
      "\n",
      "==========================================================================\n",
      "cts pre-repair report_checks -unconstrained\n",
      "--------------------------------------------------------------------------\n",
      "Startpoint: _23725_ (rising edge-triggered flip-flop clocked by clock)\n",
      "Endpoint: _23687_ (rising edge-triggered flip-flop clocked by clock)\n",
      "Path Group: clock\n",
      "Path Type: max\n",
      "\n",
      "Fanout     Cap    Slew   Delay    Time   Description\n",
      "-----------------------------------------------------------------------------\n",
      "                          0.00    0.00   clock clock (rise edge)\n",
      "                          0.00    0.00   clock source latency\n",
      "                  0.00    0.00    0.00 ^ clock (in)\n",
      "     1   57.77                           clock (net)\n",
      "                  0.02    0.02    0.02 ^ clkbuf_0_clock/A (BUF_X4)\n",
      "                  0.04    0.06    0.07 ^ clkbuf_0_clock/Z (BUF_X4)\n",
      "     4   64.30                           clknet_0_clock (net)\n",
      "                  0.04    0.00    0.08 ^ clkbuf_2_2_0_clock/A (BUF_X4)\n",
      "                  0.02    0.04    0.11 ^ clkbuf_2_2_0_clock/Z (BUF_X4)\n",
      "     2   26.26                           clknet_2_2_0_clock (net)\n",
      "                  0.02    0.00    0.12 ^ clkbuf_3_5__f_clock/A (BUF_X4)\n",
      "                  0.04    0.06    0.18 ^ clkbuf_3_5__f_clock/Z (BUF_X4)\n",
      "     8   68.02                           clknet_3_5__leaf_clock (net)\n",
      "                  0.04    0.00    0.18 ^ clkbuf_opt_10_0_clock/A (BUF_X4)\n",
      "                  0.01    0.04    0.21 ^ clkbuf_opt_10_0_clock/Z (BUF_X4)\n",
      "     1   20.08                           clknet_opt_10_0_clock (net)\n",
      "                  0.01    0.00    0.22 ^ clkbuf_leaf_67_clock/A (BUF_X4)\n",
      "                  0.03    0.05    0.27 ^ clkbuf_leaf_67_clock/Z (BUF_X4)\n",
      "    30   56.28                           clknet_leaf_67_clock (net)\n",
      "                  0.03    0.00    0.27 ^ _23725_/CK (DFF_X2)\n",
      "                  0.10    0.21    0.48 ^ _23725_/Q (DFF_X2)\n",
      "    25   99.22                           _main_kernel_i0.Datapath_i.__float_mule8m23b_127nih_122_i0.in_port_b_REG.reg_out1[5] (net)\n",
      "                  0.12    0.04    0.52 ^ _17985_/A2 (NAND2_X1)\n",
      "                  0.03    0.03    0.55 v _17985_/ZN (NAND2_X1)\n",
      "     1    3.57                           _09276_ (net)\n",
      "                  0.03    0.00    0.55 v _22335_/B (FA_X1)\n",
      "                  0.01    0.13    0.68 ^ _22335_/S (FA_X1)\n",
      "     1    2.12                           _09279_ (net)\n",
      "                  0.01    0.00    0.68 ^ _18234_/A (INV_X1)\n",
      "                  0.01    0.01    0.69 v _18234_/ZN (INV_X1)\n",
      "     1    3.68                           _09362_ (net)\n",
      "                  0.01    0.00    0.69 v _22355_/B (FA_X1)\n",
      "                  0.01    0.12    0.81 ^ _22355_/S (FA_X1)\n",
      "     1    2.33                           _09365_ (net)\n",
      "                  0.01    0.00    0.81 ^ _19026_/A (INV_X1)\n",
      "                  0.01    0.01    0.82 v _19026_/ZN (INV_X1)\n",
      "     1    3.19                           _09449_ (net)\n",
      "                  0.01    0.00    0.82 v _22376_/CI (FA_X1)\n",
      "                  0.01    0.11    0.93 ^ _22376_/S (FA_X1)\n",
      "     1    2.43                           _09451_ (net)\n",
      "                  0.01    0.00    0.93 ^ _18255_/A (INV_X1)\n",
      "                  0.01    0.01    0.94 v _18255_/ZN (INV_X1)\n",
      "     1    4.09                           _09476_ (net)\n",
      "                  0.01    0.00    0.94 v _22382_/B (FA_X1)\n",
      "                  0.01    0.12    1.06 ^ _22382_/S (FA_X1)\n",
      "     1    2.15                           _09479_ (net)\n",
      "                  0.01    0.00    1.06 ^ _18258_/A (INV_X1)\n",
      "                  0.01    0.01    1.07 v _18258_/ZN (INV_X1)\n",
      "     1    3.82                           _09491_ (net)\n",
      "                  0.01    0.00    1.07 v _22386_/A (FA_X1)\n",
      "                  0.01    0.11    1.18 ^ _22386_/S (FA_X1)\n",
      "     1    2.10                           _09494_ (net)\n",
      "                  0.01    0.00    1.18 ^ _18259_/A (INV_X1)\n",
      "                  0.01    0.01    1.19 v _18259_/ZN (INV_X1)\n",
      "     1    3.27                           _09576_ (net)\n",
      "                  0.01    0.00    1.19 v _22406_/CI (FA_X1)\n",
      "                  0.02    0.09    1.28 v _22406_/S (FA_X1)\n",
      "     1    3.54                           _09578_ (net)\n",
      "                  0.02    0.00    1.28 v _22425_/CI (FA_X1)\n",
      "                  0.01    0.11    1.40 ^ _22425_/S (FA_X1)\n",
      "     1    2.34                           _09655_ (net)\n",
      "                  0.01    0.00    1.40 ^ _19047_/A (INV_X1)\n",
      "                  0.01    0.01    1.41 v _19047_/ZN (INV_X1)\n",
      "     1    3.48                           _11678_ (net)\n",
      "                  0.01    0.00    1.41 v _23020_/B (HA_X1)\n",
      "                  0.02    0.06    1.47 v _23020_/S (HA_X1)\n",
      "     3    7.81                           _11680_ (net)\n",
      "                  0.02    0.00    1.47 v _13769_/B2 (AOI21_X1)\n",
      "                  0.03    0.05    1.52 ^ _13769_/ZN (AOI21_X1)\n",
      "     1    3.97                           _06542_ (net)\n",
      "                  0.03    0.00    1.52 ^ _13770_/A (INV_X1)\n",
      "                  0.01    0.02    1.53 v _13770_/ZN (INV_X1)\n",
      "     2    3.96                           _06543_ (net)\n",
      "                  0.01    0.00    1.53 v _13771_/B1 (AOI21_X1)\n",
      "                  0.03    0.04    1.57 ^ _13771_/ZN (AOI21_X1)\n",
      "     1    3.69                           _06544_ (net)\n",
      "                  0.03    0.00    1.57 ^ _13773_/B1 (OAI21_X2)\n",
      "                  0.01    0.03    1.60 v _13773_/ZN (OAI21_X2)\n",
      "     2    8.24                           _06546_ (net)\n",
      "                  0.01    0.00    1.60 v _13778_/B2 (AOI221_X2)\n",
      "                  0.05    0.09    1.69 ^ _13778_/ZN (AOI221_X2)\n",
      "     2    6.79                           _06551_ (net)\n",
      "                  0.05    0.00    1.69 ^ _13789_/B1 (AOI21_X1)\n",
      "                  0.02    0.03    1.72 v _13789_/ZN (AOI21_X1)\n",
      "     1    4.35                           _06561_ (net)\n",
      "                  0.02    0.00    1.72 v _13798_/B1 (OAI22_X2)\n",
      "                  0.04    0.05    1.77 ^ _13798_/ZN (OAI22_X2)\n",
      "     2    6.88                           _10533_ (net)\n",
      "                  0.04    0.00    1.77 ^ _13802_/B1 (OAI21_X1)\n",
      "                  0.02    0.03    1.81 v _13802_/ZN (OAI21_X1)\n",
      "     2    5.93                           _06573_ (net)\n",
      "                  0.02    0.00    1.81 v _13805_/B2 (AOI221_X2)\n",
      "                  0.05    0.10    1.90 ^ _13805_/ZN (AOI221_X2)\n",
      "     2    7.11                           _10523_ (net)\n",
      "                  0.05    0.00    1.90 ^ _18569_/B2 (OAI21_X1)\n",
      "                  0.02    0.03    1.94 v _18569_/ZN (OAI21_X1)\n",
      "     1    4.16                           _10518_ (net)\n",
      "                  0.02    0.00    1.94 v _22631_/A (FA_X1)\n",
      "                  0.02    0.08    2.02 v _22631_/CO (FA_X1)\n",
      "     1    4.60                           _10521_ (net)\n",
      "                  0.02    0.00    2.02 v _13806_/B (XOR2_X2)\n",
      "                  0.01    0.06    2.08 v _13806_/Z (XOR2_X2)\n",
      "     1    4.08                           _06576_ (net)\n",
      "                  0.01    0.00    2.08 v _13808_/A (XNOR2_X2)\n",
      "                  0.06    0.07    2.15 ^ _13808_/ZN (XNOR2_X2)\n",
      "     6   20.21                           _06578_ (net)\n",
      "                  0.06    0.00    2.16 ^ wire298/A (BUF_X8)\n",
      "                  0.02    0.04    2.19 ^ wire298/Z (BUF_X8)\n",
      "    20   50.99                           net298 (net)\n",
      "                  0.02    0.01    2.20 ^ _13809_/A (INV_X8)\n",
      "                  0.01    0.01    2.22 v _13809_/ZN (INV_X8)\n",
      "    23   49.66                           _06579_ (net)\n",
      "                  0.01    0.00    2.22 v _15907_/A (AOI21_X1)\n",
      "                  0.02    0.04    2.26 ^ _15907_/ZN (AOI21_X1)\n",
      "     1    1.69                           _03541_ (net)\n",
      "                  0.02    0.00    2.26 ^ _15909_/A2 (OAI22_X1)\n",
      "                  0.01    0.03    2.28 v _15909_/ZN (OAI22_X1)\n",
      "     1    3.16                           _03543_ (net)\n",
      "                  0.01    0.00    2.28 v _15910_/A (INV_X2)\n",
      "                  0.02    0.03    2.31 ^ _15910_/ZN (INV_X2)\n",
      "     2   16.31                           _12255_ (net)\n",
      "                  0.02    0.00    2.31 ^ _23252_/A (HA_X1)\n",
      "                  0.01    0.04    2.35 ^ _23252_/CO (HA_X1)\n",
      "     1    3.59                           _12257_ (net)\n",
      "                  0.01    0.00    2.35 ^ _23253_/B (HA_X1)\n",
      "                  0.02    0.05    2.40 ^ _23253_/CO (HA_X1)\n",
      "     3    7.44                           _12259_ (net)\n",
      "                  0.02    0.00    2.40 ^ _13860_/A3 (AND4_X1)\n",
      "                  0.02    0.07    2.47 ^ _13860_/ZN (AND4_X1)\n",
      "     2    5.45                           _06612_ (net)\n",
      "                  0.02    0.00    2.47 ^ _13862_/A2 (NAND3_X2)\n",
      "                  0.02    0.03    2.50 v _13862_/ZN (NAND3_X2)\n",
      "     2    7.97                           _06614_ (net)\n",
      "                  0.02    0.00    2.50 v _13865_/A3 (NOR4_X4)\n",
      "                  0.06    0.10    2.60 ^ _13865_/ZN (NOR4_X4)\n",
      "     3   12.59                           _12272_ (net)\n",
      "                  0.06    0.00    2.60 ^ _13878_/A1 (NAND4_X4)\n",
      "                  0.03    0.04    2.64 v _13878_/ZN (NAND4_X4)\n",
      "     4   10.20                           _06629_ (net)\n",
      "                  0.03    0.00    2.64 v _13893_/A1 (NOR4_X2)\n",
      "                  0.06    0.07    2.71 ^ _13893_/ZN (NOR4_X2)\n",
      "     2    6.44                           _12289_ (net)\n",
      "                  0.06    0.00    2.71 ^ _13895_/A2 (AND3_X1)\n",
      "                  0.02    0.07    2.77 ^ _13895_/ZN (AND3_X1)\n",
      "     2    5.16                           _11908_ (net)\n",
      "                  0.02    0.00    2.77 ^ _13896_/A3 (AND3_X1)\n",
      "                  0.02    0.05    2.83 ^ _13896_/ZN (AND3_X1)\n",
      "     2    4.72                           _11905_ (net)\n",
      "                  0.02    0.00    2.83 ^ _13898_/A2 (AND3_X1)\n",
      "                  0.02    0.05    2.88 ^ _13898_/ZN (AND3_X1)\n",
      "     2    4.65                           _11902_ (net)\n",
      "                  0.02    0.00    2.88 ^ _13900_/A2 (AND3_X1)\n",
      "                  0.02    0.06    2.94 ^ _13900_/ZN (AND3_X1)\n",
      "     2    5.16                           _11899_ (net)\n",
      "                  0.02    0.00    2.94 ^ _23111_/A (HA_X1)\n",
      "                  0.03    0.06    2.99 ^ _23111_/S (HA_X1)\n",
      "     2    3.06                           _main_kernel_i0.Datapath_i.__float_mule8m23b_127nih_122_i0.Datapath_i.fu___float_mule8m23b_127nih_495390_495598.in1[30] (net)\n",
      "                  0.03    0.00    2.99 ^ _15883_/A2 (AND4_X1)\n",
      "                  0.01    0.06    3.05 ^ _15883_/ZN (AND4_X1)\n",
      "     1    1.24                           _03517_ (net)\n",
      "                  0.01    0.00    3.05 ^ _15884_/A2 (AND2_X1)\n",
      "                  0.01    0.03    3.08 ^ _15884_/ZN (AND2_X1)\n",
      "     1    1.80                           _03518_ (net)\n",
      "                  0.01    0.00    3.08 ^ _15885_/A4 (NAND4_X1)\n",
      "                  0.02    0.04    3.12 v _15885_/ZN (NAND4_X1)\n",
      "     2    3.32                           _03519_ (net)\n",
      "                  0.02    0.00    3.12 v _15916_/B1 (AOI22_X1)\n",
      "                  0.02    0.05    3.17 ^ _15916_/ZN (AOI22_X1)\n",
      "     1    1.75                           _03547_ (net)\n",
      "                  0.02    0.00    3.17 ^ _15917_/A2 (NAND2_X1)\n",
      "                  0.01    0.02    3.18 v _15917_/ZN (NAND2_X1)\n",
      "     1    1.75                           _03548_ (net)\n",
      "                  0.01    0.00    3.18 v _15918_/A2 (NAND2_X1)\n",
      "                  0.01    0.02    3.20 ^ _15918_/ZN (NAND2_X1)\n",
      "     1    1.73                           _main_kernel_i0.Datapath_i.__float_mule8m23b_127nih_122_i0.Datapath_i.fu___float_mule8m23b_127nih_495390_499355.out1[1] (net)\n",
      "                  0.01    0.00    3.20 ^ _23687_/D (DFF_X2)\n",
      "                                  3.20   data arrival time\n",
      "\n",
      "                          5.00    5.00   clock clock (rise edge)\n",
      "                          0.00    5.00   clock source latency\n",
      "                  0.00    0.00    5.00 ^ clock (in)\n",
      "     1   57.77                           clock (net)\n",
      "                  0.02    0.02    5.02 ^ clkbuf_0_clock/A (BUF_X4)\n",
      "                  0.04    0.06    5.07 ^ clkbuf_0_clock/Z (BUF_X4)\n",
      "     4   64.30                           clknet_0_clock (net)\n",
      "                  0.04    0.01    5.08 ^ clkbuf_2_3_0_clock/A (BUF_X4)\n",
      "                  0.02    0.04    5.12 ^ clkbuf_2_3_0_clock/Z (BUF_X4)\n",
      "     2   30.44                           clknet_2_3_0_clock (net)\n",
      "                  0.02    0.00    5.12 ^ clkbuf_3_6__f_clock/A (BUF_X4)\n",
      "                  0.06    0.08    5.20 ^ clkbuf_3_6__f_clock/Z (BUF_X4)\n",
      "    12   96.44                           clknet_3_6__leaf_clock (net)\n",
      "                  0.06    0.00    5.20 ^ clkbuf_opt_12_0_clock/A (BUF_X4)\n",
      "                  0.01    0.03    5.23 ^ clkbuf_opt_12_0_clock/Z (BUF_X4)\n",
      "     1   16.06                           clknet_opt_12_0_clock (net)\n",
      "                  0.01    0.00    5.24 ^ clkbuf_leaf_36_clock/A (BUF_X4)\n",
      "                  0.03    0.05    5.28 ^ clkbuf_leaf_36_clock/Z (BUF_X4)\n",
      "    25   45.44                           clknet_leaf_36_clock (net)\n",
      "                  0.03    0.00    5.28 ^ _23687_/CK (DFF_X2)\n",
      "                          0.00    5.28   clock reconvergence pessimism\n",
      "                         -0.03    5.25   library setup time\n",
      "                                  5.25   data required time\n",
      "-----------------------------------------------------------------------------\n",
      "                                  5.25   data required time\n",
      "                                 -3.20   data arrival time\n",
      "-----------------------------------------------------------------------------\n",
      "                                  2.05   slack (MET)\n",
      "\n",
      "\n",
      "\n",
      "==========================================================================\n",
      "cts pre-repair report_check_types -max_slew -max_cap -max_fanout -violators\n",
      "--------------------------------------------------------------------------\n",
      "\n",
      "==========================================================================\n",
      "cts pre-repair max_slew_check_slack\n",
      "--------------------------------------------------------------------------\n",
      "0.06932248175144196\n",
      "\n",
      "==========================================================================\n",
      "cts pre-repair max_slew_check_limit\n",
      "--------------------------------------------------------------------------\n",
      "0.1985349953174591\n",
      "\n",
      "==========================================================================\n",
      "cts pre-repair max_slew_check_slack_limit\n",
      "--------------------------------------------------------------------------\n",
      "0.3492\n",
      "\n",
      "==========================================================================\n",
      "cts pre-repair max_fanout_check_slack\n",
      "--------------------------------------------------------------------------\n",
      "1.0000000150474662e+30\n",
      "\n",
      "==========================================================================\n",
      "cts pre-repair max_fanout_check_limit\n",
      "--------------------------------------------------------------------------\n",
      "1.0000000150474662e+30\n",
      "\n",
      "==========================================================================\n",
      "cts pre-repair max_capacitance_check_slack\n",
      "--------------------------------------------------------------------------\n",
      "0.7420279383659363\n",
      "\n",
      "==========================================================================\n",
      "cts pre-repair max_capacitance_check_limit\n",
      "--------------------------------------------------------------------------\n",
      "60.577396392822266\n",
      "\n",
      "==========================================================================\n",
      "cts pre-repair max_capacitance_check_slack_limit\n",
      "--------------------------------------------------------------------------\n",
      "0.0122\n",
      "\n",
      "==========================================================================\n",
      "cts pre-repair max_slew_violation_count\n",
      "--------------------------------------------------------------------------\n",
      "max slew violation count 0\n",
      "\n",
      "==========================================================================\n",
      "cts pre-repair max_fanout_violation_count\n",
      "--------------------------------------------------------------------------\n",
      "max fanout violation count 0\n",
      "\n",
      "==========================================================================\n",
      "cts pre-repair max_cap_violation_count\n",
      "--------------------------------------------------------------------------\n",
      "max cap violation count 0\n",
      "\n",
      "==========================================================================\n",
      "cts pre-repair setup_violation_count\n",
      "--------------------------------------------------------------------------\n",
      "setup violation count 0\n",
      "\n",
      "==========================================================================\n",
      "cts pre-repair hold_violation_count\n",
      "--------------------------------------------------------------------------\n",
      "hold violation count 0\n",
      "\n",
      "==========================================================================\n",
      "cts pre-repair critical path delay\n",
      "--------------------------------------------------------------------------\n",
      "3.2018\n",
      "\n",
      "==========================================================================\n",
      "cts pre-repair critical path slack\n",
      "--------------------------------------------------------------------------\n",
      "2.0522\n",
      "\n",
      "==========================================================================\n",
      "cts pre-repair slack div critical path delay\n",
      "--------------------------------------------------------------------------\n",
      "64.095196\n",
      "\n",
      "==========================================================================\n",
      "cts pre-repair report_power\n",
      "--------------------------------------------------------------------------\n",
      "Group                  Internal  Switching    Leakage      Total\n",
      "                          Power      Power      Power      Power (Watts)\n",
      "----------------------------------------------------------------\n",
      "Sequential             2.14e-03   3.80e-04   1.71e-04   2.69e-03  39.4%\n",
      "Combinational          1.52e-03   2.20e-03   4.26e-04   4.15e-03  60.6%\n",
      "Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%\n",
      "Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%\n",
      "----------------------------------------------------------------\n",
      "Total                  3.66e-03   2.58e-03   5.97e-04   6.84e-03 100.0%\n",
      "                          53.5%      37.8%       8.7%\n",
      "\n",
      "==========================================================================\n",
      "cts pre-repair report_design_area\n",
      "--------------------------------------------------------------------------\n",
      "Design area 27736 u^2 11% utilization.\n",
      "Core area = 1008654976000\n",
      "\n",
      "[INFO RSZ-0058] Using max wire length 661um.\n",
      "\n",
      "==========================================================================\n",
      "cts post-repair report_tns\n",
      "--------------------------------------------------------------------------\n",
      "tns 0.00\n",
      "\n",
      "==========================================================================\n",
      "cts post-repair report_wns\n",
      "--------------------------------------------------------------------------\n",
      "wns 0.00\n",
      "\n",
      "==========================================================================\n",
      "cts post-repair report_worst_slack\n",
      "--------------------------------------------------------------------------\n",
      "worst slack 2.05\n",
      "\n",
      "==========================================================================\n",
      "cts post-repair report_clock_skew\n",
      "--------------------------------------------------------------------------\n",
      "Clock clock\n",
      "Latency      CRPR       Skew\n",
      "_24317_/CK ^\n",
      "   0.29\n",
      "_24305_/CK ^\n",
      "   0.23      0.00       0.06\n",
      "\n",
      "\n",
      "==========================================================================\n",
      "cts post-repair report_checks -path_delay min\n",
      "--------------------------------------------------------------------------\n",
      "Startpoint: _24850_ (rising edge-triggered flip-flop clocked by clock)\n",
      "Endpoint: _24850_ (rising edge-triggered flip-flop clocked by clock)\n",
      "Path Group: clock\n",
      "Path Type: min\n",
      "\n",
      "Fanout     Cap    Slew   Delay    Time   Description\n",
      "-----------------------------------------------------------------------------\n",
      "                          0.00    0.00   clock clock (rise edge)\n",
      "                          0.00    0.00   clock source latency\n",
      "                  0.00    0.00    0.00 ^ clock (in)\n",
      "     1   57.77                           clock (net)\n",
      "                  0.02    0.02    0.02 ^ clkbuf_0_clock/A (BUF_X4)\n",
      "                  0.04    0.06    0.07 ^ clkbuf_0_clock/Z (BUF_X4)\n",
      "     4   64.30                           clknet_0_clock (net)\n",
      "                  0.04    0.01    0.08 ^ clkbuf_2_0_0_clock/A (BUF_X4)\n",
      "                  0.02    0.04    0.12 ^ clkbuf_2_0_0_clock/Z (BUF_X4)\n",
      "     2   32.09                           clknet_2_0_0_clock (net)\n",
      "                  0.02    0.00    0.12 ^ clkbuf_3_1__f_clock/A (BUF_X4)\n",
      "                  0.07    0.09    0.21 ^ clkbuf_3_1__f_clock/Z (BUF_X4)\n",
      "    13  115.14                           clknet_3_1__leaf_clock (net)\n",
      "                  0.07    0.00    0.21 ^ clkbuf_leaf_85_clock/A (BUF_X4)\n",
      "                  0.03    0.05    0.27 ^ clkbuf_leaf_85_clock/Z (BUF_X4)\n",
      "    21   42.69                           clknet_leaf_85_clock (net)\n",
      "                  0.03    0.00    0.27 ^ _24850_/CK (DFF_X2)\n",
      "                  0.01    0.08    0.35 ^ _24850_/QN (DFF_X2)\n",
      "     1    1.82                           _main_kernel_i0.Datapath_i.MUX_120_reg_4_0_0_0.in2[0] (net)\n",
      "                  0.01    0.00    0.35 ^ _20864_/A1 (AOI22_X1)\n",
      "                  0.01    0.01    0.36 v _20864_/ZN (AOI22_X1)\n",
      "     1    1.62                           _05964_ (net)\n",
      "                  0.01    0.00    0.36 v _20865_/A (INV_X1)\n",
      "                  0.01    0.01    0.37 ^ _20865_/ZN (INV_X1)\n",
      "     1    1.32                           _01390_ (net)\n",
      "                  0.01    0.00    0.37 ^ _24850_/D (DFF_X2)\n",
      "                                  0.37   data arrival time\n",
      "\n",
      "                          0.00    0.00   clock clock (rise edge)\n",
      "                          0.00    0.00   clock source latency\n",
      "                  0.00    0.00    0.00 ^ clock (in)\n",
      "     1   57.77                           clock (net)\n",
      "                  0.02    0.02    0.02 ^ clkbuf_0_clock/A (BUF_X4)\n",
      "                  0.04    0.06    0.07 ^ clkbuf_0_clock/Z (BUF_X4)\n",
      "     4   64.30                           clknet_0_clock (net)\n",
      "                  0.04    0.01    0.08 ^ clkbuf_2_0_0_clock/A (BUF_X4)\n",
      "                  0.02    0.04    0.12 ^ clkbuf_2_0_0_clock/Z (BUF_X4)\n",
      "     2   32.09                           clknet_2_0_0_clock (net)\n",
      "                  0.02    0.00    0.12 ^ clkbuf_3_1__f_clock/A (BUF_X4)\n",
      "                  0.07    0.09    0.21 ^ clkbuf_3_1__f_clock/Z (BUF_X4)\n",
      "    13  115.14                           clknet_3_1__leaf_clock (net)\n",
      "                  0.07    0.00    0.21 ^ clkbuf_leaf_85_clock/A (BUF_X4)\n",
      "                  0.03    0.05    0.27 ^ clkbuf_leaf_85_clock/Z (BUF_X4)\n",
      "    21   42.69                           clknet_leaf_85_clock (net)\n",
      "                  0.03    0.00    0.27 ^ _24850_/CK (DFF_X2)\n",
      "                          0.00    0.27   clock reconvergence pessimism\n",
      "                          0.01    0.28   library hold time\n",
      "                                  0.28   data required time\n",
      "-----------------------------------------------------------------------------\n",
      "                                  0.28   data required time\n",
      "                                 -0.37   data arrival time\n",
      "-----------------------------------------------------------------------------\n",
      "                                  0.09   slack (MET)\n",
      "\n",
      "\n",
      "\n",
      "==========================================================================\n",
      "cts post-repair report_checks -path_delay max\n",
      "--------------------------------------------------------------------------\n",
      "Startpoint: _23725_ (rising edge-triggered flip-flop clocked by clock)\n",
      "Endpoint: _23687_ (rising edge-triggered flip-flop clocked by clock)\n",
      "Path Group: clock\n",
      "Path Type: max\n",
      "\n",
      "Fanout     Cap    Slew   Delay    Time   Description\n",
      "-----------------------------------------------------------------------------\n",
      "                          0.00    0.00   clock clock (rise edge)\n",
      "                          0.00    0.00   clock source latency\n",
      "                  0.00    0.00    0.00 ^ clock (in)\n",
      "     1   57.77                           clock (net)\n",
      "                  0.02    0.02    0.02 ^ clkbuf_0_clock/A (BUF_X4)\n",
      "                  0.04    0.06    0.07 ^ clkbuf_0_clock/Z (BUF_X4)\n",
      "     4   64.30                           clknet_0_clock (net)\n",
      "                  0.04    0.00    0.08 ^ clkbuf_2_2_0_clock/A (BUF_X4)\n",
      "                  0.02    0.04    0.11 ^ clkbuf_2_2_0_clock/Z (BUF_X4)\n",
      "     2   26.26                           clknet_2_2_0_clock (net)\n",
      "                  0.02    0.00    0.12 ^ clkbuf_3_5__f_clock/A (BUF_X4)\n",
      "                  0.04    0.06    0.18 ^ clkbuf_3_5__f_clock/Z (BUF_X4)\n",
      "     8   68.02                           clknet_3_5__leaf_clock (net)\n",
      "                  0.04    0.00    0.18 ^ clkbuf_opt_10_0_clock/A (BUF_X4)\n",
      "                  0.01    0.04    0.21 ^ clkbuf_opt_10_0_clock/Z (BUF_X4)\n",
      "     1   20.08                           clknet_opt_10_0_clock (net)\n",
      "                  0.01    0.00    0.22 ^ clkbuf_leaf_67_clock/A (BUF_X4)\n",
      "                  0.03    0.05    0.27 ^ clkbuf_leaf_67_clock/Z (BUF_X4)\n",
      "    30   56.28                           clknet_leaf_67_clock (net)\n",
      "                  0.03    0.00    0.27 ^ _23725_/CK (DFF_X2)\n",
      "                  0.10    0.21    0.48 ^ _23725_/Q (DFF_X2)\n",
      "    25   99.22                           _main_kernel_i0.Datapath_i.__float_mule8m23b_127nih_122_i0.in_port_b_REG.reg_out1[5] (net)\n",
      "                  0.12    0.04    0.52 ^ _17985_/A2 (NAND2_X1)\n",
      "                  0.03    0.03    0.55 v _17985_/ZN (NAND2_X1)\n",
      "     1    3.57                           _09276_ (net)\n",
      "                  0.03    0.00    0.55 v _22335_/B (FA_X1)\n",
      "                  0.01    0.13    0.68 ^ _22335_/S (FA_X1)\n",
      "     1    2.12                           _09279_ (net)\n",
      "                  0.01    0.00    0.68 ^ _18234_/A (INV_X1)\n",
      "                  0.01    0.01    0.69 v _18234_/ZN (INV_X1)\n",
      "     1    3.68                           _09362_ (net)\n",
      "                  0.01    0.00    0.69 v _22355_/B (FA_X1)\n",
      "                  0.01    0.12    0.81 ^ _22355_/S (FA_X1)\n",
      "     1    2.33                           _09365_ (net)\n",
      "                  0.01    0.00    0.81 ^ _19026_/A (INV_X1)\n",
      "                  0.01    0.01    0.82 v _19026_/ZN (INV_X1)\n",
      "     1    3.19                           _09449_ (net)\n",
      "                  0.01    0.00    0.82 v _22376_/CI (FA_X1)\n",
      "                  0.01    0.11    0.93 ^ _22376_/S (FA_X1)\n",
      "     1    2.43                           _09451_ (net)\n",
      "                  0.01    0.00    0.93 ^ _18255_/A (INV_X1)\n",
      "                  0.01    0.01    0.94 v _18255_/ZN (INV_X1)\n",
      "     1    4.09                           _09476_ (net)\n",
      "                  0.01    0.00    0.94 v _22382_/B (FA_X1)\n",
      "                  0.01    0.12    1.06 ^ _22382_/S (FA_X1)\n",
      "     1    2.15                           _09479_ (net)\n",
      "                  0.01    0.00    1.06 ^ _18258_/A (INV_X1)\n",
      "                  0.01    0.01    1.07 v _18258_/ZN (INV_X1)\n",
      "     1    3.82                           _09491_ (net)\n",
      "                  0.01    0.00    1.07 v _22386_/A (FA_X1)\n",
      "                  0.01    0.11    1.18 ^ _22386_/S (FA_X1)\n",
      "     1    2.10                           _09494_ (net)\n",
      "                  0.01    0.00    1.18 ^ _18259_/A (INV_X1)\n",
      "                  0.01    0.01    1.19 v _18259_/ZN (INV_X1)\n",
      "     1    3.27                           _09576_ (net)\n",
      "                  0.01    0.00    1.19 v _22406_/CI (FA_X1)\n",
      "                  0.02    0.09    1.28 v _22406_/S (FA_X1)\n",
      "     1    3.54                           _09578_ (net)\n",
      "                  0.02    0.00    1.28 v _22425_/CI (FA_X1)\n",
      "                  0.01    0.11    1.40 ^ _22425_/S (FA_X1)\n",
      "     1    2.34                           _09655_ (net)\n",
      "                  0.01    0.00    1.40 ^ _19047_/A (INV_X1)\n",
      "                  0.01    0.01    1.41 v _19047_/ZN (INV_X1)\n",
      "     1    3.48                           _11678_ (net)\n",
      "                  0.01    0.00    1.41 v _23020_/B (HA_X1)\n",
      "                  0.02    0.06    1.47 v _23020_/S (HA_X1)\n",
      "     3    7.81                           _11680_ (net)\n",
      "                  0.02    0.00    1.47 v _13769_/B2 (AOI21_X1)\n",
      "                  0.03    0.05    1.52 ^ _13769_/ZN (AOI21_X1)\n",
      "     1    3.97                           _06542_ (net)\n",
      "                  0.03    0.00    1.52 ^ _13770_/A (INV_X1)\n",
      "                  0.01    0.02    1.53 v _13770_/ZN (INV_X1)\n",
      "     2    3.96                           _06543_ (net)\n",
      "                  0.01    0.00    1.53 v _13771_/B1 (AOI21_X1)\n",
      "                  0.03    0.04    1.57 ^ _13771_/ZN (AOI21_X1)\n",
      "     1    3.69                           _06544_ (net)\n",
      "                  0.03    0.00    1.57 ^ _13773_/B1 (OAI21_X2)\n",
      "                  0.01    0.03    1.60 v _13773_/ZN (OAI21_X2)\n",
      "     2    8.24                           _06546_ (net)\n",
      "                  0.01    0.00    1.60 v _13778_/B2 (AOI221_X2)\n",
      "                  0.05    0.09    1.69 ^ _13778_/ZN (AOI221_X2)\n",
      "     2    6.79                           _06551_ (net)\n",
      "                  0.05    0.00    1.69 ^ _13789_/B1 (AOI21_X1)\n",
      "                  0.02    0.03    1.72 v _13789_/ZN (AOI21_X1)\n",
      "     1    4.35                           _06561_ (net)\n",
      "                  0.02    0.00    1.72 v _13798_/B1 (OAI22_X2)\n",
      "                  0.04    0.05    1.77 ^ _13798_/ZN (OAI22_X2)\n",
      "     2    6.88                           _10533_ (net)\n",
      "                  0.04    0.00    1.77 ^ _13802_/B1 (OAI21_X1)\n",
      "                  0.02    0.03    1.81 v _13802_/ZN (OAI21_X1)\n",
      "     2    5.93                           _06573_ (net)\n",
      "                  0.02    0.00    1.81 v _13805_/B2 (AOI221_X2)\n",
      "                  0.05    0.10    1.90 ^ _13805_/ZN (AOI221_X2)\n",
      "     2    7.11                           _10523_ (net)\n",
      "                  0.05    0.00    1.90 ^ _18569_/B2 (OAI21_X1)\n",
      "                  0.02    0.03    1.94 v _18569_/ZN (OAI21_X1)\n",
      "     1    4.16                           _10518_ (net)\n",
      "                  0.02    0.00    1.94 v _22631_/A (FA_X1)\n",
      "                  0.02    0.08    2.02 v _22631_/CO (FA_X1)\n",
      "     1    4.60                           _10521_ (net)\n",
      "                  0.02    0.00    2.02 v _13806_/B (XOR2_X2)\n",
      "                  0.01    0.06    2.08 v _13806_/Z (XOR2_X2)\n",
      "     1    4.08                           _06576_ (net)\n",
      "                  0.01    0.00    2.08 v _13808_/A (XNOR2_X2)\n",
      "                  0.06    0.07    2.15 ^ _13808_/ZN (XNOR2_X2)\n",
      "     6   20.21                           _06578_ (net)\n",
      "                  0.06    0.00    2.16 ^ wire298/A (BUF_X8)\n",
      "                  0.02    0.04    2.19 ^ wire298/Z (BUF_X8)\n",
      "    20   50.99                           net298 (net)\n",
      "                  0.02    0.01    2.20 ^ _13809_/A (INV_X8)\n",
      "                  0.01    0.01    2.22 v _13809_/ZN (INV_X8)\n",
      "    23   49.66                           _06579_ (net)\n",
      "                  0.01    0.00    2.22 v _15907_/A (AOI21_X1)\n",
      "                  0.02    0.04    2.26 ^ _15907_/ZN (AOI21_X1)\n",
      "     1    1.69                           _03541_ (net)\n",
      "                  0.02    0.00    2.26 ^ _15909_/A2 (OAI22_X1)\n",
      "                  0.01    0.03    2.28 v _15909_/ZN (OAI22_X1)\n",
      "     1    3.16                           _03543_ (net)\n",
      "                  0.01    0.00    2.28 v _15910_/A (INV_X2)\n",
      "                  0.02    0.03    2.31 ^ _15910_/ZN (INV_X2)\n",
      "     2   16.31                           _12255_ (net)\n",
      "                  0.02    0.00    2.31 ^ _23252_/A (HA_X1)\n",
      "                  0.01    0.04    2.35 ^ _23252_/CO (HA_X1)\n",
      "     1    3.59                           _12257_ (net)\n",
      "                  0.01    0.00    2.35 ^ _23253_/B (HA_X1)\n",
      "                  0.02    0.05    2.40 ^ _23253_/CO (HA_X1)\n",
      "     3    7.44                           _12259_ (net)\n",
      "                  0.02    0.00    2.40 ^ _13860_/A3 (AND4_X1)\n",
      "                  0.02    0.07    2.47 ^ _13860_/ZN (AND4_X1)\n",
      "     2    5.45                           _06612_ (net)\n",
      "                  0.02    0.00    2.47 ^ _13862_/A2 (NAND3_X2)\n",
      "                  0.02    0.03    2.50 v _13862_/ZN (NAND3_X2)\n",
      "     2    7.97                           _06614_ (net)\n",
      "                  0.02    0.00    2.50 v _13865_/A3 (NOR4_X4)\n",
      "                  0.06    0.10    2.60 ^ _13865_/ZN (NOR4_X4)\n",
      "     3   12.59                           _12272_ (net)\n",
      "                  0.06    0.00    2.60 ^ _13878_/A1 (NAND4_X4)\n",
      "                  0.03    0.04    2.64 v _13878_/ZN (NAND4_X4)\n",
      "     4   10.20                           _06629_ (net)\n",
      "                  0.03    0.00    2.64 v _13893_/A1 (NOR4_X2)\n",
      "                  0.06    0.07    2.71 ^ _13893_/ZN (NOR4_X2)\n",
      "     2    6.44                           _12289_ (net)\n",
      "                  0.06    0.00    2.71 ^ _13895_/A2 (AND3_X1)\n",
      "                  0.02    0.07    2.77 ^ _13895_/ZN (AND3_X1)\n",
      "     2    5.16                           _11908_ (net)\n",
      "                  0.02    0.00    2.77 ^ _13896_/A3 (AND3_X1)\n",
      "                  0.02    0.05    2.83 ^ _13896_/ZN (AND3_X1)\n",
      "     2    4.72                           _11905_ (net)\n",
      "                  0.02    0.00    2.83 ^ _13898_/A2 (AND3_X1)\n",
      "                  0.02    0.05    2.88 ^ _13898_/ZN (AND3_X1)\n",
      "     2    4.65                           _11902_ (net)\n",
      "                  0.02    0.00    2.88 ^ _13900_/A2 (AND3_X1)\n",
      "                  0.02    0.06    2.94 ^ _13900_/ZN (AND3_X1)\n",
      "     2    5.16                           _11899_ (net)\n",
      "                  0.02    0.00    2.94 ^ _23111_/A (HA_X1)\n",
      "                  0.03    0.06    2.99 ^ _23111_/S (HA_X1)\n",
      "     2    3.06                           _main_kernel_i0.Datapath_i.__float_mule8m23b_127nih_122_i0.Datapath_i.fu___float_mule8m23b_127nih_495390_495598.in1[30] (net)\n",
      "                  0.03    0.00    2.99 ^ _15883_/A2 (AND4_X1)\n",
      "                  0.01    0.06    3.05 ^ _15883_/ZN (AND4_X1)\n",
      "     1    1.24                           _03517_ (net)\n",
      "                  0.01    0.00    3.05 ^ _15884_/A2 (AND2_X1)\n",
      "                  0.01    0.03    3.08 ^ _15884_/ZN (AND2_X1)\n",
      "     1    1.80                           _03518_ (net)\n",
      "                  0.01    0.00    3.08 ^ _15885_/A4 (NAND4_X1)\n",
      "                  0.02    0.04    3.12 v _15885_/ZN (NAND4_X1)\n",
      "     2    3.32                           _03519_ (net)\n",
      "                  0.02    0.00    3.12 v _15916_/B1 (AOI22_X1)\n",
      "                  0.02    0.05    3.17 ^ _15916_/ZN (AOI22_X1)\n",
      "     1    1.75                           _03547_ (net)\n",
      "                  0.02    0.00    3.17 ^ _15917_/A2 (NAND2_X1)\n",
      "                  0.01    0.02    3.18 v _15917_/ZN (NAND2_X1)\n",
      "     1    1.75                           _03548_ (net)\n",
      "                  0.01    0.00    3.18 v _15918_/A2 (NAND2_X1)\n",
      "                  0.01    0.02    3.20 ^ _15918_/ZN (NAND2_X1)\n",
      "     1    1.73                           _main_kernel_i0.Datapath_i.__float_mule8m23b_127nih_122_i0.Datapath_i.fu___float_mule8m23b_127nih_495390_499355.out1[1] (net)\n",
      "                  0.01    0.00    3.20 ^ _23687_/D (DFF_X2)\n",
      "                                  3.20   data arrival time\n",
      "\n",
      "                          5.00    5.00   clock clock (rise edge)\n",
      "                          0.00    5.00   clock source latency\n",
      "                  0.00    0.00    5.00 ^ clock (in)\n",
      "     1   57.77                           clock (net)\n",
      "                  0.02    0.02    5.02 ^ clkbuf_0_clock/A (BUF_X4)\n",
      "                  0.04    0.06    5.07 ^ clkbuf_0_clock/Z (BUF_X4)\n",
      "     4   64.30                           clknet_0_clock (net)\n",
      "                  0.04    0.01    5.08 ^ clkbuf_2_3_0_clock/A (BUF_X4)\n",
      "                  0.02    0.04    5.12 ^ clkbuf_2_3_0_clock/Z (BUF_X4)\n",
      "     2   30.44                           clknet_2_3_0_clock (net)\n",
      "                  0.02    0.00    5.12 ^ clkbuf_3_6__f_clock/A (BUF_X4)\n",
      "                  0.06    0.08    5.20 ^ clkbuf_3_6__f_clock/Z (BUF_X4)\n",
      "    12   96.44                           clknet_3_6__leaf_clock (net)\n",
      "                  0.06    0.00    5.20 ^ clkbuf_opt_12_0_clock/A (BUF_X4)\n",
      "                  0.01    0.03    5.23 ^ clkbuf_opt_12_0_clock/Z (BUF_X4)\n",
      "     1   16.06                           clknet_opt_12_0_clock (net)\n",
      "                  0.01    0.00    5.24 ^ clkbuf_leaf_36_clock/A (BUF_X4)\n",
      "                  0.03    0.05    5.28 ^ clkbuf_leaf_36_clock/Z (BUF_X4)\n",
      "    25   45.44                           clknet_leaf_36_clock (net)\n",
      "                  0.03    0.00    5.28 ^ _23687_/CK (DFF_X2)\n",
      "                          0.00    5.28   clock reconvergence pessimism\n",
      "                         -0.03    5.25   library setup time\n",
      "                                  5.25   data required time\n",
      "-----------------------------------------------------------------------------\n",
      "                                  5.25   data required time\n",
      "                                 -3.20   data arrival time\n",
      "-----------------------------------------------------------------------------\n",
      "                                  2.05   slack (MET)\n",
      "\n",
      "\n",
      "\n",
      "==========================================================================\n",
      "cts post-repair report_checks -unconstrained\n",
      "--------------------------------------------------------------------------\n",
      "Startpoint: _23725_ (rising edge-triggered flip-flop clocked by clock)\n",
      "Endpoint: _23687_ (rising edge-triggered flip-flop clocked by clock)\n",
      "Path Group: clock\n",
      "Path Type: max\n",
      "\n",
      "Fanout     Cap    Slew   Delay    Time   Description\n",
      "-----------------------------------------------------------------------------\n",
      "                          0.00    0.00   clock clock (rise edge)\n",
      "                          0.00    0.00   clock source latency\n",
      "                  0.00    0.00    0.00 ^ clock (in)\n",
      "     1   57.77                           clock (net)\n",
      "                  0.02    0.02    0.02 ^ clkbuf_0_clock/A (BUF_X4)\n",
      "                  0.04    0.06    0.07 ^ clkbuf_0_clock/Z (BUF_X4)\n",
      "     4   64.30                           clknet_0_clock (net)\n",
      "                  0.04    0.00    0.08 ^ clkbuf_2_2_0_clock/A (BUF_X4)\n",
      "                  0.02    0.04    0.11 ^ clkbuf_2_2_0_clock/Z (BUF_X4)\n",
      "     2   26.26                           clknet_2_2_0_clock (net)\n",
      "                  0.02    0.00    0.12 ^ clkbuf_3_5__f_clock/A (BUF_X4)\n",
      "                  0.04    0.06    0.18 ^ clkbuf_3_5__f_clock/Z (BUF_X4)\n",
      "     8   68.02                           clknet_3_5__leaf_clock (net)\n",
      "                  0.04    0.00    0.18 ^ clkbuf_opt_10_0_clock/A (BUF_X4)\n",
      "                  0.01    0.04    0.21 ^ clkbuf_opt_10_0_clock/Z (BUF_X4)\n",
      "     1   20.08                           clknet_opt_10_0_clock (net)\n",
      "                  0.01    0.00    0.22 ^ clkbuf_leaf_67_clock/A (BUF_X4)\n",
      "                  0.03    0.05    0.27 ^ clkbuf_leaf_67_clock/Z (BUF_X4)\n",
      "    30   56.28                           clknet_leaf_67_clock (net)\n",
      "                  0.03    0.00    0.27 ^ _23725_/CK (DFF_X2)\n",
      "                  0.10    0.21    0.48 ^ _23725_/Q (DFF_X2)\n",
      "    25   99.22                           _main_kernel_i0.Datapath_i.__float_mule8m23b_127nih_122_i0.in_port_b_REG.reg_out1[5] (net)\n",
      "                  0.12    0.04    0.52 ^ _17985_/A2 (NAND2_X1)\n",
      "                  0.03    0.03    0.55 v _17985_/ZN (NAND2_X1)\n",
      "     1    3.57                           _09276_ (net)\n",
      "                  0.03    0.00    0.55 v _22335_/B (FA_X1)\n",
      "                  0.01    0.13    0.68 ^ _22335_/S (FA_X1)\n",
      "     1    2.12                           _09279_ (net)\n",
      "                  0.01    0.00    0.68 ^ _18234_/A (INV_X1)\n",
      "                  0.01    0.01    0.69 v _18234_/ZN (INV_X1)\n",
      "     1    3.68                           _09362_ (net)\n",
      "                  0.01    0.00    0.69 v _22355_/B (FA_X1)\n",
      "                  0.01    0.12    0.81 ^ _22355_/S (FA_X1)\n",
      "     1    2.33                           _09365_ (net)\n",
      "                  0.01    0.00    0.81 ^ _19026_/A (INV_X1)\n",
      "                  0.01    0.01    0.82 v _19026_/ZN (INV_X1)\n",
      "     1    3.19                           _09449_ (net)\n",
      "                  0.01    0.00    0.82 v _22376_/CI (FA_X1)\n",
      "                  0.01    0.11    0.93 ^ _22376_/S (FA_X1)\n",
      "     1    2.43                           _09451_ (net)\n",
      "                  0.01    0.00    0.93 ^ _18255_/A (INV_X1)\n",
      "                  0.01    0.01    0.94 v _18255_/ZN (INV_X1)\n",
      "     1    4.09                           _09476_ (net)\n",
      "                  0.01    0.00    0.94 v _22382_/B (FA_X1)\n",
      "                  0.01    0.12    1.06 ^ _22382_/S (FA_X1)\n",
      "     1    2.15                           _09479_ (net)\n",
      "                  0.01    0.00    1.06 ^ _18258_/A (INV_X1)\n",
      "                  0.01    0.01    1.07 v _18258_/ZN (INV_X1)\n",
      "     1    3.82                           _09491_ (net)\n",
      "                  0.01    0.00    1.07 v _22386_/A (FA_X1)\n",
      "                  0.01    0.11    1.18 ^ _22386_/S (FA_X1)\n",
      "     1    2.10                           _09494_ (net)\n",
      "                  0.01    0.00    1.18 ^ _18259_/A (INV_X1)\n",
      "                  0.01    0.01    1.19 v _18259_/ZN (INV_X1)\n",
      "     1    3.27                           _09576_ (net)\n",
      "                  0.01    0.00    1.19 v _22406_/CI (FA_X1)\n",
      "                  0.02    0.09    1.28 v _22406_/S (FA_X1)\n",
      "     1    3.54                           _09578_ (net)\n",
      "                  0.02    0.00    1.28 v _22425_/CI (FA_X1)\n",
      "                  0.01    0.11    1.40 ^ _22425_/S (FA_X1)\n",
      "     1    2.34                           _09655_ (net)\n",
      "                  0.01    0.00    1.40 ^ _19047_/A (INV_X1)\n",
      "                  0.01    0.01    1.41 v _19047_/ZN (INV_X1)\n",
      "     1    3.48                           _11678_ (net)\n",
      "                  0.01    0.00    1.41 v _23020_/B (HA_X1)\n",
      "                  0.02    0.06    1.47 v _23020_/S (HA_X1)\n",
      "     3    7.81                           _11680_ (net)\n",
      "                  0.02    0.00    1.47 v _13769_/B2 (AOI21_X1)\n",
      "                  0.03    0.05    1.52 ^ _13769_/ZN (AOI21_X1)\n",
      "     1    3.97                           _06542_ (net)\n",
      "                  0.03    0.00    1.52 ^ _13770_/A (INV_X1)\n",
      "                  0.01    0.02    1.53 v _13770_/ZN (INV_X1)\n",
      "     2    3.96                           _06543_ (net)\n",
      "                  0.01    0.00    1.53 v _13771_/B1 (AOI21_X1)\n",
      "                  0.03    0.04    1.57 ^ _13771_/ZN (AOI21_X1)\n",
      "     1    3.69                           _06544_ (net)\n",
      "                  0.03    0.00    1.57 ^ _13773_/B1 (OAI21_X2)\n",
      "                  0.01    0.03    1.60 v _13773_/ZN (OAI21_X2)\n",
      "     2    8.24                           _06546_ (net)\n",
      "                  0.01    0.00    1.60 v _13778_/B2 (AOI221_X2)\n",
      "                  0.05    0.09    1.69 ^ _13778_/ZN (AOI221_X2)\n",
      "     2    6.79                           _06551_ (net)\n",
      "                  0.05    0.00    1.69 ^ _13789_/B1 (AOI21_X1)\n",
      "                  0.02    0.03    1.72 v _13789_/ZN (AOI21_X1)\n",
      "     1    4.35                           _06561_ (net)\n",
      "                  0.02    0.00    1.72 v _13798_/B1 (OAI22_X2)\n",
      "                  0.04    0.05    1.77 ^ _13798_/ZN (OAI22_X2)\n",
      "     2    6.88                           _10533_ (net)\n",
      "                  0.04    0.00    1.77 ^ _13802_/B1 (OAI21_X1)\n",
      "                  0.02    0.03    1.81 v _13802_/ZN (OAI21_X1)\n",
      "     2    5.93                           _06573_ (net)\n",
      "                  0.02    0.00    1.81 v _13805_/B2 (AOI221_X2)\n",
      "                  0.05    0.10    1.90 ^ _13805_/ZN (AOI221_X2)\n",
      "     2    7.11                           _10523_ (net)\n",
      "                  0.05    0.00    1.90 ^ _18569_/B2 (OAI21_X1)\n",
      "                  0.02    0.03    1.94 v _18569_/ZN (OAI21_X1)\n",
      "     1    4.16                           _10518_ (net)\n",
      "                  0.02    0.00    1.94 v _22631_/A (FA_X1)\n",
      "                  0.02    0.08    2.02 v _22631_/CO (FA_X1)\n",
      "     1    4.60                           _10521_ (net)\n",
      "                  0.02    0.00    2.02 v _13806_/B (XOR2_X2)\n",
      "                  0.01    0.06    2.08 v _13806_/Z (XOR2_X2)\n",
      "     1    4.08                           _06576_ (net)\n",
      "                  0.01    0.00    2.08 v _13808_/A (XNOR2_X2)\n",
      "                  0.06    0.07    2.15 ^ _13808_/ZN (XNOR2_X2)\n",
      "     6   20.21                           _06578_ (net)\n",
      "                  0.06    0.00    2.16 ^ wire298/A (BUF_X8)\n",
      "                  0.02    0.04    2.19 ^ wire298/Z (BUF_X8)\n",
      "    20   50.99                           net298 (net)\n",
      "                  0.02    0.01    2.20 ^ _13809_/A (INV_X8)\n",
      "                  0.01    0.01    2.22 v _13809_/ZN (INV_X8)\n",
      "    23   49.66                           _06579_ (net)\n",
      "                  0.01    0.00    2.22 v _15907_/A (AOI21_X1)\n",
      "                  0.02    0.04    2.26 ^ _15907_/ZN (AOI21_X1)\n",
      "     1    1.69                           _03541_ (net)\n",
      "                  0.02    0.00    2.26 ^ _15909_/A2 (OAI22_X1)\n",
      "                  0.01    0.03    2.28 v _15909_/ZN (OAI22_X1)\n",
      "     1    3.16                           _03543_ (net)\n",
      "                  0.01    0.00    2.28 v _15910_/A (INV_X2)\n",
      "                  0.02    0.03    2.31 ^ _15910_/ZN (INV_X2)\n",
      "     2   16.31                           _12255_ (net)\n",
      "                  0.02    0.00    2.31 ^ _23252_/A (HA_X1)\n",
      "                  0.01    0.04    2.35 ^ _23252_/CO (HA_X1)\n",
      "     1    3.59                           _12257_ (net)\n",
      "                  0.01    0.00    2.35 ^ _23253_/B (HA_X1)\n",
      "                  0.02    0.05    2.40 ^ _23253_/CO (HA_X1)\n",
      "     3    7.44                           _12259_ (net)\n",
      "                  0.02    0.00    2.40 ^ _13860_/A3 (AND4_X1)\n",
      "                  0.02    0.07    2.47 ^ _13860_/ZN (AND4_X1)\n",
      "     2    5.45                           _06612_ (net)\n",
      "                  0.02    0.00    2.47 ^ _13862_/A2 (NAND3_X2)\n",
      "                  0.02    0.03    2.50 v _13862_/ZN (NAND3_X2)\n",
      "     2    7.97                           _06614_ (net)\n",
      "                  0.02    0.00    2.50 v _13865_/A3 (NOR4_X4)\n",
      "                  0.06    0.10    2.60 ^ _13865_/ZN (NOR4_X4)\n",
      "     3   12.59                           _12272_ (net)\n",
      "                  0.06    0.00    2.60 ^ _13878_/A1 (NAND4_X4)\n",
      "                  0.03    0.04    2.64 v _13878_/ZN (NAND4_X4)\n",
      "     4   10.20                           _06629_ (net)\n",
      "                  0.03    0.00    2.64 v _13893_/A1 (NOR4_X2)\n",
      "                  0.06    0.07    2.71 ^ _13893_/ZN (NOR4_X2)\n",
      "     2    6.44                           _12289_ (net)\n",
      "                  0.06    0.00    2.71 ^ _13895_/A2 (AND3_X1)\n",
      "                  0.02    0.07    2.77 ^ _13895_/ZN (AND3_X1)\n",
      "     2    5.16                           _11908_ (net)\n",
      "                  0.02    0.00    2.77 ^ _13896_/A3 (AND3_X1)\n",
      "                  0.02    0.05    2.83 ^ _13896_/ZN (AND3_X1)\n",
      "     2    4.72                           _11905_ (net)\n",
      "                  0.02    0.00    2.83 ^ _13898_/A2 (AND3_X1)\n",
      "                  0.02    0.05    2.88 ^ _13898_/ZN (AND3_X1)\n",
      "     2    4.65                           _11902_ (net)\n",
      "                  0.02    0.00    2.88 ^ _13900_/A2 (AND3_X1)\n",
      "                  0.02    0.06    2.94 ^ _13900_/ZN (AND3_X1)\n",
      "     2    5.16                           _11899_ (net)\n",
      "                  0.02    0.00    2.94 ^ _23111_/A (HA_X1)\n",
      "                  0.03    0.06    2.99 ^ _23111_/S (HA_X1)\n",
      "     2    3.06                           _main_kernel_i0.Datapath_i.__float_mule8m23b_127nih_122_i0.Datapath_i.fu___float_mule8m23b_127nih_495390_495598.in1[30] (net)\n",
      "                  0.03    0.00    2.99 ^ _15883_/A2 (AND4_X1)\n",
      "                  0.01    0.06    3.05 ^ _15883_/ZN (AND4_X1)\n",
      "     1    1.24                           _03517_ (net)\n",
      "                  0.01    0.00    3.05 ^ _15884_/A2 (AND2_X1)\n",
      "                  0.01    0.03    3.08 ^ _15884_/ZN (AND2_X1)\n",
      "     1    1.80                           _03518_ (net)\n",
      "                  0.01    0.00    3.08 ^ _15885_/A4 (NAND4_X1)\n",
      "                  0.02    0.04    3.12 v _15885_/ZN (NAND4_X1)\n",
      "     2    3.32                           _03519_ (net)\n",
      "                  0.02    0.00    3.12 v _15916_/B1 (AOI22_X1)\n",
      "                  0.02    0.05    3.17 ^ _15916_/ZN (AOI22_X1)\n",
      "     1    1.75                           _03547_ (net)\n",
      "                  0.02    0.00    3.17 ^ _15917_/A2 (NAND2_X1)\n",
      "                  0.01    0.02    3.18 v _15917_/ZN (NAND2_X1)\n",
      "     1    1.75                           _03548_ (net)\n",
      "                  0.01    0.00    3.18 v _15918_/A2 (NAND2_X1)\n",
      "                  0.01    0.02    3.20 ^ _15918_/ZN (NAND2_X1)\n",
      "     1    1.73                           _main_kernel_i0.Datapath_i.__float_mule8m23b_127nih_122_i0.Datapath_i.fu___float_mule8m23b_127nih_495390_499355.out1[1] (net)\n",
      "                  0.01    0.00    3.20 ^ _23687_/D (DFF_X2)\n",
      "                                  3.20   data arrival time\n",
      "\n",
      "                          5.00    5.00   clock clock (rise edge)\n",
      "                          0.00    5.00   clock source latency\n",
      "                  0.00    0.00    5.00 ^ clock (in)\n",
      "     1   57.77                           clock (net)\n",
      "                  0.02    0.02    5.02 ^ clkbuf_0_clock/A (BUF_X4)\n",
      "                  0.04    0.06    5.07 ^ clkbuf_0_clock/Z (BUF_X4)\n",
      "     4   64.30                           clknet_0_clock (net)\n",
      "                  0.04    0.01    5.08 ^ clkbuf_2_3_0_clock/A (BUF_X4)\n",
      "                  0.02    0.04    5.12 ^ clkbuf_2_3_0_clock/Z (BUF_X4)\n",
      "     2   30.44                           clknet_2_3_0_clock (net)\n",
      "                  0.02    0.00    5.12 ^ clkbuf_3_6__f_clock/A (BUF_X4)\n",
      "                  0.06    0.08    5.20 ^ clkbuf_3_6__f_clock/Z (BUF_X4)\n",
      "    12   96.44                           clknet_3_6__leaf_clock (net)\n",
      "                  0.06    0.00    5.20 ^ clkbuf_opt_12_0_clock/A (BUF_X4)\n",
      "                  0.01    0.03    5.23 ^ clkbuf_opt_12_0_clock/Z (BUF_X4)\n",
      "     1   16.06                           clknet_opt_12_0_clock (net)\n",
      "                  0.01    0.00    5.24 ^ clkbuf_leaf_36_clock/A (BUF_X4)\n",
      "                  0.03    0.05    5.28 ^ clkbuf_leaf_36_clock/Z (BUF_X4)\n",
      "    25   45.44                           clknet_leaf_36_clock (net)\n",
      "                  0.03    0.00    5.28 ^ _23687_/CK (DFF_X2)\n",
      "                          0.00    5.28   clock reconvergence pessimism\n",
      "                         -0.03    5.25   library setup time\n",
      "                                  5.25   data required time\n",
      "-----------------------------------------------------------------------------\n",
      "                                  5.25   data required time\n",
      "                                 -3.20   data arrival time\n",
      "-----------------------------------------------------------------------------\n",
      "                                  2.05   slack (MET)\n",
      "\n",
      "\n",
      "\n",
      "==========================================================================\n",
      "cts post-repair report_check_types -max_slew -max_cap -max_fanout -violators\n",
      "--------------------------------------------------------------------------\n",
      "\n",
      "==========================================================================\n",
      "cts post-repair max_slew_check_slack\n",
      "--------------------------------------------------------------------------\n",
      "0.06932248175144196\n",
      "\n",
      "==========================================================================\n",
      "cts post-repair max_slew_check_limit\n",
      "--------------------------------------------------------------------------\n",
      "0.1985349953174591\n",
      "\n",
      "==========================================================================\n",
      "cts post-repair max_slew_check_slack_limit\n",
      "--------------------------------------------------------------------------\n",
      "0.3492\n",
      "\n",
      "==========================================================================\n",
      "cts post-repair max_fanout_check_slack\n",
      "--------------------------------------------------------------------------\n",
      "1.0000000150474662e+30\n",
      "\n",
      "==========================================================================\n",
      "cts post-repair max_fanout_check_limit\n",
      "--------------------------------------------------------------------------\n",
      "1.0000000150474662e+30\n",
      "\n",
      "==========================================================================\n",
      "cts post-repair max_capacitance_check_slack\n",
      "--------------------------------------------------------------------------\n",
      "0.7420279383659363\n",
      "\n",
      "==========================================================================\n",
      "cts post-repair max_capacitance_check_limit\n",
      "--------------------------------------------------------------------------\n",
      "60.577396392822266\n",
      "\n",
      "==========================================================================\n",
      "cts post-repair max_capacitance_check_slack_limit\n",
      "--------------------------------------------------------------------------\n",
      "0.0122\n",
      "\n",
      "==========================================================================\n",
      "cts post-repair max_slew_violation_count\n",
      "--------------------------------------------------------------------------\n",
      "max slew violation count 0\n",
      "\n",
      "==========================================================================\n",
      "cts post-repair max_fanout_violation_count\n",
      "--------------------------------------------------------------------------\n",
      "max fanout violation count 0\n",
      "\n",
      "==========================================================================\n",
      "cts post-repair max_cap_violation_count\n",
      "--------------------------------------------------------------------------\n",
      "max cap violation count 0\n",
      "\n",
      "==========================================================================\n",
      "cts post-repair setup_violation_count\n",
      "--------------------------------------------------------------------------\n",
      "setup violation count 0\n",
      "\n",
      "==========================================================================\n",
      "cts post-repair hold_violation_count\n",
      "--------------------------------------------------------------------------\n",
      "hold violation count 0\n",
      "\n",
      "==========================================================================\n",
      "cts post-repair critical path delay\n",
      "--------------------------------------------------------------------------\n",
      "3.2018\n",
      "\n",
      "==========================================================================\n",
      "cts post-repair critical path slack\n",
      "--------------------------------------------------------------------------\n",
      "2.0522\n",
      "\n",
      "==========================================================================\n",
      "cts post-repair slack div critical path delay\n",
      "--------------------------------------------------------------------------\n",
      "64.095196\n",
      "\n",
      "==========================================================================\n",
      "cts post-repair report_power\n",
      "--------------------------------------------------------------------------\n",
      "Group                  Internal  Switching    Leakage      Total\n",
      "                          Power      Power      Power      Power (Watts)\n",
      "----------------------------------------------------------------\n",
      "Sequential             2.14e-03   3.80e-04   1.71e-04   2.69e-03  39.4%\n",
      "Combinational          1.52e-03   2.20e-03   4.26e-04   4.15e-03  60.6%\n",
      "Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%\n",
      "Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%\n",
      "----------------------------------------------------------------\n",
      "Total                  3.66e-03   2.58e-03   5.97e-04   6.84e-03 100.0%\n",
      "                          53.5%      37.8%       8.7%\n",
      "\n",
      "==========================================================================\n",
      "cts post-repair report_design_area\n",
      "--------------------------------------------------------------------------\n",
      "Design area 27736 u^2 11% utilization.\n",
      "Core area = 1008654976000\n",
      "\n",
      "Placement Analysis\n",
      "---------------------------------\n",
      "total displacement         77.2 u\n",
      "average displacement        0.0 u\n",
      "max displacement            1.9 u\n",
      "original HPWL          265622.0 u\n",
      "legalized HPWL         268909.8 u\n",
      "delta HPWL                    1 %\n",
      "\n",
      "Repair setup and hold violations...\n",
      "[INFO RSZ-0033] No hold violations found.\n",
      "Placement Analysis\n",
      "---------------------------------\n",
      "total displacement          0.0 u\n",
      "average displacement        0.0 u\n",
      "max displacement            0.0 u\n",
      "original HPWL          268909.8 u\n",
      "legalized HPWL         268909.8 u\n",
      "delta HPWL                    0 %\n",
      "\n",
      "\n",
      "==========================================================================\n",
      "cts final report_tns\n",
      "--------------------------------------------------------------------------\n",
      "tns 0.00\n",
      "\n",
      "==========================================================================\n",
      "cts final report_wns\n",
      "--------------------------------------------------------------------------\n",
      "wns 0.00\n",
      "\n",
      "==========================================================================\n",
      "cts final report_worst_slack\n",
      "--------------------------------------------------------------------------\n",
      "worst slack 2.05\n",
      "\n",
      "==========================================================================\n",
      "cts final report_clock_skew\n",
      "--------------------------------------------------------------------------\n",
      "Clock clock\n",
      "Latency      CRPR       Skew\n",
      "_24317_/CK ^\n",
      "   0.29\n",
      "_24305_/CK ^\n",
      "   0.23      0.00       0.06\n",
      "\n",
      "\n",
      "==========================================================================\n",
      "cts final report_checks -path_delay min\n",
      "--------------------------------------------------------------------------\n",
      "Startpoint: _24850_ (rising edge-triggered flip-flop clocked by clock)\n",
      "Endpoint: _24850_ (rising edge-triggered flip-flop clocked by clock)\n",
      "Path Group: clock\n",
      "Path Type: min\n",
      "\n",
      "Fanout     Cap    Slew   Delay    Time   Description\n",
      "-----------------------------------------------------------------------------\n",
      "                          0.00    0.00   clock clock (rise edge)\n",
      "                          0.00    0.00   clock source latency\n",
      "                  0.00    0.00    0.00 ^ clock (in)\n",
      "     1   57.72                           clock (net)\n",
      "                  0.02    0.02    0.02 ^ clkbuf_0_clock/A (BUF_X4)\n",
      "                  0.04    0.06    0.07 ^ clkbuf_0_clock/Z (BUF_X4)\n",
      "     4   64.19                           clknet_0_clock (net)\n",
      "                  0.04    0.01    0.08 ^ clkbuf_2_0_0_clock/A (BUF_X4)\n",
      "                  0.02    0.04    0.12 ^ clkbuf_2_0_0_clock/Z (BUF_X4)\n",
      "     2   31.93                           clknet_2_0_0_clock (net)\n",
      "                  0.02    0.00    0.12 ^ clkbuf_3_1__f_clock/A (BUF_X4)\n",
      "                  0.07    0.09    0.21 ^ clkbuf_3_1__f_clock/Z (BUF_X4)\n",
      "    13  115.07                           clknet_3_1__leaf_clock (net)\n",
      "                  0.07    0.00    0.21 ^ clkbuf_leaf_85_clock/A (BUF_X4)\n",
      "                  0.03    0.05    0.27 ^ clkbuf_leaf_85_clock/Z (BUF_X4)\n",
      "    21   42.75                           clknet_leaf_85_clock (net)\n",
      "                  0.03    0.00    0.27 ^ _24850_/CK (DFF_X2)\n",
      "                  0.01    0.08    0.35 ^ _24850_/QN (DFF_X2)\n",
      "     1    1.79                           _main_kernel_i0.Datapath_i.MUX_120_reg_4_0_0_0.in2[0] (net)\n",
      "                  0.01    0.00    0.35 ^ _20864_/A1 (AOI22_X1)\n",
      "                  0.01    0.01    0.36 v _20864_/ZN (AOI22_X1)\n",
      "     1    1.65                           _05964_ (net)\n",
      "                  0.01    0.00    0.36 v _20865_/A (INV_X1)\n",
      "                  0.01    0.01    0.37 ^ _20865_/ZN (INV_X1)\n",
      "     1    1.33                           _01390_ (net)\n",
      "                  0.01    0.00    0.37 ^ _24850_/D (DFF_X2)\n",
      "                                  0.37   data arrival time\n",
      "\n",
      "                          0.00    0.00   clock clock (rise edge)\n",
      "                          0.00    0.00   clock source latency\n",
      "                  0.00    0.00    0.00 ^ clock (in)\n",
      "     1   57.72                           clock (net)\n",
      "                  0.02    0.02    0.02 ^ clkbuf_0_clock/A (BUF_X4)\n",
      "                  0.04    0.06    0.07 ^ clkbuf_0_clock/Z (BUF_X4)\n",
      "     4   64.19                           clknet_0_clock (net)\n",
      "                  0.04    0.01    0.08 ^ clkbuf_2_0_0_clock/A (BUF_X4)\n",
      "                  0.02    0.04    0.12 ^ clkbuf_2_0_0_clock/Z (BUF_X4)\n",
      "     2   31.93                           clknet_2_0_0_clock (net)\n",
      "                  0.02    0.00    0.12 ^ clkbuf_3_1__f_clock/A (BUF_X4)\n",
      "                  0.07    0.09    0.21 ^ clkbuf_3_1__f_clock/Z (BUF_X4)\n",
      "    13  115.07                           clknet_3_1__leaf_clock (net)\n",
      "                  0.07    0.00    0.21 ^ clkbuf_leaf_85_clock/A (BUF_X4)\n",
      "                  0.03    0.05    0.27 ^ clkbuf_leaf_85_clock/Z (BUF_X4)\n",
      "    21   42.75                           clknet_leaf_85_clock (net)\n",
      "                  0.03    0.00    0.27 ^ _24850_/CK (DFF_X2)\n",
      "                          0.00    0.27   clock reconvergence pessimism\n",
      "                          0.01    0.28   library hold time\n",
      "                                  0.28   data required time\n",
      "-----------------------------------------------------------------------------\n",
      "                                  0.28   data required time\n",
      "                                 -0.37   data arrival time\n",
      "-----------------------------------------------------------------------------\n",
      "                                  0.09   slack (MET)\n",
      "\n",
      "\n",
      "\n",
      "==========================================================================\n",
      "cts final report_checks -path_delay max\n",
      "--------------------------------------------------------------------------\n",
      "Startpoint: _23725_ (rising edge-triggered flip-flop clocked by clock)\n",
      "Endpoint: _23687_ (rising edge-triggered flip-flop clocked by clock)\n",
      "Path Group: clock\n",
      "Path Type: max\n",
      "\n",
      "Fanout     Cap    Slew   Delay    Time   Description\n",
      "-----------------------------------------------------------------------------\n",
      "                          0.00    0.00   clock clock (rise edge)\n",
      "                          0.00    0.00   clock source latency\n",
      "                  0.00    0.00    0.00 ^ clock (in)\n",
      "     1   57.72                           clock (net)\n",
      "                  0.02    0.02    0.02 ^ clkbuf_0_clock/A (BUF_X4)\n",
      "                  0.04    0.06    0.07 ^ clkbuf_0_clock/Z (BUF_X4)\n",
      "     4   64.19                           clknet_0_clock (net)\n",
      "                  0.04    0.00    0.08 ^ clkbuf_2_2_0_clock/A (BUF_X4)\n",
      "                  0.02    0.04    0.11 ^ clkbuf_2_2_0_clock/Z (BUF_X4)\n",
      "     2   26.05                           clknet_2_2_0_clock (net)\n",
      "                  0.02    0.00    0.12 ^ clkbuf_3_5__f_clock/A (BUF_X4)\n",
      "                  0.04    0.06    0.18 ^ clkbuf_3_5__f_clock/Z (BUF_X4)\n",
      "     8   68.02                           clknet_3_5__leaf_clock (net)\n",
      "                  0.04    0.00    0.18 ^ clkbuf_opt_10_0_clock/A (BUF_X4)\n",
      "                  0.01    0.04    0.21 ^ clkbuf_opt_10_0_clock/Z (BUF_X4)\n",
      "     1   20.04                           clknet_opt_10_0_clock (net)\n",
      "                  0.01    0.00    0.22 ^ clkbuf_leaf_67_clock/A (BUF_X4)\n",
      "                  0.03    0.05    0.27 ^ clkbuf_leaf_67_clock/Z (BUF_X4)\n",
      "    30   56.33                           clknet_leaf_67_clock (net)\n",
      "                  0.03    0.00    0.27 ^ _23725_/CK (DFF_X2)\n",
      "                  0.10    0.21    0.48 ^ _23725_/Q (DFF_X2)\n",
      "    25   99.44                           _main_kernel_i0.Datapath_i.__float_mule8m23b_127nih_122_i0.in_port_b_REG.reg_out1[5] (net)\n",
      "                  0.12    0.05    0.52 ^ _17985_/A2 (NAND2_X1)\n",
      "                  0.03    0.03    0.55 v _17985_/ZN (NAND2_X1)\n",
      "     1    3.57                           _09276_ (net)\n",
      "                  0.03    0.00    0.55 v _22335_/B (FA_X1)\n",
      "                  0.01    0.13    0.68 ^ _22335_/S (FA_X1)\n",
      "     1    2.12                           _09279_ (net)\n",
      "                  0.01    0.00    0.68 ^ _18234_/A (INV_X1)\n",
      "                  0.01    0.01    0.69 v _18234_/ZN (INV_X1)\n",
      "     1    3.68                           _09362_ (net)\n",
      "                  0.01    0.00    0.69 v _22355_/B (FA_X1)\n",
      "                  0.01    0.12    0.81 ^ _22355_/S (FA_X1)\n",
      "     1    2.33                           _09365_ (net)\n",
      "                  0.01    0.00    0.81 ^ _19026_/A (INV_X1)\n",
      "                  0.01    0.01    0.82 v _19026_/ZN (INV_X1)\n",
      "     1    3.19                           _09449_ (net)\n",
      "                  0.01    0.00    0.82 v _22376_/CI (FA_X1)\n",
      "                  0.01    0.11    0.93 ^ _22376_/S (FA_X1)\n",
      "     1    2.43                           _09451_ (net)\n",
      "                  0.01    0.00    0.93 ^ _18255_/A (INV_X1)\n",
      "                  0.01    0.01    0.94 v _18255_/ZN (INV_X1)\n",
      "     1    4.09                           _09476_ (net)\n",
      "                  0.01    0.00    0.94 v _22382_/B (FA_X1)\n",
      "                  0.01    0.12    1.06 ^ _22382_/S (FA_X1)\n",
      "     1    2.15                           _09479_ (net)\n",
      "                  0.01    0.00    1.06 ^ _18258_/A (INV_X1)\n",
      "                  0.01    0.01    1.07 v _18258_/ZN (INV_X1)\n",
      "     1    3.82                           _09491_ (net)\n",
      "                  0.01    0.00    1.07 v _22386_/A (FA_X1)\n",
      "                  0.01    0.11    1.18 ^ _22386_/S (FA_X1)\n",
      "     1    2.10                           _09494_ (net)\n",
      "                  0.01    0.00    1.18 ^ _18259_/A (INV_X1)\n",
      "                  0.01    0.01    1.19 v _18259_/ZN (INV_X1)\n",
      "     1    3.27                           _09576_ (net)\n",
      "                  0.01    0.00    1.19 v _22406_/CI (FA_X1)\n",
      "                  0.02    0.09    1.28 v _22406_/S (FA_X1)\n",
      "     1    3.54                           _09578_ (net)\n",
      "                  0.02    0.00    1.28 v _22425_/CI (FA_X1)\n",
      "                  0.01    0.11    1.40 ^ _22425_/S (FA_X1)\n",
      "     1    2.34                           _09655_ (net)\n",
      "                  0.01    0.00    1.40 ^ _19047_/A (INV_X1)\n",
      "                  0.01    0.01    1.41 v _19047_/ZN (INV_X1)\n",
      "     1    3.48                           _11678_ (net)\n",
      "                  0.01    0.00    1.41 v _23020_/B (HA_X1)\n",
      "                  0.02    0.06    1.47 v _23020_/S (HA_X1)\n",
      "     3    7.86                           _11680_ (net)\n",
      "                  0.02    0.00    1.47 v _13769_/B2 (AOI21_X1)\n",
      "                  0.03    0.05    1.52 ^ _13769_/ZN (AOI21_X1)\n",
      "     1    3.98                           _06542_ (net)\n",
      "                  0.03    0.00    1.52 ^ _13770_/A (INV_X1)\n",
      "                  0.01    0.02    1.54 v _13770_/ZN (INV_X1)\n",
      "     2    3.98                           _06543_ (net)\n",
      "                  0.01    0.00    1.54 v _13771_/B1 (AOI21_X1)\n",
      "                  0.03    0.04    1.57 ^ _13771_/ZN (AOI21_X1)\n",
      "     1    3.69                           _06544_ (net)\n",
      "                  0.03    0.00    1.57 ^ _13773_/B1 (OAI21_X2)\n",
      "                  0.02    0.03    1.60 v _13773_/ZN (OAI21_X2)\n",
      "     2    8.31                           _06546_ (net)\n",
      "                  0.02    0.00    1.60 v _13778_/B2 (AOI221_X2)\n",
      "                  0.05    0.09    1.69 ^ _13778_/ZN (AOI221_X2)\n",
      "     2    6.81                           _06551_ (net)\n",
      "                  0.05    0.00    1.69 ^ _13789_/B1 (AOI21_X1)\n",
      "                  0.02    0.03    1.72 v _13789_/ZN (AOI21_X1)\n",
      "     1    4.42                           _06561_ (net)\n",
      "                  0.02    0.00    1.72 v _13798_/B1 (OAI22_X2)\n",
      "                  0.04    0.05    1.77 ^ _13798_/ZN (OAI22_X2)\n",
      "     2    6.93                           _10533_ (net)\n",
      "                  0.04    0.00    1.78 ^ _13802_/B1 (OAI21_X1)\n",
      "                  0.02    0.03    1.81 v _13802_/ZN (OAI21_X1)\n",
      "     2    5.93                           _06573_ (net)\n",
      "                  0.02    0.00    1.81 v _13805_/B2 (AOI221_X2)\n",
      "                  0.05    0.10    1.90 ^ _13805_/ZN (AOI221_X2)\n",
      "     2    7.16                           _10523_ (net)\n",
      "                  0.05    0.00    1.90 ^ _18569_/B2 (OAI21_X1)\n",
      "                  0.02    0.03    1.94 v _18569_/ZN (OAI21_X1)\n",
      "     1    4.16                           _10518_ (net)\n",
      "                  0.02    0.00    1.94 v _22631_/A (FA_X1)\n",
      "                  0.02    0.08    2.02 v _22631_/CO (FA_X1)\n",
      "     1    4.60                           _10521_ (net)\n",
      "                  0.02    0.00    2.02 v _13806_/B (XOR2_X2)\n",
      "                  0.01    0.06    2.08 v _13806_/Z (XOR2_X2)\n",
      "     1    4.08                           _06576_ (net)\n",
      "                  0.01    0.00    2.08 v _13808_/A (XNOR2_X2)\n",
      "                  0.06    0.07    2.15 ^ _13808_/ZN (XNOR2_X2)\n",
      "     6   20.21                           _06578_ (net)\n",
      "                  0.06    0.00    2.16 ^ wire298/A (BUF_X8)\n",
      "                  0.02    0.04    2.19 ^ wire298/Z (BUF_X8)\n",
      "    20   51.11                           net298 (net)\n",
      "                  0.02    0.01    2.20 ^ _13809_/A (INV_X8)\n",
      "                  0.01    0.01    2.22 v _13809_/ZN (INV_X8)\n",
      "    23   49.78                           _06579_ (net)\n",
      "                  0.01    0.00    2.22 v _15907_/A (AOI21_X1)\n",
      "                  0.02    0.04    2.26 ^ _15907_/ZN (AOI21_X1)\n",
      "     1    1.69                           _03541_ (net)\n",
      "                  0.02    0.00    2.26 ^ _15909_/A2 (OAI22_X1)\n",
      "                  0.01    0.03    2.28 v _15909_/ZN (OAI22_X1)\n",
      "     1    3.19                           _03543_ (net)\n",
      "                  0.01    0.00    2.28 v _15910_/A (INV_X2)\n",
      "                  0.02    0.03    2.31 ^ _15910_/ZN (INV_X2)\n",
      "     2   16.31                           _12255_ (net)\n",
      "                  0.02    0.00    2.31 ^ _23252_/A (HA_X1)\n",
      "                  0.01    0.04    2.35 ^ _23252_/CO (HA_X1)\n",
      "     1    3.74                           _12257_ (net)\n",
      "                  0.01    0.00    2.35 ^ _23253_/B (HA_X1)\n",
      "                  0.02    0.05    2.40 ^ _23253_/CO (HA_X1)\n",
      "     3    7.45                           _12259_ (net)\n",
      "                  0.02    0.00    2.40 ^ _13860_/A3 (AND4_X1)\n",
      "                  0.02    0.07    2.47 ^ _13860_/ZN (AND4_X1)\n",
      "     2    5.54                           _06612_ (net)\n",
      "                  0.02    0.00    2.47 ^ _13862_/A2 (NAND3_X2)\n",
      "                  0.02    0.03    2.50 v _13862_/ZN (NAND3_X2)\n",
      "     2    7.97                           _06614_ (net)\n",
      "                  0.02    0.00    2.50 v _13865_/A3 (NOR4_X4)\n",
      "                  0.06    0.10    2.60 ^ _13865_/ZN (NOR4_X4)\n",
      "     3   12.81                           _12272_ (net)\n",
      "                  0.06    0.00    2.60 ^ _13878_/A1 (NAND4_X4)\n",
      "                  0.03    0.04    2.64 v _13878_/ZN (NAND4_X4)\n",
      "     4   10.17                           _06629_ (net)\n",
      "                  0.03    0.00    2.64 v _13893_/A1 (NOR4_X2)\n",
      "                  0.06    0.07    2.71 ^ _13893_/ZN (NOR4_X2)\n",
      "     2    6.44                           _12289_ (net)\n",
      "                  0.06    0.00    2.71 ^ _13895_/A2 (AND3_X1)\n",
      "                  0.02    0.07    2.78 ^ _13895_/ZN (AND3_X1)\n",
      "     2    5.22                           _11908_ (net)\n",
      "                  0.02    0.00    2.78 ^ _13896_/A3 (AND3_X1)\n",
      "                  0.02    0.05    2.83 ^ _13896_/ZN (AND3_X1)\n",
      "     2    4.82                           _11905_ (net)\n",
      "                  0.02    0.00    2.83 ^ _13898_/A2 (AND3_X1)\n",
      "                  0.02    0.05    2.89 ^ _13898_/ZN (AND3_X1)\n",
      "     2    4.72                           _11902_ (net)\n",
      "                  0.02    0.00    2.89 ^ _13900_/A2 (AND3_X1)\n",
      "                  0.02    0.06    2.94 ^ _13900_/ZN (AND3_X1)\n",
      "     2    5.17                           _11899_ (net)\n",
      "                  0.02    0.00    2.94 ^ _23111_/A (HA_X1)\n",
      "                  0.03    0.06    3.00 ^ _23111_/S (HA_X1)\n",
      "     2    3.06                           _main_kernel_i0.Datapath_i.__float_mule8m23b_127nih_122_i0.Datapath_i.fu___float_mule8m23b_127nih_495390_495598.in1[30] (net)\n",
      "                  0.03    0.00    3.00 ^ _15883_/A2 (AND4_X1)\n",
      "                  0.01    0.06    3.06 ^ _15883_/ZN (AND4_X1)\n",
      "     1    1.24                           _03517_ (net)\n",
      "                  0.01    0.00    3.06 ^ _15884_/A2 (AND2_X1)\n",
      "                  0.01    0.03    3.09 ^ _15884_/ZN (AND2_X1)\n",
      "     1    1.80                           _03518_ (net)\n",
      "                  0.01    0.00    3.09 ^ _15885_/A4 (NAND4_X1)\n",
      "                  0.02    0.04    3.12 v _15885_/ZN (NAND4_X1)\n",
      "     2    3.32                           _03519_ (net)\n",
      "                  0.02    0.00    3.12 v _15916_/B1 (AOI22_X1)\n",
      "                  0.02    0.05    3.17 ^ _15916_/ZN (AOI22_X1)\n",
      "     1    1.78                           _03547_ (net)\n",
      "                  0.02    0.00    3.17 ^ _15917_/A2 (NAND2_X1)\n",
      "                  0.01    0.02    3.19 v _15917_/ZN (NAND2_X1)\n",
      "     1    1.75                           _03548_ (net)\n",
      "                  0.01    0.00    3.19 v _15918_/A2 (NAND2_X1)\n",
      "                  0.01    0.02    3.21 ^ _15918_/ZN (NAND2_X1)\n",
      "     1    1.73                           _main_kernel_i0.Datapath_i.__float_mule8m23b_127nih_122_i0.Datapath_i.fu___float_mule8m23b_127nih_495390_499355.out1[1] (net)\n",
      "                  0.01    0.00    3.21 ^ _23687_/D (DFF_X2)\n",
      "                                  3.21   data arrival time\n",
      "\n",
      "                          5.00    5.00   clock clock (rise edge)\n",
      "                          0.00    5.00   clock source latency\n",
      "                  0.00    0.00    5.00 ^ clock (in)\n",
      "     1   57.72                           clock (net)\n",
      "                  0.02    0.02    5.02 ^ clkbuf_0_clock/A (BUF_X4)\n",
      "                  0.04    0.06    5.07 ^ clkbuf_0_clock/Z (BUF_X4)\n",
      "     4   64.19                           clknet_0_clock (net)\n",
      "                  0.04    0.01    5.08 ^ clkbuf_2_3_0_clock/A (BUF_X4)\n",
      "                  0.02    0.04    5.12 ^ clkbuf_2_3_0_clock/Z (BUF_X4)\n",
      "     2   30.63                           clknet_2_3_0_clock (net)\n",
      "                  0.02    0.00    5.12 ^ clkbuf_3_6__f_clock/A (BUF_X4)\n",
      "                  0.06    0.08    5.20 ^ clkbuf_3_6__f_clock/Z (BUF_X4)\n",
      "    12   96.51                           clknet_3_6__leaf_clock (net)\n",
      "                  0.06    0.00    5.20 ^ clkbuf_opt_12_0_clock/A (BUF_X4)\n",
      "                  0.01    0.03    5.23 ^ clkbuf_opt_12_0_clock/Z (BUF_X4)\n",
      "     1   16.04                           clknet_opt_12_0_clock (net)\n",
      "                  0.01    0.00    5.24 ^ clkbuf_leaf_36_clock/A (BUF_X4)\n",
      "                  0.03    0.05    5.28 ^ clkbuf_leaf_36_clock/Z (BUF_X4)\n",
      "    25   45.41                           clknet_leaf_36_clock (net)\n",
      "                  0.03    0.00    5.28 ^ _23687_/CK (DFF_X2)\n",
      "                          0.00    5.28   clock reconvergence pessimism\n",
      "                         -0.03    5.25   library setup time\n",
      "                                  5.25   data required time\n",
      "-----------------------------------------------------------------------------\n",
      "                                  5.25   data required time\n",
      "                                 -3.21   data arrival time\n",
      "-----------------------------------------------------------------------------\n",
      "                                  2.05   slack (MET)\n",
      "\n",
      "\n",
      "\n",
      "==========================================================================\n",
      "cts final report_checks -unconstrained\n",
      "--------------------------------------------------------------------------\n",
      "Startpoint: _23725_ (rising edge-triggered flip-flop clocked by clock)\n",
      "Endpoint: _23687_ (rising edge-triggered flip-flop clocked by clock)\n",
      "Path Group: clock\n",
      "Path Type: max\n",
      "\n",
      "Fanout     Cap    Slew   Delay    Time   Description\n",
      "-----------------------------------------------------------------------------\n",
      "                          0.00    0.00   clock clock (rise edge)\n",
      "                          0.00    0.00   clock source latency\n",
      "                  0.00    0.00    0.00 ^ clock (in)\n",
      "     1   57.72                           clock (net)\n",
      "                  0.02    0.02    0.02 ^ clkbuf_0_clock/A (BUF_X4)\n",
      "                  0.04    0.06    0.07 ^ clkbuf_0_clock/Z (BUF_X4)\n",
      "     4   64.19                           clknet_0_clock (net)\n",
      "                  0.04    0.00    0.08 ^ clkbuf_2_2_0_clock/A (BUF_X4)\n",
      "                  0.02    0.04    0.11 ^ clkbuf_2_2_0_clock/Z (BUF_X4)\n",
      "     2   26.05                           clknet_2_2_0_clock (net)\n",
      "                  0.02    0.00    0.12 ^ clkbuf_3_5__f_clock/A (BUF_X4)\n",
      "                  0.04    0.06    0.18 ^ clkbuf_3_5__f_clock/Z (BUF_X4)\n",
      "     8   68.02                           clknet_3_5__leaf_clock (net)\n",
      "                  0.04    0.00    0.18 ^ clkbuf_opt_10_0_clock/A (BUF_X4)\n",
      "                  0.01    0.04    0.21 ^ clkbuf_opt_10_0_clock/Z (BUF_X4)\n",
      "     1   20.04                           clknet_opt_10_0_clock (net)\n",
      "                  0.01    0.00    0.22 ^ clkbuf_leaf_67_clock/A (BUF_X4)\n",
      "                  0.03    0.05    0.27 ^ clkbuf_leaf_67_clock/Z (BUF_X4)\n",
      "    30   56.33                           clknet_leaf_67_clock (net)\n",
      "                  0.03    0.00    0.27 ^ _23725_/CK (DFF_X2)\n",
      "                  0.10    0.21    0.48 ^ _23725_/Q (DFF_X2)\n",
      "    25   99.44                           _main_kernel_i0.Datapath_i.__float_mule8m23b_127nih_122_i0.in_port_b_REG.reg_out1[5] (net)\n",
      "                  0.12    0.05    0.52 ^ _17985_/A2 (NAND2_X1)\n",
      "                  0.03    0.03    0.55 v _17985_/ZN (NAND2_X1)\n",
      "     1    3.57                           _09276_ (net)\n",
      "                  0.03    0.00    0.55 v _22335_/B (FA_X1)\n",
      "                  0.01    0.13    0.68 ^ _22335_/S (FA_X1)\n",
      "     1    2.12                           _09279_ (net)\n",
      "                  0.01    0.00    0.68 ^ _18234_/A (INV_X1)\n",
      "                  0.01    0.01    0.69 v _18234_/ZN (INV_X1)\n",
      "     1    3.68                           _09362_ (net)\n",
      "                  0.01    0.00    0.69 v _22355_/B (FA_X1)\n",
      "                  0.01    0.12    0.81 ^ _22355_/S (FA_X1)\n",
      "     1    2.33                           _09365_ (net)\n",
      "                  0.01    0.00    0.81 ^ _19026_/A (INV_X1)\n",
      "                  0.01    0.01    0.82 v _19026_/ZN (INV_X1)\n",
      "     1    3.19                           _09449_ (net)\n",
      "                  0.01    0.00    0.82 v _22376_/CI (FA_X1)\n",
      "                  0.01    0.11    0.93 ^ _22376_/S (FA_X1)\n",
      "     1    2.43                           _09451_ (net)\n",
      "                  0.01    0.00    0.93 ^ _18255_/A (INV_X1)\n",
      "                  0.01    0.01    0.94 v _18255_/ZN (INV_X1)\n",
      "     1    4.09                           _09476_ (net)\n",
      "                  0.01    0.00    0.94 v _22382_/B (FA_X1)\n",
      "                  0.01    0.12    1.06 ^ _22382_/S (FA_X1)\n",
      "     1    2.15                           _09479_ (net)\n",
      "                  0.01    0.00    1.06 ^ _18258_/A (INV_X1)\n",
      "                  0.01    0.01    1.07 v _18258_/ZN (INV_X1)\n",
      "     1    3.82                           _09491_ (net)\n",
      "                  0.01    0.00    1.07 v _22386_/A (FA_X1)\n",
      "                  0.01    0.11    1.18 ^ _22386_/S (FA_X1)\n",
      "     1    2.10                           _09494_ (net)\n",
      "                  0.01    0.00    1.18 ^ _18259_/A (INV_X1)\n",
      "                  0.01    0.01    1.19 v _18259_/ZN (INV_X1)\n",
      "     1    3.27                           _09576_ (net)\n",
      "                  0.01    0.00    1.19 v _22406_/CI (FA_X1)\n",
      "                  0.02    0.09    1.28 v _22406_/S (FA_X1)\n",
      "     1    3.54                           _09578_ (net)\n",
      "                  0.02    0.00    1.28 v _22425_/CI (FA_X1)\n",
      "                  0.01    0.11    1.40 ^ _22425_/S (FA_X1)\n",
      "     1    2.34                           _09655_ (net)\n",
      "                  0.01    0.00    1.40 ^ _19047_/A (INV_X1)\n",
      "                  0.01    0.01    1.41 v _19047_/ZN (INV_X1)\n",
      "     1    3.48                           _11678_ (net)\n",
      "                  0.01    0.00    1.41 v _23020_/B (HA_X1)\n",
      "                  0.02    0.06    1.47 v _23020_/S (HA_X1)\n",
      "     3    7.86                           _11680_ (net)\n",
      "                  0.02    0.00    1.47 v _13769_/B2 (AOI21_X1)\n",
      "                  0.03    0.05    1.52 ^ _13769_/ZN (AOI21_X1)\n",
      "     1    3.98                           _06542_ (net)\n",
      "                  0.03    0.00    1.52 ^ _13770_/A (INV_X1)\n",
      "                  0.01    0.02    1.54 v _13770_/ZN (INV_X1)\n",
      "     2    3.98                           _06543_ (net)\n",
      "                  0.01    0.00    1.54 v _13771_/B1 (AOI21_X1)\n",
      "                  0.03    0.04    1.57 ^ _13771_/ZN (AOI21_X1)\n",
      "     1    3.69                           _06544_ (net)\n",
      "                  0.03    0.00    1.57 ^ _13773_/B1 (OAI21_X2)\n",
      "                  0.02    0.03    1.60 v _13773_/ZN (OAI21_X2)\n",
      "     2    8.31                           _06546_ (net)\n",
      "                  0.02    0.00    1.60 v _13778_/B2 (AOI221_X2)\n",
      "                  0.05    0.09    1.69 ^ _13778_/ZN (AOI221_X2)\n",
      "     2    6.81                           _06551_ (net)\n",
      "                  0.05    0.00    1.69 ^ _13789_/B1 (AOI21_X1)\n",
      "                  0.02    0.03    1.72 v _13789_/ZN (AOI21_X1)\n",
      "     1    4.42                           _06561_ (net)\n",
      "                  0.02    0.00    1.72 v _13798_/B1 (OAI22_X2)\n",
      "                  0.04    0.05    1.77 ^ _13798_/ZN (OAI22_X2)\n",
      "     2    6.93                           _10533_ (net)\n",
      "                  0.04    0.00    1.78 ^ _13802_/B1 (OAI21_X1)\n",
      "                  0.02    0.03    1.81 v _13802_/ZN (OAI21_X1)\n",
      "     2    5.93                           _06573_ (net)\n",
      "                  0.02    0.00    1.81 v _13805_/B2 (AOI221_X2)\n",
      "                  0.05    0.10    1.90 ^ _13805_/ZN (AOI221_X2)\n",
      "     2    7.16                           _10523_ (net)\n",
      "                  0.05    0.00    1.90 ^ _18569_/B2 (OAI21_X1)\n",
      "                  0.02    0.03    1.94 v _18569_/ZN (OAI21_X1)\n",
      "     1    4.16                           _10518_ (net)\n",
      "                  0.02    0.00    1.94 v _22631_/A (FA_X1)\n",
      "                  0.02    0.08    2.02 v _22631_/CO (FA_X1)\n",
      "     1    4.60                           _10521_ (net)\n",
      "                  0.02    0.00    2.02 v _13806_/B (XOR2_X2)\n",
      "                  0.01    0.06    2.08 v _13806_/Z (XOR2_X2)\n",
      "     1    4.08                           _06576_ (net)\n",
      "                  0.01    0.00    2.08 v _13808_/A (XNOR2_X2)\n",
      "                  0.06    0.07    2.15 ^ _13808_/ZN (XNOR2_X2)\n",
      "     6   20.21                           _06578_ (net)\n",
      "                  0.06    0.00    2.16 ^ wire298/A (BUF_X8)\n",
      "                  0.02    0.04    2.19 ^ wire298/Z (BUF_X8)\n",
      "    20   51.11                           net298 (net)\n",
      "                  0.02    0.01    2.20 ^ _13809_/A (INV_X8)\n",
      "                  0.01    0.01    2.22 v _13809_/ZN (INV_X8)\n",
      "    23   49.78                           _06579_ (net)\n",
      "                  0.01    0.00    2.22 v _15907_/A (AOI21_X1)\n",
      "                  0.02    0.04    2.26 ^ _15907_/ZN (AOI21_X1)\n",
      "     1    1.69                           _03541_ (net)\n",
      "                  0.02    0.00    2.26 ^ _15909_/A2 (OAI22_X1)\n",
      "                  0.01    0.03    2.28 v _15909_/ZN (OAI22_X1)\n",
      "     1    3.19                           _03543_ (net)\n",
      "                  0.01    0.00    2.28 v _15910_/A (INV_X2)\n",
      "                  0.02    0.03    2.31 ^ _15910_/ZN (INV_X2)\n",
      "     2   16.31                           _12255_ (net)\n",
      "                  0.02    0.00    2.31 ^ _23252_/A (HA_X1)\n",
      "                  0.01    0.04    2.35 ^ _23252_/CO (HA_X1)\n",
      "     1    3.74                           _12257_ (net)\n",
      "                  0.01    0.00    2.35 ^ _23253_/B (HA_X1)\n",
      "                  0.02    0.05    2.40 ^ _23253_/CO (HA_X1)\n",
      "     3    7.45                           _12259_ (net)\n",
      "                  0.02    0.00    2.40 ^ _13860_/A3 (AND4_X1)\n",
      "                  0.02    0.07    2.47 ^ _13860_/ZN (AND4_X1)\n",
      "     2    5.54                           _06612_ (net)\n",
      "                  0.02    0.00    2.47 ^ _13862_/A2 (NAND3_X2)\n",
      "                  0.02    0.03    2.50 v _13862_/ZN (NAND3_X2)\n",
      "     2    7.97                           _06614_ (net)\n",
      "                  0.02    0.00    2.50 v _13865_/A3 (NOR4_X4)\n",
      "                  0.06    0.10    2.60 ^ _13865_/ZN (NOR4_X4)\n",
      "     3   12.81                           _12272_ (net)\n",
      "                  0.06    0.00    2.60 ^ _13878_/A1 (NAND4_X4)\n",
      "                  0.03    0.04    2.64 v _13878_/ZN (NAND4_X4)\n",
      "     4   10.17                           _06629_ (net)\n",
      "                  0.03    0.00    2.64 v _13893_/A1 (NOR4_X2)\n",
      "                  0.06    0.07    2.71 ^ _13893_/ZN (NOR4_X2)\n",
      "     2    6.44                           _12289_ (net)\n",
      "                  0.06    0.00    2.71 ^ _13895_/A2 (AND3_X1)\n",
      "                  0.02    0.07    2.78 ^ _13895_/ZN (AND3_X1)\n",
      "     2    5.22                           _11908_ (net)\n",
      "                  0.02    0.00    2.78 ^ _13896_/A3 (AND3_X1)\n",
      "                  0.02    0.05    2.83 ^ _13896_/ZN (AND3_X1)\n",
      "     2    4.82                           _11905_ (net)\n",
      "                  0.02    0.00    2.83 ^ _13898_/A2 (AND3_X1)\n",
      "                  0.02    0.05    2.89 ^ _13898_/ZN (AND3_X1)\n",
      "     2    4.72                           _11902_ (net)\n",
      "                  0.02    0.00    2.89 ^ _13900_/A2 (AND3_X1)\n",
      "                  0.02    0.06    2.94 ^ _13900_/ZN (AND3_X1)\n",
      "     2    5.17                           _11899_ (net)\n",
      "                  0.02    0.00    2.94 ^ _23111_/A (HA_X1)\n",
      "                  0.03    0.06    3.00 ^ _23111_/S (HA_X1)\n",
      "     2    3.06                           _main_kernel_i0.Datapath_i.__float_mule8m23b_127nih_122_i0.Datapath_i.fu___float_mule8m23b_127nih_495390_495598.in1[30] (net)\n",
      "                  0.03    0.00    3.00 ^ _15883_/A2 (AND4_X1)\n",
      "                  0.01    0.06    3.06 ^ _15883_/ZN (AND4_X1)\n",
      "     1    1.24                           _03517_ (net)\n",
      "                  0.01    0.00    3.06 ^ _15884_/A2 (AND2_X1)\n",
      "                  0.01    0.03    3.09 ^ _15884_/ZN (AND2_X1)\n",
      "     1    1.80                           _03518_ (net)\n",
      "                  0.01    0.00    3.09 ^ _15885_/A4 (NAND4_X1)\n",
      "                  0.02    0.04    3.12 v _15885_/ZN (NAND4_X1)\n",
      "     2    3.32                           _03519_ (net)\n",
      "                  0.02    0.00    3.12 v _15916_/B1 (AOI22_X1)\n",
      "                  0.02    0.05    3.17 ^ _15916_/ZN (AOI22_X1)\n",
      "     1    1.78                           _03547_ (net)\n",
      "                  0.02    0.00    3.17 ^ _15917_/A2 (NAND2_X1)\n",
      "                  0.01    0.02    3.19 v _15917_/ZN (NAND2_X1)\n",
      "     1    1.75                           _03548_ (net)\n",
      "                  0.01    0.00    3.19 v _15918_/A2 (NAND2_X1)\n",
      "                  0.01    0.02    3.21 ^ _15918_/ZN (NAND2_X1)\n",
      "     1    1.73                           _main_kernel_i0.Datapath_i.__float_mule8m23b_127nih_122_i0.Datapath_i.fu___float_mule8m23b_127nih_495390_499355.out1[1] (net)\n",
      "                  0.01    0.00    3.21 ^ _23687_/D (DFF_X2)\n",
      "                                  3.21   data arrival time\n",
      "\n",
      "                          5.00    5.00   clock clock (rise edge)\n",
      "                          0.00    5.00   clock source latency\n",
      "                  0.00    0.00    5.00 ^ clock (in)\n",
      "     1   57.72                           clock (net)\n",
      "                  0.02    0.02    5.02 ^ clkbuf_0_clock/A (BUF_X4)\n",
      "                  0.04    0.06    5.07 ^ clkbuf_0_clock/Z (BUF_X4)\n",
      "     4   64.19                           clknet_0_clock (net)\n",
      "                  0.04    0.01    5.08 ^ clkbuf_2_3_0_clock/A (BUF_X4)\n",
      "                  0.02    0.04    5.12 ^ clkbuf_2_3_0_clock/Z (BUF_X4)\n",
      "     2   30.63                           clknet_2_3_0_clock (net)\n",
      "                  0.02    0.00    5.12 ^ clkbuf_3_6__f_clock/A (BUF_X4)\n",
      "                  0.06    0.08    5.20 ^ clkbuf_3_6__f_clock/Z (BUF_X4)\n",
      "    12   96.51                           clknet_3_6__leaf_clock (net)\n",
      "                  0.06    0.00    5.20 ^ clkbuf_opt_12_0_clock/A (BUF_X4)\n",
      "                  0.01    0.03    5.23 ^ clkbuf_opt_12_0_clock/Z (BUF_X4)\n",
      "     1   16.04                           clknet_opt_12_0_clock (net)\n",
      "                  0.01    0.00    5.24 ^ clkbuf_leaf_36_clock/A (BUF_X4)\n",
      "                  0.03    0.05    5.28 ^ clkbuf_leaf_36_clock/Z (BUF_X4)\n",
      "    25   45.41                           clknet_leaf_36_clock (net)\n",
      "                  0.03    0.00    5.28 ^ _23687_/CK (DFF_X2)\n",
      "                          0.00    5.28   clock reconvergence pessimism\n",
      "                         -0.03    5.25   library setup time\n",
      "                                  5.25   data required time\n",
      "-----------------------------------------------------------------------------\n",
      "                                  5.25   data required time\n",
      "                                 -3.21   data arrival time\n",
      "-----------------------------------------------------------------------------\n",
      "                                  2.05   slack (MET)\n",
      "\n",
      "\n",
      "\n",
      "==========================================================================\n",
      "cts final report_check_types -max_slew -max_cap -max_fanout -violators\n",
      "--------------------------------------------------------------------------\n",
      "\n",
      "==========================================================================\n",
      "cts final max_slew_check_slack\n",
      "--------------------------------------------------------------------------\n",
      "0.06922753900289536\n",
      "\n",
      "==========================================================================\n",
      "cts final max_slew_check_limit\n",
      "--------------------------------------------------------------------------\n",
      "0.1985349953174591\n",
      "\n",
      "==========================================================================\n",
      "cts final max_slew_check_slack_limit\n",
      "--------------------------------------------------------------------------\n",
      "0.3487\n",
      "\n",
      "==========================================================================\n",
      "cts final max_fanout_check_slack\n",
      "--------------------------------------------------------------------------\n",
      "1.0000000150474662e+30\n",
      "\n",
      "==========================================================================\n",
      "cts final max_fanout_check_limit\n",
      "--------------------------------------------------------------------------\n",
      "1.0000000150474662e+30\n",
      "\n",
      "==========================================================================\n",
      "cts final max_capacitance_check_slack\n",
      "--------------------------------------------------------------------------\n",
      "0.7420279383659363\n",
      "\n",
      "==========================================================================\n",
      "cts final max_capacitance_check_limit\n",
      "--------------------------------------------------------------------------\n",
      "60.577396392822266\n",
      "\n",
      "==========================================================================\n",
      "cts final max_capacitance_check_slack_limit\n",
      "--------------------------------------------------------------------------\n",
      "0.0122\n",
      "\n",
      "==========================================================================\n",
      "cts final max_slew_violation_count\n",
      "--------------------------------------------------------------------------\n",
      "max slew violation count 0\n",
      "\n",
      "==========================================================================\n",
      "cts final max_fanout_violation_count\n",
      "--------------------------------------------------------------------------\n",
      "max fanout violation count 0\n",
      "\n",
      "==========================================================================\n",
      "cts final max_cap_violation_count\n",
      "--------------------------------------------------------------------------\n",
      "max cap violation count 0\n",
      "\n",
      "==========================================================================\n",
      "cts final setup_violation_count\n",
      "--------------------------------------------------------------------------\n",
      "setup violation count 0\n",
      "\n",
      "==========================================================================\n",
      "cts final hold_violation_count\n",
      "--------------------------------------------------------------------------\n",
      "hold violation count 0\n",
      "\n",
      "==========================================================================\n",
      "cts final critical path delay\n",
      "--------------------------------------------------------------------------\n",
      "3.2059\n",
      "\n",
      "==========================================================================\n",
      "cts final critical path slack\n",
      "--------------------------------------------------------------------------\n",
      "2.0480\n",
      "\n",
      "==========================================================================\n",
      "cts final slack div critical path delay\n",
      "--------------------------------------------------------------------------\n",
      "63.882217\n",
      "\n",
      "==========================================================================\n",
      "cts final report_power\n",
      "--------------------------------------------------------------------------\n",
      "Group                  Internal  Switching    Leakage      Total\n",
      "                          Power      Power      Power      Power (Watts)\n",
      "----------------------------------------------------------------\n",
      "Sequential             2.14e-03   3.82e-04   1.71e-04   2.69e-03  39.4%\n",
      "Combinational          1.52e-03   2.20e-03   4.26e-04   4.15e-03  60.6%\n",
      "Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%\n",
      "Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%\n",
      "----------------------------------------------------------------\n",
      "Total                  3.66e-03   2.59e-03   5.97e-04   6.84e-03 100.0%\n",
      "                          53.5%      37.8%       8.7%\n",
      "\n",
      "==========================================================================\n",
      "cts final report_design_area\n",
      "--------------------------------------------------------------------------\n",
      "Design area 27736 u^2 11% utilization.\n",
      "Core area = 1008654976000\n",
      "\n",
      "Elapsed time: 0:14.59[h:]min:sec. CPU time: user 14.45 sys 0.14 (99%). Peak memory: 243036KB.\n",
      "(/usr/bin/time -f 'Elapsed time: %E[h:]min:sec. CPU time: user %U sys %S (%P). Peak memory: %MKB.' /opt/openroad/OpenROAD/bin/openroad -exit -no_init  /opt/openroad/openroad_flow_scripts/flow/scripts/fillcell.tcl -metrics /working_dir/HLS_output/Synthesis/bash_flow/openroad/logs/nangate45/main_kernel/base/4_2_cts_fillcell.json) 2>&1 | tee /working_dir/HLS_output/Synthesis/bash_flow/openroad/logs/nangate45/main_kernel/base/4_2_cts_fillcell.log\n",
      "OpenROAD c525def45ee16f937b86892ecf9afaa44ae0b1a5 \n",
      "This program is licensed under the BSD-3 license. See the LICENSE file for details.\n",
      "Components of this program may be licensed under more restrictive licenses which must be honored.\n",
      "[INFO DPL-0001] Placed 45575 filler instances.\n",
      "Elapsed time: 0:00.95[h:]min:sec. CPU time: user 0.83 sys 0.12 (99%). Peak memory: 210684KB.\n",
      "cp /working_dir/HLS_output/Synthesis/bash_flow/openroad/results/nangate45/main_kernel/base/4_2_cts_fillcell.odb /working_dir/HLS_output/Synthesis/bash_flow/openroad/results/nangate45/main_kernel/base/4_cts.odb\n",
      "(/usr/bin/time -f 'Elapsed time: %E[h:]min:sec. CPU time: user %U sys %S (%P). Peak memory: %MKB.' /opt/openroad/OpenROAD/bin/openroad -exit -no_init  /opt/openroad/openroad_flow_scripts/flow/scripts/global_route.tcl -metrics /working_dir/HLS_output/Synthesis/bash_flow/openroad/logs/nangate45/main_kernel/base/5_1_fastroute.json) 2>&1 | tee /working_dir/HLS_output/Synthesis/bash_flow/openroad/logs/nangate45/main_kernel/base/5_1_fastroute.log\n",
      "OpenROAD c525def45ee16f937b86892ecf9afaa44ae0b1a5 \n",
      "This program is licensed under the BSD-3 license. See the LICENSE file for details.\n",
      "Components of this program may be licensed under more restrictive licenses which must be honored.\n",
      "[INFO GRT-0020] Min routing layer: metal2\n",
      "[INFO GRT-0021] Max routing layer: metal10\n",
      "[INFO GRT-0022] Global adjustment: 0%\n",
      "[INFO GRT-0023] Grid origin: (0, 0)\n",
      "[INFO GRT-0043] No OR_DEFAULT vias defined.\n",
      "[INFO GRT-0088] Layer metal1  Track-Pitch = 0.1400  line-2-Via Pitch: 0.1350\n",
      "[INFO GRT-0088] Layer metal2  Track-Pitch = 0.1900  line-2-Via Pitch: 0.1400\n",
      "[INFO GRT-0088] Layer metal3  Track-Pitch = 0.1400  line-2-Via Pitch: 0.1400\n",
      "[INFO GRT-0088] Layer metal4  Track-Pitch = 0.2800  line-2-Via Pitch: 0.2800\n",
      "[INFO GRT-0088] Layer metal5  Track-Pitch = 0.2800  line-2-Via Pitch: 0.2800\n",
      "[INFO GRT-0088] Layer metal6  Track-Pitch = 0.2800  line-2-Via Pitch: 0.2800\n",
      "[INFO GRT-0088] Layer metal7  Track-Pitch = 0.8000  line-2-Via Pitch: 0.8000\n",
      "[INFO GRT-0088] Layer metal8  Track-Pitch = 0.8000  line-2-Via Pitch: 0.8000\n",
      "[INFO GRT-0088] Layer metal9  Track-Pitch = 1.6000  line-2-Via Pitch: 1.6000\n",
      "[INFO GRT-0088] Layer metal10 Track-Pitch = 1.6000  line-2-Via Pitch: 1.6000\n",
      "[INFO GRT-0019] Found 120 clock nets.\n",
      "[INFO GRT-0001] Minimum degree: 2\n",
      "[INFO GRT-0002] Maximum degree: 84\n",
      "[INFO GRT-0003] Macros: 0\n",
      "[INFO GRT-0004] Blockages: 0\n",
      "\n",
      "[INFO GRT-0053] Routing resources analysis:\n",
      "          Routing      Original      Derated      Resource\n",
      "Layer     Direction    Resources     Resources    Reduction (%)\n",
      "---------------------------------------------------------------\n",
      "metal1     Horizontal          0             0          0.00%\n",
      "metal2     Vertical       638891        118800          81.41%\n",
      "metal3     Horizontal     871215        235680          72.95%\n",
      "metal4     Vertical       406567        286347          29.57%\n",
      "metal5     Horizontal     406567        290640          28.51%\n",
      "metal6     Vertical       406567        290640          28.51%\n",
      "metal7     Horizontal     116162         53195          54.21%\n",
      "metal8     Vertical       116162         58320          49.79%\n",
      "metal9     Horizontal      58081           240          99.59%\n",
      "metal10    Vertical        58081           240          99.59%\n",
      "---------------------------------------------------------------\n",
      "\n",
      "[INFO GRT-0197] Via related to pin nodes: 67418\n",
      "[INFO GRT-0198] Via related Steiner nodes: 1843\n",
      "[INFO GRT-0199] Via filling finished.\n",
      "[INFO GRT-0111] Final number of vias: 83738\n",
      "[INFO GRT-0112] Final usage 3D: 412922\n",
      "\n",
      "[INFO GRT-0096] Final congestion report:\n",
      "Layer         Resource        Demand        Usage (%)    Max H / Max V / Total Overflow\n",
      "---------------------------------------------------------------------------------------\n",
      "metal1               0             0            0.00%             0 /  0 /  0\n",
      "metal2          118800         42169           35.50%             0 /  0 /  0\n",
      "metal3          235680         68893           29.23%             0 /  0 /  0\n",
      "metal4          286347         44212           15.44%             0 /  0 /  0\n",
      "metal5          290640          5933            2.04%             0 /  0 /  0\n",
      "metal6          290640           501            0.17%             0 /  0 /  0\n",
      "metal7           53195             0            0.00%             0 /  0 /  0\n",
      "metal8           58320             0            0.00%             0 /  0 /  0\n",
      "metal9             240             0            0.00%             0 /  0 /  0\n",
      "metal10            240             0            0.00%             0 /  0 /  0\n",
      "---------------------------------------------------------------------------------------\n",
      "Total          1334102        161708           12.12%             0 /  0 /  0\n",
      "\n",
      "[INFO GRT-0018] Total wirelength: 426316 um\n",
      "[INFO GRT-0014] Routed nets: 14523\n",
      "\n",
      "==========================================================================\n",
      "global route report_tns\n",
      "--------------------------------------------------------------------------\n",
      "tns 0.00\n",
      "\n",
      "==========================================================================\n",
      "global route report_wns\n",
      "--------------------------------------------------------------------------\n",
      "wns 0.00\n",
      "\n",
      "==========================================================================\n",
      "global route report_worst_slack\n",
      "--------------------------------------------------------------------------\n",
      "worst slack 2.01\n",
      "\n",
      "==========================================================================\n",
      "global route report_clock_skew\n",
      "--------------------------------------------------------------------------\n",
      "Clock clock\n",
      "Latency      CRPR       Skew\n",
      "_23863_/CK ^\n",
      "   0.29\n",
      "_23701_/CK ^\n",
      "   0.23      0.00       0.06\n",
      "\n",
      "\n",
      "==========================================================================\n",
      "global route report_checks -path_delay min\n",
      "--------------------------------------------------------------------------\n",
      "Startpoint: _24850_ (rising edge-triggered flip-flop clocked by clock)\n",
      "Endpoint: _24850_ (rising edge-triggered flip-flop clocked by clock)\n",
      "Path Group: clock\n",
      "Path Type: min\n",
      "\n",
      "Fanout     Cap    Slew   Delay    Time   Description\n",
      "-----------------------------------------------------------------------------\n",
      "                          0.00    0.00   clock clock (rise edge)\n",
      "                          0.00    0.00   clock source latency\n",
      "                  0.00    0.00    0.00 ^ clock (in)\n",
      "     1   51.93                           clock (net)\n",
      "                  0.04    0.03    0.03 ^ clkbuf_0_clock/A (BUF_X4)\n",
      "                  0.03    0.05    0.08 ^ clkbuf_0_clock/Z (BUF_X4)\n",
      "     4   58.05                           clknet_0_clock (net)\n",
      "                  0.04    0.01    0.10 ^ clkbuf_2_0_0_clock/A (BUF_X4)\n",
      "                  0.02    0.04    0.13 ^ clkbuf_2_0_0_clock/Z (BUF_X4)\n",
      "     2   22.60                           clknet_2_0_0_clock (net)\n",
      "                  0.02    0.00    0.13 ^ clkbuf_3_1__f_clock/A (BUF_X4)\n",
      "                  0.06    0.08    0.21 ^ clkbuf_3_1__f_clock/Z (BUF_X4)\n",
      "    13  102.66                           clknet_3_1__leaf_clock (net)\n",
      "                  0.06    0.01    0.22 ^ clkbuf_leaf_85_clock/A (BUF_X4)\n",
      "                  0.02    0.05    0.26 ^ clkbuf_leaf_85_clock/Z (BUF_X4)\n",
      "    21   35.05                           clknet_leaf_85_clock (net)\n",
      "                  0.02    0.00    0.26 ^ _24850_/CK (DFF_X2)\n",
      "                  0.01    0.08    0.34 ^ _24850_/QN (DFF_X2)\n",
      "     1    1.79                           _main_kernel_i0.Datapath_i.MUX_120_reg_4_0_0_0.in2[0] (net)\n",
      "                  0.01    0.00    0.34 ^ _20864_/A1 (AOI22_X1)\n",
      "                  0.01    0.01    0.36 v _20864_/ZN (AOI22_X1)\n",
      "     1    2.09                           _05964_ (net)\n",
      "                  0.01    0.00    0.36 v _20865_/A (INV_X1)\n",
      "                  0.01    0.01    0.37 ^ _20865_/ZN (INV_X1)\n",
      "     1    1.32                           _01390_ (net)\n",
      "                  0.01    0.00    0.37 ^ _24850_/D (DFF_X2)\n",
      "                                  0.37   data arrival time\n",
      "\n",
      "                          0.00    0.00   clock clock (rise edge)\n",
      "                          0.00    0.00   clock source latency\n",
      "                  0.00    0.00    0.00 ^ clock (in)\n",
      "     1   51.93                           clock (net)\n",
      "                  0.04    0.03    0.03 ^ clkbuf_0_clock/A (BUF_X4)\n",
      "                  0.03    0.05    0.08 ^ clkbuf_0_clock/Z (BUF_X4)\n",
      "     4   58.05                           clknet_0_clock (net)\n",
      "                  0.04    0.01    0.10 ^ clkbuf_2_0_0_clock/A (BUF_X4)\n",
      "                  0.02    0.04    0.13 ^ clkbuf_2_0_0_clock/Z (BUF_X4)\n",
      "     2   22.60                           clknet_2_0_0_clock (net)\n",
      "                  0.02    0.00    0.13 ^ clkbuf_3_1__f_clock/A (BUF_X4)\n",
      "                  0.06    0.08    0.21 ^ clkbuf_3_1__f_clock/Z (BUF_X4)\n",
      "    13  102.66                           clknet_3_1__leaf_clock (net)\n",
      "                  0.06    0.01    0.22 ^ clkbuf_leaf_85_clock/A (BUF_X4)\n",
      "                  0.02    0.05    0.26 ^ clkbuf_leaf_85_clock/Z (BUF_X4)\n",
      "    21   35.05                           clknet_leaf_85_clock (net)\n",
      "                  0.02    0.00    0.26 ^ _24850_/CK (DFF_X2)\n",
      "                          0.00    0.26   clock reconvergence pessimism\n",
      "                          0.01    0.27   library hold time\n",
      "                                  0.27   data required time\n",
      "-----------------------------------------------------------------------------\n",
      "                                  0.27   data required time\n",
      "                                 -0.37   data arrival time\n",
      "-----------------------------------------------------------------------------\n",
      "                                  0.09   slack (MET)\n",
      "\n",
      "\n",
      "\n",
      "==========================================================================\n",
      "global route report_checks -path_delay max\n",
      "--------------------------------------------------------------------------\n",
      "Startpoint: _23725_ (rising edge-triggered flip-flop clocked by clock)\n",
      "Endpoint: _23687_ (rising edge-triggered flip-flop clocked by clock)\n",
      "Path Group: clock\n",
      "Path Type: max\n",
      "\n",
      "Fanout     Cap    Slew   Delay    Time   Description\n",
      "-----------------------------------------------------------------------------\n",
      "                          0.00    0.00   clock clock (rise edge)\n",
      "                          0.00    0.00   clock source latency\n",
      "                  0.00    0.00    0.00 ^ clock (in)\n",
      "     1   51.93                           clock (net)\n",
      "                  0.04    0.03    0.03 ^ clkbuf_0_clock/A (BUF_X4)\n",
      "                  0.03    0.05    0.08 ^ clkbuf_0_clock/Z (BUF_X4)\n",
      "     4   58.05                           clknet_0_clock (net)\n",
      "                  0.03    0.01    0.09 ^ clkbuf_2_2_0_clock/A (BUF_X4)\n",
      "                  0.02    0.03    0.13 ^ clkbuf_2_2_0_clock/Z (BUF_X4)\n",
      "     2   23.56                           clknet_2_2_0_clock (net)\n",
      "                  0.02    0.00    0.13 ^ clkbuf_3_5__f_clock/A (BUF_X4)\n",
      "                  0.04    0.06    0.19 ^ clkbuf_3_5__f_clock/Z (BUF_X4)\n",
      "     8   63.71                           clknet_3_5__leaf_clock (net)\n",
      "                  0.04    0.00    0.19 ^ clkbuf_opt_10_0_clock/A (BUF_X4)\n",
      "                  0.01    0.03    0.22 ^ clkbuf_opt_10_0_clock/Z (BUF_X4)\n",
      "     1   18.96                           clknet_opt_10_0_clock (net)\n",
      "                  0.01    0.00    0.23 ^ clkbuf_leaf_67_clock/A (BUF_X4)\n",
      "                  0.03    0.05    0.27 ^ clkbuf_leaf_67_clock/Z (BUF_X4)\n",
      "    30   47.75                           clknet_leaf_67_clock (net)\n",
      "                  0.03    0.00    0.28 ^ _23725_/CK (DFF_X2)\n",
      "                  0.11    0.22    0.49 ^ _23725_/Q (DFF_X2)\n",
      "    25  104.35                           _main_kernel_i0.Datapath_i.__float_mule8m23b_127nih_122_i0.in_port_b_REG.reg_out1[5] (net)\n",
      "                  0.12    0.04    0.53 ^ _17985_/A2 (NAND2_X1)\n",
      "                  0.03    0.03    0.56 v _17985_/ZN (NAND2_X1)\n",
      "     1    3.62                           _09276_ (net)\n",
      "                  0.03    0.00    0.56 v _22335_/B (FA_X1)\n",
      "                  0.01    0.13    0.68 ^ _22335_/S (FA_X1)\n",
      "     1    2.24                           _09279_ (net)\n",
      "                  0.01    0.00    0.68 ^ _18234_/A (INV_X1)\n",
      "                  0.01    0.01    0.70 v _18234_/ZN (INV_X1)\n",
      "     1    3.70                           _09362_ (net)\n",
      "                  0.01    0.00    0.70 v _22355_/B (FA_X1)\n",
      "                  0.01    0.12    0.81 ^ _22355_/S (FA_X1)\n",
      "     1    2.30                           _09365_ (net)\n",
      "                  0.01    0.00    0.81 ^ _19026_/A (INV_X1)\n",
      "                  0.01    0.01    0.82 v _19026_/ZN (INV_X1)\n",
      "     1    3.20                           _09449_ (net)\n",
      "                  0.01    0.00    0.82 v _22376_/CI (FA_X1)\n",
      "                  0.01    0.11    0.94 ^ _22376_/S (FA_X1)\n",
      "     1    2.48                           _09451_ (net)\n",
      "                  0.01    0.00    0.94 ^ _18255_/A (INV_X1)\n",
      "                  0.01    0.01    0.95 v _18255_/ZN (INV_X1)\n",
      "     1    4.04                           _09476_ (net)\n",
      "                  0.01    0.00    0.95 v _22382_/B (FA_X1)\n",
      "                  0.01    0.12    1.07 ^ _22382_/S (FA_X1)\n",
      "     1    2.14                           _09479_ (net)\n",
      "                  0.01    0.00    1.07 ^ _18258_/A (INV_X1)\n",
      "                  0.01    0.01    1.08 v _18258_/ZN (INV_X1)\n",
      "     1    3.95                           _09491_ (net)\n",
      "                  0.01    0.00    1.08 v _22386_/A (FA_X1)\n",
      "                  0.01    0.11    1.19 ^ _22386_/S (FA_X1)\n",
      "     1    2.13                           _09494_ (net)\n",
      "                  0.01    0.00    1.19 ^ _18259_/A (INV_X1)\n",
      "                  0.01    0.01    1.20 v _18259_/ZN (INV_X1)\n",
      "     1    3.68                           _09576_ (net)\n",
      "                  0.01    0.00    1.20 v _22406_/CI (FA_X1)\n",
      "                  0.02    0.09    1.29 v _22406_/S (FA_X1)\n",
      "     1    3.66                           _09578_ (net)\n",
      "                  0.02    0.00    1.29 v _22425_/CI (FA_X1)\n",
      "                  0.01    0.11    1.41 ^ _22425_/S (FA_X1)\n",
      "     1    2.46                           _09655_ (net)\n",
      "                  0.01    0.00    1.41 ^ _19047_/A (INV_X1)\n",
      "                  0.01    0.01    1.42 v _19047_/ZN (INV_X1)\n",
      "     1    3.55                           _11678_ (net)\n",
      "                  0.01    0.00    1.42 v _23020_/B (HA_X1)\n",
      "                  0.02    0.07    1.48 v _23020_/S (HA_X1)\n",
      "     3    8.20                           _11680_ (net)\n",
      "                  0.02    0.00    1.48 v _13769_/B2 (AOI21_X1)\n",
      "                  0.03    0.05    1.53 ^ _13769_/ZN (AOI21_X1)\n",
      "     1    4.28                           _06542_ (net)\n",
      "                  0.03    0.00    1.53 ^ _13770_/A (INV_X1)\n",
      "                  0.01    0.02    1.55 v _13770_/ZN (INV_X1)\n",
      "     2    4.11                           _06543_ (net)\n",
      "                  0.01    0.00    1.55 v _13771_/B1 (AOI21_X1)\n",
      "                  0.03    0.04    1.59 ^ _13771_/ZN (AOI21_X1)\n",
      "     1    3.97                           _06544_ (net)\n",
      "                  0.03    0.00    1.59 ^ _13773_/B1 (OAI21_X2)\n",
      "                  0.02    0.03    1.61 v _13773_/ZN (OAI21_X2)\n",
      "     2    8.26                           _06546_ (net)\n",
      "                  0.02    0.00    1.61 v _13778_/B2 (AOI221_X2)\n",
      "                  0.05    0.09    1.71 ^ _13778_/ZN (AOI221_X2)\n",
      "     2    6.85                           _06551_ (net)\n",
      "                  0.05    0.00    1.71 ^ _13789_/B1 (AOI21_X1)\n",
      "                  0.02    0.03    1.74 v _13789_/ZN (AOI21_X1)\n",
      "     1    4.47                           _06561_ (net)\n",
      "                  0.02    0.00    1.74 v _13798_/B1 (OAI22_X2)\n",
      "                  0.04    0.05    1.79 ^ _13798_/ZN (OAI22_X2)\n",
      "     2    6.91                           _10533_ (net)\n",
      "                  0.04    0.00    1.79 ^ _13802_/B1 (OAI21_X1)\n",
      "                  0.02    0.03    1.82 v _13802_/ZN (OAI21_X1)\n",
      "     2    6.20                           _06573_ (net)\n",
      "                  0.02    0.00    1.82 v _13805_/B2 (AOI221_X2)\n",
      "                  0.05    0.10    1.92 ^ _13805_/ZN (AOI221_X2)\n",
      "     2    7.20                           _10523_ (net)\n",
      "                  0.05    0.00    1.92 ^ _18569_/B2 (OAI21_X1)\n",
      "                  0.02    0.03    1.96 v _18569_/ZN (OAI21_X1)\n",
      "     1    4.32                           _10518_ (net)\n",
      "                  0.02    0.00    1.96 v _22631_/A (FA_X1)\n",
      "                  0.02    0.09    2.04 v _22631_/CO (FA_X1)\n",
      "     1    4.92                           _10521_ (net)\n",
      "                  0.02    0.00    2.04 v _13806_/B (XOR2_X2)\n",
      "                  0.01    0.06    2.10 v _13806_/Z (XOR2_X2)\n",
      "     1    4.32                           _06576_ (net)\n",
      "                  0.01    0.00    2.10 v _13808_/A (XNOR2_X2)\n",
      "                  0.06    0.07    2.17 ^ _13808_/ZN (XNOR2_X2)\n",
      "     6   20.37                           _06578_ (net)\n",
      "                  0.06    0.00    2.18 ^ wire298/A (BUF_X8)\n",
      "                  0.02    0.04    2.21 ^ wire298/Z (BUF_X8)\n",
      "    20   51.89                           net298 (net)\n",
      "                  0.02    0.01    2.22 ^ _13809_/A (INV_X8)\n",
      "                  0.01    0.02    2.24 v _13809_/ZN (INV_X8)\n",
      "    23   50.34                           _06579_ (net)\n",
      "                  0.01    0.00    2.24 v _15907_/A (AOI21_X1)\n",
      "                  0.02    0.04    2.28 ^ _15907_/ZN (AOI21_X1)\n",
      "     1    1.79                           _03541_ (net)\n",
      "                  0.02    0.00    2.28 ^ _15909_/A2 (OAI22_X1)\n",
      "                  0.01    0.03    2.30 v _15909_/ZN (OAI22_X1)\n",
      "     1    3.19                           _03543_ (net)\n",
      "                  0.01    0.00    2.30 v _15910_/A (INV_X2)\n",
      "                  0.02    0.03    2.34 ^ _15910_/ZN (INV_X2)\n",
      "     2   19.06                           _12255_ (net)\n",
      "                  0.02    0.00    2.34 ^ _23252_/A (HA_X1)\n",
      "                  0.01    0.04    2.38 ^ _23252_/CO (HA_X1)\n",
      "     1    3.89                           _12257_ (net)\n",
      "                  0.01    0.00    2.38 ^ _23253_/B (HA_X1)\n",
      "                  0.02    0.05    2.43 ^ _23253_/CO (HA_X1)\n",
      "     3    7.53                           _12259_ (net)\n",
      "                  0.02    0.00    2.43 ^ _13860_/A3 (AND4_X1)\n",
      "                  0.02    0.07    2.50 ^ _13860_/ZN (AND4_X1)\n",
      "     2    5.95                           _06612_ (net)\n",
      "                  0.02    0.00    2.50 ^ _13862_/A2 (NAND3_X2)\n",
      "                  0.02    0.03    2.53 v _13862_/ZN (NAND3_X2)\n",
      "     2    8.36                           _06614_ (net)\n",
      "                  0.02    0.00    2.53 v _13865_/A3 (NOR4_X4)\n",
      "                  0.06    0.10    2.63 ^ _13865_/ZN (NOR4_X4)\n",
      "     3   13.03                           _12272_ (net)\n",
      "                  0.06    0.00    2.63 ^ _13878_/A1 (NAND4_X4)\n",
      "                  0.03    0.04    2.67 v _13878_/ZN (NAND4_X4)\n",
      "     4   10.54                           _06629_ (net)\n",
      "                  0.03    0.00    2.67 v _13893_/A1 (NOR4_X2)\n",
      "                  0.06    0.07    2.74 ^ _13893_/ZN (NOR4_X2)\n",
      "     2    6.63                           _12289_ (net)\n",
      "                  0.06    0.00    2.74 ^ _13895_/A2 (AND3_X1)\n",
      "                  0.02    0.07    2.81 ^ _13895_/ZN (AND3_X1)\n",
      "     2    5.69                           _11908_ (net)\n",
      "                  0.02    0.00    2.81 ^ _13896_/A3 (AND3_X1)\n",
      "                  0.02    0.05    2.87 ^ _13896_/ZN (AND3_X1)\n",
      "     2    4.94                           _11905_ (net)\n",
      "                  0.02    0.00    2.87 ^ _13898_/A2 (AND3_X1)\n",
      "                  0.02    0.05    2.92 ^ _13898_/ZN (AND3_X1)\n",
      "     2    5.04                           _11902_ (net)\n",
      "                  0.02    0.00    2.92 ^ _13900_/A2 (AND3_X1)\n",
      "                  0.02    0.06    2.98 ^ _13900_/ZN (AND3_X1)\n",
      "     2    5.25                           _11899_ (net)\n",
      "                  0.02    0.00    2.98 ^ _23111_/A (HA_X1)\n",
      "                  0.03    0.06    3.03 ^ _23111_/S (HA_X1)\n",
      "     2    3.01                           _main_kernel_i0.Datapath_i.__float_mule8m23b_127nih_122_i0.Datapath_i.fu___float_mule8m23b_127nih_495390_495598.in1[30] (net)\n",
      "                  0.03    0.00    3.03 ^ _15883_/A2 (AND4_X1)\n",
      "                  0.01    0.06    3.09 ^ _15883_/ZN (AND4_X1)\n",
      "     1    1.52                           _03517_ (net)\n",
      "                  0.01    0.00    3.09 ^ _15884_/A2 (AND2_X1)\n",
      "                  0.01    0.03    3.12 ^ _15884_/ZN (AND2_X1)\n",
      "     1    1.86                           _03518_ (net)\n",
      "                  0.01    0.00    3.12 ^ _15885_/A4 (NAND4_X1)\n",
      "                  0.02    0.04    3.16 v _15885_/ZN (NAND4_X1)\n",
      "     2    3.55                           _03519_ (net)\n",
      "                  0.02    0.00    3.16 v _15916_/B1 (AOI22_X1)\n",
      "                  0.03    0.05    3.21 ^ _15916_/ZN (AOI22_X1)\n",
      "     1    1.96                           _03547_ (net)\n",
      "                  0.03    0.00    3.21 ^ _15917_/A2 (NAND2_X1)\n",
      "                  0.01    0.02    3.23 v _15917_/ZN (NAND2_X1)\n",
      "     1    1.91                           _03548_ (net)\n",
      "                  0.01    0.00    3.23 v _15918_/A2 (NAND2_X1)\n",
      "                  0.01    0.02    3.25 ^ _15918_/ZN (NAND2_X1)\n",
      "     1    1.77                           _main_kernel_i0.Datapath_i.__float_mule8m23b_127nih_122_i0.Datapath_i.fu___float_mule8m23b_127nih_495390_499355.out1[1] (net)\n",
      "                  0.01    0.00    3.25 ^ _23687_/D (DFF_X2)\n",
      "                                  3.25   data arrival time\n",
      "\n",
      "                          5.00    5.00   clock clock (rise edge)\n",
      "                          0.00    5.00   clock source latency\n",
      "                  0.00    0.00    5.00 ^ clock (in)\n",
      "     1   51.93                           clock (net)\n",
      "                  0.04    0.03    5.03 ^ clkbuf_0_clock/A (BUF_X4)\n",
      "                  0.03    0.05    5.08 ^ clkbuf_0_clock/Z (BUF_X4)\n",
      "     4   58.05                           clknet_0_clock (net)\n",
      "                  0.04    0.01    5.09 ^ clkbuf_2_3_0_clock/A (BUF_X4)\n",
      "                  0.02    0.04    5.13 ^ clkbuf_2_3_0_clock/Z (BUF_X4)\n",
      "     2   28.08                           clknet_2_3_0_clock (net)\n",
      "                  0.02    0.00    5.14 ^ clkbuf_3_6__f_clock/A (BUF_X4)\n",
      "                  0.05    0.07    5.20 ^ clkbuf_3_6__f_clock/Z (BUF_X4)\n",
      "    12   83.95                           clknet_3_6__leaf_clock (net)\n",
      "                  0.05    0.01    5.21 ^ clkbuf_opt_12_0_clock/A (BUF_X4)\n",
      "                  0.01    0.03    5.24 ^ clkbuf_opt_12_0_clock/Z (BUF_X4)\n",
      "     1   15.49                           clknet_opt_12_0_clock (net)\n",
      "                  0.01    0.00    5.24 ^ clkbuf_leaf_36_clock/A (BUF_X4)\n",
      "                  0.02    0.04    5.29 ^ clkbuf_leaf_36_clock/Z (BUF_X4)\n",
      "    25   40.55                           clknet_leaf_36_clock (net)\n",
      "                  0.02    0.00    5.29 ^ _23687_/CK (DFF_X2)\n",
      "                          0.00    5.29   clock reconvergence pessimism\n",
      "                         -0.03    5.26   library setup time\n",
      "                                  5.26   data required time\n",
      "-----------------------------------------------------------------------------\n",
      "                                  5.26   data required time\n",
      "                                 -3.25   data arrival time\n",
      "-----------------------------------------------------------------------------\n",
      "                                  2.01   slack (MET)\n",
      "\n",
      "\n",
      "\n",
      "==========================================================================\n",
      "global route report_checks -unconstrained\n",
      "--------------------------------------------------------------------------\n",
      "Startpoint: _23725_ (rising edge-triggered flip-flop clocked by clock)\n",
      "Endpoint: _23687_ (rising edge-triggered flip-flop clocked by clock)\n",
      "Path Group: clock\n",
      "Path Type: max\n",
      "\n",
      "Fanout     Cap    Slew   Delay    Time   Description\n",
      "-----------------------------------------------------------------------------\n",
      "                          0.00    0.00   clock clock (rise edge)\n",
      "                          0.00    0.00   clock source latency\n",
      "                  0.00    0.00    0.00 ^ clock (in)\n",
      "     1   51.93                           clock (net)\n",
      "                  0.04    0.03    0.03 ^ clkbuf_0_clock/A (BUF_X4)\n",
      "                  0.03    0.05    0.08 ^ clkbuf_0_clock/Z (BUF_X4)\n",
      "     4   58.05                           clknet_0_clock (net)\n",
      "                  0.03    0.01    0.09 ^ clkbuf_2_2_0_clock/A (BUF_X4)\n",
      "                  0.02    0.03    0.13 ^ clkbuf_2_2_0_clock/Z (BUF_X4)\n",
      "     2   23.56                           clknet_2_2_0_clock (net)\n",
      "                  0.02    0.00    0.13 ^ clkbuf_3_5__f_clock/A (BUF_X4)\n",
      "                  0.04    0.06    0.19 ^ clkbuf_3_5__f_clock/Z (BUF_X4)\n",
      "     8   63.71                           clknet_3_5__leaf_clock (net)\n",
      "                  0.04    0.00    0.19 ^ clkbuf_opt_10_0_clock/A (BUF_X4)\n",
      "                  0.01    0.03    0.22 ^ clkbuf_opt_10_0_clock/Z (BUF_X4)\n",
      "     1   18.96                           clknet_opt_10_0_clock (net)\n",
      "                  0.01    0.00    0.23 ^ clkbuf_leaf_67_clock/A (BUF_X4)\n",
      "                  0.03    0.05    0.27 ^ clkbuf_leaf_67_clock/Z (BUF_X4)\n",
      "    30   47.75                           clknet_leaf_67_clock (net)\n",
      "                  0.03    0.00    0.28 ^ _23725_/CK (DFF_X2)\n",
      "                  0.11    0.22    0.49 ^ _23725_/Q (DFF_X2)\n",
      "    25  104.35                           _main_kernel_i0.Datapath_i.__float_mule8m23b_127nih_122_i0.in_port_b_REG.reg_out1[5] (net)\n",
      "                  0.12    0.04    0.53 ^ _17985_/A2 (NAND2_X1)\n",
      "                  0.03    0.03    0.56 v _17985_/ZN (NAND2_X1)\n",
      "     1    3.62                           _09276_ (net)\n",
      "                  0.03    0.00    0.56 v _22335_/B (FA_X1)\n",
      "                  0.01    0.13    0.68 ^ _22335_/S (FA_X1)\n",
      "     1    2.24                           _09279_ (net)\n",
      "                  0.01    0.00    0.68 ^ _18234_/A (INV_X1)\n",
      "                  0.01    0.01    0.70 v _18234_/ZN (INV_X1)\n",
      "     1    3.70                           _09362_ (net)\n",
      "                  0.01    0.00    0.70 v _22355_/B (FA_X1)\n",
      "                  0.01    0.12    0.81 ^ _22355_/S (FA_X1)\n",
      "     1    2.30                           _09365_ (net)\n",
      "                  0.01    0.00    0.81 ^ _19026_/A (INV_X1)\n",
      "                  0.01    0.01    0.82 v _19026_/ZN (INV_X1)\n",
      "     1    3.20                           _09449_ (net)\n",
      "                  0.01    0.00    0.82 v _22376_/CI (FA_X1)\n",
      "                  0.01    0.11    0.94 ^ _22376_/S (FA_X1)\n",
      "     1    2.48                           _09451_ (net)\n",
      "                  0.01    0.00    0.94 ^ _18255_/A (INV_X1)\n",
      "                  0.01    0.01    0.95 v _18255_/ZN (INV_X1)\n",
      "     1    4.04                           _09476_ (net)\n",
      "                  0.01    0.00    0.95 v _22382_/B (FA_X1)\n",
      "                  0.01    0.12    1.07 ^ _22382_/S (FA_X1)\n",
      "     1    2.14                           _09479_ (net)\n",
      "                  0.01    0.00    1.07 ^ _18258_/A (INV_X1)\n",
      "                  0.01    0.01    1.08 v _18258_/ZN (INV_X1)\n",
      "     1    3.95                           _09491_ (net)\n",
      "                  0.01    0.00    1.08 v _22386_/A (FA_X1)\n",
      "                  0.01    0.11    1.19 ^ _22386_/S (FA_X1)\n",
      "     1    2.13                           _09494_ (net)\n",
      "                  0.01    0.00    1.19 ^ _18259_/A (INV_X1)\n",
      "                  0.01    0.01    1.20 v _18259_/ZN (INV_X1)\n",
      "     1    3.68                           _09576_ (net)\n",
      "                  0.01    0.00    1.20 v _22406_/CI (FA_X1)\n",
      "                  0.02    0.09    1.29 v _22406_/S (FA_X1)\n",
      "     1    3.66                           _09578_ (net)\n",
      "                  0.02    0.00    1.29 v _22425_/CI (FA_X1)\n",
      "                  0.01    0.11    1.41 ^ _22425_/S (FA_X1)\n",
      "     1    2.46                           _09655_ (net)\n",
      "                  0.01    0.00    1.41 ^ _19047_/A (INV_X1)\n",
      "                  0.01    0.01    1.42 v _19047_/ZN (INV_X1)\n",
      "     1    3.55                           _11678_ (net)\n",
      "                  0.01    0.00    1.42 v _23020_/B (HA_X1)\n",
      "                  0.02    0.07    1.48 v _23020_/S (HA_X1)\n",
      "     3    8.20                           _11680_ (net)\n",
      "                  0.02    0.00    1.48 v _13769_/B2 (AOI21_X1)\n",
      "                  0.03    0.05    1.53 ^ _13769_/ZN (AOI21_X1)\n",
      "     1    4.28                           _06542_ (net)\n",
      "                  0.03    0.00    1.53 ^ _13770_/A (INV_X1)\n",
      "                  0.01    0.02    1.55 v _13770_/ZN (INV_X1)\n",
      "     2    4.11                           _06543_ (net)\n",
      "                  0.01    0.00    1.55 v _13771_/B1 (AOI21_X1)\n",
      "                  0.03    0.04    1.59 ^ _13771_/ZN (AOI21_X1)\n",
      "     1    3.97                           _06544_ (net)\n",
      "                  0.03    0.00    1.59 ^ _13773_/B1 (OAI21_X2)\n",
      "                  0.02    0.03    1.61 v _13773_/ZN (OAI21_X2)\n",
      "     2    8.26                           _06546_ (net)\n",
      "                  0.02    0.00    1.61 v _13778_/B2 (AOI221_X2)\n",
      "                  0.05    0.09    1.71 ^ _13778_/ZN (AOI221_X2)\n",
      "     2    6.85                           _06551_ (net)\n",
      "                  0.05    0.00    1.71 ^ _13789_/B1 (AOI21_X1)\n",
      "                  0.02    0.03    1.74 v _13789_/ZN (AOI21_X1)\n",
      "     1    4.47                           _06561_ (net)\n",
      "                  0.02    0.00    1.74 v _13798_/B1 (OAI22_X2)\n",
      "                  0.04    0.05    1.79 ^ _13798_/ZN (OAI22_X2)\n",
      "     2    6.91                           _10533_ (net)\n",
      "                  0.04    0.00    1.79 ^ _13802_/B1 (OAI21_X1)\n",
      "                  0.02    0.03    1.82 v _13802_/ZN (OAI21_X1)\n",
      "     2    6.20                           _06573_ (net)\n",
      "                  0.02    0.00    1.82 v _13805_/B2 (AOI221_X2)\n",
      "                  0.05    0.10    1.92 ^ _13805_/ZN (AOI221_X2)\n",
      "     2    7.20                           _10523_ (net)\n",
      "                  0.05    0.00    1.92 ^ _18569_/B2 (OAI21_X1)\n",
      "                  0.02    0.03    1.96 v _18569_/ZN (OAI21_X1)\n",
      "     1    4.32                           _10518_ (net)\n",
      "                  0.02    0.00    1.96 v _22631_/A (FA_X1)\n",
      "                  0.02    0.09    2.04 v _22631_/CO (FA_X1)\n",
      "     1    4.92                           _10521_ (net)\n",
      "                  0.02    0.00    2.04 v _13806_/B (XOR2_X2)\n",
      "                  0.01    0.06    2.10 v _13806_/Z (XOR2_X2)\n",
      "     1    4.32                           _06576_ (net)\n",
      "                  0.01    0.00    2.10 v _13808_/A (XNOR2_X2)\n",
      "                  0.06    0.07    2.17 ^ _13808_/ZN (XNOR2_X2)\n",
      "     6   20.37                           _06578_ (net)\n",
      "                  0.06    0.00    2.18 ^ wire298/A (BUF_X8)\n",
      "                  0.02    0.04    2.21 ^ wire298/Z (BUF_X8)\n",
      "    20   51.89                           net298 (net)\n",
      "                  0.02    0.01    2.22 ^ _13809_/A (INV_X8)\n",
      "                  0.01    0.02    2.24 v _13809_/ZN (INV_X8)\n",
      "    23   50.34                           _06579_ (net)\n",
      "                  0.01    0.00    2.24 v _15907_/A (AOI21_X1)\n",
      "                  0.02    0.04    2.28 ^ _15907_/ZN (AOI21_X1)\n",
      "     1    1.79                           _03541_ (net)\n",
      "                  0.02    0.00    2.28 ^ _15909_/A2 (OAI22_X1)\n",
      "                  0.01    0.03    2.30 v _15909_/ZN (OAI22_X1)\n",
      "     1    3.19                           _03543_ (net)\n",
      "                  0.01    0.00    2.30 v _15910_/A (INV_X2)\n",
      "                  0.02    0.03    2.34 ^ _15910_/ZN (INV_X2)\n",
      "     2   19.06                           _12255_ (net)\n",
      "                  0.02    0.00    2.34 ^ _23252_/A (HA_X1)\n",
      "                  0.01    0.04    2.38 ^ _23252_/CO (HA_X1)\n",
      "     1    3.89                           _12257_ (net)\n",
      "                  0.01    0.00    2.38 ^ _23253_/B (HA_X1)\n",
      "                  0.02    0.05    2.43 ^ _23253_/CO (HA_X1)\n",
      "     3    7.53                           _12259_ (net)\n",
      "                  0.02    0.00    2.43 ^ _13860_/A3 (AND4_X1)\n",
      "                  0.02    0.07    2.50 ^ _13860_/ZN (AND4_X1)\n",
      "     2    5.95                           _06612_ (net)\n",
      "                  0.02    0.00    2.50 ^ _13862_/A2 (NAND3_X2)\n",
      "                  0.02    0.03    2.53 v _13862_/ZN (NAND3_X2)\n",
      "     2    8.36                           _06614_ (net)\n",
      "                  0.02    0.00    2.53 v _13865_/A3 (NOR4_X4)\n",
      "                  0.06    0.10    2.63 ^ _13865_/ZN (NOR4_X4)\n",
      "     3   13.03                           _12272_ (net)\n",
      "                  0.06    0.00    2.63 ^ _13878_/A1 (NAND4_X4)\n",
      "                  0.03    0.04    2.67 v _13878_/ZN (NAND4_X4)\n",
      "     4   10.54                           _06629_ (net)\n",
      "                  0.03    0.00    2.67 v _13893_/A1 (NOR4_X2)\n",
      "                  0.06    0.07    2.74 ^ _13893_/ZN (NOR4_X2)\n",
      "     2    6.63                           _12289_ (net)\n",
      "                  0.06    0.00    2.74 ^ _13895_/A2 (AND3_X1)\n",
      "                  0.02    0.07    2.81 ^ _13895_/ZN (AND3_X1)\n",
      "     2    5.69                           _11908_ (net)\n",
      "                  0.02    0.00    2.81 ^ _13896_/A3 (AND3_X1)\n",
      "                  0.02    0.05    2.87 ^ _13896_/ZN (AND3_X1)\n",
      "     2    4.94                           _11905_ (net)\n",
      "                  0.02    0.00    2.87 ^ _13898_/A2 (AND3_X1)\n",
      "                  0.02    0.05    2.92 ^ _13898_/ZN (AND3_X1)\n",
      "     2    5.04                           _11902_ (net)\n",
      "                  0.02    0.00    2.92 ^ _13900_/A2 (AND3_X1)\n",
      "                  0.02    0.06    2.98 ^ _13900_/ZN (AND3_X1)\n",
      "     2    5.25                           _11899_ (net)\n",
      "                  0.02    0.00    2.98 ^ _23111_/A (HA_X1)\n",
      "                  0.03    0.06    3.03 ^ _23111_/S (HA_X1)\n",
      "     2    3.01                           _main_kernel_i0.Datapath_i.__float_mule8m23b_127nih_122_i0.Datapath_i.fu___float_mule8m23b_127nih_495390_495598.in1[30] (net)\n",
      "                  0.03    0.00    3.03 ^ _15883_/A2 (AND4_X1)\n",
      "                  0.01    0.06    3.09 ^ _15883_/ZN (AND4_X1)\n",
      "     1    1.52                           _03517_ (net)\n",
      "                  0.01    0.00    3.09 ^ _15884_/A2 (AND2_X1)\n",
      "                  0.01    0.03    3.12 ^ _15884_/ZN (AND2_X1)\n",
      "     1    1.86                           _03518_ (net)\n",
      "                  0.01    0.00    3.12 ^ _15885_/A4 (NAND4_X1)\n",
      "                  0.02    0.04    3.16 v _15885_/ZN (NAND4_X1)\n",
      "     2    3.55                           _03519_ (net)\n",
      "                  0.02    0.00    3.16 v _15916_/B1 (AOI22_X1)\n",
      "                  0.03    0.05    3.21 ^ _15916_/ZN (AOI22_X1)\n",
      "     1    1.96                           _03547_ (net)\n",
      "                  0.03    0.00    3.21 ^ _15917_/A2 (NAND2_X1)\n",
      "                  0.01    0.02    3.23 v _15917_/ZN (NAND2_X1)\n",
      "     1    1.91                           _03548_ (net)\n",
      "                  0.01    0.00    3.23 v _15918_/A2 (NAND2_X1)\n",
      "                  0.01    0.02    3.25 ^ _15918_/ZN (NAND2_X1)\n",
      "     1    1.77                           _main_kernel_i0.Datapath_i.__float_mule8m23b_127nih_122_i0.Datapath_i.fu___float_mule8m23b_127nih_495390_499355.out1[1] (net)\n",
      "                  0.01    0.00    3.25 ^ _23687_/D (DFF_X2)\n",
      "                                  3.25   data arrival time\n",
      "\n",
      "                          5.00    5.00   clock clock (rise edge)\n",
      "                          0.00    5.00   clock source latency\n",
      "                  0.00    0.00    5.00 ^ clock (in)\n",
      "     1   51.93                           clock (net)\n",
      "                  0.04    0.03    5.03 ^ clkbuf_0_clock/A (BUF_X4)\n",
      "                  0.03    0.05    5.08 ^ clkbuf_0_clock/Z (BUF_X4)\n",
      "     4   58.05                           clknet_0_clock (net)\n",
      "                  0.04    0.01    5.09 ^ clkbuf_2_3_0_clock/A (BUF_X4)\n",
      "                  0.02    0.04    5.13 ^ clkbuf_2_3_0_clock/Z (BUF_X4)\n",
      "     2   28.08                           clknet_2_3_0_clock (net)\n",
      "                  0.02    0.00    5.14 ^ clkbuf_3_6__f_clock/A (BUF_X4)\n",
      "                  0.05    0.07    5.20 ^ clkbuf_3_6__f_clock/Z (BUF_X4)\n",
      "    12   83.95                           clknet_3_6__leaf_clock (net)\n",
      "                  0.05    0.01    5.21 ^ clkbuf_opt_12_0_clock/A (BUF_X4)\n",
      "                  0.01    0.03    5.24 ^ clkbuf_opt_12_0_clock/Z (BUF_X4)\n",
      "     1   15.49                           clknet_opt_12_0_clock (net)\n",
      "                  0.01    0.00    5.24 ^ clkbuf_leaf_36_clock/A (BUF_X4)\n",
      "                  0.02    0.04    5.29 ^ clkbuf_leaf_36_clock/Z (BUF_X4)\n",
      "    25   40.55                           clknet_leaf_36_clock (net)\n",
      "                  0.02    0.00    5.29 ^ _23687_/CK (DFF_X2)\n",
      "                          0.00    5.29   clock reconvergence pessimism\n",
      "                         -0.03    5.26   library setup time\n",
      "                                  5.26   data required time\n",
      "-----------------------------------------------------------------------------\n",
      "                                  5.26   data required time\n",
      "                                 -3.25   data arrival time\n",
      "-----------------------------------------------------------------------------\n",
      "                                  2.01   slack (MET)\n",
      "\n",
      "\n",
      "\n",
      "==========================================================================\n",
      "global route report_check_types -max_slew -max_cap -max_fanout -violators\n",
      "--------------------------------------------------------------------------\n",
      "max capacitance\n",
      "\n",
      "Pin                                    Limit     Cap   Slack\n",
      "------------------------------------------------------------\n",
      "_23459_/CO                             60.58   65.10   -4.52 (VIOLATED)\n",
      "\n",
      "\n",
      "==========================================================================\n",
      "global route max_slew_check_slack\n",
      "--------------------------------------------------------------------------\n",
      "0.05608011409640312\n",
      "\n",
      "==========================================================================\n",
      "global route max_slew_check_limit\n",
      "--------------------------------------------------------------------------\n",
      "0.1985349953174591\n",
      "\n",
      "==========================================================================\n",
      "global route max_slew_check_slack_limit\n",
      "--------------------------------------------------------------------------\n",
      "0.2825\n",
      "\n",
      "==========================================================================\n",
      "global route max_fanout_check_slack\n",
      "--------------------------------------------------------------------------\n",
      "1.0000000150474662e+30\n",
      "\n",
      "==========================================================================\n",
      "global route max_fanout_check_limit\n",
      "--------------------------------------------------------------------------\n",
      "1.0000000150474662e+30\n",
      "\n",
      "==========================================================================\n",
      "global route max_capacitance_check_slack\n",
      "--------------------------------------------------------------------------\n",
      "-4.520852088928223\n",
      "\n",
      "==========================================================================\n",
      "global route max_capacitance_check_limit\n",
      "--------------------------------------------------------------------------\n",
      "60.577396392822266\n",
      "\n",
      "==========================================================================\n",
      "global route max_capacitance_check_slack_limit\n",
      "--------------------------------------------------------------------------\n",
      "-0.0746\n",
      "\n",
      "==========================================================================\n",
      "global route max_slew_violation_count\n",
      "--------------------------------------------------------------------------\n",
      "max slew violation count 0\n",
      "\n",
      "==========================================================================\n",
      "global route max_fanout_violation_count\n",
      "--------------------------------------------------------------------------\n",
      "max fanout violation count 0\n",
      "\n",
      "==========================================================================\n",
      "global route max_cap_violation_count\n",
      "--------------------------------------------------------------------------\n",
      "max cap violation count 1\n",
      "\n",
      "==========================================================================\n",
      "global route setup_violation_count\n",
      "--------------------------------------------------------------------------\n",
      "setup violation count 0\n",
      "\n",
      "==========================================================================\n",
      "global route hold_violation_count\n",
      "--------------------------------------------------------------------------\n",
      "hold violation count 0\n",
      "\n",
      "==========================================================================\n",
      "global route critical path delay\n",
      "--------------------------------------------------------------------------\n",
      "3.2453\n",
      "\n",
      "==========================================================================\n",
      "global route critical path slack\n",
      "--------------------------------------------------------------------------\n",
      "2.0142\n",
      "\n",
      "==========================================================================\n",
      "global route slack div critical path delay\n",
      "--------------------------------------------------------------------------\n",
      "62.065140\n",
      "\n",
      "==========================================================================\n",
      "global route report_power\n",
      "--------------------------------------------------------------------------\n",
      "Group                  Internal  Switching    Leakage      Total\n",
      "                          Power      Power      Power      Power (Watts)\n",
      "----------------------------------------------------------------\n",
      "Sequential             2.14e-03   3.93e-04   1.71e-04   2.70e-03  40.2%\n",
      "Combinational          1.51e-03   2.08e-03   4.26e-04   4.02e-03  59.8%\n",
      "Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%\n",
      "Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%\n",
      "----------------------------------------------------------------\n",
      "Total                  3.65e-03   2.48e-03   5.97e-04   6.72e-03 100.0%\n",
      "                          54.3%      36.8%       8.9%\n",
      "\n",
      "==========================================================================\n",
      "global route report_design_area\n",
      "--------------------------------------------------------------------------\n",
      "Design area 27736 u^2 11% utilization.\n",
      "Core area = 1008654976000\n",
      "\n",
      "\n",
      "==========================================================================\n",
      "check_antennas\n",
      "--------------------------------------------------------------------------\n",
      "[WARNING ANT-0011] -report_violating_nets is deprecated.\n",
      "[INFO GRT-0043] No OR_DEFAULT vias defined.\n",
      "[INFO ANT-0002] Found 0 net violations.\n",
      "[INFO ANT-0001] Found 0 pin violations.\n",
      "[INFO FLW-0007] clock clock period 5.000000\n",
      "[INFO FLW-0008] Clock clock period 2.837\n",
      "[INFO FLW-0009] Clock clock slack 2.014\n",
      "[INFO FLW-0011] Path endpoint count 3626\n",
      "Elapsed time: 0:08.42[h:]min:sec. CPU time: user 8.13 sys 0.29 (99%). Peak memory: 347296KB.\n",
      "(/usr/bin/time -f 'Elapsed time: %E[h:]min:sec. CPU time: user %U sys %S (%P). Peak memory: %MKB.' /opt/openroad/OpenROAD/bin/openroad -exit -no_init  /opt/openroad/openroad_flow_scripts/flow/scripts/detail_route.tcl -metrics /working_dir/HLS_output/Synthesis/bash_flow/openroad/logs/nangate45/main_kernel/base/5_2_TritonRoute.json) 2>&1 | tee /working_dir/HLS_output/Synthesis/bash_flow/openroad/logs/nangate45/main_kernel/base/5_2_TritonRoute.log\n",
      "OpenROAD c525def45ee16f937b86892ecf9afaa44ae0b1a5 \n",
      "This program is licensed under the BSD-3 license. See the LICENSE file for details.\n",
      "Components of this program may be licensed under more restrictive licenses which must be honored.\n",
      "[INFO ORD-0030] Using 64 thread(s).\n",
      "[INFO DRT-0149] Reading tech and libs.\n",
      "\n",
      "Units:                2000\n",
      "Number of layers:     21\n",
      "Number of macros:     135\n",
      "Number of vias:       27\n",
      "Number of viarulegen: 19\n",
      "\n",
      "[INFO DRT-0150] Reading design.\n",
      "\n",
      "Design:                   main_kernel\n",
      "Die area:                 ( 0 0 ) ( 1014460 1014460 )\n",
      "Number of track patterns: 20\n",
      "Number of DEF vias:       6\n",
      "Number of components:     59282\n",
      "Number of terminals:      310\n",
      "Number of snets:          2\n",
      "Number of nets:           16000\n",
      "\n",
      "[INFO DRT-0167] List of default vias:\n",
      "  Layer via1\n",
      "    default via: via1_7\n",
      "  Layer via2\n",
      "    default via: via2_5\n",
      "  Layer via3\n",
      "    default via: via3_2\n",
      "  Layer via4\n",
      "    default via: via4_0\n",
      "  Layer via5\n",
      "    default via: via5_0\n",
      "  Layer via6\n",
      "    default via: via6_0\n",
      "  Layer via7\n",
      "    default via: via7_0\n",
      "  Layer via8\n",
      "    default via: via8_0\n",
      "  Layer via9\n",
      "    default via: via9_0\n",
      "[INFO DRT-0162] Library cell analysis.\n",
      "[INFO DRT-0163] Instance analysis.\n",
      "  Complete 10000 instances.\n",
      "  Complete 20000 instances.\n",
      "  Complete 30000 instances.\n",
      "  Complete 40000 instances.\n",
      "  Complete 50000 instances.\n",
      "[INFO DRT-0164] Number of unique instances = 169.\n",
      "[INFO DRT-0168] Init region query.\n",
      "[INFO DRT-0018]   Complete 10000 insts.\n",
      "[INFO DRT-0018]   Complete 20000 insts.\n",
      "[INFO DRT-0018]   Complete 30000 insts.\n",
      "[INFO DRT-0018]   Complete 40000 insts.\n",
      "[INFO DRT-0018]   Complete 50000 insts.\n",
      "[INFO DRT-0024]   Complete active.\n",
      "[INFO DRT-0024]   Complete FR_VIA.\n",
      "[INFO DRT-0024]   Complete metal1.\n",
      "[INFO DRT-0024]   Complete via1.\n",
      "[INFO DRT-0024]   Complete metal2.\n",
      "[INFO DRT-0024]   Complete via2.\n",
      "[INFO DRT-0024]   Complete metal3.\n",
      "[INFO DRT-0024]   Complete via3.\n",
      "[INFO DRT-0024]   Complete metal4.\n",
      "[INFO DRT-0024]   Complete via4.\n",
      "[INFO DRT-0024]   Complete metal5.\n",
      "[INFO DRT-0024]   Complete via5.\n",
      "[INFO DRT-0024]   Complete metal6.\n",
      "[INFO DRT-0024]   Complete via6.\n",
      "[INFO DRT-0024]   Complete metal7.\n",
      "[INFO DRT-0024]   Complete via7.\n",
      "[INFO DRT-0024]   Complete metal8.\n",
      "[INFO DRT-0024]   Complete via8.\n",
      "[INFO DRT-0024]   Complete metal9.\n",
      "[INFO DRT-0024]   Complete via9.\n",
      "[INFO DRT-0024]   Complete metal10.\n",
      "[INFO DRT-0033] active shape region query size = 0.\n",
      "[INFO DRT-0033] FR_VIA shape region query size = 0.\n",
      "[INFO DRT-0033] metal1 shape region query size = 392890.\n",
      "[INFO DRT-0033] via1 shape region query size = 9693.\n",
      "[INFO DRT-0033] metal2 shape region query size = 6622.\n",
      "[INFO DRT-0033] via2 shape region query size = 9693.\n",
      "[INFO DRT-0033] metal3 shape region query size = 6612.\n",
      "[INFO DRT-0033] via3 shape region query size = 9693.\n",
      "[INFO DRT-0033] metal4 shape region query size = 3474.\n",
      "[INFO DRT-0033] via4 shape region query size = 2250.\n",
      "[INFO DRT-0033] metal5 shape region query size = 450.\n",
      "[INFO DRT-0033] via5 shape region query size = 2250.\n",
      "[INFO DRT-0033] metal6 shape region query size = 450.\n",
      "[INFO DRT-0033] via6 shape region query size = 900.\n",
      "[INFO DRT-0033] metal7 shape region query size = 250.\n",
      "[INFO DRT-0033] via7 shape region query size = 0.\n",
      "[INFO DRT-0033] metal8 shape region query size = 0.\n",
      "[INFO DRT-0033] via8 shape region query size = 0.\n",
      "[INFO DRT-0033] metal9 shape region query size = 0.\n",
      "[INFO DRT-0033] via9 shape region query size = 0.\n",
      "[INFO DRT-0033] metal10 shape region query size = 0.\n",
      "[INFO DRT-0165] Start pin access.\n",
      "[INFO DRT-0076]   Complete 100 pins.\n",
      "[INFO DRT-0076]   Complete 200 pins.\n",
      "[INFO DRT-0076]   Complete 300 pins.\n",
      "[INFO DRT-0076]   Complete 400 pins.\n",
      "[INFO DRT-0076]   Complete 500 pins.\n",
      "[INFO DRT-0078]   Complete 587 pins.\n",
      "[INFO DRT-0079]   Complete 100 unique inst patterns.\n",
      "[INFO DRT-0081]   Complete 153 unique inst patterns.\n",
      "[INFO DRT-0082]   Complete 1000 groups.\n",
      "[INFO DRT-0082]   Complete 2000 groups.\n",
      "[INFO DRT-0082]   Complete 3000 groups.\n",
      "[INFO DRT-0082]   Complete 4000 groups.\n",
      "[INFO DRT-0082]   Complete 5000 groups.\n",
      "[INFO DRT-0082]   Complete 6000 groups.\n",
      "[INFO DRT-0082]   Complete 7000 groups.\n",
      "[INFO DRT-0082]   Complete 8000 groups.\n",
      "[INFO DRT-0082]   Complete 9000 groups.\n",
      "[INFO DRT-0084]   Complete 9135 groups.\n",
      "#scanned instances     = 59282\n",
      "#unique  instances     = 169\n",
      "#stdCellGenAp          = 5713\n",
      "#stdCellValidPlanarAp  = 0\n",
      "#stdCellValidViaAp     = 3886\n",
      "#stdCellPinNoAp        = 0\n",
      "#stdCellPinCnt         = 44304\n",
      "#instTermValidViaApCnt = 0\n",
      "#macroGenAp            = 0\n",
      "#macroValidPlanarAp    = 0\n",
      "#macroValidViaAp       = 0\n",
      "#macroNoAp             = 0\n",
      "[INFO DRT-0166] Complete pin access.\n",
      "[INFO DRT-0267] cpu time = 00:00:30, elapsed time = 00:00:00, memory = 261.27 (MB), peak = 262.74 (MB)\n",
      "[INFO DRT-0156] guideIn read 100000 guides.\n",
      "\n",
      "Number of guides:     113967\n",
      "\n",
      "[INFO DRT-0169] Post process guides.\n",
      "[INFO DRT-0176] GCELLGRID X 0 DO 241 STEP 4200 ;\n",
      "[INFO DRT-0177] GCELLGRID Y 0 DO 241 STEP 4200 ;\n",
      "[INFO DRT-0026]   Complete 10000 origin guides.\n",
      "[INFO DRT-0026]   Complete 20000 origin guides.\n",
      "[INFO DRT-0026]   Complete 30000 origin guides.\n",
      "[INFO DRT-0026]   Complete 40000 origin guides.\n",
      "[INFO DRT-0026]   Complete 50000 origin guides.\n",
      "[INFO DRT-0026]   Complete 60000 origin guides.\n",
      "[INFO DRT-0026]   Complete 70000 origin guides.\n",
      "[INFO DRT-0026]   Complete 80000 origin guides.\n",
      "[INFO DRT-0026]   Complete 90000 origin guides.\n",
      "[INFO DRT-0027]   Complete 100000 origin guides.\n",
      "[INFO DRT-0028]   Complete active.\n",
      "[INFO DRT-0028]   Complete FR_VIA.\n",
      "[INFO DRT-0028]   Complete metal1.\n",
      "[INFO DRT-0028]   Complete via1.\n",
      "[INFO DRT-0028]   Complete metal2.\n",
      "[INFO DRT-0028]   Complete via2.\n",
      "[INFO DRT-0028]   Complete metal3.\n",
      "[INFO DRT-0028]   Complete via3.\n",
      "[INFO DRT-0028]   Complete metal4.\n",
      "[INFO DRT-0028]   Complete via4.\n",
      "[INFO DRT-0028]   Complete metal5.\n",
      "[INFO DRT-0028]   Complete via5.\n",
      "[INFO DRT-0028]   Complete metal6.\n",
      "[INFO DRT-0028]   Complete via6.\n",
      "[INFO DRT-0028]   Complete metal7.\n",
      "[INFO DRT-0028]   Complete via7.\n",
      "[INFO DRT-0028]   Complete metal8.\n",
      "[INFO DRT-0028]   Complete via8.\n",
      "[INFO DRT-0028]   Complete metal9.\n",
      "[INFO DRT-0028]   Complete via9.\n",
      "[INFO DRT-0028]   Complete metal10.\n",
      "  complete 10000 nets.\n",
      "[INFO DRT-0178] Init guide query.\n",
      "[INFO DRT-0029]   Complete 10000 nets (guide).\n",
      "[INFO DRT-0035]   Complete active (guide).\n",
      "[INFO DRT-0035]   Complete FR_VIA (guide).\n",
      "[INFO DRT-0035]   Complete metal1 (guide).\n",
      "[INFO DRT-0035]   Complete via1 (guide).\n",
      "[INFO DRT-0035]   Complete metal2 (guide).\n",
      "[INFO DRT-0035]   Complete via2 (guide).\n",
      "[INFO DRT-0035]   Complete metal3 (guide).\n",
      "[INFO DRT-0035]   Complete via3 (guide).\n",
      "[INFO DRT-0035]   Complete metal4 (guide).\n",
      "[INFO DRT-0035]   Complete via4 (guide).\n",
      "[INFO DRT-0035]   Complete metal5 (guide).\n",
      "[INFO DRT-0035]   Complete via5 (guide).\n",
      "[INFO DRT-0035]   Complete metal6 (guide).\n",
      "[INFO DRT-0035]   Complete via6 (guide).\n",
      "[INFO DRT-0035]   Complete metal7 (guide).\n",
      "[INFO DRT-0035]   Complete via7 (guide).\n",
      "[INFO DRT-0035]   Complete metal8 (guide).\n",
      "[INFO DRT-0035]   Complete via8 (guide).\n",
      "[INFO DRT-0035]   Complete metal9 (guide).\n",
      "[INFO DRT-0035]   Complete via9 (guide).\n",
      "[INFO DRT-0035]   Complete metal10 (guide).\n",
      "[INFO DRT-0036] active guide region query size = 0.\n",
      "[INFO DRT-0036] FR_VIA guide region query size = 0.\n",
      "[INFO DRT-0036] metal1 guide region query size = 38898.\n",
      "[INFO DRT-0036] via1 guide region query size = 0.\n",
      "[INFO DRT-0036] metal2 guide region query size = 34454.\n",
      "[INFO DRT-0036] via2 guide region query size = 0.\n",
      "[INFO DRT-0036] metal3 guide region query size = 22211.\n",
      "[INFO DRT-0036] via3 guide region query size = 0.\n",
      "[INFO DRT-0036] metal4 guide region query size = 5234.\n",
      "[INFO DRT-0036] via4 guide region query size = 0.\n",
      "[INFO DRT-0036] metal5 guide region query size = 527.\n",
      "[INFO DRT-0036] via5 guide region query size = 0.\n",
      "[INFO DRT-0036] metal6 guide region query size = 23.\n",
      "[INFO DRT-0036] via6 guide region query size = 0.\n",
      "[INFO DRT-0036] metal7 guide region query size = 0.\n",
      "[INFO DRT-0036] via7 guide region query size = 0.\n",
      "[INFO DRT-0036] metal8 guide region query size = 0.\n",
      "[INFO DRT-0036] via8 guide region query size = 0.\n",
      "[INFO DRT-0036] metal9 guide region query size = 0.\n",
      "[INFO DRT-0036] via9 guide region query size = 0.\n",
      "[INFO DRT-0036] metal10 guide region query size = 0.\n",
      "[INFO DRT-0179] Init gr pin query.\n",
      "[INFO DRT-0185] Post process initialize RPin region query.\n",
      "[INFO DRT-0181] Start track assignment.\n",
      "[INFO DRT-0184] Done with 39711 vertical wires in 5 frboxes and 61636 horizontal wires in 5 frboxes.\n",
      "[INFO DRT-0186] Done with 5436 vertical wires in 5 frboxes and 12594 horizontal wires in 5 frboxes.\n",
      "[INFO DRT-0182] Complete track assignment.\n",
      "[INFO DRT-0267] cpu time = 00:00:12, elapsed time = 00:00:02, memory = 582.00 (MB), peak = 582.00 (MB)\n",
      "[INFO DRT-0187] Start routing data preparation.\n",
      "[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 582.00 (MB), peak = 582.00 (MB)\n",
      "[INFO DRT-0194] Start detail routing.\n",
      "[INFO DRT-0195] Start 0th optimization iteration.\n",
      "    Completing 10% with 0 violations.\n",
      "    elapsed time = 00:00:00, memory = 989.54 (MB).\n",
      "    Completing 20% with 0 violations.\n",
      "    elapsed time = 00:00:00, memory = 1168.62 (MB).\n",
      "    Completing 30% with 105 violations.\n",
      "    elapsed time = 00:00:02, memory = 1230.59 (MB).\n",
      "    Completing 40% with 105 violations.\n",
      "    elapsed time = 00:00:02, memory = 1263.18 (MB).\n",
      "    Completing 50% with 105 violations.\n",
      "    elapsed time = 00:00:02, memory = 1294.14 (MB).\n",
      "    Completing 60% with 239 violations.\n",
      "    elapsed time = 00:00:03, memory = 1336.97 (MB).\n",
      "    Completing 70% with 239 violations.\n",
      "    elapsed time = 00:00:03, memory = 1347.51 (MB).\n",
      "    Completing 80% with 376 violations.\n",
      "    elapsed time = 00:00:05, memory = 1404.58 (MB).\n",
      "    Completing 90% with 376 violations.\n",
      "    elapsed time = 00:00:05, memory = 1413.95 (MB).\n",
      "    Completing 100% with 550 violations.\n",
      "    elapsed time = 00:00:06, memory = 1434.34 (MB).\n",
      "[INFO DRT-0199]   Number of violations = 2593.\n",
      "[INFO DRT-0267] cpu time = 00:02:53, elapsed time = 00:00:06, memory = 1944.08 (MB), peak = 1944.08 (MB)\n",
      "Total wire length = 334560 um.\n",
      "Total wire length on LAYER metal1 = 0 um.\n",
      "Total wire length on LAYER metal2 = 91431 um.\n",
      "Total wire length on LAYER metal3 = 141780 um.\n",
      "Total wire length on LAYER metal4 = 88494 um.\n",
      "Total wire length on LAYER metal5 = 11809 um.\n",
      "Total wire length on LAYER metal6 = 1044 um.\n",
      "Total wire length on LAYER metal7 = 0 um.\n",
      "Total wire length on LAYER metal8 = 0 um.\n",
      "Total wire length on LAYER metal9 = 0 um.\n",
      "Total wire length on LAYER metal10 = 0 um.\n",
      "Total number of vias = 90419.\n",
      "Up-via summary (total 90419):.\n",
      "\n",
      "----------------\n",
      " active        0\n",
      " metal1    42832\n",
      " metal2    38669\n",
      " metal3     8039\n",
      " metal4      835\n",
      " metal5       44\n",
      " metal6        0\n",
      " metal7        0\n",
      " metal8        0\n",
      " metal9        0\n",
      "----------------\n",
      "           90419\n",
      "\n",
      "\n",
      "[INFO DRT-0195] Start 1st optimization iteration.\n",
      "    Completing 10% with 2593 violations.\n",
      "    elapsed time = 00:00:00, memory = 1958.80 (MB).\n",
      "    Completing 20% with 2593 violations.\n",
      "    elapsed time = 00:00:00, memory = 1965.24 (MB).\n",
      "    Completing 30% with 1924 violations.\n",
      "    elapsed time = 00:00:02, memory = 1976.13 (MB).\n",
      "    Completing 40% with 1924 violations.\n",
      "    elapsed time = 00:00:02, memory = 1980.71 (MB).\n",
      "    Completing 50% with 1924 violations.\n",
      "    elapsed time = 00:00:02, memory = 1988.33 (MB).\n",
      "    Completing 60% with 1289 violations.\n",
      "    elapsed time = 00:00:04, memory = 1994.75 (MB).\n",
      "    Completing 70% with 1289 violations.\n",
      "    elapsed time = 00:00:04, memory = 1995.86 (MB).\n",
      "    Completing 80% with 634 violations.\n",
      "    elapsed time = 00:00:05, memory = 2005.68 (MB).\n",
      "    Completing 90% with 634 violations.\n",
      "    elapsed time = 00:00:05, memory = 2008.52 (MB).\n",
      "    Completing 100% with 33 violations.\n",
      "    elapsed time = 00:00:06, memory = 2010.00 (MB).\n",
      "[INFO DRT-0199]   Number of violations = 33.\n",
      "[INFO DRT-0267] cpu time = 00:02:48, elapsed time = 00:00:06, memory = 2013.89 (MB), peak = 2013.89 (MB)\n",
      "Total wire length = 333245 um.\n",
      "Total wire length on LAYER metal1 = 0 um.\n",
      "Total wire length on LAYER metal2 = 91291 um.\n",
      "Total wire length on LAYER metal3 = 141152 um.\n",
      "Total wire length on LAYER metal4 = 88023 um.\n",
      "Total wire length on LAYER metal5 = 11761 um.\n",
      "Total wire length on LAYER metal6 = 1015 um.\n",
      "Total wire length on LAYER metal7 = 0 um.\n",
      "Total wire length on LAYER metal8 = 0 um.\n",
      "Total wire length on LAYER metal9 = 0 um.\n",
      "Total wire length on LAYER metal10 = 0 um.\n",
      "Total number of vias = 89723.\n",
      "Up-via summary (total 89723):.\n",
      "\n",
      "----------------\n",
      " active        0\n",
      " metal1    42829\n",
      " metal2    38312\n",
      " metal3     7736\n",
      " metal4      810\n",
      " metal5       36\n",
      " metal6        0\n",
      " metal7        0\n",
      " metal8        0\n",
      " metal9        0\n",
      "----------------\n",
      "           89723\n",
      "\n",
      "\n",
      "[INFO DRT-0195] Start 2nd optimization iteration.\n",
      "    Completing 10% with 33 violations.\n",
      "    elapsed time = 00:00:00, memory = 2013.89 (MB).\n",
      "    Completing 20% with 33 violations.\n",
      "    elapsed time = 00:00:00, memory = 2013.89 (MB).\n",
      "    Completing 30% with 29 violations.\n",
      "    elapsed time = 00:00:00, memory = 2014.14 (MB).\n",
      "    Completing 40% with 29 violations.\n",
      "    elapsed time = 00:00:00, memory = 2014.25 (MB).\n",
      "    Completing 50% with 29 violations.\n",
      "    elapsed time = 00:00:00, memory = 2016.71 (MB).\n",
      "    Completing 60% with 10 violations.\n",
      "    elapsed time = 00:00:00, memory = 2016.71 (MB).\n",
      "    Completing 70% with 10 violations.\n",
      "    elapsed time = 00:00:00, memory = 2016.71 (MB).\n",
      "    Completing 80% with 9 violations.\n",
      "    elapsed time = 00:00:00, memory = 2016.88 (MB).\n",
      "    Completing 90% with 9 violations.\n",
      "    elapsed time = 00:00:00, memory = 2016.88 (MB).\n",
      "    Completing 100% with 4 violations.\n",
      "    elapsed time = 00:00:00, memory = 2016.88 (MB).\n",
      "[INFO DRT-0199]   Number of violations = 4.\n",
      "[INFO DRT-0267] cpu time = 00:00:54, elapsed time = 00:00:01, memory = 2017.44 (MB), peak = 2017.44 (MB)\n",
      "Total wire length = 333212 um.\n",
      "Total wire length on LAYER metal1 = 0 um.\n",
      "Total wire length on LAYER metal2 = 91280 um.\n",
      "Total wire length on LAYER metal3 = 141161 um.\n",
      "Total wire length on LAYER metal4 = 88010 um.\n",
      "Total wire length on LAYER metal5 = 11751 um.\n",
      "Total wire length on LAYER metal6 = 1007 um.\n",
      "Total wire length on LAYER metal7 = 0 um.\n",
      "Total wire length on LAYER metal8 = 0 um.\n",
      "Total wire length on LAYER metal9 = 0 um.\n",
      "Total wire length on LAYER metal10 = 0 um.\n",
      "Total number of vias = 89709.\n",
      "Up-via summary (total 89709):.\n",
      "\n",
      "----------------\n",
      " active        0\n",
      " metal1    42829\n",
      " metal2    38300\n",
      " metal3     7737\n",
      " metal4      807\n",
      " metal5       36\n",
      " metal6        0\n",
      " metal7        0\n",
      " metal8        0\n",
      " metal9        0\n",
      "----------------\n",
      "           89709\n",
      "\n",
      "\n",
      "[INFO DRT-0195] Start 3rd optimization iteration.\n",
      "    Completing 10% with 4 violations.\n",
      "    elapsed time = 00:00:00, memory = 2017.44 (MB).\n",
      "    Completing 20% with 4 violations.\n",
      "    elapsed time = 00:00:00, memory = 2017.44 (MB).\n",
      "    Completing 30% with 3 violations.\n",
      "    elapsed time = 00:00:00, memory = 2017.44 (MB).\n",
      "    Completing 40% with 3 violations.\n",
      "    elapsed time = 00:00:00, memory = 2017.44 (MB).\n",
      "    Completing 50% with 3 violations.\n",
      "    elapsed time = 00:00:00, memory = 2017.44 (MB).\n",
      "    Completing 60% with 2 violations.\n",
      "    elapsed time = 00:00:00, memory = 2017.48 (MB).\n",
      "    Completing 70% with 2 violations.\n",
      "    elapsed time = 00:00:00, memory = 2017.48 (MB).\n",
      "    Completing 80% with 0 violations.\n",
      "    elapsed time = 00:00:00, memory = 2017.48 (MB).\n",
      "    Completing 90% with 0 violations.\n",
      "    elapsed time = 00:00:00, memory = 2017.48 (MB).\n",
      "    Completing 100% with 0 violations.\n",
      "    elapsed time = 00:00:00, memory = 2017.48 (MB).\n",
      "[INFO DRT-0199]   Number of violations = 0.\n",
      "[INFO DRT-0267] cpu time = 00:00:28, elapsed time = 00:00:00, memory = 2017.48 (MB), peak = 2017.48 (MB)\n",
      "Total wire length = 333211 um.\n",
      "Total wire length on LAYER metal1 = 0 um.\n",
      "Total wire length on LAYER metal2 = 91275 um.\n",
      "Total wire length on LAYER metal3 = 141166 um.\n",
      "Total wire length on LAYER metal4 = 88010 um.\n",
      "Total wire length on LAYER metal5 = 11751 um.\n",
      "Total wire length on LAYER metal6 = 1007 um.\n",
      "Total wire length on LAYER metal7 = 0 um.\n",
      "Total wire length on LAYER metal8 = 0 um.\n",
      "Total wire length on LAYER metal9 = 0 um.\n",
      "Total wire length on LAYER metal10 = 0 um.\n",
      "Total number of vias = 89718.\n",
      "Up-via summary (total 89718):.\n",
      "\n",
      "----------------\n",
      " active        0\n",
      " metal1    42829\n",
      " metal2    38310\n",
      " metal3     7736\n",
      " metal4      807\n",
      " metal5       36\n",
      " metal6        0\n",
      " metal7        0\n",
      " metal8        0\n",
      " metal9        0\n",
      "----------------\n",
      "           89718\n",
      "\n",
      "\n",
      "[INFO DRT-0198] Complete detail routing.\n",
      "Total wire length = 333211 um.\n",
      "Total wire length on LAYER metal1 = 0 um.\n",
      "Total wire length on LAYER metal2 = 91275 um.\n",
      "Total wire length on LAYER metal3 = 141166 um.\n",
      "Total wire length on LAYER metal4 = 88010 um.\n",
      "Total wire length on LAYER metal5 = 11751 um.\n",
      "Total wire length on LAYER metal6 = 1007 um.\n",
      "Total wire length on LAYER metal7 = 0 um.\n",
      "Total wire length on LAYER metal8 = 0 um.\n",
      "Total wire length on LAYER metal9 = 0 um.\n",
      "Total wire length on LAYER metal10 = 0 um.\n",
      "Total number of vias = 89718.\n",
      "Up-via summary (total 89718):.\n",
      "\n",
      "----------------\n",
      " active        0\n",
      " metal1    42829\n",
      " metal2    38310\n",
      " metal3     7736\n",
      " metal4      807\n",
      " metal5       36\n",
      " metal6        0\n",
      " metal7        0\n",
      " metal8        0\n",
      " metal9        0\n",
      "----------------\n",
      "           89718\n",
      "\n",
      "\n",
      "[INFO DRT-0267] cpu time = 00:07:11, elapsed time = 00:00:15, memory = 2017.48 (MB), peak = 2017.48 (MB)\n",
      "\n",
      "[INFO DRT-0180] Post processing.\n",
      "Elapsed time: 0:20.83[h:]min:sec. CPU time: user 471.50 sys 16.50 (2342%). Peak memory: 2065944KB.\n",
      "cp /working_dir/HLS_output/Synthesis/bash_flow/openroad/results/nangate45/main_kernel/base/5_2_route.odb /working_dir/HLS_output/Synthesis/bash_flow/openroad/results/nangate45/main_kernel/base/5_route.odb\n",
      "cp /working_dir/HLS_output/Synthesis/bash_flow/openroad/results/nangate45/main_kernel/base/5_route.odb /working_dir/HLS_output/Synthesis/bash_flow/openroad/results/nangate45/main_kernel/base/6_1_fill.odb\n",
      "cp /working_dir/HLS_output/Synthesis/bash_flow/openroad/results/nangate45/main_kernel/base/4_cts.sdc /working_dir/HLS_output/Synthesis/bash_flow/openroad/results/nangate45/main_kernel/base/5_route.sdc\n",
      "cp /working_dir/HLS_output/Synthesis/bash_flow/openroad/results/nangate45/main_kernel/base/5_route.sdc /working_dir/HLS_output/Synthesis/bash_flow/openroad/results/nangate45/main_kernel/base/6_1_fill.sdc\n",
      "(/usr/bin/time -f 'Elapsed time: %E[h:]min:sec. CPU time: user %U sys %S (%P). Peak memory: %MKB.' /opt/openroad/OpenROAD/bin/openroad -exit -no_init  /opt/openroad/openroad_flow_scripts/flow/scripts/final_report.tcl -metrics /working_dir/HLS_output/Synthesis/bash_flow/openroad/logs/nangate45/main_kernel/base/6_report.json) 2>&1 | tee /working_dir/HLS_output/Synthesis/bash_flow/openroad/logs/nangate45/main_kernel/base/6_report.log\n",
      "OpenROAD c525def45ee16f937b86892ecf9afaa44ae0b1a5 \n",
      "This program is licensed under the BSD-3 license. See the LICENSE file for details.\n",
      "Components of this program may be licensed under more restrictive licenses which must be honored.\n",
      "[INFO] Deleted 0 routing obstructions\n",
      "[INFO RCX-0431] Defined process_corner X with ext_model_index 0\n",
      "[INFO RCX-0029] Defined extraction corner X\n",
      "[INFO RCX-0008] extracting parasitics of main_kernel ...\n",
      "[INFO RCX-0435] Reading extraction model file /opt/openroad/openroad_flow_scripts/flow/platforms/nangate45/rcx_patterns.rules ...\n",
      "[INFO RCX-0436] RC segment generation main_kernel (max_merge_res 50.0) ...\n",
      "[INFO RCX-0040] Final 54788 rc segments\n",
      "[INFO RCX-0439] Coupling Cap extraction main_kernel ...\n",
      "[INFO RCX-0440] Coupling threshhold is 0.1000 fF, coupling capacitance less than 0.1000 fF will be grounded.\n",
      "[INFO RCX-0043] 75085 wires to be extracted\n",
      "[INFO RCX-0442] 12% completion -- 9750 wires have been extracted\n",
      "[INFO RCX-0442] 26% completion -- 19818 wires have been extracted\n",
      "[INFO RCX-0442] 49% completion -- 37153 wires have been extracted\n",
      "[INFO RCX-0442] 63% completion -- 48048 wires have been extracted\n",
      "[INFO RCX-0442] 78% completion -- 58830 wires have been extracted\n",
      "[INFO RCX-0442] 100% completion -- 75085 wires have been extracted\n",
      "[INFO RCX-0045] Extract 16000 nets, 69311 rsegs, 69311 caps, 88100 ccs\n",
      "[INFO RCX-0015] Finished extracting main_kernel.\n",
      "[INFO RCX-0016] Writing SPEF ...\n",
      "[INFO RCX-0443] 16000 nets finished\n",
      "[INFO RCX-0017] Finished writing SPEF ...\n",
      "[WARNING PSM-0016] Voltage pad location (VSRC) file not specified, defaulting pad location to checkerboard pattern on core area.\n",
      "[WARNING PSM-0017] X direction bump pitch is not specified, defaulting to 140um.\n",
      "[WARNING PSM-0018] Y direction bump pitch is not specified, defaulting to 140um.\n",
      "[WARNING PSM-0065] VSRC location not specified, using default checkerboard pattern with one VDD every size bumps in x-direction and one in two bumps in the y-direction\n",
      "[INFO PSM-0076] Setting metal node density to be standard cell height times 5.\n",
      "[WARNING PSM-0030] VSRC location at (43.650um, 43.400um) and size 10.000um, is not located on an existing power stripe node. Moving to closest node at (32.090um, 24.800um).\n",
      "[WARNING PSM-0030] VSRC location at (323.650um, 183.400um) and size 10.000um, is not located on an existing power stripe node. Moving to closest node at (312.090um, 184.800um).\n",
      "[INFO PSM-0031] Number of PDN nodes on net VDD = 18374.\n",
      "[INFO PSM-0064] Number of voltage sources = 2.\n",
      "[INFO PSM-0040] All PDN stripes on net VDD are connected.\n",
      "########## IR report #################\n",
      "Worstcase voltage: 1.06e+00 V\n",
      "Average IR drop  : 2.38e-02 V\n",
      "Worstcase IR drop: 4.45e-02 V\n",
      "######################################\n",
      "[WARNING PSM-0016] Voltage pad location (VSRC) file not specified, defaulting pad location to checkerboard pattern on core area.\n",
      "[WARNING PSM-0017] X direction bump pitch is not specified, defaulting to 140um.\n",
      "[WARNING PSM-0018] Y direction bump pitch is not specified, defaulting to 140um.\n",
      "[WARNING PSM-0065] VSRC location not specified, using default checkerboard pattern with one VDD every size bumps in x-direction and one in two bumps in the y-direction\n",
      "[INFO PSM-0076] Setting metal node density to be standard cell height times 5.\n",
      "[WARNING PSM-0030] VSRC location at (43.650um, 43.400um) and size 10.000um, is not located on an existing power stripe node. Moving to closest node at (60.090um, 44.800um).\n",
      "[WARNING PSM-0030] VSRC location at (323.650um, 183.400um) and size 10.000um, is not located on an existing power stripe node. Moving to closest node at (340.090um, 164.800um).\n",
      "[INFO PSM-0031] Number of PDN nodes on net VSS = 18494.\n",
      "[INFO PSM-0064] Number of voltage sources = 2.\n",
      "[INFO PSM-0040] All PDN stripes on net VSS are connected.\n",
      "########## IR report #################\n",
      "Worstcase voltage: 4.90e-02 V\n",
      "Average IR drop  : 2.62e-02 V\n",
      "Worstcase IR drop: 4.90e-02 V\n",
      "######################################\n",
      "\n",
      "==========================================================================\n",
      "finish report_tns\n",
      "--------------------------------------------------------------------------\n",
      "tns 0.00\n",
      "\n",
      "==========================================================================\n",
      "finish report_wns\n",
      "--------------------------------------------------------------------------\n",
      "wns 0.00\n",
      "\n",
      "==========================================================================\n",
      "finish report_worst_slack\n",
      "--------------------------------------------------------------------------\n",
      "worst slack 2.07\n",
      "\n",
      "==========================================================================\n",
      "finish report_clock_skew\n",
      "--------------------------------------------------------------------------\n",
      "Clock clock\n",
      "Latency      CRPR       Skew\n",
      "_25404_/CK ^\n",
      "   0.28\n",
      "_23732_/CK ^\n",
      "   0.23      0.00       0.06\n",
      "\n",
      "\n",
      "==========================================================================\n",
      "finish report_checks -path_delay min\n",
      "--------------------------------------------------------------------------\n",
      "Startpoint: _24850_ (rising edge-triggered flip-flop clocked by clock)\n",
      "Endpoint: _24850_ (rising edge-triggered flip-flop clocked by clock)\n",
      "Path Group: clock\n",
      "Path Type: min\n",
      "\n",
      "Fanout     Cap    Slew   Delay    Time   Description\n",
      "-----------------------------------------------------------------------------\n",
      "                          0.00    0.00   clock clock (rise edge)\n",
      "                          0.00    0.00   clock source latency\n",
      "                  0.00    0.00    0.00 ^ clock (in)\n",
      "     1   42.13                           clock (net)\n",
      "                  0.03    0.03    0.03 ^ clkbuf_0_clock/A (BUF_X4)\n",
      "                  0.03    0.05    0.07 ^ clkbuf_0_clock/Z (BUF_X4)\n",
      "     4   53.65                           clknet_0_clock (net)\n",
      "                  0.03    0.01    0.09 ^ clkbuf_2_0_0_clock/A (BUF_X4)\n",
      "                  0.01    0.03    0.12 ^ clkbuf_2_0_0_clock/Z (BUF_X4)\n",
      "     2   20.55                           clknet_2_0_0_clock (net)\n",
      "                  0.01    0.00    0.12 ^ clkbuf_3_1__f_clock/A (BUF_X4)\n",
      "                  0.05    0.07    0.20 ^ clkbuf_3_1__f_clock/Z (BUF_X4)\n",
      "    13   97.22                           clknet_3_1__leaf_clock (net)\n",
      "                  0.06    0.01    0.21 ^ clkbuf_leaf_85_clock/A (BUF_X4)\n",
      "                  0.02    0.05    0.25 ^ clkbuf_leaf_85_clock/Z (BUF_X4)\n",
      "    21   35.57                           clknet_leaf_85_clock (net)\n",
      "                  0.02    0.00    0.25 ^ _24850_/CK (DFF_X2)\n",
      "                  0.01    0.08    0.33 ^ _24850_/QN (DFF_X2)\n",
      "     1    1.77                           _main_kernel_i0.Datapath_i.MUX_120_reg_4_0_0_0.in2[0] (net)\n",
      "                  0.01    0.00    0.33 ^ _20864_/A1 (AOI22_X1)\n",
      "                  0.01    0.01    0.34 v _20864_/ZN (AOI22_X1)\n",
      "     1    1.68                           _05964_ (net)\n",
      "                  0.01    0.00    0.34 v _20865_/A (INV_X1)\n",
      "                  0.01    0.01    0.36 ^ _20865_/ZN (INV_X1)\n",
      "     1    1.30                           _01390_ (net)\n",
      "                  0.01    0.00    0.36 ^ _24850_/D (DFF_X2)\n",
      "                                  0.36   data arrival time\n",
      "\n",
      "                          0.00    0.00   clock clock (rise edge)\n",
      "                          0.00    0.00   clock source latency\n",
      "                  0.00    0.00    0.00 ^ clock (in)\n",
      "     1   42.13                           clock (net)\n",
      "                  0.03    0.03    0.03 ^ clkbuf_0_clock/A (BUF_X4)\n",
      "                  0.03    0.05    0.07 ^ clkbuf_0_clock/Z (BUF_X4)\n",
      "     4   53.65                           clknet_0_clock (net)\n",
      "                  0.03    0.01    0.09 ^ clkbuf_2_0_0_clock/A (BUF_X4)\n",
      "                  0.01    0.03    0.12 ^ clkbuf_2_0_0_clock/Z (BUF_X4)\n",
      "     2   20.55                           clknet_2_0_0_clock (net)\n",
      "                  0.01    0.00    0.12 ^ clkbuf_3_1__f_clock/A (BUF_X4)\n",
      "                  0.05    0.07    0.20 ^ clkbuf_3_1__f_clock/Z (BUF_X4)\n",
      "    13   97.22                           clknet_3_1__leaf_clock (net)\n",
      "                  0.06    0.01    0.21 ^ clkbuf_leaf_85_clock/A (BUF_X4)\n",
      "                  0.02    0.05    0.25 ^ clkbuf_leaf_85_clock/Z (BUF_X4)\n",
      "    21   35.57                           clknet_leaf_85_clock (net)\n",
      "                  0.02    0.00    0.25 ^ _24850_/CK (DFF_X2)\n",
      "                          0.00    0.25   clock reconvergence pessimism\n",
      "                          0.01    0.26   library hold time\n",
      "                                  0.26   data required time\n",
      "-----------------------------------------------------------------------------\n",
      "                                  0.26   data required time\n",
      "                                 -0.36   data arrival time\n",
      "-----------------------------------------------------------------------------\n",
      "                                  0.09   slack (MET)\n",
      "\n",
      "\n",
      "\n",
      "==========================================================================\n",
      "finish report_checks -path_delay max\n",
      "--------------------------------------------------------------------------\n",
      "Startpoint: _23688_ (rising edge-triggered flip-flop clocked by clock)\n",
      "Endpoint: _23687_ (rising edge-triggered flip-flop clocked by clock)\n",
      "Path Group: clock\n",
      "Path Type: max\n",
      "\n",
      "Fanout     Cap    Slew   Delay    Time   Description\n",
      "-----------------------------------------------------------------------------\n",
      "                          0.00    0.00   clock clock (rise edge)\n",
      "                          0.00    0.00   clock source latency\n",
      "                  0.00    0.00    0.00 ^ clock (in)\n",
      "     1   42.13                           clock (net)\n",
      "                  0.03    0.03    0.03 ^ clkbuf_0_clock/A (BUF_X4)\n",
      "                  0.03    0.05    0.07 ^ clkbuf_0_clock/Z (BUF_X4)\n",
      "     4   53.65                           clknet_0_clock (net)\n",
      "                  0.03    0.01    0.08 ^ clkbuf_2_2_0_clock/A (BUF_X4)\n",
      "                  0.01    0.03    0.12 ^ clkbuf_2_2_0_clock/Z (BUF_X4)\n",
      "     2   21.36                           clknet_2_2_0_clock (net)\n",
      "                  0.01    0.00    0.12 ^ clkbuf_3_5__f_clock/A (BUF_X4)\n",
      "                  0.03    0.05    0.17 ^ clkbuf_3_5__f_clock/Z (BUF_X4)\n",
      "     8   55.32                           clknet_3_5__leaf_clock (net)\n",
      "                  0.03    0.00    0.17 ^ clkbuf_opt_10_0_clock/A (BUF_X4)\n",
      "                  0.01    0.03    0.20 ^ clkbuf_opt_10_0_clock/Z (BUF_X4)\n",
      "     1   15.77                           clknet_opt_10_0_clock (net)\n",
      "                  0.01    0.00    0.21 ^ clkbuf_leaf_67_clock/A (BUF_X4)\n",
      "                  0.03    0.05    0.25 ^ clkbuf_leaf_67_clock/Z (BUF_X4)\n",
      "    30   47.48                           clknet_leaf_67_clock (net)\n",
      "                  0.03    0.00    0.26 ^ _23688_/CK (DFF_X2)\n",
      "                  0.09    0.21    0.46 ^ _23688_/Q (DFF_X2)\n",
      "    25   85.91                           _main_kernel_i0.Datapath_i.__float_mule8m23b_127nih_122_i0.in_port_a_REG.reg_out1[0] (net)\n",
      "                  0.10    0.01    0.48 ^ _19054_/A2 (AND2_X1)\n",
      "                  0.01    0.05    0.53 ^ _19054_/ZN (AND2_X1)\n",
      "     1    3.36                           _09924_ (net)\n",
      "                  0.01    0.00    0.53 ^ _22491_/CI (FA_X1)\n",
      "                  0.02    0.10    0.63 v _22491_/S (FA_X1)\n",
      "     1    4.58                           _09925_ (net)\n",
      "                  0.02    0.00    0.63 v _22504_/CI (FA_X1)\n",
      "                  0.01    0.11    0.74 ^ _22504_/S (FA_X1)\n",
      "     1    2.19                           _09977_ (net)\n",
      "                  0.01    0.00    0.74 ^ _18523_/A (INV_X1)\n",
      "                  0.01    0.01    0.75 v _18523_/ZN (INV_X1)\n",
      "     1    4.18                           _09984_ (net)\n",
      "                  0.01    0.00    0.75 v _22506_/B (FA_X1)\n",
      "                  0.01    0.12    0.87 ^ _22506_/S (FA_X1)\n",
      "     1    1.73                           _09986_ (net)\n",
      "                  0.01    0.00    0.87 ^ _18313_/A (INV_X1)\n",
      "                  0.01    0.01    0.88 v _18313_/ZN (INV_X1)\n",
      "     1    3.90                           _10016_ (net)\n",
      "                  0.01    0.00    0.88 v _22514_/A (FA_X1)\n",
      "                  0.01    0.11    0.99 ^ _22514_/S (FA_X1)\n",
      "     1    2.03                           _10019_ (net)\n",
      "                  0.01    0.00    0.99 ^ _18315_/A (INV_X1)\n",
      "                  0.01    0.01    1.01 v _18315_/ZN (INV_X1)\n",
      "     1    4.11                           _10079_ (net)\n",
      "                  0.01    0.00    1.01 v _22529_/A (FA_X1)\n",
      "                  0.01    0.11    1.12 ^ _22529_/S (FA_X1)\n",
      "     1    2.21                           _10082_ (net)\n",
      "                  0.01    0.00    1.12 ^ _18322_/A (INV_X1)\n",
      "                  0.01    0.01    1.13 v _18322_/ZN (INV_X1)\n",
      "     1    5.86                           _10144_ (net)\n",
      "                  0.01    0.00    1.13 v _22544_/A (FA_X1)\n",
      "                  0.02    0.11    1.24 v _22544_/S (FA_X1)\n",
      "     1    4.92                           _10147_ (net)\n",
      "                  0.02    0.00    1.24 v _22557_/A (FA_X1)\n",
      "                  0.01    0.12    1.36 ^ _22557_/S (FA_X1)\n",
      "     1    2.38                           _10202_ (net)\n",
      "                  0.01    0.00    1.36 ^ _18541_/A (INV_X1)\n",
      "                  0.01    0.01    1.37 v _18541_/ZN (INV_X1)\n",
      "     1    3.48                           _11736_ (net)\n",
      "                  0.01    0.00    1.37 v _23045_/A (HA_X1)\n",
      "                  0.01    0.03    1.40 v _23045_/CO (HA_X1)\n",
      "     2    2.72                           _11738_ (net)\n",
      "                  0.01    0.00    1.40 v _13752_/A2 (OR2_X1)\n",
      "                  0.01    0.05    1.45 v _13752_/ZN (OR2_X1)\n",
      "     1    3.39                           _06525_ (net)\n",
      "                  0.01    0.00    1.45 v _13754_/A (AOI221_X2)\n",
      "                  0.05    0.09    1.53 ^ _13754_/ZN (AOI221_X2)\n",
      "     1    6.79                           _06527_ (net)\n",
      "                  0.05    0.00    1.53 ^ _13761_/A (OAI21_X4)\n",
      "                  0.02    0.04    1.57 v _13761_/ZN (OAI21_X4)\n",
      "     2   20.76                           _06534_ (net)\n",
      "                  0.02    0.00    1.57 v _13766_/A2 (AND4_X2)\n",
      "                  0.01    0.05    1.62 v _13766_/ZN (AND4_X2)\n",
      "     2   10.80                           _06539_ (net)\n",
      "                  0.01    0.00    1.62 v _13767_/C2 (OAI211_X2)\n",
      "                  0.03    0.05    1.67 ^ _13767_/ZN (OAI211_X2)\n",
      "     2    7.70                           _06540_ (net)\n",
      "                  0.03    0.00    1.67 ^ _13789_/B2 (AOI21_X1)\n",
      "                  0.02    0.03    1.69 v _13789_/ZN (AOI21_X1)\n",
      "     1    4.12                           _06561_ (net)\n",
      "                  0.02    0.00    1.69 v _13798_/B1 (OAI22_X2)\n",
      "                  0.04    0.05    1.75 ^ _13798_/ZN (OAI22_X2)\n",
      "     2    6.71                           _10533_ (net)\n",
      "                  0.04    0.00    1.75 ^ _13802_/B1 (OAI21_X1)\n",
      "                  0.02    0.03    1.78 v _13802_/ZN (OAI21_X1)\n",
      "     2    6.07                           _06573_ (net)\n",
      "                  0.02    0.00    1.78 v _13805_/B2 (AOI221_X2)\n",
      "                  0.05    0.10    1.87 ^ _13805_/ZN (AOI221_X2)\n",
      "     2    6.86                           _10523_ (net)\n",
      "                  0.05    0.00    1.88 ^ _18569_/B2 (OAI21_X1)\n",
      "                  0.02    0.03    1.91 v _18569_/ZN (OAI21_X1)\n",
      "     1    4.04                           _10518_ (net)\n",
      "                  0.02    0.00    1.91 v _22631_/A (FA_X1)\n",
      "                  0.02    0.08    1.99 v _22631_/CO (FA_X1)\n",
      "     1    4.57                           _10521_ (net)\n",
      "                  0.02    0.00    1.99 v _13806_/B (XOR2_X2)\n",
      "                  0.01    0.06    2.05 v _13806_/Z (XOR2_X2)\n",
      "     1    4.03                           _06576_ (net)\n",
      "                  0.01    0.00    2.05 v _13808_/A (XNOR2_X2)\n",
      "                  0.05    0.07    2.12 ^ _13808_/ZN (XNOR2_X2)\n",
      "     6   20.00                           _06578_ (net)\n",
      "                  0.05    0.00    2.13 ^ wire298/A (BUF_X8)\n",
      "                  0.02    0.04    2.16 ^ wire298/Z (BUF_X8)\n",
      "    20   53.06                           net298 (net)\n",
      "                  0.02    0.01    2.17 ^ _13809_/A (INV_X8)\n",
      "                  0.01    0.02    2.19 v _13809_/ZN (INV_X8)\n",
      "    23   49.98                           _06579_ (net)\n",
      "                  0.01    0.00    2.19 v _15907_/A (AOI21_X1)\n",
      "                  0.02    0.04    2.23 ^ _15907_/ZN (AOI21_X1)\n",
      "     1    1.69                           _03541_ (net)\n",
      "                  0.02    0.00    2.23 ^ _15909_/A2 (OAI22_X1)\n",
      "                  0.01    0.03    2.26 v _15909_/ZN (OAI22_X1)\n",
      "     1    3.12                           _03543_ (net)\n",
      "                  0.01    0.00    2.26 v _15910_/A (INV_X2)\n",
      "                  0.02    0.03    2.28 ^ _15910_/ZN (INV_X2)\n",
      "     2   13.93                           _12255_ (net)\n",
      "                  0.02    0.00    2.28 ^ _23252_/A (HA_X1)\n",
      "                  0.01    0.04    2.32 ^ _23252_/CO (HA_X1)\n",
      "     1    3.76                           _12257_ (net)\n",
      "                  0.01    0.00    2.32 ^ _23253_/B (HA_X1)\n",
      "                  0.02    0.05    2.37 ^ _23253_/CO (HA_X1)\n",
      "     3    7.31                           _12259_ (net)\n",
      "                  0.02    0.00    2.37 ^ _13860_/A3 (AND4_X1)\n",
      "                  0.02    0.07    2.44 ^ _13860_/ZN (AND4_X1)\n",
      "     2    5.99                           _06612_ (net)\n",
      "                  0.02    0.00    2.44 ^ _13862_/A2 (NAND3_X2)\n",
      "                  0.02    0.03    2.47 v _13862_/ZN (NAND3_X2)\n",
      "     2    8.19                           _06614_ (net)\n",
      "                  0.02    0.00    2.47 v _13865_/A3 (NOR4_X4)\n",
      "                  0.06    0.10    2.57 ^ _13865_/ZN (NOR4_X4)\n",
      "     3   12.62                           _12272_ (net)\n",
      "                  0.06    0.00    2.57 ^ _13878_/A1 (NAND4_X4)\n",
      "                  0.03    0.04    2.61 v _13878_/ZN (NAND4_X4)\n",
      "     4    9.89                           _06629_ (net)\n",
      "                  0.03    0.00    2.61 v _13893_/A1 (NOR4_X2)\n",
      "                  0.05    0.07    2.68 ^ _13893_/ZN (NOR4_X2)\n",
      "     2    5.85                           _12289_ (net)\n",
      "                  0.05    0.00    2.68 ^ _13895_/A2 (AND3_X1)\n",
      "                  0.02    0.07    2.74 ^ _13895_/ZN (AND3_X1)\n",
      "     2    5.38                           _11908_ (net)\n",
      "                  0.02    0.00    2.74 ^ _13896_/A3 (AND3_X1)\n",
      "                  0.02    0.05    2.80 ^ _13896_/ZN (AND3_X1)\n",
      "     2    4.74                           _11905_ (net)\n",
      "                  0.02    0.00    2.80 ^ _13898_/A2 (AND3_X1)\n",
      "                  0.02    0.05    2.85 ^ _13898_/ZN (AND3_X1)\n",
      "     2    4.64                           _11902_ (net)\n",
      "                  0.02    0.00    2.85 ^ _13900_/A2 (AND3_X1)\n",
      "                  0.02    0.06    2.91 ^ _13900_/ZN (AND3_X1)\n",
      "     2    5.18                           _11899_ (net)\n",
      "                  0.02    0.00    2.91 ^ _23111_/A (HA_X1)\n",
      "                  0.03    0.06    2.96 ^ _23111_/S (HA_X1)\n",
      "     2    2.89                           _main_kernel_i0.Datapath_i.__float_mule8m23b_127nih_122_i0.Datapath_i.fu___float_mule8m23b_127nih_495390_495598.in1[30] (net)\n",
      "                  0.03    0.00    2.96 ^ _15883_/A2 (AND4_X1)\n",
      "                  0.01    0.06    3.02 ^ _15883_/ZN (AND4_X1)\n",
      "     1    1.29                           _03517_ (net)\n",
      "                  0.01    0.00    3.02 ^ _15884_/A2 (AND2_X1)\n",
      "                  0.01    0.03    3.05 ^ _15884_/ZN (AND2_X1)\n",
      "     1    1.75                           _03518_ (net)\n",
      "                  0.01    0.00    3.05 ^ _15885_/A4 (NAND4_X1)\n",
      "                  0.02    0.04    3.09 v _15885_/ZN (NAND4_X1)\n",
      "     2    3.42                           _03519_ (net)\n",
      "                  0.02    0.00    3.09 v _15916_/B1 (AOI22_X1)\n",
      "                  0.02    0.05    3.14 ^ _15916_/ZN (AOI22_X1)\n",
      "     1    1.79                           _03547_ (net)\n",
      "                  0.02    0.00    3.14 ^ _15917_/A2 (NAND2_X1)\n",
      "                  0.01    0.02    3.15 v _15917_/ZN (NAND2_X1)\n",
      "     1    1.70                           _03548_ (net)\n",
      "                  0.01    0.00    3.15 v _15918_/A2 (NAND2_X1)\n",
      "                  0.01    0.02    3.17 ^ _15918_/ZN (NAND2_X1)\n",
      "     1    1.60                           _main_kernel_i0.Datapath_i.__float_mule8m23b_127nih_122_i0.Datapath_i.fu___float_mule8m23b_127nih_495390_499355.out1[1] (net)\n",
      "                  0.01    0.00    3.17 ^ _23687_/D (DFF_X2)\n",
      "                                  3.17   data arrival time\n",
      "\n",
      "                          5.00    5.00   clock clock (rise edge)\n",
      "                          0.00    5.00   clock source latency\n",
      "                  0.00    0.00    5.00 ^ clock (in)\n",
      "     1   42.13                           clock (net)\n",
      "                  0.03    0.03    5.03 ^ clkbuf_0_clock/A (BUF_X4)\n",
      "                  0.03    0.05    5.07 ^ clkbuf_0_clock/Z (BUF_X4)\n",
      "     4   53.65                           clknet_0_clock (net)\n",
      "                  0.03    0.01    5.08 ^ clkbuf_2_3_0_clock/A (BUF_X4)\n",
      "                  0.02    0.04    5.12 ^ clkbuf_2_3_0_clock/Z (BUF_X4)\n",
      "     2   25.33                           clknet_2_3_0_clock (net)\n",
      "                  0.02    0.00    5.12 ^ clkbuf_3_6__f_clock/A (BUF_X4)\n",
      "                  0.04    0.06    5.19 ^ clkbuf_3_6__f_clock/Z (BUF_X4)\n",
      "    12   77.11                           clknet_3_6__leaf_clock (net)\n",
      "                  0.04    0.01    5.19 ^ clkbuf_opt_12_0_clock/A (BUF_X4)\n",
      "                  0.01    0.03    5.22 ^ clkbuf_opt_12_0_clock/Z (BUF_X4)\n",
      "     1   13.33                           clknet_opt_12_0_clock (net)\n",
      "                  0.01    0.00    5.23 ^ clkbuf_leaf_36_clock/A (BUF_X4)\n",
      "                  0.02    0.04    5.27 ^ clkbuf_leaf_36_clock/Z (BUF_X4)\n",
      "    25   39.22                           clknet_leaf_36_clock (net)\n",
      "                  0.02    0.00    5.27 ^ _23687_/CK (DFF_X2)\n",
      "                          0.00    5.27   clock reconvergence pessimism\n",
      "                         -0.03    5.24   library setup time\n",
      "                                  5.24   data required time\n",
      "-----------------------------------------------------------------------------\n",
      "                                  5.24   data required time\n",
      "                                 -3.17   data arrival time\n",
      "-----------------------------------------------------------------------------\n",
      "                                  2.07   slack (MET)\n",
      "\n",
      "\n",
      "\n",
      "==========================================================================\n",
      "finish report_checks -unconstrained\n",
      "--------------------------------------------------------------------------\n",
      "Startpoint: _23688_ (rising edge-triggered flip-flop clocked by clock)\n",
      "Endpoint: _23687_ (rising edge-triggered flip-flop clocked by clock)\n",
      "Path Group: clock\n",
      "Path Type: max\n",
      "\n",
      "Fanout     Cap    Slew   Delay    Time   Description\n",
      "-----------------------------------------------------------------------------\n",
      "                          0.00    0.00   clock clock (rise edge)\n",
      "                          0.00    0.00   clock source latency\n",
      "                  0.00    0.00    0.00 ^ clock (in)\n",
      "     1   42.13                           clock (net)\n",
      "                  0.03    0.03    0.03 ^ clkbuf_0_clock/A (BUF_X4)\n",
      "                  0.03    0.05    0.07 ^ clkbuf_0_clock/Z (BUF_X4)\n",
      "     4   53.65                           clknet_0_clock (net)\n",
      "                  0.03    0.01    0.08 ^ clkbuf_2_2_0_clock/A (BUF_X4)\n",
      "                  0.01    0.03    0.12 ^ clkbuf_2_2_0_clock/Z (BUF_X4)\n",
      "     2   21.36                           clknet_2_2_0_clock (net)\n",
      "                  0.01    0.00    0.12 ^ clkbuf_3_5__f_clock/A (BUF_X4)\n",
      "                  0.03    0.05    0.17 ^ clkbuf_3_5__f_clock/Z (BUF_X4)\n",
      "     8   55.32                           clknet_3_5__leaf_clock (net)\n",
      "                  0.03    0.00    0.17 ^ clkbuf_opt_10_0_clock/A (BUF_X4)\n",
      "                  0.01    0.03    0.20 ^ clkbuf_opt_10_0_clock/Z (BUF_X4)\n",
      "     1   15.77                           clknet_opt_10_0_clock (net)\n",
      "                  0.01    0.00    0.21 ^ clkbuf_leaf_67_clock/A (BUF_X4)\n",
      "                  0.03    0.05    0.25 ^ clkbuf_leaf_67_clock/Z (BUF_X4)\n",
      "    30   47.48                           clknet_leaf_67_clock (net)\n",
      "                  0.03    0.00    0.26 ^ _23688_/CK (DFF_X2)\n",
      "                  0.09    0.21    0.46 ^ _23688_/Q (DFF_X2)\n",
      "    25   85.91                           _main_kernel_i0.Datapath_i.__float_mule8m23b_127nih_122_i0.in_port_a_REG.reg_out1[0] (net)\n",
      "                  0.10    0.01    0.48 ^ _19054_/A2 (AND2_X1)\n",
      "                  0.01    0.05    0.53 ^ _19054_/ZN (AND2_X1)\n",
      "     1    3.36                           _09924_ (net)\n",
      "                  0.01    0.00    0.53 ^ _22491_/CI (FA_X1)\n",
      "                  0.02    0.10    0.63 v _22491_/S (FA_X1)\n",
      "     1    4.58                           _09925_ (net)\n",
      "                  0.02    0.00    0.63 v _22504_/CI (FA_X1)\n",
      "                  0.01    0.11    0.74 ^ _22504_/S (FA_X1)\n",
      "     1    2.19                           _09977_ (net)\n",
      "                  0.01    0.00    0.74 ^ _18523_/A (INV_X1)\n",
      "                  0.01    0.01    0.75 v _18523_/ZN (INV_X1)\n",
      "     1    4.18                           _09984_ (net)\n",
      "                  0.01    0.00    0.75 v _22506_/B (FA_X1)\n",
      "                  0.01    0.12    0.87 ^ _22506_/S (FA_X1)\n",
      "     1    1.73                           _09986_ (net)\n",
      "                  0.01    0.00    0.87 ^ _18313_/A (INV_X1)\n",
      "                  0.01    0.01    0.88 v _18313_/ZN (INV_X1)\n",
      "     1    3.90                           _10016_ (net)\n",
      "                  0.01    0.00    0.88 v _22514_/A (FA_X1)\n",
      "                  0.01    0.11    0.99 ^ _22514_/S (FA_X1)\n",
      "     1    2.03                           _10019_ (net)\n",
      "                  0.01    0.00    0.99 ^ _18315_/A (INV_X1)\n",
      "                  0.01    0.01    1.01 v _18315_/ZN (INV_X1)\n",
      "     1    4.11                           _10079_ (net)\n",
      "                  0.01    0.00    1.01 v _22529_/A (FA_X1)\n",
      "                  0.01    0.11    1.12 ^ _22529_/S (FA_X1)\n",
      "     1    2.21                           _10082_ (net)\n",
      "                  0.01    0.00    1.12 ^ _18322_/A (INV_X1)\n",
      "                  0.01    0.01    1.13 v _18322_/ZN (INV_X1)\n",
      "     1    5.86                           _10144_ (net)\n",
      "                  0.01    0.00    1.13 v _22544_/A (FA_X1)\n",
      "                  0.02    0.11    1.24 v _22544_/S (FA_X1)\n",
      "     1    4.92                           _10147_ (net)\n",
      "                  0.02    0.00    1.24 v _22557_/A (FA_X1)\n",
      "                  0.01    0.12    1.36 ^ _22557_/S (FA_X1)\n",
      "     1    2.38                           _10202_ (net)\n",
      "                  0.01    0.00    1.36 ^ _18541_/A (INV_X1)\n",
      "                  0.01    0.01    1.37 v _18541_/ZN (INV_X1)\n",
      "     1    3.48                           _11736_ (net)\n",
      "                  0.01    0.00    1.37 v _23045_/A (HA_X1)\n",
      "                  0.01    0.03    1.40 v _23045_/CO (HA_X1)\n",
      "     2    2.72                           _11738_ (net)\n",
      "                  0.01    0.00    1.40 v _13752_/A2 (OR2_X1)\n",
      "                  0.01    0.05    1.45 v _13752_/ZN (OR2_X1)\n",
      "     1    3.39                           _06525_ (net)\n",
      "                  0.01    0.00    1.45 v _13754_/A (AOI221_X2)\n",
      "                  0.05    0.09    1.53 ^ _13754_/ZN (AOI221_X2)\n",
      "     1    6.79                           _06527_ (net)\n",
      "                  0.05    0.00    1.53 ^ _13761_/A (OAI21_X4)\n",
      "                  0.02    0.04    1.57 v _13761_/ZN (OAI21_X4)\n",
      "     2   20.76                           _06534_ (net)\n",
      "                  0.02    0.00    1.57 v _13766_/A2 (AND4_X2)\n",
      "                  0.01    0.05    1.62 v _13766_/ZN (AND4_X2)\n",
      "     2   10.80                           _06539_ (net)\n",
      "                  0.01    0.00    1.62 v _13767_/C2 (OAI211_X2)\n",
      "                  0.03    0.05    1.67 ^ _13767_/ZN (OAI211_X2)\n",
      "     2    7.70                           _06540_ (net)\n",
      "                  0.03    0.00    1.67 ^ _13789_/B2 (AOI21_X1)\n",
      "                  0.02    0.03    1.69 v _13789_/ZN (AOI21_X1)\n",
      "     1    4.12                           _06561_ (net)\n",
      "                  0.02    0.00    1.69 v _13798_/B1 (OAI22_X2)\n",
      "                  0.04    0.05    1.75 ^ _13798_/ZN (OAI22_X2)\n",
      "     2    6.71                           _10533_ (net)\n",
      "                  0.04    0.00    1.75 ^ _13802_/B1 (OAI21_X1)\n",
      "                  0.02    0.03    1.78 v _13802_/ZN (OAI21_X1)\n",
      "     2    6.07                           _06573_ (net)\n",
      "                  0.02    0.00    1.78 v _13805_/B2 (AOI221_X2)\n",
      "                  0.05    0.10    1.87 ^ _13805_/ZN (AOI221_X2)\n",
      "     2    6.86                           _10523_ (net)\n",
      "                  0.05    0.00    1.88 ^ _18569_/B2 (OAI21_X1)\n",
      "                  0.02    0.03    1.91 v _18569_/ZN (OAI21_X1)\n",
      "     1    4.04                           _10518_ (net)\n",
      "                  0.02    0.00    1.91 v _22631_/A (FA_X1)\n",
      "                  0.02    0.08    1.99 v _22631_/CO (FA_X1)\n",
      "     1    4.57                           _10521_ (net)\n",
      "                  0.02    0.00    1.99 v _13806_/B (XOR2_X2)\n",
      "                  0.01    0.06    2.05 v _13806_/Z (XOR2_X2)\n",
      "     1    4.03                           _06576_ (net)\n",
      "                  0.01    0.00    2.05 v _13808_/A (XNOR2_X2)\n",
      "                  0.05    0.07    2.12 ^ _13808_/ZN (XNOR2_X2)\n",
      "     6   20.00                           _06578_ (net)\n",
      "                  0.05    0.00    2.13 ^ wire298/A (BUF_X8)\n",
      "                  0.02    0.04    2.16 ^ wire298/Z (BUF_X8)\n",
      "    20   53.06                           net298 (net)\n",
      "                  0.02    0.01    2.17 ^ _13809_/A (INV_X8)\n",
      "                  0.01    0.02    2.19 v _13809_/ZN (INV_X8)\n",
      "    23   49.98                           _06579_ (net)\n",
      "                  0.01    0.00    2.19 v _15907_/A (AOI21_X1)\n",
      "                  0.02    0.04    2.23 ^ _15907_/ZN (AOI21_X1)\n",
      "     1    1.69                           _03541_ (net)\n",
      "                  0.02    0.00    2.23 ^ _15909_/A2 (OAI22_X1)\n",
      "                  0.01    0.03    2.26 v _15909_/ZN (OAI22_X1)\n",
      "     1    3.12                           _03543_ (net)\n",
      "                  0.01    0.00    2.26 v _15910_/A (INV_X2)\n",
      "                  0.02    0.03    2.28 ^ _15910_/ZN (INV_X2)\n",
      "     2   13.93                           _12255_ (net)\n",
      "                  0.02    0.00    2.28 ^ _23252_/A (HA_X1)\n",
      "                  0.01    0.04    2.32 ^ _23252_/CO (HA_X1)\n",
      "     1    3.76                           _12257_ (net)\n",
      "                  0.01    0.00    2.32 ^ _23253_/B (HA_X1)\n",
      "                  0.02    0.05    2.37 ^ _23253_/CO (HA_X1)\n",
      "     3    7.31                           _12259_ (net)\n",
      "                  0.02    0.00    2.37 ^ _13860_/A3 (AND4_X1)\n",
      "                  0.02    0.07    2.44 ^ _13860_/ZN (AND4_X1)\n",
      "     2    5.99                           _06612_ (net)\n",
      "                  0.02    0.00    2.44 ^ _13862_/A2 (NAND3_X2)\n",
      "                  0.02    0.03    2.47 v _13862_/ZN (NAND3_X2)\n",
      "     2    8.19                           _06614_ (net)\n",
      "                  0.02    0.00    2.47 v _13865_/A3 (NOR4_X4)\n",
      "                  0.06    0.10    2.57 ^ _13865_/ZN (NOR4_X4)\n",
      "     3   12.62                           _12272_ (net)\n",
      "                  0.06    0.00    2.57 ^ _13878_/A1 (NAND4_X4)\n",
      "                  0.03    0.04    2.61 v _13878_/ZN (NAND4_X4)\n",
      "     4    9.89                           _06629_ (net)\n",
      "                  0.03    0.00    2.61 v _13893_/A1 (NOR4_X2)\n",
      "                  0.05    0.07    2.68 ^ _13893_/ZN (NOR4_X2)\n",
      "     2    5.85                           _12289_ (net)\n",
      "                  0.05    0.00    2.68 ^ _13895_/A2 (AND3_X1)\n",
      "                  0.02    0.07    2.74 ^ _13895_/ZN (AND3_X1)\n",
      "     2    5.38                           _11908_ (net)\n",
      "                  0.02    0.00    2.74 ^ _13896_/A3 (AND3_X1)\n",
      "                  0.02    0.05    2.80 ^ _13896_/ZN (AND3_X1)\n",
      "     2    4.74                           _11905_ (net)\n",
      "                  0.02    0.00    2.80 ^ _13898_/A2 (AND3_X1)\n",
      "                  0.02    0.05    2.85 ^ _13898_/ZN (AND3_X1)\n",
      "     2    4.64                           _11902_ (net)\n",
      "                  0.02    0.00    2.85 ^ _13900_/A2 (AND3_X1)\n",
      "                  0.02    0.06    2.91 ^ _13900_/ZN (AND3_X1)\n",
      "     2    5.18                           _11899_ (net)\n",
      "                  0.02    0.00    2.91 ^ _23111_/A (HA_X1)\n",
      "                  0.03    0.06    2.96 ^ _23111_/S (HA_X1)\n",
      "     2    2.89                           _main_kernel_i0.Datapath_i.__float_mule8m23b_127nih_122_i0.Datapath_i.fu___float_mule8m23b_127nih_495390_495598.in1[30] (net)\n",
      "                  0.03    0.00    2.96 ^ _15883_/A2 (AND4_X1)\n",
      "                  0.01    0.06    3.02 ^ _15883_/ZN (AND4_X1)\n",
      "     1    1.29                           _03517_ (net)\n",
      "                  0.01    0.00    3.02 ^ _15884_/A2 (AND2_X1)\n",
      "                  0.01    0.03    3.05 ^ _15884_/ZN (AND2_X1)\n",
      "     1    1.75                           _03518_ (net)\n",
      "                  0.01    0.00    3.05 ^ _15885_/A4 (NAND4_X1)\n",
      "                  0.02    0.04    3.09 v _15885_/ZN (NAND4_X1)\n",
      "     2    3.42                           _03519_ (net)\n",
      "                  0.02    0.00    3.09 v _15916_/B1 (AOI22_X1)\n",
      "                  0.02    0.05    3.14 ^ _15916_/ZN (AOI22_X1)\n",
      "     1    1.79                           _03547_ (net)\n",
      "                  0.02    0.00    3.14 ^ _15917_/A2 (NAND2_X1)\n",
      "                  0.01    0.02    3.15 v _15917_/ZN (NAND2_X1)\n",
      "     1    1.70                           _03548_ (net)\n",
      "                  0.01    0.00    3.15 v _15918_/A2 (NAND2_X1)\n",
      "                  0.01    0.02    3.17 ^ _15918_/ZN (NAND2_X1)\n",
      "     1    1.60                           _main_kernel_i0.Datapath_i.__float_mule8m23b_127nih_122_i0.Datapath_i.fu___float_mule8m23b_127nih_495390_499355.out1[1] (net)\n",
      "                  0.01    0.00    3.17 ^ _23687_/D (DFF_X2)\n",
      "                                  3.17   data arrival time\n",
      "\n",
      "                          5.00    5.00   clock clock (rise edge)\n",
      "                          0.00    5.00   clock source latency\n",
      "                  0.00    0.00    5.00 ^ clock (in)\n",
      "     1   42.13                           clock (net)\n",
      "                  0.03    0.03    5.03 ^ clkbuf_0_clock/A (BUF_X4)\n",
      "                  0.03    0.05    5.07 ^ clkbuf_0_clock/Z (BUF_X4)\n",
      "     4   53.65                           clknet_0_clock (net)\n",
      "                  0.03    0.01    5.08 ^ clkbuf_2_3_0_clock/A (BUF_X4)\n",
      "                  0.02    0.04    5.12 ^ clkbuf_2_3_0_clock/Z (BUF_X4)\n",
      "     2   25.33                           clknet_2_3_0_clock (net)\n",
      "                  0.02    0.00    5.12 ^ clkbuf_3_6__f_clock/A (BUF_X4)\n",
      "                  0.04    0.06    5.19 ^ clkbuf_3_6__f_clock/Z (BUF_X4)\n",
      "    12   77.11                           clknet_3_6__leaf_clock (net)\n",
      "                  0.04    0.01    5.19 ^ clkbuf_opt_12_0_clock/A (BUF_X4)\n",
      "                  0.01    0.03    5.22 ^ clkbuf_opt_12_0_clock/Z (BUF_X4)\n",
      "     1   13.33                           clknet_opt_12_0_clock (net)\n",
      "                  0.01    0.00    5.23 ^ clkbuf_leaf_36_clock/A (BUF_X4)\n",
      "                  0.02    0.04    5.27 ^ clkbuf_leaf_36_clock/Z (BUF_X4)\n",
      "    25   39.22                           clknet_leaf_36_clock (net)\n",
      "                  0.02    0.00    5.27 ^ _23687_/CK (DFF_X2)\n",
      "                          0.00    5.27   clock reconvergence pessimism\n",
      "                         -0.03    5.24   library setup time\n",
      "                                  5.24   data required time\n",
      "-----------------------------------------------------------------------------\n",
      "                                  5.24   data required time\n",
      "                                 -3.17   data arrival time\n",
      "-----------------------------------------------------------------------------\n",
      "                                  2.07   slack (MET)\n",
      "\n",
      "\n",
      "\n",
      "==========================================================================\n",
      "finish report_check_types -max_slew -max_cap -max_fanout -violators\n",
      "--------------------------------------------------------------------------\n",
      "max capacitance\n",
      "\n",
      "Pin                                    Limit     Cap   Slack\n",
      "------------------------------------------------------------\n",
      "_23459_/CO                             60.58   63.73   -3.15 (VIOLATED)\n",
      "\n",
      "\n",
      "==========================================================================\n",
      "finish max_slew_check_slack\n",
      "--------------------------------------------------------------------------\n",
      "0.058757584542036057\n",
      "\n",
      "==========================================================================\n",
      "finish max_slew_check_limit\n",
      "--------------------------------------------------------------------------\n",
      "0.1985349953174591\n",
      "\n",
      "==========================================================================\n",
      "finish max_slew_check_slack_limit\n",
      "--------------------------------------------------------------------------\n",
      "0.2960\n",
      "\n",
      "==========================================================================\n",
      "finish max_fanout_check_slack\n",
      "--------------------------------------------------------------------------\n",
      "1.0000000150474662e+30\n",
      "\n",
      "==========================================================================\n",
      "finish max_fanout_check_limit\n",
      "--------------------------------------------------------------------------\n",
      "1.0000000150474662e+30\n",
      "\n",
      "==========================================================================\n",
      "finish max_capacitance_check_slack\n",
      "--------------------------------------------------------------------------\n",
      "-3.1534764766693115\n",
      "\n",
      "==========================================================================\n",
      "finish max_capacitance_check_limit\n",
      "--------------------------------------------------------------------------\n",
      "60.577396392822266\n",
      "\n",
      "==========================================================================\n",
      "finish max_capacitance_check_slack_limit\n",
      "--------------------------------------------------------------------------\n",
      "-0.0521\n",
      "\n",
      "==========================================================================\n",
      "finish max_slew_violation_count\n",
      "--------------------------------------------------------------------------\n",
      "max slew violation count 0\n",
      "\n",
      "==========================================================================\n",
      "finish max_fanout_violation_count\n",
      "--------------------------------------------------------------------------\n",
      "max fanout violation count 0\n",
      "\n",
      "==========================================================================\n",
      "finish max_cap_violation_count\n",
      "--------------------------------------------------------------------------\n",
      "max cap violation count 1\n",
      "\n",
      "==========================================================================\n",
      "finish setup_violation_count\n",
      "--------------------------------------------------------------------------\n",
      "setup violation count 0\n",
      "\n",
      "==========================================================================\n",
      "finish hold_violation_count\n",
      "--------------------------------------------------------------------------\n",
      "hold violation count 0\n",
      "\n",
      "==========================================================================\n",
      "finish critical path delay\n",
      "--------------------------------------------------------------------------\n",
      "3.1720\n",
      "\n",
      "==========================================================================\n",
      "finish critical path slack\n",
      "--------------------------------------------------------------------------\n",
      "2.0674\n",
      "\n",
      "==========================================================================\n",
      "finish slack div critical path delay\n",
      "--------------------------------------------------------------------------\n",
      "65.176545\n",
      "\n",
      "==========================================================================\n",
      "finish report_power\n",
      "--------------------------------------------------------------------------\n",
      "Group                  Internal  Switching    Leakage      Total\n",
      "                          Power      Power      Power      Power (Watts)\n",
      "----------------------------------------------------------------\n",
      "Sequential             2.14e-03   3.80e-04   1.71e-04   2.69e-03  40.6%\n",
      "Combinational          1.51e-03   2.01e-03   4.26e-04   3.94e-03  59.4%\n",
      "Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%\n",
      "Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%\n",
      "----------------------------------------------------------------\n",
      "Total                  3.64e-03   2.39e-03   5.97e-04   6.63e-03 100.0%\n",
      "                          55.0%      36.0%       9.0%\n",
      "\n",
      "==========================================================================\n",
      "finish report_design_area\n",
      "--------------------------------------------------------------------------\n",
      "Design area 27736 u^2 11% utilization.\n",
      "Core area = 1008654976000\n",
      "\n",
      "QStandardPaths: XDG_RUNTIME_DIR not set, defaulting to '/tmp/runtime-'\n",
      "This plugin does not support propagateSizeHints()\n",
      "[WARNING GUI-0010] File path does not end with a valid extension, new path is: /working_dir/HLS_output/Synthesis/bash_flow/openroad/reports/nangate45/main_kernel/base/final_routing.webp.png\n",
      "[WARNING GUI-0010] File path does not end with a valid extension, new path is: /working_dir/HLS_output/Synthesis/bash_flow/openroad/reports/nangate45/main_kernel/base/final_placement.webp.png\n",
      "[WARNING GUI-0010] File path does not end with a valid extension, new path is: /working_dir/HLS_output/Synthesis/bash_flow/openroad/reports/nangate45/main_kernel/base/final_ir_drop.webp.png\n",
      "This plugin does not support propagateSizeHints()\n",
      "[WARNING GUI-0010] File path does not end with a valid extension, new path is: /working_dir/HLS_output/Synthesis/bash_flow/openroad/reports/nangate45/main_kernel/base/final_clocks.webp.png\n",
      "This plugin does not support propagateSizeHints()\n",
      "This plugin does not support propagateSizeHints()\n",
      "[WARNING GUI-0010] File path does not end with a valid extension, new path is: /working_dir/HLS_output/Synthesis/bash_flow/openroad/reports/nangate45/main_kernel/base/final_resizer.webp.png\n",
      "This plugin does not support propagateSizeHints()\n",
      "Elapsed time: 0:16.63[h:]min:sec. CPU time: user 16.24 sys 0.36 (99%). Peak memory: 557412KB.\n",
      "cp /working_dir/HLS_output/Synthesis/bash_flow/openroad/results/nangate45/main_kernel/base/5_route.sdc /working_dir/HLS_output/Synthesis/bash_flow/openroad/results/nangate45/main_kernel/base/6_final.sdc\n",
      "sed '/OR_DEFAULT/d' /opt/openroad/openroad_flow_scripts/flow/platforms/nangate45/lef/NangateOpenCellLibrary.tech.lef > /working_dir/HLS_output/Synthesis/bash_flow/openroad/objects/nangate45/main_kernel/base/klayout_tech.lef\n",
      "sed 's,<lef-files>.*</lef-files>,<lef-files>/working_dir/HLS_output/Synthesis/bash_flow/openroad/objects/nangate45/main_kernel/base/klayout_tech.lef</lef-files> <lef-files>/opt/openroad/openroad_flow_scripts/flow/platforms/nangate45/lef/NangateOpenCellLibrary.macro.mod.lef</lef-files>,g' /opt/openroad/openroad_flow_scripts/flow/platforms/nangate45/FreePDK45.lyt > /working_dir/HLS_output/Synthesis/bash_flow/openroad/objects/nangate45/main_kernel/base/klayout.lyt\n",
      "(/usr/bin/time -f 'Elapsed time: %E[h:]min:sec. CPU time: user %U sys %S (%P). Peak memory: %MKB.' stdbuf -o L /usr/bin/klayout -zz -rd design_name=main_kernel \\\n",
      "        -rd in_def=/working_dir/HLS_output/Synthesis/bash_flow/openroad/results/nangate45/main_kernel/base/6_final.def \\\n",
      "        -rd in_files=\"/opt/openroad/openroad_flow_scripts/flow/platforms/nangate45/gds/NangateOpenCellLibrary.gds  \" \\\n",
      "        -rd config_file= \\\n",
      "        -rd seal_file=\"\" \\\n",
      "        -rd out_file=/working_dir/HLS_output/Synthesis/bash_flow/openroad/results/nangate45/main_kernel/base/6_1_merged.gds \\\n",
      "        -rd tech_file=/working_dir/HLS_output/Synthesis/bash_flow/openroad/objects/nangate45/main_kernel/base/klayout.lyt \\\n",
      "        -rd layer_map= \\\n",
      "        -r /opt/openroad/openroad_flow_scripts/flow/util/def2stream.py) 2>&1 | tee /working_dir/HLS_output/Synthesis/bash_flow/openroad/logs/nangate45/main_kernel/base/6_1_merge.log\n",
      "[INFO] Reporting cells prior to loading DEF ...\n",
      "[INFO] Reading DEF ...\n",
      "[INFO] Clearing cells...\n",
      "[INFO] Merging GDS/OAS files...\n",
      "\t/opt/openroad/openroad_flow_scripts/flow/platforms/nangate45/gds/NangateOpenCellLibrary.gds\n",
      "[INFO] Copying toplevel cell 'main_kernel'\n",
      "WARNING: no fill config file specified\n",
      "[INFO] Checking for missing cell from GDS/OAS...\n",
      "[INFO] Found GDS_ALLOW_EMPTY variable.\n",
      "[INFO] All LEF cells have matching GDS/OAS cells\n",
      "[INFO] Checking for orphan cell in the final layout...\n",
      "[INFO] No orphan cells\n",
      "[INFO] Writing out GDS/OAS '/working_dir/HLS_output/Synthesis/bash_flow/openroad/results/nangate45/main_kernel/base/6_1_merged.gds'\n",
      "Elapsed time: 0:02.40[h:]min:sec. CPU time: user 2.09 sys 0.22 (96%). Peak memory: 456936KB.\n",
      "cp /working_dir/HLS_output/Synthesis/bash_flow/openroad/results/nangate45/main_kernel/base/6_1_merged.gds /working_dir/HLS_output/Synthesis/bash_flow/openroad/results/nangate45/main_kernel/base/6_final.gds\n",
      "/files0/extended/bohm747/Development/soda/soda-opt/docs/tutorials/pact2022/docker-version\n"
     ]
    }
   ],
   "source": [
    "! scripts/run-openroad.sh baseline\n",
    "\n",
    "# Approx. 4min to execute"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### Optimized kernel"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 15,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "/files0/extended/bohm747/Development/soda/soda-opt/docs/tutorials/pact2022/docker-version/output/optimized /files0/extended/bohm747/Development/soda/soda-opt/docs/tutorials/pact2022/docker-version\n",
      "[INFO][FLOW] Using platform directory /opt/openroad/openroad_flow_scripts/flow/platforms/nangate45\n",
      "/opt/openroad/openroad_flow_scripts/flow/util/markDontUse.py -p \"TAPCELL_X1 FILLCELL_X1 AOI211_X1 OAI211_X1\" -i /opt/openroad/openroad_flow_scripts/flow/platforms/nangate45/lib/NangateOpenCellLibrary_typical.lib -o /working_dir/HLS_output/Synthesis/bash_flow/openroad/objects/nangate45/main_kernel/base/lib/NangateOpenCellLibrary_typical.lib\n",
      "Opening file for replace: /opt/openroad/openroad_flow_scripts/flow/platforms/nangate45/lib/NangateOpenCellLibrary_typical.lib\n",
      "Marked 4 cells as dont_use\n",
      "Commented 0 lines containing \"original_pin\"\n",
      "Replaced malformed functions 0\n",
      "Writing replaced file: /working_dir/HLS_output/Synthesis/bash_flow/openroad/objects/nangate45/main_kernel/base/lib/NangateOpenCellLibrary_typical.lib\n",
      "mkdir -p /working_dir/HLS_output/Synthesis/bash_flow/openroad/results/nangate45/main_kernel/base /working_dir/HLS_output/Synthesis/bash_flow/openroad/logs/nangate45/main_kernel/base /working_dir/HLS_output/Synthesis/bash_flow/openroad/reports/nangate45/main_kernel/base\n",
      "(/usr/bin/time -f 'Elapsed time: %E[h:]min:sec. CPU time: user %U sys %S (%P). Peak memory: %MKB.' /opt/openroad/yosys/bin/yosys -v 3 -c /opt/openroad/openroad_flow_scripts/flow/scripts/synth.tcl) 2>&1 | tee /working_dir/HLS_output/Synthesis/bash_flow/openroad/logs/nangate45/main_kernel/base/1_1_yosys.log\n",
      "1. Executing Verilog-2005 frontend: ./main_kernel.v\n",
      "2. Executing Liberty frontend.\n",
      "3. Executing Verilog-2005 frontend: /opt/openroad/openroad_flow_scripts/flow/platforms/nangate45/cells_clkgate.v\n",
      "4. Executing SYNTH pass.\n",
      "4.1. Executing HIERARCHY pass (managing design hierarchy).\n",
      "4.2. Executing AST frontend in derive mode using pre-parsed AST for module `\\main_kernel'.\n",
      "4.2.1. Analyzing design hierarchy..\n",
      "4.2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\\_main_kernel'.\n",
      "4.2.3. Analyzing design hierarchy..\n",
      "4.2.4. Executing AST frontend in derive mode using pre-parsed AST for module `\\flipflop_AR'.\n",
      "4.2.5. Executing AST frontend in derive mode using pre-parsed AST for module `\\datapath_main_kernel'.\n",
      "4.2.6. Executing AST frontend in derive mode using pre-parsed AST for module `\\controller_main_kernel'.\n",
      "4.2.7. Analyzing design hierarchy..\n",
      "4.2.8. Executing AST frontend in derive mode using pre-parsed AST for module `\\split_signal'.\n",
      "4.2.9. Executing AST frontend in derive mode using pre-parsed AST for module `\\split_signal'.\n",
      "4.2.10. Executing AST frontend in derive mode using pre-parsed AST for module `\\split_signal'.\n",
      "4.2.11. Executing AST frontend in derive mode using pre-parsed AST for module `\\register_SE'.\n",
      "4.2.12. Executing AST frontend in derive mode using pre-parsed AST for module `\\register_STD'.\n",
      "4.2.13. Executing AST frontend in derive mode using pre-parsed AST for module `\\join_signal'.\n",
      "4.2.14. Executing AST frontend in derive mode using pre-parsed AST for module `\\join_signal'.\n",
      "4.2.15. Executing AST frontend in derive mode using pre-parsed AST for module `\\join_signal'.\n",
      "4.2.16. Executing AST frontend in derive mode using pre-parsed AST for module `\\UUdata_converter_FU'.\n",
      "4.2.17. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_pointer_plus_expr_FU'.\n",
      "4.2.18. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_pointer_plus_expr_FU'.\n",
      "4.2.19. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_pointer_plus_expr_FU'.\n",
      "4.2.20. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_pointer_plus_expr_FU'.\n",
      "4.2.21. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_pointer_plus_expr_FU'.\n",
      "4.2.22. Executing AST frontend in derive mode using pre-parsed AST for module `\\UUdata_converter_FU'.\n",
      "4.2.23. Executing AST frontend in derive mode using pre-parsed AST for module `\\UUdata_converter_FU'.\n",
      "4.2.24. Executing AST frontend in derive mode using pre-parsed AST for module `\\UUdata_converter_FU'.\n",
      "4.2.25. Executing AST frontend in derive mode using pre-parsed AST for module `\\constant_value'.\n",
      "4.2.26. Executing AST frontend in derive mode using pre-parsed AST for module `\\constant_value'.\n",
      "4.2.27. Executing AST frontend in derive mode using pre-parsed AST for module `\\constant_value'.\n",
      "4.2.28. Executing AST frontend in derive mode using pre-parsed AST for module `\\constant_value'.\n",
      "4.2.29. Executing AST frontend in derive mode using pre-parsed AST for module `\\constant_value'.\n",
      "4.2.30. Executing AST frontend in derive mode using pre-parsed AST for module `\\constant_value'.\n",
      "4.2.31. Executing AST frontend in derive mode using pre-parsed AST for module `\\constant_value'.\n",
      "4.2.32. Executing AST frontend in derive mode using pre-parsed AST for module `\\constant_value'.\n",
      "4.2.33. Executing AST frontend in derive mode using pre-parsed AST for module `\\constant_value'.\n",
      "4.2.34. Executing AST frontend in derive mode using pre-parsed AST for module `\\constant_value'.\n",
      "4.2.35. Executing AST frontend in derive mode using pre-parsed AST for module `\\constant_value'.\n",
      "4.2.36. Executing AST frontend in derive mode using pre-parsed AST for module `\\constant_value'.\n",
      "4.2.37. Executing AST frontend in derive mode using pre-parsed AST for module `\\constant_value'.\n",
      "4.2.38. Executing AST frontend in derive mode using pre-parsed AST for module `\\constant_value'.\n",
      "4.2.39. Executing AST frontend in derive mode using pre-parsed AST for module `\\constant_value'.\n",
      "4.2.40. Executing AST frontend in derive mode using pre-parsed AST for module `\\constant_value'.\n",
      "4.2.41. Executing AST frontend in derive mode using pre-parsed AST for module `\\constant_value'.\n",
      "4.2.42. Executing AST frontend in derive mode using pre-parsed AST for module `\\constant_value'.\n",
      "4.2.43. Executing AST frontend in derive mode using pre-parsed AST for module `\\constant_value'.\n",
      "4.2.44. Executing AST frontend in derive mode using pre-parsed AST for module `\\constant_value'.\n",
      "4.2.45. Executing AST frontend in derive mode using pre-parsed AST for module `\\constant_value'.\n",
      "4.2.46. Executing AST frontend in derive mode using pre-parsed AST for module `\\constant_value'.\n",
      "4.2.47. Executing AST frontend in derive mode using pre-parsed AST for module `\\constant_value'.\n",
      "4.2.48. Executing AST frontend in derive mode using pre-parsed AST for module `\\constant_value'.\n",
      "4.2.49. Executing AST frontend in derive mode using pre-parsed AST for module `\\constant_value'.\n",
      "4.2.50. Executing AST frontend in derive mode using pre-parsed AST for module `\\constant_value'.\n",
      "4.2.51. Executing AST frontend in derive mode using pre-parsed AST for module `\\constant_value'.\n",
      "4.2.52. Executing AST frontend in derive mode using pre-parsed AST for module `\\constant_value'.\n",
      "4.2.53. Executing AST frontend in derive mode using pre-parsed AST for module `\\constant_value'.\n",
      "4.2.54. Executing AST frontend in derive mode using pre-parsed AST for module `\\constant_value'.\n",
      "4.2.55. Executing AST frontend in derive mode using pre-parsed AST for module `\\constant_value'.\n",
      "4.2.56. Executing AST frontend in derive mode using pre-parsed AST for module `\\constant_value'.\n",
      "4.2.57. Executing AST frontend in derive mode using pre-parsed AST for module `\\constant_value'.\n",
      "4.2.58. Executing AST frontend in derive mode using pre-parsed AST for module `\\bus_merger'.\n",
      "4.2.59. Executing AST frontend in derive mode using pre-parsed AST for module `\\bus_merger'.\n",
      "4.2.60. Executing AST frontend in derive mode using pre-parsed AST for module `\\bus_merger'.\n",
      "4.2.61. Executing AST frontend in derive mode using pre-parsed AST for module `\\__float_mule8m23b_127nih'.\n",
      "4.2.62. Executing AST frontend in derive mode using pre-parsed AST for module `\\__float_adde8m23b_127nih'.\n",
      "4.2.63. Executing AST frontend in derive mode using pre-parsed AST for module `\\MUX_GATE'.\n",
      "4.2.64. Executing AST frontend in derive mode using pre-parsed AST for module `\\MUX_GATE'.\n",
      "4.2.65. Executing AST frontend in derive mode using pre-parsed AST for module `\\BMEMORY_CTRLN'.\n",
      "4.2.66. Executing AST frontend in derive mode using pre-parsed AST for module `\\ASSIGN_VECTOR_BOOL_FU'.\n",
      "4.2.67. Analyzing design hierarchy..\n",
      "4.2.68. Executing AST frontend in derive mode using pre-parsed AST for module `\\register_STD'.\n",
      "4.2.69. Executing AST frontend in derive mode using pre-parsed AST for module `\\datapath___float_adde8m23b_127nih'.\n",
      "4.2.70. Executing AST frontend in derive mode using pre-parsed AST for module `\\controller___float_adde8m23b_127nih'.\n",
      "4.2.71. Executing AST frontend in derive mode using pre-parsed AST for module `\\datapath___float_mule8m23b_127nih'.\n",
      "4.2.72. Executing AST frontend in derive mode using pre-parsed AST for module `\\controller___float_mule8m23b_127nih'.\n",
      "4.2.73. Analyzing design hierarchy..\n",
      "4.2.74. Executing AST frontend in derive mode using pre-parsed AST for module `\\register_STD'.\n",
      "4.2.75. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_cond_expr_FU'.\n",
      "4.2.76. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_cond_expr_FU'.\n",
      "4.2.77. Executing AST frontend in derive mode using pre-parsed AST for module `\\truth_and_expr_FU'.\n",
      "4.2.78. Executing AST frontend in derive mode using pre-parsed AST for module `\\truth_or_expr_FU'.\n",
      "4.2.79. Executing AST frontend in derive mode using pre-parsed AST for module `\\UUdata_converter_FU'.\n",
      "4.2.80. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_rshift_expr_FU'.\n",
      "4.2.81. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_lshift_expr_FU'.\n",
      "4.2.82. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_rshift_expr_FU'.\n",
      "4.2.83. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_rshift_expr_FU'.\n",
      "4.2.84. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_lshift_expr_FU'.\n",
      "4.2.85. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_rshift_expr_FU'.\n",
      "4.2.86. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_lshift_expr_FU'.\n",
      "4.2.87. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_extract_bit_expr_FU'.\n",
      "4.2.88. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_lshift_expr_FU'.\n",
      "4.2.89. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_rshift_expr_FU'.\n",
      "4.2.90. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_lshift_expr_FU'.\n",
      "4.2.91. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_rshift_expr_FU'.\n",
      "4.2.92. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_lshift_expr_FU'.\n",
      "4.2.93. Executing AST frontend in derive mode using pre-parsed AST for module `\\truth_xor_expr_FU'.\n",
      "4.2.94. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_lshift_expr_FU'.\n",
      "4.2.95. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_eq_expr_FU'.\n",
      "4.2.96. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_ne_expr_FU'.\n",
      "4.2.97. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_eq_expr_FU'.\n",
      "4.2.98. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_ne_expr_FU'.\n",
      "4.2.99. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_eq_expr_FU'.\n",
      "4.2.100. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_eq_expr_FU'.\n",
      "4.2.101. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_eq_expr_FU'.\n",
      "4.2.102. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_eq_expr_FU'.\n",
      "4.2.103. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_bit_ior_expr_FU'.\n",
      "4.2.104. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_bit_and_expr_FU'.\n",
      "4.2.105. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_rshift_expr_FU'.\n",
      "4.2.106. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_bit_and_expr_FU'.\n",
      "4.2.107. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_rshift_expr_FU'.\n",
      "4.2.108. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_rshift_expr_FU'.\n",
      "4.2.109. Executing AST frontend in derive mode using pre-parsed AST for module `\\UUdata_converter_FU'.\n",
      "4.2.110. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_bit_ior_expr_FU'.\n",
      "4.2.111. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_bit_ior_expr_FU'.\n",
      "4.2.112. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_bit_xor_expr_FU'.\n",
      "4.2.113. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_bit_ior_expr_FU'.\n",
      "4.2.114. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_bit_and_expr_FU'.\n",
      "4.2.115. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_bit_and_expr_FU'.\n",
      "4.2.116. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_rshift_expr_FU'.\n",
      "4.2.117. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_bit_ior_expr_FU'.\n",
      "4.2.118. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_bit_and_expr_FU'.\n",
      "4.2.119. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_plus_expr_FU'.\n",
      "4.2.120. Executing AST frontend in derive mode using pre-parsed AST for module `\\UUdata_converter_FU'.\n",
      "4.2.121. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_lshift_expr_FU'.\n",
      "4.2.122. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_bit_xor_expr_FU'.\n",
      "4.2.123. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_bit_and_expr_FU'.\n",
      "4.2.124. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_mult_expr_FU'.\n",
      "4.2.125. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_lshift_expr_FU'.\n",
      "4.2.126. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_bit_and_expr_FU'.\n",
      "4.2.127. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_lshift_expr_FU'.\n",
      "4.2.128. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_rshift_expr_FU'.\n",
      "4.2.129. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_bit_ior_expr_FU'.\n",
      "4.2.130. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_ternary_plus_expr_FU'.\n",
      "4.2.131. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_bit_and_expr_FU'.\n",
      "4.2.132. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_bit_ior_expr_FU'.\n",
      "4.2.133. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_rshift_expr_FU'.\n",
      "4.2.134. Executing AST frontend in derive mode using pre-parsed AST for module `\\UUdata_converter_FU'.\n",
      "4.2.135. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_bit_and_expr_FU'.\n",
      "4.2.136. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_bit_and_expr_FU'.\n",
      "4.2.137. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_plus_expr_FU'.\n",
      "4.2.138. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_bit_and_expr_FU'.\n",
      "4.2.139. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_bit_ior_expr_FU'.\n",
      "4.2.140. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_rshift_expr_FU'.\n",
      "4.2.141. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_lshift_expr_FU'.\n",
      "4.2.142. Executing AST frontend in derive mode using pre-parsed AST for module `\\constant_value'.\n",
      "4.2.143. Executing AST frontend in derive mode using pre-parsed AST for module `\\constant_value'.\n",
      "4.2.144. Executing AST frontend in derive mode using pre-parsed AST for module `\\constant_value'.\n",
      "4.2.145. Executing AST frontend in derive mode using pre-parsed AST for module `\\constant_value'.\n",
      "4.2.146. Executing AST frontend in derive mode using pre-parsed AST for module `\\constant_value'.\n",
      "4.2.147. Executing AST frontend in derive mode using pre-parsed AST for module `\\constant_value'.\n",
      "4.2.148. Executing AST frontend in derive mode using pre-parsed AST for module `\\constant_value'.\n",
      "4.2.149. Executing AST frontend in derive mode using pre-parsed AST for module `\\constant_value'.\n",
      "4.2.150. Executing AST frontend in derive mode using pre-parsed AST for module `\\constant_value'.\n",
      "4.2.151. Executing AST frontend in derive mode using pre-parsed AST for module `\\constant_value'.\n",
      "4.2.152. Executing AST frontend in derive mode using pre-parsed AST for module `\\constant_value'.\n",
      "4.2.153. Executing AST frontend in derive mode using pre-parsed AST for module `\\constant_value'.\n",
      "4.2.154. Executing AST frontend in derive mode using pre-parsed AST for module `\\constant_value'.\n",
      "4.2.155. Executing AST frontend in derive mode using pre-parsed AST for module `\\constant_value'.\n",
      "4.2.156. Executing AST frontend in derive mode using pre-parsed AST for module `\\constant_value'.\n",
      "4.2.157. Executing AST frontend in derive mode using pre-parsed AST for module `\\constant_value'.\n",
      "4.2.158. Executing AST frontend in derive mode using pre-parsed AST for module `\\constant_value'.\n",
      "4.2.159. Executing AST frontend in derive mode using pre-parsed AST for module `\\register_STD'.\n",
      "4.2.160. Executing AST frontend in derive mode using pre-parsed AST for module `\\register_SE'.\n",
      "4.2.161. Executing AST frontend in derive mode using pre-parsed AST for module `\\register_SE'.\n",
      "4.2.162. Executing AST frontend in derive mode using pre-parsed AST for module `\\register_STD'.\n",
      "4.2.163. Executing AST frontend in derive mode using pre-parsed AST for module `\\register_STD'.\n",
      "4.2.164. Executing AST frontend in derive mode using pre-parsed AST for module `\\register_STD'.\n",
      "4.2.165. Executing AST frontend in derive mode using pre-parsed AST for module `\\ASSIGN_UNSIGNED_FU'.\n",
      "4.2.166. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_rshift_expr_FU'.\n",
      "4.2.167. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_lshift_expr_FU'.\n",
      "4.2.168. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_rshift_expr_FU'.\n",
      "4.2.169. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_rshift_expr_FU'.\n",
      "4.2.170. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_lshift_expr_FU'.\n",
      "4.2.171. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_rshift_expr_FU'.\n",
      "4.2.172. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_rshift_expr_FU'.\n",
      "4.2.173. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_lshift_expr_FU'.\n",
      "4.2.174. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_rshift_expr_FU'.\n",
      "4.2.175. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_rshift_expr_FU'.\n",
      "4.2.176. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_lshift_expr_FU'.\n",
      "4.2.177. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_rshift_expr_FU'.\n",
      "4.2.178. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_rshift_expr_FU'.\n",
      "4.2.179. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_lshift_expr_FU'.\n",
      "4.2.180. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_bit_and_expr_FU'.\n",
      "4.2.181. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_lshift_expr_FU'.\n",
      "4.2.182. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_plus_expr_FU'.\n",
      "4.2.183. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_rshift_expr_FU'.\n",
      "4.2.184. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_rshift_expr_FU'.\n",
      "4.2.185. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_lshift_expr_FU'.\n",
      "4.2.186. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_lshift_expr_FU'.\n",
      "4.2.187. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_lshift_expr_FU'.\n",
      "4.2.188. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_lshift_expr_FU'.\n",
      "4.2.189. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_lshift_expr_FU'.\n",
      "4.2.190. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_lt_expr_FU'.\n",
      "4.2.191. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_eq_expr_FU'.\n",
      "4.2.192. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_eq_expr_FU'.\n",
      "4.2.193. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_eq_expr_FU'.\n",
      "4.2.194. Executing AST frontend in derive mode using pre-parsed AST for module `\\UIdata_converter_FU'.\n",
      "4.2.195. Executing AST frontend in derive mode using pre-parsed AST for module `\\lshift_expr_FU'.\n",
      "4.2.196. Executing AST frontend in derive mode using pre-parsed AST for module `\\lshift_expr_FU'.\n",
      "4.2.197. Executing AST frontend in derive mode using pre-parsed AST for module `\\IUdata_converter_FU'.\n",
      "4.2.198. Executing AST frontend in derive mode using pre-parsed AST for module `\\rshift_expr_FU'.\n",
      "4.2.199. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_ne_expr_FU'.\n",
      "4.2.200. Executing AST frontend in derive mode using pre-parsed AST for module `\\IUdata_converter_FU'.\n",
      "4.2.201. Executing AST frontend in derive mode using pre-parsed AST for module `\\rshift_expr_FU'.\n",
      "4.2.202. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_ne_expr_FU'.\n",
      "4.2.203. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_lt_expr_FU'.\n",
      "4.2.204. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_bit_ior_expr_FU'.\n",
      "4.2.205. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_bit_ior_expr_FU'.\n",
      "4.2.206. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_lshift_expr_FU'.\n",
      "4.2.207. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_bit_ior_expr_FU'.\n",
      "4.2.208. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_lshift_expr_FU'.\n",
      "4.2.209. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_cond_expr_FU'.\n",
      "4.2.210. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_cond_expr_FU'.\n",
      "4.2.211. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_bit_and_expr_FU'.\n",
      "4.2.212. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_cond_expr_FU'.\n",
      "4.2.213. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_rshift_expr_FU'.\n",
      "4.2.214. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_plus_expr_FU'.\n",
      "4.2.215. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_rshift_expr_FU'.\n",
      "4.2.216. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_rshift_expr_FU'.\n",
      "4.2.217. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_bit_and_expr_FU'.\n",
      "4.2.218. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_bit_ior_expr_FU'.\n",
      "4.2.219. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_rshift_expr_FU'.\n",
      "4.2.220. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_cond_expr_FU'.\n",
      "4.2.221. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_ternary_pm_expr_FU'.\n",
      "4.2.222. Executing AST frontend in derive mode using pre-parsed AST for module `\\UUdata_converter_FU'.\n",
      "4.2.223. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_bit_ior_expr_FU'.\n",
      "4.2.224. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_bit_ior_expr_FU'.\n",
      "4.2.225. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_bit_ior_expr_FU'.\n",
      "4.2.226. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_bit_ior_expr_FU'.\n",
      "4.2.227. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_lshift_expr_FU'.\n",
      "4.2.228. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_cond_expr_FU'.\n",
      "4.2.229. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_lshift_expr_FU'.\n",
      "4.2.230. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_bit_and_expr_FU'.\n",
      "4.2.231. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_cond_expr_FU'.\n",
      "4.2.232. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_lshift_expr_FU'.\n",
      "4.2.233. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_bit_and_expr_FU'.\n",
      "4.2.234. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_cond_expr_FU'.\n",
      "4.2.235. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_lshift_expr_FU'.\n",
      "4.2.236. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_cond_expr_FU'.\n",
      "4.2.237. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_lshift_expr_FU'.\n",
      "4.2.238. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_bit_and_expr_FU'.\n",
      "4.2.239. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_bit_and_expr_FU'.\n",
      "4.2.240. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_plus_expr_FU'.\n",
      "4.2.241. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_bit_ior_concat_expr_FU'.\n",
      "4.2.242. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_bit_xor_expr_FU'.\n",
      "4.2.243. Executing AST frontend in derive mode using pre-parsed AST for module `\\IIdata_converter_FU'.\n",
      "4.2.244. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_bit_and_expr_FU'.\n",
      "4.2.245. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_rshift_expr_FU'.\n",
      "4.2.246. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_bit_and_expr_FU'.\n",
      "4.2.247. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_bit_xor_expr_FU'.\n",
      "4.2.248. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_lshift_expr_FU'.\n",
      "4.2.249. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_bit_and_expr_FU'.\n",
      "4.2.250. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_bit_ior_expr_FU'.\n",
      "4.2.251. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_rshift_expr_FU'.\n",
      "4.2.252. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_lshift_expr_FU'.\n",
      "4.2.253. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_minus_expr_FU'.\n",
      "4.2.254. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_bit_and_expr_FU'.\n",
      "4.2.255. Executing AST frontend in derive mode using pre-parsed AST for module `\\ui_bit_and_expr_FU'.\n",
      "4.2.256. Executing AST frontend in derive mode using pre-parsed AST for module `\\constant_value'.\n",
      "4.2.257. Executing AST frontend in derive mode using pre-parsed AST for module `\\constant_value'.\n",
      "4.2.258. Executing AST frontend in derive mode using pre-parsed AST for module `\\constant_value'.\n",
      "4.2.259. Executing AST frontend in derive mode using pre-parsed AST for module `\\constant_value'.\n",
      "4.2.260. Executing AST frontend in derive mode using pre-parsed AST for module `\\constant_value'.\n",
      "4.2.261. Executing AST frontend in derive mode using pre-parsed AST for module `\\constant_value'.\n",
      "4.2.262. Executing AST frontend in derive mode using pre-parsed AST for module `\\constant_value'.\n",
      "4.2.263. Executing AST frontend in derive mode using pre-parsed AST for module `\\constant_value'.\n",
      "4.2.264. Executing AST frontend in derive mode using pre-parsed AST for module `\\constant_value'.\n",
      "4.2.265. Executing AST frontend in derive mode using pre-parsed AST for module `\\constant_value'.\n",
      "4.2.266. Executing AST frontend in derive mode using pre-parsed AST for module `\\constant_value'.\n",
      "4.2.267. Executing AST frontend in derive mode using pre-parsed AST for module `\\constant_value'.\n",
      "4.2.268. Executing AST frontend in derive mode using pre-parsed AST for module `\\constant_value'.\n",
      "4.2.269. Executing AST frontend in derive mode using pre-parsed AST for module `\\constant_value'.\n",
      "4.2.270. Analyzing design hierarchy..\n",
      "4.2.271. Analyzing design hierarchy..\n",
      "4.3. Executing PROC pass (convert processes to netlists).\n",
      "4.3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).\n",
      "4.3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).\n",
      "4.3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).\n",
      "4.3.4. Executing PROC_INIT pass (extract init attributes).\n",
      "4.3.5. Executing PROC_ARST pass (detect async resets in processes).\n",
      "4.3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).\n",
      "4.3.7. Executing PROC_DLATCH pass (convert process syncs to latches).\n",
      "4.3.8. Executing PROC_DFF pass (convert process syncs to FFs).\n",
      "4.3.9. Executing PROC_MEMWR pass (convert process memory writes to cells).\n",
      "4.3.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).\n",
      "4.3.11. Executing OPT_EXPR pass (perform const folding).\n",
      "4.4. Executing FLATTEN pass (flatten design).\n",
      "4.5. Executing OPT_EXPR pass (perform const folding).\n",
      "4.6. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "4.7. Executing CHECK pass (checking for obvious problems).\n",
      "4.8. Executing OPT pass (performing simple optimizations).\n",
      "4.8.1. Executing OPT_EXPR pass (perform const folding).\n",
      "4.8.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "4.8.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "4.8.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "4.8.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "4.8.6. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "4.8.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "4.8.8. Executing OPT_EXPR pass (perform const folding).\n",
      "4.8.9. Rerunning OPT passes. (Maybe there is more to do..)\n",
      "4.8.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "4.8.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "4.8.12. Executing OPT_MERGE pass (detect identical cells).\n",
      "4.8.13. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "4.8.14. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "4.8.15. Executing OPT_EXPR pass (perform const folding).\n",
      "4.8.16. Finished OPT passes. (There is nothing left to do.)\n",
      "4.9. Executing FSM pass (extract and optimize FSM).\n",
      "4.9.1. Executing FSM_DETECT pass (finding FSMs in design).\n",
      "4.9.2. Executing FSM_EXTRACT pass (extracting FSM from design).\n",
      "4.9.3. Executing FSM_OPT pass (simple optimizations of FSMs).\n",
      "4.9.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "4.9.5. Executing FSM_OPT pass (simple optimizations of FSMs).\n",
      "4.9.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).\n",
      "4.9.7. Executing FSM_INFO pass (dumping all available information on FSM cells).\n",
      "4.9.8. Executing FSM_MAP pass (mapping FSMs to basic logic).\n",
      "4.10. Executing OPT pass (performing simple optimizations).\n",
      "4.10.1. Executing OPT_EXPR pass (perform const folding).\n",
      "4.10.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "4.10.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "4.10.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "4.10.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "4.10.6. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "4.10.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "4.10.8. Executing OPT_EXPR pass (perform const folding).\n",
      "4.10.9. Rerunning OPT passes. (Maybe there is more to do..)\n",
      "4.10.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "4.10.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "4.10.12. Executing OPT_MERGE pass (detect identical cells).\n",
      "4.10.13. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "4.10.14. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "4.10.15. Executing OPT_EXPR pass (perform const folding).\n",
      "4.10.16. Rerunning OPT passes. (Maybe there is more to do..)\n",
      "4.10.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "4.10.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "4.10.19. Executing OPT_MERGE pass (detect identical cells).\n",
      "4.10.20. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "4.10.21. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "4.10.22. Executing OPT_EXPR pass (perform const folding).\n",
      "4.10.23. Finished OPT passes. (There is nothing left to do.)\n",
      "4.11. Executing WREDUCE pass (reducing word size of cells).\n",
      "4.12. Executing PEEPOPT pass (run peephole optimizers).\n",
      "4.13. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "4.14. Executing ALUMACC pass (create $alu and $macc cells).\n",
      "4.15. Executing SHARE pass (SAT-based resource sharing).\n",
      "4.16. Executing OPT pass (performing simple optimizations).\n",
      "4.16.1. Executing OPT_EXPR pass (perform const folding).\n",
      "4.16.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "4.16.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "4.16.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "4.16.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "4.16.6. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "4.16.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "4.16.8. Executing OPT_EXPR pass (perform const folding).\n",
      "4.16.9. Rerunning OPT passes. (Maybe there is more to do..)\n",
      "4.16.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "4.16.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "4.16.12. Executing OPT_MERGE pass (detect identical cells).\n",
      "4.16.13. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "4.16.14. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "4.16.15. Executing OPT_EXPR pass (perform const folding).\n",
      "4.16.16. Finished OPT passes. (There is nothing left to do.)\n",
      "4.17. Executing MEMORY pass.\n",
      "4.17.1. Executing OPT_MEM pass (optimize memories).\n",
      "4.17.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).\n",
      "4.17.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).\n",
      "4.17.4. Executing MEMORY_DFF pass (merging $dff cells to $memrd).\n",
      "4.17.5. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "4.17.6. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).\n",
      "4.17.7. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).\n",
      "4.17.8. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "4.17.9. Executing MEMORY_COLLECT pass (generating $mem cells).\n",
      "4.18. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "4.19. Executing OPT pass (performing simple optimizations).\n",
      "4.19.1. Executing OPT_EXPR pass (perform const folding).\n",
      "4.19.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "4.19.3. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "4.19.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "4.19.5. Finished fast OPT passes.\n",
      "4.20. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).\n",
      "4.21. Executing OPT pass (performing simple optimizations).\n",
      "4.21.1. Executing OPT_EXPR pass (perform const folding).\n",
      "4.21.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "4.21.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "4.21.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "4.21.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "4.21.6. Executing OPT_SHARE pass.\n",
      "4.21.7. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "4.21.8. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "4.21.9. Executing OPT_EXPR pass (perform const folding).\n",
      "4.21.10. Rerunning OPT passes. (Maybe there is more to do..)\n",
      "4.21.11. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "4.21.12. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "4.21.13. Executing OPT_MERGE pass (detect identical cells).\n",
      "4.21.14. Executing OPT_SHARE pass.\n",
      "4.21.15. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "4.21.16. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "4.21.17. Executing OPT_EXPR pass (perform const folding).\n",
      "4.21.18. Rerunning OPT passes. (Maybe there is more to do..)\n",
      "4.21.19. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "4.21.20. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "4.21.21. Executing OPT_MERGE pass (detect identical cells).\n",
      "4.21.22. Executing OPT_SHARE pass.\n",
      "4.21.23. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "4.21.24. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "4.21.25. Executing OPT_EXPR pass (perform const folding).\n",
      "4.21.26. Finished OPT passes. (There is nothing left to do.)\n",
      "4.22. Executing TECHMAP pass (map to technology primitives).\n",
      "4.22.1. Executing Verilog-2005 frontend: /opt/openroad/yosys/bin/../share/yosys/techmap.v\n",
      "4.22.2. Continuing TECHMAP pass.\n",
      "4.23. Executing OPT pass (performing simple optimizations).\n",
      "4.23.1. Executing OPT_EXPR pass (perform const folding).\n",
      "4.23.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "4.23.3. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "4.23.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "4.23.5. Finished fast OPT passes.\n",
      "4.24. Executing ABC pass (technology mapping using ABC).\n",
      "4.24.1. Extracting gate netlist of module `\\main_kernel' to `<abc-temp-dir>/input.blif'..\n",
      "4.25. Executing OPT pass (performing simple optimizations).\n",
      "4.25.1. Executing OPT_EXPR pass (perform const folding).\n",
      "4.25.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "4.25.3. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "4.25.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "4.25.5. Finished fast OPT passes.\n",
      "4.26. Executing HIERARCHY pass (managing design hierarchy).\n",
      "4.26.1. Analyzing design hierarchy..\n",
      "4.26.2. Analyzing design hierarchy..\n",
      "4.27. Printing statistics.\n",
      "4.28. Executing CHECK pass (checking for obvious problems).\n",
      "5. Executing OPT pass (performing simple optimizations).\n",
      "5.1. Executing OPT_EXPR pass (perform const folding).\n",
      "5.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "5.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "5.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "5.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "5.6. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "5.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "5.8. Executing OPT_EXPR pass (perform const folding).\n",
      "5.9. Rerunning OPT passes. (Maybe there is more to do..)\n",
      "5.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "5.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "5.12. Executing OPT_MERGE pass (detect identical cells).\n",
      "5.13. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "5.14. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "5.15. Executing OPT_EXPR pass (perform const folding).\n",
      "5.16. Finished OPT passes. (There is nothing left to do.)\n",
      "6. Executing EXTRACT_FA pass (find and extract full/half adders).\n",
      "7. Executing TECHMAP pass (map to technology primitives).\n",
      "7.1. Executing Verilog-2005 frontend: /opt/openroad/openroad_flow_scripts/flow/platforms/nangate45/cells_adders.v\n",
      "7.2. Continuing TECHMAP pass.\n",
      "8. Executing TECHMAP pass (map to technology primitives).\n",
      "8.1. Executing Verilog-2005 frontend: /opt/openroad/yosys/bin/../share/yosys/techmap.v\n",
      "8.2. Continuing TECHMAP pass.\n",
      "9. Executing OPT pass (performing simple optimizations).\n",
      "9.1. Executing OPT_EXPR pass (perform const folding).\n",
      "9.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "9.3. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "9.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "9.5. Finished fast OPT passes.\n",
      "10. Executing TECHMAP pass (map to technology primitives).\n",
      "10.1. Executing Verilog-2005 frontend: /opt/openroad/openroad_flow_scripts/flow/platforms/nangate45/cells_latch.v\n",
      "10.2. Continuing TECHMAP pass.\n",
      "11. Executing DFFLIBMAP pass (mapping DFF cells to sequential cells from liberty file).\n",
      "Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFRS_X1' - skipping.\n",
      "Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFRS_X2' - skipping.\n",
      "Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFR_X1' - skipping.\n",
      "Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFR_X2' - skipping.\n",
      "Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFS_X1' - skipping.\n",
      "Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFS_X2' - skipping.\n",
      "Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFF_X1' - skipping.\n",
      "Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFF_X2' - skipping.\n",
      "11.1. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).\n",
      "12. Executing OPT pass (performing simple optimizations).\n",
      "12.1. Executing OPT_EXPR pass (perform const folding).\n",
      "12.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "12.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "12.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "12.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "12.6. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "12.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "12.8. Executing OPT_EXPR pass (perform const folding).\n",
      "12.9. Rerunning OPT passes. (Maybe there is more to do..)\n",
      "12.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "12.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "12.12. Executing OPT_MERGE pass (detect identical cells).\n",
      "12.13. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "12.14. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "12.15. Executing OPT_EXPR pass (perform const folding).\n",
      "12.16. Finished OPT passes. (There is nothing left to do.)\n",
      "Using ABC speed script.\n",
      "[FLOW] Set ABC_CLOCK_PERIOD_IN_PS to: 5000\n",
      "13. Executing ABC pass (technology mapping using ABC).\n",
      "13.1. Extracting gate netlist of module `\\main_kernel' to `<abc-temp-dir>/input.blif'..\n",
      "13.1.1. Executing ABC.\n",
      "13.1.2. Re-integrating ABC results.\n",
      "14. Executing SETUNDEF pass (replace undef values with defined constants).\n",
      "15. Executing SPLITNETS pass (splitting up multi-bit signals).\n",
      "16. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "17. Executing HILOMAP pass (mapping to constant drivers).\n",
      "18. Executing INSBUF pass (insert buffer cells for connected wires).\n",
      "19. Executing CHECK pass (checking for obvious problems).\n",
      "20. Printing statistics.\n",
      "21. Executing Verilog backend.\n",
      "Warnings: 8 unique messages, 72 total\n",
      "End of script. Logfile hash: 3331913d08, CPU: user 305.97s system 1.50s, MEM: 1233.88 MB peak\n",
      "Yosys 0.13+15 (git sha1 bc027b2, gcc 9.4.0-1ubuntu1~20.04.1 -fPIC -Os)\n",
      "Time spent: 31% 2x abc (139 sec), 17% 36x opt_clean (78 sec), ...\n",
      "Elapsed time: 7:21.62[h:]min:sec. CPU time: user 434.72 sys 6.84 (99%). Peak memory: 1263492KB.\n",
      "mkdir -p /working_dir/HLS_output/Synthesis/bash_flow/openroad/results/nangate45/main_kernel/base /working_dir/HLS_output/Synthesis/bash_flow/openroad/logs/nangate45/main_kernel/base /working_dir/HLS_output/Synthesis/bash_flow/openroad/reports/nangate45/main_kernel/base\n",
      "cp /working_dir/HLS_output/Synthesis/bash_flow/openroad/results/nangate45/main_kernel/base/1_1_yosys.v /working_dir/HLS_output/Synthesis/bash_flow/openroad/results/nangate45/main_kernel/base/1_synth.v\n",
      "mkdir -p /working_dir/HLS_output/Synthesis/bash_flow/openroad/results/nangate45/main_kernel/base /working_dir/HLS_output/Synthesis/bash_flow/openroad/logs/nangate45/main_kernel/base /working_dir/HLS_output/Synthesis/bash_flow/openroad/reports/nangate45/main_kernel/base\n",
      "cp HLS_output/Synthesis/nangate45_constraints.sdc /working_dir/HLS_output/Synthesis/bash_flow/openroad/results/nangate45/main_kernel/base/1_synth.sdc\n",
      "(/usr/bin/time -f 'Elapsed time: %E[h:]min:sec. CPU time: user %U sys %S (%P). Peak memory: %MKB.' /opt/openroad/OpenROAD/bin/openroad -exit -no_init  /opt/openroad/openroad_flow_scripts/flow/scripts/floorplan.tcl -metrics /working_dir/HLS_output/Synthesis/bash_flow/openroad/logs/nangate45/main_kernel/base/2_1_floorplan.json) 2>&1 | tee /working_dir/HLS_output/Synthesis/bash_flow/openroad/logs/nangate45/main_kernel/base/2_1_floorplan.log\n",
      "OpenROAD c525def45ee16f937b86892ecf9afaa44ae0b1a5 \n",
      "This program is licensed under the BSD-3 license. See the LICENSE file for details.\n",
      "Components of this program may be licensed under more restrictive licenses which must be honored.\n",
      "[INFO ODB-0222] Reading LEF file: /opt/openroad/openroad_flow_scripts/flow/platforms/nangate45/lef/NangateOpenCellLibrary.tech.lef\n",
      "[INFO ODB-0223]     Created 22 technology layers\n",
      "[INFO ODB-0224]     Created 27 technology vias\n",
      "[INFO ODB-0226] Finished LEF file:  /opt/openroad/openroad_flow_scripts/flow/platforms/nangate45/lef/NangateOpenCellLibrary.tech.lef\n",
      "[INFO ODB-0222] Reading LEF file: /opt/openroad/openroad_flow_scripts/flow/platforms/nangate45/lef/NangateOpenCellLibrary.macro.mod.lef\n",
      "[INFO ODB-0225]     Created 135 library cells\n",
      "[INFO ODB-0226] Finished LEF file:  /opt/openroad/openroad_flow_scripts/flow/platforms/nangate45/lef/NangateOpenCellLibrary.macro.mod.lef\n",
      "number instances in verilog is 114352\n",
      "[WARNING IFP-0028] Core area lower left (2.000, 2.000) snapped to (2.090, 2.800).\n",
      "[INFO IFP-0001] Added 1062 rows of 7829 sites.\n",
      "[INFO RSZ-0026] Removed 8036 buffers.\n",
      "Default units for flow\n",
      " time 1ns\n",
      " capacitance 1fF\n",
      " resistance 1kohm\n",
      " voltage 1v\n",
      " current 1mA\n",
      " power 1nW\n",
      " distance 1um\n",
      "\n",
      "==========================================================================\n",
      "floorplan final report_tns\n",
      "--------------------------------------------------------------------------\n",
      "tns -177074.05\n",
      "\n",
      "==========================================================================\n",
      "floorplan final report_wns\n",
      "--------------------------------------------------------------------------\n",
      "wns -50.11\n",
      "\n",
      "==========================================================================\n",
      "floorplan final report_worst_slack\n",
      "--------------------------------------------------------------------------\n",
      "worst slack -50.11\n",
      "\n",
      "==========================================================================\n",
      "floorplan final report_clock_skew\n",
      "--------------------------------------------------------------------------\n",
      "Clock clock\n",
      "Latency      CRPR       Skew\n",
      "_221757_/CK ^\n",
      "   0.00\n",
      "_221821_/CK ^\n",
      "   0.00      0.00       0.00\n",
      "\n",
      "\n",
      "==========================================================================\n",
      "floorplan final report_checks -path_delay min\n",
      "--------------------------------------------------------------------------\n",
      "Startpoint: _235966_ (rising edge-triggered flip-flop clocked by clock)\n",
      "Endpoint: _235694_ (rising edge-triggered flip-flop clocked by clock)\n",
      "Path Group: clock\n",
      "Path Type: min\n",
      "\n",
      "Fanout     Cap    Slew   Delay    Time   Description\n",
      "-----------------------------------------------------------------------------\n",
      "                  0.00    0.00    0.00   clock clock (rise edge)\n",
      "                          0.00    0.00   clock network delay (ideal)\n",
      "                  0.00    0.00    0.00 ^ _235966_/CK (DFF_X1)\n",
      "                  0.02    0.10    0.10 v _235966_/Q (DFF_X1)\n",
      "     9   12.78                           _main_kernel_i0.Datapath_i.__float_adde8m23b_127nih_806_i0.Datapath_i.reg_14.reg_out1[31] (net)\n",
      "                  0.02    0.00    0.10 v _235694_/D (DFF_X1)\n",
      "                                  0.10   data arrival time\n",
      "\n",
      "                  0.00    0.00    0.00   clock clock (rise edge)\n",
      "                          0.00    0.00   clock network delay (ideal)\n",
      "                          0.00    0.00   clock reconvergence pessimism\n",
      "                                  0.00 ^ _235694_/CK (DFF_X1)\n",
      "                          0.00    0.00   library hold time\n",
      "                                  0.00   data required time\n",
      "-----------------------------------------------------------------------------\n",
      "                                  0.00   data required time\n",
      "                                 -0.10   data arrival time\n",
      "-----------------------------------------------------------------------------\n",
      "                                  0.09   slack (MET)\n",
      "\n",
      "\n",
      "\n",
      "==========================================================================\n",
      "floorplan final report_checks -path_delay max\n",
      "--------------------------------------------------------------------------\n",
      "Startpoint: _235865_ (rising edge-triggered flip-flop clocked by clock)\n",
      "Endpoint: Mout_addr_ram[38] (output port clocked by clock)\n",
      "Path Group: clock\n",
      "Path Type: max\n",
      "\n",
      "Fanout     Cap    Slew   Delay    Time   Description\n",
      "-----------------------------------------------------------------------------\n",
      "                  0.00    0.00    0.00   clock clock (rise edge)\n",
      "                          0.00    0.00   clock network delay (ideal)\n",
      "                  0.00    0.00    0.00 ^ _235865_/CK (DFF_X1)\n",
      "                  0.33    0.42    0.42 ^ _235865_/Q (DFF_X1)\n",
      "    54  141.33                           _main_kernel_i0.Controller_i._present_state[2] (net)\n",
      "                  0.33    0.00    0.42 ^ _141723_/A2 (NAND4_X1)\n",
      "                  3.97    4.99    5.41 v _141723_/ZN (NAND4_X1)\n",
      "   454 1200.40                           _054432_ (net)\n",
      "                  3.97    0.00    5.41 v _156294_/A2 (NOR2_X1)\n",
      "                  7.73   47.79   53.20 ^ _156294_/ZN (NOR2_X1)\n",
      "   614 1701.10                           _021218_ (net)\n",
      "                  7.73    0.00   53.20 ^ _156528_/B1 (AOI221_X1)\n",
      "                  1.34    0.11   53.31 v _156528_/ZN (AOI221_X1)\n",
      "     1    1.72                           _021449_ (net)\n",
      "                  1.34    0.00   53.31 v _156529_/B2 (AOI21_X1)\n",
      "                  0.19    0.40   53.70 ^ _156529_/ZN (AOI21_X1)\n",
      "     1    1.99                           _021450_ (net)\n",
      "                  0.19    0.00   53.70 ^ _156530_/A (AOI221_X1)\n",
      "                  1.29    0.02   53.72 v _156530_/ZN (AOI221_X1)\n",
      "     1    1.72                           _021451_ (net)\n",
      "                  1.29    0.00   53.72 v _156531_/B2 (AOI21_X1)\n",
      "                  0.18    0.38   54.11 ^ _156531_/ZN (AOI21_X1)\n",
      "     1    1.93                           _021452_ (net)\n",
      "                  0.18    0.00   54.11 ^ _156532_/A3 (NOR3_X1)\n",
      "                  0.08    0.00   54.11 v _156532_/ZN (NOR3_X1)\n",
      "     1    0.31                           Mout_addr_ram[38] (net)\n",
      "                  0.08    0.00   54.11 v Mout_addr_ram[38] (out)\n",
      "                                 54.11   data arrival time\n",
      "\n",
      "                  0.00    5.00    5.00   clock clock (rise edge)\n",
      "                          0.00    5.00   clock network delay (ideal)\n",
      "                          0.00    5.00   clock reconvergence pessimism\n",
      "                         -1.00    4.00   output external delay\n",
      "                                  4.00   data required time\n",
      "-----------------------------------------------------------------------------\n",
      "                                  4.00   data required time\n",
      "                                -54.11   data arrival time\n",
      "-----------------------------------------------------------------------------\n",
      "                                -50.11   slack (VIOLATED)\n",
      "\n",
      "\n",
      "\n",
      "==========================================================================\n",
      "floorplan final report_checks -unconstrained\n",
      "--------------------------------------------------------------------------\n",
      "Startpoint: _235865_ (rising edge-triggered flip-flop clocked by clock)\n",
      "Endpoint: Mout_addr_ram[38] (output port clocked by clock)\n",
      "Path Group: clock\n",
      "Path Type: max\n",
      "\n",
      "Fanout     Cap    Slew   Delay    Time   Description\n",
      "-----------------------------------------------------------------------------\n",
      "                  0.00    0.00    0.00   clock clock (rise edge)\n",
      "                          0.00    0.00   clock network delay (ideal)\n",
      "                  0.00    0.00    0.00 ^ _235865_/CK (DFF_X1)\n",
      "                  0.33    0.42    0.42 ^ _235865_/Q (DFF_X1)\n",
      "    54  141.33                           _main_kernel_i0.Controller_i._present_state[2] (net)\n",
      "                  0.33    0.00    0.42 ^ _141723_/A2 (NAND4_X1)\n",
      "                  3.97    4.99    5.41 v _141723_/ZN (NAND4_X1)\n",
      "   454 1200.40                           _054432_ (net)\n",
      "                  3.97    0.00    5.41 v _156294_/A2 (NOR2_X1)\n",
      "                  7.73   47.79   53.20 ^ _156294_/ZN (NOR2_X1)\n",
      "   614 1701.10                           _021218_ (net)\n",
      "                  7.73    0.00   53.20 ^ _156528_/B1 (AOI221_X1)\n",
      "                  1.34    0.11   53.31 v _156528_/ZN (AOI221_X1)\n",
      "     1    1.72                           _021449_ (net)\n",
      "                  1.34    0.00   53.31 v _156529_/B2 (AOI21_X1)\n",
      "                  0.19    0.40   53.70 ^ _156529_/ZN (AOI21_X1)\n",
      "     1    1.99                           _021450_ (net)\n",
      "                  0.19    0.00   53.70 ^ _156530_/A (AOI221_X1)\n",
      "                  1.29    0.02   53.72 v _156530_/ZN (AOI221_X1)\n",
      "     1    1.72                           _021451_ (net)\n",
      "                  1.29    0.00   53.72 v _156531_/B2 (AOI21_X1)\n",
      "                  0.18    0.38   54.11 ^ _156531_/ZN (AOI21_X1)\n",
      "     1    1.93                           _021452_ (net)\n",
      "                  0.18    0.00   54.11 ^ _156532_/A3 (NOR3_X1)\n",
      "                  0.08    0.00   54.11 v _156532_/ZN (NOR3_X1)\n",
      "     1    0.31                           Mout_addr_ram[38] (net)\n",
      "                  0.08    0.00   54.11 v Mout_addr_ram[38] (out)\n",
      "                                 54.11   data arrival time\n",
      "\n",
      "                  0.00    5.00    5.00   clock clock (rise edge)\n",
      "                          0.00    5.00   clock network delay (ideal)\n",
      "                          0.00    5.00   clock reconvergence pessimism\n",
      "                         -1.00    4.00   output external delay\n",
      "                                  4.00   data required time\n",
      "-----------------------------------------------------------------------------\n",
      "                                  4.00   data required time\n",
      "                                -54.11   data arrival time\n",
      "-----------------------------------------------------------------------------\n",
      "                                -50.11   slack (VIOLATED)\n",
      "\n",
      "\n",
      "\n",
      "==========================================================================\n",
      "floorplan final report_power\n",
      "--------------------------------------------------------------------------\n",
      "Group                  Internal  Switching    Leakage      Total\n",
      "                          Power      Power      Power      Power (Watts)\n",
      "----------------------------------------------------------------\n",
      "Sequential             1.74e-02   2.73e-03   1.31e-03   2.14e-02  44.3%\n",
      "Combinational          1.72e-02   6.87e-03   2.94e-03   2.70e-02  55.7%\n",
      "Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%\n",
      "Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%\n",
      "----------------------------------------------------------------\n",
      "Total                  3.46e-02   9.60e-03   4.25e-03   4.84e-02 100.0%\n",
      "                          71.4%      19.8%       8.8%\n",
      "\n",
      "==========================================================================\n",
      "floorplan final report_design_area\n",
      "--------------------------------------------------------------------------\n",
      "Design area 214810 u^2 10% utilization.\n",
      "Core area = 8846519472000\n",
      "\n",
      "Elapsed time: 0:20.08[h:]min:sec. CPU time: user 19.76 sys 0.31 (99%). Peak memory: 497860KB.\n",
      "(/usr/bin/time -f 'Elapsed time: %E[h:]min:sec. CPU time: user %U sys %S (%P). Peak memory: %MKB.' /opt/openroad/OpenROAD/bin/openroad -exit -no_init  /opt/openroad/openroad_flow_scripts/flow/scripts/io_placement_random.tcl -metrics /working_dir/HLS_output/Synthesis/bash_flow/openroad/logs/nangate45/main_kernel/base/2_2_floorplan_io.json) 2>&1 | tee /working_dir/HLS_output/Synthesis/bash_flow/openroad/logs/nangate45/main_kernel/base/2_2_floorplan_io.log\n",
      "OpenROAD c525def45ee16f937b86892ecf9afaa44ae0b1a5 \n",
      "This program is licensed under the BSD-3 license. See the LICENSE file for details.\n",
      "Components of this program may be licensed under more restrictive licenses which must be honored.\n",
      "Found 0 macro blocks.\n",
      "Using 1u default distance from corners.\n",
      "Using 2 tracks default min distance between IO pins.\n",
      "[INFO PPL-0007] Random pin placement.\n",
      "Elapsed time: 0:01.01[h:]min:sec. CPU time: user 0.88 sys 0.12 (99%). Peak memory: 258480KB.\n",
      "(/usr/bin/time -f 'Elapsed time: %E[h:]min:sec. CPU time: user %U sys %S (%P). Peak memory: %MKB.' /opt/openroad/OpenROAD/bin/openroad -exit -no_init  /opt/openroad/openroad_flow_scripts/flow/scripts/tdms_place.tcl -metrics /working_dir/HLS_output/Synthesis/bash_flow/openroad/logs/nangate45/main_kernel/base/2_3_tdms.json) 2>&1 | tee /working_dir/HLS_output/Synthesis/bash_flow/openroad/logs/nangate45/main_kernel/base/2_3_tdms_place.log\n",
      "OpenROAD c525def45ee16f937b86892ecf9afaa44ae0b1a5 \n",
      "This program is licensed under the BSD-3 license. See the LICENSE file for details.\n",
      "Components of this program may be licensed under more restrictive licenses which must be honored.\n",
      "No macros found: Skipping global_placement\n",
      "Elapsed time: 0:01.07[h:]min:sec. CPU time: user 0.93 sys 0.14 (99%). Peak memory: 254756KB.\n",
      "(/usr/bin/time -f 'Elapsed time: %E[h:]min:sec. CPU time: user %U sys %S (%P). Peak memory: %MKB.' /opt/openroad/OpenROAD/bin/openroad -exit -no_init  /opt/openroad/openroad_flow_scripts/flow/scripts/macro_place.tcl -metrics /working_dir/HLS_output/Synthesis/bash_flow/openroad/logs/nangate45/main_kernel/base/2_4_mplace.json) 2>&1 | tee /working_dir/HLS_output/Synthesis/bash_flow/openroad/logs/nangate45/main_kernel/base/2_4_mplace.log\n",
      "OpenROAD c525def45ee16f937b86892ecf9afaa44ae0b1a5 \n",
      "This program is licensed under the BSD-3 license. See the LICENSE file for details.\n",
      "Components of this program may be licensed under more restrictive licenses which must be honored.\n",
      "No macros found: Skipping macro_placement\n",
      "Elapsed time: 0:01.09[h:]min:sec. CPU time: user 0.96 sys 0.12 (99%). Peak memory: 254908KB.\n",
      "(/usr/bin/time -f 'Elapsed time: %E[h:]min:sec. CPU time: user %U sys %S (%P). Peak memory: %MKB.' /opt/openroad/OpenROAD/bin/openroad -exit -no_init  /opt/openroad/openroad_flow_scripts/flow/scripts/tapcell.tcl -metrics /working_dir/HLS_output/Synthesis/bash_flow/openroad/logs/nangate45/main_kernel/base/2_5_tapcell.json) 2>&1 | tee /working_dir/HLS_output/Synthesis/bash_flow/openroad/logs/nangate45/main_kernel/base/2_5_tapcell.log\n",
      "OpenROAD c525def45ee16f937b86892ecf9afaa44ae0b1a5 \n",
      "This program is licensed under the BSD-3 license. See the LICENSE file for details.\n",
      "Components of this program may be licensed under more restrictive licenses which must be honored.\n",
      "[INFO TAP-0004] Inserted 2124 endcaps.\n",
      "[INFO TAP-0005] Inserted 6384 tapcells.\n",
      "Elapsed time: 0:00.90[h:]min:sec. CPU time: user 0.77 sys 0.13 (100%). Peak memory: 193056KB.\n",
      "(/usr/bin/time -f 'Elapsed time: %E[h:]min:sec. CPU time: user %U sys %S (%P). Peak memory: %MKB.' /opt/openroad/OpenROAD/bin/openroad -exit -no_init  /opt/openroad/openroad_flow_scripts/flow/scripts/pdn.tcl -metrics /working_dir/HLS_output/Synthesis/bash_flow/openroad/logs/nangate45/main_kernel/base/2_6_pdn.json) 2>&1 | tee /working_dir/HLS_output/Synthesis/bash_flow/openroad/logs/nangate45/main_kernel/base/2_6_pdn.log\n",
      "OpenROAD c525def45ee16f937b86892ecf9afaa44ae0b1a5 \n",
      "This program is licensed under the BSD-3 license. See the LICENSE file for details.\n",
      "Components of this program may be licensed under more restrictive licenses which must be honored.\n",
      "[WARNING PDN-1024] -verbose has been deprecated.\n",
      "[INFO PDN-0001] Inserting grid: grid\n",
      "Elapsed time: 0:02.01[h:]min:sec. CPU time: user 1.88 sys 0.12 (99%). Peak memory: 284136KB.\n",
      "cp /working_dir/HLS_output/Synthesis/bash_flow/openroad/results/nangate45/main_kernel/base/2_6_floorplan_pdn.odb /working_dir/HLS_output/Synthesis/bash_flow/openroad/results/nangate45/main_kernel/base/2_floorplan.odb\n",
      "(/usr/bin/time -f 'Elapsed time: %E[h:]min:sec. CPU time: user %U sys %S (%P). Peak memory: %MKB.' /opt/openroad/OpenROAD/bin/openroad -exit -no_init  /opt/openroad/openroad_flow_scripts/flow/scripts/global_place_skip_io.tcl -metrics /working_dir/HLS_output/Synthesis/bash_flow/openroad/logs/nangate45/main_kernel/base/3_1_place_gp_skip_io.json) 2>&1 | tee /working_dir/HLS_output/Synthesis/bash_flow/openroad/logs/nangate45/main_kernel/base/3_1_place_gp_skip_io.log\n",
      "OpenROAD c525def45ee16f937b86892ecf9afaa44ae0b1a5 \n",
      "This program is licensed under the BSD-3 license. See the LICENSE file for details.\n",
      "Components of this program may be licensed under more restrictive licenses which must be honored.\n",
      "[INFO GPL-0002] DBU: 2000\n",
      "[INFO GPL-0003] SiteSize: 380 2800\n",
      "[INFO GPL-0004] CoreAreaLxLy: 4180 5600\n",
      "[INFO GPL-0005] CoreAreaUxUy: 2979200 2979200\n",
      "[INFO GPL-0006] NumInstances: 114824\n",
      "[INFO GPL-0007] NumPlaceInstances: 106316\n",
      "[INFO GPL-0008] NumFixedInstances: 8508\n",
      "[INFO GPL-0009] NumDummyInstances: 0\n",
      "[INFO GPL-0010] NumNets: 137493\n",
      "[INFO GPL-0011] NumPins: 392914\n",
      "[INFO GPL-0012] DieAreaLxLy: 0 0\n",
      "[INFO GPL-0013] DieAreaUxUy: 2983510 2983510\n",
      "[INFO GPL-0014] CoreAreaLxLy: 4180 5600\n",
      "[INFO GPL-0015] CoreAreaUxUy: 2979200 2979200\n",
      "[INFO GPL-0016] CoreArea: 8846519472000\n",
      "[INFO GPL-0017] NonPlaceInstsArea: 9052512000\n",
      "[INFO GPL-0018] PlaceInstsArea: 859239584000\n",
      "[INFO GPL-0019] Util(%): 9.72\n",
      "[INFO GPL-0020] StdInstsArea: 859239584000\n",
      "[INFO GPL-0021] MacroInstsArea: 0\n",
      "[INFO GPL-0031] FillerInit: NumGCells: 109436\n",
      "[INFO GPL-0032] FillerInit: NumGNets: 137493\n",
      "[INFO GPL-0033] FillerInit: NumGPins: 392914\n",
      "[INFO GPL-0023] TargetDensity: 0.10\n",
      "[INFO GPL-0024] AveragePlaceInstArea: 8081940\n",
      "[INFO GPL-0025] IdealBinArea: 80819400\n",
      "[INFO GPL-0026] IdealBinCnt: 109460\n",
      "[INFO GPL-0027] TotalBinArea: 8846519472000\n",
      "[INFO GPL-0028] BinCnt: 256 256\n",
      "[INFO GPL-0029] BinSize: 11622 11616\n",
      "[INFO GPL-0030] NumBins: 65536\n",
      "[NesterovSolve] Iter: 1 overflow: 0.999724 HPWL: 225415857\n",
      "[NesterovSolve] Iter: 10 overflow: 0.999681 HPWL: 189148218\n",
      "[NesterovSolve] Iter: 20 overflow: 0.999661 HPWL: 185242498\n",
      "[NesterovSolve] Iter: 30 overflow: 0.999661 HPWL: 185647324\n",
      "[NesterovSolve] Iter: 40 overflow: 0.999598 HPWL: 224692862\n",
      "[NesterovSolve] Iter: 50 overflow: 0.999339 HPWL: 340274869\n",
      "[NesterovSolve] Iter: 60 overflow: 0.998827 HPWL: 511020253\n",
      "[NesterovSolve] Iter: 70 overflow: 0.997639 HPWL: 727368722\n",
      "[NesterovSolve] Iter: 80 overflow: 0.995777 HPWL: 933381565\n",
      "[NesterovSolve] Iter: 90 overflow: 0.99319 HPWL: 1116702001\n",
      "[NesterovSolve] Iter: 100 overflow: 0.989548 HPWL: 1294591417\n",
      "[NesterovSolve] Iter: 110 overflow: 0.984911 HPWL: 1503906314\n",
      "[NesterovSolve] Iter: 120 overflow: 0.976777 HPWL: 1784415068\n",
      "[NesterovSolve] Iter: 130 overflow: 0.962979 HPWL: 2140829316\n",
      "[NesterovSolve] Iter: 140 overflow: 0.943796 HPWL: 2554410485\n",
      "[NesterovSolve] Iter: 150 overflow: 0.919664 HPWL: 3006628154\n",
      "[NesterovSolve] Iter: 160 overflow: 0.890255 HPWL: 3482636243\n",
      "[NesterovSolve] Iter: 170 overflow: 0.856318 HPWL: 3942444569\n",
      "[NesterovSolve] Iter: 180 overflow: 0.821857 HPWL: 4361456582\n",
      "[NesterovSolve] Iter: 190 overflow: 0.78464 HPWL: 4745237706\n",
      "[NesterovSolve] Iter: 200 overflow: 0.748084 HPWL: 5106598927\n",
      "[NesterovSolve] Iter: 210 overflow: 0.713781 HPWL: 5457368619\n",
      "[NesterovSolve] Iter: 220 overflow: 0.676076 HPWL: 5785127956\n",
      "[NesterovSolve] Iter: 230 overflow: 0.640845 HPWL: 6061323342\n",
      "[NesterovSolve] Iter: 240 overflow: 0.608843 HPWL: 6340686282\n",
      "[NesterovSolve] Iter: 250 overflow: 0.570933 HPWL: 6500079721\n",
      "[NesterovSolve] Iter: 260 overflow: 0.538556 HPWL: 6466407517\n",
      "[NesterovSolve] Iter: 270 overflow: 0.499245 HPWL: 6484772487\n",
      "[NesterovSolve] Iter: 280 overflow: 0.466758 HPWL: 6411261870\n",
      "[NesterovSolve] Iter: 290 overflow: 0.431238 HPWL: 6333032995\n",
      "[NesterovSolve] Iter: 300 overflow: 0.395752 HPWL: 6439322484\n",
      "[NesterovSolve] Iter: 310 overflow: 0.362011 HPWL: 6338345444\n",
      "[NesterovSolve] Iter: 320 overflow: 0.329596 HPWL: 6261627823\n",
      "[NesterovSolve] Iter: 330 overflow: 0.302805 HPWL: 6230251670\n",
      "[NesterovSolve] Iter: 340 overflow: 0.274558 HPWL: 6171443095\n",
      "[NesterovSolve] Iter: 350 overflow: 0.24615 HPWL: 6138309171\n",
      "[NesterovSolve] Iter: 360 overflow: 0.219237 HPWL: 6108572016\n",
      "[NesterovSolve] Iter: 370 overflow: 0.194421 HPWL: 6092260267\n",
      "[NesterovSolve] Iter: 380 overflow: 0.171304 HPWL: 6082888233\n",
      "[NesterovSolve] Iter: 390 overflow: 0.149435 HPWL: 6080822974\n",
      "[NesterovSolve] Iter: 400 overflow: 0.130953 HPWL: 6082269701\n",
      "[NesterovSolve] Iter: 410 overflow: 0.113755 HPWL: 6087272510\n",
      "[NesterovSolve] Iter: 420 overflow: 0.0984787 HPWL: 6096601305\n",
      "[NesterovSolve] Finished with Overflow: 0.098479\n",
      "Elapsed time: 0:39.43[h:]min:sec. CPU time: user 39.06 sys 0.37 (99%). Peak memory: 414772KB.\n",
      "(/usr/bin/time -f 'Elapsed time: %E[h:]min:sec. CPU time: user %U sys %S (%P). Peak memory: %MKB.' /opt/openroad/OpenROAD/bin/openroad -exit -no_init  /opt/openroad/openroad_flow_scripts/flow/scripts/io_placement.tcl -metrics /working_dir/HLS_output/Synthesis/bash_flow/openroad/logs/nangate45/main_kernel/base/3_2_place_iop.json) 2>&1 | tee /working_dir/HLS_output/Synthesis/bash_flow/openroad/logs/nangate45/main_kernel/base/3_2_place_iop.log\n",
      "OpenROAD c525def45ee16f937b86892ecf9afaa44ae0b1a5 \n",
      "This program is licensed under the BSD-3 license. See the LICENSE file for details.\n",
      "Components of this program may be licensed under more restrictive licenses which must be honored.\n",
      "Found 0 macro blocks.\n",
      "Using 1u default distance from corners.\n",
      "Using 2 tracks default min distance between IO pins.\n",
      "[INFO PPL-0010] Tentative 0 to set up sections.\n",
      "[INFO PPL-0001] Number of slots          18492\n",
      "[INFO PPL-0002] Number of I/O            310\n",
      "[INFO PPL-0003] Number of I/O w/sink     310\n",
      "[INFO PPL-0004] Number of I/O w/o sink   2\n",
      "[INFO PPL-0005] Slots per section        200\n",
      "[INFO PPL-0006] Slots increase factor    0.01\n",
      "[INFO PPL-0008] Successfully assigned pins to sections.\n",
      "[INFO PPL-0012] I/O nets HPWL: 221615.80 um.\n",
      "Elapsed time: 0:01.11[h:]min:sec. CPU time: user 0.95 sys 0.16 (100%). Peak memory: 267900KB.\n",
      "(/usr/bin/time -f 'Elapsed time: %E[h:]min:sec. CPU time: user %U sys %S (%P). Peak memory: %MKB.' /opt/openroad/OpenROAD/bin/openroad -exit -no_init  /opt/openroad/openroad_flow_scripts/flow/scripts/global_place.tcl -metrics /working_dir/HLS_output/Synthesis/bash_flow/openroad/logs/nangate45/main_kernel/base/3_3_place_gp.json) 2>&1 | tee /working_dir/HLS_output/Synthesis/bash_flow/openroad/logs/nangate45/main_kernel/base/3_3_place_gp.log\n",
      "OpenROAD c525def45ee16f937b86892ecf9afaa44ae0b1a5 \n",
      "This program is licensed under the BSD-3 license. See the LICENSE file for details.\n",
      "Components of this program may be licensed under more restrictive licenses which must be honored.\n",
      "[INFO GPL-0002] DBU: 2000\n",
      "[INFO GPL-0003] SiteSize: 380 2800\n",
      "[INFO GPL-0004] CoreAreaLxLy: 4180 5600\n",
      "[INFO GPL-0005] CoreAreaUxUy: 2979200 2979200\n",
      "[INFO GPL-0006] NumInstances: 114824\n",
      "[INFO GPL-0007] NumPlaceInstances: 106316\n",
      "[INFO GPL-0008] NumFixedInstances: 8508\n",
      "[INFO GPL-0009] NumDummyInstances: 0\n",
      "[INFO GPL-0010] NumNets: 137493\n",
      "[INFO GPL-0011] NumPins: 393224\n",
      "[INFO GPL-0012] DieAreaLxLy: 0 0\n",
      "[INFO GPL-0013] DieAreaUxUy: 2983510 2983510\n",
      "[INFO GPL-0014] CoreAreaLxLy: 4180 5600\n",
      "[INFO GPL-0015] CoreAreaUxUy: 2979200 2979200\n",
      "[INFO GPL-0016] CoreArea: 8846519472000\n",
      "[INFO GPL-0017] NonPlaceInstsArea: 9052512000\n",
      "[INFO GPL-0018] PlaceInstsArea: 859239584000\n",
      "[INFO GPL-0019] Util(%): 9.72\n",
      "[INFO GPL-0020] StdInstsArea: 859239584000\n",
      "[INFO GPL-0021] MacroInstsArea: 0\n",
      "[InitialPlace]  Iter: 1 CG residual: 0.00285811 HPWL: 7127206473\n",
      "[InitialPlace]  Iter: 2 CG residual: 0.00131693 HPWL: 1674688447\n",
      "[InitialPlace]  Iter: 3 CG residual: 0.00025011 HPWL: 1676041530\n",
      "[InitialPlace]  Iter: 4 CG residual: 0.00022569 HPWL: 1672687328\n",
      "[InitialPlace]  Iter: 5 CG residual: 0.00021242 HPWL: 1667702686\n",
      "[InitialPlace]  Iter: 6 CG residual: 0.00018095 HPWL: 1664845474\n",
      "[InitialPlace]  Iter: 7 CG residual: 0.00016271 HPWL: 1660048903\n",
      "[InitialPlace]  Iter: 8 CG residual: 0.00025570 HPWL: 1656004022\n",
      "[InitialPlace]  Iter: 9 CG residual: 0.00018636 HPWL: 1650534320\n",
      "[InitialPlace]  Iter: 10 CG residual: 0.00018523 HPWL: 1646830841\n",
      "[InitialPlace]  Iter: 11 CG residual: 0.00013071 HPWL: 1643944929\n",
      "[InitialPlace]  Iter: 12 CG residual: 0.00017442 HPWL: 1640364016\n",
      "[InitialPlace]  Iter: 13 CG residual: 0.00015639 HPWL: 1637088070\n",
      "[InitialPlace]  Iter: 14 CG residual: 0.00014843 HPWL: 1634706915\n",
      "[InitialPlace]  Iter: 15 CG residual: 0.00015789 HPWL: 1631803572\n",
      "[InitialPlace]  Iter: 16 CG residual: 0.00016029 HPWL: 1629066580\n",
      "[InitialPlace]  Iter: 17 CG residual: 0.00016507 HPWL: 1625448924\n",
      "[InitialPlace]  Iter: 18 CG residual: 0.00014968 HPWL: 1622799544\n",
      "[InitialPlace]  Iter: 19 CG residual: 0.00015604 HPWL: 1619289141\n",
      "[InitialPlace]  Iter: 20 CG residual: 0.00014748 HPWL: 1618132272\n",
      "[INFO GPL-0031] FillerInit: NumGCells: 109436\n",
      "[INFO GPL-0032] FillerInit: NumGNets: 137493\n",
      "[INFO GPL-0033] FillerInit: NumGPins: 393224\n",
      "[INFO GPL-0023] TargetDensity: 0.10\n",
      "[INFO GPL-0024] AveragePlaceInstArea: 8081940\n",
      "[INFO GPL-0025] IdealBinArea: 80819400\n",
      "[INFO GPL-0026] IdealBinCnt: 109460\n",
      "[INFO GPL-0027] TotalBinArea: 8846519472000\n",
      "[INFO GPL-0028] BinCnt: 256 256\n",
      "[INFO GPL-0029] BinSize: 11622 11616\n",
      "[INFO GPL-0030] NumBins: 65536\n",
      "[NesterovSolve] Iter: 1 overflow: 0.997756 HPWL: 752151398\n",
      "[NesterovSolve] Iter: 10 overflow: 0.993622 HPWL: 1046713823\n",
      "[NesterovSolve] Iter: 20 overflow: 0.991281 HPWL: 1173519696\n",
      "[NesterovSolve] Iter: 30 overflow: 0.989948 HPWL: 1271212824\n",
      "[NesterovSolve] Iter: 40 overflow: 0.989055 HPWL: 1335014748\n",
      "[NesterovSolve] Iter: 50 overflow: 0.988301 HPWL: 1373733997\n",
      "[NesterovSolve] Iter: 60 overflow: 0.987895 HPWL: 1393237507\n",
      "[NesterovSolve] Iter: 70 overflow: 0.987489 HPWL: 1395800517\n",
      "[NesterovSolve] Iter: 80 overflow: 0.987539 HPWL: 1389034618\n",
      "[NesterovSolve] Iter: 90 overflow: 0.987275 HPWL: 1383577025\n",
      "[NesterovSolve] Iter: 100 overflow: 0.987131 HPWL: 1383644121\n",
      "[NesterovSolve] Iter: 110 overflow: 0.986969 HPWL: 1387158654\n",
      "[NesterovSolve] Iter: 120 overflow: 0.986596 HPWL: 1391564438\n",
      "[NesterovSolve] Iter: 130 overflow: 0.986424 HPWL: 1395543304\n",
      "[NesterovSolve] Iter: 140 overflow: 0.986285 HPWL: 1399010854\n",
      "[NesterovSolve] Iter: 150 overflow: 0.986183 HPWL: 1401816576\n",
      "[NesterovSolve] Iter: 160 overflow: 0.986137 HPWL: 1404754321\n",
      "[NesterovSolve] Iter: 170 overflow: 0.985841 HPWL: 1410921810\n",
      "[NesterovSolve] Iter: 180 overflow: 0.985473 HPWL: 1424249199\n",
      "[NesterovSolve] Iter: 190 overflow: 0.984794 HPWL: 1449575538\n",
      "[NesterovSolve] Iter: 200 overflow: 0.983566 HPWL: 1493352543\n",
      "[NesterovSolve] Iter: 210 overflow: 0.981554 HPWL: 1564391419\n",
      "[NesterovSolve] Iter: 220 overflow: 0.978162 HPWL: 1673840603\n",
      "[NesterovSolve] Iter: 230 overflow: 0.972747 HPWL: 1832042515\n",
      "[NesterovSolve] Iter: 240 overflow: 0.96422 HPWL: 2048462116\n",
      "[NesterovSolve] Iter: 250 overflow: 0.951272 HPWL: 2328117389\n",
      "[NesterovSolve] Iter: 260 overflow: 0.933742 HPWL: 2670870652\n",
      "[NesterovSolve] Iter: 270 overflow: 0.910797 HPWL: 3074569289\n",
      "[NesterovSolve] Iter: 280 overflow: 0.88376 HPWL: 3527207203\n",
      "[NesterovSolve] Iter: 290 overflow: 0.853115 HPWL: 4013644076\n",
      "[NesterovSolve] Iter: 300 overflow: 0.81988 HPWL: 4526225344\n",
      "[NesterovSolve] Iter: 310 overflow: 0.787347 HPWL: 5056904455\n",
      "[INFO GPL-0100] worst slack 1.54e-09\n",
      "[INFO GPL-0103] Weighted 13760 nets.\n",
      "[NesterovSolve] Iter: 320 overflow: 0.756008 HPWL: 5129437465\n",
      "[NesterovSolve] Iter: 330 overflow: 0.727407 HPWL: 5455539226\n",
      "[NesterovSolve] Iter: 340 overflow: 0.689934 HPWL: 5751743255\n",
      "[NesterovSolve] Iter: 350 overflow: 0.651866 HPWL: 5912959508\n",
      "[INFO GPL-0100] worst slack 1.33e-09\n",
      "[INFO GPL-0103] Weighted 13760 nets.\n",
      "[NesterovSolve] Iter: 360 overflow: 0.61806 HPWL: 5990252884\n",
      "[NesterovSolve] Snapshot saved at iter = 365\n",
      "[NesterovSolve] Iter: 370 overflow: 0.584528 HPWL: 6194577668\n",
      "[NesterovSolve] Iter: 380 overflow: 0.55176 HPWL: 6511075320\n",
      "[NesterovSolve] Iter: 390 overflow: 0.519135 HPWL: 6536439146\n",
      "[NesterovSolve] Iter: 400 overflow: 0.481918 HPWL: 6314563629\n",
      "[INFO GPL-0100] worst slack 1.36e-09\n",
      "[INFO GPL-0103] Weighted 13760 nets.\n",
      "[NesterovSolve] Iter: 410 overflow: 0.444306 HPWL: 6885519510\n",
      "[NesterovSolve] Iter: 420 overflow: 0.41155 HPWL: 6570698062\n",
      "[NesterovSolve] Iter: 430 overflow: 0.380171 HPWL: 6997696308\n",
      "[NesterovSolve] Iter: 440 overflow: 0.349704 HPWL: 6570698649\n",
      "[NesterovSolve] Iter: 450 overflow: 0.317899 HPWL: 6523382422\n",
      "[NesterovSolve] Iter: 460 overflow: 0.296849 HPWL: 6440698160\n"
     ]
    }
   ],
   "source": [
    "! scripts/run-openroad.sh optimized\n",
    "\n",
    "# Approx. 23min to execute"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Comparison of synthesis results\n",
    "\n",
    "* Display area\n",
    "* Display power\n",
    "* Calculate and display FLOPS/W"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 6,
   "metadata": {},
   "outputs": [],
   "source": [
    "log_path_suffix='HLS_output/Synthesis/bash_flow/openroad/logs/nangate45/main_kernel/base/6_report.log'\n",
    "gds_path_suffix='HLS_output/Synthesis/bash_flow/openroad/results/nangate45/main_kernel/base/6_final.gds'"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### Baseline"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 7,
   "metadata": {},
   "outputs": [],
   "source": [
    "baseline_log='output/baseline/'+log_path_suffix"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 8,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Baseline accelerator:\n",
      "  total power consumption: 0.00663W\n",
      "  available chip area: 27736.0 um^2\n",
      "  utilized chip area: 11.0%\n"
     ]
    }
   ],
   "source": [
    "power_multiplier = 1 # Open road reports power in W\n",
    "\n",
    "log_file=baseline_log\n",
    "total_power = ()\n",
    "\n",
    "for l in open(log_file, 'r').readlines():\n",
    "  if (\"Total\" in l and \"Group\" not in l):\n",
    "    total_power=float(l.split()[4])*power_multiplier\n",
    "\n",
    "  if (\"Design area\" in l):\n",
    "    available_area=float(l.split()[2])\n",
    "    utilization_area=float(l.split()[4].strip('%'))\n",
    "  \n",
    "\n",
    "print('Baseline accelerator:')\n",
    "print('  total power consumption: {}W'.format(total_power))\n",
    "print('  available chip area: {} um^2'.format(available_area))\n",
    "print('  utilized chip area: {}%'.format(utilization_area))\n",
    "\n",
    "\n",
    "baseline_total_power=total_power\n",
    "baseline_available_area=available_area\n",
    "baseline_utilization_area=utilization_area\n"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### Optimized for runtime"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 9,
   "metadata": {},
   "outputs": [],
   "source": [
    "optimized_log='output/optimized/'+log_path_suffix"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 10,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Optimized accelerator:\n",
      "  total power consumption: 0.0645W\n",
      "  available chip area: 254222.0 um^2\n",
      "  utilized chip area: 11.0%\n"
     ]
    }
   ],
   "source": [
    "log_file=optimized_log\n",
    "total_power = ()\n",
    "\n",
    "for l in open(log_file, 'r').readlines():\n",
    "  if (\"Total\" in l and \"Group\" not in l):\n",
    "    total_power=float(l.split()[4])*power_multiplier\n",
    "\n",
    "  if (\"Design area\" in l):\n",
    "    available_area=float(l.split()[2])\n",
    "    utilization_area=float(l.split()[4].strip('%'))\n",
    "  \n",
    "\n",
    "print('Optimized accelerator:')\n",
    "print('  total power consumption: {}W'.format(total_power))\n",
    "print('  available chip area: {} um^2'.format(available_area))\n",
    "print('  utilized chip area: {}%'.format(utilization_area))\n",
    "\n",
    "optimized_total_power=total_power\n",
    "optimized_available_area=available_area\n",
    "optimized_utilization_area=utilization_area"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Post place and route comparison\n",
    "\n",
    "Considering a matrix multiply kernel has approximatelly 2xNxMxK arithmetic operations\n",
    "\n",
    "And our selected kernel has the following sizes: \n",
    "\n",
    "```\n",
    "linalg.batch_matmul ins(%23, %6 : memref<1x4x8xf32>, memref<1x8x4xf32>) \n",
    "                    outs(%25 : memref<1x4x4xf32>)\n",
    "```\n",
    "M=4, K=8, N=4\n",
    "\n",
    "We have approximatelly **256** floating point aritihmetic operations"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 13,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Execution in cycles of Baseline kernel:  1290\n",
      "Execution in cycles of Optimized kernel:   56\n",
      "Speedup: \t\t\t23.04x\n",
      "Area utilization overhead: \t 1.00x\n",
      "Area overhead: \t\t\t 9.17x\n",
      "Power overhead: \t\t 9.73x\n",
      "Baseline  \t\t\t 5.99 GFLOPS/W \n",
      "Optimized \t\t\t14.17 GFLOPS/W\n"
     ]
    }
   ],
   "source": [
    "giga_multiplier=1e9\n",
    "flop_count = 256 # arithmetic float point operations\n",
    "target_frequency = 200e+6 # 200MHz\n",
    "\n",
    "optimized_runtime_in_s = optimized_runtime/target_frequency\n",
    "baseline_runtime_in_s = baseline_runtime/target_frequency \n",
    "\n",
    "baseline_flops_per_watt= flop_count/baseline_runtime_in_s/baseline_total_power\n",
    "optimized_flops_per_watt= flop_count/optimized_runtime_in_s/optimized_total_power\n",
    "\n",
    "\n",
    "print(\"Execution in cycles of Baseline kernel:  {}\".format(baseline_runtime))\n",
    "print(\"Execution in cycles of Optimized kernel:   {}\".format(optimized_runtime))\n",
    "\n",
    "print(\"Speedup: \\t\\t\\t{:.2f}x\".format(baseline_runtime/optimized_runtime))\n",
    "print(\"Area utilization overhead: \\t {:.2f}x\".format(optimized_utilization_area/baseline_utilization_area))\n",
    "print(\"Area overhead: \\t\\t\\t {:.2f}x\".format(optimized_available_area/baseline_available_area))\n",
    "print(\"Power overhead: \\t\\t {:.2f}x\".format(optimized_total_power/baseline_total_power))\n",
    "\n",
    "print(\"Baseline  \\t\\t\\t {:.2f} GFLOPS/W \".format(baseline_flops_per_watt/giga_multiplier))\n",
    "print(\"Optimized \\t\\t\\t{:.2f} GFLOPS/W\".format(optimized_flops_per_watt/giga_multiplier))\n"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Generated GDSII files\n",
    "\n",
    "Output files can be found here:\n",
    "\n",
    "* output/baseline/HLS_output/Synthesis/bash_flow/openroad/results/nangate45/main_kernel/base/6_final.gds\n",
    "* output/optimized/HLS_output/Synthesis/bash_flow/openroad/results/nangate45/main_kernel/base/6_final.gds"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### Baseline and Optimized Side by Side\n",
    "\n",
    "![Side-By-Size](imgs/gds-side-by-side.png)"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# Thank you!"
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3.8.10 ('venv': venv)",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.8.10"
  },
  "orig_nbformat": 4,
  "vscode": {
   "interpreter": {
    "hash": "93c7c3955e7e5d34b1892eb3eed2f106b954557791a7d399a089a63ede089a6c"
   }
  }
 },
 "nbformat": 4,
 "nbformat_minor": 2
}
