EESchema Schematic File Version 4
EELAYER 30 0
EELAYER END
$Descr A 11000 8500
encoding utf-8
Sheet 1 7
Title "readout_slice"
Date "2021-02-24"
Rev "RevA"
Comp "Boston University EDF"
Comment1 ""
Comment2 ""
Comment3 ""
Comment4 ""
$EndDescr
Wire Bus Line
	2500 1500 3500 1500
Wire Bus Line
	2500 4500 3500 4500
Text Label 2550 4500 0    50   ~ 0
B2_[0..31]
Wire Wire Line
	13100 5200 13050 5200
Connection ~ 13100 5200
Wire Wire Line
	13100 5200 13100 5350
Wire Wire Line
	13050 5100 13100 5100
Wire Wire Line
	13100 5100 13100 5200
Text Label 12000 5200 0    50   ~ 0
LVDS_GPIO_n2
Wire Wire Line
	12550 5100 12000 5100
Wire Wire Line
	12000 5200 12550 5200
$Comp
L power:GNDD #PWR01
U 1 1 60B06DB5
P 13100 5350
F 0 "#PWR01" H 13100 5100 50  0001 C CNN
F 1 "GNDD-power" H 13104 5195 50  0000 C CNN
F 2 "" H 13100 5350 50  0001 C CNN
F 3 "" H 13100 5350 50  0001 C CNN
	1    13100 5350
	1    0    0    -1  
$EndComp
Connection ~ 13100 5100
$Comp
L Connector_Generic:Conn_02x12_Counter_Clockwise J1
U 1 1 60B1DFBC
P 12750 4600
F 0 "J1" H 12800 5317 50  0000 C CNN
F 1 "Conn_02x12_Counter_Clockwise" H 12800 5226 50  0000 C CNN
F 2 "" H 12750 4600 50  0001 C CNN
F 3 "~" H 12750 4600 50  0001 C CNN
	1    12750 4600
	1    0    0    -1  
$EndComp
Wire Wire Line
	12550 4600 12100 4600
Wire Wire Line
	12100 4500 12550 4500
Text Label 12100 4600 0    50   ~ 0
3v3_GPIO2
Text Label 12100 4500 0    50   ~ 0
3v3_GPIO1
Wire Wire Line
	12550 4800 12100 4800
Wire Wire Line
	12100 4700 12550 4700
Text Label 12100 4800 0    50   ~ 0
3v3_GPIO4
Text Label 12100 4700 0    50   ~ 0
3v3_GPIO3
Text Label 12000 5100 0    50   ~ 0
LVDS_GPIO_p2
Wire Wire Line
	12000 5000 12550 5000
Wire Wire Line
	12550 4900 12000 4900
Text Label 12000 5000 0    50   ~ 0
LVDS_GPIO_n1
Text Label 12000 4900 0    50   ~ 0
LVDS_GPIO_p1
Wire Wire Line
	12550 4200 12100 4200
Wire Wire Line
	12100 4100 12550 4100
Text Label 12100 4200 0    50   ~ 0
1v8_GPIO2
Text Label 12100 4100 0    50   ~ 0
1v8_GPIO1
Wire Wire Line
	12550 4400 12100 4400
Wire Wire Line
	12100 4300 12550 4300
Text Label 12100 4400 0    50   ~ 0
1v8_GPIO4
Text Label 12100 4300 0    50   ~ 0
1v8_GPIO3
Wire Wire Line
	13100 4200 13100 4300
Connection ~ 13100 4200
Wire Wire Line
	13100 4200 13050 4200
Wire Wire Line
	13100 4300 13100 4400
Connection ~ 13100 4300
Wire Wire Line
	13050 4300 13100 4300
Wire Wire Line
	13100 4400 13100 4500
Connection ~ 13100 4400
Wire Wire Line
	13100 4400 13050 4400
Connection ~ 13100 4500
Wire Wire Line
	13100 4100 13100 4200
Wire Wire Line
	13050 4100 13100 4100
Wire Wire Line
	13100 4600 13100 4700
Connection ~ 13100 4600
Wire Wire Line
	13100 4600 13050 4600
Wire Wire Line
	13100 4700 13100 4800
Connection ~ 13100 4700
Wire Wire Line
	13050 4700 13100 4700
Wire Wire Line
	13100 4800 13100 4900
Connection ~ 13100 4800
Wire Wire Line
	13100 4800 13050 4800
Wire Wire Line
	13100 4900 13100 5000
Connection ~ 13100 4900
Wire Wire Line
	13050 4900 13100 4900
Wire Wire Line
	13100 5000 13100 5100
Connection ~ 13100 5000
Wire Wire Line
	13100 5000 13050 5000
Wire Wire Line
	13100 4500 13100 4600
Wire Wire Line
	13050 4500 13100 4500
Wire Wire Line
	2500 6000 3500 6000
Wire Bus Line
	4500 1500 5500 1500
Wire Bus Line
	4500 4500 5500 4500
Wire Bus Line
	4500 6000 5500 6000
Wire Bus Line
	4500 3000 5500 3000
Wire Bus Line
	4500 2250 5500 2250
Wire Bus Line
	4500 5250 5500 5250
$Sheet
S 8500 1000 1000 1000
U 60C74A7C
F0 "CLK_TRIG" 50
F1 "CLK_TRIG.sch" 50
F2 "CLOCK" O L 8500 1450 50 
F3 "TRIGGER" O L 8500 1550 50 
$EndSheet
Wire Wire Line
	8500 1450 7500 1450
Wire Wire Line
	8500 1550 7500 1550
$Sheet
S 1000 7000 5000 1000
U 62251D77
F0 "POWER" 50
F1 "POWER.sch" 50
F2 "ENABLE" I R 6000 7050 50 
F3 "BIAS[1..4]" O L 1000 7050 50 
$EndSheet
$Sheet
S 3500 4000 1000 2500
U 60BB4C00
F0 "CITIROC_2" 50
F1 "CITIROC_1.sch" 50
F2 "B2_[0..31]" I L 3500 4500 50 
F3 "OUT" I L 3500 6000 50 
F4 "TRIG_OUT[0..31]" O R 4500 4500 50 
F5 "ADC_IN_TWO[0..3]" I R 4500 6000 50 
F6 "SH_Ctrl[0..24]" I R 4500 5250 50 
F7 "Serial_ctrl[0..8]" I R 4500 5500 50 
$EndSheet
$Sheet
S 3500 1000 1000 2500
U 60BB4A14
F0 "CITIROC_1" 50
F1 "CITIROC_1.sch" 50
F2 "B1_[0..31]" I L 3500 1500 50 
F3 "TRIG_OUT[0..31]" O R 4500 1500 50 
F4 "ADC_IN_ONE[0..3]" I R 4500 3000 50 
F5 "SH_Ctrl[0..24]" I R 4500 2250 50 
F6 "OUT" I L 3500 3000 50 
F7 "Serial_ctrl[0..8]" I R 4500 2500 50 
$EndSheet
Text Label 2550 1500 0    50   ~ 0
B1_[0..31]
$Sheet
S 1500 1000 1000 5500
U 60C946F3
F0 "Backplane" 50
F1 "Backplane.sch" 50
F2 "B2_[0..31]" O R 2500 4500 50 
F3 "OUT" O R 2500 6000 50 
F4 "B1_[0..31]" O R 2500 1500 50 
F5 "BIAS[1..4]" I L 1500 6450 50 
$EndSheet
NoConn ~ 3500 3000
$Sheet
S 5500 1000 2000 5500
U 60D04563
F0 "Trenz_Module" 79
F1 "Trenz_Module.sch" 79
F2 "TRIG_OUT[0..31]" I L 5500 1500 50 
F3 "TRIG_OUT[0..31]" I L 5500 4500 50 
F4 "ADC_IN_ONE[0..3]" O L 5500 3000 50 
F5 "ADC_IN_TWO[0..3]" O L 5500 6000 50 
F6 "SH_Ctrl[0..24]" O L 5500 2250 50 
F7 "SH_Ctrl[0..24]" O L 5500 5250 50 
F8 "CLOCK" I R 7500 1450 50 
F9 "TRIGGER" I R 7500 1550 50 
F10 "ENABLE" O L 5500 6450 50 
F11 "Serial_ctrl[0..8]" O L 5500 2500 50 
F12 "Serial_ctrl[0..8]" O L 5500 5500 50 
$EndSheet
Wire Wire Line
	5500 6450 5450 6450
Wire Wire Line
	5450 6450 5450 6800
Wire Wire Line
	5450 6800 6050 6800
Wire Wire Line
	6050 6800 6050 7050
Wire Wire Line
	6050 7050 6000 7050
Wire Bus Line
	1000 7050 900  7050
Wire Bus Line
	900  7050 900  6450
Wire Bus Line
	900  6450 1500 6450
Wire Bus Line
	5500 2500 4500 2500
Text Label 4600 2500 0    50   ~ 0
Serial_ctrl[0..8]ONE
Wire Bus Line
	4500 5500 5500 5500
Text Label 4650 5500 0    50   ~ 0
Serial_ctrl[0..8]TWO
$EndSCHEMATC
