
----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2022.1 <build 99559>)
| Date         : Thu Aug 17 23:31:33 2023
| Design       : test_ddr
| Device       : PGL50H
| Speed Grade  : -6
| Package      : FBG484
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Production
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                                                                                               
******************************************************************************************************************************************************************************
                                                                                                        Clock   Non-clock                                                     
 Clock                                             Period       Waveform       Type                     Loads       Loads  Sources                                            
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 ref_clk                                           20.000       {0 10}         Declared                   363           8  {ref_clk}                                          
   ddrphy_clkin                                    10.000       {0 5}          Generated (ref_clk)       4492           0  {I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV}    
   ioclk0                                          2.500        {0 1.25}       Generated (ref_clk)         11           0  {I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT}  
   ioclk1                                          2.500        {0 1.25}       Generated (ref_clk)         27           1  {I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT}  
   ioclk2                                          2.500        {0 1.25}       Generated (ref_clk)          2           0  {I_ipsxb_ddr_top/I_GTP_IOCLKBUF_2/gopclkgate/OUT}  
   ioclk_gate_clk                                  10.000       {0 5}          Generated (ref_clk)          1           0  {I_ipsxb_ddr_top/u_clkbufg_gate/gopclkbufg/CLKOUT} 
   pix_clk_out                                     6.667        {0 3.333}      Generated (ref_clk)        955           1  {user_pll_video_out/u_pll_e3/goppll/CLKOUT0}       
   clk_25M                                         40.000       {0 20}         Generated (ref_clk)          7           0  {user_pll_cfg/u_pll_e3/goppll/CLKOUT1}             
   ref_clk|user_pll_cfg/u_pll_e3/CLKOUT0_Inferred  100.000      {0 50}         Generated (ref_clk)        234           0  {user_pll_cfg/u_pll_e3/goppll/CLKOUT0}             
 eth_rgmii_rxc_0                                   8.000        {0 4}          Declared                  2211           1  {eth_rgmii_rxc_0}                                  
 eth_rgmii_txc_0                                   8.000        {0 4}          Declared                     0           0  {eth_rgmii_txc_0}                                  
 pix_clk_in                                        6.734        {0 3.367}      Declared                   372           0  {pix_clk_in}                                       
 cmos1_pclk                                        11.900       {0 5.95}       Declared                    39           1  {cmos1_pclk}                                       
   cmos1_pclk_16bit                                23.800       {0 11.9}       Generated (cmos1_pclk)     110           0  {cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV}    
 cmos2_pclk                                        11.900       {0 5.95}       Declared                    39           1  {cmos2_pclk}                                       
   cmos2_pclk_16bit                                23.800       {0 11.9}       Generated (cmos2_pclk)     110           0  {cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV}    
 DebugCore_JCLK                                    50.000       {0 25}         Declared                   544           0  {u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER}    
 DebugCore_CAPTURE                                 100.000      {25 75}        Declared                    11           0  {u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR}       
==============================================================================================================================================================================

 Clock Groups:                                                                                      
****************************************************************************************************
 Clock Group                   Group Type                 Clocks                                    
----------------------------------------------------------------------------------------------------
 ref_clk                       asynchronous               ref_clk                                   
 ioclk0                        asynchronous               ioclk0                                    
 ioclk1                        asynchronous               ioclk1                                    
 ioclk2                        asynchronous               ioclk2                                    
 ioclk_gate_clk                asynchronous               ioclk_gate_clk                            
 pix_clk_out                   asynchronous               pix_clk_out                               
 pix_clk_in                    asynchronous               pix_clk_in                                
 ddrphy_clkin                  asynchronous               ddrphy_clkin                              
 clk_25M                       asynchronous               clk_25M                                   
 DebugCoreClockGroup           asynchronous               DebugCore_JCLK  DebugCore_CAPTURE         
====================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 ref_clk                     50.000 MHz     151.906 MHz         20.000          6.583         13.417
 eth_rgmii_rxc_0            125.000 MHz     158.705 MHz          8.000          6.301          1.699
 pix_clk_in                 148.500 MHz     212.089 MHz          6.734          4.715          2.019
 ddrphy_clkin               100.000 MHz     136.054 MHz         10.000          7.350          2.650
 ioclk0                     400.000 MHz    1237.624 MHz          2.500          0.808          1.692
 ioclk1                     400.000 MHz    1237.624 MHz          2.500          0.808          1.692
 pix_clk_out                150.000 MHz     171.952 MHz          6.667          5.816          0.851
 cmos1_pclk                  84.034 MHz     391.389 MHz         11.900          2.555          9.345
 cmos2_pclk                  84.034 MHz     396.983 MHz         11.900          2.519          9.381
 cmos1_pclk_16bit            42.017 MHz     214.316 MHz         23.800          4.666         19.134
 cmos2_pclk_16bit            42.017 MHz     183.993 MHz         23.800          5.435         18.365
 clk_25M                     25.000 MHz     291.630 MHz         40.000          3.429         36.571
 ref_clk|user_pll_cfg/u_pll_e3/CLKOUT0_Inferred
                             10.000 MHz     175.254 MHz        100.000          5.706         94.294
 DebugCore_JCLK              20.000 MHz      78.672 MHz         50.000         12.711         37.289
====================================================================================================

Design Summary : Some Constraints Violated.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 ref_clk                ref_clk                     13.417       0.000              0           1421
 eth_rgmii_rxc_0        eth_rgmii_rxc_0              1.699       0.000              0           4782
 pix_clk_in             pix_clk_in                   2.019       0.000              0           1552
 ddrphy_clkin           ddrphy_clkin                 2.650       0.000              0          16387
 ioclk0                 ioclk0                       1.692       0.000              0             24
 ioclk1                 ioclk1                       1.692       0.000              0             72
 pix_clk_out            pix_clk_out                  0.851       0.000              0           4245
 cmos1_pclk             cmos1_pclk                   9.345       0.000              0             60
 cmos2_pclk             cmos2_pclk                   9.381       0.000              0             60
 cmos1_pclk_16bit       cmos1_pclk_16bit            19.134       0.000              0            246
 cmos1_pclk             cmos1_pclk_16bit            11.046       0.000              0             18
 cmos2_pclk_16bit       cmos2_pclk_16bit            18.365       0.000              0            246
 cmos2_pclk             cmos2_pclk_16bit            14.987       0.000              0             18
 clk_25M                clk_25M                     36.571       0.000              0             31
 ref_clk|user_pll_cfg/u_pll_e3/CLKOUT0_Inferred
                        ref_clk|user_pll_cfg/u_pll_e3/CLKOUT0_Inferred
                                                    94.294       0.000              0           1082
 DebugCore_JCLK         DebugCore_JCLK              23.822       0.000              0           1889
 DebugCore_CAPTURE      DebugCore_JCLK              19.987       0.000              0            119
 DebugCore_JCLK         DebugCore_CAPTURE           48.012       0.000              0             16
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 ref_clk                ref_clk                     -0.407      -6.523             33           1421
 eth_rgmii_rxc_0        eth_rgmii_rxc_0              0.227       0.000              0           4782
 pix_clk_in             pix_clk_in                   0.214       0.000              0           1552
 ddrphy_clkin           ddrphy_clkin                -0.158      -2.247             53          16387
 ioclk0                 ioclk0                       0.450       0.000              0             24
 ioclk1                 ioclk1                       0.450       0.000              0             72
 pix_clk_out            pix_clk_out                  0.255       0.000              0           4245
 cmos1_pclk             cmos1_pclk                   0.343       0.000              0             60
 cmos2_pclk             cmos2_pclk                   0.386       0.000              0             60
 cmos1_pclk_16bit       cmos1_pclk_16bit             0.252       0.000              0            246
 cmos1_pclk             cmos1_pclk_16bit            -0.272      -1.360             11             18
 cmos2_pclk_16bit       cmos2_pclk_16bit             0.252       0.000              0            246
 cmos2_pclk             cmos2_pclk_16bit            -5.443     -93.251             18             18
 clk_25M                clk_25M                      0.428       0.000              0             31
 ref_clk|user_pll_cfg/u_pll_e3/CLKOUT0_Inferred
                        ref_clk|user_pll_cfg/u_pll_e3/CLKOUT0_Inferred
                                                     0.323       0.000              0           1082
 DebugCore_JCLK         DebugCore_JCLK               0.312       0.000              0           1889
 DebugCore_CAPTURE      DebugCore_JCLK              24.799       0.000              0            119
 DebugCore_JCLK         DebugCore_CAPTURE            0.110       0.000              0             16
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 ref_clk                ref_clk                     15.929       0.000              0            335
 eth_rgmii_rxc_0        eth_rgmii_rxc_0              3.110       0.000              0           1335
 pix_clk_in             pix_clk_in                   3.884       0.000              0             92
 ddrphy_clkin           ddrphy_clkin                 4.990       0.000              0           2500
 pix_clk_out            pix_clk_out                 -0.061      -0.061              1            294
 cmos1_pclk_16bit       cmos1_pclk_16bit            20.038       0.000              0             42
 cmos2_pclk_16bit       cmos2_pclk_16bit            20.386       0.000              0             42
 ref_clk|user_pll_cfg/u_pll_e3/CLKOUT0_Inferred
                        ref_clk|user_pll_cfg/u_pll_e3/CLKOUT0_Inferred
                                                    96.969       0.000              0              1
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 ref_clk                ref_clk                     -0.476      -2.916             11            335
 eth_rgmii_rxc_0        eth_rgmii_rxc_0              0.699       0.000              0           1335
 pix_clk_in             pix_clk_in                   1.207       0.000              0             92
 ddrphy_clkin           ddrphy_clkin                 0.424       0.000              0           2500
 pix_clk_out            pix_clk_out                  1.396       0.000              0            294
 cmos1_pclk_16bit       cmos1_pclk_16bit             1.853       0.000              0             42
 cmos2_pclk_16bit       cmos2_pclk_16bit             1.558       0.000              0             42
 ref_clk|user_pll_cfg/u_pll_e3/CLKOUT0_Inferred
                        ref_clk|user_pll_cfg/u_pll_e3/CLKOUT0_Inferred
                                                     1.000       0.000              0              1
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 ref_clk                                             9.380       0.000              0            362
 eth_rgmii_rxc_0                                     2.483       0.000              0           2211
 pix_clk_in                                          2.469       0.000              0            372
 ddrphy_clkin                                        3.100       0.000              0           4492
 ioclk0                                              0.397       0.000              0             11
 ioclk1                                              0.397       0.000              0             27
 ioclk2                                              0.397       0.000              0              2
 ioclk_gate_clk                                      4.580       0.000              0              1
 pix_clk_out                                         2.435       0.000              0            955
 cmos1_pclk                                          5.330       0.000              0             39
 cmos2_pclk                                          5.330       0.000              0             39
 cmos1_pclk_16bit                                   11.002       0.000              0            110
 cmos2_pclk_16bit                                   11.002       0.000              0            110
 clk_25M                                            19.580       0.000              0              7
 ref_clk|user_pll_cfg/u_pll_e3/CLKOUT0_Inferred
                                                    49.102       0.000              0            234
 DebugCore_JCLK                                     24.102       0.000              0            544
 DebugCore_CAPTURE                                  49.380       0.000              0             11
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 ref_clk                ref_clk                     15.425       0.000              0           1421
 eth_rgmii_rxc_0        eth_rgmii_rxc_0              3.498       0.000              0           4782
 pix_clk_in             pix_clk_in                   3.360       0.000              0           1552
 ddrphy_clkin           ddrphy_clkin                 4.618       0.000              0          16387
 ioclk0                 ioclk0                       1.834       0.000              0             24
 ioclk1                 ioclk1                       1.834       0.000              0             72
 pix_clk_out            pix_clk_out                  2.416       0.000              0           4245
 cmos1_pclk             cmos1_pclk                  10.054       0.000              0             60
 cmos2_pclk             cmos2_pclk                  10.111       0.000              0             60
 cmos1_pclk_16bit       cmos1_pclk_16bit            20.529       0.000              0            246
 cmos1_pclk             cmos1_pclk_16bit            11.289       0.000              0             18
 cmos2_pclk_16bit       cmos2_pclk_16bit            19.931       0.000              0            246
 cmos2_pclk             cmos2_pclk_16bit            13.957       0.000              0             18
 clk_25M                clk_25M                     37.495       0.000              0             31
 ref_clk|user_pll_cfg/u_pll_e3/CLKOUT0_Inferred
                        ref_clk|user_pll_cfg/u_pll_e3/CLKOUT0_Inferred
                                                    95.982       0.000              0           1082
 DebugCore_JCLK         DebugCore_JCLK              24.153       0.000              0           1889
 DebugCore_CAPTURE      DebugCore_JCLK              21.530       0.000              0            119
 DebugCore_JCLK         DebugCore_CAPTURE           48.439       0.000              0             16
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 ref_clk                ref_clk                     -0.157      -1.369             19           1421
 eth_rgmii_rxc_0        eth_rgmii_rxc_0              0.185       0.000              0           4782
 pix_clk_in             pix_clk_in                   0.169       0.000              0           1552
 ddrphy_clkin           ddrphy_clkin                -0.171      -6.408             96          16387
 ioclk0                 ioclk0                       0.383       0.000              0             24
 ioclk1                 ioclk1                       0.383       0.000              0             72
 pix_clk_out            pix_clk_out                  0.197       0.000              0           4245
 cmos1_pclk             cmos1_pclk                   0.269       0.000              0             60
 cmos2_pclk             cmos2_pclk                   0.303       0.000              0             60
 cmos1_pclk_16bit       cmos1_pclk_16bit             0.195       0.000              0            246
 cmos1_pclk             cmos1_pclk_16bit            -0.169      -0.807             11             18
 cmos2_pclk_16bit       cmos2_pclk_16bit             0.196       0.000              0            246
 cmos2_pclk             cmos2_pclk_16bit            -3.403     -58.297             18             18
 clk_25M                clk_25M                      0.335       0.000              0             31
 ref_clk|user_pll_cfg/u_pll_e3/CLKOUT0_Inferred
                        ref_clk|user_pll_cfg/u_pll_e3/CLKOUT0_Inferred
                                                     0.257       0.000              0           1082
 DebugCore_JCLK         DebugCore_JCLK               0.250       0.000              0           1889
 DebugCore_CAPTURE      DebugCore_JCLK              24.975       0.000              0            119
 DebugCore_JCLK         DebugCore_CAPTURE            0.370       0.000              0             16
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 ref_clk                ref_clk                     17.174       0.000              0            335
 eth_rgmii_rxc_0        eth_rgmii_rxc_0              4.467       0.000              0           1335
 pix_clk_in             pix_clk_in                   4.707       0.000              0             92
 ddrphy_clkin           ddrphy_clkin                 6.278       0.000              0           2500
 pix_clk_out            pix_clk_out                  1.879       0.000              0            294
 cmos1_pclk_16bit       cmos1_pclk_16bit            21.114       0.000              0             42
 cmos2_pclk_16bit       cmos2_pclk_16bit            21.368       0.000              0             42
 ref_clk|user_pll_cfg/u_pll_e3/CLKOUT0_Inferred
                        ref_clk|user_pll_cfg/u_pll_e3/CLKOUT0_Inferred
                                                    97.794       0.000              0              1
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 ref_clk                ref_clk                     -0.079      -0.491              9            335
 eth_rgmii_rxc_0        eth_rgmii_rxc_0              0.523       0.000              0           1335
 pix_clk_in             pix_clk_in                   0.868       0.000              0             92
 ddrphy_clkin           ddrphy_clkin                 0.269       0.000              0           2500
 pix_clk_out            pix_clk_out                  1.015       0.000              0            294
 cmos1_pclk_16bit       cmos1_pclk_16bit             1.288       0.000              0             42
 cmos2_pclk_16bit       cmos2_pclk_16bit             1.122       0.000              0             42
 ref_clk|user_pll_cfg/u_pll_e3/CLKOUT0_Inferred
                        ref_clk|user_pll_cfg/u_pll_e3/CLKOUT0_Inferred
                                                     0.769       0.000              0              1
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 ref_clk                                             9.504       0.000              0            362
 eth_rgmii_rxc_0                                     2.787       0.000              0           2211
 pix_clk_in                                          2.649       0.000              0            372
 ddrphy_clkin                                        3.480       0.000              0           4492
 ioclk0                                              0.568       0.000              0             11
 ioclk1                                              0.568       0.000              0             27
 ioclk2                                              0.568       0.000              0              2
 ioclk_gate_clk                                      4.664       0.000              0              1
 pix_clk_out                                         2.615       0.000              0            955
 cmos1_pclk                                          5.454       0.000              0             39
 cmos2_pclk                                          5.454       0.000              0             39
 cmos1_pclk_16bit                                   11.182       0.000              0            110
 cmos2_pclk_16bit                                   11.182       0.000              0            110
 clk_25M                                            19.664       0.000              0              7
 ref_clk|user_pll_cfg/u_pll_e3/CLKOUT0_Inferred
                                                    49.282       0.000              0            234
 DebugCore_JCLK                                     24.282       0.000              0            544
 DebugCore_CAPTURE                                  49.504       0.000              0             11
====================================================================================================

Slow Corner
****************************************************************************************************
====================================================================================================

Startpoint  : u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/cntr[5]/opit_0_L5Q_perm/CLK
Endpoint    : u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/cntr[11]/opit_0_L5Q_perm/L1
Path Group  : ref_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.090  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.065
  Launch Clock Delay      :  4.716
  Clock Pessimism Removal :  0.561

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         ref_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.126       1.454 r       ref_clk_ibuf/opit_1/OUT
                                   net (fanout=296)      3.262       4.716         nt_ref_clk       
 CLMA_138_317/CLK                                                          r       u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/cntr[5]/opit_0_L5Q_perm/CLK

 CLMA_138_317/Q0                   tco                   0.289       5.005 r       u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/cntr[5]/opit_0_L5Q_perm/Q
                                   net (fanout=14)       0.637       5.642         u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/cntr [5]
 CLMA_138_328/Y1                   td                    0.460       6.102 r       u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/hsst_fsm_fsm[3:0]_70/gateop_perm/Z
                                   net (fanout=9)        0.776       6.878         u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/_N100980
 CLMA_150_320/Y1                   td                    0.304       7.182 r       u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/N702_2/gateop_perm/Z
                                   net (fanout=3)        0.460       7.642         u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/N324
 CLMA_146_316/Y2                   td                    0.286       7.928 r       u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/N483_3/gateop_perm/Z
                                   net (fanout=1)        0.251       8.179         u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/_N110360
 CLMA_146_316/Y1                   td                    0.212       8.391 r       u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/N483_5/gateop_perm/Z
                                   net (fanout=2)        0.596       8.987         u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/_N100550
 CLMA_146_328/Y2                   td                    0.322       9.309 r       u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/N486_30/gateop/F
                                   net (fanout=5)        0.551       9.860         u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/_N10999
 CLMA_150_320/Y2                   td                    0.341      10.201 f       u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/N486_23_or[2]_2/gateop_perm/Z
                                   net (fanout=8)        0.711      10.912         u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/_N88462
 CLMA_138_333/C1                                                           f       u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/cntr[11]/opit_0_L5Q_perm/L1

 Data arrival time                                                  10.912         Logic Levels: 6  
                                                                                   Logic: 2.214ns(35.733%), Route: 3.982ns(64.267%)
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074      20.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         ref_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.082      21.203 r       ref_clk_ibuf/opit_1/OUT
                                   net (fanout=296)      2.862      24.065         nt_ref_clk       
 CLMA_138_333/CLK                                                          r       u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/cntr[11]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.561      24.626                          
 clock uncertainty                                      -0.050      24.576                          

 Setup time                                             -0.247      24.329                          

 Data required time                                                 24.329                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.329                          
 Data arrival time                                                  10.912                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.417                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/cntr[5]/opit_0_L5Q_perm/CLK
Endpoint    : u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/cntr[7]/opit_0_L5Q_perm/L3
Path Group  : ref_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.010  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.135
  Launch Clock Delay      :  4.716
  Clock Pessimism Removal :  0.591

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         ref_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.126       1.454 r       ref_clk_ibuf/opit_1/OUT
                                   net (fanout=296)      3.262       4.716         nt_ref_clk       
 CLMA_138_317/CLK                                                          r       u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/cntr[5]/opit_0_L5Q_perm/CLK

 CLMA_138_317/Q0                   tco                   0.289       5.005 r       u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/cntr[5]/opit_0_L5Q_perm/Q
                                   net (fanout=14)       0.637       5.642         u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/cntr [5]
 CLMA_138_328/Y1                   td                    0.460       6.102 r       u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/hsst_fsm_fsm[3:0]_70/gateop_perm/Z
                                   net (fanout=9)        0.776       6.878         u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/_N100980
 CLMA_150_320/Y1                   td                    0.304       7.182 r       u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/N702_2/gateop_perm/Z
                                   net (fanout=3)        0.460       7.642         u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/N324
 CLMA_146_316/Y2                   td                    0.286       7.928 r       u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/N483_3/gateop_perm/Z
                                   net (fanout=1)        0.251       8.179         u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/_N110360
 CLMA_146_316/Y1                   td                    0.212       8.391 r       u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/N483_5/gateop_perm/Z
                                   net (fanout=2)        0.596       8.987         u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/_N100550
 CLMA_146_328/Y2                   td                    0.322       9.309 r       u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/N486_30/gateop/F
                                   net (fanout=5)        0.551       9.860         u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/_N10999
 CLMA_150_320/Y2                   td                    0.322      10.182 r       u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/N486_23_or[2]_2/gateop_perm/Z
                                   net (fanout=8)        0.674      10.856         u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/_N88462
 CLMA_138_328/C3                                                           r       u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/cntr[7]/opit_0_L5Q_perm/L3

 Data arrival time                                                  10.856         Logic Levels: 6  
                                                                                   Logic: 2.195ns(35.749%), Route: 3.945ns(64.251%)
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074      20.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         ref_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.082      21.203 r       ref_clk_ibuf/opit_1/OUT
                                   net (fanout=296)      2.932      24.135         nt_ref_clk       
 CLMA_138_328/CLK                                                          r       u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/cntr[7]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.591      24.726                          
 clock uncertainty                                      -0.050      24.676                          

 Setup time                                             -0.398      24.278                          

 Data required time                                                 24.278                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.278                          
 Data arrival time                                                  10.856                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.422                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/cntr[5]/opit_0_L5Q_perm/CLK
Endpoint    : u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/cntr[9]/opit_0_L5Q/L1
Path Group  : ref_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.090  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.065
  Launch Clock Delay      :  4.716
  Clock Pessimism Removal :  0.561

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         ref_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.126       1.454 r       ref_clk_ibuf/opit_1/OUT
                                   net (fanout=296)      3.262       4.716         nt_ref_clk       
 CLMA_138_317/CLK                                                          r       u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/cntr[5]/opit_0_L5Q_perm/CLK

 CLMA_138_317/Q0                   tco                   0.289       5.005 r       u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/cntr[5]/opit_0_L5Q_perm/Q
                                   net (fanout=14)       0.637       5.642         u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/cntr [5]
 CLMA_138_328/Y1                   td                    0.460       6.102 r       u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/hsst_fsm_fsm[3:0]_70/gateop_perm/Z
                                   net (fanout=9)        0.776       6.878         u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/_N100980
 CLMA_150_320/Y1                   td                    0.304       7.182 r       u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/N702_2/gateop_perm/Z
                                   net (fanout=3)        0.460       7.642         u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/N324
 CLMA_146_316/Y2                   td                    0.286       7.928 r       u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/N483_3/gateop_perm/Z
                                   net (fanout=1)        0.251       8.179         u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/_N110360
 CLMA_146_316/Y1                   td                    0.212       8.391 r       u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/N483_5/gateop_perm/Z
                                   net (fanout=2)        0.596       8.987         u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/_N100550
 CLMA_146_328/Y2                   td                    0.322       9.309 r       u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/N486_30/gateop/F
                                   net (fanout=5)        0.551       9.860         u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/_N10999
 CLMA_150_320/Y2                   td                    0.322      10.182 r       u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/N486_23_or[2]_2/gateop_perm/Z
                                   net (fanout=8)        0.681      10.863         u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/_N88462
 CLMA_138_333/B1                                                           r       u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/cntr[9]/opit_0_L5Q/L1

 Data arrival time                                                  10.863         Logic Levels: 6  
                                                                                   Logic: 2.195ns(35.708%), Route: 3.952ns(64.292%)
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074      20.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         ref_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.082      21.203 r       ref_clk_ibuf/opit_1/OUT
                                   net (fanout=296)      2.862      24.065         nt_ref_clk       
 CLMA_138_333/CLK                                                          r       u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/cntr[9]/opit_0_L5Q/CLK
 clock pessimism                                         0.561      24.626                          
 clock uncertainty                                      -0.050      24.576                          

 Setup time                                             -0.213      24.363                          

 Data required time                                                 24.363                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.363                          
 Data arrival time                                                  10.863                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.500                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/pll_lock_multi_sw_sync/sig_synced/opit_0_inv/CLK
Endpoint    : u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/pll_lock_multi_sw_deb/signal_b_neg/opit_0_inv_L5Q_perm/L1
Path Group  : ref_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    1.005  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.540
  Launch Clock Delay      :  4.137
  Clock Pessimism Removal :  -0.398

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         ref_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.082       1.203 r       ref_clk_ibuf/opit_1/OUT
                                   net (fanout=296)      2.934       4.137         nt_ref_clk       
 CLMA_122_324/CLK                                                          r       u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/pll_lock_multi_sw_sync/sig_synced/opit_0_inv/CLK

 CLMA_122_324/Q0                   tco                   0.222       4.359 f       u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/pll_lock_multi_sw_sync/sig_synced/opit_0_inv/Q
                                   net (fanout=17)       0.255       4.614         u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/s_P_PLL_LOCK
 CLMA_122_316/A1                                                           f       u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/pll_lock_multi_sw_deb/signal_b_neg/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   4.614         Logic Levels: 0  
                                                                                   Logic: 0.222ns(46.541%), Route: 0.255ns(53.459%)
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         ref_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.126       1.454 r       ref_clk_ibuf/opit_1/OUT
                                   net (fanout=296)      4.086       5.540         nt_ref_clk       
 CLMA_122_316/CLK                                                          r       u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/pll_lock_multi_sw_deb/signal_b_neg/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.398       5.142                          
 clock uncertainty                                       0.000       5.142                          

 Hold time                                              -0.121       5.021                          

 Data required time                                                  5.021                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.021                          
 Data arrival time                                                   4.614                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.407                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/pll_lock_multi_sw_sync/sig_synced/opit_0_inv/CLK
Endpoint    : u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/pll_lock_multi_sw_wtchdg/cnt_1[7]/opit_0_inv_A2Q21/I13
Path Group  : ref_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    1.062  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.597
  Launch Clock Delay      :  4.137
  Clock Pessimism Removal :  -0.398

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         ref_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.082       1.203 r       ref_clk_ibuf/opit_1/OUT
                                   net (fanout=296)      2.934       4.137         nt_ref_clk       
 CLMA_122_324/CLK                                                          r       u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/pll_lock_multi_sw_sync/sig_synced/opit_0_inv/CLK

 CLMA_122_324/Q0                   tco                   0.222       4.359 f       u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/pll_lock_multi_sw_sync/sig_synced/opit_0_inv/Q
                                   net (fanout=17)       0.227       4.586         u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/s_P_PLL_LOCK
 CLMS_122_321/D3                                                           f       u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/pll_lock_multi_sw_wtchdg/cnt_1[7]/opit_0_inv_A2Q21/I13

 Data arrival time                                                   4.586         Logic Levels: 0  
                                                                                   Logic: 0.222ns(49.443%), Route: 0.227ns(50.557%)
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         ref_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.126       1.454 r       ref_clk_ibuf/opit_1/OUT
                                   net (fanout=296)      4.143       5.597         nt_ref_clk       
 CLMS_122_321/CLK                                                          r       u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/pll_lock_multi_sw_wtchdg/cnt_1[7]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.398       5.199                          
 clock uncertainty                                       0.000       5.199                          

 Hold time                                              -0.222       4.977                          

 Data required time                                                  4.977                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.977                          
 Data arrival time                                                   4.586                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.391                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/pll_lock_multi_sw_wtchdg/cnt_2[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/pll_lock_multi_sw_wtchdg/cnt_2[2]/opit_0_inv_A2Q21/I10
Path Group  : ref_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.989  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.414
  Launch Clock Delay      :  4.027
  Clock Pessimism Removal :  -0.398

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         ref_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.082       1.203 r       ref_clk_ibuf/opit_1/OUT
                                   net (fanout=296)      2.824       4.027         nt_ref_clk       
 CLMA_126_324/CLK                                                          r       u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/pll_lock_multi_sw_wtchdg/cnt_2[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_126_324/Q1                   tco                   0.224       4.251 f       u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/pll_lock_multi_sw_wtchdg/cnt_2[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.346       4.597         u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/pll_lock_multi_sw_wtchdg/cnt_2 [0]
 CLMA_126_316/B0                                                           f       u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/pll_lock_multi_sw_wtchdg/cnt_2[2]/opit_0_inv_A2Q21/I10

 Data arrival time                                                   4.597         Logic Levels: 0  
                                                                                   Logic: 0.224ns(39.298%), Route: 0.346ns(60.702%)
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         ref_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.126       1.454 r       ref_clk_ibuf/opit_1/OUT
                                   net (fanout=296)      3.585       5.039         nt_ref_clk       
 CLMA_126_317/Y6AB                 td                    0.145       5.184 r       CLKROUTE_6/Z     
                                   net (fanout=2)        0.230       5.414         ntR3994          
 CLMA_126_316/CLK                                                          r       u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/pll_lock_multi_sw_wtchdg/cnt_2[2]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.398       5.016                          
 clock uncertainty                                       0.000       5.016                          

 Hold time                                              -0.080       4.936                          

 Data required time                                                  4.936                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.936                          
 Data arrival time                                                   4.597                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.339                          
====================================================================================================

====================================================================================================

Startpoint  : u_udp/u_udp_tx/ip_head[2][0]/opit_0_MUX4TO1Q/CLK
Endpoint    : u_udp/u_udp_tx/check_buffer[19]/opit_0_inv_AQ/Cin
Path Group  : eth_rgmii_rxc_0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.679
  Launch Clock Delay      :  9.249
  Clock Pessimism Removal :  1.534

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rgmii_rxc_0 (rising edge)
                                                         0.000       0.000 r                        
 M19                                                     0.000       0.000 r       eth_rgmii_rxc_0 (port)
                                   net (fanout=1)        0.084       0.084         eth_rgmii_rxc_0  
 IOBS_LR_328_216/DIN               td                    1.254       1.338 r       eth_rgmii_rxc_0_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.338         eth_rgmii_rxc_0_ibuf/ntD
 IOL_327_217/INCK                  td                    0.076       1.414 r       eth_rgmii_rxc_0_ibuf/opit_1/INCK
                                   net (fanout=1)        0.475       1.889         _N25             
 IOCKDLY_326_60/CLK_OUT            td                    3.812       5.701 r       eth0_gmii_to_rgmii/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.963       7.664         eth0_gmii_to_rgmii/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000       7.664 r       eth0_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2211)     1.585       9.249         rgmii_clk_0      
 CLMS_282_149/CLK                                                          r       u_udp/u_udp_tx/ip_head[2][0]/opit_0_MUX4TO1Q/CLK

 CLMS_282_149/Q1                   tco                   0.291       9.540 r       u_udp/u_udp_tx/ip_head[2][0]/opit_0_MUX4TO1Q/Q
                                   net (fanout=5)        0.564      10.104         u_udp/u_udp_tx/ip_head[2] [0]
                                   td                    0.234      10.338 f       u_udp/u_udp_tx/N3561_1_1/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.338         u_udp/u_udp_tx/_N9371
 CLMS_290_153/COUT                 td                    0.058      10.396 r       u_udp/u_udp_tx/N3561_1_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.396         u_udp/u_udp_tx/_N9373
                                   td                    0.058      10.454 r       u_udp/u_udp_tx/N3561_1_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.454         u_udp/u_udp_tx/_N9375
 CLMS_290_157/Y3                   td                    0.501      10.955 r       u_udp/u_udp_tx/N3561_1_7/gateop_A2/Y1
                                   net (fanout=1)        0.401      11.356         u_udp/u_udp_tx/N3561 [8]
 CLMA_294_160/COUT                 td                    0.344      11.700 r       u_udp/u_udp_tx/N3573_1_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.700         u_udp/u_udp_tx/_N6970
 CLMA_294_164/Y1                   td                    0.498      12.198 r       u_udp/u_udp_tx/N3573_1_9/gateop_A2/Y1
                                   net (fanout=1)        0.411      12.609         u_udp/u_udp_tx/N3573 [11]
 CLMA_286_161/COUT                 td                    0.348      12.957 r       u_udp/u_udp_tx/N3576_11/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.957         u_udp/u_udp_tx/_N8085
 CLMA_286_165/Y1                   td                    0.498      13.455 r       u_udp/u_udp_tx/N3576_13/gateop_A2/Y1
                                   net (fanout=1)        0.438      13.893         u_udp/u_udp_tx/N3576 [13]
 CLMA_286_172/Y0                   td                    0.210      14.103 r       u_udp/u_udp_tx/N917_3[13]/gateop_perm/Z
                                   net (fanout=2)        0.573      14.676         u_udp/u_udp_tx/nb1 [13]
 CLMA_290_160/COUT                 td                    0.502      15.178 r       u_udp/u_udp_tx/check_buffer[14]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      15.178         u_udp/u_udp_tx/_N8026
                                   td                    0.058      15.236 r       u_udp/u_udp_tx/check_buffer[16]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      15.236         u_udp/u_udp_tx/_N8028
 CLMA_290_164/COUT                 td                    0.058      15.294 r       u_udp/u_udp_tx/check_buffer[18]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      15.294         u_udp/u_udp_tx/_N8030
 CLMA_290_168/CIN                                                          r       u_udp/u_udp_tx/check_buffer[19]/opit_0_inv_AQ/Cin

 Data arrival time                                                  15.294         Logic Levels: 9  
                                                                                   Logic: 3.658ns(60.513%), Route: 2.387ns(39.487%)
----------------------------------------------------------------------------------------------------

 Clock eth_rgmii_rxc_0 (rising edge)
                                                         8.000       8.000 r                        
 M19                                                     0.000       8.000 r       eth_rgmii_rxc_0 (port)
                                   net (fanout=1)        0.084       8.084         eth_rgmii_rxc_0  
 IOBS_LR_328_216/DIN               td                    1.047       9.131 r       eth_rgmii_rxc_0_ibuf/opit_0/O
                                   net (fanout=1)        0.000       9.131         eth_rgmii_rxc_0_ibuf/ntD
 IOL_327_217/INCK                  td                    0.048       9.179 r       eth_rgmii_rxc_0_ibuf/opit_1/INCK
                                   net (fanout=1)        0.467       9.646         _N25             
 IOCKDLY_326_60/CLK_OUT            td                    2.574      12.220 r       eth0_gmii_to_rgmii/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.928      14.148         eth0_gmii_to_rgmii/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000      14.148 r       eth0_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2211)     1.531      15.679         rgmii_clk_0      
 CLMA_290_168/CLK                                                          r       u_udp/u_udp_tx/check_buffer[19]/opit_0_inv_AQ/CLK
 clock pessimism                                         1.534      17.213                          
 clock uncertainty                                      -0.050      17.163                          

 Setup time                                             -0.170      16.993                          

 Data required time                                                 16.993                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.993                          
 Data arrival time                                                  15.294                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.699                          
====================================================================================================

====================================================================================================

Startpoint  : u_udp/u_udp_tx/ip_head[2][0]/opit_0_MUX4TO1Q/CLK
Endpoint    : u_udp/u_udp_tx/check_buffer[18]/opit_0_inv_A2Q21/Cin
Path Group  : eth_rgmii_rxc_0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.679
  Launch Clock Delay      :  9.249
  Clock Pessimism Removal :  1.534

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rgmii_rxc_0 (rising edge)
                                                         0.000       0.000 r                        
 M19                                                     0.000       0.000 r       eth_rgmii_rxc_0 (port)
                                   net (fanout=1)        0.084       0.084         eth_rgmii_rxc_0  
 IOBS_LR_328_216/DIN               td                    1.254       1.338 r       eth_rgmii_rxc_0_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.338         eth_rgmii_rxc_0_ibuf/ntD
 IOL_327_217/INCK                  td                    0.076       1.414 r       eth_rgmii_rxc_0_ibuf/opit_1/INCK
                                   net (fanout=1)        0.475       1.889         _N25             
 IOCKDLY_326_60/CLK_OUT            td                    3.812       5.701 r       eth0_gmii_to_rgmii/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.963       7.664         eth0_gmii_to_rgmii/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000       7.664 r       eth0_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2211)     1.585       9.249         rgmii_clk_0      
 CLMS_282_149/CLK                                                          r       u_udp/u_udp_tx/ip_head[2][0]/opit_0_MUX4TO1Q/CLK

 CLMS_282_149/Q1                   tco                   0.291       9.540 r       u_udp/u_udp_tx/ip_head[2][0]/opit_0_MUX4TO1Q/Q
                                   net (fanout=5)        0.564      10.104         u_udp/u_udp_tx/ip_head[2] [0]
                                   td                    0.234      10.338 f       u_udp/u_udp_tx/N3561_1_1/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.338         u_udp/u_udp_tx/_N9371
 CLMS_290_153/COUT                 td                    0.058      10.396 r       u_udp/u_udp_tx/N3561_1_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.396         u_udp/u_udp_tx/_N9373
                                   td                    0.058      10.454 r       u_udp/u_udp_tx/N3561_1_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.454         u_udp/u_udp_tx/_N9375
 CLMS_290_157/Y3                   td                    0.501      10.955 r       u_udp/u_udp_tx/N3561_1_7/gateop_A2/Y1
                                   net (fanout=1)        0.401      11.356         u_udp/u_udp_tx/N3561 [8]
 CLMA_294_160/COUT                 td                    0.344      11.700 r       u_udp/u_udp_tx/N3573_1_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.700         u_udp/u_udp_tx/_N6970
 CLMA_294_164/Y1                   td                    0.498      12.198 r       u_udp/u_udp_tx/N3573_1_9/gateop_A2/Y1
                                   net (fanout=1)        0.411      12.609         u_udp/u_udp_tx/N3573 [11]
 CLMA_286_161/COUT                 td                    0.348      12.957 r       u_udp/u_udp_tx/N3576_11/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.957         u_udp/u_udp_tx/_N8085
 CLMA_286_165/Y1                   td                    0.498      13.455 r       u_udp/u_udp_tx/N3576_13/gateop_A2/Y1
                                   net (fanout=1)        0.438      13.893         u_udp/u_udp_tx/N3576 [13]
 CLMA_286_172/Y0                   td                    0.210      14.103 r       u_udp/u_udp_tx/N917_3[13]/gateop_perm/Z
                                   net (fanout=2)        0.573      14.676         u_udp/u_udp_tx/nb1 [13]
 CLMA_290_160/COUT                 td                    0.502      15.178 r       u_udp/u_udp_tx/check_buffer[14]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      15.178         u_udp/u_udp_tx/_N8026
                                   td                    0.058      15.236 r       u_udp/u_udp_tx/check_buffer[16]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      15.236         u_udp/u_udp_tx/_N8028
                                                                           r       u_udp/u_udp_tx/check_buffer[18]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                  15.236         Logic Levels: 8  
                                                                                   Logic: 3.600ns(60.130%), Route: 2.387ns(39.870%)
----------------------------------------------------------------------------------------------------

 Clock eth_rgmii_rxc_0 (rising edge)
                                                         8.000       8.000 r                        
 M19                                                     0.000       8.000 r       eth_rgmii_rxc_0 (port)
                                   net (fanout=1)        0.084       8.084         eth_rgmii_rxc_0  
 IOBS_LR_328_216/DIN               td                    1.047       9.131 r       eth_rgmii_rxc_0_ibuf/opit_0/O
                                   net (fanout=1)        0.000       9.131         eth_rgmii_rxc_0_ibuf/ntD
 IOL_327_217/INCK                  td                    0.048       9.179 r       eth_rgmii_rxc_0_ibuf/opit_1/INCK
                                   net (fanout=1)        0.467       9.646         _N25             
 IOCKDLY_326_60/CLK_OUT            td                    2.574      12.220 r       eth0_gmii_to_rgmii/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.928      14.148         eth0_gmii_to_rgmii/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000      14.148 r       eth0_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2211)     1.531      15.679         rgmii_clk_0      
 CLMA_290_164/CLK                                                          r       u_udp/u_udp_tx/check_buffer[18]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         1.534      17.213                          
 clock uncertainty                                      -0.050      17.163                          

 Setup time                                             -0.167      16.996                          

 Data required time                                                 16.996                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.996                          
 Data arrival time                                                  15.236                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.760                          
====================================================================================================

====================================================================================================

Startpoint  : u_udp/u_udp_tx/ip_head[2][0]/opit_0_MUX4TO1Q/CLK
Endpoint    : u_udp/u_udp_tx/check_buffer[16]/opit_0_inv_A2Q21/Cin
Path Group  : eth_rgmii_rxc_0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.679
  Launch Clock Delay      :  9.249
  Clock Pessimism Removal :  1.534

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rgmii_rxc_0 (rising edge)
                                                         0.000       0.000 r                        
 M19                                                     0.000       0.000 r       eth_rgmii_rxc_0 (port)
                                   net (fanout=1)        0.084       0.084         eth_rgmii_rxc_0  
 IOBS_LR_328_216/DIN               td                    1.254       1.338 r       eth_rgmii_rxc_0_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.338         eth_rgmii_rxc_0_ibuf/ntD
 IOL_327_217/INCK                  td                    0.076       1.414 r       eth_rgmii_rxc_0_ibuf/opit_1/INCK
                                   net (fanout=1)        0.475       1.889         _N25             
 IOCKDLY_326_60/CLK_OUT            td                    3.812       5.701 r       eth0_gmii_to_rgmii/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.963       7.664         eth0_gmii_to_rgmii/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000       7.664 r       eth0_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2211)     1.585       9.249         rgmii_clk_0      
 CLMS_282_149/CLK                                                          r       u_udp/u_udp_tx/ip_head[2][0]/opit_0_MUX4TO1Q/CLK

 CLMS_282_149/Q1                   tco                   0.291       9.540 r       u_udp/u_udp_tx/ip_head[2][0]/opit_0_MUX4TO1Q/Q
                                   net (fanout=5)        0.564      10.104         u_udp/u_udp_tx/ip_head[2] [0]
                                   td                    0.234      10.338 f       u_udp/u_udp_tx/N3561_1_1/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.338         u_udp/u_udp_tx/_N9371
 CLMS_290_153/COUT                 td                    0.058      10.396 r       u_udp/u_udp_tx/N3561_1_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.396         u_udp/u_udp_tx/_N9373
                                   td                    0.058      10.454 r       u_udp/u_udp_tx/N3561_1_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.454         u_udp/u_udp_tx/_N9375
 CLMS_290_157/Y3                   td                    0.501      10.955 r       u_udp/u_udp_tx/N3561_1_7/gateop_A2/Y1
                                   net (fanout=1)        0.401      11.356         u_udp/u_udp_tx/N3561 [8]
 CLMA_294_160/COUT                 td                    0.344      11.700 r       u_udp/u_udp_tx/N3573_1_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.700         u_udp/u_udp_tx/_N6970
 CLMA_294_164/Y1                   td                    0.498      12.198 r       u_udp/u_udp_tx/N3573_1_9/gateop_A2/Y1
                                   net (fanout=1)        0.411      12.609         u_udp/u_udp_tx/N3573 [11]
 CLMA_286_161/COUT                 td                    0.348      12.957 r       u_udp/u_udp_tx/N3576_11/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.957         u_udp/u_udp_tx/_N8085
 CLMA_286_165/Y1                   td                    0.498      13.455 r       u_udp/u_udp_tx/N3576_13/gateop_A2/Y1
                                   net (fanout=1)        0.438      13.893         u_udp/u_udp_tx/N3576 [13]
 CLMA_286_172/Y0                   td                    0.210      14.103 r       u_udp/u_udp_tx/N917_3[13]/gateop_perm/Z
                                   net (fanout=2)        0.573      14.676         u_udp/u_udp_tx/nb1 [13]
 CLMA_290_160/COUT                 td                    0.502      15.178 r       u_udp/u_udp_tx/check_buffer[14]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      15.178         u_udp/u_udp_tx/_N8026
 CLMA_290_164/CIN                                                          r       u_udp/u_udp_tx/check_buffer[16]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                  15.178         Logic Levels: 8  
                                                                                   Logic: 3.542ns(59.740%), Route: 2.387ns(40.260%)
----------------------------------------------------------------------------------------------------

 Clock eth_rgmii_rxc_0 (rising edge)
                                                         8.000       8.000 r                        
 M19                                                     0.000       8.000 r       eth_rgmii_rxc_0 (port)
                                   net (fanout=1)        0.084       8.084         eth_rgmii_rxc_0  
 IOBS_LR_328_216/DIN               td                    1.047       9.131 r       eth_rgmii_rxc_0_ibuf/opit_0/O
                                   net (fanout=1)        0.000       9.131         eth_rgmii_rxc_0_ibuf/ntD
 IOL_327_217/INCK                  td                    0.048       9.179 r       eth_rgmii_rxc_0_ibuf/opit_1/INCK
                                   net (fanout=1)        0.467       9.646         _N25             
 IOCKDLY_326_60/CLK_OUT            td                    2.574      12.220 r       eth0_gmii_to_rgmii/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.928      14.148         eth0_gmii_to_rgmii/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000      14.148 r       eth0_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2211)     1.531      15.679         rgmii_clk_0      
 CLMA_290_164/CLK                                                          r       u_udp/u_udp_tx/check_buffer[16]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         1.534      17.213                          
 clock uncertainty                                      -0.050      17.163                          

 Setup time                                             -0.170      16.993                          

 Data required time                                                 16.993                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.993                          
 Data arrival time                                                  15.178                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.815                          
====================================================================================================

====================================================================================================

Startpoint  : u_udp/u_udp_rx/des_mac[30]/opit_0_inv/CLK
Endpoint    : u_udp/u_udp_rx/des_mac[38]/opit_0_inv/D
Path Group  : eth_rgmii_rxc_0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  9.249
  Launch Clock Delay      :  7.679
  Clock Pessimism Removal :  -1.541

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rgmii_rxc_0 (rising edge)
                                                         0.000       0.000 r                        
 M19                                                     0.000       0.000 r       eth_rgmii_rxc_0 (port)
                                   net (fanout=1)        0.084       0.084         eth_rgmii_rxc_0  
 IOBS_LR_328_216/DIN               td                    1.047       1.131 r       eth_rgmii_rxc_0_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.131         eth_rgmii_rxc_0_ibuf/ntD
 IOL_327_217/INCK                  td                    0.048       1.179 r       eth_rgmii_rxc_0_ibuf/opit_1/INCK
                                   net (fanout=1)        0.467       1.646         _N25             
 IOCKDLY_326_60/CLK_OUT            td                    2.574       4.220 r       eth0_gmii_to_rgmii/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.928       6.148         eth0_gmii_to_rgmii/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000       6.148 r       eth0_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2211)     1.531       7.679         rgmii_clk_0      
 CLMS_262_237/CLK                                                          r       u_udp/u_udp_rx/des_mac[30]/opit_0_inv/CLK

 CLMS_262_237/Q3                   tco                   0.221       7.900 f       u_udp/u_udp_rx/des_mac[30]/opit_0_inv/Q
                                   net (fanout=3)        0.088       7.988         u_udp/u_udp_rx/des_mac [30]
 CLMA_262_236/AD                                                           f       u_udp/u_udp_rx/des_mac[38]/opit_0_inv/D

 Data arrival time                                                   7.988         Logic Levels: 0  
                                                                                   Logic: 0.221ns(71.521%), Route: 0.088ns(28.479%)
----------------------------------------------------------------------------------------------------

 Clock eth_rgmii_rxc_0 (rising edge)
                                                         0.000       0.000 r                        
 M19                                                     0.000       0.000 r       eth_rgmii_rxc_0 (port)
                                   net (fanout=1)        0.084       0.084         eth_rgmii_rxc_0  
 IOBS_LR_328_216/DIN               td                    1.254       1.338 r       eth_rgmii_rxc_0_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.338         eth_rgmii_rxc_0_ibuf/ntD
 IOL_327_217/INCK                  td                    0.076       1.414 r       eth_rgmii_rxc_0_ibuf/opit_1/INCK
                                   net (fanout=1)        0.475       1.889         _N25             
 IOCKDLY_326_60/CLK_OUT            td                    3.812       5.701 r       eth0_gmii_to_rgmii/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.963       7.664         eth0_gmii_to_rgmii/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000       7.664 r       eth0_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2211)     1.585       9.249         rgmii_clk_0      
 CLMA_262_236/CLK                                                          r       u_udp/u_udp_rx/des_mac[38]/opit_0_inv/CLK
 clock pessimism                                        -1.541       7.708                          
 clock uncertainty                                       0.000       7.708                          

 Hold time                                               0.053       7.761                          

 Data required time                                                  7.761                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.761                          
 Data arrival time                                                   7.988                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.227                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/trig0_d1[22]/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/trig0_d2[22]/opit_0/D
Path Group  : eth_rgmii_rxc_0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  9.249
  Launch Clock Delay      :  7.679
  Clock Pessimism Removal :  -1.570

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rgmii_rxc_0 (rising edge)
                                                         0.000       0.000 r                        
 M19                                                     0.000       0.000 r       eth_rgmii_rxc_0 (port)
                                   net (fanout=1)        0.084       0.084         eth_rgmii_rxc_0  
 IOBS_LR_328_216/DIN               td                    1.047       1.131 r       eth_rgmii_rxc_0_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.131         eth_rgmii_rxc_0_ibuf/ntD
 IOL_327_217/INCK                  td                    0.048       1.179 r       eth_rgmii_rxc_0_ibuf/opit_1/INCK
                                   net (fanout=1)        0.467       1.646         _N25             
 IOCKDLY_326_60/CLK_OUT            td                    2.574       4.220 r       eth0_gmii_to_rgmii/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.928       6.148         eth0_gmii_to_rgmii/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000       6.148 r       eth0_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2211)     1.531       7.679         rgmii_clk_0      
 CLMS_174_25/CLK                                                           r       u_CORES/u_debug_core_0/trig0_d1[22]/opit_0/CLK

 CLMS_174_25/Q3                    tco                   0.221       7.900 f       u_CORES/u_debug_core_0/trig0_d1[22]/opit_0/Q
                                   net (fanout=1)        0.084       7.984         u_CORES/u_debug_core_0/trig0_d1 [22]
 CLMS_174_25/AD                                                            f       u_CORES/u_debug_core_0/trig0_d2[22]/opit_0/D

 Data arrival time                                                   7.984         Logic Levels: 0  
                                                                                   Logic: 0.221ns(72.459%), Route: 0.084ns(27.541%)
----------------------------------------------------------------------------------------------------

 Clock eth_rgmii_rxc_0 (rising edge)
                                                         0.000       0.000 r                        
 M19                                                     0.000       0.000 r       eth_rgmii_rxc_0 (port)
                                   net (fanout=1)        0.084       0.084         eth_rgmii_rxc_0  
 IOBS_LR_328_216/DIN               td                    1.254       1.338 r       eth_rgmii_rxc_0_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.338         eth_rgmii_rxc_0_ibuf/ntD
 IOL_327_217/INCK                  td                    0.076       1.414 r       eth_rgmii_rxc_0_ibuf/opit_1/INCK
                                   net (fanout=1)        0.475       1.889         _N25             
 IOCKDLY_326_60/CLK_OUT            td                    3.812       5.701 r       eth0_gmii_to_rgmii/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.963       7.664         eth0_gmii_to_rgmii/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000       7.664 r       eth0_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2211)     1.585       9.249         rgmii_clk_0      
 CLMS_174_25/CLK                                                           r       u_CORES/u_debug_core_0/trig0_d2[22]/opit_0/CLK
 clock pessimism                                        -1.570       7.679                          
 clock uncertainty                                       0.000       7.679                          

 Hold time                                               0.053       7.732                          

 Data required time                                                  7.732                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.732                          
 Data arrival time                                                   7.984                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.252                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/trig0_d1[38]/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/trig0_d2[38]/opit_0/D
Path Group  : eth_rgmii_rxc_0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  9.249
  Launch Clock Delay      :  7.679
  Clock Pessimism Removal :  -1.570

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rgmii_rxc_0 (rising edge)
                                                         0.000       0.000 r                        
 M19                                                     0.000       0.000 r       eth_rgmii_rxc_0 (port)
                                   net (fanout=1)        0.084       0.084         eth_rgmii_rxc_0  
 IOBS_LR_328_216/DIN               td                    1.047       1.131 r       eth_rgmii_rxc_0_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.131         eth_rgmii_rxc_0_ibuf/ntD
 IOL_327_217/INCK                  td                    0.048       1.179 r       eth_rgmii_rxc_0_ibuf/opit_1/INCK
                                   net (fanout=1)        0.467       1.646         _N25             
 IOCKDLY_326_60/CLK_OUT            td                    2.574       4.220 r       eth0_gmii_to_rgmii/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.928       6.148         eth0_gmii_to_rgmii/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000       6.148 r       eth0_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2211)     1.531       7.679         rgmii_clk_0      
 CLMA_242_200/CLK                                                          r       u_CORES/u_debug_core_0/trig0_d1[38]/opit_0/CLK

 CLMA_242_200/Q3                   tco                   0.221       7.900 f       u_CORES/u_debug_core_0/trig0_d1[38]/opit_0/Q
                                   net (fanout=1)        0.084       7.984         u_CORES/u_debug_core_0/trig0_d1 [38]
 CLMA_242_200/AD                                                           f       u_CORES/u_debug_core_0/trig0_d2[38]/opit_0/D

 Data arrival time                                                   7.984         Logic Levels: 0  
                                                                                   Logic: 0.221ns(72.459%), Route: 0.084ns(27.541%)
----------------------------------------------------------------------------------------------------

 Clock eth_rgmii_rxc_0 (rising edge)
                                                         0.000       0.000 r                        
 M19                                                     0.000       0.000 r       eth_rgmii_rxc_0 (port)
                                   net (fanout=1)        0.084       0.084         eth_rgmii_rxc_0  
 IOBS_LR_328_216/DIN               td                    1.254       1.338 r       eth_rgmii_rxc_0_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.338         eth_rgmii_rxc_0_ibuf/ntD
 IOL_327_217/INCK                  td                    0.076       1.414 r       eth_rgmii_rxc_0_ibuf/opit_1/INCK
                                   net (fanout=1)        0.475       1.889         _N25             
 IOCKDLY_326_60/CLK_OUT            td                    3.812       5.701 r       eth0_gmii_to_rgmii/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.963       7.664         eth0_gmii_to_rgmii/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000       7.664 r       eth0_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2211)     1.585       9.249         rgmii_clk_0      
 CLMA_242_200/CLK                                                          r       u_CORES/u_debug_core_0/trig0_d2[38]/opit_0/CLK
 clock pessimism                                        -1.570       7.679                          
 clock uncertainty                                       0.000       7.679                          

 Hold time                                               0.053       7.732                          

 Data required time                                                  7.732                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.732                          
 Data arrival time                                                   7.984                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.252                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_video_zoom/bilinear_interpolation_cnt[2]/opit_0_A2Q21/CLK
Endpoint    : hdmi_video_zoom/video_data_out[31]/opit_0_A2Q21/CE
Path Group  : pix_clk_in
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.049  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.222
  Launch Clock Delay      :  5.568
  Clock Pessimism Removal :  0.297

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.254       1.332 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N23             
 USCM_84_111/CLK_USCM              td                    0.000       3.938 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=372)      1.630       5.568         ntclkbufg_4      
 CLMS_74_57/CLK                                                            r       hdmi_video_zoom/bilinear_interpolation_cnt[2]/opit_0_A2Q21/CLK

 CLMS_74_57/Q0                     tco                   0.289       5.857 r       hdmi_video_zoom/bilinear_interpolation_cnt[2]/opit_0_A2Q21/Q0
                                   net (fanout=4)        0.254       6.111         hdmi_video_zoom/bilinear_interpolation_cnt [1]
 CLMA_74_56/Y1                     td                    0.460       6.571 r       hdmi_video_zoom/N566_mux4_5/gateop_perm/Z
                                   net (fanout=3)        0.403       6.974         hdmi_video_zoom/_N4440
 CLMA_74_60/Y2                     td                    0.210       7.184 r       hdmi_video_zoom/N566_mux8/gateop_perm/Z
                                   net (fanout=13)       0.584       7.768         hdmi_video_zoom/N566
 CLMA_74_72/Y3                     td                    0.303       8.071 r       hdmi_video_zoom/N1362_1/gateop/F
                                   net (fanout=6)        1.016       9.087         hdmi_video_zoom/N1362
 CLMS_50_33/CECO                   td                    0.184       9.271 r       hdmi_video_zoom/video_data_out[25]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       9.271         ntR1874          
 CLMS_50_37/CECO                   td                    0.184       9.455 r       hdmi_video_zoom/video_data_out[29]/opit_0_A2Q21/CEOUT
                                   net (fanout=1)        0.000       9.455         ntR1873          
 CLMS_50_41/CECI                                                           r       hdmi_video_zoom/video_data_out[31]/opit_0_A2Q21/CE

 Data arrival time                                                   9.455         Logic Levels: 5  
                                                                                   Logic: 1.630ns(41.935%), Route: 2.257ns(58.065%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          6.734       6.734 r                        
 AA12                                                    0.000       6.734 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       6.812         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.047       7.859 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       7.859         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       7.907 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486      10.393         _N23             
 USCM_84_111/CLK_USCM              td                    0.000      10.393 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=372)      1.563      11.956         ntclkbufg_4      
 CLMS_50_41/CLK                                                            r       hdmi_video_zoom/video_data_out[31]/opit_0_A2Q21/CLK
 clock pessimism                                         0.297      12.253                          
 clock uncertainty                                      -0.050      12.203                          

 Setup time                                             -0.729      11.474                          

 Data required time                                                 11.474                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.474                          
 Data arrival time                                                   9.455                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.019                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_video_zoom/bilinear_interpolation_cnt[2]/opit_0_A2Q21/CLK
Endpoint    : hdmi_video_zoom/video_data_out[27]/opit_0_A2Q21/CE
Path Group  : pix_clk_in
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.043  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.228
  Launch Clock Delay      :  5.568
  Clock Pessimism Removal :  0.297

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.254       1.332 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N23             
 USCM_84_111/CLK_USCM              td                    0.000       3.938 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=372)      1.630       5.568         ntclkbufg_4      
 CLMS_74_57/CLK                                                            r       hdmi_video_zoom/bilinear_interpolation_cnt[2]/opit_0_A2Q21/CLK

 CLMS_74_57/Q0                     tco                   0.289       5.857 r       hdmi_video_zoom/bilinear_interpolation_cnt[2]/opit_0_A2Q21/Q0
                                   net (fanout=4)        0.254       6.111         hdmi_video_zoom/bilinear_interpolation_cnt [1]
 CLMA_74_56/Y1                     td                    0.460       6.571 r       hdmi_video_zoom/N566_mux4_5/gateop_perm/Z
                                   net (fanout=3)        0.403       6.974         hdmi_video_zoom/_N4440
 CLMA_74_60/Y2                     td                    0.210       7.184 r       hdmi_video_zoom/N566_mux8/gateop_perm/Z
                                   net (fanout=13)       0.584       7.768         hdmi_video_zoom/N566
 CLMA_74_72/Y3                     td                    0.315       8.083 f       hdmi_video_zoom/N1362_1/gateop/F
                                   net (fanout=6)        1.012       9.095         hdmi_video_zoom/N1362
 CLMS_50_33/CECO                   td                    0.170       9.265 f       hdmi_video_zoom/video_data_out[25]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       9.265         ntR1874          
 CLMS_50_37/CECI                                                           f       hdmi_video_zoom/video_data_out[27]/opit_0_A2Q21/CE

 Data arrival time                                                   9.265         Logic Levels: 4  
                                                                                   Logic: 1.444ns(39.059%), Route: 2.253ns(60.941%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          6.734       6.734 r                        
 AA12                                                    0.000       6.734 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       6.812         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.047       7.859 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       7.859         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       7.907 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486      10.393         _N23             
 USCM_84_111/CLK_USCM              td                    0.000      10.393 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=372)      1.569      11.962         ntclkbufg_4      
 CLMS_50_37/CLK                                                            r       hdmi_video_zoom/video_data_out[27]/opit_0_A2Q21/CLK
 clock pessimism                                         0.297      12.259                          
 clock uncertainty                                      -0.050      12.209                          

 Setup time                                             -0.747      11.462                          

 Data required time                                                 11.462                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.462                          
 Data arrival time                                                   9.265                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.197                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_video_zoom/bilinear_interpolation_cnt[2]/opit_0_A2Q21/CLK
Endpoint    : hdmi_video_zoom/video_data_out[29]/opit_0_A2Q21/CE
Path Group  : pix_clk_in
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.043  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.228
  Launch Clock Delay      :  5.568
  Clock Pessimism Removal :  0.297

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.254       1.332 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N23             
 USCM_84_111/CLK_USCM              td                    0.000       3.938 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=372)      1.630       5.568         ntclkbufg_4      
 CLMS_74_57/CLK                                                            r       hdmi_video_zoom/bilinear_interpolation_cnt[2]/opit_0_A2Q21/CLK

 CLMS_74_57/Q0                     tco                   0.289       5.857 r       hdmi_video_zoom/bilinear_interpolation_cnt[2]/opit_0_A2Q21/Q0
                                   net (fanout=4)        0.254       6.111         hdmi_video_zoom/bilinear_interpolation_cnt [1]
 CLMA_74_56/Y1                     td                    0.460       6.571 r       hdmi_video_zoom/N566_mux4_5/gateop_perm/Z
                                   net (fanout=3)        0.403       6.974         hdmi_video_zoom/_N4440
 CLMA_74_60/Y2                     td                    0.210       7.184 r       hdmi_video_zoom/N566_mux8/gateop_perm/Z
                                   net (fanout=13)       0.584       7.768         hdmi_video_zoom/N566
 CLMA_74_72/Y3                     td                    0.315       8.083 f       hdmi_video_zoom/N1362_1/gateop/F
                                   net (fanout=6)        1.012       9.095         hdmi_video_zoom/N1362
 CLMS_50_33/CECO                   td                    0.170       9.265 f       hdmi_video_zoom/video_data_out[25]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       9.265         ntR1874          
 CLMS_50_37/CECI                                                           f       hdmi_video_zoom/video_data_out[29]/opit_0_A2Q21/CE

 Data arrival time                                                   9.265         Logic Levels: 4  
                                                                                   Logic: 1.444ns(39.059%), Route: 2.253ns(60.941%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          6.734       6.734 r                        
 AA12                                                    0.000       6.734 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       6.812         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.047       7.859 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       7.859         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       7.907 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486      10.393         _N23             
 USCM_84_111/CLK_USCM              td                    0.000      10.393 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=372)      1.569      11.962         ntclkbufg_4      
 CLMS_50_37/CLK                                                            r       hdmi_video_zoom/video_data_out[29]/opit_0_A2Q21/CLK
 clock pessimism                                         0.297      12.259                          
 clock uncertainty                                      -0.050      12.209                          

 Setup time                                             -0.747      11.462                          

 Data required time                                                 11.462                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.462                          
 Data arrival time                                                   9.265                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.197                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_video_zoom/r_ram1_wr_data[18]/opit_0/CLK
Endpoint    : hdmi_video_zoom/user_interpolation_ram1/U_ipml_sdpram_interpolation_ram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm_inv/DA0[2]
Path Group  : pix_clk_in
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.064  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.586
  Launch Clock Delay      :  5.225
  Clock Pessimism Removal :  -0.297

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.047       1.125 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.125         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       1.173 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486       3.659         _N23             
 USCM_84_111/CLK_USCM              td                    0.000       3.659 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=372)      1.566       5.225         ntclkbufg_4      
 CLMS_78_45/CLK                                                            r       hdmi_video_zoom/r_ram1_wr_data[18]/opit_0/CLK

 CLMS_78_45/Q0                     tco                   0.222       5.447 f       hdmi_video_zoom/r_ram1_wr_data[18]/opit_0/Q
                                   net (fanout=1)        0.212       5.659         hdmi_video_zoom/r_ram1_wr_data [18]
 DRM_82_44/DA0[2]                                                          f       hdmi_video_zoom/user_interpolation_ram1/U_ipml_sdpram_interpolation_ram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm_inv/DA0[2]

 Data arrival time                                                   5.659         Logic Levels: 0  
                                                                                   Logic: 0.222ns(51.152%), Route: 0.212ns(48.848%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.254       1.332 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N23             
 USCM_84_111/CLK_USCM              td                    0.000       3.938 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=372)      1.648       5.586         ntclkbufg_4      
 DRM_82_44/CLKA[0]                                                         r       hdmi_video_zoom/user_interpolation_ram1/U_ipml_sdpram_interpolation_ram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.297       5.289                          
 clock uncertainty                                       0.000       5.289                          

 Hold time                                               0.156       5.445                          

 Data required time                                                  5.445                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.445                          
 Data arrival time                                                   5.659                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.214                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_video_zoom/r_ram1_wr_data[23]/opit_0/CLK
Endpoint    : hdmi_video_zoom/user_interpolation_ram1/U_ipml_sdpram_interpolation_ram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm_inv/DA0[7]
Path Group  : pix_clk_in
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.064  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.586
  Launch Clock Delay      :  5.225
  Clock Pessimism Removal :  -0.297

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.047       1.125 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.125         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       1.173 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486       3.659         _N23             
 USCM_84_111/CLK_USCM              td                    0.000       3.659 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=372)      1.566       5.225         ntclkbufg_4      
 CLMS_78_45/CLK                                                            r       hdmi_video_zoom/r_ram1_wr_data[23]/opit_0/CLK

 CLMS_78_45/Q2                     tco                   0.224       5.449 f       hdmi_video_zoom/r_ram1_wr_data[23]/opit_0/Q
                                   net (fanout=1)        0.212       5.661         hdmi_video_zoom/r_ram1_wr_data [23]
 DRM_82_44/DA0[7]                                                          f       hdmi_video_zoom/user_interpolation_ram1/U_ipml_sdpram_interpolation_ram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm_inv/DA0[7]

 Data arrival time                                                   5.661         Logic Levels: 0  
                                                                                   Logic: 0.224ns(51.376%), Route: 0.212ns(48.624%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.254       1.332 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N23             
 USCM_84_111/CLK_USCM              td                    0.000       3.938 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=372)      1.648       5.586         ntclkbufg_4      
 DRM_82_44/CLKA[0]                                                         r       hdmi_video_zoom/user_interpolation_ram1/U_ipml_sdpram_interpolation_ram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.297       5.289                          
 clock uncertainty                                       0.000       5.289                          

 Hold time                                               0.156       5.445                          

 Data required time                                                  5.445                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.445                          
 Data arrival time                                                   5.661                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.216                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_video_zoom/interpolation_cnt_state_3/opit_0_L5Q_perm/CLK
Endpoint    : hdmi_video_zoom/interpolation_cnt_state_0/opit_0_L5Q_perm/L4
Path Group  : pix_clk_in
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.031  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.577
  Launch Clock Delay      :  5.242
  Clock Pessimism Removal :  -0.304

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.047       1.125 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.125         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       1.173 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486       3.659         _N23             
 USCM_84_111/CLK_USCM              td                    0.000       3.659 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=372)      1.583       5.242         ntclkbufg_4      
 CLMA_78_56/CLK                                                            r       hdmi_video_zoom/interpolation_cnt_state_3/opit_0_L5Q_perm/CLK

 CLMA_78_56/Q1                     tco                   0.224       5.466 f       hdmi_video_zoom/interpolation_cnt_state_3/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.087       5.553         hdmi_video_zoom/interpolation_cnt_state_3
 CLMS_78_57/C4                                                             f       hdmi_video_zoom/interpolation_cnt_state_0/opit_0_L5Q_perm/L4

 Data arrival time                                                   5.553         Logic Levels: 0  
                                                                                   Logic: 0.224ns(72.026%), Route: 0.087ns(27.974%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.254       1.332 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N23             
 USCM_84_111/CLK_USCM              td                    0.000       3.938 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=372)      1.639       5.577         ntclkbufg_4      
 CLMS_78_57/CLK                                                            r       hdmi_video_zoom/interpolation_cnt_state_0/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.304       5.273                          
 clock uncertainty                                       0.000       5.273                          

 Hold time                                              -0.034       5.239                          

 Data required time                                                  5.239                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.239                          
 Data arrival time                                                   5.553                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.314                          
====================================================================================================

====================================================================================================

Startpoint  : user_axi_m_arbitration/arbitration_wr_state_2/opit_0_inv_L5Q_perm/CLK
Endpoint    : user_axi_m_arbitration/u_axi_full_m0/r_rd_addr_cnt[6]/opit_0_inv_L5Q_perm/CE
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.386
  Launch Clock Delay      :  10.954
  Clock Pessimism Removal :  0.514

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N22             
 USCM_84_114/CLK_USCM              td                    0.000       3.842 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_16/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         ddr_ip_clk       
 USCM_84_118/CLK_USCM              td                    0.000       9.369 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4492)     1.585      10.954         ntclkbufg_0      
 CLMS_78_113/CLK                                                           r       user_axi_m_arbitration/arbitration_wr_state_2/opit_0_inv_L5Q_perm/CLK

 CLMS_78_113/Q1                    tco                   0.291      11.245 r       user_axi_m_arbitration/arbitration_wr_state_2/opit_0_inv_L5Q_perm/Q
                                   net (fanout=13)       0.663      11.908         user_axi_m_arbitration/arbitration_wr_state_2
 CLMA_90_117/Y3                    td                    0.459      12.367 r       user_axi_m_arbitration/M_AXI_WDATA_19/gateop_perm/Z
                                   net (fanout=274)      0.467      12.834         M_AXI_AWADDR[23] 
 CLMA_94_128/Y1                    td                    0.316      13.150 f       user_axi_m_arbitration/M_AXI_WDATA_22[256]/gateop/F
                                   net (fanout=5)        0.769      13.919         M_AXI_AWVALID    
 CLMA_102_160/Y1                   td                    0.468      14.387 r       I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_ui_axi/N284/gateop_perm/Z
                                   net (fanout=14)       0.813      15.200         I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_ui_axi/N284
 CLMA_110_192/Y1                   td                    0.212      15.412 r       user_axi_m_arbitration/u_axi_full_m0/N469_4/gateop_perm/Z
                                   net (fanout=10)       0.473      15.885         user_axi_m_arbitration/u_axi_full_m0/N469
 CLMA_110_180/Y2                   td                    0.322      16.207 r       user_axi_m_arbitration/u_axi_full_m0/N477/gateop_perm/Z
                                   net (fanout=6)        0.412      16.619         user_axi_m_arbitration/u_axi_full_m0/N477
 CLMA_114_172/CECO                 td                    0.184      16.803 r       user_axi_m_arbitration/u_axi_full_m0/r_rd_addr_cnt[9]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=1)        0.000      16.803         ntR2024          
 CLMA_114_176/CECO                 td                    0.184      16.987 r       user_axi_m_arbitration/u_axi_full_m0/r_rd_addr_cnt[7]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000      16.987         ntR2023          
 CLMA_114_180/CECO                 td                    0.184      17.171 r       user_axi_m_arbitration/u_axi_full_m0/r_rd_addr_cnt[19]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=3)        0.000      17.171         ntR2022          
 CLMA_114_184/CECI                                                         r       user_axi_m_arbitration/u_axi_full_m0/r_rd_addr_cnt[6]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  17.171         Logic Levels: 8  
                                                                                   Logic: 2.620ns(42.143%), Route: 3.597ns(57.857%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074      10.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      11.169 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395      13.564         _N22             
 USCM_84_114/CLK_USCM              td                    0.000      13.564 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      15.229         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      15.352 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      16.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.703 r       clkgate_16/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.703 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      18.855         ddr_ip_clk       
 USCM_84_118/CLK_USCM              td                    0.000      18.855 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4492)     1.531      20.386         ntclkbufg_0      
 CLMA_114_184/CLK                                                          r       user_axi_m_arbitration/u_axi_full_m0/r_rd_addr_cnt[6]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.514      20.900                          
 clock uncertainty                                      -0.350      20.550                          

 Setup time                                             -0.729      19.821                          

 Data required time                                                 19.821                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 19.821                          
 Data arrival time                                                  17.171                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.650                          
====================================================================================================

====================================================================================================

Startpoint  : user_axi_m_arbitration/arbitration_wr_state_2/opit_0_inv_L5Q_perm/CLK
Endpoint    : user_axi_m_arbitration/u_axi_full_m0/r_rd_addr_cnt[14]/opit_0_inv_L5Q_perm/CE
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.386
  Launch Clock Delay      :  10.954
  Clock Pessimism Removal :  0.514

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N22             
 USCM_84_114/CLK_USCM              td                    0.000       3.842 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_16/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         ddr_ip_clk       
 USCM_84_118/CLK_USCM              td                    0.000       9.369 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4492)     1.585      10.954         ntclkbufg_0      
 CLMS_78_113/CLK                                                           r       user_axi_m_arbitration/arbitration_wr_state_2/opit_0_inv_L5Q_perm/CLK

 CLMS_78_113/Q1                    tco                   0.291      11.245 r       user_axi_m_arbitration/arbitration_wr_state_2/opit_0_inv_L5Q_perm/Q
                                   net (fanout=13)       0.663      11.908         user_axi_m_arbitration/arbitration_wr_state_2
 CLMA_90_117/Y3                    td                    0.459      12.367 r       user_axi_m_arbitration/M_AXI_WDATA_19/gateop_perm/Z
                                   net (fanout=274)      0.467      12.834         M_AXI_AWADDR[23] 
 CLMA_94_128/Y1                    td                    0.316      13.150 f       user_axi_m_arbitration/M_AXI_WDATA_22[256]/gateop/F
                                   net (fanout=5)        0.769      13.919         M_AXI_AWVALID    
 CLMA_102_160/Y1                   td                    0.468      14.387 r       I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_ui_axi/N284/gateop_perm/Z
                                   net (fanout=14)       0.813      15.200         I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_ui_axi/N284
 CLMA_110_192/Y1                   td                    0.212      15.412 r       user_axi_m_arbitration/u_axi_full_m0/N469_4/gateop_perm/Z
                                   net (fanout=10)       0.473      15.885         user_axi_m_arbitration/u_axi_full_m0/N469
 CLMA_110_180/Y2                   td                    0.322      16.207 r       user_axi_m_arbitration/u_axi_full_m0/N477/gateop_perm/Z
                                   net (fanout=6)        0.412      16.619         user_axi_m_arbitration/u_axi_full_m0/N477
 CLMA_114_172/CECO                 td                    0.184      16.803 r       user_axi_m_arbitration/u_axi_full_m0/r_rd_addr_cnt[9]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=1)        0.000      16.803         ntR2024          
 CLMA_114_176/CECO                 td                    0.184      16.987 r       user_axi_m_arbitration/u_axi_full_m0/r_rd_addr_cnt[7]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000      16.987         ntR2023          
 CLMA_114_180/CECO                 td                    0.184      17.171 r       user_axi_m_arbitration/u_axi_full_m0/r_rd_addr_cnt[19]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=3)        0.000      17.171         ntR2022          
 CLMA_114_184/CECI                                                         r       user_axi_m_arbitration/u_axi_full_m0/r_rd_addr_cnt[14]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  17.171         Logic Levels: 8  
                                                                                   Logic: 2.620ns(42.143%), Route: 3.597ns(57.857%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074      10.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      11.169 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395      13.564         _N22             
 USCM_84_114/CLK_USCM              td                    0.000      13.564 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      15.229         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      15.352 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      16.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.703 r       clkgate_16/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.703 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      18.855         ddr_ip_clk       
 USCM_84_118/CLK_USCM              td                    0.000      18.855 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4492)     1.531      20.386         ntclkbufg_0      
 CLMA_114_184/CLK                                                          r       user_axi_m_arbitration/u_axi_full_m0/r_rd_addr_cnt[14]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.514      20.900                          
 clock uncertainty                                      -0.350      20.550                          

 Setup time                                             -0.729      19.821                          

 Data required time                                                 19.821                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 19.821                          
 Data arrival time                                                  17.171                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.650                          
====================================================================================================

====================================================================================================

Startpoint  : user_axi_m_arbitration/arbitration_wr_state_2/opit_0_inv_L5Q_perm/CLK
Endpoint    : user_axi_m_arbitration/u_axi_full_m0/r_rd_addr_cnt[16]/opit_0_inv_L5Q_perm/CE
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.386
  Launch Clock Delay      :  10.954
  Clock Pessimism Removal :  0.514

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N22             
 USCM_84_114/CLK_USCM              td                    0.000       3.842 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_16/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         ddr_ip_clk       
 USCM_84_118/CLK_USCM              td                    0.000       9.369 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4492)     1.585      10.954         ntclkbufg_0      
 CLMS_78_113/CLK                                                           r       user_axi_m_arbitration/arbitration_wr_state_2/opit_0_inv_L5Q_perm/CLK

 CLMS_78_113/Q1                    tco                   0.291      11.245 r       user_axi_m_arbitration/arbitration_wr_state_2/opit_0_inv_L5Q_perm/Q
                                   net (fanout=13)       0.663      11.908         user_axi_m_arbitration/arbitration_wr_state_2
 CLMA_90_117/Y3                    td                    0.459      12.367 r       user_axi_m_arbitration/M_AXI_WDATA_19/gateop_perm/Z
                                   net (fanout=274)      0.467      12.834         M_AXI_AWADDR[23] 
 CLMA_94_128/Y1                    td                    0.316      13.150 f       user_axi_m_arbitration/M_AXI_WDATA_22[256]/gateop/F
                                   net (fanout=5)        0.769      13.919         M_AXI_AWVALID    
 CLMA_102_160/Y1                   td                    0.468      14.387 r       I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_ui_axi/N284/gateop_perm/Z
                                   net (fanout=14)       0.813      15.200         I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_ui_axi/N284
 CLMA_110_192/Y1                   td                    0.212      15.412 r       user_axi_m_arbitration/u_axi_full_m0/N469_4/gateop_perm/Z
                                   net (fanout=10)       0.473      15.885         user_axi_m_arbitration/u_axi_full_m0/N469
 CLMA_110_180/Y2                   td                    0.322      16.207 r       user_axi_m_arbitration/u_axi_full_m0/N477/gateop_perm/Z
                                   net (fanout=6)        0.412      16.619         user_axi_m_arbitration/u_axi_full_m0/N477
 CLMA_114_172/CECO                 td                    0.184      16.803 r       user_axi_m_arbitration/u_axi_full_m0/r_rd_addr_cnt[9]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=1)        0.000      16.803         ntR2024          
 CLMA_114_176/CECO                 td                    0.184      16.987 r       user_axi_m_arbitration/u_axi_full_m0/r_rd_addr_cnt[7]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000      16.987         ntR2023          
 CLMA_114_180/CECO                 td                    0.184      17.171 r       user_axi_m_arbitration/u_axi_full_m0/r_rd_addr_cnt[19]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=3)        0.000      17.171         ntR2022          
 CLMA_114_184/CECI                                                         r       user_axi_m_arbitration/u_axi_full_m0/r_rd_addr_cnt[16]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  17.171         Logic Levels: 8  
                                                                                   Logic: 2.620ns(42.143%), Route: 3.597ns(57.857%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074      10.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      11.169 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395      13.564         _N22             
 USCM_84_114/CLK_USCM              td                    0.000      13.564 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      15.229         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      15.352 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      16.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.703 r       clkgate_16/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.703 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      18.855         ddr_ip_clk       
 USCM_84_118/CLK_USCM              td                    0.000      18.855 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4492)     1.531      20.386         ntclkbufg_0      
 CLMA_114_184/CLK                                                          r       user_axi_m_arbitration/u_axi_full_m0/r_rd_addr_cnt[16]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.514      20.900                          
 clock uncertainty                                      -0.350      20.550                          

 Setup time                                             -0.729      19.821                          

 Data required time                                                 19.821                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 19.821                          
 Data arrival time                                                  17.171                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.650                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.waddr_msb/opit_0_inv_L5Q_perm/CLK
Endpoint    : I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_1/ram16x1d/WADM3
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.954
  Launch Clock Delay      :  10.386
  Clock Pessimism Removal :  -0.532

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395       3.564         _N22             
 USCM_84_114/CLK_USCM              td                    0.000       3.564 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.703 r       clkgate_16/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.703 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.855         ddr_ip_clk       
 USCM_84_118/CLK_USCM              td                    0.000       8.855 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4492)     1.531      10.386         ntclkbufg_0      
 CLMA_62_148/CLK                                                           r       I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.waddr_msb/opit_0_inv_L5Q_perm/CLK

 CLMA_62_148/Q3                    tco                   0.221      10.607 f       I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.waddr_msb/opit_0_inv_L5Q_perm/Q
                                   net (fanout=35)       0.237      10.844         I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/wr_addr [3]
 CLMS_66_149/M3                                                            f       I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_1/ram16x1d/WADM3

 Data arrival time                                                  10.844         Logic Levels: 0  
                                                                                   Logic: 0.221ns(48.253%), Route: 0.237ns(51.747%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N22             
 USCM_84_114/CLK_USCM              td                    0.000       3.842 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_16/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         ddr_ip_clk       
 USCM_84_118/CLK_USCM              td                    0.000       9.369 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4492)     1.585      10.954         ntclkbufg_0      
 CLMS_66_149/CLK                                                           r       I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_1/ram16x1d/WCLK
 clock pessimism                                        -0.532      10.422                          
 clock uncertainty                                       0.200      10.622                          

 Hold time                                               0.380      11.002                          

 Data required time                                                 11.002                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.002                          
 Data arrival time                                                  10.844                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.158                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.waddr_msb/opit_0_inv_L5Q_perm/CLK
Endpoint    : I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_2/ram16x1d/WADM3
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.954
  Launch Clock Delay      :  10.386
  Clock Pessimism Removal :  -0.532

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395       3.564         _N22             
 USCM_84_114/CLK_USCM              td                    0.000       3.564 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.703 r       clkgate_16/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.703 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.855         ddr_ip_clk       
 USCM_84_118/CLK_USCM              td                    0.000       8.855 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4492)     1.531      10.386         ntclkbufg_0      
 CLMA_62_148/CLK                                                           r       I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.waddr_msb/opit_0_inv_L5Q_perm/CLK

 CLMA_62_148/Q3                    tco                   0.221      10.607 f       I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.waddr_msb/opit_0_inv_L5Q_perm/Q
                                   net (fanout=35)       0.237      10.844         I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/wr_addr [3]
 CLMS_66_149/M3                                                            f       I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_2/ram16x1d/WADM3

 Data arrival time                                                  10.844         Logic Levels: 0  
                                                                                   Logic: 0.221ns(48.253%), Route: 0.237ns(51.747%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N22             
 USCM_84_114/CLK_USCM              td                    0.000       3.842 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_16/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         ddr_ip_clk       
 USCM_84_118/CLK_USCM              td                    0.000       9.369 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4492)     1.585      10.954         ntclkbufg_0      
 CLMS_66_149/CLK                                                           r       I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_2/ram16x1d/WCLK
 clock pessimism                                        -0.532      10.422                          
 clock uncertainty                                       0.200      10.622                          

 Hold time                                               0.380      11.002                          

 Data required time                                                 11.002                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.002                          
 Data arrival time                                                  10.844                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.158                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.waddr_msb/opit_0_inv_L5Q_perm/CLK
Endpoint    : I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_3/ram16x1d/WADM3
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.954
  Launch Clock Delay      :  10.386
  Clock Pessimism Removal :  -0.532

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395       3.564         _N22             
 USCM_84_114/CLK_USCM              td                    0.000       3.564 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.703 r       clkgate_16/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.703 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.855         ddr_ip_clk       
 USCM_84_118/CLK_USCM              td                    0.000       8.855 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4492)     1.531      10.386         ntclkbufg_0      
 CLMA_62_148/CLK                                                           r       I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.waddr_msb/opit_0_inv_L5Q_perm/CLK

 CLMA_62_148/Q3                    tco                   0.221      10.607 f       I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.waddr_msb/opit_0_inv_L5Q_perm/Q
                                   net (fanout=35)       0.237      10.844         I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/wr_addr [3]
 CLMS_66_149/M3                                                            f       I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_3/ram16x1d/WADM3

 Data arrival time                                                  10.844         Logic Levels: 0  
                                                                                   Logic: 0.221ns(48.253%), Route: 0.237ns(51.747%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N22             
 USCM_84_114/CLK_USCM              td                    0.000       3.842 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_16/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         ddr_ip_clk       
 USCM_84_118/CLK_USCM              td                    0.000       9.369 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4492)     1.585      10.954         ntclkbufg_0      
 CLMS_66_149/CLK                                                           r       I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_3/ram16x1d/WCLK
 clock pessimism                                        -0.532      10.422                          
 clock uncertainty                                       0.200      10.622                          

 Hold time                                               0.380      11.002                          

 Data required time                                                 11.002                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.002                          
 Data arrival time                                                  10.844                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.158                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.783
  Launch Clock Delay      :  7.252
  Clock Pessimism Removal :  0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N22             
 USCM_84_114/CLK_USCM              td                    0.000       3.842 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.348       7.178 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.074       7.252         I_ipsxb_ddr_top/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[0]         tco                   0.528       7.780 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       7.780         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_285/IFIFO_RADDR[0]                                                  f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   7.780         Logic Levels: 0  
                                                                                   Logic: 0.528ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       ref_clk (port)   
                                   net (fanout=1)        0.074       2.574         ref_clk          
 IOBS_LR_328_209/DIN               td                    1.047       3.621 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.621         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       3.669 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395       6.064         _N22             
 USCM_84_114/CLK_USCM              td                    0.000       6.064 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       7.729         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       7.852 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       8.954         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.249       9.203 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.080       9.283         I_ipsxb_ddr_top/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.475       9.758                          
 clock uncertainty                                      -0.150       9.608                          

 Setup time                                             -0.136       9.472                          

 Data required time                                                  9.472                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.472                          
 Data arrival time                                                   7.780                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.692                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.783
  Launch Clock Delay      :  7.252
  Clock Pessimism Removal :  0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N22             
 USCM_84_114/CLK_USCM              td                    0.000       3.842 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.348       7.178 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.074       7.252         I_ipsxb_ddr_top/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[1]         tco                   0.528       7.780 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       7.780         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_285/IFIFO_RADDR[1]                                                  f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   7.780         Logic Levels: 0  
                                                                                   Logic: 0.528ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       ref_clk (port)   
                                   net (fanout=1)        0.074       2.574         ref_clk          
 IOBS_LR_328_209/DIN               td                    1.047       3.621 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.621         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       3.669 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395       6.064         _N22             
 USCM_84_114/CLK_USCM              td                    0.000       6.064 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       7.729         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       7.852 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       8.954         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.249       9.203 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.080       9.283         I_ipsxb_ddr_top/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.475       9.758                          
 clock uncertainty                                      -0.150       9.608                          

 Setup time                                             -0.136       9.472                          

 Data required time                                                  9.472                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.472                          
 Data arrival time                                                   7.780                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.692                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.783
  Launch Clock Delay      :  7.252
  Clock Pessimism Removal :  0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N22             
 USCM_84_114/CLK_USCM              td                    0.000       3.842 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.348       7.178 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.074       7.252         I_ipsxb_ddr_top/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[2]         tco                   0.528       7.780 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       7.780         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_285/IFIFO_RADDR[2]                                                  f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   7.780         Logic Levels: 0  
                                                                                   Logic: 0.528ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       ref_clk (port)   
                                   net (fanout=1)        0.074       2.574         ref_clk          
 IOBS_LR_328_209/DIN               td                    1.047       3.621 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.621         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       3.669 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395       6.064         _N22             
 USCM_84_114/CLK_USCM              td                    0.000       6.064 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       7.729         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       7.852 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       8.954         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.249       9.203 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.080       9.283         I_ipsxb_ddr_top/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.475       9.758                          
 clock uncertainty                                      -0.150       9.608                          

 Setup time                                             -0.136       9.472                          

 Data required time                                                  9.472                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.472                          
 Data arrival time                                                   7.780                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.692                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.272
  Launch Clock Delay      :  6.762
  Clock Pessimism Removal :  -0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395       3.564         _N22             
 USCM_84_114/CLK_USCM              td                    0.000       3.564 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.249       6.703 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.059       6.762         I_ipsxb_ddr_top/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[0]         tco                   0.421       7.183 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       7.183         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_285/IFIFO_RADDR[0]                                                  r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   7.183         Logic Levels: 0  
                                                                                   Logic: 0.421ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N22             
 USCM_84_114/CLK_USCM              td                    0.000       3.842 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.348       7.178 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.094       7.272         I_ipsxb_ddr_top/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.475       6.797                          
 clock uncertainty                                       0.000       6.797                          

 Hold time                                              -0.064       6.733                          

 Data required time                                                  6.733                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.733                          
 Data arrival time                                                   7.183                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.450                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.272
  Launch Clock Delay      :  6.762
  Clock Pessimism Removal :  -0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395       3.564         _N22             
 USCM_84_114/CLK_USCM              td                    0.000       3.564 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.249       6.703 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.059       6.762         I_ipsxb_ddr_top/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[1]         tco                   0.421       7.183 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       7.183         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_285/IFIFO_RADDR[1]                                                  r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   7.183         Logic Levels: 0  
                                                                                   Logic: 0.421ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N22             
 USCM_84_114/CLK_USCM              td                    0.000       3.842 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.348       7.178 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.094       7.272         I_ipsxb_ddr_top/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.475       6.797                          
 clock uncertainty                                       0.000       6.797                          

 Hold time                                              -0.064       6.733                          

 Data required time                                                  6.733                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.733                          
 Data arrival time                                                   7.183                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.450                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.272
  Launch Clock Delay      :  6.762
  Clock Pessimism Removal :  -0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395       3.564         _N22             
 USCM_84_114/CLK_USCM              td                    0.000       3.564 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.249       6.703 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.059       6.762         I_ipsxb_ddr_top/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[2]         tco                   0.421       7.183 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       7.183         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_285/IFIFO_RADDR[2]                                                  r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   7.183         Logic Levels: 0  
                                                                                   Logic: 0.421ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N22             
 USCM_84_114/CLK_USCM              td                    0.000       3.842 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.348       7.178 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.094       7.272         I_ipsxb_ddr_top/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.475       6.797                          
 clock uncertainty                                       0.000       6.797                          

 Hold time                                              -0.064       6.733                          

 Data required time                                                  6.733                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.733                          
 Data arrival time                                                   7.183                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.450                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.783
  Launch Clock Delay      :  7.252
  Clock Pessimism Removal :  0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N22             
 USCM_84_114/CLK_USCM              td                    0.000       3.842 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.348       7.178 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.074       7.252         I_ipsxb_ddr_top/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[0]         tco                   0.528       7.780 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       7.780         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_162/IFIFO_RADDR[0]                                                  f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   7.780         Logic Levels: 0  
                                                                                   Logic: 0.528ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       ref_clk (port)   
                                   net (fanout=1)        0.074       2.574         ref_clk          
 IOBS_LR_328_209/DIN               td                    1.047       3.621 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.621         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       3.669 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395       6.064         _N22             
 USCM_84_114/CLK_USCM              td                    0.000       6.064 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       7.729         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       7.852 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       8.954         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.249       9.203 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.080       9.283         I_ipsxb_ddr_top/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.475       9.758                          
 clock uncertainty                                      -0.150       9.608                          

 Setup time                                             -0.136       9.472                          

 Data required time                                                  9.472                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.472                          
 Data arrival time                                                   7.780                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.692                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.783
  Launch Clock Delay      :  7.252
  Clock Pessimism Removal :  0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N22             
 USCM_84_114/CLK_USCM              td                    0.000       3.842 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.348       7.178 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.074       7.252         I_ipsxb_ddr_top/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[1]         tco                   0.528       7.780 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       7.780         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_162/IFIFO_RADDR[1]                                                  f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   7.780         Logic Levels: 0  
                                                                                   Logic: 0.528ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       ref_clk (port)   
                                   net (fanout=1)        0.074       2.574         ref_clk          
 IOBS_LR_328_209/DIN               td                    1.047       3.621 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.621         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       3.669 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395       6.064         _N22             
 USCM_84_114/CLK_USCM              td                    0.000       6.064 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       7.729         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       7.852 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       8.954         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.249       9.203 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.080       9.283         I_ipsxb_ddr_top/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.475       9.758                          
 clock uncertainty                                      -0.150       9.608                          

 Setup time                                             -0.136       9.472                          

 Data required time                                                  9.472                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.472                          
 Data arrival time                                                   7.780                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.692                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.783
  Launch Clock Delay      :  7.252
  Clock Pessimism Removal :  0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N22             
 USCM_84_114/CLK_USCM              td                    0.000       3.842 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.348       7.178 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.074       7.252         I_ipsxb_ddr_top/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[2]         tco                   0.528       7.780 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       7.780         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_162/IFIFO_RADDR[2]                                                  f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   7.780         Logic Levels: 0  
                                                                                   Logic: 0.528ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       ref_clk (port)   
                                   net (fanout=1)        0.074       2.574         ref_clk          
 IOBS_LR_328_209/DIN               td                    1.047       3.621 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.621         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       3.669 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395       6.064         _N22             
 USCM_84_114/CLK_USCM              td                    0.000       6.064 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       7.729         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       7.852 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       8.954         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.249       9.203 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.080       9.283         I_ipsxb_ddr_top/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.475       9.758                          
 clock uncertainty                                      -0.150       9.608                          

 Setup time                                             -0.136       9.472                          

 Data required time                                                  9.472                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.472                          
 Data arrival time                                                   7.780                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.692                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.272
  Launch Clock Delay      :  6.762
  Clock Pessimism Removal :  -0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395       3.564         _N22             
 USCM_84_114/CLK_USCM              td                    0.000       3.564 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.249       6.703 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.059       6.762         I_ipsxb_ddr_top/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[0]         tco                   0.421       7.183 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       7.183         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_162/IFIFO_RADDR[0]                                                  r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   7.183         Logic Levels: 0  
                                                                                   Logic: 0.421ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N22             
 USCM_84_114/CLK_USCM              td                    0.000       3.842 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.348       7.178 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.094       7.272         I_ipsxb_ddr_top/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.475       6.797                          
 clock uncertainty                                       0.000       6.797                          

 Hold time                                              -0.064       6.733                          

 Data required time                                                  6.733                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.733                          
 Data arrival time                                                   7.183                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.450                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.272
  Launch Clock Delay      :  6.762
  Clock Pessimism Removal :  -0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395       3.564         _N22             
 USCM_84_114/CLK_USCM              td                    0.000       3.564 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.249       6.703 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.059       6.762         I_ipsxb_ddr_top/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[1]         tco                   0.421       7.183 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       7.183         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_162/IFIFO_RADDR[1]                                                  r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   7.183         Logic Levels: 0  
                                                                                   Logic: 0.421ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N22             
 USCM_84_114/CLK_USCM              td                    0.000       3.842 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.348       7.178 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.094       7.272         I_ipsxb_ddr_top/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.475       6.797                          
 clock uncertainty                                       0.000       6.797                          

 Hold time                                              -0.064       6.733                          

 Data required time                                                  6.733                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.733                          
 Data arrival time                                                   7.183                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.450                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.272
  Launch Clock Delay      :  6.762
  Clock Pessimism Removal :  -0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395       3.564         _N22             
 USCM_84_114/CLK_USCM              td                    0.000       3.564 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.249       6.703 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.059       6.762         I_ipsxb_ddr_top/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[2]         tco                   0.421       7.183 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       7.183         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_162/IFIFO_RADDR[2]                                                  r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   7.183         Logic Levels: 0  
                                                                                   Logic: 0.421ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N22             
 USCM_84_114/CLK_USCM              td                    0.000       3.842 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.348       7.178 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.094       7.272         I_ipsxb_ddr_top/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.475       6.797                          
 clock uncertainty                                       0.000       6.797                          

 Hold time                                              -0.064       6.733                          

 Data required time                                                  6.733                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.733                          
 Data arrival time                                                   7.183                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.450                          
====================================================================================================

====================================================================================================

Startpoint  : r_x_act[5]/opit_0/CLK
Endpoint    : r_b_out[1]/opit_0_inv_MUX4TO1Q/CE
Path Group  : pix_clk_out
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.617
  Launch Clock Delay      :  4.961
  Clock Pessimism Removal :  0.308

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_out (rising edge)                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N22             
 PLL_158_75/CLK_OUT0               td                    0.107       2.298 r       user_pll_video_out/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       3.376         nt_pix_clk_out   
 USCM_84_109/CLK_USCM              td                    0.000       3.376 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=955)      1.585       4.961         ntclkbufg_1      
 CLMA_70_232/CLK                                                           r       r_x_act[5]/opit_0/CLK

 CLMA_70_232/Q3                    tco                   0.288       5.249 r       r_x_act[5]/opit_0/Q
                                   net (fanout=2)        0.547       5.796         r_x_act[5]       
 CLMA_74_224/Y0                    td                    0.320       6.116 r       N167_mux5_4/gateop_perm/Z
                                   net (fanout=2)        0.403       6.519         _N107749         
 CLMA_70_228/Y0                    td                    0.320       6.839 r       N209_mux10_3/gateop_perm/Z
                                   net (fanout=2)        0.120       6.959         _N1013           
 CLMA_70_228/Y2                    td                    0.492       7.451 f       user_axi_m_arbitration/u_axi_full_m3/N360_3/gateop_perm/Z
                                   net (fanout=2)        0.416       7.867         _N107757         
 CLMA_70_244/Y0                    td                    0.320       8.187 r       N1078_3/gateop_perm/Z
                                   net (fanout=38)       0.765       8.952         N1078            
 CLMA_58_240/Y1                    td                    0.316       9.268 f       N921/gateop_perm/Z
                                   net (fanout=16)       0.705       9.973         N921             
 CLMS_50_237/CE                                                            f       r_b_out[1]/opit_0_inv_MUX4TO1Q/CE

 Data arrival time                                                   9.973         Logic Levels: 5  
                                                                                   Logic: 2.056ns(41.022%), Route: 2.956ns(58.978%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_out (rising edge)                         6.666       6.666 r                        
 P20                                                     0.000       6.666 r       ref_clk (port)   
                                   net (fanout=1)        0.074       6.740         ref_clk          
 IOBS_LR_328_209/DIN               td                    1.047       7.787 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       7.787         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       7.835 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       8.593         _N22             
 PLL_158_75/CLK_OUT0               td                    0.100       8.693 r       user_pll_video_out/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059       9.752         nt_pix_clk_out   
 USCM_84_109/CLK_USCM              td                    0.000       9.752 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=955)      1.531      11.283         ntclkbufg_1      
 CLMS_50_237/CLK                                                           r       r_b_out[1]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.308      11.591                          
 clock uncertainty                                      -0.150      11.441                          

 Setup time                                             -0.617      10.824                          

 Data required time                                                 10.824                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.824                          
 Data arrival time                                                   9.973                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.851                          
====================================================================================================

====================================================================================================

Startpoint  : eth_video_zoom/user_interpolation_ram1/U_ipml_sdpram_interpolation_ram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
Endpoint    : eth_video_zoom/video_data_out[11]/opit_0_A2Q21/Cin
Path Group  : pix_clk_out
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.738
  Launch Clock Delay      :  5.084
  Clock Pessimism Removal :  0.310

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_out (rising edge)                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N22             
 PLL_158_75/CLK_OUT0               td                    0.107       2.298 r       user_pll_video_out/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       3.376         nt_pix_clk_out   
 USCM_84_109/CLK_USCM              td                    0.000       3.376 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=955)      1.708       5.084         ntclkbufg_1      
 DRM_306_316/CLKB[0]                                                       r       eth_video_zoom/user_interpolation_ram1/U_ipml_sdpram_interpolation_ram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]

 DRM_306_316/QB0[4]                tco                   2.307       7.391 f       eth_video_zoom/user_interpolation_ram1/U_ipml_sdpram_interpolation_ram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/QB0[4]
                                   net (fanout=1)        2.585       9.976         eth_video_zoom/ram1_rd_data [4]
                                   td                    0.326      10.302 f       eth_video_zoom/N1442_1/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.302         eth_video_zoom/_N7625
 CLMA_182_253/COUT                 td                    0.058      10.360 r       eth_video_zoom/N1442_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.360         eth_video_zoom/_N7627
                                   td                    0.058      10.418 r       eth_video_zoom/video_data_out[7]/opit_0_A2Q1/Cout
                                   net (fanout=1)        0.000      10.418         eth_video_zoom/_N7629
 CLMA_182_257/COUT                 td                    0.058      10.476 r       eth_video_zoom/video_data_out[9]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000      10.476         eth_video_zoom/_N7631
 CLMA_182_261/CIN                                                          r       eth_video_zoom/video_data_out[11]/opit_0_A2Q21/Cin

 Data arrival time                                                  10.476         Logic Levels: 2  
                                                                                   Logic: 2.807ns(52.059%), Route: 2.585ns(47.941%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_out (rising edge)                         6.666       6.666 r                        
 P20                                                     0.000       6.666 r       ref_clk (port)   
                                   net (fanout=1)        0.074       6.740         ref_clk          
 IOBS_LR_328_209/DIN               td                    1.047       7.787 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       7.787         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       7.835 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       8.593         _N22             
 PLL_158_75/CLK_OUT0               td                    0.100       8.693 r       user_pll_video_out/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059       9.752         nt_pix_clk_out   
 USCM_84_109/CLK_USCM              td                    0.000       9.752 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=955)      1.652      11.404         ntclkbufg_1      
 CLMA_182_261/CLK                                                          r       eth_video_zoom/video_data_out[11]/opit_0_A2Q21/CLK
 clock pessimism                                         0.310      11.714                          
 clock uncertainty                                      -0.150      11.564                          

 Setup time                                             -0.170      11.394                          

 Data required time                                                 11.394                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.394                          
 Data arrival time                                                  10.476                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.918                          
====================================================================================================

====================================================================================================

Startpoint  : r_x_act[5]/opit_0/CLK
Endpoint    : r_b_out[4]/opit_0_inv_MUX4TO1Q/CE
Path Group  : pix_clk_out
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.617
  Launch Clock Delay      :  4.961
  Clock Pessimism Removal :  0.308

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_out (rising edge)                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N22             
 PLL_158_75/CLK_OUT0               td                    0.107       2.298 r       user_pll_video_out/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       3.376         nt_pix_clk_out   
 USCM_84_109/CLK_USCM              td                    0.000       3.376 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=955)      1.585       4.961         ntclkbufg_1      
 CLMA_70_232/CLK                                                           r       r_x_act[5]/opit_0/CLK

 CLMA_70_232/Q3                    tco                   0.288       5.249 r       r_x_act[5]/opit_0/Q
                                   net (fanout=2)        0.547       5.796         r_x_act[5]       
 CLMA_74_224/Y0                    td                    0.320       6.116 r       N167_mux5_4/gateop_perm/Z
                                   net (fanout=2)        0.403       6.519         _N107749         
 CLMA_70_228/Y0                    td                    0.320       6.839 r       N209_mux10_3/gateop_perm/Z
                                   net (fanout=2)        0.120       6.959         _N1013           
 CLMA_70_228/Y2                    td                    0.492       7.451 f       user_axi_m_arbitration/u_axi_full_m3/N360_3/gateop_perm/Z
                                   net (fanout=2)        0.416       7.867         _N107757         
 CLMA_70_244/Y0                    td                    0.320       8.187 r       N1078_3/gateop_perm/Z
                                   net (fanout=38)       0.765       8.952         N1078            
 CLMA_58_240/Y1                    td                    0.316       9.268 f       N921/gateop_perm/Z
                                   net (fanout=16)       0.601       9.869         N921             
 CLMA_46_232/CE                                                            f       r_b_out[4]/opit_0_inv_MUX4TO1Q/CE

 Data arrival time                                                   9.869         Logic Levels: 5  
                                                                                   Logic: 2.056ns(41.891%), Route: 2.852ns(58.109%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_out (rising edge)                         6.666       6.666 r                        
 P20                                                     0.000       6.666 r       ref_clk (port)   
                                   net (fanout=1)        0.074       6.740         ref_clk          
 IOBS_LR_328_209/DIN               td                    1.047       7.787 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       7.787         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       7.835 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       8.593         _N22             
 PLL_158_75/CLK_OUT0               td                    0.100       8.693 r       user_pll_video_out/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059       9.752         nt_pix_clk_out   
 USCM_84_109/CLK_USCM              td                    0.000       9.752 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=955)      1.531      11.283         ntclkbufg_1      
 CLMA_46_232/CLK                                                           r       r_b_out[4]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.308      11.591                          
 clock uncertainty                                      -0.150      11.441                          

 Setup time                                             -0.617      10.824                          

 Data required time                                                 10.824                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.824                          
 Data arrival time                                                   9.869                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.955                          
====================================================================================================

====================================================================================================

Startpoint  : u_pcie_dam_ctrl/u_hdmi_pcie_fifo/U_ipml_fifo_hdmi_pcie_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[8]/opit_0/CLK
Endpoint    : u_pcie_dam_ctrl/u_hdmi_pcie_fifo/U_ipml_fifo_hdmi_pcie_fifo/U_ipml_fifo_ctrl/wrptr2[8]/opit_0/D
Path Group  : pix_clk_out
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.961
  Launch Clock Delay      :  4.617
  Clock Pessimism Removal :  -0.344

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_out (rising edge)                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       1.927         _N22             
 PLL_158_75/CLK_OUT0               td                    0.100       2.027 r       user_pll_video_out/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059       3.086         nt_pix_clk_out   
 USCM_84_109/CLK_USCM              td                    0.000       3.086 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=955)      1.531       4.617         ntclkbufg_1      
 CLMA_202_216/CLK                                                          r       u_pcie_dam_ctrl/u_hdmi_pcie_fifo/U_ipml_fifo_hdmi_pcie_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[8]/opit_0/CLK

 CLMA_202_216/Q2                   tco                   0.224       4.841 f       u_pcie_dam_ctrl/u_hdmi_pcie_fifo/U_ipml_fifo_hdmi_pcie_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[8]/opit_0/Q
                                   net (fanout=1)        0.084       4.925         u_pcie_dam_ctrl/u_hdmi_pcie_fifo/U_ipml_fifo_hdmi_pcie_fifo/U_ipml_fifo_ctrl/wrptr1 [8]
 CLMA_202_216/CD                                                           f       u_pcie_dam_ctrl/u_hdmi_pcie_fifo/U_ipml_fifo_hdmi_pcie_fifo/U_ipml_fifo_ctrl/wrptr2[8]/opit_0/D

 Data arrival time                                                   4.925         Logic Levels: 0  
                                                                                   Logic: 0.224ns(72.727%), Route: 0.084ns(27.273%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_out (rising edge)                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N22             
 PLL_158_75/CLK_OUT0               td                    0.107       2.298 r       user_pll_video_out/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       3.376         nt_pix_clk_out   
 USCM_84_109/CLK_USCM              td                    0.000       3.376 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=955)      1.585       4.961         ntclkbufg_1      
 CLMA_202_216/CLK                                                          r       u_pcie_dam_ctrl/u_hdmi_pcie_fifo/U_ipml_fifo_hdmi_pcie_fifo/U_ipml_fifo_ctrl/wrptr2[8]/opit_0/CLK
 clock pessimism                                        -0.344       4.617                          
 clock uncertainty                                       0.000       4.617                          

 Hold time                                               0.053       4.670                          

 Data required time                                                  4.670                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.670                          
 Data arrival time                                                   4.925                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.255                          
====================================================================================================

====================================================================================================

Startpoint  : u_video_enhance/video_enhance_yuv2rgb/mult_v_for_r_18b[3]/opit_0_A2Q21/CLK
Endpoint    : u_video_enhance/video_enhance_yuv2rgb/add_r_0_18b[2]/opit_0/D
Path Group  : pix_clk_out
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.961
  Launch Clock Delay      :  4.617
  Clock Pessimism Removal :  -0.315

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_out (rising edge)                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       1.927         _N22             
 PLL_158_75/CLK_OUT0               td                    0.100       2.027 r       user_pll_video_out/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059       3.086         nt_pix_clk_out   
 USCM_84_109/CLK_USCM              td                    0.000       3.086 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=955)      1.531       4.617         ntclkbufg_1      
 CLMA_170_236/CLK                                                          r       u_video_enhance/video_enhance_yuv2rgb/mult_v_for_r_18b[3]/opit_0_A2Q21/CLK

 CLMA_170_236/Q0                   tco                   0.226       4.843 r       u_video_enhance/video_enhance_yuv2rgb/mult_v_for_r_18b[3]/opit_0_A2Q21/Q0
                                   net (fanout=1)        0.101       4.944         u_video_enhance/video_enhance_yuv2rgb/mult_v_for_r_18b [2]
 CLMS_170_237/M0                                                           r       u_video_enhance/video_enhance_yuv2rgb/add_r_0_18b[2]/opit_0/D

 Data arrival time                                                   4.944         Logic Levels: 0  
                                                                                   Logic: 0.226ns(69.113%), Route: 0.101ns(30.887%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_out (rising edge)                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N22             
 PLL_158_75/CLK_OUT0               td                    0.107       2.298 r       user_pll_video_out/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       3.376         nt_pix_clk_out   
 USCM_84_109/CLK_USCM              td                    0.000       3.376 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=955)      1.585       4.961         ntclkbufg_1      
 CLMS_170_237/CLK                                                          r       u_video_enhance/video_enhance_yuv2rgb/add_r_0_18b[2]/opit_0/CLK
 clock pessimism                                        -0.315       4.646                          
 clock uncertainty                                       0.000       4.646                          

 Hold time                                              -0.014       4.632                          

 Data required time                                                  4.632                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.632                          
 Data arrival time                                                   4.944                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.312                          
====================================================================================================

====================================================================================================

Startpoint  : u_pcie_dam_ctrl/u_hdmi_pcie_fifo/U_ipml_fifo_hdmi_pcie_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/CLK
Endpoint    : u_pcie_dam_ctrl/u_hdmi_pcie_fifo/U_ipml_fifo_hdmi_pcie_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[15]/opit_0_L5Q_perm/L4
Path Group  : pix_clk_out
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.961
  Launch Clock Delay      :  4.617
  Clock Pessimism Removal :  -0.315

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_out (rising edge)                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       1.927         _N22             
 PLL_158_75/CLK_OUT0               td                    0.100       2.027 r       user_pll_video_out/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059       3.086         nt_pix_clk_out   
 USCM_84_109/CLK_USCM              td                    0.000       3.086 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=955)      1.531       4.617         ntclkbufg_1      
 CLMA_190_216/CLK                                                          r       u_pcie_dam_ctrl/u_hdmi_pcie_fifo/U_ipml_fifo_hdmi_pcie_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/CLK

 CLMA_190_216/Q3                   tco                   0.221       4.838 f       u_pcie_dam_ctrl/u_hdmi_pcie_fifo/U_ipml_fifo_hdmi_pcie_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/Q
                                   net (fanout=31)       0.101       4.939         u_pcie_dam_ctrl/u_hdmi_pcie_fifo/U_ipml_fifo_hdmi_pcie_fifo/U_ipml_fifo_ctrl/wfull
 CLMS_190_217/D4                                                           f       u_pcie_dam_ctrl/u_hdmi_pcie_fifo/U_ipml_fifo_hdmi_pcie_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[15]/opit_0_L5Q_perm/L4

 Data arrival time                                                   4.939         Logic Levels: 0  
                                                                                   Logic: 0.221ns(68.634%), Route: 0.101ns(31.366%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_out (rising edge)                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N22             
 PLL_158_75/CLK_OUT0               td                    0.107       2.298 r       user_pll_video_out/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       3.376         nt_pix_clk_out   
 USCM_84_109/CLK_USCM              td                    0.000       3.376 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=955)      1.585       4.961         ntclkbufg_1      
 CLMS_190_217/CLK                                                          r       u_pcie_dam_ctrl/u_hdmi_pcie_fifo/U_ipml_fifo_hdmi_pcie_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[15]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.315       4.646                          
 clock uncertainty                                       0.000       4.646                          

 Hold time                                              -0.034       4.612                          

 Data required time                                                  4.612                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.612                          
 Data arrival time                                                   4.939                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.327                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_href_d0/opit_0/CLK
Endpoint    : cmos1_8_16bit/pdata_out1[1]/opit_0_inv/CE
Path Group  : cmos1_pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.013  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.235
  Launch Clock Delay      :  5.545
  Clock Pessimism Removal :  0.297

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.530       3.936         _N24             
 USCM_84_115/CLK_USCM              td                    0.000       3.936 r       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=39)       1.609       5.545         ntclkbufg_9      
 CLMS_70_17/CLK                                                            r       cmos1_href_d0/opit_0/CLK

 CLMS_70_17/Q2                     tco                   0.290       5.835 r       cmos1_href_d0/opit_0/Q
                                   net (fanout=10)       0.441       6.276         cmos1_href_d0    
 CLMS_70_25/Y3                     td                    0.197       6.473 f       cmos1_8_16bit/N11_3/gateop_perm/Z
                                   net (fanout=16)       0.947       7.420         cmos1_8_16bit/N11
 CLMS_46_53/CE                                                             f       cmos1_8_16bit/pdata_out1[1]/opit_0_inv/CE

 Data arrival time                                                   7.420         Logic Levels: 1  
                                                                                   Logic: 0.487ns(25.973%), Route: 1.388ns(74.027%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                         11.900      11.900 r                        
 T12                                                     0.000      11.900 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      11.976         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047      13.023 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.023         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048      13.071 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.486      15.557         _N24             
 USCM_84_115/CLK_USCM              td                    0.000      15.557 r       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=39)       1.578      17.135         ntclkbufg_9      
 CLMS_46_53/CLK                                                            r       cmos1_8_16bit/pdata_out1[1]/opit_0_inv/CLK
 clock pessimism                                         0.297      17.432                          
 clock uncertainty                                      -0.050      17.382                          

 Setup time                                             -0.617      16.765                          

 Data required time                                                 16.765                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.765                          
 Data arrival time                                                   7.420                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.345                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_href_d0/opit_0/CLK
Endpoint    : cmos1_8_16bit/pdata_out1[2]/opit_0_inv/CE
Path Group  : cmos1_pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.013  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.235
  Launch Clock Delay      :  5.545
  Clock Pessimism Removal :  0.297

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.530       3.936         _N24             
 USCM_84_115/CLK_USCM              td                    0.000       3.936 r       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=39)       1.609       5.545         ntclkbufg_9      
 CLMS_70_17/CLK                                                            r       cmos1_href_d0/opit_0/CLK

 CLMS_70_17/Q2                     tco                   0.290       5.835 r       cmos1_href_d0/opit_0/Q
                                   net (fanout=10)       0.441       6.276         cmos1_href_d0    
 CLMS_70_25/Y3                     td                    0.197       6.473 f       cmos1_8_16bit/N11_3/gateop_perm/Z
                                   net (fanout=16)       0.947       7.420         cmos1_8_16bit/N11
 CLMS_46_53/CE                                                             f       cmos1_8_16bit/pdata_out1[2]/opit_0_inv/CE

 Data arrival time                                                   7.420         Logic Levels: 1  
                                                                                   Logic: 0.487ns(25.973%), Route: 1.388ns(74.027%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                         11.900      11.900 r                        
 T12                                                     0.000      11.900 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      11.976         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047      13.023 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.023         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048      13.071 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.486      15.557         _N24             
 USCM_84_115/CLK_USCM              td                    0.000      15.557 r       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=39)       1.578      17.135         ntclkbufg_9      
 CLMS_46_53/CLK                                                            r       cmos1_8_16bit/pdata_out1[2]/opit_0_inv/CLK
 clock pessimism                                         0.297      17.432                          
 clock uncertainty                                      -0.050      17.382                          

 Setup time                                             -0.617      16.765                          

 Data required time                                                 16.765                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.765                          
 Data arrival time                                                   7.420                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.345                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_href_d0/opit_0/CLK
Endpoint    : cmos1_8_16bit/pdata_out1[8]/opit_0_inv/CE
Path Group  : cmos1_pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.013  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.235
  Launch Clock Delay      :  5.545
  Clock Pessimism Removal :  0.297

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.530       3.936         _N24             
 USCM_84_115/CLK_USCM              td                    0.000       3.936 r       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=39)       1.609       5.545         ntclkbufg_9      
 CLMS_70_17/CLK                                                            r       cmos1_href_d0/opit_0/CLK

 CLMS_70_17/Q2                     tco                   0.290       5.835 r       cmos1_href_d0/opit_0/Q
                                   net (fanout=10)       0.441       6.276         cmos1_href_d0    
 CLMS_70_25/Y3                     td                    0.197       6.473 f       cmos1_8_16bit/N11_3/gateop_perm/Z
                                   net (fanout=16)       0.947       7.420         cmos1_8_16bit/N11
 CLMS_46_53/CE                                                             f       cmos1_8_16bit/pdata_out1[8]/opit_0_inv/CE

 Data arrival time                                                   7.420         Logic Levels: 1  
                                                                                   Logic: 0.487ns(25.973%), Route: 1.388ns(74.027%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                         11.900      11.900 r                        
 T12                                                     0.000      11.900 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      11.976         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047      13.023 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.023         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048      13.071 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.486      15.557         _N24             
 USCM_84_115/CLK_USCM              td                    0.000      15.557 r       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=39)       1.578      17.135         ntclkbufg_9      
 CLMS_46_53/CLK                                                            r       cmos1_8_16bit/pdata_out1[8]/opit_0_inv/CLK
 clock pessimism                                         0.297      17.432                          
 clock uncertainty                                      -0.050      17.382                          

 Setup time                                             -0.617      16.765                          

 Data required time                                                 16.765                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.765                          
 Data arrival time                                                   7.420                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.345                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_8_16bit/cnt[0]/opit_0_L5Q_perm/CLK
Endpoint    : cmos1_8_16bit/cnt[1]/opit_0_L5Q_perm/L4
Path Group  : cmos1_pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.557
  Launch Clock Delay      :  5.222
  Clock Pessimism Removal :  -0.334

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047       1.123 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.123         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048       1.171 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.486       3.657         _N24             
 USCM_84_115/CLK_USCM              td                    0.000       3.657 r       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=39)       1.565       5.222         ntclkbufg_9      
 CLMS_70_25/CLK                                                            r       cmos1_8_16bit/cnt[0]/opit_0_L5Q_perm/CLK

 CLMS_70_25/Q0                     tco                   0.222       5.444 f       cmos1_8_16bit/cnt[0]/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.087       5.531         cmos1_8_16bit/cnt [0]
 CLMS_70_25/B4                                                             f       cmos1_8_16bit/cnt[1]/opit_0_L5Q_perm/L4

 Data arrival time                                                   5.531         Logic Levels: 0  
                                                                                   Logic: 0.222ns(71.845%), Route: 0.087ns(28.155%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.530       3.936         _N24             
 USCM_84_115/CLK_USCM              td                    0.000       3.936 r       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=39)       1.621       5.557         ntclkbufg_9      
 CLMS_70_25/CLK                                                            r       cmos1_8_16bit/cnt[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.334       5.223                          
 clock uncertainty                                       0.000       5.223                          

 Hold time                                              -0.035       5.188                          

 Data required time                                                  5.188                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.188                          
 Data arrival time                                                   5.531                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.343                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_8_16bit/de_i_r/opit_0/CLK
Endpoint    : cmos1_8_16bit/de_out1/opit_0_L5Q_perm/L4
Path Group  : cmos1_pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.560
  Launch Clock Delay      :  5.226
  Clock Pessimism Removal :  -0.334

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047       1.123 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.123         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048       1.171 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.486       3.657         _N24             
 USCM_84_115/CLK_USCM              td                    0.000       3.657 r       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=39)       1.569       5.226         ntclkbufg_9      
 CLMS_50_53/CLK                                                            r       cmos1_8_16bit/de_i_r/opit_0/CLK

 CLMS_50_53/Q2                     tco                   0.224       5.450 f       cmos1_8_16bit/de_i_r/opit_0/Q
                                   net (fanout=2)        0.086       5.536         cmos1_8_16bit/de_i_r
 CLMS_50_53/A4                                                             f       cmos1_8_16bit/de_out1/opit_0_L5Q_perm/L4

 Data arrival time                                                   5.536         Logic Levels: 0  
                                                                                   Logic: 0.224ns(72.258%), Route: 0.086ns(27.742%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.530       3.936         _N24             
 USCM_84_115/CLK_USCM              td                    0.000       3.936 r       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=39)       1.624       5.560         ntclkbufg_9      
 CLMS_50_53/CLK                                                            r       cmos1_8_16bit/de_out1/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.334       5.226                          
 clock uncertainty                                       0.000       5.226                          

 Hold time                                              -0.035       5.191                          

 Data required time                                                  5.191                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.191                          
 Data arrival time                                                   5.536                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.345                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_8_16bit/de_out1/opit_0_L5Q_perm/CLK
Endpoint    : cmos1_8_16bit/de_out1/opit_0_L5Q_perm/L0
Path Group  : cmos1_pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.560
  Launch Clock Delay      :  5.226
  Clock Pessimism Removal :  -0.334

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047       1.123 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.123         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048       1.171 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.486       3.657         _N24             
 USCM_84_115/CLK_USCM              td                    0.000       3.657 r       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=39)       1.569       5.226         ntclkbufg_9      
 CLMS_50_53/CLK                                                            r       cmos1_8_16bit/de_out1/opit_0_L5Q_perm/CLK

 CLMS_50_53/Q0                     tco                   0.222       5.448 f       cmos1_8_16bit/de_out1/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.086       5.534         cmos1_8_16bit/de_out1
 CLMS_50_53/A0                                                             f       cmos1_8_16bit/de_out1/opit_0_L5Q_perm/L0

 Data arrival time                                                   5.534         Logic Levels: 0  
                                                                                   Logic: 0.222ns(72.078%), Route: 0.086ns(27.922%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.530       3.936         _N24             
 USCM_84_115/CLK_USCM              td                    0.000       3.936 r       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=39)       1.624       5.560         ntclkbufg_9      
 CLMS_50_53/CLK                                                            r       cmos1_8_16bit/de_out1/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.334       5.226                          
 clock uncertainty                                       0.000       5.226                          

 Hold time                                              -0.094       5.132                          

 Data required time                                                  5.132                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.132                          
 Data arrival time                                                   5.534                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.402                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_href_d0/opit_0/CLK
Endpoint    : cmos2_8_16bit/pdata_out1[1]/opit_0_inv/CE
Path Group  : cmos2_pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.069  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.552
  Launch Clock Delay      :  6.237
  Clock Pessimism Removal :  0.616

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.168       4.619         nt_cmos2_pclk    
 USCM_84_122/CLK_USCM              td                    0.000       4.619 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=39)       1.618       6.237         ntclkbufg_10     
 CLMS_50_73/CLK                                                            r       cmos2_href_d0/opit_0/CLK

 CLMS_50_73/Y0                     tco                   0.375       6.612 r       cmos2_href_d0/opit_0/Q
                                   net (fanout=13)       0.588       7.200         cmos2_href_d0    
 CLMA_58_76/Y1                     td                    0.197       7.397 f       cmos2_8_16bit/N11_3/gateop_perm/Z
                                   net (fanout=16)       0.623       8.020         cmos2_8_16bit/N11
 CLMA_58_101/CE                                                            f       cmos2_8_16bit/pdata_out1[1]/opit_0_inv/CE

 Data arrival time                                                   8.020         Logic Levels: 1  
                                                                                   Logic: 0.572ns(32.081%), Route: 1.211ns(67.919%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                         11.900      11.900 r                        
 W6                                                      0.000      11.900 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      11.971         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047      13.018 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.018         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082      13.100 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        2.821      15.921         nt_cmos2_pclk    
 USCM_84_122/CLK_USCM              td                    0.000      15.921 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=39)       1.531      17.452         ntclkbufg_10     
 CLMA_58_101/CLK                                                           r       cmos2_8_16bit/pdata_out1[1]/opit_0_inv/CLK
 clock pessimism                                         0.616      18.068                          
 clock uncertainty                                      -0.050      18.018                          

 Setup time                                             -0.617      17.401                          

 Data required time                                                 17.401                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.401                          
 Data arrival time                                                   8.020                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.381                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_href_d0/opit_0/CLK
Endpoint    : cmos2_8_16bit/pdata_out1[2]/opit_0_inv/CE
Path Group  : cmos2_pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.069  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.552
  Launch Clock Delay      :  6.237
  Clock Pessimism Removal :  0.616

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.168       4.619         nt_cmos2_pclk    
 USCM_84_122/CLK_USCM              td                    0.000       4.619 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=39)       1.618       6.237         ntclkbufg_10     
 CLMS_50_73/CLK                                                            r       cmos2_href_d0/opit_0/CLK

 CLMS_50_73/Y0                     tco                   0.375       6.612 r       cmos2_href_d0/opit_0/Q
                                   net (fanout=13)       0.588       7.200         cmos2_href_d0    
 CLMA_58_76/Y1                     td                    0.197       7.397 f       cmos2_8_16bit/N11_3/gateop_perm/Z
                                   net (fanout=16)       0.623       8.020         cmos2_8_16bit/N11
 CLMA_58_101/CE                                                            f       cmos2_8_16bit/pdata_out1[2]/opit_0_inv/CE

 Data arrival time                                                   8.020         Logic Levels: 1  
                                                                                   Logic: 0.572ns(32.081%), Route: 1.211ns(67.919%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                         11.900      11.900 r                        
 W6                                                      0.000      11.900 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      11.971         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047      13.018 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.018         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082      13.100 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        2.821      15.921         nt_cmos2_pclk    
 USCM_84_122/CLK_USCM              td                    0.000      15.921 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=39)       1.531      17.452         ntclkbufg_10     
 CLMA_58_101/CLK                                                           r       cmos2_8_16bit/pdata_out1[2]/opit_0_inv/CLK
 clock pessimism                                         0.616      18.068                          
 clock uncertainty                                      -0.050      18.018                          

 Setup time                                             -0.617      17.401                          

 Data required time                                                 17.401                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.401                          
 Data arrival time                                                   8.020                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.381                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_href_d0/opit_0/CLK
Endpoint    : cmos2_8_16bit/pdata_out1[4]/opit_0_inv/CE
Path Group  : cmos2_pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.069  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.552
  Launch Clock Delay      :  6.237
  Clock Pessimism Removal :  0.616

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.168       4.619         nt_cmos2_pclk    
 USCM_84_122/CLK_USCM              td                    0.000       4.619 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=39)       1.618       6.237         ntclkbufg_10     
 CLMS_50_73/CLK                                                            r       cmos2_href_d0/opit_0/CLK

 CLMS_50_73/Y0                     tco                   0.375       6.612 r       cmos2_href_d0/opit_0/Q
                                   net (fanout=13)       0.588       7.200         cmos2_href_d0    
 CLMA_58_76/Y1                     td                    0.197       7.397 f       cmos2_8_16bit/N11_3/gateop_perm/Z
                                   net (fanout=16)       0.623       8.020         cmos2_8_16bit/N11
 CLMA_58_101/CE                                                            f       cmos2_8_16bit/pdata_out1[4]/opit_0_inv/CE

 Data arrival time                                                   8.020         Logic Levels: 1  
                                                                                   Logic: 0.572ns(32.081%), Route: 1.211ns(67.919%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                         11.900      11.900 r                        
 W6                                                      0.000      11.900 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      11.971         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047      13.018 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.018         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082      13.100 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        2.821      15.921         nt_cmos2_pclk    
 USCM_84_122/CLK_USCM              td                    0.000      15.921 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=39)       1.531      17.452         ntclkbufg_10     
 CLMA_58_101/CLK                                                           r       cmos2_8_16bit/pdata_out1[4]/opit_0_inv/CLK
 clock pessimism                                         0.616      18.068                          
 clock uncertainty                                      -0.050      18.018                          

 Setup time                                             -0.617      17.401                          

 Data required time                                                 17.401                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.401                          
 Data arrival time                                                   8.020                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.381                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_8_16bit/de_i_r/opit_0/CLK
Endpoint    : cmos2_8_16bit/de_out1/opit_0_L5Q_perm/L0
Path Group  : cmos2_pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.237
  Launch Clock Delay      :  5.584
  Clock Pessimism Removal :  -0.653

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047       1.118 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.118         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082       1.200 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        2.821       4.021         nt_cmos2_pclk    
 USCM_84_122/CLK_USCM              td                    0.000       4.021 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=39)       1.563       5.584         ntclkbufg_10     
 CLMS_50_73/CLK                                                            r       cmos2_8_16bit/de_i_r/opit_0/CLK

 CLMS_50_73/Q3                     tco                   0.221       5.805 f       cmos2_8_16bit/de_i_r/opit_0/Q
                                   net (fanout=2)        0.085       5.890         cmos2_8_16bit/de_i_r
 CLMS_50_73/B0                                                             f       cmos2_8_16bit/de_out1/opit_0_L5Q_perm/L0

 Data arrival time                                                   5.890         Logic Levels: 0  
                                                                                   Logic: 0.221ns(72.222%), Route: 0.085ns(27.778%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.168       4.619         nt_cmos2_pclk    
 USCM_84_122/CLK_USCM              td                    0.000       4.619 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=39)       1.618       6.237         ntclkbufg_10     
 CLMS_50_73/CLK                                                            r       cmos2_8_16bit/de_out1/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.653       5.584                          
 clock uncertainty                                       0.000       5.584                          

 Hold time                                              -0.080       5.504                          

 Data required time                                                  5.504                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.504                          
 Data arrival time                                                   5.890                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.386                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_8_16bit/pdata_i_reg[0]/opit_0_inv/CLK
Endpoint    : cmos2_8_16bit/pdata_out1[8]/opit_0_inv/D
Path Group  : cmos2_pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.040  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.246
  Launch Clock Delay      :  5.590
  Clock Pessimism Removal :  -0.616

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047       1.118 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.118         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082       1.200 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        2.821       4.021         nt_cmos2_pclk    
 USCM_84_122/CLK_USCM              td                    0.000       4.021 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=39)       1.569       5.590         ntclkbufg_10     
 CLMA_50_68/CLK                                                            r       cmos2_8_16bit/pdata_i_reg[0]/opit_0_inv/CLK

 CLMA_50_68/Q0                     tco                   0.226       5.816 r       cmos2_8_16bit/pdata_i_reg[0]/opit_0_inv/Q
                                   net (fanout=1)        0.211       6.027         cmos2_8_16bit/pdata_i_reg [0]
 CLMS_46_73/M0                                                             r       cmos2_8_16bit/pdata_out1[8]/opit_0_inv/D

 Data arrival time                                                   6.027         Logic Levels: 0  
                                                                                   Logic: 0.226ns(51.716%), Route: 0.211ns(48.284%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.168       4.619         nt_cmos2_pclk    
 USCM_84_122/CLK_USCM              td                    0.000       4.619 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=39)       1.627       6.246         ntclkbufg_10     
 CLMS_46_73/CLK                                                            r       cmos2_8_16bit/pdata_out1[8]/opit_0_inv/CLK
 clock pessimism                                        -0.616       5.630                          
 clock uncertainty                                       0.000       5.630                          

 Hold time                                              -0.014       5.616                          

 Data required time                                                  5.616                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.616                          
 Data arrival time                                                   6.027                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.411                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_8_16bit/de_i_r1/opit_0/CLK
Endpoint    : cmos2_8_16bit/de_out1/opit_0_L5Q_perm/L1
Path Group  : cmos2_pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.237
  Launch Clock Delay      :  5.584
  Clock Pessimism Removal :  -0.653

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047       1.118 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.118         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082       1.200 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        2.821       4.021         nt_cmos2_pclk    
 USCM_84_122/CLK_USCM              td                    0.000       4.021 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=39)       1.563       5.584         ntclkbufg_10     
 CLMS_50_73/CLK                                                            r       cmos2_8_16bit/de_i_r1/opit_0/CLK

 CLMS_50_73/Q2                     tco                   0.224       5.808 f       cmos2_8_16bit/de_i_r1/opit_0/Q
                                   net (fanout=1)        0.085       5.893         cmos2_8_16bit/de_i_r1
 CLMS_50_73/B1                                                             f       cmos2_8_16bit/de_out1/opit_0_L5Q_perm/L1

 Data arrival time                                                   5.893         Logic Levels: 0  
                                                                                   Logic: 0.224ns(72.492%), Route: 0.085ns(27.508%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.168       4.619         nt_cmos2_pclk    
 USCM_84_122/CLK_USCM              td                    0.000       4.619 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=39)       1.618       6.237         ntclkbufg_10     
 CLMS_50_73/CLK                                                            r       cmos2_8_16bit/de_out1/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.653       5.584                          
 clock uncertainty                                       0.000       5.584                          

 Hold time                                              -0.106       5.478                          

 Data required time                                                  5.478                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.478                          
 Data arrival time                                                   5.893                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.415                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_8_16bit/de_o/opit_0/CLK
Endpoint    : user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L4
Path Group  : cmos1_pclk_16bit
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.620
  Launch Clock Delay      :  6.038
  Clock Pessimism Removal :  0.399

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.010       2.416         _N24             
 IOCKGATE_86_20/OUT                td                    0.348       2.764 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.764         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.764 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.650       4.414         cmos1_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000       4.414 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=110)      1.624       6.038         ntclkbufg_6      
 CLMA_50_52/CLK                                                            r       cmos1_8_16bit/de_o/opit_0/CLK

 CLMA_50_52/Y0                     tco                   0.375       6.413 r       cmos1_8_16bit/de_o/opit_0/Q
                                   net (fanout=10)       0.637       7.050         cmos1_href_16bit 
                                   td                    0.288       7.338 f       user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.338         user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/_N7355
 CLMA_42_72/COUT                   td                    0.058       7.396 r       user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.396         user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/_N7357
 CLMA_42_76/Y1                     td                    0.498       7.894 r       user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.403       8.297         user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/N2 [5]
 CLMS_42_73/Y0                     td                    0.210       8.507 r       user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/N3[5]/gateop_perm/Z
                                   net (fanout=1)        0.461       8.968         user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/wwptr [5]
 CLMA_46_76/COUT                   td                    0.502       9.470 r       user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/N153.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.470         user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/N153.co [6]
 CLMA_46_80/Y1                     td                    0.498       9.968 r       user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/N153.eq_4/gateop_A2/Y1
                                   net (fanout=1)        0.546      10.514         user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/N153
 CLMS_42_85/A4                                                             r       user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L4

 Data arrival time                                                  10.514         Logic Levels: 5  
                                                                                   Logic: 2.429ns(54.267%), Route: 2.047ns(45.733%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047      24.923 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.923         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048      24.971 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.992      25.963         _N24             
 IOCKGATE_86_20/OUT                td                    0.249      26.212 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      26.212         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      26.212 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.621      27.833         cmos1_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000      27.833 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=110)      1.587      29.420         ntclkbufg_6      
 CLMS_42_85/CLK                                                            r       user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.399      29.819                          
 clock uncertainty                                      -0.050      29.769                          

 Setup time                                             -0.121      29.648                          

 Data required time                                                 29.648                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 29.648                          
 Data arrival time                                                  10.514                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        19.134                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_8_16bit/de_o/opit_0/CLK
Endpoint    : user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[10]/opit_0_L5Q_perm/L3
Path Group  : cmos1_pclk_16bit
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.028  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.611
  Launch Clock Delay      :  6.038
  Clock Pessimism Removal :  0.399

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.010       2.416         _N24             
 IOCKGATE_86_20/OUT                td                    0.348       2.764 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.764         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.764 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.650       4.414         cmos1_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000       4.414 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=110)      1.624       6.038         ntclkbufg_6      
 CLMA_50_52/CLK                                                            r       cmos1_8_16bit/de_o/opit_0/CLK

 CLMA_50_52/Y0                     tco                   0.375       6.413 r       cmos1_8_16bit/de_o/opit_0/Q
                                   net (fanout=10)       0.637       7.050         cmos1_href_16bit 
                                   td                    0.288       7.338 f       user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.338         user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/_N7355
 CLMA_42_72/COUT                   td                    0.058       7.396 r       user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.396         user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/_N7357
                                   td                    0.058       7.454 r       user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.454         user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/_N7359
 CLMA_42_76/COUT                   td                    0.058       7.512 r       user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.512         user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/_N7361
                                   td                    0.058       7.570 r       user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[9]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.570         user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/_N7363
 CLMA_42_80/Y3                     td                    0.501       8.071 r       user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[11]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.419       8.490         user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/N2 [11]
 CLMS_38_85/C3                                                             r       user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[10]/opit_0_L5Q_perm/L3

 Data arrival time                                                   8.490         Logic Levels: 3  
                                                                                   Logic: 1.396ns(56.933%), Route: 1.056ns(43.067%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047      24.923 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.923         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048      24.971 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.992      25.963         _N24             
 IOCKGATE_86_20/OUT                td                    0.249      26.212 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      26.212         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      26.212 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.621      27.833         cmos1_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000      27.833 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=110)      1.578      29.411         ntclkbufg_6      
 CLMS_38_85/CLK                                                            r       user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[10]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.399      29.810                          
 clock uncertainty                                      -0.050      29.760                          

 Setup time                                             -0.398      29.362                          

 Data required time                                                 29.362                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 29.362                          
 Data arrival time                                                   8.490                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        20.872                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_8_16bit/de_o/opit_0/CLK
Endpoint    : user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[11]/opit_0_L5Q_perm/L2
Path Group  : cmos1_pclk_16bit
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.028  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.611
  Launch Clock Delay      :  6.038
  Clock Pessimism Removal :  0.399

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.010       2.416         _N24             
 IOCKGATE_86_20/OUT                td                    0.348       2.764 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.764         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.764 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.650       4.414         cmos1_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000       4.414 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=110)      1.624       6.038         ntclkbufg_6      
 CLMA_50_52/CLK                                                            r       cmos1_8_16bit/de_o/opit_0/CLK

 CLMA_50_52/Y0                     tco                   0.375       6.413 r       cmos1_8_16bit/de_o/opit_0/Q
                                   net (fanout=10)       0.637       7.050         cmos1_href_16bit 
                                   td                    0.288       7.338 f       user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.338         user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/_N7355
 CLMA_42_72/COUT                   td                    0.058       7.396 r       user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.396         user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/_N7357
                                   td                    0.058       7.454 r       user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.454         user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/_N7359
 CLMA_42_76/COUT                   td                    0.058       7.512 r       user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.512         user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/_N7361
                                   td                    0.058       7.570 r       user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[9]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.570         user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/_N7363
 CLMA_42_80/Y3                     td                    0.501       8.071 r       user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[11]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.419       8.490         user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/N2 [11]
 CLMS_38_85/D2                                                             r       user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[11]/opit_0_L5Q_perm/L2

 Data arrival time                                                   8.490         Logic Levels: 3  
                                                                                   Logic: 1.396ns(56.933%), Route: 1.056ns(43.067%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047      24.923 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.923         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048      24.971 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.992      25.963         _N24             
 IOCKGATE_86_20/OUT                td                    0.249      26.212 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      26.212         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      26.212 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.621      27.833         cmos1_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000      27.833 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=110)      1.578      29.411         ntclkbufg_6      
 CLMS_38_85/CLK                                                            r       user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[11]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.399      29.810                          
 clock uncertainty                                      -0.050      29.760                          

 Setup time                                             -0.368      29.392                          

 Data required time                                                 29.392                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 29.392                          
 Data arrival time                                                   8.490                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        20.902                          
====================================================================================================

====================================================================================================

Startpoint  : user_axi_m_arbitration/user_rw_fifo_ctrl2/r_vs_in_d1[11]/opit_0_inv/CLK
Endpoint    : user_axi_m_arbitration/user_rw_fifo_ctrl2/r_vs_in_d1[12]/opit_0_inv/D
Path Group  : cmos1_pclk_16bit
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.999
  Launch Clock Delay      :  5.564
  Clock Pessimism Removal :  -0.435

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047       1.123 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.123         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048       1.171 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.992       2.163         _N24             
 IOCKGATE_86_20/OUT                td                    0.249       2.412 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.412         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.412 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.621       4.033         cmos1_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000       4.033 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=110)      1.531       5.564         ntclkbufg_6      
 CLMA_110_157/CLK                                                          r       user_axi_m_arbitration/user_rw_fifo_ctrl2/r_vs_in_d1[11]/opit_0_inv/CLK

 CLMA_110_157/Q3                   tco                   0.221       5.785 f       user_axi_m_arbitration/user_rw_fifo_ctrl2/r_vs_in_d1[11]/opit_0_inv/Q
                                   net (fanout=1)        0.084       5.869         user_axi_m_arbitration/user_rw_fifo_ctrl2/r_vs_in_d1 [11]
 CLMA_110_157/AD                                                           f       user_axi_m_arbitration/user_rw_fifo_ctrl2/r_vs_in_d1[12]/opit_0_inv/D

 Data arrival time                                                   5.869         Logic Levels: 0  
                                                                                   Logic: 0.221ns(72.459%), Route: 0.084ns(27.541%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.010       2.416         _N24             
 IOCKGATE_86_20/OUT                td                    0.348       2.764 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.764         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.764 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.650       4.414         cmos1_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000       4.414 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=110)      1.585       5.999         ntclkbufg_6      
 CLMA_110_157/CLK                                                          r       user_axi_m_arbitration/user_rw_fifo_ctrl2/r_vs_in_d1[12]/opit_0_inv/CLK
 clock pessimism                                        -0.435       5.564                          
 clock uncertainty                                       0.000       5.564                          

 Hold time                                               0.053       5.617                          

 Data required time                                                  5.617                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.617                          
 Data arrival time                                                   5.869                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.252                          
====================================================================================================

====================================================================================================

Startpoint  : user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/opit_0/CLK
Endpoint    : user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/wrptr2[1]/opit_0/D
Path Group  : cmos1_pclk_16bit
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.031  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.036
  Launch Clock Delay      :  5.599
  Clock Pessimism Removal :  -0.406

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047       1.123 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.123         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048       1.171 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.992       2.163         _N24             
 IOCKGATE_86_20/OUT                td                    0.249       2.412 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.412         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.412 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.621       4.033         cmos1_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000       4.033 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=110)      1.566       5.599         ntclkbufg_6      
 CLMS_46_77/CLK                                                            r       user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/opit_0/CLK

 CLMS_46_77/Q2                     tco                   0.228       5.827 r       user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/opit_0/Q
                                   net (fanout=1)        0.101       5.928         user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/wrptr1 [1]
 CLMA_46_76/M1                                                             r       user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/wrptr2[1]/opit_0/D

 Data arrival time                                                   5.928         Logic Levels: 0  
                                                                                   Logic: 0.228ns(69.301%), Route: 0.101ns(30.699%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.010       2.416         _N24             
 IOCKGATE_86_20/OUT                td                    0.348       2.764 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.764         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.764 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.650       4.414         cmos1_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000       4.414 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=110)      1.622       6.036         ntclkbufg_6      
 CLMA_46_76/CLK                                                            r       user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/wrptr2[1]/opit_0/CLK
 clock pessimism                                        -0.406       5.630                          
 clock uncertainty                                       0.000       5.630                          

 Hold time                                              -0.014       5.616                          

 Data required time                                                  5.616                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.616                          
 Data arrival time                                                   5.928                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.312                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_8_16bit/pdata_out2[4]/opit_0/CLK
Endpoint    : cmos1_8_16bit/pdata_out3[4]/opit_0/D
Path Group  : cmos1_pclk_16bit
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.032
  Launch Clock Delay      :  5.590
  Clock Pessimism Removal :  -0.406

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047       1.123 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.123         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048       1.171 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.992       2.163         _N24             
 IOCKGATE_86_20/OUT                td                    0.249       2.412 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.412         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.412 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.621       4.033         cmos1_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000       4.033 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=110)      1.557       5.590         ntclkbufg_6      
 CLMA_50_44/CLK                                                            r       cmos1_8_16bit/pdata_out2[4]/opit_0/CLK

 CLMA_50_44/Q0                     tco                   0.222       5.812 f       cmos1_8_16bit/pdata_out2[4]/opit_0/Q
                                   net (fanout=1)        0.213       6.025         cmos1_8_16bit/pdata_out2 [4]
 CLMA_50_48/AD                                                             f       cmos1_8_16bit/pdata_out3[4]/opit_0/D

 Data arrival time                                                   6.025         Logic Levels: 0  
                                                                                   Logic: 0.222ns(51.034%), Route: 0.213ns(48.966%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.010       2.416         _N24             
 IOCKGATE_86_20/OUT                td                    0.348       2.764 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.764         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.764 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.650       4.414         cmos1_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000       4.414 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=110)      1.618       6.032         ntclkbufg_6      
 CLMA_50_48/CLK                                                            r       cmos1_8_16bit/pdata_out3[4]/opit_0/CLK
 clock pessimism                                        -0.406       5.626                          
 clock uncertainty                                       0.000       5.626                          

 Hold time                                               0.053       5.679                          

 Data required time                                                  5.679                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.679                          
 Data arrival time                                                   6.025                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.346                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_8_16bit/pdata_out1[4]/opit_0_inv/CLK
Endpoint    : cmos1_8_16bit/pdata_out2[4]/opit_0/D
Path Group  : cmos1_pclk_16bit
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.285  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.590
  Launch Clock Delay      :  5.554
  Clock Pessimism Removal :  0.249

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                         11.900      11.900 r                        
 T12                                                     0.000      11.900 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      11.976         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254      13.230 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.230         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076      13.306 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.530      15.836         _N24             
 USCM_84_115/CLK_USCM              td                    0.000      15.836 r       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=39)       1.618      17.454         ntclkbufg_9      
 CLMS_50_49/CLK                                                            r       cmos1_8_16bit/pdata_out1[4]/opit_0_inv/CLK

 CLMS_50_49/Q2                     tco                   0.289      17.743 f       cmos1_8_16bit/pdata_out1[4]/opit_0_inv/Q
                                   net (fanout=1)        0.712      18.455         cmos1_8_16bit/pdata_out1 [4]
 CLMA_50_44/M0                                                             f       cmos1_8_16bit/pdata_out2[4]/opit_0/D

 Data arrival time                                                  18.455         Logic Levels: 0  
                                                                                   Logic: 0.289ns(28.871%), Route: 0.712ns(71.129%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047      24.923 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.923         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048      24.971 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.992      25.963         _N24             
 IOCKGATE_86_20/OUT                td                    0.249      26.212 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      26.212         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      26.212 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.621      27.833         cmos1_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000      27.833 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=110)      1.557      29.390         ntclkbufg_6      
 CLMA_50_44/CLK                                                            r       cmos1_8_16bit/pdata_out2[4]/opit_0/CLK
 clock pessimism                                         0.249      29.639                          
 clock uncertainty                                      -0.050      29.589                          

 Setup time                                             -0.088      29.501                          

 Data required time                                                 29.501                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 29.501                          
 Data arrival time                                                  18.455                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        11.046                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_8_16bit/pdata_out1[2]/opit_0_inv/CLK
Endpoint    : cmos1_8_16bit/pdata_out2[2]/opit_0/D
Path Group  : cmos1_pclk_16bit
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.287  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.607
  Launch Clock Delay      :  5.569
  Clock Pessimism Removal :  0.249

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                         11.900      11.900 r                        
 T12                                                     0.000      11.900 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      11.976         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254      13.230 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.230         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076      13.306 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.530      15.836         _N24             
 USCM_84_115/CLK_USCM              td                    0.000      15.836 r       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=39)       1.633      17.469         ntclkbufg_9      
 CLMS_46_53/CLK                                                            r       cmos1_8_16bit/pdata_out1[2]/opit_0_inv/CLK

 CLMS_46_53/Y0                     tco                   0.375      17.844 r       cmos1_8_16bit/pdata_out1[2]/opit_0_inv/Q
                                   net (fanout=1)        0.599      18.443         cmos1_8_16bit/pdata_out1 [2]
 CLMS_50_57/M1                                                             r       cmos1_8_16bit/pdata_out2[2]/opit_0/D

 Data arrival time                                                  18.443         Logic Levels: 0  
                                                                                   Logic: 0.375ns(38.501%), Route: 0.599ns(61.499%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047      24.923 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.923         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048      24.971 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.992      25.963         _N24             
 IOCKGATE_86_20/OUT                td                    0.249      26.212 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      26.212         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      26.212 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.621      27.833         cmos1_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000      27.833 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=110)      1.574      29.407         ntclkbufg_6      
 CLMS_50_57/CLK                                                            r       cmos1_8_16bit/pdata_out2[2]/opit_0/CLK
 clock pessimism                                         0.249      29.656                          
 clock uncertainty                                      -0.050      29.606                          

 Setup time                                             -0.079      29.527                          

 Data required time                                                 29.527                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 29.527                          
 Data arrival time                                                  18.443                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        11.084                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_vsync_d0/opit_0/CLK
Endpoint    : user_axi_m_arbitration/user_rw_fifo_ctrl2/r_vs_in_d0/opit_0_inv/D
Path Group  : cmos1_pclk_16bit
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.292  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.564
  Launch Clock Delay      :  5.521
  Clock Pessimism Removal :  0.249

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                         11.900      11.900 r                        
 T12                                                     0.000      11.900 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      11.976         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254      13.230 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.230         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076      13.306 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.530      15.836         _N24             
 USCM_84_115/CLK_USCM              td                    0.000      15.836 r       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=39)       1.585      17.421         ntclkbufg_9      
 CLMA_110_124/CLK                                                          r       cmos1_vsync_d0/opit_0/CLK

 CLMA_110_124/Q0                   tco                   0.289      17.710 r       cmos1_vsync_d0/opit_0/Q
                                   net (fanout=2)        0.639      18.349         cmos1_vsync_d0   
 CLMS_102_137/M2                                                           r       user_axi_m_arbitration/user_rw_fifo_ctrl2/r_vs_in_d0/opit_0_inv/D

 Data arrival time                                                  18.349         Logic Levels: 0  
                                                                                   Logic: 0.289ns(31.142%), Route: 0.639ns(68.858%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047      24.923 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.923         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048      24.971 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.992      25.963         _N24             
 IOCKGATE_86_20/OUT                td                    0.249      26.212 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      26.212         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      26.212 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.621      27.833         cmos1_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000      27.833 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=110)      1.531      29.364         ntclkbufg_6      
 CLMS_102_137/CLK                                                          r       user_axi_m_arbitration/user_rw_fifo_ctrl2/r_vs_in_d0/opit_0_inv/CLK
 clock pessimism                                         0.249      29.613                          
 clock uncertainty                                      -0.050      29.563                          

 Setup time                                             -0.079      29.484                          

 Data required time                                                 29.484                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 29.484                          
 Data arrival time                                                  18.349                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        11.135                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_8_16bit/pdata_out1[9]/opit_0_inv/CLK
Endpoint    : cmos1_8_16bit/pdata_out2[9]/opit_0/D
Path Group  : cmos1_pclk_16bit
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.563  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.047
  Launch Clock Delay      :  5.235
  Clock Pessimism Removal :  -0.249

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                         23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047      24.923 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.923         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048      24.971 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.486      27.457         _N24             
 USCM_84_115/CLK_USCM              td                    0.000      27.457 r       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=39)       1.578      29.035         ntclkbufg_9      
 CLMS_46_53/CLK                                                            r       cmos1_8_16bit/pdata_out1[9]/opit_0_inv/CLK

 CLMS_46_53/Q0                     tco                   0.226      29.261 r       cmos1_8_16bit/pdata_out1[9]/opit_0_inv/Q
                                   net (fanout=1)        0.101      29.362         cmos1_8_16bit/pdata_out1 [9]
 CLMA_46_52/M0                                                             r       cmos1_8_16bit/pdata_out2[9]/opit_0/D

 Data arrival time                                                  29.362         Logic Levels: 0  
                                                                                   Logic: 0.226ns(69.113%), Route: 0.101ns(30.887%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254      25.130 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      25.130         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076      25.206 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.010      26.216         _N24             
 IOCKGATE_86_20/OUT                td                    0.348      26.564 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      26.564         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      26.564 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.650      28.214         cmos1_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000      28.214 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=110)      1.633      29.847         ntclkbufg_6      
 CLMA_46_52/CLK                                                            r       cmos1_8_16bit/pdata_out2[9]/opit_0/CLK
 clock pessimism                                        -0.249      29.598                          
 clock uncertainty                                       0.050      29.648                          

 Hold time                                              -0.014      29.634                          

 Data required time                                                 29.634                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 29.634                          
 Data arrival time                                                  29.362                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.272                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_8_16bit/pdata_out1[15]/opit_0_inv/CLK
Endpoint    : cmos1_8_16bit/pdata_out2[15]/opit_0/D
Path Group  : cmos1_pclk_16bit
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.563  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.029
  Launch Clock Delay      :  5.217
  Clock Pessimism Removal :  -0.249

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                         23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047      24.923 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.923         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048      24.971 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.486      27.457         _N24             
 USCM_84_115/CLK_USCM              td                    0.000      27.457 r       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=39)       1.560      29.017         ntclkbufg_9      
 CLMS_70_21/CLK                                                            r       cmos1_8_16bit/pdata_out1[15]/opit_0_inv/CLK

 CLMS_70_21/Q2                     tco                   0.228      29.245 r       cmos1_8_16bit/pdata_out1[15]/opit_0_inv/Q
                                   net (fanout=1)        0.100      29.345         cmos1_8_16bit/pdata_out1 [15]
 CLMA_70_20/M1                                                             r       cmos1_8_16bit/pdata_out2[15]/opit_0/D

 Data arrival time                                                  29.345         Logic Levels: 0  
                                                                                   Logic: 0.228ns(69.512%), Route: 0.100ns(30.488%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254      25.130 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      25.130         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076      25.206 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.010      26.216         _N24             
 IOCKGATE_86_20/OUT                td                    0.348      26.564 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      26.564         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      26.564 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.650      28.214         cmos1_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000      28.214 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=110)      1.615      29.829         ntclkbufg_6      
 CLMA_70_20/CLK                                                            r       cmos1_8_16bit/pdata_out2[15]/opit_0/CLK
 clock pessimism                                        -0.249      29.580                          
 clock uncertainty                                       0.050      29.630                          

 Hold time                                              -0.014      29.616                          

 Data required time                                                 29.616                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 29.616                          
 Data arrival time                                                  29.345                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.271                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_8_16bit/pdata_out1[8]/opit_0_inv/CLK
Endpoint    : cmos1_8_16bit/pdata_out2[8]/opit_0/D
Path Group  : cmos1_pclk_16bit
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.554  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.038
  Launch Clock Delay      :  5.235
  Clock Pessimism Removal :  -0.249

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                         23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047      24.923 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.923         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048      24.971 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.486      27.457         _N24             
 USCM_84_115/CLK_USCM              td                    0.000      27.457 r       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=39)       1.578      29.035         ntclkbufg_9      
 CLMS_46_53/CLK                                                            r       cmos1_8_16bit/pdata_out1[8]/opit_0_inv/CLK

 CLMS_46_53/Y2                     tco                   0.284      29.319 f       cmos1_8_16bit/pdata_out1[8]/opit_0_inv/Q
                                   net (fanout=1)        0.215      29.534         cmos1_8_16bit/pdata_out1 [8]
 CLMA_50_52/CD                                                             f       cmos1_8_16bit/pdata_out2[8]/opit_0/D

 Data arrival time                                                  29.534         Logic Levels: 0  
                                                                                   Logic: 0.284ns(56.914%), Route: 0.215ns(43.086%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254      25.130 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      25.130         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076      25.206 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.010      26.216         _N24             
 IOCKGATE_86_20/OUT                td                    0.348      26.564 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      26.564         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      26.564 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.650      28.214         cmos1_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000      28.214 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=110)      1.624      29.838         ntclkbufg_6      
 CLMA_50_52/CLK                                                            r       cmos1_8_16bit/pdata_out2[8]/opit_0/CLK
 clock pessimism                                        -0.249      29.589                          
 clock uncertainty                                       0.050      29.639                          

 Hold time                                               0.053      29.692                          

 Data required time                                                 29.692                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 29.692                          
 Data arrival time                                                  29.534                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.158                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_8_16bit/de_o/opit_0/CLK
Endpoint    : user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L4
Path Group  : cmos2_pclk_16bit
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.057  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.269
  Launch Clock Delay      :  11.573
  Clock Pessimism Removal :  1.247

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.977       7.428         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.348       7.776 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.776         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       7.776 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.967         cmos2_pclk_16bit 
 USCM_84_120/CLK_USCM              td                    0.000       9.967 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=110)      1.606      11.573         ntclkbufg_7      
 CLMA_58_68/CLK                                                            r       cmos2_8_16bit/de_o/opit_0/CLK

 CLMA_58_68/Y0                     tco                   0.368      11.941 f       cmos2_8_16bit/de_o/opit_0/Q
                                   net (fanout=10)       1.383      13.324         cmos2_href_16bit 
                                   td                    0.234      13.558 f       user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      13.558         user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/_N7279
 CLMA_110_104/COUT                 td                    0.058      13.616 r       user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      13.616         user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/_N7281
                                   td                    0.058      13.674 r       user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      13.674         user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/_N7283
 CLMA_110_108/Y3                   td                    0.501      14.175 r       user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.728      14.903         user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/N2 [7]
 CLMS_102_97/Y2                    td                    0.210      15.113 r       user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/N3[7]/gateop_perm/Z
                                   net (fanout=1)        0.395      15.508         user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/wwptr [7]
 CLMS_102_101/COUT                 td                    0.507      16.015 r       user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/N153.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      16.015         user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/N153.co [6]
 CLMS_102_105/Y1                   td                    0.498      16.513 r       user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/N153.eq_4/gateop_A2/Y1
                                   net (fanout=1)        0.268      16.781         user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/N153
 CLMS_102_109/B4                                                           r       user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L4

 Data arrival time                                                  16.781         Logic Levels: 5  
                                                                                   Logic: 2.434ns(46.736%), Route: 2.774ns(53.264%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047      24.918 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.918         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082      25.000 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.137      30.137         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.249      30.386 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      30.386         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      30.386 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      32.538         cmos2_pclk_16bit 
 USCM_84_120/CLK_USCM              td                    0.000      32.538 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=110)      1.531      34.069         ntclkbufg_7      
 CLMS_102_109/CLK                                                          r       user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                         1.247      35.316                          
 clock uncertainty                                      -0.050      35.266                          

 Setup time                                             -0.120      35.146                          

 Data required time                                                 35.146                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 35.146                          
 Data arrival time                                                  16.781                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.365                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_8_16bit/de_o/opit_0/CLK
Endpoint    : user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM9K/iGopDrm/WEA
Path Group  : cmos2_pclk_16bit
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.075  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.269
  Launch Clock Delay      :  11.573
  Clock Pessimism Removal :  1.229

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.977       7.428         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.348       7.776 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.776         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       7.776 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.967         cmos2_pclk_16bit 
 USCM_84_120/CLK_USCM              td                    0.000       9.967 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=110)      1.606      11.573         ntclkbufg_7      
 CLMA_58_68/CLK                                                            r       cmos2_8_16bit/de_o/opit_0/CLK

 CLMA_58_68/Y0                     tco                   0.368      11.941 f       cmos2_8_16bit/de_o/opit_0/Q
                                   net (fanout=10)       2.911      14.852         cmos2_href_16bit 
 RCKB_7_196/CLK_OUT                td                    0.000      14.852 f       BUFROUTE_0/CLKOUT
                                   net (fanout=1)        0.566      15.418         ntR3996          
 DRM_26_232/WEA[1]                                                         f       user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM9K/iGopDrm/WEA

 Data arrival time                                                  15.418         Logic Levels: 1  
                                                                                   Logic: 0.368ns(9.571%), Route: 3.477ns(90.429%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047      24.918 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.918         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082      25.000 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.137      30.137         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.249      30.386 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      30.386         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      30.386 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      32.538         cmos2_pclk_16bit 
 USCM_84_120/CLK_USCM              td                    0.000      32.538 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=110)      1.531      34.069         ntclkbufg_7      
 DRM_26_232/CLKA[1]                                                        r       user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM9K/iGopDrm/CLKA
 clock pessimism                                         1.229      35.298                          
 clock uncertainty                                      -0.050      35.248                          

 Setup time                                             -0.013      35.235                          

 Data required time                                                 35.235                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 35.235                          
 Data arrival time                                                  15.418                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        19.817                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_8_16bit/de_o/opit_0/CLK
Endpoint    : user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[11]/opit_0_L5Q_perm/L4
Path Group  : cmos2_pclk_16bit
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.057  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.269
  Launch Clock Delay      :  11.573
  Clock Pessimism Removal :  1.247

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.977       7.428         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.348       7.776 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.776         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       7.776 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.967         cmos2_pclk_16bit 
 USCM_84_120/CLK_USCM              td                    0.000       9.967 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=110)      1.606      11.573         ntclkbufg_7      
 CLMA_58_68/CLK                                                            r       cmos2_8_16bit/de_o/opit_0/CLK

 CLMA_58_68/Y0                     tco                   0.368      11.941 f       cmos2_8_16bit/de_o/opit_0/Q
                                   net (fanout=10)       1.383      13.324         cmos2_href_16bit 
                                   td                    0.234      13.558 f       user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      13.558         user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/_N7279
 CLMA_110_104/COUT                 td                    0.058      13.616 r       user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      13.616         user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/_N7281
                                   td                    0.058      13.674 r       user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      13.674         user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/_N7283
 CLMA_110_108/COUT                 td                    0.058      13.732 r       user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      13.732         user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/_N7285
                                   td                    0.058      13.790 r       user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[9]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      13.790         user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/_N7287
 CLMA_110_112/Y3                   td                    0.501      14.291 r       user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[11]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.936      15.227         user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/N2 [11]
 CLMS_102_109/C4                                                           r       user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[11]/opit_0_L5Q_perm/L4

 Data arrival time                                                  15.227         Logic Levels: 3  
                                                                                   Logic: 1.335ns(36.535%), Route: 2.319ns(63.465%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047      24.918 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.918         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082      25.000 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.137      30.137         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.249      30.386 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      30.386         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      30.386 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      32.538         cmos2_pclk_16bit 
 USCM_84_120/CLK_USCM              td                    0.000      32.538 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=110)      1.531      34.069         ntclkbufg_7      
 CLMS_102_109/CLK                                                          r       user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[11]/opit_0_L5Q_perm/CLK
 clock pessimism                                         1.247      35.316                          
 clock uncertainty                                      -0.050      35.266                          

 Setup time                                             -0.123      35.143                          

 Data required time                                                 35.143                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 35.143                          
 Data arrival time                                                  15.227                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        19.916                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_8_16bit/de_out3/opit_0/CLK
Endpoint    : cmos2_8_16bit/de_o/opit_0/D
Path Group  : cmos2_pclk_16bit
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  11.573
  Launch Clock Delay      :  10.289
  Clock Pessimism Removal :  -1.284

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047       1.118 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.118         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082       1.200 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.137       6.337         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.249       6.586 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.586         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       6.586 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.738         cmos2_pclk_16bit 
 USCM_84_120/CLK_USCM              td                    0.000       8.738 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=110)      1.551      10.289         ntclkbufg_7      
 CLMA_58_68/CLK                                                            r       cmos2_8_16bit/de_out3/opit_0/CLK

 CLMA_58_68/Q3                     tco                   0.221      10.510 f       cmos2_8_16bit/de_out3/opit_0/Q
                                   net (fanout=1)        0.084      10.594         cmos2_8_16bit/de_out3
 CLMA_58_68/AD                                                             f       cmos2_8_16bit/de_o/opit_0/D

 Data arrival time                                                  10.594         Logic Levels: 0  
                                                                                   Logic: 0.221ns(72.459%), Route: 0.084ns(27.541%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.977       7.428         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.348       7.776 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.776         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       7.776 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.967         cmos2_pclk_16bit 
 USCM_84_120/CLK_USCM              td                    0.000       9.967 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=110)      1.606      11.573         ntclkbufg_7      
 CLMA_58_68/CLK                                                            r       cmos2_8_16bit/de_o/opit_0/CLK
 clock pessimism                                        -1.284      10.289                          
 clock uncertainty                                       0.000      10.289                          

 Hold time                                               0.053      10.342                          

 Data required time                                                 10.342                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.342                          
 Data arrival time                                                  10.594                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.252                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_8_16bit/pdata_out3[8]/opit_0/CLK
Endpoint    : cmos2_8_16bit/pdata_o[8]/opit_0/D
Path Group  : cmos2_pclk_16bit
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  11.591
  Launch Clock Delay      :  10.307
  Clock Pessimism Removal :  -1.284

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047       1.118 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.118         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082       1.200 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.137       6.337         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.249       6.586 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.586         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       6.586 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.738         cmos2_pclk_16bit 
 USCM_84_120/CLK_USCM              td                    0.000       8.738 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=110)      1.569      10.307         ntclkbufg_7      
 CLMS_50_69/CLK                                                            r       cmos2_8_16bit/pdata_out3[8]/opit_0/CLK

 CLMS_50_69/Q2                     tco                   0.224      10.531 f       cmos2_8_16bit/pdata_out3[8]/opit_0/Q
                                   net (fanout=1)        0.085      10.616         cmos2_8_16bit/pdata_out3 [8]
 CLMS_50_69/CD                                                             f       cmos2_8_16bit/pdata_o[8]/opit_0/D

 Data arrival time                                                  10.616         Logic Levels: 0  
                                                                                   Logic: 0.224ns(72.492%), Route: 0.085ns(27.508%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.977       7.428         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.348       7.776 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.776         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       7.776 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.967         cmos2_pclk_16bit 
 USCM_84_120/CLK_USCM              td                    0.000       9.967 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=110)      1.624      11.591         ntclkbufg_7      
 CLMS_50_69/CLK                                                            r       cmos2_8_16bit/pdata_o[8]/opit_0/CLK
 clock pessimism                                        -1.284      10.307                          
 clock uncertainty                                       0.000      10.307                          

 Hold time                                               0.053      10.360                          

 Data required time                                                 10.360                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.360                          
 Data arrival time                                                  10.616                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.256                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_8_16bit/pdata_o[5]/opit_0/CLK
Endpoint    : user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM9K/iGopDrm/DIA[0]
Path Group  : cmos2_pclk_16bit
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.051  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  11.576
  Launch Clock Delay      :  10.278
  Clock Pessimism Removal :  -1.247

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047       1.118 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.118         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082       1.200 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.137       6.337         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.249       6.586 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.586         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       6.586 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.738         cmos2_pclk_16bit 
 USCM_84_120/CLK_USCM              td                    0.000       8.738 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=110)      1.540      10.278         ntclkbufg_7      
 CLMA_58_76/CLK                                                            r       cmos2_8_16bit/pdata_o[5]/opit_0/CLK

 CLMA_58_76/Q3                     tco                   0.221      10.499 f       cmos2_8_16bit/pdata_o[5]/opit_0/Q
                                   net (fanout=1)        0.334      10.833         cmos2_d_16bit[5] 
 DRM_54_68/DA1[0]                                                          f       user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM9K/iGopDrm/DIA[0]

 Data arrival time                                                  10.833         Logic Levels: 0  
                                                                                   Logic: 0.221ns(39.820%), Route: 0.334ns(60.180%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.977       7.428         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.348       7.776 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.776         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       7.776 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.967         cmos2_pclk_16bit 
 USCM_84_120/CLK_USCM              td                    0.000       9.967 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=110)      1.609      11.576         ntclkbufg_7      
 DRM_54_68/CLKA[1]                                                         r       user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM9K/iGopDrm/CLKA
 clock pessimism                                        -1.247      10.329                          
 clock uncertainty                                       0.000      10.329                          

 Hold time                                               0.149      10.478                          

 Data required time                                                 10.478                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.478                          
 Data arrival time                                                  10.833                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.355                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_8_16bit/pdata_out1[4]/opit_0_inv/CLK
Endpoint    : cmos2_8_16bit/pdata_out2[4]/opit_0/D
Path Group  : cmos2_pclk_16bit
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    4.316  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.269
  Launch Clock Delay      :  6.204
  Clock Pessimism Removal :  0.251

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                         11.900      11.900 r                        
 W6                                                      0.000      11.900 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      11.971         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254      13.225 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.225         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126      13.351 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.168      16.519         nt_cmos2_pclk    
 USCM_84_122/CLK_USCM              td                    0.000      16.519 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=39)       1.585      18.104         ntclkbufg_10     
 CLMA_58_101/CLK                                                           r       cmos2_8_16bit/pdata_out1[4]/opit_0_inv/CLK

 CLMA_58_101/Q2                    tco                   0.290      18.394 r       cmos2_8_16bit/pdata_out1[4]/opit_0_inv/Q
                                   net (fanout=1)        0.810      19.204         cmos2_8_16bit/pdata_out1 [4]
 CLMA_58_100/M2                                                            r       cmos2_8_16bit/pdata_out2[4]/opit_0/D

 Data arrival time                                                  19.204         Logic Levels: 0  
                                                                                   Logic: 0.290ns(26.364%), Route: 0.810ns(73.636%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047      24.918 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.918         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082      25.000 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.137      30.137         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.249      30.386 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      30.386         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      30.386 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      32.538         cmos2_pclk_16bit 
 USCM_84_120/CLK_USCM              td                    0.000      32.538 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=110)      1.531      34.069         ntclkbufg_7      
 CLMA_58_100/CLK                                                           r       cmos2_8_16bit/pdata_out2[4]/opit_0/CLK
 clock pessimism                                         0.251      34.320                          
 clock uncertainty                                      -0.050      34.270                          

 Setup time                                             -0.079      34.191                          

 Data required time                                                 34.191                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 34.191                          
 Data arrival time                                                  19.204                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.987                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_vsync_d0/opit_0/CLK
Endpoint    : user_axi_m_arbitration/user_rw_fifo_ctrl3/r_vs_in_d0/opit_0_inv/D
Path Group  : cmos2_pclk_16bit
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    4.316  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.269
  Launch Clock Delay      :  6.204
  Clock Pessimism Removal :  0.251

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                         11.900      11.900 r                        
 W6                                                      0.000      11.900 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      11.971         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254      13.225 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.225         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126      13.351 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.168      16.519         nt_cmos2_pclk    
 USCM_84_122/CLK_USCM              td                    0.000      16.519 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=39)       1.585      18.104         ntclkbufg_10     
 CLMS_98_133/CLK                                                           r       cmos2_vsync_d0/opit_0/CLK

 CLMS_98_133/Q0                    tco                   0.287      18.391 f       cmos2_vsync_d0/opit_0/Q
                                   net (fanout=2)        0.718      19.109         cmos2_vsync_d0   
 CLMA_102_140/M3                                                           f       user_axi_m_arbitration/user_rw_fifo_ctrl3/r_vs_in_d0/opit_0_inv/D

 Data arrival time                                                  19.109         Logic Levels: 0  
                                                                                   Logic: 0.287ns(28.557%), Route: 0.718ns(71.443%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047      24.918 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.918         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082      25.000 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.137      30.137         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.249      30.386 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      30.386         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      30.386 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      32.538         cmos2_pclk_16bit 
 USCM_84_120/CLK_USCM              td                    0.000      32.538 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=110)      1.531      34.069         ntclkbufg_7      
 CLMA_102_140/CLK                                                          r       user_axi_m_arbitration/user_rw_fifo_ctrl3/r_vs_in_d0/opit_0_inv/CLK
 clock pessimism                                         0.251      34.320                          
 clock uncertainty                                      -0.050      34.270                          

 Setup time                                             -0.088      34.182                          

 Data required time                                                 34.182                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 34.182                          
 Data arrival time                                                  19.109                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.073                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_8_16bit/pdata_out1[10]/opit_0_inv/CLK
Endpoint    : cmos2_8_16bit/pdata_out2[10]/opit_0/D
Path Group  : cmos2_pclk_16bit
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    4.290  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.269
  Launch Clock Delay      :  6.230
  Clock Pessimism Removal :  0.251

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                         11.900      11.900 r                        
 W6                                                      0.000      11.900 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      11.971         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254      13.225 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.225         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126      13.351 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.168      16.519         nt_cmos2_pclk    
 USCM_84_122/CLK_USCM              td                    0.000      16.519 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=39)       1.611      18.130         ntclkbufg_10     
 CLMA_58_89/CLK                                                            r       cmos2_8_16bit/pdata_out1[10]/opit_0_inv/CLK

 CLMA_58_89/Q2                     tco                   0.290      18.420 r       cmos2_8_16bit/pdata_out1[10]/opit_0_inv/Q
                                   net (fanout=1)        0.679      19.099         cmos2_8_16bit/pdata_out1 [10]
 CLMA_46_100/M1                                                            r       cmos2_8_16bit/pdata_out2[10]/opit_0/D

 Data arrival time                                                  19.099         Logic Levels: 0  
                                                                                   Logic: 0.290ns(29.928%), Route: 0.679ns(70.072%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047      24.918 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.918         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082      25.000 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.137      30.137         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.249      30.386 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      30.386         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      30.386 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      32.538         cmos2_pclk_16bit 
 USCM_84_120/CLK_USCM              td                    0.000      32.538 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=110)      1.531      34.069         ntclkbufg_7      
 CLMA_46_100/CLK                                                           r       cmos2_8_16bit/pdata_out2[10]/opit_0/CLK
 clock pessimism                                         0.251      34.320                          
 clock uncertainty                                      -0.050      34.270                          

 Setup time                                             -0.079      34.191                          

 Data required time                                                 34.191                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 34.191                          
 Data arrival time                                                  19.099                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.092                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_8_16bit/pdata_out1[1]/opit_0_inv/CLK
Endpoint    : cmos2_8_16bit/pdata_out2[1]/opit_0/D
Path Group  : cmos2_pclk_16bit
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    5.749  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  11.552
  Launch Clock Delay      :  5.552
  Clock Pessimism Removal :  -0.251

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                         23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047      24.918 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.918         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082      25.000 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        2.821      27.821         nt_cmos2_pclk    
 USCM_84_122/CLK_USCM              td                    0.000      27.821 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=39)       1.531      29.352         ntclkbufg_10     
 CLMA_58_101/CLK                                                           r       cmos2_8_16bit/pdata_out1[1]/opit_0_inv/CLK

 CLMA_58_101/Q1                    tco                   0.224      29.576 f       cmos2_8_16bit/pdata_out1[1]/opit_0_inv/Q
                                   net (fanout=1)        0.185      29.761         cmos2_8_16bit/pdata_out1 [1]
 CLMA_58_100/AD                                                            f       cmos2_8_16bit/pdata_out2[1]/opit_0/D

 Data arrival time                                                  29.761         Logic Levels: 0  
                                                                                   Logic: 0.224ns(54.768%), Route: 0.185ns(45.232%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254      25.125 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      25.125         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126      25.251 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.977      31.228         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.348      31.576 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      31.576         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      31.576 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191      33.767         cmos2_pclk_16bit 
 USCM_84_120/CLK_USCM              td                    0.000      33.767 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=110)      1.585      35.352         ntclkbufg_7      
 CLMA_58_100/CLK                                                           r       cmos2_8_16bit/pdata_out2[1]/opit_0/CLK
 clock pessimism                                        -0.251      35.101                          
 clock uncertainty                                       0.050      35.151                          

 Hold time                                               0.053      35.204                          

 Data required time                                                 35.204                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 35.204                          
 Data arrival time                                                  29.761                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -5.443                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_8_16bit/pdata_out1[14]/opit_0_inv/CLK
Endpoint    : cmos2_8_16bit/pdata_out2[14]/opit_0/D
Path Group  : cmos2_pclk_16bit
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    5.749  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  11.561
  Launch Clock Delay      :  5.561
  Clock Pessimism Removal :  -0.251

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                         23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047      24.918 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.918         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082      25.000 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        2.821      27.821         nt_cmos2_pclk    
 USCM_84_122/CLK_USCM              td                    0.000      27.821 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=39)       1.540      29.361         ntclkbufg_10     
 CLMA_58_77/CLK                                                            r       cmos2_8_16bit/pdata_out1[14]/opit_0_inv/CLK

 CLMA_58_77/Y0                     tco                   0.284      29.645 f       cmos2_8_16bit/pdata_out1[14]/opit_0_inv/Q
                                   net (fanout=1)        0.099      29.744         cmos2_8_16bit/pdata_out1 [14]
 CLMA_58_76/M0                                                             f       cmos2_8_16bit/pdata_out2[14]/opit_0/D

 Data arrival time                                                  29.744         Logic Levels: 0  
                                                                                   Logic: 0.284ns(74.151%), Route: 0.099ns(25.849%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254      25.125 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      25.125         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126      25.251 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.977      31.228         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.348      31.576 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      31.576         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      31.576 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191      33.767         cmos2_pclk_16bit 
 USCM_84_120/CLK_USCM              td                    0.000      33.767 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=110)      1.594      35.361         ntclkbufg_7      
 CLMA_58_76/CLK                                                            r       cmos2_8_16bit/pdata_out2[14]/opit_0/CLK
 clock pessimism                                        -0.251      35.110                          
 clock uncertainty                                       0.050      35.160                          

 Hold time                                              -0.024      35.136                          

 Data required time                                                 35.136                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 35.136                          
 Data arrival time                                                  29.744                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -5.392                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_8_16bit/pdata_out1[0]/opit_0_inv/CLK
Endpoint    : cmos2_8_16bit/pdata_out2[0]/opit_0/D
Path Group  : cmos2_pclk_16bit
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    5.765  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  11.615
  Launch Clock Delay      :  5.599
  Clock Pessimism Removal :  -0.251

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                         23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047      24.918 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.918         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082      25.000 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        2.821      27.821         nt_cmos2_pclk    
 USCM_84_122/CLK_USCM              td                    0.000      27.821 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=39)       1.578      29.399         ntclkbufg_10     
 CLMA_46_84/CLK                                                            r       cmos2_8_16bit/pdata_out1[0]/opit_0_inv/CLK

 CLMA_46_84/Q0                     tco                   0.226      29.625 r       cmos2_8_16bit/pdata_out1[0]/opit_0_inv/Q
                                   net (fanout=1)        0.215      29.840         cmos2_8_16bit/pdata_out1 [0]
 CLMS_42_89/M0                                                             r       cmos2_8_16bit/pdata_out2[0]/opit_0/D

 Data arrival time                                                  29.840         Logic Levels: 0  
                                                                                   Logic: 0.226ns(51.247%), Route: 0.215ns(48.753%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254      25.125 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      25.125         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126      25.251 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.977      31.228         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.348      31.576 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      31.576         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      31.576 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191      33.767         cmos2_pclk_16bit 
 USCM_84_120/CLK_USCM              td                    0.000      33.767 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=110)      1.648      35.415         ntclkbufg_7      
 CLMS_42_89/CLK                                                            r       cmos2_8_16bit/pdata_out2[0]/opit_0/CLK
 clock pessimism                                        -0.251      35.164                          
 clock uncertainty                                       0.050      35.214                          

 Hold time                                              -0.014      35.200                          

 Data required time                                                 35.200                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 35.200                          
 Data arrival time                                                  29.840                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -5.360                          
====================================================================================================

====================================================================================================

Startpoint  : coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/CLK
Endpoint    : coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/Cin
Path Group  : clk_25M
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.613
  Launch Clock Delay      :  4.955
  Clock Pessimism Removal :  0.313

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N22             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       user_pll_cfg/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078       3.370         clk_25M          
 USCM_84_116/CLK_USCM              td                    0.000       3.370 r       clkbufg_14/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.585       4.955         ntclkbufg_11     
 CLMA_158_104/CLK                                                          r       coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/CLK

 CLMA_158_104/Q3                   tco                   0.288       5.243 r       coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.398       5.641         coms1_reg_config/clock_20k_cnt [4]
 CLMA_154_105/Y1                   td                    0.468       6.109 r       coms1_reg_config/N8_mux4_5/gateop_perm/Z
                                   net (fanout=1)        0.396       6.505         coms1_reg_config/_N4241
 CLMA_154_109/Y1                   td                    0.468       6.973 r       coms1_reg_config/N8_mux10/gateop_perm/Z
                                   net (fanout=12)       0.411       7.384         coms1_reg_config/N8
                                   td                    0.477       7.861 f       coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.861         coms1_reg_config/_N7489
 CLMA_158_104/COUT                 td                    0.058       7.919 r       coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.919         coms1_reg_config/_N7491
                                   td                    0.058       7.977 r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.977         coms1_reg_config/_N7493
 CLMA_158_108/COUT                 td                    0.058       8.035 r       coms1_reg_config/clock_20k_cnt[8]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.035         coms1_reg_config/_N7495
 CLMA_158_112/CIN                                                          r       coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   8.035         Logic Levels: 4  
                                                                                   Logic: 1.875ns(60.877%), Route: 1.205ns(39.123%)
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                            40.000      40.000 r                        
 P20                                                     0.000      40.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074      40.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    1.047      41.121 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.121         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      41.169 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758      41.927         _N22             
 PLL_158_55/CLK_OUT1               td                    0.096      42.023 r       user_pll_cfg/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.059      43.082         clk_25M          
 USCM_84_116/CLK_USCM              td                    0.000      43.082 r       clkbufg_14/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.531      44.613         ntclkbufg_11     
 CLMA_158_112/CLK                                                          r       coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.313      44.926                          
 clock uncertainty                                      -0.150      44.776                          

 Setup time                                             -0.170      44.606                          

 Data required time                                                 44.606                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 44.606                          
 Data arrival time                                                   8.035                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        36.571                          
====================================================================================================

====================================================================================================

Startpoint  : coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/CLK
Endpoint    : coms1_reg_config/clock_20k_cnt[8]/opit_0_inv_A2Q21/Cin
Path Group  : clk_25M
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.613
  Launch Clock Delay      :  4.955
  Clock Pessimism Removal :  0.313

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N22             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       user_pll_cfg/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078       3.370         clk_25M          
 USCM_84_116/CLK_USCM              td                    0.000       3.370 r       clkbufg_14/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.585       4.955         ntclkbufg_11     
 CLMA_158_104/CLK                                                          r       coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/CLK

 CLMA_158_104/Q3                   tco                   0.288       5.243 r       coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.398       5.641         coms1_reg_config/clock_20k_cnt [4]
 CLMA_154_105/Y1                   td                    0.468       6.109 r       coms1_reg_config/N8_mux4_5/gateop_perm/Z
                                   net (fanout=1)        0.396       6.505         coms1_reg_config/_N4241
 CLMA_154_109/Y1                   td                    0.468       6.973 r       coms1_reg_config/N8_mux10/gateop_perm/Z
                                   net (fanout=12)       0.411       7.384         coms1_reg_config/N8
                                   td                    0.477       7.861 f       coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.861         coms1_reg_config/_N7489
 CLMA_158_104/COUT                 td                    0.058       7.919 r       coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.919         coms1_reg_config/_N7491
                                   td                    0.058       7.977 r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.977         coms1_reg_config/_N7493
                                                                           r       coms1_reg_config/clock_20k_cnt[8]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   7.977         Logic Levels: 3  
                                                                                   Logic: 1.817ns(60.126%), Route: 1.205ns(39.874%)
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                            40.000      40.000 r                        
 P20                                                     0.000      40.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074      40.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    1.047      41.121 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.121         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      41.169 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758      41.927         _N22             
 PLL_158_55/CLK_OUT1               td                    0.096      42.023 r       user_pll_cfg/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.059      43.082         clk_25M          
 USCM_84_116/CLK_USCM              td                    0.000      43.082 r       clkbufg_14/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.531      44.613         ntclkbufg_11     
 CLMA_158_108/CLK                                                          r       coms1_reg_config/clock_20k_cnt[8]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.313      44.926                          
 clock uncertainty                                      -0.150      44.776                          

 Setup time                                             -0.167      44.609                          

 Data required time                                                 44.609                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 44.609                          
 Data arrival time                                                   7.977                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        36.632                          
====================================================================================================

====================================================================================================

Startpoint  : coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/CLK
Endpoint    : coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/Cin
Path Group  : clk_25M
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.613
  Launch Clock Delay      :  4.955
  Clock Pessimism Removal :  0.313

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N22             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       user_pll_cfg/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078       3.370         clk_25M          
 USCM_84_116/CLK_USCM              td                    0.000       3.370 r       clkbufg_14/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.585       4.955         ntclkbufg_11     
 CLMA_158_104/CLK                                                          r       coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/CLK

 CLMA_158_104/Q3                   tco                   0.288       5.243 r       coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.398       5.641         coms1_reg_config/clock_20k_cnt [4]
 CLMA_154_105/Y1                   td                    0.468       6.109 r       coms1_reg_config/N8_mux4_5/gateop_perm/Z
                                   net (fanout=1)        0.396       6.505         coms1_reg_config/_N4241
 CLMA_154_109/Y1                   td                    0.468       6.973 r       coms1_reg_config/N8_mux10/gateop_perm/Z
                                   net (fanout=12)       0.411       7.384         coms1_reg_config/N8
                                   td                    0.477       7.861 f       coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.861         coms1_reg_config/_N7489
 CLMA_158_104/COUT                 td                    0.058       7.919 r       coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.919         coms1_reg_config/_N7491
 CLMA_158_108/CIN                                                          r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   7.919         Logic Levels: 3  
                                                                                   Logic: 1.759ns(59.345%), Route: 1.205ns(40.655%)
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                            40.000      40.000 r                        
 P20                                                     0.000      40.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074      40.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    1.047      41.121 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.121         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      41.169 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758      41.927         _N22             
 PLL_158_55/CLK_OUT1               td                    0.096      42.023 r       user_pll_cfg/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.059      43.082         clk_25M          
 USCM_84_116/CLK_USCM              td                    0.000      43.082 r       clkbufg_14/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.531      44.613         ntclkbufg_11     
 CLMA_158_108/CLK                                                          r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.313      44.926                          
 clock uncertainty                                      -0.150      44.776                          

 Setup time                                             -0.170      44.606                          

 Data required time                                                 44.606                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 44.606                          
 Data arrival time                                                   7.919                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        36.687                          
====================================================================================================

====================================================================================================

Startpoint  : coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/CLK
Endpoint    : coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/I01
Path Group  : clk_25M
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.955
  Launch Clock Delay      :  4.613
  Clock Pessimism Removal :  -0.342

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       1.927         _N22             
 PLL_158_55/CLK_OUT1               td                    0.096       2.023 r       user_pll_cfg/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.059       3.082         clk_25M          
 USCM_84_116/CLK_USCM              td                    0.000       3.082 r       clkbufg_14/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.531       4.613         ntclkbufg_11     
 CLMA_158_108/CLK                                                          r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/CLK

 CLMA_158_108/Q0                   tco                   0.222       4.835 f       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.085       4.920         coms1_reg_config/clock_20k_cnt [5]
 CLMA_158_108/A1                                                           f       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/I01

 Data arrival time                                                   4.920         Logic Levels: 0  
                                                                                   Logic: 0.222ns(72.313%), Route: 0.085ns(27.687%)
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N22             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       user_pll_cfg/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078       3.370         clk_25M          
 USCM_84_116/CLK_USCM              td                    0.000       3.370 r       clkbufg_14/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.585       4.955         ntclkbufg_11     
 CLMA_158_108/CLK                                                          r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.342       4.613                          
 clock uncertainty                                       0.000       4.613                          

 Hold time                                              -0.121       4.492                          

 Data required time                                                  4.492                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.492                          
 Data arrival time                                                   4.920                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.428                          
====================================================================================================

====================================================================================================

Startpoint  : coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/CLK
Endpoint    : coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/I01
Path Group  : clk_25M
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.955
  Launch Clock Delay      :  4.613
  Clock Pessimism Removal :  -0.342

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       1.927         _N22             
 PLL_158_55/CLK_OUT1               td                    0.096       2.023 r       user_pll_cfg/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.059       3.082         clk_25M          
 USCM_84_116/CLK_USCM              td                    0.000       3.082 r       clkbufg_14/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.531       4.613         ntclkbufg_11     
 CLMA_158_112/CLK                                                          r       coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/CLK

 CLMA_158_112/Q0                   tco                   0.222       4.835 f       coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.085       4.920         coms1_reg_config/clock_20k_cnt [9]
 CLMA_158_112/A1                                                           f       coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/I01

 Data arrival time                                                   4.920         Logic Levels: 0  
                                                                                   Logic: 0.222ns(72.313%), Route: 0.085ns(27.687%)
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N22             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       user_pll_cfg/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078       3.370         clk_25M          
 USCM_84_116/CLK_USCM              td                    0.000       3.370 r       clkbufg_14/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.585       4.955         ntclkbufg_11     
 CLMA_158_112/CLK                                                          r       coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.342       4.613                          
 clock uncertainty                                       0.000       4.613                          

 Hold time                                              -0.121       4.492                          

 Data required time                                                  4.492                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.492                          
 Data arrival time                                                   4.920                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.428                          
====================================================================================================

====================================================================================================

Startpoint  : coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/CLK
Endpoint    : coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/I01
Path Group  : clk_25M
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.955
  Launch Clock Delay      :  4.613
  Clock Pessimism Removal :  -0.342

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       1.927         _N22             
 PLL_158_55/CLK_OUT1               td                    0.096       2.023 r       user_pll_cfg/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.059       3.082         clk_25M          
 USCM_84_116/CLK_USCM              td                    0.000       3.082 r       clkbufg_14/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.531       4.613         ntclkbufg_11     
 CLMA_158_104/CLK                                                          r       coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/CLK

 CLMA_158_104/Q0                   tco                   0.222       4.835 f       coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/Q0
                                   net (fanout=3)        0.086       4.921         coms1_reg_config/clock_20k_cnt [1]
 CLMA_158_104/A1                                                           f       coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/I01

 Data arrival time                                                   4.921         Logic Levels: 0  
                                                                                   Logic: 0.222ns(72.078%), Route: 0.086ns(27.922%)
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N22             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       user_pll_cfg/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078       3.370         clk_25M          
 USCM_84_116/CLK_USCM              td                    0.000       3.370 r       clkbufg_14/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.585       4.955         ntclkbufg_11     
 CLMA_158_104/CLK                                                          r       coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.342       4.613                          
 clock uncertainty                                       0.000       4.613                          

 Hold time                                              -0.121       4.492                          

 Data required time                                                  4.492                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.492                          
 Data arrival time                                                   4.921                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.429                          
====================================================================================================

====================================================================================================

Startpoint  : user_hdmi_ctrl/user_ms7200_ctrl/dri_cnt[6]/opit_0_inv_L5Q_perm/CLK
Endpoint    : user_hdmi_ctrl/user_ms7200_ctrl/freq_ensure/opit_0_L5Q_perm/L1
Path Group  : ref_clk|user_pll_cfg/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.617
  Launch Clock Delay      :  4.961
  Clock Pessimism Removal :  0.308

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ref_clk|user_pll_cfg/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N22             
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       user_pll_cfg/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078       3.376         iic_clk          
 USCM_84_112/CLK_USCM              td                    0.000       3.376 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=234)      1.585       4.961         ntclkbufg_5      
 CLMA_186_136/CLK                                                          r       user_hdmi_ctrl/user_ms7200_ctrl/dri_cnt[6]/opit_0_inv_L5Q_perm/CLK

 CLMA_186_136/Q0                   tco                   0.289       5.250 r       user_hdmi_ctrl/user_ms7200_ctrl/dri_cnt[6]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.549       5.799         user_hdmi_ctrl/user_ms7200_ctrl/dri_cnt [6]
 CLMA_182_129/Y2                   td                    0.286       6.085 r       user_hdmi_ctrl/user_ms7200_ctrl/dri_cnt[8:0]_125/gateop_perm/Z
                                   net (fanout=1)        0.251       6.336         user_hdmi_ctrl/user_ms7200_ctrl/_N100235
 CLMA_182_129/Y3                   td                    0.210       6.546 r       user_hdmi_ctrl/user_ms7200_ctrl/N1914_4/gateop_perm/Z
                                   net (fanout=7)        0.345       6.891         user_hdmi_ctrl/user_ms7200_ctrl/_N100363
 CLMS_174_129/Y3                   td                    0.210       7.101 r       user_hdmi_ctrl/user_ms7200_ctrl/N2009_1/gateop_perm/Z
                                   net (fanout=16)       0.566       7.667         user_hdmi_ctrl/user_ms7200_ctrl/N261
 CLMS_174_133/Y1                   td                    0.460       8.127 r       user_hdmi_ctrl/user_ms7200_ctrl/N40_9/gateop_perm/Z
                                   net (fanout=4)        0.420       8.547         user_hdmi_ctrl/user_ms7200_ctrl/N2093 [4]
 CLMS_174_117/Y1                   td                    0.212       8.759 r       user_hdmi_ctrl/user_ms7200_ctrl/state_1/opit_0_inv_L5Q_perm/Z
                                   net (fanout=2)        0.577       9.336         user_hdmi_ctrl/user_ms7200_ctrl/state_n [1]
 CLMA_182_120/Y1                   td                    0.316       9.652 f       user_hdmi_ctrl/user_ms7200_ctrl/N1797/gateop_perm/Z
                                   net (fanout=1)        0.581      10.233         user_hdmi_ctrl/user_ms7200_ctrl/N1797
 CLMS_174_133/A1                                                           f       user_hdmi_ctrl/user_ms7200_ctrl/freq_ensure/opit_0_L5Q_perm/L1

 Data arrival time                                                  10.233         Logic Levels: 6  
                                                                                   Logic: 1.983ns(37.614%), Route: 3.289ns(62.386%)
----------------------------------------------------------------------------------------------------

 Clock ref_clk|user_pll_cfg/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       100.000     100.000 r                        
 P20                                                     0.000     100.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074     100.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    1.047     101.121 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     101.121         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048     101.169 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758     101.927         _N22             
 PLL_158_55/CLK_OUT0               td                    0.100     102.027 r       user_pll_cfg/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059     103.086         iic_clk          
 USCM_84_112/CLK_USCM              td                    0.000     103.086 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=234)      1.531     104.617         ntclkbufg_5      
 CLMS_174_133/CLK                                                          r       user_hdmi_ctrl/user_ms7200_ctrl/freq_ensure/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.308     104.925                          
 clock uncertainty                                      -0.150     104.775                          

 Setup time                                             -0.248     104.527                          

 Data required time                                                104.527                          
----------------------------------------------------------------------------------------------------
 Data required time                                                104.527                          
 Data arrival time                                                  10.233                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        94.294                          
====================================================================================================

====================================================================================================

Startpoint  : user_hdmi_ctrl/user_ms7200_ctrl/dri_cnt[6]/opit_0_inv_L5Q_perm/CLK
Endpoint    : user_hdmi_ctrl/user_ms7200_ctrl/freq_rec_2d[16]/opit_0/CE
Path Group  : ref_clk|user_pll_cfg/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.617
  Launch Clock Delay      :  4.961
  Clock Pessimism Removal :  0.308

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ref_clk|user_pll_cfg/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N22             
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       user_pll_cfg/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078       3.376         iic_clk          
 USCM_84_112/CLK_USCM              td                    0.000       3.376 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=234)      1.585       4.961         ntclkbufg_5      
 CLMA_186_136/CLK                                                          r       user_hdmi_ctrl/user_ms7200_ctrl/dri_cnt[6]/opit_0_inv_L5Q_perm/CLK

 CLMA_186_136/Q0                   tco                   0.289       5.250 r       user_hdmi_ctrl/user_ms7200_ctrl/dri_cnt[6]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.549       5.799         user_hdmi_ctrl/user_ms7200_ctrl/dri_cnt [6]
 CLMA_182_129/Y2                   td                    0.286       6.085 r       user_hdmi_ctrl/user_ms7200_ctrl/dri_cnt[8:0]_125/gateop_perm/Z
                                   net (fanout=1)        0.251       6.336         user_hdmi_ctrl/user_ms7200_ctrl/_N100235
 CLMA_182_129/Y3                   td                    0.210       6.546 r       user_hdmi_ctrl/user_ms7200_ctrl/N1914_4/gateop_perm/Z
                                   net (fanout=7)        0.345       6.891         user_hdmi_ctrl/user_ms7200_ctrl/_N100363
 CLMS_174_129/Y3                   td                    0.210       7.101 r       user_hdmi_ctrl/user_ms7200_ctrl/N2009_1/gateop_perm/Z
                                   net (fanout=16)       0.566       7.667         user_hdmi_ctrl/user_ms7200_ctrl/N261
 CLMS_174_133/Y1                   td                    0.460       8.127 r       user_hdmi_ctrl/user_ms7200_ctrl/N40_9/gateop_perm/Z
                                   net (fanout=4)        0.420       8.547         user_hdmi_ctrl/user_ms7200_ctrl/N2093 [4]
 CLMS_174_117/Y1                   td                    0.212       8.759 r       user_hdmi_ctrl/user_ms7200_ctrl/state_1/opit_0_inv_L5Q_perm/Z
                                   net (fanout=2)        0.633       9.392         user_hdmi_ctrl/user_ms7200_ctrl/state_n [1]
 CLMS_174_133/Y3                   td                    0.197       9.589 f       user_hdmi_ctrl/user_ms7200_ctrl/N8_7/gateop_perm/Z
                                   net (fanout=3)        0.252       9.841         user_hdmi_ctrl/user_ms7200_ctrl/N8
 CLMS_174_129/CE                                                           f       user_hdmi_ctrl/user_ms7200_ctrl/freq_rec_2d[16]/opit_0/CE

 Data arrival time                                                   9.841         Logic Levels: 6  
                                                                                   Logic: 1.864ns(38.197%), Route: 3.016ns(61.803%)
----------------------------------------------------------------------------------------------------

 Clock ref_clk|user_pll_cfg/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       100.000     100.000 r                        
 P20                                                     0.000     100.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074     100.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    1.047     101.121 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     101.121         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048     101.169 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758     101.927         _N22             
 PLL_158_55/CLK_OUT0               td                    0.100     102.027 r       user_pll_cfg/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059     103.086         iic_clk          
 USCM_84_112/CLK_USCM              td                    0.000     103.086 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=234)      1.531     104.617         ntclkbufg_5      
 CLMS_174_129/CLK                                                          r       user_hdmi_ctrl/user_ms7200_ctrl/freq_rec_2d[16]/opit_0/CLK
 clock pessimism                                         0.308     104.925                          
 clock uncertainty                                      -0.150     104.775                          

 Setup time                                             -0.617     104.158                          

 Data required time                                                104.158                          
----------------------------------------------------------------------------------------------------
 Data required time                                                104.158                          
 Data arrival time                                                   9.841                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        94.317                          
====================================================================================================

====================================================================================================

Startpoint  : user_hdmi_ctrl/user_ms7200_ctrl/dri_cnt[6]/opit_0_inv_L5Q_perm/CLK
Endpoint    : user_hdmi_ctrl/user_ms7200_ctrl/freq_rec_2d[17]/opit_0/CE
Path Group  : ref_clk|user_pll_cfg/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.617
  Launch Clock Delay      :  4.961
  Clock Pessimism Removal :  0.308

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ref_clk|user_pll_cfg/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N22             
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       user_pll_cfg/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078       3.376         iic_clk          
 USCM_84_112/CLK_USCM              td                    0.000       3.376 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=234)      1.585       4.961         ntclkbufg_5      
 CLMA_186_136/CLK                                                          r       user_hdmi_ctrl/user_ms7200_ctrl/dri_cnt[6]/opit_0_inv_L5Q_perm/CLK

 CLMA_186_136/Q0                   tco                   0.289       5.250 r       user_hdmi_ctrl/user_ms7200_ctrl/dri_cnt[6]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.549       5.799         user_hdmi_ctrl/user_ms7200_ctrl/dri_cnt [6]
 CLMA_182_129/Y2                   td                    0.286       6.085 r       user_hdmi_ctrl/user_ms7200_ctrl/dri_cnt[8:0]_125/gateop_perm/Z
                                   net (fanout=1)        0.251       6.336         user_hdmi_ctrl/user_ms7200_ctrl/_N100235
 CLMA_182_129/Y3                   td                    0.210       6.546 r       user_hdmi_ctrl/user_ms7200_ctrl/N1914_4/gateop_perm/Z
                                   net (fanout=7)        0.345       6.891         user_hdmi_ctrl/user_ms7200_ctrl/_N100363
 CLMS_174_129/Y3                   td                    0.210       7.101 r       user_hdmi_ctrl/user_ms7200_ctrl/N2009_1/gateop_perm/Z
                                   net (fanout=16)       0.566       7.667         user_hdmi_ctrl/user_ms7200_ctrl/N261
 CLMS_174_133/Y1                   td                    0.460       8.127 r       user_hdmi_ctrl/user_ms7200_ctrl/N40_9/gateop_perm/Z
                                   net (fanout=4)        0.420       8.547         user_hdmi_ctrl/user_ms7200_ctrl/N2093 [4]
 CLMS_174_117/Y1                   td                    0.212       8.759 r       user_hdmi_ctrl/user_ms7200_ctrl/state_1/opit_0_inv_L5Q_perm/Z
                                   net (fanout=2)        0.633       9.392         user_hdmi_ctrl/user_ms7200_ctrl/state_n [1]
 CLMS_174_133/Y3                   td                    0.197       9.589 f       user_hdmi_ctrl/user_ms7200_ctrl/N8_7/gateop_perm/Z
                                   net (fanout=3)        0.252       9.841         user_hdmi_ctrl/user_ms7200_ctrl/N8
 CLMS_174_129/CE                                                           f       user_hdmi_ctrl/user_ms7200_ctrl/freq_rec_2d[17]/opit_0/CE

 Data arrival time                                                   9.841         Logic Levels: 6  
                                                                                   Logic: 1.864ns(38.197%), Route: 3.016ns(61.803%)
----------------------------------------------------------------------------------------------------

 Clock ref_clk|user_pll_cfg/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       100.000     100.000 r                        
 P20                                                     0.000     100.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074     100.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    1.047     101.121 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     101.121         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048     101.169 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758     101.927         _N22             
 PLL_158_55/CLK_OUT0               td                    0.100     102.027 r       user_pll_cfg/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059     103.086         iic_clk          
 USCM_84_112/CLK_USCM              td                    0.000     103.086 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=234)      1.531     104.617         ntclkbufg_5      
 CLMS_174_129/CLK                                                          r       user_hdmi_ctrl/user_ms7200_ctrl/freq_rec_2d[17]/opit_0/CLK
 clock pessimism                                         0.308     104.925                          
 clock uncertainty                                      -0.150     104.775                          

 Setup time                                             -0.617     104.158                          

 Data required time                                                104.158                          
----------------------------------------------------------------------------------------------------
 Data required time                                                104.158                          
 Data arrival time                                                   9.841                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        94.317                          
====================================================================================================

====================================================================================================

Startpoint  : user_hdmi_ctrl/user_iic_tx_driver/fre_cnt[0]/opit_0_L5Q_perm/CLK
Endpoint    : user_hdmi_ctrl/user_iic_tx_driver/fre_cnt[2]/opit_0_L5Q_perm/L4
Path Group  : ref_clk|user_pll_cfg/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.961
  Launch Clock Delay      :  4.617
  Clock Pessimism Removal :  -0.315

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ref_clk|user_pll_cfg/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       1.927         _N22             
 PLL_158_55/CLK_OUT0               td                    0.100       2.027 r       user_pll_cfg/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059       3.086         iic_clk          
 USCM_84_112/CLK_USCM              td                    0.000       3.086 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=234)      1.531       4.617         ntclkbufg_5      
 CLMS_162_133/CLK                                                          r       user_hdmi_ctrl/user_iic_tx_driver/fre_cnt[0]/opit_0_L5Q_perm/CLK

 CLMS_162_133/Q2                   tco                   0.224       4.841 f       user_hdmi_ctrl/user_iic_tx_driver/fre_cnt[0]/opit_0_L5Q_perm/Q
                                   net (fanout=10)       0.093       4.934         user_hdmi_ctrl/user_iic_tx_driver/fre_cnt [0]
 CLMA_162_132/A4                                                           f       user_hdmi_ctrl/user_iic_tx_driver/fre_cnt[2]/opit_0_L5Q_perm/L4

 Data arrival time                                                   4.934         Logic Levels: 0  
                                                                                   Logic: 0.224ns(70.662%), Route: 0.093ns(29.338%)
----------------------------------------------------------------------------------------------------

 Clock ref_clk|user_pll_cfg/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N22             
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       user_pll_cfg/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078       3.376         iic_clk          
 USCM_84_112/CLK_USCM              td                    0.000       3.376 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=234)      1.585       4.961         ntclkbufg_5      
 CLMA_162_132/CLK                                                          r       user_hdmi_ctrl/user_iic_tx_driver/fre_cnt[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.315       4.646                          
 clock uncertainty                                       0.000       4.646                          

 Hold time                                              -0.035       4.611                          

 Data required time                                                  4.611                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.611                          
 Data arrival time                                                   4.934                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.323                          
====================================================================================================

====================================================================================================

Startpoint  : user_hdmi_ctrl/user_iic_tx_driver/trans_byte[0]/opit_0_L5Q_perm/CLK
Endpoint    : user_hdmi_ctrl/user_iic_tx_driver/trans_byte[1]/opit_0_L5Q_perm/L4
Path Group  : ref_clk|user_pll_cfg/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.961
  Launch Clock Delay      :  4.617
  Clock Pessimism Removal :  -0.315

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ref_clk|user_pll_cfg/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       1.927         _N22             
 PLL_158_55/CLK_OUT0               td                    0.100       2.027 r       user_pll_cfg/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059       3.086         iic_clk          
 USCM_84_112/CLK_USCM              td                    0.000       3.086 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=234)      1.531       4.617         ntclkbufg_5      
 CLMA_154_136/CLK                                                          r       user_hdmi_ctrl/user_iic_tx_driver/trans_byte[0]/opit_0_L5Q_perm/CLK

 CLMA_154_136/Q1                   tco                   0.224       4.841 f       user_hdmi_ctrl/user_iic_tx_driver/trans_byte[0]/opit_0_L5Q_perm/Q
                                   net (fanout=14)       0.094       4.935         user_hdmi_ctrl/user_iic_tx_driver/trans_byte [0]
 CLMA_154_137/C4                                                           f       user_hdmi_ctrl/user_iic_tx_driver/trans_byte[1]/opit_0_L5Q_perm/L4

 Data arrival time                                                   4.935         Logic Levels: 0  
                                                                                   Logic: 0.224ns(70.440%), Route: 0.094ns(29.560%)
----------------------------------------------------------------------------------------------------

 Clock ref_clk|user_pll_cfg/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N22             
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       user_pll_cfg/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078       3.376         iic_clk          
 USCM_84_112/CLK_USCM              td                    0.000       3.376 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=234)      1.585       4.961         ntclkbufg_5      
 CLMA_154_137/CLK                                                          r       user_hdmi_ctrl/user_iic_tx_driver/trans_byte[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.315       4.646                          
 clock uncertainty                                       0.000       4.646                          

 Hold time                                              -0.034       4.612                          

 Data required time                                                  4.612                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.612                          
 Data arrival time                                                   4.935                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.323                          
====================================================================================================

====================================================================================================

Startpoint  : user_hdmi_ctrl/user_iic_rx_driver/trans_bit[1]/opit_0_L5Q_perm/CLK
Endpoint    : user_hdmi_ctrl/user_iic_rx_driver/trans_bit[1]/opit_0_L5Q_perm/L4
Path Group  : ref_clk|user_pll_cfg/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.961
  Launch Clock Delay      :  4.617
  Clock Pessimism Removal :  -0.344

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ref_clk|user_pll_cfg/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       1.927         _N22             
 PLL_158_55/CLK_OUT0               td                    0.100       2.027 r       user_pll_cfg/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059       3.086         iic_clk          
 USCM_84_112/CLK_USCM              td                    0.000       3.086 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=234)      1.531       4.617         ntclkbufg_5      
 CLMA_170_136/CLK                                                          r       user_hdmi_ctrl/user_iic_rx_driver/trans_bit[1]/opit_0_L5Q_perm/CLK

 CLMA_170_136/Q3                   tco                   0.221       4.838 f       user_hdmi_ctrl/user_iic_rx_driver/trans_bit[1]/opit_0_L5Q_perm/Q
                                   net (fanout=10)       0.088       4.926         user_hdmi_ctrl/user_iic_rx_driver/trans_bit [1]
 CLMA_170_136/D4                                                           f       user_hdmi_ctrl/user_iic_rx_driver/trans_bit[1]/opit_0_L5Q_perm/L4

 Data arrival time                                                   4.926         Logic Levels: 0  
                                                                                   Logic: 0.221ns(71.521%), Route: 0.088ns(28.479%)
----------------------------------------------------------------------------------------------------

 Clock ref_clk|user_pll_cfg/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N22             
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       user_pll_cfg/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078       3.376         iic_clk          
 USCM_84_112/CLK_USCM              td                    0.000       3.376 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=234)      1.585       4.961         ntclkbufg_5      
 CLMA_170_136/CLK                                                          r       user_hdmi_ctrl/user_iic_rx_driver/trans_bit[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.344       4.617                          
 clock uncertainty                                       0.000       4.617                          

 Hold time                                              -0.034       4.583                          

 Data required time                                                  4.583                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.583                          
 Data arrival time                                                   4.926                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.343                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/L2
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.013  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.013
  Launch Clock Delay      :  5.327
  Clock Pessimism Removal :  0.301

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.742       3.742         u_CORES/drck_o   
 USCM_84_121/CLK_USCM              td                    0.000       3.742 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=544)      1.585       5.327         ntclkbufg_3      
 CLMS_246_57/CLK                                                           r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMS_246_57/Q0                    tco                   0.289       5.616 r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        0.478       6.094         u_CORES/u_jtag_hub/data_ctrl
 CLMS_242_69/A2                                                            r       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/L2

 Data arrival time                                                   6.094         Logic Levels: 0  
                                                                                   Logic: 0.289ns(37.679%), Route: 0.478ns(62.321%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.461      28.461         u_CORES/drck_o   
 USCM_84_121/CLK_USCM              td                    0.000      28.461 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=544)      1.552      30.013         ntclkbufg_3      
 CLMS_242_69/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.301      30.314                          
 clock uncertainty                                      -0.050      30.264                          

 Setup time                                             -0.348      29.916                          

 Data required time                                                 29.916                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 29.916                          
 Data arrival time                                                   6.094                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.822                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/L1
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.013  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.013
  Launch Clock Delay      :  5.327
  Clock Pessimism Removal :  0.301

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.742       3.742         u_CORES/drck_o   
 USCM_84_121/CLK_USCM              td                    0.000       3.742 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=544)      1.585       5.327         ntclkbufg_3      
 CLMS_246_57/CLK                                                           r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMS_246_57/Q0                    tco                   0.289       5.616 r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        0.617       6.233         u_CORES/u_jtag_hub/data_ctrl
 CLMS_242_69/D1                                                            r       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   6.233         Logic Levels: 0  
                                                                                   Logic: 0.289ns(31.898%), Route: 0.617ns(68.102%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.461      28.461         u_CORES/drck_o   
 USCM_84_121/CLK_USCM              td                    0.000      28.461 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=544)      1.552      30.013         ntclkbufg_3      
 CLMS_242_69/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.301      30.314                          
 clock uncertainty                                      -0.050      30.264                          

 Setup time                                             -0.172      30.092                          

 Data required time                                                 30.092                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 30.092                          
 Data arrival time                                                   6.233                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.859                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.005  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.013
  Launch Clock Delay      :  5.327
  Clock Pessimism Removal :  0.309

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.742       3.742         u_CORES/drck_o   
 USCM_84_121/CLK_USCM              td                    0.000       3.742 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=544)      1.585       5.327         ntclkbufg_3      
 CLMS_246_57/CLK                                                           r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMS_246_57/Q0                    tco                   0.289       5.616 r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        0.619       6.235         u_CORES/u_jtag_hub/data_ctrl
 CLMA_246_72/A4                                                            r       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   6.235         Logic Levels: 0  
                                                                                   Logic: 0.289ns(31.828%), Route: 0.619ns(68.172%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.461      28.461         u_CORES/drck_o   
 USCM_84_121/CLK_USCM              td                    0.000      28.461 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=544)      1.552      30.013         ntclkbufg_3      
 CLMA_246_72/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.309      30.322                          
 clock uncertainty                                      -0.050      30.272                          

 Setup time                                             -0.082      30.190                          

 Data required time                                                 30.190                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 30.190                          
 Data arrival time                                                   6.235                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.955                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[246]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[245]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.327
  Launch Clock Delay      :  4.835
  Clock Pessimism Removal :  -0.463

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.304       3.304         u_CORES/drck_o   
 USCM_84_121/CLK_USCM              td                    0.000       3.304 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=544)      1.531       4.835         ntclkbufg_3      
 CLMA_222_152/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[246]/opit_0_inv_L5Q_perm/CLK

 CLMA_222_152/Q3                   tco                   0.221       5.056 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[246]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.086       5.142         u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [246]
 CLMS_222_153/D4                                                           f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[245]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   5.142         Logic Levels: 0  
                                                                                   Logic: 0.221ns(71.987%), Route: 0.086ns(28.013%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.742       3.742         u_CORES/drck_o   
 USCM_84_121/CLK_USCM              td                    0.000       3.742 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=544)      1.585       5.327         ntclkbufg_3      
 CLMS_222_153/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[245]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.463       4.864                          
 clock uncertainty                                       0.000       4.864                          

 Hold time                                              -0.034       4.830                          

 Data required time                                                  4.830                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.830                          
 Data arrival time                                                   5.142                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.312                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[170]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[169]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.327
  Launch Clock Delay      :  4.835
  Clock Pessimism Removal :  -0.463

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.304       3.304         u_CORES/drck_o   
 USCM_84_121/CLK_USCM              td                    0.000       3.304 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=544)      1.531       4.835         ntclkbufg_3      
 CLMA_210_125/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[170]/opit_0_inv_L5Q_perm/CLK

 CLMA_210_125/Q1                   tco                   0.224       5.059 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[170]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.086       5.145         u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [170]
 CLMA_210_124/C4                                                           f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[169]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   5.145         Logic Levels: 0  
                                                                                   Logic: 0.224ns(72.258%), Route: 0.086ns(27.742%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.742       3.742         u_CORES/drck_o   
 USCM_84_121/CLK_USCM              td                    0.000       3.742 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=544)      1.585       5.327         ntclkbufg_3      
 CLMA_210_124/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[169]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.463       4.864                          
 clock uncertainty                                       0.000       4.864                          

 Hold time                                              -0.034       4.830                          

 Data required time                                                  4.830                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.830                          
 Data arrival time                                                   5.145                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.315                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[204]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[203]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.327
  Launch Clock Delay      :  4.835
  Clock Pessimism Removal :  -0.463

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.304       3.304         u_CORES/drck_o   
 USCM_84_121/CLK_USCM              td                    0.000       3.304 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=544)      1.531       4.835         ntclkbufg_3      
 CLMA_214_144/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[204]/opit_0_inv_L5Q_perm/CLK

 CLMA_214_144/Q1                   tco                   0.224       5.059 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[204]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.086       5.145         u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [204]
 CLMS_214_145/C4                                                           f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[203]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   5.145         Logic Levels: 0  
                                                                                   Logic: 0.224ns(72.258%), Route: 0.086ns(27.742%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.742       3.742         u_CORES/drck_o   
 USCM_84_121/CLK_USCM              td                    0.000       3.742 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=544)      1.585       5.327         ntclkbufg_3      
 CLMS_214_145/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[203]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.463       4.864                          
 clock uncertainty                                       0.000       4.864                          

 Hold time                                              -0.034       4.830                          

 Data required time                                                  4.830                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.830                          
 Data arrival time                                                   5.145                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.315                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[0]/opit_0_inv_L5Q_perm/CE
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.491  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.835
  Launch Clock Delay      :  5.326
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        3.741      28.741         u_CORES/capt_o   
 USCM_84_140/CLK_USCM              td                    0.000      28.741 r       clkbufg_15/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.585      30.326         ntclkbufg_12     
 CLMS_242_73/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK

 CLMS_242_73/Q3                    tco                   0.288      30.614 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/Q
                                   net (fanout=11)       0.772      31.386         u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_o [1]
 CLMA_230_85/Y2                    td                    0.492      31.878 f       u_CORES/u_debug_core_0/u_hub_data_decode/N150_6/gateop_perm/Z
                                   net (fanout=11)       0.898      32.776         u_CORES/u_debug_core_0/_N4048
 CLMS_242_113/Y2                   td                    0.286      33.062 r       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/N81/gateop_perm/Z
                                   net (fanout=3)        0.121      33.183         u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/N81
 CLMS_242_113/Y3                   td                    0.287      33.470 r       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/N297_inv/gateop_perm/Z
                                   net (fanout=1)        0.415      33.885         u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/N297
 CLMA_242_112/CECO                 td                    0.184      34.069 r       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[1]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000      34.069         ntR1920          
 CLMA_242_116/CECI                                                         r       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[0]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  34.069         Logic Levels: 4  
                                                                                   Logic: 1.537ns(41.063%), Route: 2.206ns(58.937%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.304      53.304         u_CORES/drck_o   
 USCM_84_121/CLK_USCM              td                    0.000      53.304 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=544)      1.531      54.835         ntclkbufg_3      
 CLMA_242_116/CLK                                                          r       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      54.835                          
 clock uncertainty                                      -0.050      54.785                          

 Setup time                                             -0.729      54.056                          

 Data required time                                                 54.056                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 54.056                          
 Data arrival time                                                  34.069                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        19.987                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[2]/opit_0_inv_L5Q_perm/CE
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.491  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.835
  Launch Clock Delay      :  5.326
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        3.741      28.741         u_CORES/capt_o   
 USCM_84_140/CLK_USCM              td                    0.000      28.741 r       clkbufg_15/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.585      30.326         ntclkbufg_12     
 CLMS_242_73/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK

 CLMS_242_73/Q3                    tco                   0.288      30.614 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/Q
                                   net (fanout=11)       0.772      31.386         u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_o [1]
 CLMA_230_85/Y2                    td                    0.492      31.878 f       u_CORES/u_debug_core_0/u_hub_data_decode/N150_6/gateop_perm/Z
                                   net (fanout=11)       0.898      32.776         u_CORES/u_debug_core_0/_N4048
 CLMS_242_113/Y2                   td                    0.286      33.062 r       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/N81/gateop_perm/Z
                                   net (fanout=3)        0.121      33.183         u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/N81
 CLMS_242_113/Y3                   td                    0.287      33.470 r       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/N297_inv/gateop_perm/Z
                                   net (fanout=1)        0.415      33.885         u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/N297
 CLMA_242_112/CECO                 td                    0.184      34.069 r       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[1]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000      34.069         ntR1920          
 CLMA_242_116/CECI                                                         r       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[2]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  34.069         Logic Levels: 4  
                                                                                   Logic: 1.537ns(41.063%), Route: 2.206ns(58.937%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.304      53.304         u_CORES/drck_o   
 USCM_84_121/CLK_USCM              td                    0.000      53.304 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=544)      1.531      54.835         ntclkbufg_3      
 CLMA_242_116/CLK                                                          r       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[2]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      54.835                          
 clock uncertainty                                      -0.050      54.785                          

 Setup time                                             -0.729      54.056                          

 Data required time                                                 54.056                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 54.056                          
 Data arrival time                                                  34.069                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        19.987                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[3]/opit_0_inv_L5Q_perm/CE
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.491  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.835
  Launch Clock Delay      :  5.326
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        3.741      28.741         u_CORES/capt_o   
 USCM_84_140/CLK_USCM              td                    0.000      28.741 r       clkbufg_15/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.585      30.326         ntclkbufg_12     
 CLMS_242_73/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK

 CLMS_242_73/Q3                    tco                   0.288      30.614 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/Q
                                   net (fanout=11)       0.772      31.386         u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_o [1]
 CLMA_230_85/Y2                    td                    0.492      31.878 f       u_CORES/u_debug_core_0/u_hub_data_decode/N150_6/gateop_perm/Z
                                   net (fanout=11)       0.898      32.776         u_CORES/u_debug_core_0/_N4048
 CLMS_242_113/Y2                   td                    0.286      33.062 r       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/N81/gateop_perm/Z
                                   net (fanout=3)        0.121      33.183         u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/N81
 CLMS_242_113/Y3                   td                    0.287      33.470 r       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/N297_inv/gateop_perm/Z
                                   net (fanout=1)        0.415      33.885         u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/N297
 CLMA_242_112/CECO                 td                    0.184      34.069 r       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[1]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000      34.069         ntR1920          
 CLMA_242_116/CECI                                                         r       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[3]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  34.069         Logic Levels: 4  
                                                                                   Logic: 1.537ns(41.063%), Route: 2.206ns(58.937%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.304      53.304         u_CORES/drck_o   
 USCM_84_121/CLK_USCM              td                    0.000      53.304 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=544)      1.531      54.835         ntclkbufg_3      
 CLMA_242_116/CLK                                                          r       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[3]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      54.835                          
 clock uncertainty                                      -0.050      54.785                          

 Setup time                                             -0.729      54.056                          

 Data required time                                                 54.056                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 54.056                          
 Data arrival time                                                  34.069                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        19.987                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.496  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.327
  Launch Clock Delay      :  4.831
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        3.300      28.300         u_CORES/capt_o   
 USCM_84_140/CLK_USCM              td                    0.000      28.300 r       clkbufg_15/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.531      29.831         ntclkbufg_12     
 CLMA_242_76/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/CLK

 CLMA_242_76/Q0                    tco                   0.222      30.053 f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/Q
                                   net (fanout=3)        0.088      30.141         u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_ini [2]
 CLMS_242_77/B4                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  30.141         Logic Levels: 0  
                                                                                   Logic: 0.222ns(71.613%), Route: 0.088ns(28.387%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.742       3.742         u_CORES/drck_o   
 USCM_84_121/CLK_USCM              td                    0.000       3.742 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=544)      1.585       5.327         ntclkbufg_3      
 CLMS_242_77/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000       5.327                          
 clock uncertainty                                       0.050       5.377                          

 Hold time                                              -0.035       5.342                          

 Data required time                                                  5.342                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.342                          
 Data arrival time                                                  30.141                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.799                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/L0
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.496  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.327
  Launch Clock Delay      :  4.831
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        3.300      28.300         u_CORES/capt_o   
 USCM_84_140/CLK_USCM              td                    0.000      28.300 r       clkbufg_15/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.531      29.831         ntclkbufg_12     
 CLMA_242_76/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/CLK

 CLMA_242_76/Q0                    tco                   0.222      30.053 f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/Q
                                   net (fanout=3)        0.088      30.141         u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_ini [2]
 CLMS_242_77/A0                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                  30.141         Logic Levels: 0  
                                                                                   Logic: 0.222ns(71.613%), Route: 0.088ns(28.387%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.742       3.742         u_CORES/drck_o   
 USCM_84_121/CLK_USCM              td                    0.000       3.742 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=544)      1.585       5.327         ntclkbufg_3      
 CLMS_242_77/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000       5.327                          
 clock uncertainty                                       0.050       5.377                          

 Hold time                                              -0.094       5.283                          

 Data required time                                                  5.283                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.283                          
 Data arrival time                                                  30.141                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.858                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L5Q_perm/L1
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.496  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.327
  Launch Clock Delay      :  4.831
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        3.300      28.300         u_CORES/capt_o   
 USCM_84_140/CLK_USCM              td                    0.000      28.300 r       clkbufg_15/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.531      29.831         ntclkbufg_12     
 CLMA_242_76/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/CLK

 CLMA_242_76/Q2                    tco                   0.224      30.055 f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/Q
                                   net (fanout=3)        0.086      30.141         u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_ini [0]
 CLMS_242_77/B1                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                  30.141         Logic Levels: 0  
                                                                                   Logic: 0.224ns(72.258%), Route: 0.086ns(27.742%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.742       3.742         u_CORES/drck_o   
 USCM_84_121/CLK_USCM              td                    0.000       3.742 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=544)      1.585       5.327         ntclkbufg_3      
 CLMS_242_77/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000       5.327                          
 clock uncertainty                                       0.050       5.377                          

 Hold time                                              -0.106       5.271                          

 Data required time                                                  5.271                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.271                          
 Data arrival time                                                  30.141                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.870                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.609  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.831
  Launch Clock Delay      :  5.440
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.830      78.830         u_CORES/drck_o   
 USCM_84_121/CLK_USCM              td                    0.000      78.830 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=544)      1.610      80.440         ntclkbufg_3      
 CLMS_242_69/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_242_69/Q0                    tco                   0.287      80.727 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.425      81.152         u_CORES/conf_sel [0]
 CLMS_242_73/CE                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CE

 Data arrival time                                                  81.152         Logic Levels: 0  
                                                                                   Logic: 0.287ns(40.309%), Route: 0.425ns(59.691%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        3.300     128.300         u_CORES/capt_o   
 USCM_84_140/CLK_USCM              td                    0.000     128.300 r       clkbufg_15/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.531     129.831         ntclkbufg_12     
 CLMS_242_73/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 clock pessimism                                         0.000     129.831                          
 clock uncertainty                                      -0.050     129.781                          

 Setup time                                             -0.617     129.164                          

 Data required time                                                129.164                          
----------------------------------------------------------------------------------------------------
 Data required time                                                129.164                          
 Data arrival time                                                  81.152                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        48.012                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.609  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.831
  Launch Clock Delay      :  5.440
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.830      78.830         u_CORES/drck_o   
 USCM_84_121/CLK_USCM              td                    0.000      78.830 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=544)      1.610      80.440         ntclkbufg_3      
 CLMS_242_69/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_242_69/Q0                    tco                   0.287      80.727 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.425      81.152         u_CORES/conf_sel [0]
 CLMS_242_73/CE                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CE

 Data arrival time                                                  81.152         Logic Levels: 0  
                                                                                   Logic: 0.287ns(40.309%), Route: 0.425ns(59.691%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        3.300     128.300         u_CORES/capt_o   
 USCM_84_140/CLK_USCM              td                    0.000     128.300 r       clkbufg_15/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.531     129.831         ntclkbufg_12     
 CLMS_242_73/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
 clock pessimism                                         0.000     129.831                          
 clock uncertainty                                      -0.050     129.781                          

 Setup time                                             -0.617     129.164                          

 Data required time                                                129.164                          
----------------------------------------------------------------------------------------------------
 Data required time                                                129.164                          
 Data arrival time                                                  81.152                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        48.012                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.609  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.831
  Launch Clock Delay      :  5.440
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.830      78.830         u_CORES/drck_o   
 USCM_84_121/CLK_USCM              td                    0.000      78.830 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=544)      1.610      80.440         ntclkbufg_3      
 CLMS_242_69/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_242_69/Q0                    tco                   0.287      80.727 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.425      81.152         u_CORES/conf_sel [0]
 CLMS_242_73/CE                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CE

 Data arrival time                                                  81.152         Logic Levels: 0  
                                                                                   Logic: 0.287ns(40.309%), Route: 0.425ns(59.691%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        3.300     128.300         u_CORES/capt_o   
 USCM_84_140/CLK_USCM              td                    0.000     128.300 r       clkbufg_15/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.531     129.831         ntclkbufg_12     
 CLMS_242_73/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK
 clock pessimism                                         0.000     129.831                          
 clock uncertainty                                      -0.050     129.781                          

 Setup time                                             -0.617     129.164                          

 Data required time                                                129.164                          
----------------------------------------------------------------------------------------------------
 Data required time                                                129.164                          
 Data arrival time                                                  81.152                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        48.012                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.313  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.326
  Launch Clock Delay      :  5.013
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.461     128.461         u_CORES/drck_o   
 USCM_84_121/CLK_USCM              td                    0.000     128.461 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=544)      1.552     130.013         ntclkbufg_3      
 CLMA_246_72/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/CLK

 CLMA_246_72/Q2                    tco                   0.224     130.237 f       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.225     130.462         u_CORES/id_o [1] 
 CLMS_242_73/M3                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/D

 Data arrival time                                                 130.462         Logic Levels: 0  
                                                                                   Logic: 0.224ns(49.889%), Route: 0.225ns(50.111%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        3.741     128.741         u_CORES/capt_o   
 USCM_84_140/CLK_USCM              td                    0.000     128.741 r       clkbufg_15/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.585     130.326         ntclkbufg_12     
 CLMS_242_73/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
 clock pessimism                                         0.000     130.326                          
 clock uncertainty                                       0.050     130.376                          

 Hold time                                              -0.024     130.352                          

 Data required time                                                130.352                          
----------------------------------------------------------------------------------------------------
 Data required time                                                130.352                          
 Data arrival time                                                 130.462                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.110                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.313  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.326
  Launch Clock Delay      :  5.013
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.461     128.461         u_CORES/drck_o   
 USCM_84_121/CLK_USCM              td                    0.000     128.461 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=544)      1.552     130.013         ntclkbufg_3      
 CLMA_242_68/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/CLK

 CLMA_242_68/Q0                    tco                   0.222     130.235 f       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.228     130.463         u_CORES/id_o [3] 
 CLMS_242_73/M2                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/D

 Data arrival time                                                 130.463         Logic Levels: 0  
                                                                                   Logic: 0.222ns(49.333%), Route: 0.228ns(50.667%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        3.741     128.741         u_CORES/capt_o   
 USCM_84_140/CLK_USCM              td                    0.000     128.741 r       clkbufg_15/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.585     130.326         ntclkbufg_12     
 CLMS_242_73/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CLK
 clock pessimism                                         0.000     130.326                          
 clock uncertainty                                       0.050     130.376                          

 Hold time                                              -0.024     130.352                          

 Data required time                                                130.352                          
----------------------------------------------------------------------------------------------------
 Data required time                                                130.352                          
 Data arrival time                                                 130.463                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.111                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.313  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.326
  Launch Clock Delay      :  5.013
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.461     128.461         u_CORES/drck_o   
 USCM_84_121/CLK_USCM              td                    0.000     128.461 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=544)      1.552     130.013         ntclkbufg_3      
 CLMA_246_72/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/CLK

 CLMA_246_72/Q0                    tco                   0.222     130.235 f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.228     130.463         u_CORES/id_o [4] 
 CLMS_242_73/M0                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/D

 Data arrival time                                                 130.463         Logic Levels: 0  
                                                                                   Logic: 0.222ns(49.333%), Route: 0.228ns(50.667%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        3.741     128.741         u_CORES/capt_o   
 USCM_84_140/CLK_USCM              td                    0.000     128.741 r       clkbufg_15/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.585     130.326         ntclkbufg_12     
 CLMS_242_73/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
 clock pessimism                                         0.000     130.326                          
 clock uncertainty                                       0.050     130.376                          

 Hold time                                              -0.024     130.352                          

 Data required time                                                130.352                          
----------------------------------------------------------------------------------------------------
 Data required time                                                130.352                          
 Data arrival time                                                 130.463                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.111                          
====================================================================================================

====================================================================================================

Startpoint  : u_refclk_buttonrstn_debounce/rstn_out/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/button_rstn_sync/sig_async_ff/opit_0_inv/RS
Path Group  : ref_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.574  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.554
  Launch Clock Delay      :  4.379
  Clock Pessimism Removal :  0.251

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         ref_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.126       1.454 r       ref_clk_ibuf/opit_1/OUT
                                   net (fanout=296)      2.925       4.379         nt_ref_clk       
 CLMA_118_140/CLK                                                          r       u_refclk_buttonrstn_debounce/rstn_out/opit_0_inv_L5Q_perm/CLK

 CLMA_118_140/Q0                   tco                   0.287       4.666 f       u_refclk_buttonrstn_debounce/rstn_out/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        2.543       7.209         sync_button_rst_n
 CLMS_166_305/RS                                                           f       u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/button_rstn_sync/sig_async_ff/opit_0_inv/RS

 Data arrival time                                                   7.209         Logic Levels: 0  
                                                                                   Logic: 0.287ns(10.141%), Route: 2.543ns(89.859%)
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074      20.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         ref_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.082      21.203 r       ref_clk_ibuf/opit_1/OUT
                                   net (fanout=296)      2.351      23.554         nt_ref_clk       
 CLMS_166_305/CLK                                                          r       u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/button_rstn_sync/sig_async_ff/opit_0_inv/CLK
 clock pessimism                                         0.251      23.805                          
 clock uncertainty                                      -0.050      23.755                          

 Recovery time                                          -0.617      23.138                          

 Data required time                                                 23.138                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.138                          
 Data arrival time                                                   7.209                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.929                          
====================================================================================================

====================================================================================================

Startpoint  : u_refclk_buttonrstn_debounce/rstn_out/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/button_rstn_sync/sig_synced/opit_0_inv/RS
Path Group  : ref_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.574  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.554
  Launch Clock Delay      :  4.379
  Clock Pessimism Removal :  0.251

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         ref_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.126       1.454 r       ref_clk_ibuf/opit_1/OUT
                                   net (fanout=296)      2.925       4.379         nt_ref_clk       
 CLMA_118_140/CLK                                                          r       u_refclk_buttonrstn_debounce/rstn_out/opit_0_inv_L5Q_perm/CLK

 CLMA_118_140/Q0                   tco                   0.287       4.666 f       u_refclk_buttonrstn_debounce/rstn_out/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        2.543       7.209         sync_button_rst_n
 CLMS_166_305/RS                                                           f       u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/button_rstn_sync/sig_synced/opit_0_inv/RS

 Data arrival time                                                   7.209         Logic Levels: 0  
                                                                                   Logic: 0.287ns(10.141%), Route: 2.543ns(89.859%)
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074      20.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         ref_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.082      21.203 r       ref_clk_ibuf/opit_1/OUT
                                   net (fanout=296)      2.351      23.554         nt_ref_clk       
 CLMS_166_305/CLK                                                          r       u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/button_rstn_sync/sig_synced/opit_0_inv/CLK
 clock pessimism                                         0.251      23.805                          
 clock uncertainty                                      -0.050      23.755                          

 Recovery time                                          -0.617      23.138                          

 Data required time                                                 23.138                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.138                          
 Data arrival time                                                   7.209                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.929                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/wrlvl_ck_dly_start_rst_d1/opit_0_inv/RS
Path Group  : ref_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.095
  Launch Clock Delay      :  5.427
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N22             
 USCM_84_114/CLK_USCM              td                    0.000       3.842 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585       5.427         I_ipsxb_ddr_top/pll_clkin
 CLMS_114_133/CLK                                                          r       I_ipsxb_ddr_top/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMS_114_133/Q0                   tco                   0.287       5.714 f       I_ipsxb_ddr_top/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=538)      2.510       8.224         I_ipsxb_ddr_top/ddr_rstn
 CLMA_14_180/RS                                                            f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/wrlvl_ck_dly_start_rst_d1/opit_0_inv/RS

 Data arrival time                                                   8.224         Logic Levels: 0  
                                                                                   Logic: 0.287ns(10.261%), Route: 2.510ns(89.739%)
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074      20.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      21.169 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395      23.564         _N22             
 USCM_84_114/CLK_USCM              td                    0.000      23.564 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.531      25.095         I_ipsxb_ddr_top/pll_clkin
 CLMA_14_180/CLK                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/wrlvl_ck_dly_start_rst_d1/opit_0_inv/CLK
 clock pessimism                                         0.296      25.391                          
 clock uncertainty                                      -0.050      25.341                          

 Recovery time                                          -0.617      24.724                          

 Data required time                                                 24.724                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.724                          
 Data arrival time                                                   8.224                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.500                          
====================================================================================================

====================================================================================================

Startpoint  : u_core_clk_rst_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : I_ipsxb_ddr_top/u_ddrp_rstn_sync/sig_async_r1[0]/opit_0_inv/RS
Path Group  : ref_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    1.230  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.427
  Launch Clock Delay      :  3.990
  Clock Pessimism Removal :  -0.207

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         ref_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.082       1.203 r       ref_clk_ibuf/opit_1/OUT
                                   net (fanout=296)      2.787       3.990         nt_ref_clk       
 CLMA_118_132/CLK                                                          r       u_core_clk_rst_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_118_132/Q0                   tco                   0.222       4.212 f       u_core_clk_rst_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=73)       0.312       4.524         nt_eth_rst_n_0   
 CLMS_114_133/RS                                                           f       I_ipsxb_ddr_top/u_ddrp_rstn_sync/sig_async_r1[0]/opit_0_inv/RS

 Data arrival time                                                   4.524         Logic Levels: 0  
                                                                                   Logic: 0.222ns(41.573%), Route: 0.312ns(58.427%)
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N22             
 USCM_84_114/CLK_USCM              td                    0.000       3.842 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585       5.427         I_ipsxb_ddr_top/pll_clkin
 CLMS_114_133/CLK                                                          r       I_ipsxb_ddr_top/u_ddrp_rstn_sync/sig_async_r1[0]/opit_0_inv/CLK
 clock pessimism                                        -0.207       5.220                          
 clock uncertainty                                       0.000       5.220                          

 Removal time                                           -0.220       5.000                          

 Data required time                                                  5.000                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.000                          
 Data arrival time                                                   4.524                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.476                          
====================================================================================================

====================================================================================================

Startpoint  : u_core_clk_rst_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : I_ipsxb_ddr_top/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/RS
Path Group  : ref_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    1.230  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.427
  Launch Clock Delay      :  3.990
  Clock Pessimism Removal :  -0.207

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         ref_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.082       1.203 r       ref_clk_ibuf/opit_1/OUT
                                   net (fanout=296)      2.787       3.990         nt_ref_clk       
 CLMA_118_132/CLK                                                          r       u_core_clk_rst_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_118_132/Q0                   tco                   0.222       4.212 f       u_core_clk_rst_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=73)       0.312       4.524         nt_eth_rst_n_0   
 CLMS_114_133/RS                                                           f       I_ipsxb_ddr_top/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/RS

 Data arrival time                                                   4.524         Logic Levels: 0  
                                                                                   Logic: 0.222ns(41.573%), Route: 0.312ns(58.427%)
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N22             
 USCM_84_114/CLK_USCM              td                    0.000       3.842 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585       5.427         I_ipsxb_ddr_top/pll_clkin
 CLMS_114_133/CLK                                                          r       I_ipsxb_ddr_top/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
 clock pessimism                                        -0.207       5.220                          
 clock uncertainty                                       0.000       5.220                          

 Removal time                                           -0.220       5.000                          

 Data required time                                                  5.000                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.000                          
 Data arrival time                                                   4.524                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.476                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/ext_rstn_debounce/rstn_out/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/pll_lock_multi_sw_deb/rise_cnt[1]/opit_0_inv_L5Q_perm/RS
Path Group  : ref_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    1.664  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.569
  Launch Clock Delay      :  3.507
  Clock Pessimism Removal :  -0.398

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         ref_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.082       1.203 r       ref_clk_ibuf/opit_1/OUT
                                   net (fanout=296)      2.304       3.507         nt_ref_clk       
 CLMA_170_296/CLK                                                          r       u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/ext_rstn_debounce/rstn_out/opit_0_inv_L5Q_perm/CLK

 CLMA_170_296/Q3                   tco                   0.221       3.728 f       u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/ext_rstn_debounce/rstn_out/opit_0_inv_L5Q_perm/Q
                                   net (fanout=85)       0.927       4.655         u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/ext_rst_n_sync
 CLMS_118_309/RS                                                           f       u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/pll_lock_multi_sw_deb/rise_cnt[1]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   4.655         Logic Levels: 0  
                                                                                   Logic: 0.221ns(19.251%), Route: 0.927ns(80.749%)
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         ref_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.126       1.454 r       ref_clk_ibuf/opit_1/OUT
                                   net (fanout=296)      4.115       5.569         nt_ref_clk       
 CLMS_118_309/CLK                                                          r       u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/pll_lock_multi_sw_deb/rise_cnt[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.398       5.171                          
 clock uncertainty                                       0.000       5.171                          

 Removal time                                           -0.220       4.951                          

 Data required time                                                  4.951                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.951                          
 Data arrival time                                                   4.655                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.296                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/TRIG0_ff[0][32]/opit_0_inv/RS
Path Group  : eth_rgmii_rxc_0
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.679
  Launch Clock Delay      :  9.249
  Clock Pessimism Removal :  1.534

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rgmii_rxc_0 (rising edge)
                                                         0.000       0.000 r                        
 M19                                                     0.000       0.000 r       eth_rgmii_rxc_0 (port)
                                   net (fanout=1)        0.084       0.084         eth_rgmii_rxc_0  
 IOBS_LR_328_216/DIN               td                    1.254       1.338 r       eth_rgmii_rxc_0_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.338         eth_rgmii_rxc_0_ibuf/ntD
 IOL_327_217/INCK                  td                    0.076       1.414 r       eth_rgmii_rxc_0_ibuf/opit_1/INCK
                                   net (fanout=1)        0.475       1.889         _N25             
 IOCKDLY_326_60/CLK_OUT            td                    3.812       5.701 r       eth0_gmii_to_rgmii/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.963       7.664         eth0_gmii_to_rgmii/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000       7.664 r       eth0_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2211)     1.585       9.249         rgmii_clk_0      
 CLMA_210_152/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_210_152/Y2                   tco                   0.375       9.624 r       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=481)      1.489      11.113         u_CORES/u_debug_core_0/resetn
 CLMA_230_88/RSCO                  td                    0.147      11.260 f       u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[9]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      11.260         ntR1250          
 CLMA_230_92/RSCO                  td                    0.147      11.407 f       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[1]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000      11.407         ntR1249          
 CLMA_230_96/RSCO                  td                    0.147      11.554 f       u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[11]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      11.554         ntR1248          
 CLMA_230_100/RSCO                 td                    0.147      11.701 f       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      11.701         ntR1247          
 CLMA_230_104/RSCO                 td                    0.147      11.848 f       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      11.848         ntR1246          
 CLMA_230_108/RSCO                 td                    0.147      11.995 f       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[11]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=4)        0.000      11.995         ntR1245          
 CLMA_230_112/RSCO                 td                    0.147      12.142 f       u_CORES/u_debug_core_0/u_Storage_Condition/trig_condition/opit_0_inv/RSOUT
                                   net (fanout=3)        0.000      12.142         ntR1244          
 CLMA_230_116/RSCO                 td                    0.147      12.289 f       u_CORES/u_debug_core_0/u_Trigger_Condition/conf_reg[2]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      12.289         ntR1243          
 CLMA_230_120/RSCO                 td                    0.147      12.436 f       u_CORES/u_debug_core_0/data_pipe[4][66]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      12.436         ntR1242          
 CLMA_230_124/RSCO                 td                    0.147      12.583 f       u_CORES/u_debug_core_0/data_pipe[3][72]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000      12.583         ntR1241          
 CLMA_230_128/RSCO                 td                    0.147      12.730 f       u_CORES/u_debug_core_0/data_pipe[4][68]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      12.730         ntR1240          
 CLMA_230_132/RSCO                 td                    0.147      12.877 f       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      12.877         ntR1239          
 CLMA_230_136/RSCO                 td                    0.147      13.024 f       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[8]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=4)        0.000      13.024         ntR1238          
 CLMA_230_140/RSCO                 td                    0.147      13.171 f       u_CORES/u_debug_core_0/data_pipe[2][63]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      13.171         ntR1237          
 CLMA_230_144/RSCO                 td                    0.147      13.318 f       u_CORES/u_debug_core_0/u0_trig_unit/match_single[58]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000      13.318         ntR1236          
 CLMA_230_148/RSCO                 td                    0.147      13.465 f       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[58]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000      13.465         ntR1235          
 CLMA_230_152/RSCO                 td                    0.147      13.612 f       u_CORES/u_debug_core_0/u0_trig_unit/match_single[60]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      13.612         ntR1234          
 CLMA_230_156/RSCO                 td                    0.147      13.759 f       u_CORES/u_debug_core_0/u0_trig_unit/match_single[61]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000      13.759         ntR1233          
 CLMA_230_160/RSCO                 td                    0.147      13.906 f       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[61]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000      13.906         ntR1232          
 CLMA_230_164/RSCO                 td                    0.147      14.053 f       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[31]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000      14.053         ntR1231          
 CLMA_230_168/RSCI                                                         f       u_CORES/u_debug_core_0/TRIG0_ff[0][32]/opit_0_inv/RS

 Data arrival time                                                  14.053         Logic Levels: 20 
                                                                                   Logic: 3.315ns(69.005%), Route: 1.489ns(30.995%)
----------------------------------------------------------------------------------------------------

 Clock eth_rgmii_rxc_0 (rising edge)
                                                         8.000       8.000 r                        
 M19                                                     0.000       8.000 r       eth_rgmii_rxc_0 (port)
                                   net (fanout=1)        0.084       8.084         eth_rgmii_rxc_0  
 IOBS_LR_328_216/DIN               td                    1.047       9.131 r       eth_rgmii_rxc_0_ibuf/opit_0/O
                                   net (fanout=1)        0.000       9.131         eth_rgmii_rxc_0_ibuf/ntD
 IOL_327_217/INCK                  td                    0.048       9.179 r       eth_rgmii_rxc_0_ibuf/opit_1/INCK
                                   net (fanout=1)        0.467       9.646         _N25             
 IOCKDLY_326_60/CLK_OUT            td                    2.574      12.220 r       eth0_gmii_to_rgmii/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.928      14.148         eth0_gmii_to_rgmii/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000      14.148 r       eth0_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2211)     1.531      15.679         rgmii_clk_0      
 CLMA_230_168/CLK                                                          r       u_CORES/u_debug_core_0/TRIG0_ff[0][32]/opit_0_inv/CLK
 clock pessimism                                         1.534      17.213                          
 clock uncertainty                                      -0.050      17.163                          

 Recovery time                                           0.000      17.163                          

 Data required time                                                 17.163                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.163                          
 Data arrival time                                                  14.053                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.110                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/TRIG0_ff[1][32]/opit_0_inv/RS
Path Group  : eth_rgmii_rxc_0
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.679
  Launch Clock Delay      :  9.249
  Clock Pessimism Removal :  1.534

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rgmii_rxc_0 (rising edge)
                                                         0.000       0.000 r                        
 M19                                                     0.000       0.000 r       eth_rgmii_rxc_0 (port)
                                   net (fanout=1)        0.084       0.084         eth_rgmii_rxc_0  
 IOBS_LR_328_216/DIN               td                    1.254       1.338 r       eth_rgmii_rxc_0_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.338         eth_rgmii_rxc_0_ibuf/ntD
 IOL_327_217/INCK                  td                    0.076       1.414 r       eth_rgmii_rxc_0_ibuf/opit_1/INCK
                                   net (fanout=1)        0.475       1.889         _N25             
 IOCKDLY_326_60/CLK_OUT            td                    3.812       5.701 r       eth0_gmii_to_rgmii/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.963       7.664         eth0_gmii_to_rgmii/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000       7.664 r       eth0_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2211)     1.585       9.249         rgmii_clk_0      
 CLMA_210_152/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_210_152/Y2                   tco                   0.375       9.624 r       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=481)      1.489      11.113         u_CORES/u_debug_core_0/resetn
 CLMA_230_88/RSCO                  td                    0.147      11.260 f       u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[9]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      11.260         ntR1250          
 CLMA_230_92/RSCO                  td                    0.147      11.407 f       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[1]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000      11.407         ntR1249          
 CLMA_230_96/RSCO                  td                    0.147      11.554 f       u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[11]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      11.554         ntR1248          
 CLMA_230_100/RSCO                 td                    0.147      11.701 f       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      11.701         ntR1247          
 CLMA_230_104/RSCO                 td                    0.147      11.848 f       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      11.848         ntR1246          
 CLMA_230_108/RSCO                 td                    0.147      11.995 f       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[11]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=4)        0.000      11.995         ntR1245          
 CLMA_230_112/RSCO                 td                    0.147      12.142 f       u_CORES/u_debug_core_0/u_Storage_Condition/trig_condition/opit_0_inv/RSOUT
                                   net (fanout=3)        0.000      12.142         ntR1244          
 CLMA_230_116/RSCO                 td                    0.147      12.289 f       u_CORES/u_debug_core_0/u_Trigger_Condition/conf_reg[2]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      12.289         ntR1243          
 CLMA_230_120/RSCO                 td                    0.147      12.436 f       u_CORES/u_debug_core_0/data_pipe[4][66]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      12.436         ntR1242          
 CLMA_230_124/RSCO                 td                    0.147      12.583 f       u_CORES/u_debug_core_0/data_pipe[3][72]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000      12.583         ntR1241          
 CLMA_230_128/RSCO                 td                    0.147      12.730 f       u_CORES/u_debug_core_0/data_pipe[4][68]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      12.730         ntR1240          
 CLMA_230_132/RSCO                 td                    0.147      12.877 f       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      12.877         ntR1239          
 CLMA_230_136/RSCO                 td                    0.147      13.024 f       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[8]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=4)        0.000      13.024         ntR1238          
 CLMA_230_140/RSCO                 td                    0.147      13.171 f       u_CORES/u_debug_core_0/data_pipe[2][63]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      13.171         ntR1237          
 CLMA_230_144/RSCO                 td                    0.147      13.318 f       u_CORES/u_debug_core_0/u0_trig_unit/match_single[58]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000      13.318         ntR1236          
 CLMA_230_148/RSCO                 td                    0.147      13.465 f       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[58]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000      13.465         ntR1235          
 CLMA_230_152/RSCO                 td                    0.147      13.612 f       u_CORES/u_debug_core_0/u0_trig_unit/match_single[60]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      13.612         ntR1234          
 CLMA_230_156/RSCO                 td                    0.147      13.759 f       u_CORES/u_debug_core_0/u0_trig_unit/match_single[61]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000      13.759         ntR1233          
 CLMA_230_160/RSCO                 td                    0.147      13.906 f       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[61]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000      13.906         ntR1232          
 CLMA_230_164/RSCO                 td                    0.147      14.053 f       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[31]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000      14.053         ntR1231          
 CLMA_230_168/RSCI                                                         f       u_CORES/u_debug_core_0/TRIG0_ff[1][32]/opit_0_inv/RS

 Data arrival time                                                  14.053         Logic Levels: 20 
                                                                                   Logic: 3.315ns(69.005%), Route: 1.489ns(30.995%)
----------------------------------------------------------------------------------------------------

 Clock eth_rgmii_rxc_0 (rising edge)
                                                         8.000       8.000 r                        
 M19                                                     0.000       8.000 r       eth_rgmii_rxc_0 (port)
                                   net (fanout=1)        0.084       8.084         eth_rgmii_rxc_0  
 IOBS_LR_328_216/DIN               td                    1.047       9.131 r       eth_rgmii_rxc_0_ibuf/opit_0/O
                                   net (fanout=1)        0.000       9.131         eth_rgmii_rxc_0_ibuf/ntD
 IOL_327_217/INCK                  td                    0.048       9.179 r       eth_rgmii_rxc_0_ibuf/opit_1/INCK
                                   net (fanout=1)        0.467       9.646         _N25             
 IOCKDLY_326_60/CLK_OUT            td                    2.574      12.220 r       eth0_gmii_to_rgmii/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.928      14.148         eth0_gmii_to_rgmii/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000      14.148 r       eth0_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2211)     1.531      15.679         rgmii_clk_0      
 CLMA_230_168/CLK                                                          r       u_CORES/u_debug_core_0/TRIG0_ff[1][32]/opit_0_inv/CLK
 clock pessimism                                         1.534      17.213                          
 clock uncertainty                                      -0.050      17.163                          

 Recovery time                                           0.000      17.163                          

 Data required time                                                 17.163                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.163                          
 Data arrival time                                                  14.053                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.110                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/match_single[32]/opit_0_inv_L5Q_perm/RS
Path Group  : eth_rgmii_rxc_0
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.679
  Launch Clock Delay      :  9.249
  Clock Pessimism Removal :  1.534

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rgmii_rxc_0 (rising edge)
                                                         0.000       0.000 r                        
 M19                                                     0.000       0.000 r       eth_rgmii_rxc_0 (port)
                                   net (fanout=1)        0.084       0.084         eth_rgmii_rxc_0  
 IOBS_LR_328_216/DIN               td                    1.254       1.338 r       eth_rgmii_rxc_0_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.338         eth_rgmii_rxc_0_ibuf/ntD
 IOL_327_217/INCK                  td                    0.076       1.414 r       eth_rgmii_rxc_0_ibuf/opit_1/INCK
                                   net (fanout=1)        0.475       1.889         _N25             
 IOCKDLY_326_60/CLK_OUT            td                    3.812       5.701 r       eth0_gmii_to_rgmii/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.963       7.664         eth0_gmii_to_rgmii/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000       7.664 r       eth0_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2211)     1.585       9.249         rgmii_clk_0      
 CLMA_210_152/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_210_152/Y2                   tco                   0.375       9.624 r       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=481)      1.489      11.113         u_CORES/u_debug_core_0/resetn
 CLMA_230_88/RSCO                  td                    0.147      11.260 f       u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[9]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      11.260         ntR1250          
 CLMA_230_92/RSCO                  td                    0.147      11.407 f       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[1]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000      11.407         ntR1249          
 CLMA_230_96/RSCO                  td                    0.147      11.554 f       u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[11]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      11.554         ntR1248          
 CLMA_230_100/RSCO                 td                    0.147      11.701 f       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      11.701         ntR1247          
 CLMA_230_104/RSCO                 td                    0.147      11.848 f       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      11.848         ntR1246          
 CLMA_230_108/RSCO                 td                    0.147      11.995 f       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[11]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=4)        0.000      11.995         ntR1245          
 CLMA_230_112/RSCO                 td                    0.147      12.142 f       u_CORES/u_debug_core_0/u_Storage_Condition/trig_condition/opit_0_inv/RSOUT
                                   net (fanout=3)        0.000      12.142         ntR1244          
 CLMA_230_116/RSCO                 td                    0.147      12.289 f       u_CORES/u_debug_core_0/u_Trigger_Condition/conf_reg[2]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      12.289         ntR1243          
 CLMA_230_120/RSCO                 td                    0.147      12.436 f       u_CORES/u_debug_core_0/data_pipe[4][66]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      12.436         ntR1242          
 CLMA_230_124/RSCO                 td                    0.147      12.583 f       u_CORES/u_debug_core_0/data_pipe[3][72]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000      12.583         ntR1241          
 CLMA_230_128/RSCO                 td                    0.147      12.730 f       u_CORES/u_debug_core_0/data_pipe[4][68]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      12.730         ntR1240          
 CLMA_230_132/RSCO                 td                    0.147      12.877 f       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      12.877         ntR1239          
 CLMA_230_136/RSCO                 td                    0.147      13.024 f       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[8]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=4)        0.000      13.024         ntR1238          
 CLMA_230_140/RSCO                 td                    0.147      13.171 f       u_CORES/u_debug_core_0/data_pipe[2][63]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      13.171         ntR1237          
 CLMA_230_144/RSCO                 td                    0.147      13.318 f       u_CORES/u_debug_core_0/u0_trig_unit/match_single[58]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000      13.318         ntR1236          
 CLMA_230_148/RSCO                 td                    0.147      13.465 f       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[58]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000      13.465         ntR1235          
 CLMA_230_152/RSCO                 td                    0.147      13.612 f       u_CORES/u_debug_core_0/u0_trig_unit/match_single[60]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      13.612         ntR1234          
 CLMA_230_156/RSCO                 td                    0.147      13.759 f       u_CORES/u_debug_core_0/u0_trig_unit/match_single[61]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000      13.759         ntR1233          
 CLMA_230_160/RSCO                 td                    0.147      13.906 f       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[61]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000      13.906         ntR1232          
 CLMA_230_164/RSCO                 td                    0.147      14.053 f       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[31]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000      14.053         ntR1231          
 CLMA_230_168/RSCI                                                         f       u_CORES/u_debug_core_0/u0_trig_unit/match_single[32]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  14.053         Logic Levels: 20 
                                                                                   Logic: 3.315ns(69.005%), Route: 1.489ns(30.995%)
----------------------------------------------------------------------------------------------------

 Clock eth_rgmii_rxc_0 (rising edge)
                                                         8.000       8.000 r                        
 M19                                                     0.000       8.000 r       eth_rgmii_rxc_0 (port)
                                   net (fanout=1)        0.084       8.084         eth_rgmii_rxc_0  
 IOBS_LR_328_216/DIN               td                    1.047       9.131 r       eth_rgmii_rxc_0_ibuf/opit_0/O
                                   net (fanout=1)        0.000       9.131         eth_rgmii_rxc_0_ibuf/ntD
 IOL_327_217/INCK                  td                    0.048       9.179 r       eth_rgmii_rxc_0_ibuf/opit_1/INCK
                                   net (fanout=1)        0.467       9.646         _N25             
 IOCKDLY_326_60/CLK_OUT            td                    2.574      12.220 r       eth0_gmii_to_rgmii/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.928      14.148         eth0_gmii_to_rgmii/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000      14.148 r       eth0_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2211)     1.531      15.679         rgmii_clk_0      
 CLMA_230_168/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/match_single[32]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         1.534      17.213                          
 clock uncertainty                                      -0.050      17.163                          

 Recovery time                                           0.000      17.163                          

 Data required time                                                 17.163                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.163                          
 Data arrival time                                                  14.053                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.110                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/TRIG0_ff[0][8]/opit_0_inv/RS
Path Group  : eth_rgmii_rxc_0
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  9.249
  Launch Clock Delay      :  7.679
  Clock Pessimism Removal :  -1.541

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rgmii_rxc_0 (rising edge)
                                                         0.000       0.000 r                        
 M19                                                     0.000       0.000 r       eth_rgmii_rxc_0 (port)
                                   net (fanout=1)        0.084       0.084         eth_rgmii_rxc_0  
 IOBS_LR_328_216/DIN               td                    1.047       1.131 r       eth_rgmii_rxc_0_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.131         eth_rgmii_rxc_0_ibuf/ntD
 IOL_327_217/INCK                  td                    0.048       1.179 r       eth_rgmii_rxc_0_ibuf/opit_1/INCK
                                   net (fanout=1)        0.467       1.646         _N25             
 IOCKDLY_326_60/CLK_OUT            td                    2.574       4.220 r       eth0_gmii_to_rgmii/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.928       6.148         eth0_gmii_to_rgmii/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000       6.148 r       eth0_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2211)     1.531       7.679         rgmii_clk_0      
 CLMA_210_152/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_210_152/Y2                   tco                   0.284       7.963 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=481)      0.339       8.302         u_CORES/u_debug_core_0/resetn
 CLMA_210_156/RSCO                 td                    0.105       8.407 r       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[21]/opit_0_inv/RSOUT
                                   net (fanout=6)        0.000       8.407         ntR1216          
 CLMA_210_160/RSCI                                                         r       u_CORES/u_debug_core_0/TRIG0_ff[0][8]/opit_0_inv/RS

 Data arrival time                                                   8.407         Logic Levels: 1  
                                                                                   Logic: 0.389ns(53.434%), Route: 0.339ns(46.566%)
----------------------------------------------------------------------------------------------------

 Clock eth_rgmii_rxc_0 (rising edge)
                                                         0.000       0.000 r                        
 M19                                                     0.000       0.000 r       eth_rgmii_rxc_0 (port)
                                   net (fanout=1)        0.084       0.084         eth_rgmii_rxc_0  
 IOBS_LR_328_216/DIN               td                    1.254       1.338 r       eth_rgmii_rxc_0_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.338         eth_rgmii_rxc_0_ibuf/ntD
 IOL_327_217/INCK                  td                    0.076       1.414 r       eth_rgmii_rxc_0_ibuf/opit_1/INCK
                                   net (fanout=1)        0.475       1.889         _N25             
 IOCKDLY_326_60/CLK_OUT            td                    3.812       5.701 r       eth0_gmii_to_rgmii/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.963       7.664         eth0_gmii_to_rgmii/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000       7.664 r       eth0_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2211)     1.585       9.249         rgmii_clk_0      
 CLMA_210_160/CLK                                                          r       u_CORES/u_debug_core_0/TRIG0_ff[0][8]/opit_0_inv/CLK
 clock pessimism                                        -1.541       7.708                          
 clock uncertainty                                       0.000       7.708                          

 Removal time                                            0.000       7.708                          

 Data required time                                                  7.708                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.708                          
 Data arrival time                                                   8.407                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.699                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/TRIG0_ff[0][21]/opit_0_inv/RS
Path Group  : eth_rgmii_rxc_0
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  9.249
  Launch Clock Delay      :  7.679
  Clock Pessimism Removal :  -1.541

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rgmii_rxc_0 (rising edge)
                                                         0.000       0.000 r                        
 M19                                                     0.000       0.000 r       eth_rgmii_rxc_0 (port)
                                   net (fanout=1)        0.084       0.084         eth_rgmii_rxc_0  
 IOBS_LR_328_216/DIN               td                    1.047       1.131 r       eth_rgmii_rxc_0_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.131         eth_rgmii_rxc_0_ibuf/ntD
 IOL_327_217/INCK                  td                    0.048       1.179 r       eth_rgmii_rxc_0_ibuf/opit_1/INCK
                                   net (fanout=1)        0.467       1.646         _N25             
 IOCKDLY_326_60/CLK_OUT            td                    2.574       4.220 r       eth0_gmii_to_rgmii/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.928       6.148         eth0_gmii_to_rgmii/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000       6.148 r       eth0_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2211)     1.531       7.679         rgmii_clk_0      
 CLMA_210_152/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_210_152/Y2                   tco                   0.284       7.963 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=481)      0.339       8.302         u_CORES/u_debug_core_0/resetn
 CLMA_210_156/RSCO                 td                    0.105       8.407 r       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[21]/opit_0_inv/RSOUT
                                   net (fanout=6)        0.000       8.407         ntR1216          
 CLMA_210_160/RSCI                                                         r       u_CORES/u_debug_core_0/TRIG0_ff[0][21]/opit_0_inv/RS

 Data arrival time                                                   8.407         Logic Levels: 1  
                                                                                   Logic: 0.389ns(53.434%), Route: 0.339ns(46.566%)
----------------------------------------------------------------------------------------------------

 Clock eth_rgmii_rxc_0 (rising edge)
                                                         0.000       0.000 r                        
 M19                                                     0.000       0.000 r       eth_rgmii_rxc_0 (port)
                                   net (fanout=1)        0.084       0.084         eth_rgmii_rxc_0  
 IOBS_LR_328_216/DIN               td                    1.254       1.338 r       eth_rgmii_rxc_0_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.338         eth_rgmii_rxc_0_ibuf/ntD
 IOL_327_217/INCK                  td                    0.076       1.414 r       eth_rgmii_rxc_0_ibuf/opit_1/INCK
                                   net (fanout=1)        0.475       1.889         _N25             
 IOCKDLY_326_60/CLK_OUT            td                    3.812       5.701 r       eth0_gmii_to_rgmii/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.963       7.664         eth0_gmii_to_rgmii/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000       7.664 r       eth0_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2211)     1.585       9.249         rgmii_clk_0      
 CLMA_210_160/CLK                                                          r       u_CORES/u_debug_core_0/TRIG0_ff[0][21]/opit_0_inv/CLK
 clock pessimism                                        -1.541       7.708                          
 clock uncertainty                                       0.000       7.708                          

 Removal time                                            0.000       7.708                          

 Data required time                                                  7.708                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.708                          
 Data arrival time                                                   8.407                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.699                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/TRIG0_ff[1][21]/opit_0_inv/RS
Path Group  : eth_rgmii_rxc_0
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  9.249
  Launch Clock Delay      :  7.679
  Clock Pessimism Removal :  -1.541

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rgmii_rxc_0 (rising edge)
                                                         0.000       0.000 r                        
 M19                                                     0.000       0.000 r       eth_rgmii_rxc_0 (port)
                                   net (fanout=1)        0.084       0.084         eth_rgmii_rxc_0  
 IOBS_LR_328_216/DIN               td                    1.047       1.131 r       eth_rgmii_rxc_0_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.131         eth_rgmii_rxc_0_ibuf/ntD
 IOL_327_217/INCK                  td                    0.048       1.179 r       eth_rgmii_rxc_0_ibuf/opit_1/INCK
                                   net (fanout=1)        0.467       1.646         _N25             
 IOCKDLY_326_60/CLK_OUT            td                    2.574       4.220 r       eth0_gmii_to_rgmii/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.928       6.148         eth0_gmii_to_rgmii/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000       6.148 r       eth0_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2211)     1.531       7.679         rgmii_clk_0      
 CLMA_210_152/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_210_152/Y2                   tco                   0.284       7.963 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=481)      0.339       8.302         u_CORES/u_debug_core_0/resetn
 CLMA_210_156/RSCO                 td                    0.105       8.407 r       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[21]/opit_0_inv/RSOUT
                                   net (fanout=6)        0.000       8.407         ntR1216          
 CLMA_210_160/RSCI                                                         r       u_CORES/u_debug_core_0/TRIG0_ff[1][21]/opit_0_inv/RS

 Data arrival time                                                   8.407         Logic Levels: 1  
                                                                                   Logic: 0.389ns(53.434%), Route: 0.339ns(46.566%)
----------------------------------------------------------------------------------------------------

 Clock eth_rgmii_rxc_0 (rising edge)
                                                         0.000       0.000 r                        
 M19                                                     0.000       0.000 r       eth_rgmii_rxc_0 (port)
                                   net (fanout=1)        0.084       0.084         eth_rgmii_rxc_0  
 IOBS_LR_328_216/DIN               td                    1.254       1.338 r       eth_rgmii_rxc_0_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.338         eth_rgmii_rxc_0_ibuf/ntD
 IOL_327_217/INCK                  td                    0.076       1.414 r       eth_rgmii_rxc_0_ibuf/opit_1/INCK
                                   net (fanout=1)        0.475       1.889         _N25             
 IOCKDLY_326_60/CLK_OUT            td                    3.812       5.701 r       eth0_gmii_to_rgmii/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.963       7.664         eth0_gmii_to_rgmii/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000       7.664 r       eth0_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2211)     1.585       9.249         rgmii_clk_0      
 CLMA_210_160/CLK                                                          r       u_CORES/u_debug_core_0/TRIG0_ff[1][21]/opit_0_inv/CLK
 clock pessimism                                        -1.541       7.708                          
 clock uncertainty                                       0.000       7.708                          

 Removal time                                            0.000       7.708                          

 Data required time                                                  7.708                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.708                          
 Data arrival time                                                   8.407                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.699                          
====================================================================================================

====================================================================================================

Startpoint  : user_axi_m_arbitration/user_rw_fifo_ctrl0/r_wr_rst/opit_0_inv_L5Q_perm/CLK
Endpoint    : user_axi_m_arbitration/user_rw_fifo_ctrl1/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM9K/iGopDrm/RSTA
Path Group  : pix_clk_in
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.108  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.190
  Launch Clock Delay      :  5.577
  Clock Pessimism Removal :  0.279

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.254       1.332 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N23             
 USCM_84_111/CLK_USCM              td                    0.000       3.938 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=372)      1.639       5.577         ntclkbufg_4      
 CLMS_78_89/CLK                                                            r       user_axi_m_arbitration/user_rw_fifo_ctrl0/r_wr_rst/opit_0_inv_L5Q_perm/CLK

 CLMS_78_89/Q0                     tco                   0.289       5.866 r       user_axi_m_arbitration/user_rw_fifo_ctrl0/r_wr_rst/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.400       6.266         user_axi_m_arbitration/user_rw_fifo_ctrl0/r_wr_rst
 CLMS_78_85/Y2                     td                    0.196       6.462 f       user_axi_m_arbitration/user_rw_fifo_ctrl0/N17/gateop_perm/Z
                                   net (fanout=73)       1.692       8.154         user_axi_m_arbitration/user_rw_fifo_ctrl0/N17
 DRM_26_168/RSTA[1]                                                        f       user_axi_m_arbitration/user_rw_fifo_ctrl1/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM9K/iGopDrm/RSTA

 Data arrival time                                                   8.154         Logic Levels: 1  
                                                                                   Logic: 0.485ns(18.820%), Route: 2.092ns(81.180%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          6.734       6.734 r                        
 AA12                                                    0.000       6.734 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       6.812         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.047       7.859 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       7.859         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       7.907 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486      10.393         _N23             
 USCM_84_111/CLK_USCM              td                    0.000      10.393 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=372)      1.531      11.924         ntclkbufg_4      
 DRM_26_168/CLKA[1]                                                        r       user_axi_m_arbitration/user_rw_fifo_ctrl1/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM9K/iGopDrm/CLKA
 clock pessimism                                         0.279      12.203                          
 clock uncertainty                                      -0.050      12.153                          

 Recovery time                                          -0.115      12.038                          

 Data required time                                                 12.038                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.038                          
 Data arrival time                                                   8.154                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.884                          
====================================================================================================

====================================================================================================

Startpoint  : user_axi_m_arbitration/user_rw_fifo_ctrl0/r_wr_rst/opit_0_inv_L5Q_perm/CLK
Endpoint    : user_axi_m_arbitration/user_rw_fifo_ctrl1/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM9K/iGopDrm/RSTA
Path Group  : pix_clk_in
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.108  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.190
  Launch Clock Delay      :  5.577
  Clock Pessimism Removal :  0.279

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.254       1.332 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N23             
 USCM_84_111/CLK_USCM              td                    0.000       3.938 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=372)      1.639       5.577         ntclkbufg_4      
 CLMS_78_89/CLK                                                            r       user_axi_m_arbitration/user_rw_fifo_ctrl0/r_wr_rst/opit_0_inv_L5Q_perm/CLK

 CLMS_78_89/Q0                     tco                   0.289       5.866 r       user_axi_m_arbitration/user_rw_fifo_ctrl0/r_wr_rst/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.400       6.266         user_axi_m_arbitration/user_rw_fifo_ctrl0/r_wr_rst
 CLMS_78_85/Y2                     td                    0.210       6.476 r       user_axi_m_arbitration/user_rw_fifo_ctrl0/N17/gateop_perm/Z
                                   net (fanout=73)       1.662       8.138         user_axi_m_arbitration/user_rw_fifo_ctrl0/N17
 DRM_26_128/RSTA[1]                                                        r       user_axi_m_arbitration/user_rw_fifo_ctrl1/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM9K/iGopDrm/RSTA

 Data arrival time                                                   8.138         Logic Levels: 1  
                                                                                   Logic: 0.499ns(19.485%), Route: 2.062ns(80.515%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          6.734       6.734 r                        
 AA12                                                    0.000       6.734 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       6.812         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.047       7.859 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       7.859         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       7.907 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486      10.393         _N23             
 USCM_84_111/CLK_USCM              td                    0.000      10.393 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=372)      1.531      11.924         ntclkbufg_4      
 DRM_26_128/CLKA[1]                                                        r       user_axi_m_arbitration/user_rw_fifo_ctrl1/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM9K/iGopDrm/CLKA
 clock pessimism                                         0.279      12.203                          
 clock uncertainty                                      -0.050      12.153                          

 Recovery time                                          -0.127      12.026                          

 Data required time                                                 12.026                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.026                          
 Data arrival time                                                   8.138                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.888                          
====================================================================================================

====================================================================================================

Startpoint  : user_axi_m_arbitration/user_rw_fifo_ctrl0/r_wr_rst/opit_0_inv_L5Q_perm/CLK
Endpoint    : user_axi_m_arbitration/user_rw_fifo_ctrl1/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM9K/iGopDrm/RSTA
Path Group  : pix_clk_in
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.070  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.210
  Launch Clock Delay      :  5.577
  Clock Pessimism Removal :  0.297

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.254       1.332 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N23             
 USCM_84_111/CLK_USCM              td                    0.000       3.938 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=372)      1.639       5.577         ntclkbufg_4      
 CLMS_78_89/CLK                                                            r       user_axi_m_arbitration/user_rw_fifo_ctrl0/r_wr_rst/opit_0_inv_L5Q_perm/CLK

 CLMS_78_89/Q0                     tco                   0.289       5.866 r       user_axi_m_arbitration/user_rw_fifo_ctrl0/r_wr_rst/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.400       6.266         user_axi_m_arbitration/user_rw_fifo_ctrl0/r_wr_rst
 CLMS_78_85/Y2                     td                    0.210       6.476 r       user_axi_m_arbitration/user_rw_fifo_ctrl0/N17/gateop_perm/Z
                                   net (fanout=73)       1.684       8.160         user_axi_m_arbitration/user_rw_fifo_ctrl0/N17
 DRM_26_24/RSTA[0]                                                         r       user_axi_m_arbitration/user_rw_fifo_ctrl1/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM9K/iGopDrm/RSTA

 Data arrival time                                                   8.160         Logic Levels: 1  
                                                                                   Logic: 0.499ns(19.319%), Route: 2.084ns(80.681%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          6.734       6.734 r                        
 AA12                                                    0.000       6.734 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       6.812         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.047       7.859 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       7.859         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       7.907 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486      10.393         _N23             
 USCM_84_111/CLK_USCM              td                    0.000      10.393 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=372)      1.551      11.944         ntclkbufg_4      
 DRM_26_24/CLKA[0]                                                         r       user_axi_m_arbitration/user_rw_fifo_ctrl1/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM9K/iGopDrm/CLKA
 clock pessimism                                         0.297      12.241                          
 clock uncertainty                                      -0.050      12.191                          

 Recovery time                                          -0.134      12.057                          

 Data required time                                                 12.057                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.057                          
 Data arrival time                                                   8.160                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.897                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_video_zoom/vs_in_d0/opit_0_inv/CLK
Endpoint    : hdmi_video_zoom/user_interpolation_ram0/U_ipml_sdpram_interpolation_ram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : pix_clk_in
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.048  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.575
  Launch Clock Delay      :  5.230
  Clock Pessimism Removal :  -0.297

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.047       1.125 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.125         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       1.173 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486       3.659         _N23             
 USCM_84_111/CLK_USCM              td                    0.000       3.659 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=372)      1.571       5.230         ntclkbufg_4      
 CLMS_70_61/CLK                                                            r       hdmi_video_zoom/vs_in_d0/opit_0_inv/CLK

 CLMS_70_61/Q1                     tco                   0.224       5.454 f       hdmi_video_zoom/vs_in_d0/opit_0_inv/Q
                                   net (fanout=4)        0.319       5.773         hdmi_video_zoom/vs_in_d0
 CLMA_74_60/Y0                     td                    0.155       5.928 f       hdmi_video_zoom/N47/gateop_perm/Z
                                   net (fanout=52)       0.511       6.439         hdmi_video_zoom/N47
 DRM_82_68/RSTA[0]                                                         f       hdmi_video_zoom/user_interpolation_ram0/U_ipml_sdpram_interpolation_ram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   6.439         Logic Levels: 1  
                                                                                   Logic: 0.379ns(31.348%), Route: 0.830ns(68.652%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.254       1.332 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N23             
 USCM_84_111/CLK_USCM              td                    0.000       3.938 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=372)      1.637       5.575         ntclkbufg_4      
 DRM_82_68/CLKA[0]                                                         r       hdmi_video_zoom/user_interpolation_ram0/U_ipml_sdpram_interpolation_ram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.297       5.278                          
 clock uncertainty                                       0.000       5.278                          

 Removal time                                           -0.046       5.232                          

 Data required time                                                  5.232                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.232                          
 Data arrival time                                                   6.439                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.207                          
====================================================================================================

====================================================================================================

Startpoint  : user_axi_m_arbitration/user_rw_fifo_ctrl0/r_wr_rst/opit_0_inv_L5Q_perm/CLK
Endpoint    : user_axi_m_arbitration/user_rw_fifo_ctrl1/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/opit_0/RS
Path Group  : pix_clk_in
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.016  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.555
  Launch Clock Delay      :  5.242
  Clock Pessimism Removal :  -0.297

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.047       1.125 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.125         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       1.173 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486       3.659         _N23             
 USCM_84_111/CLK_USCM              td                    0.000       3.659 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=372)      1.583       5.242         ntclkbufg_4      
 CLMS_78_89/CLK                                                            r       user_axi_m_arbitration/user_rw_fifo_ctrl0/r_wr_rst/opit_0_inv_L5Q_perm/CLK

 CLMS_78_89/Q0                     tco                   0.222       5.464 f       user_axi_m_arbitration/user_rw_fifo_ctrl0/r_wr_rst/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.314       5.778         user_axi_m_arbitration/user_rw_fifo_ctrl0/r_wr_rst
 CLMS_78_85/Y2                     td                    0.162       5.940 r       user_axi_m_arbitration/user_rw_fifo_ctrl0/N17/gateop_perm/Z
                                   net (fanout=73)       0.463       6.403         user_axi_m_arbitration/user_rw_fifo_ctrl0/N17
 CLMA_66_88/RSCO                   td                    0.105       6.508 r       user_axi_m_arbitration/user_rw_fifo_ctrl1/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/wrptr2[1]/opit_0/RSOUT
                                   net (fanout=4)        0.000       6.508         ntR1625          
 CLMA_66_92/RSCI                                                           r       user_axi_m_arbitration/user_rw_fifo_ctrl1/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/opit_0/RS

 Data arrival time                                                   6.508         Logic Levels: 2  
                                                                                   Logic: 0.489ns(38.626%), Route: 0.777ns(61.374%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.254       1.332 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N23             
 USCM_84_111/CLK_USCM              td                    0.000       3.938 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=372)      1.617       5.555         ntclkbufg_4      
 CLMA_66_92/CLK                                                            r       user_axi_m_arbitration/user_rw_fifo_ctrl1/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/opit_0/CLK
 clock pessimism                                        -0.297       5.258                          
 clock uncertainty                                       0.000       5.258                          

 Removal time                                            0.000       5.258                          

 Data required time                                                  5.258                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.258                          
 Data arrival time                                                   6.508                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.250                          
====================================================================================================

====================================================================================================

Startpoint  : user_axi_m_arbitration/user_rw_fifo_ctrl0/r_wr_rst/opit_0_inv_L5Q_perm/CLK
Endpoint    : user_axi_m_arbitration/user_rw_fifo_ctrl1/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[7]/opit_0/RS
Path Group  : pix_clk_in
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.016  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.555
  Launch Clock Delay      :  5.242
  Clock Pessimism Removal :  -0.297

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.047       1.125 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.125         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       1.173 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486       3.659         _N23             
 USCM_84_111/CLK_USCM              td                    0.000       3.659 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=372)      1.583       5.242         ntclkbufg_4      
 CLMS_78_89/CLK                                                            r       user_axi_m_arbitration/user_rw_fifo_ctrl0/r_wr_rst/opit_0_inv_L5Q_perm/CLK

 CLMS_78_89/Q0                     tco                   0.222       5.464 f       user_axi_m_arbitration/user_rw_fifo_ctrl0/r_wr_rst/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.314       5.778         user_axi_m_arbitration/user_rw_fifo_ctrl0/r_wr_rst
 CLMS_78_85/Y2                     td                    0.162       5.940 r       user_axi_m_arbitration/user_rw_fifo_ctrl0/N17/gateop_perm/Z
                                   net (fanout=73)       0.463       6.403         user_axi_m_arbitration/user_rw_fifo_ctrl0/N17
 CLMA_66_88/RSCO                   td                    0.105       6.508 r       user_axi_m_arbitration/user_rw_fifo_ctrl1/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/wrptr2[1]/opit_0/RSOUT
                                   net (fanout=4)        0.000       6.508         ntR1625          
 CLMA_66_92/RSCI                                                           r       user_axi_m_arbitration/user_rw_fifo_ctrl1/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[7]/opit_0/RS

 Data arrival time                                                   6.508         Logic Levels: 2  
                                                                                   Logic: 0.489ns(38.626%), Route: 0.777ns(61.374%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.254       1.332 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N23             
 USCM_84_111/CLK_USCM              td                    0.000       3.938 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=372)      1.617       5.555         ntclkbufg_4      
 CLMA_66_92/CLK                                                            r       user_axi_m_arbitration/user_rw_fifo_ctrl1/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[7]/opit_0/CLK
 clock pessimism                                        -0.297       5.258                          
 clock uncertainty                                       0.000       5.258                          

 Removal time                                            0.000       5.258                          

 Data required time                                                  5.258                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.258                          
 Data arrival time                                                   6.508                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.250                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/RS
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.067  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.507
  Launch Clock Delay      :  10.954
  Clock Pessimism Removal :  0.514

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N22             
 USCM_84_114/CLK_USCM              td                    0.000       3.842 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_16/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         ddr_ip_clk       
 USCM_84_118/CLK_USCM              td                    0.000       9.369 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4492)     1.585      10.954         ntclkbufg_0      
 CLMA_70_192/CLK                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_70_192/Q0                    tco                   0.289      11.243 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=832)      1.204      12.447         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_rst_n
 CLMS_10_197/RSCO                  td                    0.147      12.594 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/left_margin[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000      12.594         ntR782           
 CLMS_10_201/RSCO                  td                    0.147      12.741 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/vld_init_cnt[0]/opit_0_inv_L5Q/RSOUT
                                   net (fanout=2)        0.000      12.741         ntR781           
 CLMS_10_205/RSCO                  td                    0.147      12.888 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/right_margin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      12.888         ntR780           
 CLMS_10_209/RSCO                  td                    0.147      13.035 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/right_margin[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=4)        0.000      13.035         ntR779           
 CLMS_10_213/RSCO                  td                    0.147      13.182 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_ov_d[2]/opit_0_inv/RSOUT
                                   net (fanout=3)        0.000      13.182         ntR778           
 CLMS_10_217/RSCO                  td                    0.147      13.329 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/adj_cnt[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      13.329         ntR777           
 CLMS_10_221/RSCO                  td                    0.147      13.476 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_ck_check_seq[2]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      13.476         ntR776           
 CLMS_10_225/RSCO                  td                    0.147      13.623 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/adj_cnt[2]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      13.623         ntR775           
 CLMS_10_229/RSCO                  td                    0.147      13.770 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/adj_cnt[4]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      13.770         ntR774           
 CLMS_10_233/RSCO                  td                    0.147      13.917 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[2]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      13.917         ntR773           
 CLMS_10_237/RSCO                  td                    0.147      14.064 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_ck_dly_pass/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      14.064         ntR772           
 CLMS_10_241/RSCO                  td                    0.147      14.211 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_seq[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000      14.211         ntR771           
 CLMS_10_245/RSCO                  td                    0.147      14.358 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_step[7]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000      14.358         ntR770           
 CLMS_10_249/RSCO                  td                    0.147      14.505 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_step[5]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      14.505         ntR769           
 CLMS_10_253/RSCO                  td                    0.147      14.652 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_ck_dly_pass/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      14.652         ntR768           
 CLMS_10_257/RSCO                  td                    0.147      14.799 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/cnt[1]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      14.799         ntR767           
 CLMS_10_261/RSCO                  td                    0.147      14.946 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_6/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      14.946         ntR766           
 CLMS_10_265/RSCO                  td                    0.147      15.093 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_error/opit_0_inv/RSOUT
                                   net (fanout=3)        0.000      15.093         ntR765           
 CLMS_10_269/RSCO                  td                    0.147      15.240 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/cnt[4]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      15.240         ntR764           
 CLMS_10_273/RSCO                  td                    0.147      15.387 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_seq[1]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      15.387         ntR763           
 CLMS_10_277/RSCO                  td                    0.147      15.534 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[2]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      15.534         ntR762           
 CLMS_10_281/RSCO                  td                    0.147      15.681 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_ck_check_seq[5]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      15.681         ntR761           
 CLMS_10_285/RSCI                                                          f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  15.681         Logic Levels: 22 
                                                                                   Logic: 3.523ns(74.529%), Route: 1.204ns(25.471%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074      10.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      11.169 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395      13.564         _N22             
 USCM_84_114/CLK_USCM              td                    0.000      13.564 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      15.229         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      15.352 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      16.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.703 r       clkgate_16/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.703 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      18.855         ddr_ip_clk       
 USCM_84_118/CLK_USCM              td                    0.000      18.855 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4492)     1.652      20.507         ntclkbufg_0      
 CLMS_10_285/CLK                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.514      21.021                          
 clock uncertainty                                      -0.350      20.671                          

 Recovery time                                           0.000      20.671                          

 Data required time                                                 20.671                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 20.671                          
 Data arrival time                                                  15.681                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.990                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[1]/opit_0_inv_L5Q_perm/RS
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.067  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.507
  Launch Clock Delay      :  10.954
  Clock Pessimism Removal :  0.514

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N22             
 USCM_84_114/CLK_USCM              td                    0.000       3.842 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_16/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         ddr_ip_clk       
 USCM_84_118/CLK_USCM              td                    0.000       9.369 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4492)     1.585      10.954         ntclkbufg_0      
 CLMA_70_192/CLK                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_70_192/Q0                    tco                   0.289      11.243 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=832)      1.204      12.447         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_rst_n
 CLMS_10_197/RSCO                  td                    0.147      12.594 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/left_margin[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000      12.594         ntR782           
 CLMS_10_201/RSCO                  td                    0.147      12.741 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/vld_init_cnt[0]/opit_0_inv_L5Q/RSOUT
                                   net (fanout=2)        0.000      12.741         ntR781           
 CLMS_10_205/RSCO                  td                    0.147      12.888 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/right_margin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      12.888         ntR780           
 CLMS_10_209/RSCO                  td                    0.147      13.035 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/right_margin[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=4)        0.000      13.035         ntR779           
 CLMS_10_213/RSCO                  td                    0.147      13.182 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_ov_d[2]/opit_0_inv/RSOUT
                                   net (fanout=3)        0.000      13.182         ntR778           
 CLMS_10_217/RSCO                  td                    0.147      13.329 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/adj_cnt[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      13.329         ntR777           
 CLMS_10_221/RSCO                  td                    0.147      13.476 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_ck_check_seq[2]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      13.476         ntR776           
 CLMS_10_225/RSCO                  td                    0.147      13.623 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/adj_cnt[2]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      13.623         ntR775           
 CLMS_10_229/RSCO                  td                    0.147      13.770 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/adj_cnt[4]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      13.770         ntR774           
 CLMS_10_233/RSCO                  td                    0.147      13.917 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[2]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      13.917         ntR773           
 CLMS_10_237/RSCO                  td                    0.147      14.064 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_ck_dly_pass/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      14.064         ntR772           
 CLMS_10_241/RSCO                  td                    0.147      14.211 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_seq[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000      14.211         ntR771           
 CLMS_10_245/RSCO                  td                    0.147      14.358 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_step[7]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000      14.358         ntR770           
 CLMS_10_249/RSCO                  td                    0.147      14.505 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_step[5]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      14.505         ntR769           
 CLMS_10_253/RSCO                  td                    0.147      14.652 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_ck_dly_pass/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      14.652         ntR768           
 CLMS_10_257/RSCO                  td                    0.147      14.799 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/cnt[1]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      14.799         ntR767           
 CLMS_10_261/RSCO                  td                    0.147      14.946 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_6/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      14.946         ntR766           
 CLMS_10_265/RSCO                  td                    0.147      15.093 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_error/opit_0_inv/RSOUT
                                   net (fanout=3)        0.000      15.093         ntR765           
 CLMS_10_269/RSCO                  td                    0.147      15.240 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/cnt[4]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      15.240         ntR764           
 CLMS_10_273/RSCO                  td                    0.147      15.387 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_seq[1]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      15.387         ntR763           
 CLMS_10_277/RSCO                  td                    0.147      15.534 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[2]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      15.534         ntR762           
 CLMS_10_281/RSCO                  td                    0.147      15.681 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_ck_check_seq[5]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      15.681         ntR761           
 CLMS_10_285/RSCI                                                          f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[1]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  15.681         Logic Levels: 22 
                                                                                   Logic: 3.523ns(74.529%), Route: 1.204ns(25.471%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074      10.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      11.169 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395      13.564         _N22             
 USCM_84_114/CLK_USCM              td                    0.000      13.564 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      15.229         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      15.352 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      16.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.703 r       clkgate_16/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.703 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      18.855         ddr_ip_clk       
 USCM_84_118/CLK_USCM              td                    0.000      18.855 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4492)     1.652      20.507         ntclkbufg_0      
 CLMS_10_285/CLK                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.514      21.021                          
 clock uncertainty                                      -0.350      20.671                          

 Recovery time                                           0.000      20.671                          

 Data required time                                                 20.671                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 20.671                          
 Data arrival time                                                  15.681                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.990                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_ck_check_seq[0]/opit_0_inv_L5Q_perm/RS
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.067  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.507
  Launch Clock Delay      :  10.954
  Clock Pessimism Removal :  0.514

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N22             
 USCM_84_114/CLK_USCM              td                    0.000       3.842 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_16/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         ddr_ip_clk       
 USCM_84_118/CLK_USCM              td                    0.000       9.369 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4492)     1.585      10.954         ntclkbufg_0      
 CLMA_70_192/CLK                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_70_192/Q0                    tco                   0.289      11.243 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=832)      1.204      12.447         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_rst_n
 CLMS_10_197/RSCO                  td                    0.147      12.594 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/left_margin[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000      12.594         ntR782           
 CLMS_10_201/RSCO                  td                    0.147      12.741 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/vld_init_cnt[0]/opit_0_inv_L5Q/RSOUT
                                   net (fanout=2)        0.000      12.741         ntR781           
 CLMS_10_205/RSCO                  td                    0.147      12.888 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/right_margin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      12.888         ntR780           
 CLMS_10_209/RSCO                  td                    0.147      13.035 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/right_margin[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=4)        0.000      13.035         ntR779           
 CLMS_10_213/RSCO                  td                    0.147      13.182 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_ov_d[2]/opit_0_inv/RSOUT
                                   net (fanout=3)        0.000      13.182         ntR778           
 CLMS_10_217/RSCO                  td                    0.147      13.329 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/adj_cnt[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      13.329         ntR777           
 CLMS_10_221/RSCO                  td                    0.147      13.476 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_ck_check_seq[2]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      13.476         ntR776           
 CLMS_10_225/RSCO                  td                    0.147      13.623 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/adj_cnt[2]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      13.623         ntR775           
 CLMS_10_229/RSCO                  td                    0.147      13.770 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/adj_cnt[4]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      13.770         ntR774           
 CLMS_10_233/RSCO                  td                    0.147      13.917 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[2]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      13.917         ntR773           
 CLMS_10_237/RSCO                  td                    0.147      14.064 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_ck_dly_pass/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      14.064         ntR772           
 CLMS_10_241/RSCO                  td                    0.147      14.211 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_seq[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000      14.211         ntR771           
 CLMS_10_245/RSCO                  td                    0.147      14.358 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_step[7]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000      14.358         ntR770           
 CLMS_10_249/RSCO                  td                    0.147      14.505 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_step[5]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      14.505         ntR769           
 CLMS_10_253/RSCO                  td                    0.147      14.652 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_ck_dly_pass/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      14.652         ntR768           
 CLMS_10_257/RSCO                  td                    0.147      14.799 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/cnt[1]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      14.799         ntR767           
 CLMS_10_261/RSCO                  td                    0.147      14.946 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_6/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      14.946         ntR766           
 CLMS_10_265/RSCO                  td                    0.147      15.093 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_error/opit_0_inv/RSOUT
                                   net (fanout=3)        0.000      15.093         ntR765           
 CLMS_10_269/RSCO                  td                    0.147      15.240 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/cnt[4]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      15.240         ntR764           
 CLMS_10_273/RSCO                  td                    0.147      15.387 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_seq[1]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      15.387         ntR763           
 CLMS_10_277/RSCO                  td                    0.147      15.534 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[2]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      15.534         ntR762           
 CLMS_10_281/RSCI                                                          f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_ck_check_seq[0]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  15.534         Logic Levels: 21 
                                                                                   Logic: 3.376ns(73.712%), Route: 1.204ns(26.288%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074      10.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      11.169 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395      13.564         _N22             
 USCM_84_114/CLK_USCM              td                    0.000      13.564 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      15.229         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      15.352 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      16.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.703 r       clkgate_16/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.703 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      18.855         ddr_ip_clk       
 USCM_84_118/CLK_USCM              td                    0.000      18.855 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4492)     1.652      20.507         ntclkbufg_0      
 CLMS_10_281/CLK                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_ck_check_seq[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.514      21.021                          
 clock uncertainty                                      -0.350      20.671                          

 Recovery time                                           0.000      20.671                          

 Data required time                                                 20.671                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 20.671                          
 Data arrival time                                                  15.534                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.137                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[237]/opit_0_inv/RS
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.954
  Launch Clock Delay      :  10.386
  Clock Pessimism Removal :  -0.539

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395       3.564         _N22             
 USCM_84_114/CLK_USCM              td                    0.000       3.564 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.703 r       clkgate_16/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.703 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.855         ddr_ip_clk       
 USCM_84_118/CLK_USCM              td                    0.000       8.855 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4492)     1.531      10.386         ntclkbufg_0      
 CLMA_70_192/CLK                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_70_192/Q0                    tco                   0.222      10.608 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=832)      0.326      10.934         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_rst_n
 CLMA_70_196/RSCO                  td                    0.105      11.039 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[250]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      11.039         ntR299           
 CLMA_70_200/RSCI                                                          r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[237]/opit_0_inv/RS

 Data arrival time                                                  11.039         Logic Levels: 1  
                                                                                   Logic: 0.327ns(50.077%), Route: 0.326ns(49.923%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N22             
 USCM_84_114/CLK_USCM              td                    0.000       3.842 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_16/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         ddr_ip_clk       
 USCM_84_118/CLK_USCM              td                    0.000       9.369 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4492)     1.585      10.954         ntclkbufg_0      
 CLMA_70_200/CLK                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[237]/opit_0_inv/CLK
 clock pessimism                                        -0.539      10.415                          
 clock uncertainty                                       0.200      10.615                          

 Removal time                                            0.000      10.615                          

 Data required time                                                 10.615                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.615                          
 Data arrival time                                                  11.039                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.424                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[239]/opit_0_inv/RS
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.954
  Launch Clock Delay      :  10.386
  Clock Pessimism Removal :  -0.539

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395       3.564         _N22             
 USCM_84_114/CLK_USCM              td                    0.000       3.564 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.703 r       clkgate_16/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.703 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.855         ddr_ip_clk       
 USCM_84_118/CLK_USCM              td                    0.000       8.855 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4492)     1.531      10.386         ntclkbufg_0      
 CLMA_70_192/CLK                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_70_192/Q0                    tco                   0.222      10.608 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=832)      0.326      10.934         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_rst_n
 CLMA_70_196/RSCO                  td                    0.105      11.039 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[250]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      11.039         ntR299           
 CLMA_70_200/RSCI                                                          r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[239]/opit_0_inv/RS

 Data arrival time                                                  11.039         Logic Levels: 1  
                                                                                   Logic: 0.327ns(50.077%), Route: 0.326ns(49.923%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N22             
 USCM_84_114/CLK_USCM              td                    0.000       3.842 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_16/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         ddr_ip_clk       
 USCM_84_118/CLK_USCM              td                    0.000       9.369 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4492)     1.585      10.954         ntclkbufg_0      
 CLMA_70_200/CLK                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[239]/opit_0_inv/CLK
 clock pessimism                                        -0.539      10.415                          
 clock uncertainty                                       0.200      10.615                          

 Removal time                                            0.000      10.615                          

 Data required time                                                 10.615                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.615                          
 Data arrival time                                                  11.039                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.424                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[249]/opit_0_inv/RS
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.954
  Launch Clock Delay      :  10.386
  Clock Pessimism Removal :  -0.539

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395       3.564         _N22             
 USCM_84_114/CLK_USCM              td                    0.000       3.564 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.703 r       clkgate_16/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.703 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.855         ddr_ip_clk       
 USCM_84_118/CLK_USCM              td                    0.000       8.855 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4492)     1.531      10.386         ntclkbufg_0      
 CLMA_70_192/CLK                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_70_192/Q0                    tco                   0.222      10.608 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=832)      0.326      10.934         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_rst_n
 CLMA_70_196/RSCO                  td                    0.105      11.039 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[250]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      11.039         ntR299           
 CLMA_70_200/RSCI                                                          r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[249]/opit_0_inv/RS

 Data arrival time                                                  11.039         Logic Levels: 1  
                                                                                   Logic: 0.327ns(50.077%), Route: 0.326ns(49.923%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N22             
 USCM_84_114/CLK_USCM              td                    0.000       3.842 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_16/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         ddr_ip_clk       
 USCM_84_118/CLK_USCM              td                    0.000       9.369 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4492)     1.585      10.954         ntclkbufg_0      
 CLMA_70_200/CLK                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[249]/opit_0_inv/CLK
 clock pessimism                                        -0.539      10.415                          
 clock uncertainty                                       0.200      10.615                          

 Removal time                                            0.000      10.615                          

 Data required time                                                 10.615                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.615                          
 Data arrival time                                                  11.039                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.424                          
====================================================================================================

====================================================================================================

Startpoint  : r_vs_out/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_pcie_dam_ctrl/u_hdmi_pcie_fifo/U_ipml_fifo_hdmi_pcie_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : pix_clk_out
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.617
  Launch Clock Delay      :  4.961
  Clock Pessimism Removal :  0.290

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_out (rising edge)                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N22             
 PLL_158_75/CLK_OUT0               td                    0.107       2.298 r       user_pll_video_out/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       3.376         nt_pix_clk_out   
 USCM_84_109/CLK_USCM              td                    0.000       3.376 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=955)      1.585       4.961         ntclkbufg_1      
 CLMA_102_224/CLK                                                          r       r_vs_out/opit_0_inv_L5Q_perm/CLK

 CLMA_102_224/Q1                   tco                   0.289       5.250 f       r_vs_out/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        1.917       7.167         nt_r_vs_out      
 CLMS_190_281/Y1                   td                    0.468       7.635 f       u_pcie_dam_ctrl/N484/gateop_perm/Z
                                   net (fanout=97)       3.734      11.369         u_pcie_dam_ctrl/N484
 DRM_306_24/RSTA[0]                                                        f       u_pcie_dam_ctrl/u_hdmi_pcie_fifo/U_ipml_fifo_hdmi_pcie_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                  11.369         Logic Levels: 1  
                                                                                   Logic: 0.757ns(11.813%), Route: 5.651ns(88.187%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_out (rising edge)                         6.666       6.666 r                        
 P20                                                     0.000       6.666 r       ref_clk (port)   
                                   net (fanout=1)        0.074       6.740         ref_clk          
 IOBS_LR_328_209/DIN               td                    1.047       7.787 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       7.787         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       7.835 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       8.593         _N22             
 PLL_158_75/CLK_OUT0               td                    0.100       8.693 r       user_pll_video_out/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059       9.752         nt_pix_clk_out   
 USCM_84_109/CLK_USCM              td                    0.000       9.752 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=955)      1.531      11.283         ntclkbufg_1      
 DRM_306_24/CLKA[0]                                                        r       u_pcie_dam_ctrl/u_hdmi_pcie_fifo/U_ipml_fifo_hdmi_pcie_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                         0.290      11.573                          
 clock uncertainty                                      -0.150      11.423                          

 Recovery time                                          -0.115      11.308                          

 Data required time                                                 11.308                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.308                          
 Data arrival time                                                  11.369                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.061                          
====================================================================================================

====================================================================================================

Startpoint  : r_vs_out/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_pcie_dam_ctrl/u_hdmi_pcie_fifo/U_ipml_fifo_hdmi_pcie_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : pix_clk_out
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.617
  Launch Clock Delay      :  4.961
  Clock Pessimism Removal :  0.290

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_out (rising edge)                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N22             
 PLL_158_75/CLK_OUT0               td                    0.107       2.298 r       user_pll_video_out/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       3.376         nt_pix_clk_out   
 USCM_84_109/CLK_USCM              td                    0.000       3.376 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=955)      1.585       4.961         ntclkbufg_1      
 CLMA_102_224/CLK                                                          r       r_vs_out/opit_0_inv_L5Q_perm/CLK

 CLMA_102_224/Q1                   tco                   0.289       5.250 f       r_vs_out/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        1.917       7.167         nt_r_vs_out      
 CLMS_190_281/Y1                   td                    0.468       7.635 f       u_pcie_dam_ctrl/N484/gateop_perm/Z
                                   net (fanout=97)       3.622      11.257         u_pcie_dam_ctrl/N484
 DRM_278_4/RSTA[0]                                                         f       u_pcie_dam_ctrl/u_hdmi_pcie_fifo/U_ipml_fifo_hdmi_pcie_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                  11.257         Logic Levels: 1  
                                                                                   Logic: 0.757ns(12.024%), Route: 5.539ns(87.976%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_out (rising edge)                         6.666       6.666 r                        
 P20                                                     0.000       6.666 r       ref_clk (port)   
                                   net (fanout=1)        0.074       6.740         ref_clk          
 IOBS_LR_328_209/DIN               td                    1.047       7.787 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       7.787         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       7.835 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       8.593         _N22             
 PLL_158_75/CLK_OUT0               td                    0.100       8.693 r       user_pll_video_out/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059       9.752         nt_pix_clk_out   
 USCM_84_109/CLK_USCM              td                    0.000       9.752 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=955)      1.531      11.283         ntclkbufg_1      
 DRM_278_4/CLKA[0]                                                         r       u_pcie_dam_ctrl/u_hdmi_pcie_fifo/U_ipml_fifo_hdmi_pcie_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                         0.290      11.573                          
 clock uncertainty                                      -0.150      11.423                          

 Recovery time                                          -0.115      11.308                          

 Data required time                                                 11.308                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.308                          
 Data arrival time                                                  11.257                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.051                          
====================================================================================================

====================================================================================================

Startpoint  : r_vs_out/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_pcie_dam_ctrl/u_hdmi_pcie_fifo/U_ipml_fifo_hdmi_pcie_fifo/U_ipml_sdpram/ADDR_LOOP[1].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : pix_clk_out
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.617
  Launch Clock Delay      :  4.961
  Clock Pessimism Removal :  0.290

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_out (rising edge)                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N22             
 PLL_158_75/CLK_OUT0               td                    0.107       2.298 r       user_pll_video_out/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       3.376         nt_pix_clk_out   
 USCM_84_109/CLK_USCM              td                    0.000       3.376 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=955)      1.585       4.961         ntclkbufg_1      
 CLMA_102_224/CLK                                                          r       r_vs_out/opit_0_inv_L5Q_perm/CLK

 CLMA_102_224/Q1                   tco                   0.289       5.250 f       r_vs_out/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        1.917       7.167         nt_r_vs_out      
 CLMS_190_281/Y1                   td                    0.468       7.635 f       u_pcie_dam_ctrl/N484/gateop_perm/Z
                                   net (fanout=97)       3.009      10.644         u_pcie_dam_ctrl/N484
 DRM_278_88/RSTA[0]                                                        f       u_pcie_dam_ctrl/u_hdmi_pcie_fifo/U_ipml_fifo_hdmi_pcie_fifo/U_ipml_sdpram/ADDR_LOOP[1].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                  10.644         Logic Levels: 1  
                                                                                   Logic: 0.757ns(13.320%), Route: 4.926ns(86.680%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_out (rising edge)                         6.666       6.666 r                        
 P20                                                     0.000       6.666 r       ref_clk (port)   
                                   net (fanout=1)        0.074       6.740         ref_clk          
 IOBS_LR_328_209/DIN               td                    1.047       7.787 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       7.787         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       7.835 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       8.593         _N22             
 PLL_158_75/CLK_OUT0               td                    0.100       8.693 r       user_pll_video_out/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059       9.752         nt_pix_clk_out   
 USCM_84_109/CLK_USCM              td                    0.000       9.752 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=955)      1.531      11.283         ntclkbufg_1      
 DRM_278_88/CLKA[0]                                                        r       u_pcie_dam_ctrl/u_hdmi_pcie_fifo/U_ipml_fifo_hdmi_pcie_fifo/U_ipml_sdpram/ADDR_LOOP[1].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                         0.290      11.573                          
 clock uncertainty                                      -0.150      11.423                          

 Recovery time                                          -0.115      11.308                          

 Data required time                                                 11.308                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.308                          
 Data arrival time                                                  10.644                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.664                          
====================================================================================================

====================================================================================================

Startpoint  : user_axi_m_arbitration/user_rw_fifo_ctrl0/r_rd_rst/opit_0_inv_L5Q_perm/CLK
Endpoint    : user_axi_m_arbitration/user_rw_fifo_ctrl2/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM9K/iGopDrm/RSTB
Path Group  : pix_clk_out
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.961
  Launch Clock Delay      :  4.617
  Clock Pessimism Removal :  -0.308

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_out (rising edge)                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       1.927         _N22             
 PLL_158_75/CLK_OUT0               td                    0.100       2.027 r       user_pll_video_out/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059       3.086         nt_pix_clk_out   
 USCM_84_109/CLK_USCM              td                    0.000       3.086 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=955)      1.531       4.617         ntclkbufg_1      
 CLMA_110_192/CLK                                                          r       user_axi_m_arbitration/user_rw_fifo_ctrl0/r_rd_rst/opit_0_inv_L5Q_perm/CLK

 CLMA_110_192/Q0                   tco                   0.222       4.839 f       user_axi_m_arbitration/user_rw_fifo_ctrl0/r_rd_rst/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.473       5.312         user_axi_m_arbitration/user_rw_fifo_ctrl0/r_rd_rst
 CLMA_102_184/Y2                   td                    0.155       5.467 f       user_axi_m_arbitration/user_rw_fifo_ctrl0/N21/gateop_perm/Z
                                   net (fanout=146)      0.569       6.036         user_axi_m_arbitration/user_rw_fifo_ctrl0/N21
 DRM_82_192/RSTB[1]                                                        f       user_axi_m_arbitration/user_rw_fifo_ctrl2/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM9K/iGopDrm/RSTB

 Data arrival time                                                   6.036         Logic Levels: 1  
                                                                                   Logic: 0.377ns(26.568%), Route: 1.042ns(73.432%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_out (rising edge)                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N22             
 PLL_158_75/CLK_OUT0               td                    0.107       2.298 r       user_pll_video_out/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       3.376         nt_pix_clk_out   
 USCM_84_109/CLK_USCM              td                    0.000       3.376 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=955)      1.585       4.961         ntclkbufg_1      
 DRM_82_192/CLKB[1]                                                        r       user_axi_m_arbitration/user_rw_fifo_ctrl2/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM9K/iGopDrm/CLKB
 clock pessimism                                        -0.308       4.653                          
 clock uncertainty                                       0.000       4.653                          

 Removal time                                           -0.013       4.640                          

 Data required time                                                  4.640                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.640                          
 Data arrival time                                                   6.036                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.396                          
====================================================================================================

====================================================================================================

Startpoint  : user_axi_m_arbitration/user_rw_fifo_ctrl0/r_rd_rst/opit_0_inv_L5Q_perm/CLK
Endpoint    : user_axi_m_arbitration/user_rw_fifo_ctrl2/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM9K/iGopDrm/RSTB
Path Group  : pix_clk_out
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.961
  Launch Clock Delay      :  4.617
  Clock Pessimism Removal :  -0.308

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_out (rising edge)                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       1.927         _N22             
 PLL_158_75/CLK_OUT0               td                    0.100       2.027 r       user_pll_video_out/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059       3.086         nt_pix_clk_out   
 USCM_84_109/CLK_USCM              td                    0.000       3.086 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=955)      1.531       4.617         ntclkbufg_1      
 CLMA_110_192/CLK                                                          r       user_axi_m_arbitration/user_rw_fifo_ctrl0/r_rd_rst/opit_0_inv_L5Q_perm/CLK

 CLMA_110_192/Q0                   tco                   0.222       4.839 f       user_axi_m_arbitration/user_rw_fifo_ctrl0/r_rd_rst/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.473       5.312         user_axi_m_arbitration/user_rw_fifo_ctrl0/r_rd_rst
 CLMA_102_184/Y2                   td                    0.155       5.467 f       user_axi_m_arbitration/user_rw_fifo_ctrl0/N21/gateop_perm/Z
                                   net (fanout=146)      0.561       6.028         user_axi_m_arbitration/user_rw_fifo_ctrl0/N21
 DRM_82_192/RSTB[0]                                                        f       user_axi_m_arbitration/user_rw_fifo_ctrl2/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM9K/iGopDrm/RSTB

 Data arrival time                                                   6.028         Logic Levels: 1  
                                                                                   Logic: 0.377ns(26.719%), Route: 1.034ns(73.281%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_out (rising edge)                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N22             
 PLL_158_75/CLK_OUT0               td                    0.107       2.298 r       user_pll_video_out/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       3.376         nt_pix_clk_out   
 USCM_84_109/CLK_USCM              td                    0.000       3.376 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=955)      1.585       4.961         ntclkbufg_1      
 DRM_82_192/CLKB[0]                                                        r       user_axi_m_arbitration/user_rw_fifo_ctrl2/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM9K/iGopDrm/CLKB
 clock pessimism                                        -0.308       4.653                          
 clock uncertainty                                       0.000       4.653                          

 Removal time                                           -0.022       4.631                          

 Data required time                                                  4.631                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.631                          
 Data arrival time                                                   6.028                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.397                          
====================================================================================================

====================================================================================================

Startpoint  : user_axi_m_arbitration/user_rw_fifo_ctrl0/r_rd_rst/opit_0_inv_L5Q_perm/CLK
Endpoint    : user_axi_m_arbitration/user_rw_fifo_ctrl0/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[1]/opit_0_inv_A2Q21/RS
Path Group  : pix_clk_out
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.961
  Launch Clock Delay      :  4.617
  Clock Pessimism Removal :  -0.308

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_out (rising edge)                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       1.927         _N22             
 PLL_158_75/CLK_OUT0               td                    0.100       2.027 r       user_pll_video_out/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059       3.086         nt_pix_clk_out   
 USCM_84_109/CLK_USCM              td                    0.000       3.086 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=955)      1.531       4.617         ntclkbufg_1      
 CLMA_110_192/CLK                                                          r       user_axi_m_arbitration/user_rw_fifo_ctrl0/r_rd_rst/opit_0_inv_L5Q_perm/CLK

 CLMA_110_192/Q0                   tco                   0.222       4.839 f       user_axi_m_arbitration/user_rw_fifo_ctrl0/r_rd_rst/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.473       5.312         user_axi_m_arbitration/user_rw_fifo_ctrl0/r_rd_rst
 CLMA_102_184/Y2                   td                    0.162       5.474 r       user_axi_m_arbitration/user_rw_fifo_ctrl0/N21/gateop_perm/Z
                                   net (fanout=146)      0.505       5.979         user_axi_m_arbitration/user_rw_fifo_ctrl0/N21
 CLMA_94_204/RSCO                  td                    0.105       6.084 r       user_axi_m_arbitration/user_rw_fifo_ctrl1/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_fifo_ctrl/rwptr2[1]/opit_0/RSOUT
                                   net (fanout=2)        0.000       6.084         ntR232           
 CLMA_94_208/RSCI                                                          r       user_axi_m_arbitration/user_rw_fifo_ctrl0/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[1]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   6.084         Logic Levels: 2  
                                                                                   Logic: 0.489ns(33.333%), Route: 0.978ns(66.667%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_out (rising edge)                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N22             
 PLL_158_75/CLK_OUT0               td                    0.107       2.298 r       user_pll_video_out/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       3.376         nt_pix_clk_out   
 USCM_84_109/CLK_USCM              td                    0.000       3.376 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=955)      1.585       4.961         ntclkbufg_1      
 CLMA_94_208/CLK                                                           r       user_axi_m_arbitration/user_rw_fifo_ctrl0/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[1]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.308       4.653                          
 clock uncertainty                                       0.000       4.653                          

 Removal time                                            0.000       4.653                          

 Data required time                                                  4.653                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.653                          
 Data arrival time                                                   6.084                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.431                          
====================================================================================================

====================================================================================================

Startpoint  : user_axi_m_arbitration/user_rw_fifo_ctrl2/r_wr_rst/opit_0_inv_L5Q_perm/CLK
Endpoint    : user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/opit_0/RS
Path Group  : cmos1_pclk_16bit
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.599
  Launch Clock Delay      :  5.999
  Clock Pessimism Removal :  0.381

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.010       2.416         _N24             
 IOCKGATE_86_20/OUT                td                    0.348       2.764 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.764         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.764 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.650       4.414         cmos1_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000       4.414 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=110)      1.585       5.999         ntclkbufg_6      
 CLMA_110_153/CLK                                                          r       user_axi_m_arbitration/user_rw_fifo_ctrl2/r_wr_rst/opit_0_inv_L5Q_perm/CLK

 CLMA_110_153/Q0                   tco                   0.289       6.288 r       user_axi_m_arbitration/user_rw_fifo_ctrl2/r_wr_rst/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.510       6.798         user_axi_m_arbitration/user_rw_fifo_ctrl2/r_wr_rst
 CLMS_94_161/Y0                    td                    0.294       7.092 f       user_axi_m_arbitration/user_rw_fifo_ctrl2/N17/gateop_perm/Z
                                   net (fanout=42)       1.983       9.075         user_axi_m_arbitration/user_rw_fifo_ctrl2/N17
 CLMS_46_77/RS                                                             f       user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/opit_0/RS

 Data arrival time                                                   9.075         Logic Levels: 1  
                                                                                   Logic: 0.583ns(18.953%), Route: 2.493ns(81.047%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047      24.923 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.923         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048      24.971 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.992      25.963         _N24             
 IOCKGATE_86_20/OUT                td                    0.249      26.212 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      26.212         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      26.212 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.621      27.833         cmos1_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000      27.833 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=110)      1.566      29.399         ntclkbufg_6      
 CLMS_46_77/CLK                                                            r       user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/opit_0/CLK
 clock pessimism                                         0.381      29.780                          
 clock uncertainty                                      -0.050      29.730                          

 Recovery time                                          -0.617      29.113                          

 Data required time                                                 29.113                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 29.113                          
 Data arrival time                                                   9.075                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        20.038                          
====================================================================================================

====================================================================================================

Startpoint  : user_axi_m_arbitration/user_rw_fifo_ctrl2/r_wr_rst/opit_0_inv_L5Q_perm/CLK
Endpoint    : user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/opit_0/RS
Path Group  : cmos1_pclk_16bit
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.599
  Launch Clock Delay      :  5.999
  Clock Pessimism Removal :  0.381

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.010       2.416         _N24             
 IOCKGATE_86_20/OUT                td                    0.348       2.764 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.764         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.764 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.650       4.414         cmos1_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000       4.414 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=110)      1.585       5.999         ntclkbufg_6      
 CLMA_110_153/CLK                                                          r       user_axi_m_arbitration/user_rw_fifo_ctrl2/r_wr_rst/opit_0_inv_L5Q_perm/CLK

 CLMA_110_153/Q0                   tco                   0.289       6.288 r       user_axi_m_arbitration/user_rw_fifo_ctrl2/r_wr_rst/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.510       6.798         user_axi_m_arbitration/user_rw_fifo_ctrl2/r_wr_rst
 CLMS_94_161/Y0                    td                    0.294       7.092 f       user_axi_m_arbitration/user_rw_fifo_ctrl2/N17/gateop_perm/Z
                                   net (fanout=42)       1.983       9.075         user_axi_m_arbitration/user_rw_fifo_ctrl2/N17
 CLMS_46_77/RS                                                             f       user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/opit_0/RS

 Data arrival time                                                   9.075         Logic Levels: 1  
                                                                                   Logic: 0.583ns(18.953%), Route: 2.493ns(81.047%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047      24.923 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.923         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048      24.971 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.992      25.963         _N24             
 IOCKGATE_86_20/OUT                td                    0.249      26.212 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      26.212         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      26.212 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.621      27.833         cmos1_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000      27.833 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=110)      1.566      29.399         ntclkbufg_6      
 CLMS_46_77/CLK                                                            r       user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/opit_0/CLK
 clock pessimism                                         0.381      29.780                          
 clock uncertainty                                      -0.050      29.730                          

 Recovery time                                          -0.617      29.113                          

 Data required time                                                 29.113                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 29.113                          
 Data arrival time                                                   9.075                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        20.038                          
====================================================================================================

====================================================================================================

Startpoint  : user_axi_m_arbitration/user_rw_fifo_ctrl2/r_wr_rst/opit_0_inv_L5Q_perm/CLK
Endpoint    : user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/opit_0/RS
Path Group  : cmos1_pclk_16bit
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.599
  Launch Clock Delay      :  5.999
  Clock Pessimism Removal :  0.381

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.010       2.416         _N24             
 IOCKGATE_86_20/OUT                td                    0.348       2.764 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.764         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.764 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.650       4.414         cmos1_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000       4.414 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=110)      1.585       5.999         ntclkbufg_6      
 CLMA_110_153/CLK                                                          r       user_axi_m_arbitration/user_rw_fifo_ctrl2/r_wr_rst/opit_0_inv_L5Q_perm/CLK

 CLMA_110_153/Q0                   tco                   0.289       6.288 r       user_axi_m_arbitration/user_rw_fifo_ctrl2/r_wr_rst/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.510       6.798         user_axi_m_arbitration/user_rw_fifo_ctrl2/r_wr_rst
 CLMS_94_161/Y0                    td                    0.294       7.092 f       user_axi_m_arbitration/user_rw_fifo_ctrl2/N17/gateop_perm/Z
                                   net (fanout=42)       1.983       9.075         user_axi_m_arbitration/user_rw_fifo_ctrl2/N17
 CLMS_46_77/RS                                                             f       user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/opit_0/RS

 Data arrival time                                                   9.075         Logic Levels: 1  
                                                                                   Logic: 0.583ns(18.953%), Route: 2.493ns(81.047%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047      24.923 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.923         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048      24.971 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.992      25.963         _N24             
 IOCKGATE_86_20/OUT                td                    0.249      26.212 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      26.212         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      26.212 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.621      27.833         cmos1_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000      27.833 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=110)      1.566      29.399         ntclkbufg_6      
 CLMS_46_77/CLK                                                            r       user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/opit_0/CLK
 clock pessimism                                         0.381      29.780                          
 clock uncertainty                                      -0.050      29.730                          

 Recovery time                                          -0.617      29.113                          

 Data required time                                                 29.113                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 29.113                          
 Data arrival time                                                   9.075                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        20.038                          
====================================================================================================

====================================================================================================

Startpoint  : user_axi_m_arbitration/user_rw_fifo_ctrl2/r_wr_rst/opit_0_inv_L5Q_perm/CLK
Endpoint    : user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM9K/iGopDrm/RSTA
Path Group  : cmos1_pclk_16bit
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.999
  Launch Clock Delay      :  5.564
  Clock Pessimism Removal :  -0.399

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047       1.123 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.123         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048       1.171 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.992       2.163         _N24             
 IOCKGATE_86_20/OUT                td                    0.249       2.412 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.412         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.412 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.621       4.033         cmos1_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000       4.033 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=110)      1.531       5.564         ntclkbufg_6      
 CLMA_110_153/CLK                                                          r       user_axi_m_arbitration/user_rw_fifo_ctrl2/r_wr_rst/opit_0_inv_L5Q_perm/CLK

 CLMA_110_153/Q0                   tco                   0.222       5.786 f       user_axi_m_arbitration/user_rw_fifo_ctrl2/r_wr_rst/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.416       6.202         user_axi_m_arbitration/user_rw_fifo_ctrl2/r_wr_rst
 CLMS_94_161/Y0                    td                    0.208       6.410 r       user_axi_m_arbitration/user_rw_fifo_ctrl2/N17/gateop_perm/Z
                                   net (fanout=42)       0.970       7.380         user_axi_m_arbitration/user_rw_fifo_ctrl2/N17
 DRM_54_128/RSTA[0]                                                        r       user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM9K/iGopDrm/RSTA

 Data arrival time                                                   7.380         Logic Levels: 1  
                                                                                   Logic: 0.430ns(23.678%), Route: 1.386ns(76.322%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.010       2.416         _N24             
 IOCKGATE_86_20/OUT                td                    0.348       2.764 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.764         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.764 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.650       4.414         cmos1_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000       4.414 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=110)      1.585       5.999         ntclkbufg_6      
 DRM_54_128/CLKA[0]                                                        r       user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM9K/iGopDrm/CLKA
 clock pessimism                                        -0.399       5.600                          
 clock uncertainty                                       0.000       5.600                          

 Removal time                                           -0.073       5.527                          

 Data required time                                                  5.527                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.527                          
 Data arrival time                                                   7.380                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.853                          
====================================================================================================

====================================================================================================

Startpoint  : user_axi_m_arbitration/user_rw_fifo_ctrl2/r_wr_rst/opit_0_inv_L5Q_perm/CLK
Endpoint    : user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM9K/iGopDrm/RSTA
Path Group  : cmos1_pclk_16bit
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.999
  Launch Clock Delay      :  5.564
  Clock Pessimism Removal :  -0.399

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047       1.123 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.123         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048       1.171 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.992       2.163         _N24             
 IOCKGATE_86_20/OUT                td                    0.249       2.412 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.412         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.412 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.621       4.033         cmos1_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000       4.033 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=110)      1.531       5.564         ntclkbufg_6      
 CLMA_110_153/CLK                                                          r       user_axi_m_arbitration/user_rw_fifo_ctrl2/r_wr_rst/opit_0_inv_L5Q_perm/CLK

 CLMA_110_153/Q0                   tco                   0.222       5.786 f       user_axi_m_arbitration/user_rw_fifo_ctrl2/r_wr_rst/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.416       6.202         user_axi_m_arbitration/user_rw_fifo_ctrl2/r_wr_rst
 CLMS_94_161/Y0                    td                    0.204       6.406 f       user_axi_m_arbitration/user_rw_fifo_ctrl2/N17/gateop_perm/Z
                                   net (fanout=42)       1.011       7.417         user_axi_m_arbitration/user_rw_fifo_ctrl2/N17
 DRM_26_148/RSTA[1]                                                        f       user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM9K/iGopDrm/RSTA

 Data arrival time                                                   7.417         Logic Levels: 1  
                                                                                   Logic: 0.426ns(22.990%), Route: 1.427ns(77.010%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.010       2.416         _N24             
 IOCKGATE_86_20/OUT                td                    0.348       2.764 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.764         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.764 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.650       4.414         cmos1_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000       4.414 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=110)      1.585       5.999         ntclkbufg_6      
 DRM_26_148/CLKA[1]                                                        r       user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM9K/iGopDrm/CLKA
 clock pessimism                                        -0.399       5.600                          
 clock uncertainty                                       0.000       5.600                          

 Removal time                                           -0.046       5.554                          

 Data required time                                                  5.554                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.554                          
 Data arrival time                                                   7.417                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.863                          
====================================================================================================

====================================================================================================

Startpoint  : user_axi_m_arbitration/user_rw_fifo_ctrl2/r_wr_rst/opit_0_inv_L5Q_perm/CLK
Endpoint    : user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/RSTA
Path Group  : cmos1_pclk_16bit
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.999
  Launch Clock Delay      :  5.564
  Clock Pessimism Removal :  -0.399

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047       1.123 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.123         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048       1.171 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.992       2.163         _N24             
 IOCKGATE_86_20/OUT                td                    0.249       2.412 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.412         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.412 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.621       4.033         cmos1_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000       4.033 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=110)      1.531       5.564         ntclkbufg_6      
 CLMA_110_153/CLK                                                          r       user_axi_m_arbitration/user_rw_fifo_ctrl2/r_wr_rst/opit_0_inv_L5Q_perm/CLK

 CLMA_110_153/Q0                   tco                   0.222       5.786 f       user_axi_m_arbitration/user_rw_fifo_ctrl2/r_wr_rst/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.416       6.202         user_axi_m_arbitration/user_rw_fifo_ctrl2/r_wr_rst
 CLMS_94_161/Y0                    td                    0.204       6.406 f       user_axi_m_arbitration/user_rw_fifo_ctrl2/N17/gateop_perm/Z
                                   net (fanout=42)       1.306       7.712         user_axi_m_arbitration/user_rw_fifo_ctrl2/N17
 DRM_26_148/RSTA[0]                                                        f       user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/RSTA

 Data arrival time                                                   7.712         Logic Levels: 1  
                                                                                   Logic: 0.426ns(19.832%), Route: 1.722ns(80.168%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.010       2.416         _N24             
 IOCKGATE_86_20/OUT                td                    0.348       2.764 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.764         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.764 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.650       4.414         cmos1_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000       4.414 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=110)      1.585       5.999         ntclkbufg_6      
 DRM_26_148/CLKA[0]                                                        r       user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKA
 clock pessimism                                        -0.399       5.600                          
 clock uncertainty                                       0.000       5.600                          

 Removal time                                           -0.046       5.554                          

 Data required time                                                  5.554                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.554                          
 Data arrival time                                                   7.712                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.158                          
====================================================================================================

====================================================================================================

Startpoint  : user_axi_m_arbitration/user_rw_fifo_ctrl3/r_wr_rst/opit_0_inv_L5Q_perm/CLK
Endpoint    : user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM9K/iGopDrm/RSTA
Path Group  : cmos2_pclk_16bit
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.269
  Launch Clock Delay      :  11.552
  Clock Pessimism Removal :  1.247

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.977       7.428         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.348       7.776 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.776         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       7.776 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.967         cmos2_pclk_16bit 
 USCM_84_120/CLK_USCM              td                    0.000       9.967 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=110)      1.585      11.552         ntclkbufg_7      
 CLMA_102_140/CLK                                                          r       user_axi_m_arbitration/user_rw_fifo_ctrl3/r_wr_rst/opit_0_inv_L5Q_perm/CLK

 CLMA_102_140/Q0                   tco                   0.289      11.841 r       user_axi_m_arbitration/user_rw_fifo_ctrl3/r_wr_rst/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.415      12.256         user_axi_m_arbitration/user_rw_fifo_ctrl3/r_wr_rst
 CLMS_98_145/Y2                    td                    0.492      12.748 f       user_axi_m_arbitration/user_rw_fifo_ctrl3/N17/gateop_perm/Z
                                   net (fanout=50)       2.017      14.765         user_axi_m_arbitration/user_rw_fifo_ctrl3/N17
 DRM_26_232/RSTA[1]                                                        f       user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM9K/iGopDrm/RSTA

 Data arrival time                                                  14.765         Logic Levels: 1  
                                                                                   Logic: 0.781ns(24.308%), Route: 2.432ns(75.692%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047      24.918 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.918         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082      25.000 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.137      30.137         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.249      30.386 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      30.386         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      30.386 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      32.538         cmos2_pclk_16bit 
 USCM_84_120/CLK_USCM              td                    0.000      32.538 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=110)      1.531      34.069         ntclkbufg_7      
 DRM_26_232/CLKA[1]                                                        r       user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM9K/iGopDrm/CLKA
 clock pessimism                                         1.247      35.316                          
 clock uncertainty                                      -0.050      35.266                          

 Recovery time                                          -0.115      35.151                          

 Data required time                                                 35.151                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 35.151                          
 Data arrival time                                                  14.765                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        20.386                          
====================================================================================================

====================================================================================================

Startpoint  : user_axi_m_arbitration/user_rw_fifo_ctrl3/r_wr_rst/opit_0_inv_L5Q_perm/CLK
Endpoint    : user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM9K/iGopDrm/RSTA
Path Group  : cmos2_pclk_16bit
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.269
  Launch Clock Delay      :  11.552
  Clock Pessimism Removal :  1.247

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.977       7.428         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.348       7.776 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.776         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       7.776 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.967         cmos2_pclk_16bit 
 USCM_84_120/CLK_USCM              td                    0.000       9.967 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=110)      1.585      11.552         ntclkbufg_7      
 CLMA_102_140/CLK                                                          r       user_axi_m_arbitration/user_rw_fifo_ctrl3/r_wr_rst/opit_0_inv_L5Q_perm/CLK

 CLMA_102_140/Q0                   tco                   0.289      11.841 r       user_axi_m_arbitration/user_rw_fifo_ctrl3/r_wr_rst/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.415      12.256         user_axi_m_arbitration/user_rw_fifo_ctrl3/r_wr_rst
 CLMS_98_145/Y2                    td                    0.492      12.748 f       user_axi_m_arbitration/user_rw_fifo_ctrl3/N17/gateop_perm/Z
                                   net (fanout=50)       1.841      14.589         user_axi_m_arbitration/user_rw_fifo_ctrl3/N17
 DRM_26_232/RSTA[0]                                                        f       user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM9K/iGopDrm/RSTA

 Data arrival time                                                  14.589         Logic Levels: 1  
                                                                                   Logic: 0.781ns(25.716%), Route: 2.256ns(74.284%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047      24.918 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.918         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082      25.000 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.137      30.137         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.249      30.386 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      30.386         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      30.386 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      32.538         cmos2_pclk_16bit 
 USCM_84_120/CLK_USCM              td                    0.000      32.538 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=110)      1.531      34.069         ntclkbufg_7      
 DRM_26_232/CLKA[0]                                                        r       user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM9K/iGopDrm/CLKA
 clock pessimism                                         1.247      35.316                          
 clock uncertainty                                      -0.050      35.266                          

 Recovery time                                          -0.115      35.151                          

 Data required time                                                 35.151                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 35.151                          
 Data arrival time                                                  14.589                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        20.562                          
====================================================================================================

====================================================================================================

Startpoint  : user_axi_m_arbitration/user_rw_fifo_ctrl3/r_wr_rst/opit_0_inv_L5Q_perm/CLK
Endpoint    : user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[4]/opit_0_L5Q_perm/RS
Path Group  : cmos2_pclk_16bit
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.269
  Launch Clock Delay      :  11.552
  Clock Pessimism Removal :  1.229

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.977       7.428         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.348       7.776 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.776         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       7.776 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.967         cmos2_pclk_16bit 
 USCM_84_120/CLK_USCM              td                    0.000       9.967 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=110)      1.585      11.552         ntclkbufg_7      
 CLMA_102_140/CLK                                                          r       user_axi_m_arbitration/user_rw_fifo_ctrl3/r_wr_rst/opit_0_inv_L5Q_perm/CLK

 CLMA_102_140/Q0                   tco                   0.289      11.841 r       user_axi_m_arbitration/user_rw_fifo_ctrl3/r_wr_rst/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.415      12.256         user_axi_m_arbitration/user_rw_fifo_ctrl3/r_wr_rst
 CLMS_98_145/Y2                    td                    0.492      12.748 f       user_axi_m_arbitration/user_rw_fifo_ctrl3/N17/gateop_perm/Z
                                   net (fanout=50)       1.259      14.007         user_axi_m_arbitration/user_rw_fifo_ctrl3/N17
 CLMS_102_97/RS                                                            f       user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[4]/opit_0_L5Q_perm/RS

 Data arrival time                                                  14.007         Logic Levels: 1  
                                                                                   Logic: 0.781ns(31.813%), Route: 1.674ns(68.187%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047      24.918 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.918         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082      25.000 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.137      30.137         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.249      30.386 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      30.386         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      30.386 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      32.538         cmos2_pclk_16bit 
 USCM_84_120/CLK_USCM              td                    0.000      32.538 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=110)      1.531      34.069         ntclkbufg_7      
 CLMS_102_97/CLK                                                           r       user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[4]/opit_0_L5Q_perm/CLK
 clock pessimism                                         1.229      35.298                          
 clock uncertainty                                      -0.050      35.248                          

 Recovery time                                          -0.617      34.631                          

 Data required time                                                 34.631                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 34.631                          
 Data arrival time                                                  14.007                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        20.624                          
====================================================================================================

====================================================================================================

Startpoint  : user_axi_m_arbitration/user_rw_fifo_ctrl3/r_wr_rst/opit_0_inv_L5Q_perm/CLK
Endpoint    : user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM9K/iGopDrm/RSTA
Path Group  : cmos2_pclk_16bit
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  11.552
  Launch Clock Delay      :  10.269
  Clock Pessimism Removal :  -1.247

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047       1.118 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.118         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082       1.200 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.137       6.337         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.249       6.586 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.586         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       6.586 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.738         cmos2_pclk_16bit 
 USCM_84_120/CLK_USCM              td                    0.000       8.738 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=110)      1.531      10.269         ntclkbufg_7      
 CLMA_102_140/CLK                                                          r       user_axi_m_arbitration/user_rw_fifo_ctrl3/r_wr_rst/opit_0_inv_L5Q_perm/CLK

 CLMA_102_140/Q0                   tco                   0.222      10.491 f       user_axi_m_arbitration/user_rw_fifo_ctrl3/r_wr_rst/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.342      10.833         user_axi_m_arbitration/user_rw_fifo_ctrl3/r_wr_rst
 CLMS_98_145/Y2                    td                    0.356      11.189 f       user_axi_m_arbitration/user_rw_fifo_ctrl3/N17/gateop_perm/Z
                                   net (fanout=50)       0.628      11.817         user_axi_m_arbitration/user_rw_fifo_ctrl3/N17
 DRM_82_128/RSTA[0]                                                        f       user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM9K/iGopDrm/RSTA

 Data arrival time                                                  11.817         Logic Levels: 1  
                                                                                   Logic: 0.578ns(37.339%), Route: 0.970ns(62.661%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.977       7.428         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.348       7.776 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.776         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       7.776 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.967         cmos2_pclk_16bit 
 USCM_84_120/CLK_USCM              td                    0.000       9.967 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=110)      1.585      11.552         ntclkbufg_7      
 DRM_82_128/CLKA[0]                                                        r       user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM9K/iGopDrm/CLKA
 clock pessimism                                        -1.247      10.305                          
 clock uncertainty                                       0.000      10.305                          

 Removal time                                           -0.046      10.259                          

 Data required time                                                 10.259                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.259                          
 Data arrival time                                                  11.817                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.558                          
====================================================================================================

====================================================================================================

Startpoint  : user_axi_m_arbitration/user_rw_fifo_ctrl3/r_wr_rst/opit_0_inv_L5Q_perm/CLK
Endpoint    : user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/RS
Path Group  : cmos2_pclk_16bit
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  11.552
  Launch Clock Delay      :  10.269
  Clock Pessimism Removal :  -1.229

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047       1.118 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.118         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082       1.200 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.137       6.337         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.249       6.586 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.586         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       6.586 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.738         cmos2_pclk_16bit 
 USCM_84_120/CLK_USCM              td                    0.000       8.738 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=110)      1.531      10.269         ntclkbufg_7      
 CLMA_102_140/CLK                                                          r       user_axi_m_arbitration/user_rw_fifo_ctrl3/r_wr_rst/opit_0_inv_L5Q_perm/CLK

 CLMA_102_140/Q0                   tco                   0.222      10.491 f       user_axi_m_arbitration/user_rw_fifo_ctrl3/r_wr_rst/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.342      10.833         user_axi_m_arbitration/user_rw_fifo_ctrl3/r_wr_rst
 CLMS_98_145/Y2                    td                    0.340      11.173 r       user_axi_m_arbitration/user_rw_fifo_ctrl3/N17/gateop_perm/Z
                                   net (fanout=50)       0.739      11.912         user_axi_m_arbitration/user_rw_fifo_ctrl3/N17
 CLMS_102_105/RSCO                 td                    0.105      12.017 r       user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/rwptr2[11]/opit_0/RSOUT
                                   net (fanout=4)        0.000      12.017         ntR1683          
 CLMS_102_109/RSCI                                                         r       user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/RS

 Data arrival time                                                  12.017         Logic Levels: 2  
                                                                                   Logic: 0.667ns(38.158%), Route: 1.081ns(61.842%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.977       7.428         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.348       7.776 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.776         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       7.776 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.967         cmos2_pclk_16bit 
 USCM_84_120/CLK_USCM              td                    0.000       9.967 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=110)      1.585      11.552         ntclkbufg_7      
 CLMS_102_109/CLK                                                          r       user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                        -1.229      10.323                          
 clock uncertainty                                       0.000      10.323                          

 Removal time                                            0.000      10.323                          

 Data required time                                                 10.323                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.323                          
 Data arrival time                                                  12.017                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.694                          
====================================================================================================

====================================================================================================

Startpoint  : user_axi_m_arbitration/user_rw_fifo_ctrl3/r_wr_rst/opit_0_inv_L5Q_perm/CLK
Endpoint    : user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[5]/opit_0_L5Q_perm/RS
Path Group  : cmos2_pclk_16bit
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  11.552
  Launch Clock Delay      :  10.269
  Clock Pessimism Removal :  -1.229

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047       1.118 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.118         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082       1.200 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.137       6.337         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.249       6.586 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.586         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       6.586 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.738         cmos2_pclk_16bit 
 USCM_84_120/CLK_USCM              td                    0.000       8.738 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=110)      1.531      10.269         ntclkbufg_7      
 CLMA_102_140/CLK                                                          r       user_axi_m_arbitration/user_rw_fifo_ctrl3/r_wr_rst/opit_0_inv_L5Q_perm/CLK

 CLMA_102_140/Q0                   tco                   0.222      10.491 f       user_axi_m_arbitration/user_rw_fifo_ctrl3/r_wr_rst/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.342      10.833         user_axi_m_arbitration/user_rw_fifo_ctrl3/r_wr_rst
 CLMS_98_145/Y2                    td                    0.340      11.173 r       user_axi_m_arbitration/user_rw_fifo_ctrl3/N17/gateop_perm/Z
                                   net (fanout=50)       0.739      11.912         user_axi_m_arbitration/user_rw_fifo_ctrl3/N17
 CLMS_102_105/RSCO                 td                    0.105      12.017 r       user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/rwptr2[11]/opit_0/RSOUT
                                   net (fanout=4)        0.000      12.017         ntR1683          
 CLMS_102_109/RSCI                                                         r       user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[5]/opit_0_L5Q_perm/RS

 Data arrival time                                                  12.017         Logic Levels: 2  
                                                                                   Logic: 0.667ns(38.158%), Route: 1.081ns(61.842%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.977       7.428         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.348       7.776 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.776         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       7.776 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.967         cmos2_pclk_16bit 
 USCM_84_120/CLK_USCM              td                    0.000       9.967 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=110)      1.585      11.552         ntclkbufg_7      
 CLMS_102_109/CLK                                                          r       user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[5]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -1.229      10.323                          
 clock uncertainty                                       0.000      10.323                          

 Removal time                                            0.000      10.323                          

 Data required time                                                 10.323                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.323                          
 Data arrival time                                                  12.017                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.694                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[12]/opit_0_A2Q21/CLK
Endpoint    : user_hdmi_ctrl/rstn_temp1/opit_0/RS
Path Group  : ref_clk|user_pll_cfg/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.617
  Launch Clock Delay      :  4.961
  Clock Pessimism Removal :  0.315

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ref_clk|user_pll_cfg/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N22             
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       user_pll_cfg/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078       3.376         iic_clk          
 USCM_84_112/CLK_USCM              td                    0.000       3.376 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=234)      1.585       4.961         ntclkbufg_5      
 CLMA_114_224/CLK                                                          r       rstn_1ms[12]/opit_0_A2Q21/CLK

 CLMA_114_224/Q3                   tco                   0.288       5.249 r       rstn_1ms[12]/opit_0_A2Q21/Q1
                                   net (fanout=2)        0.547       5.796         rstn_1ms[12]     
 CLMS_114_225/Y0                   td                    0.320       6.116 r       N695_10/gateop_perm/Z
                                   net (fanout=2)        0.401       6.517         _N109853         
 CLMS_114_221/Y3                   td                    0.315       6.832 f       user_hdmi_ctrl/N0/gateop_perm/Z
                                   net (fanout=2)        0.364       7.196         user_hdmi_ctrl/N0
 CLMS_114_217/RS                                                           f       user_hdmi_ctrl/rstn_temp1/opit_0/RS

 Data arrival time                                                   7.196         Logic Levels: 2  
                                                                                   Logic: 0.923ns(41.298%), Route: 1.312ns(58.702%)
----------------------------------------------------------------------------------------------------

 Clock ref_clk|user_pll_cfg/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       100.000     100.000 r                        
 P20                                                     0.000     100.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074     100.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    1.047     101.121 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     101.121         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048     101.169 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758     101.927         _N22             
 PLL_158_55/CLK_OUT0               td                    0.100     102.027 r       user_pll_cfg/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059     103.086         iic_clk          
 USCM_84_112/CLK_USCM              td                    0.000     103.086 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=234)      1.531     104.617         ntclkbufg_5      
 CLMS_114_217/CLK                                                          r       user_hdmi_ctrl/rstn_temp1/opit_0/CLK
 clock pessimism                                         0.315     104.932                          
 clock uncertainty                                      -0.150     104.782                          

 Recovery time                                          -0.617     104.165                          

 Data required time                                                104.165                          
----------------------------------------------------------------------------------------------------
 Data required time                                                104.165                          
 Data arrival time                                                   7.196                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        96.969                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[0]/opit_0_L5Q_perm/CLK
Endpoint    : user_hdmi_ctrl/rstn_temp1/opit_0/RS
Path Group  : ref_clk|user_pll_cfg/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.961
  Launch Clock Delay      :  4.617
  Clock Pessimism Removal :  -0.315

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ref_clk|user_pll_cfg/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       1.927         _N22             
 PLL_158_55/CLK_OUT0               td                    0.100       2.027 r       user_pll_cfg/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059       3.086         iic_clk          
 USCM_84_112/CLK_USCM              td                    0.000       3.086 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=234)      1.531       4.617         ntclkbufg_5      
 CLMS_114_221/CLK                                                          r       rstn_1ms[0]/opit_0_L5Q_perm/CLK

 CLMS_114_221/Q2                   tco                   0.224       4.841 f       rstn_1ms[0]/opit_0_L5Q_perm/Q
                                   net (fanout=5)        0.088       4.929         rstn_1ms[0]      
 CLMS_114_221/Y3                   td                    0.194       5.123 f       user_hdmi_ctrl/N0/gateop_perm/Z
                                   net (fanout=2)        0.303       5.426         user_hdmi_ctrl/N0
 CLMS_114_217/RS                                                           f       user_hdmi_ctrl/rstn_temp1/opit_0/RS

 Data arrival time                                                   5.426         Logic Levels: 1  
                                                                                   Logic: 0.418ns(51.669%), Route: 0.391ns(48.331%)
----------------------------------------------------------------------------------------------------

 Clock ref_clk|user_pll_cfg/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N22             
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       user_pll_cfg/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078       3.376         iic_clk          
 USCM_84_112/CLK_USCM              td                    0.000       3.376 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=234)      1.585       4.961         ntclkbufg_5      
 CLMS_114_217/CLK                                                          r       user_hdmi_ctrl/rstn_temp1/opit_0/CLK
 clock pessimism                                        -0.315       4.646                          
 clock uncertainty                                       0.000       4.646                          

 Removal time                                           -0.220       4.426                          

 Data required time                                                  4.426                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.426                          
 Data arrival time                                                   5.426                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.000                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_MUX4TO1Q/CLK
Endpoint    : mem_rst_n (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N22             
 USCM_84_114/CLK_USCM              td                    0.000       3.842 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_16/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         ddr_ip_clk       
 USCM_84_118/CLK_USCM              td                    0.000       9.369 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4492)     1.585      10.954         ntclkbufg_0      
 CLMA_46_196/CLK                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_MUX4TO1Q/CLK

 CLMA_46_196/Q2                    tco                   0.289      11.243 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_MUX4TO1Q/Q
                                   net (fanout=1214)     1.534      12.777         I_ipsxb_ddr_top/u_ddrphy_top/calib_done
 CLMA_30_268/Y1                    td                    0.316      13.093 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/N48/gateop_perm/Z
                                   net (fanout=1)        1.694      14.787         nt_mem_rst_n     
 IOL_7_369/DO                      td                    0.139      14.926 f       mem_rst_n_obuf/opit_1/O
                                   net (fanout=1)        0.000      14.926         mem_rst_n_obuf/ntO
 IOBS_LR_0_368/PAD                 td                    3.903      18.829 f       mem_rst_n_obuf/opit_0/O
                                   net (fanout=1)        0.096      18.925         mem_rst_n        
 C1                                                                        f       mem_rst_n (port) 

 Data arrival time                                                  18.925         Logic Levels: 3  
                                                                                   Logic: 4.647ns(58.299%), Route: 3.324ns(41.701%)
====================================================================================================

====================================================================================================

Startpoint  : user_axi_m_arbitration/u_axi_full_m2/r_fram_done/opit_0_inv/CLK
Endpoint    : fram2_done (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N22             
 USCM_84_114/CLK_USCM              td                    0.000       3.842 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_16/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         ddr_ip_clk       
 USCM_84_118/CLK_USCM              td                    0.000       9.369 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4492)     1.585      10.954         ntclkbufg_0      
 CLMA_90_113/CLK                                                           r       user_axi_m_arbitration/u_axi_full_m2/r_fram_done/opit_0_inv/CLK

 CLMA_90_113/Q0                    tco                   0.287      11.241 f       user_axi_m_arbitration/u_axi_full_m2/r_fram_done/opit_0_inv/Q
                                   net (fanout=9)        3.250      14.491         nt_fram2_done    
 IOL_47_374/DO                     td                    0.139      14.630 f       fram2_done_obuf/opit_1/O
                                   net (fanout=1)        0.000      14.630         fram2_done_obuf/ntO
 IOBD_44_376/PAD                   td                    3.818      18.448 f       fram2_done_obuf/opit_0/O
                                   net (fanout=1)        0.039      18.487         fram2_done       
 F7                                                                        f       fram2_done (port)

 Data arrival time                                                  18.487         Logic Levels: 2  
                                                                                   Logic: 4.244ns(56.339%), Route: 3.289ns(43.661%)
====================================================================================================

====================================================================================================

Startpoint  : user_axi_m_arbitration/u_axi_full_m0/r_fram_done/opit_0_inv/CLK
Endpoint    : fram0_done (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N22             
 USCM_84_114/CLK_USCM              td                    0.000       3.842 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_16/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         ddr_ip_clk       
 USCM_84_118/CLK_USCM              td                    0.000       9.369 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4492)     1.585      10.954         ntclkbufg_0      
 CLMA_110_128/CLK                                                          r       user_axi_m_arbitration/u_axi_full_m0/r_fram_done/opit_0_inv/CLK

 CLMA_110_128/Q0                   tco                   0.287      11.241 f       user_axi_m_arbitration/u_axi_full_m0/r_fram_done/opit_0_inv/Q
                                   net (fanout=9)        3.087      14.328         nt_fram0_done    
 IOL_67_374/DO                     td                    0.139      14.467 f       fram0_done_obuf/opit_1/O
                                   net (fanout=1)        0.000      14.467         fram0_done_obuf/ntO
 IOBD_64_376/PAD                   td                    3.818      18.285 f       fram0_done_obuf/opit_0/O
                                   net (fanout=1)        0.097      18.382         fram0_done       
 C5                                                                        f       fram0_done (port)

 Data arrival time                                                  18.382         Logic Levels: 2  
                                                                                   Logic: 4.244ns(57.135%), Route: 3.184ns(42.865%)
====================================================================================================

====================================================================================================

Startpoint  : eth_rgmii_rxd_0[3] (port)
Endpoint    : eth0_gmii_to_rgmii/rgmii_rx_data[3].gmii_rxd_in/gateigddr_IOL/PADI
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 F18                                                     0.000       0.000 r       eth_rgmii_rxd_0[3] (port)
                                   net (fanout=1)        0.061       0.061         nt_eth_rgmii_rxd_0[3]
 IOBS_LR_328_369/DIN               td                    1.047       1.108 r       eth0_gmii_to_rgmii/rgmii_rx_data[3].u_rgmii_rxd_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.108         eth0_gmii_to_rgmii/rgmii_rx_data[3].u_rgmii_rxd_ibuf/ntD
 IOL_327_370/DI                                                            r       eth0_gmii_to_rgmii/rgmii_rx_data[3].gmii_rxd_in/gateigddr_IOL/PADI

 Data arrival time                                                   1.108         Logic Levels: 1  
                                                                                   Logic: 1.047ns(94.495%), Route: 0.061ns(5.505%)
====================================================================================================

====================================================================================================

Startpoint  : eth_rgmii_rxd_0[1] (port)
Endpoint    : eth0_gmii_to_rgmii/rgmii_rx_data[1].gmii_rxd_in/gateigddr_IOL/PADI
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 D21                                                     0.000       0.000 r       eth_rgmii_rxd_0[1] (port)
                                   net (fanout=1)        0.084       0.084         nt_eth_rgmii_rxd_0[1]
 IOBS_LR_328_289/DIN               td                    1.047       1.131 r       eth0_gmii_to_rgmii/rgmii_rx_data[1].u_rgmii_rxd_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.131         eth0_gmii_to_rgmii/rgmii_rx_data[1].u_rgmii_rxd_ibuf/ntD
 IOL_327_290/DI                                                            r       eth0_gmii_to_rgmii/rgmii_rx_data[1].gmii_rxd_in/gateigddr_IOL/PADI

 Data arrival time                                                   1.131         Logic Levels: 1  
                                                                                   Logic: 1.047ns(92.573%), Route: 0.084ns(7.427%)
====================================================================================================

====================================================================================================

Startpoint  : eth_rgmii_rxd_0[2] (port)
Endpoint    : eth0_gmii_to_rgmii/rgmii_rx_data[2].gmii_rxd_in/gateigddr_IOL/PADI
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 D22                                                     0.000       0.000 r       eth_rgmii_rxd_0[2] (port)
                                   net (fanout=1)        0.099       0.099         nt_eth_rgmii_rxd_0[2]
 IOBR_LR_328_288/DIN               td                    1.047       1.146 r       eth0_gmii_to_rgmii/rgmii_rx_data[2].u_rgmii_rxd_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.146         eth0_gmii_to_rgmii/rgmii_rx_data[2].u_rgmii_rxd_ibuf/ntD
 IOL_327_289/DI                                                            r       eth0_gmii_to_rgmii/rgmii_rx_data[2].gmii_rxd_in/gateigddr_IOL/PADI

 Data arrival time                                                   1.146         Logic Levels: 1  
                                                                                   Logic: 1.047ns(91.361%), Route: 0.099ns(8.639%)
====================================================================================================

{ref_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.380       10.000          0.620           High Pulse Width  CLMS_114_133/CLK        I_ipsxb_ddr_top/u_ddrp_rstn_sync/sig_async_r1[0]/opit_0_inv/CLK
 9.380       10.000          0.620           Low Pulse Width   CLMS_114_133/CLK        I_ipsxb_ddr_top/u_ddrp_rstn_sync/sig_async_r1[0]/opit_0_inv/CLK
 9.380       10.000          0.620           Low Pulse Width   CLMS_114_133/CLK        I_ipsxb_ddr_top/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
====================================================================================================

{eth_rgmii_rxc_0} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 2.483       4.000           1.517           High Pulse Width  IOL_327_362/CLK_SYS     eth0_gmii_to_rgmii/gmii_ctl_in/gateigddr_IOL/SYSCLK
 2.483       4.000           1.517           Low Pulse Width   IOL_327_362/CLK_SYS     eth0_gmii_to_rgmii/gmii_ctl_in/gateigddr_IOL/SYSCLK
 2.483       4.000           1.517           High Pulse Width  IOL_327_269/CLK_SYS     eth0_gmii_to_rgmii/gtp_outbuft1/opit_1_IOL/SYSCLK
====================================================================================================

{pix_clk_in} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 2.469       3.367           0.898           High Pulse Width  DRM_142_68/CLKA[0]      hdmi_video_zoom/user_interpolation_ram0/U_ipml_sdpram_interpolation_ram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 2.469       3.367           0.898           Low Pulse Width   DRM_142_68/CLKA[0]      hdmi_video_zoom/user_interpolation_ram0/U_ipml_sdpram_interpolation_ram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 2.469       3.367           0.898           High Pulse Width  DRM_142_68/CLKB[0]      hdmi_video_zoom/user_interpolation_ram0/U_ipml_sdpram_interpolation_ram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
====================================================================================================

{ddrphy_clkin} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 3.100       5.000           1.900           Low Pulse Width   CLMS_62_137/CLK         I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/ram16x1d/WCLK
 3.100       5.000           1.900           High Pulse Width  CLMS_62_137/CLK         I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/ram16x1d/WCLK
 3.100       5.000           1.900           Low Pulse Width   CLMS_66_137/CLK         I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_1/ram16x1d/WCLK
====================================================================================================

{ioclk0} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.397       1.250           0.853           High Pulse Width  DQSL_6_348/CLK_IO       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0/IOCLK
 0.397       1.250           0.853           Low Pulse Width   DQSL_6_348/CLK_IO       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0/IOCLK
 0.397       1.250           0.853           High Pulse Width  DQSL_6_304/CLK_IO       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group[3].u_ddc_ca/opit_0/IOCLK
====================================================================================================

{ioclk1} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.397       1.250           0.853           High Pulse Width  DQSL_6_152/CLK_IO       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
 0.397       1.250           0.853           Low Pulse Width   DQSL_6_152/CLK_IO       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
 0.397       1.250           0.853           High Pulse Width  DQSL_6_180/CLK_IO       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
====================================================================================================

{ioclk2} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.397       1.250           0.853           High Pulse Width  DQSL_6_28/CLK_IO        I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/IOCLK
 0.397       1.250           0.853           Low Pulse Width   DQSL_6_28/CLK_IO        I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/IOCLK
 0.397       1.250           0.853           High Pulse Width  DQSL_6_100/CLK_IO       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_ddc_ca/opit_0/IOCLK
====================================================================================================

{ioclk_gate_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 4.580       5.000           0.420           High Pulse Width  CLMA_150_192/CLK        I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/CLK
 4.580       5.000           0.420           Low Pulse Width   CLMA_150_192/CLK        I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/CLK
====================================================================================================

{pix_clk_out} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 2.435       3.333           0.898           Low Pulse Width   DRM_234_88/CLKA[0]      eth0_img_pkt/u_eth_pkt_fifo/U_ipml_fifo_eth_pkt_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 2.435       3.333           0.898           High Pulse Width  DRM_234_88/CLKA[0]      eth0_img_pkt/u_eth_pkt_fifo/U_ipml_fifo_eth_pkt_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 2.435       3.333           0.898           High Pulse Width  DRM_278_212/CLKA[0]     eth0_img_pkt/u_eth_pkt_fifo/U_ipml_fifo_eth_pkt_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKA[0]
====================================================================================================

{cmos1_pclk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 5.330       5.950           0.620           High Pulse Width  CLMS_70_25/CLK          cmos1_8_16bit/cnt[0]/opit_0_L5Q_perm/CLK
 5.330       5.950           0.620           Low Pulse Width   CLMS_70_25/CLK          cmos1_8_16bit/cnt[0]/opit_0_L5Q_perm/CLK
 5.330       5.950           0.620           High Pulse Width  CLMS_70_25/CLK          cmos1_8_16bit/cnt[1]/opit_0_L5Q_perm/CLK
====================================================================================================

{cmos2_pclk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 5.330       5.950           0.620           Low Pulse Width   CLMS_50_73/CLK          cmos2_8_16bit/de_i_r/opit_0/CLK
 5.330       5.950           0.620           High Pulse Width  CLMS_50_73/CLK          cmos2_8_16bit/de_i_r/opit_0/CLK
 5.330       5.950           0.620           Low Pulse Width   CLMS_50_73/CLK          cmos2_8_16bit/de_i_r1/opit_0/CLK
====================================================================================================

{cmos1_pclk_16bit} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 11.002      11.900          0.898           Low Pulse Width   DRM_26_148/CLKA[0]      user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKA
 11.002      11.900          0.898           High Pulse Width  DRM_26_148/CLKA[0]      user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKA
 11.002      11.900          0.898           High Pulse Width  DRM_26_148/CLKA[1]      user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM9K/iGopDrm/CLKA
====================================================================================================

{cmos2_pclk_16bit} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 11.002      11.900          0.898           High Pulse Width  DRM_82_168/CLKA[1]      user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKA
 11.002      11.900          0.898           Low Pulse Width   DRM_82_168/CLKA[1]      user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKA
 11.002      11.900          0.898           High Pulse Width  DRM_54_88/CLKA[0]       user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM9K/iGopDrm/CLKA
====================================================================================================

{clk_25M} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 19.580      20.000          0.420           High Pulse Width  CLMA_154_105/CLK        coms1_reg_config/clock_20k/opit_0_inv_L5Q_perm/CLK
 19.580      20.000          0.420           Low Pulse Width   CLMA_154_105/CLK        coms1_reg_config/clock_20k/opit_0_inv_L5Q_perm/CLK
 19.580      20.000          0.420           High Pulse Width  CLMA_154_105/CLK        coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/CLK
====================================================================================================

{ref_clk|user_pll_cfg/u_pll_e3/CLKOUT0_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 49.102      50.000          0.898           High Pulse Width  DRM_178_128/CLKA[0]     user_hdmi_ctrl/user_ms7200_ctrl/N1219_2_concat_3/iGopDrm/CLKA[0]
 49.102      50.000          0.898           Low Pulse Width   DRM_178_128/CLKA[0]     user_hdmi_ctrl/user_ms7200_ctrl/N1219_2_concat_3/iGopDrm/CLKA[0]
 49.102      50.000          0.898           Low Pulse Width   DRM_178_128/CLKB[0]     user_hdmi_ctrl/user_ms7200_ctrl/N1219_2_concat_3/iGopDrm/CLKB[0]
====================================================================================================

{DebugCore_JCLK} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 24.102      25.000          0.898           High Pulse Width  DRM_142_108/CLKB[0]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKB[0]
 24.102      25.000          0.898           Low Pulse Width   DRM_142_108/CLKB[0]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKB[0]
 24.102      25.000          0.898           High Pulse Width  DRM_142_168/CLKB[0]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_0_0/iGopDrm/CLKB[0]
====================================================================================================

{DebugCore_CAPTURE} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 49.380      50.000          0.620           High Pulse Width  CLMS_242_73/CLK         u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 49.380      50.000          0.620           Low Pulse Width   CLMS_242_73/CLK         u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 49.380      50.000          0.620           High Pulse Width  CLMS_242_73/CLK         u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
====================================================================================================

====================================================================================================
Fast Corner
****************************************************************************************************
====================================================================================================

Startpoint  : u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/cntr[5]/opit_0_L5Q_perm/CLK
Endpoint    : u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/cntr[11]/opit_0_L5Q_perm/L1
Path Group  : ref_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.777
  Launch Clock Delay      :  3.113
  Clock Pessimism Removal :  0.300

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         ref_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.096       1.031 r       ref_clk_ibuf/opit_1/OUT
                                   net (fanout=296)      2.082       3.113         nt_ref_clk       
 CLMA_138_317/CLK                                                          r       u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/cntr[5]/opit_0_L5Q_perm/CLK

 CLMA_138_317/Q0                   tco                   0.223       3.336 r       u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/cntr[5]/opit_0_L5Q_perm/Q
                                   net (fanout=14)       0.387       3.723         u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/cntr [5]
 CLMA_138_328/Y1                   td                    0.359       4.082 f       u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/hsst_fsm_fsm[3:0]_70/gateop_perm/Z
                                   net (fanout=9)        0.488       4.570         u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/_N100980
 CLMA_150_320/Y1                   td                    0.244       4.814 f       u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/N702_2/gateop_perm/Z
                                   net (fanout=3)        0.284       5.098         u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/N324
 CLMA_146_316/Y2                   td                    0.227       5.325 f       u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/N483_3/gateop_perm/Z
                                   net (fanout=1)        0.151       5.476         u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/_N110360
 CLMA_146_316/Y1                   td                    0.151       5.627 f       u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/N483_5/gateop_perm/Z
                                   net (fanout=2)        0.420       6.047         u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/_N100550
 CLMA_146_328/Y2                   td                    0.264       6.311 f       u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/N486_30/gateop/F
                                   net (fanout=5)        0.356       6.667         u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/_N10999
 CLMA_150_320/Y2                   td                    0.264       6.931 f       u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/N486_23_or[2]_2/gateop_perm/Z
                                   net (fanout=8)        0.481       7.412         u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/_N88462
 CLMA_138_333/C1                                                           f       u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/cntr[11]/opit_0_L5Q_perm/L1

 Data arrival time                                                   7.412         Logic Levels: 6  
                                                                                   Logic: 1.732ns(40.288%), Route: 2.567ns(59.712%)
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074      20.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         ref_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.066      20.875 r       ref_clk_ibuf/opit_1/OUT
                                   net (fanout=296)      1.902      22.777         nt_ref_clk       
 CLMA_138_333/CLK                                                          r       u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/cntr[11]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.300      23.077                          
 clock uncertainty                                      -0.050      23.027                          

 Setup time                                             -0.190      22.837                          

 Data required time                                                 22.837                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.837                          
 Data arrival time                                                   7.412                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.425                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/cntr[5]/opit_0_L5Q_perm/CLK
Endpoint    : u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/cntr[7]/opit_0_L5Q_perm/L3
Path Group  : ref_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.021  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.818
  Launch Clock Delay      :  3.113
  Clock Pessimism Removal :  0.316

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         ref_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.096       1.031 r       ref_clk_ibuf/opit_1/OUT
                                   net (fanout=296)      2.082       3.113         nt_ref_clk       
 CLMA_138_317/CLK                                                          r       u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/cntr[5]/opit_0_L5Q_perm/CLK

 CLMA_138_317/Q0                   tco                   0.223       3.336 r       u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/cntr[5]/opit_0_L5Q_perm/Q
                                   net (fanout=14)       0.387       3.723         u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/cntr [5]
 CLMA_138_328/Y1                   td                    0.359       4.082 f       u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/hsst_fsm_fsm[3:0]_70/gateop_perm/Z
                                   net (fanout=9)        0.488       4.570         u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/_N100980
 CLMA_150_320/Y1                   td                    0.244       4.814 f       u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/N702_2/gateop_perm/Z
                                   net (fanout=3)        0.284       5.098         u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/N324
 CLMA_146_316/Y2                   td                    0.227       5.325 f       u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/N483_3/gateop_perm/Z
                                   net (fanout=1)        0.151       5.476         u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/_N110360
 CLMA_146_316/Y1                   td                    0.151       5.627 f       u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/N483_5/gateop_perm/Z
                                   net (fanout=2)        0.420       6.047         u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/_N100550
 CLMA_146_328/Y2                   td                    0.264       6.311 f       u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/N486_30/gateop/F
                                   net (fanout=5)        0.356       6.667         u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/_N10999
 CLMA_150_320/Y2                   td                    0.264       6.931 f       u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/N486_23_or[2]_2/gateop_perm/Z
                                   net (fanout=8)        0.414       7.345         u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/_N88462
 CLMA_138_328/C3                                                           f       u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/cntr[7]/opit_0_L5Q_perm/L3

 Data arrival time                                                   7.345         Logic Levels: 6  
                                                                                   Logic: 1.732ns(40.926%), Route: 2.500ns(59.074%)
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074      20.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         ref_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.066      20.875 r       ref_clk_ibuf/opit_1/OUT
                                   net (fanout=296)      1.943      22.818         nt_ref_clk       
 CLMA_138_328/CLK                                                          r       u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/cntr[7]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.316      23.134                          
 clock uncertainty                                      -0.050      23.084                          

 Setup time                                             -0.308      22.776                          

 Data required time                                                 22.776                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.776                          
 Data arrival time                                                   7.345                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.431                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/cntr[5]/opit_0_L5Q_perm/CLK
Endpoint    : u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/cntr[9]/opit_0_L5Q/L1
Path Group  : ref_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.777
  Launch Clock Delay      :  3.113
  Clock Pessimism Removal :  0.300

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         ref_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.096       1.031 r       ref_clk_ibuf/opit_1/OUT
                                   net (fanout=296)      2.082       3.113         nt_ref_clk       
 CLMA_138_317/CLK                                                          r       u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/cntr[5]/opit_0_L5Q_perm/CLK

 CLMA_138_317/Q0                   tco                   0.223       3.336 r       u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/cntr[5]/opit_0_L5Q_perm/Q
                                   net (fanout=14)       0.387       3.723         u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/cntr [5]
 CLMA_138_328/Y1                   td                    0.359       4.082 f       u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/hsst_fsm_fsm[3:0]_70/gateop_perm/Z
                                   net (fanout=9)        0.488       4.570         u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/_N100980
 CLMA_150_320/Y1                   td                    0.244       4.814 f       u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/N702_2/gateop_perm/Z
                                   net (fanout=3)        0.284       5.098         u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/N324
 CLMA_146_316/Y2                   td                    0.227       5.325 f       u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/N483_3/gateop_perm/Z
                                   net (fanout=1)        0.151       5.476         u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/_N110360
 CLMA_146_316/Y1                   td                    0.151       5.627 f       u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/N483_5/gateop_perm/Z
                                   net (fanout=2)        0.420       6.047         u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/_N100550
 CLMA_146_328/Y2                   td                    0.264       6.311 f       u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/N486_30/gateop/F
                                   net (fanout=5)        0.356       6.667         u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/_N10999
 CLMA_150_320/Y2                   td                    0.264       6.931 f       u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/N486_23_or[2]_2/gateop_perm/Z
                                   net (fanout=8)        0.416       7.347         u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/_N88462
 CLMA_138_333/B1                                                           f       u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/cntr[9]/opit_0_L5Q/L1

 Data arrival time                                                   7.347         Logic Levels: 6  
                                                                                   Logic: 1.732ns(40.907%), Route: 2.502ns(59.093%)
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074      20.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         ref_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.066      20.875 r       ref_clk_ibuf/opit_1/OUT
                                   net (fanout=296)      1.902      22.777         nt_ref_clk       
 CLMA_138_333/CLK                                                          r       u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/cntr[9]/opit_0_L5Q/CLK
 clock pessimism                                         0.300      23.077                          
 clock uncertainty                                      -0.050      23.027                          

 Setup time                                             -0.170      22.857                          

 Data required time                                                 22.857                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.857                          
 Data arrival time                                                   7.347                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.510                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/pll_lock_multi_sw_sync/sig_synced/opit_0_inv/CLK
Endpoint    : u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/pll_lock_multi_sw_deb/signal_b_neg/opit_0_inv_L5Q_perm/L1
Path Group  : ref_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.609  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.650
  Launch Clock Delay      :  2.824
  Clock Pessimism Removal :  -0.217

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         ref_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.066       0.875 r       ref_clk_ibuf/opit_1/OUT
                                   net (fanout=296)      1.949       2.824         nt_ref_clk       
 CLMA_122_324/CLK                                                          r       u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/pll_lock_multi_sw_sync/sig_synced/opit_0_inv/CLK

 CLMA_122_324/Q0                   tco                   0.182       3.006 r       u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/pll_lock_multi_sw_sync/sig_synced/opit_0_inv/Q
                                   net (fanout=17)       0.177       3.183         u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/s_P_PLL_LOCK
 CLMA_122_316/A1                                                           r       u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/pll_lock_multi_sw_deb/signal_b_neg/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   3.183         Logic Levels: 0  
                                                                                   Logic: 0.182ns(50.696%), Route: 0.177ns(49.304%)
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         ref_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.096       1.031 r       ref_clk_ibuf/opit_1/OUT
                                   net (fanout=296)      2.619       3.650         nt_ref_clk       
 CLMA_122_316/CLK                                                          r       u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/pll_lock_multi_sw_deb/signal_b_neg/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.217       3.433                          
 clock uncertainty                                       0.000       3.433                          

 Hold time                                              -0.093       3.340                          

 Data required time                                                  3.340                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.340                          
 Data arrival time                                                   3.183                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.157                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/pll_lock_multi_sw_wtchdg/cnt_2[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/pll_lock_multi_sw_wtchdg/cnt_2[2]/opit_0_inv_A2Q21/I10
Path Group  : ref_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.628  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.600
  Launch Clock Delay      :  2.755
  Clock Pessimism Removal :  -0.217

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         ref_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.066       0.875 r       ref_clk_ibuf/opit_1/OUT
                                   net (fanout=296)      1.880       2.755         nt_ref_clk       
 CLMA_126_324/CLK                                                          r       u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/pll_lock_multi_sw_wtchdg/cnt_2[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_126_324/Q1                   tco                   0.184       2.939 r       u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/pll_lock_multi_sw_wtchdg/cnt_2[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.219       3.158         u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/pll_lock_multi_sw_wtchdg/cnt_2 [0]
 CLMA_126_316/B0                                                           r       u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/pll_lock_multi_sw_wtchdg/cnt_2[2]/opit_0_inv_A2Q21/I10

 Data arrival time                                                   3.158         Logic Levels: 0  
                                                                                   Logic: 0.184ns(45.658%), Route: 0.219ns(54.342%)
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         ref_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.096       1.031 r       ref_clk_ibuf/opit_1/OUT
                                   net (fanout=296)      2.325       3.356         nt_ref_clk       
 CLMA_126_317/Y6AB                 td                    0.112       3.468 r       CLKROUTE_6/Z     
                                   net (fanout=2)        0.132       3.600         ntR3994          
 CLMA_126_316/CLK                                                          r       u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/pll_lock_multi_sw_wtchdg/cnt_2[2]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.217       3.383                          
 clock uncertainty                                       0.000       3.383                          

 Hold time                                              -0.069       3.314                          

 Data required time                                                  3.314                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.314                          
 Data arrival time                                                   3.158                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.156                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/pll_lock_multi_sw_wtchdg/cnt_2[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/pll_lock_multi_sw_wtchdg/cnt_2[2]/opit_0_inv_A2Q21/I00
Path Group  : ref_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.628  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.600
  Launch Clock Delay      :  2.755
  Clock Pessimism Removal :  -0.217

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         ref_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.066       0.875 r       ref_clk_ibuf/opit_1/OUT
                                   net (fanout=296)      1.880       2.755         nt_ref_clk       
 CLMA_126_324/CLK                                                          r       u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/pll_lock_multi_sw_wtchdg/cnt_2[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_126_324/Q1                   tco                   0.184       2.939 r       u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/pll_lock_multi_sw_wtchdg/cnt_2[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.218       3.157         u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/pll_lock_multi_sw_wtchdg/cnt_2 [0]
 CLMA_126_316/A0                                                           r       u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/pll_lock_multi_sw_wtchdg/cnt_2[2]/opit_0_inv_A2Q21/I00

 Data arrival time                                                   3.157         Logic Levels: 0  
                                                                                   Logic: 0.184ns(45.771%), Route: 0.218ns(54.229%)
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         ref_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.096       1.031 r       ref_clk_ibuf/opit_1/OUT
                                   net (fanout=296)      2.325       3.356         nt_ref_clk       
 CLMA_126_317/Y6AB                 td                    0.112       3.468 r       CLKROUTE_6/Z     
                                   net (fanout=2)        0.132       3.600         ntR3994          
 CLMA_126_316/CLK                                                          r       u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/pll_lock_multi_sw_wtchdg/cnt_2[2]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.217       3.383                          
 clock uncertainty                                       0.000       3.383                          

 Hold time                                              -0.077       3.306                          

 Data required time                                                  3.306                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.306                          
 Data arrival time                                                   3.157                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.149                          
====================================================================================================

====================================================================================================

Startpoint  : u_udp/u_udp_tx/ip_head[2][0]/opit_0_MUX4TO1Q/CLK
Endpoint    : u_udp/u_udp_tx/check_buffer[19]/opit_0_inv_AQ/Cin
Path Group  : eth_rgmii_rxc_0
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.244
  Launch Clock Delay      :  6.319
  Clock Pessimism Removal :  1.056

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rgmii_rxc_0 (rising edge)
                                                         0.000       0.000 r                        
 M19                                                     0.000       0.000 r       eth_rgmii_rxc_0 (port)
                                   net (fanout=1)        0.084       0.084         eth_rgmii_rxc_0  
 IOBS_LR_328_216/DIN               td                    0.861       0.945 r       eth_rgmii_rxc_0_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.945         eth_rgmii_rxc_0_ibuf/ntD
 IOL_327_217/INCK                  td                    0.058       1.003 r       eth_rgmii_rxc_0_ibuf/opit_1/INCK
                                   net (fanout=1)        0.293       1.296         _N25             
 IOCKDLY_326_60/CLK_OUT            td                    2.942       4.238 r       eth0_gmii_to_rgmii/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.156       5.394         eth0_gmii_to_rgmii/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000       5.394 r       eth0_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2211)     0.925       6.319         rgmii_clk_0      
 CLMS_282_149/CLK                                                          r       u_udp/u_udp_tx/ip_head[2][0]/opit_0_MUX4TO1Q/CLK

 CLMS_282_149/Q1                   tco                   0.223       6.542 f       u_udp/u_udp_tx/ip_head[2][0]/opit_0_MUX4TO1Q/Q
                                   net (fanout=5)        0.374       6.916         u_udp/u_udp_tx/ip_head[2] [0]
                                   td                    0.180       7.096 f       u_udp/u_udp_tx/N3561_1_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.096         u_udp/u_udp_tx/_N9371
 CLMS_290_153/COUT                 td                    0.044       7.140 r       u_udp/u_udp_tx/N3561_1_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.140         u_udp/u_udp_tx/_N9373
                                   td                    0.044       7.184 r       u_udp/u_udp_tx/N3561_1_5/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.184         u_udp/u_udp_tx/_N9375
 CLMS_290_157/Y3                   td                    0.387       7.571 r       u_udp/u_udp_tx/N3561_1_7/gateop_A2/Y1
                                   net (fanout=1)        0.236       7.807         u_udp/u_udp_tx/N3561 [8]
 CLMA_294_160/COUT                 td                    0.265       8.072 r       u_udp/u_udp_tx/N3573_1_7/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.072         u_udp/u_udp_tx/_N6970
 CLMA_294_164/Y1                   td                    0.366       8.438 f       u_udp/u_udp_tx/N3573_1_9/gateop_A2/Y1
                                   net (fanout=1)        0.266       8.704         u_udp/u_udp_tx/N3573 [11]
 CLMA_286_161/COUT                 td                    0.268       8.972 r       u_udp/u_udp_tx/N3576_11/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.972         u_udp/u_udp_tx/_N8085
 CLMA_286_165/Y1                   td                    0.383       9.355 r       u_udp/u_udp_tx/N3576_13/gateop_A2/Y1
                                   net (fanout=1)        0.262       9.617         u_udp/u_udp_tx/N3576 [13]
 CLMA_286_172/Y0                   td                    0.150       9.767 f       u_udp/u_udp_tx/N917_3[13]/gateop_perm/Z
                                   net (fanout=2)        0.378      10.145         u_udp/u_udp_tx/nb1 [13]
 CLMA_290_160/COUT                 td                    0.387      10.532 r       u_udp/u_udp_tx/check_buffer[14]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      10.532         u_udp/u_udp_tx/_N8026
                                   td                    0.044      10.576 r       u_udp/u_udp_tx/check_buffer[16]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      10.576         u_udp/u_udp_tx/_N8028
 CLMA_290_164/COUT                 td                    0.044      10.620 r       u_udp/u_udp_tx/check_buffer[18]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      10.620         u_udp/u_udp_tx/_N8030
 CLMA_290_168/CIN                                                          r       u_udp/u_udp_tx/check_buffer[19]/opit_0_inv_AQ/Cin

 Data arrival time                                                  10.620         Logic Levels: 9  
                                                                                   Logic: 2.785ns(64.752%), Route: 1.516ns(35.248%)
----------------------------------------------------------------------------------------------------

 Clock eth_rgmii_rxc_0 (rising edge)
                                                         8.000       8.000 r                        
 M19                                                     0.000       8.000 r       eth_rgmii_rxc_0 (port)
                                   net (fanout=1)        0.084       8.084         eth_rgmii_rxc_0  
 IOBS_LR_328_216/DIN               td                    0.735       8.819 r       eth_rgmii_rxc_0_ibuf/opit_0/O
                                   net (fanout=1)        0.000       8.819         eth_rgmii_rxc_0_ibuf/ntD
 IOL_327_217/INCK                  td                    0.038       8.857 r       eth_rgmii_rxc_0_ibuf/opit_1/INCK
                                   net (fanout=1)        0.288       9.145         _N25             
 IOCKDLY_326_60/CLK_OUT            td                    2.069      11.214 r       eth0_gmii_to_rgmii/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.135      12.349         eth0_gmii_to_rgmii/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000      12.349 r       eth0_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2211)     0.895      13.244         rgmii_clk_0      
 CLMA_290_168/CLK                                                          r       u_udp/u_udp_tx/check_buffer[19]/opit_0_inv_AQ/CLK
 clock pessimism                                         1.056      14.300                          
 clock uncertainty                                      -0.050      14.250                          

 Setup time                                             -0.132      14.118                          

 Data required time                                                 14.118                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.118                          
 Data arrival time                                                  10.620                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.498                          
====================================================================================================

====================================================================================================

Startpoint  : u_udp/u_udp_tx/ip_head[2][0]/opit_0_MUX4TO1Q/CLK
Endpoint    : u_udp/u_udp_tx/check_buffer[18]/opit_0_inv_A2Q21/Cin
Path Group  : eth_rgmii_rxc_0
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.244
  Launch Clock Delay      :  6.319
  Clock Pessimism Removal :  1.056

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rgmii_rxc_0 (rising edge)
                                                         0.000       0.000 r                        
 M19                                                     0.000       0.000 r       eth_rgmii_rxc_0 (port)
                                   net (fanout=1)        0.084       0.084         eth_rgmii_rxc_0  
 IOBS_LR_328_216/DIN               td                    0.861       0.945 r       eth_rgmii_rxc_0_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.945         eth_rgmii_rxc_0_ibuf/ntD
 IOL_327_217/INCK                  td                    0.058       1.003 r       eth_rgmii_rxc_0_ibuf/opit_1/INCK
                                   net (fanout=1)        0.293       1.296         _N25             
 IOCKDLY_326_60/CLK_OUT            td                    2.942       4.238 r       eth0_gmii_to_rgmii/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.156       5.394         eth0_gmii_to_rgmii/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000       5.394 r       eth0_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2211)     0.925       6.319         rgmii_clk_0      
 CLMS_282_149/CLK                                                          r       u_udp/u_udp_tx/ip_head[2][0]/opit_0_MUX4TO1Q/CLK

 CLMS_282_149/Q1                   tco                   0.223       6.542 f       u_udp/u_udp_tx/ip_head[2][0]/opit_0_MUX4TO1Q/Q
                                   net (fanout=5)        0.374       6.916         u_udp/u_udp_tx/ip_head[2] [0]
                                   td                    0.180       7.096 f       u_udp/u_udp_tx/N3561_1_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.096         u_udp/u_udp_tx/_N9371
 CLMS_290_153/COUT                 td                    0.044       7.140 r       u_udp/u_udp_tx/N3561_1_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.140         u_udp/u_udp_tx/_N9373
                                   td                    0.044       7.184 r       u_udp/u_udp_tx/N3561_1_5/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.184         u_udp/u_udp_tx/_N9375
 CLMS_290_157/Y3                   td                    0.387       7.571 r       u_udp/u_udp_tx/N3561_1_7/gateop_A2/Y1
                                   net (fanout=1)        0.236       7.807         u_udp/u_udp_tx/N3561 [8]
 CLMA_294_160/COUT                 td                    0.265       8.072 r       u_udp/u_udp_tx/N3573_1_7/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.072         u_udp/u_udp_tx/_N6970
 CLMA_294_164/Y1                   td                    0.366       8.438 f       u_udp/u_udp_tx/N3573_1_9/gateop_A2/Y1
                                   net (fanout=1)        0.266       8.704         u_udp/u_udp_tx/N3573 [11]
 CLMA_286_161/COUT                 td                    0.268       8.972 r       u_udp/u_udp_tx/N3576_11/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.972         u_udp/u_udp_tx/_N8085
 CLMA_286_165/Y1                   td                    0.383       9.355 r       u_udp/u_udp_tx/N3576_13/gateop_A2/Y1
                                   net (fanout=1)        0.262       9.617         u_udp/u_udp_tx/N3576 [13]
 CLMA_286_172/Y0                   td                    0.150       9.767 f       u_udp/u_udp_tx/N917_3[13]/gateop_perm/Z
                                   net (fanout=2)        0.378      10.145         u_udp/u_udp_tx/nb1 [13]
 CLMA_290_160/COUT                 td                    0.387      10.532 r       u_udp/u_udp_tx/check_buffer[14]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      10.532         u_udp/u_udp_tx/_N8026
                                   td                    0.044      10.576 r       u_udp/u_udp_tx/check_buffer[16]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      10.576         u_udp/u_udp_tx/_N8028
                                                                           r       u_udp/u_udp_tx/check_buffer[18]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                  10.576         Logic Levels: 8  
                                                                                   Logic: 2.741ns(64.388%), Route: 1.516ns(35.612%)
----------------------------------------------------------------------------------------------------

 Clock eth_rgmii_rxc_0 (rising edge)
                                                         8.000       8.000 r                        
 M19                                                     0.000       8.000 r       eth_rgmii_rxc_0 (port)
                                   net (fanout=1)        0.084       8.084         eth_rgmii_rxc_0  
 IOBS_LR_328_216/DIN               td                    0.735       8.819 r       eth_rgmii_rxc_0_ibuf/opit_0/O
                                   net (fanout=1)        0.000       8.819         eth_rgmii_rxc_0_ibuf/ntD
 IOL_327_217/INCK                  td                    0.038       8.857 r       eth_rgmii_rxc_0_ibuf/opit_1/INCK
                                   net (fanout=1)        0.288       9.145         _N25             
 IOCKDLY_326_60/CLK_OUT            td                    2.069      11.214 r       eth0_gmii_to_rgmii/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.135      12.349         eth0_gmii_to_rgmii/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000      12.349 r       eth0_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2211)     0.895      13.244         rgmii_clk_0      
 CLMA_290_164/CLK                                                          r       u_udp/u_udp_tx/check_buffer[18]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         1.056      14.300                          
 clock uncertainty                                      -0.050      14.250                          

 Setup time                                             -0.128      14.122                          

 Data required time                                                 14.122                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.122                          
 Data arrival time                                                  10.576                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.546                          
====================================================================================================

====================================================================================================

Startpoint  : u_udp/u_udp_tx/ip_head[2][0]/opit_0_MUX4TO1Q/CLK
Endpoint    : u_udp/u_udp_tx/check_buffer[16]/opit_0_inv_A2Q21/Cin
Path Group  : eth_rgmii_rxc_0
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.244
  Launch Clock Delay      :  6.319
  Clock Pessimism Removal :  1.056

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rgmii_rxc_0 (rising edge)
                                                         0.000       0.000 r                        
 M19                                                     0.000       0.000 r       eth_rgmii_rxc_0 (port)
                                   net (fanout=1)        0.084       0.084         eth_rgmii_rxc_0  
 IOBS_LR_328_216/DIN               td                    0.861       0.945 r       eth_rgmii_rxc_0_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.945         eth_rgmii_rxc_0_ibuf/ntD
 IOL_327_217/INCK                  td                    0.058       1.003 r       eth_rgmii_rxc_0_ibuf/opit_1/INCK
                                   net (fanout=1)        0.293       1.296         _N25             
 IOCKDLY_326_60/CLK_OUT            td                    2.942       4.238 r       eth0_gmii_to_rgmii/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.156       5.394         eth0_gmii_to_rgmii/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000       5.394 r       eth0_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2211)     0.925       6.319         rgmii_clk_0      
 CLMS_282_149/CLK                                                          r       u_udp/u_udp_tx/ip_head[2][0]/opit_0_MUX4TO1Q/CLK

 CLMS_282_149/Q1                   tco                   0.223       6.542 f       u_udp/u_udp_tx/ip_head[2][0]/opit_0_MUX4TO1Q/Q
                                   net (fanout=5)        0.374       6.916         u_udp/u_udp_tx/ip_head[2] [0]
                                   td                    0.180       7.096 f       u_udp/u_udp_tx/N3561_1_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.096         u_udp/u_udp_tx/_N9371
 CLMS_290_153/COUT                 td                    0.044       7.140 r       u_udp/u_udp_tx/N3561_1_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.140         u_udp/u_udp_tx/_N9373
                                   td                    0.044       7.184 r       u_udp/u_udp_tx/N3561_1_5/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.184         u_udp/u_udp_tx/_N9375
 CLMS_290_157/Y3                   td                    0.387       7.571 r       u_udp/u_udp_tx/N3561_1_7/gateop_A2/Y1
                                   net (fanout=1)        0.236       7.807         u_udp/u_udp_tx/N3561 [8]
 CLMA_294_160/COUT                 td                    0.265       8.072 r       u_udp/u_udp_tx/N3573_1_7/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.072         u_udp/u_udp_tx/_N6970
 CLMA_294_164/Y1                   td                    0.366       8.438 f       u_udp/u_udp_tx/N3573_1_9/gateop_A2/Y1
                                   net (fanout=1)        0.266       8.704         u_udp/u_udp_tx/N3573 [11]
 CLMA_286_161/COUT                 td                    0.268       8.972 r       u_udp/u_udp_tx/N3576_11/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.972         u_udp/u_udp_tx/_N8085
 CLMA_286_165/Y1                   td                    0.383       9.355 r       u_udp/u_udp_tx/N3576_13/gateop_A2/Y1
                                   net (fanout=1)        0.262       9.617         u_udp/u_udp_tx/N3576 [13]
 CLMA_286_172/Y0                   td                    0.150       9.767 f       u_udp/u_udp_tx/N917_3[13]/gateop_perm/Z
                                   net (fanout=2)        0.378      10.145         u_udp/u_udp_tx/nb1 [13]
 CLMA_290_160/COUT                 td                    0.387      10.532 r       u_udp/u_udp_tx/check_buffer[14]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      10.532         u_udp/u_udp_tx/_N8026
 CLMA_290_164/CIN                                                          r       u_udp/u_udp_tx/check_buffer[16]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                  10.532         Logic Levels: 8  
                                                                                   Logic: 2.697ns(64.016%), Route: 1.516ns(35.984%)
----------------------------------------------------------------------------------------------------

 Clock eth_rgmii_rxc_0 (rising edge)
                                                         8.000       8.000 r                        
 M19                                                     0.000       8.000 r       eth_rgmii_rxc_0 (port)
                                   net (fanout=1)        0.084       8.084         eth_rgmii_rxc_0  
 IOBS_LR_328_216/DIN               td                    0.735       8.819 r       eth_rgmii_rxc_0_ibuf/opit_0/O
                                   net (fanout=1)        0.000       8.819         eth_rgmii_rxc_0_ibuf/ntD
 IOL_327_217/INCK                  td                    0.038       8.857 r       eth_rgmii_rxc_0_ibuf/opit_1/INCK
                                   net (fanout=1)        0.288       9.145         _N25             
 IOCKDLY_326_60/CLK_OUT            td                    2.069      11.214 r       eth0_gmii_to_rgmii/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.135      12.349         eth0_gmii_to_rgmii/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000      12.349 r       eth0_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2211)     0.895      13.244         rgmii_clk_0      
 CLMA_290_164/CLK                                                          r       u_udp/u_udp_tx/check_buffer[16]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         1.056      14.300                          
 clock uncertainty                                      -0.050      14.250                          

 Setup time                                             -0.132      14.118                          

 Data required time                                                 14.118                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.118                          
 Data arrival time                                                  10.532                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.586                          
====================================================================================================

====================================================================================================

Startpoint  : u_udp/u_udp_rx/des_mac[30]/opit_0_inv/CLK
Endpoint    : u_udp/u_udp_rx/des_mac[38]/opit_0_inv/D
Path Group  : eth_rgmii_rxc_0
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.319
  Launch Clock Delay      :  5.244
  Clock Pessimism Removal :  -1.060

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rgmii_rxc_0 (rising edge)
                                                         0.000       0.000 r                        
 M19                                                     0.000       0.000 r       eth_rgmii_rxc_0 (port)
                                   net (fanout=1)        0.084       0.084         eth_rgmii_rxc_0  
 IOBS_LR_328_216/DIN               td                    0.735       0.819 r       eth_rgmii_rxc_0_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.819         eth_rgmii_rxc_0_ibuf/ntD
 IOL_327_217/INCK                  td                    0.038       0.857 r       eth_rgmii_rxc_0_ibuf/opit_1/INCK
                                   net (fanout=1)        0.288       1.145         _N25             
 IOCKDLY_326_60/CLK_OUT            td                    2.069       3.214 r       eth0_gmii_to_rgmii/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.135       4.349         eth0_gmii_to_rgmii/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000       4.349 r       eth0_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2211)     0.895       5.244         rgmii_clk_0      
 CLMS_262_237/CLK                                                          r       u_udp/u_udp_rx/des_mac[30]/opit_0_inv/CLK

 CLMS_262_237/Q3                   tco                   0.178       5.422 f       u_udp/u_udp_rx/des_mac[30]/opit_0_inv/Q
                                   net (fanout=3)        0.062       5.484         u_udp/u_udp_rx/des_mac [30]
 CLMA_262_236/AD                                                           f       u_udp/u_udp_rx/des_mac[38]/opit_0_inv/D

 Data arrival time                                                   5.484         Logic Levels: 0  
                                                                                   Logic: 0.178ns(74.167%), Route: 0.062ns(25.833%)
----------------------------------------------------------------------------------------------------

 Clock eth_rgmii_rxc_0 (rising edge)
                                                         0.000       0.000 r                        
 M19                                                     0.000       0.000 r       eth_rgmii_rxc_0 (port)
                                   net (fanout=1)        0.084       0.084         eth_rgmii_rxc_0  
 IOBS_LR_328_216/DIN               td                    0.861       0.945 r       eth_rgmii_rxc_0_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.945         eth_rgmii_rxc_0_ibuf/ntD
 IOL_327_217/INCK                  td                    0.058       1.003 r       eth_rgmii_rxc_0_ibuf/opit_1/INCK
                                   net (fanout=1)        0.293       1.296         _N25             
 IOCKDLY_326_60/CLK_OUT            td                    2.942       4.238 r       eth0_gmii_to_rgmii/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.156       5.394         eth0_gmii_to_rgmii/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000       5.394 r       eth0_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2211)     0.925       6.319         rgmii_clk_0      
 CLMA_262_236/CLK                                                          r       u_udp/u_udp_rx/des_mac[38]/opit_0_inv/CLK
 clock pessimism                                        -1.060       5.259                          
 clock uncertainty                                       0.000       5.259                          

 Hold time                                               0.040       5.299                          

 Data required time                                                  5.299                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.299                          
 Data arrival time                                                   5.484                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.185                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/trig0_d1[38]/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/trig0_d2[38]/opit_0/D
Path Group  : eth_rgmii_rxc_0
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.319
  Launch Clock Delay      :  5.244
  Clock Pessimism Removal :  -1.074

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rgmii_rxc_0 (rising edge)
                                                         0.000       0.000 r                        
 M19                                                     0.000       0.000 r       eth_rgmii_rxc_0 (port)
                                   net (fanout=1)        0.084       0.084         eth_rgmii_rxc_0  
 IOBS_LR_328_216/DIN               td                    0.735       0.819 r       eth_rgmii_rxc_0_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.819         eth_rgmii_rxc_0_ibuf/ntD
 IOL_327_217/INCK                  td                    0.038       0.857 r       eth_rgmii_rxc_0_ibuf/opit_1/INCK
                                   net (fanout=1)        0.288       1.145         _N25             
 IOCKDLY_326_60/CLK_OUT            td                    2.069       3.214 r       eth0_gmii_to_rgmii/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.135       4.349         eth0_gmii_to_rgmii/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000       4.349 r       eth0_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2211)     0.895       5.244         rgmii_clk_0      
 CLMA_242_200/CLK                                                          r       u_CORES/u_debug_core_0/trig0_d1[38]/opit_0/CLK

 CLMA_242_200/Q3                   tco                   0.178       5.422 f       u_CORES/u_debug_core_0/trig0_d1[38]/opit_0/Q
                                   net (fanout=1)        0.058       5.480         u_CORES/u_debug_core_0/trig0_d1 [38]
 CLMA_242_200/AD                                                           f       u_CORES/u_debug_core_0/trig0_d2[38]/opit_0/D

 Data arrival time                                                   5.480         Logic Levels: 0  
                                                                                   Logic: 0.178ns(75.424%), Route: 0.058ns(24.576%)
----------------------------------------------------------------------------------------------------

 Clock eth_rgmii_rxc_0 (rising edge)
                                                         0.000       0.000 r                        
 M19                                                     0.000       0.000 r       eth_rgmii_rxc_0 (port)
                                   net (fanout=1)        0.084       0.084         eth_rgmii_rxc_0  
 IOBS_LR_328_216/DIN               td                    0.861       0.945 r       eth_rgmii_rxc_0_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.945         eth_rgmii_rxc_0_ibuf/ntD
 IOL_327_217/INCK                  td                    0.058       1.003 r       eth_rgmii_rxc_0_ibuf/opit_1/INCK
                                   net (fanout=1)        0.293       1.296         _N25             
 IOCKDLY_326_60/CLK_OUT            td                    2.942       4.238 r       eth0_gmii_to_rgmii/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.156       5.394         eth0_gmii_to_rgmii/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000       5.394 r       eth0_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2211)     0.925       6.319         rgmii_clk_0      
 CLMA_242_200/CLK                                                          r       u_CORES/u_debug_core_0/trig0_d2[38]/opit_0/CLK
 clock pessimism                                        -1.074       5.245                          
 clock uncertainty                                       0.000       5.245                          

 Hold time                                               0.040       5.285                          

 Data required time                                                  5.285                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.285                          
 Data arrival time                                                   5.480                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.195                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/trig0_d1[107]/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/trig0_d2[107]/opit_0/D
Path Group  : eth_rgmii_rxc_0
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.319
  Launch Clock Delay      :  5.244
  Clock Pessimism Removal :  -1.074

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rgmii_rxc_0 (rising edge)
                                                         0.000       0.000 r                        
 M19                                                     0.000       0.000 r       eth_rgmii_rxc_0 (port)
                                   net (fanout=1)        0.084       0.084         eth_rgmii_rxc_0  
 IOBS_LR_328_216/DIN               td                    0.735       0.819 r       eth_rgmii_rxc_0_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.819         eth_rgmii_rxc_0_ibuf/ntD
 IOL_327_217/INCK                  td                    0.038       0.857 r       eth_rgmii_rxc_0_ibuf/opit_1/INCK
                                   net (fanout=1)        0.288       1.145         _N25             
 IOCKDLY_326_60/CLK_OUT            td                    2.069       3.214 r       eth0_gmii_to_rgmii/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.135       4.349         eth0_gmii_to_rgmii/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000       4.349 r       eth0_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2211)     0.895       5.244         rgmii_clk_0      
 CLMA_246_128/CLK                                                          r       u_CORES/u_debug_core_0/trig0_d1[107]/opit_0/CLK

 CLMA_246_128/Q3                   tco                   0.178       5.422 f       u_CORES/u_debug_core_0/trig0_d1[107]/opit_0/Q
                                   net (fanout=1)        0.058       5.480         u_CORES/u_debug_core_0/trig0_d1 [107]
 CLMA_246_128/AD                                                           f       u_CORES/u_debug_core_0/trig0_d2[107]/opit_0/D

 Data arrival time                                                   5.480         Logic Levels: 0  
                                                                                   Logic: 0.178ns(75.424%), Route: 0.058ns(24.576%)
----------------------------------------------------------------------------------------------------

 Clock eth_rgmii_rxc_0 (rising edge)
                                                         0.000       0.000 r                        
 M19                                                     0.000       0.000 r       eth_rgmii_rxc_0 (port)
                                   net (fanout=1)        0.084       0.084         eth_rgmii_rxc_0  
 IOBS_LR_328_216/DIN               td                    0.861       0.945 r       eth_rgmii_rxc_0_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.945         eth_rgmii_rxc_0_ibuf/ntD
 IOL_327_217/INCK                  td                    0.058       1.003 r       eth_rgmii_rxc_0_ibuf/opit_1/INCK
                                   net (fanout=1)        0.293       1.296         _N25             
 IOCKDLY_326_60/CLK_OUT            td                    2.942       4.238 r       eth0_gmii_to_rgmii/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.156       5.394         eth0_gmii_to_rgmii/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000       5.394 r       eth0_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2211)     0.925       6.319         rgmii_clk_0      
 CLMA_246_128/CLK                                                          r       u_CORES/u_debug_core_0/trig0_d2[107]/opit_0/CLK
 clock pessimism                                        -1.074       5.245                          
 clock uncertainty                                       0.000       5.245                          

 Hold time                                               0.040       5.285                          

 Data required time                                                  5.285                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.285                          
 Data arrival time                                                   5.480                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.195                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_video_zoom/bilinear_interpolation_cnt[2]/opit_0_A2Q21/CLK
Endpoint    : hdmi_video_zoom/video_data_out[31]/opit_0_A2Q21/CE
Path Group  : pix_clk_in
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.028  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.201
  Launch Clock Delay      :  3.413
  Clock Pessimism Removal :  0.184

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    0.861       0.939 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N23             
 USCM_84_111/CLK_USCM              td                    0.000       2.452 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=372)      0.961       3.413         ntclkbufg_4      
 CLMS_74_57/CLK                                                            r       hdmi_video_zoom/bilinear_interpolation_cnt[2]/opit_0_A2Q21/CLK

 CLMS_74_57/Q0                     tco                   0.221       3.634 f       hdmi_video_zoom/bilinear_interpolation_cnt[2]/opit_0_A2Q21/Q0
                                   net (fanout=4)        0.154       3.788         hdmi_video_zoom/bilinear_interpolation_cnt [1]
 CLMA_74_56/Y1                     td                    0.359       4.147 f       hdmi_video_zoom/N566_mux4_5/gateop_perm/Z
                                   net (fanout=3)        0.255       4.402         hdmi_video_zoom/_N4440
 CLMA_74_60/Y2                     td                    0.150       4.552 f       hdmi_video_zoom/N566_mux8/gateop_perm/Z
                                   net (fanout=13)       0.375       4.927         hdmi_video_zoom/N566
 CLMA_74_72/Y3                     td                    0.243       5.170 f       hdmi_video_zoom/N1362_1/gateop/F
                                   net (fanout=6)        0.699       5.869         hdmi_video_zoom/N1362
 CLMS_50_33/CECO                   td                    0.132       6.001 f       hdmi_video_zoom/video_data_out[25]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       6.001         ntR1874          
 CLMS_50_37/CECO                   td                    0.132       6.133 f       hdmi_video_zoom/video_data_out[29]/opit_0_A2Q21/CEOUT
                                   net (fanout=1)        0.000       6.133         ntR1873          
 CLMS_50_41/CECI                                                           f       hdmi_video_zoom/video_data_out[31]/opit_0_A2Q21/CE

 Data arrival time                                                   6.133         Logic Levels: 5  
                                                                                   Logic: 1.237ns(45.478%), Route: 1.483ns(54.522%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          6.734       6.734 r                        
 AA12                                                    0.000       6.734 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       6.812         pix_clk_in       
 IOBD_161_0/DIN                    td                    0.735       7.547 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       7.547         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       7.585 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       9.013         _N23             
 USCM_84_111/CLK_USCM              td                    0.000       9.013 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=372)      0.922       9.935         ntclkbufg_4      
 CLMS_50_41/CLK                                                            r       hdmi_video_zoom/video_data_out[31]/opit_0_A2Q21/CLK
 clock pessimism                                         0.184      10.119                          
 clock uncertainty                                      -0.050      10.069                          

 Setup time                                             -0.576       9.493                          

 Data required time                                                  9.493                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.493                          
 Data arrival time                                                   6.133                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.360                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_video_zoom/user_interpolation_ram0/U_ipml_sdpram_interpolation_ram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
Endpoint    : hdmi_video_zoom/video_data_out[21]/opit_0_A2Q21/Cin
Path Group  : pix_clk_in
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.027  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.213
  Launch Clock Delay      :  3.424
  Clock Pessimism Removal :  0.184

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    0.861       0.939 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N23             
 USCM_84_111/CLK_USCM              td                    0.000       2.452 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=372)      0.972       3.424         ntclkbufg_4      
 DRM_82_4/CLKB[0]                                                          r       hdmi_video_zoom/user_interpolation_ram0/U_ipml_sdpram_interpolation_ram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]

 DRM_82_4/QB0[0]                   tco                   1.780       5.204 f       hdmi_video_zoom/user_interpolation_ram0/U_ipml_sdpram_interpolation_ram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm_inv/QB0[0]
                                   net (fanout=2)        0.842       6.046         hdmi_video_zoom/ram0_rd_data [16]
 CLMA_78_76/COUT                   td                    0.391       6.437 r       hdmi_video_zoom/video_data_out[15]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       6.437         hdmi_video_zoom/_N7719
                                   td                    0.044       6.481 r       hdmi_video_zoom/video_data_out[17]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       6.481         hdmi_video_zoom/_N7721
 CLMA_78_80/COUT                   td                    0.044       6.525 r       hdmi_video_zoom/video_data_out[19]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       6.525         hdmi_video_zoom/_N7723
 CLMA_78_84/CIN                                                            r       hdmi_video_zoom/video_data_out[21]/opit_0_A2Q21/Cin

 Data arrival time                                                   6.525         Logic Levels: 2  
                                                                                   Logic: 2.259ns(72.847%), Route: 0.842ns(27.153%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          6.734       6.734 r                        
 AA12                                                    0.000       6.734 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       6.812         pix_clk_in       
 IOBD_161_0/DIN                    td                    0.735       7.547 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       7.547         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       7.585 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       9.013         _N23             
 USCM_84_111/CLK_USCM              td                    0.000       9.013 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=372)      0.934       9.947         ntclkbufg_4      
 CLMA_78_84/CLK                                                            r       hdmi_video_zoom/video_data_out[21]/opit_0_A2Q21/CLK
 clock pessimism                                         0.184      10.131                          
 clock uncertainty                                      -0.050      10.081                          

 Setup time                                             -0.132       9.949                          

 Data required time                                                  9.949                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.949                          
 Data arrival time                                                   6.525                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.424                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_video_zoom/user_interpolation_ram0/U_ipml_sdpram_interpolation_ram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
Endpoint    : hdmi_video_zoom/video_data_out[11]/opit_0_A2Q21/Cin
Path Group  : pix_clk_in
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.020  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.213
  Launch Clock Delay      :  3.377
  Clock Pessimism Removal :  0.184

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    0.861       0.939 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N23             
 USCM_84_111/CLK_USCM              td                    0.000       2.452 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=372)      0.925       3.377         ntclkbufg_4      
 DRM_142_68/CLKB[0]                                                        r       hdmi_video_zoom/user_interpolation_ram0/U_ipml_sdpram_interpolation_ram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]

 DRM_142_68/QB0[4]                 tco                   1.780       5.157 f       hdmi_video_zoom/user_interpolation_ram0/U_ipml_sdpram_interpolation_ram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/QB0[4]
                                   net (fanout=1)        0.853       6.010         hdmi_video_zoom/ram0_rd_data [4]
                                   td                    0.368       6.378 f       hdmi_video_zoom/video_data_out[3]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       6.378         hdmi_video_zoom/_N7728
 CLMS_78_77/COUT                   td                    0.044       6.422 r       hdmi_video_zoom/video_data_out[5]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       6.422         hdmi_video_zoom/_N7730
                                   td                    0.044       6.466 r       hdmi_video_zoom/video_data_out[7]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       6.466         hdmi_video_zoom/_N7732
 CLMS_78_81/COUT                   td                    0.044       6.510 r       hdmi_video_zoom/video_data_out[9]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       6.510         hdmi_video_zoom/_N7734
 CLMS_78_85/CIN                                                            r       hdmi_video_zoom/video_data_out[11]/opit_0_A2Q21/Cin

 Data arrival time                                                   6.510         Logic Levels: 2  
                                                                                   Logic: 2.280ns(72.774%), Route: 0.853ns(27.226%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          6.734       6.734 r                        
 AA12                                                    0.000       6.734 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       6.812         pix_clk_in       
 IOBD_161_0/DIN                    td                    0.735       7.547 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       7.547         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       7.585 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       9.013         _N23             
 USCM_84_111/CLK_USCM              td                    0.000       9.013 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=372)      0.934       9.947         ntclkbufg_4      
 CLMS_78_85/CLK                                                            r       hdmi_video_zoom/video_data_out[11]/opit_0_A2Q21/CLK
 clock pessimism                                         0.184      10.131                          
 clock uncertainty                                      -0.050      10.081                          

 Setup time                                             -0.132       9.949                          

 Data required time                                                  9.949                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.949                          
 Data arrival time                                                   6.510                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.439                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_video_zoom/r_ram1_wr_data[18]/opit_0/CLK
Endpoint    : hdmi_video_zoom/user_interpolation_ram1/U_ipml_sdpram_interpolation_ram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm_inv/DA0[2]
Path Group  : pix_clk_in
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.040  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.428
  Launch Clock Delay      :  3.204
  Clock Pessimism Removal :  -0.184

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    0.735       0.813 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.813         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       0.851 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       2.279         _N23             
 USCM_84_111/CLK_USCM              td                    0.000       2.279 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=372)      0.925       3.204         ntclkbufg_4      
 CLMS_78_45/CLK                                                            r       hdmi_video_zoom/r_ram1_wr_data[18]/opit_0/CLK

 CLMS_78_45/Q0                     tco                   0.179       3.383 f       hdmi_video_zoom/r_ram1_wr_data[18]/opit_0/Q
                                   net (fanout=1)        0.149       3.532         hdmi_video_zoom/r_ram1_wr_data [18]
 DRM_82_44/DA0[2]                                                          f       hdmi_video_zoom/user_interpolation_ram1/U_ipml_sdpram_interpolation_ram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm_inv/DA0[2]

 Data arrival time                                                   3.532         Logic Levels: 0  
                                                                                   Logic: 0.179ns(54.573%), Route: 0.149ns(45.427%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    0.861       0.939 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N23             
 USCM_84_111/CLK_USCM              td                    0.000       2.452 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=372)      0.976       3.428         ntclkbufg_4      
 DRM_82_44/CLKA[0]                                                         r       hdmi_video_zoom/user_interpolation_ram1/U_ipml_sdpram_interpolation_ram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.184       3.244                          
 clock uncertainty                                       0.000       3.244                          

 Hold time                                               0.119       3.363                          

 Data required time                                                  3.363                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.363                          
 Data arrival time                                                   3.532                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.169                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_video_zoom/r_ram1_wr_data[23]/opit_0/CLK
Endpoint    : hdmi_video_zoom/user_interpolation_ram1/U_ipml_sdpram_interpolation_ram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm_inv/DA0[7]
Path Group  : pix_clk_in
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.040  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.428
  Launch Clock Delay      :  3.204
  Clock Pessimism Removal :  -0.184

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    0.735       0.813 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.813         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       0.851 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       2.279         _N23             
 USCM_84_111/CLK_USCM              td                    0.000       2.279 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=372)      0.925       3.204         ntclkbufg_4      
 CLMS_78_45/CLK                                                            r       hdmi_video_zoom/r_ram1_wr_data[23]/opit_0/CLK

 CLMS_78_45/Q2                     tco                   0.180       3.384 f       hdmi_video_zoom/r_ram1_wr_data[23]/opit_0/Q
                                   net (fanout=1)        0.149       3.533         hdmi_video_zoom/r_ram1_wr_data [23]
 DRM_82_44/DA0[7]                                                          f       hdmi_video_zoom/user_interpolation_ram1/U_ipml_sdpram_interpolation_ram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm_inv/DA0[7]

 Data arrival time                                                   3.533         Logic Levels: 0  
                                                                                   Logic: 0.180ns(54.711%), Route: 0.149ns(45.289%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    0.861       0.939 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N23             
 USCM_84_111/CLK_USCM              td                    0.000       2.452 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=372)      0.976       3.428         ntclkbufg_4      
 DRM_82_44/CLKA[0]                                                         r       hdmi_video_zoom/user_interpolation_ram1/U_ipml_sdpram_interpolation_ram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.184       3.244                          
 clock uncertainty                                       0.000       3.244                          

 Hold time                                               0.119       3.363                          

 Data required time                                                  3.363                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.363                          
 Data arrival time                                                   3.533                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.170                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_video_zoom/r_ram1_wr_addr[1]/opit_0/CLK
Endpoint    : hdmi_video_zoom/user_interpolation_ram1/U_ipml_sdpram_interpolation_ram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm_inv/ADA0[4]
Path Group  : pix_clk_in
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.031  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.428
  Launch Clock Delay      :  3.213
  Clock Pessimism Removal :  -0.184

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    0.735       0.813 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.813         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       0.851 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       2.279         _N23             
 USCM_84_111/CLK_USCM              td                    0.000       2.279 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=372)      0.934       3.213         ntclkbufg_4      
 CLMS_78_53/CLK                                                            r       hdmi_video_zoom/r_ram1_wr_addr[1]/opit_0/CLK

 CLMS_78_53/Q0                     tco                   0.182       3.395 r       hdmi_video_zoom/r_ram1_wr_addr[1]/opit_0/Q
                                   net (fanout=4)        0.201       3.596         hdmi_video_zoom/r_ram1_wr_addr [1]
 DRM_82_44/ADA0[4]                                                         r       hdmi_video_zoom/user_interpolation_ram1/U_ipml_sdpram_interpolation_ram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm_inv/ADA0[4]

 Data arrival time                                                   3.596         Logic Levels: 0  
                                                                                   Logic: 0.182ns(47.520%), Route: 0.201ns(52.480%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    0.861       0.939 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N23             
 USCM_84_111/CLK_USCM              td                    0.000       2.452 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=372)      0.976       3.428         ntclkbufg_4      
 DRM_82_44/CLKA[0]                                                         r       hdmi_video_zoom/user_interpolation_ram1/U_ipml_sdpram_interpolation_ram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.184       3.244                          
 clock uncertainty                                       0.000       3.244                          

 Hold time                                               0.127       3.371                          

 Data required time                                                  3.371                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.371                          
 Data arrival time                                                   3.596                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.225                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mr0_ddr3[5]/opit_0_inv_L5Q_perm/CLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[1]/opit_0_inv_MUX4TO1Q/I2
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.080  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.497
  Launch Clock Delay      :  6.736
  Clock Pessimism Removal :  0.319

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N22             
 USCM_84_114/CLK_USCM              td                    0.000       2.442 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_16/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         ddr_ip_clk       
 USCM_84_118/CLK_USCM              td                    0.000       5.811 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4492)     0.925       6.736         ntclkbufg_0      
 CLMS_34_229/CLK                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mr0_ddr3[5]/opit_0_inv_L5Q_perm/CLK

 CLMS_34_229/Q1                    tco                   0.223       6.959 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mr0_ddr3[5]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.257       7.216         I_ipsxb_ddr_top/u_ddrphy_top/mr0_ddr3 [5]
 CLMS_34_225/Y0                    td                    0.380       7.596 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/N144_8[1]/gateop_perm/Z
                                   net (fanout=2)        0.256       7.852         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mc_cl [1]
                                   td                    0.368       8.220 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.220         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mc_al_6.co [2]
 CLMA_34_228/Y3                    td                    0.387       8.607 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_3/gateop_A2/Y1
                                   net (fanout=1)        0.073       8.680         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/nb0 [3]
 CLMS_34_229/Y2                    td                    0.264       8.944 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mc_al_1[3]/gateop_perm/Z
                                   net (fanout=4)        0.423       9.367         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mc_al [3]
 CLMA_30_253/COUT                  td                    0.391       9.758 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mc_rl_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.758         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/_N6921
 CLMA_30_257/Y0                    td                    0.206       9.964 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mc_rl_5/gateop/Y
                                   net (fanout=4)        0.075      10.039         I_ipsxb_ddr_top/u_ddrphy_top/mc_rl [4]
 CLMA_30_257/Y3                    td                    0.360      10.399 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_198_5/gateop_perm/Z
                                   net (fanout=56)       0.294      10.693         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N17031
 CLMS_22_261/Y2                    td                    0.379      11.072 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_160[13]/gateop_perm/Z
                                   net (fanout=1)        0.471      11.543         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N17114
 CLMS_22_265/C2                                                            f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[1]/opit_0_inv_MUX4TO1Q/I2

 Data arrival time                                                  11.543         Logic Levels: 7  
                                                                                   Logic: 2.958ns(61.535%), Route: 1.849ns(38.465%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074      10.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    0.735      10.809 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.809         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      10.847 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423      12.270         _N22             
 USCM_84_114/CLK_USCM              td                    0.000      12.270 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981      13.251         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      13.340 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      14.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      14.209 r       clkgate_16/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      14.209 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      15.492         ddr_ip_clk       
 USCM_84_118/CLK_USCM              td                    0.000      15.492 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4492)     1.005      16.497         ntclkbufg_0      
 CLMS_22_265/CLK                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[1]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.319      16.816                          
 clock uncertainty                                      -0.350      16.466                          

 Setup time                                             -0.305      16.161                          

 Data required time                                                 16.161                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.161                          
 Data arrival time                                                  11.543                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.618                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mr0_ddr3[5]/opit_0_inv_L5Q_perm/CLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[2]/opit_0_inv_MUX4TO1Q/I2
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.080  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.497
  Launch Clock Delay      :  6.736
  Clock Pessimism Removal :  0.319

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N22             
 USCM_84_114/CLK_USCM              td                    0.000       2.442 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_16/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         ddr_ip_clk       
 USCM_84_118/CLK_USCM              td                    0.000       5.811 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4492)     0.925       6.736         ntclkbufg_0      
 CLMS_34_229/CLK                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mr0_ddr3[5]/opit_0_inv_L5Q_perm/CLK

 CLMS_34_229/Q1                    tco                   0.223       6.959 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mr0_ddr3[5]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.257       7.216         I_ipsxb_ddr_top/u_ddrphy_top/mr0_ddr3 [5]
 CLMS_34_225/Y0                    td                    0.380       7.596 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/N144_8[1]/gateop_perm/Z
                                   net (fanout=2)        0.256       7.852         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mc_cl [1]
                                   td                    0.368       8.220 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.220         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mc_al_6.co [2]
 CLMA_34_228/Y3                    td                    0.387       8.607 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_3/gateop_A2/Y1
                                   net (fanout=1)        0.073       8.680         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/nb0 [3]
 CLMS_34_229/Y2                    td                    0.264       8.944 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mc_al_1[3]/gateop_perm/Z
                                   net (fanout=4)        0.423       9.367         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mc_al [3]
 CLMA_30_253/COUT                  td                    0.391       9.758 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mc_rl_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.758         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/_N6921
 CLMA_30_257/Y0                    td                    0.206       9.964 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mc_rl_5/gateop/Y
                                   net (fanout=4)        0.075      10.039         I_ipsxb_ddr_top/u_ddrphy_top/mc_rl [4]
 CLMA_30_257/Y3                    td                    0.360      10.399 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_198_5/gateop_perm/Z
                                   net (fanout=56)       0.390      10.789         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N17031
 CLMS_18_265/Y3                    td                    0.360      11.149 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_160[14]/gateop_perm/Z
                                   net (fanout=1)        0.369      11.518         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N17115
 CLMA_18_264/A2                                                            f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[2]/opit_0_inv_MUX4TO1Q/I2

 Data arrival time                                                  11.518         Logic Levels: 7  
                                                                                   Logic: 2.939ns(61.460%), Route: 1.843ns(38.540%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074      10.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    0.735      10.809 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.809         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      10.847 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423      12.270         _N22             
 USCM_84_114/CLK_USCM              td                    0.000      12.270 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981      13.251         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      13.340 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      14.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      14.209 r       clkgate_16/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      14.209 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      15.492         ddr_ip_clk       
 USCM_84_118/CLK_USCM              td                    0.000      15.492 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4492)     1.005      16.497         ntclkbufg_0      
 CLMA_18_264/CLK                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[2]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.319      16.816                          
 clock uncertainty                                      -0.350      16.466                          

 Setup time                                             -0.305      16.161                          

 Data required time                                                 16.161                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.161                          
 Data arrival time                                                  11.518                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.643                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mr0_ddr3[5]/opit_0_inv_L5Q_perm/CLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[1]/opit_0_inv_MUX4TO1Q/I1
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.080  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.497
  Launch Clock Delay      :  6.736
  Clock Pessimism Removal :  0.319

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N22             
 USCM_84_114/CLK_USCM              td                    0.000       2.442 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_16/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         ddr_ip_clk       
 USCM_84_118/CLK_USCM              td                    0.000       5.811 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4492)     0.925       6.736         ntclkbufg_0      
 CLMS_34_229/CLK                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mr0_ddr3[5]/opit_0_inv_L5Q_perm/CLK

 CLMS_34_229/Q1                    tco                   0.223       6.959 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mr0_ddr3[5]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.257       7.216         I_ipsxb_ddr_top/u_ddrphy_top/mr0_ddr3 [5]
 CLMS_34_225/Y0                    td                    0.380       7.596 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/N144_8[1]/gateop_perm/Z
                                   net (fanout=2)        0.256       7.852         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mc_cl [1]
                                   td                    0.368       8.220 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.220         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mc_al_6.co [2]
 CLMA_34_228/Y3                    td                    0.387       8.607 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_3/gateop_A2/Y1
                                   net (fanout=1)        0.073       8.680         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/nb0 [3]
 CLMS_34_229/Y2                    td                    0.264       8.944 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mc_al_1[3]/gateop_perm/Z
                                   net (fanout=4)        0.423       9.367         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mc_al [3]
 CLMA_30_253/COUT                  td                    0.391       9.758 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mc_rl_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.758         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/_N6921
 CLMA_30_257/Y0                    td                    0.206       9.964 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mc_rl_5/gateop/Y
                                   net (fanout=4)        0.075      10.039         I_ipsxb_ddr_top/u_ddrphy_top/mc_rl [4]
 CLMA_30_257/Y2                    td                    0.379      10.418 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_159_5/gateop_perm/Z
                                   net (fanout=40)       0.621      11.039         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N17100
 CLMS_22_285/Y2                    td                    0.264      11.303 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_170[1]/gateop/F
                                   net (fanout=1)        0.262      11.565         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N17262
 CLMS_22_289/A1                                                            f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[1]/opit_0_inv_MUX4TO1Q/I1

 Data arrival time                                                  11.565         Logic Levels: 7  
                                                                                   Logic: 2.862ns(59.267%), Route: 1.967ns(40.733%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074      10.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    0.735      10.809 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.809         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      10.847 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423      12.270         _N22             
 USCM_84_114/CLK_USCM              td                    0.000      12.270 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981      13.251         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      13.340 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      14.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      14.209 r       clkgate_16/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      14.209 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      15.492         ddr_ip_clk       
 USCM_84_118/CLK_USCM              td                    0.000      15.492 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4492)     1.005      16.497         ntclkbufg_0      
 CLMS_22_289/CLK                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[1]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.319      16.816                          
 clock uncertainty                                      -0.350      16.466                          

 Setup time                                             -0.191      16.275                          

 Data required time                                                 16.275                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.275                          
 Data arrival time                                                  11.565                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.710                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.wptr[1]/opit_0_inv_A2Q21/CLK
Endpoint    : I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_1/ram16x1d/WADM0
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.736
  Launch Clock Delay      :  6.387
  Clock Pessimism Removal :  -0.330

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       2.270         _N22             
 USCM_84_114/CLK_USCM              td                    0.000       2.270 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.209 r       clkgate_16/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.209 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.492         ddr_ip_clk       
 USCM_84_118/CLK_USCM              td                    0.000       5.492 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4492)     0.895       6.387         ntclkbufg_0      
 CLMA_34_104/CLK                                                           r       I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.wptr[1]/opit_0_inv_A2Q21/CLK

 CLMA_34_104/Q0                    tco                   0.179       6.566 f       I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.wptr[1]/opit_0_inv_A2Q21/Q0
                                   net (fanout=5)        0.162       6.728         I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/wr_addr [0]
 CLMS_38_109/M0                                                            f       I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_1/ram16x1d/WADM0

 Data arrival time                                                   6.728         Logic Levels: 0  
                                                                                   Logic: 0.179ns(52.493%), Route: 0.162ns(47.507%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N22             
 USCM_84_114/CLK_USCM              td                    0.000       2.442 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_16/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         ddr_ip_clk       
 USCM_84_118/CLK_USCM              td                    0.000       5.811 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4492)     0.925       6.736         ntclkbufg_0      
 CLMS_38_109/CLK                                                           r       I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_1/ram16x1d/WCLK
 clock pessimism                                        -0.330       6.406                          
 clock uncertainty                                       0.200       6.606                          

 Hold time                                               0.293       6.899                          

 Data required time                                                  6.899                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.899                          
 Data arrival time                                                   6.728                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.171                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.waddr_msb/opit_0_inv_L5Q_perm/CLK
Endpoint    : I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_1/ram16x1d/WADM3
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.736
  Launch Clock Delay      :  6.387
  Clock Pessimism Removal :  -0.330

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       2.270         _N22             
 USCM_84_114/CLK_USCM              td                    0.000       2.270 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.209 r       clkgate_16/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.209 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.492         ddr_ip_clk       
 USCM_84_118/CLK_USCM              td                    0.000       5.492 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4492)     0.895       6.387         ntclkbufg_0      
 CLMA_62_148/CLK                                                           r       I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.waddr_msb/opit_0_inv_L5Q_perm/CLK

 CLMA_62_148/Q3                    tco                   0.178       6.565 f       I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.waddr_msb/opit_0_inv_L5Q_perm/Q
                                   net (fanout=35)       0.166       6.731         I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/wr_addr [3]
 CLMS_66_149/M3                                                            f       I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_1/ram16x1d/WADM3

 Data arrival time                                                   6.731         Logic Levels: 0  
                                                                                   Logic: 0.178ns(51.744%), Route: 0.166ns(48.256%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N22             
 USCM_84_114/CLK_USCM              td                    0.000       2.442 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_16/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         ddr_ip_clk       
 USCM_84_118/CLK_USCM              td                    0.000       5.811 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4492)     0.925       6.736         ntclkbufg_0      
 CLMS_66_149/CLK                                                           r       I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_1/ram16x1d/WCLK
 clock pessimism                                        -0.330       6.406                          
 clock uncertainty                                       0.200       6.606                          

 Hold time                                               0.293       6.899                          

 Data required time                                                  6.899                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.899                          
 Data arrival time                                                   6.731                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.168                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.waddr_msb/opit_0_inv_L5Q_perm/CLK
Endpoint    : I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_2/ram16x1d/WADM3
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.736
  Launch Clock Delay      :  6.387
  Clock Pessimism Removal :  -0.330

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       2.270         _N22             
 USCM_84_114/CLK_USCM              td                    0.000       2.270 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.209 r       clkgate_16/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.209 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.492         ddr_ip_clk       
 USCM_84_118/CLK_USCM              td                    0.000       5.492 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4492)     0.895       6.387         ntclkbufg_0      
 CLMA_62_148/CLK                                                           r       I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.waddr_msb/opit_0_inv_L5Q_perm/CLK

 CLMA_62_148/Q3                    tco                   0.178       6.565 f       I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.waddr_msb/opit_0_inv_L5Q_perm/Q
                                   net (fanout=35)       0.166       6.731         I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/wr_addr [3]
 CLMS_66_149/M3                                                            f       I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_2/ram16x1d/WADM3

 Data arrival time                                                   6.731         Logic Levels: 0  
                                                                                   Logic: 0.178ns(51.744%), Route: 0.166ns(48.256%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N22             
 USCM_84_114/CLK_USCM              td                    0.000       2.442 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_16/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         ddr_ip_clk       
 USCM_84_118/CLK_USCM              td                    0.000       5.811 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4492)     0.925       6.736         ntclkbufg_0      
 CLMS_66_149/CLK                                                           r       I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_2/ram16x1d/WCLK
 clock pessimism                                        -0.330       6.406                          
 clock uncertainty                                       0.200       6.606                          

 Hold time                                               0.293       6.899                          

 Data required time                                                  6.899                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.899                          
 Data arrival time                                                   6.731                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.168                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk0
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.252
  Launch Clock Delay      :  4.551
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N22             
 USCM_84_114/CLK_USCM              td                    0.000       2.442 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.268       4.505 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.046       4.551         I_ipsxb_ddr_top/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[0]         tco                   0.408       4.959 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       4.959         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_285/IFIFO_RADDR[0]                                                  f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   4.959         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       ref_clk (port)   
                                   net (fanout=1)        0.074       2.574         ref_clk          
 IOBS_LR_328_209/DIN               td                    0.735       3.309 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.309         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       3.347 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       4.770         _N22             
 USCM_84_114/CLK_USCM              td                    0.000       4.770 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       5.751         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       5.840 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       6.509         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.200       6.709 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.043       6.752         I_ipsxb_ddr_top/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.296       7.048                          
 clock uncertainty                                      -0.150       6.898                          

 Setup time                                             -0.105       6.793                          

 Data required time                                                  6.793                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.793                          
 Data arrival time                                                   4.959                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.834                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk0
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.252
  Launch Clock Delay      :  4.551
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N22             
 USCM_84_114/CLK_USCM              td                    0.000       2.442 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.268       4.505 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.046       4.551         I_ipsxb_ddr_top/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[1]         tco                   0.408       4.959 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       4.959         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_285/IFIFO_RADDR[1]                                                  f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   4.959         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       ref_clk (port)   
                                   net (fanout=1)        0.074       2.574         ref_clk          
 IOBS_LR_328_209/DIN               td                    0.735       3.309 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.309         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       3.347 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       4.770         _N22             
 USCM_84_114/CLK_USCM              td                    0.000       4.770 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       5.751         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       5.840 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       6.509         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.200       6.709 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.043       6.752         I_ipsxb_ddr_top/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.296       7.048                          
 clock uncertainty                                      -0.150       6.898                          

 Setup time                                             -0.105       6.793                          

 Data required time                                                  6.793                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.793                          
 Data arrival time                                                   4.959                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.834                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk0
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.252
  Launch Clock Delay      :  4.551
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N22             
 USCM_84_114/CLK_USCM              td                    0.000       2.442 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.268       4.505 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.046       4.551         I_ipsxb_ddr_top/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[2]         tco                   0.408       4.959 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       4.959         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_285/IFIFO_RADDR[2]                                                  f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   4.959         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       ref_clk (port)   
                                   net (fanout=1)        0.074       2.574         ref_clk          
 IOBS_LR_328_209/DIN               td                    0.735       3.309 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.309         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       3.347 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       4.770         _N22             
 USCM_84_114/CLK_USCM              td                    0.000       4.770 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       5.751         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       5.840 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       6.509         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.200       6.709 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.043       6.752         I_ipsxb_ddr_top/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.296       7.048                          
 clock uncertainty                                      -0.150       6.898                          

 Setup time                                             -0.105       6.793                          

 Data required time                                                  6.793                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.793                          
 Data arrival time                                                   4.959                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.834                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk0
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.009  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.551
  Launch Clock Delay      :  4.246
  Clock Pessimism Removal :  -0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       2.270         _N22             
 USCM_84_114/CLK_USCM              td                    0.000       2.270 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.200       4.209 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.037       4.246         I_ipsxb_ddr_top/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[0]         tco                   0.339       4.585 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       4.585         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_285/IFIFO_RADDR[0]                                                  r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   4.585         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N22             
 USCM_84_114/CLK_USCM              td                    0.000       2.442 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.268       4.505 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.046       4.551         I_ipsxb_ddr_top/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.296       4.255                          
 clock uncertainty                                       0.000       4.255                          

 Hold time                                              -0.053       4.202                          

 Data required time                                                  4.202                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.202                          
 Data arrival time                                                   4.585                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.383                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk0
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.009  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.551
  Launch Clock Delay      :  4.246
  Clock Pessimism Removal :  -0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       2.270         _N22             
 USCM_84_114/CLK_USCM              td                    0.000       2.270 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.200       4.209 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.037       4.246         I_ipsxb_ddr_top/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[1]         tco                   0.339       4.585 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       4.585         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_285/IFIFO_RADDR[1]                                                  r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   4.585         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N22             
 USCM_84_114/CLK_USCM              td                    0.000       2.442 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.268       4.505 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.046       4.551         I_ipsxb_ddr_top/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.296       4.255                          
 clock uncertainty                                       0.000       4.255                          

 Hold time                                              -0.053       4.202                          

 Data required time                                                  4.202                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.202                          
 Data arrival time                                                   4.585                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.383                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk0
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.009  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.551
  Launch Clock Delay      :  4.246
  Clock Pessimism Removal :  -0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       2.270         _N22             
 USCM_84_114/CLK_USCM              td                    0.000       2.270 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.200       4.209 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.037       4.246         I_ipsxb_ddr_top/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[2]         tco                   0.339       4.585 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       4.585         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_285/IFIFO_RADDR[2]                                                  r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   4.585         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N22             
 USCM_84_114/CLK_USCM              td                    0.000       2.442 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.268       4.505 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.046       4.551         I_ipsxb_ddr_top/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.296       4.255                          
 clock uncertainty                                       0.000       4.255                          

 Hold time                                              -0.053       4.202                          

 Data required time                                                  4.202                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.202                          
 Data arrival time                                                   4.585                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.383                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk1
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.252
  Launch Clock Delay      :  4.551
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N22             
 USCM_84_114/CLK_USCM              td                    0.000       2.442 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.268       4.505 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.046       4.551         I_ipsxb_ddr_top/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[0]         tco                   0.408       4.959 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       4.959         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_162/IFIFO_RADDR[0]                                                  f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   4.959         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       ref_clk (port)   
                                   net (fanout=1)        0.074       2.574         ref_clk          
 IOBS_LR_328_209/DIN               td                    0.735       3.309 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.309         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       3.347 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       4.770         _N22             
 USCM_84_114/CLK_USCM              td                    0.000       4.770 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       5.751         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       5.840 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       6.509         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.200       6.709 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.043       6.752         I_ipsxb_ddr_top/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.296       7.048                          
 clock uncertainty                                      -0.150       6.898                          

 Setup time                                             -0.105       6.793                          

 Data required time                                                  6.793                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.793                          
 Data arrival time                                                   4.959                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.834                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk1
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.252
  Launch Clock Delay      :  4.551
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N22             
 USCM_84_114/CLK_USCM              td                    0.000       2.442 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.268       4.505 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.046       4.551         I_ipsxb_ddr_top/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[1]         tco                   0.408       4.959 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       4.959         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_162/IFIFO_RADDR[1]                                                  f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   4.959         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       ref_clk (port)   
                                   net (fanout=1)        0.074       2.574         ref_clk          
 IOBS_LR_328_209/DIN               td                    0.735       3.309 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.309         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       3.347 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       4.770         _N22             
 USCM_84_114/CLK_USCM              td                    0.000       4.770 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       5.751         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       5.840 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       6.509         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.200       6.709 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.043       6.752         I_ipsxb_ddr_top/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.296       7.048                          
 clock uncertainty                                      -0.150       6.898                          

 Setup time                                             -0.105       6.793                          

 Data required time                                                  6.793                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.793                          
 Data arrival time                                                   4.959                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.834                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk1
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.252
  Launch Clock Delay      :  4.551
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N22             
 USCM_84_114/CLK_USCM              td                    0.000       2.442 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.268       4.505 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.046       4.551         I_ipsxb_ddr_top/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[2]         tco                   0.408       4.959 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       4.959         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_162/IFIFO_RADDR[2]                                                  f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   4.959         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       ref_clk (port)   
                                   net (fanout=1)        0.074       2.574         ref_clk          
 IOBS_LR_328_209/DIN               td                    0.735       3.309 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.309         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       3.347 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       4.770         _N22             
 USCM_84_114/CLK_USCM              td                    0.000       4.770 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       5.751         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       5.840 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       6.509         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.200       6.709 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.043       6.752         I_ipsxb_ddr_top/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.296       7.048                          
 clock uncertainty                                      -0.150       6.898                          

 Setup time                                             -0.105       6.793                          

 Data required time                                                  6.793                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.793                          
 Data arrival time                                                   4.959                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.834                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk1
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.009  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.551
  Launch Clock Delay      :  4.246
  Clock Pessimism Removal :  -0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       2.270         _N22             
 USCM_84_114/CLK_USCM              td                    0.000       2.270 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.200       4.209 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.037       4.246         I_ipsxb_ddr_top/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[0]         tco                   0.339       4.585 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       4.585         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_162/IFIFO_RADDR[0]                                                  r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   4.585         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N22             
 USCM_84_114/CLK_USCM              td                    0.000       2.442 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.268       4.505 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.046       4.551         I_ipsxb_ddr_top/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.296       4.255                          
 clock uncertainty                                       0.000       4.255                          

 Hold time                                              -0.053       4.202                          

 Data required time                                                  4.202                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.202                          
 Data arrival time                                                   4.585                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.383                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk1
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.009  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.551
  Launch Clock Delay      :  4.246
  Clock Pessimism Removal :  -0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       2.270         _N22             
 USCM_84_114/CLK_USCM              td                    0.000       2.270 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.200       4.209 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.037       4.246         I_ipsxb_ddr_top/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[1]         tco                   0.339       4.585 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       4.585         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_162/IFIFO_RADDR[1]                                                  r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   4.585         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N22             
 USCM_84_114/CLK_USCM              td                    0.000       2.442 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.268       4.505 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.046       4.551         I_ipsxb_ddr_top/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.296       4.255                          
 clock uncertainty                                       0.000       4.255                          

 Hold time                                              -0.053       4.202                          

 Data required time                                                  4.202                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.202                          
 Data arrival time                                                   4.585                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.383                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk1
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.009  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.551
  Launch Clock Delay      :  4.246
  Clock Pessimism Removal :  -0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       2.270         _N22             
 USCM_84_114/CLK_USCM              td                    0.000       2.270 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.200       4.209 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.037       4.246         I_ipsxb_ddr_top/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[2]         tco                   0.339       4.585 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       4.585         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_162/IFIFO_RADDR[2]                                                  r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   4.585         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N22             
 USCM_84_114/CLK_USCM              td                    0.000       2.442 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.268       4.505 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.046       4.551         I_ipsxb_ddr_top/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.296       4.255                          
 clock uncertainty                                       0.000       4.255                          

 Hold time                                              -0.053       4.202                          

 Data required time                                                  4.202                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.202                          
 Data arrival time                                                   4.585                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.383                          
====================================================================================================

====================================================================================================

Startpoint  : eth_video_zoom/user_interpolation_ram1/U_ipml_sdpram_interpolation_ram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
Endpoint    : eth_video_zoom/video_data_out[11]/opit_0_A2Q21/Cin
Path Group  : pix_clk_out
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.996
  Launch Clock Delay      :  3.205
  Clock Pessimism Removal :  0.190

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_out (rising edge)                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N22             
 PLL_158_75/CLK_OUT0               td                    0.083       1.554 r       user_pll_video_out/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.168         nt_pix_clk_out   
 USCM_84_109/CLK_USCM              td                    0.000       2.168 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=955)      1.037       3.205         ntclkbufg_1      
 DRM_306_316/CLKB[0]                                                       r       eth_video_zoom/user_interpolation_ram1/U_ipml_sdpram_interpolation_ram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]

 DRM_306_316/QB0[4]                tco                   1.780       4.985 f       eth_video_zoom/user_interpolation_ram1/U_ipml_sdpram_interpolation_ram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/QB0[4]
                                   net (fanout=1)        1.787       6.772         eth_video_zoom/ram1_rd_data [4]
                                   td                    0.250       7.022 f       eth_video_zoom/N1442_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.022         eth_video_zoom/_N7625
 CLMA_182_253/COUT                 td                    0.044       7.066 r       eth_video_zoom/N1442_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.066         eth_video_zoom/_N7627
                                   td                    0.044       7.110 r       eth_video_zoom/video_data_out[7]/opit_0_A2Q1/Cout
                                   net (fanout=1)        0.000       7.110         eth_video_zoom/_N7629
 CLMA_182_257/COUT                 td                    0.044       7.154 r       eth_video_zoom/video_data_out[9]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       7.154         eth_video_zoom/_N7631
 CLMA_182_261/CIN                                                          r       eth_video_zoom/video_data_out[11]/opit_0_A2Q21/Cin

 Data arrival time                                                   7.154         Logic Levels: 2  
                                                                                   Logic: 2.162ns(54.748%), Route: 1.787ns(45.252%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_out (rising edge)                         6.666       6.666 r                        
 P20                                                     0.000       6.666 r       ref_clk (port)   
                                   net (fanout=1)        0.074       6.740         ref_clk          
 IOBS_LR_328_209/DIN               td                    0.735       7.475 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       7.475         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       7.513 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       7.976         _N22             
 PLL_158_75/CLK_OUT0               td                    0.078       8.054 r       user_pll_video_out/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603       8.657         nt_pix_clk_out   
 USCM_84_109/CLK_USCM              td                    0.000       8.657 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=955)      1.005       9.662         ntclkbufg_1      
 CLMA_182_261/CLK                                                          r       eth_video_zoom/video_data_out[11]/opit_0_A2Q21/CLK
 clock pessimism                                         0.190       9.852                          
 clock uncertainty                                      -0.150       9.702                          

 Setup time                                             -0.132       9.570                          

 Data required time                                                  9.570                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.570                          
 Data arrival time                                                   7.154                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.416                          
====================================================================================================

====================================================================================================

Startpoint  : r_x_act[5]/opit_0/CLK
Endpoint    : r_b_out[1]/opit_0_inv_MUX4TO1Q/CE
Path Group  : pix_clk_out
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.886
  Launch Clock Delay      :  3.093
  Clock Pessimism Removal :  0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_out (rising edge)                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N22             
 PLL_158_75/CLK_OUT0               td                    0.083       1.554 r       user_pll_video_out/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.168         nt_pix_clk_out   
 USCM_84_109/CLK_USCM              td                    0.000       2.168 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=955)      0.925       3.093         ntclkbufg_1      
 CLMA_70_232/CLK                                                           r       r_x_act[5]/opit_0/CLK

 CLMA_70_232/Q3                    tco                   0.220       3.313 f       r_x_act[5]/opit_0/Q
                                   net (fanout=2)        0.352       3.665         r_x_act[5]       
 CLMA_74_224/Y0                    td                    0.264       3.929 f       N167_mux5_4/gateop_perm/Z
                                   net (fanout=2)        0.248       4.177         _N107749         
 CLMA_70_228/Y0                    td                    0.264       4.441 f       N209_mux10_3/gateop_perm/Z
                                   net (fanout=2)        0.068       4.509         _N1013           
 CLMA_70_228/Y2                    td                    0.379       4.888 f       user_axi_m_arbitration/u_axi_full_m3/N360_3/gateop_perm/Z
                                   net (fanout=2)        0.289       5.177         _N107757         
 CLMA_70_244/Y0                    td                    0.264       5.441 f       N1078_3/gateop_perm/Z
                                   net (fanout=38)       0.493       5.934         N1078            
 CLMA_58_240/Y1                    td                    0.244       6.178 f       N921/gateop_perm/Z
                                   net (fanout=16)       0.477       6.655         N921             
 CLMS_50_237/CE                                                            f       r_b_out[1]/opit_0_inv_MUX4TO1Q/CE

 Data arrival time                                                   6.655         Logic Levels: 5  
                                                                                   Logic: 1.635ns(45.901%), Route: 1.927ns(54.099%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_out (rising edge)                         6.666       6.666 r                        
 P20                                                     0.000       6.666 r       ref_clk (port)   
                                   net (fanout=1)        0.074       6.740         ref_clk          
 IOBS_LR_328_209/DIN               td                    0.735       7.475 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       7.475         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       7.513 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       7.976         _N22             
 PLL_158_75/CLK_OUT0               td                    0.078       8.054 r       user_pll_video_out/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603       8.657         nt_pix_clk_out   
 USCM_84_109/CLK_USCM              td                    0.000       8.657 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=955)      0.895       9.552         ntclkbufg_1      
 CLMS_50_237/CLK                                                           r       r_b_out[1]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.188       9.740                          
 clock uncertainty                                      -0.150       9.590                          

 Setup time                                             -0.476       9.114                          

 Data required time                                                  9.114                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.114                          
 Data arrival time                                                   6.655                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.459                          
====================================================================================================

====================================================================================================

Startpoint  : eth_video_zoom/user_interpolation_ram1/U_ipml_sdpram_interpolation_ram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
Endpoint    : eth_video_zoom/video_data_out[9]/opit_0_A2Q21/Cin
Path Group  : pix_clk_out
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.996
  Launch Clock Delay      :  3.205
  Clock Pessimism Removal :  0.190

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_out (rising edge)                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N22             
 PLL_158_75/CLK_OUT0               td                    0.083       1.554 r       user_pll_video_out/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.168         nt_pix_clk_out   
 USCM_84_109/CLK_USCM              td                    0.000       2.168 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=955)      1.037       3.205         ntclkbufg_1      
 DRM_306_316/CLKB[0]                                                       r       eth_video_zoom/user_interpolation_ram1/U_ipml_sdpram_interpolation_ram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]

 DRM_306_316/QB0[4]                tco                   1.780       4.985 f       eth_video_zoom/user_interpolation_ram1/U_ipml_sdpram_interpolation_ram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/QB0[4]
                                   net (fanout=1)        1.787       6.772         eth_video_zoom/ram1_rd_data [4]
                                   td                    0.250       7.022 f       eth_video_zoom/N1442_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.022         eth_video_zoom/_N7625
 CLMA_182_253/COUT                 td                    0.044       7.066 r       eth_video_zoom/N1442_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.066         eth_video_zoom/_N7627
                                   td                    0.044       7.110 r       eth_video_zoom/video_data_out[7]/opit_0_A2Q1/Cout
                                   net (fanout=1)        0.000       7.110         eth_video_zoom/_N7629
                                                                           r       eth_video_zoom/video_data_out[9]/opit_0_A2Q21/Cin

 Data arrival time                                                   7.110         Logic Levels: 1  
                                                                                   Logic: 2.118ns(54.238%), Route: 1.787ns(45.762%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_out (rising edge)                         6.666       6.666 r                        
 P20                                                     0.000       6.666 r       ref_clk (port)   
                                   net (fanout=1)        0.074       6.740         ref_clk          
 IOBS_LR_328_209/DIN               td                    0.735       7.475 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       7.475         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       7.513 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       7.976         _N22             
 PLL_158_75/CLK_OUT0               td                    0.078       8.054 r       user_pll_video_out/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603       8.657         nt_pix_clk_out   
 USCM_84_109/CLK_USCM              td                    0.000       8.657 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=955)      1.005       9.662         ntclkbufg_1      
 CLMA_182_257/CLK                                                          r       eth_video_zoom/video_data_out[9]/opit_0_A2Q21/CLK
 clock pessimism                                         0.190       9.852                          
 clock uncertainty                                      -0.150       9.702                          

 Setup time                                             -0.128       9.574                          

 Data required time                                                  9.574                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.574                          
 Data arrival time                                                   7.110                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.464                          
====================================================================================================

====================================================================================================

Startpoint  : u_pcie_dam_ctrl/u_hdmi_pcie_fifo/U_ipml_fifo_hdmi_pcie_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[8]/opit_0/CLK
Endpoint    : u_pcie_dam_ctrl/u_hdmi_pcie_fifo/U_ipml_fifo_hdmi_pcie_fifo/U_ipml_fifo_ctrl/wrptr2[8]/opit_0/D
Path Group  : pix_clk_out
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.093
  Launch Clock Delay      :  2.886
  Clock Pessimism Removal :  -0.206

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_out (rising edge)                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       1.310         _N22             
 PLL_158_75/CLK_OUT0               td                    0.078       1.388 r       user_pll_video_out/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603       1.991         nt_pix_clk_out   
 USCM_84_109/CLK_USCM              td                    0.000       1.991 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=955)      0.895       2.886         ntclkbufg_1      
 CLMA_202_216/CLK                                                          r       u_pcie_dam_ctrl/u_hdmi_pcie_fifo/U_ipml_fifo_hdmi_pcie_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[8]/opit_0/CLK

 CLMA_202_216/Q2                   tco                   0.180       3.066 f       u_pcie_dam_ctrl/u_hdmi_pcie_fifo/U_ipml_fifo_hdmi_pcie_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[8]/opit_0/Q
                                   net (fanout=1)        0.058       3.124         u_pcie_dam_ctrl/u_hdmi_pcie_fifo/U_ipml_fifo_hdmi_pcie_fifo/U_ipml_fifo_ctrl/wrptr1 [8]
 CLMA_202_216/CD                                                           f       u_pcie_dam_ctrl/u_hdmi_pcie_fifo/U_ipml_fifo_hdmi_pcie_fifo/U_ipml_fifo_ctrl/wrptr2[8]/opit_0/D

 Data arrival time                                                   3.124         Logic Levels: 0  
                                                                                   Logic: 0.180ns(75.630%), Route: 0.058ns(24.370%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_out (rising edge)                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N22             
 PLL_158_75/CLK_OUT0               td                    0.083       1.554 r       user_pll_video_out/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.168         nt_pix_clk_out   
 USCM_84_109/CLK_USCM              td                    0.000       2.168 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=955)      0.925       3.093         ntclkbufg_1      
 CLMA_202_216/CLK                                                          r       u_pcie_dam_ctrl/u_hdmi_pcie_fifo/U_ipml_fifo_hdmi_pcie_fifo/U_ipml_fifo_ctrl/wrptr2[8]/opit_0/CLK
 clock pessimism                                        -0.206       2.887                          
 clock uncertainty                                       0.000       2.887                          

 Hold time                                               0.040       2.927                          

 Data required time                                                  2.927                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.927                          
 Data arrival time                                                   3.124                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.197                          
====================================================================================================

====================================================================================================

Startpoint  : u_video_enhance/video_enhance_yuv2rgb/mult_v_for_r_18b[3]/opit_0_A2Q21/CLK
Endpoint    : u_video_enhance/video_enhance_yuv2rgb/add_r_0_18b[2]/opit_0/D
Path Group  : pix_clk_out
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.093
  Launch Clock Delay      :  2.886
  Clock Pessimism Removal :  -0.192

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_out (rising edge)                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       1.310         _N22             
 PLL_158_75/CLK_OUT0               td                    0.078       1.388 r       user_pll_video_out/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603       1.991         nt_pix_clk_out   
 USCM_84_109/CLK_USCM              td                    0.000       1.991 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=955)      0.895       2.886         ntclkbufg_1      
 CLMA_170_236/CLK                                                          r       u_video_enhance/video_enhance_yuv2rgb/mult_v_for_r_18b[3]/opit_0_A2Q21/CLK

 CLMA_170_236/Q0                   tco                   0.182       3.068 r       u_video_enhance/video_enhance_yuv2rgb/mult_v_for_r_18b[3]/opit_0_A2Q21/Q0
                                   net (fanout=1)        0.063       3.131         u_video_enhance/video_enhance_yuv2rgb/mult_v_for_r_18b [2]
 CLMS_170_237/M0                                                           r       u_video_enhance/video_enhance_yuv2rgb/add_r_0_18b[2]/opit_0/D

 Data arrival time                                                   3.131         Logic Levels: 0  
                                                                                   Logic: 0.182ns(74.286%), Route: 0.063ns(25.714%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_out (rising edge)                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N22             
 PLL_158_75/CLK_OUT0               td                    0.083       1.554 r       user_pll_video_out/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.168         nt_pix_clk_out   
 USCM_84_109/CLK_USCM              td                    0.000       2.168 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=955)      0.925       3.093         ntclkbufg_1      
 CLMS_170_237/CLK                                                          r       u_video_enhance/video_enhance_yuv2rgb/add_r_0_18b[2]/opit_0/CLK
 clock pessimism                                        -0.192       2.901                          
 clock uncertainty                                       0.000       2.901                          

 Hold time                                              -0.011       2.890                          

 Data required time                                                  2.890                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.890                          
 Data arrival time                                                   3.131                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.241                          
====================================================================================================

====================================================================================================

Startpoint  : user_axi_m_arbitration/user_rw_fifo_ctrl3/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[9]/opit_0_inv_A2Q21/CLK
Endpoint    : user_axi_m_arbitration/user_rw_fifo_ctrl3/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM9K/iGopDrm/ADDRB[10]
Path Group  : pix_clk_out
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.205
  Launch Clock Delay      :  2.996
  Clock Pessimism Removal :  -0.190

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_out (rising edge)                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       1.310         _N22             
 PLL_158_75/CLK_OUT0               td                    0.078       1.388 r       user_pll_video_out/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603       1.991         nt_pix_clk_out   
 USCM_84_109/CLK_USCM              td                    0.000       1.991 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=955)      1.005       2.996         ntclkbufg_1      
 CLMA_90_260/CLK                                                           r       user_axi_m_arbitration/user_rw_fifo_ctrl3/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[9]/opit_0_inv_A2Q21/CLK

 CLMA_90_260/Q0                    tco                   0.182       3.178 r       user_axi_m_arbitration/user_rw_fifo_ctrl3/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[9]/opit_0_inv_A2Q21/Q0
                                   net (fanout=11)       0.194       3.372         user_axi_m_arbitration/user_rw_fifo_ctrl3/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/rd_addr [8]
 DRM_82_252/ADB0[10]                                                       r       user_axi_m_arbitration/user_rw_fifo_ctrl3/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM9K/iGopDrm/ADDRB[10]

 Data arrival time                                                   3.372         Logic Levels: 0  
                                                                                   Logic: 0.182ns(48.404%), Route: 0.194ns(51.596%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_out (rising edge)                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N22             
 PLL_158_75/CLK_OUT0               td                    0.083       1.554 r       user_pll_video_out/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.168         nt_pix_clk_out   
 USCM_84_109/CLK_USCM              td                    0.000       2.168 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=955)      1.037       3.205         ntclkbufg_1      
 DRM_82_252/CLKB[0]                                                        r       user_axi_m_arbitration/user_rw_fifo_ctrl3/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM9K/iGopDrm/CLKB
 clock pessimism                                        -0.190       3.015                          
 clock uncertainty                                       0.000       3.015                          

 Hold time                                               0.107       3.122                          

 Data required time                                                  3.122                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.122                          
 Data arrival time                                                   3.372                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.250                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_8_16bit/cnt[0]/opit_0_L5Q_perm/CLK
Endpoint    : cmos1_8_16bit/pdata_out1[1]/opit_0_inv/CE
Path Group  : cmos1_pclk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.008  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.211
  Launch Clock Delay      :  3.403
  Clock Pessimism Removal :  0.184

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.455       2.450         _N24             
 USCM_84_115/CLK_USCM              td                    0.000       2.450 r       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=39)       0.953       3.403         ntclkbufg_9      
 CLMS_70_25/CLK                                                            r       cmos1_8_16bit/cnt[0]/opit_0_L5Q_perm/CLK

 CLMS_70_25/Q0                     tco                   0.223       3.626 r       cmos1_8_16bit/cnt[0]/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.075       3.701         cmos1_8_16bit/cnt [0]
 CLMS_70_25/Y3                     td                    0.360       4.061 f       cmos1_8_16bit/N11_3/gateop_perm/Z
                                   net (fanout=16)       0.654       4.715         cmos1_8_16bit/N11
 CLMS_46_53/CE                                                             f       cmos1_8_16bit/pdata_out1[1]/opit_0_inv/CE

 Data arrival time                                                   4.715         Logic Levels: 1  
                                                                                   Logic: 0.583ns(44.436%), Route: 0.729ns(55.564%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                         11.900      11.900 r                        
 T12                                                     0.000      11.900 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      11.976         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735      12.711 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      12.711         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038      12.749 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.428      14.177         _N24             
 USCM_84_115/CLK_USCM              td                    0.000      14.177 r       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=39)       0.934      15.111         ntclkbufg_9      
 CLMS_46_53/CLK                                                            r       cmos1_8_16bit/pdata_out1[1]/opit_0_inv/CLK
 clock pessimism                                         0.184      15.295                          
 clock uncertainty                                      -0.050      15.245                          

 Setup time                                             -0.476      14.769                          

 Data required time                                                 14.769                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.769                          
 Data arrival time                                                   4.715                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.054                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_8_16bit/cnt[0]/opit_0_L5Q_perm/CLK
Endpoint    : cmos1_8_16bit/pdata_out1[2]/opit_0_inv/CE
Path Group  : cmos1_pclk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.008  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.211
  Launch Clock Delay      :  3.403
  Clock Pessimism Removal :  0.184

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.455       2.450         _N24             
 USCM_84_115/CLK_USCM              td                    0.000       2.450 r       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=39)       0.953       3.403         ntclkbufg_9      
 CLMS_70_25/CLK                                                            r       cmos1_8_16bit/cnt[0]/opit_0_L5Q_perm/CLK

 CLMS_70_25/Q0                     tco                   0.223       3.626 r       cmos1_8_16bit/cnt[0]/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.075       3.701         cmos1_8_16bit/cnt [0]
 CLMS_70_25/Y3                     td                    0.360       4.061 f       cmos1_8_16bit/N11_3/gateop_perm/Z
                                   net (fanout=16)       0.654       4.715         cmos1_8_16bit/N11
 CLMS_46_53/CE                                                             f       cmos1_8_16bit/pdata_out1[2]/opit_0_inv/CE

 Data arrival time                                                   4.715         Logic Levels: 1  
                                                                                   Logic: 0.583ns(44.436%), Route: 0.729ns(55.564%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                         11.900      11.900 r                        
 T12                                                     0.000      11.900 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      11.976         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735      12.711 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      12.711         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038      12.749 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.428      14.177         _N24             
 USCM_84_115/CLK_USCM              td                    0.000      14.177 r       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=39)       0.934      15.111         ntclkbufg_9      
 CLMS_46_53/CLK                                                            r       cmos1_8_16bit/pdata_out1[2]/opit_0_inv/CLK
 clock pessimism                                         0.184      15.295                          
 clock uncertainty                                      -0.050      15.245                          

 Setup time                                             -0.476      14.769                          

 Data required time                                                 14.769                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.769                          
 Data arrival time                                                   4.715                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.054                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_8_16bit/cnt[0]/opit_0_L5Q_perm/CLK
Endpoint    : cmos1_8_16bit/pdata_out1[8]/opit_0_inv/CE
Path Group  : cmos1_pclk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.008  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.211
  Launch Clock Delay      :  3.403
  Clock Pessimism Removal :  0.184

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.455       2.450         _N24             
 USCM_84_115/CLK_USCM              td                    0.000       2.450 r       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=39)       0.953       3.403         ntclkbufg_9      
 CLMS_70_25/CLK                                                            r       cmos1_8_16bit/cnt[0]/opit_0_L5Q_perm/CLK

 CLMS_70_25/Q0                     tco                   0.223       3.626 r       cmos1_8_16bit/cnt[0]/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.075       3.701         cmos1_8_16bit/cnt [0]
 CLMS_70_25/Y3                     td                    0.360       4.061 f       cmos1_8_16bit/N11_3/gateop_perm/Z
                                   net (fanout=16)       0.654       4.715         cmos1_8_16bit/N11
 CLMS_46_53/CE                                                             f       cmos1_8_16bit/pdata_out1[8]/opit_0_inv/CE

 Data arrival time                                                   4.715         Logic Levels: 1  
                                                                                   Logic: 0.583ns(44.436%), Route: 0.729ns(55.564%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                         11.900      11.900 r                        
 T12                                                     0.000      11.900 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      11.976         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735      12.711 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      12.711         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038      12.749 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.428      14.177         _N24             
 USCM_84_115/CLK_USCM              td                    0.000      14.177 r       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=39)       0.934      15.111         ntclkbufg_9      
 CLMS_46_53/CLK                                                            r       cmos1_8_16bit/pdata_out1[8]/opit_0_inv/CLK
 clock pessimism                                         0.184      15.295                          
 clock uncertainty                                      -0.050      15.245                          

 Setup time                                             -0.476      14.769                          

 Data required time                                                 14.769                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.769                          
 Data arrival time                                                   4.715                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.054                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_8_16bit/de_i_r/opit_0/CLK
Endpoint    : cmos1_8_16bit/de_out1/opit_0_L5Q_perm/L4
Path Group  : cmos1_pclk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.407
  Launch Clock Delay      :  3.203
  Clock Pessimism Removal :  -0.203

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735       0.811 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.811         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038       0.849 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.428       2.277         _N24             
 USCM_84_115/CLK_USCM              td                    0.000       2.277 r       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=39)       0.926       3.203         ntclkbufg_9      
 CLMS_50_53/CLK                                                            r       cmos1_8_16bit/de_i_r/opit_0/CLK

 CLMS_50_53/Q2                     tco                   0.180       3.383 f       cmos1_8_16bit/de_i_r/opit_0/Q
                                   net (fanout=2)        0.061       3.444         cmos1_8_16bit/de_i_r
 CLMS_50_53/A4                                                             f       cmos1_8_16bit/de_out1/opit_0_L5Q_perm/L4

 Data arrival time                                                   3.444         Logic Levels: 0  
                                                                                   Logic: 0.180ns(74.689%), Route: 0.061ns(25.311%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.455       2.450         _N24             
 USCM_84_115/CLK_USCM              td                    0.000       2.450 r       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=39)       0.957       3.407         ntclkbufg_9      
 CLMS_50_53/CLK                                                            r       cmos1_8_16bit/de_out1/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.203       3.204                          
 clock uncertainty                                       0.000       3.204                          

 Hold time                                              -0.029       3.175                          

 Data required time                                                  3.175                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.175                          
 Data arrival time                                                   3.444                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.269                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_8_16bit/cnt[0]/opit_0_L5Q_perm/CLK
Endpoint    : cmos1_8_16bit/cnt[1]/opit_0_L5Q_perm/L4
Path Group  : cmos1_pclk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.403
  Launch Clock Delay      :  3.200
  Clock Pessimism Removal :  -0.203

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735       0.811 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.811         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038       0.849 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.428       2.277         _N24             
 USCM_84_115/CLK_USCM              td                    0.000       2.277 r       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=39)       0.923       3.200         ntclkbufg_9      
 CLMS_70_25/CLK                                                            r       cmos1_8_16bit/cnt[0]/opit_0_L5Q_perm/CLK

 CLMS_70_25/Q0                     tco                   0.179       3.379 f       cmos1_8_16bit/cnt[0]/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.063       3.442         cmos1_8_16bit/cnt [0]
 CLMS_70_25/B4                                                             f       cmos1_8_16bit/cnt[1]/opit_0_L5Q_perm/L4

 Data arrival time                                                   3.442         Logic Levels: 0  
                                                                                   Logic: 0.179ns(73.967%), Route: 0.063ns(26.033%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.455       2.450         _N24             
 USCM_84_115/CLK_USCM              td                    0.000       2.450 r       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=39)       0.953       3.403         ntclkbufg_9      
 CLMS_70_25/CLK                                                            r       cmos1_8_16bit/cnt[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.203       3.200                          
 clock uncertainty                                       0.000       3.200                          

 Hold time                                              -0.029       3.171                          

 Data required time                                                  3.171                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.171                          
 Data arrival time                                                   3.442                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.271                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_d_d0[6]/opit_0/CLK
Endpoint    : cmos1_8_16bit/pdata_out1[6]/opit_0_inv/D
Path Group  : cmos1_pclk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.020  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.399
  Launch Clock Delay      :  3.191
  Clock Pessimism Removal :  -0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735       0.811 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.811         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038       0.849 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.428       2.277         _N24             
 USCM_84_115/CLK_USCM              td                    0.000       2.277 r       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=39)       0.914       3.191         ntclkbufg_9      
 CLMS_70_17/CLK                                                            r       cmos1_d_d0[6]/opit_0/CLK

 CLMS_70_17/Q0                     tco                   0.182       3.373 r       cmos1_d_d0[6]/opit_0/Q
                                   net (fanout=2)        0.139       3.512         cmos1_d_d0[6]    
 CLMS_70_21/M0                                                             r       cmos1_8_16bit/pdata_out1[6]/opit_0_inv/D

 Data arrival time                                                   3.512         Logic Levels: 0  
                                                                                   Logic: 0.182ns(56.698%), Route: 0.139ns(43.302%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.455       2.450         _N24             
 USCM_84_115/CLK_USCM              td                    0.000       2.450 r       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=39)       0.949       3.399         ntclkbufg_9      
 CLMS_70_21/CLK                                                            r       cmos1_8_16bit/pdata_out1[6]/opit_0_inv/CLK
 clock pessimism                                        -0.188       3.211                          
 clock uncertainty                                       0.000       3.211                          

 Hold time                                              -0.011       3.200                          

 Data required time                                                  3.200                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.200                          
 Data arrival time                                                   3.512                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.312                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_href_d0/opit_0/CLK
Endpoint    : cmos2_8_16bit/pdata_out1[1]/opit_0_inv/CE
Path Group  : cmos2_pclk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.046  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.513
  Launch Clock Delay      :  3.889
  Clock Pessimism Removal :  0.330

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        1.909       2.937         nt_cmos2_pclk    
 USCM_84_122/CLK_USCM              td                    0.000       2.937 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=39)       0.952       3.889         ntclkbufg_10     
 CLMS_50_73/CLK                                                            r       cmos2_href_d0/opit_0/CLK

 CLMS_50_73/Y0                     tco                   0.283       4.172 f       cmos2_href_d0/opit_0/Q
                                   net (fanout=13)       0.378       4.550         cmos2_href_d0    
 CLMA_58_76/Y1                     td                    0.151       4.701 f       cmos2_8_16bit/N11_3/gateop_perm/Z
                                   net (fanout=16)       0.405       5.106         cmos2_8_16bit/N11
 CLMA_58_101/CE                                                            f       cmos2_8_16bit/pdata_out1[1]/opit_0_inv/CE

 Data arrival time                                                   5.106         Logic Levels: 1  
                                                                                   Logic: 0.434ns(35.661%), Route: 0.783ns(64.339%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                         11.900      11.900 r                        
 W6                                                      0.000      11.900 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      11.971         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735      12.706 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      12.706         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066      12.772 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        1.746      14.518         nt_cmos2_pclk    
 USCM_84_122/CLK_USCM              td                    0.000      14.518 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=39)       0.895      15.413         ntclkbufg_10     
 CLMA_58_101/CLK                                                           r       cmos2_8_16bit/pdata_out1[1]/opit_0_inv/CLK
 clock pessimism                                         0.330      15.743                          
 clock uncertainty                                      -0.050      15.693                          

 Setup time                                             -0.476      15.217                          

 Data required time                                                 15.217                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.217                          
 Data arrival time                                                   5.106                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.111                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_href_d0/opit_0/CLK
Endpoint    : cmos2_8_16bit/pdata_out1[2]/opit_0_inv/CE
Path Group  : cmos2_pclk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.046  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.513
  Launch Clock Delay      :  3.889
  Clock Pessimism Removal :  0.330

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        1.909       2.937         nt_cmos2_pclk    
 USCM_84_122/CLK_USCM              td                    0.000       2.937 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=39)       0.952       3.889         ntclkbufg_10     
 CLMS_50_73/CLK                                                            r       cmos2_href_d0/opit_0/CLK

 CLMS_50_73/Y0                     tco                   0.283       4.172 f       cmos2_href_d0/opit_0/Q
                                   net (fanout=13)       0.378       4.550         cmos2_href_d0    
 CLMA_58_76/Y1                     td                    0.151       4.701 f       cmos2_8_16bit/N11_3/gateop_perm/Z
                                   net (fanout=16)       0.405       5.106         cmos2_8_16bit/N11
 CLMA_58_101/CE                                                            f       cmos2_8_16bit/pdata_out1[2]/opit_0_inv/CE

 Data arrival time                                                   5.106         Logic Levels: 1  
                                                                                   Logic: 0.434ns(35.661%), Route: 0.783ns(64.339%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                         11.900      11.900 r                        
 W6                                                      0.000      11.900 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      11.971         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735      12.706 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      12.706         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066      12.772 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        1.746      14.518         nt_cmos2_pclk    
 USCM_84_122/CLK_USCM              td                    0.000      14.518 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=39)       0.895      15.413         ntclkbufg_10     
 CLMA_58_101/CLK                                                           r       cmos2_8_16bit/pdata_out1[2]/opit_0_inv/CLK
 clock pessimism                                         0.330      15.743                          
 clock uncertainty                                      -0.050      15.693                          

 Setup time                                             -0.476      15.217                          

 Data required time                                                 15.217                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.217                          
 Data arrival time                                                   5.106                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.111                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_href_d0/opit_0/CLK
Endpoint    : cmos2_8_16bit/pdata_out1[4]/opit_0_inv/CE
Path Group  : cmos2_pclk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.046  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.513
  Launch Clock Delay      :  3.889
  Clock Pessimism Removal :  0.330

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        1.909       2.937         nt_cmos2_pclk    
 USCM_84_122/CLK_USCM              td                    0.000       2.937 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=39)       0.952       3.889         ntclkbufg_10     
 CLMS_50_73/CLK                                                            r       cmos2_href_d0/opit_0/CLK

 CLMS_50_73/Y0                     tco                   0.283       4.172 f       cmos2_href_d0/opit_0/Q
                                   net (fanout=13)       0.378       4.550         cmos2_href_d0    
 CLMA_58_76/Y1                     td                    0.151       4.701 f       cmos2_8_16bit/N11_3/gateop_perm/Z
                                   net (fanout=16)       0.405       5.106         cmos2_8_16bit/N11
 CLMA_58_101/CE                                                            f       cmos2_8_16bit/pdata_out1[4]/opit_0_inv/CE

 Data arrival time                                                   5.106         Logic Levels: 1  
                                                                                   Logic: 0.434ns(35.661%), Route: 0.783ns(64.339%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                         11.900      11.900 r                        
 W6                                                      0.000      11.900 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      11.971         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735      12.706 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      12.706         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066      12.772 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        1.746      14.518         nt_cmos2_pclk    
 USCM_84_122/CLK_USCM              td                    0.000      14.518 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=39)       0.895      15.413         ntclkbufg_10     
 CLMA_58_101/CLK                                                           r       cmos2_8_16bit/pdata_out1[4]/opit_0_inv/CLK
 clock pessimism                                         0.330      15.743                          
 clock uncertainty                                      -0.050      15.693                          

 Setup time                                             -0.476      15.217                          

 Data required time                                                 15.217                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.217                          
 Data arrival time                                                   5.106                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.111                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_8_16bit/de_i_r/opit_0/CLK
Endpoint    : cmos2_8_16bit/de_out1/opit_0_L5Q_perm/L0
Path Group  : cmos2_pclk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.889
  Launch Clock Delay      :  3.540
  Clock Pessimism Removal :  -0.349

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735       0.806 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.806         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066       0.872 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        1.746       2.618         nt_cmos2_pclk    
 USCM_84_122/CLK_USCM              td                    0.000       2.618 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=39)       0.922       3.540         ntclkbufg_10     
 CLMS_50_73/CLK                                                            r       cmos2_8_16bit/de_i_r/opit_0/CLK

 CLMS_50_73/Q3                     tco                   0.178       3.718 f       cmos2_8_16bit/de_i_r/opit_0/Q
                                   net (fanout=2)        0.059       3.777         cmos2_8_16bit/de_i_r
 CLMS_50_73/B0                                                             f       cmos2_8_16bit/de_out1/opit_0_L5Q_perm/L0

 Data arrival time                                                   3.777         Logic Levels: 0  
                                                                                   Logic: 0.178ns(75.105%), Route: 0.059ns(24.895%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        1.909       2.937         nt_cmos2_pclk    
 USCM_84_122/CLK_USCM              td                    0.000       2.937 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=39)       0.952       3.889         ntclkbufg_10     
 CLMS_50_73/CLK                                                            r       cmos2_8_16bit/de_out1/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.349       3.540                          
 clock uncertainty                                       0.000       3.540                          

 Hold time                                              -0.066       3.474                          

 Data required time                                                  3.474                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.474                          
 Data arrival time                                                   3.777                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.303                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_8_16bit/pdata_i_reg[0]/opit_0_inv/CLK
Endpoint    : cmos2_8_16bit/pdata_out1[8]/opit_0_inv/D
Path Group  : cmos2_pclk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.023  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.897
  Launch Clock Delay      :  3.544
  Clock Pessimism Removal :  -0.330

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735       0.806 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.806         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066       0.872 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        1.746       2.618         nt_cmos2_pclk    
 USCM_84_122/CLK_USCM              td                    0.000       2.618 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=39)       0.926       3.544         ntclkbufg_10     
 CLMA_50_68/CLK                                                            r       cmos2_8_16bit/pdata_i_reg[0]/opit_0_inv/CLK

 CLMA_50_68/Q0                     tco                   0.182       3.726 r       cmos2_8_16bit/pdata_i_reg[0]/opit_0_inv/Q
                                   net (fanout=1)        0.136       3.862         cmos2_8_16bit/pdata_i_reg [0]
 CLMS_46_73/M0                                                             r       cmos2_8_16bit/pdata_out1[8]/opit_0_inv/D

 Data arrival time                                                   3.862         Logic Levels: 0  
                                                                                   Logic: 0.182ns(57.233%), Route: 0.136ns(42.767%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        1.909       2.937         nt_cmos2_pclk    
 USCM_84_122/CLK_USCM              td                    0.000       2.937 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=39)       0.960       3.897         ntclkbufg_10     
 CLMS_46_73/CLK                                                            r       cmos2_8_16bit/pdata_out1[8]/opit_0_inv/CLK
 clock pessimism                                        -0.330       3.567                          
 clock uncertainty                                       0.000       3.567                          

 Hold time                                              -0.011       3.556                          

 Data required time                                                  3.556                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.556                          
 Data arrival time                                                   3.862                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.306                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_8_16bit/de_i_r1/opit_0/CLK
Endpoint    : cmos2_8_16bit/de_out1/opit_0_L5Q_perm/L1
Path Group  : cmos2_pclk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.889
  Launch Clock Delay      :  3.540
  Clock Pessimism Removal :  -0.349

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735       0.806 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.806         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066       0.872 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        1.746       2.618         nt_cmos2_pclk    
 USCM_84_122/CLK_USCM              td                    0.000       2.618 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=39)       0.922       3.540         ntclkbufg_10     
 CLMS_50_73/CLK                                                            r       cmos2_8_16bit/de_i_r1/opit_0/CLK

 CLMS_50_73/Q2                     tco                   0.180       3.720 f       cmos2_8_16bit/de_i_r1/opit_0/Q
                                   net (fanout=1)        0.060       3.780         cmos2_8_16bit/de_i_r1
 CLMS_50_73/B1                                                             f       cmos2_8_16bit/de_out1/opit_0_L5Q_perm/L1

 Data arrival time                                                   3.780         Logic Levels: 0  
                                                                                   Logic: 0.180ns(75.000%), Route: 0.060ns(25.000%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        1.909       2.937         nt_cmos2_pclk    
 USCM_84_122/CLK_USCM              td                    0.000       2.937 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=39)       0.952       3.889         ntclkbufg_10     
 CLMS_50_73/CLK                                                            r       cmos2_8_16bit/de_out1/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.349       3.540                          
 clock uncertainty                                       0.000       3.540                          

 Hold time                                              -0.087       3.453                          

 Data required time                                                  3.453                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.453                          
 Data arrival time                                                   3.780                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.327                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_8_16bit/de_o/opit_0/CLK
Endpoint    : user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L4
Path Group  : cmos1_pclk_16bit
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.005  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.475
  Launch Clock Delay      :  3.732
  Clock Pessimism Removal :  0.252

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.569       1.564         _N24             
 IOCKGATE_86_20/OUT                td                    0.268       1.832 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.832         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.832 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.943       2.775         cmos1_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000       2.775 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=110)      0.957       3.732         ntclkbufg_6      
 CLMA_50_52/CLK                                                            r       cmos1_8_16bit/de_o/opit_0/CLK

 CLMA_50_52/Y0                     tco                   0.283       4.015 f       cmos1_8_16bit/de_o/opit_0/Q
                                   net (fanout=10)       0.414       4.429         cmos1_href_16bit 
                                   td                    0.222       4.651 f       user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.651         user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/_N7355
 CLMA_42_72/COUT                   td                    0.044       4.695 r       user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.695         user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/_N7357
 CLMA_42_76/Y1                     td                    0.383       5.078 r       user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.240       5.318         user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/N2 [5]
 CLMS_42_73/Y0                     td                    0.162       5.480 r       user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/N3[5]/gateop_perm/Z
                                   net (fanout=1)        0.278       5.758         user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/wwptr [5]
 CLMA_46_76/COUT                   td                    0.387       6.145 r       user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/N153.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.145         user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/N153.co [6]
 CLMA_46_80/Y1                     td                    0.383       6.528 r       user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/N153.eq_4/gateop_A2/Y1
                                   net (fanout=1)        0.327       6.855         user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/N153
 CLMS_42_85/A4                                                             r       user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L4

 Data arrival time                                                   6.855         Logic Levels: 5  
                                                                                   Logic: 1.864ns(59.686%), Route: 1.259ns(40.314%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735      24.611 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.611         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038      24.649 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559      25.208         _N24             
 IOCKGATE_86_20/OUT                td                    0.200      25.408 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      25.408         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      25.408 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.926      26.334         cmos1_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000      26.334 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=110)      0.941      27.275         ntclkbufg_6      
 CLMS_42_85/CLK                                                            r       user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.252      27.527                          
 clock uncertainty                                      -0.050      27.477                          

 Setup time                                             -0.093      27.384                          

 Data required time                                                 27.384                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.384                          
 Data arrival time                                                   6.855                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        20.529                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_8_16bit/de_o/opit_0/CLK
Endpoint    : user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[10]/opit_0_L5Q_perm/L3
Path Group  : cmos1_pclk_16bit
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.012  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.468
  Launch Clock Delay      :  3.732
  Clock Pessimism Removal :  0.252

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.569       1.564         _N24             
 IOCKGATE_86_20/OUT                td                    0.268       1.832 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.832         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.832 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.943       2.775         cmos1_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000       2.775 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=110)      0.957       3.732         ntclkbufg_6      
 CLMA_50_52/CLK                                                            r       cmos1_8_16bit/de_o/opit_0/CLK

 CLMA_50_52/Y0                     tco                   0.283       4.015 f       cmos1_8_16bit/de_o/opit_0/Q
                                   net (fanout=10)       0.414       4.429         cmos1_href_16bit 
                                   td                    0.222       4.651 f       user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.651         user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/_N7355
 CLMA_42_72/COUT                   td                    0.044       4.695 r       user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.695         user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/_N7357
                                   td                    0.044       4.739 r       user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.739         user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/_N7359
 CLMA_42_76/COUT                   td                    0.044       4.783 r       user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.783         user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/_N7361
                                   td                    0.044       4.827 r       user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[9]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.827         user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/_N7363
 CLMA_42_80/Y3                     td                    0.387       5.214 r       user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[11]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.254       5.468         user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/N2 [11]
 CLMS_38_85/C3                                                             r       user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[10]/opit_0_L5Q_perm/L3

 Data arrival time                                                   5.468         Logic Levels: 3  
                                                                                   Logic: 1.068ns(61.521%), Route: 0.668ns(38.479%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735      24.611 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.611         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038      24.649 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559      25.208         _N24             
 IOCKGATE_86_20/OUT                td                    0.200      25.408 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      25.408         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      25.408 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.926      26.334         cmos1_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000      26.334 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=110)      0.934      27.268         ntclkbufg_6      
 CLMS_38_85/CLK                                                            r       user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[10]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.252      27.520                          
 clock uncertainty                                      -0.050      27.470                          

 Setup time                                             -0.308      27.162                          

 Data required time                                                 27.162                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.162                          
 Data arrival time                                                   5.468                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.694                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_8_16bit/de_o/opit_0/CLK
Endpoint    : user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[11]/opit_0_L5Q_perm/L2
Path Group  : cmos1_pclk_16bit
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.012  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.468
  Launch Clock Delay      :  3.732
  Clock Pessimism Removal :  0.252

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.569       1.564         _N24             
 IOCKGATE_86_20/OUT                td                    0.268       1.832 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.832         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.832 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.943       2.775         cmos1_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000       2.775 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=110)      0.957       3.732         ntclkbufg_6      
 CLMA_50_52/CLK                                                            r       cmos1_8_16bit/de_o/opit_0/CLK

 CLMA_50_52/Y0                     tco                   0.283       4.015 f       cmos1_8_16bit/de_o/opit_0/Q
                                   net (fanout=10)       0.414       4.429         cmos1_href_16bit 
                                   td                    0.222       4.651 f       user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.651         user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/_N7355
 CLMA_42_72/COUT                   td                    0.044       4.695 r       user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.695         user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/_N7357
                                   td                    0.044       4.739 r       user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.739         user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/_N7359
 CLMA_42_76/COUT                   td                    0.044       4.783 r       user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.783         user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/_N7361
                                   td                    0.044       4.827 r       user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[9]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.827         user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/_N7363
 CLMA_42_80/Y3                     td                    0.387       5.214 r       user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[11]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.254       5.468         user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/N2 [11]
 CLMS_38_85/D2                                                             r       user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[11]/opit_0_L5Q_perm/L2

 Data arrival time                                                   5.468         Logic Levels: 3  
                                                                                   Logic: 1.068ns(61.521%), Route: 0.668ns(38.479%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735      24.611 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.611         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038      24.649 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559      25.208         _N24             
 IOCKGATE_86_20/OUT                td                    0.200      25.408 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      25.408         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      25.408 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.926      26.334         cmos1_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000      26.334 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=110)      0.934      27.268         ntclkbufg_6      
 CLMS_38_85/CLK                                                            r       user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[11]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.252      27.520                          
 clock uncertainty                                      -0.050      27.470                          

 Setup time                                             -0.283      27.187                          

 Data required time                                                 27.187                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.187                          
 Data arrival time                                                   5.468                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.719                          
====================================================================================================

====================================================================================================

Startpoint  : user_axi_m_arbitration/user_rw_fifo_ctrl2/r_vs_in_d1[11]/opit_0_inv/CLK
Endpoint    : user_axi_m_arbitration/user_rw_fifo_ctrl2/r_vs_in_d1[12]/opit_0_inv/D
Path Group  : cmos1_pclk_16bit
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.700
  Launch Clock Delay      :  3.429
  Clock Pessimism Removal :  -0.270

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735       0.811 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.811         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038       0.849 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559       1.408         _N24             
 IOCKGATE_86_20/OUT                td                    0.200       1.608 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.608         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.608 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.926       2.534         cmos1_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000       2.534 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=110)      0.895       3.429         ntclkbufg_6      
 CLMA_110_157/CLK                                                          r       user_axi_m_arbitration/user_rw_fifo_ctrl2/r_vs_in_d1[11]/opit_0_inv/CLK

 CLMA_110_157/Q3                   tco                   0.178       3.607 f       user_axi_m_arbitration/user_rw_fifo_ctrl2/r_vs_in_d1[11]/opit_0_inv/Q
                                   net (fanout=1)        0.058       3.665         user_axi_m_arbitration/user_rw_fifo_ctrl2/r_vs_in_d1 [11]
 CLMA_110_157/AD                                                           f       user_axi_m_arbitration/user_rw_fifo_ctrl2/r_vs_in_d1[12]/opit_0_inv/D

 Data arrival time                                                   3.665         Logic Levels: 0  
                                                                                   Logic: 0.178ns(75.424%), Route: 0.058ns(24.576%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.569       1.564         _N24             
 IOCKGATE_86_20/OUT                td                    0.268       1.832 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.832         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.832 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.943       2.775         cmos1_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000       2.775 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=110)      0.925       3.700         ntclkbufg_6      
 CLMA_110_157/CLK                                                          r       user_axi_m_arbitration/user_rw_fifo_ctrl2/r_vs_in_d1[12]/opit_0_inv/CLK
 clock pessimism                                        -0.270       3.430                          
 clock uncertainty                                       0.000       3.430                          

 Hold time                                               0.040       3.470                          

 Data required time                                                  3.470                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.470                          
 Data arrival time                                                   3.665                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.195                          
====================================================================================================

====================================================================================================

Startpoint  : user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/opit_0/CLK
Endpoint    : user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/wrptr2[1]/opit_0/D
Path Group  : cmos1_pclk_16bit
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.730
  Launch Clock Delay      :  3.459
  Clock Pessimism Removal :  -0.256

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735       0.811 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.811         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038       0.849 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559       1.408         _N24             
 IOCKGATE_86_20/OUT                td                    0.200       1.608 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.608         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.608 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.926       2.534         cmos1_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000       2.534 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=110)      0.925       3.459         ntclkbufg_6      
 CLMS_46_77/CLK                                                            r       user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/opit_0/CLK

 CLMS_46_77/Q2                     tco                   0.183       3.642 r       user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/opit_0/Q
                                   net (fanout=1)        0.063       3.705         user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/wrptr1 [1]
 CLMA_46_76/M1                                                             r       user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/wrptr2[1]/opit_0/D

 Data arrival time                                                   3.705         Logic Levels: 0  
                                                                                   Logic: 0.183ns(74.390%), Route: 0.063ns(25.610%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.569       1.564         _N24             
 IOCKGATE_86_20/OUT                td                    0.268       1.832 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.832         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.832 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.943       2.775         cmos1_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000       2.775 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=110)      0.955       3.730         ntclkbufg_6      
 CLMA_46_76/CLK                                                            r       user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/wrptr2[1]/opit_0/CLK
 clock pessimism                                        -0.256       3.474                          
 clock uncertainty                                       0.000       3.474                          

 Hold time                                              -0.011       3.463                          

 Data required time                                                  3.463                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.463                          
 Data arrival time                                                   3.705                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.242                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_8_16bit/pdata_out2[4]/opit_0/CLK
Endpoint    : cmos1_8_16bit/pdata_out3[4]/opit_0/D
Path Group  : cmos1_pclk_16bit
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.727
  Launch Clock Delay      :  3.452
  Clock Pessimism Removal :  -0.256

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735       0.811 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.811         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038       0.849 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559       1.408         _N24             
 IOCKGATE_86_20/OUT                td                    0.200       1.608 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.608         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.608 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.926       2.534         cmos1_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000       2.534 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=110)      0.918       3.452         ntclkbufg_6      
 CLMA_50_44/CLK                                                            r       cmos1_8_16bit/pdata_out2[4]/opit_0/CLK

 CLMA_50_44/Q0                     tco                   0.182       3.634 r       cmos1_8_16bit/pdata_out2[4]/opit_0/Q
                                   net (fanout=1)        0.138       3.772         cmos1_8_16bit/pdata_out2 [4]
 CLMA_50_48/AD                                                             r       cmos1_8_16bit/pdata_out3[4]/opit_0/D

 Data arrival time                                                   3.772         Logic Levels: 0  
                                                                                   Logic: 0.182ns(56.875%), Route: 0.138ns(43.125%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.569       1.564         _N24             
 IOCKGATE_86_20/OUT                td                    0.268       1.832 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.832         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.832 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.943       2.775         cmos1_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000       2.775 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=110)      0.952       3.727         ntclkbufg_6      
 CLMA_50_48/CLK                                                            r       cmos1_8_16bit/pdata_out3[4]/opit_0/CLK
 clock pessimism                                        -0.256       3.471                          
 clock uncertainty                                       0.000       3.471                          

 Hold time                                               0.034       3.505                          

 Data required time                                                  3.505                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.505                          
 Data arrival time                                                   3.772                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.267                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_8_16bit/pdata_out1[4]/opit_0_inv/CLK
Endpoint    : cmos1_8_16bit/pdata_out2[4]/opit_0/D
Path Group  : cmos1_pclk_16bit
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.204  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.452
  Launch Clock Delay      :  3.402
  Clock Pessimism Removal :  0.154

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                         11.900      11.900 r                        
 T12                                                     0.000      11.900 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      11.976         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861      12.837 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      12.837         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058      12.895 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.455      14.350         _N24             
 USCM_84_115/CLK_USCM              td                    0.000      14.350 r       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=39)       0.952      15.302         ntclkbufg_9      
 CLMS_50_49/CLK                                                            r       cmos1_8_16bit/pdata_out1[4]/opit_0_inv/CLK

 CLMS_50_49/Q2                     tco                   0.223      15.525 f       cmos1_8_16bit/pdata_out1[4]/opit_0_inv/Q
                                   net (fanout=1)        0.474      15.999         cmos1_8_16bit/pdata_out1 [4]
 CLMA_50_44/M0                                                             f       cmos1_8_16bit/pdata_out2[4]/opit_0/D

 Data arrival time                                                  15.999         Logic Levels: 0  
                                                                                   Logic: 0.223ns(31.994%), Route: 0.474ns(68.006%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735      24.611 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.611         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038      24.649 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559      25.208         _N24             
 IOCKGATE_86_20/OUT                td                    0.200      25.408 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      25.408         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      25.408 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.926      26.334         cmos1_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000      26.334 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=110)      0.918      27.252         ntclkbufg_6      
 CLMA_50_44/CLK                                                            r       cmos1_8_16bit/pdata_out2[4]/opit_0/CLK
 clock pessimism                                         0.154      27.406                          
 clock uncertainty                                      -0.050      27.356                          

 Setup time                                             -0.068      27.288                          

 Data required time                                                 27.288                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.288                          
 Data arrival time                                                  15.999                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        11.289                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_8_16bit/pdata_out1[2]/opit_0_inv/CLK
Endpoint    : cmos1_8_16bit/pdata_out2[2]/opit_0/D
Path Group  : cmos1_pclk_16bit
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.204  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.464
  Launch Clock Delay      :  3.414
  Clock Pessimism Removal :  0.154

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                         11.900      11.900 r                        
 T12                                                     0.000      11.900 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      11.976         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861      12.837 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      12.837         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058      12.895 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.455      14.350         _N24             
 USCM_84_115/CLK_USCM              td                    0.000      14.350 r       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=39)       0.964      15.314         ntclkbufg_9      
 CLMS_46_53/CLK                                                            r       cmos1_8_16bit/pdata_out1[2]/opit_0_inv/CLK

 CLMS_46_53/Y0                     tco                   0.283      15.597 f       cmos1_8_16bit/pdata_out1[2]/opit_0_inv/Q
                                   net (fanout=1)        0.390      15.987         cmos1_8_16bit/pdata_out1 [2]
 CLMS_50_57/M1                                                             f       cmos1_8_16bit/pdata_out2[2]/opit_0/D

 Data arrival time                                                  15.987         Logic Levels: 0  
                                                                                   Logic: 0.283ns(42.051%), Route: 0.390ns(57.949%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735      24.611 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.611         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038      24.649 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559      25.208         _N24             
 IOCKGATE_86_20/OUT                td                    0.200      25.408 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      25.408         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      25.408 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.926      26.334         cmos1_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000      26.334 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=110)      0.930      27.264         ntclkbufg_6      
 CLMS_50_57/CLK                                                            r       cmos1_8_16bit/pdata_out2[2]/opit_0/CLK
 clock pessimism                                         0.154      27.418                          
 clock uncertainty                                      -0.050      27.368                          

 Setup time                                             -0.068      27.300                          

 Data required time                                                 27.300                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.300                          
 Data arrival time                                                  15.987                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        11.313                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_vsync_d0/opit_0/CLK
Endpoint    : user_axi_m_arbitration/user_rw_fifo_ctrl2/r_vs_in_d0/opit_0_inv/D
Path Group  : cmos1_pclk_16bit
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.208  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.429
  Launch Clock Delay      :  3.375
  Clock Pessimism Removal :  0.154

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                         11.900      11.900 r                        
 T12                                                     0.000      11.900 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      11.976         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861      12.837 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      12.837         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058      12.895 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.455      14.350         _N24             
 USCM_84_115/CLK_USCM              td                    0.000      14.350 r       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=39)       0.925      15.275         ntclkbufg_9      
 CLMA_110_124/CLK                                                          r       cmos1_vsync_d0/opit_0/CLK

 CLMA_110_124/Q0                   tco                   0.221      15.496 f       cmos1_vsync_d0/opit_0/Q
                                   net (fanout=2)        0.409      15.905         cmos1_vsync_d0   
 CLMS_102_137/M2                                                           f       user_axi_m_arbitration/user_rw_fifo_ctrl2/r_vs_in_d0/opit_0_inv/D

 Data arrival time                                                  15.905         Logic Levels: 0  
                                                                                   Logic: 0.221ns(35.079%), Route: 0.409ns(64.921%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735      24.611 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.611         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038      24.649 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559      25.208         _N24             
 IOCKGATE_86_20/OUT                td                    0.200      25.408 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      25.408         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      25.408 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.926      26.334         cmos1_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000      26.334 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=110)      0.895      27.229         ntclkbufg_6      
 CLMS_102_137/CLK                                                          r       user_axi_m_arbitration/user_rw_fifo_ctrl2/r_vs_in_d0/opit_0_inv/CLK
 clock pessimism                                         0.154      27.383                          
 clock uncertainty                                      -0.050      27.333                          

 Setup time                                             -0.068      27.265                          

 Data required time                                                 27.265                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.265                          
 Data arrival time                                                  15.905                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        11.360                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_8_16bit/pdata_out1[15]/opit_0_inv/CLK
Endpoint    : cmos1_8_16bit/pdata_out2[15]/opit_0/D
Path Group  : cmos1_pclk_16bit
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.374  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.724
  Launch Clock Delay      :  3.196
  Clock Pessimism Removal :  -0.154

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                         23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735      24.611 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.611         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038      24.649 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.428      26.077         _N24             
 USCM_84_115/CLK_USCM              td                    0.000      26.077 r       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=39)       0.919      26.996         ntclkbufg_9      
 CLMS_70_21/CLK                                                            r       cmos1_8_16bit/pdata_out1[15]/opit_0_inv/CLK

 CLMS_70_21/Q2                     tco                   0.183      27.179 r       cmos1_8_16bit/pdata_out1[15]/opit_0_inv/Q
                                   net (fanout=1)        0.061      27.240         cmos1_8_16bit/pdata_out1 [15]
 CLMA_70_20/M1                                                             r       cmos1_8_16bit/pdata_out2[15]/opit_0/D

 Data arrival time                                                  27.240         Logic Levels: 0  
                                                                                   Logic: 0.183ns(75.000%), Route: 0.061ns(25.000%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861      24.737 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.737         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058      24.795 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.569      25.364         _N24             
 IOCKGATE_86_20/OUT                td                    0.268      25.632 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      25.632         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      25.632 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.943      26.575         cmos1_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000      26.575 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=110)      0.949      27.524         ntclkbufg_6      
 CLMA_70_20/CLK                                                            r       cmos1_8_16bit/pdata_out2[15]/opit_0/CLK
 clock pessimism                                        -0.154      27.370                          
 clock uncertainty                                       0.050      27.420                          

 Hold time                                              -0.011      27.409                          

 Data required time                                                 27.409                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.409                          
 Data arrival time                                                  27.240                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.169                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_8_16bit/pdata_out1[9]/opit_0_inv/CLK
Endpoint    : cmos1_8_16bit/pdata_out2[9]/opit_0/D
Path Group  : cmos1_pclk_16bit
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.374  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.739
  Launch Clock Delay      :  3.211
  Clock Pessimism Removal :  -0.154

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                         23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735      24.611 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.611         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038      24.649 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.428      26.077         _N24             
 USCM_84_115/CLK_USCM              td                    0.000      26.077 r       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=39)       0.934      27.011         ntclkbufg_9      
 CLMS_46_53/CLK                                                            r       cmos1_8_16bit/pdata_out1[9]/opit_0_inv/CLK

 CLMS_46_53/Q0                     tco                   0.182      27.193 r       cmos1_8_16bit/pdata_out1[9]/opit_0_inv/Q
                                   net (fanout=1)        0.063      27.256         cmos1_8_16bit/pdata_out1 [9]
 CLMA_46_52/M0                                                             r       cmos1_8_16bit/pdata_out2[9]/opit_0/D

 Data arrival time                                                  27.256         Logic Levels: 0  
                                                                                   Logic: 0.182ns(74.286%), Route: 0.063ns(25.714%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861      24.737 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.737         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058      24.795 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.569      25.364         _N24             
 IOCKGATE_86_20/OUT                td                    0.268      25.632 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      25.632         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      25.632 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.943      26.575         cmos1_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000      26.575 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=110)      0.964      27.539         ntclkbufg_6      
 CLMA_46_52/CLK                                                            r       cmos1_8_16bit/pdata_out2[9]/opit_0/CLK
 clock pessimism                                        -0.154      27.385                          
 clock uncertainty                                       0.050      27.435                          

 Hold time                                              -0.011      27.424                          

 Data required time                                                 27.424                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.424                          
 Data arrival time                                                  27.256                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.168                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_8_16bit/pdata_out1[6]/opit_0_inv/CLK
Endpoint    : cmos1_8_16bit/pdata_out2[6]/opit_0/D
Path Group  : cmos1_pclk_16bit
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.378  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.728
  Launch Clock Delay      :  3.196
  Clock Pessimism Removal :  -0.154

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                         23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735      24.611 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.611         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038      24.649 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.428      26.077         _N24             
 USCM_84_115/CLK_USCM              td                    0.000      26.077 r       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=39)       0.919      26.996         ntclkbufg_9      
 CLMS_70_21/CLK                                                            r       cmos1_8_16bit/pdata_out1[6]/opit_0_inv/CLK

 CLMS_70_21/Q0                     tco                   0.182      27.178 r       cmos1_8_16bit/pdata_out1[6]/opit_0_inv/Q
                                   net (fanout=1)        0.139      27.317         cmos1_8_16bit/pdata_out1 [6]
 CLMA_70_24/M0                                                             r       cmos1_8_16bit/pdata_out2[6]/opit_0/D

 Data arrival time                                                  27.317         Logic Levels: 0  
                                                                                   Logic: 0.182ns(56.698%), Route: 0.139ns(43.302%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861      24.737 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.737         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058      24.795 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.569      25.364         _N24             
 IOCKGATE_86_20/OUT                td                    0.268      25.632 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      25.632         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      25.632 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.943      26.575         cmos1_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000      26.575 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=110)      0.953      27.528         ntclkbufg_6      
 CLMA_70_24/CLK                                                            r       cmos1_8_16bit/pdata_out2[6]/opit_0/CLK
 clock pessimism                                        -0.154      27.374                          
 clock uncertainty                                       0.050      27.424                          

 Hold time                                              -0.011      27.413                          

 Data required time                                                 27.413                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.413                          
 Data arrival time                                                  27.317                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.096                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_8_16bit/de_o/opit_0/CLK
Endpoint    : user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L4
Path Group  : cmos2_pclk_16bit
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.626
  Launch Clock Delay      :  7.308
  Clock Pessimism Removal :  0.647

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.765       4.793         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.268       5.061 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.061         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       5.061 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       6.367         cmos2_pclk_16bit 
 USCM_84_120/CLK_USCM              td                    0.000       6.367 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=110)      0.941       7.308         ntclkbufg_7      
 CLMA_58_68/CLK                                                            r       cmos2_8_16bit/de_o/opit_0/CLK

 CLMA_58_68/Y0                     tco                   0.283       7.591 f       cmos2_8_16bit/de_o/opit_0/Q
                                   net (fanout=10)       0.978       8.569         cmos2_href_16bit 
                                   td                    0.180       8.749 f       user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.749         user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/_N7279
 CLMA_110_104/COUT                 td                    0.044       8.793 r       user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.793         user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/_N7281
                                   td                    0.044       8.837 r       user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.837         user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/_N7283
 CLMA_110_108/Y3                   td                    0.387       9.224 r       user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.441       9.665         user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/N2 [7]
 CLMS_102_97/Y2                    td                    0.150       9.815 f       user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/N3[7]/gateop_perm/Z
                                   net (fanout=1)        0.250      10.065         user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/wwptr [7]
 CLMS_102_101/COUT                 td                    0.391      10.456 r       user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/N153.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.456         user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/N153.co [6]
 CLMS_102_105/Y1                   td                    0.383      10.839 r       user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/N153.eq_4/gateop_A2/Y1
                                   net (fanout=1)        0.161      11.000         user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/N153
 CLMS_102_109/B4                                                           r       user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L4

 Data arrival time                                                  11.000         Logic Levels: 5  
                                                                                   Logic: 1.862ns(50.433%), Route: 1.830ns(49.567%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735      24.606 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.606         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066      24.672 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.376      28.048         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.200      28.248 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      28.248         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      28.248 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      29.531         cmos2_pclk_16bit 
 USCM_84_120/CLK_USCM              td                    0.000      29.531 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=110)      0.895      30.426         ntclkbufg_7      
 CLMS_102_109/CLK                                                          r       user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.647      31.073                          
 clock uncertainty                                      -0.050      31.023                          

 Setup time                                             -0.092      30.931                          

 Data required time                                                 30.931                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 30.931                          
 Data arrival time                                                  11.000                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        19.931                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_8_16bit/de_o/opit_0/CLK
Endpoint    : user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[11]/opit_0_L5Q_perm/L4
Path Group  : cmos2_pclk_16bit
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.626
  Launch Clock Delay      :  7.308
  Clock Pessimism Removal :  0.647

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.765       4.793         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.268       5.061 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.061         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       5.061 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       6.367         cmos2_pclk_16bit 
 USCM_84_120/CLK_USCM              td                    0.000       6.367 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=110)      0.941       7.308         ntclkbufg_7      
 CLMA_58_68/CLK                                                            r       cmos2_8_16bit/de_o/opit_0/CLK

 CLMA_58_68/Y0                     tco                   0.283       7.591 f       cmos2_8_16bit/de_o/opit_0/Q
                                   net (fanout=10)       0.978       8.569         cmos2_href_16bit 
                                   td                    0.180       8.749 f       user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.749         user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/_N7279
 CLMA_110_104/COUT                 td                    0.044       8.793 r       user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.793         user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/_N7281
                                   td                    0.044       8.837 r       user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.837         user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/_N7283
 CLMA_110_108/COUT                 td                    0.044       8.881 r       user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.881         user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/_N7285
                                   td                    0.044       8.925 r       user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[9]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.925         user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/_N7287
 CLMA_110_112/Y3                   td                    0.387       9.312 r       user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[11]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.570       9.882         user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/N2 [11]
 CLMS_102_109/C4                                                           r       user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[11]/opit_0_L5Q_perm/L4

 Data arrival time                                                   9.882         Logic Levels: 3  
                                                                                   Logic: 1.026ns(39.860%), Route: 1.548ns(60.140%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735      24.606 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.606         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066      24.672 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.376      28.048         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.200      28.248 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      28.248         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      28.248 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      29.531         cmos2_pclk_16bit 
 USCM_84_120/CLK_USCM              td                    0.000      29.531 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=110)      0.895      30.426         ntclkbufg_7      
 CLMS_102_109/CLK                                                          r       user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[11]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.647      31.073                          
 clock uncertainty                                      -0.050      31.023                          

 Setup time                                             -0.094      30.929                          

 Data required time                                                 30.929                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 30.929                          
 Data arrival time                                                   9.882                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.047                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_8_16bit/de_o/opit_0/CLK
Endpoint    : user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM9K/iGopDrm/WEA
Path Group  : cmos2_pclk_16bit
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.046  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.626
  Launch Clock Delay      :  7.308
  Clock Pessimism Removal :  0.636

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.765       4.793         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.268       5.061 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.061         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       5.061 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       6.367         cmos2_pclk_16bit 
 USCM_84_120/CLK_USCM              td                    0.000       6.367 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=110)      0.941       7.308         ntclkbufg_7      
 CLMA_58_68/CLK                                                            r       cmos2_8_16bit/de_o/opit_0/CLK

 CLMA_58_68/Y0                     tco                   0.283       7.591 f       cmos2_8_16bit/de_o/opit_0/Q
                                   net (fanout=10)       2.007       9.598         cmos2_href_16bit 
 RCKB_7_196/CLK_OUT                td                    0.000       9.598 f       BUFROUTE_0/CLKOUT
                                   net (fanout=1)        0.332       9.930         ntR3996          
 DRM_26_232/WEA[1]                                                         f       user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM9K/iGopDrm/WEA

 Data arrival time                                                   9.930         Logic Levels: 1  
                                                                                   Logic: 0.283ns(10.793%), Route: 2.339ns(89.207%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735      24.606 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.606         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066      24.672 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.376      28.048         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.200      28.248 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      28.248         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      28.248 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      29.531         cmos2_pclk_16bit 
 USCM_84_120/CLK_USCM              td                    0.000      29.531 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=110)      0.895      30.426         ntclkbufg_7      
 DRM_26_232/CLKA[1]                                                        r       user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM9K/iGopDrm/CLKA
 clock pessimism                                         0.636      31.062                          
 clock uncertainty                                      -0.050      31.012                          

 Setup time                                             -0.009      31.003                          

 Data required time                                                 31.003                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 31.003                          
 Data arrival time                                                   9.930                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.073                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_8_16bit/de_out3/opit_0/CLK
Endpoint    : cmos2_8_16bit/de_o/opit_0/D
Path Group  : cmos2_pclk_16bit
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.308
  Launch Clock Delay      :  6.642
  Clock Pessimism Removal :  -0.666

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735       0.806 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.806         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066       0.872 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.376       4.248         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.200       4.448 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.448         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       4.448 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.731         cmos2_pclk_16bit 
 USCM_84_120/CLK_USCM              td                    0.000       5.731 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=110)      0.911       6.642         ntclkbufg_7      
 CLMA_58_68/CLK                                                            r       cmos2_8_16bit/de_out3/opit_0/CLK

 CLMA_58_68/Q3                     tco                   0.178       6.820 f       cmos2_8_16bit/de_out3/opit_0/Q
                                   net (fanout=1)        0.058       6.878         cmos2_8_16bit/de_out3
 CLMA_58_68/AD                                                             f       cmos2_8_16bit/de_o/opit_0/D

 Data arrival time                                                   6.878         Logic Levels: 0  
                                                                                   Logic: 0.178ns(75.424%), Route: 0.058ns(24.576%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.765       4.793         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.268       5.061 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.061         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       5.061 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       6.367         cmos2_pclk_16bit 
 USCM_84_120/CLK_USCM              td                    0.000       6.367 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=110)      0.941       7.308         ntclkbufg_7      
 CLMA_58_68/CLK                                                            r       cmos2_8_16bit/de_o/opit_0/CLK
 clock pessimism                                        -0.666       6.642                          
 clock uncertainty                                       0.000       6.642                          

 Hold time                                               0.040       6.682                          

 Data required time                                                  6.682                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.682                          
 Data arrival time                                                   6.878                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.196                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_8_16bit/pdata_out3[8]/opit_0/CLK
Endpoint    : cmos2_8_16bit/pdata_o[8]/opit_0/D
Path Group  : cmos2_pclk_16bit
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.324
  Launch Clock Delay      :  6.657
  Clock Pessimism Removal :  -0.666

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735       0.806 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.806         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066       0.872 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.376       4.248         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.200       4.448 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.448         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       4.448 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.731         cmos2_pclk_16bit 
 USCM_84_120/CLK_USCM              td                    0.000       5.731 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=110)      0.926       6.657         ntclkbufg_7      
 CLMS_50_69/CLK                                                            r       cmos2_8_16bit/pdata_out3[8]/opit_0/CLK

 CLMS_50_69/Q2                     tco                   0.180       6.837 f       cmos2_8_16bit/pdata_out3[8]/opit_0/Q
                                   net (fanout=1)        0.060       6.897         cmos2_8_16bit/pdata_out3 [8]
 CLMS_50_69/CD                                                             f       cmos2_8_16bit/pdata_o[8]/opit_0/D

 Data arrival time                                                   6.897         Logic Levels: 0  
                                                                                   Logic: 0.180ns(75.000%), Route: 0.060ns(25.000%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.765       4.793         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.268       5.061 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.061         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       5.061 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       6.367         cmos2_pclk_16bit 
 USCM_84_120/CLK_USCM              td                    0.000       6.367 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=110)      0.957       7.324         ntclkbufg_7      
 CLMS_50_69/CLK                                                            r       cmos2_8_16bit/pdata_o[8]/opit_0/CLK
 clock pessimism                                        -0.666       6.658                          
 clock uncertainty                                       0.000       6.658                          

 Hold time                                               0.040       6.698                          

 Data required time                                                  6.698                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.698                          
 Data arrival time                                                   6.897                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.199                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_8_16bit/pdata_o[5]/opit_0/CLK
Endpoint    : user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM9K/iGopDrm/DIA[0]
Path Group  : cmos2_pclk_16bit
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.031  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.311
  Launch Clock Delay      :  6.633
  Clock Pessimism Removal :  -0.647

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735       0.806 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.806         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066       0.872 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.376       4.248         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.200       4.448 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.448         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       4.448 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.731         cmos2_pclk_16bit 
 USCM_84_120/CLK_USCM              td                    0.000       5.731 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=110)      0.902       6.633         ntclkbufg_7      
 CLMA_58_76/CLK                                                            r       cmos2_8_16bit/pdata_o[5]/opit_0/CLK

 CLMA_58_76/Q3                     tco                   0.178       6.811 f       cmos2_8_16bit/pdata_o[5]/opit_0/Q
                                   net (fanout=1)        0.236       7.047         cmos2_d_16bit[5] 
 DRM_54_68/DA1[0]                                                          f       user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM9K/iGopDrm/DIA[0]

 Data arrival time                                                   7.047         Logic Levels: 0  
                                                                                   Logic: 0.178ns(42.995%), Route: 0.236ns(57.005%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.765       4.793         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.268       5.061 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.061         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       5.061 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       6.367         cmos2_pclk_16bit 
 USCM_84_120/CLK_USCM              td                    0.000       6.367 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=110)      0.944       7.311         ntclkbufg_7      
 DRM_54_68/CLKA[1]                                                         r       user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM9K/iGopDrm/CLKA
 clock pessimism                                        -0.647       6.664                          
 clock uncertainty                                       0.000       6.664                          

 Hold time                                               0.114       6.778                          

 Data required time                                                  6.778                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.778                          
 Data arrival time                                                   7.047                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.269                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_8_16bit/pdata_out1[4]/opit_0_inv/CLK
Endpoint    : cmos2_8_16bit/pdata_out2[4]/opit_0/D
Path Group  : cmos2_pclk_16bit
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    2.920  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.626
  Launch Clock Delay      :  3.862
  Clock Pessimism Removal :  0.156

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                         11.900      11.900 r                        
 W6                                                      0.000      11.900 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      11.971         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861      12.832 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      12.832         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096      12.928 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        1.909      14.837         nt_cmos2_pclk    
 USCM_84_122/CLK_USCM              td                    0.000      14.837 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=39)       0.925      15.762         ntclkbufg_10     
 CLMA_58_101/CLK                                                           r       cmos2_8_16bit/pdata_out1[4]/opit_0_inv/CLK

 CLMA_58_101/Q2                    tco                   0.223      15.985 f       cmos2_8_16bit/pdata_out1[4]/opit_0_inv/Q
                                   net (fanout=1)        0.522      16.507         cmos2_8_16bit/pdata_out1 [4]
 CLMA_58_100/M2                                                            f       cmos2_8_16bit/pdata_out2[4]/opit_0/D

 Data arrival time                                                  16.507         Logic Levels: 0  
                                                                                   Logic: 0.223ns(29.933%), Route: 0.522ns(70.067%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735      24.606 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.606         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066      24.672 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.376      28.048         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.200      28.248 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      28.248         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      28.248 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      29.531         cmos2_pclk_16bit 
 USCM_84_120/CLK_USCM              td                    0.000      29.531 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=110)      0.895      30.426         ntclkbufg_7      
 CLMA_58_100/CLK                                                           r       cmos2_8_16bit/pdata_out2[4]/opit_0/CLK
 clock pessimism                                         0.156      30.582                          
 clock uncertainty                                      -0.050      30.532                          

 Setup time                                             -0.068      30.464                          

 Data required time                                                 30.464                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 30.464                          
 Data arrival time                                                  16.507                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.957                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_vsync_d0/opit_0/CLK
Endpoint    : user_axi_m_arbitration/user_rw_fifo_ctrl3/r_vs_in_d0/opit_0_inv/D
Path Group  : cmos2_pclk_16bit
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    2.920  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.626
  Launch Clock Delay      :  3.862
  Clock Pessimism Removal :  0.156

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                         11.900      11.900 r                        
 W6                                                      0.000      11.900 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      11.971         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861      12.832 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      12.832         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096      12.928 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        1.909      14.837         nt_cmos2_pclk    
 USCM_84_122/CLK_USCM              td                    0.000      14.837 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=39)       0.925      15.762         ntclkbufg_10     
 CLMS_98_133/CLK                                                           r       cmos2_vsync_d0/opit_0/CLK

 CLMS_98_133/Q0                    tco                   0.221      15.983 f       cmos2_vsync_d0/opit_0/Q
                                   net (fanout=2)        0.481      16.464         cmos2_vsync_d0   
 CLMA_102_140/M3                                                           f       user_axi_m_arbitration/user_rw_fifo_ctrl3/r_vs_in_d0/opit_0_inv/D

 Data arrival time                                                  16.464         Logic Levels: 0  
                                                                                   Logic: 0.221ns(31.481%), Route: 0.481ns(68.519%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735      24.606 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.606         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066      24.672 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.376      28.048         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.200      28.248 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      28.248         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      28.248 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      29.531         cmos2_pclk_16bit 
 USCM_84_120/CLK_USCM              td                    0.000      29.531 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=110)      0.895      30.426         ntclkbufg_7      
 CLMA_102_140/CLK                                                          r       user_axi_m_arbitration/user_rw_fifo_ctrl3/r_vs_in_d0/opit_0_inv/CLK
 clock pessimism                                         0.156      30.582                          
 clock uncertainty                                      -0.050      30.532                          

 Setup time                                             -0.068      30.464                          

 Data required time                                                 30.464                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 30.464                          
 Data arrival time                                                  16.464                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.000                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_8_16bit/pdata_out1[10]/opit_0_inv/CLK
Endpoint    : cmos2_8_16bit/pdata_out2[10]/opit_0/D
Path Group  : cmos2_pclk_16bit
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    2.899  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.626
  Launch Clock Delay      :  3.883
  Clock Pessimism Removal :  0.156

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                         11.900      11.900 r                        
 W6                                                      0.000      11.900 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      11.971         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861      12.832 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      12.832         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096      12.928 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        1.909      14.837         nt_cmos2_pclk    
 USCM_84_122/CLK_USCM              td                    0.000      14.837 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=39)       0.946      15.783         ntclkbufg_10     
 CLMA_58_89/CLK                                                            r       cmos2_8_16bit/pdata_out1[10]/opit_0_inv/CLK

 CLMA_58_89/Q2                     tco                   0.223      16.006 f       cmos2_8_16bit/pdata_out1[10]/opit_0_inv/Q
                                   net (fanout=1)        0.419      16.425         cmos2_8_16bit/pdata_out1 [10]
 CLMA_46_100/M1                                                            f       cmos2_8_16bit/pdata_out2[10]/opit_0/D

 Data arrival time                                                  16.425         Logic Levels: 0  
                                                                                   Logic: 0.223ns(34.735%), Route: 0.419ns(65.265%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735      24.606 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.606         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066      24.672 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.376      28.048         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.200      28.248 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      28.248         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      28.248 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      29.531         cmos2_pclk_16bit 
 USCM_84_120/CLK_USCM              td                    0.000      29.531 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=110)      0.895      30.426         ntclkbufg_7      
 CLMA_46_100/CLK                                                           r       cmos2_8_16bit/pdata_out2[10]/opit_0/CLK
 clock pessimism                                         0.156      30.582                          
 clock uncertainty                                      -0.050      30.532                          

 Setup time                                             -0.068      30.464                          

 Data required time                                                 30.464                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 30.464                          
 Data arrival time                                                  16.425                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.039                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_8_16bit/pdata_out1[1]/opit_0_inv/CLK
Endpoint    : cmos2_8_16bit/pdata_out2[1]/opit_0/D
Path Group  : cmos2_pclk_16bit
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    3.623  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.292
  Launch Clock Delay      :  3.513
  Clock Pessimism Removal :  -0.156

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                         23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735      24.606 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.606         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066      24.672 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        1.746      26.418         nt_cmos2_pclk    
 USCM_84_122/CLK_USCM              td                    0.000      26.418 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=39)       0.895      27.313         ntclkbufg_10     
 CLMA_58_101/CLK                                                           r       cmos2_8_16bit/pdata_out1[1]/opit_0_inv/CLK

 CLMA_58_101/Q1                    tco                   0.180      27.493 f       cmos2_8_16bit/pdata_out1[1]/opit_0_inv/Q
                                   net (fanout=1)        0.130      27.623         cmos2_8_16bit/pdata_out1 [1]
 CLMA_58_100/AD                                                            f       cmos2_8_16bit/pdata_out2[1]/opit_0/D

 Data arrival time                                                  27.623         Logic Levels: 0  
                                                                                   Logic: 0.180ns(58.065%), Route: 0.130ns(41.935%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861      24.732 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.732         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096      24.828 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.765      28.593         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.268      28.861 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      28.861         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      28.861 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306      30.167         cmos2_pclk_16bit 
 USCM_84_120/CLK_USCM              td                    0.000      30.167 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=110)      0.925      31.092         ntclkbufg_7      
 CLMA_58_100/CLK                                                           r       cmos2_8_16bit/pdata_out2[1]/opit_0/CLK
 clock pessimism                                        -0.156      30.936                          
 clock uncertainty                                       0.050      30.986                          

 Hold time                                               0.040      31.026                          

 Data required time                                                 31.026                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 31.026                          
 Data arrival time                                                  27.623                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.403                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_8_16bit/pdata_out1[14]/opit_0_inv/CLK
Endpoint    : cmos2_8_16bit/pdata_out2[14]/opit_0/D
Path Group  : cmos2_pclk_16bit
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    3.623  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.299
  Launch Clock Delay      :  3.520
  Clock Pessimism Removal :  -0.156

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                         23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735      24.606 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.606         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066      24.672 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        1.746      26.418         nt_cmos2_pclk    
 USCM_84_122/CLK_USCM              td                    0.000      26.418 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=39)       0.902      27.320         ntclkbufg_10     
 CLMA_58_77/CLK                                                            r       cmos2_8_16bit/pdata_out1[14]/opit_0_inv/CLK

 CLMA_58_77/Y0                     tco                   0.236      27.556 r       cmos2_8_16bit/pdata_out1[14]/opit_0_inv/Q
                                   net (fanout=1)        0.064      27.620         cmos2_8_16bit/pdata_out1 [14]
 CLMA_58_76/M0                                                             r       cmos2_8_16bit/pdata_out2[14]/opit_0/D

 Data arrival time                                                  27.620         Logic Levels: 0  
                                                                                   Logic: 0.236ns(78.667%), Route: 0.064ns(21.333%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861      24.732 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.732         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096      24.828 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.765      28.593         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.268      28.861 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      28.861         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      28.861 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306      30.167         cmos2_pclk_16bit 
 USCM_84_120/CLK_USCM              td                    0.000      30.167 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=110)      0.932      31.099         ntclkbufg_7      
 CLMA_58_76/CLK                                                            r       cmos2_8_16bit/pdata_out2[14]/opit_0/CLK
 clock pessimism                                        -0.156      30.943                          
 clock uncertainty                                       0.050      30.993                          

 Hold time                                              -0.011      30.982                          

 Data required time                                                 30.982                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 30.982                          
 Data arrival time                                                  27.620                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.362                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_8_16bit/pdata_out1[0]/opit_0_inv/CLK
Endpoint    : cmos2_8_16bit/pdata_out2[0]/opit_0/D
Path Group  : cmos2_pclk_16bit
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    3.635  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.343
  Launch Clock Delay      :  3.552
  Clock Pessimism Removal :  -0.156

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                         23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735      24.606 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.606         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066      24.672 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        1.746      26.418         nt_cmos2_pclk    
 USCM_84_122/CLK_USCM              td                    0.000      26.418 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=39)       0.934      27.352         ntclkbufg_10     
 CLMA_46_84/CLK                                                            r       cmos2_8_16bit/pdata_out1[0]/opit_0_inv/CLK

 CLMA_46_84/Q0                     tco                   0.182      27.534 r       cmos2_8_16bit/pdata_out1[0]/opit_0_inv/Q
                                   net (fanout=1)        0.138      27.672         cmos2_8_16bit/pdata_out1 [0]
 CLMS_42_89/M0                                                             r       cmos2_8_16bit/pdata_out2[0]/opit_0/D

 Data arrival time                                                  27.672         Logic Levels: 0  
                                                                                   Logic: 0.182ns(56.875%), Route: 0.138ns(43.125%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861      24.732 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.732         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096      24.828 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.765      28.593         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.268      28.861 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      28.861         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      28.861 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306      30.167         cmos2_pclk_16bit 
 USCM_84_120/CLK_USCM              td                    0.000      30.167 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=110)      0.976      31.143         ntclkbufg_7      
 CLMS_42_89/CLK                                                            r       cmos2_8_16bit/pdata_out2[0]/opit_0/CLK
 clock pessimism                                        -0.156      30.987                          
 clock uncertainty                                       0.050      31.037                          

 Hold time                                              -0.011      31.026                          

 Data required time                                                 31.026                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 31.026                          
 Data arrival time                                                  27.672                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.354                          
====================================================================================================

====================================================================================================

Startpoint  : coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/CLK
Endpoint    : coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/Cin
Path Group  : clk_25M
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.882
  Launch Clock Delay      :  3.089
  Clock Pessimism Removal :  0.192

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N22             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       user_pll_cfg/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614       2.164         clk_25M          
 USCM_84_116/CLK_USCM              td                    0.000       2.164 r       clkbufg_14/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.925       3.089         ntclkbufg_11     
 CLMA_158_104/CLK                                                          r       coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/CLK

 CLMA_158_104/Q3                   tco                   0.220       3.309 f       coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.254       3.563         coms1_reg_config/clock_20k_cnt [4]
 CLMA_154_105/Y1                   td                    0.360       3.923 f       coms1_reg_config/N8_mux4_5/gateop_perm/Z
                                   net (fanout=1)        0.251       4.174         coms1_reg_config/_N4241
 CLMA_154_109/Y1                   td                    0.360       4.534 f       coms1_reg_config/N8_mux10/gateop_perm/Z
                                   net (fanout=12)       0.263       4.797         coms1_reg_config/N8
                                   td                    0.368       5.165 f       coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.165         coms1_reg_config/_N7489
 CLMA_158_104/COUT                 td                    0.044       5.209 r       coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.209         coms1_reg_config/_N7491
                                   td                    0.044       5.253 r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.253         coms1_reg_config/_N7493
 CLMA_158_108/COUT                 td                    0.044       5.297 r       coms1_reg_config/clock_20k_cnt[8]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.297         coms1_reg_config/_N7495
 CLMA_158_112/CIN                                                          r       coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   5.297         Logic Levels: 4  
                                                                                   Logic: 1.440ns(65.217%), Route: 0.768ns(34.783%)
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                            40.000      40.000 r                        
 P20                                                     0.000      40.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074      40.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    0.735      40.809 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.809         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      40.847 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463      41.310         _N22             
 PLL_158_55/CLK_OUT1               td                    0.074      41.384 r       user_pll_cfg/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.603      41.987         clk_25M          
 USCM_84_116/CLK_USCM              td                    0.000      41.987 r       clkbufg_14/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.895      42.882         ntclkbufg_11     
 CLMA_158_112/CLK                                                          r       coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.192      43.074                          
 clock uncertainty                                      -0.150      42.924                          

 Setup time                                             -0.132      42.792                          

 Data required time                                                 42.792                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 42.792                          
 Data arrival time                                                   5.297                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        37.495                          
====================================================================================================

====================================================================================================

Startpoint  : coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/CLK
Endpoint    : coms1_reg_config/clock_20k_cnt[8]/opit_0_inv_A2Q21/Cin
Path Group  : clk_25M
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.882
  Launch Clock Delay      :  3.089
  Clock Pessimism Removal :  0.192

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N22             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       user_pll_cfg/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614       2.164         clk_25M          
 USCM_84_116/CLK_USCM              td                    0.000       2.164 r       clkbufg_14/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.925       3.089         ntclkbufg_11     
 CLMA_158_104/CLK                                                          r       coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/CLK

 CLMA_158_104/Q3                   tco                   0.220       3.309 f       coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.254       3.563         coms1_reg_config/clock_20k_cnt [4]
 CLMA_154_105/Y1                   td                    0.360       3.923 f       coms1_reg_config/N8_mux4_5/gateop_perm/Z
                                   net (fanout=1)        0.251       4.174         coms1_reg_config/_N4241
 CLMA_154_109/Y1                   td                    0.360       4.534 f       coms1_reg_config/N8_mux10/gateop_perm/Z
                                   net (fanout=12)       0.263       4.797         coms1_reg_config/N8
                                   td                    0.368       5.165 f       coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.165         coms1_reg_config/_N7489
 CLMA_158_104/COUT                 td                    0.044       5.209 r       coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.209         coms1_reg_config/_N7491
                                   td                    0.044       5.253 r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.253         coms1_reg_config/_N7493
                                                                           r       coms1_reg_config/clock_20k_cnt[8]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   5.253         Logic Levels: 3  
                                                                                   Logic: 1.396ns(64.510%), Route: 0.768ns(35.490%)
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                            40.000      40.000 r                        
 P20                                                     0.000      40.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074      40.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    0.735      40.809 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.809         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      40.847 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463      41.310         _N22             
 PLL_158_55/CLK_OUT1               td                    0.074      41.384 r       user_pll_cfg/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.603      41.987         clk_25M          
 USCM_84_116/CLK_USCM              td                    0.000      41.987 r       clkbufg_14/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.895      42.882         ntclkbufg_11     
 CLMA_158_108/CLK                                                          r       coms1_reg_config/clock_20k_cnt[8]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.192      43.074                          
 clock uncertainty                                      -0.150      42.924                          

 Setup time                                             -0.128      42.796                          

 Data required time                                                 42.796                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 42.796                          
 Data arrival time                                                   5.253                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        37.543                          
====================================================================================================

====================================================================================================

Startpoint  : coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/CLK
Endpoint    : coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/Cin
Path Group  : clk_25M
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.882
  Launch Clock Delay      :  3.089
  Clock Pessimism Removal :  0.192

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N22             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       user_pll_cfg/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614       2.164         clk_25M          
 USCM_84_116/CLK_USCM              td                    0.000       2.164 r       clkbufg_14/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.925       3.089         ntclkbufg_11     
 CLMA_158_104/CLK                                                          r       coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/CLK

 CLMA_158_104/Q3                   tco                   0.220       3.309 f       coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.254       3.563         coms1_reg_config/clock_20k_cnt [4]
 CLMA_154_105/Y1                   td                    0.360       3.923 f       coms1_reg_config/N8_mux4_5/gateop_perm/Z
                                   net (fanout=1)        0.251       4.174         coms1_reg_config/_N4241
 CLMA_154_109/Y1                   td                    0.360       4.534 f       coms1_reg_config/N8_mux10/gateop_perm/Z
                                   net (fanout=12)       0.263       4.797         coms1_reg_config/N8
                                   td                    0.368       5.165 f       coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.165         coms1_reg_config/_N7489
 CLMA_158_104/COUT                 td                    0.044       5.209 r       coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.209         coms1_reg_config/_N7491
 CLMA_158_108/CIN                                                          r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   5.209         Logic Levels: 3  
                                                                                   Logic: 1.352ns(63.774%), Route: 0.768ns(36.226%)
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                            40.000      40.000 r                        
 P20                                                     0.000      40.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074      40.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    0.735      40.809 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.809         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      40.847 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463      41.310         _N22             
 PLL_158_55/CLK_OUT1               td                    0.074      41.384 r       user_pll_cfg/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.603      41.987         clk_25M          
 USCM_84_116/CLK_USCM              td                    0.000      41.987 r       clkbufg_14/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.895      42.882         ntclkbufg_11     
 CLMA_158_108/CLK                                                          r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.192      43.074                          
 clock uncertainty                                      -0.150      42.924                          

 Setup time                                             -0.132      42.792                          

 Data required time                                                 42.792                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 42.792                          
 Data arrival time                                                   5.209                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        37.583                          
====================================================================================================

====================================================================================================

Startpoint  : coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/CLK
Endpoint    : coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/I01
Path Group  : clk_25M
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.089
  Launch Clock Delay      :  2.882
  Clock Pessimism Removal :  -0.207

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       1.310         _N22             
 PLL_158_55/CLK_OUT1               td                    0.074       1.384 r       user_pll_cfg/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.603       1.987         clk_25M          
 USCM_84_116/CLK_USCM              td                    0.000       1.987 r       clkbufg_14/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.895       2.882         ntclkbufg_11     
 CLMA_158_104/CLK                                                          r       coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/CLK

 CLMA_158_104/Q0                   tco                   0.182       3.064 r       coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/Q0
                                   net (fanout=3)        0.060       3.124         coms1_reg_config/clock_20k_cnt [1]
 CLMA_158_104/A1                                                           r       coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/I01

 Data arrival time                                                   3.124         Logic Levels: 0  
                                                                                   Logic: 0.182ns(75.207%), Route: 0.060ns(24.793%)
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N22             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       user_pll_cfg/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614       2.164         clk_25M          
 USCM_84_116/CLK_USCM              td                    0.000       2.164 r       clkbufg_14/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.925       3.089         ntclkbufg_11     
 CLMA_158_104/CLK                                                          r       coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.207       2.882                          
 clock uncertainty                                       0.000       2.882                          

 Hold time                                              -0.093       2.789                          

 Data required time                                                  2.789                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.789                          
 Data arrival time                                                   3.124                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.335                          
====================================================================================================

====================================================================================================

Startpoint  : coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/CLK
Endpoint    : coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/I01
Path Group  : clk_25M
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.089
  Launch Clock Delay      :  2.882
  Clock Pessimism Removal :  -0.207

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       1.310         _N22             
 PLL_158_55/CLK_OUT1               td                    0.074       1.384 r       user_pll_cfg/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.603       1.987         clk_25M          
 USCM_84_116/CLK_USCM              td                    0.000       1.987 r       clkbufg_14/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.895       2.882         ntclkbufg_11     
 CLMA_158_108/CLK                                                          r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/CLK

 CLMA_158_108/Q0                   tco                   0.182       3.064 r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.060       3.124         coms1_reg_config/clock_20k_cnt [5]
 CLMA_158_108/A1                                                           r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/I01

 Data arrival time                                                   3.124         Logic Levels: 0  
                                                                                   Logic: 0.182ns(75.207%), Route: 0.060ns(24.793%)
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N22             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       user_pll_cfg/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614       2.164         clk_25M          
 USCM_84_116/CLK_USCM              td                    0.000       2.164 r       clkbufg_14/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.925       3.089         ntclkbufg_11     
 CLMA_158_108/CLK                                                          r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.207       2.882                          
 clock uncertainty                                       0.000       2.882                          

 Hold time                                              -0.093       2.789                          

 Data required time                                                  2.789                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.789                          
 Data arrival time                                                   3.124                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.335                          
====================================================================================================

====================================================================================================

Startpoint  : coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/CLK
Endpoint    : coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/I01
Path Group  : clk_25M
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.089
  Launch Clock Delay      :  2.882
  Clock Pessimism Removal :  -0.207

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       1.310         _N22             
 PLL_158_55/CLK_OUT1               td                    0.074       1.384 r       user_pll_cfg/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.603       1.987         clk_25M          
 USCM_84_116/CLK_USCM              td                    0.000       1.987 r       clkbufg_14/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.895       2.882         ntclkbufg_11     
 CLMA_158_112/CLK                                                          r       coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/CLK

 CLMA_158_112/Q0                   tco                   0.182       3.064 r       coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.060       3.124         coms1_reg_config/clock_20k_cnt [9]
 CLMA_158_112/A1                                                           r       coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/I01

 Data arrival time                                                   3.124         Logic Levels: 0  
                                                                                   Logic: 0.182ns(75.207%), Route: 0.060ns(24.793%)
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N22             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       user_pll_cfg/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614       2.164         clk_25M          
 USCM_84_116/CLK_USCM              td                    0.000       2.164 r       clkbufg_14/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.925       3.089         ntclkbufg_11     
 CLMA_158_112/CLK                                                          r       coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.207       2.882                          
 clock uncertainty                                       0.000       2.882                          

 Hold time                                              -0.093       2.789                          

 Data required time                                                  2.789                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.789                          
 Data arrival time                                                   3.124                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.335                          
====================================================================================================

====================================================================================================

Startpoint  : user_hdmi_ctrl/user_ms7200_ctrl/dri_cnt[6]/opit_0_inv_L5Q_perm/CLK
Endpoint    : user_hdmi_ctrl/user_ms7200_ctrl/freq_ensure/opit_0_L5Q_perm/L1
Path Group  : ref_clk|user_pll_cfg/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.886
  Launch Clock Delay      :  3.093
  Clock Pessimism Removal :  0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ref_clk|user_pll_cfg/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N22             
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       user_pll_cfg/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614       2.168         iic_clk          
 USCM_84_112/CLK_USCM              td                    0.000       2.168 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=234)      0.925       3.093         ntclkbufg_5      
 CLMA_186_136/CLK                                                          r       user_hdmi_ctrl/user_ms7200_ctrl/dri_cnt[6]/opit_0_inv_L5Q_perm/CLK

 CLMA_186_136/Q0                   tco                   0.221       3.314 f       user_hdmi_ctrl/user_ms7200_ctrl/dri_cnt[6]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.353       3.667         user_hdmi_ctrl/user_ms7200_ctrl/dri_cnt [6]
 CLMA_182_129/Y2                   td                    0.227       3.894 f       user_hdmi_ctrl/user_ms7200_ctrl/dri_cnt[8:0]_125/gateop_perm/Z
                                   net (fanout=1)        0.150       4.044         user_hdmi_ctrl/user_ms7200_ctrl/_N100235
 CLMA_182_129/Y3                   td                    0.162       4.206 r       user_hdmi_ctrl/user_ms7200_ctrl/N1914_4/gateop_perm/Z
                                   net (fanout=7)        0.216       4.422         user_hdmi_ctrl/user_ms7200_ctrl/_N100363
 CLMS_174_129/Y3                   td                    0.151       4.573 f       user_hdmi_ctrl/user_ms7200_ctrl/N2009_1/gateop_perm/Z
                                   net (fanout=16)       0.377       4.950         user_hdmi_ctrl/user_ms7200_ctrl/N261
 CLMS_174_133/Y1                   td                    0.359       5.309 f       user_hdmi_ctrl/user_ms7200_ctrl/N40_9/gateop_perm/Z
                                   net (fanout=4)        0.286       5.595         user_hdmi_ctrl/user_ms7200_ctrl/N2093 [4]
 CLMS_174_117/Y1                   td                    0.151       5.746 f       user_hdmi_ctrl/user_ms7200_ctrl/state_1/opit_0_inv_L5Q_perm/Z
                                   net (fanout=2)        0.369       6.115         user_hdmi_ctrl/user_ms7200_ctrl/state_n [1]
 CLMA_182_120/Y1                   td                    0.244       6.359 f       user_hdmi_ctrl/user_ms7200_ctrl/N1797/gateop_perm/Z
                                   net (fanout=1)        0.392       6.751         user_hdmi_ctrl/user_ms7200_ctrl/N1797
 CLMS_174_133/A1                                                           f       user_hdmi_ctrl/user_ms7200_ctrl/freq_ensure/opit_0_L5Q_perm/L1

 Data arrival time                                                   6.751         Logic Levels: 6  
                                                                                   Logic: 1.515ns(41.416%), Route: 2.143ns(58.584%)
----------------------------------------------------------------------------------------------------

 Clock ref_clk|user_pll_cfg/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       100.000     100.000 r                        
 P20                                                     0.000     100.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074     100.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    0.735     100.809 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     100.809         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038     100.847 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463     101.310         _N22             
 PLL_158_55/CLK_OUT0               td                    0.078     101.388 r       user_pll_cfg/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603     101.991         iic_clk          
 USCM_84_112/CLK_USCM              td                    0.000     101.991 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=234)      0.895     102.886         ntclkbufg_5      
 CLMS_174_133/CLK                                                          r       user_hdmi_ctrl/user_ms7200_ctrl/freq_ensure/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.188     103.074                          
 clock uncertainty                                      -0.150     102.924                          

 Setup time                                             -0.191     102.733                          

 Data required time                                                102.733                          
----------------------------------------------------------------------------------------------------
 Data required time                                                102.733                          
 Data arrival time                                                   6.751                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        95.982                          
====================================================================================================

====================================================================================================

Startpoint  : user_hdmi_ctrl/user_ms7200_ctrl/dri_cnt[6]/opit_0_inv_L5Q_perm/CLK
Endpoint    : user_hdmi_ctrl/user_ms7200_ctrl/freq_rec_2d[16]/opit_0/CE
Path Group  : ref_clk|user_pll_cfg/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.886
  Launch Clock Delay      :  3.093
  Clock Pessimism Removal :  0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ref_clk|user_pll_cfg/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N22             
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       user_pll_cfg/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614       2.168         iic_clk          
 USCM_84_112/CLK_USCM              td                    0.000       2.168 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=234)      0.925       3.093         ntclkbufg_5      
 CLMA_186_136/CLK                                                          r       user_hdmi_ctrl/user_ms7200_ctrl/dri_cnt[6]/opit_0_inv_L5Q_perm/CLK

 CLMA_186_136/Q0                   tco                   0.221       3.314 f       user_hdmi_ctrl/user_ms7200_ctrl/dri_cnt[6]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.353       3.667         user_hdmi_ctrl/user_ms7200_ctrl/dri_cnt [6]
 CLMA_182_129/Y2                   td                    0.227       3.894 f       user_hdmi_ctrl/user_ms7200_ctrl/dri_cnt[8:0]_125/gateop_perm/Z
                                   net (fanout=1)        0.150       4.044         user_hdmi_ctrl/user_ms7200_ctrl/_N100235
 CLMA_182_129/Y3                   td                    0.162       4.206 r       user_hdmi_ctrl/user_ms7200_ctrl/N1914_4/gateop_perm/Z
                                   net (fanout=7)        0.216       4.422         user_hdmi_ctrl/user_ms7200_ctrl/_N100363
 CLMS_174_129/Y3                   td                    0.151       4.573 f       user_hdmi_ctrl/user_ms7200_ctrl/N2009_1/gateop_perm/Z
                                   net (fanout=16)       0.377       4.950         user_hdmi_ctrl/user_ms7200_ctrl/N261
 CLMS_174_133/Y1                   td                    0.359       5.309 f       user_hdmi_ctrl/user_ms7200_ctrl/N40_9/gateop_perm/Z
                                   net (fanout=4)        0.286       5.595         user_hdmi_ctrl/user_ms7200_ctrl/N2093 [4]
 CLMS_174_117/Y1                   td                    0.162       5.757 r       user_hdmi_ctrl/user_ms7200_ctrl/state_1/opit_0_inv_L5Q_perm/Z
                                   net (fanout=2)        0.384       6.141         user_hdmi_ctrl/user_ms7200_ctrl/state_n [1]
 CLMS_174_133/Y3                   td                    0.151       6.292 f       user_hdmi_ctrl/user_ms7200_ctrl/N8_7/gateop_perm/Z
                                   net (fanout=3)        0.169       6.461         user_hdmi_ctrl/user_ms7200_ctrl/N8
 CLMS_174_129/CE                                                           f       user_hdmi_ctrl/user_ms7200_ctrl/freq_rec_2d[16]/opit_0/CE

 Data arrival time                                                   6.461         Logic Levels: 6  
                                                                                   Logic: 1.433ns(42.548%), Route: 1.935ns(57.452%)
----------------------------------------------------------------------------------------------------

 Clock ref_clk|user_pll_cfg/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       100.000     100.000 r                        
 P20                                                     0.000     100.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074     100.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    0.735     100.809 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     100.809         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038     100.847 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463     101.310         _N22             
 PLL_158_55/CLK_OUT0               td                    0.078     101.388 r       user_pll_cfg/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603     101.991         iic_clk          
 USCM_84_112/CLK_USCM              td                    0.000     101.991 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=234)      0.895     102.886         ntclkbufg_5      
 CLMS_174_129/CLK                                                          r       user_hdmi_ctrl/user_ms7200_ctrl/freq_rec_2d[16]/opit_0/CLK
 clock pessimism                                         0.188     103.074                          
 clock uncertainty                                      -0.150     102.924                          

 Setup time                                             -0.476     102.448                          

 Data required time                                                102.448                          
----------------------------------------------------------------------------------------------------
 Data required time                                                102.448                          
 Data arrival time                                                   6.461                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        95.987                          
====================================================================================================

====================================================================================================

Startpoint  : user_hdmi_ctrl/user_ms7200_ctrl/dri_cnt[6]/opit_0_inv_L5Q_perm/CLK
Endpoint    : user_hdmi_ctrl/user_ms7200_ctrl/freq_rec_2d[17]/opit_0/CE
Path Group  : ref_clk|user_pll_cfg/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.886
  Launch Clock Delay      :  3.093
  Clock Pessimism Removal :  0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ref_clk|user_pll_cfg/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N22             
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       user_pll_cfg/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614       2.168         iic_clk          
 USCM_84_112/CLK_USCM              td                    0.000       2.168 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=234)      0.925       3.093         ntclkbufg_5      
 CLMA_186_136/CLK                                                          r       user_hdmi_ctrl/user_ms7200_ctrl/dri_cnt[6]/opit_0_inv_L5Q_perm/CLK

 CLMA_186_136/Q0                   tco                   0.221       3.314 f       user_hdmi_ctrl/user_ms7200_ctrl/dri_cnt[6]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.353       3.667         user_hdmi_ctrl/user_ms7200_ctrl/dri_cnt [6]
 CLMA_182_129/Y2                   td                    0.227       3.894 f       user_hdmi_ctrl/user_ms7200_ctrl/dri_cnt[8:0]_125/gateop_perm/Z
                                   net (fanout=1)        0.150       4.044         user_hdmi_ctrl/user_ms7200_ctrl/_N100235
 CLMA_182_129/Y3                   td                    0.162       4.206 r       user_hdmi_ctrl/user_ms7200_ctrl/N1914_4/gateop_perm/Z
                                   net (fanout=7)        0.216       4.422         user_hdmi_ctrl/user_ms7200_ctrl/_N100363
 CLMS_174_129/Y3                   td                    0.151       4.573 f       user_hdmi_ctrl/user_ms7200_ctrl/N2009_1/gateop_perm/Z
                                   net (fanout=16)       0.377       4.950         user_hdmi_ctrl/user_ms7200_ctrl/N261
 CLMS_174_133/Y1                   td                    0.359       5.309 f       user_hdmi_ctrl/user_ms7200_ctrl/N40_9/gateop_perm/Z
                                   net (fanout=4)        0.286       5.595         user_hdmi_ctrl/user_ms7200_ctrl/N2093 [4]
 CLMS_174_117/Y1                   td                    0.162       5.757 r       user_hdmi_ctrl/user_ms7200_ctrl/state_1/opit_0_inv_L5Q_perm/Z
                                   net (fanout=2)        0.384       6.141         user_hdmi_ctrl/user_ms7200_ctrl/state_n [1]
 CLMS_174_133/Y3                   td                    0.151       6.292 f       user_hdmi_ctrl/user_ms7200_ctrl/N8_7/gateop_perm/Z
                                   net (fanout=3)        0.169       6.461         user_hdmi_ctrl/user_ms7200_ctrl/N8
 CLMS_174_129/CE                                                           f       user_hdmi_ctrl/user_ms7200_ctrl/freq_rec_2d[17]/opit_0/CE

 Data arrival time                                                   6.461         Logic Levels: 6  
                                                                                   Logic: 1.433ns(42.548%), Route: 1.935ns(57.452%)
----------------------------------------------------------------------------------------------------

 Clock ref_clk|user_pll_cfg/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       100.000     100.000 r                        
 P20                                                     0.000     100.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074     100.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    0.735     100.809 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     100.809         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038     100.847 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463     101.310         _N22             
 PLL_158_55/CLK_OUT0               td                    0.078     101.388 r       user_pll_cfg/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603     101.991         iic_clk          
 USCM_84_112/CLK_USCM              td                    0.000     101.991 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=234)      0.895     102.886         ntclkbufg_5      
 CLMS_174_129/CLK                                                          r       user_hdmi_ctrl/user_ms7200_ctrl/freq_rec_2d[17]/opit_0/CLK
 clock pessimism                                         0.188     103.074                          
 clock uncertainty                                      -0.150     102.924                          

 Setup time                                             -0.476     102.448                          

 Data required time                                                102.448                          
----------------------------------------------------------------------------------------------------
 Data required time                                                102.448                          
 Data arrival time                                                   6.461                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        95.987                          
====================================================================================================

====================================================================================================

Startpoint  : user_hdmi_ctrl/user_ms7200_ctrl/cmd_index[3]/opit_0_inv_A2Q21/CLK
Endpoint    : user_hdmi_ctrl/user_ms7200_ctrl/N1219_2_concat_3/iGopDrm/ADA0[7]
Path Group  : ref_clk|user_pll_cfg/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.093
  Launch Clock Delay      :  2.886
  Clock Pessimism Removal :  -0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ref_clk|user_pll_cfg/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       1.310         _N22             
 PLL_158_55/CLK_OUT0               td                    0.078       1.388 r       user_pll_cfg/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603       1.991         iic_clk          
 USCM_84_112/CLK_USCM              td                    0.000       1.991 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=234)      0.895       2.886         ntclkbufg_5      
 CLMA_182_132/CLK                                                          r       user_hdmi_ctrl/user_ms7200_ctrl/cmd_index[3]/opit_0_inv_A2Q21/CLK

 CLMA_182_132/Q2                   tco                   0.183       3.069 r       user_hdmi_ctrl/user_ms7200_ctrl/cmd_index[3]/opit_0_inv_A2Q21/Q0
                                   net (fanout=3)        0.220       3.289         user_hdmi_ctrl/user_ms7200_ctrl/cmd_index [2]
 DRM_178_128/ADA0[7]                                                       r       user_hdmi_ctrl/user_ms7200_ctrl/N1219_2_concat_3/iGopDrm/ADA0[7]

 Data arrival time                                                   3.289         Logic Levels: 0  
                                                                                   Logic: 0.183ns(45.409%), Route: 0.220ns(54.591%)
----------------------------------------------------------------------------------------------------

 Clock ref_clk|user_pll_cfg/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N22             
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       user_pll_cfg/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614       2.168         iic_clk          
 USCM_84_112/CLK_USCM              td                    0.000       2.168 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=234)      0.925       3.093         ntclkbufg_5      
 DRM_178_128/CLKA[0]                                                       r       user_hdmi_ctrl/user_ms7200_ctrl/N1219_2_concat_3/iGopDrm/CLKA[0]
 clock pessimism                                        -0.188       2.905                          
 clock uncertainty                                       0.000       2.905                          

 Hold time                                               0.127       3.032                          

 Data required time                                                  3.032                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.032                          
 Data arrival time                                                   3.289                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.257                          
====================================================================================================

====================================================================================================

Startpoint  : user_hdmi_ctrl/user_iic_tx_driver/trans_byte[0]/opit_0_L5Q_perm/CLK
Endpoint    : user_hdmi_ctrl/user_iic_tx_driver/trans_byte[1]/opit_0_L5Q_perm/L4
Path Group  : ref_clk|user_pll_cfg/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.093
  Launch Clock Delay      :  2.886
  Clock Pessimism Removal :  -0.192

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ref_clk|user_pll_cfg/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       1.310         _N22             
 PLL_158_55/CLK_OUT0               td                    0.078       1.388 r       user_pll_cfg/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603       1.991         iic_clk          
 USCM_84_112/CLK_USCM              td                    0.000       1.991 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=234)      0.895       2.886         ntclkbufg_5      
 CLMA_154_136/CLK                                                          r       user_hdmi_ctrl/user_iic_tx_driver/trans_byte[0]/opit_0_L5Q_perm/CLK

 CLMA_154_136/Q1                   tco                   0.180       3.066 f       user_hdmi_ctrl/user_iic_tx_driver/trans_byte[0]/opit_0_L5Q_perm/Q
                                   net (fanout=14)       0.066       3.132         user_hdmi_ctrl/user_iic_tx_driver/trans_byte [0]
 CLMA_154_137/C4                                                           f       user_hdmi_ctrl/user_iic_tx_driver/trans_byte[1]/opit_0_L5Q_perm/L4

 Data arrival time                                                   3.132         Logic Levels: 0  
                                                                                   Logic: 0.180ns(73.171%), Route: 0.066ns(26.829%)
----------------------------------------------------------------------------------------------------

 Clock ref_clk|user_pll_cfg/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N22             
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       user_pll_cfg/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614       2.168         iic_clk          
 USCM_84_112/CLK_USCM              td                    0.000       2.168 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=234)      0.925       3.093         ntclkbufg_5      
 CLMA_154_137/CLK                                                          r       user_hdmi_ctrl/user_iic_tx_driver/trans_byte[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.192       2.901                          
 clock uncertainty                                       0.000       2.901                          

 Hold time                                              -0.028       2.873                          

 Data required time                                                  2.873                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.873                          
 Data arrival time                                                   3.132                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.259                          
====================================================================================================

====================================================================================================

Startpoint  : user_hdmi_ctrl/user_ms7200_ctrl/cmd_index[1]/opit_0_inv_A2Q1/CLK
Endpoint    : user_hdmi_ctrl/user_ms7200_ctrl/N1219_2_concat_3/iGopDrm/ADA0[6]
Path Group  : ref_clk|user_pll_cfg/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.093
  Launch Clock Delay      :  2.886
  Clock Pessimism Removal :  -0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ref_clk|user_pll_cfg/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       1.310         _N22             
 PLL_158_55/CLK_OUT0               td                    0.078       1.388 r       user_pll_cfg/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603       1.991         iic_clk          
 USCM_84_112/CLK_USCM              td                    0.000       1.991 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=234)      0.895       2.886         ntclkbufg_5      
 CLMA_182_132/CLK                                                          r       user_hdmi_ctrl/user_ms7200_ctrl/cmd_index[1]/opit_0_inv_A2Q1/CLK

 CLMA_182_132/Q1                   tco                   0.184       3.070 r       user_hdmi_ctrl/user_ms7200_ctrl/cmd_index[1]/opit_0_inv_A2Q1/Q
                                   net (fanout=3)        0.221       3.291         user_hdmi_ctrl/user_ms7200_ctrl/cmd_index [1]
 DRM_178_128/ADA0[6]                                                       r       user_hdmi_ctrl/user_ms7200_ctrl/N1219_2_concat_3/iGopDrm/ADA0[6]

 Data arrival time                                                   3.291         Logic Levels: 0  
                                                                                   Logic: 0.184ns(45.432%), Route: 0.221ns(54.568%)
----------------------------------------------------------------------------------------------------

 Clock ref_clk|user_pll_cfg/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N22             
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       user_pll_cfg/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614       2.168         iic_clk          
 USCM_84_112/CLK_USCM              td                    0.000       2.168 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=234)      0.925       3.093         ntclkbufg_5      
 DRM_178_128/CLKA[0]                                                       r       user_hdmi_ctrl/user_ms7200_ctrl/N1219_2_concat_3/iGopDrm/CLKA[0]
 clock pessimism                                        -0.188       2.905                          
 clock uncertainty                                       0.000       2.905                          

 Hold time                                               0.127       3.032                          

 Data required time                                                  3.032                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.032                          
 Data arrival time                                                   3.291                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.259                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/L2
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.276
  Launch Clock Delay      :  3.206
  Clock Pessimism Removal :  -0.067

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.281       2.281         u_CORES/drck_o   
 USCM_84_121/CLK_USCM              td                    0.000       2.281 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=544)      0.925       3.206         ntclkbufg_3      
 CLMS_246_57/CLK                                                           r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMS_246_57/Q0                    tco                   0.221       3.427 f       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        0.293       3.720         u_CORES/u_jtag_hub/data_ctrl
 CLMS_242_69/A2                                                            f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/L2

 Data arrival time                                                   3.720         Logic Levels: 0  
                                                                                   Logic: 0.221ns(42.996%), Route: 0.293ns(57.004%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.358      27.358         u_CORES/drck_o   
 USCM_84_121/CLK_USCM              td                    0.000      27.358 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=544)      0.918      28.276         ntclkbufg_3      
 CLMS_242_69/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.067      28.209                          
 clock uncertainty                                      -0.050      28.159                          

 Setup time                                             -0.286      27.873                          

 Data required time                                                 27.873                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.873                          
 Data arrival time                                                   3.720                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.153                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/L1
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.276
  Launch Clock Delay      :  3.206
  Clock Pessimism Removal :  -0.067

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.281       2.281         u_CORES/drck_o   
 USCM_84_121/CLK_USCM              td                    0.000       2.281 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=544)      0.925       3.206         ntclkbufg_3      
 CLMS_246_57/CLK                                                           r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMS_246_57/Q0                    tco                   0.221       3.427 f       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        0.380       3.807         u_CORES/u_jtag_hub/data_ctrl
 CLMS_242_69/D1                                                            f       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   3.807         Logic Levels: 0  
                                                                                   Logic: 0.221ns(36.772%), Route: 0.380ns(63.228%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.358      27.358         u_CORES/drck_o   
 USCM_84_121/CLK_USCM              td                    0.000      27.358 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=544)      0.918      28.276         ntclkbufg_3      
 CLMS_242_69/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.067      28.209                          
 clock uncertainty                                      -0.050      28.159                          

 Setup time                                             -0.149      28.010                          

 Data required time                                                 28.010                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 28.010                          
 Data arrival time                                                   3.807                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.203                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/shft.shift_data[8]/opit_0_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/L3
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.276
  Launch Clock Delay      :  3.206
  Clock Pessimism Removal :  -0.067

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.281       2.281         u_CORES/drck_o   
 USCM_84_121/CLK_USCM              td                    0.000       2.281 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=544)      0.925       3.206         ntclkbufg_3      
 CLMA_246_68/CLK                                                           r       u_CORES/u_jtag_hub/shft.shift_data[8]/opit_0_L5Q_perm/CLK

 CLMA_246_68/Q2                    tco                   0.223       3.429 f       u_CORES/u_jtag_hub/shft.shift_data[8]/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.169       3.598         u_CORES/u_jtag_hub/shift_data [8]
 CLMS_242_69/A3                                                            f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                   3.598         Logic Levels: 0  
                                                                                   Logic: 0.223ns(56.888%), Route: 0.169ns(43.112%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.358      27.358         u_CORES/drck_o   
 USCM_84_121/CLK_USCM              td                    0.000      27.358 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=544)      0.918      28.276         ntclkbufg_3      
 CLMS_242_69/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.067      28.209                          
 clock uncertainty                                      -0.050      28.159                          

 Setup time                                             -0.288      27.871                          

 Data required time                                                 27.871                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.871                          
 Data arrival time                                                   3.598                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.273                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[246]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[245]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.206
  Launch Clock Delay      :  2.966
  Clock Pessimism Removal :  -0.225

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.071       2.071         u_CORES/drck_o   
 USCM_84_121/CLK_USCM              td                    0.000       2.071 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=544)      0.895       2.966         ntclkbufg_3      
 CLMA_222_152/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[246]/opit_0_inv_L5Q_perm/CLK

 CLMA_222_152/Q3                   tco                   0.178       3.144 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[246]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.059       3.203         u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [246]
 CLMS_222_153/D4                                                           f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[245]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.203         Logic Levels: 0  
                                                                                   Logic: 0.178ns(75.105%), Route: 0.059ns(24.895%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.281       2.281         u_CORES/drck_o   
 USCM_84_121/CLK_USCM              td                    0.000       2.281 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=544)      0.925       3.206         ntclkbufg_3      
 CLMS_222_153/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[245]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.225       2.981                          
 clock uncertainty                                       0.000       2.981                          

 Hold time                                              -0.028       2.953                          

 Data required time                                                  2.953                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.953                          
 Data arrival time                                                   3.203                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.250                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[170]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[169]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.206
  Launch Clock Delay      :  2.966
  Clock Pessimism Removal :  -0.225

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.071       2.071         u_CORES/drck_o   
 USCM_84_121/CLK_USCM              td                    0.000       2.071 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=544)      0.895       2.966         ntclkbufg_3      
 CLMA_210_125/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[170]/opit_0_inv_L5Q_perm/CLK

 CLMA_210_125/Q1                   tco                   0.180       3.146 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[170]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.059       3.205         u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [170]
 CLMA_210_124/C4                                                           f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[169]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.205         Logic Levels: 0  
                                                                                   Logic: 0.180ns(75.314%), Route: 0.059ns(24.686%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.281       2.281         u_CORES/drck_o   
 USCM_84_121/CLK_USCM              td                    0.000       2.281 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=544)      0.925       3.206         ntclkbufg_3      
 CLMA_210_124/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[169]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.225       2.981                          
 clock uncertainty                                       0.000       2.981                          

 Hold time                                              -0.028       2.953                          

 Data required time                                                  2.953                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.953                          
 Data arrival time                                                   3.205                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.252                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[204]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[203]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.206
  Launch Clock Delay      :  2.966
  Clock Pessimism Removal :  -0.225

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.071       2.071         u_CORES/drck_o   
 USCM_84_121/CLK_USCM              td                    0.000       2.071 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=544)      0.895       2.966         ntclkbufg_3      
 CLMA_214_144/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[204]/opit_0_inv_L5Q_perm/CLK

 CLMA_214_144/Q1                   tco                   0.180       3.146 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[204]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.059       3.205         u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [204]
 CLMS_214_145/C4                                                           f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[203]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.205         Logic Levels: 0  
                                                                                   Logic: 0.180ns(75.314%), Route: 0.059ns(24.686%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.281       2.281         u_CORES/drck_o   
 USCM_84_121/CLK_USCM              td                    0.000       2.281 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=544)      0.925       3.206         ntclkbufg_3      
 CLMS_214_145/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[203]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.225       2.981                          
 clock uncertainty                                       0.000       2.981                          

 Hold time                                              -0.028       2.953                          

 Data required time                                                  2.953                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.953                          
 Data arrival time                                                   3.205                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.252                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[0]/opit_0_inv_L5Q_perm/CE
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.238  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.966
  Launch Clock Delay      :  3.204
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        2.279      27.279         u_CORES/capt_o   
 USCM_84_140/CLK_USCM              td                    0.000      27.279 r       clkbufg_15/gopclkbufg/CLKOUT
                                   net (fanout=11)       0.925      28.204         ntclkbufg_12     
 CLMS_242_73/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK

 CLMS_242_73/Q3                    tco                   0.220      28.424 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/Q
                                   net (fanout=11)       0.482      28.906         u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_o [1]
 CLMA_230_85/Y2                    td                    0.379      29.285 f       u_CORES/u_debug_core_0/u_hub_data_decode/N150_6/gateop_perm/Z
                                   net (fanout=11)       0.606      29.891         u_CORES/u_debug_core_0/_N4048
 CLMS_242_113/Y2                   td                    0.227      30.118 f       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/N81/gateop_perm/Z
                                   net (fanout=3)        0.070      30.188         u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/N81
 CLMS_242_113/Y3                   td                    0.222      30.410 f       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/N297_inv/gateop_perm/Z
                                   net (fanout=1)        0.268      30.678         u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/N297
 CLMA_242_112/CECO                 td                    0.132      30.810 f       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[1]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000      30.810         ntR1920          
 CLMA_242_116/CECI                                                         f       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[0]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  30.810         Logic Levels: 4  
                                                                                   Logic: 1.180ns(45.280%), Route: 1.426ns(54.720%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.071      52.071         u_CORES/drck_o   
 USCM_84_121/CLK_USCM              td                    0.000      52.071 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=544)      0.895      52.966         ntclkbufg_3      
 CLMA_242_116/CLK                                                          r       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      52.966                          
 clock uncertainty                                      -0.050      52.916                          

 Setup time                                             -0.576      52.340                          

 Data required time                                                 52.340                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 52.340                          
 Data arrival time                                                  30.810                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.530                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[2]/opit_0_inv_L5Q_perm/CE
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.238  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.966
  Launch Clock Delay      :  3.204
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        2.279      27.279         u_CORES/capt_o   
 USCM_84_140/CLK_USCM              td                    0.000      27.279 r       clkbufg_15/gopclkbufg/CLKOUT
                                   net (fanout=11)       0.925      28.204         ntclkbufg_12     
 CLMS_242_73/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK

 CLMS_242_73/Q3                    tco                   0.220      28.424 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/Q
                                   net (fanout=11)       0.482      28.906         u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_o [1]
 CLMA_230_85/Y2                    td                    0.379      29.285 f       u_CORES/u_debug_core_0/u_hub_data_decode/N150_6/gateop_perm/Z
                                   net (fanout=11)       0.606      29.891         u_CORES/u_debug_core_0/_N4048
 CLMS_242_113/Y2                   td                    0.227      30.118 f       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/N81/gateop_perm/Z
                                   net (fanout=3)        0.070      30.188         u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/N81
 CLMS_242_113/Y3                   td                    0.222      30.410 f       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/N297_inv/gateop_perm/Z
                                   net (fanout=1)        0.268      30.678         u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/N297
 CLMA_242_112/CECO                 td                    0.132      30.810 f       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[1]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000      30.810         ntR1920          
 CLMA_242_116/CECI                                                         f       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[2]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  30.810         Logic Levels: 4  
                                                                                   Logic: 1.180ns(45.280%), Route: 1.426ns(54.720%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.071      52.071         u_CORES/drck_o   
 USCM_84_121/CLK_USCM              td                    0.000      52.071 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=544)      0.895      52.966         ntclkbufg_3      
 CLMA_242_116/CLK                                                          r       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[2]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      52.966                          
 clock uncertainty                                      -0.050      52.916                          

 Setup time                                             -0.576      52.340                          

 Data required time                                                 52.340                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 52.340                          
 Data arrival time                                                  30.810                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.530                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[3]/opit_0_inv_L5Q_perm/CE
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.238  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.966
  Launch Clock Delay      :  3.204
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        2.279      27.279         u_CORES/capt_o   
 USCM_84_140/CLK_USCM              td                    0.000      27.279 r       clkbufg_15/gopclkbufg/CLKOUT
                                   net (fanout=11)       0.925      28.204         ntclkbufg_12     
 CLMS_242_73/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK

 CLMS_242_73/Q3                    tco                   0.220      28.424 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/Q
                                   net (fanout=11)       0.482      28.906         u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_o [1]
 CLMA_230_85/Y2                    td                    0.379      29.285 f       u_CORES/u_debug_core_0/u_hub_data_decode/N150_6/gateop_perm/Z
                                   net (fanout=11)       0.606      29.891         u_CORES/u_debug_core_0/_N4048
 CLMS_242_113/Y2                   td                    0.227      30.118 f       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/N81/gateop_perm/Z
                                   net (fanout=3)        0.070      30.188         u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/N81
 CLMS_242_113/Y3                   td                    0.222      30.410 f       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/N297_inv/gateop_perm/Z
                                   net (fanout=1)        0.268      30.678         u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/N297
 CLMA_242_112/CECO                 td                    0.132      30.810 f       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[1]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000      30.810         ntR1920          
 CLMA_242_116/CECI                                                         f       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[3]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  30.810         Logic Levels: 4  
                                                                                   Logic: 1.180ns(45.280%), Route: 1.426ns(54.720%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.071      52.071         u_CORES/drck_o   
 USCM_84_121/CLK_USCM              td                    0.000      52.071 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=544)      0.895      52.966         ntclkbufg_3      
 CLMA_242_116/CLK                                                          r       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[3]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      52.966                          
 clock uncertainty                                      -0.050      52.916                          

 Setup time                                             -0.576      52.340                          

 Data required time                                                 52.340                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 52.340                          
 Data arrival time                                                  30.810                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.530                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.244  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.206
  Launch Clock Delay      :  2.962
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        2.067      27.067         u_CORES/capt_o   
 USCM_84_140/CLK_USCM              td                    0.000      27.067 r       clkbufg_15/gopclkbufg/CLKOUT
                                   net (fanout=11)       0.895      27.962         ntclkbufg_12     
 CLMA_242_76/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/CLK

 CLMA_242_76/Q0                    tco                   0.179      28.141 f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/Q
                                   net (fanout=3)        0.061      28.202         u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_ini [2]
 CLMS_242_77/B4                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  28.202         Logic Levels: 0  
                                                                                   Logic: 0.179ns(74.583%), Route: 0.061ns(25.417%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.281       2.281         u_CORES/drck_o   
 USCM_84_121/CLK_USCM              td                    0.000       2.281 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=544)      0.925       3.206         ntclkbufg_3      
 CLMS_242_77/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000       3.206                          
 clock uncertainty                                       0.050       3.256                          

 Hold time                                              -0.029       3.227                          

 Data required time                                                  3.227                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.227                          
 Data arrival time                                                  28.202                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.975                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/L0
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.244  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.206
  Launch Clock Delay      :  2.962
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        2.067      27.067         u_CORES/capt_o   
 USCM_84_140/CLK_USCM              td                    0.000      27.067 r       clkbufg_15/gopclkbufg/CLKOUT
                                   net (fanout=11)       0.895      27.962         ntclkbufg_12     
 CLMA_242_76/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/CLK

 CLMA_242_76/Q0                    tco                   0.179      28.141 f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/Q
                                   net (fanout=3)        0.061      28.202         u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_ini [2]
 CLMS_242_77/A0                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                  28.202         Logic Levels: 0  
                                                                                   Logic: 0.179ns(74.583%), Route: 0.061ns(25.417%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.281       2.281         u_CORES/drck_o   
 USCM_84_121/CLK_USCM              td                    0.000       2.281 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=544)      0.925       3.206         ntclkbufg_3      
 CLMS_242_77/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000       3.206                          
 clock uncertainty                                       0.050       3.256                          

 Hold time                                              -0.078       3.178                          

 Data required time                                                  3.178                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.178                          
 Data arrival time                                                  28.202                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        25.024                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L5Q_perm/L1
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.244  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.206
  Launch Clock Delay      :  2.962
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        2.067      27.067         u_CORES/capt_o   
 USCM_84_140/CLK_USCM              td                    0.000      27.067 r       clkbufg_15/gopclkbufg/CLKOUT
                                   net (fanout=11)       0.895      27.962         ntclkbufg_12     
 CLMA_242_76/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/CLK

 CLMA_242_76/Q2                    tco                   0.180      28.142 f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/Q
                                   net (fanout=3)        0.059      28.201         u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_ini [0]
 CLMS_242_77/B1                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                  28.201         Logic Levels: 0  
                                                                                   Logic: 0.180ns(75.314%), Route: 0.059ns(24.686%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.281       2.281         u_CORES/drck_o   
 USCM_84_121/CLK_USCM              td                    0.000       2.281 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=544)      0.925       3.206         ntclkbufg_3      
 CLMS_242_77/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000       3.206                          
 clock uncertainty                                       0.050       3.256                          

 Hold time                                              -0.087       3.169                          

 Data required time                                                  3.169                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.169                          
 Data arrival time                                                  28.201                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        25.032                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.533  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.962
  Launch Clock Delay      :  3.495
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.545      77.545         u_CORES/drck_o   
 USCM_84_121/CLK_USCM              td                    0.000      77.545 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=544)      0.950      78.495         ntclkbufg_3      
 CLMS_242_69/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_242_69/Q0                    tco                   0.221      78.716 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.281      78.997         u_CORES/conf_sel [0]
 CLMS_242_73/CE                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CE

 Data arrival time                                                  78.997         Logic Levels: 0  
                                                                                   Logic: 0.221ns(44.024%), Route: 0.281ns(55.976%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        2.067     127.067         u_CORES/capt_o   
 USCM_84_140/CLK_USCM              td                    0.000     127.067 r       clkbufg_15/gopclkbufg/CLKOUT
                                   net (fanout=11)       0.895     127.962         ntclkbufg_12     
 CLMS_242_73/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.962                          
 clock uncertainty                                      -0.050     127.912                          

 Setup time                                             -0.476     127.436                          

 Data required time                                                127.436                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.436                          
 Data arrival time                                                  78.997                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        48.439                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.533  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.962
  Launch Clock Delay      :  3.495
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.545      77.545         u_CORES/drck_o   
 USCM_84_121/CLK_USCM              td                    0.000      77.545 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=544)      0.950      78.495         ntclkbufg_3      
 CLMS_242_69/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_242_69/Q0                    tco                   0.221      78.716 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.281      78.997         u_CORES/conf_sel [0]
 CLMS_242_73/CE                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CE

 Data arrival time                                                  78.997         Logic Levels: 0  
                                                                                   Logic: 0.221ns(44.024%), Route: 0.281ns(55.976%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        2.067     127.067         u_CORES/capt_o   
 USCM_84_140/CLK_USCM              td                    0.000     127.067 r       clkbufg_15/gopclkbufg/CLKOUT
                                   net (fanout=11)       0.895     127.962         ntclkbufg_12     
 CLMS_242_73/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.962                          
 clock uncertainty                                      -0.050     127.912                          

 Setup time                                             -0.476     127.436                          

 Data required time                                                127.436                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.436                          
 Data arrival time                                                  78.997                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        48.439                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.533  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.962
  Launch Clock Delay      :  3.495
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.545      77.545         u_CORES/drck_o   
 USCM_84_121/CLK_USCM              td                    0.000      77.545 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=544)      0.950      78.495         ntclkbufg_3      
 CLMS_242_69/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_242_69/Q0                    tco                   0.221      78.716 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.281      78.997         u_CORES/conf_sel [0]
 CLMS_242_73/CE                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CE

 Data arrival time                                                  78.997         Logic Levels: 0  
                                                                                   Logic: 0.221ns(44.024%), Route: 0.281ns(55.976%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        2.067     127.067         u_CORES/capt_o   
 USCM_84_140/CLK_USCM              td                    0.000     127.067 r       clkbufg_15/gopclkbufg/CLKOUT
                                   net (fanout=11)       0.895     127.962         ntclkbufg_12     
 CLMS_242_73/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.962                          
 clock uncertainty                                      -0.050     127.912                          

 Setup time                                             -0.476     127.436                          

 Data required time                                                127.436                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.436                          
 Data arrival time                                                  78.997                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        48.439                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.072  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.204
  Launch Clock Delay      :  3.276
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.358     127.358         u_CORES/drck_o   
 USCM_84_121/CLK_USCM              td                    0.000     127.358 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=544)      0.918     128.276         ntclkbufg_3      
 CLMA_246_72/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/CLK

 CLMA_246_72/Q2                    tco                   0.200     128.476 r       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.137     128.613         u_CORES/id_o [1] 
 CLMS_242_73/M3                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/D

 Data arrival time                                                 128.613         Logic Levels: 0  
                                                                                   Logic: 0.200ns(59.347%), Route: 0.137ns(40.653%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        2.279     127.279         u_CORES/capt_o   
 USCM_84_140/CLK_USCM              td                    0.000     127.279 r       clkbufg_15/gopclkbufg/CLKOUT
                                   net (fanout=11)       0.925     128.204         ntclkbufg_12     
 CLMS_242_73/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
 clock pessimism                                         0.000     128.204                          
 clock uncertainty                                       0.050     128.254                          

 Hold time                                              -0.011     128.243                          

 Data required time                                                128.243                          
----------------------------------------------------------------------------------------------------
 Data required time                                                128.243                          
 Data arrival time                                                 128.613                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.370                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.072  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.204
  Launch Clock Delay      :  3.276
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.358     127.358         u_CORES/drck_o   
 USCM_84_121/CLK_USCM              td                    0.000     127.358 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=544)      0.918     128.276         ntclkbufg_3      
 CLMA_246_72/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/CLK

 CLMA_246_72/Q0                    tco                   0.200     128.476 r       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.139     128.615         u_CORES/id_o [4] 
 CLMS_242_73/M0                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/D

 Data arrival time                                                 128.615         Logic Levels: 0  
                                                                                   Logic: 0.200ns(58.997%), Route: 0.139ns(41.003%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        2.279     127.279         u_CORES/capt_o   
 USCM_84_140/CLK_USCM              td                    0.000     127.279 r       clkbufg_15/gopclkbufg/CLKOUT
                                   net (fanout=11)       0.925     128.204         ntclkbufg_12     
 CLMS_242_73/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
 clock pessimism                                         0.000     128.204                          
 clock uncertainty                                       0.050     128.254                          

 Hold time                                              -0.011     128.243                          

 Data required time                                                128.243                          
----------------------------------------------------------------------------------------------------
 Data required time                                                128.243                          
 Data arrival time                                                 128.615                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.372                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.072  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.204
  Launch Clock Delay      :  3.276
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.358     127.358         u_CORES/drck_o   
 USCM_84_121/CLK_USCM              td                    0.000     127.358 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=544)      0.918     128.276         ntclkbufg_3      
 CLMA_242_68/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/CLK

 CLMA_242_68/Q0                    tco                   0.200     128.476 r       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.143     128.619         u_CORES/id_o [3] 
 CLMS_242_73/M2                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/D

 Data arrival time                                                 128.619         Logic Levels: 0  
                                                                                   Logic: 0.200ns(58.309%), Route: 0.143ns(41.691%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        2.279     127.279         u_CORES/capt_o   
 USCM_84_140/CLK_USCM              td                    0.000     127.279 r       clkbufg_15/gopclkbufg/CLKOUT
                                   net (fanout=11)       0.925     128.204         ntclkbufg_12     
 CLMS_242_73/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CLK
 clock pessimism                                         0.000     128.204                          
 clock uncertainty                                       0.050     128.254                          

 Hold time                                              -0.011     128.243                          

 Data required time                                                128.243                          
----------------------------------------------------------------------------------------------------
 Data required time                                                128.243                          
 Data arrival time                                                 128.619                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.376                          
====================================================================================================

====================================================================================================

Startpoint  : u_refclk_buttonrstn_debounce/rstn_out/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/button_rstn_sync/sig_async_ff/opit_0_inv/RS
Path Group  : ref_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.308  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.443
  Launch Clock Delay      :  2.907
  Clock Pessimism Removal :  0.156

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         ref_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.096       1.031 r       ref_clk_ibuf/opit_1/OUT
                                   net (fanout=296)      1.876       2.907         nt_ref_clk       
 CLMA_118_140/CLK                                                          r       u_refclk_buttonrstn_debounce/rstn_out/opit_0_inv_L5Q_perm/CLK

 CLMA_118_140/Q0                   tco                   0.221       3.128 f       u_refclk_buttonrstn_debounce/rstn_out/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        1.771       4.899         sync_button_rst_n
 CLMS_166_305/RS                                                           f       u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/button_rstn_sync/sig_async_ff/opit_0_inv/RS

 Data arrival time                                                   4.899         Logic Levels: 0  
                                                                                   Logic: 0.221ns(11.094%), Route: 1.771ns(88.906%)
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074      20.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         ref_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.066      20.875 r       ref_clk_ibuf/opit_1/OUT
                                   net (fanout=296)      1.568      22.443         nt_ref_clk       
 CLMS_166_305/CLK                                                          r       u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/button_rstn_sync/sig_async_ff/opit_0_inv/CLK
 clock pessimism                                         0.156      22.599                          
 clock uncertainty                                      -0.050      22.549                          

 Recovery time                                          -0.476      22.073                          

 Data required time                                                 22.073                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.073                          
 Data arrival time                                                   4.899                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.174                          
====================================================================================================

====================================================================================================

Startpoint  : u_refclk_buttonrstn_debounce/rstn_out/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/button_rstn_sync/sig_synced/opit_0_inv/RS
Path Group  : ref_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.308  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.443
  Launch Clock Delay      :  2.907
  Clock Pessimism Removal :  0.156

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         ref_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.096       1.031 r       ref_clk_ibuf/opit_1/OUT
                                   net (fanout=296)      1.876       2.907         nt_ref_clk       
 CLMA_118_140/CLK                                                          r       u_refclk_buttonrstn_debounce/rstn_out/opit_0_inv_L5Q_perm/CLK

 CLMA_118_140/Q0                   tco                   0.221       3.128 f       u_refclk_buttonrstn_debounce/rstn_out/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        1.771       4.899         sync_button_rst_n
 CLMS_166_305/RS                                                           f       u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/button_rstn_sync/sig_synced/opit_0_inv/RS

 Data arrival time                                                   4.899         Logic Levels: 0  
                                                                                   Logic: 0.221ns(11.094%), Route: 1.771ns(88.906%)
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074      20.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         ref_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.066      20.875 r       ref_clk_ibuf/opit_1/OUT
                                   net (fanout=296)      1.568      22.443         nt_ref_clk       
 CLMS_166_305/CLK                                                          r       u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/button_rstn_sync/sig_synced/opit_0_inv/CLK
 clock pessimism                                         0.156      22.599                          
 clock uncertainty                                      -0.050      22.549                          

 Recovery time                                          -0.476      22.073                          

 Data required time                                                 22.073                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.073                          
 Data arrival time                                                   4.899                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.174                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/wrlvl_ck_dly_start_rst_d1/opit_0_inv/RS
Path Group  : ref_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.165
  Launch Clock Delay      :  3.367
  Clock Pessimism Removal :  0.183

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N22             
 USCM_84_114/CLK_USCM              td                    0.000       2.442 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       3.367         I_ipsxb_ddr_top/pll_clkin
 CLMS_114_133/CLK                                                          r       I_ipsxb_ddr_top/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMS_114_133/Q0                   tco                   0.221       3.588 f       I_ipsxb_ddr_top/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=538)      1.779       5.367         I_ipsxb_ddr_top/ddr_rstn
 CLMA_14_180/RS                                                            f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/wrlvl_ck_dly_start_rst_d1/opit_0_inv/RS

 Data arrival time                                                   5.367         Logic Levels: 0  
                                                                                   Logic: 0.221ns(11.050%), Route: 1.779ns(88.950%)
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074      20.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      20.847 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423      22.270         _N22             
 USCM_84_114/CLK_USCM              td                    0.000      22.270 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895      23.165         I_ipsxb_ddr_top/pll_clkin
 CLMA_14_180/CLK                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/wrlvl_ck_dly_start_rst_d1/opit_0_inv/CLK
 clock pessimism                                         0.183      23.348                          
 clock uncertainty                                      -0.050      23.298                          

 Recovery time                                          -0.476      22.822                          

 Data required time                                                 22.822                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.822                          
 Data arrival time                                                   5.367                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.455                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/ext_rstn_debounce/rstn_out/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/pll_lock_multi_sw_deb/rise_cnt[1]/opit_0_inv_L5Q_perm/RS
Path Group  : ref_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    1.051  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.672
  Launch Clock Delay      :  2.404
  Clock Pessimism Removal :  -0.217

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         ref_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.066       0.875 r       ref_clk_ibuf/opit_1/OUT
                                   net (fanout=296)      1.529       2.404         nt_ref_clk       
 CLMA_170_296/CLK                                                          r       u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/ext_rstn_debounce/rstn_out/opit_0_inv_L5Q_perm/CLK

 CLMA_170_296/Q3                   tco                   0.182       2.586 r       u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/ext_rstn_debounce/rstn_out/opit_0_inv_L5Q_perm/Q
                                   net (fanout=85)       0.603       3.189         u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/ext_rst_n_sync
 CLMS_118_309/RS                                                           r       u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/pll_lock_multi_sw_deb/rise_cnt[1]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   3.189         Logic Levels: 0  
                                                                                   Logic: 0.182ns(23.185%), Route: 0.603ns(76.815%)
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         ref_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.096       1.031 r       ref_clk_ibuf/opit_1/OUT
                                   net (fanout=296)      2.641       3.672         nt_ref_clk       
 CLMS_118_309/CLK                                                          r       u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/pll_lock_multi_sw_deb/rise_cnt[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.217       3.455                          
 clock uncertainty                                       0.000       3.455                          

 Removal time                                           -0.187       3.268                          

 Data required time                                                  3.268                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.268                          
 Data arrival time                                                   3.189                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.079                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/ext_rstn_debounce/rstn_out/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/pll_lock_multi_sw_deb/rise_cnt[2]/opit_0_inv_L5Q_perm/RS
Path Group  : ref_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    1.051  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.672
  Launch Clock Delay      :  2.404
  Clock Pessimism Removal :  -0.217

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         ref_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.066       0.875 r       ref_clk_ibuf/opit_1/OUT
                                   net (fanout=296)      1.529       2.404         nt_ref_clk       
 CLMA_170_296/CLK                                                          r       u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/ext_rstn_debounce/rstn_out/opit_0_inv_L5Q_perm/CLK

 CLMA_170_296/Q3                   tco                   0.182       2.586 r       u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/ext_rstn_debounce/rstn_out/opit_0_inv_L5Q_perm/Q
                                   net (fanout=85)       0.603       3.189         u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/ext_rst_n_sync
 CLMS_118_309/RS                                                           r       u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/pll_lock_multi_sw_deb/rise_cnt[2]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   3.189         Logic Levels: 0  
                                                                                   Logic: 0.182ns(23.185%), Route: 0.603ns(76.815%)
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         ref_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.096       1.031 r       ref_clk_ibuf/opit_1/OUT
                                   net (fanout=296)      2.641       3.672         nt_ref_clk       
 CLMS_118_309/CLK                                                          r       u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/pll_lock_multi_sw_deb/rise_cnt[2]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.217       3.455                          
 clock uncertainty                                       0.000       3.455                          

 Removal time                                           -0.187       3.268                          

 Data required time                                                  3.268                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.268                          
 Data arrival time                                                   3.189                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.079                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/ext_rstn_debounce/rstn_out/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/pll_lock_multi_sw_deb/rise_cnt[3]/opit_0_inv_L5Q_perm/RS
Path Group  : ref_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    1.051  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.672
  Launch Clock Delay      :  2.404
  Clock Pessimism Removal :  -0.217

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         ref_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.066       0.875 r       ref_clk_ibuf/opit_1/OUT
                                   net (fanout=296)      1.529       2.404         nt_ref_clk       
 CLMA_170_296/CLK                                                          r       u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/ext_rstn_debounce/rstn_out/opit_0_inv_L5Q_perm/CLK

 CLMA_170_296/Q3                   tco                   0.182       2.586 r       u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/ext_rstn_debounce/rstn_out/opit_0_inv_L5Q_perm/Q
                                   net (fanout=85)       0.603       3.189         u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/ext_rst_n_sync
 CLMS_118_309/RS                                                           r       u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/pll_lock_multi_sw_deb/rise_cnt[3]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   3.189         Logic Levels: 0  
                                                                                   Logic: 0.182ns(23.185%), Route: 0.603ns(76.815%)
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         ref_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.096       1.031 r       ref_clk_ibuf/opit_1/OUT
                                   net (fanout=296)      2.641       3.672         nt_ref_clk       
 CLMS_118_309/CLK                                                          r       u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/pll_lock_multi_sw_deb/rise_cnt[3]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.217       3.455                          
 clock uncertainty                                       0.000       3.455                          

 Removal time                                           -0.187       3.268                          

 Data required time                                                  3.268                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.268                          
 Data arrival time                                                   3.189                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.079                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/TRIG0_ff[0][32]/opit_0_inv/RS
Path Group  : eth_rgmii_rxc_0
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.244
  Launch Clock Delay      :  6.319
  Clock Pessimism Removal :  1.056

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rgmii_rxc_0 (rising edge)
                                                         0.000       0.000 r                        
 M19                                                     0.000       0.000 r       eth_rgmii_rxc_0 (port)
                                   net (fanout=1)        0.084       0.084         eth_rgmii_rxc_0  
 IOBS_LR_328_216/DIN               td                    0.861       0.945 r       eth_rgmii_rxc_0_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.945         eth_rgmii_rxc_0_ibuf/ntD
 IOL_327_217/INCK                  td                    0.058       1.003 r       eth_rgmii_rxc_0_ibuf/opit_1/INCK
                                   net (fanout=1)        0.293       1.296         _N25             
 IOCKDLY_326_60/CLK_OUT            td                    2.942       4.238 r       eth0_gmii_to_rgmii/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.156       5.394         eth0_gmii_to_rgmii/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000       5.394 r       eth0_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2211)     0.925       6.319         rgmii_clk_0      
 CLMA_210_152/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_210_152/Y2                   tco                   0.289       6.608 r       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=481)      0.915       7.523         u_CORES/u_debug_core_0/resetn
 CLMA_230_88/RSCO                  td                    0.113       7.636 f       u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[9]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       7.636         ntR1250          
 CLMA_230_92/RSCO                  td                    0.113       7.749 f       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[1]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000       7.749         ntR1249          
 CLMA_230_96/RSCO                  td                    0.113       7.862 f       u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[11]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       7.862         ntR1248          
 CLMA_230_100/RSCO                 td                    0.113       7.975 f       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       7.975         ntR1247          
 CLMA_230_104/RSCO                 td                    0.113       8.088 f       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       8.088         ntR1246          
 CLMA_230_108/RSCO                 td                    0.113       8.201 f       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[11]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=4)        0.000       8.201         ntR1245          
 CLMA_230_112/RSCO                 td                    0.113       8.314 f       u_CORES/u_debug_core_0/u_Storage_Condition/trig_condition/opit_0_inv/RSOUT
                                   net (fanout=3)        0.000       8.314         ntR1244          
 CLMA_230_116/RSCO                 td                    0.113       8.427 f       u_CORES/u_debug_core_0/u_Trigger_Condition/conf_reg[2]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       8.427         ntR1243          
 CLMA_230_120/RSCO                 td                    0.113       8.540 f       u_CORES/u_debug_core_0/data_pipe[4][66]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.540         ntR1242          
 CLMA_230_124/RSCO                 td                    0.113       8.653 f       u_CORES/u_debug_core_0/data_pipe[3][72]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000       8.653         ntR1241          
 CLMA_230_128/RSCO                 td                    0.113       8.766 f       u_CORES/u_debug_core_0/data_pipe[4][68]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       8.766         ntR1240          
 CLMA_230_132/RSCO                 td                    0.113       8.879 f       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       8.879         ntR1239          
 CLMA_230_136/RSCO                 td                    0.113       8.992 f       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[8]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=4)        0.000       8.992         ntR1238          
 CLMA_230_140/RSCO                 td                    0.113       9.105 f       u_CORES/u_debug_core_0/data_pipe[2][63]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       9.105         ntR1237          
 CLMA_230_144/RSCO                 td                    0.113       9.218 f       u_CORES/u_debug_core_0/u0_trig_unit/match_single[58]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       9.218         ntR1236          
 CLMA_230_148/RSCO                 td                    0.113       9.331 f       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[58]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000       9.331         ntR1235          
 CLMA_230_152/RSCO                 td                    0.113       9.444 f       u_CORES/u_debug_core_0/u0_trig_unit/match_single[60]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       9.444         ntR1234          
 CLMA_230_156/RSCO                 td                    0.113       9.557 f       u_CORES/u_debug_core_0/u0_trig_unit/match_single[61]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       9.557         ntR1233          
 CLMA_230_160/RSCO                 td                    0.113       9.670 f       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[61]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000       9.670         ntR1232          
 CLMA_230_164/RSCO                 td                    0.113       9.783 f       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[31]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000       9.783         ntR1231          
 CLMA_230_168/RSCI                                                         f       u_CORES/u_debug_core_0/TRIG0_ff[0][32]/opit_0_inv/RS

 Data arrival time                                                   9.783         Logic Levels: 20 
                                                                                   Logic: 2.549ns(73.585%), Route: 0.915ns(26.415%)
----------------------------------------------------------------------------------------------------

 Clock eth_rgmii_rxc_0 (rising edge)
                                                         8.000       8.000 r                        
 M19                                                     0.000       8.000 r       eth_rgmii_rxc_0 (port)
                                   net (fanout=1)        0.084       8.084         eth_rgmii_rxc_0  
 IOBS_LR_328_216/DIN               td                    0.735       8.819 r       eth_rgmii_rxc_0_ibuf/opit_0/O
                                   net (fanout=1)        0.000       8.819         eth_rgmii_rxc_0_ibuf/ntD
 IOL_327_217/INCK                  td                    0.038       8.857 r       eth_rgmii_rxc_0_ibuf/opit_1/INCK
                                   net (fanout=1)        0.288       9.145         _N25             
 IOCKDLY_326_60/CLK_OUT            td                    2.069      11.214 r       eth0_gmii_to_rgmii/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.135      12.349         eth0_gmii_to_rgmii/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000      12.349 r       eth0_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2211)     0.895      13.244         rgmii_clk_0      
 CLMA_230_168/CLK                                                          r       u_CORES/u_debug_core_0/TRIG0_ff[0][32]/opit_0_inv/CLK
 clock pessimism                                         1.056      14.300                          
 clock uncertainty                                      -0.050      14.250                          

 Recovery time                                           0.000      14.250                          

 Data required time                                                 14.250                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.250                          
 Data arrival time                                                   9.783                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.467                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/TRIG0_ff[1][32]/opit_0_inv/RS
Path Group  : eth_rgmii_rxc_0
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.244
  Launch Clock Delay      :  6.319
  Clock Pessimism Removal :  1.056

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rgmii_rxc_0 (rising edge)
                                                         0.000       0.000 r                        
 M19                                                     0.000       0.000 r       eth_rgmii_rxc_0 (port)
                                   net (fanout=1)        0.084       0.084         eth_rgmii_rxc_0  
 IOBS_LR_328_216/DIN               td                    0.861       0.945 r       eth_rgmii_rxc_0_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.945         eth_rgmii_rxc_0_ibuf/ntD
 IOL_327_217/INCK                  td                    0.058       1.003 r       eth_rgmii_rxc_0_ibuf/opit_1/INCK
                                   net (fanout=1)        0.293       1.296         _N25             
 IOCKDLY_326_60/CLK_OUT            td                    2.942       4.238 r       eth0_gmii_to_rgmii/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.156       5.394         eth0_gmii_to_rgmii/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000       5.394 r       eth0_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2211)     0.925       6.319         rgmii_clk_0      
 CLMA_210_152/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_210_152/Y2                   tco                   0.289       6.608 r       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=481)      0.915       7.523         u_CORES/u_debug_core_0/resetn
 CLMA_230_88/RSCO                  td                    0.113       7.636 f       u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[9]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       7.636         ntR1250          
 CLMA_230_92/RSCO                  td                    0.113       7.749 f       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[1]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000       7.749         ntR1249          
 CLMA_230_96/RSCO                  td                    0.113       7.862 f       u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[11]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       7.862         ntR1248          
 CLMA_230_100/RSCO                 td                    0.113       7.975 f       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       7.975         ntR1247          
 CLMA_230_104/RSCO                 td                    0.113       8.088 f       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       8.088         ntR1246          
 CLMA_230_108/RSCO                 td                    0.113       8.201 f       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[11]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=4)        0.000       8.201         ntR1245          
 CLMA_230_112/RSCO                 td                    0.113       8.314 f       u_CORES/u_debug_core_0/u_Storage_Condition/trig_condition/opit_0_inv/RSOUT
                                   net (fanout=3)        0.000       8.314         ntR1244          
 CLMA_230_116/RSCO                 td                    0.113       8.427 f       u_CORES/u_debug_core_0/u_Trigger_Condition/conf_reg[2]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       8.427         ntR1243          
 CLMA_230_120/RSCO                 td                    0.113       8.540 f       u_CORES/u_debug_core_0/data_pipe[4][66]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.540         ntR1242          
 CLMA_230_124/RSCO                 td                    0.113       8.653 f       u_CORES/u_debug_core_0/data_pipe[3][72]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000       8.653         ntR1241          
 CLMA_230_128/RSCO                 td                    0.113       8.766 f       u_CORES/u_debug_core_0/data_pipe[4][68]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       8.766         ntR1240          
 CLMA_230_132/RSCO                 td                    0.113       8.879 f       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       8.879         ntR1239          
 CLMA_230_136/RSCO                 td                    0.113       8.992 f       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[8]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=4)        0.000       8.992         ntR1238          
 CLMA_230_140/RSCO                 td                    0.113       9.105 f       u_CORES/u_debug_core_0/data_pipe[2][63]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       9.105         ntR1237          
 CLMA_230_144/RSCO                 td                    0.113       9.218 f       u_CORES/u_debug_core_0/u0_trig_unit/match_single[58]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       9.218         ntR1236          
 CLMA_230_148/RSCO                 td                    0.113       9.331 f       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[58]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000       9.331         ntR1235          
 CLMA_230_152/RSCO                 td                    0.113       9.444 f       u_CORES/u_debug_core_0/u0_trig_unit/match_single[60]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       9.444         ntR1234          
 CLMA_230_156/RSCO                 td                    0.113       9.557 f       u_CORES/u_debug_core_0/u0_trig_unit/match_single[61]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       9.557         ntR1233          
 CLMA_230_160/RSCO                 td                    0.113       9.670 f       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[61]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000       9.670         ntR1232          
 CLMA_230_164/RSCO                 td                    0.113       9.783 f       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[31]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000       9.783         ntR1231          
 CLMA_230_168/RSCI                                                         f       u_CORES/u_debug_core_0/TRIG0_ff[1][32]/opit_0_inv/RS

 Data arrival time                                                   9.783         Logic Levels: 20 
                                                                                   Logic: 2.549ns(73.585%), Route: 0.915ns(26.415%)
----------------------------------------------------------------------------------------------------

 Clock eth_rgmii_rxc_0 (rising edge)
                                                         8.000       8.000 r                        
 M19                                                     0.000       8.000 r       eth_rgmii_rxc_0 (port)
                                   net (fanout=1)        0.084       8.084         eth_rgmii_rxc_0  
 IOBS_LR_328_216/DIN               td                    0.735       8.819 r       eth_rgmii_rxc_0_ibuf/opit_0/O
                                   net (fanout=1)        0.000       8.819         eth_rgmii_rxc_0_ibuf/ntD
 IOL_327_217/INCK                  td                    0.038       8.857 r       eth_rgmii_rxc_0_ibuf/opit_1/INCK
                                   net (fanout=1)        0.288       9.145         _N25             
 IOCKDLY_326_60/CLK_OUT            td                    2.069      11.214 r       eth0_gmii_to_rgmii/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.135      12.349         eth0_gmii_to_rgmii/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000      12.349 r       eth0_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2211)     0.895      13.244         rgmii_clk_0      
 CLMA_230_168/CLK                                                          r       u_CORES/u_debug_core_0/TRIG0_ff[1][32]/opit_0_inv/CLK
 clock pessimism                                         1.056      14.300                          
 clock uncertainty                                      -0.050      14.250                          

 Recovery time                                           0.000      14.250                          

 Data required time                                                 14.250                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.250                          
 Data arrival time                                                   9.783                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.467                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/match_single[32]/opit_0_inv_L5Q_perm/RS
Path Group  : eth_rgmii_rxc_0
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.244
  Launch Clock Delay      :  6.319
  Clock Pessimism Removal :  1.056

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rgmii_rxc_0 (rising edge)
                                                         0.000       0.000 r                        
 M19                                                     0.000       0.000 r       eth_rgmii_rxc_0 (port)
                                   net (fanout=1)        0.084       0.084         eth_rgmii_rxc_0  
 IOBS_LR_328_216/DIN               td                    0.861       0.945 r       eth_rgmii_rxc_0_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.945         eth_rgmii_rxc_0_ibuf/ntD
 IOL_327_217/INCK                  td                    0.058       1.003 r       eth_rgmii_rxc_0_ibuf/opit_1/INCK
                                   net (fanout=1)        0.293       1.296         _N25             
 IOCKDLY_326_60/CLK_OUT            td                    2.942       4.238 r       eth0_gmii_to_rgmii/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.156       5.394         eth0_gmii_to_rgmii/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000       5.394 r       eth0_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2211)     0.925       6.319         rgmii_clk_0      
 CLMA_210_152/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_210_152/Y2                   tco                   0.289       6.608 r       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=481)      0.915       7.523         u_CORES/u_debug_core_0/resetn
 CLMA_230_88/RSCO                  td                    0.113       7.636 f       u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[9]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       7.636         ntR1250          
 CLMA_230_92/RSCO                  td                    0.113       7.749 f       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[1]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000       7.749         ntR1249          
 CLMA_230_96/RSCO                  td                    0.113       7.862 f       u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[11]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       7.862         ntR1248          
 CLMA_230_100/RSCO                 td                    0.113       7.975 f       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       7.975         ntR1247          
 CLMA_230_104/RSCO                 td                    0.113       8.088 f       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       8.088         ntR1246          
 CLMA_230_108/RSCO                 td                    0.113       8.201 f       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[11]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=4)        0.000       8.201         ntR1245          
 CLMA_230_112/RSCO                 td                    0.113       8.314 f       u_CORES/u_debug_core_0/u_Storage_Condition/trig_condition/opit_0_inv/RSOUT
                                   net (fanout=3)        0.000       8.314         ntR1244          
 CLMA_230_116/RSCO                 td                    0.113       8.427 f       u_CORES/u_debug_core_0/u_Trigger_Condition/conf_reg[2]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       8.427         ntR1243          
 CLMA_230_120/RSCO                 td                    0.113       8.540 f       u_CORES/u_debug_core_0/data_pipe[4][66]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.540         ntR1242          
 CLMA_230_124/RSCO                 td                    0.113       8.653 f       u_CORES/u_debug_core_0/data_pipe[3][72]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000       8.653         ntR1241          
 CLMA_230_128/RSCO                 td                    0.113       8.766 f       u_CORES/u_debug_core_0/data_pipe[4][68]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       8.766         ntR1240          
 CLMA_230_132/RSCO                 td                    0.113       8.879 f       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       8.879         ntR1239          
 CLMA_230_136/RSCO                 td                    0.113       8.992 f       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[8]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=4)        0.000       8.992         ntR1238          
 CLMA_230_140/RSCO                 td                    0.113       9.105 f       u_CORES/u_debug_core_0/data_pipe[2][63]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       9.105         ntR1237          
 CLMA_230_144/RSCO                 td                    0.113       9.218 f       u_CORES/u_debug_core_0/u0_trig_unit/match_single[58]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       9.218         ntR1236          
 CLMA_230_148/RSCO                 td                    0.113       9.331 f       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[58]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000       9.331         ntR1235          
 CLMA_230_152/RSCO                 td                    0.113       9.444 f       u_CORES/u_debug_core_0/u0_trig_unit/match_single[60]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       9.444         ntR1234          
 CLMA_230_156/RSCO                 td                    0.113       9.557 f       u_CORES/u_debug_core_0/u0_trig_unit/match_single[61]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       9.557         ntR1233          
 CLMA_230_160/RSCO                 td                    0.113       9.670 f       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[61]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000       9.670         ntR1232          
 CLMA_230_164/RSCO                 td                    0.113       9.783 f       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[31]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000       9.783         ntR1231          
 CLMA_230_168/RSCI                                                         f       u_CORES/u_debug_core_0/u0_trig_unit/match_single[32]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   9.783         Logic Levels: 20 
                                                                                   Logic: 2.549ns(73.585%), Route: 0.915ns(26.415%)
----------------------------------------------------------------------------------------------------

 Clock eth_rgmii_rxc_0 (rising edge)
                                                         8.000       8.000 r                        
 M19                                                     0.000       8.000 r       eth_rgmii_rxc_0 (port)
                                   net (fanout=1)        0.084       8.084         eth_rgmii_rxc_0  
 IOBS_LR_328_216/DIN               td                    0.735       8.819 r       eth_rgmii_rxc_0_ibuf/opit_0/O
                                   net (fanout=1)        0.000       8.819         eth_rgmii_rxc_0_ibuf/ntD
 IOL_327_217/INCK                  td                    0.038       8.857 r       eth_rgmii_rxc_0_ibuf/opit_1/INCK
                                   net (fanout=1)        0.288       9.145         _N25             
 IOCKDLY_326_60/CLK_OUT            td                    2.069      11.214 r       eth0_gmii_to_rgmii/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.135      12.349         eth0_gmii_to_rgmii/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000      12.349 r       eth0_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2211)     0.895      13.244         rgmii_clk_0      
 CLMA_230_168/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/match_single[32]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         1.056      14.300                          
 clock uncertainty                                      -0.050      14.250                          

 Recovery time                                           0.000      14.250                          

 Data required time                                                 14.250                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.250                          
 Data arrival time                                                   9.783                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.467                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/TRIG0_ff[0][8]/opit_0_inv/RS
Path Group  : eth_rgmii_rxc_0
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.319
  Launch Clock Delay      :  5.244
  Clock Pessimism Removal :  -1.060

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rgmii_rxc_0 (rising edge)
                                                         0.000       0.000 r                        
 M19                                                     0.000       0.000 r       eth_rgmii_rxc_0 (port)
                                   net (fanout=1)        0.084       0.084         eth_rgmii_rxc_0  
 IOBS_LR_328_216/DIN               td                    0.735       0.819 r       eth_rgmii_rxc_0_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.819         eth_rgmii_rxc_0_ibuf/ntD
 IOL_327_217/INCK                  td                    0.038       0.857 r       eth_rgmii_rxc_0_ibuf/opit_1/INCK
                                   net (fanout=1)        0.288       1.145         _N25             
 IOCKDLY_326_60/CLK_OUT            td                    2.069       3.214 r       eth0_gmii_to_rgmii/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.135       4.349         eth0_gmii_to_rgmii/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000       4.349 r       eth0_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2211)     0.895       5.244         rgmii_clk_0      
 CLMA_210_152/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_210_152/Y2                   tco                   0.236       5.480 r       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=481)      0.210       5.690         u_CORES/u_debug_core_0/resetn
 CLMA_210_156/RSCO                 td                    0.092       5.782 f       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[21]/opit_0_inv/RSOUT
                                   net (fanout=6)        0.000       5.782         ntR1216          
 CLMA_210_160/RSCI                                                         f       u_CORES/u_debug_core_0/TRIG0_ff[0][8]/opit_0_inv/RS

 Data arrival time                                                   5.782         Logic Levels: 1  
                                                                                   Logic: 0.328ns(60.967%), Route: 0.210ns(39.033%)
----------------------------------------------------------------------------------------------------

 Clock eth_rgmii_rxc_0 (rising edge)
                                                         0.000       0.000 r                        
 M19                                                     0.000       0.000 r       eth_rgmii_rxc_0 (port)
                                   net (fanout=1)        0.084       0.084         eth_rgmii_rxc_0  
 IOBS_LR_328_216/DIN               td                    0.861       0.945 r       eth_rgmii_rxc_0_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.945         eth_rgmii_rxc_0_ibuf/ntD
 IOL_327_217/INCK                  td                    0.058       1.003 r       eth_rgmii_rxc_0_ibuf/opit_1/INCK
                                   net (fanout=1)        0.293       1.296         _N25             
 IOCKDLY_326_60/CLK_OUT            td                    2.942       4.238 r       eth0_gmii_to_rgmii/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.156       5.394         eth0_gmii_to_rgmii/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000       5.394 r       eth0_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2211)     0.925       6.319         rgmii_clk_0      
 CLMA_210_160/CLK                                                          r       u_CORES/u_debug_core_0/TRIG0_ff[0][8]/opit_0_inv/CLK
 clock pessimism                                        -1.060       5.259                          
 clock uncertainty                                       0.000       5.259                          

 Removal time                                            0.000       5.259                          

 Data required time                                                  5.259                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.259                          
 Data arrival time                                                   5.782                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.523                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/TRIG0_ff[0][21]/opit_0_inv/RS
Path Group  : eth_rgmii_rxc_0
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.319
  Launch Clock Delay      :  5.244
  Clock Pessimism Removal :  -1.060

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rgmii_rxc_0 (rising edge)
                                                         0.000       0.000 r                        
 M19                                                     0.000       0.000 r       eth_rgmii_rxc_0 (port)
                                   net (fanout=1)        0.084       0.084         eth_rgmii_rxc_0  
 IOBS_LR_328_216/DIN               td                    0.735       0.819 r       eth_rgmii_rxc_0_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.819         eth_rgmii_rxc_0_ibuf/ntD
 IOL_327_217/INCK                  td                    0.038       0.857 r       eth_rgmii_rxc_0_ibuf/opit_1/INCK
                                   net (fanout=1)        0.288       1.145         _N25             
 IOCKDLY_326_60/CLK_OUT            td                    2.069       3.214 r       eth0_gmii_to_rgmii/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.135       4.349         eth0_gmii_to_rgmii/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000       4.349 r       eth0_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2211)     0.895       5.244         rgmii_clk_0      
 CLMA_210_152/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_210_152/Y2                   tco                   0.236       5.480 r       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=481)      0.210       5.690         u_CORES/u_debug_core_0/resetn
 CLMA_210_156/RSCO                 td                    0.092       5.782 f       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[21]/opit_0_inv/RSOUT
                                   net (fanout=6)        0.000       5.782         ntR1216          
 CLMA_210_160/RSCI                                                         f       u_CORES/u_debug_core_0/TRIG0_ff[0][21]/opit_0_inv/RS

 Data arrival time                                                   5.782         Logic Levels: 1  
                                                                                   Logic: 0.328ns(60.967%), Route: 0.210ns(39.033%)
----------------------------------------------------------------------------------------------------

 Clock eth_rgmii_rxc_0 (rising edge)
                                                         0.000       0.000 r                        
 M19                                                     0.000       0.000 r       eth_rgmii_rxc_0 (port)
                                   net (fanout=1)        0.084       0.084         eth_rgmii_rxc_0  
 IOBS_LR_328_216/DIN               td                    0.861       0.945 r       eth_rgmii_rxc_0_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.945         eth_rgmii_rxc_0_ibuf/ntD
 IOL_327_217/INCK                  td                    0.058       1.003 r       eth_rgmii_rxc_0_ibuf/opit_1/INCK
                                   net (fanout=1)        0.293       1.296         _N25             
 IOCKDLY_326_60/CLK_OUT            td                    2.942       4.238 r       eth0_gmii_to_rgmii/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.156       5.394         eth0_gmii_to_rgmii/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000       5.394 r       eth0_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2211)     0.925       6.319         rgmii_clk_0      
 CLMA_210_160/CLK                                                          r       u_CORES/u_debug_core_0/TRIG0_ff[0][21]/opit_0_inv/CLK
 clock pessimism                                        -1.060       5.259                          
 clock uncertainty                                       0.000       5.259                          

 Removal time                                            0.000       5.259                          

 Data required time                                                  5.259                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.259                          
 Data arrival time                                                   5.782                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.523                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/TRIG0_ff[1][21]/opit_0_inv/RS
Path Group  : eth_rgmii_rxc_0
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.319
  Launch Clock Delay      :  5.244
  Clock Pessimism Removal :  -1.060

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rgmii_rxc_0 (rising edge)
                                                         0.000       0.000 r                        
 M19                                                     0.000       0.000 r       eth_rgmii_rxc_0 (port)
                                   net (fanout=1)        0.084       0.084         eth_rgmii_rxc_0  
 IOBS_LR_328_216/DIN               td                    0.735       0.819 r       eth_rgmii_rxc_0_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.819         eth_rgmii_rxc_0_ibuf/ntD
 IOL_327_217/INCK                  td                    0.038       0.857 r       eth_rgmii_rxc_0_ibuf/opit_1/INCK
                                   net (fanout=1)        0.288       1.145         _N25             
 IOCKDLY_326_60/CLK_OUT            td                    2.069       3.214 r       eth0_gmii_to_rgmii/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.135       4.349         eth0_gmii_to_rgmii/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000       4.349 r       eth0_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2211)     0.895       5.244         rgmii_clk_0      
 CLMA_210_152/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_210_152/Y2                   tco                   0.236       5.480 r       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=481)      0.210       5.690         u_CORES/u_debug_core_0/resetn
 CLMA_210_156/RSCO                 td                    0.092       5.782 f       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[21]/opit_0_inv/RSOUT
                                   net (fanout=6)        0.000       5.782         ntR1216          
 CLMA_210_160/RSCI                                                         f       u_CORES/u_debug_core_0/TRIG0_ff[1][21]/opit_0_inv/RS

 Data arrival time                                                   5.782         Logic Levels: 1  
                                                                                   Logic: 0.328ns(60.967%), Route: 0.210ns(39.033%)
----------------------------------------------------------------------------------------------------

 Clock eth_rgmii_rxc_0 (rising edge)
                                                         0.000       0.000 r                        
 M19                                                     0.000       0.000 r       eth_rgmii_rxc_0 (port)
                                   net (fanout=1)        0.084       0.084         eth_rgmii_rxc_0  
 IOBS_LR_328_216/DIN               td                    0.861       0.945 r       eth_rgmii_rxc_0_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.945         eth_rgmii_rxc_0_ibuf/ntD
 IOL_327_217/INCK                  td                    0.058       1.003 r       eth_rgmii_rxc_0_ibuf/opit_1/INCK
                                   net (fanout=1)        0.293       1.296         _N25             
 IOCKDLY_326_60/CLK_OUT            td                    2.942       4.238 r       eth0_gmii_to_rgmii/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.156       5.394         eth0_gmii_to_rgmii/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000       5.394 r       eth0_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2211)     0.925       6.319         rgmii_clk_0      
 CLMA_210_160/CLK                                                          r       u_CORES/u_debug_core_0/TRIG0_ff[1][21]/opit_0_inv/CLK
 clock pessimism                                        -1.060       5.259                          
 clock uncertainty                                       0.000       5.259                          

 Removal time                                            0.000       5.259                          

 Data required time                                                  5.259                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.259                          
 Data arrival time                                                   5.782                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.523                          
====================================================================================================

====================================================================================================

Startpoint  : user_axi_m_arbitration/user_rw_fifo_ctrl0/r_wr_rst/opit_0_inv_L5Q_perm/CLK
Endpoint    : user_axi_m_arbitration/user_rw_fifo_ctrl1/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM9K/iGopDrm/RSTA
Path Group  : pix_clk_in
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.074  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.174
  Launch Clock Delay      :  3.421
  Clock Pessimism Removal :  0.173

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    0.861       0.939 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N23             
 USCM_84_111/CLK_USCM              td                    0.000       2.452 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=372)      0.969       3.421         ntclkbufg_4      
 CLMS_78_89/CLK                                                            r       user_axi_m_arbitration/user_rw_fifo_ctrl0/r_wr_rst/opit_0_inv_L5Q_perm/CLK

 CLMS_78_89/Q0                     tco                   0.221       3.642 f       user_axi_m_arbitration/user_rw_fifo_ctrl0/r_wr_rst/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.255       3.897         user_axi_m_arbitration/user_rw_fifo_ctrl0/r_wr_rst
 CLMS_78_85/Y2                     td                    0.150       4.047 f       user_axi_m_arbitration/user_rw_fifo_ctrl0/N17/gateop_perm/Z
                                   net (fanout=73)       1.189       5.236         user_axi_m_arbitration/user_rw_fifo_ctrl0/N17
 DRM_26_168/RSTA[1]                                                        f       user_axi_m_arbitration/user_rw_fifo_ctrl1/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM9K/iGopDrm/RSTA

 Data arrival time                                                   5.236         Logic Levels: 1  
                                                                                   Logic: 0.371ns(20.441%), Route: 1.444ns(79.559%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          6.734       6.734 r                        
 AA12                                                    0.000       6.734 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       6.812         pix_clk_in       
 IOBD_161_0/DIN                    td                    0.735       7.547 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       7.547         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       7.585 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       9.013         _N23             
 USCM_84_111/CLK_USCM              td                    0.000       9.013 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=372)      0.895       9.908         ntclkbufg_4      
 DRM_26_168/CLKA[1]                                                        r       user_axi_m_arbitration/user_rw_fifo_ctrl1/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM9K/iGopDrm/CLKA
 clock pessimism                                         0.173      10.081                          
 clock uncertainty                                      -0.050      10.031                          

 Recovery time                                          -0.088       9.943                          

 Data required time                                                  9.943                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.943                          
 Data arrival time                                                   5.236                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.707                          
====================================================================================================

====================================================================================================

Startpoint  : user_axi_m_arbitration/user_rw_fifo_ctrl0/r_wr_rst/opit_0_inv_L5Q_perm/CLK
Endpoint    : user_axi_m_arbitration/user_rw_fifo_ctrl1/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM9K/iGopDrm/RSTA
Path Group  : pix_clk_in
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.074  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.174
  Launch Clock Delay      :  3.421
  Clock Pessimism Removal :  0.173

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    0.861       0.939 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N23             
 USCM_84_111/CLK_USCM              td                    0.000       2.452 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=372)      0.969       3.421         ntclkbufg_4      
 CLMS_78_89/CLK                                                            r       user_axi_m_arbitration/user_rw_fifo_ctrl0/r_wr_rst/opit_0_inv_L5Q_perm/CLK

 CLMS_78_89/Q0                     tco                   0.221       3.642 f       user_axi_m_arbitration/user_rw_fifo_ctrl0/r_wr_rst/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.255       3.897         user_axi_m_arbitration/user_rw_fifo_ctrl0/r_wr_rst
 CLMS_78_85/Y2                     td                    0.150       4.047 f       user_axi_m_arbitration/user_rw_fifo_ctrl0/N17/gateop_perm/Z
                                   net (fanout=73)       1.180       5.227         user_axi_m_arbitration/user_rw_fifo_ctrl0/N17
 DRM_26_128/RSTA[1]                                                        f       user_axi_m_arbitration/user_rw_fifo_ctrl1/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM9K/iGopDrm/RSTA

 Data arrival time                                                   5.227         Logic Levels: 1  
                                                                                   Logic: 0.371ns(20.543%), Route: 1.435ns(79.457%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          6.734       6.734 r                        
 AA12                                                    0.000       6.734 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       6.812         pix_clk_in       
 IOBD_161_0/DIN                    td                    0.735       7.547 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       7.547         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       7.585 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       9.013         _N23             
 USCM_84_111/CLK_USCM              td                    0.000       9.013 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=372)      0.895       9.908         ntclkbufg_4      
 DRM_26_128/CLKA[1]                                                        r       user_axi_m_arbitration/user_rw_fifo_ctrl1/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM9K/iGopDrm/CLKA
 clock pessimism                                         0.173      10.081                          
 clock uncertainty                                      -0.050      10.031                          

 Recovery time                                          -0.088       9.943                          

 Data required time                                                  9.943                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.943                          
 Data arrival time                                                   5.227                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.716                          
====================================================================================================

====================================================================================================

Startpoint  : user_axi_m_arbitration/user_rw_fifo_ctrl0/r_wr_rst/opit_0_inv_L5Q_perm/CLK
Endpoint    : user_axi_m_arbitration/user_rw_fifo_ctrl1/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM9K/iGopDrm/RSTA
Path Group  : pix_clk_in
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.047  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.190
  Launch Clock Delay      :  3.421
  Clock Pessimism Removal :  0.184

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    0.861       0.939 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N23             
 USCM_84_111/CLK_USCM              td                    0.000       2.452 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=372)      0.969       3.421         ntclkbufg_4      
 CLMS_78_89/CLK                                                            r       user_axi_m_arbitration/user_rw_fifo_ctrl0/r_wr_rst/opit_0_inv_L5Q_perm/CLK

 CLMS_78_89/Q0                     tco                   0.221       3.642 f       user_axi_m_arbitration/user_rw_fifo_ctrl0/r_wr_rst/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.255       3.897         user_axi_m_arbitration/user_rw_fifo_ctrl0/r_wr_rst
 CLMS_78_85/Y2                     td                    0.150       4.047 f       user_axi_m_arbitration/user_rw_fifo_ctrl0/N17/gateop_perm/Z
                                   net (fanout=73)       1.187       5.234         user_axi_m_arbitration/user_rw_fifo_ctrl0/N17
 DRM_26_24/RSTA[0]                                                         f       user_axi_m_arbitration/user_rw_fifo_ctrl1/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM9K/iGopDrm/RSTA

 Data arrival time                                                   5.234         Logic Levels: 1  
                                                                                   Logic: 0.371ns(20.463%), Route: 1.442ns(79.537%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          6.734       6.734 r                        
 AA12                                                    0.000       6.734 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       6.812         pix_clk_in       
 IOBD_161_0/DIN                    td                    0.735       7.547 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       7.547         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       7.585 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       9.013         _N23             
 USCM_84_111/CLK_USCM              td                    0.000       9.013 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=372)      0.911       9.924         ntclkbufg_4      
 DRM_26_24/CLKA[0]                                                         r       user_axi_m_arbitration/user_rw_fifo_ctrl1/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM9K/iGopDrm/CLKA
 clock pessimism                                         0.184      10.108                          
 clock uncertainty                                      -0.050      10.058                          

 Recovery time                                          -0.088       9.970                          

 Data required time                                                  9.970                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.970                          
 Data arrival time                                                   5.234                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.736                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_video_zoom/vs_in_d0/opit_0_inv/CLK
Endpoint    : hdmi_video_zoom/user_interpolation_ram0/U_ipml_sdpram_interpolation_ram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : pix_clk_in
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.420
  Launch Clock Delay      :  3.206
  Clock Pessimism Removal :  -0.184

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    0.735       0.813 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.813         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       0.851 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       2.279         _N23             
 USCM_84_111/CLK_USCM              td                    0.000       2.279 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=372)      0.927       3.206         ntclkbufg_4      
 CLMS_70_61/CLK                                                            r       hdmi_video_zoom/vs_in_d0/opit_0_inv/CLK

 CLMS_70_61/Q1                     tco                   0.184       3.390 r       hdmi_video_zoom/vs_in_d0/opit_0_inv/Q
                                   net (fanout=4)        0.200       3.590         hdmi_video_zoom/vs_in_d0
 CLMA_74_60/Y0                     td                    0.125       3.715 f       hdmi_video_zoom/N47/gateop_perm/Z
                                   net (fanout=52)       0.351       4.066         hdmi_video_zoom/N47
 DRM_82_68/RSTA[0]                                                         f       hdmi_video_zoom/user_interpolation_ram0/U_ipml_sdpram_interpolation_ram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   4.066         Logic Levels: 1  
                                                                                   Logic: 0.309ns(35.930%), Route: 0.551ns(64.070%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    0.861       0.939 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N23             
 USCM_84_111/CLK_USCM              td                    0.000       2.452 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=372)      0.968       3.420         ntclkbufg_4      
 DRM_82_68/CLKA[0]                                                         r       hdmi_video_zoom/user_interpolation_ram0/U_ipml_sdpram_interpolation_ram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.184       3.236                          
 clock uncertainty                                       0.000       3.236                          

 Removal time                                           -0.038       3.198                          

 Data required time                                                  3.198                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.198                          
 Data arrival time                                                   4.066                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.868                          
====================================================================================================

====================================================================================================

Startpoint  : user_axi_m_arbitration/user_rw_fifo_ctrl0/r_wr_rst/opit_0_inv_L5Q_perm/CLK
Endpoint    : user_axi_m_arbitration/user_rw_fifo_ctrl1/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/opit_0/RS
Path Group  : pix_clk_in
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.402
  Launch Clock Delay      :  3.217
  Clock Pessimism Removal :  -0.184

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    0.735       0.813 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.813         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       0.851 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       2.279         _N23             
 USCM_84_111/CLK_USCM              td                    0.000       2.279 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=372)      0.938       3.217         ntclkbufg_4      
 CLMS_78_89/CLK                                                            r       user_axi_m_arbitration/user_rw_fifo_ctrl0/r_wr_rst/opit_0_inv_L5Q_perm/CLK

 CLMS_78_89/Q0                     tco                   0.182       3.399 r       user_axi_m_arbitration/user_rw_fifo_ctrl0/r_wr_rst/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.199       3.598         user_axi_m_arbitration/user_rw_fifo_ctrl0/r_wr_rst
 CLMS_78_85/Y2                     td                    0.130       3.728 r       user_axi_m_arbitration/user_rw_fifo_ctrl0/N17/gateop_perm/Z
                                   net (fanout=73)       0.292       4.020         user_axi_m_arbitration/user_rw_fifo_ctrl0/N17
 CLMA_66_88/RSCO                   td                    0.085       4.105 r       user_axi_m_arbitration/user_rw_fifo_ctrl1/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/wrptr2[1]/opit_0/RSOUT
                                   net (fanout=4)        0.000       4.105         ntR1625          
 CLMA_66_92/RSCI                                                           r       user_axi_m_arbitration/user_rw_fifo_ctrl1/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/opit_0/RS

 Data arrival time                                                   4.105         Logic Levels: 2  
                                                                                   Logic: 0.397ns(44.707%), Route: 0.491ns(55.293%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    0.861       0.939 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N23             
 USCM_84_111/CLK_USCM              td                    0.000       2.452 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=372)      0.950       3.402         ntclkbufg_4      
 CLMA_66_92/CLK                                                            r       user_axi_m_arbitration/user_rw_fifo_ctrl1/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/opit_0/CLK
 clock pessimism                                        -0.184       3.218                          
 clock uncertainty                                       0.000       3.218                          

 Removal time                                            0.000       3.218                          

 Data required time                                                  3.218                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.218                          
 Data arrival time                                                   4.105                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.887                          
====================================================================================================

====================================================================================================

Startpoint  : user_axi_m_arbitration/user_rw_fifo_ctrl0/r_wr_rst/opit_0_inv_L5Q_perm/CLK
Endpoint    : user_axi_m_arbitration/user_rw_fifo_ctrl1/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[7]/opit_0/RS
Path Group  : pix_clk_in
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.402
  Launch Clock Delay      :  3.217
  Clock Pessimism Removal :  -0.184

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    0.735       0.813 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.813         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       0.851 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       2.279         _N23             
 USCM_84_111/CLK_USCM              td                    0.000       2.279 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=372)      0.938       3.217         ntclkbufg_4      
 CLMS_78_89/CLK                                                            r       user_axi_m_arbitration/user_rw_fifo_ctrl0/r_wr_rst/opit_0_inv_L5Q_perm/CLK

 CLMS_78_89/Q0                     tco                   0.182       3.399 r       user_axi_m_arbitration/user_rw_fifo_ctrl0/r_wr_rst/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.199       3.598         user_axi_m_arbitration/user_rw_fifo_ctrl0/r_wr_rst
 CLMS_78_85/Y2                     td                    0.130       3.728 r       user_axi_m_arbitration/user_rw_fifo_ctrl0/N17/gateop_perm/Z
                                   net (fanout=73)       0.292       4.020         user_axi_m_arbitration/user_rw_fifo_ctrl0/N17
 CLMA_66_88/RSCO                   td                    0.085       4.105 r       user_axi_m_arbitration/user_rw_fifo_ctrl1/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/wrptr2[1]/opit_0/RSOUT
                                   net (fanout=4)        0.000       4.105         ntR1625          
 CLMA_66_92/RSCI                                                           r       user_axi_m_arbitration/user_rw_fifo_ctrl1/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[7]/opit_0/RS

 Data arrival time                                                   4.105         Logic Levels: 2  
                                                                                   Logic: 0.397ns(44.707%), Route: 0.491ns(55.293%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    0.861       0.939 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N23             
 USCM_84_111/CLK_USCM              td                    0.000       2.452 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=372)      0.950       3.402         ntclkbufg_4      
 CLMA_66_92/CLK                                                            r       user_axi_m_arbitration/user_rw_fifo_ctrl1/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[7]/opit_0/CLK
 clock pessimism                                        -0.184       3.218                          
 clock uncertainty                                       0.000       3.218                          

 Removal time                                            0.000       3.218                          

 Data required time                                                  3.218                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.218                          
 Data arrival time                                                   4.105                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.887                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/RS
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    0.080  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.497
  Launch Clock Delay      :  6.736
  Clock Pessimism Removal :  0.319

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N22             
 USCM_84_114/CLK_USCM              td                    0.000       2.442 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_16/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         ddr_ip_clk       
 USCM_84_118/CLK_USCM              td                    0.000       5.811 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4492)     0.925       6.736         ntclkbufg_0      
 CLMA_70_192/CLK                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_70_192/Q0                    tco                   0.223       6.959 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=832)      0.743       7.702         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_rst_n
 CLMS_10_197/RSCO                  td                    0.113       7.815 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/left_margin[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       7.815         ntR782           
 CLMS_10_201/RSCO                  td                    0.113       7.928 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/vld_init_cnt[0]/opit_0_inv_L5Q/RSOUT
                                   net (fanout=2)        0.000       7.928         ntR781           
 CLMS_10_205/RSCO                  td                    0.113       8.041 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/right_margin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       8.041         ntR780           
 CLMS_10_209/RSCO                  td                    0.113       8.154 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/right_margin[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=4)        0.000       8.154         ntR779           
 CLMS_10_213/RSCO                  td                    0.113       8.267 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_ov_d[2]/opit_0_inv/RSOUT
                                   net (fanout=3)        0.000       8.267         ntR778           
 CLMS_10_217/RSCO                  td                    0.113       8.380 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/adj_cnt[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       8.380         ntR777           
 CLMS_10_221/RSCO                  td                    0.113       8.493 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_ck_check_seq[2]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       8.493         ntR776           
 CLMS_10_225/RSCO                  td                    0.113       8.606 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/adj_cnt[2]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       8.606         ntR775           
 CLMS_10_229/RSCO                  td                    0.113       8.719 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/adj_cnt[4]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.719         ntR774           
 CLMS_10_233/RSCO                  td                    0.113       8.832 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[2]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       8.832         ntR773           
 CLMS_10_237/RSCO                  td                    0.113       8.945 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_ck_dly_pass/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.945         ntR772           
 CLMS_10_241/RSCO                  td                    0.113       9.058 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_seq[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       9.058         ntR771           
 CLMS_10_245/RSCO                  td                    0.113       9.171 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_step[7]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       9.171         ntR770           
 CLMS_10_249/RSCO                  td                    0.113       9.284 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_step[5]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       9.284         ntR769           
 CLMS_10_253/RSCO                  td                    0.113       9.397 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_ck_dly_pass/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       9.397         ntR768           
 CLMS_10_257/RSCO                  td                    0.113       9.510 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/cnt[1]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       9.510         ntR767           
 CLMS_10_261/RSCO                  td                    0.113       9.623 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_6/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       9.623         ntR766           
 CLMS_10_265/RSCO                  td                    0.113       9.736 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_error/opit_0_inv/RSOUT
                                   net (fanout=3)        0.000       9.736         ntR765           
 CLMS_10_269/RSCO                  td                    0.113       9.849 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/cnt[4]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       9.849         ntR764           
 CLMS_10_273/RSCO                  td                    0.113       9.962 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_seq[1]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       9.962         ntR763           
 CLMS_10_277/RSCO                  td                    0.113      10.075 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[2]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      10.075         ntR762           
 CLMS_10_281/RSCO                  td                    0.113      10.188 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_ck_check_seq[5]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      10.188         ntR761           
 CLMS_10_285/RSCI                                                          f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  10.188         Logic Levels: 22 
                                                                                   Logic: 2.709ns(78.476%), Route: 0.743ns(21.524%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074      10.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    0.735      10.809 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.809         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      10.847 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423      12.270         _N22             
 USCM_84_114/CLK_USCM              td                    0.000      12.270 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981      13.251         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      13.340 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      14.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      14.209 r       clkgate_16/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      14.209 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      15.492         ddr_ip_clk       
 USCM_84_118/CLK_USCM              td                    0.000      15.492 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4492)     1.005      16.497         ntclkbufg_0      
 CLMS_10_285/CLK                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.319      16.816                          
 clock uncertainty                                      -0.350      16.466                          

 Recovery time                                           0.000      16.466                          

 Data required time                                                 16.466                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.466                          
 Data arrival time                                                  10.188                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.278                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[1]/opit_0_inv_L5Q_perm/RS
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    0.080  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.497
  Launch Clock Delay      :  6.736
  Clock Pessimism Removal :  0.319

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N22             
 USCM_84_114/CLK_USCM              td                    0.000       2.442 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_16/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         ddr_ip_clk       
 USCM_84_118/CLK_USCM              td                    0.000       5.811 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4492)     0.925       6.736         ntclkbufg_0      
 CLMA_70_192/CLK                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_70_192/Q0                    tco                   0.223       6.959 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=832)      0.743       7.702         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_rst_n
 CLMS_10_197/RSCO                  td                    0.113       7.815 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/left_margin[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       7.815         ntR782           
 CLMS_10_201/RSCO                  td                    0.113       7.928 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/vld_init_cnt[0]/opit_0_inv_L5Q/RSOUT
                                   net (fanout=2)        0.000       7.928         ntR781           
 CLMS_10_205/RSCO                  td                    0.113       8.041 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/right_margin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       8.041         ntR780           
 CLMS_10_209/RSCO                  td                    0.113       8.154 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/right_margin[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=4)        0.000       8.154         ntR779           
 CLMS_10_213/RSCO                  td                    0.113       8.267 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_ov_d[2]/opit_0_inv/RSOUT
                                   net (fanout=3)        0.000       8.267         ntR778           
 CLMS_10_217/RSCO                  td                    0.113       8.380 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/adj_cnt[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       8.380         ntR777           
 CLMS_10_221/RSCO                  td                    0.113       8.493 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_ck_check_seq[2]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       8.493         ntR776           
 CLMS_10_225/RSCO                  td                    0.113       8.606 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/adj_cnt[2]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       8.606         ntR775           
 CLMS_10_229/RSCO                  td                    0.113       8.719 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/adj_cnt[4]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.719         ntR774           
 CLMS_10_233/RSCO                  td                    0.113       8.832 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[2]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       8.832         ntR773           
 CLMS_10_237/RSCO                  td                    0.113       8.945 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_ck_dly_pass/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.945         ntR772           
 CLMS_10_241/RSCO                  td                    0.113       9.058 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_seq[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       9.058         ntR771           
 CLMS_10_245/RSCO                  td                    0.113       9.171 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_step[7]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       9.171         ntR770           
 CLMS_10_249/RSCO                  td                    0.113       9.284 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_step[5]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       9.284         ntR769           
 CLMS_10_253/RSCO                  td                    0.113       9.397 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_ck_dly_pass/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       9.397         ntR768           
 CLMS_10_257/RSCO                  td                    0.113       9.510 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/cnt[1]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       9.510         ntR767           
 CLMS_10_261/RSCO                  td                    0.113       9.623 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_6/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       9.623         ntR766           
 CLMS_10_265/RSCO                  td                    0.113       9.736 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_error/opit_0_inv/RSOUT
                                   net (fanout=3)        0.000       9.736         ntR765           
 CLMS_10_269/RSCO                  td                    0.113       9.849 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/cnt[4]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       9.849         ntR764           
 CLMS_10_273/RSCO                  td                    0.113       9.962 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_seq[1]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       9.962         ntR763           
 CLMS_10_277/RSCO                  td                    0.113      10.075 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[2]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      10.075         ntR762           
 CLMS_10_281/RSCO                  td                    0.113      10.188 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_ck_check_seq[5]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      10.188         ntR761           
 CLMS_10_285/RSCI                                                          f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[1]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  10.188         Logic Levels: 22 
                                                                                   Logic: 2.709ns(78.476%), Route: 0.743ns(21.524%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074      10.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    0.735      10.809 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.809         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      10.847 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423      12.270         _N22             
 USCM_84_114/CLK_USCM              td                    0.000      12.270 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981      13.251         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      13.340 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      14.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      14.209 r       clkgate_16/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      14.209 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      15.492         ddr_ip_clk       
 USCM_84_118/CLK_USCM              td                    0.000      15.492 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4492)     1.005      16.497         ntclkbufg_0      
 CLMS_10_285/CLK                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.319      16.816                          
 clock uncertainty                                      -0.350      16.466                          

 Recovery time                                           0.000      16.466                          

 Data required time                                                 16.466                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.466                          
 Data arrival time                                                  10.188                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.278                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_ck_check_seq[0]/opit_0_inv_L5Q_perm/RS
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    0.080  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.497
  Launch Clock Delay      :  6.736
  Clock Pessimism Removal :  0.319

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N22             
 USCM_84_114/CLK_USCM              td                    0.000       2.442 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_16/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         ddr_ip_clk       
 USCM_84_118/CLK_USCM              td                    0.000       5.811 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4492)     0.925       6.736         ntclkbufg_0      
 CLMA_70_192/CLK                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_70_192/Q0                    tco                   0.223       6.959 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=832)      0.743       7.702         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_rst_n
 CLMS_10_197/RSCO                  td                    0.113       7.815 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/left_margin[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       7.815         ntR782           
 CLMS_10_201/RSCO                  td                    0.113       7.928 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/vld_init_cnt[0]/opit_0_inv_L5Q/RSOUT
                                   net (fanout=2)        0.000       7.928         ntR781           
 CLMS_10_205/RSCO                  td                    0.113       8.041 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/right_margin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       8.041         ntR780           
 CLMS_10_209/RSCO                  td                    0.113       8.154 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/right_margin[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=4)        0.000       8.154         ntR779           
 CLMS_10_213/RSCO                  td                    0.113       8.267 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_ov_d[2]/opit_0_inv/RSOUT
                                   net (fanout=3)        0.000       8.267         ntR778           
 CLMS_10_217/RSCO                  td                    0.113       8.380 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/adj_cnt[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       8.380         ntR777           
 CLMS_10_221/RSCO                  td                    0.113       8.493 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_ck_check_seq[2]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       8.493         ntR776           
 CLMS_10_225/RSCO                  td                    0.113       8.606 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/adj_cnt[2]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       8.606         ntR775           
 CLMS_10_229/RSCO                  td                    0.113       8.719 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/adj_cnt[4]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.719         ntR774           
 CLMS_10_233/RSCO                  td                    0.113       8.832 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[2]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       8.832         ntR773           
 CLMS_10_237/RSCO                  td                    0.113       8.945 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_ck_dly_pass/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.945         ntR772           
 CLMS_10_241/RSCO                  td                    0.113       9.058 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_seq[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       9.058         ntR771           
 CLMS_10_245/RSCO                  td                    0.113       9.171 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_step[7]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       9.171         ntR770           
 CLMS_10_249/RSCO                  td                    0.113       9.284 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_step[5]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       9.284         ntR769           
 CLMS_10_253/RSCO                  td                    0.113       9.397 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_ck_dly_pass/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       9.397         ntR768           
 CLMS_10_257/RSCO                  td                    0.113       9.510 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/cnt[1]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       9.510         ntR767           
 CLMS_10_261/RSCO                  td                    0.113       9.623 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_6/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       9.623         ntR766           
 CLMS_10_265/RSCO                  td                    0.113       9.736 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_error/opit_0_inv/RSOUT
                                   net (fanout=3)        0.000       9.736         ntR765           
 CLMS_10_269/RSCO                  td                    0.113       9.849 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/cnt[4]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       9.849         ntR764           
 CLMS_10_273/RSCO                  td                    0.113       9.962 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_seq[1]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       9.962         ntR763           
 CLMS_10_277/RSCO                  td                    0.113      10.075 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[2]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      10.075         ntR762           
 CLMS_10_281/RSCI                                                          f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_ck_check_seq[0]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  10.075         Logic Levels: 21 
                                                                                   Logic: 2.596ns(77.748%), Route: 0.743ns(22.252%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074      10.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    0.735      10.809 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.809         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      10.847 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423      12.270         _N22             
 USCM_84_114/CLK_USCM              td                    0.000      12.270 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981      13.251         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      13.340 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      14.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      14.209 r       clkgate_16/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      14.209 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      15.492         ddr_ip_clk       
 USCM_84_118/CLK_USCM              td                    0.000      15.492 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4492)     1.005      16.497         ntclkbufg_0      
 CLMS_10_281/CLK                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_ck_check_seq[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.319      16.816                          
 clock uncertainty                                      -0.350      16.466                          

 Recovery time                                           0.000      16.466                          

 Data required time                                                 16.466                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.466                          
 Data arrival time                                                  10.075                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.391                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[237]/opit_0_inv/RS
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.736
  Launch Clock Delay      :  6.387
  Clock Pessimism Removal :  -0.334

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       2.270         _N22             
 USCM_84_114/CLK_USCM              td                    0.000       2.270 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.209 r       clkgate_16/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.209 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.492         ddr_ip_clk       
 USCM_84_118/CLK_USCM              td                    0.000       5.492 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4492)     0.895       6.387         ntclkbufg_0      
 CLMA_70_192/CLK                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_70_192/Q0                    tco                   0.182       6.569 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=832)      0.210       6.779         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_rst_n
 CLMA_70_196/RSCO                  td                    0.092       6.871 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[250]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       6.871         ntR299           
 CLMA_70_200/RSCI                                                          f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[237]/opit_0_inv/RS

 Data arrival time                                                   6.871         Logic Levels: 1  
                                                                                   Logic: 0.274ns(56.612%), Route: 0.210ns(43.388%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N22             
 USCM_84_114/CLK_USCM              td                    0.000       2.442 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_16/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         ddr_ip_clk       
 USCM_84_118/CLK_USCM              td                    0.000       5.811 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4492)     0.925       6.736         ntclkbufg_0      
 CLMA_70_200/CLK                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[237]/opit_0_inv/CLK
 clock pessimism                                        -0.334       6.402                          
 clock uncertainty                                       0.200       6.602                          

 Removal time                                            0.000       6.602                          

 Data required time                                                  6.602                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.602                          
 Data arrival time                                                   6.871                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.269                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[239]/opit_0_inv/RS
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.736
  Launch Clock Delay      :  6.387
  Clock Pessimism Removal :  -0.334

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       2.270         _N22             
 USCM_84_114/CLK_USCM              td                    0.000       2.270 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.209 r       clkgate_16/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.209 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.492         ddr_ip_clk       
 USCM_84_118/CLK_USCM              td                    0.000       5.492 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4492)     0.895       6.387         ntclkbufg_0      
 CLMA_70_192/CLK                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_70_192/Q0                    tco                   0.182       6.569 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=832)      0.210       6.779         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_rst_n
 CLMA_70_196/RSCO                  td                    0.092       6.871 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[250]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       6.871         ntR299           
 CLMA_70_200/RSCI                                                          f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[239]/opit_0_inv/RS

 Data arrival time                                                   6.871         Logic Levels: 1  
                                                                                   Logic: 0.274ns(56.612%), Route: 0.210ns(43.388%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N22             
 USCM_84_114/CLK_USCM              td                    0.000       2.442 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_16/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         ddr_ip_clk       
 USCM_84_118/CLK_USCM              td                    0.000       5.811 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4492)     0.925       6.736         ntclkbufg_0      
 CLMA_70_200/CLK                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[239]/opit_0_inv/CLK
 clock pessimism                                        -0.334       6.402                          
 clock uncertainty                                       0.200       6.602                          

 Removal time                                            0.000       6.602                          

 Data required time                                                  6.602                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.602                          
 Data arrival time                                                   6.871                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.269                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[249]/opit_0_inv/RS
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.736
  Launch Clock Delay      :  6.387
  Clock Pessimism Removal :  -0.334

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       2.270         _N22             
 USCM_84_114/CLK_USCM              td                    0.000       2.270 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.209 r       clkgate_16/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.209 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.492         ddr_ip_clk       
 USCM_84_118/CLK_USCM              td                    0.000       5.492 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4492)     0.895       6.387         ntclkbufg_0      
 CLMA_70_192/CLK                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_70_192/Q0                    tco                   0.182       6.569 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=832)      0.210       6.779         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_rst_n
 CLMA_70_196/RSCO                  td                    0.092       6.871 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[250]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       6.871         ntR299           
 CLMA_70_200/RSCI                                                          f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[249]/opit_0_inv/RS

 Data arrival time                                                   6.871         Logic Levels: 1  
                                                                                   Logic: 0.274ns(56.612%), Route: 0.210ns(43.388%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N22             
 USCM_84_114/CLK_USCM              td                    0.000       2.442 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_16/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         ddr_ip_clk       
 USCM_84_118/CLK_USCM              td                    0.000       5.811 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4492)     0.925       6.736         ntclkbufg_0      
 CLMA_70_200/CLK                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[249]/opit_0_inv/CLK
 clock pessimism                                        -0.334       6.402                          
 clock uncertainty                                       0.200       6.602                          

 Removal time                                            0.000       6.602                          

 Data required time                                                  6.602                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.602                          
 Data arrival time                                                   6.871                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.269                          
====================================================================================================

====================================================================================================

Startpoint  : r_vs_out/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_pcie_dam_ctrl/u_hdmi_pcie_fifo/U_ipml_fifo_hdmi_pcie_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : pix_clk_out
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.886
  Launch Clock Delay      :  3.093
  Clock Pessimism Removal :  0.177

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_out (rising edge)                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N22             
 PLL_158_75/CLK_OUT0               td                    0.083       1.554 r       user_pll_video_out/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.168         nt_pix_clk_out   
 USCM_84_109/CLK_USCM              td                    0.000       2.168 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=955)      0.925       3.093         ntclkbufg_1      
 CLMA_102_224/CLK                                                          r       r_vs_out/opit_0_inv_L5Q_perm/CLK

 CLMA_102_224/Q1                   tco                   0.223       3.316 f       r_vs_out/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        1.336       4.652         nt_r_vs_out      
 CLMS_190_281/Y1                   td                    0.360       5.012 f       u_pcie_dam_ctrl/N484/gateop_perm/Z
                                   net (fanout=97)       2.600       7.612         u_pcie_dam_ctrl/N484
 DRM_306_24/RSTA[0]                                                        f       u_pcie_dam_ctrl/u_hdmi_pcie_fifo/U_ipml_fifo_hdmi_pcie_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                   7.612         Logic Levels: 1  
                                                                                   Logic: 0.583ns(12.901%), Route: 3.936ns(87.099%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_out (rising edge)                         6.666       6.666 r                        
 P20                                                     0.000       6.666 r       ref_clk (port)   
                                   net (fanout=1)        0.074       6.740         ref_clk          
 IOBS_LR_328_209/DIN               td                    0.735       7.475 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       7.475         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       7.513 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       7.976         _N22             
 PLL_158_75/CLK_OUT0               td                    0.078       8.054 r       user_pll_video_out/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603       8.657         nt_pix_clk_out   
 USCM_84_109/CLK_USCM              td                    0.000       8.657 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=955)      0.895       9.552         ntclkbufg_1      
 DRM_306_24/CLKA[0]                                                        r       u_pcie_dam_ctrl/u_hdmi_pcie_fifo/U_ipml_fifo_hdmi_pcie_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                         0.177       9.729                          
 clock uncertainty                                      -0.150       9.579                          

 Recovery time                                          -0.088       9.491                          

 Data required time                                                  9.491                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.491                          
 Data arrival time                                                   7.612                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.879                          
====================================================================================================

====================================================================================================

Startpoint  : r_vs_out/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_pcie_dam_ctrl/u_hdmi_pcie_fifo/U_ipml_fifo_hdmi_pcie_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : pix_clk_out
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.886
  Launch Clock Delay      :  3.093
  Clock Pessimism Removal :  0.177

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_out (rising edge)                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N22             
 PLL_158_75/CLK_OUT0               td                    0.083       1.554 r       user_pll_video_out/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.168         nt_pix_clk_out   
 USCM_84_109/CLK_USCM              td                    0.000       2.168 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=955)      0.925       3.093         ntclkbufg_1      
 CLMA_102_224/CLK                                                          r       r_vs_out/opit_0_inv_L5Q_perm/CLK

 CLMA_102_224/Q1                   tco                   0.223       3.316 f       r_vs_out/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        1.336       4.652         nt_r_vs_out      
 CLMS_190_281/Y1                   td                    0.360       5.012 f       u_pcie_dam_ctrl/N484/gateop_perm/Z
                                   net (fanout=97)       2.502       7.514         u_pcie_dam_ctrl/N484
 DRM_278_4/RSTA[0]                                                         f       u_pcie_dam_ctrl/u_hdmi_pcie_fifo/U_ipml_fifo_hdmi_pcie_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                   7.514         Logic Levels: 1  
                                                                                   Logic: 0.583ns(13.187%), Route: 3.838ns(86.813%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_out (rising edge)                         6.666       6.666 r                        
 P20                                                     0.000       6.666 r       ref_clk (port)   
                                   net (fanout=1)        0.074       6.740         ref_clk          
 IOBS_LR_328_209/DIN               td                    0.735       7.475 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       7.475         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       7.513 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       7.976         _N22             
 PLL_158_75/CLK_OUT0               td                    0.078       8.054 r       user_pll_video_out/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603       8.657         nt_pix_clk_out   
 USCM_84_109/CLK_USCM              td                    0.000       8.657 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=955)      0.895       9.552         ntclkbufg_1      
 DRM_278_4/CLKA[0]                                                         r       u_pcie_dam_ctrl/u_hdmi_pcie_fifo/U_ipml_fifo_hdmi_pcie_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                         0.177       9.729                          
 clock uncertainty                                      -0.150       9.579                          

 Recovery time                                          -0.088       9.491                          

 Data required time                                                  9.491                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.491                          
 Data arrival time                                                   7.514                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.977                          
====================================================================================================

====================================================================================================

Startpoint  : r_vs_out/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_pcie_dam_ctrl/u_hdmi_pcie_fifo/U_ipml_fifo_hdmi_pcie_fifo/U_ipml_sdpram/ADDR_LOOP[1].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : pix_clk_out
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.886
  Launch Clock Delay      :  3.093
  Clock Pessimism Removal :  0.177

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_out (rising edge)                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N22             
 PLL_158_75/CLK_OUT0               td                    0.083       1.554 r       user_pll_video_out/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.168         nt_pix_clk_out   
 USCM_84_109/CLK_USCM              td                    0.000       2.168 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=955)      0.925       3.093         ntclkbufg_1      
 CLMA_102_224/CLK                                                          r       r_vs_out/opit_0_inv_L5Q_perm/CLK

 CLMA_102_224/Q1                   tco                   0.223       3.316 f       r_vs_out/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        1.336       4.652         nt_r_vs_out      
 CLMS_190_281/Y1                   td                    0.360       5.012 f       u_pcie_dam_ctrl/N484/gateop_perm/Z
                                   net (fanout=97)       2.112       7.124         u_pcie_dam_ctrl/N484
 DRM_278_88/RSTA[0]                                                        f       u_pcie_dam_ctrl/u_hdmi_pcie_fifo/U_ipml_fifo_hdmi_pcie_fifo/U_ipml_sdpram/ADDR_LOOP[1].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                   7.124         Logic Levels: 1  
                                                                                   Logic: 0.583ns(14.463%), Route: 3.448ns(85.537%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_out (rising edge)                         6.666       6.666 r                        
 P20                                                     0.000       6.666 r       ref_clk (port)   
                                   net (fanout=1)        0.074       6.740         ref_clk          
 IOBS_LR_328_209/DIN               td                    0.735       7.475 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       7.475         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       7.513 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       7.976         _N22             
 PLL_158_75/CLK_OUT0               td                    0.078       8.054 r       user_pll_video_out/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603       8.657         nt_pix_clk_out   
 USCM_84_109/CLK_USCM              td                    0.000       8.657 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=955)      0.895       9.552         ntclkbufg_1      
 DRM_278_88/CLKA[0]                                                        r       u_pcie_dam_ctrl/u_hdmi_pcie_fifo/U_ipml_fifo_hdmi_pcie_fifo/U_ipml_sdpram/ADDR_LOOP[1].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                         0.177       9.729                          
 clock uncertainty                                      -0.150       9.579                          

 Recovery time                                          -0.088       9.491                          

 Data required time                                                  9.491                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.491                          
 Data arrival time                                                   7.124                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.367                          
====================================================================================================

====================================================================================================

Startpoint  : user_axi_m_arbitration/user_rw_fifo_ctrl0/r_rd_rst/opit_0_inv_L5Q_perm/CLK
Endpoint    : user_axi_m_arbitration/user_rw_fifo_ctrl0/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[1]/opit_0_inv_A2Q21/RS
Path Group  : pix_clk_out
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.093
  Launch Clock Delay      :  2.886
  Clock Pessimism Removal :  -0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_out (rising edge)                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       1.310         _N22             
 PLL_158_75/CLK_OUT0               td                    0.078       1.388 r       user_pll_video_out/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603       1.991         nt_pix_clk_out   
 USCM_84_109/CLK_USCM              td                    0.000       1.991 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=955)      0.895       2.886         ntclkbufg_1      
 CLMA_110_192/CLK                                                          r       user_axi_m_arbitration/user_rw_fifo_ctrl0/r_rd_rst/opit_0_inv_L5Q_perm/CLK

 CLMA_110_192/Q0                   tco                   0.182       3.068 r       user_axi_m_arbitration/user_rw_fifo_ctrl0/r_rd_rst/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.312       3.380         user_axi_m_arbitration/user_rw_fifo_ctrl0/r_rd_rst
 CLMA_102_184/Y2                   td                    0.130       3.510 r       user_axi_m_arbitration/user_rw_fifo_ctrl0/N21/gateop_perm/Z
                                   net (fanout=146)      0.325       3.835         user_axi_m_arbitration/user_rw_fifo_ctrl0/N21
 CLMA_94_204/RSCO                  td                    0.085       3.920 r       user_axi_m_arbitration/user_rw_fifo_ctrl1/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_fifo_ctrl/rwptr2[1]/opit_0/RSOUT
                                   net (fanout=2)        0.000       3.920         ntR232           
 CLMA_94_208/RSCI                                                          r       user_axi_m_arbitration/user_rw_fifo_ctrl0/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[1]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   3.920         Logic Levels: 2  
                                                                                   Logic: 0.397ns(38.395%), Route: 0.637ns(61.605%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_out (rising edge)                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N22             
 PLL_158_75/CLK_OUT0               td                    0.083       1.554 r       user_pll_video_out/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.168         nt_pix_clk_out   
 USCM_84_109/CLK_USCM              td                    0.000       2.168 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=955)      0.925       3.093         ntclkbufg_1      
 CLMA_94_208/CLK                                                           r       user_axi_m_arbitration/user_rw_fifo_ctrl0/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[1]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.188       2.905                          
 clock uncertainty                                       0.000       2.905                          

 Removal time                                            0.000       2.905                          

 Data required time                                                  2.905                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.905                          
 Data arrival time                                                   3.920                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.015                          
====================================================================================================

====================================================================================================

Startpoint  : user_axi_m_arbitration/user_rw_fifo_ctrl0/r_rd_rst/opit_0_inv_L5Q_perm/CLK
Endpoint    : user_axi_m_arbitration/user_rw_fifo_ctrl0/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[3]/opit_0_inv_A2Q21/RS
Path Group  : pix_clk_out
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.093
  Launch Clock Delay      :  2.886
  Clock Pessimism Removal :  -0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_out (rising edge)                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       1.310         _N22             
 PLL_158_75/CLK_OUT0               td                    0.078       1.388 r       user_pll_video_out/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603       1.991         nt_pix_clk_out   
 USCM_84_109/CLK_USCM              td                    0.000       1.991 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=955)      0.895       2.886         ntclkbufg_1      
 CLMA_110_192/CLK                                                          r       user_axi_m_arbitration/user_rw_fifo_ctrl0/r_rd_rst/opit_0_inv_L5Q_perm/CLK

 CLMA_110_192/Q0                   tco                   0.182       3.068 r       user_axi_m_arbitration/user_rw_fifo_ctrl0/r_rd_rst/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.312       3.380         user_axi_m_arbitration/user_rw_fifo_ctrl0/r_rd_rst
 CLMA_102_184/Y2                   td                    0.130       3.510 r       user_axi_m_arbitration/user_rw_fifo_ctrl0/N21/gateop_perm/Z
                                   net (fanout=146)      0.325       3.835         user_axi_m_arbitration/user_rw_fifo_ctrl0/N21
 CLMA_94_204/RSCO                  td                    0.085       3.920 r       user_axi_m_arbitration/user_rw_fifo_ctrl1/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_fifo_ctrl/rwptr2[1]/opit_0/RSOUT
                                   net (fanout=2)        0.000       3.920         ntR232           
 CLMA_94_208/RSCI                                                          r       user_axi_m_arbitration/user_rw_fifo_ctrl0/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[3]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   3.920         Logic Levels: 2  
                                                                                   Logic: 0.397ns(38.395%), Route: 0.637ns(61.605%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_out (rising edge)                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N22             
 PLL_158_75/CLK_OUT0               td                    0.083       1.554 r       user_pll_video_out/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.168         nt_pix_clk_out   
 USCM_84_109/CLK_USCM              td                    0.000       2.168 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=955)      0.925       3.093         ntclkbufg_1      
 CLMA_94_208/CLK                                                           r       user_axi_m_arbitration/user_rw_fifo_ctrl0/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[3]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.188       2.905                          
 clock uncertainty                                       0.000       2.905                          

 Removal time                                            0.000       2.905                          

 Data required time                                                  2.905                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.905                          
 Data arrival time                                                   3.920                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.015                          
====================================================================================================

====================================================================================================

Startpoint  : user_axi_m_arbitration/user_rw_fifo_ctrl0/r_rd_rst/opit_0_inv_L5Q_perm/CLK
Endpoint    : user_axi_m_arbitration/user_rw_fifo_ctrl2/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM9K/iGopDrm/RSTB
Path Group  : pix_clk_out
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.093
  Launch Clock Delay      :  2.886
  Clock Pessimism Removal :  -0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_out (rising edge)                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       1.310         _N22             
 PLL_158_75/CLK_OUT0               td                    0.078       1.388 r       user_pll_video_out/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603       1.991         nt_pix_clk_out   
 USCM_84_109/CLK_USCM              td                    0.000       1.991 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=955)      0.895       2.886         ntclkbufg_1      
 CLMA_110_192/CLK                                                          r       user_axi_m_arbitration/user_rw_fifo_ctrl0/r_rd_rst/opit_0_inv_L5Q_perm/CLK

 CLMA_110_192/Q0                   tco                   0.182       3.068 r       user_axi_m_arbitration/user_rw_fifo_ctrl0/r_rd_rst/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.312       3.380         user_axi_m_arbitration/user_rw_fifo_ctrl0/r_rd_rst
 CLMA_102_184/Y2                   td                    0.125       3.505 f       user_axi_m_arbitration/user_rw_fifo_ctrl0/N21/gateop_perm/Z
                                   net (fanout=146)      0.399       3.904         user_axi_m_arbitration/user_rw_fifo_ctrl0/N21
 DRM_82_192/RSTB[0]                                                        f       user_axi_m_arbitration/user_rw_fifo_ctrl2/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM9K/iGopDrm/RSTB

 Data arrival time                                                   3.904         Logic Levels: 1  
                                                                                   Logic: 0.307ns(30.157%), Route: 0.711ns(69.843%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_out (rising edge)                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N22             
 PLL_158_75/CLK_OUT0               td                    0.083       1.554 r       user_pll_video_out/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.168         nt_pix_clk_out   
 USCM_84_109/CLK_USCM              td                    0.000       2.168 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=955)      0.925       3.093         ntclkbufg_1      
 DRM_82_192/CLKB[0]                                                        r       user_axi_m_arbitration/user_rw_fifo_ctrl2/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM9K/iGopDrm/CLKB
 clock pessimism                                        -0.188       2.905                          
 clock uncertainty                                       0.000       2.905                          

 Removal time                                           -0.018       2.887                          

 Data required time                                                  2.887                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.887                          
 Data arrival time                                                   3.904                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.017                          
====================================================================================================

====================================================================================================

Startpoint  : user_axi_m_arbitration/user_rw_fifo_ctrl2/r_wr_rst/opit_0_inv_L5Q_perm/CLK
Endpoint    : user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/opit_0/RS
Path Group  : cmos1_pclk_16bit
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.459
  Launch Clock Delay      :  3.700
  Clock Pessimism Removal :  0.241

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.569       1.564         _N24             
 IOCKGATE_86_20/OUT                td                    0.268       1.832 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.832         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.832 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.943       2.775         cmos1_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000       2.775 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=110)      0.925       3.700         ntclkbufg_6      
 CLMA_110_153/CLK                                                          r       user_axi_m_arbitration/user_rw_fifo_ctrl2/r_wr_rst/opit_0_inv_L5Q_perm/CLK

 CLMA_110_153/Q0                   tco                   0.221       3.921 f       user_axi_m_arbitration/user_rw_fifo_ctrl2/r_wr_rst/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.328       4.249         user_axi_m_arbitration/user_rw_fifo_ctrl2/r_wr_rst
 CLMS_94_161/Y0                    td                    0.226       4.475 f       user_axi_m_arbitration/user_rw_fifo_ctrl2/N17/gateop_perm/Z
                                   net (fanout=42)       1.385       5.860         user_axi_m_arbitration/user_rw_fifo_ctrl2/N17
 CLMS_46_77/RS                                                             f       user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/opit_0/RS

 Data arrival time                                                   5.860         Logic Levels: 1  
                                                                                   Logic: 0.447ns(20.694%), Route: 1.713ns(79.306%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735      24.611 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.611         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038      24.649 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559      25.208         _N24             
 IOCKGATE_86_20/OUT                td                    0.200      25.408 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      25.408         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      25.408 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.926      26.334         cmos1_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000      26.334 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=110)      0.925      27.259         ntclkbufg_6      
 CLMS_46_77/CLK                                                            r       user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/opit_0/CLK
 clock pessimism                                         0.241      27.500                          
 clock uncertainty                                      -0.050      27.450                          

 Recovery time                                          -0.476      26.974                          

 Data required time                                                 26.974                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.974                          
 Data arrival time                                                   5.860                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.114                          
====================================================================================================

====================================================================================================

Startpoint  : user_axi_m_arbitration/user_rw_fifo_ctrl2/r_wr_rst/opit_0_inv_L5Q_perm/CLK
Endpoint    : user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/opit_0/RS
Path Group  : cmos1_pclk_16bit
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.459
  Launch Clock Delay      :  3.700
  Clock Pessimism Removal :  0.241

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.569       1.564         _N24             
 IOCKGATE_86_20/OUT                td                    0.268       1.832 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.832         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.832 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.943       2.775         cmos1_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000       2.775 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=110)      0.925       3.700         ntclkbufg_6      
 CLMA_110_153/CLK                                                          r       user_axi_m_arbitration/user_rw_fifo_ctrl2/r_wr_rst/opit_0_inv_L5Q_perm/CLK

 CLMA_110_153/Q0                   tco                   0.221       3.921 f       user_axi_m_arbitration/user_rw_fifo_ctrl2/r_wr_rst/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.328       4.249         user_axi_m_arbitration/user_rw_fifo_ctrl2/r_wr_rst
 CLMS_94_161/Y0                    td                    0.226       4.475 f       user_axi_m_arbitration/user_rw_fifo_ctrl2/N17/gateop_perm/Z
                                   net (fanout=42)       1.385       5.860         user_axi_m_arbitration/user_rw_fifo_ctrl2/N17
 CLMS_46_77/RS                                                             f       user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/opit_0/RS

 Data arrival time                                                   5.860         Logic Levels: 1  
                                                                                   Logic: 0.447ns(20.694%), Route: 1.713ns(79.306%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735      24.611 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.611         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038      24.649 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559      25.208         _N24             
 IOCKGATE_86_20/OUT                td                    0.200      25.408 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      25.408         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      25.408 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.926      26.334         cmos1_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000      26.334 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=110)      0.925      27.259         ntclkbufg_6      
 CLMS_46_77/CLK                                                            r       user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/opit_0/CLK
 clock pessimism                                         0.241      27.500                          
 clock uncertainty                                      -0.050      27.450                          

 Recovery time                                          -0.476      26.974                          

 Data required time                                                 26.974                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.974                          
 Data arrival time                                                   5.860                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.114                          
====================================================================================================

====================================================================================================

Startpoint  : user_axi_m_arbitration/user_rw_fifo_ctrl2/r_wr_rst/opit_0_inv_L5Q_perm/CLK
Endpoint    : user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/opit_0/RS
Path Group  : cmos1_pclk_16bit
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.459
  Launch Clock Delay      :  3.700
  Clock Pessimism Removal :  0.241

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.569       1.564         _N24             
 IOCKGATE_86_20/OUT                td                    0.268       1.832 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.832         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.832 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.943       2.775         cmos1_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000       2.775 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=110)      0.925       3.700         ntclkbufg_6      
 CLMA_110_153/CLK                                                          r       user_axi_m_arbitration/user_rw_fifo_ctrl2/r_wr_rst/opit_0_inv_L5Q_perm/CLK

 CLMA_110_153/Q0                   tco                   0.221       3.921 f       user_axi_m_arbitration/user_rw_fifo_ctrl2/r_wr_rst/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.328       4.249         user_axi_m_arbitration/user_rw_fifo_ctrl2/r_wr_rst
 CLMS_94_161/Y0                    td                    0.226       4.475 f       user_axi_m_arbitration/user_rw_fifo_ctrl2/N17/gateop_perm/Z
                                   net (fanout=42)       1.385       5.860         user_axi_m_arbitration/user_rw_fifo_ctrl2/N17
 CLMS_46_77/RS                                                             f       user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/opit_0/RS

 Data arrival time                                                   5.860         Logic Levels: 1  
                                                                                   Logic: 0.447ns(20.694%), Route: 1.713ns(79.306%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735      24.611 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.611         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038      24.649 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559      25.208         _N24             
 IOCKGATE_86_20/OUT                td                    0.200      25.408 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      25.408         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      25.408 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.926      26.334         cmos1_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000      26.334 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=110)      0.925      27.259         ntclkbufg_6      
 CLMS_46_77/CLK                                                            r       user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/opit_0/CLK
 clock pessimism                                         0.241      27.500                          
 clock uncertainty                                      -0.050      27.450                          

 Recovery time                                          -0.476      26.974                          

 Data required time                                                 26.974                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.974                          
 Data arrival time                                                   5.860                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.114                          
====================================================================================================

====================================================================================================

Startpoint  : user_axi_m_arbitration/user_rw_fifo_ctrl2/r_wr_rst/opit_0_inv_L5Q_perm/CLK
Endpoint    : user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM9K/iGopDrm/RSTA
Path Group  : cmos1_pclk_16bit
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.700
  Launch Clock Delay      :  3.429
  Clock Pessimism Removal :  -0.252

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735       0.811 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.811         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038       0.849 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559       1.408         _N24             
 IOCKGATE_86_20/OUT                td                    0.200       1.608 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.608         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.608 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.926       2.534         cmos1_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000       2.534 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=110)      0.895       3.429         ntclkbufg_6      
 CLMA_110_153/CLK                                                          r       user_axi_m_arbitration/user_rw_fifo_ctrl2/r_wr_rst/opit_0_inv_L5Q_perm/CLK

 CLMA_110_153/Q0                   tco                   0.182       3.611 r       user_axi_m_arbitration/user_rw_fifo_ctrl2/r_wr_rst/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.276       3.887         user_axi_m_arbitration/user_rw_fifo_ctrl2/r_wr_rst
 CLMS_94_161/Y0                    td                    0.167       4.054 r       user_axi_m_arbitration/user_rw_fifo_ctrl2/N17/gateop_perm/Z
                                   net (fanout=42)       0.622       4.676         user_axi_m_arbitration/user_rw_fifo_ctrl2/N17
 DRM_54_128/RSTA[0]                                                        r       user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM9K/iGopDrm/RSTA

 Data arrival time                                                   4.676         Logic Levels: 1  
                                                                                   Logic: 0.349ns(27.987%), Route: 0.898ns(72.013%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.569       1.564         _N24             
 IOCKGATE_86_20/OUT                td                    0.268       1.832 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.832         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.832 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.943       2.775         cmos1_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000       2.775 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=110)      0.925       3.700         ntclkbufg_6      
 DRM_54_128/CLKA[0]                                                        r       user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM9K/iGopDrm/CLKA
 clock pessimism                                        -0.252       3.448                          
 clock uncertainty                                       0.000       3.448                          

 Removal time                                           -0.060       3.388                          

 Data required time                                                  3.388                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.388                          
 Data arrival time                                                   4.676                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.288                          
====================================================================================================

====================================================================================================

Startpoint  : user_axi_m_arbitration/user_rw_fifo_ctrl2/r_wr_rst/opit_0_inv_L5Q_perm/CLK
Endpoint    : user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM9K/iGopDrm/RSTA
Path Group  : cmos1_pclk_16bit
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.700
  Launch Clock Delay      :  3.429
  Clock Pessimism Removal :  -0.252

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735       0.811 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.811         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038       0.849 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559       1.408         _N24             
 IOCKGATE_86_20/OUT                td                    0.200       1.608 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.608         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.608 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.926       2.534         cmos1_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000       2.534 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=110)      0.895       3.429         ntclkbufg_6      
 CLMA_110_153/CLK                                                          r       user_axi_m_arbitration/user_rw_fifo_ctrl2/r_wr_rst/opit_0_inv_L5Q_perm/CLK

 CLMA_110_153/Q0                   tco                   0.182       3.611 r       user_axi_m_arbitration/user_rw_fifo_ctrl2/r_wr_rst/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.276       3.887         user_axi_m_arbitration/user_rw_fifo_ctrl2/r_wr_rst
 CLMS_94_161/Y0                    td                    0.167       4.054 r       user_axi_m_arbitration/user_rw_fifo_ctrl2/N17/gateop_perm/Z
                                   net (fanout=42)       0.641       4.695         user_axi_m_arbitration/user_rw_fifo_ctrl2/N17
 DRM_26_148/RSTA[1]                                                        r       user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM9K/iGopDrm/RSTA

 Data arrival time                                                   4.695         Logic Levels: 1  
                                                                                   Logic: 0.349ns(27.567%), Route: 0.917ns(72.433%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.569       1.564         _N24             
 IOCKGATE_86_20/OUT                td                    0.268       1.832 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.832         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.832 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.943       2.775         cmos1_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000       2.775 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=110)      0.925       3.700         ntclkbufg_6      
 DRM_26_148/CLKA[1]                                                        r       user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM9K/iGopDrm/CLKA
 clock pessimism                                        -0.252       3.448                          
 clock uncertainty                                       0.000       3.448                          

 Removal time                                           -0.056       3.392                          

 Data required time                                                  3.392                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.392                          
 Data arrival time                                                   4.695                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.303                          
====================================================================================================

====================================================================================================

Startpoint  : user_axi_m_arbitration/user_rw_fifo_ctrl2/r_wr_rst/opit_0_inv_L5Q_perm/CLK
Endpoint    : user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/RSTA
Path Group  : cmos1_pclk_16bit
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.700
  Launch Clock Delay      :  3.429
  Clock Pessimism Removal :  -0.252

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735       0.811 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.811         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038       0.849 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559       1.408         _N24             
 IOCKGATE_86_20/OUT                td                    0.200       1.608 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.608         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.608 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.926       2.534         cmos1_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000       2.534 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=110)      0.895       3.429         ntclkbufg_6      
 CLMA_110_153/CLK                                                          r       user_axi_m_arbitration/user_rw_fifo_ctrl2/r_wr_rst/opit_0_inv_L5Q_perm/CLK

 CLMA_110_153/Q0                   tco                   0.182       3.611 r       user_axi_m_arbitration/user_rw_fifo_ctrl2/r_wr_rst/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.276       3.887         user_axi_m_arbitration/user_rw_fifo_ctrl2/r_wr_rst
 CLMS_94_161/Y0                    td                    0.167       4.054 r       user_axi_m_arbitration/user_rw_fifo_ctrl2/N17/gateop_perm/Z
                                   net (fanout=42)       0.829       4.883         user_axi_m_arbitration/user_rw_fifo_ctrl2/N17
 DRM_26_148/RSTA[0]                                                        r       user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/RSTA

 Data arrival time                                                   4.883         Logic Levels: 1  
                                                                                   Logic: 0.349ns(24.003%), Route: 1.105ns(75.997%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.569       1.564         _N24             
 IOCKGATE_86_20/OUT                td                    0.268       1.832 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.832         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.832 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.943       2.775         cmos1_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000       2.775 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=110)      0.925       3.700         ntclkbufg_6      
 DRM_26_148/CLKA[0]                                                        r       user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKA
 clock pessimism                                        -0.252       3.448                          
 clock uncertainty                                       0.000       3.448                          

 Removal time                                           -0.060       3.388                          

 Data required time                                                  3.388                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.388                          
 Data arrival time                                                   4.883                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.495                          
====================================================================================================

====================================================================================================

Startpoint  : user_axi_m_arbitration/user_rw_fifo_ctrl3/r_wr_rst/opit_0_inv_L5Q_perm/CLK
Endpoint    : user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM9K/iGopDrm/RSTA
Path Group  : cmos2_pclk_16bit
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.626
  Launch Clock Delay      :  7.292
  Clock Pessimism Removal :  0.647

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.765       4.793         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.268       5.061 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.061         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       5.061 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       6.367         cmos2_pclk_16bit 
 USCM_84_120/CLK_USCM              td                    0.000       6.367 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=110)      0.925       7.292         ntclkbufg_7      
 CLMA_102_140/CLK                                                          r       user_axi_m_arbitration/user_rw_fifo_ctrl3/r_wr_rst/opit_0_inv_L5Q_perm/CLK

 CLMA_102_140/Q0                   tco                   0.221       7.513 f       user_axi_m_arbitration/user_rw_fifo_ctrl3/r_wr_rst/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.270       7.783         user_axi_m_arbitration/user_rw_fifo_ctrl3/r_wr_rst
 CLMS_98_145/Y2                    td                    0.379       8.162 f       user_axi_m_arbitration/user_rw_fifo_ctrl3/N17/gateop_perm/Z
                                   net (fanout=50)       1.405       9.567         user_axi_m_arbitration/user_rw_fifo_ctrl3/N17
 DRM_26_232/RSTA[1]                                                        f       user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM9K/iGopDrm/RSTA

 Data arrival time                                                   9.567         Logic Levels: 1  
                                                                                   Logic: 0.600ns(26.374%), Route: 1.675ns(73.626%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735      24.606 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.606         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066      24.672 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.376      28.048         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.200      28.248 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      28.248         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      28.248 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      29.531         cmos2_pclk_16bit 
 USCM_84_120/CLK_USCM              td                    0.000      29.531 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=110)      0.895      30.426         ntclkbufg_7      
 DRM_26_232/CLKA[1]                                                        r       user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM9K/iGopDrm/CLKA
 clock pessimism                                         0.647      31.073                          
 clock uncertainty                                      -0.050      31.023                          

 Recovery time                                          -0.088      30.935                          

 Data required time                                                 30.935                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 30.935                          
 Data arrival time                                                   9.567                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.368                          
====================================================================================================

====================================================================================================

Startpoint  : user_axi_m_arbitration/user_rw_fifo_ctrl3/r_wr_rst/opit_0_inv_L5Q_perm/CLK
Endpoint    : user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[4]/opit_0_L5Q_perm/RS
Path Group  : cmos2_pclk_16bit
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.626
  Launch Clock Delay      :  7.292
  Clock Pessimism Removal :  0.636

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.765       4.793         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.268       5.061 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.061         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       5.061 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       6.367         cmos2_pclk_16bit 
 USCM_84_120/CLK_USCM              td                    0.000       6.367 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=110)      0.925       7.292         ntclkbufg_7      
 CLMA_102_140/CLK                                                          r       user_axi_m_arbitration/user_rw_fifo_ctrl3/r_wr_rst/opit_0_inv_L5Q_perm/CLK

 CLMA_102_140/Q0                   tco                   0.221       7.513 f       user_axi_m_arbitration/user_rw_fifo_ctrl3/r_wr_rst/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.270       7.783         user_axi_m_arbitration/user_rw_fifo_ctrl3/r_wr_rst
 CLMS_98_145/Y2                    td                    0.379       8.162 f       user_axi_m_arbitration/user_rw_fifo_ctrl3/N17/gateop_perm/Z
                                   net (fanout=50)       0.895       9.057         user_axi_m_arbitration/user_rw_fifo_ctrl3/N17
 CLMS_102_97/RS                                                            f       user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[4]/opit_0_L5Q_perm/RS

 Data arrival time                                                   9.057         Logic Levels: 1  
                                                                                   Logic: 0.600ns(33.994%), Route: 1.165ns(66.006%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735      24.606 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.606         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066      24.672 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.376      28.048         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.200      28.248 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      28.248         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      28.248 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      29.531         cmos2_pclk_16bit 
 USCM_84_120/CLK_USCM              td                    0.000      29.531 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=110)      0.895      30.426         ntclkbufg_7      
 CLMS_102_97/CLK                                                           r       user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[4]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.636      31.062                          
 clock uncertainty                                      -0.050      31.012                          

 Recovery time                                          -0.476      30.536                          

 Data required time                                                 30.536                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 30.536                          
 Data arrival time                                                   9.057                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.479                          
====================================================================================================

====================================================================================================

Startpoint  : user_axi_m_arbitration/user_rw_fifo_ctrl3/r_wr_rst/opit_0_inv_L5Q_perm/CLK
Endpoint    : user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM9K/iGopDrm/RSTA
Path Group  : cmos2_pclk_16bit
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.626
  Launch Clock Delay      :  7.292
  Clock Pessimism Removal :  0.647

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.765       4.793         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.268       5.061 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.061         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       5.061 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       6.367         cmos2_pclk_16bit 
 USCM_84_120/CLK_USCM              td                    0.000       6.367 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=110)      0.925       7.292         ntclkbufg_7      
 CLMA_102_140/CLK                                                          r       user_axi_m_arbitration/user_rw_fifo_ctrl3/r_wr_rst/opit_0_inv_L5Q_perm/CLK

 CLMA_102_140/Q0                   tco                   0.221       7.513 f       user_axi_m_arbitration/user_rw_fifo_ctrl3/r_wr_rst/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.270       7.783         user_axi_m_arbitration/user_rw_fifo_ctrl3/r_wr_rst
 CLMS_98_145/Y2                    td                    0.379       8.162 f       user_axi_m_arbitration/user_rw_fifo_ctrl3/N17/gateop_perm/Z
                                   net (fanout=50)       1.293       9.455         user_axi_m_arbitration/user_rw_fifo_ctrl3/N17
 DRM_26_232/RSTA[0]                                                        f       user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM9K/iGopDrm/RSTA

 Data arrival time                                                   9.455         Logic Levels: 1  
                                                                                   Logic: 0.600ns(27.739%), Route: 1.563ns(72.261%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735      24.606 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.606         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066      24.672 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.376      28.048         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.200      28.248 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      28.248         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      28.248 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      29.531         cmos2_pclk_16bit 
 USCM_84_120/CLK_USCM              td                    0.000      29.531 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=110)      0.895      30.426         ntclkbufg_7      
 DRM_26_232/CLKA[0]                                                        r       user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM9K/iGopDrm/CLKA
 clock pessimism                                         0.647      31.073                          
 clock uncertainty                                      -0.050      31.023                          

 Recovery time                                          -0.088      30.935                          

 Data required time                                                 30.935                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 30.935                          
 Data arrival time                                                   9.455                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.480                          
====================================================================================================

====================================================================================================

Startpoint  : user_axi_m_arbitration/user_rw_fifo_ctrl3/r_wr_rst/opit_0_inv_L5Q_perm/CLK
Endpoint    : user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM9K/iGopDrm/RSTA
Path Group  : cmos2_pclk_16bit
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.292
  Launch Clock Delay      :  6.626
  Clock Pessimism Removal :  -0.647

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735       0.806 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.806         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066       0.872 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.376       4.248         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.200       4.448 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.448         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       4.448 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.731         cmos2_pclk_16bit 
 USCM_84_120/CLK_USCM              td                    0.000       5.731 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=110)      0.895       6.626         ntclkbufg_7      
 CLMA_102_140/CLK                                                          r       user_axi_m_arbitration/user_rw_fifo_ctrl3/r_wr_rst/opit_0_inv_L5Q_perm/CLK

 CLMA_102_140/Q0                   tco                   0.182       6.808 r       user_axi_m_arbitration/user_rw_fifo_ctrl3/r_wr_rst/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.217       7.025         user_axi_m_arbitration/user_rw_fifo_ctrl3/r_wr_rst
 CLMS_98_145/Y2                    td                    0.274       7.299 r       user_axi_m_arbitration/user_rw_fifo_ctrl3/N17/gateop_perm/Z
                                   net (fanout=50)       0.408       7.707         user_axi_m_arbitration/user_rw_fifo_ctrl3/N17
 DRM_82_128/RSTA[0]                                                        r       user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM9K/iGopDrm/RSTA

 Data arrival time                                                   7.707         Logic Levels: 1  
                                                                                   Logic: 0.456ns(42.183%), Route: 0.625ns(57.817%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.765       4.793         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.268       5.061 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.061         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       5.061 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       6.367         cmos2_pclk_16bit 
 USCM_84_120/CLK_USCM              td                    0.000       6.367 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=110)      0.925       7.292         ntclkbufg_7      
 DRM_82_128/CLKA[0]                                                        r       user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM9K/iGopDrm/CLKA
 clock pessimism                                        -0.647       6.645                          
 clock uncertainty                                       0.000       6.645                          

 Removal time                                           -0.060       6.585                          

 Data required time                                                  6.585                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.585                          
 Data arrival time                                                   7.707                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.122                          
====================================================================================================

====================================================================================================

Startpoint  : user_axi_m_arbitration/user_rw_fifo_ctrl3/r_wr_rst/opit_0_inv_L5Q_perm/CLK
Endpoint    : user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/RS
Path Group  : cmos2_pclk_16bit
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.292
  Launch Clock Delay      :  6.626
  Clock Pessimism Removal :  -0.636

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735       0.806 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.806         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066       0.872 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.376       4.248         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.200       4.448 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.448         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       4.448 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.731         cmos2_pclk_16bit 
 USCM_84_120/CLK_USCM              td                    0.000       5.731 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=110)      0.895       6.626         ntclkbufg_7      
 CLMA_102_140/CLK                                                          r       user_axi_m_arbitration/user_rw_fifo_ctrl3/r_wr_rst/opit_0_inv_L5Q_perm/CLK

 CLMA_102_140/Q0                   tco                   0.182       6.808 r       user_axi_m_arbitration/user_rw_fifo_ctrl3/r_wr_rst/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.217       7.025         user_axi_m_arbitration/user_rw_fifo_ctrl3/r_wr_rst
 CLMS_98_145/Y2                    td                    0.274       7.299 r       user_axi_m_arbitration/user_rw_fifo_ctrl3/N17/gateop_perm/Z
                                   net (fanout=50)       0.468       7.767         user_axi_m_arbitration/user_rw_fifo_ctrl3/N17
 CLMS_102_105/RSCO                 td                    0.085       7.852 r       user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/rwptr2[11]/opit_0/RSOUT
                                   net (fanout=4)        0.000       7.852         ntR1683          
 CLMS_102_109/RSCI                                                         r       user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/RS

 Data arrival time                                                   7.852         Logic Levels: 2  
                                                                                   Logic: 0.541ns(44.127%), Route: 0.685ns(55.873%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.765       4.793         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.268       5.061 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.061         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       5.061 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       6.367         cmos2_pclk_16bit 
 USCM_84_120/CLK_USCM              td                    0.000       6.367 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=110)      0.925       7.292         ntclkbufg_7      
 CLMS_102_109/CLK                                                          r       user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.636       6.656                          
 clock uncertainty                                       0.000       6.656                          

 Removal time                                            0.000       6.656                          

 Data required time                                                  6.656                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.656                          
 Data arrival time                                                   7.852                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.196                          
====================================================================================================

====================================================================================================

Startpoint  : user_axi_m_arbitration/user_rw_fifo_ctrl3/r_wr_rst/opit_0_inv_L5Q_perm/CLK
Endpoint    : user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[5]/opit_0_L5Q_perm/RS
Path Group  : cmos2_pclk_16bit
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.292
  Launch Clock Delay      :  6.626
  Clock Pessimism Removal :  -0.636

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735       0.806 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.806         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066       0.872 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.376       4.248         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.200       4.448 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.448         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       4.448 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.731         cmos2_pclk_16bit 
 USCM_84_120/CLK_USCM              td                    0.000       5.731 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=110)      0.895       6.626         ntclkbufg_7      
 CLMA_102_140/CLK                                                          r       user_axi_m_arbitration/user_rw_fifo_ctrl3/r_wr_rst/opit_0_inv_L5Q_perm/CLK

 CLMA_102_140/Q0                   tco                   0.182       6.808 r       user_axi_m_arbitration/user_rw_fifo_ctrl3/r_wr_rst/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.217       7.025         user_axi_m_arbitration/user_rw_fifo_ctrl3/r_wr_rst
 CLMS_98_145/Y2                    td                    0.274       7.299 r       user_axi_m_arbitration/user_rw_fifo_ctrl3/N17/gateop_perm/Z
                                   net (fanout=50)       0.468       7.767         user_axi_m_arbitration/user_rw_fifo_ctrl3/N17
 CLMS_102_105/RSCO                 td                    0.085       7.852 r       user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/rwptr2[11]/opit_0/RSOUT
                                   net (fanout=4)        0.000       7.852         ntR1683          
 CLMS_102_109/RSCI                                                         r       user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[5]/opit_0_L5Q_perm/RS

 Data arrival time                                                   7.852         Logic Levels: 2  
                                                                                   Logic: 0.541ns(44.127%), Route: 0.685ns(55.873%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.765       4.793         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.268       5.061 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.061         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       5.061 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       6.367         cmos2_pclk_16bit 
 USCM_84_120/CLK_USCM              td                    0.000       6.367 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=110)      0.925       7.292         ntclkbufg_7      
 CLMS_102_109/CLK                                                          r       user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[5]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.636       6.656                          
 clock uncertainty                                       0.000       6.656                          

 Removal time                                            0.000       6.656                          

 Data required time                                                  6.656                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.656                          
 Data arrival time                                                   7.852                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.196                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[12]/opit_0_A2Q21/CLK
Endpoint    : user_hdmi_ctrl/rstn_temp1/opit_0/RS
Path Group  : ref_clk|user_pll_cfg/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.886
  Launch Clock Delay      :  3.093
  Clock Pessimism Removal :  0.192

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ref_clk|user_pll_cfg/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N22             
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       user_pll_cfg/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614       2.168         iic_clk          
 USCM_84_112/CLK_USCM              td                    0.000       2.168 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=234)      0.925       3.093         ntclkbufg_5      
 CLMA_114_224/CLK                                                          r       rstn_1ms[12]/opit_0_A2Q21/CLK

 CLMA_114_224/Q3                   tco                   0.220       3.313 f       rstn_1ms[12]/opit_0_A2Q21/Q1
                                   net (fanout=2)        0.344       3.657         rstn_1ms[12]     
 CLMS_114_225/Y0                   td                    0.264       3.921 f       N695_10/gateop_perm/Z
                                   net (fanout=2)        0.248       4.169         _N109853         
 CLMS_114_221/Y3                   td                    0.243       4.412 f       user_hdmi_ctrl/N0/gateop_perm/Z
                                   net (fanout=2)        0.246       4.658         user_hdmi_ctrl/N0
 CLMS_114_217/RS                                                           f       user_hdmi_ctrl/rstn_temp1/opit_0/RS

 Data arrival time                                                   4.658         Logic Levels: 2  
                                                                                   Logic: 0.727ns(46.454%), Route: 0.838ns(53.546%)
----------------------------------------------------------------------------------------------------

 Clock ref_clk|user_pll_cfg/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       100.000     100.000 r                        
 P20                                                     0.000     100.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074     100.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    0.735     100.809 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     100.809         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038     100.847 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463     101.310         _N22             
 PLL_158_55/CLK_OUT0               td                    0.078     101.388 r       user_pll_cfg/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603     101.991         iic_clk          
 USCM_84_112/CLK_USCM              td                    0.000     101.991 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=234)      0.895     102.886         ntclkbufg_5      
 CLMS_114_217/CLK                                                          r       user_hdmi_ctrl/rstn_temp1/opit_0/CLK
 clock pessimism                                         0.192     103.078                          
 clock uncertainty                                      -0.150     102.928                          

 Recovery time                                          -0.476     102.452                          

 Data required time                                                102.452                          
----------------------------------------------------------------------------------------------------
 Data required time                                                102.452                          
 Data arrival time                                                   4.658                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        97.794                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[0]/opit_0_L5Q_perm/CLK
Endpoint    : user_hdmi_ctrl/rstn_temp1/opit_0/RS
Path Group  : ref_clk|user_pll_cfg/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.093
  Launch Clock Delay      :  2.886
  Clock Pessimism Removal :  -0.192

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ref_clk|user_pll_cfg/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       1.310         _N22             
 PLL_158_55/CLK_OUT0               td                    0.078       1.388 r       user_pll_cfg/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603       1.991         iic_clk          
 USCM_84_112/CLK_USCM              td                    0.000       1.991 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=234)      0.895       2.886         ntclkbufg_5      
 CLMS_114_221/CLK                                                          r       rstn_1ms[0]/opit_0_L5Q_perm/CLK

 CLMS_114_221/Q2                   tco                   0.180       3.066 f       rstn_1ms[0]/opit_0_L5Q_perm/Q
                                   net (fanout=5)        0.063       3.129         rstn_1ms[0]      
 CLMS_114_221/Y3                   td                    0.158       3.287 r       user_hdmi_ctrl/N0/gateop_perm/Z
                                   net (fanout=2)        0.196       3.483         user_hdmi_ctrl/N0
 CLMS_114_217/RS                                                           r       user_hdmi_ctrl/rstn_temp1/opit_0/RS

 Data arrival time                                                   3.483         Logic Levels: 1  
                                                                                   Logic: 0.338ns(56.616%), Route: 0.259ns(43.384%)
----------------------------------------------------------------------------------------------------

 Clock ref_clk|user_pll_cfg/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N22             
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       user_pll_cfg/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614       2.168         iic_clk          
 USCM_84_112/CLK_USCM              td                    0.000       2.168 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=234)      0.925       3.093         ntclkbufg_5      
 CLMS_114_217/CLK                                                          r       user_hdmi_ctrl/rstn_temp1/opit_0/CLK
 clock pessimism                                        -0.192       2.901                          
 clock uncertainty                                       0.000       2.901                          

 Removal time                                           -0.187       2.714                          

 Data required time                                                  2.714                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.714                          
 Data arrival time                                                   3.483                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.769                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_MUX4TO1Q/CLK
Endpoint    : mem_rst_n (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N22             
 USCM_84_114/CLK_USCM              td                    0.000       2.442 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_16/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         ddr_ip_clk       
 USCM_84_118/CLK_USCM              td                    0.000       5.811 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4492)     0.925       6.736         ntclkbufg_0      
 CLMA_46_196/CLK                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_MUX4TO1Q/CLK

 CLMA_46_196/Q2                    tco                   0.223       6.959 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_MUX4TO1Q/Q
                                   net (fanout=1214)     1.081       8.040         I_ipsxb_ddr_top/u_ddrphy_top/calib_done
 CLMA_30_268/Y1                    td                    0.244       8.284 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/N48/gateop_perm/Z
                                   net (fanout=1)        1.173       9.457         nt_mem_rst_n     
 IOL_7_369/DO                      td                    0.106       9.563 f       mem_rst_n_obuf/opit_1/O
                                   net (fanout=1)        0.000       9.563         mem_rst_n_obuf/ntO
 IOBS_LR_0_368/PAD                 td                    3.229      12.792 f       mem_rst_n_obuf/opit_0/O
                                   net (fanout=1)        0.096      12.888         mem_rst_n        
 C1                                                                        f       mem_rst_n (port) 

 Data arrival time                                                  12.888         Logic Levels: 3  
                                                                                   Logic: 3.802ns(61.801%), Route: 2.350ns(38.199%)
====================================================================================================

====================================================================================================

Startpoint  : user_axi_m_arbitration/u_axi_full_m2/r_fram_done/opit_0_inv/CLK
Endpoint    : fram2_done (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N22             
 USCM_84_114/CLK_USCM              td                    0.000       2.442 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_16/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         ddr_ip_clk       
 USCM_84_118/CLK_USCM              td                    0.000       5.811 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4492)     0.925       6.736         ntclkbufg_0      
 CLMA_90_113/CLK                                                           r       user_axi_m_arbitration/u_axi_full_m2/r_fram_done/opit_0_inv/CLK

 CLMA_90_113/Q0                    tco                   0.221       6.957 f       user_axi_m_arbitration/u_axi_full_m2/r_fram_done/opit_0_inv/Q
                                   net (fanout=9)        2.285       9.242         nt_fram2_done    
 IOL_47_374/DO                     td                    0.106       9.348 f       fram2_done_obuf/opit_1/O
                                   net (fanout=1)        0.000       9.348         fram2_done_obuf/ntO
 IOBD_44_376/PAD                   td                    3.213      12.561 f       fram2_done_obuf/opit_0/O
                                   net (fanout=1)        0.039      12.600         fram2_done       
 F7                                                                        f       fram2_done (port)

 Data arrival time                                                  12.600         Logic Levels: 2  
                                                                                   Logic: 3.540ns(60.368%), Route: 2.324ns(39.632%)
====================================================================================================

====================================================================================================

Startpoint  : user_axi_m_arbitration/u_axi_full_m0/r_fram_done/opit_0_inv/CLK
Endpoint    : fram0_done (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N22             
 USCM_84_114/CLK_USCM              td                    0.000       2.442 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_16/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         ddr_ip_clk       
 USCM_84_118/CLK_USCM              td                    0.000       5.811 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4492)     0.925       6.736         ntclkbufg_0      
 CLMA_110_128/CLK                                                          r       user_axi_m_arbitration/u_axi_full_m0/r_fram_done/opit_0_inv/CLK

 CLMA_110_128/Q0                   tco                   0.221       6.957 f       user_axi_m_arbitration/u_axi_full_m0/r_fram_done/opit_0_inv/Q
                                   net (fanout=9)        2.158       9.115         nt_fram0_done    
 IOL_67_374/DO                     td                    0.106       9.221 f       fram0_done_obuf/opit_1/O
                                   net (fanout=1)        0.000       9.221         fram0_done_obuf/ntO
 IOBD_64_376/PAD                   td                    3.213      12.434 f       fram0_done_obuf/opit_0/O
                                   net (fanout=1)        0.097      12.531         fram0_done       
 C5                                                                        f       fram0_done (port)

 Data arrival time                                                  12.531         Logic Levels: 2  
                                                                                   Logic: 3.540ns(61.087%), Route: 2.255ns(38.913%)
====================================================================================================

====================================================================================================

Startpoint  : eth_rgmii_rxd_0[3] (port)
Endpoint    : eth0_gmii_to_rgmii/rgmii_rx_data[3].gmii_rxd_in/gateigddr_IOL/PADI
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 F18                                                     0.000       0.000 r       eth_rgmii_rxd_0[3] (port)
                                   net (fanout=1)        0.061       0.061         nt_eth_rgmii_rxd_0[3]
 IOBS_LR_328_369/DIN               td                    0.735       0.796 r       eth0_gmii_to_rgmii/rgmii_rx_data[3].u_rgmii_rxd_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.796         eth0_gmii_to_rgmii/rgmii_rx_data[3].u_rgmii_rxd_ibuf/ntD
 IOL_327_370/DI                                                            r       eth0_gmii_to_rgmii/rgmii_rx_data[3].gmii_rxd_in/gateigddr_IOL/PADI

 Data arrival time                                                   0.796         Logic Levels: 1  
                                                                                   Logic: 0.735ns(92.337%), Route: 0.061ns(7.663%)
====================================================================================================

====================================================================================================

Startpoint  : eth_rgmii_rxd_0[1] (port)
Endpoint    : eth0_gmii_to_rgmii/rgmii_rx_data[1].gmii_rxd_in/gateigddr_IOL/PADI
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 D21                                                     0.000       0.000 r       eth_rgmii_rxd_0[1] (port)
                                   net (fanout=1)        0.084       0.084         nt_eth_rgmii_rxd_0[1]
 IOBS_LR_328_289/DIN               td                    0.735       0.819 r       eth0_gmii_to_rgmii/rgmii_rx_data[1].u_rgmii_rxd_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.819         eth0_gmii_to_rgmii/rgmii_rx_data[1].u_rgmii_rxd_ibuf/ntD
 IOL_327_290/DI                                                            r       eth0_gmii_to_rgmii/rgmii_rx_data[1].gmii_rxd_in/gateigddr_IOL/PADI

 Data arrival time                                                   0.819         Logic Levels: 1  
                                                                                   Logic: 0.735ns(89.744%), Route: 0.084ns(10.256%)
====================================================================================================

====================================================================================================

Startpoint  : eth_rgmii_rxd_0[2] (port)
Endpoint    : eth0_gmii_to_rgmii/rgmii_rx_data[2].gmii_rxd_in/gateigddr_IOL/PADI
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 D22                                                     0.000       0.000 r       eth_rgmii_rxd_0[2] (port)
                                   net (fanout=1)        0.099       0.099         nt_eth_rgmii_rxd_0[2]
 IOBR_LR_328_288/DIN               td                    0.735       0.834 r       eth0_gmii_to_rgmii/rgmii_rx_data[2].u_rgmii_rxd_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.834         eth0_gmii_to_rgmii/rgmii_rx_data[2].u_rgmii_rxd_ibuf/ntD
 IOL_327_289/DI                                                            r       eth0_gmii_to_rgmii/rgmii_rx_data[2].gmii_rxd_in/gateigddr_IOL/PADI

 Data arrival time                                                   0.834         Logic Levels: 1  
                                                                                   Logic: 0.735ns(88.129%), Route: 0.099ns(11.871%)
====================================================================================================

{ref_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.504       10.000          0.496           High Pulse Width  CLMS_114_133/CLK        I_ipsxb_ddr_top/u_ddrp_rstn_sync/sig_async_r1[0]/opit_0_inv/CLK
 9.504       10.000          0.496           Low Pulse Width   CLMS_114_133/CLK        I_ipsxb_ddr_top/u_ddrp_rstn_sync/sig_async_r1[0]/opit_0_inv/CLK
 9.504       10.000          0.496           Low Pulse Width   CLMS_114_133/CLK        I_ipsxb_ddr_top/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
====================================================================================================

{eth_rgmii_rxc_0} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 2.787       4.000           1.213           High Pulse Width  IOL_327_362/CLK_SYS     eth0_gmii_to_rgmii/gmii_ctl_in/gateigddr_IOL/SYSCLK
 2.787       4.000           1.213           Low Pulse Width   IOL_327_362/CLK_SYS     eth0_gmii_to_rgmii/gmii_ctl_in/gateigddr_IOL/SYSCLK
 2.787       4.000           1.213           High Pulse Width  IOL_327_269/CLK_SYS     eth0_gmii_to_rgmii/gtp_outbuft1/opit_1_IOL/SYSCLK
====================================================================================================

{pix_clk_in} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 2.649       3.367           0.718           High Pulse Width  DRM_142_68/CLKA[0]      hdmi_video_zoom/user_interpolation_ram0/U_ipml_sdpram_interpolation_ram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 2.649       3.367           0.718           Low Pulse Width   DRM_142_68/CLKA[0]      hdmi_video_zoom/user_interpolation_ram0/U_ipml_sdpram_interpolation_ram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 2.649       3.367           0.718           High Pulse Width  DRM_142_68/CLKB[0]      hdmi_video_zoom/user_interpolation_ram0/U_ipml_sdpram_interpolation_ram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
====================================================================================================

{ddrphy_clkin} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 3.480       5.000           1.520           Low Pulse Width   CLMS_62_137/CLK         I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/ram16x1d/WCLK
 3.480       5.000           1.520           High Pulse Width  CLMS_62_137/CLK         I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/ram16x1d/WCLK
 3.480       5.000           1.520           Low Pulse Width   CLMS_66_137/CLK         I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_1/ram16x1d/WCLK
====================================================================================================

{ioclk0} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.568       1.250           0.682           High Pulse Width  DQSL_6_348/CLK_IO       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0/IOCLK
 0.568       1.250           0.682           Low Pulse Width   DQSL_6_348/CLK_IO       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0/IOCLK
 0.568       1.250           0.682           High Pulse Width  DQSL_6_304/CLK_IO       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group[3].u_ddc_ca/opit_0/IOCLK
====================================================================================================

{ioclk1} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.568       1.250           0.682           High Pulse Width  DQSL_6_152/CLK_IO       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
 0.568       1.250           0.682           Low Pulse Width   DQSL_6_152/CLK_IO       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
 0.568       1.250           0.682           High Pulse Width  DQSL_6_180/CLK_IO       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
====================================================================================================

{ioclk2} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.568       1.250           0.682           High Pulse Width  DQSL_6_28/CLK_IO        I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/IOCLK
 0.568       1.250           0.682           Low Pulse Width   DQSL_6_28/CLK_IO        I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/IOCLK
 0.568       1.250           0.682           High Pulse Width  DQSL_6_100/CLK_IO       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_ddc_ca/opit_0/IOCLK
====================================================================================================

{ioclk_gate_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 4.664       5.000           0.336           High Pulse Width  CLMA_150_192/CLK        I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/CLK
 4.664       5.000           0.336           Low Pulse Width   CLMA_150_192/CLK        I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/CLK
====================================================================================================

{pix_clk_out} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 2.615       3.333           0.718           Low Pulse Width   DRM_234_88/CLKA[0]      eth0_img_pkt/u_eth_pkt_fifo/U_ipml_fifo_eth_pkt_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 2.615       3.333           0.718           High Pulse Width  DRM_234_88/CLKA[0]      eth0_img_pkt/u_eth_pkt_fifo/U_ipml_fifo_eth_pkt_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 2.615       3.333           0.718           High Pulse Width  DRM_278_212/CLKA[0]     eth0_img_pkt/u_eth_pkt_fifo/U_ipml_fifo_eth_pkt_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKA[0]
====================================================================================================

{cmos1_pclk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 5.454       5.950           0.496           High Pulse Width  CLMS_70_25/CLK          cmos1_8_16bit/cnt[0]/opit_0_L5Q_perm/CLK
 5.454       5.950           0.496           Low Pulse Width   CLMS_70_25/CLK          cmos1_8_16bit/cnt[0]/opit_0_L5Q_perm/CLK
 5.454       5.950           0.496           High Pulse Width  CLMS_70_25/CLK          cmos1_8_16bit/cnt[1]/opit_0_L5Q_perm/CLK
====================================================================================================

{cmos2_pclk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 5.454       5.950           0.496           Low Pulse Width   CLMS_50_73/CLK          cmos2_8_16bit/de_i_r/opit_0/CLK
 5.454       5.950           0.496           High Pulse Width  CLMS_50_73/CLK          cmos2_8_16bit/de_i_r/opit_0/CLK
 5.454       5.950           0.496           Low Pulse Width   CLMS_50_73/CLK          cmos2_8_16bit/de_i_r1/opit_0/CLK
====================================================================================================

{cmos1_pclk_16bit} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 11.182      11.900          0.718           Low Pulse Width   DRM_26_148/CLKA[0]      user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKA
 11.182      11.900          0.718           High Pulse Width  DRM_26_148/CLKA[0]      user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKA
 11.182      11.900          0.718           High Pulse Width  DRM_26_148/CLKA[1]      user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM9K/iGopDrm/CLKA
====================================================================================================

{cmos2_pclk_16bit} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 11.182      11.900          0.718           High Pulse Width  DRM_82_168/CLKA[1]      user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKA
 11.182      11.900          0.718           Low Pulse Width   DRM_82_168/CLKA[1]      user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKA
 11.182      11.900          0.718           High Pulse Width  DRM_54_88/CLKA[0]       user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM9K/iGopDrm/CLKA
====================================================================================================

{clk_25M} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 19.664      20.000          0.336           High Pulse Width  CLMA_154_105/CLK        coms1_reg_config/clock_20k/opit_0_inv_L5Q_perm/CLK
 19.664      20.000          0.336           Low Pulse Width   CLMA_154_105/CLK        coms1_reg_config/clock_20k/opit_0_inv_L5Q_perm/CLK
 19.664      20.000          0.336           High Pulse Width  CLMA_154_105/CLK        coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/CLK
====================================================================================================

{ref_clk|user_pll_cfg/u_pll_e3/CLKOUT0_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 49.282      50.000          0.718           High Pulse Width  DRM_178_128/CLKA[0]     user_hdmi_ctrl/user_ms7200_ctrl/N1219_2_concat_3/iGopDrm/CLKA[0]
 49.282      50.000          0.718           Low Pulse Width   DRM_178_128/CLKA[0]     user_hdmi_ctrl/user_ms7200_ctrl/N1219_2_concat_3/iGopDrm/CLKA[0]
 49.282      50.000          0.718           Low Pulse Width   DRM_178_128/CLKB[0]     user_hdmi_ctrl/user_ms7200_ctrl/N1219_2_concat_3/iGopDrm/CLKB[0]
====================================================================================================

{DebugCore_JCLK} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 24.282      25.000          0.718           High Pulse Width  DRM_142_108/CLKB[0]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKB[0]
 24.282      25.000          0.718           Low Pulse Width   DRM_142_108/CLKB[0]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKB[0]
 24.282      25.000          0.718           High Pulse Width  DRM_142_168/CLKB[0]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_0_0/iGopDrm/CLKB[0]
====================================================================================================

{DebugCore_CAPTURE} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 49.504      50.000          0.496           High Pulse Width  CLMS_242_73/CLK         u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 49.504      50.000          0.496           Low Pulse Width   CLMS_242_73/CLK         u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 49.504      50.000          0.496           High Pulse Width  CLMS_242_73/CLK         u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
====================================================================================================

====================================================================================================

Inputs and Outputs :
+--------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                          
+--------------------------------------------------------------------------------------------------+
| Input      | D:/FPGA/PANGOMICRO/done/board_3_oneboard_design/place_route/test_ddr_pnr.adf       
| Output     | D:/FPGA/PANGOMICRO/done/board_3_oneboard_design/report_timing/test_ddr_rtp.adf     
|            | D:/FPGA/PANGOMICRO/done/board_3_oneboard_design/report_timing/test_ddr.rtr         
|            | D:/FPGA/PANGOMICRO/done/board_3_oneboard_design/report_timing/rtr.db               
+--------------------------------------------------------------------------------------------------+


Flow Command: report_timing 
Peak memory: 1,145 MB
Total CPU  time to report_timing completion : 0h:0m:18s
Process Total CPU  time to report_timing completion : 0h:0m:18s
Total real time to report_timing completion : 0h:0m:20s
