

================================================================
== Vivado HLS Report for 'conv'
================================================================
* Date:           Wed Mar  6 22:49:21 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        conv
* Solution:       W_Col_unroll
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|    15.964|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  768857|  768857|  768857|  768857|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------+--------+--------+----------+-----------+-----------+------+----------+
        |                       |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name       |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------+--------+--------+----------+-----------+-----------+------+----------+
        |- Row_Loop             |  768856|  768856|     69896|          -|          -|    11|    no    |
        | + Col_Loop            |   69894|   69894|      6354|          -|          -|    11|    no    |
        |  ++ Filter2_Loop      |    6352|    6352|       397|          -|          -|    16|    no    |
        |   +++ W_Row_Loop      |     390|     390|       130|          -|          -|     3|    no    |
        |    ++++ Filter1_Loop  |      42|      42|         7|          -|          -|     6|    no    |
        |    ++++ Filter1_Loop  |      42|      42|         7|          -|          -|     6|    no    |
        |    ++++ Filter1_Loop  |      42|      42|         7|          -|          -|     6|    no    |
        +-----------------------+--------+--------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      0|       0|    522|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      5|     421|    962|    -|
|Memory           |        3|      -|      32|      8|    -|
|Multiplexer      |        -|      -|       -|    337|    -|
|Register         |        -|      -|     360|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        3|      5|     813|   1829|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        1|      2|   ~0   |      3|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |conv_fadd_32ns_32bkb_U1  |conv_fadd_32ns_32bkb  |        0|      2|  227|  403|    0|
    |conv_fcmp_32ns_32dEe_U3  |conv_fcmp_32ns_32dEe  |        0|      0|   66|  239|    0|
    |conv_fmul_32ns_32cud_U2  |conv_fmul_32ns_32cud  |        0|      3|  128|  320|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                    |                      |        0|      5|  421|  962|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +------------------+---------------------+---------+----+----+-----+------+-----+------+-------------+
    |      Memory      |        Module       | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------------+---------------------+---------+----+----+-----+------+-----+------+-------------+
    |conv_bias_U       |conv_conv_bias       |        0|  32|   8|    0|    16|   32|     1|          512|
    |conv_weights_0_U  |conv_conv_weights_0  |        1|   0|   0|    0|   288|   32|     1|         9216|
    |conv_weights_1_U  |conv_conv_weights_1  |        1|   0|   0|    0|   288|   32|     1|         9216|
    |conv_weights_2_U  |conv_conv_weights_2  |        1|   0|   0|    0|   288|   32|     1|         9216|
    +------------------+---------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total             |                     |        3|  32|   8|    0|   880|  128|     4|        28160|
    +------------------+---------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |mul_ln26_fu_528_p2     |     *    |      0|  0|  13|           4|           4|
    |add_ln24_1_fu_686_p2   |     +    |      0|  0|  12|           3|           1|
    |add_ln24_2_fu_739_p2   |     +    |      0|  0|  12|           3|           1|
    |add_ln24_fu_633_p2     |     +    |      0|  0|  12|           3|           1|
    |add_ln26_10_fu_713_p2  |     +    |      0|  0|  14|          10|          10|
    |add_ln26_11_fu_723_p2  |     +    |      0|  0|  13|          11|          11|
    |add_ln26_12_fu_753_p2  |     +    |      0|  0|  15|           6|           6|
    |add_ln26_13_fu_766_p2  |     +    |      0|  0|  14|          10|          10|
    |add_ln26_14_fu_776_p2  |     +    |      0|  0|  13|          11|          11|
    |add_ln26_2_fu_428_p2   |     +    |      0|  0|  13|           4|           2|
    |add_ln26_3_fu_534_p2   |     +    |      0|  0|  15|           8|           8|
    |add_ln26_4_fu_565_p2   |     +    |      0|  0|  15|           8|           8|
    |add_ln26_5_fu_596_p2   |     +    |      0|  0|  15|           8|           8|
    |add_ln26_6_fu_647_p2   |     +    |      0|  0|  15|           6|           6|
    |add_ln26_7_fu_660_p2   |     +    |      0|  0|  14|          10|          10|
    |add_ln26_8_fu_670_p2   |     +    |      0|  0|  13|          11|          11|
    |add_ln26_9_fu_700_p2   |     +    |      0|  0|  15|           6|           6|
    |add_ln26_fu_518_p2     |     +    |      0|  0|  13|           4|           4|
    |add_ln35_1_fu_462_p2   |     +    |      0|  0|  12|          12|          12|
    |add_ln35_fu_406_p2     |     +    |      0|  0|  15|           7|           7|
    |add_ln8_fu_368_p2      |     +    |      0|  0|  15|           7|           4|
    |c_fu_392_p2            |     +    |      0|  0|  13|           4|           1|
    |f_fu_444_p2            |     +    |      0|  0|  15|           5|           1|
    |r_fu_380_p2            |     +    |      0|  0|  13|           4|           1|
    |wr_fu_482_p2           |     +    |      0|  0|  10|           2|           1|
    |sub_ln26_1_fu_559_p2   |     -    |      0|  0|  13|          11|          11|
    |sub_ln26_2_fu_590_p2   |     -    |      0|  0|  13|          11|          11|
    |sub_ln26_3_fu_621_p2   |     -    |      0|  0|  13|          11|          11|
    |sub_ln26_fu_512_p2     |     -    |      0|  0|  15|           6|           6|
    |and_ln34_fu_821_p2     |    and   |      0|  0|   2|           1|           1|
    |icmp_ln11_fu_386_p2    |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln14_fu_438_p2    |   icmp   |      0|  0|  11|           5|           6|
    |icmp_ln18_fu_476_p2    |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln24_1_fu_680_p2  |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln24_2_fu_733_p2  |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln24_fu_627_p2    |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln34_1_fu_809_p2  |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln34_fu_803_p2    |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln8_fu_374_p2     |   icmp   |      0|  0|   9|           4|           4|
    |or_ln34_fu_815_p2      |    or    |      0|  0|   2|           1|           1|
    |conv_out_d0            |  select  |      0|  0|  32|           1|          32|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0| 522|         264|         246|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+-----+-----------+-----+-----------+
    |        Name       | LUT | Input Size| Bits| Total Bits|
    +-------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm          |  145|         32|    1|         32|
    |c_0_reg_223        |    9|          2|    4|          8|
    |ch_0_0_reg_279     |    9|          2|    3|          6|
    |ch_0_1_reg_301     |    9|          2|    3|          6|
    |ch_0_2_reg_324     |    9|          2|    3|          6|
    |f_0_reg_234        |    9|          2|    5|         10|
    |grp_fu_335_p0      |   27|          5|   32|        160|
    |grp_fu_335_p1      |   15|          3|   32|         96|
    |grp_fu_344_p0      |   21|          4|   32|        128|
    |input_r_address0   |   21|          4|   10|         40|
    |phi_mul_reg_211    |    9|          2|    7|         14|
    |r_0_reg_199        |    9|          2|    4|          8|
    |w_sum_0_reg_256    |    9|          2|   32|         64|
    |w_sum_2_0_reg_268  |    9|          2|   32|         64|
    |w_sum_2_1_reg_290  |    9|          2|   32|         64|
    |w_sum_2_2_reg_312  |    9|          2|   32|         64|
    |wr_0_reg_245       |    9|          2|    2|          4|
    +-------------------+-----+-----------+-----+-----------+
    |Total              |  337|         72|  266|        774|
    +-------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------+----+----+-----+-----------+
    |          Name         | FF | LUT| Bits| Const Bits|
    +-----------------------+----+----+-----+-----------+
    |add_ln24_1_reg_967     |   3|   0|    3|          0|
    |add_ln24_2_reg_995     |   3|   0|    3|          0|
    |add_ln24_reg_939       |   3|   0|    3|          0|
    |add_ln8_reg_835        |   7|   0|    7|          0|
    |ap_CS_fsm              |  31|   0|   31|          0|
    |c_0_reg_223            |   4|   0|    4|          0|
    |c_reg_851              |   4|   0|    4|          0|
    |ch_0_0_reg_279         |   3|   0|    3|          0|
    |ch_0_1_reg_301         |   3|   0|    3|          0|
    |ch_0_2_reg_324         |   3|   0|    3|          0|
    |conv_out_addr_reg_896  |  11|   0|   11|          0|
    |f_0_reg_234            |   5|   0|    5|          0|
    |f_reg_879              |   5|   0|    5|          0|
    |phi_mul_reg_211        |   7|   0|    7|          0|
    |r_0_reg_199            |   4|   0|    4|          0|
    |r_reg_843              |   4|   0|    4|          0|
    |reg_363                |  32|   0|   32|          0|
    |sub_ln26_1_reg_916     |  10|   0|   11|          1|
    |sub_ln26_2_reg_921     |  10|   0|   11|          1|
    |sub_ln26_3_reg_926     |  10|   0|   11|          1|
    |sub_ln26_reg_909       |   5|   0|    6|          1|
    |w_sum_0_reg_256        |  32|   0|   32|          0|
    |w_sum_2_0_reg_268      |  32|   0|   32|          0|
    |w_sum_2_1_reg_290      |  32|   0|   32|          0|
    |w_sum_2_2_reg_312      |  32|   0|   32|          0|
    |w_sum_reg_1025         |  32|   0|   32|          0|
    |wr_0_reg_245           |   2|   0|    2|          0|
    |wr_reg_904             |   2|   0|    2|          0|
    |zext_ln14_reg_871      |   4|   0|    8|          4|
    |zext_ln26_1_reg_861    |   7|   0|   12|          5|
    |zext_ln26_2_reg_866    |   4|   0|    8|          4|
    |zext_ln26_reg_884      |   5|   0|   64|         59|
    |zext_ln35_2_reg_889    |   5|   0|   10|          5|
    |zext_ln35_reg_856      |   4|   0|    8|          4|
    +-----------------------+----+----+-----+-----------+
    |Total                  | 360|   0|  445|         85|
    +-----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |     conv     | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |     conv     | return value |
|ap_start           |  in |    1| ap_ctrl_hs |     conv     | return value |
|ap_done            | out |    1| ap_ctrl_hs |     conv     | return value |
|ap_idle            | out |    1| ap_ctrl_hs |     conv     | return value |
|ap_ready           | out |    1| ap_ctrl_hs |     conv     | return value |
|input_r_address0   | out |   10|  ap_memory |    input_r   |     array    |
|input_r_ce0        | out |    1|  ap_memory |    input_r   |     array    |
|input_r_q0         |  in |   32|  ap_memory |    input_r   |     array    |
|conv_out_address0  | out |   11|  ap_memory |   conv_out   |     array    |
|conv_out_ce0       | out |    1|  ap_memory |   conv_out   |     array    |
|conv_out_we0       | out |    1|  ap_memory |   conv_out   |     array    |
|conv_out_d0        | out |   32|  ap_memory |   conv_out   |     array    |
+-------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 31
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 3 
5 --> 27 6 
6 --> 7 13 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 6 
13 --> 14 20 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 13 
20 --> 21 5 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 20 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 4 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1014 x float]* %input_r) nounwind, !map !7"   --->   Operation 32 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1936 x float]* %conv_out) nounwind, !map !14"   --->   Operation 33 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([5 x i8]* @conv_str) nounwind"   --->   Operation 34 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (1.76ns)   --->   "br label %1" [conv/conv.cpp:8]   --->   Operation 35 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.87>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%r_0 = phi i4 [ 0, %0 ], [ %r, %Row_Loop_end ]"   --->   Operation 36 'phi' 'r_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%phi_mul = phi i7 [ 0, %0 ], [ %add_ln8, %Row_Loop_end ]" [conv/conv.cpp:8]   --->   Operation 37 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (1.87ns)   --->   "%add_ln8 = add i7 %phi_mul, 11" [conv/conv.cpp:8]   --->   Operation 38 'add' 'add_ln8' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (1.30ns)   --->   "%icmp_ln8 = icmp eq i4 %r_0, -5" [conv/conv.cpp:8]   --->   Operation 39 'icmp' 'icmp_ln8' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 11, i64 11, i64 11) nounwind"   --->   Operation 40 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (1.73ns)   --->   "%r = add i4 %r_0, 1" [conv/conv.cpp:8]   --->   Operation 41 'add' 'r' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "br i1 %icmp_ln8, label %11, label %Row_Loop_begin" [conv/conv.cpp:8]   --->   Operation 42 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str) nounwind" [conv/conv.cpp:9]   --->   Operation 43 'specloopname' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str) nounwind" [conv/conv.cpp:9]   --->   Operation 44 'specregionbegin' 'tmp_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (1.76ns)   --->   "br label %2" [conv/conv.cpp:11]   --->   Operation 45 'br' <Predicate = (!icmp_ln8)> <Delay = 1.76>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "ret void" [conv/conv.cpp:41]   --->   Operation 46 'ret' <Predicate = (icmp_ln8)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.87>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%c_0 = phi i4 [ 0, %Row_Loop_begin ], [ %c, %Col_Loop_end ]"   --->   Operation 47 'phi' 'c_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (1.30ns)   --->   "%icmp_ln11 = icmp eq i4 %c_0, -5" [conv/conv.cpp:11]   --->   Operation 48 'icmp' 'icmp_ln11' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 11, i64 11, i64 11) nounwind"   --->   Operation 49 'speclooptripcount' 'empty_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (1.73ns)   --->   "%c = add i4 %c_0, 1" [conv/conv.cpp:26]   --->   Operation 50 'add' 'c' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "br i1 %icmp_ln11, label %Row_Loop_end, label %Col_Loop_begin" [conv/conv.cpp:11]   --->   Operation 51 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str1) nounwind" [conv/conv.cpp:12]   --->   Operation 52 'specloopname' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str1) nounwind" [conv/conv.cpp:12]   --->   Operation 53 'specregionbegin' 'tmp_2' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln35 = zext i4 %c_0 to i8" [conv/conv.cpp:35]   --->   Operation 54 'zext' 'zext_ln35' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln35_1 = zext i4 %c_0 to i7" [conv/conv.cpp:35]   --->   Operation 55 'zext' 'zext_ln35_1' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (1.87ns)   --->   "%add_ln35 = add i7 %phi_mul, %zext_ln35_1" [conv/conv.cpp:35]   --->   Operation 56 'add' 'add_ln35' <Predicate = (!icmp_ln11)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_8 = call i11 @_ssdm_op_BitConcatenate.i11.i7.i4(i7 %add_ln35, i4 0)" [conv/conv.cpp:26]   --->   Operation 57 'bitconcatenate' 'tmp_8' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln26_1 = zext i11 %tmp_8 to i12" [conv/conv.cpp:26]   --->   Operation 58 'zext' 'zext_ln26_1' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln26_2 = zext i4 %c to i8" [conv/conv.cpp:26]   --->   Operation 59 'zext' 'zext_ln26_2' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (1.73ns)   --->   "%add_ln26_2 = add i4 %c_0, 2" [conv/conv.cpp:26]   --->   Operation 60 'add' 'add_ln26_2' <Predicate = (!icmp_ln11)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln14 = zext i4 %add_ln26_2 to i8" [conv/conv.cpp:14]   --->   Operation 61 'zext' 'zext_ln14' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (1.76ns)   --->   "br label %3" [conv/conv.cpp:14]   --->   Operation 62 'br' <Predicate = (!icmp_ln11)> <Delay = 1.76>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%empty_15 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str, i32 %tmp_1) nounwind" [conv/conv.cpp:40]   --->   Operation 63 'specregionend' 'empty_15' <Predicate = (icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "br label %1" [conv/conv.cpp:8]   --->   Operation 64 'br' <Predicate = (icmp_ln11)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.78>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%f_0 = phi i5 [ 0, %Col_Loop_begin ], [ %f, %Filter2_Loop_end ]"   --->   Operation 65 'phi' 'f_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (1.36ns)   --->   "%icmp_ln14 = icmp eq i5 %f_0, -16" [conv/conv.cpp:14]   --->   Operation 66 'icmp' 'icmp_ln14' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind"   --->   Operation 67 'speclooptripcount' 'empty_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (1.78ns)   --->   "%f = add i5 %f_0, 1" [conv/conv.cpp:14]   --->   Operation 68 'add' 'f' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "br i1 %icmp_ln14, label %Col_Loop_end, label %Filter2_Loop_begin" [conv/conv.cpp:14]   --->   Operation 69 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str2) nounwind" [conv/conv.cpp:15]   --->   Operation 70 'specloopname' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str2) nounwind" [conv/conv.cpp:15]   --->   Operation 71 'specregionbegin' 'tmp_3' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln26 = zext i5 %f_0 to i64" [conv/conv.cpp:26]   --->   Operation 72 'zext' 'zext_ln26' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln35_2 = zext i5 %f_0 to i10" [conv/conv.cpp:35]   --->   Operation 73 'zext' 'zext_ln35_2' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln35_3 = zext i5 %f_0 to i12" [conv/conv.cpp:35]   --->   Operation 74 'zext' 'zext_ln35_3' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (1.63ns)   --->   "%add_ln35_1 = add i12 %zext_ln26_1, %zext_ln35_3" [conv/conv.cpp:35]   --->   Operation 75 'add' 'add_ln35_1' <Predicate = (!icmp_ln14)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln35_4 = zext i12 %add_ln35_1 to i64" [conv/conv.cpp:35]   --->   Operation 76 'zext' 'zext_ln35_4' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%conv_out_addr = getelementptr [1936 x float]* %conv_out, i64 0, i64 %zext_ln35_4" [conv/conv.cpp:35]   --->   Operation 77 'getelementptr' 'conv_out_addr' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (1.76ns)   --->   "br label %4" [conv/conv.cpp:18]   --->   Operation 78 'br' <Predicate = (!icmp_ln14)> <Delay = 1.76>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%empty_14 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str1, i32 %tmp_2) nounwind" [conv/conv.cpp:39]   --->   Operation 79 'specregionend' 'empty_14' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "br label %2" [conv/conv.cpp:11]   --->   Operation 80 'br' <Predicate = (icmp_ln14)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 8.77>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%wr_0 = phi i2 [ 0, %Filter2_Loop_begin ], [ %wr, %W_Col_Loop_end ]"   --->   Operation 81 'phi' 'wr_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%w_sum_0 = phi float [ 0.000000e+00, %Filter2_Loop_begin ], [ %w_sum_2_2, %W_Col_Loop_end ]" [conv/conv.cpp:26]   --->   Operation 82 'phi' 'w_sum_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln18 = zext i2 %wr_0 to i4" [conv/conv.cpp:18]   --->   Operation 83 'zext' 'zext_ln18' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 84 [1/1] (0.95ns)   --->   "%icmp_ln18 = icmp eq i2 %wr_0, -1" [conv/conv.cpp:18]   --->   Operation 84 'icmp' 'icmp_ln18' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 85 'speclooptripcount' 'empty_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 86 [1/1] (1.56ns)   --->   "%wr = add i2 %wr_0, 1" [conv/conv.cpp:18]   --->   Operation 86 'add' 'wr' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18, label %Filter2_Loop_end, label %W_Col_Loop_begin" [conv/conv.cpp:18]   --->   Operation 87 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str3) nounwind" [conv/conv.cpp:19]   --->   Operation 88 'specloopname' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_9 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %wr_0, i3 0)" [conv/conv.cpp:26]   --->   Operation 89 'bitconcatenate' 'tmp_9' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln26_3 = zext i5 %tmp_9 to i6" [conv/conv.cpp:26]   --->   Operation 90 'zext' 'zext_ln26_3' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_10 = call i3 @_ssdm_op_BitConcatenate.i3.i2.i1(i2 %wr_0, i1 false)" [conv/conv.cpp:26]   --->   Operation 91 'bitconcatenate' 'tmp_10' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln26_4 = zext i3 %tmp_10 to i6" [conv/conv.cpp:26]   --->   Operation 92 'zext' 'zext_ln26_4' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 93 [1/1] (1.78ns)   --->   "%sub_ln26 = sub i6 %zext_ln26_3, %zext_ln26_4" [conv/conv.cpp:26]   --->   Operation 93 'sub' 'sub_ln26' <Predicate = (!icmp_ln18)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 94 [1/1] (1.73ns)   --->   "%add_ln26 = add i4 %r_0, %zext_ln18" [conv/conv.cpp:26]   --->   Operation 94 'add' 'add_ln26' <Predicate = (!icmp_ln18)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 95 [1/1] (0.00ns)   --->   "%zext_ln26_5 = zext i4 %add_ln26 to i8" [conv/conv.cpp:26]   --->   Operation 95 'zext' 'zext_ln26_5' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 96 [1/1] (3.49ns)   --->   "%mul_ln26 = mul i8 %zext_ln26_5, 13" [conv/conv.cpp:26]   --->   Operation 96 'mul' 'mul_ln26' <Predicate = (!icmp_ln18)> <Delay = 3.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 97 [1/1] (1.91ns)   --->   "%add_ln26_3 = add i8 %zext_ln35, %mul_ln26" [conv/conv.cpp:26]   --->   Operation 97 'add' 'add_ln26_3' <Predicate = (!icmp_ln18)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 98 [1/1] (0.00ns)   --->   "%p_shl4_cast = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %add_ln26_3, i3 0)" [conv/conv.cpp:26]   --->   Operation 98 'bitconcatenate' 'p_shl4_cast' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_11 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %add_ln26_3, i1 false)" [conv/conv.cpp:26]   --->   Operation 99 'bitconcatenate' 'tmp_11' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln26_6 = zext i9 %tmp_11 to i11" [conv/conv.cpp:26]   --->   Operation 100 'zext' 'zext_ln26_6' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 101 [1/1] (1.63ns)   --->   "%sub_ln26_1 = sub i11 %p_shl4_cast, %zext_ln26_6" [conv/conv.cpp:26]   --->   Operation 101 'sub' 'sub_ln26_1' <Predicate = (!icmp_ln18)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 102 [1/1] (1.91ns)   --->   "%add_ln26_4 = add i8 %zext_ln26_2, %mul_ln26" [conv/conv.cpp:26]   --->   Operation 102 'add' 'add_ln26_4' <Predicate = (!icmp_ln18)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 103 [1/1] (0.00ns)   --->   "%p_shl2_cast = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %add_ln26_4, i3 0)" [conv/conv.cpp:26]   --->   Operation 103 'bitconcatenate' 'p_shl2_cast' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 104 [1/1] (0.00ns)   --->   "%tmp_12 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %add_ln26_4, i1 false)" [conv/conv.cpp:26]   --->   Operation 104 'bitconcatenate' 'tmp_12' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 105 [1/1] (0.00ns)   --->   "%zext_ln26_7 = zext i9 %tmp_12 to i11" [conv/conv.cpp:26]   --->   Operation 105 'zext' 'zext_ln26_7' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 106 [1/1] (1.63ns)   --->   "%sub_ln26_2 = sub i11 %p_shl2_cast, %zext_ln26_7" [conv/conv.cpp:26]   --->   Operation 106 'sub' 'sub_ln26_2' <Predicate = (!icmp_ln18)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 107 [1/1] (1.91ns)   --->   "%add_ln26_5 = add i8 %zext_ln14, %mul_ln26" [conv/conv.cpp:26]   --->   Operation 107 'add' 'add_ln26_5' <Predicate = (!icmp_ln18)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 108 [1/1] (0.00ns)   --->   "%p_shl_cast = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %add_ln26_5, i3 0)" [conv/conv.cpp:26]   --->   Operation 108 'bitconcatenate' 'p_shl_cast' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 109 [1/1] (0.00ns)   --->   "%tmp_13 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %add_ln26_5, i1 false)" [conv/conv.cpp:26]   --->   Operation 109 'bitconcatenate' 'tmp_13' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 110 [1/1] (0.00ns)   --->   "%zext_ln26_8 = zext i9 %tmp_13 to i11" [conv/conv.cpp:26]   --->   Operation 110 'zext' 'zext_ln26_8' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 111 [1/1] (1.63ns)   --->   "%sub_ln26_3 = sub i11 %p_shl_cast, %zext_ln26_8" [conv/conv.cpp:26]   --->   Operation 111 'sub' 'sub_ln26_3' <Predicate = (!icmp_ln18)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 112 [1/1] (0.00ns)   --->   "%tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv/conv.cpp:22]   --->   Operation 112 'specregionbegin' 'tmp_4' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 113 [1/1] (1.76ns)   --->   "br label %5" [conv/conv.cpp:24]   --->   Operation 113 'br' <Predicate = (!icmp_ln18)> <Delay = 1.76>
ST_5 : Operation 114 [1/1] (0.00ns)   --->   "%conv_bias_addr = getelementptr inbounds [16 x float]* @conv_bias, i64 0, i64 %zext_ln26" [conv/conv.cpp:31]   --->   Operation 114 'getelementptr' 'conv_bias_addr' <Predicate = (icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 115 [2/2] (3.25ns)   --->   "%conv_bias_load = load float* %conv_bias_addr, align 4" [conv/conv.cpp:31]   --->   Operation 115 'load' 'conv_bias_load' <Predicate = (icmp_ln18)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>

State 6 <SV = 5> <Delay = 6.81>
ST_6 : Operation 116 [1/1] (0.00ns)   --->   "%w_sum_2_0 = phi float [ %w_sum_0, %W_Col_Loop_begin ], [ %w_sum_3, %6 ]" [conv/conv.cpp:26]   --->   Operation 116 'phi' 'w_sum_2_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 117 [1/1] (0.00ns)   --->   "%ch_0_0 = phi i3 [ 0, %W_Col_Loop_begin ], [ %add_ln24, %6 ]" [conv/conv.cpp:24]   --->   Operation 117 'phi' 'ch_0_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 118 [1/1] (1.13ns)   --->   "%icmp_ln24 = icmp eq i3 %ch_0_0, -2" [conv/conv.cpp:24]   --->   Operation 118 'icmp' 'icmp_ln24' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 119 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6) nounwind"   --->   Operation 119 'speclooptripcount' 'empty_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 120 [1/1] (1.65ns)   --->   "%add_ln24 = add i3 %ch_0_0, 1" [conv/conv.cpp:24]   --->   Operation 120 'add' 'add_ln24' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 121 [1/1] (0.00ns)   --->   "br i1 %icmp_ln24, label %W_Col_Loop, label %6" [conv/conv.cpp:24]   --->   Operation 121 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 122 [1/1] (0.00ns)   --->   "%zext_ln26_9 = zext i3 %ch_0_0 to i11" [conv/conv.cpp:26]   --->   Operation 122 'zext' 'zext_ln26_9' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_6 : Operation 123 [1/1] (0.00ns)   --->   "%zext_ln26_10 = zext i3 %ch_0_0 to i6" [conv/conv.cpp:26]   --->   Operation 123 'zext' 'zext_ln26_10' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_6 : Operation 124 [1/1] (1.82ns)   --->   "%add_ln26_6 = add i6 %zext_ln26_10, %sub_ln26" [conv/conv.cpp:26]   --->   Operation 124 'add' 'add_ln26_6' <Predicate = (!icmp_ln24)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 125 [1/1] (0.00ns)   --->   "%tmp_19_cast = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 %add_ln26_6, i4 0)" [conv/conv.cpp:26]   --->   Operation 125 'bitconcatenate' 'tmp_19_cast' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_6 : Operation 126 [1/1] (1.73ns)   --->   "%add_ln26_7 = add i10 %zext_ln35_2, %tmp_19_cast" [conv/conv.cpp:26]   --->   Operation 126 'add' 'add_ln26_7' <Predicate = (!icmp_ln24)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 127 [1/1] (0.00ns)   --->   "%zext_ln26_11 = zext i10 %add_ln26_7 to i64" [conv/conv.cpp:26]   --->   Operation 127 'zext' 'zext_ln26_11' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_6 : Operation 128 [1/1] (0.00ns)   --->   "%conv_weights_0_addr = getelementptr [288 x float]* @conv_weights_0, i64 0, i64 %zext_ln26_11" [conv/conv.cpp:26]   --->   Operation 128 'getelementptr' 'conv_weights_0_addr' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_6 : Operation 129 [1/1] (1.63ns)   --->   "%add_ln26_8 = add i11 %zext_ln26_9, %sub_ln26_1" [conv/conv.cpp:26]   --->   Operation 129 'add' 'add_ln26_8' <Predicate = (!icmp_ln24)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 130 [1/1] (0.00ns)   --->   "%zext_ln26_12 = zext i11 %add_ln26_8 to i64" [conv/conv.cpp:26]   --->   Operation 130 'zext' 'zext_ln26_12' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_6 : Operation 131 [1/1] (0.00ns)   --->   "%input_addr = getelementptr [1014 x float]* %input_r, i64 0, i64 %zext_ln26_12" [conv/conv.cpp:26]   --->   Operation 131 'getelementptr' 'input_addr' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_6 : Operation 132 [2/2] (3.25ns)   --->   "%conv_weights_0_load = load float* %conv_weights_0_addr, align 4" [conv/conv.cpp:26]   --->   Operation 132 'load' 'conv_weights_0_load' <Predicate = (!icmp_ln24)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_6 : Operation 133 [2/2] (3.25ns)   --->   "%input_load = load float* %input_addr, align 4" [conv/conv.cpp:26]   --->   Operation 133 'load' 'input_load' <Predicate = (!icmp_ln24)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_6 : Operation 134 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_4) nounwind" [conv/conv.cpp:28]   --->   Operation 134 'specregionend' 'empty_7' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_6 : Operation 135 [1/1] (0.00ns)   --->   "%tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv/conv.cpp:22]   --->   Operation 135 'specregionbegin' 'tmp_5' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_6 : Operation 136 [1/1] (1.76ns)   --->   "br label %7" [conv/conv.cpp:24]   --->   Operation 136 'br' <Predicate = (icmp_ln24)> <Delay = 1.76>

State 7 <SV = 6> <Delay = 15.6>
ST_7 : Operation 137 [1/2] (3.25ns)   --->   "%conv_weights_0_load = load float* %conv_weights_0_addr, align 4" [conv/conv.cpp:26]   --->   Operation 137 'load' 'conv_weights_0_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_7 : Operation 138 [1/2] (3.25ns)   --->   "%input_load = load float* %input_addr, align 4" [conv/conv.cpp:26]   --->   Operation 138 'load' 'input_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_7 : Operation 139 [2/2] (12.3ns)   --->   "%tmp_s = fmul float %conv_weights_0_load, %input_load" [conv/conv.cpp:26]   --->   Operation 139 'fmul' 'tmp_s' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 12.3>
ST_8 : Operation 140 [1/2] (12.3ns)   --->   "%tmp_s = fmul float %conv_weights_0_load, %input_load" [conv/conv.cpp:26]   --->   Operation 140 'fmul' 'tmp_s' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 10.5>
ST_9 : Operation 141 [4/4] (10.5ns)   --->   "%w_sum_3 = fadd float %w_sum_2_0, %tmp_s" [conv/conv.cpp:26]   --->   Operation 141 'fadd' 'w_sum_3' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 10.5>
ST_10 : Operation 142 [3/4] (10.5ns)   --->   "%w_sum_3 = fadd float %w_sum_2_0, %tmp_s" [conv/conv.cpp:26]   --->   Operation 142 'fadd' 'w_sum_3' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 10.5>
ST_11 : Operation 143 [2/4] (10.5ns)   --->   "%w_sum_3 = fadd float %w_sum_2_0, %tmp_s" [conv/conv.cpp:26]   --->   Operation 143 'fadd' 'w_sum_3' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 10.5>
ST_12 : Operation 144 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str6) nounwind" [conv/conv.cpp:25]   --->   Operation 144 'specloopname' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 145 [1/4] (10.5ns)   --->   "%w_sum_3 = fadd float %w_sum_2_0, %tmp_s" [conv/conv.cpp:26]   --->   Operation 145 'fadd' 'w_sum_3' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 146 [1/1] (0.00ns)   --->   "br label %5" [conv/conv.cpp:24]   --->   Operation 146 'br' <Predicate = true> <Delay = 0.00>

State 13 <SV = 6> <Delay = 6.81>
ST_13 : Operation 147 [1/1] (0.00ns)   --->   "%w_sum_2_1 = phi float [ %w_sum_2_0, %W_Col_Loop ], [ %w_sum_3_1, %8 ]" [conv/conv.cpp:26]   --->   Operation 147 'phi' 'w_sum_2_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 148 [1/1] (0.00ns)   --->   "%ch_0_1 = phi i3 [ 0, %W_Col_Loop ], [ %add_ln24_1, %8 ]" [conv/conv.cpp:24]   --->   Operation 148 'phi' 'ch_0_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 149 [1/1] (1.13ns)   --->   "%icmp_ln24_1 = icmp eq i3 %ch_0_1, -2" [conv/conv.cpp:24]   --->   Operation 149 'icmp' 'icmp_ln24_1' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 150 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6) nounwind"   --->   Operation 150 'speclooptripcount' 'empty_10' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 151 [1/1] (1.65ns)   --->   "%add_ln24_1 = add i3 %ch_0_1, 1" [conv/conv.cpp:24]   --->   Operation 151 'add' 'add_ln24_1' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 152 [1/1] (0.00ns)   --->   "br i1 %icmp_ln24_1, label %W_Col_Loop1, label %8" [conv/conv.cpp:24]   --->   Operation 152 'br' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 153 [1/1] (0.00ns)   --->   "%zext_ln26_13 = zext i3 %ch_0_1 to i11" [conv/conv.cpp:26]   --->   Operation 153 'zext' 'zext_ln26_13' <Predicate = (!icmp_ln24_1)> <Delay = 0.00>
ST_13 : Operation 154 [1/1] (0.00ns)   --->   "%zext_ln26_14 = zext i3 %ch_0_1 to i6" [conv/conv.cpp:26]   --->   Operation 154 'zext' 'zext_ln26_14' <Predicate = (!icmp_ln24_1)> <Delay = 0.00>
ST_13 : Operation 155 [1/1] (1.82ns)   --->   "%add_ln26_9 = add i6 %zext_ln26_14, %sub_ln26" [conv/conv.cpp:26]   --->   Operation 155 'add' 'add_ln26_9' <Predicate = (!icmp_ln24_1)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 156 [1/1] (0.00ns)   --->   "%tmp_21_cast = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 %add_ln26_9, i4 0)" [conv/conv.cpp:26]   --->   Operation 156 'bitconcatenate' 'tmp_21_cast' <Predicate = (!icmp_ln24_1)> <Delay = 0.00>
ST_13 : Operation 157 [1/1] (1.73ns)   --->   "%add_ln26_10 = add i10 %zext_ln35_2, %tmp_21_cast" [conv/conv.cpp:26]   --->   Operation 157 'add' 'add_ln26_10' <Predicate = (!icmp_ln24_1)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 158 [1/1] (0.00ns)   --->   "%zext_ln26_15 = zext i10 %add_ln26_10 to i64" [conv/conv.cpp:26]   --->   Operation 158 'zext' 'zext_ln26_15' <Predicate = (!icmp_ln24_1)> <Delay = 0.00>
ST_13 : Operation 159 [1/1] (0.00ns)   --->   "%conv_weights_1_addr = getelementptr [288 x float]* @conv_weights_1, i64 0, i64 %zext_ln26_15" [conv/conv.cpp:26]   --->   Operation 159 'getelementptr' 'conv_weights_1_addr' <Predicate = (!icmp_ln24_1)> <Delay = 0.00>
ST_13 : Operation 160 [1/1] (1.63ns)   --->   "%add_ln26_11 = add i11 %zext_ln26_13, %sub_ln26_2" [conv/conv.cpp:26]   --->   Operation 160 'add' 'add_ln26_11' <Predicate = (!icmp_ln24_1)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 161 [1/1] (0.00ns)   --->   "%zext_ln26_16 = zext i11 %add_ln26_11 to i64" [conv/conv.cpp:26]   --->   Operation 161 'zext' 'zext_ln26_16' <Predicate = (!icmp_ln24_1)> <Delay = 0.00>
ST_13 : Operation 162 [1/1] (0.00ns)   --->   "%input_addr_1 = getelementptr [1014 x float]* %input_r, i64 0, i64 %zext_ln26_16" [conv/conv.cpp:26]   --->   Operation 162 'getelementptr' 'input_addr_1' <Predicate = (!icmp_ln24_1)> <Delay = 0.00>
ST_13 : Operation 163 [2/2] (3.25ns)   --->   "%conv_weights_1_load = load float* %conv_weights_1_addr, align 4" [conv/conv.cpp:26]   --->   Operation 163 'load' 'conv_weights_1_load' <Predicate = (!icmp_ln24_1)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_13 : Operation 164 [2/2] (3.25ns)   --->   "%input_load_1 = load float* %input_addr_1, align 4" [conv/conv.cpp:26]   --->   Operation 164 'load' 'input_load_1' <Predicate = (!icmp_ln24_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_13 : Operation 165 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_5) nounwind" [conv/conv.cpp:28]   --->   Operation 165 'specregionend' 'empty_9' <Predicate = (icmp_ln24_1)> <Delay = 0.00>
ST_13 : Operation 166 [1/1] (0.00ns)   --->   "%tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv/conv.cpp:22]   --->   Operation 166 'specregionbegin' 'tmp_6' <Predicate = (icmp_ln24_1)> <Delay = 0.00>
ST_13 : Operation 167 [1/1] (1.76ns)   --->   "br label %9" [conv/conv.cpp:24]   --->   Operation 167 'br' <Predicate = (icmp_ln24_1)> <Delay = 1.76>

State 14 <SV = 7> <Delay = 15.6>
ST_14 : Operation 168 [1/2] (3.25ns)   --->   "%conv_weights_1_load = load float* %conv_weights_1_addr, align 4" [conv/conv.cpp:26]   --->   Operation 168 'load' 'conv_weights_1_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_14 : Operation 169 [1/2] (3.25ns)   --->   "%input_load_1 = load float* %input_addr_1, align 4" [conv/conv.cpp:26]   --->   Operation 169 'load' 'input_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_14 : Operation 170 [2/2] (12.3ns)   --->   "%tmp_1_1 = fmul float %conv_weights_1_load, %input_load_1" [conv/conv.cpp:26]   --->   Operation 170 'fmul' 'tmp_1_1' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 8> <Delay = 12.3>
ST_15 : Operation 171 [1/2] (12.3ns)   --->   "%tmp_1_1 = fmul float %conv_weights_1_load, %input_load_1" [conv/conv.cpp:26]   --->   Operation 171 'fmul' 'tmp_1_1' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 9> <Delay = 10.5>
ST_16 : Operation 172 [4/4] (10.5ns)   --->   "%w_sum_3_1 = fadd float %w_sum_2_1, %tmp_1_1" [conv/conv.cpp:26]   --->   Operation 172 'fadd' 'w_sum_3_1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 10> <Delay = 10.5>
ST_17 : Operation 173 [3/4] (10.5ns)   --->   "%w_sum_3_1 = fadd float %w_sum_2_1, %tmp_1_1" [conv/conv.cpp:26]   --->   Operation 173 'fadd' 'w_sum_3_1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 11> <Delay = 10.5>
ST_18 : Operation 174 [2/4] (10.5ns)   --->   "%w_sum_3_1 = fadd float %w_sum_2_1, %tmp_1_1" [conv/conv.cpp:26]   --->   Operation 174 'fadd' 'w_sum_3_1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 12> <Delay = 10.5>
ST_19 : Operation 175 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str6) nounwind" [conv/conv.cpp:25]   --->   Operation 175 'specloopname' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 176 [1/4] (10.5ns)   --->   "%w_sum_3_1 = fadd float %w_sum_2_1, %tmp_1_1" [conv/conv.cpp:26]   --->   Operation 176 'fadd' 'w_sum_3_1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 177 [1/1] (0.00ns)   --->   "br label %7" [conv/conv.cpp:24]   --->   Operation 177 'br' <Predicate = true> <Delay = 0.00>

State 20 <SV = 7> <Delay = 6.81>
ST_20 : Operation 178 [1/1] (0.00ns)   --->   "%w_sum_2_2 = phi float [ %w_sum_2_1, %W_Col_Loop1 ], [ %w_sum_3_2, %10 ]" [conv/conv.cpp:26]   --->   Operation 178 'phi' 'w_sum_2_2' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 179 [1/1] (0.00ns)   --->   "%ch_0_2 = phi i3 [ 0, %W_Col_Loop1 ], [ %add_ln24_2, %10 ]" [conv/conv.cpp:24]   --->   Operation 179 'phi' 'ch_0_2' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 180 [1/1] (1.13ns)   --->   "%icmp_ln24_2 = icmp eq i3 %ch_0_2, -2" [conv/conv.cpp:24]   --->   Operation 180 'icmp' 'icmp_ln24_2' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 181 [1/1] (0.00ns)   --->   "%empty_12 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6) nounwind"   --->   Operation 181 'speclooptripcount' 'empty_12' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 182 [1/1] (1.65ns)   --->   "%add_ln24_2 = add i3 %ch_0_2, 1" [conv/conv.cpp:24]   --->   Operation 182 'add' 'add_ln24_2' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 183 [1/1] (0.00ns)   --->   "br i1 %icmp_ln24_2, label %W_Col_Loop_end, label %10" [conv/conv.cpp:24]   --->   Operation 183 'br' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 184 [1/1] (0.00ns)   --->   "%zext_ln26_17 = zext i3 %ch_0_2 to i11" [conv/conv.cpp:26]   --->   Operation 184 'zext' 'zext_ln26_17' <Predicate = (!icmp_ln24_2)> <Delay = 0.00>
ST_20 : Operation 185 [1/1] (0.00ns)   --->   "%zext_ln26_18 = zext i3 %ch_0_2 to i6" [conv/conv.cpp:26]   --->   Operation 185 'zext' 'zext_ln26_18' <Predicate = (!icmp_ln24_2)> <Delay = 0.00>
ST_20 : Operation 186 [1/1] (1.82ns)   --->   "%add_ln26_12 = add i6 %zext_ln26_18, %sub_ln26" [conv/conv.cpp:26]   --->   Operation 186 'add' 'add_ln26_12' <Predicate = (!icmp_ln24_2)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 187 [1/1] (0.00ns)   --->   "%tmp_23_cast = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 %add_ln26_12, i4 0)" [conv/conv.cpp:26]   --->   Operation 187 'bitconcatenate' 'tmp_23_cast' <Predicate = (!icmp_ln24_2)> <Delay = 0.00>
ST_20 : Operation 188 [1/1] (1.73ns)   --->   "%add_ln26_13 = add i10 %zext_ln35_2, %tmp_23_cast" [conv/conv.cpp:26]   --->   Operation 188 'add' 'add_ln26_13' <Predicate = (!icmp_ln24_2)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 189 [1/1] (0.00ns)   --->   "%zext_ln26_19 = zext i10 %add_ln26_13 to i64" [conv/conv.cpp:26]   --->   Operation 189 'zext' 'zext_ln26_19' <Predicate = (!icmp_ln24_2)> <Delay = 0.00>
ST_20 : Operation 190 [1/1] (0.00ns)   --->   "%conv_weights_2_addr = getelementptr [288 x float]* @conv_weights_2, i64 0, i64 %zext_ln26_19" [conv/conv.cpp:26]   --->   Operation 190 'getelementptr' 'conv_weights_2_addr' <Predicate = (!icmp_ln24_2)> <Delay = 0.00>
ST_20 : Operation 191 [1/1] (1.63ns)   --->   "%add_ln26_14 = add i11 %zext_ln26_17, %sub_ln26_3" [conv/conv.cpp:26]   --->   Operation 191 'add' 'add_ln26_14' <Predicate = (!icmp_ln24_2)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 192 [1/1] (0.00ns)   --->   "%zext_ln26_20 = zext i11 %add_ln26_14 to i64" [conv/conv.cpp:26]   --->   Operation 192 'zext' 'zext_ln26_20' <Predicate = (!icmp_ln24_2)> <Delay = 0.00>
ST_20 : Operation 193 [1/1] (0.00ns)   --->   "%input_addr_2 = getelementptr [1014 x float]* %input_r, i64 0, i64 %zext_ln26_20" [conv/conv.cpp:26]   --->   Operation 193 'getelementptr' 'input_addr_2' <Predicate = (!icmp_ln24_2)> <Delay = 0.00>
ST_20 : Operation 194 [2/2] (3.25ns)   --->   "%conv_weights_2_load = load float* %conv_weights_2_addr, align 4" [conv/conv.cpp:26]   --->   Operation 194 'load' 'conv_weights_2_load' <Predicate = (!icmp_ln24_2)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_20 : Operation 195 [2/2] (3.25ns)   --->   "%input_load_2 = load float* %input_addr_2, align 4" [conv/conv.cpp:26]   --->   Operation 195 'load' 'input_load_2' <Predicate = (!icmp_ln24_2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_20 : Operation 196 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_6) nounwind" [conv/conv.cpp:28]   --->   Operation 196 'specregionend' 'empty_11' <Predicate = (icmp_ln24_2)> <Delay = 0.00>
ST_20 : Operation 197 [1/1] (0.00ns)   --->   "br label %4" [conv/conv.cpp:18]   --->   Operation 197 'br' <Predicate = (icmp_ln24_2)> <Delay = 0.00>

State 21 <SV = 8> <Delay = 15.6>
ST_21 : Operation 198 [1/2] (3.25ns)   --->   "%conv_weights_2_load = load float* %conv_weights_2_addr, align 4" [conv/conv.cpp:26]   --->   Operation 198 'load' 'conv_weights_2_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_21 : Operation 199 [1/2] (3.25ns)   --->   "%input_load_2 = load float* %input_addr_2, align 4" [conv/conv.cpp:26]   --->   Operation 199 'load' 'input_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_21 : Operation 200 [2/2] (12.3ns)   --->   "%tmp_1_2 = fmul float %conv_weights_2_load, %input_load_2" [conv/conv.cpp:26]   --->   Operation 200 'fmul' 'tmp_1_2' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 9> <Delay = 12.3>
ST_22 : Operation 201 [1/2] (12.3ns)   --->   "%tmp_1_2 = fmul float %conv_weights_2_load, %input_load_2" [conv/conv.cpp:26]   --->   Operation 201 'fmul' 'tmp_1_2' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 10> <Delay = 10.5>
ST_23 : Operation 202 [4/4] (10.5ns)   --->   "%w_sum_3_2 = fadd float %w_sum_2_2, %tmp_1_2" [conv/conv.cpp:26]   --->   Operation 202 'fadd' 'w_sum_3_2' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 11> <Delay = 10.5>
ST_24 : Operation 203 [3/4] (10.5ns)   --->   "%w_sum_3_2 = fadd float %w_sum_2_2, %tmp_1_2" [conv/conv.cpp:26]   --->   Operation 203 'fadd' 'w_sum_3_2' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 12> <Delay = 10.5>
ST_25 : Operation 204 [2/4] (10.5ns)   --->   "%w_sum_3_2 = fadd float %w_sum_2_2, %tmp_1_2" [conv/conv.cpp:26]   --->   Operation 204 'fadd' 'w_sum_3_2' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 13> <Delay = 10.5>
ST_26 : Operation 205 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str6) nounwind" [conv/conv.cpp:25]   --->   Operation 205 'specloopname' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 206 [1/4] (10.5ns)   --->   "%w_sum_3_2 = fadd float %w_sum_2_2, %tmp_1_2" [conv/conv.cpp:26]   --->   Operation 206 'fadd' 'w_sum_3_2' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 207 [1/1] (0.00ns)   --->   "br label %9" [conv/conv.cpp:24]   --->   Operation 207 'br' <Predicate = true> <Delay = 0.00>

State 27 <SV = 5> <Delay = 13.7>
ST_27 : Operation 208 [1/2] (3.25ns)   --->   "%conv_bias_load = load float* %conv_bias_addr, align 4" [conv/conv.cpp:31]   --->   Operation 208 'load' 'conv_bias_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_27 : Operation 209 [4/4] (10.5ns)   --->   "%w_sum = fadd float %w_sum_0, %conv_bias_load" [conv/conv.cpp:31]   --->   Operation 209 'fadd' 'w_sum' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 6> <Delay = 10.5>
ST_28 : Operation 210 [3/4] (10.5ns)   --->   "%w_sum = fadd float %w_sum_0, %conv_bias_load" [conv/conv.cpp:31]   --->   Operation 210 'fadd' 'w_sum' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 7> <Delay = 10.5>
ST_29 : Operation 211 [2/4] (10.5ns)   --->   "%w_sum = fadd float %w_sum_0, %conv_bias_load" [conv/conv.cpp:31]   --->   Operation 211 'fadd' 'w_sum' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 8> <Delay = 15.9>
ST_30 : Operation 212 [1/4] (10.5ns)   --->   "%w_sum = fadd float %w_sum_0, %conv_bias_load" [conv/conv.cpp:31]   --->   Operation 212 'fadd' 'w_sum' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 213 [2/2] (5.43ns)   --->   "%tmp_7 = fcmp ogt float %w_sum, 0.000000e+00" [conv/conv.cpp:34]   --->   Operation 213 'fcmp' 'tmp_7' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 9> <Delay = 9.66>
ST_31 : Operation 214 [1/1] (0.00ns)   --->   "%bitcast_ln34 = bitcast float %w_sum to i32" [conv/conv.cpp:34]   --->   Operation 214 'bitcast' 'bitcast_ln34' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 215 [1/1] (0.00ns)   --->   "%tmp = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34, i32 23, i32 30)" [conv/conv.cpp:34]   --->   Operation 215 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 216 [1/1] (0.00ns)   --->   "%trunc_ln34 = trunc i32 %bitcast_ln34 to i23" [conv/conv.cpp:34]   --->   Operation 216 'trunc' 'trunc_ln34' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 217 [1/1] (1.55ns)   --->   "%icmp_ln34 = icmp ne i8 %tmp, -1" [conv/conv.cpp:34]   --->   Operation 217 'icmp' 'icmp_ln34' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 218 [1/1] (2.44ns)   --->   "%icmp_ln34_1 = icmp eq i23 %trunc_ln34, 0" [conv/conv.cpp:34]   --->   Operation 218 'icmp' 'icmp_ln34_1' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 219 [1/1] (0.00ns) (grouped into LUT with out node w_sum_1)   --->   "%or_ln34 = or i1 %icmp_ln34_1, %icmp_ln34" [conv/conv.cpp:34]   --->   Operation 219 'or' 'or_ln34' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 220 [1/2] (5.43ns)   --->   "%tmp_7 = fcmp ogt float %w_sum, 0.000000e+00" [conv/conv.cpp:34]   --->   Operation 220 'fcmp' 'tmp_7' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 221 [1/1] (0.00ns) (grouped into LUT with out node w_sum_1)   --->   "%and_ln34 = and i1 %or_ln34, %tmp_7" [conv/conv.cpp:34]   --->   Operation 221 'and' 'and_ln34' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 222 [1/1] (0.97ns) (out node of the LUT)   --->   "%w_sum_1 = select i1 %and_ln34, float %w_sum, float 0.000000e+00" [conv/conv.cpp:34]   --->   Operation 222 'select' 'w_sum_1' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 223 [1/1] (3.25ns)   --->   "store float %w_sum_1, float* %conv_out_addr, align 4" [conv/conv.cpp:35]   --->   Operation 223 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_31 : Operation 224 [1/1] (0.00ns)   --->   "%empty_13 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str2, i32 %tmp_3) nounwind" [conv/conv.cpp:38]   --->   Operation 224 'specregionend' 'empty_13' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 225 [1/1] (0.00ns)   --->   "br label %3" [conv/conv.cpp:14]   --->   Operation 225 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ conv_weights_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_weights_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_weights_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_bias]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0     (specbitsmap      ) [ 00000000000000000000000000000000]
specbitsmap_ln0     (specbitsmap      ) [ 00000000000000000000000000000000]
spectopmodule_ln0   (spectopmodule    ) [ 00000000000000000000000000000000]
br_ln8              (br               ) [ 01111111111111111111111111111111]
r_0                 (phi              ) [ 00101111111111111111111111111111]
phi_mul             (phi              ) [ 00111111111111111111111111111111]
add_ln8             (add              ) [ 01111111111111111111111111111111]
icmp_ln8            (icmp             ) [ 00111111111111111111111111111111]
empty               (speclooptripcount) [ 00000000000000000000000000000000]
r                   (add              ) [ 01111111111111111111111111111111]
br_ln8              (br               ) [ 00000000000000000000000000000000]
specloopname_ln9    (specloopname     ) [ 00000000000000000000000000000000]
tmp_1               (specregionbegin  ) [ 00011111111111111111111111111111]
br_ln11             (br               ) [ 00111111111111111111111111111111]
ret_ln41            (ret              ) [ 00000000000000000000000000000000]
c_0                 (phi              ) [ 00010000000000000000000000000000]
icmp_ln11           (icmp             ) [ 00111111111111111111111111111111]
empty_4             (speclooptripcount) [ 00000000000000000000000000000000]
c                   (add              ) [ 00111111111111111111111111111111]
br_ln11             (br               ) [ 00000000000000000000000000000000]
specloopname_ln12   (specloopname     ) [ 00000000000000000000000000000000]
tmp_2               (specregionbegin  ) [ 00001111111111111111111111111111]
zext_ln35           (zext             ) [ 00001111111111111111111111111111]
zext_ln35_1         (zext             ) [ 00000000000000000000000000000000]
add_ln35            (add              ) [ 00000000000000000000000000000000]
tmp_8               (bitconcatenate   ) [ 00000000000000000000000000000000]
zext_ln26_1         (zext             ) [ 00001111111111111111111111111111]
zext_ln26_2         (zext             ) [ 00001111111111111111111111111111]
add_ln26_2          (add              ) [ 00000000000000000000000000000000]
zext_ln14           (zext             ) [ 00001111111111111111111111111111]
br_ln14             (br               ) [ 00111111111111111111111111111111]
empty_15            (specregionend    ) [ 00000000000000000000000000000000]
br_ln8              (br               ) [ 01111111111111111111111111111111]
f_0                 (phi              ) [ 00001000000000000000000000000000]
icmp_ln14           (icmp             ) [ 00111111111111111111111111111111]
empty_5             (speclooptripcount) [ 00000000000000000000000000000000]
f                   (add              ) [ 00111111111111111111111111111111]
br_ln14             (br               ) [ 00000000000000000000000000000000]
specloopname_ln15   (specloopname     ) [ 00000000000000000000000000000000]
tmp_3               (specregionbegin  ) [ 00000111111111111111111111111111]
zext_ln26           (zext             ) [ 00000111111111111111111111100000]
zext_ln35_2         (zext             ) [ 00000111111111111111111111100000]
zext_ln35_3         (zext             ) [ 00000000000000000000000000000000]
add_ln35_1          (add              ) [ 00000000000000000000000000000000]
zext_ln35_4         (zext             ) [ 00000000000000000000000000000000]
conv_out_addr       (getelementptr    ) [ 00000111111111111111111111111111]
br_ln18             (br               ) [ 00111111111111111111111111111111]
empty_14            (specregionend    ) [ 00000000000000000000000000000000]
br_ln11             (br               ) [ 00111111111111111111111111111111]
wr_0                (phi              ) [ 00000100000000000000000000000000]
w_sum_0             (phi              ) [ 00000111111110000000000000011110]
zext_ln18           (zext             ) [ 00000000000000000000000000000000]
icmp_ln18           (icmp             ) [ 00111111111111111111111111111111]
empty_6             (speclooptripcount) [ 00000000000000000000000000000000]
wr                  (add              ) [ 00111111111111111111111111111111]
br_ln18             (br               ) [ 00000000000000000000000000000000]
specloopname_ln19   (specloopname     ) [ 00000000000000000000000000000000]
tmp_9               (bitconcatenate   ) [ 00000000000000000000000000000000]
zext_ln26_3         (zext             ) [ 00000000000000000000000000000000]
tmp_10              (bitconcatenate   ) [ 00000000000000000000000000000000]
zext_ln26_4         (zext             ) [ 00000000000000000000000000000000]
sub_ln26            (sub              ) [ 00000011111111111111111111100000]
add_ln26            (add              ) [ 00000000000000000000000000000000]
zext_ln26_5         (zext             ) [ 00000000000000000000000000000000]
mul_ln26            (mul              ) [ 00000000000000000000000000000000]
add_ln26_3          (add              ) [ 00000000000000000000000000000000]
p_shl4_cast         (bitconcatenate   ) [ 00000000000000000000000000000000]
tmp_11              (bitconcatenate   ) [ 00000000000000000000000000000000]
zext_ln26_6         (zext             ) [ 00000000000000000000000000000000]
sub_ln26_1          (sub              ) [ 00000011111110000000000000000000]
add_ln26_4          (add              ) [ 00000000000000000000000000000000]
p_shl2_cast         (bitconcatenate   ) [ 00000000000000000000000000000000]
tmp_12              (bitconcatenate   ) [ 00000000000000000000000000000000]
zext_ln26_7         (zext             ) [ 00000000000000000000000000000000]
sub_ln26_2          (sub              ) [ 00000011111111111111000000000000]
add_ln26_5          (add              ) [ 00000000000000000000000000000000]
p_shl_cast          (bitconcatenate   ) [ 00000000000000000000000000000000]
tmp_13              (bitconcatenate   ) [ 00000000000000000000000000000000]
zext_ln26_8         (zext             ) [ 00000000000000000000000000000000]
sub_ln26_3          (sub              ) [ 00000011111111111111111111100000]
tmp_4               (specregionbegin  ) [ 00000011111110000000000000000000]
br_ln24             (br               ) [ 00111111111111111111111111111111]
conv_bias_addr      (getelementptr    ) [ 00000000000000000000000000010000]
w_sum_2_0           (phi              ) [ 00000011111111111111000000000000]
ch_0_0              (phi              ) [ 00000010000000000000000000000000]
icmp_ln24           (icmp             ) [ 00111111111111111111111111111111]
empty_8             (speclooptripcount) [ 00000000000000000000000000000000]
add_ln24            (add              ) [ 00111111111111111111111111111111]
br_ln24             (br               ) [ 00000000000000000000000000000000]
zext_ln26_9         (zext             ) [ 00000000000000000000000000000000]
zext_ln26_10        (zext             ) [ 00000000000000000000000000000000]
add_ln26_6          (add              ) [ 00000000000000000000000000000000]
tmp_19_cast         (bitconcatenate   ) [ 00000000000000000000000000000000]
add_ln26_7          (add              ) [ 00000000000000000000000000000000]
zext_ln26_11        (zext             ) [ 00000000000000000000000000000000]
conv_weights_0_addr (getelementptr    ) [ 00000001000000000000000000000000]
add_ln26_8          (add              ) [ 00000000000000000000000000000000]
zext_ln26_12        (zext             ) [ 00000000000000000000000000000000]
input_addr          (getelementptr    ) [ 00000001000000000000000000000000]
empty_7             (specregionend    ) [ 00000000000000000000000000000000]
tmp_5               (specregionbegin  ) [ 00000000000001111111000000000000]
br_ln24             (br               ) [ 00111111111111111111111111111111]
conv_weights_0_load (load             ) [ 00000000100000000000000000000000]
input_load          (load             ) [ 00000000100000000000000000000000]
tmp_s               (fmul             ) [ 00000000011110000000000000000000]
specloopname_ln25   (specloopname     ) [ 00000000000000000000000000000000]
w_sum_3             (fadd             ) [ 00111111111111111111111111111111]
br_ln24             (br               ) [ 00111111111111111111111111111111]
w_sum_2_1           (phi              ) [ 00000000000001111111111111100000]
ch_0_1              (phi              ) [ 00000000000001000000000000000000]
icmp_ln24_1         (icmp             ) [ 00111111111111111111111111111111]
empty_10            (speclooptripcount) [ 00000000000000000000000000000000]
add_ln24_1          (add              ) [ 00111111111111111111111111111111]
br_ln24             (br               ) [ 00000000000000000000000000000000]
zext_ln26_13        (zext             ) [ 00000000000000000000000000000000]
zext_ln26_14        (zext             ) [ 00000000000000000000000000000000]
add_ln26_9          (add              ) [ 00000000000000000000000000000000]
tmp_21_cast         (bitconcatenate   ) [ 00000000000000000000000000000000]
add_ln26_10         (add              ) [ 00000000000000000000000000000000]
zext_ln26_15        (zext             ) [ 00000000000000000000000000000000]
conv_weights_1_addr (getelementptr    ) [ 00000000000000100000000000000000]
add_ln26_11         (add              ) [ 00000000000000000000000000000000]
zext_ln26_16        (zext             ) [ 00000000000000000000000000000000]
input_addr_1        (getelementptr    ) [ 00000000000000100000000000000000]
empty_9             (specregionend    ) [ 00000000000000000000000000000000]
tmp_6               (specregionbegin  ) [ 00000000000000000000111111100000]
br_ln24             (br               ) [ 00111111111111111111111111111111]
conv_weights_1_load (load             ) [ 00000000000000010000000000000000]
input_load_1        (load             ) [ 00000000000000010000000000000000]
tmp_1_1             (fmul             ) [ 00000000000000001111000000000000]
specloopname_ln25   (specloopname     ) [ 00000000000000000000000000000000]
w_sum_3_1           (fadd             ) [ 00111111111111111111111111111111]
br_ln24             (br               ) [ 00111111111111111111111111111111]
w_sum_2_2           (phi              ) [ 00111100000000000000111111111111]
ch_0_2              (phi              ) [ 00000000000000000000100000000000]
icmp_ln24_2         (icmp             ) [ 00111111111111111111111111111111]
empty_12            (speclooptripcount) [ 00000000000000000000000000000000]
add_ln24_2          (add              ) [ 00111111111111111111111111111111]
br_ln24             (br               ) [ 00000000000000000000000000000000]
zext_ln26_17        (zext             ) [ 00000000000000000000000000000000]
zext_ln26_18        (zext             ) [ 00000000000000000000000000000000]
add_ln26_12         (add              ) [ 00000000000000000000000000000000]
tmp_23_cast         (bitconcatenate   ) [ 00000000000000000000000000000000]
add_ln26_13         (add              ) [ 00000000000000000000000000000000]
zext_ln26_19        (zext             ) [ 00000000000000000000000000000000]
conv_weights_2_addr (getelementptr    ) [ 00000000000000000000010000000000]
add_ln26_14         (add              ) [ 00000000000000000000000000000000]
zext_ln26_20        (zext             ) [ 00000000000000000000000000000000]
input_addr_2        (getelementptr    ) [ 00000000000000000000010000000000]
empty_11            (specregionend    ) [ 00000000000000000000000000000000]
br_ln18             (br               ) [ 00111111111111111111111111111111]
conv_weights_2_load (load             ) [ 00000000000000000000001000000000]
input_load_2        (load             ) [ 00000000000000000000001000000000]
tmp_1_2             (fmul             ) [ 00000000000000000000000111100000]
specloopname_ln25   (specloopname     ) [ 00000000000000000000000000000000]
w_sum_3_2           (fadd             ) [ 00111111111111111111111111111111]
br_ln24             (br               ) [ 00111111111111111111111111111111]
conv_bias_load      (load             ) [ 00000000000000000000000000001110]
w_sum               (fadd             ) [ 00000000000000000000000000000001]
bitcast_ln34        (bitcast          ) [ 00000000000000000000000000000000]
tmp                 (partselect       ) [ 00000000000000000000000000000000]
trunc_ln34          (trunc            ) [ 00000000000000000000000000000000]
icmp_ln34           (icmp             ) [ 00000000000000000000000000000000]
icmp_ln34_1         (icmp             ) [ 00000000000000000000000000000000]
or_ln34             (or               ) [ 00000000000000000000000000000000]
tmp_7               (fcmp             ) [ 00000000000000000000000000000000]
and_ln34            (and              ) [ 00000000000000000000000000000000]
w_sum_1             (select           ) [ 00000000000000000000000000000000]
store_ln35          (store            ) [ 00000000000000000000000000000000]
empty_13            (specregionend    ) [ 00000000000000000000000000000000]
br_ln14             (br               ) [ 00111111111111111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="conv_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_out"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="conv_weights_0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_weights_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="conv_weights_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_weights_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="conv_weights_2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_weights_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="conv_bias">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_bias"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i7.i4"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i2.i3"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i3.i2.i1"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i8.i3"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i8.i1"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i6.i4"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1004" name="conv_out_addr_gep_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="32" slack="0"/>
<pin id="108" dir="0" index="1" bw="1" slack="0"/>
<pin id="109" dir="0" index="2" bw="12" slack="0"/>
<pin id="110" dir="1" index="3" bw="11" slack="6"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_out_addr/4 "/>
</bind>
</comp>

<comp id="113" class="1004" name="conv_bias_addr_gep_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="32" slack="0"/>
<pin id="115" dir="0" index="1" bw="1" slack="0"/>
<pin id="116" dir="0" index="2" bw="5" slack="1"/>
<pin id="117" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_bias_addr/5 "/>
</bind>
</comp>

<comp id="120" class="1004" name="grp_access_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="4" slack="0"/>
<pin id="122" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="123" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="124" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_bias_load/5 "/>
</bind>
</comp>

<comp id="126" class="1004" name="conv_weights_0_addr_gep_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="32" slack="0"/>
<pin id="128" dir="0" index="1" bw="1" slack="0"/>
<pin id="129" dir="0" index="2" bw="10" slack="0"/>
<pin id="130" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_weights_0_addr/6 "/>
</bind>
</comp>

<comp id="133" class="1004" name="input_addr_gep_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="32" slack="0"/>
<pin id="135" dir="0" index="1" bw="1" slack="0"/>
<pin id="136" dir="0" index="2" bw="11" slack="0"/>
<pin id="137" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr/6 "/>
</bind>
</comp>

<comp id="140" class="1004" name="grp_access_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="9" slack="0"/>
<pin id="142" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="143" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="144" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_weights_0_load/6 "/>
</bind>
</comp>

<comp id="146" class="1004" name="grp_access_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="10" slack="0"/>
<pin id="148" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="149" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="150" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_load/6 input_load_1/13 input_load_2/20 "/>
</bind>
</comp>

<comp id="152" class="1004" name="conv_weights_1_addr_gep_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="32" slack="0"/>
<pin id="154" dir="0" index="1" bw="1" slack="0"/>
<pin id="155" dir="0" index="2" bw="10" slack="0"/>
<pin id="156" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_weights_1_addr/13 "/>
</bind>
</comp>

<comp id="159" class="1004" name="input_addr_1_gep_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="32" slack="0"/>
<pin id="161" dir="0" index="1" bw="1" slack="0"/>
<pin id="162" dir="0" index="2" bw="11" slack="0"/>
<pin id="163" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_1/13 "/>
</bind>
</comp>

<comp id="166" class="1004" name="grp_access_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="9" slack="0"/>
<pin id="168" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="169" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="170" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_weights_1_load/13 "/>
</bind>
</comp>

<comp id="173" class="1004" name="conv_weights_2_addr_gep_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="32" slack="0"/>
<pin id="175" dir="0" index="1" bw="1" slack="0"/>
<pin id="176" dir="0" index="2" bw="10" slack="0"/>
<pin id="177" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_weights_2_addr/20 "/>
</bind>
</comp>

<comp id="180" class="1004" name="input_addr_2_gep_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="32" slack="0"/>
<pin id="182" dir="0" index="1" bw="1" slack="0"/>
<pin id="183" dir="0" index="2" bw="11" slack="0"/>
<pin id="184" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_2/20 "/>
</bind>
</comp>

<comp id="187" class="1004" name="grp_access_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="9" slack="0"/>
<pin id="189" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="190" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="191" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_weights_2_load/20 "/>
</bind>
</comp>

<comp id="194" class="1004" name="store_ln35_access_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="11" slack="6"/>
<pin id="196" dir="0" index="1" bw="32" slack="0"/>
<pin id="197" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="198" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln35/31 "/>
</bind>
</comp>

<comp id="199" class="1005" name="r_0_reg_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="4" slack="1"/>
<pin id="201" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="r_0 (phireg) "/>
</bind>
</comp>

<comp id="203" class="1004" name="r_0_phi_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="1" slack="1"/>
<pin id="205" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="206" dir="0" index="2" bw="4" slack="0"/>
<pin id="207" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="208" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r_0/2 "/>
</bind>
</comp>

<comp id="211" class="1005" name="phi_mul_reg_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="7" slack="1"/>
<pin id="213" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="215" class="1004" name="phi_mul_phi_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="1" slack="1"/>
<pin id="217" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="218" dir="0" index="2" bw="7" slack="0"/>
<pin id="219" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="220" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/2 "/>
</bind>
</comp>

<comp id="223" class="1005" name="c_0_reg_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="4" slack="1"/>
<pin id="225" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c_0 (phireg) "/>
</bind>
</comp>

<comp id="227" class="1004" name="c_0_phi_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="1" slack="1"/>
<pin id="229" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="230" dir="0" index="2" bw="4" slack="0"/>
<pin id="231" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="232" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c_0/3 "/>
</bind>
</comp>

<comp id="234" class="1005" name="f_0_reg_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="5" slack="1"/>
<pin id="236" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="f_0 (phireg) "/>
</bind>
</comp>

<comp id="238" class="1004" name="f_0_phi_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="1" slack="1"/>
<pin id="240" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="241" dir="0" index="2" bw="5" slack="0"/>
<pin id="242" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="243" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="f_0/4 "/>
</bind>
</comp>

<comp id="245" class="1005" name="wr_0_reg_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="2" slack="1"/>
<pin id="247" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="wr_0 (phireg) "/>
</bind>
</comp>

<comp id="249" class="1004" name="wr_0_phi_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="1" slack="1"/>
<pin id="251" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="252" dir="0" index="2" bw="2" slack="0"/>
<pin id="253" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="254" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="wr_0/5 "/>
</bind>
</comp>

<comp id="256" class="1005" name="w_sum_0_reg_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="32" slack="1"/>
<pin id="258" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sum_0 (phireg) "/>
</bind>
</comp>

<comp id="260" class="1004" name="w_sum_0_phi_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="32" slack="1"/>
<pin id="262" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="263" dir="0" index="2" bw="32" slack="1"/>
<pin id="264" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="265" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="w_sum_0/5 "/>
</bind>
</comp>

<comp id="268" class="1005" name="w_sum_2_0_reg_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="32" slack="1"/>
<pin id="270" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sum_2_0 (phireg) "/>
</bind>
</comp>

<comp id="271" class="1004" name="w_sum_2_0_phi_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="32" slack="1"/>
<pin id="273" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="274" dir="0" index="2" bw="32" slack="1"/>
<pin id="275" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="276" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="w_sum_2_0/6 "/>
</bind>
</comp>

<comp id="279" class="1005" name="ch_0_0_reg_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="3" slack="1"/>
<pin id="281" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="ch_0_0 (phireg) "/>
</bind>
</comp>

<comp id="283" class="1004" name="ch_0_0_phi_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="1" slack="1"/>
<pin id="285" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="286" dir="0" index="2" bw="3" slack="0"/>
<pin id="287" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="288" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ch_0_0/6 "/>
</bind>
</comp>

<comp id="290" class="1005" name="w_sum_2_1_reg_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="32" slack="1"/>
<pin id="292" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sum_2_1 (phireg) "/>
</bind>
</comp>

<comp id="293" class="1004" name="w_sum_2_1_phi_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="32" slack="1"/>
<pin id="295" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="296" dir="0" index="2" bw="32" slack="1"/>
<pin id="297" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="298" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="w_sum_2_1/13 "/>
</bind>
</comp>

<comp id="301" class="1005" name="ch_0_1_reg_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="3" slack="1"/>
<pin id="303" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="ch_0_1 (phireg) "/>
</bind>
</comp>

<comp id="305" class="1004" name="ch_0_1_phi_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="1" slack="1"/>
<pin id="307" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="308" dir="0" index="2" bw="3" slack="0"/>
<pin id="309" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="310" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ch_0_1/13 "/>
</bind>
</comp>

<comp id="312" class="1005" name="w_sum_2_2_reg_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="32" slack="1"/>
<pin id="314" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sum_2_2 (phireg) "/>
</bind>
</comp>

<comp id="316" class="1004" name="w_sum_2_2_phi_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="32" slack="1"/>
<pin id="318" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="319" dir="0" index="2" bw="32" slack="1"/>
<pin id="320" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="321" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="w_sum_2_2/20 "/>
</bind>
</comp>

<comp id="324" class="1005" name="ch_0_2_reg_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="3" slack="1"/>
<pin id="326" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="ch_0_2 (phireg) "/>
</bind>
</comp>

<comp id="328" class="1004" name="ch_0_2_phi_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="1" slack="1"/>
<pin id="330" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="331" dir="0" index="2" bw="3" slack="0"/>
<pin id="332" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="333" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ch_0_2/20 "/>
</bind>
</comp>

<comp id="335" class="1004" name="grp_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="32" slack="1"/>
<pin id="337" dir="0" index="1" bw="32" slack="0"/>
<pin id="338" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="w_sum_3/9 w_sum_3_1/16 w_sum_3_2/23 w_sum/27 "/>
</bind>
</comp>

<comp id="344" class="1004" name="grp_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="32" slack="0"/>
<pin id="346" dir="0" index="1" bw="32" slack="0"/>
<pin id="347" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_s/7 tmp_1_1/14 tmp_1_2/21 "/>
</bind>
</comp>

<comp id="352" class="1004" name="grp_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="32" slack="0"/>
<pin id="354" dir="0" index="1" bw="32" slack="0"/>
<pin id="355" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_7/30 "/>
</bind>
</comp>

<comp id="358" class="1005" name="reg_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="32" slack="1"/>
<pin id="360" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="input_load input_load_1 input_load_2 "/>
</bind>
</comp>

<comp id="363" class="1005" name="reg_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="32" slack="1"/>
<pin id="365" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s tmp_1_1 tmp_1_2 "/>
</bind>
</comp>

<comp id="368" class="1004" name="add_ln8_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="7" slack="0"/>
<pin id="370" dir="0" index="1" bw="5" slack="0"/>
<pin id="371" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln8/2 "/>
</bind>
</comp>

<comp id="374" class="1004" name="icmp_ln8_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="4" slack="0"/>
<pin id="376" dir="0" index="1" bw="4" slack="0"/>
<pin id="377" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln8/2 "/>
</bind>
</comp>

<comp id="380" class="1004" name="r_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="4" slack="0"/>
<pin id="382" dir="0" index="1" bw="1" slack="0"/>
<pin id="383" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r/2 "/>
</bind>
</comp>

<comp id="386" class="1004" name="icmp_ln11_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="4" slack="0"/>
<pin id="388" dir="0" index="1" bw="4" slack="0"/>
<pin id="389" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln11/3 "/>
</bind>
</comp>

<comp id="392" class="1004" name="c_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="4" slack="0"/>
<pin id="394" dir="0" index="1" bw="1" slack="0"/>
<pin id="395" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c/3 "/>
</bind>
</comp>

<comp id="398" class="1004" name="zext_ln35_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="4" slack="0"/>
<pin id="400" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35/3 "/>
</bind>
</comp>

<comp id="402" class="1004" name="zext_ln35_1_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="4" slack="0"/>
<pin id="404" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35_1/3 "/>
</bind>
</comp>

<comp id="406" class="1004" name="add_ln35_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="7" slack="1"/>
<pin id="408" dir="0" index="1" bw="4" slack="0"/>
<pin id="409" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln35/3 "/>
</bind>
</comp>

<comp id="412" class="1004" name="tmp_8_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="11" slack="0"/>
<pin id="414" dir="0" index="1" bw="7" slack="0"/>
<pin id="415" dir="0" index="2" bw="1" slack="0"/>
<pin id="416" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_8/3 "/>
</bind>
</comp>

<comp id="420" class="1004" name="zext_ln26_1_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="11" slack="0"/>
<pin id="422" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_1/3 "/>
</bind>
</comp>

<comp id="424" class="1004" name="zext_ln26_2_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="4" slack="0"/>
<pin id="426" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_2/3 "/>
</bind>
</comp>

<comp id="428" class="1004" name="add_ln26_2_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="4" slack="0"/>
<pin id="430" dir="0" index="1" bw="3" slack="0"/>
<pin id="431" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_2/3 "/>
</bind>
</comp>

<comp id="434" class="1004" name="zext_ln14_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="4" slack="0"/>
<pin id="436" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln14/3 "/>
</bind>
</comp>

<comp id="438" class="1004" name="icmp_ln14_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="5" slack="0"/>
<pin id="440" dir="0" index="1" bw="5" slack="0"/>
<pin id="441" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln14/4 "/>
</bind>
</comp>

<comp id="444" class="1004" name="f_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="5" slack="0"/>
<pin id="446" dir="0" index="1" bw="1" slack="0"/>
<pin id="447" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="f/4 "/>
</bind>
</comp>

<comp id="450" class="1004" name="zext_ln26_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="5" slack="0"/>
<pin id="452" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26/4 "/>
</bind>
</comp>

<comp id="454" class="1004" name="zext_ln35_2_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="5" slack="0"/>
<pin id="456" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35_2/4 "/>
</bind>
</comp>

<comp id="458" class="1004" name="zext_ln35_3_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="5" slack="0"/>
<pin id="460" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35_3/4 "/>
</bind>
</comp>

<comp id="462" class="1004" name="add_ln35_1_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="11" slack="1"/>
<pin id="464" dir="0" index="1" bw="5" slack="0"/>
<pin id="465" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln35_1/4 "/>
</bind>
</comp>

<comp id="467" class="1004" name="zext_ln35_4_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="12" slack="0"/>
<pin id="469" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35_4/4 "/>
</bind>
</comp>

<comp id="472" class="1004" name="zext_ln18_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="2" slack="0"/>
<pin id="474" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18/5 "/>
</bind>
</comp>

<comp id="476" class="1004" name="icmp_ln18_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="2" slack="0"/>
<pin id="478" dir="0" index="1" bw="2" slack="0"/>
<pin id="479" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln18/5 "/>
</bind>
</comp>

<comp id="482" class="1004" name="wr_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="2" slack="0"/>
<pin id="484" dir="0" index="1" bw="1" slack="0"/>
<pin id="485" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="wr/5 "/>
</bind>
</comp>

<comp id="488" class="1004" name="tmp_9_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="5" slack="0"/>
<pin id="490" dir="0" index="1" bw="2" slack="0"/>
<pin id="491" dir="0" index="2" bw="1" slack="0"/>
<pin id="492" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_9/5 "/>
</bind>
</comp>

<comp id="496" class="1004" name="zext_ln26_3_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="5" slack="0"/>
<pin id="498" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_3/5 "/>
</bind>
</comp>

<comp id="500" class="1004" name="tmp_10_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="3" slack="0"/>
<pin id="502" dir="0" index="1" bw="2" slack="0"/>
<pin id="503" dir="0" index="2" bw="1" slack="0"/>
<pin id="504" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_10/5 "/>
</bind>
</comp>

<comp id="508" class="1004" name="zext_ln26_4_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="3" slack="0"/>
<pin id="510" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_4/5 "/>
</bind>
</comp>

<comp id="512" class="1004" name="sub_ln26_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="5" slack="0"/>
<pin id="514" dir="0" index="1" bw="3" slack="0"/>
<pin id="515" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln26/5 "/>
</bind>
</comp>

<comp id="518" class="1004" name="add_ln26_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="4" slack="3"/>
<pin id="520" dir="0" index="1" bw="2" slack="0"/>
<pin id="521" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26/5 "/>
</bind>
</comp>

<comp id="524" class="1004" name="zext_ln26_5_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="4" slack="0"/>
<pin id="526" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_5/5 "/>
</bind>
</comp>

<comp id="528" class="1004" name="mul_ln26_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="4" slack="0"/>
<pin id="530" dir="0" index="1" bw="5" slack="0"/>
<pin id="531" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln26/5 "/>
</bind>
</comp>

<comp id="534" class="1004" name="add_ln26_3_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="4" slack="2"/>
<pin id="536" dir="0" index="1" bw="8" slack="0"/>
<pin id="537" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_3/5 "/>
</bind>
</comp>

<comp id="539" class="1004" name="p_shl4_cast_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="11" slack="0"/>
<pin id="541" dir="0" index="1" bw="8" slack="0"/>
<pin id="542" dir="0" index="2" bw="1" slack="0"/>
<pin id="543" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl4_cast/5 "/>
</bind>
</comp>

<comp id="547" class="1004" name="tmp_11_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="9" slack="0"/>
<pin id="549" dir="0" index="1" bw="8" slack="0"/>
<pin id="550" dir="0" index="2" bw="1" slack="0"/>
<pin id="551" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_11/5 "/>
</bind>
</comp>

<comp id="555" class="1004" name="zext_ln26_6_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="9" slack="0"/>
<pin id="557" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_6/5 "/>
</bind>
</comp>

<comp id="559" class="1004" name="sub_ln26_1_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="11" slack="0"/>
<pin id="561" dir="0" index="1" bw="9" slack="0"/>
<pin id="562" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln26_1/5 "/>
</bind>
</comp>

<comp id="565" class="1004" name="add_ln26_4_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="4" slack="2"/>
<pin id="567" dir="0" index="1" bw="8" slack="0"/>
<pin id="568" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_4/5 "/>
</bind>
</comp>

<comp id="570" class="1004" name="p_shl2_cast_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="11" slack="0"/>
<pin id="572" dir="0" index="1" bw="8" slack="0"/>
<pin id="573" dir="0" index="2" bw="1" slack="0"/>
<pin id="574" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl2_cast/5 "/>
</bind>
</comp>

<comp id="578" class="1004" name="tmp_12_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="9" slack="0"/>
<pin id="580" dir="0" index="1" bw="8" slack="0"/>
<pin id="581" dir="0" index="2" bw="1" slack="0"/>
<pin id="582" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_12/5 "/>
</bind>
</comp>

<comp id="586" class="1004" name="zext_ln26_7_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="9" slack="0"/>
<pin id="588" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_7/5 "/>
</bind>
</comp>

<comp id="590" class="1004" name="sub_ln26_2_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="11" slack="0"/>
<pin id="592" dir="0" index="1" bw="9" slack="0"/>
<pin id="593" dir="1" index="2" bw="11" slack="2"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln26_2/5 "/>
</bind>
</comp>

<comp id="596" class="1004" name="add_ln26_5_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="4" slack="2"/>
<pin id="598" dir="0" index="1" bw="8" slack="0"/>
<pin id="599" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_5/5 "/>
</bind>
</comp>

<comp id="601" class="1004" name="p_shl_cast_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="11" slack="0"/>
<pin id="603" dir="0" index="1" bw="8" slack="0"/>
<pin id="604" dir="0" index="2" bw="1" slack="0"/>
<pin id="605" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl_cast/5 "/>
</bind>
</comp>

<comp id="609" class="1004" name="tmp_13_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="9" slack="0"/>
<pin id="611" dir="0" index="1" bw="8" slack="0"/>
<pin id="612" dir="0" index="2" bw="1" slack="0"/>
<pin id="613" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_13/5 "/>
</bind>
</comp>

<comp id="617" class="1004" name="zext_ln26_8_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="9" slack="0"/>
<pin id="619" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_8/5 "/>
</bind>
</comp>

<comp id="621" class="1004" name="sub_ln26_3_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="11" slack="0"/>
<pin id="623" dir="0" index="1" bw="9" slack="0"/>
<pin id="624" dir="1" index="2" bw="11" slack="3"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln26_3/5 "/>
</bind>
</comp>

<comp id="627" class="1004" name="icmp_ln24_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="3" slack="0"/>
<pin id="629" dir="0" index="1" bw="3" slack="0"/>
<pin id="630" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln24/6 "/>
</bind>
</comp>

<comp id="633" class="1004" name="add_ln24_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="3" slack="0"/>
<pin id="635" dir="0" index="1" bw="1" slack="0"/>
<pin id="636" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24/6 "/>
</bind>
</comp>

<comp id="639" class="1004" name="zext_ln26_9_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="3" slack="0"/>
<pin id="641" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_9/6 "/>
</bind>
</comp>

<comp id="643" class="1004" name="zext_ln26_10_fu_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="3" slack="0"/>
<pin id="645" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_10/6 "/>
</bind>
</comp>

<comp id="647" class="1004" name="add_ln26_6_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="3" slack="0"/>
<pin id="649" dir="0" index="1" bw="6" slack="1"/>
<pin id="650" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_6/6 "/>
</bind>
</comp>

<comp id="652" class="1004" name="tmp_19_cast_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="10" slack="0"/>
<pin id="654" dir="0" index="1" bw="6" slack="0"/>
<pin id="655" dir="0" index="2" bw="1" slack="0"/>
<pin id="656" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_19_cast/6 "/>
</bind>
</comp>

<comp id="660" class="1004" name="add_ln26_7_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="5" slack="2"/>
<pin id="662" dir="0" index="1" bw="10" slack="0"/>
<pin id="663" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_7/6 "/>
</bind>
</comp>

<comp id="665" class="1004" name="zext_ln26_11_fu_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="10" slack="0"/>
<pin id="667" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_11/6 "/>
</bind>
</comp>

<comp id="670" class="1004" name="add_ln26_8_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="3" slack="0"/>
<pin id="672" dir="0" index="1" bw="11" slack="1"/>
<pin id="673" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_8/6 "/>
</bind>
</comp>

<comp id="675" class="1004" name="zext_ln26_12_fu_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="11" slack="0"/>
<pin id="677" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_12/6 "/>
</bind>
</comp>

<comp id="680" class="1004" name="icmp_ln24_1_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="3" slack="0"/>
<pin id="682" dir="0" index="1" bw="3" slack="0"/>
<pin id="683" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln24_1/13 "/>
</bind>
</comp>

<comp id="686" class="1004" name="add_ln24_1_fu_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="3" slack="0"/>
<pin id="688" dir="0" index="1" bw="1" slack="0"/>
<pin id="689" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24_1/13 "/>
</bind>
</comp>

<comp id="692" class="1004" name="zext_ln26_13_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="3" slack="0"/>
<pin id="694" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_13/13 "/>
</bind>
</comp>

<comp id="696" class="1004" name="zext_ln26_14_fu_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="3" slack="0"/>
<pin id="698" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_14/13 "/>
</bind>
</comp>

<comp id="700" class="1004" name="add_ln26_9_fu_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="3" slack="0"/>
<pin id="702" dir="0" index="1" bw="6" slack="2"/>
<pin id="703" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_9/13 "/>
</bind>
</comp>

<comp id="705" class="1004" name="tmp_21_cast_fu_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="10" slack="0"/>
<pin id="707" dir="0" index="1" bw="6" slack="0"/>
<pin id="708" dir="0" index="2" bw="1" slack="0"/>
<pin id="709" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_21_cast/13 "/>
</bind>
</comp>

<comp id="713" class="1004" name="add_ln26_10_fu_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="5" slack="3"/>
<pin id="715" dir="0" index="1" bw="10" slack="0"/>
<pin id="716" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_10/13 "/>
</bind>
</comp>

<comp id="718" class="1004" name="zext_ln26_15_fu_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="10" slack="0"/>
<pin id="720" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_15/13 "/>
</bind>
</comp>

<comp id="723" class="1004" name="add_ln26_11_fu_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="3" slack="0"/>
<pin id="725" dir="0" index="1" bw="11" slack="2"/>
<pin id="726" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_11/13 "/>
</bind>
</comp>

<comp id="728" class="1004" name="zext_ln26_16_fu_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="11" slack="0"/>
<pin id="730" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_16/13 "/>
</bind>
</comp>

<comp id="733" class="1004" name="icmp_ln24_2_fu_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="3" slack="0"/>
<pin id="735" dir="0" index="1" bw="3" slack="0"/>
<pin id="736" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln24_2/20 "/>
</bind>
</comp>

<comp id="739" class="1004" name="add_ln24_2_fu_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="3" slack="0"/>
<pin id="741" dir="0" index="1" bw="1" slack="0"/>
<pin id="742" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24_2/20 "/>
</bind>
</comp>

<comp id="745" class="1004" name="zext_ln26_17_fu_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="3" slack="0"/>
<pin id="747" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_17/20 "/>
</bind>
</comp>

<comp id="749" class="1004" name="zext_ln26_18_fu_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="3" slack="0"/>
<pin id="751" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_18/20 "/>
</bind>
</comp>

<comp id="753" class="1004" name="add_ln26_12_fu_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="3" slack="0"/>
<pin id="755" dir="0" index="1" bw="6" slack="3"/>
<pin id="756" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_12/20 "/>
</bind>
</comp>

<comp id="758" class="1004" name="tmp_23_cast_fu_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="10" slack="0"/>
<pin id="760" dir="0" index="1" bw="6" slack="0"/>
<pin id="761" dir="0" index="2" bw="1" slack="0"/>
<pin id="762" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_23_cast/20 "/>
</bind>
</comp>

<comp id="766" class="1004" name="add_ln26_13_fu_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="5" slack="4"/>
<pin id="768" dir="0" index="1" bw="10" slack="0"/>
<pin id="769" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_13/20 "/>
</bind>
</comp>

<comp id="771" class="1004" name="zext_ln26_19_fu_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="10" slack="0"/>
<pin id="773" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_19/20 "/>
</bind>
</comp>

<comp id="776" class="1004" name="add_ln26_14_fu_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="3" slack="0"/>
<pin id="778" dir="0" index="1" bw="11" slack="3"/>
<pin id="779" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_14/20 "/>
</bind>
</comp>

<comp id="781" class="1004" name="zext_ln26_20_fu_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="11" slack="0"/>
<pin id="783" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_20/20 "/>
</bind>
</comp>

<comp id="786" class="1004" name="bitcast_ln34_fu_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="32" slack="1"/>
<pin id="788" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln34/31 "/>
</bind>
</comp>

<comp id="789" class="1004" name="tmp_fu_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="8" slack="0"/>
<pin id="791" dir="0" index="1" bw="32" slack="0"/>
<pin id="792" dir="0" index="2" bw="6" slack="0"/>
<pin id="793" dir="0" index="3" bw="6" slack="0"/>
<pin id="794" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/31 "/>
</bind>
</comp>

<comp id="799" class="1004" name="trunc_ln34_fu_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="32" slack="0"/>
<pin id="801" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln34/31 "/>
</bind>
</comp>

<comp id="803" class="1004" name="icmp_ln34_fu_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="8" slack="0"/>
<pin id="805" dir="0" index="1" bw="8" slack="0"/>
<pin id="806" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln34/31 "/>
</bind>
</comp>

<comp id="809" class="1004" name="icmp_ln34_1_fu_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="23" slack="0"/>
<pin id="811" dir="0" index="1" bw="23" slack="0"/>
<pin id="812" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln34_1/31 "/>
</bind>
</comp>

<comp id="815" class="1004" name="or_ln34_fu_815">
<pin_list>
<pin id="816" dir="0" index="0" bw="1" slack="0"/>
<pin id="817" dir="0" index="1" bw="1" slack="0"/>
<pin id="818" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln34/31 "/>
</bind>
</comp>

<comp id="821" class="1004" name="and_ln34_fu_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="1" slack="0"/>
<pin id="823" dir="0" index="1" bw="1" slack="0"/>
<pin id="824" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln34/31 "/>
</bind>
</comp>

<comp id="827" class="1004" name="w_sum_1_fu_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="1" slack="0"/>
<pin id="829" dir="0" index="1" bw="32" slack="1"/>
<pin id="830" dir="0" index="2" bw="32" slack="0"/>
<pin id="831" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="w_sum_1/31 "/>
</bind>
</comp>

<comp id="835" class="1005" name="add_ln8_reg_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="7" slack="0"/>
<pin id="837" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="add_ln8 "/>
</bind>
</comp>

<comp id="843" class="1005" name="r_reg_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="4" slack="0"/>
<pin id="845" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="r "/>
</bind>
</comp>

<comp id="851" class="1005" name="c_reg_851">
<pin_list>
<pin id="852" dir="0" index="0" bw="4" slack="0"/>
<pin id="853" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="c "/>
</bind>
</comp>

<comp id="856" class="1005" name="zext_ln35_reg_856">
<pin_list>
<pin id="857" dir="0" index="0" bw="8" slack="2"/>
<pin id="858" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln35 "/>
</bind>
</comp>

<comp id="861" class="1005" name="zext_ln26_1_reg_861">
<pin_list>
<pin id="862" dir="0" index="0" bw="12" slack="1"/>
<pin id="863" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln26_1 "/>
</bind>
</comp>

<comp id="866" class="1005" name="zext_ln26_2_reg_866">
<pin_list>
<pin id="867" dir="0" index="0" bw="8" slack="2"/>
<pin id="868" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln26_2 "/>
</bind>
</comp>

<comp id="871" class="1005" name="zext_ln14_reg_871">
<pin_list>
<pin id="872" dir="0" index="0" bw="8" slack="2"/>
<pin id="873" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln14 "/>
</bind>
</comp>

<comp id="879" class="1005" name="f_reg_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="5" slack="0"/>
<pin id="881" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="f "/>
</bind>
</comp>

<comp id="884" class="1005" name="zext_ln26_reg_884">
<pin_list>
<pin id="885" dir="0" index="0" bw="64" slack="1"/>
<pin id="886" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln26 "/>
</bind>
</comp>

<comp id="889" class="1005" name="zext_ln35_2_reg_889">
<pin_list>
<pin id="890" dir="0" index="0" bw="10" slack="2"/>
<pin id="891" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln35_2 "/>
</bind>
</comp>

<comp id="896" class="1005" name="conv_out_addr_reg_896">
<pin_list>
<pin id="897" dir="0" index="0" bw="11" slack="6"/>
<pin id="898" dir="1" index="1" bw="11" slack="6"/>
</pin_list>
<bind>
<opset="conv_out_addr "/>
</bind>
</comp>

<comp id="904" class="1005" name="wr_reg_904">
<pin_list>
<pin id="905" dir="0" index="0" bw="2" slack="0"/>
<pin id="906" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="wr "/>
</bind>
</comp>

<comp id="909" class="1005" name="sub_ln26_reg_909">
<pin_list>
<pin id="910" dir="0" index="0" bw="6" slack="1"/>
<pin id="911" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln26 "/>
</bind>
</comp>

<comp id="916" class="1005" name="sub_ln26_1_reg_916">
<pin_list>
<pin id="917" dir="0" index="0" bw="11" slack="1"/>
<pin id="918" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln26_1 "/>
</bind>
</comp>

<comp id="921" class="1005" name="sub_ln26_2_reg_921">
<pin_list>
<pin id="922" dir="0" index="0" bw="11" slack="2"/>
<pin id="923" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opset="sub_ln26_2 "/>
</bind>
</comp>

<comp id="926" class="1005" name="sub_ln26_3_reg_926">
<pin_list>
<pin id="927" dir="0" index="0" bw="11" slack="3"/>
<pin id="928" dir="1" index="1" bw="11" slack="3"/>
</pin_list>
<bind>
<opset="sub_ln26_3 "/>
</bind>
</comp>

<comp id="931" class="1005" name="conv_bias_addr_reg_931">
<pin_list>
<pin id="932" dir="0" index="0" bw="4" slack="1"/>
<pin id="933" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="conv_bias_addr "/>
</bind>
</comp>

<comp id="939" class="1005" name="add_ln24_reg_939">
<pin_list>
<pin id="940" dir="0" index="0" bw="3" slack="0"/>
<pin id="941" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="add_ln24 "/>
</bind>
</comp>

<comp id="944" class="1005" name="conv_weights_0_addr_reg_944">
<pin_list>
<pin id="945" dir="0" index="0" bw="9" slack="1"/>
<pin id="946" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="conv_weights_0_addr "/>
</bind>
</comp>

<comp id="949" class="1005" name="input_addr_reg_949">
<pin_list>
<pin id="950" dir="0" index="0" bw="10" slack="1"/>
<pin id="951" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="input_addr "/>
</bind>
</comp>

<comp id="954" class="1005" name="conv_weights_0_load_reg_954">
<pin_list>
<pin id="955" dir="0" index="0" bw="32" slack="1"/>
<pin id="956" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv_weights_0_load "/>
</bind>
</comp>

<comp id="959" class="1005" name="w_sum_3_reg_959">
<pin_list>
<pin id="960" dir="0" index="0" bw="32" slack="1"/>
<pin id="961" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sum_3 "/>
</bind>
</comp>

<comp id="967" class="1005" name="add_ln24_1_reg_967">
<pin_list>
<pin id="968" dir="0" index="0" bw="3" slack="0"/>
<pin id="969" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="add_ln24_1 "/>
</bind>
</comp>

<comp id="972" class="1005" name="conv_weights_1_addr_reg_972">
<pin_list>
<pin id="973" dir="0" index="0" bw="9" slack="1"/>
<pin id="974" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="conv_weights_1_addr "/>
</bind>
</comp>

<comp id="977" class="1005" name="input_addr_1_reg_977">
<pin_list>
<pin id="978" dir="0" index="0" bw="10" slack="1"/>
<pin id="979" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_1 "/>
</bind>
</comp>

<comp id="982" class="1005" name="conv_weights_1_load_reg_982">
<pin_list>
<pin id="983" dir="0" index="0" bw="32" slack="1"/>
<pin id="984" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv_weights_1_load "/>
</bind>
</comp>

<comp id="987" class="1005" name="w_sum_3_1_reg_987">
<pin_list>
<pin id="988" dir="0" index="0" bw="32" slack="1"/>
<pin id="989" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sum_3_1 "/>
</bind>
</comp>

<comp id="995" class="1005" name="add_ln24_2_reg_995">
<pin_list>
<pin id="996" dir="0" index="0" bw="3" slack="0"/>
<pin id="997" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="add_ln24_2 "/>
</bind>
</comp>

<comp id="1000" class="1005" name="conv_weights_2_addr_reg_1000">
<pin_list>
<pin id="1001" dir="0" index="0" bw="9" slack="1"/>
<pin id="1002" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="conv_weights_2_addr "/>
</bind>
</comp>

<comp id="1005" class="1005" name="input_addr_2_reg_1005">
<pin_list>
<pin id="1006" dir="0" index="0" bw="10" slack="1"/>
<pin id="1007" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_2 "/>
</bind>
</comp>

<comp id="1010" class="1005" name="conv_weights_2_load_reg_1010">
<pin_list>
<pin id="1011" dir="0" index="0" bw="32" slack="1"/>
<pin id="1012" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv_weights_2_load "/>
</bind>
</comp>

<comp id="1015" class="1005" name="w_sum_3_2_reg_1015">
<pin_list>
<pin id="1016" dir="0" index="0" bw="32" slack="1"/>
<pin id="1017" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sum_3_2 "/>
</bind>
</comp>

<comp id="1020" class="1005" name="conv_bias_load_reg_1020">
<pin_list>
<pin id="1021" dir="0" index="0" bw="32" slack="1"/>
<pin id="1022" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv_bias_load "/>
</bind>
</comp>

<comp id="1025" class="1005" name="w_sum_reg_1025">
<pin_list>
<pin id="1026" dir="0" index="0" bw="32" slack="1"/>
<pin id="1027" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sum "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="111"><net_src comp="2" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="112"><net_src comp="56" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="118"><net_src comp="10" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="119"><net_src comp="56" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="125"><net_src comp="113" pin="3"/><net_sink comp="120" pin=0"/></net>

<net id="131"><net_src comp="4" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="132"><net_src comp="56" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="138"><net_src comp="0" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="139"><net_src comp="56" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="145"><net_src comp="126" pin="3"/><net_sink comp="140" pin=0"/></net>

<net id="151"><net_src comp="133" pin="3"/><net_sink comp="146" pin=0"/></net>

<net id="157"><net_src comp="6" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="158"><net_src comp="56" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="164"><net_src comp="0" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="165"><net_src comp="56" pin="0"/><net_sink comp="159" pin=1"/></net>

<net id="171"><net_src comp="152" pin="3"/><net_sink comp="166" pin=0"/></net>

<net id="172"><net_src comp="159" pin="3"/><net_sink comp="146" pin=0"/></net>

<net id="178"><net_src comp="8" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="179"><net_src comp="56" pin="0"/><net_sink comp="173" pin=1"/></net>

<net id="185"><net_src comp="0" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="186"><net_src comp="56" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="192"><net_src comp="173" pin="3"/><net_sink comp="187" pin=0"/></net>

<net id="193"><net_src comp="180" pin="3"/><net_sink comp="146" pin=0"/></net>

<net id="202"><net_src comp="18" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="209"><net_src comp="199" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="210"><net_src comp="203" pin="4"/><net_sink comp="199" pin=0"/></net>

<net id="214"><net_src comp="20" pin="0"/><net_sink comp="211" pin=0"/></net>

<net id="221"><net_src comp="211" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="222"><net_src comp="215" pin="4"/><net_sink comp="211" pin=0"/></net>

<net id="226"><net_src comp="18" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="233"><net_src comp="223" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="237"><net_src comp="46" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="244"><net_src comp="234" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="248"><net_src comp="58" pin="0"/><net_sink comp="245" pin=0"/></net>

<net id="255"><net_src comp="245" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="259"><net_src comp="60" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="266"><net_src comp="256" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="267"><net_src comp="260" pin="4"/><net_sink comp="256" pin=0"/></net>

<net id="277"><net_src comp="256" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="278"><net_src comp="271" pin="4"/><net_sink comp="268" pin=0"/></net>

<net id="282"><net_src comp="72" pin="0"/><net_sink comp="279" pin=0"/></net>

<net id="289"><net_src comp="279" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="299"><net_src comp="268" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="300"><net_src comp="293" pin="4"/><net_sink comp="290" pin=0"/></net>

<net id="304"><net_src comp="72" pin="0"/><net_sink comp="301" pin=0"/></net>

<net id="311"><net_src comp="301" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="315"><net_src comp="312" pin="1"/><net_sink comp="260" pin=2"/></net>

<net id="322"><net_src comp="290" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="323"><net_src comp="316" pin="4"/><net_sink comp="312" pin=0"/></net>

<net id="327"><net_src comp="72" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="334"><net_src comp="324" pin="1"/><net_sink comp="328" pin=0"/></net>

<net id="339"><net_src comp="268" pin="1"/><net_sink comp="335" pin=0"/></net>

<net id="340"><net_src comp="290" pin="1"/><net_sink comp="335" pin=0"/></net>

<net id="341"><net_src comp="312" pin="1"/><net_sink comp="335" pin=0"/></net>

<net id="342"><net_src comp="256" pin="1"/><net_sink comp="335" pin=0"/></net>

<net id="343"><net_src comp="120" pin="3"/><net_sink comp="335" pin=1"/></net>

<net id="348"><net_src comp="140" pin="3"/><net_sink comp="344" pin=0"/></net>

<net id="349"><net_src comp="146" pin="3"/><net_sink comp="344" pin=1"/></net>

<net id="350"><net_src comp="166" pin="3"/><net_sink comp="344" pin=0"/></net>

<net id="351"><net_src comp="187" pin="3"/><net_sink comp="344" pin=0"/></net>

<net id="356"><net_src comp="335" pin="2"/><net_sink comp="352" pin=0"/></net>

<net id="357"><net_src comp="60" pin="0"/><net_sink comp="352" pin=1"/></net>

<net id="361"><net_src comp="146" pin="3"/><net_sink comp="358" pin=0"/></net>

<net id="362"><net_src comp="358" pin="1"/><net_sink comp="344" pin=1"/></net>

<net id="366"><net_src comp="344" pin="2"/><net_sink comp="363" pin=0"/></net>

<net id="367"><net_src comp="363" pin="1"/><net_sink comp="335" pin=1"/></net>

<net id="372"><net_src comp="215" pin="4"/><net_sink comp="368" pin=0"/></net>

<net id="373"><net_src comp="22" pin="0"/><net_sink comp="368" pin=1"/></net>

<net id="378"><net_src comp="203" pin="4"/><net_sink comp="374" pin=0"/></net>

<net id="379"><net_src comp="24" pin="0"/><net_sink comp="374" pin=1"/></net>

<net id="384"><net_src comp="203" pin="4"/><net_sink comp="380" pin=0"/></net>

<net id="385"><net_src comp="30" pin="0"/><net_sink comp="380" pin=1"/></net>

<net id="390"><net_src comp="227" pin="4"/><net_sink comp="386" pin=0"/></net>

<net id="391"><net_src comp="24" pin="0"/><net_sink comp="386" pin=1"/></net>

<net id="396"><net_src comp="227" pin="4"/><net_sink comp="392" pin=0"/></net>

<net id="397"><net_src comp="30" pin="0"/><net_sink comp="392" pin=1"/></net>

<net id="401"><net_src comp="227" pin="4"/><net_sink comp="398" pin=0"/></net>

<net id="405"><net_src comp="227" pin="4"/><net_sink comp="402" pin=0"/></net>

<net id="410"><net_src comp="211" pin="1"/><net_sink comp="406" pin=0"/></net>

<net id="411"><net_src comp="402" pin="1"/><net_sink comp="406" pin=1"/></net>

<net id="417"><net_src comp="40" pin="0"/><net_sink comp="412" pin=0"/></net>

<net id="418"><net_src comp="406" pin="2"/><net_sink comp="412" pin=1"/></net>

<net id="419"><net_src comp="18" pin="0"/><net_sink comp="412" pin=2"/></net>

<net id="423"><net_src comp="412" pin="3"/><net_sink comp="420" pin=0"/></net>

<net id="427"><net_src comp="392" pin="2"/><net_sink comp="424" pin=0"/></net>

<net id="432"><net_src comp="227" pin="4"/><net_sink comp="428" pin=0"/></net>

<net id="433"><net_src comp="42" pin="0"/><net_sink comp="428" pin=1"/></net>

<net id="437"><net_src comp="428" pin="2"/><net_sink comp="434" pin=0"/></net>

<net id="442"><net_src comp="238" pin="4"/><net_sink comp="438" pin=0"/></net>

<net id="443"><net_src comp="48" pin="0"/><net_sink comp="438" pin=1"/></net>

<net id="448"><net_src comp="238" pin="4"/><net_sink comp="444" pin=0"/></net>

<net id="449"><net_src comp="52" pin="0"/><net_sink comp="444" pin=1"/></net>

<net id="453"><net_src comp="238" pin="4"/><net_sink comp="450" pin=0"/></net>

<net id="457"><net_src comp="238" pin="4"/><net_sink comp="454" pin=0"/></net>

<net id="461"><net_src comp="238" pin="4"/><net_sink comp="458" pin=0"/></net>

<net id="466"><net_src comp="458" pin="1"/><net_sink comp="462" pin=1"/></net>

<net id="470"><net_src comp="462" pin="2"/><net_sink comp="467" pin=0"/></net>

<net id="471"><net_src comp="467" pin="1"/><net_sink comp="106" pin=2"/></net>

<net id="475"><net_src comp="249" pin="4"/><net_sink comp="472" pin=0"/></net>

<net id="480"><net_src comp="249" pin="4"/><net_sink comp="476" pin=0"/></net>

<net id="481"><net_src comp="62" pin="0"/><net_sink comp="476" pin=1"/></net>

<net id="486"><net_src comp="249" pin="4"/><net_sink comp="482" pin=0"/></net>

<net id="487"><net_src comp="66" pin="0"/><net_sink comp="482" pin=1"/></net>

<net id="493"><net_src comp="70" pin="0"/><net_sink comp="488" pin=0"/></net>

<net id="494"><net_src comp="249" pin="4"/><net_sink comp="488" pin=1"/></net>

<net id="495"><net_src comp="72" pin="0"/><net_sink comp="488" pin=2"/></net>

<net id="499"><net_src comp="488" pin="3"/><net_sink comp="496" pin=0"/></net>

<net id="505"><net_src comp="74" pin="0"/><net_sink comp="500" pin=0"/></net>

<net id="506"><net_src comp="249" pin="4"/><net_sink comp="500" pin=1"/></net>

<net id="507"><net_src comp="76" pin="0"/><net_sink comp="500" pin=2"/></net>

<net id="511"><net_src comp="500" pin="3"/><net_sink comp="508" pin=0"/></net>

<net id="516"><net_src comp="496" pin="1"/><net_sink comp="512" pin=0"/></net>

<net id="517"><net_src comp="508" pin="1"/><net_sink comp="512" pin=1"/></net>

<net id="522"><net_src comp="199" pin="1"/><net_sink comp="518" pin=0"/></net>

<net id="523"><net_src comp="472" pin="1"/><net_sink comp="518" pin=1"/></net>

<net id="527"><net_src comp="518" pin="2"/><net_sink comp="524" pin=0"/></net>

<net id="532"><net_src comp="524" pin="1"/><net_sink comp="528" pin=0"/></net>

<net id="533"><net_src comp="78" pin="0"/><net_sink comp="528" pin=1"/></net>

<net id="538"><net_src comp="528" pin="2"/><net_sink comp="534" pin=1"/></net>

<net id="544"><net_src comp="80" pin="0"/><net_sink comp="539" pin=0"/></net>

<net id="545"><net_src comp="534" pin="2"/><net_sink comp="539" pin=1"/></net>

<net id="546"><net_src comp="72" pin="0"/><net_sink comp="539" pin=2"/></net>

<net id="552"><net_src comp="82" pin="0"/><net_sink comp="547" pin=0"/></net>

<net id="553"><net_src comp="534" pin="2"/><net_sink comp="547" pin=1"/></net>

<net id="554"><net_src comp="76" pin="0"/><net_sink comp="547" pin=2"/></net>

<net id="558"><net_src comp="547" pin="3"/><net_sink comp="555" pin=0"/></net>

<net id="563"><net_src comp="539" pin="3"/><net_sink comp="559" pin=0"/></net>

<net id="564"><net_src comp="555" pin="1"/><net_sink comp="559" pin=1"/></net>

<net id="569"><net_src comp="528" pin="2"/><net_sink comp="565" pin=1"/></net>

<net id="575"><net_src comp="80" pin="0"/><net_sink comp="570" pin=0"/></net>

<net id="576"><net_src comp="565" pin="2"/><net_sink comp="570" pin=1"/></net>

<net id="577"><net_src comp="72" pin="0"/><net_sink comp="570" pin=2"/></net>

<net id="583"><net_src comp="82" pin="0"/><net_sink comp="578" pin=0"/></net>

<net id="584"><net_src comp="565" pin="2"/><net_sink comp="578" pin=1"/></net>

<net id="585"><net_src comp="76" pin="0"/><net_sink comp="578" pin=2"/></net>

<net id="589"><net_src comp="578" pin="3"/><net_sink comp="586" pin=0"/></net>

<net id="594"><net_src comp="570" pin="3"/><net_sink comp="590" pin=0"/></net>

<net id="595"><net_src comp="586" pin="1"/><net_sink comp="590" pin=1"/></net>

<net id="600"><net_src comp="528" pin="2"/><net_sink comp="596" pin=1"/></net>

<net id="606"><net_src comp="80" pin="0"/><net_sink comp="601" pin=0"/></net>

<net id="607"><net_src comp="596" pin="2"/><net_sink comp="601" pin=1"/></net>

<net id="608"><net_src comp="72" pin="0"/><net_sink comp="601" pin=2"/></net>

<net id="614"><net_src comp="82" pin="0"/><net_sink comp="609" pin=0"/></net>

<net id="615"><net_src comp="596" pin="2"/><net_sink comp="609" pin=1"/></net>

<net id="616"><net_src comp="76" pin="0"/><net_sink comp="609" pin=2"/></net>

<net id="620"><net_src comp="609" pin="3"/><net_sink comp="617" pin=0"/></net>

<net id="625"><net_src comp="601" pin="3"/><net_sink comp="621" pin=0"/></net>

<net id="626"><net_src comp="617" pin="1"/><net_sink comp="621" pin=1"/></net>

<net id="631"><net_src comp="283" pin="4"/><net_sink comp="627" pin=0"/></net>

<net id="632"><net_src comp="86" pin="0"/><net_sink comp="627" pin=1"/></net>

<net id="637"><net_src comp="283" pin="4"/><net_sink comp="633" pin=0"/></net>

<net id="638"><net_src comp="90" pin="0"/><net_sink comp="633" pin=1"/></net>

<net id="642"><net_src comp="283" pin="4"/><net_sink comp="639" pin=0"/></net>

<net id="646"><net_src comp="283" pin="4"/><net_sink comp="643" pin=0"/></net>

<net id="651"><net_src comp="643" pin="1"/><net_sink comp="647" pin=0"/></net>

<net id="657"><net_src comp="92" pin="0"/><net_sink comp="652" pin=0"/></net>

<net id="658"><net_src comp="647" pin="2"/><net_sink comp="652" pin=1"/></net>

<net id="659"><net_src comp="18" pin="0"/><net_sink comp="652" pin=2"/></net>

<net id="664"><net_src comp="652" pin="3"/><net_sink comp="660" pin=1"/></net>

<net id="668"><net_src comp="660" pin="2"/><net_sink comp="665" pin=0"/></net>

<net id="669"><net_src comp="665" pin="1"/><net_sink comp="126" pin=2"/></net>

<net id="674"><net_src comp="639" pin="1"/><net_sink comp="670" pin=0"/></net>

<net id="678"><net_src comp="670" pin="2"/><net_sink comp="675" pin=0"/></net>

<net id="679"><net_src comp="675" pin="1"/><net_sink comp="133" pin=2"/></net>

<net id="684"><net_src comp="305" pin="4"/><net_sink comp="680" pin=0"/></net>

<net id="685"><net_src comp="86" pin="0"/><net_sink comp="680" pin=1"/></net>

<net id="690"><net_src comp="305" pin="4"/><net_sink comp="686" pin=0"/></net>

<net id="691"><net_src comp="90" pin="0"/><net_sink comp="686" pin=1"/></net>

<net id="695"><net_src comp="305" pin="4"/><net_sink comp="692" pin=0"/></net>

<net id="699"><net_src comp="305" pin="4"/><net_sink comp="696" pin=0"/></net>

<net id="704"><net_src comp="696" pin="1"/><net_sink comp="700" pin=0"/></net>

<net id="710"><net_src comp="92" pin="0"/><net_sink comp="705" pin=0"/></net>

<net id="711"><net_src comp="700" pin="2"/><net_sink comp="705" pin=1"/></net>

<net id="712"><net_src comp="18" pin="0"/><net_sink comp="705" pin=2"/></net>

<net id="717"><net_src comp="705" pin="3"/><net_sink comp="713" pin=1"/></net>

<net id="721"><net_src comp="713" pin="2"/><net_sink comp="718" pin=0"/></net>

<net id="722"><net_src comp="718" pin="1"/><net_sink comp="152" pin=2"/></net>

<net id="727"><net_src comp="692" pin="1"/><net_sink comp="723" pin=0"/></net>

<net id="731"><net_src comp="723" pin="2"/><net_sink comp="728" pin=0"/></net>

<net id="732"><net_src comp="728" pin="1"/><net_sink comp="159" pin=2"/></net>

<net id="737"><net_src comp="328" pin="4"/><net_sink comp="733" pin=0"/></net>

<net id="738"><net_src comp="86" pin="0"/><net_sink comp="733" pin=1"/></net>

<net id="743"><net_src comp="328" pin="4"/><net_sink comp="739" pin=0"/></net>

<net id="744"><net_src comp="90" pin="0"/><net_sink comp="739" pin=1"/></net>

<net id="748"><net_src comp="328" pin="4"/><net_sink comp="745" pin=0"/></net>

<net id="752"><net_src comp="328" pin="4"/><net_sink comp="749" pin=0"/></net>

<net id="757"><net_src comp="749" pin="1"/><net_sink comp="753" pin=0"/></net>

<net id="763"><net_src comp="92" pin="0"/><net_sink comp="758" pin=0"/></net>

<net id="764"><net_src comp="753" pin="2"/><net_sink comp="758" pin=1"/></net>

<net id="765"><net_src comp="18" pin="0"/><net_sink comp="758" pin=2"/></net>

<net id="770"><net_src comp="758" pin="3"/><net_sink comp="766" pin=1"/></net>

<net id="774"><net_src comp="766" pin="2"/><net_sink comp="771" pin=0"/></net>

<net id="775"><net_src comp="771" pin="1"/><net_sink comp="173" pin=2"/></net>

<net id="780"><net_src comp="745" pin="1"/><net_sink comp="776" pin=0"/></net>

<net id="784"><net_src comp="776" pin="2"/><net_sink comp="781" pin=0"/></net>

<net id="785"><net_src comp="781" pin="1"/><net_sink comp="180" pin=2"/></net>

<net id="795"><net_src comp="96" pin="0"/><net_sink comp="789" pin=0"/></net>

<net id="796"><net_src comp="786" pin="1"/><net_sink comp="789" pin=1"/></net>

<net id="797"><net_src comp="98" pin="0"/><net_sink comp="789" pin=2"/></net>

<net id="798"><net_src comp="100" pin="0"/><net_sink comp="789" pin=3"/></net>

<net id="802"><net_src comp="786" pin="1"/><net_sink comp="799" pin=0"/></net>

<net id="807"><net_src comp="789" pin="4"/><net_sink comp="803" pin=0"/></net>

<net id="808"><net_src comp="102" pin="0"/><net_sink comp="803" pin=1"/></net>

<net id="813"><net_src comp="799" pin="1"/><net_sink comp="809" pin=0"/></net>

<net id="814"><net_src comp="104" pin="0"/><net_sink comp="809" pin=1"/></net>

<net id="819"><net_src comp="809" pin="2"/><net_sink comp="815" pin=0"/></net>

<net id="820"><net_src comp="803" pin="2"/><net_sink comp="815" pin=1"/></net>

<net id="825"><net_src comp="815" pin="2"/><net_sink comp="821" pin=0"/></net>

<net id="826"><net_src comp="352" pin="2"/><net_sink comp="821" pin=1"/></net>

<net id="832"><net_src comp="821" pin="2"/><net_sink comp="827" pin=0"/></net>

<net id="833"><net_src comp="60" pin="0"/><net_sink comp="827" pin=2"/></net>

<net id="834"><net_src comp="827" pin="3"/><net_sink comp="194" pin=1"/></net>

<net id="838"><net_src comp="368" pin="2"/><net_sink comp="835" pin=0"/></net>

<net id="839"><net_src comp="835" pin="1"/><net_sink comp="215" pin=2"/></net>

<net id="846"><net_src comp="380" pin="2"/><net_sink comp="843" pin=0"/></net>

<net id="847"><net_src comp="843" pin="1"/><net_sink comp="203" pin=2"/></net>

<net id="854"><net_src comp="392" pin="2"/><net_sink comp="851" pin=0"/></net>

<net id="855"><net_src comp="851" pin="1"/><net_sink comp="227" pin=2"/></net>

<net id="859"><net_src comp="398" pin="1"/><net_sink comp="856" pin=0"/></net>

<net id="860"><net_src comp="856" pin="1"/><net_sink comp="534" pin=0"/></net>

<net id="864"><net_src comp="420" pin="1"/><net_sink comp="861" pin=0"/></net>

<net id="865"><net_src comp="861" pin="1"/><net_sink comp="462" pin=0"/></net>

<net id="869"><net_src comp="424" pin="1"/><net_sink comp="866" pin=0"/></net>

<net id="870"><net_src comp="866" pin="1"/><net_sink comp="565" pin=0"/></net>

<net id="874"><net_src comp="434" pin="1"/><net_sink comp="871" pin=0"/></net>

<net id="875"><net_src comp="871" pin="1"/><net_sink comp="596" pin=0"/></net>

<net id="882"><net_src comp="444" pin="2"/><net_sink comp="879" pin=0"/></net>

<net id="883"><net_src comp="879" pin="1"/><net_sink comp="238" pin=2"/></net>

<net id="887"><net_src comp="450" pin="1"/><net_sink comp="884" pin=0"/></net>

<net id="888"><net_src comp="884" pin="1"/><net_sink comp="113" pin=2"/></net>

<net id="892"><net_src comp="454" pin="1"/><net_sink comp="889" pin=0"/></net>

<net id="893"><net_src comp="889" pin="1"/><net_sink comp="660" pin=0"/></net>

<net id="894"><net_src comp="889" pin="1"/><net_sink comp="713" pin=0"/></net>

<net id="895"><net_src comp="889" pin="1"/><net_sink comp="766" pin=0"/></net>

<net id="899"><net_src comp="106" pin="3"/><net_sink comp="896" pin=0"/></net>

<net id="900"><net_src comp="896" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="907"><net_src comp="482" pin="2"/><net_sink comp="904" pin=0"/></net>

<net id="908"><net_src comp="904" pin="1"/><net_sink comp="249" pin=2"/></net>

<net id="912"><net_src comp="512" pin="2"/><net_sink comp="909" pin=0"/></net>

<net id="913"><net_src comp="909" pin="1"/><net_sink comp="647" pin=1"/></net>

<net id="914"><net_src comp="909" pin="1"/><net_sink comp="700" pin=1"/></net>

<net id="915"><net_src comp="909" pin="1"/><net_sink comp="753" pin=1"/></net>

<net id="919"><net_src comp="559" pin="2"/><net_sink comp="916" pin=0"/></net>

<net id="920"><net_src comp="916" pin="1"/><net_sink comp="670" pin=1"/></net>

<net id="924"><net_src comp="590" pin="2"/><net_sink comp="921" pin=0"/></net>

<net id="925"><net_src comp="921" pin="1"/><net_sink comp="723" pin=1"/></net>

<net id="929"><net_src comp="621" pin="2"/><net_sink comp="926" pin=0"/></net>

<net id="930"><net_src comp="926" pin="1"/><net_sink comp="776" pin=1"/></net>

<net id="934"><net_src comp="113" pin="3"/><net_sink comp="931" pin=0"/></net>

<net id="935"><net_src comp="931" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="942"><net_src comp="633" pin="2"/><net_sink comp="939" pin=0"/></net>

<net id="943"><net_src comp="939" pin="1"/><net_sink comp="283" pin=2"/></net>

<net id="947"><net_src comp="126" pin="3"/><net_sink comp="944" pin=0"/></net>

<net id="948"><net_src comp="944" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="952"><net_src comp="133" pin="3"/><net_sink comp="949" pin=0"/></net>

<net id="953"><net_src comp="949" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="957"><net_src comp="140" pin="3"/><net_sink comp="954" pin=0"/></net>

<net id="958"><net_src comp="954" pin="1"/><net_sink comp="344" pin=0"/></net>

<net id="962"><net_src comp="335" pin="2"/><net_sink comp="959" pin=0"/></net>

<net id="963"><net_src comp="959" pin="1"/><net_sink comp="271" pin=2"/></net>

<net id="970"><net_src comp="686" pin="2"/><net_sink comp="967" pin=0"/></net>

<net id="971"><net_src comp="967" pin="1"/><net_sink comp="305" pin=2"/></net>

<net id="975"><net_src comp="152" pin="3"/><net_sink comp="972" pin=0"/></net>

<net id="976"><net_src comp="972" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="980"><net_src comp="159" pin="3"/><net_sink comp="977" pin=0"/></net>

<net id="981"><net_src comp="977" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="985"><net_src comp="166" pin="3"/><net_sink comp="982" pin=0"/></net>

<net id="986"><net_src comp="982" pin="1"/><net_sink comp="344" pin=0"/></net>

<net id="990"><net_src comp="335" pin="2"/><net_sink comp="987" pin=0"/></net>

<net id="991"><net_src comp="987" pin="1"/><net_sink comp="293" pin=2"/></net>

<net id="998"><net_src comp="739" pin="2"/><net_sink comp="995" pin=0"/></net>

<net id="999"><net_src comp="995" pin="1"/><net_sink comp="328" pin=2"/></net>

<net id="1003"><net_src comp="173" pin="3"/><net_sink comp="1000" pin=0"/></net>

<net id="1004"><net_src comp="1000" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="1008"><net_src comp="180" pin="3"/><net_sink comp="1005" pin=0"/></net>

<net id="1009"><net_src comp="1005" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="1013"><net_src comp="187" pin="3"/><net_sink comp="1010" pin=0"/></net>

<net id="1014"><net_src comp="1010" pin="1"/><net_sink comp="344" pin=0"/></net>

<net id="1018"><net_src comp="335" pin="2"/><net_sink comp="1015" pin=0"/></net>

<net id="1019"><net_src comp="1015" pin="1"/><net_sink comp="316" pin=2"/></net>

<net id="1023"><net_src comp="120" pin="3"/><net_sink comp="1020" pin=0"/></net>

<net id="1024"><net_src comp="1020" pin="1"/><net_sink comp="335" pin=1"/></net>

<net id="1028"><net_src comp="335" pin="2"/><net_sink comp="1025" pin=0"/></net>

<net id="1029"><net_src comp="1025" pin="1"/><net_sink comp="786" pin=0"/></net>

<net id="1030"><net_src comp="1025" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="1031"><net_src comp="1025" pin="1"/><net_sink comp="827" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: conv_out | {31 }
 - Input state : 
	Port: conv : input_r | {6 7 13 14 20 21 }
	Port: conv : conv_weights_0 | {6 7 }
	Port: conv : conv_weights_1 | {13 14 }
	Port: conv : conv_weights_2 | {20 21 }
	Port: conv : conv_bias | {5 27 }
  - Chain level:
	State 1
	State 2
		add_ln8 : 1
		icmp_ln8 : 1
		r : 1
		br_ln8 : 2
	State 3
		icmp_ln11 : 1
		c : 1
		br_ln11 : 2
		zext_ln35 : 1
		zext_ln35_1 : 1
		add_ln35 : 2
		tmp_8 : 3
		zext_ln26_1 : 4
		zext_ln26_2 : 2
		add_ln26_2 : 1
		zext_ln14 : 2
	State 4
		icmp_ln14 : 1
		f : 1
		br_ln14 : 2
		zext_ln26 : 1
		zext_ln35_2 : 1
		zext_ln35_3 : 1
		add_ln35_1 : 2
		zext_ln35_4 : 3
		conv_out_addr : 4
	State 5
		zext_ln18 : 1
		icmp_ln18 : 1
		wr : 1
		br_ln18 : 2
		tmp_9 : 1
		zext_ln26_3 : 2
		tmp_10 : 1
		zext_ln26_4 : 2
		sub_ln26 : 3
		add_ln26 : 2
		zext_ln26_5 : 3
		mul_ln26 : 4
		add_ln26_3 : 5
		p_shl4_cast : 6
		tmp_11 : 6
		zext_ln26_6 : 7
		sub_ln26_1 : 8
		add_ln26_4 : 5
		p_shl2_cast : 6
		tmp_12 : 6
		zext_ln26_7 : 7
		sub_ln26_2 : 8
		add_ln26_5 : 5
		p_shl_cast : 6
		tmp_13 : 6
		zext_ln26_8 : 7
		sub_ln26_3 : 8
		conv_bias_load : 1
	State 6
		icmp_ln24 : 1
		add_ln24 : 1
		br_ln24 : 2
		zext_ln26_9 : 1
		zext_ln26_10 : 1
		add_ln26_6 : 2
		tmp_19_cast : 3
		add_ln26_7 : 4
		zext_ln26_11 : 5
		conv_weights_0_addr : 6
		add_ln26_8 : 2
		zext_ln26_12 : 3
		input_addr : 4
		conv_weights_0_load : 7
		input_load : 5
	State 7
		tmp_s : 1
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
		icmp_ln24_1 : 1
		add_ln24_1 : 1
		br_ln24 : 2
		zext_ln26_13 : 1
		zext_ln26_14 : 1
		add_ln26_9 : 2
		tmp_21_cast : 3
		add_ln26_10 : 4
		zext_ln26_15 : 5
		conv_weights_1_addr : 6
		add_ln26_11 : 2
		zext_ln26_16 : 3
		input_addr_1 : 4
		conv_weights_1_load : 7
		input_load_1 : 5
	State 14
		tmp_1_1 : 1
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
		icmp_ln24_2 : 1
		add_ln24_2 : 1
		br_ln24 : 2
		zext_ln26_17 : 1
		zext_ln26_18 : 1
		add_ln26_12 : 2
		tmp_23_cast : 3
		add_ln26_13 : 4
		zext_ln26_19 : 5
		conv_weights_2_addr : 6
		add_ln26_14 : 2
		zext_ln26_20 : 3
		input_addr_2 : 4
		conv_weights_2_load : 7
		input_load_2 : 5
	State 21
		tmp_1_2 : 1
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
		w_sum : 1
	State 28
	State 29
	State 30
		tmp_7 : 1
	State 31
		tmp : 1
		trunc_ln34 : 1
		icmp_ln34 : 2
		icmp_ln34_1 : 2
		or_ln34 : 3
		and_ln34 : 3
		w_sum_1 : 3
		store_ln35 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|---------|
| Operation|   Functional Unit   |  DSP48E |    FF   |   LUT   |
|----------|---------------------|---------|---------|---------|
|   fadd   |      grp_fu_335     |    2    |   227   |   403   |
|----------|---------------------|---------|---------|---------|
|   fmul   |      grp_fu_344     |    3    |   128   |   320   |
|----------|---------------------|---------|---------|---------|
|          |    add_ln8_fu_368   |    0    |    0    |    15   |
|          |       r_fu_380      |    0    |    0    |    13   |
|          |       c_fu_392      |    0    |    0    |    13   |
|          |   add_ln35_fu_406   |    0    |    0    |    15   |
|          |  add_ln26_2_fu_428  |    0    |    0    |    13   |
|          |       f_fu_444      |    0    |    0    |    15   |
|          |  add_ln35_1_fu_462  |    0    |    0    |    13   |
|          |      wr_fu_482      |    0    |    0    |    10   |
|          |   add_ln26_fu_518   |    0    |    0    |    13   |
|          |  add_ln26_3_fu_534  |    0    |    0    |    15   |
|          |  add_ln26_4_fu_565  |    0    |    0    |    15   |
|    add   |  add_ln26_5_fu_596  |    0    |    0    |    15   |
|          |   add_ln24_fu_633   |    0    |    0    |    12   |
|          |  add_ln26_6_fu_647  |    0    |    0    |    15   |
|          |  add_ln26_7_fu_660  |    0    |    0    |    14   |
|          |  add_ln26_8_fu_670  |    0    |    0    |    13   |
|          |  add_ln24_1_fu_686  |    0    |    0    |    12   |
|          |  add_ln26_9_fu_700  |    0    |    0    |    15   |
|          |  add_ln26_10_fu_713 |    0    |    0    |    14   |
|          |  add_ln26_11_fu_723 |    0    |    0    |    13   |
|          |  add_ln24_2_fu_739  |    0    |    0    |    12   |
|          |  add_ln26_12_fu_753 |    0    |    0    |    15   |
|          |  add_ln26_13_fu_766 |    0    |    0    |    14   |
|          |  add_ln26_14_fu_776 |    0    |    0    |    13   |
|----------|---------------------|---------|---------|---------|
|   fcmp   |      grp_fu_352     |    0    |    66   |   239   |
|----------|---------------------|---------|---------|---------|
|          |   icmp_ln8_fu_374   |    0    |    0    |    9    |
|          |   icmp_ln11_fu_386  |    0    |    0    |    9    |
|          |   icmp_ln14_fu_438  |    0    |    0    |    11   |
|          |   icmp_ln18_fu_476  |    0    |    0    |    8    |
|   icmp   |   icmp_ln24_fu_627  |    0    |    0    |    9    |
|          |  icmp_ln24_1_fu_680 |    0    |    0    |    9    |
|          |  icmp_ln24_2_fu_733 |    0    |    0    |    9    |
|          |   icmp_ln34_fu_803  |    0    |    0    |    11   |
|          |  icmp_ln34_1_fu_809 |    0    |    0    |    18   |
|----------|---------------------|---------|---------|---------|
|          |   sub_ln26_fu_512   |    0    |    0    |    15   |
|    sub   |  sub_ln26_1_fu_559  |    0    |    0    |    13   |
|          |  sub_ln26_2_fu_590  |    0    |    0    |    13   |
|          |  sub_ln26_3_fu_621  |    0    |    0    |    13   |
|----------|---------------------|---------|---------|---------|
|  select  |    w_sum_1_fu_827   |    0    |    0    |    32   |
|----------|---------------------|---------|---------|---------|
|    mul   |   mul_ln26_fu_528   |    0    |    0    |    17   |
|----------|---------------------|---------|---------|---------|
|    or    |    or_ln34_fu_815   |    0    |    0    |    2    |
|----------|---------------------|---------|---------|---------|
|    and   |   and_ln34_fu_821   |    0    |    0    |    2    |
|----------|---------------------|---------|---------|---------|
|          |   zext_ln35_fu_398  |    0    |    0    |    0    |
|          |  zext_ln35_1_fu_402 |    0    |    0    |    0    |
|          |  zext_ln26_1_fu_420 |    0    |    0    |    0    |
|          |  zext_ln26_2_fu_424 |    0    |    0    |    0    |
|          |   zext_ln14_fu_434  |    0    |    0    |    0    |
|          |   zext_ln26_fu_450  |    0    |    0    |    0    |
|          |  zext_ln35_2_fu_454 |    0    |    0    |    0    |
|          |  zext_ln35_3_fu_458 |    0    |    0    |    0    |
|          |  zext_ln35_4_fu_467 |    0    |    0    |    0    |
|          |   zext_ln18_fu_472  |    0    |    0    |    0    |
|          |  zext_ln26_3_fu_496 |    0    |    0    |    0    |
|          |  zext_ln26_4_fu_508 |    0    |    0    |    0    |
|          |  zext_ln26_5_fu_524 |    0    |    0    |    0    |
|   zext   |  zext_ln26_6_fu_555 |    0    |    0    |    0    |
|          |  zext_ln26_7_fu_586 |    0    |    0    |    0    |
|          |  zext_ln26_8_fu_617 |    0    |    0    |    0    |
|          |  zext_ln26_9_fu_639 |    0    |    0    |    0    |
|          | zext_ln26_10_fu_643 |    0    |    0    |    0    |
|          | zext_ln26_11_fu_665 |    0    |    0    |    0    |
|          | zext_ln26_12_fu_675 |    0    |    0    |    0    |
|          | zext_ln26_13_fu_692 |    0    |    0    |    0    |
|          | zext_ln26_14_fu_696 |    0    |    0    |    0    |
|          | zext_ln26_15_fu_718 |    0    |    0    |    0    |
|          | zext_ln26_16_fu_728 |    0    |    0    |    0    |
|          | zext_ln26_17_fu_745 |    0    |    0    |    0    |
|          | zext_ln26_18_fu_749 |    0    |    0    |    0    |
|          | zext_ln26_19_fu_771 |    0    |    0    |    0    |
|          | zext_ln26_20_fu_781 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          |     tmp_8_fu_412    |    0    |    0    |    0    |
|          |     tmp_9_fu_488    |    0    |    0    |    0    |
|          |    tmp_10_fu_500    |    0    |    0    |    0    |
|          |  p_shl4_cast_fu_539 |    0    |    0    |    0    |
|          |    tmp_11_fu_547    |    0    |    0    |    0    |
|bitconcatenate|  p_shl2_cast_fu_570 |    0    |    0    |    0    |
|          |    tmp_12_fu_578    |    0    |    0    |    0    |
|          |  p_shl_cast_fu_601  |    0    |    0    |    0    |
|          |    tmp_13_fu_609    |    0    |    0    |    0    |
|          |  tmp_19_cast_fu_652 |    0    |    0    |    0    |
|          |  tmp_21_cast_fu_705 |    0    |    0    |    0    |
|          |  tmp_23_cast_fu_758 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|partselect|      tmp_fu_789     |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   trunc  |  trunc_ln34_fu_799  |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   Total  |                     |    5    |   421   |   1489  |
|----------|---------------------|---------|---------|---------|

Memories:
+--------------+--------+--------+--------+
|              |  BRAM  |   FF   |   LUT  |
+--------------+--------+--------+--------+
|   conv_bias  |    0   |   32   |    8   |
|conv_weights_0|    1   |    0   |    0   |
|conv_weights_1|    1   |    0   |    0   |
|conv_weights_2|    1   |    0   |    0   |
+--------------+--------+--------+--------+
|     Total    |    3   |   32   |    8   |
+--------------+--------+--------+--------+

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|     add_ln24_1_reg_967     |    3   |
|     add_ln24_2_reg_995     |    3   |
|      add_ln24_reg_939      |    3   |
|       add_ln8_reg_835      |    7   |
|         c_0_reg_223        |    4   |
|          c_reg_851         |    4   |
|       ch_0_0_reg_279       |    3   |
|       ch_0_1_reg_301       |    3   |
|       ch_0_2_reg_324       |    3   |
|   conv_bias_addr_reg_931   |    4   |
|   conv_bias_load_reg_1020  |   32   |
|    conv_out_addr_reg_896   |   11   |
| conv_weights_0_addr_reg_944|    9   |
| conv_weights_0_load_reg_954|   32   |
| conv_weights_1_addr_reg_972|    9   |
| conv_weights_1_load_reg_982|   32   |
|conv_weights_2_addr_reg_1000|    9   |
|conv_weights_2_load_reg_1010|   32   |
|         f_0_reg_234        |    5   |
|          f_reg_879         |    5   |
|    input_addr_1_reg_977    |   10   |
|    input_addr_2_reg_1005   |   10   |
|     input_addr_reg_949     |   10   |
|       phi_mul_reg_211      |    7   |
|         r_0_reg_199        |    4   |
|          r_reg_843         |    4   |
|           reg_358          |   32   |
|           reg_363          |   32   |
|     sub_ln26_1_reg_916     |   11   |
|     sub_ln26_2_reg_921     |   11   |
|     sub_ln26_3_reg_926     |   11   |
|      sub_ln26_reg_909      |    6   |
|       w_sum_0_reg_256      |   32   |
|      w_sum_2_0_reg_268     |   32   |
|      w_sum_2_1_reg_290     |   32   |
|      w_sum_2_2_reg_312     |   32   |
|      w_sum_3_1_reg_987     |   32   |
|     w_sum_3_2_reg_1015     |   32   |
|       w_sum_3_reg_959      |   32   |
|       w_sum_reg_1025       |   32   |
|        wr_0_reg_245        |    2   |
|         wr_reg_904         |    2   |
|      zext_ln14_reg_871     |    8   |
|     zext_ln26_1_reg_861    |   12   |
|     zext_ln26_2_reg_866    |    8   |
|      zext_ln26_reg_884     |   64   |
|     zext_ln35_2_reg_889    |   10   |
|      zext_ln35_reg_856     |    8   |
+----------------------------+--------+
|            Total           |   731  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_120 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_140 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_146 |  p0  |   6  |  10  |   60   ||    33   |
| grp_access_fu_166 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_187 |  p0  |   2  |   9  |   18   ||    9    |
|    r_0_reg_199    |  p0  |   2  |   4  |    8   ||    9    |
|  phi_mul_reg_211  |  p0  |   2  |   7  |   14   ||    9    |
|  w_sum_0_reg_256  |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_335    |  p0  |   4  |  32  |   128  ||    21   |
|     grp_fu_335    |  p1  |   3  |  32  |   96   ||    15   |
|     grp_fu_344    |  p0  |   6  |  32  |   192  ||    33   |
|     grp_fu_344    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_352    |  p0  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   752  || 23.5003 ||   183   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    5   |    -   |   421  |  1489  |
|   Memory  |    3   |    -   |    -   |   32   |    8   |
|Multiplexer|    -   |    -   |   23   |    -   |   183  |
|  Register |    -   |    -   |    -   |   731  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    3   |    5   |   23   |  1184  |  1680  |
+-----------+--------+--------+--------+--------+--------+
