   1              		.syntax unified
   2              		.cpu cortex-m4
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 6
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.thumb
  14              		.file	"QS_can.c"
  15              		.text
  16              	.Ltext0:
  17              		.cfi_sections	.debug_frame
  18              		.align	2
  19              		.thumb
  20              		.thumb_func
  22              	NVIC_EnableIRQ:
  23              	.LFB96:
  24              		.file 1 "../stm32f4xx/core_cm4.h"
   1:../stm32f4xx/core_cm4.h **** /**************************************************************************//**
   2:../stm32f4xx/core_cm4.h ****  * @file     core_cm4.h
   3:../stm32f4xx/core_cm4.h ****  * @brief    CMSIS Cortex-M4 Core Peripheral Access Layer Header File
   4:../stm32f4xx/core_cm4.h ****  * @version  V3.01
   5:../stm32f4xx/core_cm4.h ****  * @date     22. March 2012
   6:../stm32f4xx/core_cm4.h ****  *
   7:../stm32f4xx/core_cm4.h ****  * @note
   8:../stm32f4xx/core_cm4.h ****  * Copyright (C) 2009-2012 ARM Limited. All rights reserved.
   9:../stm32f4xx/core_cm4.h ****  *
  10:../stm32f4xx/core_cm4.h ****  * @par
  11:../stm32f4xx/core_cm4.h ****  * ARM Limited (ARM) is supplying this software for use with Cortex-M
  12:../stm32f4xx/core_cm4.h ****  * processor based microcontrollers.  This file can be freely distributed
  13:../stm32f4xx/core_cm4.h ****  * within development tools that are supporting such ARM based processors.
  14:../stm32f4xx/core_cm4.h ****  *
  15:../stm32f4xx/core_cm4.h ****  * @par
  16:../stm32f4xx/core_cm4.h ****  * THIS SOFTWARE IS PROVIDED "AS IS".  NO WARRANTIES, WHETHER EXPRESS, IMPLIED
  17:../stm32f4xx/core_cm4.h ****  * OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED WARRANTIES OF
  18:../stm32f4xx/core_cm4.h ****  * MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO THIS SOFTWARE.
  19:../stm32f4xx/core_cm4.h ****  * ARM SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR SPECIAL, INCIDENTAL, OR
  20:../stm32f4xx/core_cm4.h ****  * CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.
  21:../stm32f4xx/core_cm4.h ****  *
  22:../stm32f4xx/core_cm4.h ****  ******************************************************************************/
  23:../stm32f4xx/core_cm4.h **** #if defined ( __ICCARM__ )
  24:../stm32f4xx/core_cm4.h ****  #pragma system_include  /* treat file as system include file for MISRA check */
  25:../stm32f4xx/core_cm4.h **** #endif
  26:../stm32f4xx/core_cm4.h **** 
  27:../stm32f4xx/core_cm4.h **** #ifdef __cplusplus
  28:../stm32f4xx/core_cm4.h ****  extern "C" {
  29:../stm32f4xx/core_cm4.h **** #endif
  30:../stm32f4xx/core_cm4.h **** 
  31:../stm32f4xx/core_cm4.h **** #ifndef __CORE_CM4_H_GENERIC
  32:../stm32f4xx/core_cm4.h **** #define __CORE_CM4_H_GENERIC
  33:../stm32f4xx/core_cm4.h **** 
  34:../stm32f4xx/core_cm4.h **** /** \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  35:../stm32f4xx/core_cm4.h ****   CMSIS violates the following MISRA-C:2004 rules:
  36:../stm32f4xx/core_cm4.h **** 
  37:../stm32f4xx/core_cm4.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  38:../stm32f4xx/core_cm4.h ****      Function definitions in header files are used to allow 'inlining'.
  39:../stm32f4xx/core_cm4.h **** 
  40:../stm32f4xx/core_cm4.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  41:../stm32f4xx/core_cm4.h ****      Unions are used for effective representation of core registers.
  42:../stm32f4xx/core_cm4.h **** 
  43:../stm32f4xx/core_cm4.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  44:../stm32f4xx/core_cm4.h ****      Function-like macros are used to allow more efficient code.
  45:../stm32f4xx/core_cm4.h ****  */
  46:../stm32f4xx/core_cm4.h **** 
  47:../stm32f4xx/core_cm4.h **** 
  48:../stm32f4xx/core_cm4.h **** /*******************************************************************************
  49:../stm32f4xx/core_cm4.h ****  *                 CMSIS definitions
  50:../stm32f4xx/core_cm4.h ****  ******************************************************************************/
  51:../stm32f4xx/core_cm4.h **** /** \ingroup Cortex_M4
  52:../stm32f4xx/core_cm4.h ****   @{
  53:../stm32f4xx/core_cm4.h ****  */
  54:../stm32f4xx/core_cm4.h **** 
  55:../stm32f4xx/core_cm4.h **** /*  CMSIS CM4 definitions */
  56:../stm32f4xx/core_cm4.h **** #define __CM4_CMSIS_VERSION_MAIN  (0x03)                                   /*!< [31:16] CMSIS HAL m
  57:../stm32f4xx/core_cm4.h **** #define __CM4_CMSIS_VERSION_SUB   (0x01)                                   /*!< [15:0]  CMSIS HAL s
  58:../stm32f4xx/core_cm4.h **** #define __CM4_CMSIS_VERSION       ((__CM4_CMSIS_VERSION_MAIN << 16) | \
  59:../stm32f4xx/core_cm4.h ****                                     __CM4_CMSIS_VERSION_SUB          )     /*!< CMSIS HAL version n
  60:../stm32f4xx/core_cm4.h **** 
  61:../stm32f4xx/core_cm4.h **** #define __CORTEX_M                (0x04)                                   /*!< Cortex-M Core      
  62:../stm32f4xx/core_cm4.h **** 
  63:../stm32f4xx/core_cm4.h **** 
  64:../stm32f4xx/core_cm4.h **** #if   defined ( __CC_ARM )
  65:../stm32f4xx/core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for ARM Comp
  66:../stm32f4xx/core_cm4.h ****   #define __INLINE         __inline                                   /*!< inline keyword for ARM C
  67:../stm32f4xx/core_cm4.h ****   #define __STATIC_INLINE  static __inline
  68:../stm32f4xx/core_cm4.h **** 
  69:../stm32f4xx/core_cm4.h **** #elif defined ( __ICCARM__ )
  70:../stm32f4xx/core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for IAR Comp
  71:../stm32f4xx/core_cm4.h ****   #define __INLINE         inline                                     /*!< inline keyword for IAR C
  72:../stm32f4xx/core_cm4.h ****   #define __STATIC_INLINE  static inline
  73:../stm32f4xx/core_cm4.h **** 
  74:../stm32f4xx/core_cm4.h **** #elif defined ( __TMS470__ )
  75:../stm32f4xx/core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for TI CCS C
  76:../stm32f4xx/core_cm4.h ****   #define __STATIC_INLINE  static inline
  77:../stm32f4xx/core_cm4.h **** 
  78:../stm32f4xx/core_cm4.h **** #elif defined ( __GNUC__ )
  79:../stm32f4xx/core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for GNU Comp
  80:../stm32f4xx/core_cm4.h ****   #define __INLINE         inline                                     /*!< inline keyword for GNU C
  81:../stm32f4xx/core_cm4.h ****   #define __STATIC_INLINE  static inline
  82:../stm32f4xx/core_cm4.h **** 
  83:../stm32f4xx/core_cm4.h **** #elif defined ( __TASKING__ )
  84:../stm32f4xx/core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for TASKING 
  85:../stm32f4xx/core_cm4.h ****   #define __INLINE         inline                                     /*!< inline keyword for TASKI
  86:../stm32f4xx/core_cm4.h ****   #define __STATIC_INLINE  static inline
  87:../stm32f4xx/core_cm4.h **** 
  88:../stm32f4xx/core_cm4.h **** #endif
  89:../stm32f4xx/core_cm4.h **** 
  90:../stm32f4xx/core_cm4.h **** /** __FPU_USED indicates whether an FPU is used or not. For this, __FPU_PRESENT has to be checked p
  91:../stm32f4xx/core_cm4.h **** */
  92:../stm32f4xx/core_cm4.h **** #if defined ( __CC_ARM )
  93:../stm32f4xx/core_cm4.h ****   #if defined __TARGET_FPU_VFP
  94:../stm32f4xx/core_cm4.h ****     #if (__FPU_PRESENT == 1)
  95:../stm32f4xx/core_cm4.h ****       #define __FPU_USED       1
  96:../stm32f4xx/core_cm4.h ****     #else
  97:../stm32f4xx/core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
  98:../stm32f4xx/core_cm4.h ****       #define __FPU_USED       0
  99:../stm32f4xx/core_cm4.h ****     #endif
 100:../stm32f4xx/core_cm4.h ****   #else
 101:../stm32f4xx/core_cm4.h ****     #define __FPU_USED         0
 102:../stm32f4xx/core_cm4.h ****   #endif
 103:../stm32f4xx/core_cm4.h **** 
 104:../stm32f4xx/core_cm4.h **** #elif defined ( __ICCARM__ )
 105:../stm32f4xx/core_cm4.h ****   #if defined __ARMVFP__
 106:../stm32f4xx/core_cm4.h ****     #if (__FPU_PRESENT == 1)
 107:../stm32f4xx/core_cm4.h ****       #define __FPU_USED       1
 108:../stm32f4xx/core_cm4.h ****     #else
 109:../stm32f4xx/core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
 110:../stm32f4xx/core_cm4.h ****       #define __FPU_USED       0
 111:../stm32f4xx/core_cm4.h ****     #endif
 112:../stm32f4xx/core_cm4.h ****   #else
 113:../stm32f4xx/core_cm4.h ****     #define __FPU_USED         0
 114:../stm32f4xx/core_cm4.h ****   #endif
 115:../stm32f4xx/core_cm4.h **** 
 116:../stm32f4xx/core_cm4.h **** #elif defined ( __TMS470__ )
 117:../stm32f4xx/core_cm4.h ****   #if defined __TI_VFP_SUPPORT__
 118:../stm32f4xx/core_cm4.h ****     #if (__FPU_PRESENT == 1)
 119:../stm32f4xx/core_cm4.h ****       #define __FPU_USED       1
 120:../stm32f4xx/core_cm4.h ****     #else
 121:../stm32f4xx/core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
 122:../stm32f4xx/core_cm4.h ****       #define __FPU_USED       0
 123:../stm32f4xx/core_cm4.h ****     #endif
 124:../stm32f4xx/core_cm4.h ****   #else
 125:../stm32f4xx/core_cm4.h ****     #define __FPU_USED         0
 126:../stm32f4xx/core_cm4.h ****   #endif
 127:../stm32f4xx/core_cm4.h **** 
 128:../stm32f4xx/core_cm4.h **** #elif defined ( __GNUC__ )
 129:../stm32f4xx/core_cm4.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
 130:../stm32f4xx/core_cm4.h ****     #if (__FPU_PRESENT == 1)
 131:../stm32f4xx/core_cm4.h ****       #define __FPU_USED       1
 132:../stm32f4xx/core_cm4.h ****     #else
 133:../stm32f4xx/core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
 134:../stm32f4xx/core_cm4.h ****       #define __FPU_USED       0
 135:../stm32f4xx/core_cm4.h ****     #endif
 136:../stm32f4xx/core_cm4.h ****   #else
 137:../stm32f4xx/core_cm4.h ****     #define __FPU_USED         0
 138:../stm32f4xx/core_cm4.h ****   #endif
 139:../stm32f4xx/core_cm4.h **** 
 140:../stm32f4xx/core_cm4.h **** #elif defined ( __TASKING__ )
 141:../stm32f4xx/core_cm4.h ****   #if defined __FPU_VFP__
 142:../stm32f4xx/core_cm4.h ****     #if (__FPU_PRESENT == 1)
 143:../stm32f4xx/core_cm4.h ****       #define __FPU_USED       1
 144:../stm32f4xx/core_cm4.h ****     #else
 145:../stm32f4xx/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 146:../stm32f4xx/core_cm4.h ****       #define __FPU_USED       0
 147:../stm32f4xx/core_cm4.h ****     #endif
 148:../stm32f4xx/core_cm4.h ****   #else
 149:../stm32f4xx/core_cm4.h ****     #define __FPU_USED         0
 150:../stm32f4xx/core_cm4.h ****   #endif
 151:../stm32f4xx/core_cm4.h **** #endif
 152:../stm32f4xx/core_cm4.h **** 
 153:../stm32f4xx/core_cm4.h **** #include <stdint.h>                      /* standard types definitions                      */
 154:../stm32f4xx/core_cm4.h **** #include <core_cmInstr.h>                /* Core Instruction Access                         */
 155:../stm32f4xx/core_cm4.h **** #include <core_cmFunc.h>                 /* Core Function Access                            */
 156:../stm32f4xx/core_cm4.h **** #include <core_cm4_simd.h>               /* Compiler specific SIMD Intrinsics               */
 157:../stm32f4xx/core_cm4.h **** 
 158:../stm32f4xx/core_cm4.h **** #endif /* __CORE_CM4_H_GENERIC */
 159:../stm32f4xx/core_cm4.h **** 
 160:../stm32f4xx/core_cm4.h **** #ifndef __CMSIS_GENERIC
 161:../stm32f4xx/core_cm4.h **** 
 162:../stm32f4xx/core_cm4.h **** #ifndef __CORE_CM4_H_DEPENDANT
 163:../stm32f4xx/core_cm4.h **** #define __CORE_CM4_H_DEPENDANT
 164:../stm32f4xx/core_cm4.h **** 
 165:../stm32f4xx/core_cm4.h **** /* check device defines and use defaults */
 166:../stm32f4xx/core_cm4.h **** #if defined __CHECK_DEVICE_DEFINES
 167:../stm32f4xx/core_cm4.h ****   #ifndef __CM4_REV
 168:../stm32f4xx/core_cm4.h ****     #define __CM4_REV               0x0000
 169:../stm32f4xx/core_cm4.h ****     #warning "__CM4_REV not defined in device header file; using default!"
 170:../stm32f4xx/core_cm4.h ****   #endif
 171:../stm32f4xx/core_cm4.h **** 
 172:../stm32f4xx/core_cm4.h ****   #ifndef __FPU_PRESENT
 173:../stm32f4xx/core_cm4.h ****     #define __FPU_PRESENT             0
 174:../stm32f4xx/core_cm4.h ****     #warning "__FPU_PRESENT not defined in device header file; using default!"
 175:../stm32f4xx/core_cm4.h ****   #endif
 176:../stm32f4xx/core_cm4.h **** 
 177:../stm32f4xx/core_cm4.h ****   #ifndef __MPU_PRESENT
 178:../stm32f4xx/core_cm4.h ****     #define __MPU_PRESENT             0
 179:../stm32f4xx/core_cm4.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 180:../stm32f4xx/core_cm4.h ****   #endif
 181:../stm32f4xx/core_cm4.h **** 
 182:../stm32f4xx/core_cm4.h ****   #ifndef __NVIC_PRIO_BITS
 183:../stm32f4xx/core_cm4.h ****     #define __NVIC_PRIO_BITS          4
 184:../stm32f4xx/core_cm4.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 185:../stm32f4xx/core_cm4.h ****   #endif
 186:../stm32f4xx/core_cm4.h **** 
 187:../stm32f4xx/core_cm4.h ****   #ifndef __Vendor_SysTickConfig
 188:../stm32f4xx/core_cm4.h ****     #define __Vendor_SysTickConfig    0
 189:../stm32f4xx/core_cm4.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 190:../stm32f4xx/core_cm4.h ****   #endif
 191:../stm32f4xx/core_cm4.h **** #endif
 192:../stm32f4xx/core_cm4.h **** 
 193:../stm32f4xx/core_cm4.h **** /* IO definitions (access restrictions to peripheral registers) */
 194:../stm32f4xx/core_cm4.h **** /**
 195:../stm32f4xx/core_cm4.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 196:../stm32f4xx/core_cm4.h **** 
 197:../stm32f4xx/core_cm4.h ****     <strong>IO Type Qualifiers</strong> are used
 198:../stm32f4xx/core_cm4.h ****     \li to specify the access to peripheral variables.
 199:../stm32f4xx/core_cm4.h ****     \li for automatic generation of peripheral register debug information.
 200:../stm32f4xx/core_cm4.h **** */
 201:../stm32f4xx/core_cm4.h **** #ifdef __cplusplus
 202:../stm32f4xx/core_cm4.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions                 */
 203:../stm32f4xx/core_cm4.h **** #else
 204:../stm32f4xx/core_cm4.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions                 */
 205:../stm32f4xx/core_cm4.h **** #endif
 206:../stm32f4xx/core_cm4.h **** #define     __O     volatile             /*!< Defines 'write only' permissions                */
 207:../stm32f4xx/core_cm4.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions              */
 208:../stm32f4xx/core_cm4.h **** 
 209:../stm32f4xx/core_cm4.h **** /*@} end of group Cortex_M4 */
 210:../stm32f4xx/core_cm4.h **** 
 211:../stm32f4xx/core_cm4.h **** 
 212:../stm32f4xx/core_cm4.h **** 
 213:../stm32f4xx/core_cm4.h **** /*******************************************************************************
 214:../stm32f4xx/core_cm4.h ****  *                 Register Abstraction
 215:../stm32f4xx/core_cm4.h ****   Core Register contain:
 216:../stm32f4xx/core_cm4.h ****   - Core Register
 217:../stm32f4xx/core_cm4.h ****   - Core NVIC Register
 218:../stm32f4xx/core_cm4.h ****   - Core SCB Register
 219:../stm32f4xx/core_cm4.h ****   - Core SysTick Register
 220:../stm32f4xx/core_cm4.h ****   - Core Debug Register
 221:../stm32f4xx/core_cm4.h ****   - Core MPU Register
 222:../stm32f4xx/core_cm4.h ****   - Core FPU Register
 223:../stm32f4xx/core_cm4.h ****  ******************************************************************************/
 224:../stm32f4xx/core_cm4.h **** /** \defgroup CMSIS_core_register Defines and Type Definitions
 225:../stm32f4xx/core_cm4.h ****     \brief Type definitions and defines for Cortex-M processor based devices.
 226:../stm32f4xx/core_cm4.h **** */
 227:../stm32f4xx/core_cm4.h **** 
 228:../stm32f4xx/core_cm4.h **** /** \ingroup    CMSIS_core_register
 229:../stm32f4xx/core_cm4.h ****     \defgroup   CMSIS_CORE  Status and Control Registers
 230:../stm32f4xx/core_cm4.h ****     \brief  Core Register type definitions.
 231:../stm32f4xx/core_cm4.h ****   @{
 232:../stm32f4xx/core_cm4.h ****  */
 233:../stm32f4xx/core_cm4.h **** 
 234:../stm32f4xx/core_cm4.h **** /** \brief  Union type to access the Application Program Status Register (APSR).
 235:../stm32f4xx/core_cm4.h ****  */
 236:../stm32f4xx/core_cm4.h **** typedef union
 237:../stm32f4xx/core_cm4.h **** {
 238:../stm32f4xx/core_cm4.h ****   struct
 239:../stm32f4xx/core_cm4.h ****   {
 240:../stm32f4xx/core_cm4.h **** #if (__CORTEX_M != 0x04)
 241:../stm32f4xx/core_cm4.h ****     uint32_t _reserved0:27;              /*!< bit:  0..26  Reserved                           */
 242:../stm32f4xx/core_cm4.h **** #else
 243:../stm32f4xx/core_cm4.h ****     uint32_t _reserved0:16;              /*!< bit:  0..15  Reserved                           */
 244:../stm32f4xx/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags        */
 245:../stm32f4xx/core_cm4.h ****     uint32_t _reserved1:7;               /*!< bit: 20..26  Reserved                           */
 246:../stm32f4xx/core_cm4.h **** #endif
 247:../stm32f4xx/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag          */
 248:../stm32f4xx/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag       */
 249:../stm32f4xx/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag          */
 250:../stm32f4xx/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag           */
 251:../stm32f4xx/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag       */
 252:../stm32f4xx/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access                  */
 253:../stm32f4xx/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access                  */
 254:../stm32f4xx/core_cm4.h **** } APSR_Type;
 255:../stm32f4xx/core_cm4.h **** 
 256:../stm32f4xx/core_cm4.h **** 
 257:../stm32f4xx/core_cm4.h **** /** \brief  Union type to access the Interrupt Program Status Register (IPSR).
 258:../stm32f4xx/core_cm4.h ****  */
 259:../stm32f4xx/core_cm4.h **** typedef union
 260:../stm32f4xx/core_cm4.h **** {
 261:../stm32f4xx/core_cm4.h ****   struct
 262:../stm32f4xx/core_cm4.h ****   {
 263:../stm32f4xx/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number                   */
 264:../stm32f4xx/core_cm4.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved                           */
 265:../stm32f4xx/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access                  */
 266:../stm32f4xx/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access                  */
 267:../stm32f4xx/core_cm4.h **** } IPSR_Type;
 268:../stm32f4xx/core_cm4.h **** 
 269:../stm32f4xx/core_cm4.h **** 
 270:../stm32f4xx/core_cm4.h **** /** \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 271:../stm32f4xx/core_cm4.h ****  */
 272:../stm32f4xx/core_cm4.h **** typedef union
 273:../stm32f4xx/core_cm4.h **** {
 274:../stm32f4xx/core_cm4.h ****   struct
 275:../stm32f4xx/core_cm4.h ****   {
 276:../stm32f4xx/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number                   */
 277:../stm32f4xx/core_cm4.h **** #if (__CORTEX_M != 0x04)
 278:../stm32f4xx/core_cm4.h ****     uint32_t _reserved0:15;              /*!< bit:  9..23  Reserved                           */
 279:../stm32f4xx/core_cm4.h **** #else
 280:../stm32f4xx/core_cm4.h ****     uint32_t _reserved0:7;               /*!< bit:  9..15  Reserved                           */
 281:../stm32f4xx/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags        */
 282:../stm32f4xx/core_cm4.h ****     uint32_t _reserved1:4;               /*!< bit: 20..23  Reserved                           */
 283:../stm32f4xx/core_cm4.h **** #endif
 284:../stm32f4xx/core_cm4.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit        (read 0)          */
 285:../stm32f4xx/core_cm4.h ****     uint32_t IT:2;                       /*!< bit: 25..26  saved IT state   (read 0)          */
 286:../stm32f4xx/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag          */
 287:../stm32f4xx/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag       */
 288:../stm32f4xx/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag          */
 289:../stm32f4xx/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag           */
 290:../stm32f4xx/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag       */
 291:../stm32f4xx/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access                  */
 292:../stm32f4xx/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access                  */
 293:../stm32f4xx/core_cm4.h **** } xPSR_Type;
 294:../stm32f4xx/core_cm4.h **** 
 295:../stm32f4xx/core_cm4.h **** 
 296:../stm32f4xx/core_cm4.h **** /** \brief  Union type to access the Control Registers (CONTROL).
 297:../stm32f4xx/core_cm4.h ****  */
 298:../stm32f4xx/core_cm4.h **** typedef union
 299:../stm32f4xx/core_cm4.h **** {
 300:../stm32f4xx/core_cm4.h ****   struct
 301:../stm32f4xx/core_cm4.h ****   {
 302:../stm32f4xx/core_cm4.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 303:../stm32f4xx/core_cm4.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used                   */
 304:../stm32f4xx/core_cm4.h ****     uint32_t FPCA:1;                     /*!< bit:      2  FP extension active flag           */
 305:../stm32f4xx/core_cm4.h ****     uint32_t _reserved0:29;              /*!< bit:  3..31  Reserved                           */
 306:../stm32f4xx/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access                  */
 307:../stm32f4xx/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access                  */
 308:../stm32f4xx/core_cm4.h **** } CONTROL_Type;
 309:../stm32f4xx/core_cm4.h **** 
 310:../stm32f4xx/core_cm4.h **** /*@} end of group CMSIS_CORE */
 311:../stm32f4xx/core_cm4.h **** 
 312:../stm32f4xx/core_cm4.h **** 
 313:../stm32f4xx/core_cm4.h **** /** \ingroup    CMSIS_core_register
 314:../stm32f4xx/core_cm4.h ****     \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 315:../stm32f4xx/core_cm4.h ****     \brief      Type definitions for the NVIC Registers
 316:../stm32f4xx/core_cm4.h ****   @{
 317:../stm32f4xx/core_cm4.h ****  */
 318:../stm32f4xx/core_cm4.h **** 
 319:../stm32f4xx/core_cm4.h **** /** \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 320:../stm32f4xx/core_cm4.h ****  */
 321:../stm32f4xx/core_cm4.h **** typedef struct
 322:../stm32f4xx/core_cm4.h **** {
 323:../stm32f4xx/core_cm4.h ****   __IO uint32_t ISER[8];                 /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register   
 324:../stm32f4xx/core_cm4.h ****        uint32_t RESERVED0[24];
 325:../stm32f4xx/core_cm4.h ****   __IO uint32_t ICER[8];                 /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 326:../stm32f4xx/core_cm4.h ****        uint32_t RSERVED1[24];
 327:../stm32f4xx/core_cm4.h ****   __IO uint32_t ISPR[8];                 /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register  
 328:../stm32f4xx/core_cm4.h ****        uint32_t RESERVED2[24];
 329:../stm32f4xx/core_cm4.h ****   __IO uint32_t ICPR[8];                 /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 330:../stm32f4xx/core_cm4.h ****        uint32_t RESERVED3[24];
 331:../stm32f4xx/core_cm4.h ****   __IO uint32_t IABR[8];                 /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register   
 332:../stm32f4xx/core_cm4.h ****        uint32_t RESERVED4[56];
 333:../stm32f4xx/core_cm4.h ****   __IO uint8_t  IP[240];                 /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 334:../stm32f4xx/core_cm4.h ****        uint32_t RESERVED5[644];
 335:../stm32f4xx/core_cm4.h ****   __O  uint32_t STIR;                    /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 336:../stm32f4xx/core_cm4.h **** }  NVIC_Type;
 337:../stm32f4xx/core_cm4.h **** 
 338:../stm32f4xx/core_cm4.h **** /* Software Triggered Interrupt Register Definitions */
 339:../stm32f4xx/core_cm4.h **** #define NVIC_STIR_INTID_Pos                 0                                          /*!< STIR: I
 340:../stm32f4xx/core_cm4.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL << NVIC_STIR_INTID_Pos)            /*!< STIR: I
 341:../stm32f4xx/core_cm4.h **** 
 342:../stm32f4xx/core_cm4.h **** /*@} end of group CMSIS_NVIC */
 343:../stm32f4xx/core_cm4.h **** 
 344:../stm32f4xx/core_cm4.h **** 
 345:../stm32f4xx/core_cm4.h **** /** \ingroup  CMSIS_core_register
 346:../stm32f4xx/core_cm4.h ****     \defgroup CMSIS_SCB     System Control Block (SCB)
 347:../stm32f4xx/core_cm4.h ****     \brief      Type definitions for the System Control Block Registers
 348:../stm32f4xx/core_cm4.h ****   @{
 349:../stm32f4xx/core_cm4.h ****  */
 350:../stm32f4xx/core_cm4.h **** 
 351:../stm32f4xx/core_cm4.h **** /** \brief  Structure type to access the System Control Block (SCB).
 352:../stm32f4xx/core_cm4.h ****  */
 353:../stm32f4xx/core_cm4.h **** typedef struct
 354:../stm32f4xx/core_cm4.h **** {
 355:../stm32f4xx/core_cm4.h ****   __I  uint32_t CPUID;                   /*!< Offset: 0x000 (R/ )  CPUID Base Register             
 356:../stm32f4xx/core_cm4.h ****   __IO uint32_t ICSR;                    /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 357:../stm32f4xx/core_cm4.h ****   __IO uint32_t VTOR;                    /*!< Offset: 0x008 (R/W)  Vector Table Offset Register    
 358:../stm32f4xx/core_cm4.h ****   __IO uint32_t AIRCR;                   /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 359:../stm32f4xx/core_cm4.h ****   __IO uint32_t SCR;                     /*!< Offset: 0x010 (R/W)  System Control Register         
 360:../stm32f4xx/core_cm4.h ****   __IO uint32_t CCR;                     /*!< Offset: 0x014 (R/W)  Configuration Control Register  
 361:../stm32f4xx/core_cm4.h ****   __IO uint8_t  SHP[12];                 /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 362:../stm32f4xx/core_cm4.h ****   __IO uint32_t SHCSR;                   /*!< Offset: 0x024 (R/W)  System Handler Control and State
 363:../stm32f4xx/core_cm4.h ****   __IO uint32_t CFSR;                    /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 364:../stm32f4xx/core_cm4.h ****   __IO uint32_t HFSR;                    /*!< Offset: 0x02C (R/W)  HardFault Status Register       
 365:../stm32f4xx/core_cm4.h ****   __IO uint32_t DFSR;                    /*!< Offset: 0x030 (R/W)  Debug Fault Status Register     
 366:../stm32f4xx/core_cm4.h ****   __IO uint32_t MMFAR;                   /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 367:../stm32f4xx/core_cm4.h ****   __IO uint32_t BFAR;                    /*!< Offset: 0x038 (R/W)  BusFault Address Register       
 368:../stm32f4xx/core_cm4.h ****   __IO uint32_t AFSR;                    /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 369:../stm32f4xx/core_cm4.h ****   __I  uint32_t PFR[2];                  /*!< Offset: 0x040 (R/ )  Processor Feature Register      
 370:../stm32f4xx/core_cm4.h ****   __I  uint32_t DFR;                     /*!< Offset: 0x048 (R/ )  Debug Feature Register          
 371:../stm32f4xx/core_cm4.h ****   __I  uint32_t ADR;                     /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register      
 372:../stm32f4xx/core_cm4.h ****   __I  uint32_t MMFR[4];                 /*!< Offset: 0x050 (R/ )  Memory Model Feature Register   
 373:../stm32f4xx/core_cm4.h ****   __I  uint32_t ISAR[5];                 /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 374:../stm32f4xx/core_cm4.h ****        uint32_t RESERVED0[5];
 375:../stm32f4xx/core_cm4.h ****   __IO uint32_t CPACR;                   /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 376:../stm32f4xx/core_cm4.h **** } SCB_Type;
 377:../stm32f4xx/core_cm4.h **** 
 378:../stm32f4xx/core_cm4.h **** /* SCB CPUID Register Definitions */
 379:../stm32f4xx/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24                                             /*!< SCB 
 380:../stm32f4xx/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 381:../stm32f4xx/core_cm4.h **** 
 382:../stm32f4xx/core_cm4.h **** #define SCB_CPUID_VARIANT_Pos              20                                             /*!< SCB 
 383:../stm32f4xx/core_cm4.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 384:../stm32f4xx/core_cm4.h **** 
 385:../stm32f4xx/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16                                             /*!< SCB 
 386:../stm32f4xx/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 387:../stm32f4xx/core_cm4.h **** 
 388:../stm32f4xx/core_cm4.h **** #define SCB_CPUID_PARTNO_Pos                4                                             /*!< SCB 
 389:../stm32f4xx/core_cm4.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 390:../stm32f4xx/core_cm4.h **** 
 391:../stm32f4xx/core_cm4.h **** #define SCB_CPUID_REVISION_Pos              0                                             /*!< SCB 
 392:../stm32f4xx/core_cm4.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL << SCB_CPUID_REVISION_Pos)              /*!< SCB 
 393:../stm32f4xx/core_cm4.h **** 
 394:../stm32f4xx/core_cm4.h **** /* SCB Interrupt Control State Register Definitions */
 395:../stm32f4xx/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Pos            31                                             /*!< SCB 
 396:../stm32f4xx/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 397:../stm32f4xx/core_cm4.h **** 
 398:../stm32f4xx/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Pos             28                                             /*!< SCB 
 399:../stm32f4xx/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 400:../stm32f4xx/core_cm4.h **** 
 401:../stm32f4xx/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Pos             27                                             /*!< SCB 
 402:../stm32f4xx/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 403:../stm32f4xx/core_cm4.h **** 
 404:../stm32f4xx/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Pos             26                                             /*!< SCB 
 405:../stm32f4xx/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 406:../stm32f4xx/core_cm4.h **** 
 407:../stm32f4xx/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Pos             25                                             /*!< SCB 
 408:../stm32f4xx/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 409:../stm32f4xx/core_cm4.h **** 
 410:../stm32f4xx/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23                                             /*!< SCB 
 411:../stm32f4xx/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 412:../stm32f4xx/core_cm4.h **** 
 413:../stm32f4xx/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Pos            22                                             /*!< SCB 
 414:../stm32f4xx/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 415:../stm32f4xx/core_cm4.h **** 
 416:../stm32f4xx/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Pos           12                                             /*!< SCB 
 417:../stm32f4xx/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 418:../stm32f4xx/core_cm4.h **** 
 419:../stm32f4xx/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Pos             11                                             /*!< SCB 
 420:../stm32f4xx/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 421:../stm32f4xx/core_cm4.h **** 
 422:../stm32f4xx/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Pos             0                                             /*!< SCB 
 423:../stm32f4xx/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL << SCB_ICSR_VECTACTIVE_Pos)           /*!< SCB 
 424:../stm32f4xx/core_cm4.h **** 
 425:../stm32f4xx/core_cm4.h **** /* SCB Vector Table Offset Register Definitions */
 426:../stm32f4xx/core_cm4.h **** #define SCB_VTOR_TBLOFF_Pos                 7                                             /*!< SCB 
 427:../stm32f4xx/core_cm4.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 428:../stm32f4xx/core_cm4.h **** 
 429:../stm32f4xx/core_cm4.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 430:../stm32f4xx/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Pos              16                                             /*!< SCB 
 431:../stm32f4xx/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 432:../stm32f4xx/core_cm4.h **** 
 433:../stm32f4xx/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16                                             /*!< SCB 
 434:../stm32f4xx/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 435:../stm32f4xx/core_cm4.h **** 
 436:../stm32f4xx/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Pos            15                                             /*!< SCB 
 437:../stm32f4xx/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 438:../stm32f4xx/core_cm4.h **** 
 439:../stm32f4xx/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Pos              8                                             /*!< SCB 
 440:../stm32f4xx/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 441:../stm32f4xx/core_cm4.h **** 
 442:../stm32f4xx/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2                                             /*!< SCB 
 443:../stm32f4xx/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 444:../stm32f4xx/core_cm4.h **** 
 445:../stm32f4xx/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1                                             /*!< SCB 
 446:../stm32f4xx/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 447:../stm32f4xx/core_cm4.h **** 
 448:../stm32f4xx/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Pos             0                                             /*!< SCB 
 449:../stm32f4xx/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL << SCB_AIRCR_VECTRESET_Pos)               /*!< SCB 
 450:../stm32f4xx/core_cm4.h **** 
 451:../stm32f4xx/core_cm4.h **** /* SCB System Control Register Definitions */
 452:../stm32f4xx/core_cm4.h **** #define SCB_SCR_SEVONPEND_Pos               4                                             /*!< SCB 
 453:../stm32f4xx/core_cm4.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 454:../stm32f4xx/core_cm4.h **** 
 455:../stm32f4xx/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Pos               2                                             /*!< SCB 
 456:../stm32f4xx/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 457:../stm32f4xx/core_cm4.h **** 
 458:../stm32f4xx/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1                                             /*!< SCB 
 459:../stm32f4xx/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 460:../stm32f4xx/core_cm4.h **** 
 461:../stm32f4xx/core_cm4.h **** /* SCB Configuration Control Register Definitions */
 462:../stm32f4xx/core_cm4.h **** #define SCB_CCR_STKALIGN_Pos                9                                             /*!< SCB 
 463:../stm32f4xx/core_cm4.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 464:../stm32f4xx/core_cm4.h **** 
 465:../stm32f4xx/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Pos               8                                             /*!< SCB 
 466:../stm32f4xx/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 467:../stm32f4xx/core_cm4.h **** 
 468:../stm32f4xx/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Pos               4                                             /*!< SCB 
 469:../stm32f4xx/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 470:../stm32f4xx/core_cm4.h **** 
 471:../stm32f4xx/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3                                             /*!< SCB 
 472:../stm32f4xx/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 473:../stm32f4xx/core_cm4.h **** 
 474:../stm32f4xx/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Pos            1                                             /*!< SCB 
 475:../stm32f4xx/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 476:../stm32f4xx/core_cm4.h **** 
 477:../stm32f4xx/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0                                             /*!< SCB 
 478:../stm32f4xx/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL << SCB_CCR_NONBASETHRDENA_Pos)            /*!< SCB 
 479:../stm32f4xx/core_cm4.h **** 
 480:../stm32f4xx/core_cm4.h **** /* SCB System Handler Control and State Register Definitions */
 481:../stm32f4xx/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18                                             /*!< SCB 
 482:../stm32f4xx/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 483:../stm32f4xx/core_cm4.h **** 
 484:../stm32f4xx/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17                                             /*!< SCB 
 485:../stm32f4xx/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 486:../stm32f4xx/core_cm4.h **** 
 487:../stm32f4xx/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16                                             /*!< SCB 
 488:../stm32f4xx/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 489:../stm32f4xx/core_cm4.h **** 
 490:../stm32f4xx/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15                                             /*!< SCB 
 491:../stm32f4xx/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 492:../stm32f4xx/core_cm4.h **** 
 493:../stm32f4xx/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14                                             /*!< SCB 
 494:../stm32f4xx/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 495:../stm32f4xx/core_cm4.h **** 
 496:../stm32f4xx/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13                                             /*!< SCB 
 497:../stm32f4xx/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 498:../stm32f4xx/core_cm4.h **** 
 499:../stm32f4xx/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12                                             /*!< SCB 
 500:../stm32f4xx/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 501:../stm32f4xx/core_cm4.h **** 
 502:../stm32f4xx/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11                                             /*!< SCB 
 503:../stm32f4xx/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 504:../stm32f4xx/core_cm4.h **** 
 505:../stm32f4xx/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Pos            10                                             /*!< SCB 
 506:../stm32f4xx/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 507:../stm32f4xx/core_cm4.h **** 
 508:../stm32f4xx/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Pos            8                                             /*!< SCB 
 509:../stm32f4xx/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 510:../stm32f4xx/core_cm4.h **** 
 511:../stm32f4xx/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Pos             7                                             /*!< SCB 
 512:../stm32f4xx/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 513:../stm32f4xx/core_cm4.h **** 
 514:../stm32f4xx/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3                                             /*!< SCB 
 515:../stm32f4xx/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 516:../stm32f4xx/core_cm4.h **** 
 517:../stm32f4xx/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1                                             /*!< SCB 
 518:../stm32f4xx/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 519:../stm32f4xx/core_cm4.h **** 
 520:../stm32f4xx/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0                                             /*!< SCB 
 521:../stm32f4xx/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL << SCB_SHCSR_MEMFAULTACT_Pos)             /*!< SCB 
 522:../stm32f4xx/core_cm4.h **** 
 523:../stm32f4xx/core_cm4.h **** /* SCB Configurable Fault Status Registers Definitions */
 524:../stm32f4xx/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Pos            16                                             /*!< SCB 
 525:../stm32f4xx/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 526:../stm32f4xx/core_cm4.h **** 
 527:../stm32f4xx/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8                                             /*!< SCB 
 528:../stm32f4xx/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 529:../stm32f4xx/core_cm4.h **** 
 530:../stm32f4xx/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0                                             /*!< SCB 
 531:../stm32f4xx/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL << SCB_CFSR_MEMFAULTSR_Pos)            /*!< SCB 
 532:../stm32f4xx/core_cm4.h **** 
 533:../stm32f4xx/core_cm4.h **** /* SCB Hard Fault Status Registers Definitions */
 534:../stm32f4xx/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Pos              31                                             /*!< SCB 
 535:../stm32f4xx/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 536:../stm32f4xx/core_cm4.h **** 
 537:../stm32f4xx/core_cm4.h **** #define SCB_HFSR_FORCED_Pos                30                                             /*!< SCB 
 538:../stm32f4xx/core_cm4.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 539:../stm32f4xx/core_cm4.h **** 
 540:../stm32f4xx/core_cm4.h **** #define SCB_HFSR_VECTTBL_Pos                1                                             /*!< SCB 
 541:../stm32f4xx/core_cm4.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 542:../stm32f4xx/core_cm4.h **** 
 543:../stm32f4xx/core_cm4.h **** /* SCB Debug Fault Status Register Definitions */
 544:../stm32f4xx/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Pos               4                                             /*!< SCB 
 545:../stm32f4xx/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 546:../stm32f4xx/core_cm4.h **** 
 547:../stm32f4xx/core_cm4.h **** #define SCB_DFSR_VCATCH_Pos                 3                                             /*!< SCB 
 548:../stm32f4xx/core_cm4.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 549:../stm32f4xx/core_cm4.h **** 
 550:../stm32f4xx/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Pos                2                                             /*!< SCB 
 551:../stm32f4xx/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 552:../stm32f4xx/core_cm4.h **** 
 553:../stm32f4xx/core_cm4.h **** #define SCB_DFSR_BKPT_Pos                   1                                             /*!< SCB 
 554:../stm32f4xx/core_cm4.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 555:../stm32f4xx/core_cm4.h **** 
 556:../stm32f4xx/core_cm4.h **** #define SCB_DFSR_HALTED_Pos                 0                                             /*!< SCB 
 557:../stm32f4xx/core_cm4.h **** #define SCB_DFSR_HALTED_Msk                (1UL << SCB_DFSR_HALTED_Pos)                   /*!< SCB 
 558:../stm32f4xx/core_cm4.h **** 
 559:../stm32f4xx/core_cm4.h **** /*@} end of group CMSIS_SCB */
 560:../stm32f4xx/core_cm4.h **** 
 561:../stm32f4xx/core_cm4.h **** 
 562:../stm32f4xx/core_cm4.h **** /** \ingroup  CMSIS_core_register
 563:../stm32f4xx/core_cm4.h ****     \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
 564:../stm32f4xx/core_cm4.h ****     \brief      Type definitions for the System Control and ID Register not in the SCB
 565:../stm32f4xx/core_cm4.h ****   @{
 566:../stm32f4xx/core_cm4.h ****  */
 567:../stm32f4xx/core_cm4.h **** 
 568:../stm32f4xx/core_cm4.h **** /** \brief  Structure type to access the System Control and ID Register not in the SCB.
 569:../stm32f4xx/core_cm4.h ****  */
 570:../stm32f4xx/core_cm4.h **** typedef struct
 571:../stm32f4xx/core_cm4.h **** {
 572:../stm32f4xx/core_cm4.h ****        uint32_t RESERVED0[1];
 573:../stm32f4xx/core_cm4.h ****   __I  uint32_t ICTR;                    /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
 574:../stm32f4xx/core_cm4.h ****   __IO uint32_t ACTLR;                   /*!< Offset: 0x008 (R/W)  Auxiliary Control Register      
 575:../stm32f4xx/core_cm4.h **** } SCnSCB_Type;
 576:../stm32f4xx/core_cm4.h **** 
 577:../stm32f4xx/core_cm4.h **** /* Interrupt Controller Type Register Definitions */
 578:../stm32f4xx/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0                                          /*!< ICTR: I
 579:../stm32f4xx/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL << SCnSCB_ICTR_INTLINESNUM_Pos)      /*!< ICTR: I
 580:../stm32f4xx/core_cm4.h **** 
 581:../stm32f4xx/core_cm4.h **** /* Auxiliary Control Register Definitions */
 582:../stm32f4xx/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Pos            9                                          /*!< ACTLR: 
 583:../stm32f4xx/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Msk           (1UL << SCnSCB_ACTLR_DISOOFP_Pos)           /*!< ACTLR: 
 584:../stm32f4xx/core_cm4.h **** 
 585:../stm32f4xx/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Pos            8                                          /*!< ACTLR: 
 586:../stm32f4xx/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Msk           (1UL << SCnSCB_ACTLR_DISFPCA_Pos)           /*!< ACTLR: 
 587:../stm32f4xx/core_cm4.h **** 
 588:../stm32f4xx/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2                                          /*!< ACTLR: 
 589:../stm32f4xx/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
 590:../stm32f4xx/core_cm4.h **** 
 591:../stm32f4xx/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Pos         1                                          /*!< ACTLR: 
 592:../stm32f4xx/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: 
 593:../stm32f4xx/core_cm4.h **** 
 594:../stm32f4xx/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0                                          /*!< ACTLR: 
 595:../stm32f4xx/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL << SCnSCB_ACTLR_DISMCYCINT_Pos)        /*!< ACTLR: 
 596:../stm32f4xx/core_cm4.h **** 
 597:../stm32f4xx/core_cm4.h **** /*@} end of group CMSIS_SCnotSCB */
 598:../stm32f4xx/core_cm4.h **** 
 599:../stm32f4xx/core_cm4.h **** 
 600:../stm32f4xx/core_cm4.h **** /** \ingroup  CMSIS_core_register
 601:../stm32f4xx/core_cm4.h ****     \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 602:../stm32f4xx/core_cm4.h ****     \brief      Type definitions for the System Timer Registers.
 603:../stm32f4xx/core_cm4.h ****   @{
 604:../stm32f4xx/core_cm4.h ****  */
 605:../stm32f4xx/core_cm4.h **** 
 606:../stm32f4xx/core_cm4.h **** /** \brief  Structure type to access the System Timer (SysTick).
 607:../stm32f4xx/core_cm4.h ****  */
 608:../stm32f4xx/core_cm4.h **** typedef struct
 609:../stm32f4xx/core_cm4.h **** {
 610:../stm32f4xx/core_cm4.h ****   __IO uint32_t CTRL;                    /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 611:../stm32f4xx/core_cm4.h ****   __IO uint32_t LOAD;                    /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register   
 612:../stm32f4xx/core_cm4.h ****   __IO uint32_t VAL;                     /*!< Offset: 0x008 (R/W)  SysTick Current Value Register  
 613:../stm32f4xx/core_cm4.h ****   __I  uint32_t CALIB;                   /*!< Offset: 0x00C (R/ )  SysTick Calibration Register    
 614:../stm32f4xx/core_cm4.h **** } SysTick_Type;
 615:../stm32f4xx/core_cm4.h **** 
 616:../stm32f4xx/core_cm4.h **** /* SysTick Control / Status Register Definitions */
 617:../stm32f4xx/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16                                             /*!< SysT
 618:../stm32f4xx/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 619:../stm32f4xx/core_cm4.h **** 
 620:../stm32f4xx/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2                                             /*!< SysT
 621:../stm32f4xx/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 622:../stm32f4xx/core_cm4.h **** 
 623:../stm32f4xx/core_cm4.h **** #define SysTick_CTRL_TICKINT_Pos            1                                             /*!< SysT
 624:../stm32f4xx/core_cm4.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 625:../stm32f4xx/core_cm4.h **** 
 626:../stm32f4xx/core_cm4.h **** #define SysTick_CTRL_ENABLE_Pos             0                                             /*!< SysT
 627:../stm32f4xx/core_cm4.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL << SysTick_CTRL_ENABLE_Pos)               /*!< SysT
 628:../stm32f4xx/core_cm4.h **** 
 629:../stm32f4xx/core_cm4.h **** /* SysTick Reload Register Definitions */
 630:../stm32f4xx/core_cm4.h **** #define SysTick_LOAD_RELOAD_Pos             0                                             /*!< SysT
 631:../stm32f4xx/core_cm4.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL << SysTick_LOAD_RELOAD_Pos)        /*!< SysT
 632:../stm32f4xx/core_cm4.h **** 
 633:../stm32f4xx/core_cm4.h **** /* SysTick Current Register Definitions */
 634:../stm32f4xx/core_cm4.h **** #define SysTick_VAL_CURRENT_Pos             0                                             /*!< SysT
 635:../stm32f4xx/core_cm4.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL << SysTick_VAL_CURRENT_Pos)        /*!< SysT
 636:../stm32f4xx/core_cm4.h **** 
 637:../stm32f4xx/core_cm4.h **** /* SysTick Calibration Register Definitions */
 638:../stm32f4xx/core_cm4.h **** #define SysTick_CALIB_NOREF_Pos            31                                             /*!< SysT
 639:../stm32f4xx/core_cm4.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 640:../stm32f4xx/core_cm4.h **** 
 641:../stm32f4xx/core_cm4.h **** #define SysTick_CALIB_SKEW_Pos             30                                             /*!< SysT
 642:../stm32f4xx/core_cm4.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 643:../stm32f4xx/core_cm4.h **** 
 644:../stm32f4xx/core_cm4.h **** #define SysTick_CALIB_TENMS_Pos             0                                             /*!< SysT
 645:../stm32f4xx/core_cm4.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL << SysTick_VAL_CURRENT_Pos)        /*!< SysT
 646:../stm32f4xx/core_cm4.h **** 
 647:../stm32f4xx/core_cm4.h **** /*@} end of group CMSIS_SysTick */
 648:../stm32f4xx/core_cm4.h **** 
 649:../stm32f4xx/core_cm4.h **** 
 650:../stm32f4xx/core_cm4.h **** /** \ingroup  CMSIS_core_register
 651:../stm32f4xx/core_cm4.h ****     \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
 652:../stm32f4xx/core_cm4.h ****     \brief      Type definitions for the Instrumentation Trace Macrocell (ITM)
 653:../stm32f4xx/core_cm4.h ****   @{
 654:../stm32f4xx/core_cm4.h ****  */
 655:../stm32f4xx/core_cm4.h **** 
 656:../stm32f4xx/core_cm4.h **** /** \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
 657:../stm32f4xx/core_cm4.h ****  */
 658:../stm32f4xx/core_cm4.h **** typedef struct
 659:../stm32f4xx/core_cm4.h **** {
 660:../stm32f4xx/core_cm4.h ****   __O  union
 661:../stm32f4xx/core_cm4.h ****   {
 662:../stm32f4xx/core_cm4.h ****     __O  uint8_t    u8;                  /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit         
 663:../stm32f4xx/core_cm4.h ****     __O  uint16_t   u16;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit        
 664:../stm32f4xx/core_cm4.h ****     __O  uint32_t   u32;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit        
 665:../stm32f4xx/core_cm4.h ****   }  PORT [32];                          /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers     
 666:../stm32f4xx/core_cm4.h ****        uint32_t RESERVED0[864];
 667:../stm32f4xx/core_cm4.h ****   __IO uint32_t TER;                     /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register       
 668:../stm32f4xx/core_cm4.h ****        uint32_t RESERVED1[15];
 669:../stm32f4xx/core_cm4.h ****   __IO uint32_t TPR;                     /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register    
 670:../stm32f4xx/core_cm4.h ****        uint32_t RESERVED2[15];
 671:../stm32f4xx/core_cm4.h ****   __IO uint32_t TCR;                     /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register      
 672:../stm32f4xx/core_cm4.h ****        uint32_t RESERVED3[29];                                  
 673:../stm32f4xx/core_cm4.h ****   __O  uint32_t IWR;                     /*!< Offset: 0xEF8 ( /W)  ITM Integration Write Register  
 674:../stm32f4xx/core_cm4.h ****   __I  uint32_t IRR;                     /*!< Offset: 0xEFC (R/ )  ITM Integration Read Register   
 675:../stm32f4xx/core_cm4.h ****   __IO uint32_t IMCR;                    /*!< Offset: 0xF00 (R/W)  ITM Integration Mode Control Reg
 676:../stm32f4xx/core_cm4.h ****        uint32_t RESERVED4[43];                                  
 677:../stm32f4xx/core_cm4.h ****   __O  uint32_t LAR;                     /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register        
 678:../stm32f4xx/core_cm4.h ****   __I  uint32_t LSR;                     /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register        
 679:../stm32f4xx/core_cm4.h ****        uint32_t RESERVED5[6];                                   
 680:../stm32f4xx/core_cm4.h ****   __I  uint32_t PID4;                    /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Re
 681:../stm32f4xx/core_cm4.h ****   __I  uint32_t PID5;                    /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Re
 682:../stm32f4xx/core_cm4.h ****   __I  uint32_t PID6;                    /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Re
 683:../stm32f4xx/core_cm4.h ****   __I  uint32_t PID7;                    /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Re
 684:../stm32f4xx/core_cm4.h ****   __I  uint32_t PID0;                    /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Re
 685:../stm32f4xx/core_cm4.h ****   __I  uint32_t PID1;                    /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Re
 686:../stm32f4xx/core_cm4.h ****   __I  uint32_t PID2;                    /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Re
 687:../stm32f4xx/core_cm4.h ****   __I  uint32_t PID3;                    /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Re
 688:../stm32f4xx/core_cm4.h ****   __I  uint32_t CID0;                    /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Re
 689:../stm32f4xx/core_cm4.h ****   __I  uint32_t CID1;                    /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Re
 690:../stm32f4xx/core_cm4.h ****   __I  uint32_t CID2;                    /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Re
 691:../stm32f4xx/core_cm4.h ****   __I  uint32_t CID3;                    /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Re
 692:../stm32f4xx/core_cm4.h **** } ITM_Type;
 693:../stm32f4xx/core_cm4.h **** 
 694:../stm32f4xx/core_cm4.h **** /* ITM Trace Privilege Register Definitions */
 695:../stm32f4xx/core_cm4.h **** #define ITM_TPR_PRIVMASK_Pos                0                                             /*!< ITM 
 696:../stm32f4xx/core_cm4.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFUL << ITM_TPR_PRIVMASK_Pos)                /*!< ITM 
 697:../stm32f4xx/core_cm4.h **** 
 698:../stm32f4xx/core_cm4.h **** /* ITM Trace Control Register Definitions */
 699:../stm32f4xx/core_cm4.h **** #define ITM_TCR_BUSY_Pos                   23                                             /*!< ITM 
 700:../stm32f4xx/core_cm4.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM 
 701:../stm32f4xx/core_cm4.h **** 
 702:../stm32f4xx/core_cm4.h **** #define ITM_TCR_TraceBusID_Pos             16                                             /*!< ITM 
 703:../stm32f4xx/core_cm4.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM 
 704:../stm32f4xx/core_cm4.h **** 
 705:../stm32f4xx/core_cm4.h **** #define ITM_TCR_GTSFREQ_Pos                10                                             /*!< ITM 
 706:../stm32f4xx/core_cm4.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM 
 707:../stm32f4xx/core_cm4.h **** 
 708:../stm32f4xx/core_cm4.h **** #define ITM_TCR_TSPrescale_Pos              8                                             /*!< ITM 
 709:../stm32f4xx/core_cm4.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
 710:../stm32f4xx/core_cm4.h **** 
 711:../stm32f4xx/core_cm4.h **** #define ITM_TCR_SWOENA_Pos                  4                                             /*!< ITM 
 712:../stm32f4xx/core_cm4.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
 713:../stm32f4xx/core_cm4.h **** 
 714:../stm32f4xx/core_cm4.h **** #define ITM_TCR_DWTENA_Pos                  3                                             /*!< ITM 
 715:../stm32f4xx/core_cm4.h **** #define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
 716:../stm32f4xx/core_cm4.h **** 
 717:../stm32f4xx/core_cm4.h **** #define ITM_TCR_SYNCENA_Pos                 2                                             /*!< ITM 
 718:../stm32f4xx/core_cm4.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
 719:../stm32f4xx/core_cm4.h **** 
 720:../stm32f4xx/core_cm4.h **** #define ITM_TCR_TSENA_Pos                   1                                             /*!< ITM 
 721:../stm32f4xx/core_cm4.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM 
 722:../stm32f4xx/core_cm4.h **** 
 723:../stm32f4xx/core_cm4.h **** #define ITM_TCR_ITMENA_Pos                  0                                             /*!< ITM 
 724:../stm32f4xx/core_cm4.h **** #define ITM_TCR_ITMENA_Msk                 (1UL << ITM_TCR_ITMENA_Pos)                    /*!< ITM 
 725:../stm32f4xx/core_cm4.h **** 
 726:../stm32f4xx/core_cm4.h **** /* ITM Integration Write Register Definitions */
 727:../stm32f4xx/core_cm4.h **** #define ITM_IWR_ATVALIDM_Pos                0                                             /*!< ITM 
 728:../stm32f4xx/core_cm4.h **** #define ITM_IWR_ATVALIDM_Msk               (1UL << ITM_IWR_ATVALIDM_Pos)                  /*!< ITM 
 729:../stm32f4xx/core_cm4.h **** 
 730:../stm32f4xx/core_cm4.h **** /* ITM Integration Read Register Definitions */
 731:../stm32f4xx/core_cm4.h **** #define ITM_IRR_ATREADYM_Pos                0                                             /*!< ITM 
 732:../stm32f4xx/core_cm4.h **** #define ITM_IRR_ATREADYM_Msk               (1UL << ITM_IRR_ATREADYM_Pos)                  /*!< ITM 
 733:../stm32f4xx/core_cm4.h **** 
 734:../stm32f4xx/core_cm4.h **** /* ITM Integration Mode Control Register Definitions */
 735:../stm32f4xx/core_cm4.h **** #define ITM_IMCR_INTEGRATION_Pos            0                                             /*!< ITM 
 736:../stm32f4xx/core_cm4.h **** #define ITM_IMCR_INTEGRATION_Msk           (1UL << ITM_IMCR_INTEGRATION_Pos)              /*!< ITM 
 737:../stm32f4xx/core_cm4.h **** 
 738:../stm32f4xx/core_cm4.h **** /* ITM Lock Status Register Definitions */
 739:../stm32f4xx/core_cm4.h **** #define ITM_LSR_ByteAcc_Pos                 2                                             /*!< ITM 
 740:../stm32f4xx/core_cm4.h **** #define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
 741:../stm32f4xx/core_cm4.h **** 
 742:../stm32f4xx/core_cm4.h **** #define ITM_LSR_Access_Pos                  1                                             /*!< ITM 
 743:../stm32f4xx/core_cm4.h **** #define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM 
 744:../stm32f4xx/core_cm4.h **** 
 745:../stm32f4xx/core_cm4.h **** #define ITM_LSR_Present_Pos                 0                                             /*!< ITM 
 746:../stm32f4xx/core_cm4.h **** #define ITM_LSR_Present_Msk                (1UL << ITM_LSR_Present_Pos)                   /*!< ITM 
 747:../stm32f4xx/core_cm4.h **** 
 748:../stm32f4xx/core_cm4.h **** /*@}*/ /* end of group CMSIS_ITM */
 749:../stm32f4xx/core_cm4.h **** 
 750:../stm32f4xx/core_cm4.h **** 
 751:../stm32f4xx/core_cm4.h **** /** \ingroup  CMSIS_core_register
 752:../stm32f4xx/core_cm4.h ****     \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
 753:../stm32f4xx/core_cm4.h ****     \brief      Type definitions for the Data Watchpoint and Trace (DWT)
 754:../stm32f4xx/core_cm4.h ****   @{
 755:../stm32f4xx/core_cm4.h ****  */
 756:../stm32f4xx/core_cm4.h **** 
 757:../stm32f4xx/core_cm4.h **** /** \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
 758:../stm32f4xx/core_cm4.h ****  */
 759:../stm32f4xx/core_cm4.h **** typedef struct
 760:../stm32f4xx/core_cm4.h **** {
 761:../stm32f4xx/core_cm4.h ****   __IO uint32_t CTRL;                    /*!< Offset: 0x000 (R/W)  Control Register                
 762:../stm32f4xx/core_cm4.h ****   __IO uint32_t CYCCNT;                  /*!< Offset: 0x004 (R/W)  Cycle Count Register            
 763:../stm32f4xx/core_cm4.h ****   __IO uint32_t CPICNT;                  /*!< Offset: 0x008 (R/W)  CPI Count Register              
 764:../stm32f4xx/core_cm4.h ****   __IO uint32_t EXCCNT;                  /*!< Offset: 0x00C (R/W)  Exception Overhead Count Registe
 765:../stm32f4xx/core_cm4.h ****   __IO uint32_t SLEEPCNT;                /*!< Offset: 0x010 (R/W)  Sleep Count Register            
 766:../stm32f4xx/core_cm4.h ****   __IO uint32_t LSUCNT;                  /*!< Offset: 0x014 (R/W)  LSU Count Register              
 767:../stm32f4xx/core_cm4.h ****   __IO uint32_t FOLDCNT;                 /*!< Offset: 0x018 (R/W)  Folded-instruction Count Registe
 768:../stm32f4xx/core_cm4.h ****   __I  uint32_t PCSR;                    /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
 769:../stm32f4xx/core_cm4.h ****   __IO uint32_t COMP0;                   /*!< Offset: 0x020 (R/W)  Comparator Register 0           
 770:../stm32f4xx/core_cm4.h ****   __IO uint32_t MASK0;                   /*!< Offset: 0x024 (R/W)  Mask Register 0                 
 771:../stm32f4xx/core_cm4.h ****   __IO uint32_t FUNCTION0;               /*!< Offset: 0x028 (R/W)  Function Register 0             
 772:../stm32f4xx/core_cm4.h ****        uint32_t RESERVED0[1];
 773:../stm32f4xx/core_cm4.h ****   __IO uint32_t COMP1;                   /*!< Offset: 0x030 (R/W)  Comparator Register 1           
 774:../stm32f4xx/core_cm4.h ****   __IO uint32_t MASK1;                   /*!< Offset: 0x034 (R/W)  Mask Register 1                 
 775:../stm32f4xx/core_cm4.h ****   __IO uint32_t FUNCTION1;               /*!< Offset: 0x038 (R/W)  Function Register 1             
 776:../stm32f4xx/core_cm4.h ****        uint32_t RESERVED1[1];
 777:../stm32f4xx/core_cm4.h ****   __IO uint32_t COMP2;                   /*!< Offset: 0x040 (R/W)  Comparator Register 2           
 778:../stm32f4xx/core_cm4.h ****   __IO uint32_t MASK2;                   /*!< Offset: 0x044 (R/W)  Mask Register 2                 
 779:../stm32f4xx/core_cm4.h ****   __IO uint32_t FUNCTION2;               /*!< Offset: 0x048 (R/W)  Function Register 2             
 780:../stm32f4xx/core_cm4.h ****        uint32_t RESERVED2[1];
 781:../stm32f4xx/core_cm4.h ****   __IO uint32_t COMP3;                   /*!< Offset: 0x050 (R/W)  Comparator Register 3           
 782:../stm32f4xx/core_cm4.h ****   __IO uint32_t MASK3;                   /*!< Offset: 0x054 (R/W)  Mask Register 3                 
 783:../stm32f4xx/core_cm4.h ****   __IO uint32_t FUNCTION3;               /*!< Offset: 0x058 (R/W)  Function Register 3             
 784:../stm32f4xx/core_cm4.h **** } DWT_Type;
 785:../stm32f4xx/core_cm4.h **** 
 786:../stm32f4xx/core_cm4.h **** /* DWT Control Register Definitions */
 787:../stm32f4xx/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Pos               28                                          /*!< DWT CTR
 788:../stm32f4xx/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
 789:../stm32f4xx/core_cm4.h **** 
 790:../stm32f4xx/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Pos              27                                          /*!< DWT CTR
 791:../stm32f4xx/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTR
 792:../stm32f4xx/core_cm4.h **** 
 793:../stm32f4xx/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26                                          /*!< DWT CTR
 794:../stm32f4xx/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTR
 795:../stm32f4xx/core_cm4.h **** 
 796:../stm32f4xx/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Pos              25                                          /*!< DWT CTR
 797:../stm32f4xx/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTR
 798:../stm32f4xx/core_cm4.h **** 
 799:../stm32f4xx/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Pos              24                                          /*!< DWT CTR
 800:../stm32f4xx/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTR
 801:../stm32f4xx/core_cm4.h **** 
 802:../stm32f4xx/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Pos             22                                          /*!< DWT CTR
 803:../stm32f4xx/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTR
 804:../stm32f4xx/core_cm4.h **** 
 805:../stm32f4xx/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Pos            21                                          /*!< DWT CTR
 806:../stm32f4xx/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTR
 807:../stm32f4xx/core_cm4.h **** 
 808:../stm32f4xx/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Pos             20                                          /*!< DWT CTR
 809:../stm32f4xx/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTR
 810:../stm32f4xx/core_cm4.h **** 
 811:../stm32f4xx/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Pos           19                                          /*!< DWT CTR
 812:../stm32f4xx/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTR
 813:../stm32f4xx/core_cm4.h **** 
 814:../stm32f4xx/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Pos             18                                          /*!< DWT CTR
 815:../stm32f4xx/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTR
 816:../stm32f4xx/core_cm4.h **** 
 817:../stm32f4xx/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Pos             17                                          /*!< DWT CTR
 818:../stm32f4xx/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTR
 819:../stm32f4xx/core_cm4.h **** 
 820:../stm32f4xx/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Pos             16                                          /*!< DWT CTR
 821:../stm32f4xx/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTR
 822:../stm32f4xx/core_cm4.h **** 
 823:../stm32f4xx/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Pos            12                                          /*!< DWT CTR
 824:../stm32f4xx/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTR
 825:../stm32f4xx/core_cm4.h **** 
 826:../stm32f4xx/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Pos               10                                          /*!< DWT CTR
 827:../stm32f4xx/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTR
 828:../stm32f4xx/core_cm4.h **** 
 829:../stm32f4xx/core_cm4.h **** #define DWT_CTRL_CYCTAP_Pos                 9                                          /*!< DWT CTR
 830:../stm32f4xx/core_cm4.h **** #define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTR
 831:../stm32f4xx/core_cm4.h **** 
 832:../stm32f4xx/core_cm4.h **** #define DWT_CTRL_POSTINIT_Pos               5                                          /*!< DWT CTR
 833:../stm32f4xx/core_cm4.h **** #define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTR
 834:../stm32f4xx/core_cm4.h **** 
 835:../stm32f4xx/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Pos             1                                          /*!< DWT CTR
 836:../stm32f4xx/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTR
 837:../stm32f4xx/core_cm4.h **** 
 838:../stm32f4xx/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Pos              0                                          /*!< DWT CTR
 839:../stm32f4xx/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Msk             (0x1UL << DWT_CTRL_CYCCNTENA_Pos)           /*!< DWT CTR
 840:../stm32f4xx/core_cm4.h **** 
 841:../stm32f4xx/core_cm4.h **** /* DWT CPI Count Register Definitions */
 842:../stm32f4xx/core_cm4.h **** #define DWT_CPICNT_CPICNT_Pos               0                                          /*!< DWT CPI
 843:../stm32f4xx/core_cm4.h **** #define DWT_CPICNT_CPICNT_Msk              (0xFFUL << DWT_CPICNT_CPICNT_Pos)           /*!< DWT CPI
 844:../stm32f4xx/core_cm4.h **** 
 845:../stm32f4xx/core_cm4.h **** /* DWT Exception Overhead Count Register Definitions */
 846:../stm32f4xx/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Pos               0                                          /*!< DWT EXC
 847:../stm32f4xx/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL << DWT_EXCCNT_EXCCNT_Pos)           /*!< DWT EXC
 848:../stm32f4xx/core_cm4.h **** 
 849:../stm32f4xx/core_cm4.h **** /* DWT Sleep Count Register Definitions */
 850:../stm32f4xx/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Pos           0                                          /*!< DWT SLE
 851:../stm32f4xx/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL << DWT_SLEEPCNT_SLEEPCNT_Pos)       /*!< DWT SLE
 852:../stm32f4xx/core_cm4.h **** 
 853:../stm32f4xx/core_cm4.h **** /* DWT LSU Count Register Definitions */
 854:../stm32f4xx/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Pos               0                                          /*!< DWT LSU
 855:../stm32f4xx/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL << DWT_LSUCNT_LSUCNT_Pos)           /*!< DWT LSU
 856:../stm32f4xx/core_cm4.h **** 
 857:../stm32f4xx/core_cm4.h **** /* DWT Folded-instruction Count Register Definitions */
 858:../stm32f4xx/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Pos             0                                          /*!< DWT FOL
 859:../stm32f4xx/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL << DWT_FOLDCNT_FOLDCNT_Pos)         /*!< DWT FOL
 860:../stm32f4xx/core_cm4.h **** 
 861:../stm32f4xx/core_cm4.h **** /* DWT Comparator Mask Register Definitions */
 862:../stm32f4xx/core_cm4.h **** #define DWT_MASK_MASK_Pos                   0                                          /*!< DWT MAS
 863:../stm32f4xx/core_cm4.h **** #define DWT_MASK_MASK_Msk                  (0x1FUL << DWT_MASK_MASK_Pos)               /*!< DWT MAS
 864:../stm32f4xx/core_cm4.h **** 
 865:../stm32f4xx/core_cm4.h **** /* DWT Comparator Function Register Definitions */
 866:../stm32f4xx/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Pos           24                                          /*!< DWT FUN
 867:../stm32f4xx/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUN
 868:../stm32f4xx/core_cm4.h **** 
 869:../stm32f4xx/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Pos        16                                          /*!< DWT FUN
 870:../stm32f4xx/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUN
 871:../stm32f4xx/core_cm4.h **** 
 872:../stm32f4xx/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Pos        12                                          /*!< DWT FUN
 873:../stm32f4xx/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUN
 874:../stm32f4xx/core_cm4.h **** 
 875:../stm32f4xx/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10                                          /*!< DWT FUN
 876:../stm32f4xx/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
 877:../stm32f4xx/core_cm4.h **** 
 878:../stm32f4xx/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Pos            9                                          /*!< DWT FUN
 879:../stm32f4xx/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUN
 880:../stm32f4xx/core_cm4.h **** 
 881:../stm32f4xx/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Pos         8                                          /*!< DWT FUN
 882:../stm32f4xx/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUN
 883:../stm32f4xx/core_cm4.h **** 
 884:../stm32f4xx/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Pos           7                                          /*!< DWT FUN
 885:../stm32f4xx/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUN
 886:../stm32f4xx/core_cm4.h **** 
 887:../stm32f4xx/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Pos          5                                          /*!< DWT FUN
 888:../stm32f4xx/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUN
 889:../stm32f4xx/core_cm4.h **** 
 890:../stm32f4xx/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Pos           0                                          /*!< DWT FUN
 891:../stm32f4xx/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Msk          (0xFUL << DWT_FUNCTION_FUNCTION_Pos)        /*!< DWT FUN
 892:../stm32f4xx/core_cm4.h **** 
 893:../stm32f4xx/core_cm4.h **** /*@}*/ /* end of group CMSIS_DWT */
 894:../stm32f4xx/core_cm4.h **** 
 895:../stm32f4xx/core_cm4.h **** 
 896:../stm32f4xx/core_cm4.h **** /** \ingroup  CMSIS_core_register
 897:../stm32f4xx/core_cm4.h ****     \defgroup CMSIS_TPI     Trace Port Interface (TPI)
 898:../stm32f4xx/core_cm4.h ****     \brief      Type definitions for the Trace Port Interface (TPI)
 899:../stm32f4xx/core_cm4.h ****   @{
 900:../stm32f4xx/core_cm4.h ****  */
 901:../stm32f4xx/core_cm4.h **** 
 902:../stm32f4xx/core_cm4.h **** /** \brief  Structure type to access the Trace Port Interface Register (TPI).
 903:../stm32f4xx/core_cm4.h ****  */
 904:../stm32f4xx/core_cm4.h **** typedef struct
 905:../stm32f4xx/core_cm4.h **** {
 906:../stm32f4xx/core_cm4.h ****   __IO uint32_t SSPSR;                   /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Reg
 907:../stm32f4xx/core_cm4.h ****   __IO uint32_t CSPSR;                   /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Regis
 908:../stm32f4xx/core_cm4.h ****        uint32_t RESERVED0[2];
 909:../stm32f4xx/core_cm4.h ****   __IO uint32_t ACPR;                    /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
 910:../stm32f4xx/core_cm4.h ****        uint32_t RESERVED1[55];
 911:../stm32f4xx/core_cm4.h ****   __IO uint32_t SPPR;                    /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
 912:../stm32f4xx/core_cm4.h ****        uint32_t RESERVED2[131];
 913:../stm32f4xx/core_cm4.h ****   __I  uint32_t FFSR;                    /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
 914:../stm32f4xx/core_cm4.h ****   __IO uint32_t FFCR;                    /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
 915:../stm32f4xx/core_cm4.h ****   __I  uint32_t FSCR;                    /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counte
 916:../stm32f4xx/core_cm4.h ****        uint32_t RESERVED3[759];
 917:../stm32f4xx/core_cm4.h ****   __I  uint32_t TRIGGER;                 /*!< Offset: 0xEE8 (R/ )  TRIGGER */
 918:../stm32f4xx/core_cm4.h ****   __I  uint32_t FIFO0;                   /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
 919:../stm32f4xx/core_cm4.h ****   __I  uint32_t ITATBCTR2;               /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
 920:../stm32f4xx/core_cm4.h ****        uint32_t RESERVED4[1];
 921:../stm32f4xx/core_cm4.h ****   __I  uint32_t ITATBCTR0;               /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
 922:../stm32f4xx/core_cm4.h ****   __I  uint32_t FIFO1;                   /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
 923:../stm32f4xx/core_cm4.h ****   __IO uint32_t ITCTRL;                  /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
 924:../stm32f4xx/core_cm4.h ****        uint32_t RESERVED5[39];
 925:../stm32f4xx/core_cm4.h ****   __IO uint32_t CLAIMSET;                /*!< Offset: 0xFA0 (R/W)  Claim tag set */
 926:../stm32f4xx/core_cm4.h ****   __IO uint32_t CLAIMCLR;                /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
 927:../stm32f4xx/core_cm4.h ****        uint32_t RESERVED7[8];
 928:../stm32f4xx/core_cm4.h ****   __I  uint32_t DEVID;                   /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
 929:../stm32f4xx/core_cm4.h ****   __I  uint32_t DEVTYPE;                 /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
 930:../stm32f4xx/core_cm4.h **** } TPI_Type;
 931:../stm32f4xx/core_cm4.h **** 
 932:../stm32f4xx/core_cm4.h **** /* TPI Asynchronous Clock Prescaler Register Definitions */
 933:../stm32f4xx/core_cm4.h **** #define TPI_ACPR_PRESCALER_Pos              0                                          /*!< TPI ACP
 934:../stm32f4xx/core_cm4.h **** #define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL << TPI_ACPR_PRESCALER_Pos)        /*!< TPI ACP
 935:../stm32f4xx/core_cm4.h **** 
 936:../stm32f4xx/core_cm4.h **** /* TPI Selected Pin Protocol Register Definitions */
 937:../stm32f4xx/core_cm4.h **** #define TPI_SPPR_TXMODE_Pos                 0                                          /*!< TPI SPP
 938:../stm32f4xx/core_cm4.h **** #define TPI_SPPR_TXMODE_Msk                (0x3UL << TPI_SPPR_TXMODE_Pos)              /*!< TPI SPP
 939:../stm32f4xx/core_cm4.h **** 
 940:../stm32f4xx/core_cm4.h **** /* TPI Formatter and Flush Status Register Definitions */
 941:../stm32f4xx/core_cm4.h **** #define TPI_FFSR_FtNonStop_Pos              3                                          /*!< TPI FFS
 942:../stm32f4xx/core_cm4.h **** #define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFS
 943:../stm32f4xx/core_cm4.h **** 
 944:../stm32f4xx/core_cm4.h **** #define TPI_FFSR_TCPresent_Pos              2                                          /*!< TPI FFS
 945:../stm32f4xx/core_cm4.h **** #define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFS
 946:../stm32f4xx/core_cm4.h **** 
 947:../stm32f4xx/core_cm4.h **** #define TPI_FFSR_FtStopped_Pos              1                                          /*!< TPI FFS
 948:../stm32f4xx/core_cm4.h **** #define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFS
 949:../stm32f4xx/core_cm4.h **** 
 950:../stm32f4xx/core_cm4.h **** #define TPI_FFSR_FlInProg_Pos               0                                          /*!< TPI FFS
 951:../stm32f4xx/core_cm4.h **** #define TPI_FFSR_FlInProg_Msk              (0x1UL << TPI_FFSR_FlInProg_Pos)            /*!< TPI FFS
 952:../stm32f4xx/core_cm4.h **** 
 953:../stm32f4xx/core_cm4.h **** /* TPI Formatter and Flush Control Register Definitions */
 954:../stm32f4xx/core_cm4.h **** #define TPI_FFCR_TrigIn_Pos                 8                                          /*!< TPI FFC
 955:../stm32f4xx/core_cm4.h **** #define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFC
 956:../stm32f4xx/core_cm4.h **** 
 957:../stm32f4xx/core_cm4.h **** #define TPI_FFCR_EnFCont_Pos                1                                          /*!< TPI FFC
 958:../stm32f4xx/core_cm4.h **** #define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFC
 959:../stm32f4xx/core_cm4.h **** 
 960:../stm32f4xx/core_cm4.h **** /* TPI TRIGGER Register Definitions */
 961:../stm32f4xx/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Pos             0                                          /*!< TPI TRI
 962:../stm32f4xx/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Msk            (0x1UL << TPI_TRIGGER_TRIGGER_Pos)          /*!< TPI TRI
 963:../stm32f4xx/core_cm4.h **** 
 964:../stm32f4xx/core_cm4.h **** /* TPI Integration ETM Data Register Definitions (FIFO0) */
 965:../stm32f4xx/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Pos          29                                          /*!< TPI FIF
 966:../stm32f4xx/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIF
 967:../stm32f4xx/core_cm4.h **** 
 968:../stm32f4xx/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Pos        27                                          /*!< TPI FIF
 969:../stm32f4xx/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIF
 970:../stm32f4xx/core_cm4.h **** 
 971:../stm32f4xx/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Pos          26                                          /*!< TPI FIF
 972:../stm32f4xx/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIF
 973:../stm32f4xx/core_cm4.h **** 
 974:../stm32f4xx/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Pos        24                                          /*!< TPI FIF
 975:../stm32f4xx/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIF
 976:../stm32f4xx/core_cm4.h **** 
 977:../stm32f4xx/core_cm4.h **** #define TPI_FIFO0_ETM2_Pos                 16                                          /*!< TPI FIF
 978:../stm32f4xx/core_cm4.h **** #define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIF
 979:../stm32f4xx/core_cm4.h **** 
 980:../stm32f4xx/core_cm4.h **** #define TPI_FIFO0_ETM1_Pos                  8                                          /*!< TPI FIF
 981:../stm32f4xx/core_cm4.h **** #define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIF
 982:../stm32f4xx/core_cm4.h **** 
 983:../stm32f4xx/core_cm4.h **** #define TPI_FIFO0_ETM0_Pos                  0                                          /*!< TPI FIF
 984:../stm32f4xx/core_cm4.h **** #define TPI_FIFO0_ETM0_Msk                 (0xFFUL << TPI_FIFO0_ETM0_Pos)              /*!< TPI FIF
 985:../stm32f4xx/core_cm4.h **** 
 986:../stm32f4xx/core_cm4.h **** /* TPI ITATBCTR2 Register Definitions */
 987:../stm32f4xx/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY_Pos           0                                          /*!< TPI ITA
 988:../stm32f4xx/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY_Msk          (0x1UL << TPI_ITATBCTR2_ATREADY_Pos)        /*!< TPI ITA
 989:../stm32f4xx/core_cm4.h **** 
 990:../stm32f4xx/core_cm4.h **** /* TPI Integration ITM Data Register Definitions (FIFO1) */
 991:../stm32f4xx/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Pos          29                                          /*!< TPI FIF
 992:../stm32f4xx/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIF
 993:../stm32f4xx/core_cm4.h **** 
 994:../stm32f4xx/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Pos        27                                          /*!< TPI FIF
 995:../stm32f4xx/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIF
 996:../stm32f4xx/core_cm4.h **** 
 997:../stm32f4xx/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Pos          26                                          /*!< TPI FIF
 998:../stm32f4xx/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIF
 999:../stm32f4xx/core_cm4.h **** 
1000:../stm32f4xx/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Pos        24                                          /*!< TPI FIF
1001:../stm32f4xx/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIF
1002:../stm32f4xx/core_cm4.h **** 
1003:../stm32f4xx/core_cm4.h **** #define TPI_FIFO1_ITM2_Pos                 16                                          /*!< TPI FIF
1004:../stm32f4xx/core_cm4.h **** #define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIF
1005:../stm32f4xx/core_cm4.h **** 
1006:../stm32f4xx/core_cm4.h **** #define TPI_FIFO1_ITM1_Pos                  8                                          /*!< TPI FIF
1007:../stm32f4xx/core_cm4.h **** #define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIF
1008:../stm32f4xx/core_cm4.h **** 
1009:../stm32f4xx/core_cm4.h **** #define TPI_FIFO1_ITM0_Pos                  0                                          /*!< TPI FIF
1010:../stm32f4xx/core_cm4.h **** #define TPI_FIFO1_ITM0_Msk                 (0xFFUL << TPI_FIFO1_ITM0_Pos)              /*!< TPI FIF
1011:../stm32f4xx/core_cm4.h **** 
1012:../stm32f4xx/core_cm4.h **** /* TPI ITATBCTR0 Register Definitions */
1013:../stm32f4xx/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY_Pos           0                                          /*!< TPI ITA
1014:../stm32f4xx/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY_Msk          (0x1UL << TPI_ITATBCTR0_ATREADY_Pos)        /*!< TPI ITA
1015:../stm32f4xx/core_cm4.h **** 
1016:../stm32f4xx/core_cm4.h **** /* TPI Integration Mode Control Register Definitions */
1017:../stm32f4xx/core_cm4.h **** #define TPI_ITCTRL_Mode_Pos                 0                                          /*!< TPI ITC
1018:../stm32f4xx/core_cm4.h **** #define TPI_ITCTRL_Mode_Msk                (0x1UL << TPI_ITCTRL_Mode_Pos)              /*!< TPI ITC
1019:../stm32f4xx/core_cm4.h **** 
1020:../stm32f4xx/core_cm4.h **** /* TPI DEVID Register Definitions */
1021:../stm32f4xx/core_cm4.h **** #define TPI_DEVID_NRZVALID_Pos             11                                          /*!< TPI DEV
1022:../stm32f4xx/core_cm4.h **** #define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEV
1023:../stm32f4xx/core_cm4.h **** 
1024:../stm32f4xx/core_cm4.h **** #define TPI_DEVID_MANCVALID_Pos            10                                          /*!< TPI DEV
1025:../stm32f4xx/core_cm4.h **** #define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEV
1026:../stm32f4xx/core_cm4.h **** 
1027:../stm32f4xx/core_cm4.h **** #define TPI_DEVID_PTINVALID_Pos             9                                          /*!< TPI DEV
1028:../stm32f4xx/core_cm4.h **** #define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEV
1029:../stm32f4xx/core_cm4.h **** 
1030:../stm32f4xx/core_cm4.h **** #define TPI_DEVID_MinBufSz_Pos              6                                          /*!< TPI DEV
1031:../stm32f4xx/core_cm4.h **** #define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEV
1032:../stm32f4xx/core_cm4.h **** 
1033:../stm32f4xx/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Pos             5                                          /*!< TPI DEV
1034:../stm32f4xx/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEV
1035:../stm32f4xx/core_cm4.h **** 
1036:../stm32f4xx/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Pos          0                                          /*!< TPI DEV
1037:../stm32f4xx/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Msk         (0x1FUL << TPI_DEVID_NrTraceInput_Pos)      /*!< TPI DEV
1038:../stm32f4xx/core_cm4.h **** 
1039:../stm32f4xx/core_cm4.h **** /* TPI DEVTYPE Register Definitions */
1040:../stm32f4xx/core_cm4.h **** #define TPI_DEVTYPE_SubType_Pos             0                                          /*!< TPI DEV
1041:../stm32f4xx/core_cm4.h **** #define TPI_DEVTYPE_SubType_Msk            (0xFUL << TPI_DEVTYPE_SubType_Pos)          /*!< TPI DEV
1042:../stm32f4xx/core_cm4.h **** 
1043:../stm32f4xx/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Pos           4                                          /*!< TPI DEV
1044:../stm32f4xx/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEV
1045:../stm32f4xx/core_cm4.h **** 
1046:../stm32f4xx/core_cm4.h **** /*@}*/ /* end of group CMSIS_TPI */
1047:../stm32f4xx/core_cm4.h **** 
1048:../stm32f4xx/core_cm4.h **** 
1049:../stm32f4xx/core_cm4.h **** #if (__MPU_PRESENT == 1)
1050:../stm32f4xx/core_cm4.h **** /** \ingroup  CMSIS_core_register
1051:../stm32f4xx/core_cm4.h ****     \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
1052:../stm32f4xx/core_cm4.h ****     \brief      Type definitions for the Memory Protection Unit (MPU)
1053:../stm32f4xx/core_cm4.h ****   @{
1054:../stm32f4xx/core_cm4.h ****  */
1055:../stm32f4xx/core_cm4.h **** 
1056:../stm32f4xx/core_cm4.h **** /** \brief  Structure type to access the Memory Protection Unit (MPU).
1057:../stm32f4xx/core_cm4.h ****  */
1058:../stm32f4xx/core_cm4.h **** typedef struct
1059:../stm32f4xx/core_cm4.h **** {
1060:../stm32f4xx/core_cm4.h ****   __I  uint32_t TYPE;                    /*!< Offset: 0x000 (R/ )  MPU Type Register               
1061:../stm32f4xx/core_cm4.h ****   __IO uint32_t CTRL;                    /*!< Offset: 0x004 (R/W)  MPU Control Register            
1062:../stm32f4xx/core_cm4.h ****   __IO uint32_t RNR;                     /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register      
1063:../stm32f4xx/core_cm4.h ****   __IO uint32_t RBAR;                    /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
1064:../stm32f4xx/core_cm4.h ****   __IO uint32_t RASR;                    /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
1065:../stm32f4xx/core_cm4.h ****   __IO uint32_t RBAR_A1;                 /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
1066:../stm32f4xx/core_cm4.h ****   __IO uint32_t RASR_A1;                 /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
1067:../stm32f4xx/core_cm4.h ****   __IO uint32_t RBAR_A2;                 /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
1068:../stm32f4xx/core_cm4.h ****   __IO uint32_t RASR_A2;                 /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
1069:../stm32f4xx/core_cm4.h ****   __IO uint32_t RBAR_A3;                 /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
1070:../stm32f4xx/core_cm4.h ****   __IO uint32_t RASR_A3;                 /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
1071:../stm32f4xx/core_cm4.h **** } MPU_Type;
1072:../stm32f4xx/core_cm4.h **** 
1073:../stm32f4xx/core_cm4.h **** /* MPU Type Register */
1074:../stm32f4xx/core_cm4.h **** #define MPU_TYPE_IREGION_Pos               16                                             /*!< MPU 
1075:../stm32f4xx/core_cm4.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
1076:../stm32f4xx/core_cm4.h **** 
1077:../stm32f4xx/core_cm4.h **** #define MPU_TYPE_DREGION_Pos                8                                             /*!< MPU 
1078:../stm32f4xx/core_cm4.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
1079:../stm32f4xx/core_cm4.h **** 
1080:../stm32f4xx/core_cm4.h **** #define MPU_TYPE_SEPARATE_Pos               0                                             /*!< MPU 
1081:../stm32f4xx/core_cm4.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL << MPU_TYPE_SEPARATE_Pos)                 /*!< MPU 
1082:../stm32f4xx/core_cm4.h **** 
1083:../stm32f4xx/core_cm4.h **** /* MPU Control Register */
1084:../stm32f4xx/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2                                             /*!< MPU 
1085:../stm32f4xx/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
1086:../stm32f4xx/core_cm4.h **** 
1087:../stm32f4xx/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Pos               1                                             /*!< MPU 
1088:../stm32f4xx/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
1089:../stm32f4xx/core_cm4.h **** 
1090:../stm32f4xx/core_cm4.h **** #define MPU_CTRL_ENABLE_Pos                 0                                             /*!< MPU 
1091:../stm32f4xx/core_cm4.h **** #define MPU_CTRL_ENABLE_Msk                (1UL << MPU_CTRL_ENABLE_Pos)                   /*!< MPU 
1092:../stm32f4xx/core_cm4.h **** 
1093:../stm32f4xx/core_cm4.h **** /* MPU Region Number Register */
1094:../stm32f4xx/core_cm4.h **** #define MPU_RNR_REGION_Pos                  0                                             /*!< MPU 
1095:../stm32f4xx/core_cm4.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL << MPU_RNR_REGION_Pos)                 /*!< MPU 
1096:../stm32f4xx/core_cm4.h **** 
1097:../stm32f4xx/core_cm4.h **** /* MPU Region Base Address Register */
1098:../stm32f4xx/core_cm4.h **** #define MPU_RBAR_ADDR_Pos                   5                                             /*!< MPU 
1099:../stm32f4xx/core_cm4.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
1100:../stm32f4xx/core_cm4.h **** 
1101:../stm32f4xx/core_cm4.h **** #define MPU_RBAR_VALID_Pos                  4                                             /*!< MPU 
1102:../stm32f4xx/core_cm4.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
1103:../stm32f4xx/core_cm4.h **** 
1104:../stm32f4xx/core_cm4.h **** #define MPU_RBAR_REGION_Pos                 0                                             /*!< MPU 
1105:../stm32f4xx/core_cm4.h **** #define MPU_RBAR_REGION_Msk                (0xFUL << MPU_RBAR_REGION_Pos)                 /*!< MPU 
1106:../stm32f4xx/core_cm4.h **** 
1107:../stm32f4xx/core_cm4.h **** /* MPU Region Attribute and Size Register */
1108:../stm32f4xx/core_cm4.h **** #define MPU_RASR_ATTRS_Pos                 16                                             /*!< MPU 
1109:../stm32f4xx/core_cm4.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
1110:../stm32f4xx/core_cm4.h **** 
1111:../stm32f4xx/core_cm4.h **** #define MPU_RASR_XN_Pos                    28                                             /*!< MPU 
1112:../stm32f4xx/core_cm4.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
1113:../stm32f4xx/core_cm4.h **** 
1114:../stm32f4xx/core_cm4.h **** #define MPU_RASR_AP_Pos                    24                                             /*!< MPU 
1115:../stm32f4xx/core_cm4.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
1116:../stm32f4xx/core_cm4.h **** 
1117:../stm32f4xx/core_cm4.h **** #define MPU_RASR_TEX_Pos                   19                                             /*!< MPU 
1118:../stm32f4xx/core_cm4.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
1119:../stm32f4xx/core_cm4.h **** 
1120:../stm32f4xx/core_cm4.h **** #define MPU_RASR_S_Pos                     18                                             /*!< MPU 
1121:../stm32f4xx/core_cm4.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
1122:../stm32f4xx/core_cm4.h **** 
1123:../stm32f4xx/core_cm4.h **** #define MPU_RASR_C_Pos                     17                                             /*!< MPU 
1124:../stm32f4xx/core_cm4.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
1125:../stm32f4xx/core_cm4.h **** 
1126:../stm32f4xx/core_cm4.h **** #define MPU_RASR_B_Pos                     16                                             /*!< MPU 
1127:../stm32f4xx/core_cm4.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
1128:../stm32f4xx/core_cm4.h **** 
1129:../stm32f4xx/core_cm4.h **** #define MPU_RASR_SRD_Pos                    8                                             /*!< MPU 
1130:../stm32f4xx/core_cm4.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
1131:../stm32f4xx/core_cm4.h **** 
1132:../stm32f4xx/core_cm4.h **** #define MPU_RASR_SIZE_Pos                   1                                             /*!< MPU 
1133:../stm32f4xx/core_cm4.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
1134:../stm32f4xx/core_cm4.h **** 
1135:../stm32f4xx/core_cm4.h **** #define MPU_RASR_ENABLE_Pos                 0                                             /*!< MPU 
1136:../stm32f4xx/core_cm4.h **** #define MPU_RASR_ENABLE_Msk                (1UL << MPU_RASR_ENABLE_Pos)                   /*!< MPU 
1137:../stm32f4xx/core_cm4.h **** 
1138:../stm32f4xx/core_cm4.h **** /*@} end of group CMSIS_MPU */
1139:../stm32f4xx/core_cm4.h **** #endif
1140:../stm32f4xx/core_cm4.h **** 
1141:../stm32f4xx/core_cm4.h **** 
1142:../stm32f4xx/core_cm4.h **** #if (__FPU_PRESENT == 1)
1143:../stm32f4xx/core_cm4.h **** /** \ingroup  CMSIS_core_register
1144:../stm32f4xx/core_cm4.h ****     \defgroup CMSIS_FPU     Floating Point Unit (FPU)
1145:../stm32f4xx/core_cm4.h ****     \brief      Type definitions for the Floating Point Unit (FPU)
1146:../stm32f4xx/core_cm4.h ****   @{
1147:../stm32f4xx/core_cm4.h ****  */
1148:../stm32f4xx/core_cm4.h **** 
1149:../stm32f4xx/core_cm4.h **** /** \brief  Structure type to access the Floating Point Unit (FPU).
1150:../stm32f4xx/core_cm4.h ****  */
1151:../stm32f4xx/core_cm4.h **** typedef struct
1152:../stm32f4xx/core_cm4.h **** {
1153:../stm32f4xx/core_cm4.h ****        uint32_t RESERVED0[1];
1154:../stm32f4xx/core_cm4.h ****   __IO uint32_t FPCCR;                   /*!< Offset: 0x004 (R/W)  Floating-Point Context Control R
1155:../stm32f4xx/core_cm4.h ****   __IO uint32_t FPCAR;                   /*!< Offset: 0x008 (R/W)  Floating-Point Context Address R
1156:../stm32f4xx/core_cm4.h ****   __IO uint32_t FPDSCR;                  /*!< Offset: 0x00C (R/W)  Floating-Point Default Status Co
1157:../stm32f4xx/core_cm4.h ****   __I  uint32_t MVFR0;                   /*!< Offset: 0x010 (R/ )  Media and FP Feature Register 0 
1158:../stm32f4xx/core_cm4.h ****   __I  uint32_t MVFR1;                   /*!< Offset: 0x014 (R/ )  Media and FP Feature Register 1 
1159:../stm32f4xx/core_cm4.h **** } FPU_Type;
1160:../stm32f4xx/core_cm4.h **** 
1161:../stm32f4xx/core_cm4.h **** /* Floating-Point Context Control Register */
1162:../stm32f4xx/core_cm4.h **** #define FPU_FPCCR_ASPEN_Pos                31                                             /*!< FPCC
1163:../stm32f4xx/core_cm4.h **** #define FPU_FPCCR_ASPEN_Msk                (1UL << FPU_FPCCR_ASPEN_Pos)                   /*!< FPCC
1164:../stm32f4xx/core_cm4.h **** 
1165:../stm32f4xx/core_cm4.h **** #define FPU_FPCCR_LSPEN_Pos                30                                             /*!< FPCC
1166:../stm32f4xx/core_cm4.h **** #define FPU_FPCCR_LSPEN_Msk                (1UL << FPU_FPCCR_LSPEN_Pos)                   /*!< FPCC
1167:../stm32f4xx/core_cm4.h **** 
1168:../stm32f4xx/core_cm4.h **** #define FPU_FPCCR_MONRDY_Pos                8                                             /*!< FPCC
1169:../stm32f4xx/core_cm4.h **** #define FPU_FPCCR_MONRDY_Msk               (1UL << FPU_FPCCR_MONRDY_Pos)                  /*!< FPCC
1170:../stm32f4xx/core_cm4.h **** 
1171:../stm32f4xx/core_cm4.h **** #define FPU_FPCCR_BFRDY_Pos                 6                                             /*!< FPCC
1172:../stm32f4xx/core_cm4.h **** #define FPU_FPCCR_BFRDY_Msk                (1UL << FPU_FPCCR_BFRDY_Pos)                   /*!< FPCC
1173:../stm32f4xx/core_cm4.h **** 
1174:../stm32f4xx/core_cm4.h **** #define FPU_FPCCR_MMRDY_Pos                 5                                             /*!< FPCC
1175:../stm32f4xx/core_cm4.h **** #define FPU_FPCCR_MMRDY_Msk                (1UL << FPU_FPCCR_MMRDY_Pos)                   /*!< FPCC
1176:../stm32f4xx/core_cm4.h **** 
1177:../stm32f4xx/core_cm4.h **** #define FPU_FPCCR_HFRDY_Pos                 4                                             /*!< FPCC
1178:../stm32f4xx/core_cm4.h **** #define FPU_FPCCR_HFRDY_Msk                (1UL << FPU_FPCCR_HFRDY_Pos)                   /*!< FPCC
1179:../stm32f4xx/core_cm4.h **** 
1180:../stm32f4xx/core_cm4.h **** #define FPU_FPCCR_THREAD_Pos                3                                             /*!< FPCC
1181:../stm32f4xx/core_cm4.h **** #define FPU_FPCCR_THREAD_Msk               (1UL << FPU_FPCCR_THREAD_Pos)                  /*!< FPCC
1182:../stm32f4xx/core_cm4.h **** 
1183:../stm32f4xx/core_cm4.h **** #define FPU_FPCCR_USER_Pos                  1                                             /*!< FPCC
1184:../stm32f4xx/core_cm4.h **** #define FPU_FPCCR_USER_Msk                 (1UL << FPU_FPCCR_USER_Pos)                    /*!< FPCC
1185:../stm32f4xx/core_cm4.h **** 
1186:../stm32f4xx/core_cm4.h **** #define FPU_FPCCR_LSPACT_Pos                0                                             /*!< FPCC
1187:../stm32f4xx/core_cm4.h **** #define FPU_FPCCR_LSPACT_Msk               (1UL << FPU_FPCCR_LSPACT_Pos)                  /*!< FPCC
1188:../stm32f4xx/core_cm4.h **** 
1189:../stm32f4xx/core_cm4.h **** /* Floating-Point Context Address Register */
1190:../stm32f4xx/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Pos               3                                             /*!< FPCA
1191:../stm32f4xx/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos)        /*!< FPCA
1192:../stm32f4xx/core_cm4.h **** 
1193:../stm32f4xx/core_cm4.h **** /* Floating-Point Default Status Control Register */
1194:../stm32f4xx/core_cm4.h **** #define FPU_FPDSCR_AHP_Pos                 26                                             /*!< FPDS
1195:../stm32f4xx/core_cm4.h **** #define FPU_FPDSCR_AHP_Msk                 (1UL << FPU_FPDSCR_AHP_Pos)                    /*!< FPDS
1196:../stm32f4xx/core_cm4.h **** 
1197:../stm32f4xx/core_cm4.h **** #define FPU_FPDSCR_DN_Pos                  25                                             /*!< FPDS
1198:../stm32f4xx/core_cm4.h **** #define FPU_FPDSCR_DN_Msk                  (1UL << FPU_FPDSCR_DN_Pos)                     /*!< FPDS
1199:../stm32f4xx/core_cm4.h **** 
1200:../stm32f4xx/core_cm4.h **** #define FPU_FPDSCR_FZ_Pos                  24                                             /*!< FPDS
1201:../stm32f4xx/core_cm4.h **** #define FPU_FPDSCR_FZ_Msk                  (1UL << FPU_FPDSCR_FZ_Pos)                     /*!< FPDS
1202:../stm32f4xx/core_cm4.h **** 
1203:../stm32f4xx/core_cm4.h **** #define FPU_FPDSCR_RMode_Pos               22                                             /*!< FPDS
1204:../stm32f4xx/core_cm4.h **** #define FPU_FPDSCR_RMode_Msk               (3UL << FPU_FPDSCR_RMode_Pos)                  /*!< FPDS
1205:../stm32f4xx/core_cm4.h **** 
1206:../stm32f4xx/core_cm4.h **** /* Media and FP Feature Register 0 */
1207:../stm32f4xx/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Pos    28                                             /*!< MVFR
1208:../stm32f4xx/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Msk    (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos)     /*!< MVFR
1209:../stm32f4xx/core_cm4.h **** 
1210:../stm32f4xx/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Pos        24                                             /*!< MVFR
1211:../stm32f4xx/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Msk        (0xFUL << FPU_MVFR0_Short_vectors_Pos)         /*!< MVFR
1212:../stm32f4xx/core_cm4.h **** 
1213:../stm32f4xx/core_cm4.h **** #define FPU_MVFR0_Square_root_Pos          20                                             /*!< MVFR
1214:../stm32f4xx/core_cm4.h **** #define FPU_MVFR0_Square_root_Msk          (0xFUL << FPU_MVFR0_Square_root_Pos)           /*!< MVFR
1215:../stm32f4xx/core_cm4.h **** 
1216:../stm32f4xx/core_cm4.h **** #define FPU_MVFR0_Divide_Pos               16                                             /*!< MVFR
1217:../stm32f4xx/core_cm4.h **** #define FPU_MVFR0_Divide_Msk               (0xFUL << FPU_MVFR0_Divide_Pos)                /*!< MVFR
1218:../stm32f4xx/core_cm4.h **** 
1219:../stm32f4xx/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Pos    12                                             /*!< MVFR
1220:../stm32f4xx/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Msk    (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos)     /*!< MVFR
1221:../stm32f4xx/core_cm4.h **** 
1222:../stm32f4xx/core_cm4.h **** #define FPU_MVFR0_Double_precision_Pos      8                                             /*!< MVFR
1223:../stm32f4xx/core_cm4.h **** #define FPU_MVFR0_Double_precision_Msk     (0xFUL << FPU_MVFR0_Double_precision_Pos)      /*!< MVFR
1224:../stm32f4xx/core_cm4.h **** 
1225:../stm32f4xx/core_cm4.h **** #define FPU_MVFR0_Single_precision_Pos      4                                             /*!< MVFR
1226:../stm32f4xx/core_cm4.h **** #define FPU_MVFR0_Single_precision_Msk     (0xFUL << FPU_MVFR0_Single_precision_Pos)      /*!< MVFR
1227:../stm32f4xx/core_cm4.h **** 
1228:../stm32f4xx/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Pos      0                                             /*!< MVFR
1229:../stm32f4xx/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Msk     (0xFUL << FPU_MVFR0_A_SIMD_registers_Pos)      /*!< MVFR
1230:../stm32f4xx/core_cm4.h **** 
1231:../stm32f4xx/core_cm4.h **** /* Media and FP Feature Register 1 */
1232:../stm32f4xx/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Pos         28                                             /*!< MVFR
1233:../stm32f4xx/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Msk         (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos)          /*!< MVFR
1234:../stm32f4xx/core_cm4.h **** 
1235:../stm32f4xx/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Pos              24                                             /*!< MVFR
1236:../stm32f4xx/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Msk              (0xFUL << FPU_MVFR1_FP_HPFP_Pos)               /*!< MVFR
1237:../stm32f4xx/core_cm4.h **** 
1238:../stm32f4xx/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Pos            4                                             /*!< MVFR
1239:../stm32f4xx/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Msk           (0xFUL << FPU_MVFR1_D_NaN_mode_Pos)            /*!< MVFR
1240:../stm32f4xx/core_cm4.h **** 
1241:../stm32f4xx/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Pos              0                                             /*!< MVFR
1242:../stm32f4xx/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Msk             (0xFUL << FPU_MVFR1_FtZ_mode_Pos)              /*!< MVFR
1243:../stm32f4xx/core_cm4.h **** 
1244:../stm32f4xx/core_cm4.h **** /*@} end of group CMSIS_FPU */
1245:../stm32f4xx/core_cm4.h **** #endif
1246:../stm32f4xx/core_cm4.h **** 
1247:../stm32f4xx/core_cm4.h **** 
1248:../stm32f4xx/core_cm4.h **** /** \ingroup  CMSIS_core_register
1249:../stm32f4xx/core_cm4.h ****     \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
1250:../stm32f4xx/core_cm4.h ****     \brief      Type definitions for the Core Debug Registers
1251:../stm32f4xx/core_cm4.h ****   @{
1252:../stm32f4xx/core_cm4.h ****  */
1253:../stm32f4xx/core_cm4.h **** 
1254:../stm32f4xx/core_cm4.h **** /** \brief  Structure type to access the Core Debug Register (CoreDebug).
1255:../stm32f4xx/core_cm4.h ****  */
1256:../stm32f4xx/core_cm4.h **** typedef struct
1257:../stm32f4xx/core_cm4.h **** {
1258:../stm32f4xx/core_cm4.h ****   __IO uint32_t DHCSR;                   /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
1259:../stm32f4xx/core_cm4.h ****   __O  uint32_t DCRSR;                   /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
1260:../stm32f4xx/core_cm4.h ****   __IO uint32_t DCRDR;                   /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
1261:../stm32f4xx/core_cm4.h ****   __IO uint32_t DEMCR;                   /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
1262:../stm32f4xx/core_cm4.h **** } CoreDebug_Type;
1263:../stm32f4xx/core_cm4.h **** 
1264:../stm32f4xx/core_cm4.h **** /* Debug Halting Control and Status Register */
1265:../stm32f4xx/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16                                             /*!< Core
1266:../stm32f4xx/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
1267:../stm32f4xx/core_cm4.h **** 
1268:../stm32f4xx/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25                                             /*!< Core
1269:../stm32f4xx/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
1270:../stm32f4xx/core_cm4.h **** 
1271:../stm32f4xx/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24                                             /*!< Core
1272:../stm32f4xx/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
1273:../stm32f4xx/core_cm4.h **** 
1274:../stm32f4xx/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19                                             /*!< Core
1275:../stm32f4xx/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
1276:../stm32f4xx/core_cm4.h **** 
1277:../stm32f4xx/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18                                             /*!< Core
1278:../stm32f4xx/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
1279:../stm32f4xx/core_cm4.h **** 
1280:../stm32f4xx/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17                                             /*!< Core
1281:../stm32f4xx/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
1282:../stm32f4xx/core_cm4.h **** 
1283:../stm32f4xx/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16                                             /*!< Core
1284:../stm32f4xx/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
1285:../stm32f4xx/core_cm4.h **** 
1286:../stm32f4xx/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5                                             /*!< Core
1287:../stm32f4xx/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
1288:../stm32f4xx/core_cm4.h **** 
1289:../stm32f4xx/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3                                             /*!< Core
1290:../stm32f4xx/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
1291:../stm32f4xx/core_cm4.h **** 
1292:../stm32f4xx/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2                                             /*!< Core
1293:../stm32f4xx/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
1294:../stm32f4xx/core_cm4.h **** 
1295:../stm32f4xx/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1                                             /*!< Core
1296:../stm32f4xx/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
1297:../stm32f4xx/core_cm4.h **** 
1298:../stm32f4xx/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0                                             /*!< Core
1299:../stm32f4xx/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL << CoreDebug_DHCSR_C_DEBUGEN_Pos)         /*!< Core
1300:../stm32f4xx/core_cm4.h **** 
1301:../stm32f4xx/core_cm4.h **** /* Debug Core Register Selector Register */
1302:../stm32f4xx/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16                                             /*!< Core
1303:../stm32f4xx/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
1304:../stm32f4xx/core_cm4.h **** 
1305:../stm32f4xx/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0                                             /*!< Core
1306:../stm32f4xx/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL << CoreDebug_DCRSR_REGSEL_Pos)         /*!< Core
1307:../stm32f4xx/core_cm4.h **** 
1308:../stm32f4xx/core_cm4.h **** /* Debug Exception and Monitor Control Register */
1309:../stm32f4xx/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24                                             /*!< Core
1310:../stm32f4xx/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
1311:../stm32f4xx/core_cm4.h **** 
1312:../stm32f4xx/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19                                             /*!< Core
1313:../stm32f4xx/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
1314:../stm32f4xx/core_cm4.h **** 
1315:../stm32f4xx/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18                                             /*!< Core
1316:../stm32f4xx/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
1317:../stm32f4xx/core_cm4.h **** 
1318:../stm32f4xx/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17                                             /*!< Core
1319:../stm32f4xx/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
1320:../stm32f4xx/core_cm4.h **** 
1321:../stm32f4xx/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16                                             /*!< Core
1322:../stm32f4xx/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
1323:../stm32f4xx/core_cm4.h **** 
1324:../stm32f4xx/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10                                             /*!< Core
1325:../stm32f4xx/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
1326:../stm32f4xx/core_cm4.h **** 
1327:../stm32f4xx/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9                                             /*!< Core
1328:../stm32f4xx/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
1329:../stm32f4xx/core_cm4.h **** 
1330:../stm32f4xx/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8                                             /*!< Core
1331:../stm32f4xx/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
1332:../stm32f4xx/core_cm4.h **** 
1333:../stm32f4xx/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7                                             /*!< Core
1334:../stm32f4xx/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
1335:../stm32f4xx/core_cm4.h **** 
1336:../stm32f4xx/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6                                             /*!< Core
1337:../stm32f4xx/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
1338:../stm32f4xx/core_cm4.h **** 
1339:../stm32f4xx/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5                                             /*!< Core
1340:../stm32f4xx/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
1341:../stm32f4xx/core_cm4.h **** 
1342:../stm32f4xx/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4                                             /*!< Core
1343:../stm32f4xx/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
1344:../stm32f4xx/core_cm4.h **** 
1345:../stm32f4xx/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0                                             /*!< Core
1346:../stm32f4xx/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL << CoreDebug_DEMCR_VC_CORERESET_Pos)      /*!< Core
1347:../stm32f4xx/core_cm4.h **** 
1348:../stm32f4xx/core_cm4.h **** /*@} end of group CMSIS_CoreDebug */
1349:../stm32f4xx/core_cm4.h **** 
1350:../stm32f4xx/core_cm4.h **** 
1351:../stm32f4xx/core_cm4.h **** /** \ingroup    CMSIS_core_register
1352:../stm32f4xx/core_cm4.h ****     \defgroup   CMSIS_core_base     Core Definitions
1353:../stm32f4xx/core_cm4.h ****     \brief      Definitions for base addresses, unions, and structures.
1354:../stm32f4xx/core_cm4.h ****   @{
1355:../stm32f4xx/core_cm4.h ****  */
1356:../stm32f4xx/core_cm4.h **** 
1357:../stm32f4xx/core_cm4.h **** /* Memory mapping of Cortex-M4 Hardware */
1358:../stm32f4xx/core_cm4.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
1359:../stm32f4xx/core_cm4.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address        
1360:../stm32f4xx/core_cm4.h **** #define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address        
1361:../stm32f4xx/core_cm4.h **** #define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address        
1362:../stm32f4xx/core_cm4.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
1363:../stm32f4xx/core_cm4.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address    
1364:../stm32f4xx/core_cm4.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address       
1365:../stm32f4xx/core_cm4.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
1366:../stm32f4xx/core_cm4.h **** 
1367:../stm32f4xx/core_cm4.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
1368:../stm32f4xx/core_cm4.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
1369:../stm32f4xx/core_cm4.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
1370:../stm32f4xx/core_cm4.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
1371:../stm32f4xx/core_cm4.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
1372:../stm32f4xx/core_cm4.h **** #define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct
1373:../stm32f4xx/core_cm4.h **** #define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct
1374:../stm32f4xx/core_cm4.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
1375:../stm32f4xx/core_cm4.h **** 
1376:../stm32f4xx/core_cm4.h **** #if (__MPU_PRESENT == 1)
1377:../stm32f4xx/core_cm4.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit  
1378:../stm32f4xx/core_cm4.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit  
1379:../stm32f4xx/core_cm4.h **** #endif
1380:../stm32f4xx/core_cm4.h **** 
1381:../stm32f4xx/core_cm4.h **** #if (__FPU_PRESENT == 1)
1382:../stm32f4xx/core_cm4.h ****   #define FPU_BASE          (SCS_BASE +  0x0F30UL)                    /*!< Floating Point Unit     
1383:../stm32f4xx/core_cm4.h ****   #define FPU               ((FPU_Type       *)     FPU_BASE      )   /*!< Floating Point Unit     
1384:../stm32f4xx/core_cm4.h **** #endif
1385:../stm32f4xx/core_cm4.h **** 
1386:../stm32f4xx/core_cm4.h **** /*@} */
1387:../stm32f4xx/core_cm4.h **** 
1388:../stm32f4xx/core_cm4.h **** 
1389:../stm32f4xx/core_cm4.h **** 
1390:../stm32f4xx/core_cm4.h **** /*******************************************************************************
1391:../stm32f4xx/core_cm4.h ****  *                Hardware Abstraction Layer
1392:../stm32f4xx/core_cm4.h ****   Core Function Interface contains:
1393:../stm32f4xx/core_cm4.h ****   - Core NVIC Functions
1394:../stm32f4xx/core_cm4.h ****   - Core SysTick Functions
1395:../stm32f4xx/core_cm4.h ****   - Core Debug Functions
1396:../stm32f4xx/core_cm4.h ****   - Core Register Access Functions
1397:../stm32f4xx/core_cm4.h ****  ******************************************************************************/
1398:../stm32f4xx/core_cm4.h **** /** \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
1399:../stm32f4xx/core_cm4.h **** */
1400:../stm32f4xx/core_cm4.h **** 
1401:../stm32f4xx/core_cm4.h **** 
1402:../stm32f4xx/core_cm4.h **** 
1403:../stm32f4xx/core_cm4.h **** /* ##########################   NVIC functions  #################################### */
1404:../stm32f4xx/core_cm4.h **** /** \ingroup  CMSIS_Core_FunctionInterface
1405:../stm32f4xx/core_cm4.h ****     \defgroup CMSIS_Core_NVICFunctions NVIC Functions
1406:../stm32f4xx/core_cm4.h ****     \brief      Functions that manage interrupts and exceptions via the NVIC.
1407:../stm32f4xx/core_cm4.h ****     @{
1408:../stm32f4xx/core_cm4.h ****  */
1409:../stm32f4xx/core_cm4.h **** 
1410:../stm32f4xx/core_cm4.h **** /** \brief  Set Priority Grouping
1411:../stm32f4xx/core_cm4.h **** 
1412:../stm32f4xx/core_cm4.h ****   The function sets the priority grouping field using the required unlock sequence.
1413:../stm32f4xx/core_cm4.h ****   The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
1414:../stm32f4xx/core_cm4.h ****   Only values from 0..7 are used.
1415:../stm32f4xx/core_cm4.h ****   In case of a conflict between priority grouping and available
1416:../stm32f4xx/core_cm4.h ****   priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1417:../stm32f4xx/core_cm4.h **** 
1418:../stm32f4xx/core_cm4.h ****     \param [in]      PriorityGroup  Priority grouping field.
1419:../stm32f4xx/core_cm4.h ****  */
1420:../stm32f4xx/core_cm4.h **** __STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1421:../stm32f4xx/core_cm4.h **** {
1422:../stm32f4xx/core_cm4.h ****   uint32_t reg_value;
1423:../stm32f4xx/core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07);               /* only values 0..7 a
1424:../stm32f4xx/core_cm4.h **** 
1425:../stm32f4xx/core_cm4.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
1426:../stm32f4xx/core_cm4.h ****   reg_value &= ~(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk);             /* clear bits to chan
1427:../stm32f4xx/core_cm4.h ****   reg_value  =  (reg_value                                 |
1428:../stm32f4xx/core_cm4.h ****                 ((uint32_t)0x5FA << SCB_AIRCR_VECTKEY_Pos) |
1429:../stm32f4xx/core_cm4.h ****                 (PriorityGroupTmp << 8));                                     /* Insert write key a
1430:../stm32f4xx/core_cm4.h ****   SCB->AIRCR =  reg_value;
1431:../stm32f4xx/core_cm4.h **** }
1432:../stm32f4xx/core_cm4.h **** 
1433:../stm32f4xx/core_cm4.h **** 
1434:../stm32f4xx/core_cm4.h **** /** \brief  Get Priority Grouping
1435:../stm32f4xx/core_cm4.h **** 
1436:../stm32f4xx/core_cm4.h ****   The function reads the priority grouping field from the NVIC Interrupt Controller.
1437:../stm32f4xx/core_cm4.h **** 
1438:../stm32f4xx/core_cm4.h ****     \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
1439:../stm32f4xx/core_cm4.h ****  */
1440:../stm32f4xx/core_cm4.h **** __STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
1441:../stm32f4xx/core_cm4.h **** {
1442:../stm32f4xx/core_cm4.h ****   return ((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos);   /* read priority grou
1443:../stm32f4xx/core_cm4.h **** }
1444:../stm32f4xx/core_cm4.h **** 
1445:../stm32f4xx/core_cm4.h **** 
1446:../stm32f4xx/core_cm4.h **** /** \brief  Enable External Interrupt
1447:../stm32f4xx/core_cm4.h **** 
1448:../stm32f4xx/core_cm4.h ****     The function enables a device-specific interrupt in the NVIC interrupt controller.
1449:../stm32f4xx/core_cm4.h **** 
1450:../stm32f4xx/core_cm4.h ****     \param [in]      IRQn  External interrupt number. Value cannot be negative.
1451:../stm32f4xx/core_cm4.h ****  */
1452:../stm32f4xx/core_cm4.h **** __STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
1453:../stm32f4xx/core_cm4.h **** {
  25              		.loc 1 1453 0
  26              		.cfi_startproc
  27              		@ args = 0, pretend = 0, frame = 8
  28              		@ frame_needed = 1, uses_anonymous_args = 0
  29              		@ link register save eliminated.
  30 0000 80B4     		push	{r7}
  31              	.LCFI0:
  32              		.cfi_def_cfa_offset 4
  33              		.cfi_offset 7, -4
  34 0002 83B0     		sub	sp, sp, #12
  35              	.LCFI1:
  36              		.cfi_def_cfa_offset 16
  37 0004 00AF     		add	r7, sp, #0
  38              	.LCFI2:
  39              		.cfi_def_cfa_register 7
  40 0006 0346     		mov	r3, r0
  41 0008 FB71     		strb	r3, [r7, #7]
1454:../stm32f4xx/core_cm4.h **** /*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
1455:../stm32f4xx/core_cm4.h ****   NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32
  42              		.loc 1 1455 0
  43 000a 4FF46143 		mov	r3, #57600
  44 000e CEF20003 		movt	r3, 57344
  45 0012 97F90720 		ldrsb	r2, [r7, #7]
  46 0016 4FEA5212 		lsr	r2, r2, #5
  47 001a F979     		ldrb	r1, [r7, #7]	@ zero_extendqisi2
  48 001c 01F01F01 		and	r1, r1, #31
  49 0020 4FF00100 		mov	r0, #1
  50 0024 00FA01F1 		lsl	r1, r0, r1
  51 0028 43F82210 		str	r1, [r3, r2, lsl #2]
1456:../stm32f4xx/core_cm4.h **** }
  52              		.loc 1 1456 0
  53 002c 07F10C07 		add	r7, r7, #12
  54 0030 BD46     		mov	sp, r7
  55 0032 80BC     		pop	{r7}
  56 0034 7047     		bx	lr
  57              		.cfi_endproc
  58              	.LFE96:
  60 0036 00BF     		.align	2
  61              		.thumb
  62              		.thumb_func
  64              	NVIC_DisableIRQ:
  65              	.LFB97:
1457:../stm32f4xx/core_cm4.h **** 
1458:../stm32f4xx/core_cm4.h **** 
1459:../stm32f4xx/core_cm4.h **** /** \brief  Disable External Interrupt
1460:../stm32f4xx/core_cm4.h **** 
1461:../stm32f4xx/core_cm4.h ****     The function disables a device-specific interrupt in the NVIC interrupt controller.
1462:../stm32f4xx/core_cm4.h **** 
1463:../stm32f4xx/core_cm4.h ****     \param [in]      IRQn  External interrupt number. Value cannot be negative.
1464:../stm32f4xx/core_cm4.h ****  */
1465:../stm32f4xx/core_cm4.h **** __STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
1466:../stm32f4xx/core_cm4.h **** {
  66              		.loc 1 1466 0
  67              		.cfi_startproc
  68              		@ args = 0, pretend = 0, frame = 8
  69              		@ frame_needed = 1, uses_anonymous_args = 0
  70              		@ link register save eliminated.
  71 0038 80B4     		push	{r7}
  72              	.LCFI3:
  73              		.cfi_def_cfa_offset 4
  74              		.cfi_offset 7, -4
  75 003a 83B0     		sub	sp, sp, #12
  76              	.LCFI4:
  77              		.cfi_def_cfa_offset 16
  78 003c 00AF     		add	r7, sp, #0
  79              	.LCFI5:
  80              		.cfi_def_cfa_register 7
  81 003e 0346     		mov	r3, r0
  82 0040 FB71     		strb	r3, [r7, #7]
1467:../stm32f4xx/core_cm4.h ****   NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
  83              		.loc 1 1467 0
  84 0042 4FF46143 		mov	r3, #57600
  85 0046 CEF20003 		movt	r3, 57344
  86 004a 97F90720 		ldrsb	r2, [r7, #7]
  87 004e 4FEA5212 		lsr	r2, r2, #5
  88 0052 F979     		ldrb	r1, [r7, #7]	@ zero_extendqisi2
  89 0054 01F01F01 		and	r1, r1, #31
  90 0058 4FF00100 		mov	r0, #1
  91 005c 00FA01F1 		lsl	r1, r0, r1
  92 0060 02F12002 		add	r2, r2, #32
  93 0064 43F82210 		str	r1, [r3, r2, lsl #2]
1468:../stm32f4xx/core_cm4.h **** }
  94              		.loc 1 1468 0
  95 0068 07F10C07 		add	r7, r7, #12
  96 006c BD46     		mov	sp, r7
  97 006e 80BC     		pop	{r7}
  98 0070 7047     		bx	lr
  99              		.cfi_endproc
 100              	.LFE97:
 102              		.bss
 103              		.align	2
 104              	m_can_buffer:
 105 0000 00000000 		.space	384
 105      00000000 
 105      00000000 
 105      00000000 
 105      00000000 
 106              	m_can_rx_num:
 107 0180 00       		.space	1
 108              	m_canrx:
 109 0181 00       		.space	1
 110 0182 0000     		.align	2
 111              	m_can_direct_treatment_function:
 112 0184 00000000 		.space	4
 113              		.text
 114 0072 00BF     		.align	2
 115              		.global	CAN_reinit
 116              		.thumb
 117              		.thumb_func
 119              	CAN_reinit:
 120              	.LFB111:
 121              		.file 2 "../QS/QS_can.c"
   1:../QS/QS_can.c **** /*
   2:../QS/QS_can.c ****  *  Club Robot ESEO 2006 - 2009
   3:../QS/QS_can.c ****  *  Game Hoover - Archi-Tech'
   4:../QS/QS_can.c ****  *
   5:../QS/QS_can.c ****  *  Fichier : QS_can.c
   6:../QS/QS_can.c ****  *  Package : Qualit Soft
   7:../QS/QS_can.c ****  *  Description : fonction CAN
   8:../QS/QS_can.c ****  *  Auteur : Jacen
   9:../QS/QS_can.c ****  *	Licence : CeCILL-C (voir LICENCE.txt)
  10:../QS/QS_can.c ****  *  Version 27032011
  11:../QS/QS_can.c ****  */
  12:../QS/QS_can.c **** 
  13:../QS/QS_can.c **** #include "QS_can.h"
  14:../QS/QS_can.c **** #include "QS_CANmsgList.h"
  15:../QS/QS_can.c **** #include "QS_ports.h"
  16:../QS/QS_can.c **** #include "QS_outputlog.h"
  17:../QS/QS_can.c **** #include "stm32f4xx_can.h"
  18:../QS/QS_can.c **** 
  19:../QS/QS_can.c **** #ifdef NEW_CONFIG_ORGANISATION
  20:../QS/QS_can.c **** 	#include "config_pin.h"
  21:../QS/QS_can.c **** #endif
  22:../QS/QS_can.c **** 
  23:../QS/QS_can.c **** #define MASK_CAN_S			0x000 /* 0b00000000000 */
  24:../QS/QS_can.c **** /* on filtre les messages nous meme en aval */
  25:../QS/QS_can.c **** 
  26:../QS/QS_can.c **** #if defined I_AM_CARTE_ASSER	//if (I_AM == CARTE_ASSER)
  27:../QS/QS_can.c **** 	#define MY_FILTER	ASSER_FILTER
  28:../QS/QS_can.c **** #elif defined I_AM_CARTE_ACT	//(I_AM == CARTE_ACT)
  29:../QS/QS_can.c **** 	#define MY_FILTER	ACT_FILTER
  30:../QS/QS_can.c **** #elif defined I_AM_CARTE_STRAT	//(I_AM == CARTE_STRAT)
  31:../QS/QS_can.c **** 	#define MY_FILTER	STRAT_FILTER
  32:../QS/QS_can.c **** #elif defined I_AM_CARTE_SUPER	//(I_AM == CARTE_SUPER)
  33:../QS/QS_can.c **** 	#define MY_FILTER	SUPER_FILTER
  34:../QS/QS_can.c **** #elif defined I_AM_CARTE_BALISE	//(I_AM == CARTE_BALISE)
  35:../QS/QS_can.c **** 	#define MY_FILTER	BALISE_FILTER
  36:../QS/QS_can.c **** #else
  37:../QS/QS_can.c **** 	#warning "carte inconnue : dfinissez I_AM_CARTE_XXXXX : voir QS_can.c"
  38:../QS/QS_can.c **** #endif
  39:../QS/QS_can.c **** 
  40:../QS/QS_can.c **** #ifndef QS_CAN_RX_IT_PRI
  41:../QS/QS_can.c **** 	#define QS_CAN_RX_IT_PRI 1
  42:../QS/QS_can.c **** #else
  43:../QS/QS_can.c **** 	#warning "QS_CAN_RX_IT_PRI redefined"
  44:../QS/QS_can.c **** #endif /* ndef QS_CAN_RX_IT_PRI */
  45:../QS/QS_can.c **** 
  46:../QS/QS_can.c **** /* Variables globales pour le CAN */
  47:../QS/QS_can.c **** #ifdef USE_CAN
  48:../QS/QS_can.c **** 	static CAN_msg_t m_can_buffer[CAN_BUF_SIZE];
  49:../QS/QS_can.c **** 	static volatile Uint8 m_can_rx_num;
  50:../QS/QS_can.c **** 	static volatile bool_e m_canrx;	// message reu sur le bus can
  51:../QS/QS_can.c **** 	static void CAN_receive(CAN_msg_t* can_msg);
  52:../QS/QS_can.c **** 	static direct_treatment_function_pt m_can_direct_treatment_function = NULL;
  53:../QS/QS_can.c **** 
  54:../QS/QS_can.c **** 
  55:../QS/QS_can.c **** 	void CAN_reinit(void)
  56:../QS/QS_can.c **** 	{
 122              		.loc 2 56 0
 123              		.cfi_startproc
 124              		@ args = 0, pretend = 0, frame = 32
 125              		@ frame_needed = 1, uses_anonymous_args = 0
 126 0074 80B5     		push	{r7, lr}
 127              	.LCFI6:
 128              		.cfi_def_cfa_offset 8
 129              		.cfi_offset 7, -8
 130              		.cfi_offset 14, -4
 131 0076 88B0     		sub	sp, sp, #32
 132              	.LCFI7:
 133              		.cfi_def_cfa_offset 40
 134 0078 00AF     		add	r7, sp, #0
 135              	.LCFI8:
 136              		.cfi_def_cfa_register 7
  57:../QS/QS_can.c **** 		CAN_InitTypeDef CAN_InitStructure;
  58:../QS/QS_can.c **** 		CAN_FilterInitTypeDef CAN_FilterInitStructure;
  59:../QS/QS_can.c **** 
  60:../QS/QS_can.c **** 		CAN_DeInit(CAN1);
 137              		.loc 2 60 0
 138 007a 4FF4C840 		mov	r0, #25600
 139 007e C4F20000 		movt	r0, 16384
 140 0082 FFF7FEFF 		bl	CAN_DeInit
  61:../QS/QS_can.c **** 
  62:../QS/QS_can.c **** 		RCC_APB1PeriphClockCmd(RCC_APB1Periph_CAN1, ENABLE);
 141              		.loc 2 62 0
 142 0086 4FF00070 		mov	r0, #33554432
 143 008a 4FF00101 		mov	r1, #1
 144 008e FFF7FEFF 		bl	RCC_APB1PeriphClockCmd
  63:../QS/QS_can.c **** 		PORTS_can_init();
 145              		.loc 2 63 0
 146 0092 FFF7FEFF 		bl	PORTS_can_init
  64:../QS/QS_can.c **** 
  65:../QS/QS_can.c **** 
  66:../QS/QS_can.c **** 		CAN_InitStructure.CAN_Mode = CAN_Mode_Normal;
 147              		.loc 2 66 0
 148 0096 4FF00003 		mov	r3, #0
 149 009a BB75     		strb	r3, [r7, #22]
  67:../QS/QS_can.c **** 		CAN_InitStructure.CAN_Prescaler = PCLK1_FREQUENCY_HZ / 1250000 / 2;	//1,25Mhz clk CAN //Pourquoi 
 150              		.loc 2 67 0
 151 009c 4FF01003 		mov	r3, #16
 152 00a0 BB82     		strh	r3, [r7, #20]	@ movhi
  68:../QS/QS_can.c **** 		CAN_InitStructure.CAN_SJW = CAN_SJW_1tq;
 153              		.loc 2 68 0
 154 00a2 4FF00003 		mov	r3, #0
 155 00a6 FB75     		strb	r3, [r7, #23]
  69:../QS/QS_can.c **** 		CAN_InitStructure.CAN_BS1 = CAN_BS1_6tq;	//3tq propagation + 3tq segment 1
 156              		.loc 2 69 0
 157 00a8 4FF00503 		mov	r3, #5
 158 00ac 3B76     		strb	r3, [r7, #24]
  70:../QS/QS_can.c **** 		CAN_InitStructure.CAN_BS2 = CAN_BS2_3tq;
 159              		.loc 2 70 0
 160 00ae 4FF00203 		mov	r3, #2
 161 00b2 7B76     		strb	r3, [r7, #25]
  71:../QS/QS_can.c **** 		CAN_InitStructure.CAN_ABOM = ENABLE;
 162              		.loc 2 71 0
 163 00b4 4FF00103 		mov	r3, #1
 164 00b8 FB76     		strb	r3, [r7, #27]
  72:../QS/QS_can.c **** 		CAN_InitStructure.CAN_AWUM = DISABLE;
 165              		.loc 2 72 0
 166 00ba 4FF00003 		mov	r3, #0
 167 00be 3B77     		strb	r3, [r7, #28]
  73:../QS/QS_can.c **** 		CAN_InitStructure.CAN_NART = DISABLE;
 168              		.loc 2 73 0
 169 00c0 4FF00003 		mov	r3, #0
 170 00c4 7B77     		strb	r3, [r7, #29]
  74:../QS/QS_can.c **** 		CAN_InitStructure.CAN_RFLM = DISABLE;
 171              		.loc 2 74 0
 172 00c6 4FF00003 		mov	r3, #0
 173 00ca BB77     		strb	r3, [r7, #30]
  75:../QS/QS_can.c **** 		CAN_InitStructure.CAN_TTCM = DISABLE;
 174              		.loc 2 75 0
 175 00cc 4FF00003 		mov	r3, #0
 176 00d0 BB76     		strb	r3, [r7, #26]
  76:../QS/QS_can.c **** 		CAN_InitStructure.CAN_TXFP = DISABLE;
 177              		.loc 2 76 0
 178 00d2 4FF00003 		mov	r3, #0
 179 00d6 FB77     		strb	r3, [r7, #31]
  77:../QS/QS_can.c **** 		CAN_Init(CAN1, &CAN_InitStructure);
 180              		.loc 2 77 0
 181 00d8 07F11403 		add	r3, r7, #20
 182 00dc 4FF4C840 		mov	r0, #25600
 183 00e0 C4F20000 		movt	r0, 16384
 184 00e4 1946     		mov	r1, r3
 185 00e6 FFF7FEFF 		bl	CAN_Init
  78:../QS/QS_can.c **** 
  79:../QS/QS_can.c **** 		#ifndef I_AM_CARTE_SUPER	//La carte super reoi tout => pas de filtrage
  80:../QS/QS_can.c **** 			//Message pour la carte & message de debug sur FIFO 0
  81:../QS/QS_can.c **** 			CAN_FilterInitStructure.CAN_FilterNumber = 0;
 186              		.loc 2 81 0
 187 00ea 4FF00003 		mov	r3, #0
 188 00ee BB73     		strb	r3, [r7, #14]
  82:../QS/QS_can.c **** 			CAN_FilterInitStructure.CAN_FilterMode = CAN_FilterMode_IdMask;
 189              		.loc 2 82 0
 190 00f0 4FF00003 		mov	r3, #0
 191 00f4 FB73     		strb	r3, [r7, #15]
  83:../QS/QS_can.c **** 			CAN_FilterInitStructure.CAN_FilterScale = CAN_FilterScale_16bit;
 192              		.loc 2 83 0
 193 00f6 4FF00003 		mov	r3, #0
 194 00fa 3B74     		strb	r3, [r7, #16]
  84:../QS/QS_can.c **** 			CAN_FilterInitStructure.CAN_FilterIdHigh = MY_FILTER << 5;
 195              		.loc 2 84 0
 196 00fc 4FF4C043 		mov	r3, #24576
 197 0100 BB80     		strh	r3, [r7, #4]	@ movhi
  85:../QS/QS_can.c **** 			CAN_FilterInitStructure.CAN_FilterIdLow  = 0x0700 << 5;
 198              		.loc 2 85 0
 199 0102 4FF46043 		mov	r3, #57344
 200 0106 FB80     		strh	r3, [r7, #6]	@ movhi
  86:../QS/QS_can.c **** 			CAN_FilterInitStructure.CAN_FilterMaskIdHigh = MASK_BITS << 5;
 201              		.loc 2 86 0
 202 0108 4FF46043 		mov	r3, #57344
 203 010c 3B81     		strh	r3, [r7, #8]	@ movhi
  87:../QS/QS_can.c **** 			CAN_FilterInitStructure.CAN_FilterMaskIdLow  = MASK_BITS << 5;
 204              		.loc 2 87 0
 205 010e 4FF46043 		mov	r3, #57344
 206 0112 7B81     		strh	r3, [r7, #10]	@ movhi
  88:../QS/QS_can.c **** 			CAN_FilterInitStructure.CAN_FilterFIFOAssignment = 0;
 207              		.loc 2 88 0
 208 0114 4FF00003 		mov	r3, #0
 209 0118 BB81     		strh	r3, [r7, #12]	@ movhi
  89:../QS/QS_can.c **** 			CAN_FilterInitStructure.CAN_FilterActivation = ENABLE;
 210              		.loc 2 89 0
 211 011a 4FF00103 		mov	r3, #1
 212 011e 7B74     		strb	r3, [r7, #17]
  90:../QS/QS_can.c **** 			CAN_FilterInit(&CAN_FilterInitStructure);
 213              		.loc 2 90 0
 214 0120 07F10403 		add	r3, r7, #4
 215 0124 1846     		mov	r0, r3
 216 0126 FFF7FEFF 		bl	CAN_FilterInit
  91:../QS/QS_can.c **** 
  92:../QS/QS_can.c **** 			//Message en broadcast (qui peuvent flood) sur FIFO 1
  93:../QS/QS_can.c **** 			CAN_FilterInitStructure.CAN_FilterNumber = 1;
 217              		.loc 2 93 0
 218 012a 4FF00103 		mov	r3, #1
 219 012e BB73     		strb	r3, [r7, #14]
  94:../QS/QS_can.c **** 			CAN_FilterInitStructure.CAN_FilterMode = CAN_FilterMode_IdMask;
 220              		.loc 2 94 0
 221 0130 4FF00003 		mov	r3, #0
 222 0134 FB73     		strb	r3, [r7, #15]
  95:../QS/QS_can.c **** 			CAN_FilterInitStructure.CAN_FilterScale = CAN_FilterScale_16bit;
 223              		.loc 2 95 0
 224 0136 4FF00003 		mov	r3, #0
 225 013a 3B74     		strb	r3, [r7, #16]
  96:../QS/QS_can.c **** 			CAN_FilterInitStructure.CAN_FilterIdHigh = BROADCAST_FILTER << 5;
 226              		.loc 2 96 0
 227 013c 4FF00003 		mov	r3, #0
 228 0140 BB80     		strh	r3, [r7, #4]	@ movhi
  97:../QS/QS_can.c **** 			CAN_FilterInitStructure.CAN_FilterIdLow  = BROADCAST_FILTER << 5;
 229              		.loc 2 97 0
 230 0142 4FF00003 		mov	r3, #0
 231 0146 FB80     		strh	r3, [r7, #6]	@ movhi
  98:../QS/QS_can.c **** 			CAN_FilterInitStructure.CAN_FilterMaskIdHigh = MASK_BITS << 5;
 232              		.loc 2 98 0
 233 0148 4FF46043 		mov	r3, #57344
 234 014c 3B81     		strh	r3, [r7, #8]	@ movhi
  99:../QS/QS_can.c **** 			CAN_FilterInitStructure.CAN_FilterMaskIdLow  = MASK_BITS << 5;
 235              		.loc 2 99 0
 236 014e 4FF46043 		mov	r3, #57344
 237 0152 7B81     		strh	r3, [r7, #10]	@ movhi
 100:../QS/QS_can.c **** 			CAN_FilterInitStructure.CAN_FilterFIFOAssignment = 1;
 238              		.loc 2 100 0
 239 0154 4FF00103 		mov	r3, #1
 240 0158 BB81     		strh	r3, [r7, #12]	@ movhi
 101:../QS/QS_can.c **** 			CAN_FilterInitStructure.CAN_FilterActivation = ENABLE;
 241              		.loc 2 101 0
 242 015a 4FF00103 		mov	r3, #1
 243 015e 7B74     		strb	r3, [r7, #17]
 102:../QS/QS_can.c **** 			CAN_FilterInit(&CAN_FilterInitStructure);
 244              		.loc 2 102 0
 245 0160 07F10403 		add	r3, r7, #4
 246 0164 1846     		mov	r0, r3
 247 0166 FFF7FEFF 		bl	CAN_FilterInit
 103:../QS/QS_can.c **** 		#else
 104:../QS/QS_can.c **** 			//Message pour la carte & message de debug sur FIFO 0
 105:../QS/QS_can.c **** 			CAN_FilterInitStructure.CAN_FilterNumber = 0;
 106:../QS/QS_can.c **** 			CAN_FilterInitStructure.CAN_FilterMode = CAN_FilterMode_IdMask;
 107:../QS/QS_can.c **** 			CAN_FilterInitStructure.CAN_FilterScale = CAN_FilterScale_16bit;
 108:../QS/QS_can.c **** 			CAN_FilterInitStructure.CAN_FilterIdHigh = 0;
 109:../QS/QS_can.c **** 			CAN_FilterInitStructure.CAN_FilterIdLow  = 0;
 110:../QS/QS_can.c **** 			CAN_FilterInitStructure.CAN_FilterMaskIdHigh = 0;
 111:../QS/QS_can.c **** 			CAN_FilterInitStructure.CAN_FilterMaskIdLow  = 0;
 112:../QS/QS_can.c **** 			CAN_FilterInitStructure.CAN_FilterActivation = ENABLE;
 113:../QS/QS_can.c **** 
 114:../QS/QS_can.c **** 			CAN_FilterInitStructure.CAN_FilterFIFOAssignment = 0;
 115:../QS/QS_can.c **** 			CAN_FilterInit(&CAN_FilterInitStructure);
 116:../QS/QS_can.c **** 		#endif
 117:../QS/QS_can.c **** 
 118:../QS/QS_can.c **** 		CAN_ITConfig(CAN1, CAN_IT_FMP0, ENABLE);
 248              		.loc 2 118 0
 249 016a 4FF4C840 		mov	r0, #25600
 250 016e C4F20000 		movt	r0, 16384
 251 0172 4FF00201 		mov	r1, #2
 252 0176 4FF00102 		mov	r2, #1
 253 017a FFF7FEFF 		bl	CAN_ITConfig
 119:../QS/QS_can.c **** 		CAN_ITConfig(CAN1, CAN_IT_FMP1, ENABLE);
 254              		.loc 2 119 0
 255 017e 4FF4C840 		mov	r0, #25600
 256 0182 C4F20000 		movt	r0, 16384
 257 0186 4FF01001 		mov	r1, #16
 258 018a 4FF00102 		mov	r2, #1
 259 018e FFF7FEFF 		bl	CAN_ITConfig
 120:../QS/QS_can.c **** 		CAN_ITConfig(CAN1, CAN_IT_ERR, ENABLE);
 260              		.loc 2 120 0
 261 0192 4FF4C840 		mov	r0, #25600
 262 0196 C4F20000 		movt	r0, 16384
 263 019a 4FF40041 		mov	r1, #32768
 264 019e 4FF00102 		mov	r2, #1
 265 01a2 FFF7FEFF 		bl	CAN_ITConfig
 121:../QS/QS_can.c **** 		CAN_ITConfig(CAN1, CAN_IT_FOV0, ENABLE);	//Recv buffer 0 overrun
 266              		.loc 2 121 0
 267 01a6 4FF4C840 		mov	r0, #25600
 268 01aa C4F20000 		movt	r0, 16384
 269 01ae 4FF00801 		mov	r1, #8
 270 01b2 4FF00102 		mov	r2, #1
 271 01b6 FFF7FEFF 		bl	CAN_ITConfig
 122:../QS/QS_can.c **** 		CAN_ITConfig(CAN1, CAN_IT_FOV1, ENABLE);	//Recv buffer 1 overrun
 272              		.loc 2 122 0
 273 01ba 4FF4C840 		mov	r0, #25600
 274 01be C4F20000 		movt	r0, 16384
 275 01c2 4FF04001 		mov	r1, #64
 276 01c6 4FF00102 		mov	r2, #1
 277 01ca FFF7FEFF 		bl	CAN_ITConfig
 123:../QS/QS_can.c **** //		CAN_ITConfig(CAN1, CAN_IT_EWG, ENABLE);	//TEC / REC >= 96
 124:../QS/QS_can.c **** //		CAN_ITConfig(CAN1, CAN_IT_EPV, ENABLE);	//TEC / REC > 127
 125:../QS/QS_can.c **** 		CAN_ITConfig(CAN1, CAN_IT_BOF, ENABLE);	//Bus OFF, TEC / REC > 255
 278              		.loc 2 125 0
 279 01ce 4FF4C840 		mov	r0, #25600
 280 01d2 C4F20000 		movt	r0, 16384
 281 01d6 4FF48061 		mov	r1, #1024
 282 01da 4FF00102 		mov	r2, #1
 283 01de FFF7FEFF 		bl	CAN_ITConfig
 126:../QS/QS_can.c **** 
 127:../QS/QS_can.c **** 		NVIC_InitTypeDef NVIC_InitStructure;
 128:../QS/QS_can.c **** 		NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 284              		.loc 2 128 0
 285 01e2 4FF00103 		mov	r3, #1
 286 01e6 FB70     		strb	r3, [r7, #3]
 129:../QS/QS_can.c **** 		NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = QS_CAN_RX_IT_PRI;
 287              		.loc 2 129 0
 288 01e8 4FF00103 		mov	r3, #1
 289 01ec 7B70     		strb	r3, [r7, #1]
 130:../QS/QS_can.c **** 		NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
 290              		.loc 2 130 0
 291 01ee 4FF00003 		mov	r3, #0
 292 01f2 BB70     		strb	r3, [r7, #2]
 131:../QS/QS_can.c **** 
 132:../QS/QS_can.c **** 		NVIC_InitStructure.NVIC_IRQChannel = CAN1_RX0_IRQn;
 293              		.loc 2 132 0
 294 01f4 4FF01403 		mov	r3, #20
 295 01f8 3B70     		strb	r3, [r7, #0]
 133:../QS/QS_can.c **** 		NVIC_Init(&NVIC_InitStructure);
 296              		.loc 2 133 0
 297 01fa 3B46     		mov	r3, r7
 298 01fc 1846     		mov	r0, r3
 299 01fe FFF7FEFF 		bl	NVIC_Init
 134:../QS/QS_can.c **** 
 135:../QS/QS_can.c **** 		NVIC_InitStructure.NVIC_IRQChannel = CAN1_RX1_IRQn;
 300              		.loc 2 135 0
 301 0202 4FF01503 		mov	r3, #21
 302 0206 3B70     		strb	r3, [r7, #0]
 136:../QS/QS_can.c **** 		NVIC_Init(&NVIC_InitStructure);
 303              		.loc 2 136 0
 304 0208 3B46     		mov	r3, r7
 305 020a 1846     		mov	r0, r3
 306 020c FFF7FEFF 		bl	NVIC_Init
 137:../QS/QS_can.c **** 
 138:../QS/QS_can.c **** 		NVIC_InitStructure.NVIC_IRQChannel = CAN1_SCE_IRQn;
 307              		.loc 2 138 0
 308 0210 4FF01603 		mov	r3, #22
 309 0214 3B70     		strb	r3, [r7, #0]
 139:../QS/QS_can.c **** 		NVIC_Init(&NVIC_InitStructure);
 310              		.loc 2 139 0
 311 0216 3B46     		mov	r3, r7
 312 0218 1846     		mov	r0, r3
 313 021a FFF7FEFF 		bl	NVIC_Init
 140:../QS/QS_can.c **** 	}
 314              		.loc 2 140 0
 315 021e 07F12007 		add	r7, r7, #32
 316 0222 BD46     		mov	sp, r7
 317 0224 80BD     		pop	{r7, pc}
 318              		.cfi_endproc
 319              	.LFE111:
 321 0226 00BF     		.align	2
 322              		.global	CAN_init
 323              		.thumb
 324              		.thumb_func
 326              	CAN_init:
 327              	.LFB112:
 141:../QS/QS_can.c **** 
 142:../QS/QS_can.c **** 	void CAN_init(void)
 143:../QS/QS_can.c **** 	{
 328              		.loc 2 143 0
 329              		.cfi_startproc
 330              		@ args = 0, pretend = 0, frame = 0
 331              		@ frame_needed = 1, uses_anonymous_args = 0
 332 0228 80B5     		push	{r7, lr}
 333              	.LCFI9:
 334              		.cfi_def_cfa_offset 8
 335              		.cfi_offset 7, -8
 336              		.cfi_offset 14, -4
 337 022a 00AF     		add	r7, sp, #0
 338              	.LCFI10:
 339              		.cfi_def_cfa_register 7
 144:../QS/QS_can.c **** 		static bool_e initialized = FALSE;
 145:../QS/QS_can.c **** 		if(initialized)
 340              		.loc 2 145 0
 341 022c 40F20003 		movw	r3, #:lower16:initialized.5920
 342 0230 C0F20003 		movt	r3, #:upper16:initialized.5920
 343 0234 1B78     		ldrb	r3, [r3, #0]	@ zero_extendqisi2
 344 0236 002B     		cmp	r3, #0
 345 0238 17D1     		bne	.L7
 346              	.L5:
 146:../QS/QS_can.c **** 			return;
 147:../QS/QS_can.c **** 		initialized = TRUE;
 347              		.loc 2 147 0
 348 023a 40F20003 		movw	r3, #:lower16:initialized.5920
 349 023e C0F20003 		movt	r3, #:upper16:initialized.5920
 350 0242 4FF00102 		mov	r2, #1
 351 0246 1A70     		strb	r2, [r3, #0]
 148:../QS/QS_can.c **** 
 149:../QS/QS_can.c **** 		#ifdef USE_CAN
 150:../QS/QS_can.c **** 			/* initialisation du buffer de reception des messages CAN */
 151:../QS/QS_can.c **** 			m_can_rx_num = 0;
 352              		.loc 2 151 0
 353 0248 40F20003 		movw	r3, #:lower16:m_can_rx_num
 354 024c C0F20003 		movt	r3, #:upper16:m_can_rx_num
 355 0250 4FF00002 		mov	r2, #0
 356 0254 1A70     		strb	r2, [r3, #0]
 152:../QS/QS_can.c **** 			m_canrx = 0;
 357              		.loc 2 152 0
 358 0256 40F20003 		movw	r3, #:lower16:m_canrx
 359 025a C0F20003 		movt	r3, #:upper16:m_canrx
 360 025e 4FF00002 		mov	r2, #0
 361 0262 1A70     		strb	r2, [r3, #0]
 153:../QS/QS_can.c **** 		#endif /* def USE_CAN */
 154:../QS/QS_can.c **** 
 155:../QS/QS_can.c **** 		CAN_reinit();
 362              		.loc 2 155 0
 363 0264 FFF7FEFF 		bl	CAN_reinit
 364 0268 00E0     		b	.L4
 365              	.L7:
 146:../QS/QS_can.c **** 			return;
 366              		.loc 2 146 0
 367 026a 00BF     		nop
 368              	.L4:
 156:../QS/QS_can.c **** 	}
 369              		.loc 2 156 0
 370 026c 80BD     		pop	{r7, pc}
 371              		.cfi_endproc
 372              	.LFE112:
 374              		.bss
 375              		.align	2
 376              	CAN_send_callback:
 377 0188 00000000 		.space	4
 378              		.text
 379 026e 00BF     		.align	2
 380              		.global	CAN_data_ready
 381              		.thumb
 382              		.thumb_func
 384              	CAN_data_ready:
 385              	.LFB113:
 157:../QS/QS_can.c **** 
 158:../QS/QS_can.c **** 
 159:../QS/QS_can.c **** 	volatile static CAN_callback_action_t CAN_send_callback = NULL;
 160:../QS/QS_can.c **** 	bool_e CAN_data_ready()
 161:../QS/QS_can.c **** 	{
 386              		.loc 2 161 0
 387              		.cfi_startproc
 388              		@ args = 0, pretend = 0, frame = 0
 389              		@ frame_needed = 1, uses_anonymous_args = 0
 390              		@ link register save eliminated.
 391 0270 80B4     		push	{r7}
 392              	.LCFI11:
 393              		.cfi_def_cfa_offset 4
 394              		.cfi_offset 7, -4
 395 0272 00AF     		add	r7, sp, #0
 396              	.LCFI12:
 397              		.cfi_def_cfa_register 7
 162:../QS/QS_can.c **** 		return m_canrx;
 398              		.loc 2 162 0
 399 0274 40F20003 		movw	r3, #:lower16:m_canrx
 400 0278 C0F20003 		movt	r3, #:upper16:m_canrx
 401 027c 1B78     		ldrb	r3, [r3, #0]
 402 027e DBB2     		uxtb	r3, r3
 163:../QS/QS_can.c **** 	}
 403              		.loc 2 163 0
 404 0280 1846     		mov	r0, r3
 405 0282 BD46     		mov	sp, r7
 406 0284 80BC     		pop	{r7}
 407 0286 7047     		bx	lr
 408              		.cfi_endproc
 409              	.LFE113:
 411              		.align	2
 412              		.global	CAN_set_send_callback
 413              		.thumb
 414              		.thumb_func
 416              	CAN_set_send_callback:
 417              	.LFB114:
 164:../QS/QS_can.c **** 	//Enregistre un pointeur sur fonction qui sera appel  chaque message CAN envoy.
 165:../QS/QS_can.c **** 	void CAN_set_send_callback(CAN_callback_action_t action)
 166:../QS/QS_can.c **** 	{
 418              		.loc 2 166 0
 419              		.cfi_startproc
 420              		@ args = 0, pretend = 0, frame = 8
 421              		@ frame_needed = 1, uses_anonymous_args = 0
 422              		@ link register save eliminated.
 423 0288 80B4     		push	{r7}
 424              	.LCFI13:
 425              		.cfi_def_cfa_offset 4
 426              		.cfi_offset 7, -4
 427 028a 83B0     		sub	sp, sp, #12
 428              	.LCFI14:
 429              		.cfi_def_cfa_offset 16
 430 028c 00AF     		add	r7, sp, #0
 431              	.LCFI15:
 432              		.cfi_def_cfa_register 7
 433 028e 7860     		str	r0, [r7, #4]
 167:../QS/QS_can.c **** 		CAN_send_callback = action;
 434              		.loc 2 167 0
 435 0290 40F20003 		movw	r3, #:lower16:CAN_send_callback
 436 0294 C0F20003 		movt	r3, #:upper16:CAN_send_callback
 437 0298 7A68     		ldr	r2, [r7, #4]
 438 029a 1A60     		str	r2, [r3, #0]
 168:../QS/QS_can.c **** 	}
 439              		.loc 2 168 0
 440 029c 07F10C07 		add	r7, r7, #12
 441 02a0 BD46     		mov	sp, r7
 442 02a2 80BC     		pop	{r7}
 443 02a4 7047     		bx	lr
 444              		.cfi_endproc
 445              	.LFE114:
 447 02a6 00BF     		.align	2
 448              		.global	CAN_send
 449              		.thumb
 450              		.thumb_func
 452              	CAN_send:
 453              	.LFB115:
 169:../QS/QS_can.c **** 
 170:../QS/QS_can.c **** 
 171:../QS/QS_can.c **** 	#ifdef MODE_SIMULATION
 172:../QS/QS_can.c **** 			//EN mode simulation OU si pas de bus CAN utilis.
 173:../QS/QS_can.c **** 			void CAN_send(CAN_msg_t* can_msg)
 174:../QS/QS_can.c **** 			{
 175:../QS/QS_can.c **** 				if(CAN_send_callback)
 176:../QS/QS_can.c **** 					(*CAN_send_callback)(can_msg);
 177:../QS/QS_can.c **** 			}
 178:../QS/QS_can.c **** 	#else
 179:../QS/QS_can.c **** 			//Sans mode simulation, ET USE_CAN
 180:../QS/QS_can.c **** 
 181:../QS/QS_can.c **** 
 182:../QS/QS_can.c **** 			#ifndef TIMEOUT_CAN_SEND
 183:../QS/QS_can.c **** 				#define TIMEOUT_CAN_SEND 4196	//10ms de timeout sur la disponibilit du priph CAN...
 184:../QS/QS_can.c **** 			#endif
 185:../QS/QS_can.c **** 			void CAN_send(CAN_msg_t* can_msg)
 186:../QS/QS_can.c **** 			{
 454              		.loc 2 186 0
 455              		.cfi_startproc
 456              		@ args = 0, pretend = 0, frame = 32
 457              		@ frame_needed = 1, uses_anonymous_args = 0
 458 02a8 80B5     		push	{r7, lr}
 459              	.LCFI16:
 460              		.cfi_def_cfa_offset 8
 461              		.cfi_offset 7, -8
 462              		.cfi_offset 14, -4
 463 02aa 88B0     		sub	sp, sp, #32
 464              	.LCFI17:
 465              		.cfi_def_cfa_offset 40
 466 02ac 00AF     		add	r7, sp, #0
 467              	.LCFI18:
 468              		.cfi_def_cfa_register 7
 469 02ae 7860     		str	r0, [r7, #4]
 187:../QS/QS_can.c **** 				CanTxMsg TxMsg;
 188:../QS/QS_can.c **** 				int i;
 189:../QS/QS_can.c **** 
 190:../QS/QS_can.c **** 				#ifdef CAN_SEND_TIMEOUT_ENABLE
 191:../QS/QS_can.c **** 					Uint32 time = TIMEOUT_CAN_SEND;
 192:../QS/QS_can.c **** 				#endif
 193:../QS/QS_can.c **** 
 194:../QS/QS_can.c **** 				if(can_msg->size > 8)	//scurit si l'utilisateur fait des betises.
 470              		.loc 2 194 0
 471 02b0 7B68     		ldr	r3, [r7, #4]
 472 02b2 9B7A     		ldrb	r3, [r3, #10]	@ zero_extendqisi2
 473 02b4 082B     		cmp	r3, #8
 474 02b6 03D9     		bls	.L12
 195:../QS/QS_can.c **** 					can_msg->size = 0;
 475              		.loc 2 195 0
 476 02b8 7B68     		ldr	r3, [r7, #4]
 477 02ba 4FF00002 		mov	r2, #0
 478 02be 9A72     		strb	r2, [r3, #10]
 479              	.L12:
 196:../QS/QS_can.c **** 
 197:../QS/QS_can.c **** 				TxMsg.ExtId = 12344;
 480              		.loc 2 197 0
 481 02c0 43F23803 		movw	r3, #12344
 482 02c4 FB60     		str	r3, [r7, #12]
 198:../QS/QS_can.c **** 				TxMsg.IDE = CAN_Id_Standard;
 483              		.loc 2 198 0
 484 02c6 4FF00003 		mov	r3, #0
 485 02ca 3B74     		strb	r3, [r7, #16]
 199:../QS/QS_can.c **** 				TxMsg.RTR = CAN_RTR_Data;
 486              		.loc 2 199 0
 487 02cc 4FF00003 		mov	r3, #0
 488 02d0 7B74     		strb	r3, [r7, #17]
 200:../QS/QS_can.c **** 
 201:../QS/QS_can.c **** 				TxMsg.StdId = can_msg->sid;
 489              		.loc 2 201 0
 490 02d2 7B68     		ldr	r3, [r7, #4]
 491 02d4 1B88     		ldrh	r3, [r3, #0]
 492 02d6 BB60     		str	r3, [r7, #8]
 202:../QS/QS_can.c **** 
 203:../QS/QS_can.c **** 				//Copie rapide 4 octet d'un coup
 204:../QS/QS_can.c **** 	//			((Uint32*)TxMsg.Data)[0] = ((Uint32*)can_msg->data)[0];
 205:../QS/QS_can.c **** 	//			((Uint32*)TxMsg.Data)[1] = ((Uint32*)can_msg->data)[1];
 206:../QS/QS_can.c **** 
 207:../QS/QS_can.c **** 				for(i = 0; i < 8; i++) {
 493              		.loc 2 207 0
 494 02d8 4FF00003 		mov	r3, #0
 495 02dc FB61     		str	r3, [r7, #28]
 496 02de 0CE0     		b	.L13
 497              	.L14:
 208:../QS/QS_can.c **** 					TxMsg.Data[i] = can_msg->data[i];
 498              		.loc 2 208 0 discriminator 2
 499 02e0 7A68     		ldr	r2, [r7, #4]
 500 02e2 FB69     		ldr	r3, [r7, #28]
 501 02e4 D318     		adds	r3, r2, r3
 502 02e6 9A78     		ldrb	r2, [r3, #2]	@ zero_extendqisi2
 503 02e8 07F11001 		add	r1, r7, #16
 504 02ec FB69     		ldr	r3, [r7, #28]
 505 02ee CB18     		adds	r3, r1, r3
 506 02f0 DA70     		strb	r2, [r3, #3]
 207:../QS/QS_can.c **** 				for(i = 0; i < 8; i++) {
 507              		.loc 2 207 0 discriminator 2
 508 02f2 FB69     		ldr	r3, [r7, #28]
 509 02f4 03F10103 		add	r3, r3, #1
 510 02f8 FB61     		str	r3, [r7, #28]
 511              	.L13:
 207:../QS/QS_can.c **** 				for(i = 0; i < 8; i++) {
 512              		.loc 2 207 0 is_stmt 0 discriminator 1
 513 02fa FB69     		ldr	r3, [r7, #28]
 514 02fc 072B     		cmp	r3, #7
 515 02fe EFDD     		ble	.L14
 209:../QS/QS_can.c **** 				}
 210:../QS/QS_can.c **** 
 211:../QS/QS_can.c **** 				TxMsg.DLC = can_msg->size;
 516              		.loc 2 211 0 is_stmt 1
 517 0300 7B68     		ldr	r3, [r7, #4]
 518 0302 9B7A     		ldrb	r3, [r3, #10]	@ zero_extendqisi2
 519 0304 BB74     		strb	r3, [r7, #18]
 212:../QS/QS_can.c **** 
 213:../QS/QS_can.c **** 				while(CAN_Transmit(CAN1, &TxMsg) == CAN_TxStatus_NoMailBox) {
 520              		.loc 2 213 0
 521 0306 00BF     		nop
 522              	.L15:
 523              		.loc 2 213 0 is_stmt 0 discriminator 1
 524 0308 07F10803 		add	r3, r7, #8
 525 030c 4FF4C840 		mov	r0, #25600
 526 0310 C4F20000 		movt	r0, 16384
 527 0314 1946     		mov	r1, r3
 528 0316 FFF7FEFF 		bl	CAN_Transmit
 529 031a 0346     		mov	r3, r0
 530 031c 042B     		cmp	r3, #4
 531 031e F3D0     		beq	.L15
 214:../QS/QS_can.c **** 					#ifdef CAN_SEND_TIMEOUT_ENABLE
 215:../QS/QS_can.c **** 					time--;
 216:../QS/QS_can.c **** 					if(time == 0) {
 217:../QS/QS_can.c **** 						#ifdef LED_ERROR
 218:../QS/QS_can.c **** 							LED_ERROR = 1;
 219:../QS/QS_can.c **** 						#endif
 220:../QS/QS_can.c **** 
 221:../QS/QS_can.c **** 						return;
 222:../QS/QS_can.c **** 					}
 223:../QS/QS_can.c **** 					#endif
 224:../QS/QS_can.c **** 				}
 225:../QS/QS_can.c **** 				if(CAN_send_callback)
 532              		.loc 2 225 0 is_stmt 1
 533 0320 40F20003 		movw	r3, #:lower16:CAN_send_callback
 534 0324 C0F20003 		movt	r3, #:upper16:CAN_send_callback
 535 0328 1B68     		ldr	r3, [r3, #0]
 536 032a 002B     		cmp	r3, #0
 537 032c 06D0     		beq	.L11
 226:../QS/QS_can.c **** 					(*CAN_send_callback)(can_msg);
 538              		.loc 2 226 0
 539 032e 40F20003 		movw	r3, #:lower16:CAN_send_callback
 540 0332 C0F20003 		movt	r3, #:upper16:CAN_send_callback
 541 0336 1B68     		ldr	r3, [r3, #0]
 542 0338 7868     		ldr	r0, [r7, #4]
 543 033a 9847     		blx	r3
 544              	.L11:
 227:../QS/QS_can.c **** 
 228:../QS/QS_can.c **** 			}
 545              		.loc 2 228 0
 546 033c 07F12007 		add	r7, r7, #32
 547 0340 BD46     		mov	sp, r7
 548 0342 80BD     		pop	{r7, pc}
 549              		.cfi_endproc
 550              	.LFE115:
 552              		.align	2
 553              		.global	CAN_send_sid
 554              		.thumb
 555              		.thumb_func
 557              	CAN_send_sid:
 558              	.LFB116:
 229:../QS/QS_can.c **** 		#endif
 230:../QS/QS_can.c **** 
 231:../QS/QS_can.c **** 		/* envoie un message CAN sans donnes avec le sid spcifi */
 232:../QS/QS_can.c **** 		void CAN_send_sid(Uint11 sid)
 233:../QS/QS_can.c **** 		{
 559              		.loc 2 233 0
 560              		.cfi_startproc
 561              		@ args = 0, pretend = 0, frame = 24
 562              		@ frame_needed = 1, uses_anonymous_args = 0
 563 0344 80B5     		push	{r7, lr}
 564              	.LCFI19:
 565              		.cfi_def_cfa_offset 8
 566              		.cfi_offset 7, -8
 567              		.cfi_offset 14, -4
 568 0346 86B0     		sub	sp, sp, #24
 569              	.LCFI20:
 570              		.cfi_def_cfa_offset 32
 571 0348 00AF     		add	r7, sp, #0
 572              	.LCFI21:
 573              		.cfi_def_cfa_register 7
 574 034a 0346     		mov	r3, r0
 575 034c FB80     		strh	r3, [r7, #6]	@ movhi
 234:../QS/QS_can.c **** 			CAN_msg_t msg;
 235:../QS/QS_can.c **** 			msg.sid = sid;
 576              		.loc 2 235 0
 577 034e FB88     		ldrh	r3, [r7, #6]	@ movhi
 578 0350 BB81     		strh	r3, [r7, #12]	@ movhi
 236:../QS/QS_can.c **** 			msg.size = 0;
 579              		.loc 2 236 0
 580 0352 4FF00003 		mov	r3, #0
 581 0356 BB75     		strb	r3, [r7, #22]
 237:../QS/QS_can.c **** 			CAN_send(&msg);
 582              		.loc 2 237 0
 583 0358 07F10C03 		add	r3, r7, #12
 584 035c 1846     		mov	r0, r3
 585 035e FFF7FEFF 		bl	CAN_send
 238:../QS/QS_can.c **** 		}
 586              		.loc 2 238 0
 587 0362 07F11807 		add	r7, r7, #24
 588 0366 BD46     		mov	sp, r7
 589 0368 80BD     		pop	{r7, pc}
 590              		.cfi_endproc
 591              	.LFE116:
 593 036a 00BF     		.align	2
 594              		.thumb
 595              		.thumb_func
 597              	CAN_receive:
 598              	.LFB117:
 239:../QS/QS_can.c **** 
 240:../QS/QS_can.c **** 		static void CAN_receive(CAN_msg_t* can_msg)
 241:../QS/QS_can.c **** 		{
 599              		.loc 2 241 0
 600              		.cfi_startproc
 601              		@ args = 0, pretend = 0, frame = 32
 602              		@ frame_needed = 1, uses_anonymous_args = 0
 603 036c 80B5     		push	{r7, lr}
 604              	.LCFI22:
 605              		.cfi_def_cfa_offset 8
 606              		.cfi_offset 7, -8
 607              		.cfi_offset 14, -4
 608 036e 88B0     		sub	sp, sp, #32
 609              	.LCFI23:
 610              		.cfi_def_cfa_offset 40
 611 0370 00AF     		add	r7, sp, #0
 612              	.LCFI24:
 613              		.cfi_def_cfa_register 7
 614 0372 7860     		str	r0, [r7, #4]
 242:../QS/QS_can.c **** 			CanRxMsg msg;
 243:../QS/QS_can.c **** 			int i;
 244:../QS/QS_can.c **** 
 245:../QS/QS_can.c **** 			if(CAN_GetFlagStatus(CAN1, CAN_FLAG_FMP0))
 615              		.loc 2 245 0
 616 0374 4FF4C840 		mov	r0, #25600
 617 0378 C4F20000 		movt	r0, 16384
 618 037c 4FF00301 		mov	r1, #3
 619 0380 C1F20021 		movt	r1, 4608
 620 0384 FFF7FEFF 		bl	CAN_GetFlagStatus
 621 0388 0346     		mov	r3, r0
 622 038a 002B     		cmp	r3, #0
 623 038c 0BD0     		beq	.L19
 246:../QS/QS_can.c **** 			{
 247:../QS/QS_can.c **** 				/* rception d'un message dans le buffer RX0 */
 248:../QS/QS_can.c **** 				CAN_Receive(CAN1, 0, &msg);
 624              		.loc 2 248 0
 625 038e 07F10803 		add	r3, r7, #8
 626 0392 4FF4C840 		mov	r0, #25600
 627 0396 C4F20000 		movt	r0, 16384
 628 039a 4FF00001 		mov	r1, #0
 629 039e 1A46     		mov	r2, r3
 630 03a0 FFF7FEFF 		bl	CAN_Receive
 631 03a4 21E0     		b	.L20
 632              	.L19:
 249:../QS/QS_can.c **** 			}
 250:../QS/QS_can.c **** 			else if(CAN_GetFlagStatus(CAN1, CAN_FLAG_FMP1))
 633              		.loc 2 250 0
 634 03a6 4FF4C840 		mov	r0, #25600
 635 03aa C4F20000 		movt	r0, 16384
 636 03ae 4FF00301 		mov	r1, #3
 637 03b2 C1F20041 		movt	r1, 5120
 638 03b6 FFF7FEFF 		bl	CAN_GetFlagStatus
 639 03ba 0346     		mov	r3, r0
 640 03bc 002B     		cmp	r3, #0
 641 03be 0BD0     		beq	.L21
 251:../QS/QS_can.c **** 			{
 252:../QS/QS_can.c **** 				/* rception d'un message dans le buffer RX1 */
 253:../QS/QS_can.c **** 				CAN_Receive(CAN1, 1, &msg);
 642              		.loc 2 253 0
 643 03c0 07F10803 		add	r3, r7, #8
 644 03c4 4FF4C840 		mov	r0, #25600
 645 03c8 C4F20000 		movt	r0, 16384
 646 03cc 4FF00101 		mov	r1, #1
 647 03d0 1A46     		mov	r2, r3
 648 03d2 FFF7FEFF 		bl	CAN_Receive
 649 03d6 08E0     		b	.L20
 650              	.L21:
 254:../QS/QS_can.c **** 			}
 255:../QS/QS_can.c **** 			else //Rien a t reu ...
 256:../QS/QS_can.c **** 			{
 257:../QS/QS_can.c **** 				can_msg->sid=0;
 651              		.loc 2 257 0
 652 03d8 7B68     		ldr	r3, [r7, #4]
 653 03da 4FF00002 		mov	r2, #0
 654 03de 1A80     		strh	r2, [r3, #0]	@ movhi
 258:../QS/QS_can.c **** 				can_msg->size=0;
 655              		.loc 2 258 0
 656 03e0 7B68     		ldr	r3, [r7, #4]
 657 03e2 4FF00002 		mov	r2, #0
 658 03e6 9A72     		strb	r2, [r3, #10]
 659 03e8 1AE0     		b	.L18
 660              	.L20:
 259:../QS/QS_can.c **** 				return;
 260:../QS/QS_can.c **** 			}
 261:../QS/QS_can.c **** 
 262:../QS/QS_can.c **** 			can_msg->sid = msg.StdId;
 661              		.loc 2 262 0
 662 03ea BB68     		ldr	r3, [r7, #8]
 663 03ec 9AB2     		uxth	r2, r3
 664 03ee 7B68     		ldr	r3, [r7, #4]
 665 03f0 1A80     		strh	r2, [r3, #0]	@ movhi
 263:../QS/QS_can.c **** 			can_msg->size = msg.DLC;
 666              		.loc 2 263 0
 667 03f2 BA7C     		ldrb	r2, [r7, #18]	@ zero_extendqisi2
 668 03f4 7B68     		ldr	r3, [r7, #4]
 669 03f6 9A72     		strb	r2, [r3, #10]
 264:../QS/QS_can.c **** 
 265:../QS/QS_can.c **** 			for(i = 0; i < 8; i++) {
 670              		.loc 2 265 0
 671 03f8 4FF00003 		mov	r3, #0
 672 03fc FB61     		str	r3, [r7, #28]
 673 03fe 0CE0     		b	.L23
 674              	.L24:
 266:../QS/QS_can.c **** 				can_msg->data[i] = msg.Data[i];
 675              		.loc 2 266 0 discriminator 2
 676 0400 07F11002 		add	r2, r7, #16
 677 0404 FB69     		ldr	r3, [r7, #28]
 678 0406 D318     		adds	r3, r2, r3
 679 0408 DA78     		ldrb	r2, [r3, #3]	@ zero_extendqisi2
 680 040a 7968     		ldr	r1, [r7, #4]
 681 040c FB69     		ldr	r3, [r7, #28]
 682 040e CB18     		adds	r3, r1, r3
 683 0410 9A70     		strb	r2, [r3, #2]
 265:../QS/QS_can.c **** 			for(i = 0; i < 8; i++) {
 684              		.loc 2 265 0 discriminator 2
 685 0412 FB69     		ldr	r3, [r7, #28]
 686 0414 03F10103 		add	r3, r3, #1
 687 0418 FB61     		str	r3, [r7, #28]
 688              	.L23:
 265:../QS/QS_can.c **** 			for(i = 0; i < 8; i++) {
 689              		.loc 2 265 0 is_stmt 0 discriminator 1
 690 041a FB69     		ldr	r3, [r7, #28]
 691 041c 072B     		cmp	r3, #7
 692 041e EFDD     		ble	.L24
 693              	.L18:
 267:../QS/QS_can.c **** 			}
 268:../QS/QS_can.c **** 		}
 694              		.loc 2 268 0 is_stmt 1
 695 0420 07F12007 		add	r7, r7, #32
 696 0424 BD46     		mov	sp, r7
 697 0426 80BD     		pop	{r7, pc}
 698              		.cfi_endproc
 699              	.LFE117:
 701              		.section	.rodata
 702              		.align	2
 703              	.LC0:
 704 0000 0000     		.short	0
 705 0002 00000000 		.ascii	"\000\000\000\000\000\000\000\000"
 705      00000000 
 706 000a 00       		.byte	0
 707 000b 00       		.space	1
 708              		.text
 709              		.align	2
 710              		.global	CAN_get_next_msg
 711              		.thumb
 712              		.thumb_func
 714              	CAN_get_next_msg:
 715              	.LFB118:
 269:../QS/QS_can.c **** 
 270:../QS/QS_can.c **** 		CAN_msg_t CAN_get_next_msg()
 271:../QS/QS_can.c **** 		{
 716              		.loc 2 271 0
 717              		.cfi_startproc
 718              		@ args = 0, pretend = 0, frame = 16
 719              		@ frame_needed = 1, uses_anonymous_args = 0
 720 0428 80B5     		push	{r7, lr}
 721              	.LCFI25:
 722              		.cfi_def_cfa_offset 8
 723              		.cfi_offset 7, -8
 724              		.cfi_offset 14, -4
 725 042a 84B0     		sub	sp, sp, #16
 726              	.LCFI26:
 727              		.cfi_def_cfa_offset 24
 728 042c 00AF     		add	r7, sp, #0
 729              	.LCFI27:
 730              		.cfi_def_cfa_register 7
 731 042e 7860     		str	r0, [r7, #4]
 272:../QS/QS_can.c **** 			static Uint8 next_to_read =0;
 273:../QS/QS_can.c **** 			CAN_msg_t* msgToReturn;
 274:../QS/QS_can.c **** 			if (next_to_read != m_can_rx_num)
 732              		.loc 2 274 0
 733 0430 40F20003 		movw	r3, #:lower16:next_to_read.5952
 734 0434 C0F20003 		movt	r3, #:upper16:next_to_read.5952
 735 0438 1A78     		ldrb	r2, [r3, #0]	@ zero_extendqisi2
 736 043a 40F20003 		movw	r3, #:lower16:m_can_rx_num
 737 043e C0F20003 		movt	r3, #:upper16:m_can_rx_num
 738 0442 1B78     		ldrb	r3, [r3, #0]
 739 0444 DBB2     		uxtb	r3, r3
 740 0446 9A42     		cmp	r2, r3
 741 0448 53D0     		beq	.L26
 275:../QS/QS_can.c **** 			{
 276:../QS/QS_can.c **** 				NVIC_DisableIRQ(CAN1_RX0_IRQn);
 742              		.loc 2 276 0
 743 044a 4FF01400 		mov	r0, #20
 744 044e FFF7F3FD 		bl	NVIC_DisableIRQ
 277:../QS/QS_can.c **** 				NVIC_DisableIRQ(CAN1_RX1_IRQn);
 745              		.loc 2 277 0
 746 0452 4FF01500 		mov	r0, #21
 747 0456 FFF7EFFD 		bl	NVIC_DisableIRQ
 278:../QS/QS_can.c **** 
 279:../QS/QS_can.c **** 				// rcuprer le prochain message  lire
 280:../QS/QS_can.c **** 				msgToReturn = &(m_can_buffer[next_to_read++]);
 748              		.loc 2 280 0
 749 045a 40F20003 		movw	r3, #:lower16:next_to_read.5952
 750 045e C0F20003 		movt	r3, #:upper16:next_to_read.5952
 751 0462 1978     		ldrb	r1, [r3, #0]	@ zero_extendqisi2
 752 0464 0A46     		mov	r2, r1
 753 0466 1346     		mov	r3, r2
 754 0468 4FEA4303 		lsl	r3, r3, #1
 755 046c 9B18     		adds	r3, r3, r2
 756 046e 4FEA8303 		lsl	r3, r3, #2
 757 0472 40F20002 		movw	r2, #:lower16:m_can_buffer
 758 0476 C0F20002 		movt	r2, #:upper16:m_can_buffer
 759 047a 9B18     		adds	r3, r3, r2
 760 047c FB60     		str	r3, [r7, #12]
 761 047e 01F10103 		add	r3, r1, #1
 762 0482 DAB2     		uxtb	r2, r3
 763 0484 40F20003 		movw	r3, #:lower16:next_to_read.5952
 764 0488 C0F20003 		movt	r3, #:upper16:next_to_read.5952
 765 048c 1A70     		strb	r2, [r3, #0]
 281:../QS/QS_can.c **** 				next_to_read %= CAN_BUF_SIZE;
 766              		.loc 2 281 0
 767 048e 40F20003 		movw	r3, #:lower16:next_to_read.5952
 768 0492 C0F20003 		movt	r3, #:upper16:next_to_read.5952
 769 0496 1B78     		ldrb	r3, [r3, #0]	@ zero_extendqisi2
 770 0498 03F01F03 		and	r3, r3, #31
 771 049c DAB2     		uxtb	r2, r3
 772 049e 40F20003 		movw	r3, #:lower16:next_to_read.5952
 773 04a2 C0F20003 		movt	r3, #:upper16:next_to_read.5952
 774 04a6 1A70     		strb	r2, [r3, #0]
 282:../QS/QS_can.c **** 
 283:../QS/QS_can.c **** 				// si on lit le dernier message, abaisser le drapeau.
 284:../QS/QS_can.c **** 				if (m_can_rx_num == next_to_read)
 775              		.loc 2 284 0
 776 04a8 40F20003 		movw	r3, #:lower16:m_can_rx_num
 777 04ac C0F20003 		movt	r3, #:upper16:m_can_rx_num
 778 04b0 1B78     		ldrb	r3, [r3, #0]
 779 04b2 DAB2     		uxtb	r2, r3
 780 04b4 40F20003 		movw	r3, #:lower16:next_to_read.5952
 781 04b8 C0F20003 		movt	r3, #:upper16:next_to_read.5952
 782 04bc 1B78     		ldrb	r3, [r3, #0]	@ zero_extendqisi2
 783 04be 9A42     		cmp	r2, r3
 784 04c0 06D1     		bne	.L27
 285:../QS/QS_can.c **** 					m_canrx = FALSE;
 785              		.loc 2 285 0
 786 04c2 40F20003 		movw	r3, #:lower16:m_canrx
 787 04c6 C0F20003 		movt	r3, #:upper16:m_canrx
 788 04ca 4FF00002 		mov	r2, #0
 789 04ce 1A70     		strb	r2, [r3, #0]
 790              	.L27:
 286:../QS/QS_can.c **** 
 287:../QS/QS_can.c **** 				NVIC_EnableIRQ(CAN1_RX0_IRQn);
 791              		.loc 2 287 0
 792 04d0 4FF01400 		mov	r0, #20
 793 04d4 FFF794FD 		bl	NVIC_EnableIRQ
 288:../QS/QS_can.c **** 				NVIC_EnableIRQ(CAN1_RX1_IRQn);
 794              		.loc 2 288 0
 795 04d8 4FF01500 		mov	r0, #21
 796 04dc FFF790FD 		bl	NVIC_EnableIRQ
 289:../QS/QS_can.c **** 
 290:../QS/QS_can.c **** 				return *msgToReturn;
 797              		.loc 2 290 0
 798 04e0 7B68     		ldr	r3, [r7, #4]
 799 04e2 FA68     		ldr	r2, [r7, #12]
 800 04e4 1068     		ldr	r0, [r2, #0]	@ unaligned
 801 04e6 5168     		ldr	r1, [r2, #4]	@ unaligned
 802 04e8 9268     		ldr	r2, [r2, #8]	@ unaligned
 803 04ea 1860     		str	r0, [r3, #0]	@ unaligned
 804 04ec 5960     		str	r1, [r3, #4]	@ unaligned
 805 04ee 9A60     		str	r2, [r3, #8]	@ unaligned
 806 04f0 11E0     		b	.L25
 807              	.L26:
 291:../QS/QS_can.c **** 			}
 292:../QS/QS_can.c **** 			else
 293:../QS/QS_can.c **** 			{
 294:../QS/QS_can.c **** 				//assure que le flag est baiss
 295:../QS/QS_can.c **** 				m_canrx=FALSE;
 808              		.loc 2 295 0
 809 04f2 40F20003 		movw	r3, #:lower16:m_canrx
 810 04f6 C0F20003 		movt	r3, #:upper16:m_canrx
 811 04fa 4FF00002 		mov	r2, #0
 812 04fe 1A70     		strb	r2, [r3, #0]
 296:../QS/QS_can.c **** 				// renvoie d'un message invalide.
 297:../QS/QS_can.c **** 				return (CAN_msg_t) {0, "\0\0\0\0\0\0\0", 0};
 813              		.loc 2 297 0
 814 0500 7B68     		ldr	r3, [r7, #4]
 815 0502 40F20002 		movw	r2, #:lower16:.LC0
 816 0506 C0F20002 		movt	r2, #:upper16:.LC0
 817 050a 1068     		ldr	r0, [r2, #0]	@ unaligned
 818 050c 5168     		ldr	r1, [r2, #4]	@ unaligned
 819 050e 9268     		ldr	r2, [r2, #8]	@ unaligned
 820 0510 1860     		str	r0, [r3, #0]	@ unaligned
 821 0512 5960     		str	r1, [r3, #4]	@ unaligned
 822 0514 9A60     		str	r2, [r3, #8]	@ unaligned
 823              	.L25:
 298:../QS/QS_can.c **** 			}
 299:../QS/QS_can.c **** 		}
 824              		.loc 2 299 0
 825 0516 7868     		ldr	r0, [r7, #4]
 826 0518 07F11007 		add	r7, r7, #16
 827 051c BD46     		mov	sp, r7
 828 051e 80BD     		pop	{r7, pc}
 829              		.cfi_endproc
 830              	.LFE118:
 832              		.align	2
 833              		.global	CAN_set_direct_treatment_function
 834              		.thumb
 835              		.thumb_func
 837              	CAN_set_direct_treatment_function:
 838              	.LFB119:
 300:../QS/QS_can.c **** 
 301:../QS/QS_can.c **** 		/* Permet le traitement direct des messages CAN */
 302:../QS/QS_can.c **** 		void CAN_set_direct_treatment_function(direct_treatment_function_pt fct)
 303:../QS/QS_can.c **** 		{
 839              		.loc 2 303 0
 840              		.cfi_startproc
 841              		@ args = 0, pretend = 0, frame = 8
 842              		@ frame_needed = 1, uses_anonymous_args = 0
 843              		@ link register save eliminated.
 844 0520 80B4     		push	{r7}
 845              	.LCFI28:
 846              		.cfi_def_cfa_offset 4
 847              		.cfi_offset 7, -4
 848 0522 83B0     		sub	sp, sp, #12
 849              	.LCFI29:
 850              		.cfi_def_cfa_offset 16
 851 0524 00AF     		add	r7, sp, #0
 852              	.LCFI30:
 853              		.cfi_def_cfa_register 7
 854 0526 7860     		str	r0, [r7, #4]
 304:../QS/QS_can.c **** 			m_can_direct_treatment_function = fct;
 855              		.loc 2 304 0
 856 0528 40F20003 		movw	r3, #:lower16:m_can_direct_treatment_function
 857 052c C0F20003 		movt	r3, #:upper16:m_can_direct_treatment_function
 858 0530 7A68     		ldr	r2, [r7, #4]
 859 0532 1A60     		str	r2, [r3, #0]
 305:../QS/QS_can.c **** 		}
 860              		.loc 2 305 0
 861 0534 07F10C07 		add	r7, r7, #12
 862 0538 BD46     		mov	sp, r7
 863 053a 80BC     		pop	{r7}
 864 053c 7047     		bx	lr
 865              		.cfi_endproc
 866              	.LFE119:
 868 053e 00BF     		.align	2
 869              		.global	CAN_onMsgReceived
 870              		.thumb
 871              		.thumb_func
 873              	CAN_onMsgReceived:
 874              	.LFB120:
 306:../QS/QS_can.c **** 
 307:../QS/QS_can.c **** 
 308:../QS/QS_can.c **** 
 309:../QS/QS_can.c **** 		void CAN_onMsgReceived() {
 875              		.loc 2 309 0
 876              		.cfi_startproc
 877              		@ args = 0, pretend = 0, frame = 0
 878              		@ frame_needed = 1, uses_anonymous_args = 0
 879 0540 80B5     		push	{r7, lr}
 880              	.LCFI31:
 881              		.cfi_def_cfa_offset 8
 882              		.cfi_offset 7, -8
 883              		.cfi_offset 14, -4
 884 0542 00AF     		add	r7, sp, #0
 885              	.LCFI32:
 886              		.cfi_def_cfa_register 7
 310:../QS/QS_can.c **** 			CAN_receive(&m_can_buffer[m_can_rx_num]);
 887              		.loc 2 310 0
 888 0544 40F20003 		movw	r3, #:lower16:m_can_rx_num
 889 0548 C0F20003 		movt	r3, #:upper16:m_can_rx_num
 890 054c 1B78     		ldrb	r3, [r3, #0]
 891 054e DBB2     		uxtb	r3, r3
 892 0550 1A46     		mov	r2, r3
 893 0552 1346     		mov	r3, r2
 894 0554 4FEA4303 		lsl	r3, r3, #1
 895 0558 9B18     		adds	r3, r3, r2
 896 055a 4FEA8303 		lsl	r3, r3, #2
 897 055e 40F20002 		movw	r2, #:lower16:m_can_buffer
 898 0562 C0F20002 		movt	r2, #:upper16:m_can_buffer
 899 0566 9B18     		adds	r3, r3, r2
 900 0568 1846     		mov	r0, r3
 901 056a FFF7FFFE 		bl	CAN_receive
 311:../QS/QS_can.c **** 			if(m_can_direct_treatment_function == NULL || m_can_direct_treatment_function(&m_can_buffer[m_ca
 902              		.loc 2 311 0
 903 056e 40F20003 		movw	r3, #:lower16:m_can_direct_treatment_function
 904 0572 C0F20003 		movt	r3, #:upper16:m_can_direct_treatment_function
 905 0576 1B68     		ldr	r3, [r3, #0]
 906 0578 002B     		cmp	r3, #0
 907 057a 1BD0     		beq	.L31
 908              		.loc 2 311 0 is_stmt 0 discriminator 1
 909 057c 40F20003 		movw	r3, #:lower16:m_can_direct_treatment_function
 910 0580 C0F20003 		movt	r3, #:upper16:m_can_direct_treatment_function
 911 0584 1968     		ldr	r1, [r3, #0]
 912 0586 40F20003 		movw	r3, #:lower16:m_can_rx_num
 913 058a C0F20003 		movt	r3, #:upper16:m_can_rx_num
 914 058e 1B78     		ldrb	r3, [r3, #0]
 915 0590 DBB2     		uxtb	r3, r3
 916 0592 1A46     		mov	r2, r3
 917 0594 1346     		mov	r3, r2
 918 0596 4FEA4303 		lsl	r3, r3, #1
 919 059a 9B18     		adds	r3, r3, r2
 920 059c 4FEA8303 		lsl	r3, r3, #2
 921 05a0 40F20002 		movw	r2, #:lower16:m_can_buffer
 922 05a4 C0F20002 		movt	r2, #:upper16:m_can_buffer
 923 05a8 9B18     		adds	r3, r3, r2
 924 05aa 1846     		mov	r0, r3
 925 05ac 8847     		blx	r1
 926 05ae 0346     		mov	r3, r0
 927 05b0 002B     		cmp	r3, #0
 928 05b2 22D0     		beq	.L30
 929              	.L31:
 312:../QS/QS_can.c **** 			{
 313:../QS/QS_can.c **** 				m_can_rx_num++;
 930              		.loc 2 313 0 is_stmt 1
 931 05b4 40F20003 		movw	r3, #:lower16:m_can_rx_num
 932 05b8 C0F20003 		movt	r3, #:upper16:m_can_rx_num
 933 05bc 1B78     		ldrb	r3, [r3, #0]
 934 05be DBB2     		uxtb	r3, r3
 935 05c0 03F10103 		add	r3, r3, #1
 936 05c4 DAB2     		uxtb	r2, r3
 937 05c6 40F20003 		movw	r3, #:lower16:m_can_rx_num
 938 05ca C0F20003 		movt	r3, #:upper16:m_can_rx_num
 939 05ce 1A70     		strb	r2, [r3, #0]
 314:../QS/QS_can.c **** 				m_can_rx_num %= CAN_BUF_SIZE;
 940              		.loc 2 314 0
 941 05d0 40F20003 		movw	r3, #:lower16:m_can_rx_num
 942 05d4 C0F20003 		movt	r3, #:upper16:m_can_rx_num
 943 05d8 1B78     		ldrb	r3, [r3, #0]
 944 05da DBB2     		uxtb	r3, r3
 945 05dc 03F01F03 		and	r3, r3, #31
 946 05e0 DAB2     		uxtb	r2, r3
 947 05e2 40F20003 		movw	r3, #:lower16:m_can_rx_num
 948 05e6 C0F20003 		movt	r3, #:upper16:m_can_rx_num
 949 05ea 1A70     		strb	r2, [r3, #0]
 315:../QS/QS_can.c **** 				m_canrx = TRUE;
 950              		.loc 2 315 0
 951 05ec 40F20003 		movw	r3, #:lower16:m_canrx
 952 05f0 C0F20003 		movt	r3, #:upper16:m_canrx
 953 05f4 4FF00102 		mov	r2, #1
 954 05f8 1A70     		strb	r2, [r3, #0]
 955              	.L30:
 316:../QS/QS_can.c **** 			}
 317:../QS/QS_can.c **** 		}
 956              		.loc 2 317 0
 957 05fa 80BD     		pop	{r7, pc}
 958              		.cfi_endproc
 959              	.LFE120:
 961              		.align	2
 962              		.global	CAN1_RX0_IRQHandler
 963              		.thumb
 964              		.thumb_func
 966              	CAN1_RX0_IRQHandler:
 967              	.LFB121:
 318:../QS/QS_can.c **** 
 319:../QS/QS_can.c **** 		void CAN1_RX0_IRQHandler(void)
 320:../QS/QS_can.c **** 		{
 968              		.loc 2 320 0
 969              		.cfi_startproc
 970              		@ args = 0, pretend = 0, frame = 0
 971              		@ frame_needed = 1, uses_anonymous_args = 0
 972 05fc 80B5     		push	{r7, lr}
 973              	.LCFI33:
 974              		.cfi_def_cfa_offset 8
 975              		.cfi_offset 7, -8
 976              		.cfi_offset 14, -4
 977 05fe 00AF     		add	r7, sp, #0
 978              	.LCFI34:
 979              		.cfi_def_cfa_register 7
 321:../QS/QS_can.c **** 			CAN_ClearITPendingBit(CAN1, CAN_IT_FMP0);
 980              		.loc 2 321 0
 981 0600 4FF4C840 		mov	r0, #25600
 982 0604 C4F20000 		movt	r0, 16384
 983 0608 4FF00201 		mov	r1, #2
 984 060c FFF7FEFF 		bl	CAN_ClearITPendingBit
 322:../QS/QS_can.c **** 			CAN_onMsgReceived();
 985              		.loc 2 322 0
 986 0610 FFF7FEFF 		bl	CAN_onMsgReceived
 323:../QS/QS_can.c **** 		}
 987              		.loc 2 323 0
 988 0614 80BD     		pop	{r7, pc}
 989              		.cfi_endproc
 990              	.LFE121:
 992 0616 00BF     		.align	2
 993              		.global	CAN1_RX1_IRQHandler
 994              		.thumb
 995              		.thumb_func
 997              	CAN1_RX1_IRQHandler:
 998              	.LFB122:
 324:../QS/QS_can.c **** 
 325:../QS/QS_can.c **** 		void CAN1_RX1_IRQHandler(void)
 326:../QS/QS_can.c **** 		{
 999              		.loc 2 326 0
 1000              		.cfi_startproc
 1001              		@ args = 0, pretend = 0, frame = 0
 1002              		@ frame_needed = 1, uses_anonymous_args = 0
 1003 0618 80B5     		push	{r7, lr}
 1004              	.LCFI35:
 1005              		.cfi_def_cfa_offset 8
 1006              		.cfi_offset 7, -8
 1007              		.cfi_offset 14, -4
 1008 061a 00AF     		add	r7, sp, #0
 1009              	.LCFI36:
 1010              		.cfi_def_cfa_register 7
 327:../QS/QS_can.c **** 			CAN_ClearITPendingBit(CAN1, CAN_IT_FMP1);
 1011              		.loc 2 327 0
 1012 061c 4FF4C840 		mov	r0, #25600
 1013 0620 C4F20000 		movt	r0, 16384
 1014 0624 4FF01001 		mov	r1, #16
 1015 0628 FFF7FEFF 		bl	CAN_ClearITPendingBit
 328:../QS/QS_can.c **** 			CAN_onMsgReceived();
 1016              		.loc 2 328 0
 1017 062c FFF7FEFF 		bl	CAN_onMsgReceived
 329:../QS/QS_can.c **** 		}
 1018              		.loc 2 329 0
 1019 0630 80BD     		pop	{r7, pc}
 1020              		.cfi_endproc
 1021              	.LFE122:
 1023              		.section	.rodata
 1024              		.align	2
 1025              	.LC1:
 1026 000c 43414E20 		.ascii	"CAN Error List :\015\012\000"
 1026      4572726F 
 1026      72204C69 
 1026      7374203A 
 1026      0D0A00
 1027 001f 00       		.align	2
 1028              	.LC2:
 1029 0020 20204275 		.ascii	"  Bus OFF, too many bus errors, > 255\012\000"
 1029      73204F46 
 1029      462C2074 
 1029      6F6F206D 
 1029      616E7920 
 1030 0047 00       		.align	2
 1031              	.LC3:
 1032 0048 20204572 		.ascii	"  Error passive, many bus errors, > 127\012\000"
 1032      726F7220 
 1032      70617373 
 1032      6976652C 
 1032      206D616E 
 1033 0071 000000   		.align	2
 1034              	.LC4:
 1035 0074 20204572 		.ascii	"  Error passive, many bus errors, > 96\012\000"
 1035      726F7220 
 1035      70617373 
 1035      6976652C 
 1035      206D616E 
 1036              		.align	2
 1037              	.LC5:
 1038 009c 20205265 		.ascii	"  Recv FIFO 0 Overflow (MY_FILTER + DEBUG)\012\000"
 1038      63762046 
 1038      49464F20 
 1038      30204F76 
 1038      6572666C 
 1039              		.align	2
 1040              	.LC6:
 1041 00c8 20205265 		.ascii	"  Recv FIFO 1 Overflow (BROADCAST msgs)\012\000"
 1041      63762046 
 1041      49464F20 
 1041      31204F76 
 1041      6572666C 
 1042 00f1 000000   		.align	2
 1043              	.LC7:
 1044 00f4 20204C61 		.ascii	"  Last ErrorCode was: \000"
 1044      73742045 
 1044      72726F72 
 1044      436F6465 
 1044      20776173 
 1045 010b 00       		.align	2
 1046              	.LC8:
 1047 010c 4E6F4572 		.ascii	"NoErr\012\000"
 1047      720A00
 1048 0113 00       		.align	2
 1049              	.LC9:
 1050 0114 53747566 		.ascii	"StuffErr\012\000"
 1050      66457272 
 1050      0A00
 1051 011e 0000     		.align	2
 1052              	.LC10:
 1053 0120 466F726D 		.ascii	"FormErr\012\000"
 1053      4572720A 
 1053      00
 1054 0129 000000   		.align	2
 1055              	.LC11:
 1056 012c 41636B45 		.ascii	"AckErr\012\000"
 1056      72720A00 
 1057              		.align	2
 1058              	.LC12:
 1059 0134 42697452 		.ascii	"BitRecessiveErr\012\000"
 1059      65636573 
 1059      73697665 
 1059      4572720A 
 1059      00
 1060 0145 000000   		.align	2
 1061              	.LC13:
 1062 0148 42697444 		.ascii	"BitDominantErr\012\000"
 1062      6F6D696E 
 1062      616E7445 
 1062      72720A00 
 1063              		.align	2
 1064              	.LC14:
 1065 0158 43524345 		.ascii	"CRCErr\012\000"
 1065      72720A00 
 1066              		.align	2
 1067              	.LC15:
 1068 0160 536F6674 		.ascii	"SoftwareSetErr\012\000"
 1068      77617265 
 1068      53657445 
 1068      72720A00 
 1069              		.align	2
 1070              	.LC16:
 1071 0170 556E6B6E 		.ascii	"Unknown\012\000"
 1071      6F776E0A 
 1071      00
 1072 0179 000000   		.align	2
 1073              	.LC17:
 1074 017c 20205265 		.ascii	"  Recv error count: %u\012\000"
 1074      63762065 
 1074      72726F72 
 1074      20636F75 
 1074      6E743A20 
 1075              		.align	2
 1076              	.LC18:
 1077 0194 20205472 		.ascii	"  Transmit error count: %u\012\000"
 1077      616E736D 
 1077      69742065 
 1077      72726F72 
 1077      20636F75 
 1078              		.align	2
 1079              	.LC19:
 1080 01b0 456E6420 		.ascii	"End Error List\015\012\000"
 1080      4572726F 
 1080      72204C69 
 1080      73740D0A 
 1080      00
 1081 01c1 000000   		.text
 1082 0632 00BF     		.align	2
 1083              		.global	CAN1_SCE_IRQHandler
 1084              		.thumb
 1085              		.thumb_func
 1087              	CAN1_SCE_IRQHandler:
 1088              	.LFB123:
 330:../QS/QS_can.c **** 
 331:../QS/QS_can.c **** 		void CAN1_SCE_IRQHandler(void)
 332:../QS/QS_can.c **** 		{
 1089              		.loc 2 332 0
 1090              		.cfi_startproc
 1091              		@ args = 0, pretend = 0, frame = 0
 1092              		@ frame_needed = 1, uses_anonymous_args = 0
 1093 0634 80B5     		push	{r7, lr}
 1094              	.LCFI37:
 1095              		.cfi_def_cfa_offset 8
 1096              		.cfi_offset 7, -8
 1097              		.cfi_offset 14, -4
 1098 0636 00AF     		add	r7, sp, #0
 1099              	.LCFI38:
 1100              		.cfi_def_cfa_register 7
 333:../QS/QS_can.c **** 			debug_printf("CAN Error List :\r\n");
 1101              		.loc 2 333 0
 1102 0638 4FF00500 		mov	r0, #5
 1103 063c 40F20001 		movw	r1, #:lower16:.LC1
 1104 0640 C0F20001 		movt	r1, #:upper16:.LC1
 1105 0644 FFF7FEFF 		bl	OUTPUTLOG_printf
 334:../QS/QS_can.c **** 			if(CAN_GetFlagStatus(CAN1, CAN_FLAG_BOF))
 1106              		.loc 2 334 0
 1107 0648 4FF4C840 		mov	r0, #25600
 1108 064c C4F20000 		movt	r0, 16384
 1109 0650 4FF00401 		mov	r1, #4
 1110 0654 C1F2F001 		movt	r1, 4336
 1111 0658 FFF7FEFF 		bl	CAN_GetFlagStatus
 1112 065c 0346     		mov	r3, r0
 1113 065e 002B     		cmp	r3, #0
 1114 0660 11D0     		beq	.L36
 335:../QS/QS_can.c **** 			{
 336:../QS/QS_can.c **** 				debug_printf("  Bus OFF, too many bus errors, > 255\n");
 1115              		.loc 2 336 0
 1116 0662 4FF00500 		mov	r0, #5
 1117 0666 40F20001 		movw	r1, #:lower16:.LC2
 1118 066a C0F20001 		movt	r1, #:upper16:.LC2
 1119 066e FFF7FEFF 		bl	OUTPUTLOG_printf
 337:../QS/QS_can.c **** 				CAN_ClearFlag(CAN1, CAN_FLAG_BOF);
 1120              		.loc 2 337 0
 1121 0672 4FF4C840 		mov	r0, #25600
 1122 0676 C4F20000 		movt	r0, 16384
 1123 067a 4FF00401 		mov	r1, #4
 1124 067e C1F2F001 		movt	r1, 4336
 1125 0682 FFF7FEFF 		bl	CAN_ClearFlag
 1126              	.L36:
 338:../QS/QS_can.c **** 			}
 339:../QS/QS_can.c **** 			if(CAN_GetFlagStatus(CAN1, CAN_FLAG_EPV))
 1127              		.loc 2 339 0
 1128 0686 4FF4C840 		mov	r0, #25600
 1129 068a C4F20000 		movt	r0, 16384
 1130 068e 4FF00201 		mov	r1, #2
 1131 0692 C1F2F001 		movt	r1, 4336
 1132 0696 FFF7FEFF 		bl	CAN_GetFlagStatus
 1133 069a 0346     		mov	r3, r0
 1134 069c 002B     		cmp	r3, #0
 1135 069e 11D0     		beq	.L37
 340:../QS/QS_can.c **** 			{
 341:../QS/QS_can.c **** 				debug_printf("  Error passive, many bus errors, > 127\n");
 1136              		.loc 2 341 0
 1137 06a0 4FF00500 		mov	r0, #5
 1138 06a4 40F20001 		movw	r1, #:lower16:.LC3
 1139 06a8 C0F20001 		movt	r1, #:upper16:.LC3
 1140 06ac FFF7FEFF 		bl	OUTPUTLOG_printf
 342:../QS/QS_can.c **** 				CAN_ClearFlag(CAN1, CAN_FLAG_EPV);
 1141              		.loc 2 342 0
 1142 06b0 4FF4C840 		mov	r0, #25600
 1143 06b4 C4F20000 		movt	r0, 16384
 1144 06b8 4FF00201 		mov	r1, #2
 1145 06bc C1F2F001 		movt	r1, 4336
 1146 06c0 FFF7FEFF 		bl	CAN_ClearFlag
 1147              	.L37:
 343:../QS/QS_can.c **** 			}
 344:../QS/QS_can.c **** 			if(CAN_GetFlagStatus(CAN1, CAN_FLAG_EWG))
 1148              		.loc 2 344 0
 1149 06c4 4FF4C840 		mov	r0, #25600
 1150 06c8 C4F20000 		movt	r0, 16384
 1151 06cc 4FF00101 		mov	r1, #1
 1152 06d0 C1F2F001 		movt	r1, 4336
 1153 06d4 FFF7FEFF 		bl	CAN_GetFlagStatus
 1154 06d8 0346     		mov	r3, r0
 1155 06da 002B     		cmp	r3, #0
 1156 06dc 11D0     		beq	.L38
 345:../QS/QS_can.c **** 			{
 346:../QS/QS_can.c **** 				debug_printf("  Error passive, many bus errors, > 96\n");
 1157              		.loc 2 346 0
 1158 06de 4FF00500 		mov	r0, #5
 1159 06e2 40F20001 		movw	r1, #:lower16:.LC4
 1160 06e6 C0F20001 		movt	r1, #:upper16:.LC4
 1161 06ea FFF7FEFF 		bl	OUTPUTLOG_printf
 347:../QS/QS_can.c **** 				CAN_ClearFlag(CAN1, CAN_FLAG_EWG);
 1162              		.loc 2 347 0
 1163 06ee 4FF4C840 		mov	r0, #25600
 1164 06f2 C4F20000 		movt	r0, 16384
 1165 06f6 4FF00101 		mov	r1, #1
 1166 06fa C1F2F001 		movt	r1, 4336
 1167 06fe FFF7FEFF 		bl	CAN_ClearFlag
 1168              	.L38:
 348:../QS/QS_can.c **** 			}
 349:../QS/QS_can.c **** 			if(CAN_GetFlagStatus(CAN1, CAN_FLAG_FOV0))
 1169              		.loc 2 349 0
 1170 0702 4FF4C840 		mov	r0, #25600
 1171 0706 C4F20000 		movt	r0, 16384
 1172 070a 4FF01001 		mov	r1, #16
 1173 070e C3F20021 		movt	r1, 12800
 1174 0712 FFF7FEFF 		bl	CAN_GetFlagStatus
 1175 0716 0346     		mov	r3, r0
 1176 0718 002B     		cmp	r3, #0
 1177 071a 19D0     		beq	.L39
 350:../QS/QS_can.c **** 			{
 351:../QS/QS_can.c **** 				debug_printf("  Recv FIFO 0 Overflow (MY_FILTER + DEBUG)\n");
 1178              		.loc 2 351 0
 1179 071c 4FF00500 		mov	r0, #5
 1180 0720 40F20001 		movw	r1, #:lower16:.LC5
 1181 0724 C0F20001 		movt	r1, #:upper16:.LC5
 1182 0728 FFF7FEFF 		bl	OUTPUTLOG_printf
 352:../QS/QS_can.c **** 				CAN_ClearFlag(CAN1, CAN_FLAG_FOV0);
 1183              		.loc 2 352 0
 1184 072c 4FF4C840 		mov	r0, #25600
 1185 0730 C4F20000 		movt	r0, 16384
 1186 0734 4FF01001 		mov	r1, #16
 1187 0738 C3F20021 		movt	r1, 12800
 1188 073c FFF7FEFF 		bl	CAN_ClearFlag
 353:../QS/QS_can.c **** 				CAN_ClearITPendingBit(CAN1, CAN_IT_FOV0);
 1189              		.loc 2 353 0
 1190 0740 4FF4C840 		mov	r0, #25600
 1191 0744 C4F20000 		movt	r0, 16384
 1192 0748 4FF00801 		mov	r1, #8
 1193 074c FFF7FEFF 		bl	CAN_ClearITPendingBit
 1194              	.L39:
 354:../QS/QS_can.c **** 			}
 355:../QS/QS_can.c **** 
 356:../QS/QS_can.c **** 			if(CAN_GetFlagStatus(CAN1, CAN_FLAG_FOV1))
 1195              		.loc 2 356 0
 1196 0750 4FF4C840 		mov	r0, #25600
 1197 0754 C4F20000 		movt	r0, 16384
 1198 0758 4FF01001 		mov	r1, #16
 1199 075c C3F20041 		movt	r1, 13312
 1200 0760 FFF7FEFF 		bl	CAN_GetFlagStatus
 1201 0764 0346     		mov	r3, r0
 1202 0766 002B     		cmp	r3, #0
 1203 0768 19D0     		beq	.L40
 357:../QS/QS_can.c **** 			{
 358:../QS/QS_can.c **** 				debug_printf("  Recv FIFO 1 Overflow (BROADCAST msgs)\n");
 1204              		.loc 2 358 0
 1205 076a 4FF00500 		mov	r0, #5
 1206 076e 40F20001 		movw	r1, #:lower16:.LC6
 1207 0772 C0F20001 		movt	r1, #:upper16:.LC6
 1208 0776 FFF7FEFF 		bl	OUTPUTLOG_printf
 359:../QS/QS_can.c **** 				CAN_ClearFlag(CAN1, CAN_FLAG_FOV1);
 1209              		.loc 2 359 0
 1210 077a 4FF4C840 		mov	r0, #25600
 1211 077e C4F20000 		movt	r0, 16384
 1212 0782 4FF01001 		mov	r1, #16
 1213 0786 C3F20041 		movt	r1, 13312
 1214 078a FFF7FEFF 		bl	CAN_ClearFlag
 360:../QS/QS_can.c **** 				CAN_ClearITPendingBit(CAN1, CAN_IT_FOV1);
 1215              		.loc 2 360 0
 1216 078e 4FF4C840 		mov	r0, #25600
 1217 0792 C4F20000 		movt	r0, 16384
 1218 0796 4FF04001 		mov	r1, #64
 1219 079a FFF7FEFF 		bl	CAN_ClearITPendingBit
 1220              	.L40:
 361:../QS/QS_can.c **** 			}
 362:../QS/QS_can.c **** 
 363:../QS/QS_can.c **** 
 364:../QS/QS_can.c **** 			debug_printf("  Last ErrorCode was: ");
 1221              		.loc 2 364 0
 1222 079e 4FF00500 		mov	r0, #5
 1223 07a2 40F20001 		movw	r1, #:lower16:.LC7
 1224 07a6 C0F20001 		movt	r1, #:upper16:.LC7
 1225 07aa FFF7FEFF 		bl	OUTPUTLOG_printf
 365:../QS/QS_can.c **** 			switch(CAN_GetLastErrorCode(CAN1)) {
 1226              		.loc 2 365 0
 1227 07ae 4FF4C840 		mov	r0, #25600
 1228 07b2 C4F20000 		movt	r0, 16384
 1229 07b6 FFF7FEFF 		bl	CAN_GetLastErrorCode
 1230 07ba 0346     		mov	r3, r0
 1231 07bc 302B     		cmp	r3, #48
 1232 07be 2FD0     		beq	.L45
 1233 07c0 302B     		cmp	r3, #48
 1234 07c2 06DC     		bgt	.L50
 1235 07c4 102B     		cmp	r3, #16
 1236 07c6 19D0     		beq	.L43
 1237 07c8 202B     		cmp	r3, #32
 1238 07ca 20D0     		beq	.L44
 1239 07cc 002B     		cmp	r3, #0
 1240 07ce 0CD0     		beq	.L42
 1241 07d0 53E0     		b	.L41
 1242              	.L50:
 1243 07d2 502B     		cmp	r3, #80
 1244 07d4 36D0     		beq	.L47
 1245 07d6 502B     		cmp	r3, #80
 1246 07d8 02DC     		bgt	.L51
 1247 07da 402B     		cmp	r3, #64
 1248 07dc 29D0     		beq	.L46
 1249 07de 4CE0     		b	.L41
 1250              	.L51:
 1251 07e0 602B     		cmp	r3, #96
 1252 07e2 38D0     		beq	.L48
 1253 07e4 702B     		cmp	r3, #112
 1254 07e6 3FD0     		beq	.L49
 1255 07e8 47E0     		b	.L41
 1256              	.L42:
 366:../QS/QS_can.c **** 				case CAN_ErrorCode_NoErr: debug_printf("NoErr\n"); break;
 1257              		.loc 2 366 0
 1258 07ea 4FF00500 		mov	r0, #5
 1259 07ee 40F20001 		movw	r1, #:lower16:.LC8
 1260 07f2 C0F20001 		movt	r1, #:upper16:.LC8
 1261 07f6 FFF7FEFF 		bl	OUTPUTLOG_printf
 1262 07fa 47E0     		b	.L52
 1263              	.L43:
 367:../QS/QS_can.c **** 				case CAN_ErrorCode_StuffErr: debug_printf("StuffErr\n"); break;
 1264              		.loc 2 367 0
 1265 07fc 4FF00500 		mov	r0, #5
 1266 0800 40F20001 		movw	r1, #:lower16:.LC9
 1267 0804 C0F20001 		movt	r1, #:upper16:.LC9
 1268 0808 FFF7FEFF 		bl	OUTPUTLOG_printf
 1269 080c 3EE0     		b	.L52
 1270              	.L44:
 368:../QS/QS_can.c **** 				case CAN_ErrorCode_FormErr: debug_printf("FormErr\n"); break;
 1271              		.loc 2 368 0
 1272 080e 4FF00500 		mov	r0, #5
 1273 0812 40F20001 		movw	r1, #:lower16:.LC10
 1274 0816 C0F20001 		movt	r1, #:upper16:.LC10
 1275 081a FFF7FEFF 		bl	OUTPUTLOG_printf
 1276 081e 35E0     		b	.L52
 1277              	.L45:
 369:../QS/QS_can.c **** 				case CAN_ErrorCode_ACKErr: debug_printf("AckErr\n"); break;
 1278              		.loc 2 369 0
 1279 0820 4FF00500 		mov	r0, #5
 1280 0824 40F20001 		movw	r1, #:lower16:.LC11
 1281 0828 C0F20001 		movt	r1, #:upper16:.LC11
 1282 082c FFF7FEFF 		bl	OUTPUTLOG_printf
 1283 0830 2CE0     		b	.L52
 1284              	.L46:
 370:../QS/QS_can.c **** 				case CAN_ErrorCode_BitRecessiveErr: debug_printf("BitRecessiveErr\n"); break;
 1285              		.loc 2 370 0
 1286 0832 4FF00500 		mov	r0, #5
 1287 0836 40F20001 		movw	r1, #:lower16:.LC12
 1288 083a C0F20001 		movt	r1, #:upper16:.LC12
 1289 083e FFF7FEFF 		bl	OUTPUTLOG_printf
 1290 0842 23E0     		b	.L52
 1291              	.L47:
 371:../QS/QS_can.c **** 				case CAN_ErrorCode_BitDominantErr: debug_printf("BitDominantErr\n"); break;
 1292              		.loc 2 371 0
 1293 0844 4FF00500 		mov	r0, #5
 1294 0848 40F20001 		movw	r1, #:lower16:.LC13
 1295 084c C0F20001 		movt	r1, #:upper16:.LC13
 1296 0850 FFF7FEFF 		bl	OUTPUTLOG_printf
 1297 0854 1AE0     		b	.L52
 1298              	.L48:
 372:../QS/QS_can.c **** 				case CAN_ErrorCode_CRCErr: debug_printf("CRCErr\n"); break;
 1299              		.loc 2 372 0
 1300 0856 4FF00500 		mov	r0, #5
 1301 085a 40F20001 		movw	r1, #:lower16:.LC14
 1302 085e C0F20001 		movt	r1, #:upper16:.LC14
 1303 0862 FFF7FEFF 		bl	OUTPUTLOG_printf
 1304 0866 11E0     		b	.L52
 1305              	.L49:
 373:../QS/QS_can.c **** 				case CAN_ErrorCode_SoftwareSetErr: debug_printf("SoftwareSetErr\n"); break;
 1306              		.loc 2 373 0
 1307 0868 4FF00500 		mov	r0, #5
 1308 086c 40F20001 		movw	r1, #:lower16:.LC15
 1309 0870 C0F20001 		movt	r1, #:upper16:.LC15
 1310 0874 FFF7FEFF 		bl	OUTPUTLOG_printf
 1311 0878 08E0     		b	.L52
 1312              	.L41:
 374:../QS/QS_can.c **** 				default: debug_printf("Unknown\n"); break;
 1313              		.loc 2 374 0
 1314 087a 4FF00500 		mov	r0, #5
 1315 087e 40F20001 		movw	r1, #:lower16:.LC16
 1316 0882 C0F20001 		movt	r1, #:upper16:.LC16
 1317 0886 FFF7FEFF 		bl	OUTPUTLOG_printf
 1318 088a 00BF     		nop
 1319              	.L52:
 375:../QS/QS_can.c **** 			}
 376:../QS/QS_can.c **** 			debug_printf("  Recv error count: %u\n", CAN_GetReceiveErrorCounter(CAN1));
 1320              		.loc 2 376 0
 1321 088c 4FF4C840 		mov	r0, #25600
 1322 0890 C4F20000 		movt	r0, 16384
 1323 0894 FFF7FEFF 		bl	CAN_GetReceiveErrorCounter
 1324 0898 0346     		mov	r3, r0
 1325 089a 4FF00500 		mov	r0, #5
 1326 089e 40F20001 		movw	r1, #:lower16:.LC17
 1327 08a2 C0F20001 		movt	r1, #:upper16:.LC17
 1328 08a6 1A46     		mov	r2, r3
 1329 08a8 FFF7FEFF 		bl	OUTPUTLOG_printf
 377:../QS/QS_can.c **** 			debug_printf("  Transmit error count: %u\n", CAN_GetLSBTransmitErrorCounter(CAN1));
 1330              		.loc 2 377 0
 1331 08ac 4FF4C840 		mov	r0, #25600
 1332 08b0 C4F20000 		movt	r0, 16384
 1333 08b4 FFF7FEFF 		bl	CAN_GetLSBTransmitErrorCounter
 1334 08b8 0346     		mov	r3, r0
 1335 08ba 4FF00500 		mov	r0, #5
 1336 08be 40F20001 		movw	r1, #:lower16:.LC18
 1337 08c2 C0F20001 		movt	r1, #:upper16:.LC18
 1338 08c6 1A46     		mov	r2, r3
 1339 08c8 FFF7FEFF 		bl	OUTPUTLOG_printf
 378:../QS/QS_can.c **** 			CAN_ClearITPendingBit(CAN1, CAN_IT_ERR);
 1340              		.loc 2 378 0
 1341 08cc 4FF4C840 		mov	r0, #25600
 1342 08d0 C4F20000 		movt	r0, 16384
 1343 08d4 4FF40041 		mov	r1, #32768
 1344 08d8 FFF7FEFF 		bl	CAN_ClearITPendingBit
 379:../QS/QS_can.c **** 			CAN_reinit();
 1345              		.loc 2 379 0
 1346 08dc FFF7FEFF 		bl	CAN_reinit
 380:../QS/QS_can.c **** 			debug_printf("End Error List\r\n");
 1347              		.loc 2 380 0
 1348 08e0 4FF00500 		mov	r0, #5
 1349 08e4 40F20001 		movw	r1, #:lower16:.LC19
 1350 08e8 C0F20001 		movt	r1, #:upper16:.LC19
 1351 08ec FFF7FEFF 		bl	OUTPUTLOG_printf
 381:../QS/QS_can.c **** 		}
 1352              		.loc 2 381 0
 1353 08f0 80BD     		pop	{r7, pc}
 1354              		.cfi_endproc
 1355              	.LFE123:
 1357              		.bss
 1358              	next_to_read.5952:
 1359 018c 00       		.space	1
 1360              	initialized.5920:
 1361 018d 00       		.space	1
 1362 018e 0000     		.text
 1363              	.Letext0:
 1364              		.file 3 "../stm32f4xx/stm32f4xx.h"
 1365              		.file 4 "c:\\program files (x86)\\eclipse-arm-eseo\\gcc-arm-none-eabi-4_7-2013q2-20130614-win32\\g
 1366              		.file 5 "../stm32f4xx/misc.h"
 1367              		.file 6 "../QS/QS_types.h"
 1368              		.file 7 "../QS/QS_can.h"
 1369              		.file 8 "../QS/QS_outputlog.h"
 1370              		.file 9 "../stm32f4xx/stm32f4xx_can.h"
DEFINED SYMBOLS
                            *ABS*:00000000 QS_can.c
C:\Users\Amaury\AppData\Local\Temp\cceDCDQW.s:18     .text:00000000 $t
C:\Users\Amaury\AppData\Local\Temp\cceDCDQW.s:22     .text:00000000 NVIC_EnableIRQ
C:\Users\Amaury\AppData\Local\Temp\cceDCDQW.s:64     .text:00000038 NVIC_DisableIRQ
C:\Users\Amaury\AppData\Local\Temp\cceDCDQW.s:103    .bss:00000000 $d
C:\Users\Amaury\AppData\Local\Temp\cceDCDQW.s:104    .bss:00000000 m_can_buffer
C:\Users\Amaury\AppData\Local\Temp\cceDCDQW.s:106    .bss:00000180 m_can_rx_num
C:\Users\Amaury\AppData\Local\Temp\cceDCDQW.s:108    .bss:00000181 m_canrx
C:\Users\Amaury\AppData\Local\Temp\cceDCDQW.s:111    .bss:00000184 m_can_direct_treatment_function
C:\Users\Amaury\AppData\Local\Temp\cceDCDQW.s:119    .text:00000074 CAN_reinit
C:\Users\Amaury\AppData\Local\Temp\cceDCDQW.s:326    .text:00000228 CAN_init
C:\Users\Amaury\AppData\Local\Temp\cceDCDQW.s:1360   .bss:0000018d initialized.5920
C:\Users\Amaury\AppData\Local\Temp\cceDCDQW.s:376    .bss:00000188 CAN_send_callback
C:\Users\Amaury\AppData\Local\Temp\cceDCDQW.s:384    .text:00000270 CAN_data_ready
C:\Users\Amaury\AppData\Local\Temp\cceDCDQW.s:416    .text:00000288 CAN_set_send_callback
C:\Users\Amaury\AppData\Local\Temp\cceDCDQW.s:452    .text:000002a8 CAN_send
C:\Users\Amaury\AppData\Local\Temp\cceDCDQW.s:557    .text:00000344 CAN_send_sid
C:\Users\Amaury\AppData\Local\Temp\cceDCDQW.s:597    .text:0000036c CAN_receive
C:\Users\Amaury\AppData\Local\Temp\cceDCDQW.s:702    .rodata:00000000 $d
C:\Users\Amaury\AppData\Local\Temp\cceDCDQW.s:703    .rodata:00000000 .LC0
C:\Users\Amaury\AppData\Local\Temp\cceDCDQW.s:714    .text:00000428 CAN_get_next_msg
C:\Users\Amaury\AppData\Local\Temp\cceDCDQW.s:1358   .bss:0000018c next_to_read.5952
C:\Users\Amaury\AppData\Local\Temp\cceDCDQW.s:837    .text:00000520 CAN_set_direct_treatment_function
C:\Users\Amaury\AppData\Local\Temp\cceDCDQW.s:873    .text:00000540 CAN_onMsgReceived
C:\Users\Amaury\AppData\Local\Temp\cceDCDQW.s:966    .text:000005fc CAN1_RX0_IRQHandler
C:\Users\Amaury\AppData\Local\Temp\cceDCDQW.s:997    .text:00000618 CAN1_RX1_IRQHandler
C:\Users\Amaury\AppData\Local\Temp\cceDCDQW.s:1025   .rodata:0000000c .LC1
C:\Users\Amaury\AppData\Local\Temp\cceDCDQW.s:1028   .rodata:00000020 .LC2
C:\Users\Amaury\AppData\Local\Temp\cceDCDQW.s:1031   .rodata:00000048 .LC3
C:\Users\Amaury\AppData\Local\Temp\cceDCDQW.s:1034   .rodata:00000074 .LC4
C:\Users\Amaury\AppData\Local\Temp\cceDCDQW.s:1037   .rodata:0000009c .LC5
C:\Users\Amaury\AppData\Local\Temp\cceDCDQW.s:1040   .rodata:000000c8 .LC6
C:\Users\Amaury\AppData\Local\Temp\cceDCDQW.s:1043   .rodata:000000f4 .LC7
C:\Users\Amaury\AppData\Local\Temp\cceDCDQW.s:1046   .rodata:0000010c .LC8
C:\Users\Amaury\AppData\Local\Temp\cceDCDQW.s:1049   .rodata:00000114 .LC9
C:\Users\Amaury\AppData\Local\Temp\cceDCDQW.s:1052   .rodata:00000120 .LC10
C:\Users\Amaury\AppData\Local\Temp\cceDCDQW.s:1055   .rodata:0000012c .LC11
C:\Users\Amaury\AppData\Local\Temp\cceDCDQW.s:1058   .rodata:00000134 .LC12
C:\Users\Amaury\AppData\Local\Temp\cceDCDQW.s:1061   .rodata:00000148 .LC13
C:\Users\Amaury\AppData\Local\Temp\cceDCDQW.s:1064   .rodata:00000158 .LC14
C:\Users\Amaury\AppData\Local\Temp\cceDCDQW.s:1067   .rodata:00000160 .LC15
C:\Users\Amaury\AppData\Local\Temp\cceDCDQW.s:1070   .rodata:00000170 .LC16
C:\Users\Amaury\AppData\Local\Temp\cceDCDQW.s:1073   .rodata:0000017c .LC17
C:\Users\Amaury\AppData\Local\Temp\cceDCDQW.s:1076   .rodata:00000194 .LC18
C:\Users\Amaury\AppData\Local\Temp\cceDCDQW.s:1079   .rodata:000001b0 .LC19
C:\Users\Amaury\AppData\Local\Temp\cceDCDQW.s:1087   .text:00000634 CAN1_SCE_IRQHandler
                     .debug_frame:00000010 $d
                           .group:00000000 wm4.1.13c6c37fe6ef97541a459ad1f2cd1ddb
                           .group:00000000 wm4.stm32f4xx.h.54.d172d9d6631f11a8436908e748990b53
                           .group:00000000 wm4.core_cm4.h.32.39d0f71cd333856d56f1935d9037195e
                           .group:00000000 wm4.newlib.h.8.a9901dc52d1357e3e94003403d43f8b5
                           .group:00000000 wm4.features.h.22.b72b3baab2bb2eab3661375590100b6b
                           .group:00000000 wm4.config.h.193.5fb8ef056cdff92dec3dee9552839d8c
                           .group:00000000 wm4._ansi.h.23.b5bb84d7ba97d82b5b1dc1826a7ae811
                           .group:00000000 wm4.stdint.h.20.54ad762faa59e3c05491630641c8d8bf
                           .group:00000000 wm4.core_cmInstr.h.25.d8165482ef3061013a2fc83e2d85f3d9
                           .group:00000000 wm4.core_cm4_simd.h.29.013e5bcf58dba2d27c60184174208e07
                           .group:00000000 wm4.core_cm4.h.163.d36d54ebc869626f337c4fcb95a9b424
                           .group:00000000 wm4.stm32f4xx.h.306.7867854ab89778ccd63e1fde7c22c0b6
                           .group:00000000 wm4.stm32f4xx_rcc.h.65.29a27820bc754566c4190ed8ad1c1d80
                           .group:00000000 wm4.misc.h.31.041217492a6cb86f2fb26099f373a465
                           .group:00000000 wm4.stm32f4xx.h.7233.cb6cb3cb095c29e1fc0eb152d26090b1
                           .group:00000000 wm4.Global_config.h.14.bea53ddf4045d71f1c9fb87037131e8e
                           .group:00000000 wm4.config_global.h.12.5c30ea43d7f0d9daa101874e8ba75f6f
                           .group:00000000 wm4.config_qs.h.12.4699be7196e891fb4cd84d522e29cde7
                           .group:00000000 wm4.config_qs.h.12.8e0ab7f7cbbdaecfb1e464f5610b5d86
                           .group:00000000 wm4.QS_macro.h.19.3d2533714681986d2ad8c517737c4640
                           .group:00000000 wm4.QS_CANmsgList.h.18.4820ab5d82fa43f9421f4e5eb46c19bc
                           .group:00000000 wm4.QS_outputlog.h.12.c4345486982132d59ec2c51f5e320631
                           .group:00000000 wm4.stm32f4xx_can.h.31.3bb56c6436c7a6e6af1611046e81f48c
                           .group:00000000 wm4.config_pin.h.12.92dbe1317fae649a069f2ce6e5ad725c
                           .group:00000000 wm4.config_pin.h.12.20ee5a96fdfc3c7ca3bc6056aaec7473

UNDEFINED SYMBOLS
CAN_DeInit
RCC_APB1PeriphClockCmd
PORTS_can_init
CAN_Init
CAN_FilterInit
CAN_ITConfig
NVIC_Init
CAN_Transmit
CAN_GetFlagStatus
CAN_Receive
CAN_ClearITPendingBit
OUTPUTLOG_printf
CAN_ClearFlag
CAN_GetLastErrorCode
CAN_GetReceiveErrorCounter
CAN_GetLSBTransmitErrorCounter
