{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1684112901655 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1684112901656 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 14 22:08:21 2023 " "Processing started: Sun May 14 22:08:21 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1684112901656 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684112901656 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TP2 -c TP2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off TP2 -c TP2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684112901656 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1684112902007 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1684112902007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prog_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file prog_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 Prog_mem " "Found entity 1: Prog_mem" {  } { { "Prog_mem.v" "" { Text "E:/Windows/ITBA/Electronica V/Projects/TP2/Prog_mem.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684112910895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684112910895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tp2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file tp2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TP2 " "Found entity 1: TP2" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684112910896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684112910896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifu.v 1 1 " "Found 1 design units, including 1 entities, in source file ifu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ifu " "Found entity 1: ifu" {  } { { "ifu.v" "" { Text "E:/Windows/ITBA/Electronica V/Projects/TP2/ifu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684112910898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684112910898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decoder.v" "" { Text "E:/Windows/ITBA/Electronica V/Projects/TP2/decoder.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684112910899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684112910899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "E:/Windows/ITBA/Electronica V/Projects/TP2/alu.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684112910901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684112910901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "latch32.v 1 1 " "Found 1 design units, including 1 entities, in source file latch32.v" { { "Info" "ISGN_ENTITY_NAME" "1 latch32 " "Found entity 1: latch32" {  } { { "latch32.v" "" { Text "E:/Windows/ITBA/Electronica V/Projects/TP2/latch32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684112910902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684112910902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_bank.v 1 1 " "Found 1 design units, including 1 entities, in source file reg_bank.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_bank " "Found entity 1: reg_bank" {  } { { "reg_bank.v" "" { Text "E:/Windows/ITBA/Electronica V/Projects/TP2/reg_bank.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684112910903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684112910903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "latchdec.v 1 1 " "Found 1 design units, including 1 entities, in source file latchdec.v" { { "Info" "ISGN_ENTITY_NAME" "1 latchDec " "Found entity 1: latchDec" {  } { { "latchDec.v" "" { Text "E:/Windows/ITBA/Electronica V/Projects/TP2/latchDec.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684112910904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684112910904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "latchaluin.v 1 1 " "Found 1 design units, including 1 entities, in source file latchaluin.v" { { "Info" "ISGN_ENTITY_NAME" "1 latchAluIn " "Found entity 1: latchAluIn" {  } { { "latchAluIn.v" "" { Text "E:/Windows/ITBA/Electronica V/Projects/TP2/latchAluIn.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684112910905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684112910905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "latch5.v 1 1 " "Found 1 design units, including 1 entities, in source file latch5.v" { { "Info" "ISGN_ENTITY_NAME" "1 latch5 " "Found entity 1: latch5" {  } { { "latch5.v" "" { Text "E:/Windows/ITBA/Electronica V/Projects/TP2/latch5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684112910906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684112910906 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TP2 " "Elaborating entity \"TP2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1684112910942 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "latchDec LATCH_DEC " "Block or symbol \"latchDec\" of instance \"LATCH_DEC\" overlaps another block or symbol" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 128 1128 1328 304 "LATCH_DEC" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1684112910943 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "latch32 LATCH_busA " "Block or symbol \"latch32\" of instance \"LATCH_busA\" overlaps another block or symbol" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 320 960 1128 432 "LATCH_busA" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1684112910943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "latch32 latch32:LATCH_busA " "Elaborating entity \"latch32\" for hierarchy \"latch32:LATCH_busA\"" {  } { { "TP2.bdf" "LATCH_busA" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 320 960 1128 432 "LATCH_busA" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684112910944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_bank reg_bank:REG_BANK " "Elaborating entity \"reg_bank\" for hierarchy \"reg_bank:REG_BANK\"" {  } { { "TP2.bdf" "REG_BANK" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 408 680 872 584 "REG_BANK" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684112910945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:ALU " "Elaborating entity \"alu\" for hierarchy \"alu:ALU\"" {  } { { "TP2.bdf" "ALU" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 528 1192 1376 672 "ALU" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684112910951 ""}
{ "Warning" "WVRFX_L2_VERI_CASE_COND_XZ" "alu.v(31) " "Verilog HDL Case Statement warning at alu.v(31): case item expression never matches the case expression because it contains an 'x' or 'z' value" {  } { { "alu.v" "" { Text "E:/Windows/ITBA/Electronica V/Projects/TP2/alu.v" 31 0 0 } }  } 0 10059 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression because it contains an 'x' or 'z' value" 0 0 "Analysis & Synthesis" 0 -1 1684112910952 "|TP2|alu:ALU"}
{ "Warning" "WVRFX_L2_VERI_CASE_COND_XZ" "alu.v(32) " "Verilog HDL Case Statement warning at alu.v(32): case item expression never matches the case expression because it contains an 'x' or 'z' value" {  } { { "alu.v" "" { Text "E:/Windows/ITBA/Electronica V/Projects/TP2/alu.v" 32 0 0 } }  } 0 10059 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression because it contains an 'x' or 'z' value" 0 0 "Analysis & Synthesis" 0 -1 1684112910952 "|TP2|alu:ALU"}
{ "Warning" "WVRFX_L2_VERI_CASE_COND_XZ" "alu.v(46) " "Verilog HDL Case Statement warning at alu.v(46): case item expression never matches the case expression because it contains an 'x' or 'z' value" {  } { { "alu.v" "" { Text "E:/Windows/ITBA/Electronica V/Projects/TP2/alu.v" 46 0 0 } }  } 0 10059 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression because it contains an 'x' or 'z' value" 0 0 "Analysis & Synthesis" 0 -1 1684112910953 "|TP2|alu:ALU"}
{ "Warning" "WVRFX_L2_VERI_CASE_COND_XZ" "alu.v(47) " "Verilog HDL Case Statement warning at alu.v(47): case item expression never matches the case expression because it contains an 'x' or 'z' value" {  } { { "alu.v" "" { Text "E:/Windows/ITBA/Electronica V/Projects/TP2/alu.v" 47 0 0 } }  } 0 10059 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression because it contains an 'x' or 'z' value" 0 0 "Analysis & Synthesis" 0 -1 1684112910953 "|TP2|alu:ALU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "latchAluIn latchAluIn:LATCH_aluIn " "Elaborating entity \"latchAluIn\" for hierarchy \"latchAluIn:LATCH_aluIn\"" {  } { { "TP2.bdf" "LATCH_aluIn" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 544 1400 1600 688 "LATCH_aluIn" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684112910971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "latchDec latchDec:LATCH_DEC " "Elaborating entity \"latchDec\" for hierarchy \"latchDec:LATCH_DEC\"" {  } { { "TP2.bdf" "LATCH_DEC" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 128 1128 1328 304 "LATCH_DEC" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684112910975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder decoder:DECODER " "Elaborating entity \"decoder\" for hierarchy \"decoder:DECODER\"" {  } { { "TP2.bdf" "DECODER" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 160 864 1072 304 "DECODER" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684112910978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ifu ifu:IFU " "Elaborating entity \"ifu\" for hierarchy \"ifu:IFU\"" {  } { { "TP2.bdf" "IFU" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 136 336 528 280 "IFU" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684112910980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Prog_mem Prog_mem:ROM " "Elaborating entity \"Prog_mem\" for hierarchy \"Prog_mem:ROM\"" {  } { { "TP2.bdf" "ROM" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 160 32 248 288 "ROM" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684112910987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Prog_mem:ROM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Prog_mem:ROM\|altsyncram:altsyncram_component\"" {  } { { "Prog_mem.v" "altsyncram_component" { Text "E:/Windows/ITBA/Electronica V/Projects/TP2/Prog_mem.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684112911022 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Prog_mem:ROM\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Prog_mem:ROM\|altsyncram:altsyncram_component\"" {  } { { "Prog_mem.v" "" { Text "E:/Windows/ITBA/Electronica V/Projects/TP2/Prog_mem.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684112911024 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Prog_mem:ROM\|altsyncram:altsyncram_component " "Instantiated megafunction \"Prog_mem:ROM\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684112911024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684112911024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684112911024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file prog_mem.mif " "Parameter \"init_file\" = \"prog_mem.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684112911024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684112911024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684112911024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684112911024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684112911024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684112911024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684112911024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684112911024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684112911024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684112911024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684112911024 ""}  } { { "Prog_mem.v" "" { Text "E:/Windows/ITBA/Electronica V/Projects/TP2/Prog_mem.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1684112911024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4j91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4j91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4j91 " "Found entity 1: altsyncram_4j91" {  } { { "db/altsyncram_4j91.tdf" "" { Text "E:/Windows/ITBA/Electronica V/Projects/TP2/db/altsyncram_4j91.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684112911092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684112911092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4j91 Prog_mem:ROM\|altsyncram:altsyncram_component\|altsyncram_4j91:auto_generated " "Elaborating entity \"altsyncram_4j91\" for hierarchy \"Prog_mem:ROM\|altsyncram:altsyncram_component\|altsyncram_4j91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/windows/programfiles/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684112911092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "latch5 latch5:LATCH_rd22 " "Elaborating entity \"latch5\" for hierarchy \"latch5:LATCH_rd22\"" {  } { { "TP2.bdf" "LATCH_rd22" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 472 336 496 584 "LATCH_rd22" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684112911096 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "reg_bank:REG_BANK\|banco_rtl_0 " "Inferred dual-clock RAM node \"reg_bank:REG_BANK\|banco_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1684112911607 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "reg_bank:REG_BANK\|banco_rtl_1 " "Inferred dual-clock RAM node \"reg_bank:REG_BANK\|banco_rtl_1\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1684112911607 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "reg_bank:REG_BANK\|banco_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"reg_bank:REG_BANK\|banco_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684112911886 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684112911886 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684112911886 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684112911886 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684112911886 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684112911886 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684112911886 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684112911886 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684112911886 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684112911886 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684112911886 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684112911886 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684112911886 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684112911886 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1684112911886 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "reg_bank:REG_BANK\|banco_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"reg_bank:REG_BANK\|banco_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684112911886 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684112911886 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684112911886 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684112911886 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684112911886 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684112911886 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684112911886 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684112911886 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684112911886 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684112911886 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684112911886 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684112911886 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684112911886 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684112911886 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1684112911886 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1684112911886 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "reg_bank:REG_BANK\|altsyncram:banco_rtl_0 " "Elaborated megafunction instantiation \"reg_bank:REG_BANK\|altsyncram:banco_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684112911911 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "reg_bank:REG_BANK\|altsyncram:banco_rtl_0 " "Instantiated megafunction \"reg_bank:REG_BANK\|altsyncram:banco_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684112911911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684112911911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684112911911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684112911911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684112911911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684112911911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684112911911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684112911911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684112911911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684112911911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684112911911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684112911911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684112911911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684112911911 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1684112911911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kvc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kvc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kvc1 " "Found entity 1: altsyncram_kvc1" {  } { { "db/altsyncram_kvc1.tdf" "" { Text "E:/Windows/ITBA/Electronica V/Projects/TP2/db/altsyncram_kvc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684112911956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684112911956 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "imm\[31\] GND " "Pin \"imm\[31\]\" is stuck at GND" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 696 1416 1592 712 "imm\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684112913547 "|TP2|imm[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "imm\[30\] GND " "Pin \"imm\[30\]\" is stuck at GND" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 696 1416 1592 712 "imm\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684112913547 "|TP2|imm[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "imm\[29\] GND " "Pin \"imm\[29\]\" is stuck at GND" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 696 1416 1592 712 "imm\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684112913547 "|TP2|imm[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "imm\[28\] GND " "Pin \"imm\[28\]\" is stuck at GND" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 696 1416 1592 712 "imm\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684112913547 "|TP2|imm[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "imm\[27\] GND " "Pin \"imm\[27\]\" is stuck at GND" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 696 1416 1592 712 "imm\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684112913547 "|TP2|imm[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "imm\[26\] GND " "Pin \"imm\[26\]\" is stuck at GND" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 696 1416 1592 712 "imm\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684112913547 "|TP2|imm[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "imm\[25\] GND " "Pin \"imm\[25\]\" is stuck at GND" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 696 1416 1592 712 "imm\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684112913547 "|TP2|imm[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "imm\[24\] GND " "Pin \"imm\[24\]\" is stuck at GND" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 696 1416 1592 712 "imm\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684112913547 "|TP2|imm[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "imm\[23\] GND " "Pin \"imm\[23\]\" is stuck at GND" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 696 1416 1592 712 "imm\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684112913547 "|TP2|imm[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "imm\[22\] GND " "Pin \"imm\[22\]\" is stuck at GND" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 696 1416 1592 712 "imm\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684112913547 "|TP2|imm[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "imm\[21\] GND " "Pin \"imm\[21\]\" is stuck at GND" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 696 1416 1592 712 "imm\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684112913547 "|TP2|imm[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "imm\[20\] GND " "Pin \"imm\[20\]\" is stuck at GND" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 696 1416 1592 712 "imm\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684112913547 "|TP2|imm[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sel_Out\[5\] GND " "Pin \"sel_Out\[5\]\" is stuck at GND" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 312 1088 1265 328 "sel_Out\[5..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684112913547 "|TP2|sel_Out[5]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1684112913547 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1684112913660 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "20 " "20 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1684112915968 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1684112916218 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684112916218 ""}
{ "Info" "ICUT_CUT_NUMBER_VIRTUAL_IO" "140 " "Design contains 140 virtual pins; timing numbers associated with paths containing virtual pins are estimates" { { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Alu_BusA\[31\] " "Pin \"Alu_BusA\[31\]\" is virtual output pin" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 456 1288 1485 472 "Alu_BusA" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1684112916290 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Alu_BusA\[30\] " "Pin \"Alu_BusA\[30\]\" is virtual output pin" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 456 1288 1485 472 "Alu_BusA" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1684112916290 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Alu_BusA\[29\] " "Pin \"Alu_BusA\[29\]\" is virtual output pin" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 456 1288 1485 472 "Alu_BusA" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1684112916290 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Alu_BusA\[28\] " "Pin \"Alu_BusA\[28\]\" is virtual output pin" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 456 1288 1485 472 "Alu_BusA" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1684112916290 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Alu_BusA\[27\] " "Pin \"Alu_BusA\[27\]\" is virtual output pin" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 456 1288 1485 472 "Alu_BusA" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1684112916290 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Alu_BusA\[26\] " "Pin \"Alu_BusA\[26\]\" is virtual output pin" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 456 1288 1485 472 "Alu_BusA" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1684112916290 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Alu_BusA\[25\] " "Pin \"Alu_BusA\[25\]\" is virtual output pin" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 456 1288 1485 472 "Alu_BusA" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1684112916290 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Alu_BusA\[24\] " "Pin \"Alu_BusA\[24\]\" is virtual output pin" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 456 1288 1485 472 "Alu_BusA" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1684112916290 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Alu_BusA\[23\] " "Pin \"Alu_BusA\[23\]\" is virtual output pin" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 456 1288 1485 472 "Alu_BusA" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1684112916290 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Alu_BusA\[22\] " "Pin \"Alu_BusA\[22\]\" is virtual output pin" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 456 1288 1485 472 "Alu_BusA" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1684112916290 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Alu_BusA\[21\] " "Pin \"Alu_BusA\[21\]\" is virtual output pin" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 456 1288 1485 472 "Alu_BusA" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1684112916290 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Alu_BusA\[20\] " "Pin \"Alu_BusA\[20\]\" is virtual output pin" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 456 1288 1485 472 "Alu_BusA" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1684112916290 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Alu_BusA\[19\] " "Pin \"Alu_BusA\[19\]\" is virtual output pin" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 456 1288 1485 472 "Alu_BusA" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1684112916290 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Alu_BusA\[18\] " "Pin \"Alu_BusA\[18\]\" is virtual output pin" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 456 1288 1485 472 "Alu_BusA" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1684112916290 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Alu_BusA\[17\] " "Pin \"Alu_BusA\[17\]\" is virtual output pin" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 456 1288 1485 472 "Alu_BusA" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1684112916290 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Alu_BusA\[16\] " "Pin \"Alu_BusA\[16\]\" is virtual output pin" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 456 1288 1485 472 "Alu_BusA" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1684112916290 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Alu_BusA\[15\] " "Pin \"Alu_BusA\[15\]\" is virtual output pin" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 456 1288 1485 472 "Alu_BusA" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1684112916290 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Alu_BusA\[14\] " "Pin \"Alu_BusA\[14\]\" is virtual output pin" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 456 1288 1485 472 "Alu_BusA" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1684112916290 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Alu_BusA\[13\] " "Pin \"Alu_BusA\[13\]\" is virtual output pin" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 456 1288 1485 472 "Alu_BusA" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1684112916290 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Alu_BusA\[12\] " "Pin \"Alu_BusA\[12\]\" is virtual output pin" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 456 1288 1485 472 "Alu_BusA" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1684112916290 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Alu_BusA\[11\] " "Pin \"Alu_BusA\[11\]\" is virtual output pin" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 456 1288 1485 472 "Alu_BusA" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1684112916290 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Alu_BusA\[10\] " "Pin \"Alu_BusA\[10\]\" is virtual output pin" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 456 1288 1485 472 "Alu_BusA" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1684112916290 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Alu_BusA\[9\] " "Pin \"Alu_BusA\[9\]\" is virtual output pin" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 456 1288 1485 472 "Alu_BusA" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1684112916290 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Alu_BusA\[8\] " "Pin \"Alu_BusA\[8\]\" is virtual output pin" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 456 1288 1485 472 "Alu_BusA" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1684112916290 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Alu_BusA\[7\] " "Pin \"Alu_BusA\[7\]\" is virtual output pin" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 456 1288 1485 472 "Alu_BusA" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1684112916290 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Alu_BusA\[6\] " "Pin \"Alu_BusA\[6\]\" is virtual output pin" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 456 1288 1485 472 "Alu_BusA" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1684112916290 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Alu_BusA\[5\] " "Pin \"Alu_BusA\[5\]\" is virtual output pin" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 456 1288 1485 472 "Alu_BusA" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1684112916290 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Alu_BusA\[4\] " "Pin \"Alu_BusA\[4\]\" is virtual output pin" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 456 1288 1485 472 "Alu_BusA" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1684112916290 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Alu_BusA\[3\] " "Pin \"Alu_BusA\[3\]\" is virtual output pin" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 456 1288 1485 472 "Alu_BusA" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1684112916290 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Alu_BusA\[2\] " "Pin \"Alu_BusA\[2\]\" is virtual output pin" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 456 1288 1485 472 "Alu_BusA" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1684112916290 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Alu_BusA\[1\] " "Pin \"Alu_BusA\[1\]\" is virtual output pin" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 456 1288 1485 472 "Alu_BusA" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1684112916290 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Alu_BusA\[0\] " "Pin \"Alu_BusA\[0\]\" is virtual output pin" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 456 1288 1485 472 "Alu_BusA" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1684112916290 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "PC\[11\] " "Pin \"PC\[11\]\" is virtual output pin" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 104 8 184 120 "PC" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1684112916290 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "PC\[10\] " "Pin \"PC\[10\]\" is virtual output pin" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 104 8 184 120 "PC" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1684112916290 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "PC\[9\] " "Pin \"PC\[9\]\" is virtual output pin" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 104 8 184 120 "PC" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1684112916290 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "PC\[8\] " "Pin \"PC\[8\]\" is virtual output pin" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 104 8 184 120 "PC" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1684112916290 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "PC\[7\] " "Pin \"PC\[7\]\" is virtual output pin" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 104 8 184 120 "PC" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1684112916290 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "PC\[6\] " "Pin \"PC\[6\]\" is virtual output pin" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 104 8 184 120 "PC" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1684112916290 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "PC\[5\] " "Pin \"PC\[5\]\" is virtual output pin" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 104 8 184 120 "PC" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1684112916290 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "PC\[4\] " "Pin \"PC\[4\]\" is virtual output pin" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 104 8 184 120 "PC" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1684112916290 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "PC\[3\] " "Pin \"PC\[3\]\" is virtual output pin" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 104 8 184 120 "PC" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1684112916290 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "PC\[2\] " "Pin \"PC\[2\]\" is virtual output pin" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 104 8 184 120 "PC" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1684112916290 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "PC\[1\] " "Pin \"PC\[1\]\" is virtual output pin" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 104 8 184 120 "PC" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1684112916290 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "PC\[0\] " "Pin \"PC\[0\]\" is virtual output pin" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 104 8 184 120 "PC" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1684112916290 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Alu_BusB\[31\] " "Pin \"Alu_BusB\[31\]\" is virtual output pin" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 480 1240 1438 496 "Alu_BusB" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1684112916290 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Alu_BusB\[30\] " "Pin \"Alu_BusB\[30\]\" is virtual output pin" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 480 1240 1438 496 "Alu_BusB" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1684112916290 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Alu_BusB\[29\] " "Pin \"Alu_BusB\[29\]\" is virtual output pin" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 480 1240 1438 496 "Alu_BusB" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1684112916290 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Alu_BusB\[28\] " "Pin \"Alu_BusB\[28\]\" is virtual output pin" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 480 1240 1438 496 "Alu_BusB" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1684112916290 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Alu_BusB\[27\] " "Pin \"Alu_BusB\[27\]\" is virtual output pin" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 480 1240 1438 496 "Alu_BusB" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1684112916290 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Alu_BusB\[26\] " "Pin \"Alu_BusB\[26\]\" is virtual output pin" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 480 1240 1438 496 "Alu_BusB" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1684112916290 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Alu_BusB\[25\] " "Pin \"Alu_BusB\[25\]\" is virtual output pin" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 480 1240 1438 496 "Alu_BusB" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1684112916290 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Alu_BusB\[24\] " "Pin \"Alu_BusB\[24\]\" is virtual output pin" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 480 1240 1438 496 "Alu_BusB" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1684112916290 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Alu_BusB\[23\] " "Pin \"Alu_BusB\[23\]\" is virtual output pin" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 480 1240 1438 496 "Alu_BusB" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1684112916290 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Alu_BusB\[22\] " "Pin \"Alu_BusB\[22\]\" is virtual output pin" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 480 1240 1438 496 "Alu_BusB" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1684112916290 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Alu_BusB\[21\] " "Pin \"Alu_BusB\[21\]\" is virtual output pin" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 480 1240 1438 496 "Alu_BusB" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1684112916290 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Alu_BusB\[20\] " "Pin \"Alu_BusB\[20\]\" is virtual output pin" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 480 1240 1438 496 "Alu_BusB" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1684112916290 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Alu_BusB\[19\] " "Pin \"Alu_BusB\[19\]\" is virtual output pin" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 480 1240 1438 496 "Alu_BusB" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1684112916290 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Alu_BusB\[18\] " "Pin \"Alu_BusB\[18\]\" is virtual output pin" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 480 1240 1438 496 "Alu_BusB" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1684112916290 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Alu_BusB\[17\] " "Pin \"Alu_BusB\[17\]\" is virtual output pin" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 480 1240 1438 496 "Alu_BusB" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1684112916290 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Alu_BusB\[16\] " "Pin \"Alu_BusB\[16\]\" is virtual output pin" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 480 1240 1438 496 "Alu_BusB" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1684112916290 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Alu_BusB\[15\] " "Pin \"Alu_BusB\[15\]\" is virtual output pin" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 480 1240 1438 496 "Alu_BusB" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1684112916290 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Alu_BusB\[14\] " "Pin \"Alu_BusB\[14\]\" is virtual output pin" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 480 1240 1438 496 "Alu_BusB" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1684112916290 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Alu_BusB\[13\] " "Pin \"Alu_BusB\[13\]\" is virtual output pin" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 480 1240 1438 496 "Alu_BusB" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1684112916290 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Alu_BusB\[12\] " "Pin \"Alu_BusB\[12\]\" is virtual output pin" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 480 1240 1438 496 "Alu_BusB" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1684112916290 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Alu_BusB\[11\] " "Pin \"Alu_BusB\[11\]\" is virtual output pin" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 480 1240 1438 496 "Alu_BusB" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1684112916290 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Alu_BusB\[10\] " "Pin \"Alu_BusB\[10\]\" is virtual output pin" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 480 1240 1438 496 "Alu_BusB" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1684112916290 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Alu_BusB\[9\] " "Pin \"Alu_BusB\[9\]\" is virtual output pin" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 480 1240 1438 496 "Alu_BusB" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1684112916290 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Alu_BusB\[8\] " "Pin \"Alu_BusB\[8\]\" is virtual output pin" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 480 1240 1438 496 "Alu_BusB" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1684112916290 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Alu_BusB\[7\] " "Pin \"Alu_BusB\[7\]\" is virtual output pin" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 480 1240 1438 496 "Alu_BusB" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1684112916290 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Alu_BusB\[6\] " "Pin \"Alu_BusB\[6\]\" is virtual output pin" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 480 1240 1438 496 "Alu_BusB" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1684112916290 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Alu_BusB\[5\] " "Pin \"Alu_BusB\[5\]\" is virtual output pin" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 480 1240 1438 496 "Alu_BusB" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1684112916290 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Alu_BusB\[4\] " "Pin \"Alu_BusB\[4\]\" is virtual output pin" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 480 1240 1438 496 "Alu_BusB" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1684112916290 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Alu_BusB\[3\] " "Pin \"Alu_BusB\[3\]\" is virtual output pin" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 480 1240 1438 496 "Alu_BusB" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1684112916290 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Alu_BusB\[2\] " "Pin \"Alu_BusB\[2\]\" is virtual output pin" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 480 1240 1438 496 "Alu_BusB" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1684112916290 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Alu_BusB\[1\] " "Pin \"Alu_BusB\[1\]\" is virtual output pin" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 480 1240 1438 496 "Alu_BusB" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1684112916290 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Alu_BusB\[0\] " "Pin \"Alu_BusB\[0\]\" is virtual output pin" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 480 1240 1438 496 "Alu_BusB" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1684112916290 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Alu_BusC\[31\] " "Pin \"Alu_BusC\[31\]\" is virtual output pin" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 672 608 807 688 "Alu_BusC" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1684112916290 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Alu_BusC\[30\] " "Pin \"Alu_BusC\[30\]\" is virtual output pin" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 672 608 807 688 "Alu_BusC" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1684112916290 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Alu_BusC\[29\] " "Pin \"Alu_BusC\[29\]\" is virtual output pin" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 672 608 807 688 "Alu_BusC" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1684112916290 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Alu_BusC\[28\] " "Pin \"Alu_BusC\[28\]\" is virtual output pin" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 672 608 807 688 "Alu_BusC" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1684112916290 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Alu_BusC\[27\] " "Pin \"Alu_BusC\[27\]\" is virtual output pin" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 672 608 807 688 "Alu_BusC" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1684112916290 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Alu_BusC\[26\] " "Pin \"Alu_BusC\[26\]\" is virtual output pin" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 672 608 807 688 "Alu_BusC" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1684112916290 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Alu_BusC\[25\] " "Pin \"Alu_BusC\[25\]\" is virtual output pin" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 672 608 807 688 "Alu_BusC" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1684112916290 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Alu_BusC\[24\] " "Pin \"Alu_BusC\[24\]\" is virtual output pin" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 672 608 807 688 "Alu_BusC" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1684112916290 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Alu_BusC\[23\] " "Pin \"Alu_BusC\[23\]\" is virtual output pin" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 672 608 807 688 "Alu_BusC" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1684112916290 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Alu_BusC\[22\] " "Pin \"Alu_BusC\[22\]\" is virtual output pin" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 672 608 807 688 "Alu_BusC" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1684112916290 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Alu_BusC\[21\] " "Pin \"Alu_BusC\[21\]\" is virtual output pin" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 672 608 807 688 "Alu_BusC" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1684112916290 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Alu_BusC\[20\] " "Pin \"Alu_BusC\[20\]\" is virtual output pin" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 672 608 807 688 "Alu_BusC" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1684112916290 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Alu_BusC\[19\] " "Pin \"Alu_BusC\[19\]\" is virtual output pin" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 672 608 807 688 "Alu_BusC" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1684112916290 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Alu_BusC\[18\] " "Pin \"Alu_BusC\[18\]\" is virtual output pin" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 672 608 807 688 "Alu_BusC" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1684112916290 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Alu_BusC\[17\] " "Pin \"Alu_BusC\[17\]\" is virtual output pin" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 672 608 807 688 "Alu_BusC" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1684112916290 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Alu_BusC\[16\] " "Pin \"Alu_BusC\[16\]\" is virtual output pin" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 672 608 807 688 "Alu_BusC" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1684112916290 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Alu_BusC\[15\] " "Pin \"Alu_BusC\[15\]\" is virtual output pin" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 672 608 807 688 "Alu_BusC" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1684112916290 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Alu_BusC\[14\] " "Pin \"Alu_BusC\[14\]\" is virtual output pin" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 672 608 807 688 "Alu_BusC" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1684112916290 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Alu_BusC\[13\] " "Pin \"Alu_BusC\[13\]\" is virtual output pin" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 672 608 807 688 "Alu_BusC" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1684112916290 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Alu_BusC\[12\] " "Pin \"Alu_BusC\[12\]\" is virtual output pin" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 672 608 807 688 "Alu_BusC" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1684112916290 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Alu_BusC\[11\] " "Pin \"Alu_BusC\[11\]\" is virtual output pin" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 672 608 807 688 "Alu_BusC" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1684112916290 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Alu_BusC\[10\] " "Pin \"Alu_BusC\[10\]\" is virtual output pin" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 672 608 807 688 "Alu_BusC" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1684112916290 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Alu_BusC\[9\] " "Pin \"Alu_BusC\[9\]\" is virtual output pin" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 672 608 807 688 "Alu_BusC" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1684112916290 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Alu_BusC\[8\] " "Pin \"Alu_BusC\[8\]\" is virtual output pin" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 672 608 807 688 "Alu_BusC" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1684112916290 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Alu_BusC\[7\] " "Pin \"Alu_BusC\[7\]\" is virtual output pin" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 672 608 807 688 "Alu_BusC" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1684112916290 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Alu_BusC\[6\] " "Pin \"Alu_BusC\[6\]\" is virtual output pin" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 672 608 807 688 "Alu_BusC" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1684112916290 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Alu_BusC\[5\] " "Pin \"Alu_BusC\[5\]\" is virtual output pin" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 672 608 807 688 "Alu_BusC" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1684112916290 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Alu_BusC\[4\] " "Pin \"Alu_BusC\[4\]\" is virtual output pin" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 672 608 807 688 "Alu_BusC" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1684112916290 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Alu_BusC\[3\] " "Pin \"Alu_BusC\[3\]\" is virtual output pin" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 672 608 807 688 "Alu_BusC" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1684112916290 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Alu_BusC\[2\] " "Pin \"Alu_BusC\[2\]\" is virtual output pin" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 672 608 807 688 "Alu_BusC" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1684112916290 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Alu_BusC\[1\] " "Pin \"Alu_BusC\[1\]\" is virtual output pin" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 672 608 807 688 "Alu_BusC" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1684112916290 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Alu_BusC\[0\] " "Pin \"Alu_BusC\[0\]\" is virtual output pin" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 672 608 807 688 "Alu_BusC" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1684112916290 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "instruction\[31\] " "Pin \"instruction\[31\]\" is virtual output pin" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 40 856 1058 56 "instruction" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1684112916290 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "instruction\[30\] " "Pin \"instruction\[30\]\" is virtual output pin" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 40 856 1058 56 "instruction" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1684112916290 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "instruction\[29\] " "Pin \"instruction\[29\]\" is virtual output pin" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 40 856 1058 56 "instruction" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1684112916290 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "instruction\[28\] " "Pin \"instruction\[28\]\" is virtual output pin" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 40 856 1058 56 "instruction" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1684112916290 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "instruction\[27\] " "Pin \"instruction\[27\]\" is virtual output pin" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 40 856 1058 56 "instruction" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1684112916290 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "instruction\[26\] " "Pin \"instruction\[26\]\" is virtual output pin" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 40 856 1058 56 "instruction" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1684112916290 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "instruction\[25\] " "Pin \"instruction\[25\]\" is virtual output pin" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 40 856 1058 56 "instruction" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1684112916290 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "instruction\[24\] " "Pin \"instruction\[24\]\" is virtual output pin" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 40 856 1058 56 "instruction" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1684112916290 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "instruction\[23\] " "Pin \"instruction\[23\]\" is virtual output pin" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 40 856 1058 56 "instruction" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1684112916290 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "instruction\[22\] " "Pin \"instruction\[22\]\" is virtual output pin" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 40 856 1058 56 "instruction" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1684112916290 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "instruction\[21\] " "Pin \"instruction\[21\]\" is virtual output pin" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 40 856 1058 56 "instruction" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1684112916290 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "instruction\[20\] " "Pin \"instruction\[20\]\" is virtual output pin" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 40 856 1058 56 "instruction" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1684112916290 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "instruction\[19\] " "Pin \"instruction\[19\]\" is virtual output pin" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 40 856 1058 56 "instruction" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1684112916290 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "instruction\[18\] " "Pin \"instruction\[18\]\" is virtual output pin" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 40 856 1058 56 "instruction" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1684112916290 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "instruction\[17\] " "Pin \"instruction\[17\]\" is virtual output pin" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 40 856 1058 56 "instruction" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1684112916290 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "instruction\[16\] " "Pin \"instruction\[16\]\" is virtual output pin" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 40 856 1058 56 "instruction" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1684112916290 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "instruction\[15\] " "Pin \"instruction\[15\]\" is virtual output pin" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 40 856 1058 56 "instruction" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1684112916290 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "instruction\[14\] " "Pin \"instruction\[14\]\" is virtual output pin" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 40 856 1058 56 "instruction" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1684112916290 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "instruction\[13\] " "Pin \"instruction\[13\]\" is virtual output pin" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 40 856 1058 56 "instruction" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1684112916290 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "instruction\[12\] " "Pin \"instruction\[12\]\" is virtual output pin" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 40 856 1058 56 "instruction" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1684112916290 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "instruction\[11\] " "Pin \"instruction\[11\]\" is virtual output pin" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 40 856 1058 56 "instruction" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1684112916290 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "instruction\[10\] " "Pin \"instruction\[10\]\" is virtual output pin" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 40 856 1058 56 "instruction" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1684112916290 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "instruction\[9\] " "Pin \"instruction\[9\]\" is virtual output pin" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 40 856 1058 56 "instruction" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1684112916290 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "instruction\[8\] " "Pin \"instruction\[8\]\" is virtual output pin" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 40 856 1058 56 "instruction" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1684112916290 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "instruction\[7\] " "Pin \"instruction\[7\]\" is virtual output pin" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 40 856 1058 56 "instruction" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1684112916290 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "instruction\[6\] " "Pin \"instruction\[6\]\" is virtual output pin" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 40 856 1058 56 "instruction" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1684112916290 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "instruction\[5\] " "Pin \"instruction\[5\]\" is virtual output pin" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 40 856 1058 56 "instruction" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1684112916290 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "instruction\[4\] " "Pin \"instruction\[4\]\" is virtual output pin" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 40 856 1058 56 "instruction" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1684112916290 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "instruction\[3\] " "Pin \"instruction\[3\]\" is virtual output pin" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 40 856 1058 56 "instruction" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1684112916290 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "instruction\[2\] " "Pin \"instruction\[2\]\" is virtual output pin" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 40 856 1058 56 "instruction" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1684112916290 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "instruction\[1\] " "Pin \"instruction\[1\]\" is virtual output pin" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 40 856 1058 56 "instruction" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1684112916290 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "instruction\[0\] " "Pin \"instruction\[0\]\" is virtual output pin" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 40 856 1058 56 "instruction" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1684112916290 ""}  } {  } 0 15717 "Design contains %1!d! virtual pins; timing numbers associated with paths containing virtual pins are estimates" 0 0 "Analysis & Synthesis" 0 -1 1684112916290 ""}
{ "Warning" "WCUT_CUT_IGNORE_WARNINGS" "36 " "Ignored 36 Virtual Pin logic option assignments" { { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "PC22 " "Ignored Virtual Pin assignment to \"PC22\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1684112916298 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "PC30 " "Ignored Virtual Pin assignment to \"PC30\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1684112916298 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "PC31 " "Ignored Virtual Pin assignment to \"PC31\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1684112916298 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "PC13 " "Ignored Virtual Pin assignment to \"PC13\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1684112916298 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "PC21 " "Ignored Virtual Pin assignment to \"PC21\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1684112916298 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "PC19 " "Ignored Virtual Pin assignment to \"PC19\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1684112916298 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "selB " "Ignored Virtual Pin assignment to \"selB\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1684112916298 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "decoder:DECODER " "Ignored Virtual Pin assignment to \"decoder:DECODER\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1684112916298 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "latch5:LATCH_rd1 " "Ignored Virtual Pin assignment to \"latch5:LATCH_rd1\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1684112916298 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "latchDec:LATCH_DEC " "Ignored Virtual Pin assignment to \"latchDec:LATCH_DEC\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1684112916298 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "PC20 " "Ignored Virtual Pin assignment to \"PC20\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1684112916298 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "PC17 " "Ignored Virtual Pin assignment to \"PC17\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1684112916298 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "PC26 " "Ignored Virtual Pin assignment to \"PC26\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1684112916298 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "PC27 " "Ignored Virtual Pin assignment to \"PC27\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1684112916298 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "PC29 " "Ignored Virtual Pin assignment to \"PC29\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1684112916298 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "PC18 " "Ignored Virtual Pin assignment to \"PC18\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1684112916298 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "selA " "Ignored Virtual Pin assignment to \"selA\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1684112916298 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "PC28 " "Ignored Virtual Pin assignment to \"PC28\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1684112916298 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "latch5:LATCH_rd22 " "Ignored Virtual Pin assignment to \"latch5:LATCH_rd22\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1684112916298 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "PC12 " "Ignored Virtual Pin assignment to \"PC12\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1684112916298 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "PC24 " "Ignored Virtual Pin assignment to \"PC24\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1684112916298 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "latchAluIn:LATCH_aluIn " "Ignored Virtual Pin assignment to \"latchAluIn:LATCH_aluIn\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1684112916298 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "reg_bank:REG_BANK " "Ignored Virtual Pin assignment to \"reg_bank:REG_BANK\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1684112916298 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "latch32:LATCH_busB " "Ignored Virtual Pin assignment to \"latch32:LATCH_busB\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1684112916298 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Prog_mem:ROM " "Ignored Virtual Pin assignment to \"Prog_mem:ROM\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1684112916298 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "PC14 " "Ignored Virtual Pin assignment to \"PC14\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1684112916298 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "alu:ALU " "Ignored Virtual Pin assignment to \"alu:ALU\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1684112916298 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "latch32:LATCH_busA " "Ignored Virtual Pin assignment to \"latch32:LATCH_busA\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1684112916298 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "PC15 " "Ignored Virtual Pin assignment to \"PC15\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1684112916298 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "PC25 " "Ignored Virtual Pin assignment to \"PC25\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1684112916298 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "PC23 " "Ignored Virtual Pin assignment to \"PC23\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1684112916298 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "selOut " "Ignored Virtual Pin assignment to \"selOut\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1684112916298 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "PC16 " "Ignored Virtual Pin assignment to \"PC16\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1684112916298 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "ifu:IFU " "Ignored Virtual Pin assignment to \"ifu:IFU\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1684112916298 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "latch32:LATCH_busC " "Ignored Virtual Pin assignment to \"latch32:LATCH_busC\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1684112916298 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "latch32:LATCH_IFU " "Ignored Virtual Pin assignment to \"latch32:LATCH_IFU\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1684112916298 ""}  } {  } 0 15752 "Ignored %1!d! Virtual Pin logic option assignments" 0 0 "Analysis & Synthesis" 0 -1 1684112916298 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1631 " "Implemented 1631 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1684112916360 ""} { "Info" "ICUT_CUT_TM_OPINS" "53 " "Implemented 53 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1684112916360 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1481 " "Implemented 1481 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1684112916360 ""} { "Info" "ICUT_CUT_TM_RAMS" "96 " "Implemented 96 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1684112916360 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1684112916360 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 60 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 60 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4806 " "Peak virtual memory: 4806 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1684112916394 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 14 22:08:36 2023 " "Processing ended: Sun May 14 22:08:36 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1684112916394 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1684112916394 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1684112916394 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1684112916394 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1684112917887 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1684112917888 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 14 22:08:37 2023 " "Processing started: Sun May 14 22:08:37 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1684112917888 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1684112917888 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off TP2 -c TP2 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off TP2 -c TP2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1684112917888 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1684112917981 ""}
{ "Info" "0" "" "Project  = TP2" {  } {  } 0 0 "Project  = TP2" 0 0 "Fitter" 0 0 1684112917982 ""}
{ "Info" "0" "" "Revision = TP2" {  } {  } 0 0 "Revision = TP2" 0 0 "Fitter" 0 0 1684112917982 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1684112918052 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1684112918052 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "TP2 EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"TP2\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1684112918068 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1684112918125 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1684112918125 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1684112918369 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1684112918374 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1684112918475 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1684112918475 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1684112918475 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1684112918475 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "e:/windows/programfiles/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/windows/programfiles/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "E:/Windows/ITBA/Electronica V/Projects/TP2/" { { 0 { 0 ""} 0 3622 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1684112918480 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "e:/windows/programfiles/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/windows/programfiles/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "E:/Windows/ITBA/Electronica V/Projects/TP2/" { { 0 { 0 ""} 0 3624 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1684112918480 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "e:/windows/programfiles/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/windows/programfiles/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "E:/Windows/ITBA/Electronica V/Projects/TP2/" { { 0 { 0 ""} 0 3626 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1684112918480 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "e:/windows/programfiles/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/windows/programfiles/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "E:/Windows/ITBA/Electronica V/Projects/TP2/" { { 0 { 0 ""} 0 3628 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1684112918480 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "e:/windows/programfiles/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/windows/programfiles/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "E:/Windows/ITBA/Electronica V/Projects/TP2/" { { 0 { 0 ""} 0 3630 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1684112918480 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1684112918480 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1684112918482 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1684112918537 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "54 54 " "No exact pin location assignment(s) for 54 pins of 54 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1684112918903 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "TP2.sdc " "Synopsys Design Constraints File file not found: 'TP2.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1684112919242 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1684112919242 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1684112919263 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1684112919264 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1684112919265 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1684112919456 ""}  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 40 24 200 56 "clk" "" } } } } { "temporary_test_loc" "" { Generic "E:/Windows/ITBA/Electronica V/Projects/TP2/" { { 0 { 0 ""} 0 3617 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1684112919456 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1684112919838 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1684112919839 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1684112919839 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1684112919841 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1684112919843 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1684112919845 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1684112919845 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1684112919846 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1684112919914 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "64 Block RAM " "Packed 64 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1684112919915 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1684112919915 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "53 unused 2.5V 0 53 0 " "Number of I/O pins in group: 53 (unused VREF, 2.5V VCCIO, 0 input, 53 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1684112919925 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1684112919925 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1684112919925 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 9 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  9 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1684112919926 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 16 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1684112919926 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 25 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  25 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1684112919926 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 20 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1684112919926 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 18 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  18 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1684112919926 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 12 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1684112919926 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 24 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1684112919926 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 24 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1684112919926 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1684112919926 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1684112919926 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1684112920033 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1684112920040 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1684112920954 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1684112921249 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1684112921275 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1684112927241 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:06 " "Fitter placement operations ending: elapsed time is 00:00:06" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1684112927241 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1684112927693 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "13 X21_Y11 X31_Y22 " "Router estimated peak interconnect usage is 13% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22" {  } { { "loc" "" { Generic "E:/Windows/ITBA/Electronica V/Projects/TP2/" { { 1 { 0 "Router estimated peak interconnect usage is 13% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22"} { { 12 { 0 ""} 21 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1684112929339 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1684112929339 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1684112932911 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1684112932911 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:04 " "Fitter routing operations ending: elapsed time is 00:00:04" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1684112932916 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.93 " "Total time spent on timing analysis during the Fitter is 0.93 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1684112933099 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1684112933120 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1684112933428 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1684112933429 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1684112933704 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1684112934239 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1684112934551 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/Windows/ITBA/Electronica V/Projects/TP2/output_files/TP2.fit.smsg " "Generated suppressed messages file E:/Windows/ITBA/Electronica V/Projects/TP2/output_files/TP2.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1684112934727 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5568 " "Peak virtual memory: 5568 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1684112935288 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 14 22:08:55 2023 " "Processing ended: Sun May 14 22:08:55 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1684112935288 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1684112935288 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1684112935288 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1684112935288 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1684112936512 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1684112936512 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 14 22:08:56 2023 " "Processing started: Sun May 14 22:08:56 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1684112936512 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1684112936512 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off TP2 -c TP2 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off TP2 -c TP2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1684112936512 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1684112936780 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1684112937434 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1684112937471 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4719 " "Peak virtual memory: 4719 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1684112937676 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 14 22:08:57 2023 " "Processing ended: Sun May 14 22:08:57 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1684112937676 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1684112937676 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1684112937676 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1684112937676 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1684112938436 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1684112939200 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1684112939201 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 14 22:08:58 2023 " "Processing started: Sun May 14 22:08:58 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1684112939201 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1684112939201 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta TP2 -c TP2 " "Command: quartus_sta TP2 -c TP2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1684112939201 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1684112939292 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1684112939451 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1684112939451 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1684112939506 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1684112939506 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "TP2.sdc " "Synopsys Design Constraints File file not found: 'TP2.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1684112939816 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1684112939817 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1684112939820 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1684112939820 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1684112939828 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1684112939828 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1684112939830 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1684112939840 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1684112939894 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1684112939894 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.246 " "Worst-case setup slack is -5.246" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684112939897 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684112939897 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.246            -484.652 clk  " "   -5.246            -484.652 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684112939897 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1684112939897 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.348 " "Worst-case hold slack is 0.348" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684112939924 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684112939924 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.348               0.000 clk  " "    0.348               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684112939924 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1684112939924 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1684112939929 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1684112939934 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684112939937 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684112939937 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -448.880 clk  " "   -3.000            -448.880 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684112939937 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1684112939937 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1684112939986 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1684112940023 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1684112940619 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1684112940751 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1684112940772 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1684112940772 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.641 " "Worst-case setup slack is -4.641" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684112940776 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684112940776 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.641            -409.089 clk  " "   -4.641            -409.089 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684112940776 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1684112940776 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.321 " "Worst-case hold slack is 0.321" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684112940788 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684112940788 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.321               0.000 clk  " "    0.321               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684112940788 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1684112940788 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1684112940795 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1684112940801 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684112940805 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684112940805 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -448.880 clk  " "   -3.000            -448.880 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684112940805 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1684112940805 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1684112940875 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1684112941009 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1684112941014 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1684112941014 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.580 " "Worst-case setup slack is -2.580" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684112941018 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684112941018 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.580            -153.781 clk  " "   -2.580            -153.781 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684112941018 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1684112941018 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.174 " "Worst-case hold slack is 0.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684112941027 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684112941027 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.174               0.000 clk  " "    0.174               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684112941027 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1684112941027 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1684112941034 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1684112941040 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684112941045 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684112941045 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -333.627 clk  " "   -3.000            -333.627 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684112941045 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1684112941045 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1684112941582 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1684112941585 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4815 " "Peak virtual memory: 4815 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1684112941687 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 14 22:09:01 2023 " "Processing ended: Sun May 14 22:09:01 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1684112941687 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1684112941687 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1684112941687 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1684112941687 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1684112942922 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1684112942923 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 14 22:09:02 2023 " "Processing started: Sun May 14 22:09:02 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1684112942923 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1684112942923 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off TP2 -c TP2 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off TP2 -c TP2" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1684112942923 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1684112943324 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "TP2.vo E:/Windows/ITBA/Electronica V/Projects/TP2/simulation/modelsim/ simulation " "Generated file TP2.vo in folder \"E:/Windows/ITBA/Electronica V/Projects/TP2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1684112943623 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4653 " "Peak virtual memory: 4653 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1684112943670 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 14 22:09:03 2023 " "Processing ended: Sun May 14 22:09:03 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1684112943670 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1684112943670 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1684112943670 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1684112943670 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 73 s " "Quartus Prime Full Compilation was successful. 0 errors, 73 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1684112944436 ""}
