

================================================================
== Vivado HLS Report for 'honeybee'
================================================================
* Date:           Wed Mar 25 00:23:50 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        HoneyBee-B
* Solution:       solution3
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 9.921 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      167|      865| 1.670 us | 8.650 us |  167|  865|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------+----------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                 |                      |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |             Instance            |        Module        |   min   |   max   |    min   |    max   | min | max |   Type  |
        +---------------------------------+----------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_segmentIntersectsGri_fu_133  |segmentIntersectsGri  |       75|      424| 0.750 us | 4.240 us |   75|  424|   none  |
        |grp_segmentIntersectsGri_fu_148  |segmentIntersectsGri  |       75|      424| 0.750 us | 4.240 us |   75|  424|   none  |
        |grp_segmentIntersectsGri_fu_163  |segmentIntersectsGri  |       75|      424| 0.750 us | 4.240 us |   75|  424|   none  |
        |grp_segmentIntersectsGri_fu_178  |segmentIntersectsGri  |       75|      424| 0.750 us | 4.240 us |   75|  424|   none  |
        +---------------------------------+----------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |      166|      864| 83 ~ 432 |          -|          -|     2|    no    |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    170|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|    136|   22692|  51482|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     74|    -|
|Register         |        -|      -|      61|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|    136|   22753|  51726|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|     61|      21|     97|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------+----------------------+---------+-------+------+-------+-----+
    |             Instance            |        Module        | BRAM_18K| DSP48E|  FF  |  LUT  | URAM|
    +---------------------------------+----------------------+---------+-------+------+-------+-----+
    |honeybee_sitofp_3hbi_U56         |honeybee_sitofp_3hbi  |        0|      0|   340|    554|    0|
    |grp_segmentIntersectsGri_fu_133  |segmentIntersectsGri  |        0|     34|  5588|  12732|    0|
    |grp_segmentIntersectsGri_fu_148  |segmentIntersectsGri  |        0|     34|  5588|  12732|    0|
    |grp_segmentIntersectsGri_fu_163  |segmentIntersectsGri  |        0|     34|  5588|  12732|    0|
    |grp_segmentIntersectsGri_fu_178  |segmentIntersectsGri  |        0|     34|  5588|  12732|    0|
    +---------------------------------+----------------------+---------+-------+------+-------+-----+
    |Total                            |                      |        0|    136| 22692|  51482|    0|
    +---------------------------------+----------------------+---------+-------+------+-------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+-------+---+----+------------+------------+
    |b_fu_213_p2                      |     +    |      0|  0|  13|           3|           4|
    |k_fu_207_p2                      |     +    |      0|  0|  10|           2|           1|
    |icmp_ln152_fu_201_p2             |   icmp   |      0|  0|   9|           2|           3|
    |ap_block_state9_on_subcall_done  |    or    |      0|  0|   2|           1|           1|
    |or_ln158_1_fu_341_p2             |    or    |      0|  0|   8|           8|           8|
    |or_ln158_2_fu_347_p2             |    or    |      0|  0|   8|           8|           8|
    |or_ln158_3_fu_353_p2             |    or    |      0|  0|   8|           8|           8|
    |or_ln158_fu_317_p2               |    or    |      0|  0|   5|           5|           5|
    |or_ln161_1_fu_251_p2             |    or    |      0|  0|   3|           3|           1|
    |or_ln161_2_fu_289_p2             |    or    |      0|  0|   3|           3|           2|
    |or_ln161_fu_223_p2               |    or    |      0|  0|   3|           3|           2|
    |select_ln158_1_fu_267_p3         |  select  |      0|  0|   8|           1|           8|
    |select_ln158_2_fu_281_p3         |  select  |      0|  0|   8|           1|           8|
    |select_ln158_3_fu_305_p3         |  select  |      0|  0|   8|           1|           8|
    |select_ln158_fu_243_p3           |  select  |      0|  0|   5|           1|           5|
    |shl_ln159_1_fu_261_p2            |    shl   |      0|  0|  19|           1|           8|
    |shl_ln159_2_fu_275_p2            |    shl   |      0|  0|  19|           1|           8|
    |shl_ln159_3_fu_299_p2            |    shl   |      0|  0|  19|           1|           8|
    |shl_ln159_fu_237_p2              |    shl   |      0|  0|  12|           1|           5|
    +---------------------------------+----------+-------+---+----+------------+------------+
    |Total                            |          |      0|  0| 170|          54|         101|
    +---------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm             |  47|         10|    1|         10|
    |b_0_reg_109           |   9|          2|    4|          8|
    |collisions_0_reg_121  |   9|          2|    8|         16|
    |k_0_reg_98            |   9|          2|    2|          4|
    +----------------------+----+-----------+-----+-----------+
    |Total                 |  74|         16|   15|         38|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------+----+----+-----+-----------+
    |                     Name                     | FF | LUT| Bits| Const Bits|
    +----------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                     |   9|   0|    9|          0|
    |b_0_reg_109                                   |   4|   0|    4|          0|
    |collisions_0_reg_121                          |   8|   0|    8|          0|
    |grid_z_reg_420                                |  32|   0|   32|          0|
    |grp_segmentIntersectsGri_fu_133_ap_start_reg  |   1|   0|    1|          0|
    |grp_segmentIntersectsGri_fu_148_ap_start_reg  |   1|   0|    1|          0|
    |grp_segmentIntersectsGri_fu_163_ap_start_reg  |   1|   0|    1|          0|
    |grp_segmentIntersectsGri_fu_178_ap_start_reg  |   1|   0|    1|          0|
    |k_0_reg_98                                    |   2|   0|    2|          0|
    |k_reg_415                                     |   2|   0|    2|          0|
    +----------------------------------------------+----+----+-----+-----------+
    |Total                                         |  61|   0|   61|          0|
    +----------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_hs |   honeybee   | return value |
|ap_rst     |  in |    1| ap_ctrl_hs |   honeybee   | return value |
|ap_start   |  in |    1| ap_ctrl_hs |   honeybee   | return value |
|ap_done    | out |    1| ap_ctrl_hs |   honeybee   | return value |
|ap_idle    | out |    1| ap_ctrl_hs |   honeybee   | return value |
|ap_ready   | out |    1| ap_ctrl_hs |   honeybee   | return value |
|ap_return  | out |    8| ap_ctrl_hs |   honeybee   | return value |
|edge_p1_x  |  in |   32|   ap_none  |   edge_p1_x  |    scalar    |
|edge_p1_y  |  in |   32|   ap_none  |   edge_p1_y  |    scalar    |
|edge_p1_z  |  in |   32|   ap_none  |   edge_p1_z  |    scalar    |
|edge_p2_x  |  in |   32|   ap_none  |   edge_p2_x  |    scalar    |
|edge_p2_y  |  in |   32|   ap_none  |   edge_p2_y  |    scalar    |
|edge_p2_z  |  in |   32|   ap_none  |   edge_p2_z  |    scalar    |
+-----------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float %edge_p1_x), !map !39"   --->   Operation 10 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float %edge_p1_y), !map !45"   --->   Operation 11 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float %edge_p1_z), !map !49"   --->   Operation 12 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float %edge_p2_x), !map !53"   --->   Operation 13 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float %edge_p2_y), !map !57"   --->   Operation 14 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float %edge_p2_z), !map !61"   --->   Operation 15 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8 0) nounwind, !map !65"   --->   Operation 16 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([9 x i8]* @honeybee_str) nounwind"   --->   Operation 17 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%edge_p2_z_read = call float @_ssdm_op_Read.ap_auto.float(float %edge_p2_z)" [src/honeybee.c:152]   --->   Operation 18 'read' 'edge_p2_z_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%edge_p2_y_read = call float @_ssdm_op_Read.ap_auto.float(float %edge_p2_y)" [src/honeybee.c:152]   --->   Operation 19 'read' 'edge_p2_y_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%edge_p2_x_read = call float @_ssdm_op_Read.ap_auto.float(float %edge_p2_x)" [src/honeybee.c:152]   --->   Operation 20 'read' 'edge_p2_x_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%edge_p1_z_read = call float @_ssdm_op_Read.ap_auto.float(float %edge_p1_z)" [src/honeybee.c:152]   --->   Operation 21 'read' 'edge_p1_z_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%edge_p1_y_read = call float @_ssdm_op_Read.ap_auto.float(float %edge_p1_y)" [src/honeybee.c:152]   --->   Operation 22 'read' 'edge_p1_y_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%edge_p1_x_read = call float @_ssdm_op_Read.ap_auto.float(float %edge_p1_x)" [src/honeybee.c:152]   --->   Operation 23 'read' 'edge_p1_x_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (1.76ns)   --->   "br label %1" [src/honeybee.c:152]   --->   Operation 24 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 6.41>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%k_0 = phi i2 [ 0, %0 ], [ %k, %_ifconv ]"   --->   Operation 25 'phi' 'k_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%b_0 = phi i4 [ 0, %0 ], [ %b, %_ifconv ]"   --->   Operation 26 'phi' 'b_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%collisions_0 = phi i8 [ 0, %0 ], [ %or_ln158_3, %_ifconv ]" [src/honeybee.c:158]   --->   Operation 27 'phi' 'collisions_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln152 = zext i2 %k_0 to i32" [src/honeybee.c:152]   --->   Operation 28 'zext' 'zext_ln152' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.95ns)   --->   "%icmp_ln152 = icmp eq i2 %k_0, -2" [src/honeybee.c:152]   --->   Operation 29 'icmp' 'icmp_ln152' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 30 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (1.56ns)   --->   "%k = add i2 %k_0, 1" [src/honeybee.c:152]   --->   Operation 31 'add' 'k' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "br i1 %icmp_ln152, label %2, label %_ifconv" [src/honeybee.c:152]   --->   Operation 32 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [6/6] (6.41ns)   --->   "%grid_z = sitofp i32 %zext_ln152 to float" [src/honeybee.c:157]   --->   Operation 33 'sitofp' 'grid_z' <Predicate = (!icmp_ln152)> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "ret i8 %collisions_0" [src/honeybee.c:165]   --->   Operation 34 'ret' <Predicate = (icmp_ln152)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.41>
ST_3 : Operation 35 [5/6] (6.41ns)   --->   "%grid_z = sitofp i32 %zext_ln152 to float" [src/honeybee.c:157]   --->   Operation 35 'sitofp' 'grid_z' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.41>
ST_4 : Operation 36 [4/6] (6.41ns)   --->   "%grid_z = sitofp i32 %zext_ln152 to float" [src/honeybee.c:157]   --->   Operation 36 'sitofp' 'grid_z' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.41>
ST_5 : Operation 37 [3/6] (6.41ns)   --->   "%grid_z = sitofp i32 %zext_ln152 to float" [src/honeybee.c:157]   --->   Operation 37 'sitofp' 'grid_z' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.41>
ST_6 : Operation 38 [2/6] (6.41ns)   --->   "%grid_z = sitofp i32 %zext_ln152 to float" [src/honeybee.c:157]   --->   Operation 38 'sitofp' 'grid_z' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.41>
ST_7 : Operation 39 [1/6] (6.41ns)   --->   "%grid_z = sitofp i32 %zext_ln152 to float" [src/honeybee.c:157]   --->   Operation 39 'sitofp' 'grid_z' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 8 <SV = 7> <Delay = 8.75>
ST_8 : Operation 40 [2/2] (8.75ns)   --->   "%tmp_s = call fastcc i1 @segmentIntersectsGri(float %edge_p1_x_read, float %edge_p1_y_read, float %edge_p1_z_read, float %edge_p2_x_read, float %edge_p2_y_read, float %edge_p2_z_read, float 0.000000e+00, float 0.000000e+00, float %grid_z)" [src/honeybee.c:158]   --->   Operation 40 'call' 'tmp_s' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 41 [2/2] (8.75ns)   --->   "%tmp_41_0_1 = call fastcc i1 @segmentIntersectsGri(float %edge_p1_x_read, float %edge_p1_y_read, float %edge_p1_z_read, float %edge_p2_x_read, float %edge_p2_y_read, float %edge_p2_z_read, float 1.000000e+00, float 0.000000e+00, float %grid_z)" [src/honeybee.c:158]   --->   Operation 41 'call' 'tmp_41_0_1' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 42 [2/2] (8.75ns)   --->   "%tmp_41_1 = call fastcc i1 @segmentIntersectsGri(float %edge_p1_x_read, float %edge_p1_y_read, float %edge_p1_z_read, float %edge_p2_x_read, float %edge_p2_y_read, float %edge_p2_z_read, float 0.000000e+00, float 1.000000e+00, float %grid_z)" [src/honeybee.c:158]   --->   Operation 42 'call' 'tmp_41_1' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 43 [2/2] (8.75ns)   --->   "%tmp_41_1_1 = call fastcc i1 @segmentIntersectsGri(float %edge_p1_x_read, float %edge_p1_y_read, float %edge_p1_z_read, float %edge_p2_x_read, float %edge_p2_y_read, float %edge_p2_z_read, float 1.000000e+00, float 1.000000e+00, float %grid_z)" [src/honeybee.c:158]   --->   Operation 43 'call' 'tmp_41_1_1' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 5.50>
ST_9 : Operation 44 [1/1] (1.73ns)   --->   "%b = add i4 4, %b_0" [src/honeybee.c:161]   --->   Operation 44 'add' 'b' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 45 [1/1] (0.00ns)   --->   "%trunc_ln152 = trunc i4 %b_0 to i3" [src/honeybee.c:152]   --->   Operation 45 'trunc' 'trunc_ln152' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node or_ln158_1)   --->   "%or_ln161 = or i3 %trunc_ln152, 2" [src/honeybee.c:161]   --->   Operation 46 'or' 'or_ln161' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node or_ln158_1)   --->   "%zext_ln161 = zext i3 %or_ln161 to i8" [src/honeybee.c:161]   --->   Operation 47 'zext' 'zext_ln161' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 48 [1/2] (0.97ns)   --->   "%tmp_s = call fastcc i1 @segmentIntersectsGri(float %edge_p1_x_read, float %edge_p1_y_read, float %edge_p1_z_read, float %edge_p2_x_read, float %edge_p2_y_read, float %edge_p2_z_read, float 0.000000e+00, float 0.000000e+00, float %grid_z)" [src/honeybee.c:158]   --->   Operation 48 'call' 'tmp_s' <Predicate = true> <Delay = 0.97> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node or_ln158_3)   --->   "%zext_ln152_1 = zext i4 %b_0 to i5" [src/honeybee.c:152]   --->   Operation 49 'zext' 'zext_ln152_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node or_ln158_3)   --->   "%shl_ln159 = shl i5 1, %zext_ln152_1" [src/honeybee.c:159]   --->   Operation 50 'shl' 'shl_ln159' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.66> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node or_ln158_3)   --->   "%select_ln158 = select i1 %tmp_s, i5 %shl_ln159, i5 0" [src/honeybee.c:158]   --->   Operation 51 'select' 'select_ln158' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node select_ln158_1)   --->   "%or_ln161_1 = or i3 %trunc_ln152, 1" [src/honeybee.c:161]   --->   Operation 52 'or' 'or_ln161_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node select_ln158_1)   --->   "%zext_ln161_1 = zext i3 %or_ln161_1 to i8" [src/honeybee.c:161]   --->   Operation 53 'zext' 'zext_ln161_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 54 [1/2] (0.97ns)   --->   "%tmp_41_0_1 = call fastcc i1 @segmentIntersectsGri(float %edge_p1_x_read, float %edge_p1_y_read, float %edge_p1_z_read, float %edge_p2_x_read, float %edge_p2_y_read, float %edge_p2_z_read, float 1.000000e+00, float 0.000000e+00, float %grid_z)" [src/honeybee.c:158]   --->   Operation 54 'call' 'tmp_41_0_1' <Predicate = true> <Delay = 0.97> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node select_ln158_1)   --->   "%shl_ln159_1 = shl i8 1, %zext_ln161_1" [src/honeybee.c:159]   --->   Operation 55 'shl' 'shl_ln159_1' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.66> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 56 [1/1] (2.12ns) (out node of the LUT)   --->   "%select_ln158_1 = select i1 %tmp_41_0_1, i8 %shl_ln159_1, i8 0" [src/honeybee.c:158]   --->   Operation 56 'select' 'select_ln158_1' <Predicate = true> <Delay = 2.12> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 57 [1/2] (0.97ns)   --->   "%tmp_41_1 = call fastcc i1 @segmentIntersectsGri(float %edge_p1_x_read, float %edge_p1_y_read, float %edge_p1_z_read, float %edge_p2_x_read, float %edge_p2_y_read, float %edge_p2_z_read, float 0.000000e+00, float 1.000000e+00, float %grid_z)" [src/honeybee.c:158]   --->   Operation 57 'call' 'tmp_41_1' <Predicate = true> <Delay = 0.97> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node or_ln158_1)   --->   "%shl_ln159_2 = shl i8 1, %zext_ln161" [src/honeybee.c:159]   --->   Operation 58 'shl' 'shl_ln159_2' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.66> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node or_ln158_1)   --->   "%select_ln158_2 = select i1 %tmp_41_1, i8 %shl_ln159_2, i8 0" [src/honeybee.c:158]   --->   Operation 59 'select' 'select_ln158_2' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node or_ln158_1)   --->   "%or_ln161_2 = or i3 %trunc_ln152, 3" [src/honeybee.c:161]   --->   Operation 60 'or' 'or_ln161_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node or_ln158_1)   --->   "%zext_ln161_2 = zext i3 %or_ln161_2 to i8" [src/honeybee.c:161]   --->   Operation 61 'zext' 'zext_ln161_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 62 [1/2] (0.97ns)   --->   "%tmp_41_1_1 = call fastcc i1 @segmentIntersectsGri(float %edge_p1_x_read, float %edge_p1_y_read, float %edge_p1_z_read, float %edge_p2_x_read, float %edge_p2_y_read, float %edge_p2_z_read, float 1.000000e+00, float 1.000000e+00, float %grid_z)" [src/honeybee.c:158]   --->   Operation 62 'call' 'tmp_41_1_1' <Predicate = true> <Delay = 0.97> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node or_ln158_1)   --->   "%shl_ln159_3 = shl i8 1, %zext_ln161_2" [src/honeybee.c:159]   --->   Operation 63 'shl' 'shl_ln159_3' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.66> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node or_ln158_1)   --->   "%select_ln158_3 = select i1 %tmp_41_1_1, i8 %shl_ln159_3, i8 0" [src/honeybee.c:158]   --->   Operation 64 'select' 'select_ln158_3' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node or_ln158_3)   --->   "%trunc_ln158 = trunc i8 %select_ln158_1 to i5" [src/honeybee.c:158]   --->   Operation 65 'trunc' 'trunc_ln158' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node or_ln158_3)   --->   "%or_ln158 = or i5 %trunc_ln158, %select_ln158" [src/honeybee.c:158]   --->   Operation 66 'or' 'or_ln158' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node or_ln158_3)   --->   "%tmp_62 = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %select_ln158_1, i32 5, i32 7)" [src/honeybee.c:158]   --->   Operation 67 'partselect' 'tmp_62' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node or_ln158_3)   --->   "%tmp = call i8 @_ssdm_op_BitConcatenate.i8.i3.i5(i3 %tmp_62, i5 %or_ln158)" [src/honeybee.c:158]   --->   Operation 68 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 69 [1/1] (2.12ns) (out node of the LUT)   --->   "%or_ln158_1 = or i8 %select_ln158_2, %select_ln158_3" [src/honeybee.c:158]   --->   Operation 69 'or' 'or_ln158_1' <Predicate = true> <Delay = 2.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node or_ln158_3)   --->   "%or_ln158_2 = or i8 %or_ln158_1, %tmp" [src/honeybee.c:158]   --->   Operation 70 'or' 'or_ln158_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 71 [1/1] (2.39ns) (out node of the LUT)   --->   "%or_ln158_3 = or i8 %collisions_0, %or_ln158_2" [src/honeybee.c:158]   --->   Operation 71 'or' 'or_ln158_3' <Predicate = true> <Delay = 2.39> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 72 [1/1] (0.00ns)   --->   "br label %1" [src/honeybee.c:152]   --->   Operation 72 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ edge_p1_x]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ edge_p1_y]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ edge_p1_z]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ edge_p2_x]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ edge_p2_y]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ edge_p2_z]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0   (specbitsmap      ) [ 0000000000]
specbitsmap_ln0   (specbitsmap      ) [ 0000000000]
specbitsmap_ln0   (specbitsmap      ) [ 0000000000]
specbitsmap_ln0   (specbitsmap      ) [ 0000000000]
specbitsmap_ln0   (specbitsmap      ) [ 0000000000]
specbitsmap_ln0   (specbitsmap      ) [ 0000000000]
specbitsmap_ln0   (specbitsmap      ) [ 0000000000]
spectopmodule_ln0 (spectopmodule    ) [ 0000000000]
edge_p2_z_read    (read             ) [ 0011111111]
edge_p2_y_read    (read             ) [ 0011111111]
edge_p2_x_read    (read             ) [ 0011111111]
edge_p1_z_read    (read             ) [ 0011111111]
edge_p1_y_read    (read             ) [ 0011111111]
edge_p1_x_read    (read             ) [ 0011111111]
br_ln152          (br               ) [ 0111111111]
k_0               (phi              ) [ 0010000000]
b_0               (phi              ) [ 0011111111]
collisions_0      (phi              ) [ 0011111111]
zext_ln152        (zext             ) [ 0001111100]
icmp_ln152        (icmp             ) [ 0011111111]
empty             (speclooptripcount) [ 0000000000]
k                 (add              ) [ 0111111111]
br_ln152          (br               ) [ 0000000000]
ret_ln165         (ret              ) [ 0000000000]
grid_z            (sitofp           ) [ 0000000011]
b                 (add              ) [ 0111111111]
trunc_ln152       (trunc            ) [ 0000000000]
or_ln161          (or               ) [ 0000000000]
zext_ln161        (zext             ) [ 0000000000]
tmp_s             (call             ) [ 0000000000]
zext_ln152_1      (zext             ) [ 0000000000]
shl_ln159         (shl              ) [ 0000000000]
select_ln158      (select           ) [ 0000000000]
or_ln161_1        (or               ) [ 0000000000]
zext_ln161_1      (zext             ) [ 0000000000]
tmp_41_0_1        (call             ) [ 0000000000]
shl_ln159_1       (shl              ) [ 0000000000]
select_ln158_1    (select           ) [ 0000000000]
tmp_41_1          (call             ) [ 0000000000]
shl_ln159_2       (shl              ) [ 0000000000]
select_ln158_2    (select           ) [ 0000000000]
or_ln161_2        (or               ) [ 0000000000]
zext_ln161_2      (zext             ) [ 0000000000]
tmp_41_1_1        (call             ) [ 0000000000]
shl_ln159_3       (shl              ) [ 0000000000]
select_ln158_3    (select           ) [ 0000000000]
trunc_ln158       (trunc            ) [ 0000000000]
or_ln158          (or               ) [ 0000000000]
tmp_62            (partselect       ) [ 0000000000]
tmp               (bitconcatenate   ) [ 0000000000]
or_ln158_1        (or               ) [ 0000000000]
or_ln158_2        (or               ) [ 0000000000]
or_ln158_3        (or               ) [ 0111111111]
br_ln152          (br               ) [ 0111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="edge_p1_x">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="edge_p1_x"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="edge_p1_y">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="edge_p1_y"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="edge_p1_z">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="edge_p1_z"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="edge_p2_x">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="edge_p2_x"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="edge_p2_y">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="edge_p2_y"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="edge_p2_z">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="edge_p2_z"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="honeybee_str"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="segmentIntersectsGri"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i8.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i3.i5"/></StgValue>
</bind>
</comp>

<comp id="62" class="1004" name="edge_p2_z_read_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="32" slack="0"/>
<pin id="64" dir="0" index="1" bw="32" slack="0"/>
<pin id="65" dir="1" index="2" bw="32" slack="7"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="edge_p2_z_read/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="edge_p2_y_read_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="32" slack="0"/>
<pin id="70" dir="0" index="1" bw="32" slack="0"/>
<pin id="71" dir="1" index="2" bw="32" slack="7"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="edge_p2_y_read/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="edge_p2_x_read_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="32" slack="0"/>
<pin id="76" dir="0" index="1" bw="32" slack="0"/>
<pin id="77" dir="1" index="2" bw="32" slack="7"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="edge_p2_x_read/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="edge_p1_z_read_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="32" slack="0"/>
<pin id="82" dir="0" index="1" bw="32" slack="0"/>
<pin id="83" dir="1" index="2" bw="32" slack="7"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="edge_p1_z_read/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="edge_p1_y_read_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="32" slack="0"/>
<pin id="88" dir="0" index="1" bw="32" slack="0"/>
<pin id="89" dir="1" index="2" bw="32" slack="7"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="edge_p1_y_read/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="edge_p1_x_read_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="32" slack="0"/>
<pin id="94" dir="0" index="1" bw="32" slack="0"/>
<pin id="95" dir="1" index="2" bw="32" slack="7"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="edge_p1_x_read/1 "/>
</bind>
</comp>

<comp id="98" class="1005" name="k_0_reg_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="2" slack="1"/>
<pin id="100" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="k_0 (phireg) "/>
</bind>
</comp>

<comp id="102" class="1004" name="k_0_phi_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="1"/>
<pin id="104" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="105" dir="0" index="2" bw="2" slack="0"/>
<pin id="106" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="107" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k_0/2 "/>
</bind>
</comp>

<comp id="109" class="1005" name="b_0_reg_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="4" slack="1"/>
<pin id="111" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="b_0 (phireg) "/>
</bind>
</comp>

<comp id="113" class="1004" name="b_0_phi_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="1" slack="1"/>
<pin id="115" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="116" dir="0" index="2" bw="4" slack="1"/>
<pin id="117" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="118" dir="1" index="4" bw="4" slack="7"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="b_0/2 "/>
</bind>
</comp>

<comp id="121" class="1005" name="collisions_0_reg_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="8" slack="1"/>
<pin id="123" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="collisions_0 (phireg) "/>
</bind>
</comp>

<comp id="125" class="1004" name="collisions_0_phi_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="1" slack="1"/>
<pin id="127" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="128" dir="0" index="2" bw="8" slack="1"/>
<pin id="129" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="130" dir="1" index="4" bw="8" slack="7"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="collisions_0/2 "/>
</bind>
</comp>

<comp id="133" class="1004" name="grp_segmentIntersectsGri_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="1" slack="0"/>
<pin id="135" dir="0" index="1" bw="32" slack="7"/>
<pin id="136" dir="0" index="2" bw="32" slack="7"/>
<pin id="137" dir="0" index="3" bw="32" slack="7"/>
<pin id="138" dir="0" index="4" bw="32" slack="7"/>
<pin id="139" dir="0" index="5" bw="32" slack="7"/>
<pin id="140" dir="0" index="6" bw="32" slack="7"/>
<pin id="141" dir="0" index="7" bw="32" slack="0"/>
<pin id="142" dir="0" index="8" bw="32" slack="0"/>
<pin id="143" dir="0" index="9" bw="32" slack="1"/>
<pin id="144" dir="1" index="10" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp_s/8 "/>
</bind>
</comp>

<comp id="148" class="1004" name="grp_segmentIntersectsGri_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="0"/>
<pin id="150" dir="0" index="1" bw="32" slack="7"/>
<pin id="151" dir="0" index="2" bw="32" slack="7"/>
<pin id="152" dir="0" index="3" bw="32" slack="7"/>
<pin id="153" dir="0" index="4" bw="32" slack="7"/>
<pin id="154" dir="0" index="5" bw="32" slack="7"/>
<pin id="155" dir="0" index="6" bw="32" slack="7"/>
<pin id="156" dir="0" index="7" bw="32" slack="0"/>
<pin id="157" dir="0" index="8" bw="32" slack="0"/>
<pin id="158" dir="0" index="9" bw="32" slack="1"/>
<pin id="159" dir="1" index="10" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp_41_0_1/8 "/>
</bind>
</comp>

<comp id="163" class="1004" name="grp_segmentIntersectsGri_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="1" slack="0"/>
<pin id="165" dir="0" index="1" bw="32" slack="7"/>
<pin id="166" dir="0" index="2" bw="32" slack="7"/>
<pin id="167" dir="0" index="3" bw="32" slack="7"/>
<pin id="168" dir="0" index="4" bw="32" slack="7"/>
<pin id="169" dir="0" index="5" bw="32" slack="7"/>
<pin id="170" dir="0" index="6" bw="32" slack="7"/>
<pin id="171" dir="0" index="7" bw="32" slack="0"/>
<pin id="172" dir="0" index="8" bw="32" slack="0"/>
<pin id="173" dir="0" index="9" bw="32" slack="1"/>
<pin id="174" dir="1" index="10" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp_41_1/8 "/>
</bind>
</comp>

<comp id="178" class="1004" name="grp_segmentIntersectsGri_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="0"/>
<pin id="180" dir="0" index="1" bw="32" slack="7"/>
<pin id="181" dir="0" index="2" bw="32" slack="7"/>
<pin id="182" dir="0" index="3" bw="32" slack="7"/>
<pin id="183" dir="0" index="4" bw="32" slack="7"/>
<pin id="184" dir="0" index="5" bw="32" slack="7"/>
<pin id="185" dir="0" index="6" bw="32" slack="7"/>
<pin id="186" dir="0" index="7" bw="32" slack="0"/>
<pin id="187" dir="0" index="8" bw="32" slack="0"/>
<pin id="188" dir="0" index="9" bw="32" slack="1"/>
<pin id="189" dir="1" index="10" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp_41_1_1/8 "/>
</bind>
</comp>

<comp id="193" class="1004" name="grp_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="2" slack="0"/>
<pin id="195" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sitofp(39) " fcode="sitofp"/>
<opset="grid_z/2 "/>
</bind>
</comp>

<comp id="196" class="1004" name="zext_ln152_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="2" slack="0"/>
<pin id="198" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln152/2 "/>
</bind>
</comp>

<comp id="201" class="1004" name="icmp_ln152_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="2" slack="0"/>
<pin id="203" dir="0" index="1" bw="2" slack="0"/>
<pin id="204" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln152/2 "/>
</bind>
</comp>

<comp id="207" class="1004" name="k_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="2" slack="0"/>
<pin id="209" dir="0" index="1" bw="1" slack="0"/>
<pin id="210" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k/2 "/>
</bind>
</comp>

<comp id="213" class="1004" name="b_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="4" slack="0"/>
<pin id="215" dir="0" index="1" bw="4" slack="7"/>
<pin id="216" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="b/9 "/>
</bind>
</comp>

<comp id="219" class="1004" name="trunc_ln152_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="4" slack="7"/>
<pin id="221" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln152/9 "/>
</bind>
</comp>

<comp id="223" class="1004" name="or_ln161_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="3" slack="0"/>
<pin id="225" dir="0" index="1" bw="3" slack="0"/>
<pin id="226" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln161/9 "/>
</bind>
</comp>

<comp id="229" class="1004" name="zext_ln161_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="3" slack="0"/>
<pin id="231" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln161/9 "/>
</bind>
</comp>

<comp id="233" class="1004" name="zext_ln152_1_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="4" slack="7"/>
<pin id="235" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln152_1/9 "/>
</bind>
</comp>

<comp id="237" class="1004" name="shl_ln159_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="1" slack="0"/>
<pin id="239" dir="0" index="1" bw="4" slack="0"/>
<pin id="240" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln159/9 "/>
</bind>
</comp>

<comp id="243" class="1004" name="select_ln158_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="1" slack="0"/>
<pin id="245" dir="0" index="1" bw="5" slack="0"/>
<pin id="246" dir="0" index="2" bw="5" slack="0"/>
<pin id="247" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln158/9 "/>
</bind>
</comp>

<comp id="251" class="1004" name="or_ln161_1_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="3" slack="0"/>
<pin id="253" dir="0" index="1" bw="3" slack="0"/>
<pin id="254" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln161_1/9 "/>
</bind>
</comp>

<comp id="257" class="1004" name="zext_ln161_1_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="3" slack="0"/>
<pin id="259" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln161_1/9 "/>
</bind>
</comp>

<comp id="261" class="1004" name="shl_ln159_1_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="1" slack="0"/>
<pin id="263" dir="0" index="1" bw="3" slack="0"/>
<pin id="264" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln159_1/9 "/>
</bind>
</comp>

<comp id="267" class="1004" name="select_ln158_1_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="1" slack="0"/>
<pin id="269" dir="0" index="1" bw="8" slack="0"/>
<pin id="270" dir="0" index="2" bw="8" slack="0"/>
<pin id="271" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln158_1/9 "/>
</bind>
</comp>

<comp id="275" class="1004" name="shl_ln159_2_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="1" slack="0"/>
<pin id="277" dir="0" index="1" bw="3" slack="0"/>
<pin id="278" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln159_2/9 "/>
</bind>
</comp>

<comp id="281" class="1004" name="select_ln158_2_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="1" slack="0"/>
<pin id="283" dir="0" index="1" bw="8" slack="0"/>
<pin id="284" dir="0" index="2" bw="8" slack="0"/>
<pin id="285" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln158_2/9 "/>
</bind>
</comp>

<comp id="289" class="1004" name="or_ln161_2_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="3" slack="0"/>
<pin id="291" dir="0" index="1" bw="3" slack="0"/>
<pin id="292" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln161_2/9 "/>
</bind>
</comp>

<comp id="295" class="1004" name="zext_ln161_2_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="3" slack="0"/>
<pin id="297" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln161_2/9 "/>
</bind>
</comp>

<comp id="299" class="1004" name="shl_ln159_3_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="1" slack="0"/>
<pin id="301" dir="0" index="1" bw="3" slack="0"/>
<pin id="302" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln159_3/9 "/>
</bind>
</comp>

<comp id="305" class="1004" name="select_ln158_3_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="1" slack="0"/>
<pin id="307" dir="0" index="1" bw="8" slack="0"/>
<pin id="308" dir="0" index="2" bw="8" slack="0"/>
<pin id="309" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln158_3/9 "/>
</bind>
</comp>

<comp id="313" class="1004" name="trunc_ln158_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="8" slack="0"/>
<pin id="315" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln158/9 "/>
</bind>
</comp>

<comp id="317" class="1004" name="or_ln158_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="5" slack="0"/>
<pin id="319" dir="0" index="1" bw="5" slack="0"/>
<pin id="320" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln158/9 "/>
</bind>
</comp>

<comp id="323" class="1004" name="tmp_62_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="3" slack="0"/>
<pin id="325" dir="0" index="1" bw="8" slack="0"/>
<pin id="326" dir="0" index="2" bw="4" slack="0"/>
<pin id="327" dir="0" index="3" bw="4" slack="0"/>
<pin id="328" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_62/9 "/>
</bind>
</comp>

<comp id="333" class="1004" name="tmp_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="8" slack="0"/>
<pin id="335" dir="0" index="1" bw="3" slack="0"/>
<pin id="336" dir="0" index="2" bw="5" slack="0"/>
<pin id="337" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/9 "/>
</bind>
</comp>

<comp id="341" class="1004" name="or_ln158_1_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="8" slack="0"/>
<pin id="343" dir="0" index="1" bw="8" slack="0"/>
<pin id="344" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln158_1/9 "/>
</bind>
</comp>

<comp id="347" class="1004" name="or_ln158_2_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="8" slack="0"/>
<pin id="349" dir="0" index="1" bw="8" slack="0"/>
<pin id="350" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln158_2/9 "/>
</bind>
</comp>

<comp id="353" class="1004" name="or_ln158_3_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="8" slack="7"/>
<pin id="355" dir="0" index="1" bw="8" slack="0"/>
<pin id="356" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln158_3/9 "/>
</bind>
</comp>

<comp id="359" class="1005" name="edge_p2_z_read_reg_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="32" slack="7"/>
<pin id="361" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="edge_p2_z_read "/>
</bind>
</comp>

<comp id="367" class="1005" name="edge_p2_y_read_reg_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="32" slack="7"/>
<pin id="369" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="edge_p2_y_read "/>
</bind>
</comp>

<comp id="375" class="1005" name="edge_p2_x_read_reg_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="32" slack="7"/>
<pin id="377" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="edge_p2_x_read "/>
</bind>
</comp>

<comp id="383" class="1005" name="edge_p1_z_read_reg_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="32" slack="7"/>
<pin id="385" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="edge_p1_z_read "/>
</bind>
</comp>

<comp id="391" class="1005" name="edge_p1_y_read_reg_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="32" slack="7"/>
<pin id="393" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="edge_p1_y_read "/>
</bind>
</comp>

<comp id="399" class="1005" name="edge_p1_x_read_reg_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="32" slack="7"/>
<pin id="401" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="edge_p1_x_read "/>
</bind>
</comp>

<comp id="407" class="1005" name="zext_ln152_reg_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="32" slack="1"/>
<pin id="409" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln152 "/>
</bind>
</comp>

<comp id="415" class="1005" name="k_reg_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="2" slack="0"/>
<pin id="417" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="420" class="1005" name="grid_z_reg_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="32" slack="1"/>
<pin id="422" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="grid_z "/>
</bind>
</comp>

<comp id="428" class="1005" name="b_reg_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="4" slack="1"/>
<pin id="430" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="b "/>
</bind>
</comp>

<comp id="433" class="1005" name="or_ln158_3_reg_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="8" slack="1"/>
<pin id="435" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="or_ln158_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="66"><net_src comp="20" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="10" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="72"><net_src comp="20" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="8" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="78"><net_src comp="20" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="6" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="84"><net_src comp="20" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="4" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="90"><net_src comp="20" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="2" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="96"><net_src comp="20" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="0" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="101"><net_src comp="22" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="108"><net_src comp="98" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="112"><net_src comp="24" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="119"><net_src comp="109" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="120"><net_src comp="113" pin="4"/><net_sink comp="109" pin=0"/></net>

<net id="124"><net_src comp="14" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="131"><net_src comp="121" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="132"><net_src comp="125" pin="4"/><net_sink comp="121" pin=0"/></net>

<net id="145"><net_src comp="34" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="146"><net_src comp="36" pin="0"/><net_sink comp="133" pin=7"/></net>

<net id="147"><net_src comp="36" pin="0"/><net_sink comp="133" pin=8"/></net>

<net id="160"><net_src comp="34" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="161"><net_src comp="38" pin="0"/><net_sink comp="148" pin=7"/></net>

<net id="162"><net_src comp="36" pin="0"/><net_sink comp="148" pin=8"/></net>

<net id="175"><net_src comp="34" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="176"><net_src comp="36" pin="0"/><net_sink comp="163" pin=7"/></net>

<net id="177"><net_src comp="38" pin="0"/><net_sink comp="163" pin=8"/></net>

<net id="190"><net_src comp="34" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="191"><net_src comp="38" pin="0"/><net_sink comp="178" pin=7"/></net>

<net id="192"><net_src comp="38" pin="0"/><net_sink comp="178" pin=8"/></net>

<net id="199"><net_src comp="102" pin="4"/><net_sink comp="196" pin=0"/></net>

<net id="200"><net_src comp="196" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="205"><net_src comp="102" pin="4"/><net_sink comp="201" pin=0"/></net>

<net id="206"><net_src comp="26" pin="0"/><net_sink comp="201" pin=1"/></net>

<net id="211"><net_src comp="102" pin="4"/><net_sink comp="207" pin=0"/></net>

<net id="212"><net_src comp="32" pin="0"/><net_sink comp="207" pin=1"/></net>

<net id="217"><net_src comp="40" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="218"><net_src comp="109" pin="1"/><net_sink comp="213" pin=1"/></net>

<net id="222"><net_src comp="109" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="227"><net_src comp="219" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="228"><net_src comp="42" pin="0"/><net_sink comp="223" pin=1"/></net>

<net id="232"><net_src comp="223" pin="2"/><net_sink comp="229" pin=0"/></net>

<net id="236"><net_src comp="109" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="241"><net_src comp="44" pin="0"/><net_sink comp="237" pin=0"/></net>

<net id="242"><net_src comp="233" pin="1"/><net_sink comp="237" pin=1"/></net>

<net id="248"><net_src comp="133" pin="10"/><net_sink comp="243" pin=0"/></net>

<net id="249"><net_src comp="237" pin="2"/><net_sink comp="243" pin=1"/></net>

<net id="250"><net_src comp="46" pin="0"/><net_sink comp="243" pin=2"/></net>

<net id="255"><net_src comp="219" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="256"><net_src comp="48" pin="0"/><net_sink comp="251" pin=1"/></net>

<net id="260"><net_src comp="251" pin="2"/><net_sink comp="257" pin=0"/></net>

<net id="265"><net_src comp="50" pin="0"/><net_sink comp="261" pin=0"/></net>

<net id="266"><net_src comp="257" pin="1"/><net_sink comp="261" pin=1"/></net>

<net id="272"><net_src comp="148" pin="10"/><net_sink comp="267" pin=0"/></net>

<net id="273"><net_src comp="261" pin="2"/><net_sink comp="267" pin=1"/></net>

<net id="274"><net_src comp="14" pin="0"/><net_sink comp="267" pin=2"/></net>

<net id="279"><net_src comp="50" pin="0"/><net_sink comp="275" pin=0"/></net>

<net id="280"><net_src comp="229" pin="1"/><net_sink comp="275" pin=1"/></net>

<net id="286"><net_src comp="163" pin="10"/><net_sink comp="281" pin=0"/></net>

<net id="287"><net_src comp="275" pin="2"/><net_sink comp="281" pin=1"/></net>

<net id="288"><net_src comp="14" pin="0"/><net_sink comp="281" pin=2"/></net>

<net id="293"><net_src comp="219" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="294"><net_src comp="52" pin="0"/><net_sink comp="289" pin=1"/></net>

<net id="298"><net_src comp="289" pin="2"/><net_sink comp="295" pin=0"/></net>

<net id="303"><net_src comp="50" pin="0"/><net_sink comp="299" pin=0"/></net>

<net id="304"><net_src comp="295" pin="1"/><net_sink comp="299" pin=1"/></net>

<net id="310"><net_src comp="178" pin="10"/><net_sink comp="305" pin=0"/></net>

<net id="311"><net_src comp="299" pin="2"/><net_sink comp="305" pin=1"/></net>

<net id="312"><net_src comp="14" pin="0"/><net_sink comp="305" pin=2"/></net>

<net id="316"><net_src comp="267" pin="3"/><net_sink comp="313" pin=0"/></net>

<net id="321"><net_src comp="313" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="322"><net_src comp="243" pin="3"/><net_sink comp="317" pin=1"/></net>

<net id="329"><net_src comp="54" pin="0"/><net_sink comp="323" pin=0"/></net>

<net id="330"><net_src comp="267" pin="3"/><net_sink comp="323" pin=1"/></net>

<net id="331"><net_src comp="56" pin="0"/><net_sink comp="323" pin=2"/></net>

<net id="332"><net_src comp="58" pin="0"/><net_sink comp="323" pin=3"/></net>

<net id="338"><net_src comp="60" pin="0"/><net_sink comp="333" pin=0"/></net>

<net id="339"><net_src comp="323" pin="4"/><net_sink comp="333" pin=1"/></net>

<net id="340"><net_src comp="317" pin="2"/><net_sink comp="333" pin=2"/></net>

<net id="345"><net_src comp="281" pin="3"/><net_sink comp="341" pin=0"/></net>

<net id="346"><net_src comp="305" pin="3"/><net_sink comp="341" pin=1"/></net>

<net id="351"><net_src comp="341" pin="2"/><net_sink comp="347" pin=0"/></net>

<net id="352"><net_src comp="333" pin="3"/><net_sink comp="347" pin=1"/></net>

<net id="357"><net_src comp="121" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="358"><net_src comp="347" pin="2"/><net_sink comp="353" pin=1"/></net>

<net id="362"><net_src comp="62" pin="2"/><net_sink comp="359" pin=0"/></net>

<net id="363"><net_src comp="359" pin="1"/><net_sink comp="133" pin=6"/></net>

<net id="364"><net_src comp="359" pin="1"/><net_sink comp="148" pin=6"/></net>

<net id="365"><net_src comp="359" pin="1"/><net_sink comp="163" pin=6"/></net>

<net id="366"><net_src comp="359" pin="1"/><net_sink comp="178" pin=6"/></net>

<net id="370"><net_src comp="68" pin="2"/><net_sink comp="367" pin=0"/></net>

<net id="371"><net_src comp="367" pin="1"/><net_sink comp="133" pin=5"/></net>

<net id="372"><net_src comp="367" pin="1"/><net_sink comp="148" pin=5"/></net>

<net id="373"><net_src comp="367" pin="1"/><net_sink comp="163" pin=5"/></net>

<net id="374"><net_src comp="367" pin="1"/><net_sink comp="178" pin=5"/></net>

<net id="378"><net_src comp="74" pin="2"/><net_sink comp="375" pin=0"/></net>

<net id="379"><net_src comp="375" pin="1"/><net_sink comp="133" pin=4"/></net>

<net id="380"><net_src comp="375" pin="1"/><net_sink comp="148" pin=4"/></net>

<net id="381"><net_src comp="375" pin="1"/><net_sink comp="163" pin=4"/></net>

<net id="382"><net_src comp="375" pin="1"/><net_sink comp="178" pin=4"/></net>

<net id="386"><net_src comp="80" pin="2"/><net_sink comp="383" pin=0"/></net>

<net id="387"><net_src comp="383" pin="1"/><net_sink comp="133" pin=3"/></net>

<net id="388"><net_src comp="383" pin="1"/><net_sink comp="148" pin=3"/></net>

<net id="389"><net_src comp="383" pin="1"/><net_sink comp="163" pin=3"/></net>

<net id="390"><net_src comp="383" pin="1"/><net_sink comp="178" pin=3"/></net>

<net id="394"><net_src comp="86" pin="2"/><net_sink comp="391" pin=0"/></net>

<net id="395"><net_src comp="391" pin="1"/><net_sink comp="133" pin=2"/></net>

<net id="396"><net_src comp="391" pin="1"/><net_sink comp="148" pin=2"/></net>

<net id="397"><net_src comp="391" pin="1"/><net_sink comp="163" pin=2"/></net>

<net id="398"><net_src comp="391" pin="1"/><net_sink comp="178" pin=2"/></net>

<net id="402"><net_src comp="92" pin="2"/><net_sink comp="399" pin=0"/></net>

<net id="403"><net_src comp="399" pin="1"/><net_sink comp="133" pin=1"/></net>

<net id="404"><net_src comp="399" pin="1"/><net_sink comp="148" pin=1"/></net>

<net id="405"><net_src comp="399" pin="1"/><net_sink comp="163" pin=1"/></net>

<net id="406"><net_src comp="399" pin="1"/><net_sink comp="178" pin=1"/></net>

<net id="410"><net_src comp="196" pin="1"/><net_sink comp="407" pin=0"/></net>

<net id="411"><net_src comp="407" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="418"><net_src comp="207" pin="2"/><net_sink comp="415" pin=0"/></net>

<net id="419"><net_src comp="415" pin="1"/><net_sink comp="102" pin=2"/></net>

<net id="423"><net_src comp="193" pin="1"/><net_sink comp="420" pin=0"/></net>

<net id="424"><net_src comp="420" pin="1"/><net_sink comp="133" pin=9"/></net>

<net id="425"><net_src comp="420" pin="1"/><net_sink comp="148" pin=9"/></net>

<net id="426"><net_src comp="420" pin="1"/><net_sink comp="163" pin=9"/></net>

<net id="427"><net_src comp="420" pin="1"/><net_sink comp="178" pin=9"/></net>

<net id="431"><net_src comp="213" pin="2"/><net_sink comp="428" pin=0"/></net>

<net id="432"><net_src comp="428" pin="1"/><net_sink comp="113" pin=2"/></net>

<net id="436"><net_src comp="353" pin="2"/><net_sink comp="433" pin=0"/></net>

<net id="437"><net_src comp="433" pin="1"/><net_sink comp="125" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: honeybee : edge_p1_x | {1 }
	Port: honeybee : edge_p1_y | {1 }
	Port: honeybee : edge_p1_z | {1 }
	Port: honeybee : edge_p2_x | {1 }
	Port: honeybee : edge_p2_y | {1 }
	Port: honeybee : edge_p2_z | {1 }
  - Chain level:
	State 1
	State 2
		zext_ln152 : 1
		icmp_ln152 : 1
		k : 1
		br_ln152 : 2
		grid_z : 2
		ret_ln165 : 1
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
		or_ln161 : 1
		zext_ln161 : 1
		shl_ln159 : 1
		select_ln158 : 2
		or_ln161_1 : 1
		zext_ln161_1 : 1
		shl_ln159_1 : 2
		select_ln158_1 : 3
		shl_ln159_2 : 2
		select_ln158_2 : 3
		or_ln161_2 : 1
		zext_ln161_2 : 1
		shl_ln159_3 : 2
		select_ln158_3 : 3
		trunc_ln158 : 4
		or_ln158 : 5
		tmp_62 : 4
		tmp : 5
		or_ln158_1 : 4
		or_ln158_2 : 6
		or_ln158_3 : 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|---------|---------|
| Operation|         Functional Unit         |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|---------------------------------|---------|---------|---------|---------|
|          | grp_segmentIntersectsGri_fu_133 |    34   | 76.8746 |   5779  |  11903  |
|   call   | grp_segmentIntersectsGri_fu_148 |    34   | 76.8746 |   5779  |  11903  |
|          | grp_segmentIntersectsGri_fu_163 |    34   | 76.8746 |   5779  |  11903  |
|          | grp_segmentIntersectsGri_fu_178 |    34   | 76.8746 |   5779  |  11903  |
|----------|---------------------------------|---------|---------|---------|---------|
|  sitofp  |            grp_fu_193           |    0    |    0    |   340   |   554   |
|----------|---------------------------------|---------|---------|---------|---------|
|          |         shl_ln159_fu_237        |    0    |    0    |    0    |    11   |
|    shl   |        shl_ln159_1_fu_261       |    0    |    0    |    0    |    10   |
|          |        shl_ln159_2_fu_275       |    0    |    0    |    0    |    10   |
|          |        shl_ln159_3_fu_299       |    0    |    0    |    0    |    10   |
|----------|---------------------------------|---------|---------|---------|---------|
|          |         or_ln161_fu_223         |    0    |    0    |    0    |    0    |
|          |        or_ln161_1_fu_251        |    0    |    0    |    0    |    0    |
|          |        or_ln161_2_fu_289        |    0    |    0    |    0    |    0    |
|    or    |         or_ln158_fu_317         |    0    |    0    |    0    |    5    |
|          |        or_ln158_1_fu_341        |    0    |    0    |    0    |    8    |
|          |        or_ln158_2_fu_347        |    0    |    0    |    0    |    8    |
|          |        or_ln158_3_fu_353        |    0    |    0    |    0    |    8    |
|----------|---------------------------------|---------|---------|---------|---------|
|          |       select_ln158_fu_243       |    0    |    0    |    0    |    5    |
|  select  |      select_ln158_1_fu_267      |    0    |    0    |    0    |    8    |
|          |      select_ln158_2_fu_281      |    0    |    0    |    0    |    8    |
|          |      select_ln158_3_fu_305      |    0    |    0    |    0    |    8    |
|----------|---------------------------------|---------|---------|---------|---------|
|    add   |             k_fu_207            |    0    |    0    |    0    |    10   |
|          |             b_fu_213            |    0    |    0    |    0    |    13   |
|----------|---------------------------------|---------|---------|---------|---------|
|   icmp   |        icmp_ln152_fu_201        |    0    |    0    |    0    |    8    |
|----------|---------------------------------|---------|---------|---------|---------|
|          |    edge_p2_z_read_read_fu_62    |    0    |    0    |    0    |    0    |
|          |    edge_p2_y_read_read_fu_68    |    0    |    0    |    0    |    0    |
|   read   |    edge_p2_x_read_read_fu_74    |    0    |    0    |    0    |    0    |
|          |    edge_p1_z_read_read_fu_80    |    0    |    0    |    0    |    0    |
|          |    edge_p1_y_read_read_fu_86    |    0    |    0    |    0    |    0    |
|          |    edge_p1_x_read_read_fu_92    |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|
|          |        zext_ln152_fu_196        |    0    |    0    |    0    |    0    |
|          |        zext_ln161_fu_229        |    0    |    0    |    0    |    0    |
|   zext   |       zext_ln152_1_fu_233       |    0    |    0    |    0    |    0    |
|          |       zext_ln161_1_fu_257       |    0    |    0    |    0    |    0    |
|          |       zext_ln161_2_fu_295       |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|
|   trunc  |        trunc_ln152_fu_219       |    0    |    0    |    0    |    0    |
|          |        trunc_ln158_fu_313       |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|
|partselect|          tmp_62_fu_323          |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|
|bitconcatenate|            tmp_fu_333           |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|
|   Total  |                                 |   136   | 307.498 |  23456  |  48296  |
|----------|---------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|      b_0_reg_109     |    4   |
|       b_reg_428      |    4   |
| collisions_0_reg_121 |    8   |
|edge_p1_x_read_reg_399|   32   |
|edge_p1_y_read_reg_391|   32   |
|edge_p1_z_read_reg_383|   32   |
|edge_p2_x_read_reg_375|   32   |
|edge_p2_y_read_reg_367|   32   |
|edge_p2_z_read_reg_359|   32   |
|    grid_z_reg_420    |   32   |
|      k_0_reg_98      |    2   |
|       k_reg_415      |    2   |
|  or_ln158_3_reg_433  |    8   |
|  zext_ln152_reg_407  |   32   |
+----------------------+--------+
|         Total        |   284  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
|      b_0_reg_109     |  p0  |   2  |   4  |    8   ||    9    |
| collisions_0_reg_121 |  p0  |   2  |   8  |   16   ||    9    |
|      grp_fu_193      |  p0  |   2  |   2  |    4   ||    9    |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |   28   ||  5.307  ||    27   |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   136  |   307  |  23456 |  48296 |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    5   |    -   |   27   |
|  Register |    -   |    -   |   284  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   136  |   312  |  23740 |  48323 |
+-----------+--------+--------+--------+--------+
