
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000035                       # Number of seconds simulated
sim_ticks                                    35104500                       # Number of ticks simulated
final_tick                                   35104500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 139772                       # Simulator instruction rate (inst/s)
host_op_rate                                   151607                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               68886311                       # Simulator tick rate (ticks/s)
host_mem_usage                                 659988                       # Number of bytes of host memory used
host_seconds                                     0.51                       # Real time elapsed on the host
sim_insts                                       71222                       # Number of instructions simulated
sim_ops                                         77256                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu0.inst          38144                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data          19264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.inst           3328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.data            960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.inst           3712                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.data           1024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.inst           3392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.data           1024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              70848                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst        38144                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu1.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu2.inst         3712                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu3.inst         3392                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         48576                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks          256                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total             256                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu0.inst             596                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data             301                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.inst              52                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.data              15                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.inst              58                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.data              16                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.inst              53                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.data              16                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                1107                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks             4                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                  4                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu0.inst        1086584341                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data         548761555                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.inst          94802661                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.data          27346921                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.inst         105741429                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.data          29170049                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.inst          96625789                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.data          29170049                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2018202795                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst   1086584341                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu1.inst     94802661                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu2.inst    105741429                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu3.inst     96625789                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total       1383754220                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks         7292512                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              7292512                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks         7292512                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst       1086584341                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data        548761555                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.inst         94802661                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.data         27346921                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.inst        105741429                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.data         29170049                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.inst         96625789                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.data         29170049                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2025495307                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        1108                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          4                       # Number of write requests accepted
system.mem_ctrls.readBursts                      1108                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        4                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                  70912                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   70912                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                  256                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            7                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               177                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               231                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               175                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               129                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                34                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                34                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               109                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                33                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                14                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                10                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               14                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                9                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               38                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               40                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               61                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                      35097000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  1108                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    4                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     496                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     316                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     135                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      72                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      43                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      25                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          210                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    325.180952                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   195.207283                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   325.002018                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           73     34.76%     34.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           49     23.33%     58.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           19      9.05%     67.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           11      5.24%     72.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           15      7.14%     79.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           12      5.71%     85.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            5      2.38%     87.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            4      1.90%     89.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           22     10.48%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          210                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                     13909250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                34684250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                    5540000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     12553.47                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                31303.47                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                      2020.03                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2020.03                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      7.29                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        15.78                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    15.78                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       2.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.83                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                      886                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 79.96                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                 0.00                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      31562.05                       # Average gap between requests
system.mem_ctrls.pageHitRate                    79.68                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  1247400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                   680625                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                 6302400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy              2034240                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             21414330                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy                58500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy               31737495                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower           1010.587327                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE         1000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF       1040000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      30377750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                   189000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                   103125                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                 1107600                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy              2034240                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             20932965                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy               480750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy               24847680                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            791.201401                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE       769500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF       1040000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      29674500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu0.branchPred.lookups                   8593                       # Number of BP lookups
system.cpu0.branchPred.condPredicted             6429                       # Number of conditional branches predicted
system.cpu0.branchPred.condIncorrect              935                       # Number of conditional branches incorrect
system.cpu0.branchPred.BTBLookups                5915                       # Number of BTB lookups
system.cpu0.branchPred.BTBHits                   2839                       # Number of BTB hits
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            47.996619                       # BTB Hit Percentage
system.cpu0.branchPred.usedRAS                    822                       # Number of times the RAS was used to get a target.
system.cpu0.branchPred.RASInCorrect                11                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.walker.walks                        0                       # Table walker walks requested
system.cpu0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.workload.num_syscalls                  85                       # Number of system calls
system.cpu0.numCycles                           70210                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.fetch.icacheStallCycles             17694                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.Insts                         41566                       # Number of instructions fetch has processed
system.cpu0.fetch.Branches                       8593                       # Number of branches that fetch encountered
system.cpu0.fetch.predictedBranches              3661                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.Cycles                        17539                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.SquashCycles                   1991                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.cpu0.fetch.CacheLines                     4996                       # Number of cache lines fetched
system.cpu0.fetch.IcacheSquashes                  624                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.rateDist::samples             36230                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             1.344245                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            2.745956                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                   27936     77.11%     77.11% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                     638      1.76%     78.87% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                     781      2.16%     81.02% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                     628      1.73%     82.76% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                     474      1.31%     84.07% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                     509      1.40%     85.47% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                     525      1.45%     86.92% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     885      2.44%     89.36% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    3854     10.64%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total               36230                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.branchRate                 0.122390                       # Number of branch fetches per cycle
system.cpu0.fetch.rate                       0.592024                       # Number of inst fetches per cycle
system.cpu0.decode.IdleCycles                   14267                       # Number of cycles decode is idle
system.cpu0.decode.BlockedCycles                14207                       # Number of cycles decode is blocked
system.cpu0.decode.RunCycles                     6136                       # Number of cycles decode is running
system.cpu0.decode.UnblockCycles                  929                       # Number of cycles decode is unblocking
system.cpu0.decode.SquashCycles                   691                       # Number of cycles decode is squashing
system.cpu0.decode.BranchResolved                 901                       # Number of times decode resolved a branch
system.cpu0.decode.BranchMispred                  315                       # Number of times decode detected a branch misprediction
system.cpu0.decode.DecodedInsts                 42189                       # Number of instructions handled by decode
system.cpu0.decode.SquashedInsts                 1151                       # Number of squashed instructions handled by decode
system.cpu0.rename.SquashCycles                   691                       # Number of cycles rename is squashing
system.cpu0.rename.IdleCycles                   14932                       # Number of cycles rename is idle
system.cpu0.rename.BlockCycles                   2257                       # Number of cycles rename is blocking
system.cpu0.rename.serializeStallCycles          7216                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.RunCycles                     6365                       # Number of cycles rename is running
system.cpu0.rename.UnblockCycles                 4769                       # Number of cycles rename is unblocking
system.cpu0.rename.RenamedInsts                 40482                       # Number of instructions processed by rename
system.cpu0.rename.ROBFullEvents                    2                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.IQFullEvents                   412                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.LQFullEvents                    41                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.SQFullEvents                  4070                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.RenamedOperands              47457                       # Number of destination operands rename has renamed
system.cpu0.rename.RenameLookups               188696                       # Number of register rename lookups that rename has made
system.cpu0.rename.int_rename_lookups           48367                       # Number of integer rename lookups
system.cpu0.rename.fp_rename_lookups               24                       # Number of floating rename lookups
system.cpu0.rename.CommittedMaps                29815                       # Number of HB maps that are committed
system.cpu0.rename.UndoneMaps                   17642                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.serializingInsts               133                       # count of serializing insts renamed
system.cpu0.rename.tempSerializingInsts           132                       # count of temporary serializing insts renamed
system.cpu0.rename.skidInsts                     3510                       # count of insts added to the skid buffer
system.cpu0.memDep0.insertedLoads                6450                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores               5400                       # Number of stores inserted to the mem dependence unit.
system.cpu0.memDep0.conflictingLoads              594                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores             555                       # Number of conflicting stores.
system.cpu0.iq.iqInstsAdded                     37545                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqNonSpecInstsAdded                276                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqInstsIssued                    31214                       # Number of instructions issued
system.cpu0.iq.iqSquashedInstsIssued              441                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedInstsExamined          12930                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedOperandsExamined        36959                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.iqSquashedNonSpecRemoved            78                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.issued_per_cycle::samples        36230                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.861551                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.462303                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0              24956     68.88%     68.88% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1               2948      8.14%     77.02% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2               1732      4.78%     81.80% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3               1574      4.34%     86.14% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4               5020     13.86%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total          36230                       # Number of insts issued each cycle
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     1    100.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu                20820     66.70%     66.70% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                 120      0.38%     67.09% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                    0      0.00%     67.09% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     67.09% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  0      0.00%     67.09% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                  0      0.00%     67.09% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     67.09% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  0      0.00%     67.09% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     67.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     67.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     67.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     67.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     67.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     67.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     67.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     67.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     67.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     67.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     67.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     67.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     67.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     67.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     67.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     67.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     67.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             3      0.01%     67.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     67.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     67.09% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead                5714     18.31%     85.40% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite               4557     14.60%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total                 31214                       # Type of FU issued
system.cpu0.iq.rate                          0.444581                       # Inst issue rate
system.cpu0.iq.fu_busy_cnt                          1                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.000032                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.int_inst_queue_reads             99044                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_writes            50776                       # Number of integer instruction queue writes
system.cpu0.iq.int_inst_queue_wakeup_accesses        29417                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_reads                 56                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_writes                32                       # Number of floating instruction queue writes
system.cpu0.iq.fp_inst_queue_wakeup_accesses           28                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.int_alu_accesses                 31187                       # Number of integer alu accesses
system.cpu0.iq.fp_alu_accesses                     28                       # Number of floating point alu accesses
system.cpu0.iew.lsq.thread0.forwLoads             106                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.squashedLoads         2772                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.memOrderViolation           59                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.squashedStores         1382                       # Number of stores squashed
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.rescheduledLoads           93                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.cacheBlocked           55                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewSquashCycles                   691                       # Number of cycles IEW is squashing
system.cpu0.iew.iewBlockCycles                   1800                       # Number of cycles IEW is blocking
system.cpu0.iew.iewUnblockCycles                  378                       # Number of cycles IEW is unblocking
system.cpu0.iew.iewDispatchedInsts              37829                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewDispSquashedInsts              204                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispLoadInsts                 6450                       # Number of dispatched load instructions
system.cpu0.iew.iewDispStoreInsts                5400                       # Number of dispatched store instructions
system.cpu0.iew.iewDispNonSpecInsts               127                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewIQFullEvents                    18                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewLSQFullEvents                  353                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.memOrderViolationEvents            59                       # Number of memory order violations
system.cpu0.iew.predictedTakenIncorrect           118                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.predictedNotTakenIncorrect          561                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.branchMispredicts                 679                       # Number of branch mispredicts detected at execute
system.cpu0.iew.iewExecutedInsts                30369                       # Number of executed instructions
system.cpu0.iew.iewExecLoadInsts                 5361                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts              845                       # Number of squashed instructions skipped in execute
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.exec_nop                            8                       # number of nop insts executed
system.cpu0.iew.exec_refs                        9746                       # number of memory reference insts executed
system.cpu0.iew.exec_branches                    5115                       # Number of branches executed
system.cpu0.iew.exec_stores                      4385                       # Number of stores executed
system.cpu0.iew.exec_rate                    0.432545                       # Inst execution rate
system.cpu0.iew.wb_sent                         29717                       # cumulative count of insts sent to commit
system.cpu0.iew.wb_count                        29445                       # cumulative count of insts written-back
system.cpu0.iew.wb_producers                    16021                       # num instructions producing a value
system.cpu0.iew.wb_consumers                    34211                       # num instructions consuming a value
system.cpu0.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu0.iew.wb_rate                      0.419385                       # insts written-back per cycle
system.cpu0.iew.wb_fanout                    0.468300                       # average fanout of values written-back
system.cpu0.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu0.commit.commitSquashedInsts          12941                       # The number of squashed insts skipped by commit
system.cpu0.commit.commitNonSpecStalls            198                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.branchMispredicts              631                       # The number of times a branch was mispredicted
system.cpu0.commit.committed_per_cycle::samples        34203                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.727743                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.670077                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0        25822     75.50%     75.50% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1         3190      9.33%     84.82% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2         1305      3.82%     88.64% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3          889      2.60%     91.24% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4         1117      3.27%     94.50% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5          753      2.20%     96.70% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6          324      0.95%     97.65% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7          177      0.52%     98.17% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8          626      1.83%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total        34203                       # Number of insts commited each cycle
system.cpu0.commit.committedInsts               20827                       # Number of instructions committed
system.cpu0.commit.committedOps                 24891                       # Number of ops (including micro ops) committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.refs                          7696                       # Number of memory references committed
system.cpu0.commit.loads                         3678                       # Number of loads committed
system.cpu0.commit.membars                        117                       # Number of memory barriers committed
system.cpu0.commit.branches                      4235                       # Number of branches committed
system.cpu0.commit.fp_insts                        28                       # Number of committed floating point instructions.
system.cpu0.commit.int_insts                    21181                       # Number of committed integer instructions.
system.cpu0.commit.function_calls                 303                       # Number of function calls committed.
system.cpu0.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu           17088     68.65%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult            104      0.42%     69.07% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv               0      0.00%     69.07% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     69.07% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             0      0.00%     69.07% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt             0      0.00%     69.07% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     69.07% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             0      0.00%     69.07% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     69.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     69.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     69.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     69.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     69.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     69.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     69.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     69.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     69.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     69.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     69.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     69.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     69.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     69.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     69.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     69.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     69.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            3      0.01%     69.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     69.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     69.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     69.08% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead           3678     14.78%     83.86% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite          4018     16.14%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total            24891                       # Class of committed instruction
system.cpu0.commit.bw_lim_events                  626                       # number cycles where commit BW limit reached
system.cpu0.rob.rob_reads                       71096                       # The number of ROB reads
system.cpu0.rob.rob_writes                      77703                       # The number of ROB writes
system.cpu0.timesIdled                            398                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.idleCycles                          33980                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.committedInsts                      20827                       # Number of Instructions Simulated
system.cpu0.committedOps                        24891                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              3.371105                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        3.371105                       # CPI: Total CPI of All Threads
system.cpu0.ipc                              0.296639                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.296639                       # IPC: Total IPC of All Threads
system.cpu0.int_regfile_reads                   34467                       # number of integer regfile reads
system.cpu0.int_regfile_writes                  16539                       # number of integer regfile writes
system.cpu0.fp_regfile_reads                      502                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                       6                       # number of floating regfile writes
system.cpu0.cc_regfile_reads                   105249                       # number of cc regfile reads
system.cpu0.cc_regfile_writes                   18524                       # number of cc regfile writes
system.cpu0.misc_regfile_reads                  10784                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                   118                       # number of misc regfile writes
system.cpu0.dcache.tags.replacements               13                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          161.888672                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs               7176                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs              292                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            24.575342                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data   161.888672                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.158094                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.158094                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          279                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           53                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          226                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.272461                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses            18213                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses           18213                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::cpu0.data         4712                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total           4712                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data         2367                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total          2367                       # number of WriteReq hits
system.cpu0.dcache.SoftPFReq_hits::cpu0.data            5                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total            5                       # number of SoftPFReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data           52                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total           52                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data           52                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total           52                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data         7079                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total            7079                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data         7084                       # number of overall hits
system.cpu0.dcache.overall_hits::total           7084                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data          261                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total          261                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data         1499                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         1499                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data            4                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::cpu0.data            2                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::cpu0.data         1760                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          1760                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data         1760                       # number of overall misses
system.cpu0.dcache.overall_misses::total         1760                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data     15212774                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total     15212774                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data     78337723                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     78337723                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data       165750                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total       165750                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data        24999                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total        24999                       # number of StoreCondReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data     93550497                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total     93550497                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data     93550497                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total     93550497                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data         4973                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total         4973                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data         3866                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total         3866                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::cpu0.data            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data           56                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total           56                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data           54                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total           54                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data         8839                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total         8839                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data         8844                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total         8844                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.052483                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.052483                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.387739                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.387739                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.071429                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.071429                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data     0.037037                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.037037                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.199118                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.199118                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.199005                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.199005                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 58286.490421                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 58286.490421                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 52259.988659                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 52259.988659                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data 41437.500000                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 41437.500000                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data 12499.500000                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 12499.500000                       # average StoreCondReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 53153.691477                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 53153.691477                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 53153.691477                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 53153.691477                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs          468                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            2                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs               15                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    31.200000                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets            2                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks            4                       # number of writebacks
system.cpu0.dcache.writebacks::total                4                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data          105                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total          105                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data         1348                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         1348                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::cpu0.data         1453                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         1453                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::cpu0.data         1453                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         1453                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data          156                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total          156                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data          151                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total          151                       # number of WriteReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data            4                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data            2                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total            2                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data          307                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total          307                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data          307                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total          307                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data      9832498                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total      9832498                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data      8089251                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      8089251                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data       152750                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       152750                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data        17501                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total        17501                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data     17921749                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     17921749                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data     17921749                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     17921749                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.031369                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.031369                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.039058                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.039058                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data     0.071429                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.071429                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data     0.037037                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.037037                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.034732                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.034732                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.034713                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.034713                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 63028.833333                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 63028.833333                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 53571.198675                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 53571.198675                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data 38187.500000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 38187.500000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data  8750.500000                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  8750.500000                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 58377.032573                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 58377.032573                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 58377.032573                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 58377.032573                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements              220                       # number of replacements
system.cpu0.icache.tags.tagsinuse          240.858612                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs               4197                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              596                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             7.041946                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst   240.858612                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.470427                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.470427                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          376                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0          135                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1          241                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.734375                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses            10588                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses           10588                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::cpu0.inst         4197                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total           4197                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst         4197                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total            4197                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst         4197                       # number of overall hits
system.cpu0.icache.overall_hits::total           4197                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst          799                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          799                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst          799                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           799                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst          799                       # number of overall misses
system.cpu0.icache.overall_misses::total          799                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst     43606750                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     43606750                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst     43606750                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     43606750                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst     43606750                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     43606750                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst         4996                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total         4996                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst         4996                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total         4996                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst         4996                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total         4996                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.159928                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.159928                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.159928                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.159928                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.159928                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.159928                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 54576.658323                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 54576.658323                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 54576.658323                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 54576.658323                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 54576.658323                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 54576.658323                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs          121                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                4                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    30.250000                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst          202                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total          202                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::cpu0.inst          202                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total          202                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::cpu0.inst          202                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total          202                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst          597                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          597                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst          597                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          597                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst          597                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          597                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst     33375500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     33375500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst     33375500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     33375500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst     33375500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     33375500                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.119496                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.119496                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.119496                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.119496                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.119496                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.119496                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 55905.360134                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 55905.360134                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 55905.360134                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 55905.360134                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 55905.360134                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 55905.360134                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.branchPred.lookups                   5524                       # Number of BP lookups
system.cpu1.branchPred.condPredicted             5120                       # Number of conditional branches predicted
system.cpu1.branchPred.condIncorrect              113                       # Number of conditional branches incorrect
system.cpu1.branchPred.BTBLookups                5281                       # Number of BTB lookups
system.cpu1.branchPred.BTBHits                   2676                       # Number of BTB hits
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            50.672221                       # BTB Hit Percentage
system.cpu1.branchPred.usedRAS                    157                       # Number of times the RAS was used to get a target.
system.cpu1.branchPred.RASInCorrect                 1                       # Number of incorrect RAS predictions.
system.cpu1.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.walker.walks                        0                       # Table walker walks requested
system.cpu1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                           12060                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.fetch.icacheStallCycles              2192                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.Insts                         22978                       # Number of instructions fetch has processed
system.cpu1.fetch.Branches                       5524                       # Number of branches that fetch encountered
system.cpu1.fetch.predictedBranches              2833                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.Cycles                         6110                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.SquashCycles                    279                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu1.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu1.fetch.CacheLines                      688                       # Number of cache lines fetched
system.cpu1.fetch.IcacheSquashes                   66                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.rateDist::samples              8449                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             2.903421                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            3.705819                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                    4971     58.84%     58.84% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                     201      2.38%     61.21% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                      31      0.37%     61.58% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                     134      1.59%     63.17% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                      86      1.02%     64.19% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                     124      1.47%     65.65% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                     108      1.28%     66.93% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                      98      1.16%     68.09% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    2696     31.91%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total                8449                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.branchRate                 0.458043                       # Number of branch fetches per cycle
system.cpu1.fetch.rate                       1.905307                       # Number of inst fetches per cycle
system.cpu1.decode.IdleCycles                    2410                       # Number of cycles decode is idle
system.cpu1.decode.BlockedCycles                 2867                       # Number of cycles decode is blocked
system.cpu1.decode.RunCycles                     1244                       # Number of cycles decode is running
system.cpu1.decode.UnblockCycles                 1816                       # Number of cycles decode is unblocking
system.cpu1.decode.SquashCycles                   111                       # Number of cycles decode is squashing
system.cpu1.decode.BranchResolved                 196                       # Number of times decode resolved a branch
system.cpu1.decode.BranchMispred                   29                       # Number of times decode detected a branch misprediction
system.cpu1.decode.DecodedInsts                 22782                       # Number of instructions handled by decode
system.cpu1.decode.SquashedInsts                  109                       # Number of squashed instructions handled by decode
system.cpu1.rename.SquashCycles                   111                       # Number of cycles rename is squashing
system.cpu1.rename.IdleCycles                    2633                       # Number of cycles rename is idle
system.cpu1.rename.BlockCycles                    278                       # Number of cycles rename is blocking
system.cpu1.rename.serializeStallCycles          1320                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.RunCycles                     2816                       # Number of cycles rename is running
system.cpu1.rename.UnblockCycles                 1290                       # Number of cycles rename is unblocking
system.cpu1.rename.RenamedInsts                 22287                       # Number of instructions processed by rename
system.cpu1.rename.IQFullEvents                  1129                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.RenamedOperands              38156                       # Number of destination operands rename has renamed
system.cpu1.rename.RenameLookups               107907                       # Number of register rename lookups that rename has made
system.cpu1.rename.int_rename_lookups           29826                       # Number of integer rename lookups
system.cpu1.rename.CommittedMaps                33984                       # Number of HB maps that are committed
system.cpu1.rename.UndoneMaps                    4172                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.serializingInsts                40                       # count of serializing insts renamed
system.cpu1.rename.tempSerializingInsts            40                       # count of temporary serializing insts renamed
system.cpu1.rename.skidInsts                     3514                       # count of insts added to the skid buffer
system.cpu1.memDep0.insertedLoads                3148                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores                800                       # Number of stores inserted to the mem dependence unit.
system.cpu1.memDep0.conflictingLoads              240                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores             268                       # Number of conflicting stores.
system.cpu1.iq.iqInstsAdded                     21857                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqNonSpecInstsAdded                 56                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqInstsIssued                    20308                       # Number of instructions issued
system.cpu1.iq.iqSquashedInstsIssued              239                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedInstsExamined           2681                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedOperandsExamined         8661                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.iqSquashedNonSpecRemoved             3                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.issued_per_cycle::samples         8449                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        2.403598                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.882238                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0               2940     34.80%     34.80% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1                361      4.27%     39.07% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2                264      3.12%     42.19% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3                117      1.38%     43.58% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4               4767     56.42%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total           8449                       # Number of insts issued each cycle
system.cpu1.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu1.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu                16688     82.17%     82.17% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  52      0.26%     82.43% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                    0      0.00%     82.43% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     82.43% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     82.43% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     82.43% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     82.43% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     82.43% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     82.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     82.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     82.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     82.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     82.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     82.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     82.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     82.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     82.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     82.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     82.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     82.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     82.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     82.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     82.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     82.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     82.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     82.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     82.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     82.43% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead                2993     14.74%     97.17% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite                575      2.83%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total                 20308                       # Type of FU issued
system.cpu1.iq.rate                          1.683914                       # Inst issue rate
system.cpu1.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                         0                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.int_inst_queue_reads             49304                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_writes            24604                       # Number of integer instruction queue writes
system.cpu1.iq.int_inst_queue_wakeup_accesses        20084                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.int_alu_accesses                 20308                       # Number of integer alu accesses
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iew.lsq.thread0.forwLoads               8                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.squashedLoads          440                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.memOrderViolation           10                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.squashedStores          335                       # Number of stores squashed
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.rescheduledLoads           28                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.cacheBlocked            7                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewSquashCycles                   111                       # Number of cycles IEW is squashing
system.cpu1.iew.iewBlockCycles                    278                       # Number of cycles IEW is blocking
system.cpu1.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu1.iew.iewDispatchedInsts              21916                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewDispSquashedInsts               24                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispLoadInsts                 3148                       # Number of dispatched load instructions
system.cpu1.iew.iewDispStoreInsts                 800                       # Number of dispatched store instructions
system.cpu1.iew.iewDispNonSpecInsts                27                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.memOrderViolationEvents            10                       # Number of memory order violations
system.cpu1.iew.predictedTakenIncorrect            22                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.predictedNotTakenIncorrect           66                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.branchMispredicts                  88                       # Number of branch mispredicts detected at execute
system.cpu1.iew.iewExecutedInsts                20220                       # Number of executed instructions
system.cpu1.iew.iewExecLoadInsts                 2968                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts               88                       # Number of squashed instructions skipped in execute
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.exec_nop                            3                       # number of nop insts executed
system.cpu1.iew.exec_refs                        3509                       # number of memory reference insts executed
system.cpu1.iew.exec_branches                    4660                       # Number of branches executed
system.cpu1.iew.exec_stores                       541                       # Number of stores executed
system.cpu1.iew.exec_rate                    1.676617                       # Inst execution rate
system.cpu1.iew.wb_sent                         20126                       # cumulative count of insts sent to commit
system.cpu1.iew.wb_count                        20084                       # cumulative count of insts written-back
system.cpu1.iew.wb_producers                    14236                       # num instructions producing a value
system.cpu1.iew.wb_consumers                    28809                       # num instructions consuming a value
system.cpu1.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu1.iew.wb_rate                      1.665340                       # insts written-back per cycle
system.cpu1.iew.wb_fanout                    0.494151                       # average fanout of values written-back
system.cpu1.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu1.commit.commitSquashedInsts           2655                       # The number of squashed insts skipped by commit
system.cpu1.commit.commitNonSpecStalls             53                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.branchMispredicts               85                       # The number of times a branch was mispredicted
system.cpu1.commit.committed_per_cycle::samples         8059                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     2.386400                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     2.514755                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0         3128     38.81%     38.81% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1          951     11.80%     50.61% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2          135      1.68%     52.29% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3         1521     18.87%     71.16% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4           62      0.77%     71.93% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5         1515     18.80%     90.73% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6          132      1.64%     92.37% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7           87      1.08%     93.45% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8          528      6.55%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total         8059                       # Number of insts commited each cycle
system.cpu1.commit.committedInsts               18537                       # Number of instructions committed
system.cpu1.commit.committedOps                 19232                       # Number of ops (including micro ops) committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.refs                          3173                       # Number of memory references committed
system.cpu1.commit.loads                         2708                       # Number of loads committed
system.cpu1.commit.membars                         29                       # Number of memory barriers committed
system.cpu1.commit.branches                      4501                       # Number of branches committed
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.int_insts                    14854                       # Number of committed integer instructions.
system.cpu1.commit.function_calls                  76                       # Number of function calls committed.
system.cpu1.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu           16008     83.24%     83.24% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             51      0.27%     83.50% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv               0      0.00%     83.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     83.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     83.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     83.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     83.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     83.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     83.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     83.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     83.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     83.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     83.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     83.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     83.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     83.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     83.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     83.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     83.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     83.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     83.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     83.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     83.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     83.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     83.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     83.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     83.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.50% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead           2708     14.08%     97.58% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite           465      2.42%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total            19232                       # Class of committed instruction
system.cpu1.commit.bw_lim_events                  528                       # number cycles where commit BW limit reached
system.cpu1.rob.rob_reads                       29145                       # The number of ROB reads
system.cpu1.rob.rob_writes                      44192                       # The number of ROB writes
system.cpu1.timesIdled                             41                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu1.idleCycles                           3611                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.quiesceCycles                       58149                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.committedInsts                      18537                       # Number of Instructions Simulated
system.cpu1.committedOps                        19232                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              0.650591                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        0.650591                       # CPI: Total CPI of All Threads
system.cpu1.ipc                              1.537065                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        1.537065                       # IPC: Total IPC of All Threads
system.cpu1.int_regfile_reads                   26904                       # number of integer regfile reads
system.cpu1.int_regfile_writes                   8769                       # number of integer regfile writes
system.cpu1.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu1.cc_regfile_reads                    69279                       # number of cc regfile reads
system.cpu1.cc_regfile_writes                   26455                       # number of cc regfile writes
system.cpu1.misc_regfile_reads                   3908                       # number of misc regfile reads
system.cpu1.misc_regfile_writes                    14                       # number of misc regfile writes
system.cpu1.dcache.tags.replacements                0                       # number of replacements
system.cpu1.dcache.tags.tagsinuse            4.329410                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs               3287                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs               31                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           106.032258                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data     4.329410                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.004228                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.004228                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           31                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.030273                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses             6808                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses            6808                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::cpu1.data         2847                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total           2847                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data          436                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total           436                       # number of WriteReq hits
system.cpu1.dcache.SoftPFReq_hits::cpu1.data            2                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu1.dcache.demand_hits::cpu1.data         3283                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total            3283                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data         3285                       # number of overall hits
system.cpu1.dcache.overall_hits::total           3285                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data           67                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total           67                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data           21                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           21                       # number of WriteReq misses
system.cpu1.dcache.SoftPFReq_misses::cpu1.data            3                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data            3                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::cpu1.data            3                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::cpu1.data           88                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total            88                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data           91                       # number of overall misses
system.cpu1.dcache.overall_misses::total           91                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data      2329250                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total      2329250                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data      1298000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      1298000                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data        38000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total        38000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data        37500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total        37500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.demand_miss_latency::cpu1.data      3627250                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total      3627250                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::cpu1.data      3627250                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total      3627250                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data         2914                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total         2914                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data          457                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total          457                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::cpu1.data            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data            3                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total            3                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data         3371                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total         3371                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data         3376                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total         3376                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.022992                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.022992                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.045952                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.045952                       # miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::cpu1.data     0.600000                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.600000                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data            1                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data            1                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.026105                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.026105                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.026955                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.026955                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 34764.925373                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 34764.925373                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 61809.523810                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 61809.523810                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data 12666.666667                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 12666.666667                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data        12500                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total        12500                       # average StoreCondReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 41218.750000                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 41218.750000                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 39859.890110                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 39859.890110                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets           31                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets           31                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data           35                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total           35                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::cpu1.data           13                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           13                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::cpu1.data           48                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total           48                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::cpu1.data           48                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total           48                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data           32                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total           32                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data            8                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total            8                       # number of WriteReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::cpu1.data            2                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data            3                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data            3                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::cpu1.data           40                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total           40                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::cpu1.data           42                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total           42                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data       930000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total       930000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data       391750                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       391750                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::cpu1.data        18500                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total        18500                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data        29000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total        29000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data      1321750                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total      1321750                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data      1340250                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total      1340250                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.010981                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.010981                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.017505                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.017505                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::cpu1.data     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.011866                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.011866                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.012441                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.012441                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 29062.500000                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 29062.500000                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 48968.750000                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 48968.750000                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::cpu1.data         9250                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total         9250                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data  9666.666667                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total  9666.666667                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data         9500                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total         9500                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 33043.750000                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 33043.750000                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 31910.714286                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 31910.714286                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements                0                       # number of replacements
system.cpu1.icache.tags.tagsinuse            6.573824                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs                610                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs               52                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            11.730769                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst     6.573824                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.012839                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.012839                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           52                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           52                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.101562                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses             1428                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses            1428                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::cpu1.inst          610                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total            610                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst          610                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total             610                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst          610                       # number of overall hits
system.cpu1.icache.overall_hits::total            610                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst           78                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           78                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst           78                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            78                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst           78                       # number of overall misses
system.cpu1.icache.overall_misses::total           78                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst      4705250                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      4705250                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::cpu1.inst      4705250                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      4705250                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::cpu1.inst      4705250                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      4705250                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst          688                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total          688                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst          688                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total          688                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst          688                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total          688                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.113372                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.113372                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.113372                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.113372                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.113372                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.113372                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 60323.717949                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 60323.717949                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 60323.717949                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 60323.717949                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 60323.717949                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 60323.717949                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          117                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          117                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::cpu1.inst           26                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           26                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::cpu1.inst           26                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           26                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::cpu1.inst           26                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           26                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst           52                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           52                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::cpu1.inst           52                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           52                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::cpu1.inst           52                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           52                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst      3588250                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      3588250                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst      3588250                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      3588250                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst      3588250                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      3588250                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.075581                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.075581                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.075581                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.075581                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.075581                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.075581                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 69004.807692                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 69004.807692                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 69004.807692                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 69004.807692                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 69004.807692                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 69004.807692                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.branchPred.lookups                   5265                       # Number of BP lookups
system.cpu2.branchPred.condPredicted             4800                       # Number of conditional branches predicted
system.cpu2.branchPred.condIncorrect              134                       # Number of conditional branches incorrect
system.cpu2.branchPred.BTBLookups                2737                       # Number of BTB lookups
system.cpu2.branchPred.BTBHits                   2531                       # Number of BTB hits
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            92.473511                       # BTB Hit Percentage
system.cpu2.branchPred.usedRAS                    160                       # Number of times the RAS was used to get a target.
system.cpu2.branchPred.RASInCorrect                 1                       # Number of incorrect RAS predictions.
system.cpu2.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.walker.walks                        0                       # Table walker walks requested
system.cpu2.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                           11551                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.fetch.icacheStallCycles              2313                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.Insts                         22165                       # Number of instructions fetch has processed
system.cpu2.fetch.Branches                       5265                       # Number of branches that fetch encountered
system.cpu2.fetch.predictedBranches              2691                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.Cycles                         5709                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.SquashCycles                    319                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu2.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu2.fetch.CacheLines                      771                       # Number of cache lines fetched
system.cpu2.fetch.IcacheSquashes                   81                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.rateDist::samples              8189                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             2.923922                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            3.706231                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                    4813     58.77%     58.77% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                     136      1.66%     60.43% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                      40      0.49%     60.92% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                     164      2.00%     62.93% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                      97      1.18%     64.11% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                     133      1.62%     65.73% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                     112      1.37%     67.10% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                      41      0.50%     67.60% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                    2653     32.40%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                8189                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.branchRate                 0.455805                       # Number of branch fetches per cycle
system.cpu2.fetch.rate                       1.918881                       # Number of inst fetches per cycle
system.cpu2.decode.IdleCycles                    2363                       # Number of cycles decode is idle
system.cpu2.decode.BlockedCycles                 2710                       # Number of cycles decode is blocked
system.cpu2.decode.RunCycles                     1228                       # Number of cycles decode is running
system.cpu2.decode.UnblockCycles                 1758                       # Number of cycles decode is unblocking
system.cpu2.decode.SquashCycles                   129                       # Number of cycles decode is squashing
system.cpu2.decode.BranchResolved                 226                       # Number of times decode resolved a branch
system.cpu2.decode.BranchMispred                   31                       # Number of times decode detected a branch misprediction
system.cpu2.decode.DecodedInsts                 22029                       # Number of instructions handled by decode
system.cpu2.decode.SquashedInsts                  118                       # Number of squashed instructions handled by decode
system.cpu2.rename.SquashCycles                   129                       # Number of cycles rename is squashing
system.cpu2.rename.IdleCycles                    2552                       # Number of cycles rename is idle
system.cpu2.rename.BlockCycles                    332                       # Number of cycles rename is blocking
system.cpu2.rename.serializeStallCycles          1272                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.RunCycles                     2777                       # Number of cycles rename is running
system.cpu2.rename.UnblockCycles                 1126                       # Number of cycles rename is unblocking
system.cpu2.rename.RenamedInsts                 21467                       # Number of instructions processed by rename
system.cpu2.rename.IQFullEvents                  1011                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.RenamedOperands              35994                       # Number of destination operands rename has renamed
system.cpu2.rename.RenameLookups               103837                       # Number of register rename lookups that rename has made
system.cpu2.rename.int_rename_lookups           28608                       # Number of integer rename lookups
system.cpu2.rename.CommittedMaps                31251                       # Number of HB maps that are committed
system.cpu2.rename.UndoneMaps                    4728                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.serializingInsts                41                       # count of serializing insts renamed
system.cpu2.rename.tempSerializingInsts            41                       # count of temporary serializing insts renamed
system.cpu2.rename.skidInsts                     2914                       # count of insts added to the skid buffer
system.cpu2.memDep0.insertedLoads                3064                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                921                       # Number of stores inserted to the mem dependence unit.
system.cpu2.memDep0.conflictingLoads              213                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores             110                       # Number of conflicting stores.
system.cpu2.iq.iqInstsAdded                     20924                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqNonSpecInstsAdded                 62                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqInstsIssued                    19180                       # Number of instructions issued
system.cpu2.iq.iqSquashedInstsIssued              357                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedInstsExamined           3216                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedOperandsExamined         9897                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.iqSquashedNonSpecRemoved             9                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.issued_per_cycle::samples         8189                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        2.342166                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       1.888995                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0               2944     35.95%     35.95% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                388      4.74%     40.69% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                246      3.00%     43.69% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                144      1.76%     45.45% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4               4467     54.55%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total           8189                       # Number of insts issued each cycle
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                15581     81.24%     81.24% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                  52      0.27%     81.51% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0      0.00%     81.51% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     81.51% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     81.51% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     81.51% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     81.51% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     81.51% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     81.51% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     81.51% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     81.51% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     81.51% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     81.51% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     81.51% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     81.51% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     81.51% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     81.51% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     81.51% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     81.51% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     81.51% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     81.51% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     81.51% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     81.51% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     81.51% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     81.51% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     81.51% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     81.51% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.51% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     81.51% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                2872     14.97%     96.48% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                675      3.52%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total                 19180                       # Type of FU issued
system.cpu2.iq.rate                          1.660462                       # Inst issue rate
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                         0                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.int_inst_queue_reads             46906                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_writes            24207                       # Number of integer instruction queue writes
system.cpu2.iq.int_inst_queue_wakeup_accesses        18886                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.int_alu_accesses                 19180                       # Number of integer alu accesses
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iew.lsq.thread0.forwLoads              13                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.squashedLoads          536                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.memOrderViolation            5                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.squashedStores          467                       # Number of stores squashed
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.rescheduledLoads           38                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.cacheBlocked            7                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewSquashCycles                   129                       # Number of cycles IEW is squashing
system.cpu2.iew.iewBlockCycles                    332                       # Number of cycles IEW is blocking
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.iewDispatchedInsts              20989                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewDispSquashedInsts               32                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispLoadInsts                 3064                       # Number of dispatched load instructions
system.cpu2.iew.iewDispStoreInsts                 921                       # Number of dispatched store instructions
system.cpu2.iew.iewDispNonSpecInsts                29                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.memOrderViolationEvents             5                       # Number of memory order violations
system.cpu2.iew.predictedTakenIncorrect            27                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.predictedNotTakenIncorrect           85                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.branchMispredicts                 112                       # Number of branch mispredicts detected at execute
system.cpu2.iew.iewExecutedInsts                19041                       # Number of executed instructions
system.cpu2.iew.iewExecLoadInsts                 2843                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts              139                       # Number of squashed instructions skipped in execute
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.exec_nop                            3                       # number of nop insts executed
system.cpu2.iew.exec_refs                        3439                       # number of memory reference insts executed
system.cpu2.iew.exec_branches                    4343                       # Number of branches executed
system.cpu2.iew.exec_stores                       596                       # Number of stores executed
system.cpu2.iew.exec_rate                    1.648429                       # Inst execution rate
system.cpu2.iew.wb_sent                         18926                       # cumulative count of insts sent to commit
system.cpu2.iew.wb_count                        18886                       # cumulative count of insts written-back
system.cpu2.iew.wb_producers                    13290                       # num instructions producing a value
system.cpu2.iew.wb_consumers                    26942                       # num instructions consuming a value
system.cpu2.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu2.iew.wb_rate                      1.635010                       # insts written-back per cycle
system.cpu2.iew.wb_fanout                    0.493282                       # average fanout of values written-back
system.cpu2.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu2.commit.commitSquashedInsts           3154                       # The number of squashed insts skipped by commit
system.cpu2.commit.commitNonSpecStalls             53                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.branchMispredicts              104                       # The number of times a branch was mispredicted
system.cpu2.commit.committed_per_cycle::samples         7727                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     2.299728                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     2.499853                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0         3204     41.46%     41.46% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1          756      9.78%     51.25% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2          195      2.52%     53.77% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3         1415     18.31%     72.08% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4          126      1.63%     73.72% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5         1382     17.89%     91.60% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6           90      1.16%     92.77% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7           47      0.61%     93.37% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8          512      6.63%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total         7727                       # Number of insts commited each cycle
system.cpu2.commit.committedInsts               17093                       # Number of instructions committed
system.cpu2.commit.committedOps                 17770                       # Number of ops (including micro ops) committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.refs                          2982                       # Number of memory references committed
system.cpu2.commit.loads                         2528                       # Number of loads committed
system.cpu2.commit.membars                         30                       # Number of memory barriers committed
system.cpu2.commit.branches                      4139                       # Number of branches committed
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.int_insts                    13749                       # Number of committed integer instructions.
system.cpu2.commit.function_calls                  74                       # Number of function calls committed.
system.cpu2.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu           14737     82.93%     82.93% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             51      0.29%     83.22% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0      0.00%     83.22% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     83.22% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     83.22% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     83.22% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     83.22% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     83.22% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     83.22% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     83.22% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     83.22% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     83.22% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     83.22% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     83.22% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     83.22% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     83.22% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     83.22% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     83.22% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     83.22% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     83.22% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     83.22% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     83.22% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     83.22% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     83.22% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     83.22% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     83.22% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     83.22% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.22% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.22% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead           2528     14.23%     97.45% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite           454      2.55%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total            17770                       # Class of committed instruction
system.cpu2.commit.bw_lim_events                  512                       # number cycles where commit BW limit reached
system.cpu2.rob.rob_reads                       27879                       # The number of ROB reads
system.cpu2.rob.rob_writes                      42383                       # The number of ROB writes
system.cpu2.timesIdled                             36                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.idleCycles                           3362                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.quiesceCycles                       58658                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.committedInsts                      17093                       # Number of Instructions Simulated
system.cpu2.committedOps                        17770                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              0.675774                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        0.675774                       # CPI: Total CPI of All Threads
system.cpu2.ipc                              1.479785                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        1.479785                       # IPC: Total IPC of All Threads
system.cpu2.int_regfile_reads                   25208                       # number of integer regfile reads
system.cpu2.int_regfile_writes                   8369                       # number of integer regfile writes
system.cpu2.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu2.cc_regfile_reads                    65307                       # number of cc regfile reads
system.cpu2.cc_regfile_writes                   24403                       # number of cc regfile writes
system.cpu2.misc_regfile_reads                   3840                       # number of misc regfile reads
system.cpu2.misc_regfile_writes                    14                       # number of misc regfile writes
system.cpu2.dcache.tags.replacements                0                       # number of replacements
system.cpu2.dcache.tags.tagsinuse            3.978002                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs               3133                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs               30                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs           104.433333                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data     3.978002                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.003885                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.003885                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           30                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.029297                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses             6512                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses            6512                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::cpu2.data         2708                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total           2708                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::cpu2.data          425                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total           425                       # number of WriteReq hits
system.cpu2.dcache.SoftPFReq_hits::cpu2.data            2                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu2.dcache.demand_hits::cpu2.data         3133                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total            3133                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::cpu2.data         3135                       # number of overall hits
system.cpu2.dcache.overall_hits::total           3135                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::cpu2.data           67                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total           67                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::cpu2.data           23                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total           23                       # number of WriteReq misses
system.cpu2.dcache.SoftPFReq_misses::cpu2.data            3                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu2.dcache.LoadLockedReq_misses::cpu2.data            3                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::cpu2.data            3                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::cpu2.data           90                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total            90                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::cpu2.data           93                       # number of overall misses
system.cpu2.dcache.overall_misses::total           93                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::cpu2.data      2281750                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total      2281750                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::cpu2.data      1196250                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      1196250                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::cpu2.data        37500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total        37500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::cpu2.data        37500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total        37500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.demand_miss_latency::cpu2.data      3478000                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total      3478000                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::cpu2.data      3478000                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total      3478000                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::cpu2.data         2775                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total         2775                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::cpu2.data          448                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total          448                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::cpu2.data            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::cpu2.data            3                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total            3                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::cpu2.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::cpu2.data         3223                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total         3223                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::cpu2.data         3228                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total         3228                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::cpu2.data     0.024144                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.024144                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::cpu2.data     0.051339                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.051339                       # miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::cpu2.data     0.600000                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.600000                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::cpu2.data            1                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::cpu2.data            1                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::cpu2.data     0.027924                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.027924                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::cpu2.data     0.028810                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.028810                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::cpu2.data 34055.970149                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 34055.970149                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::cpu2.data 52010.869565                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 52010.869565                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::cpu2.data        12500                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total        12500                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::cpu2.data        12500                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total        12500                       # average StoreCondReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::cpu2.data 38644.444444                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 38644.444444                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::cpu2.data 37397.849462                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 37397.849462                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets           31                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets           31                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.ReadReq_mshr_hits::cpu2.data           36                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total           36                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::cpu2.data           14                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total           14                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::cpu2.data           50                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total           50                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::cpu2.data           50                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total           50                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::cpu2.data           31                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total           31                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::cpu2.data            9                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total            9                       # number of WriteReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::cpu2.data            2                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::cpu2.data            3                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::cpu2.data            3                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::cpu2.data           40                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total           40                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::cpu2.data           42                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total           42                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::cpu2.data       945250                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total       945250                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::cpu2.data       358500                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total       358500                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::cpu2.data        18000                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total        18000                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::cpu2.data        28500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total        28500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::cpu2.data        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::cpu2.data      1303750                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total      1303750                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::cpu2.data      1321750                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total      1321750                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::cpu2.data     0.011171                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.011171                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::cpu2.data     0.020089                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.020089                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::cpu2.data     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::cpu2.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::cpu2.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::cpu2.data     0.012411                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.012411                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::cpu2.data     0.013011                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.013011                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::cpu2.data 30491.935484                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 30491.935484                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::cpu2.data 39833.333333                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 39833.333333                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::cpu2.data         9000                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total         9000                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu2.data         9500                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total         9500                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::cpu2.data         9500                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total         9500                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::cpu2.data 32593.750000                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 32593.750000                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::cpu2.data 31470.238095                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 31470.238095                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements                0                       # number of replacements
system.cpu2.icache.tags.tagsinuse            6.849123                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                683                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs               58                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs            11.775862                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst     6.849123                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.013377                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.013377                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           58                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           58                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.113281                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses             1600                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses            1600                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::cpu2.inst          683                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total            683                       # number of ReadReq hits
system.cpu2.icache.demand_hits::cpu2.inst          683                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total             683                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::cpu2.inst          683                       # number of overall hits
system.cpu2.icache.overall_hits::total            683                       # number of overall hits
system.cpu2.icache.ReadReq_misses::cpu2.inst           88                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           88                       # number of ReadReq misses
system.cpu2.icache.demand_misses::cpu2.inst           88                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            88                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::cpu2.inst           88                       # number of overall misses
system.cpu2.icache.overall_misses::total           88                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::cpu2.inst      5107000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      5107000                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::cpu2.inst      5107000                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      5107000                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::cpu2.inst      5107000                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      5107000                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::cpu2.inst          771                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total          771                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::cpu2.inst          771                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total          771                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::cpu2.inst          771                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total          771                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::cpu2.inst     0.114137                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.114137                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::cpu2.inst     0.114137                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.114137                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::cpu2.inst     0.114137                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.114137                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::cpu2.inst 58034.090909                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 58034.090909                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::cpu2.inst 58034.090909                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 58034.090909                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::cpu2.inst 58034.090909                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 58034.090909                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs           64                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs           64                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::cpu2.inst           30                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           30                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::cpu2.inst           30                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           30                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::cpu2.inst           30                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           30                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::cpu2.inst           58                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           58                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::cpu2.inst           58                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           58                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::cpu2.inst           58                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           58                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::cpu2.inst      3760000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      3760000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::cpu2.inst      3760000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      3760000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::cpu2.inst      3760000                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      3760000                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::cpu2.inst     0.075227                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.075227                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::cpu2.inst     0.075227                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.075227                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::cpu2.inst     0.075227                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.075227                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::cpu2.inst 64827.586207                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 64827.586207                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::cpu2.inst 64827.586207                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 64827.586207                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::cpu2.inst 64827.586207                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 64827.586207                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.branchPred.lookups                   4493                       # Number of BP lookups
system.cpu3.branchPred.condPredicted             4098                       # Number of conditional branches predicted
system.cpu3.branchPred.condIncorrect              114                       # Number of conditional branches incorrect
system.cpu3.branchPred.BTBLookups                4266                       # Number of BTB lookups
system.cpu3.branchPred.BTBHits                   2135                       # Number of BTB hits
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            50.046882                       # BTB Hit Percentage
system.cpu3.branchPred.usedRAS                    128                       # Number of times the RAS was used to get a target.
system.cpu3.branchPred.RASInCorrect                 1                       # Number of incorrect RAS predictions.
system.cpu3.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.itb.walker.walks                        0                       # Table walker walks requested
system.cpu3.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                           11252                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.fetch.icacheStallCycles              2440                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.Insts                         18949                       # Number of instructions fetch has processed
system.cpu3.fetch.Branches                       4493                       # Number of branches that fetch encountered
system.cpu3.fetch.predictedBranches              2263                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.Cycles                         5164                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.SquashCycles                    277                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu3.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu3.fetch.CacheLines                      657                       # Number of cache lines fetched
system.cpu3.fetch.IcacheSquashes                   70                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.rateDist::samples              7750                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             2.634968                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            3.622394                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                    4850     62.58%     62.58% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                     151      1.95%     64.53% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                      32      0.41%     64.94% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                     123      1.59%     66.53% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                      78      1.01%     67.54% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                     114      1.47%     69.01% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                      96      1.24%     70.25% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                      69      0.89%     71.14% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                    2237     28.86%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                7750                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.branchRate                 0.399307                       # Number of branch fetches per cycle
system.cpu3.fetch.rate                       1.684056                       # Number of inst fetches per cycle
system.cpu3.decode.IdleCycles                    2242                       # Number of cycles decode is idle
system.cpu3.decode.BlockedCycles                 2866                       # Number of cycles decode is blocked
system.cpu3.decode.RunCycles                     1127                       # Number of cycles decode is running
system.cpu3.decode.UnblockCycles                 1406                       # Number of cycles decode is unblocking
system.cpu3.decode.SquashCycles                   108                       # Number of cycles decode is squashing
system.cpu3.decode.BranchResolved                 184                       # Number of times decode resolved a branch
system.cpu3.decode.BranchMispred                   30                       # Number of times decode detected a branch misprediction
system.cpu3.decode.DecodedInsts                 18696                       # Number of instructions handled by decode
system.cpu3.decode.SquashedInsts                  111                       # Number of squashed instructions handled by decode
system.cpu3.rename.SquashCycles                   108                       # Number of cycles rename is squashing
system.cpu3.rename.IdleCycles                    2445                       # Number of cycles rename is idle
system.cpu3.rename.BlockCycles                    242                       # Number of cycles rename is blocking
system.cpu3.rename.serializeStallCycles          1615                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.RunCycles                     2314                       # Number of cycles rename is running
system.cpu3.rename.UnblockCycles                 1025                       # Number of cycles rename is unblocking
system.cpu3.rename.RenamedInsts                 18191                       # Number of instructions processed by rename
system.cpu3.rename.IQFullEvents                   887                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.RenamedOperands              30616                       # Number of destination operands rename has renamed
system.cpu3.rename.RenameLookups                88032                       # Number of register rename lookups that rename has made
system.cpu3.rename.int_rename_lookups           24303                       # Number of integer rename lookups
system.cpu3.rename.CommittedMaps                26947                       # Number of HB maps that are committed
system.cpu3.rename.UndoneMaps                    3665                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.serializingInsts                39                       # count of serializing insts renamed
system.cpu3.rename.tempSerializingInsts            39                       # count of temporary serializing insts renamed
system.cpu3.rename.skidInsts                     2848                       # count of insts added to the skid buffer
system.cpu3.memDep0.insertedLoads                2589                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                732                       # Number of stores inserted to the mem dependence unit.
system.cpu3.memDep0.conflictingLoads              203                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores             217                       # Number of conflicting stores.
system.cpu3.iq.iqInstsAdded                     17722                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqNonSpecInstsAdded                 55                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqInstsIssued                    16385                       # Number of instructions issued
system.cpu3.iq.iqSquashedInstsIssued              253                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedInstsExamined           2414                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedOperandsExamined         7520                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.iqSquashedNonSpecRemoved             5                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.issued_per_cycle::samples         7750                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        2.114194                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       1.918589                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0               3242     41.83%     41.83% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                346      4.46%     46.30% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                245      3.16%     49.46% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                119      1.54%     50.99% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4               3798     49.01%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total           7750                       # Number of insts issued each cycle
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                13359     81.53%     81.53% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                  52      0.32%     81.85% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0      0.00%     81.85% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     81.85% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     81.85% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     81.85% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     81.85% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     81.85% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     81.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     81.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     81.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     81.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     81.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     81.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     81.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     81.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     81.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     81.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     81.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     81.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     81.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     81.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     81.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     81.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     81.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     81.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     81.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     81.85% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                2454     14.98%     96.83% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                520      3.17%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total                 16385                       # Type of FU issued
system.cpu3.iq.rate                          1.456186                       # Inst issue rate
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                         0                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.int_inst_queue_reads             40773                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_writes            20201                       # Number of integer instruction queue writes
system.cpu3.iq.int_inst_queue_wakeup_accesses        16188                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.int_alu_accesses                 16385                       # Number of integer alu accesses
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iew.lsq.thread0.forwLoads               8                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.squashedLoads          398                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.memOrderViolation           10                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.squashedStores          321                       # Number of stores squashed
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.rescheduledLoads           26                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewSquashCycles                   108                       # Number of cycles IEW is squashing
system.cpu3.iew.iewBlockCycles                    242                       # Number of cycles IEW is blocking
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.iewDispatchedInsts              17780                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewDispSquashedInsts               40                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispLoadInsts                 2589                       # Number of dispatched load instructions
system.cpu3.iew.iewDispStoreInsts                 732                       # Number of dispatched store instructions
system.cpu3.iew.iewDispNonSpecInsts                26                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.memOrderViolationEvents            10                       # Number of memory order violations
system.cpu3.iew.predictedTakenIncorrect            18                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.predictedNotTakenIncorrect           70                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.branchMispredicts                  88                       # Number of branch mispredicts detected at execute
system.cpu3.iew.iewExecutedInsts                16287                       # Number of executed instructions
system.cpu3.iew.iewExecLoadInsts                 2431                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts               98                       # Number of squashed instructions skipped in execute
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.exec_nop                            3                       # number of nop insts executed
system.cpu3.iew.exec_refs                        2904                       # number of memory reference insts executed
system.cpu3.iew.exec_branches                    3714                       # Number of branches executed
system.cpu3.iew.exec_stores                       473                       # Number of stores executed
system.cpu3.iew.exec_rate                    1.447476                       # Inst execution rate
system.cpu3.iew.wb_sent                         16228                       # cumulative count of insts sent to commit
system.cpu3.iew.wb_count                        16188                       # cumulative count of insts written-back
system.cpu3.iew.wb_producers                    11386                       # num instructions producing a value
system.cpu3.iew.wb_consumers                    23012                       # num instructions consuming a value
system.cpu3.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu3.iew.wb_rate                      1.438678                       # insts written-back per cycle
system.cpu3.iew.wb_fanout                    0.494785                       # average fanout of values written-back
system.cpu3.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu3.commit.commitSquashedInsts           2349                       # The number of squashed insts skipped by commit
system.cpu3.commit.commitNonSpecStalls             50                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.branchMispredicts               84                       # The number of times a branch was mispredicted
system.cpu3.commit.committed_per_cycle::samples         7399                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     2.076362                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     2.482593                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0         3418     46.20%     46.20% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1          818     11.06%     57.25% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2          135      1.82%     59.08% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3         1180     15.95%     75.02% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4           60      0.81%     75.83% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5         1173     15.85%     91.69% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6          111      1.50%     93.19% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7           68      0.92%     94.11% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8          436      5.89%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total         7399                       # Number of insts commited each cycle
system.cpu3.commit.committedInsts               14765                       # Number of instructions committed
system.cpu3.commit.committedOps                 15363                       # Number of ops (including micro ops) committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.refs                          2602                       # Number of memory references committed
system.cpu3.commit.loads                         2191                       # Number of loads committed
system.cpu3.commit.membars                         27                       # Number of memory barriers committed
system.cpu3.commit.branches                      3559                       # Number of branches committed
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.int_insts                    11907                       # Number of committed integer instructions.
system.cpu3.commit.function_calls                  65                       # Number of function calls committed.
system.cpu3.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu           12710     82.73%     82.73% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             51      0.33%     83.06% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0      0.00%     83.06% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     83.06% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     83.06% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     83.06% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     83.06% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     83.06% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     83.06% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     83.06% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     83.06% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     83.06% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     83.06% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     83.06% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     83.06% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     83.06% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     83.06% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     83.06% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     83.06% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     83.06% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     83.06% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     83.06% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     83.06% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     83.06% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     83.06% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     83.06% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     83.06% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.06% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.06% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead           2191     14.26%     97.32% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite           411      2.68%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total            15363                       # Class of committed instruction
system.cpu3.commit.bw_lim_events                  436                       # number cycles where commit BW limit reached
system.cpu3.rob.rob_reads                       24428                       # The number of ROB reads
system.cpu3.rob.rob_writes                      35844                       # The number of ROB writes
system.cpu3.timesIdled                             43                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.idleCycles                           3502                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.quiesceCycles                       58957                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.committedInsts                      14765                       # Number of Instructions Simulated
system.cpu3.committedOps                        15363                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              0.762072                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        0.762072                       # CPI: Total CPI of All Threads
system.cpu3.ipc                              1.312211                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        1.312211                       # IPC: Total IPC of All Threads
system.cpu3.int_regfile_reads                   21578                       # number of integer regfile reads
system.cpu3.int_regfile_writes                   7249                       # number of integer regfile writes
system.cpu3.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu3.cc_regfile_reads                    55977                       # number of cc regfile reads
system.cpu3.cc_regfile_writes                   20876                       # number of cc regfile writes
system.cpu3.misc_regfile_reads                   3338                       # number of misc regfile reads
system.cpu3.misc_regfile_writes                    13                       # number of misc regfile writes
system.cpu3.dcache.tags.replacements                0                       # number of replacements
system.cpu3.dcache.tags.tagsinuse            4.284174                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs               2725                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs               35                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            77.857143                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data     4.284174                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.004184                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.004184                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           35                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0           35                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.034180                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses             5645                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses            5645                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::cpu3.data         2333                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total           2333                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::cpu3.data          382                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total           382                       # number of WriteReq hits
system.cpu3.dcache.SoftPFReq_hits::cpu3.data            2                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu3.dcache.LoadLockedReq_hits::cpu3.data            1                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu3.dcache.demand_hits::cpu3.data         2715                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total            2715                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::cpu3.data         2717                       # number of overall hits
system.cpu3.dcache.overall_hits::total           2717                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::cpu3.data           51                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total           51                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::cpu3.data           22                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total           22                       # number of WriteReq misses
system.cpu3.dcache.SoftPFReq_misses::cpu3.data            3                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu3.dcache.LoadLockedReq_misses::cpu3.data            4                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::cpu3.data            3                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::cpu3.data           73                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total            73                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::cpu3.data           76                       # number of overall misses
system.cpu3.dcache.overall_misses::total           76                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::cpu3.data      2129749                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total      2129749                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::cpu3.data      1375250                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total      1375250                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::cpu3.data        49000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total        49000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::cpu3.data        37500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total        37500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.demand_miss_latency::cpu3.data      3504999                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total      3504999                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::cpu3.data      3504999                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total      3504999                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::cpu3.data         2384                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total         2384                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::cpu3.data          404                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total          404                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::cpu3.data            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::cpu3.data            5                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total            5                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::cpu3.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::cpu3.data         2788                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total         2788                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::cpu3.data         2793                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total         2793                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::cpu3.data     0.021393                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.021393                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::cpu3.data     0.054455                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.054455                       # miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::cpu3.data     0.600000                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.600000                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::cpu3.data     0.800000                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.800000                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::cpu3.data            1                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::cpu3.data     0.026184                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.026184                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::cpu3.data     0.027211                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.027211                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::cpu3.data 41759.784314                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 41759.784314                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::cpu3.data 62511.363636                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 62511.363636                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::cpu3.data        12250                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total        12250                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::cpu3.data        12500                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total        12500                       # average StoreCondReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::cpu3.data 48013.684932                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 48013.684932                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::cpu3.data 46118.407895                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 46118.407895                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.ReadReq_mshr_hits::cpu3.data           21                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total           21                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::cpu3.data           12                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total           12                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::cpu3.data           33                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total           33                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::cpu3.data           33                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total           33                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::cpu3.data           30                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total           30                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::cpu3.data           10                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           10                       # number of WriteReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::cpu3.data            2                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::cpu3.data            4                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::cpu3.data            3                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::cpu3.data           40                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total           40                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::cpu3.data           42                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total           42                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::cpu3.data      1462751                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total      1462751                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::cpu3.data       438000                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total       438000                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::cpu3.data        18000                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total        18000                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::cpu3.data        37000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total        37000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::cpu3.data        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::cpu3.data      1900751                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total      1900751                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::cpu3.data      1918751                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total      1918751                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::cpu3.data     0.012584                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.012584                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::cpu3.data     0.024752                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.024752                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::cpu3.data     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::cpu3.data     0.800000                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.800000                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::cpu3.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::cpu3.data     0.014347                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.014347                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::cpu3.data     0.015038                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.015038                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::cpu3.data 48758.366667                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 48758.366667                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::cpu3.data        43800                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total        43800                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::cpu3.data         9000                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total         9000                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu3.data         9250                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total         9250                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::cpu3.data         9500                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total         9500                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::cpu3.data 47518.775000                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 47518.775000                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::cpu3.data 45684.547619                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 45684.547619                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements                0                       # number of replacements
system.cpu3.icache.tags.tagsinuse            6.044440                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                579                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs               53                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs            10.924528                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst     6.044440                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst     0.011806                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.011806                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           53                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           53                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.103516                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses             1367                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses            1367                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::cpu3.inst          579                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total            579                       # number of ReadReq hits
system.cpu3.icache.demand_hits::cpu3.inst          579                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total             579                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::cpu3.inst          579                       # number of overall hits
system.cpu3.icache.overall_hits::total            579                       # number of overall hits
system.cpu3.icache.ReadReq_misses::cpu3.inst           78                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           78                       # number of ReadReq misses
system.cpu3.icache.demand_misses::cpu3.inst           78                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            78                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::cpu3.inst           78                       # number of overall misses
system.cpu3.icache.overall_misses::total           78                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::cpu3.inst      4595000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      4595000                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::cpu3.inst      4595000                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      4595000                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::cpu3.inst      4595000                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      4595000                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::cpu3.inst          657                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total          657                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::cpu3.inst          657                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total          657                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::cpu3.inst          657                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total          657                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::cpu3.inst     0.118721                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.118721                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::cpu3.inst     0.118721                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.118721                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::cpu3.inst     0.118721                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.118721                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::cpu3.inst 58910.256410                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 58910.256410                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::cpu3.inst 58910.256410                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 58910.256410                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::cpu3.inst 58910.256410                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 58910.256410                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs           88                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs           88                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::cpu3.inst           25                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           25                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::cpu3.inst           25                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           25                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::cpu3.inst           25                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           25                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::cpu3.inst           53                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           53                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::cpu3.inst           53                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           53                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::cpu3.inst           53                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           53                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::cpu3.inst      3549000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      3549000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::cpu3.inst      3549000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      3549000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::cpu3.inst      3549000                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      3549000                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::cpu3.inst     0.080670                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.080670                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::cpu3.inst     0.080670                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.080670                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::cpu3.inst     0.080670                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.080670                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::cpu3.inst 66962.264151                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 66962.264151                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::cpu3.inst 66962.264151                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 66962.264151                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::cpu3.inst 66962.264151                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 66962.264151                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                1029                       # Transaction distribution
system.membus.trans_dist::ReadResp               1028                       # Transaction distribution
system.membus.trans_dist::Writeback                 4                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               11                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq             11                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              22                       # Transaction distribution
system.membus.trans_dist::ReadExReq               167                       # Transaction distribution
system.membus.trans_dist::ReadExResp              167                       # Transaction distribution
system.membus.pkt_count_system.cpu0.icache.mem_side::system.mem_ctrls.port         1193                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::system.mem_ctrls.port          625                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.icache.mem_side::system.mem_ctrls.port          104                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::system.mem_ctrls.port           63                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.icache.mem_side::system.mem_ctrls.port          116                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.dcache.mem_side::system.mem_ctrls.port           64                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.icache.mem_side::system.mem_ctrls.port          106                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.dcache.mem_side::system.mem_ctrls.port           65                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   2336                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.icache.mem_side::system.mem_ctrls.port        38144                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::system.mem_ctrls.port        19520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.icache.mem_side::system.mem_ctrls.port         3328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::system.mem_ctrls.port          960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.icache.mem_side::system.mem_ctrls.port         3712                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.dcache.mem_side::system.mem_ctrls.port         1024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.icache.mem_side::system.mem_ctrls.port         3392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.dcache.mem_side::system.mem_ctrls.port         1024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   71104                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              103                       # Total snoops (count)
system.membus.snoop_fanout::samples              1222                       # Request fanout histogram
system.membus.snoop_fanout::mean                    7                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::5                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::6                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::7                    1222    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::8                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               7                       # Request fanout histogram
system.membus.snoop_fanout::max_value               7                       # Request fanout histogram
system.membus.snoop_fanout::total                1222                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1490498                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               4.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy            3169500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              9.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy            1651995                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              4.7                       # Layer utilization (%)
system.membus.respLayer5.occupancy             277750                       # Layer occupancy (ticks)
system.membus.respLayer5.utilization              0.8                       # Layer utilization (%)
system.membus.respLayer6.occupancy             232750                       # Layer occupancy (ticks)
system.membus.respLayer6.utilization              0.7                       # Layer utilization (%)
system.membus.respLayer9.occupancy             308000                       # Layer occupancy (ticks)
system.membus.respLayer9.utilization              0.9                       # Layer utilization (%)
system.membus.respLayer10.occupancy            230250                       # Layer occupancy (ticks)
system.membus.respLayer10.utilization             0.7                       # Layer utilization (%)
system.membus.respLayer13.occupancy            280500                       # Layer occupancy (ticks)
system.membus.respLayer13.utilization             0.8                       # Layer utilization (%)
system.membus.respLayer14.occupancy            228749                       # Layer occupancy (ticks)
system.membus.respLayer14.utilization             0.7                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
