-- -------------------------------------------------------------
-- 
-- File Name: C:\ultrazohm_sw\ip_cores\parallel_8_min_cost_function\hdlsrc\parallel_8_min_cost_function\parallel_8_sim_min_cost_function_src_Compare_To_Constant7.vhd
-- Created: 2022-11-16 09:06:43
-- 
-- Generated by MATLAB 9.12 and HDL Coder 3.20
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: parallel_8_sim_min_cost_function_src_Compare_To_Constant7
-- Source Path: parallel_8_min_cost_function/Min_cost_function_and_vopt1/Compare To Constant7
-- Hierarchy Level: 1
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;

ENTITY parallel_8_sim_min_cost_function_src_Compare_To_Constant7 IS
  PORT( u                                 :   IN    std_logic_vector(32 DOWNTO 0);  -- sfix33
        y                                 :   OUT   std_logic
        );
END parallel_8_sim_min_cost_function_src_Compare_To_Constant7;


ARCHITECTURE rtl OF parallel_8_sim_min_cost_function_src_Compare_To_Constant7 IS

  -- Signals
  SIGNAL u_signed                         : signed(32 DOWNTO 0);  -- sfix33
  SIGNAL Constant_out1                    : signed(32 DOWNTO 0);  -- sfix33
  SIGNAL Compare_relop1                   : std_logic;

BEGIN
  u_signed <= signed(u);

  Constant_out1 <= to_signed(57, 33);

  
  Compare_relop1 <= '1' WHEN u_signed <= Constant_out1 ELSE
      '0';

  y <= Compare_relop1;

END rtl;

