Classic Timing Analyzer report for tutor2
Tue Feb 20 11:30:25 2024
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'CLK_48Mhz'
  7. Clock Setup: 'SW0_PULSE'
  8. tsu
  9. tco
 10. th
 11. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                         ;
+------------------------------+-------+---------------+------------------------------------------------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+------------+-----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From                                                                                   ; To                                                                                     ; From Clock ; To Clock  ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+------------+-----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 6.139 ns                                       ; KEY3_ACLR                                                                              ; LCD_Display:inst1|CLK_COUNT_400HZ[0]                                                   ; --         ; CLK_48Mhz ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 11.952 ns                                      ; LCD_Display:inst1|LCD_RW_INT                                                           ; LCD_RW                                                                                 ; CLK_48Mhz  ; --        ; 0            ;
; Worst-case th                ; N/A   ; None          ; -2.421 ns                                      ; KEY3_ACLR                                                                              ; LCD_Display:inst1|CHAR_COUNT[1]                                                        ; --         ; CLK_48Mhz ; 0            ;
; Clock Setup: 'CLK_48Mhz'     ; N/A   ; None          ; 242.37 MHz ( period = 4.126 ns )               ; LCD_Display:inst1|CHAR_COUNT[4]                                                        ; LCD_Display:inst1|DATA_BUS_VALUE[4]                                                    ; CLK_48Mhz  ; CLK_48Mhz ; 0            ;
; Clock Setup: 'SW0_PULSE'     ; N/A   ; None          ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_u2i:auto_generated|safe_q[0] ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_u2i:auto_generated|safe_q[7] ; SW0_PULSE  ; SW0_PULSE ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;                                                                                        ;                                                                                        ;            ;           ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+------------+-----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; Off                ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; CLK_48Mhz       ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; SW0_PULSE       ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLK_48Mhz'                                                                                                                                                                                                                                                                         ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------+---------------------------------------------+------------+-----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                  ; To                                          ; From Clock ; To Clock  ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------+---------------------------------------------+------------+-----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 242.37 MHz ( period = 4.126 ns )                    ; LCD_Display:inst1|CHAR_COUNT[4]       ; LCD_Display:inst1|DATA_BUS_VALUE[5]         ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.914 ns                ;
; N/A                                     ; 242.37 MHz ( period = 4.126 ns )                    ; LCD_Display:inst1|CHAR_COUNT[4]       ; LCD_Display:inst1|DATA_BUS_VALUE[4]         ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.914 ns                ;
; N/A                                     ; 245.22 MHz ( period = 4.078 ns )                    ; LCD_Display:inst1|CHAR_COUNT[0]       ; LCD_Display:inst1|DATA_BUS_VALUE[5]         ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.866 ns                ;
; N/A                                     ; 245.22 MHz ( period = 4.078 ns )                    ; LCD_Display:inst1|CHAR_COUNT[0]       ; LCD_Display:inst1|DATA_BUS_VALUE[4]         ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.866 ns                ;
; N/A                                     ; 248.45 MHz ( period = 4.025 ns )                    ; LCD_Display:inst1|CHAR_COUNT[1]       ; LCD_Display:inst1|DATA_BUS_VALUE[5]         ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.813 ns                ;
; N/A                                     ; 248.45 MHz ( period = 4.025 ns )                    ; LCD_Display:inst1|CHAR_COUNT[1]       ; LCD_Display:inst1|DATA_BUS_VALUE[4]         ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.813 ns                ;
; N/A                                     ; 250.38 MHz ( period = 3.994 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; LCD_Display:inst1|CLK_COUNT_400HZ[9]        ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.780 ns                ;
; N/A                                     ; 250.38 MHz ( period = 3.994 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; LCD_Display:inst1|CLK_COUNT_400HZ[5]        ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.780 ns                ;
; N/A                                     ; 250.38 MHz ( period = 3.994 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; LCD_Display:inst1|CLK_COUNT_400HZ[6]        ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.780 ns                ;
; N/A                                     ; 250.38 MHz ( period = 3.994 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; LCD_Display:inst1|CLK_COUNT_400HZ[8]        ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.780 ns                ;
; N/A                                     ; 250.38 MHz ( period = 3.994 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; LCD_Display:inst1|CLK_COUNT_400HZ[7]        ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.780 ns                ;
; N/A                                     ; 250.38 MHz ( period = 3.994 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; LCD_Display:inst1|CLK_COUNT_400HZ[4]        ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.780 ns                ;
; N/A                                     ; 250.38 MHz ( period = 3.994 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; LCD_Display:inst1|CLK_COUNT_400HZ[3]        ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.780 ns                ;
; N/A                                     ; 250.38 MHz ( period = 3.994 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; LCD_Display:inst1|CLK_COUNT_400HZ[2]        ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.780 ns                ;
; N/A                                     ; 250.38 MHz ( period = 3.994 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; LCD_Display:inst1|CLK_COUNT_400HZ[1]        ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.780 ns                ;
; N/A                                     ; 250.38 MHz ( period = 3.994 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; LCD_Display:inst1|CLK_COUNT_400HZ[0]        ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.780 ns                ;
; N/A                                     ; 250.94 MHz ( period = 3.985 ns )                    ; LCD_Display:inst1|CHAR_COUNT[4]       ; LCD_Display:inst1|DATA_BUS_VALUE[6]         ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.773 ns                ;
; N/A                                     ; 252.84 MHz ( period = 3.955 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[6]  ; LCD_Display:inst1|CLK_COUNT_400HZ[9]        ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.741 ns                ;
; N/A                                     ; 252.84 MHz ( period = 3.955 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[6]  ; LCD_Display:inst1|CLK_COUNT_400HZ[5]        ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.741 ns                ;
; N/A                                     ; 252.84 MHz ( period = 3.955 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[6]  ; LCD_Display:inst1|CLK_COUNT_400HZ[6]        ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.741 ns                ;
; N/A                                     ; 252.84 MHz ( period = 3.955 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[6]  ; LCD_Display:inst1|CLK_COUNT_400HZ[8]        ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.741 ns                ;
; N/A                                     ; 252.84 MHz ( period = 3.955 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[6]  ; LCD_Display:inst1|CLK_COUNT_400HZ[7]        ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.741 ns                ;
; N/A                                     ; 252.84 MHz ( period = 3.955 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[6]  ; LCD_Display:inst1|CLK_COUNT_400HZ[4]        ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.741 ns                ;
; N/A                                     ; 252.84 MHz ( period = 3.955 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[6]  ; LCD_Display:inst1|CLK_COUNT_400HZ[3]        ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.741 ns                ;
; N/A                                     ; 252.84 MHz ( period = 3.955 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[6]  ; LCD_Display:inst1|CLK_COUNT_400HZ[2]        ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.741 ns                ;
; N/A                                     ; 252.84 MHz ( period = 3.955 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[6]  ; LCD_Display:inst1|CLK_COUNT_400HZ[1]        ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.741 ns                ;
; N/A                                     ; 252.84 MHz ( period = 3.955 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[6]  ; LCD_Display:inst1|CLK_COUNT_400HZ[0]        ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.741 ns                ;
; N/A                                     ; 254.00 MHz ( period = 3.937 ns )                    ; LCD_Display:inst1|CHAR_COUNT[0]       ; LCD_Display:inst1|DATA_BUS_VALUE[6]         ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.725 ns                ;
; N/A                                     ; 257.47 MHz ( period = 3.884 ns )                    ; LCD_Display:inst1|CHAR_COUNT[1]       ; LCD_Display:inst1|DATA_BUS_VALUE[6]         ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.672 ns                ;
; N/A                                     ; 258.67 MHz ( period = 3.866 ns )                    ; LCD_Display:inst1|CHAR_COUNT[3]       ; LCD_Display:inst1|DATA_BUS_VALUE[5]         ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.654 ns                ;
; N/A                                     ; 258.67 MHz ( period = 3.866 ns )                    ; LCD_Display:inst1|CHAR_COUNT[3]       ; LCD_Display:inst1|DATA_BUS_VALUE[4]         ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.654 ns                ;
; N/A                                     ; 260.28 MHz ( period = 3.842 ns )                    ; LCD_Display:inst1|CHAR_COUNT[2]       ; LCD_Display:inst1|DATA_BUS_VALUE[5]         ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.630 ns                ;
; N/A                                     ; 260.28 MHz ( period = 3.842 ns )                    ; LCD_Display:inst1|CHAR_COUNT[2]       ; LCD_Display:inst1|DATA_BUS_VALUE[4]         ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.630 ns                ;
; N/A                                     ; 260.35 MHz ( period = 3.841 ns )                    ; LCD_Display:inst1|CHAR_COUNT[4]       ; LCD_Display:inst1|DATA_BUS_VALUE[3]         ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.628 ns                ;
; N/A                                     ; 261.37 MHz ( period = 3.826 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[8]  ; LCD_Display:inst1|CLK_COUNT_400HZ[9]        ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.612 ns                ;
; N/A                                     ; 261.37 MHz ( period = 3.826 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[8]  ; LCD_Display:inst1|CLK_COUNT_400HZ[5]        ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.612 ns                ;
; N/A                                     ; 261.37 MHz ( period = 3.826 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[8]  ; LCD_Display:inst1|CLK_COUNT_400HZ[6]        ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.612 ns                ;
; N/A                                     ; 261.37 MHz ( period = 3.826 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[8]  ; LCD_Display:inst1|CLK_COUNT_400HZ[8]        ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.612 ns                ;
; N/A                                     ; 261.37 MHz ( period = 3.826 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[8]  ; LCD_Display:inst1|CLK_COUNT_400HZ[7]        ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.612 ns                ;
; N/A                                     ; 261.37 MHz ( period = 3.826 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[8]  ; LCD_Display:inst1|CLK_COUNT_400HZ[4]        ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.612 ns                ;
; N/A                                     ; 261.37 MHz ( period = 3.826 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[8]  ; LCD_Display:inst1|CLK_COUNT_400HZ[3]        ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.612 ns                ;
; N/A                                     ; 261.37 MHz ( period = 3.826 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[8]  ; LCD_Display:inst1|CLK_COUNT_400HZ[2]        ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.612 ns                ;
; N/A                                     ; 261.37 MHz ( period = 3.826 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[8]  ; LCD_Display:inst1|CLK_COUNT_400HZ[1]        ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.612 ns                ;
; N/A                                     ; 261.37 MHz ( period = 3.826 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[8]  ; LCD_Display:inst1|CLK_COUNT_400HZ[0]        ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.612 ns                ;
; N/A                                     ; 263.64 MHz ( period = 3.793 ns )                    ; LCD_Display:inst1|CHAR_COUNT[0]       ; LCD_Display:inst1|DATA_BUS_VALUE[3]         ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.580 ns                ;
; N/A                                     ; 265.25 MHz ( period = 3.770 ns )                    ; LCD_Display:inst1|CHAR_COUNT[4]       ; LCD_Display:inst1|DATA_BUS_VALUE[1]         ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.557 ns                ;
; N/A                                     ; 267.38 MHz ( period = 3.740 ns )                    ; LCD_Display:inst1|CHAR_COUNT[1]       ; LCD_Display:inst1|DATA_BUS_VALUE[3]         ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.527 ns                ;
; N/A                                     ; 268.46 MHz ( period = 3.725 ns )                    ; LCD_Display:inst1|CHAR_COUNT[3]       ; LCD_Display:inst1|DATA_BUS_VALUE[6]         ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.513 ns                ;
; N/A                                     ; 268.67 MHz ( period = 3.722 ns )                    ; LCD_Display:inst1|CHAR_COUNT[0]       ; LCD_Display:inst1|DATA_BUS_VALUE[1]         ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.509 ns                ;
; N/A                                     ; 270.20 MHz ( period = 3.701 ns )                    ; LCD_Display:inst1|CHAR_COUNT[2]       ; LCD_Display:inst1|DATA_BUS_VALUE[6]         ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.489 ns                ;
; N/A                                     ; 271.15 MHz ( period = 3.688 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[7]  ; LCD_Display:inst1|CLK_COUNT_400HZ[9]        ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.474 ns                ;
; N/A                                     ; 271.15 MHz ( period = 3.688 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[7]  ; LCD_Display:inst1|CLK_COUNT_400HZ[5]        ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.474 ns                ;
; N/A                                     ; 271.15 MHz ( period = 3.688 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[7]  ; LCD_Display:inst1|CLK_COUNT_400HZ[6]        ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.474 ns                ;
; N/A                                     ; 271.15 MHz ( period = 3.688 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[7]  ; LCD_Display:inst1|CLK_COUNT_400HZ[8]        ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.474 ns                ;
; N/A                                     ; 271.15 MHz ( period = 3.688 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[7]  ; LCD_Display:inst1|CLK_COUNT_400HZ[7]        ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.474 ns                ;
; N/A                                     ; 271.15 MHz ( period = 3.688 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[7]  ; LCD_Display:inst1|CLK_COUNT_400HZ[4]        ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.474 ns                ;
; N/A                                     ; 271.15 MHz ( period = 3.688 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[7]  ; LCD_Display:inst1|CLK_COUNT_400HZ[3]        ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.474 ns                ;
; N/A                                     ; 271.15 MHz ( period = 3.688 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[7]  ; LCD_Display:inst1|CLK_COUNT_400HZ[2]        ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.474 ns                ;
; N/A                                     ; 271.15 MHz ( period = 3.688 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[7]  ; LCD_Display:inst1|CLK_COUNT_400HZ[1]        ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.474 ns                ;
; N/A                                     ; 271.15 MHz ( period = 3.688 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[7]  ; LCD_Display:inst1|CLK_COUNT_400HZ[0]        ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.474 ns                ;
; N/A                                     ; 272.41 MHz ( period = 3.671 ns )                    ; LCD_Display:inst1|CHAR_COUNT[4]       ; LCD_Display:inst1|DATA_BUS_VALUE[0]         ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.458 ns                ;
; N/A                                     ; 272.55 MHz ( period = 3.669 ns )                    ; LCD_Display:inst1|CHAR_COUNT[1]       ; LCD_Display:inst1|DATA_BUS_VALUE[1]         ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.456 ns                ;
; N/A                                     ; 276.01 MHz ( period = 3.623 ns )                    ; LCD_Display:inst1|CHAR_COUNT[0]       ; LCD_Display:inst1|DATA_BUS_VALUE[0]         ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.410 ns                ;
; N/A                                     ; 277.55 MHz ( period = 3.603 ns )                    ; LCD_Display:inst1|CHAR_COUNT[3]       ; LCD_Display:inst1|DATA_BUS_VALUE[3]         ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.390 ns                ;
; N/A                                     ; 279.41 MHz ( period = 3.579 ns )                    ; LCD_Display:inst1|CHAR_COUNT[2]       ; LCD_Display:inst1|DATA_BUS_VALUE[3]         ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.366 ns                ;
; N/A                                     ; 280.11 MHz ( period = 3.570 ns )                    ; LCD_Display:inst1|CHAR_COUNT[1]       ; LCD_Display:inst1|DATA_BUS_VALUE[0]         ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.357 ns                ;
; N/A                                     ; 280.19 MHz ( period = 3.569 ns )                    ; LCD_Display:inst1|CHAR_COUNT[3]       ; LCD_Display:inst1|DATA_BUS_VALUE[1]         ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.356 ns                ;
; N/A                                     ; 282.49 MHz ( period = 3.540 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; LCD_Display:inst1|CLK_COUNT_400HZ[15]       ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.323 ns                ;
; N/A                                     ; 282.49 MHz ( period = 3.540 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; LCD_Display:inst1|CLK_COUNT_400HZ[16]       ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.323 ns                ;
; N/A                                     ; 282.49 MHz ( period = 3.540 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; LCD_Display:inst1|CLK_COUNT_400HZ[17]       ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.323 ns                ;
; N/A                                     ; 282.49 MHz ( period = 3.540 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; LCD_Display:inst1|CLK_COUNT_400HZ[18]       ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.323 ns                ;
; N/A                                     ; 282.49 MHz ( period = 3.540 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; LCD_Display:inst1|CLK_COUNT_400HZ[19]       ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.323 ns                ;
; N/A                                     ; 282.49 MHz ( period = 3.540 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; LCD_Display:inst1|CLK_COUNT_400HZ[13]       ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.323 ns                ;
; N/A                                     ; 282.49 MHz ( period = 3.540 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; LCD_Display:inst1|CLK_COUNT_400HZ[14]       ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.323 ns                ;
; N/A                                     ; 282.49 MHz ( period = 3.540 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; LCD_Display:inst1|CLK_COUNT_400HZ[12]       ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.323 ns                ;
; N/A                                     ; 282.49 MHz ( period = 3.540 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; LCD_Display:inst1|CLK_COUNT_400HZ[10]       ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.323 ns                ;
; N/A                                     ; 282.49 MHz ( period = 3.540 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; LCD_Display:inst1|CLK_COUNT_400HZ[11]       ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.323 ns                ;
; N/A                                     ; 283.93 MHz ( period = 3.522 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[10] ; LCD_Display:inst1|CLK_COUNT_400HZ[9]        ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.311 ns                ;
; N/A                                     ; 283.93 MHz ( period = 3.522 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[10] ; LCD_Display:inst1|CLK_COUNT_400HZ[5]        ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.311 ns                ;
; N/A                                     ; 283.93 MHz ( period = 3.522 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[10] ; LCD_Display:inst1|CLK_COUNT_400HZ[6]        ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.311 ns                ;
; N/A                                     ; 283.93 MHz ( period = 3.522 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[10] ; LCD_Display:inst1|CLK_COUNT_400HZ[8]        ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.311 ns                ;
; N/A                                     ; 283.93 MHz ( period = 3.522 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[10] ; LCD_Display:inst1|CLK_COUNT_400HZ[7]        ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.311 ns                ;
; N/A                                     ; 283.93 MHz ( period = 3.522 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[10] ; LCD_Display:inst1|CLK_COUNT_400HZ[4]        ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.311 ns                ;
; N/A                                     ; 283.93 MHz ( period = 3.522 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[10] ; LCD_Display:inst1|CLK_COUNT_400HZ[3]        ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.311 ns                ;
; N/A                                     ; 283.93 MHz ( period = 3.522 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[10] ; LCD_Display:inst1|CLK_COUNT_400HZ[2]        ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.311 ns                ;
; N/A                                     ; 283.93 MHz ( period = 3.522 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[10] ; LCD_Display:inst1|CLK_COUNT_400HZ[1]        ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.311 ns                ;
; N/A                                     ; 283.93 MHz ( period = 3.522 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[10] ; LCD_Display:inst1|CLK_COUNT_400HZ[0]        ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.311 ns                ;
; N/A                                     ; 285.63 MHz ( period = 3.501 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[6]  ; LCD_Display:inst1|CLK_COUNT_400HZ[15]       ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.284 ns                ;
; N/A                                     ; 285.63 MHz ( period = 3.501 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[6]  ; LCD_Display:inst1|CLK_COUNT_400HZ[16]       ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.284 ns                ;
; N/A                                     ; 285.63 MHz ( period = 3.501 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[6]  ; LCD_Display:inst1|CLK_COUNT_400HZ[17]       ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.284 ns                ;
; N/A                                     ; 285.63 MHz ( period = 3.501 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[6]  ; LCD_Display:inst1|CLK_COUNT_400HZ[18]       ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.284 ns                ;
; N/A                                     ; 285.63 MHz ( period = 3.501 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[6]  ; LCD_Display:inst1|CLK_COUNT_400HZ[19]       ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.284 ns                ;
; N/A                                     ; 285.63 MHz ( period = 3.501 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[6]  ; LCD_Display:inst1|CLK_COUNT_400HZ[13]       ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.284 ns                ;
; N/A                                     ; 285.63 MHz ( period = 3.501 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[6]  ; LCD_Display:inst1|CLK_COUNT_400HZ[14]       ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.284 ns                ;
; N/A                                     ; 285.63 MHz ( period = 3.501 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[6]  ; LCD_Display:inst1|CLK_COUNT_400HZ[12]       ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.284 ns                ;
; N/A                                     ; 285.63 MHz ( period = 3.501 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[6]  ; LCD_Display:inst1|CLK_COUNT_400HZ[10]       ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.284 ns                ;
; N/A                                     ; 285.63 MHz ( period = 3.501 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[6]  ; LCD_Display:inst1|CLK_COUNT_400HZ[11]       ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.284 ns                ;
; N/A                                     ; 289.02 MHz ( period = 3.460 ns )                    ; LCD_Display:inst1|CHAR_COUNT[2]       ; LCD_Display:inst1|DATA_BUS_VALUE[1]         ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.247 ns                ;
; N/A                                     ; 290.70 MHz ( period = 3.440 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[9]  ; LCD_Display:inst1|CLK_COUNT_400HZ[9]        ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.226 ns                ;
; N/A                                     ; 290.70 MHz ( period = 3.440 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[9]  ; LCD_Display:inst1|CLK_COUNT_400HZ[5]        ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.226 ns                ;
; N/A                                     ; 290.70 MHz ( period = 3.440 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[9]  ; LCD_Display:inst1|CLK_COUNT_400HZ[6]        ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.226 ns                ;
; N/A                                     ; 290.70 MHz ( period = 3.440 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[9]  ; LCD_Display:inst1|CLK_COUNT_400HZ[8]        ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.226 ns                ;
; N/A                                     ; 290.70 MHz ( period = 3.440 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[9]  ; LCD_Display:inst1|CLK_COUNT_400HZ[7]        ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.226 ns                ;
; N/A                                     ; 290.70 MHz ( period = 3.440 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[9]  ; LCD_Display:inst1|CLK_COUNT_400HZ[4]        ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.226 ns                ;
; N/A                                     ; 290.70 MHz ( period = 3.440 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[9]  ; LCD_Display:inst1|CLK_COUNT_400HZ[3]        ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.226 ns                ;
; N/A                                     ; 290.70 MHz ( period = 3.440 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[9]  ; LCD_Display:inst1|CLK_COUNT_400HZ[2]        ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.226 ns                ;
; N/A                                     ; 290.70 MHz ( period = 3.440 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[9]  ; LCD_Display:inst1|CLK_COUNT_400HZ[1]        ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.226 ns                ;
; N/A                                     ; 290.70 MHz ( period = 3.440 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[9]  ; LCD_Display:inst1|CLK_COUNT_400HZ[0]        ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.226 ns                ;
; N/A                                     ; 292.83 MHz ( period = 3.415 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; LCD_Display:inst1|CLK_400HZ                 ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 2.695 ns                ;
; N/A                                     ; 293.17 MHz ( period = 3.411 ns )                    ; LCD_Display:inst1|CHAR_COUNT[3]       ; LCD_Display:inst1|DATA_BUS_VALUE[0]         ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.198 ns                ;
; N/A                                     ; 295.25 MHz ( period = 3.387 ns )                    ; LCD_Display:inst1|CHAR_COUNT[2]       ; LCD_Display:inst1|DATA_BUS_VALUE[0]         ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.174 ns                ;
; N/A                                     ; 295.95 MHz ( period = 3.379 ns )                    ; LCD_Display:inst1|state.MODE_SET      ; LCD_Display:inst1|DATA_BUS_VALUE[5]         ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.166 ns                ;
; N/A                                     ; 295.95 MHz ( period = 3.379 ns )                    ; LCD_Display:inst1|state.MODE_SET      ; LCD_Display:inst1|DATA_BUS_VALUE[4]         ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.166 ns                ;
; N/A                                     ; 296.21 MHz ( period = 3.376 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[6]  ; LCD_Display:inst1|CLK_400HZ                 ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 2.656 ns                ;
; N/A                                     ; 296.56 MHz ( period = 3.372 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[8]  ; LCD_Display:inst1|CLK_COUNT_400HZ[15]       ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.155 ns                ;
; N/A                                     ; 296.56 MHz ( period = 3.372 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[8]  ; LCD_Display:inst1|CLK_COUNT_400HZ[16]       ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.155 ns                ;
; N/A                                     ; 296.56 MHz ( period = 3.372 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[8]  ; LCD_Display:inst1|CLK_COUNT_400HZ[17]       ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.155 ns                ;
; N/A                                     ; 296.56 MHz ( period = 3.372 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[8]  ; LCD_Display:inst1|CLK_COUNT_400HZ[18]       ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.155 ns                ;
; N/A                                     ; 296.56 MHz ( period = 3.372 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[8]  ; LCD_Display:inst1|CLK_COUNT_400HZ[19]       ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.155 ns                ;
; N/A                                     ; 296.56 MHz ( period = 3.372 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[8]  ; LCD_Display:inst1|CLK_COUNT_400HZ[13]       ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.155 ns                ;
; N/A                                     ; 296.56 MHz ( period = 3.372 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[8]  ; LCD_Display:inst1|CLK_COUNT_400HZ[14]       ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.155 ns                ;
; N/A                                     ; 296.56 MHz ( period = 3.372 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[8]  ; LCD_Display:inst1|CLK_COUNT_400HZ[12]       ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.155 ns                ;
; N/A                                     ; 296.56 MHz ( period = 3.372 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[8]  ; LCD_Display:inst1|CLK_COUNT_400HZ[10]       ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.155 ns                ;
; N/A                                     ; 296.56 MHz ( period = 3.372 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[8]  ; LCD_Display:inst1|CLK_COUNT_400HZ[11]       ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.155 ns                ;
; N/A                                     ; 300.30 MHz ( period = 3.330 ns )                    ; LCD_Display:inst1|CHAR_COUNT[4]       ; LCD_Display:inst1|DATA_BUS_VALUE[2]         ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.117 ns                ;
; N/A                                     ; 304.69 MHz ( period = 3.282 ns )                    ; LCD_Display:inst1|CHAR_COUNT[0]       ; LCD_Display:inst1|DATA_BUS_VALUE[2]         ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.069 ns                ;
; N/A                                     ; 307.98 MHz ( period = 3.247 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[8]  ; LCD_Display:inst1|CLK_400HZ                 ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 2.527 ns                ;
; N/A                                     ; 309.02 MHz ( period = 3.236 ns )                    ; LCD_Display:inst1|CHAR_COUNT[2]       ; LCD_Display:inst1|DATA_BUS_VALUE[2]         ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.023 ns                ;
; N/A                                     ; 309.21 MHz ( period = 3.234 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[7]  ; LCD_Display:inst1|CLK_COUNT_400HZ[15]       ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.017 ns                ;
; N/A                                     ; 309.21 MHz ( period = 3.234 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[7]  ; LCD_Display:inst1|CLK_COUNT_400HZ[16]       ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.017 ns                ;
; N/A                                     ; 309.21 MHz ( period = 3.234 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[7]  ; LCD_Display:inst1|CLK_COUNT_400HZ[17]       ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.017 ns                ;
; N/A                                     ; 309.21 MHz ( period = 3.234 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[7]  ; LCD_Display:inst1|CLK_COUNT_400HZ[18]       ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.017 ns                ;
; N/A                                     ; 309.21 MHz ( period = 3.234 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[7]  ; LCD_Display:inst1|CLK_COUNT_400HZ[19]       ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.017 ns                ;
; N/A                                     ; 309.21 MHz ( period = 3.234 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[7]  ; LCD_Display:inst1|CLK_COUNT_400HZ[13]       ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.017 ns                ;
; N/A                                     ; 309.21 MHz ( period = 3.234 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[7]  ; LCD_Display:inst1|CLK_COUNT_400HZ[14]       ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.017 ns                ;
; N/A                                     ; 309.21 MHz ( period = 3.234 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[7]  ; LCD_Display:inst1|CLK_COUNT_400HZ[12]       ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.017 ns                ;
; N/A                                     ; 309.21 MHz ( period = 3.234 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[7]  ; LCD_Display:inst1|CLK_COUNT_400HZ[10]       ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.017 ns                ;
; N/A                                     ; 309.21 MHz ( period = 3.234 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[7]  ; LCD_Display:inst1|CLK_COUNT_400HZ[11]       ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.017 ns                ;
; N/A                                     ; 309.69 MHz ( period = 3.229 ns )                    ; LCD_Display:inst1|CHAR_COUNT[1]       ; LCD_Display:inst1|DATA_BUS_VALUE[2]         ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.016 ns                ;
; N/A                                     ; 318.57 MHz ( period = 3.139 ns )                    ; LCD_Display:inst1|state.Print_String  ; LCD_Display:inst1|DATA_BUS_VALUE[5]         ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 2.926 ns                ;
; N/A                                     ; 318.57 MHz ( period = 3.139 ns )                    ; LCD_Display:inst1|state.Print_String  ; LCD_Display:inst1|DATA_BUS_VALUE[4]         ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 2.926 ns                ;
; N/A                                     ; 321.34 MHz ( period = 3.112 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[11] ; LCD_Display:inst1|CLK_COUNT_400HZ[9]        ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 2.901 ns                ;
; N/A                                     ; 321.34 MHz ( period = 3.112 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[11] ; LCD_Display:inst1|CLK_COUNT_400HZ[5]        ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 2.901 ns                ;
; N/A                                     ; 321.34 MHz ( period = 3.112 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[11] ; LCD_Display:inst1|CLK_COUNT_400HZ[6]        ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 2.901 ns                ;
; N/A                                     ; 321.34 MHz ( period = 3.112 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[11] ; LCD_Display:inst1|CLK_COUNT_400HZ[8]        ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 2.901 ns                ;
; N/A                                     ; 321.34 MHz ( period = 3.112 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[11] ; LCD_Display:inst1|CLK_COUNT_400HZ[7]        ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 2.901 ns                ;
; N/A                                     ; 321.34 MHz ( period = 3.112 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[11] ; LCD_Display:inst1|CLK_COUNT_400HZ[4]        ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 2.901 ns                ;
; N/A                                     ; 321.34 MHz ( period = 3.112 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[11] ; LCD_Display:inst1|CLK_COUNT_400HZ[3]        ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 2.901 ns                ;
; N/A                                     ; 321.34 MHz ( period = 3.112 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[11] ; LCD_Display:inst1|CLK_COUNT_400HZ[2]        ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 2.901 ns                ;
; N/A                                     ; 321.34 MHz ( period = 3.112 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[11] ; LCD_Display:inst1|CLK_COUNT_400HZ[1]        ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 2.901 ns                ;
; N/A                                     ; 321.34 MHz ( period = 3.112 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[11] ; LCD_Display:inst1|CLK_COUNT_400HZ[0]        ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 2.901 ns                ;
; N/A                                     ; 321.54 MHz ( period = 3.110 ns )                    ; LCD_Display:inst1|state.RETURN_HOME   ; LCD_Display:inst1|DATA_BUS_VALUE[5]         ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 2.896 ns                ;
; N/A                                     ; 321.54 MHz ( period = 3.110 ns )                    ; LCD_Display:inst1|state.RETURN_HOME   ; LCD_Display:inst1|DATA_BUS_VALUE[4]         ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 2.896 ns                ;
; N/A                                     ; 321.65 MHz ( period = 3.109 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[7]  ; LCD_Display:inst1|CLK_400HZ                 ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 2.389 ns                ;
; N/A                                     ; 325.95 MHz ( period = 3.068 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[10] ; LCD_Display:inst1|CLK_COUNT_400HZ[15]       ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 2.854 ns                ;
; N/A                                     ; 325.95 MHz ( period = 3.068 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[10] ; LCD_Display:inst1|CLK_COUNT_400HZ[16]       ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 2.854 ns                ;
; N/A                                     ; 325.95 MHz ( period = 3.068 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[10] ; LCD_Display:inst1|CLK_COUNT_400HZ[17]       ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 2.854 ns                ;
; N/A                                     ; 325.95 MHz ( period = 3.068 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[10] ; LCD_Display:inst1|CLK_COUNT_400HZ[18]       ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 2.854 ns                ;
; N/A                                     ; 325.95 MHz ( period = 3.068 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[10] ; LCD_Display:inst1|CLK_COUNT_400HZ[19]       ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 2.854 ns                ;
; N/A                                     ; 325.95 MHz ( period = 3.068 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[10] ; LCD_Display:inst1|CLK_COUNT_400HZ[13]       ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 2.854 ns                ;
; N/A                                     ; 325.95 MHz ( period = 3.068 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[10] ; LCD_Display:inst1|CLK_COUNT_400HZ[14]       ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 2.854 ns                ;
; N/A                                     ; 325.95 MHz ( period = 3.068 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[10] ; LCD_Display:inst1|CLK_COUNT_400HZ[12]       ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 2.854 ns                ;
; N/A                                     ; 325.95 MHz ( period = 3.068 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[10] ; LCD_Display:inst1|CLK_COUNT_400HZ[10]       ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 2.854 ns                ;
; N/A                                     ; 325.95 MHz ( period = 3.068 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[10] ; LCD_Display:inst1|CLK_COUNT_400HZ[11]       ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 2.854 ns                ;
; N/A                                     ; 326.58 MHz ( period = 3.062 ns )                    ; LCD_Display:inst1|CHAR_COUNT[2]       ; LCD_Display:inst1|next_command.Print_String ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 2.850 ns                ;
; N/A                                     ; 327.12 MHz ( period = 3.057 ns )                    ; LCD_Display:inst1|CHAR_COUNT[3]       ; LCD_Display:inst1|DATA_BUS_VALUE[2]         ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 2.844 ns                ;
; N/A                                     ; 328.30 MHz ( period = 3.046 ns )                    ; LCD_Display:inst1|state.LINE2         ; LCD_Display:inst1|DATA_BUS_VALUE[5]         ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 2.832 ns                ;
; N/A                                     ; 328.30 MHz ( period = 3.046 ns )                    ; LCD_Display:inst1|state.LINE2         ; LCD_Display:inst1|DATA_BUS_VALUE[4]         ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 2.832 ns                ;
; N/A                                     ; 334.90 MHz ( period = 2.986 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[9]  ; LCD_Display:inst1|CLK_COUNT_400HZ[15]       ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 2.769 ns                ;
; N/A                                     ; 334.90 MHz ( period = 2.986 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[9]  ; LCD_Display:inst1|CLK_COUNT_400HZ[16]       ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 2.769 ns                ;
; N/A                                     ; 334.90 MHz ( period = 2.986 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[9]  ; LCD_Display:inst1|CLK_COUNT_400HZ[17]       ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 2.769 ns                ;
; N/A                                     ; 334.90 MHz ( period = 2.986 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[9]  ; LCD_Display:inst1|CLK_COUNT_400HZ[18]       ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 2.769 ns                ;
; N/A                                     ; 334.90 MHz ( period = 2.986 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[9]  ; LCD_Display:inst1|CLK_COUNT_400HZ[19]       ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 2.769 ns                ;
; N/A                                     ; 334.90 MHz ( period = 2.986 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[9]  ; LCD_Display:inst1|CLK_COUNT_400HZ[13]       ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 2.769 ns                ;
; N/A                                     ; 334.90 MHz ( period = 2.986 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[9]  ; LCD_Display:inst1|CLK_COUNT_400HZ[14]       ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 2.769 ns                ;
; N/A                                     ; 334.90 MHz ( period = 2.986 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[9]  ; LCD_Display:inst1|CLK_COUNT_400HZ[12]       ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 2.769 ns                ;
; N/A                                     ; 334.90 MHz ( period = 2.986 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[9]  ; LCD_Display:inst1|CLK_COUNT_400HZ[10]       ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 2.769 ns                ;
; N/A                                     ; 334.90 MHz ( period = 2.986 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[9]  ; LCD_Display:inst1|CLK_COUNT_400HZ[11]       ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 2.769 ns                ;
; N/A                                     ; 336.70 MHz ( period = 2.970 ns )                    ; LCD_Display:inst1|state.HOLD          ; LCD_Display:inst1|DATA_BUS_VALUE[2]         ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 2.756 ns                ;
; N/A                                     ; 336.81 MHz ( period = 2.969 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[0]  ; LCD_Display:inst1|CLK_COUNT_400HZ[19]       ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 2.752 ns                ;
; N/A                                     ; 339.79 MHz ( period = 2.943 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[10] ; LCD_Display:inst1|CLK_400HZ                 ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 2.226 ns                ;
; N/A                                     ; 345.07 MHz ( period = 2.898 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[0]  ; LCD_Display:inst1|CLK_COUNT_400HZ[18]       ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 2.681 ns                ;
; N/A                                     ; 345.30 MHz ( period = 2.896 ns )                    ; LCD_Display:inst1|state.DISPLAY_OFF   ; LCD_Display:inst1|DATA_BUS_VALUE[5]         ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 2.683 ns                ;
; N/A                                     ; 345.30 MHz ( period = 2.896 ns )                    ; LCD_Display:inst1|state.DISPLAY_OFF   ; LCD_Display:inst1|DATA_BUS_VALUE[4]         ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 2.683 ns                ;
; N/A                                     ; 348.92 MHz ( period = 2.866 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[1]  ; LCD_Display:inst1|CLK_COUNT_400HZ[19]       ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 2.649 ns                ;
; N/A                                     ; 349.53 MHz ( period = 2.861 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[9]  ; LCD_Display:inst1|CLK_400HZ                 ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 2.141 ns                ;
; N/A                                     ; 351.86 MHz ( period = 2.842 ns )                    ; LCD_Display:inst1|CHAR_COUNT[4]       ; LCD_Display:inst1|next_command.Print_String ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 2.630 ns                ;
; N/A                                     ; 352.49 MHz ( period = 2.837 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ; LCD_Display:inst1|CLK_COUNT_400HZ[9]        ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 2.626 ns                ;
; N/A                                     ; 352.49 MHz ( period = 2.837 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ; LCD_Display:inst1|CLK_COUNT_400HZ[5]        ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 2.626 ns                ;
; N/A                                     ; 352.49 MHz ( period = 2.837 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ; LCD_Display:inst1|CLK_COUNT_400HZ[6]        ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 2.626 ns                ;
; N/A                                     ; 352.49 MHz ( period = 2.837 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ; LCD_Display:inst1|CLK_COUNT_400HZ[8]        ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 2.626 ns                ;
; N/A                                     ; 352.49 MHz ( period = 2.837 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ; LCD_Display:inst1|CLK_COUNT_400HZ[7]        ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 2.626 ns                ;
; N/A                                     ; 352.49 MHz ( period = 2.837 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ; LCD_Display:inst1|CLK_COUNT_400HZ[4]        ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 2.626 ns                ;
; N/A                                     ; 352.49 MHz ( period = 2.837 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ; LCD_Display:inst1|CLK_COUNT_400HZ[3]        ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 2.626 ns                ;
; N/A                                     ; 352.49 MHz ( period = 2.837 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ; LCD_Display:inst1|CLK_COUNT_400HZ[2]        ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 2.626 ns                ;
; N/A                                     ; 352.49 MHz ( period = 2.837 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ; LCD_Display:inst1|CLK_COUNT_400HZ[1]        ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 2.626 ns                ;
; N/A                                     ; 352.49 MHz ( period = 2.837 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ; LCD_Display:inst1|CLK_COUNT_400HZ[0]        ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 2.626 ns                ;
; N/A                                     ; 353.36 MHz ( period = 2.830 ns )                    ; LCD_Display:inst1|CHAR_COUNT[1]       ; LCD_Display:inst1|next_command.Print_String ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 2.618 ns                ;
; N/A                                     ; 357.65 MHz ( period = 2.796 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ; LCD_Display:inst1|CLK_COUNT_400HZ[2]        ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 2.585 ns                ;
; N/A                                     ; 357.65 MHz ( period = 2.796 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ; LCD_Display:inst1|CLK_COUNT_400HZ[1]        ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 2.585 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                       ;                                             ;            ;           ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------+---------------------------------------------+------------+-----------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'SW0_PULSE'                                                                                                                                                                                                                                                                                                                              ;
+-------+------------------------------------------------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+------------+-----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                                                   ; To                                                                                     ; From Clock ; To Clock  ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+------------+-----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_u2i:auto_generated|safe_q[0] ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_u2i:auto_generated|safe_q[7] ; SW0_PULSE  ; SW0_PULSE ; None                        ; None                      ; 1.669 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_u2i:auto_generated|safe_q[0] ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_u2i:auto_generated|safe_q[6] ; SW0_PULSE  ; SW0_PULSE ; None                        ; None                      ; 1.598 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_u2i:auto_generated|safe_q[1] ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_u2i:auto_generated|safe_q[7] ; SW0_PULSE  ; SW0_PULSE ; None                        ; None                      ; 1.556 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_u2i:auto_generated|safe_q[0] ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_u2i:auto_generated|safe_q[5] ; SW0_PULSE  ; SW0_PULSE ; None                        ; None                      ; 1.527 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_u2i:auto_generated|safe_q[2] ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_u2i:auto_generated|safe_q[7] ; SW0_PULSE  ; SW0_PULSE ; None                        ; None                      ; 1.524 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_u2i:auto_generated|safe_q[1] ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_u2i:auto_generated|safe_q[6] ; SW0_PULSE  ; SW0_PULSE ; None                        ; None                      ; 1.485 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_u2i:auto_generated|safe_q[0] ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_u2i:auto_generated|safe_q[4] ; SW0_PULSE  ; SW0_PULSE ; None                        ; None                      ; 1.456 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_u2i:auto_generated|safe_q[2] ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_u2i:auto_generated|safe_q[6] ; SW0_PULSE  ; SW0_PULSE ; None                        ; None                      ; 1.453 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_u2i:auto_generated|safe_q[3] ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_u2i:auto_generated|safe_q[7] ; SW0_PULSE  ; SW0_PULSE ; None                        ; None                      ; 1.418 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_u2i:auto_generated|safe_q[1] ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_u2i:auto_generated|safe_q[5] ; SW0_PULSE  ; SW0_PULSE ; None                        ; None                      ; 1.414 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_u2i:auto_generated|safe_q[4] ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_u2i:auto_generated|safe_q[7] ; SW0_PULSE  ; SW0_PULSE ; None                        ; None                      ; 1.386 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_u2i:auto_generated|safe_q[0] ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_u2i:auto_generated|safe_q[3] ; SW0_PULSE  ; SW0_PULSE ; None                        ; None                      ; 1.385 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_u2i:auto_generated|safe_q[2] ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_u2i:auto_generated|safe_q[5] ; SW0_PULSE  ; SW0_PULSE ; None                        ; None                      ; 1.382 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_u2i:auto_generated|safe_q[3] ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_u2i:auto_generated|safe_q[6] ; SW0_PULSE  ; SW0_PULSE ; None                        ; None                      ; 1.347 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_u2i:auto_generated|safe_q[1] ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_u2i:auto_generated|safe_q[4] ; SW0_PULSE  ; SW0_PULSE ; None                        ; None                      ; 1.343 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_u2i:auto_generated|safe_q[4] ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_u2i:auto_generated|safe_q[6] ; SW0_PULSE  ; SW0_PULSE ; None                        ; None                      ; 1.315 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_u2i:auto_generated|safe_q[0] ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_u2i:auto_generated|safe_q[2] ; SW0_PULSE  ; SW0_PULSE ; None                        ; None                      ; 1.314 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_u2i:auto_generated|safe_q[2] ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_u2i:auto_generated|safe_q[4] ; SW0_PULSE  ; SW0_PULSE ; None                        ; None                      ; 1.311 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_u2i:auto_generated|safe_q[3] ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_u2i:auto_generated|safe_q[5] ; SW0_PULSE  ; SW0_PULSE ; None                        ; None                      ; 1.276 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_u2i:auto_generated|safe_q[5] ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_u2i:auto_generated|safe_q[7] ; SW0_PULSE  ; SW0_PULSE ; None                        ; None                      ; 1.276 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_u2i:auto_generated|safe_q[1] ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_u2i:auto_generated|safe_q[3] ; SW0_PULSE  ; SW0_PULSE ; None                        ; None                      ; 1.272 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_u2i:auto_generated|safe_q[4] ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_u2i:auto_generated|safe_q[5] ; SW0_PULSE  ; SW0_PULSE ; None                        ; None                      ; 1.244 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_u2i:auto_generated|safe_q[0] ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_u2i:auto_generated|safe_q[1] ; SW0_PULSE  ; SW0_PULSE ; None                        ; None                      ; 1.243 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_u2i:auto_generated|safe_q[2] ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_u2i:auto_generated|safe_q[3] ; SW0_PULSE  ; SW0_PULSE ; None                        ; None                      ; 1.240 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_u2i:auto_generated|safe_q[5] ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_u2i:auto_generated|safe_q[6] ; SW0_PULSE  ; SW0_PULSE ; None                        ; None                      ; 1.205 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_u2i:auto_generated|safe_q[6] ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_u2i:auto_generated|safe_q[7] ; SW0_PULSE  ; SW0_PULSE ; None                        ; None                      ; 1.205 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_u2i:auto_generated|safe_q[3] ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_u2i:auto_generated|safe_q[4] ; SW0_PULSE  ; SW0_PULSE ; None                        ; None                      ; 1.205 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_u2i:auto_generated|safe_q[1] ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_u2i:auto_generated|safe_q[2] ; SW0_PULSE  ; SW0_PULSE ; None                        ; None                      ; 1.201 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_u2i:auto_generated|safe_q[4] ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_u2i:auto_generated|safe_q[4] ; SW0_PULSE  ; SW0_PULSE ; None                        ; None                      ; 0.858 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_u2i:auto_generated|safe_q[0] ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_u2i:auto_generated|safe_q[0] ; SW0_PULSE  ; SW0_PULSE ; None                        ; None                      ; 0.857 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_u2i:auto_generated|safe_q[2] ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_u2i:auto_generated|safe_q[2] ; SW0_PULSE  ; SW0_PULSE ; None                        ; None                      ; 0.854 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_u2i:auto_generated|safe_q[5] ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_u2i:auto_generated|safe_q[5] ; SW0_PULSE  ; SW0_PULSE ; None                        ; None                      ; 0.822 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_u2i:auto_generated|safe_q[6] ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_u2i:auto_generated|safe_q[6] ; SW0_PULSE  ; SW0_PULSE ; None                        ; None                      ; 0.822 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_u2i:auto_generated|safe_q[3] ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_u2i:auto_generated|safe_q[3] ; SW0_PULSE  ; SW0_PULSE ; None                        ; None                      ; 0.822 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_u2i:auto_generated|safe_q[1] ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_u2i:auto_generated|safe_q[1] ; SW0_PULSE  ; SW0_PULSE ; None                        ; None                      ; 0.818 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_u2i:auto_generated|safe_q[7] ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_u2i:auto_generated|safe_q[7] ; SW0_PULSE  ; SW0_PULSE ; None                        ; None                      ; 0.547 ns                ;
+-------+------------------------------------------------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+------------+-----------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------------------------------------+
; tsu                                                                                               ;
+-------+--------------+------------+-----------+---------------------------------------+-----------+
; Slack ; Required tsu ; Actual tsu ; From      ; To                                    ; To Clock  ;
+-------+--------------+------------+-----------+---------------------------------------+-----------+
; N/A   ; None         ; 6.139 ns   ; KEY3_ACLR ; LCD_Display:inst1|CLK_COUNT_400HZ[9]  ; CLK_48Mhz ;
; N/A   ; None         ; 6.139 ns   ; KEY3_ACLR ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; CLK_48Mhz ;
; N/A   ; None         ; 6.139 ns   ; KEY3_ACLR ; LCD_Display:inst1|CLK_COUNT_400HZ[6]  ; CLK_48Mhz ;
; N/A   ; None         ; 6.139 ns   ; KEY3_ACLR ; LCD_Display:inst1|CLK_COUNT_400HZ[8]  ; CLK_48Mhz ;
; N/A   ; None         ; 6.139 ns   ; KEY3_ACLR ; LCD_Display:inst1|CLK_COUNT_400HZ[7]  ; CLK_48Mhz ;
; N/A   ; None         ; 6.139 ns   ; KEY3_ACLR ; LCD_Display:inst1|CLK_COUNT_400HZ[4]  ; CLK_48Mhz ;
; N/A   ; None         ; 6.139 ns   ; KEY3_ACLR ; LCD_Display:inst1|CLK_COUNT_400HZ[3]  ; CLK_48Mhz ;
; N/A   ; None         ; 6.139 ns   ; KEY3_ACLR ; LCD_Display:inst1|CLK_COUNT_400HZ[2]  ; CLK_48Mhz ;
; N/A   ; None         ; 6.139 ns   ; KEY3_ACLR ; LCD_Display:inst1|CLK_COUNT_400HZ[1]  ; CLK_48Mhz ;
; N/A   ; None         ; 6.139 ns   ; KEY3_ACLR ; LCD_Display:inst1|CLK_COUNT_400HZ[0]  ; CLK_48Mhz ;
; N/A   ; None         ; 5.762 ns   ; KEY3_ACLR ; LCD_Display:inst1|CLK_400HZ           ; CLK_48Mhz ;
; N/A   ; None         ; 5.685 ns   ; KEY3_ACLR ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; CLK_48Mhz ;
; N/A   ; None         ; 5.685 ns   ; KEY3_ACLR ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ; CLK_48Mhz ;
; N/A   ; None         ; 5.685 ns   ; KEY3_ACLR ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ; CLK_48Mhz ;
; N/A   ; None         ; 5.685 ns   ; KEY3_ACLR ; LCD_Display:inst1|CLK_COUNT_400HZ[18] ; CLK_48Mhz ;
; N/A   ; None         ; 5.685 ns   ; KEY3_ACLR ; LCD_Display:inst1|CLK_COUNT_400HZ[19] ; CLK_48Mhz ;
; N/A   ; None         ; 5.685 ns   ; KEY3_ACLR ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; CLK_48Mhz ;
; N/A   ; None         ; 5.685 ns   ; KEY3_ACLR ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ; CLK_48Mhz ;
; N/A   ; None         ; 5.685 ns   ; KEY3_ACLR ; LCD_Display:inst1|CLK_COUNT_400HZ[12] ; CLK_48Mhz ;
; N/A   ; None         ; 5.685 ns   ; KEY3_ACLR ; LCD_Display:inst1|CLK_COUNT_400HZ[10] ; CLK_48Mhz ;
; N/A   ; None         ; 5.685 ns   ; KEY3_ACLR ; LCD_Display:inst1|CLK_COUNT_400HZ[11] ; CLK_48Mhz ;
; N/A   ; None         ; 2.651 ns   ; KEY3_ACLR ; LCD_Display:inst1|CHAR_COUNT[3]       ; CLK_48Mhz ;
; N/A   ; None         ; 2.651 ns   ; KEY3_ACLR ; LCD_Display:inst1|CHAR_COUNT[4]       ; CLK_48Mhz ;
; N/A   ; None         ; 2.651 ns   ; KEY3_ACLR ; LCD_Display:inst1|CHAR_COUNT[0]       ; CLK_48Mhz ;
; N/A   ; None         ; 2.651 ns   ; KEY3_ACLR ; LCD_Display:inst1|CHAR_COUNT[2]       ; CLK_48Mhz ;
; N/A   ; None         ; 2.651 ns   ; KEY3_ACLR ; LCD_Display:inst1|CHAR_COUNT[1]       ; CLK_48Mhz ;
+-------+--------------+------------+-----------+---------------------------------------+-----------+


+----------------------------------------------------------------------------------------------------+
; tco                                                                                                ;
+-------+--------------+------------+-------------------------------------+-------------+------------+
; Slack ; Required tco ; Actual tco ; From                                ; To          ; From Clock ;
+-------+--------------+------------+-------------------------------------+-------------+------------+
; N/A   ; None         ; 11.952 ns  ; LCD_Display:inst1|LCD_RW_INT        ; LCD_RW      ; CLK_48Mhz  ;
; N/A   ; None         ; 11.916 ns  ; LCD_Display:inst1|LCD_RW_INT        ; DATA_BUS[2] ; CLK_48Mhz  ;
; N/A   ; None         ; 11.916 ns  ; LCD_Display:inst1|LCD_RW_INT        ; DATA_BUS[3] ; CLK_48Mhz  ;
; N/A   ; None         ; 11.916 ns  ; LCD_Display:inst1|LCD_RW_INT        ; DATA_BUS[6] ; CLK_48Mhz  ;
; N/A   ; None         ; 11.914 ns  ; LCD_Display:inst1|LCD_RW_INT        ; DATA_BUS[0] ; CLK_48Mhz  ;
; N/A   ; None         ; 11.914 ns  ; LCD_Display:inst1|LCD_RW_INT        ; DATA_BUS[1] ; CLK_48Mhz  ;
; N/A   ; None         ; 11.910 ns  ; LCD_Display:inst1|LCD_RW_INT        ; DATA_BUS[7] ; CLK_48Mhz  ;
; N/A   ; None         ; 11.906 ns  ; LCD_Display:inst1|LCD_RW_INT        ; DATA_BUS[5] ; CLK_48Mhz  ;
; N/A   ; None         ; 11.896 ns  ; LCD_Display:inst1|LCD_RW_INT        ; DATA_BUS[4] ; CLK_48Mhz  ;
; N/A   ; None         ; 11.618 ns  ; LCD_Display:inst1|DATA_BUS_VALUE[0] ; DATA_BUS[0] ; CLK_48Mhz  ;
; N/A   ; None         ; 11.561 ns  ; LCD_Display:inst1|DATA_BUS_VALUE[7] ; DATA_BUS[7] ; CLK_48Mhz  ;
; N/A   ; None         ; 11.497 ns  ; LCD_Display:inst1|LCD_RS            ; LCD_RS      ; CLK_48Mhz  ;
; N/A   ; None         ; 11.364 ns  ; LCD_Display:inst1|DATA_BUS_VALUE[2] ; DATA_BUS[2] ; CLK_48Mhz  ;
; N/A   ; None         ; 11.079 ns  ; LCD_Display:inst1|DATA_BUS_VALUE[4] ; DATA_BUS[4] ; CLK_48Mhz  ;
; N/A   ; None         ; 10.867 ns  ; LCD_Display:inst1|LCD_E             ; LCD_E       ; CLK_48Mhz  ;
; N/A   ; None         ; 10.639 ns  ; LCD_Display:inst1|DATA_BUS_VALUE[6] ; DATA_BUS[6] ; CLK_48Mhz  ;
; N/A   ; None         ; 10.630 ns  ; LCD_Display:inst1|DATA_BUS_VALUE[1] ; DATA_BUS[1] ; CLK_48Mhz  ;
; N/A   ; None         ; 10.531 ns  ; LCD_Display:inst1|DATA_BUS_VALUE[5] ; DATA_BUS[5] ; CLK_48Mhz  ;
; N/A   ; None         ; 10.516 ns  ; LCD_Display:inst1|DATA_BUS_VALUE[3] ; DATA_BUS[3] ; CLK_48Mhz  ;
+-------+--------------+------------+-------------------------------------+-------------+------------+


+---------------------------------------------------------------------------------------------------------+
; th                                                                                                      ;
+---------------+-------------+-----------+-----------+---------------------------------------+-----------+
; Minimum Slack ; Required th ; Actual th ; From      ; To                                    ; To Clock  ;
+---------------+-------------+-----------+-----------+---------------------------------------+-----------+
; N/A           ; None        ; -2.421 ns ; KEY3_ACLR ; LCD_Display:inst1|CHAR_COUNT[3]       ; CLK_48Mhz ;
; N/A           ; None        ; -2.421 ns ; KEY3_ACLR ; LCD_Display:inst1|CHAR_COUNT[4]       ; CLK_48Mhz ;
; N/A           ; None        ; -2.421 ns ; KEY3_ACLR ; LCD_Display:inst1|CHAR_COUNT[0]       ; CLK_48Mhz ;
; N/A           ; None        ; -2.421 ns ; KEY3_ACLR ; LCD_Display:inst1|CHAR_COUNT[2]       ; CLK_48Mhz ;
; N/A           ; None        ; -2.421 ns ; KEY3_ACLR ; LCD_Display:inst1|CHAR_COUNT[1]       ; CLK_48Mhz ;
; N/A           ; None        ; -5.455 ns ; KEY3_ACLR ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; CLK_48Mhz ;
; N/A           ; None        ; -5.455 ns ; KEY3_ACLR ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ; CLK_48Mhz ;
; N/A           ; None        ; -5.455 ns ; KEY3_ACLR ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ; CLK_48Mhz ;
; N/A           ; None        ; -5.455 ns ; KEY3_ACLR ; LCD_Display:inst1|CLK_COUNT_400HZ[18] ; CLK_48Mhz ;
; N/A           ; None        ; -5.455 ns ; KEY3_ACLR ; LCD_Display:inst1|CLK_COUNT_400HZ[19] ; CLK_48Mhz ;
; N/A           ; None        ; -5.455 ns ; KEY3_ACLR ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; CLK_48Mhz ;
; N/A           ; None        ; -5.455 ns ; KEY3_ACLR ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ; CLK_48Mhz ;
; N/A           ; None        ; -5.455 ns ; KEY3_ACLR ; LCD_Display:inst1|CLK_COUNT_400HZ[12] ; CLK_48Mhz ;
; N/A           ; None        ; -5.455 ns ; KEY3_ACLR ; LCD_Display:inst1|CLK_COUNT_400HZ[10] ; CLK_48Mhz ;
; N/A           ; None        ; -5.455 ns ; KEY3_ACLR ; LCD_Display:inst1|CLK_COUNT_400HZ[11] ; CLK_48Mhz ;
; N/A           ; None        ; -5.532 ns ; KEY3_ACLR ; LCD_Display:inst1|CLK_400HZ           ; CLK_48Mhz ;
; N/A           ; None        ; -5.909 ns ; KEY3_ACLR ; LCD_Display:inst1|CLK_COUNT_400HZ[9]  ; CLK_48Mhz ;
; N/A           ; None        ; -5.909 ns ; KEY3_ACLR ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; CLK_48Mhz ;
; N/A           ; None        ; -5.909 ns ; KEY3_ACLR ; LCD_Display:inst1|CLK_COUNT_400HZ[6]  ; CLK_48Mhz ;
; N/A           ; None        ; -5.909 ns ; KEY3_ACLR ; LCD_Display:inst1|CLK_COUNT_400HZ[8]  ; CLK_48Mhz ;
; N/A           ; None        ; -5.909 ns ; KEY3_ACLR ; LCD_Display:inst1|CLK_COUNT_400HZ[7]  ; CLK_48Mhz ;
; N/A           ; None        ; -5.909 ns ; KEY3_ACLR ; LCD_Display:inst1|CLK_COUNT_400HZ[4]  ; CLK_48Mhz ;
; N/A           ; None        ; -5.909 ns ; KEY3_ACLR ; LCD_Display:inst1|CLK_COUNT_400HZ[3]  ; CLK_48Mhz ;
; N/A           ; None        ; -5.909 ns ; KEY3_ACLR ; LCD_Display:inst1|CLK_COUNT_400HZ[2]  ; CLK_48Mhz ;
; N/A           ; None        ; -5.909 ns ; KEY3_ACLR ; LCD_Display:inst1|CLK_COUNT_400HZ[1]  ; CLK_48Mhz ;
; N/A           ; None        ; -5.909 ns ; KEY3_ACLR ; LCD_Display:inst1|CLK_COUNT_400HZ[0]  ; CLK_48Mhz ;
+---------------+-------------+-----------+-----------+---------------------------------------+-----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Tue Feb 20 11:30:24 2024
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off tutor2 -c tutor2 --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "CLK_48Mhz" is an undefined clock
    Info: Assuming node "SW0_PULSE" is an undefined clock
Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "LCD_Display:inst1|CLK_400HZ" as buffer
Info: Clock "CLK_48Mhz" has Internal fmax of 242.37 MHz between source register "LCD_Display:inst1|CHAR_COUNT[4]" and destination register "LCD_Display:inst1|DATA_BUS_VALUE[5]" (period= 4.126 ns)
    Info: + Longest register to register delay is 3.914 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X60_Y35_N29; Fanout = 15; REG Node = 'LCD_Display:inst1|CHAR_COUNT[4]'
        Info: 2: + IC(0.751 ns) + CELL(0.275 ns) = 1.026 ns; Loc. = LCCOMB_X59_Y35_N2; Fanout = 1; COMB Node = 'LCD_Display:inst1|Mux4~1'
        Info: 3: + IC(0.458 ns) + CELL(0.438 ns) = 1.922 ns; Loc. = LCCOMB_X60_Y35_N14; Fanout = 4; COMB Node = 'LCD_Display:inst1|Mux4~3'
        Info: 4: + IC(0.273 ns) + CELL(0.275 ns) = 2.470 ns; Loc. = LCCOMB_X60_Y35_N8; Fanout = 3; COMB Node = 'LCD_Display:inst1|LessThan1~0'
        Info: 5: + IC(0.277 ns) + CELL(0.271 ns) = 3.018 ns; Loc. = LCCOMB_X60_Y35_N10; Fanout = 2; COMB Node = 'LCD_Display:inst1|Selector4~2'
        Info: 6: + IC(0.662 ns) + CELL(0.150 ns) = 3.830 ns; Loc. = LCCOMB_X63_Y35_N4; Fanout = 1; COMB Node = 'LCD_Display:inst1|Selector4~3'
        Info: 7: + IC(0.000 ns) + CELL(0.084 ns) = 3.914 ns; Loc. = LCFF_X63_Y35_N5; Fanout = 1; REG Node = 'LCD_Display:inst1|DATA_BUS_VALUE[5]'
        Info: Total cell delay = 1.493 ns ( 38.15 % )
        Info: Total interconnect delay = 2.421 ns ( 61.85 % )
    Info: - Smallest clock skew is 0.002 ns
        Info: + Shortest clock path from clock "CLK_48Mhz" to destination register is 4.933 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLK_48Mhz'
            Info: 2: + IC(0.635 ns) + CELL(0.787 ns) = 2.421 ns; Loc. = LCFF_X1_Y15_N13; Fanout = 2; REG Node = 'LCD_Display:inst1|CLK_400HZ'
            Info: 3: + IC(0.935 ns) + CELL(0.000 ns) = 3.356 ns; Loc. = CLKCTRL_G1; Fanout = 39; COMB Node = 'LCD_Display:inst1|CLK_400HZ~clkctrl'
            Info: 4: + IC(1.040 ns) + CELL(0.537 ns) = 4.933 ns; Loc. = LCFF_X63_Y35_N5; Fanout = 1; REG Node = 'LCD_Display:inst1|DATA_BUS_VALUE[5]'
            Info: Total cell delay = 2.323 ns ( 47.09 % )
            Info: Total interconnect delay = 2.610 ns ( 52.91 % )
        Info: - Longest clock path from clock "CLK_48Mhz" to source register is 4.931 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLK_48Mhz'
            Info: 2: + IC(0.635 ns) + CELL(0.787 ns) = 2.421 ns; Loc. = LCFF_X1_Y15_N13; Fanout = 2; REG Node = 'LCD_Display:inst1|CLK_400HZ'
            Info: 3: + IC(0.935 ns) + CELL(0.000 ns) = 3.356 ns; Loc. = CLKCTRL_G1; Fanout = 39; COMB Node = 'LCD_Display:inst1|CLK_400HZ~clkctrl'
            Info: 4: + IC(1.038 ns) + CELL(0.537 ns) = 4.931 ns; Loc. = LCFF_X60_Y35_N29; Fanout = 15; REG Node = 'LCD_Display:inst1|CHAR_COUNT[4]'
            Info: Total cell delay = 2.323 ns ( 47.11 % )
            Info: Total interconnect delay = 2.608 ns ( 52.89 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Micro setup delay of destination is -0.036 ns
Info: Clock "SW0_PULSE" Internal fmax is restricted to 420.17 MHz between source register "lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_u2i:auto_generated|safe_q[0]" and destination register "lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_u2i:auto_generated|safe_q[7]"
    Info: fmax restricted to clock pin edge rate 2.38 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 1.669 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X59_Y35_N17; Fanout = 3; REG Node = 'lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_u2i:auto_generated|safe_q[0]'
            Info: 2: + IC(0.335 ns) + CELL(0.414 ns) = 0.749 ns; Loc. = LCCOMB_X59_Y35_N16; Fanout = 2; COMB Node = 'lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_u2i:auto_generated|counter_comb_bita0~COUT'
            Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 0.820 ns; Loc. = LCCOMB_X59_Y35_N18; Fanout = 2; COMB Node = 'lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_u2i:auto_generated|counter_comb_bita1~COUT'
            Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 0.891 ns; Loc. = LCCOMB_X59_Y35_N20; Fanout = 2; COMB Node = 'lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_u2i:auto_generated|counter_comb_bita2~COUT'
            Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 0.962 ns; Loc. = LCCOMB_X59_Y35_N22; Fanout = 2; COMB Node = 'lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_u2i:auto_generated|counter_comb_bita3~COUT'
            Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 1.033 ns; Loc. = LCCOMB_X59_Y35_N24; Fanout = 2; COMB Node = 'lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_u2i:auto_generated|counter_comb_bita4~COUT'
            Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.104 ns; Loc. = LCCOMB_X59_Y35_N26; Fanout = 2; COMB Node = 'lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_u2i:auto_generated|counter_comb_bita5~COUT'
            Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 1.175 ns; Loc. = LCCOMB_X59_Y35_N28; Fanout = 1; COMB Node = 'lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_u2i:auto_generated|counter_comb_bita6~COUT'
            Info: 9: + IC(0.000 ns) + CELL(0.410 ns) = 1.585 ns; Loc. = LCCOMB_X59_Y35_N30; Fanout = 1; COMB Node = 'lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_u2i:auto_generated|counter_comb_bita7'
            Info: 10: + IC(0.000 ns) + CELL(0.084 ns) = 1.669 ns; Loc. = LCFF_X59_Y35_N31; Fanout = 2; REG Node = 'lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_u2i:auto_generated|safe_q[7]'
            Info: Total cell delay = 1.334 ns ( 79.93 % )
            Info: Total interconnect delay = 0.335 ns ( 20.07 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "SW0_PULSE" to destination register is 2.693 ns
                Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N25; Fanout = 1; CLK Node = 'SW0_PULSE'
                Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G6; Fanout = 8; COMB Node = 'SW0_PULSE~clkctrl'
                Info: 3: + IC(1.039 ns) + CELL(0.537 ns) = 2.693 ns; Loc. = LCFF_X59_Y35_N31; Fanout = 2; REG Node = 'lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_u2i:auto_generated|safe_q[7]'
                Info: Total cell delay = 1.536 ns ( 57.04 % )
                Info: Total interconnect delay = 1.157 ns ( 42.96 % )
            Info: - Longest clock path from clock "SW0_PULSE" to source register is 2.693 ns
                Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N25; Fanout = 1; CLK Node = 'SW0_PULSE'
                Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G6; Fanout = 8; COMB Node = 'SW0_PULSE~clkctrl'
                Info: 3: + IC(1.039 ns) + CELL(0.537 ns) = 2.693 ns; Loc. = LCFF_X59_Y35_N17; Fanout = 3; REG Node = 'lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_u2i:auto_generated|safe_q[0]'
                Info: Total cell delay = 1.536 ns ( 57.04 % )
                Info: Total interconnect delay = 1.157 ns ( 42.96 % )
        Info: + Micro clock to output delay of source is 0.250 ns
        Info: + Micro setup delay of destination is -0.036 ns
Info: tsu for register "LCD_Display:inst1|CLK_COUNT_400HZ[9]" (data pin = "KEY3_ACLR", clock pin = "CLK_48Mhz") is 6.139 ns
    Info: + Longest pin to register delay is 8.852 ns
        Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_W26; Fanout = 8; PIN Node = 'KEY3_ACLR'
        Info: 2: + IC(6.630 ns) + CELL(0.150 ns) = 7.642 ns; Loc. = LCCOMB_X2_Y15_N20; Fanout = 20; COMB Node = 'LCD_Display:inst1|CLK_COUNT_400HZ[17]~52'
        Info: 3: + IC(0.700 ns) + CELL(0.510 ns) = 8.852 ns; Loc. = LCFF_X2_Y16_N31; Fanout = 3; REG Node = 'LCD_Display:inst1|CLK_COUNT_400HZ[9]'
        Info: Total cell delay = 1.522 ns ( 17.19 % )
        Info: Total interconnect delay = 7.330 ns ( 82.81 % )
    Info: + Micro setup delay of destination is -0.036 ns
    Info: - Shortest clock path from clock "CLK_48Mhz" to destination register is 2.677 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLK_48Mhz'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 20; COMB Node = 'CLK_48Mhz~clkctrl'
        Info: 3: + IC(1.023 ns) + CELL(0.537 ns) = 2.677 ns; Loc. = LCFF_X2_Y16_N31; Fanout = 3; REG Node = 'LCD_Display:inst1|CLK_COUNT_400HZ[9]'
        Info: Total cell delay = 1.536 ns ( 57.38 % )
        Info: Total interconnect delay = 1.141 ns ( 42.62 % )
Info: tco from clock "CLK_48Mhz" to destination pin "LCD_RW" through register "LCD_Display:inst1|LCD_RW_INT" is 11.952 ns
    Info: + Longest clock path from clock "CLK_48Mhz" to source register is 4.931 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLK_48Mhz'
        Info: 2: + IC(0.635 ns) + CELL(0.787 ns) = 2.421 ns; Loc. = LCFF_X1_Y15_N13; Fanout = 2; REG Node = 'LCD_Display:inst1|CLK_400HZ'
        Info: 3: + IC(0.935 ns) + CELL(0.000 ns) = 3.356 ns; Loc. = CLKCTRL_G1; Fanout = 39; COMB Node = 'LCD_Display:inst1|CLK_400HZ~clkctrl'
        Info: 4: + IC(1.038 ns) + CELL(0.537 ns) = 4.931 ns; Loc. = LCFF_X62_Y34_N25; Fanout = 9; REG Node = 'LCD_Display:inst1|LCD_RW_INT'
        Info: Total cell delay = 2.323 ns ( 47.11 % )
        Info: Total interconnect delay = 2.608 ns ( 52.89 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 6.771 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X62_Y34_N25; Fanout = 9; REG Node = 'LCD_Display:inst1|LCD_RW_INT'
        Info: 2: + IC(4.139 ns) + CELL(2.632 ns) = 6.771 ns; Loc. = PIN_K4; Fanout = 0; PIN Node = 'LCD_RW'
        Info: Total cell delay = 2.632 ns ( 38.87 % )
        Info: Total interconnect delay = 4.139 ns ( 61.13 % )
Info: th for register "LCD_Display:inst1|CHAR_COUNT[3]" (data pin = "KEY3_ACLR", clock pin = "CLK_48Mhz") is -2.421 ns
    Info: + Longest clock path from clock "CLK_48Mhz" to destination register is 4.931 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLK_48Mhz'
        Info: 2: + IC(0.635 ns) + CELL(0.787 ns) = 2.421 ns; Loc. = LCFF_X1_Y15_N13; Fanout = 2; REG Node = 'LCD_Display:inst1|CLK_400HZ'
        Info: 3: + IC(0.935 ns) + CELL(0.000 ns) = 3.356 ns; Loc. = CLKCTRL_G1; Fanout = 39; COMB Node = 'LCD_Display:inst1|CLK_400HZ~clkctrl'
        Info: 4: + IC(1.038 ns) + CELL(0.537 ns) = 4.931 ns; Loc. = LCFF_X60_Y35_N27; Fanout = 14; REG Node = 'LCD_Display:inst1|CHAR_COUNT[3]'
        Info: Total cell delay = 2.323 ns ( 47.11 % )
        Info: Total interconnect delay = 2.608 ns ( 52.89 % )
    Info: + Micro hold delay of destination is 0.266 ns
    Info: - Shortest pin to register delay is 7.618 ns
        Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_W26; Fanout = 8; PIN Node = 'KEY3_ACLR'
        Info: 2: + IC(6.096 ns) + CELL(0.660 ns) = 7.618 ns; Loc. = LCFF_X60_Y35_N27; Fanout = 14; REG Node = 'LCD_Display:inst1|CHAR_COUNT[3]'
        Info: Total cell delay = 1.522 ns ( 19.98 % )
        Info: Total interconnect delay = 6.096 ns ( 80.02 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 174 megabytes
    Info: Processing ended: Tue Feb 20 11:30:26 2024
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:01


