{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1597443382676 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1597443382681 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Aug 15 01:16:22 2020 " "Processing started: Sat Aug 15 01:16:22 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1597443382681 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597443382681 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Top -c Top " "Command: quartus_map --read_settings_files=on --write_settings_files=off Top -c Top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597443382681 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1597443383844 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1597443383844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_screen_reader/synthesis/nios_screen_reader.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_screen_reader/synthesis/nios_screen_reader.v" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_Screen_Reader " "Found entity 1: Nios_Screen_Reader" {  } { { "Nios_Screen_Reader/synthesis/Nios_Screen_Reader.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Nios_Screen_Reader/synthesis/Nios_Screen_Reader.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597443392195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597443392195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_screen_reader/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_screen_reader/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "Nios_Screen_Reader/synthesis/submodules/altera_reset_controller.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Nios_Screen_Reader/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597443392198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597443392198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_screen_reader/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_screen_reader/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "Nios_Screen_Reader/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Nios_Screen_Reader/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597443392199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597443392199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_screen_reader/synthesis/submodules/nios_screen_reader_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_screen_reader/synthesis/submodules/nios_screen_reader_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_Screen_Reader_irq_mapper " "Found entity 1: Nios_Screen_Reader_irq_mapper" {  } { { "Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_irq_mapper.sv" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597443392201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597443392201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_screen_reader/synthesis/submodules/nios_screen_reader_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_screen_reader/synthesis/submodules/nios_screen_reader_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_Screen_Reader_mm_interconnect_0 " "Found entity 1: Nios_Screen_Reader_mm_interconnect_0" {  } { { "Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_mm_interconnect_0.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597443392210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597443392210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_screen_reader/synthesis/submodules/nios_screen_reader_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_screen_reader/synthesis/submodules/nios_screen_reader_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_Screen_Reader_mm_interconnect_0_avalon_st_adapter " "Found entity 1: Nios_Screen_Reader_mm_interconnect_0_avalon_st_adapter" {  } { { "Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_mm_interconnect_0_avalon_st_adapter.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597443392212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597443392212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_screen_reader/synthesis/submodules/nios_screen_reader_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_screen_reader/synthesis/submodules/nios_screen_reader_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_Screen_Reader_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: Nios_Screen_Reader_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597443392214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597443392214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_screen_reader/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_screen_reader/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "Nios_Screen_Reader/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Nios_Screen_Reader/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597443392216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597443392216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_screen_reader/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_screen_reader/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "Nios_Screen_Reader/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Nios_Screen_Reader/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597443392218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597443392218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_screen_reader/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_screen_reader/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "Nios_Screen_Reader/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Nios_Screen_Reader/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597443392219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597443392219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_screen_reader/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_screen_reader/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "Nios_Screen_Reader/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Nios_Screen_Reader/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597443392221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597443392221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_screen_reader/synthesis/submodules/nios_screen_reader_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_screen_reader/synthesis/submodules/nios_screen_reader_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_Screen_Reader_mm_interconnect_0_rsp_mux_001 " "Found entity 1: Nios_Screen_Reader_mm_interconnect_0_rsp_mux_001" {  } { { "Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_mm_interconnect_0_rsp_mux_001.sv" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597443392223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597443392223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_screen_reader/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_screen_reader/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "Nios_Screen_Reader/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Nios_Screen_Reader/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597443392225 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "Nios_Screen_Reader/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Nios_Screen_Reader/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597443392225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597443392225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_screen_reader/synthesis/submodules/nios_screen_reader_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_screen_reader/synthesis/submodules/nios_screen_reader_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_Screen_Reader_mm_interconnect_0_rsp_mux " "Found entity 1: Nios_Screen_Reader_mm_interconnect_0_rsp_mux" {  } { { "Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_mm_interconnect_0_rsp_mux.sv" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597443392227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597443392227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_screen_reader/synthesis/submodules/nios_screen_reader_mm_interconnect_0_rsp_demux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_screen_reader/synthesis/submodules/nios_screen_reader_mm_interconnect_0_rsp_demux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_Screen_Reader_mm_interconnect_0_rsp_demux_003 " "Found entity 1: Nios_Screen_Reader_mm_interconnect_0_rsp_demux_003" {  } { { "Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_mm_interconnect_0_rsp_demux_003.sv" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_mm_interconnect_0_rsp_demux_003.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597443392229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597443392229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_screen_reader/synthesis/submodules/nios_screen_reader_mm_interconnect_0_rsp_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_screen_reader/synthesis/submodules/nios_screen_reader_mm_interconnect_0_rsp_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_Screen_Reader_mm_interconnect_0_rsp_demux_002 " "Found entity 1: Nios_Screen_Reader_mm_interconnect_0_rsp_demux_002" {  } { { "Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_mm_interconnect_0_rsp_demux_002.sv" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_mm_interconnect_0_rsp_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597443392231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597443392231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_screen_reader/synthesis/submodules/nios_screen_reader_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_screen_reader/synthesis/submodules/nios_screen_reader_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_Screen_Reader_mm_interconnect_0_rsp_demux " "Found entity 1: Nios_Screen_Reader_mm_interconnect_0_rsp_demux" {  } { { "Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_mm_interconnect_0_rsp_demux.sv" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597443392233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597443392233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_screen_reader/synthesis/submodules/nios_screen_reader_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_screen_reader/synthesis/submodules/nios_screen_reader_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_Screen_Reader_mm_interconnect_0_cmd_mux_002 " "Found entity 1: Nios_Screen_Reader_mm_interconnect_0_cmd_mux_002" {  } { { "Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_mm_interconnect_0_cmd_mux_002.sv" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_mm_interconnect_0_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597443392235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597443392235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_screen_reader/synthesis/submodules/nios_screen_reader_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_screen_reader/synthesis/submodules/nios_screen_reader_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_Screen_Reader_mm_interconnect_0_cmd_mux " "Found entity 1: Nios_Screen_Reader_mm_interconnect_0_cmd_mux" {  } { { "Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_mm_interconnect_0_cmd_mux.sv" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597443392236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597443392236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_screen_reader/synthesis/submodules/nios_screen_reader_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_screen_reader/synthesis/submodules/nios_screen_reader_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_Screen_Reader_mm_interconnect_0_cmd_demux_001 " "Found entity 1: Nios_Screen_Reader_mm_interconnect_0_cmd_demux_001" {  } { { "Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_mm_interconnect_0_cmd_demux_001.sv" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597443392238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597443392238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_screen_reader/synthesis/submodules/nios_screen_reader_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_screen_reader/synthesis/submodules/nios_screen_reader_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_Screen_Reader_mm_interconnect_0_cmd_demux " "Found entity 1: Nios_Screen_Reader_mm_interconnect_0_cmd_demux" {  } { { "Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_mm_interconnect_0_cmd_demux.sv" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597443392240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597443392240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_screen_reader/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_screen_reader/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "Nios_Screen_Reader/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Nios_Screen_Reader/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597443392243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597443392243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_screen_reader/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_screen_reader/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "Nios_Screen_Reader/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Nios_Screen_Reader/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597443392245 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "Nios_Screen_Reader/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Nios_Screen_Reader/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597443392245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597443392245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_screen_reader/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_screen_reader/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "Nios_Screen_Reader/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Nios_Screen_Reader/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597443392248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597443392248 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Nios_Screen_Reader_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at Nios_Screen_Reader_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_mm_interconnect_0_router_004.sv" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1597443392250 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Nios_Screen_Reader_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at Nios_Screen_Reader_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_mm_interconnect_0_router_004.sv" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1597443392250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_screen_reader/synthesis/submodules/nios_screen_reader_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_screen_reader/synthesis/submodules/nios_screen_reader_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_Screen_Reader_mm_interconnect_0_router_004_default_decode " "Found entity 1: Nios_Screen_Reader_mm_interconnect_0_router_004_default_decode" {  } { { "Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_mm_interconnect_0_router_004.sv" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597443392251 ""} { "Info" "ISGN_ENTITY_NAME" "2 Nios_Screen_Reader_mm_interconnect_0_router_004 " "Found entity 2: Nios_Screen_Reader_mm_interconnect_0_router_004" {  } { { "Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_mm_interconnect_0_router_004.sv" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597443392251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597443392251 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Nios_Screen_Reader_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at Nios_Screen_Reader_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_mm_interconnect_0_router_002.sv" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1597443392252 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Nios_Screen_Reader_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at Nios_Screen_Reader_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_mm_interconnect_0_router_002.sv" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1597443392252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_screen_reader/synthesis/submodules/nios_screen_reader_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_screen_reader/synthesis/submodules/nios_screen_reader_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_Screen_Reader_mm_interconnect_0_router_002_default_decode " "Found entity 1: Nios_Screen_Reader_mm_interconnect_0_router_002_default_decode" {  } { { "Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_mm_interconnect_0_router_002.sv" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597443392253 ""} { "Info" "ISGN_ENTITY_NAME" "2 Nios_Screen_Reader_mm_interconnect_0_router_002 " "Found entity 2: Nios_Screen_Reader_mm_interconnect_0_router_002" {  } { { "Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_mm_interconnect_0_router_002.sv" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597443392253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597443392253 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Nios_Screen_Reader_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at Nios_Screen_Reader_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_mm_interconnect_0_router_001.sv" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1597443392254 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Nios_Screen_Reader_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at Nios_Screen_Reader_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_mm_interconnect_0_router_001.sv" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1597443392255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_screen_reader/synthesis/submodules/nios_screen_reader_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_screen_reader/synthesis/submodules/nios_screen_reader_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_Screen_Reader_mm_interconnect_0_router_001_default_decode " "Found entity 1: Nios_Screen_Reader_mm_interconnect_0_router_001_default_decode" {  } { { "Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_mm_interconnect_0_router_001.sv" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597443392256 ""} { "Info" "ISGN_ENTITY_NAME" "2 Nios_Screen_Reader_mm_interconnect_0_router_001 " "Found entity 2: Nios_Screen_Reader_mm_interconnect_0_router_001" {  } { { "Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_mm_interconnect_0_router_001.sv" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597443392256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597443392256 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Nios_Screen_Reader_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at Nios_Screen_Reader_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_mm_interconnect_0_router.sv" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1597443392257 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Nios_Screen_Reader_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at Nios_Screen_Reader_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_mm_interconnect_0_router.sv" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1597443392257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_screen_reader/synthesis/submodules/nios_screen_reader_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_screen_reader/synthesis/submodules/nios_screen_reader_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_Screen_Reader_mm_interconnect_0_router_default_decode " "Found entity 1: Nios_Screen_Reader_mm_interconnect_0_router_default_decode" {  } { { "Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_mm_interconnect_0_router.sv" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597443392258 ""} { "Info" "ISGN_ENTITY_NAME" "2 Nios_Screen_Reader_mm_interconnect_0_router " "Found entity 2: Nios_Screen_Reader_mm_interconnect_0_router" {  } { { "Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_mm_interconnect_0_router.sv" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597443392258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597443392258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_screen_reader/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_screen_reader/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "Nios_Screen_Reader/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Nios_Screen_Reader/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597443392261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597443392261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_screen_reader/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_screen_reader/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "Nios_Screen_Reader/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Nios_Screen_Reader/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597443392263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597443392263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_screen_reader/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_screen_reader/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "Nios_Screen_Reader/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Nios_Screen_Reader/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597443392266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597443392266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_screen_reader/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_screen_reader/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "Nios_Screen_Reader/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Nios_Screen_Reader/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597443392268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597443392268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_screen_reader/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_screen_reader/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "Nios_Screen_Reader/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Nios_Screen_Reader/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597443392271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597443392271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_screen_reader/synthesis/submodules/nios_screen_reader_systemid.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_screen_reader/synthesis/submodules/nios_screen_reader_systemid.v" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_Screen_Reader_SystemID " "Found entity 1: Nios_Screen_Reader_SystemID" {  } { { "Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_SystemID.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_SystemID.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597443392273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597443392273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_screen_reader/synthesis/submodules/nios_screen_reader_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file nios_screen_reader/synthesis/submodules/nios_screen_reader_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_Screen_Reader_SDRAM_input_efifo_module " "Found entity 1: Nios_Screen_Reader_SDRAM_input_efifo_module" {  } { { "Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_SDRAM.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_SDRAM.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597443392276 ""} { "Info" "ISGN_ENTITY_NAME" "2 Nios_Screen_Reader_SDRAM " "Found entity 2: Nios_Screen_Reader_SDRAM" {  } { { "Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_SDRAM.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_SDRAM.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597443392276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597443392276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_screen_reader/synthesis/submodules/nios_screen_reader_response_register.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_screen_reader/synthesis/submodules/nios_screen_reader_response_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_Screen_Reader_Response_Register " "Found entity 1: Nios_Screen_Reader_Response_Register" {  } { { "Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_Response_Register.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_Response_Register.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597443392279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597443392279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_screen_reader/synthesis/submodules/nios_screen_reader_pll.v 4 4 " "Found 4 design units, including 4 entities, in source file nios_screen_reader/synthesis/submodules/nios_screen_reader_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_Screen_Reader_PLL_dffpipe_l2c " "Found entity 1: Nios_Screen_Reader_PLL_dffpipe_l2c" {  } { { "Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_PLL.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_PLL.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597443392282 ""} { "Info" "ISGN_ENTITY_NAME" "2 Nios_Screen_Reader_PLL_stdsync_sv6 " "Found entity 2: Nios_Screen_Reader_PLL_stdsync_sv6" {  } { { "Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_PLL.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_PLL.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597443392282 ""} { "Info" "ISGN_ENTITY_NAME" "3 Nios_Screen_Reader_PLL_altpll_nqa2 " "Found entity 3: Nios_Screen_Reader_PLL_altpll_nqa2" {  } { { "Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_PLL.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_PLL.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597443392282 ""} { "Info" "ISGN_ENTITY_NAME" "4 Nios_Screen_Reader_PLL " "Found entity 4: Nios_Screen_Reader_PLL" {  } { { "Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_PLL.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_PLL.v" 217 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597443392282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597443392282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_screen_reader/synthesis/submodules/nios_screen_reader_niosii.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_screen_reader/synthesis/submodules/nios_screen_reader_niosii.v" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_Screen_Reader_NiosII " "Found entity 1: Nios_Screen_Reader_NiosII" {  } { { "Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_NiosII.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_NiosII.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597443392284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597443392284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_screen_reader/synthesis/submodules/nios_screen_reader_niosii_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file nios_screen_reader/synthesis/submodules/nios_screen_reader_niosii_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_Screen_Reader_NiosII_cpu_ic_data_module " "Found entity 1: Nios_Screen_Reader_NiosII_cpu_ic_data_module" {  } { { "Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_NiosII_cpu.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_NiosII_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597443392976 ""} { "Info" "ISGN_ENTITY_NAME" "2 Nios_Screen_Reader_NiosII_cpu_ic_tag_module " "Found entity 2: Nios_Screen_Reader_NiosII_cpu_ic_tag_module" {  } { { "Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_NiosII_cpu.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_NiosII_cpu.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597443392976 ""} { "Info" "ISGN_ENTITY_NAME" "3 Nios_Screen_Reader_NiosII_cpu_bht_module " "Found entity 3: Nios_Screen_Reader_NiosII_cpu_bht_module" {  } { { "Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_NiosII_cpu.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_NiosII_cpu.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597443392976 ""} { "Info" "ISGN_ENTITY_NAME" "4 Nios_Screen_Reader_NiosII_cpu_register_bank_a_module " "Found entity 4: Nios_Screen_Reader_NiosII_cpu_register_bank_a_module" {  } { { "Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_NiosII_cpu.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_NiosII_cpu.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597443392976 ""} { "Info" "ISGN_ENTITY_NAME" "5 Nios_Screen_Reader_NiosII_cpu_register_bank_b_module " "Found entity 5: Nios_Screen_Reader_NiosII_cpu_register_bank_b_module" {  } { { "Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_NiosII_cpu.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_NiosII_cpu.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597443392976 ""} { "Info" "ISGN_ENTITY_NAME" "6 Nios_Screen_Reader_NiosII_cpu_dc_tag_module " "Found entity 6: Nios_Screen_Reader_NiosII_cpu_dc_tag_module" {  } { { "Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_NiosII_cpu.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_NiosII_cpu.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597443392976 ""} { "Info" "ISGN_ENTITY_NAME" "7 Nios_Screen_Reader_NiosII_cpu_dc_data_module " "Found entity 7: Nios_Screen_Reader_NiosII_cpu_dc_data_module" {  } { { "Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_NiosII_cpu.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_NiosII_cpu.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597443392976 ""} { "Info" "ISGN_ENTITY_NAME" "8 Nios_Screen_Reader_NiosII_cpu_dc_victim_module " "Found entity 8: Nios_Screen_Reader_NiosII_cpu_dc_victim_module" {  } { { "Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_NiosII_cpu.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_NiosII_cpu.v" 494 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597443392976 ""} { "Info" "ISGN_ENTITY_NAME" "9 Nios_Screen_Reader_NiosII_cpu_nios2_oci_debug " "Found entity 9: Nios_Screen_Reader_NiosII_cpu_nios2_oci_debug" {  } { { "Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_NiosII_cpu.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_NiosII_cpu.v" 562 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597443392976 ""} { "Info" "ISGN_ENTITY_NAME" "10 Nios_Screen_Reader_NiosII_cpu_nios2_oci_break " "Found entity 10: Nios_Screen_Reader_NiosII_cpu_nios2_oci_break" {  } { { "Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_NiosII_cpu.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_NiosII_cpu.v" 708 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597443392976 ""} { "Info" "ISGN_ENTITY_NAME" "11 Nios_Screen_Reader_NiosII_cpu_nios2_oci_xbrk " "Found entity 11: Nios_Screen_Reader_NiosII_cpu_nios2_oci_xbrk" {  } { { "Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_NiosII_cpu.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_NiosII_cpu.v" 1001 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597443392976 ""} { "Info" "ISGN_ENTITY_NAME" "12 Nios_Screen_Reader_NiosII_cpu_nios2_oci_dbrk " "Found entity 12: Nios_Screen_Reader_NiosII_cpu_nios2_oci_dbrk" {  } { { "Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_NiosII_cpu.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_NiosII_cpu.v" 1262 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597443392976 ""} { "Info" "ISGN_ENTITY_NAME" "13 Nios_Screen_Reader_NiosII_cpu_nios2_oci_itrace " "Found entity 13: Nios_Screen_Reader_NiosII_cpu_nios2_oci_itrace" {  } { { "Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_NiosII_cpu.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_NiosII_cpu.v" 1451 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597443392976 ""} { "Info" "ISGN_ENTITY_NAME" "14 Nios_Screen_Reader_NiosII_cpu_nios2_oci_td_mode " "Found entity 14: Nios_Screen_Reader_NiosII_cpu_nios2_oci_td_mode" {  } { { "Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_NiosII_cpu.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_NiosII_cpu.v" 1634 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597443392976 ""} { "Info" "ISGN_ENTITY_NAME" "15 Nios_Screen_Reader_NiosII_cpu_nios2_oci_dtrace " "Found entity 15: Nios_Screen_Reader_NiosII_cpu_nios2_oci_dtrace" {  } { { "Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_NiosII_cpu.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_NiosII_cpu.v" 1702 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597443392976 ""} { "Info" "ISGN_ENTITY_NAME" "16 Nios_Screen_Reader_NiosII_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 16: Nios_Screen_Reader_NiosII_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_NiosII_cpu.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_NiosII_cpu.v" 1784 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597443392976 ""} { "Info" "ISGN_ENTITY_NAME" "17 Nios_Screen_Reader_NiosII_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 17: Nios_Screen_Reader_NiosII_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_NiosII_cpu.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_NiosII_cpu.v" 1856 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597443392976 ""} { "Info" "ISGN_ENTITY_NAME" "18 Nios_Screen_Reader_NiosII_cpu_nios2_oci_fifo_cnt_inc " "Found entity 18: Nios_Screen_Reader_NiosII_cpu_nios2_oci_fifo_cnt_inc" {  } { { "Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_NiosII_cpu.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_NiosII_cpu.v" 1899 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597443392976 ""} { "Info" "ISGN_ENTITY_NAME" "19 Nios_Screen_Reader_NiosII_cpu_nios2_oci_fifo " "Found entity 19: Nios_Screen_Reader_NiosII_cpu_nios2_oci_fifo" {  } { { "Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_NiosII_cpu.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_NiosII_cpu.v" 1946 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597443392976 ""} { "Info" "ISGN_ENTITY_NAME" "20 Nios_Screen_Reader_NiosII_cpu_nios2_oci_pib " "Found entity 20: Nios_Screen_Reader_NiosII_cpu_nios2_oci_pib" {  } { { "Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_NiosII_cpu.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_NiosII_cpu.v" 2432 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597443392976 ""} { "Info" "ISGN_ENTITY_NAME" "21 Nios_Screen_Reader_NiosII_cpu_nios2_oci_im " "Found entity 21: Nios_Screen_Reader_NiosII_cpu_nios2_oci_im" {  } { { "Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_NiosII_cpu.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_NiosII_cpu.v" 2455 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597443392976 ""} { "Info" "ISGN_ENTITY_NAME" "22 Nios_Screen_Reader_NiosII_cpu_nios2_performance_monitors " "Found entity 22: Nios_Screen_Reader_NiosII_cpu_nios2_performance_monitors" {  } { { "Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_NiosII_cpu.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_NiosII_cpu.v" 2525 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597443392976 ""} { "Info" "ISGN_ENTITY_NAME" "23 Nios_Screen_Reader_NiosII_cpu_nios2_avalon_reg " "Found entity 23: Nios_Screen_Reader_NiosII_cpu_nios2_avalon_reg" {  } { { "Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_NiosII_cpu.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_NiosII_cpu.v" 2542 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597443392976 ""} { "Info" "ISGN_ENTITY_NAME" "24 Nios_Screen_Reader_NiosII_cpu_ociram_sp_ram_module " "Found entity 24: Nios_Screen_Reader_NiosII_cpu_ociram_sp_ram_module" {  } { { "Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_NiosII_cpu.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_NiosII_cpu.v" 2635 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597443392976 ""} { "Info" "ISGN_ENTITY_NAME" "25 Nios_Screen_Reader_NiosII_cpu_nios2_ocimem " "Found entity 25: Nios_Screen_Reader_NiosII_cpu_nios2_ocimem" {  } { { "Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_NiosII_cpu.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_NiosII_cpu.v" 2700 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597443392976 ""} { "Info" "ISGN_ENTITY_NAME" "26 Nios_Screen_Reader_NiosII_cpu_nios2_oci " "Found entity 26: Nios_Screen_Reader_NiosII_cpu_nios2_oci" {  } { { "Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_NiosII_cpu.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_NiosII_cpu.v" 2881 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597443392976 ""} { "Info" "ISGN_ENTITY_NAME" "27 Nios_Screen_Reader_NiosII_cpu " "Found entity 27: Nios_Screen_Reader_NiosII_cpu" {  } { { "Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_NiosII_cpu.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_NiosII_cpu.v" 3426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597443392976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597443392976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_screen_reader/synthesis/submodules/nios_screen_reader_niosii_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_screen_reader/synthesis/submodules/nios_screen_reader_niosii_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_Screen_Reader_NiosII_cpu_debug_slave_sysclk " "Found entity 1: Nios_Screen_Reader_NiosII_cpu_debug_slave_sysclk" {  } { { "Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_NiosII_cpu_debug_slave_sysclk.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_NiosII_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597443392979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597443392979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_screen_reader/synthesis/submodules/nios_screen_reader_niosii_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_screen_reader/synthesis/submodules/nios_screen_reader_niosii_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_Screen_Reader_NiosII_cpu_debug_slave_tck " "Found entity 1: Nios_Screen_Reader_NiosII_cpu_debug_slave_tck" {  } { { "Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_NiosII_cpu_debug_slave_tck.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_NiosII_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597443392982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597443392982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_screen_reader/synthesis/submodules/nios_screen_reader_niosii_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_screen_reader/synthesis/submodules/nios_screen_reader_niosii_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_Screen_Reader_NiosII_cpu_debug_slave_wrapper " "Found entity 1: Nios_Screen_Reader_NiosII_cpu_debug_slave_wrapper" {  } { { "Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_NiosII_cpu_debug_slave_wrapper.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_NiosII_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597443392985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597443392985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_screen_reader/synthesis/submodules/nios_screen_reader_niosii_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_screen_reader/synthesis/submodules/nios_screen_reader_niosii_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_Screen_Reader_NiosII_cpu_mult_cell " "Found entity 1: Nios_Screen_Reader_NiosII_cpu_mult_cell" {  } { { "Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_NiosII_cpu_mult_cell.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_NiosII_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597443392988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597443392988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_screen_reader/synthesis/submodules/nios_screen_reader_niosii_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_screen_reader/synthesis/submodules/nios_screen_reader_niosii_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_Screen_Reader_NiosII_cpu_test_bench " "Found entity 1: Nios_Screen_Reader_NiosII_cpu_test_bench" {  } { { "Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_NiosII_cpu_test_bench.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_NiosII_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597443392991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597443392991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_screen_reader/synthesis/submodules/nios_screen_reader_loading_percentage.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_screen_reader/synthesis/submodules/nios_screen_reader_loading_percentage.v" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_Screen_Reader_Loading_Percentage " "Found entity 1: Nios_Screen_Reader_Loading_Percentage" {  } { { "Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_Loading_Percentage.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_Loading_Percentage.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597443392994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597443392994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_screen_reader/synthesis/submodules/nios_screen_reader_jtag.v 5 5 " "Found 5 design units, including 5 entities, in source file nios_screen_reader/synthesis/submodules/nios_screen_reader_jtag.v" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_Screen_Reader_JTAG_sim_scfifo_w " "Found entity 1: Nios_Screen_Reader_JTAG_sim_scfifo_w" {  } { { "Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_JTAG.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_JTAG.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597443393000 ""} { "Info" "ISGN_ENTITY_NAME" "2 Nios_Screen_Reader_JTAG_scfifo_w " "Found entity 2: Nios_Screen_Reader_JTAG_scfifo_w" {  } { { "Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_JTAG.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_JTAG.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597443393000 ""} { "Info" "ISGN_ENTITY_NAME" "3 Nios_Screen_Reader_JTAG_sim_scfifo_r " "Found entity 3: Nios_Screen_Reader_JTAG_sim_scfifo_r" {  } { { "Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_JTAG.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_JTAG.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597443393000 ""} { "Info" "ISGN_ENTITY_NAME" "4 Nios_Screen_Reader_JTAG_scfifo_r " "Found entity 4: Nios_Screen_Reader_JTAG_scfifo_r" {  } { { "Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_JTAG.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_JTAG.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597443393000 ""} { "Info" "ISGN_ENTITY_NAME" "5 Nios_Screen_Reader_JTAG " "Found entity 5: Nios_Screen_Reader_JTAG" {  } { { "Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_JTAG.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_JTAG.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597443393000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597443393000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_screen_reader/synthesis/submodules/nios_screen_reader_event_register.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_screen_reader/synthesis/submodules/nios_screen_reader_event_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_Screen_Reader_Event_Register " "Found entity 1: Nios_Screen_Reader_Event_Register" {  } { { "Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_Event_Register.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_Event_Register.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597443393003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597443393003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_screen_reader/synthesis/submodules/nios_screen_reader_data.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_screen_reader/synthesis/submodules/nios_screen_reader_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_Screen_Reader_DATA " "Found entity 1: Nios_Screen_Reader_DATA" {  } { { "Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_DATA.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_DATA.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597443393005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597443393005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_screen_reader/synthesis/submodules/nios_screen_reader_address.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_screen_reader/synthesis/submodules/nios_screen_reader_address.v" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_Screen_Reader_Address " "Found entity 1: Nios_Screen_Reader_Address" {  } { { "Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_Address.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_Address.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597443393007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597443393007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "freq_fig_color.v 1 1 " "Found 1 design units, including 1 entities, in source file freq_fig_color.v" { { "Info" "ISGN_ENTITY_NAME" "1 Freq_Fig_color " "Found entity 1: Freq_Fig_color" {  } { { "Freq_Fig_color.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Freq_Fig_color.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597443393010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597443393010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "freq_fig_data.v 1 1 " "Found 1 design units, including 1 entities, in source file freq_fig_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 Freq_Fig_Data " "Found entity 1: Freq_Fig_Data" {  } { { "Freq_Fig_Data.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Freq_Fig_Data.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597443393014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597443393014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram2_ch2.v 1 1 " "Found 1 design units, including 1 entities, in source file ram2_ch2.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM2_CH2 " "Found entity 1: RAM2_CH2" {  } { { "RAM2_CH2.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/RAM2_CH2.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597443393017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597443393017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram2_ch1.v 1 1 " "Found 1 design units, including 1 entities, in source file ram2_ch1.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM2_CH1 " "Found entity 1: RAM2_CH1" {  } { { "RAM2_CH1.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/RAM2_CH1.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597443393020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597443393020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram1_ch2.v 1 1 " "Found 1 design units, including 1 entities, in source file ram1_ch2.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM1_CH2 " "Found entity 1: RAM1_CH2" {  } { { "RAM1_CH2.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/RAM1_CH2.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597443393024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597443393024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram1_ch1.v 1 1 " "Found 1 design units, including 1 entities, in source file ram1_ch1.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM1_CH1 " "Found entity 1: RAM1_CH1" {  } { { "RAM1_CH1.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/RAM1_CH1.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597443393027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597443393027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fig_ch2_data.v 1 1 " "Found 1 design units, including 1 entities, in source file fig_ch2_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 Fig_CH2_Data " "Found entity 1: Fig_CH2_Data" {  } { { "Fig_CH2_Data.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Fig_CH2_Data.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597443393030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597443393030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fig_ch2_colormap.v 1 1 " "Found 1 design units, including 1 entities, in source file fig_ch2_colormap.v" { { "Info" "ISGN_ENTITY_NAME" "1 Fig_CH2_ColorMap " "Found entity 1: Fig_CH2_ColorMap" {  } { { "Fig_CH2_ColorMap.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Fig_CH2_ColorMap.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597443393033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597443393033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fig_ch1_data.v 1 1 " "Found 1 design units, including 1 entities, in source file fig_ch1_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 Fig_CH1_Data " "Found entity 1: Fig_CH1_Data" {  } { { "Fig_CH1_Data.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Fig_CH1_Data.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597443393036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597443393036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fig_ch1_colormap.v 1 1 " "Found 1 design units, including 1 entities, in source file fig_ch1_colormap.v" { { "Info" "ISGN_ENTITY_NAME" "1 Fig_CH1_ColorMap " "Found entity 1: Fig_CH1_ColorMap" {  } { { "Fig_CH1_ColorMap.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Fig_CH1_ColorMap.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597443393039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597443393039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fig_amplitude_data.v 1 1 " "Found 1 design units, including 1 entities, in source file fig_amplitude_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 Fig_Amplitude_Data " "Found entity 1: Fig_Amplitude_Data" {  } { { "Fig_Amplitude_Data.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Fig_Amplitude_Data.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597443393043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597443393043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fig_amplitude_colormap.v 1 1 " "Found 1 design units, including 1 entities, in source file fig_amplitude_colormap.v" { { "Info" "ISGN_ENTITY_NAME" "1 Fig_Amplitude_ColorMap " "Found entity 1: Fig_Amplitude_ColorMap" {  } { { "Fig_Amplitude_ColorMap.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Fig_Amplitude_ColorMap.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597443393046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597443393046 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Memory_Management.v(42) " "Verilog HDL information at Memory_Management.v(42): always construct contains both blocking and non-blocking assignments" {  } { { "Memory_Management.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Memory_Management.v" 42 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1597443393047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_management.v 1 1 " "Found 1 design units, including 1 entities, in source file memory_management.v" { { "Info" "ISGN_ENTITY_NAME" "1 Memory_Management " "Found entity 1: Memory_Management" {  } { { "Memory_Management.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Memory_Management.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597443393049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597443393049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_controls.v 1 1 " "Found 1 design units, including 1 entities, in source file adc_controls.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADC_Controls " "Found entity 1: ADC_Controls" {  } { { "ADC_Controls.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/ADC_Controls.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597443393051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597443393051 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "Top.v(179) " "Verilog HDL Module Instantiation warning at Top.v(179): ignored dangling comma in List of Port Connections" {  } { { "Top.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Top.v" 179 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1597443393053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.v 1 1 " "Found 1 design units, including 1 entities, in source file top.v" { { "Info" "ISGN_ENTITY_NAME" "1 Top " "Found entity 1: Top" {  } { { "Top.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Top.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597443393054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597443393054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controls.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_controls.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Controls " "Found entity 1: VGA_Controls" {  } { { "VGA_Controls.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/VGA_Controls.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597443393057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597443393057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gui.v 1 1 " "Found 1 design units, including 1 entities, in source file gui.v" { { "Info" "ISGN_ENTITY_NAME" "1 GUI " "Found entity 1: GUI" {  } { { "GUI.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/GUI.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597443393062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597443393062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "read_write_control.v 1 1 " "Found 1 design units, including 1 entities, in source file read_write_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 Read_Write_Control " "Found entity 1: Read_Write_Control" {  } { { "Read_Write_Control.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Read_Write_Control.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597443393064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597443393064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram_control.v 1 1 " "Found 1 design units, including 1 entities, in source file sram_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 SRAM_Control " "Found entity 1: SRAM_Control" {  } { { "SRAM_Control.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/SRAM_Control.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597443393067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597443393067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testch1.v 1 1 " "Found 1 design units, including 1 entities, in source file testch1.v" { { "Info" "ISGN_ENTITY_NAME" "1 TestCH1 " "Found entity 1: TestCH1" {  } { { "TestCH1.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/TestCH1.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597443393070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597443393070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testch2.v 1 1 " "Found 1 design units, including 1 entities, in source file testch2.v" { { "Info" "ISGN_ENTITY_NAME" "1 TestCH2 " "Found entity 1: TestCH2" {  } { { "TestCH2.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/TestCH2.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597443393073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597443393073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test.v 1 1 " "Found 1 design units, including 1 entities, in source file test.v" { { "Info" "ISGN_ENTITY_NAME" "1 Test " "Found entity 1: Test" {  } { { "Test.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Test.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597443393076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597443393076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debouncer.v 1 1 " "Found 1 design units, including 1 entities, in source file debouncer.v" { { "Info" "ISGN_ENTITY_NAME" "1 DeBouncer " "Found entity 1: DeBouncer" {  } { { "DeBouncer.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/DeBouncer.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597443393080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597443393080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frequency_calculator.v 1 1 " "Found 1 design units, including 1 entities, in source file frequency_calculator.v" { { "Info" "ISGN_ENTITY_NAME" "1 Frequency_Calculator " "Found entity 1: Frequency_Calculator" {  } { { "Frequency_Calculator.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Frequency_Calculator.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597443393082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597443393082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "font_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file font_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 Font_ROM " "Found entity 1: Font_ROM" {  } { { "Font_ROM.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Font_ROM.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597443393085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597443393085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "strings.v 1 1 " "Found 1 design units, including 1 entities, in source file strings.v" { { "Info" "ISGN_ENTITY_NAME" "1 Strings " "Found entity 1: Strings" {  } { { "Strings.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Strings.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597443393089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597443393089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "long_strings.v 1 1 " "Found 1 design units, including 1 entities, in source file long_strings.v" { { "Info" "ISGN_ENTITY_NAME" "1 Long_Strings " "Found entity 1: Long_Strings" {  } { { "Long_Strings.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Long_Strings.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597443393092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597443393092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "integer_to_float.v 12 12 " "Found 12 design units, including 12 entities, in source file integer_to_float.v" { { "Info" "ISGN_ENTITY_NAME" "1 Integer_To_Float_altbarrel_shift_tvf " "Found entity 1: Integer_To_Float_altbarrel_shift_tvf" {  } { { "Integer_To_Float.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Integer_To_Float.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597443393138 ""} { "Info" "ISGN_ENTITY_NAME" "2 Integer_To_Float_altpriority_encoder_3e8 " "Found entity 2: Integer_To_Float_altpriority_encoder_3e8" {  } { { "Integer_To_Float.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Integer_To_Float.v" 155 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597443393138 ""} { "Info" "ISGN_ENTITY_NAME" "3 Integer_To_Float_altpriority_encoder_6e8 " "Found entity 3: Integer_To_Float_altpriority_encoder_6e8" {  } { { "Integer_To_Float.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Integer_To_Float.v" 174 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597443393138 ""} { "Info" "ISGN_ENTITY_NAME" "4 Integer_To_Float_altpriority_encoder_be8 " "Found entity 4: Integer_To_Float_altpriority_encoder_be8" {  } { { "Integer_To_Float.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Integer_To_Float.v" 207 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597443393138 ""} { "Info" "ISGN_ENTITY_NAME" "5 Integer_To_Float_altpriority_encoder_rf8 " "Found entity 5: Integer_To_Float_altpriority_encoder_rf8" {  } { { "Integer_To_Float.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Integer_To_Float.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597443393138 ""} { "Info" "ISGN_ENTITY_NAME" "6 Integer_To_Float_altpriority_encoder_3v7 " "Found entity 6: Integer_To_Float_altpriority_encoder_3v7" {  } { { "Integer_To_Float.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Integer_To_Float.v" 289 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597443393138 ""} { "Info" "ISGN_ENTITY_NAME" "7 Integer_To_Float_altpriority_encoder_6v7 " "Found entity 7: Integer_To_Float_altpriority_encoder_6v7" {  } { { "Integer_To_Float.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Integer_To_Float.v" 305 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597443393138 ""} { "Info" "ISGN_ENTITY_NAME" "8 Integer_To_Float_altpriority_encoder_bv7 " "Found entity 8: Integer_To_Float_altpriority_encoder_bv7" {  } { { "Integer_To_Float.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Integer_To_Float.v" 333 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597443393138 ""} { "Info" "ISGN_ENTITY_NAME" "9 Integer_To_Float_altpriority_encoder_r08 " "Found entity 9: Integer_To_Float_altpriority_encoder_r08" {  } { { "Integer_To_Float.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Integer_To_Float.v" 361 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597443393138 ""} { "Info" "ISGN_ENTITY_NAME" "10 Integer_To_Float_altpriority_encoder_qb6 " "Found entity 10: Integer_To_Float_altpriority_encoder_qb6" {  } { { "Integer_To_Float.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Integer_To_Float.v" 389 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597443393138 ""} { "Info" "ISGN_ENTITY_NAME" "11 Integer_To_Float_altfp_convert_l1n " "Found entity 11: Integer_To_Float_altfp_convert_l1n" {  } { { "Integer_To_Float.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Integer_To_Float.v" 417 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597443393138 ""} { "Info" "ISGN_ENTITY_NAME" "12 Integer_To_Float " "Found entity 12: Integer_To_Float" {  } { { "Integer_To_Float.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Integer_To_Float.v" 828 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597443393138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597443393138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amplitude_calculator.v 1 1 " "Found 1 design units, including 1 entities, in source file amplitude_calculator.v" { { "Info" "ISGN_ENTITY_NAME" "1 Amplitude_Calculator " "Found entity 1: Amplitude_Calculator" {  } { { "Amplitude_Calculator.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Amplitude_Calculator.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597443393142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597443393142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fp_ch1_div.v 3 3 " "Found 3 design units, including 3 entities, in source file fp_ch1_div.v" { { "Info" "ISGN_ENTITY_NAME" "1 FP_CH1_DIV_altfp_div_pst_g1f " "Found entity 1: FP_CH1_DIV_altfp_div_pst_g1f" {  } { { "FP_CH1_DIV.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/FP_CH1_DIV.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597443393175 ""} { "Info" "ISGN_ENTITY_NAME" "2 FP_CH1_DIV_altfp_div_ach " "Found entity 2: FP_CH1_DIV_altfp_div_ach" {  } { { "FP_CH1_DIV.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/FP_CH1_DIV.v" 915 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597443393175 ""} { "Info" "ISGN_ENTITY_NAME" "3 FP_CH1_DIV " "Found entity 3: FP_CH1_DIV" {  } { { "FP_CH1_DIV.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/FP_CH1_DIV.v" 949 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597443393175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597443393175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fp_ch2_div.v 3 3 " "Found 3 design units, including 3 entities, in source file fp_ch2_div.v" { { "Info" "ISGN_ENTITY_NAME" "1 FP_CH2_DIV_altfp_div_pst_03f " "Found entity 1: FP_CH2_DIV_altfp_div_pst_03f" {  } { { "FP_CH2_DIV.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/FP_CH2_DIV.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597443393218 ""} { "Info" "ISGN_ENTITY_NAME" "2 FP_CH2_DIV_altfp_div_pdh " "Found entity 2: FP_CH2_DIV_altfp_div_pdh" {  } { { "FP_CH2_DIV.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/FP_CH2_DIV.v" 1541 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597443393218 ""} { "Info" "ISGN_ENTITY_NAME" "3 FP_CH2_DIV " "Found entity 3: FP_CH2_DIV" {  } { { "FP_CH2_DIV.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/FP_CH2_DIV.v" 1575 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597443393218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597443393218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bitshifter.v 1 1 " "Found 1 design units, including 1 entities, in source file bitshifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 BitShifter " "Found entity 1: BitShifter" {  } { { "BitShifter.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/BitShifter.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597443393223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597443393223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bitrangeextractor.v 1 1 " "Found 1 design units, including 1 entities, in source file bitrangeextractor.v" { { "Info" "ISGN_ENTITY_NAME" "1 BitRangeExtractor " "Found entity 1: BitRangeExtractor" {  } { { "BitRangeExtractor.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/BitRangeExtractor.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597443393227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597443393227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fraction_bcd_lut.v 1 1 " "Found 1 design units, including 1 entities, in source file fraction_bcd_lut.v" { { "Info" "ISGN_ENTITY_NAME" "1 Fraction_BCD_LUT " "Found entity 1: Fraction_BCD_LUT" {  } { { "Fraction_BCD_LUT.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Fraction_BCD_LUT.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597443393232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597443393232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "float_to_integer.v 3 3 " "Found 3 design units, including 3 entities, in source file float_to_integer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Float_To_Integer_altbarrel_shift_20g " "Found entity 1: Float_To_Integer_altbarrel_shift_20g" {  } { { "Float_To_Integer.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Float_To_Integer.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597443393270 ""} { "Info" "ISGN_ENTITY_NAME" "2 Float_To_Integer_altfp_convert_l1n " "Found entity 2: Float_To_Integer_altfp_convert_l1n" {  } { { "Float_To_Integer.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Float_To_Integer.v" 143 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597443393270 ""} { "Info" "ISGN_ENTITY_NAME" "3 Float_To_Integer " "Found entity 3: Float_To_Integer" {  } { { "Float_To_Integer.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Float_To_Integer.v" 906 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597443393270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597443393270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "guide_data.v 1 1 " "Found 1 design units, including 1 entities, in source file guide_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 Guide_DATA " "Found entity 1: Guide_DATA" {  } { { "Guide_DATA.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Guide_DATA.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597443393273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597443393273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "guide_colormap.v 1 1 " "Found 1 design units, including 1 entities, in source file guide_colormap.v" { { "Info" "ISGN_ENTITY_NAME" "1 Guide_Colormap " "Found entity 1: Guide_Colormap" {  } { { "Guide_Colormap.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Guide_Colormap.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597443393277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597443393277 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clock_RAM1 Memory_Management.v(119) " "Verilog HDL Implicit Net warning at Memory_Management.v(119): created implicit net for \"clock_RAM1\"" {  } { { "Memory_Management.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Memory_Management.v" 119 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597443393277 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clock_RAM2 Memory_Management.v(120) " "Verilog HDL Implicit Net warning at Memory_Management.v(120): created implicit net for \"clock_RAM2\"" {  } { { "Memory_Management.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Memory_Management.v" 120 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597443393278 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Division_Clock Amplitude_Calculator.v(34) " "Verilog HDL Implicit Net warning at Amplitude_Calculator.v(34): created implicit net for \"Division_Clock\"" {  } { { "Amplitude_Calculator.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Amplitude_Calculator.v" 34 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597443393278 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CH1_Fraction_Valid_Output Amplitude_Calculator.v(158) " "Verilog HDL Implicit Net warning at Amplitude_Calculator.v(158): created implicit net for \"CH1_Fraction_Valid_Output\"" {  } { { "Amplitude_Calculator.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Amplitude_Calculator.v" 158 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597443393278 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CH2_Fraction_Valid_Output Amplitude_Calculator.v(253) " "Verilog HDL Implicit Net warning at Amplitude_Calculator.v(253): created implicit net for \"CH2_Fraction_Valid_Output\"" {  } { { "Amplitude_Calculator.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Amplitude_Calculator.v" 253 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597443393278 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Nios_Screen_Reader_SDRAM.v(318) " "Verilog HDL or VHDL warning at Nios_Screen_Reader_SDRAM.v(318): conditional expression evaluates to a constant" {  } { { "Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_SDRAM.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_SDRAM.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1597443393306 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Nios_Screen_Reader_SDRAM.v(328) " "Verilog HDL or VHDL warning at Nios_Screen_Reader_SDRAM.v(328): conditional expression evaluates to a constant" {  } { { "Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_SDRAM.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_SDRAM.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1597443393306 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Nios_Screen_Reader_SDRAM.v(338) " "Verilog HDL or VHDL warning at Nios_Screen_Reader_SDRAM.v(338): conditional expression evaluates to a constant" {  } { { "Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_SDRAM.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_SDRAM.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1597443393306 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Nios_Screen_Reader_SDRAM.v(682) " "Verilog HDL or VHDL warning at Nios_Screen_Reader_SDRAM.v(682): conditional expression evaluates to a constant" {  } { { "Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_SDRAM.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_SDRAM.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1597443393308 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Top " "Elaborating entity \"Top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1597443393725 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Response_1 Top.v(51) " "Verilog HDL or VHDL warning at Top.v(51): object \"Response_1\" assigned a value but never read" {  } { { "Top.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Top.v" 51 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1597443393726 "|Top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Response_2 Top.v(51) " "Verilog HDL or VHDL warning at Top.v(51): object \"Response_2\" assigned a value but never read" {  } { { "Top.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Top.v" 51 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1597443393726 "|Top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DeBouncer DeBouncer:DeBouncer_Inst " "Elaborating entity \"DeBouncer\" for hierarchy \"DeBouncer:DeBouncer_Inst\"" {  } { { "Top.v" "DeBouncer_Inst" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Top.v" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597443393764 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 DeBouncer.v(70) " "Verilog HDL assignment warning at DeBouncer.v(70): truncated value with size 32 to match size of target (13)" {  } { { "DeBouncer.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/DeBouncer.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443393765 "|Top|DeBouncer:DeBouncer_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 DeBouncer.v(92) " "Verilog HDL assignment warning at DeBouncer.v(92): truncated value with size 32 to match size of target (13)" {  } { { "DeBouncer.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/DeBouncer.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443393765 "|Top|DeBouncer:DeBouncer_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 DeBouncer.v(111) " "Verilog HDL assignment warning at DeBouncer.v(111): truncated value with size 32 to match size of target (13)" {  } { { "DeBouncer.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/DeBouncer.v" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443393766 "|Top|DeBouncer:DeBouncer_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 DeBouncer.v(132) " "Verilog HDL assignment warning at DeBouncer.v(132): truncated value with size 32 to match size of target (13)" {  } { { "DeBouncer.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/DeBouncer.v" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443393766 "|Top|DeBouncer:DeBouncer_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 DeBouncer.v(154) " "Verilog HDL assignment warning at DeBouncer.v(154): truncated value with size 32 to match size of target (13)" {  } { { "DeBouncer.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/DeBouncer.v" 154 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443393766 "|Top|DeBouncer:DeBouncer_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 DeBouncer.v(176) " "Verilog HDL assignment warning at DeBouncer.v(176): truncated value with size 32 to match size of target (13)" {  } { { "DeBouncer.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/DeBouncer.v" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443393766 "|Top|DeBouncer:DeBouncer_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 DeBouncer.v(198) " "Verilog HDL assignment warning at DeBouncer.v(198): truncated value with size 32 to match size of target (13)" {  } { { "DeBouncer.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/DeBouncer.v" 198 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443393767 "|Top|DeBouncer:DeBouncer_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 DeBouncer.v(220) " "Verilog HDL assignment warning at DeBouncer.v(220): truncated value with size 32 to match size of target (13)" {  } { { "DeBouncer.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/DeBouncer.v" 220 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443393767 "|Top|DeBouncer:DeBouncer_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 DeBouncer.v(242) " "Verilog HDL assignment warning at DeBouncer.v(242): truncated value with size 32 to match size of target (13)" {  } { { "DeBouncer.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/DeBouncer.v" 242 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443393767 "|Top|DeBouncer:DeBouncer_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 DeBouncer.v(264) " "Verilog HDL assignment warning at DeBouncer.v(264): truncated value with size 32 to match size of target (13)" {  } { { "DeBouncer.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/DeBouncer.v" 264 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443393767 "|Top|DeBouncer:DeBouncer_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 DeBouncer.v(286) " "Verilog HDL assignment warning at DeBouncer.v(286): truncated value with size 32 to match size of target (13)" {  } { { "DeBouncer.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/DeBouncer.v" 286 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443393768 "|Top|DeBouncer:DeBouncer_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 DeBouncer.v(308) " "Verilog HDL assignment warning at DeBouncer.v(308): truncated value with size 32 to match size of target (13)" {  } { { "DeBouncer.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/DeBouncer.v" 308 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443393768 "|Top|DeBouncer:DeBouncer_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 DeBouncer.v(330) " "Verilog HDL assignment warning at DeBouncer.v(330): truncated value with size 32 to match size of target (13)" {  } { { "DeBouncer.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/DeBouncer.v" 330 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443393768 "|Top|DeBouncer:DeBouncer_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 DeBouncer.v(352) " "Verilog HDL assignment warning at DeBouncer.v(352): truncated value with size 32 to match size of target (13)" {  } { { "DeBouncer.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/DeBouncer.v" 352 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443393769 "|Top|DeBouncer:DeBouncer_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 DeBouncer.v(374) " "Verilog HDL assignment warning at DeBouncer.v(374): truncated value with size 32 to match size of target (13)" {  } { { "DeBouncer.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/DeBouncer.v" 374 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443393769 "|Top|DeBouncer:DeBouncer_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 DeBouncer.v(396) " "Verilog HDL assignment warning at DeBouncer.v(396): truncated value with size 32 to match size of target (13)" {  } { { "DeBouncer.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/DeBouncer.v" 396 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443393769 "|Top|DeBouncer:DeBouncer_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 DeBouncer.v(418) " "Verilog HDL assignment warning at DeBouncer.v(418): truncated value with size 32 to match size of target (13)" {  } { { "DeBouncer.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/DeBouncer.v" 418 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443393769 "|Top|DeBouncer:DeBouncer_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 DeBouncer.v(440) " "Verilog HDL assignment warning at DeBouncer.v(440): truncated value with size 32 to match size of target (13)" {  } { { "DeBouncer.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/DeBouncer.v" 440 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443393770 "|Top|DeBouncer:DeBouncer_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 DeBouncer.v(462) " "Verilog HDL assignment warning at DeBouncer.v(462): truncated value with size 32 to match size of target (13)" {  } { { "DeBouncer.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/DeBouncer.v" 462 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443393770 "|Top|DeBouncer:DeBouncer_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 DeBouncer.v(484) " "Verilog HDL assignment warning at DeBouncer.v(484): truncated value with size 32 to match size of target (13)" {  } { { "DeBouncer.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/DeBouncer.v" 484 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443393770 "|Top|DeBouncer:DeBouncer_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 DeBouncer.v(506) " "Verilog HDL assignment warning at DeBouncer.v(506): truncated value with size 32 to match size of target (13)" {  } { { "DeBouncer.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/DeBouncer.v" 506 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443393771 "|Top|DeBouncer:DeBouncer_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 DeBouncer.v(528) " "Verilog HDL assignment warning at DeBouncer.v(528): truncated value with size 32 to match size of target (13)" {  } { { "DeBouncer.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/DeBouncer.v" 528 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443393771 "|Top|DeBouncer:DeBouncer_Inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_Screen_Reader Nios_Screen_Reader:u0 " "Elaborating entity \"Nios_Screen_Reader\" for hierarchy \"Nios_Screen_Reader:u0\"" {  } { { "Top.v" "u0" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Top.v" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597443393813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_Screen_Reader_Address Nios_Screen_Reader:u0\|Nios_Screen_Reader_Address:address " "Elaborating entity \"Nios_Screen_Reader_Address\" for hierarchy \"Nios_Screen_Reader:u0\|Nios_Screen_Reader_Address:address\"" {  } { { "Nios_Screen_Reader/synthesis/Nios_Screen_Reader.v" "address" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Nios_Screen_Reader/synthesis/Nios_Screen_Reader.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597443393852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_Screen_Reader_DATA Nios_Screen_Reader:u0\|Nios_Screen_Reader_DATA:data " "Elaborating entity \"Nios_Screen_Reader_DATA\" for hierarchy \"Nios_Screen_Reader:u0\|Nios_Screen_Reader_DATA:data\"" {  } { { "Nios_Screen_Reader/synthesis/Nios_Screen_Reader.v" "data" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Nios_Screen_Reader/synthesis/Nios_Screen_Reader.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597443393870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_Screen_Reader_Event_Register Nios_Screen_Reader:u0\|Nios_Screen_Reader_Event_Register:event_register " "Elaborating entity \"Nios_Screen_Reader_Event_Register\" for hierarchy \"Nios_Screen_Reader:u0\|Nios_Screen_Reader_Event_Register:event_register\"" {  } { { "Nios_Screen_Reader/synthesis/Nios_Screen_Reader.v" "event_register" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Nios_Screen_Reader/synthesis/Nios_Screen_Reader.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597443393885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_Screen_Reader_JTAG Nios_Screen_Reader:u0\|Nios_Screen_Reader_JTAG:jtag " "Elaborating entity \"Nios_Screen_Reader_JTAG\" for hierarchy \"Nios_Screen_Reader:u0\|Nios_Screen_Reader_JTAG:jtag\"" {  } { { "Nios_Screen_Reader/synthesis/Nios_Screen_Reader.v" "jtag" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Nios_Screen_Reader/synthesis/Nios_Screen_Reader.v" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597443393903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_Screen_Reader_JTAG_scfifo_w Nios_Screen_Reader:u0\|Nios_Screen_Reader_JTAG:jtag\|Nios_Screen_Reader_JTAG_scfifo_w:the_Nios_Screen_Reader_JTAG_scfifo_w " "Elaborating entity \"Nios_Screen_Reader_JTAG_scfifo_w\" for hierarchy \"Nios_Screen_Reader:u0\|Nios_Screen_Reader_JTAG:jtag\|Nios_Screen_Reader_JTAG_scfifo_w:the_Nios_Screen_Reader_JTAG_scfifo_w\"" {  } { { "Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_JTAG.v" "the_Nios_Screen_Reader_JTAG_scfifo_w" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_JTAG.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597443393924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo Nios_Screen_Reader:u0\|Nios_Screen_Reader_JTAG:jtag\|Nios_Screen_Reader_JTAG_scfifo_w:the_Nios_Screen_Reader_JTAG_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"Nios_Screen_Reader:u0\|Nios_Screen_Reader_JTAG:jtag\|Nios_Screen_Reader_JTAG_scfifo_w:the_Nios_Screen_Reader_JTAG_scfifo_w\|scfifo:wfifo\"" {  } { { "Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_JTAG.v" "wfifo" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_JTAG.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597443394117 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Nios_Screen_Reader:u0\|Nios_Screen_Reader_JTAG:jtag\|Nios_Screen_Reader_JTAG_scfifo_w:the_Nios_Screen_Reader_JTAG_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"Nios_Screen_Reader:u0\|Nios_Screen_Reader_JTAG:jtag\|Nios_Screen_Reader_JTAG_scfifo_w:the_Nios_Screen_Reader_JTAG_scfifo_w\|scfifo:wfifo\"" {  } { { "Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_JTAG.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_JTAG.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597443394128 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Nios_Screen_Reader:u0\|Nios_Screen_Reader_JTAG:jtag\|Nios_Screen_Reader_JTAG_scfifo_w:the_Nios_Screen_Reader_JTAG_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"Nios_Screen_Reader:u0\|Nios_Screen_Reader_JTAG:jtag\|Nios_Screen_Reader_JTAG_scfifo_w:the_Nios_Screen_Reader_JTAG_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597443394128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597443394128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597443394128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597443394128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597443394128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597443394128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597443394128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597443394128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597443394128 ""}  } { { "Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_JTAG.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_JTAG.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1597443394128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/db/scfifo_jr21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597443394170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597443394170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 Nios_Screen_Reader:u0\|Nios_Screen_Reader_JTAG:jtag\|Nios_Screen_Reader_JTAG_scfifo_w:the_Nios_Screen_Reader_JTAG_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"Nios_Screen_Reader:u0\|Nios_Screen_Reader_JTAG:jtag\|Nios_Screen_Reader_JTAG_scfifo_w:the_Nios_Screen_Reader_JTAG_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "f:/quartus_18/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597443394171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_l011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_l011 " "Found entity 1: a_dpfifo_l011" {  } { { "db/a_dpfifo_l011.tdf" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/db/a_dpfifo_l011.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597443394195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597443394195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_l011 Nios_Screen_Reader:u0\|Nios_Screen_Reader_JTAG:jtag\|Nios_Screen_Reader_JTAG_scfifo_w:the_Nios_Screen_Reader_JTAG_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo " "Elaborating entity \"a_dpfifo_l011\" for hierarchy \"Nios_Screen_Reader:u0\|Nios_Screen_Reader_JTAG:jtag\|Nios_Screen_Reader_JTAG_scfifo_w:the_Nios_Screen_Reader_JTAG_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/db/scfifo_jr21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597443394198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597443394221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597443394221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf Nios_Screen_Reader:u0\|Nios_Screen_Reader_JTAG:jtag\|Nios_Screen_Reader_JTAG_scfifo_w:the_Nios_Screen_Reader_JTAG_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"Nios_Screen_Reader:u0\|Nios_Screen_Reader_JTAG:jtag\|Nios_Screen_Reader_JTAG_scfifo_w:the_Nios_Screen_Reader_JTAG_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_l011.tdf" "fifo_state" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/db/a_dpfifo_l011.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597443394224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/db/cntr_do7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597443394276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597443394276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 Nios_Screen_Reader:u0\|Nios_Screen_Reader_JTAG:jtag\|Nios_Screen_Reader_JTAG_scfifo_w:the_Nios_Screen_Reader_JTAG_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"Nios_Screen_Reader:u0\|Nios_Screen_Reader_JTAG:jtag\|Nios_Screen_Reader_JTAG_scfifo_w:the_Nios_Screen_Reader_JTAG_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597443394280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nio1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nio1 " "Found entity 1: altsyncram_nio1" {  } { { "db/altsyncram_nio1.tdf" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/db/altsyncram_nio1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597443394333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597443394333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nio1 Nios_Screen_Reader:u0\|Nios_Screen_Reader_JTAG:jtag\|Nios_Screen_Reader_JTAG_scfifo_w:the_Nios_Screen_Reader_JTAG_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram " "Elaborating entity \"altsyncram_nio1\" for hierarchy \"Nios_Screen_Reader:u0\|Nios_Screen_Reader_JTAG:jtag\|Nios_Screen_Reader_JTAG_scfifo_w:the_Nios_Screen_Reader_JTAG_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\"" {  } { { "db/a_dpfifo_l011.tdf" "FIFOram" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/db/a_dpfifo_l011.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597443394337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/db/cntr_1ob.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597443394393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597443394393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob Nios_Screen_Reader:u0\|Nios_Screen_Reader_JTAG:jtag\|Nios_Screen_Reader_JTAG_scfifo_w:the_Nios_Screen_Reader_JTAG_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"Nios_Screen_Reader:u0\|Nios_Screen_Reader_JTAG:jtag\|Nios_Screen_Reader_JTAG_scfifo_w:the_Nios_Screen_Reader_JTAG_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_l011.tdf" "rd_ptr_count" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/db/a_dpfifo_l011.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597443394396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_Screen_Reader_JTAG_scfifo_r Nios_Screen_Reader:u0\|Nios_Screen_Reader_JTAG:jtag\|Nios_Screen_Reader_JTAG_scfifo_r:the_Nios_Screen_Reader_JTAG_scfifo_r " "Elaborating entity \"Nios_Screen_Reader_JTAG_scfifo_r\" for hierarchy \"Nios_Screen_Reader:u0\|Nios_Screen_Reader_JTAG:jtag\|Nios_Screen_Reader_JTAG_scfifo_r:the_Nios_Screen_Reader_JTAG_scfifo_r\"" {  } { { "Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_JTAG.v" "the_Nios_Screen_Reader_JTAG_scfifo_r" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_JTAG.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597443394429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic Nios_Screen_Reader:u0\|Nios_Screen_Reader_JTAG:jtag\|alt_jtag_atlantic:Nios_Screen_Reader_JTAG_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"Nios_Screen_Reader:u0\|Nios_Screen_Reader_JTAG:jtag\|alt_jtag_atlantic:Nios_Screen_Reader_JTAG_alt_jtag_atlantic\"" {  } { { "Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_JTAG.v" "Nios_Screen_Reader_JTAG_alt_jtag_atlantic" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_JTAG.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597443394740 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Nios_Screen_Reader:u0\|Nios_Screen_Reader_JTAG:jtag\|alt_jtag_atlantic:Nios_Screen_Reader_JTAG_alt_jtag_atlantic " "Elaborated megafunction instantiation \"Nios_Screen_Reader:u0\|Nios_Screen_Reader_JTAG:jtag\|alt_jtag_atlantic:Nios_Screen_Reader_JTAG_alt_jtag_atlantic\"" {  } { { "Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_JTAG.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_JTAG.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597443394781 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Nios_Screen_Reader:u0\|Nios_Screen_Reader_JTAG:jtag\|alt_jtag_atlantic:Nios_Screen_Reader_JTAG_alt_jtag_atlantic " "Instantiated megafunction \"Nios_Screen_Reader:u0\|Nios_Screen_Reader_JTAG:jtag\|alt_jtag_atlantic:Nios_Screen_Reader_JTAG_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597443394781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597443394781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597443394781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597443394781 ""}  } { { "Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_JTAG.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_JTAG.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1597443394781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter Nios_Screen_Reader:u0\|Nios_Screen_Reader_JTAG:jtag\|alt_jtag_atlantic:Nios_Screen_Reader_JTAG_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"Nios_Screen_Reader:u0\|Nios_Screen_Reader_JTAG:jtag\|alt_jtag_atlantic:Nios_Screen_Reader_JTAG_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "f:/quartus_18/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597443395259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl Nios_Screen_Reader:u0\|Nios_Screen_Reader_JTAG:jtag\|alt_jtag_atlantic:Nios_Screen_Reader_JTAG_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"Nios_Screen_Reader:u0\|Nios_Screen_Reader_JTAG:jtag\|alt_jtag_atlantic:Nios_Screen_Reader_JTAG_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "f:/quartus_18/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597443395453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_Screen_Reader_Loading_Percentage Nios_Screen_Reader:u0\|Nios_Screen_Reader_Loading_Percentage:loading_percentage " "Elaborating entity \"Nios_Screen_Reader_Loading_Percentage\" for hierarchy \"Nios_Screen_Reader:u0\|Nios_Screen_Reader_Loading_Percentage:loading_percentage\"" {  } { { "Nios_Screen_Reader/synthesis/Nios_Screen_Reader.v" "loading_percentage" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Nios_Screen_Reader/synthesis/Nios_Screen_Reader.v" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597443395504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_Screen_Reader_NiosII Nios_Screen_Reader:u0\|Nios_Screen_Reader_NiosII:niosii " "Elaborating entity \"Nios_Screen_Reader_NiosII\" for hierarchy \"Nios_Screen_Reader:u0\|Nios_Screen_Reader_NiosII:niosii\"" {  } { { "Nios_Screen_Reader/synthesis/Nios_Screen_Reader.v" "niosii" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Nios_Screen_Reader/synthesis/Nios_Screen_Reader.v" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597443395518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_Screen_Reader_NiosII_cpu Nios_Screen_Reader:u0\|Nios_Screen_Reader_NiosII:niosii\|Nios_Screen_Reader_NiosII_cpu:cpu " "Elaborating entity \"Nios_Screen_Reader_NiosII_cpu\" for hierarchy \"Nios_Screen_Reader:u0\|Nios_Screen_Reader_NiosII:niosii\|Nios_Screen_Reader_NiosII_cpu:cpu\"" {  } { { "Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_NiosII.v" "cpu" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_NiosII.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597443395577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_Screen_Reader_NiosII_cpu_test_bench Nios_Screen_Reader:u0\|Nios_Screen_Reader_NiosII:niosii\|Nios_Screen_Reader_NiosII_cpu:cpu\|Nios_Screen_Reader_NiosII_cpu_test_bench:the_Nios_Screen_Reader_NiosII_cpu_test_bench " "Elaborating entity \"Nios_Screen_Reader_NiosII_cpu_test_bench\" for hierarchy \"Nios_Screen_Reader:u0\|Nios_Screen_Reader_NiosII:niosii\|Nios_Screen_Reader_NiosII_cpu:cpu\|Nios_Screen_Reader_NiosII_cpu_test_bench:the_Nios_Screen_Reader_NiosII_cpu_test_bench\"" {  } { { "Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_NiosII_cpu.v" "the_Nios_Screen_Reader_NiosII_cpu_test_bench" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_NiosII_cpu.v" 5972 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597443396021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_Screen_Reader_NiosII_cpu_ic_data_module Nios_Screen_Reader:u0\|Nios_Screen_Reader_NiosII:niosii\|Nios_Screen_Reader_NiosII_cpu:cpu\|Nios_Screen_Reader_NiosII_cpu_ic_data_module:Nios_Screen_Reader_NiosII_cpu_ic_data " "Elaborating entity \"Nios_Screen_Reader_NiosII_cpu_ic_data_module\" for hierarchy \"Nios_Screen_Reader:u0\|Nios_Screen_Reader_NiosII:niosii\|Nios_Screen_Reader_NiosII_cpu:cpu\|Nios_Screen_Reader_NiosII_cpu_ic_data_module:Nios_Screen_Reader_NiosII_cpu_ic_data\"" {  } { { "Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_NiosII_cpu.v" "Nios_Screen_Reader_NiosII_cpu_ic_data" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_NiosII_cpu.v" 6974 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597443396073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Nios_Screen_Reader:u0\|Nios_Screen_Reader_NiosII:niosii\|Nios_Screen_Reader_NiosII_cpu:cpu\|Nios_Screen_Reader_NiosII_cpu_ic_data_module:Nios_Screen_Reader_NiosII_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Nios_Screen_Reader:u0\|Nios_Screen_Reader_NiosII:niosii\|Nios_Screen_Reader_NiosII_cpu:cpu\|Nios_Screen_Reader_NiosII_cpu_ic_data_module:Nios_Screen_Reader_NiosII_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_NiosII_cpu.v" "the_altsyncram" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_NiosII_cpu.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597443396170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cjd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cjd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cjd1 " "Found entity 1: altsyncram_cjd1" {  } { { "db/altsyncram_cjd1.tdf" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/db/altsyncram_cjd1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597443396253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597443396253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_cjd1 Nios_Screen_Reader:u0\|Nios_Screen_Reader_NiosII:niosii\|Nios_Screen_Reader_NiosII_cpu:cpu\|Nios_Screen_Reader_NiosII_cpu_ic_data_module:Nios_Screen_Reader_NiosII_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated " "Elaborating entity \"altsyncram_cjd1\" for hierarchy \"Nios_Screen_Reader:u0\|Nios_Screen_Reader_NiosII:niosii\|Nios_Screen_Reader_NiosII_cpu:cpu\|Nios_Screen_Reader_NiosII_cpu_ic_data_module:Nios_Screen_Reader_NiosII_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "f:/quartus_18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597443396255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_Screen_Reader_NiosII_cpu_ic_tag_module Nios_Screen_Reader:u0\|Nios_Screen_Reader_NiosII:niosii\|Nios_Screen_Reader_NiosII_cpu:cpu\|Nios_Screen_Reader_NiosII_cpu_ic_tag_module:Nios_Screen_Reader_NiosII_cpu_ic_tag " "Elaborating entity \"Nios_Screen_Reader_NiosII_cpu_ic_tag_module\" for hierarchy \"Nios_Screen_Reader:u0\|Nios_Screen_Reader_NiosII:niosii\|Nios_Screen_Reader_NiosII_cpu:cpu\|Nios_Screen_Reader_NiosII_cpu_ic_tag_module:Nios_Screen_Reader_NiosII_cpu_ic_tag\"" {  } { { "Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_NiosII_cpu.v" "Nios_Screen_Reader_NiosII_cpu_ic_tag" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_NiosII_cpu.v" 7040 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597443396329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Nios_Screen_Reader:u0\|Nios_Screen_Reader_NiosII:niosii\|Nios_Screen_Reader_NiosII_cpu:cpu\|Nios_Screen_Reader_NiosII_cpu_ic_tag_module:Nios_Screen_Reader_NiosII_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Nios_Screen_Reader:u0\|Nios_Screen_Reader_NiosII:niosii\|Nios_Screen_Reader_NiosII_cpu:cpu\|Nios_Screen_Reader_NiosII_cpu_ic_tag_module:Nios_Screen_Reader_NiosII_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_NiosII_cpu.v" "the_altsyncram" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_NiosII_cpu.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597443396369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dad1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dad1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dad1 " "Found entity 1: altsyncram_dad1" {  } { { "db/altsyncram_dad1.tdf" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/db/altsyncram_dad1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597443396445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597443396445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dad1 Nios_Screen_Reader:u0\|Nios_Screen_Reader_NiosII:niosii\|Nios_Screen_Reader_NiosII_cpu:cpu\|Nios_Screen_Reader_NiosII_cpu_ic_tag_module:Nios_Screen_Reader_NiosII_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_dad1:auto_generated " "Elaborating entity \"altsyncram_dad1\" for hierarchy \"Nios_Screen_Reader:u0\|Nios_Screen_Reader_NiosII:niosii\|Nios_Screen_Reader_NiosII_cpu:cpu\|Nios_Screen_Reader_NiosII_cpu_ic_tag_module:Nios_Screen_Reader_NiosII_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_dad1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "f:/quartus_18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597443396447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_Screen_Reader_NiosII_cpu_bht_module Nios_Screen_Reader:u0\|Nios_Screen_Reader_NiosII:niosii\|Nios_Screen_Reader_NiosII_cpu:cpu\|Nios_Screen_Reader_NiosII_cpu_bht_module:Nios_Screen_Reader_NiosII_cpu_bht " "Elaborating entity \"Nios_Screen_Reader_NiosII_cpu_bht_module\" for hierarchy \"Nios_Screen_Reader:u0\|Nios_Screen_Reader_NiosII:niosii\|Nios_Screen_Reader_NiosII_cpu:cpu\|Nios_Screen_Reader_NiosII_cpu_bht_module:Nios_Screen_Reader_NiosII_cpu_bht\"" {  } { { "Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_NiosII_cpu.v" "Nios_Screen_Reader_NiosII_cpu_bht" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_NiosII_cpu.v" 7238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597443396503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Nios_Screen_Reader:u0\|Nios_Screen_Reader_NiosII:niosii\|Nios_Screen_Reader_NiosII_cpu:cpu\|Nios_Screen_Reader_NiosII_cpu_bht_module:Nios_Screen_Reader_NiosII_cpu_bht\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Nios_Screen_Reader:u0\|Nios_Screen_Reader_NiosII:niosii\|Nios_Screen_Reader_NiosII_cpu:cpu\|Nios_Screen_Reader_NiosII_cpu_bht_module:Nios_Screen_Reader_NiosII_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_NiosII_cpu.v" "the_altsyncram" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_NiosII_cpu.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597443396523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_97d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_97d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_97d1 " "Found entity 1: altsyncram_97d1" {  } { { "db/altsyncram_97d1.tdf" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/db/altsyncram_97d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597443396600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597443396600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_97d1 Nios_Screen_Reader:u0\|Nios_Screen_Reader_NiosII:niosii\|Nios_Screen_Reader_NiosII_cpu:cpu\|Nios_Screen_Reader_NiosII_cpu_bht_module:Nios_Screen_Reader_NiosII_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_97d1:auto_generated " "Elaborating entity \"altsyncram_97d1\" for hierarchy \"Nios_Screen_Reader:u0\|Nios_Screen_Reader_NiosII:niosii\|Nios_Screen_Reader_NiosII_cpu:cpu\|Nios_Screen_Reader_NiosII_cpu_bht_module:Nios_Screen_Reader_NiosII_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_97d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "f:/quartus_18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597443396601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_Screen_Reader_NiosII_cpu_register_bank_a_module Nios_Screen_Reader:u0\|Nios_Screen_Reader_NiosII:niosii\|Nios_Screen_Reader_NiosII_cpu:cpu\|Nios_Screen_Reader_NiosII_cpu_register_bank_a_module:Nios_Screen_Reader_NiosII_cpu_register_bank_a " "Elaborating entity \"Nios_Screen_Reader_NiosII_cpu_register_bank_a_module\" for hierarchy \"Nios_Screen_Reader:u0\|Nios_Screen_Reader_NiosII:niosii\|Nios_Screen_Reader_NiosII_cpu:cpu\|Nios_Screen_Reader_NiosII_cpu_register_bank_a_module:Nios_Screen_Reader_NiosII_cpu_register_bank_a\"" {  } { { "Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_NiosII_cpu.v" "Nios_Screen_Reader_NiosII_cpu_register_bank_a" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_NiosII_cpu.v" 8195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597443396656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Nios_Screen_Reader:u0\|Nios_Screen_Reader_NiosII:niosii\|Nios_Screen_Reader_NiosII_cpu:cpu\|Nios_Screen_Reader_NiosII_cpu_register_bank_a_module:Nios_Screen_Reader_NiosII_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Nios_Screen_Reader:u0\|Nios_Screen_Reader_NiosII:niosii\|Nios_Screen_Reader_NiosII_cpu:cpu\|Nios_Screen_Reader_NiosII_cpu_register_bank_a_module:Nios_Screen_Reader_NiosII_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_NiosII_cpu.v" "the_altsyncram" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_NiosII_cpu.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597443396679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fic1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fic1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fic1 " "Found entity 1: altsyncram_fic1" {  } { { "db/altsyncram_fic1.tdf" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/db/altsyncram_fic1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597443396750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597443396750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fic1 Nios_Screen_Reader:u0\|Nios_Screen_Reader_NiosII:niosii\|Nios_Screen_Reader_NiosII_cpu:cpu\|Nios_Screen_Reader_NiosII_cpu_register_bank_a_module:Nios_Screen_Reader_NiosII_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated " "Elaborating entity \"altsyncram_fic1\" for hierarchy \"Nios_Screen_Reader:u0\|Nios_Screen_Reader_NiosII:niosii\|Nios_Screen_Reader_NiosII_cpu:cpu\|Nios_Screen_Reader_NiosII_cpu_register_bank_a_module:Nios_Screen_Reader_NiosII_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "f:/quartus_18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597443396752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_Screen_Reader_NiosII_cpu_register_bank_b_module Nios_Screen_Reader:u0\|Nios_Screen_Reader_NiosII:niosii\|Nios_Screen_Reader_NiosII_cpu:cpu\|Nios_Screen_Reader_NiosII_cpu_register_bank_b_module:Nios_Screen_Reader_NiosII_cpu_register_bank_b " "Elaborating entity \"Nios_Screen_Reader_NiosII_cpu_register_bank_b_module\" for hierarchy \"Nios_Screen_Reader:u0\|Nios_Screen_Reader_NiosII:niosii\|Nios_Screen_Reader_NiosII_cpu:cpu\|Nios_Screen_Reader_NiosII_cpu_register_bank_b_module:Nios_Screen_Reader_NiosII_cpu_register_bank_b\"" {  } { { "Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_NiosII_cpu.v" "Nios_Screen_Reader_NiosII_cpu_register_bank_b" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_NiosII_cpu.v" 8213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597443396867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_Screen_Reader_NiosII_cpu_mult_cell Nios_Screen_Reader:u0\|Nios_Screen_Reader_NiosII:niosii\|Nios_Screen_Reader_NiosII_cpu:cpu\|Nios_Screen_Reader_NiosII_cpu_mult_cell:the_Nios_Screen_Reader_NiosII_cpu_mult_cell " "Elaborating entity \"Nios_Screen_Reader_NiosII_cpu_mult_cell\" for hierarchy \"Nios_Screen_Reader:u0\|Nios_Screen_Reader_NiosII:niosii\|Nios_Screen_Reader_NiosII_cpu:cpu\|Nios_Screen_Reader_NiosII_cpu_mult_cell:the_Nios_Screen_Reader_NiosII_cpu_mult_cell\"" {  } { { "Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_NiosII_cpu.v" "the_Nios_Screen_Reader_NiosII_cpu_mult_cell" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_NiosII_cpu.v" 8798 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597443396904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add Nios_Screen_Reader:u0\|Nios_Screen_Reader_NiosII:niosii\|Nios_Screen_Reader_NiosII_cpu:cpu\|Nios_Screen_Reader_NiosII_cpu_mult_cell:the_Nios_Screen_Reader_NiosII_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Elaborating entity \"altera_mult_add\" for hierarchy \"Nios_Screen_Reader:u0\|Nios_Screen_Reader_NiosII:niosii\|Nios_Screen_Reader_NiosII_cpu:cpu\|Nios_Screen_Reader_NiosII_cpu_mult_cell:the_Nios_Screen_Reader_NiosII_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\"" {  } { { "Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_NiosII_cpu_mult_cell.v" "the_altmult_add_p1" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_NiosII_cpu_mult_cell.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597443396943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_vkp2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_vkp2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_vkp2 " "Found entity 1: altera_mult_add_vkp2" {  } { { "db/altera_mult_add_vkp2.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/db/altera_mult_add_vkp2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597443397003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597443397003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_vkp2 Nios_Screen_Reader:u0\|Nios_Screen_Reader_NiosII:niosii\|Nios_Screen_Reader_NiosII_cpu:cpu\|Nios_Screen_Reader_NiosII_cpu_mult_cell:the_Nios_Screen_Reader_NiosII_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated " "Elaborating entity \"altera_mult_add_vkp2\" for hierarchy \"Nios_Screen_Reader:u0\|Nios_Screen_Reader_NiosII:niosii\|Nios_Screen_Reader_NiosII_cpu:cpu\|Nios_Screen_Reader_NiosII_cpu_mult_cell:the_Nios_Screen_Reader_NiosII_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "f:/quartus_18/quartus/libraries/megafunctions/altera_mult_add.tdf" 454 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597443397009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl Nios_Screen_Reader:u0\|Nios_Screen_Reader_NiosII:niosii\|Nios_Screen_Reader_NiosII_cpu:cpu\|Nios_Screen_Reader_NiosII_cpu_mult_cell:the_Nios_Screen_Reader_NiosII_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"Nios_Screen_Reader:u0\|Nios_Screen_Reader_NiosII:niosii\|Nios_Screen_Reader_NiosII_cpu:cpu\|Nios_Screen_Reader_NiosII_cpu_mult_cell:the_Nios_Screen_Reader_NiosII_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_vkp2.v" "altera_mult_add_rtl1" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/db/altera_mult_add_vkp2.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597443397104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function Nios_Screen_Reader:u0\|Nios_Screen_Reader_NiosII:niosii\|Nios_Screen_Reader_NiosII_cpu:cpu\|Nios_Screen_Reader_NiosII_cpu_mult_cell:the_Nios_Screen_Reader_NiosII_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"Nios_Screen_Reader:u0\|Nios_Screen_Reader_NiosII:niosii\|Nios_Screen_Reader_NiosII_cpu:cpu\|Nios_Screen_Reader_NiosII_cpu_mult_cell:the_Nios_Screen_Reader_NiosII_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\"" {  } { { "altera_mult_add_rtl.v" "signa_reg_block" { Text "f:/quartus_18/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 907 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597443397166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function Nios_Screen_Reader:u0\|Nios_Screen_Reader_NiosII:niosii\|Nios_Screen_Reader_NiosII_cpu:cpu\|Nios_Screen_Reader_NiosII_cpu_mult_cell:the_Nios_Screen_Reader_NiosII_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"Nios_Screen_Reader:u0\|Nios_Screen_Reader_NiosII:niosii\|Nios_Screen_Reader_NiosII_cpu:cpu\|Nios_Screen_Reader_NiosII_cpu_mult_cell:the_Nios_Screen_Reader_NiosII_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\"" {  } { { "altera_mult_add_rtl.v" "dataa_split" { Text "f:/quartus_18/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1023 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597443397197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function Nios_Screen_Reader:u0\|Nios_Screen_Reader_NiosII:niosii\|Nios_Screen_Reader_NiosII_cpu:cpu\|Nios_Screen_Reader_NiosII_cpu_mult_cell:the_Nios_Screen_Reader_NiosII_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"Nios_Screen_Reader:u0\|Nios_Screen_Reader_NiosII:niosii\|Nios_Screen_Reader_NiosII_cpu:cpu\|Nios_Screen_Reader_NiosII_cpu_mult_cell:the_Nios_Screen_Reader_NiosII_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "f:/quartus_18/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597443397227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function Nios_Screen_Reader:u0\|Nios_Screen_Reader_NiosII:niosii\|Nios_Screen_Reader_NiosII_cpu:cpu\|Nios_Screen_Reader_NiosII_cpu_mult_cell:the_Nios_Screen_Reader_NiosII_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"Nios_Screen_Reader:u0\|Nios_Screen_Reader_NiosII:niosii\|Nios_Screen_Reader_NiosII_cpu:cpu\|Nios_Screen_Reader_NiosII_cpu_mult_cell:the_Nios_Screen_Reader_NiosII_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "f:/quartus_18/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597443397276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function Nios_Screen_Reader:u0\|Nios_Screen_Reader_NiosII:niosii\|Nios_Screen_Reader_NiosII_cpu:cpu\|Nios_Screen_Reader_NiosII_cpu_mult_cell:the_Nios_Screen_Reader_NiosII_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"Nios_Screen_Reader:u0\|Nios_Screen_Reader_NiosII:niosii\|Nios_Screen_Reader_NiosII_cpu:cpu\|Nios_Screen_Reader_NiosII_cpu_mult_cell:the_Nios_Screen_Reader_NiosII_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "f:/quartus_18/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597443397403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function Nios_Screen_Reader:u0\|Nios_Screen_Reader_NiosII:niosii\|Nios_Screen_Reader_NiosII_cpu:cpu\|Nios_Screen_Reader_NiosII_cpu_mult_cell:the_Nios_Screen_Reader_NiosII_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"Nios_Screen_Reader:u0\|Nios_Screen_Reader_NiosII:niosii\|Nios_Screen_Reader_NiosII_cpu:cpu\|Nios_Screen_Reader_NiosII_cpu_mult_cell:the_Nios_Screen_Reader_NiosII_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "f:/quartus_18/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597443397433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function Nios_Screen_Reader:u0\|Nios_Screen_Reader_NiosII:niosii\|Nios_Screen_Reader_NiosII_cpu:cpu\|Nios_Screen_Reader_NiosII_cpu_mult_cell:the_Nios_Screen_Reader_NiosII_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"Nios_Screen_Reader:u0\|Nios_Screen_Reader_NiosII:niosii\|Nios_Screen_Reader_NiosII_cpu:cpu\|Nios_Screen_Reader_NiosII_cpu_mult_cell:the_Nios_Screen_Reader_NiosII_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "f:/quartus_18/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597443397477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function Nios_Screen_Reader:u0\|Nios_Screen_Reader_NiosII:niosii\|Nios_Screen_Reader_NiosII_cpu:cpu\|Nios_Screen_Reader_NiosII_cpu_mult_cell:the_Nios_Screen_Reader_NiosII_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"Nios_Screen_Reader:u0\|Nios_Screen_Reader_NiosII:niosii\|Nios_Screen_Reader_NiosII_cpu:cpu\|Nios_Screen_Reader_NiosII_cpu_mult_cell:the_Nios_Screen_Reader_NiosII_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "f:/quartus_18/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597443397539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function Nios_Screen_Reader:u0\|Nios_Screen_Reader_NiosII:niosii\|Nios_Screen_Reader_NiosII_cpu:cpu\|Nios_Screen_Reader_NiosII_cpu_mult_cell:the_Nios_Screen_Reader_NiosII_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"Nios_Screen_Reader:u0\|Nios_Screen_Reader_NiosII:niosii\|Nios_Screen_Reader_NiosII_cpu:cpu\|Nios_Screen_Reader_NiosII_cpu_mult_cell:the_Nios_Screen_Reader_NiosII_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "f:/quartus_18/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597443397572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function Nios_Screen_Reader:u0\|Nios_Screen_Reader_NiosII:niosii\|Nios_Screen_Reader_NiosII_cpu:cpu\|Nios_Screen_Reader_NiosII_cpu_mult_cell:the_Nios_Screen_Reader_NiosII_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"Nios_Screen_Reader:u0\|Nios_Screen_Reader_NiosII:niosii\|Nios_Screen_Reader_NiosII_cpu:cpu\|Nios_Screen_Reader_NiosII_cpu_mult_cell:the_Nios_Screen_Reader_NiosII_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "f:/quartus_18/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597443397617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function Nios_Screen_Reader:u0\|Nios_Screen_Reader_NiosII:niosii\|Nios_Screen_Reader_NiosII_cpu:cpu\|Nios_Screen_Reader_NiosII_cpu_mult_cell:the_Nios_Screen_Reader_NiosII_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"Nios_Screen_Reader:u0\|Nios_Screen_Reader_NiosII:niosii\|Nios_Screen_Reader_NiosII_cpu:cpu\|Nios_Screen_Reader_NiosII_cpu_mult_cell:the_Nios_Screen_Reader_NiosII_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "f:/quartus_18/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597443397672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function Nios_Screen_Reader:u0\|Nios_Screen_Reader_NiosII:niosii\|Nios_Screen_Reader_NiosII_cpu:cpu\|Nios_Screen_Reader_NiosII_cpu_mult_cell:the_Nios_Screen_Reader_NiosII_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"Nios_Screen_Reader:u0\|Nios_Screen_Reader_NiosII:niosii\|Nios_Screen_Reader_NiosII_cpu:cpu\|Nios_Screen_Reader_NiosII_cpu_mult_cell:the_Nios_Screen_Reader_NiosII_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "f:/quartus_18/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597443397993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function Nios_Screen_Reader:u0\|Nios_Screen_Reader_NiosII:niosii\|Nios_Screen_Reader_NiosII_cpu:cpu\|Nios_Screen_Reader_NiosII_cpu_mult_cell:the_Nios_Screen_Reader_NiosII_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"Nios_Screen_Reader:u0\|Nios_Screen_Reader_NiosII:niosii\|Nios_Screen_Reader_NiosII_cpu:cpu\|Nios_Screen_Reader_NiosII_cpu_mult_cell:the_Nios_Screen_Reader_NiosII_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_0" { Text "f:/quartus_18/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597443398083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function Nios_Screen_Reader:u0\|Nios_Screen_Reader_NiosII:niosii\|Nios_Screen_Reader_NiosII_cpu:cpu\|Nios_Screen_Reader_NiosII_cpu_mult_cell:the_Nios_Screen_Reader_NiosII_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 " "Elaborating entity \"ama_register_function\" for hierarchy \"Nios_Screen_Reader:u0\|Nios_Screen_Reader_NiosII:niosii\|Nios_Screen_Reader_NiosII_cpu:cpu\|Nios_Screen_Reader_NiosII_cpu_mult_cell:the_Nios_Screen_Reader_NiosII_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_1" { Text "f:/quartus_18/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597443398107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function Nios_Screen_Reader:u0\|Nios_Screen_Reader_NiosII:niosii\|Nios_Screen_Reader_NiosII_cpu:cpu\|Nios_Screen_Reader_NiosII_cpu_mult_cell:the_Nios_Screen_Reader_NiosII_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"Nios_Screen_Reader:u0\|Nios_Screen_Reader_NiosII:niosii\|Nios_Screen_Reader_NiosII_cpu:cpu\|Nios_Screen_Reader_NiosII_cpu_mult_cell:the_Nios_Screen_Reader_NiosII_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "f:/quartus_18/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597443398159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function Nios_Screen_Reader:u0\|Nios_Screen_Reader_NiosII:niosii\|Nios_Screen_Reader_NiosII_cpu:cpu\|Nios_Screen_Reader_NiosII_cpu_mult_cell:the_Nios_Screen_Reader_NiosII_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"Nios_Screen_Reader:u0\|Nios_Screen_Reader_NiosII:niosii\|Nios_Screen_Reader_NiosII_cpu:cpu\|Nios_Screen_Reader_NiosII_cpu_mult_cell:the_Nios_Screen_Reader_NiosII_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "f:/quartus_18/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597443398189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function Nios_Screen_Reader:u0\|Nios_Screen_Reader_NiosII:niosii\|Nios_Screen_Reader_NiosII_cpu:cpu\|Nios_Screen_Reader_NiosII_cpu_mult_cell:the_Nios_Screen_Reader_NiosII_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"Nios_Screen_Reader:u0\|Nios_Screen_Reader_NiosII:niosii\|Nios_Screen_Reader_NiosII_cpu:cpu\|Nios_Screen_Reader_NiosII_cpu_mult_cell:the_Nios_Screen_Reader_NiosII_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "f:/quartus_18/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597443398237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function Nios_Screen_Reader:u0\|Nios_Screen_Reader_NiosII:niosii\|Nios_Screen_Reader_NiosII_cpu:cpu\|Nios_Screen_Reader_NiosII_cpu_mult_cell:the_Nios_Screen_Reader_NiosII_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"Nios_Screen_Reader:u0\|Nios_Screen_Reader_NiosII:niosii\|Nios_Screen_Reader_NiosII_cpu:cpu\|Nios_Screen_Reader_NiosII_cpu_mult_cell:the_Nios_Screen_Reader_NiosII_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\"" {  } { { "altera_mult_add_rtl.v" "output_reg_block" { Text "f:/quartus_18/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597443398301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_Screen_Reader_NiosII_cpu_dc_tag_module Nios_Screen_Reader:u0\|Nios_Screen_Reader_NiosII:niosii\|Nios_Screen_Reader_NiosII_cpu:cpu\|Nios_Screen_Reader_NiosII_cpu_dc_tag_module:Nios_Screen_Reader_NiosII_cpu_dc_tag " "Elaborating entity \"Nios_Screen_Reader_NiosII_cpu_dc_tag_module\" for hierarchy \"Nios_Screen_Reader:u0\|Nios_Screen_Reader_NiosII:niosii\|Nios_Screen_Reader_NiosII_cpu:cpu\|Nios_Screen_Reader_NiosII_cpu_dc_tag_module:Nios_Screen_Reader_NiosII_cpu_dc_tag\"" {  } { { "Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_NiosII_cpu.v" "Nios_Screen_Reader_NiosII_cpu_dc_tag" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_NiosII_cpu.v" 9220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597443399944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Nios_Screen_Reader:u0\|Nios_Screen_Reader_NiosII:niosii\|Nios_Screen_Reader_NiosII_cpu:cpu\|Nios_Screen_Reader_NiosII_cpu_dc_tag_module:Nios_Screen_Reader_NiosII_cpu_dc_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Nios_Screen_Reader:u0\|Nios_Screen_Reader_NiosII:niosii\|Nios_Screen_Reader_NiosII_cpu:cpu\|Nios_Screen_Reader_NiosII_cpu_dc_tag_module:Nios_Screen_Reader_NiosII_cpu_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_NiosII_cpu.v" "the_altsyncram" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_NiosII_cpu.v" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597443400035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lic1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_lic1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lic1 " "Found entity 1: altsyncram_lic1" {  } { { "db/altsyncram_lic1.tdf" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/db/altsyncram_lic1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597443400107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597443400107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_lic1 Nios_Screen_Reader:u0\|Nios_Screen_Reader_NiosII:niosii\|Nios_Screen_Reader_NiosII_cpu:cpu\|Nios_Screen_Reader_NiosII_cpu_dc_tag_module:Nios_Screen_Reader_NiosII_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_lic1:auto_generated " "Elaborating entity \"altsyncram_lic1\" for hierarchy \"Nios_Screen_Reader:u0\|Nios_Screen_Reader_NiosII:niosii\|Nios_Screen_Reader_NiosII_cpu:cpu\|Nios_Screen_Reader_NiosII_cpu_dc_tag_module:Nios_Screen_Reader_NiosII_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_lic1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "f:/quartus_18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597443400109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_Screen_Reader_NiosII_cpu_dc_data_module Nios_Screen_Reader:u0\|Nios_Screen_Reader_NiosII:niosii\|Nios_Screen_Reader_NiosII_cpu:cpu\|Nios_Screen_Reader_NiosII_cpu_dc_data_module:Nios_Screen_Reader_NiosII_cpu_dc_data " "Elaborating entity \"Nios_Screen_Reader_NiosII_cpu_dc_data_module\" for hierarchy \"Nios_Screen_Reader:u0\|Nios_Screen_Reader_NiosII:niosii\|Nios_Screen_Reader_NiosII_cpu:cpu\|Nios_Screen_Reader_NiosII_cpu_dc_data_module:Nios_Screen_Reader_NiosII_cpu_dc_data\"" {  } { { "Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_NiosII_cpu.v" "Nios_Screen_Reader_NiosII_cpu_dc_data" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_NiosII_cpu.v" 9286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597443400166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Nios_Screen_Reader:u0\|Nios_Screen_Reader_NiosII:niosii\|Nios_Screen_Reader_NiosII_cpu:cpu\|Nios_Screen_Reader_NiosII_cpu_dc_data_module:Nios_Screen_Reader_NiosII_cpu_dc_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Nios_Screen_Reader:u0\|Nios_Screen_Reader_NiosII:niosii\|Nios_Screen_Reader_NiosII_cpu:cpu\|Nios_Screen_Reader_NiosII_cpu_dc_data_module:Nios_Screen_Reader_NiosII_cpu_dc_data\|altsyncram:the_altsyncram\"" {  } { { "Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_NiosII_cpu.v" "the_altsyncram" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_NiosII_cpu.v" 465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597443400201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kdf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kdf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kdf1 " "Found entity 1: altsyncram_kdf1" {  } { { "db/altsyncram_kdf1.tdf" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/db/altsyncram_kdf1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597443400271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597443400271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_kdf1 Nios_Screen_Reader:u0\|Nios_Screen_Reader_NiosII:niosii\|Nios_Screen_Reader_NiosII_cpu:cpu\|Nios_Screen_Reader_NiosII_cpu_dc_data_module:Nios_Screen_Reader_NiosII_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_kdf1:auto_generated " "Elaborating entity \"altsyncram_kdf1\" for hierarchy \"Nios_Screen_Reader:u0\|Nios_Screen_Reader_NiosII:niosii\|Nios_Screen_Reader_NiosII_cpu:cpu\|Nios_Screen_Reader_NiosII_cpu_dc_data_module:Nios_Screen_Reader_NiosII_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_kdf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "f:/quartus_18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597443400273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_Screen_Reader_NiosII_cpu_dc_victim_module Nios_Screen_Reader:u0\|Nios_Screen_Reader_NiosII:niosii\|Nios_Screen_Reader_NiosII_cpu:cpu\|Nios_Screen_Reader_NiosII_cpu_dc_victim_module:Nios_Screen_Reader_NiosII_cpu_dc_victim " "Elaborating entity \"Nios_Screen_Reader_NiosII_cpu_dc_victim_module\" for hierarchy \"Nios_Screen_Reader:u0\|Nios_Screen_Reader_NiosII:niosii\|Nios_Screen_Reader_NiosII_cpu:cpu\|Nios_Screen_Reader_NiosII_cpu_dc_victim_module:Nios_Screen_Reader_NiosII_cpu_dc_victim\"" {  } { { "Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_NiosII_cpu.v" "Nios_Screen_Reader_NiosII_cpu_dc_victim" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_NiosII_cpu.v" 9398 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597443400334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Nios_Screen_Reader:u0\|Nios_Screen_Reader_NiosII:niosii\|Nios_Screen_Reader_NiosII_cpu:cpu\|Nios_Screen_Reader_NiosII_cpu_dc_victim_module:Nios_Screen_Reader_NiosII_cpu_dc_victim\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Nios_Screen_Reader:u0\|Nios_Screen_Reader_NiosII:niosii\|Nios_Screen_Reader_NiosII_cpu:cpu\|Nios_Screen_Reader_NiosII_cpu_dc_victim_module:Nios_Screen_Reader_NiosII_cpu_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_NiosII_cpu.v" "the_altsyncram" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_NiosII_cpu.v" 534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597443400367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r3d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r3d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r3d1 " "Found entity 1: altsyncram_r3d1" {  } { { "db/altsyncram_r3d1.tdf" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/db/altsyncram_r3d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597443400456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597443400456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r3d1 Nios_Screen_Reader:u0\|Nios_Screen_Reader_NiosII:niosii\|Nios_Screen_Reader_NiosII_cpu:cpu\|Nios_Screen_Reader_NiosII_cpu_dc_victim_module:Nios_Screen_Reader_NiosII_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_r3d1:auto_generated " "Elaborating entity \"altsyncram_r3d1\" for hierarchy \"Nios_Screen_Reader:u0\|Nios_Screen_Reader_NiosII:niosii\|Nios_Screen_Reader_NiosII_cpu:cpu\|Nios_Screen_Reader_NiosII_cpu_dc_victim_module:Nios_Screen_Reader_NiosII_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_r3d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "f:/quartus_18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597443400459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_Screen_Reader_NiosII_cpu_nios2_oci Nios_Screen_Reader:u0\|Nios_Screen_Reader_NiosII:niosii\|Nios_Screen_Reader_NiosII_cpu:cpu\|Nios_Screen_Reader_NiosII_cpu_nios2_oci:the_Nios_Screen_Reader_NiosII_cpu_nios2_oci " "Elaborating entity \"Nios_Screen_Reader_NiosII_cpu_nios2_oci\" for hierarchy \"Nios_Screen_Reader:u0\|Nios_Screen_Reader_NiosII:niosii\|Nios_Screen_Reader_NiosII_cpu:cpu\|Nios_Screen_Reader_NiosII_cpu_nios2_oci:the_Nios_Screen_Reader_NiosII_cpu_nios2_oci\"" {  } { { "Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_NiosII_cpu.v" "the_Nios_Screen_Reader_NiosII_cpu_nios2_oci" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_NiosII_cpu.v" 10151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597443400522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_Screen_Reader_NiosII_cpu_nios2_oci_debug Nios_Screen_Reader:u0\|Nios_Screen_Reader_NiosII:niosii\|Nios_Screen_Reader_NiosII_cpu:cpu\|Nios_Screen_Reader_NiosII_cpu_nios2_oci:the_Nios_Screen_Reader_NiosII_cpu_nios2_oci\|Nios_Screen_Reader_NiosII_cpu_nios2_oci_debug:the_Nios_Screen_Reader_NiosII_cpu_nios2_oci_debug " "Elaborating entity \"Nios_Screen_Reader_NiosII_cpu_nios2_oci_debug\" for hierarchy \"Nios_Screen_Reader:u0\|Nios_Screen_Reader_NiosII:niosii\|Nios_Screen_Reader_NiosII_cpu:cpu\|Nios_Screen_Reader_NiosII_cpu_nios2_oci:the_Nios_Screen_Reader_NiosII_cpu_nios2_oci\|Nios_Screen_Reader_NiosII_cpu_nios2_oci_debug:the_Nios_Screen_Reader_NiosII_cpu_nios2_oci_debug\"" {  } { { "Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_NiosII_cpu.v" "the_Nios_Screen_Reader_NiosII_cpu_nios2_oci_debug" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_NiosII_cpu.v" 3098 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597443400586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer Nios_Screen_Reader:u0\|Nios_Screen_Reader_NiosII:niosii\|Nios_Screen_Reader_NiosII_cpu:cpu\|Nios_Screen_Reader_NiosII_cpu_nios2_oci:the_Nios_Screen_Reader_NiosII_cpu_nios2_oci\|Nios_Screen_Reader_NiosII_cpu_nios2_oci_debug:the_Nios_Screen_Reader_NiosII_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"Nios_Screen_Reader:u0\|Nios_Screen_Reader_NiosII:niosii\|Nios_Screen_Reader_NiosII_cpu:cpu\|Nios_Screen_Reader_NiosII_cpu_nios2_oci:the_Nios_Screen_Reader_NiosII_cpu_nios2_oci\|Nios_Screen_Reader_NiosII_cpu_nios2_oci_debug:the_Nios_Screen_Reader_NiosII_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_NiosII_cpu.v" "the_altera_std_synchronizer" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_NiosII_cpu.v" 632 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597443400622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_Screen_Reader_NiosII_cpu_nios2_oci_break Nios_Screen_Reader:u0\|Nios_Screen_Reader_NiosII:niosii\|Nios_Screen_Reader_NiosII_cpu:cpu\|Nios_Screen_Reader_NiosII_cpu_nios2_oci:the_Nios_Screen_Reader_NiosII_cpu_nios2_oci\|Nios_Screen_Reader_NiosII_cpu_nios2_oci_break:the_Nios_Screen_Reader_NiosII_cpu_nios2_oci_break " "Elaborating entity \"Nios_Screen_Reader_NiosII_cpu_nios2_oci_break\" for hierarchy \"Nios_Screen_Reader:u0\|Nios_Screen_Reader_NiosII:niosii\|Nios_Screen_Reader_NiosII_cpu:cpu\|Nios_Screen_Reader_NiosII_cpu_nios2_oci:the_Nios_Screen_Reader_NiosII_cpu_nios2_oci\|Nios_Screen_Reader_NiosII_cpu_nios2_oci_break:the_Nios_Screen_Reader_NiosII_cpu_nios2_oci_break\"" {  } { { "Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_NiosII_cpu.v" "the_Nios_Screen_Reader_NiosII_cpu_nios2_oci_break" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_NiosII_cpu.v" 3128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597443400690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_Screen_Reader_NiosII_cpu_nios2_oci_xbrk Nios_Screen_Reader:u0\|Nios_Screen_Reader_NiosII:niosii\|Nios_Screen_Reader_NiosII_cpu:cpu\|Nios_Screen_Reader_NiosII_cpu_nios2_oci:the_Nios_Screen_Reader_NiosII_cpu_nios2_oci\|Nios_Screen_Reader_NiosII_cpu_nios2_oci_xbrk:the_Nios_Screen_Reader_NiosII_cpu_nios2_oci_xbrk " "Elaborating entity \"Nios_Screen_Reader_NiosII_cpu_nios2_oci_xbrk\" for hierarchy \"Nios_Screen_Reader:u0\|Nios_Screen_Reader_NiosII:niosii\|Nios_Screen_Reader_NiosII_cpu:cpu\|Nios_Screen_Reader_NiosII_cpu_nios2_oci:the_Nios_Screen_Reader_NiosII_cpu_nios2_oci\|Nios_Screen_Reader_NiosII_cpu_nios2_oci_xbrk:the_Nios_Screen_Reader_NiosII_cpu_nios2_oci_xbrk\"" {  } { { "Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_NiosII_cpu.v" "the_Nios_Screen_Reader_NiosII_cpu_nios2_oci_xbrk" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_NiosII_cpu.v" 3151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597443400762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_Screen_Reader_NiosII_cpu_nios2_oci_dbrk Nios_Screen_Reader:u0\|Nios_Screen_Reader_NiosII:niosii\|Nios_Screen_Reader_NiosII_cpu:cpu\|Nios_Screen_Reader_NiosII_cpu_nios2_oci:the_Nios_Screen_Reader_NiosII_cpu_nios2_oci\|Nios_Screen_Reader_NiosII_cpu_nios2_oci_dbrk:the_Nios_Screen_Reader_NiosII_cpu_nios2_oci_dbrk " "Elaborating entity \"Nios_Screen_Reader_NiosII_cpu_nios2_oci_dbrk\" for hierarchy \"Nios_Screen_Reader:u0\|Nios_Screen_Reader_NiosII:niosii\|Nios_Screen_Reader_NiosII_cpu:cpu\|Nios_Screen_Reader_NiosII_cpu_nios2_oci:the_Nios_Screen_Reader_NiosII_cpu_nios2_oci\|Nios_Screen_Reader_NiosII_cpu_nios2_oci_dbrk:the_Nios_Screen_Reader_NiosII_cpu_nios2_oci_dbrk\"" {  } { { "Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_NiosII_cpu.v" "the_Nios_Screen_Reader_NiosII_cpu_nios2_oci_dbrk" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_NiosII_cpu.v" 3178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597443400803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_Screen_Reader_NiosII_cpu_nios2_oci_itrace Nios_Screen_Reader:u0\|Nios_Screen_Reader_NiosII:niosii\|Nios_Screen_Reader_NiosII_cpu:cpu\|Nios_Screen_Reader_NiosII_cpu_nios2_oci:the_Nios_Screen_Reader_NiosII_cpu_nios2_oci\|Nios_Screen_Reader_NiosII_cpu_nios2_oci_itrace:the_Nios_Screen_Reader_NiosII_cpu_nios2_oci_itrace " "Elaborating entity \"Nios_Screen_Reader_NiosII_cpu_nios2_oci_itrace\" for hierarchy \"Nios_Screen_Reader:u0\|Nios_Screen_Reader_NiosII:niosii\|Nios_Screen_Reader_NiosII_cpu:cpu\|Nios_Screen_Reader_NiosII_cpu_nios2_oci:the_Nios_Screen_Reader_NiosII_cpu_nios2_oci\|Nios_Screen_Reader_NiosII_cpu_nios2_oci_itrace:the_Nios_Screen_Reader_NiosII_cpu_nios2_oci_itrace\"" {  } { { "Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_NiosII_cpu.v" "the_Nios_Screen_Reader_NiosII_cpu_nios2_oci_itrace" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_NiosII_cpu.v" 3216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597443400851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_Screen_Reader_NiosII_cpu_nios2_oci_dtrace Nios_Screen_Reader:u0\|Nios_Screen_Reader_NiosII:niosii\|Nios_Screen_Reader_NiosII_cpu:cpu\|Nios_Screen_Reader_NiosII_cpu_nios2_oci:the_Nios_Screen_Reader_NiosII_cpu_nios2_oci\|Nios_Screen_Reader_NiosII_cpu_nios2_oci_dtrace:the_Nios_Screen_Reader_NiosII_cpu_nios2_oci_dtrace " "Elaborating entity \"Nios_Screen_Reader_NiosII_cpu_nios2_oci_dtrace\" for hierarchy \"Nios_Screen_Reader:u0\|Nios_Screen_Reader_NiosII:niosii\|Nios_Screen_Reader_NiosII_cpu:cpu\|Nios_Screen_Reader_NiosII_cpu_nios2_oci:the_Nios_Screen_Reader_NiosII_cpu_nios2_oci\|Nios_Screen_Reader_NiosII_cpu_nios2_oci_dtrace:the_Nios_Screen_Reader_NiosII_cpu_nios2_oci_dtrace\"" {  } { { "Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_NiosII_cpu.v" "the_Nios_Screen_Reader_NiosII_cpu_nios2_oci_dtrace" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_NiosII_cpu.v" 3231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597443400895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_Screen_Reader_NiosII_cpu_nios2_oci_td_mode Nios_Screen_Reader:u0\|Nios_Screen_Reader_NiosII:niosii\|Nios_Screen_Reader_NiosII_cpu:cpu\|Nios_Screen_Reader_NiosII_cpu_nios2_oci:the_Nios_Screen_Reader_NiosII_cpu_nios2_oci\|Nios_Screen_Reader_NiosII_cpu_nios2_oci_dtrace:the_Nios_Screen_Reader_NiosII_cpu_nios2_oci_dtrace\|Nios_Screen_Reader_NiosII_cpu_nios2_oci_td_mode:Nios_Screen_Reader_NiosII_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"Nios_Screen_Reader_NiosII_cpu_nios2_oci_td_mode\" for hierarchy \"Nios_Screen_Reader:u0\|Nios_Screen_Reader_NiosII:niosii\|Nios_Screen_Reader_NiosII_cpu:cpu\|Nios_Screen_Reader_NiosII_cpu_nios2_oci:the_Nios_Screen_Reader_NiosII_cpu_nios2_oci\|Nios_Screen_Reader_NiosII_cpu_nios2_oci_dtrace:the_Nios_Screen_Reader_NiosII_cpu_nios2_oci_dtrace\|Nios_Screen_Reader_NiosII_cpu_nios2_oci_td_mode:Nios_Screen_Reader_NiosII_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_NiosII_cpu.v" "Nios_Screen_Reader_NiosII_cpu_nios2_oci_trc_ctrl_td_mode" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_NiosII_cpu.v" 1752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597443400986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_Screen_Reader_NiosII_cpu_nios2_oci_fifo Nios_Screen_Reader:u0\|Nios_Screen_Reader_NiosII:niosii\|Nios_Screen_Reader_NiosII_cpu:cpu\|Nios_Screen_Reader_NiosII_cpu_nios2_oci:the_Nios_Screen_Reader_NiosII_cpu_nios2_oci\|Nios_Screen_Reader_NiosII_cpu_nios2_oci_fifo:the_Nios_Screen_Reader_NiosII_cpu_nios2_oci_fifo " "Elaborating entity \"Nios_Screen_Reader_NiosII_cpu_nios2_oci_fifo\" for hierarchy \"Nios_Screen_Reader:u0\|Nios_Screen_Reader_NiosII:niosii\|Nios_Screen_Reader_NiosII_cpu:cpu\|Nios_Screen_Reader_NiosII_cpu_nios2_oci:the_Nios_Screen_Reader_NiosII_cpu_nios2_oci\|Nios_Screen_Reader_NiosII_cpu_nios2_oci_fifo:the_Nios_Screen_Reader_NiosII_cpu_nios2_oci_fifo\"" {  } { { "Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_NiosII_cpu.v" "the_Nios_Screen_Reader_NiosII_cpu_nios2_oci_fifo" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_NiosII_cpu.v" 3246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597443401044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_Screen_Reader_NiosII_cpu_nios2_oci_compute_input_tm_cnt Nios_Screen_Reader:u0\|Nios_Screen_Reader_NiosII:niosii\|Nios_Screen_Reader_NiosII_cpu:cpu\|Nios_Screen_Reader_NiosII_cpu_nios2_oci:the_Nios_Screen_Reader_NiosII_cpu_nios2_oci\|Nios_Screen_Reader_NiosII_cpu_nios2_oci_fifo:the_Nios_Screen_Reader_NiosII_cpu_nios2_oci_fifo\|Nios_Screen_Reader_NiosII_cpu_nios2_oci_compute_input_tm_cnt:the_Nios_Screen_Reader_NiosII_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"Nios_Screen_Reader_NiosII_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"Nios_Screen_Reader:u0\|Nios_Screen_Reader_NiosII:niosii\|Nios_Screen_Reader_NiosII_cpu:cpu\|Nios_Screen_Reader_NiosII_cpu_nios2_oci:the_Nios_Screen_Reader_NiosII_cpu_nios2_oci\|Nios_Screen_Reader_NiosII_cpu_nios2_oci_fifo:the_Nios_Screen_Reader_NiosII_cpu_nios2_oci_fifo\|Nios_Screen_Reader_NiosII_cpu_nios2_oci_compute_input_tm_cnt:the_Nios_Screen_Reader_NiosII_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_NiosII_cpu.v" "the_Nios_Screen_Reader_NiosII_cpu_nios2_oci_compute_input_tm_cnt" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_NiosII_cpu.v" 2065 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597443401107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_Screen_Reader_NiosII_cpu_nios2_oci_fifo_wrptr_inc Nios_Screen_Reader:u0\|Nios_Screen_Reader_NiosII:niosii\|Nios_Screen_Reader_NiosII_cpu:cpu\|Nios_Screen_Reader_NiosII_cpu_nios2_oci:the_Nios_Screen_Reader_NiosII_cpu_nios2_oci\|Nios_Screen_Reader_NiosII_cpu_nios2_oci_fifo:the_Nios_Screen_Reader_NiosII_cpu_nios2_oci_fifo\|Nios_Screen_Reader_NiosII_cpu_nios2_oci_fifo_wrptr_inc:the_Nios_Screen_Reader_NiosII_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"Nios_Screen_Reader_NiosII_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"Nios_Screen_Reader:u0\|Nios_Screen_Reader_NiosII:niosii\|Nios_Screen_Reader_NiosII_cpu:cpu\|Nios_Screen_Reader_NiosII_cpu_nios2_oci:the_Nios_Screen_Reader_NiosII_cpu_nios2_oci\|Nios_Screen_Reader_NiosII_cpu_nios2_oci_fifo:the_Nios_Screen_Reader_NiosII_cpu_nios2_oci_fifo\|Nios_Screen_Reader_NiosII_cpu_nios2_oci_fifo_wrptr_inc:the_Nios_Screen_Reader_NiosII_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_NiosII_cpu.v" "the_Nios_Screen_Reader_NiosII_cpu_nios2_oci_fifo_wrptr_inc" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_NiosII_cpu.v" 2074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597443401145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_Screen_Reader_NiosII_cpu_nios2_oci_fifo_cnt_inc Nios_Screen_Reader:u0\|Nios_Screen_Reader_NiosII:niosii\|Nios_Screen_Reader_NiosII_cpu:cpu\|Nios_Screen_Reader_NiosII_cpu_nios2_oci:the_Nios_Screen_Reader_NiosII_cpu_nios2_oci\|Nios_Screen_Reader_NiosII_cpu_nios2_oci_fifo:the_Nios_Screen_Reader_NiosII_cpu_nios2_oci_fifo\|Nios_Screen_Reader_NiosII_cpu_nios2_oci_fifo_cnt_inc:the_Nios_Screen_Reader_NiosII_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"Nios_Screen_Reader_NiosII_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"Nios_Screen_Reader:u0\|Nios_Screen_Reader_NiosII:niosii\|Nios_Screen_Reader_NiosII_cpu:cpu\|Nios_Screen_Reader_NiosII_cpu_nios2_oci:the_Nios_Screen_Reader_NiosII_cpu_nios2_oci\|Nios_Screen_Reader_NiosII_cpu_nios2_oci_fifo:the_Nios_Screen_Reader_NiosII_cpu_nios2_oci_fifo\|Nios_Screen_Reader_NiosII_cpu_nios2_oci_fifo_cnt_inc:the_Nios_Screen_Reader_NiosII_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_NiosII_cpu.v" "the_Nios_Screen_Reader_NiosII_cpu_nios2_oci_fifo_cnt_inc" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_NiosII_cpu.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597443401191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_Screen_Reader_NiosII_cpu_nios2_oci_pib Nios_Screen_Reader:u0\|Nios_Screen_Reader_NiosII:niosii\|Nios_Screen_Reader_NiosII_cpu:cpu\|Nios_Screen_Reader_NiosII_cpu_nios2_oci:the_Nios_Screen_Reader_NiosII_cpu_nios2_oci\|Nios_Screen_Reader_NiosII_cpu_nios2_oci_pib:the_Nios_Screen_Reader_NiosII_cpu_nios2_oci_pib " "Elaborating entity \"Nios_Screen_Reader_NiosII_cpu_nios2_oci_pib\" for hierarchy \"Nios_Screen_Reader:u0\|Nios_Screen_Reader_NiosII:niosii\|Nios_Screen_Reader_NiosII_cpu:cpu\|Nios_Screen_Reader_NiosII_cpu_nios2_oci:the_Nios_Screen_Reader_NiosII_cpu_nios2_oci\|Nios_Screen_Reader_NiosII_cpu_nios2_oci_pib:the_Nios_Screen_Reader_NiosII_cpu_nios2_oci_pib\"" {  } { { "Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_NiosII_cpu.v" "the_Nios_Screen_Reader_NiosII_cpu_nios2_oci_pib" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_NiosII_cpu.v" 3251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597443401232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_Screen_Reader_NiosII_cpu_nios2_oci_im Nios_Screen_Reader:u0\|Nios_Screen_Reader_NiosII:niosii\|Nios_Screen_Reader_NiosII_cpu:cpu\|Nios_Screen_Reader_NiosII_cpu_nios2_oci:the_Nios_Screen_Reader_NiosII_cpu_nios2_oci\|Nios_Screen_Reader_NiosII_cpu_nios2_oci_im:the_Nios_Screen_Reader_NiosII_cpu_nios2_oci_im " "Elaborating entity \"Nios_Screen_Reader_NiosII_cpu_nios2_oci_im\" for hierarchy \"Nios_Screen_Reader:u0\|Nios_Screen_Reader_NiosII:niosii\|Nios_Screen_Reader_NiosII_cpu:cpu\|Nios_Screen_Reader_NiosII_cpu_nios2_oci:the_Nios_Screen_Reader_NiosII_cpu_nios2_oci\|Nios_Screen_Reader_NiosII_cpu_nios2_oci_im:the_Nios_Screen_Reader_NiosII_cpu_nios2_oci_im\"" {  } { { "Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_NiosII_cpu.v" "the_Nios_Screen_Reader_NiosII_cpu_nios2_oci_im" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_NiosII_cpu.v" 3265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597443401293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_Screen_Reader_NiosII_cpu_nios2_avalon_reg Nios_Screen_Reader:u0\|Nios_Screen_Reader_NiosII:niosii\|Nios_Screen_Reader_NiosII_cpu:cpu\|Nios_Screen_Reader_NiosII_cpu_nios2_oci:the_Nios_Screen_Reader_NiosII_cpu_nios2_oci\|Nios_Screen_Reader_NiosII_cpu_nios2_avalon_reg:the_Nios_Screen_Reader_NiosII_cpu_nios2_avalon_reg " "Elaborating entity \"Nios_Screen_Reader_NiosII_cpu_nios2_avalon_reg\" for hierarchy \"Nios_Screen_Reader:u0\|Nios_Screen_Reader_NiosII:niosii\|Nios_Screen_Reader_NiosII_cpu:cpu\|Nios_Screen_Reader_NiosII_cpu_nios2_oci:the_Nios_Screen_Reader_NiosII_cpu_nios2_oci\|Nios_Screen_Reader_NiosII_cpu_nios2_avalon_reg:the_Nios_Screen_Reader_NiosII_cpu_nios2_avalon_reg\"" {  } { { "Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_NiosII_cpu.v" "the_Nios_Screen_Reader_NiosII_cpu_nios2_avalon_reg" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_NiosII_cpu.v" 3284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597443401372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_Screen_Reader_NiosII_cpu_nios2_ocimem Nios_Screen_Reader:u0\|Nios_Screen_Reader_NiosII:niosii\|Nios_Screen_Reader_NiosII_cpu:cpu\|Nios_Screen_Reader_NiosII_cpu_nios2_oci:the_Nios_Screen_Reader_NiosII_cpu_nios2_oci\|Nios_Screen_Reader_NiosII_cpu_nios2_ocimem:the_Nios_Screen_Reader_NiosII_cpu_nios2_ocimem " "Elaborating entity \"Nios_Screen_Reader_NiosII_cpu_nios2_ocimem\" for hierarchy \"Nios_Screen_Reader:u0\|Nios_Screen_Reader_NiosII:niosii\|Nios_Screen_Reader_NiosII_cpu:cpu\|Nios_Screen_Reader_NiosII_cpu_nios2_oci:the_Nios_Screen_Reader_NiosII_cpu_nios2_oci\|Nios_Screen_Reader_NiosII_cpu_nios2_ocimem:the_Nios_Screen_Reader_NiosII_cpu_nios2_ocimem\"" {  } { { "Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_NiosII_cpu.v" "the_Nios_Screen_Reader_NiosII_cpu_nios2_ocimem" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_NiosII_cpu.v" 3304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597443401441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_Screen_Reader_NiosII_cpu_ociram_sp_ram_module Nios_Screen_Reader:u0\|Nios_Screen_Reader_NiosII:niosii\|Nios_Screen_Reader_NiosII_cpu:cpu\|Nios_Screen_Reader_NiosII_cpu_nios2_oci:the_Nios_Screen_Reader_NiosII_cpu_nios2_oci\|Nios_Screen_Reader_NiosII_cpu_nios2_ocimem:the_Nios_Screen_Reader_NiosII_cpu_nios2_ocimem\|Nios_Screen_Reader_NiosII_cpu_ociram_sp_ram_module:Nios_Screen_Reader_NiosII_cpu_ociram_sp_ram " "Elaborating entity \"Nios_Screen_Reader_NiosII_cpu_ociram_sp_ram_module\" for hierarchy \"Nios_Screen_Reader:u0\|Nios_Screen_Reader_NiosII:niosii\|Nios_Screen_Reader_NiosII_cpu:cpu\|Nios_Screen_Reader_NiosII_cpu_nios2_oci:the_Nios_Screen_Reader_NiosII_cpu_nios2_oci\|Nios_Screen_Reader_NiosII_cpu_nios2_ocimem:the_Nios_Screen_Reader_NiosII_cpu_nios2_ocimem\|Nios_Screen_Reader_NiosII_cpu_ociram_sp_ram_module:Nios_Screen_Reader_NiosII_cpu_ociram_sp_ram\"" {  } { { "Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_NiosII_cpu.v" "Nios_Screen_Reader_NiosII_cpu_ociram_sp_ram" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_NiosII_cpu.v" 2851 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597443401520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Nios_Screen_Reader:u0\|Nios_Screen_Reader_NiosII:niosii\|Nios_Screen_Reader_NiosII_cpu:cpu\|Nios_Screen_Reader_NiosII_cpu_nios2_oci:the_Nios_Screen_Reader_NiosII_cpu_nios2_oci\|Nios_Screen_Reader_NiosII_cpu_nios2_ocimem:the_Nios_Screen_Reader_NiosII_cpu_nios2_ocimem\|Nios_Screen_Reader_NiosII_cpu_ociram_sp_ram_module:Nios_Screen_Reader_NiosII_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Nios_Screen_Reader:u0\|Nios_Screen_Reader_NiosII:niosii\|Nios_Screen_Reader_NiosII_cpu:cpu\|Nios_Screen_Reader_NiosII_cpu_nios2_oci:the_Nios_Screen_Reader_NiosII_cpu_nios2_oci\|Nios_Screen_Reader_NiosII_cpu_nios2_ocimem:the_Nios_Screen_Reader_NiosII_cpu_nios2_ocimem\|Nios_Screen_Reader_NiosII_cpu_ociram_sp_ram_module:Nios_Screen_Reader_NiosII_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_NiosII_cpu.v" "the_altsyncram" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_NiosII_cpu.v" 2675 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597443401544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ac71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ac71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ac71 " "Found entity 1: altsyncram_ac71" {  } { { "db/altsyncram_ac71.tdf" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/db/altsyncram_ac71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597443401643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597443401643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ac71 Nios_Screen_Reader:u0\|Nios_Screen_Reader_NiosII:niosii\|Nios_Screen_Reader_NiosII_cpu:cpu\|Nios_Screen_Reader_NiosII_cpu_nios2_oci:the_Nios_Screen_Reader_NiosII_cpu_nios2_oci\|Nios_Screen_Reader_NiosII_cpu_nios2_ocimem:the_Nios_Screen_Reader_NiosII_cpu_nios2_ocimem\|Nios_Screen_Reader_NiosII_cpu_ociram_sp_ram_module:Nios_Screen_Reader_NiosII_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated " "Elaborating entity \"altsyncram_ac71\" for hierarchy \"Nios_Screen_Reader:u0\|Nios_Screen_Reader_NiosII:niosii\|Nios_Screen_Reader_NiosII_cpu:cpu\|Nios_Screen_Reader_NiosII_cpu_nios2_oci:the_Nios_Screen_Reader_NiosII_cpu_nios2_oci\|Nios_Screen_Reader_NiosII_cpu_nios2_ocimem:the_Nios_Screen_Reader_NiosII_cpu_nios2_ocimem\|Nios_Screen_Reader_NiosII_cpu_ociram_sp_ram_module:Nios_Screen_Reader_NiosII_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "f:/quartus_18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597443401645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_Screen_Reader_NiosII_cpu_debug_slave_wrapper Nios_Screen_Reader:u0\|Nios_Screen_Reader_NiosII:niosii\|Nios_Screen_Reader_NiosII_cpu:cpu\|Nios_Screen_Reader_NiosII_cpu_nios2_oci:the_Nios_Screen_Reader_NiosII_cpu_nios2_oci\|Nios_Screen_Reader_NiosII_cpu_debug_slave_wrapper:the_Nios_Screen_Reader_NiosII_cpu_debug_slave_wrapper " "Elaborating entity \"Nios_Screen_Reader_NiosII_cpu_debug_slave_wrapper\" for hierarchy \"Nios_Screen_Reader:u0\|Nios_Screen_Reader_NiosII:niosii\|Nios_Screen_Reader_NiosII_cpu:cpu\|Nios_Screen_Reader_NiosII_cpu_nios2_oci:the_Nios_Screen_Reader_NiosII_cpu_nios2_oci\|Nios_Screen_Reader_NiosII_cpu_debug_slave_wrapper:the_Nios_Screen_Reader_NiosII_cpu_debug_slave_wrapper\"" {  } { { "Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_NiosII_cpu.v" "the_Nios_Screen_Reader_NiosII_cpu_debug_slave_wrapper" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_NiosII_cpu.v" 3406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597443401682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_Screen_Reader_NiosII_cpu_debug_slave_tck Nios_Screen_Reader:u0\|Nios_Screen_Reader_NiosII:niosii\|Nios_Screen_Reader_NiosII_cpu:cpu\|Nios_Screen_Reader_NiosII_cpu_nios2_oci:the_Nios_Screen_Reader_NiosII_cpu_nios2_oci\|Nios_Screen_Reader_NiosII_cpu_debug_slave_wrapper:the_Nios_Screen_Reader_NiosII_cpu_debug_slave_wrapper\|Nios_Screen_Reader_NiosII_cpu_debug_slave_tck:the_Nios_Screen_Reader_NiosII_cpu_debug_slave_tck " "Elaborating entity \"Nios_Screen_Reader_NiosII_cpu_debug_slave_tck\" for hierarchy \"Nios_Screen_Reader:u0\|Nios_Screen_Reader_NiosII:niosii\|Nios_Screen_Reader_NiosII_cpu:cpu\|Nios_Screen_Reader_NiosII_cpu_nios2_oci:the_Nios_Screen_Reader_NiosII_cpu_nios2_oci\|Nios_Screen_Reader_NiosII_cpu_debug_slave_wrapper:the_Nios_Screen_Reader_NiosII_cpu_debug_slave_wrapper\|Nios_Screen_Reader_NiosII_cpu_debug_slave_tck:the_Nios_Screen_Reader_NiosII_cpu_debug_slave_tck\"" {  } { { "Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_NiosII_cpu_debug_slave_wrapper.v" "the_Nios_Screen_Reader_NiosII_cpu_debug_slave_tck" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_NiosII_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597443401699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_Screen_Reader_NiosII_cpu_debug_slave_sysclk Nios_Screen_Reader:u0\|Nios_Screen_Reader_NiosII:niosii\|Nios_Screen_Reader_NiosII_cpu:cpu\|Nios_Screen_Reader_NiosII_cpu_nios2_oci:the_Nios_Screen_Reader_NiosII_cpu_nios2_oci\|Nios_Screen_Reader_NiosII_cpu_debug_slave_wrapper:the_Nios_Screen_Reader_NiosII_cpu_debug_slave_wrapper\|Nios_Screen_Reader_NiosII_cpu_debug_slave_sysclk:the_Nios_Screen_Reader_NiosII_cpu_debug_slave_sysclk " "Elaborating entity \"Nios_Screen_Reader_NiosII_cpu_debug_slave_sysclk\" for hierarchy \"Nios_Screen_Reader:u0\|Nios_Screen_Reader_NiosII:niosii\|Nios_Screen_Reader_NiosII_cpu:cpu\|Nios_Screen_Reader_NiosII_cpu_nios2_oci:the_Nios_Screen_Reader_NiosII_cpu_nios2_oci\|Nios_Screen_Reader_NiosII_cpu_debug_slave_wrapper:the_Nios_Screen_Reader_NiosII_cpu_debug_slave_wrapper\|Nios_Screen_Reader_NiosII_cpu_debug_slave_sysclk:the_Nios_Screen_Reader_NiosII_cpu_debug_slave_sysclk\"" {  } { { "Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_NiosII_cpu_debug_slave_wrapper.v" "the_Nios_Screen_Reader_NiosII_cpu_debug_slave_sysclk" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_NiosII_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597443401753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic Nios_Screen_Reader:u0\|Nios_Screen_Reader_NiosII:niosii\|Nios_Screen_Reader_NiosII_cpu:cpu\|Nios_Screen_Reader_NiosII_cpu_nios2_oci:the_Nios_Screen_Reader_NiosII_cpu_nios2_oci\|Nios_Screen_Reader_NiosII_cpu_debug_slave_wrapper:the_Nios_Screen_Reader_NiosII_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Nios_Screen_Reader_NiosII_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"Nios_Screen_Reader:u0\|Nios_Screen_Reader_NiosII:niosii\|Nios_Screen_Reader_NiosII_cpu:cpu\|Nios_Screen_Reader_NiosII_cpu_nios2_oci:the_Nios_Screen_Reader_NiosII_cpu_nios2_oci\|Nios_Screen_Reader_NiosII_cpu_debug_slave_wrapper:the_Nios_Screen_Reader_NiosII_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Nios_Screen_Reader_NiosII_cpu_debug_slave_phy\"" {  } { { "Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_NiosII_cpu_debug_slave_wrapper.v" "Nios_Screen_Reader_NiosII_cpu_debug_slave_phy" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_NiosII_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597443401827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl Nios_Screen_Reader:u0\|Nios_Screen_Reader_NiosII:niosii\|Nios_Screen_Reader_NiosII_cpu:cpu\|Nios_Screen_Reader_NiosII_cpu_nios2_oci:the_Nios_Screen_Reader_NiosII_cpu_nios2_oci\|Nios_Screen_Reader_NiosII_cpu_debug_slave_wrapper:the_Nios_Screen_Reader_NiosII_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Nios_Screen_Reader_NiosII_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"Nios_Screen_Reader:u0\|Nios_Screen_Reader_NiosII:niosii\|Nios_Screen_Reader_NiosII_cpu:cpu\|Nios_Screen_Reader_NiosII_cpu_nios2_oci:the_Nios_Screen_Reader_NiosII_cpu_nios2_oci\|Nios_Screen_Reader_NiosII_cpu_debug_slave_wrapper:the_Nios_Screen_Reader_NiosII_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Nios_Screen_Reader_NiosII_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "f:/quartus_18/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597443401857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter Nios_Screen_Reader:u0\|Nios_Screen_Reader_NiosII:niosii\|Nios_Screen_Reader_NiosII_cpu:cpu\|Nios_Screen_Reader_NiosII_cpu_nios2_oci:the_Nios_Screen_Reader_NiosII_cpu_nios2_oci\|Nios_Screen_Reader_NiosII_cpu_debug_slave_wrapper:the_Nios_Screen_Reader_NiosII_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Nios_Screen_Reader_NiosII_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"Nios_Screen_Reader:u0\|Nios_Screen_Reader_NiosII:niosii\|Nios_Screen_Reader_NiosII_cpu:cpu\|Nios_Screen_Reader_NiosII_cpu_nios2_oci:the_Nios_Screen_Reader_NiosII_cpu_nios2_oci\|Nios_Screen_Reader_NiosII_cpu_debug_slave_wrapper:the_Nios_Screen_Reader_NiosII_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Nios_Screen_Reader_NiosII_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "f:/quartus_18/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597443401887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl Nios_Screen_Reader:u0\|Nios_Screen_Reader_NiosII:niosii\|Nios_Screen_Reader_NiosII_cpu:cpu\|Nios_Screen_Reader_NiosII_cpu_nios2_oci:the_Nios_Screen_Reader_NiosII_cpu_nios2_oci\|Nios_Screen_Reader_NiosII_cpu_debug_slave_wrapper:the_Nios_Screen_Reader_NiosII_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Nios_Screen_Reader_NiosII_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"Nios_Screen_Reader:u0\|Nios_Screen_Reader_NiosII:niosii\|Nios_Screen_Reader_NiosII_cpu:cpu\|Nios_Screen_Reader_NiosII_cpu_nios2_oci:the_Nios_Screen_Reader_NiosII_cpu_nios2_oci\|Nios_Screen_Reader_NiosII_cpu_debug_slave_wrapper:the_Nios_Screen_Reader_NiosII_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Nios_Screen_Reader_NiosII_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "f:/quartus_18/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597443401914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_Screen_Reader_PLL Nios_Screen_Reader:u0\|Nios_Screen_Reader_PLL:pll " "Elaborating entity \"Nios_Screen_Reader_PLL\" for hierarchy \"Nios_Screen_Reader:u0\|Nios_Screen_Reader_PLL:pll\"" {  } { { "Nios_Screen_Reader/synthesis/Nios_Screen_Reader.v" "pll" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Nios_Screen_Reader/synthesis/Nios_Screen_Reader.v" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597443401942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_Screen_Reader_PLL_stdsync_sv6 Nios_Screen_Reader:u0\|Nios_Screen_Reader_PLL:pll\|Nios_Screen_Reader_PLL_stdsync_sv6:stdsync2 " "Elaborating entity \"Nios_Screen_Reader_PLL_stdsync_sv6\" for hierarchy \"Nios_Screen_Reader:u0\|Nios_Screen_Reader_PLL:pll\|Nios_Screen_Reader_PLL_stdsync_sv6:stdsync2\"" {  } { { "Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_PLL.v" "stdsync2" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_PLL.v" 282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597443401958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_Screen_Reader_PLL_dffpipe_l2c Nios_Screen_Reader:u0\|Nios_Screen_Reader_PLL:pll\|Nios_Screen_Reader_PLL_stdsync_sv6:stdsync2\|Nios_Screen_Reader_PLL_dffpipe_l2c:dffpipe3 " "Elaborating entity \"Nios_Screen_Reader_PLL_dffpipe_l2c\" for hierarchy \"Nios_Screen_Reader:u0\|Nios_Screen_Reader_PLL:pll\|Nios_Screen_Reader_PLL_stdsync_sv6:stdsync2\|Nios_Screen_Reader_PLL_dffpipe_l2c:dffpipe3\"" {  } { { "Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_PLL.v" "dffpipe3" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_PLL.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597443401970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_Screen_Reader_PLL_altpll_nqa2 Nios_Screen_Reader:u0\|Nios_Screen_Reader_PLL:pll\|Nios_Screen_Reader_PLL_altpll_nqa2:sd1 " "Elaborating entity \"Nios_Screen_Reader_PLL_altpll_nqa2\" for hierarchy \"Nios_Screen_Reader:u0\|Nios_Screen_Reader_PLL:pll\|Nios_Screen_Reader_PLL_altpll_nqa2:sd1\"" {  } { { "Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_PLL.v" "sd1" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_PLL.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597443401983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_Screen_Reader_Response_Register Nios_Screen_Reader:u0\|Nios_Screen_Reader_Response_Register:response_register " "Elaborating entity \"Nios_Screen_Reader_Response_Register\" for hierarchy \"Nios_Screen_Reader:u0\|Nios_Screen_Reader_Response_Register:response_register\"" {  } { { "Nios_Screen_Reader/synthesis/Nios_Screen_Reader.v" "response_register" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Nios_Screen_Reader/synthesis/Nios_Screen_Reader.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597443401998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_Screen_Reader_SDRAM Nios_Screen_Reader:u0\|Nios_Screen_Reader_SDRAM:sdram " "Elaborating entity \"Nios_Screen_Reader_SDRAM\" for hierarchy \"Nios_Screen_Reader:u0\|Nios_Screen_Reader_SDRAM:sdram\"" {  } { { "Nios_Screen_Reader/synthesis/Nios_Screen_Reader.v" "sdram" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Nios_Screen_Reader/synthesis/Nios_Screen_Reader.v" 236 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597443402012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_Screen_Reader_SDRAM_input_efifo_module Nios_Screen_Reader:u0\|Nios_Screen_Reader_SDRAM:sdram\|Nios_Screen_Reader_SDRAM_input_efifo_module:the_Nios_Screen_Reader_SDRAM_input_efifo_module " "Elaborating entity \"Nios_Screen_Reader_SDRAM_input_efifo_module\" for hierarchy \"Nios_Screen_Reader:u0\|Nios_Screen_Reader_SDRAM:sdram\|Nios_Screen_Reader_SDRAM_input_efifo_module:the_Nios_Screen_Reader_SDRAM_input_efifo_module\"" {  } { { "Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_SDRAM.v" "the_Nios_Screen_Reader_SDRAM_input_efifo_module" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_SDRAM.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597443402123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_Screen_Reader_SystemID Nios_Screen_Reader:u0\|Nios_Screen_Reader_SystemID:systemid " "Elaborating entity \"Nios_Screen_Reader_SystemID\" for hierarchy \"Nios_Screen_Reader:u0\|Nios_Screen_Reader_SystemID:systemid\"" {  } { { "Nios_Screen_Reader/synthesis/Nios_Screen_Reader.v" "systemid" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Nios_Screen_Reader/synthesis/Nios_Screen_Reader.v" 243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597443402149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_Screen_Reader_mm_interconnect_0 Nios_Screen_Reader:u0\|Nios_Screen_Reader_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"Nios_Screen_Reader_mm_interconnect_0\" for hierarchy \"Nios_Screen_Reader:u0\|Nios_Screen_Reader_mm_interconnect_0:mm_interconnect_0\"" {  } { { "Nios_Screen_Reader/synthesis/Nios_Screen_Reader.v" "mm_interconnect_0" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Nios_Screen_Reader/synthesis/Nios_Screen_Reader.v" 314 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597443402161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator Nios_Screen_Reader:u0\|Nios_Screen_Reader_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:niosii_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"Nios_Screen_Reader:u0\|Nios_Screen_Reader_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:niosii_data_master_translator\"" {  } { { "Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_mm_interconnect_0.v" "niosii_data_master_translator" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_mm_interconnect_0.v" 828 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597443402461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator Nios_Screen_Reader:u0\|Nios_Screen_Reader_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:niosii_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"Nios_Screen_Reader:u0\|Nios_Screen_Reader_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:niosii_instruction_master_translator\"" {  } { { "Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_mm_interconnect_0.v" "niosii_instruction_master_translator" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_mm_interconnect_0.v" 888 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597443402483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Nios_Screen_Reader:u0\|Nios_Screen_Reader_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Nios_Screen_Reader:u0\|Nios_Screen_Reader_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator\"" {  } { { "Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_mm_interconnect_0.v" "jtag_avalon_jtag_slave_translator" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_mm_interconnect_0.v" 952 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597443402506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Nios_Screen_Reader:u0\|Nios_Screen_Reader_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:systemid_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Nios_Screen_Reader:u0\|Nios_Screen_Reader_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:systemid_control_slave_translator\"" {  } { { "Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_mm_interconnect_0.v" "systemid_control_slave_translator" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_mm_interconnect_0.v" 1016 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597443402532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Nios_Screen_Reader:u0\|Nios_Screen_Reader_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:niosii_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Nios_Screen_Reader:u0\|Nios_Screen_Reader_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:niosii_debug_mem_slave_translator\"" {  } { { "Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_mm_interconnect_0.v" "niosii_debug_mem_slave_translator" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_mm_interconnect_0.v" 1080 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597443402552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Nios_Screen_Reader:u0\|Nios_Screen_Reader_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pll_pll_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Nios_Screen_Reader:u0\|Nios_Screen_Reader_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pll_pll_slave_translator\"" {  } { { "Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_mm_interconnect_0.v" "pll_pll_slave_translator" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_mm_interconnect_0.v" 1144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597443402576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Nios_Screen_Reader:u0\|Nios_Screen_Reader_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:data_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Nios_Screen_Reader:u0\|Nios_Screen_Reader_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:data_s1_translator\"" {  } { { "Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_mm_interconnect_0.v" "data_s1_translator" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_mm_interconnect_0.v" 1208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597443402599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Nios_Screen_Reader:u0\|Nios_Screen_Reader_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Nios_Screen_Reader:u0\|Nios_Screen_Reader_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_mm_interconnect_0.v" "sdram_s1_translator" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_mm_interconnect_0.v" 1528 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597443402629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent Nios_Screen_Reader:u0\|Nios_Screen_Reader_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:niosii_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"Nios_Screen_Reader:u0\|Nios_Screen_Reader_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:niosii_data_master_agent\"" {  } { { "Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_mm_interconnect_0.v" "niosii_data_master_agent" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_mm_interconnect_0.v" 1609 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597443402649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent Nios_Screen_Reader:u0\|Nios_Screen_Reader_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:niosii_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"Nios_Screen_Reader:u0\|Nios_Screen_Reader_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:niosii_instruction_master_agent\"" {  } { { "Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_mm_interconnect_0.v" "niosii_instruction_master_agent" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_mm_interconnect_0.v" 1690 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597443402669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent Nios_Screen_Reader:u0\|Nios_Screen_Reader_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"Nios_Screen_Reader:u0\|Nios_Screen_Reader_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_avalon_jtag_slave_agent\"" {  } { { "Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_mm_interconnect_0.v" "jtag_avalon_jtag_slave_agent" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_mm_interconnect_0.v" 1774 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597443402699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor Nios_Screen_Reader:u0\|Nios_Screen_Reader_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"Nios_Screen_Reader:u0\|Nios_Screen_Reader_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "Nios_Screen_Reader/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Nios_Screen_Reader/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597443402726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo Nios_Screen_Reader:u0\|Nios_Screen_Reader_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"Nios_Screen_Reader:u0\|Nios_Screen_Reader_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_mm_interconnect_0.v" "jtag_avalon_jtag_slave_agent_rsp_fifo" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_mm_interconnect_0.v" 1815 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597443402753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo Nios_Screen_Reader:u0\|Nios_Screen_Reader_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"Nios_Screen_Reader:u0\|Nios_Screen_Reader_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo\"" {  } { { "Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_mm_interconnect_0.v" "pll_pll_slave_agent_rdata_fifo" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_mm_interconnect_0.v" 2231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597443402809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo Nios_Screen_Reader:u0\|Nios_Screen_Reader_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"Nios_Screen_Reader:u0\|Nios_Screen_Reader_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\"" {  } { { "Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_mm_interconnect_0.v" "sdram_s1_agent_rsp_fifo" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_mm_interconnect_0.v" 2981 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597443402871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_Screen_Reader_mm_interconnect_0_router Nios_Screen_Reader:u0\|Nios_Screen_Reader_mm_interconnect_0:mm_interconnect_0\|Nios_Screen_Reader_mm_interconnect_0_router:router " "Elaborating entity \"Nios_Screen_Reader_mm_interconnect_0_router\" for hierarchy \"Nios_Screen_Reader:u0\|Nios_Screen_Reader_mm_interconnect_0:mm_interconnect_0\|Nios_Screen_Reader_mm_interconnect_0_router:router\"" {  } { { "Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_mm_interconnect_0.v" "router" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_mm_interconnect_0.v" 2997 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597443402971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_Screen_Reader_mm_interconnect_0_router_default_decode Nios_Screen_Reader:u0\|Nios_Screen_Reader_mm_interconnect_0:mm_interconnect_0\|Nios_Screen_Reader_mm_interconnect_0_router:router\|Nios_Screen_Reader_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"Nios_Screen_Reader_mm_interconnect_0_router_default_decode\" for hierarchy \"Nios_Screen_Reader:u0\|Nios_Screen_Reader_mm_interconnect_0:mm_interconnect_0\|Nios_Screen_Reader_mm_interconnect_0_router:router\|Nios_Screen_Reader_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_mm_interconnect_0_router.sv" "the_default_decode" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_mm_interconnect_0_router.sv" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597443403004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_Screen_Reader_mm_interconnect_0_router_001 Nios_Screen_Reader:u0\|Nios_Screen_Reader_mm_interconnect_0:mm_interconnect_0\|Nios_Screen_Reader_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"Nios_Screen_Reader_mm_interconnect_0_router_001\" for hierarchy \"Nios_Screen_Reader:u0\|Nios_Screen_Reader_mm_interconnect_0:mm_interconnect_0\|Nios_Screen_Reader_mm_interconnect_0_router_001:router_001\"" {  } { { "Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_mm_interconnect_0.v" "router_001" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_mm_interconnect_0.v" 3013 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597443403016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_Screen_Reader_mm_interconnect_0_router_001_default_decode Nios_Screen_Reader:u0\|Nios_Screen_Reader_mm_interconnect_0:mm_interconnect_0\|Nios_Screen_Reader_mm_interconnect_0_router_001:router_001\|Nios_Screen_Reader_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"Nios_Screen_Reader_mm_interconnect_0_router_001_default_decode\" for hierarchy \"Nios_Screen_Reader:u0\|Nios_Screen_Reader_mm_interconnect_0:mm_interconnect_0\|Nios_Screen_Reader_mm_interconnect_0_router_001:router_001\|Nios_Screen_Reader_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597443403042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_Screen_Reader_mm_interconnect_0_router_002 Nios_Screen_Reader:u0\|Nios_Screen_Reader_mm_interconnect_0:mm_interconnect_0\|Nios_Screen_Reader_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"Nios_Screen_Reader_mm_interconnect_0_router_002\" for hierarchy \"Nios_Screen_Reader:u0\|Nios_Screen_Reader_mm_interconnect_0:mm_interconnect_0\|Nios_Screen_Reader_mm_interconnect_0_router_002:router_002\"" {  } { { "Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_mm_interconnect_0.v" "router_002" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_mm_interconnect_0.v" 3029 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597443403057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_Screen_Reader_mm_interconnect_0_router_002_default_decode Nios_Screen_Reader:u0\|Nios_Screen_Reader_mm_interconnect_0:mm_interconnect_0\|Nios_Screen_Reader_mm_interconnect_0_router_002:router_002\|Nios_Screen_Reader_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"Nios_Screen_Reader_mm_interconnect_0_router_002_default_decode\" for hierarchy \"Nios_Screen_Reader:u0\|Nios_Screen_Reader_mm_interconnect_0:mm_interconnect_0\|Nios_Screen_Reader_mm_interconnect_0_router_002:router_002\|Nios_Screen_Reader_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597443403072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_Screen_Reader_mm_interconnect_0_router_004 Nios_Screen_Reader:u0\|Nios_Screen_Reader_mm_interconnect_0:mm_interconnect_0\|Nios_Screen_Reader_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"Nios_Screen_Reader_mm_interconnect_0_router_004\" for hierarchy \"Nios_Screen_Reader:u0\|Nios_Screen_Reader_mm_interconnect_0:mm_interconnect_0\|Nios_Screen_Reader_mm_interconnect_0_router_004:router_004\"" {  } { { "Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_mm_interconnect_0.v" "router_004" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_mm_interconnect_0.v" 3061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597443403088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_Screen_Reader_mm_interconnect_0_router_004_default_decode Nios_Screen_Reader:u0\|Nios_Screen_Reader_mm_interconnect_0:mm_interconnect_0\|Nios_Screen_Reader_mm_interconnect_0_router_004:router_004\|Nios_Screen_Reader_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"Nios_Screen_Reader_mm_interconnect_0_router_004_default_decode\" for hierarchy \"Nios_Screen_Reader:u0\|Nios_Screen_Reader_mm_interconnect_0:mm_interconnect_0\|Nios_Screen_Reader_mm_interconnect_0_router_004:router_004\|Nios_Screen_Reader_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_mm_interconnect_0_router_004.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597443403105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter Nios_Screen_Reader:u0\|Nios_Screen_Reader_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:niosii_data_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"Nios_Screen_Reader:u0\|Nios_Screen_Reader_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:niosii_data_master_limiter\"" {  } { { "Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_mm_interconnect_0.v" "niosii_data_master_limiter" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_mm_interconnect_0.v" 3223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597443403142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_Screen_Reader_mm_interconnect_0_cmd_demux Nios_Screen_Reader:u0\|Nios_Screen_Reader_mm_interconnect_0:mm_interconnect_0\|Nios_Screen_Reader_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"Nios_Screen_Reader_mm_interconnect_0_cmd_demux\" for hierarchy \"Nios_Screen_Reader:u0\|Nios_Screen_Reader_mm_interconnect_0:mm_interconnect_0\|Nios_Screen_Reader_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_mm_interconnect_0.v" "cmd_demux" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_mm_interconnect_0.v" 3344 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597443403169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_Screen_Reader_mm_interconnect_0_cmd_demux_001 Nios_Screen_Reader:u0\|Nios_Screen_Reader_mm_interconnect_0:mm_interconnect_0\|Nios_Screen_Reader_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"Nios_Screen_Reader_mm_interconnect_0_cmd_demux_001\" for hierarchy \"Nios_Screen_Reader:u0\|Nios_Screen_Reader_mm_interconnect_0:mm_interconnect_0\|Nios_Screen_Reader_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_mm_interconnect_0.v" "cmd_demux_001" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_mm_interconnect_0.v" 3367 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597443403217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_Screen_Reader_mm_interconnect_0_cmd_mux Nios_Screen_Reader:u0\|Nios_Screen_Reader_mm_interconnect_0:mm_interconnect_0\|Nios_Screen_Reader_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"Nios_Screen_Reader_mm_interconnect_0_cmd_mux\" for hierarchy \"Nios_Screen_Reader:u0\|Nios_Screen_Reader_mm_interconnect_0:mm_interconnect_0\|Nios_Screen_Reader_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_mm_interconnect_0.v" "cmd_mux" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_mm_interconnect_0.v" 3384 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597443403233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_Screen_Reader_mm_interconnect_0_cmd_mux_002 Nios_Screen_Reader:u0\|Nios_Screen_Reader_mm_interconnect_0:mm_interconnect_0\|Nios_Screen_Reader_mm_interconnect_0_cmd_mux_002:cmd_mux_002 " "Elaborating entity \"Nios_Screen_Reader_mm_interconnect_0_cmd_mux_002\" for hierarchy \"Nios_Screen_Reader:u0\|Nios_Screen_Reader_mm_interconnect_0:mm_interconnect_0\|Nios_Screen_Reader_mm_interconnect_0_cmd_mux_002:cmd_mux_002\"" {  } { { "Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_mm_interconnect_0.v" "cmd_mux_002" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_mm_interconnect_0.v" 3424 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597443403252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Nios_Screen_Reader:u0\|Nios_Screen_Reader_mm_interconnect_0:mm_interconnect_0\|Nios_Screen_Reader_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Nios_Screen_Reader:u0\|Nios_Screen_Reader_mm_interconnect_0:mm_interconnect_0\|Nios_Screen_Reader_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_mm_interconnect_0_cmd_mux_002.sv" "arb" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_mm_interconnect_0_cmd_mux_002.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597443403294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder Nios_Screen_Reader:u0\|Nios_Screen_Reader_mm_interconnect_0:mm_interconnect_0\|Nios_Screen_Reader_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"Nios_Screen_Reader:u0\|Nios_Screen_Reader_mm_interconnect_0:mm_interconnect_0\|Nios_Screen_Reader_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "Nios_Screen_Reader/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Nios_Screen_Reader/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597443403316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_Screen_Reader_mm_interconnect_0_rsp_demux Nios_Screen_Reader:u0\|Nios_Screen_Reader_mm_interconnect_0:mm_interconnect_0\|Nios_Screen_Reader_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"Nios_Screen_Reader_mm_interconnect_0_rsp_demux\" for hierarchy \"Nios_Screen_Reader:u0\|Nios_Screen_Reader_mm_interconnect_0:mm_interconnect_0\|Nios_Screen_Reader_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_mm_interconnect_0.v" "rsp_demux" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_mm_interconnect_0.v" 3566 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597443403356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_Screen_Reader_mm_interconnect_0_rsp_demux_002 Nios_Screen_Reader:u0\|Nios_Screen_Reader_mm_interconnect_0:mm_interconnect_0\|Nios_Screen_Reader_mm_interconnect_0_rsp_demux_002:rsp_demux_002 " "Elaborating entity \"Nios_Screen_Reader_mm_interconnect_0_rsp_demux_002\" for hierarchy \"Nios_Screen_Reader:u0\|Nios_Screen_Reader_mm_interconnect_0:mm_interconnect_0\|Nios_Screen_Reader_mm_interconnect_0_rsp_demux_002:rsp_demux_002\"" {  } { { "Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_mm_interconnect_0.v" "rsp_demux_002" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_mm_interconnect_0.v" 3606 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597443403395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_Screen_Reader_mm_interconnect_0_rsp_demux_003 Nios_Screen_Reader:u0\|Nios_Screen_Reader_mm_interconnect_0:mm_interconnect_0\|Nios_Screen_Reader_mm_interconnect_0_rsp_demux_003:rsp_demux_003 " "Elaborating entity \"Nios_Screen_Reader_mm_interconnect_0_rsp_demux_003\" for hierarchy \"Nios_Screen_Reader:u0\|Nios_Screen_Reader_mm_interconnect_0:mm_interconnect_0\|Nios_Screen_Reader_mm_interconnect_0_rsp_demux_003:rsp_demux_003\"" {  } { { "Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_mm_interconnect_0.v" "rsp_demux_003" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_mm_interconnect_0.v" 3623 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597443403428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_Screen_Reader_mm_interconnect_0_rsp_mux Nios_Screen_Reader:u0\|Nios_Screen_Reader_mm_interconnect_0:mm_interconnect_0\|Nios_Screen_Reader_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"Nios_Screen_Reader_mm_interconnect_0_rsp_mux\" for hierarchy \"Nios_Screen_Reader:u0\|Nios_Screen_Reader_mm_interconnect_0:mm_interconnect_0\|Nios_Screen_Reader_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_mm_interconnect_0.v" "rsp_mux" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_mm_interconnect_0.v" 3802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597443403453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Nios_Screen_Reader:u0\|Nios_Screen_Reader_mm_interconnect_0:mm_interconnect_0\|Nios_Screen_Reader_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Nios_Screen_Reader:u0\|Nios_Screen_Reader_mm_interconnect_0:mm_interconnect_0\|Nios_Screen_Reader_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_mm_interconnect_0_rsp_mux.sv" "arb" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_mm_interconnect_0_rsp_mux.sv" 438 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597443403507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder Nios_Screen_Reader:u0\|Nios_Screen_Reader_mm_interconnect_0:mm_interconnect_0\|Nios_Screen_Reader_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"Nios_Screen_Reader:u0\|Nios_Screen_Reader_mm_interconnect_0:mm_interconnect_0\|Nios_Screen_Reader_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "Nios_Screen_Reader/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Nios_Screen_Reader/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597443403526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_Screen_Reader_mm_interconnect_0_rsp_mux_001 Nios_Screen_Reader:u0\|Nios_Screen_Reader_mm_interconnect_0:mm_interconnect_0\|Nios_Screen_Reader_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"Nios_Screen_Reader_mm_interconnect_0_rsp_mux_001\" for hierarchy \"Nios_Screen_Reader:u0\|Nios_Screen_Reader_mm_interconnect_0:mm_interconnect_0\|Nios_Screen_Reader_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_mm_interconnect_0.v" "rsp_mux_001" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_mm_interconnect_0.v" 3825 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597443403539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Nios_Screen_Reader:u0\|Nios_Screen_Reader_mm_interconnect_0:mm_interconnect_0\|Nios_Screen_Reader_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Nios_Screen_Reader:u0\|Nios_Screen_Reader_mm_interconnect_0:mm_interconnect_0\|Nios_Screen_Reader_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597443403562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser Nios_Screen_Reader:u0\|Nios_Screen_Reader_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"Nios_Screen_Reader:u0\|Nios_Screen_Reader_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_mm_interconnect_0.v" "crosser" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_mm_interconnect_0.v" 3859 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597443403580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser Nios_Screen_Reader:u0\|Nios_Screen_Reader_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"Nios_Screen_Reader:u0\|Nios_Screen_Reader_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "Nios_Screen_Reader/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Nios_Screen_Reader/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597443403603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut Nios_Screen_Reader:u0\|Nios_Screen_Reader_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"Nios_Screen_Reader:u0\|Nios_Screen_Reader_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "Nios_Screen_Reader/synthesis/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Nios_Screen_Reader/synthesis/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597443403660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_Screen_Reader_mm_interconnect_0_avalon_st_adapter Nios_Screen_Reader:u0\|Nios_Screen_Reader_mm_interconnect_0:mm_interconnect_0\|Nios_Screen_Reader_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"Nios_Screen_Reader_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"Nios_Screen_Reader:u0\|Nios_Screen_Reader_mm_interconnect_0:mm_interconnect_0\|Nios_Screen_Reader_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_mm_interconnect_0.v" "avalon_st_adapter" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_mm_interconnect_0.v" 3922 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597443403690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_Screen_Reader_mm_interconnect_0_avalon_st_adapter_error_adapter_0 Nios_Screen_Reader:u0\|Nios_Screen_Reader_mm_interconnect_0:mm_interconnect_0\|Nios_Screen_Reader_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|Nios_Screen_Reader_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"Nios_Screen_Reader_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"Nios_Screen_Reader:u0\|Nios_Screen_Reader_mm_interconnect_0:mm_interconnect_0\|Nios_Screen_Reader_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|Nios_Screen_Reader_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597443403726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_Screen_Reader_irq_mapper Nios_Screen_Reader:u0\|Nios_Screen_Reader_irq_mapper:irq_mapper " "Elaborating entity \"Nios_Screen_Reader_irq_mapper\" for hierarchy \"Nios_Screen_Reader:u0\|Nios_Screen_Reader_irq_mapper:irq_mapper\"" {  } { { "Nios_Screen_Reader/synthesis/Nios_Screen_Reader.v" "irq_mapper" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Nios_Screen_Reader/synthesis/Nios_Screen_Reader.v" 321 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597443403787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller Nios_Screen_Reader:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"Nios_Screen_Reader:u0\|altera_reset_controller:rst_controller\"" {  } { { "Nios_Screen_Reader/synthesis/Nios_Screen_Reader.v" "rst_controller" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Nios_Screen_Reader/synthesis/Nios_Screen_Reader.v" 384 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597443403800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer Nios_Screen_Reader:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"Nios_Screen_Reader:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "Nios_Screen_Reader/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Nios_Screen_Reader/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597443403818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer Nios_Screen_Reader:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"Nios_Screen_Reader:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "Nios_Screen_Reader/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Nios_Screen_Reader/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597443403830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller Nios_Screen_Reader:u0\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"Nios_Screen_Reader:u0\|altera_reset_controller:rst_controller_001\"" {  } { { "Nios_Screen_Reader/synthesis/Nios_Screen_Reader.v" "rst_controller_001" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Nios_Screen_Reader/synthesis/Nios_Screen_Reader.v" 447 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597443403839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Controls VGA_Controls:VGA_Controls_Inst " "Elaborating entity \"VGA_Controls\" for hierarchy \"VGA_Controls:VGA_Controls_Inst\"" {  } { { "Top.v" "VGA_Controls_Inst" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Top.v" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597443403862 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 VGA_Controls.v(30) " "Verilog HDL assignment warning at VGA_Controls.v(30): truncated value with size 32 to match size of target (1)" {  } { { "VGA_Controls.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/VGA_Controls.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443403862 "|Top|VGA_Controls:VGA_Controls_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA_Controls.v(46) " "Verilog HDL assignment warning at VGA_Controls.v(46): truncated value with size 32 to match size of target (11)" {  } { { "VGA_Controls.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/VGA_Controls.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443403863 "|Top|VGA_Controls:VGA_Controls_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA_Controls.v(70) " "Verilog HDL assignment warning at VGA_Controls.v(70): truncated value with size 32 to match size of target (11)" {  } { { "VGA_Controls.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/VGA_Controls.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443403863 "|Top|VGA_Controls:VGA_Controls_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controls.v(99) " "Verilog HDL assignment warning at VGA_Controls.v(99): truncated value with size 32 to match size of target (10)" {  } { { "VGA_Controls.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/VGA_Controls.v" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443403863 "|Top|VGA_Controls:VGA_Controls_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controls.v(113) " "Verilog HDL assignment warning at VGA_Controls.v(113): truncated value with size 32 to match size of target (10)" {  } { { "VGA_Controls.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/VGA_Controls.v" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443403864 "|Top|VGA_Controls:VGA_Controls_Inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADC_Controls ADC_Controls:ADC_Controls_Inst " "Elaborating entity \"ADC_Controls\" for hierarchy \"ADC_Controls:ADC_Controls_Inst\"" {  } { { "Top.v" "ADC_Controls_Inst" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Top.v" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597443403884 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 ADC_Controls.v(29) " "Verilog HDL assignment warning at ADC_Controls.v(29): truncated value with size 32 to match size of target (6)" {  } { { "ADC_Controls.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/ADC_Controls.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443403885 "|Top|ADC_Controls:ADC_Controls_Inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GUI GUI:GUI_Inst " "Elaborating entity \"GUI\" for hierarchy \"GUI:GUI_Inst\"" {  } { { "Top.v" "GUI_Inst" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Top.v" 227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597443403926 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 GUI.v(104) " "Verilog HDL assignment warning at GUI.v(104): truncated value with size 32 to match size of target (20)" {  } { { "GUI.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/GUI.v" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443403929 "|Top|GUI:GUI_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 GUI.v(127) " "Verilog HDL assignment warning at GUI.v(127): truncated value with size 32 to match size of target (9)" {  } { { "GUI.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/GUI.v" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443403929 "|Top|GUI:GUI_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 GUI.v(137) " "Verilog HDL assignment warning at GUI.v(137): truncated value with size 32 to match size of target (9)" {  } { { "GUI.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/GUI.v" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443403930 "|Top|GUI:GUI_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 GUI.v(152) " "Verilog HDL assignment warning at GUI.v(152): truncated value with size 32 to match size of target (9)" {  } { { "GUI.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/GUI.v" 152 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443403930 "|Top|GUI:GUI_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 GUI.v(163) " "Verilog HDL assignment warning at GUI.v(163): truncated value with size 32 to match size of target (9)" {  } { { "GUI.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/GUI.v" 163 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443403930 "|Top|GUI:GUI_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 GUI.v(182) " "Verilog HDL assignment warning at GUI.v(182): truncated value with size 32 to match size of target (9)" {  } { { "GUI.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/GUI.v" 182 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443403930 "|Top|GUI:GUI_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 GUI.v(193) " "Verilog HDL assignment warning at GUI.v(193): truncated value with size 32 to match size of target (9)" {  } { { "GUI.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/GUI.v" 193 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443403931 "|Top|GUI:GUI_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 GUI.v(208) " "Verilog HDL assignment warning at GUI.v(208): truncated value with size 32 to match size of target (9)" {  } { { "GUI.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/GUI.v" 208 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443403931 "|Top|GUI:GUI_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 GUI.v(218) " "Verilog HDL assignment warning at GUI.v(218): truncated value with size 32 to match size of target (9)" {  } { { "GUI.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/GUI.v" 218 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443403931 "|Top|GUI:GUI_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 GUI.v(236) " "Verilog HDL assignment warning at GUI.v(236): truncated value with size 32 to match size of target (10)" {  } { { "GUI.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/GUI.v" 236 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443403931 "|Top|GUI:GUI_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 GUI.v(241) " "Verilog HDL assignment warning at GUI.v(241): truncated value with size 32 to match size of target (10)" {  } { { "GUI.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/GUI.v" 241 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443403932 "|Top|GUI:GUI_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 GUI.v(253) " "Verilog HDL assignment warning at GUI.v(253): truncated value with size 32 to match size of target (10)" {  } { { "GUI.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/GUI.v" 253 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443403932 "|Top|GUI:GUI_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 GUI.v(258) " "Verilog HDL assignment warning at GUI.v(258): truncated value with size 32 to match size of target (10)" {  } { { "GUI.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/GUI.v" 258 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443403932 "|Top|GUI:GUI_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 GUI.v(278) " "Verilog HDL assignment warning at GUI.v(278): truncated value with size 32 to match size of target (9)" {  } { { "GUI.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/GUI.v" 278 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443403932 "|Top|GUI:GUI_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 GUI.v(284) " "Verilog HDL assignment warning at GUI.v(284): truncated value with size 32 to match size of target (9)" {  } { { "GUI.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/GUI.v" 284 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443403932 "|Top|GUI:GUI_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 GUI.v(297) " "Verilog HDL assignment warning at GUI.v(297): truncated value with size 32 to match size of target (9)" {  } { { "GUI.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/GUI.v" 297 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443403933 "|Top|GUI:GUI_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 GUI.v(303) " "Verilog HDL assignment warning at GUI.v(303): truncated value with size 32 to match size of target (9)" {  } { { "GUI.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/GUI.v" 303 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443403933 "|Top|GUI:GUI_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 GUI.v(320) " "Verilog HDL assignment warning at GUI.v(320): truncated value with size 32 to match size of target (9)" {  } { { "GUI.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/GUI.v" 320 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443403933 "|Top|GUI:GUI_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 GUI.v(326) " "Verilog HDL assignment warning at GUI.v(326): truncated value with size 32 to match size of target (9)" {  } { { "GUI.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/GUI.v" 326 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443403933 "|Top|GUI:GUI_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 GUI.v(339) " "Verilog HDL assignment warning at GUI.v(339): truncated value with size 32 to match size of target (9)" {  } { { "GUI.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/GUI.v" 339 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443403933 "|Top|GUI:GUI_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 GUI.v(345) " "Verilog HDL assignment warning at GUI.v(345): truncated value with size 32 to match size of target (9)" {  } { { "GUI.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/GUI.v" 345 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443403933 "|Top|GUI:GUI_Inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "TimeScale_Counter GUI.v(356) " "Verilog HDL Always Construct warning at GUI.v(356): variable \"TimeScale_Counter\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "GUI.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/GUI.v" 356 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1597443403934 "|Top|GUI:GUI_Inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Amplitude_Binary GUI.v(370) " "Verilog HDL Always Construct warning at GUI.v(370): variable \"Amplitude_Binary\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "GUI.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/GUI.v" 370 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1597443403934 "|Top|GUI:GUI_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 GUI.v(378) " "Verilog HDL assignment warning at GUI.v(378): truncated value with size 32 to match size of target (7)" {  } { { "GUI.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/GUI.v" 378 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443403934 "|Top|GUI:GUI_Inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "V_Pixel GUI.v(395) " "Verilog HDL Always Construct warning at GUI.v(395): variable \"V_Pixel\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "GUI.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/GUI.v" 395 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1597443403935 "|Top|GUI:GUI_Inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "H_Pixel GUI.v(397) " "Verilog HDL Always Construct warning at GUI.v(397): variable \"H_Pixel\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "GUI.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/GUI.v" 397 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1597443403935 "|Top|GUI:GUI_Inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "V_Pixel GUI.v(400) " "Verilog HDL Always Construct warning at GUI.v(400): variable \"V_Pixel\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "GUI.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/GUI.v" 400 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1597443403935 "|Top|GUI:GUI_Inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "H_Pixel GUI.v(402) " "Verilog HDL Always Construct warning at GUI.v(402): variable \"H_Pixel\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "GUI.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/GUI.v" 402 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1597443403935 "|Top|GUI:GUI_Inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "V_Pixel GUI.v(405) " "Verilog HDL Always Construct warning at GUI.v(405): variable \"V_Pixel\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "GUI.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/GUI.v" 405 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1597443403936 "|Top|GUI:GUI_Inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "H_Pixel GUI.v(407) " "Verilog HDL Always Construct warning at GUI.v(407): variable \"H_Pixel\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "GUI.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/GUI.v" 407 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1597443403936 "|Top|GUI:GUI_Inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "V_Pixel GUI.v(410) " "Verilog HDL Always Construct warning at GUI.v(410): variable \"V_Pixel\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "GUI.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/GUI.v" 410 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1597443403936 "|Top|GUI:GUI_Inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "H_Pixel GUI.v(412) " "Verilog HDL Always Construct warning at GUI.v(412): variable \"H_Pixel\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "GUI.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/GUI.v" 412 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1597443403936 "|Top|GUI:GUI_Inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "V_Pixel GUI.v(415) " "Verilog HDL Always Construct warning at GUI.v(415): variable \"V_Pixel\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "GUI.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/GUI.v" 415 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1597443403936 "|Top|GUI:GUI_Inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "H_Pixel GUI.v(417) " "Verilog HDL Always Construct warning at GUI.v(417): variable \"H_Pixel\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "GUI.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/GUI.v" 417 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1597443403936 "|Top|GUI:GUI_Inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "V_Pixel GUI.v(420) " "Verilog HDL Always Construct warning at GUI.v(420): variable \"V_Pixel\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "GUI.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/GUI.v" 420 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1597443403936 "|Top|GUI:GUI_Inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "H_Pixel GUI.v(422) " "Verilog HDL Always Construct warning at GUI.v(422): variable \"H_Pixel\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "GUI.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/GUI.v" 422 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1597443403936 "|Top|GUI:GUI_Inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "V_Pixel GUI.v(425) " "Verilog HDL Always Construct warning at GUI.v(425): variable \"V_Pixel\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "GUI.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/GUI.v" 425 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1597443403937 "|Top|GUI:GUI_Inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "H_Pixel GUI.v(427) " "Verilog HDL Always Construct warning at GUI.v(427): variable \"H_Pixel\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "GUI.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/GUI.v" 427 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1597443403937 "|Top|GUI:GUI_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 GUI.v(608) " "Verilog HDL assignment warning at GUI.v(608): truncated value with size 32 to match size of target (5)" {  } { { "GUI.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/GUI.v" 608 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443403939 "|Top|GUI:GUI_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 GUI.v(655) " "Verilog HDL assignment warning at GUI.v(655): truncated value with size 32 to match size of target (12)" {  } { { "GUI.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/GUI.v" 655 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443403939 "|Top|GUI:GUI_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 GUI.v(661) " "Verilog HDL assignment warning at GUI.v(661): truncated value with size 32 to match size of target (12)" {  } { { "GUI.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/GUI.v" 661 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443403940 "|Top|GUI:GUI_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 GUI.v(667) " "Verilog HDL assignment warning at GUI.v(667): truncated value with size 32 to match size of target (12)" {  } { { "GUI.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/GUI.v" 667 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443403940 "|Top|GUI:GUI_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 GUI.v(673) " "Verilog HDL assignment warning at GUI.v(673): truncated value with size 32 to match size of target (12)" {  } { { "GUI.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/GUI.v" 673 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443403940 "|Top|GUI:GUI_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 GUI.v(680) " "Verilog HDL assignment warning at GUI.v(680): truncated value with size 32 to match size of target (11)" {  } { { "GUI.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/GUI.v" 680 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443403940 "|Top|GUI:GUI_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 GUI.v(681) " "Verilog HDL assignment warning at GUI.v(681): truncated value with size 32 to match size of target (11)" {  } { { "GUI.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/GUI.v" 681 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443403940 "|Top|GUI:GUI_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 GUI.v(682) " "Verilog HDL assignment warning at GUI.v(682): truncated value with size 32 to match size of target (11)" {  } { { "GUI.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/GUI.v" 682 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443403940 "|Top|GUI:GUI_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 GUI.v(683) " "Verilog HDL assignment warning at GUI.v(683): truncated value with size 32 to match size of target (11)" {  } { { "GUI.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/GUI.v" 683 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443403941 "|Top|GUI:GUI_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 GUI.v(684) " "Verilog HDL assignment warning at GUI.v(684): truncated value with size 32 to match size of target (11)" {  } { { "GUI.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/GUI.v" 684 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443403941 "|Top|GUI:GUI_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 GUI.v(685) " "Verilog HDL assignment warning at GUI.v(685): truncated value with size 32 to match size of target (11)" {  } { { "GUI.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/GUI.v" 685 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443403941 "|Top|GUI:GUI_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 GUI.v(686) " "Verilog HDL assignment warning at GUI.v(686): truncated value with size 32 to match size of target (11)" {  } { { "GUI.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/GUI.v" 686 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443403941 "|Top|GUI:GUI_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 GUI.v(687) " "Verilog HDL assignment warning at GUI.v(687): truncated value with size 32 to match size of target (11)" {  } { { "GUI.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/GUI.v" 687 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443403941 "|Top|GUI:GUI_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 GUI.v(688) " "Verilog HDL assignment warning at GUI.v(688): truncated value with size 32 to match size of target (11)" {  } { { "GUI.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/GUI.v" 688 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443403941 "|Top|GUI:GUI_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 GUI.v(689) " "Verilog HDL assignment warning at GUI.v(689): truncated value with size 32 to match size of target (11)" {  } { { "GUI.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/GUI.v" 689 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443403942 "|Top|GUI:GUI_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 GUI.v(690) " "Verilog HDL assignment warning at GUI.v(690): truncated value with size 32 to match size of target (11)" {  } { { "GUI.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/GUI.v" 690 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443403942 "|Top|GUI:GUI_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 GUI.v(718) " "Verilog HDL assignment warning at GUI.v(718): truncated value with size 32 to match size of target (11)" {  } { { "GUI.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/GUI.v" 718 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443403942 "|Top|GUI:GUI_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 GUI.v(719) " "Verilog HDL assignment warning at GUI.v(719): truncated value with size 32 to match size of target (11)" {  } { { "GUI.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/GUI.v" 719 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443403943 "|Top|GUI:GUI_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 GUI.v(720) " "Verilog HDL assignment warning at GUI.v(720): truncated value with size 32 to match size of target (11)" {  } { { "GUI.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/GUI.v" 720 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443403943 "|Top|GUI:GUI_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 GUI.v(721) " "Verilog HDL assignment warning at GUI.v(721): truncated value with size 32 to match size of target (11)" {  } { { "GUI.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/GUI.v" 721 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443403943 "|Top|GUI:GUI_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 GUI.v(722) " "Verilog HDL assignment warning at GUI.v(722): truncated value with size 32 to match size of target (11)" {  } { { "GUI.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/GUI.v" 722 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443403943 "|Top|GUI:GUI_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 GUI.v(723) " "Verilog HDL assignment warning at GUI.v(723): truncated value with size 32 to match size of target (11)" {  } { { "GUI.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/GUI.v" 723 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443403943 "|Top|GUI:GUI_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 GUI.v(724) " "Verilog HDL assignment warning at GUI.v(724): truncated value with size 32 to match size of target (11)" {  } { { "GUI.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/GUI.v" 724 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443403943 "|Top|GUI:GUI_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 GUI.v(725) " "Verilog HDL assignment warning at GUI.v(725): truncated value with size 32 to match size of target (11)" {  } { { "GUI.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/GUI.v" 725 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443403943 "|Top|GUI:GUI_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 GUI.v(726) " "Verilog HDL assignment warning at GUI.v(726): truncated value with size 32 to match size of target (11)" {  } { { "GUI.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/GUI.v" 726 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443403943 "|Top|GUI:GUI_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 GUI.v(727) " "Verilog HDL assignment warning at GUI.v(727): truncated value with size 32 to match size of target (11)" {  } { { "GUI.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/GUI.v" 727 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443403944 "|Top|GUI:GUI_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 GUI.v(728) " "Verilog HDL assignment warning at GUI.v(728): truncated value with size 32 to match size of target (11)" {  } { { "GUI.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/GUI.v" 728 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443403944 "|Top|GUI:GUI_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 GUI.v(756) " "Verilog HDL assignment warning at GUI.v(756): truncated value with size 32 to match size of target (11)" {  } { { "GUI.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/GUI.v" 756 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443403944 "|Top|GUI:GUI_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 GUI.v(757) " "Verilog HDL assignment warning at GUI.v(757): truncated value with size 32 to match size of target (11)" {  } { { "GUI.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/GUI.v" 757 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443403944 "|Top|GUI:GUI_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 GUI.v(758) " "Verilog HDL assignment warning at GUI.v(758): truncated value with size 32 to match size of target (11)" {  } { { "GUI.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/GUI.v" 758 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443403944 "|Top|GUI:GUI_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 GUI.v(759) " "Verilog HDL assignment warning at GUI.v(759): truncated value with size 32 to match size of target (11)" {  } { { "GUI.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/GUI.v" 759 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443403944 "|Top|GUI:GUI_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 GUI.v(760) " "Verilog HDL assignment warning at GUI.v(760): truncated value with size 32 to match size of target (11)" {  } { { "GUI.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/GUI.v" 760 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443403945 "|Top|GUI:GUI_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 GUI.v(761) " "Verilog HDL assignment warning at GUI.v(761): truncated value with size 32 to match size of target (11)" {  } { { "GUI.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/GUI.v" 761 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443403945 "|Top|GUI:GUI_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 GUI.v(762) " "Verilog HDL assignment warning at GUI.v(762): truncated value with size 32 to match size of target (11)" {  } { { "GUI.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/GUI.v" 762 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443403945 "|Top|GUI:GUI_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 GUI.v(763) " "Verilog HDL assignment warning at GUI.v(763): truncated value with size 32 to match size of target (11)" {  } { { "GUI.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/GUI.v" 763 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443403945 "|Top|GUI:GUI_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 GUI.v(764) " "Verilog HDL assignment warning at GUI.v(764): truncated value with size 32 to match size of target (11)" {  } { { "GUI.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/GUI.v" 764 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443403945 "|Top|GUI:GUI_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 GUI.v(765) " "Verilog HDL assignment warning at GUI.v(765): truncated value with size 32 to match size of target (11)" {  } { { "GUI.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/GUI.v" 765 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443403945 "|Top|GUI:GUI_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 GUI.v(766) " "Verilog HDL assignment warning at GUI.v(766): truncated value with size 32 to match size of target (11)" {  } { { "GUI.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/GUI.v" 766 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443403945 "|Top|GUI:GUI_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 GUI.v(794) " "Verilog HDL assignment warning at GUI.v(794): truncated value with size 32 to match size of target (11)" {  } { { "GUI.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/GUI.v" 794 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443403946 "|Top|GUI:GUI_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 GUI.v(795) " "Verilog HDL assignment warning at GUI.v(795): truncated value with size 32 to match size of target (11)" {  } { { "GUI.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/GUI.v" 795 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443403946 "|Top|GUI:GUI_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 GUI.v(796) " "Verilog HDL assignment warning at GUI.v(796): truncated value with size 32 to match size of target (11)" {  } { { "GUI.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/GUI.v" 796 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443403946 "|Top|GUI:GUI_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 GUI.v(797) " "Verilog HDL assignment warning at GUI.v(797): truncated value with size 32 to match size of target (11)" {  } { { "GUI.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/GUI.v" 797 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443403946 "|Top|GUI:GUI_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 GUI.v(798) " "Verilog HDL assignment warning at GUI.v(798): truncated value with size 32 to match size of target (11)" {  } { { "GUI.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/GUI.v" 798 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443403946 "|Top|GUI:GUI_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 GUI.v(799) " "Verilog HDL assignment warning at GUI.v(799): truncated value with size 32 to match size of target (11)" {  } { { "GUI.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/GUI.v" 799 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443403946 "|Top|GUI:GUI_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 GUI.v(800) " "Verilog HDL assignment warning at GUI.v(800): truncated value with size 32 to match size of target (11)" {  } { { "GUI.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/GUI.v" 800 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443403947 "|Top|GUI:GUI_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 GUI.v(801) " "Verilog HDL assignment warning at GUI.v(801): truncated value with size 32 to match size of target (11)" {  } { { "GUI.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/GUI.v" 801 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443403947 "|Top|GUI:GUI_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 GUI.v(802) " "Verilog HDL assignment warning at GUI.v(802): truncated value with size 32 to match size of target (11)" {  } { { "GUI.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/GUI.v" 802 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443403947 "|Top|GUI:GUI_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 GUI.v(803) " "Verilog HDL assignment warning at GUI.v(803): truncated value with size 32 to match size of target (11)" {  } { { "GUI.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/GUI.v" 803 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443403948 "|Top|GUI:GUI_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 GUI.v(804) " "Verilog HDL assignment warning at GUI.v(804): truncated value with size 32 to match size of target (11)" {  } { { "GUI.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/GUI.v" 804 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443403948 "|Top|GUI:GUI_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 GUI.v(832) " "Verilog HDL assignment warning at GUI.v(832): truncated value with size 32 to match size of target (11)" {  } { { "GUI.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/GUI.v" 832 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443403948 "|Top|GUI:GUI_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 GUI.v(833) " "Verilog HDL assignment warning at GUI.v(833): truncated value with size 32 to match size of target (11)" {  } { { "GUI.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/GUI.v" 833 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443403948 "|Top|GUI:GUI_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 GUI.v(834) " "Verilog HDL assignment warning at GUI.v(834): truncated value with size 32 to match size of target (11)" {  } { { "GUI.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/GUI.v" 834 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443403948 "|Top|GUI:GUI_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 GUI.v(835) " "Verilog HDL assignment warning at GUI.v(835): truncated value with size 32 to match size of target (11)" {  } { { "GUI.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/GUI.v" 835 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443403948 "|Top|GUI:GUI_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 GUI.v(836) " "Verilog HDL assignment warning at GUI.v(836): truncated value with size 32 to match size of target (11)" {  } { { "GUI.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/GUI.v" 836 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443403949 "|Top|GUI:GUI_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 GUI.v(837) " "Verilog HDL assignment warning at GUI.v(837): truncated value with size 32 to match size of target (11)" {  } { { "GUI.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/GUI.v" 837 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443403949 "|Top|GUI:GUI_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 GUI.v(838) " "Verilog HDL assignment warning at GUI.v(838): truncated value with size 32 to match size of target (11)" {  } { { "GUI.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/GUI.v" 838 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443403949 "|Top|GUI:GUI_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 GUI.v(839) " "Verilog HDL assignment warning at GUI.v(839): truncated value with size 32 to match size of target (11)" {  } { { "GUI.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/GUI.v" 839 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443403949 "|Top|GUI:GUI_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 GUI.v(840) " "Verilog HDL assignment warning at GUI.v(840): truncated value with size 32 to match size of target (11)" {  } { { "GUI.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/GUI.v" 840 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443403949 "|Top|GUI:GUI_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 GUI.v(841) " "Verilog HDL assignment warning at GUI.v(841): truncated value with size 32 to match size of target (11)" {  } { { "GUI.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/GUI.v" 841 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443403949 "|Top|GUI:GUI_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 GUI.v(842) " "Verilog HDL assignment warning at GUI.v(842): truncated value with size 32 to match size of target (11)" {  } { { "GUI.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/GUI.v" 842 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443403949 "|Top|GUI:GUI_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 GUI.v(869) " "Verilog HDL assignment warning at GUI.v(869): truncated value with size 32 to match size of target (4)" {  } { { "GUI.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/GUI.v" 869 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443403950 "|Top|GUI:GUI_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 GUI.v(897) " "Verilog HDL assignment warning at GUI.v(897): truncated value with size 32 to match size of target (11)" {  } { { "GUI.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/GUI.v" 897 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443403950 "|Top|GUI:GUI_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 GUI.v(898) " "Verilog HDL assignment warning at GUI.v(898): truncated value with size 32 to match size of target (11)" {  } { { "GUI.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/GUI.v" 898 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443403950 "|Top|GUI:GUI_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 GUI.v(899) " "Verilog HDL assignment warning at GUI.v(899): truncated value with size 32 to match size of target (11)" {  } { { "GUI.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/GUI.v" 899 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443403950 "|Top|GUI:GUI_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 GUI.v(900) " "Verilog HDL assignment warning at GUI.v(900): truncated value with size 32 to match size of target (11)" {  } { { "GUI.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/GUI.v" 900 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443403950 "|Top|GUI:GUI_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 GUI.v(901) " "Verilog HDL assignment warning at GUI.v(901): truncated value with size 32 to match size of target (11)" {  } { { "GUI.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/GUI.v" 901 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443403951 "|Top|GUI:GUI_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 GUI.v(902) " "Verilog HDL assignment warning at GUI.v(902): truncated value with size 32 to match size of target (11)" {  } { { "GUI.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/GUI.v" 902 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443403951 "|Top|GUI:GUI_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 GUI.v(903) " "Verilog HDL assignment warning at GUI.v(903): truncated value with size 32 to match size of target (11)" {  } { { "GUI.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/GUI.v" 903 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443403951 "|Top|GUI:GUI_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 GUI.v(904) " "Verilog HDL assignment warning at GUI.v(904): truncated value with size 32 to match size of target (11)" {  } { { "GUI.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/GUI.v" 904 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443403951 "|Top|GUI:GUI_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 GUI.v(905) " "Verilog HDL assignment warning at GUI.v(905): truncated value with size 32 to match size of target (11)" {  } { { "GUI.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/GUI.v" 905 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443403951 "|Top|GUI:GUI_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 GUI.v(906) " "Verilog HDL assignment warning at GUI.v(906): truncated value with size 32 to match size of target (11)" {  } { { "GUI.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/GUI.v" 906 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443403951 "|Top|GUI:GUI_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 GUI.v(907) " "Verilog HDL assignment warning at GUI.v(907): truncated value with size 32 to match size of target (11)" {  } { { "GUI.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/GUI.v" 907 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443403951 "|Top|GUI:GUI_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 GUI.v(935) " "Verilog HDL assignment warning at GUI.v(935): truncated value with size 32 to match size of target (11)" {  } { { "GUI.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/GUI.v" 935 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443403952 "|Top|GUI:GUI_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 GUI.v(936) " "Verilog HDL assignment warning at GUI.v(936): truncated value with size 32 to match size of target (11)" {  } { { "GUI.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/GUI.v" 936 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443403952 "|Top|GUI:GUI_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 GUI.v(937) " "Verilog HDL assignment warning at GUI.v(937): truncated value with size 32 to match size of target (11)" {  } { { "GUI.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/GUI.v" 937 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443403952 "|Top|GUI:GUI_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 GUI.v(938) " "Verilog HDL assignment warning at GUI.v(938): truncated value with size 32 to match size of target (11)" {  } { { "GUI.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/GUI.v" 938 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443403952 "|Top|GUI:GUI_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 GUI.v(939) " "Verilog HDL assignment warning at GUI.v(939): truncated value with size 32 to match size of target (11)" {  } { { "GUI.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/GUI.v" 939 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443403952 "|Top|GUI:GUI_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 GUI.v(940) " "Verilog HDL assignment warning at GUI.v(940): truncated value with size 32 to match size of target (11)" {  } { { "GUI.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/GUI.v" 940 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443403952 "|Top|GUI:GUI_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 GUI.v(941) " "Verilog HDL assignment warning at GUI.v(941): truncated value with size 32 to match size of target (11)" {  } { { "GUI.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/GUI.v" 941 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443403952 "|Top|GUI:GUI_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 GUI.v(942) " "Verilog HDL assignment warning at GUI.v(942): truncated value with size 32 to match size of target (11)" {  } { { "GUI.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/GUI.v" 942 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443403953 "|Top|GUI:GUI_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 GUI.v(943) " "Verilog HDL assignment warning at GUI.v(943): truncated value with size 32 to match size of target (11)" {  } { { "GUI.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/GUI.v" 943 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443403953 "|Top|GUI:GUI_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 GUI.v(944) " "Verilog HDL assignment warning at GUI.v(944): truncated value with size 32 to match size of target (11)" {  } { { "GUI.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/GUI.v" 944 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443403953 "|Top|GUI:GUI_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 GUI.v(945) " "Verilog HDL assignment warning at GUI.v(945): truncated value with size 32 to match size of target (11)" {  } { { "GUI.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/GUI.v" 945 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443403953 "|Top|GUI:GUI_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 GUI.v(972) " "Verilog HDL assignment warning at GUI.v(972): truncated value with size 32 to match size of target (11)" {  } { { "GUI.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/GUI.v" 972 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443403954 "|Top|GUI:GUI_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 GUI.v(999) " "Verilog HDL assignment warning at GUI.v(999): truncated value with size 32 to match size of target (11)" {  } { { "GUI.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/GUI.v" 999 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443403954 "|Top|GUI:GUI_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 GUI.v(1000) " "Verilog HDL assignment warning at GUI.v(1000): truncated value with size 32 to match size of target (11)" {  } { { "GUI.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/GUI.v" 1000 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443403954 "|Top|GUI:GUI_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 GUI.v(1001) " "Verilog HDL assignment warning at GUI.v(1001): truncated value with size 32 to match size of target (11)" {  } { { "GUI.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/GUI.v" 1001 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443403954 "|Top|GUI:GUI_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 GUI.v(1002) " "Verilog HDL assignment warning at GUI.v(1002): truncated value with size 32 to match size of target (11)" {  } { { "GUI.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/GUI.v" 1002 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443403954 "|Top|GUI:GUI_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 GUI.v(1003) " "Verilog HDL assignment warning at GUI.v(1003): truncated value with size 32 to match size of target (11)" {  } { { "GUI.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/GUI.v" 1003 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443403955 "|Top|GUI:GUI_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 GUI.v(1004) " "Verilog HDL assignment warning at GUI.v(1004): truncated value with size 32 to match size of target (11)" {  } { { "GUI.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/GUI.v" 1004 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443403955 "|Top|GUI:GUI_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 GUI.v(1005) " "Verilog HDL assignment warning at GUI.v(1005): truncated value with size 32 to match size of target (11)" {  } { { "GUI.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/GUI.v" 1005 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443403955 "|Top|GUI:GUI_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 GUI.v(1006) " "Verilog HDL assignment warning at GUI.v(1006): truncated value with size 32 to match size of target (11)" {  } { { "GUI.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/GUI.v" 1006 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443403955 "|Top|GUI:GUI_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 GUI.v(1007) " "Verilog HDL assignment warning at GUI.v(1007): truncated value with size 32 to match size of target (11)" {  } { { "GUI.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/GUI.v" 1007 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443403955 "|Top|GUI:GUI_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 GUI.v(1008) " "Verilog HDL assignment warning at GUI.v(1008): truncated value with size 32 to match size of target (11)" {  } { { "GUI.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/GUI.v" 1008 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443403955 "|Top|GUI:GUI_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 GUI.v(1009) " "Verilog HDL assignment warning at GUI.v(1009): truncated value with size 32 to match size of target (11)" {  } { { "GUI.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/GUI.v" 1009 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443403955 "|Top|GUI:GUI_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 GUI.v(1037) " "Verilog HDL assignment warning at GUI.v(1037): truncated value with size 32 to match size of target (11)" {  } { { "GUI.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/GUI.v" 1037 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443403956 "|Top|GUI:GUI_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 GUI.v(1038) " "Verilog HDL assignment warning at GUI.v(1038): truncated value with size 32 to match size of target (11)" {  } { { "GUI.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/GUI.v" 1038 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443403956 "|Top|GUI:GUI_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 GUI.v(1039) " "Verilog HDL assignment warning at GUI.v(1039): truncated value with size 32 to match size of target (11)" {  } { { "GUI.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/GUI.v" 1039 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443403956 "|Top|GUI:GUI_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 GUI.v(1040) " "Verilog HDL assignment warning at GUI.v(1040): truncated value with size 32 to match size of target (11)" {  } { { "GUI.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/GUI.v" 1040 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443403956 "|Top|GUI:GUI_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 GUI.v(1041) " "Verilog HDL assignment warning at GUI.v(1041): truncated value with size 32 to match size of target (11)" {  } { { "GUI.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/GUI.v" 1041 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443403956 "|Top|GUI:GUI_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 GUI.v(1042) " "Verilog HDL assignment warning at GUI.v(1042): truncated value with size 32 to match size of target (11)" {  } { { "GUI.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/GUI.v" 1042 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443403957 "|Top|GUI:GUI_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 GUI.v(1043) " "Verilog HDL assignment warning at GUI.v(1043): truncated value with size 32 to match size of target (11)" {  } { { "GUI.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/GUI.v" 1043 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443403957 "|Top|GUI:GUI_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 GUI.v(1044) " "Verilog HDL assignment warning at GUI.v(1044): truncated value with size 32 to match size of target (11)" {  } { { "GUI.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/GUI.v" 1044 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443403957 "|Top|GUI:GUI_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 GUI.v(1045) " "Verilog HDL assignment warning at GUI.v(1045): truncated value with size 32 to match size of target (11)" {  } { { "GUI.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/GUI.v" 1045 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443403957 "|Top|GUI:GUI_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 GUI.v(1046) " "Verilog HDL assignment warning at GUI.v(1046): truncated value with size 32 to match size of target (11)" {  } { { "GUI.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/GUI.v" 1046 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443403957 "|Top|GUI:GUI_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 GUI.v(1047) " "Verilog HDL assignment warning at GUI.v(1047): truncated value with size 32 to match size of target (11)" {  } { { "GUI.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/GUI.v" 1047 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443403957 "|Top|GUI:GUI_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 GUI.v(1074) " "Verilog HDL assignment warning at GUI.v(1074): truncated value with size 32 to match size of target (5)" {  } { { "GUI.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/GUI.v" 1074 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443403958 "|Top|GUI:GUI_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 GUI.v(1102) " "Verilog HDL assignment warning at GUI.v(1102): truncated value with size 32 to match size of target (11)" {  } { { "GUI.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/GUI.v" 1102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443403958 "|Top|GUI:GUI_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 GUI.v(1103) " "Verilog HDL assignment warning at GUI.v(1103): truncated value with size 32 to match size of target (11)" {  } { { "GUI.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/GUI.v" 1103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443403958 "|Top|GUI:GUI_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 GUI.v(1104) " "Verilog HDL assignment warning at GUI.v(1104): truncated value with size 32 to match size of target (11)" {  } { { "GUI.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/GUI.v" 1104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443403959 "|Top|GUI:GUI_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 GUI.v(1105) " "Verilog HDL assignment warning at GUI.v(1105): truncated value with size 32 to match size of target (11)" {  } { { "GUI.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/GUI.v" 1105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443403959 "|Top|GUI:GUI_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 GUI.v(1106) " "Verilog HDL assignment warning at GUI.v(1106): truncated value with size 32 to match size of target (11)" {  } { { "GUI.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/GUI.v" 1106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443403959 "|Top|GUI:GUI_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 GUI.v(1107) " "Verilog HDL assignment warning at GUI.v(1107): truncated value with size 32 to match size of target (11)" {  } { { "GUI.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/GUI.v" 1107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443403959 "|Top|GUI:GUI_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 GUI.v(1108) " "Verilog HDL assignment warning at GUI.v(1108): truncated value with size 32 to match size of target (11)" {  } { { "GUI.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/GUI.v" 1108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443403959 "|Top|GUI:GUI_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 GUI.v(1109) " "Verilog HDL assignment warning at GUI.v(1109): truncated value with size 32 to match size of target (11)" {  } { { "GUI.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/GUI.v" 1109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443403960 "|Top|GUI:GUI_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 GUI.v(1110) " "Verilog HDL assignment warning at GUI.v(1110): truncated value with size 32 to match size of target (11)" {  } { { "GUI.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/GUI.v" 1110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443403960 "|Top|GUI:GUI_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 GUI.v(1111) " "Verilog HDL assignment warning at GUI.v(1111): truncated value with size 32 to match size of target (11)" {  } { { "GUI.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/GUI.v" 1111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443403960 "|Top|GUI:GUI_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 GUI.v(1112) " "Verilog HDL assignment warning at GUI.v(1112): truncated value with size 32 to match size of target (11)" {  } { { "GUI.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/GUI.v" 1112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443403960 "|Top|GUI:GUI_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 GUI.v(1140) " "Verilog HDL assignment warning at GUI.v(1140): truncated value with size 32 to match size of target (11)" {  } { { "GUI.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/GUI.v" 1140 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443403961 "|Top|GUI:GUI_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 GUI.v(1141) " "Verilog HDL assignment warning at GUI.v(1141): truncated value with size 32 to match size of target (11)" {  } { { "GUI.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/GUI.v" 1141 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443403961 "|Top|GUI:GUI_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 GUI.v(1142) " "Verilog HDL assignment warning at GUI.v(1142): truncated value with size 32 to match size of target (11)" {  } { { "GUI.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/GUI.v" 1142 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443403961 "|Top|GUI:GUI_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 GUI.v(1143) " "Verilog HDL assignment warning at GUI.v(1143): truncated value with size 32 to match size of target (11)" {  } { { "GUI.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/GUI.v" 1143 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443403961 "|Top|GUI:GUI_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 GUI.v(1144) " "Verilog HDL assignment warning at GUI.v(1144): truncated value with size 32 to match size of target (11)" {  } { { "GUI.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/GUI.v" 1144 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443403961 "|Top|GUI:GUI_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 GUI.v(1145) " "Verilog HDL assignment warning at GUI.v(1145): truncated value with size 32 to match size of target (11)" {  } { { "GUI.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/GUI.v" 1145 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443403962 "|Top|GUI:GUI_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 GUI.v(1146) " "Verilog HDL assignment warning at GUI.v(1146): truncated value with size 32 to match size of target (11)" {  } { { "GUI.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/GUI.v" 1146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443403962 "|Top|GUI:GUI_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 GUI.v(1147) " "Verilog HDL assignment warning at GUI.v(1147): truncated value with size 32 to match size of target (11)" {  } { { "GUI.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/GUI.v" 1147 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443403962 "|Top|GUI:GUI_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 GUI.v(1148) " "Verilog HDL assignment warning at GUI.v(1148): truncated value with size 32 to match size of target (11)" {  } { { "GUI.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/GUI.v" 1148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443403962 "|Top|GUI:GUI_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 GUI.v(1149) " "Verilog HDL assignment warning at GUI.v(1149): truncated value with size 32 to match size of target (11)" {  } { { "GUI.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/GUI.v" 1149 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443403962 "|Top|GUI:GUI_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 GUI.v(1150) " "Verilog HDL assignment warning at GUI.v(1150): truncated value with size 32 to match size of target (11)" {  } { { "GUI.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/GUI.v" 1150 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443403962 "|Top|GUI:GUI_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 GUI.v(1178) " "Verilog HDL assignment warning at GUI.v(1178): truncated value with size 32 to match size of target (11)" {  } { { "GUI.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/GUI.v" 1178 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443403963 "|Top|GUI:GUI_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 GUI.v(1179) " "Verilog HDL assignment warning at GUI.v(1179): truncated value with size 32 to match size of target (11)" {  } { { "GUI.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/GUI.v" 1179 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443403963 "|Top|GUI:GUI_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 GUI.v(1180) " "Verilog HDL assignment warning at GUI.v(1180): truncated value with size 32 to match size of target (11)" {  } { { "GUI.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/GUI.v" 1180 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443403963 "|Top|GUI:GUI_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 GUI.v(1181) " "Verilog HDL assignment warning at GUI.v(1181): truncated value with size 32 to match size of target (11)" {  } { { "GUI.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/GUI.v" 1181 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443403963 "|Top|GUI:GUI_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 GUI.v(1182) " "Verilog HDL assignment warning at GUI.v(1182): truncated value with size 32 to match size of target (11)" {  } { { "GUI.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/GUI.v" 1182 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443403964 "|Top|GUI:GUI_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 GUI.v(1183) " "Verilog HDL assignment warning at GUI.v(1183): truncated value with size 32 to match size of target (11)" {  } { { "GUI.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/GUI.v" 1183 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443403964 "|Top|GUI:GUI_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 GUI.v(1184) " "Verilog HDL assignment warning at GUI.v(1184): truncated value with size 32 to match size of target (11)" {  } { { "GUI.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/GUI.v" 1184 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443403964 "|Top|GUI:GUI_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 GUI.v(1185) " "Verilog HDL assignment warning at GUI.v(1185): truncated value with size 32 to match size of target (11)" {  } { { "GUI.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/GUI.v" 1185 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443403964 "|Top|GUI:GUI_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 GUI.v(1186) " "Verilog HDL assignment warning at GUI.v(1186): truncated value with size 32 to match size of target (11)" {  } { { "GUI.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/GUI.v" 1186 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443403964 "|Top|GUI:GUI_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 GUI.v(1187) " "Verilog HDL assignment warning at GUI.v(1187): truncated value with size 32 to match size of target (11)" {  } { { "GUI.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/GUI.v" 1187 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443403964 "|Top|GUI:GUI_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 GUI.v(1188) " "Verilog HDL assignment warning at GUI.v(1188): truncated value with size 32 to match size of target (11)" {  } { { "GUI.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/GUI.v" 1188 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443403965 "|Top|GUI:GUI_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 GUI.v(1216) " "Verilog HDL assignment warning at GUI.v(1216): truncated value with size 32 to match size of target (11)" {  } { { "GUI.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/GUI.v" 1216 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443403965 "|Top|GUI:GUI_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 GUI.v(1217) " "Verilog HDL assignment warning at GUI.v(1217): truncated value with size 32 to match size of target (11)" {  } { { "GUI.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/GUI.v" 1217 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443403966 "|Top|GUI:GUI_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 GUI.v(1218) " "Verilog HDL assignment warning at GUI.v(1218): truncated value with size 32 to match size of target (11)" {  } { { "GUI.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/GUI.v" 1218 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443403966 "|Top|GUI:GUI_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 GUI.v(1219) " "Verilog HDL assignment warning at GUI.v(1219): truncated value with size 32 to match size of target (11)" {  } { { "GUI.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/GUI.v" 1219 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443403966 "|Top|GUI:GUI_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 GUI.v(1220) " "Verilog HDL assignment warning at GUI.v(1220): truncated value with size 32 to match size of target (11)" {  } { { "GUI.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/GUI.v" 1220 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443403966 "|Top|GUI:GUI_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 GUI.v(1221) " "Verilog HDL assignment warning at GUI.v(1221): truncated value with size 32 to match size of target (11)" {  } { { "GUI.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/GUI.v" 1221 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443403966 "|Top|GUI:GUI_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 GUI.v(1222) " "Verilog HDL assignment warning at GUI.v(1222): truncated value with size 32 to match size of target (11)" {  } { { "GUI.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/GUI.v" 1222 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443403966 "|Top|GUI:GUI_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 GUI.v(1223) " "Verilog HDL assignment warning at GUI.v(1223): truncated value with size 32 to match size of target (11)" {  } { { "GUI.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/GUI.v" 1223 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443403966 "|Top|GUI:GUI_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 GUI.v(1224) " "Verilog HDL assignment warning at GUI.v(1224): truncated value with size 32 to match size of target (11)" {  } { { "GUI.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/GUI.v" 1224 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443403966 "|Top|GUI:GUI_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 GUI.v(1225) " "Verilog HDL assignment warning at GUI.v(1225): truncated value with size 32 to match size of target (11)" {  } { { "GUI.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/GUI.v" 1225 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443403967 "|Top|GUI:GUI_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 GUI.v(1226) " "Verilog HDL assignment warning at GUI.v(1226): truncated value with size 32 to match size of target (11)" {  } { { "GUI.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/GUI.v" 1226 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443403967 "|Top|GUI:GUI_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 GUI.v(1254) " "Verilog HDL assignment warning at GUI.v(1254): truncated value with size 32 to match size of target (11)" {  } { { "GUI.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/GUI.v" 1254 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443403967 "|Top|GUI:GUI_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 GUI.v(1255) " "Verilog HDL assignment warning at GUI.v(1255): truncated value with size 32 to match size of target (11)" {  } { { "GUI.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/GUI.v" 1255 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443403967 "|Top|GUI:GUI_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 GUI.v(1256) " "Verilog HDL assignment warning at GUI.v(1256): truncated value with size 32 to match size of target (11)" {  } { { "GUI.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/GUI.v" 1256 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443403967 "|Top|GUI:GUI_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 GUI.v(1257) " "Verilog HDL assignment warning at GUI.v(1257): truncated value with size 32 to match size of target (11)" {  } { { "GUI.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/GUI.v" 1257 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443403967 "|Top|GUI:GUI_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 GUI.v(1258) " "Verilog HDL assignment warning at GUI.v(1258): truncated value with size 32 to match size of target (11)" {  } { { "GUI.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/GUI.v" 1258 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443403967 "|Top|GUI:GUI_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 GUI.v(1259) " "Verilog HDL assignment warning at GUI.v(1259): truncated value with size 32 to match size of target (11)" {  } { { "GUI.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/GUI.v" 1259 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443403968 "|Top|GUI:GUI_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 GUI.v(1260) " "Verilog HDL assignment warning at GUI.v(1260): truncated value with size 32 to match size of target (11)" {  } { { "GUI.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/GUI.v" 1260 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443403968 "|Top|GUI:GUI_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 GUI.v(1261) " "Verilog HDL assignment warning at GUI.v(1261): truncated value with size 32 to match size of target (11)" {  } { { "GUI.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/GUI.v" 1261 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443403968 "|Top|GUI:GUI_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 GUI.v(1262) " "Verilog HDL assignment warning at GUI.v(1262): truncated value with size 32 to match size of target (11)" {  } { { "GUI.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/GUI.v" 1262 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443403968 "|Top|GUI:GUI_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 GUI.v(1263) " "Verilog HDL assignment warning at GUI.v(1263): truncated value with size 32 to match size of target (11)" {  } { { "GUI.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/GUI.v" 1263 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443403968 "|Top|GUI:GUI_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 GUI.v(1264) " "Verilog HDL assignment warning at GUI.v(1264): truncated value with size 32 to match size of target (11)" {  } { { "GUI.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/GUI.v" 1264 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443403968 "|Top|GUI:GUI_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 GUI.v(1291) " "Verilog HDL assignment warning at GUI.v(1291): truncated value with size 32 to match size of target (4)" {  } { { "GUI.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/GUI.v" 1291 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443403969 "|Top|GUI:GUI_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 GUI.v(1319) " "Verilog HDL assignment warning at GUI.v(1319): truncated value with size 32 to match size of target (11)" {  } { { "GUI.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/GUI.v" 1319 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443403969 "|Top|GUI:GUI_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 GUI.v(1320) " "Verilog HDL assignment warning at GUI.v(1320): truncated value with size 32 to match size of target (11)" {  } { { "GUI.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/GUI.v" 1320 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443403970 "|Top|GUI:GUI_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 GUI.v(1321) " "Verilog HDL assignment warning at GUI.v(1321): truncated value with size 32 to match size of target (11)" {  } { { "GUI.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/GUI.v" 1321 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443403970 "|Top|GUI:GUI_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 GUI.v(1322) " "Verilog HDL assignment warning at GUI.v(1322): truncated value with size 32 to match size of target (11)" {  } { { "GUI.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/GUI.v" 1322 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443403970 "|Top|GUI:GUI_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 GUI.v(1323) " "Verilog HDL assignment warning at GUI.v(1323): truncated value with size 32 to match size of target (11)" {  } { { "GUI.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/GUI.v" 1323 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443403970 "|Top|GUI:GUI_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 GUI.v(1324) " "Verilog HDL assignment warning at GUI.v(1324): truncated value with size 32 to match size of target (11)" {  } { { "GUI.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/GUI.v" 1324 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443403970 "|Top|GUI:GUI_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 GUI.v(1325) " "Verilog HDL assignment warning at GUI.v(1325): truncated value with size 32 to match size of target (11)" {  } { { "GUI.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/GUI.v" 1325 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443403971 "|Top|GUI:GUI_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 GUI.v(1326) " "Verilog HDL assignment warning at GUI.v(1326): truncated value with size 32 to match size of target (11)" {  } { { "GUI.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/GUI.v" 1326 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443403971 "|Top|GUI:GUI_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 GUI.v(1327) " "Verilog HDL assignment warning at GUI.v(1327): truncated value with size 32 to match size of target (11)" {  } { { "GUI.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/GUI.v" 1327 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443403971 "|Top|GUI:GUI_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 GUI.v(1328) " "Verilog HDL assignment warning at GUI.v(1328): truncated value with size 32 to match size of target (11)" {  } { { "GUI.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/GUI.v" 1328 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443403971 "|Top|GUI:GUI_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 GUI.v(1329) " "Verilog HDL assignment warning at GUI.v(1329): truncated value with size 32 to match size of target (11)" {  } { { "GUI.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/GUI.v" 1329 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443403971 "|Top|GUI:GUI_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 GUI.v(1357) " "Verilog HDL assignment warning at GUI.v(1357): truncated value with size 32 to match size of target (11)" {  } { { "GUI.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/GUI.v" 1357 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443403972 "|Top|GUI:GUI_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 GUI.v(1358) " "Verilog HDL assignment warning at GUI.v(1358): truncated value with size 32 to match size of target (11)" {  } { { "GUI.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/GUI.v" 1358 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443403972 "|Top|GUI:GUI_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 GUI.v(1359) " "Verilog HDL assignment warning at GUI.v(1359): truncated value with size 32 to match size of target (11)" {  } { { "GUI.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/GUI.v" 1359 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443403972 "|Top|GUI:GUI_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 GUI.v(1360) " "Verilog HDL assignment warning at GUI.v(1360): truncated value with size 32 to match size of target (11)" {  } { { "GUI.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/GUI.v" 1360 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443403972 "|Top|GUI:GUI_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 GUI.v(1361) " "Verilog HDL assignment warning at GUI.v(1361): truncated value with size 32 to match size of target (11)" {  } { { "GUI.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/GUI.v" 1361 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443403973 "|Top|GUI:GUI_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 GUI.v(1362) " "Verilog HDL assignment warning at GUI.v(1362): truncated value with size 32 to match size of target (11)" {  } { { "GUI.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/GUI.v" 1362 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443403973 "|Top|GUI:GUI_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 GUI.v(1363) " "Verilog HDL assignment warning at GUI.v(1363): truncated value with size 32 to match size of target (11)" {  } { { "GUI.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/GUI.v" 1363 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443403973 "|Top|GUI:GUI_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 GUI.v(1364) " "Verilog HDL assignment warning at GUI.v(1364): truncated value with size 32 to match size of target (11)" {  } { { "GUI.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/GUI.v" 1364 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443403973 "|Top|GUI:GUI_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 GUI.v(1365) " "Verilog HDL assignment warning at GUI.v(1365): truncated value with size 32 to match size of target (11)" {  } { { "GUI.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/GUI.v" 1365 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443403973 "|Top|GUI:GUI_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 GUI.v(1366) " "Verilog HDL assignment warning at GUI.v(1366): truncated value with size 32 to match size of target (11)" {  } { { "GUI.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/GUI.v" 1366 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443403973 "|Top|GUI:GUI_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 GUI.v(1367) " "Verilog HDL assignment warning at GUI.v(1367): truncated value with size 32 to match size of target (11)" {  } { { "GUI.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/GUI.v" 1367 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443403974 "|Top|GUI:GUI_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 GUI.v(1394) " "Verilog HDL assignment warning at GUI.v(1394): truncated value with size 32 to match size of target (11)" {  } { { "GUI.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/GUI.v" 1394 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443403974 "|Top|GUI:GUI_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 GUI.v(1421) " "Verilog HDL assignment warning at GUI.v(1421): truncated value with size 32 to match size of target (11)" {  } { { "GUI.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/GUI.v" 1421 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443403974 "|Top|GUI:GUI_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 GUI.v(1422) " "Verilog HDL assignment warning at GUI.v(1422): truncated value with size 32 to match size of target (11)" {  } { { "GUI.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/GUI.v" 1422 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443403974 "|Top|GUI:GUI_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 GUI.v(1423) " "Verilog HDL assignment warning at GUI.v(1423): truncated value with size 32 to match size of target (11)" {  } { { "GUI.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/GUI.v" 1423 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443403974 "|Top|GUI:GUI_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 GUI.v(1424) " "Verilog HDL assignment warning at GUI.v(1424): truncated value with size 32 to match size of target (11)" {  } { { "GUI.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/GUI.v" 1424 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443403974 "|Top|GUI:GUI_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 GUI.v(1425) " "Verilog HDL assignment warning at GUI.v(1425): truncated value with size 32 to match size of target (11)" {  } { { "GUI.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/GUI.v" 1425 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443403974 "|Top|GUI:GUI_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 GUI.v(1426) " "Verilog HDL assignment warning at GUI.v(1426): truncated value with size 32 to match size of target (11)" {  } { { "GUI.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/GUI.v" 1426 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443403975 "|Top|GUI:GUI_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 GUI.v(1427) " "Verilog HDL assignment warning at GUI.v(1427): truncated value with size 32 to match size of target (11)" {  } { { "GUI.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/GUI.v" 1427 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443403975 "|Top|GUI:GUI_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 GUI.v(1428) " "Verilog HDL assignment warning at GUI.v(1428): truncated value with size 32 to match size of target (11)" {  } { { "GUI.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/GUI.v" 1428 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443403975 "|Top|GUI:GUI_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 GUI.v(1429) " "Verilog HDL assignment warning at GUI.v(1429): truncated value with size 32 to match size of target (11)" {  } { { "GUI.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/GUI.v" 1429 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443403975 "|Top|GUI:GUI_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 GUI.v(1430) " "Verilog HDL assignment warning at GUI.v(1430): truncated value with size 32 to match size of target (11)" {  } { { "GUI.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/GUI.v" 1430 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443403975 "|Top|GUI:GUI_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 GUI.v(1431) " "Verilog HDL assignment warning at GUI.v(1431): truncated value with size 32 to match size of target (11)" {  } { { "GUI.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/GUI.v" 1431 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443403975 "|Top|GUI:GUI_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 GUI.v(1459) " "Verilog HDL assignment warning at GUI.v(1459): truncated value with size 32 to match size of target (11)" {  } { { "GUI.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/GUI.v" 1459 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443403976 "|Top|GUI:GUI_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 GUI.v(1460) " "Verilog HDL assignment warning at GUI.v(1460): truncated value with size 32 to match size of target (11)" {  } { { "GUI.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/GUI.v" 1460 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443403976 "|Top|GUI:GUI_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 GUI.v(1461) " "Verilog HDL assignment warning at GUI.v(1461): truncated value with size 32 to match size of target (11)" {  } { { "GUI.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/GUI.v" 1461 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443403976 "|Top|GUI:GUI_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 GUI.v(1462) " "Verilog HDL assignment warning at GUI.v(1462): truncated value with size 32 to match size of target (11)" {  } { { "GUI.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/GUI.v" 1462 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443403978 "|Top|GUI:GUI_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 GUI.v(1463) " "Verilog HDL assignment warning at GUI.v(1463): truncated value with size 32 to match size of target (11)" {  } { { "GUI.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/GUI.v" 1463 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443403978 "|Top|GUI:GUI_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 GUI.v(1464) " "Verilog HDL assignment warning at GUI.v(1464): truncated value with size 32 to match size of target (11)" {  } { { "GUI.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/GUI.v" 1464 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443403978 "|Top|GUI:GUI_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 GUI.v(1465) " "Verilog HDL assignment warning at GUI.v(1465): truncated value with size 32 to match size of target (11)" {  } { { "GUI.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/GUI.v" 1465 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443403978 "|Top|GUI:GUI_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 GUI.v(1466) " "Verilog HDL assignment warning at GUI.v(1466): truncated value with size 32 to match size of target (11)" {  } { { "GUI.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/GUI.v" 1466 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443403978 "|Top|GUI:GUI_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 GUI.v(1467) " "Verilog HDL assignment warning at GUI.v(1467): truncated value with size 32 to match size of target (11)" {  } { { "GUI.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/GUI.v" 1467 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443403978 "|Top|GUI:GUI_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 GUI.v(1468) " "Verilog HDL assignment warning at GUI.v(1468): truncated value with size 32 to match size of target (11)" {  } { { "GUI.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/GUI.v" 1468 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443403978 "|Top|GUI:GUI_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 GUI.v(1469) " "Verilog HDL assignment warning at GUI.v(1469): truncated value with size 32 to match size of target (11)" {  } { { "GUI.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/GUI.v" 1469 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443403978 "|Top|GUI:GUI_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 GUI.v(1496) " "Verilog HDL assignment warning at GUI.v(1496): truncated value with size 32 to match size of target (5)" {  } { { "GUI.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/GUI.v" 1496 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443403978 "|Top|GUI:GUI_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 GUI.v(1553) " "Verilog HDL assignment warning at GUI.v(1553): truncated value with size 32 to match size of target (19)" {  } { { "GUI.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/GUI.v" 1553 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443403983 "|Top|GUI:GUI_Inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Frequency_Calculator GUI:GUI_Inst\|Frequency_Calculator:Frequency_Calculator_Inst " "Elaborating entity \"Frequency_Calculator\" for hierarchy \"GUI:GUI_Inst\|Frequency_Calculator:Frequency_Calculator_Inst\"" {  } { { "GUI.v" "Frequency_Calculator_Inst" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/GUI.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597443404137 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Frequency_Calculator.v(20) " "Verilog HDL assignment warning at Frequency_Calculator.v(20): truncated value with size 32 to match size of target (16)" {  } { { "Frequency_Calculator.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Frequency_Calculator.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443404138 "|Top|GUI:GUI_Inst|Frequency_Calculator:Frequency_Calculator_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Frequency_Calculator.v(24) " "Verilog HDL assignment warning at Frequency_Calculator.v(24): truncated value with size 32 to match size of target (16)" {  } { { "Frequency_Calculator.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Frequency_Calculator.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443404138 "|Top|GUI:GUI_Inst|Frequency_Calculator:Frequency_Calculator_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Frequency_Calculator.v(33) " "Verilog HDL assignment warning at Frequency_Calculator.v(33): truncated value with size 32 to match size of target (16)" {  } { { "Frequency_Calculator.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Frequency_Calculator.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443404138 "|Top|GUI:GUI_Inst|Frequency_Calculator:Frequency_Calculator_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Frequency_Calculator.v(37) " "Verilog HDL assignment warning at Frequency_Calculator.v(37): truncated value with size 32 to match size of target (16)" {  } { { "Frequency_Calculator.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Frequency_Calculator.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443404138 "|Top|GUI:GUI_Inst|Frequency_Calculator:Frequency_Calculator_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Frequency_Calculator.v(51) " "Verilog HDL assignment warning at Frequency_Calculator.v(51): truncated value with size 32 to match size of target (4)" {  } { { "Frequency_Calculator.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Frequency_Calculator.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443404139 "|Top|GUI:GUI_Inst|Frequency_Calculator:Frequency_Calculator_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Frequency_Calculator.v(53) " "Verilog HDL assignment warning at Frequency_Calculator.v(53): truncated value with size 32 to match size of target (4)" {  } { { "Frequency_Calculator.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Frequency_Calculator.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443404139 "|Top|GUI:GUI_Inst|Frequency_Calculator:Frequency_Calculator_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Frequency_Calculator.v(55) " "Verilog HDL assignment warning at Frequency_Calculator.v(55): truncated value with size 32 to match size of target (4)" {  } { { "Frequency_Calculator.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Frequency_Calculator.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443404140 "|Top|GUI:GUI_Inst|Frequency_Calculator:Frequency_Calculator_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Frequency_Calculator.v(57) " "Verilog HDL assignment warning at Frequency_Calculator.v(57): truncated value with size 32 to match size of target (4)" {  } { { "Frequency_Calculator.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Frequency_Calculator.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443404141 "|Top|GUI:GUI_Inst|Frequency_Calculator:Frequency_Calculator_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Frequency_Calculator.v(59) " "Verilog HDL assignment warning at Frequency_Calculator.v(59): truncated value with size 32 to match size of target (4)" {  } { { "Frequency_Calculator.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Frequency_Calculator.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443404142 "|Top|GUI:GUI_Inst|Frequency_Calculator:Frequency_Calculator_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Frequency_Calculator.v(73) " "Verilog HDL assignment warning at Frequency_Calculator.v(73): truncated value with size 32 to match size of target (4)" {  } { { "Frequency_Calculator.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Frequency_Calculator.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443404143 "|Top|GUI:GUI_Inst|Frequency_Calculator:Frequency_Calculator_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Frequency_Calculator.v(75) " "Verilog HDL assignment warning at Frequency_Calculator.v(75): truncated value with size 32 to match size of target (4)" {  } { { "Frequency_Calculator.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Frequency_Calculator.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443404143 "|Top|GUI:GUI_Inst|Frequency_Calculator:Frequency_Calculator_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Frequency_Calculator.v(77) " "Verilog HDL assignment warning at Frequency_Calculator.v(77): truncated value with size 32 to match size of target (4)" {  } { { "Frequency_Calculator.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Frequency_Calculator.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443404144 "|Top|GUI:GUI_Inst|Frequency_Calculator:Frequency_Calculator_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Frequency_Calculator.v(79) " "Verilog HDL assignment warning at Frequency_Calculator.v(79): truncated value with size 32 to match size of target (4)" {  } { { "Frequency_Calculator.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Frequency_Calculator.v" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443404145 "|Top|GUI:GUI_Inst|Frequency_Calculator:Frequency_Calculator_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Frequency_Calculator.v(81) " "Verilog HDL assignment warning at Frequency_Calculator.v(81): truncated value with size 32 to match size of target (4)" {  } { { "Frequency_Calculator.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Frequency_Calculator.v" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443404146 "|Top|GUI:GUI_Inst|Frequency_Calculator:Frequency_Calculator_Inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Amplitude_Calculator GUI:GUI_Inst\|Amplitude_Calculator:Amplitude_Calculator_Inst " "Elaborating entity \"Amplitude_Calculator\" for hierarchy \"GUI:GUI_Inst\|Amplitude_Calculator:Amplitude_Calculator_Inst\"" {  } { { "GUI.v" "Amplitude_Calculator_Inst" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/GUI.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597443404173 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "28 20 Amplitude_Calculator.v(18) " "Verilog HDL assignment warning at Amplitude_Calculator.v(18): truncated value with size 28 to match size of target (20)" {  } { { "Amplitude_Calculator.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Amplitude_Calculator.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443404174 "|Top|GUI:GUI_Inst|Amplitude_Calculator:Amplitude_Calculator_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "28 20 Amplitude_Calculator.v(19) " "Verilog HDL assignment warning at Amplitude_Calculator.v(19): truncated value with size 28 to match size of target (20)" {  } { { "Amplitude_Calculator.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Amplitude_Calculator.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443404174 "|Top|GUI:GUI_Inst|Amplitude_Calculator:Amplitude_Calculator_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Amplitude_Calculator.v(56) " "Verilog HDL assignment warning at Amplitude_Calculator.v(56): truncated value with size 32 to match size of target (1)" {  } { { "Amplitude_Calculator.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Amplitude_Calculator.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443404175 "|Top|GUI:GUI_Inst|Amplitude_Calculator:Amplitude_Calculator_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Amplitude_Calculator.v(102) " "Verilog HDL assignment warning at Amplitude_Calculator.v(102): truncated value with size 32 to match size of target (6)" {  } { { "Amplitude_Calculator.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Amplitude_Calculator.v" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443404176 "|Top|GUI:GUI_Inst|Amplitude_Calculator:Amplitude_Calculator_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Amplitude_Calculator.v(115) " "Verilog HDL assignment warning at Amplitude_Calculator.v(115): truncated value with size 32 to match size of target (6)" {  } { { "Amplitude_Calculator.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Amplitude_Calculator.v" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443404176 "|Top|GUI:GUI_Inst|Amplitude_Calculator:Amplitude_Calculator_Inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "CH1_Fraction_BCD Amplitude_Calculator.v(173) " "Verilog HDL Always Construct warning at Amplitude_Calculator.v(173): variable \"CH1_Fraction_BCD\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Amplitude_Calculator.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Amplitude_Calculator.v" 173 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1597443404177 "|Top|GUI:GUI_Inst|Amplitude_Calculator:Amplitude_Calculator_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Amplitude_Calculator.v(179) " "Verilog HDL assignment warning at Amplitude_Calculator.v(179): truncated value with size 32 to match size of target (4)" {  } { { "Amplitude_Calculator.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Amplitude_Calculator.v" 179 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443404177 "|Top|GUI:GUI_Inst|Amplitude_Calculator:Amplitude_Calculator_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Amplitude_Calculator.v(181) " "Verilog HDL assignment warning at Amplitude_Calculator.v(181): truncated value with size 32 to match size of target (4)" {  } { { "Amplitude_Calculator.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Amplitude_Calculator.v" 181 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443404178 "|Top|GUI:GUI_Inst|Amplitude_Calculator:Amplitude_Calculator_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Amplitude_Calculator.v(183) " "Verilog HDL assignment warning at Amplitude_Calculator.v(183): truncated value with size 32 to match size of target (4)" {  } { { "Amplitude_Calculator.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Amplitude_Calculator.v" 183 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443404179 "|Top|GUI:GUI_Inst|Amplitude_Calculator:Amplitude_Calculator_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Amplitude_Calculator.v(185) " "Verilog HDL assignment warning at Amplitude_Calculator.v(185): truncated value with size 32 to match size of target (4)" {  } { { "Amplitude_Calculator.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Amplitude_Calculator.v" 185 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443404179 "|Top|GUI:GUI_Inst|Amplitude_Calculator:Amplitude_Calculator_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Amplitude_Calculator.v(187) " "Verilog HDL assignment warning at Amplitude_Calculator.v(187): truncated value with size 32 to match size of target (4)" {  } { { "Amplitude_Calculator.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Amplitude_Calculator.v" 187 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443404181 "|Top|GUI:GUI_Inst|Amplitude_Calculator:Amplitude_Calculator_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Amplitude_Calculator.v(193) " "Verilog HDL assignment warning at Amplitude_Calculator.v(193): truncated value with size 32 to match size of target (1)" {  } { { "Amplitude_Calculator.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Amplitude_Calculator.v" 193 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443404181 "|Top|GUI:GUI_Inst|Amplitude_Calculator:Amplitude_Calculator_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Amplitude_Calculator.v(200) " "Verilog HDL assignment warning at Amplitude_Calculator.v(200): truncated value with size 32 to match size of target (8)" {  } { { "Amplitude_Calculator.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Amplitude_Calculator.v" 200 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443404181 "|Top|GUI:GUI_Inst|Amplitude_Calculator:Amplitude_Calculator_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Amplitude_Calculator.v(202) " "Verilog HDL assignment warning at Amplitude_Calculator.v(202): truncated value with size 32 to match size of target (8)" {  } { { "Amplitude_Calculator.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Amplitude_Calculator.v" 202 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443404181 "|Top|GUI:GUI_Inst|Amplitude_Calculator:Amplitude_Calculator_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Amplitude_Calculator.v(215) " "Verilog HDL assignment warning at Amplitude_Calculator.v(215): truncated value with size 32 to match size of target (8)" {  } { { "Amplitude_Calculator.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Amplitude_Calculator.v" 215 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443404182 "|Top|GUI:GUI_Inst|Amplitude_Calculator:Amplitude_Calculator_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Amplitude_Calculator.v(216) " "Verilog HDL assignment warning at Amplitude_Calculator.v(216): truncated value with size 32 to match size of target (8)" {  } { { "Amplitude_Calculator.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Amplitude_Calculator.v" 216 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443404182 "|Top|GUI:GUI_Inst|Amplitude_Calculator:Amplitude_Calculator_Inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "CH2_Fraction_BCD Amplitude_Calculator.v(268) " "Verilog HDL Always Construct warning at Amplitude_Calculator.v(268): variable \"CH2_Fraction_BCD\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Amplitude_Calculator.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Amplitude_Calculator.v" 268 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1597443404182 "|Top|GUI:GUI_Inst|Amplitude_Calculator:Amplitude_Calculator_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Amplitude_Calculator.v(274) " "Verilog HDL assignment warning at Amplitude_Calculator.v(274): truncated value with size 32 to match size of target (4)" {  } { { "Amplitude_Calculator.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Amplitude_Calculator.v" 274 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443404183 "|Top|GUI:GUI_Inst|Amplitude_Calculator:Amplitude_Calculator_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Amplitude_Calculator.v(276) " "Verilog HDL assignment warning at Amplitude_Calculator.v(276): truncated value with size 32 to match size of target (4)" {  } { { "Amplitude_Calculator.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Amplitude_Calculator.v" 276 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443404184 "|Top|GUI:GUI_Inst|Amplitude_Calculator:Amplitude_Calculator_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Amplitude_Calculator.v(278) " "Verilog HDL assignment warning at Amplitude_Calculator.v(278): truncated value with size 32 to match size of target (4)" {  } { { "Amplitude_Calculator.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Amplitude_Calculator.v" 278 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443404184 "|Top|GUI:GUI_Inst|Amplitude_Calculator:Amplitude_Calculator_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Amplitude_Calculator.v(280) " "Verilog HDL assignment warning at Amplitude_Calculator.v(280): truncated value with size 32 to match size of target (4)" {  } { { "Amplitude_Calculator.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Amplitude_Calculator.v" 280 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443404185 "|Top|GUI:GUI_Inst|Amplitude_Calculator:Amplitude_Calculator_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Amplitude_Calculator.v(282) " "Verilog HDL assignment warning at Amplitude_Calculator.v(282): truncated value with size 32 to match size of target (4)" {  } { { "Amplitude_Calculator.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Amplitude_Calculator.v" 282 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443404186 "|Top|GUI:GUI_Inst|Amplitude_Calculator:Amplitude_Calculator_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Amplitude_Calculator.v(288) " "Verilog HDL assignment warning at Amplitude_Calculator.v(288): truncated value with size 32 to match size of target (1)" {  } { { "Amplitude_Calculator.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Amplitude_Calculator.v" 288 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443404188 "|Top|GUI:GUI_Inst|Amplitude_Calculator:Amplitude_Calculator_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Amplitude_Calculator.v(295) " "Verilog HDL assignment warning at Amplitude_Calculator.v(295): truncated value with size 32 to match size of target (8)" {  } { { "Amplitude_Calculator.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Amplitude_Calculator.v" 295 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443404188 "|Top|GUI:GUI_Inst|Amplitude_Calculator:Amplitude_Calculator_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Amplitude_Calculator.v(297) " "Verilog HDL assignment warning at Amplitude_Calculator.v(297): truncated value with size 32 to match size of target (8)" {  } { { "Amplitude_Calculator.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Amplitude_Calculator.v" 297 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443404188 "|Top|GUI:GUI_Inst|Amplitude_Calculator:Amplitude_Calculator_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Amplitude_Calculator.v(310) " "Verilog HDL assignment warning at Amplitude_Calculator.v(310): truncated value with size 32 to match size of target (8)" {  } { { "Amplitude_Calculator.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Amplitude_Calculator.v" 310 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443404188 "|Top|GUI:GUI_Inst|Amplitude_Calculator:Amplitude_Calculator_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Amplitude_Calculator.v(311) " "Verilog HDL assignment warning at Amplitude_Calculator.v(311): truncated value with size 32 to match size of target (8)" {  } { { "Amplitude_Calculator.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Amplitude_Calculator.v" 311 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443404189 "|Top|GUI:GUI_Inst|Amplitude_Calculator:Amplitude_Calculator_Inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Integer_To_Float GUI:GUI_Inst\|Amplitude_Calculator:Amplitude_Calculator_Inst\|Integer_To_Float:Integer_To_Float_CH1_inst " "Elaborating entity \"Integer_To_Float\" for hierarchy \"GUI:GUI_Inst\|Amplitude_Calculator:Amplitude_Calculator_Inst\|Integer_To_Float:Integer_To_Float_CH1_inst\"" {  } { { "Amplitude_Calculator.v" "Integer_To_Float_CH1_inst" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Amplitude_Calculator.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597443404248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Integer_To_Float_altfp_convert_l1n GUI:GUI_Inst\|Amplitude_Calculator:Amplitude_Calculator_Inst\|Integer_To_Float:Integer_To_Float_CH1_inst\|Integer_To_Float_altfp_convert_l1n:Integer_To_Float_altfp_convert_l1n_component " "Elaborating entity \"Integer_To_Float_altfp_convert_l1n\" for hierarchy \"GUI:GUI_Inst\|Amplitude_Calculator:Amplitude_Calculator_Inst\|Integer_To_Float:Integer_To_Float_CH1_inst\|Integer_To_Float_altfp_convert_l1n:Integer_To_Float_altfp_convert_l1n_component\"" {  } { { "Integer_To_Float.v" "Integer_To_Float_altfp_convert_l1n_component" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Integer_To_Float.v" 843 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597443404272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Integer_To_Float_altbarrel_shift_tvf GUI:GUI_Inst\|Amplitude_Calculator:Amplitude_Calculator_Inst\|Integer_To_Float:Integer_To_Float_CH1_inst\|Integer_To_Float_altfp_convert_l1n:Integer_To_Float_altfp_convert_l1n_component\|Integer_To_Float_altbarrel_shift_tvf:altbarrel_shift5 " "Elaborating entity \"Integer_To_Float_altbarrel_shift_tvf\" for hierarchy \"GUI:GUI_Inst\|Amplitude_Calculator:Amplitude_Calculator_Inst\|Integer_To_Float:Integer_To_Float_CH1_inst\|Integer_To_Float_altfp_convert_l1n:Integer_To_Float_altfp_convert_l1n_component\|Integer_To_Float_altbarrel_shift_tvf:altbarrel_shift5\"" {  } { { "Integer_To_Float.v" "altbarrel_shift5" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Integer_To_Float.v" 500 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597443404316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Integer_To_Float_altpriority_encoder_qb6 GUI:GUI_Inst\|Amplitude_Calculator:Amplitude_Calculator_Inst\|Integer_To_Float:Integer_To_Float_CH1_inst\|Integer_To_Float_altfp_convert_l1n:Integer_To_Float_altfp_convert_l1n_component\|Integer_To_Float_altpriority_encoder_qb6:altpriority_encoder2 " "Elaborating entity \"Integer_To_Float_altpriority_encoder_qb6\" for hierarchy \"GUI:GUI_Inst\|Amplitude_Calculator:Amplitude_Calculator_Inst\|Integer_To_Float:Integer_To_Float_CH1_inst\|Integer_To_Float_altfp_convert_l1n:Integer_To_Float_altfp_convert_l1n_component\|Integer_To_Float_altpriority_encoder_qb6:altpriority_encoder2\"" {  } { { "Integer_To_Float.v" "altpriority_encoder2" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Integer_To_Float.v" 504 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597443404352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Integer_To_Float_altpriority_encoder_rf8 GUI:GUI_Inst\|Amplitude_Calculator:Amplitude_Calculator_Inst\|Integer_To_Float:Integer_To_Float_CH1_inst\|Integer_To_Float_altfp_convert_l1n:Integer_To_Float_altfp_convert_l1n_component\|Integer_To_Float_altpriority_encoder_qb6:altpriority_encoder2\|Integer_To_Float_altpriority_encoder_rf8:altpriority_encoder10 " "Elaborating entity \"Integer_To_Float_altpriority_encoder_rf8\" for hierarchy \"GUI:GUI_Inst\|Amplitude_Calculator:Amplitude_Calculator_Inst\|Integer_To_Float:Integer_To_Float_CH1_inst\|Integer_To_Float_altfp_convert_l1n:Integer_To_Float_altfp_convert_l1n_component\|Integer_To_Float_altpriority_encoder_qb6:altpriority_encoder2\|Integer_To_Float_altpriority_encoder_rf8:altpriority_encoder10\"" {  } { { "Integer_To_Float.v" "altpriority_encoder10" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Integer_To_Float.v" 404 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597443404375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Integer_To_Float_altpriority_encoder_be8 GUI:GUI_Inst\|Amplitude_Calculator:Amplitude_Calculator_Inst\|Integer_To_Float:Integer_To_Float_CH1_inst\|Integer_To_Float_altfp_convert_l1n:Integer_To_Float_altfp_convert_l1n_component\|Integer_To_Float_altpriority_encoder_qb6:altpriority_encoder2\|Integer_To_Float_altpriority_encoder_rf8:altpriority_encoder10\|Integer_To_Float_altpriority_encoder_be8:altpriority_encoder11 " "Elaborating entity \"Integer_To_Float_altpriority_encoder_be8\" for hierarchy \"GUI:GUI_Inst\|Amplitude_Calculator:Amplitude_Calculator_Inst\|Integer_To_Float:Integer_To_Float_CH1_inst\|Integer_To_Float_altfp_convert_l1n:Integer_To_Float_altfp_convert_l1n_component\|Integer_To_Float_altpriority_encoder_qb6:altpriority_encoder2\|Integer_To_Float_altpriority_encoder_rf8:altpriority_encoder10\|Integer_To_Float_altpriority_encoder_be8:altpriority_encoder11\"" {  } { { "Integer_To_Float.v" "altpriority_encoder11" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Integer_To_Float.v" 258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597443404406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Integer_To_Float_altpriority_encoder_6e8 GUI:GUI_Inst\|Amplitude_Calculator:Amplitude_Calculator_Inst\|Integer_To_Float:Integer_To_Float_CH1_inst\|Integer_To_Float_altfp_convert_l1n:Integer_To_Float_altfp_convert_l1n_component\|Integer_To_Float_altpriority_encoder_qb6:altpriority_encoder2\|Integer_To_Float_altpriority_encoder_rf8:altpriority_encoder10\|Integer_To_Float_altpriority_encoder_be8:altpriority_encoder11\|Integer_To_Float_altpriority_encoder_6e8:altpriority_encoder13 " "Elaborating entity \"Integer_To_Float_altpriority_encoder_6e8\" for hierarchy \"GUI:GUI_Inst\|Amplitude_Calculator:Amplitude_Calculator_Inst\|Integer_To_Float:Integer_To_Float_CH1_inst\|Integer_To_Float_altfp_convert_l1n:Integer_To_Float_altfp_convert_l1n_component\|Integer_To_Float_altpriority_encoder_qb6:altpriority_encoder2\|Integer_To_Float_altpriority_encoder_rf8:altpriority_encoder10\|Integer_To_Float_altpriority_encoder_be8:altpriority_encoder11\|Integer_To_Float_altpriority_encoder_6e8:altpriority_encoder13\"" {  } { { "Integer_To_Float.v" "altpriority_encoder13" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Integer_To_Float.v" 225 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597443404430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Integer_To_Float_altpriority_encoder_3e8 GUI:GUI_Inst\|Amplitude_Calculator:Amplitude_Calculator_Inst\|Integer_To_Float:Integer_To_Float_CH1_inst\|Integer_To_Float_altfp_convert_l1n:Integer_To_Float_altfp_convert_l1n_component\|Integer_To_Float_altpriority_encoder_qb6:altpriority_encoder2\|Integer_To_Float_altpriority_encoder_rf8:altpriority_encoder10\|Integer_To_Float_altpriority_encoder_be8:altpriority_encoder11\|Integer_To_Float_altpriority_encoder_6e8:altpriority_encoder13\|Integer_To_Float_altpriority_encoder_3e8:altpriority_encoder15 " "Elaborating entity \"Integer_To_Float_altpriority_encoder_3e8\" for hierarchy \"GUI:GUI_Inst\|Amplitude_Calculator:Amplitude_Calculator_Inst\|Integer_To_Float:Integer_To_Float_CH1_inst\|Integer_To_Float_altfp_convert_l1n:Integer_To_Float_altfp_convert_l1n_component\|Integer_To_Float_altpriority_encoder_qb6:altpriority_encoder2\|Integer_To_Float_altpriority_encoder_rf8:altpriority_encoder10\|Integer_To_Float_altpriority_encoder_be8:altpriority_encoder11\|Integer_To_Float_altpriority_encoder_6e8:altpriority_encoder13\|Integer_To_Float_altpriority_encoder_3e8:altpriority_encoder15\"" {  } { { "Integer_To_Float.v" "altpriority_encoder15" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Integer_To_Float.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597443404467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Integer_To_Float_altpriority_encoder_r08 GUI:GUI_Inst\|Amplitude_Calculator:Amplitude_Calculator_Inst\|Integer_To_Float:Integer_To_Float_CH1_inst\|Integer_To_Float_altfp_convert_l1n:Integer_To_Float_altfp_convert_l1n_component\|Integer_To_Float_altpriority_encoder_qb6:altpriority_encoder2\|Integer_To_Float_altpriority_encoder_r08:altpriority_encoder9 " "Elaborating entity \"Integer_To_Float_altpriority_encoder_r08\" for hierarchy \"GUI:GUI_Inst\|Amplitude_Calculator:Amplitude_Calculator_Inst\|Integer_To_Float:Integer_To_Float_CH1_inst\|Integer_To_Float_altfp_convert_l1n:Integer_To_Float_altfp_convert_l1n_component\|Integer_To_Float_altpriority_encoder_qb6:altpriority_encoder2\|Integer_To_Float_altpriority_encoder_r08:altpriority_encoder9\"" {  } { { "Integer_To_Float.v" "altpriority_encoder9" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Integer_To_Float.v" 408 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597443404614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Integer_To_Float_altpriority_encoder_bv7 GUI:GUI_Inst\|Amplitude_Calculator:Amplitude_Calculator_Inst\|Integer_To_Float:Integer_To_Float_CH1_inst\|Integer_To_Float_altfp_convert_l1n:Integer_To_Float_altfp_convert_l1n_component\|Integer_To_Float_altpriority_encoder_qb6:altpriority_encoder2\|Integer_To_Float_altpriority_encoder_r08:altpriority_encoder9\|Integer_To_Float_altpriority_encoder_bv7:altpriority_encoder17 " "Elaborating entity \"Integer_To_Float_altpriority_encoder_bv7\" for hierarchy \"GUI:GUI_Inst\|Amplitude_Calculator:Amplitude_Calculator_Inst\|Integer_To_Float:Integer_To_Float_CH1_inst\|Integer_To_Float_altfp_convert_l1n:Integer_To_Float_altfp_convert_l1n_component\|Integer_To_Float_altpriority_encoder_qb6:altpriority_encoder2\|Integer_To_Float_altpriority_encoder_r08:altpriority_encoder9\|Integer_To_Float_altpriority_encoder_bv7:altpriority_encoder17\"" {  } { { "Integer_To_Float.v" "altpriority_encoder17" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Integer_To_Float.v" 375 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597443404676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Integer_To_Float_altpriority_encoder_6v7 GUI:GUI_Inst\|Amplitude_Calculator:Amplitude_Calculator_Inst\|Integer_To_Float:Integer_To_Float_CH1_inst\|Integer_To_Float_altfp_convert_l1n:Integer_To_Float_altfp_convert_l1n_component\|Integer_To_Float_altpriority_encoder_qb6:altpriority_encoder2\|Integer_To_Float_altpriority_encoder_r08:altpriority_encoder9\|Integer_To_Float_altpriority_encoder_bv7:altpriority_encoder17\|Integer_To_Float_altpriority_encoder_6v7:altpriority_encoder19 " "Elaborating entity \"Integer_To_Float_altpriority_encoder_6v7\" for hierarchy \"GUI:GUI_Inst\|Amplitude_Calculator:Amplitude_Calculator_Inst\|Integer_To_Float:Integer_To_Float_CH1_inst\|Integer_To_Float_altfp_convert_l1n:Integer_To_Float_altfp_convert_l1n_component\|Integer_To_Float_altpriority_encoder_qb6:altpriority_encoder2\|Integer_To_Float_altpriority_encoder_r08:altpriority_encoder9\|Integer_To_Float_altpriority_encoder_bv7:altpriority_encoder17\|Integer_To_Float_altpriority_encoder_6v7:altpriority_encoder19\"" {  } { { "Integer_To_Float.v" "altpriority_encoder19" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Integer_To_Float.v" 347 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597443404705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Integer_To_Float_altpriority_encoder_3v7 GUI:GUI_Inst\|Amplitude_Calculator:Amplitude_Calculator_Inst\|Integer_To_Float:Integer_To_Float_CH1_inst\|Integer_To_Float_altfp_convert_l1n:Integer_To_Float_altfp_convert_l1n_component\|Integer_To_Float_altpriority_encoder_qb6:altpriority_encoder2\|Integer_To_Float_altpriority_encoder_r08:altpriority_encoder9\|Integer_To_Float_altpriority_encoder_bv7:altpriority_encoder17\|Integer_To_Float_altpriority_encoder_6v7:altpriority_encoder19\|Integer_To_Float_altpriority_encoder_3v7:altpriority_encoder21 " "Elaborating entity \"Integer_To_Float_altpriority_encoder_3v7\" for hierarchy \"GUI:GUI_Inst\|Amplitude_Calculator:Amplitude_Calculator_Inst\|Integer_To_Float:Integer_To_Float_CH1_inst\|Integer_To_Float_altfp_convert_l1n:Integer_To_Float_altfp_convert_l1n_component\|Integer_To_Float_altpriority_encoder_qb6:altpriority_encoder2\|Integer_To_Float_altpriority_encoder_r08:altpriority_encoder9\|Integer_To_Float_altpriority_encoder_bv7:altpriority_encoder17\|Integer_To_Float_altpriority_encoder_6v7:altpriority_encoder19\|Integer_To_Float_altpriority_encoder_3v7:altpriority_encoder21\"" {  } { { "Integer_To_Float.v" "altpriority_encoder21" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Integer_To_Float.v" 319 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597443404746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub GUI:GUI_Inst\|Amplitude_Calculator:Amplitude_Calculator_Inst\|Integer_To_Float:Integer_To_Float_CH1_inst\|Integer_To_Float_altfp_convert_l1n:Integer_To_Float_altfp_convert_l1n_component\|lpm_add_sub:add_sub1 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"GUI:GUI_Inst\|Amplitude_Calculator:Amplitude_Calculator_Inst\|Integer_To_Float:Integer_To_Float_CH1_inst\|Integer_To_Float_altfp_convert_l1n:Integer_To_Float_altfp_convert_l1n_component\|lpm_add_sub:add_sub1\"" {  } { { "Integer_To_Float.v" "add_sub1" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Integer_To_Float.v" 650 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597443404917 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "GUI:GUI_Inst\|Amplitude_Calculator:Amplitude_Calculator_Inst\|Integer_To_Float:Integer_To_Float_CH1_inst\|Integer_To_Float_altfp_convert_l1n:Integer_To_Float_altfp_convert_l1n_component\|lpm_add_sub:add_sub1 " "Elaborated megafunction instantiation \"GUI:GUI_Inst\|Amplitude_Calculator:Amplitude_Calculator_Inst\|Integer_To_Float:Integer_To_Float_CH1_inst\|Integer_To_Float_altfp_convert_l1n:Integer_To_Float_altfp_convert_l1n_component\|lpm_add_sub:add_sub1\"" {  } { { "Integer_To_Float.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Integer_To_Float.v" 650 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597443404934 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "GUI:GUI_Inst\|Amplitude_Calculator:Amplitude_Calculator_Inst\|Integer_To_Float:Integer_To_Float_CH1_inst\|Integer_To_Float_altfp_convert_l1n:Integer_To_Float_altfp_convert_l1n_component\|lpm_add_sub:add_sub1 " "Instantiated megafunction \"GUI:GUI_Inst\|Amplitude_Calculator:Amplitude_Calculator_Inst\|Integer_To_Float:Integer_To_Float_CH1_inst\|Integer_To_Float_altfp_convert_l1n:Integer_To_Float_altfp_convert_l1n_component\|lpm_add_sub:add_sub1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597443404934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 31 " "Parameter \"lpm_width\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597443404934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597443404934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597443404934 ""}  } { { "Integer_To_Float.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Integer_To_Float.v" 650 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1597443404934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_51f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_51f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_51f " "Found entity 1: add_sub_51f" {  } { { "db/add_sub_51f.tdf" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/db/add_sub_51f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597443404980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597443404980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_51f GUI:GUI_Inst\|Amplitude_Calculator:Amplitude_Calculator_Inst\|Integer_To_Float:Integer_To_Float_CH1_inst\|Integer_To_Float_altfp_convert_l1n:Integer_To_Float_altfp_convert_l1n_component\|lpm_add_sub:add_sub1\|add_sub_51f:auto_generated " "Elaborating entity \"add_sub_51f\" for hierarchy \"GUI:GUI_Inst\|Amplitude_Calculator:Amplitude_Calculator_Inst\|Integer_To_Float:Integer_To_Float_CH1_inst\|Integer_To_Float_altfp_convert_l1n:Integer_To_Float_altfp_convert_l1n_component\|lpm_add_sub:add_sub1\|add_sub_51f:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "f:/quartus_18/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597443404982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub GUI:GUI_Inst\|Amplitude_Calculator:Amplitude_Calculator_Inst\|Integer_To_Float:Integer_To_Float_CH1_inst\|Integer_To_Float_altfp_convert_l1n:Integer_To_Float_altfp_convert_l1n_component\|lpm_add_sub:add_sub3 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"GUI:GUI_Inst\|Amplitude_Calculator:Amplitude_Calculator_Inst\|Integer_To_Float:Integer_To_Float_CH1_inst\|Integer_To_Float_altfp_convert_l1n:Integer_To_Float_altfp_convert_l1n_component\|lpm_add_sub:add_sub3\"" {  } { { "Integer_To_Float.v" "add_sub3" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Integer_To_Float.v" 675 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597443405011 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "GUI:GUI_Inst\|Amplitude_Calculator:Amplitude_Calculator_Inst\|Integer_To_Float:Integer_To_Float_CH1_inst\|Integer_To_Float_altfp_convert_l1n:Integer_To_Float_altfp_convert_l1n_component\|lpm_add_sub:add_sub3 " "Elaborated megafunction instantiation \"GUI:GUI_Inst\|Amplitude_Calculator:Amplitude_Calculator_Inst\|Integer_To_Float:Integer_To_Float_CH1_inst\|Integer_To_Float_altfp_convert_l1n:Integer_To_Float_altfp_convert_l1n_component\|lpm_add_sub:add_sub3\"" {  } { { "Integer_To_Float.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Integer_To_Float.v" 675 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597443405026 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "GUI:GUI_Inst\|Amplitude_Calculator:Amplitude_Calculator_Inst\|Integer_To_Float:Integer_To_Float_CH1_inst\|Integer_To_Float_altfp_convert_l1n:Integer_To_Float_altfp_convert_l1n_component\|lpm_add_sub:add_sub3 " "Instantiated megafunction \"GUI:GUI_Inst\|Amplitude_Calculator:Amplitude_Calculator_Inst\|Integer_To_Float:Integer_To_Float_CH1_inst\|Integer_To_Float_altfp_convert_l1n:Integer_To_Float_altfp_convert_l1n_component\|lpm_add_sub:add_sub3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597443405026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597443405026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597443405026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597443405026 ""}  } { { "Integer_To_Float.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Integer_To_Float.v" 675 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1597443405026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_q0f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_q0f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_q0f " "Found entity 1: add_sub_q0f" {  } { { "db/add_sub_q0f.tdf" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/db/add_sub_q0f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597443405073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597443405073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_q0f GUI:GUI_Inst\|Amplitude_Calculator:Amplitude_Calculator_Inst\|Integer_To_Float:Integer_To_Float_CH1_inst\|Integer_To_Float_altfp_convert_l1n:Integer_To_Float_altfp_convert_l1n_component\|lpm_add_sub:add_sub3\|add_sub_q0f:auto_generated " "Elaborating entity \"add_sub_q0f\" for hierarchy \"GUI:GUI_Inst\|Amplitude_Calculator:Amplitude_Calculator_Inst\|Integer_To_Float:Integer_To_Float_CH1_inst\|Integer_To_Float_altfp_convert_l1n:Integer_To_Float_altfp_convert_l1n_component\|lpm_add_sub:add_sub3\|add_sub_q0f:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "f:/quartus_18/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597443405076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub GUI:GUI_Inst\|Amplitude_Calculator:Amplitude_Calculator_Inst\|Integer_To_Float:Integer_To_Float_CH1_inst\|Integer_To_Float_altfp_convert_l1n:Integer_To_Float_altfp_convert_l1n_component\|lpm_add_sub:add_sub6 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"GUI:GUI_Inst\|Amplitude_Calculator:Amplitude_Calculator_Inst\|Integer_To_Float:Integer_To_Float_CH1_inst\|Integer_To_Float_altfp_convert_l1n:Integer_To_Float_altfp_convert_l1n_component\|lpm_add_sub:add_sub6\"" {  } { { "Integer_To_Float.v" "add_sub6" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Integer_To_Float.v" 700 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597443405105 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "GUI:GUI_Inst\|Amplitude_Calculator:Amplitude_Calculator_Inst\|Integer_To_Float:Integer_To_Float_CH1_inst\|Integer_To_Float_altfp_convert_l1n:Integer_To_Float_altfp_convert_l1n_component\|lpm_add_sub:add_sub6 " "Elaborated megafunction instantiation \"GUI:GUI_Inst\|Amplitude_Calculator:Amplitude_Calculator_Inst\|Integer_To_Float:Integer_To_Float_CH1_inst\|Integer_To_Float_altfp_convert_l1n:Integer_To_Float_altfp_convert_l1n_component\|lpm_add_sub:add_sub6\"" {  } { { "Integer_To_Float.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Integer_To_Float.v" 700 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597443405123 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "GUI:GUI_Inst\|Amplitude_Calculator:Amplitude_Calculator_Inst\|Integer_To_Float:Integer_To_Float_CH1_inst\|Integer_To_Float_altfp_convert_l1n:Integer_To_Float_altfp_convert_l1n_component\|lpm_add_sub:add_sub6 " "Instantiated megafunction \"GUI:GUI_Inst\|Amplitude_Calculator:Amplitude_Calculator_Inst\|Integer_To_Float:Integer_To_Float_CH1_inst\|Integer_To_Float_altfp_convert_l1n:Integer_To_Float_altfp_convert_l1n_component\|lpm_add_sub:add_sub6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597443405123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 12 " "Parameter \"lpm_width\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597443405123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597443405123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597443405123 ""}  } { { "Integer_To_Float.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Integer_To_Float.v" 700 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1597443405123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_vff.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_vff.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_vff " "Found entity 1: add_sub_vff" {  } { { "db/add_sub_vff.tdf" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/db/add_sub_vff.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597443405169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597443405169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_vff GUI:GUI_Inst\|Amplitude_Calculator:Amplitude_Calculator_Inst\|Integer_To_Float:Integer_To_Float_CH1_inst\|Integer_To_Float_altfp_convert_l1n:Integer_To_Float_altfp_convert_l1n_component\|lpm_add_sub:add_sub6\|add_sub_vff:auto_generated " "Elaborating entity \"add_sub_vff\" for hierarchy \"GUI:GUI_Inst\|Amplitude_Calculator:Amplitude_Calculator_Inst\|Integer_To_Float:Integer_To_Float_CH1_inst\|Integer_To_Float_altfp_convert_l1n:Integer_To_Float_altfp_convert_l1n_component\|lpm_add_sub:add_sub6\|add_sub_vff:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "f:/quartus_18/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597443405172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub GUI:GUI_Inst\|Amplitude_Calculator:Amplitude_Calculator_Inst\|Integer_To_Float:Integer_To_Float_CH1_inst\|Integer_To_Float_altfp_convert_l1n:Integer_To_Float_altfp_convert_l1n_component\|lpm_add_sub:add_sub8 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"GUI:GUI_Inst\|Amplitude_Calculator:Amplitude_Calculator_Inst\|Integer_To_Float:Integer_To_Float_CH1_inst\|Integer_To_Float_altfp_convert_l1n:Integer_To_Float_altfp_convert_l1n_component\|lpm_add_sub:add_sub8\"" {  } { { "Integer_To_Float.v" "add_sub8" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Integer_To_Float.v" 750 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597443405231 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "GUI:GUI_Inst\|Amplitude_Calculator:Amplitude_Calculator_Inst\|Integer_To_Float:Integer_To_Float_CH1_inst\|Integer_To_Float_altfp_convert_l1n:Integer_To_Float_altfp_convert_l1n_component\|lpm_add_sub:add_sub8 " "Elaborated megafunction instantiation \"GUI:GUI_Inst\|Amplitude_Calculator:Amplitude_Calculator_Inst\|Integer_To_Float:Integer_To_Float_CH1_inst\|Integer_To_Float_altfp_convert_l1n:Integer_To_Float_altfp_convert_l1n_component\|lpm_add_sub:add_sub8\"" {  } { { "Integer_To_Float.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Integer_To_Float.v" 750 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597443405261 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "GUI:GUI_Inst\|Amplitude_Calculator:Amplitude_Calculator_Inst\|Integer_To_Float:Integer_To_Float_CH1_inst\|Integer_To_Float_altfp_convert_l1n:Integer_To_Float_altfp_convert_l1n_component\|lpm_add_sub:add_sub8 " "Instantiated megafunction \"GUI:GUI_Inst\|Amplitude_Calculator:Amplitude_Calculator_Inst\|Integer_To_Float:Integer_To_Float_CH1_inst\|Integer_To_Float_altfp_convert_l1n:Integer_To_Float_altfp_convert_l1n_component\|lpm_add_sub:add_sub8\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597443405262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597443405262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597443405262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597443405262 ""}  } { { "Integer_To_Float.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Integer_To_Float.v" 750 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1597443405262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_pve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_pve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_pve " "Found entity 1: add_sub_pve" {  } { { "db/add_sub_pve.tdf" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/db/add_sub_pve.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597443405308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597443405308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_pve GUI:GUI_Inst\|Amplitude_Calculator:Amplitude_Calculator_Inst\|Integer_To_Float:Integer_To_Float_CH1_inst\|Integer_To_Float_altfp_convert_l1n:Integer_To_Float_altfp_convert_l1n_component\|lpm_add_sub:add_sub8\|add_sub_pve:auto_generated " "Elaborating entity \"add_sub_pve\" for hierarchy \"GUI:GUI_Inst\|Amplitude_Calculator:Amplitude_Calculator_Inst\|Integer_To_Float:Integer_To_Float_CH1_inst\|Integer_To_Float_altfp_convert_l1n:Integer_To_Float_altfp_convert_l1n_component\|lpm_add_sub:add_sub8\|add_sub_pve:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "f:/quartus_18/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597443405311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare GUI:GUI_Inst\|Amplitude_Calculator:Amplitude_Calculator_Inst\|Integer_To_Float:Integer_To_Float_CH1_inst\|Integer_To_Float_altfp_convert_l1n:Integer_To_Float_altfp_convert_l1n_component\|lpm_compare:cmpr4 " "Elaborating entity \"lpm_compare\" for hierarchy \"GUI:GUI_Inst\|Amplitude_Calculator:Amplitude_Calculator_Inst\|Integer_To_Float:Integer_To_Float_CH1_inst\|Integer_To_Float_altfp_convert_l1n:Integer_To_Float_altfp_convert_l1n_component\|lpm_compare:cmpr4\"" {  } { { "Integer_To_Float.v" "cmpr4" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Integer_To_Float.v" 776 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597443405368 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "GUI:GUI_Inst\|Amplitude_Calculator:Amplitude_Calculator_Inst\|Integer_To_Float:Integer_To_Float_CH1_inst\|Integer_To_Float_altfp_convert_l1n:Integer_To_Float_altfp_convert_l1n_component\|lpm_compare:cmpr4 " "Elaborated megafunction instantiation \"GUI:GUI_Inst\|Amplitude_Calculator:Amplitude_Calculator_Inst\|Integer_To_Float:Integer_To_Float_CH1_inst\|Integer_To_Float_altfp_convert_l1n:Integer_To_Float_altfp_convert_l1n_component\|lpm_compare:cmpr4\"" {  } { { "Integer_To_Float.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Integer_To_Float.v" 776 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597443405381 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "GUI:GUI_Inst\|Amplitude_Calculator:Amplitude_Calculator_Inst\|Integer_To_Float:Integer_To_Float_CH1_inst\|Integer_To_Float_altfp_convert_l1n:Integer_To_Float_altfp_convert_l1n_component\|lpm_compare:cmpr4 " "Instantiated megafunction \"GUI:GUI_Inst\|Amplitude_Calculator:Amplitude_Calculator_Inst\|Integer_To_Float:Integer_To_Float_CH1_inst\|Integer_To_Float_altfp_convert_l1n:Integer_To_Float_altfp_convert_l1n_component\|lpm_compare:cmpr4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597443405381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597443405381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597443405381 ""}  } { { "Integer_To_Float.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Integer_To_Float.v" 776 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1597443405381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_6mg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_6mg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_6mg " "Found entity 1: cmpr_6mg" {  } { { "db/cmpr_6mg.tdf" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/db/cmpr_6mg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597443405425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597443405425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_6mg GUI:GUI_Inst\|Amplitude_Calculator:Amplitude_Calculator_Inst\|Integer_To_Float:Integer_To_Float_CH1_inst\|Integer_To_Float_altfp_convert_l1n:Integer_To_Float_altfp_convert_l1n_component\|lpm_compare:cmpr4\|cmpr_6mg:auto_generated " "Elaborating entity \"cmpr_6mg\" for hierarchy \"GUI:GUI_Inst\|Amplitude_Calculator:Amplitude_Calculator_Inst\|Integer_To_Float:Integer_To_Float_CH1_inst\|Integer_To_Float_altfp_convert_l1n:Integer_To_Float_altfp_convert_l1n_component\|lpm_compare:cmpr4\|cmpr_6mg:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "f:/quartus_18/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597443405427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FP_CH1_DIV GUI:GUI_Inst\|Amplitude_Calculator:Amplitude_Calculator_Inst\|FP_CH1_DIV:FP_CH1_DIV_inst " "Elaborating entity \"FP_CH1_DIV\" for hierarchy \"GUI:GUI_Inst\|Amplitude_Calculator:Amplitude_Calculator_Inst\|FP_CH1_DIV:FP_CH1_DIV_inst\"" {  } { { "Amplitude_Calculator.v" "FP_CH1_DIV_inst" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Amplitude_Calculator.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597443405846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FP_CH1_DIV_altfp_div_ach GUI:GUI_Inst\|Amplitude_Calculator:Amplitude_Calculator_Inst\|FP_CH1_DIV:FP_CH1_DIV_inst\|FP_CH1_DIV_altfp_div_ach:FP_CH1_DIV_altfp_div_ach_component " "Elaborating entity \"FP_CH1_DIV_altfp_div_ach\" for hierarchy \"GUI:GUI_Inst\|Amplitude_Calculator:Amplitude_Calculator_Inst\|FP_CH1_DIV:FP_CH1_DIV_inst\|FP_CH1_DIV_altfp_div_ach:FP_CH1_DIV_altfp_div_ach_component\"" {  } { { "FP_CH1_DIV.v" "FP_CH1_DIV_altfp_div_ach_component" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/FP_CH1_DIV.v" 967 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597443405868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FP_CH1_DIV_altfp_div_pst_g1f GUI:GUI_Inst\|Amplitude_Calculator:Amplitude_Calculator_Inst\|FP_CH1_DIV:FP_CH1_DIV_inst\|FP_CH1_DIV_altfp_div_ach:FP_CH1_DIV_altfp_div_ach_component\|FP_CH1_DIV_altfp_div_pst_g1f:altfp_div_pst1 " "Elaborating entity \"FP_CH1_DIV_altfp_div_pst_g1f\" for hierarchy \"GUI:GUI_Inst\|Amplitude_Calculator:Amplitude_Calculator_Inst\|FP_CH1_DIV:FP_CH1_DIV_inst\|FP_CH1_DIV_altfp_div_ach:FP_CH1_DIV_altfp_div_ach_component\|FP_CH1_DIV_altfp_div_pst_g1f:altfp_div_pst1\"" {  } { { "FP_CH1_DIV.v" "altfp_div_pst1" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/FP_CH1_DIV.v" 937 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597443405900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram GUI:GUI_Inst\|Amplitude_Calculator:Amplitude_Calculator_Inst\|FP_CH1_DIV:FP_CH1_DIV_inst\|FP_CH1_DIV_altfp_div_ach:FP_CH1_DIV_altfp_div_ach_component\|FP_CH1_DIV_altfp_div_pst_g1f:altfp_div_pst1\|altsyncram:altsyncram3 " "Elaborating entity \"altsyncram\" for hierarchy \"GUI:GUI_Inst\|Amplitude_Calculator:Amplitude_Calculator_Inst\|FP_CH1_DIV:FP_CH1_DIV_inst\|FP_CH1_DIV_altfp_div_ach:FP_CH1_DIV_altfp_div_ach_component\|FP_CH1_DIV_altfp_div_pst_g1f:altfp_div_pst1\|altsyncram:altsyncram3\"" {  } { { "FP_CH1_DIV.v" "altsyncram3" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/FP_CH1_DIV.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597443405960 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "GUI:GUI_Inst\|Amplitude_Calculator:Amplitude_Calculator_Inst\|FP_CH1_DIV:FP_CH1_DIV_inst\|FP_CH1_DIV_altfp_div_ach:FP_CH1_DIV_altfp_div_ach_component\|FP_CH1_DIV_altfp_div_pst_g1f:altfp_div_pst1\|altsyncram:altsyncram3 " "Elaborated megafunction instantiation \"GUI:GUI_Inst\|Amplitude_Calculator:Amplitude_Calculator_Inst\|FP_CH1_DIV:FP_CH1_DIV_inst\|FP_CH1_DIV_altfp_div_ach:FP_CH1_DIV_altfp_div_ach_component\|FP_CH1_DIV_altfp_div_pst_g1f:altfp_div_pst1\|altsyncram:altsyncram3\"" {  } { { "FP_CH1_DIV.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/FP_CH1_DIV.v" 230 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597443405995 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "GUI:GUI_Inst\|Amplitude_Calculator:Amplitude_Calculator_Inst\|FP_CH1_DIV:FP_CH1_DIV_inst\|FP_CH1_DIV_altfp_div_ach:FP_CH1_DIV_altfp_div_ach_component\|FP_CH1_DIV_altfp_div_pst_g1f:altfp_div_pst1\|altsyncram:altsyncram3 " "Instantiated megafunction \"GUI:GUI_Inst\|Amplitude_Calculator:Amplitude_Calculator_Inst\|FP_CH1_DIV:FP_CH1_DIV_inst\|FP_CH1_DIV_altfp_div_ach:FP_CH1_DIV_altfp_div_ach_component\|FP_CH1_DIV_altfp_div_pst_g1f:altfp_div_pst1\|altsyncram:altsyncram3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file FP_CH1_DIV.hex " "Parameter \"init_file\" = \"FP_CH1_DIV.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597443405996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597443405996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 9 " "Parameter \"width_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597443405996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597443405996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597443405996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597443405996 ""}  } { { "FP_CH1_DIV.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/FP_CH1_DIV.v" 230 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1597443405996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7bp.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7bp.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7bp " "Found entity 1: altsyncram_7bp" {  } { { "db/altsyncram_7bp.tdf" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/db/altsyncram_7bp.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597443406045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597443406045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7bp GUI:GUI_Inst\|Amplitude_Calculator:Amplitude_Calculator_Inst\|FP_CH1_DIV:FP_CH1_DIV_inst\|FP_CH1_DIV_altfp_div_ach:FP_CH1_DIV_altfp_div_ach_component\|FP_CH1_DIV_altfp_div_pst_g1f:altfp_div_pst1\|altsyncram:altsyncram3\|altsyncram_7bp:auto_generated " "Elaborating entity \"altsyncram_7bp\" for hierarchy \"GUI:GUI_Inst\|Amplitude_Calculator:Amplitude_Calculator_Inst\|FP_CH1_DIV:FP_CH1_DIV_inst\|FP_CH1_DIV_altfp_div_ach:FP_CH1_DIV_altfp_div_ach_component\|FP_CH1_DIV_altfp_div_pst_g1f:altfp_div_pst1\|altsyncram:altsyncram3\|altsyncram_7bp:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "f:/quartus_18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597443406047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub GUI:GUI_Inst\|Amplitude_Calculator:Amplitude_Calculator_Inst\|FP_CH1_DIV:FP_CH1_DIV_inst\|FP_CH1_DIV_altfp_div_ach:FP_CH1_DIV_altfp_div_ach_component\|FP_CH1_DIV_altfp_div_pst_g1f:altfp_div_pst1\|lpm_add_sub:bias_addition " "Elaborating entity \"lpm_add_sub\" for hierarchy \"GUI:GUI_Inst\|Amplitude_Calculator:Amplitude_Calculator_Inst\|FP_CH1_DIV:FP_CH1_DIV_inst\|FP_CH1_DIV_altfp_div_ach:FP_CH1_DIV_altfp_div_ach_component\|FP_CH1_DIV_altfp_div_pst_g1f:altfp_div_pst1\|lpm_add_sub:bias_addition\"" {  } { { "FP_CH1_DIV.v" "bias_addition" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/FP_CH1_DIV.v" 607 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597443406117 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "GUI:GUI_Inst\|Amplitude_Calculator:Amplitude_Calculator_Inst\|FP_CH1_DIV:FP_CH1_DIV_inst\|FP_CH1_DIV_altfp_div_ach:FP_CH1_DIV_altfp_div_ach_component\|FP_CH1_DIV_altfp_div_pst_g1f:altfp_div_pst1\|lpm_add_sub:bias_addition " "Elaborated megafunction instantiation \"GUI:GUI_Inst\|Amplitude_Calculator:Amplitude_Calculator_Inst\|FP_CH1_DIV:FP_CH1_DIV_inst\|FP_CH1_DIV_altfp_div_ach:FP_CH1_DIV_altfp_div_ach_component\|FP_CH1_DIV_altfp_div_pst_g1f:altfp_div_pst1\|lpm_add_sub:bias_addition\"" {  } { { "FP_CH1_DIV.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/FP_CH1_DIV.v" 607 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597443406152 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "GUI:GUI_Inst\|Amplitude_Calculator:Amplitude_Calculator_Inst\|FP_CH1_DIV:FP_CH1_DIV_inst\|FP_CH1_DIV_altfp_div_ach:FP_CH1_DIV_altfp_div_ach_component\|FP_CH1_DIV_altfp_div_pst_g1f:altfp_div_pst1\|lpm_add_sub:bias_addition " "Instantiated megafunction \"GUI:GUI_Inst\|Amplitude_Calculator:Amplitude_Calculator_Inst\|FP_CH1_DIV:FP_CH1_DIV_inst\|FP_CH1_DIV_altfp_div_ach:FP_CH1_DIV_altfp_div_ach_component\|FP_CH1_DIV_altfp_div_pst_g1f:altfp_div_pst1\|lpm_add_sub:bias_addition\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597443406152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597443406152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597443406152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 9 " "Parameter \"lpm_width\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597443406152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597443406152 ""}  } { { "FP_CH1_DIV.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/FP_CH1_DIV.v" 607 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1597443406152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_4pi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_4pi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_4pi " "Found entity 1: add_sub_4pi" {  } { { "db/add_sub_4pi.tdf" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/db/add_sub_4pi.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597443406210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597443406210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_4pi GUI:GUI_Inst\|Amplitude_Calculator:Amplitude_Calculator_Inst\|FP_CH1_DIV:FP_CH1_DIV_inst\|FP_CH1_DIV_altfp_div_ach:FP_CH1_DIV_altfp_div_ach_component\|FP_CH1_DIV_altfp_div_pst_g1f:altfp_div_pst1\|lpm_add_sub:bias_addition\|add_sub_4pi:auto_generated " "Elaborating entity \"add_sub_4pi\" for hierarchy \"GUI:GUI_Inst\|Amplitude_Calculator:Amplitude_Calculator_Inst\|FP_CH1_DIV:FP_CH1_DIV_inst\|FP_CH1_DIV_altfp_div_ach:FP_CH1_DIV_altfp_div_ach_component\|FP_CH1_DIV_altfp_div_pst_g1f:altfp_div_pst1\|lpm_add_sub:bias_addition\|add_sub_4pi:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "f:/quartus_18/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597443406213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub GUI:GUI_Inst\|Amplitude_Calculator:Amplitude_Calculator_Inst\|FP_CH1_DIV:FP_CH1_DIV_inst\|FP_CH1_DIV_altfp_div_ach:FP_CH1_DIV_altfp_div_ach_component\|FP_CH1_DIV_altfp_div_pst_g1f:altfp_div_pst1\|lpm_add_sub:exp_sub " "Elaborating entity \"lpm_add_sub\" for hierarchy \"GUI:GUI_Inst\|Amplitude_Calculator:Amplitude_Calculator_Inst\|FP_CH1_DIV:FP_CH1_DIV_inst\|FP_CH1_DIV_altfp_div_ach:FP_CH1_DIV_altfp_div_ach_component\|FP_CH1_DIV_altfp_div_pst_g1f:altfp_div_pst1\|lpm_add_sub:exp_sub\"" {  } { { "FP_CH1_DIV.v" "exp_sub" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/FP_CH1_DIV.v" 633 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597443406244 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "GUI:GUI_Inst\|Amplitude_Calculator:Amplitude_Calculator_Inst\|FP_CH1_DIV:FP_CH1_DIV_inst\|FP_CH1_DIV_altfp_div_ach:FP_CH1_DIV_altfp_div_ach_component\|FP_CH1_DIV_altfp_div_pst_g1f:altfp_div_pst1\|lpm_add_sub:exp_sub " "Elaborated megafunction instantiation \"GUI:GUI_Inst\|Amplitude_Calculator:Amplitude_Calculator_Inst\|FP_CH1_DIV:FP_CH1_DIV_inst\|FP_CH1_DIV_altfp_div_ach:FP_CH1_DIV_altfp_div_ach_component\|FP_CH1_DIV_altfp_div_pst_g1f:altfp_div_pst1\|lpm_add_sub:exp_sub\"" {  } { { "FP_CH1_DIV.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/FP_CH1_DIV.v" 633 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597443406291 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "GUI:GUI_Inst\|Amplitude_Calculator:Amplitude_Calculator_Inst\|FP_CH1_DIV:FP_CH1_DIV_inst\|FP_CH1_DIV_altfp_div_ach:FP_CH1_DIV_altfp_div_ach_component\|FP_CH1_DIV_altfp_div_pst_g1f:altfp_div_pst1\|lpm_add_sub:exp_sub " "Instantiated megafunction \"GUI:GUI_Inst\|Amplitude_Calculator:Amplitude_Calculator_Inst\|FP_CH1_DIV:FP_CH1_DIV_inst\|FP_CH1_DIV_altfp_div_ach:FP_CH1_DIV_altfp_div_ach_component\|FP_CH1_DIV_altfp_div_pst_g1f:altfp_div_pst1\|lpm_add_sub:exp_sub\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597443406291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597443406291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597443406291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 9 " "Parameter \"lpm_width\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597443406291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597443406291 ""}  } { { "FP_CH1_DIV.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/FP_CH1_DIV.v" 633 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1597443406291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_hth.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_hth.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_hth " "Found entity 1: add_sub_hth" {  } { { "db/add_sub_hth.tdf" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/db/add_sub_hth.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597443406336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597443406336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_hth GUI:GUI_Inst\|Amplitude_Calculator:Amplitude_Calculator_Inst\|FP_CH1_DIV:FP_CH1_DIV_inst\|FP_CH1_DIV_altfp_div_ach:FP_CH1_DIV_altfp_div_ach_component\|FP_CH1_DIV_altfp_div_pst_g1f:altfp_div_pst1\|lpm_add_sub:exp_sub\|add_sub_hth:auto_generated " "Elaborating entity \"add_sub_hth\" for hierarchy \"GUI:GUI_Inst\|Amplitude_Calculator:Amplitude_Calculator_Inst\|FP_CH1_DIV:FP_CH1_DIV_inst\|FP_CH1_DIV_altfp_div_ach:FP_CH1_DIV_altfp_div_ach_component\|FP_CH1_DIV_altfp_div_pst_g1f:altfp_div_pst1\|lpm_add_sub:exp_sub\|add_sub_hth:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "f:/quartus_18/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597443406339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub GUI:GUI_Inst\|Amplitude_Calculator:Amplitude_Calculator_Inst\|FP_CH1_DIV:FP_CH1_DIV_inst\|FP_CH1_DIV_altfp_div_ach:FP_CH1_DIV_altfp_div_ach_component\|FP_CH1_DIV_altfp_div_pst_g1f:altfp_div_pst1\|lpm_add_sub:quotient_process " "Elaborating entity \"lpm_add_sub\" for hierarchy \"GUI:GUI_Inst\|Amplitude_Calculator:Amplitude_Calculator_Inst\|FP_CH1_DIV:FP_CH1_DIV_inst\|FP_CH1_DIV_altfp_div_ach:FP_CH1_DIV_altfp_div_ach_component\|FP_CH1_DIV_altfp_div_pst_g1f:altfp_div_pst1\|lpm_add_sub:quotient_process\"" {  } { { "FP_CH1_DIV.v" "quotient_process" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/FP_CH1_DIV.v" 659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597443406372 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "GUI:GUI_Inst\|Amplitude_Calculator:Amplitude_Calculator_Inst\|FP_CH1_DIV:FP_CH1_DIV_inst\|FP_CH1_DIV_altfp_div_ach:FP_CH1_DIV_altfp_div_ach_component\|FP_CH1_DIV_altfp_div_pst_g1f:altfp_div_pst1\|lpm_add_sub:quotient_process " "Elaborated megafunction instantiation \"GUI:GUI_Inst\|Amplitude_Calculator:Amplitude_Calculator_Inst\|FP_CH1_DIV:FP_CH1_DIV_inst\|FP_CH1_DIV_altfp_div_ach:FP_CH1_DIV_altfp_div_ach_component\|FP_CH1_DIV_altfp_div_pst_g1f:altfp_div_pst1\|lpm_add_sub:quotient_process\"" {  } { { "FP_CH1_DIV.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/FP_CH1_DIV.v" 659 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597443406399 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "GUI:GUI_Inst\|Amplitude_Calculator:Amplitude_Calculator_Inst\|FP_CH1_DIV:FP_CH1_DIV_inst\|FP_CH1_DIV_altfp_div_ach:FP_CH1_DIV_altfp_div_ach_component\|FP_CH1_DIV_altfp_div_pst_g1f:altfp_div_pst1\|lpm_add_sub:quotient_process " "Instantiated megafunction \"GUI:GUI_Inst\|Amplitude_Calculator:Amplitude_Calculator_Inst\|FP_CH1_DIV:FP_CH1_DIV_inst\|FP_CH1_DIV_altfp_div_ach:FP_CH1_DIV_altfp_div_ach_component\|FP_CH1_DIV_altfp_div_pst_g1f:altfp_div_pst1\|lpm_add_sub:quotient_process\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597443406399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597443406399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 31 " "Parameter \"lpm_width\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597443406399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597443406399 ""}  } { { "FP_CH1_DIV.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/FP_CH1_DIV.v" 659 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1597443406399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_hif.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_hif.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_hif " "Found entity 1: add_sub_hif" {  } { { "db/add_sub_hif.tdf" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/db/add_sub_hif.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597443406445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597443406445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_hif GUI:GUI_Inst\|Amplitude_Calculator:Amplitude_Calculator_Inst\|FP_CH1_DIV:FP_CH1_DIV_inst\|FP_CH1_DIV_altfp_div_ach:FP_CH1_DIV_altfp_div_ach_component\|FP_CH1_DIV_altfp_div_pst_g1f:altfp_div_pst1\|lpm_add_sub:quotient_process\|add_sub_hif:auto_generated " "Elaborating entity \"add_sub_hif\" for hierarchy \"GUI:GUI_Inst\|Amplitude_Calculator:Amplitude_Calculator_Inst\|FP_CH1_DIV:FP_CH1_DIV_inst\|FP_CH1_DIV_altfp_div_ach:FP_CH1_DIV_altfp_div_ach_component\|FP_CH1_DIV_altfp_div_pst_g1f:altfp_div_pst1\|lpm_add_sub:quotient_process\|add_sub_hif:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "f:/quartus_18/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597443406448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub GUI:GUI_Inst\|Amplitude_Calculator:Amplitude_Calculator_Inst\|FP_CH1_DIV:FP_CH1_DIV_inst\|FP_CH1_DIV_altfp_div_ach:FP_CH1_DIV_altfp_div_ach_component\|FP_CH1_DIV_altfp_div_pst_g1f:altfp_div_pst1\|lpm_add_sub:remainder_sub_0 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"GUI:GUI_Inst\|Amplitude_Calculator:Amplitude_Calculator_Inst\|FP_CH1_DIV:FP_CH1_DIV_inst\|FP_CH1_DIV_altfp_div_ach:FP_CH1_DIV_altfp_div_ach_component\|FP_CH1_DIV_altfp_div_pst_g1f:altfp_div_pst1\|lpm_add_sub:remainder_sub_0\"" {  } { { "FP_CH1_DIV.v" "remainder_sub_0" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/FP_CH1_DIV.v" 684 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597443406478 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "GUI:GUI_Inst\|Amplitude_Calculator:Amplitude_Calculator_Inst\|FP_CH1_DIV:FP_CH1_DIV_inst\|FP_CH1_DIV_altfp_div_ach:FP_CH1_DIV_altfp_div_ach_component\|FP_CH1_DIV_altfp_div_pst_g1f:altfp_div_pst1\|lpm_add_sub:remainder_sub_0 " "Elaborated megafunction instantiation \"GUI:GUI_Inst\|Amplitude_Calculator:Amplitude_Calculator_Inst\|FP_CH1_DIV:FP_CH1_DIV_inst\|FP_CH1_DIV_altfp_div_ach:FP_CH1_DIV_altfp_div_ach_component\|FP_CH1_DIV_altfp_div_pst_g1f:altfp_div_pst1\|lpm_add_sub:remainder_sub_0\"" {  } { { "FP_CH1_DIV.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/FP_CH1_DIV.v" 684 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597443406496 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "GUI:GUI_Inst\|Amplitude_Calculator:Amplitude_Calculator_Inst\|FP_CH1_DIV:FP_CH1_DIV_inst\|FP_CH1_DIV_altfp_div_ach:FP_CH1_DIV_altfp_div_ach_component\|FP_CH1_DIV_altfp_div_pst_g1f:altfp_div_pst1\|lpm_add_sub:remainder_sub_0 " "Instantiated megafunction \"GUI:GUI_Inst\|Amplitude_Calculator:Amplitude_Calculator_Inst\|FP_CH1_DIV:FP_CH1_DIV_inst\|FP_CH1_DIV_altfp_div_ach:FP_CH1_DIV_altfp_div_ach_component\|FP_CH1_DIV_altfp_div_pst_g1f:altfp_div_pst1\|lpm_add_sub:remainder_sub_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597443406497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597443406497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 50 " "Parameter \"lpm_width\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597443406497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597443406497 ""}  } { { "FP_CH1_DIV.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/FP_CH1_DIV.v" 684 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1597443406497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_p8f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_p8f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_p8f " "Found entity 1: add_sub_p8f" {  } { { "db/add_sub_p8f.tdf" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/db/add_sub_p8f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597443406543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597443406543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_p8f GUI:GUI_Inst\|Amplitude_Calculator:Amplitude_Calculator_Inst\|FP_CH1_DIV:FP_CH1_DIV_inst\|FP_CH1_DIV_altfp_div_ach:FP_CH1_DIV_altfp_div_ach_component\|FP_CH1_DIV_altfp_div_pst_g1f:altfp_div_pst1\|lpm_add_sub:remainder_sub_0\|add_sub_p8f:auto_generated " "Elaborating entity \"add_sub_p8f\" for hierarchy \"GUI:GUI_Inst\|Amplitude_Calculator:Amplitude_Calculator_Inst\|FP_CH1_DIV:FP_CH1_DIV_inst\|FP_CH1_DIV_altfp_div_ach:FP_CH1_DIV_altfp_div_ach_component\|FP_CH1_DIV_altfp_div_pst_g1f:altfp_div_pst1\|lpm_add_sub:remainder_sub_0\|add_sub_p8f:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "f:/quartus_18/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597443406546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare GUI:GUI_Inst\|Amplitude_Calculator:Amplitude_Calculator_Inst\|FP_CH1_DIV:FP_CH1_DIV_inst\|FP_CH1_DIV_altfp_div_ach:FP_CH1_DIV_altfp_div_ach_component\|FP_CH1_DIV_altfp_div_pst_g1f:altfp_div_pst1\|lpm_compare:cmpr2 " "Elaborating entity \"lpm_compare\" for hierarchy \"GUI:GUI_Inst\|Amplitude_Calculator:Amplitude_Calculator_Inst\|FP_CH1_DIV:FP_CH1_DIV_inst\|FP_CH1_DIV_altfp_div_ach:FP_CH1_DIV_altfp_div_ach_component\|FP_CH1_DIV_altfp_div_pst_g1f:altfp_div_pst1\|lpm_compare:cmpr2\"" {  } { { "FP_CH1_DIV.v" "cmpr2" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/FP_CH1_DIV.v" 710 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597443406588 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "GUI:GUI_Inst\|Amplitude_Calculator:Amplitude_Calculator_Inst\|FP_CH1_DIV:FP_CH1_DIV_inst\|FP_CH1_DIV_altfp_div_ach:FP_CH1_DIV_altfp_div_ach_component\|FP_CH1_DIV_altfp_div_pst_g1f:altfp_div_pst1\|lpm_compare:cmpr2 " "Elaborated megafunction instantiation \"GUI:GUI_Inst\|Amplitude_Calculator:Amplitude_Calculator_Inst\|FP_CH1_DIV:FP_CH1_DIV_inst\|FP_CH1_DIV_altfp_div_ach:FP_CH1_DIV_altfp_div_ach_component\|FP_CH1_DIV_altfp_div_pst_g1f:altfp_div_pst1\|lpm_compare:cmpr2\"" {  } { { "FP_CH1_DIV.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/FP_CH1_DIV.v" 710 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597443406607 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "GUI:GUI_Inst\|Amplitude_Calculator:Amplitude_Calculator_Inst\|FP_CH1_DIV:FP_CH1_DIV_inst\|FP_CH1_DIV_altfp_div_ach:FP_CH1_DIV_altfp_div_ach_component\|FP_CH1_DIV_altfp_div_pst_g1f:altfp_div_pst1\|lpm_compare:cmpr2 " "Instantiated megafunction \"GUI:GUI_Inst\|Amplitude_Calculator:Amplitude_Calculator_Inst\|FP_CH1_DIV:FP_CH1_DIV_inst\|FP_CH1_DIV_altfp_div_ach:FP_CH1_DIV_altfp_div_ach_component\|FP_CH1_DIV_altfp_div_pst_g1f:altfp_div_pst1\|lpm_compare:cmpr2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597443406607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 23 " "Parameter \"lpm_width\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597443406607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597443406607 ""}  } { { "FP_CH1_DIV.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/FP_CH1_DIV.v" 710 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1597443406607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_jng.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_jng.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_jng " "Found entity 1: cmpr_jng" {  } { { "db/cmpr_jng.tdf" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/db/cmpr_jng.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597443406648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597443406648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_jng GUI:GUI_Inst\|Amplitude_Calculator:Amplitude_Calculator_Inst\|FP_CH1_DIV:FP_CH1_DIV_inst\|FP_CH1_DIV_altfp_div_ach:FP_CH1_DIV_altfp_div_ach_component\|FP_CH1_DIV_altfp_div_pst_g1f:altfp_div_pst1\|lpm_compare:cmpr2\|cmpr_jng:auto_generated " "Elaborating entity \"cmpr_jng\" for hierarchy \"GUI:GUI_Inst\|Amplitude_Calculator:Amplitude_Calculator_Inst\|FP_CH1_DIV:FP_CH1_DIV_inst\|FP_CH1_DIV_altfp_div_ach:FP_CH1_DIV_altfp_div_ach_component\|FP_CH1_DIV_altfp_div_pst_g1f:altfp_div_pst1\|lpm_compare:cmpr2\|cmpr_jng:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "f:/quartus_18/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597443406650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult GUI:GUI_Inst\|Amplitude_Calculator:Amplitude_Calculator_Inst\|FP_CH1_DIV:FP_CH1_DIV_inst\|FP_CH1_DIV_altfp_div_ach:FP_CH1_DIV_altfp_div_ach_component\|FP_CH1_DIV_altfp_div_pst_g1f:altfp_div_pst1\|lpm_mult:a1_prod " "Elaborating entity \"lpm_mult\" for hierarchy \"GUI:GUI_Inst\|Amplitude_Calculator:Amplitude_Calculator_Inst\|FP_CH1_DIV:FP_CH1_DIV_inst\|FP_CH1_DIV_altfp_div_ach:FP_CH1_DIV_altfp_div_ach_component\|FP_CH1_DIV_altfp_div_pst_g1f:altfp_div_pst1\|lpm_mult:a1_prod\"" {  } { { "FP_CH1_DIV.v" "a1_prod" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/FP_CH1_DIV.v" 732 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597443406718 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "GUI:GUI_Inst\|Amplitude_Calculator:Amplitude_Calculator_Inst\|FP_CH1_DIV:FP_CH1_DIV_inst\|FP_CH1_DIV_altfp_div_ach:FP_CH1_DIV_altfp_div_ach_component\|FP_CH1_DIV_altfp_div_pst_g1f:altfp_div_pst1\|lpm_mult:a1_prod " "Elaborated megafunction instantiation \"GUI:GUI_Inst\|Amplitude_Calculator:Amplitude_Calculator_Inst\|FP_CH1_DIV:FP_CH1_DIV_inst\|FP_CH1_DIV_altfp_div_ach:FP_CH1_DIV_altfp_div_ach_component\|FP_CH1_DIV_altfp_div_pst_g1f:altfp_div_pst1\|lpm_mult:a1_prod\"" {  } { { "FP_CH1_DIV.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/FP_CH1_DIV.v" 732 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597443406733 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "GUI:GUI_Inst\|Amplitude_Calculator:Amplitude_Calculator_Inst\|FP_CH1_DIV:FP_CH1_DIV_inst\|FP_CH1_DIV_altfp_div_ach:FP_CH1_DIV_altfp_div_ach_component\|FP_CH1_DIV_altfp_div_pst_g1f:altfp_div_pst1\|lpm_mult:a1_prod " "Instantiated megafunction \"GUI:GUI_Inst\|Amplitude_Calculator:Amplitude_Calculator_Inst\|FP_CH1_DIV:FP_CH1_DIV_inst\|FP_CH1_DIV_altfp_div_ach:FP_CH1_DIV_altfp_div_ach_component\|FP_CH1_DIV_altfp_div_pst_g1f:altfp_div_pst1\|lpm_mult:a1_prod\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597443406733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597443406733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 25 " "Parameter \"lpm_widtha\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597443406733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 10 " "Parameter \"lpm_widthb\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597443406733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 35 " "Parameter \"lpm_widthp\" = \"35\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597443406733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_mult " "Parameter \"lpm_type\" = \"lpm_mult\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597443406733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint DEDICATED_MULTIPLIER_CIRCUITRY=YES " "Parameter \"lpm_hint\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597443406733 ""}  } { { "FP_CH1_DIV.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/FP_CH1_DIV.v" 732 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1597443406733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_2ds.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_2ds.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_2ds " "Found entity 1: mult_2ds" {  } { { "db/mult_2ds.tdf" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/db/mult_2ds.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597443406786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597443406786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_2ds GUI:GUI_Inst\|Amplitude_Calculator:Amplitude_Calculator_Inst\|FP_CH1_DIV:FP_CH1_DIV_inst\|FP_CH1_DIV_altfp_div_ach:FP_CH1_DIV_altfp_div_ach_component\|FP_CH1_DIV_altfp_div_pst_g1f:altfp_div_pst1\|lpm_mult:a1_prod\|mult_2ds:auto_generated " "Elaborating entity \"mult_2ds\" for hierarchy \"GUI:GUI_Inst\|Amplitude_Calculator:Amplitude_Calculator_Inst\|FP_CH1_DIV:FP_CH1_DIV_inst\|FP_CH1_DIV_altfp_div_ach:FP_CH1_DIV_altfp_div_ach_component\|FP_CH1_DIV_altfp_div_pst_g1f:altfp_div_pst1\|lpm_mult:a1_prod\|mult_2ds:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "f:/quartus_18/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597443406789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult GUI:GUI_Inst\|Amplitude_Calculator:Amplitude_Calculator_Inst\|FP_CH1_DIV:FP_CH1_DIV_inst\|FP_CH1_DIV_altfp_div_ach:FP_CH1_DIV_altfp_div_ach_component\|FP_CH1_DIV_altfp_div_pst_g1f:altfp_div_pst1\|lpm_mult:b1_prod " "Elaborating entity \"lpm_mult\" for hierarchy \"GUI:GUI_Inst\|Amplitude_Calculator:Amplitude_Calculator_Inst\|FP_CH1_DIV:FP_CH1_DIV_inst\|FP_CH1_DIV_altfp_div_ach:FP_CH1_DIV_altfp_div_ach_component\|FP_CH1_DIV_altfp_div_pst_g1f:altfp_div_pst1\|lpm_mult:b1_prod\"" {  } { { "FP_CH1_DIV.v" "b1_prod" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/FP_CH1_DIV.v" 758 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597443406826 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "GUI:GUI_Inst\|Amplitude_Calculator:Amplitude_Calculator_Inst\|FP_CH1_DIV:FP_CH1_DIV_inst\|FP_CH1_DIV_altfp_div_ach:FP_CH1_DIV_altfp_div_ach_component\|FP_CH1_DIV_altfp_div_pst_g1f:altfp_div_pst1\|lpm_mult:b1_prod " "Elaborated megafunction instantiation \"GUI:GUI_Inst\|Amplitude_Calculator:Amplitude_Calculator_Inst\|FP_CH1_DIV:FP_CH1_DIV_inst\|FP_CH1_DIV_altfp_div_ach:FP_CH1_DIV_altfp_div_ach_component\|FP_CH1_DIV_altfp_div_pst_g1f:altfp_div_pst1\|lpm_mult:b1_prod\"" {  } { { "FP_CH1_DIV.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/FP_CH1_DIV.v" 758 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597443406842 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "GUI:GUI_Inst\|Amplitude_Calculator:Amplitude_Calculator_Inst\|FP_CH1_DIV:FP_CH1_DIV_inst\|FP_CH1_DIV_altfp_div_ach:FP_CH1_DIV_altfp_div_ach_component\|FP_CH1_DIV_altfp_div_pst_g1f:altfp_div_pst1\|lpm_mult:b1_prod " "Instantiated megafunction \"GUI:GUI_Inst\|Amplitude_Calculator:Amplitude_Calculator_Inst\|FP_CH1_DIV:FP_CH1_DIV_inst\|FP_CH1_DIV_altfp_div_ach:FP_CH1_DIV_altfp_div_ach_component\|FP_CH1_DIV_altfp_div_pst_g1f:altfp_div_pst1\|lpm_mult:b1_prod\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597443406842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597443406842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 24 " "Parameter \"lpm_widtha\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597443406842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 10 " "Parameter \"lpm_widthb\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597443406842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 34 " "Parameter \"lpm_widthp\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597443406842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_mult " "Parameter \"lpm_type\" = \"lpm_mult\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597443406842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint DEDICATED_MULTIPLIER_CIRCUITRY=YES " "Parameter \"lpm_hint\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597443406842 ""}  } { { "FP_CH1_DIV.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/FP_CH1_DIV.v" 758 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1597443406842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_0ds.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_0ds.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_0ds " "Found entity 1: mult_0ds" {  } { { "db/mult_0ds.tdf" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/db/mult_0ds.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597443406886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597443406886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_0ds GUI:GUI_Inst\|Amplitude_Calculator:Amplitude_Calculator_Inst\|FP_CH1_DIV:FP_CH1_DIV_inst\|FP_CH1_DIV_altfp_div_ach:FP_CH1_DIV_altfp_div_ach_component\|FP_CH1_DIV_altfp_div_pst_g1f:altfp_div_pst1\|lpm_mult:b1_prod\|mult_0ds:auto_generated " "Elaborating entity \"mult_0ds\" for hierarchy \"GUI:GUI_Inst\|Amplitude_Calculator:Amplitude_Calculator_Inst\|FP_CH1_DIV:FP_CH1_DIV_inst\|FP_CH1_DIV_altfp_div_ach:FP_CH1_DIV_altfp_div_ach_component\|FP_CH1_DIV_altfp_div_pst_g1f:altfp_div_pst1\|lpm_mult:b1_prod\|mult_0ds:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "f:/quartus_18/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597443406890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult GUI:GUI_Inst\|Amplitude_Calculator:Amplitude_Calculator_Inst\|FP_CH1_DIV:FP_CH1_DIV_inst\|FP_CH1_DIV_altfp_div_ach:FP_CH1_DIV_altfp_div_ach_component\|FP_CH1_DIV_altfp_div_pst_g1f:altfp_div_pst1\|lpm_mult:q_partial_0 " "Elaborating entity \"lpm_mult\" for hierarchy \"GUI:GUI_Inst\|Amplitude_Calculator:Amplitude_Calculator_Inst\|FP_CH1_DIV:FP_CH1_DIV_inst\|FP_CH1_DIV_altfp_div_ach:FP_CH1_DIV_altfp_div_ach_component\|FP_CH1_DIV_altfp_div_pst_g1f:altfp_div_pst1\|lpm_mult:q_partial_0\"" {  } { { "FP_CH1_DIV.v" "q_partial_0" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/FP_CH1_DIV.v" 784 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597443406928 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "GUI:GUI_Inst\|Amplitude_Calculator:Amplitude_Calculator_Inst\|FP_CH1_DIV:FP_CH1_DIV_inst\|FP_CH1_DIV_altfp_div_ach:FP_CH1_DIV_altfp_div_ach_component\|FP_CH1_DIV_altfp_div_pst_g1f:altfp_div_pst1\|lpm_mult:q_partial_0 " "Elaborated megafunction instantiation \"GUI:GUI_Inst\|Amplitude_Calculator:Amplitude_Calculator_Inst\|FP_CH1_DIV:FP_CH1_DIV_inst\|FP_CH1_DIV_altfp_div_ach:FP_CH1_DIV_altfp_div_ach_component\|FP_CH1_DIV_altfp_div_pst_g1f:altfp_div_pst1\|lpm_mult:q_partial_0\"" {  } { { "FP_CH1_DIV.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/FP_CH1_DIV.v" 784 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597443406945 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "GUI:GUI_Inst\|Amplitude_Calculator:Amplitude_Calculator_Inst\|FP_CH1_DIV:FP_CH1_DIV_inst\|FP_CH1_DIV_altfp_div_ach:FP_CH1_DIV_altfp_div_ach_component\|FP_CH1_DIV_altfp_div_pst_g1f:altfp_div_pst1\|lpm_mult:q_partial_0 " "Instantiated megafunction \"GUI:GUI_Inst\|Amplitude_Calculator:Amplitude_Calculator_Inst\|FP_CH1_DIV:FP_CH1_DIV_inst\|FP_CH1_DIV_altfp_div_ach:FP_CH1_DIV_altfp_div_ach_component\|FP_CH1_DIV_altfp_div_pst_g1f:altfp_div_pst1\|lpm_mult:q_partial_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597443406945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597443406945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 17 " "Parameter \"lpm_widtha\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597443406945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 17 " "Parameter \"lpm_widthb\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597443406945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 34 " "Parameter \"lpm_widthp\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597443406945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_mult " "Parameter \"lpm_type\" = \"lpm_mult\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597443406945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint DEDICATED_MULTIPLIER_CIRCUITRY=YES " "Parameter \"lpm_hint\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597443406945 ""}  } { { "FP_CH1_DIV.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/FP_CH1_DIV.v" 784 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1597443406945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_9ds.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_9ds.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_9ds " "Found entity 1: mult_9ds" {  } { { "db/mult_9ds.tdf" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/db/mult_9ds.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597443406989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597443406989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_9ds GUI:GUI_Inst\|Amplitude_Calculator:Amplitude_Calculator_Inst\|FP_CH1_DIV:FP_CH1_DIV_inst\|FP_CH1_DIV_altfp_div_ach:FP_CH1_DIV_altfp_div_ach_component\|FP_CH1_DIV_altfp_div_pst_g1f:altfp_div_pst1\|lpm_mult:q_partial_0\|mult_9ds:auto_generated " "Elaborating entity \"mult_9ds\" for hierarchy \"GUI:GUI_Inst\|Amplitude_Calculator:Amplitude_Calculator_Inst\|FP_CH1_DIV:FP_CH1_DIV_inst\|FP_CH1_DIV_altfp_div_ach:FP_CH1_DIV_altfp_div_ach_component\|FP_CH1_DIV_altfp_div_pst_g1f:altfp_div_pst1\|lpm_mult:q_partial_0\|mult_9ds:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "f:/quartus_18/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597443406992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult GUI:GUI_Inst\|Amplitude_Calculator:Amplitude_Calculator_Inst\|FP_CH1_DIV:FP_CH1_DIV_inst\|FP_CH1_DIV_altfp_div_ach:FP_CH1_DIV_altfp_div_ach_component\|FP_CH1_DIV_altfp_div_pst_g1f:altfp_div_pst1\|lpm_mult:remainder_mult_0 " "Elaborating entity \"lpm_mult\" for hierarchy \"GUI:GUI_Inst\|Amplitude_Calculator:Amplitude_Calculator_Inst\|FP_CH1_DIV:FP_CH1_DIV_inst\|FP_CH1_DIV_altfp_div_ach:FP_CH1_DIV_altfp_div_ach_component\|FP_CH1_DIV_altfp_div_pst_g1f:altfp_div_pst1\|lpm_mult:remainder_mult_0\"" {  } { { "FP_CH1_DIV.v" "remainder_mult_0" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/FP_CH1_DIV.v" 836 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597443407046 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "GUI:GUI_Inst\|Amplitude_Calculator:Amplitude_Calculator_Inst\|FP_CH1_DIV:FP_CH1_DIV_inst\|FP_CH1_DIV_altfp_div_ach:FP_CH1_DIV_altfp_div_ach_component\|FP_CH1_DIV_altfp_div_pst_g1f:altfp_div_pst1\|lpm_mult:remainder_mult_0 " "Elaborated megafunction instantiation \"GUI:GUI_Inst\|Amplitude_Calculator:Amplitude_Calculator_Inst\|FP_CH1_DIV:FP_CH1_DIV_inst\|FP_CH1_DIV_altfp_div_ach:FP_CH1_DIV_altfp_div_ach_component\|FP_CH1_DIV_altfp_div_pst_g1f:altfp_div_pst1\|lpm_mult:remainder_mult_0\"" {  } { { "FP_CH1_DIV.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/FP_CH1_DIV.v" 836 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597443407062 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "GUI:GUI_Inst\|Amplitude_Calculator:Amplitude_Calculator_Inst\|FP_CH1_DIV:FP_CH1_DIV_inst\|FP_CH1_DIV_altfp_div_ach:FP_CH1_DIV_altfp_div_ach_component\|FP_CH1_DIV_altfp_div_pst_g1f:altfp_div_pst1\|lpm_mult:remainder_mult_0 " "Instantiated megafunction \"GUI:GUI_Inst\|Amplitude_Calculator:Amplitude_Calculator_Inst\|FP_CH1_DIV:FP_CH1_DIV_inst\|FP_CH1_DIV_altfp_div_ach:FP_CH1_DIV_altfp_div_ach_component\|FP_CH1_DIV_altfp_div_pst_g1f:altfp_div_pst1\|lpm_mult:remainder_mult_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597443407062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597443407062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 34 " "Parameter \"lpm_widtha\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597443407062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 17 " "Parameter \"lpm_widthb\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597443407062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 51 " "Parameter \"lpm_widthp\" = \"51\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597443407062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_mult " "Parameter \"lpm_type\" = \"lpm_mult\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597443407062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint DEDICATED_MULTIPLIER_CIRCUITRY=YES " "Parameter \"lpm_hint\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597443407062 ""}  } { { "FP_CH1_DIV.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/FP_CH1_DIV.v" 836 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1597443407062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_7ds.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_7ds.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_7ds " "Found entity 1: mult_7ds" {  } { { "db/mult_7ds.tdf" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/db/mult_7ds.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597443407109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597443407109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_7ds GUI:GUI_Inst\|Amplitude_Calculator:Amplitude_Calculator_Inst\|FP_CH1_DIV:FP_CH1_DIV_inst\|FP_CH1_DIV_altfp_div_ach:FP_CH1_DIV_altfp_div_ach_component\|FP_CH1_DIV_altfp_div_pst_g1f:altfp_div_pst1\|lpm_mult:remainder_mult_0\|mult_7ds:auto_generated " "Elaborating entity \"mult_7ds\" for hierarchy \"GUI:GUI_Inst\|Amplitude_Calculator:Amplitude_Calculator_Inst\|FP_CH1_DIV:FP_CH1_DIV_inst\|FP_CH1_DIV_altfp_div_ach:FP_CH1_DIV_altfp_div_ach_component\|FP_CH1_DIV_altfp_div_pst_g1f:altfp_div_pst1\|lpm_mult:remainder_mult_0\|mult_7ds:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "f:/quartus_18/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597443407112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FP_CH2_DIV GUI:GUI_Inst\|Amplitude_Calculator:Amplitude_Calculator_Inst\|FP_CH2_DIV:FP_CH2_DIV_inst " "Elaborating entity \"FP_CH2_DIV\" for hierarchy \"GUI:GUI_Inst\|Amplitude_Calculator:Amplitude_Calculator_Inst\|FP_CH2_DIV:FP_CH2_DIV_inst\"" {  } { { "Amplitude_Calculator.v" "FP_CH2_DIV_inst" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Amplitude_Calculator.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597443407151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FP_CH2_DIV_altfp_div_pdh GUI:GUI_Inst\|Amplitude_Calculator:Amplitude_Calculator_Inst\|FP_CH2_DIV:FP_CH2_DIV_inst\|FP_CH2_DIV_altfp_div_pdh:FP_CH2_DIV_altfp_div_pdh_component " "Elaborating entity \"FP_CH2_DIV_altfp_div_pdh\" for hierarchy \"GUI:GUI_Inst\|Amplitude_Calculator:Amplitude_Calculator_Inst\|FP_CH2_DIV:FP_CH2_DIV_inst\|FP_CH2_DIV_altfp_div_pdh:FP_CH2_DIV_altfp_div_pdh_component\"" {  } { { "FP_CH2_DIV.v" "FP_CH2_DIV_altfp_div_pdh_component" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/FP_CH2_DIV.v" 1593 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597443407188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FP_CH2_DIV_altfp_div_pst_03f GUI:GUI_Inst\|Amplitude_Calculator:Amplitude_Calculator_Inst\|FP_CH2_DIV:FP_CH2_DIV_inst\|FP_CH2_DIV_altfp_div_pdh:FP_CH2_DIV_altfp_div_pdh_component\|FP_CH2_DIV_altfp_div_pst_03f:altfp_div_pst1 " "Elaborating entity \"FP_CH2_DIV_altfp_div_pst_03f\" for hierarchy \"GUI:GUI_Inst\|Amplitude_Calculator:Amplitude_Calculator_Inst\|FP_CH2_DIV:FP_CH2_DIV_inst\|FP_CH2_DIV_altfp_div_pdh:FP_CH2_DIV_altfp_div_pdh_component\|FP_CH2_DIV_altfp_div_pst_03f:altfp_div_pst1\"" {  } { { "FP_CH2_DIV.v" "altfp_div_pst1" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/FP_CH2_DIV.v" 1563 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597443407212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram GUI:GUI_Inst\|Amplitude_Calculator:Amplitude_Calculator_Inst\|FP_CH2_DIV:FP_CH2_DIV_inst\|FP_CH2_DIV_altfp_div_pdh:FP_CH2_DIV_altfp_div_pdh_component\|FP_CH2_DIV_altfp_div_pst_03f:altfp_div_pst1\|altsyncram:altsyncram3 " "Elaborating entity \"altsyncram\" for hierarchy \"GUI:GUI_Inst\|Amplitude_Calculator:Amplitude_Calculator_Inst\|FP_CH2_DIV:FP_CH2_DIV_inst\|FP_CH2_DIV_altfp_div_pdh:FP_CH2_DIV_altfp_div_pdh_component\|FP_CH2_DIV_altfp_div_pst_03f:altfp_div_pst1\|altsyncram:altsyncram3\"" {  } { { "FP_CH2_DIV.v" "altsyncram3" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/FP_CH2_DIV.v" 308 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597443407298 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "GUI:GUI_Inst\|Amplitude_Calculator:Amplitude_Calculator_Inst\|FP_CH2_DIV:FP_CH2_DIV_inst\|FP_CH2_DIV_altfp_div_pdh:FP_CH2_DIV_altfp_div_pdh_component\|FP_CH2_DIV_altfp_div_pst_03f:altfp_div_pst1\|altsyncram:altsyncram3 " "Elaborated megafunction instantiation \"GUI:GUI_Inst\|Amplitude_Calculator:Amplitude_Calculator_Inst\|FP_CH2_DIV:FP_CH2_DIV_inst\|FP_CH2_DIV_altfp_div_pdh:FP_CH2_DIV_altfp_div_pdh_component\|FP_CH2_DIV_altfp_div_pst_03f:altfp_div_pst1\|altsyncram:altsyncram3\"" {  } { { "FP_CH2_DIV.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/FP_CH2_DIV.v" 308 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597443407316 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "GUI:GUI_Inst\|Amplitude_Calculator:Amplitude_Calculator_Inst\|FP_CH2_DIV:FP_CH2_DIV_inst\|FP_CH2_DIV_altfp_div_pdh:FP_CH2_DIV_altfp_div_pdh_component\|FP_CH2_DIV_altfp_div_pst_03f:altfp_div_pst1\|altsyncram:altsyncram3 " "Instantiated megafunction \"GUI:GUI_Inst\|Amplitude_Calculator:Amplitude_Calculator_Inst\|FP_CH2_DIV:FP_CH2_DIV_inst\|FP_CH2_DIV_altfp_div_pdh:FP_CH2_DIV_altfp_div_pdh_component\|FP_CH2_DIV_altfp_div_pst_03f:altfp_div_pst1\|altsyncram:altsyncram3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file FP_CH2_DIV.hex " "Parameter \"init_file\" = \"FP_CH2_DIV.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597443407316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597443407316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 9 " "Parameter \"width_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597443407316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597443407316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597443407316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597443407316 ""}  } { { "FP_CH2_DIV.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/FP_CH2_DIV.v" 308 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1597443407316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8bp.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8bp.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8bp " "Found entity 1: altsyncram_8bp" {  } { { "db/altsyncram_8bp.tdf" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/db/altsyncram_8bp.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597443407366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597443407366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_8bp GUI:GUI_Inst\|Amplitude_Calculator:Amplitude_Calculator_Inst\|FP_CH2_DIV:FP_CH2_DIV_inst\|FP_CH2_DIV_altfp_div_pdh:FP_CH2_DIV_altfp_div_pdh_component\|FP_CH2_DIV_altfp_div_pst_03f:altfp_div_pst1\|altsyncram:altsyncram3\|altsyncram_8bp:auto_generated " "Elaborating entity \"altsyncram_8bp\" for hierarchy \"GUI:GUI_Inst\|Amplitude_Calculator:Amplitude_Calculator_Inst\|FP_CH2_DIV:FP_CH2_DIV_inst\|FP_CH2_DIV_altfp_div_pdh:FP_CH2_DIV_altfp_div_pdh_component\|FP_CH2_DIV_altfp_div_pst_03f:altfp_div_pst1\|altsyncram:altsyncram3\|altsyncram_8bp:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "f:/quartus_18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597443407368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub GUI:GUI_Inst\|Amplitude_Calculator:Amplitude_Calculator_Inst\|FP_CH2_DIV:FP_CH2_DIV_inst\|FP_CH2_DIV_altfp_div_pdh:FP_CH2_DIV_altfp_div_pdh_component\|FP_CH2_DIV_altfp_div_pst_03f:altfp_div_pst1\|lpm_add_sub:quotient_process " "Elaborating entity \"lpm_add_sub\" for hierarchy \"GUI:GUI_Inst\|Amplitude_Calculator:Amplitude_Calculator_Inst\|FP_CH2_DIV:FP_CH2_DIV_inst\|FP_CH2_DIV_altfp_div_pdh:FP_CH2_DIV_altfp_div_pdh_component\|FP_CH2_DIV_altfp_div_pst_03f:altfp_div_pst1\|lpm_add_sub:quotient_process\"" {  } { { "FP_CH2_DIV.v" "quotient_process" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/FP_CH2_DIV.v" 1283 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597443407466 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "GUI:GUI_Inst\|Amplitude_Calculator:Amplitude_Calculator_Inst\|FP_CH2_DIV:FP_CH2_DIV_inst\|FP_CH2_DIV_altfp_div_pdh:FP_CH2_DIV_altfp_div_pdh_component\|FP_CH2_DIV_altfp_div_pst_03f:altfp_div_pst1\|lpm_add_sub:quotient_process " "Elaborated megafunction instantiation \"GUI:GUI_Inst\|Amplitude_Calculator:Amplitude_Calculator_Inst\|FP_CH2_DIV:FP_CH2_DIV_inst\|FP_CH2_DIV_altfp_div_pdh:FP_CH2_DIV_altfp_div_pdh_component\|FP_CH2_DIV_altfp_div_pst_03f:altfp_div_pst1\|lpm_add_sub:quotient_process\"" {  } { { "FP_CH2_DIV.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/FP_CH2_DIV.v" 1283 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597443407487 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "GUI:GUI_Inst\|Amplitude_Calculator:Amplitude_Calculator_Inst\|FP_CH2_DIV:FP_CH2_DIV_inst\|FP_CH2_DIV_altfp_div_pdh:FP_CH2_DIV_altfp_div_pdh_component\|FP_CH2_DIV_altfp_div_pst_03f:altfp_div_pst1\|lpm_add_sub:quotient_process " "Instantiated megafunction \"GUI:GUI_Inst\|Amplitude_Calculator:Amplitude_Calculator_Inst\|FP_CH2_DIV:FP_CH2_DIV_inst\|FP_CH2_DIV_altfp_div_pdh:FP_CH2_DIV_altfp_div_pdh_component\|FP_CH2_DIV_altfp_div_pst_03f:altfp_div_pst1\|lpm_add_sub:quotient_process\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597443407487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597443407487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597443407487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 31 " "Parameter \"lpm_width\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597443407487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597443407487 ""}  } { { "FP_CH2_DIV.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/FP_CH2_DIV.v" 1283 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1597443407487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_ofi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_ofi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_ofi " "Found entity 1: add_sub_ofi" {  } { { "db/add_sub_ofi.tdf" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/db/add_sub_ofi.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597443407536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597443407536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_ofi GUI:GUI_Inst\|Amplitude_Calculator:Amplitude_Calculator_Inst\|FP_CH2_DIV:FP_CH2_DIV_inst\|FP_CH2_DIV_altfp_div_pdh:FP_CH2_DIV_altfp_div_pdh_component\|FP_CH2_DIV_altfp_div_pst_03f:altfp_div_pst1\|lpm_add_sub:quotient_process\|add_sub_ofi:auto_generated " "Elaborating entity \"add_sub_ofi\" for hierarchy \"GUI:GUI_Inst\|Amplitude_Calculator:Amplitude_Calculator_Inst\|FP_CH2_DIV:FP_CH2_DIV_inst\|FP_CH2_DIV_altfp_div_pdh:FP_CH2_DIV_altfp_div_pdh_component\|FP_CH2_DIV_altfp_div_pst_03f:altfp_div_pst1\|lpm_add_sub:quotient_process\|add_sub_ofi:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "f:/quartus_18/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597443407539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub GUI:GUI_Inst\|Amplitude_Calculator:Amplitude_Calculator_Inst\|FP_CH2_DIV:FP_CH2_DIV_inst\|FP_CH2_DIV_altfp_div_pdh:FP_CH2_DIV_altfp_div_pdh_component\|FP_CH2_DIV_altfp_div_pst_03f:altfp_div_pst1\|lpm_add_sub:remainder_sub_0 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"GUI:GUI_Inst\|Amplitude_Calculator:Amplitude_Calculator_Inst\|FP_CH2_DIV:FP_CH2_DIV_inst\|FP_CH2_DIV_altfp_div_pdh:FP_CH2_DIV_altfp_div_pdh_component\|FP_CH2_DIV_altfp_div_pst_03f:altfp_div_pst1\|lpm_add_sub:remainder_sub_0\"" {  } { { "FP_CH2_DIV.v" "remainder_sub_0" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/FP_CH2_DIV.v" 1309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597443407592 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "GUI:GUI_Inst\|Amplitude_Calculator:Amplitude_Calculator_Inst\|FP_CH2_DIV:FP_CH2_DIV_inst\|FP_CH2_DIV_altfp_div_pdh:FP_CH2_DIV_altfp_div_pdh_component\|FP_CH2_DIV_altfp_div_pst_03f:altfp_div_pst1\|lpm_add_sub:remainder_sub_0 " "Elaborated megafunction instantiation \"GUI:GUI_Inst\|Amplitude_Calculator:Amplitude_Calculator_Inst\|FP_CH2_DIV:FP_CH2_DIV_inst\|FP_CH2_DIV_altfp_div_pdh:FP_CH2_DIV_altfp_div_pdh_component\|FP_CH2_DIV_altfp_div_pst_03f:altfp_div_pst1\|lpm_add_sub:remainder_sub_0\"" {  } { { "FP_CH2_DIV.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/FP_CH2_DIV.v" 1309 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597443407619 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "GUI:GUI_Inst\|Amplitude_Calculator:Amplitude_Calculator_Inst\|FP_CH2_DIV:FP_CH2_DIV_inst\|FP_CH2_DIV_altfp_div_pdh:FP_CH2_DIV_altfp_div_pdh_component\|FP_CH2_DIV_altfp_div_pst_03f:altfp_div_pst1\|lpm_add_sub:remainder_sub_0 " "Instantiated megafunction \"GUI:GUI_Inst\|Amplitude_Calculator:Amplitude_Calculator_Inst\|FP_CH2_DIV:FP_CH2_DIV_inst\|FP_CH2_DIV_altfp_div_pdh:FP_CH2_DIV_altfp_div_pdh_component\|FP_CH2_DIV_altfp_div_pst_03f:altfp_div_pst1\|lpm_add_sub:remainder_sub_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597443407620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597443407620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597443407620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 50 " "Parameter \"lpm_width\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597443407620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597443407620 ""}  } { { "FP_CH2_DIV.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/FP_CH2_DIV.v" 1309 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1597443407620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_06i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_06i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_06i " "Found entity 1: add_sub_06i" {  } { { "db/add_sub_06i.tdf" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/db/add_sub_06i.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597443407667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597443407667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_06i GUI:GUI_Inst\|Amplitude_Calculator:Amplitude_Calculator_Inst\|FP_CH2_DIV:FP_CH2_DIV_inst\|FP_CH2_DIV_altfp_div_pdh:FP_CH2_DIV_altfp_div_pdh_component\|FP_CH2_DIV_altfp_div_pst_03f:altfp_div_pst1\|lpm_add_sub:remainder_sub_0\|add_sub_06i:auto_generated " "Elaborating entity \"add_sub_06i\" for hierarchy \"GUI:GUI_Inst\|Amplitude_Calculator:Amplitude_Calculator_Inst\|FP_CH2_DIV:FP_CH2_DIV_inst\|FP_CH2_DIV_altfp_div_pdh:FP_CH2_DIV_altfp_div_pdh_component\|FP_CH2_DIV_altfp_div_pst_03f:altfp_div_pst1\|lpm_add_sub:remainder_sub_0\|add_sub_06i:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "f:/quartus_18/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597443407670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult GUI:GUI_Inst\|Amplitude_Calculator:Amplitude_Calculator_Inst\|FP_CH2_DIV:FP_CH2_DIV_inst\|FP_CH2_DIV_altfp_div_pdh:FP_CH2_DIV_altfp_div_pdh_component\|FP_CH2_DIV_altfp_div_pst_03f:altfp_div_pst1\|lpm_mult:a1_prod " "Elaborating entity \"lpm_mult\" for hierarchy \"GUI:GUI_Inst\|Amplitude_Calculator:Amplitude_Calculator_Inst\|FP_CH2_DIV:FP_CH2_DIV_inst\|FP_CH2_DIV_altfp_div_pdh:FP_CH2_DIV_altfp_div_pdh_component\|FP_CH2_DIV_altfp_div_pst_03f:altfp_div_pst1\|lpm_mult:a1_prod\"" {  } { { "FP_CH2_DIV.v" "a1_prod" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/FP_CH2_DIV.v" 1358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597443407729 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "GUI:GUI_Inst\|Amplitude_Calculator:Amplitude_Calculator_Inst\|FP_CH2_DIV:FP_CH2_DIV_inst\|FP_CH2_DIV_altfp_div_pdh:FP_CH2_DIV_altfp_div_pdh_component\|FP_CH2_DIV_altfp_div_pst_03f:altfp_div_pst1\|lpm_mult:a1_prod " "Elaborated megafunction instantiation \"GUI:GUI_Inst\|Amplitude_Calculator:Amplitude_Calculator_Inst\|FP_CH2_DIV:FP_CH2_DIV_inst\|FP_CH2_DIV_altfp_div_pdh:FP_CH2_DIV_altfp_div_pdh_component\|FP_CH2_DIV_altfp_div_pst_03f:altfp_div_pst1\|lpm_mult:a1_prod\"" {  } { { "FP_CH2_DIV.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/FP_CH2_DIV.v" 1358 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597443407746 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "GUI:GUI_Inst\|Amplitude_Calculator:Amplitude_Calculator_Inst\|FP_CH2_DIV:FP_CH2_DIV_inst\|FP_CH2_DIV_altfp_div_pdh:FP_CH2_DIV_altfp_div_pdh_component\|FP_CH2_DIV_altfp_div_pst_03f:altfp_div_pst1\|lpm_mult:a1_prod " "Instantiated megafunction \"GUI:GUI_Inst\|Amplitude_Calculator:Amplitude_Calculator_Inst\|FP_CH2_DIV:FP_CH2_DIV_inst\|FP_CH2_DIV_altfp_div_pdh:FP_CH2_DIV_altfp_div_pdh_component\|FP_CH2_DIV_altfp_div_pst_03f:altfp_div_pst1\|lpm_mult:a1_prod\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 3 " "Parameter \"lpm_pipeline\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597443407746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597443407746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 25 " "Parameter \"lpm_widtha\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597443407746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 10 " "Parameter \"lpm_widthb\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597443407746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 35 " "Parameter \"lpm_widthp\" = \"35\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597443407746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_mult " "Parameter \"lpm_type\" = \"lpm_mult\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597443407746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint DEDICATED_MULTIPLIER_CIRCUITRY=YES " "Parameter \"lpm_hint\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597443407746 ""}  } { { "FP_CH2_DIV.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/FP_CH2_DIV.v" 1358 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1597443407746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_4ds.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_4ds.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_4ds " "Found entity 1: mult_4ds" {  } { { "db/mult_4ds.tdf" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/db/mult_4ds.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597443407794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597443407794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_4ds GUI:GUI_Inst\|Amplitude_Calculator:Amplitude_Calculator_Inst\|FP_CH2_DIV:FP_CH2_DIV_inst\|FP_CH2_DIV_altfp_div_pdh:FP_CH2_DIV_altfp_div_pdh_component\|FP_CH2_DIV_altfp_div_pst_03f:altfp_div_pst1\|lpm_mult:a1_prod\|mult_4ds:auto_generated " "Elaborating entity \"mult_4ds\" for hierarchy \"GUI:GUI_Inst\|Amplitude_Calculator:Amplitude_Calculator_Inst\|FP_CH2_DIV:FP_CH2_DIV_inst\|FP_CH2_DIV_altfp_div_pdh:FP_CH2_DIV_altfp_div_pdh_component\|FP_CH2_DIV_altfp_div_pst_03f:altfp_div_pst1\|lpm_mult:a1_prod\|mult_4ds:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "f:/quartus_18/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597443407797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult GUI:GUI_Inst\|Amplitude_Calculator:Amplitude_Calculator_Inst\|FP_CH2_DIV:FP_CH2_DIV_inst\|FP_CH2_DIV_altfp_div_pdh:FP_CH2_DIV_altfp_div_pdh_component\|FP_CH2_DIV_altfp_div_pst_03f:altfp_div_pst1\|lpm_mult:b1_prod " "Elaborating entity \"lpm_mult\" for hierarchy \"GUI:GUI_Inst\|Amplitude_Calculator:Amplitude_Calculator_Inst\|FP_CH2_DIV:FP_CH2_DIV_inst\|FP_CH2_DIV_altfp_div_pdh:FP_CH2_DIV_altfp_div_pdh_component\|FP_CH2_DIV_altfp_div_pst_03f:altfp_div_pst1\|lpm_mult:b1_prod\"" {  } { { "FP_CH2_DIV.v" "b1_prod" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/FP_CH2_DIV.v" 1384 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597443407829 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "GUI:GUI_Inst\|Amplitude_Calculator:Amplitude_Calculator_Inst\|FP_CH2_DIV:FP_CH2_DIV_inst\|FP_CH2_DIV_altfp_div_pdh:FP_CH2_DIV_altfp_div_pdh_component\|FP_CH2_DIV_altfp_div_pst_03f:altfp_div_pst1\|lpm_mult:b1_prod " "Elaborated megafunction instantiation \"GUI:GUI_Inst\|Amplitude_Calculator:Amplitude_Calculator_Inst\|FP_CH2_DIV:FP_CH2_DIV_inst\|FP_CH2_DIV_altfp_div_pdh:FP_CH2_DIV_altfp_div_pdh_component\|FP_CH2_DIV_altfp_div_pst_03f:altfp_div_pst1\|lpm_mult:b1_prod\"" {  } { { "FP_CH2_DIV.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/FP_CH2_DIV.v" 1384 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597443407845 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "GUI:GUI_Inst\|Amplitude_Calculator:Amplitude_Calculator_Inst\|FP_CH2_DIV:FP_CH2_DIV_inst\|FP_CH2_DIV_altfp_div_pdh:FP_CH2_DIV_altfp_div_pdh_component\|FP_CH2_DIV_altfp_div_pst_03f:altfp_div_pst1\|lpm_mult:b1_prod " "Instantiated megafunction \"GUI:GUI_Inst\|Amplitude_Calculator:Amplitude_Calculator_Inst\|FP_CH2_DIV:FP_CH2_DIV_inst\|FP_CH2_DIV_altfp_div_pdh:FP_CH2_DIV_altfp_div_pdh_component\|FP_CH2_DIV_altfp_div_pst_03f:altfp_div_pst1\|lpm_mult:b1_prod\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 3 " "Parameter \"lpm_pipeline\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597443407846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597443407846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 24 " "Parameter \"lpm_widtha\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597443407846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 10 " "Parameter \"lpm_widthb\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597443407846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 34 " "Parameter \"lpm_widthp\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597443407846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_mult " "Parameter \"lpm_type\" = \"lpm_mult\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597443407846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint DEDICATED_MULTIPLIER_CIRCUITRY=YES " "Parameter \"lpm_hint\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597443407846 ""}  } { { "FP_CH2_DIV.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/FP_CH2_DIV.v" 1384 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1597443407846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_3ds.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_3ds.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_3ds " "Found entity 1: mult_3ds" {  } { { "db/mult_3ds.tdf" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/db/mult_3ds.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597443407893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597443407893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_3ds GUI:GUI_Inst\|Amplitude_Calculator:Amplitude_Calculator_Inst\|FP_CH2_DIV:FP_CH2_DIV_inst\|FP_CH2_DIV_altfp_div_pdh:FP_CH2_DIV_altfp_div_pdh_component\|FP_CH2_DIV_altfp_div_pst_03f:altfp_div_pst1\|lpm_mult:b1_prod\|mult_3ds:auto_generated " "Elaborating entity \"mult_3ds\" for hierarchy \"GUI:GUI_Inst\|Amplitude_Calculator:Amplitude_Calculator_Inst\|FP_CH2_DIV:FP_CH2_DIV_inst\|FP_CH2_DIV_altfp_div_pdh:FP_CH2_DIV_altfp_div_pdh_component\|FP_CH2_DIV_altfp_div_pst_03f:altfp_div_pst1\|lpm_mult:b1_prod\|mult_3ds:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "f:/quartus_18/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597443407896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult GUI:GUI_Inst\|Amplitude_Calculator:Amplitude_Calculator_Inst\|FP_CH2_DIV:FP_CH2_DIV_inst\|FP_CH2_DIV_altfp_div_pdh:FP_CH2_DIV_altfp_div_pdh_component\|FP_CH2_DIV_altfp_div_pst_03f:altfp_div_pst1\|lpm_mult:remainder_mult_0 " "Elaborating entity \"lpm_mult\" for hierarchy \"GUI:GUI_Inst\|Amplitude_Calculator:Amplitude_Calculator_Inst\|FP_CH2_DIV:FP_CH2_DIV_inst\|FP_CH2_DIV_altfp_div_pdh:FP_CH2_DIV_altfp_div_pdh_component\|FP_CH2_DIV_altfp_div_pst_03f:altfp_div_pst1\|lpm_mult:remainder_mult_0\"" {  } { { "FP_CH2_DIV.v" "remainder_mult_0" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/FP_CH2_DIV.v" 1462 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597443407969 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "GUI:GUI_Inst\|Amplitude_Calculator:Amplitude_Calculator_Inst\|FP_CH2_DIV:FP_CH2_DIV_inst\|FP_CH2_DIV_altfp_div_pdh:FP_CH2_DIV_altfp_div_pdh_component\|FP_CH2_DIV_altfp_div_pst_03f:altfp_div_pst1\|lpm_mult:remainder_mult_0 " "Elaborated megafunction instantiation \"GUI:GUI_Inst\|Amplitude_Calculator:Amplitude_Calculator_Inst\|FP_CH2_DIV:FP_CH2_DIV_inst\|FP_CH2_DIV_altfp_div_pdh:FP_CH2_DIV_altfp_div_pdh_component\|FP_CH2_DIV_altfp_div_pst_03f:altfp_div_pst1\|lpm_mult:remainder_mult_0\"" {  } { { "FP_CH2_DIV.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/FP_CH2_DIV.v" 1462 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597443407986 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "GUI:GUI_Inst\|Amplitude_Calculator:Amplitude_Calculator_Inst\|FP_CH2_DIV:FP_CH2_DIV_inst\|FP_CH2_DIV_altfp_div_pdh:FP_CH2_DIV_altfp_div_pdh_component\|FP_CH2_DIV_altfp_div_pst_03f:altfp_div_pst1\|lpm_mult:remainder_mult_0 " "Instantiated megafunction \"GUI:GUI_Inst\|Amplitude_Calculator:Amplitude_Calculator_Inst\|FP_CH2_DIV:FP_CH2_DIV_inst\|FP_CH2_DIV_altfp_div_pdh:FP_CH2_DIV_altfp_div_pdh_component\|FP_CH2_DIV_altfp_div_pst_03f:altfp_div_pst1\|lpm_mult:remainder_mult_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 3 " "Parameter \"lpm_pipeline\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597443407986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597443407986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 34 " "Parameter \"lpm_widtha\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597443407986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 17 " "Parameter \"lpm_widthb\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597443407986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 51 " "Parameter \"lpm_widthp\" = \"51\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597443407986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_mult " "Parameter \"lpm_type\" = \"lpm_mult\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597443407986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint DEDICATED_MULTIPLIER_CIRCUITRY=YES " "Parameter \"lpm_hint\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597443407986 ""}  } { { "FP_CH2_DIV.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/FP_CH2_DIV.v" 1462 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1597443407986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_ads.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_ads.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_ads " "Found entity 1: mult_ads" {  } { { "db/mult_ads.tdf" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/db/mult_ads.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597443408035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597443408035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_ads GUI:GUI_Inst\|Amplitude_Calculator:Amplitude_Calculator_Inst\|FP_CH2_DIV:FP_CH2_DIV_inst\|FP_CH2_DIV_altfp_div_pdh:FP_CH2_DIV_altfp_div_pdh_component\|FP_CH2_DIV_altfp_div_pst_03f:altfp_div_pst1\|lpm_mult:remainder_mult_0\|mult_ads:auto_generated " "Elaborating entity \"mult_ads\" for hierarchy \"GUI:GUI_Inst\|Amplitude_Calculator:Amplitude_Calculator_Inst\|FP_CH2_DIV:FP_CH2_DIV_inst\|FP_CH2_DIV_altfp_div_pdh:FP_CH2_DIV_altfp_div_pdh_component\|FP_CH2_DIV_altfp_div_pst_03f:altfp_div_pst1\|lpm_mult:remainder_mult_0\|mult_ads:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "f:/quartus_18/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597443408037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BitRangeExtractor GUI:GUI_Inst\|Amplitude_Calculator:Amplitude_Calculator_Inst\|BitRangeExtractor:BitRangeExtractor_CH1_Inst " "Elaborating entity \"BitRangeExtractor\" for hierarchy \"GUI:GUI_Inst\|Amplitude_Calculator:Amplitude_Calculator_Inst\|BitRangeExtractor:BitRangeExtractor_CH1_Inst\"" {  } { { "Amplitude_Calculator.v" "BitRangeExtractor_CH1_Inst" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Amplitude_Calculator.v" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597443408075 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 BitRangeExtractor.v(28) " "Verilog HDL assignment warning at BitRangeExtractor.v(28): truncated value with size 32 to match size of target (8)" {  } { { "BitRangeExtractor.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/BitRangeExtractor.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443408076 "|Top|GUI:GUI_Inst|Amplitude_Calculator:Amplitude_Calculator_Inst|BitRangeExtractor:BitRangeExtractor_CH1_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 BitRangeExtractor.v(47) " "Verilog HDL assignment warning at BitRangeExtractor.v(47): truncated value with size 32 to match size of target (8)" {  } { { "BitRangeExtractor.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/BitRangeExtractor.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443408077 "|Top|GUI:GUI_Inst|Amplitude_Calculator:Amplitude_Calculator_Inst|BitRangeExtractor:BitRangeExtractor_CH1_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 BitRangeExtractor.v(48) " "Verilog HDL assignment warning at BitRangeExtractor.v(48): truncated value with size 32 to match size of target (8)" {  } { { "BitRangeExtractor.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/BitRangeExtractor.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443408077 "|Top|GUI:GUI_Inst|Amplitude_Calculator:Amplitude_Calculator_Inst|BitRangeExtractor:BitRangeExtractor_CH1_Inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Module_Enable BitRangeExtractor.v(58) " "Verilog HDL Always Construct warning at BitRangeExtractor.v(58): variable \"Module_Enable\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "BitRangeExtractor.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/BitRangeExtractor.v" 58 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1597443408077 "|Top|GUI:GUI_Inst|Amplitude_Calculator:Amplitude_Calculator_Inst|BitRangeExtractor:BitRangeExtractor_CH1_Inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Bit_Start BitRangeExtractor.v(60) " "Verilog HDL Always Construct warning at BitRangeExtractor.v(60): variable \"Bit_Start\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "BitRangeExtractor.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/BitRangeExtractor.v" 60 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1597443408077 "|Top|GUI:GUI_Inst|Amplitude_Calculator:Amplitude_Calculator_Inst|BitRangeExtractor:BitRangeExtractor_CH1_Inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Bit_End BitRangeExtractor.v(60) " "Verilog HDL Always Construct warning at BitRangeExtractor.v(60): variable \"Bit_End\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "BitRangeExtractor.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/BitRangeExtractor.v" 60 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1597443408077 "|Top|GUI:GUI_Inst|Amplitude_Calculator:Amplitude_Calculator_Inst|BitRangeExtractor:BitRangeExtractor_CH1_Inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Module_Enable BitRangeExtractor.v(60) " "Verilog HDL Always Construct warning at BitRangeExtractor.v(60): variable \"Module_Enable\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "BitRangeExtractor.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/BitRangeExtractor.v" 60 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1597443408077 "|Top|GUI:GUI_Inst|Amplitude_Calculator:Amplitude_Calculator_Inst|BitRangeExtractor:BitRangeExtractor_CH1_Inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Valid_Output BitRangeExtractor.v(56) " "Verilog HDL Always Construct warning at BitRangeExtractor.v(56): inferring latch(es) for variable \"Valid_Output\", which holds its previous value in one or more paths through the always construct" {  } { { "BitRangeExtractor.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/BitRangeExtractor.v" 56 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1597443408077 "|Top|GUI:GUI_Inst|Amplitude_Calculator:Amplitude_Calculator_Inst|BitRangeExtractor:BitRangeExtractor_CH1_Inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Valid_Output BitRangeExtractor.v(56) " "Inferred latch for \"Valid_Output\" at BitRangeExtractor.v(56)" {  } { { "BitRangeExtractor.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/BitRangeExtractor.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597443408078 "|Top|GUI:GUI_Inst|Amplitude_Calculator:Amplitude_Calculator_Inst|BitRangeExtractor:BitRangeExtractor_CH1_Inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Fraction_BCD_LUT GUI:GUI_Inst\|Amplitude_Calculator:Amplitude_Calculator_Inst\|BitRangeExtractor:BitRangeExtractor_CH1_Inst\|Fraction_BCD_LUT:Fraction_BCD_LUT_Inst " "Elaborating entity \"Fraction_BCD_LUT\" for hierarchy \"GUI:GUI_Inst\|Amplitude_Calculator:Amplitude_Calculator_Inst\|BitRangeExtractor:BitRangeExtractor_CH1_Inst\|Fraction_BCD_LUT:Fraction_BCD_LUT_Inst\"" {  } { { "BitRangeExtractor.v" "Fraction_BCD_LUT_Inst" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/BitRangeExtractor.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597443408150 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Exponent Fraction_BCD_LUT.v(15) " "Verilog HDL Always Construct warning at Fraction_BCD_LUT.v(15): variable \"Exponent\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Fraction_BCD_LUT.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Fraction_BCD_LUT.v" 15 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1597443408150 "|Top|GUI:GUI_Inst|Amplitude_Calculator:Amplitude_Calculator_Inst|BitRangeExtractor:BitRangeExtractor_CH1_Inst|Fraction_BCD_LUT:Fraction_BCD_LUT_Inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Fraction_Binary Fraction_BCD_LUT.v(17) " "Verilog HDL Always Construct warning at Fraction_BCD_LUT.v(17): variable \"Fraction_Binary\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Fraction_BCD_LUT.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Fraction_BCD_LUT.v" 17 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1597443408150 "|Top|GUI:GUI_Inst|Amplitude_Calculator:Amplitude_Calculator_Inst|BitRangeExtractor:BitRangeExtractor_CH1_Inst|Fraction_BCD_LUT:Fraction_BCD_LUT_Inst"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "Fraction_BCD_LUT.v(17) " "Verilog HDL Case Statement warning at Fraction_BCD_LUT.v(17): can't check case statement for completeness because the case expression has too many possible states" {  } { { "Fraction_BCD_LUT.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Fraction_BCD_LUT.v" 17 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1597443408155 "|Top|GUI:GUI_Inst|Amplitude_Calculator:Amplitude_Calculator_Inst|BitRangeExtractor:BitRangeExtractor_CH1_Inst|Fraction_BCD_LUT:Fraction_BCD_LUT_Inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Exponent Fraction_BCD_LUT.v(276) " "Verilog HDL Always Construct warning at Fraction_BCD_LUT.v(276): variable \"Exponent\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Fraction_BCD_LUT.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Fraction_BCD_LUT.v" 276 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1597443408158 "|Top|GUI:GUI_Inst|Amplitude_Calculator:Amplitude_Calculator_Inst|BitRangeExtractor:BitRangeExtractor_CH1_Inst|Fraction_BCD_LUT:Fraction_BCD_LUT_Inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Fraction_Binary Fraction_BCD_LUT.v(278) " "Verilog HDL Always Construct warning at Fraction_BCD_LUT.v(278): variable \"Fraction_Binary\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Fraction_BCD_LUT.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Fraction_BCD_LUT.v" 278 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1597443408158 "|Top|GUI:GUI_Inst|Amplitude_Calculator:Amplitude_Calculator_Inst|BitRangeExtractor:BitRangeExtractor_CH1_Inst|Fraction_BCD_LUT:Fraction_BCD_LUT_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Fraction_BCD_LUT.v(529) " "Verilog HDL assignment warning at Fraction_BCD_LUT.v(529): truncated value with size 32 to match size of target (8)" {  } { { "Fraction_BCD_LUT.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Fraction_BCD_LUT.v" 529 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443408163 "|Top|GUI:GUI_Inst|Amplitude_Calculator:Amplitude_Calculator_Inst|BitRangeExtractor:BitRangeExtractor_CH1_Inst|Fraction_BCD_LUT:Fraction_BCD_LUT_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Fraction_BCD_LUT.v(530) " "Verilog HDL assignment warning at Fraction_BCD_LUT.v(530): truncated value with size 32 to match size of target (8)" {  } { { "Fraction_BCD_LUT.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Fraction_BCD_LUT.v" 530 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443408163 "|Top|GUI:GUI_Inst|Amplitude_Calculator:Amplitude_Calculator_Inst|BitRangeExtractor:BitRangeExtractor_CH1_Inst|Fraction_BCD_LUT:Fraction_BCD_LUT_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Fraction_BCD_LUT.v(531) " "Verilog HDL assignment warning at Fraction_BCD_LUT.v(531): truncated value with size 32 to match size of target (8)" {  } { { "Fraction_BCD_LUT.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Fraction_BCD_LUT.v" 531 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443408163 "|Top|GUI:GUI_Inst|Amplitude_Calculator:Amplitude_Calculator_Inst|BitRangeExtractor:BitRangeExtractor_CH1_Inst|Fraction_BCD_LUT:Fraction_BCD_LUT_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Fraction_BCD_LUT.v(532) " "Verilog HDL assignment warning at Fraction_BCD_LUT.v(532): truncated value with size 32 to match size of target (8)" {  } { { "Fraction_BCD_LUT.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Fraction_BCD_LUT.v" 532 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443408164 "|Top|GUI:GUI_Inst|Amplitude_Calculator:Amplitude_Calculator_Inst|BitRangeExtractor:BitRangeExtractor_CH1_Inst|Fraction_BCD_LUT:Fraction_BCD_LUT_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Fraction_BCD_LUT.v(533) " "Verilog HDL assignment warning at Fraction_BCD_LUT.v(533): truncated value with size 32 to match size of target (8)" {  } { { "Fraction_BCD_LUT.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Fraction_BCD_LUT.v" 533 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443408164 "|Top|GUI:GUI_Inst|Amplitude_Calculator:Amplitude_Calculator_Inst|BitRangeExtractor:BitRangeExtractor_CH1_Inst|Fraction_BCD_LUT:Fraction_BCD_LUT_Inst"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "Fraction_BCD_LUT.v(278) " "Verilog HDL Case Statement warning at Fraction_BCD_LUT.v(278): can't check case statement for completeness because the case expression has too many possible states" {  } { { "Fraction_BCD_LUT.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Fraction_BCD_LUT.v" 278 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1597443408164 "|Top|GUI:GUI_Inst|Amplitude_Calculator:Amplitude_Calculator_Inst|BitRangeExtractor:BitRangeExtractor_CH1_Inst|Fraction_BCD_LUT:Fraction_BCD_LUT_Inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Fraction_BCD Fraction_BCD_LUT.v(13) " "Verilog HDL Always Construct warning at Fraction_BCD_LUT.v(13): inferring latch(es) for variable \"Fraction_BCD\", which holds its previous value in one or more paths through the always construct" {  } { { "Fraction_BCD_LUT.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Fraction_BCD_LUT.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1597443408167 "|Top|GUI:GUI_Inst|Amplitude_Calculator:Amplitude_Calculator_Inst|BitRangeExtractor:BitRangeExtractor_CH1_Inst|Fraction_BCD_LUT:Fraction_BCD_LUT_Inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Fraction_BCD\[0\] Fraction_BCD_LUT.v(13) " "Inferred latch for \"Fraction_BCD\[0\]\" at Fraction_BCD_LUT.v(13)" {  } { { "Fraction_BCD_LUT.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Fraction_BCD_LUT.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597443408171 "|Top|GUI:GUI_Inst|Amplitude_Calculator:Amplitude_Calculator_Inst|BitRangeExtractor:BitRangeExtractor_CH1_Inst|Fraction_BCD_LUT:Fraction_BCD_LUT_Inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Fraction_BCD\[1\] Fraction_BCD_LUT.v(13) " "Inferred latch for \"Fraction_BCD\[1\]\" at Fraction_BCD_LUT.v(13)" {  } { { "Fraction_BCD_LUT.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Fraction_BCD_LUT.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597443408172 "|Top|GUI:GUI_Inst|Amplitude_Calculator:Amplitude_Calculator_Inst|BitRangeExtractor:BitRangeExtractor_CH1_Inst|Fraction_BCD_LUT:Fraction_BCD_LUT_Inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Fraction_BCD\[2\] Fraction_BCD_LUT.v(13) " "Inferred latch for \"Fraction_BCD\[2\]\" at Fraction_BCD_LUT.v(13)" {  } { { "Fraction_BCD_LUT.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Fraction_BCD_LUT.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597443408172 "|Top|GUI:GUI_Inst|Amplitude_Calculator:Amplitude_Calculator_Inst|BitRangeExtractor:BitRangeExtractor_CH1_Inst|Fraction_BCD_LUT:Fraction_BCD_LUT_Inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Fraction_BCD\[3\] Fraction_BCD_LUT.v(13) " "Inferred latch for \"Fraction_BCD\[3\]\" at Fraction_BCD_LUT.v(13)" {  } { { "Fraction_BCD_LUT.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Fraction_BCD_LUT.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597443408172 "|Top|GUI:GUI_Inst|Amplitude_Calculator:Amplitude_Calculator_Inst|BitRangeExtractor:BitRangeExtractor_CH1_Inst|Fraction_BCD_LUT:Fraction_BCD_LUT_Inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Fraction_BCD\[4\] Fraction_BCD_LUT.v(13) " "Inferred latch for \"Fraction_BCD\[4\]\" at Fraction_BCD_LUT.v(13)" {  } { { "Fraction_BCD_LUT.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Fraction_BCD_LUT.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597443408172 "|Top|GUI:GUI_Inst|Amplitude_Calculator:Amplitude_Calculator_Inst|BitRangeExtractor:BitRangeExtractor_CH1_Inst|Fraction_BCD_LUT:Fraction_BCD_LUT_Inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Fraction_BCD\[5\] Fraction_BCD_LUT.v(13) " "Inferred latch for \"Fraction_BCD\[5\]\" at Fraction_BCD_LUT.v(13)" {  } { { "Fraction_BCD_LUT.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Fraction_BCD_LUT.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597443408172 "|Top|GUI:GUI_Inst|Amplitude_Calculator:Amplitude_Calculator_Inst|BitRangeExtractor:BitRangeExtractor_CH1_Inst|Fraction_BCD_LUT:Fraction_BCD_LUT_Inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Fraction_BCD\[6\] Fraction_BCD_LUT.v(13) " "Inferred latch for \"Fraction_BCD\[6\]\" at Fraction_BCD_LUT.v(13)" {  } { { "Fraction_BCD_LUT.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Fraction_BCD_LUT.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597443408172 "|Top|GUI:GUI_Inst|Amplitude_Calculator:Amplitude_Calculator_Inst|BitRangeExtractor:BitRangeExtractor_CH1_Inst|Fraction_BCD_LUT:Fraction_BCD_LUT_Inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Fraction_BCD\[7\] Fraction_BCD_LUT.v(13) " "Inferred latch for \"Fraction_BCD\[7\]\" at Fraction_BCD_LUT.v(13)" {  } { { "Fraction_BCD_LUT.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Fraction_BCD_LUT.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597443408172 "|Top|GUI:GUI_Inst|Amplitude_Calculator:Amplitude_Calculator_Inst|BitRangeExtractor:BitRangeExtractor_CH1_Inst|Fraction_BCD_LUT:Fraction_BCD_LUT_Inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Float_To_Integer GUI:GUI_Inst\|Amplitude_Calculator:Amplitude_Calculator_Inst\|Float_To_Integer:Float_To_Integer_CH1_inst " "Elaborating entity \"Float_To_Integer\" for hierarchy \"GUI:GUI_Inst\|Amplitude_Calculator:Amplitude_Calculator_Inst\|Float_To_Integer:Float_To_Integer_CH1_inst\"" {  } { { "Amplitude_Calculator.v" "Float_To_Integer_CH1_inst" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Amplitude_Calculator.v" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597443408250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Float_To_Integer_altfp_convert_l1n GUI:GUI_Inst\|Amplitude_Calculator:Amplitude_Calculator_Inst\|Float_To_Integer:Float_To_Integer_CH1_inst\|Float_To_Integer_altfp_convert_l1n:Float_To_Integer_altfp_convert_l1n_component " "Elaborating entity \"Float_To_Integer_altfp_convert_l1n\" for hierarchy \"GUI:GUI_Inst\|Amplitude_Calculator:Amplitude_Calculator_Inst\|Float_To_Integer:Float_To_Integer_CH1_inst\|Float_To_Integer_altfp_convert_l1n:Float_To_Integer_altfp_convert_l1n_component\"" {  } { { "Float_To_Integer.v" "Float_To_Integer_altfp_convert_l1n_component" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Float_To_Integer.v" 921 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597443408293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Float_To_Integer_altbarrel_shift_20g GUI:GUI_Inst\|Amplitude_Calculator:Amplitude_Calculator_Inst\|Float_To_Integer:Float_To_Integer_CH1_inst\|Float_To_Integer_altfp_convert_l1n:Float_To_Integer_altfp_convert_l1n_component\|Float_To_Integer_altbarrel_shift_20g:altbarrel_shift6 " "Elaborating entity \"Float_To_Integer_altbarrel_shift_20g\" for hierarchy \"GUI:GUI_Inst\|Amplitude_Calculator:Amplitude_Calculator_Inst\|Float_To_Integer:Float_To_Integer_CH1_inst\|Float_To_Integer_altfp_convert_l1n:Float_To_Integer_altfp_convert_l1n_component\|Float_To_Integer_altbarrel_shift_20g:altbarrel_shift6\"" {  } { { "Float_To_Integer.v" "altbarrel_shift6" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Float_To_Integer.v" 290 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597443408341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub GUI:GUI_Inst\|Amplitude_Calculator:Amplitude_Calculator_Inst\|Float_To_Integer:Float_To_Integer_CH1_inst\|Float_To_Integer_altfp_convert_l1n:Float_To_Integer_altfp_convert_l1n_component\|lpm_add_sub:add_sub5 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"GUI:GUI_Inst\|Amplitude_Calculator:Amplitude_Calculator_Inst\|Float_To_Integer:Float_To_Integer_CH1_inst\|Float_To_Integer_altfp_convert_l1n:Float_To_Integer_altfp_convert_l1n_component\|lpm_add_sub:add_sub5\"" {  } { { "Float_To_Integer.v" "add_sub5" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Float_To_Integer.v" 643 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597443408417 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "GUI:GUI_Inst\|Amplitude_Calculator:Amplitude_Calculator_Inst\|Float_To_Integer:Float_To_Integer_CH1_inst\|Float_To_Integer_altfp_convert_l1n:Float_To_Integer_altfp_convert_l1n_component\|lpm_add_sub:add_sub5 " "Elaborated megafunction instantiation \"GUI:GUI_Inst\|Amplitude_Calculator:Amplitude_Calculator_Inst\|Float_To_Integer:Float_To_Integer_CH1_inst\|Float_To_Integer_altfp_convert_l1n:Float_To_Integer_altfp_convert_l1n_component\|lpm_add_sub:add_sub5\"" {  } { { "Float_To_Integer.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Float_To_Integer.v" 643 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597443408432 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "GUI:GUI_Inst\|Amplitude_Calculator:Amplitude_Calculator_Inst\|Float_To_Integer:Float_To_Integer_CH1_inst\|Float_To_Integer_altfp_convert_l1n:Float_To_Integer_altfp_convert_l1n_component\|lpm_add_sub:add_sub5 " "Instantiated megafunction \"GUI:GUI_Inst\|Amplitude_Calculator:Amplitude_Calculator_Inst\|Float_To_Integer:Float_To_Integer_CH1_inst\|Float_To_Integer_altfp_convert_l1n:Float_To_Integer_altfp_convert_l1n_component\|lpm_add_sub:add_sub5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597443408432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 6 " "Parameter \"lpm_width\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597443408432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597443408432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597443408432 ""}  } { { "Float_To_Integer.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Float_To_Integer.v" 643 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1597443408432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_nve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_nve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_nve " "Found entity 1: add_sub_nve" {  } { { "db/add_sub_nve.tdf" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/db/add_sub_nve.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597443408480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597443408480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_nve GUI:GUI_Inst\|Amplitude_Calculator:Amplitude_Calculator_Inst\|Float_To_Integer:Float_To_Integer_CH1_inst\|Float_To_Integer_altfp_convert_l1n:Float_To_Integer_altfp_convert_l1n_component\|lpm_add_sub:add_sub5\|add_sub_nve:auto_generated " "Elaborating entity \"add_sub_nve\" for hierarchy \"GUI:GUI_Inst\|Amplitude_Calculator:Amplitude_Calculator_Inst\|Float_To_Integer:Float_To_Integer_CH1_inst\|Float_To_Integer_altfp_convert_l1n:Float_To_Integer_altfp_convert_l1n_component\|lpm_add_sub:add_sub5\|add_sub_nve:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "f:/quartus_18/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597443408483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub GUI:GUI_Inst\|Amplitude_Calculator:Amplitude_Calculator_Inst\|Float_To_Integer:Float_To_Integer_CH1_inst\|Float_To_Integer_altfp_convert_l1n:Float_To_Integer_altfp_convert_l1n_component\|lpm_add_sub:add_sub7 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"GUI:GUI_Inst\|Amplitude_Calculator:Amplitude_Calculator_Inst\|Float_To_Integer:Float_To_Integer_CH1_inst\|Float_To_Integer_altfp_convert_l1n:Float_To_Integer_altfp_convert_l1n_component\|lpm_add_sub:add_sub7\"" {  } { { "Float_To_Integer.v" "add_sub7" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Float_To_Integer.v" 668 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597443408514 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "GUI:GUI_Inst\|Amplitude_Calculator:Amplitude_Calculator_Inst\|Float_To_Integer:Float_To_Integer_CH1_inst\|Float_To_Integer_altfp_convert_l1n:Float_To_Integer_altfp_convert_l1n_component\|lpm_add_sub:add_sub7 " "Elaborated megafunction instantiation \"GUI:GUI_Inst\|Amplitude_Calculator:Amplitude_Calculator_Inst\|Float_To_Integer:Float_To_Integer_CH1_inst\|Float_To_Integer_altfp_convert_l1n:Float_To_Integer_altfp_convert_l1n_component\|lpm_add_sub:add_sub7\"" {  } { { "Float_To_Integer.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Float_To_Integer.v" 668 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597443408540 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "GUI:GUI_Inst\|Amplitude_Calculator:Amplitude_Calculator_Inst\|Float_To_Integer:Float_To_Integer_CH1_inst\|Float_To_Integer_altfp_convert_l1n:Float_To_Integer_altfp_convert_l1n_component\|lpm_add_sub:add_sub7 " "Instantiated megafunction \"GUI:GUI_Inst\|Amplitude_Calculator:Amplitude_Calculator_Inst\|Float_To_Integer:Float_To_Integer_CH1_inst\|Float_To_Integer_altfp_convert_l1n:Float_To_Integer_altfp_convert_l1n_component\|lpm_add_sub:add_sub7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597443408540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 31 " "Parameter \"lpm_width\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597443408540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597443408540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597443408540 ""}  } { { "Float_To_Integer.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Float_To_Integer.v" 668 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1597443408540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_0gf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_0gf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_0gf " "Found entity 1: add_sub_0gf" {  } { { "db/add_sub_0gf.tdf" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/db/add_sub_0gf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597443408586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597443408586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_0gf GUI:GUI_Inst\|Amplitude_Calculator:Amplitude_Calculator_Inst\|Float_To_Integer:Float_To_Integer_CH1_inst\|Float_To_Integer_altfp_convert_l1n:Float_To_Integer_altfp_convert_l1n_component\|lpm_add_sub:add_sub7\|add_sub_0gf:auto_generated " "Elaborating entity \"add_sub_0gf\" for hierarchy \"GUI:GUI_Inst\|Amplitude_Calculator:Amplitude_Calculator_Inst\|Float_To_Integer:Float_To_Integer_CH1_inst\|Float_To_Integer_altfp_convert_l1n:Float_To_Integer_altfp_convert_l1n_component\|lpm_add_sub:add_sub7\|add_sub_0gf:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "f:/quartus_18/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597443408590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub GUI:GUI_Inst\|Amplitude_Calculator:Amplitude_Calculator_Inst\|Float_To_Integer:Float_To_Integer_CH1_inst\|Float_To_Integer_altfp_convert_l1n:Float_To_Integer_altfp_convert_l1n_component\|lpm_add_sub:add_sub8 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"GUI:GUI_Inst\|Amplitude_Calculator:Amplitude_Calculator_Inst\|Float_To_Integer:Float_To_Integer_CH1_inst\|Float_To_Integer_altfp_convert_l1n:Float_To_Integer_altfp_convert_l1n_component\|lpm_add_sub:add_sub8\"" {  } { { "Float_To_Integer.v" "add_sub8" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Float_To_Integer.v" 693 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597443408637 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "GUI:GUI_Inst\|Amplitude_Calculator:Amplitude_Calculator_Inst\|Float_To_Integer:Float_To_Integer_CH1_inst\|Float_To_Integer_altfp_convert_l1n:Float_To_Integer_altfp_convert_l1n_component\|lpm_add_sub:add_sub8 " "Elaborated megafunction instantiation \"GUI:GUI_Inst\|Amplitude_Calculator:Amplitude_Calculator_Inst\|Float_To_Integer:Float_To_Integer_CH1_inst\|Float_To_Integer_altfp_convert_l1n:Float_To_Integer_altfp_convert_l1n_component\|lpm_add_sub:add_sub8\"" {  } { { "Float_To_Integer.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Float_To_Integer.v" 693 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597443408655 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "GUI:GUI_Inst\|Amplitude_Calculator:Amplitude_Calculator_Inst\|Float_To_Integer:Float_To_Integer_CH1_inst\|Float_To_Integer_altfp_convert_l1n:Float_To_Integer_altfp_convert_l1n_component\|lpm_add_sub:add_sub8 " "Instantiated megafunction \"GUI:GUI_Inst\|Amplitude_Calculator:Amplitude_Calculator_Inst\|Float_To_Integer:Float_To_Integer_CH1_inst\|Float_To_Integer_altfp_convert_l1n:Float_To_Integer_altfp_convert_l1n_component\|lpm_add_sub:add_sub8\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597443408655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 15 " "Parameter \"lpm_width\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597443408655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597443408655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597443408655 ""}  } { { "Float_To_Integer.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Float_To_Integer.v" 693 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1597443408655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_2gf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_2gf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_2gf " "Found entity 1: add_sub_2gf" {  } { { "db/add_sub_2gf.tdf" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/db/add_sub_2gf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597443408702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597443408702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_2gf GUI:GUI_Inst\|Amplitude_Calculator:Amplitude_Calculator_Inst\|Float_To_Integer:Float_To_Integer_CH1_inst\|Float_To_Integer_altfp_convert_l1n:Float_To_Integer_altfp_convert_l1n_component\|lpm_add_sub:add_sub8\|add_sub_2gf:auto_generated " "Elaborating entity \"add_sub_2gf\" for hierarchy \"GUI:GUI_Inst\|Amplitude_Calculator:Amplitude_Calculator_Inst\|Float_To_Integer:Float_To_Integer_CH1_inst\|Float_To_Integer_altfp_convert_l1n:Float_To_Integer_altfp_convert_l1n_component\|lpm_add_sub:add_sub8\|add_sub_2gf:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "f:/quartus_18/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597443408705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub GUI:GUI_Inst\|Amplitude_Calculator:Amplitude_Calculator_Inst\|Float_To_Integer:Float_To_Integer_CH1_inst\|Float_To_Integer_altfp_convert_l1n:Float_To_Integer_altfp_convert_l1n_component\|lpm_add_sub:add_sub9 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"GUI:GUI_Inst\|Amplitude_Calculator:Amplitude_Calculator_Inst\|Float_To_Integer:Float_To_Integer_CH1_inst\|Float_To_Integer_altfp_convert_l1n:Float_To_Integer_altfp_convert_l1n_component\|lpm_add_sub:add_sub9\"" {  } { { "Float_To_Integer.v" "add_sub9" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Float_To_Integer.v" 718 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597443408734 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "GUI:GUI_Inst\|Amplitude_Calculator:Amplitude_Calculator_Inst\|Float_To_Integer:Float_To_Integer_CH1_inst\|Float_To_Integer_altfp_convert_l1n:Float_To_Integer_altfp_convert_l1n_component\|lpm_add_sub:add_sub9 " "Elaborated megafunction instantiation \"GUI:GUI_Inst\|Amplitude_Calculator:Amplitude_Calculator_Inst\|Float_To_Integer:Float_To_Integer_CH1_inst\|Float_To_Integer_altfp_convert_l1n:Float_To_Integer_altfp_convert_l1n_component\|lpm_add_sub:add_sub9\"" {  } { { "Float_To_Integer.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Float_To_Integer.v" 718 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597443408750 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "GUI:GUI_Inst\|Amplitude_Calculator:Amplitude_Calculator_Inst\|Float_To_Integer:Float_To_Integer_CH1_inst\|Float_To_Integer_altfp_convert_l1n:Float_To_Integer_altfp_convert_l1n_component\|lpm_add_sub:add_sub9 " "Instantiated megafunction \"GUI:GUI_Inst\|Amplitude_Calculator:Amplitude_Calculator_Inst\|Float_To_Integer:Float_To_Integer_CH1_inst\|Float_To_Integer_altfp_convert_l1n:Float_To_Integer_altfp_convert_l1n_component\|lpm_add_sub:add_sub9\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597443408750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597443408750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597443408750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597443408750 ""}  } { { "Float_To_Integer.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Float_To_Integer.v" 718 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1597443408750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_81f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_81f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_81f " "Found entity 1: add_sub_81f" {  } { { "db/add_sub_81f.tdf" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/db/add_sub_81f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597443408805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597443408805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_81f GUI:GUI_Inst\|Amplitude_Calculator:Amplitude_Calculator_Inst\|Float_To_Integer:Float_To_Integer_CH1_inst\|Float_To_Integer_altfp_convert_l1n:Float_To_Integer_altfp_convert_l1n_component\|lpm_add_sub:add_sub9\|add_sub_81f:auto_generated " "Elaborating entity \"add_sub_81f\" for hierarchy \"GUI:GUI_Inst\|Amplitude_Calculator:Amplitude_Calculator_Inst\|Float_To_Integer:Float_To_Integer_CH1_inst\|Float_To_Integer_altfp_convert_l1n:Float_To_Integer_altfp_convert_l1n_component\|lpm_add_sub:add_sub9\|add_sub_81f:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "f:/quartus_18/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597443408809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare GUI:GUI_Inst\|Amplitude_Calculator:Amplitude_Calculator_Inst\|Float_To_Integer:Float_To_Integer_CH1_inst\|Float_To_Integer_altfp_convert_l1n:Float_To_Integer_altfp_convert_l1n_component\|lpm_compare:cmpr1 " "Elaborating entity \"lpm_compare\" for hierarchy \"GUI:GUI_Inst\|Amplitude_Calculator:Amplitude_Calculator_Inst\|Float_To_Integer:Float_To_Integer_CH1_inst\|Float_To_Integer_altfp_convert_l1n:Float_To_Integer_altfp_convert_l1n_component\|lpm_compare:cmpr1\"" {  } { { "Float_To_Integer.v" "cmpr1" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Float_To_Integer.v" 744 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597443408848 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "GUI:GUI_Inst\|Amplitude_Calculator:Amplitude_Calculator_Inst\|Float_To_Integer:Float_To_Integer_CH1_inst\|Float_To_Integer_altfp_convert_l1n:Float_To_Integer_altfp_convert_l1n_component\|lpm_compare:cmpr1 " "Elaborated megafunction instantiation \"GUI:GUI_Inst\|Amplitude_Calculator:Amplitude_Calculator_Inst\|Float_To_Integer:Float_To_Integer_CH1_inst\|Float_To_Integer_altfp_convert_l1n:Float_To_Integer_altfp_convert_l1n_component\|lpm_compare:cmpr1\"" {  } { { "Float_To_Integer.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Float_To_Integer.v" 744 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597443408865 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "GUI:GUI_Inst\|Amplitude_Calculator:Amplitude_Calculator_Inst\|Float_To_Integer:Float_To_Integer_CH1_inst\|Float_To_Integer_altfp_convert_l1n:Float_To_Integer_altfp_convert_l1n_component\|lpm_compare:cmpr1 " "Instantiated megafunction \"GUI:GUI_Inst\|Amplitude_Calculator:Amplitude_Calculator_Inst\|Float_To_Integer:Float_To_Integer_CH1_inst\|Float_To_Integer_altfp_convert_l1n:Float_To_Integer_altfp_convert_l1n_component\|lpm_compare:cmpr1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597443408865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597443408865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597443408865 ""}  } { { "Float_To_Integer.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Float_To_Integer.v" 744 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1597443408865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_90h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_90h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_90h " "Found entity 1: cmpr_90h" {  } { { "db/cmpr_90h.tdf" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/db/cmpr_90h.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597443408914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597443408914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_90h GUI:GUI_Inst\|Amplitude_Calculator:Amplitude_Calculator_Inst\|Float_To_Integer:Float_To_Integer_CH1_inst\|Float_To_Integer_altfp_convert_l1n:Float_To_Integer_altfp_convert_l1n_component\|lpm_compare:cmpr1\|cmpr_90h:auto_generated " "Elaborating entity \"cmpr_90h\" for hierarchy \"GUI:GUI_Inst\|Amplitude_Calculator:Amplitude_Calculator_Inst\|Float_To_Integer:Float_To_Integer_CH1_inst\|Float_To_Integer_altfp_convert_l1n:Float_To_Integer_altfp_convert_l1n_component\|lpm_compare:cmpr1\|cmpr_90h:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "f:/quartus_18/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597443408916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare GUI:GUI_Inst\|Amplitude_Calculator:Amplitude_Calculator_Inst\|Float_To_Integer:Float_To_Integer_CH1_inst\|Float_To_Integer_altfp_convert_l1n:Float_To_Integer_altfp_convert_l1n_component\|lpm_compare:cmpr2 " "Elaborating entity \"lpm_compare\" for hierarchy \"GUI:GUI_Inst\|Amplitude_Calculator:Amplitude_Calculator_Inst\|Float_To_Integer:Float_To_Integer_CH1_inst\|Float_To_Integer_altfp_convert_l1n:Float_To_Integer_altfp_convert_l1n_component\|lpm_compare:cmpr2\"" {  } { { "Float_To_Integer.v" "cmpr2" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Float_To_Integer.v" 769 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597443408943 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "GUI:GUI_Inst\|Amplitude_Calculator:Amplitude_Calculator_Inst\|Float_To_Integer:Float_To_Integer_CH1_inst\|Float_To_Integer_altfp_convert_l1n:Float_To_Integer_altfp_convert_l1n_component\|lpm_compare:cmpr2 " "Elaborated megafunction instantiation \"GUI:GUI_Inst\|Amplitude_Calculator:Amplitude_Calculator_Inst\|Float_To_Integer:Float_To_Integer_CH1_inst\|Float_To_Integer_altfp_convert_l1n:Float_To_Integer_altfp_convert_l1n_component\|lpm_compare:cmpr2\"" {  } { { "Float_To_Integer.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Float_To_Integer.v" 769 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597443408958 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "GUI:GUI_Inst\|Amplitude_Calculator:Amplitude_Calculator_Inst\|Float_To_Integer:Float_To_Integer_CH1_inst\|Float_To_Integer_altfp_convert_l1n:Float_To_Integer_altfp_convert_l1n_component\|lpm_compare:cmpr2 " "Instantiated megafunction \"GUI:GUI_Inst\|Amplitude_Calculator:Amplitude_Calculator_Inst\|Float_To_Integer:Float_To_Integer_CH1_inst\|Float_To_Integer_altfp_convert_l1n:Float_To_Integer_altfp_convert_l1n_component\|lpm_compare:cmpr2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597443408958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597443408958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597443408958 ""}  } { { "Float_To_Integer.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Float_To_Integer.v" 769 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1597443408958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_vlg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_vlg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_vlg " "Found entity 1: cmpr_vlg" {  } { { "db/cmpr_vlg.tdf" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/db/cmpr_vlg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597443409014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597443409014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_vlg GUI:GUI_Inst\|Amplitude_Calculator:Amplitude_Calculator_Inst\|Float_To_Integer:Float_To_Integer_CH1_inst\|Float_To_Integer_altfp_convert_l1n:Float_To_Integer_altfp_convert_l1n_component\|lpm_compare:cmpr2\|cmpr_vlg:auto_generated " "Elaborating entity \"cmpr_vlg\" for hierarchy \"GUI:GUI_Inst\|Amplitude_Calculator:Amplitude_Calculator_Inst\|Float_To_Integer:Float_To_Integer_CH1_inst\|Float_To_Integer_altfp_convert_l1n:Float_To_Integer_altfp_convert_l1n_component\|lpm_compare:cmpr2\|cmpr_vlg:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "f:/quartus_18/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597443409017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare GUI:GUI_Inst\|Amplitude_Calculator:Amplitude_Calculator_Inst\|Float_To_Integer:Float_To_Integer_CH1_inst\|Float_To_Integer_altfp_convert_l1n:Float_To_Integer_altfp_convert_l1n_component\|lpm_compare:max_shift_compare " "Elaborating entity \"lpm_compare\" for hierarchy \"GUI:GUI_Inst\|Amplitude_Calculator:Amplitude_Calculator_Inst\|Float_To_Integer:Float_To_Integer_CH1_inst\|Float_To_Integer_altfp_convert_l1n:Float_To_Integer_altfp_convert_l1n_component\|lpm_compare:max_shift_compare\"" {  } { { "Float_To_Integer.v" "max_shift_compare" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Float_To_Integer.v" 819 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597443409064 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "GUI:GUI_Inst\|Amplitude_Calculator:Amplitude_Calculator_Inst\|Float_To_Integer:Float_To_Integer_CH1_inst\|Float_To_Integer_altfp_convert_l1n:Float_To_Integer_altfp_convert_l1n_component\|lpm_compare:max_shift_compare " "Elaborated megafunction instantiation \"GUI:GUI_Inst\|Amplitude_Calculator:Amplitude_Calculator_Inst\|Float_To_Integer:Float_To_Integer_CH1_inst\|Float_To_Integer_altfp_convert_l1n:Float_To_Integer_altfp_convert_l1n_component\|lpm_compare:max_shift_compare\"" {  } { { "Float_To_Integer.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Float_To_Integer.v" 819 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597443409077 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "GUI:GUI_Inst\|Amplitude_Calculator:Amplitude_Calculator_Inst\|Float_To_Integer:Float_To_Integer_CH1_inst\|Float_To_Integer_altfp_convert_l1n:Float_To_Integer_altfp_convert_l1n_component\|lpm_compare:max_shift_compare " "Instantiated megafunction \"GUI:GUI_Inst\|Amplitude_Calculator:Amplitude_Calculator_Inst\|Float_To_Integer:Float_To_Integer_CH1_inst\|Float_To_Integer_altfp_convert_l1n:Float_To_Integer_altfp_convert_l1n_component\|lpm_compare:max_shift_compare\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597443409077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 6 " "Parameter \"lpm_width\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597443409077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597443409077 ""}  } { { "Float_To_Integer.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Float_To_Integer.v" 819 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1597443409077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_0mg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_0mg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_0mg " "Found entity 1: cmpr_0mg" {  } { { "db/cmpr_0mg.tdf" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/db/cmpr_0mg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597443409119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597443409119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_0mg GUI:GUI_Inst\|Amplitude_Calculator:Amplitude_Calculator_Inst\|Float_To_Integer:Float_To_Integer_CH1_inst\|Float_To_Integer_altfp_convert_l1n:Float_To_Integer_altfp_convert_l1n_component\|lpm_compare:max_shift_compare\|cmpr_0mg:auto_generated " "Elaborating entity \"cmpr_0mg\" for hierarchy \"GUI:GUI_Inst\|Amplitude_Calculator:Amplitude_Calculator_Inst\|Float_To_Integer:Float_To_Integer_CH1_inst\|Float_To_Integer_altfp_convert_l1n:Float_To_Integer_altfp_convert_l1n_component\|lpm_compare:max_shift_compare\|cmpr_0mg:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "f:/quartus_18/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597443409122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SRAM_Control SRAM_Control:SRAM_Control_Inst " "Elaborating entity \"SRAM_Control\" for hierarchy \"SRAM_Control:SRAM_Control_Inst\"" {  } { { "Top.v" "SRAM_Control_Inst" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Top.v" 251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597443409341 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 SRAM_Control.v(31) " "Verilog HDL assignment warning at SRAM_Control.v(31): truncated value with size 32 to match size of target (1)" {  } { { "SRAM_Control.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/SRAM_Control.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443409342 "|Top|SRAM_Control:SRAM_Control_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 SRAM_Control.v(34) " "Verilog HDL assignment warning at SRAM_Control.v(34): truncated value with size 32 to match size of target (1)" {  } { { "SRAM_Control.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/SRAM_Control.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443409342 "|Top|SRAM_Control:SRAM_Control_Inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Reset SRAM_Control.v(39) " "Verilog HDL Always Construct warning at SRAM_Control.v(39): variable \"Reset\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "SRAM_Control.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/SRAM_Control.v" 39 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1597443409342 "|Top|SRAM_Control:SRAM_Control_Inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ScreenActiveStart_Flag SRAM_Control.v(42) " "Verilog HDL Always Construct warning at SRAM_Control.v(42): variable \"ScreenActiveStart_Flag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "SRAM_Control.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/SRAM_Control.v" 42 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1597443409342 "|Top|SRAM_Control:SRAM_Control_Inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ScreenActiveFinish_Flag SRAM_Control.v(43) " "Verilog HDL Always Construct warning at SRAM_Control.v(43): variable \"ScreenActiveFinish_Flag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "SRAM_Control.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/SRAM_Control.v" 43 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1597443409343 "|Top|SRAM_Control:SRAM_Control_Inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "StartFlagDetected SRAM_Control.v(37) " "Verilog HDL Always Construct warning at SRAM_Control.v(37): inferring latch(es) for variable \"StartFlagDetected\", which holds its previous value in one or more paths through the always construct" {  } { { "SRAM_Control.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/SRAM_Control.v" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1597443409343 "|Top|SRAM_Control:SRAM_Control_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 SRAM_Control.v(48) " "Verilog HDL assignment warning at SRAM_Control.v(48): truncated value with size 32 to match size of target (1)" {  } { { "SRAM_Control.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/SRAM_Control.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443409343 "|Top|SRAM_Control:SRAM_Control_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 SRAM_Control.v(62) " "Verilog HDL assignment warning at SRAM_Control.v(62): truncated value with size 32 to match size of target (20)" {  } { { "SRAM_Control.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/SRAM_Control.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443409343 "|Top|SRAM_Control:SRAM_Control_Inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ScreenCapture SRAM_Control.v(96) " "Verilog HDL Always Construct warning at SRAM_Control.v(96): variable \"ScreenCapture\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "SRAM_Control.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/SRAM_Control.v" 96 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1597443409344 "|Top|SRAM_Control:SRAM_Control_Inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ScreenActiveStart_Flag SRAM_Control.v(96) " "Verilog HDL Always Construct warning at SRAM_Control.v(96): variable \"ScreenActiveStart_Flag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "SRAM_Control.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/SRAM_Control.v" 96 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1597443409344 "|Top|SRAM_Control:SRAM_Control_Inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ScreenCapture SRAM_Control.v(97) " "Verilog HDL Always Construct warning at SRAM_Control.v(97): variable \"ScreenCapture\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "SRAM_Control.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/SRAM_Control.v" 97 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1597443409344 "|Top|SRAM_Control:SRAM_Control_Inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ScreenActiveFinish_Flag SRAM_Control.v(97) " "Verilog HDL Always Construct warning at SRAM_Control.v(97): variable \"ScreenActiveFinish_Flag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "SRAM_Control.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/SRAM_Control.v" 97 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1597443409344 "|Top|SRAM_Control:SRAM_Control_Inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "IgniteAddressing SRAM_Control.v(94) " "Verilog HDL Always Construct warning at SRAM_Control.v(94): inferring latch(es) for variable \"IgniteAddressing\", which holds its previous value in one or more paths through the always construct" {  } { { "SRAM_Control.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/SRAM_Control.v" 94 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1597443409344 "|Top|SRAM_Control:SRAM_Control_Inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IgniteAddressing SRAM_Control.v(94) " "Inferred latch for \"IgniteAddressing\" at SRAM_Control.v(94)" {  } { { "SRAM_Control.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/SRAM_Control.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597443409345 "|Top|SRAM_Control:SRAM_Control_Inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "StartFlagDetected SRAM_Control.v(42) " "Inferred latch for \"StartFlagDetected\" at SRAM_Control.v(42)" {  } { { "SRAM_Control.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/SRAM_Control.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597443409346 "|Top|SRAM_Control:SRAM_Control_Inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memory_Management Memory_Management:Memory_Management_Inst " "Elaborating entity \"Memory_Management\" for hierarchy \"Memory_Management:Memory_Management_Inst\"" {  } { { "Top.v" "Memory_Management_Inst" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Top.v" 275 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597443409369 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Output_Color_Fig_Guide Memory_Management.v(76) " "Verilog HDL Always Construct warning at Memory_Management.v(76): variable \"Output_Color_Fig_Guide\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Memory_Management.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Memory_Management.v" 76 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1597443409370 "|Top|Memory_Management:Memory_Management_Inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Output_Color_Fig_Freq Memory_Management.v(77) " "Verilog HDL Always Construct warning at Memory_Management.v(77): variable \"Output_Color_Fig_Freq\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Memory_Management.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Memory_Management.v" 77 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1597443409370 "|Top|Memory_Management:Memory_Management_Inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Output_Color_Fig_Amplitude Memory_Management.v(78) " "Verilog HDL Always Construct warning at Memory_Management.v(78): variable \"Output_Color_Fig_Amplitude\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Memory_Management.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Memory_Management.v" 78 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1597443409370 "|Top|Memory_Management:Memory_Management_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 Memory_Management.v(99) " "Verilog HDL assignment warning at Memory_Management.v(99): truncated value with size 32 to match size of target (14)" {  } { { "Memory_Management.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Memory_Management.v" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443409371 "|Top|Memory_Management:Memory_Management_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 Memory_Management.v(112) " "Verilog HDL assignment warning at Memory_Management.v(112): truncated value with size 32 to match size of target (14)" {  } { { "Memory_Management.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Memory_Management.v" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597443409371 "|Top|Memory_Management:Memory_Management_Inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Font_ROM Memory_Management:Memory_Management_Inst\|Font_ROM:Font_ROM_inst " "Elaborating entity \"Font_ROM\" for hierarchy \"Memory_Management:Memory_Management_Inst\|Font_ROM:Font_ROM_inst\"" {  } { { "Memory_Management.v" "Font_ROM_inst" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Memory_Management.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597443409402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Memory_Management:Memory_Management_Inst\|Font_ROM:Font_ROM_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Memory_Management:Memory_Management_Inst\|Font_ROM:Font_ROM_inst\|altsyncram:altsyncram_component\"" {  } { { "Font_ROM.v" "altsyncram_component" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Font_ROM.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597443409436 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Memory_Management:Memory_Management_Inst\|Font_ROM:Font_ROM_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Memory_Management:Memory_Management_Inst\|Font_ROM:Font_ROM_inst\|altsyncram:altsyncram_component\"" {  } { { "Font_ROM.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Font_ROM.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597443409457 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Memory_Management:Memory_Management_Inst\|Font_ROM:Font_ROM_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"Memory_Management:Memory_Management_Inst\|Font_ROM:Font_ROM_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597443409458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597443409458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597443409458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../font_rom.mif " "Parameter \"init_file\" = \"../font_rom.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597443409458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597443409458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597443409458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597443409458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597443409458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597443409458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597443409458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597443409458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597443409458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597443409458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597443409458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597443409458 ""}  } { { "Font_ROM.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Font_ROM.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1597443409458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s8c1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s8c1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s8c1 " "Found entity 1: altsyncram_s8c1" {  } { { "db/altsyncram_s8c1.tdf" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/db/altsyncram_s8c1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597443409512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597443409512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_s8c1 Memory_Management:Memory_Management_Inst\|Font_ROM:Font_ROM_inst\|altsyncram:altsyncram_component\|altsyncram_s8c1:auto_generated " "Elaborating entity \"altsyncram_s8c1\" for hierarchy \"Memory_Management:Memory_Management_Inst\|Font_ROM:Font_ROM_inst\|altsyncram:altsyncram_component\|altsyncram_s8c1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "f:/quartus_18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597443409514 ""}
{ "Warning" "WMIO_MIO_MIF_REINITIALIZED_WARNING" "2048 2048 2048 10 " "2048 out of 2048 addresses are reinitialized. The latest initialized data will replace the existing data. There are 2048 warnings found, and 10 warnings are reported." { { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "0 " "Memory Initialization File address 0 is reinitialized" {  } { { "" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/" 9 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1597443409529 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "1 " "Memory Initialization File address 1 is reinitialized" {  } { { "" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/" 10 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1597443409529 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "2 " "Memory Initialization File address 2 is reinitialized" {  } { { "" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/" 11 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1597443409529 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "3 " "Memory Initialization File address 3 is reinitialized" {  } { { "" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/" 12 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1597443409529 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "4 " "Memory Initialization File address 4 is reinitialized" {  } { { "" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/" 13 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1597443409529 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "5 " "Memory Initialization File address 5 is reinitialized" {  } { { "" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/" 14 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1597443409529 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "6 " "Memory Initialization File address 6 is reinitialized" {  } { { "" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/" 15 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1597443409529 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "7 " "Memory Initialization File address 7 is reinitialized" {  } { { "" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/" 16 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1597443409529 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "8 " "Memory Initialization File address 8 is reinitialized" {  } { { "" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/" 17 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1597443409529 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "9 " "Memory Initialization File address 9 is reinitialized" {  } { { "" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/" 18 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1597443409529 ""}  } { { "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/font_rom.mif" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/font_rom.mif" 1 -1 0 } }  } 0 113031 "%1!u! out of %2!d! addresses are reinitialized. The latest initialized data will replace the existing data. There are %3!u! warnings found, and %4!u! warnings are reported." 0 0 "Analysis & Synthesis" 0 -1 1597443409529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Strings Memory_Management:Memory_Management_Inst\|Strings:Strings_Inst " "Elaborating entity \"Strings\" for hierarchy \"Memory_Management:Memory_Management_Inst\|Strings:Strings_Inst\"" {  } { { "Memory_Management.v" "Strings_Inst" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Memory_Management.v" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597443409586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Long_Strings Memory_Management:Memory_Management_Inst\|Long_Strings:Long_Strings_Inst " "Elaborating entity \"Long_Strings\" for hierarchy \"Memory_Management:Memory_Management_Inst\|Long_Strings:Long_Strings_Inst\"" {  } { { "Memory_Management.v" "Long_Strings_Inst" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Memory_Management.v" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597443409609 ""}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Long_Strings.v(50) " "Verilog HDL Case Statement warning at Long_Strings.v(50): case item expression never matches the case expression" {  } { { "Long_Strings.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Long_Strings.v" 50 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1597443409611 "|Top|Memory_Management:Memory_Management_Inst|Long_Strings:Long_Strings_Inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM1_CH1 Memory_Management:Memory_Management_Inst\|RAM1_CH1:RAM1_CH1_inst " "Elaborating entity \"RAM1_CH1\" for hierarchy \"Memory_Management:Memory_Management_Inst\|RAM1_CH1:RAM1_CH1_inst\"" {  } { { "Memory_Management.v" "RAM1_CH1_inst" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Memory_Management.v" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597443409672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Memory_Management:Memory_Management_Inst\|RAM1_CH1:RAM1_CH1_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Memory_Management:Memory_Management_Inst\|RAM1_CH1:RAM1_CH1_inst\|altsyncram:altsyncram_component\"" {  } { { "RAM1_CH1.v" "altsyncram_component" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/RAM1_CH1.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597443409701 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Memory_Management:Memory_Management_Inst\|RAM1_CH1:RAM1_CH1_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Memory_Management:Memory_Management_Inst\|RAM1_CH1:RAM1_CH1_inst\|altsyncram:altsyncram_component\"" {  } { { "RAM1_CH1.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/RAM1_CH1.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597443409740 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Memory_Management:Memory_Management_Inst\|RAM1_CH1:RAM1_CH1_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"Memory_Management:Memory_Management_Inst\|RAM1_CH1:RAM1_CH1_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597443409740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597443409740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597443409740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=R1C1 " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=R1C1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597443409740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597443409740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 15360 " "Parameter \"numwords_a\" = \"15360\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597443409740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597443409740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597443409740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597443409740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597443409740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597443409740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597443409740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597443409740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 12 " "Parameter \"width_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597443409740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597443409740 ""}  } { { "RAM1_CH1.v" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/RAM1_CH1.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1597443409740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_adj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_adj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_adj1 " "Found entity 1: altsyncram_adj1" {  } { { "db/altsyncram_adj1.tdf" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/db/altsyncram_adj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597443409793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597443409793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_adj1 Memory_Management:Memory_Management_Inst\|RAM1_CH1:RAM1_CH1_inst\|altsyncram:altsyncram_component\|altsyncram_adj1:auto_generated " "Elaborating entity \"altsyncram_adj1\" for hierarchy \"Memory_Management:Memory_Management_Inst\|RAM1_CH1:RAM1_CH1_inst\|altsyncram:altsyncram_component\|altsyncram_adj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "f:/quartus_18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597443409797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bs92.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bs92.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bs92 " "Found entity 1: altsyncram_bs92" {  } { { "db/altsyncram_bs92.tdf" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/db/altsyncram_bs92.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597443409856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597443409856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_bs92 Memory_Management:Memory_Management_Inst\|RAM1_CH1:RAM1_CH1_inst\|altsyncram:altsyncram_component\|altsyncram_adj1:auto_generated\|altsyncram_bs92:altsyncram1 " "Elaborating entity \"altsyncram_bs92\" for hierarchy \"Memory_Management:Memory_Management_Inst\|RAM1_CH1:RAM1_CH1_inst\|altsyncram:altsyncram_component\|altsyncram_adj1:auto_generated\|altsyncram_bs92:altsyncram1\"" {  } { { "db/altsyncram_adj1.tdf" "altsyncram1" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/db/altsyncram_adj1.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597443409860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_jsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_jsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_jsa " "Found entity 1: decode_jsa" {  } { { "db/decode_jsa.tdf" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/db/decode_jsa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597443409931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597443409931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_jsa Memory_Management:Memory_Management_Inst\|RAM1_CH1:RAM1_CH1_inst\|altsyncram:altsyncram_component\|altsyncram_adj1:auto_generated\|altsyncram_bs92:altsyncram1\|decode_jsa:decode4 " "Elaborating entity \"decode_jsa\" for hierarchy \"Memory_Management:Memory_Management_Inst\|RAM1_CH1:RAM1_CH1_inst\|altsyncram:altsyncram_component\|altsyncram_adj1:auto_generated\|altsyncram_bs92:altsyncram1\|decode_jsa:decode4\"" {  } { { "db/altsyncram_bs92.tdf" "decode4" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/db/altsyncram_bs92.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597443409936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_c8a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_c8a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_c8a " "Found entity 1: decode_c8a" {  } { { "db/decode_c8a.tdf" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/db/decode_c8a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597443409995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597443409995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_c8a Memory_Management:Memory_Management_Inst\|RAM1_CH1:RAM1_CH1_inst\|altsyncram:altsyncram_component\|altsyncram_adj1:auto_generated\|altsyncram_bs92:altsyncram1\|decode_c8a:rden_decode_a " "Elaborating entity \"decode_c8a\" for hierarchy \"Memory_Management:Memory_Management_Inst\|RAM1_CH1:RAM1_CH1_inst\|altsyncram:altsyncram_component\|altsyncram_adj1:auto_generated\|altsyncram_bs92:altsyncram1\|decode_c8a:rden_decode_a\"" {  } { { "db/altsyncram_bs92.tdf" "rden_decode_a" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/db/altsyncram_bs92.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597443410000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_eob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_eob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_eob " "Found entity 1: mux_eob" {  } { { "db/mux_eob.tdf" "" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/db/mux_eob.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597443410077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597443410077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_eob Memory_Management:Memory_Management_Inst\|RAM1_CH1:RAM1_CH1_inst\|altsyncram:altsyncram_component\|altsyncram_adj1:auto_generated\|altsyncram_bs92:altsyncram1\|mux_eob:mux6 " "Elaborating entity \"mux_eob\" for hierarchy \"Memory_Management:Memory_Management_Inst\|RAM1_CH1:RAM1_CH1_inst\|altsyncram:altsyncram_component\|altsyncram_adj1:auto_generated\|altsyncram_bs92:altsyncram1\|mux_eob:mux6\"" {  } { { "db/altsyncram_bs92.tdf" "mux6" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/db/altsyncram_bs92.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597443410083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom Memory_Management:Memory_Management_Inst\|RAM1_CH1:RAM1_CH1_inst\|altsyncram:altsyncram_component\|altsyncram_adj1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"Memory_Management:Memory_Management_Inst\|RAM1_CH1:RAM1_CH1_inst\|altsyncram:altsyncram_component\|altsyncram_adj1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_adj1.tdf" "mgl_prim2" { Text "M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/db/altsyncram_adj1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597443410249 ""}
