

================================================================
== Vitis HLS Report for 'float_safe_softmax_Pipeline_normalize_blocks'
================================================================
* Date:           Sun Oct 12 09:48:17 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        activation_accelerator
* Solution:       baseline (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.057 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     4108|     4108|  41.080 us|  41.080 us|  4108|  4108|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- normalize_blocks  |     4106|     4106|        12|          1|          1|  4096|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      38|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      36|    -|
|Register         |        -|     -|     500|      32|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     500|     106|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------+------------------------------+---------+----+---+----+-----+
    |              Instance             |            Module            | BRAM_18K| DSP| FF| LUT| URAM|
    +-----------------------------------+------------------------------+---------+----+---+----+-----+
    |fdiv_32ns_32ns_32_9_no_dsp_1_U233  |fdiv_32ns_32ns_32_9_no_dsp_1  |        0|   0|  0|   0|    0|
    |fdiv_32ns_32ns_32_9_no_dsp_1_U234  |fdiv_32ns_32ns_32_9_no_dsp_1  |        0|   0|  0|   0|    0|
    |fdiv_32ns_32ns_32_9_no_dsp_1_U235  |fdiv_32ns_32ns_32_9_no_dsp_1  |        0|   0|  0|   0|    0|
    |fdiv_32ns_32ns_32_9_no_dsp_1_U236  |fdiv_32ns_32ns_32_9_no_dsp_1  |        0|   0|  0|   0|    0|
    |fdiv_32ns_32ns_32_9_no_dsp_1_U237  |fdiv_32ns_32ns_32_9_no_dsp_1  |        0|   0|  0|   0|    0|
    |fdiv_32ns_32ns_32_9_no_dsp_1_U238  |fdiv_32ns_32ns_32_9_no_dsp_1  |        0|   0|  0|   0|    0|
    +-----------------------------------+------------------------------+---------+----+---+----+-----+
    |Total                              |                              |        0|   0|  0|   0|    0|
    +-----------------------------------+------------------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln304_fu_374_p2  |         +|   0|  0|  23|          16|           4|
    |or_ln313_fu_504_p2   |        or|   0|  0|  13|          13|           1|
    |ap_enable_pp0        |       xor|   0|  0|   2|           1|           2|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  38|          30|           7|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i       |   9|          2|   16|         32|
    |idx_fu_80                |   9|          2|   16|         32|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   34|         68|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |exp_x_1_load_reg_591               |  32|   0|   32|          0|
    |exp_x_2_load_reg_596               |  32|   0|   32|          0|
    |exp_x_3_load_reg_601               |  32|   0|   32|          0|
    |exp_x_4_load_reg_606               |  32|   0|   32|          0|
    |exp_x_5_load_reg_611               |  32|   0|   32|          0|
    |exp_x_6_load_reg_616               |  32|   0|   32|          0|
    |exp_x_7_load_reg_621               |  32|   0|   32|          0|
    |exp_x_load_reg_586                 |  32|   0|   32|          0|
    |idx_fu_80                          |  16|   0|   16|          0|
    |lshr_ln313_1_reg_545               |  13|   0|   13|          0|
    |trunc_ln313_1_reg_631              |  16|   0|   16|          0|
    |trunc_ln313_2_reg_636              |  16|   0|   16|          0|
    |trunc_ln313_3_reg_641              |  16|   0|   16|          0|
    |trunc_ln313_4_reg_646              |  16|   0|   16|          0|
    |trunc_ln313_5_reg_651              |  16|   0|   16|          0|
    |trunc_ln313_6_reg_656              |  16|   0|   16|          0|
    |trunc_ln313_7_reg_661              |  16|   0|   16|          0|
    |trunc_ln5_reg_626                  |  16|   0|   16|          0|
    |lshr_ln313_1_reg_545               |  64|  32|   13|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 500|  32|  449|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------------------------------------------------------------+-----+-----+------------+-----------------------------------------------------------------------------+--------------+
|                                       RTL Ports                                      | Dir | Bits|  Protocol  |                                Source Object                                |    C Type    |
+--------------------------------------------------------------------------------------+-----+-----+------------+-----------------------------------------------------------------------------+--------------+
|ap_clk                                                                                |   in|    1|  ap_ctrl_hs|                                 float_safe_softmax_Pipeline_normalize_blocks|  return value|
|ap_rst                                                                                |   in|    1|  ap_ctrl_hs|                                 float_safe_softmax_Pipeline_normalize_blocks|  return value|
|ap_start                                                                              |   in|    1|  ap_ctrl_hs|                                 float_safe_softmax_Pipeline_normalize_blocks|  return value|
|ap_done                                                                               |  out|    1|  ap_ctrl_hs|                                 float_safe_softmax_Pipeline_normalize_blocks|  return value|
|ap_idle                                                                               |  out|    1|  ap_ctrl_hs|                                 float_safe_softmax_Pipeline_normalize_blocks|  return value|
|ap_ready                                                                              |  out|    1|  ap_ctrl_hs|                                 float_safe_softmax_Pipeline_normalize_blocks|  return value|
|grp_fu_769_p_din0                                                                     |  out|   32|  ap_ctrl_hs|                                 float_safe_softmax_Pipeline_normalize_blocks|  return value|
|grp_fu_769_p_din1                                                                     |  out|   32|  ap_ctrl_hs|                                 float_safe_softmax_Pipeline_normalize_blocks|  return value|
|grp_fu_769_p_dout0                                                                    |   in|   32|  ap_ctrl_hs|                                 float_safe_softmax_Pipeline_normalize_blocks|  return value|
|grp_fu_769_p_ce                                                                       |  out|    1|  ap_ctrl_hs|                                 float_safe_softmax_Pipeline_normalize_blocks|  return value|
|grp_fu_773_p_din0                                                                     |  out|   32|  ap_ctrl_hs|                                 float_safe_softmax_Pipeline_normalize_blocks|  return value|
|grp_fu_773_p_din1                                                                     |  out|   32|  ap_ctrl_hs|                                 float_safe_softmax_Pipeline_normalize_blocks|  return value|
|grp_fu_773_p_dout0                                                                    |   in|   32|  ap_ctrl_hs|                                 float_safe_softmax_Pipeline_normalize_blocks|  return value|
|grp_fu_773_p_ce                                                                       |  out|    1|  ap_ctrl_hs|                                 float_safe_softmax_Pipeline_normalize_blocks|  return value|
|exp_x_address0                                                                        |  out|   12|   ap_memory|                                                                        exp_x|         array|
|exp_x_ce0                                                                             |  out|    1|   ap_memory|                                                                        exp_x|         array|
|exp_x_q0                                                                              |   in|   32|   ap_memory|                                                                        exp_x|         array|
|sum_31                                                                                |   in|   32|     ap_none|                                                                       sum_31|        scalar|
|exp_x_1_address0                                                                      |  out|   12|   ap_memory|                                                                      exp_x_1|         array|
|exp_x_1_ce0                                                                           |  out|    1|   ap_memory|                                                                      exp_x_1|         array|
|exp_x_1_q0                                                                            |   in|   32|   ap_memory|                                                                      exp_x_1|         array|
|exp_x_2_address0                                                                      |  out|   12|   ap_memory|                                                                      exp_x_2|         array|
|exp_x_2_ce0                                                                           |  out|    1|   ap_memory|                                                                      exp_x_2|         array|
|exp_x_2_q0                                                                            |   in|   32|   ap_memory|                                                                      exp_x_2|         array|
|exp_x_3_address0                                                                      |  out|   12|   ap_memory|                                                                      exp_x_3|         array|
|exp_x_3_ce0                                                                           |  out|    1|   ap_memory|                                                                      exp_x_3|         array|
|exp_x_3_q0                                                                            |   in|   32|   ap_memory|                                                                      exp_x_3|         array|
|exp_x_4_address0                                                                      |  out|   12|   ap_memory|                                                                      exp_x_4|         array|
|exp_x_4_ce0                                                                           |  out|    1|   ap_memory|                                                                      exp_x_4|         array|
|exp_x_4_q0                                                                            |   in|   32|   ap_memory|                                                                      exp_x_4|         array|
|exp_x_5_address0                                                                      |  out|   12|   ap_memory|                                                                      exp_x_5|         array|
|exp_x_5_ce0                                                                           |  out|    1|   ap_memory|                                                                      exp_x_5|         array|
|exp_x_5_q0                                                                            |   in|   32|   ap_memory|                                                                      exp_x_5|         array|
|exp_x_6_address0                                                                      |  out|   12|   ap_memory|                                                                      exp_x_6|         array|
|exp_x_6_ce0                                                                           |  out|    1|   ap_memory|                                                                      exp_x_6|         array|
|exp_x_6_q0                                                                            |   in|   32|   ap_memory|                                                                      exp_x_6|         array|
|exp_x_7_address0                                                                      |  out|   12|   ap_memory|                                                                      exp_x_7|         array|
|exp_x_7_ce0                                                                           |  out|    1|   ap_memory|                                                                      exp_x_7|         array|
|exp_x_7_q0                                                                            |   in|   32|   ap_memory|                                                                      exp_x_7|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_address0  |  out|   13|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce0       |  out|    1|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_we0       |  out|    1|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_d0        |  out|   16|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_address1  |  out|   13|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce1       |  out|    1|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_we1       |  out|    1|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_d1        |  out|   16|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_address0  |  out|   13|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce0       |  out|    1|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_we0       |  out|    1|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_d0        |  out|   16|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_address1  |  out|   13|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce1       |  out|    1|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_we1       |  out|    1|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_d1        |  out|   16|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_address0  |  out|   13|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce0       |  out|    1|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_we0       |  out|    1|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_d0        |  out|   16|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_address1  |  out|   13|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce1       |  out|    1|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_we1       |  out|    1|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_d1        |  out|   16|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_address0    |  out|   13|   ap_memory|    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce0         |  out|    1|   ap_memory|    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we0         |  out|    1|   ap_memory|    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_d0          |  out|   16|   ap_memory|    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_address1    |  out|   13|   ap_memory|    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce1         |  out|    1|   ap_memory|    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we1         |  out|    1|   ap_memory|    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_d1          |  out|   16|   ap_memory|    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i|         array|
+--------------------------------------------------------------------------------------+-----+-----+------------+-----------------------------------------------------------------------------+--------------+

