/*
 * Analogix ANX1122 (e)DP/LVDS bridge driver (internals)
 *
 * Copyright (C) 2017-2019 Tesla Motors, Inc.
 *
 * This software is licensed under the terms of the GNU General Public
 * License version 2, as published by the Free Software Foundation, and
 * may be copied, distributed, and modified under those terms.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 */
#ifndef _ANX1122_DRV_H_
#define _ANX1122_DRV_H_

#include <drm/drm_bridge.h>

#define ANX1122_REG_ADDR(slave_id, addr) ((slave_id << 24) | (addr & 0xffffff))

/* ANX1122 registers */
#define ANX1122_REG_VENDOR_ID_LOW		ANX1122_REG_ADDR(0x00, 0x000000)
#define ANX1122_REG_VENDOR_ID_HIGH		ANX1122_REG_ADDR(0x00, 0x000001)
#define ANX1122_REG_CHIP_ID_LOW			ANX1122_REG_ADDR(0x00, 0x000002)
#define ANX1122_REG_CHIP_ID_HIGH		ANX1122_REG_ADDR(0x00, 0x000003)
#define ANX1122_REG_CHIP_VERSION		ANX1122_REG_ADDR(0x00, 0x000004)
#define ANX1122_REG_TOP_RESET1			ANX1122_REG_ADDR(0x00, 0x000005)
#define ANX1122_REG_TOP_RESET_AUTO_CTRL		ANX1122_REG_ADDR(0x00, 0x000006)
#define ANX1122_REG_TOP_PWD_CTRL1		ANX1122_REG_ADDR(0x00, 0x000007)
#define ANX1122_REG_TOP_PWD_CTRL2		ANX1122_REG_ADDR(0x00, 0x000008)
#define ANX1122_REG_TOP_PWD_CTRL3		ANX1122_REG_ADDR(0x00, 0x000009)
#define ANX1122_REG_TOP_PWD_CTRL4		ANX1122_REG_ADDR(0x00, 0x00000a)
#define ANX1122_REG_TOP_SYS_CTRL		ANX1122_REG_ADDR(0x00, 0x00000b)
#define ANX1122_REG_TOP_TEST			ANX1122_REG_ADDR(0x00, 0x00000c)
#define ANX1122_REG_TOP_INTR_TABLE1		ANX1122_REG_ADDR(0x00, 0x00000d)
#define ANX1122_REG_TOP_INTR_TABLE2		ANX1122_REG_ADDR(0x00, 0x00000e)
#define ANX1122_REG_TOP_INTR_STATUS		ANX1122_REG_ADDR(0x00, 0x00000f)
#define ANX1122_REG_TOP_INTR_CTRL		ANX1122_REG_ADDR(0x00, 0x000010)
#define ANX1122_REG_TOP_ANALOG_TEST_EN		ANX1122_REG_ADDR(0x00, 0x000011)
#define ANX1122_REG_POWER_CTRL_STATUS		ANX1122_REG_ADDR(0x00, 0x000012)
#define ANX1122_REG_TOP_IO_SPIDF_CTRL		ANX1122_REG_ADDR(0x00, 0x000013)
#define ANX1122_REG_TOP_IO_WCK_CTRL		ANX1122_REG_ADDR(0x00, 0x000014)
#define ANX1122_REG_TOP_IO_SCK_CTRL		ANX1122_REG_ADDR(0x00, 0x000015)
#define ANX1122_REG_TOP_IO_SD_CTRL		ANX1122_REG_ADDR(0x00, 0x000016)
#define ANX1122_REG_TOP_IO_HPD_CTRL		ANX1122_REG_ADDR(0x00, 0x000017)
#define ANX1122_REG_TOP_IO_PWMO_CTRL		ANX1122_REG_ADDR(0x00, 0x000018)
#define ANX1122_REG_REG_OCM_DATA_0		ANX1122_REG_ADDR(0x00, 0x000019)
#define ANX1122_REG_REG_OCM_DATA_1		ANX1122_REG_ADDR(0x00, 0x00001a)
#define ANX1122_REG_REG_OCM_DATA_2		ANX1122_REG_ADDR(0x00, 0x00001b)
#define ANX1122_REG_REG_OCM_DATA_3		ANX1122_REG_ADDR(0x00, 0x00001c)
#define ANX1122_REG_EEPROM_LOAD_CTRL		ANX1122_REG_ADDR(0x00, 0x00001d)
#define ANX1122_REG_EEPROM_LOAD_NUM		ANX1122_REG_ADDR(0x00, 0x00001e)
#define ANX1122_REG_EEPROM_DEBUG		ANX1122_REG_ADDR(0x00, 0x00001f)
#define ANX1122_REG_REG_OCM_DATA_4		ANX1122_REG_ADDR(0x00, 0x000020)
#define ANX1122_REG_REG_OCM_DATA_5		ANX1122_REG_ADDR(0x00, 0x000021)
#define ANX1122_REG_REG_OCM_DATA_6		ANX1122_REG_ADDR(0x00, 0x000022)
#define ANX1122_REG_TOP_IO_BL			ANX1122_REG_ADDR(0x00, 0x000023)
#define ANX1122_REG_REG_FIRMWARE_ADDRL		ANX1122_REG_ADDR(0x00, 0x000024)
#define ANX1122_REG_REG_FIRMWARE_ADDRH		ANX1122_REG_ADDR(0x00, 0x000025)
#define ANX1122_REG_REG_EEPROM_ADDRL		ANX1122_REG_ADDR(0x00, 0x000026)
#define ANX1122_REG_REG_EEPROM_ADDRH		ANX1122_REG_ADDR(0x00, 0x000027)
#define ANX1122_REG_REG_EEPROM_DATA_IN		ANX1122_REG_ADDR(0x00, 0x000028)
#define ANX1122_REG_REG_EEPROM_RW_EN		ANX1122_REG_ADDR(0x00, 0x000029)

#define ANX1122_REG_DPCD_REV			ANX1122_REG_ADDR(0x01, 0x000000)
#define ANX1122_REG_MAX_LINK_RATE		ANX1122_REG_ADDR(0x01, 0x000001)
#define ANX1122_REG_MAX_LANE_COUNT		ANX1122_REG_ADDR(0x01, 0x000002)
#define ANX1122_REG_MAX_DOWNSPREAD		ANX1122_REG_ADDR(0x01, 0x000003)
#define ANX1122_REG_NORP			ANX1122_REG_ADDR(0x01, 0x000004)
#define ANX1122_REG_DOWNSTREAMPORT_PRESENT	ANX1122_REG_ADDR(0x01, 0x000005)
#define ANX1122_REG_MAIN_LINK_CHANNEL_CODING	ANX1122_REG_ADDR(0x01, 0x000006)
#define ANX1122_REG_DOWN_STM_PORT		ANX1122_REG_ADDR(0x01, 0x000007)
#define ANX1122_REG_RECEIVE_PORT0_CAP_0		ANX1122_REG_ADDR(0x01, 0x000008)
#define ANX1122_REG_RECEIVE_PORT0_CAP_1		ANX1122_REG_ADDR(0x01, 0x000009)
#define ANX1122_REG_I2C_RATE_CAP		ANX1122_REG_ADDR(0x01, 0x00000c)
#define ANX1122_REG_EDP_CAP			ANX1122_REG_ADDR(0x01, 0x00000d)
#define ANX1122_REG_DWN_STRM_PORT0_CAP		ANX1122_REG_ADDR(0x01, 0x000080)
#define ANX1122_REG_LINK_BW_SET			ANX1122_REG_ADDR(0x01, 0x000100)
#define ANX1122_REG_LANE_COUNT_SET		ANX1122_REG_ADDR(0x01, 0x000101)
#define ANX1122_REG_TRAINING_PATTERN_SET	ANX1122_REG_ADDR(0x01, 0x000102)
#define ANX1122_REG_TRAINING_LANE0_SET		ANX1122_REG_ADDR(0x01, 0x000103)
#define ANX1122_REG_TRAINING_LANE1_SET		ANX1122_REG_ADDR(0x01, 0x000104)
#define ANX1122_REG_DOWNSPREAD_CTRL		ANX1122_REG_ADDR(0x01, 0x000107)
#define ANX1122_REG_MAIN_LINK_CHANNEL_CODING_SET \
						ANX1122_REG_ADDR(0x01, 0x000108)
#define ANX1122_REG_I2C_RATE_SET		ANX1122_REG_ADDR(0x01, 0x000109)
#define ANX1122_REG_EDP_SCRAMBLE_EN		ANX1122_REG_ADDR(0x01, 0x00010a)
#define ANX1122_REG_LINK_QUAL_LANE0_SET		ANX1122_REG_ADDR(0x01, 0x00010b)
#define ANX1122_REG_LINK_QUAL_LANE1_SET		ANX1122_REG_ADDR(0x01, 0x00010c)
#define ANX1122_REG_TRAINING_LANE0_1_SET2	ANX1122_REG_ADDR(0x01, 0x00010f)
#define ANX1122_REG_LANE_USE_CONFIG		ANX1122_REG_ADDR(0x01, 0x000116)
#define ANX1122_REG_SINK_COUNT			ANX1122_REG_ADDR(0x01, 0x000200)
#define ANX1122_REG_DEVICE_SERVICE_IRQ_VECTOR	ANX1122_REG_ADDR(0x01, 0x000201)
#define ANX1122_REG_LANE0_1_STATUS		ANX1122_REG_ADDR(0x01, 0x000202)
#define ANX1122_REG_LANE_ALIGN_STATUS_UPDATED	ANX1122_REG_ADDR(0x01, 0x000204)
#define ANX1122_REG_SINK_STATUS			ANX1122_REG_ADDR(0x01, 0x000205)
#define ANX1122_REG_ADJUST_REQUEST_LANE0_1	ANX1122_REG_ADDR(0x01, 0x000206)
#define ANX1122_REG_SYMBOL_ERROR_COUNT_LANE0_0	ANX1122_REG_ADDR(0x01, 0x000210)
#define ANX1122_REG_SYMBOL_ERROR_COUNT_LANE0_1	ANX1122_REG_ADDR(0x01, 0x000211)
#define ANX1122_REG_SYMBOL_ERROR_COUNT_LANE1_0	ANX1122_REG_ADDR(0x01, 0x000212)
#define ANX1122_REG_SYMBOL_ERROR_COUNT_LANE1_1	ANX1122_REG_ADDR(0x01, 0x000213)
#define ANX1122_REG_TEST_REQUEST		ANX1122_REG_ADDR(0x01, 0x000218)
#define ANX1122_REG_TEST_LINK_RATE		ANX1122_REG_ADDR(0x01, 0x000219)
#define ANX1122_REG_TEST_LANE_COUNT		ANX1122_REG_ADDR(0x01, 0x000220)
#define ANX1122_REG_TEST_PATTERN		ANX1122_REG_ADDR(0x01, 0x000221)
#define ANX1122_REG_TEST_H_TOTAL_H		ANX1122_REG_ADDR(0x01, 0x000222)
#define ANX1122_REG_TEST_H_TOTAL_L		ANX1122_REG_ADDR(0x01, 0x000223)
#define ANX1122_REG_TEST_V_TOTAL_H		ANX1122_REG_ADDR(0x01, 0x000224)
#define ANX1122_REG_TEST_V_TOTAL_L		ANX1122_REG_ADDR(0x01, 0x000225)
#define ANX1122_REG_TEST_H_START_H		ANX1122_REG_ADDR(0x01, 0x000226)
#define ANX1122_REG_TEST_H_START_L		ANX1122_REG_ADDR(0x01, 0x000227)
#define ANX1122_REG_TEST_V_START_H		ANX1122_REG_ADDR(0x01, 0x000228)
#define ANX1122_REG_TEST_V_START_L		ANX1122_REG_ADDR(0x01, 0x000229)
#define ANX1122_REG_TEST_HSYNC_H		ANX1122_REG_ADDR(0x01, 0x00022a)
#define ANX1122_REG_TEST_HSYNC_L		ANX1122_REG_ADDR(0x01, 0x00022b)
#define ANX1122_REG_TEST_VSYNC_H		ANX1122_REG_ADDR(0x01, 0x00022c)
#define ANX1122_REG_TEST_VSYNC_L		ANX1122_REG_ADDR(0x01, 0x00022d)
#define ANX1122_REG_TEST_H_WIDTH_H		ANX1122_REG_ADDR(0x01, 0x00022e)
#define ANX1122_REG_TEST_H_WIDTH_L		ANX1122_REG_ADDR(0x01, 0x00022f)
#define ANX1122_REG_TEST_V_HEIGHT_H		ANX1122_REG_ADDR(0x01, 0x000230)
#define ANX1122_REG_TEST_V_HEIGHT_L		ANX1122_REG_ADDR(0x01, 0x000231)
#define ANX1122_REG_TEST_MISC_0			ANX1122_REG_ADDR(0x01, 0x000232)
#define ANX1122_REG_TEST_MISC_1			ANX1122_REG_ADDR(0x01, 0x000233)
#define ANX1122_REG_TEST_REFRESH_RATE_NUMERATOR	ANX1122_REG_ADDR(0x01, 0x000234)
#define ANX1122_REG_TEST_CRC_R_CR_L		ANX1122_REG_ADDR(0x01, 0x000240)
#define ANX1122_REG_TEST_CRC_R_CR_H		ANX1122_REG_ADDR(0x01, 0x000241)
#define ANX1122_REG_TEST_CRC_G_Y_L		ANX1122_REG_ADDR(0x01, 0x000242)
#define ANX1122_REG_TEST_CRC_G_Y_H		ANX1122_REG_ADDR(0x01, 0x000243)
#define ANX1122_REG_TEST_CRC_B_CB_L		ANX1122_REG_ADDR(0x01, 0x000244)
#define ANX1122_REG_TEST_CRC_B_CB_H		ANX1122_REG_ADDR(0x01, 0x000245)
#define ANX1122_REG_TEST_SINK_MISC		ANX1122_REG_ADDR(0x01, 0x000246)
#define ANX1122_REG_PHY_TEST_PATTERN		ANX1122_REG_ADDR(0x01, 0x000248)
#define ANX1122_REG_TEST_RESPONSE		ANX1122_REG_ADDR(0x01, 0x000260)
#define ANX1122_REG_TEST_EDID_CHECKSUM		ANX1122_REG_ADDR(0x01, 0x000261)
#define ANX1122_REG_TEST_SINK			ANX1122_REG_ADDR(0x01, 0x000270)
#define ANX1122_REG_SOURCE_IEEE_OUI_1		ANX1122_REG_ADDR(0x01, 0x000300)
#define ANX1122_REG_SOURCE_IEEE_OUI_2		ANX1122_REG_ADDR(0x01, 0x000301)
#define ANX1122_REG_SOURCE_IEEE_OUI_3		ANX1122_REG_ADDR(0x01, 0x000302)
#define ANX1122_REG_SOURCE_CHIP_ID_1		ANX1122_REG_ADDR(0x01, 0x000303)
#define ANX1122_REG_SOURCE_CHIP_ID_2		ANX1122_REG_ADDR(0x01, 0x000304)
#define ANX1122_REG_SOURCE_CHIP_ID_3		ANX1122_REG_ADDR(0x01, 0x000305)
#define ANX1122_REG_SOURCE_CHIP_ID_4		ANX1122_REG_ADDR(0x01, 0x000306)
#define ANX1122_REG_SOURCE_CHIP_ID_5		ANX1122_REG_ADDR(0x01, 0x000307)
#define ANX1122_REG_SOURCE_CHIP_ID_6		ANX1122_REG_ADDR(0x01, 0x000308)
#define ANX1122_REG_CHIP_REVISION1		ANX1122_REG_ADDR(0x01, 0x000309)
#define ANX1122_REG_FW_REVISION_MAJ		ANX1122_REG_ADDR(0x01, 0x00030a)
#define ANX1122_REG_FW_REVISION_MIN		ANX1122_REG_ADDR(0x01, 0x00030b)
#define ANX1122_REG_SINK_IEEE_OUI_1		ANX1122_REG_ADDR(0x01, 0x000400)
#define ANX1122_REG_SINK_IEEE_OUI_2		ANX1122_REG_ADDR(0x01, 0x000401)
#define ANX1122_REG_SINK_IEEE_OUI_3		ANX1122_REG_ADDR(0x01, 0x000402)
#define ANX1122_REG_CHIP_ID_1			ANX1122_REG_ADDR(0x01, 0x000403)
#define ANX1122_REG_CHIP_ID_2			ANX1122_REG_ADDR(0x01, 0x000404)
#define ANX1122_REG_CHIP_ID_3			ANX1122_REG_ADDR(0x01, 0x000405)
#define ANX1122_REG_CHIP_ID_4			ANX1122_REG_ADDR(0x01, 0x000406)
#define ANX1122_REG_CHIP_ID_5			ANX1122_REG_ADDR(0x01, 0x000407)
#define ANX1122_REG_CHIP_ID_6			ANX1122_REG_ADDR(0x01, 0x000408)
#define ANX1122_REG_CHIP_REVISION2		ANX1122_REG_ADDR(0x01, 0x000409)
#define ANX1122_REG_FW_MAJOR_REV		ANX1122_REG_ADDR(0x01, 0x00040a)
#define ANX1122_REG_FW_MINOR_REV		ANX1122_REG_ADDR(0x01, 0x00040b)
#define ANX1122_REG_SINK_DEV_SEL		ANX1122_REG_ADDR(0x01, 0x0004f0)
#define ANX1122_REG_SINK_ACCESS_OFFSET_1	ANX1122_REG_ADDR(0x01, 0x0004f1)
#define ANX1122_REG_SINK_ACCESS_OFFSET_2	ANX1122_REG_ADDR(0x01, 0x0004f2)
#define ANX1122_REG_SINK_ACCESS_OFFSET_3	ANX1122_REG_ADDR(0x01, 0x0004f3)
#define ANX1122_REG_SINK_ACCESS_REG		ANX1122_REG_ADDR(0x01, 0x0004f4)
#define ANX1122_REG_DPCD_INT_MASK		ANX1122_REG_ADDR(0x01, 0x0004fa)
#define ANX1122_REG_DPCD_INT			ANX1122_REG_ADDR(0x01, 0x0004fb)
#define ANX1122_REG_DPCD_IRQ_EN			ANX1122_REG_ADDR(0x01, 0x0004fc)
#define ANX1122_REG_DPCD_AEC_EN			ANX1122_REG_ADDR(0x01, 0x0004fd)
#define ANX1122_REG_BRANCH_IEEE_OUI_1		ANX1122_REG_ADDR(0x01, 0x000500)
#define ANX1122_REG_BRANCH_IEEE_OUI_2		ANX1122_REG_ADDR(0x01, 0x000501)
#define ANX1122_REG_BRANCH_IEEE_OUI_3		ANX1122_REG_ADDR(0x01, 0x000502)
#define ANX1122_REG_SET_POWER			ANX1122_REG_ADDR(0x01, 0x000600)
#define ANX1122_REG_EDP_REV			ANX1122_REG_ADDR(0x01, 0x000700)
#define ANX1122_REG_EDP_GEN_CAP_REG_1		ANX1122_REG_ADDR(0x01, 0x000701)
#define ANX1122_REG_EDP_BL_ADJ_CAP_REG		ANX1122_REG_ADDR(0x01, 0x000702)
#define ANX1122_REG_EDP_DISPLAY_CONTROL_REG	ANX1122_REG_ADDR(0x01, 0x000720)
#define ANX1122_REG_EDP_BL_MODE_SET_REG		ANX1122_REG_ADDR(0x01, 0x000721)

#define ANX1122_REG_BKSV_1			ANX1122_REG_ADDR(0x02, 0x068000)
#define ANX1122_REG_BKSV_2			ANX1122_REG_ADDR(0x02, 0x068001)
#define ANX1122_REG_BKSV_3			ANX1122_REG_ADDR(0x02, 0x068002)
#define ANX1122_REG_BKSV_4			ANX1122_REG_ADDR(0x02, 0x068003)
#define ANX1122_REG_BKSV_5			ANX1122_REG_ADDR(0x02, 0x068004)
#define ANX1122_REG_HDCP_R0_1			ANX1122_REG_ADDR(0x02, 0x068005)
#define ANX1122_REG_HDCP_R0_2			ANX1122_REG_ADDR(0x02, 0x068006)
#define ANX1122_REG_SOURCE_AKSV_1		ANX1122_REG_ADDR(0x02, 0x068007)
#define ANX1122_REG_SOURCE_AKSV_2		ANX1122_REG_ADDR(0x02, 0x068008)
#define ANX1122_REG_SOURCE_AKSV_3		ANX1122_REG_ADDR(0x02, 0x068009)
#define ANX1122_REG_SOURCE_AKSV_4		ANX1122_REG_ADDR(0x02, 0x06800a)
#define ANX1122_REG_SOURCE_AKSV_5		ANX1122_REG_ADDR(0x02, 0x06800b)
#define ANX1122_REG_SOURCE_AN_1			ANX1122_REG_ADDR(0x02, 0x06800c)
#define ANX1122_REG_SOURCE_AN_2			ANX1122_REG_ADDR(0x02, 0x06800d)
#define ANX1122_REG_SOURCE_AN_3			ANX1122_REG_ADDR(0x02, 0x06800e)
#define ANX1122_REG_SOURCE_AN_4			ANX1122_REG_ADDR(0x02, 0x06800f)
#define ANX1122_REG_SOURCE_AN_5			ANX1122_REG_ADDR(0x02, 0x068010)
#define ANX1122_REG_SOURCE_AN_6			ANX1122_REG_ADDR(0x02, 0x068011)
#define ANX1122_REG_SOURCE_AN_7			ANX1122_REG_ADDR(0x02, 0x068012)
#define ANX1122_REG_SOURCE_AN_8			ANX1122_REG_ADDR(0x02, 0x068013)
#define ANX1122_REG_H0_1			ANX1122_REG_ADDR(0x02, 0x068014)
#define ANX1122_REG_H0_2			ANX1122_REG_ADDR(0x02, 0x068015)
#define ANX1122_REG_H0_3			ANX1122_REG_ADDR(0x02, 0x068016)
#define ANX1122_REG_H0_4			ANX1122_REG_ADDR(0x02, 0x068017)
#define ANX1122_REG_H1_1			ANX1122_REG_ADDR(0x02, 0x068018)
#define ANX1122_REG_H1_2			ANX1122_REG_ADDR(0x02, 0x068019)
#define ANX1122_REG_H1_3			ANX1122_REG_ADDR(0x02, 0x06801a)
#define ANX1122_REG_H1_4			ANX1122_REG_ADDR(0x02, 0x06801b)
#define ANX1122_REG_H2_1			ANX1122_REG_ADDR(0x02, 0x06801c)
#define ANX1122_REG_H2_2			ANX1122_REG_ADDR(0x02, 0x06801d)
#define ANX1122_REG_H2_3			ANX1122_REG_ADDR(0x02, 0x06801e)
#define ANX1122_REG_H2_4			ANX1122_REG_ADDR(0x02, 0x06801f)
#define ANX1122_REG_H3_1			ANX1122_REG_ADDR(0x02, 0x068020)
#define ANX1122_REG_H3_2			ANX1122_REG_ADDR(0x02, 0x068021)
#define ANX1122_REG_H3_3			ANX1122_REG_ADDR(0x02, 0x068022)
#define ANX1122_REG_H3_4			ANX1122_REG_ADDR(0x02, 0x068023)
#define ANX1122_REG_H4_1			ANX1122_REG_ADDR(0x02, 0x068024)
#define ANX1122_REG_H4_2			ANX1122_REG_ADDR(0x02, 0x068025)
#define ANX1122_REG_H4_3			ANX1122_REG_ADDR(0x02, 0x068026)
#define ANX1122_REG_H4_4			ANX1122_REG_ADDR(0x02, 0x068027)
#define ANX1122_REG_BCAPS			ANX1122_REG_ADDR(0x02, 0x068028)
#define ANX1122_REG_BSTATUS			ANX1122_REG_ADDR(0x02, 0x068029)
#define ANX1122_REG_BINFO_L			ANX1122_REG_ADDR(0x02, 0x06802a)
#define ANX1122_REG_BINFO_H			ANX1122_REG_ADDR(0x02, 0x06802b)
#define ANX1122_REG_KSV_FIFO_1			ANX1122_REG_ADDR(0x02, 0x06802c)
#define ANX1122_REG_KSV_FIFO_2			ANX1122_REG_ADDR(0x02, 0x06802d)
#define ANX1122_REG_KSV_FIFO_3			ANX1122_REG_ADDR(0x02, 0x06802e)
#define ANX1122_REG_KSV_FIFO_4			ANX1122_REG_ADDR(0x02, 0x06802f)
#define ANX1122_REG_KSV_FIFO_5			ANX1122_REG_ADDR(0x02, 0x068030)
#define ANX1122_REG_KSV_FIFO_6			ANX1122_REG_ADDR(0x02, 0x068031)
#define ANX1122_REG_KSV_FIFO_7			ANX1122_REG_ADDR(0x02, 0x068032)
#define ANX1122_REG_KSV_FIFO_8			ANX1122_REG_ADDR(0x02, 0x068033)
#define ANX1122_REG_KSV_FIFO_9			ANX1122_REG_ADDR(0x02, 0x068034)
#define ANX1122_REG_KSV_FIFO_10			ANX1122_REG_ADDR(0x02, 0x068035)
#define ANX1122_REG_KSV_FIFO_11			ANX1122_REG_ADDR(0x02, 0x068036)
#define ANX1122_REG_KSV_FIFO_12			ANX1122_REG_ADDR(0x02, 0x068037)
#define ANX1122_REG_KSV_FIFO_13			ANX1122_REG_ADDR(0x02, 0x068038)
#define ANX1122_REG_KSV_FIFO_14			ANX1122_REG_ADDR(0x02, 0x068039)
#define ANX1122_REG_KSV_FIFO_15			ANX1122_REG_ADDR(0x02, 0x06803a)
#define ANX1122_REG_HDCP_CTRL_1			ANX1122_REG_ADDR(0x02, 0x068100)
#define ANX1122_REG_HDCP_STATUS			ANX1122_REG_ADDR(0x02, 0x068101)
#define ANX1122_REG_HDCP_SHA_LENGTH_1		ANX1122_REG_ADDR(0x02, 0x06810a)
#define ANX1122_REG_HDCP_SHA_LENGTH_2		ANX1122_REG_ADDR(0x02, 0x06810b)
#define ANX1122_REG_HDCP_DS_M0_1		ANX1122_REG_ADDR(0x02, 0x06810c)
#define ANX1122_REG_HDCP_DS_M0_2		ANX1122_REG_ADDR(0x02, 0x06810d)
#define ANX1122_REG_HDCP_DS_M0_3		ANX1122_REG_ADDR(0x02, 0x06810e)
#define ANX1122_REG_HDCP_DS_M0_4		ANX1122_REG_ADDR(0x02, 0x06810f)
#define ANX1122_REG_HDCP_DS_M0_5		ANX1122_REG_ADDR(0x02, 0x068110)
#define ANX1122_REG_HDCP_DS_M0_6		ANX1122_REG_ADDR(0x02, 0x068111)
#define ANX1122_REG_HDCP_DS_M0_7		ANX1122_REG_ADDR(0x02, 0x068112)
#define ANX1122_REG_HDCP_DS_M0_8		ANX1122_REG_ADDR(0x02, 0x068113)
#define ANX1122_REG_HDCP_DS_BINFO_1		ANX1122_REG_ADDR(0x02, 0x068114)
#define ANX1122_REG_HDCP_DS_BINFO_2		ANX1122_REG_ADDR(0x02, 0x068115)
#define ANX1122_REG_HDCP_KSV_FIFO_W		ANX1122_REG_ADDR(0x02, 0x068116)
#define ANX1122_REG_HDCP_KSV_FIFO_ADDR_H	ANX1122_REG_ADDR(0x02, 0x068117)
#define ANX1122_REG_HDCP_KSV_FIFO_ADDR_L	ANX1122_REG_ADDR(0x02, 0x068118)
#define ANX1122_REG_HDCP_KSV_FIFO_WDATA		ANX1122_REG_ADDR(0x02, 0x068119)
#define ANX1122_REG_HDCP_KSV_FIFO_RDATA		ANX1122_REG_ADDR(0x02, 0x06811a)
#define ANX1122_REG_HDCP_INT			ANX1122_REG_ADDR(0x02, 0x06811b)
#define ANX1122_REG_HDCP_INT_MASK		ANX1122_REG_ADDR(0x02, 0x06811c)
#define ANX1122_REG_HDCP_INT_AEC_EN		ANX1122_REG_ADDR(0x02, 0x06811d)

#define ANX1122_REG_MAIN_HSTART_1		ANX1122_REG_ADDR(0x03, 0x000000)
#define ANX1122_REG_MAIN_HSTART_2		ANX1122_REG_ADDR(0x03, 0x000001)
#define ANX1122_REG_MAIN_HSW_1			ANX1122_REG_ADDR(0x03, 0x000002)
#define ANX1122_REG_MAIN_HSW_2			ANX1122_REG_ADDR(0x03, 0x000003)
#define ANX1122_REG_MAIN_HTOTAL_1		ANX1122_REG_ADDR(0x03, 0x000004)
#define ANX1122_REG_MAIN_HTOTAL_2		ANX1122_REG_ADDR(0x03, 0x000005)
#define ANX1122_REG_MAIN_HWIDTH_1		ANX1122_REG_ADDR(0x03, 0x000006)
#define ANX1122_REG_MAIN_HWIDTH_2		ANX1122_REG_ADDR(0x03, 0x000007)
#define ANX1122_REG_MAIN_VHEIGHT_1		ANX1122_REG_ADDR(0x03, 0x000008)
#define ANX1122_REG_MAIN_VHEIGHT_2		ANX1122_REG_ADDR(0x03, 0x000009)
#define ANX1122_REG_MAIN_VSTART_1		ANX1122_REG_ADDR(0x03, 0x00000a)
#define ANX1122_REG_MAIN_VSTART_2		ANX1122_REG_ADDR(0x03, 0x00000b)
#define ANX1122_REG_MAIN_VSW_1			ANX1122_REG_ADDR(0x03, 0x00000c)
#define ANX1122_REG_MAIN_VSW_2			ANX1122_REG_ADDR(0x03, 0x00000d)
#define ANX1122_REG_MAIN_VTOTAL_1		ANX1122_REG_ADDR(0x03, 0x00000e)
#define ANX1122_REG_MAIN_VTOTAL_2		ANX1122_REG_ADDR(0x03, 0x00000f)
#define ANX1122_REG_MISC_CTRL_ATTRI		ANX1122_REG_ADDR(0x03, 0x000010)
#define ANX1122_REG_MISC1_CTRL_ATTRI		ANX1122_REG_ADDR(0x03, 0x000011)
#define ANX1122_REG_TU_ACTIVE_SYMBOL		ANX1122_REG_ADDR(0x03, 0x000012)
#define ANX1122_REG_FIFO_READ_POINTER_TH_1	ANX1122_REG_ADDR(0x03, 0x000013)
#define ANX1122_REG_FIFO_READ_POINTER_PRE_1	ANX1122_REG_ADDR(0x03, 0x000014)
#define ANX1122_REG_FIFO_READ_POINTER_TH_2	ANX1122_REG_ADDR(0x03, 0x000015)
#define ANX1122_REG_FIFO_READ_POINTER_PRE_2	ANX1122_REG_ADDR(0x03, 0x000016)
#define ANX1122_REG_FIFO_READ_POINTER_TH_3	ANX1122_REG_ADDR(0x03, 0x000017)
#define ANX1122_REG_FIFO_READ_POINTER_PRE_3	ANX1122_REG_ADDR(0x03, 0x000018)
#define ANX1122_REG_FIFO_READ_POINTER_TH_4	ANX1122_REG_ADDR(0x03, 0x000019)
#define ANX1122_REG_FIFO_READ_POINTER_PRE_4	ANX1122_REG_ADDR(0x03, 0x00001a)
#define ANX1122_REG_FIFO_READ_POINTER_TH_5	ANX1122_REG_ADDR(0x03, 0x00001b)
#define ANX1122_REG_FIFO_READ_POINTER_PRE_5	ANX1122_REG_ADDR(0x03, 0x00001c)
#define ANX1122_REG_FIFO_READ_POINTER_TH_6	ANX1122_REG_ADDR(0x03, 0x00001d)
#define ANX1122_REG_FIFO_READ_POINTER_PRE_6	ANX1122_REG_ADDR(0x03, 0x00001e)
#define ANX1122_REG_FIFO_READ_POINTER_TH_7	ANX1122_REG_ADDR(0x03, 0x00001f)
#define ANX1122_REG_FIFO_READ_POINTER_PRE_7	ANX1122_REG_ADDR(0x03, 0x000020)
#define ANX1122_REG_FIFO_READ_POINTER_PRE_8	ANX1122_REG_ADDR(0x03, 0x000021)
#define ANX1122_REG_FIFO_READ_POINTER_PRE_9	ANX1122_REG_ADDR(0x03, 0x000022)
#define ANX1122_REG_FIFO_READ_POINTER_PRE_10	ANX1122_REG_ADDR(0x03, 0x000023)
#define ANX1122_REG_FIFO_READ_POINTER_PRE_11	ANX1122_REG_ADDR(0x03, 0x000024)
#define ANX1122_REG_FIFO_READ_POINTER_PRE_12	ANX1122_REG_ADDR(0x03, 0x000025)
#define ANX1122_REG_FIFO_READ_POINTER_PRE_13	ANX1122_REG_ADDR(0x03, 0x000026)
#define ANX1122_REG_FIFO_READ_POINTER_PRE_14	ANX1122_REG_ADDR(0x03, 0x000027)
#define ANX1122_REG_REG_MISC_CTRL		ANX1122_REG_ADDR(0x03, 0x00002e)
#define ANX1122_REG_LINK_LAYER_STATE_1		ANX1122_REG_ADDR(0x03, 0x00002f)
#define ANX1122_REG_LINK_LAYER_STATE_2		ANX1122_REG_ADDR(0x03, 0x000030)
#define ANX1122_REG_MAIN_ATTR_CTRL_1		ANX1122_REG_ADDR(0x03, 0x00007e)
#define ANX1122_REG_MAIN_ATTR_CTRL_2		ANX1122_REG_ADDR(0x03, 0x00007f)
#define ANX1122_REG_SS_OTHER_HEADER		ANX1122_REG_ADDR(0x03, 0x000080)
#define ANX1122_REG_NEW_TU_NUM			ANX1122_REG_ADDR(0x03, 0x000081)
#define ANX1122_REG_ACTIVE_SYMBOL_DIFF		ANX1122_REG_ADDR(0x03, 0x000082)
#define ANX1122_REG_ACC_ADJ_CTRL		ANX1122_REG_ADDR(0x03, 0x000083)
#define ANX1122_REG_ADJ_MIN_STEP_1		ANX1122_REG_ADDR(0x03, 0x000084)
#define ANX1122_REG_ADJ_MIN_STEP_2		ANX1122_REG_ADDR(0x03, 0x000085)
#define ANX1122_REG_ADJ_PARAM_1			ANX1122_REG_ADDR(0x03, 0x000086)
#define ANX1122_REG_ADJ_PARAM_2			ANX1122_REG_ADDR(0x03, 0x000087)
#define ANX1122_REG_ADJ_PARAM_3			ANX1122_REG_ADDR(0x03, 0x000088)
#define ANX1122_REG_MAIN_LINK_CTRL		ANX1122_REG_ADDR(0x03, 0x000089)
#define ANX1122_REG_M_FORCE_VALUE_3		ANX1122_REG_ADDR(0x03, 0x00008a)
#define ANX1122_REG_M_FORCE_VALUE_2		ANX1122_REG_ADDR(0x03, 0x00008b)
#define ANX1122_REG_M_FORCE_VALUE_1		ANX1122_REG_ADDR(0x03, 0x00008c)
#define ANX1122_REG_N_FORCE_VALUE_3		ANX1122_REG_ADDR(0x03, 0x00008d)
#define ANX1122_REG_N_FORCE_VALUE_2		ANX1122_REG_ADDR(0x03, 0x00008e)
#define ANX1122_REG_N_FORCE_VALUE_1		ANX1122_REG_ADDR(0x03, 0x00008f)
#define ANX1122_REG_VB_ID_INFOR			ANX1122_REG_ADDR(0x03, 0x000090)
#define ANX1122_REG_INFORFRAM_READ_EN		ANX1122_REG_ADDR(0x03, 0x000091)
#define ANX1122_REG_INFORFRAM_ERR		ANX1122_REG_ADDR(0x03, 0x000092)
#define ANX1122_REG_MAIN_LINK_INTR1		ANX1122_REG_ADDR(0x03, 0x000093)
#define ANX1122_REG_MAIN_LINK_INTR2		ANX1122_REG_ADDR(0x03, 0x000094)
#define ANX1122_REG_MAIN_LINK_INTR1_MASK	ANX1122_REG_ADDR(0x03, 0x000095)
#define ANX1122_REG_MAIN_LINK_INTR2_MASK	ANX1122_REG_ADDR(0x03, 0x000096)
#define ANX1122_REG_MAIN_LINK_INTR1_AEC		ANX1122_REG_ADDR(0x03, 0x000097)
#define ANX1122_REG_MAIN_LINK_INTR2_AEC		ANX1122_REG_ADDR(0x03, 0x000098)
#define ANX1122_REG_MAIN_LINK_STATUS		ANX1122_REG_ADDR(0x03, 0x000099)
#define ANX1122_REG_FIFO_READ_POINTER_PRE_1_SBR	ANX1122_REG_ADDR(0x03, 0x00009a)
#define ANX1122_REG_FIFO_READ_POINTER_PRE_2_SBR	ANX1122_REG_ADDR(0x03, 0x00009b)
#define ANX1122_REG_FIFO_READ_POINTER_PRE_3_SBR	ANX1122_REG_ADDR(0x03, 0x00009c)
#define ANX1122_REG_FIFO_READ_POINTER_PRE_4_SBR	ANX1122_REG_ADDR(0x03, 0x00009d)
#define ANX1122_REG_FIFO_READ_POINTER_PRE_5_SBR	ANX1122_REG_ADDR(0x03, 0x00009e)
#define ANX1122_REG_FIFO_READ_POINTER_PRE_6_SBR	ANX1122_REG_ADDR(0x03, 0x00009f)
#define ANX1122_REG_FIFO_READ_POINTER_PRE_7_SBR	ANX1122_REG_ADDR(0x03, 0x0000a0)
#define ANX1122_REG_FIFO_READ_POINTER_PRE_8_SBR	ANX1122_REG_ADDR(0x03, 0x0000a1)
#define ANX1122_REG_FIFO_READ_POINTER_PRE_9_SBR	ANX1122_REG_ADDR(0x03, 0x0000a2)
#define ANX1122_REG_FIFO_READ_POINTER_PRE_10_SBR \
						ANX1122_REG_ADDR(0x03, 0x0000a3)
#define ANX1122_REG_FIFO_READ_POINTER_PRE_11_SB \
						ANX1122_REG_ADDR(0x03, 0x0000a4)
#define ANX1122_REG_FIFO_READ_POINTER_PRE_12_SB \
						ANX1122_REG_ADDR(0x03, 0x0000a5)
#define ANX1122_REG_FIFO_READ_POINTER_PRE_13_SB \
						ANX1122_REG_ADDR(0x03, 0x0000a6)
#define ANX1122_REG_FIFO_READ_POINTER_PRE_14_SB \
						ANX1122_REG_ADDR(0x03, 0x0000a7)
#define ANX1122_REG_SDRRS_MISC			ANX1122_REG_ADDR(0x03, 0x0000ae)

#define ANX1122_REG_SFT_RST_AUTO_REG		ANX1122_REG_ADDR(0x04, 0x000005)
#define ANX1122_REG_SFT_RST_REG_0		ANX1122_REG_ADDR(0x04, 0x000006)
#define ANX1122_REG_SFT_RST_REG_1		ANX1122_REG_ADDR(0x04, 0x000007)
#define ANX1122_REG_SFT_RST_REG_2		ANX1122_REG_ADDR(0x04, 0x00001e)
#define ANX1122_REG_SFT_RST_AUTO_REG_2		ANX1122_REG_ADDR(0x04, 0x00001d)
#define ANX1122_REG_PWD_CTRL			ANX1122_REG_ADDR(0x04, 0x000008)
#define ANX1122_REG_PWD_REG			ANX1122_REG_ADDR(0x04, 0x000009)
#define ANX1122_REG_SYSTEM_CTRL_1		ANX1122_REG_ADDR(0x04, 0x00000a)
#define ANX1122_REG_SYSTEM_CTRL_4		ANX1122_REG_ADDR(0x04, 0x00000c)
#define ANX1122_REG_SYSTEM_STATUS_2		ANX1122_REG_ADDR(0x04, 0x00000e)
#define ANX1122_REG_RC_TRAINING_RESULT		ANX1122_REG_ADDR(0x04, 0x000016)
#define ANX1122_REG_PRBS_CTRL			ANX1122_REG_ADDR(0x04, 0x000017)
#define ANX1122_REG_RCD_PN_CONVERTE		ANX1122_REG_ADDR(0x04, 0x000019)
#define ANX1122_REG_LANE_USE_AS			ANX1122_REG_ADDR(0x04, 0x00001a)
#define ANX1122_REG_INFORFRAM_STATUS		ANX1122_REG_ADDR(0x04, 0x00001c)
#define ANX1122_REG_SIGNAL_DEGLITCH_TIMER	ANX1122_REG_ADDR(0x04, 0x000090)
#define ANX1122_REG_HPD_IRQ_TIMER		ANX1122_REG_ADDR(0x04, 0x000091)
#define ANX1122_REG_HPD_PRGRESS_TIMER		ANX1122_REG_ADDR(0x04, 0x000092)
#define ANX1122_REG_HPD_MASK_H			ANX1122_REG_ADDR(0x04, 0x000093)
#define ANX1122_REG_HPD_MASK_L			ANX1122_REG_ADDR(0x04, 0x000094)
#define ANX1122_REG_HPD_IRQ_NEST_EN_H		ANX1122_REG_ADDR(0x04, 0x000095)
#define ANX1122_REG_HPD_IRQ_NEST_EN_L		ANX1122_REG_ADDR(0x04, 0x000096)
#define ANX1122_REG_HPD_RE_SEND_VALUE		ANX1122_REG_ADDR(0x04, 0x000097)
#define ANX1122_REG_HPD_RESEND_WAIT_TIMER_H	ANX1122_REG_ADDR(0x04, 0x000098)
#define ANX1122_REG_HPD_RESEND_WAIT_TIMER_L	ANX1122_REG_ADDR(0x04, 0x000099)
#define ANX1122_REG_HPD_IRQ_WAIT_TIMER_H	ANX1122_REG_ADDR(0x04, 0x00009a)
#define ANX1122_REG_HPD_IRQ_WAIT_TIMER_L	ANX1122_REG_ADDR(0x04, 0x00009b)
#define ANX1122_REG_HPD_ACTIVE_WAIT_TIMER	ANX1122_REG_ADDR(0x04, 0x00009c)
#define ANX1122_REG_AUX_CH_STATUS		ANX1122_REG_ADDR(0x04, 0x0000c3)
#define ANX1122_REG_I2C_MASTER_STATUS		ANX1122_REG_ADDR(0x04, 0x0000c4)
#define ANX1122_REG_INTR_1			ANX1122_REG_ADDR(0x04, 0x0000c8)
#define ANX1122_REG_INTR_MASK_1			ANX1122_REG_ADDR(0x04, 0x0000cc)
#define ANX1122_REG_DEBUG_DATA_OUT_SEL		ANX1122_REG_ADDR(0x04, 0x0000d0)
#define ANX1122_REG_DEBUG_DATA			ANX1122_REG_ADDR(0x04, 0x0000d2)
#define ANX1122_REG_INTR_AEC_3			ANX1122_REG_ADDR(0x04, 0x0000d5)
#define ANX1122_REG_INTR_AEC_1			ANX1122_REG_ADDR(0x04, 0x0000d3)
#define ANX1122_REG_AUX_TX_TERM			ANX1122_REG_ADDR(0x04, 0x0000ee)
#define ANX1122_REG_SOFT_DEBUG			ANX1122_REG_ADDR(0x04, 0x0000ef)
#define ANX1122_REG_SCRAMBLE_CTRL		ANX1122_REG_ADDR(0x04, 0x000030)
#define ANX1122_REG_PRBS_STATE_OUT		ANX1122_REG_ADDR(0x04, 0x000032)
#define ANX1122_REG_PRBS_ERR_CNT_0_3		ANX1122_REG_ADDR(0x04, 0x000033)
#define ANX1122_REG_PRBS_ERR_CNT_0_2		ANX1122_REG_ADDR(0x04, 0x000034)
#define ANX1122_REG_PRBS_ERR_CNT_0_1		ANX1122_REG_ADDR(0x04, 0x000035)
#define ANX1122_REG_PRBS_ERR_CNT_0_0		ANX1122_REG_ADDR(0x04, 0x000036)
#define ANX1122_REG_PRBS_ERR_CNT_1_3		ANX1122_REG_ADDR(0x04, 0x000037)
#define ANX1122_REG_PRBS_ERR_CNT_1_2		ANX1122_REG_ADDR(0x04, 0x000038)
#define ANX1122_REG_PRBS_ERR_CNT_1_1		ANX1122_REG_ADDR(0x04, 0x000039)
#define ANX1122_REG_PRBS_ERR_CNT_1_0		ANX1122_REG_ADDR(0x04, 0x00003a)
#define ANX1122_REG_PRBS_ERR_IND		ANX1122_REG_ADDR(0x04, 0x000043)
#define ANX1122_REG_AUX_CH_SET			ANX1122_REG_ADDR(0x04, 0x000044)
#define ANX1122_REG_AUX_OFF_PRD			ANX1122_REG_ADDR(0x04, 0x000045)
#define ANX1122_REG_SCRAMBLE_RST_VALUE0_H	ANX1122_REG_ADDR(0x04, 0x000046)
#define ANX1122_REG_SCRAMBLE_RST_VALUE0_L	ANX1122_REG_ADDR(0x04, 0x000047)
#define ANX1122_REG_SCRAMBLE_RST_VALUE1_H	ANX1122_REG_ADDR(0x04, 0x000048)
#define ANX1122_REG_SCRAMBLE_RST_VALUE1_L	ANX1122_REG_ADDR(0x04, 0x000049)
#define ANX1122_REG_SCRAMBLE_RST_VALUE2_H	ANX1122_REG_ADDR(0x04, 0x00004a)
#define ANX1122_REG_SCRAMBLE_RST_VALUE2_L	ANX1122_REG_ADDR(0x04, 0x00004b)
#define ANX1122_REG_SCRAMBLE_RST_VALUE3_H	ANX1122_REG_ADDR(0x04, 0x00004c)
#define ANX1122_REG_SCRAMBLE_RST_VALUE3_L	ANX1122_REG_ADDR(0x04, 0x00004d)
#define ANX1122_REG_NEW_MISC_CTRL		ANX1122_REG_ADDR(0x04, 0x00007a)
#define ANX1122_REG_SLA_ADDR1			ANX1122_REG_ADDR(0x04, 0x0000e0)
#define ANX1122_REG_SLA_ADDR2			ANX1122_REG_ADDR(0x04, 0x0000e1)
#define ANX1122_REG_OP_LENGTH_WR		ANX1122_REG_ADDR(0x04, 0x0000e2)
#define ANX1122_REG_FIFO_DATA_OUT		ANX1122_REG_ADDR(0x04, 0x0000e3)
#define ANX1122_REG_OP_REPLY_LEN		ANX1122_REG_ADDR(0x04, 0x0000e4)
#define ANX1122_REG_FIFO_DATA_IN		ANX1122_REG_ADDR(0x04, 0x0000e5)
#define ANX1122_REG_REPLY_ENABLE		ANX1122_REG_ADDR(0x04, 0x0000e6)

#define ANX1122_REG_SERDES_MISC_CTRL		ANX1122_REG_ADDR(0x05, 0x000000)
#define ANX1122_REG_EQ_LOWPASS_CTRL		ANX1122_REG_ADDR(0x05, 0x000001)
#define ANX1122_REG_SERDES_TEST_CTRL		ANX1122_REG_ADDR(0x05, 0x000002)
#define ANX1122_REG_RX_TERM_CTRL		ANX1122_REG_ADDR(0x05, 0x000003)
#define ANX1122_REG_EQ_VCOM_CTRL		ANX1122_REG_ADDR(0x05, 0x000004)
#define ANX1122_REG_BOOST1_CH01_SP01		ANX1122_REG_ADDR(0x05, 0x000005)
#define ANX1122_REG_BOOST1_CH01_SP23		ANX1122_REG_ADDR(0x05, 0x000093)
#define ANX1122_REG_GAIN1_CH01_SP01		ANX1122_REG_ADDR(0x05, 0x000009)
#define ANX1122_REG_GAIN1_CH01_SP23		ANX1122_REG_ADDR(0x05, 0x000097)
#define ANX1122_REG_BG_OUT_SEL			ANX1122_REG_ADDR(0x05, 0x000013)
#define ANX1122_REG_RESERV_RX			ANX1122_REG_ADDR(0x05, 0x000014)
#define ANX1122_REG_NEW_SDS_CTRL1		ANX1122_REG_ADDR(0x05, 0x000015)
#define ANX1122_REG_NEW_SDS_CTRL2		ANX1122_REG_ADDR(0x05, 0x000016)
#define ANX1122_REG_NEW_SDS_CTRL6		ANX1122_REG_ADDR(0x05, 0x000020)
#define ANX1122_REG_NEW_SDS_CTRL7		ANX1122_REG_ADDR(0x05, 0x000021)
#define ANX1122_REG_NEW_SDS_CTRL8		ANX1122_REG_ADDR(0x05, 0x000022)
#define ANX1122_REG_NEW_SDS_CTRL9		ANX1122_REG_ADDR(0x05, 0x000023)
#define ANX1122_REG_NEW_SDS_CTRL15		ANX1122_REG_ADDR(0x05, 0x000029)
#define ANX1122_REG_NEW_SDS_CTRL16		ANX1122_REG_ADDR(0x05, 0x000030)
#define ANX1122_REG_NEW_SDS_CTRL22		ANX1122_REG_ADDR(0x05, 0x000037)
#define ANX1122_REG_SDS_DEBUG_CTRL1		ANX1122_REG_ADDR(0x05, 0x000044)
#define ANX1122_REG_SDS_DEBUG_CTRL2		ANX1122_REG_ADDR(0x05, 0x000045)
#define ANX1122_REG_SDS_DEBUG_CTRL3		ANX1122_REG_ADDR(0x05, 0x000046)
#define ANX1122_REG_SDS_STATUS2			ANX1122_REG_ADDR(0x05, 0x000048)
#define ANX1122_REG_SDS_DEBUG_DATA1		ANX1122_REG_ADDR(0x05, 0x000051)
#define ANX1122_REG_SDS_DEBUG_DATA2		ANX1122_REG_ADDR(0x05, 0x000052)
#define ANX1122_REG_SDS_DEBUG_DATAOUT_SEL	ANX1122_REG_ADDR(0x05, 0x000053)
#define ANX1122_REG_SDS_REG_DEBUG_DATA		ANX1122_REG_ADDR(0x05, 0x000054)
#define ANX1122_REG_EQ_TRAIN_BOOST1_CTRL	ANX1122_REG_ADDR(0x05, 0x000055)
#define ANX1122_REG_EQ_TRAIN_BOOST1_STEP2	ANX1122_REG_ADDR(0x05, 0x0000a1)
#define ANX1122_REG_EQ_TRAIN_BOOST1_STEP3	ANX1122_REG_ADDR(0x05, 0x0000a2)
#define ANX1122_REG_EQ_TRAIN_GAIN1_CTRL		ANX1122_REG_ADDR(0x05, 0x000056)
#define ANX1122_REG_EQ_TRAIN_GAIN1_STEP2	ANX1122_REG_ADDR(0x05, 0x0000a6)
#define ANX1122_REG_EQ_TRAIN_GAIN1_STEP3	ANX1122_REG_ADDR(0x05, 0x0000a7)
#define ANX1122_REG_VBAND_CH0_SP01		ANX1122_REG_ADDR(0x05, 0x000057)
#define ANX1122_REG_VBAND_CH0_SP23		ANX1122_REG_ADDR(0x05, 0x000058)
#define ANX1122_REG_VBAND_CH1_SP01		ANX1122_REG_ADDR(0x05, 0x000059)
#define ANX1122_REG_VBAND_CH1_SP23		ANX1122_REG_ADDR(0x05, 0x000060)
#define ANX1122_REG_KVCO_CH0_SP01		ANX1122_REG_ADDR(0x05, 0x000065)
#define ANX1122_REG_KVCO_CH0_SP23		ANX1122_REG_ADDR(0x05, 0x000066)
#define ANX1122_REG_KVCO_CH1_SP01		ANX1122_REG_ADDR(0x05, 0x000067)
#define ANX1122_REG_KVCO_CH1_SP23		ANX1122_REG_ADDR(0x05, 0x000068)
#define ANX1122_REG_RES0_SP03			ANX1122_REG_ADDR(0x05, 0x000073)
#define ANX1122_REG_RES1_SP03			ANX1122_REG_ADDR(0x05, 0x000074)
#define ANX1122_REG_RES_ADD			ANX1122_REG_ADDR(0x05, 0x00007a)

#define ANX1122_REG_AUD_CTRL			ANX1122_REG_ADDR(0x07, 0x000000)
#define ANX1122_REG_AUD_RTHRD			ANX1122_REG_ADDR(0x07, 0x000001)
#define ANX1122_REG_AUD_AFETHRD			ANX1122_REG_ADDR(0x07, 0x000002)
#define ANX1122_REG_AUD_MCTRL			ANX1122_REG_ADDR(0x07, 0x000003)
#define ANX1122_REG_AUD_INTR			ANX1122_REG_ADDR(0x07, 0x000004)
#define ANX1122_REG_AUD_INTM			ANX1122_REG_ADDR(0x07, 0x000005)
#define ANX1122_REG_AUD_CS1			ANX1122_REG_ADDR(0x07, 0x000006)
#define ANX1122_REG_AUD_CS2			ANX1122_REG_ADDR(0x07, 0x000007)
#define ANX1122_REG_AUD_CS3			ANX1122_REG_ADDR(0x07, 0x000008)
#define ANX1122_REG_AUD_CS4			ANX1122_REG_ADDR(0x07, 0x000009)
#define ANX1122_REG_AUD_CS5			ANX1122_REG_ADDR(0x07, 0x00000a)
#define ANX1122_REG_AUD_AAC			ANX1122_REG_ADDR(0x07, 0x000011)
#define ANX1122_REG_AEC_INTR			ANX1122_REG_ADDR(0x07, 0x000012)
#define ANX1122_REG_INTR_MASK_AEC		ANX1122_REG_ADDR(0x07, 0x000013)
#define ANX1122_REG_AUD_ACR_CTRL_1		ANX1122_REG_ADDR(0x07, 0x000014)
#define ANX1122_REG_ACR_N_SVAL_1		ANX1122_REG_ADDR(0x07, 0x000015)
#define ANX1122_REG_ACR_N_SVAL_2		ANX1122_REG_ADDR(0x07, 0x000016)
#define ANX1122_REG_ACR_N_SVAL_3		ANX1122_REG_ADDR(0x07, 0x000017)
#define ANX1122_REG_ACR_N_HVAL_1		ANX1122_REG_ADDR(0x07, 0x000018)
#define ANX1122_REG_ACR_N_HVAL_2		ANX1122_REG_ADDR(0x07, 0x000019)
#define ANX1122_REG_ACR_N_HVAL_3		ANX1122_REG_ADDR(0x07, 0x000020)
#define ANX1122_REG_ACR_M_SVAL_1		ANX1122_REG_ADDR(0x07, 0x000021)
#define ANX1122_REG_ACR_M_SVAL_2		ANX1122_REG_ADDR(0x07, 0x000022)
#define ANX1122_REG_ACR_M_SVAL_3		ANX1122_REG_ADDR(0x07, 0x000023)
#define ANX1122_REG_ACR_M_HVAL_1		ANX1122_REG_ADDR(0x07, 0x000024)
#define ANX1122_REG_ACR_M_HVAL_2		ANX1122_REG_ADDR(0x07, 0x000025)
#define ANX1122_REG_ACR_M_HVAL_3		ANX1122_REG_ADDR(0x07, 0x000026)
#define ANX1122_REG_MAUD_ADJ_1			ANX1122_REG_ADDR(0x07, 0x000027)
#define ANX1122_REG_MAUD_ADJ_2			ANX1122_REG_ADDR(0x07, 0x000028)
#define ANX1122_REG_MAUD_DELTA1_ADDR		ANX1122_REG_ADDR(0x07, 0x000029)
#define ANX1122_REG_MAUD_DELTA2_ADDR		ANX1122_REG_ADDR(0x07, 0x000030)
#define ANX1122_REG_MAUD_DELTA3_ADDR		ANX1122_REG_ADDR(0x07, 0x000031)
#define ANX1122_REG_AUD_SPL_CNT_1		ANX1122_REG_ADDR(0x07, 0x000032)
#define ANX1122_REG_AUD_SPL_CNT_2		ANX1122_REG_ADDR(0x07, 0x000033)
#define ANX1122_REG_AUD_MN_INI_MODE		ANX1122_REG_ADDR(0x07, 0x000034)
#define ANX1122_REG_AUD_DEBUG_DATAOUT_SEL	ANX1122_REG_ADDR(0x07, 0x000035)
#define ANX1122_REG_AUD_REG_DEBUG_DATA		ANX1122_REG_ADDR(0x07, 0x000036)
#define ANX1122_REG_I2S_CTRL1			ANX1122_REG_ADDR(0x07, 0x000037)
#define ANX1122_REG_I2S_CTRL2			ANX1122_REG_ADDR(0x07, 0x000038)
#define ANX1122_REG_I2S_CH_MAP			ANX1122_REG_ADDR(0x07, 0x000039)
#define ANX1122_REG_AUD_AFC_CTRL		ANX1122_REG_ADDR(0x07, 0x000040)
#define ANX1122_REG_AUD_AFC_M_STEP_H		ANX1122_REG_ADDR(0x07, 0x000041)
#define ANX1122_REG_AUD_AFC_M_STEP_L		ANX1122_REG_ADDR(0x07, 0x000042)
#define ANX1122_REG_AUD_AFC_SHIFT_A_L		ANX1122_REG_ADDR(0x07, 0x000043)
#define ANX1122_REG_AUD_AFC_SHIFT_A_H		ANX1122_REG_ADDR(0x07, 0x000044)
#define ANX1122_REG_AUD_AFC_SHIFT_B_L		ANX1122_REG_ADDR(0x07, 0x000045)
#define ANX1122_REG_AUD_AFC_SHIFT_B_H		ANX1122_REG_ADDR(0x07, 0x000046)

#define ANX1122_REG_AUDPLL_MISC_CTRL		ANX1122_REG_ADDR(0x08, 0x000000)
#define ANX1122_REG_AUDPLL_ACR_CTRL1		ANX1122_REG_ADDR(0x08, 0x000001)
#define ANX1122_REG_AUDPLL_ACR_CTRL2		ANX1122_REG_ADDR(0x08, 0x000002)
#define ANX1122_REG_ACR_N_INT			ANX1122_REG_ADDR(0x08, 0x000003)
#define ANX1122_REG_ACR_N_FRAC_1		ANX1122_REG_ADDR(0x08, 0x000004)
#define ANX1122_REG_ACR_N_FRAC_2		ANX1122_REG_ADDR(0x08, 0x000005)
#define ANX1122_REG_ACR_N_FRAC_3		ANX1122_REG_ADDR(0x08, 0x000006)
#define ANX1122_REG_ACR_PLL_DBG_1		ANX1122_REG_ADDR(0x08, 0x000007)
#define ANX1122_REG_ACR_PLL_DBG_2		ANX1122_REG_ADDR(0x08, 0x000008)
#define ANX1122_REG_ACR_CTRL_3			ANX1122_REG_ADDR(0x08, 0x000009)
#define ANX1122_REG_ACR_DBG_1			ANX1122_REG_ADDR(0x08, 0x000010)
#define ANX1122_REG_ACR_DBG_2			ANX1122_REG_ADDR(0x08, 0x000011)
#define ANX1122_REG_AUDPLL_INTR			ANX1122_REG_ADDR(0x08, 0x000012)
#define ANX1122_REG_AUDPLL_MASK_AEC		ANX1122_REG_ADDR(0x08, 0x000013)
#define ANX1122_REG_AUDPLL_FORCE_N_VALUE	ANX1122_REG_ADDR(0x08, 0x000014)
#define ANX1122_REG_AUDPLL_RESERVE		ANX1122_REG_ADDR(0x08, 0x000015)

#define ANX1122_REG_VID_CTRL			ANX1122_REG_ADDR(0x09, 0x000001)
#define ANX1122_REG_VID_BLANK_1_L		ANX1122_REG_ADDR(0x09, 0x000002)
#define ANX1122_REG_VID_BLANK_1_H		ANX1122_REG_ADDR(0x09, 0x000003)
#define ANX1122_REG_VID_BLANK_2_L		ANX1122_REG_ADDR(0x09, 0x000004)
#define ANX1122_REG_VID_BLANK_2_H		ANX1122_REG_ADDR(0x09, 0x000005)
#define ANX1122_REG_VID_BLANK_3_L		ANX1122_REG_ADDR(0x09, 0x000006)
#define ANX1122_REG_VID_BLANK_3_H		ANX1122_REG_ADDR(0x09, 0x000007)
#define ANX1122_REG_H_RES_LOW			ANX1122_REG_ADDR(0x09, 0x000008)
#define ANX1122_REG_H_RES_HIGH			ANX1122_REG_ADDR(0x09, 0x000009)
#define ANX1122_REG_V_RES_LOW			ANX1122_REG_ADDR(0x09, 0x00000a)
#define ANX1122_REG_V_RES_HIGH			ANX1122_REG_ADDR(0x09, 0x00000b)
#define ANX1122_REG_ACT_PIX_LOW			ANX1122_REG_ADDR(0x09, 0x00000c)
#define ANX1122_REG_ACT_PIX_HIGH		ANX1122_REG_ADDR(0x09, 0x00000d)
#define ANX1122_REG_ACT_LINE_LOW		ANX1122_REG_ADDR(0x09, 0x00000e)
#define ANX1122_REG_ACT_LINE_HIGH		ANX1122_REG_ADDR(0x09, 0x00000f)
#define ANX1122_REG_VSYNC_WIDTH			ANX1122_REG_ADDR(0x09, 0x000010)
#define ANX1122_REG_ACT_LINE_TO_VSYNC		ANX1122_REG_ADDR(0x09, 0x000011)
#define ANX1122_REG_SYNC_STATUS			ANX1122_REG_ADDR(0x09, 0x000012)
#define ANX1122_REG_H_F_PORCH_LOW		ANX1122_REG_ADDR(0x09, 0x000013)
#define ANX1122_REG_H_F_PORCH_HIGH		ANX1122_REG_ADDR(0x09, 0x000014)
#define ANX1122_REG_HSYNC_WIDTH_LOW		ANX1122_REG_ADDR(0x09, 0x000015)
#define ANX1122_REG_HSYNC_WIDTH_HIGH		ANX1122_REG_ADDR(0x09, 0x000016)
#define ANX1122_REG_BIT0_MATRIX			ANX1122_REG_ADDR(0x09, 0x000017)
#define ANX1122_REG_BIT1_MATRIX			ANX1122_REG_ADDR(0x09, 0x000018)
#define ANX1122_REG_BIT2_MATRIX			ANX1122_REG_ADDR(0x09, 0x000019)
#define ANX1122_REG_BIT3_MATRIX			ANX1122_REG_ADDR(0x09, 0x00001a)
#define ANX1122_REG_BIT4_MATRIX			ANX1122_REG_ADDR(0x09, 0x00001b)
#define ANX1122_REG_BIT5_MATRIX			ANX1122_REG_ADDR(0x09, 0x00001c)
#define ANX1122_REG_BIT6_MATRIX			ANX1122_REG_ADDR(0x09, 0x00001d)
#define ANX1122_REG_BIT7_MATRIX			ANX1122_REG_ADDR(0x09, 0x00001e)
#define ANX1122_REG_BIT8_MATRIX			ANX1122_REG_ADDR(0x09, 0x00001f)
#define ANX1122_REG_BIT9_MATRIX			ANX1122_REG_ADDR(0x09, 0x000020)
#define ANX1122_REG_BIT10_MATRIX		ANX1122_REG_ADDR(0x09, 0x000021)
#define ANX1122_REG_BIT11_MATRIX		ANX1122_REG_ADDR(0x09, 0x000022)
#define ANX1122_REG_BIT12_MATRIX		ANX1122_REG_ADDR(0x09, 0x000023)
#define ANX1122_REG_BIT13_MATRIX		ANX1122_REG_ADDR(0x09, 0x000024)
#define ANX1122_REG_BIT14_MATRIX		ANX1122_REG_ADDR(0x09, 0x000025)
#define ANX1122_REG_BIT15_MATRIX		ANX1122_REG_ADDR(0x09, 0x000026)
#define ANX1122_REG_BIT16_MATRIX		ANX1122_REG_ADDR(0x09, 0x000027)
#define ANX1122_REG_BIT17_MATRIX		ANX1122_REG_ADDR(0x09, 0x000028)
#define ANX1122_REG_BIT18_MATRIX		ANX1122_REG_ADDR(0x09, 0x000029)
#define ANX1122_REG_BIT19_MATRIX		ANX1122_REG_ADDR(0x09, 0x00002a)
#define ANX1122_REG_BIT20_MATRIX		ANX1122_REG_ADDR(0x09, 0x00002b)
#define ANX1122_REG_BIT21_MATRIX		ANX1122_REG_ADDR(0x09, 0x00002c)
#define ANX1122_REG_BIT22_MATRIX		ANX1122_REG_ADDR(0x09, 0x00002d)
#define ANX1122_REG_BIT23_MATRIX		ANX1122_REG_ADDR(0x09, 0x00002e)
#define ANX1122_REG_BIT24_MATRIX		ANX1122_REG_ADDR(0x09, 0x00002f)
#define ANX1122_REG_BIT25_MATRIX		ANX1122_REG_ADDR(0x09, 0x000030)
#define ANX1122_REG_BIT26_MATRIX		ANX1122_REG_ADDR(0x09, 0x000031)
#define ANX1122_REG_BIT27_MATRIX		ANX1122_REG_ADDR(0x09, 0x000032)
#define ANX1122_REG_BIT28_MATRIX		ANX1122_REG_ADDR(0x09, 0x000033)
#define ANX1122_REG_BIT29_MATRIX		ANX1122_REG_ADDR(0x09, 0x000034)
#define ANX1122_REG_BIT30_MATRIX		ANX1122_REG_ADDR(0x09, 0x000035)
#define ANX1122_REG_BIT31_MATRIX		ANX1122_REG_ADDR(0x09, 0x000036)
#define ANX1122_REG_BIT32_MATRIX		ANX1122_REG_ADDR(0x09, 0x000037)
#define ANX1122_REG_BIT33_MATRIX		ANX1122_REG_ADDR(0x09, 0x000038)
#define ANX1122_REG_BIT34_MATRIX		ANX1122_REG_ADDR(0x09, 0x000039)
#define ANX1122_REG_BIT35_MATRIX		ANX1122_REG_ADDR(0x09, 0x00003a)
#define ANX1122_REG_VID_INT			ANX1122_REG_ADDR(0x09, 0x00003b)
#define ANX1122_REG_VID_INT_MASK		ANX1122_REG_ADDR(0x09, 0x00003c)

#define ANX1122_REG_LVDS_CTRL			ANX1122_REG_ADDR(0x0a, 0x000001)
#define ANX1122_REG_LVDS_JEIDA_CTRL_BIT		ANX1122_REG_ADDR(0x0a, 0x000002)
#define ANX1122_REG_LVDS_PORT1_CLK		ANX1122_REG_ADDR(0x0a, 0x000003)
#define ANX1122_REG_LVDS_PORT2_CLK		ANX1122_REG_ADDR(0x0a, 0x000004)
#define ANX1122_REG_LVDS_SWAP_0_1		ANX1122_REG_ADDR(0x0a, 0x000005)
#define ANX1122_REG_LVDS_SWAP_2_3		ANX1122_REG_ADDR(0x0a, 0x000006)
#define ANX1122_REG_LVDS_SWAP_4_5		ANX1122_REG_ADDR(0x0a, 0x000007)
#define ANX1122_REG_LVDS_SWAP_6_7		ANX1122_REG_ADDR(0x0a, 0x000008)
#define ANX1122_REG_LVDS_SWAP_8_9		ANX1122_REG_ADDR(0x0a, 0x000009)
#define ANX1122_REG_LVDS_SWAP_10_11		ANX1122_REG_ADDR(0x0a, 0x00000a)
#define ANX1122_REG_LVDS_PN_INV_H		ANX1122_REG_ADDR(0x0a, 0x00000b)
#define ANX1122_REG_LVDS_PN_INV_L		ANX1122_REG_ADDR(0x0a, 0x00000c)
#define ANX1122_REG_LVDS_STATUS			ANX1122_REG_ADDR(0x0a, 0x00000d)
#define ANX1122_REG_LVDS_PWRSEQ_CTRL		ANX1122_REG_ADDR(0x0a, 0x00000e)
#define ANX1122_REG_LVDS_POWERUP_DELAY1		ANX1122_REG_ADDR(0x0a, 0x000011)
#define ANX1122_REG_LVDS_POWERUP_DELAY2		ANX1122_REG_ADDR(0x0a, 0x000012)
#define ANX1122_REG_LVDS_POWERUP_DELAY3		ANX1122_REG_ADDR(0x0a, 0x000013)
#define ANX1122_REG_LVDS_POWERDOWN_DELAY1	ANX1122_REG_ADDR(0x0a, 0x000014)
#define ANX1122_REG_LVDS_POWERDOWN_DELAY2	ANX1122_REG_ADDR(0x0a, 0x000015)
#define ANX1122_REG_LVDS_POWERDOWN_DELAY3	ANX1122_REG_ADDR(0x0a, 0x000016)
#define ANX1122_REG_LVDS_POWERDOWN_MIN_LENG	ANX1122_REG_ADDR(0x0a, 0x000017)
#define ANX1122_REG_LVDS_PWRSEQ_SW_CTRL_0	ANX1122_REG_ADDR(0x0a, 0x000018)
#define ANX1122_REG_LVDS_PWRSEQ_SW_CTRL_1	ANX1122_REG_ADDR(0x0a, 0x000019)
#define ANX1122_REG_LVDS_PWRSEQ_STATUS		ANX1122_REG_ADDR(0x0a, 0x00001a)

#define ANX1122_REG_LVDS_PD_1			ANX1122_REG_ADDR(0x0c, 0x000000)
#define ANX1122_REG_LVDS_PD_2			ANX1122_REG_ADDR(0x0c, 0x000001)
#define ANX1122_REG_LVDS_CTRL_1			ANX1122_REG_ADDR(0x0c, 0x000002)
#define ANX1122_REG_LVDS_CTRL_2			ANX1122_REG_ADDR(0x0c, 0x000003)
#define ANX1122_REG_LVDS_TEST			ANX1122_REG_ADDR(0x0c, 0x000006)
#define ANX1122_REG_LVDS_SSC_CTRL_1		ANX1122_REG_ADDR(0x0c, 0x00000a)
#define ANX1122_REG_LVDS_SSC_CTRL_2		ANX1122_REG_ADDR(0x0c, 0x00000b)
#define ANX1122_REG_LVDS_SSC_CTRL_3		ANX1122_REG_ADDR(0x0c, 0x00000c)
#define ANX1122_REG_LVDS_RST_CTRL		ANX1122_REG_ADDR(0x0c, 0x00000d)
#define ANX1122_REG_VIDPLL_MISC_CTRL		ANX1122_REG_ADDR(0x0c, 0x000010)
#define ANX1122_REG_VIDPLL_DITHER_CTRL		ANX1122_REG_ADDR(0x0c, 0x000011)
#define ANX1122_REG_VIDPLL_AUTO_ADJ		ANX1122_REG_ADDR(0x0c, 0x000012)
#define ANX1122_REG_VIDPLL_CTRL			ANX1122_REG_ADDR(0x0c, 0x000013)
#define ANX1122_REG_VIDPLL_DEBUG_DATAOUT_SEL	ANX1122_REG_ADDR(0x0c, 0x000015)
#define ANX1122_REG_VIDPLL_REG_DEBUG_DATA	ANX1122_REG_ADDR(0x0c, 0x000016)
#define ANX1122_REG_VIDPLL_BAND_CTRL		ANX1122_REG_ADDR(0x0c, 0x000017)
#define ANX1122_REG_VIDPLL_FORCE_N		ANX1122_REG_ADDR(0x0c, 0x000018)
#define ANX1122_REG_VPLL_RESERVE_BIT		ANX1122_REG_ADDR(0x0c, 0x000019)

struct anx1122_bridge {
	struct anx1122_i2c_clients {
		struct i2c_client *access;
		struct i2c_client *data;
	} clients;
	struct drm_bridge bridge;
	struct regulator *reg_vid_en;
#ifdef CONFIG_DEBUG_FS
	struct dentry *debugfs;
#endif
};

/**
 * anx1122_read_data() - Read data from an anx1122 bridge.
 * @anx:	The anx1122 bridge to read from
 * @addr:	The address to read into data
 * @data:	Pointer to output data
 * @count:	Number of bytes to read into *data
 */
int anx1122_read_data(struct anx1122_bridge *anx, u32 addr, u8 *data,
		int count);

/**
 * anx1122_write_data() - Write data to an anx1122 bridge.
 * @anx:	The anx1122 bridge to write to
 * @addr:	The address to write
 * @data:	The byte to write
 */
int anx1122_write_data(struct anx1122_bridge *anx, u32 addr, u8 data);

#ifdef CONFIG_DEBUG_FS
/**
 * anx1122_debug_init() - Initialise the anx1122 debugfs.
 */
void anx1122_debug_init(struct anx1122_bridge *anx);

/**
 * anx1122_debug_remove() - Remove the anx1122 debugfs.
 */
void anx1122_debug_remove(struct anx1122_bridge *anx);
#endif

#endif /* _ANX1122_DRV_H_ */
