{"vcs1":{"timestamp_begin":1728231229.054101653, "rt":24.50, "ut":29.99, "st":1.01}}
{"vcselab":{"timestamp_begin":1728231253.632698430, "rt":1.48, "ut":0.43, "st":0.19}}
{"link":{"timestamp_begin":1728231255.193040785, "rt":0.45, "ut":0.15, "st":0.30}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1728231228.340109224}
{"VCS_COMP_START_TIME": 1728231228.340109224}
{"VCS_COMP_END_TIME": 1728231291.494675212}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +notimingchecks"}
{"vcs1": {"peak_mem": 389184}}
{"stitch_vcselab": {"peak_mem": 240276}}
