<stg><name>infer</name>


<trans_list>

<trans id="5097" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5604" from="2" to="34">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5605" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5573" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5574" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5575" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5576" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5577" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5578" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5579" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5580" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5581" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5582" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5583" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5584" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5585" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5586" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5587" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5588" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5589" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5590" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5591" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5592" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5593" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5594" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5595" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5596" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5597" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5598" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5599" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5600" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5601" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5602" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5603" from="33" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5131" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5132" from="35" to="36">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5137" from="35" to="38">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5133" from="36" to="37">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln122" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5136" from="36" to="35">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln122" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5135" from="37" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5138" from="38" to="39">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5188" from="38" to="81">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5140" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5141" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5142" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5608" from="42" to="44">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5609" from="42" to="43">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5607" from="43" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5147" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5642" from="45" to="77">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5643" from="45" to="46">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5611" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5612" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5613" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5614" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5615" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5616" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5617" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5618" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5619" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5620" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5621" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5622" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5623" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5624" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5625" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5626" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5627" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5628" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5629" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5630" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5631" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5632" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5633" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5634" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5635" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5636" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5637" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5638" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5639" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5640" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5641" from="76" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5182" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5646" from="78" to="80">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5647" from="78" to="79">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5645" from="79" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5187" from="80" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5652" from="81" to="85">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5653" from="81" to="82">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5649" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5650" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5651" from="84" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5195" from="85" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5196" from="86" to="87">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5246" from="86" to="129">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5198" from="87" to="88">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5199" from="88" to="89">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5200" from="89" to="90">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5656" from="90" to="92">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5657" from="90" to="91">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5655" from="91" to="90">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5205" from="92" to="93">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5690" from="93" to="125">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5691" from="93" to="94">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5659" from="94" to="95">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5660" from="95" to="96">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5661" from="96" to="97">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5662" from="97" to="98">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5663" from="98" to="99">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5664" from="99" to="100">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5665" from="100" to="101">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5666" from="101" to="102">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5667" from="102" to="103">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5668" from="103" to="104">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5669" from="104" to="105">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5670" from="105" to="106">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5671" from="106" to="107">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5672" from="107" to="108">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5673" from="108" to="109">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5674" from="109" to="110">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5675" from="110" to="111">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5676" from="111" to="112">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5677" from="112" to="113">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5678" from="113" to="114">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5679" from="114" to="115">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5680" from="115" to="116">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5681" from="116" to="117">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5682" from="117" to="118">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5683" from="118" to="119">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5684" from="119" to="120">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5685" from="120" to="121">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5686" from="121" to="122">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5687" from="122" to="123">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5688" from="123" to="124">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5689" from="124" to="93">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5240" from="125" to="126">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5694" from="126" to="128">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5695" from="126" to="127">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5693" from="127" to="126">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5245" from="128" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5700" from="129" to="133">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5701" from="129" to="130">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5697" from="130" to="131">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5698" from="131" to="132">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5699" from="132" to="129">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5253" from="133" to="134">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5254" from="134" to="135">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5304" from="134" to="177">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5256" from="135" to="136">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5257" from="136" to="137">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5258" from="137" to="138">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5704" from="138" to="140">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5705" from="138" to="139">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5703" from="139" to="138">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5263" from="140" to="141">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5738" from="141" to="173">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5739" from="141" to="142">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5707" from="142" to="143">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5708" from="143" to="144">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5709" from="144" to="145">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5710" from="145" to="146">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5711" from="146" to="147">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5712" from="147" to="148">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5713" from="148" to="149">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5714" from="149" to="150">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5715" from="150" to="151">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5716" from="151" to="152">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5717" from="152" to="153">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5718" from="153" to="154">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5719" from="154" to="155">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5720" from="155" to="156">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5721" from="156" to="157">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5722" from="157" to="158">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5723" from="158" to="159">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5724" from="159" to="160">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5725" from="160" to="161">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5726" from="161" to="162">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5727" from="162" to="163">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5728" from="163" to="164">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5729" from="164" to="165">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5730" from="165" to="166">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5731" from="166" to="167">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5732" from="167" to="168">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5733" from="168" to="169">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5734" from="169" to="170">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5735" from="170" to="171">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5736" from="171" to="172">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5737" from="172" to="141">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5298" from="173" to="174">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5742" from="174" to="176">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5743" from="174" to="175">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5741" from="175" to="174">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5303" from="176" to="134">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5747" from="177" to="180">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5748" from="177" to="178">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5745" from="178" to="179">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5746" from="179" to="177">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5310" from="180" to="181">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5751" from="181" to="183">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5752" from="181" to="182">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5750" from="182" to="181">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5315" from="183" to="184">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5316" from="184" to="185">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5317" from="184" to="192">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5319" from="185" to="186">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5754" from="186" to="187">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5755" from="187" to="188">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5758" from="188" to="191">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5759" from="188" to="189">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5756" from="189" to="190">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5757" from="190" to="186">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5329" from="191" to="184">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5331" from="192" to="193">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5332" from="193" to="194">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5333" from="194" to="195">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5334" from="195" to="196">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5335" from="196" to="197">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5336" from="197" to="198">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5337" from="198" to="199">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5338" from="199" to="200">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5339" from="200" to="201">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5340" from="201" to="202">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5341" from="202" to="203">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5342" from="203" to="204">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5343" from="204" to="205">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5344" from="205" to="206">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5345" from="206" to="207">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5346" from="207" to="208">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5347" from="208" to="209">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5348" from="209" to="210">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5349" from="210" to="211">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5350" from="211" to="212">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5351" from="212" to="213">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5352" from="213" to="214">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5353" from="214" to="215">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5354" from="215" to="216">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5355" from="216" to="217">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5356" from="217" to="218">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5357" from="218" to="219">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5358" from="219" to="220">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5359" from="220" to="221">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5360" from="221" to="222">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5361" from="222" to="223">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5362" from="223" to="224">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5828" from="224" to="292">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5829" from="224" to="225">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5761" from="225" to="226">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5762" from="226" to="227">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5763" from="227" to="228">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5764" from="228" to="229">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5765" from="229" to="230">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5766" from="230" to="231">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5767" from="231" to="232">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5768" from="232" to="233">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5769" from="233" to="234">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5770" from="234" to="235">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5771" from="235" to="236">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5772" from="236" to="237">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5773" from="237" to="238">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5774" from="238" to="239">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5775" from="239" to="240">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5776" from="240" to="241">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5777" from="241" to="242">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5778" from="242" to="243">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5779" from="243" to="244">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5780" from="244" to="245">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5781" from="245" to="246">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5782" from="246" to="247">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5783" from="247" to="248">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5784" from="248" to="249">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5785" from="249" to="250">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5786" from="250" to="251">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5787" from="251" to="252">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5788" from="252" to="253">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5789" from="253" to="254">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5790" from="254" to="255">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5791" from="255" to="256">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5792" from="256" to="257">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5793" from="257" to="258">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5794" from="258" to="259">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5795" from="259" to="260">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5796" from="260" to="261">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5797" from="261" to="262">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5798" from="262" to="263">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5799" from="263" to="264">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5800" from="264" to="265">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5801" from="265" to="266">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5802" from="266" to="267">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5803" from="267" to="268">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5804" from="268" to="269">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5805" from="269" to="270">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5806" from="270" to="271">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5807" from="271" to="272">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5808" from="272" to="273">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5809" from="273" to="274">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5810" from="274" to="275">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5811" from="275" to="276">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5812" from="276" to="277">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5813" from="277" to="278">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5814" from="278" to="279">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5815" from="279" to="280">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5816" from="280" to="281">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5817" from="281" to="282">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5818" from="282" to="283">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5819" from="283" to="284">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5820" from="284" to="285">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5821" from="285" to="286">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5822" from="286" to="287">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5823" from="287" to="288">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5824" from="288" to="289">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5825" from="289" to="290">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5826" from="290" to="291">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5827" from="291" to="224">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5433" from="292" to="293">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5434" from="293" to="294">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5435" from="294" to="295">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5436" from="295" to="296">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5437" from="296" to="297">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5438" from="297" to="298">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5439" from="298" to="299">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5440" from="299" to="300">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5441" from="300" to="301">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5442" from="301" to="302">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5443" from="302" to="303">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5444" from="303" to="304">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5445" from="304" to="305">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5446" from="305" to="306">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5447" from="306" to="307">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5448" from="307" to="308">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5449" from="308" to="309">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5866" from="309" to="345">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5867" from="309" to="310">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5831" from="310" to="311">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5832" from="311" to="312">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5833" from="312" to="313">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5834" from="313" to="314">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5835" from="314" to="315">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5836" from="315" to="316">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5837" from="316" to="317">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5838" from="317" to="318">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5839" from="318" to="319">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5840" from="319" to="320">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5841" from="320" to="321">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5842" from="321" to="322">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5843" from="322" to="323">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5844" from="323" to="324">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5845" from="324" to="325">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5846" from="325" to="326">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5847" from="326" to="327">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5848" from="327" to="328">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5849" from="328" to="329">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5850" from="329" to="330">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5851" from="330" to="331">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5852" from="331" to="332">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5853" from="332" to="333">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5854" from="333" to="334">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5855" from="334" to="335">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5856" from="335" to="336">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5857" from="336" to="337">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5858" from="337" to="338">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5859" from="338" to="339">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5860" from="339" to="340">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5861" from="340" to="341">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5862" from="341" to="342">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5863" from="342" to="343">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5864" from="343" to="344">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5865" from="344" to="309">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5488" from="345" to="346">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5489" from="346" to="347">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5490" from="347" to="348">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5491" from="348" to="349">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5492" from="349" to="350">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5493" from="350" to="351">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5494" from="351" to="352">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5495" from="352" to="353">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5496" from="353" to="354">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5872" from="354" to="358">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5873" from="354" to="355">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5869" from="355" to="356">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5870" from="356" to="357">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5871" from="357" to="354">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5503" from="358" to="359">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5879" from="359" to="364">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5880" from="359" to="360">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5875" from="360" to="361">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5876" from="361" to="362">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5877" from="362" to="363">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5878" from="363" to="359">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5511" from="364" to="365">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5933" from="365" to="417">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5934" from="365" to="366">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln190" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5882" from="366" to="367">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5883" from="367" to="368">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5884" from="368" to="369">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5885" from="369" to="370">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5886" from="370" to="371">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5887" from="371" to="372">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5888" from="372" to="373">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5889" from="373" to="374">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5890" from="374" to="375">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5891" from="375" to="376">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5892" from="376" to="377">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5893" from="377" to="378">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5894" from="378" to="379">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5895" from="379" to="380">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5896" from="380" to="381">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5897" from="381" to="382">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5898" from="382" to="383">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5899" from="383" to="384">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5900" from="384" to="385">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5901" from="385" to="386">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5902" from="386" to="387">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5903" from="387" to="388">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5904" from="388" to="389">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5905" from="389" to="390">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5906" from="390" to="391">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5907" from="391" to="392">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5908" from="392" to="393">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5909" from="393" to="394">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5910" from="394" to="395">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5911" from="395" to="396">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5912" from="396" to="397">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5913" from="397" to="398">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5914" from="398" to="399">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5915" from="399" to="400">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5916" from="400" to="401">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5917" from="401" to="402">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5918" from="402" to="403">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5919" from="403" to="404">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5920" from="404" to="405">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5921" from="405" to="406">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5922" from="406" to="407">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5923" from="407" to="408">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5924" from="408" to="409">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5925" from="409" to="410">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5926" from="410" to="411">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5927" from="411" to="412">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5928" from="412" to="413">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5929" from="413" to="414">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5930" from="414" to="415">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5931" from="415" to="416">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5932" from="416" to="365">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5566" from="417" to="418">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5938" from="418" to="421">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln317" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5939" from="418" to="419">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln317" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5936" from="419" to="420">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5937" from="420" to="418">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="422" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0 %spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_10

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="423" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="2" op_5_bw="1" op_6_bw="5" op_7_bw="6" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="32" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="0" op_22_bw="0">
<![CDATA[
:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %infer_input_V_data_V, i4 %infer_input_V_keep_V, i4 %infer_input_V_strb_V, i2 %infer_input_V_user_V, i1 %infer_input_V_last_V, i5 %infer_input_V_id_V, i6 %infer_input_V_dest_V, void @empty, i32 1, i32 1, void @empty_17, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="424" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:2 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %infer_input_V_data_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="425" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
:3 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %infer_input_V_keep_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="426" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
:4 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %infer_input_V_strb_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="427" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="0" op_0_bw="0" op_1_bw="2">
<![CDATA[
:5 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i2 %infer_input_V_user_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="428" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:6 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %infer_input_V_last_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="429" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="0" op_0_bw="0" op_1_bw="5">
<![CDATA[
:7 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i5 %infer_input_V_id_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="430" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="0" op_0_bw="0" op_1_bw="6">
<![CDATA[
:8 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i6 %infer_input_V_dest_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="431" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="2" op_5_bw="1" op_6_bw="5" op_7_bw="6" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="32" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="0" op_22_bw="0">
<![CDATA[
:9 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %infer_output_V_data_V, i4 %infer_output_V_keep_V, i4 %infer_output_V_strb_V, i2 %infer_output_V_user_V, i1 %infer_output_V_last_V, i5 %infer_output_V_id_V, i6 %infer_output_V_dest_V, void @empty, i32 1, i32 1, void @empty_17, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="432" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:10 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %infer_output_V_data_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="433" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
:11 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %infer_output_V_keep_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="434" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
:12 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %infer_output_V_strb_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="435" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="0" op_0_bw="0" op_1_bw="2">
<![CDATA[
:13 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i2 %infer_output_V_user_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="436" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:14 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %infer_output_V_last_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="437" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="0" op_0_bw="0" op_1_bw="5">
<![CDATA[
:15 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i5 %infer_output_V_id_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="438" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="0" op_0_bw="0" op_1_bw="6">
<![CDATA[
:16 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i6 %infer_output_V_dest_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="439" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:17 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_1, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_11, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="440" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="0" op_0_bw="0">
<![CDATA[
:18 %br_ln222 = br void

]]></Node>
<StgValue><ssdm name="br_ln222"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="441" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0">
<![CDATA[
:0 %i = phi i12 0, void, i12 %i_8, void %.split112_ifconv

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="442" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
:1 %p_phi = phi i4 0, void, i4 %tmp_i_keep, void %.split112_ifconv

]]></Node>
<StgValue><ssdm name="p_phi"/></StgValue>
</operation>

<operation id="443" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
:2 %p_phi115 = phi i4 0, void, i4 %tmp_i_strb, void %.split112_ifconv

]]></Node>
<StgValue><ssdm name="p_phi115"/></StgValue>
</operation>

<operation id="444" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:3 %p_phi116 = phi i2 0, void, i2 %tmp_i_user, void %.split112_ifconv

]]></Node>
<StgValue><ssdm name="p_phi116"/></StgValue>
</operation>

<operation id="445" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:4 %p_phi117 = phi i5 0, void, i5 %tmp_i_id, void %.split112_ifconv

]]></Node>
<StgValue><ssdm name="p_phi117"/></StgValue>
</operation>

<operation id="446" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
:5 %p_phi118 = phi i6 0, void, i6 %tmp_i_dest, void %.split112_ifconv

]]></Node>
<StgValue><ssdm name="p_phi118"/></StgValue>
</operation>

<operation id="447" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:6 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="448" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:7 %icmp_ln222 = icmp_ult  i12 %i, i12 3600

]]></Node>
<StgValue><ssdm name="icmp_ln222"/></StgValue>
</operation>

<operation id="449" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:8 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 900, i64 900, i64 900

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="450" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9 %br_ln222 = br i1 %icmp_ln222, void %.preheader32.preheader, void %.split112_ifconv

]]></Node>
<StgValue><ssdm name="br_ln222"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="451" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split112_ifconv:0 %i_8 = add i12 %i, i12 4

]]></Node>
<StgValue><ssdm name="i_8"/></StgValue>
</operation>

<operation id="452" st_id="3" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="54" op_0_bw="54" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="2" op_5_bw="1" op_6_bw="5" op_7_bw="6">
<![CDATA[
.split112_ifconv:2 %empty_48 = read i54 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i2P0A.i1P0A.i5P0A.i6P0A, i32 %infer_input_V_data_V, i4 %infer_input_V_keep_V, i4 %infer_input_V_strb_V, i2 %infer_input_V_user_V, i1 %infer_input_V_last_V, i5 %infer_input_V_id_V, i6 %infer_input_V_dest_V

]]></Node>
<StgValue><ssdm name="empty_48"/></StgValue>
</operation>

<operation id="453" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="32" op_0_bw="54">
<![CDATA[
.split112_ifconv:3 %input_package_data_V = extractvalue i54 %empty_48

]]></Node>
<StgValue><ssdm name="input_package_data_V"/></StgValue>
</operation>

<operation id="454" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="4" op_0_bw="54">
<![CDATA[
.split112_ifconv:4 %tmp_i_keep = extractvalue i54 %empty_48

]]></Node>
<StgValue><ssdm name="tmp_i_keep"/></StgValue>
</operation>

<operation id="455" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="4" op_0_bw="54">
<![CDATA[
.split112_ifconv:5 %tmp_i_strb = extractvalue i54 %empty_48

]]></Node>
<StgValue><ssdm name="tmp_i_strb"/></StgValue>
</operation>

<operation id="456" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="2" op_0_bw="54">
<![CDATA[
.split112_ifconv:6 %tmp_i_user = extractvalue i54 %empty_48

]]></Node>
<StgValue><ssdm name="tmp_i_user"/></StgValue>
</operation>

<operation id="457" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="5" op_0_bw="54">
<![CDATA[
.split112_ifconv:7 %tmp_i_id = extractvalue i54 %empty_48

]]></Node>
<StgValue><ssdm name="tmp_i_id"/></StgValue>
</operation>

<operation id="458" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="6" op_0_bw="54">
<![CDATA[
.split112_ifconv:8 %tmp_i_dest = extractvalue i54 %empty_48

]]></Node>
<StgValue><ssdm name="tmp_i_dest"/></StgValue>
</operation>

<operation id="459" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split112_ifconv:9 %pixel_1 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %input_package_data_V, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="pixel_1"/></StgValue>
</operation>

<operation id="460" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split112_ifconv:10 %pixel_2 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %input_package_data_V, i32 16, i32 23

]]></Node>
<StgValue><ssdm name="pixel_2"/></StgValue>
</operation>

<operation id="461" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split112_ifconv:11 %pixel_3 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %input_package_data_V, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="pixel_3"/></StgValue>
</operation>

<operation id="462" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="8" op_0_bw="32">
<![CDATA[
.split112_ifconv:12 %pixel_4 = trunc i32 %input_package_data_V

]]></Node>
<StgValue><ssdm name="pixel_4"/></StgValue>
</operation>

<operation id="463" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="32" op_0_bw="8">
<![CDATA[
.split112_ifconv:13 %zext_ln230_1 = zext i8 %pixel_1

]]></Node>
<StgValue><ssdm name="zext_ln230_1"/></StgValue>
</operation>

<operation id="464" st_id="3" stage="4" lat="4">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="32" op_0_bw="32">
<![CDATA[
.split112_ifconv:14 %conv = uitofp i32 %zext_ln230_1

]]></Node>
<StgValue><ssdm name="conv"/></StgValue>
</operation>

<operation id="465" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="32" op_0_bw="8">
<![CDATA[
.split112_ifconv:64 %zext_ln231_1 = zext i8 %pixel_2

]]></Node>
<StgValue><ssdm name="zext_ln231_1"/></StgValue>
</operation>

<operation id="466" st_id="3" stage="4" lat="4">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="32" op_0_bw="32">
<![CDATA[
.split112_ifconv:65 %conv2 = uitofp i32 %zext_ln231_1

]]></Node>
<StgValue><ssdm name="conv2"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="467" st_id="4" stage="3" lat="4">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="32" op_0_bw="32">
<![CDATA[
.split112_ifconv:14 %conv = uitofp i32 %zext_ln230_1

]]></Node>
<StgValue><ssdm name="conv"/></StgValue>
</operation>

<operation id="468" st_id="4" stage="3" lat="4">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="32" op_0_bw="32">
<![CDATA[
.split112_ifconv:65 %conv2 = uitofp i32 %zext_ln231_1

]]></Node>
<StgValue><ssdm name="conv2"/></StgValue>
</operation>

<operation id="469" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="32" op_0_bw="8">
<![CDATA[
.split112_ifconv:116 %zext_ln232_1 = zext i8 %pixel_3

]]></Node>
<StgValue><ssdm name="zext_ln232_1"/></StgValue>
</operation>

<operation id="470" st_id="4" stage="4" lat="4">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="32" op_0_bw="32">
<![CDATA[
.split112_ifconv:117 %conv4 = uitofp i32 %zext_ln232_1

]]></Node>
<StgValue><ssdm name="conv4"/></StgValue>
</operation>

<operation id="471" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="643" bw="32" op_0_bw="8">
<![CDATA[
.split112_ifconv:168 %zext_ln233_1 = zext i8 %pixel_4

]]></Node>
<StgValue><ssdm name="zext_ln233_1"/></StgValue>
</operation>

<operation id="472" st_id="4" stage="4" lat="4">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="644" bw="32" op_0_bw="32">
<![CDATA[
.split112_ifconv:169 %conv6 = uitofp i32 %zext_ln233_1

]]></Node>
<StgValue><ssdm name="conv6"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="473" st_id="5" stage="2" lat="4">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="32" op_0_bw="32">
<![CDATA[
.split112_ifconv:14 %conv = uitofp i32 %zext_ln230_1

]]></Node>
<StgValue><ssdm name="conv"/></StgValue>
</operation>

<operation id="474" st_id="5" stage="2" lat="4">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="32" op_0_bw="32">
<![CDATA[
.split112_ifconv:65 %conv2 = uitofp i32 %zext_ln231_1

]]></Node>
<StgValue><ssdm name="conv2"/></StgValue>
</operation>

<operation id="475" st_id="5" stage="3" lat="4">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="32" op_0_bw="32">
<![CDATA[
.split112_ifconv:117 %conv4 = uitofp i32 %zext_ln232_1

]]></Node>
<StgValue><ssdm name="conv4"/></StgValue>
</operation>

<operation id="476" st_id="5" stage="3" lat="4">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="644" bw="32" op_0_bw="32">
<![CDATA[
.split112_ifconv:169 %conv6 = uitofp i32 %zext_ln233_1

]]></Node>
<StgValue><ssdm name="conv6"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="477" st_id="6" stage="1" lat="4">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="32" op_0_bw="32">
<![CDATA[
.split112_ifconv:14 %conv = uitofp i32 %zext_ln230_1

]]></Node>
<StgValue><ssdm name="conv"/></StgValue>
</operation>

<operation id="478" st_id="6" stage="1" lat="4">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="32" op_0_bw="32">
<![CDATA[
.split112_ifconv:65 %conv2 = uitofp i32 %zext_ln231_1

]]></Node>
<StgValue><ssdm name="conv2"/></StgValue>
</operation>

<operation id="479" st_id="6" stage="2" lat="4">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="32" op_0_bw="32">
<![CDATA[
.split112_ifconv:117 %conv4 = uitofp i32 %zext_ln232_1

]]></Node>
<StgValue><ssdm name="conv4"/></StgValue>
</operation>

<operation id="480" st_id="6" stage="2" lat="4">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="644" bw="32" op_0_bw="32">
<![CDATA[
.split112_ifconv:169 %conv6 = uitofp i32 %zext_ln233_1

]]></Node>
<StgValue><ssdm name="conv6"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="481" st_id="7" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="64" op_0_bw="32">
<![CDATA[
.split112_ifconv:15 %conv1 = fpext i32 %conv

]]></Node>
<StgValue><ssdm name="conv1"/></StgValue>
</operation>

<operation id="482" st_id="7" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="64" op_0_bw="32">
<![CDATA[
.split112_ifconv:66 %conv3 = fpext i32 %conv2

]]></Node>
<StgValue><ssdm name="conv3"/></StgValue>
</operation>

<operation id="483" st_id="7" stage="1" lat="4">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="32" op_0_bw="32">
<![CDATA[
.split112_ifconv:117 %conv4 = uitofp i32 %zext_ln232_1

]]></Node>
<StgValue><ssdm name="conv4"/></StgValue>
</operation>

<operation id="484" st_id="7" stage="1" lat="4">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="644" bw="32" op_0_bw="32">
<![CDATA[
.split112_ifconv:169 %conv6 = uitofp i32 %zext_ln233_1

]]></Node>
<StgValue><ssdm name="conv6"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="485" st_id="8" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="64" op_0_bw="32">
<![CDATA[
.split112_ifconv:15 %conv1 = fpext i32 %conv

]]></Node>
<StgValue><ssdm name="conv1"/></StgValue>
</operation>

<operation id="486" st_id="8" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="64" op_0_bw="32">
<![CDATA[
.split112_ifconv:66 %conv3 = fpext i32 %conv2

]]></Node>
<StgValue><ssdm name="conv3"/></StgValue>
</operation>

<operation id="487" st_id="8" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="64" op_0_bw="32">
<![CDATA[
.split112_ifconv:118 %conv5 = fpext i32 %conv4

]]></Node>
<StgValue><ssdm name="conv5"/></StgValue>
</operation>

<operation id="488" st_id="8" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="64" op_0_bw="32">
<![CDATA[
.split112_ifconv:170 %conv7 = fpext i32 %conv6

]]></Node>
<StgValue><ssdm name="conv7"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="489" st_id="9" stage="22" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split112_ifconv:16 %LD = ddiv i64 %conv1, i64 255

]]></Node>
<StgValue><ssdm name="LD"/></StgValue>
</operation>

<operation id="490" st_id="9" stage="22" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split112_ifconv:67 %LD_1 = ddiv i64 %conv3, i64 255

]]></Node>
<StgValue><ssdm name="LD_1"/></StgValue>
</operation>

<operation id="491" st_id="9" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="64" op_0_bw="32">
<![CDATA[
.split112_ifconv:118 %conv5 = fpext i32 %conv4

]]></Node>
<StgValue><ssdm name="conv5"/></StgValue>
</operation>

<operation id="492" st_id="9" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="64" op_0_bw="32">
<![CDATA[
.split112_ifconv:170 %conv7 = fpext i32 %conv6

]]></Node>
<StgValue><ssdm name="conv7"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="493" st_id="10" stage="21" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split112_ifconv:16 %LD = ddiv i64 %conv1, i64 255

]]></Node>
<StgValue><ssdm name="LD"/></StgValue>
</operation>

<operation id="494" st_id="10" stage="21" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split112_ifconv:67 %LD_1 = ddiv i64 %conv3, i64 255

]]></Node>
<StgValue><ssdm name="LD_1"/></StgValue>
</operation>

<operation id="495" st_id="10" stage="22" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split112_ifconv:119 %LD_2 = ddiv i64 %conv5, i64 255

]]></Node>
<StgValue><ssdm name="LD_2"/></StgValue>
</operation>

<operation id="496" st_id="10" stage="22" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split112_ifconv:171 %LD_3 = ddiv i64 %conv7, i64 255

]]></Node>
<StgValue><ssdm name="LD_3"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="497" st_id="11" stage="20" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split112_ifconv:16 %LD = ddiv i64 %conv1, i64 255

]]></Node>
<StgValue><ssdm name="LD"/></StgValue>
</operation>

<operation id="498" st_id="11" stage="20" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split112_ifconv:67 %LD_1 = ddiv i64 %conv3, i64 255

]]></Node>
<StgValue><ssdm name="LD_1"/></StgValue>
</operation>

<operation id="499" st_id="11" stage="21" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split112_ifconv:119 %LD_2 = ddiv i64 %conv5, i64 255

]]></Node>
<StgValue><ssdm name="LD_2"/></StgValue>
</operation>

<operation id="500" st_id="11" stage="21" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split112_ifconv:171 %LD_3 = ddiv i64 %conv7, i64 255

]]></Node>
<StgValue><ssdm name="LD_3"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="501" st_id="12" stage="19" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split112_ifconv:16 %LD = ddiv i64 %conv1, i64 255

]]></Node>
<StgValue><ssdm name="LD"/></StgValue>
</operation>

<operation id="502" st_id="12" stage="19" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split112_ifconv:67 %LD_1 = ddiv i64 %conv3, i64 255

]]></Node>
<StgValue><ssdm name="LD_1"/></StgValue>
</operation>

<operation id="503" st_id="12" stage="20" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split112_ifconv:119 %LD_2 = ddiv i64 %conv5, i64 255

]]></Node>
<StgValue><ssdm name="LD_2"/></StgValue>
</operation>

<operation id="504" st_id="12" stage="20" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split112_ifconv:171 %LD_3 = ddiv i64 %conv7, i64 255

]]></Node>
<StgValue><ssdm name="LD_3"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="505" st_id="13" stage="18" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split112_ifconv:16 %LD = ddiv i64 %conv1, i64 255

]]></Node>
<StgValue><ssdm name="LD"/></StgValue>
</operation>

<operation id="506" st_id="13" stage="18" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split112_ifconv:67 %LD_1 = ddiv i64 %conv3, i64 255

]]></Node>
<StgValue><ssdm name="LD_1"/></StgValue>
</operation>

<operation id="507" st_id="13" stage="19" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split112_ifconv:119 %LD_2 = ddiv i64 %conv5, i64 255

]]></Node>
<StgValue><ssdm name="LD_2"/></StgValue>
</operation>

<operation id="508" st_id="13" stage="19" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split112_ifconv:171 %LD_3 = ddiv i64 %conv7, i64 255

]]></Node>
<StgValue><ssdm name="LD_3"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="509" st_id="14" stage="17" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split112_ifconv:16 %LD = ddiv i64 %conv1, i64 255

]]></Node>
<StgValue><ssdm name="LD"/></StgValue>
</operation>

<operation id="510" st_id="14" stage="17" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split112_ifconv:67 %LD_1 = ddiv i64 %conv3, i64 255

]]></Node>
<StgValue><ssdm name="LD_1"/></StgValue>
</operation>

<operation id="511" st_id="14" stage="18" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split112_ifconv:119 %LD_2 = ddiv i64 %conv5, i64 255

]]></Node>
<StgValue><ssdm name="LD_2"/></StgValue>
</operation>

<operation id="512" st_id="14" stage="18" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split112_ifconv:171 %LD_3 = ddiv i64 %conv7, i64 255

]]></Node>
<StgValue><ssdm name="LD_3"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="513" st_id="15" stage="16" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split112_ifconv:16 %LD = ddiv i64 %conv1, i64 255

]]></Node>
<StgValue><ssdm name="LD"/></StgValue>
</operation>

<operation id="514" st_id="15" stage="16" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split112_ifconv:67 %LD_1 = ddiv i64 %conv3, i64 255

]]></Node>
<StgValue><ssdm name="LD_1"/></StgValue>
</operation>

<operation id="515" st_id="15" stage="17" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split112_ifconv:119 %LD_2 = ddiv i64 %conv5, i64 255

]]></Node>
<StgValue><ssdm name="LD_2"/></StgValue>
</operation>

<operation id="516" st_id="15" stage="17" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split112_ifconv:171 %LD_3 = ddiv i64 %conv7, i64 255

]]></Node>
<StgValue><ssdm name="LD_3"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="517" st_id="16" stage="15" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split112_ifconv:16 %LD = ddiv i64 %conv1, i64 255

]]></Node>
<StgValue><ssdm name="LD"/></StgValue>
</operation>

<operation id="518" st_id="16" stage="15" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split112_ifconv:67 %LD_1 = ddiv i64 %conv3, i64 255

]]></Node>
<StgValue><ssdm name="LD_1"/></StgValue>
</operation>

<operation id="519" st_id="16" stage="16" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split112_ifconv:119 %LD_2 = ddiv i64 %conv5, i64 255

]]></Node>
<StgValue><ssdm name="LD_2"/></StgValue>
</operation>

<operation id="520" st_id="16" stage="16" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split112_ifconv:171 %LD_3 = ddiv i64 %conv7, i64 255

]]></Node>
<StgValue><ssdm name="LD_3"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="521" st_id="17" stage="14" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split112_ifconv:16 %LD = ddiv i64 %conv1, i64 255

]]></Node>
<StgValue><ssdm name="LD"/></StgValue>
</operation>

<operation id="522" st_id="17" stage="14" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split112_ifconv:67 %LD_1 = ddiv i64 %conv3, i64 255

]]></Node>
<StgValue><ssdm name="LD_1"/></StgValue>
</operation>

<operation id="523" st_id="17" stage="15" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split112_ifconv:119 %LD_2 = ddiv i64 %conv5, i64 255

]]></Node>
<StgValue><ssdm name="LD_2"/></StgValue>
</operation>

<operation id="524" st_id="17" stage="15" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split112_ifconv:171 %LD_3 = ddiv i64 %conv7, i64 255

]]></Node>
<StgValue><ssdm name="LD_3"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="525" st_id="18" stage="13" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split112_ifconv:16 %LD = ddiv i64 %conv1, i64 255

]]></Node>
<StgValue><ssdm name="LD"/></StgValue>
</operation>

<operation id="526" st_id="18" stage="13" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split112_ifconv:67 %LD_1 = ddiv i64 %conv3, i64 255

]]></Node>
<StgValue><ssdm name="LD_1"/></StgValue>
</operation>

<operation id="527" st_id="18" stage="14" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split112_ifconv:119 %LD_2 = ddiv i64 %conv5, i64 255

]]></Node>
<StgValue><ssdm name="LD_2"/></StgValue>
</operation>

<operation id="528" st_id="18" stage="14" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split112_ifconv:171 %LD_3 = ddiv i64 %conv7, i64 255

]]></Node>
<StgValue><ssdm name="LD_3"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="529" st_id="19" stage="12" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split112_ifconv:16 %LD = ddiv i64 %conv1, i64 255

]]></Node>
<StgValue><ssdm name="LD"/></StgValue>
</operation>

<operation id="530" st_id="19" stage="12" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split112_ifconv:67 %LD_1 = ddiv i64 %conv3, i64 255

]]></Node>
<StgValue><ssdm name="LD_1"/></StgValue>
</operation>

<operation id="531" st_id="19" stage="13" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split112_ifconv:119 %LD_2 = ddiv i64 %conv5, i64 255

]]></Node>
<StgValue><ssdm name="LD_2"/></StgValue>
</operation>

<operation id="532" st_id="19" stage="13" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split112_ifconv:171 %LD_3 = ddiv i64 %conv7, i64 255

]]></Node>
<StgValue><ssdm name="LD_3"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="533" st_id="20" stage="11" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split112_ifconv:16 %LD = ddiv i64 %conv1, i64 255

]]></Node>
<StgValue><ssdm name="LD"/></StgValue>
</operation>

<operation id="534" st_id="20" stage="11" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split112_ifconv:67 %LD_1 = ddiv i64 %conv3, i64 255

]]></Node>
<StgValue><ssdm name="LD_1"/></StgValue>
</operation>

<operation id="535" st_id="20" stage="12" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split112_ifconv:119 %LD_2 = ddiv i64 %conv5, i64 255

]]></Node>
<StgValue><ssdm name="LD_2"/></StgValue>
</operation>

<operation id="536" st_id="20" stage="12" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split112_ifconv:171 %LD_3 = ddiv i64 %conv7, i64 255

]]></Node>
<StgValue><ssdm name="LD_3"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="537" st_id="21" stage="10" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split112_ifconv:16 %LD = ddiv i64 %conv1, i64 255

]]></Node>
<StgValue><ssdm name="LD"/></StgValue>
</operation>

<operation id="538" st_id="21" stage="10" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split112_ifconv:67 %LD_1 = ddiv i64 %conv3, i64 255

]]></Node>
<StgValue><ssdm name="LD_1"/></StgValue>
</operation>

<operation id="539" st_id="21" stage="11" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split112_ifconv:119 %LD_2 = ddiv i64 %conv5, i64 255

]]></Node>
<StgValue><ssdm name="LD_2"/></StgValue>
</operation>

<operation id="540" st_id="21" stage="11" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split112_ifconv:171 %LD_3 = ddiv i64 %conv7, i64 255

]]></Node>
<StgValue><ssdm name="LD_3"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="541" st_id="22" stage="9" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split112_ifconv:16 %LD = ddiv i64 %conv1, i64 255

]]></Node>
<StgValue><ssdm name="LD"/></StgValue>
</operation>

<operation id="542" st_id="22" stage="9" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split112_ifconv:67 %LD_1 = ddiv i64 %conv3, i64 255

]]></Node>
<StgValue><ssdm name="LD_1"/></StgValue>
</operation>

<operation id="543" st_id="22" stage="10" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split112_ifconv:119 %LD_2 = ddiv i64 %conv5, i64 255

]]></Node>
<StgValue><ssdm name="LD_2"/></StgValue>
</operation>

<operation id="544" st_id="22" stage="10" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split112_ifconv:171 %LD_3 = ddiv i64 %conv7, i64 255

]]></Node>
<StgValue><ssdm name="LD_3"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="545" st_id="23" stage="8" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split112_ifconv:16 %LD = ddiv i64 %conv1, i64 255

]]></Node>
<StgValue><ssdm name="LD"/></StgValue>
</operation>

<operation id="546" st_id="23" stage="8" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split112_ifconv:67 %LD_1 = ddiv i64 %conv3, i64 255

]]></Node>
<StgValue><ssdm name="LD_1"/></StgValue>
</operation>

<operation id="547" st_id="23" stage="9" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split112_ifconv:119 %LD_2 = ddiv i64 %conv5, i64 255

]]></Node>
<StgValue><ssdm name="LD_2"/></StgValue>
</operation>

<operation id="548" st_id="23" stage="9" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split112_ifconv:171 %LD_3 = ddiv i64 %conv7, i64 255

]]></Node>
<StgValue><ssdm name="LD_3"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="549" st_id="24" stage="7" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split112_ifconv:16 %LD = ddiv i64 %conv1, i64 255

]]></Node>
<StgValue><ssdm name="LD"/></StgValue>
</operation>

<operation id="550" st_id="24" stage="7" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split112_ifconv:67 %LD_1 = ddiv i64 %conv3, i64 255

]]></Node>
<StgValue><ssdm name="LD_1"/></StgValue>
</operation>

<operation id="551" st_id="24" stage="8" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split112_ifconv:119 %LD_2 = ddiv i64 %conv5, i64 255

]]></Node>
<StgValue><ssdm name="LD_2"/></StgValue>
</operation>

<operation id="552" st_id="24" stage="8" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split112_ifconv:171 %LD_3 = ddiv i64 %conv7, i64 255

]]></Node>
<StgValue><ssdm name="LD_3"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="553" st_id="25" stage="6" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split112_ifconv:16 %LD = ddiv i64 %conv1, i64 255

]]></Node>
<StgValue><ssdm name="LD"/></StgValue>
</operation>

<operation id="554" st_id="25" stage="6" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split112_ifconv:67 %LD_1 = ddiv i64 %conv3, i64 255

]]></Node>
<StgValue><ssdm name="LD_1"/></StgValue>
</operation>

<operation id="555" st_id="25" stage="7" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split112_ifconv:119 %LD_2 = ddiv i64 %conv5, i64 255

]]></Node>
<StgValue><ssdm name="LD_2"/></StgValue>
</operation>

<operation id="556" st_id="25" stage="7" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split112_ifconv:171 %LD_3 = ddiv i64 %conv7, i64 255

]]></Node>
<StgValue><ssdm name="LD_3"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="557" st_id="26" stage="5" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split112_ifconv:16 %LD = ddiv i64 %conv1, i64 255

]]></Node>
<StgValue><ssdm name="LD"/></StgValue>
</operation>

<operation id="558" st_id="26" stage="5" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split112_ifconv:67 %LD_1 = ddiv i64 %conv3, i64 255

]]></Node>
<StgValue><ssdm name="LD_1"/></StgValue>
</operation>

<operation id="559" st_id="26" stage="6" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split112_ifconv:119 %LD_2 = ddiv i64 %conv5, i64 255

]]></Node>
<StgValue><ssdm name="LD_2"/></StgValue>
</operation>

<operation id="560" st_id="26" stage="6" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split112_ifconv:171 %LD_3 = ddiv i64 %conv7, i64 255

]]></Node>
<StgValue><ssdm name="LD_3"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="561" st_id="27" stage="4" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split112_ifconv:16 %LD = ddiv i64 %conv1, i64 255

]]></Node>
<StgValue><ssdm name="LD"/></StgValue>
</operation>

<operation id="562" st_id="27" stage="4" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split112_ifconv:67 %LD_1 = ddiv i64 %conv3, i64 255

]]></Node>
<StgValue><ssdm name="LD_1"/></StgValue>
</operation>

<operation id="563" st_id="27" stage="5" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split112_ifconv:119 %LD_2 = ddiv i64 %conv5, i64 255

]]></Node>
<StgValue><ssdm name="LD_2"/></StgValue>
</operation>

<operation id="564" st_id="27" stage="5" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split112_ifconv:171 %LD_3 = ddiv i64 %conv7, i64 255

]]></Node>
<StgValue><ssdm name="LD_3"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="565" st_id="28" stage="3" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split112_ifconv:16 %LD = ddiv i64 %conv1, i64 255

]]></Node>
<StgValue><ssdm name="LD"/></StgValue>
</operation>

<operation id="566" st_id="28" stage="3" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split112_ifconv:67 %LD_1 = ddiv i64 %conv3, i64 255

]]></Node>
<StgValue><ssdm name="LD_1"/></StgValue>
</operation>

<operation id="567" st_id="28" stage="4" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split112_ifconv:119 %LD_2 = ddiv i64 %conv5, i64 255

]]></Node>
<StgValue><ssdm name="LD_2"/></StgValue>
</operation>

<operation id="568" st_id="28" stage="4" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split112_ifconv:171 %LD_3 = ddiv i64 %conv7, i64 255

]]></Node>
<StgValue><ssdm name="LD_3"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="569" st_id="29" stage="2" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split112_ifconv:16 %LD = ddiv i64 %conv1, i64 255

]]></Node>
<StgValue><ssdm name="LD"/></StgValue>
</operation>

<operation id="570" st_id="29" stage="2" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split112_ifconv:67 %LD_1 = ddiv i64 %conv3, i64 255

]]></Node>
<StgValue><ssdm name="LD_1"/></StgValue>
</operation>

<operation id="571" st_id="29" stage="3" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split112_ifconv:119 %LD_2 = ddiv i64 %conv5, i64 255

]]></Node>
<StgValue><ssdm name="LD_2"/></StgValue>
</operation>

<operation id="572" st_id="29" stage="3" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split112_ifconv:171 %LD_3 = ddiv i64 %conv7, i64 255

]]></Node>
<StgValue><ssdm name="LD_3"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="573" st_id="30" stage="1" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split112_ifconv:16 %LD = ddiv i64 %conv1, i64 255

]]></Node>
<StgValue><ssdm name="LD"/></StgValue>
</operation>

<operation id="574" st_id="30" stage="1" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split112_ifconv:67 %LD_1 = ddiv i64 %conv3, i64 255

]]></Node>
<StgValue><ssdm name="LD_1"/></StgValue>
</operation>

<operation id="575" st_id="30" stage="2" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split112_ifconv:119 %LD_2 = ddiv i64 %conv5, i64 255

]]></Node>
<StgValue><ssdm name="LD_2"/></StgValue>
</operation>

<operation id="576" st_id="30" stage="2" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split112_ifconv:171 %LD_3 = ddiv i64 %conv7, i64 255

]]></Node>
<StgValue><ssdm name="LD_3"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="577" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="64" op_0_bw="64">
<![CDATA[
.split112_ifconv:17 %ireg = bitcast i64 %LD

]]></Node>
<StgValue><ssdm name="ireg"/></StgValue>
</operation>

<operation id="578" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="63" op_0_bw="64">
<![CDATA[
.split112_ifconv:18 %trunc_ln555 = trunc i64 %ireg

]]></Node>
<StgValue><ssdm name="trunc_ln555"/></StgValue>
</operation>

<operation id="579" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.split112_ifconv:19 %p_Result_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg, i32 63

]]></Node>
<StgValue><ssdm name="p_Result_6"/></StgValue>
</operation>

<operation id="580" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split112_ifconv:20 %exp_tmp = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="exp_tmp"/></StgValue>
</operation>

<operation id="581" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="12" op_0_bw="11">
<![CDATA[
.split112_ifconv:21 %zext_ln455 = zext i11 %exp_tmp

]]></Node>
<StgValue><ssdm name="zext_ln455"/></StgValue>
</operation>

<operation id="582" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="52" op_0_bw="64">
<![CDATA[
.split112_ifconv:22 %trunc_ln565 = trunc i64 %ireg

]]></Node>
<StgValue><ssdm name="trunc_ln565"/></StgValue>
</operation>

<operation id="583" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
.split112_ifconv:23 %p_Result_7 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln565

]]></Node>
<StgValue><ssdm name="p_Result_7"/></StgValue>
</operation>

<operation id="584" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="54" op_0_bw="53">
<![CDATA[
.split112_ifconv:24 %zext_ln569 = zext i53 %p_Result_7

]]></Node>
<StgValue><ssdm name="zext_ln569"/></StgValue>
</operation>

<operation id="585" st_id="31" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split112_ifconv:25 %man_V_1 = sub i54 0, i54 %zext_ln569

]]></Node>
<StgValue><ssdm name="man_V_1"/></StgValue>
</operation>

<operation id="586" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
.split112_ifconv:26 %man_V_2 = select i1 %p_Result_6, i54 %man_V_1, i54 %zext_ln569

]]></Node>
<StgValue><ssdm name="man_V_2"/></StgValue>
</operation>

<operation id="587" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
.split112_ifconv:27 %icmp_ln571 = icmp_eq  i63 %trunc_ln555, i63 0

]]></Node>
<StgValue><ssdm name="icmp_ln571"/></StgValue>
</operation>

<operation id="588" st_id="31" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split112_ifconv:28 %F2 = sub i12 1075, i12 %zext_ln455

]]></Node>
<StgValue><ssdm name="F2"/></StgValue>
</operation>

<operation id="589" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split112_ifconv:29 %icmp_ln581 = icmp_sgt  i12 %F2, i12 16

]]></Node>
<StgValue><ssdm name="icmp_ln581"/></StgValue>
</operation>

<operation id="590" st_id="31" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split112_ifconv:30 %add_ln581 = add i12 %F2, i12 4080

]]></Node>
<StgValue><ssdm name="add_ln581"/></StgValue>
</operation>

<operation id="591" st_id="31" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split112_ifconv:31 %sub_ln581 = sub i12 16, i12 %F2

]]></Node>
<StgValue><ssdm name="sub_ln581"/></StgValue>
</operation>

<operation id="592" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.split112_ifconv:32 %sh_amt = select i1 %icmp_ln581, i12 %add_ln581, i12 %sub_ln581

]]></Node>
<StgValue><ssdm name="sh_amt"/></StgValue>
</operation>

<operation id="593" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="32" op_0_bw="12">
<![CDATA[
.split112_ifconv:33 %sext_ln581 = sext i12 %sh_amt

]]></Node>
<StgValue><ssdm name="sext_ln581"/></StgValue>
</operation>

<operation id="594" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split112_ifconv:34 %icmp_ln582 = icmp_eq  i12 %F2, i12 16

]]></Node>
<StgValue><ssdm name="icmp_ln582"/></StgValue>
</operation>

<operation id="595" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="21" op_0_bw="54">
<![CDATA[
.split112_ifconv:35 %trunc_ln583 = trunc i54 %man_V_2

]]></Node>
<StgValue><ssdm name="trunc_ln583"/></StgValue>
</operation>

<operation id="596" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split112_ifconv:36 %icmp_ln603 = icmp_ult  i12 %sh_amt, i12 21

]]></Node>
<StgValue><ssdm name="icmp_ln603"/></StgValue>
</operation>

<operation id="597" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="54" op_0_bw="32">
<![CDATA[
.split112_ifconv:37 %zext_ln586 = zext i32 %sext_ln581

]]></Node>
<StgValue><ssdm name="zext_ln586"/></StgValue>
</operation>

<operation id="598" st_id="31" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split112_ifconv:38 %ashr_ln586 = ashr i54 %man_V_2, i54 %zext_ln586

]]></Node>
<StgValue><ssdm name="ashr_ln586"/></StgValue>
</operation>

<operation id="599" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="21" op_0_bw="54">
<![CDATA[
.split112_ifconv:39 %trunc_ln586 = trunc i54 %ashr_ln586

]]></Node>
<StgValue><ssdm name="trunc_ln586"/></StgValue>
</operation>

<operation id="600" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.split112_ifconv:40 %tmp_25 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg, i32 63

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="601" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="21" op_0_bw="1" op_1_bw="21" op_2_bw="21">
<![CDATA[
.split112_ifconv:41 %select_ln588 = select i1 %tmp_25, i21 2097151, i21 0

]]></Node>
<StgValue><ssdm name="select_ln588"/></StgValue>
</operation>

<operation id="602" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="21" op_0_bw="32">
<![CDATA[
.split112_ifconv:42 %sext_ln581cast = trunc i32 %sext_ln581

]]></Node>
<StgValue><ssdm name="sext_ln581cast"/></StgValue>
</operation>

<operation id="603" st_id="31" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.split112_ifconv:43 %shl_ln604 = shl i21 %trunc_ln583, i21 %sext_ln581cast

]]></Node>
<StgValue><ssdm name="shl_ln604"/></StgValue>
</operation>

<operation id="604" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split112_ifconv:44 %xor_ln571 = xor i1 %icmp_ln571, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln571"/></StgValue>
</operation>

<operation id="605" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split112_ifconv:45 %and_ln582 = and i1 %icmp_ln582, i1 %xor_ln571

]]></Node>
<StgValue><ssdm name="and_ln582"/></StgValue>
</operation>

<operation id="606" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split112_ifconv:46 %or_ln582 = or i1 %icmp_ln571, i1 %icmp_ln582

]]></Node>
<StgValue><ssdm name="or_ln582"/></StgValue>
</operation>

<operation id="607" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split112_ifconv:47 %xor_ln582 = xor i1 %or_ln582, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln582"/></StgValue>
</operation>

<operation id="608" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split112_ifconv:48 %and_ln581 = and i1 %icmp_ln581, i1 %xor_ln582

]]></Node>
<StgValue><ssdm name="and_ln581"/></StgValue>
</operation>

<operation id="609" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split112_ifconv:49 %icmp_ln585 = icmp_ugt  i12 %sh_amt, i12 53

]]></Node>
<StgValue><ssdm name="icmp_ln585"/></StgValue>
</operation>

<operation id="610" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split112_ifconv:50 %and_ln585 = and i1 %and_ln581, i1 %icmp_ln585

]]></Node>
<StgValue><ssdm name="and_ln585"/></StgValue>
</operation>

<operation id="611" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split112_ifconv:51 %or_ln581 = or i1 %or_ln582, i1 %icmp_ln581

]]></Node>
<StgValue><ssdm name="or_ln581"/></StgValue>
</operation>

<operation id="612" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split112_ifconv:52 %xor_ln581 = xor i1 %or_ln581, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln581"/></StgValue>
</operation>

<operation id="613" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split112_ifconv:53 %and_ln603 = and i1 %icmp_ln603, i1 %xor_ln581

]]></Node>
<StgValue><ssdm name="and_ln603"/></StgValue>
</operation>

<operation id="614" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="21" op_0_bw="1" op_1_bw="21" op_2_bw="21">
<![CDATA[
.split112_ifconv:54 %select_ln571 = select i1 %icmp_ln571, i21 0, i21 %shl_ln604

]]></Node>
<StgValue><ssdm name="select_ln571"/></StgValue>
</operation>

<operation id="615" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split112_ifconv:55 %or_ln571 = or i1 %icmp_ln571, i1 %and_ln603

]]></Node>
<StgValue><ssdm name="or_ln571"/></StgValue>
</operation>

<operation id="616" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="21" op_0_bw="1" op_1_bw="21" op_2_bw="21">
<![CDATA[
.split112_ifconv:56 %select_ln571_1 = select i1 %and_ln585, i21 %select_ln588, i21 %trunc_ln586

]]></Node>
<StgValue><ssdm name="select_ln571_1"/></StgValue>
</operation>

<operation id="617" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="21" op_0_bw="1" op_1_bw="21" op_2_bw="21">
<![CDATA[
.split112_ifconv:57 %select_ln571_2 = select i1 %and_ln582, i21 %trunc_ln583, i21 0

]]></Node>
<StgValue><ssdm name="select_ln571_2"/></StgValue>
</operation>

<operation id="618" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="21" op_0_bw="1" op_1_bw="21" op_2_bw="21">
<![CDATA[
.split112_ifconv:58 %select_ln571_3 = select i1 %or_ln571, i21 %select_ln571, i21 %select_ln571_1

]]></Node>
<StgValue><ssdm name="select_ln571_3"/></StgValue>
</operation>

<operation id="619" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split112_ifconv:59 %or_ln571_1 = or i1 %or_ln571, i1 %and_ln581

]]></Node>
<StgValue><ssdm name="or_ln571_1"/></StgValue>
</operation>

<operation id="620" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="21" op_0_bw="1" op_1_bw="21" op_2_bw="21">
<![CDATA[
.split112_ifconv:60 %select_ln571_4 = select i1 %or_ln571_1, i21 %select_ln571_3, i21 %select_ln571_2

]]></Node>
<StgValue><ssdm name="select_ln571_4"/></StgValue>
</operation>

<operation id="621" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="64" op_0_bw="64">
<![CDATA[
.split112_ifconv:68 %ireg_1 = bitcast i64 %LD_1

]]></Node>
<StgValue><ssdm name="ireg_1"/></StgValue>
</operation>

<operation id="622" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="63" op_0_bw="64">
<![CDATA[
.split112_ifconv:69 %trunc_ln555_1 = trunc i64 %ireg_1

]]></Node>
<StgValue><ssdm name="trunc_ln555_1"/></StgValue>
</operation>

<operation id="623" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.split112_ifconv:70 %p_Result_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_1, i32 63

]]></Node>
<StgValue><ssdm name="p_Result_8"/></StgValue>
</operation>

<operation id="624" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split112_ifconv:71 %exp_tmp_1 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_1, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="exp_tmp_1"/></StgValue>
</operation>

<operation id="625" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="12" op_0_bw="11">
<![CDATA[
.split112_ifconv:72 %zext_ln455_1 = zext i11 %exp_tmp_1

]]></Node>
<StgValue><ssdm name="zext_ln455_1"/></StgValue>
</operation>

<operation id="626" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="52" op_0_bw="64">
<![CDATA[
.split112_ifconv:73 %trunc_ln565_1 = trunc i64 %ireg_1

]]></Node>
<StgValue><ssdm name="trunc_ln565_1"/></StgValue>
</operation>

<operation id="627" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
.split112_ifconv:74 %p_Result_9 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln565_1

]]></Node>
<StgValue><ssdm name="p_Result_9"/></StgValue>
</operation>

<operation id="628" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="54" op_0_bw="53">
<![CDATA[
.split112_ifconv:75 %zext_ln569_1 = zext i53 %p_Result_9

]]></Node>
<StgValue><ssdm name="zext_ln569_1"/></StgValue>
</operation>

<operation id="629" st_id="31" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split112_ifconv:76 %man_V_4 = sub i54 0, i54 %zext_ln569_1

]]></Node>
<StgValue><ssdm name="man_V_4"/></StgValue>
</operation>

<operation id="630" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
.split112_ifconv:77 %man_V_5 = select i1 %p_Result_8, i54 %man_V_4, i54 %zext_ln569_1

]]></Node>
<StgValue><ssdm name="man_V_5"/></StgValue>
</operation>

<operation id="631" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
.split112_ifconv:78 %icmp_ln571_1 = icmp_eq  i63 %trunc_ln555_1, i63 0

]]></Node>
<StgValue><ssdm name="icmp_ln571_1"/></StgValue>
</operation>

<operation id="632" st_id="31" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split112_ifconv:79 %F2_1 = sub i12 1075, i12 %zext_ln455_1

]]></Node>
<StgValue><ssdm name="F2_1"/></StgValue>
</operation>

<operation id="633" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split112_ifconv:80 %icmp_ln581_1 = icmp_sgt  i12 %F2_1, i12 16

]]></Node>
<StgValue><ssdm name="icmp_ln581_1"/></StgValue>
</operation>

<operation id="634" st_id="31" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split112_ifconv:81 %add_ln581_1 = add i12 %F2_1, i12 4080

]]></Node>
<StgValue><ssdm name="add_ln581_1"/></StgValue>
</operation>

<operation id="635" st_id="31" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split112_ifconv:82 %sub_ln581_1 = sub i12 16, i12 %F2_1

]]></Node>
<StgValue><ssdm name="sub_ln581_1"/></StgValue>
</operation>

<operation id="636" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.split112_ifconv:83 %sh_amt_1 = select i1 %icmp_ln581_1, i12 %add_ln581_1, i12 %sub_ln581_1

]]></Node>
<StgValue><ssdm name="sh_amt_1"/></StgValue>
</operation>

<operation id="637" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="32" op_0_bw="12">
<![CDATA[
.split112_ifconv:84 %sext_ln581_1 = sext i12 %sh_amt_1

]]></Node>
<StgValue><ssdm name="sext_ln581_1"/></StgValue>
</operation>

<operation id="638" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split112_ifconv:85 %icmp_ln582_1 = icmp_eq  i12 %F2_1, i12 16

]]></Node>
<StgValue><ssdm name="icmp_ln582_1"/></StgValue>
</operation>

<operation id="639" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="21" op_0_bw="54">
<![CDATA[
.split112_ifconv:86 %trunc_ln583_1 = trunc i54 %man_V_5

]]></Node>
<StgValue><ssdm name="trunc_ln583_1"/></StgValue>
</operation>

<operation id="640" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split112_ifconv:87 %icmp_ln603_1 = icmp_ult  i12 %sh_amt_1, i12 21

]]></Node>
<StgValue><ssdm name="icmp_ln603_1"/></StgValue>
</operation>

<operation id="641" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="54" op_0_bw="32">
<![CDATA[
.split112_ifconv:88 %zext_ln586_1 = zext i32 %sext_ln581_1

]]></Node>
<StgValue><ssdm name="zext_ln586_1"/></StgValue>
</operation>

<operation id="642" st_id="31" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split112_ifconv:89 %ashr_ln586_1 = ashr i54 %man_V_5, i54 %zext_ln586_1

]]></Node>
<StgValue><ssdm name="ashr_ln586_1"/></StgValue>
</operation>

<operation id="643" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="21" op_0_bw="54">
<![CDATA[
.split112_ifconv:90 %trunc_ln586_1 = trunc i54 %ashr_ln586_1

]]></Node>
<StgValue><ssdm name="trunc_ln586_1"/></StgValue>
</operation>

<operation id="644" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.split112_ifconv:91 %tmp_27 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_1, i32 63

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="645" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="21" op_0_bw="1" op_1_bw="21" op_2_bw="21">
<![CDATA[
.split112_ifconv:92 %select_ln588_1 = select i1 %tmp_27, i21 2097151, i21 0

]]></Node>
<StgValue><ssdm name="select_ln588_1"/></StgValue>
</operation>

<operation id="646" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="21" op_0_bw="32">
<![CDATA[
.split112_ifconv:93 %sext_ln581_1cast = trunc i32 %sext_ln581_1

]]></Node>
<StgValue><ssdm name="sext_ln581_1cast"/></StgValue>
</operation>

<operation id="647" st_id="31" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.split112_ifconv:94 %shl_ln604_1 = shl i21 %trunc_ln583_1, i21 %sext_ln581_1cast

]]></Node>
<StgValue><ssdm name="shl_ln604_1"/></StgValue>
</operation>

<operation id="648" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split112_ifconv:95 %xor_ln571_1 = xor i1 %icmp_ln571_1, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln571_1"/></StgValue>
</operation>

<operation id="649" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split112_ifconv:96 %and_ln582_1 = and i1 %icmp_ln582_1, i1 %xor_ln571_1

]]></Node>
<StgValue><ssdm name="and_ln582_1"/></StgValue>
</operation>

<operation id="650" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split112_ifconv:97 %or_ln582_1 = or i1 %icmp_ln571_1, i1 %icmp_ln582_1

]]></Node>
<StgValue><ssdm name="or_ln582_1"/></StgValue>
</operation>

<operation id="651" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split112_ifconv:98 %xor_ln582_1 = xor i1 %or_ln582_1, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln582_1"/></StgValue>
</operation>

<operation id="652" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split112_ifconv:99 %and_ln581_1 = and i1 %icmp_ln581_1, i1 %xor_ln582_1

]]></Node>
<StgValue><ssdm name="and_ln581_1"/></StgValue>
</operation>

<operation id="653" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split112_ifconv:100 %icmp_ln585_1 = icmp_ugt  i12 %sh_amt_1, i12 53

]]></Node>
<StgValue><ssdm name="icmp_ln585_1"/></StgValue>
</operation>

<operation id="654" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split112_ifconv:101 %and_ln585_1 = and i1 %and_ln581_1, i1 %icmp_ln585_1

]]></Node>
<StgValue><ssdm name="and_ln585_1"/></StgValue>
</operation>

<operation id="655" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split112_ifconv:102 %or_ln581_1 = or i1 %or_ln582_1, i1 %icmp_ln581_1

]]></Node>
<StgValue><ssdm name="or_ln581_1"/></StgValue>
</operation>

<operation id="656" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split112_ifconv:103 %xor_ln581_1 = xor i1 %or_ln581_1, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln581_1"/></StgValue>
</operation>

<operation id="657" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split112_ifconv:104 %and_ln603_1 = and i1 %icmp_ln603_1, i1 %xor_ln581_1

]]></Node>
<StgValue><ssdm name="and_ln603_1"/></StgValue>
</operation>

<operation id="658" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="21" op_0_bw="1" op_1_bw="21" op_2_bw="21">
<![CDATA[
.split112_ifconv:105 %select_ln571_5 = select i1 %icmp_ln571_1, i21 0, i21 %shl_ln604_1

]]></Node>
<StgValue><ssdm name="select_ln571_5"/></StgValue>
</operation>

<operation id="659" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split112_ifconv:106 %or_ln571_2 = or i1 %icmp_ln571_1, i1 %and_ln603_1

]]></Node>
<StgValue><ssdm name="or_ln571_2"/></StgValue>
</operation>

<operation id="660" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="21" op_0_bw="1" op_1_bw="21" op_2_bw="21">
<![CDATA[
.split112_ifconv:107 %select_ln571_6 = select i1 %and_ln585_1, i21 %select_ln588_1, i21 %trunc_ln586_1

]]></Node>
<StgValue><ssdm name="select_ln571_6"/></StgValue>
</operation>

<operation id="661" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="21" op_0_bw="1" op_1_bw="21" op_2_bw="21">
<![CDATA[
.split112_ifconv:108 %select_ln571_7 = select i1 %and_ln582_1, i21 %trunc_ln583_1, i21 0

]]></Node>
<StgValue><ssdm name="select_ln571_7"/></StgValue>
</operation>

<operation id="662" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="21" op_0_bw="1" op_1_bw="21" op_2_bw="21">
<![CDATA[
.split112_ifconv:109 %select_ln571_8 = select i1 %or_ln571_2, i21 %select_ln571_5, i21 %select_ln571_6

]]></Node>
<StgValue><ssdm name="select_ln571_8"/></StgValue>
</operation>

<operation id="663" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split112_ifconv:110 %or_ln571_3 = or i1 %or_ln571_2, i1 %and_ln581_1

]]></Node>
<StgValue><ssdm name="or_ln571_3"/></StgValue>
</operation>

<operation id="664" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="21" op_0_bw="1" op_1_bw="21" op_2_bw="21">
<![CDATA[
.split112_ifconv:111 %select_ln571_9 = select i1 %or_ln571_3, i21 %select_ln571_8, i21 %select_ln571_7

]]></Node>
<StgValue><ssdm name="select_ln571_9"/></StgValue>
</operation>

<operation id="665" st_id="31" stage="1" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split112_ifconv:119 %LD_2 = ddiv i64 %conv5, i64 255

]]></Node>
<StgValue><ssdm name="LD_2"/></StgValue>
</operation>

<operation id="666" st_id="31" stage="1" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split112_ifconv:171 %LD_3 = ddiv i64 %conv7, i64 255

]]></Node>
<StgValue><ssdm name="LD_3"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="667" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="64" op_0_bw="12">
<![CDATA[
.split112_ifconv:61 %zext_ln230 = zext i12 %i

]]></Node>
<StgValue><ssdm name="zext_ln230"/></StgValue>
</operation>

<operation id="668" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="12" op_0_bw="21" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split112_ifconv:62 %cnn_input_flat_V_addr = getelementptr i21 %cnn_input_flat_V, i64 0, i64 %zext_ln230

]]></Node>
<StgValue><ssdm name="cnn_input_flat_V_addr"/></StgValue>
</operation>

<operation id="669" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="0" op_0_bw="21" op_1_bw="12">
<![CDATA[
.split112_ifconv:63 %store_ln230 = store i21 %select_ln571_4, i12 %cnn_input_flat_V_addr

]]></Node>
<StgValue><ssdm name="store_ln230"/></StgValue>
</operation>

<operation id="670" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split112_ifconv:112 %or_ln231 = or i12 %i, i12 1

]]></Node>
<StgValue><ssdm name="or_ln231"/></StgValue>
</operation>

<operation id="671" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="64" op_0_bw="12">
<![CDATA[
.split112_ifconv:113 %zext_ln231 = zext i12 %or_ln231

]]></Node>
<StgValue><ssdm name="zext_ln231"/></StgValue>
</operation>

<operation id="672" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="12" op_0_bw="21" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split112_ifconv:114 %cnn_input_flat_V_addr_2 = getelementptr i21 %cnn_input_flat_V, i64 0, i64 %zext_ln231

]]></Node>
<StgValue><ssdm name="cnn_input_flat_V_addr_2"/></StgValue>
</operation>

<operation id="673" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="0" op_0_bw="21" op_1_bw="12">
<![CDATA[
.split112_ifconv:115 %store_ln231 = store i21 %select_ln571_9, i12 %cnn_input_flat_V_addr_2

]]></Node>
<StgValue><ssdm name="store_ln231"/></StgValue>
</operation>

<operation id="674" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="64" op_0_bw="64">
<![CDATA[
.split112_ifconv:120 %ireg_2 = bitcast i64 %LD_2

]]></Node>
<StgValue><ssdm name="ireg_2"/></StgValue>
</operation>

<operation id="675" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="63" op_0_bw="64">
<![CDATA[
.split112_ifconv:121 %trunc_ln555_2 = trunc i64 %ireg_2

]]></Node>
<StgValue><ssdm name="trunc_ln555_2"/></StgValue>
</operation>

<operation id="676" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.split112_ifconv:122 %p_Result_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_2, i32 63

]]></Node>
<StgValue><ssdm name="p_Result_10"/></StgValue>
</operation>

<operation id="677" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split112_ifconv:123 %exp_tmp_2 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_2, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="exp_tmp_2"/></StgValue>
</operation>

<operation id="678" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="12" op_0_bw="11">
<![CDATA[
.split112_ifconv:124 %zext_ln455_2 = zext i11 %exp_tmp_2

]]></Node>
<StgValue><ssdm name="zext_ln455_2"/></StgValue>
</operation>

<operation id="679" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="52" op_0_bw="64">
<![CDATA[
.split112_ifconv:125 %trunc_ln565_2 = trunc i64 %ireg_2

]]></Node>
<StgValue><ssdm name="trunc_ln565_2"/></StgValue>
</operation>

<operation id="680" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
.split112_ifconv:126 %p_Result_11 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln565_2

]]></Node>
<StgValue><ssdm name="p_Result_11"/></StgValue>
</operation>

<operation id="681" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="54" op_0_bw="53">
<![CDATA[
.split112_ifconv:127 %zext_ln569_2 = zext i53 %p_Result_11

]]></Node>
<StgValue><ssdm name="zext_ln569_2"/></StgValue>
</operation>

<operation id="682" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split112_ifconv:128 %man_V_7 = sub i54 0, i54 %zext_ln569_2

]]></Node>
<StgValue><ssdm name="man_V_7"/></StgValue>
</operation>

<operation id="683" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
.split112_ifconv:129 %man_V_8 = select i1 %p_Result_10, i54 %man_V_7, i54 %zext_ln569_2

]]></Node>
<StgValue><ssdm name="man_V_8"/></StgValue>
</operation>

<operation id="684" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
.split112_ifconv:130 %icmp_ln571_2 = icmp_eq  i63 %trunc_ln555_2, i63 0

]]></Node>
<StgValue><ssdm name="icmp_ln571_2"/></StgValue>
</operation>

<operation id="685" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split112_ifconv:131 %F2_2 = sub i12 1075, i12 %zext_ln455_2

]]></Node>
<StgValue><ssdm name="F2_2"/></StgValue>
</operation>

<operation id="686" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="607" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split112_ifconv:132 %icmp_ln581_2 = icmp_sgt  i12 %F2_2, i12 16

]]></Node>
<StgValue><ssdm name="icmp_ln581_2"/></StgValue>
</operation>

<operation id="687" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split112_ifconv:133 %add_ln581_2 = add i12 %F2_2, i12 4080

]]></Node>
<StgValue><ssdm name="add_ln581_2"/></StgValue>
</operation>

<operation id="688" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split112_ifconv:134 %sub_ln581_2 = sub i12 16, i12 %F2_2

]]></Node>
<StgValue><ssdm name="sub_ln581_2"/></StgValue>
</operation>

<operation id="689" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.split112_ifconv:135 %sh_amt_2 = select i1 %icmp_ln581_2, i12 %add_ln581_2, i12 %sub_ln581_2

]]></Node>
<StgValue><ssdm name="sh_amt_2"/></StgValue>
</operation>

<operation id="690" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="32" op_0_bw="12">
<![CDATA[
.split112_ifconv:136 %sext_ln581_2 = sext i12 %sh_amt_2

]]></Node>
<StgValue><ssdm name="sext_ln581_2"/></StgValue>
</operation>

<operation id="691" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split112_ifconv:137 %icmp_ln582_2 = icmp_eq  i12 %F2_2, i12 16

]]></Node>
<StgValue><ssdm name="icmp_ln582_2"/></StgValue>
</operation>

<operation id="692" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="613" bw="21" op_0_bw="54">
<![CDATA[
.split112_ifconv:138 %trunc_ln583_2 = trunc i54 %man_V_8

]]></Node>
<StgValue><ssdm name="trunc_ln583_2"/></StgValue>
</operation>

<operation id="693" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split112_ifconv:139 %icmp_ln603_2 = icmp_ult  i12 %sh_amt_2, i12 21

]]></Node>
<StgValue><ssdm name="icmp_ln603_2"/></StgValue>
</operation>

<operation id="694" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="54" op_0_bw="32">
<![CDATA[
.split112_ifconv:140 %zext_ln586_2 = zext i32 %sext_ln581_2

]]></Node>
<StgValue><ssdm name="zext_ln586_2"/></StgValue>
</operation>

<operation id="695" st_id="32" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="616" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split112_ifconv:141 %ashr_ln586_2 = ashr i54 %man_V_8, i54 %zext_ln586_2

]]></Node>
<StgValue><ssdm name="ashr_ln586_2"/></StgValue>
</operation>

<operation id="696" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="617" bw="21" op_0_bw="54">
<![CDATA[
.split112_ifconv:142 %trunc_ln586_2 = trunc i54 %ashr_ln586_2

]]></Node>
<StgValue><ssdm name="trunc_ln586_2"/></StgValue>
</operation>

<operation id="697" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.split112_ifconv:143 %tmp_29 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_2, i32 63

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="698" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="619" bw="21" op_0_bw="1" op_1_bw="21" op_2_bw="21">
<![CDATA[
.split112_ifconv:144 %select_ln588_2 = select i1 %tmp_29, i21 2097151, i21 0

]]></Node>
<StgValue><ssdm name="select_ln588_2"/></StgValue>
</operation>

<operation id="699" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="21" op_0_bw="32">
<![CDATA[
.split112_ifconv:145 %sext_ln581_2cast = trunc i32 %sext_ln581_2

]]></Node>
<StgValue><ssdm name="sext_ln581_2cast"/></StgValue>
</operation>

<operation id="700" st_id="32" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.split112_ifconv:146 %shl_ln604_2 = shl i21 %trunc_ln583_2, i21 %sext_ln581_2cast

]]></Node>
<StgValue><ssdm name="shl_ln604_2"/></StgValue>
</operation>

<operation id="701" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split112_ifconv:147 %xor_ln571_2 = xor i1 %icmp_ln571_2, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln571_2"/></StgValue>
</operation>

<operation id="702" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split112_ifconv:148 %and_ln582_2 = and i1 %icmp_ln582_2, i1 %xor_ln571_2

]]></Node>
<StgValue><ssdm name="and_ln582_2"/></StgValue>
</operation>

<operation id="703" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split112_ifconv:149 %or_ln582_2 = or i1 %icmp_ln571_2, i1 %icmp_ln582_2

]]></Node>
<StgValue><ssdm name="or_ln582_2"/></StgValue>
</operation>

<operation id="704" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="625" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split112_ifconv:150 %xor_ln582_2 = xor i1 %or_ln582_2, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln582_2"/></StgValue>
</operation>

<operation id="705" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split112_ifconv:151 %and_ln581_2 = and i1 %icmp_ln581_2, i1 %xor_ln582_2

]]></Node>
<StgValue><ssdm name="and_ln581_2"/></StgValue>
</operation>

<operation id="706" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split112_ifconv:152 %icmp_ln585_2 = icmp_ugt  i12 %sh_amt_2, i12 53

]]></Node>
<StgValue><ssdm name="icmp_ln585_2"/></StgValue>
</operation>

<operation id="707" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split112_ifconv:153 %and_ln585_2 = and i1 %and_ln581_2, i1 %icmp_ln585_2

]]></Node>
<StgValue><ssdm name="and_ln585_2"/></StgValue>
</operation>

<operation id="708" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split112_ifconv:154 %or_ln581_2 = or i1 %or_ln582_2, i1 %icmp_ln581_2

]]></Node>
<StgValue><ssdm name="or_ln581_2"/></StgValue>
</operation>

<operation id="709" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split112_ifconv:155 %xor_ln581_2 = xor i1 %or_ln581_2, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln581_2"/></StgValue>
</operation>

<operation id="710" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split112_ifconv:156 %and_ln603_2 = and i1 %icmp_ln603_2, i1 %xor_ln581_2

]]></Node>
<StgValue><ssdm name="and_ln603_2"/></StgValue>
</operation>

<operation id="711" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="21" op_0_bw="1" op_1_bw="21" op_2_bw="21">
<![CDATA[
.split112_ifconv:157 %select_ln571_10 = select i1 %icmp_ln571_2, i21 0, i21 %shl_ln604_2

]]></Node>
<StgValue><ssdm name="select_ln571_10"/></StgValue>
</operation>

<operation id="712" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="633" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split112_ifconv:158 %or_ln571_4 = or i1 %icmp_ln571_2, i1 %and_ln603_2

]]></Node>
<StgValue><ssdm name="or_ln571_4"/></StgValue>
</operation>

<operation id="713" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="634" bw="21" op_0_bw="1" op_1_bw="21" op_2_bw="21">
<![CDATA[
.split112_ifconv:159 %select_ln571_11 = select i1 %and_ln585_2, i21 %select_ln588_2, i21 %trunc_ln586_2

]]></Node>
<StgValue><ssdm name="select_ln571_11"/></StgValue>
</operation>

<operation id="714" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="21" op_0_bw="1" op_1_bw="21" op_2_bw="21">
<![CDATA[
.split112_ifconv:160 %select_ln571_12 = select i1 %and_ln582_2, i21 %trunc_ln583_2, i21 0

]]></Node>
<StgValue><ssdm name="select_ln571_12"/></StgValue>
</operation>

<operation id="715" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="21" op_0_bw="1" op_1_bw="21" op_2_bw="21">
<![CDATA[
.split112_ifconv:161 %select_ln571_13 = select i1 %or_ln571_4, i21 %select_ln571_10, i21 %select_ln571_11

]]></Node>
<StgValue><ssdm name="select_ln571_13"/></StgValue>
</operation>

<operation id="716" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="637" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split112_ifconv:162 %or_ln571_5 = or i1 %or_ln571_4, i1 %and_ln581_2

]]></Node>
<StgValue><ssdm name="or_ln571_5"/></StgValue>
</operation>

<operation id="717" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="21" op_0_bw="1" op_1_bw="21" op_2_bw="21">
<![CDATA[
.split112_ifconv:163 %select_ln571_14 = select i1 %or_ln571_5, i21 %select_ln571_13, i21 %select_ln571_12

]]></Node>
<StgValue><ssdm name="select_ln571_14"/></StgValue>
</operation>

<operation id="718" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split112_ifconv:164 %or_ln232 = or i12 %i, i12 2

]]></Node>
<StgValue><ssdm name="or_ln232"/></StgValue>
</operation>

<operation id="719" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="64" op_0_bw="64">
<![CDATA[
.split112_ifconv:172 %ireg_3 = bitcast i64 %LD_3

]]></Node>
<StgValue><ssdm name="ireg_3"/></StgValue>
</operation>

<operation id="720" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="63" op_0_bw="64">
<![CDATA[
.split112_ifconv:173 %trunc_ln555_3 = trunc i64 %ireg_3

]]></Node>
<StgValue><ssdm name="trunc_ln555_3"/></StgValue>
</operation>

<operation id="721" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.split112_ifconv:174 %p_Result_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_3, i32 63

]]></Node>
<StgValue><ssdm name="p_Result_12"/></StgValue>
</operation>

<operation id="722" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split112_ifconv:175 %exp_tmp_3 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_3, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="exp_tmp_3"/></StgValue>
</operation>

<operation id="723" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="12" op_0_bw="11">
<![CDATA[
.split112_ifconv:176 %zext_ln455_3 = zext i11 %exp_tmp_3

]]></Node>
<StgValue><ssdm name="zext_ln455_3"/></StgValue>
</operation>

<operation id="724" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="652" bw="52" op_0_bw="64">
<![CDATA[
.split112_ifconv:177 %trunc_ln565_3 = trunc i64 %ireg_3

]]></Node>
<StgValue><ssdm name="trunc_ln565_3"/></StgValue>
</operation>

<operation id="725" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="653" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
.split112_ifconv:178 %p_Result_13 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln565_3

]]></Node>
<StgValue><ssdm name="p_Result_13"/></StgValue>
</operation>

<operation id="726" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="54" op_0_bw="53">
<![CDATA[
.split112_ifconv:179 %zext_ln569_3 = zext i53 %p_Result_13

]]></Node>
<StgValue><ssdm name="zext_ln569_3"/></StgValue>
</operation>

<operation id="727" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="655" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split112_ifconv:180 %man_V_10 = sub i54 0, i54 %zext_ln569_3

]]></Node>
<StgValue><ssdm name="man_V_10"/></StgValue>
</operation>

<operation id="728" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
.split112_ifconv:181 %man_V_11 = select i1 %p_Result_12, i54 %man_V_10, i54 %zext_ln569_3

]]></Node>
<StgValue><ssdm name="man_V_11"/></StgValue>
</operation>

<operation id="729" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="657" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
.split112_ifconv:182 %icmp_ln571_3 = icmp_eq  i63 %trunc_ln555_3, i63 0

]]></Node>
<StgValue><ssdm name="icmp_ln571_3"/></StgValue>
</operation>

<operation id="730" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="658" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split112_ifconv:183 %F2_3 = sub i12 1075, i12 %zext_ln455_3

]]></Node>
<StgValue><ssdm name="F2_3"/></StgValue>
</operation>

<operation id="731" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="659" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split112_ifconv:184 %icmp_ln581_3 = icmp_sgt  i12 %F2_3, i12 16

]]></Node>
<StgValue><ssdm name="icmp_ln581_3"/></StgValue>
</operation>

<operation id="732" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split112_ifconv:185 %add_ln581_3 = add i12 %F2_3, i12 4080

]]></Node>
<StgValue><ssdm name="add_ln581_3"/></StgValue>
</operation>

<operation id="733" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="661" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split112_ifconv:186 %sub_ln581_3 = sub i12 16, i12 %F2_3

]]></Node>
<StgValue><ssdm name="sub_ln581_3"/></StgValue>
</operation>

<operation id="734" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.split112_ifconv:187 %sh_amt_3 = select i1 %icmp_ln581_3, i12 %add_ln581_3, i12 %sub_ln581_3

]]></Node>
<StgValue><ssdm name="sh_amt_3"/></StgValue>
</operation>

<operation id="735" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="663" bw="32" op_0_bw="12">
<![CDATA[
.split112_ifconv:188 %sext_ln581_3 = sext i12 %sh_amt_3

]]></Node>
<StgValue><ssdm name="sext_ln581_3"/></StgValue>
</operation>

<operation id="736" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="664" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split112_ifconv:189 %icmp_ln582_3 = icmp_eq  i12 %F2_3, i12 16

]]></Node>
<StgValue><ssdm name="icmp_ln582_3"/></StgValue>
</operation>

<operation id="737" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="21" op_0_bw="54">
<![CDATA[
.split112_ifconv:190 %trunc_ln583_3 = trunc i54 %man_V_11

]]></Node>
<StgValue><ssdm name="trunc_ln583_3"/></StgValue>
</operation>

<operation id="738" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split112_ifconv:191 %icmp_ln603_3 = icmp_ult  i12 %sh_amt_3, i12 21

]]></Node>
<StgValue><ssdm name="icmp_ln603_3"/></StgValue>
</operation>

<operation id="739" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="667" bw="54" op_0_bw="32">
<![CDATA[
.split112_ifconv:192 %zext_ln586_3 = zext i32 %sext_ln581_3

]]></Node>
<StgValue><ssdm name="zext_ln586_3"/></StgValue>
</operation>

<operation id="740" st_id="32" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split112_ifconv:193 %ashr_ln586_3 = ashr i54 %man_V_11, i54 %zext_ln586_3

]]></Node>
<StgValue><ssdm name="ashr_ln586_3"/></StgValue>
</operation>

<operation id="741" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="669" bw="21" op_0_bw="54">
<![CDATA[
.split112_ifconv:194 %trunc_ln586_3 = trunc i54 %ashr_ln586_3

]]></Node>
<StgValue><ssdm name="trunc_ln586_3"/></StgValue>
</operation>

<operation id="742" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.split112_ifconv:195 %tmp_31 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_3, i32 63

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="743" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="671" bw="21" op_0_bw="1" op_1_bw="21" op_2_bw="21">
<![CDATA[
.split112_ifconv:196 %select_ln588_3 = select i1 %tmp_31, i21 2097151, i21 0

]]></Node>
<StgValue><ssdm name="select_ln588_3"/></StgValue>
</operation>

<operation id="744" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="21" op_0_bw="32">
<![CDATA[
.split112_ifconv:197 %sext_ln581_3cast = trunc i32 %sext_ln581_3

]]></Node>
<StgValue><ssdm name="sext_ln581_3cast"/></StgValue>
</operation>

<operation id="745" st_id="32" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="673" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.split112_ifconv:198 %shl_ln604_3 = shl i21 %trunc_ln583_3, i21 %sext_ln581_3cast

]]></Node>
<StgValue><ssdm name="shl_ln604_3"/></StgValue>
</operation>

<operation id="746" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="674" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split112_ifconv:199 %xor_ln571_3 = xor i1 %icmp_ln571_3, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln571_3"/></StgValue>
</operation>

<operation id="747" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split112_ifconv:200 %and_ln582_3 = and i1 %icmp_ln582_3, i1 %xor_ln571_3

]]></Node>
<StgValue><ssdm name="and_ln582_3"/></StgValue>
</operation>

<operation id="748" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="676" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split112_ifconv:201 %or_ln582_3 = or i1 %icmp_ln571_3, i1 %icmp_ln582_3

]]></Node>
<StgValue><ssdm name="or_ln582_3"/></StgValue>
</operation>

<operation id="749" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="677" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split112_ifconv:202 %xor_ln582_3 = xor i1 %or_ln582_3, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln582_3"/></StgValue>
</operation>

<operation id="750" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="678" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split112_ifconv:203 %and_ln581_3 = and i1 %icmp_ln581_3, i1 %xor_ln582_3

]]></Node>
<StgValue><ssdm name="and_ln581_3"/></StgValue>
</operation>

<operation id="751" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="679" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split112_ifconv:204 %icmp_ln585_3 = icmp_ugt  i12 %sh_amt_3, i12 53

]]></Node>
<StgValue><ssdm name="icmp_ln585_3"/></StgValue>
</operation>

<operation id="752" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="680" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split112_ifconv:205 %and_ln585_3 = and i1 %and_ln581_3, i1 %icmp_ln585_3

]]></Node>
<StgValue><ssdm name="and_ln585_3"/></StgValue>
</operation>

<operation id="753" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="681" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split112_ifconv:206 %or_ln581_3 = or i1 %or_ln582_3, i1 %icmp_ln581_3

]]></Node>
<StgValue><ssdm name="or_ln581_3"/></StgValue>
</operation>

<operation id="754" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="682" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split112_ifconv:207 %xor_ln581_3 = xor i1 %or_ln581_3, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln581_3"/></StgValue>
</operation>

<operation id="755" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="683" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split112_ifconv:208 %and_ln603_3 = and i1 %icmp_ln603_3, i1 %xor_ln581_3

]]></Node>
<StgValue><ssdm name="and_ln603_3"/></StgValue>
</operation>

<operation id="756" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="684" bw="21" op_0_bw="1" op_1_bw="21" op_2_bw="21">
<![CDATA[
.split112_ifconv:209 %select_ln571_15 = select i1 %icmp_ln571_3, i21 0, i21 %shl_ln604_3

]]></Node>
<StgValue><ssdm name="select_ln571_15"/></StgValue>
</operation>

<operation id="757" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="685" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split112_ifconv:210 %or_ln571_6 = or i1 %icmp_ln571_3, i1 %and_ln603_3

]]></Node>
<StgValue><ssdm name="or_ln571_6"/></StgValue>
</operation>

<operation id="758" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="686" bw="21" op_0_bw="1" op_1_bw="21" op_2_bw="21">
<![CDATA[
.split112_ifconv:211 %select_ln571_16 = select i1 %and_ln585_3, i21 %select_ln588_3, i21 %trunc_ln586_3

]]></Node>
<StgValue><ssdm name="select_ln571_16"/></StgValue>
</operation>

<operation id="759" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="687" bw="21" op_0_bw="1" op_1_bw="21" op_2_bw="21">
<![CDATA[
.split112_ifconv:212 %select_ln571_17 = select i1 %and_ln582_3, i21 %trunc_ln583_3, i21 0

]]></Node>
<StgValue><ssdm name="select_ln571_17"/></StgValue>
</operation>

<operation id="760" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="688" bw="21" op_0_bw="1" op_1_bw="21" op_2_bw="21">
<![CDATA[
.split112_ifconv:213 %select_ln571_18 = select i1 %or_ln571_6, i21 %select_ln571_15, i21 %select_ln571_16

]]></Node>
<StgValue><ssdm name="select_ln571_18"/></StgValue>
</operation>

<operation id="761" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="689" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split112_ifconv:214 %or_ln571_7 = or i1 %or_ln571_6, i1 %and_ln581_3

]]></Node>
<StgValue><ssdm name="or_ln571_7"/></StgValue>
</operation>

<operation id="762" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="690" bw="21" op_0_bw="1" op_1_bw="21" op_2_bw="21">
<![CDATA[
.split112_ifconv:215 %select_ln571_19 = select i1 %or_ln571_7, i21 %select_ln571_18, i21 %select_ln571_17

]]></Node>
<StgValue><ssdm name="select_ln571_19"/></StgValue>
</operation>

<operation id="763" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="691" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split112_ifconv:216 %or_ln233 = or i12 %i, i12 3

]]></Node>
<StgValue><ssdm name="or_ln233"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="764" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split112_ifconv:1 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="765" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="64" op_0_bw="12">
<![CDATA[
.split112_ifconv:165 %zext_ln232 = zext i12 %or_ln232

]]></Node>
<StgValue><ssdm name="zext_ln232"/></StgValue>
</operation>

<operation id="766" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="12" op_0_bw="21" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split112_ifconv:166 %cnn_input_flat_V_addr_3 = getelementptr i21 %cnn_input_flat_V, i64 0, i64 %zext_ln232

]]></Node>
<StgValue><ssdm name="cnn_input_flat_V_addr_3"/></StgValue>
</operation>

<operation id="767" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="0" op_0_bw="21" op_1_bw="12">
<![CDATA[
.split112_ifconv:167 %store_ln232 = store i21 %select_ln571_14, i12 %cnn_input_flat_V_addr_3

]]></Node>
<StgValue><ssdm name="store_ln232"/></StgValue>
</operation>

<operation id="768" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="64" op_0_bw="12">
<![CDATA[
.split112_ifconv:217 %zext_ln233 = zext i12 %or_ln233

]]></Node>
<StgValue><ssdm name="zext_ln233"/></StgValue>
</operation>

<operation id="769" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="693" bw="12" op_0_bw="21" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split112_ifconv:218 %cnn_input_flat_V_addr_4 = getelementptr i21 %cnn_input_flat_V, i64 0, i64 %zext_ln233

]]></Node>
<StgValue><ssdm name="cnn_input_flat_V_addr_4"/></StgValue>
</operation>

<operation id="770" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="694" bw="0" op_0_bw="21" op_1_bw="12">
<![CDATA[
.split112_ifconv:219 %store_ln233 = store i21 %select_ln571_19, i12 %cnn_input_flat_V_addr_4

]]></Node>
<StgValue><ssdm name="store_ln233"/></StgValue>
</operation>

<operation id="771" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="695" bw="0" op_0_bw="0">
<![CDATA[
.split112_ifconv:220 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="772" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="697" bw="0" op_0_bw="0">
<![CDATA[
.preheader32.preheader:0 %br_ln124 = br void %.preheader32

]]></Node>
<StgValue><ssdm name="br_ln124"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="773" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="699" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
.preheader32:0 %i_1 = phi i6 %add_ln121, void, i6 0, void %.preheader32.preheader

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="774" st_id="35" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader32:1 %add_ln121 = add i6 %i_1, i6 1

]]></Node>
<StgValue><ssdm name="add_ln121"/></StgValue>
</operation>

<operation id="775" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="701" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader32:2 %tmp_20 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %i_1, i6 0

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="776" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="8" op_0_bw="8" op_1_bw="6" op_2_bw="2">
<![CDATA[
.preheader32:3 %tmp_21 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %i_1, i2 0

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="777" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="703" bw="12" op_0_bw="8">
<![CDATA[
.preheader32:4 %zext_ln124 = zext i8 %tmp_21

]]></Node>
<StgValue><ssdm name="zext_ln124"/></StgValue>
</operation>

<operation id="778" st_id="35" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader32:5 %sub_ln124 = sub i12 %tmp_20, i12 %zext_ln124

]]></Node>
<StgValue><ssdm name="sub_ln124"/></StgValue>
</operation>

<operation id="779" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader32:6 %icmp_ln121 = icmp_eq  i6 %i_1, i6 60

]]></Node>
<StgValue><ssdm name="icmp_ln121"/></StgValue>
</operation>

<operation id="780" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader32:7 %empty_49 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 60, i64 60, i64 60

]]></Node>
<StgValue><ssdm name="empty_49"/></StgValue>
</operation>

<operation id="781" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="707" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader32:8 %br_ln121 = br i1 %icmp_ln121, void %.split110, void %_Z14array_1d_to_3dILt60ELt60ELt1EEvRAmlmlT_T0_T1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT__AT0__AT1__S3_.exit.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln121"/></StgValue>
</operation>

<operation id="782" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="709" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split110:0 %specloopname_ln121 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15

]]></Node>
<StgValue><ssdm name="specloopname_ln121"/></StgValue>
</operation>

<operation id="783" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="710" bw="0" op_0_bw="0">
<![CDATA[
.split110:1 %br_ln122 = br void

]]></Node>
<StgValue><ssdm name="br_ln122"/></StgValue>
</operation>

<operation id="784" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="730" bw="0" op_0_bw="0">
<![CDATA[
_Z14array_1d_to_3dILt60ELt60ELt1EEvRAmlmlT_T0_T1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT__AT0__AT1__S3_.exit.preheader.preheader:0 %br_ln27 = br void %_Z14array_1d_to_3dILt60ELt60ELt1EEvRAmlmlT_T0_T1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT__AT0__AT1__S3_.exit.preheader

]]></Node>
<StgValue><ssdm name="br_ln27"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="785" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="712" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
:0 %ii = phi i6 %add_ln122, void %.split108, i6 0, void %.split110

]]></Node>
<StgValue><ssdm name="ii"/></StgValue>
</operation>

<operation id="786" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="713" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1 %add_ln122 = add i6 %ii, i6 1

]]></Node>
<StgValue><ssdm name="add_ln122"/></StgValue>
</operation>

<operation id="787" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="12" op_0_bw="6">
<![CDATA[
:2 %zext_ln124_1 = zext i6 %ii

]]></Node>
<StgValue><ssdm name="zext_ln124_1"/></StgValue>
</operation>

<operation id="788" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:3 %add_ln124 = add i12 %sub_ln124, i12 %zext_ln124_1

]]></Node>
<StgValue><ssdm name="add_ln124"/></StgValue>
</operation>

<operation id="789" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="64" op_0_bw="12">
<![CDATA[
:4 %zext_ln124_2 = zext i12 %add_ln124

]]></Node>
<StgValue><ssdm name="zext_ln124_2"/></StgValue>
</operation>

<operation id="790" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="717" bw="12" op_0_bw="21" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5 %cnn_input_V_0_addr = getelementptr i21 %cnn_input_V_0, i64 0, i64 %zext_ln124_2

]]></Node>
<StgValue><ssdm name="cnn_input_V_0_addr"/></StgValue>
</operation>

<operation id="791" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="718" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:6 %icmp_ln122 = icmp_eq  i6 %ii, i6 60

]]></Node>
<StgValue><ssdm name="icmp_ln122"/></StgValue>
</operation>

<operation id="792" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="719" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:7 %empty_50 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 60, i64 60, i64 60

]]></Node>
<StgValue><ssdm name="empty_50"/></StgValue>
</operation>

<operation id="793" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="720" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:8 %br_ln122 = br i1 %icmp_ln122, void %.split108, void

]]></Node>
<StgValue><ssdm name="br_ln122"/></StgValue>
</operation>

<operation id="794" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln122" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="723" bw="12" op_0_bw="21" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split108:1 %cnn_input_flat_V_addr_1 = getelementptr i21 %cnn_input_flat_V, i64 0, i64 %zext_ln124_2

]]></Node>
<StgValue><ssdm name="cnn_input_flat_V_addr_1"/></StgValue>
</operation>

<operation id="795" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln122" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="724" bw="21" op_0_bw="12">
<![CDATA[
.split108:2 %cnn_input_flat_V_load = load i12 %cnn_input_flat_V_addr_1

]]></Node>
<StgValue><ssdm name="cnn_input_flat_V_load"/></StgValue>
</operation>

<operation id="796" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln122" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="728" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln0 = br void %.preheader32

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="797" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split108:0 %specloopname_ln122 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4

]]></Node>
<StgValue><ssdm name="specloopname_ln122"/></StgValue>
</operation>

<operation id="798" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="21" op_0_bw="12">
<![CDATA[
.split108:2 %cnn_input_flat_V_load = load i12 %cnn_input_flat_V_addr_1

]]></Node>
<StgValue><ssdm name="cnn_input_flat_V_load"/></StgValue>
</operation>

<operation id="799" st_id="37" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="725" bw="0" op_0_bw="21" op_1_bw="12">
<![CDATA[
.split108:3 %store_ln124 = store i21 %cnn_input_flat_V_load, i12 %cnn_input_V_0_addr

]]></Node>
<StgValue><ssdm name="store_ln124"/></StgValue>
</operation>

<operation id="800" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="0" op_0_bw="0">
<![CDATA[
.split108:4 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="801" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="732" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0">
<![CDATA[
_Z14array_1d_to_3dILt60ELt60ELt1EEvRAmlmlT_T0_T1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT__AT0__AT1__S3_.exit.preheader:0 %indvar_flatten10 = phi i12 %add_ln27_3, void, i12 0, void %_Z14array_1d_to_3dILt60ELt60ELt1EEvRAmlmlT_T0_T1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT__AT0__AT1__S3_.exit.preheader.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten10"/></StgValue>
</operation>

<operation id="802" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
_Z14array_1d_to_3dILt60ELt60ELt1EEvRAmlmlT_T0_T1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT__AT0__AT1__S3_.exit.preheader:1 %i_2 = phi i6 %select_ln27_2, void, i6 1, void %_Z14array_1d_to_3dILt60ELt60ELt1EEvRAmlmlT_T0_T1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT__AT0__AT1__S3_.exit.preheader.preheader

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="803" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="734" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
_Z14array_1d_to_3dILt60ELt60ELt1EEvRAmlmlT_T0_T1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT__AT0__AT1__S3_.exit.preheader:2 %ii_1 = phi i6 %add_ln30, void, i6 1, void %_Z14array_1d_to_3dILt60ELt60ELt1EEvRAmlmlT_T0_T1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT__AT0__AT1__S3_.exit.preheader.preheader

]]></Node>
<StgValue><ssdm name="ii_1"/></StgValue>
</operation>

<operation id="804" st_id="38" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="735" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_Z14array_1d_to_3dILt60ELt60ELt1EEvRAmlmlT_T0_T1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT__AT0__AT1__S3_.exit.preheader:3 %add_ln27_3 = add i12 %indvar_flatten10, i12 1

]]></Node>
<StgValue><ssdm name="add_ln27_3"/></StgValue>
</operation>

<operation id="805" st_id="38" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="736" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_Z14array_1d_to_3dILt60ELt60ELt1EEvRAmlmlT_T0_T1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT__AT0__AT1__S3_.exit.preheader:4 %icmp_ln27 = icmp_eq  i12 %indvar_flatten10, i12 3364

]]></Node>
<StgValue><ssdm name="icmp_ln27"/></StgValue>
</operation>

<operation id="806" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="737" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_Z14array_1d_to_3dILt60ELt60ELt1EEvRAmlmlT_T0_T1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT__AT0__AT1__S3_.exit.preheader:5 %br_ln27 = br i1 %icmp_ln27, void %_Z14array_1d_to_3dILt60ELt60ELt1EEvRAmlmlT_T0_T1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT__AT0__AT1__S3_.exit, void %_Z6conv2dILt60ELt60ELt1ELt3ELt3ELt1ELt32ELt32ELt58ELt58ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln27"/></StgValue>
</operation>

<operation id="807" st_id="38" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="739" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_Z14array_1d_to_3dILt60ELt60ELt1EEvRAmlmlT_T0_T1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT__AT0__AT1__S3_.exit:0 %add_ln27 = add i6 %i_2, i6 1

]]></Node>
<StgValue><ssdm name="add_ln27"/></StgValue>
</operation>

<operation id="808" st_id="38" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="742" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
_Z14array_1d_to_3dILt60ELt60ELt1EEvRAmlmlT_T0_T1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT__AT0__AT1__S3_.exit:3 %icmp_ln30 = icmp_eq  i6 %ii_1, i6 59

]]></Node>
<StgValue><ssdm name="icmp_ln30"/></StgValue>
</operation>

<operation id="809" st_id="38" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="743" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
_Z14array_1d_to_3dILt60ELt60ELt1EEvRAmlmlT_T0_T1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT__AT0__AT1__S3_.exit:4 %select_ln27 = select i1 %icmp_ln30, i6 1, i6 %ii_1

]]></Node>
<StgValue><ssdm name="select_ln27"/></StgValue>
</operation>

<operation id="810" st_id="38" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="744" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_Z14array_1d_to_3dILt60ELt60ELt1EEvRAmlmlT_T0_T1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT__AT0__AT1__S3_.exit:5 %empty_58 = add i6 %i_2, i6 63

]]></Node>
<StgValue><ssdm name="empty_58"/></StgValue>
</operation>

<operation id="811" st_id="38" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="745" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
_Z14array_1d_to_3dILt60ELt60ELt1EEvRAmlmlT_T0_T1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT__AT0__AT1__S3_.exit:6 %select_ln27_1 = select i1 %icmp_ln30, i6 %i_2, i6 %empty_58

]]></Node>
<StgValue><ssdm name="select_ln27_1"/></StgValue>
</operation>

<operation id="812" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="746" bw="12" op_0_bw="6">
<![CDATA[
_Z14array_1d_to_3dILt60ELt60ELt1EEvRAmlmlT_T0_T1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT__AT0__AT1__S3_.exit:7 %zext_ln727 = zext i6 %select_ln27_1

]]></Node>
<StgValue><ssdm name="zext_ln727"/></StgValue>
</operation>

<operation id="813" st_id="38" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="747" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_Z14array_1d_to_3dILt60ELt60ELt1EEvRAmlmlT_T0_T1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT__AT0__AT1__S3_.exit:8 %mul_ln727 = mul i12 %zext_ln727, i12 58

]]></Node>
<StgValue><ssdm name="mul_ln727"/></StgValue>
</operation>

<operation id="814" st_id="38" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="748" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
_Z14array_1d_to_3dILt60ELt60ELt1EEvRAmlmlT_T0_T1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT__AT0__AT1__S3_.exit:9 %select_ln27_2 = select i1 %icmp_ln30, i6 %add_ln27, i6 %i_2

]]></Node>
<StgValue><ssdm name="select_ln27_2"/></StgValue>
</operation>

<operation id="815" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1260" bw="0" op_0_bw="0">
<![CDATA[
_Z6conv2dILt60ELt60ELt1ELt3ELt3ELt1ELt32ELt32ELt58ELt58ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit.preheader.preheader:0 %br_ln74 = br void %_Z6conv2dILt60ELt60ELt1ELt3ELt3ELt1ELt32ELt32ELt58ELt58ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit.preheader

]]></Node>
<StgValue><ssdm name="br_ln74"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="816" st_id="39" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="747" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_Z14array_1d_to_3dILt60ELt60ELt1EEvRAmlmlT_T0_T1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT__AT0__AT1__S3_.exit:8 %mul_ln727 = mul i12 %zext_ln727, i12 58

]]></Node>
<StgValue><ssdm name="mul_ln727"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="817" st_id="40" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="747" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_Z14array_1d_to_3dILt60ELt60ELt1EEvRAmlmlT_T0_T1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT__AT0__AT1__S3_.exit:8 %mul_ln727 = mul i12 %zext_ln727, i12 58

]]></Node>
<StgValue><ssdm name="mul_ln727"/></StgValue>
</operation>

<operation id="818" st_id="40" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_Z14array_1d_to_3dILt60ELt60ELt1EEvRAmlmlT_T0_T1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT__AT0__AT1__S3_.exit:11 %empty_59 = add i6 %select_ln27, i6 63

]]></Node>
<StgValue><ssdm name="empty_59"/></StgValue>
</operation>

<operation id="819" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="751" bw="12" op_0_bw="6">
<![CDATA[
_Z14array_1d_to_3dILt60ELt60ELt1EEvRAmlmlT_T0_T1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT__AT0__AT1__S3_.exit:12 %zext_ln727_1 = zext i6 %empty_59

]]></Node>
<StgValue><ssdm name="zext_ln727_1"/></StgValue>
</operation>

<operation id="820" st_id="40" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_Z14array_1d_to_3dILt60ELt60ELt1EEvRAmlmlT_T0_T1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT__AT0__AT1__S3_.exit:13 %add_ln727 = add i12 %mul_ln727, i12 %zext_ln727_1

]]></Node>
<StgValue><ssdm name="add_ln727"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="821" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_Z14array_1d_to_3dILt60ELt60ELt1EEvRAmlmlT_T0_T1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT__AT0__AT1__S3_.exit:1 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @conv2d1_conv2d2_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="822" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="741" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
_Z14array_1d_to_3dILt60ELt60ELt1EEvRAmlmlT_T0_T1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT__AT0__AT1__S3_.exit:2 %empty_57 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 3364, i64 3364, i64 3364

]]></Node>
<StgValue><ssdm name="empty_57"/></StgValue>
</operation>

<operation id="823" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="749" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_Z14array_1d_to_3dILt60ELt60ELt1EEvRAmlmlT_T0_T1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT__AT0__AT1__S3_.exit:10 %specloopname_ln30 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16

]]></Node>
<StgValue><ssdm name="specloopname_ln30"/></StgValue>
</operation>

<operation id="824" st_id="41" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_Z14array_1d_to_3dILt60ELt60ELt1EEvRAmlmlT_T0_T1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT__AT0__AT1__S3_.exit:13 %add_ln727 = add i12 %mul_ln727, i12 %zext_ln727_1

]]></Node>
<StgValue><ssdm name="add_ln727"/></StgValue>
</operation>

<operation id="825" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="753" bw="17" op_0_bw="17" op_1_bw="12" op_2_bw="5">
<![CDATA[
_Z14array_1d_to_3dILt60ELt60ELt1EEvRAmlmlT_T0_T1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT__AT0__AT1__S3_.exit:14 %tmp_32 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i12.i5, i12 %add_ln727, i5 0

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="826" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="754" bw="64" op_0_bw="17">
<![CDATA[
_Z14array_1d_to_3dILt60ELt60ELt1EEvRAmlmlT_T0_T1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT__AT0__AT1__S3_.exit:15 %zext_ln727_2 = zext i17 %tmp_32

]]></Node>
<StgValue><ssdm name="zext_ln727_2"/></StgValue>
</operation>

<operation id="827" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="755" bw="17" op_0_bw="21" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z14array_1d_to_3dILt60ELt60ELt1EEvRAmlmlT_T0_T1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT__AT0__AT1__S3_.exit:16 %layer_2_out_V_addr_6 = getelementptr i21 %layer_2_out_V, i64 0, i64 %zext_ln727_2

]]></Node>
<StgValue><ssdm name="layer_2_out_V_addr_6"/></StgValue>
</operation>

<operation id="828" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="756" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_Z14array_1d_to_3dILt60ELt60ELt1EEvRAmlmlT_T0_T1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT__AT0__AT1__S3_.exit:17 %or_ln727 = or i17 %tmp_32, i17 1

]]></Node>
<StgValue><ssdm name="or_ln727"/></StgValue>
</operation>

<operation id="829" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="757" bw="64" op_0_bw="17">
<![CDATA[
_Z14array_1d_to_3dILt60ELt60ELt1EEvRAmlmlT_T0_T1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT__AT0__AT1__S3_.exit:18 %zext_ln727_3 = zext i17 %or_ln727

]]></Node>
<StgValue><ssdm name="zext_ln727_3"/></StgValue>
</operation>

<operation id="830" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="758" bw="17" op_0_bw="21" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z14array_1d_to_3dILt60ELt60ELt1EEvRAmlmlT_T0_T1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT__AT0__AT1__S3_.exit:19 %layer_2_out_V_addr_7 = getelementptr i21 %layer_2_out_V, i64 0, i64 %zext_ln727_3

]]></Node>
<StgValue><ssdm name="layer_2_out_V_addr_7"/></StgValue>
</operation>

<operation id="831" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="759" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_Z14array_1d_to_3dILt60ELt60ELt1EEvRAmlmlT_T0_T1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT__AT0__AT1__S3_.exit:20 %or_ln727_1 = or i17 %tmp_32, i17 2

]]></Node>
<StgValue><ssdm name="or_ln727_1"/></StgValue>
</operation>

<operation id="832" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="760" bw="64" op_0_bw="17">
<![CDATA[
_Z14array_1d_to_3dILt60ELt60ELt1EEvRAmlmlT_T0_T1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT__AT0__AT1__S3_.exit:21 %zext_ln727_4 = zext i17 %or_ln727_1

]]></Node>
<StgValue><ssdm name="zext_ln727_4"/></StgValue>
</operation>

<operation id="833" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="761" bw="17" op_0_bw="21" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z14array_1d_to_3dILt60ELt60ELt1EEvRAmlmlT_T0_T1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT__AT0__AT1__S3_.exit:22 %layer_2_out_V_addr_8 = getelementptr i21 %layer_2_out_V, i64 0, i64 %zext_ln727_4

]]></Node>
<StgValue><ssdm name="layer_2_out_V_addr_8"/></StgValue>
</operation>

<operation id="834" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="762" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_Z14array_1d_to_3dILt60ELt60ELt1EEvRAmlmlT_T0_T1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT__AT0__AT1__S3_.exit:23 %or_ln727_2 = or i17 %tmp_32, i17 3

]]></Node>
<StgValue><ssdm name="or_ln727_2"/></StgValue>
</operation>

<operation id="835" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="763" bw="64" op_0_bw="17">
<![CDATA[
_Z14array_1d_to_3dILt60ELt60ELt1EEvRAmlmlT_T0_T1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT__AT0__AT1__S3_.exit:24 %zext_ln727_5 = zext i17 %or_ln727_2

]]></Node>
<StgValue><ssdm name="zext_ln727_5"/></StgValue>
</operation>

<operation id="836" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="764" bw="17" op_0_bw="21" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z14array_1d_to_3dILt60ELt60ELt1EEvRAmlmlT_T0_T1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT__AT0__AT1__S3_.exit:25 %layer_2_out_V_addr_9 = getelementptr i21 %layer_2_out_V, i64 0, i64 %zext_ln727_5

]]></Node>
<StgValue><ssdm name="layer_2_out_V_addr_9"/></StgValue>
</operation>

<operation id="837" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="765" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_Z14array_1d_to_3dILt60ELt60ELt1EEvRAmlmlT_T0_T1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT__AT0__AT1__S3_.exit:26 %or_ln727_3 = or i17 %tmp_32, i17 4

]]></Node>
<StgValue><ssdm name="or_ln727_3"/></StgValue>
</operation>

<operation id="838" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="766" bw="64" op_0_bw="17">
<![CDATA[
_Z14array_1d_to_3dILt60ELt60ELt1EEvRAmlmlT_T0_T1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT__AT0__AT1__S3_.exit:27 %zext_ln727_6 = zext i17 %or_ln727_3

]]></Node>
<StgValue><ssdm name="zext_ln727_6"/></StgValue>
</operation>

<operation id="839" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="767" bw="17" op_0_bw="21" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z14array_1d_to_3dILt60ELt60ELt1EEvRAmlmlT_T0_T1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT__AT0__AT1__S3_.exit:28 %layer_2_out_V_addr_10 = getelementptr i21 %layer_2_out_V, i64 0, i64 %zext_ln727_6

]]></Node>
<StgValue><ssdm name="layer_2_out_V_addr_10"/></StgValue>
</operation>

<operation id="840" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="768" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_Z14array_1d_to_3dILt60ELt60ELt1EEvRAmlmlT_T0_T1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT__AT0__AT1__S3_.exit:29 %or_ln727_4 = or i17 %tmp_32, i17 5

]]></Node>
<StgValue><ssdm name="or_ln727_4"/></StgValue>
</operation>

<operation id="841" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="769" bw="64" op_0_bw="17">
<![CDATA[
_Z14array_1d_to_3dILt60ELt60ELt1EEvRAmlmlT_T0_T1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT__AT0__AT1__S3_.exit:30 %zext_ln727_7 = zext i17 %or_ln727_4

]]></Node>
<StgValue><ssdm name="zext_ln727_7"/></StgValue>
</operation>

<operation id="842" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="17" op_0_bw="21" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z14array_1d_to_3dILt60ELt60ELt1EEvRAmlmlT_T0_T1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT__AT0__AT1__S3_.exit:31 %layer_2_out_V_addr_11 = getelementptr i21 %layer_2_out_V, i64 0, i64 %zext_ln727_7

]]></Node>
<StgValue><ssdm name="layer_2_out_V_addr_11"/></StgValue>
</operation>

<operation id="843" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_Z14array_1d_to_3dILt60ELt60ELt1EEvRAmlmlT_T0_T1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT__AT0__AT1__S3_.exit:32 %or_ln727_5 = or i17 %tmp_32, i17 6

]]></Node>
<StgValue><ssdm name="or_ln727_5"/></StgValue>
</operation>

<operation id="844" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="772" bw="64" op_0_bw="17">
<![CDATA[
_Z14array_1d_to_3dILt60ELt60ELt1EEvRAmlmlT_T0_T1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT__AT0__AT1__S3_.exit:33 %zext_ln727_8 = zext i17 %or_ln727_5

]]></Node>
<StgValue><ssdm name="zext_ln727_8"/></StgValue>
</operation>

<operation id="845" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="773" bw="17" op_0_bw="21" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z14array_1d_to_3dILt60ELt60ELt1EEvRAmlmlT_T0_T1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT__AT0__AT1__S3_.exit:34 %layer_2_out_V_addr_12 = getelementptr i21 %layer_2_out_V, i64 0, i64 %zext_ln727_8

]]></Node>
<StgValue><ssdm name="layer_2_out_V_addr_12"/></StgValue>
</operation>

<operation id="846" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="774" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_Z14array_1d_to_3dILt60ELt60ELt1EEvRAmlmlT_T0_T1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT__AT0__AT1__S3_.exit:35 %or_ln727_6 = or i17 %tmp_32, i17 7

]]></Node>
<StgValue><ssdm name="or_ln727_6"/></StgValue>
</operation>

<operation id="847" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="775" bw="64" op_0_bw="17">
<![CDATA[
_Z14array_1d_to_3dILt60ELt60ELt1EEvRAmlmlT_T0_T1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT__AT0__AT1__S3_.exit:36 %zext_ln727_9 = zext i17 %or_ln727_6

]]></Node>
<StgValue><ssdm name="zext_ln727_9"/></StgValue>
</operation>

<operation id="848" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="776" bw="17" op_0_bw="21" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z14array_1d_to_3dILt60ELt60ELt1EEvRAmlmlT_T0_T1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT__AT0__AT1__S3_.exit:37 %layer_2_out_V_addr_13 = getelementptr i21 %layer_2_out_V, i64 0, i64 %zext_ln727_9

]]></Node>
<StgValue><ssdm name="layer_2_out_V_addr_13"/></StgValue>
</operation>

<operation id="849" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="777" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_Z14array_1d_to_3dILt60ELt60ELt1EEvRAmlmlT_T0_T1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT__AT0__AT1__S3_.exit:38 %or_ln727_7 = or i17 %tmp_32, i17 8

]]></Node>
<StgValue><ssdm name="or_ln727_7"/></StgValue>
</operation>

<operation id="850" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="778" bw="64" op_0_bw="17">
<![CDATA[
_Z14array_1d_to_3dILt60ELt60ELt1EEvRAmlmlT_T0_T1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT__AT0__AT1__S3_.exit:39 %zext_ln727_10 = zext i17 %or_ln727_7

]]></Node>
<StgValue><ssdm name="zext_ln727_10"/></StgValue>
</operation>

<operation id="851" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="779" bw="17" op_0_bw="21" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z14array_1d_to_3dILt60ELt60ELt1EEvRAmlmlT_T0_T1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT__AT0__AT1__S3_.exit:40 %layer_2_out_V_addr_14 = getelementptr i21 %layer_2_out_V, i64 0, i64 %zext_ln727_10

]]></Node>
<StgValue><ssdm name="layer_2_out_V_addr_14"/></StgValue>
</operation>

<operation id="852" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="780" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_Z14array_1d_to_3dILt60ELt60ELt1EEvRAmlmlT_T0_T1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT__AT0__AT1__S3_.exit:41 %or_ln727_8 = or i17 %tmp_32, i17 9

]]></Node>
<StgValue><ssdm name="or_ln727_8"/></StgValue>
</operation>

<operation id="853" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="781" bw="64" op_0_bw="17">
<![CDATA[
_Z14array_1d_to_3dILt60ELt60ELt1EEvRAmlmlT_T0_T1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT__AT0__AT1__S3_.exit:42 %zext_ln727_11 = zext i17 %or_ln727_8

]]></Node>
<StgValue><ssdm name="zext_ln727_11"/></StgValue>
</operation>

<operation id="854" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="17" op_0_bw="21" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z14array_1d_to_3dILt60ELt60ELt1EEvRAmlmlT_T0_T1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT__AT0__AT1__S3_.exit:43 %layer_2_out_V_addr_15 = getelementptr i21 %layer_2_out_V, i64 0, i64 %zext_ln727_11

]]></Node>
<StgValue><ssdm name="layer_2_out_V_addr_15"/></StgValue>
</operation>

<operation id="855" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="783" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_Z14array_1d_to_3dILt60ELt60ELt1EEvRAmlmlT_T0_T1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT__AT0__AT1__S3_.exit:44 %or_ln727_9 = or i17 %tmp_32, i17 10

]]></Node>
<StgValue><ssdm name="or_ln727_9"/></StgValue>
</operation>

<operation id="856" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="784" bw="64" op_0_bw="17">
<![CDATA[
_Z14array_1d_to_3dILt60ELt60ELt1EEvRAmlmlT_T0_T1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT__AT0__AT1__S3_.exit:45 %zext_ln727_12 = zext i17 %or_ln727_9

]]></Node>
<StgValue><ssdm name="zext_ln727_12"/></StgValue>
</operation>

<operation id="857" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="785" bw="17" op_0_bw="21" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z14array_1d_to_3dILt60ELt60ELt1EEvRAmlmlT_T0_T1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT__AT0__AT1__S3_.exit:46 %layer_2_out_V_addr_16 = getelementptr i21 %layer_2_out_V, i64 0, i64 %zext_ln727_12

]]></Node>
<StgValue><ssdm name="layer_2_out_V_addr_16"/></StgValue>
</operation>

<operation id="858" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="786" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_Z14array_1d_to_3dILt60ELt60ELt1EEvRAmlmlT_T0_T1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT__AT0__AT1__S3_.exit:47 %or_ln727_10 = or i17 %tmp_32, i17 11

]]></Node>
<StgValue><ssdm name="or_ln727_10"/></StgValue>
</operation>

<operation id="859" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="787" bw="64" op_0_bw="17">
<![CDATA[
_Z14array_1d_to_3dILt60ELt60ELt1EEvRAmlmlT_T0_T1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT__AT0__AT1__S3_.exit:48 %zext_ln727_13 = zext i17 %or_ln727_10

]]></Node>
<StgValue><ssdm name="zext_ln727_13"/></StgValue>
</operation>

<operation id="860" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="788" bw="17" op_0_bw="21" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z14array_1d_to_3dILt60ELt60ELt1EEvRAmlmlT_T0_T1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT__AT0__AT1__S3_.exit:49 %layer_2_out_V_addr_17 = getelementptr i21 %layer_2_out_V, i64 0, i64 %zext_ln727_13

]]></Node>
<StgValue><ssdm name="layer_2_out_V_addr_17"/></StgValue>
</operation>

<operation id="861" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="789" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_Z14array_1d_to_3dILt60ELt60ELt1EEvRAmlmlT_T0_T1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT__AT0__AT1__S3_.exit:50 %or_ln727_11 = or i17 %tmp_32, i17 12

]]></Node>
<StgValue><ssdm name="or_ln727_11"/></StgValue>
</operation>

<operation id="862" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="64" op_0_bw="17">
<![CDATA[
_Z14array_1d_to_3dILt60ELt60ELt1EEvRAmlmlT_T0_T1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT__AT0__AT1__S3_.exit:51 %zext_ln727_14 = zext i17 %or_ln727_11

]]></Node>
<StgValue><ssdm name="zext_ln727_14"/></StgValue>
</operation>

<operation id="863" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="791" bw="17" op_0_bw="21" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z14array_1d_to_3dILt60ELt60ELt1EEvRAmlmlT_T0_T1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT__AT0__AT1__S3_.exit:52 %layer_2_out_V_addr_18 = getelementptr i21 %layer_2_out_V, i64 0, i64 %zext_ln727_14

]]></Node>
<StgValue><ssdm name="layer_2_out_V_addr_18"/></StgValue>
</operation>

<operation id="864" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="792" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_Z14array_1d_to_3dILt60ELt60ELt1EEvRAmlmlT_T0_T1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT__AT0__AT1__S3_.exit:53 %or_ln727_12 = or i17 %tmp_32, i17 13

]]></Node>
<StgValue><ssdm name="or_ln727_12"/></StgValue>
</operation>

<operation id="865" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="793" bw="64" op_0_bw="17">
<![CDATA[
_Z14array_1d_to_3dILt60ELt60ELt1EEvRAmlmlT_T0_T1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT__AT0__AT1__S3_.exit:54 %zext_ln727_15 = zext i17 %or_ln727_12

]]></Node>
<StgValue><ssdm name="zext_ln727_15"/></StgValue>
</operation>

<operation id="866" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="794" bw="17" op_0_bw="21" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z14array_1d_to_3dILt60ELt60ELt1EEvRAmlmlT_T0_T1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT__AT0__AT1__S3_.exit:55 %layer_2_out_V_addr_19 = getelementptr i21 %layer_2_out_V, i64 0, i64 %zext_ln727_15

]]></Node>
<StgValue><ssdm name="layer_2_out_V_addr_19"/></StgValue>
</operation>

<operation id="867" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="795" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_Z14array_1d_to_3dILt60ELt60ELt1EEvRAmlmlT_T0_T1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT__AT0__AT1__S3_.exit:56 %or_ln727_13 = or i17 %tmp_32, i17 14

]]></Node>
<StgValue><ssdm name="or_ln727_13"/></StgValue>
</operation>

<operation id="868" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="796" bw="64" op_0_bw="17">
<![CDATA[
_Z14array_1d_to_3dILt60ELt60ELt1EEvRAmlmlT_T0_T1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT__AT0__AT1__S3_.exit:57 %zext_ln727_16 = zext i17 %or_ln727_13

]]></Node>
<StgValue><ssdm name="zext_ln727_16"/></StgValue>
</operation>

<operation id="869" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="797" bw="17" op_0_bw="21" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z14array_1d_to_3dILt60ELt60ELt1EEvRAmlmlT_T0_T1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT__AT0__AT1__S3_.exit:58 %layer_2_out_V_addr_20 = getelementptr i21 %layer_2_out_V, i64 0, i64 %zext_ln727_16

]]></Node>
<StgValue><ssdm name="layer_2_out_V_addr_20"/></StgValue>
</operation>

<operation id="870" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="798" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_Z14array_1d_to_3dILt60ELt60ELt1EEvRAmlmlT_T0_T1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT__AT0__AT1__S3_.exit:59 %or_ln727_14 = or i17 %tmp_32, i17 15

]]></Node>
<StgValue><ssdm name="or_ln727_14"/></StgValue>
</operation>

<operation id="871" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="799" bw="64" op_0_bw="17">
<![CDATA[
_Z14array_1d_to_3dILt60ELt60ELt1EEvRAmlmlT_T0_T1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT__AT0__AT1__S3_.exit:60 %zext_ln727_17 = zext i17 %or_ln727_14

]]></Node>
<StgValue><ssdm name="zext_ln727_17"/></StgValue>
</operation>

<operation id="872" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="800" bw="17" op_0_bw="21" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z14array_1d_to_3dILt60ELt60ELt1EEvRAmlmlT_T0_T1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT__AT0__AT1__S3_.exit:61 %layer_2_out_V_addr_21 = getelementptr i21 %layer_2_out_V, i64 0, i64 %zext_ln727_17

]]></Node>
<StgValue><ssdm name="layer_2_out_V_addr_21"/></StgValue>
</operation>

<operation id="873" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="801" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_Z14array_1d_to_3dILt60ELt60ELt1EEvRAmlmlT_T0_T1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT__AT0__AT1__S3_.exit:62 %or_ln727_15 = or i17 %tmp_32, i17 16

]]></Node>
<StgValue><ssdm name="or_ln727_15"/></StgValue>
</operation>

<operation id="874" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="802" bw="64" op_0_bw="17">
<![CDATA[
_Z14array_1d_to_3dILt60ELt60ELt1EEvRAmlmlT_T0_T1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT__AT0__AT1__S3_.exit:63 %zext_ln727_18 = zext i17 %or_ln727_15

]]></Node>
<StgValue><ssdm name="zext_ln727_18"/></StgValue>
</operation>

<operation id="875" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="803" bw="17" op_0_bw="21" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z14array_1d_to_3dILt60ELt60ELt1EEvRAmlmlT_T0_T1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT__AT0__AT1__S3_.exit:64 %layer_2_out_V_addr_22 = getelementptr i21 %layer_2_out_V, i64 0, i64 %zext_ln727_18

]]></Node>
<StgValue><ssdm name="layer_2_out_V_addr_22"/></StgValue>
</operation>

<operation id="876" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="804" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_Z14array_1d_to_3dILt60ELt60ELt1EEvRAmlmlT_T0_T1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT__AT0__AT1__S3_.exit:65 %or_ln727_16 = or i17 %tmp_32, i17 17

]]></Node>
<StgValue><ssdm name="or_ln727_16"/></StgValue>
</operation>

<operation id="877" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="805" bw="64" op_0_bw="17">
<![CDATA[
_Z14array_1d_to_3dILt60ELt60ELt1EEvRAmlmlT_T0_T1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT__AT0__AT1__S3_.exit:66 %zext_ln727_19 = zext i17 %or_ln727_16

]]></Node>
<StgValue><ssdm name="zext_ln727_19"/></StgValue>
</operation>

<operation id="878" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="806" bw="17" op_0_bw="21" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z14array_1d_to_3dILt60ELt60ELt1EEvRAmlmlT_T0_T1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT__AT0__AT1__S3_.exit:67 %layer_2_out_V_addr_23 = getelementptr i21 %layer_2_out_V, i64 0, i64 %zext_ln727_19

]]></Node>
<StgValue><ssdm name="layer_2_out_V_addr_23"/></StgValue>
</operation>

<operation id="879" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="807" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_Z14array_1d_to_3dILt60ELt60ELt1EEvRAmlmlT_T0_T1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT__AT0__AT1__S3_.exit:68 %or_ln727_17 = or i17 %tmp_32, i17 18

]]></Node>
<StgValue><ssdm name="or_ln727_17"/></StgValue>
</operation>

<operation id="880" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="808" bw="64" op_0_bw="17">
<![CDATA[
_Z14array_1d_to_3dILt60ELt60ELt1EEvRAmlmlT_T0_T1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT__AT0__AT1__S3_.exit:69 %zext_ln727_20 = zext i17 %or_ln727_17

]]></Node>
<StgValue><ssdm name="zext_ln727_20"/></StgValue>
</operation>

<operation id="881" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="17" op_0_bw="21" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z14array_1d_to_3dILt60ELt60ELt1EEvRAmlmlT_T0_T1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT__AT0__AT1__S3_.exit:70 %layer_2_out_V_addr_24 = getelementptr i21 %layer_2_out_V, i64 0, i64 %zext_ln727_20

]]></Node>
<StgValue><ssdm name="layer_2_out_V_addr_24"/></StgValue>
</operation>

<operation id="882" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="810" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_Z14array_1d_to_3dILt60ELt60ELt1EEvRAmlmlT_T0_T1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT__AT0__AT1__S3_.exit:71 %or_ln727_18 = or i17 %tmp_32, i17 19

]]></Node>
<StgValue><ssdm name="or_ln727_18"/></StgValue>
</operation>

<operation id="883" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="811" bw="64" op_0_bw="17">
<![CDATA[
_Z14array_1d_to_3dILt60ELt60ELt1EEvRAmlmlT_T0_T1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT__AT0__AT1__S3_.exit:72 %zext_ln727_21 = zext i17 %or_ln727_18

]]></Node>
<StgValue><ssdm name="zext_ln727_21"/></StgValue>
</operation>

<operation id="884" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="812" bw="17" op_0_bw="21" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z14array_1d_to_3dILt60ELt60ELt1EEvRAmlmlT_T0_T1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT__AT0__AT1__S3_.exit:73 %layer_2_out_V_addr_25 = getelementptr i21 %layer_2_out_V, i64 0, i64 %zext_ln727_21

]]></Node>
<StgValue><ssdm name="layer_2_out_V_addr_25"/></StgValue>
</operation>

<operation id="885" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="813" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_Z14array_1d_to_3dILt60ELt60ELt1EEvRAmlmlT_T0_T1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT__AT0__AT1__S3_.exit:74 %or_ln727_19 = or i17 %tmp_32, i17 20

]]></Node>
<StgValue><ssdm name="or_ln727_19"/></StgValue>
</operation>

<operation id="886" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="814" bw="64" op_0_bw="17">
<![CDATA[
_Z14array_1d_to_3dILt60ELt60ELt1EEvRAmlmlT_T0_T1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT__AT0__AT1__S3_.exit:75 %zext_ln727_22 = zext i17 %or_ln727_19

]]></Node>
<StgValue><ssdm name="zext_ln727_22"/></StgValue>
</operation>

<operation id="887" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="815" bw="17" op_0_bw="21" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z14array_1d_to_3dILt60ELt60ELt1EEvRAmlmlT_T0_T1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT__AT0__AT1__S3_.exit:76 %layer_2_out_V_addr_26 = getelementptr i21 %layer_2_out_V, i64 0, i64 %zext_ln727_22

]]></Node>
<StgValue><ssdm name="layer_2_out_V_addr_26"/></StgValue>
</operation>

<operation id="888" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="816" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_Z14array_1d_to_3dILt60ELt60ELt1EEvRAmlmlT_T0_T1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT__AT0__AT1__S3_.exit:77 %or_ln727_20 = or i17 %tmp_32, i17 21

]]></Node>
<StgValue><ssdm name="or_ln727_20"/></StgValue>
</operation>

<operation id="889" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="817" bw="64" op_0_bw="17">
<![CDATA[
_Z14array_1d_to_3dILt60ELt60ELt1EEvRAmlmlT_T0_T1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT__AT0__AT1__S3_.exit:78 %zext_ln727_23 = zext i17 %or_ln727_20

]]></Node>
<StgValue><ssdm name="zext_ln727_23"/></StgValue>
</operation>

<operation id="890" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="818" bw="17" op_0_bw="21" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z14array_1d_to_3dILt60ELt60ELt1EEvRAmlmlT_T0_T1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT__AT0__AT1__S3_.exit:79 %layer_2_out_V_addr_27 = getelementptr i21 %layer_2_out_V, i64 0, i64 %zext_ln727_23

]]></Node>
<StgValue><ssdm name="layer_2_out_V_addr_27"/></StgValue>
</operation>

<operation id="891" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="819" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_Z14array_1d_to_3dILt60ELt60ELt1EEvRAmlmlT_T0_T1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT__AT0__AT1__S3_.exit:80 %or_ln727_21 = or i17 %tmp_32, i17 22

]]></Node>
<StgValue><ssdm name="or_ln727_21"/></StgValue>
</operation>

<operation id="892" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="820" bw="64" op_0_bw="17">
<![CDATA[
_Z14array_1d_to_3dILt60ELt60ELt1EEvRAmlmlT_T0_T1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT__AT0__AT1__S3_.exit:81 %zext_ln727_24 = zext i17 %or_ln727_21

]]></Node>
<StgValue><ssdm name="zext_ln727_24"/></StgValue>
</operation>

<operation id="893" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="821" bw="17" op_0_bw="21" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z14array_1d_to_3dILt60ELt60ELt1EEvRAmlmlT_T0_T1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT__AT0__AT1__S3_.exit:82 %layer_2_out_V_addr_28 = getelementptr i21 %layer_2_out_V, i64 0, i64 %zext_ln727_24

]]></Node>
<StgValue><ssdm name="layer_2_out_V_addr_28"/></StgValue>
</operation>

<operation id="894" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="822" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_Z14array_1d_to_3dILt60ELt60ELt1EEvRAmlmlT_T0_T1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT__AT0__AT1__S3_.exit:83 %or_ln727_22 = or i17 %tmp_32, i17 23

]]></Node>
<StgValue><ssdm name="or_ln727_22"/></StgValue>
</operation>

<operation id="895" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="823" bw="64" op_0_bw="17">
<![CDATA[
_Z14array_1d_to_3dILt60ELt60ELt1EEvRAmlmlT_T0_T1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT__AT0__AT1__S3_.exit:84 %zext_ln727_25 = zext i17 %or_ln727_22

]]></Node>
<StgValue><ssdm name="zext_ln727_25"/></StgValue>
</operation>

<operation id="896" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="824" bw="17" op_0_bw="21" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z14array_1d_to_3dILt60ELt60ELt1EEvRAmlmlT_T0_T1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT__AT0__AT1__S3_.exit:85 %layer_2_out_V_addr_29 = getelementptr i21 %layer_2_out_V, i64 0, i64 %zext_ln727_25

]]></Node>
<StgValue><ssdm name="layer_2_out_V_addr_29"/></StgValue>
</operation>

<operation id="897" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="825" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_Z14array_1d_to_3dILt60ELt60ELt1EEvRAmlmlT_T0_T1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT__AT0__AT1__S3_.exit:86 %or_ln727_23 = or i17 %tmp_32, i17 24

]]></Node>
<StgValue><ssdm name="or_ln727_23"/></StgValue>
</operation>

<operation id="898" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="826" bw="64" op_0_bw="17">
<![CDATA[
_Z14array_1d_to_3dILt60ELt60ELt1EEvRAmlmlT_T0_T1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT__AT0__AT1__S3_.exit:87 %zext_ln727_26 = zext i17 %or_ln727_23

]]></Node>
<StgValue><ssdm name="zext_ln727_26"/></StgValue>
</operation>

<operation id="899" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="827" bw="17" op_0_bw="21" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z14array_1d_to_3dILt60ELt60ELt1EEvRAmlmlT_T0_T1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT__AT0__AT1__S3_.exit:88 %layer_2_out_V_addr_30 = getelementptr i21 %layer_2_out_V, i64 0, i64 %zext_ln727_26

]]></Node>
<StgValue><ssdm name="layer_2_out_V_addr_30"/></StgValue>
</operation>

<operation id="900" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_Z14array_1d_to_3dILt60ELt60ELt1EEvRAmlmlT_T0_T1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT__AT0__AT1__S3_.exit:89 %or_ln727_24 = or i17 %tmp_32, i17 25

]]></Node>
<StgValue><ssdm name="or_ln727_24"/></StgValue>
</operation>

<operation id="901" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="829" bw="64" op_0_bw="17">
<![CDATA[
_Z14array_1d_to_3dILt60ELt60ELt1EEvRAmlmlT_T0_T1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT__AT0__AT1__S3_.exit:90 %zext_ln727_27 = zext i17 %or_ln727_24

]]></Node>
<StgValue><ssdm name="zext_ln727_27"/></StgValue>
</operation>

<operation id="902" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="830" bw="17" op_0_bw="21" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z14array_1d_to_3dILt60ELt60ELt1EEvRAmlmlT_T0_T1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT__AT0__AT1__S3_.exit:91 %layer_2_out_V_addr_31 = getelementptr i21 %layer_2_out_V, i64 0, i64 %zext_ln727_27

]]></Node>
<StgValue><ssdm name="layer_2_out_V_addr_31"/></StgValue>
</operation>

<operation id="903" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="831" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_Z14array_1d_to_3dILt60ELt60ELt1EEvRAmlmlT_T0_T1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT__AT0__AT1__S3_.exit:92 %or_ln727_25 = or i17 %tmp_32, i17 26

]]></Node>
<StgValue><ssdm name="or_ln727_25"/></StgValue>
</operation>

<operation id="904" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="832" bw="64" op_0_bw="17">
<![CDATA[
_Z14array_1d_to_3dILt60ELt60ELt1EEvRAmlmlT_T0_T1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT__AT0__AT1__S3_.exit:93 %zext_ln727_28 = zext i17 %or_ln727_25

]]></Node>
<StgValue><ssdm name="zext_ln727_28"/></StgValue>
</operation>

<operation id="905" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="833" bw="17" op_0_bw="21" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z14array_1d_to_3dILt60ELt60ELt1EEvRAmlmlT_T0_T1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT__AT0__AT1__S3_.exit:94 %layer_2_out_V_addr_32 = getelementptr i21 %layer_2_out_V, i64 0, i64 %zext_ln727_28

]]></Node>
<StgValue><ssdm name="layer_2_out_V_addr_32"/></StgValue>
</operation>

<operation id="906" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="834" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_Z14array_1d_to_3dILt60ELt60ELt1EEvRAmlmlT_T0_T1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT__AT0__AT1__S3_.exit:95 %or_ln727_26 = or i17 %tmp_32, i17 27

]]></Node>
<StgValue><ssdm name="or_ln727_26"/></StgValue>
</operation>

<operation id="907" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="835" bw="64" op_0_bw="17">
<![CDATA[
_Z14array_1d_to_3dILt60ELt60ELt1EEvRAmlmlT_T0_T1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT__AT0__AT1__S3_.exit:96 %zext_ln727_29 = zext i17 %or_ln727_26

]]></Node>
<StgValue><ssdm name="zext_ln727_29"/></StgValue>
</operation>

<operation id="908" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="836" bw="17" op_0_bw="21" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z14array_1d_to_3dILt60ELt60ELt1EEvRAmlmlT_T0_T1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT__AT0__AT1__S3_.exit:97 %layer_2_out_V_addr_33 = getelementptr i21 %layer_2_out_V, i64 0, i64 %zext_ln727_29

]]></Node>
<StgValue><ssdm name="layer_2_out_V_addr_33"/></StgValue>
</operation>

<operation id="909" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="837" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_Z14array_1d_to_3dILt60ELt60ELt1EEvRAmlmlT_T0_T1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT__AT0__AT1__S3_.exit:98 %or_ln727_27 = or i17 %tmp_32, i17 28

]]></Node>
<StgValue><ssdm name="or_ln727_27"/></StgValue>
</operation>

<operation id="910" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="838" bw="64" op_0_bw="17">
<![CDATA[
_Z14array_1d_to_3dILt60ELt60ELt1EEvRAmlmlT_T0_T1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT__AT0__AT1__S3_.exit:99 %zext_ln727_30 = zext i17 %or_ln727_27

]]></Node>
<StgValue><ssdm name="zext_ln727_30"/></StgValue>
</operation>

<operation id="911" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="839" bw="17" op_0_bw="21" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z14array_1d_to_3dILt60ELt60ELt1EEvRAmlmlT_T0_T1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT__AT0__AT1__S3_.exit:100 %layer_2_out_V_addr_34 = getelementptr i21 %layer_2_out_V, i64 0, i64 %zext_ln727_30

]]></Node>
<StgValue><ssdm name="layer_2_out_V_addr_34"/></StgValue>
</operation>

<operation id="912" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="840" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_Z14array_1d_to_3dILt60ELt60ELt1EEvRAmlmlT_T0_T1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT__AT0__AT1__S3_.exit:101 %or_ln727_28 = or i17 %tmp_32, i17 29

]]></Node>
<StgValue><ssdm name="or_ln727_28"/></StgValue>
</operation>

<operation id="913" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="841" bw="64" op_0_bw="17">
<![CDATA[
_Z14array_1d_to_3dILt60ELt60ELt1EEvRAmlmlT_T0_T1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT__AT0__AT1__S3_.exit:102 %zext_ln727_31 = zext i17 %or_ln727_28

]]></Node>
<StgValue><ssdm name="zext_ln727_31"/></StgValue>
</operation>

<operation id="914" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="842" bw="17" op_0_bw="21" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z14array_1d_to_3dILt60ELt60ELt1EEvRAmlmlT_T0_T1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT__AT0__AT1__S3_.exit:103 %layer_2_out_V_addr_35 = getelementptr i21 %layer_2_out_V, i64 0, i64 %zext_ln727_31

]]></Node>
<StgValue><ssdm name="layer_2_out_V_addr_35"/></StgValue>
</operation>

<operation id="915" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="843" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_Z14array_1d_to_3dILt60ELt60ELt1EEvRAmlmlT_T0_T1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT__AT0__AT1__S3_.exit:104 %or_ln727_29 = or i17 %tmp_32, i17 30

]]></Node>
<StgValue><ssdm name="or_ln727_29"/></StgValue>
</operation>

<operation id="916" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="844" bw="64" op_0_bw="17">
<![CDATA[
_Z14array_1d_to_3dILt60ELt60ELt1EEvRAmlmlT_T0_T1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT__AT0__AT1__S3_.exit:105 %zext_ln727_32 = zext i17 %or_ln727_29

]]></Node>
<StgValue><ssdm name="zext_ln727_32"/></StgValue>
</operation>

<operation id="917" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="845" bw="17" op_0_bw="21" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z14array_1d_to_3dILt60ELt60ELt1EEvRAmlmlT_T0_T1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT__AT0__AT1__S3_.exit:106 %layer_2_out_V_addr_36 = getelementptr i21 %layer_2_out_V, i64 0, i64 %zext_ln727_32

]]></Node>
<StgValue><ssdm name="layer_2_out_V_addr_36"/></StgValue>
</operation>

<operation id="918" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="846" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_Z14array_1d_to_3dILt60ELt60ELt1EEvRAmlmlT_T0_T1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT__AT0__AT1__S3_.exit:107 %or_ln727_30 = or i17 %tmp_32, i17 31

]]></Node>
<StgValue><ssdm name="or_ln727_30"/></StgValue>
</operation>

<operation id="919" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="64" op_0_bw="17">
<![CDATA[
_Z14array_1d_to_3dILt60ELt60ELt1EEvRAmlmlT_T0_T1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT__AT0__AT1__S3_.exit:108 %zext_ln727_33 = zext i17 %or_ln727_30

]]></Node>
<StgValue><ssdm name="zext_ln727_33"/></StgValue>
</operation>

<operation id="920" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="848" bw="17" op_0_bw="21" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z14array_1d_to_3dILt60ELt60ELt1EEvRAmlmlT_T0_T1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT__AT0__AT1__S3_.exit:109 %layer_2_out_V_addr_37 = getelementptr i21 %layer_2_out_V, i64 0, i64 %zext_ln727_33

]]></Node>
<StgValue><ssdm name="layer_2_out_V_addr_37"/></StgValue>
</operation>

<operation id="921" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="849" bw="0" op_0_bw="0">
<![CDATA[
_Z14array_1d_to_3dILt60ELt60ELt1EEvRAmlmlT_T0_T1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT__AT0__AT1__S3_.exit:110 %br_ln33 = br void

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="922" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="851" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
:0 %iii = phi i6 %add_ln33, void %.split91, i6 0, void %_Z14array_1d_to_3dILt60ELt60ELt1EEvRAmlmlT_T0_T1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT__AT0__AT1__S3_.exit

]]></Node>
<StgValue><ssdm name="iii"/></StgValue>
</operation>

<operation id="923" st_id="42" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="852" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1 %add_ln33 = add i6 %iii, i6 1

]]></Node>
<StgValue><ssdm name="add_ln33"/></StgValue>
</operation>

<operation id="924" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="853" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="925" st_id="42" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="854" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:3 %icmp_ln33 = icmp_eq  i6 %iii, i6 32

]]></Node>
<StgValue><ssdm name="icmp_ln33"/></StgValue>
</operation>

<operation id="926" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="855" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4 %empty_51 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32

]]></Node>
<StgValue><ssdm name="empty_51"/></StgValue>
</operation>

<operation id="927" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="856" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln33 = br i1 %icmp_ln33, void %.split91, void %.split98.0.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>

<operation id="928" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="858" bw="64" op_0_bw="6">
<![CDATA[
.split91:0 %iii_cast = zext i6 %iii

]]></Node>
<StgValue><ssdm name="iii_cast"/></StgValue>
</operation>

<operation id="929" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="864" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split91:6 %layer_2_bias_V_addr = getelementptr i14 %layer_2_bias_V, i64 0, i64 %iii_cast

]]></Node>
<StgValue><ssdm name="layer_2_bias_V_addr"/></StgValue>
</operation>

<operation id="930" st_id="42" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="865" bw="14" op_0_bw="5">
<![CDATA[
.split91:7 %layer_2_bias_V_load = load i5 %layer_2_bias_V_addr

]]></Node>
<StgValue><ssdm name="layer_2_bias_V_load"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="931" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="859" bw="17" op_0_bw="6">
<![CDATA[
.split91:1 %zext_ln36 = zext i6 %iii

]]></Node>
<StgValue><ssdm name="zext_ln36"/></StgValue>
</operation>

<operation id="932" st_id="43" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="860" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.split91:2 %add_ln36 = add i17 %tmp_32, i17 %zext_ln36

]]></Node>
<StgValue><ssdm name="add_ln36"/></StgValue>
</operation>

<operation id="933" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="861" bw="64" op_0_bw="17">
<![CDATA[
.split91:3 %zext_ln36_1 = zext i17 %add_ln36

]]></Node>
<StgValue><ssdm name="zext_ln36_1"/></StgValue>
</operation>

<operation id="934" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="862" bw="17" op_0_bw="21" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split91:4 %layer_2_out_V_addr = getelementptr i21 %layer_2_out_V, i64 0, i64 %zext_ln36_1

]]></Node>
<StgValue><ssdm name="layer_2_out_V_addr"/></StgValue>
</operation>

<operation id="935" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="863" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split91:5 %specloopname_ln33 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3

]]></Node>
<StgValue><ssdm name="specloopname_ln33"/></StgValue>
</operation>

<operation id="936" st_id="43" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="865" bw="14" op_0_bw="5">
<![CDATA[
.split91:7 %layer_2_bias_V_load = load i5 %layer_2_bias_V_addr

]]></Node>
<StgValue><ssdm name="layer_2_bias_V_load"/></StgValue>
</operation>

<operation id="937" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="866" bw="21" op_0_bw="14">
<![CDATA[
.split91:8 %sext_ln36 = sext i14 %layer_2_bias_V_load

]]></Node>
<StgValue><ssdm name="sext_ln36"/></StgValue>
</operation>

<operation id="938" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="867" bw="0" op_0_bw="21" op_1_bw="17">
<![CDATA[
.split91:9 %store_ln36 = store i21 %sext_ln36, i17 %layer_2_out_V_addr

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="939" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="868" bw="0" op_0_bw="0">
<![CDATA[
.split91:10 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="940" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="870" bw="0" op_0_bw="0">
<![CDATA[
.split98.0.preheader.preheader:0 %br_ln0 = br void %.split98.0.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="941" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="872" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.split98.0.preheader:0 %indvar_flatten = phi i4 %add_ln42_1, void %.split98.0, i4 0, void %.split98.0.preheader.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="942" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="873" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.split98.0.preheader:1 %v_0 = phi i3 %select_ln42_1, void %.split98.0, i3 7, void %.split98.0.preheader.preheader

]]></Node>
<StgValue><ssdm name="v_0"/></StgValue>
</operation>

<operation id="943" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="874" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.split98.0.preheader:2 %vi_0 = phi i3 %indvars_iv_next743_0, void %.split98.0, i3 7, void %.split98.0.preheader.preheader

]]></Node>
<StgValue><ssdm name="vi_0"/></StgValue>
</operation>

<operation id="944" st_id="45" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="875" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.split98.0.preheader:3 %add_ln42_1 = add i4 %indvar_flatten, i4 1

]]></Node>
<StgValue><ssdm name="add_ln42_1"/></StgValue>
</operation>

<operation id="945" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="876" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.split98.0.preheader:4 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="946" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="877" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.split98.0.preheader:5 %icmp_ln42 = icmp_eq  i4 %indvar_flatten, i4 9

]]></Node>
<StgValue><ssdm name="icmp_ln42"/></StgValue>
</operation>

<operation id="947" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="878" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split98.0.preheader:6 %br_ln42 = br i1 %icmp_ln42, void %.split98.0, void %.preheader30.preheader

]]></Node>
<StgValue><ssdm name="br_ln42"/></StgValue>
</operation>

<operation id="948" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="882" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.split98.0:2 %icmp_ln45 = icmp_eq  i3 %vi_0, i3 2

]]></Node>
<StgValue><ssdm name="icmp_ln45"/></StgValue>
</operation>

<operation id="949" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="883" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.split98.0:3 %select_ln42 = select i1 %icmp_ln45, i3 7, i3 %vi_0

]]></Node>
<StgValue><ssdm name="select_ln42"/></StgValue>
</operation>

<operation id="950" st_id="45" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="884" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.split98.0:4 %indvars_iv_next747_0361 = add i3 %v_0, i3 1

]]></Node>
<StgValue><ssdm name="indvars_iv_next747_0361"/></StgValue>
</operation>

<operation id="951" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="885" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.split98.0:5 %select_ln42_1 = select i1 %icmp_ln45, i3 %indvars_iv_next747_0361, i3 %v_0

]]></Node>
<StgValue><ssdm name="select_ln42_1"/></StgValue>
</operation>

<operation id="952" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="886" bw="6" op_0_bw="3">
<![CDATA[
.split98.0:6 %sext_ln42 = sext i3 %select_ln42_1

]]></Node>
<StgValue><ssdm name="sext_ln42"/></StgValue>
</operation>

<operation id="953" st_id="45" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="887" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split98.0:7 %add_ln42 = add i6 %sext_ln42, i6 %select_ln27_2

]]></Node>
<StgValue><ssdm name="add_ln42"/></StgValue>
</operation>

<operation id="954" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="888" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
.split98.0:8 %tmp_23 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %add_ln42, i6 0

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="955" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="889" bw="8" op_0_bw="8" op_1_bw="6" op_2_bw="2">
<![CDATA[
.split98.0:9 %tmp_24 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %add_ln42, i2 0

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="956" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="890" bw="12" op_0_bw="8">
<![CDATA[
.split98.0:10 %tmp_38_cast = zext i8 %tmp_24

]]></Node>
<StgValue><ssdm name="tmp_38_cast"/></StgValue>
</operation>

<operation id="957" st_id="45" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="891" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split98.0:11 %empty_53 = sub i12 %tmp_23, i12 %tmp_38_cast

]]></Node>
<StgValue><ssdm name="empty_53"/></StgValue>
</operation>

<operation id="958" st_id="45" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="892" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.split98.0:12 %indvars_iv_next747_0_mid1 = add i3 %v_0, i3 2

]]></Node>
<StgValue><ssdm name="indvars_iv_next747_0_mid1"/></StgValue>
</operation>

<operation id="959" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="893" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.split98.0:13 %select_ln42_2 = select i1 %icmp_ln45, i3 %indvars_iv_next747_0_mid1, i3 %indvars_iv_next747_0361

]]></Node>
<StgValue><ssdm name="select_ln42_2"/></StgValue>
</operation>

<operation id="960" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="894" bw="4" op_0_bw="3">
<![CDATA[
.split98.0:14 %zext_ln1118_2 = zext i3 %select_ln42_2

]]></Node>
<StgValue><ssdm name="zext_ln1118_2"/></StgValue>
</operation>

<operation id="961" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="895" bw="2" op_0_bw="3">
<![CDATA[
.split98.0:15 %trunc_ln1118 = trunc i3 %select_ln42_2

]]></Node>
<StgValue><ssdm name="trunc_ln1118"/></StgValue>
</operation>

<operation id="962" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="896" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
.split98.0:16 %tmp_39_cast = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %trunc_ln1118, i2 0

]]></Node>
<StgValue><ssdm name="tmp_39_cast"/></StgValue>
</operation>

<operation id="963" st_id="45" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="897" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.split98.0:17 %sub_ln1118 = sub i4 %tmp_39_cast, i4 %zext_ln1118_2

]]></Node>
<StgValue><ssdm name="sub_ln1118"/></StgValue>
</operation>

<operation id="964" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="899" bw="6" op_0_bw="3">
<![CDATA[
.split98.0:19 %vi_0_cast = sext i3 %select_ln42

]]></Node>
<StgValue><ssdm name="vi_0_cast"/></StgValue>
</operation>

<operation id="965" st_id="45" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="901" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split98.0:21 %empty_54 = add i6 %vi_0_cast, i6 %select_ln27

]]></Node>
<StgValue><ssdm name="empty_54"/></StgValue>
</operation>

<operation id="966" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="902" bw="12" op_0_bw="6">
<![CDATA[
.split98.0:22 %p_cast430 = zext i6 %empty_54

]]></Node>
<StgValue><ssdm name="p_cast430"/></StgValue>
</operation>

<operation id="967" st_id="45" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="903" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split98.0:23 %empty_55 = add i12 %empty_53, i12 %p_cast430

]]></Node>
<StgValue><ssdm name="empty_55"/></StgValue>
</operation>

<operation id="968" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="904" bw="64" op_0_bw="12">
<![CDATA[
.split98.0:24 %p_cast449 = zext i12 %empty_55

]]></Node>
<StgValue><ssdm name="p_cast449"/></StgValue>
</operation>

<operation id="969" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="905" bw="12" op_0_bw="21" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split98.0:25 %cnn_input_V_0_addr_1 = getelementptr i21 %cnn_input_V_0, i64 0, i64 %p_cast449

]]></Node>
<StgValue><ssdm name="cnn_input_V_0_addr_1"/></StgValue>
</operation>

<operation id="970" st_id="45" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="906" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.split98.0:26 %indvars_iv_next743_0 = add i3 %select_ln42, i3 1

]]></Node>
<StgValue><ssdm name="indvars_iv_next743_0"/></StgValue>
</operation>

<operation id="971" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="907" bw="4" op_0_bw="3">
<![CDATA[
.split98.0:27 %zext_ln1118_3 = zext i3 %indvars_iv_next743_0

]]></Node>
<StgValue><ssdm name="zext_ln1118_3"/></StgValue>
</operation>

<operation id="972" st_id="45" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="908" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.split98.0:28 %add_ln1118 = add i4 %sub_ln1118, i4 %zext_ln1118_3

]]></Node>
<StgValue><ssdm name="add_ln1118"/></StgValue>
</operation>

<operation id="973" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="909" bw="64" op_0_bw="4">
<![CDATA[
.split98.0:29 %zext_ln1118_4 = zext i4 %add_ln1118

]]></Node>
<StgValue><ssdm name="zext_ln1118_4"/></StgValue>
</operation>

<operation id="974" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="910" bw="4" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split98.0:30 %layer_2_weights_V_0_0_addr = getelementptr i15 %layer_2_weights_V_0_0, i64 0, i64 %zext_ln1118_4

]]></Node>
<StgValue><ssdm name="layer_2_weights_V_0_0_addr"/></StgValue>
</operation>

<operation id="975" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="911" bw="4" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split98.0:31 %layer_2_weights_V_0_1_addr = getelementptr i14 %layer_2_weights_V_0_1, i64 0, i64 %zext_ln1118_4

]]></Node>
<StgValue><ssdm name="layer_2_weights_V_0_1_addr"/></StgValue>
</operation>

<operation id="976" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="912" bw="4" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split98.0:32 %layer_2_weights_V_0_10_addr = getelementptr i15 %layer_2_weights_V_0_10, i64 0, i64 %zext_ln1118_4

]]></Node>
<StgValue><ssdm name="layer_2_weights_V_0_10_addr"/></StgValue>
</operation>

<operation id="977" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="913" bw="4" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split98.0:33 %layer_2_weights_V_0_11_addr = getelementptr i14 %layer_2_weights_V_0_11, i64 0, i64 %zext_ln1118_4

]]></Node>
<StgValue><ssdm name="layer_2_weights_V_0_11_addr"/></StgValue>
</operation>

<operation id="978" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="914" bw="4" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split98.0:34 %layer_2_weights_V_0_12_addr = getelementptr i15 %layer_2_weights_V_0_12, i64 0, i64 %zext_ln1118_4

]]></Node>
<StgValue><ssdm name="layer_2_weights_V_0_12_addr"/></StgValue>
</operation>

<operation id="979" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="915" bw="4" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split98.0:35 %layer_2_weights_V_0_13_addr = getelementptr i15 %layer_2_weights_V_0_13, i64 0, i64 %zext_ln1118_4

]]></Node>
<StgValue><ssdm name="layer_2_weights_V_0_13_addr"/></StgValue>
</operation>

<operation id="980" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="916" bw="4" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split98.0:36 %layer_2_weights_V_0_14_addr = getelementptr i15 %layer_2_weights_V_0_14, i64 0, i64 %zext_ln1118_4

]]></Node>
<StgValue><ssdm name="layer_2_weights_V_0_14_addr"/></StgValue>
</operation>

<operation id="981" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="917" bw="4" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split98.0:37 %layer_2_weights_V_0_15_addr = getelementptr i15 %layer_2_weights_V_0_15, i64 0, i64 %zext_ln1118_4

]]></Node>
<StgValue><ssdm name="layer_2_weights_V_0_15_addr"/></StgValue>
</operation>

<operation id="982" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="918" bw="4" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split98.0:38 %layer_2_weights_V_0_16_addr = getelementptr i15 %layer_2_weights_V_0_16, i64 0, i64 %zext_ln1118_4

]]></Node>
<StgValue><ssdm name="layer_2_weights_V_0_16_addr"/></StgValue>
</operation>

<operation id="983" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="919" bw="4" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split98.0:39 %layer_2_weights_V_0_17_addr = getelementptr i14 %layer_2_weights_V_0_17, i64 0, i64 %zext_ln1118_4

]]></Node>
<StgValue><ssdm name="layer_2_weights_V_0_17_addr"/></StgValue>
</operation>

<operation id="984" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="920" bw="4" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split98.0:40 %layer_2_weights_V_0_18_addr = getelementptr i15 %layer_2_weights_V_0_18, i64 0, i64 %zext_ln1118_4

]]></Node>
<StgValue><ssdm name="layer_2_weights_V_0_18_addr"/></StgValue>
</operation>

<operation id="985" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="921" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split98.0:41 %layer_2_weights_V_0_19_addr = getelementptr i16 %layer_2_weights_V_0_19, i64 0, i64 %zext_ln1118_4

]]></Node>
<StgValue><ssdm name="layer_2_weights_V_0_19_addr"/></StgValue>
</operation>

<operation id="986" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="922" bw="4" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split98.0:42 %layer_2_weights_V_0_2_addr = getelementptr i15 %layer_2_weights_V_0_2, i64 0, i64 %zext_ln1118_4

]]></Node>
<StgValue><ssdm name="layer_2_weights_V_0_2_addr"/></StgValue>
</operation>

<operation id="987" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="923" bw="4" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split98.0:43 %layer_2_weights_V_0_20_addr = getelementptr i14 %layer_2_weights_V_0_20, i64 0, i64 %zext_ln1118_4

]]></Node>
<StgValue><ssdm name="layer_2_weights_V_0_20_addr"/></StgValue>
</operation>

<operation id="988" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="924" bw="4" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split98.0:44 %layer_2_weights_V_0_21_addr = getelementptr i15 %layer_2_weights_V_0_21, i64 0, i64 %zext_ln1118_4

]]></Node>
<StgValue><ssdm name="layer_2_weights_V_0_21_addr"/></StgValue>
</operation>

<operation id="989" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="925" bw="4" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split98.0:45 %layer_2_weights_V_0_22_addr = getelementptr i15 %layer_2_weights_V_0_22, i64 0, i64 %zext_ln1118_4

]]></Node>
<StgValue><ssdm name="layer_2_weights_V_0_22_addr"/></StgValue>
</operation>

<operation id="990" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="926" bw="4" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split98.0:46 %layer_2_weights_V_0_23_addr = getelementptr i15 %layer_2_weights_V_0_23, i64 0, i64 %zext_ln1118_4

]]></Node>
<StgValue><ssdm name="layer_2_weights_V_0_23_addr"/></StgValue>
</operation>

<operation id="991" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="927" bw="4" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split98.0:47 %layer_2_weights_V_0_24_addr = getelementptr i15 %layer_2_weights_V_0_24, i64 0, i64 %zext_ln1118_4

]]></Node>
<StgValue><ssdm name="layer_2_weights_V_0_24_addr"/></StgValue>
</operation>

<operation id="992" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="928" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split98.0:48 %layer_2_weights_V_0_25_addr = getelementptr i16 %layer_2_weights_V_0_25, i64 0, i64 %zext_ln1118_4

]]></Node>
<StgValue><ssdm name="layer_2_weights_V_0_25_addr"/></StgValue>
</operation>

<operation id="993" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="929" bw="4" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split98.0:49 %layer_2_weights_V_0_26_addr = getelementptr i14 %layer_2_weights_V_0_26, i64 0, i64 %zext_ln1118_4

]]></Node>
<StgValue><ssdm name="layer_2_weights_V_0_26_addr"/></StgValue>
</operation>

<operation id="994" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="930" bw="4" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split98.0:50 %layer_2_weights_V_0_27_addr = getelementptr i14 %layer_2_weights_V_0_27, i64 0, i64 %zext_ln1118_4

]]></Node>
<StgValue><ssdm name="layer_2_weights_V_0_27_addr"/></StgValue>
</operation>

<operation id="995" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="931" bw="4" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split98.0:51 %layer_2_weights_V_0_28_addr = getelementptr i15 %layer_2_weights_V_0_28, i64 0, i64 %zext_ln1118_4

]]></Node>
<StgValue><ssdm name="layer_2_weights_V_0_28_addr"/></StgValue>
</operation>

<operation id="996" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="932" bw="4" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split98.0:52 %layer_2_weights_V_0_29_addr = getelementptr i15 %layer_2_weights_V_0_29, i64 0, i64 %zext_ln1118_4

]]></Node>
<StgValue><ssdm name="layer_2_weights_V_0_29_addr"/></StgValue>
</operation>

<operation id="997" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="933" bw="4" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split98.0:53 %layer_2_weights_V_0_3_addr = getelementptr i15 %layer_2_weights_V_0_3, i64 0, i64 %zext_ln1118_4

]]></Node>
<StgValue><ssdm name="layer_2_weights_V_0_3_addr"/></StgValue>
</operation>

<operation id="998" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="934" bw="4" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split98.0:54 %layer_2_weights_V_0_30_addr = getelementptr i15 %layer_2_weights_V_0_30, i64 0, i64 %zext_ln1118_4

]]></Node>
<StgValue><ssdm name="layer_2_weights_V_0_30_addr"/></StgValue>
</operation>

<operation id="999" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="935" bw="4" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split98.0:55 %layer_2_weights_V_0_31_addr = getelementptr i15 %layer_2_weights_V_0_31, i64 0, i64 %zext_ln1118_4

]]></Node>
<StgValue><ssdm name="layer_2_weights_V_0_31_addr"/></StgValue>
</operation>

<operation id="1000" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="936" bw="4" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split98.0:56 %layer_2_weights_V_0_4_addr = getelementptr i14 %layer_2_weights_V_0_4, i64 0, i64 %zext_ln1118_4

]]></Node>
<StgValue><ssdm name="layer_2_weights_V_0_4_addr"/></StgValue>
</operation>

<operation id="1001" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="937" bw="4" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split98.0:57 %layer_2_weights_V_0_5_addr = getelementptr i15 %layer_2_weights_V_0_5, i64 0, i64 %zext_ln1118_4

]]></Node>
<StgValue><ssdm name="layer_2_weights_V_0_5_addr"/></StgValue>
</operation>

<operation id="1002" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="938" bw="4" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split98.0:58 %layer_2_weights_V_0_6_addr = getelementptr i15 %layer_2_weights_V_0_6, i64 0, i64 %zext_ln1118_4

]]></Node>
<StgValue><ssdm name="layer_2_weights_V_0_6_addr"/></StgValue>
</operation>

<operation id="1003" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="939" bw="4" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split98.0:59 %layer_2_weights_V_0_7_addr = getelementptr i15 %layer_2_weights_V_0_7, i64 0, i64 %zext_ln1118_4

]]></Node>
<StgValue><ssdm name="layer_2_weights_V_0_7_addr"/></StgValue>
</operation>

<operation id="1004" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="940" bw="4" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split98.0:60 %layer_2_weights_V_0_8_addr = getelementptr i15 %layer_2_weights_V_0_8, i64 0, i64 %zext_ln1118_4

]]></Node>
<StgValue><ssdm name="layer_2_weights_V_0_8_addr"/></StgValue>
</operation>

<operation id="1005" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="941" bw="4" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split98.0:61 %layer_2_weights_V_0_9_addr = getelementptr i15 %layer_2_weights_V_0_9, i64 0, i64 %zext_ln1118_4

]]></Node>
<StgValue><ssdm name="layer_2_weights_V_0_9_addr"/></StgValue>
</operation>

<operation id="1006" st_id="45" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="942" bw="21" op_0_bw="12">
<![CDATA[
.split98.0:62 %cnn_input_V_0_load = load i12 %cnn_input_V_0_addr_1

]]></Node>
<StgValue><ssdm name="cnn_input_V_0_load"/></StgValue>
</operation>

<operation id="1007" st_id="45" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="946" bw="15" op_0_bw="4">
<![CDATA[
.split98.0:66 %layer_2_weights_V_0_0_load = load i4 %layer_2_weights_V_0_0_addr

]]></Node>
<StgValue><ssdm name="layer_2_weights_V_0_0_load"/></StgValue>
</operation>

<operation id="1008" st_id="45" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="949" bw="21" op_0_bw="17">
<![CDATA[
.split98.0:69 %layer_2_out_V_load_5 = load i17 %layer_2_out_V_addr_6

]]></Node>
<StgValue><ssdm name="layer_2_out_V_load_5"/></StgValue>
</operation>

<operation id="1009" st_id="45" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="955" bw="14" op_0_bw="4">
<![CDATA[
.split98.0:75 %layer_2_weights_V_0_1_load = load i4 %layer_2_weights_V_0_1_addr

]]></Node>
<StgValue><ssdm name="layer_2_weights_V_0_1_load"/></StgValue>
</operation>

<operation id="1010" st_id="45" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="958" bw="21" op_0_bw="17">
<![CDATA[
.split98.0:78 %layer_2_out_V_load_6 = load i17 %layer_2_out_V_addr_7

]]></Node>
<StgValue><ssdm name="layer_2_out_V_load_6"/></StgValue>
</operation>

<operation id="1011" st_id="45" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="964" bw="15" op_0_bw="4">
<![CDATA[
.split98.0:84 %layer_2_weights_V_0_2_load = load i4 %layer_2_weights_V_0_2_addr

]]></Node>
<StgValue><ssdm name="layer_2_weights_V_0_2_load"/></StgValue>
</operation>

<operation id="1012" st_id="45" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="973" bw="15" op_0_bw="4">
<![CDATA[
.split98.0:93 %layer_2_weights_V_0_3_load = load i4 %layer_2_weights_V_0_3_addr

]]></Node>
<StgValue><ssdm name="layer_2_weights_V_0_3_load"/></StgValue>
</operation>

<operation id="1013" st_id="45" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="982" bw="14" op_0_bw="4">
<![CDATA[
.split98.0:102 %layer_2_weights_V_0_4_load = load i4 %layer_2_weights_V_0_4_addr

]]></Node>
<StgValue><ssdm name="layer_2_weights_V_0_4_load"/></StgValue>
</operation>

<operation id="1014" st_id="45" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="991" bw="15" op_0_bw="4">
<![CDATA[
.split98.0:111 %layer_2_weights_V_0_5_load = load i4 %layer_2_weights_V_0_5_addr

]]></Node>
<StgValue><ssdm name="layer_2_weights_V_0_5_load"/></StgValue>
</operation>

<operation id="1015" st_id="45" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1000" bw="15" op_0_bw="4">
<![CDATA[
.split98.0:120 %layer_2_weights_V_0_6_load = load i4 %layer_2_weights_V_0_6_addr

]]></Node>
<StgValue><ssdm name="layer_2_weights_V_0_6_load"/></StgValue>
</operation>

<operation id="1016" st_id="45" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1009" bw="15" op_0_bw="4">
<![CDATA[
.split98.0:129 %layer_2_weights_V_0_7_load = load i4 %layer_2_weights_V_0_7_addr

]]></Node>
<StgValue><ssdm name="layer_2_weights_V_0_7_load"/></StgValue>
</operation>

<operation id="1017" st_id="45" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1018" bw="15" op_0_bw="4">
<![CDATA[
.split98.0:138 %layer_2_weights_V_0_8_load = load i4 %layer_2_weights_V_0_8_addr

]]></Node>
<StgValue><ssdm name="layer_2_weights_V_0_8_load"/></StgValue>
</operation>

<operation id="1018" st_id="45" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1027" bw="15" op_0_bw="4">
<![CDATA[
.split98.0:147 %layer_2_weights_V_0_9_load = load i4 %layer_2_weights_V_0_9_addr

]]></Node>
<StgValue><ssdm name="layer_2_weights_V_0_9_load"/></StgValue>
</operation>

<operation id="1019" st_id="45" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1036" bw="15" op_0_bw="4">
<![CDATA[
.split98.0:156 %layer_2_weights_V_0_10_load = load i4 %layer_2_weights_V_0_10_addr

]]></Node>
<StgValue><ssdm name="layer_2_weights_V_0_10_load"/></StgValue>
</operation>

<operation id="1020" st_id="45" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1045" bw="14" op_0_bw="4">
<![CDATA[
.split98.0:165 %layer_2_weights_V_0_11_load = load i4 %layer_2_weights_V_0_11_addr

]]></Node>
<StgValue><ssdm name="layer_2_weights_V_0_11_load"/></StgValue>
</operation>

<operation id="1021" st_id="45" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1054" bw="15" op_0_bw="4">
<![CDATA[
.split98.0:174 %layer_2_weights_V_0_12_load = load i4 %layer_2_weights_V_0_12_addr

]]></Node>
<StgValue><ssdm name="layer_2_weights_V_0_12_load"/></StgValue>
</operation>

<operation id="1022" st_id="45" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1063" bw="15" op_0_bw="4">
<![CDATA[
.split98.0:183 %layer_2_weights_V_0_13_load = load i4 %layer_2_weights_V_0_13_addr

]]></Node>
<StgValue><ssdm name="layer_2_weights_V_0_13_load"/></StgValue>
</operation>

<operation id="1023" st_id="45" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1072" bw="15" op_0_bw="4">
<![CDATA[
.split98.0:192 %layer_2_weights_V_0_14_load = load i4 %layer_2_weights_V_0_14_addr

]]></Node>
<StgValue><ssdm name="layer_2_weights_V_0_14_load"/></StgValue>
</operation>

<operation id="1024" st_id="45" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1081" bw="15" op_0_bw="4">
<![CDATA[
.split98.0:201 %layer_2_weights_V_0_15_load = load i4 %layer_2_weights_V_0_15_addr

]]></Node>
<StgValue><ssdm name="layer_2_weights_V_0_15_load"/></StgValue>
</operation>

<operation id="1025" st_id="45" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1090" bw="15" op_0_bw="4">
<![CDATA[
.split98.0:210 %layer_2_weights_V_0_16_load = load i4 %layer_2_weights_V_0_16_addr

]]></Node>
<StgValue><ssdm name="layer_2_weights_V_0_16_load"/></StgValue>
</operation>

<operation id="1026" st_id="45" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1099" bw="14" op_0_bw="4">
<![CDATA[
.split98.0:219 %layer_2_weights_V_0_17_load = load i4 %layer_2_weights_V_0_17_addr

]]></Node>
<StgValue><ssdm name="layer_2_weights_V_0_17_load"/></StgValue>
</operation>

<operation id="1027" st_id="45" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1108" bw="15" op_0_bw="4">
<![CDATA[
.split98.0:228 %layer_2_weights_V_0_18_load = load i4 %layer_2_weights_V_0_18_addr

]]></Node>
<StgValue><ssdm name="layer_2_weights_V_0_18_load"/></StgValue>
</operation>

<operation id="1028" st_id="45" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1117" bw="16" op_0_bw="4">
<![CDATA[
.split98.0:237 %layer_2_weights_V_0_19_load = load i4 %layer_2_weights_V_0_19_addr

]]></Node>
<StgValue><ssdm name="layer_2_weights_V_0_19_load"/></StgValue>
</operation>

<operation id="1029" st_id="45" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1125" bw="14" op_0_bw="4">
<![CDATA[
.split98.0:245 %layer_2_weights_V_0_20_load = load i4 %layer_2_weights_V_0_20_addr

]]></Node>
<StgValue><ssdm name="layer_2_weights_V_0_20_load"/></StgValue>
</operation>

<operation id="1030" st_id="45" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1134" bw="15" op_0_bw="4">
<![CDATA[
.split98.0:254 %layer_2_weights_V_0_21_load = load i4 %layer_2_weights_V_0_21_addr

]]></Node>
<StgValue><ssdm name="layer_2_weights_V_0_21_load"/></StgValue>
</operation>

<operation id="1031" st_id="45" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1143" bw="15" op_0_bw="4">
<![CDATA[
.split98.0:263 %layer_2_weights_V_0_22_load = load i4 %layer_2_weights_V_0_22_addr

]]></Node>
<StgValue><ssdm name="layer_2_weights_V_0_22_load"/></StgValue>
</operation>

<operation id="1032" st_id="45" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1152" bw="15" op_0_bw="4">
<![CDATA[
.split98.0:272 %layer_2_weights_V_0_23_load = load i4 %layer_2_weights_V_0_23_addr

]]></Node>
<StgValue><ssdm name="layer_2_weights_V_0_23_load"/></StgValue>
</operation>

<operation id="1033" st_id="45" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1161" bw="15" op_0_bw="4">
<![CDATA[
.split98.0:281 %layer_2_weights_V_0_24_load = load i4 %layer_2_weights_V_0_24_addr

]]></Node>
<StgValue><ssdm name="layer_2_weights_V_0_24_load"/></StgValue>
</operation>

<operation id="1034" st_id="45" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1170" bw="16" op_0_bw="4">
<![CDATA[
.split98.0:290 %layer_2_weights_V_0_25_load = load i4 %layer_2_weights_V_0_25_addr

]]></Node>
<StgValue><ssdm name="layer_2_weights_V_0_25_load"/></StgValue>
</operation>

<operation id="1035" st_id="45" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1178" bw="14" op_0_bw="4">
<![CDATA[
.split98.0:298 %layer_2_weights_V_0_26_load = load i4 %layer_2_weights_V_0_26_addr

]]></Node>
<StgValue><ssdm name="layer_2_weights_V_0_26_load"/></StgValue>
</operation>

<operation id="1036" st_id="45" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1187" bw="14" op_0_bw="4">
<![CDATA[
.split98.0:307 %layer_2_weights_V_0_27_load = load i4 %layer_2_weights_V_0_27_addr

]]></Node>
<StgValue><ssdm name="layer_2_weights_V_0_27_load"/></StgValue>
</operation>

<operation id="1037" st_id="45" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1196" bw="15" op_0_bw="4">
<![CDATA[
.split98.0:316 %layer_2_weights_V_0_28_load = load i4 %layer_2_weights_V_0_28_addr

]]></Node>
<StgValue><ssdm name="layer_2_weights_V_0_28_load"/></StgValue>
</operation>

<operation id="1038" st_id="45" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1205" bw="15" op_0_bw="4">
<![CDATA[
.split98.0:325 %layer_2_weights_V_0_29_load = load i4 %layer_2_weights_V_0_29_addr

]]></Node>
<StgValue><ssdm name="layer_2_weights_V_0_29_load"/></StgValue>
</operation>

<operation id="1039" st_id="45" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1214" bw="15" op_0_bw="4">
<![CDATA[
.split98.0:334 %layer_2_weights_V_0_30_load = load i4 %layer_2_weights_V_0_30_addr

]]></Node>
<StgValue><ssdm name="layer_2_weights_V_0_30_load"/></StgValue>
</operation>

<operation id="1040" st_id="45" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1223" bw="15" op_0_bw="4">
<![CDATA[
.split98.0:343 %layer_2_weights_V_0_31_load = load i4 %layer_2_weights_V_0_31_addr

]]></Node>
<StgValue><ssdm name="layer_2_weights_V_0_31_load"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="1041" st_id="46" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="21" op_0_bw="12">
<![CDATA[
.split98.0:62 %cnn_input_V_0_load = load i12 %cnn_input_V_0_addr_1

]]></Node>
<StgValue><ssdm name="cnn_input_V_0_load"/></StgValue>
</operation>

<operation id="1042" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="944" bw="35" op_0_bw="21">
<![CDATA[
.split98.0:64 %sext_ln1118_1 = sext i21 %cnn_input_V_0_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_1"/></StgValue>
</operation>

<operation id="1043" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="945" bw="36" op_0_bw="21">
<![CDATA[
.split98.0:65 %sext_ln1118_2 = sext i21 %cnn_input_V_0_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_2"/></StgValue>
</operation>

<operation id="1044" st_id="46" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="946" bw="15" op_0_bw="4">
<![CDATA[
.split98.0:66 %layer_2_weights_V_0_0_load = load i4 %layer_2_weights_V_0_0_addr

]]></Node>
<StgValue><ssdm name="layer_2_weights_V_0_0_load"/></StgValue>
</operation>

<operation id="1045" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="947" bw="36" op_0_bw="15">
<![CDATA[
.split98.0:67 %sext_ln1118_3 = sext i15 %layer_2_weights_V_0_0_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_3"/></StgValue>
</operation>

<operation id="1046" st_id="46" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="948" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split98.0:68 %mul_ln1118 = mul i36 %sext_ln1118_3, i36 %sext_ln1118_2

]]></Node>
<StgValue><ssdm name="mul_ln1118"/></StgValue>
</operation>

<operation id="1047" st_id="46" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="949" bw="21" op_0_bw="17">
<![CDATA[
.split98.0:69 %layer_2_out_V_load_5 = load i17 %layer_2_out_V_addr_6

]]></Node>
<StgValue><ssdm name="layer_2_out_V_load_5"/></StgValue>
</operation>

<operation id="1048" st_id="46" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="955" bw="14" op_0_bw="4">
<![CDATA[
.split98.0:75 %layer_2_weights_V_0_1_load = load i4 %layer_2_weights_V_0_1_addr

]]></Node>
<StgValue><ssdm name="layer_2_weights_V_0_1_load"/></StgValue>
</operation>

<operation id="1049" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="956" bw="35" op_0_bw="14">
<![CDATA[
.split98.0:76 %sext_ln1118_4 = sext i14 %layer_2_weights_V_0_1_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_4"/></StgValue>
</operation>

<operation id="1050" st_id="46" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="957" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.split98.0:77 %mul_ln1118_1 = mul i35 %sext_ln1118_4, i35 %sext_ln1118_1

]]></Node>
<StgValue><ssdm name="mul_ln1118_1"/></StgValue>
</operation>

<operation id="1051" st_id="46" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="958" bw="21" op_0_bw="17">
<![CDATA[
.split98.0:78 %layer_2_out_V_load_6 = load i17 %layer_2_out_V_addr_7

]]></Node>
<StgValue><ssdm name="layer_2_out_V_load_6"/></StgValue>
</operation>

<operation id="1052" st_id="46" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="964" bw="15" op_0_bw="4">
<![CDATA[
.split98.0:84 %layer_2_weights_V_0_2_load = load i4 %layer_2_weights_V_0_2_addr

]]></Node>
<StgValue><ssdm name="layer_2_weights_V_0_2_load"/></StgValue>
</operation>

<operation id="1053" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="967" bw="21" op_0_bw="17">
<![CDATA[
.split98.0:87 %layer_2_out_V_load_7 = load i17 %layer_2_out_V_addr_8

]]></Node>
<StgValue><ssdm name="layer_2_out_V_load_7"/></StgValue>
</operation>

<operation id="1054" st_id="46" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="973" bw="15" op_0_bw="4">
<![CDATA[
.split98.0:93 %layer_2_weights_V_0_3_load = load i4 %layer_2_weights_V_0_3_addr

]]></Node>
<StgValue><ssdm name="layer_2_weights_V_0_3_load"/></StgValue>
</operation>

<operation id="1055" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="976" bw="21" op_0_bw="17">
<![CDATA[
.split98.0:96 %layer_2_out_V_load_8 = load i17 %layer_2_out_V_addr_9

]]></Node>
<StgValue><ssdm name="layer_2_out_V_load_8"/></StgValue>
</operation>

<operation id="1056" st_id="46" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="982" bw="14" op_0_bw="4">
<![CDATA[
.split98.0:102 %layer_2_weights_V_0_4_load = load i4 %layer_2_weights_V_0_4_addr

]]></Node>
<StgValue><ssdm name="layer_2_weights_V_0_4_load"/></StgValue>
</operation>

<operation id="1057" st_id="46" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="991" bw="15" op_0_bw="4">
<![CDATA[
.split98.0:111 %layer_2_weights_V_0_5_load = load i4 %layer_2_weights_V_0_5_addr

]]></Node>
<StgValue><ssdm name="layer_2_weights_V_0_5_load"/></StgValue>
</operation>

<operation id="1058" st_id="46" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1000" bw="15" op_0_bw="4">
<![CDATA[
.split98.0:120 %layer_2_weights_V_0_6_load = load i4 %layer_2_weights_V_0_6_addr

]]></Node>
<StgValue><ssdm name="layer_2_weights_V_0_6_load"/></StgValue>
</operation>

<operation id="1059" st_id="46" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1009" bw="15" op_0_bw="4">
<![CDATA[
.split98.0:129 %layer_2_weights_V_0_7_load = load i4 %layer_2_weights_V_0_7_addr

]]></Node>
<StgValue><ssdm name="layer_2_weights_V_0_7_load"/></StgValue>
</operation>

<operation id="1060" st_id="46" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1018" bw="15" op_0_bw="4">
<![CDATA[
.split98.0:138 %layer_2_weights_V_0_8_load = load i4 %layer_2_weights_V_0_8_addr

]]></Node>
<StgValue><ssdm name="layer_2_weights_V_0_8_load"/></StgValue>
</operation>

<operation id="1061" st_id="46" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1027" bw="15" op_0_bw="4">
<![CDATA[
.split98.0:147 %layer_2_weights_V_0_9_load = load i4 %layer_2_weights_V_0_9_addr

]]></Node>
<StgValue><ssdm name="layer_2_weights_V_0_9_load"/></StgValue>
</operation>

<operation id="1062" st_id="46" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1036" bw="15" op_0_bw="4">
<![CDATA[
.split98.0:156 %layer_2_weights_V_0_10_load = load i4 %layer_2_weights_V_0_10_addr

]]></Node>
<StgValue><ssdm name="layer_2_weights_V_0_10_load"/></StgValue>
</operation>

<operation id="1063" st_id="46" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1045" bw="14" op_0_bw="4">
<![CDATA[
.split98.0:165 %layer_2_weights_V_0_11_load = load i4 %layer_2_weights_V_0_11_addr

]]></Node>
<StgValue><ssdm name="layer_2_weights_V_0_11_load"/></StgValue>
</operation>

<operation id="1064" st_id="46" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1054" bw="15" op_0_bw="4">
<![CDATA[
.split98.0:174 %layer_2_weights_V_0_12_load = load i4 %layer_2_weights_V_0_12_addr

]]></Node>
<StgValue><ssdm name="layer_2_weights_V_0_12_load"/></StgValue>
</operation>

<operation id="1065" st_id="46" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1063" bw="15" op_0_bw="4">
<![CDATA[
.split98.0:183 %layer_2_weights_V_0_13_load = load i4 %layer_2_weights_V_0_13_addr

]]></Node>
<StgValue><ssdm name="layer_2_weights_V_0_13_load"/></StgValue>
</operation>

<operation id="1066" st_id="46" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1072" bw="15" op_0_bw="4">
<![CDATA[
.split98.0:192 %layer_2_weights_V_0_14_load = load i4 %layer_2_weights_V_0_14_addr

]]></Node>
<StgValue><ssdm name="layer_2_weights_V_0_14_load"/></StgValue>
</operation>

<operation id="1067" st_id="46" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1081" bw="15" op_0_bw="4">
<![CDATA[
.split98.0:201 %layer_2_weights_V_0_15_load = load i4 %layer_2_weights_V_0_15_addr

]]></Node>
<StgValue><ssdm name="layer_2_weights_V_0_15_load"/></StgValue>
</operation>

<operation id="1068" st_id="46" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1090" bw="15" op_0_bw="4">
<![CDATA[
.split98.0:210 %layer_2_weights_V_0_16_load = load i4 %layer_2_weights_V_0_16_addr

]]></Node>
<StgValue><ssdm name="layer_2_weights_V_0_16_load"/></StgValue>
</operation>

<operation id="1069" st_id="46" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1099" bw="14" op_0_bw="4">
<![CDATA[
.split98.0:219 %layer_2_weights_V_0_17_load = load i4 %layer_2_weights_V_0_17_addr

]]></Node>
<StgValue><ssdm name="layer_2_weights_V_0_17_load"/></StgValue>
</operation>

<operation id="1070" st_id="46" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1108" bw="15" op_0_bw="4">
<![CDATA[
.split98.0:228 %layer_2_weights_V_0_18_load = load i4 %layer_2_weights_V_0_18_addr

]]></Node>
<StgValue><ssdm name="layer_2_weights_V_0_18_load"/></StgValue>
</operation>

<operation id="1071" st_id="46" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1117" bw="16" op_0_bw="4">
<![CDATA[
.split98.0:237 %layer_2_weights_V_0_19_load = load i4 %layer_2_weights_V_0_19_addr

]]></Node>
<StgValue><ssdm name="layer_2_weights_V_0_19_load"/></StgValue>
</operation>

<operation id="1072" st_id="46" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1125" bw="14" op_0_bw="4">
<![CDATA[
.split98.0:245 %layer_2_weights_V_0_20_load = load i4 %layer_2_weights_V_0_20_addr

]]></Node>
<StgValue><ssdm name="layer_2_weights_V_0_20_load"/></StgValue>
</operation>

<operation id="1073" st_id="46" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1134" bw="15" op_0_bw="4">
<![CDATA[
.split98.0:254 %layer_2_weights_V_0_21_load = load i4 %layer_2_weights_V_0_21_addr

]]></Node>
<StgValue><ssdm name="layer_2_weights_V_0_21_load"/></StgValue>
</operation>

<operation id="1074" st_id="46" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1143" bw="15" op_0_bw="4">
<![CDATA[
.split98.0:263 %layer_2_weights_V_0_22_load = load i4 %layer_2_weights_V_0_22_addr

]]></Node>
<StgValue><ssdm name="layer_2_weights_V_0_22_load"/></StgValue>
</operation>

<operation id="1075" st_id="46" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1152" bw="15" op_0_bw="4">
<![CDATA[
.split98.0:272 %layer_2_weights_V_0_23_load = load i4 %layer_2_weights_V_0_23_addr

]]></Node>
<StgValue><ssdm name="layer_2_weights_V_0_23_load"/></StgValue>
</operation>

<operation id="1076" st_id="46" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1161" bw="15" op_0_bw="4">
<![CDATA[
.split98.0:281 %layer_2_weights_V_0_24_load = load i4 %layer_2_weights_V_0_24_addr

]]></Node>
<StgValue><ssdm name="layer_2_weights_V_0_24_load"/></StgValue>
</operation>

<operation id="1077" st_id="46" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1170" bw="16" op_0_bw="4">
<![CDATA[
.split98.0:290 %layer_2_weights_V_0_25_load = load i4 %layer_2_weights_V_0_25_addr

]]></Node>
<StgValue><ssdm name="layer_2_weights_V_0_25_load"/></StgValue>
</operation>

<operation id="1078" st_id="46" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1178" bw="14" op_0_bw="4">
<![CDATA[
.split98.0:298 %layer_2_weights_V_0_26_load = load i4 %layer_2_weights_V_0_26_addr

]]></Node>
<StgValue><ssdm name="layer_2_weights_V_0_26_load"/></StgValue>
</operation>

<operation id="1079" st_id="46" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1187" bw="14" op_0_bw="4">
<![CDATA[
.split98.0:307 %layer_2_weights_V_0_27_load = load i4 %layer_2_weights_V_0_27_addr

]]></Node>
<StgValue><ssdm name="layer_2_weights_V_0_27_load"/></StgValue>
</operation>

<operation id="1080" st_id="46" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1196" bw="15" op_0_bw="4">
<![CDATA[
.split98.0:316 %layer_2_weights_V_0_28_load = load i4 %layer_2_weights_V_0_28_addr

]]></Node>
<StgValue><ssdm name="layer_2_weights_V_0_28_load"/></StgValue>
</operation>

<operation id="1081" st_id="46" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1205" bw="15" op_0_bw="4">
<![CDATA[
.split98.0:325 %layer_2_weights_V_0_29_load = load i4 %layer_2_weights_V_0_29_addr

]]></Node>
<StgValue><ssdm name="layer_2_weights_V_0_29_load"/></StgValue>
</operation>

<operation id="1082" st_id="46" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1214" bw="15" op_0_bw="4">
<![CDATA[
.split98.0:334 %layer_2_weights_V_0_30_load = load i4 %layer_2_weights_V_0_30_addr

]]></Node>
<StgValue><ssdm name="layer_2_weights_V_0_30_load"/></StgValue>
</operation>

<operation id="1083" st_id="46" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1223" bw="15" op_0_bw="4">
<![CDATA[
.split98.0:343 %layer_2_weights_V_0_31_load = load i4 %layer_2_weights_V_0_31_addr

]]></Node>
<StgValue><ssdm name="layer_2_weights_V_0_31_load"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="1084" st_id="47" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="948" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split98.0:68 %mul_ln1118 = mul i36 %sext_ln1118_3, i36 %sext_ln1118_2

]]></Node>
<StgValue><ssdm name="mul_ln1118"/></StgValue>
</operation>

<operation id="1085" st_id="47" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="957" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.split98.0:77 %mul_ln1118_1 = mul i35 %sext_ln1118_4, i35 %sext_ln1118_1

]]></Node>
<StgValue><ssdm name="mul_ln1118_1"/></StgValue>
</operation>

<operation id="1086" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="965" bw="36" op_0_bw="15">
<![CDATA[
.split98.0:85 %sext_ln1118_5 = sext i15 %layer_2_weights_V_0_2_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_5"/></StgValue>
</operation>

<operation id="1087" st_id="47" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="966" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split98.0:86 %mul_ln1118_2 = mul i36 %sext_ln1118_5, i36 %sext_ln1118_2

]]></Node>
<StgValue><ssdm name="mul_ln1118_2"/></StgValue>
</operation>

<operation id="1088" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="967" bw="21" op_0_bw="17">
<![CDATA[
.split98.0:87 %layer_2_out_V_load_7 = load i17 %layer_2_out_V_addr_8

]]></Node>
<StgValue><ssdm name="layer_2_out_V_load_7"/></StgValue>
</operation>

<operation id="1089" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="974" bw="36" op_0_bw="15">
<![CDATA[
.split98.0:94 %sext_ln1118_6 = sext i15 %layer_2_weights_V_0_3_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_6"/></StgValue>
</operation>

<operation id="1090" st_id="47" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="975" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split98.0:95 %mul_ln1118_3 = mul i36 %sext_ln1118_6, i36 %sext_ln1118_2

]]></Node>
<StgValue><ssdm name="mul_ln1118_3"/></StgValue>
</operation>

<operation id="1091" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="976" bw="21" op_0_bw="17">
<![CDATA[
.split98.0:96 %layer_2_out_V_load_8 = load i17 %layer_2_out_V_addr_9

]]></Node>
<StgValue><ssdm name="layer_2_out_V_load_8"/></StgValue>
</operation>

<operation id="1092" st_id="47" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="985" bw="21" op_0_bw="17">
<![CDATA[
.split98.0:105 %layer_2_out_V_load_9 = load i17 %layer_2_out_V_addr_10

]]></Node>
<StgValue><ssdm name="layer_2_out_V_load_9"/></StgValue>
</operation>

<operation id="1093" st_id="47" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="994" bw="21" op_0_bw="17">
<![CDATA[
.split98.0:114 %layer_2_out_V_load_10 = load i17 %layer_2_out_V_addr_11

]]></Node>
<StgValue><ssdm name="layer_2_out_V_load_10"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="1094" st_id="48" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="948" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split98.0:68 %mul_ln1118 = mul i36 %sext_ln1118_3, i36 %sext_ln1118_2

]]></Node>
<StgValue><ssdm name="mul_ln1118"/></StgValue>
</operation>

<operation id="1095" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="950" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.split98.0:70 %shl_ln = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %layer_2_out_V_load_5, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="1096" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="951" bw="37" op_0_bw="36">
<![CDATA[
.split98.0:71 %sext_ln703 = sext i36 %mul_ln1118

]]></Node>
<StgValue><ssdm name="sext_ln703"/></StgValue>
</operation>

<operation id="1097" st_id="48" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="952" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split98.0:72 %add_ln1192 = add i37 %shl_ln, i37 %sext_ln703

]]></Node>
<StgValue><ssdm name="add_ln1192"/></StgValue>
</operation>

<operation id="1098" st_id="48" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="957" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.split98.0:77 %mul_ln1118_1 = mul i35 %sext_ln1118_4, i35 %sext_ln1118_1

]]></Node>
<StgValue><ssdm name="mul_ln1118_1"/></StgValue>
</operation>

<operation id="1099" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="959" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.split98.0:79 %shl_ln728_1 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %layer_2_out_V_load_6, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_1"/></StgValue>
</operation>

<operation id="1100" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="960" bw="37" op_0_bw="35">
<![CDATA[
.split98.0:80 %sext_ln703_1 = sext i35 %mul_ln1118_1

]]></Node>
<StgValue><ssdm name="sext_ln703_1"/></StgValue>
</operation>

<operation id="1101" st_id="48" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="961" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split98.0:81 %add_ln1192_1 = add i37 %shl_ln728_1, i37 %sext_ln703_1

]]></Node>
<StgValue><ssdm name="add_ln1192_1"/></StgValue>
</operation>

<operation id="1102" st_id="48" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="966" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split98.0:86 %mul_ln1118_2 = mul i36 %sext_ln1118_5, i36 %sext_ln1118_2

]]></Node>
<StgValue><ssdm name="mul_ln1118_2"/></StgValue>
</operation>

<operation id="1103" st_id="48" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="975" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split98.0:95 %mul_ln1118_3 = mul i36 %sext_ln1118_6, i36 %sext_ln1118_2

]]></Node>
<StgValue><ssdm name="mul_ln1118_3"/></StgValue>
</operation>

<operation id="1104" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="983" bw="35" op_0_bw="14">
<![CDATA[
.split98.0:103 %sext_ln1118_7 = sext i14 %layer_2_weights_V_0_4_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_7"/></StgValue>
</operation>

<operation id="1105" st_id="48" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="984" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.split98.0:104 %mul_ln1118_4 = mul i35 %sext_ln1118_7, i35 %sext_ln1118_1

]]></Node>
<StgValue><ssdm name="mul_ln1118_4"/></StgValue>
</operation>

<operation id="1106" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="985" bw="21" op_0_bw="17">
<![CDATA[
.split98.0:105 %layer_2_out_V_load_9 = load i17 %layer_2_out_V_addr_10

]]></Node>
<StgValue><ssdm name="layer_2_out_V_load_9"/></StgValue>
</operation>

<operation id="1107" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="992" bw="36" op_0_bw="15">
<![CDATA[
.split98.0:112 %sext_ln1118_8 = sext i15 %layer_2_weights_V_0_5_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_8"/></StgValue>
</operation>

<operation id="1108" st_id="48" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="993" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split98.0:113 %mul_ln1118_5 = mul i36 %sext_ln1118_8, i36 %sext_ln1118_2

]]></Node>
<StgValue><ssdm name="mul_ln1118_5"/></StgValue>
</operation>

<operation id="1109" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="994" bw="21" op_0_bw="17">
<![CDATA[
.split98.0:114 %layer_2_out_V_load_10 = load i17 %layer_2_out_V_addr_11

]]></Node>
<StgValue><ssdm name="layer_2_out_V_load_10"/></StgValue>
</operation>

<operation id="1110" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1003" bw="21" op_0_bw="17">
<![CDATA[
.split98.0:123 %layer_2_out_V_load_11 = load i17 %layer_2_out_V_addr_12

]]></Node>
<StgValue><ssdm name="layer_2_out_V_load_11"/></StgValue>
</operation>

<operation id="1111" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1012" bw="21" op_0_bw="17">
<![CDATA[
.split98.0:132 %layer_2_out_V_load_12 = load i17 %layer_2_out_V_addr_13

]]></Node>
<StgValue><ssdm name="layer_2_out_V_load_12"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="1112" st_id="49" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="952" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split98.0:72 %add_ln1192 = add i37 %shl_ln, i37 %sext_ln703

]]></Node>
<StgValue><ssdm name="add_ln1192"/></StgValue>
</operation>

<operation id="1113" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="953" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split98.0:73 %trunc_ln6 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="trunc_ln6"/></StgValue>
</operation>

<operation id="1114" st_id="49" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="961" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split98.0:81 %add_ln1192_1 = add i37 %shl_ln728_1, i37 %sext_ln703_1

]]></Node>
<StgValue><ssdm name="add_ln1192_1"/></StgValue>
</operation>

<operation id="1115" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="962" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split98.0:82 %trunc_ln708_2 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_1, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="trunc_ln708_2"/></StgValue>
</operation>

<operation id="1116" st_id="49" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="966" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split98.0:86 %mul_ln1118_2 = mul i36 %sext_ln1118_5, i36 %sext_ln1118_2

]]></Node>
<StgValue><ssdm name="mul_ln1118_2"/></StgValue>
</operation>

<operation id="1117" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="968" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.split98.0:88 %shl_ln728_2 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %layer_2_out_V_load_7, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_2"/></StgValue>
</operation>

<operation id="1118" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="969" bw="37" op_0_bw="36">
<![CDATA[
.split98.0:89 %sext_ln703_2 = sext i36 %mul_ln1118_2

]]></Node>
<StgValue><ssdm name="sext_ln703_2"/></StgValue>
</operation>

<operation id="1119" st_id="49" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="970" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split98.0:90 %add_ln1192_2 = add i37 %shl_ln728_2, i37 %sext_ln703_2

]]></Node>
<StgValue><ssdm name="add_ln1192_2"/></StgValue>
</operation>

<operation id="1120" st_id="49" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="975" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split98.0:95 %mul_ln1118_3 = mul i36 %sext_ln1118_6, i36 %sext_ln1118_2

]]></Node>
<StgValue><ssdm name="mul_ln1118_3"/></StgValue>
</operation>

<operation id="1121" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="977" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.split98.0:97 %shl_ln728_3 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %layer_2_out_V_load_8, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_3"/></StgValue>
</operation>

<operation id="1122" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="978" bw="37" op_0_bw="36">
<![CDATA[
.split98.0:98 %sext_ln703_3 = sext i36 %mul_ln1118_3

]]></Node>
<StgValue><ssdm name="sext_ln703_3"/></StgValue>
</operation>

<operation id="1123" st_id="49" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="979" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split98.0:99 %add_ln1192_3 = add i37 %shl_ln728_3, i37 %sext_ln703_3

]]></Node>
<StgValue><ssdm name="add_ln1192_3"/></StgValue>
</operation>

<operation id="1124" st_id="49" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="984" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.split98.0:104 %mul_ln1118_4 = mul i35 %sext_ln1118_7, i35 %sext_ln1118_1

]]></Node>
<StgValue><ssdm name="mul_ln1118_4"/></StgValue>
</operation>

<operation id="1125" st_id="49" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="993" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split98.0:113 %mul_ln1118_5 = mul i36 %sext_ln1118_8, i36 %sext_ln1118_2

]]></Node>
<StgValue><ssdm name="mul_ln1118_5"/></StgValue>
</operation>

<operation id="1126" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1001" bw="36" op_0_bw="15">
<![CDATA[
.split98.0:121 %sext_ln1118_9 = sext i15 %layer_2_weights_V_0_6_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_9"/></StgValue>
</operation>

<operation id="1127" st_id="49" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1002" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split98.0:122 %mul_ln1118_6 = mul i36 %sext_ln1118_9, i36 %sext_ln1118_2

]]></Node>
<StgValue><ssdm name="mul_ln1118_6"/></StgValue>
</operation>

<operation id="1128" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1003" bw="21" op_0_bw="17">
<![CDATA[
.split98.0:123 %layer_2_out_V_load_11 = load i17 %layer_2_out_V_addr_12

]]></Node>
<StgValue><ssdm name="layer_2_out_V_load_11"/></StgValue>
</operation>

<operation id="1129" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1010" bw="36" op_0_bw="15">
<![CDATA[
.split98.0:130 %sext_ln1118_10 = sext i15 %layer_2_weights_V_0_7_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_10"/></StgValue>
</operation>

<operation id="1130" st_id="49" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1011" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split98.0:131 %mul_ln1118_7 = mul i36 %sext_ln1118_10, i36 %sext_ln1118_2

]]></Node>
<StgValue><ssdm name="mul_ln1118_7"/></StgValue>
</operation>

<operation id="1131" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1012" bw="21" op_0_bw="17">
<![CDATA[
.split98.0:132 %layer_2_out_V_load_12 = load i17 %layer_2_out_V_addr_13

]]></Node>
<StgValue><ssdm name="layer_2_out_V_load_12"/></StgValue>
</operation>

<operation id="1132" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1021" bw="21" op_0_bw="17">
<![CDATA[
.split98.0:141 %layer_2_out_V_load_13 = load i17 %layer_2_out_V_addr_14

]]></Node>
<StgValue><ssdm name="layer_2_out_V_load_13"/></StgValue>
</operation>

<operation id="1133" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1030" bw="21" op_0_bw="17">
<![CDATA[
.split98.0:150 %layer_2_out_V_load_14 = load i17 %layer_2_out_V_addr_15

]]></Node>
<StgValue><ssdm name="layer_2_out_V_load_14"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="1134" st_id="50" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="970" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split98.0:90 %add_ln1192_2 = add i37 %shl_ln728_2, i37 %sext_ln703_2

]]></Node>
<StgValue><ssdm name="add_ln1192_2"/></StgValue>
</operation>

<operation id="1135" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="971" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split98.0:91 %trunc_ln708_3 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_2, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="trunc_ln708_3"/></StgValue>
</operation>

<operation id="1136" st_id="50" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="979" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split98.0:99 %add_ln1192_3 = add i37 %shl_ln728_3, i37 %sext_ln703_3

]]></Node>
<StgValue><ssdm name="add_ln1192_3"/></StgValue>
</operation>

<operation id="1137" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="980" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split98.0:100 %trunc_ln708_4 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_3, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="trunc_ln708_4"/></StgValue>
</operation>

<operation id="1138" st_id="50" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="984" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.split98.0:104 %mul_ln1118_4 = mul i35 %sext_ln1118_7, i35 %sext_ln1118_1

]]></Node>
<StgValue><ssdm name="mul_ln1118_4"/></StgValue>
</operation>

<operation id="1139" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="986" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.split98.0:106 %shl_ln728_4 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %layer_2_out_V_load_9, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_4"/></StgValue>
</operation>

<operation id="1140" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="987" bw="37" op_0_bw="35">
<![CDATA[
.split98.0:107 %sext_ln703_4 = sext i35 %mul_ln1118_4

]]></Node>
<StgValue><ssdm name="sext_ln703_4"/></StgValue>
</operation>

<operation id="1141" st_id="50" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="988" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split98.0:108 %add_ln1192_4 = add i37 %shl_ln728_4, i37 %sext_ln703_4

]]></Node>
<StgValue><ssdm name="add_ln1192_4"/></StgValue>
</operation>

<operation id="1142" st_id="50" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="993" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split98.0:113 %mul_ln1118_5 = mul i36 %sext_ln1118_8, i36 %sext_ln1118_2

]]></Node>
<StgValue><ssdm name="mul_ln1118_5"/></StgValue>
</operation>

<operation id="1143" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="995" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.split98.0:115 %shl_ln728_5 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %layer_2_out_V_load_10, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_5"/></StgValue>
</operation>

<operation id="1144" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="996" bw="37" op_0_bw="36">
<![CDATA[
.split98.0:116 %sext_ln703_5 = sext i36 %mul_ln1118_5

]]></Node>
<StgValue><ssdm name="sext_ln703_5"/></StgValue>
</operation>

<operation id="1145" st_id="50" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="997" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split98.0:117 %add_ln1192_5 = add i37 %shl_ln728_5, i37 %sext_ln703_5

]]></Node>
<StgValue><ssdm name="add_ln1192_5"/></StgValue>
</operation>

<operation id="1146" st_id="50" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1002" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split98.0:122 %mul_ln1118_6 = mul i36 %sext_ln1118_9, i36 %sext_ln1118_2

]]></Node>
<StgValue><ssdm name="mul_ln1118_6"/></StgValue>
</operation>

<operation id="1147" st_id="50" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1011" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split98.0:131 %mul_ln1118_7 = mul i36 %sext_ln1118_10, i36 %sext_ln1118_2

]]></Node>
<StgValue><ssdm name="mul_ln1118_7"/></StgValue>
</operation>

<operation id="1148" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1019" bw="36" op_0_bw="15">
<![CDATA[
.split98.0:139 %sext_ln1118_11 = sext i15 %layer_2_weights_V_0_8_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_11"/></StgValue>
</operation>

<operation id="1149" st_id="50" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1020" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split98.0:140 %mul_ln1118_8 = mul i36 %sext_ln1118_11, i36 %sext_ln1118_2

]]></Node>
<StgValue><ssdm name="mul_ln1118_8"/></StgValue>
</operation>

<operation id="1150" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1021" bw="21" op_0_bw="17">
<![CDATA[
.split98.0:141 %layer_2_out_V_load_13 = load i17 %layer_2_out_V_addr_14

]]></Node>
<StgValue><ssdm name="layer_2_out_V_load_13"/></StgValue>
</operation>

<operation id="1151" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1028" bw="36" op_0_bw="15">
<![CDATA[
.split98.0:148 %sext_ln1118_12 = sext i15 %layer_2_weights_V_0_9_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_12"/></StgValue>
</operation>

<operation id="1152" st_id="50" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1029" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split98.0:149 %mul_ln1118_9 = mul i36 %sext_ln1118_12, i36 %sext_ln1118_2

]]></Node>
<StgValue><ssdm name="mul_ln1118_9"/></StgValue>
</operation>

<operation id="1153" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1030" bw="21" op_0_bw="17">
<![CDATA[
.split98.0:150 %layer_2_out_V_load_14 = load i17 %layer_2_out_V_addr_15

]]></Node>
<StgValue><ssdm name="layer_2_out_V_load_14"/></StgValue>
</operation>

<operation id="1154" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1039" bw="21" op_0_bw="17">
<![CDATA[
.split98.0:159 %layer_2_out_V_load_15 = load i17 %layer_2_out_V_addr_16

]]></Node>
<StgValue><ssdm name="layer_2_out_V_load_15"/></StgValue>
</operation>

<operation id="1155" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1048" bw="21" op_0_bw="17">
<![CDATA[
.split98.0:168 %layer_2_out_V_load_16 = load i17 %layer_2_out_V_addr_17

]]></Node>
<StgValue><ssdm name="layer_2_out_V_load_16"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="1156" st_id="51" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="988" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split98.0:108 %add_ln1192_4 = add i37 %shl_ln728_4, i37 %sext_ln703_4

]]></Node>
<StgValue><ssdm name="add_ln1192_4"/></StgValue>
</operation>

<operation id="1157" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="989" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split98.0:109 %trunc_ln708_5 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_4, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="trunc_ln708_5"/></StgValue>
</operation>

<operation id="1158" st_id="51" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="997" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split98.0:117 %add_ln1192_5 = add i37 %shl_ln728_5, i37 %sext_ln703_5

]]></Node>
<StgValue><ssdm name="add_ln1192_5"/></StgValue>
</operation>

<operation id="1159" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="998" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split98.0:118 %trunc_ln708_6 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_5, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="trunc_ln708_6"/></StgValue>
</operation>

<operation id="1160" st_id="51" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1002" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split98.0:122 %mul_ln1118_6 = mul i36 %sext_ln1118_9, i36 %sext_ln1118_2

]]></Node>
<StgValue><ssdm name="mul_ln1118_6"/></StgValue>
</operation>

<operation id="1161" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1004" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.split98.0:124 %shl_ln728_6 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %layer_2_out_V_load_11, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_6"/></StgValue>
</operation>

<operation id="1162" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1005" bw="37" op_0_bw="36">
<![CDATA[
.split98.0:125 %sext_ln703_6 = sext i36 %mul_ln1118_6

]]></Node>
<StgValue><ssdm name="sext_ln703_6"/></StgValue>
</operation>

<operation id="1163" st_id="51" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1006" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split98.0:126 %add_ln1192_6 = add i37 %shl_ln728_6, i37 %sext_ln703_6

]]></Node>
<StgValue><ssdm name="add_ln1192_6"/></StgValue>
</operation>

<operation id="1164" st_id="51" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1011" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split98.0:131 %mul_ln1118_7 = mul i36 %sext_ln1118_10, i36 %sext_ln1118_2

]]></Node>
<StgValue><ssdm name="mul_ln1118_7"/></StgValue>
</operation>

<operation id="1165" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1013" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.split98.0:133 %shl_ln728_7 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %layer_2_out_V_load_12, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_7"/></StgValue>
</operation>

<operation id="1166" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1014" bw="37" op_0_bw="36">
<![CDATA[
.split98.0:134 %sext_ln703_7 = sext i36 %mul_ln1118_7

]]></Node>
<StgValue><ssdm name="sext_ln703_7"/></StgValue>
</operation>

<operation id="1167" st_id="51" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1015" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split98.0:135 %add_ln1192_7 = add i37 %shl_ln728_7, i37 %sext_ln703_7

]]></Node>
<StgValue><ssdm name="add_ln1192_7"/></StgValue>
</operation>

<operation id="1168" st_id="51" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1020" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split98.0:140 %mul_ln1118_8 = mul i36 %sext_ln1118_11, i36 %sext_ln1118_2

]]></Node>
<StgValue><ssdm name="mul_ln1118_8"/></StgValue>
</operation>

<operation id="1169" st_id="51" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1029" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split98.0:149 %mul_ln1118_9 = mul i36 %sext_ln1118_12, i36 %sext_ln1118_2

]]></Node>
<StgValue><ssdm name="mul_ln1118_9"/></StgValue>
</operation>

<operation id="1170" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1037" bw="36" op_0_bw="15">
<![CDATA[
.split98.0:157 %sext_ln1118_13 = sext i15 %layer_2_weights_V_0_10_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_13"/></StgValue>
</operation>

<operation id="1171" st_id="51" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1038" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split98.0:158 %mul_ln1118_10 = mul i36 %sext_ln1118_13, i36 %sext_ln1118_2

]]></Node>
<StgValue><ssdm name="mul_ln1118_10"/></StgValue>
</operation>

<operation id="1172" st_id="51" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1039" bw="21" op_0_bw="17">
<![CDATA[
.split98.0:159 %layer_2_out_V_load_15 = load i17 %layer_2_out_V_addr_16

]]></Node>
<StgValue><ssdm name="layer_2_out_V_load_15"/></StgValue>
</operation>

<operation id="1173" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1046" bw="35" op_0_bw="14">
<![CDATA[
.split98.0:166 %sext_ln1118_14 = sext i14 %layer_2_weights_V_0_11_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_14"/></StgValue>
</operation>

<operation id="1174" st_id="51" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1047" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.split98.0:167 %mul_ln1118_11 = mul i35 %sext_ln1118_14, i35 %sext_ln1118_1

]]></Node>
<StgValue><ssdm name="mul_ln1118_11"/></StgValue>
</operation>

<operation id="1175" st_id="51" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1048" bw="21" op_0_bw="17">
<![CDATA[
.split98.0:168 %layer_2_out_V_load_16 = load i17 %layer_2_out_V_addr_17

]]></Node>
<StgValue><ssdm name="layer_2_out_V_load_16"/></StgValue>
</operation>

<operation id="1176" st_id="51" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1057" bw="21" op_0_bw="17">
<![CDATA[
.split98.0:177 %layer_2_out_V_load_17 = load i17 %layer_2_out_V_addr_18

]]></Node>
<StgValue><ssdm name="layer_2_out_V_load_17"/></StgValue>
</operation>

<operation id="1177" st_id="51" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1066" bw="21" op_0_bw="17">
<![CDATA[
.split98.0:186 %layer_2_out_V_load_18 = load i17 %layer_2_out_V_addr_19

]]></Node>
<StgValue><ssdm name="layer_2_out_V_load_18"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="1178" st_id="52" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1006" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split98.0:126 %add_ln1192_6 = add i37 %shl_ln728_6, i37 %sext_ln703_6

]]></Node>
<StgValue><ssdm name="add_ln1192_6"/></StgValue>
</operation>

<operation id="1179" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1007" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split98.0:127 %trunc_ln708_7 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_6, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="trunc_ln708_7"/></StgValue>
</operation>

<operation id="1180" st_id="52" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1015" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split98.0:135 %add_ln1192_7 = add i37 %shl_ln728_7, i37 %sext_ln703_7

]]></Node>
<StgValue><ssdm name="add_ln1192_7"/></StgValue>
</operation>

<operation id="1181" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1016" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split98.0:136 %trunc_ln708_8 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_7, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="trunc_ln708_8"/></StgValue>
</operation>

<operation id="1182" st_id="52" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1020" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split98.0:140 %mul_ln1118_8 = mul i36 %sext_ln1118_11, i36 %sext_ln1118_2

]]></Node>
<StgValue><ssdm name="mul_ln1118_8"/></StgValue>
</operation>

<operation id="1183" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1022" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.split98.0:142 %shl_ln728_8 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %layer_2_out_V_load_13, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_8"/></StgValue>
</operation>

<operation id="1184" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1023" bw="37" op_0_bw="36">
<![CDATA[
.split98.0:143 %sext_ln703_8 = sext i36 %mul_ln1118_8

]]></Node>
<StgValue><ssdm name="sext_ln703_8"/></StgValue>
</operation>

<operation id="1185" st_id="52" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1024" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split98.0:144 %add_ln1192_8 = add i37 %shl_ln728_8, i37 %sext_ln703_8

]]></Node>
<StgValue><ssdm name="add_ln1192_8"/></StgValue>
</operation>

<operation id="1186" st_id="52" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1029" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split98.0:149 %mul_ln1118_9 = mul i36 %sext_ln1118_12, i36 %sext_ln1118_2

]]></Node>
<StgValue><ssdm name="mul_ln1118_9"/></StgValue>
</operation>

<operation id="1187" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1031" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.split98.0:151 %shl_ln728_9 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %layer_2_out_V_load_14, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_9"/></StgValue>
</operation>

<operation id="1188" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1032" bw="37" op_0_bw="36">
<![CDATA[
.split98.0:152 %sext_ln703_9 = sext i36 %mul_ln1118_9

]]></Node>
<StgValue><ssdm name="sext_ln703_9"/></StgValue>
</operation>

<operation id="1189" st_id="52" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1033" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split98.0:153 %add_ln1192_9 = add i37 %shl_ln728_9, i37 %sext_ln703_9

]]></Node>
<StgValue><ssdm name="add_ln1192_9"/></StgValue>
</operation>

<operation id="1190" st_id="52" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1038" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split98.0:158 %mul_ln1118_10 = mul i36 %sext_ln1118_13, i36 %sext_ln1118_2

]]></Node>
<StgValue><ssdm name="mul_ln1118_10"/></StgValue>
</operation>

<operation id="1191" st_id="52" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1047" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.split98.0:167 %mul_ln1118_11 = mul i35 %sext_ln1118_14, i35 %sext_ln1118_1

]]></Node>
<StgValue><ssdm name="mul_ln1118_11"/></StgValue>
</operation>

<operation id="1192" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1055" bw="36" op_0_bw="15">
<![CDATA[
.split98.0:175 %sext_ln1118_15 = sext i15 %layer_2_weights_V_0_12_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_15"/></StgValue>
</operation>

<operation id="1193" st_id="52" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1056" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split98.0:176 %mul_ln1118_12 = mul i36 %sext_ln1118_15, i36 %sext_ln1118_2

]]></Node>
<StgValue><ssdm name="mul_ln1118_12"/></StgValue>
</operation>

<operation id="1194" st_id="52" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1057" bw="21" op_0_bw="17">
<![CDATA[
.split98.0:177 %layer_2_out_V_load_17 = load i17 %layer_2_out_V_addr_18

]]></Node>
<StgValue><ssdm name="layer_2_out_V_load_17"/></StgValue>
</operation>

<operation id="1195" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1064" bw="36" op_0_bw="15">
<![CDATA[
.split98.0:184 %sext_ln1118_16 = sext i15 %layer_2_weights_V_0_13_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_16"/></StgValue>
</operation>

<operation id="1196" st_id="52" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1065" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split98.0:185 %mul_ln1118_13 = mul i36 %sext_ln1118_16, i36 %sext_ln1118_2

]]></Node>
<StgValue><ssdm name="mul_ln1118_13"/></StgValue>
</operation>

<operation id="1197" st_id="52" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1066" bw="21" op_0_bw="17">
<![CDATA[
.split98.0:186 %layer_2_out_V_load_18 = load i17 %layer_2_out_V_addr_19

]]></Node>
<StgValue><ssdm name="layer_2_out_V_load_18"/></StgValue>
</operation>

<operation id="1198" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1075" bw="21" op_0_bw="17">
<![CDATA[
.split98.0:195 %layer_2_out_V_load_19 = load i17 %layer_2_out_V_addr_20

]]></Node>
<StgValue><ssdm name="layer_2_out_V_load_19"/></StgValue>
</operation>

<operation id="1199" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1084" bw="21" op_0_bw="17">
<![CDATA[
.split98.0:204 %layer_2_out_V_load_20 = load i17 %layer_2_out_V_addr_21

]]></Node>
<StgValue><ssdm name="layer_2_out_V_load_20"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="1200" st_id="53" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1024" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split98.0:144 %add_ln1192_8 = add i37 %shl_ln728_8, i37 %sext_ln703_8

]]></Node>
<StgValue><ssdm name="add_ln1192_8"/></StgValue>
</operation>

<operation id="1201" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1025" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split98.0:145 %trunc_ln708_9 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_8, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="trunc_ln708_9"/></StgValue>
</operation>

<operation id="1202" st_id="53" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1033" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split98.0:153 %add_ln1192_9 = add i37 %shl_ln728_9, i37 %sext_ln703_9

]]></Node>
<StgValue><ssdm name="add_ln1192_9"/></StgValue>
</operation>

<operation id="1203" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1034" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split98.0:154 %trunc_ln708_s = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_9, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="trunc_ln708_s"/></StgValue>
</operation>

<operation id="1204" st_id="53" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1038" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split98.0:158 %mul_ln1118_10 = mul i36 %sext_ln1118_13, i36 %sext_ln1118_2

]]></Node>
<StgValue><ssdm name="mul_ln1118_10"/></StgValue>
</operation>

<operation id="1205" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1040" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.split98.0:160 %shl_ln728_s = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %layer_2_out_V_load_15, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_s"/></StgValue>
</operation>

<operation id="1206" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1041" bw="37" op_0_bw="36">
<![CDATA[
.split98.0:161 %sext_ln703_10 = sext i36 %mul_ln1118_10

]]></Node>
<StgValue><ssdm name="sext_ln703_10"/></StgValue>
</operation>

<operation id="1207" st_id="53" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1042" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split98.0:162 %add_ln1192_10 = add i37 %shl_ln728_s, i37 %sext_ln703_10

]]></Node>
<StgValue><ssdm name="add_ln1192_10"/></StgValue>
</operation>

<operation id="1208" st_id="53" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1047" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.split98.0:167 %mul_ln1118_11 = mul i35 %sext_ln1118_14, i35 %sext_ln1118_1

]]></Node>
<StgValue><ssdm name="mul_ln1118_11"/></StgValue>
</operation>

<operation id="1209" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1049" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.split98.0:169 %shl_ln728_10 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %layer_2_out_V_load_16, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_10"/></StgValue>
</operation>

<operation id="1210" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1050" bw="37" op_0_bw="35">
<![CDATA[
.split98.0:170 %sext_ln703_11 = sext i35 %mul_ln1118_11

]]></Node>
<StgValue><ssdm name="sext_ln703_11"/></StgValue>
</operation>

<operation id="1211" st_id="53" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1051" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split98.0:171 %add_ln1192_11 = add i37 %shl_ln728_10, i37 %sext_ln703_11

]]></Node>
<StgValue><ssdm name="add_ln1192_11"/></StgValue>
</operation>

<operation id="1212" st_id="53" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1056" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split98.0:176 %mul_ln1118_12 = mul i36 %sext_ln1118_15, i36 %sext_ln1118_2

]]></Node>
<StgValue><ssdm name="mul_ln1118_12"/></StgValue>
</operation>

<operation id="1213" st_id="53" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1065" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split98.0:185 %mul_ln1118_13 = mul i36 %sext_ln1118_16, i36 %sext_ln1118_2

]]></Node>
<StgValue><ssdm name="mul_ln1118_13"/></StgValue>
</operation>

<operation id="1214" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1073" bw="36" op_0_bw="15">
<![CDATA[
.split98.0:193 %sext_ln1118_17 = sext i15 %layer_2_weights_V_0_14_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_17"/></StgValue>
</operation>

<operation id="1215" st_id="53" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1074" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split98.0:194 %mul_ln1118_14 = mul i36 %sext_ln1118_17, i36 %sext_ln1118_2

]]></Node>
<StgValue><ssdm name="mul_ln1118_14"/></StgValue>
</operation>

<operation id="1216" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1075" bw="21" op_0_bw="17">
<![CDATA[
.split98.0:195 %layer_2_out_V_load_19 = load i17 %layer_2_out_V_addr_20

]]></Node>
<StgValue><ssdm name="layer_2_out_V_load_19"/></StgValue>
</operation>

<operation id="1217" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1082" bw="36" op_0_bw="15">
<![CDATA[
.split98.0:202 %sext_ln1118_18 = sext i15 %layer_2_weights_V_0_15_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_18"/></StgValue>
</operation>

<operation id="1218" st_id="53" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1083" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split98.0:203 %mul_ln1118_15 = mul i36 %sext_ln1118_18, i36 %sext_ln1118_2

]]></Node>
<StgValue><ssdm name="mul_ln1118_15"/></StgValue>
</operation>

<operation id="1219" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1084" bw="21" op_0_bw="17">
<![CDATA[
.split98.0:204 %layer_2_out_V_load_20 = load i17 %layer_2_out_V_addr_21

]]></Node>
<StgValue><ssdm name="layer_2_out_V_load_20"/></StgValue>
</operation>

<operation id="1220" st_id="53" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1093" bw="21" op_0_bw="17">
<![CDATA[
.split98.0:213 %layer_2_out_V_load_21 = load i17 %layer_2_out_V_addr_22

]]></Node>
<StgValue><ssdm name="layer_2_out_V_load_21"/></StgValue>
</operation>

<operation id="1221" st_id="53" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1102" bw="21" op_0_bw="17">
<![CDATA[
.split98.0:222 %layer_2_out_V_load_22 = load i17 %layer_2_out_V_addr_23

]]></Node>
<StgValue><ssdm name="layer_2_out_V_load_22"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="1222" st_id="54" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1042" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split98.0:162 %add_ln1192_10 = add i37 %shl_ln728_s, i37 %sext_ln703_10

]]></Node>
<StgValue><ssdm name="add_ln1192_10"/></StgValue>
</operation>

<operation id="1223" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1043" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split98.0:163 %trunc_ln708_10 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_10, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="trunc_ln708_10"/></StgValue>
</operation>

<operation id="1224" st_id="54" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1051" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split98.0:171 %add_ln1192_11 = add i37 %shl_ln728_10, i37 %sext_ln703_11

]]></Node>
<StgValue><ssdm name="add_ln1192_11"/></StgValue>
</operation>

<operation id="1225" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1052" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split98.0:172 %trunc_ln708_11 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_11, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="trunc_ln708_11"/></StgValue>
</operation>

<operation id="1226" st_id="54" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1056" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split98.0:176 %mul_ln1118_12 = mul i36 %sext_ln1118_15, i36 %sext_ln1118_2

]]></Node>
<StgValue><ssdm name="mul_ln1118_12"/></StgValue>
</operation>

<operation id="1227" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1058" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.split98.0:178 %shl_ln728_11 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %layer_2_out_V_load_17, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_11"/></StgValue>
</operation>

<operation id="1228" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1059" bw="37" op_0_bw="36">
<![CDATA[
.split98.0:179 %sext_ln703_12 = sext i36 %mul_ln1118_12

]]></Node>
<StgValue><ssdm name="sext_ln703_12"/></StgValue>
</operation>

<operation id="1229" st_id="54" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1060" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split98.0:180 %add_ln1192_12 = add i37 %shl_ln728_11, i37 %sext_ln703_12

]]></Node>
<StgValue><ssdm name="add_ln1192_12"/></StgValue>
</operation>

<operation id="1230" st_id="54" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1065" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split98.0:185 %mul_ln1118_13 = mul i36 %sext_ln1118_16, i36 %sext_ln1118_2

]]></Node>
<StgValue><ssdm name="mul_ln1118_13"/></StgValue>
</operation>

<operation id="1231" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1067" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.split98.0:187 %shl_ln728_12 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %layer_2_out_V_load_18, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_12"/></StgValue>
</operation>

<operation id="1232" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1068" bw="37" op_0_bw="36">
<![CDATA[
.split98.0:188 %sext_ln703_13 = sext i36 %mul_ln1118_13

]]></Node>
<StgValue><ssdm name="sext_ln703_13"/></StgValue>
</operation>

<operation id="1233" st_id="54" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1069" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split98.0:189 %add_ln1192_13 = add i37 %shl_ln728_12, i37 %sext_ln703_13

]]></Node>
<StgValue><ssdm name="add_ln1192_13"/></StgValue>
</operation>

<operation id="1234" st_id="54" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1074" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split98.0:194 %mul_ln1118_14 = mul i36 %sext_ln1118_17, i36 %sext_ln1118_2

]]></Node>
<StgValue><ssdm name="mul_ln1118_14"/></StgValue>
</operation>

<operation id="1235" st_id="54" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1083" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split98.0:203 %mul_ln1118_15 = mul i36 %sext_ln1118_18, i36 %sext_ln1118_2

]]></Node>
<StgValue><ssdm name="mul_ln1118_15"/></StgValue>
</operation>

<operation id="1236" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1091" bw="36" op_0_bw="15">
<![CDATA[
.split98.0:211 %sext_ln1118_19 = sext i15 %layer_2_weights_V_0_16_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_19"/></StgValue>
</operation>

<operation id="1237" st_id="54" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1092" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split98.0:212 %mul_ln1118_16 = mul i36 %sext_ln1118_19, i36 %sext_ln1118_2

]]></Node>
<StgValue><ssdm name="mul_ln1118_16"/></StgValue>
</operation>

<operation id="1238" st_id="54" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1093" bw="21" op_0_bw="17">
<![CDATA[
.split98.0:213 %layer_2_out_V_load_21 = load i17 %layer_2_out_V_addr_22

]]></Node>
<StgValue><ssdm name="layer_2_out_V_load_21"/></StgValue>
</operation>

<operation id="1239" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1100" bw="35" op_0_bw="14">
<![CDATA[
.split98.0:220 %zext_ln1118 = zext i14 %layer_2_weights_V_0_17_load

]]></Node>
<StgValue><ssdm name="zext_ln1118"/></StgValue>
</operation>

<operation id="1240" st_id="54" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1101" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.split98.0:221 %mul_ln1118_17 = mul i35 %zext_ln1118, i35 %sext_ln1118_1

]]></Node>
<StgValue><ssdm name="mul_ln1118_17"/></StgValue>
</operation>

<operation id="1241" st_id="54" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1102" bw="21" op_0_bw="17">
<![CDATA[
.split98.0:222 %layer_2_out_V_load_22 = load i17 %layer_2_out_V_addr_23

]]></Node>
<StgValue><ssdm name="layer_2_out_V_load_22"/></StgValue>
</operation>

<operation id="1242" st_id="54" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1111" bw="21" op_0_bw="17">
<![CDATA[
.split98.0:231 %layer_2_out_V_load_23 = load i17 %layer_2_out_V_addr_24

]]></Node>
<StgValue><ssdm name="layer_2_out_V_load_23"/></StgValue>
</operation>

<operation id="1243" st_id="54" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1120" bw="21" op_0_bw="17">
<![CDATA[
.split98.0:240 %layer_2_out_V_load_24 = load i17 %layer_2_out_V_addr_25

]]></Node>
<StgValue><ssdm name="layer_2_out_V_load_24"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="1244" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="943" bw="37" op_0_bw="21">
<![CDATA[
.split98.0:63 %sext_ln1118 = sext i21 %cnn_input_V_0_load

]]></Node>
<StgValue><ssdm name="sext_ln1118"/></StgValue>
</operation>

<operation id="1245" st_id="55" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1060" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split98.0:180 %add_ln1192_12 = add i37 %shl_ln728_11, i37 %sext_ln703_12

]]></Node>
<StgValue><ssdm name="add_ln1192_12"/></StgValue>
</operation>

<operation id="1246" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1061" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split98.0:181 %trunc_ln708_12 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_12, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="trunc_ln708_12"/></StgValue>
</operation>

<operation id="1247" st_id="55" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1069" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split98.0:189 %add_ln1192_13 = add i37 %shl_ln728_12, i37 %sext_ln703_13

]]></Node>
<StgValue><ssdm name="add_ln1192_13"/></StgValue>
</operation>

<operation id="1248" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1070" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split98.0:190 %trunc_ln708_13 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_13, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="trunc_ln708_13"/></StgValue>
</operation>

<operation id="1249" st_id="55" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1074" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split98.0:194 %mul_ln1118_14 = mul i36 %sext_ln1118_17, i36 %sext_ln1118_2

]]></Node>
<StgValue><ssdm name="mul_ln1118_14"/></StgValue>
</operation>

<operation id="1250" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1076" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.split98.0:196 %shl_ln728_13 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %layer_2_out_V_load_19, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_13"/></StgValue>
</operation>

<operation id="1251" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1077" bw="37" op_0_bw="36">
<![CDATA[
.split98.0:197 %sext_ln703_14 = sext i36 %mul_ln1118_14

]]></Node>
<StgValue><ssdm name="sext_ln703_14"/></StgValue>
</operation>

<operation id="1252" st_id="55" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1078" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split98.0:198 %add_ln1192_14 = add i37 %shl_ln728_13, i37 %sext_ln703_14

]]></Node>
<StgValue><ssdm name="add_ln1192_14"/></StgValue>
</operation>

<operation id="1253" st_id="55" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1083" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split98.0:203 %mul_ln1118_15 = mul i36 %sext_ln1118_18, i36 %sext_ln1118_2

]]></Node>
<StgValue><ssdm name="mul_ln1118_15"/></StgValue>
</operation>

<operation id="1254" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1085" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.split98.0:205 %shl_ln728_14 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %layer_2_out_V_load_20, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_14"/></StgValue>
</operation>

<operation id="1255" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1086" bw="37" op_0_bw="36">
<![CDATA[
.split98.0:206 %sext_ln703_15 = sext i36 %mul_ln1118_15

]]></Node>
<StgValue><ssdm name="sext_ln703_15"/></StgValue>
</operation>

<operation id="1256" st_id="55" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1087" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split98.0:207 %add_ln1192_15 = add i37 %shl_ln728_14, i37 %sext_ln703_15

]]></Node>
<StgValue><ssdm name="add_ln1192_15"/></StgValue>
</operation>

<operation id="1257" st_id="55" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1092" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split98.0:212 %mul_ln1118_16 = mul i36 %sext_ln1118_19, i36 %sext_ln1118_2

]]></Node>
<StgValue><ssdm name="mul_ln1118_16"/></StgValue>
</operation>

<operation id="1258" st_id="55" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1101" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.split98.0:221 %mul_ln1118_17 = mul i35 %zext_ln1118, i35 %sext_ln1118_1

]]></Node>
<StgValue><ssdm name="mul_ln1118_17"/></StgValue>
</operation>

<operation id="1259" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1109" bw="36" op_0_bw="15">
<![CDATA[
.split98.0:229 %sext_ln1118_20 = sext i15 %layer_2_weights_V_0_18_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_20"/></StgValue>
</operation>

<operation id="1260" st_id="55" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1110" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split98.0:230 %mul_ln1118_18 = mul i36 %sext_ln1118_20, i36 %sext_ln1118_2

]]></Node>
<StgValue><ssdm name="mul_ln1118_18"/></StgValue>
</operation>

<operation id="1261" st_id="55" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1111" bw="21" op_0_bw="17">
<![CDATA[
.split98.0:231 %layer_2_out_V_load_23 = load i17 %layer_2_out_V_addr_24

]]></Node>
<StgValue><ssdm name="layer_2_out_V_load_23"/></StgValue>
</operation>

<operation id="1262" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1118" bw="37" op_0_bw="16">
<![CDATA[
.split98.0:238 %sext_ln1118_21 = sext i16 %layer_2_weights_V_0_19_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_21"/></StgValue>
</operation>

<operation id="1263" st_id="55" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1119" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split98.0:239 %mul_ln703 = mul i37 %sext_ln1118_21, i37 %sext_ln1118

]]></Node>
<StgValue><ssdm name="mul_ln703"/></StgValue>
</operation>

<operation id="1264" st_id="55" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1120" bw="21" op_0_bw="17">
<![CDATA[
.split98.0:240 %layer_2_out_V_load_24 = load i17 %layer_2_out_V_addr_25

]]></Node>
<StgValue><ssdm name="layer_2_out_V_load_24"/></StgValue>
</operation>

<operation id="1265" st_id="55" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1128" bw="21" op_0_bw="17">
<![CDATA[
.split98.0:248 %layer_2_out_V_load_25 = load i17 %layer_2_out_V_addr_26

]]></Node>
<StgValue><ssdm name="layer_2_out_V_load_25"/></StgValue>
</operation>

<operation id="1266" st_id="55" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1137" bw="21" op_0_bw="17">
<![CDATA[
.split98.0:257 %layer_2_out_V_load_26 = load i17 %layer_2_out_V_addr_27

]]></Node>
<StgValue><ssdm name="layer_2_out_V_load_26"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="1267" st_id="56" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1078" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split98.0:198 %add_ln1192_14 = add i37 %shl_ln728_13, i37 %sext_ln703_14

]]></Node>
<StgValue><ssdm name="add_ln1192_14"/></StgValue>
</operation>

<operation id="1268" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1079" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split98.0:199 %trunc_ln708_14 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_14, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="trunc_ln708_14"/></StgValue>
</operation>

<operation id="1269" st_id="56" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1087" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split98.0:207 %add_ln1192_15 = add i37 %shl_ln728_14, i37 %sext_ln703_15

]]></Node>
<StgValue><ssdm name="add_ln1192_15"/></StgValue>
</operation>

<operation id="1270" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1088" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split98.0:208 %trunc_ln708_15 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_15, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="trunc_ln708_15"/></StgValue>
</operation>

<operation id="1271" st_id="56" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1092" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split98.0:212 %mul_ln1118_16 = mul i36 %sext_ln1118_19, i36 %sext_ln1118_2

]]></Node>
<StgValue><ssdm name="mul_ln1118_16"/></StgValue>
</operation>

<operation id="1272" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1094" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.split98.0:214 %shl_ln728_15 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %layer_2_out_V_load_21, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_15"/></StgValue>
</operation>

<operation id="1273" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1095" bw="37" op_0_bw="36">
<![CDATA[
.split98.0:215 %sext_ln703_16 = sext i36 %mul_ln1118_16

]]></Node>
<StgValue><ssdm name="sext_ln703_16"/></StgValue>
</operation>

<operation id="1274" st_id="56" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1096" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split98.0:216 %add_ln1192_16 = add i37 %shl_ln728_15, i37 %sext_ln703_16

]]></Node>
<StgValue><ssdm name="add_ln1192_16"/></StgValue>
</operation>

<operation id="1275" st_id="56" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1101" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.split98.0:221 %mul_ln1118_17 = mul i35 %zext_ln1118, i35 %sext_ln1118_1

]]></Node>
<StgValue><ssdm name="mul_ln1118_17"/></StgValue>
</operation>

<operation id="1276" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1103" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.split98.0:223 %shl_ln728_16 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %layer_2_out_V_load_22, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_16"/></StgValue>
</operation>

<operation id="1277" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1104" bw="37" op_0_bw="35">
<![CDATA[
.split98.0:224 %sext_ln703_17 = sext i35 %mul_ln1118_17

]]></Node>
<StgValue><ssdm name="sext_ln703_17"/></StgValue>
</operation>

<operation id="1278" st_id="56" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1105" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split98.0:225 %add_ln1192_17 = add i37 %shl_ln728_16, i37 %sext_ln703_17

]]></Node>
<StgValue><ssdm name="add_ln1192_17"/></StgValue>
</operation>

<operation id="1279" st_id="56" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1110" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split98.0:230 %mul_ln1118_18 = mul i36 %sext_ln1118_20, i36 %sext_ln1118_2

]]></Node>
<StgValue><ssdm name="mul_ln1118_18"/></StgValue>
</operation>

<operation id="1280" st_id="56" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1119" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split98.0:239 %mul_ln703 = mul i37 %sext_ln1118_21, i37 %sext_ln1118

]]></Node>
<StgValue><ssdm name="mul_ln703"/></StgValue>
</operation>

<operation id="1281" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1126" bw="35" op_0_bw="14">
<![CDATA[
.split98.0:246 %zext_ln1118_1 = zext i14 %layer_2_weights_V_0_20_load

]]></Node>
<StgValue><ssdm name="zext_ln1118_1"/></StgValue>
</operation>

<operation id="1282" st_id="56" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1127" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.split98.0:247 %mul_ln1118_19 = mul i35 %zext_ln1118_1, i35 %sext_ln1118_1

]]></Node>
<StgValue><ssdm name="mul_ln1118_19"/></StgValue>
</operation>

<operation id="1283" st_id="56" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1128" bw="21" op_0_bw="17">
<![CDATA[
.split98.0:248 %layer_2_out_V_load_25 = load i17 %layer_2_out_V_addr_26

]]></Node>
<StgValue><ssdm name="layer_2_out_V_load_25"/></StgValue>
</operation>

<operation id="1284" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1135" bw="36" op_0_bw="15">
<![CDATA[
.split98.0:255 %sext_ln1118_22 = sext i15 %layer_2_weights_V_0_21_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_22"/></StgValue>
</operation>

<operation id="1285" st_id="56" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1136" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split98.0:256 %mul_ln1118_20 = mul i36 %sext_ln1118_22, i36 %sext_ln1118_2

]]></Node>
<StgValue><ssdm name="mul_ln1118_20"/></StgValue>
</operation>

<operation id="1286" st_id="56" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1137" bw="21" op_0_bw="17">
<![CDATA[
.split98.0:257 %layer_2_out_V_load_26 = load i17 %layer_2_out_V_addr_27

]]></Node>
<StgValue><ssdm name="layer_2_out_V_load_26"/></StgValue>
</operation>

<operation id="1287" st_id="56" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1146" bw="21" op_0_bw="17">
<![CDATA[
.split98.0:266 %layer_2_out_V_load_27 = load i17 %layer_2_out_V_addr_28

]]></Node>
<StgValue><ssdm name="layer_2_out_V_load_27"/></StgValue>
</operation>

<operation id="1288" st_id="56" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1155" bw="21" op_0_bw="17">
<![CDATA[
.split98.0:275 %layer_2_out_V_load_28 = load i17 %layer_2_out_V_addr_29

]]></Node>
<StgValue><ssdm name="layer_2_out_V_load_28"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="1289" st_id="57" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1096" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split98.0:216 %add_ln1192_16 = add i37 %shl_ln728_15, i37 %sext_ln703_16

]]></Node>
<StgValue><ssdm name="add_ln1192_16"/></StgValue>
</operation>

<operation id="1290" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1097" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split98.0:217 %trunc_ln708_16 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_16, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="trunc_ln708_16"/></StgValue>
</operation>

<operation id="1291" st_id="57" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1105" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split98.0:225 %add_ln1192_17 = add i37 %shl_ln728_16, i37 %sext_ln703_17

]]></Node>
<StgValue><ssdm name="add_ln1192_17"/></StgValue>
</operation>

<operation id="1292" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1106" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split98.0:226 %trunc_ln708_17 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_17, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="trunc_ln708_17"/></StgValue>
</operation>

<operation id="1293" st_id="57" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1110" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split98.0:230 %mul_ln1118_18 = mul i36 %sext_ln1118_20, i36 %sext_ln1118_2

]]></Node>
<StgValue><ssdm name="mul_ln1118_18"/></StgValue>
</operation>

<operation id="1294" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1112" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.split98.0:232 %shl_ln728_17 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %layer_2_out_V_load_23, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_17"/></StgValue>
</operation>

<operation id="1295" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1113" bw="37" op_0_bw="36">
<![CDATA[
.split98.0:233 %sext_ln703_18 = sext i36 %mul_ln1118_18

]]></Node>
<StgValue><ssdm name="sext_ln703_18"/></StgValue>
</operation>

<operation id="1296" st_id="57" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1114" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split98.0:234 %add_ln1192_18 = add i37 %shl_ln728_17, i37 %sext_ln703_18

]]></Node>
<StgValue><ssdm name="add_ln1192_18"/></StgValue>
</operation>

<operation id="1297" st_id="57" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1119" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split98.0:239 %mul_ln703 = mul i37 %sext_ln1118_21, i37 %sext_ln1118

]]></Node>
<StgValue><ssdm name="mul_ln703"/></StgValue>
</operation>

<operation id="1298" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1121" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.split98.0:241 %shl_ln728_18 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %layer_2_out_V_load_24, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_18"/></StgValue>
</operation>

<operation id="1299" st_id="57" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1122" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split98.0:242 %add_ln1192_19 = add i37 %shl_ln728_18, i37 %mul_ln703

]]></Node>
<StgValue><ssdm name="add_ln1192_19"/></StgValue>
</operation>

<operation id="1300" st_id="57" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1127" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.split98.0:247 %mul_ln1118_19 = mul i35 %zext_ln1118_1, i35 %sext_ln1118_1

]]></Node>
<StgValue><ssdm name="mul_ln1118_19"/></StgValue>
</operation>

<operation id="1301" st_id="57" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1136" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split98.0:256 %mul_ln1118_20 = mul i36 %sext_ln1118_22, i36 %sext_ln1118_2

]]></Node>
<StgValue><ssdm name="mul_ln1118_20"/></StgValue>
</operation>

<operation id="1302" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1144" bw="36" op_0_bw="15">
<![CDATA[
.split98.0:264 %sext_ln1118_23 = sext i15 %layer_2_weights_V_0_22_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_23"/></StgValue>
</operation>

<operation id="1303" st_id="57" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1145" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split98.0:265 %mul_ln1118_21 = mul i36 %sext_ln1118_23, i36 %sext_ln1118_2

]]></Node>
<StgValue><ssdm name="mul_ln1118_21"/></StgValue>
</operation>

<operation id="1304" st_id="57" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1146" bw="21" op_0_bw="17">
<![CDATA[
.split98.0:266 %layer_2_out_V_load_27 = load i17 %layer_2_out_V_addr_28

]]></Node>
<StgValue><ssdm name="layer_2_out_V_load_27"/></StgValue>
</operation>

<operation id="1305" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1153" bw="36" op_0_bw="15">
<![CDATA[
.split98.0:273 %sext_ln1118_24 = sext i15 %layer_2_weights_V_0_23_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_24"/></StgValue>
</operation>

<operation id="1306" st_id="57" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1154" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split98.0:274 %mul_ln1118_22 = mul i36 %sext_ln1118_24, i36 %sext_ln1118_2

]]></Node>
<StgValue><ssdm name="mul_ln1118_22"/></StgValue>
</operation>

<operation id="1307" st_id="57" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1155" bw="21" op_0_bw="17">
<![CDATA[
.split98.0:275 %layer_2_out_V_load_28 = load i17 %layer_2_out_V_addr_29

]]></Node>
<StgValue><ssdm name="layer_2_out_V_load_28"/></StgValue>
</operation>

<operation id="1308" st_id="57" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1164" bw="21" op_0_bw="17">
<![CDATA[
.split98.0:284 %layer_2_out_V_load_29 = load i17 %layer_2_out_V_addr_30

]]></Node>
<StgValue><ssdm name="layer_2_out_V_load_29"/></StgValue>
</operation>

<operation id="1309" st_id="57" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1173" bw="21" op_0_bw="17">
<![CDATA[
.split98.0:293 %layer_2_out_V_load_30 = load i17 %layer_2_out_V_addr_31

]]></Node>
<StgValue><ssdm name="layer_2_out_V_load_30"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="1310" st_id="58" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1114" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split98.0:234 %add_ln1192_18 = add i37 %shl_ln728_17, i37 %sext_ln703_18

]]></Node>
<StgValue><ssdm name="add_ln1192_18"/></StgValue>
</operation>

<operation id="1311" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1115" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split98.0:235 %trunc_ln708_18 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_18, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="trunc_ln708_18"/></StgValue>
</operation>

<operation id="1312" st_id="58" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1122" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split98.0:242 %add_ln1192_19 = add i37 %shl_ln728_18, i37 %mul_ln703

]]></Node>
<StgValue><ssdm name="add_ln1192_19"/></StgValue>
</operation>

<operation id="1313" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1123" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split98.0:243 %trunc_ln708_19 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_19, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="trunc_ln708_19"/></StgValue>
</operation>

<operation id="1314" st_id="58" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1127" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.split98.0:247 %mul_ln1118_19 = mul i35 %zext_ln1118_1, i35 %sext_ln1118_1

]]></Node>
<StgValue><ssdm name="mul_ln1118_19"/></StgValue>
</operation>

<operation id="1315" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1129" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.split98.0:249 %shl_ln728_19 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %layer_2_out_V_load_25, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_19"/></StgValue>
</operation>

<operation id="1316" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1130" bw="37" op_0_bw="35">
<![CDATA[
.split98.0:250 %sext_ln703_19 = sext i35 %mul_ln1118_19

]]></Node>
<StgValue><ssdm name="sext_ln703_19"/></StgValue>
</operation>

<operation id="1317" st_id="58" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1131" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split98.0:251 %add_ln1192_20 = add i37 %shl_ln728_19, i37 %sext_ln703_19

]]></Node>
<StgValue><ssdm name="add_ln1192_20"/></StgValue>
</operation>

<operation id="1318" st_id="58" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1136" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split98.0:256 %mul_ln1118_20 = mul i36 %sext_ln1118_22, i36 %sext_ln1118_2

]]></Node>
<StgValue><ssdm name="mul_ln1118_20"/></StgValue>
</operation>

<operation id="1319" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1138" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.split98.0:258 %shl_ln728_20 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %layer_2_out_V_load_26, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_20"/></StgValue>
</operation>

<operation id="1320" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1139" bw="37" op_0_bw="36">
<![CDATA[
.split98.0:259 %sext_ln703_20 = sext i36 %mul_ln1118_20

]]></Node>
<StgValue><ssdm name="sext_ln703_20"/></StgValue>
</operation>

<operation id="1321" st_id="58" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1140" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split98.0:260 %add_ln1192_21 = add i37 %shl_ln728_20, i37 %sext_ln703_20

]]></Node>
<StgValue><ssdm name="add_ln1192_21"/></StgValue>
</operation>

<operation id="1322" st_id="58" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1145" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split98.0:265 %mul_ln1118_21 = mul i36 %sext_ln1118_23, i36 %sext_ln1118_2

]]></Node>
<StgValue><ssdm name="mul_ln1118_21"/></StgValue>
</operation>

<operation id="1323" st_id="58" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1154" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split98.0:274 %mul_ln1118_22 = mul i36 %sext_ln1118_24, i36 %sext_ln1118_2

]]></Node>
<StgValue><ssdm name="mul_ln1118_22"/></StgValue>
</operation>

<operation id="1324" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1162" bw="36" op_0_bw="15">
<![CDATA[
.split98.0:282 %sext_ln1118_25 = sext i15 %layer_2_weights_V_0_24_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_25"/></StgValue>
</operation>

<operation id="1325" st_id="58" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1163" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split98.0:283 %mul_ln1118_23 = mul i36 %sext_ln1118_25, i36 %sext_ln1118_2

]]></Node>
<StgValue><ssdm name="mul_ln1118_23"/></StgValue>
</operation>

<operation id="1326" st_id="58" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1164" bw="21" op_0_bw="17">
<![CDATA[
.split98.0:284 %layer_2_out_V_load_29 = load i17 %layer_2_out_V_addr_30

]]></Node>
<StgValue><ssdm name="layer_2_out_V_load_29"/></StgValue>
</operation>

<operation id="1327" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1171" bw="37" op_0_bw="16">
<![CDATA[
.split98.0:291 %sext_ln1118_26 = sext i16 %layer_2_weights_V_0_25_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_26"/></StgValue>
</operation>

<operation id="1328" st_id="58" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1172" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split98.0:292 %mul_ln703_1 = mul i37 %sext_ln1118_26, i37 %sext_ln1118

]]></Node>
<StgValue><ssdm name="mul_ln703_1"/></StgValue>
</operation>

<operation id="1329" st_id="58" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1173" bw="21" op_0_bw="17">
<![CDATA[
.split98.0:293 %layer_2_out_V_load_30 = load i17 %layer_2_out_V_addr_31

]]></Node>
<StgValue><ssdm name="layer_2_out_V_load_30"/></StgValue>
</operation>

<operation id="1330" st_id="58" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1181" bw="21" op_0_bw="17">
<![CDATA[
.split98.0:301 %layer_2_out_V_load_31 = load i17 %layer_2_out_V_addr_32

]]></Node>
<StgValue><ssdm name="layer_2_out_V_load_31"/></StgValue>
</operation>

<operation id="1331" st_id="58" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1190" bw="21" op_0_bw="17">
<![CDATA[
.split98.0:310 %layer_2_out_V_load_32 = load i17 %layer_2_out_V_addr_33

]]></Node>
<StgValue><ssdm name="layer_2_out_V_load_32"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="1332" st_id="59" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1131" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split98.0:251 %add_ln1192_20 = add i37 %shl_ln728_19, i37 %sext_ln703_19

]]></Node>
<StgValue><ssdm name="add_ln1192_20"/></StgValue>
</operation>

<operation id="1333" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1132" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split98.0:252 %trunc_ln708_20 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_20, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="trunc_ln708_20"/></StgValue>
</operation>

<operation id="1334" st_id="59" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1140" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split98.0:260 %add_ln1192_21 = add i37 %shl_ln728_20, i37 %sext_ln703_20

]]></Node>
<StgValue><ssdm name="add_ln1192_21"/></StgValue>
</operation>

<operation id="1335" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1141" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split98.0:261 %trunc_ln708_21 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_21, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="trunc_ln708_21"/></StgValue>
</operation>

<operation id="1336" st_id="59" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1145" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split98.0:265 %mul_ln1118_21 = mul i36 %sext_ln1118_23, i36 %sext_ln1118_2

]]></Node>
<StgValue><ssdm name="mul_ln1118_21"/></StgValue>
</operation>

<operation id="1337" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1147" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.split98.0:267 %shl_ln728_21 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %layer_2_out_V_load_27, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_21"/></StgValue>
</operation>

<operation id="1338" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1148" bw="37" op_0_bw="36">
<![CDATA[
.split98.0:268 %sext_ln703_21 = sext i36 %mul_ln1118_21

]]></Node>
<StgValue><ssdm name="sext_ln703_21"/></StgValue>
</operation>

<operation id="1339" st_id="59" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1149" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split98.0:269 %add_ln1192_22 = add i37 %shl_ln728_21, i37 %sext_ln703_21

]]></Node>
<StgValue><ssdm name="add_ln1192_22"/></StgValue>
</operation>

<operation id="1340" st_id="59" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1154" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split98.0:274 %mul_ln1118_22 = mul i36 %sext_ln1118_24, i36 %sext_ln1118_2

]]></Node>
<StgValue><ssdm name="mul_ln1118_22"/></StgValue>
</operation>

<operation id="1341" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1156" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.split98.0:276 %shl_ln728_22 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %layer_2_out_V_load_28, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_22"/></StgValue>
</operation>

<operation id="1342" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1157" bw="37" op_0_bw="36">
<![CDATA[
.split98.0:277 %sext_ln703_22 = sext i36 %mul_ln1118_22

]]></Node>
<StgValue><ssdm name="sext_ln703_22"/></StgValue>
</operation>

<operation id="1343" st_id="59" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1158" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split98.0:278 %add_ln1192_23 = add i37 %shl_ln728_22, i37 %sext_ln703_22

]]></Node>
<StgValue><ssdm name="add_ln1192_23"/></StgValue>
</operation>

<operation id="1344" st_id="59" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1163" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split98.0:283 %mul_ln1118_23 = mul i36 %sext_ln1118_25, i36 %sext_ln1118_2

]]></Node>
<StgValue><ssdm name="mul_ln1118_23"/></StgValue>
</operation>

<operation id="1345" st_id="59" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1172" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split98.0:292 %mul_ln703_1 = mul i37 %sext_ln1118_26, i37 %sext_ln1118

]]></Node>
<StgValue><ssdm name="mul_ln703_1"/></StgValue>
</operation>

<operation id="1346" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1179" bw="35" op_0_bw="14">
<![CDATA[
.split98.0:299 %sext_ln1118_27 = sext i14 %layer_2_weights_V_0_26_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_27"/></StgValue>
</operation>

<operation id="1347" st_id="59" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1180" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.split98.0:300 %mul_ln1118_24 = mul i35 %sext_ln1118_27, i35 %sext_ln1118_1

]]></Node>
<StgValue><ssdm name="mul_ln1118_24"/></StgValue>
</operation>

<operation id="1348" st_id="59" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1181" bw="21" op_0_bw="17">
<![CDATA[
.split98.0:301 %layer_2_out_V_load_31 = load i17 %layer_2_out_V_addr_32

]]></Node>
<StgValue><ssdm name="layer_2_out_V_load_31"/></StgValue>
</operation>

<operation id="1349" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1188" bw="35" op_0_bw="14">
<![CDATA[
.split98.0:308 %sext_ln1118_28 = sext i14 %layer_2_weights_V_0_27_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_28"/></StgValue>
</operation>

<operation id="1350" st_id="59" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1189" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.split98.0:309 %mul_ln1118_25 = mul i35 %sext_ln1118_28, i35 %sext_ln1118_1

]]></Node>
<StgValue><ssdm name="mul_ln1118_25"/></StgValue>
</operation>

<operation id="1351" st_id="59" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1190" bw="21" op_0_bw="17">
<![CDATA[
.split98.0:310 %layer_2_out_V_load_32 = load i17 %layer_2_out_V_addr_33

]]></Node>
<StgValue><ssdm name="layer_2_out_V_load_32"/></StgValue>
</operation>

<operation id="1352" st_id="59" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1199" bw="21" op_0_bw="17">
<![CDATA[
.split98.0:319 %layer_2_out_V_load_33 = load i17 %layer_2_out_V_addr_34

]]></Node>
<StgValue><ssdm name="layer_2_out_V_load_33"/></StgValue>
</operation>

<operation id="1353" st_id="59" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1208" bw="21" op_0_bw="17">
<![CDATA[
.split98.0:328 %layer_2_out_V_load_34 = load i17 %layer_2_out_V_addr_35

]]></Node>
<StgValue><ssdm name="layer_2_out_V_load_34"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="1354" st_id="60" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1149" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split98.0:269 %add_ln1192_22 = add i37 %shl_ln728_21, i37 %sext_ln703_21

]]></Node>
<StgValue><ssdm name="add_ln1192_22"/></StgValue>
</operation>

<operation id="1355" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1150" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split98.0:270 %trunc_ln708_22 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_22, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="trunc_ln708_22"/></StgValue>
</operation>

<operation id="1356" st_id="60" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1158" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split98.0:278 %add_ln1192_23 = add i37 %shl_ln728_22, i37 %sext_ln703_22

]]></Node>
<StgValue><ssdm name="add_ln1192_23"/></StgValue>
</operation>

<operation id="1357" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1159" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split98.0:279 %trunc_ln708_23 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_23, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="trunc_ln708_23"/></StgValue>
</operation>

<operation id="1358" st_id="60" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1163" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split98.0:283 %mul_ln1118_23 = mul i36 %sext_ln1118_25, i36 %sext_ln1118_2

]]></Node>
<StgValue><ssdm name="mul_ln1118_23"/></StgValue>
</operation>

<operation id="1359" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1165" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.split98.0:285 %shl_ln728_23 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %layer_2_out_V_load_29, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_23"/></StgValue>
</operation>

<operation id="1360" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1166" bw="37" op_0_bw="36">
<![CDATA[
.split98.0:286 %sext_ln703_23 = sext i36 %mul_ln1118_23

]]></Node>
<StgValue><ssdm name="sext_ln703_23"/></StgValue>
</operation>

<operation id="1361" st_id="60" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1167" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split98.0:287 %add_ln1192_24 = add i37 %shl_ln728_23, i37 %sext_ln703_23

]]></Node>
<StgValue><ssdm name="add_ln1192_24"/></StgValue>
</operation>

<operation id="1362" st_id="60" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1172" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split98.0:292 %mul_ln703_1 = mul i37 %sext_ln1118_26, i37 %sext_ln1118

]]></Node>
<StgValue><ssdm name="mul_ln703_1"/></StgValue>
</operation>

<operation id="1363" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1174" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.split98.0:294 %shl_ln728_24 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %layer_2_out_V_load_30, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_24"/></StgValue>
</operation>

<operation id="1364" st_id="60" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1175" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split98.0:295 %add_ln1192_25 = add i37 %shl_ln728_24, i37 %mul_ln703_1

]]></Node>
<StgValue><ssdm name="add_ln1192_25"/></StgValue>
</operation>

<operation id="1365" st_id="60" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1180" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.split98.0:300 %mul_ln1118_24 = mul i35 %sext_ln1118_27, i35 %sext_ln1118_1

]]></Node>
<StgValue><ssdm name="mul_ln1118_24"/></StgValue>
</operation>

<operation id="1366" st_id="60" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1189" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.split98.0:309 %mul_ln1118_25 = mul i35 %sext_ln1118_28, i35 %sext_ln1118_1

]]></Node>
<StgValue><ssdm name="mul_ln1118_25"/></StgValue>
</operation>

<operation id="1367" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1197" bw="36" op_0_bw="15">
<![CDATA[
.split98.0:317 %sext_ln1118_29 = sext i15 %layer_2_weights_V_0_28_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_29"/></StgValue>
</operation>

<operation id="1368" st_id="60" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1198" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split98.0:318 %mul_ln1118_26 = mul i36 %sext_ln1118_29, i36 %sext_ln1118_2

]]></Node>
<StgValue><ssdm name="mul_ln1118_26"/></StgValue>
</operation>

<operation id="1369" st_id="60" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1199" bw="21" op_0_bw="17">
<![CDATA[
.split98.0:319 %layer_2_out_V_load_33 = load i17 %layer_2_out_V_addr_34

]]></Node>
<StgValue><ssdm name="layer_2_out_V_load_33"/></StgValue>
</operation>

<operation id="1370" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1206" bw="36" op_0_bw="15">
<![CDATA[
.split98.0:326 %sext_ln1118_30 = sext i15 %layer_2_weights_V_0_29_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_30"/></StgValue>
</operation>

<operation id="1371" st_id="60" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1207" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split98.0:327 %mul_ln1118_27 = mul i36 %sext_ln1118_30, i36 %sext_ln1118_2

]]></Node>
<StgValue><ssdm name="mul_ln1118_27"/></StgValue>
</operation>

<operation id="1372" st_id="60" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1208" bw="21" op_0_bw="17">
<![CDATA[
.split98.0:328 %layer_2_out_V_load_34 = load i17 %layer_2_out_V_addr_35

]]></Node>
<StgValue><ssdm name="layer_2_out_V_load_34"/></StgValue>
</operation>

<operation id="1373" st_id="60" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1217" bw="21" op_0_bw="17">
<![CDATA[
.split98.0:337 %layer_2_out_V_load_35 = load i17 %layer_2_out_V_addr_36

]]></Node>
<StgValue><ssdm name="layer_2_out_V_load_35"/></StgValue>
</operation>

<operation id="1374" st_id="60" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1226" bw="21" op_0_bw="17">
<![CDATA[
.split98.0:346 %layer_2_out_V_load_36 = load i17 %layer_2_out_V_addr_37

]]></Node>
<StgValue><ssdm name="layer_2_out_V_load_36"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="1375" st_id="61" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="954" bw="0" op_0_bw="21" op_1_bw="17" op_2_bw="0">
<![CDATA[
.split98.0:74 %store_ln708 = store i21 %trunc_ln6, i17 %layer_2_out_V_addr_6

]]></Node>
<StgValue><ssdm name="store_ln708"/></StgValue>
</operation>

<operation id="1376" st_id="61" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="963" bw="0" op_0_bw="21" op_1_bw="17" op_2_bw="0">
<![CDATA[
.split98.0:83 %store_ln708 = store i21 %trunc_ln708_2, i17 %layer_2_out_V_addr_7

]]></Node>
<StgValue><ssdm name="store_ln708"/></StgValue>
</operation>

<operation id="1377" st_id="61" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1167" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split98.0:287 %add_ln1192_24 = add i37 %shl_ln728_23, i37 %sext_ln703_23

]]></Node>
<StgValue><ssdm name="add_ln1192_24"/></StgValue>
</operation>

<operation id="1378" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1168" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split98.0:288 %trunc_ln708_24 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_24, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="trunc_ln708_24"/></StgValue>
</operation>

<operation id="1379" st_id="61" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1175" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split98.0:295 %add_ln1192_25 = add i37 %shl_ln728_24, i37 %mul_ln703_1

]]></Node>
<StgValue><ssdm name="add_ln1192_25"/></StgValue>
</operation>

<operation id="1380" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1176" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split98.0:296 %trunc_ln708_25 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_25, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="trunc_ln708_25"/></StgValue>
</operation>

<operation id="1381" st_id="61" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1180" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.split98.0:300 %mul_ln1118_24 = mul i35 %sext_ln1118_27, i35 %sext_ln1118_1

]]></Node>
<StgValue><ssdm name="mul_ln1118_24"/></StgValue>
</operation>

<operation id="1382" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1182" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.split98.0:302 %shl_ln728_25 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %layer_2_out_V_load_31, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_25"/></StgValue>
</operation>

<operation id="1383" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1183" bw="37" op_0_bw="35">
<![CDATA[
.split98.0:303 %sext_ln703_24 = sext i35 %mul_ln1118_24

]]></Node>
<StgValue><ssdm name="sext_ln703_24"/></StgValue>
</operation>

<operation id="1384" st_id="61" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1184" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split98.0:304 %add_ln1192_26 = add i37 %shl_ln728_25, i37 %sext_ln703_24

]]></Node>
<StgValue><ssdm name="add_ln1192_26"/></StgValue>
</operation>

<operation id="1385" st_id="61" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1189" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.split98.0:309 %mul_ln1118_25 = mul i35 %sext_ln1118_28, i35 %sext_ln1118_1

]]></Node>
<StgValue><ssdm name="mul_ln1118_25"/></StgValue>
</operation>

<operation id="1386" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1191" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.split98.0:311 %shl_ln728_26 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %layer_2_out_V_load_32, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_26"/></StgValue>
</operation>

<operation id="1387" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1192" bw="37" op_0_bw="35">
<![CDATA[
.split98.0:312 %sext_ln703_25 = sext i35 %mul_ln1118_25

]]></Node>
<StgValue><ssdm name="sext_ln703_25"/></StgValue>
</operation>

<operation id="1388" st_id="61" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1193" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split98.0:313 %add_ln1192_27 = add i37 %shl_ln728_26, i37 %sext_ln703_25

]]></Node>
<StgValue><ssdm name="add_ln1192_27"/></StgValue>
</operation>

<operation id="1389" st_id="61" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1198" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split98.0:318 %mul_ln1118_26 = mul i36 %sext_ln1118_29, i36 %sext_ln1118_2

]]></Node>
<StgValue><ssdm name="mul_ln1118_26"/></StgValue>
</operation>

<operation id="1390" st_id="61" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1207" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split98.0:327 %mul_ln1118_27 = mul i36 %sext_ln1118_30, i36 %sext_ln1118_2

]]></Node>
<StgValue><ssdm name="mul_ln1118_27"/></StgValue>
</operation>

<operation id="1391" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1215" bw="36" op_0_bw="15">
<![CDATA[
.split98.0:335 %sext_ln1118_31 = sext i15 %layer_2_weights_V_0_30_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_31"/></StgValue>
</operation>

<operation id="1392" st_id="61" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1216" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split98.0:336 %mul_ln1118_28 = mul i36 %sext_ln1118_31, i36 %sext_ln1118_2

]]></Node>
<StgValue><ssdm name="mul_ln1118_28"/></StgValue>
</operation>

<operation id="1393" st_id="61" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1217" bw="21" op_0_bw="17">
<![CDATA[
.split98.0:337 %layer_2_out_V_load_35 = load i17 %layer_2_out_V_addr_36

]]></Node>
<StgValue><ssdm name="layer_2_out_V_load_35"/></StgValue>
</operation>

<operation id="1394" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1224" bw="36" op_0_bw="15">
<![CDATA[
.split98.0:344 %sext_ln1118_32 = sext i15 %layer_2_weights_V_0_31_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_32"/></StgValue>
</operation>

<operation id="1395" st_id="61" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1225" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split98.0:345 %mul_ln1118_29 = mul i36 %sext_ln1118_32, i36 %sext_ln1118_2

]]></Node>
<StgValue><ssdm name="mul_ln1118_29"/></StgValue>
</operation>

<operation id="1396" st_id="61" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1226" bw="21" op_0_bw="17">
<![CDATA[
.split98.0:346 %layer_2_out_V_load_36 = load i17 %layer_2_out_V_addr_37

]]></Node>
<StgValue><ssdm name="layer_2_out_V_load_36"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="1397" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="972" bw="0" op_0_bw="21" op_1_bw="17" op_2_bw="0">
<![CDATA[
.split98.0:92 %store_ln708 = store i21 %trunc_ln708_3, i17 %layer_2_out_V_addr_8

]]></Node>
<StgValue><ssdm name="store_ln708"/></StgValue>
</operation>

<operation id="1398" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="981" bw="0" op_0_bw="21" op_1_bw="17" op_2_bw="0">
<![CDATA[
.split98.0:101 %store_ln708 = store i21 %trunc_ln708_4, i17 %layer_2_out_V_addr_9

]]></Node>
<StgValue><ssdm name="store_ln708"/></StgValue>
</operation>

<operation id="1399" st_id="62" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1184" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split98.0:304 %add_ln1192_26 = add i37 %shl_ln728_25, i37 %sext_ln703_24

]]></Node>
<StgValue><ssdm name="add_ln1192_26"/></StgValue>
</operation>

<operation id="1400" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1185" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split98.0:305 %trunc_ln708_26 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_26, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="trunc_ln708_26"/></StgValue>
</operation>

<operation id="1401" st_id="62" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1193" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split98.0:313 %add_ln1192_27 = add i37 %shl_ln728_26, i37 %sext_ln703_25

]]></Node>
<StgValue><ssdm name="add_ln1192_27"/></StgValue>
</operation>

<operation id="1402" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1194" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split98.0:314 %trunc_ln708_27 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_27, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="trunc_ln708_27"/></StgValue>
</operation>

<operation id="1403" st_id="62" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1198" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split98.0:318 %mul_ln1118_26 = mul i36 %sext_ln1118_29, i36 %sext_ln1118_2

]]></Node>
<StgValue><ssdm name="mul_ln1118_26"/></StgValue>
</operation>

<operation id="1404" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1200" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.split98.0:320 %shl_ln728_27 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %layer_2_out_V_load_33, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_27"/></StgValue>
</operation>

<operation id="1405" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1201" bw="37" op_0_bw="36">
<![CDATA[
.split98.0:321 %sext_ln703_26 = sext i36 %mul_ln1118_26

]]></Node>
<StgValue><ssdm name="sext_ln703_26"/></StgValue>
</operation>

<operation id="1406" st_id="62" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1202" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split98.0:322 %add_ln1192_28 = add i37 %shl_ln728_27, i37 %sext_ln703_26

]]></Node>
<StgValue><ssdm name="add_ln1192_28"/></StgValue>
</operation>

<operation id="1407" st_id="62" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1207" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split98.0:327 %mul_ln1118_27 = mul i36 %sext_ln1118_30, i36 %sext_ln1118_2

]]></Node>
<StgValue><ssdm name="mul_ln1118_27"/></StgValue>
</operation>

<operation id="1408" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1209" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.split98.0:329 %shl_ln728_28 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %layer_2_out_V_load_34, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_28"/></StgValue>
</operation>

<operation id="1409" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1210" bw="37" op_0_bw="36">
<![CDATA[
.split98.0:330 %sext_ln703_27 = sext i36 %mul_ln1118_27

]]></Node>
<StgValue><ssdm name="sext_ln703_27"/></StgValue>
</operation>

<operation id="1410" st_id="62" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1211" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split98.0:331 %add_ln1192_29 = add i37 %shl_ln728_28, i37 %sext_ln703_27

]]></Node>
<StgValue><ssdm name="add_ln1192_29"/></StgValue>
</operation>

<operation id="1411" st_id="62" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1216" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split98.0:336 %mul_ln1118_28 = mul i36 %sext_ln1118_31, i36 %sext_ln1118_2

]]></Node>
<StgValue><ssdm name="mul_ln1118_28"/></StgValue>
</operation>

<operation id="1412" st_id="62" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1225" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split98.0:345 %mul_ln1118_29 = mul i36 %sext_ln1118_32, i36 %sext_ln1118_2

]]></Node>
<StgValue><ssdm name="mul_ln1118_29"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="1413" st_id="63" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="990" bw="0" op_0_bw="21" op_1_bw="17" op_2_bw="0">
<![CDATA[
.split98.0:110 %store_ln708 = store i21 %trunc_ln708_5, i17 %layer_2_out_V_addr_10

]]></Node>
<StgValue><ssdm name="store_ln708"/></StgValue>
</operation>

<operation id="1414" st_id="63" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="999" bw="0" op_0_bw="21" op_1_bw="17" op_2_bw="0">
<![CDATA[
.split98.0:119 %store_ln708 = store i21 %trunc_ln708_6, i17 %layer_2_out_V_addr_11

]]></Node>
<StgValue><ssdm name="store_ln708"/></StgValue>
</operation>

<operation id="1415" st_id="63" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1202" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split98.0:322 %add_ln1192_28 = add i37 %shl_ln728_27, i37 %sext_ln703_26

]]></Node>
<StgValue><ssdm name="add_ln1192_28"/></StgValue>
</operation>

<operation id="1416" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1203" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split98.0:323 %trunc_ln708_28 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_28, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="trunc_ln708_28"/></StgValue>
</operation>

<operation id="1417" st_id="63" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1211" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split98.0:331 %add_ln1192_29 = add i37 %shl_ln728_28, i37 %sext_ln703_27

]]></Node>
<StgValue><ssdm name="add_ln1192_29"/></StgValue>
</operation>

<operation id="1418" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1212" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split98.0:332 %trunc_ln708_29 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_29, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="trunc_ln708_29"/></StgValue>
</operation>

<operation id="1419" st_id="63" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1216" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split98.0:336 %mul_ln1118_28 = mul i36 %sext_ln1118_31, i36 %sext_ln1118_2

]]></Node>
<StgValue><ssdm name="mul_ln1118_28"/></StgValue>
</operation>

<operation id="1420" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1218" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.split98.0:338 %shl_ln728_29 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %layer_2_out_V_load_35, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_29"/></StgValue>
</operation>

<operation id="1421" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1219" bw="37" op_0_bw="36">
<![CDATA[
.split98.0:339 %sext_ln703_28 = sext i36 %mul_ln1118_28

]]></Node>
<StgValue><ssdm name="sext_ln703_28"/></StgValue>
</operation>

<operation id="1422" st_id="63" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1220" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split98.0:340 %add_ln1192_30 = add i37 %shl_ln728_29, i37 %sext_ln703_28

]]></Node>
<StgValue><ssdm name="add_ln1192_30"/></StgValue>
</operation>

<operation id="1423" st_id="63" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1225" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split98.0:345 %mul_ln1118_29 = mul i36 %sext_ln1118_32, i36 %sext_ln1118_2

]]></Node>
<StgValue><ssdm name="mul_ln1118_29"/></StgValue>
</operation>

<operation id="1424" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1227" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.split98.0:347 %shl_ln728_30 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %layer_2_out_V_load_36, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_30"/></StgValue>
</operation>

<operation id="1425" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1228" bw="37" op_0_bw="36">
<![CDATA[
.split98.0:348 %sext_ln703_29 = sext i36 %mul_ln1118_29

]]></Node>
<StgValue><ssdm name="sext_ln703_29"/></StgValue>
</operation>

<operation id="1426" st_id="63" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1229" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split98.0:349 %add_ln1192_31 = add i37 %shl_ln728_30, i37 %sext_ln703_29

]]></Node>
<StgValue><ssdm name="add_ln1192_31"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="1427" st_id="64" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1008" bw="0" op_0_bw="21" op_1_bw="17" op_2_bw="0">
<![CDATA[
.split98.0:128 %store_ln708 = store i21 %trunc_ln708_7, i17 %layer_2_out_V_addr_12

]]></Node>
<StgValue><ssdm name="store_ln708"/></StgValue>
</operation>

<operation id="1428" st_id="64" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1017" bw="0" op_0_bw="21" op_1_bw="17" op_2_bw="0">
<![CDATA[
.split98.0:137 %store_ln708 = store i21 %trunc_ln708_8, i17 %layer_2_out_V_addr_13

]]></Node>
<StgValue><ssdm name="store_ln708"/></StgValue>
</operation>

<operation id="1429" st_id="64" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1220" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split98.0:340 %add_ln1192_30 = add i37 %shl_ln728_29, i37 %sext_ln703_28

]]></Node>
<StgValue><ssdm name="add_ln1192_30"/></StgValue>
</operation>

<operation id="1430" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1221" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split98.0:341 %trunc_ln708_30 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_30, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="trunc_ln708_30"/></StgValue>
</operation>

<operation id="1431" st_id="64" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1229" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split98.0:349 %add_ln1192_31 = add i37 %shl_ln728_30, i37 %sext_ln703_29

]]></Node>
<StgValue><ssdm name="add_ln1192_31"/></StgValue>
</operation>

<operation id="1432" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1230" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split98.0:350 %trunc_ln708_31 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_31, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="trunc_ln708_31"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="1433" st_id="65" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1026" bw="0" op_0_bw="21" op_1_bw="17" op_2_bw="0">
<![CDATA[
.split98.0:146 %store_ln708 = store i21 %trunc_ln708_9, i17 %layer_2_out_V_addr_14

]]></Node>
<StgValue><ssdm name="store_ln708"/></StgValue>
</operation>

<operation id="1434" st_id="65" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1035" bw="0" op_0_bw="21" op_1_bw="17" op_2_bw="0">
<![CDATA[
.split98.0:155 %store_ln708 = store i21 %trunc_ln708_s, i17 %layer_2_out_V_addr_15

]]></Node>
<StgValue><ssdm name="store_ln708"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="1435" st_id="66" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1044" bw="0" op_0_bw="21" op_1_bw="17" op_2_bw="0">
<![CDATA[
.split98.0:164 %store_ln708 = store i21 %trunc_ln708_10, i17 %layer_2_out_V_addr_16

]]></Node>
<StgValue><ssdm name="store_ln708"/></StgValue>
</operation>

<operation id="1436" st_id="66" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1053" bw="0" op_0_bw="21" op_1_bw="17" op_2_bw="0">
<![CDATA[
.split98.0:173 %store_ln708 = store i21 %trunc_ln708_11, i17 %layer_2_out_V_addr_17

]]></Node>
<StgValue><ssdm name="store_ln708"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="1437" st_id="67" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1062" bw="0" op_0_bw="21" op_1_bw="17" op_2_bw="0">
<![CDATA[
.split98.0:182 %store_ln708 = store i21 %trunc_ln708_12, i17 %layer_2_out_V_addr_18

]]></Node>
<StgValue><ssdm name="store_ln708"/></StgValue>
</operation>

<operation id="1438" st_id="67" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1071" bw="0" op_0_bw="21" op_1_bw="17" op_2_bw="0">
<![CDATA[
.split98.0:191 %store_ln708 = store i21 %trunc_ln708_13, i17 %layer_2_out_V_addr_19

]]></Node>
<StgValue><ssdm name="store_ln708"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="1439" st_id="68" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1080" bw="0" op_0_bw="21" op_1_bw="17" op_2_bw="0">
<![CDATA[
.split98.0:200 %store_ln708 = store i21 %trunc_ln708_14, i17 %layer_2_out_V_addr_20

]]></Node>
<StgValue><ssdm name="store_ln708"/></StgValue>
</operation>

<operation id="1440" st_id="68" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1089" bw="0" op_0_bw="21" op_1_bw="17" op_2_bw="0">
<![CDATA[
.split98.0:209 %store_ln708 = store i21 %trunc_ln708_15, i17 %layer_2_out_V_addr_21

]]></Node>
<StgValue><ssdm name="store_ln708"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="1441" st_id="69" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1098" bw="0" op_0_bw="21" op_1_bw="17" op_2_bw="0">
<![CDATA[
.split98.0:218 %store_ln708 = store i21 %trunc_ln708_16, i17 %layer_2_out_V_addr_22

]]></Node>
<StgValue><ssdm name="store_ln708"/></StgValue>
</operation>

<operation id="1442" st_id="69" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1107" bw="0" op_0_bw="21" op_1_bw="17" op_2_bw="0">
<![CDATA[
.split98.0:227 %store_ln708 = store i21 %trunc_ln708_17, i17 %layer_2_out_V_addr_23

]]></Node>
<StgValue><ssdm name="store_ln708"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="1443" st_id="70" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1116" bw="0" op_0_bw="21" op_1_bw="17" op_2_bw="0">
<![CDATA[
.split98.0:236 %store_ln708 = store i21 %trunc_ln708_18, i17 %layer_2_out_V_addr_24

]]></Node>
<StgValue><ssdm name="store_ln708"/></StgValue>
</operation>

<operation id="1444" st_id="70" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1124" bw="0" op_0_bw="21" op_1_bw="17" op_2_bw="0">
<![CDATA[
.split98.0:244 %store_ln708 = store i21 %trunc_ln708_19, i17 %layer_2_out_V_addr_25

]]></Node>
<StgValue><ssdm name="store_ln708"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="1445" st_id="71" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1133" bw="0" op_0_bw="21" op_1_bw="17" op_2_bw="0">
<![CDATA[
.split98.0:253 %store_ln708 = store i21 %trunc_ln708_20, i17 %layer_2_out_V_addr_26

]]></Node>
<StgValue><ssdm name="store_ln708"/></StgValue>
</operation>

<operation id="1446" st_id="71" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1142" bw="0" op_0_bw="21" op_1_bw="17" op_2_bw="0">
<![CDATA[
.split98.0:262 %store_ln708 = store i21 %trunc_ln708_21, i17 %layer_2_out_V_addr_27

]]></Node>
<StgValue><ssdm name="store_ln708"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="1447" st_id="72" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1151" bw="0" op_0_bw="21" op_1_bw="17" op_2_bw="0">
<![CDATA[
.split98.0:271 %store_ln708 = store i21 %trunc_ln708_22, i17 %layer_2_out_V_addr_28

]]></Node>
<StgValue><ssdm name="store_ln708"/></StgValue>
</operation>

<operation id="1448" st_id="72" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1160" bw="0" op_0_bw="21" op_1_bw="17" op_2_bw="0">
<![CDATA[
.split98.0:280 %store_ln708 = store i21 %trunc_ln708_23, i17 %layer_2_out_V_addr_29

]]></Node>
<StgValue><ssdm name="store_ln708"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="1449" st_id="73" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1169" bw="0" op_0_bw="21" op_1_bw="17" op_2_bw="0">
<![CDATA[
.split98.0:289 %store_ln708 = store i21 %trunc_ln708_24, i17 %layer_2_out_V_addr_30

]]></Node>
<StgValue><ssdm name="store_ln708"/></StgValue>
</operation>

<operation id="1450" st_id="73" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1177" bw="0" op_0_bw="21" op_1_bw="17" op_2_bw="0">
<![CDATA[
.split98.0:297 %store_ln708 = store i21 %trunc_ln708_25, i17 %layer_2_out_V_addr_31

]]></Node>
<StgValue><ssdm name="store_ln708"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="1451" st_id="74" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1186" bw="0" op_0_bw="21" op_1_bw="17" op_2_bw="0">
<![CDATA[
.split98.0:306 %store_ln708 = store i21 %trunc_ln708_26, i17 %layer_2_out_V_addr_32

]]></Node>
<StgValue><ssdm name="store_ln708"/></StgValue>
</operation>

<operation id="1452" st_id="74" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1195" bw="0" op_0_bw="21" op_1_bw="17" op_2_bw="0">
<![CDATA[
.split98.0:315 %store_ln708 = store i21 %trunc_ln708_27, i17 %layer_2_out_V_addr_33

]]></Node>
<StgValue><ssdm name="store_ln708"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="1453" st_id="75" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1204" bw="0" op_0_bw="21" op_1_bw="17" op_2_bw="0">
<![CDATA[
.split98.0:324 %store_ln708 = store i21 %trunc_ln708_28, i17 %layer_2_out_V_addr_34

]]></Node>
<StgValue><ssdm name="store_ln708"/></StgValue>
</operation>

<operation id="1454" st_id="75" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1213" bw="0" op_0_bw="21" op_1_bw="17" op_2_bw="0">
<![CDATA[
.split98.0:333 %store_ln708 = store i21 %trunc_ln708_29, i17 %layer_2_out_V_addr_35

]]></Node>
<StgValue><ssdm name="store_ln708"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="1455" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="880" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split98.0:0 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @conv2d4_conv2d5_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="1456" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="881" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.split98.0:1 %empty_52 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9

]]></Node>
<StgValue><ssdm name="empty_52"/></StgValue>
</operation>

<operation id="1457" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="898" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.split98.0:18 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="1458" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="900" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split98.0:20 %specloopname_ln45 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6

]]></Node>
<StgValue><ssdm name="specloopname_ln45"/></StgValue>
</operation>

<operation id="1459" st_id="76" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1222" bw="0" op_0_bw="21" op_1_bw="17" op_2_bw="0">
<![CDATA[
.split98.0:342 %store_ln708 = store i21 %trunc_ln708_30, i17 %layer_2_out_V_addr_36

]]></Node>
<StgValue><ssdm name="store_ln708"/></StgValue>
</operation>

<operation id="1460" st_id="76" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1231" bw="0" op_0_bw="21" op_1_bw="17" op_2_bw="0">
<![CDATA[
.split98.0:351 %store_ln708 = store i21 %trunc_ln708_31, i17 %layer_2_out_V_addr_37

]]></Node>
<StgValue><ssdm name="store_ln708"/></StgValue>
</operation>

<operation id="1461" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1232" bw="0" op_0_bw="0">
<![CDATA[
.split98.0:352 %br_ln0 = br void %.split98.0.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="1462" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1234" bw="0" op_0_bw="0">
<![CDATA[
.preheader30.preheader:0 %br_ln0 = br void %.preheader30

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="1463" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1236" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
.preheader30:0 %iii_3 = phi i6 %add_ln56, void %_Z4reluR8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EE.exit.i, i6 0, void %.preheader30.preheader

]]></Node>
<StgValue><ssdm name="iii_3"/></StgValue>
</operation>

<operation id="1464" st_id="78" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1237" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader30:1 %add_ln56 = add i6 %iii_3, i6 1

]]></Node>
<StgValue><ssdm name="add_ln56"/></StgValue>
</operation>

<operation id="1465" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1238" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader30:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="1466" st_id="78" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1239" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader30:3 %icmp_ln56 = icmp_eq  i6 %iii_3, i6 32

]]></Node>
<StgValue><ssdm name="icmp_ln56"/></StgValue>
</operation>

<operation id="1467" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1240" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader30:4 %empty_56 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32

]]></Node>
<StgValue><ssdm name="empty_56"/></StgValue>
</operation>

<operation id="1468" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1241" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader30:5 %br_ln56 = br i1 %icmp_ln56, void %.split100, void

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="1469" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1243" bw="17" op_0_bw="6">
<![CDATA[
.split100:0 %zext_ln1495 = zext i6 %iii_3

]]></Node>
<StgValue><ssdm name="zext_ln1495"/></StgValue>
</operation>

<operation id="1470" st_id="78" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1244" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.split100:1 %add_ln1495 = add i17 %tmp_32, i17 %zext_ln1495

]]></Node>
<StgValue><ssdm name="add_ln1495"/></StgValue>
</operation>

<operation id="1471" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1245" bw="64" op_0_bw="17">
<![CDATA[
.split100:2 %zext_ln1495_1 = zext i17 %add_ln1495

]]></Node>
<StgValue><ssdm name="zext_ln1495_1"/></StgValue>
</operation>

<operation id="1472" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1246" bw="17" op_0_bw="21" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split100:3 %layer_2_out_V_addr_1 = getelementptr i21 %layer_2_out_V, i64 0, i64 %zext_ln1495_1

]]></Node>
<StgValue><ssdm name="layer_2_out_V_addr_1"/></StgValue>
</operation>

<operation id="1473" st_id="78" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1248" bw="21" op_0_bw="17">
<![CDATA[
.split100:5 %layer_2_out_V_load = load i17 %layer_2_out_V_addr_1

]]></Node>
<StgValue><ssdm name="layer_2_out_V_load"/></StgValue>
</operation>

<operation id="1474" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1255" bw="0" op_0_bw="0">
<![CDATA[
_Z4reluR8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EE.exit.i:0 %br_ln0 = br void %.preheader30

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="1475" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1247" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split100:4 %specloopname_ln56 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0

]]></Node>
<StgValue><ssdm name="specloopname_ln56"/></StgValue>
</operation>

<operation id="1476" st_id="79" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1248" bw="21" op_0_bw="17">
<![CDATA[
.split100:5 %layer_2_out_V_load = load i17 %layer_2_out_V_addr_1

]]></Node>
<StgValue><ssdm name="layer_2_out_V_load"/></StgValue>
</operation>

<operation id="1477" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1249" bw="1" op_0_bw="1" op_1_bw="21" op_2_bw="32">
<![CDATA[
.split100:6 %tmp_34 = bitselect i1 @_ssdm_op_BitSelect.i1.i21.i32, i21 %layer_2_out_V_load, i32 20

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="1478" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1250" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split100:7 %br_ln8 = br i1 %tmp_34, void %_Z4reluR8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EE.exit.i, void %_ZN8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i.i

]]></Node>
<StgValue><ssdm name="br_ln8"/></StgValue>
</operation>

<operation id="1479" st_id="79" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1252" bw="0" op_0_bw="21" op_1_bw="17" op_2_bw="0">
<![CDATA[
_ZN8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i.i:0 %store_ln9 = store i21 0, i17 %layer_2_out_V_addr_1

]]></Node>
<StgValue><ssdm name="store_ln9"/></StgValue>
</operation>

<operation id="1480" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1253" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i.i:1 %br_ln9 = br void %_Z4reluR8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EE.exit.i

]]></Node>
<StgValue><ssdm name="br_ln9"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="1481" st_id="80" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1257" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:0 %add_ln30 = add i6 %select_ln27, i6 1

]]></Node>
<StgValue><ssdm name="add_ln30"/></StgValue>
</operation>

<operation id="1482" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1258" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln0 = br void %_Z14array_1d_to_3dILt60ELt60ELt1EEvRAmlmlT_T0_T1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT__AT0__AT1__S3_.exit.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="1483" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1262" bw="15" op_0_bw="15" op_1_bw="0" op_2_bw="15" op_3_bw="0">
<![CDATA[
_Z6conv2dILt60ELt60ELt1ELt3ELt3ELt1ELt32ELt32ELt58ELt58ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit.preheader:0 %indvar_flatten49 = phi i15 %add_ln74_3, void %_Z6conv2dILt60ELt60ELt1ELt3ELt3ELt1ELt32ELt32ELt58ELt58ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit, i15 0, void %_Z6conv2dILt60ELt60ELt1ELt3ELt3ELt1ELt32ELt32ELt58ELt58ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit.preheader.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten49"/></StgValue>
</operation>

<operation id="1484" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1263" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
_Z6conv2dILt60ELt60ELt1ELt3ELt3ELt1ELt32ELt32ELt58ELt58ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit.preheader:1 %i_3 = phi i6 %select_ln74_1, void %_Z6conv2dILt60ELt60ELt1ELt3ELt3ELt1ELt32ELt32ELt58ELt58ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit, i6 0, void %_Z6conv2dILt60ELt60ELt1ELt3ELt3ELt1ELt32ELt32ELt58ELt58ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit.preheader.preheader

]]></Node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="1485" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1264" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
_Z6conv2dILt60ELt60ELt1ELt3ELt3ELt1ELt32ELt32ELt58ELt58ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit.preheader:2 %indvar_flatten21 = phi i11 %select_ln77_4, void %_Z6conv2dILt60ELt60ELt1ELt3ELt3ELt1ELt32ELt32ELt58ELt58ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit, i11 0, void %_Z6conv2dILt60ELt60ELt1ELt3ELt3ELt1ELt32ELt32ELt58ELt58ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit.preheader.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten21"/></StgValue>
</operation>

<operation id="1486" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1265" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
_Z6conv2dILt60ELt60ELt1ELt3ELt3ELt1ELt32ELt32ELt58ELt58ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit.preheader:3 %ii_2 = phi i6 %select_ln77_1, void %_Z6conv2dILt60ELt60ELt1ELt3ELt3ELt1ELt32ELt32ELt58ELt58ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit, i6 0, void %_Z6conv2dILt60ELt60ELt1ELt3ELt3ELt1ELt32ELt32ELt58ELt58ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit.preheader.preheader

]]></Node>
<StgValue><ssdm name="ii_2"/></StgValue>
</operation>

<operation id="1487" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1266" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
_Z6conv2dILt60ELt60ELt1ELt3ELt3ELt1ELt32ELt32ELt58ELt58ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit.preheader:4 %iii_1 = phi i6 %add_ln80, void %_Z6conv2dILt60ELt60ELt1ELt3ELt3ELt1ELt32ELt32ELt58ELt58ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit, i6 0, void %_Z6conv2dILt60ELt60ELt1ELt3ELt3ELt1ELt32ELt32ELt58ELt58ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit.preheader.preheader

]]></Node>
<StgValue><ssdm name="iii_1"/></StgValue>
</operation>

<operation id="1488" st_id="81" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1267" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_Z6conv2dILt60ELt60ELt1ELt3ELt3ELt1ELt32ELt32ELt58ELt58ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit.preheader:5 %add_ln74_3 = add i15 %indvar_flatten49, i15 1

]]></Node>
<StgValue><ssdm name="add_ln74_3"/></StgValue>
</operation>

<operation id="1489" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1268" bw="5" op_0_bw="5" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
_Z6conv2dILt60ELt60ELt1ELt3ELt3ELt1ELt32ELt32ELt58ELt58ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit.preheader:6 %tmp_22 = partselect i5 @_ssdm_op_PartSelect.i5.i6.i32.i32, i6 %ii_2, i32 1, i32 5

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="1490" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1269" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_Z6conv2dILt60ELt60ELt1ELt3ELt3ELt1ELt32ELt32ELt58ELt58ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit.preheader:7 %or_ln89 = or i6 %ii_2, i6 1

]]></Node>
<StgValue><ssdm name="or_ln89"/></StgValue>
</operation>

<operation id="1491" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1270" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
_Z6conv2dILt60ELt60ELt1ELt3ELt3ELt1ELt32ELt32ELt58ELt58ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit.preheader:8 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="1492" st_id="81" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1271" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
_Z6conv2dILt60ELt60ELt1ELt3ELt3ELt1ELt32ELt32ELt58ELt58ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit.preheader:9 %icmp_ln74 = icmp_eq  i15 %indvar_flatten49, i15 26912

]]></Node>
<StgValue><ssdm name="icmp_ln74"/></StgValue>
</operation>

<operation id="1493" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1272" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_Z6conv2dILt60ELt60ELt1ELt3ELt3ELt1ELt32ELt32ELt58ELt58ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit.preheader:10 %br_ln74 = br i1 %icmp_ln74, void %_Z6conv2dILt60ELt60ELt1ELt3ELt3ELt1ELt32ELt32ELt58ELt58ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit, void %_Z13max_pooling2dILt58ELt58ELt32ELt29ELt29ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln74"/></StgValue>
</operation>

<operation id="1494" st_id="81" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1274" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_Z6conv2dILt60ELt60ELt1ELt3ELt3ELt1ELt32ELt32ELt58ELt58ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit:0 %add_ln74 = add i6 %i_3, i6 2

]]></Node>
<StgValue><ssdm name="add_ln74"/></StgValue>
</operation>

<operation id="1495" st_id="81" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1277" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
_Z6conv2dILt60ELt60ELt1ELt3ELt3ELt1ELt32ELt32ELt58ELt58ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit:3 %icmp_ln77 = icmp_eq  i11 %indvar_flatten21, i11 928

]]></Node>
<StgValue><ssdm name="icmp_ln77"/></StgValue>
</operation>

<operation id="1496" st_id="81" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1278" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
_Z6conv2dILt60ELt60ELt1ELt3ELt3ELt1ELt32ELt32ELt58ELt58ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit:4 %select_ln74 = select i1 %icmp_ln77, i6 0, i6 %ii_2

]]></Node>
<StgValue><ssdm name="select_ln74"/></StgValue>
</operation>

<operation id="1497" st_id="81" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1279" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
_Z6conv2dILt60ELt60ELt1ELt3ELt3ELt1ELt32ELt32ELt58ELt58ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit:5 %select_ln74_1 = select i1 %icmp_ln77, i6 %add_ln74, i6 %i_3

]]></Node>
<StgValue><ssdm name="select_ln74_1"/></StgValue>
</operation>

<operation id="1498" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1280" bw="12" op_0_bw="6">
<![CDATA[
_Z6conv2dILt60ELt60ELt1ELt3ELt3ELt1ELt32ELt32ELt58ELt58ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit:6 %zext_ln89 = zext i6 %select_ln74_1

]]></Node>
<StgValue><ssdm name="zext_ln89"/></StgValue>
</operation>

<operation id="1499" st_id="81" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1281" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_Z6conv2dILt60ELt60ELt1ELt3ELt3ELt1ELt32ELt32ELt58ELt58ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit:7 %mul_ln89 = mul i12 %zext_ln89, i12 58

]]></Node>
<StgValue><ssdm name="mul_ln89"/></StgValue>
</operation>

<operation id="1500" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1282" bw="5" op_0_bw="5" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
_Z6conv2dILt60ELt60ELt1ELt3ELt3ELt1ELt32ELt32ELt58ELt58ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit:8 %p_cast189_mid2_v = partselect i5 @_ssdm_op_PartSelect.i5.i6.i32.i32, i6 %select_ln74_1, i32 1, i32 5

]]></Node>
<StgValue><ssdm name="p_cast189_mid2_v"/></StgValue>
</operation>

<operation id="1501" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1283" bw="10" op_0_bw="5">
<![CDATA[
_Z6conv2dILt60ELt60ELt1ELt3ELt3ELt1ELt32ELt32ELt58ELt58ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit:9 %zext_ln96 = zext i5 %p_cast189_mid2_v

]]></Node>
<StgValue><ssdm name="zext_ln96"/></StgValue>
</operation>

<operation id="1502" st_id="81" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1284" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_Z6conv2dILt60ELt60ELt1ELt3ELt3ELt1ELt32ELt32ELt58ELt58ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit:10 %mul_ln96 = mul i10 %zext_ln96, i10 29

]]></Node>
<StgValue><ssdm name="mul_ln96"/></StgValue>
</operation>

<operation id="1503" st_id="81" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1288" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
_Z6conv2dILt60ELt60ELt1ELt3ELt3ELt1ELt32ELt32ELt58ELt58ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit:14 %select_ln74_2 = select i1 %icmp_ln77, i5 0, i5 %tmp_22

]]></Node>
<StgValue><ssdm name="select_ln74_2"/></StgValue>
</operation>

<operation id="1504" st_id="81" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1289" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
_Z6conv2dILt60ELt60ELt1ELt3ELt3ELt1ELt32ELt32ELt58ELt58ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit:15 %select_ln74_3 = select i1 %icmp_ln77, i6 1, i6 %or_ln89

]]></Node>
<StgValue><ssdm name="select_ln74_3"/></StgValue>
</operation>

<operation id="1505" st_id="81" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1291" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_Z6conv2dILt60ELt60ELt1ELt3ELt3ELt1ELt32ELt32ELt58ELt58ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit:17 %xor_ln74 = xor i1 %icmp_ln77, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln74"/></StgValue>
</operation>

<operation id="1506" st_id="81" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1292" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
_Z6conv2dILt60ELt60ELt1ELt3ELt3ELt1ELt32ELt32ELt58ELt58ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit:18 %icmp_ln80 = icmp_eq  i6 %iii_1, i6 32

]]></Node>
<StgValue><ssdm name="icmp_ln80"/></StgValue>
</operation>

<operation id="1507" st_id="81" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1293" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_Z6conv2dILt60ELt60ELt1ELt3ELt3ELt1ELt32ELt32ELt58ELt58ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit:19 %and_ln74 = and i1 %icmp_ln80, i1 %xor_ln74

]]></Node>
<StgValue><ssdm name="and_ln74"/></StgValue>
</operation>

<operation id="1508" st_id="81" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1294" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_Z6conv2dILt60ELt60ELt1ELt3ELt3ELt1ELt32ELt32ELt58ELt58ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit:20 %add_ln77 = add i6 %select_ln74, i6 2

]]></Node>
<StgValue><ssdm name="add_ln77"/></StgValue>
</operation>

<operation id="1509" st_id="81" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1296" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_Z6conv2dILt60ELt60ELt1ELt3ELt3ELt1ELt32ELt32ELt58ELt58ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit:22 %or_ln77 = or i1 %and_ln74, i1 %icmp_ln77

]]></Node>
<StgValue><ssdm name="or_ln77"/></StgValue>
</operation>

<operation id="1510" st_id="81" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1297" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
_Z6conv2dILt60ELt60ELt1ELt3ELt3ELt1ELt32ELt32ELt58ELt58ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit:23 %select_ln77 = select i1 %or_ln77, i6 0, i6 %iii_1

]]></Node>
<StgValue><ssdm name="select_ln77"/></StgValue>
</operation>

<operation id="1511" st_id="81" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1298" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
_Z6conv2dILt60ELt60ELt1ELt3ELt3ELt1ELt32ELt32ELt58ELt58ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit:24 %select_ln77_1 = select i1 %and_ln74, i6 %add_ln77, i6 %select_ln74

]]></Node>
<StgValue><ssdm name="select_ln77_1"/></StgValue>
</operation>

<operation id="1512" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1299" bw="12" op_0_bw="6">
<![CDATA[
_Z6conv2dILt60ELt60ELt1ELt3ELt3ELt1ELt32ELt32ELt58ELt58ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit:25 %zext_ln89_4 = zext i6 %select_ln77_1

]]></Node>
<StgValue><ssdm name="zext_ln89_4"/></StgValue>
</operation>

<operation id="1513" st_id="81" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1300" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_Z6conv2dILt60ELt60ELt1ELt3ELt3ELt1ELt32ELt32ELt58ELt58ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit:26 %add_ln89 = add i12 %mul_ln89, i12 %zext_ln89_4

]]></Node>
<StgValue><ssdm name="add_ln89"/></StgValue>
</operation>

<operation id="1514" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1301" bw="17" op_0_bw="17" op_1_bw="12" op_2_bw="5">
<![CDATA[
_Z6conv2dILt60ELt60ELt1ELt3ELt3ELt1ELt32ELt32ELt58ELt58ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit:27 %tmp_26_cast = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i12.i5, i12 %add_ln89, i5 0

]]></Node>
<StgValue><ssdm name="tmp_26_cast"/></StgValue>
</operation>

<operation id="1515" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1304" bw="5" op_0_bw="5" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
_Z6conv2dILt60ELt60ELt1ELt3ELt3ELt1ELt32ELt32ELt58ELt58ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit:30 %p_mid = partselect i5 @_ssdm_op_PartSelect.i5.i6.i32.i32, i6 %add_ln77, i32 1, i32 5

]]></Node>
<StgValue><ssdm name="p_mid"/></StgValue>
</operation>

<operation id="1516" st_id="81" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1305" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
_Z6conv2dILt60ELt60ELt1ELt3ELt3ELt1ELt32ELt32ELt58ELt58ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit:31 %select_ln77_2 = select i1 %and_ln74, i5 %p_mid, i5 %select_ln74_2

]]></Node>
<StgValue><ssdm name="select_ln77_2"/></StgValue>
</operation>

<operation id="1517" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1309" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_Z6conv2dILt60ELt60ELt1ELt3ELt3ELt1ELt32ELt32ELt58ELt58ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit:35 %or_ln89_3 = or i6 %add_ln77, i6 1

]]></Node>
<StgValue><ssdm name="or_ln89_3"/></StgValue>
</operation>

<operation id="1518" st_id="81" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1310" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
_Z6conv2dILt60ELt60ELt1ELt3ELt3ELt1ELt32ELt32ELt58ELt58ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit:36 %select_ln77_3 = select i1 %and_ln74, i6 %or_ln89_3, i6 %select_ln74_3

]]></Node>
<StgValue><ssdm name="select_ln77_3"/></StgValue>
</operation>

<operation id="1519" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1318" bw="17" op_0_bw="6">
<![CDATA[
_Z6conv2dILt60ELt60ELt1ELt3ELt3ELt1ELt32ELt32ELt58ELt58ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit:44 %zext_ln89_8 = zext i6 %select_ln77

]]></Node>
<StgValue><ssdm name="zext_ln89_8"/></StgValue>
</operation>

<operation id="1520" st_id="81" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1319" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_Z6conv2dILt60ELt60ELt1ELt3ELt3ELt1ELt32ELt32ELt58ELt58ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit:45 %add_ln89_4 = add i17 %tmp_26_cast, i17 %zext_ln89_8

]]></Node>
<StgValue><ssdm name="add_ln89_4"/></StgValue>
</operation>

<operation id="1521" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1320" bw="64" op_0_bw="17">
<![CDATA[
_Z6conv2dILt60ELt60ELt1ELt3ELt3ELt1ELt32ELt32ELt58ELt58ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit:46 %zext_ln89_9 = zext i17 %add_ln89_4

]]></Node>
<StgValue><ssdm name="zext_ln89_9"/></StgValue>
</operation>

<operation id="1522" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1321" bw="17" op_0_bw="21" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z6conv2dILt60ELt60ELt1ELt3ELt3ELt1ELt32ELt32ELt58ELt58ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit:47 %layer_2_out_V_addr_2 = getelementptr i21 %layer_2_out_V, i64 0, i64 %zext_ln89_9

]]></Node>
<StgValue><ssdm name="layer_2_out_V_addr_2"/></StgValue>
</operation>

<operation id="1523" st_id="81" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1335" bw="21" op_0_bw="17">
<![CDATA[
_Z6conv2dILt60ELt60ELt1ELt3ELt3ELt1ELt32ELt32ELt58ELt58ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit:61 %layer_2_out_V_load_1 = load i17 %layer_2_out_V_addr_2

]]></Node>
<StgValue><ssdm name="layer_2_out_V_load_1"/></StgValue>
</operation>

<operation id="1524" st_id="81" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1351" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_Z6conv2dILt60ELt60ELt1ELt3ELt3ELt1ELt32ELt32ELt58ELt58ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit:77 %add_ln77_3 = add i11 %indvar_flatten21, i11 1

]]></Node>
<StgValue><ssdm name="add_ln77_3"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="1525" st_id="82" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1284" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_Z6conv2dILt60ELt60ELt1ELt3ELt3ELt1ELt32ELt32ELt58ELt58ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit:10 %mul_ln96 = mul i10 %zext_ln96, i10 29

]]></Node>
<StgValue><ssdm name="mul_ln96"/></StgValue>
</operation>

<operation id="1526" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1285" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_Z6conv2dILt60ELt60ELt1ELt3ELt3ELt1ELt32ELt32ELt58ELt58ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit:11 %or_ln74 = or i6 %select_ln74_1, i6 1

]]></Node>
<StgValue><ssdm name="or_ln74"/></StgValue>
</operation>

<operation id="1527" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1286" bw="12" op_0_bw="6">
<![CDATA[
_Z6conv2dILt60ELt60ELt1ELt3ELt3ELt1ELt32ELt32ELt58ELt58ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit:12 %zext_ln89_2 = zext i6 %or_ln74

]]></Node>
<StgValue><ssdm name="zext_ln89_2"/></StgValue>
</operation>

<operation id="1528" st_id="82" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1287" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_Z6conv2dILt60ELt60ELt1ELt3ELt3ELt1ELt32ELt32ELt58ELt58ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit:13 %mul_ln89_1 = mul i12 %zext_ln89_2, i12 58

]]></Node>
<StgValue><ssdm name="mul_ln89_1"/></StgValue>
</operation>

<operation id="1529" st_id="82" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1302" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_Z6conv2dILt60ELt60ELt1ELt3ELt3ELt1ELt32ELt32ELt58ELt58ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit:28 %add_ln89_1 = add i12 %mul_ln89_1, i12 %zext_ln89_4

]]></Node>
<StgValue><ssdm name="add_ln89_1"/></StgValue>
</operation>

<operation id="1530" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1303" bw="17" op_0_bw="17" op_1_bw="12" op_2_bw="5">
<![CDATA[
_Z6conv2dILt60ELt60ELt1ELt3ELt3ELt1ELt32ELt32ELt58ELt58ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit:29 %tmp_28_cast = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i12.i5, i12 %add_ln89_1, i5 0

]]></Node>
<StgValue><ssdm name="tmp_28_cast"/></StgValue>
</operation>

<operation id="1531" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1311" bw="12" op_0_bw="6">
<![CDATA[
_Z6conv2dILt60ELt60ELt1ELt3ELt3ELt1ELt32ELt32ELt58ELt58ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit:37 %zext_ln89_6 = zext i6 %select_ln77_3

]]></Node>
<StgValue><ssdm name="zext_ln89_6"/></StgValue>
</operation>

<operation id="1532" st_id="82" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1312" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_Z6conv2dILt60ELt60ELt1ELt3ELt3ELt1ELt32ELt32ELt58ELt58ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit:38 %add_ln89_2 = add i12 %mul_ln89, i12 %zext_ln89_6

]]></Node>
<StgValue><ssdm name="add_ln89_2"/></StgValue>
</operation>

<operation id="1533" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1313" bw="17" op_0_bw="17" op_1_bw="12" op_2_bw="5">
<![CDATA[
_Z6conv2dILt60ELt60ELt1ELt3ELt3ELt1ELt32ELt32ELt58ELt58ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit:39 %tmp_32_cast = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i12.i5, i12 %add_ln89_2, i5 0

]]></Node>
<StgValue><ssdm name="tmp_32_cast"/></StgValue>
</operation>

<operation id="1534" st_id="82" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1314" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_Z6conv2dILt60ELt60ELt1ELt3ELt3ELt1ELt32ELt32ELt58ELt58ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit:40 %add_ln89_3 = add i12 %mul_ln89_1, i12 %zext_ln89_6

]]></Node>
<StgValue><ssdm name="add_ln89_3"/></StgValue>
</operation>

<operation id="1535" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1315" bw="17" op_0_bw="17" op_1_bw="12" op_2_bw="5">
<![CDATA[
_Z6conv2dILt60ELt60ELt1ELt3ELt3ELt1ELt32ELt32ELt58ELt58ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit:41 %tmp_34_cast = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i12.i5, i12 %add_ln89_3, i5 0

]]></Node>
<StgValue><ssdm name="tmp_34_cast"/></StgValue>
</operation>

<operation id="1536" st_id="82" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1322" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_Z6conv2dILt60ELt60ELt1ELt3ELt3ELt1ELt32ELt32ELt58ELt58ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit:48 %add_ln89_5 = add i17 %tmp_32_cast, i17 %zext_ln89_8

]]></Node>
<StgValue><ssdm name="add_ln89_5"/></StgValue>
</operation>

<operation id="1537" st_id="82" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1325" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_Z6conv2dILt60ELt60ELt1ELt3ELt3ELt1ELt32ELt32ELt58ELt58ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit:51 %add_ln89_6 = add i17 %tmp_28_cast, i17 %zext_ln89_8

]]></Node>
<StgValue><ssdm name="add_ln89_6"/></StgValue>
</operation>

<operation id="1538" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1326" bw="64" op_0_bw="17">
<![CDATA[
_Z6conv2dILt60ELt60ELt1ELt3ELt3ELt1ELt32ELt32ELt58ELt58ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit:52 %zext_ln89_11 = zext i17 %add_ln89_6

]]></Node>
<StgValue><ssdm name="zext_ln89_11"/></StgValue>
</operation>

<operation id="1539" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1327" bw="17" op_0_bw="21" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z6conv2dILt60ELt60ELt1ELt3ELt3ELt1ELt32ELt32ELt58ELt58ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit:53 %layer_2_out_V_addr_4 = getelementptr i21 %layer_2_out_V, i64 0, i64 %zext_ln89_11

]]></Node>
<StgValue><ssdm name="layer_2_out_V_addr_4"/></StgValue>
</operation>

<operation id="1540" st_id="82" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1328" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_Z6conv2dILt60ELt60ELt1ELt3ELt3ELt1ELt32ELt32ELt58ELt58ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit:54 %add_ln89_7 = add i17 %tmp_34_cast, i17 %zext_ln89_8

]]></Node>
<StgValue><ssdm name="add_ln89_7"/></StgValue>
</operation>

<operation id="1541" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1329" bw="64" op_0_bw="17">
<![CDATA[
_Z6conv2dILt60ELt60ELt1ELt3ELt3ELt1ELt32ELt32ELt58ELt58ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit:55 %zext_ln89_12 = zext i17 %add_ln89_7

]]></Node>
<StgValue><ssdm name="zext_ln89_12"/></StgValue>
</operation>

<operation id="1542" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1330" bw="17" op_0_bw="21" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z6conv2dILt60ELt60ELt1ELt3ELt3ELt1ELt32ELt32ELt58ELt58ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit:56 %layer_2_out_V_addr_5 = getelementptr i21 %layer_2_out_V, i64 0, i64 %zext_ln89_12

]]></Node>
<StgValue><ssdm name="layer_2_out_V_addr_5"/></StgValue>
</operation>

<operation id="1543" st_id="82" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1335" bw="21" op_0_bw="17">
<![CDATA[
_Z6conv2dILt60ELt60ELt1ELt3ELt3ELt1ELt32ELt32ELt58ELt58ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit:61 %layer_2_out_V_load_1 = load i17 %layer_2_out_V_addr_2

]]></Node>
<StgValue><ssdm name="layer_2_out_V_load_1"/></StgValue>
</operation>

<operation id="1544" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1336" bw="20" op_0_bw="21">
<![CDATA[
_Z6conv2dILt60ELt60ELt1ELt3ELt3ELt1ELt32ELt32ELt58ELt58ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit:62 %trunc_ln1494 = trunc i21 %layer_2_out_V_load_1

]]></Node>
<StgValue><ssdm name="trunc_ln1494"/></StgValue>
</operation>

<operation id="1545" st_id="82" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1337" bw="1" op_0_bw="21" op_1_bw="21">
<![CDATA[
_Z6conv2dILt60ELt60ELt1ELt3ELt3ELt1ELt32ELt32ELt58ELt58ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit:63 %icmp_ln1494 = icmp_sgt  i21 %layer_2_out_V_load_1, i21 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494"/></StgValue>
</operation>

<operation id="1546" st_id="82" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1338" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
_Z6conv2dILt60ELt60ELt1ELt3ELt3ELt1ELt32ELt32ELt58ELt58ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit:64 %select_ln90 = select i1 %icmp_ln1494, i20 %trunc_ln1494, i20 0

]]></Node>
<StgValue><ssdm name="select_ln90"/></StgValue>
</operation>

<operation id="1547" st_id="82" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1343" bw="21" op_0_bw="17">
<![CDATA[
_Z6conv2dILt60ELt60ELt1ELt3ELt3ELt1ELt32ELt32ELt58ELt58ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit:69 %layer_2_out_V_load_3 = load i17 %layer_2_out_V_addr_4

]]></Node>
<StgValue><ssdm name="layer_2_out_V_load_3"/></StgValue>
</operation>

<operation id="1548" st_id="82" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1346" bw="21" op_0_bw="17">
<![CDATA[
_Z6conv2dILt60ELt60ELt1ELt3ELt3ELt1ELt32ELt32ELt58ELt58ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit:72 %layer_2_out_V_load_4 = load i17 %layer_2_out_V_addr_5

]]></Node>
<StgValue><ssdm name="layer_2_out_V_load_4"/></StgValue>
</operation>

<operation id="1549" st_id="82" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1350" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_Z6conv2dILt60ELt60ELt1ELt3ELt3ELt1ELt32ELt32ELt58ELt58ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit:76 %add_ln80 = add i6 %select_ln77, i6 1

]]></Node>
<StgValue><ssdm name="add_ln80"/></StgValue>
</operation>

<operation id="1550" st_id="82" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1352" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
_Z6conv2dILt60ELt60ELt1ELt3ELt3ELt1ELt32ELt32ELt58ELt58ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit:78 %select_ln77_4 = select i1 %icmp_ln77, i11 1, i11 %add_ln77_3

]]></Node>
<StgValue><ssdm name="select_ln77_4"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="1551" st_id="83" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1284" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_Z6conv2dILt60ELt60ELt1ELt3ELt3ELt1ELt32ELt32ELt58ELt58ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit:10 %mul_ln96 = mul i10 %zext_ln96, i10 29

]]></Node>
<StgValue><ssdm name="mul_ln96"/></StgValue>
</operation>

<operation id="1552" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1306" bw="10" op_0_bw="5">
<![CDATA[
_Z6conv2dILt60ELt60ELt1ELt3ELt3ELt1ELt32ELt32ELt58ELt58ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit:32 %zext_ln96_1 = zext i5 %select_ln77_2

]]></Node>
<StgValue><ssdm name="zext_ln96_1"/></StgValue>
</operation>

<operation id="1553" st_id="83" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1307" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_Z6conv2dILt60ELt60ELt1ELt3ELt3ELt1ELt32ELt32ELt58ELt58ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit:33 %add_ln96 = add i10 %mul_ln96, i10 %zext_ln96_1

]]></Node>
<StgValue><ssdm name="add_ln96"/></StgValue>
</operation>

<operation id="1554" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1323" bw="64" op_0_bw="17">
<![CDATA[
_Z6conv2dILt60ELt60ELt1ELt3ELt3ELt1ELt32ELt32ELt58ELt58ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit:49 %zext_ln89_10 = zext i17 %add_ln89_5

]]></Node>
<StgValue><ssdm name="zext_ln89_10"/></StgValue>
</operation>

<operation id="1555" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1324" bw="17" op_0_bw="21" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z6conv2dILt60ELt60ELt1ELt3ELt3ELt1ELt32ELt32ELt58ELt58ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit:50 %layer_2_out_V_addr_3 = getelementptr i21 %layer_2_out_V, i64 0, i64 %zext_ln89_10

]]></Node>
<StgValue><ssdm name="layer_2_out_V_addr_3"/></StgValue>
</operation>

<operation id="1556" st_id="83" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1340" bw="21" op_0_bw="17">
<![CDATA[
_Z6conv2dILt60ELt60ELt1ELt3ELt3ELt1ELt32ELt32ELt58ELt58ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit:66 %layer_2_out_V_load_2 = load i17 %layer_2_out_V_addr_3

]]></Node>
<StgValue><ssdm name="layer_2_out_V_load_2"/></StgValue>
</operation>

<operation id="1557" st_id="83" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1343" bw="21" op_0_bw="17">
<![CDATA[
_Z6conv2dILt60ELt60ELt1ELt3ELt3ELt1ELt32ELt32ELt58ELt58ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit:69 %layer_2_out_V_load_3 = load i17 %layer_2_out_V_addr_4

]]></Node>
<StgValue><ssdm name="layer_2_out_V_load_3"/></StgValue>
</operation>

<operation id="1558" st_id="83" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1346" bw="21" op_0_bw="17">
<![CDATA[
_Z6conv2dILt60ELt60ELt1ELt3ELt3ELt1ELt32ELt32ELt58ELt58ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit:72 %layer_2_out_V_load_4 = load i17 %layer_2_out_V_addr_5

]]></Node>
<StgValue><ssdm name="layer_2_out_V_load_4"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="1559" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1275" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_Z6conv2dILt60ELt60ELt1ELt3ELt3ELt1ELt32ELt32ELt58ELt58ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit:1 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @max_pooling2d1_max_pooling2d2_max_pooling2d3_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="1560" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1276" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
_Z6conv2dILt60ELt60ELt1ELt3ELt3ELt1ELt32ELt32ELt58ELt58ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit:2 %empty_60 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 26912, i64 26912, i64 26912

]]></Node>
<StgValue><ssdm name="empty_60"/></StgValue>
</operation>

<operation id="1561" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1290" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
_Z6conv2dILt60ELt60ELt1ELt3ELt3ELt1ELt32ELt32ELt58ELt58ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit:16 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="1562" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1295" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_Z6conv2dILt60ELt60ELt1ELt3ELt3ELt1ELt32ELt32ELt58ELt58ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit:21 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @max_pooling2d2_max_pooling2d3_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="1563" st_id="84" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1307" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_Z6conv2dILt60ELt60ELt1ELt3ELt3ELt1ELt32ELt32ELt58ELt58ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit:33 %add_ln96 = add i10 %mul_ln96, i10 %zext_ln96_1

]]></Node>
<StgValue><ssdm name="add_ln96"/></StgValue>
</operation>

<operation id="1564" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1308" bw="15" op_0_bw="15" op_1_bw="10" op_2_bw="5">
<![CDATA[
_Z6conv2dILt60ELt60ELt1ELt3ELt3ELt1ELt32ELt32ELt58ELt58ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit:34 %tmp_30_cast = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i10.i5, i10 %add_ln96, i5 0

]]></Node>
<StgValue><ssdm name="tmp_30_cast"/></StgValue>
</operation>

<operation id="1565" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1316" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
_Z6conv2dILt60ELt60ELt1ELt3ELt3ELt1ELt32ELt32ELt58ELt58ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit:42 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="1566" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1317" bw="15" op_0_bw="6">
<![CDATA[
_Z6conv2dILt60ELt60ELt1ELt3ELt3ELt1ELt32ELt32ELt58ELt58ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit:43 %zext_ln89_7 = zext i6 %select_ln77

]]></Node>
<StgValue><ssdm name="zext_ln89_7"/></StgValue>
</operation>

<operation id="1567" st_id="84" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1331" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_Z6conv2dILt60ELt60ELt1ELt3ELt3ELt1ELt32ELt32ELt58ELt58ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit:57 %add_ln96_1 = add i15 %tmp_30_cast, i15 %zext_ln89_7

]]></Node>
<StgValue><ssdm name="add_ln96_1"/></StgValue>
</operation>

<operation id="1568" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1332" bw="64" op_0_bw="15">
<![CDATA[
_Z6conv2dILt60ELt60ELt1ELt3ELt3ELt1ELt32ELt32ELt58ELt58ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit:58 %zext_ln96_2 = zext i15 %add_ln96_1

]]></Node>
<StgValue><ssdm name="zext_ln96_2"/></StgValue>
</operation>

<operation id="1569" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1333" bw="15" op_0_bw="21" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z6conv2dILt60ELt60ELt1ELt3ELt3ELt1ELt32ELt32ELt58ELt58ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit:59 %layer_3_out_V_addr = getelementptr i21 %layer_3_out_V, i64 0, i64 %zext_ln96_2

]]></Node>
<StgValue><ssdm name="layer_3_out_V_addr"/></StgValue>
</operation>

<operation id="1570" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1334" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_Z6conv2dILt60ELt60ELt1ELt3ELt3ELt1ELt32ELt32ELt58ELt58ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit:60 %specloopname_ln80 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7

]]></Node>
<StgValue><ssdm name="specloopname_ln80"/></StgValue>
</operation>

<operation id="1571" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1339" bw="21" op_0_bw="20">
<![CDATA[
_Z6conv2dILt60ELt60ELt1ELt3ELt3ELt1ELt32ELt32ELt58ELt58ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit:65 %zext_ln89_1 = zext i20 %select_ln90

]]></Node>
<StgValue><ssdm name="zext_ln89_1"/></StgValue>
</operation>

<operation id="1572" st_id="84" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1340" bw="21" op_0_bw="17">
<![CDATA[
_Z6conv2dILt60ELt60ELt1ELt3ELt3ELt1ELt32ELt32ELt58ELt58ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit:66 %layer_2_out_V_load_2 = load i17 %layer_2_out_V_addr_3

]]></Node>
<StgValue><ssdm name="layer_2_out_V_load_2"/></StgValue>
</operation>

<operation id="1573" st_id="84" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1341" bw="1" op_0_bw="21" op_1_bw="21">
<![CDATA[
_Z6conv2dILt60ELt60ELt1ELt3ELt3ELt1ELt32ELt32ELt58ELt58ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit:67 %icmp_ln1494_1 = icmp_sgt  i21 %layer_2_out_V_load_2, i21 %zext_ln89_1

]]></Node>
<StgValue><ssdm name="icmp_ln1494_1"/></StgValue>
</operation>

<operation id="1574" st_id="84" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1342" bw="21" op_0_bw="1" op_1_bw="21" op_2_bw="21">
<![CDATA[
_Z6conv2dILt60ELt60ELt1ELt3ELt3ELt1ELt32ELt32ELt58ELt58ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit:68 %select_ln90_1 = select i1 %icmp_ln1494_1, i21 %layer_2_out_V_load_2, i21 %zext_ln89_1

]]></Node>
<StgValue><ssdm name="select_ln90_1"/></StgValue>
</operation>

<operation id="1575" st_id="84" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1344" bw="1" op_0_bw="21" op_1_bw="21">
<![CDATA[
_Z6conv2dILt60ELt60ELt1ELt3ELt3ELt1ELt32ELt32ELt58ELt58ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit:70 %icmp_ln1494_2 = icmp_sgt  i21 %layer_2_out_V_load_3, i21 %select_ln90_1

]]></Node>
<StgValue><ssdm name="icmp_ln1494_2"/></StgValue>
</operation>

<operation id="1576" st_id="84" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1345" bw="21" op_0_bw="1" op_1_bw="21" op_2_bw="21">
<![CDATA[
_Z6conv2dILt60ELt60ELt1ELt3ELt3ELt1ELt32ELt32ELt58ELt58ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit:71 %select_ln90_2 = select i1 %icmp_ln1494_2, i21 %layer_2_out_V_load_3, i21 %select_ln90_1

]]></Node>
<StgValue><ssdm name="select_ln90_2"/></StgValue>
</operation>

<operation id="1577" st_id="84" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1347" bw="1" op_0_bw="21" op_1_bw="21">
<![CDATA[
_Z6conv2dILt60ELt60ELt1ELt3ELt3ELt1ELt32ELt32ELt58ELt58ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit:73 %icmp_ln1494_3 = icmp_sgt  i21 %layer_2_out_V_load_4, i21 %select_ln90_2

]]></Node>
<StgValue><ssdm name="icmp_ln1494_3"/></StgValue>
</operation>

<operation id="1578" st_id="84" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1348" bw="21" op_0_bw="1" op_1_bw="21" op_2_bw="21">
<![CDATA[
_Z6conv2dILt60ELt60ELt1ELt3ELt3ELt1ELt32ELt32ELt58ELt58ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit:74 %select_ln90_3 = select i1 %icmp_ln1494_3, i21 %layer_2_out_V_load_4, i21 %select_ln90_2

]]></Node>
<StgValue><ssdm name="select_ln90_3"/></StgValue>
</operation>

<operation id="1579" st_id="84" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1349" bw="0" op_0_bw="21" op_1_bw="15">
<![CDATA[
_Z6conv2dILt60ELt60ELt1ELt3ELt3ELt1ELt32ELt32ELt58ELt58ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit:75 %store_ln96 = store i21 %select_ln90_3, i15 %layer_3_out_V_addr

]]></Node>
<StgValue><ssdm name="store_ln96"/></StgValue>
</operation>

<operation id="1580" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1353" bw="0" op_0_bw="0">
<![CDATA[
_Z6conv2dILt60ELt60ELt1ELt3ELt3ELt1ELt32ELt32ELt58ELt58ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit:79 %br_ln0 = br void %_Z6conv2dILt60ELt60ELt1ELt3ELt3ELt1ELt32ELt32ELt58ELt58ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="1581" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1355" bw="0" op_0_bw="0">
<![CDATA[
_Z13max_pooling2dILt58ELt58ELt32ELt29ELt29ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit.preheader.preheader:0 %br_ln27 = br void %_Z13max_pooling2dILt58ELt58ELt32ELt29ELt29ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit.preheader

]]></Node>
<StgValue><ssdm name="br_ln27"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="1582" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1357" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
_Z13max_pooling2dILt58ELt58ELt32ELt29ELt29ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit.preheader:0 %indvar_flatten93 = phi i10 %add_ln27_4, void, i10 0, void %_Z13max_pooling2dILt58ELt58ELt32ELt29ELt29ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit.preheader.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten93"/></StgValue>
</operation>

<operation id="1583" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1358" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
_Z13max_pooling2dILt58ELt58ELt32ELt29ELt29ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit.preheader:1 %i_4 = phi i5 %select_ln27_5, void, i5 1, void %_Z13max_pooling2dILt58ELt58ELt32ELt29ELt29ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit.preheader.preheader

]]></Node>
<StgValue><ssdm name="i_4"/></StgValue>
</operation>

<operation id="1584" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1359" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
_Z13max_pooling2dILt58ELt58ELt32ELt29ELt29ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit.preheader:2 %ii_3 = phi i5 %add_ln30_1, void, i5 1, void %_Z13max_pooling2dILt58ELt58ELt32ELt29ELt29ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit.preheader.preheader

]]></Node>
<StgValue><ssdm name="ii_3"/></StgValue>
</operation>

<operation id="1585" st_id="86" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1360" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_Z13max_pooling2dILt58ELt58ELt32ELt29ELt29ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit.preheader:3 %add_ln27_4 = add i10 %indvar_flatten93, i10 1

]]></Node>
<StgValue><ssdm name="add_ln27_4"/></StgValue>
</operation>

<operation id="1586" st_id="86" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1361" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
_Z13max_pooling2dILt58ELt58ELt32ELt29ELt29ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit.preheader:4 %icmp_ln27_1 = icmp_eq  i10 %indvar_flatten93, i10 729

]]></Node>
<StgValue><ssdm name="icmp_ln27_1"/></StgValue>
</operation>

<operation id="1587" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1362" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_Z13max_pooling2dILt58ELt58ELt32ELt29ELt29ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit.preheader:5 %br_ln27 = br i1 %icmp_ln27_1, void %_Z13max_pooling2dILt58ELt58ELt32ELt29ELt29ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit, void %_Z6conv2dILt29ELt29ELt32ELt3ELt3ELt32ELt32ELt32ELt27ELt27ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln27"/></StgValue>
</operation>

<operation id="1588" st_id="86" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1364" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_Z13max_pooling2dILt58ELt58ELt32ELt29ELt29ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit:0 %add_ln27_1 = add i5 %i_4, i5 1

]]></Node>
<StgValue><ssdm name="add_ln27_1"/></StgValue>
</operation>

<operation id="1589" st_id="86" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1367" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
_Z13max_pooling2dILt58ELt58ELt32ELt29ELt29ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit:3 %icmp_ln30_1 = icmp_eq  i5 %ii_3, i5 28

]]></Node>
<StgValue><ssdm name="icmp_ln30_1"/></StgValue>
</operation>

<operation id="1590" st_id="86" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1368" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
_Z13max_pooling2dILt58ELt58ELt32ELt29ELt29ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit:4 %select_ln27_3 = select i1 %icmp_ln30_1, i5 1, i5 %ii_3

]]></Node>
<StgValue><ssdm name="select_ln27_3"/></StgValue>
</operation>

<operation id="1591" st_id="86" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1369" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_Z13max_pooling2dILt58ELt58ELt32ELt29ELt29ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit:5 %empty_69 = add i5 %i_4, i5 31

]]></Node>
<StgValue><ssdm name="empty_69"/></StgValue>
</operation>

<operation id="1592" st_id="86" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1370" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
_Z13max_pooling2dILt58ELt58ELt32ELt29ELt29ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit:6 %select_ln27_4 = select i1 %icmp_ln30_1, i5 %i_4, i5 %empty_69

]]></Node>
<StgValue><ssdm name="select_ln27_4"/></StgValue>
</operation>

<operation id="1593" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1371" bw="10" op_0_bw="5">
<![CDATA[
_Z13max_pooling2dILt58ELt58ELt32ELt29ELt29ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit:7 %zext_ln727_34 = zext i5 %select_ln27_4

]]></Node>
<StgValue><ssdm name="zext_ln727_34"/></StgValue>
</operation>

<operation id="1594" st_id="86" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1372" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_Z13max_pooling2dILt58ELt58ELt32ELt29ELt29ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit:8 %mul_ln727_1 = mul i10 %zext_ln727_34, i10 27

]]></Node>
<StgValue><ssdm name="mul_ln727_1"/></StgValue>
</operation>

<operation id="1595" st_id="86" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1373" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
_Z13max_pooling2dILt58ELt58ELt32ELt29ELt29ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit:9 %select_ln27_5 = select i1 %icmp_ln30_1, i5 %add_ln27_1, i5 %i_4

]]></Node>
<StgValue><ssdm name="select_ln27_5"/></StgValue>
</operation>

<operation id="1596" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1895" bw="0" op_0_bw="0">
<![CDATA[
_Z6conv2dILt29ELt29ELt32ELt3ELt3ELt32ELt32ELt32ELt27ELt27ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit.preheader.preheader:0 %br_ln74 = br void %_Z6conv2dILt29ELt29ELt32ELt3ELt3ELt32ELt32ELt32ELt27ELt27ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit.preheader

]]></Node>
<StgValue><ssdm name="br_ln74"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="1597" st_id="87" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1372" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_Z13max_pooling2dILt58ELt58ELt32ELt29ELt29ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit:8 %mul_ln727_1 = mul i10 %zext_ln727_34, i10 27

]]></Node>
<StgValue><ssdm name="mul_ln727_1"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="1598" st_id="88" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1372" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_Z13max_pooling2dILt58ELt58ELt32ELt29ELt29ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit:8 %mul_ln727_1 = mul i10 %zext_ln727_34, i10 27

]]></Node>
<StgValue><ssdm name="mul_ln727_1"/></StgValue>
</operation>

<operation id="1599" st_id="88" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1375" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_Z13max_pooling2dILt58ELt58ELt32ELt29ELt29ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit:11 %empty_70 = add i5 %select_ln27_3, i5 31

]]></Node>
<StgValue><ssdm name="empty_70"/></StgValue>
</operation>

<operation id="1600" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1376" bw="10" op_0_bw="5">
<![CDATA[
_Z13max_pooling2dILt58ELt58ELt32ELt29ELt29ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit:12 %zext_ln727_35 = zext i5 %empty_70

]]></Node>
<StgValue><ssdm name="zext_ln727_35"/></StgValue>
</operation>

<operation id="1601" st_id="88" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1377" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_Z13max_pooling2dILt58ELt58ELt32ELt29ELt29ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit:13 %add_ln727_1 = add i10 %mul_ln727_1, i10 %zext_ln727_35

]]></Node>
<StgValue><ssdm name="add_ln727_1"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="1602" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1365" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_Z13max_pooling2dILt58ELt58ELt32ELt29ELt29ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit:1 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @conv2d1_conv2d2_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="1603" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1366" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
_Z13max_pooling2dILt58ELt58ELt32ELt29ELt29ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit:2 %empty_68 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 729, i64 729, i64 729

]]></Node>
<StgValue><ssdm name="empty_68"/></StgValue>
</operation>

<operation id="1604" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1374" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_Z13max_pooling2dILt58ELt58ELt32ELt29ELt29ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit:10 %specloopname_ln30 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16

]]></Node>
<StgValue><ssdm name="specloopname_ln30"/></StgValue>
</operation>

<operation id="1605" st_id="89" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1377" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_Z13max_pooling2dILt58ELt58ELt32ELt29ELt29ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit:13 %add_ln727_1 = add i10 %mul_ln727_1, i10 %zext_ln727_35

]]></Node>
<StgValue><ssdm name="add_ln727_1"/></StgValue>
</operation>

<operation id="1606" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1378" bw="15" op_0_bw="15" op_1_bw="10" op_2_bw="5">
<![CDATA[
_Z13max_pooling2dILt58ELt58ELt32ELt29ELt29ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit:14 %tmp_33 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i10.i5, i10 %add_ln727_1, i5 0

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="1607" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1379" bw="64" op_0_bw="15">
<![CDATA[
_Z13max_pooling2dILt58ELt58ELt32ELt29ELt29ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit:15 %zext_ln727_36 = zext i15 %tmp_33

]]></Node>
<StgValue><ssdm name="zext_ln727_36"/></StgValue>
</operation>

<operation id="1608" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1380" bw="15" op_0_bw="21" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13max_pooling2dILt58ELt58ELt32ELt29ELt29ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit:16 %layer_4_out_V_addr_6 = getelementptr i21 %layer_4_out_V, i64 0, i64 %zext_ln727_36

]]></Node>
<StgValue><ssdm name="layer_4_out_V_addr_6"/></StgValue>
</operation>

<operation id="1609" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1381" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_Z13max_pooling2dILt58ELt58ELt32ELt29ELt29ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit:17 %or_ln727_31 = or i15 %tmp_33, i15 1

]]></Node>
<StgValue><ssdm name="or_ln727_31"/></StgValue>
</operation>

<operation id="1610" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1382" bw="64" op_0_bw="15">
<![CDATA[
_Z13max_pooling2dILt58ELt58ELt32ELt29ELt29ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit:18 %zext_ln727_37 = zext i15 %or_ln727_31

]]></Node>
<StgValue><ssdm name="zext_ln727_37"/></StgValue>
</operation>

<operation id="1611" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1383" bw="15" op_0_bw="21" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13max_pooling2dILt58ELt58ELt32ELt29ELt29ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit:19 %layer_4_out_V_addr_7 = getelementptr i21 %layer_4_out_V, i64 0, i64 %zext_ln727_37

]]></Node>
<StgValue><ssdm name="layer_4_out_V_addr_7"/></StgValue>
</operation>

<operation id="1612" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1384" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_Z13max_pooling2dILt58ELt58ELt32ELt29ELt29ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit:20 %or_ln727_32 = or i15 %tmp_33, i15 2

]]></Node>
<StgValue><ssdm name="or_ln727_32"/></StgValue>
</operation>

<operation id="1613" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1385" bw="64" op_0_bw="15">
<![CDATA[
_Z13max_pooling2dILt58ELt58ELt32ELt29ELt29ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit:21 %zext_ln727_38 = zext i15 %or_ln727_32

]]></Node>
<StgValue><ssdm name="zext_ln727_38"/></StgValue>
</operation>

<operation id="1614" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1386" bw="15" op_0_bw="21" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13max_pooling2dILt58ELt58ELt32ELt29ELt29ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit:22 %layer_4_out_V_addr_8 = getelementptr i21 %layer_4_out_V, i64 0, i64 %zext_ln727_38

]]></Node>
<StgValue><ssdm name="layer_4_out_V_addr_8"/></StgValue>
</operation>

<operation id="1615" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1387" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_Z13max_pooling2dILt58ELt58ELt32ELt29ELt29ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit:23 %or_ln727_33 = or i15 %tmp_33, i15 3

]]></Node>
<StgValue><ssdm name="or_ln727_33"/></StgValue>
</operation>

<operation id="1616" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1388" bw="64" op_0_bw="15">
<![CDATA[
_Z13max_pooling2dILt58ELt58ELt32ELt29ELt29ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit:24 %zext_ln727_39 = zext i15 %or_ln727_33

]]></Node>
<StgValue><ssdm name="zext_ln727_39"/></StgValue>
</operation>

<operation id="1617" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1389" bw="15" op_0_bw="21" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13max_pooling2dILt58ELt58ELt32ELt29ELt29ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit:25 %layer_4_out_V_addr_9 = getelementptr i21 %layer_4_out_V, i64 0, i64 %zext_ln727_39

]]></Node>
<StgValue><ssdm name="layer_4_out_V_addr_9"/></StgValue>
</operation>

<operation id="1618" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1390" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_Z13max_pooling2dILt58ELt58ELt32ELt29ELt29ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit:26 %or_ln727_34 = or i15 %tmp_33, i15 4

]]></Node>
<StgValue><ssdm name="or_ln727_34"/></StgValue>
</operation>

<operation id="1619" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1391" bw="64" op_0_bw="15">
<![CDATA[
_Z13max_pooling2dILt58ELt58ELt32ELt29ELt29ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit:27 %zext_ln727_40 = zext i15 %or_ln727_34

]]></Node>
<StgValue><ssdm name="zext_ln727_40"/></StgValue>
</operation>

<operation id="1620" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1392" bw="15" op_0_bw="21" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13max_pooling2dILt58ELt58ELt32ELt29ELt29ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit:28 %layer_4_out_V_addr_10 = getelementptr i21 %layer_4_out_V, i64 0, i64 %zext_ln727_40

]]></Node>
<StgValue><ssdm name="layer_4_out_V_addr_10"/></StgValue>
</operation>

<operation id="1621" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1393" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_Z13max_pooling2dILt58ELt58ELt32ELt29ELt29ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit:29 %or_ln727_35 = or i15 %tmp_33, i15 5

]]></Node>
<StgValue><ssdm name="or_ln727_35"/></StgValue>
</operation>

<operation id="1622" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1394" bw="64" op_0_bw="15">
<![CDATA[
_Z13max_pooling2dILt58ELt58ELt32ELt29ELt29ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit:30 %zext_ln727_41 = zext i15 %or_ln727_35

]]></Node>
<StgValue><ssdm name="zext_ln727_41"/></StgValue>
</operation>

<operation id="1623" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1395" bw="15" op_0_bw="21" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13max_pooling2dILt58ELt58ELt32ELt29ELt29ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit:31 %layer_4_out_V_addr_11 = getelementptr i21 %layer_4_out_V, i64 0, i64 %zext_ln727_41

]]></Node>
<StgValue><ssdm name="layer_4_out_V_addr_11"/></StgValue>
</operation>

<operation id="1624" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1396" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_Z13max_pooling2dILt58ELt58ELt32ELt29ELt29ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit:32 %or_ln727_36 = or i15 %tmp_33, i15 6

]]></Node>
<StgValue><ssdm name="or_ln727_36"/></StgValue>
</operation>

<operation id="1625" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1397" bw="64" op_0_bw="15">
<![CDATA[
_Z13max_pooling2dILt58ELt58ELt32ELt29ELt29ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit:33 %zext_ln727_42 = zext i15 %or_ln727_36

]]></Node>
<StgValue><ssdm name="zext_ln727_42"/></StgValue>
</operation>

<operation id="1626" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1398" bw="15" op_0_bw="21" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13max_pooling2dILt58ELt58ELt32ELt29ELt29ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit:34 %layer_4_out_V_addr_12 = getelementptr i21 %layer_4_out_V, i64 0, i64 %zext_ln727_42

]]></Node>
<StgValue><ssdm name="layer_4_out_V_addr_12"/></StgValue>
</operation>

<operation id="1627" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1399" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_Z13max_pooling2dILt58ELt58ELt32ELt29ELt29ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit:35 %or_ln727_37 = or i15 %tmp_33, i15 7

]]></Node>
<StgValue><ssdm name="or_ln727_37"/></StgValue>
</operation>

<operation id="1628" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1400" bw="64" op_0_bw="15">
<![CDATA[
_Z13max_pooling2dILt58ELt58ELt32ELt29ELt29ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit:36 %zext_ln727_43 = zext i15 %or_ln727_37

]]></Node>
<StgValue><ssdm name="zext_ln727_43"/></StgValue>
</operation>

<operation id="1629" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1401" bw="15" op_0_bw="21" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13max_pooling2dILt58ELt58ELt32ELt29ELt29ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit:37 %layer_4_out_V_addr_13 = getelementptr i21 %layer_4_out_V, i64 0, i64 %zext_ln727_43

]]></Node>
<StgValue><ssdm name="layer_4_out_V_addr_13"/></StgValue>
</operation>

<operation id="1630" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1402" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_Z13max_pooling2dILt58ELt58ELt32ELt29ELt29ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit:38 %or_ln727_38 = or i15 %tmp_33, i15 8

]]></Node>
<StgValue><ssdm name="or_ln727_38"/></StgValue>
</operation>

<operation id="1631" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1403" bw="64" op_0_bw="15">
<![CDATA[
_Z13max_pooling2dILt58ELt58ELt32ELt29ELt29ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit:39 %zext_ln727_44 = zext i15 %or_ln727_38

]]></Node>
<StgValue><ssdm name="zext_ln727_44"/></StgValue>
</operation>

<operation id="1632" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1404" bw="15" op_0_bw="21" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13max_pooling2dILt58ELt58ELt32ELt29ELt29ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit:40 %layer_4_out_V_addr_14 = getelementptr i21 %layer_4_out_V, i64 0, i64 %zext_ln727_44

]]></Node>
<StgValue><ssdm name="layer_4_out_V_addr_14"/></StgValue>
</operation>

<operation id="1633" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1405" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_Z13max_pooling2dILt58ELt58ELt32ELt29ELt29ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit:41 %or_ln727_39 = or i15 %tmp_33, i15 9

]]></Node>
<StgValue><ssdm name="or_ln727_39"/></StgValue>
</operation>

<operation id="1634" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1406" bw="64" op_0_bw="15">
<![CDATA[
_Z13max_pooling2dILt58ELt58ELt32ELt29ELt29ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit:42 %zext_ln727_45 = zext i15 %or_ln727_39

]]></Node>
<StgValue><ssdm name="zext_ln727_45"/></StgValue>
</operation>

<operation id="1635" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1407" bw="15" op_0_bw="21" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13max_pooling2dILt58ELt58ELt32ELt29ELt29ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit:43 %layer_4_out_V_addr_15 = getelementptr i21 %layer_4_out_V, i64 0, i64 %zext_ln727_45

]]></Node>
<StgValue><ssdm name="layer_4_out_V_addr_15"/></StgValue>
</operation>

<operation id="1636" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1408" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_Z13max_pooling2dILt58ELt58ELt32ELt29ELt29ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit:44 %or_ln727_40 = or i15 %tmp_33, i15 10

]]></Node>
<StgValue><ssdm name="or_ln727_40"/></StgValue>
</operation>

<operation id="1637" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1409" bw="64" op_0_bw="15">
<![CDATA[
_Z13max_pooling2dILt58ELt58ELt32ELt29ELt29ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit:45 %zext_ln727_46 = zext i15 %or_ln727_40

]]></Node>
<StgValue><ssdm name="zext_ln727_46"/></StgValue>
</operation>

<operation id="1638" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1410" bw="15" op_0_bw="21" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13max_pooling2dILt58ELt58ELt32ELt29ELt29ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit:46 %layer_4_out_V_addr_16 = getelementptr i21 %layer_4_out_V, i64 0, i64 %zext_ln727_46

]]></Node>
<StgValue><ssdm name="layer_4_out_V_addr_16"/></StgValue>
</operation>

<operation id="1639" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1411" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_Z13max_pooling2dILt58ELt58ELt32ELt29ELt29ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit:47 %or_ln727_41 = or i15 %tmp_33, i15 11

]]></Node>
<StgValue><ssdm name="or_ln727_41"/></StgValue>
</operation>

<operation id="1640" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1412" bw="64" op_0_bw="15">
<![CDATA[
_Z13max_pooling2dILt58ELt58ELt32ELt29ELt29ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit:48 %zext_ln727_47 = zext i15 %or_ln727_41

]]></Node>
<StgValue><ssdm name="zext_ln727_47"/></StgValue>
</operation>

<operation id="1641" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1413" bw="15" op_0_bw="21" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13max_pooling2dILt58ELt58ELt32ELt29ELt29ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit:49 %layer_4_out_V_addr_17 = getelementptr i21 %layer_4_out_V, i64 0, i64 %zext_ln727_47

]]></Node>
<StgValue><ssdm name="layer_4_out_V_addr_17"/></StgValue>
</operation>

<operation id="1642" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1414" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_Z13max_pooling2dILt58ELt58ELt32ELt29ELt29ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit:50 %or_ln727_42 = or i15 %tmp_33, i15 12

]]></Node>
<StgValue><ssdm name="or_ln727_42"/></StgValue>
</operation>

<operation id="1643" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1415" bw="64" op_0_bw="15">
<![CDATA[
_Z13max_pooling2dILt58ELt58ELt32ELt29ELt29ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit:51 %zext_ln727_48 = zext i15 %or_ln727_42

]]></Node>
<StgValue><ssdm name="zext_ln727_48"/></StgValue>
</operation>

<operation id="1644" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1416" bw="15" op_0_bw="21" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13max_pooling2dILt58ELt58ELt32ELt29ELt29ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit:52 %layer_4_out_V_addr_18 = getelementptr i21 %layer_4_out_V, i64 0, i64 %zext_ln727_48

]]></Node>
<StgValue><ssdm name="layer_4_out_V_addr_18"/></StgValue>
</operation>

<operation id="1645" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1417" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_Z13max_pooling2dILt58ELt58ELt32ELt29ELt29ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit:53 %or_ln727_43 = or i15 %tmp_33, i15 13

]]></Node>
<StgValue><ssdm name="or_ln727_43"/></StgValue>
</operation>

<operation id="1646" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1418" bw="64" op_0_bw="15">
<![CDATA[
_Z13max_pooling2dILt58ELt58ELt32ELt29ELt29ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit:54 %zext_ln727_49 = zext i15 %or_ln727_43

]]></Node>
<StgValue><ssdm name="zext_ln727_49"/></StgValue>
</operation>

<operation id="1647" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1419" bw="15" op_0_bw="21" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13max_pooling2dILt58ELt58ELt32ELt29ELt29ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit:55 %layer_4_out_V_addr_19 = getelementptr i21 %layer_4_out_V, i64 0, i64 %zext_ln727_49

]]></Node>
<StgValue><ssdm name="layer_4_out_V_addr_19"/></StgValue>
</operation>

<operation id="1648" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1420" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_Z13max_pooling2dILt58ELt58ELt32ELt29ELt29ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit:56 %or_ln727_44 = or i15 %tmp_33, i15 14

]]></Node>
<StgValue><ssdm name="or_ln727_44"/></StgValue>
</operation>

<operation id="1649" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1421" bw="64" op_0_bw="15">
<![CDATA[
_Z13max_pooling2dILt58ELt58ELt32ELt29ELt29ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit:57 %zext_ln727_50 = zext i15 %or_ln727_44

]]></Node>
<StgValue><ssdm name="zext_ln727_50"/></StgValue>
</operation>

<operation id="1650" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1422" bw="15" op_0_bw="21" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13max_pooling2dILt58ELt58ELt32ELt29ELt29ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit:58 %layer_4_out_V_addr_20 = getelementptr i21 %layer_4_out_V, i64 0, i64 %zext_ln727_50

]]></Node>
<StgValue><ssdm name="layer_4_out_V_addr_20"/></StgValue>
</operation>

<operation id="1651" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1423" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_Z13max_pooling2dILt58ELt58ELt32ELt29ELt29ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit:59 %or_ln727_45 = or i15 %tmp_33, i15 15

]]></Node>
<StgValue><ssdm name="or_ln727_45"/></StgValue>
</operation>

<operation id="1652" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1424" bw="64" op_0_bw="15">
<![CDATA[
_Z13max_pooling2dILt58ELt58ELt32ELt29ELt29ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit:60 %zext_ln727_51 = zext i15 %or_ln727_45

]]></Node>
<StgValue><ssdm name="zext_ln727_51"/></StgValue>
</operation>

<operation id="1653" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1425" bw="15" op_0_bw="21" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13max_pooling2dILt58ELt58ELt32ELt29ELt29ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit:61 %layer_4_out_V_addr_21 = getelementptr i21 %layer_4_out_V, i64 0, i64 %zext_ln727_51

]]></Node>
<StgValue><ssdm name="layer_4_out_V_addr_21"/></StgValue>
</operation>

<operation id="1654" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1426" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_Z13max_pooling2dILt58ELt58ELt32ELt29ELt29ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit:62 %or_ln727_46 = or i15 %tmp_33, i15 16

]]></Node>
<StgValue><ssdm name="or_ln727_46"/></StgValue>
</operation>

<operation id="1655" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1427" bw="64" op_0_bw="15">
<![CDATA[
_Z13max_pooling2dILt58ELt58ELt32ELt29ELt29ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit:63 %zext_ln727_52 = zext i15 %or_ln727_46

]]></Node>
<StgValue><ssdm name="zext_ln727_52"/></StgValue>
</operation>

<operation id="1656" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1428" bw="15" op_0_bw="21" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13max_pooling2dILt58ELt58ELt32ELt29ELt29ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit:64 %layer_4_out_V_addr_22 = getelementptr i21 %layer_4_out_V, i64 0, i64 %zext_ln727_52

]]></Node>
<StgValue><ssdm name="layer_4_out_V_addr_22"/></StgValue>
</operation>

<operation id="1657" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1429" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_Z13max_pooling2dILt58ELt58ELt32ELt29ELt29ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit:65 %or_ln727_47 = or i15 %tmp_33, i15 17

]]></Node>
<StgValue><ssdm name="or_ln727_47"/></StgValue>
</operation>

<operation id="1658" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1430" bw="64" op_0_bw="15">
<![CDATA[
_Z13max_pooling2dILt58ELt58ELt32ELt29ELt29ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit:66 %zext_ln727_53 = zext i15 %or_ln727_47

]]></Node>
<StgValue><ssdm name="zext_ln727_53"/></StgValue>
</operation>

<operation id="1659" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1431" bw="15" op_0_bw="21" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13max_pooling2dILt58ELt58ELt32ELt29ELt29ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit:67 %layer_4_out_V_addr_23 = getelementptr i21 %layer_4_out_V, i64 0, i64 %zext_ln727_53

]]></Node>
<StgValue><ssdm name="layer_4_out_V_addr_23"/></StgValue>
</operation>

<operation id="1660" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1432" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_Z13max_pooling2dILt58ELt58ELt32ELt29ELt29ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit:68 %or_ln727_48 = or i15 %tmp_33, i15 18

]]></Node>
<StgValue><ssdm name="or_ln727_48"/></StgValue>
</operation>

<operation id="1661" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1433" bw="64" op_0_bw="15">
<![CDATA[
_Z13max_pooling2dILt58ELt58ELt32ELt29ELt29ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit:69 %zext_ln727_54 = zext i15 %or_ln727_48

]]></Node>
<StgValue><ssdm name="zext_ln727_54"/></StgValue>
</operation>

<operation id="1662" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1434" bw="15" op_0_bw="21" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13max_pooling2dILt58ELt58ELt32ELt29ELt29ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit:70 %layer_4_out_V_addr_24 = getelementptr i21 %layer_4_out_V, i64 0, i64 %zext_ln727_54

]]></Node>
<StgValue><ssdm name="layer_4_out_V_addr_24"/></StgValue>
</operation>

<operation id="1663" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1435" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_Z13max_pooling2dILt58ELt58ELt32ELt29ELt29ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit:71 %or_ln727_49 = or i15 %tmp_33, i15 19

]]></Node>
<StgValue><ssdm name="or_ln727_49"/></StgValue>
</operation>

<operation id="1664" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1436" bw="64" op_0_bw="15">
<![CDATA[
_Z13max_pooling2dILt58ELt58ELt32ELt29ELt29ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit:72 %zext_ln727_55 = zext i15 %or_ln727_49

]]></Node>
<StgValue><ssdm name="zext_ln727_55"/></StgValue>
</operation>

<operation id="1665" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1437" bw="15" op_0_bw="21" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13max_pooling2dILt58ELt58ELt32ELt29ELt29ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit:73 %layer_4_out_V_addr_25 = getelementptr i21 %layer_4_out_V, i64 0, i64 %zext_ln727_55

]]></Node>
<StgValue><ssdm name="layer_4_out_V_addr_25"/></StgValue>
</operation>

<operation id="1666" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1438" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_Z13max_pooling2dILt58ELt58ELt32ELt29ELt29ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit:74 %or_ln727_50 = or i15 %tmp_33, i15 20

]]></Node>
<StgValue><ssdm name="or_ln727_50"/></StgValue>
</operation>

<operation id="1667" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1439" bw="64" op_0_bw="15">
<![CDATA[
_Z13max_pooling2dILt58ELt58ELt32ELt29ELt29ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit:75 %zext_ln727_56 = zext i15 %or_ln727_50

]]></Node>
<StgValue><ssdm name="zext_ln727_56"/></StgValue>
</operation>

<operation id="1668" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1440" bw="15" op_0_bw="21" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13max_pooling2dILt58ELt58ELt32ELt29ELt29ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit:76 %layer_4_out_V_addr_26 = getelementptr i21 %layer_4_out_V, i64 0, i64 %zext_ln727_56

]]></Node>
<StgValue><ssdm name="layer_4_out_V_addr_26"/></StgValue>
</operation>

<operation id="1669" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1441" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_Z13max_pooling2dILt58ELt58ELt32ELt29ELt29ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit:77 %or_ln727_51 = or i15 %tmp_33, i15 21

]]></Node>
<StgValue><ssdm name="or_ln727_51"/></StgValue>
</operation>

<operation id="1670" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1442" bw="64" op_0_bw="15">
<![CDATA[
_Z13max_pooling2dILt58ELt58ELt32ELt29ELt29ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit:78 %zext_ln727_57 = zext i15 %or_ln727_51

]]></Node>
<StgValue><ssdm name="zext_ln727_57"/></StgValue>
</operation>

<operation id="1671" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1443" bw="15" op_0_bw="21" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13max_pooling2dILt58ELt58ELt32ELt29ELt29ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit:79 %layer_4_out_V_addr_27 = getelementptr i21 %layer_4_out_V, i64 0, i64 %zext_ln727_57

]]></Node>
<StgValue><ssdm name="layer_4_out_V_addr_27"/></StgValue>
</operation>

<operation id="1672" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1444" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_Z13max_pooling2dILt58ELt58ELt32ELt29ELt29ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit:80 %or_ln727_52 = or i15 %tmp_33, i15 22

]]></Node>
<StgValue><ssdm name="or_ln727_52"/></StgValue>
</operation>

<operation id="1673" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1445" bw="64" op_0_bw="15">
<![CDATA[
_Z13max_pooling2dILt58ELt58ELt32ELt29ELt29ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit:81 %zext_ln727_58 = zext i15 %or_ln727_52

]]></Node>
<StgValue><ssdm name="zext_ln727_58"/></StgValue>
</operation>

<operation id="1674" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1446" bw="15" op_0_bw="21" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13max_pooling2dILt58ELt58ELt32ELt29ELt29ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit:82 %layer_4_out_V_addr_28 = getelementptr i21 %layer_4_out_V, i64 0, i64 %zext_ln727_58

]]></Node>
<StgValue><ssdm name="layer_4_out_V_addr_28"/></StgValue>
</operation>

<operation id="1675" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1447" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_Z13max_pooling2dILt58ELt58ELt32ELt29ELt29ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit:83 %or_ln727_53 = or i15 %tmp_33, i15 23

]]></Node>
<StgValue><ssdm name="or_ln727_53"/></StgValue>
</operation>

<operation id="1676" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1448" bw="64" op_0_bw="15">
<![CDATA[
_Z13max_pooling2dILt58ELt58ELt32ELt29ELt29ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit:84 %zext_ln727_59 = zext i15 %or_ln727_53

]]></Node>
<StgValue><ssdm name="zext_ln727_59"/></StgValue>
</operation>

<operation id="1677" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1449" bw="15" op_0_bw="21" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13max_pooling2dILt58ELt58ELt32ELt29ELt29ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit:85 %layer_4_out_V_addr_29 = getelementptr i21 %layer_4_out_V, i64 0, i64 %zext_ln727_59

]]></Node>
<StgValue><ssdm name="layer_4_out_V_addr_29"/></StgValue>
</operation>

<operation id="1678" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1450" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_Z13max_pooling2dILt58ELt58ELt32ELt29ELt29ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit:86 %or_ln727_54 = or i15 %tmp_33, i15 24

]]></Node>
<StgValue><ssdm name="or_ln727_54"/></StgValue>
</operation>

<operation id="1679" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1451" bw="64" op_0_bw="15">
<![CDATA[
_Z13max_pooling2dILt58ELt58ELt32ELt29ELt29ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit:87 %zext_ln727_60 = zext i15 %or_ln727_54

]]></Node>
<StgValue><ssdm name="zext_ln727_60"/></StgValue>
</operation>

<operation id="1680" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1452" bw="15" op_0_bw="21" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13max_pooling2dILt58ELt58ELt32ELt29ELt29ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit:88 %layer_4_out_V_addr_30 = getelementptr i21 %layer_4_out_V, i64 0, i64 %zext_ln727_60

]]></Node>
<StgValue><ssdm name="layer_4_out_V_addr_30"/></StgValue>
</operation>

<operation id="1681" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1453" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_Z13max_pooling2dILt58ELt58ELt32ELt29ELt29ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit:89 %or_ln727_55 = or i15 %tmp_33, i15 25

]]></Node>
<StgValue><ssdm name="or_ln727_55"/></StgValue>
</operation>

<operation id="1682" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1454" bw="64" op_0_bw="15">
<![CDATA[
_Z13max_pooling2dILt58ELt58ELt32ELt29ELt29ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit:90 %zext_ln727_61 = zext i15 %or_ln727_55

]]></Node>
<StgValue><ssdm name="zext_ln727_61"/></StgValue>
</operation>

<operation id="1683" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1455" bw="15" op_0_bw="21" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13max_pooling2dILt58ELt58ELt32ELt29ELt29ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit:91 %layer_4_out_V_addr_31 = getelementptr i21 %layer_4_out_V, i64 0, i64 %zext_ln727_61

]]></Node>
<StgValue><ssdm name="layer_4_out_V_addr_31"/></StgValue>
</operation>

<operation id="1684" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1456" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_Z13max_pooling2dILt58ELt58ELt32ELt29ELt29ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit:92 %or_ln727_56 = or i15 %tmp_33, i15 26

]]></Node>
<StgValue><ssdm name="or_ln727_56"/></StgValue>
</operation>

<operation id="1685" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1457" bw="64" op_0_bw="15">
<![CDATA[
_Z13max_pooling2dILt58ELt58ELt32ELt29ELt29ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit:93 %zext_ln727_62 = zext i15 %or_ln727_56

]]></Node>
<StgValue><ssdm name="zext_ln727_62"/></StgValue>
</operation>

<operation id="1686" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1458" bw="15" op_0_bw="21" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13max_pooling2dILt58ELt58ELt32ELt29ELt29ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit:94 %layer_4_out_V_addr_32 = getelementptr i21 %layer_4_out_V, i64 0, i64 %zext_ln727_62

]]></Node>
<StgValue><ssdm name="layer_4_out_V_addr_32"/></StgValue>
</operation>

<operation id="1687" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1459" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_Z13max_pooling2dILt58ELt58ELt32ELt29ELt29ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit:95 %or_ln727_57 = or i15 %tmp_33, i15 27

]]></Node>
<StgValue><ssdm name="or_ln727_57"/></StgValue>
</operation>

<operation id="1688" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1460" bw="64" op_0_bw="15">
<![CDATA[
_Z13max_pooling2dILt58ELt58ELt32ELt29ELt29ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit:96 %zext_ln727_63 = zext i15 %or_ln727_57

]]></Node>
<StgValue><ssdm name="zext_ln727_63"/></StgValue>
</operation>

<operation id="1689" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1461" bw="15" op_0_bw="21" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13max_pooling2dILt58ELt58ELt32ELt29ELt29ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit:97 %layer_4_out_V_addr_33 = getelementptr i21 %layer_4_out_V, i64 0, i64 %zext_ln727_63

]]></Node>
<StgValue><ssdm name="layer_4_out_V_addr_33"/></StgValue>
</operation>

<operation id="1690" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1462" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_Z13max_pooling2dILt58ELt58ELt32ELt29ELt29ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit:98 %or_ln727_58 = or i15 %tmp_33, i15 28

]]></Node>
<StgValue><ssdm name="or_ln727_58"/></StgValue>
</operation>

<operation id="1691" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1463" bw="64" op_0_bw="15">
<![CDATA[
_Z13max_pooling2dILt58ELt58ELt32ELt29ELt29ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit:99 %zext_ln727_64 = zext i15 %or_ln727_58

]]></Node>
<StgValue><ssdm name="zext_ln727_64"/></StgValue>
</operation>

<operation id="1692" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1464" bw="15" op_0_bw="21" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13max_pooling2dILt58ELt58ELt32ELt29ELt29ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit:100 %layer_4_out_V_addr_34 = getelementptr i21 %layer_4_out_V, i64 0, i64 %zext_ln727_64

]]></Node>
<StgValue><ssdm name="layer_4_out_V_addr_34"/></StgValue>
</operation>

<operation id="1693" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1465" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_Z13max_pooling2dILt58ELt58ELt32ELt29ELt29ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit:101 %or_ln727_59 = or i15 %tmp_33, i15 29

]]></Node>
<StgValue><ssdm name="or_ln727_59"/></StgValue>
</operation>

<operation id="1694" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1466" bw="64" op_0_bw="15">
<![CDATA[
_Z13max_pooling2dILt58ELt58ELt32ELt29ELt29ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit:102 %zext_ln727_65 = zext i15 %or_ln727_59

]]></Node>
<StgValue><ssdm name="zext_ln727_65"/></StgValue>
</operation>

<operation id="1695" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1467" bw="15" op_0_bw="21" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13max_pooling2dILt58ELt58ELt32ELt29ELt29ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit:103 %layer_4_out_V_addr_35 = getelementptr i21 %layer_4_out_V, i64 0, i64 %zext_ln727_65

]]></Node>
<StgValue><ssdm name="layer_4_out_V_addr_35"/></StgValue>
</operation>

<operation id="1696" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1468" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_Z13max_pooling2dILt58ELt58ELt32ELt29ELt29ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit:104 %or_ln727_60 = or i15 %tmp_33, i15 30

]]></Node>
<StgValue><ssdm name="or_ln727_60"/></StgValue>
</operation>

<operation id="1697" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1469" bw="64" op_0_bw="15">
<![CDATA[
_Z13max_pooling2dILt58ELt58ELt32ELt29ELt29ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit:105 %zext_ln727_66 = zext i15 %or_ln727_60

]]></Node>
<StgValue><ssdm name="zext_ln727_66"/></StgValue>
</operation>

<operation id="1698" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1470" bw="15" op_0_bw="21" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13max_pooling2dILt58ELt58ELt32ELt29ELt29ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit:106 %layer_4_out_V_addr_36 = getelementptr i21 %layer_4_out_V, i64 0, i64 %zext_ln727_66

]]></Node>
<StgValue><ssdm name="layer_4_out_V_addr_36"/></StgValue>
</operation>

<operation id="1699" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1471" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_Z13max_pooling2dILt58ELt58ELt32ELt29ELt29ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit:107 %or_ln727_61 = or i15 %tmp_33, i15 31

]]></Node>
<StgValue><ssdm name="or_ln727_61"/></StgValue>
</operation>

<operation id="1700" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1472" bw="64" op_0_bw="15">
<![CDATA[
_Z13max_pooling2dILt58ELt58ELt32ELt29ELt29ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit:108 %zext_ln727_67 = zext i15 %or_ln727_61

]]></Node>
<StgValue><ssdm name="zext_ln727_67"/></StgValue>
</operation>

<operation id="1701" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1473" bw="15" op_0_bw="21" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13max_pooling2dILt58ELt58ELt32ELt29ELt29ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit:109 %layer_4_out_V_addr_37 = getelementptr i21 %layer_4_out_V, i64 0, i64 %zext_ln727_67

]]></Node>
<StgValue><ssdm name="layer_4_out_V_addr_37"/></StgValue>
</operation>

<operation id="1702" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1474" bw="0" op_0_bw="0">
<![CDATA[
_Z13max_pooling2dILt58ELt58ELt32ELt29ELt29ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit:110 %br_ln33 = br void

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="1703" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1476" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
:0 %iii_2 = phi i6 %add_ln33_1, void %.split66, i6 0, void %_Z13max_pooling2dILt58ELt58ELt32ELt29ELt29ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit

]]></Node>
<StgValue><ssdm name="iii_2"/></StgValue>
</operation>

<operation id="1704" st_id="90" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1477" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1 %add_ln33_1 = add i6 %iii_2, i6 1

]]></Node>
<StgValue><ssdm name="add_ln33_1"/></StgValue>
</operation>

<operation id="1705" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1478" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="1706" st_id="90" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1479" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:3 %icmp_ln33_1 = icmp_eq  i6 %iii_2, i6 32

]]></Node>
<StgValue><ssdm name="icmp_ln33_1"/></StgValue>
</operation>

<operation id="1707" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1480" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4 %empty_61 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32

]]></Node>
<StgValue><ssdm name="empty_61"/></StgValue>
</operation>

<operation id="1708" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1481" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln33 = br i1 %icmp_ln33_1, void %.split66, void %.preheader29.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>

<operation id="1709" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1483" bw="64" op_0_bw="6">
<![CDATA[
.split66:0 %iii_2_cast = zext i6 %iii_2

]]></Node>
<StgValue><ssdm name="iii_2_cast"/></StgValue>
</operation>

<operation id="1710" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1489" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split66:6 %layer_4_bias_V_addr = getelementptr i12 %layer_4_bias_V, i64 0, i64 %iii_2_cast

]]></Node>
<StgValue><ssdm name="layer_4_bias_V_addr"/></StgValue>
</operation>

<operation id="1711" st_id="90" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1490" bw="12" op_0_bw="5">
<![CDATA[
.split66:7 %layer_4_bias_V_load = load i5 %layer_4_bias_V_addr

]]></Node>
<StgValue><ssdm name="layer_4_bias_V_load"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="1712" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1484" bw="15" op_0_bw="6">
<![CDATA[
.split66:1 %zext_ln36_2 = zext i6 %iii_2

]]></Node>
<StgValue><ssdm name="zext_ln36_2"/></StgValue>
</operation>

<operation id="1713" st_id="91" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1485" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split66:2 %add_ln36_1 = add i15 %tmp_33, i15 %zext_ln36_2

]]></Node>
<StgValue><ssdm name="add_ln36_1"/></StgValue>
</operation>

<operation id="1714" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1486" bw="64" op_0_bw="15">
<![CDATA[
.split66:3 %zext_ln36_3 = zext i15 %add_ln36_1

]]></Node>
<StgValue><ssdm name="zext_ln36_3"/></StgValue>
</operation>

<operation id="1715" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1487" bw="15" op_0_bw="21" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split66:4 %layer_4_out_V_addr = getelementptr i21 %layer_4_out_V, i64 0, i64 %zext_ln36_3

]]></Node>
<StgValue><ssdm name="layer_4_out_V_addr"/></StgValue>
</operation>

<operation id="1716" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1488" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split66:5 %specloopname_ln33 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3

]]></Node>
<StgValue><ssdm name="specloopname_ln33"/></StgValue>
</operation>

<operation id="1717" st_id="91" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1490" bw="12" op_0_bw="5">
<![CDATA[
.split66:7 %layer_4_bias_V_load = load i5 %layer_4_bias_V_addr

]]></Node>
<StgValue><ssdm name="layer_4_bias_V_load"/></StgValue>
</operation>

<operation id="1718" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1491" bw="21" op_0_bw="12">
<![CDATA[
.split66:8 %sext_ln36_1 = sext i12 %layer_4_bias_V_load

]]></Node>
<StgValue><ssdm name="sext_ln36_1"/></StgValue>
</operation>

<operation id="1719" st_id="91" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1492" bw="0" op_0_bw="21" op_1_bw="15">
<![CDATA[
.split66:9 %store_ln36 = store i21 %sext_ln36_1, i15 %layer_4_out_V_addr

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="1720" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1493" bw="0" op_0_bw="0">
<![CDATA[
.split66:10 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="1721" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1495" bw="0" op_0_bw="0">
<![CDATA[
.preheader29.preheader.preheader:0 %br_ln39 = br void %.preheader29.preheader

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="1722" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1497" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
.preheader29.preheader:0 %indvar_flatten82 = phi i9 %add_ln39_2, void %.preheader29, i9 0, void %.preheader29.preheader.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten82"/></StgValue>
</operation>

<operation id="1723" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1498" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
.preheader29.preheader:1 %iv = phi i6 %select_ln39_1, void %.preheader29, i6 0, void %.preheader29.preheader.preheader

]]></Node>
<StgValue><ssdm name="iv"/></StgValue>
</operation>

<operation id="1724" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1499" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader29.preheader:2 %indvar_flatten60 = phi i4 %select_ln42_6, void %.preheader29, i4 0, void %.preheader29.preheader.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten60"/></StgValue>
</operation>

<operation id="1725" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1500" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader29.preheader:3 %v = phi i3 %select_ln42_4, void %.preheader29, i3 7, void %.preheader29.preheader.preheader

]]></Node>
<StgValue><ssdm name="v"/></StgValue>
</operation>

<operation id="1726" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1501" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader29.preheader:4 %vi = phi i3 %indvars_iv_next692, void %.preheader29, i3 7, void %.preheader29.preheader.preheader

]]></Node>
<StgValue><ssdm name="vi"/></StgValue>
</operation>

<operation id="1727" st_id="93" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1502" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader29.preheader:5 %add_ln39_2 = add i9 %indvar_flatten82, i9 1

]]></Node>
<StgValue><ssdm name="add_ln39_2"/></StgValue>
</operation>

<operation id="1728" st_id="93" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1503" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader29.preheader:6 %indvars_iv_next696 = add i3 %v, i3 1

]]></Node>
<StgValue><ssdm name="indvars_iv_next696"/></StgValue>
</operation>

<operation id="1729" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1504" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader29.preheader:7 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="1730" st_id="93" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1505" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader29.preheader:8 %icmp_ln39 = icmp_eq  i9 %indvar_flatten82, i9 288

]]></Node>
<StgValue><ssdm name="icmp_ln39"/></StgValue>
</operation>

<operation id="1731" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1506" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader29.preheader:9 %br_ln39 = br i1 %icmp_ln39, void %.preheader29, void %.preheader28.preheader

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>

<operation id="1732" st_id="93" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1508" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader29:0 %add_ln39 = add i6 %iv, i6 1

]]></Node>
<StgValue><ssdm name="add_ln39"/></StgValue>
</operation>

<operation id="1733" st_id="93" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1511" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader29:3 %icmp_ln42_1 = icmp_eq  i4 %indvar_flatten60, i4 9

]]></Node>
<StgValue><ssdm name="icmp_ln42_1"/></StgValue>
</operation>

<operation id="1734" st_id="93" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1512" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader29:4 %select_ln39 = select i1 %icmp_ln42_1, i3 7, i3 %v

]]></Node>
<StgValue><ssdm name="select_ln39"/></StgValue>
</operation>

<operation id="1735" st_id="93" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1513" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader29:5 %select_ln39_1 = select i1 %icmp_ln42_1, i6 %add_ln39, i6 %iv

]]></Node>
<StgValue><ssdm name="select_ln39_1"/></StgValue>
</operation>

<operation id="1736" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1514" bw="9" op_0_bw="6">
<![CDATA[
.preheader29:6 %zext_ln42 = zext i6 %select_ln39_1

]]></Node>
<StgValue><ssdm name="zext_ln42"/></StgValue>
</operation>

<operation id="1737" st_id="93" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1516" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader29:8 %select_ln39_2 = select i1 %icmp_ln42_1, i3 0, i3 %indvars_iv_next696

]]></Node>
<StgValue><ssdm name="select_ln39_2"/></StgValue>
</operation>

<operation id="1738" st_id="93" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1518" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader29:10 %xor_ln39 = xor i1 %icmp_ln42_1, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln39"/></StgValue>
</operation>

<operation id="1739" st_id="93" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1519" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader29:11 %icmp_ln45_1 = icmp_eq  i3 %vi, i3 2

]]></Node>
<StgValue><ssdm name="icmp_ln45_1"/></StgValue>
</operation>

<operation id="1740" st_id="93" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1520" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader29:12 %and_ln39 = and i1 %icmp_ln45_1, i1 %xor_ln39

]]></Node>
<StgValue><ssdm name="and_ln39"/></StgValue>
</operation>

<operation id="1741" st_id="93" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1521" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader29:13 %indvars_iv_next696_dup = add i3 %select_ln39, i3 1

]]></Node>
<StgValue><ssdm name="indvars_iv_next696_dup"/></StgValue>
</operation>

<operation id="1742" st_id="93" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1523" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader29:15 %or_ln42 = or i1 %and_ln39, i1 %icmp_ln42_1

]]></Node>
<StgValue><ssdm name="or_ln42"/></StgValue>
</operation>

<operation id="1743" st_id="93" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1524" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader29:16 %select_ln42_3 = select i1 %or_ln42, i3 7, i3 %vi

]]></Node>
<StgValue><ssdm name="select_ln42_3"/></StgValue>
</operation>

<operation id="1744" st_id="93" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1525" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader29:17 %select_ln42_4 = select i1 %and_ln39, i3 %indvars_iv_next696_dup, i3 %select_ln39

]]></Node>
<StgValue><ssdm name="select_ln42_4"/></StgValue>
</operation>

<operation id="1745" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1526" bw="5" op_0_bw="3">
<![CDATA[
.preheader29:18 %sext_ln42_1 = sext i3 %select_ln42_4

]]></Node>
<StgValue><ssdm name="sext_ln42_1"/></StgValue>
</operation>

<operation id="1746" st_id="93" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1527" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader29:19 %add_ln42_2 = add i5 %select_ln27_5, i5 %sext_ln42_1

]]></Node>
<StgValue><ssdm name="add_ln42_2"/></StgValue>
</operation>

<operation id="1747" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1528" bw="10" op_0_bw="5">
<![CDATA[
.preheader29:20 %add_ln42_2_cast = zext i5 %add_ln42_2

]]></Node>
<StgValue><ssdm name="add_ln42_2_cast"/></StgValue>
</operation>

<operation id="1748" st_id="93" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1529" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader29:21 %empty_63 = mul i10 %add_ln42_2_cast, i10 29

]]></Node>
<StgValue><ssdm name="empty_63"/></StgValue>
</operation>

<operation id="1749" st_id="93" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1530" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader29:22 %indvars_iv_next696_mid1 = add i3 %select_ln39, i3 2

]]></Node>
<StgValue><ssdm name="indvars_iv_next696_mid1"/></StgValue>
</operation>

<operation id="1750" st_id="93" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1531" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader29:23 %select_ln42_5 = select i1 %and_ln39, i3 %indvars_iv_next696_mid1, i3 %select_ln39_2

]]></Node>
<StgValue><ssdm name="select_ln42_5"/></StgValue>
</operation>

<operation id="1751" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1532" bw="4" op_0_bw="3">
<![CDATA[
.preheader29:24 %zext_ln1118_5 = zext i3 %select_ln42_5

]]></Node>
<StgValue><ssdm name="zext_ln1118_5"/></StgValue>
</operation>

<operation id="1752" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1533" bw="2" op_0_bw="3">
<![CDATA[
.preheader29:25 %trunc_ln1118_1 = trunc i3 %select_ln42_5

]]></Node>
<StgValue><ssdm name="trunc_ln1118_1"/></StgValue>
</operation>

<operation id="1753" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1534" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
.preheader29:26 %p_shl2_cast = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %trunc_ln1118_1, i2 0

]]></Node>
<StgValue><ssdm name="p_shl2_cast"/></StgValue>
</operation>

<operation id="1754" st_id="93" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1535" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader29:27 %sub_ln1118_1 = sub i4 %p_shl2_cast, i4 %zext_ln1118_5

]]></Node>
<StgValue><ssdm name="sub_ln1118_1"/></StgValue>
</operation>

<operation id="1755" st_id="93" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1546" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader29:38 %indvars_iv_next692 = add i3 %select_ln42_3, i3 1

]]></Node>
<StgValue><ssdm name="indvars_iv_next692"/></StgValue>
</operation>

<operation id="1756" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1547" bw="4" op_0_bw="3">
<![CDATA[
.preheader29:39 %zext_ln1118_6 = zext i3 %indvars_iv_next692

]]></Node>
<StgValue><ssdm name="zext_ln1118_6"/></StgValue>
</operation>

<operation id="1757" st_id="93" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1548" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader29:40 %add_ln1118_1 = add i4 %sub_ln1118_1, i4 %zext_ln1118_6

]]></Node>
<StgValue><ssdm name="add_ln1118_1"/></StgValue>
</operation>

<operation id="1758" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1549" bw="9" op_0_bw="9" op_1_bw="4" op_2_bw="5">
<![CDATA[
.preheader29:41 %tmp_57_cast = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i4.i5, i4 %add_ln1118_1, i5 0

]]></Node>
<StgValue><ssdm name="tmp_57_cast"/></StgValue>
</operation>

<operation id="1759" st_id="93" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1550" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader29:42 %add_ln1118_2 = add i9 %tmp_57_cast, i9 %zext_ln42

]]></Node>
<StgValue><ssdm name="add_ln1118_2"/></StgValue>
</operation>

<operation id="1760" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1551" bw="64" op_0_bw="9">
<![CDATA[
.preheader29:43 %zext_ln1118_7 = zext i9 %add_ln1118_2

]]></Node>
<StgValue><ssdm name="zext_ln1118_7"/></StgValue>
</operation>

<operation id="1761" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1552" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader29:44 %layer_4_weights_V_0_addr = getelementptr i16 %layer_4_weights_V_0, i64 0, i64 %zext_ln1118_7

]]></Node>
<StgValue><ssdm name="layer_4_weights_V_0_addr"/></StgValue>
</operation>

<operation id="1762" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1553" bw="9" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader29:45 %layer_4_weights_V_1_addr = getelementptr i14 %layer_4_weights_V_1, i64 0, i64 %zext_ln1118_7

]]></Node>
<StgValue><ssdm name="layer_4_weights_V_1_addr"/></StgValue>
</operation>

<operation id="1763" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1554" bw="9" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader29:46 %layer_4_weights_V_10_addr = getelementptr i14 %layer_4_weights_V_10, i64 0, i64 %zext_ln1118_7

]]></Node>
<StgValue><ssdm name="layer_4_weights_V_10_addr"/></StgValue>
</operation>

<operation id="1764" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1555" bw="9" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader29:47 %layer_4_weights_V_11_addr = getelementptr i14 %layer_4_weights_V_11, i64 0, i64 %zext_ln1118_7

]]></Node>
<StgValue><ssdm name="layer_4_weights_V_11_addr"/></StgValue>
</operation>

<operation id="1765" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1556" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader29:48 %layer_4_weights_V_12_addr = getelementptr i16 %layer_4_weights_V_12, i64 0, i64 %zext_ln1118_7

]]></Node>
<StgValue><ssdm name="layer_4_weights_V_12_addr"/></StgValue>
</operation>

<operation id="1766" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1557" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader29:49 %layer_4_weights_V_13_addr = getelementptr i16 %layer_4_weights_V_13, i64 0, i64 %zext_ln1118_7

]]></Node>
<StgValue><ssdm name="layer_4_weights_V_13_addr"/></StgValue>
</operation>

<operation id="1767" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1558" bw="9" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader29:50 %layer_4_weights_V_14_addr = getelementptr i14 %layer_4_weights_V_14, i64 0, i64 %zext_ln1118_7

]]></Node>
<StgValue><ssdm name="layer_4_weights_V_14_addr"/></StgValue>
</operation>

<operation id="1768" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1559" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader29:51 %layer_4_weights_V_15_addr = getelementptr i16 %layer_4_weights_V_15, i64 0, i64 %zext_ln1118_7

]]></Node>
<StgValue><ssdm name="layer_4_weights_V_15_addr"/></StgValue>
</operation>

<operation id="1769" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1560" bw="9" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader29:52 %layer_4_weights_V_16_addr = getelementptr i15 %layer_4_weights_V_16, i64 0, i64 %zext_ln1118_7

]]></Node>
<StgValue><ssdm name="layer_4_weights_V_16_addr"/></StgValue>
</operation>

<operation id="1770" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1561" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader29:53 %layer_4_weights_V_17_addr = getelementptr i16 %layer_4_weights_V_17, i64 0, i64 %zext_ln1118_7

]]></Node>
<StgValue><ssdm name="layer_4_weights_V_17_addr"/></StgValue>
</operation>

<operation id="1771" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1562" bw="9" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader29:54 %layer_4_weights_V_18_addr = getelementptr i14 %layer_4_weights_V_18, i64 0, i64 %zext_ln1118_7

]]></Node>
<StgValue><ssdm name="layer_4_weights_V_18_addr"/></StgValue>
</operation>

<operation id="1772" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1563" bw="9" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader29:55 %layer_4_weights_V_19_addr = getelementptr i14 %layer_4_weights_V_19, i64 0, i64 %zext_ln1118_7

]]></Node>
<StgValue><ssdm name="layer_4_weights_V_19_addr"/></StgValue>
</operation>

<operation id="1773" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1564" bw="9" op_0_bw="17" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader29:56 %layer_4_weights_V_2_addr = getelementptr i17 %layer_4_weights_V_2, i64 0, i64 %zext_ln1118_7

]]></Node>
<StgValue><ssdm name="layer_4_weights_V_2_addr"/></StgValue>
</operation>

<operation id="1774" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1565" bw="9" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader29:57 %layer_4_weights_V_20_addr = getelementptr i14 %layer_4_weights_V_20, i64 0, i64 %zext_ln1118_7

]]></Node>
<StgValue><ssdm name="layer_4_weights_V_20_addr"/></StgValue>
</operation>

<operation id="1775" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1566" bw="9" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader29:58 %layer_4_weights_V_21_addr = getelementptr i14 %layer_4_weights_V_21, i64 0, i64 %zext_ln1118_7

]]></Node>
<StgValue><ssdm name="layer_4_weights_V_21_addr"/></StgValue>
</operation>

<operation id="1776" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1567" bw="9" op_0_bw="17" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader29:59 %layer_4_weights_V_22_addr = getelementptr i17 %layer_4_weights_V_22, i64 0, i64 %zext_ln1118_7

]]></Node>
<StgValue><ssdm name="layer_4_weights_V_22_addr"/></StgValue>
</operation>

<operation id="1777" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1568" bw="9" op_0_bw="17" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader29:60 %layer_4_weights_V_23_addr = getelementptr i17 %layer_4_weights_V_23, i64 0, i64 %zext_ln1118_7

]]></Node>
<StgValue><ssdm name="layer_4_weights_V_23_addr"/></StgValue>
</operation>

<operation id="1778" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1569" bw="9" op_0_bw="17" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader29:61 %layer_4_weights_V_24_addr = getelementptr i17 %layer_4_weights_V_24, i64 0, i64 %zext_ln1118_7

]]></Node>
<StgValue><ssdm name="layer_4_weights_V_24_addr"/></StgValue>
</operation>

<operation id="1779" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1570" bw="9" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader29:62 %layer_4_weights_V_25_addr = getelementptr i14 %layer_4_weights_V_25, i64 0, i64 %zext_ln1118_7

]]></Node>
<StgValue><ssdm name="layer_4_weights_V_25_addr"/></StgValue>
</operation>

<operation id="1780" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1571" bw="9" op_0_bw="17" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader29:63 %layer_4_weights_V_26_addr = getelementptr i17 %layer_4_weights_V_26, i64 0, i64 %zext_ln1118_7

]]></Node>
<StgValue><ssdm name="layer_4_weights_V_26_addr"/></StgValue>
</operation>

<operation id="1781" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1572" bw="9" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader29:64 %layer_4_weights_V_27_addr = getelementptr i14 %layer_4_weights_V_27, i64 0, i64 %zext_ln1118_7

]]></Node>
<StgValue><ssdm name="layer_4_weights_V_27_addr"/></StgValue>
</operation>

<operation id="1782" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1573" bw="9" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader29:65 %layer_4_weights_V_28_addr = getelementptr i14 %layer_4_weights_V_28, i64 0, i64 %zext_ln1118_7

]]></Node>
<StgValue><ssdm name="layer_4_weights_V_28_addr"/></StgValue>
</operation>

<operation id="1783" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1574" bw="9" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader29:66 %layer_4_weights_V_29_addr = getelementptr i14 %layer_4_weights_V_29, i64 0, i64 %zext_ln1118_7

]]></Node>
<StgValue><ssdm name="layer_4_weights_V_29_addr"/></StgValue>
</operation>

<operation id="1784" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1575" bw="9" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader29:67 %layer_4_weights_V_3_addr = getelementptr i14 %layer_4_weights_V_3, i64 0, i64 %zext_ln1118_7

]]></Node>
<StgValue><ssdm name="layer_4_weights_V_3_addr"/></StgValue>
</operation>

<operation id="1785" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1576" bw="9" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader29:68 %layer_4_weights_V_30_addr = getelementptr i14 %layer_4_weights_V_30, i64 0, i64 %zext_ln1118_7

]]></Node>
<StgValue><ssdm name="layer_4_weights_V_30_addr"/></StgValue>
</operation>

<operation id="1786" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1577" bw="9" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader29:69 %layer_4_weights_V_31_addr = getelementptr i14 %layer_4_weights_V_31, i64 0, i64 %zext_ln1118_7

]]></Node>
<StgValue><ssdm name="layer_4_weights_V_31_addr"/></StgValue>
</operation>

<operation id="1787" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1578" bw="9" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader29:70 %layer_4_weights_V_4_addr = getelementptr i14 %layer_4_weights_V_4, i64 0, i64 %zext_ln1118_7

]]></Node>
<StgValue><ssdm name="layer_4_weights_V_4_addr"/></StgValue>
</operation>

<operation id="1788" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1579" bw="9" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader29:71 %layer_4_weights_V_5_addr = getelementptr i14 %layer_4_weights_V_5, i64 0, i64 %zext_ln1118_7

]]></Node>
<StgValue><ssdm name="layer_4_weights_V_5_addr"/></StgValue>
</operation>

<operation id="1789" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1580" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader29:72 %layer_4_weights_V_6_addr = getelementptr i16 %layer_4_weights_V_6, i64 0, i64 %zext_ln1118_7

]]></Node>
<StgValue><ssdm name="layer_4_weights_V_6_addr"/></StgValue>
</operation>

<operation id="1790" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1581" bw="9" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader29:73 %layer_4_weights_V_7_addr = getelementptr i14 %layer_4_weights_V_7, i64 0, i64 %zext_ln1118_7

]]></Node>
<StgValue><ssdm name="layer_4_weights_V_7_addr"/></StgValue>
</operation>

<operation id="1791" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1582" bw="9" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader29:74 %layer_4_weights_V_8_addr = getelementptr i14 %layer_4_weights_V_8, i64 0, i64 %zext_ln1118_7

]]></Node>
<StgValue><ssdm name="layer_4_weights_V_8_addr"/></StgValue>
</operation>

<operation id="1792" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1583" bw="9" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader29:75 %layer_4_weights_V_9_addr = getelementptr i14 %layer_4_weights_V_9, i64 0, i64 %zext_ln1118_7

]]></Node>
<StgValue><ssdm name="layer_4_weights_V_9_addr"/></StgValue>
</operation>

<operation id="1793" st_id="93" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1588" bw="16" op_0_bw="9">
<![CDATA[
.preheader29:80 %layer_4_weights_V_0_load = load i9 %layer_4_weights_V_0_addr

]]></Node>
<StgValue><ssdm name="layer_4_weights_V_0_load"/></StgValue>
</operation>

<operation id="1794" st_id="93" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1591" bw="21" op_0_bw="15">
<![CDATA[
.preheader29:83 %layer_4_out_V_load_5 = load i15 %layer_4_out_V_addr_6

]]></Node>
<StgValue><ssdm name="layer_4_out_V_load_5"/></StgValue>
</operation>

<operation id="1795" st_id="93" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1596" bw="14" op_0_bw="9">
<![CDATA[
.preheader29:88 %layer_4_weights_V_1_load = load i9 %layer_4_weights_V_1_addr

]]></Node>
<StgValue><ssdm name="layer_4_weights_V_1_load"/></StgValue>
</operation>

<operation id="1796" st_id="93" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1599" bw="21" op_0_bw="15">
<![CDATA[
.preheader29:91 %layer_4_out_V_load_6 = load i15 %layer_4_out_V_addr_7

]]></Node>
<StgValue><ssdm name="layer_4_out_V_load_6"/></StgValue>
</operation>

<operation id="1797" st_id="93" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1605" bw="17" op_0_bw="9">
<![CDATA[
.preheader29:97 %layer_4_weights_V_2_load = load i9 %layer_4_weights_V_2_addr

]]></Node>
<StgValue><ssdm name="layer_4_weights_V_2_load"/></StgValue>
</operation>

<operation id="1798" st_id="93" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1613" bw="14" op_0_bw="9">
<![CDATA[
.preheader29:105 %layer_4_weights_V_3_load = load i9 %layer_4_weights_V_3_addr

]]></Node>
<StgValue><ssdm name="layer_4_weights_V_3_load"/></StgValue>
</operation>

<operation id="1799" st_id="93" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1622" bw="14" op_0_bw="9">
<![CDATA[
.preheader29:114 %layer_4_weights_V_4_load = load i9 %layer_4_weights_V_4_addr

]]></Node>
<StgValue><ssdm name="layer_4_weights_V_4_load"/></StgValue>
</operation>

<operation id="1800" st_id="93" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1631" bw="14" op_0_bw="9">
<![CDATA[
.preheader29:123 %layer_4_weights_V_5_load = load i9 %layer_4_weights_V_5_addr

]]></Node>
<StgValue><ssdm name="layer_4_weights_V_5_load"/></StgValue>
</operation>

<operation id="1801" st_id="93" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1640" bw="16" op_0_bw="9">
<![CDATA[
.preheader29:132 %layer_4_weights_V_6_load = load i9 %layer_4_weights_V_6_addr

]]></Node>
<StgValue><ssdm name="layer_4_weights_V_6_load"/></StgValue>
</operation>

<operation id="1802" st_id="93" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1648" bw="14" op_0_bw="9">
<![CDATA[
.preheader29:140 %layer_4_weights_V_7_load = load i9 %layer_4_weights_V_7_addr

]]></Node>
<StgValue><ssdm name="layer_4_weights_V_7_load"/></StgValue>
</operation>

<operation id="1803" st_id="93" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1657" bw="14" op_0_bw="9">
<![CDATA[
.preheader29:149 %layer_4_weights_V_8_load = load i9 %layer_4_weights_V_8_addr

]]></Node>
<StgValue><ssdm name="layer_4_weights_V_8_load"/></StgValue>
</operation>

<operation id="1804" st_id="93" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1666" bw="14" op_0_bw="9">
<![CDATA[
.preheader29:158 %layer_4_weights_V_9_load = load i9 %layer_4_weights_V_9_addr

]]></Node>
<StgValue><ssdm name="layer_4_weights_V_9_load"/></StgValue>
</operation>

<operation id="1805" st_id="93" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1675" bw="14" op_0_bw="9">
<![CDATA[
.preheader29:167 %layer_4_weights_V_10_load = load i9 %layer_4_weights_V_10_addr

]]></Node>
<StgValue><ssdm name="layer_4_weights_V_10_load"/></StgValue>
</operation>

<operation id="1806" st_id="93" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1684" bw="14" op_0_bw="9">
<![CDATA[
.preheader29:176 %layer_4_weights_V_11_load = load i9 %layer_4_weights_V_11_addr

]]></Node>
<StgValue><ssdm name="layer_4_weights_V_11_load"/></StgValue>
</operation>

<operation id="1807" st_id="93" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1693" bw="16" op_0_bw="9">
<![CDATA[
.preheader29:185 %layer_4_weights_V_12_load = load i9 %layer_4_weights_V_12_addr

]]></Node>
<StgValue><ssdm name="layer_4_weights_V_12_load"/></StgValue>
</operation>

<operation id="1808" st_id="93" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1701" bw="16" op_0_bw="9">
<![CDATA[
.preheader29:193 %layer_4_weights_V_13_load = load i9 %layer_4_weights_V_13_addr

]]></Node>
<StgValue><ssdm name="layer_4_weights_V_13_load"/></StgValue>
</operation>

<operation id="1809" st_id="93" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1709" bw="14" op_0_bw="9">
<![CDATA[
.preheader29:201 %layer_4_weights_V_14_load = load i9 %layer_4_weights_V_14_addr

]]></Node>
<StgValue><ssdm name="layer_4_weights_V_14_load"/></StgValue>
</operation>

<operation id="1810" st_id="93" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1718" bw="16" op_0_bw="9">
<![CDATA[
.preheader29:210 %layer_4_weights_V_15_load = load i9 %layer_4_weights_V_15_addr

]]></Node>
<StgValue><ssdm name="layer_4_weights_V_15_load"/></StgValue>
</operation>

<operation id="1811" st_id="93" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1726" bw="15" op_0_bw="9">
<![CDATA[
.preheader29:218 %layer_4_weights_V_16_load = load i9 %layer_4_weights_V_16_addr

]]></Node>
<StgValue><ssdm name="layer_4_weights_V_16_load"/></StgValue>
</operation>

<operation id="1812" st_id="93" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1735" bw="16" op_0_bw="9">
<![CDATA[
.preheader29:227 %layer_4_weights_V_17_load = load i9 %layer_4_weights_V_17_addr

]]></Node>
<StgValue><ssdm name="layer_4_weights_V_17_load"/></StgValue>
</operation>

<operation id="1813" st_id="93" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1743" bw="14" op_0_bw="9">
<![CDATA[
.preheader29:235 %layer_4_weights_V_18_load = load i9 %layer_4_weights_V_18_addr

]]></Node>
<StgValue><ssdm name="layer_4_weights_V_18_load"/></StgValue>
</operation>

<operation id="1814" st_id="93" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1752" bw="14" op_0_bw="9">
<![CDATA[
.preheader29:244 %layer_4_weights_V_19_load = load i9 %layer_4_weights_V_19_addr

]]></Node>
<StgValue><ssdm name="layer_4_weights_V_19_load"/></StgValue>
</operation>

<operation id="1815" st_id="93" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1761" bw="14" op_0_bw="9">
<![CDATA[
.preheader29:253 %layer_4_weights_V_20_load = load i9 %layer_4_weights_V_20_addr

]]></Node>
<StgValue><ssdm name="layer_4_weights_V_20_load"/></StgValue>
</operation>

<operation id="1816" st_id="93" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1770" bw="14" op_0_bw="9">
<![CDATA[
.preheader29:262 %layer_4_weights_V_21_load = load i9 %layer_4_weights_V_21_addr

]]></Node>
<StgValue><ssdm name="layer_4_weights_V_21_load"/></StgValue>
</operation>

<operation id="1817" st_id="93" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1779" bw="17" op_0_bw="9">
<![CDATA[
.preheader29:271 %layer_4_weights_V_22_load = load i9 %layer_4_weights_V_22_addr

]]></Node>
<StgValue><ssdm name="layer_4_weights_V_22_load"/></StgValue>
</operation>

<operation id="1818" st_id="93" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1787" bw="17" op_0_bw="9">
<![CDATA[
.preheader29:279 %layer_4_weights_V_23_load = load i9 %layer_4_weights_V_23_addr

]]></Node>
<StgValue><ssdm name="layer_4_weights_V_23_load"/></StgValue>
</operation>

<operation id="1819" st_id="93" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1795" bw="17" op_0_bw="9">
<![CDATA[
.preheader29:287 %layer_4_weights_V_24_load = load i9 %layer_4_weights_V_24_addr

]]></Node>
<StgValue><ssdm name="layer_4_weights_V_24_load"/></StgValue>
</operation>

<operation id="1820" st_id="93" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1803" bw="14" op_0_bw="9">
<![CDATA[
.preheader29:295 %layer_4_weights_V_25_load = load i9 %layer_4_weights_V_25_addr

]]></Node>
<StgValue><ssdm name="layer_4_weights_V_25_load"/></StgValue>
</operation>

<operation id="1821" st_id="93" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1812" bw="17" op_0_bw="9">
<![CDATA[
.preheader29:304 %layer_4_weights_V_26_load = load i9 %layer_4_weights_V_26_addr

]]></Node>
<StgValue><ssdm name="layer_4_weights_V_26_load"/></StgValue>
</operation>

<operation id="1822" st_id="93" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1820" bw="14" op_0_bw="9">
<![CDATA[
.preheader29:312 %layer_4_weights_V_27_load = load i9 %layer_4_weights_V_27_addr

]]></Node>
<StgValue><ssdm name="layer_4_weights_V_27_load"/></StgValue>
</operation>

<operation id="1823" st_id="93" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1829" bw="14" op_0_bw="9">
<![CDATA[
.preheader29:321 %layer_4_weights_V_28_load = load i9 %layer_4_weights_V_28_addr

]]></Node>
<StgValue><ssdm name="layer_4_weights_V_28_load"/></StgValue>
</operation>

<operation id="1824" st_id="93" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1838" bw="14" op_0_bw="9">
<![CDATA[
.preheader29:330 %layer_4_weights_V_29_load = load i9 %layer_4_weights_V_29_addr

]]></Node>
<StgValue><ssdm name="layer_4_weights_V_29_load"/></StgValue>
</operation>

<operation id="1825" st_id="93" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1847" bw="14" op_0_bw="9">
<![CDATA[
.preheader29:339 %layer_4_weights_V_30_load = load i9 %layer_4_weights_V_30_addr

]]></Node>
<StgValue><ssdm name="layer_4_weights_V_30_load"/></StgValue>
</operation>

<operation id="1826" st_id="93" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1856" bw="14" op_0_bw="9">
<![CDATA[
.preheader29:348 %layer_4_weights_V_31_load = load i9 %layer_4_weights_V_31_addr

]]></Node>
<StgValue><ssdm name="layer_4_weights_V_31_load"/></StgValue>
</operation>

<operation id="1827" st_id="93" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1865" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader29:357 %add_ln42_3 = add i4 %indvar_flatten60, i4 1

]]></Node>
<StgValue><ssdm name="add_ln42_3"/></StgValue>
</operation>

<operation id="1828" st_id="93" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1866" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader29:358 %select_ln42_6 = select i1 %icmp_ln42_1, i4 1, i4 %add_ln42_3

]]></Node>
<StgValue><ssdm name="select_ln42_6"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="1829" st_id="94" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1529" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader29:21 %empty_63 = mul i10 %add_ln42_2_cast, i10 29

]]></Node>
<StgValue><ssdm name="empty_63"/></StgValue>
</operation>

<operation id="1830" st_id="94" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1588" bw="16" op_0_bw="9">
<![CDATA[
.preheader29:80 %layer_4_weights_V_0_load = load i9 %layer_4_weights_V_0_addr

]]></Node>
<StgValue><ssdm name="layer_4_weights_V_0_load"/></StgValue>
</operation>

<operation id="1831" st_id="94" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1591" bw="21" op_0_bw="15">
<![CDATA[
.preheader29:83 %layer_4_out_V_load_5 = load i15 %layer_4_out_V_addr_6

]]></Node>
<StgValue><ssdm name="layer_4_out_V_load_5"/></StgValue>
</operation>

<operation id="1832" st_id="94" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1596" bw="14" op_0_bw="9">
<![CDATA[
.preheader29:88 %layer_4_weights_V_1_load = load i9 %layer_4_weights_V_1_addr

]]></Node>
<StgValue><ssdm name="layer_4_weights_V_1_load"/></StgValue>
</operation>

<operation id="1833" st_id="94" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1599" bw="21" op_0_bw="15">
<![CDATA[
.preheader29:91 %layer_4_out_V_load_6 = load i15 %layer_4_out_V_addr_7

]]></Node>
<StgValue><ssdm name="layer_4_out_V_load_6"/></StgValue>
</operation>

<operation id="1834" st_id="94" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1605" bw="17" op_0_bw="9">
<![CDATA[
.preheader29:97 %layer_4_weights_V_2_load = load i9 %layer_4_weights_V_2_addr

]]></Node>
<StgValue><ssdm name="layer_4_weights_V_2_load"/></StgValue>
</operation>

<operation id="1835" st_id="94" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1607" bw="21" op_0_bw="15">
<![CDATA[
.preheader29:99 %layer_4_out_V_load_7 = load i15 %layer_4_out_V_addr_8

]]></Node>
<StgValue><ssdm name="layer_4_out_V_load_7"/></StgValue>
</operation>

<operation id="1836" st_id="94" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1613" bw="14" op_0_bw="9">
<![CDATA[
.preheader29:105 %layer_4_weights_V_3_load = load i9 %layer_4_weights_V_3_addr

]]></Node>
<StgValue><ssdm name="layer_4_weights_V_3_load"/></StgValue>
</operation>

<operation id="1837" st_id="94" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1616" bw="21" op_0_bw="15">
<![CDATA[
.preheader29:108 %layer_4_out_V_load_8 = load i15 %layer_4_out_V_addr_9

]]></Node>
<StgValue><ssdm name="layer_4_out_V_load_8"/></StgValue>
</operation>

<operation id="1838" st_id="94" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1622" bw="14" op_0_bw="9">
<![CDATA[
.preheader29:114 %layer_4_weights_V_4_load = load i9 %layer_4_weights_V_4_addr

]]></Node>
<StgValue><ssdm name="layer_4_weights_V_4_load"/></StgValue>
</operation>

<operation id="1839" st_id="94" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1631" bw="14" op_0_bw="9">
<![CDATA[
.preheader29:123 %layer_4_weights_V_5_load = load i9 %layer_4_weights_V_5_addr

]]></Node>
<StgValue><ssdm name="layer_4_weights_V_5_load"/></StgValue>
</operation>

<operation id="1840" st_id="94" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1640" bw="16" op_0_bw="9">
<![CDATA[
.preheader29:132 %layer_4_weights_V_6_load = load i9 %layer_4_weights_V_6_addr

]]></Node>
<StgValue><ssdm name="layer_4_weights_V_6_load"/></StgValue>
</operation>

<operation id="1841" st_id="94" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1648" bw="14" op_0_bw="9">
<![CDATA[
.preheader29:140 %layer_4_weights_V_7_load = load i9 %layer_4_weights_V_7_addr

]]></Node>
<StgValue><ssdm name="layer_4_weights_V_7_load"/></StgValue>
</operation>

<operation id="1842" st_id="94" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1657" bw="14" op_0_bw="9">
<![CDATA[
.preheader29:149 %layer_4_weights_V_8_load = load i9 %layer_4_weights_V_8_addr

]]></Node>
<StgValue><ssdm name="layer_4_weights_V_8_load"/></StgValue>
</operation>

<operation id="1843" st_id="94" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1666" bw="14" op_0_bw="9">
<![CDATA[
.preheader29:158 %layer_4_weights_V_9_load = load i9 %layer_4_weights_V_9_addr

]]></Node>
<StgValue><ssdm name="layer_4_weights_V_9_load"/></StgValue>
</operation>

<operation id="1844" st_id="94" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1675" bw="14" op_0_bw="9">
<![CDATA[
.preheader29:167 %layer_4_weights_V_10_load = load i9 %layer_4_weights_V_10_addr

]]></Node>
<StgValue><ssdm name="layer_4_weights_V_10_load"/></StgValue>
</operation>

<operation id="1845" st_id="94" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1684" bw="14" op_0_bw="9">
<![CDATA[
.preheader29:176 %layer_4_weights_V_11_load = load i9 %layer_4_weights_V_11_addr

]]></Node>
<StgValue><ssdm name="layer_4_weights_V_11_load"/></StgValue>
</operation>

<operation id="1846" st_id="94" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1693" bw="16" op_0_bw="9">
<![CDATA[
.preheader29:185 %layer_4_weights_V_12_load = load i9 %layer_4_weights_V_12_addr

]]></Node>
<StgValue><ssdm name="layer_4_weights_V_12_load"/></StgValue>
</operation>

<operation id="1847" st_id="94" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1701" bw="16" op_0_bw="9">
<![CDATA[
.preheader29:193 %layer_4_weights_V_13_load = load i9 %layer_4_weights_V_13_addr

]]></Node>
<StgValue><ssdm name="layer_4_weights_V_13_load"/></StgValue>
</operation>

<operation id="1848" st_id="94" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1709" bw="14" op_0_bw="9">
<![CDATA[
.preheader29:201 %layer_4_weights_V_14_load = load i9 %layer_4_weights_V_14_addr

]]></Node>
<StgValue><ssdm name="layer_4_weights_V_14_load"/></StgValue>
</operation>

<operation id="1849" st_id="94" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1718" bw="16" op_0_bw="9">
<![CDATA[
.preheader29:210 %layer_4_weights_V_15_load = load i9 %layer_4_weights_V_15_addr

]]></Node>
<StgValue><ssdm name="layer_4_weights_V_15_load"/></StgValue>
</operation>

<operation id="1850" st_id="94" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1726" bw="15" op_0_bw="9">
<![CDATA[
.preheader29:218 %layer_4_weights_V_16_load = load i9 %layer_4_weights_V_16_addr

]]></Node>
<StgValue><ssdm name="layer_4_weights_V_16_load"/></StgValue>
</operation>

<operation id="1851" st_id="94" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1735" bw="16" op_0_bw="9">
<![CDATA[
.preheader29:227 %layer_4_weights_V_17_load = load i9 %layer_4_weights_V_17_addr

]]></Node>
<StgValue><ssdm name="layer_4_weights_V_17_load"/></StgValue>
</operation>

<operation id="1852" st_id="94" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1743" bw="14" op_0_bw="9">
<![CDATA[
.preheader29:235 %layer_4_weights_V_18_load = load i9 %layer_4_weights_V_18_addr

]]></Node>
<StgValue><ssdm name="layer_4_weights_V_18_load"/></StgValue>
</operation>

<operation id="1853" st_id="94" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1752" bw="14" op_0_bw="9">
<![CDATA[
.preheader29:244 %layer_4_weights_V_19_load = load i9 %layer_4_weights_V_19_addr

]]></Node>
<StgValue><ssdm name="layer_4_weights_V_19_load"/></StgValue>
</operation>

<operation id="1854" st_id="94" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1761" bw="14" op_0_bw="9">
<![CDATA[
.preheader29:253 %layer_4_weights_V_20_load = load i9 %layer_4_weights_V_20_addr

]]></Node>
<StgValue><ssdm name="layer_4_weights_V_20_load"/></StgValue>
</operation>

<operation id="1855" st_id="94" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1770" bw="14" op_0_bw="9">
<![CDATA[
.preheader29:262 %layer_4_weights_V_21_load = load i9 %layer_4_weights_V_21_addr

]]></Node>
<StgValue><ssdm name="layer_4_weights_V_21_load"/></StgValue>
</operation>

<operation id="1856" st_id="94" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1779" bw="17" op_0_bw="9">
<![CDATA[
.preheader29:271 %layer_4_weights_V_22_load = load i9 %layer_4_weights_V_22_addr

]]></Node>
<StgValue><ssdm name="layer_4_weights_V_22_load"/></StgValue>
</operation>

<operation id="1857" st_id="94" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1787" bw="17" op_0_bw="9">
<![CDATA[
.preheader29:279 %layer_4_weights_V_23_load = load i9 %layer_4_weights_V_23_addr

]]></Node>
<StgValue><ssdm name="layer_4_weights_V_23_load"/></StgValue>
</operation>

<operation id="1858" st_id="94" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1795" bw="17" op_0_bw="9">
<![CDATA[
.preheader29:287 %layer_4_weights_V_24_load = load i9 %layer_4_weights_V_24_addr

]]></Node>
<StgValue><ssdm name="layer_4_weights_V_24_load"/></StgValue>
</operation>

<operation id="1859" st_id="94" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1803" bw="14" op_0_bw="9">
<![CDATA[
.preheader29:295 %layer_4_weights_V_25_load = load i9 %layer_4_weights_V_25_addr

]]></Node>
<StgValue><ssdm name="layer_4_weights_V_25_load"/></StgValue>
</operation>

<operation id="1860" st_id="94" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1812" bw="17" op_0_bw="9">
<![CDATA[
.preheader29:304 %layer_4_weights_V_26_load = load i9 %layer_4_weights_V_26_addr

]]></Node>
<StgValue><ssdm name="layer_4_weights_V_26_load"/></StgValue>
</operation>

<operation id="1861" st_id="94" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1820" bw="14" op_0_bw="9">
<![CDATA[
.preheader29:312 %layer_4_weights_V_27_load = load i9 %layer_4_weights_V_27_addr

]]></Node>
<StgValue><ssdm name="layer_4_weights_V_27_load"/></StgValue>
</operation>

<operation id="1862" st_id="94" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1829" bw="14" op_0_bw="9">
<![CDATA[
.preheader29:321 %layer_4_weights_V_28_load = load i9 %layer_4_weights_V_28_addr

]]></Node>
<StgValue><ssdm name="layer_4_weights_V_28_load"/></StgValue>
</operation>

<operation id="1863" st_id="94" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1838" bw="14" op_0_bw="9">
<![CDATA[
.preheader29:330 %layer_4_weights_V_29_load = load i9 %layer_4_weights_V_29_addr

]]></Node>
<StgValue><ssdm name="layer_4_weights_V_29_load"/></StgValue>
</operation>

<operation id="1864" st_id="94" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1847" bw="14" op_0_bw="9">
<![CDATA[
.preheader29:339 %layer_4_weights_V_30_load = load i9 %layer_4_weights_V_30_addr

]]></Node>
<StgValue><ssdm name="layer_4_weights_V_30_load"/></StgValue>
</operation>

<operation id="1865" st_id="94" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1856" bw="14" op_0_bw="9">
<![CDATA[
.preheader29:348 %layer_4_weights_V_31_load = load i9 %layer_4_weights_V_31_addr

]]></Node>
<StgValue><ssdm name="layer_4_weights_V_31_load"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="1866" st_id="95" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1529" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader29:21 %empty_63 = mul i10 %add_ln42_2_cast, i10 29

]]></Node>
<StgValue><ssdm name="empty_63"/></StgValue>
</operation>

<operation id="1867" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1537" bw="5" op_0_bw="3">
<![CDATA[
.preheader29:29 %vi_cast = sext i3 %select_ln42_3

]]></Node>
<StgValue><ssdm name="vi_cast"/></StgValue>
</operation>

<operation id="1868" st_id="95" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1539" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader29:31 %empty_64 = add i5 %vi_cast, i5 %select_ln27_3

]]></Node>
<StgValue><ssdm name="empty_64"/></StgValue>
</operation>

<operation id="1869" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1540" bw="10" op_0_bw="5">
<![CDATA[
.preheader29:32 %p_cast436 = zext i5 %empty_64

]]></Node>
<StgValue><ssdm name="p_cast436"/></StgValue>
</operation>

<operation id="1870" st_id="95" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1541" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader29:33 %empty_65 = add i10 %empty_63, i10 %p_cast436

]]></Node>
<StgValue><ssdm name="empty_65"/></StgValue>
</operation>

<operation id="1871" st_id="95" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1607" bw="21" op_0_bw="15">
<![CDATA[
.preheader29:99 %layer_4_out_V_load_7 = load i15 %layer_4_out_V_addr_8

]]></Node>
<StgValue><ssdm name="layer_4_out_V_load_7"/></StgValue>
</operation>

<operation id="1872" st_id="95" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1616" bw="21" op_0_bw="15">
<![CDATA[
.preheader29:108 %layer_4_out_V_load_8 = load i15 %layer_4_out_V_addr_9

]]></Node>
<StgValue><ssdm name="layer_4_out_V_load_8"/></StgValue>
</operation>

<operation id="1873" st_id="95" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1625" bw="21" op_0_bw="15">
<![CDATA[
.preheader29:117 %layer_4_out_V_load_9 = load i15 %layer_4_out_V_addr_10

]]></Node>
<StgValue><ssdm name="layer_4_out_V_load_9"/></StgValue>
</operation>

<operation id="1874" st_id="95" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1634" bw="21" op_0_bw="15">
<![CDATA[
.preheader29:126 %layer_4_out_V_load_10 = load i15 %layer_4_out_V_addr_11

]]></Node>
<StgValue><ssdm name="layer_4_out_V_load_10"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="1875" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1515" bw="15" op_0_bw="6">
<![CDATA[
.preheader29:7 %zext_ln42_1 = zext i6 %select_ln39_1

]]></Node>
<StgValue><ssdm name="zext_ln42_1"/></StgValue>
</operation>

<operation id="1876" st_id="96" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1541" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader29:33 %empty_65 = add i10 %empty_63, i10 %p_cast436

]]></Node>
<StgValue><ssdm name="empty_65"/></StgValue>
</operation>

<operation id="1877" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1542" bw="15" op_0_bw="15" op_1_bw="10" op_2_bw="5">
<![CDATA[
.preheader29:34 %tmp_55_cast = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i10.i5, i10 %empty_65, i5 0

]]></Node>
<StgValue><ssdm name="tmp_55_cast"/></StgValue>
</operation>

<operation id="1878" st_id="96" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1543" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader29:35 %empty_66 = add i15 %tmp_55_cast, i15 %zext_ln42_1

]]></Node>
<StgValue><ssdm name="empty_66"/></StgValue>
</operation>

<operation id="1879" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1544" bw="64" op_0_bw="15">
<![CDATA[
.preheader29:36 %p_cast453 = zext i15 %empty_66

]]></Node>
<StgValue><ssdm name="p_cast453"/></StgValue>
</operation>

<operation id="1880" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1545" bw="15" op_0_bw="21" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader29:37 %layer_3_out_V_addr_1 = getelementptr i21 %layer_3_out_V, i64 0, i64 %p_cast453

]]></Node>
<StgValue><ssdm name="layer_3_out_V_addr_1"/></StgValue>
</operation>

<operation id="1881" st_id="96" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1584" bw="21" op_0_bw="15">
<![CDATA[
.preheader29:76 %r_V = load i15 %layer_3_out_V_addr_1

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="1882" st_id="96" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1625" bw="21" op_0_bw="15">
<![CDATA[
.preheader29:117 %layer_4_out_V_load_9 = load i15 %layer_4_out_V_addr_10

]]></Node>
<StgValue><ssdm name="layer_4_out_V_load_9"/></StgValue>
</operation>

<operation id="1883" st_id="96" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1634" bw="21" op_0_bw="15">
<![CDATA[
.preheader29:126 %layer_4_out_V_load_10 = load i15 %layer_4_out_V_addr_11

]]></Node>
<StgValue><ssdm name="layer_4_out_V_load_10"/></StgValue>
</operation>

<operation id="1884" st_id="96" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1643" bw="21" op_0_bw="15">
<![CDATA[
.preheader29:135 %layer_4_out_V_load_11 = load i15 %layer_4_out_V_addr_12

]]></Node>
<StgValue><ssdm name="layer_4_out_V_load_11"/></StgValue>
</operation>

<operation id="1885" st_id="96" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1651" bw="21" op_0_bw="15">
<![CDATA[
.preheader29:143 %layer_4_out_V_load_12 = load i15 %layer_4_out_V_addr_13

]]></Node>
<StgValue><ssdm name="layer_4_out_V_load_12"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="1886" st_id="97" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1584" bw="21" op_0_bw="15">
<![CDATA[
.preheader29:76 %r_V = load i15 %layer_3_out_V_addr_1

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="1887" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1586" bw="35" op_0_bw="21">
<![CDATA[
.preheader29:78 %sext_ln1115_1 = sext i21 %r_V

]]></Node>
<StgValue><ssdm name="sext_ln1115_1"/></StgValue>
</operation>

<operation id="1888" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1587" bw="37" op_0_bw="21">
<![CDATA[
.preheader29:79 %sext_ln1115_2 = sext i21 %r_V

]]></Node>
<StgValue><ssdm name="sext_ln1115_2"/></StgValue>
</operation>

<operation id="1889" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1589" bw="37" op_0_bw="16">
<![CDATA[
.preheader29:81 %sext_ln1118_33 = sext i16 %layer_4_weights_V_0_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_33"/></StgValue>
</operation>

<operation id="1890" st_id="97" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1590" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.preheader29:82 %mul_ln703_2 = mul i37 %sext_ln1118_33, i37 %sext_ln1115_2

]]></Node>
<StgValue><ssdm name="mul_ln703_2"/></StgValue>
</operation>

<operation id="1891" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1597" bw="35" op_0_bw="14">
<![CDATA[
.preheader29:89 %sext_ln1118_34 = sext i14 %layer_4_weights_V_1_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_34"/></StgValue>
</operation>

<operation id="1892" st_id="97" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1598" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.preheader29:90 %mul_ln1118_30 = mul i35 %sext_ln1118_34, i35 %sext_ln1115_1

]]></Node>
<StgValue><ssdm name="mul_ln1118_30"/></StgValue>
</operation>

<operation id="1893" st_id="97" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1643" bw="21" op_0_bw="15">
<![CDATA[
.preheader29:135 %layer_4_out_V_load_11 = load i15 %layer_4_out_V_addr_12

]]></Node>
<StgValue><ssdm name="layer_4_out_V_load_11"/></StgValue>
</operation>

<operation id="1894" st_id="97" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1651" bw="21" op_0_bw="15">
<![CDATA[
.preheader29:143 %layer_4_out_V_load_12 = load i15 %layer_4_out_V_addr_13

]]></Node>
<StgValue><ssdm name="layer_4_out_V_load_12"/></StgValue>
</operation>

<operation id="1895" st_id="97" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1660" bw="21" op_0_bw="15">
<![CDATA[
.preheader29:152 %layer_4_out_V_load_13 = load i15 %layer_4_out_V_addr_14

]]></Node>
<StgValue><ssdm name="layer_4_out_V_load_13"/></StgValue>
</operation>

<operation id="1896" st_id="97" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1669" bw="21" op_0_bw="15">
<![CDATA[
.preheader29:161 %layer_4_out_V_load_14 = load i15 %layer_4_out_V_addr_15

]]></Node>
<StgValue><ssdm name="layer_4_out_V_load_14"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="1897" st_id="98" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1590" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.preheader29:82 %mul_ln703_2 = mul i37 %sext_ln1118_33, i37 %sext_ln1115_2

]]></Node>
<StgValue><ssdm name="mul_ln703_2"/></StgValue>
</operation>

<operation id="1898" st_id="98" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1598" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.preheader29:90 %mul_ln1118_30 = mul i35 %sext_ln1118_34, i35 %sext_ln1115_1

]]></Node>
<StgValue><ssdm name="mul_ln1118_30"/></StgValue>
</operation>

<operation id="1899" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1606" bw="37" op_0_bw="17">
<![CDATA[
.preheader29:98 %sext_ln1118_35 = sext i17 %layer_4_weights_V_2_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_35"/></StgValue>
</operation>

<operation id="1900" st_id="98" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1609" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.preheader29:101 %mul_ln1192 = mul i37 %sext_ln1118_35, i37 %sext_ln1115_2

]]></Node>
<StgValue><ssdm name="mul_ln1192"/></StgValue>
</operation>

<operation id="1901" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1614" bw="35" op_0_bw="14">
<![CDATA[
.preheader29:106 %sext_ln1118_36 = sext i14 %layer_4_weights_V_3_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_36"/></StgValue>
</operation>

<operation id="1902" st_id="98" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1615" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.preheader29:107 %mul_ln1118_31 = mul i35 %sext_ln1118_36, i35 %sext_ln1115_1

]]></Node>
<StgValue><ssdm name="mul_ln1118_31"/></StgValue>
</operation>

<operation id="1903" st_id="98" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1660" bw="21" op_0_bw="15">
<![CDATA[
.preheader29:152 %layer_4_out_V_load_13 = load i15 %layer_4_out_V_addr_14

]]></Node>
<StgValue><ssdm name="layer_4_out_V_load_13"/></StgValue>
</operation>

<operation id="1904" st_id="98" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1669" bw="21" op_0_bw="15">
<![CDATA[
.preheader29:161 %layer_4_out_V_load_14 = load i15 %layer_4_out_V_addr_15

]]></Node>
<StgValue><ssdm name="layer_4_out_V_load_14"/></StgValue>
</operation>

<operation id="1905" st_id="98" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1678" bw="21" op_0_bw="15">
<![CDATA[
.preheader29:170 %layer_4_out_V_load_15 = load i15 %layer_4_out_V_addr_16

]]></Node>
<StgValue><ssdm name="layer_4_out_V_load_15"/></StgValue>
</operation>

<operation id="1906" st_id="98" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1687" bw="21" op_0_bw="15">
<![CDATA[
.preheader29:179 %layer_4_out_V_load_16 = load i15 %layer_4_out_V_addr_17

]]></Node>
<StgValue><ssdm name="layer_4_out_V_load_16"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="1907" st_id="99" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1590" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.preheader29:82 %mul_ln703_2 = mul i37 %sext_ln1118_33, i37 %sext_ln1115_2

]]></Node>
<StgValue><ssdm name="mul_ln703_2"/></StgValue>
</operation>

<operation id="1908" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1592" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.preheader29:84 %shl_ln728_31 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %layer_4_out_V_load_5, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_31"/></StgValue>
</operation>

<operation id="1909" st_id="99" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1593" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.preheader29:85 %add_ln1192_128 = add i37 %shl_ln728_31, i37 %mul_ln703_2

]]></Node>
<StgValue><ssdm name="add_ln1192_128"/></StgValue>
</operation>

<operation id="1910" st_id="99" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1598" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.preheader29:90 %mul_ln1118_30 = mul i35 %sext_ln1118_34, i35 %sext_ln1115_1

]]></Node>
<StgValue><ssdm name="mul_ln1118_30"/></StgValue>
</operation>

<operation id="1911" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1600" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.preheader29:92 %shl_ln728_33 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %layer_4_out_V_load_6, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_33"/></StgValue>
</operation>

<operation id="1912" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1601" bw="37" op_0_bw="35">
<![CDATA[
.preheader29:93 %sext_ln703_30 = sext i35 %mul_ln1118_30

]]></Node>
<StgValue><ssdm name="sext_ln703_30"/></StgValue>
</operation>

<operation id="1913" st_id="99" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1602" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.preheader29:94 %add_ln1192_145 = add i37 %shl_ln728_33, i37 %sext_ln703_30

]]></Node>
<StgValue><ssdm name="add_ln1192_145"/></StgValue>
</operation>

<operation id="1914" st_id="99" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1609" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.preheader29:101 %mul_ln1192 = mul i37 %sext_ln1118_35, i37 %sext_ln1115_2

]]></Node>
<StgValue><ssdm name="mul_ln1192"/></StgValue>
</operation>

<operation id="1915" st_id="99" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1615" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.preheader29:107 %mul_ln1118_31 = mul i35 %sext_ln1118_36, i35 %sext_ln1115_1

]]></Node>
<StgValue><ssdm name="mul_ln1118_31"/></StgValue>
</operation>

<operation id="1916" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1623" bw="35" op_0_bw="14">
<![CDATA[
.preheader29:115 %sext_ln1118_37 = sext i14 %layer_4_weights_V_4_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_37"/></StgValue>
</operation>

<operation id="1917" st_id="99" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1624" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.preheader29:116 %mul_ln1118_63 = mul i35 %sext_ln1118_37, i35 %sext_ln1115_1

]]></Node>
<StgValue><ssdm name="mul_ln1118_63"/></StgValue>
</operation>

<operation id="1918" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1632" bw="35" op_0_bw="14">
<![CDATA[
.preheader29:124 %sext_ln1118_38 = sext i14 %layer_4_weights_V_5_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_38"/></StgValue>
</operation>

<operation id="1919" st_id="99" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1633" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.preheader29:125 %mul_ln1118_86 = mul i35 %sext_ln1118_38, i35 %sext_ln1115_1

]]></Node>
<StgValue><ssdm name="mul_ln1118_86"/></StgValue>
</operation>

<operation id="1920" st_id="99" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1678" bw="21" op_0_bw="15">
<![CDATA[
.preheader29:170 %layer_4_out_V_load_15 = load i15 %layer_4_out_V_addr_16

]]></Node>
<StgValue><ssdm name="layer_4_out_V_load_15"/></StgValue>
</operation>

<operation id="1921" st_id="99" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1687" bw="21" op_0_bw="15">
<![CDATA[
.preheader29:179 %layer_4_out_V_load_16 = load i15 %layer_4_out_V_addr_17

]]></Node>
<StgValue><ssdm name="layer_4_out_V_load_16"/></StgValue>
</operation>

<operation id="1922" st_id="99" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1696" bw="21" op_0_bw="15">
<![CDATA[
.preheader29:188 %layer_4_out_V_load_17 = load i15 %layer_4_out_V_addr_18

]]></Node>
<StgValue><ssdm name="layer_4_out_V_load_17"/></StgValue>
</operation>

<operation id="1923" st_id="99" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1704" bw="21" op_0_bw="15">
<![CDATA[
.preheader29:196 %layer_4_out_V_load_18 = load i15 %layer_4_out_V_addr_19

]]></Node>
<StgValue><ssdm name="layer_4_out_V_load_18"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="1924" st_id="100" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1593" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.preheader29:85 %add_ln1192_128 = add i37 %shl_ln728_31, i37 %mul_ln703_2

]]></Node>
<StgValue><ssdm name="add_ln1192_128"/></StgValue>
</operation>

<operation id="1925" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1594" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader29:86 %trunc_ln708_32 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_128, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="trunc_ln708_32"/></StgValue>
</operation>

<operation id="1926" st_id="100" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1602" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.preheader29:94 %add_ln1192_145 = add i37 %shl_ln728_33, i37 %sext_ln703_30

]]></Node>
<StgValue><ssdm name="add_ln1192_145"/></StgValue>
</operation>

<operation id="1927" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1603" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader29:95 %trunc_ln708_33 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_145, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="trunc_ln708_33"/></StgValue>
</operation>

<operation id="1928" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1608" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.preheader29:100 %shl_ln728_97 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %layer_4_out_V_load_7, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_97"/></StgValue>
</operation>

<operation id="1929" st_id="100" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1609" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.preheader29:101 %mul_ln1192 = mul i37 %sext_ln1118_35, i37 %sext_ln1115_2

]]></Node>
<StgValue><ssdm name="mul_ln1192"/></StgValue>
</operation>

<operation id="1930" st_id="100" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1610" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.preheader29:102 %add_ln1192_146 = add i37 %shl_ln728_97, i37 %mul_ln1192

]]></Node>
<StgValue><ssdm name="add_ln1192_146"/></StgValue>
</operation>

<operation id="1931" st_id="100" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1615" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.preheader29:107 %mul_ln1118_31 = mul i35 %sext_ln1118_36, i35 %sext_ln1115_1

]]></Node>
<StgValue><ssdm name="mul_ln1118_31"/></StgValue>
</operation>

<operation id="1932" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1617" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.preheader29:109 %shl_ln728_128 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %layer_4_out_V_load_8, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_128"/></StgValue>
</operation>

<operation id="1933" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1618" bw="37" op_0_bw="35">
<![CDATA[
.preheader29:110 %sext_ln703_31 = sext i35 %mul_ln1118_31

]]></Node>
<StgValue><ssdm name="sext_ln703_31"/></StgValue>
</operation>

<operation id="1934" st_id="100" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1619" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.preheader29:111 %add_ln1192_147 = add i37 %shl_ln728_128, i37 %sext_ln703_31

]]></Node>
<StgValue><ssdm name="add_ln1192_147"/></StgValue>
</operation>

<operation id="1935" st_id="100" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1624" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.preheader29:116 %mul_ln1118_63 = mul i35 %sext_ln1118_37, i35 %sext_ln1115_1

]]></Node>
<StgValue><ssdm name="mul_ln1118_63"/></StgValue>
</operation>

<operation id="1936" st_id="100" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1633" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.preheader29:125 %mul_ln1118_86 = mul i35 %sext_ln1118_38, i35 %sext_ln1115_1

]]></Node>
<StgValue><ssdm name="mul_ln1118_86"/></StgValue>
</operation>

<operation id="1937" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1641" bw="37" op_0_bw="16">
<![CDATA[
.preheader29:133 %sext_ln1118_39 = sext i16 %layer_4_weights_V_6_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_39"/></StgValue>
</operation>

<operation id="1938" st_id="100" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1642" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.preheader29:134 %mul_ln703_3 = mul i37 %sext_ln1118_39, i37 %sext_ln1115_2

]]></Node>
<StgValue><ssdm name="mul_ln703_3"/></StgValue>
</operation>

<operation id="1939" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1649" bw="35" op_0_bw="14">
<![CDATA[
.preheader29:141 %sext_ln1118_40 = sext i14 %layer_4_weights_V_7_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_40"/></StgValue>
</operation>

<operation id="1940" st_id="100" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1650" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.preheader29:142 %mul_ln1118_106 = mul i35 %sext_ln1118_40, i35 %sext_ln1115_1

]]></Node>
<StgValue><ssdm name="mul_ln1118_106"/></StgValue>
</operation>

<operation id="1941" st_id="100" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1696" bw="21" op_0_bw="15">
<![CDATA[
.preheader29:188 %layer_4_out_V_load_17 = load i15 %layer_4_out_V_addr_18

]]></Node>
<StgValue><ssdm name="layer_4_out_V_load_17"/></StgValue>
</operation>

<operation id="1942" st_id="100" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1704" bw="21" op_0_bw="15">
<![CDATA[
.preheader29:196 %layer_4_out_V_load_18 = load i15 %layer_4_out_V_addr_19

]]></Node>
<StgValue><ssdm name="layer_4_out_V_load_18"/></StgValue>
</operation>

<operation id="1943" st_id="100" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1712" bw="21" op_0_bw="15">
<![CDATA[
.preheader29:204 %layer_4_out_V_load_19 = load i15 %layer_4_out_V_addr_20

]]></Node>
<StgValue><ssdm name="layer_4_out_V_load_19"/></StgValue>
</operation>

<operation id="1944" st_id="100" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1721" bw="21" op_0_bw="15">
<![CDATA[
.preheader29:213 %layer_4_out_V_load_20 = load i15 %layer_4_out_V_addr_21

]]></Node>
<StgValue><ssdm name="layer_4_out_V_load_20"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="1945" st_id="101" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1610" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.preheader29:102 %add_ln1192_146 = add i37 %shl_ln728_97, i37 %mul_ln1192

]]></Node>
<StgValue><ssdm name="add_ln1192_146"/></StgValue>
</operation>

<operation id="1946" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1611" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader29:103 %trunc_ln708_34 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_146, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="trunc_ln708_34"/></StgValue>
</operation>

<operation id="1947" st_id="101" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1619" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.preheader29:111 %add_ln1192_147 = add i37 %shl_ln728_128, i37 %sext_ln703_31

]]></Node>
<StgValue><ssdm name="add_ln1192_147"/></StgValue>
</operation>

<operation id="1948" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1620" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader29:112 %trunc_ln708_35 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_147, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="trunc_ln708_35"/></StgValue>
</operation>

<operation id="1949" st_id="101" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1624" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.preheader29:116 %mul_ln1118_63 = mul i35 %sext_ln1118_37, i35 %sext_ln1115_1

]]></Node>
<StgValue><ssdm name="mul_ln1118_63"/></StgValue>
</operation>

<operation id="1950" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1626" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.preheader29:118 %shl_ln728_145 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %layer_4_out_V_load_9, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_145"/></StgValue>
</operation>

<operation id="1951" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1627" bw="37" op_0_bw="35">
<![CDATA[
.preheader29:119 %sext_ln703_32 = sext i35 %mul_ln1118_63

]]></Node>
<StgValue><ssdm name="sext_ln703_32"/></StgValue>
</operation>

<operation id="1952" st_id="101" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1628" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.preheader29:120 %add_ln1192_148 = add i37 %shl_ln728_145, i37 %sext_ln703_32

]]></Node>
<StgValue><ssdm name="add_ln1192_148"/></StgValue>
</operation>

<operation id="1953" st_id="101" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1633" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.preheader29:125 %mul_ln1118_86 = mul i35 %sext_ln1118_38, i35 %sext_ln1115_1

]]></Node>
<StgValue><ssdm name="mul_ln1118_86"/></StgValue>
</operation>

<operation id="1954" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1635" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.preheader29:127 %shl_ln728_146 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %layer_4_out_V_load_10, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_146"/></StgValue>
</operation>

<operation id="1955" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1636" bw="37" op_0_bw="35">
<![CDATA[
.preheader29:128 %sext_ln703_33 = sext i35 %mul_ln1118_86

]]></Node>
<StgValue><ssdm name="sext_ln703_33"/></StgValue>
</operation>

<operation id="1956" st_id="101" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1637" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.preheader29:129 %add_ln1192_149 = add i37 %shl_ln728_146, i37 %sext_ln703_33

]]></Node>
<StgValue><ssdm name="add_ln1192_149"/></StgValue>
</operation>

<operation id="1957" st_id="101" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1642" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.preheader29:134 %mul_ln703_3 = mul i37 %sext_ln1118_39, i37 %sext_ln1115_2

]]></Node>
<StgValue><ssdm name="mul_ln703_3"/></StgValue>
</operation>

<operation id="1958" st_id="101" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1650" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.preheader29:142 %mul_ln1118_106 = mul i35 %sext_ln1118_40, i35 %sext_ln1115_1

]]></Node>
<StgValue><ssdm name="mul_ln1118_106"/></StgValue>
</operation>

<operation id="1959" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1658" bw="35" op_0_bw="14">
<![CDATA[
.preheader29:150 %sext_ln1118_41 = sext i14 %layer_4_weights_V_8_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_41"/></StgValue>
</operation>

<operation id="1960" st_id="101" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1659" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.preheader29:151 %mul_ln1118_107 = mul i35 %sext_ln1118_41, i35 %sext_ln1115_1

]]></Node>
<StgValue><ssdm name="mul_ln1118_107"/></StgValue>
</operation>

<operation id="1961" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1667" bw="35" op_0_bw="14">
<![CDATA[
.preheader29:159 %sext_ln1118_42 = sext i14 %layer_4_weights_V_9_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_42"/></StgValue>
</operation>

<operation id="1962" st_id="101" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1668" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.preheader29:160 %mul_ln1118_121 = mul i35 %sext_ln1118_42, i35 %sext_ln1115_1

]]></Node>
<StgValue><ssdm name="mul_ln1118_121"/></StgValue>
</operation>

<operation id="1963" st_id="101" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1712" bw="21" op_0_bw="15">
<![CDATA[
.preheader29:204 %layer_4_out_V_load_19 = load i15 %layer_4_out_V_addr_20

]]></Node>
<StgValue><ssdm name="layer_4_out_V_load_19"/></StgValue>
</operation>

<operation id="1964" st_id="101" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1721" bw="21" op_0_bw="15">
<![CDATA[
.preheader29:213 %layer_4_out_V_load_20 = load i15 %layer_4_out_V_addr_21

]]></Node>
<StgValue><ssdm name="layer_4_out_V_load_20"/></StgValue>
</operation>

<operation id="1965" st_id="101" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1729" bw="21" op_0_bw="15">
<![CDATA[
.preheader29:221 %layer_4_out_V_load_21 = load i15 %layer_4_out_V_addr_22

]]></Node>
<StgValue><ssdm name="layer_4_out_V_load_21"/></StgValue>
</operation>

<operation id="1966" st_id="101" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1738" bw="21" op_0_bw="15">
<![CDATA[
.preheader29:230 %layer_4_out_V_load_22 = load i15 %layer_4_out_V_addr_23

]]></Node>
<StgValue><ssdm name="layer_4_out_V_load_22"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="1967" st_id="102" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1628" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.preheader29:120 %add_ln1192_148 = add i37 %shl_ln728_145, i37 %sext_ln703_32

]]></Node>
<StgValue><ssdm name="add_ln1192_148"/></StgValue>
</operation>

<operation id="1968" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1629" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader29:121 %trunc_ln708_36 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_148, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="trunc_ln708_36"/></StgValue>
</operation>

<operation id="1969" st_id="102" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1637" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.preheader29:129 %add_ln1192_149 = add i37 %shl_ln728_146, i37 %sext_ln703_33

]]></Node>
<StgValue><ssdm name="add_ln1192_149"/></StgValue>
</operation>

<operation id="1970" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1638" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader29:130 %trunc_ln708_37 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_149, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="trunc_ln708_37"/></StgValue>
</operation>

<operation id="1971" st_id="102" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1642" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.preheader29:134 %mul_ln703_3 = mul i37 %sext_ln1118_39, i37 %sext_ln1115_2

]]></Node>
<StgValue><ssdm name="mul_ln703_3"/></StgValue>
</operation>

<operation id="1972" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1644" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.preheader29:136 %shl_ln728_147 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %layer_4_out_V_load_11, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_147"/></StgValue>
</operation>

<operation id="1973" st_id="102" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1645" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.preheader29:137 %add_ln1192_150 = add i37 %shl_ln728_147, i37 %mul_ln703_3

]]></Node>
<StgValue><ssdm name="add_ln1192_150"/></StgValue>
</operation>

<operation id="1974" st_id="102" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1650" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.preheader29:142 %mul_ln1118_106 = mul i35 %sext_ln1118_40, i35 %sext_ln1115_1

]]></Node>
<StgValue><ssdm name="mul_ln1118_106"/></StgValue>
</operation>

<operation id="1975" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1652" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.preheader29:144 %shl_ln728_148 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %layer_4_out_V_load_12, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_148"/></StgValue>
</operation>

<operation id="1976" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1653" bw="37" op_0_bw="35">
<![CDATA[
.preheader29:145 %sext_ln703_34 = sext i35 %mul_ln1118_106

]]></Node>
<StgValue><ssdm name="sext_ln703_34"/></StgValue>
</operation>

<operation id="1977" st_id="102" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1654" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.preheader29:146 %add_ln1192_151 = add i37 %shl_ln728_148, i37 %sext_ln703_34

]]></Node>
<StgValue><ssdm name="add_ln1192_151"/></StgValue>
</operation>

<operation id="1978" st_id="102" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1659" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.preheader29:151 %mul_ln1118_107 = mul i35 %sext_ln1118_41, i35 %sext_ln1115_1

]]></Node>
<StgValue><ssdm name="mul_ln1118_107"/></StgValue>
</operation>

<operation id="1979" st_id="102" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1668" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.preheader29:160 %mul_ln1118_121 = mul i35 %sext_ln1118_42, i35 %sext_ln1115_1

]]></Node>
<StgValue><ssdm name="mul_ln1118_121"/></StgValue>
</operation>

<operation id="1980" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1676" bw="35" op_0_bw="14">
<![CDATA[
.preheader29:168 %sext_ln1118_43 = sext i14 %layer_4_weights_V_10_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_43"/></StgValue>
</operation>

<operation id="1981" st_id="102" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1677" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.preheader29:169 %mul_ln1118_128 = mul i35 %sext_ln1118_43, i35 %sext_ln1115_1

]]></Node>
<StgValue><ssdm name="mul_ln1118_128"/></StgValue>
</operation>

<operation id="1982" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1685" bw="35" op_0_bw="14">
<![CDATA[
.preheader29:177 %sext_ln1118_44 = sext i14 %layer_4_weights_V_11_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_44"/></StgValue>
</operation>

<operation id="1983" st_id="102" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1686" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.preheader29:178 %mul_ln1118_129 = mul i35 %sext_ln1118_44, i35 %sext_ln1115_1

]]></Node>
<StgValue><ssdm name="mul_ln1118_129"/></StgValue>
</operation>

<operation id="1984" st_id="102" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1729" bw="21" op_0_bw="15">
<![CDATA[
.preheader29:221 %layer_4_out_V_load_21 = load i15 %layer_4_out_V_addr_22

]]></Node>
<StgValue><ssdm name="layer_4_out_V_load_21"/></StgValue>
</operation>

<operation id="1985" st_id="102" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1738" bw="21" op_0_bw="15">
<![CDATA[
.preheader29:230 %layer_4_out_V_load_22 = load i15 %layer_4_out_V_addr_23

]]></Node>
<StgValue><ssdm name="layer_4_out_V_load_22"/></StgValue>
</operation>

<operation id="1986" st_id="102" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1746" bw="21" op_0_bw="15">
<![CDATA[
.preheader29:238 %layer_4_out_V_load_23 = load i15 %layer_4_out_V_addr_24

]]></Node>
<StgValue><ssdm name="layer_4_out_V_load_23"/></StgValue>
</operation>

<operation id="1987" st_id="102" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1755" bw="21" op_0_bw="15">
<![CDATA[
.preheader29:247 %layer_4_out_V_load_24 = load i15 %layer_4_out_V_addr_25

]]></Node>
<StgValue><ssdm name="layer_4_out_V_load_24"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="1988" st_id="103" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1645" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.preheader29:137 %add_ln1192_150 = add i37 %shl_ln728_147, i37 %mul_ln703_3

]]></Node>
<StgValue><ssdm name="add_ln1192_150"/></StgValue>
</operation>

<operation id="1989" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1646" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader29:138 %trunc_ln708_38 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_150, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="trunc_ln708_38"/></StgValue>
</operation>

<operation id="1990" st_id="103" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1654" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.preheader29:146 %add_ln1192_151 = add i37 %shl_ln728_148, i37 %sext_ln703_34

]]></Node>
<StgValue><ssdm name="add_ln1192_151"/></StgValue>
</operation>

<operation id="1991" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1655" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader29:147 %trunc_ln708_39 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_151, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="trunc_ln708_39"/></StgValue>
</operation>

<operation id="1992" st_id="103" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1659" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.preheader29:151 %mul_ln1118_107 = mul i35 %sext_ln1118_41, i35 %sext_ln1115_1

]]></Node>
<StgValue><ssdm name="mul_ln1118_107"/></StgValue>
</operation>

<operation id="1993" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1661" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.preheader29:153 %shl_ln728_149 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %layer_4_out_V_load_13, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_149"/></StgValue>
</operation>

<operation id="1994" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1662" bw="37" op_0_bw="35">
<![CDATA[
.preheader29:154 %sext_ln703_35 = sext i35 %mul_ln1118_107

]]></Node>
<StgValue><ssdm name="sext_ln703_35"/></StgValue>
</operation>

<operation id="1995" st_id="103" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1663" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.preheader29:155 %add_ln1192_152 = add i37 %shl_ln728_149, i37 %sext_ln703_35

]]></Node>
<StgValue><ssdm name="add_ln1192_152"/></StgValue>
</operation>

<operation id="1996" st_id="103" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1668" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.preheader29:160 %mul_ln1118_121 = mul i35 %sext_ln1118_42, i35 %sext_ln1115_1

]]></Node>
<StgValue><ssdm name="mul_ln1118_121"/></StgValue>
</operation>

<operation id="1997" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1670" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.preheader29:162 %shl_ln728_150 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %layer_4_out_V_load_14, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_150"/></StgValue>
</operation>

<operation id="1998" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1671" bw="37" op_0_bw="35">
<![CDATA[
.preheader29:163 %sext_ln703_36 = sext i35 %mul_ln1118_121

]]></Node>
<StgValue><ssdm name="sext_ln703_36"/></StgValue>
</operation>

<operation id="1999" st_id="103" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1672" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.preheader29:164 %add_ln1192_153 = add i37 %shl_ln728_150, i37 %sext_ln703_36

]]></Node>
<StgValue><ssdm name="add_ln1192_153"/></StgValue>
</operation>

<operation id="2000" st_id="103" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1677" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.preheader29:169 %mul_ln1118_128 = mul i35 %sext_ln1118_43, i35 %sext_ln1115_1

]]></Node>
<StgValue><ssdm name="mul_ln1118_128"/></StgValue>
</operation>

<operation id="2001" st_id="103" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1686" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.preheader29:178 %mul_ln1118_129 = mul i35 %sext_ln1118_44, i35 %sext_ln1115_1

]]></Node>
<StgValue><ssdm name="mul_ln1118_129"/></StgValue>
</operation>

<operation id="2002" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1694" bw="37" op_0_bw="16">
<![CDATA[
.preheader29:186 %sext_ln1118_45 = sext i16 %layer_4_weights_V_12_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_45"/></StgValue>
</operation>

<operation id="2003" st_id="103" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1695" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.preheader29:187 %mul_ln703_4 = mul i37 %sext_ln1118_45, i37 %sext_ln1115_2

]]></Node>
<StgValue><ssdm name="mul_ln703_4"/></StgValue>
</operation>

<operation id="2004" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1702" bw="37" op_0_bw="16">
<![CDATA[
.preheader29:194 %sext_ln1118_46 = sext i16 %layer_4_weights_V_13_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_46"/></StgValue>
</operation>

<operation id="2005" st_id="103" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1703" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.preheader29:195 %mul_ln703_5 = mul i37 %sext_ln1118_46, i37 %sext_ln1115_2

]]></Node>
<StgValue><ssdm name="mul_ln703_5"/></StgValue>
</operation>

<operation id="2006" st_id="103" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1746" bw="21" op_0_bw="15">
<![CDATA[
.preheader29:238 %layer_4_out_V_load_23 = load i15 %layer_4_out_V_addr_24

]]></Node>
<StgValue><ssdm name="layer_4_out_V_load_23"/></StgValue>
</operation>

<operation id="2007" st_id="103" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1755" bw="21" op_0_bw="15">
<![CDATA[
.preheader29:247 %layer_4_out_V_load_24 = load i15 %layer_4_out_V_addr_25

]]></Node>
<StgValue><ssdm name="layer_4_out_V_load_24"/></StgValue>
</operation>

<operation id="2008" st_id="103" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1764" bw="21" op_0_bw="15">
<![CDATA[
.preheader29:256 %layer_4_out_V_load_25 = load i15 %layer_4_out_V_addr_26

]]></Node>
<StgValue><ssdm name="layer_4_out_V_load_25"/></StgValue>
</operation>

<operation id="2009" st_id="103" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1773" bw="21" op_0_bw="15">
<![CDATA[
.preheader29:265 %layer_4_out_V_load_26 = load i15 %layer_4_out_V_addr_27

]]></Node>
<StgValue><ssdm name="layer_4_out_V_load_26"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="2010" st_id="104" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1663" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.preheader29:155 %add_ln1192_152 = add i37 %shl_ln728_149, i37 %sext_ln703_35

]]></Node>
<StgValue><ssdm name="add_ln1192_152"/></StgValue>
</operation>

<operation id="2011" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1664" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader29:156 %trunc_ln708_40 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_152, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="trunc_ln708_40"/></StgValue>
</operation>

<operation id="2012" st_id="104" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1672" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.preheader29:164 %add_ln1192_153 = add i37 %shl_ln728_150, i37 %sext_ln703_36

]]></Node>
<StgValue><ssdm name="add_ln1192_153"/></StgValue>
</operation>

<operation id="2013" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1673" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader29:165 %trunc_ln708_41 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_153, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="trunc_ln708_41"/></StgValue>
</operation>

<operation id="2014" st_id="104" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1677" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.preheader29:169 %mul_ln1118_128 = mul i35 %sext_ln1118_43, i35 %sext_ln1115_1

]]></Node>
<StgValue><ssdm name="mul_ln1118_128"/></StgValue>
</operation>

<operation id="2015" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1679" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.preheader29:171 %shl_ln728_151 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %layer_4_out_V_load_15, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_151"/></StgValue>
</operation>

<operation id="2016" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1680" bw="37" op_0_bw="35">
<![CDATA[
.preheader29:172 %sext_ln703_37 = sext i35 %mul_ln1118_128

]]></Node>
<StgValue><ssdm name="sext_ln703_37"/></StgValue>
</operation>

<operation id="2017" st_id="104" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1681" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.preheader29:173 %add_ln1192_154 = add i37 %shl_ln728_151, i37 %sext_ln703_37

]]></Node>
<StgValue><ssdm name="add_ln1192_154"/></StgValue>
</operation>

<operation id="2018" st_id="104" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1686" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.preheader29:178 %mul_ln1118_129 = mul i35 %sext_ln1118_44, i35 %sext_ln1115_1

]]></Node>
<StgValue><ssdm name="mul_ln1118_129"/></StgValue>
</operation>

<operation id="2019" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1688" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.preheader29:180 %shl_ln728_152 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %layer_4_out_V_load_16, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_152"/></StgValue>
</operation>

<operation id="2020" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1689" bw="37" op_0_bw="35">
<![CDATA[
.preheader29:181 %sext_ln703_38 = sext i35 %mul_ln1118_129

]]></Node>
<StgValue><ssdm name="sext_ln703_38"/></StgValue>
</operation>

<operation id="2021" st_id="104" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1690" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.preheader29:182 %add_ln1192_155 = add i37 %shl_ln728_152, i37 %sext_ln703_38

]]></Node>
<StgValue><ssdm name="add_ln1192_155"/></StgValue>
</operation>

<operation id="2022" st_id="104" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1695" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.preheader29:187 %mul_ln703_4 = mul i37 %sext_ln1118_45, i37 %sext_ln1115_2

]]></Node>
<StgValue><ssdm name="mul_ln703_4"/></StgValue>
</operation>

<operation id="2023" st_id="104" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1703" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.preheader29:195 %mul_ln703_5 = mul i37 %sext_ln1118_46, i37 %sext_ln1115_2

]]></Node>
<StgValue><ssdm name="mul_ln703_5"/></StgValue>
</operation>

<operation id="2024" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1710" bw="35" op_0_bw="14">
<![CDATA[
.preheader29:202 %sext_ln1118_47 = sext i14 %layer_4_weights_V_14_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_47"/></StgValue>
</operation>

<operation id="2025" st_id="104" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1711" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.preheader29:203 %mul_ln1118_130 = mul i35 %sext_ln1118_47, i35 %sext_ln1115_1

]]></Node>
<StgValue><ssdm name="mul_ln1118_130"/></StgValue>
</operation>

<operation id="2026" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1719" bw="37" op_0_bw="16">
<![CDATA[
.preheader29:211 %sext_ln1118_48 = sext i16 %layer_4_weights_V_15_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_48"/></StgValue>
</operation>

<operation id="2027" st_id="104" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1720" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.preheader29:212 %mul_ln703_6 = mul i37 %sext_ln1118_48, i37 %sext_ln1115_2

]]></Node>
<StgValue><ssdm name="mul_ln703_6"/></StgValue>
</operation>

<operation id="2028" st_id="104" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1764" bw="21" op_0_bw="15">
<![CDATA[
.preheader29:256 %layer_4_out_V_load_25 = load i15 %layer_4_out_V_addr_26

]]></Node>
<StgValue><ssdm name="layer_4_out_V_load_25"/></StgValue>
</operation>

<operation id="2029" st_id="104" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1773" bw="21" op_0_bw="15">
<![CDATA[
.preheader29:265 %layer_4_out_V_load_26 = load i15 %layer_4_out_V_addr_27

]]></Node>
<StgValue><ssdm name="layer_4_out_V_load_26"/></StgValue>
</operation>

<operation id="2030" st_id="104" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1781" bw="21" op_0_bw="15">
<![CDATA[
.preheader29:273 %layer_4_out_V_load_27 = load i15 %layer_4_out_V_addr_28

]]></Node>
<StgValue><ssdm name="layer_4_out_V_load_27"/></StgValue>
</operation>

<operation id="2031" st_id="104" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1789" bw="21" op_0_bw="15">
<![CDATA[
.preheader29:281 %layer_4_out_V_load_28 = load i15 %layer_4_out_V_addr_29

]]></Node>
<StgValue><ssdm name="layer_4_out_V_load_28"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="2032" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1585" bw="36" op_0_bw="21">
<![CDATA[
.preheader29:77 %sext_ln1115 = sext i21 %r_V

]]></Node>
<StgValue><ssdm name="sext_ln1115"/></StgValue>
</operation>

<operation id="2033" st_id="105" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1681" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.preheader29:173 %add_ln1192_154 = add i37 %shl_ln728_151, i37 %sext_ln703_37

]]></Node>
<StgValue><ssdm name="add_ln1192_154"/></StgValue>
</operation>

<operation id="2034" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1682" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader29:174 %trunc_ln708_42 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_154, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="trunc_ln708_42"/></StgValue>
</operation>

<operation id="2035" st_id="105" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1690" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.preheader29:182 %add_ln1192_155 = add i37 %shl_ln728_152, i37 %sext_ln703_38

]]></Node>
<StgValue><ssdm name="add_ln1192_155"/></StgValue>
</operation>

<operation id="2036" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1691" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader29:183 %trunc_ln708_43 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_155, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="trunc_ln708_43"/></StgValue>
</operation>

<operation id="2037" st_id="105" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1695" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.preheader29:187 %mul_ln703_4 = mul i37 %sext_ln1118_45, i37 %sext_ln1115_2

]]></Node>
<StgValue><ssdm name="mul_ln703_4"/></StgValue>
</operation>

<operation id="2038" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1697" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.preheader29:189 %shl_ln728_153 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %layer_4_out_V_load_17, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_153"/></StgValue>
</operation>

<operation id="2039" st_id="105" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1698" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.preheader29:190 %add_ln1192_156 = add i37 %shl_ln728_153, i37 %mul_ln703_4

]]></Node>
<StgValue><ssdm name="add_ln1192_156"/></StgValue>
</operation>

<operation id="2040" st_id="105" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1703" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.preheader29:195 %mul_ln703_5 = mul i37 %sext_ln1118_46, i37 %sext_ln1115_2

]]></Node>
<StgValue><ssdm name="mul_ln703_5"/></StgValue>
</operation>

<operation id="2041" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1705" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.preheader29:197 %shl_ln728_154 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %layer_4_out_V_load_18, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_154"/></StgValue>
</operation>

<operation id="2042" st_id="105" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1706" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.preheader29:198 %add_ln1192_157 = add i37 %shl_ln728_154, i37 %mul_ln703_5

]]></Node>
<StgValue><ssdm name="add_ln1192_157"/></StgValue>
</operation>

<operation id="2043" st_id="105" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1711" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.preheader29:203 %mul_ln1118_130 = mul i35 %sext_ln1118_47, i35 %sext_ln1115_1

]]></Node>
<StgValue><ssdm name="mul_ln1118_130"/></StgValue>
</operation>

<operation id="2044" st_id="105" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1720" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.preheader29:212 %mul_ln703_6 = mul i37 %sext_ln1118_48, i37 %sext_ln1115_2

]]></Node>
<StgValue><ssdm name="mul_ln703_6"/></StgValue>
</operation>

<operation id="2045" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1727" bw="36" op_0_bw="15">
<![CDATA[
.preheader29:219 %sext_ln1118_49 = sext i15 %layer_4_weights_V_16_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_49"/></StgValue>
</operation>

<operation id="2046" st_id="105" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1728" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.preheader29:220 %mul_ln1118_131 = mul i36 %sext_ln1118_49, i36 %sext_ln1115

]]></Node>
<StgValue><ssdm name="mul_ln1118_131"/></StgValue>
</operation>

<operation id="2047" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1736" bw="37" op_0_bw="16">
<![CDATA[
.preheader29:228 %sext_ln1118_50 = sext i16 %layer_4_weights_V_17_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_50"/></StgValue>
</operation>

<operation id="2048" st_id="105" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1737" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.preheader29:229 %mul_ln703_7 = mul i37 %sext_ln1118_50, i37 %sext_ln1115_2

]]></Node>
<StgValue><ssdm name="mul_ln703_7"/></StgValue>
</operation>

<operation id="2049" st_id="105" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1781" bw="21" op_0_bw="15">
<![CDATA[
.preheader29:273 %layer_4_out_V_load_27 = load i15 %layer_4_out_V_addr_28

]]></Node>
<StgValue><ssdm name="layer_4_out_V_load_27"/></StgValue>
</operation>

<operation id="2050" st_id="105" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1789" bw="21" op_0_bw="15">
<![CDATA[
.preheader29:281 %layer_4_out_V_load_28 = load i15 %layer_4_out_V_addr_29

]]></Node>
<StgValue><ssdm name="layer_4_out_V_load_28"/></StgValue>
</operation>

<operation id="2051" st_id="105" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1797" bw="21" op_0_bw="15">
<![CDATA[
.preheader29:289 %layer_4_out_V_load_29 = load i15 %layer_4_out_V_addr_30

]]></Node>
<StgValue><ssdm name="layer_4_out_V_load_29"/></StgValue>
</operation>

<operation id="2052" st_id="105" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1806" bw="21" op_0_bw="15">
<![CDATA[
.preheader29:298 %layer_4_out_V_load_30 = load i15 %layer_4_out_V_addr_31

]]></Node>
<StgValue><ssdm name="layer_4_out_V_load_30"/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="2053" st_id="106" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1698" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.preheader29:190 %add_ln1192_156 = add i37 %shl_ln728_153, i37 %mul_ln703_4

]]></Node>
<StgValue><ssdm name="add_ln1192_156"/></StgValue>
</operation>

<operation id="2054" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1699" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader29:191 %trunc_ln708_44 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_156, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="trunc_ln708_44"/></StgValue>
</operation>

<operation id="2055" st_id="106" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1706" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.preheader29:198 %add_ln1192_157 = add i37 %shl_ln728_154, i37 %mul_ln703_5

]]></Node>
<StgValue><ssdm name="add_ln1192_157"/></StgValue>
</operation>

<operation id="2056" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1707" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader29:199 %trunc_ln708_45 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_157, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="trunc_ln708_45"/></StgValue>
</operation>

<operation id="2057" st_id="106" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1711" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.preheader29:203 %mul_ln1118_130 = mul i35 %sext_ln1118_47, i35 %sext_ln1115_1

]]></Node>
<StgValue><ssdm name="mul_ln1118_130"/></StgValue>
</operation>

<operation id="2058" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1713" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.preheader29:205 %shl_ln728_155 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %layer_4_out_V_load_19, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_155"/></StgValue>
</operation>

<operation id="2059" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1714" bw="37" op_0_bw="35">
<![CDATA[
.preheader29:206 %sext_ln703_39 = sext i35 %mul_ln1118_130

]]></Node>
<StgValue><ssdm name="sext_ln703_39"/></StgValue>
</operation>

<operation id="2060" st_id="106" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1715" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.preheader29:207 %add_ln1192_158 = add i37 %shl_ln728_155, i37 %sext_ln703_39

]]></Node>
<StgValue><ssdm name="add_ln1192_158"/></StgValue>
</operation>

<operation id="2061" st_id="106" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1720" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.preheader29:212 %mul_ln703_6 = mul i37 %sext_ln1118_48, i37 %sext_ln1115_2

]]></Node>
<StgValue><ssdm name="mul_ln703_6"/></StgValue>
</operation>

<operation id="2062" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1722" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.preheader29:214 %shl_ln728_156 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %layer_4_out_V_load_20, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_156"/></StgValue>
</operation>

<operation id="2063" st_id="106" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1723" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.preheader29:215 %add_ln1192_159 = add i37 %shl_ln728_156, i37 %mul_ln703_6

]]></Node>
<StgValue><ssdm name="add_ln1192_159"/></StgValue>
</operation>

<operation id="2064" st_id="106" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1728" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.preheader29:220 %mul_ln1118_131 = mul i36 %sext_ln1118_49, i36 %sext_ln1115

]]></Node>
<StgValue><ssdm name="mul_ln1118_131"/></StgValue>
</operation>

<operation id="2065" st_id="106" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1737" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.preheader29:229 %mul_ln703_7 = mul i37 %sext_ln1118_50, i37 %sext_ln1115_2

]]></Node>
<StgValue><ssdm name="mul_ln703_7"/></StgValue>
</operation>

<operation id="2066" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1744" bw="35" op_0_bw="14">
<![CDATA[
.preheader29:236 %sext_ln1118_51 = sext i14 %layer_4_weights_V_18_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_51"/></StgValue>
</operation>

<operation id="2067" st_id="106" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1745" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.preheader29:237 %mul_ln1118_132 = mul i35 %sext_ln1118_51, i35 %sext_ln1115_1

]]></Node>
<StgValue><ssdm name="mul_ln1118_132"/></StgValue>
</operation>

<operation id="2068" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1753" bw="35" op_0_bw="14">
<![CDATA[
.preheader29:245 %sext_ln1118_52 = sext i14 %layer_4_weights_V_19_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_52"/></StgValue>
</operation>

<operation id="2069" st_id="106" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1754" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.preheader29:246 %mul_ln1118_133 = mul i35 %sext_ln1118_52, i35 %sext_ln1115_1

]]></Node>
<StgValue><ssdm name="mul_ln1118_133"/></StgValue>
</operation>

<operation id="2070" st_id="106" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1797" bw="21" op_0_bw="15">
<![CDATA[
.preheader29:289 %layer_4_out_V_load_29 = load i15 %layer_4_out_V_addr_30

]]></Node>
<StgValue><ssdm name="layer_4_out_V_load_29"/></StgValue>
</operation>

<operation id="2071" st_id="106" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1806" bw="21" op_0_bw="15">
<![CDATA[
.preheader29:298 %layer_4_out_V_load_30 = load i15 %layer_4_out_V_addr_31

]]></Node>
<StgValue><ssdm name="layer_4_out_V_load_30"/></StgValue>
</operation>

<operation id="2072" st_id="106" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1814" bw="21" op_0_bw="15">
<![CDATA[
.preheader29:306 %layer_4_out_V_load_31 = load i15 %layer_4_out_V_addr_32

]]></Node>
<StgValue><ssdm name="layer_4_out_V_load_31"/></StgValue>
</operation>

<operation id="2073" st_id="106" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1823" bw="21" op_0_bw="15">
<![CDATA[
.preheader29:315 %layer_4_out_V_load_32 = load i15 %layer_4_out_V_addr_33

]]></Node>
<StgValue><ssdm name="layer_4_out_V_load_32"/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="2074" st_id="107" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1715" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.preheader29:207 %add_ln1192_158 = add i37 %shl_ln728_155, i37 %sext_ln703_39

]]></Node>
<StgValue><ssdm name="add_ln1192_158"/></StgValue>
</operation>

<operation id="2075" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1716" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader29:208 %trunc_ln708_46 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_158, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="trunc_ln708_46"/></StgValue>
</operation>

<operation id="2076" st_id="107" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1723" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.preheader29:215 %add_ln1192_159 = add i37 %shl_ln728_156, i37 %mul_ln703_6

]]></Node>
<StgValue><ssdm name="add_ln1192_159"/></StgValue>
</operation>

<operation id="2077" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1724" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader29:216 %trunc_ln708_47 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_159, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="trunc_ln708_47"/></StgValue>
</operation>

<operation id="2078" st_id="107" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1728" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.preheader29:220 %mul_ln1118_131 = mul i36 %sext_ln1118_49, i36 %sext_ln1115

]]></Node>
<StgValue><ssdm name="mul_ln1118_131"/></StgValue>
</operation>

<operation id="2079" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1730" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.preheader29:222 %shl_ln728_157 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %layer_4_out_V_load_21, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_157"/></StgValue>
</operation>

<operation id="2080" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1731" bw="37" op_0_bw="36">
<![CDATA[
.preheader29:223 %sext_ln703_40 = sext i36 %mul_ln1118_131

]]></Node>
<StgValue><ssdm name="sext_ln703_40"/></StgValue>
</operation>

<operation id="2081" st_id="107" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1732" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.preheader29:224 %add_ln1192_160 = add i37 %shl_ln728_157, i37 %sext_ln703_40

]]></Node>
<StgValue><ssdm name="add_ln1192_160"/></StgValue>
</operation>

<operation id="2082" st_id="107" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1737" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.preheader29:229 %mul_ln703_7 = mul i37 %sext_ln1118_50, i37 %sext_ln1115_2

]]></Node>
<StgValue><ssdm name="mul_ln703_7"/></StgValue>
</operation>

<operation id="2083" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1739" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.preheader29:231 %shl_ln728_158 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %layer_4_out_V_load_22, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_158"/></StgValue>
</operation>

<operation id="2084" st_id="107" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1740" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.preheader29:232 %add_ln1192_161 = add i37 %shl_ln728_158, i37 %mul_ln703_7

]]></Node>
<StgValue><ssdm name="add_ln1192_161"/></StgValue>
</operation>

<operation id="2085" st_id="107" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1745" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.preheader29:237 %mul_ln1118_132 = mul i35 %sext_ln1118_51, i35 %sext_ln1115_1

]]></Node>
<StgValue><ssdm name="mul_ln1118_132"/></StgValue>
</operation>

<operation id="2086" st_id="107" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1754" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.preheader29:246 %mul_ln1118_133 = mul i35 %sext_ln1118_52, i35 %sext_ln1115_1

]]></Node>
<StgValue><ssdm name="mul_ln1118_133"/></StgValue>
</operation>

<operation id="2087" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1762" bw="35" op_0_bw="14">
<![CDATA[
.preheader29:254 %sext_ln1118_53 = sext i14 %layer_4_weights_V_20_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_53"/></StgValue>
</operation>

<operation id="2088" st_id="107" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1763" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.preheader29:255 %mul_ln1118_134 = mul i35 %sext_ln1118_53, i35 %sext_ln1115_1

]]></Node>
<StgValue><ssdm name="mul_ln1118_134"/></StgValue>
</operation>

<operation id="2089" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1771" bw="35" op_0_bw="14">
<![CDATA[
.preheader29:263 %sext_ln1118_54 = sext i14 %layer_4_weights_V_21_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_54"/></StgValue>
</operation>

<operation id="2090" st_id="107" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1772" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.preheader29:264 %mul_ln1118_135 = mul i35 %sext_ln1118_54, i35 %sext_ln1115_1

]]></Node>
<StgValue><ssdm name="mul_ln1118_135"/></StgValue>
</operation>

<operation id="2091" st_id="107" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1814" bw="21" op_0_bw="15">
<![CDATA[
.preheader29:306 %layer_4_out_V_load_31 = load i15 %layer_4_out_V_addr_32

]]></Node>
<StgValue><ssdm name="layer_4_out_V_load_31"/></StgValue>
</operation>

<operation id="2092" st_id="107" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1823" bw="21" op_0_bw="15">
<![CDATA[
.preheader29:315 %layer_4_out_V_load_32 = load i15 %layer_4_out_V_addr_33

]]></Node>
<StgValue><ssdm name="layer_4_out_V_load_32"/></StgValue>
</operation>

<operation id="2093" st_id="107" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1832" bw="21" op_0_bw="15">
<![CDATA[
.preheader29:324 %layer_4_out_V_load_33 = load i15 %layer_4_out_V_addr_34

]]></Node>
<StgValue><ssdm name="layer_4_out_V_load_33"/></StgValue>
</operation>

<operation id="2094" st_id="107" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1841" bw="21" op_0_bw="15">
<![CDATA[
.preheader29:333 %layer_4_out_V_load_34 = load i15 %layer_4_out_V_addr_35

]]></Node>
<StgValue><ssdm name="layer_4_out_V_load_34"/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="2095" st_id="108" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1732" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.preheader29:224 %add_ln1192_160 = add i37 %shl_ln728_157, i37 %sext_ln703_40

]]></Node>
<StgValue><ssdm name="add_ln1192_160"/></StgValue>
</operation>

<operation id="2096" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1733" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader29:225 %trunc_ln708_48 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_160, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="trunc_ln708_48"/></StgValue>
</operation>

<operation id="2097" st_id="108" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1740" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.preheader29:232 %add_ln1192_161 = add i37 %shl_ln728_158, i37 %mul_ln703_7

]]></Node>
<StgValue><ssdm name="add_ln1192_161"/></StgValue>
</operation>

<operation id="2098" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1741" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader29:233 %trunc_ln708_49 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_161, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="trunc_ln708_49"/></StgValue>
</operation>

<operation id="2099" st_id="108" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1745" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.preheader29:237 %mul_ln1118_132 = mul i35 %sext_ln1118_51, i35 %sext_ln1115_1

]]></Node>
<StgValue><ssdm name="mul_ln1118_132"/></StgValue>
</operation>

<operation id="2100" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1747" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.preheader29:239 %shl_ln728_159 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %layer_4_out_V_load_23, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_159"/></StgValue>
</operation>

<operation id="2101" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1748" bw="37" op_0_bw="35">
<![CDATA[
.preheader29:240 %sext_ln703_41 = sext i35 %mul_ln1118_132

]]></Node>
<StgValue><ssdm name="sext_ln703_41"/></StgValue>
</operation>

<operation id="2102" st_id="108" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1749" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.preheader29:241 %add_ln1192_162 = add i37 %shl_ln728_159, i37 %sext_ln703_41

]]></Node>
<StgValue><ssdm name="add_ln1192_162"/></StgValue>
</operation>

<operation id="2103" st_id="108" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1754" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.preheader29:246 %mul_ln1118_133 = mul i35 %sext_ln1118_52, i35 %sext_ln1115_1

]]></Node>
<StgValue><ssdm name="mul_ln1118_133"/></StgValue>
</operation>

<operation id="2104" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1756" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.preheader29:248 %shl_ln728_160 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %layer_4_out_V_load_24, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_160"/></StgValue>
</operation>

<operation id="2105" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1757" bw="37" op_0_bw="35">
<![CDATA[
.preheader29:249 %sext_ln703_42 = sext i35 %mul_ln1118_133

]]></Node>
<StgValue><ssdm name="sext_ln703_42"/></StgValue>
</operation>

<operation id="2106" st_id="108" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1758" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.preheader29:250 %add_ln1192_163 = add i37 %shl_ln728_160, i37 %sext_ln703_42

]]></Node>
<StgValue><ssdm name="add_ln1192_163"/></StgValue>
</operation>

<operation id="2107" st_id="108" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1763" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.preheader29:255 %mul_ln1118_134 = mul i35 %sext_ln1118_53, i35 %sext_ln1115_1

]]></Node>
<StgValue><ssdm name="mul_ln1118_134"/></StgValue>
</operation>

<operation id="2108" st_id="108" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1772" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.preheader29:264 %mul_ln1118_135 = mul i35 %sext_ln1118_54, i35 %sext_ln1115_1

]]></Node>
<StgValue><ssdm name="mul_ln1118_135"/></StgValue>
</operation>

<operation id="2109" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1780" bw="37" op_0_bw="17">
<![CDATA[
.preheader29:272 %sext_ln1118_55 = sext i17 %layer_4_weights_V_22_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_55"/></StgValue>
</operation>

<operation id="2110" st_id="108" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1783" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.preheader29:275 %mul_ln1192_1 = mul i37 %sext_ln1118_55, i37 %sext_ln1115_2

]]></Node>
<StgValue><ssdm name="mul_ln1192_1"/></StgValue>
</operation>

<operation id="2111" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1788" bw="37" op_0_bw="17">
<![CDATA[
.preheader29:280 %sext_ln1118_56 = sext i17 %layer_4_weights_V_23_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_56"/></StgValue>
</operation>

<operation id="2112" st_id="108" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1791" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.preheader29:283 %mul_ln1192_2 = mul i37 %sext_ln1118_56, i37 %sext_ln1115_2

]]></Node>
<StgValue><ssdm name="mul_ln1192_2"/></StgValue>
</operation>

<operation id="2113" st_id="108" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1832" bw="21" op_0_bw="15">
<![CDATA[
.preheader29:324 %layer_4_out_V_load_33 = load i15 %layer_4_out_V_addr_34

]]></Node>
<StgValue><ssdm name="layer_4_out_V_load_33"/></StgValue>
</operation>

<operation id="2114" st_id="108" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1841" bw="21" op_0_bw="15">
<![CDATA[
.preheader29:333 %layer_4_out_V_load_34 = load i15 %layer_4_out_V_addr_35

]]></Node>
<StgValue><ssdm name="layer_4_out_V_load_34"/></StgValue>
</operation>

<operation id="2115" st_id="108" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1850" bw="21" op_0_bw="15">
<![CDATA[
.preheader29:342 %layer_4_out_V_load_35 = load i15 %layer_4_out_V_addr_36

]]></Node>
<StgValue><ssdm name="layer_4_out_V_load_35"/></StgValue>
</operation>

<operation id="2116" st_id="108" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1859" bw="21" op_0_bw="15">
<![CDATA[
.preheader29:351 %layer_4_out_V_load_36 = load i15 %layer_4_out_V_addr_37

]]></Node>
<StgValue><ssdm name="layer_4_out_V_load_36"/></StgValue>
</operation>
</state>

<state id="109" st_id="109">

<operation id="2117" st_id="109" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1595" bw="0" op_0_bw="21" op_1_bw="15" op_2_bw="0">
<![CDATA[
.preheader29:87 %store_ln708 = store i21 %trunc_ln708_32, i15 %layer_4_out_V_addr_6

]]></Node>
<StgValue><ssdm name="store_ln708"/></StgValue>
</operation>

<operation id="2118" st_id="109" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1604" bw="0" op_0_bw="21" op_1_bw="15" op_2_bw="0">
<![CDATA[
.preheader29:96 %store_ln708 = store i21 %trunc_ln708_33, i15 %layer_4_out_V_addr_7

]]></Node>
<StgValue><ssdm name="store_ln708"/></StgValue>
</operation>

<operation id="2119" st_id="109" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1749" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.preheader29:241 %add_ln1192_162 = add i37 %shl_ln728_159, i37 %sext_ln703_41

]]></Node>
<StgValue><ssdm name="add_ln1192_162"/></StgValue>
</operation>

<operation id="2120" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1750" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader29:242 %trunc_ln708_50 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_162, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="trunc_ln708_50"/></StgValue>
</operation>

<operation id="2121" st_id="109" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1758" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.preheader29:250 %add_ln1192_163 = add i37 %shl_ln728_160, i37 %sext_ln703_42

]]></Node>
<StgValue><ssdm name="add_ln1192_163"/></StgValue>
</operation>

<operation id="2122" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1759" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader29:251 %trunc_ln708_51 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_163, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="trunc_ln708_51"/></StgValue>
</operation>

<operation id="2123" st_id="109" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1763" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.preheader29:255 %mul_ln1118_134 = mul i35 %sext_ln1118_53, i35 %sext_ln1115_1

]]></Node>
<StgValue><ssdm name="mul_ln1118_134"/></StgValue>
</operation>

<operation id="2124" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1765" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.preheader29:257 %shl_ln728_161 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %layer_4_out_V_load_25, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_161"/></StgValue>
</operation>

<operation id="2125" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1766" bw="37" op_0_bw="35">
<![CDATA[
.preheader29:258 %sext_ln703_43 = sext i35 %mul_ln1118_134

]]></Node>
<StgValue><ssdm name="sext_ln703_43"/></StgValue>
</operation>

<operation id="2126" st_id="109" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1767" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.preheader29:259 %add_ln1192_164 = add i37 %shl_ln728_161, i37 %sext_ln703_43

]]></Node>
<StgValue><ssdm name="add_ln1192_164"/></StgValue>
</operation>

<operation id="2127" st_id="109" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1772" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.preheader29:264 %mul_ln1118_135 = mul i35 %sext_ln1118_54, i35 %sext_ln1115_1

]]></Node>
<StgValue><ssdm name="mul_ln1118_135"/></StgValue>
</operation>

<operation id="2128" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1774" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.preheader29:266 %shl_ln728_162 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %layer_4_out_V_load_26, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_162"/></StgValue>
</operation>

<operation id="2129" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1775" bw="37" op_0_bw="35">
<![CDATA[
.preheader29:267 %sext_ln703_44 = sext i35 %mul_ln1118_135

]]></Node>
<StgValue><ssdm name="sext_ln703_44"/></StgValue>
</operation>

<operation id="2130" st_id="109" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1776" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.preheader29:268 %add_ln1192_165 = add i37 %shl_ln728_162, i37 %sext_ln703_44

]]></Node>
<StgValue><ssdm name="add_ln1192_165"/></StgValue>
</operation>

<operation id="2131" st_id="109" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1783" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.preheader29:275 %mul_ln1192_1 = mul i37 %sext_ln1118_55, i37 %sext_ln1115_2

]]></Node>
<StgValue><ssdm name="mul_ln1192_1"/></StgValue>
</operation>

<operation id="2132" st_id="109" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1791" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.preheader29:283 %mul_ln1192_2 = mul i37 %sext_ln1118_56, i37 %sext_ln1115_2

]]></Node>
<StgValue><ssdm name="mul_ln1192_2"/></StgValue>
</operation>

<operation id="2133" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1796" bw="37" op_0_bw="17">
<![CDATA[
.preheader29:288 %sext_ln1118_57 = sext i17 %layer_4_weights_V_24_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_57"/></StgValue>
</operation>

<operation id="2134" st_id="109" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1799" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.preheader29:291 %mul_ln1192_3 = mul i37 %sext_ln1118_57, i37 %sext_ln1115_2

]]></Node>
<StgValue><ssdm name="mul_ln1192_3"/></StgValue>
</operation>

<operation id="2135" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1804" bw="35" op_0_bw="14">
<![CDATA[
.preheader29:296 %sext_ln1118_58 = sext i14 %layer_4_weights_V_25_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_58"/></StgValue>
</operation>

<operation id="2136" st_id="109" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1805" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.preheader29:297 %mul_ln1118_136 = mul i35 %sext_ln1118_58, i35 %sext_ln1115_1

]]></Node>
<StgValue><ssdm name="mul_ln1118_136"/></StgValue>
</operation>

<operation id="2137" st_id="109" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1850" bw="21" op_0_bw="15">
<![CDATA[
.preheader29:342 %layer_4_out_V_load_35 = load i15 %layer_4_out_V_addr_36

]]></Node>
<StgValue><ssdm name="layer_4_out_V_load_35"/></StgValue>
</operation>

<operation id="2138" st_id="109" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1859" bw="21" op_0_bw="15">
<![CDATA[
.preheader29:351 %layer_4_out_V_load_36 = load i15 %layer_4_out_V_addr_37

]]></Node>
<StgValue><ssdm name="layer_4_out_V_load_36"/></StgValue>
</operation>
</state>

<state id="110" st_id="110">

<operation id="2139" st_id="110" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1612" bw="0" op_0_bw="21" op_1_bw="15" op_2_bw="0">
<![CDATA[
.preheader29:104 %store_ln708 = store i21 %trunc_ln708_34, i15 %layer_4_out_V_addr_8

]]></Node>
<StgValue><ssdm name="store_ln708"/></StgValue>
</operation>

<operation id="2140" st_id="110" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1621" bw="0" op_0_bw="21" op_1_bw="15" op_2_bw="0">
<![CDATA[
.preheader29:113 %store_ln708 = store i21 %trunc_ln708_35, i15 %layer_4_out_V_addr_9

]]></Node>
<StgValue><ssdm name="store_ln708"/></StgValue>
</operation>

<operation id="2141" st_id="110" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1767" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.preheader29:259 %add_ln1192_164 = add i37 %shl_ln728_161, i37 %sext_ln703_43

]]></Node>
<StgValue><ssdm name="add_ln1192_164"/></StgValue>
</operation>

<operation id="2142" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1768" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader29:260 %trunc_ln708_52 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_164, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="trunc_ln708_52"/></StgValue>
</operation>

<operation id="2143" st_id="110" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1776" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.preheader29:268 %add_ln1192_165 = add i37 %shl_ln728_162, i37 %sext_ln703_44

]]></Node>
<StgValue><ssdm name="add_ln1192_165"/></StgValue>
</operation>

<operation id="2144" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1777" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader29:269 %trunc_ln708_53 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_165, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="trunc_ln708_53"/></StgValue>
</operation>

<operation id="2145" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1782" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.preheader29:274 %shl_ln728_163 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %layer_4_out_V_load_27, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_163"/></StgValue>
</operation>

<operation id="2146" st_id="110" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1783" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.preheader29:275 %mul_ln1192_1 = mul i37 %sext_ln1118_55, i37 %sext_ln1115_2

]]></Node>
<StgValue><ssdm name="mul_ln1192_1"/></StgValue>
</operation>

<operation id="2147" st_id="110" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1784" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.preheader29:276 %add_ln1192_166 = add i37 %shl_ln728_163, i37 %mul_ln1192_1

]]></Node>
<StgValue><ssdm name="add_ln1192_166"/></StgValue>
</operation>

<operation id="2148" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1790" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.preheader29:282 %shl_ln728_164 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %layer_4_out_V_load_28, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_164"/></StgValue>
</operation>

<operation id="2149" st_id="110" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1791" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.preheader29:283 %mul_ln1192_2 = mul i37 %sext_ln1118_56, i37 %sext_ln1115_2

]]></Node>
<StgValue><ssdm name="mul_ln1192_2"/></StgValue>
</operation>

<operation id="2150" st_id="110" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1792" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.preheader29:284 %add_ln1192_167 = add i37 %shl_ln728_164, i37 %mul_ln1192_2

]]></Node>
<StgValue><ssdm name="add_ln1192_167"/></StgValue>
</operation>

<operation id="2151" st_id="110" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1799" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.preheader29:291 %mul_ln1192_3 = mul i37 %sext_ln1118_57, i37 %sext_ln1115_2

]]></Node>
<StgValue><ssdm name="mul_ln1192_3"/></StgValue>
</operation>

<operation id="2152" st_id="110" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1805" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.preheader29:297 %mul_ln1118_136 = mul i35 %sext_ln1118_58, i35 %sext_ln1115_1

]]></Node>
<StgValue><ssdm name="mul_ln1118_136"/></StgValue>
</operation>

<operation id="2153" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1813" bw="37" op_0_bw="17">
<![CDATA[
.preheader29:305 %sext_ln1118_59 = sext i17 %layer_4_weights_V_26_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_59"/></StgValue>
</operation>

<operation id="2154" st_id="110" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1816" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.preheader29:308 %mul_ln1192_4 = mul i37 %sext_ln1118_59, i37 %sext_ln1115_2

]]></Node>
<StgValue><ssdm name="mul_ln1192_4"/></StgValue>
</operation>

<operation id="2155" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1821" bw="35" op_0_bw="14">
<![CDATA[
.preheader29:313 %sext_ln1118_60 = sext i14 %layer_4_weights_V_27_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_60"/></StgValue>
</operation>

<operation id="2156" st_id="110" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1822" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.preheader29:314 %mul_ln1118_137 = mul i35 %sext_ln1118_60, i35 %sext_ln1115_1

]]></Node>
<StgValue><ssdm name="mul_ln1118_137"/></StgValue>
</operation>
</state>

<state id="111" st_id="111">

<operation id="2157" st_id="111" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1630" bw="0" op_0_bw="21" op_1_bw="15" op_2_bw="0">
<![CDATA[
.preheader29:122 %store_ln708 = store i21 %trunc_ln708_36, i15 %layer_4_out_V_addr_10

]]></Node>
<StgValue><ssdm name="store_ln708"/></StgValue>
</operation>

<operation id="2158" st_id="111" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1639" bw="0" op_0_bw="21" op_1_bw="15" op_2_bw="0">
<![CDATA[
.preheader29:131 %store_ln708 = store i21 %trunc_ln708_37, i15 %layer_4_out_V_addr_11

]]></Node>
<StgValue><ssdm name="store_ln708"/></StgValue>
</operation>

<operation id="2159" st_id="111" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1784" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.preheader29:276 %add_ln1192_166 = add i37 %shl_ln728_163, i37 %mul_ln1192_1

]]></Node>
<StgValue><ssdm name="add_ln1192_166"/></StgValue>
</operation>

<operation id="2160" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1785" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader29:277 %trunc_ln708_54 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_166, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="trunc_ln708_54"/></StgValue>
</operation>

<operation id="2161" st_id="111" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1792" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.preheader29:284 %add_ln1192_167 = add i37 %shl_ln728_164, i37 %mul_ln1192_2

]]></Node>
<StgValue><ssdm name="add_ln1192_167"/></StgValue>
</operation>

<operation id="2162" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1793" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader29:285 %trunc_ln708_55 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_167, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="trunc_ln708_55"/></StgValue>
</operation>

<operation id="2163" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1798" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.preheader29:290 %shl_ln728_165 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %layer_4_out_V_load_29, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_165"/></StgValue>
</operation>

<operation id="2164" st_id="111" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1799" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.preheader29:291 %mul_ln1192_3 = mul i37 %sext_ln1118_57, i37 %sext_ln1115_2

]]></Node>
<StgValue><ssdm name="mul_ln1192_3"/></StgValue>
</operation>

<operation id="2165" st_id="111" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1800" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.preheader29:292 %add_ln1192_168 = add i37 %shl_ln728_165, i37 %mul_ln1192_3

]]></Node>
<StgValue><ssdm name="add_ln1192_168"/></StgValue>
</operation>

<operation id="2166" st_id="111" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1805" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.preheader29:297 %mul_ln1118_136 = mul i35 %sext_ln1118_58, i35 %sext_ln1115_1

]]></Node>
<StgValue><ssdm name="mul_ln1118_136"/></StgValue>
</operation>

<operation id="2167" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1807" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.preheader29:299 %shl_ln728_166 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %layer_4_out_V_load_30, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_166"/></StgValue>
</operation>

<operation id="2168" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1808" bw="37" op_0_bw="35">
<![CDATA[
.preheader29:300 %sext_ln703_45 = sext i35 %mul_ln1118_136

]]></Node>
<StgValue><ssdm name="sext_ln703_45"/></StgValue>
</operation>

<operation id="2169" st_id="111" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1809" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.preheader29:301 %add_ln1192_169 = add i37 %shl_ln728_166, i37 %sext_ln703_45

]]></Node>
<StgValue><ssdm name="add_ln1192_169"/></StgValue>
</operation>

<operation id="2170" st_id="111" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1816" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.preheader29:308 %mul_ln1192_4 = mul i37 %sext_ln1118_59, i37 %sext_ln1115_2

]]></Node>
<StgValue><ssdm name="mul_ln1192_4"/></StgValue>
</operation>

<operation id="2171" st_id="111" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1822" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.preheader29:314 %mul_ln1118_137 = mul i35 %sext_ln1118_60, i35 %sext_ln1115_1

]]></Node>
<StgValue><ssdm name="mul_ln1118_137"/></StgValue>
</operation>

<operation id="2172" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1830" bw="35" op_0_bw="14">
<![CDATA[
.preheader29:322 %sext_ln1118_61 = sext i14 %layer_4_weights_V_28_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_61"/></StgValue>
</operation>

<operation id="2173" st_id="111" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1831" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.preheader29:323 %mul_ln1118_138 = mul i35 %sext_ln1118_61, i35 %sext_ln1115_1

]]></Node>
<StgValue><ssdm name="mul_ln1118_138"/></StgValue>
</operation>

<operation id="2174" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1839" bw="35" op_0_bw="14">
<![CDATA[
.preheader29:331 %sext_ln1118_62 = sext i14 %layer_4_weights_V_29_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_62"/></StgValue>
</operation>

<operation id="2175" st_id="111" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1840" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.preheader29:332 %mul_ln1118_139 = mul i35 %sext_ln1118_62, i35 %sext_ln1115_1

]]></Node>
<StgValue><ssdm name="mul_ln1118_139"/></StgValue>
</operation>
</state>

<state id="112" st_id="112">

<operation id="2176" st_id="112" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1647" bw="0" op_0_bw="21" op_1_bw="15" op_2_bw="0">
<![CDATA[
.preheader29:139 %store_ln708 = store i21 %trunc_ln708_38, i15 %layer_4_out_V_addr_12

]]></Node>
<StgValue><ssdm name="store_ln708"/></StgValue>
</operation>

<operation id="2177" st_id="112" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1656" bw="0" op_0_bw="21" op_1_bw="15" op_2_bw="0">
<![CDATA[
.preheader29:148 %store_ln708 = store i21 %trunc_ln708_39, i15 %layer_4_out_V_addr_13

]]></Node>
<StgValue><ssdm name="store_ln708"/></StgValue>
</operation>

<operation id="2178" st_id="112" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1800" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.preheader29:292 %add_ln1192_168 = add i37 %shl_ln728_165, i37 %mul_ln1192_3

]]></Node>
<StgValue><ssdm name="add_ln1192_168"/></StgValue>
</operation>

<operation id="2179" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1801" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader29:293 %trunc_ln708_56 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_168, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="trunc_ln708_56"/></StgValue>
</operation>

<operation id="2180" st_id="112" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1809" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.preheader29:301 %add_ln1192_169 = add i37 %shl_ln728_166, i37 %sext_ln703_45

]]></Node>
<StgValue><ssdm name="add_ln1192_169"/></StgValue>
</operation>

<operation id="2181" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1810" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader29:302 %trunc_ln708_57 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_169, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="trunc_ln708_57"/></StgValue>
</operation>

<operation id="2182" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1815" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.preheader29:307 %shl_ln728_167 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %layer_4_out_V_load_31, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_167"/></StgValue>
</operation>

<operation id="2183" st_id="112" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1816" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.preheader29:308 %mul_ln1192_4 = mul i37 %sext_ln1118_59, i37 %sext_ln1115_2

]]></Node>
<StgValue><ssdm name="mul_ln1192_4"/></StgValue>
</operation>

<operation id="2184" st_id="112" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1817" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.preheader29:309 %add_ln1192_170 = add i37 %shl_ln728_167, i37 %mul_ln1192_4

]]></Node>
<StgValue><ssdm name="add_ln1192_170"/></StgValue>
</operation>

<operation id="2185" st_id="112" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1822" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.preheader29:314 %mul_ln1118_137 = mul i35 %sext_ln1118_60, i35 %sext_ln1115_1

]]></Node>
<StgValue><ssdm name="mul_ln1118_137"/></StgValue>
</operation>

<operation id="2186" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1824" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.preheader29:316 %shl_ln728_168 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %layer_4_out_V_load_32, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_168"/></StgValue>
</operation>

<operation id="2187" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1825" bw="37" op_0_bw="35">
<![CDATA[
.preheader29:317 %sext_ln703_46 = sext i35 %mul_ln1118_137

]]></Node>
<StgValue><ssdm name="sext_ln703_46"/></StgValue>
</operation>

<operation id="2188" st_id="112" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1826" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.preheader29:318 %add_ln1192_171 = add i37 %shl_ln728_168, i37 %sext_ln703_46

]]></Node>
<StgValue><ssdm name="add_ln1192_171"/></StgValue>
</operation>

<operation id="2189" st_id="112" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1831" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.preheader29:323 %mul_ln1118_138 = mul i35 %sext_ln1118_61, i35 %sext_ln1115_1

]]></Node>
<StgValue><ssdm name="mul_ln1118_138"/></StgValue>
</operation>

<operation id="2190" st_id="112" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1840" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.preheader29:332 %mul_ln1118_139 = mul i35 %sext_ln1118_62, i35 %sext_ln1115_1

]]></Node>
<StgValue><ssdm name="mul_ln1118_139"/></StgValue>
</operation>

<operation id="2191" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1848" bw="35" op_0_bw="14">
<![CDATA[
.preheader29:340 %sext_ln1118_63 = sext i14 %layer_4_weights_V_30_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_63"/></StgValue>
</operation>

<operation id="2192" st_id="112" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1849" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.preheader29:341 %mul_ln1118_140 = mul i35 %sext_ln1118_63, i35 %sext_ln1115_1

]]></Node>
<StgValue><ssdm name="mul_ln1118_140"/></StgValue>
</operation>

<operation id="2193" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1857" bw="35" op_0_bw="14">
<![CDATA[
.preheader29:349 %sext_ln1118_64 = sext i14 %layer_4_weights_V_31_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_64"/></StgValue>
</operation>

<operation id="2194" st_id="112" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1858" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.preheader29:350 %mul_ln1118_141 = mul i35 %sext_ln1118_64, i35 %sext_ln1115_1

]]></Node>
<StgValue><ssdm name="mul_ln1118_141"/></StgValue>
</operation>
</state>

<state id="113" st_id="113">

<operation id="2195" st_id="113" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1665" bw="0" op_0_bw="21" op_1_bw="15" op_2_bw="0">
<![CDATA[
.preheader29:157 %store_ln708 = store i21 %trunc_ln708_40, i15 %layer_4_out_V_addr_14

]]></Node>
<StgValue><ssdm name="store_ln708"/></StgValue>
</operation>

<operation id="2196" st_id="113" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1674" bw="0" op_0_bw="21" op_1_bw="15" op_2_bw="0">
<![CDATA[
.preheader29:166 %store_ln708 = store i21 %trunc_ln708_41, i15 %layer_4_out_V_addr_15

]]></Node>
<StgValue><ssdm name="store_ln708"/></StgValue>
</operation>

<operation id="2197" st_id="113" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1817" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.preheader29:309 %add_ln1192_170 = add i37 %shl_ln728_167, i37 %mul_ln1192_4

]]></Node>
<StgValue><ssdm name="add_ln1192_170"/></StgValue>
</operation>

<operation id="2198" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1818" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader29:310 %trunc_ln708_58 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_170, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="trunc_ln708_58"/></StgValue>
</operation>

<operation id="2199" st_id="113" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1826" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.preheader29:318 %add_ln1192_171 = add i37 %shl_ln728_168, i37 %sext_ln703_46

]]></Node>
<StgValue><ssdm name="add_ln1192_171"/></StgValue>
</operation>

<operation id="2200" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1827" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader29:319 %trunc_ln708_59 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_171, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="trunc_ln708_59"/></StgValue>
</operation>

<operation id="2201" st_id="113" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1831" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.preheader29:323 %mul_ln1118_138 = mul i35 %sext_ln1118_61, i35 %sext_ln1115_1

]]></Node>
<StgValue><ssdm name="mul_ln1118_138"/></StgValue>
</operation>

<operation id="2202" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1833" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.preheader29:325 %shl_ln728_169 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %layer_4_out_V_load_33, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_169"/></StgValue>
</operation>

<operation id="2203" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1834" bw="37" op_0_bw="35">
<![CDATA[
.preheader29:326 %sext_ln703_47 = sext i35 %mul_ln1118_138

]]></Node>
<StgValue><ssdm name="sext_ln703_47"/></StgValue>
</operation>

<operation id="2204" st_id="113" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1835" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.preheader29:327 %add_ln1192_172 = add i37 %shl_ln728_169, i37 %sext_ln703_47

]]></Node>
<StgValue><ssdm name="add_ln1192_172"/></StgValue>
</operation>

<operation id="2205" st_id="113" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1840" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.preheader29:332 %mul_ln1118_139 = mul i35 %sext_ln1118_62, i35 %sext_ln1115_1

]]></Node>
<StgValue><ssdm name="mul_ln1118_139"/></StgValue>
</operation>

<operation id="2206" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1842" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.preheader29:334 %shl_ln728_170 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %layer_4_out_V_load_34, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_170"/></StgValue>
</operation>

<operation id="2207" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1843" bw="37" op_0_bw="35">
<![CDATA[
.preheader29:335 %sext_ln703_48 = sext i35 %mul_ln1118_139

]]></Node>
<StgValue><ssdm name="sext_ln703_48"/></StgValue>
</operation>

<operation id="2208" st_id="113" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1844" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.preheader29:336 %add_ln1192_173 = add i37 %shl_ln728_170, i37 %sext_ln703_48

]]></Node>
<StgValue><ssdm name="add_ln1192_173"/></StgValue>
</operation>

<operation id="2209" st_id="113" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1849" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.preheader29:341 %mul_ln1118_140 = mul i35 %sext_ln1118_63, i35 %sext_ln1115_1

]]></Node>
<StgValue><ssdm name="mul_ln1118_140"/></StgValue>
</operation>

<operation id="2210" st_id="113" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1858" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.preheader29:350 %mul_ln1118_141 = mul i35 %sext_ln1118_64, i35 %sext_ln1115_1

]]></Node>
<StgValue><ssdm name="mul_ln1118_141"/></StgValue>
</operation>
</state>

<state id="114" st_id="114">

<operation id="2211" st_id="114" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1683" bw="0" op_0_bw="21" op_1_bw="15" op_2_bw="0">
<![CDATA[
.preheader29:175 %store_ln708 = store i21 %trunc_ln708_42, i15 %layer_4_out_V_addr_16

]]></Node>
<StgValue><ssdm name="store_ln708"/></StgValue>
</operation>

<operation id="2212" st_id="114" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1692" bw="0" op_0_bw="21" op_1_bw="15" op_2_bw="0">
<![CDATA[
.preheader29:184 %store_ln708 = store i21 %trunc_ln708_43, i15 %layer_4_out_V_addr_17

]]></Node>
<StgValue><ssdm name="store_ln708"/></StgValue>
</operation>

<operation id="2213" st_id="114" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1835" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.preheader29:327 %add_ln1192_172 = add i37 %shl_ln728_169, i37 %sext_ln703_47

]]></Node>
<StgValue><ssdm name="add_ln1192_172"/></StgValue>
</operation>

<operation id="2214" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1836" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader29:328 %trunc_ln708_60 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_172, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="trunc_ln708_60"/></StgValue>
</operation>

<operation id="2215" st_id="114" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1844" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.preheader29:336 %add_ln1192_173 = add i37 %shl_ln728_170, i37 %sext_ln703_48

]]></Node>
<StgValue><ssdm name="add_ln1192_173"/></StgValue>
</operation>

<operation id="2216" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1845" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader29:337 %trunc_ln708_61 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_173, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="trunc_ln708_61"/></StgValue>
</operation>

<operation id="2217" st_id="114" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1849" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.preheader29:341 %mul_ln1118_140 = mul i35 %sext_ln1118_63, i35 %sext_ln1115_1

]]></Node>
<StgValue><ssdm name="mul_ln1118_140"/></StgValue>
</operation>

<operation id="2218" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1851" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.preheader29:343 %shl_ln728_171 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %layer_4_out_V_load_35, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_171"/></StgValue>
</operation>

<operation id="2219" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1852" bw="37" op_0_bw="35">
<![CDATA[
.preheader29:344 %sext_ln703_49 = sext i35 %mul_ln1118_140

]]></Node>
<StgValue><ssdm name="sext_ln703_49"/></StgValue>
</operation>

<operation id="2220" st_id="114" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1853" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.preheader29:345 %add_ln1192_174 = add i37 %shl_ln728_171, i37 %sext_ln703_49

]]></Node>
<StgValue><ssdm name="add_ln1192_174"/></StgValue>
</operation>

<operation id="2221" st_id="114" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1858" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.preheader29:350 %mul_ln1118_141 = mul i35 %sext_ln1118_64, i35 %sext_ln1115_1

]]></Node>
<StgValue><ssdm name="mul_ln1118_141"/></StgValue>
</operation>

<operation id="2222" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1860" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.preheader29:352 %shl_ln728_172 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %layer_4_out_V_load_36, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_172"/></StgValue>
</operation>

<operation id="2223" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1861" bw="37" op_0_bw="35">
<![CDATA[
.preheader29:353 %sext_ln703_50 = sext i35 %mul_ln1118_141

]]></Node>
<StgValue><ssdm name="sext_ln703_50"/></StgValue>
</operation>

<operation id="2224" st_id="114" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1862" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.preheader29:354 %add_ln1192_175 = add i37 %shl_ln728_172, i37 %sext_ln703_50

]]></Node>
<StgValue><ssdm name="add_ln1192_175"/></StgValue>
</operation>
</state>

<state id="115" st_id="115">

<operation id="2225" st_id="115" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1700" bw="0" op_0_bw="21" op_1_bw="15" op_2_bw="0">
<![CDATA[
.preheader29:192 %store_ln708 = store i21 %trunc_ln708_44, i15 %layer_4_out_V_addr_18

]]></Node>
<StgValue><ssdm name="store_ln708"/></StgValue>
</operation>

<operation id="2226" st_id="115" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1708" bw="0" op_0_bw="21" op_1_bw="15" op_2_bw="0">
<![CDATA[
.preheader29:200 %store_ln708 = store i21 %trunc_ln708_45, i15 %layer_4_out_V_addr_19

]]></Node>
<StgValue><ssdm name="store_ln708"/></StgValue>
</operation>

<operation id="2227" st_id="115" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1853" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.preheader29:345 %add_ln1192_174 = add i37 %shl_ln728_171, i37 %sext_ln703_49

]]></Node>
<StgValue><ssdm name="add_ln1192_174"/></StgValue>
</operation>

<operation id="2228" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1854" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader29:346 %trunc_ln708_62 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_174, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="trunc_ln708_62"/></StgValue>
</operation>

<operation id="2229" st_id="115" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1862" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.preheader29:354 %add_ln1192_175 = add i37 %shl_ln728_172, i37 %sext_ln703_50

]]></Node>
<StgValue><ssdm name="add_ln1192_175"/></StgValue>
</operation>

<operation id="2230" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1863" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader29:355 %trunc_ln708_63 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_175, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="trunc_ln708_63"/></StgValue>
</operation>
</state>

<state id="116" st_id="116">

<operation id="2231" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1717" bw="0" op_0_bw="21" op_1_bw="15" op_2_bw="0">
<![CDATA[
.preheader29:209 %store_ln708 = store i21 %trunc_ln708_46, i15 %layer_4_out_V_addr_20

]]></Node>
<StgValue><ssdm name="store_ln708"/></StgValue>
</operation>

<operation id="2232" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1725" bw="0" op_0_bw="21" op_1_bw="15" op_2_bw="0">
<![CDATA[
.preheader29:217 %store_ln708 = store i21 %trunc_ln708_47, i15 %layer_4_out_V_addr_21

]]></Node>
<StgValue><ssdm name="store_ln708"/></StgValue>
</operation>
</state>

<state id="117" st_id="117">

<operation id="2233" st_id="117" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1734" bw="0" op_0_bw="21" op_1_bw="15" op_2_bw="0">
<![CDATA[
.preheader29:226 %store_ln708 = store i21 %trunc_ln708_48, i15 %layer_4_out_V_addr_22

]]></Node>
<StgValue><ssdm name="store_ln708"/></StgValue>
</operation>

<operation id="2234" st_id="117" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1742" bw="0" op_0_bw="21" op_1_bw="15" op_2_bw="0">
<![CDATA[
.preheader29:234 %store_ln708 = store i21 %trunc_ln708_49, i15 %layer_4_out_V_addr_23

]]></Node>
<StgValue><ssdm name="store_ln708"/></StgValue>
</operation>
</state>

<state id="118" st_id="118">

<operation id="2235" st_id="118" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1751" bw="0" op_0_bw="21" op_1_bw="15" op_2_bw="0">
<![CDATA[
.preheader29:243 %store_ln708 = store i21 %trunc_ln708_50, i15 %layer_4_out_V_addr_24

]]></Node>
<StgValue><ssdm name="store_ln708"/></StgValue>
</operation>

<operation id="2236" st_id="118" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1760" bw="0" op_0_bw="21" op_1_bw="15" op_2_bw="0">
<![CDATA[
.preheader29:252 %store_ln708 = store i21 %trunc_ln708_51, i15 %layer_4_out_V_addr_25

]]></Node>
<StgValue><ssdm name="store_ln708"/></StgValue>
</operation>
</state>

<state id="119" st_id="119">

<operation id="2237" st_id="119" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1769" bw="0" op_0_bw="21" op_1_bw="15" op_2_bw="0">
<![CDATA[
.preheader29:261 %store_ln708 = store i21 %trunc_ln708_52, i15 %layer_4_out_V_addr_26

]]></Node>
<StgValue><ssdm name="store_ln708"/></StgValue>
</operation>

<operation id="2238" st_id="119" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1778" bw="0" op_0_bw="21" op_1_bw="15" op_2_bw="0">
<![CDATA[
.preheader29:270 %store_ln708 = store i21 %trunc_ln708_53, i15 %layer_4_out_V_addr_27

]]></Node>
<StgValue><ssdm name="store_ln708"/></StgValue>
</operation>
</state>

<state id="120" st_id="120">

<operation id="2239" st_id="120" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1786" bw="0" op_0_bw="21" op_1_bw="15" op_2_bw="0">
<![CDATA[
.preheader29:278 %store_ln708 = store i21 %trunc_ln708_54, i15 %layer_4_out_V_addr_28

]]></Node>
<StgValue><ssdm name="store_ln708"/></StgValue>
</operation>

<operation id="2240" st_id="120" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1794" bw="0" op_0_bw="21" op_1_bw="15" op_2_bw="0">
<![CDATA[
.preheader29:286 %store_ln708 = store i21 %trunc_ln708_55, i15 %layer_4_out_V_addr_29

]]></Node>
<StgValue><ssdm name="store_ln708"/></StgValue>
</operation>
</state>

<state id="121" st_id="121">

<operation id="2241" st_id="121" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1802" bw="0" op_0_bw="21" op_1_bw="15" op_2_bw="0">
<![CDATA[
.preheader29:294 %store_ln708 = store i21 %trunc_ln708_56, i15 %layer_4_out_V_addr_30

]]></Node>
<StgValue><ssdm name="store_ln708"/></StgValue>
</operation>

<operation id="2242" st_id="121" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1811" bw="0" op_0_bw="21" op_1_bw="15" op_2_bw="0">
<![CDATA[
.preheader29:303 %store_ln708 = store i21 %trunc_ln708_57, i15 %layer_4_out_V_addr_31

]]></Node>
<StgValue><ssdm name="store_ln708"/></StgValue>
</operation>
</state>

<state id="122" st_id="122">

<operation id="2243" st_id="122" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1819" bw="0" op_0_bw="21" op_1_bw="15" op_2_bw="0">
<![CDATA[
.preheader29:311 %store_ln708 = store i21 %trunc_ln708_58, i15 %layer_4_out_V_addr_32

]]></Node>
<StgValue><ssdm name="store_ln708"/></StgValue>
</operation>

<operation id="2244" st_id="122" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1828" bw="0" op_0_bw="21" op_1_bw="15" op_2_bw="0">
<![CDATA[
.preheader29:320 %store_ln708 = store i21 %trunc_ln708_59, i15 %layer_4_out_V_addr_33

]]></Node>
<StgValue><ssdm name="store_ln708"/></StgValue>
</operation>
</state>

<state id="123" st_id="123">

<operation id="2245" st_id="123" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1837" bw="0" op_0_bw="21" op_1_bw="15" op_2_bw="0">
<![CDATA[
.preheader29:329 %store_ln708 = store i21 %trunc_ln708_60, i15 %layer_4_out_V_addr_34

]]></Node>
<StgValue><ssdm name="store_ln708"/></StgValue>
</operation>

<operation id="2246" st_id="123" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1846" bw="0" op_0_bw="21" op_1_bw="15" op_2_bw="0">
<![CDATA[
.preheader29:338 %store_ln708 = store i21 %trunc_ln708_61, i15 %layer_4_out_V_addr_35

]]></Node>
<StgValue><ssdm name="store_ln708"/></StgValue>
</operation>
</state>

<state id="124" st_id="124">

<operation id="2247" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1509" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader29:1 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @conv2d3_2_conv2d4_conv2d5_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="2248" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1510" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader29:2 %empty_62 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 288, i64 288, i64 288

]]></Node>
<StgValue><ssdm name="empty_62"/></StgValue>
</operation>

<operation id="2249" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1517" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader29:9 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="2250" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1522" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader29:14 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @conv2d4_conv2d5_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="2251" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1536" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader29:28 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="2252" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1538" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader29:30 %specloopname_ln45 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6

]]></Node>
<StgValue><ssdm name="specloopname_ln45"/></StgValue>
</operation>

<operation id="2253" st_id="124" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1855" bw="0" op_0_bw="21" op_1_bw="15" op_2_bw="0">
<![CDATA[
.preheader29:347 %store_ln708 = store i21 %trunc_ln708_62, i15 %layer_4_out_V_addr_36

]]></Node>
<StgValue><ssdm name="store_ln708"/></StgValue>
</operation>

<operation id="2254" st_id="124" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1864" bw="0" op_0_bw="21" op_1_bw="15" op_2_bw="0">
<![CDATA[
.preheader29:356 %store_ln708 = store i21 %trunc_ln708_63, i15 %layer_4_out_V_addr_37

]]></Node>
<StgValue><ssdm name="store_ln708"/></StgValue>
</operation>

<operation id="2255" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1867" bw="0" op_0_bw="0">
<![CDATA[
.preheader29:359 %br_ln0 = br void %.preheader29.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="125" st_id="125">

<operation id="2256" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1869" bw="0" op_0_bw="0">
<![CDATA[
.preheader28.preheader:0 %br_ln0 = br void %.preheader28

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="126" st_id="126">

<operation id="2257" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1871" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
.preheader28:0 %iii_6 = phi i6 %add_ln56_1, void %_Z4reluR8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EE.exit.i269, i6 0, void %.preheader28.preheader

]]></Node>
<StgValue><ssdm name="iii_6"/></StgValue>
</operation>

<operation id="2258" st_id="126" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1872" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader28:1 %add_ln56_1 = add i6 %iii_6, i6 1

]]></Node>
<StgValue><ssdm name="add_ln56_1"/></StgValue>
</operation>

<operation id="2259" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1873" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader28:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="2260" st_id="126" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1874" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader28:3 %icmp_ln56_1 = icmp_eq  i6 %iii_6, i6 32

]]></Node>
<StgValue><ssdm name="icmp_ln56_1"/></StgValue>
</operation>

<operation id="2261" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1875" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader28:4 %empty_67 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32

]]></Node>
<StgValue><ssdm name="empty_67"/></StgValue>
</operation>

<operation id="2262" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1876" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader28:5 %br_ln56 = br i1 %icmp_ln56_1, void %.split75, void

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="2263" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1878" bw="15" op_0_bw="6">
<![CDATA[
.split75:0 %zext_ln1495_2 = zext i6 %iii_6

]]></Node>
<StgValue><ssdm name="zext_ln1495_2"/></StgValue>
</operation>

<operation id="2264" st_id="126" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1879" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split75:1 %add_ln1495_1 = add i15 %tmp_33, i15 %zext_ln1495_2

]]></Node>
<StgValue><ssdm name="add_ln1495_1"/></StgValue>
</operation>

<operation id="2265" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1880" bw="64" op_0_bw="15">
<![CDATA[
.split75:2 %zext_ln1495_3 = zext i15 %add_ln1495_1

]]></Node>
<StgValue><ssdm name="zext_ln1495_3"/></StgValue>
</operation>

<operation id="2266" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1881" bw="15" op_0_bw="21" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split75:3 %layer_4_out_V_addr_1 = getelementptr i21 %layer_4_out_V, i64 0, i64 %zext_ln1495_3

]]></Node>
<StgValue><ssdm name="layer_4_out_V_addr_1"/></StgValue>
</operation>

<operation id="2267" st_id="126" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1883" bw="21" op_0_bw="15">
<![CDATA[
.split75:5 %layer_4_out_V_load = load i15 %layer_4_out_V_addr_1

]]></Node>
<StgValue><ssdm name="layer_4_out_V_load"/></StgValue>
</operation>

<operation id="2268" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1890" bw="0" op_0_bw="0">
<![CDATA[
_Z4reluR8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EE.exit.i269:0 %br_ln0 = br void %.preheader28

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="127" st_id="127">

<operation id="2269" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1882" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split75:4 %specloopname_ln56 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0

]]></Node>
<StgValue><ssdm name="specloopname_ln56"/></StgValue>
</operation>

<operation id="2270" st_id="127" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1883" bw="21" op_0_bw="15">
<![CDATA[
.split75:5 %layer_4_out_V_load = load i15 %layer_4_out_V_addr_1

]]></Node>
<StgValue><ssdm name="layer_4_out_V_load"/></StgValue>
</operation>

<operation id="2271" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1884" bw="1" op_0_bw="1" op_1_bw="21" op_2_bw="32">
<![CDATA[
.split75:6 %tmp_36 = bitselect i1 @_ssdm_op_BitSelect.i1.i21.i32, i21 %layer_4_out_V_load, i32 20

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="2272" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1885" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split75:7 %br_ln8 = br i1 %tmp_36, void %_Z4reluR8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EE.exit.i269, void %_ZN8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i.i265

]]></Node>
<StgValue><ssdm name="br_ln8"/></StgValue>
</operation>

<operation id="2273" st_id="127" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1887" bw="0" op_0_bw="21" op_1_bw="15" op_2_bw="0">
<![CDATA[
_ZN8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i.i265:0 %store_ln9 = store i21 0, i15 %layer_4_out_V_addr_1

]]></Node>
<StgValue><ssdm name="store_ln9"/></StgValue>
</operation>

<operation id="2274" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1888" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i.i265:1 %br_ln9 = br void %_Z4reluR8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EE.exit.i269

]]></Node>
<StgValue><ssdm name="br_ln9"/></StgValue>
</operation>
</state>

<state id="128" st_id="128">

<operation id="2275" st_id="128" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1892" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:0 %add_ln30_1 = add i5 %select_ln27_3, i5 1

]]></Node>
<StgValue><ssdm name="add_ln30_1"/></StgValue>
</operation>

<operation id="2276" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1893" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln0 = br void %_Z13max_pooling2dILt58ELt58ELt32ELt29ELt29ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="129" st_id="129">

<operation id="2277" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1897" bw="13" op_0_bw="13" op_1_bw="0" op_2_bw="13" op_3_bw="0">
<![CDATA[
_Z6conv2dILt29ELt29ELt32ELt3ELt3ELt32ELt32ELt32ELt27ELt27ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit.preheader:0 %indvar_flatten132 = phi i13 %add_ln74_4, void %_Z6conv2dILt29ELt29ELt32ELt3ELt3ELt32ELt32ELt32ELt27ELt27ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit, i13 0, void %_Z6conv2dILt29ELt29ELt32ELt3ELt3ELt32ELt32ELt32ELt27ELt27ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit.preheader.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten132"/></StgValue>
</operation>

<operation id="2278" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1898" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
_Z6conv2dILt29ELt29ELt32ELt3ELt3ELt32ELt32ELt32ELt27ELt27ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit.preheader:1 %i_5 = phi i5 %select_ln74_5, void %_Z6conv2dILt29ELt29ELt32ELt3ELt3ELt32ELt32ELt32ELt27ELt27ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit, i5 0, void %_Z6conv2dILt29ELt29ELt32ELt3ELt3ELt32ELt32ELt32ELt27ELt27ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit.preheader.preheader

]]></Node>
<StgValue><ssdm name="i_5"/></StgValue>
</operation>

<operation id="2279" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1899" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
_Z6conv2dILt29ELt29ELt32ELt3ELt3ELt32ELt32ELt32ELt27ELt27ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit.preheader:2 %indvar_flatten104 = phi i10 %select_ln77_9, void %_Z6conv2dILt29ELt29ELt32ELt3ELt3ELt32ELt32ELt32ELt27ELt27ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit, i10 0, void %_Z6conv2dILt29ELt29ELt32ELt3ELt3ELt32ELt32ELt32ELt27ELt27ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit.preheader.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten104"/></StgValue>
</operation>

<operation id="2280" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1900" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
_Z6conv2dILt29ELt29ELt32ELt3ELt3ELt32ELt32ELt32ELt27ELt27ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit.preheader:3 %ii_4 = phi i5 %select_ln77_6, void %_Z6conv2dILt29ELt29ELt32ELt3ELt3ELt32ELt32ELt32ELt27ELt27ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit, i5 0, void %_Z6conv2dILt29ELt29ELt32ELt3ELt3ELt32ELt32ELt32ELt27ELt27ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit.preheader.preheader

]]></Node>
<StgValue><ssdm name="ii_4"/></StgValue>
</operation>

<operation id="2281" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1901" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
_Z6conv2dILt29ELt29ELt32ELt3ELt3ELt32ELt32ELt32ELt27ELt27ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit.preheader:4 %iii_4 = phi i6 %add_ln80_1, void %_Z6conv2dILt29ELt29ELt32ELt3ELt3ELt32ELt32ELt32ELt27ELt27ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit, i6 0, void %_Z6conv2dILt29ELt29ELt32ELt3ELt3ELt32ELt32ELt32ELt27ELt27ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit.preheader.preheader

]]></Node>
<StgValue><ssdm name="iii_4"/></StgValue>
</operation>

<operation id="2282" st_id="129" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1902" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_Z6conv2dILt29ELt29ELt32ELt3ELt3ELt32ELt32ELt32ELt27ELt27ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit.preheader:5 %add_ln74_4 = add i13 %indvar_flatten132, i13 1

]]></Node>
<StgValue><ssdm name="add_ln74_4"/></StgValue>
</operation>

<operation id="2283" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1903" bw="4" op_0_bw="4" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
_Z6conv2dILt29ELt29ELt32ELt3ELt3ELt32ELt32ELt32ELt27ELt27ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit.preheader:6 %tmp_26 = partselect i4 @_ssdm_op_PartSelect.i4.i5.i32.i32, i5 %ii_4, i32 1, i32 4

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="2284" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1904" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_Z6conv2dILt29ELt29ELt32ELt3ELt3ELt32ELt32ELt32ELt27ELt27ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit.preheader:7 %or_ln89_1 = or i5 %ii_4, i5 1

]]></Node>
<StgValue><ssdm name="or_ln89_1"/></StgValue>
</operation>

<operation id="2285" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1905" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
_Z6conv2dILt29ELt29ELt32ELt3ELt3ELt32ELt32ELt32ELt27ELt27ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit.preheader:8 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="2286" st_id="129" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1906" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
_Z6conv2dILt29ELt29ELt32ELt3ELt3ELt32ELt32ELt32ELt27ELt27ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit.preheader:9 %icmp_ln74_1 = icmp_eq  i13 %indvar_flatten132, i13 5408

]]></Node>
<StgValue><ssdm name="icmp_ln74_1"/></StgValue>
</operation>

<operation id="2287" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1907" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_Z6conv2dILt29ELt29ELt32ELt3ELt3ELt32ELt32ELt32ELt27ELt27ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit.preheader:10 %br_ln74 = br i1 %icmp_ln74_1, void %_Z6conv2dILt29ELt29ELt32ELt3ELt3ELt32ELt32ELt32ELt27ELt27ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit, void %_Z13max_pooling2dILt27ELt27ELt32ELt13ELt13ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln74"/></StgValue>
</operation>

<operation id="2288" st_id="129" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1909" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_Z6conv2dILt29ELt29ELt32ELt3ELt3ELt32ELt32ELt32ELt27ELt27ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit:0 %add_ln74_1 = add i5 %i_5, i5 2

]]></Node>
<StgValue><ssdm name="add_ln74_1"/></StgValue>
</operation>

<operation id="2289" st_id="129" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1912" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
_Z6conv2dILt29ELt29ELt32ELt3ELt3ELt32ELt32ELt32ELt27ELt27ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit:3 %icmp_ln77_1 = icmp_eq  i10 %indvar_flatten104, i10 416

]]></Node>
<StgValue><ssdm name="icmp_ln77_1"/></StgValue>
</operation>

<operation id="2290" st_id="129" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1913" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
_Z6conv2dILt29ELt29ELt32ELt3ELt3ELt32ELt32ELt32ELt27ELt27ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit:4 %select_ln74_4 = select i1 %icmp_ln77_1, i5 0, i5 %ii_4

]]></Node>
<StgValue><ssdm name="select_ln74_4"/></StgValue>
</operation>

<operation id="2291" st_id="129" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1914" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
_Z6conv2dILt29ELt29ELt32ELt3ELt3ELt32ELt32ELt32ELt27ELt27ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit:5 %select_ln74_5 = select i1 %icmp_ln77_1, i5 %add_ln74_1, i5 %i_5

]]></Node>
<StgValue><ssdm name="select_ln74_5"/></StgValue>
</operation>

<operation id="2292" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1915" bw="10" op_0_bw="5">
<![CDATA[
_Z6conv2dILt29ELt29ELt32ELt3ELt3ELt32ELt32ELt32ELt27ELt27ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit:6 %zext_ln89_13 = zext i5 %select_ln74_5

]]></Node>
<StgValue><ssdm name="zext_ln89_13"/></StgValue>
</operation>

<operation id="2293" st_id="129" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1916" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_Z6conv2dILt29ELt29ELt32ELt3ELt3ELt32ELt32ELt32ELt27ELt27ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit:7 %mul_ln89_2 = mul i10 %zext_ln89_13, i10 27

]]></Node>
<StgValue><ssdm name="mul_ln89_2"/></StgValue>
</operation>

<operation id="2294" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1917" bw="4" op_0_bw="4" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
_Z6conv2dILt29ELt29ELt32ELt3ELt3ELt32ELt32ELt32ELt27ELt27ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit:8 %p_cast196_mid2_v = partselect i4 @_ssdm_op_PartSelect.i4.i5.i32.i32, i5 %select_ln74_5, i32 1, i32 4

]]></Node>
<StgValue><ssdm name="p_cast196_mid2_v"/></StgValue>
</operation>

<operation id="2295" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1918" bw="8" op_0_bw="4">
<![CDATA[
_Z6conv2dILt29ELt29ELt32ELt3ELt3ELt32ELt32ELt32ELt27ELt27ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit:9 %zext_ln96_3 = zext i4 %p_cast196_mid2_v

]]></Node>
<StgValue><ssdm name="zext_ln96_3"/></StgValue>
</operation>

<operation id="2296" st_id="129" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1919" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_Z6conv2dILt29ELt29ELt32ELt3ELt3ELt32ELt32ELt32ELt27ELt27ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit:10 %mul_ln96_1 = mul i8 %zext_ln96_3, i8 13

]]></Node>
<StgValue><ssdm name="mul_ln96_1"/></StgValue>
</operation>

<operation id="2297" st_id="129" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1923" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
_Z6conv2dILt29ELt29ELt32ELt3ELt3ELt32ELt32ELt32ELt27ELt27ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit:14 %select_ln74_6 = select i1 %icmp_ln77_1, i4 0, i4 %tmp_26

]]></Node>
<StgValue><ssdm name="select_ln74_6"/></StgValue>
</operation>

<operation id="2298" st_id="129" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1924" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
_Z6conv2dILt29ELt29ELt32ELt3ELt3ELt32ELt32ELt32ELt27ELt27ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit:15 %select_ln74_7 = select i1 %icmp_ln77_1, i5 1, i5 %or_ln89_1

]]></Node>
<StgValue><ssdm name="select_ln74_7"/></StgValue>
</operation>

<operation id="2299" st_id="129" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1926" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_Z6conv2dILt29ELt29ELt32ELt3ELt3ELt32ELt32ELt32ELt27ELt27ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit:17 %xor_ln74_1 = xor i1 %icmp_ln77_1, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln74_1"/></StgValue>
</operation>

<operation id="2300" st_id="129" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1927" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
_Z6conv2dILt29ELt29ELt32ELt3ELt3ELt32ELt32ELt32ELt27ELt27ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit:18 %icmp_ln80_1 = icmp_eq  i6 %iii_4, i6 32

]]></Node>
<StgValue><ssdm name="icmp_ln80_1"/></StgValue>
</operation>

<operation id="2301" st_id="129" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1928" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_Z6conv2dILt29ELt29ELt32ELt3ELt3ELt32ELt32ELt32ELt27ELt27ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit:19 %and_ln74_1 = and i1 %icmp_ln80_1, i1 %xor_ln74_1

]]></Node>
<StgValue><ssdm name="and_ln74_1"/></StgValue>
</operation>

<operation id="2302" st_id="129" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1929" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_Z6conv2dILt29ELt29ELt32ELt3ELt3ELt32ELt32ELt32ELt27ELt27ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit:20 %add_ln77_1 = add i5 %select_ln74_4, i5 2

]]></Node>
<StgValue><ssdm name="add_ln77_1"/></StgValue>
</operation>

<operation id="2303" st_id="129" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1931" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_Z6conv2dILt29ELt29ELt32ELt3ELt3ELt32ELt32ELt32ELt27ELt27ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit:22 %or_ln77_1 = or i1 %and_ln74_1, i1 %icmp_ln77_1

]]></Node>
<StgValue><ssdm name="or_ln77_1"/></StgValue>
</operation>

<operation id="2304" st_id="129" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1932" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
_Z6conv2dILt29ELt29ELt32ELt3ELt3ELt32ELt32ELt32ELt27ELt27ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit:23 %select_ln77_5 = select i1 %or_ln77_1, i6 0, i6 %iii_4

]]></Node>
<StgValue><ssdm name="select_ln77_5"/></StgValue>
</operation>

<operation id="2305" st_id="129" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1933" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
_Z6conv2dILt29ELt29ELt32ELt3ELt3ELt32ELt32ELt32ELt27ELt27ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit:24 %select_ln77_6 = select i1 %and_ln74_1, i5 %add_ln77_1, i5 %select_ln74_4

]]></Node>
<StgValue><ssdm name="select_ln77_6"/></StgValue>
</operation>

<operation id="2306" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1934" bw="10" op_0_bw="5">
<![CDATA[
_Z6conv2dILt29ELt29ELt32ELt3ELt3ELt32ELt32ELt32ELt27ELt27ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit:25 %zext_ln89_15 = zext i5 %select_ln77_6

]]></Node>
<StgValue><ssdm name="zext_ln89_15"/></StgValue>
</operation>

<operation id="2307" st_id="129" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1935" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_Z6conv2dILt29ELt29ELt32ELt3ELt3ELt32ELt32ELt32ELt27ELt27ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit:26 %add_ln89_8 = add i10 %mul_ln89_2, i10 %zext_ln89_15

]]></Node>
<StgValue><ssdm name="add_ln89_8"/></StgValue>
</operation>

<operation id="2308" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1936" bw="15" op_0_bw="15" op_1_bw="10" op_2_bw="5">
<![CDATA[
_Z6conv2dILt29ELt29ELt32ELt3ELt3ELt32ELt32ELt32ELt27ELt27ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit:27 %tmp_42_cast = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i10.i5, i10 %add_ln89_8, i5 0

]]></Node>
<StgValue><ssdm name="tmp_42_cast"/></StgValue>
</operation>

<operation id="2309" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1939" bw="4" op_0_bw="4" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
_Z6conv2dILt29ELt29ELt32ELt3ELt3ELt32ELt32ELt32ELt27ELt27ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit:30 %p_mid1 = partselect i4 @_ssdm_op_PartSelect.i4.i5.i32.i32, i5 %add_ln77_1, i32 1, i32 4

]]></Node>
<StgValue><ssdm name="p_mid1"/></StgValue>
</operation>

<operation id="2310" st_id="129" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1940" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
_Z6conv2dILt29ELt29ELt32ELt3ELt3ELt32ELt32ELt32ELt27ELt27ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit:31 %select_ln77_7 = select i1 %and_ln74_1, i4 %p_mid1, i4 %select_ln74_6

]]></Node>
<StgValue><ssdm name="select_ln77_7"/></StgValue>
</operation>

<operation id="2311" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1944" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_Z6conv2dILt29ELt29ELt32ELt3ELt3ELt32ELt32ELt32ELt27ELt27ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit:35 %or_ln89_4 = or i5 %add_ln77_1, i5 1

]]></Node>
<StgValue><ssdm name="or_ln89_4"/></StgValue>
</operation>

<operation id="2312" st_id="129" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1945" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
_Z6conv2dILt29ELt29ELt32ELt3ELt3ELt32ELt32ELt32ELt27ELt27ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit:36 %select_ln77_8 = select i1 %and_ln74_1, i5 %or_ln89_4, i5 %select_ln74_7

]]></Node>
<StgValue><ssdm name="select_ln77_8"/></StgValue>
</operation>

<operation id="2313" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1953" bw="15" op_0_bw="6">
<![CDATA[
_Z6conv2dILt29ELt29ELt32ELt3ELt3ELt32ELt32ELt32ELt27ELt27ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit:44 %zext_ln89_18 = zext i6 %select_ln77_5

]]></Node>
<StgValue><ssdm name="zext_ln89_18"/></StgValue>
</operation>

<operation id="2314" st_id="129" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1954" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_Z6conv2dILt29ELt29ELt32ELt3ELt3ELt32ELt32ELt32ELt27ELt27ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit:45 %add_ln89_12 = add i15 %tmp_42_cast, i15 %zext_ln89_18

]]></Node>
<StgValue><ssdm name="add_ln89_12"/></StgValue>
</operation>

<operation id="2315" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1955" bw="64" op_0_bw="15">
<![CDATA[
_Z6conv2dILt29ELt29ELt32ELt3ELt3ELt32ELt32ELt32ELt27ELt27ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit:46 %zext_ln89_19 = zext i15 %add_ln89_12

]]></Node>
<StgValue><ssdm name="zext_ln89_19"/></StgValue>
</operation>

<operation id="2316" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1956" bw="15" op_0_bw="21" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z6conv2dILt29ELt29ELt32ELt3ELt3ELt32ELt32ELt32ELt27ELt27ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit:47 %layer_4_out_V_addr_2 = getelementptr i21 %layer_4_out_V, i64 0, i64 %zext_ln89_19

]]></Node>
<StgValue><ssdm name="layer_4_out_V_addr_2"/></StgValue>
</operation>

<operation id="2317" st_id="129" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1970" bw="21" op_0_bw="15">
<![CDATA[
_Z6conv2dILt29ELt29ELt32ELt3ELt3ELt32ELt32ELt32ELt27ELt27ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit:61 %layer_4_out_V_load_1 = load i15 %layer_4_out_V_addr_2

]]></Node>
<StgValue><ssdm name="layer_4_out_V_load_1"/></StgValue>
</operation>

<operation id="2318" st_id="129" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1986" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_Z6conv2dILt29ELt29ELt32ELt3ELt3ELt32ELt32ELt32ELt27ELt27ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit:77 %add_ln77_4 = add i10 %indvar_flatten104, i10 1

]]></Node>
<StgValue><ssdm name="add_ln77_4"/></StgValue>
</operation>
</state>

<state id="130" st_id="130">

<operation id="2319" st_id="130" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1919" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_Z6conv2dILt29ELt29ELt32ELt3ELt3ELt32ELt32ELt32ELt27ELt27ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit:10 %mul_ln96_1 = mul i8 %zext_ln96_3, i8 13

]]></Node>
<StgValue><ssdm name="mul_ln96_1"/></StgValue>
</operation>

<operation id="2320" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1920" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_Z6conv2dILt29ELt29ELt32ELt3ELt3ELt32ELt32ELt32ELt27ELt27ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit:11 %or_ln74_1 = or i5 %select_ln74_5, i5 1

]]></Node>
<StgValue><ssdm name="or_ln74_1"/></StgValue>
</operation>

<operation id="2321" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1921" bw="10" op_0_bw="5">
<![CDATA[
_Z6conv2dILt29ELt29ELt32ELt3ELt3ELt32ELt32ELt32ELt27ELt27ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit:12 %zext_ln89_14 = zext i5 %or_ln74_1

]]></Node>
<StgValue><ssdm name="zext_ln89_14"/></StgValue>
</operation>

<operation id="2322" st_id="130" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1922" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_Z6conv2dILt29ELt29ELt32ELt3ELt3ELt32ELt32ELt32ELt27ELt27ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit:13 %mul_ln89_3 = mul i10 %zext_ln89_14, i10 27

]]></Node>
<StgValue><ssdm name="mul_ln89_3"/></StgValue>
</operation>

<operation id="2323" st_id="130" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1937" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_Z6conv2dILt29ELt29ELt32ELt3ELt3ELt32ELt32ELt32ELt27ELt27ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit:28 %add_ln89_9 = add i10 %mul_ln89_3, i10 %zext_ln89_15

]]></Node>
<StgValue><ssdm name="add_ln89_9"/></StgValue>
</operation>

<operation id="2324" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1938" bw="15" op_0_bw="15" op_1_bw="10" op_2_bw="5">
<![CDATA[
_Z6conv2dILt29ELt29ELt32ELt3ELt3ELt32ELt32ELt32ELt27ELt27ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit:29 %tmp_44_cast = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i10.i5, i10 %add_ln89_9, i5 0

]]></Node>
<StgValue><ssdm name="tmp_44_cast"/></StgValue>
</operation>

<operation id="2325" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1946" bw="10" op_0_bw="5">
<![CDATA[
_Z6conv2dILt29ELt29ELt32ELt3ELt3ELt32ELt32ELt32ELt27ELt27ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit:37 %zext_ln89_16 = zext i5 %select_ln77_8

]]></Node>
<StgValue><ssdm name="zext_ln89_16"/></StgValue>
</operation>

<operation id="2326" st_id="130" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1947" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_Z6conv2dILt29ELt29ELt32ELt3ELt3ELt32ELt32ELt32ELt27ELt27ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit:38 %add_ln89_10 = add i10 %mul_ln89_2, i10 %zext_ln89_16

]]></Node>
<StgValue><ssdm name="add_ln89_10"/></StgValue>
</operation>

<operation id="2327" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1948" bw="15" op_0_bw="15" op_1_bw="10" op_2_bw="5">
<![CDATA[
_Z6conv2dILt29ELt29ELt32ELt3ELt3ELt32ELt32ELt32ELt27ELt27ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit:39 %tmp_48_cast = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i10.i5, i10 %add_ln89_10, i5 0

]]></Node>
<StgValue><ssdm name="tmp_48_cast"/></StgValue>
</operation>

<operation id="2328" st_id="130" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1949" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_Z6conv2dILt29ELt29ELt32ELt3ELt3ELt32ELt32ELt32ELt27ELt27ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit:40 %add_ln89_11 = add i10 %mul_ln89_3, i10 %zext_ln89_16

]]></Node>
<StgValue><ssdm name="add_ln89_11"/></StgValue>
</operation>

<operation id="2329" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1950" bw="15" op_0_bw="15" op_1_bw="10" op_2_bw="5">
<![CDATA[
_Z6conv2dILt29ELt29ELt32ELt3ELt3ELt32ELt32ELt32ELt27ELt27ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit:41 %tmp_50_cast = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i10.i5, i10 %add_ln89_11, i5 0

]]></Node>
<StgValue><ssdm name="tmp_50_cast"/></StgValue>
</operation>

<operation id="2330" st_id="130" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1957" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_Z6conv2dILt29ELt29ELt32ELt3ELt3ELt32ELt32ELt32ELt27ELt27ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit:48 %add_ln89_13 = add i15 %tmp_48_cast, i15 %zext_ln89_18

]]></Node>
<StgValue><ssdm name="add_ln89_13"/></StgValue>
</operation>

<operation id="2331" st_id="130" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1960" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_Z6conv2dILt29ELt29ELt32ELt3ELt3ELt32ELt32ELt32ELt27ELt27ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit:51 %add_ln89_14 = add i15 %tmp_44_cast, i15 %zext_ln89_18

]]></Node>
<StgValue><ssdm name="add_ln89_14"/></StgValue>
</operation>

<operation id="2332" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1961" bw="64" op_0_bw="15">
<![CDATA[
_Z6conv2dILt29ELt29ELt32ELt3ELt3ELt32ELt32ELt32ELt27ELt27ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit:52 %zext_ln89_21 = zext i15 %add_ln89_14

]]></Node>
<StgValue><ssdm name="zext_ln89_21"/></StgValue>
</operation>

<operation id="2333" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1962" bw="15" op_0_bw="21" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z6conv2dILt29ELt29ELt32ELt3ELt3ELt32ELt32ELt32ELt27ELt27ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit:53 %layer_4_out_V_addr_4 = getelementptr i21 %layer_4_out_V, i64 0, i64 %zext_ln89_21

]]></Node>
<StgValue><ssdm name="layer_4_out_V_addr_4"/></StgValue>
</operation>

<operation id="2334" st_id="130" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1963" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_Z6conv2dILt29ELt29ELt32ELt3ELt3ELt32ELt32ELt32ELt27ELt27ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit:54 %add_ln89_15 = add i15 %tmp_50_cast, i15 %zext_ln89_18

]]></Node>
<StgValue><ssdm name="add_ln89_15"/></StgValue>
</operation>

<operation id="2335" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1964" bw="64" op_0_bw="15">
<![CDATA[
_Z6conv2dILt29ELt29ELt32ELt3ELt3ELt32ELt32ELt32ELt27ELt27ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit:55 %zext_ln89_22 = zext i15 %add_ln89_15

]]></Node>
<StgValue><ssdm name="zext_ln89_22"/></StgValue>
</operation>

<operation id="2336" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1965" bw="15" op_0_bw="21" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z6conv2dILt29ELt29ELt32ELt3ELt3ELt32ELt32ELt32ELt27ELt27ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit:56 %layer_4_out_V_addr_5 = getelementptr i21 %layer_4_out_V, i64 0, i64 %zext_ln89_22

]]></Node>
<StgValue><ssdm name="layer_4_out_V_addr_5"/></StgValue>
</operation>

<operation id="2337" st_id="130" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1970" bw="21" op_0_bw="15">
<![CDATA[
_Z6conv2dILt29ELt29ELt32ELt3ELt3ELt32ELt32ELt32ELt27ELt27ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit:61 %layer_4_out_V_load_1 = load i15 %layer_4_out_V_addr_2

]]></Node>
<StgValue><ssdm name="layer_4_out_V_load_1"/></StgValue>
</operation>

<operation id="2338" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1971" bw="20" op_0_bw="21">
<![CDATA[
_Z6conv2dILt29ELt29ELt32ELt3ELt3ELt32ELt32ELt32ELt27ELt27ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit:62 %trunc_ln1494_1 = trunc i21 %layer_4_out_V_load_1

]]></Node>
<StgValue><ssdm name="trunc_ln1494_1"/></StgValue>
</operation>

<operation id="2339" st_id="130" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1972" bw="1" op_0_bw="21" op_1_bw="21">
<![CDATA[
_Z6conv2dILt29ELt29ELt32ELt3ELt3ELt32ELt32ELt32ELt27ELt27ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit:63 %icmp_ln1494_4 = icmp_sgt  i21 %layer_4_out_V_load_1, i21 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_4"/></StgValue>
</operation>

<operation id="2340" st_id="130" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1973" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
_Z6conv2dILt29ELt29ELt32ELt3ELt3ELt32ELt32ELt32ELt27ELt27ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit:64 %select_ln90_4 = select i1 %icmp_ln1494_4, i20 %trunc_ln1494_1, i20 0

]]></Node>
<StgValue><ssdm name="select_ln90_4"/></StgValue>
</operation>

<operation id="2341" st_id="130" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1978" bw="21" op_0_bw="15">
<![CDATA[
_Z6conv2dILt29ELt29ELt32ELt3ELt3ELt32ELt32ELt32ELt27ELt27ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit:69 %layer_4_out_V_load_3 = load i15 %layer_4_out_V_addr_4

]]></Node>
<StgValue><ssdm name="layer_4_out_V_load_3"/></StgValue>
</operation>

<operation id="2342" st_id="130" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1981" bw="21" op_0_bw="15">
<![CDATA[
_Z6conv2dILt29ELt29ELt32ELt3ELt3ELt32ELt32ELt32ELt27ELt27ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit:72 %layer_4_out_V_load_4 = load i15 %layer_4_out_V_addr_5

]]></Node>
<StgValue><ssdm name="layer_4_out_V_load_4"/></StgValue>
</operation>

<operation id="2343" st_id="130" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1985" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_Z6conv2dILt29ELt29ELt32ELt3ELt3ELt32ELt32ELt32ELt27ELt27ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit:76 %add_ln80_1 = add i6 %select_ln77_5, i6 1

]]></Node>
<StgValue><ssdm name="add_ln80_1"/></StgValue>
</operation>

<operation id="2344" st_id="130" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1987" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
_Z6conv2dILt29ELt29ELt32ELt3ELt3ELt32ELt32ELt32ELt27ELt27ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit:78 %select_ln77_9 = select i1 %icmp_ln77_1, i10 1, i10 %add_ln77_4

]]></Node>
<StgValue><ssdm name="select_ln77_9"/></StgValue>
</operation>
</state>

<state id="131" st_id="131">

<operation id="2345" st_id="131" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1919" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_Z6conv2dILt29ELt29ELt32ELt3ELt3ELt32ELt32ELt32ELt27ELt27ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit:10 %mul_ln96_1 = mul i8 %zext_ln96_3, i8 13

]]></Node>
<StgValue><ssdm name="mul_ln96_1"/></StgValue>
</operation>

<operation id="2346" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1941" bw="8" op_0_bw="4">
<![CDATA[
_Z6conv2dILt29ELt29ELt32ELt3ELt3ELt32ELt32ELt32ELt27ELt27ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit:32 %zext_ln96_4 = zext i4 %select_ln77_7

]]></Node>
<StgValue><ssdm name="zext_ln96_4"/></StgValue>
</operation>

<operation id="2347" st_id="131" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1942" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_Z6conv2dILt29ELt29ELt32ELt3ELt3ELt32ELt32ELt32ELt27ELt27ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit:33 %add_ln96_2 = add i8 %mul_ln96_1, i8 %zext_ln96_4

]]></Node>
<StgValue><ssdm name="add_ln96_2"/></StgValue>
</operation>

<operation id="2348" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1958" bw="64" op_0_bw="15">
<![CDATA[
_Z6conv2dILt29ELt29ELt32ELt3ELt3ELt32ELt32ELt32ELt27ELt27ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit:49 %zext_ln89_20 = zext i15 %add_ln89_13

]]></Node>
<StgValue><ssdm name="zext_ln89_20"/></StgValue>
</operation>

<operation id="2349" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1959" bw="15" op_0_bw="21" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z6conv2dILt29ELt29ELt32ELt3ELt3ELt32ELt32ELt32ELt27ELt27ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit:50 %layer_4_out_V_addr_3 = getelementptr i21 %layer_4_out_V, i64 0, i64 %zext_ln89_20

]]></Node>
<StgValue><ssdm name="layer_4_out_V_addr_3"/></StgValue>
</operation>

<operation id="2350" st_id="131" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1975" bw="21" op_0_bw="15">
<![CDATA[
_Z6conv2dILt29ELt29ELt32ELt3ELt3ELt32ELt32ELt32ELt27ELt27ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit:66 %layer_4_out_V_load_2 = load i15 %layer_4_out_V_addr_3

]]></Node>
<StgValue><ssdm name="layer_4_out_V_load_2"/></StgValue>
</operation>

<operation id="2351" st_id="131" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1978" bw="21" op_0_bw="15">
<![CDATA[
_Z6conv2dILt29ELt29ELt32ELt3ELt3ELt32ELt32ELt32ELt27ELt27ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit:69 %layer_4_out_V_load_3 = load i15 %layer_4_out_V_addr_4

]]></Node>
<StgValue><ssdm name="layer_4_out_V_load_3"/></StgValue>
</operation>

<operation id="2352" st_id="131" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1981" bw="21" op_0_bw="15">
<![CDATA[
_Z6conv2dILt29ELt29ELt32ELt3ELt3ELt32ELt32ELt32ELt27ELt27ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit:72 %layer_4_out_V_load_4 = load i15 %layer_4_out_V_addr_5

]]></Node>
<StgValue><ssdm name="layer_4_out_V_load_4"/></StgValue>
</operation>
</state>

<state id="132" st_id="132">

<operation id="2353" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1910" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_Z6conv2dILt29ELt29ELt32ELt3ELt3ELt32ELt32ELt32ELt27ELt27ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit:1 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @max_pooling2d1_max_pooling2d2_max_pooling2d3_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="2354" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1911" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
_Z6conv2dILt29ELt29ELt32ELt3ELt3ELt32ELt32ELt32ELt27ELt27ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit:2 %empty_71 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 5408, i64 5408, i64 5408

]]></Node>
<StgValue><ssdm name="empty_71"/></StgValue>
</operation>

<operation id="2355" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1925" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
_Z6conv2dILt29ELt29ELt32ELt3ELt3ELt32ELt32ELt32ELt27ELt27ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit:16 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="2356" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1930" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_Z6conv2dILt29ELt29ELt32ELt3ELt3ELt32ELt32ELt32ELt27ELt27ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit:21 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @max_pooling2d2_max_pooling2d3_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="2357" st_id="132" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1942" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_Z6conv2dILt29ELt29ELt32ELt3ELt3ELt32ELt32ELt32ELt27ELt27ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit:33 %add_ln96_2 = add i8 %mul_ln96_1, i8 %zext_ln96_4

]]></Node>
<StgValue><ssdm name="add_ln96_2"/></StgValue>
</operation>

<operation id="2358" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1943" bw="13" op_0_bw="13" op_1_bw="8" op_2_bw="5">
<![CDATA[
_Z6conv2dILt29ELt29ELt32ELt3ELt3ELt32ELt32ELt32ELt27ELt27ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit:34 %tmp_46_cast = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %add_ln96_2, i5 0

]]></Node>
<StgValue><ssdm name="tmp_46_cast"/></StgValue>
</operation>

<operation id="2359" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1951" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
_Z6conv2dILt29ELt29ELt32ELt3ELt3ELt32ELt32ELt32ELt27ELt27ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit:42 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="2360" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1952" bw="13" op_0_bw="6">
<![CDATA[
_Z6conv2dILt29ELt29ELt32ELt3ELt3ELt32ELt32ELt32ELt27ELt27ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit:43 %zext_ln89_17 = zext i6 %select_ln77_5

]]></Node>
<StgValue><ssdm name="zext_ln89_17"/></StgValue>
</operation>

<operation id="2361" st_id="132" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1966" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_Z6conv2dILt29ELt29ELt32ELt3ELt3ELt32ELt32ELt32ELt27ELt27ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit:57 %add_ln96_3 = add i13 %tmp_46_cast, i13 %zext_ln89_17

]]></Node>
<StgValue><ssdm name="add_ln96_3"/></StgValue>
</operation>

<operation id="2362" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1967" bw="64" op_0_bw="13">
<![CDATA[
_Z6conv2dILt29ELt29ELt32ELt3ELt3ELt32ELt32ELt32ELt27ELt27ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit:58 %zext_ln96_5 = zext i13 %add_ln96_3

]]></Node>
<StgValue><ssdm name="zext_ln96_5"/></StgValue>
</operation>

<operation id="2363" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1968" bw="13" op_0_bw="21" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z6conv2dILt29ELt29ELt32ELt3ELt3ELt32ELt32ELt32ELt27ELt27ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit:59 %layer_5_out_V_addr = getelementptr i21 %layer_5_out_V, i64 0, i64 %zext_ln96_5

]]></Node>
<StgValue><ssdm name="layer_5_out_V_addr"/></StgValue>
</operation>

<operation id="2364" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1969" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_Z6conv2dILt29ELt29ELt32ELt3ELt3ELt32ELt32ELt32ELt27ELt27ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit:60 %specloopname_ln80 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7

]]></Node>
<StgValue><ssdm name="specloopname_ln80"/></StgValue>
</operation>

<operation id="2365" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1974" bw="21" op_0_bw="20">
<![CDATA[
_Z6conv2dILt29ELt29ELt32ELt3ELt3ELt32ELt32ELt32ELt27ELt27ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit:65 %zext_ln89_3 = zext i20 %select_ln90_4

]]></Node>
<StgValue><ssdm name="zext_ln89_3"/></StgValue>
</operation>

<operation id="2366" st_id="132" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1975" bw="21" op_0_bw="15">
<![CDATA[
_Z6conv2dILt29ELt29ELt32ELt3ELt3ELt32ELt32ELt32ELt27ELt27ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit:66 %layer_4_out_V_load_2 = load i15 %layer_4_out_V_addr_3

]]></Node>
<StgValue><ssdm name="layer_4_out_V_load_2"/></StgValue>
</operation>

<operation id="2367" st_id="132" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1976" bw="1" op_0_bw="21" op_1_bw="21">
<![CDATA[
_Z6conv2dILt29ELt29ELt32ELt3ELt3ELt32ELt32ELt32ELt27ELt27ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit:67 %icmp_ln1494_5 = icmp_sgt  i21 %layer_4_out_V_load_2, i21 %zext_ln89_3

]]></Node>
<StgValue><ssdm name="icmp_ln1494_5"/></StgValue>
</operation>

<operation id="2368" st_id="132" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1977" bw="21" op_0_bw="1" op_1_bw="21" op_2_bw="21">
<![CDATA[
_Z6conv2dILt29ELt29ELt32ELt3ELt3ELt32ELt32ELt32ELt27ELt27ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit:68 %select_ln90_5 = select i1 %icmp_ln1494_5, i21 %layer_4_out_V_load_2, i21 %zext_ln89_3

]]></Node>
<StgValue><ssdm name="select_ln90_5"/></StgValue>
</operation>

<operation id="2369" st_id="132" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1979" bw="1" op_0_bw="21" op_1_bw="21">
<![CDATA[
_Z6conv2dILt29ELt29ELt32ELt3ELt3ELt32ELt32ELt32ELt27ELt27ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit:70 %icmp_ln1494_6 = icmp_sgt  i21 %layer_4_out_V_load_3, i21 %select_ln90_5

]]></Node>
<StgValue><ssdm name="icmp_ln1494_6"/></StgValue>
</operation>

<operation id="2370" st_id="132" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1980" bw="21" op_0_bw="1" op_1_bw="21" op_2_bw="21">
<![CDATA[
_Z6conv2dILt29ELt29ELt32ELt3ELt3ELt32ELt32ELt32ELt27ELt27ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit:71 %select_ln90_6 = select i1 %icmp_ln1494_6, i21 %layer_4_out_V_load_3, i21 %select_ln90_5

]]></Node>
<StgValue><ssdm name="select_ln90_6"/></StgValue>
</operation>

<operation id="2371" st_id="132" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1982" bw="1" op_0_bw="21" op_1_bw="21">
<![CDATA[
_Z6conv2dILt29ELt29ELt32ELt3ELt3ELt32ELt32ELt32ELt27ELt27ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit:73 %icmp_ln1494_7 = icmp_sgt  i21 %layer_4_out_V_load_4, i21 %select_ln90_6

]]></Node>
<StgValue><ssdm name="icmp_ln1494_7"/></StgValue>
</operation>

<operation id="2372" st_id="132" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1983" bw="21" op_0_bw="1" op_1_bw="21" op_2_bw="21">
<![CDATA[
_Z6conv2dILt29ELt29ELt32ELt3ELt3ELt32ELt32ELt32ELt27ELt27ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit:74 %select_ln90_7 = select i1 %icmp_ln1494_7, i21 %layer_4_out_V_load_4, i21 %select_ln90_6

]]></Node>
<StgValue><ssdm name="select_ln90_7"/></StgValue>
</operation>

<operation id="2373" st_id="132" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1984" bw="0" op_0_bw="21" op_1_bw="13">
<![CDATA[
_Z6conv2dILt29ELt29ELt32ELt3ELt3ELt32ELt32ELt32ELt27ELt27ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit:75 %store_ln96 = store i21 %select_ln90_7, i13 %layer_5_out_V_addr

]]></Node>
<StgValue><ssdm name="store_ln96"/></StgValue>
</operation>

<operation id="2374" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1988" bw="0" op_0_bw="0">
<![CDATA[
_Z6conv2dILt29ELt29ELt32ELt3ELt3ELt32ELt32ELt32ELt27ELt27ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit:79 %br_ln0 = br void %_Z6conv2dILt29ELt29ELt32ELt3ELt3ELt32ELt32ELt32ELt27ELt27ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="133" st_id="133">

<operation id="2375" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1990" bw="0" op_0_bw="0">
<![CDATA[
_Z13max_pooling2dILt27ELt27ELt32ELt13ELt13ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit.preheader.preheader:0 %br_ln27 = br void %_Z13max_pooling2dILt27ELt27ELt32ELt13ELt13ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit.preheader

]]></Node>
<StgValue><ssdm name="br_ln27"/></StgValue>
</operation>
</state>

<state id="134" st_id="134">

<operation id="2376" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1992" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
_Z13max_pooling2dILt27ELt27ELt32ELt13ELt13ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit.preheader:0 %indvar_flatten176 = phi i7 %add_ln27_5, void, i7 0, void %_Z13max_pooling2dILt27ELt27ELt32ELt13ELt13ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit.preheader.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten176"/></StgValue>
</operation>

<operation id="2377" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1993" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
_Z13max_pooling2dILt27ELt27ELt32ELt13ELt13ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit.preheader:1 %i_6 = phi i4 %select_ln27_8, void, i4 1, void %_Z13max_pooling2dILt27ELt27ELt32ELt13ELt13ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit.preheader.preheader

]]></Node>
<StgValue><ssdm name="i_6"/></StgValue>
</operation>

<operation id="2378" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1994" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
_Z13max_pooling2dILt27ELt27ELt32ELt13ELt13ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit.preheader:2 %ii_5 = phi i4 %add_ln30_2, void, i4 1, void %_Z13max_pooling2dILt27ELt27ELt32ELt13ELt13ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit.preheader.preheader

]]></Node>
<StgValue><ssdm name="ii_5"/></StgValue>
</operation>

<operation id="2379" st_id="134" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1995" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
_Z13max_pooling2dILt27ELt27ELt32ELt13ELt13ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit.preheader:3 %add_ln27_5 = add i7 %indvar_flatten176, i7 1

]]></Node>
<StgValue><ssdm name="add_ln27_5"/></StgValue>
</operation>

<operation id="2380" st_id="134" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1996" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
_Z13max_pooling2dILt27ELt27ELt32ELt13ELt13ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit.preheader:4 %icmp_ln27_2 = icmp_eq  i7 %indvar_flatten176, i7 121

]]></Node>
<StgValue><ssdm name="icmp_ln27_2"/></StgValue>
</operation>

<operation id="2381" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1997" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_Z13max_pooling2dILt27ELt27ELt32ELt13ELt13ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit.preheader:5 %br_ln27 = br i1 %icmp_ln27_2, void %_Z13max_pooling2dILt27ELt27ELt32ELt13ELt13ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit, void %_Z6conv2dILt13ELt13ELt32ELt3ELt3ELt32ELt32ELt32ELt11ELt11ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln27"/></StgValue>
</operation>

<operation id="2382" st_id="134" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1999" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_Z13max_pooling2dILt27ELt27ELt32ELt13ELt13ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit:0 %add_ln27_2 = add i4 %i_6, i4 1

]]></Node>
<StgValue><ssdm name="add_ln27_2"/></StgValue>
</operation>

<operation id="2383" st_id="134" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2002" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
_Z13max_pooling2dILt27ELt27ELt32ELt13ELt13ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit:3 %icmp_ln30_2 = icmp_eq  i4 %ii_5, i4 12

]]></Node>
<StgValue><ssdm name="icmp_ln30_2"/></StgValue>
</operation>

<operation id="2384" st_id="134" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2003" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
_Z13max_pooling2dILt27ELt27ELt32ELt13ELt13ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit:4 %select_ln27_6 = select i1 %icmp_ln30_2, i4 1, i4 %ii_5

]]></Node>
<StgValue><ssdm name="select_ln27_6"/></StgValue>
</operation>

<operation id="2385" st_id="134" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2004" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_Z13max_pooling2dILt27ELt27ELt32ELt13ELt13ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit:5 %empty_80 = add i4 %i_6, i4 15

]]></Node>
<StgValue><ssdm name="empty_80"/></StgValue>
</operation>

<operation id="2386" st_id="134" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2005" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
_Z13max_pooling2dILt27ELt27ELt32ELt13ELt13ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit:6 %select_ln27_7 = select i1 %icmp_ln30_2, i4 %i_6, i4 %empty_80

]]></Node>
<StgValue><ssdm name="select_ln27_7"/></StgValue>
</operation>

<operation id="2387" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2006" bw="8" op_0_bw="4">
<![CDATA[
_Z13max_pooling2dILt27ELt27ELt32ELt13ELt13ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit:7 %zext_ln727_68 = zext i4 %select_ln27_7

]]></Node>
<StgValue><ssdm name="zext_ln727_68"/></StgValue>
</operation>

<operation id="2388" st_id="134" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2007" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_Z13max_pooling2dILt27ELt27ELt32ELt13ELt13ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit:8 %mul_ln727_2 = mul i8 %zext_ln727_68, i8 11

]]></Node>
<StgValue><ssdm name="mul_ln727_2"/></StgValue>
</operation>

<operation id="2389" st_id="134" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2008" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
_Z13max_pooling2dILt27ELt27ELt32ELt13ELt13ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit:9 %select_ln27_8 = select i1 %icmp_ln30_2, i4 %add_ln27_2, i4 %i_6

]]></Node>
<StgValue><ssdm name="select_ln27_8"/></StgValue>
</operation>

<operation id="2390" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2530" bw="0" op_0_bw="0">
<![CDATA[
_Z6conv2dILt13ELt13ELt32ELt3ELt3ELt32ELt32ELt32ELt11ELt11ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit.preheader.preheader:0 %br_ln74 = br void %_Z6conv2dILt13ELt13ELt32ELt3ELt3ELt32ELt32ELt32ELt11ELt11ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit.preheader

]]></Node>
<StgValue><ssdm name="br_ln74"/></StgValue>
</operation>
</state>

<state id="135" st_id="135">

<operation id="2391" st_id="135" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2007" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_Z13max_pooling2dILt27ELt27ELt32ELt13ELt13ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit:8 %mul_ln727_2 = mul i8 %zext_ln727_68, i8 11

]]></Node>
<StgValue><ssdm name="mul_ln727_2"/></StgValue>
</operation>
</state>

<state id="136" st_id="136">

<operation id="2392" st_id="136" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2007" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_Z13max_pooling2dILt27ELt27ELt32ELt13ELt13ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit:8 %mul_ln727_2 = mul i8 %zext_ln727_68, i8 11

]]></Node>
<StgValue><ssdm name="mul_ln727_2"/></StgValue>
</operation>

<operation id="2393" st_id="136" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2010" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_Z13max_pooling2dILt27ELt27ELt32ELt13ELt13ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit:11 %empty_81 = add i4 %select_ln27_6, i4 15

]]></Node>
<StgValue><ssdm name="empty_81"/></StgValue>
</operation>

<operation id="2394" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2011" bw="8" op_0_bw="4">
<![CDATA[
_Z13max_pooling2dILt27ELt27ELt32ELt13ELt13ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit:12 %zext_ln727_69 = zext i4 %empty_81

]]></Node>
<StgValue><ssdm name="zext_ln727_69"/></StgValue>
</operation>

<operation id="2395" st_id="136" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2012" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_Z13max_pooling2dILt27ELt27ELt32ELt13ELt13ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit:13 %add_ln727_2 = add i8 %mul_ln727_2, i8 %zext_ln727_69

]]></Node>
<StgValue><ssdm name="add_ln727_2"/></StgValue>
</operation>
</state>

<state id="137" st_id="137">

<operation id="2396" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2000" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_Z13max_pooling2dILt27ELt27ELt32ELt13ELt13ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit:1 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @conv2d1_conv2d2_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="2397" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2001" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
_Z13max_pooling2dILt27ELt27ELt32ELt13ELt13ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit:2 %empty_79 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 121, i64 121, i64 121

]]></Node>
<StgValue><ssdm name="empty_79"/></StgValue>
</operation>

<operation id="2398" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2009" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_Z13max_pooling2dILt27ELt27ELt32ELt13ELt13ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit:10 %specloopname_ln30 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16

]]></Node>
<StgValue><ssdm name="specloopname_ln30"/></StgValue>
</operation>

<operation id="2399" st_id="137" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2012" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_Z13max_pooling2dILt27ELt27ELt32ELt13ELt13ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit:13 %add_ln727_2 = add i8 %mul_ln727_2, i8 %zext_ln727_69

]]></Node>
<StgValue><ssdm name="add_ln727_2"/></StgValue>
</operation>

<operation id="2400" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2013" bw="7" op_0_bw="8">
<![CDATA[
_Z13max_pooling2dILt27ELt27ELt32ELt13ELt13ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit:14 %trunc_ln727 = trunc i8 %add_ln727_2

]]></Node>
<StgValue><ssdm name="trunc_ln727"/></StgValue>
</operation>

<operation id="2401" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2014" bw="13" op_0_bw="13" op_1_bw="8" op_2_bw="5">
<![CDATA[
_Z13max_pooling2dILt27ELt27ELt32ELt13ELt13ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit:15 %tmp_35 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %add_ln727_2, i5 0

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="2402" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2015" bw="64" op_0_bw="13">
<![CDATA[
_Z13max_pooling2dILt27ELt27ELt32ELt13ELt13ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit:16 %zext_ln727_70 = zext i13 %tmp_35

]]></Node>
<StgValue><ssdm name="zext_ln727_70"/></StgValue>
</operation>

<operation id="2403" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2016" bw="12" op_0_bw="12" op_1_bw="7" op_2_bw="5">
<![CDATA[
_Z13max_pooling2dILt27ELt27ELt32ELt13ELt13ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit:17 %tmp_52_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i7.i5, i7 %trunc_ln727, i5 0

]]></Node>
<StgValue><ssdm name="tmp_52_cast"/></StgValue>
</operation>

<operation id="2404" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2017" bw="12" op_0_bw="21" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13max_pooling2dILt27ELt27ELt32ELt13ELt13ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit:18 %layer_6_out_V_addr_6 = getelementptr i21 %layer_6_out_V, i64 0, i64 %zext_ln727_70

]]></Node>
<StgValue><ssdm name="layer_6_out_V_addr_6"/></StgValue>
</operation>

<operation id="2405" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2018" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_Z13max_pooling2dILt27ELt27ELt32ELt13ELt13ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit:19 %or_ln727_62 = or i12 %tmp_52_cast, i12 1

]]></Node>
<StgValue><ssdm name="or_ln727_62"/></StgValue>
</operation>

<operation id="2406" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2019" bw="64" op_0_bw="12">
<![CDATA[
_Z13max_pooling2dILt27ELt27ELt32ELt13ELt13ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit:20 %zext_ln727_71 = zext i12 %or_ln727_62

]]></Node>
<StgValue><ssdm name="zext_ln727_71"/></StgValue>
</operation>

<operation id="2407" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2020" bw="12" op_0_bw="21" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13max_pooling2dILt27ELt27ELt32ELt13ELt13ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit:21 %layer_6_out_V_addr_7 = getelementptr i21 %layer_6_out_V, i64 0, i64 %zext_ln727_71

]]></Node>
<StgValue><ssdm name="layer_6_out_V_addr_7"/></StgValue>
</operation>

<operation id="2408" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2021" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_Z13max_pooling2dILt27ELt27ELt32ELt13ELt13ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit:22 %or_ln727_63 = or i12 %tmp_52_cast, i12 2

]]></Node>
<StgValue><ssdm name="or_ln727_63"/></StgValue>
</operation>

<operation id="2409" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2022" bw="64" op_0_bw="12">
<![CDATA[
_Z13max_pooling2dILt27ELt27ELt32ELt13ELt13ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit:23 %zext_ln727_72 = zext i12 %or_ln727_63

]]></Node>
<StgValue><ssdm name="zext_ln727_72"/></StgValue>
</operation>

<operation id="2410" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2023" bw="12" op_0_bw="21" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13max_pooling2dILt27ELt27ELt32ELt13ELt13ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit:24 %layer_6_out_V_addr_8 = getelementptr i21 %layer_6_out_V, i64 0, i64 %zext_ln727_72

]]></Node>
<StgValue><ssdm name="layer_6_out_V_addr_8"/></StgValue>
</operation>

<operation id="2411" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2024" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_Z13max_pooling2dILt27ELt27ELt32ELt13ELt13ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit:25 %or_ln727_64 = or i12 %tmp_52_cast, i12 3

]]></Node>
<StgValue><ssdm name="or_ln727_64"/></StgValue>
</operation>

<operation id="2412" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2025" bw="64" op_0_bw="12">
<![CDATA[
_Z13max_pooling2dILt27ELt27ELt32ELt13ELt13ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit:26 %zext_ln727_73 = zext i12 %or_ln727_64

]]></Node>
<StgValue><ssdm name="zext_ln727_73"/></StgValue>
</operation>

<operation id="2413" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2026" bw="12" op_0_bw="21" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13max_pooling2dILt27ELt27ELt32ELt13ELt13ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit:27 %layer_6_out_V_addr_9 = getelementptr i21 %layer_6_out_V, i64 0, i64 %zext_ln727_73

]]></Node>
<StgValue><ssdm name="layer_6_out_V_addr_9"/></StgValue>
</operation>

<operation id="2414" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2027" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_Z13max_pooling2dILt27ELt27ELt32ELt13ELt13ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit:28 %or_ln727_65 = or i12 %tmp_52_cast, i12 4

]]></Node>
<StgValue><ssdm name="or_ln727_65"/></StgValue>
</operation>

<operation id="2415" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2028" bw="64" op_0_bw="12">
<![CDATA[
_Z13max_pooling2dILt27ELt27ELt32ELt13ELt13ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit:29 %zext_ln727_74 = zext i12 %or_ln727_65

]]></Node>
<StgValue><ssdm name="zext_ln727_74"/></StgValue>
</operation>

<operation id="2416" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2029" bw="12" op_0_bw="21" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13max_pooling2dILt27ELt27ELt32ELt13ELt13ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit:30 %layer_6_out_V_addr_10 = getelementptr i21 %layer_6_out_V, i64 0, i64 %zext_ln727_74

]]></Node>
<StgValue><ssdm name="layer_6_out_V_addr_10"/></StgValue>
</operation>

<operation id="2417" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2030" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_Z13max_pooling2dILt27ELt27ELt32ELt13ELt13ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit:31 %or_ln727_66 = or i12 %tmp_52_cast, i12 5

]]></Node>
<StgValue><ssdm name="or_ln727_66"/></StgValue>
</operation>

<operation id="2418" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2031" bw="64" op_0_bw="12">
<![CDATA[
_Z13max_pooling2dILt27ELt27ELt32ELt13ELt13ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit:32 %zext_ln727_75 = zext i12 %or_ln727_66

]]></Node>
<StgValue><ssdm name="zext_ln727_75"/></StgValue>
</operation>

<operation id="2419" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2032" bw="12" op_0_bw="21" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13max_pooling2dILt27ELt27ELt32ELt13ELt13ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit:33 %layer_6_out_V_addr_11 = getelementptr i21 %layer_6_out_V, i64 0, i64 %zext_ln727_75

]]></Node>
<StgValue><ssdm name="layer_6_out_V_addr_11"/></StgValue>
</operation>

<operation id="2420" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2033" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_Z13max_pooling2dILt27ELt27ELt32ELt13ELt13ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit:34 %or_ln727_67 = or i12 %tmp_52_cast, i12 6

]]></Node>
<StgValue><ssdm name="or_ln727_67"/></StgValue>
</operation>

<operation id="2421" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2034" bw="64" op_0_bw="12">
<![CDATA[
_Z13max_pooling2dILt27ELt27ELt32ELt13ELt13ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit:35 %zext_ln727_76 = zext i12 %or_ln727_67

]]></Node>
<StgValue><ssdm name="zext_ln727_76"/></StgValue>
</operation>

<operation id="2422" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2035" bw="12" op_0_bw="21" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13max_pooling2dILt27ELt27ELt32ELt13ELt13ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit:36 %layer_6_out_V_addr_12 = getelementptr i21 %layer_6_out_V, i64 0, i64 %zext_ln727_76

]]></Node>
<StgValue><ssdm name="layer_6_out_V_addr_12"/></StgValue>
</operation>

<operation id="2423" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2036" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_Z13max_pooling2dILt27ELt27ELt32ELt13ELt13ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit:37 %or_ln727_68 = or i12 %tmp_52_cast, i12 7

]]></Node>
<StgValue><ssdm name="or_ln727_68"/></StgValue>
</operation>

<operation id="2424" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2037" bw="64" op_0_bw="12">
<![CDATA[
_Z13max_pooling2dILt27ELt27ELt32ELt13ELt13ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit:38 %zext_ln727_77 = zext i12 %or_ln727_68

]]></Node>
<StgValue><ssdm name="zext_ln727_77"/></StgValue>
</operation>

<operation id="2425" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2038" bw="12" op_0_bw="21" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13max_pooling2dILt27ELt27ELt32ELt13ELt13ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit:39 %layer_6_out_V_addr_13 = getelementptr i21 %layer_6_out_V, i64 0, i64 %zext_ln727_77

]]></Node>
<StgValue><ssdm name="layer_6_out_V_addr_13"/></StgValue>
</operation>

<operation id="2426" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2039" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_Z13max_pooling2dILt27ELt27ELt32ELt13ELt13ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit:40 %or_ln727_69 = or i12 %tmp_52_cast, i12 8

]]></Node>
<StgValue><ssdm name="or_ln727_69"/></StgValue>
</operation>

<operation id="2427" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2040" bw="64" op_0_bw="12">
<![CDATA[
_Z13max_pooling2dILt27ELt27ELt32ELt13ELt13ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit:41 %zext_ln727_78 = zext i12 %or_ln727_69

]]></Node>
<StgValue><ssdm name="zext_ln727_78"/></StgValue>
</operation>

<operation id="2428" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2041" bw="12" op_0_bw="21" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13max_pooling2dILt27ELt27ELt32ELt13ELt13ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit:42 %layer_6_out_V_addr_14 = getelementptr i21 %layer_6_out_V, i64 0, i64 %zext_ln727_78

]]></Node>
<StgValue><ssdm name="layer_6_out_V_addr_14"/></StgValue>
</operation>

<operation id="2429" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2042" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_Z13max_pooling2dILt27ELt27ELt32ELt13ELt13ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit:43 %or_ln727_70 = or i12 %tmp_52_cast, i12 9

]]></Node>
<StgValue><ssdm name="or_ln727_70"/></StgValue>
</operation>

<operation id="2430" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2043" bw="64" op_0_bw="12">
<![CDATA[
_Z13max_pooling2dILt27ELt27ELt32ELt13ELt13ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit:44 %zext_ln727_79 = zext i12 %or_ln727_70

]]></Node>
<StgValue><ssdm name="zext_ln727_79"/></StgValue>
</operation>

<operation id="2431" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2044" bw="12" op_0_bw="21" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13max_pooling2dILt27ELt27ELt32ELt13ELt13ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit:45 %layer_6_out_V_addr_15 = getelementptr i21 %layer_6_out_V, i64 0, i64 %zext_ln727_79

]]></Node>
<StgValue><ssdm name="layer_6_out_V_addr_15"/></StgValue>
</operation>

<operation id="2432" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2045" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_Z13max_pooling2dILt27ELt27ELt32ELt13ELt13ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit:46 %or_ln727_71 = or i12 %tmp_52_cast, i12 10

]]></Node>
<StgValue><ssdm name="or_ln727_71"/></StgValue>
</operation>

<operation id="2433" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2046" bw="64" op_0_bw="12">
<![CDATA[
_Z13max_pooling2dILt27ELt27ELt32ELt13ELt13ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit:47 %zext_ln727_80 = zext i12 %or_ln727_71

]]></Node>
<StgValue><ssdm name="zext_ln727_80"/></StgValue>
</operation>

<operation id="2434" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2047" bw="12" op_0_bw="21" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13max_pooling2dILt27ELt27ELt32ELt13ELt13ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit:48 %layer_6_out_V_addr_16 = getelementptr i21 %layer_6_out_V, i64 0, i64 %zext_ln727_80

]]></Node>
<StgValue><ssdm name="layer_6_out_V_addr_16"/></StgValue>
</operation>

<operation id="2435" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2048" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_Z13max_pooling2dILt27ELt27ELt32ELt13ELt13ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit:49 %or_ln727_72 = or i12 %tmp_52_cast, i12 11

]]></Node>
<StgValue><ssdm name="or_ln727_72"/></StgValue>
</operation>

<operation id="2436" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2049" bw="64" op_0_bw="12">
<![CDATA[
_Z13max_pooling2dILt27ELt27ELt32ELt13ELt13ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit:50 %zext_ln727_81 = zext i12 %or_ln727_72

]]></Node>
<StgValue><ssdm name="zext_ln727_81"/></StgValue>
</operation>

<operation id="2437" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2050" bw="12" op_0_bw="21" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13max_pooling2dILt27ELt27ELt32ELt13ELt13ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit:51 %layer_6_out_V_addr_17 = getelementptr i21 %layer_6_out_V, i64 0, i64 %zext_ln727_81

]]></Node>
<StgValue><ssdm name="layer_6_out_V_addr_17"/></StgValue>
</operation>

<operation id="2438" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2051" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_Z13max_pooling2dILt27ELt27ELt32ELt13ELt13ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit:52 %or_ln727_73 = or i12 %tmp_52_cast, i12 12

]]></Node>
<StgValue><ssdm name="or_ln727_73"/></StgValue>
</operation>

<operation id="2439" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2052" bw="64" op_0_bw="12">
<![CDATA[
_Z13max_pooling2dILt27ELt27ELt32ELt13ELt13ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit:53 %zext_ln727_82 = zext i12 %or_ln727_73

]]></Node>
<StgValue><ssdm name="zext_ln727_82"/></StgValue>
</operation>

<operation id="2440" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2053" bw="12" op_0_bw="21" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13max_pooling2dILt27ELt27ELt32ELt13ELt13ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit:54 %layer_6_out_V_addr_18 = getelementptr i21 %layer_6_out_V, i64 0, i64 %zext_ln727_82

]]></Node>
<StgValue><ssdm name="layer_6_out_V_addr_18"/></StgValue>
</operation>

<operation id="2441" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2054" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_Z13max_pooling2dILt27ELt27ELt32ELt13ELt13ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit:55 %or_ln727_74 = or i12 %tmp_52_cast, i12 13

]]></Node>
<StgValue><ssdm name="or_ln727_74"/></StgValue>
</operation>

<operation id="2442" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2055" bw="64" op_0_bw="12">
<![CDATA[
_Z13max_pooling2dILt27ELt27ELt32ELt13ELt13ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit:56 %zext_ln727_83 = zext i12 %or_ln727_74

]]></Node>
<StgValue><ssdm name="zext_ln727_83"/></StgValue>
</operation>

<operation id="2443" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2056" bw="12" op_0_bw="21" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13max_pooling2dILt27ELt27ELt32ELt13ELt13ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit:57 %layer_6_out_V_addr_19 = getelementptr i21 %layer_6_out_V, i64 0, i64 %zext_ln727_83

]]></Node>
<StgValue><ssdm name="layer_6_out_V_addr_19"/></StgValue>
</operation>

<operation id="2444" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2057" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_Z13max_pooling2dILt27ELt27ELt32ELt13ELt13ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit:58 %or_ln727_75 = or i12 %tmp_52_cast, i12 14

]]></Node>
<StgValue><ssdm name="or_ln727_75"/></StgValue>
</operation>

<operation id="2445" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2058" bw="64" op_0_bw="12">
<![CDATA[
_Z13max_pooling2dILt27ELt27ELt32ELt13ELt13ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit:59 %zext_ln727_84 = zext i12 %or_ln727_75

]]></Node>
<StgValue><ssdm name="zext_ln727_84"/></StgValue>
</operation>

<operation id="2446" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2059" bw="12" op_0_bw="21" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13max_pooling2dILt27ELt27ELt32ELt13ELt13ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit:60 %layer_6_out_V_addr_20 = getelementptr i21 %layer_6_out_V, i64 0, i64 %zext_ln727_84

]]></Node>
<StgValue><ssdm name="layer_6_out_V_addr_20"/></StgValue>
</operation>

<operation id="2447" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2060" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_Z13max_pooling2dILt27ELt27ELt32ELt13ELt13ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit:61 %or_ln727_76 = or i12 %tmp_52_cast, i12 15

]]></Node>
<StgValue><ssdm name="or_ln727_76"/></StgValue>
</operation>

<operation id="2448" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2061" bw="64" op_0_bw="12">
<![CDATA[
_Z13max_pooling2dILt27ELt27ELt32ELt13ELt13ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit:62 %zext_ln727_85 = zext i12 %or_ln727_76

]]></Node>
<StgValue><ssdm name="zext_ln727_85"/></StgValue>
</operation>

<operation id="2449" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2062" bw="12" op_0_bw="21" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13max_pooling2dILt27ELt27ELt32ELt13ELt13ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit:63 %layer_6_out_V_addr_21 = getelementptr i21 %layer_6_out_V, i64 0, i64 %zext_ln727_85

]]></Node>
<StgValue><ssdm name="layer_6_out_V_addr_21"/></StgValue>
</operation>

<operation id="2450" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2063" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_Z13max_pooling2dILt27ELt27ELt32ELt13ELt13ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit:64 %or_ln727_77 = or i12 %tmp_52_cast, i12 16

]]></Node>
<StgValue><ssdm name="or_ln727_77"/></StgValue>
</operation>

<operation id="2451" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2064" bw="64" op_0_bw="12">
<![CDATA[
_Z13max_pooling2dILt27ELt27ELt32ELt13ELt13ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit:65 %zext_ln727_86 = zext i12 %or_ln727_77

]]></Node>
<StgValue><ssdm name="zext_ln727_86"/></StgValue>
</operation>

<operation id="2452" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2065" bw="12" op_0_bw="21" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13max_pooling2dILt27ELt27ELt32ELt13ELt13ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit:66 %layer_6_out_V_addr_22 = getelementptr i21 %layer_6_out_V, i64 0, i64 %zext_ln727_86

]]></Node>
<StgValue><ssdm name="layer_6_out_V_addr_22"/></StgValue>
</operation>

<operation id="2453" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2066" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_Z13max_pooling2dILt27ELt27ELt32ELt13ELt13ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit:67 %or_ln727_78 = or i12 %tmp_52_cast, i12 17

]]></Node>
<StgValue><ssdm name="or_ln727_78"/></StgValue>
</operation>

<operation id="2454" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2067" bw="64" op_0_bw="12">
<![CDATA[
_Z13max_pooling2dILt27ELt27ELt32ELt13ELt13ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit:68 %zext_ln727_87 = zext i12 %or_ln727_78

]]></Node>
<StgValue><ssdm name="zext_ln727_87"/></StgValue>
</operation>

<operation id="2455" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2068" bw="12" op_0_bw="21" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13max_pooling2dILt27ELt27ELt32ELt13ELt13ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit:69 %layer_6_out_V_addr_23 = getelementptr i21 %layer_6_out_V, i64 0, i64 %zext_ln727_87

]]></Node>
<StgValue><ssdm name="layer_6_out_V_addr_23"/></StgValue>
</operation>

<operation id="2456" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2069" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_Z13max_pooling2dILt27ELt27ELt32ELt13ELt13ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit:70 %or_ln727_79 = or i12 %tmp_52_cast, i12 18

]]></Node>
<StgValue><ssdm name="or_ln727_79"/></StgValue>
</operation>

<operation id="2457" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2070" bw="64" op_0_bw="12">
<![CDATA[
_Z13max_pooling2dILt27ELt27ELt32ELt13ELt13ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit:71 %zext_ln727_88 = zext i12 %or_ln727_79

]]></Node>
<StgValue><ssdm name="zext_ln727_88"/></StgValue>
</operation>

<operation id="2458" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2071" bw="12" op_0_bw="21" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13max_pooling2dILt27ELt27ELt32ELt13ELt13ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit:72 %layer_6_out_V_addr_24 = getelementptr i21 %layer_6_out_V, i64 0, i64 %zext_ln727_88

]]></Node>
<StgValue><ssdm name="layer_6_out_V_addr_24"/></StgValue>
</operation>

<operation id="2459" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2072" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_Z13max_pooling2dILt27ELt27ELt32ELt13ELt13ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit:73 %or_ln727_80 = or i12 %tmp_52_cast, i12 19

]]></Node>
<StgValue><ssdm name="or_ln727_80"/></StgValue>
</operation>

<operation id="2460" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2073" bw="64" op_0_bw="12">
<![CDATA[
_Z13max_pooling2dILt27ELt27ELt32ELt13ELt13ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit:74 %zext_ln727_89 = zext i12 %or_ln727_80

]]></Node>
<StgValue><ssdm name="zext_ln727_89"/></StgValue>
</operation>

<operation id="2461" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2074" bw="12" op_0_bw="21" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13max_pooling2dILt27ELt27ELt32ELt13ELt13ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit:75 %layer_6_out_V_addr_25 = getelementptr i21 %layer_6_out_V, i64 0, i64 %zext_ln727_89

]]></Node>
<StgValue><ssdm name="layer_6_out_V_addr_25"/></StgValue>
</operation>

<operation id="2462" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2075" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_Z13max_pooling2dILt27ELt27ELt32ELt13ELt13ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit:76 %or_ln727_81 = or i12 %tmp_52_cast, i12 20

]]></Node>
<StgValue><ssdm name="or_ln727_81"/></StgValue>
</operation>

<operation id="2463" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2076" bw="64" op_0_bw="12">
<![CDATA[
_Z13max_pooling2dILt27ELt27ELt32ELt13ELt13ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit:77 %zext_ln727_90 = zext i12 %or_ln727_81

]]></Node>
<StgValue><ssdm name="zext_ln727_90"/></StgValue>
</operation>

<operation id="2464" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2077" bw="12" op_0_bw="21" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13max_pooling2dILt27ELt27ELt32ELt13ELt13ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit:78 %layer_6_out_V_addr_26 = getelementptr i21 %layer_6_out_V, i64 0, i64 %zext_ln727_90

]]></Node>
<StgValue><ssdm name="layer_6_out_V_addr_26"/></StgValue>
</operation>

<operation id="2465" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2078" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_Z13max_pooling2dILt27ELt27ELt32ELt13ELt13ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit:79 %or_ln727_82 = or i12 %tmp_52_cast, i12 21

]]></Node>
<StgValue><ssdm name="or_ln727_82"/></StgValue>
</operation>

<operation id="2466" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2079" bw="64" op_0_bw="12">
<![CDATA[
_Z13max_pooling2dILt27ELt27ELt32ELt13ELt13ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit:80 %zext_ln727_91 = zext i12 %or_ln727_82

]]></Node>
<StgValue><ssdm name="zext_ln727_91"/></StgValue>
</operation>

<operation id="2467" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2080" bw="12" op_0_bw="21" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13max_pooling2dILt27ELt27ELt32ELt13ELt13ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit:81 %layer_6_out_V_addr_27 = getelementptr i21 %layer_6_out_V, i64 0, i64 %zext_ln727_91

]]></Node>
<StgValue><ssdm name="layer_6_out_V_addr_27"/></StgValue>
</operation>

<operation id="2468" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2081" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_Z13max_pooling2dILt27ELt27ELt32ELt13ELt13ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit:82 %or_ln727_83 = or i12 %tmp_52_cast, i12 22

]]></Node>
<StgValue><ssdm name="or_ln727_83"/></StgValue>
</operation>

<operation id="2469" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2082" bw="64" op_0_bw="12">
<![CDATA[
_Z13max_pooling2dILt27ELt27ELt32ELt13ELt13ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit:83 %zext_ln727_92 = zext i12 %or_ln727_83

]]></Node>
<StgValue><ssdm name="zext_ln727_92"/></StgValue>
</operation>

<operation id="2470" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2083" bw="12" op_0_bw="21" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13max_pooling2dILt27ELt27ELt32ELt13ELt13ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit:84 %layer_6_out_V_addr_28 = getelementptr i21 %layer_6_out_V, i64 0, i64 %zext_ln727_92

]]></Node>
<StgValue><ssdm name="layer_6_out_V_addr_28"/></StgValue>
</operation>

<operation id="2471" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2084" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_Z13max_pooling2dILt27ELt27ELt32ELt13ELt13ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit:85 %or_ln727_84 = or i12 %tmp_52_cast, i12 23

]]></Node>
<StgValue><ssdm name="or_ln727_84"/></StgValue>
</operation>

<operation id="2472" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2085" bw="64" op_0_bw="12">
<![CDATA[
_Z13max_pooling2dILt27ELt27ELt32ELt13ELt13ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit:86 %zext_ln727_93 = zext i12 %or_ln727_84

]]></Node>
<StgValue><ssdm name="zext_ln727_93"/></StgValue>
</operation>

<operation id="2473" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2086" bw="12" op_0_bw="21" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13max_pooling2dILt27ELt27ELt32ELt13ELt13ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit:87 %layer_6_out_V_addr_29 = getelementptr i21 %layer_6_out_V, i64 0, i64 %zext_ln727_93

]]></Node>
<StgValue><ssdm name="layer_6_out_V_addr_29"/></StgValue>
</operation>

<operation id="2474" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2087" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_Z13max_pooling2dILt27ELt27ELt32ELt13ELt13ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit:88 %or_ln727_85 = or i12 %tmp_52_cast, i12 24

]]></Node>
<StgValue><ssdm name="or_ln727_85"/></StgValue>
</operation>

<operation id="2475" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2088" bw="64" op_0_bw="12">
<![CDATA[
_Z13max_pooling2dILt27ELt27ELt32ELt13ELt13ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit:89 %zext_ln727_94 = zext i12 %or_ln727_85

]]></Node>
<StgValue><ssdm name="zext_ln727_94"/></StgValue>
</operation>

<operation id="2476" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2089" bw="12" op_0_bw="21" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13max_pooling2dILt27ELt27ELt32ELt13ELt13ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit:90 %layer_6_out_V_addr_30 = getelementptr i21 %layer_6_out_V, i64 0, i64 %zext_ln727_94

]]></Node>
<StgValue><ssdm name="layer_6_out_V_addr_30"/></StgValue>
</operation>

<operation id="2477" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2090" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_Z13max_pooling2dILt27ELt27ELt32ELt13ELt13ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit:91 %or_ln727_86 = or i12 %tmp_52_cast, i12 25

]]></Node>
<StgValue><ssdm name="or_ln727_86"/></StgValue>
</operation>

<operation id="2478" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2091" bw="64" op_0_bw="12">
<![CDATA[
_Z13max_pooling2dILt27ELt27ELt32ELt13ELt13ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit:92 %zext_ln727_95 = zext i12 %or_ln727_86

]]></Node>
<StgValue><ssdm name="zext_ln727_95"/></StgValue>
</operation>

<operation id="2479" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2092" bw="12" op_0_bw="21" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13max_pooling2dILt27ELt27ELt32ELt13ELt13ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit:93 %layer_6_out_V_addr_31 = getelementptr i21 %layer_6_out_V, i64 0, i64 %zext_ln727_95

]]></Node>
<StgValue><ssdm name="layer_6_out_V_addr_31"/></StgValue>
</operation>

<operation id="2480" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2093" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_Z13max_pooling2dILt27ELt27ELt32ELt13ELt13ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit:94 %or_ln727_87 = or i12 %tmp_52_cast, i12 26

]]></Node>
<StgValue><ssdm name="or_ln727_87"/></StgValue>
</operation>

<operation id="2481" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2094" bw="64" op_0_bw="12">
<![CDATA[
_Z13max_pooling2dILt27ELt27ELt32ELt13ELt13ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit:95 %zext_ln727_96 = zext i12 %or_ln727_87

]]></Node>
<StgValue><ssdm name="zext_ln727_96"/></StgValue>
</operation>

<operation id="2482" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2095" bw="12" op_0_bw="21" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13max_pooling2dILt27ELt27ELt32ELt13ELt13ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit:96 %layer_6_out_V_addr_32 = getelementptr i21 %layer_6_out_V, i64 0, i64 %zext_ln727_96

]]></Node>
<StgValue><ssdm name="layer_6_out_V_addr_32"/></StgValue>
</operation>

<operation id="2483" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2096" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_Z13max_pooling2dILt27ELt27ELt32ELt13ELt13ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit:97 %or_ln727_88 = or i12 %tmp_52_cast, i12 27

]]></Node>
<StgValue><ssdm name="or_ln727_88"/></StgValue>
</operation>

<operation id="2484" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2097" bw="64" op_0_bw="12">
<![CDATA[
_Z13max_pooling2dILt27ELt27ELt32ELt13ELt13ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit:98 %zext_ln727_97 = zext i12 %or_ln727_88

]]></Node>
<StgValue><ssdm name="zext_ln727_97"/></StgValue>
</operation>

<operation id="2485" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2098" bw="12" op_0_bw="21" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13max_pooling2dILt27ELt27ELt32ELt13ELt13ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit:99 %layer_6_out_V_addr_33 = getelementptr i21 %layer_6_out_V, i64 0, i64 %zext_ln727_97

]]></Node>
<StgValue><ssdm name="layer_6_out_V_addr_33"/></StgValue>
</operation>

<operation id="2486" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2099" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_Z13max_pooling2dILt27ELt27ELt32ELt13ELt13ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit:100 %or_ln727_89 = or i12 %tmp_52_cast, i12 28

]]></Node>
<StgValue><ssdm name="or_ln727_89"/></StgValue>
</operation>

<operation id="2487" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2100" bw="64" op_0_bw="12">
<![CDATA[
_Z13max_pooling2dILt27ELt27ELt32ELt13ELt13ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit:101 %zext_ln727_98 = zext i12 %or_ln727_89

]]></Node>
<StgValue><ssdm name="zext_ln727_98"/></StgValue>
</operation>

<operation id="2488" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2101" bw="12" op_0_bw="21" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13max_pooling2dILt27ELt27ELt32ELt13ELt13ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit:102 %layer_6_out_V_addr_34 = getelementptr i21 %layer_6_out_V, i64 0, i64 %zext_ln727_98

]]></Node>
<StgValue><ssdm name="layer_6_out_V_addr_34"/></StgValue>
</operation>

<operation id="2489" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2102" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_Z13max_pooling2dILt27ELt27ELt32ELt13ELt13ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit:103 %or_ln727_90 = or i12 %tmp_52_cast, i12 29

]]></Node>
<StgValue><ssdm name="or_ln727_90"/></StgValue>
</operation>

<operation id="2490" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2103" bw="64" op_0_bw="12">
<![CDATA[
_Z13max_pooling2dILt27ELt27ELt32ELt13ELt13ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit:104 %zext_ln727_99 = zext i12 %or_ln727_90

]]></Node>
<StgValue><ssdm name="zext_ln727_99"/></StgValue>
</operation>

<operation id="2491" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2104" bw="12" op_0_bw="21" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13max_pooling2dILt27ELt27ELt32ELt13ELt13ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit:105 %layer_6_out_V_addr_35 = getelementptr i21 %layer_6_out_V, i64 0, i64 %zext_ln727_99

]]></Node>
<StgValue><ssdm name="layer_6_out_V_addr_35"/></StgValue>
</operation>

<operation id="2492" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2105" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_Z13max_pooling2dILt27ELt27ELt32ELt13ELt13ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit:106 %or_ln727_91 = or i12 %tmp_52_cast, i12 30

]]></Node>
<StgValue><ssdm name="or_ln727_91"/></StgValue>
</operation>

<operation id="2493" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2106" bw="64" op_0_bw="12">
<![CDATA[
_Z13max_pooling2dILt27ELt27ELt32ELt13ELt13ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit:107 %zext_ln727_100 = zext i12 %or_ln727_91

]]></Node>
<StgValue><ssdm name="zext_ln727_100"/></StgValue>
</operation>

<operation id="2494" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2107" bw="12" op_0_bw="21" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13max_pooling2dILt27ELt27ELt32ELt13ELt13ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit:108 %layer_6_out_V_addr_36 = getelementptr i21 %layer_6_out_V, i64 0, i64 %zext_ln727_100

]]></Node>
<StgValue><ssdm name="layer_6_out_V_addr_36"/></StgValue>
</operation>

<operation id="2495" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2108" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_Z13max_pooling2dILt27ELt27ELt32ELt13ELt13ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit:109 %or_ln727_92 = or i12 %tmp_52_cast, i12 31

]]></Node>
<StgValue><ssdm name="or_ln727_92"/></StgValue>
</operation>

<operation id="2496" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2109" bw="64" op_0_bw="12">
<![CDATA[
_Z13max_pooling2dILt27ELt27ELt32ELt13ELt13ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit:110 %zext_ln727_101 = zext i12 %or_ln727_92

]]></Node>
<StgValue><ssdm name="zext_ln727_101"/></StgValue>
</operation>

<operation id="2497" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2110" bw="12" op_0_bw="21" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13max_pooling2dILt27ELt27ELt32ELt13ELt13ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit:111 %layer_6_out_V_addr_37 = getelementptr i21 %layer_6_out_V, i64 0, i64 %zext_ln727_101

]]></Node>
<StgValue><ssdm name="layer_6_out_V_addr_37"/></StgValue>
</operation>

<operation id="2498" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2111" bw="0" op_0_bw="0">
<![CDATA[
_Z13max_pooling2dILt27ELt27ELt32ELt13ELt13ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit:112 %br_ln33 = br void

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>
</state>

<state id="138" st_id="138">

<operation id="2499" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2113" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
:0 %iii_5 = phi i6 %add_ln33_2, void %.split41, i6 0, void %_Z13max_pooling2dILt27ELt27ELt32ELt13ELt13ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit

]]></Node>
<StgValue><ssdm name="iii_5"/></StgValue>
</operation>

<operation id="2500" st_id="138" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2114" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1 %add_ln33_2 = add i6 %iii_5, i6 1

]]></Node>
<StgValue><ssdm name="add_ln33_2"/></StgValue>
</operation>

<operation id="2501" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2115" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="2502" st_id="138" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2116" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:3 %icmp_ln33_2 = icmp_eq  i6 %iii_5, i6 32

]]></Node>
<StgValue><ssdm name="icmp_ln33_2"/></StgValue>
</operation>

<operation id="2503" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2117" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4 %empty_72 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32

]]></Node>
<StgValue><ssdm name="empty_72"/></StgValue>
</operation>

<operation id="2504" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2118" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln33 = br i1 %icmp_ln33_2, void %.split41, void %.preheader27.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>

<operation id="2505" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2120" bw="64" op_0_bw="6">
<![CDATA[
.split41:0 %iii_5_cast = zext i6 %iii_5

]]></Node>
<StgValue><ssdm name="iii_5_cast"/></StgValue>
</operation>

<operation id="2506" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2121" bw="12" op_0_bw="6">
<![CDATA[
.split41:1 %zext_ln36_4 = zext i6 %iii_5

]]></Node>
<StgValue><ssdm name="zext_ln36_4"/></StgValue>
</operation>

<operation id="2507" st_id="138" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2122" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split41:2 %add_ln36_2 = add i12 %tmp_52_cast, i12 %zext_ln36_4

]]></Node>
<StgValue><ssdm name="add_ln36_2"/></StgValue>
</operation>

<operation id="2508" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2126" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split41:6 %layer_6_bias_V_addr = getelementptr i14 %layer_6_bias_V, i64 0, i64 %iii_5_cast

]]></Node>
<StgValue><ssdm name="layer_6_bias_V_addr"/></StgValue>
</operation>

<operation id="2509" st_id="138" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2127" bw="14" op_0_bw="5">
<![CDATA[
.split41:7 %layer_6_bias_V_load = load i5 %layer_6_bias_V_addr

]]></Node>
<StgValue><ssdm name="layer_6_bias_V_load"/></StgValue>
</operation>
</state>

<state id="139" st_id="139">

<operation id="2510" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2123" bw="64" op_0_bw="12">
<![CDATA[
.split41:3 %zext_ln36_5 = zext i12 %add_ln36_2

]]></Node>
<StgValue><ssdm name="zext_ln36_5"/></StgValue>
</operation>

<operation id="2511" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2124" bw="12" op_0_bw="21" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split41:4 %layer_6_out_V_addr = getelementptr i21 %layer_6_out_V, i64 0, i64 %zext_ln36_5

]]></Node>
<StgValue><ssdm name="layer_6_out_V_addr"/></StgValue>
</operation>

<operation id="2512" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2125" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split41:5 %specloopname_ln33 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3

]]></Node>
<StgValue><ssdm name="specloopname_ln33"/></StgValue>
</operation>

<operation id="2513" st_id="139" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2127" bw="14" op_0_bw="5">
<![CDATA[
.split41:7 %layer_6_bias_V_load = load i5 %layer_6_bias_V_addr

]]></Node>
<StgValue><ssdm name="layer_6_bias_V_load"/></StgValue>
</operation>

<operation id="2514" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2128" bw="21" op_0_bw="14">
<![CDATA[
.split41:8 %sext_ln36_2 = sext i14 %layer_6_bias_V_load

]]></Node>
<StgValue><ssdm name="sext_ln36_2"/></StgValue>
</operation>

<operation id="2515" st_id="139" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2129" bw="0" op_0_bw="21" op_1_bw="12">
<![CDATA[
.split41:9 %store_ln36 = store i21 %sext_ln36_2, i12 %layer_6_out_V_addr

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="2516" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2130" bw="0" op_0_bw="0">
<![CDATA[
.split41:10 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="140" st_id="140">

<operation id="2517" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2132" bw="0" op_0_bw="0">
<![CDATA[
.preheader27.preheader.preheader:0 %br_ln39 = br void %.preheader27.preheader

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>
</state>

<state id="141" st_id="141">

<operation id="2518" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2134" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
.preheader27.preheader:0 %indvar_flatten165 = phi i9 %add_ln39_3, void %.preheader27, i9 0, void %.preheader27.preheader.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten165"/></StgValue>
</operation>

<operation id="2519" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2135" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
.preheader27.preheader:1 %iv_1 = phi i6 %select_ln39_4, void %.preheader27, i6 0, void %.preheader27.preheader.preheader

]]></Node>
<StgValue><ssdm name="iv_1"/></StgValue>
</operation>

<operation id="2520" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2136" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader27.preheader:2 %indvar_flatten143 = phi i4 %select_ln42_10, void %.preheader27, i4 0, void %.preheader27.preheader.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten143"/></StgValue>
</operation>

<operation id="2521" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2137" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader27.preheader:3 %v_1 = phi i3 %select_ln42_8, void %.preheader27, i3 7, void %.preheader27.preheader.preheader

]]></Node>
<StgValue><ssdm name="v_1"/></StgValue>
</operation>

<operation id="2522" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2138" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader27.preheader:4 %vi_1 = phi i3 %indvars_iv_next641, void %.preheader27, i3 7, void %.preheader27.preheader.preheader

]]></Node>
<StgValue><ssdm name="vi_1"/></StgValue>
</operation>

<operation id="2523" st_id="141" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2139" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader27.preheader:5 %add_ln39_3 = add i9 %indvar_flatten165, i9 1

]]></Node>
<StgValue><ssdm name="add_ln39_3"/></StgValue>
</operation>

<operation id="2524" st_id="141" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2140" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader27.preheader:6 %indvars_iv_next645 = add i3 %v_1, i3 1

]]></Node>
<StgValue><ssdm name="indvars_iv_next645"/></StgValue>
</operation>

<operation id="2525" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2141" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader27.preheader:7 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="2526" st_id="141" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2142" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader27.preheader:8 %icmp_ln39_1 = icmp_eq  i9 %indvar_flatten165, i9 288

]]></Node>
<StgValue><ssdm name="icmp_ln39_1"/></StgValue>
</operation>

<operation id="2527" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2143" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader27.preheader:9 %br_ln39 = br i1 %icmp_ln39_1, void %.preheader27, void %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>

<operation id="2528" st_id="141" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2145" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader27:0 %add_ln39_1 = add i6 %iv_1, i6 1

]]></Node>
<StgValue><ssdm name="add_ln39_1"/></StgValue>
</operation>

<operation id="2529" st_id="141" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2148" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader27:3 %icmp_ln42_2 = icmp_eq  i4 %indvar_flatten143, i4 9

]]></Node>
<StgValue><ssdm name="icmp_ln42_2"/></StgValue>
</operation>

<operation id="2530" st_id="141" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2149" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader27:4 %select_ln39_3 = select i1 %icmp_ln42_2, i3 7, i3 %v_1

]]></Node>
<StgValue><ssdm name="select_ln39_3"/></StgValue>
</operation>

<operation id="2531" st_id="141" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2150" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader27:5 %select_ln39_4 = select i1 %icmp_ln42_2, i6 %add_ln39_1, i6 %iv_1

]]></Node>
<StgValue><ssdm name="select_ln39_4"/></StgValue>
</operation>

<operation id="2532" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2151" bw="9" op_0_bw="6">
<![CDATA[
.preheader27:6 %zext_ln42_2 = zext i6 %select_ln39_4

]]></Node>
<StgValue><ssdm name="zext_ln42_2"/></StgValue>
</operation>

<operation id="2533" st_id="141" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2153" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader27:8 %select_ln39_5 = select i1 %icmp_ln42_2, i3 0, i3 %indvars_iv_next645

]]></Node>
<StgValue><ssdm name="select_ln39_5"/></StgValue>
</operation>

<operation id="2534" st_id="141" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2155" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader27:10 %xor_ln39_1 = xor i1 %icmp_ln42_2, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln39_1"/></StgValue>
</operation>

<operation id="2535" st_id="141" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2156" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader27:11 %icmp_ln45_2 = icmp_eq  i3 %vi_1, i3 2

]]></Node>
<StgValue><ssdm name="icmp_ln45_2"/></StgValue>
</operation>

<operation id="2536" st_id="141" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2157" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader27:12 %and_ln39_1 = and i1 %icmp_ln45_2, i1 %xor_ln39_1

]]></Node>
<StgValue><ssdm name="and_ln39_1"/></StgValue>
</operation>

<operation id="2537" st_id="141" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2158" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader27:13 %indvars_iv_next645_dup = add i3 %select_ln39_3, i3 1

]]></Node>
<StgValue><ssdm name="indvars_iv_next645_dup"/></StgValue>
</operation>

<operation id="2538" st_id="141" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2160" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader27:15 %or_ln42_1 = or i1 %and_ln39_1, i1 %icmp_ln42_2

]]></Node>
<StgValue><ssdm name="or_ln42_1"/></StgValue>
</operation>

<operation id="2539" st_id="141" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2161" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader27:16 %select_ln42_7 = select i1 %or_ln42_1, i3 7, i3 %vi_1

]]></Node>
<StgValue><ssdm name="select_ln42_7"/></StgValue>
</operation>

<operation id="2540" st_id="141" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2162" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader27:17 %select_ln42_8 = select i1 %and_ln39_1, i3 %indvars_iv_next645_dup, i3 %select_ln39_3

]]></Node>
<StgValue><ssdm name="select_ln42_8"/></StgValue>
</operation>

<operation id="2541" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2163" bw="4" op_0_bw="3">
<![CDATA[
.preheader27:18 %sext_ln42_2 = sext i3 %select_ln42_8

]]></Node>
<StgValue><ssdm name="sext_ln42_2"/></StgValue>
</operation>

<operation id="2542" st_id="141" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2164" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader27:19 %add_ln42_4 = add i4 %select_ln27_8, i4 %sext_ln42_2

]]></Node>
<StgValue><ssdm name="add_ln42_4"/></StgValue>
</operation>

<operation id="2543" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2165" bw="8" op_0_bw="4">
<![CDATA[
.preheader27:20 %add_ln42_4_cast = zext i4 %add_ln42_4

]]></Node>
<StgValue><ssdm name="add_ln42_4_cast"/></StgValue>
</operation>

<operation id="2544" st_id="141" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2166" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader27:21 %empty_74 = mul i8 %add_ln42_4_cast, i8 13

]]></Node>
<StgValue><ssdm name="empty_74"/></StgValue>
</operation>

<operation id="2545" st_id="141" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2167" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader27:22 %indvars_iv_next645_mid1 = add i3 %select_ln39_3, i3 2

]]></Node>
<StgValue><ssdm name="indvars_iv_next645_mid1"/></StgValue>
</operation>

<operation id="2546" st_id="141" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2168" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader27:23 %select_ln42_9 = select i1 %and_ln39_1, i3 %indvars_iv_next645_mid1, i3 %select_ln39_5

]]></Node>
<StgValue><ssdm name="select_ln42_9"/></StgValue>
</operation>

<operation id="2547" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2169" bw="4" op_0_bw="3">
<![CDATA[
.preheader27:24 %zext_ln1118_8 = zext i3 %select_ln42_9

]]></Node>
<StgValue><ssdm name="zext_ln1118_8"/></StgValue>
</operation>

<operation id="2548" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2170" bw="2" op_0_bw="3">
<![CDATA[
.preheader27:25 %trunc_ln1118_2 = trunc i3 %select_ln42_9

]]></Node>
<StgValue><ssdm name="trunc_ln1118_2"/></StgValue>
</operation>

<operation id="2549" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2171" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
.preheader27:26 %p_shl5_cast = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %trunc_ln1118_2, i2 0

]]></Node>
<StgValue><ssdm name="p_shl5_cast"/></StgValue>
</operation>

<operation id="2550" st_id="141" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2172" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader27:27 %sub_ln1118_2 = sub i4 %p_shl5_cast, i4 %zext_ln1118_8

]]></Node>
<StgValue><ssdm name="sub_ln1118_2"/></StgValue>
</operation>

<operation id="2551" st_id="141" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2183" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader27:38 %indvars_iv_next641 = add i3 %select_ln42_7, i3 1

]]></Node>
<StgValue><ssdm name="indvars_iv_next641"/></StgValue>
</operation>

<operation id="2552" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2184" bw="4" op_0_bw="3">
<![CDATA[
.preheader27:39 %zext_ln1118_9 = zext i3 %indvars_iv_next641

]]></Node>
<StgValue><ssdm name="zext_ln1118_9"/></StgValue>
</operation>

<operation id="2553" st_id="141" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2185" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader27:40 %add_ln1118_3 = add i4 %sub_ln1118_2, i4 %zext_ln1118_9

]]></Node>
<StgValue><ssdm name="add_ln1118_3"/></StgValue>
</operation>

<operation id="2554" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2186" bw="9" op_0_bw="9" op_1_bw="4" op_2_bw="5">
<![CDATA[
.preheader27:41 %tmp_77_cast = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i4.i5, i4 %add_ln1118_3, i5 0

]]></Node>
<StgValue><ssdm name="tmp_77_cast"/></StgValue>
</operation>

<operation id="2555" st_id="141" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2187" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader27:42 %add_ln1118_4 = add i9 %tmp_77_cast, i9 %zext_ln42_2

]]></Node>
<StgValue><ssdm name="add_ln1118_4"/></StgValue>
</operation>

<operation id="2556" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2188" bw="64" op_0_bw="9">
<![CDATA[
.preheader27:43 %zext_ln1118_10 = zext i9 %add_ln1118_4

]]></Node>
<StgValue><ssdm name="zext_ln1118_10"/></StgValue>
</operation>

<operation id="2557" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2189" bw="9" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader27:44 %layer_6_weights_V_0_addr = getelementptr i14 %layer_6_weights_V_0, i64 0, i64 %zext_ln1118_10

]]></Node>
<StgValue><ssdm name="layer_6_weights_V_0_addr"/></StgValue>
</operation>

<operation id="2558" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2190" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader27:45 %layer_6_weights_V_1_addr = getelementptr i16 %layer_6_weights_V_1, i64 0, i64 %zext_ln1118_10

]]></Node>
<StgValue><ssdm name="layer_6_weights_V_1_addr"/></StgValue>
</operation>

<operation id="2559" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2191" bw="9" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader27:46 %layer_6_weights_V_10_addr = getelementptr i14 %layer_6_weights_V_10, i64 0, i64 %zext_ln1118_10

]]></Node>
<StgValue><ssdm name="layer_6_weights_V_10_addr"/></StgValue>
</operation>

<operation id="2560" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2192" bw="9" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader27:47 %layer_6_weights_V_11_addr = getelementptr i14 %layer_6_weights_V_11, i64 0, i64 %zext_ln1118_10

]]></Node>
<StgValue><ssdm name="layer_6_weights_V_11_addr"/></StgValue>
</operation>

<operation id="2561" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2193" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader27:48 %layer_6_weights_V_12_addr = getelementptr i16 %layer_6_weights_V_12, i64 0, i64 %zext_ln1118_10

]]></Node>
<StgValue><ssdm name="layer_6_weights_V_12_addr"/></StgValue>
</operation>

<operation id="2562" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2194" bw="9" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader27:49 %layer_6_weights_V_13_addr = getelementptr i15 %layer_6_weights_V_13, i64 0, i64 %zext_ln1118_10

]]></Node>
<StgValue><ssdm name="layer_6_weights_V_13_addr"/></StgValue>
</operation>

<operation id="2563" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2195" bw="9" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader27:50 %layer_6_weights_V_14_addr = getelementptr i14 %layer_6_weights_V_14, i64 0, i64 %zext_ln1118_10

]]></Node>
<StgValue><ssdm name="layer_6_weights_V_14_addr"/></StgValue>
</operation>

<operation id="2564" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2196" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader27:51 %layer_6_weights_V_15_addr = getelementptr i16 %layer_6_weights_V_15, i64 0, i64 %zext_ln1118_10

]]></Node>
<StgValue><ssdm name="layer_6_weights_V_15_addr"/></StgValue>
</operation>

<operation id="2565" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2197" bw="9" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader27:52 %layer_6_weights_V_16_addr = getelementptr i14 %layer_6_weights_V_16, i64 0, i64 %zext_ln1118_10

]]></Node>
<StgValue><ssdm name="layer_6_weights_V_16_addr"/></StgValue>
</operation>

<operation id="2566" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2198" bw="9" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader27:53 %layer_6_weights_V_17_addr = getelementptr i15 %layer_6_weights_V_17, i64 0, i64 %zext_ln1118_10

]]></Node>
<StgValue><ssdm name="layer_6_weights_V_17_addr"/></StgValue>
</operation>

<operation id="2567" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2199" bw="9" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader27:54 %layer_6_weights_V_18_addr = getelementptr i14 %layer_6_weights_V_18, i64 0, i64 %zext_ln1118_10

]]></Node>
<StgValue><ssdm name="layer_6_weights_V_18_addr"/></StgValue>
</operation>

<operation id="2568" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2200" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader27:55 %layer_6_weights_V_19_addr = getelementptr i16 %layer_6_weights_V_19, i64 0, i64 %zext_ln1118_10

]]></Node>
<StgValue><ssdm name="layer_6_weights_V_19_addr"/></StgValue>
</operation>

<operation id="2569" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2201" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader27:56 %layer_6_weights_V_2_addr = getelementptr i16 %layer_6_weights_V_2, i64 0, i64 %zext_ln1118_10

]]></Node>
<StgValue><ssdm name="layer_6_weights_V_2_addr"/></StgValue>
</operation>

<operation id="2570" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2202" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader27:57 %layer_6_weights_V_20_addr = getelementptr i16 %layer_6_weights_V_20, i64 0, i64 %zext_ln1118_10

]]></Node>
<StgValue><ssdm name="layer_6_weights_V_20_addr"/></StgValue>
</operation>

<operation id="2571" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2203" bw="9" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader27:58 %layer_6_weights_V_21_addr = getelementptr i14 %layer_6_weights_V_21, i64 0, i64 %zext_ln1118_10

]]></Node>
<StgValue><ssdm name="layer_6_weights_V_21_addr"/></StgValue>
</operation>

<operation id="2572" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2204" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader27:59 %layer_6_weights_V_22_addr = getelementptr i16 %layer_6_weights_V_22, i64 0, i64 %zext_ln1118_10

]]></Node>
<StgValue><ssdm name="layer_6_weights_V_22_addr"/></StgValue>
</operation>

<operation id="2573" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2205" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader27:60 %layer_6_weights_V_23_addr = getelementptr i16 %layer_6_weights_V_23, i64 0, i64 %zext_ln1118_10

]]></Node>
<StgValue><ssdm name="layer_6_weights_V_23_addr"/></StgValue>
</operation>

<operation id="2574" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2206" bw="9" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader27:61 %layer_6_weights_V_24_addr = getelementptr i14 %layer_6_weights_V_24, i64 0, i64 %zext_ln1118_10

]]></Node>
<StgValue><ssdm name="layer_6_weights_V_24_addr"/></StgValue>
</operation>

<operation id="2575" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2207" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader27:62 %layer_6_weights_V_25_addr = getelementptr i16 %layer_6_weights_V_25, i64 0, i64 %zext_ln1118_10

]]></Node>
<StgValue><ssdm name="layer_6_weights_V_25_addr"/></StgValue>
</operation>

<operation id="2576" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2208" bw="9" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader27:63 %layer_6_weights_V_26_addr = getelementptr i14 %layer_6_weights_V_26, i64 0, i64 %zext_ln1118_10

]]></Node>
<StgValue><ssdm name="layer_6_weights_V_26_addr"/></StgValue>
</operation>

<operation id="2577" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2209" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader27:64 %layer_6_weights_V_27_addr = getelementptr i16 %layer_6_weights_V_27, i64 0, i64 %zext_ln1118_10

]]></Node>
<StgValue><ssdm name="layer_6_weights_V_27_addr"/></StgValue>
</operation>

<operation id="2578" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2210" bw="9" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader27:65 %layer_6_weights_V_28_addr = getelementptr i14 %layer_6_weights_V_28, i64 0, i64 %zext_ln1118_10

]]></Node>
<StgValue><ssdm name="layer_6_weights_V_28_addr"/></StgValue>
</operation>

<operation id="2579" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2211" bw="9" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader27:66 %layer_6_weights_V_29_addr = getelementptr i14 %layer_6_weights_V_29, i64 0, i64 %zext_ln1118_10

]]></Node>
<StgValue><ssdm name="layer_6_weights_V_29_addr"/></StgValue>
</operation>

<operation id="2580" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2212" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader27:67 %layer_6_weights_V_3_addr = getelementptr i16 %layer_6_weights_V_3, i64 0, i64 %zext_ln1118_10

]]></Node>
<StgValue><ssdm name="layer_6_weights_V_3_addr"/></StgValue>
</operation>

<operation id="2581" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2213" bw="9" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader27:68 %layer_6_weights_V_30_addr = getelementptr i14 %layer_6_weights_V_30, i64 0, i64 %zext_ln1118_10

]]></Node>
<StgValue><ssdm name="layer_6_weights_V_30_addr"/></StgValue>
</operation>

<operation id="2582" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2214" bw="9" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader27:69 %layer_6_weights_V_31_addr = getelementptr i14 %layer_6_weights_V_31, i64 0, i64 %zext_ln1118_10

]]></Node>
<StgValue><ssdm name="layer_6_weights_V_31_addr"/></StgValue>
</operation>

<operation id="2583" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2215" bw="9" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader27:70 %layer_6_weights_V_4_addr = getelementptr i14 %layer_6_weights_V_4, i64 0, i64 %zext_ln1118_10

]]></Node>
<StgValue><ssdm name="layer_6_weights_V_4_addr"/></StgValue>
</operation>

<operation id="2584" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2216" bw="9" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader27:71 %layer_6_weights_V_5_addr = getelementptr i14 %layer_6_weights_V_5, i64 0, i64 %zext_ln1118_10

]]></Node>
<StgValue><ssdm name="layer_6_weights_V_5_addr"/></StgValue>
</operation>

<operation id="2585" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2217" bw="9" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader27:72 %layer_6_weights_V_6_addr = getelementptr i14 %layer_6_weights_V_6, i64 0, i64 %zext_ln1118_10

]]></Node>
<StgValue><ssdm name="layer_6_weights_V_6_addr"/></StgValue>
</operation>

<operation id="2586" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2218" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader27:73 %layer_6_weights_V_7_addr = getelementptr i16 %layer_6_weights_V_7, i64 0, i64 %zext_ln1118_10

]]></Node>
<StgValue><ssdm name="layer_6_weights_V_7_addr"/></StgValue>
</operation>

<operation id="2587" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2219" bw="9" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader27:74 %layer_6_weights_V_8_addr = getelementptr i14 %layer_6_weights_V_8, i64 0, i64 %zext_ln1118_10

]]></Node>
<StgValue><ssdm name="layer_6_weights_V_8_addr"/></StgValue>
</operation>

<operation id="2588" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2220" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader27:75 %layer_6_weights_V_9_addr = getelementptr i16 %layer_6_weights_V_9, i64 0, i64 %zext_ln1118_10

]]></Node>
<StgValue><ssdm name="layer_6_weights_V_9_addr"/></StgValue>
</operation>

<operation id="2589" st_id="141" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2225" bw="14" op_0_bw="9">
<![CDATA[
.preheader27:80 %layer_6_weights_V_0_load = load i9 %layer_6_weights_V_0_addr

]]></Node>
<StgValue><ssdm name="layer_6_weights_V_0_load"/></StgValue>
</operation>

<operation id="2590" st_id="141" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2228" bw="21" op_0_bw="12">
<![CDATA[
.preheader27:83 %layer_6_out_V_load_5 = load i12 %layer_6_out_V_addr_6

]]></Node>
<StgValue><ssdm name="layer_6_out_V_load_5"/></StgValue>
</operation>

<operation id="2591" st_id="141" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2234" bw="16" op_0_bw="9">
<![CDATA[
.preheader27:89 %layer_6_weights_V_1_load = load i9 %layer_6_weights_V_1_addr

]]></Node>
<StgValue><ssdm name="layer_6_weights_V_1_load"/></StgValue>
</operation>

<operation id="2592" st_id="141" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2237" bw="21" op_0_bw="12">
<![CDATA[
.preheader27:92 %layer_6_out_V_load_6 = load i12 %layer_6_out_V_addr_7

]]></Node>
<StgValue><ssdm name="layer_6_out_V_load_6"/></StgValue>
</operation>

<operation id="2593" st_id="141" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2242" bw="16" op_0_bw="9">
<![CDATA[
.preheader27:97 %layer_6_weights_V_2_load = load i9 %layer_6_weights_V_2_addr

]]></Node>
<StgValue><ssdm name="layer_6_weights_V_2_load"/></StgValue>
</operation>

<operation id="2594" st_id="141" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2250" bw="16" op_0_bw="9">
<![CDATA[
.preheader27:105 %layer_6_weights_V_3_load = load i9 %layer_6_weights_V_3_addr

]]></Node>
<StgValue><ssdm name="layer_6_weights_V_3_load"/></StgValue>
</operation>

<operation id="2595" st_id="141" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2258" bw="14" op_0_bw="9">
<![CDATA[
.preheader27:113 %layer_6_weights_V_4_load = load i9 %layer_6_weights_V_4_addr

]]></Node>
<StgValue><ssdm name="layer_6_weights_V_4_load"/></StgValue>
</operation>

<operation id="2596" st_id="141" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2267" bw="14" op_0_bw="9">
<![CDATA[
.preheader27:122 %layer_6_weights_V_5_load = load i9 %layer_6_weights_V_5_addr

]]></Node>
<StgValue><ssdm name="layer_6_weights_V_5_load"/></StgValue>
</operation>

<operation id="2597" st_id="141" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2276" bw="14" op_0_bw="9">
<![CDATA[
.preheader27:131 %layer_6_weights_V_6_load = load i9 %layer_6_weights_V_6_addr

]]></Node>
<StgValue><ssdm name="layer_6_weights_V_6_load"/></StgValue>
</operation>

<operation id="2598" st_id="141" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2285" bw="16" op_0_bw="9">
<![CDATA[
.preheader27:140 %layer_6_weights_V_7_load = load i9 %layer_6_weights_V_7_addr

]]></Node>
<StgValue><ssdm name="layer_6_weights_V_7_load"/></StgValue>
</operation>

<operation id="2599" st_id="141" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2293" bw="14" op_0_bw="9">
<![CDATA[
.preheader27:148 %layer_6_weights_V_8_load = load i9 %layer_6_weights_V_8_addr

]]></Node>
<StgValue><ssdm name="layer_6_weights_V_8_load"/></StgValue>
</operation>

<operation id="2600" st_id="141" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2302" bw="16" op_0_bw="9">
<![CDATA[
.preheader27:157 %layer_6_weights_V_9_load = load i9 %layer_6_weights_V_9_addr

]]></Node>
<StgValue><ssdm name="layer_6_weights_V_9_load"/></StgValue>
</operation>

<operation id="2601" st_id="141" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2310" bw="14" op_0_bw="9">
<![CDATA[
.preheader27:165 %layer_6_weights_V_10_load = load i9 %layer_6_weights_V_10_addr

]]></Node>
<StgValue><ssdm name="layer_6_weights_V_10_load"/></StgValue>
</operation>

<operation id="2602" st_id="141" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2319" bw="14" op_0_bw="9">
<![CDATA[
.preheader27:174 %layer_6_weights_V_11_load = load i9 %layer_6_weights_V_11_addr

]]></Node>
<StgValue><ssdm name="layer_6_weights_V_11_load"/></StgValue>
</operation>

<operation id="2603" st_id="141" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2328" bw="16" op_0_bw="9">
<![CDATA[
.preheader27:183 %layer_6_weights_V_12_load = load i9 %layer_6_weights_V_12_addr

]]></Node>
<StgValue><ssdm name="layer_6_weights_V_12_load"/></StgValue>
</operation>

<operation id="2604" st_id="141" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2336" bw="15" op_0_bw="9">
<![CDATA[
.preheader27:191 %layer_6_weights_V_13_load = load i9 %layer_6_weights_V_13_addr

]]></Node>
<StgValue><ssdm name="layer_6_weights_V_13_load"/></StgValue>
</operation>

<operation id="2605" st_id="141" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2345" bw="14" op_0_bw="9">
<![CDATA[
.preheader27:200 %layer_6_weights_V_14_load = load i9 %layer_6_weights_V_14_addr

]]></Node>
<StgValue><ssdm name="layer_6_weights_V_14_load"/></StgValue>
</operation>

<operation id="2606" st_id="141" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2354" bw="16" op_0_bw="9">
<![CDATA[
.preheader27:209 %layer_6_weights_V_15_load = load i9 %layer_6_weights_V_15_addr

]]></Node>
<StgValue><ssdm name="layer_6_weights_V_15_load"/></StgValue>
</operation>

<operation id="2607" st_id="141" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2362" bw="14" op_0_bw="9">
<![CDATA[
.preheader27:217 %layer_6_weights_V_16_load = load i9 %layer_6_weights_V_16_addr

]]></Node>
<StgValue><ssdm name="layer_6_weights_V_16_load"/></StgValue>
</operation>

<operation id="2608" st_id="141" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2371" bw="15" op_0_bw="9">
<![CDATA[
.preheader27:226 %layer_6_weights_V_17_load = load i9 %layer_6_weights_V_17_addr

]]></Node>
<StgValue><ssdm name="layer_6_weights_V_17_load"/></StgValue>
</operation>

<operation id="2609" st_id="141" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2380" bw="14" op_0_bw="9">
<![CDATA[
.preheader27:235 %layer_6_weights_V_18_load = load i9 %layer_6_weights_V_18_addr

]]></Node>
<StgValue><ssdm name="layer_6_weights_V_18_load"/></StgValue>
</operation>

<operation id="2610" st_id="141" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2389" bw="16" op_0_bw="9">
<![CDATA[
.preheader27:244 %layer_6_weights_V_19_load = load i9 %layer_6_weights_V_19_addr

]]></Node>
<StgValue><ssdm name="layer_6_weights_V_19_load"/></StgValue>
</operation>

<operation id="2611" st_id="141" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2397" bw="16" op_0_bw="9">
<![CDATA[
.preheader27:252 %layer_6_weights_V_20_load = load i9 %layer_6_weights_V_20_addr

]]></Node>
<StgValue><ssdm name="layer_6_weights_V_20_load"/></StgValue>
</operation>

<operation id="2612" st_id="141" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2405" bw="14" op_0_bw="9">
<![CDATA[
.preheader27:260 %layer_6_weights_V_21_load = load i9 %layer_6_weights_V_21_addr

]]></Node>
<StgValue><ssdm name="layer_6_weights_V_21_load"/></StgValue>
</operation>

<operation id="2613" st_id="141" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2414" bw="16" op_0_bw="9">
<![CDATA[
.preheader27:269 %layer_6_weights_V_22_load = load i9 %layer_6_weights_V_22_addr

]]></Node>
<StgValue><ssdm name="layer_6_weights_V_22_load"/></StgValue>
</operation>

<operation id="2614" st_id="141" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2422" bw="16" op_0_bw="9">
<![CDATA[
.preheader27:277 %layer_6_weights_V_23_load = load i9 %layer_6_weights_V_23_addr

]]></Node>
<StgValue><ssdm name="layer_6_weights_V_23_load"/></StgValue>
</operation>

<operation id="2615" st_id="141" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2430" bw="14" op_0_bw="9">
<![CDATA[
.preheader27:285 %layer_6_weights_V_24_load = load i9 %layer_6_weights_V_24_addr

]]></Node>
<StgValue><ssdm name="layer_6_weights_V_24_load"/></StgValue>
</operation>

<operation id="2616" st_id="141" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2439" bw="16" op_0_bw="9">
<![CDATA[
.preheader27:294 %layer_6_weights_V_25_load = load i9 %layer_6_weights_V_25_addr

]]></Node>
<StgValue><ssdm name="layer_6_weights_V_25_load"/></StgValue>
</operation>

<operation id="2617" st_id="141" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2447" bw="14" op_0_bw="9">
<![CDATA[
.preheader27:302 %layer_6_weights_V_26_load = load i9 %layer_6_weights_V_26_addr

]]></Node>
<StgValue><ssdm name="layer_6_weights_V_26_load"/></StgValue>
</operation>

<operation id="2618" st_id="141" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2456" bw="16" op_0_bw="9">
<![CDATA[
.preheader27:311 %layer_6_weights_V_27_load = load i9 %layer_6_weights_V_27_addr

]]></Node>
<StgValue><ssdm name="layer_6_weights_V_27_load"/></StgValue>
</operation>

<operation id="2619" st_id="141" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2464" bw="14" op_0_bw="9">
<![CDATA[
.preheader27:319 %layer_6_weights_V_28_load = load i9 %layer_6_weights_V_28_addr

]]></Node>
<StgValue><ssdm name="layer_6_weights_V_28_load"/></StgValue>
</operation>

<operation id="2620" st_id="141" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2473" bw="14" op_0_bw="9">
<![CDATA[
.preheader27:328 %layer_6_weights_V_29_load = load i9 %layer_6_weights_V_29_addr

]]></Node>
<StgValue><ssdm name="layer_6_weights_V_29_load"/></StgValue>
</operation>

<operation id="2621" st_id="141" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2482" bw="14" op_0_bw="9">
<![CDATA[
.preheader27:337 %layer_6_weights_V_30_load = load i9 %layer_6_weights_V_30_addr

]]></Node>
<StgValue><ssdm name="layer_6_weights_V_30_load"/></StgValue>
</operation>

<operation id="2622" st_id="141" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2491" bw="14" op_0_bw="9">
<![CDATA[
.preheader27:346 %layer_6_weights_V_31_load = load i9 %layer_6_weights_V_31_addr

]]></Node>
<StgValue><ssdm name="layer_6_weights_V_31_load"/></StgValue>
</operation>

<operation id="2623" st_id="141" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2500" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader27:355 %add_ln42_5 = add i4 %indvar_flatten143, i4 1

]]></Node>
<StgValue><ssdm name="add_ln42_5"/></StgValue>
</operation>

<operation id="2624" st_id="141" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2501" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader27:356 %select_ln42_10 = select i1 %icmp_ln42_2, i4 1, i4 %add_ln42_5

]]></Node>
<StgValue><ssdm name="select_ln42_10"/></StgValue>
</operation>
</state>

<state id="142" st_id="142">

<operation id="2625" st_id="142" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2166" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader27:21 %empty_74 = mul i8 %add_ln42_4_cast, i8 13

]]></Node>
<StgValue><ssdm name="empty_74"/></StgValue>
</operation>

<operation id="2626" st_id="142" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2225" bw="14" op_0_bw="9">
<![CDATA[
.preheader27:80 %layer_6_weights_V_0_load = load i9 %layer_6_weights_V_0_addr

]]></Node>
<StgValue><ssdm name="layer_6_weights_V_0_load"/></StgValue>
</operation>

<operation id="2627" st_id="142" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2228" bw="21" op_0_bw="12">
<![CDATA[
.preheader27:83 %layer_6_out_V_load_5 = load i12 %layer_6_out_V_addr_6

]]></Node>
<StgValue><ssdm name="layer_6_out_V_load_5"/></StgValue>
</operation>

<operation id="2628" st_id="142" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2234" bw="16" op_0_bw="9">
<![CDATA[
.preheader27:89 %layer_6_weights_V_1_load = load i9 %layer_6_weights_V_1_addr

]]></Node>
<StgValue><ssdm name="layer_6_weights_V_1_load"/></StgValue>
</operation>

<operation id="2629" st_id="142" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2237" bw="21" op_0_bw="12">
<![CDATA[
.preheader27:92 %layer_6_out_V_load_6 = load i12 %layer_6_out_V_addr_7

]]></Node>
<StgValue><ssdm name="layer_6_out_V_load_6"/></StgValue>
</operation>

<operation id="2630" st_id="142" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2242" bw="16" op_0_bw="9">
<![CDATA[
.preheader27:97 %layer_6_weights_V_2_load = load i9 %layer_6_weights_V_2_addr

]]></Node>
<StgValue><ssdm name="layer_6_weights_V_2_load"/></StgValue>
</operation>

<operation id="2631" st_id="142" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2245" bw="21" op_0_bw="12">
<![CDATA[
.preheader27:100 %layer_6_out_V_load_7 = load i12 %layer_6_out_V_addr_8

]]></Node>
<StgValue><ssdm name="layer_6_out_V_load_7"/></StgValue>
</operation>

<operation id="2632" st_id="142" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2250" bw="16" op_0_bw="9">
<![CDATA[
.preheader27:105 %layer_6_weights_V_3_load = load i9 %layer_6_weights_V_3_addr

]]></Node>
<StgValue><ssdm name="layer_6_weights_V_3_load"/></StgValue>
</operation>

<operation id="2633" st_id="142" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2253" bw="21" op_0_bw="12">
<![CDATA[
.preheader27:108 %layer_6_out_V_load_8 = load i12 %layer_6_out_V_addr_9

]]></Node>
<StgValue><ssdm name="layer_6_out_V_load_8"/></StgValue>
</operation>

<operation id="2634" st_id="142" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2258" bw="14" op_0_bw="9">
<![CDATA[
.preheader27:113 %layer_6_weights_V_4_load = load i9 %layer_6_weights_V_4_addr

]]></Node>
<StgValue><ssdm name="layer_6_weights_V_4_load"/></StgValue>
</operation>

<operation id="2635" st_id="142" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2267" bw="14" op_0_bw="9">
<![CDATA[
.preheader27:122 %layer_6_weights_V_5_load = load i9 %layer_6_weights_V_5_addr

]]></Node>
<StgValue><ssdm name="layer_6_weights_V_5_load"/></StgValue>
</operation>

<operation id="2636" st_id="142" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2276" bw="14" op_0_bw="9">
<![CDATA[
.preheader27:131 %layer_6_weights_V_6_load = load i9 %layer_6_weights_V_6_addr

]]></Node>
<StgValue><ssdm name="layer_6_weights_V_6_load"/></StgValue>
</operation>

<operation id="2637" st_id="142" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2285" bw="16" op_0_bw="9">
<![CDATA[
.preheader27:140 %layer_6_weights_V_7_load = load i9 %layer_6_weights_V_7_addr

]]></Node>
<StgValue><ssdm name="layer_6_weights_V_7_load"/></StgValue>
</operation>

<operation id="2638" st_id="142" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2293" bw="14" op_0_bw="9">
<![CDATA[
.preheader27:148 %layer_6_weights_V_8_load = load i9 %layer_6_weights_V_8_addr

]]></Node>
<StgValue><ssdm name="layer_6_weights_V_8_load"/></StgValue>
</operation>

<operation id="2639" st_id="142" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2302" bw="16" op_0_bw="9">
<![CDATA[
.preheader27:157 %layer_6_weights_V_9_load = load i9 %layer_6_weights_V_9_addr

]]></Node>
<StgValue><ssdm name="layer_6_weights_V_9_load"/></StgValue>
</operation>

<operation id="2640" st_id="142" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2310" bw="14" op_0_bw="9">
<![CDATA[
.preheader27:165 %layer_6_weights_V_10_load = load i9 %layer_6_weights_V_10_addr

]]></Node>
<StgValue><ssdm name="layer_6_weights_V_10_load"/></StgValue>
</operation>

<operation id="2641" st_id="142" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2319" bw="14" op_0_bw="9">
<![CDATA[
.preheader27:174 %layer_6_weights_V_11_load = load i9 %layer_6_weights_V_11_addr

]]></Node>
<StgValue><ssdm name="layer_6_weights_V_11_load"/></StgValue>
</operation>

<operation id="2642" st_id="142" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2328" bw="16" op_0_bw="9">
<![CDATA[
.preheader27:183 %layer_6_weights_V_12_load = load i9 %layer_6_weights_V_12_addr

]]></Node>
<StgValue><ssdm name="layer_6_weights_V_12_load"/></StgValue>
</operation>

<operation id="2643" st_id="142" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2336" bw="15" op_0_bw="9">
<![CDATA[
.preheader27:191 %layer_6_weights_V_13_load = load i9 %layer_6_weights_V_13_addr

]]></Node>
<StgValue><ssdm name="layer_6_weights_V_13_load"/></StgValue>
</operation>

<operation id="2644" st_id="142" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2345" bw="14" op_0_bw="9">
<![CDATA[
.preheader27:200 %layer_6_weights_V_14_load = load i9 %layer_6_weights_V_14_addr

]]></Node>
<StgValue><ssdm name="layer_6_weights_V_14_load"/></StgValue>
</operation>

<operation id="2645" st_id="142" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2354" bw="16" op_0_bw="9">
<![CDATA[
.preheader27:209 %layer_6_weights_V_15_load = load i9 %layer_6_weights_V_15_addr

]]></Node>
<StgValue><ssdm name="layer_6_weights_V_15_load"/></StgValue>
</operation>

<operation id="2646" st_id="142" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2362" bw="14" op_0_bw="9">
<![CDATA[
.preheader27:217 %layer_6_weights_V_16_load = load i9 %layer_6_weights_V_16_addr

]]></Node>
<StgValue><ssdm name="layer_6_weights_V_16_load"/></StgValue>
</operation>

<operation id="2647" st_id="142" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2371" bw="15" op_0_bw="9">
<![CDATA[
.preheader27:226 %layer_6_weights_V_17_load = load i9 %layer_6_weights_V_17_addr

]]></Node>
<StgValue><ssdm name="layer_6_weights_V_17_load"/></StgValue>
</operation>

<operation id="2648" st_id="142" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2380" bw="14" op_0_bw="9">
<![CDATA[
.preheader27:235 %layer_6_weights_V_18_load = load i9 %layer_6_weights_V_18_addr

]]></Node>
<StgValue><ssdm name="layer_6_weights_V_18_load"/></StgValue>
</operation>

<operation id="2649" st_id="142" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2389" bw="16" op_0_bw="9">
<![CDATA[
.preheader27:244 %layer_6_weights_V_19_load = load i9 %layer_6_weights_V_19_addr

]]></Node>
<StgValue><ssdm name="layer_6_weights_V_19_load"/></StgValue>
</operation>

<operation id="2650" st_id="142" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2397" bw="16" op_0_bw="9">
<![CDATA[
.preheader27:252 %layer_6_weights_V_20_load = load i9 %layer_6_weights_V_20_addr

]]></Node>
<StgValue><ssdm name="layer_6_weights_V_20_load"/></StgValue>
</operation>

<operation id="2651" st_id="142" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2405" bw="14" op_0_bw="9">
<![CDATA[
.preheader27:260 %layer_6_weights_V_21_load = load i9 %layer_6_weights_V_21_addr

]]></Node>
<StgValue><ssdm name="layer_6_weights_V_21_load"/></StgValue>
</operation>

<operation id="2652" st_id="142" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2414" bw="16" op_0_bw="9">
<![CDATA[
.preheader27:269 %layer_6_weights_V_22_load = load i9 %layer_6_weights_V_22_addr

]]></Node>
<StgValue><ssdm name="layer_6_weights_V_22_load"/></StgValue>
</operation>

<operation id="2653" st_id="142" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2422" bw="16" op_0_bw="9">
<![CDATA[
.preheader27:277 %layer_6_weights_V_23_load = load i9 %layer_6_weights_V_23_addr

]]></Node>
<StgValue><ssdm name="layer_6_weights_V_23_load"/></StgValue>
</operation>

<operation id="2654" st_id="142" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2430" bw="14" op_0_bw="9">
<![CDATA[
.preheader27:285 %layer_6_weights_V_24_load = load i9 %layer_6_weights_V_24_addr

]]></Node>
<StgValue><ssdm name="layer_6_weights_V_24_load"/></StgValue>
</operation>

<operation id="2655" st_id="142" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2439" bw="16" op_0_bw="9">
<![CDATA[
.preheader27:294 %layer_6_weights_V_25_load = load i9 %layer_6_weights_V_25_addr

]]></Node>
<StgValue><ssdm name="layer_6_weights_V_25_load"/></StgValue>
</operation>

<operation id="2656" st_id="142" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2447" bw="14" op_0_bw="9">
<![CDATA[
.preheader27:302 %layer_6_weights_V_26_load = load i9 %layer_6_weights_V_26_addr

]]></Node>
<StgValue><ssdm name="layer_6_weights_V_26_load"/></StgValue>
</operation>

<operation id="2657" st_id="142" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2456" bw="16" op_0_bw="9">
<![CDATA[
.preheader27:311 %layer_6_weights_V_27_load = load i9 %layer_6_weights_V_27_addr

]]></Node>
<StgValue><ssdm name="layer_6_weights_V_27_load"/></StgValue>
</operation>

<operation id="2658" st_id="142" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2464" bw="14" op_0_bw="9">
<![CDATA[
.preheader27:319 %layer_6_weights_V_28_load = load i9 %layer_6_weights_V_28_addr

]]></Node>
<StgValue><ssdm name="layer_6_weights_V_28_load"/></StgValue>
</operation>

<operation id="2659" st_id="142" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2473" bw="14" op_0_bw="9">
<![CDATA[
.preheader27:328 %layer_6_weights_V_29_load = load i9 %layer_6_weights_V_29_addr

]]></Node>
<StgValue><ssdm name="layer_6_weights_V_29_load"/></StgValue>
</operation>

<operation id="2660" st_id="142" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2482" bw="14" op_0_bw="9">
<![CDATA[
.preheader27:337 %layer_6_weights_V_30_load = load i9 %layer_6_weights_V_30_addr

]]></Node>
<StgValue><ssdm name="layer_6_weights_V_30_load"/></StgValue>
</operation>

<operation id="2661" st_id="142" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2491" bw="14" op_0_bw="9">
<![CDATA[
.preheader27:346 %layer_6_weights_V_31_load = load i9 %layer_6_weights_V_31_addr

]]></Node>
<StgValue><ssdm name="layer_6_weights_V_31_load"/></StgValue>
</operation>
</state>

<state id="143" st_id="143">

<operation id="2662" st_id="143" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2166" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader27:21 %empty_74 = mul i8 %add_ln42_4_cast, i8 13

]]></Node>
<StgValue><ssdm name="empty_74"/></StgValue>
</operation>

<operation id="2663" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2174" bw="4" op_0_bw="3">
<![CDATA[
.preheader27:29 %vi_1_cast = sext i3 %select_ln42_7

]]></Node>
<StgValue><ssdm name="vi_1_cast"/></StgValue>
</operation>

<operation id="2664" st_id="143" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2176" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader27:31 %empty_75 = add i4 %vi_1_cast, i4 %select_ln27_6

]]></Node>
<StgValue><ssdm name="empty_75"/></StgValue>
</operation>

<operation id="2665" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2177" bw="8" op_0_bw="4">
<![CDATA[
.preheader27:32 %p_cast442 = zext i4 %empty_75

]]></Node>
<StgValue><ssdm name="p_cast442"/></StgValue>
</operation>

<operation id="2666" st_id="143" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2178" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader27:33 %empty_76 = add i8 %empty_74, i8 %p_cast442

]]></Node>
<StgValue><ssdm name="empty_76"/></StgValue>
</operation>

<operation id="2667" st_id="143" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2245" bw="21" op_0_bw="12">
<![CDATA[
.preheader27:100 %layer_6_out_V_load_7 = load i12 %layer_6_out_V_addr_8

]]></Node>
<StgValue><ssdm name="layer_6_out_V_load_7"/></StgValue>
</operation>

<operation id="2668" st_id="143" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2253" bw="21" op_0_bw="12">
<![CDATA[
.preheader27:108 %layer_6_out_V_load_8 = load i12 %layer_6_out_V_addr_9

]]></Node>
<StgValue><ssdm name="layer_6_out_V_load_8"/></StgValue>
</operation>

<operation id="2669" st_id="143" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2261" bw="21" op_0_bw="12">
<![CDATA[
.preheader27:116 %layer_6_out_V_load_9 = load i12 %layer_6_out_V_addr_10

]]></Node>
<StgValue><ssdm name="layer_6_out_V_load_9"/></StgValue>
</operation>

<operation id="2670" st_id="143" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2270" bw="21" op_0_bw="12">
<![CDATA[
.preheader27:125 %layer_6_out_V_load_10 = load i12 %layer_6_out_V_addr_11

]]></Node>
<StgValue><ssdm name="layer_6_out_V_load_10"/></StgValue>
</operation>
</state>

<state id="144" st_id="144">

<operation id="2671" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2152" bw="13" op_0_bw="6">
<![CDATA[
.preheader27:7 %zext_ln42_3 = zext i6 %select_ln39_4

]]></Node>
<StgValue><ssdm name="zext_ln42_3"/></StgValue>
</operation>

<operation id="2672" st_id="144" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2178" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader27:33 %empty_76 = add i8 %empty_74, i8 %p_cast442

]]></Node>
<StgValue><ssdm name="empty_76"/></StgValue>
</operation>

<operation id="2673" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2179" bw="13" op_0_bw="13" op_1_bw="8" op_2_bw="5">
<![CDATA[
.preheader27:34 %tmp_75_cast = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %empty_76, i5 0

]]></Node>
<StgValue><ssdm name="tmp_75_cast"/></StgValue>
</operation>

<operation id="2674" st_id="144" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2180" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader27:35 %empty_77 = add i13 %tmp_75_cast, i13 %zext_ln42_3

]]></Node>
<StgValue><ssdm name="empty_77"/></StgValue>
</operation>

<operation id="2675" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2181" bw="64" op_0_bw="13">
<![CDATA[
.preheader27:36 %p_cast457 = zext i13 %empty_77

]]></Node>
<StgValue><ssdm name="p_cast457"/></StgValue>
</operation>

<operation id="2676" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2182" bw="13" op_0_bw="21" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader27:37 %layer_5_out_V_addr_1 = getelementptr i21 %layer_5_out_V, i64 0, i64 %p_cast457

]]></Node>
<StgValue><ssdm name="layer_5_out_V_addr_1"/></StgValue>
</operation>

<operation id="2677" st_id="144" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2221" bw="21" op_0_bw="13">
<![CDATA[
.preheader27:76 %r_V_1 = load i13 %layer_5_out_V_addr_1

]]></Node>
<StgValue><ssdm name="r_V_1"/></StgValue>
</operation>

<operation id="2678" st_id="144" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2261" bw="21" op_0_bw="12">
<![CDATA[
.preheader27:116 %layer_6_out_V_load_9 = load i12 %layer_6_out_V_addr_10

]]></Node>
<StgValue><ssdm name="layer_6_out_V_load_9"/></StgValue>
</operation>

<operation id="2679" st_id="144" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2270" bw="21" op_0_bw="12">
<![CDATA[
.preheader27:125 %layer_6_out_V_load_10 = load i12 %layer_6_out_V_addr_11

]]></Node>
<StgValue><ssdm name="layer_6_out_V_load_10"/></StgValue>
</operation>

<operation id="2680" st_id="144" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2279" bw="21" op_0_bw="12">
<![CDATA[
.preheader27:134 %layer_6_out_V_load_11 = load i12 %layer_6_out_V_addr_12

]]></Node>
<StgValue><ssdm name="layer_6_out_V_load_11"/></StgValue>
</operation>

<operation id="2681" st_id="144" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2288" bw="21" op_0_bw="12">
<![CDATA[
.preheader27:143 %layer_6_out_V_load_12 = load i12 %layer_6_out_V_addr_13

]]></Node>
<StgValue><ssdm name="layer_6_out_V_load_12"/></StgValue>
</operation>
</state>

<state id="145" st_id="145">

<operation id="2682" st_id="145" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2221" bw="21" op_0_bw="13">
<![CDATA[
.preheader27:76 %r_V_1 = load i13 %layer_5_out_V_addr_1

]]></Node>
<StgValue><ssdm name="r_V_1"/></StgValue>
</operation>

<operation id="2683" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2223" bw="37" op_0_bw="21">
<![CDATA[
.preheader27:78 %sext_ln1115_4 = sext i21 %r_V_1

]]></Node>
<StgValue><ssdm name="sext_ln1115_4"/></StgValue>
</operation>

<operation id="2684" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2224" bw="35" op_0_bw="21">
<![CDATA[
.preheader27:79 %sext_ln1115_5 = sext i21 %r_V_1

]]></Node>
<StgValue><ssdm name="sext_ln1115_5"/></StgValue>
</operation>

<operation id="2685" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2226" bw="35" op_0_bw="14">
<![CDATA[
.preheader27:81 %sext_ln1118_65 = sext i14 %layer_6_weights_V_0_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_65"/></StgValue>
</operation>

<operation id="2686" st_id="145" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2227" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.preheader27:82 %mul_ln1118_142 = mul i35 %sext_ln1118_65, i35 %sext_ln1115_5

]]></Node>
<StgValue><ssdm name="mul_ln1118_142"/></StgValue>
</operation>

<operation id="2687" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2235" bw="37" op_0_bw="16">
<![CDATA[
.preheader27:90 %sext_ln1118_66 = sext i16 %layer_6_weights_V_1_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_66"/></StgValue>
</operation>

<operation id="2688" st_id="145" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2236" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.preheader27:91 %mul_ln703_13 = mul i37 %sext_ln1118_66, i37 %sext_ln1115_4

]]></Node>
<StgValue><ssdm name="mul_ln703_13"/></StgValue>
</operation>

<operation id="2689" st_id="145" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2279" bw="21" op_0_bw="12">
<![CDATA[
.preheader27:134 %layer_6_out_V_load_11 = load i12 %layer_6_out_V_addr_12

]]></Node>
<StgValue><ssdm name="layer_6_out_V_load_11"/></StgValue>
</operation>

<operation id="2690" st_id="145" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2288" bw="21" op_0_bw="12">
<![CDATA[
.preheader27:143 %layer_6_out_V_load_12 = load i12 %layer_6_out_V_addr_13

]]></Node>
<StgValue><ssdm name="layer_6_out_V_load_12"/></StgValue>
</operation>

<operation id="2691" st_id="145" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2296" bw="21" op_0_bw="12">
<![CDATA[
.preheader27:151 %layer_6_out_V_load_13 = load i12 %layer_6_out_V_addr_14

]]></Node>
<StgValue><ssdm name="layer_6_out_V_load_13"/></StgValue>
</operation>

<operation id="2692" st_id="145" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2305" bw="21" op_0_bw="12">
<![CDATA[
.preheader27:160 %layer_6_out_V_load_14 = load i12 %layer_6_out_V_addr_15

]]></Node>
<StgValue><ssdm name="layer_6_out_V_load_14"/></StgValue>
</operation>
</state>

<state id="146" st_id="146">

<operation id="2693" st_id="146" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2227" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.preheader27:82 %mul_ln1118_142 = mul i35 %sext_ln1118_65, i35 %sext_ln1115_5

]]></Node>
<StgValue><ssdm name="mul_ln1118_142"/></StgValue>
</operation>

<operation id="2694" st_id="146" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2236" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.preheader27:91 %mul_ln703_13 = mul i37 %sext_ln1118_66, i37 %sext_ln1115_4

]]></Node>
<StgValue><ssdm name="mul_ln703_13"/></StgValue>
</operation>

<operation id="2695" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2243" bw="37" op_0_bw="16">
<![CDATA[
.preheader27:98 %sext_ln1118_67 = sext i16 %layer_6_weights_V_2_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_67"/></StgValue>
</operation>

<operation id="2696" st_id="146" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2244" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.preheader27:99 %mul_ln703_14 = mul i37 %sext_ln1118_67, i37 %sext_ln1115_4

]]></Node>
<StgValue><ssdm name="mul_ln703_14"/></StgValue>
</operation>

<operation id="2697" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2251" bw="37" op_0_bw="16">
<![CDATA[
.preheader27:106 %sext_ln1118_68 = sext i16 %layer_6_weights_V_3_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_68"/></StgValue>
</operation>

<operation id="2698" st_id="146" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2252" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.preheader27:107 %mul_ln703_15 = mul i37 %sext_ln1118_68, i37 %sext_ln1115_4

]]></Node>
<StgValue><ssdm name="mul_ln703_15"/></StgValue>
</operation>

<operation id="2699" st_id="146" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2296" bw="21" op_0_bw="12">
<![CDATA[
.preheader27:151 %layer_6_out_V_load_13 = load i12 %layer_6_out_V_addr_14

]]></Node>
<StgValue><ssdm name="layer_6_out_V_load_13"/></StgValue>
</operation>

<operation id="2700" st_id="146" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2305" bw="21" op_0_bw="12">
<![CDATA[
.preheader27:160 %layer_6_out_V_load_14 = load i12 %layer_6_out_V_addr_15

]]></Node>
<StgValue><ssdm name="layer_6_out_V_load_14"/></StgValue>
</operation>

<operation id="2701" st_id="146" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2313" bw="21" op_0_bw="12">
<![CDATA[
.preheader27:168 %layer_6_out_V_load_15 = load i12 %layer_6_out_V_addr_16

]]></Node>
<StgValue><ssdm name="layer_6_out_V_load_15"/></StgValue>
</operation>

<operation id="2702" st_id="146" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2322" bw="21" op_0_bw="12">
<![CDATA[
.preheader27:177 %layer_6_out_V_load_16 = load i12 %layer_6_out_V_addr_17

]]></Node>
<StgValue><ssdm name="layer_6_out_V_load_16"/></StgValue>
</operation>
</state>

<state id="147" st_id="147">

<operation id="2703" st_id="147" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2227" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.preheader27:82 %mul_ln1118_142 = mul i35 %sext_ln1118_65, i35 %sext_ln1115_5

]]></Node>
<StgValue><ssdm name="mul_ln1118_142"/></StgValue>
</operation>

<operation id="2704" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2229" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.preheader27:84 %shl_ln728_173 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %layer_6_out_V_load_5, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_173"/></StgValue>
</operation>

<operation id="2705" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2230" bw="37" op_0_bw="35">
<![CDATA[
.preheader27:85 %sext_ln703_142 = sext i35 %mul_ln1118_142

]]></Node>
<StgValue><ssdm name="sext_ln703_142"/></StgValue>
</operation>

<operation id="2706" st_id="147" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2231" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.preheader27:86 %add_ln1192_176 = add i37 %shl_ln728_173, i37 %sext_ln703_142

]]></Node>
<StgValue><ssdm name="add_ln1192_176"/></StgValue>
</operation>

<operation id="2707" st_id="147" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2236" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.preheader27:91 %mul_ln703_13 = mul i37 %sext_ln1118_66, i37 %sext_ln1115_4

]]></Node>
<StgValue><ssdm name="mul_ln703_13"/></StgValue>
</operation>

<operation id="2708" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2238" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.preheader27:93 %shl_ln728_174 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %layer_6_out_V_load_6, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_174"/></StgValue>
</operation>

<operation id="2709" st_id="147" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2239" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.preheader27:94 %add_ln1192_177 = add i37 %shl_ln728_174, i37 %mul_ln703_13

]]></Node>
<StgValue><ssdm name="add_ln1192_177"/></StgValue>
</operation>

<operation id="2710" st_id="147" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2244" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.preheader27:99 %mul_ln703_14 = mul i37 %sext_ln1118_67, i37 %sext_ln1115_4

]]></Node>
<StgValue><ssdm name="mul_ln703_14"/></StgValue>
</operation>

<operation id="2711" st_id="147" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2252" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.preheader27:107 %mul_ln703_15 = mul i37 %sext_ln1118_68, i37 %sext_ln1115_4

]]></Node>
<StgValue><ssdm name="mul_ln703_15"/></StgValue>
</operation>

<operation id="2712" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2259" bw="35" op_0_bw="14">
<![CDATA[
.preheader27:114 %sext_ln1118_69 = sext i14 %layer_6_weights_V_4_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_69"/></StgValue>
</operation>

<operation id="2713" st_id="147" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2260" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.preheader27:115 %mul_ln1118_143 = mul i35 %sext_ln1118_69, i35 %sext_ln1115_5

]]></Node>
<StgValue><ssdm name="mul_ln1118_143"/></StgValue>
</operation>

<operation id="2714" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2268" bw="35" op_0_bw="14">
<![CDATA[
.preheader27:123 %sext_ln1118_166 = sext i14 %layer_6_weights_V_5_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_166"/></StgValue>
</operation>

<operation id="2715" st_id="147" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2269" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.preheader27:124 %mul_ln1118_144 = mul i35 %sext_ln1118_166, i35 %sext_ln1115_5

]]></Node>
<StgValue><ssdm name="mul_ln1118_144"/></StgValue>
</operation>

<operation id="2716" st_id="147" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2313" bw="21" op_0_bw="12">
<![CDATA[
.preheader27:168 %layer_6_out_V_load_15 = load i12 %layer_6_out_V_addr_16

]]></Node>
<StgValue><ssdm name="layer_6_out_V_load_15"/></StgValue>
</operation>

<operation id="2717" st_id="147" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2322" bw="21" op_0_bw="12">
<![CDATA[
.preheader27:177 %layer_6_out_V_load_16 = load i12 %layer_6_out_V_addr_17

]]></Node>
<StgValue><ssdm name="layer_6_out_V_load_16"/></StgValue>
</operation>

<operation id="2718" st_id="147" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2331" bw="21" op_0_bw="12">
<![CDATA[
.preheader27:186 %layer_6_out_V_load_17 = load i12 %layer_6_out_V_addr_18

]]></Node>
<StgValue><ssdm name="layer_6_out_V_load_17"/></StgValue>
</operation>

<operation id="2719" st_id="147" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2339" bw="21" op_0_bw="12">
<![CDATA[
.preheader27:194 %layer_6_out_V_load_18 = load i12 %layer_6_out_V_addr_19

]]></Node>
<StgValue><ssdm name="layer_6_out_V_load_18"/></StgValue>
</operation>
</state>

<state id="148" st_id="148">

<operation id="2720" st_id="148" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2231" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.preheader27:86 %add_ln1192_176 = add i37 %shl_ln728_173, i37 %sext_ln703_142

]]></Node>
<StgValue><ssdm name="add_ln1192_176"/></StgValue>
</operation>

<operation id="2721" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2232" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader27:87 %trunc_ln708_64 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_176, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="trunc_ln708_64"/></StgValue>
</operation>

<operation id="2722" st_id="148" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2239" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.preheader27:94 %add_ln1192_177 = add i37 %shl_ln728_174, i37 %mul_ln703_13

]]></Node>
<StgValue><ssdm name="add_ln1192_177"/></StgValue>
</operation>

<operation id="2723" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2240" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader27:95 %trunc_ln708_65 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_177, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="trunc_ln708_65"/></StgValue>
</operation>

<operation id="2724" st_id="148" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2244" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.preheader27:99 %mul_ln703_14 = mul i37 %sext_ln1118_67, i37 %sext_ln1115_4

]]></Node>
<StgValue><ssdm name="mul_ln703_14"/></StgValue>
</operation>

<operation id="2725" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2246" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.preheader27:101 %shl_ln728_175 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %layer_6_out_V_load_7, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_175"/></StgValue>
</operation>

<operation id="2726" st_id="148" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2247" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.preheader27:102 %add_ln1192_178 = add i37 %shl_ln728_175, i37 %mul_ln703_14

]]></Node>
<StgValue><ssdm name="add_ln1192_178"/></StgValue>
</operation>

<operation id="2727" st_id="148" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2252" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.preheader27:107 %mul_ln703_15 = mul i37 %sext_ln1118_68, i37 %sext_ln1115_4

]]></Node>
<StgValue><ssdm name="mul_ln703_15"/></StgValue>
</operation>

<operation id="2728" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2254" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.preheader27:109 %shl_ln728_176 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %layer_6_out_V_load_8, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_176"/></StgValue>
</operation>

<operation id="2729" st_id="148" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2255" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.preheader27:110 %add_ln1192_179 = add i37 %shl_ln728_176, i37 %mul_ln703_15

]]></Node>
<StgValue><ssdm name="add_ln1192_179"/></StgValue>
</operation>

<operation id="2730" st_id="148" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2260" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.preheader27:115 %mul_ln1118_143 = mul i35 %sext_ln1118_69, i35 %sext_ln1115_5

]]></Node>
<StgValue><ssdm name="mul_ln1118_143"/></StgValue>
</operation>

<operation id="2731" st_id="148" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2269" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.preheader27:124 %mul_ln1118_144 = mul i35 %sext_ln1118_166, i35 %sext_ln1115_5

]]></Node>
<StgValue><ssdm name="mul_ln1118_144"/></StgValue>
</operation>

<operation id="2732" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2277" bw="35" op_0_bw="14">
<![CDATA[
.preheader27:132 %sext_ln1118_167 = sext i14 %layer_6_weights_V_6_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_167"/></StgValue>
</operation>

<operation id="2733" st_id="148" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2278" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.preheader27:133 %mul_ln1118_145 = mul i35 %sext_ln1118_167, i35 %sext_ln1115_5

]]></Node>
<StgValue><ssdm name="mul_ln1118_145"/></StgValue>
</operation>

<operation id="2734" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2286" bw="37" op_0_bw="16">
<![CDATA[
.preheader27:141 %sext_ln1118_168 = sext i16 %layer_6_weights_V_7_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_168"/></StgValue>
</operation>

<operation id="2735" st_id="148" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2287" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.preheader27:142 %mul_ln703_16 = mul i37 %sext_ln1118_168, i37 %sext_ln1115_4

]]></Node>
<StgValue><ssdm name="mul_ln703_16"/></StgValue>
</operation>

<operation id="2736" st_id="148" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2331" bw="21" op_0_bw="12">
<![CDATA[
.preheader27:186 %layer_6_out_V_load_17 = load i12 %layer_6_out_V_addr_18

]]></Node>
<StgValue><ssdm name="layer_6_out_V_load_17"/></StgValue>
</operation>

<operation id="2737" st_id="148" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2339" bw="21" op_0_bw="12">
<![CDATA[
.preheader27:194 %layer_6_out_V_load_18 = load i12 %layer_6_out_V_addr_19

]]></Node>
<StgValue><ssdm name="layer_6_out_V_load_18"/></StgValue>
</operation>

<operation id="2738" st_id="148" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2348" bw="21" op_0_bw="12">
<![CDATA[
.preheader27:203 %layer_6_out_V_load_19 = load i12 %layer_6_out_V_addr_20

]]></Node>
<StgValue><ssdm name="layer_6_out_V_load_19"/></StgValue>
</operation>

<operation id="2739" st_id="148" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2357" bw="21" op_0_bw="12">
<![CDATA[
.preheader27:212 %layer_6_out_V_load_20 = load i12 %layer_6_out_V_addr_21

]]></Node>
<StgValue><ssdm name="layer_6_out_V_load_20"/></StgValue>
</operation>
</state>

<state id="149" st_id="149">

<operation id="2740" st_id="149" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2247" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.preheader27:102 %add_ln1192_178 = add i37 %shl_ln728_175, i37 %mul_ln703_14

]]></Node>
<StgValue><ssdm name="add_ln1192_178"/></StgValue>
</operation>

<operation id="2741" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2248" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader27:103 %trunc_ln708_66 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_178, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="trunc_ln708_66"/></StgValue>
</operation>

<operation id="2742" st_id="149" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2255" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.preheader27:110 %add_ln1192_179 = add i37 %shl_ln728_176, i37 %mul_ln703_15

]]></Node>
<StgValue><ssdm name="add_ln1192_179"/></StgValue>
</operation>

<operation id="2743" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2256" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader27:111 %trunc_ln708_67 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_179, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="trunc_ln708_67"/></StgValue>
</operation>

<operation id="2744" st_id="149" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2260" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.preheader27:115 %mul_ln1118_143 = mul i35 %sext_ln1118_69, i35 %sext_ln1115_5

]]></Node>
<StgValue><ssdm name="mul_ln1118_143"/></StgValue>
</operation>

<operation id="2745" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2262" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.preheader27:117 %shl_ln728_177 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %layer_6_out_V_load_9, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_177"/></StgValue>
</operation>

<operation id="2746" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2263" bw="37" op_0_bw="35">
<![CDATA[
.preheader27:118 %sext_ln703_143 = sext i35 %mul_ln1118_143

]]></Node>
<StgValue><ssdm name="sext_ln703_143"/></StgValue>
</operation>

<operation id="2747" st_id="149" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2264" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.preheader27:119 %add_ln1192_180 = add i37 %shl_ln728_177, i37 %sext_ln703_143

]]></Node>
<StgValue><ssdm name="add_ln1192_180"/></StgValue>
</operation>

<operation id="2748" st_id="149" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2269" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.preheader27:124 %mul_ln1118_144 = mul i35 %sext_ln1118_166, i35 %sext_ln1115_5

]]></Node>
<StgValue><ssdm name="mul_ln1118_144"/></StgValue>
</operation>

<operation id="2749" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2271" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.preheader27:126 %shl_ln728_178 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %layer_6_out_V_load_10, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_178"/></StgValue>
</operation>

<operation id="2750" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2272" bw="37" op_0_bw="35">
<![CDATA[
.preheader27:127 %sext_ln703_144 = sext i35 %mul_ln1118_144

]]></Node>
<StgValue><ssdm name="sext_ln703_144"/></StgValue>
</operation>

<operation id="2751" st_id="149" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2273" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.preheader27:128 %add_ln1192_181 = add i37 %shl_ln728_178, i37 %sext_ln703_144

]]></Node>
<StgValue><ssdm name="add_ln1192_181"/></StgValue>
</operation>

<operation id="2752" st_id="149" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2278" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.preheader27:133 %mul_ln1118_145 = mul i35 %sext_ln1118_167, i35 %sext_ln1115_5

]]></Node>
<StgValue><ssdm name="mul_ln1118_145"/></StgValue>
</operation>

<operation id="2753" st_id="149" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2287" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.preheader27:142 %mul_ln703_16 = mul i37 %sext_ln1118_168, i37 %sext_ln1115_4

]]></Node>
<StgValue><ssdm name="mul_ln703_16"/></StgValue>
</operation>

<operation id="2754" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2294" bw="35" op_0_bw="14">
<![CDATA[
.preheader27:149 %sext_ln1118_169 = sext i14 %layer_6_weights_V_8_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_169"/></StgValue>
</operation>

<operation id="2755" st_id="149" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2295" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.preheader27:150 %mul_ln1118_146 = mul i35 %sext_ln1118_169, i35 %sext_ln1115_5

]]></Node>
<StgValue><ssdm name="mul_ln1118_146"/></StgValue>
</operation>

<operation id="2756" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2303" bw="37" op_0_bw="16">
<![CDATA[
.preheader27:158 %sext_ln1118_170 = sext i16 %layer_6_weights_V_9_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_170"/></StgValue>
</operation>

<operation id="2757" st_id="149" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2304" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.preheader27:159 %mul_ln703_17 = mul i37 %sext_ln1118_170, i37 %sext_ln1115_4

]]></Node>
<StgValue><ssdm name="mul_ln703_17"/></StgValue>
</operation>

<operation id="2758" st_id="149" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2348" bw="21" op_0_bw="12">
<![CDATA[
.preheader27:203 %layer_6_out_V_load_19 = load i12 %layer_6_out_V_addr_20

]]></Node>
<StgValue><ssdm name="layer_6_out_V_load_19"/></StgValue>
</operation>

<operation id="2759" st_id="149" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2357" bw="21" op_0_bw="12">
<![CDATA[
.preheader27:212 %layer_6_out_V_load_20 = load i12 %layer_6_out_V_addr_21

]]></Node>
<StgValue><ssdm name="layer_6_out_V_load_20"/></StgValue>
</operation>

<operation id="2760" st_id="149" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2365" bw="21" op_0_bw="12">
<![CDATA[
.preheader27:220 %layer_6_out_V_load_21 = load i12 %layer_6_out_V_addr_22

]]></Node>
<StgValue><ssdm name="layer_6_out_V_load_21"/></StgValue>
</operation>

<operation id="2761" st_id="149" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2374" bw="21" op_0_bw="12">
<![CDATA[
.preheader27:229 %layer_6_out_V_load_22 = load i12 %layer_6_out_V_addr_23

]]></Node>
<StgValue><ssdm name="layer_6_out_V_load_22"/></StgValue>
</operation>
</state>

<state id="150" st_id="150">

<operation id="2762" st_id="150" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2264" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.preheader27:119 %add_ln1192_180 = add i37 %shl_ln728_177, i37 %sext_ln703_143

]]></Node>
<StgValue><ssdm name="add_ln1192_180"/></StgValue>
</operation>

<operation id="2763" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2265" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader27:120 %trunc_ln708_68 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_180, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="trunc_ln708_68"/></StgValue>
</operation>

<operation id="2764" st_id="150" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2273" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.preheader27:128 %add_ln1192_181 = add i37 %shl_ln728_178, i37 %sext_ln703_144

]]></Node>
<StgValue><ssdm name="add_ln1192_181"/></StgValue>
</operation>

<operation id="2765" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2274" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader27:129 %trunc_ln708_69 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_181, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="trunc_ln708_69"/></StgValue>
</operation>

<operation id="2766" st_id="150" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2278" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.preheader27:133 %mul_ln1118_145 = mul i35 %sext_ln1118_167, i35 %sext_ln1115_5

]]></Node>
<StgValue><ssdm name="mul_ln1118_145"/></StgValue>
</operation>

<operation id="2767" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2280" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.preheader27:135 %shl_ln728_179 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %layer_6_out_V_load_11, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_179"/></StgValue>
</operation>

<operation id="2768" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2281" bw="37" op_0_bw="35">
<![CDATA[
.preheader27:136 %sext_ln703_145 = sext i35 %mul_ln1118_145

]]></Node>
<StgValue><ssdm name="sext_ln703_145"/></StgValue>
</operation>

<operation id="2769" st_id="150" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2282" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.preheader27:137 %add_ln1192_182 = add i37 %shl_ln728_179, i37 %sext_ln703_145

]]></Node>
<StgValue><ssdm name="add_ln1192_182"/></StgValue>
</operation>

<operation id="2770" st_id="150" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2287" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.preheader27:142 %mul_ln703_16 = mul i37 %sext_ln1118_168, i37 %sext_ln1115_4

]]></Node>
<StgValue><ssdm name="mul_ln703_16"/></StgValue>
</operation>

<operation id="2771" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2289" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.preheader27:144 %shl_ln728_180 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %layer_6_out_V_load_12, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_180"/></StgValue>
</operation>

<operation id="2772" st_id="150" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2290" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.preheader27:145 %add_ln1192_183 = add i37 %shl_ln728_180, i37 %mul_ln703_16

]]></Node>
<StgValue><ssdm name="add_ln1192_183"/></StgValue>
</operation>

<operation id="2773" st_id="150" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2295" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.preheader27:150 %mul_ln1118_146 = mul i35 %sext_ln1118_169, i35 %sext_ln1115_5

]]></Node>
<StgValue><ssdm name="mul_ln1118_146"/></StgValue>
</operation>

<operation id="2774" st_id="150" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2304" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.preheader27:159 %mul_ln703_17 = mul i37 %sext_ln1118_170, i37 %sext_ln1115_4

]]></Node>
<StgValue><ssdm name="mul_ln703_17"/></StgValue>
</operation>

<operation id="2775" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2311" bw="35" op_0_bw="14">
<![CDATA[
.preheader27:166 %sext_ln1118_171 = sext i14 %layer_6_weights_V_10_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_171"/></StgValue>
</operation>

<operation id="2776" st_id="150" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2312" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.preheader27:167 %mul_ln1118_147 = mul i35 %sext_ln1118_171, i35 %sext_ln1115_5

]]></Node>
<StgValue><ssdm name="mul_ln1118_147"/></StgValue>
</operation>

<operation id="2777" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2320" bw="35" op_0_bw="14">
<![CDATA[
.preheader27:175 %sext_ln1118_172 = sext i14 %layer_6_weights_V_11_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_172"/></StgValue>
</operation>

<operation id="2778" st_id="150" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2321" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.preheader27:176 %mul_ln1118_148 = mul i35 %sext_ln1118_172, i35 %sext_ln1115_5

]]></Node>
<StgValue><ssdm name="mul_ln1118_148"/></StgValue>
</operation>

<operation id="2779" st_id="150" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2365" bw="21" op_0_bw="12">
<![CDATA[
.preheader27:220 %layer_6_out_V_load_21 = load i12 %layer_6_out_V_addr_22

]]></Node>
<StgValue><ssdm name="layer_6_out_V_load_21"/></StgValue>
</operation>

<operation id="2780" st_id="150" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2374" bw="21" op_0_bw="12">
<![CDATA[
.preheader27:229 %layer_6_out_V_load_22 = load i12 %layer_6_out_V_addr_23

]]></Node>
<StgValue><ssdm name="layer_6_out_V_load_22"/></StgValue>
</operation>

<operation id="2781" st_id="150" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2383" bw="21" op_0_bw="12">
<![CDATA[
.preheader27:238 %layer_6_out_V_load_23 = load i12 %layer_6_out_V_addr_24

]]></Node>
<StgValue><ssdm name="layer_6_out_V_load_23"/></StgValue>
</operation>

<operation id="2782" st_id="150" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2392" bw="21" op_0_bw="12">
<![CDATA[
.preheader27:247 %layer_6_out_V_load_24 = load i12 %layer_6_out_V_addr_25

]]></Node>
<StgValue><ssdm name="layer_6_out_V_load_24"/></StgValue>
</operation>
</state>

<state id="151" st_id="151">

<operation id="2783" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2222" bw="36" op_0_bw="21">
<![CDATA[
.preheader27:77 %sext_ln1115_3 = sext i21 %r_V_1

]]></Node>
<StgValue><ssdm name="sext_ln1115_3"/></StgValue>
</operation>

<operation id="2784" st_id="151" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2282" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.preheader27:137 %add_ln1192_182 = add i37 %shl_ln728_179, i37 %sext_ln703_145

]]></Node>
<StgValue><ssdm name="add_ln1192_182"/></StgValue>
</operation>

<operation id="2785" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2283" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader27:138 %trunc_ln708_70 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_182, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="trunc_ln708_70"/></StgValue>
</operation>

<operation id="2786" st_id="151" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2290" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.preheader27:145 %add_ln1192_183 = add i37 %shl_ln728_180, i37 %mul_ln703_16

]]></Node>
<StgValue><ssdm name="add_ln1192_183"/></StgValue>
</operation>

<operation id="2787" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2291" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader27:146 %trunc_ln708_71 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_183, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="trunc_ln708_71"/></StgValue>
</operation>

<operation id="2788" st_id="151" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2295" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.preheader27:150 %mul_ln1118_146 = mul i35 %sext_ln1118_169, i35 %sext_ln1115_5

]]></Node>
<StgValue><ssdm name="mul_ln1118_146"/></StgValue>
</operation>

<operation id="2789" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2297" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.preheader27:152 %shl_ln728_181 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %layer_6_out_V_load_13, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_181"/></StgValue>
</operation>

<operation id="2790" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2298" bw="37" op_0_bw="35">
<![CDATA[
.preheader27:153 %sext_ln703_146 = sext i35 %mul_ln1118_146

]]></Node>
<StgValue><ssdm name="sext_ln703_146"/></StgValue>
</operation>

<operation id="2791" st_id="151" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2299" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.preheader27:154 %add_ln1192_184 = add i37 %shl_ln728_181, i37 %sext_ln703_146

]]></Node>
<StgValue><ssdm name="add_ln1192_184"/></StgValue>
</operation>

<operation id="2792" st_id="151" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2304" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.preheader27:159 %mul_ln703_17 = mul i37 %sext_ln1118_170, i37 %sext_ln1115_4

]]></Node>
<StgValue><ssdm name="mul_ln703_17"/></StgValue>
</operation>

<operation id="2793" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2306" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.preheader27:161 %shl_ln728_182 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %layer_6_out_V_load_14, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_182"/></StgValue>
</operation>

<operation id="2794" st_id="151" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2307" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.preheader27:162 %add_ln1192_185 = add i37 %shl_ln728_182, i37 %mul_ln703_17

]]></Node>
<StgValue><ssdm name="add_ln1192_185"/></StgValue>
</operation>

<operation id="2795" st_id="151" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2312" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.preheader27:167 %mul_ln1118_147 = mul i35 %sext_ln1118_171, i35 %sext_ln1115_5

]]></Node>
<StgValue><ssdm name="mul_ln1118_147"/></StgValue>
</operation>

<operation id="2796" st_id="151" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2321" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.preheader27:176 %mul_ln1118_148 = mul i35 %sext_ln1118_172, i35 %sext_ln1115_5

]]></Node>
<StgValue><ssdm name="mul_ln1118_148"/></StgValue>
</operation>

<operation id="2797" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2329" bw="37" op_0_bw="16">
<![CDATA[
.preheader27:184 %sext_ln1118_173 = sext i16 %layer_6_weights_V_12_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_173"/></StgValue>
</operation>

<operation id="2798" st_id="151" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2330" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.preheader27:185 %mul_ln703_18 = mul i37 %sext_ln1118_173, i37 %sext_ln1115_4

]]></Node>
<StgValue><ssdm name="mul_ln703_18"/></StgValue>
</operation>

<operation id="2799" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2337" bw="36" op_0_bw="15">
<![CDATA[
.preheader27:192 %sext_ln1118_174 = sext i15 %layer_6_weights_V_13_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_174"/></StgValue>
</operation>

<operation id="2800" st_id="151" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2338" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.preheader27:193 %mul_ln1118_149 = mul i36 %sext_ln1118_174, i36 %sext_ln1115_3

]]></Node>
<StgValue><ssdm name="mul_ln1118_149"/></StgValue>
</operation>

<operation id="2801" st_id="151" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2383" bw="21" op_0_bw="12">
<![CDATA[
.preheader27:238 %layer_6_out_V_load_23 = load i12 %layer_6_out_V_addr_24

]]></Node>
<StgValue><ssdm name="layer_6_out_V_load_23"/></StgValue>
</operation>

<operation id="2802" st_id="151" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2392" bw="21" op_0_bw="12">
<![CDATA[
.preheader27:247 %layer_6_out_V_load_24 = load i12 %layer_6_out_V_addr_25

]]></Node>
<StgValue><ssdm name="layer_6_out_V_load_24"/></StgValue>
</operation>

<operation id="2803" st_id="151" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2400" bw="21" op_0_bw="12">
<![CDATA[
.preheader27:255 %layer_6_out_V_load_25 = load i12 %layer_6_out_V_addr_26

]]></Node>
<StgValue><ssdm name="layer_6_out_V_load_25"/></StgValue>
</operation>

<operation id="2804" st_id="151" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2408" bw="21" op_0_bw="12">
<![CDATA[
.preheader27:263 %layer_6_out_V_load_26 = load i12 %layer_6_out_V_addr_27

]]></Node>
<StgValue><ssdm name="layer_6_out_V_load_26"/></StgValue>
</operation>
</state>

<state id="152" st_id="152">

<operation id="2805" st_id="152" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2299" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.preheader27:154 %add_ln1192_184 = add i37 %shl_ln728_181, i37 %sext_ln703_146

]]></Node>
<StgValue><ssdm name="add_ln1192_184"/></StgValue>
</operation>

<operation id="2806" st_id="152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2300" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader27:155 %trunc_ln708_72 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_184, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="trunc_ln708_72"/></StgValue>
</operation>

<operation id="2807" st_id="152" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2307" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.preheader27:162 %add_ln1192_185 = add i37 %shl_ln728_182, i37 %mul_ln703_17

]]></Node>
<StgValue><ssdm name="add_ln1192_185"/></StgValue>
</operation>

<operation id="2808" st_id="152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2308" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader27:163 %trunc_ln708_73 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_185, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="trunc_ln708_73"/></StgValue>
</operation>

<operation id="2809" st_id="152" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2312" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.preheader27:167 %mul_ln1118_147 = mul i35 %sext_ln1118_171, i35 %sext_ln1115_5

]]></Node>
<StgValue><ssdm name="mul_ln1118_147"/></StgValue>
</operation>

<operation id="2810" st_id="152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2314" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.preheader27:169 %shl_ln728_183 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %layer_6_out_V_load_15, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_183"/></StgValue>
</operation>

<operation id="2811" st_id="152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2315" bw="37" op_0_bw="35">
<![CDATA[
.preheader27:170 %sext_ln703_147 = sext i35 %mul_ln1118_147

]]></Node>
<StgValue><ssdm name="sext_ln703_147"/></StgValue>
</operation>

<operation id="2812" st_id="152" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2316" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.preheader27:171 %add_ln1192_186 = add i37 %shl_ln728_183, i37 %sext_ln703_147

]]></Node>
<StgValue><ssdm name="add_ln1192_186"/></StgValue>
</operation>

<operation id="2813" st_id="152" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2321" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.preheader27:176 %mul_ln1118_148 = mul i35 %sext_ln1118_172, i35 %sext_ln1115_5

]]></Node>
<StgValue><ssdm name="mul_ln1118_148"/></StgValue>
</operation>

<operation id="2814" st_id="152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2323" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.preheader27:178 %shl_ln728_184 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %layer_6_out_V_load_16, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_184"/></StgValue>
</operation>

<operation id="2815" st_id="152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2324" bw="37" op_0_bw="35">
<![CDATA[
.preheader27:179 %sext_ln703_148 = sext i35 %mul_ln1118_148

]]></Node>
<StgValue><ssdm name="sext_ln703_148"/></StgValue>
</operation>

<operation id="2816" st_id="152" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2325" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.preheader27:180 %add_ln1192_187 = add i37 %shl_ln728_184, i37 %sext_ln703_148

]]></Node>
<StgValue><ssdm name="add_ln1192_187"/></StgValue>
</operation>

<operation id="2817" st_id="152" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2330" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.preheader27:185 %mul_ln703_18 = mul i37 %sext_ln1118_173, i37 %sext_ln1115_4

]]></Node>
<StgValue><ssdm name="mul_ln703_18"/></StgValue>
</operation>

<operation id="2818" st_id="152" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2338" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.preheader27:193 %mul_ln1118_149 = mul i36 %sext_ln1118_174, i36 %sext_ln1115_3

]]></Node>
<StgValue><ssdm name="mul_ln1118_149"/></StgValue>
</operation>

<operation id="2819" st_id="152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2346" bw="35" op_0_bw="14">
<![CDATA[
.preheader27:201 %sext_ln1118_175 = sext i14 %layer_6_weights_V_14_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_175"/></StgValue>
</operation>

<operation id="2820" st_id="152" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2347" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.preheader27:202 %mul_ln1118_150 = mul i35 %sext_ln1118_175, i35 %sext_ln1115_5

]]></Node>
<StgValue><ssdm name="mul_ln1118_150"/></StgValue>
</operation>

<operation id="2821" st_id="152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2355" bw="37" op_0_bw="16">
<![CDATA[
.preheader27:210 %sext_ln1118_176 = sext i16 %layer_6_weights_V_15_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_176"/></StgValue>
</operation>

<operation id="2822" st_id="152" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2356" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.preheader27:211 %mul_ln703_19 = mul i37 %sext_ln1118_176, i37 %sext_ln1115_4

]]></Node>
<StgValue><ssdm name="mul_ln703_19"/></StgValue>
</operation>

<operation id="2823" st_id="152" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2400" bw="21" op_0_bw="12">
<![CDATA[
.preheader27:255 %layer_6_out_V_load_25 = load i12 %layer_6_out_V_addr_26

]]></Node>
<StgValue><ssdm name="layer_6_out_V_load_25"/></StgValue>
</operation>

<operation id="2824" st_id="152" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2408" bw="21" op_0_bw="12">
<![CDATA[
.preheader27:263 %layer_6_out_V_load_26 = load i12 %layer_6_out_V_addr_27

]]></Node>
<StgValue><ssdm name="layer_6_out_V_load_26"/></StgValue>
</operation>

<operation id="2825" st_id="152" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2417" bw="21" op_0_bw="12">
<![CDATA[
.preheader27:272 %layer_6_out_V_load_27 = load i12 %layer_6_out_V_addr_28

]]></Node>
<StgValue><ssdm name="layer_6_out_V_load_27"/></StgValue>
</operation>

<operation id="2826" st_id="152" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2425" bw="21" op_0_bw="12">
<![CDATA[
.preheader27:280 %layer_6_out_V_load_28 = load i12 %layer_6_out_V_addr_29

]]></Node>
<StgValue><ssdm name="layer_6_out_V_load_28"/></StgValue>
</operation>
</state>

<state id="153" st_id="153">

<operation id="2827" st_id="153" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2316" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.preheader27:171 %add_ln1192_186 = add i37 %shl_ln728_183, i37 %sext_ln703_147

]]></Node>
<StgValue><ssdm name="add_ln1192_186"/></StgValue>
</operation>

<operation id="2828" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2317" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader27:172 %trunc_ln708_74 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_186, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="trunc_ln708_74"/></StgValue>
</operation>

<operation id="2829" st_id="153" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2325" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.preheader27:180 %add_ln1192_187 = add i37 %shl_ln728_184, i37 %sext_ln703_148

]]></Node>
<StgValue><ssdm name="add_ln1192_187"/></StgValue>
</operation>

<operation id="2830" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2326" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader27:181 %trunc_ln708_75 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_187, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="trunc_ln708_75"/></StgValue>
</operation>

<operation id="2831" st_id="153" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2330" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.preheader27:185 %mul_ln703_18 = mul i37 %sext_ln1118_173, i37 %sext_ln1115_4

]]></Node>
<StgValue><ssdm name="mul_ln703_18"/></StgValue>
</operation>

<operation id="2832" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2332" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.preheader27:187 %shl_ln728_185 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %layer_6_out_V_load_17, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_185"/></StgValue>
</operation>

<operation id="2833" st_id="153" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2333" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.preheader27:188 %add_ln1192_188 = add i37 %shl_ln728_185, i37 %mul_ln703_18

]]></Node>
<StgValue><ssdm name="add_ln1192_188"/></StgValue>
</operation>

<operation id="2834" st_id="153" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2338" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.preheader27:193 %mul_ln1118_149 = mul i36 %sext_ln1118_174, i36 %sext_ln1115_3

]]></Node>
<StgValue><ssdm name="mul_ln1118_149"/></StgValue>
</operation>

<operation id="2835" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2340" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.preheader27:195 %shl_ln728_186 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %layer_6_out_V_load_18, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_186"/></StgValue>
</operation>

<operation id="2836" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2341" bw="37" op_0_bw="36">
<![CDATA[
.preheader27:196 %sext_ln703_149 = sext i36 %mul_ln1118_149

]]></Node>
<StgValue><ssdm name="sext_ln703_149"/></StgValue>
</operation>

<operation id="2837" st_id="153" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2342" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.preheader27:197 %add_ln1192_189 = add i37 %shl_ln728_186, i37 %sext_ln703_149

]]></Node>
<StgValue><ssdm name="add_ln1192_189"/></StgValue>
</operation>

<operation id="2838" st_id="153" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2347" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.preheader27:202 %mul_ln1118_150 = mul i35 %sext_ln1118_175, i35 %sext_ln1115_5

]]></Node>
<StgValue><ssdm name="mul_ln1118_150"/></StgValue>
</operation>

<operation id="2839" st_id="153" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2356" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.preheader27:211 %mul_ln703_19 = mul i37 %sext_ln1118_176, i37 %sext_ln1115_4

]]></Node>
<StgValue><ssdm name="mul_ln703_19"/></StgValue>
</operation>

<operation id="2840" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2363" bw="35" op_0_bw="14">
<![CDATA[
.preheader27:218 %sext_ln1118_177 = sext i14 %layer_6_weights_V_16_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_177"/></StgValue>
</operation>

<operation id="2841" st_id="153" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2364" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.preheader27:219 %mul_ln1118_151 = mul i35 %sext_ln1118_177, i35 %sext_ln1115_5

]]></Node>
<StgValue><ssdm name="mul_ln1118_151"/></StgValue>
</operation>

<operation id="2842" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2372" bw="36" op_0_bw="15">
<![CDATA[
.preheader27:227 %sext_ln1118_178 = sext i15 %layer_6_weights_V_17_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_178"/></StgValue>
</operation>

<operation id="2843" st_id="153" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2373" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.preheader27:228 %mul_ln1118_152 = mul i36 %sext_ln1118_178, i36 %sext_ln1115_3

]]></Node>
<StgValue><ssdm name="mul_ln1118_152"/></StgValue>
</operation>

<operation id="2844" st_id="153" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2417" bw="21" op_0_bw="12">
<![CDATA[
.preheader27:272 %layer_6_out_V_load_27 = load i12 %layer_6_out_V_addr_28

]]></Node>
<StgValue><ssdm name="layer_6_out_V_load_27"/></StgValue>
</operation>

<operation id="2845" st_id="153" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2425" bw="21" op_0_bw="12">
<![CDATA[
.preheader27:280 %layer_6_out_V_load_28 = load i12 %layer_6_out_V_addr_29

]]></Node>
<StgValue><ssdm name="layer_6_out_V_load_28"/></StgValue>
</operation>

<operation id="2846" st_id="153" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2433" bw="21" op_0_bw="12">
<![CDATA[
.preheader27:288 %layer_6_out_V_load_29 = load i12 %layer_6_out_V_addr_30

]]></Node>
<StgValue><ssdm name="layer_6_out_V_load_29"/></StgValue>
</operation>

<operation id="2847" st_id="153" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2442" bw="21" op_0_bw="12">
<![CDATA[
.preheader27:297 %layer_6_out_V_load_30 = load i12 %layer_6_out_V_addr_31

]]></Node>
<StgValue><ssdm name="layer_6_out_V_load_30"/></StgValue>
</operation>
</state>

<state id="154" st_id="154">

<operation id="2848" st_id="154" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2333" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.preheader27:188 %add_ln1192_188 = add i37 %shl_ln728_185, i37 %mul_ln703_18

]]></Node>
<StgValue><ssdm name="add_ln1192_188"/></StgValue>
</operation>

<operation id="2849" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2334" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader27:189 %trunc_ln708_76 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_188, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="trunc_ln708_76"/></StgValue>
</operation>

<operation id="2850" st_id="154" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2342" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.preheader27:197 %add_ln1192_189 = add i37 %shl_ln728_186, i37 %sext_ln703_149

]]></Node>
<StgValue><ssdm name="add_ln1192_189"/></StgValue>
</operation>

<operation id="2851" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2343" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader27:198 %trunc_ln708_77 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_189, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="trunc_ln708_77"/></StgValue>
</operation>

<operation id="2852" st_id="154" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2347" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.preheader27:202 %mul_ln1118_150 = mul i35 %sext_ln1118_175, i35 %sext_ln1115_5

]]></Node>
<StgValue><ssdm name="mul_ln1118_150"/></StgValue>
</operation>

<operation id="2853" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2349" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.preheader27:204 %shl_ln728_187 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %layer_6_out_V_load_19, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_187"/></StgValue>
</operation>

<operation id="2854" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2350" bw="37" op_0_bw="35">
<![CDATA[
.preheader27:205 %sext_ln703_150 = sext i35 %mul_ln1118_150

]]></Node>
<StgValue><ssdm name="sext_ln703_150"/></StgValue>
</operation>

<operation id="2855" st_id="154" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2351" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.preheader27:206 %add_ln1192_190 = add i37 %shl_ln728_187, i37 %sext_ln703_150

]]></Node>
<StgValue><ssdm name="add_ln1192_190"/></StgValue>
</operation>

<operation id="2856" st_id="154" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2356" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.preheader27:211 %mul_ln703_19 = mul i37 %sext_ln1118_176, i37 %sext_ln1115_4

]]></Node>
<StgValue><ssdm name="mul_ln703_19"/></StgValue>
</operation>

<operation id="2857" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2358" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.preheader27:213 %shl_ln728_188 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %layer_6_out_V_load_20, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_188"/></StgValue>
</operation>

<operation id="2858" st_id="154" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2359" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.preheader27:214 %add_ln1192_191 = add i37 %shl_ln728_188, i37 %mul_ln703_19

]]></Node>
<StgValue><ssdm name="add_ln1192_191"/></StgValue>
</operation>

<operation id="2859" st_id="154" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2364" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.preheader27:219 %mul_ln1118_151 = mul i35 %sext_ln1118_177, i35 %sext_ln1115_5

]]></Node>
<StgValue><ssdm name="mul_ln1118_151"/></StgValue>
</operation>

<operation id="2860" st_id="154" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2373" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.preheader27:228 %mul_ln1118_152 = mul i36 %sext_ln1118_178, i36 %sext_ln1115_3

]]></Node>
<StgValue><ssdm name="mul_ln1118_152"/></StgValue>
</operation>

<operation id="2861" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2381" bw="35" op_0_bw="14">
<![CDATA[
.preheader27:236 %sext_ln1118_179 = sext i14 %layer_6_weights_V_18_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_179"/></StgValue>
</operation>

<operation id="2862" st_id="154" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2382" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.preheader27:237 %mul_ln1118_153 = mul i35 %sext_ln1118_179, i35 %sext_ln1115_5

]]></Node>
<StgValue><ssdm name="mul_ln1118_153"/></StgValue>
</operation>

<operation id="2863" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2390" bw="37" op_0_bw="16">
<![CDATA[
.preheader27:245 %sext_ln1118_180 = sext i16 %layer_6_weights_V_19_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_180"/></StgValue>
</operation>

<operation id="2864" st_id="154" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2391" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.preheader27:246 %mul_ln703_20 = mul i37 %sext_ln1118_180, i37 %sext_ln1115_4

]]></Node>
<StgValue><ssdm name="mul_ln703_20"/></StgValue>
</operation>

<operation id="2865" st_id="154" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2433" bw="21" op_0_bw="12">
<![CDATA[
.preheader27:288 %layer_6_out_V_load_29 = load i12 %layer_6_out_V_addr_30

]]></Node>
<StgValue><ssdm name="layer_6_out_V_load_29"/></StgValue>
</operation>

<operation id="2866" st_id="154" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2442" bw="21" op_0_bw="12">
<![CDATA[
.preheader27:297 %layer_6_out_V_load_30 = load i12 %layer_6_out_V_addr_31

]]></Node>
<StgValue><ssdm name="layer_6_out_V_load_30"/></StgValue>
</operation>

<operation id="2867" st_id="154" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2450" bw="21" op_0_bw="12">
<![CDATA[
.preheader27:305 %layer_6_out_V_load_31 = load i12 %layer_6_out_V_addr_32

]]></Node>
<StgValue><ssdm name="layer_6_out_V_load_31"/></StgValue>
</operation>

<operation id="2868" st_id="154" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2459" bw="21" op_0_bw="12">
<![CDATA[
.preheader27:314 %layer_6_out_V_load_32 = load i12 %layer_6_out_V_addr_33

]]></Node>
<StgValue><ssdm name="layer_6_out_V_load_32"/></StgValue>
</operation>
</state>

<state id="155" st_id="155">

<operation id="2869" st_id="155" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2351" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.preheader27:206 %add_ln1192_190 = add i37 %shl_ln728_187, i37 %sext_ln703_150

]]></Node>
<StgValue><ssdm name="add_ln1192_190"/></StgValue>
</operation>

<operation id="2870" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2352" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader27:207 %trunc_ln708_78 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_190, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="trunc_ln708_78"/></StgValue>
</operation>

<operation id="2871" st_id="155" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2359" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.preheader27:214 %add_ln1192_191 = add i37 %shl_ln728_188, i37 %mul_ln703_19

]]></Node>
<StgValue><ssdm name="add_ln1192_191"/></StgValue>
</operation>

<operation id="2872" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2360" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader27:215 %trunc_ln708_79 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_191, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="trunc_ln708_79"/></StgValue>
</operation>

<operation id="2873" st_id="155" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2364" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.preheader27:219 %mul_ln1118_151 = mul i35 %sext_ln1118_177, i35 %sext_ln1115_5

]]></Node>
<StgValue><ssdm name="mul_ln1118_151"/></StgValue>
</operation>

<operation id="2874" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2366" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.preheader27:221 %shl_ln728_189 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %layer_6_out_V_load_21, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_189"/></StgValue>
</operation>

<operation id="2875" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2367" bw="37" op_0_bw="35">
<![CDATA[
.preheader27:222 %sext_ln703_151 = sext i35 %mul_ln1118_151

]]></Node>
<StgValue><ssdm name="sext_ln703_151"/></StgValue>
</operation>

<operation id="2876" st_id="155" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2368" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.preheader27:223 %add_ln1192_192 = add i37 %shl_ln728_189, i37 %sext_ln703_151

]]></Node>
<StgValue><ssdm name="add_ln1192_192"/></StgValue>
</operation>

<operation id="2877" st_id="155" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2373" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.preheader27:228 %mul_ln1118_152 = mul i36 %sext_ln1118_178, i36 %sext_ln1115_3

]]></Node>
<StgValue><ssdm name="mul_ln1118_152"/></StgValue>
</operation>

<operation id="2878" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2375" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.preheader27:230 %shl_ln728_190 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %layer_6_out_V_load_22, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_190"/></StgValue>
</operation>

<operation id="2879" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2376" bw="37" op_0_bw="36">
<![CDATA[
.preheader27:231 %sext_ln703_152 = sext i36 %mul_ln1118_152

]]></Node>
<StgValue><ssdm name="sext_ln703_152"/></StgValue>
</operation>

<operation id="2880" st_id="155" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2377" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.preheader27:232 %add_ln1192_193 = add i37 %shl_ln728_190, i37 %sext_ln703_152

]]></Node>
<StgValue><ssdm name="add_ln1192_193"/></StgValue>
</operation>

<operation id="2881" st_id="155" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2382" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.preheader27:237 %mul_ln1118_153 = mul i35 %sext_ln1118_179, i35 %sext_ln1115_5

]]></Node>
<StgValue><ssdm name="mul_ln1118_153"/></StgValue>
</operation>

<operation id="2882" st_id="155" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2391" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.preheader27:246 %mul_ln703_20 = mul i37 %sext_ln1118_180, i37 %sext_ln1115_4

]]></Node>
<StgValue><ssdm name="mul_ln703_20"/></StgValue>
</operation>

<operation id="2883" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2398" bw="37" op_0_bw="16">
<![CDATA[
.preheader27:253 %sext_ln1118_181 = sext i16 %layer_6_weights_V_20_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_181"/></StgValue>
</operation>

<operation id="2884" st_id="155" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2399" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.preheader27:254 %mul_ln703_21 = mul i37 %sext_ln1118_181, i37 %sext_ln1115_4

]]></Node>
<StgValue><ssdm name="mul_ln703_21"/></StgValue>
</operation>

<operation id="2885" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2406" bw="35" op_0_bw="14">
<![CDATA[
.preheader27:261 %sext_ln1118_182 = sext i14 %layer_6_weights_V_21_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_182"/></StgValue>
</operation>

<operation id="2886" st_id="155" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2407" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.preheader27:262 %mul_ln1118_154 = mul i35 %sext_ln1118_182, i35 %sext_ln1115_5

]]></Node>
<StgValue><ssdm name="mul_ln1118_154"/></StgValue>
</operation>

<operation id="2887" st_id="155" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2450" bw="21" op_0_bw="12">
<![CDATA[
.preheader27:305 %layer_6_out_V_load_31 = load i12 %layer_6_out_V_addr_32

]]></Node>
<StgValue><ssdm name="layer_6_out_V_load_31"/></StgValue>
</operation>

<operation id="2888" st_id="155" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2459" bw="21" op_0_bw="12">
<![CDATA[
.preheader27:314 %layer_6_out_V_load_32 = load i12 %layer_6_out_V_addr_33

]]></Node>
<StgValue><ssdm name="layer_6_out_V_load_32"/></StgValue>
</operation>

<operation id="2889" st_id="155" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2467" bw="21" op_0_bw="12">
<![CDATA[
.preheader27:322 %layer_6_out_V_load_33 = load i12 %layer_6_out_V_addr_34

]]></Node>
<StgValue><ssdm name="layer_6_out_V_load_33"/></StgValue>
</operation>

<operation id="2890" st_id="155" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2476" bw="21" op_0_bw="12">
<![CDATA[
.preheader27:331 %layer_6_out_V_load_34 = load i12 %layer_6_out_V_addr_35

]]></Node>
<StgValue><ssdm name="layer_6_out_V_load_34"/></StgValue>
</operation>
</state>

<state id="156" st_id="156">

<operation id="2891" st_id="156" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2368" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.preheader27:223 %add_ln1192_192 = add i37 %shl_ln728_189, i37 %sext_ln703_151

]]></Node>
<StgValue><ssdm name="add_ln1192_192"/></StgValue>
</operation>

<operation id="2892" st_id="156" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2369" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader27:224 %trunc_ln708_80 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_192, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="trunc_ln708_80"/></StgValue>
</operation>

<operation id="2893" st_id="156" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2377" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.preheader27:232 %add_ln1192_193 = add i37 %shl_ln728_190, i37 %sext_ln703_152

]]></Node>
<StgValue><ssdm name="add_ln1192_193"/></StgValue>
</operation>

<operation id="2894" st_id="156" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2378" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader27:233 %trunc_ln708_81 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_193, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="trunc_ln708_81"/></StgValue>
</operation>

<operation id="2895" st_id="156" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2382" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.preheader27:237 %mul_ln1118_153 = mul i35 %sext_ln1118_179, i35 %sext_ln1115_5

]]></Node>
<StgValue><ssdm name="mul_ln1118_153"/></StgValue>
</operation>

<operation id="2896" st_id="156" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2384" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.preheader27:239 %shl_ln728_191 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %layer_6_out_V_load_23, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_191"/></StgValue>
</operation>

<operation id="2897" st_id="156" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2385" bw="37" op_0_bw="35">
<![CDATA[
.preheader27:240 %sext_ln703_153 = sext i35 %mul_ln1118_153

]]></Node>
<StgValue><ssdm name="sext_ln703_153"/></StgValue>
</operation>

<operation id="2898" st_id="156" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2386" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.preheader27:241 %add_ln1192_194 = add i37 %shl_ln728_191, i37 %sext_ln703_153

]]></Node>
<StgValue><ssdm name="add_ln1192_194"/></StgValue>
</operation>

<operation id="2899" st_id="156" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2391" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.preheader27:246 %mul_ln703_20 = mul i37 %sext_ln1118_180, i37 %sext_ln1115_4

]]></Node>
<StgValue><ssdm name="mul_ln703_20"/></StgValue>
</operation>

<operation id="2900" st_id="156" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2393" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.preheader27:248 %shl_ln728_192 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %layer_6_out_V_load_24, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_192"/></StgValue>
</operation>

<operation id="2901" st_id="156" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2394" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.preheader27:249 %add_ln1192_195 = add i37 %shl_ln728_192, i37 %mul_ln703_20

]]></Node>
<StgValue><ssdm name="add_ln1192_195"/></StgValue>
</operation>

<operation id="2902" st_id="156" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2399" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.preheader27:254 %mul_ln703_21 = mul i37 %sext_ln1118_181, i37 %sext_ln1115_4

]]></Node>
<StgValue><ssdm name="mul_ln703_21"/></StgValue>
</operation>

<operation id="2903" st_id="156" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2407" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.preheader27:262 %mul_ln1118_154 = mul i35 %sext_ln1118_182, i35 %sext_ln1115_5

]]></Node>
<StgValue><ssdm name="mul_ln1118_154"/></StgValue>
</operation>

<operation id="2904" st_id="156" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2415" bw="37" op_0_bw="16">
<![CDATA[
.preheader27:270 %sext_ln1118_183 = sext i16 %layer_6_weights_V_22_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_183"/></StgValue>
</operation>

<operation id="2905" st_id="156" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2416" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.preheader27:271 %mul_ln703_22 = mul i37 %sext_ln1118_183, i37 %sext_ln1115_4

]]></Node>
<StgValue><ssdm name="mul_ln703_22"/></StgValue>
</operation>

<operation id="2906" st_id="156" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2423" bw="37" op_0_bw="16">
<![CDATA[
.preheader27:278 %sext_ln1118_184 = sext i16 %layer_6_weights_V_23_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_184"/></StgValue>
</operation>

<operation id="2907" st_id="156" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2424" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.preheader27:279 %mul_ln703_23 = mul i37 %sext_ln1118_184, i37 %sext_ln1115_4

]]></Node>
<StgValue><ssdm name="mul_ln703_23"/></StgValue>
</operation>

<operation id="2908" st_id="156" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2467" bw="21" op_0_bw="12">
<![CDATA[
.preheader27:322 %layer_6_out_V_load_33 = load i12 %layer_6_out_V_addr_34

]]></Node>
<StgValue><ssdm name="layer_6_out_V_load_33"/></StgValue>
</operation>

<operation id="2909" st_id="156" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2476" bw="21" op_0_bw="12">
<![CDATA[
.preheader27:331 %layer_6_out_V_load_34 = load i12 %layer_6_out_V_addr_35

]]></Node>
<StgValue><ssdm name="layer_6_out_V_load_34"/></StgValue>
</operation>

<operation id="2910" st_id="156" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2485" bw="21" op_0_bw="12">
<![CDATA[
.preheader27:340 %layer_6_out_V_load_35 = load i12 %layer_6_out_V_addr_36

]]></Node>
<StgValue><ssdm name="layer_6_out_V_load_35"/></StgValue>
</operation>

<operation id="2911" st_id="156" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2494" bw="21" op_0_bw="12">
<![CDATA[
.preheader27:349 %layer_6_out_V_load_36 = load i12 %layer_6_out_V_addr_37

]]></Node>
<StgValue><ssdm name="layer_6_out_V_load_36"/></StgValue>
</operation>
</state>

<state id="157" st_id="157">

<operation id="2912" st_id="157" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2233" bw="0" op_0_bw="21" op_1_bw="12" op_2_bw="0">
<![CDATA[
.preheader27:88 %store_ln708 = store i21 %trunc_ln708_64, i12 %layer_6_out_V_addr_6

]]></Node>
<StgValue><ssdm name="store_ln708"/></StgValue>
</operation>

<operation id="2913" st_id="157" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2241" bw="0" op_0_bw="21" op_1_bw="12" op_2_bw="0">
<![CDATA[
.preheader27:96 %store_ln708 = store i21 %trunc_ln708_65, i12 %layer_6_out_V_addr_7

]]></Node>
<StgValue><ssdm name="store_ln708"/></StgValue>
</operation>

<operation id="2914" st_id="157" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2386" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.preheader27:241 %add_ln1192_194 = add i37 %shl_ln728_191, i37 %sext_ln703_153

]]></Node>
<StgValue><ssdm name="add_ln1192_194"/></StgValue>
</operation>

<operation id="2915" st_id="157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2387" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader27:242 %trunc_ln708_82 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_194, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="trunc_ln708_82"/></StgValue>
</operation>

<operation id="2916" st_id="157" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2394" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.preheader27:249 %add_ln1192_195 = add i37 %shl_ln728_192, i37 %mul_ln703_20

]]></Node>
<StgValue><ssdm name="add_ln1192_195"/></StgValue>
</operation>

<operation id="2917" st_id="157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2395" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader27:250 %trunc_ln708_83 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_195, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="trunc_ln708_83"/></StgValue>
</operation>

<operation id="2918" st_id="157" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2399" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.preheader27:254 %mul_ln703_21 = mul i37 %sext_ln1118_181, i37 %sext_ln1115_4

]]></Node>
<StgValue><ssdm name="mul_ln703_21"/></StgValue>
</operation>

<operation id="2919" st_id="157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2401" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.preheader27:256 %shl_ln728_193 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %layer_6_out_V_load_25, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_193"/></StgValue>
</operation>

<operation id="2920" st_id="157" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2402" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.preheader27:257 %add_ln1192_196 = add i37 %shl_ln728_193, i37 %mul_ln703_21

]]></Node>
<StgValue><ssdm name="add_ln1192_196"/></StgValue>
</operation>

<operation id="2921" st_id="157" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2407" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.preheader27:262 %mul_ln1118_154 = mul i35 %sext_ln1118_182, i35 %sext_ln1115_5

]]></Node>
<StgValue><ssdm name="mul_ln1118_154"/></StgValue>
</operation>

<operation id="2922" st_id="157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2409" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.preheader27:264 %shl_ln728_194 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %layer_6_out_V_load_26, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_194"/></StgValue>
</operation>

<operation id="2923" st_id="157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2410" bw="37" op_0_bw="35">
<![CDATA[
.preheader27:265 %sext_ln703_154 = sext i35 %mul_ln1118_154

]]></Node>
<StgValue><ssdm name="sext_ln703_154"/></StgValue>
</operation>

<operation id="2924" st_id="157" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2411" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.preheader27:266 %add_ln1192_197 = add i37 %shl_ln728_194, i37 %sext_ln703_154

]]></Node>
<StgValue><ssdm name="add_ln1192_197"/></StgValue>
</operation>

<operation id="2925" st_id="157" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2416" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.preheader27:271 %mul_ln703_22 = mul i37 %sext_ln1118_183, i37 %sext_ln1115_4

]]></Node>
<StgValue><ssdm name="mul_ln703_22"/></StgValue>
</operation>

<operation id="2926" st_id="157" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2424" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.preheader27:279 %mul_ln703_23 = mul i37 %sext_ln1118_184, i37 %sext_ln1115_4

]]></Node>
<StgValue><ssdm name="mul_ln703_23"/></StgValue>
</operation>

<operation id="2927" st_id="157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2431" bw="35" op_0_bw="14">
<![CDATA[
.preheader27:286 %sext_ln1118_185 = sext i14 %layer_6_weights_V_24_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_185"/></StgValue>
</operation>

<operation id="2928" st_id="157" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2432" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.preheader27:287 %mul_ln1118_155 = mul i35 %sext_ln1118_185, i35 %sext_ln1115_5

]]></Node>
<StgValue><ssdm name="mul_ln1118_155"/></StgValue>
</operation>

<operation id="2929" st_id="157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2440" bw="37" op_0_bw="16">
<![CDATA[
.preheader27:295 %sext_ln1118_186 = sext i16 %layer_6_weights_V_25_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_186"/></StgValue>
</operation>

<operation id="2930" st_id="157" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2441" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.preheader27:296 %mul_ln703_24 = mul i37 %sext_ln1118_186, i37 %sext_ln1115_4

]]></Node>
<StgValue><ssdm name="mul_ln703_24"/></StgValue>
</operation>

<operation id="2931" st_id="157" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2485" bw="21" op_0_bw="12">
<![CDATA[
.preheader27:340 %layer_6_out_V_load_35 = load i12 %layer_6_out_V_addr_36

]]></Node>
<StgValue><ssdm name="layer_6_out_V_load_35"/></StgValue>
</operation>

<operation id="2932" st_id="157" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2494" bw="21" op_0_bw="12">
<![CDATA[
.preheader27:349 %layer_6_out_V_load_36 = load i12 %layer_6_out_V_addr_37

]]></Node>
<StgValue><ssdm name="layer_6_out_V_load_36"/></StgValue>
</operation>
</state>

<state id="158" st_id="158">

<operation id="2933" st_id="158" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2249" bw="0" op_0_bw="21" op_1_bw="12" op_2_bw="0">
<![CDATA[
.preheader27:104 %store_ln708 = store i21 %trunc_ln708_66, i12 %layer_6_out_V_addr_8

]]></Node>
<StgValue><ssdm name="store_ln708"/></StgValue>
</operation>

<operation id="2934" st_id="158" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2257" bw="0" op_0_bw="21" op_1_bw="12" op_2_bw="0">
<![CDATA[
.preheader27:112 %store_ln708 = store i21 %trunc_ln708_67, i12 %layer_6_out_V_addr_9

]]></Node>
<StgValue><ssdm name="store_ln708"/></StgValue>
</operation>

<operation id="2935" st_id="158" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2402" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.preheader27:257 %add_ln1192_196 = add i37 %shl_ln728_193, i37 %mul_ln703_21

]]></Node>
<StgValue><ssdm name="add_ln1192_196"/></StgValue>
</operation>

<operation id="2936" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2403" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader27:258 %trunc_ln708_84 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_196, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="trunc_ln708_84"/></StgValue>
</operation>

<operation id="2937" st_id="158" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2411" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.preheader27:266 %add_ln1192_197 = add i37 %shl_ln728_194, i37 %sext_ln703_154

]]></Node>
<StgValue><ssdm name="add_ln1192_197"/></StgValue>
</operation>

<operation id="2938" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2412" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader27:267 %trunc_ln708_85 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_197, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="trunc_ln708_85"/></StgValue>
</operation>

<operation id="2939" st_id="158" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2416" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.preheader27:271 %mul_ln703_22 = mul i37 %sext_ln1118_183, i37 %sext_ln1115_4

]]></Node>
<StgValue><ssdm name="mul_ln703_22"/></StgValue>
</operation>

<operation id="2940" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2418" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.preheader27:273 %shl_ln728_195 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %layer_6_out_V_load_27, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_195"/></StgValue>
</operation>

<operation id="2941" st_id="158" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2419" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.preheader27:274 %add_ln1192_198 = add i37 %shl_ln728_195, i37 %mul_ln703_22

]]></Node>
<StgValue><ssdm name="add_ln1192_198"/></StgValue>
</operation>

<operation id="2942" st_id="158" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2424" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.preheader27:279 %mul_ln703_23 = mul i37 %sext_ln1118_184, i37 %sext_ln1115_4

]]></Node>
<StgValue><ssdm name="mul_ln703_23"/></StgValue>
</operation>

<operation id="2943" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2426" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.preheader27:281 %shl_ln728_196 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %layer_6_out_V_load_28, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_196"/></StgValue>
</operation>

<operation id="2944" st_id="158" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2427" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.preheader27:282 %add_ln1192_199 = add i37 %shl_ln728_196, i37 %mul_ln703_23

]]></Node>
<StgValue><ssdm name="add_ln1192_199"/></StgValue>
</operation>

<operation id="2945" st_id="158" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2432" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.preheader27:287 %mul_ln1118_155 = mul i35 %sext_ln1118_185, i35 %sext_ln1115_5

]]></Node>
<StgValue><ssdm name="mul_ln1118_155"/></StgValue>
</operation>

<operation id="2946" st_id="158" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2441" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.preheader27:296 %mul_ln703_24 = mul i37 %sext_ln1118_186, i37 %sext_ln1115_4

]]></Node>
<StgValue><ssdm name="mul_ln703_24"/></StgValue>
</operation>

<operation id="2947" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2448" bw="35" op_0_bw="14">
<![CDATA[
.preheader27:303 %sext_ln1118_187 = sext i14 %layer_6_weights_V_26_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_187"/></StgValue>
</operation>

<operation id="2948" st_id="158" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2449" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.preheader27:304 %mul_ln1118_156 = mul i35 %sext_ln1118_187, i35 %sext_ln1115_5

]]></Node>
<StgValue><ssdm name="mul_ln1118_156"/></StgValue>
</operation>

<operation id="2949" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2457" bw="37" op_0_bw="16">
<![CDATA[
.preheader27:312 %sext_ln1118_188 = sext i16 %layer_6_weights_V_27_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_188"/></StgValue>
</operation>

<operation id="2950" st_id="158" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2458" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.preheader27:313 %mul_ln703_25 = mul i37 %sext_ln1118_188, i37 %sext_ln1115_4

]]></Node>
<StgValue><ssdm name="mul_ln703_25"/></StgValue>
</operation>
</state>

<state id="159" st_id="159">

<operation id="2951" st_id="159" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2266" bw="0" op_0_bw="21" op_1_bw="12" op_2_bw="0">
<![CDATA[
.preheader27:121 %store_ln708 = store i21 %trunc_ln708_68, i12 %layer_6_out_V_addr_10

]]></Node>
<StgValue><ssdm name="store_ln708"/></StgValue>
</operation>

<operation id="2952" st_id="159" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2275" bw="0" op_0_bw="21" op_1_bw="12" op_2_bw="0">
<![CDATA[
.preheader27:130 %store_ln708 = store i21 %trunc_ln708_69, i12 %layer_6_out_V_addr_11

]]></Node>
<StgValue><ssdm name="store_ln708"/></StgValue>
</operation>

<operation id="2953" st_id="159" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2419" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.preheader27:274 %add_ln1192_198 = add i37 %shl_ln728_195, i37 %mul_ln703_22

]]></Node>
<StgValue><ssdm name="add_ln1192_198"/></StgValue>
</operation>

<operation id="2954" st_id="159" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2420" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader27:275 %trunc_ln708_86 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_198, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="trunc_ln708_86"/></StgValue>
</operation>

<operation id="2955" st_id="159" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2427" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.preheader27:282 %add_ln1192_199 = add i37 %shl_ln728_196, i37 %mul_ln703_23

]]></Node>
<StgValue><ssdm name="add_ln1192_199"/></StgValue>
</operation>

<operation id="2956" st_id="159" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2428" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader27:283 %trunc_ln708_87 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_199, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="trunc_ln708_87"/></StgValue>
</operation>

<operation id="2957" st_id="159" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2432" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.preheader27:287 %mul_ln1118_155 = mul i35 %sext_ln1118_185, i35 %sext_ln1115_5

]]></Node>
<StgValue><ssdm name="mul_ln1118_155"/></StgValue>
</operation>

<operation id="2958" st_id="159" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2434" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.preheader27:289 %shl_ln728_197 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %layer_6_out_V_load_29, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_197"/></StgValue>
</operation>

<operation id="2959" st_id="159" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2435" bw="37" op_0_bw="35">
<![CDATA[
.preheader27:290 %sext_ln703_155 = sext i35 %mul_ln1118_155

]]></Node>
<StgValue><ssdm name="sext_ln703_155"/></StgValue>
</operation>

<operation id="2960" st_id="159" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2436" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.preheader27:291 %add_ln1192_200 = add i37 %shl_ln728_197, i37 %sext_ln703_155

]]></Node>
<StgValue><ssdm name="add_ln1192_200"/></StgValue>
</operation>

<operation id="2961" st_id="159" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2441" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.preheader27:296 %mul_ln703_24 = mul i37 %sext_ln1118_186, i37 %sext_ln1115_4

]]></Node>
<StgValue><ssdm name="mul_ln703_24"/></StgValue>
</operation>

<operation id="2962" st_id="159" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2443" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.preheader27:298 %shl_ln728_198 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %layer_6_out_V_load_30, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_198"/></StgValue>
</operation>

<operation id="2963" st_id="159" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2444" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.preheader27:299 %add_ln1192_201 = add i37 %shl_ln728_198, i37 %mul_ln703_24

]]></Node>
<StgValue><ssdm name="add_ln1192_201"/></StgValue>
</operation>

<operation id="2964" st_id="159" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2449" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.preheader27:304 %mul_ln1118_156 = mul i35 %sext_ln1118_187, i35 %sext_ln1115_5

]]></Node>
<StgValue><ssdm name="mul_ln1118_156"/></StgValue>
</operation>

<operation id="2965" st_id="159" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2458" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.preheader27:313 %mul_ln703_25 = mul i37 %sext_ln1118_188, i37 %sext_ln1115_4

]]></Node>
<StgValue><ssdm name="mul_ln703_25"/></StgValue>
</operation>

<operation id="2966" st_id="159" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2465" bw="35" op_0_bw="14">
<![CDATA[
.preheader27:320 %sext_ln1118_189 = sext i14 %layer_6_weights_V_28_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_189"/></StgValue>
</operation>

<operation id="2967" st_id="159" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2466" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.preheader27:321 %mul_ln1118_157 = mul i35 %sext_ln1118_189, i35 %sext_ln1115_5

]]></Node>
<StgValue><ssdm name="mul_ln1118_157"/></StgValue>
</operation>

<operation id="2968" st_id="159" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2474" bw="35" op_0_bw="14">
<![CDATA[
.preheader27:329 %sext_ln1118_190 = sext i14 %layer_6_weights_V_29_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_190"/></StgValue>
</operation>

<operation id="2969" st_id="159" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2475" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.preheader27:330 %mul_ln1118_158 = mul i35 %sext_ln1118_190, i35 %sext_ln1115_5

]]></Node>
<StgValue><ssdm name="mul_ln1118_158"/></StgValue>
</operation>
</state>

<state id="160" st_id="160">

<operation id="2970" st_id="160" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2284" bw="0" op_0_bw="21" op_1_bw="12" op_2_bw="0">
<![CDATA[
.preheader27:139 %store_ln708 = store i21 %trunc_ln708_70, i12 %layer_6_out_V_addr_12

]]></Node>
<StgValue><ssdm name="store_ln708"/></StgValue>
</operation>

<operation id="2971" st_id="160" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2292" bw="0" op_0_bw="21" op_1_bw="12" op_2_bw="0">
<![CDATA[
.preheader27:147 %store_ln708 = store i21 %trunc_ln708_71, i12 %layer_6_out_V_addr_13

]]></Node>
<StgValue><ssdm name="store_ln708"/></StgValue>
</operation>

<operation id="2972" st_id="160" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2436" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.preheader27:291 %add_ln1192_200 = add i37 %shl_ln728_197, i37 %sext_ln703_155

]]></Node>
<StgValue><ssdm name="add_ln1192_200"/></StgValue>
</operation>

<operation id="2973" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2437" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader27:292 %trunc_ln708_88 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_200, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="trunc_ln708_88"/></StgValue>
</operation>

<operation id="2974" st_id="160" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2444" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.preheader27:299 %add_ln1192_201 = add i37 %shl_ln728_198, i37 %mul_ln703_24

]]></Node>
<StgValue><ssdm name="add_ln1192_201"/></StgValue>
</operation>

<operation id="2975" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2445" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader27:300 %trunc_ln708_89 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_201, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="trunc_ln708_89"/></StgValue>
</operation>

<operation id="2976" st_id="160" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2449" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.preheader27:304 %mul_ln1118_156 = mul i35 %sext_ln1118_187, i35 %sext_ln1115_5

]]></Node>
<StgValue><ssdm name="mul_ln1118_156"/></StgValue>
</operation>

<operation id="2977" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2451" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.preheader27:306 %shl_ln728_199 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %layer_6_out_V_load_31, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_199"/></StgValue>
</operation>

<operation id="2978" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2452" bw="37" op_0_bw="35">
<![CDATA[
.preheader27:307 %sext_ln703_156 = sext i35 %mul_ln1118_156

]]></Node>
<StgValue><ssdm name="sext_ln703_156"/></StgValue>
</operation>

<operation id="2979" st_id="160" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2453" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.preheader27:308 %add_ln1192_202 = add i37 %shl_ln728_199, i37 %sext_ln703_156

]]></Node>
<StgValue><ssdm name="add_ln1192_202"/></StgValue>
</operation>

<operation id="2980" st_id="160" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2458" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.preheader27:313 %mul_ln703_25 = mul i37 %sext_ln1118_188, i37 %sext_ln1115_4

]]></Node>
<StgValue><ssdm name="mul_ln703_25"/></StgValue>
</operation>

<operation id="2981" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2460" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.preheader27:315 %shl_ln728_200 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %layer_6_out_V_load_32, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_200"/></StgValue>
</operation>

<operation id="2982" st_id="160" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2461" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.preheader27:316 %add_ln1192_203 = add i37 %shl_ln728_200, i37 %mul_ln703_25

]]></Node>
<StgValue><ssdm name="add_ln1192_203"/></StgValue>
</operation>

<operation id="2983" st_id="160" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2466" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.preheader27:321 %mul_ln1118_157 = mul i35 %sext_ln1118_189, i35 %sext_ln1115_5

]]></Node>
<StgValue><ssdm name="mul_ln1118_157"/></StgValue>
</operation>

<operation id="2984" st_id="160" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2475" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.preheader27:330 %mul_ln1118_158 = mul i35 %sext_ln1118_190, i35 %sext_ln1115_5

]]></Node>
<StgValue><ssdm name="mul_ln1118_158"/></StgValue>
</operation>

<operation id="2985" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2483" bw="35" op_0_bw="14">
<![CDATA[
.preheader27:338 %sext_ln1118_191 = sext i14 %layer_6_weights_V_30_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_191"/></StgValue>
</operation>

<operation id="2986" st_id="160" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2484" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.preheader27:339 %mul_ln1118_159 = mul i35 %sext_ln1118_191, i35 %sext_ln1115_5

]]></Node>
<StgValue><ssdm name="mul_ln1118_159"/></StgValue>
</operation>

<operation id="2987" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2492" bw="35" op_0_bw="14">
<![CDATA[
.preheader27:347 %sext_ln1118_192 = sext i14 %layer_6_weights_V_31_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_192"/></StgValue>
</operation>

<operation id="2988" st_id="160" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2493" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.preheader27:348 %mul_ln1118_160 = mul i35 %sext_ln1118_192, i35 %sext_ln1115_5

]]></Node>
<StgValue><ssdm name="mul_ln1118_160"/></StgValue>
</operation>
</state>

<state id="161" st_id="161">

<operation id="2989" st_id="161" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2301" bw="0" op_0_bw="21" op_1_bw="12" op_2_bw="0">
<![CDATA[
.preheader27:156 %store_ln708 = store i21 %trunc_ln708_72, i12 %layer_6_out_V_addr_14

]]></Node>
<StgValue><ssdm name="store_ln708"/></StgValue>
</operation>

<operation id="2990" st_id="161" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2309" bw="0" op_0_bw="21" op_1_bw="12" op_2_bw="0">
<![CDATA[
.preheader27:164 %store_ln708 = store i21 %trunc_ln708_73, i12 %layer_6_out_V_addr_15

]]></Node>
<StgValue><ssdm name="store_ln708"/></StgValue>
</operation>

<operation id="2991" st_id="161" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2453" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.preheader27:308 %add_ln1192_202 = add i37 %shl_ln728_199, i37 %sext_ln703_156

]]></Node>
<StgValue><ssdm name="add_ln1192_202"/></StgValue>
</operation>

<operation id="2992" st_id="161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2454" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader27:309 %trunc_ln708_90 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_202, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="trunc_ln708_90"/></StgValue>
</operation>

<operation id="2993" st_id="161" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2461" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.preheader27:316 %add_ln1192_203 = add i37 %shl_ln728_200, i37 %mul_ln703_25

]]></Node>
<StgValue><ssdm name="add_ln1192_203"/></StgValue>
</operation>

<operation id="2994" st_id="161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2462" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader27:317 %trunc_ln708_91 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_203, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="trunc_ln708_91"/></StgValue>
</operation>

<operation id="2995" st_id="161" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2466" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.preheader27:321 %mul_ln1118_157 = mul i35 %sext_ln1118_189, i35 %sext_ln1115_5

]]></Node>
<StgValue><ssdm name="mul_ln1118_157"/></StgValue>
</operation>

<operation id="2996" st_id="161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2468" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.preheader27:323 %shl_ln728_201 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %layer_6_out_V_load_33, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_201"/></StgValue>
</operation>

<operation id="2997" st_id="161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2469" bw="37" op_0_bw="35">
<![CDATA[
.preheader27:324 %sext_ln703_157 = sext i35 %mul_ln1118_157

]]></Node>
<StgValue><ssdm name="sext_ln703_157"/></StgValue>
</operation>

<operation id="2998" st_id="161" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2470" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.preheader27:325 %add_ln1192_204 = add i37 %shl_ln728_201, i37 %sext_ln703_157

]]></Node>
<StgValue><ssdm name="add_ln1192_204"/></StgValue>
</operation>

<operation id="2999" st_id="161" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2475" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.preheader27:330 %mul_ln1118_158 = mul i35 %sext_ln1118_190, i35 %sext_ln1115_5

]]></Node>
<StgValue><ssdm name="mul_ln1118_158"/></StgValue>
</operation>

<operation id="3000" st_id="161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2477" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.preheader27:332 %shl_ln728_202 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %layer_6_out_V_load_34, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_202"/></StgValue>
</operation>

<operation id="3001" st_id="161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2478" bw="37" op_0_bw="35">
<![CDATA[
.preheader27:333 %sext_ln703_158 = sext i35 %mul_ln1118_158

]]></Node>
<StgValue><ssdm name="sext_ln703_158"/></StgValue>
</operation>

<operation id="3002" st_id="161" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2479" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.preheader27:334 %add_ln1192_205 = add i37 %shl_ln728_202, i37 %sext_ln703_158

]]></Node>
<StgValue><ssdm name="add_ln1192_205"/></StgValue>
</operation>

<operation id="3003" st_id="161" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2484" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.preheader27:339 %mul_ln1118_159 = mul i35 %sext_ln1118_191, i35 %sext_ln1115_5

]]></Node>
<StgValue><ssdm name="mul_ln1118_159"/></StgValue>
</operation>

<operation id="3004" st_id="161" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2493" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.preheader27:348 %mul_ln1118_160 = mul i35 %sext_ln1118_192, i35 %sext_ln1115_5

]]></Node>
<StgValue><ssdm name="mul_ln1118_160"/></StgValue>
</operation>
</state>

<state id="162" st_id="162">

<operation id="3005" st_id="162" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2318" bw="0" op_0_bw="21" op_1_bw="12" op_2_bw="0">
<![CDATA[
.preheader27:173 %store_ln708 = store i21 %trunc_ln708_74, i12 %layer_6_out_V_addr_16

]]></Node>
<StgValue><ssdm name="store_ln708"/></StgValue>
</operation>

<operation id="3006" st_id="162" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2327" bw="0" op_0_bw="21" op_1_bw="12" op_2_bw="0">
<![CDATA[
.preheader27:182 %store_ln708 = store i21 %trunc_ln708_75, i12 %layer_6_out_V_addr_17

]]></Node>
<StgValue><ssdm name="store_ln708"/></StgValue>
</operation>

<operation id="3007" st_id="162" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2470" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.preheader27:325 %add_ln1192_204 = add i37 %shl_ln728_201, i37 %sext_ln703_157

]]></Node>
<StgValue><ssdm name="add_ln1192_204"/></StgValue>
</operation>

<operation id="3008" st_id="162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2471" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader27:326 %trunc_ln708_92 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_204, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="trunc_ln708_92"/></StgValue>
</operation>

<operation id="3009" st_id="162" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2479" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.preheader27:334 %add_ln1192_205 = add i37 %shl_ln728_202, i37 %sext_ln703_158

]]></Node>
<StgValue><ssdm name="add_ln1192_205"/></StgValue>
</operation>

<operation id="3010" st_id="162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2480" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader27:335 %trunc_ln708_93 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_205, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="trunc_ln708_93"/></StgValue>
</operation>

<operation id="3011" st_id="162" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2484" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.preheader27:339 %mul_ln1118_159 = mul i35 %sext_ln1118_191, i35 %sext_ln1115_5

]]></Node>
<StgValue><ssdm name="mul_ln1118_159"/></StgValue>
</operation>

<operation id="3012" st_id="162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2486" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.preheader27:341 %shl_ln728_203 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %layer_6_out_V_load_35, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_203"/></StgValue>
</operation>

<operation id="3013" st_id="162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2487" bw="37" op_0_bw="35">
<![CDATA[
.preheader27:342 %sext_ln703_159 = sext i35 %mul_ln1118_159

]]></Node>
<StgValue><ssdm name="sext_ln703_159"/></StgValue>
</operation>

<operation id="3014" st_id="162" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2488" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.preheader27:343 %add_ln1192_206 = add i37 %shl_ln728_203, i37 %sext_ln703_159

]]></Node>
<StgValue><ssdm name="add_ln1192_206"/></StgValue>
</operation>

<operation id="3015" st_id="162" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2493" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.preheader27:348 %mul_ln1118_160 = mul i35 %sext_ln1118_192, i35 %sext_ln1115_5

]]></Node>
<StgValue><ssdm name="mul_ln1118_160"/></StgValue>
</operation>

<operation id="3016" st_id="162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2495" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.preheader27:350 %shl_ln728_204 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %layer_6_out_V_load_36, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_204"/></StgValue>
</operation>

<operation id="3017" st_id="162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2496" bw="37" op_0_bw="35">
<![CDATA[
.preheader27:351 %sext_ln703_160 = sext i35 %mul_ln1118_160

]]></Node>
<StgValue><ssdm name="sext_ln703_160"/></StgValue>
</operation>

<operation id="3018" st_id="162" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2497" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.preheader27:352 %add_ln1192_207 = add i37 %shl_ln728_204, i37 %sext_ln703_160

]]></Node>
<StgValue><ssdm name="add_ln1192_207"/></StgValue>
</operation>
</state>

<state id="163" st_id="163">

<operation id="3019" st_id="163" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2335" bw="0" op_0_bw="21" op_1_bw="12" op_2_bw="0">
<![CDATA[
.preheader27:190 %store_ln708 = store i21 %trunc_ln708_76, i12 %layer_6_out_V_addr_18

]]></Node>
<StgValue><ssdm name="store_ln708"/></StgValue>
</operation>

<operation id="3020" st_id="163" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2344" bw="0" op_0_bw="21" op_1_bw="12" op_2_bw="0">
<![CDATA[
.preheader27:199 %store_ln708 = store i21 %trunc_ln708_77, i12 %layer_6_out_V_addr_19

]]></Node>
<StgValue><ssdm name="store_ln708"/></StgValue>
</operation>

<operation id="3021" st_id="163" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2488" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.preheader27:343 %add_ln1192_206 = add i37 %shl_ln728_203, i37 %sext_ln703_159

]]></Node>
<StgValue><ssdm name="add_ln1192_206"/></StgValue>
</operation>

<operation id="3022" st_id="163" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2489" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader27:344 %trunc_ln708_94 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_206, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="trunc_ln708_94"/></StgValue>
</operation>

<operation id="3023" st_id="163" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2497" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.preheader27:352 %add_ln1192_207 = add i37 %shl_ln728_204, i37 %sext_ln703_160

]]></Node>
<StgValue><ssdm name="add_ln1192_207"/></StgValue>
</operation>

<operation id="3024" st_id="163" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2498" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader27:353 %trunc_ln708_95 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_207, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="trunc_ln708_95"/></StgValue>
</operation>
</state>

<state id="164" st_id="164">

<operation id="3025" st_id="164" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2353" bw="0" op_0_bw="21" op_1_bw="12" op_2_bw="0">
<![CDATA[
.preheader27:208 %store_ln708 = store i21 %trunc_ln708_78, i12 %layer_6_out_V_addr_20

]]></Node>
<StgValue><ssdm name="store_ln708"/></StgValue>
</operation>

<operation id="3026" st_id="164" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2361" bw="0" op_0_bw="21" op_1_bw="12" op_2_bw="0">
<![CDATA[
.preheader27:216 %store_ln708 = store i21 %trunc_ln708_79, i12 %layer_6_out_V_addr_21

]]></Node>
<StgValue><ssdm name="store_ln708"/></StgValue>
</operation>
</state>

<state id="165" st_id="165">

<operation id="3027" st_id="165" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2370" bw="0" op_0_bw="21" op_1_bw="12" op_2_bw="0">
<![CDATA[
.preheader27:225 %store_ln708 = store i21 %trunc_ln708_80, i12 %layer_6_out_V_addr_22

]]></Node>
<StgValue><ssdm name="store_ln708"/></StgValue>
</operation>

<operation id="3028" st_id="165" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2379" bw="0" op_0_bw="21" op_1_bw="12" op_2_bw="0">
<![CDATA[
.preheader27:234 %store_ln708 = store i21 %trunc_ln708_81, i12 %layer_6_out_V_addr_23

]]></Node>
<StgValue><ssdm name="store_ln708"/></StgValue>
</operation>
</state>

<state id="166" st_id="166">

<operation id="3029" st_id="166" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2388" bw="0" op_0_bw="21" op_1_bw="12" op_2_bw="0">
<![CDATA[
.preheader27:243 %store_ln708 = store i21 %trunc_ln708_82, i12 %layer_6_out_V_addr_24

]]></Node>
<StgValue><ssdm name="store_ln708"/></StgValue>
</operation>

<operation id="3030" st_id="166" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2396" bw="0" op_0_bw="21" op_1_bw="12" op_2_bw="0">
<![CDATA[
.preheader27:251 %store_ln708 = store i21 %trunc_ln708_83, i12 %layer_6_out_V_addr_25

]]></Node>
<StgValue><ssdm name="store_ln708"/></StgValue>
</operation>
</state>

<state id="167" st_id="167">

<operation id="3031" st_id="167" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2404" bw="0" op_0_bw="21" op_1_bw="12" op_2_bw="0">
<![CDATA[
.preheader27:259 %store_ln708 = store i21 %trunc_ln708_84, i12 %layer_6_out_V_addr_26

]]></Node>
<StgValue><ssdm name="store_ln708"/></StgValue>
</operation>

<operation id="3032" st_id="167" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2413" bw="0" op_0_bw="21" op_1_bw="12" op_2_bw="0">
<![CDATA[
.preheader27:268 %store_ln708 = store i21 %trunc_ln708_85, i12 %layer_6_out_V_addr_27

]]></Node>
<StgValue><ssdm name="store_ln708"/></StgValue>
</operation>
</state>

<state id="168" st_id="168">

<operation id="3033" st_id="168" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2421" bw="0" op_0_bw="21" op_1_bw="12" op_2_bw="0">
<![CDATA[
.preheader27:276 %store_ln708 = store i21 %trunc_ln708_86, i12 %layer_6_out_V_addr_28

]]></Node>
<StgValue><ssdm name="store_ln708"/></StgValue>
</operation>

<operation id="3034" st_id="168" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2429" bw="0" op_0_bw="21" op_1_bw="12" op_2_bw="0">
<![CDATA[
.preheader27:284 %store_ln708 = store i21 %trunc_ln708_87, i12 %layer_6_out_V_addr_29

]]></Node>
<StgValue><ssdm name="store_ln708"/></StgValue>
</operation>
</state>

<state id="169" st_id="169">

<operation id="3035" st_id="169" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2438" bw="0" op_0_bw="21" op_1_bw="12" op_2_bw="0">
<![CDATA[
.preheader27:293 %store_ln708 = store i21 %trunc_ln708_88, i12 %layer_6_out_V_addr_30

]]></Node>
<StgValue><ssdm name="store_ln708"/></StgValue>
</operation>

<operation id="3036" st_id="169" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2446" bw="0" op_0_bw="21" op_1_bw="12" op_2_bw="0">
<![CDATA[
.preheader27:301 %store_ln708 = store i21 %trunc_ln708_89, i12 %layer_6_out_V_addr_31

]]></Node>
<StgValue><ssdm name="store_ln708"/></StgValue>
</operation>
</state>

<state id="170" st_id="170">

<operation id="3037" st_id="170" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2455" bw="0" op_0_bw="21" op_1_bw="12" op_2_bw="0">
<![CDATA[
.preheader27:310 %store_ln708 = store i21 %trunc_ln708_90, i12 %layer_6_out_V_addr_32

]]></Node>
<StgValue><ssdm name="store_ln708"/></StgValue>
</operation>

<operation id="3038" st_id="170" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2463" bw="0" op_0_bw="21" op_1_bw="12" op_2_bw="0">
<![CDATA[
.preheader27:318 %store_ln708 = store i21 %trunc_ln708_91, i12 %layer_6_out_V_addr_33

]]></Node>
<StgValue><ssdm name="store_ln708"/></StgValue>
</operation>
</state>

<state id="171" st_id="171">

<operation id="3039" st_id="171" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2472" bw="0" op_0_bw="21" op_1_bw="12" op_2_bw="0">
<![CDATA[
.preheader27:327 %store_ln708 = store i21 %trunc_ln708_92, i12 %layer_6_out_V_addr_34

]]></Node>
<StgValue><ssdm name="store_ln708"/></StgValue>
</operation>

<operation id="3040" st_id="171" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2481" bw="0" op_0_bw="21" op_1_bw="12" op_2_bw="0">
<![CDATA[
.preheader27:336 %store_ln708 = store i21 %trunc_ln708_93, i12 %layer_6_out_V_addr_35

]]></Node>
<StgValue><ssdm name="store_ln708"/></StgValue>
</operation>
</state>

<state id="172" st_id="172">

<operation id="3041" st_id="172" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2146" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader27:1 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @conv2d3_2_conv2d4_conv2d5_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="3042" st_id="172" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2147" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader27:2 %empty_73 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 288, i64 288, i64 288

]]></Node>
<StgValue><ssdm name="empty_73"/></StgValue>
</operation>

<operation id="3043" st_id="172" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2154" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader27:9 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="3044" st_id="172" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2159" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader27:14 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @conv2d4_conv2d5_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="3045" st_id="172" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2173" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader27:28 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="3046" st_id="172" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2175" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader27:30 %specloopname_ln45 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6

]]></Node>
<StgValue><ssdm name="specloopname_ln45"/></StgValue>
</operation>

<operation id="3047" st_id="172" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2490" bw="0" op_0_bw="21" op_1_bw="12" op_2_bw="0">
<![CDATA[
.preheader27:345 %store_ln708 = store i21 %trunc_ln708_94, i12 %layer_6_out_V_addr_36

]]></Node>
<StgValue><ssdm name="store_ln708"/></StgValue>
</operation>

<operation id="3048" st_id="172" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2499" bw="0" op_0_bw="21" op_1_bw="12" op_2_bw="0">
<![CDATA[
.preheader27:354 %store_ln708 = store i21 %trunc_ln708_95, i12 %layer_6_out_V_addr_37

]]></Node>
<StgValue><ssdm name="store_ln708"/></StgValue>
</operation>

<operation id="3049" st_id="172" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2502" bw="0" op_0_bw="0">
<![CDATA[
.preheader27:357 %br_ln0 = br void %.preheader27.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="173" st_id="173">

<operation id="3050" st_id="173" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2504" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:0 %br_ln0 = br void %.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="174" st_id="174">

<operation id="3051" st_id="174" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2506" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
.preheader:0 %iii_9 = phi i6 %add_ln56_2, void %_Z4reluR8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EE.exit.i378, i6 0, void %.preheader.preheader

]]></Node>
<StgValue><ssdm name="iii_9"/></StgValue>
</operation>

<operation id="3052" st_id="174" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2507" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader:1 %add_ln56_2 = add i6 %iii_9, i6 1

]]></Node>
<StgValue><ssdm name="add_ln56_2"/></StgValue>
</operation>

<operation id="3053" st_id="174" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2508" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="3054" st_id="174" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2509" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader:3 %icmp_ln56_2 = icmp_eq  i6 %iii_9, i6 32

]]></Node>
<StgValue><ssdm name="icmp_ln56_2"/></StgValue>
</operation>

<operation id="3055" st_id="174" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2510" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:4 %empty_78 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32

]]></Node>
<StgValue><ssdm name="empty_78"/></StgValue>
</operation>

<operation id="3056" st_id="174" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2511" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:5 %br_ln56 = br i1 %icmp_ln56_2, void %.split50, void

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="3057" st_id="174" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2513" bw="12" op_0_bw="6">
<![CDATA[
.split50:0 %zext_ln1495_4 = zext i6 %iii_9

]]></Node>
<StgValue><ssdm name="zext_ln1495_4"/></StgValue>
</operation>

<operation id="3058" st_id="174" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2514" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split50:1 %add_ln1495_2 = add i12 %tmp_52_cast, i12 %zext_ln1495_4

]]></Node>
<StgValue><ssdm name="add_ln1495_2"/></StgValue>
</operation>

<operation id="3059" st_id="174" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2515" bw="64" op_0_bw="12">
<![CDATA[
.split50:2 %zext_ln1495_5 = zext i12 %add_ln1495_2

]]></Node>
<StgValue><ssdm name="zext_ln1495_5"/></StgValue>
</operation>

<operation id="3060" st_id="174" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2516" bw="12" op_0_bw="21" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split50:3 %layer_6_out_V_addr_1 = getelementptr i21 %layer_6_out_V, i64 0, i64 %zext_ln1495_5

]]></Node>
<StgValue><ssdm name="layer_6_out_V_addr_1"/></StgValue>
</operation>

<operation id="3061" st_id="174" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2518" bw="21" op_0_bw="12">
<![CDATA[
.split50:5 %layer_6_out_V_load = load i12 %layer_6_out_V_addr_1

]]></Node>
<StgValue><ssdm name="layer_6_out_V_load"/></StgValue>
</operation>

<operation id="3062" st_id="174" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2525" bw="0" op_0_bw="0">
<![CDATA[
_Z4reluR8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EE.exit.i378:0 %br_ln0 = br void %.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="175" st_id="175">

<operation id="3063" st_id="175" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2517" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split50:4 %specloopname_ln56 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0

]]></Node>
<StgValue><ssdm name="specloopname_ln56"/></StgValue>
</operation>

<operation id="3064" st_id="175" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2518" bw="21" op_0_bw="12">
<![CDATA[
.split50:5 %layer_6_out_V_load = load i12 %layer_6_out_V_addr_1

]]></Node>
<StgValue><ssdm name="layer_6_out_V_load"/></StgValue>
</operation>

<operation id="3065" st_id="175" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2519" bw="1" op_0_bw="1" op_1_bw="21" op_2_bw="32">
<![CDATA[
.split50:6 %tmp_38 = bitselect i1 @_ssdm_op_BitSelect.i1.i21.i32, i21 %layer_6_out_V_load, i32 20

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="3066" st_id="175" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2520" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split50:7 %br_ln8 = br i1 %tmp_38, void %_Z4reluR8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EE.exit.i378, void %_ZN8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i.i374

]]></Node>
<StgValue><ssdm name="br_ln8"/></StgValue>
</operation>

<operation id="3067" st_id="175" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2522" bw="0" op_0_bw="21" op_1_bw="12" op_2_bw="0">
<![CDATA[
_ZN8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i.i374:0 %store_ln9 = store i21 0, i12 %layer_6_out_V_addr_1

]]></Node>
<StgValue><ssdm name="store_ln9"/></StgValue>
</operation>

<operation id="3068" st_id="175" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2523" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i.i374:1 %br_ln9 = br void %_Z4reluR8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EE.exit.i378

]]></Node>
<StgValue><ssdm name="br_ln9"/></StgValue>
</operation>
</state>

<state id="176" st_id="176">

<operation id="3069" st_id="176" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2527" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:0 %add_ln30_2 = add i4 %select_ln27_6, i4 1

]]></Node>
<StgValue><ssdm name="add_ln30_2"/></StgValue>
</operation>

<operation id="3070" st_id="176" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2528" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln0 = br void %_Z13max_pooling2dILt27ELt27ELt32ELt13ELt13ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="177" st_id="177">

<operation id="3071" st_id="177" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2532" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
_Z6conv2dILt13ELt13ELt32ELt3ELt3ELt32ELt32ELt32ELt11ELt11ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit.preheader:0 %indvar_flatten215 = phi i10 %add_ln74_5, void %_Z6conv2dILt13ELt13ELt32ELt3ELt3ELt32ELt32ELt32ELt11ELt11ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit, i10 0, void %_Z6conv2dILt13ELt13ELt32ELt3ELt3ELt32ELt32ELt32ELt11ELt11ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit.preheader.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten215"/></StgValue>
</operation>

<operation id="3072" st_id="177" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2533" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
_Z6conv2dILt13ELt13ELt32ELt3ELt3ELt32ELt32ELt32ELt11ELt11ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit.preheader:1 %i_7 = phi i4 %select_ln74_9, void %_Z6conv2dILt13ELt13ELt32ELt3ELt3ELt32ELt32ELt32ELt11ELt11ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit, i4 0, void %_Z6conv2dILt13ELt13ELt32ELt3ELt3ELt32ELt32ELt32ELt11ELt11ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit.preheader.preheader

]]></Node>
<StgValue><ssdm name="i_7"/></StgValue>
</operation>

<operation id="3073" st_id="177" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2534" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
_Z6conv2dILt13ELt13ELt32ELt3ELt3ELt32ELt32ELt32ELt11ELt11ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit.preheader:2 %indvar_flatten187 = phi i9 %select_ln77_14, void %_Z6conv2dILt13ELt13ELt32ELt3ELt3ELt32ELt32ELt32ELt11ELt11ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit, i9 0, void %_Z6conv2dILt13ELt13ELt32ELt3ELt3ELt32ELt32ELt32ELt11ELt11ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit.preheader.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten187"/></StgValue>
</operation>

<operation id="3074" st_id="177" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2535" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
_Z6conv2dILt13ELt13ELt32ELt3ELt3ELt32ELt32ELt32ELt11ELt11ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit.preheader:3 %ii_6 = phi i4 %select_ln77_11, void %_Z6conv2dILt13ELt13ELt32ELt3ELt3ELt32ELt32ELt32ELt11ELt11ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit, i4 0, void %_Z6conv2dILt13ELt13ELt32ELt3ELt3ELt32ELt32ELt32ELt11ELt11ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit.preheader.preheader

]]></Node>
<StgValue><ssdm name="ii_6"/></StgValue>
</operation>

<operation id="3075" st_id="177" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2536" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
_Z6conv2dILt13ELt13ELt32ELt3ELt3ELt32ELt32ELt32ELt11ELt11ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit.preheader:4 %iii_7 = phi i6 %add_ln80_2, void %_Z6conv2dILt13ELt13ELt32ELt3ELt3ELt32ELt32ELt32ELt11ELt11ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit, i6 0, void %_Z6conv2dILt13ELt13ELt32ELt3ELt3ELt32ELt32ELt32ELt11ELt11ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit.preheader.preheader

]]></Node>
<StgValue><ssdm name="iii_7"/></StgValue>
</operation>

<operation id="3076" st_id="177" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2537" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_Z6conv2dILt13ELt13ELt32ELt3ELt3ELt32ELt32ELt32ELt11ELt11ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit.preheader:5 %add_ln74_5 = add i10 %indvar_flatten215, i10 1

]]></Node>
<StgValue><ssdm name="add_ln74_5"/></StgValue>
</operation>

<operation id="3077" st_id="177" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2538" bw="3" op_0_bw="3" op_1_bw="4" op_2_bw="32" op_3_bw="32">
<![CDATA[
_Z6conv2dILt13ELt13ELt32ELt3ELt3ELt32ELt32ELt32ELt11ELt11ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit.preheader:6 %tmp_28 = partselect i3 @_ssdm_op_PartSelect.i3.i4.i32.i32, i4 %ii_6, i32 1, i32 3

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="3078" st_id="177" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2539" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_Z6conv2dILt13ELt13ELt32ELt3ELt3ELt32ELt32ELt32ELt11ELt11ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit.preheader:7 %or_ln89_2 = or i4 %ii_6, i4 1

]]></Node>
<StgValue><ssdm name="or_ln89_2"/></StgValue>
</operation>

<operation id="3079" st_id="177" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2540" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
_Z6conv2dILt13ELt13ELt32ELt3ELt3ELt32ELt32ELt32ELt11ELt11ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit.preheader:8 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="3080" st_id="177" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2541" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
_Z6conv2dILt13ELt13ELt32ELt3ELt3ELt32ELt32ELt32ELt11ELt11ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit.preheader:9 %icmp_ln74_2 = icmp_eq  i10 %indvar_flatten215, i10 800

]]></Node>
<StgValue><ssdm name="icmp_ln74_2"/></StgValue>
</operation>

<operation id="3081" st_id="177" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2542" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_Z6conv2dILt13ELt13ELt32ELt3ELt3ELt32ELt32ELt32ELt11ELt11ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit.preheader:10 %br_ln74 = br i1 %icmp_ln74_2, void %_Z6conv2dILt13ELt13ELt32ELt3ELt3ELt32ELt32ELt32ELt11ELt11ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit, void %_Z13max_pooling2dILt11ELt11ELt32ELt5ELt5ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln74"/></StgValue>
</operation>

<operation id="3082" st_id="177" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2544" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_Z6conv2dILt13ELt13ELt32ELt3ELt3ELt32ELt32ELt32ELt11ELt11ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit:0 %add_ln74_2 = add i4 %i_7, i4 2

]]></Node>
<StgValue><ssdm name="add_ln74_2"/></StgValue>
</operation>

<operation id="3083" st_id="177" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2547" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
_Z6conv2dILt13ELt13ELt32ELt3ELt3ELt32ELt32ELt32ELt11ELt11ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit:3 %icmp_ln77_2 = icmp_eq  i9 %indvar_flatten187, i9 160

]]></Node>
<StgValue><ssdm name="icmp_ln77_2"/></StgValue>
</operation>

<operation id="3084" st_id="177" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2548" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
_Z6conv2dILt13ELt13ELt32ELt3ELt3ELt32ELt32ELt32ELt11ELt11ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit:4 %select_ln74_8 = select i1 %icmp_ln77_2, i4 0, i4 %ii_6

]]></Node>
<StgValue><ssdm name="select_ln74_8"/></StgValue>
</operation>

<operation id="3085" st_id="177" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2549" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
_Z6conv2dILt13ELt13ELt32ELt3ELt3ELt32ELt32ELt32ELt11ELt11ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit:5 %select_ln74_9 = select i1 %icmp_ln77_2, i4 %add_ln74_2, i4 %i_7

]]></Node>
<StgValue><ssdm name="select_ln74_9"/></StgValue>
</operation>

<operation id="3086" st_id="177" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2550" bw="8" op_0_bw="4">
<![CDATA[
_Z6conv2dILt13ELt13ELt32ELt3ELt3ELt32ELt32ELt32ELt11ELt11ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit:6 %zext_ln89_23 = zext i4 %select_ln74_9

]]></Node>
<StgValue><ssdm name="zext_ln89_23"/></StgValue>
</operation>

<operation id="3087" st_id="177" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2551" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_Z6conv2dILt13ELt13ELt32ELt3ELt3ELt32ELt32ELt32ELt11ELt11ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit:7 %mul_ln89_4 = mul i8 %zext_ln89_23, i8 11

]]></Node>
<StgValue><ssdm name="mul_ln89_4"/></StgValue>
</operation>

<operation id="3088" st_id="177" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2552" bw="3" op_0_bw="3" op_1_bw="4" op_2_bw="32" op_3_bw="32">
<![CDATA[
_Z6conv2dILt13ELt13ELt32ELt3ELt3ELt32ELt32ELt32ELt11ELt11ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit:8 %p_cast203_mid2_v = partselect i3 @_ssdm_op_PartSelect.i3.i4.i32.i32, i4 %select_ln74_9, i32 1, i32 3

]]></Node>
<StgValue><ssdm name="p_cast203_mid2_v"/></StgValue>
</operation>

<operation id="3089" st_id="177" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2553" bw="5" op_0_bw="3">
<![CDATA[
_Z6conv2dILt13ELt13ELt32ELt3ELt3ELt32ELt32ELt32ELt11ELt11ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit:9 %zext_ln96_6 = zext i3 %p_cast203_mid2_v

]]></Node>
<StgValue><ssdm name="zext_ln96_6"/></StgValue>
</operation>

<operation id="3090" st_id="177" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2554" bw="5" op_0_bw="5" op_1_bw="3" op_2_bw="2">
<![CDATA[
_Z6conv2dILt13ELt13ELt32ELt3ELt3ELt32ELt32ELt32ELt11ELt11ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit:10 %tmp_30 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %p_cast203_mid2_v, i2 0

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="3091" st_id="177" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2555" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_Z6conv2dILt13ELt13ELt32ELt3ELt3ELt32ELt32ELt32ELt11ELt11ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit:11 %add_ln96_4 = add i5 %tmp_30, i5 %zext_ln96_6

]]></Node>
<StgValue><ssdm name="add_ln96_4"/></StgValue>
</operation>

<operation id="3092" st_id="177" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2559" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
_Z6conv2dILt13ELt13ELt32ELt3ELt3ELt32ELt32ELt32ELt11ELt11ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit:15 %select_ln74_10 = select i1 %icmp_ln77_2, i3 0, i3 %tmp_28

]]></Node>
<StgValue><ssdm name="select_ln74_10"/></StgValue>
</operation>

<operation id="3093" st_id="177" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2560" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
_Z6conv2dILt13ELt13ELt32ELt3ELt3ELt32ELt32ELt32ELt11ELt11ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit:16 %select_ln74_11 = select i1 %icmp_ln77_2, i4 1, i4 %or_ln89_2

]]></Node>
<StgValue><ssdm name="select_ln74_11"/></StgValue>
</operation>

<operation id="3094" st_id="177" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2562" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_Z6conv2dILt13ELt13ELt32ELt3ELt3ELt32ELt32ELt32ELt11ELt11ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit:18 %xor_ln74_2 = xor i1 %icmp_ln77_2, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln74_2"/></StgValue>
</operation>

<operation id="3095" st_id="177" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2563" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
_Z6conv2dILt13ELt13ELt32ELt3ELt3ELt32ELt32ELt32ELt11ELt11ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit:19 %icmp_ln80_2 = icmp_eq  i6 %iii_7, i6 32

]]></Node>
<StgValue><ssdm name="icmp_ln80_2"/></StgValue>
</operation>

<operation id="3096" st_id="177" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2564" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_Z6conv2dILt13ELt13ELt32ELt3ELt3ELt32ELt32ELt32ELt11ELt11ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit:20 %and_ln74_2 = and i1 %icmp_ln80_2, i1 %xor_ln74_2

]]></Node>
<StgValue><ssdm name="and_ln74_2"/></StgValue>
</operation>

<operation id="3097" st_id="177" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2565" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_Z6conv2dILt13ELt13ELt32ELt3ELt3ELt32ELt32ELt32ELt11ELt11ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit:21 %add_ln77_2 = add i4 %select_ln74_8, i4 2

]]></Node>
<StgValue><ssdm name="add_ln77_2"/></StgValue>
</operation>

<operation id="3098" st_id="177" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2567" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_Z6conv2dILt13ELt13ELt32ELt3ELt3ELt32ELt32ELt32ELt11ELt11ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit:23 %or_ln77_2 = or i1 %and_ln74_2, i1 %icmp_ln77_2

]]></Node>
<StgValue><ssdm name="or_ln77_2"/></StgValue>
</operation>

<operation id="3099" st_id="177" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2568" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
_Z6conv2dILt13ELt13ELt32ELt3ELt3ELt32ELt32ELt32ELt11ELt11ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit:24 %select_ln77_10 = select i1 %or_ln77_2, i6 0, i6 %iii_7

]]></Node>
<StgValue><ssdm name="select_ln77_10"/></StgValue>
</operation>

<operation id="3100" st_id="177" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2569" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
_Z6conv2dILt13ELt13ELt32ELt3ELt3ELt32ELt32ELt32ELt11ELt11ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit:25 %select_ln77_11 = select i1 %and_ln74_2, i4 %add_ln77_2, i4 %select_ln74_8

]]></Node>
<StgValue><ssdm name="select_ln77_11"/></StgValue>
</operation>

<operation id="3101" st_id="177" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2570" bw="7" op_0_bw="8">
<![CDATA[
_Z6conv2dILt13ELt13ELt32ELt3ELt3ELt32ELt32ELt32ELt11ELt11ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit:26 %trunc_ln89 = trunc i8 %mul_ln89_4

]]></Node>
<StgValue><ssdm name="trunc_ln89"/></StgValue>
</operation>

<operation id="3102" st_id="177" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2571" bw="7" op_0_bw="4">
<![CDATA[
_Z6conv2dILt13ELt13ELt32ELt3ELt3ELt32ELt32ELt32ELt11ELt11ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit:27 %zext_ln89_25 = zext i4 %select_ln77_11

]]></Node>
<StgValue><ssdm name="zext_ln89_25"/></StgValue>
</operation>

<operation id="3103" st_id="177" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2572" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
_Z6conv2dILt13ELt13ELt32ELt3ELt3ELt32ELt32ELt32ELt11ELt11ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit:28 %add_ln89_16 = add i7 %trunc_ln89, i7 %zext_ln89_25

]]></Node>
<StgValue><ssdm name="add_ln89_16"/></StgValue>
</operation>

<operation id="3104" st_id="177" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2573" bw="12" op_0_bw="12" op_1_bw="7" op_2_bw="5">
<![CDATA[
_Z6conv2dILt13ELt13ELt32ELt3ELt3ELt32ELt32ELt32ELt11ELt11ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit:29 %tmp_61_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i7.i5, i7 %add_ln89_16, i5 0

]]></Node>
<StgValue><ssdm name="tmp_61_cast"/></StgValue>
</operation>

<operation id="3105" st_id="177" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2578" bw="3" op_0_bw="3" op_1_bw="4" op_2_bw="32" op_3_bw="32">
<![CDATA[
_Z6conv2dILt13ELt13ELt32ELt3ELt3ELt32ELt32ELt32ELt11ELt11ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit:34 %p_mid2 = partselect i3 @_ssdm_op_PartSelect.i3.i4.i32.i32, i4 %add_ln77_2, i32 1, i32 3

]]></Node>
<StgValue><ssdm name="p_mid2"/></StgValue>
</operation>

<operation id="3106" st_id="177" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2579" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
_Z6conv2dILt13ELt13ELt32ELt3ELt3ELt32ELt32ELt32ELt11ELt11ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit:35 %select_ln77_12 = select i1 %and_ln74_2, i3 %p_mid2, i3 %select_ln74_10

]]></Node>
<StgValue><ssdm name="select_ln77_12"/></StgValue>
</operation>

<operation id="3107" st_id="177" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2580" bw="5" op_0_bw="3">
<![CDATA[
_Z6conv2dILt13ELt13ELt32ELt3ELt3ELt32ELt32ELt32ELt11ELt11ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit:36 %zext_ln96_7 = zext i3 %select_ln77_12

]]></Node>
<StgValue><ssdm name="zext_ln96_7"/></StgValue>
</operation>

<operation id="3108" st_id="177" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2581" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_Z6conv2dILt13ELt13ELt32ELt3ELt3ELt32ELt32ELt32ELt11ELt11ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit:37 %add_ln96_5 = add i5 %add_ln96_4, i5 %zext_ln96_7

]]></Node>
<StgValue><ssdm name="add_ln96_5"/></StgValue>
</operation>

<operation id="3109" st_id="177" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2583" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_Z6conv2dILt13ELt13ELt32ELt3ELt3ELt32ELt32ELt32ELt11ELt11ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit:39 %or_ln89_5 = or i4 %add_ln77_2, i4 1

]]></Node>
<StgValue><ssdm name="or_ln89_5"/></StgValue>
</operation>

<operation id="3110" st_id="177" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2584" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
_Z6conv2dILt13ELt13ELt32ELt3ELt3ELt32ELt32ELt32ELt11ELt11ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit:40 %select_ln77_13 = select i1 %and_ln74_2, i4 %or_ln89_5, i4 %select_ln74_11

]]></Node>
<StgValue><ssdm name="select_ln77_13"/></StgValue>
</operation>

<operation id="3111" st_id="177" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2585" bw="7" op_0_bw="8">
<![CDATA[
_Z6conv2dILt13ELt13ELt32ELt3ELt3ELt32ELt32ELt32ELt11ELt11ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit:41 %trunc_ln89_2 = trunc i8 %mul_ln89_4

]]></Node>
<StgValue><ssdm name="trunc_ln89_2"/></StgValue>
</operation>

<operation id="3112" st_id="177" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2586" bw="7" op_0_bw="4">
<![CDATA[
_Z6conv2dILt13ELt13ELt32ELt3ELt3ELt32ELt32ELt32ELt11ELt11ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit:42 %zext_ln89_27 = zext i4 %select_ln77_13

]]></Node>
<StgValue><ssdm name="zext_ln89_27"/></StgValue>
</operation>

<operation id="3113" st_id="177" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2587" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
_Z6conv2dILt13ELt13ELt32ELt3ELt3ELt32ELt32ELt32ELt11ELt11ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit:43 %add_ln89_18 = add i7 %trunc_ln89_2, i7 %zext_ln89_27

]]></Node>
<StgValue><ssdm name="add_ln89_18"/></StgValue>
</operation>

<operation id="3114" st_id="177" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2588" bw="12" op_0_bw="12" op_1_bw="7" op_2_bw="5">
<![CDATA[
_Z6conv2dILt13ELt13ELt32ELt3ELt3ELt32ELt32ELt32ELt11ELt11ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit:44 %tmp_67_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i7.i5, i7 %add_ln89_18, i5 0

]]></Node>
<StgValue><ssdm name="tmp_67_cast"/></StgValue>
</operation>

<operation id="3115" st_id="177" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2595" bw="12" op_0_bw="6">
<![CDATA[
_Z6conv2dILt13ELt13ELt32ELt3ELt3ELt32ELt32ELt32ELt11ELt11ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit:51 %zext_ln89_30 = zext i6 %select_ln77_10

]]></Node>
<StgValue><ssdm name="zext_ln89_30"/></StgValue>
</operation>

<operation id="3116" st_id="177" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2596" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_Z6conv2dILt13ELt13ELt32ELt3ELt3ELt32ELt32ELt32ELt11ELt11ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit:52 %add_ln89_20 = add i12 %tmp_61_cast, i12 %zext_ln89_30

]]></Node>
<StgValue><ssdm name="add_ln89_20"/></StgValue>
</operation>

<operation id="3117" st_id="177" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2597" bw="64" op_0_bw="12">
<![CDATA[
_Z6conv2dILt13ELt13ELt32ELt3ELt3ELt32ELt32ELt32ELt11ELt11ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit:53 %zext_ln89_31 = zext i12 %add_ln89_20

]]></Node>
<StgValue><ssdm name="zext_ln89_31"/></StgValue>
</operation>

<operation id="3118" st_id="177" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2598" bw="12" op_0_bw="21" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z6conv2dILt13ELt13ELt32ELt3ELt3ELt32ELt32ELt32ELt11ELt11ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit:54 %layer_6_out_V_addr_2 = getelementptr i21 %layer_6_out_V, i64 0, i64 %zext_ln89_31

]]></Node>
<StgValue><ssdm name="layer_6_out_V_addr_2"/></StgValue>
</operation>

<operation id="3119" st_id="177" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2599" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_Z6conv2dILt13ELt13ELt32ELt3ELt3ELt32ELt32ELt32ELt11ELt11ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit:55 %add_ln89_21 = add i12 %tmp_67_cast, i12 %zext_ln89_30

]]></Node>
<StgValue><ssdm name="add_ln89_21"/></StgValue>
</operation>

<operation id="3120" st_id="177" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2600" bw="64" op_0_bw="12">
<![CDATA[
_Z6conv2dILt13ELt13ELt32ELt3ELt3ELt32ELt32ELt32ELt11ELt11ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit:56 %zext_ln89_32 = zext i12 %add_ln89_21

]]></Node>
<StgValue><ssdm name="zext_ln89_32"/></StgValue>
</operation>

<operation id="3121" st_id="177" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2601" bw="12" op_0_bw="21" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z6conv2dILt13ELt13ELt32ELt3ELt3ELt32ELt32ELt32ELt11ELt11ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit:57 %layer_6_out_V_addr_3 = getelementptr i21 %layer_6_out_V, i64 0, i64 %zext_ln89_32

]]></Node>
<StgValue><ssdm name="layer_6_out_V_addr_3"/></StgValue>
</operation>

<operation id="3122" st_id="177" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2612" bw="21" op_0_bw="12">
<![CDATA[
_Z6conv2dILt13ELt13ELt32ELt3ELt3ELt32ELt32ELt32ELt11ELt11ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit:68 %layer_6_out_V_load_1 = load i12 %layer_6_out_V_addr_2

]]></Node>
<StgValue><ssdm name="layer_6_out_V_load_1"/></StgValue>
</operation>

<operation id="3123" st_id="177" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2617" bw="21" op_0_bw="12">
<![CDATA[
_Z6conv2dILt13ELt13ELt32ELt3ELt3ELt32ELt32ELt32ELt11ELt11ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit:73 %layer_6_out_V_load_2 = load i12 %layer_6_out_V_addr_3

]]></Node>
<StgValue><ssdm name="layer_6_out_V_load_2"/></StgValue>
</operation>

<operation id="3124" st_id="177" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2628" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_Z6conv2dILt13ELt13ELt32ELt3ELt3ELt32ELt32ELt32ELt11ELt11ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit:84 %add_ln77_5 = add i9 %indvar_flatten187, i9 1

]]></Node>
<StgValue><ssdm name="add_ln77_5"/></StgValue>
</operation>
</state>

<state id="178" st_id="178">

<operation id="3125" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2556" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_Z6conv2dILt13ELt13ELt32ELt3ELt3ELt32ELt32ELt32ELt11ELt11ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit:12 %or_ln74_2 = or i4 %select_ln74_9, i4 1

]]></Node>
<StgValue><ssdm name="or_ln74_2"/></StgValue>
</operation>

<operation id="3126" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2557" bw="8" op_0_bw="4">
<![CDATA[
_Z6conv2dILt13ELt13ELt32ELt3ELt3ELt32ELt32ELt32ELt11ELt11ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit:13 %zext_ln89_24 = zext i4 %or_ln74_2

]]></Node>
<StgValue><ssdm name="zext_ln89_24"/></StgValue>
</operation>

<operation id="3127" st_id="178" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2558" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_Z6conv2dILt13ELt13ELt32ELt3ELt3ELt32ELt32ELt32ELt11ELt11ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit:14 %mul_ln89_5 = mul i8 %zext_ln89_24, i8 11

]]></Node>
<StgValue><ssdm name="mul_ln89_5"/></StgValue>
</operation>

<operation id="3128" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2574" bw="7" op_0_bw="8">
<![CDATA[
_Z6conv2dILt13ELt13ELt32ELt3ELt3ELt32ELt32ELt32ELt11ELt11ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit:30 %trunc_ln89_1 = trunc i8 %mul_ln89_5

]]></Node>
<StgValue><ssdm name="trunc_ln89_1"/></StgValue>
</operation>

<operation id="3129" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2575" bw="7" op_0_bw="4">
<![CDATA[
_Z6conv2dILt13ELt13ELt32ELt3ELt3ELt32ELt32ELt32ELt11ELt11ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit:31 %zext_ln89_26 = zext i4 %select_ln77_11

]]></Node>
<StgValue><ssdm name="zext_ln89_26"/></StgValue>
</operation>

<operation id="3130" st_id="178" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2576" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
_Z6conv2dILt13ELt13ELt32ELt3ELt3ELt32ELt32ELt32ELt11ELt11ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit:32 %add_ln89_17 = add i7 %trunc_ln89_1, i7 %zext_ln89_26

]]></Node>
<StgValue><ssdm name="add_ln89_17"/></StgValue>
</operation>

<operation id="3131" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2577" bw="12" op_0_bw="12" op_1_bw="7" op_2_bw="5">
<![CDATA[
_Z6conv2dILt13ELt13ELt32ELt3ELt3ELt32ELt32ELt32ELt11ELt11ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit:33 %tmp_63_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i7.i5, i7 %add_ln89_17, i5 0

]]></Node>
<StgValue><ssdm name="tmp_63_cast"/></StgValue>
</operation>

<operation id="3132" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2582" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
_Z6conv2dILt13ELt13ELt32ELt3ELt3ELt32ELt32ELt32ELt11ELt11ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit:38 %tmp_65_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %add_ln96_5, i5 0

]]></Node>
<StgValue><ssdm name="tmp_65_cast"/></StgValue>
</operation>

<operation id="3133" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2589" bw="7" op_0_bw="8">
<![CDATA[
_Z6conv2dILt13ELt13ELt32ELt3ELt3ELt32ELt32ELt32ELt11ELt11ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit:45 %trunc_ln89_3 = trunc i8 %mul_ln89_5

]]></Node>
<StgValue><ssdm name="trunc_ln89_3"/></StgValue>
</operation>

<operation id="3134" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2590" bw="7" op_0_bw="4">
<![CDATA[
_Z6conv2dILt13ELt13ELt32ELt3ELt3ELt32ELt32ELt32ELt11ELt11ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit:46 %zext_ln89_28 = zext i4 %select_ln77_13

]]></Node>
<StgValue><ssdm name="zext_ln89_28"/></StgValue>
</operation>

<operation id="3135" st_id="178" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2591" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
_Z6conv2dILt13ELt13ELt32ELt3ELt3ELt32ELt32ELt32ELt11ELt11ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit:47 %add_ln89_19 = add i7 %trunc_ln89_3, i7 %zext_ln89_28

]]></Node>
<StgValue><ssdm name="add_ln89_19"/></StgValue>
</operation>

<operation id="3136" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2592" bw="12" op_0_bw="12" op_1_bw="7" op_2_bw="5">
<![CDATA[
_Z6conv2dILt13ELt13ELt32ELt3ELt3ELt32ELt32ELt32ELt11ELt11ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit:48 %tmp_69_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i7.i5, i7 %add_ln89_19, i5 0

]]></Node>
<StgValue><ssdm name="tmp_69_cast"/></StgValue>
</operation>

<operation id="3137" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2594" bw="10" op_0_bw="6">
<![CDATA[
_Z6conv2dILt13ELt13ELt32ELt3ELt3ELt32ELt32ELt32ELt11ELt11ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit:50 %zext_ln89_29 = zext i6 %select_ln77_10

]]></Node>
<StgValue><ssdm name="zext_ln89_29"/></StgValue>
</operation>

<operation id="3138" st_id="178" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2602" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_Z6conv2dILt13ELt13ELt32ELt3ELt3ELt32ELt32ELt32ELt11ELt11ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit:58 %add_ln89_22 = add i12 %tmp_63_cast, i12 %zext_ln89_30

]]></Node>
<StgValue><ssdm name="add_ln89_22"/></StgValue>
</operation>

<operation id="3139" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2603" bw="64" op_0_bw="12">
<![CDATA[
_Z6conv2dILt13ELt13ELt32ELt3ELt3ELt32ELt32ELt32ELt11ELt11ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit:59 %zext_ln89_33 = zext i12 %add_ln89_22

]]></Node>
<StgValue><ssdm name="zext_ln89_33"/></StgValue>
</operation>

<operation id="3140" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2604" bw="12" op_0_bw="21" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z6conv2dILt13ELt13ELt32ELt3ELt3ELt32ELt32ELt32ELt11ELt11ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit:60 %layer_6_out_V_addr_4 = getelementptr i21 %layer_6_out_V, i64 0, i64 %zext_ln89_33

]]></Node>
<StgValue><ssdm name="layer_6_out_V_addr_4"/></StgValue>
</operation>

<operation id="3141" st_id="178" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2605" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_Z6conv2dILt13ELt13ELt32ELt3ELt3ELt32ELt32ELt32ELt11ELt11ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit:61 %add_ln89_23 = add i12 %tmp_69_cast, i12 %zext_ln89_30

]]></Node>
<StgValue><ssdm name="add_ln89_23"/></StgValue>
</operation>

<operation id="3142" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2606" bw="64" op_0_bw="12">
<![CDATA[
_Z6conv2dILt13ELt13ELt32ELt3ELt3ELt32ELt32ELt32ELt11ELt11ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit:62 %zext_ln89_34 = zext i12 %add_ln89_23

]]></Node>
<StgValue><ssdm name="zext_ln89_34"/></StgValue>
</operation>

<operation id="3143" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2607" bw="12" op_0_bw="21" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z6conv2dILt13ELt13ELt32ELt3ELt3ELt32ELt32ELt32ELt11ELt11ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit:63 %layer_6_out_V_addr_5 = getelementptr i21 %layer_6_out_V, i64 0, i64 %zext_ln89_34

]]></Node>
<StgValue><ssdm name="layer_6_out_V_addr_5"/></StgValue>
</operation>

<operation id="3144" st_id="178" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2608" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_Z6conv2dILt13ELt13ELt32ELt3ELt3ELt32ELt32ELt32ELt11ELt11ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit:64 %add_ln96_6 = add i10 %tmp_65_cast, i10 %zext_ln89_29

]]></Node>
<StgValue><ssdm name="add_ln96_6"/></StgValue>
</operation>

<operation id="3145" st_id="178" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2612" bw="21" op_0_bw="12">
<![CDATA[
_Z6conv2dILt13ELt13ELt32ELt3ELt3ELt32ELt32ELt32ELt11ELt11ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit:68 %layer_6_out_V_load_1 = load i12 %layer_6_out_V_addr_2

]]></Node>
<StgValue><ssdm name="layer_6_out_V_load_1"/></StgValue>
</operation>

<operation id="3146" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2613" bw="20" op_0_bw="21">
<![CDATA[
_Z6conv2dILt13ELt13ELt32ELt3ELt3ELt32ELt32ELt32ELt11ELt11ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit:69 %trunc_ln1494_2 = trunc i21 %layer_6_out_V_load_1

]]></Node>
<StgValue><ssdm name="trunc_ln1494_2"/></StgValue>
</operation>

<operation id="3147" st_id="178" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2614" bw="1" op_0_bw="21" op_1_bw="21">
<![CDATA[
_Z6conv2dILt13ELt13ELt32ELt3ELt3ELt32ELt32ELt32ELt11ELt11ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit:70 %icmp_ln1494_8 = icmp_sgt  i21 %layer_6_out_V_load_1, i21 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_8"/></StgValue>
</operation>

<operation id="3148" st_id="178" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2615" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
_Z6conv2dILt13ELt13ELt32ELt3ELt3ELt32ELt32ELt32ELt11ELt11ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit:71 %select_ln90_8 = select i1 %icmp_ln1494_8, i20 %trunc_ln1494_2, i20 0

]]></Node>
<StgValue><ssdm name="select_ln90_8"/></StgValue>
</operation>

<operation id="3149" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2616" bw="21" op_0_bw="20">
<![CDATA[
_Z6conv2dILt13ELt13ELt32ELt3ELt3ELt32ELt32ELt32ELt11ELt11ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit:72 %zext_ln89_5 = zext i20 %select_ln90_8

]]></Node>
<StgValue><ssdm name="zext_ln89_5"/></StgValue>
</operation>

<operation id="3150" st_id="178" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2617" bw="21" op_0_bw="12">
<![CDATA[
_Z6conv2dILt13ELt13ELt32ELt3ELt3ELt32ELt32ELt32ELt11ELt11ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit:73 %layer_6_out_V_load_2 = load i12 %layer_6_out_V_addr_3

]]></Node>
<StgValue><ssdm name="layer_6_out_V_load_2"/></StgValue>
</operation>

<operation id="3151" st_id="178" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2618" bw="1" op_0_bw="21" op_1_bw="21">
<![CDATA[
_Z6conv2dILt13ELt13ELt32ELt3ELt3ELt32ELt32ELt32ELt11ELt11ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit:74 %icmp_ln1494_9 = icmp_sgt  i21 %layer_6_out_V_load_2, i21 %zext_ln89_5

]]></Node>
<StgValue><ssdm name="icmp_ln1494_9"/></StgValue>
</operation>

<operation id="3152" st_id="178" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2619" bw="21" op_0_bw="1" op_1_bw="21" op_2_bw="21">
<![CDATA[
_Z6conv2dILt13ELt13ELt32ELt3ELt3ELt32ELt32ELt32ELt11ELt11ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit:75 %select_ln90_9 = select i1 %icmp_ln1494_9, i21 %layer_6_out_V_load_2, i21 %zext_ln89_5

]]></Node>
<StgValue><ssdm name="select_ln90_9"/></StgValue>
</operation>

<operation id="3153" st_id="178" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2620" bw="21" op_0_bw="12">
<![CDATA[
_Z6conv2dILt13ELt13ELt32ELt3ELt3ELt32ELt32ELt32ELt11ELt11ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit:76 %layer_6_out_V_load_3 = load i12 %layer_6_out_V_addr_4

]]></Node>
<StgValue><ssdm name="layer_6_out_V_load_3"/></StgValue>
</operation>

<operation id="3154" st_id="178" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2623" bw="21" op_0_bw="12">
<![CDATA[
_Z6conv2dILt13ELt13ELt32ELt3ELt3ELt32ELt32ELt32ELt11ELt11ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit:79 %layer_6_out_V_load_4 = load i12 %layer_6_out_V_addr_5

]]></Node>
<StgValue><ssdm name="layer_6_out_V_load_4"/></StgValue>
</operation>

<operation id="3155" st_id="178" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2627" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_Z6conv2dILt13ELt13ELt32ELt3ELt3ELt32ELt32ELt32ELt11ELt11ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit:83 %add_ln80_2 = add i6 %select_ln77_10, i6 1

]]></Node>
<StgValue><ssdm name="add_ln80_2"/></StgValue>
</operation>

<operation id="3156" st_id="178" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2629" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
_Z6conv2dILt13ELt13ELt32ELt3ELt3ELt32ELt32ELt32ELt11ELt11ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit:85 %select_ln77_14 = select i1 %icmp_ln77_2, i9 1, i9 %add_ln77_5

]]></Node>
<StgValue><ssdm name="select_ln77_14"/></StgValue>
</operation>
</state>

<state id="179" st_id="179">

<operation id="3157" st_id="179" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2545" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_Z6conv2dILt13ELt13ELt32ELt3ELt3ELt32ELt32ELt32ELt11ELt11ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit:1 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @max_pooling2d1_max_pooling2d2_max_pooling2d3_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="3158" st_id="179" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2546" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
_Z6conv2dILt13ELt13ELt32ELt3ELt3ELt32ELt32ELt32ELt11ELt11ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit:2 %empty_82 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 800, i64 800, i64 800

]]></Node>
<StgValue><ssdm name="empty_82"/></StgValue>
</operation>

<operation id="3159" st_id="179" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2561" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
_Z6conv2dILt13ELt13ELt32ELt3ELt3ELt32ELt32ELt32ELt11ELt11ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit:17 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="3160" st_id="179" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2566" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_Z6conv2dILt13ELt13ELt32ELt3ELt3ELt32ELt32ELt32ELt11ELt11ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit:22 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @max_pooling2d2_max_pooling2d3_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="3161" st_id="179" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2593" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
_Z6conv2dILt13ELt13ELt32ELt3ELt3ELt32ELt32ELt32ELt11ELt11ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit:49 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="3162" st_id="179" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2609" bw="64" op_0_bw="10">
<![CDATA[
_Z6conv2dILt13ELt13ELt32ELt3ELt3ELt32ELt32ELt32ELt11ELt11ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit:65 %zext_ln96_8 = zext i10 %add_ln96_6

]]></Node>
<StgValue><ssdm name="zext_ln96_8"/></StgValue>
</operation>

<operation id="3163" st_id="179" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2610" bw="10" op_0_bw="21" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z6conv2dILt13ELt13ELt32ELt3ELt3ELt32ELt32ELt32ELt11ELt11ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit:66 %layer_7_out_V_addr = getelementptr i21 %layer_7_out_V, i64 0, i64 %zext_ln96_8

]]></Node>
<StgValue><ssdm name="layer_7_out_V_addr"/></StgValue>
</operation>

<operation id="3164" st_id="179" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2611" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_Z6conv2dILt13ELt13ELt32ELt3ELt3ELt32ELt32ELt32ELt11ELt11ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit:67 %specloopname_ln80 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7

]]></Node>
<StgValue><ssdm name="specloopname_ln80"/></StgValue>
</operation>

<operation id="3165" st_id="179" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2620" bw="21" op_0_bw="12">
<![CDATA[
_Z6conv2dILt13ELt13ELt32ELt3ELt3ELt32ELt32ELt32ELt11ELt11ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit:76 %layer_6_out_V_load_3 = load i12 %layer_6_out_V_addr_4

]]></Node>
<StgValue><ssdm name="layer_6_out_V_load_3"/></StgValue>
</operation>

<operation id="3166" st_id="179" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2621" bw="1" op_0_bw="21" op_1_bw="21">
<![CDATA[
_Z6conv2dILt13ELt13ELt32ELt3ELt3ELt32ELt32ELt32ELt11ELt11ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit:77 %icmp_ln1494_10 = icmp_sgt  i21 %layer_6_out_V_load_3, i21 %select_ln90_9

]]></Node>
<StgValue><ssdm name="icmp_ln1494_10"/></StgValue>
</operation>

<operation id="3167" st_id="179" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2622" bw="21" op_0_bw="1" op_1_bw="21" op_2_bw="21">
<![CDATA[
_Z6conv2dILt13ELt13ELt32ELt3ELt3ELt32ELt32ELt32ELt11ELt11ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit:78 %select_ln90_10 = select i1 %icmp_ln1494_10, i21 %layer_6_out_V_load_3, i21 %select_ln90_9

]]></Node>
<StgValue><ssdm name="select_ln90_10"/></StgValue>
</operation>

<operation id="3168" st_id="179" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2623" bw="21" op_0_bw="12">
<![CDATA[
_Z6conv2dILt13ELt13ELt32ELt3ELt3ELt32ELt32ELt32ELt11ELt11ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit:79 %layer_6_out_V_load_4 = load i12 %layer_6_out_V_addr_5

]]></Node>
<StgValue><ssdm name="layer_6_out_V_load_4"/></StgValue>
</operation>

<operation id="3169" st_id="179" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2624" bw="1" op_0_bw="21" op_1_bw="21">
<![CDATA[
_Z6conv2dILt13ELt13ELt32ELt3ELt3ELt32ELt32ELt32ELt11ELt11ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit:80 %icmp_ln1494_11 = icmp_sgt  i21 %layer_6_out_V_load_4, i21 %select_ln90_10

]]></Node>
<StgValue><ssdm name="icmp_ln1494_11"/></StgValue>
</operation>

<operation id="3170" st_id="179" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2625" bw="21" op_0_bw="1" op_1_bw="21" op_2_bw="21">
<![CDATA[
_Z6conv2dILt13ELt13ELt32ELt3ELt3ELt32ELt32ELt32ELt11ELt11ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit:81 %select_ln90_11 = select i1 %icmp_ln1494_11, i21 %layer_6_out_V_load_4, i21 %select_ln90_10

]]></Node>
<StgValue><ssdm name="select_ln90_11"/></StgValue>
</operation>

<operation id="3171" st_id="179" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2626" bw="0" op_0_bw="21" op_1_bw="10">
<![CDATA[
_Z6conv2dILt13ELt13ELt32ELt3ELt3ELt32ELt32ELt32ELt11ELt11ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit:82 %store_ln96 = store i21 %select_ln90_11, i10 %layer_7_out_V_addr

]]></Node>
<StgValue><ssdm name="store_ln96"/></StgValue>
</operation>

<operation id="3172" st_id="179" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2630" bw="0" op_0_bw="0">
<![CDATA[
_Z6conv2dILt13ELt13ELt32ELt3ELt3ELt32ELt32ELt32ELt11ELt11ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit:86 %br_ln0 = br void %_Z6conv2dILt13ELt13ELt32ELt3ELt3ELt32ELt32ELt32ELt11ELt11ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="180" st_id="180">

<operation id="3173" st_id="180" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2632" bw="0" op_0_bw="0">
<![CDATA[
_Z13max_pooling2dILt11ELt11ELt32ELt5ELt5ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit.preheader.preheader:0 %br_ln109 = br void %_Z13max_pooling2dILt11ELt11ELt32ELt5ELt5ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit.preheader

]]></Node>
<StgValue><ssdm name="br_ln109"/></StgValue>
</operation>
</state>

<state id="181" st_id="181">

<operation id="3174" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2634" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
_Z13max_pooling2dILt11ELt11ELt32ELt5ELt5ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit.preheader:0 %indvar_flatten237 = phi i10 %add_ln109_1, void %_Z13max_pooling2dILt11ELt11ELt32ELt5ELt5ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit, i10 0, void %_Z13max_pooling2dILt11ELt11ELt32ELt5ELt5ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit.preheader.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten237"/></StgValue>
</operation>

<operation id="3175" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2635" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
_Z13max_pooling2dILt11ELt11ELt32ELt5ELt5ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit.preheader:1 %i_9 = phi i3 %select_ln109_1, void %_Z13max_pooling2dILt11ELt11ELt32ELt5ELt5ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit, i3 0, void %_Z13max_pooling2dILt11ELt11ELt32ELt5ELt5ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit.preheader.preheader

]]></Node>
<StgValue><ssdm name="i_9"/></StgValue>
</operation>

<operation id="3176" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2636" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
_Z13max_pooling2dILt11ELt11ELt32ELt5ELt5ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit.preheader:2 %indvar_flatten223 = phi i9 %select_ln110_2, void %_Z13max_pooling2dILt11ELt11ELt32ELt5ELt5ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit, i9 0, void %_Z13max_pooling2dILt11ELt11ELt32ELt5ELt5ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit.preheader.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten223"/></StgValue>
</operation>

<operation id="3177" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2637" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
_Z13max_pooling2dILt11ELt11ELt32ELt5ELt5ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit.preheader:3 %ii_7 = phi i3 %select_ln110_1, void %_Z13max_pooling2dILt11ELt11ELt32ELt5ELt5ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit, i3 0, void %_Z13max_pooling2dILt11ELt11ELt32ELt5ELt5ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit.preheader.preheader

]]></Node>
<StgValue><ssdm name="ii_7"/></StgValue>
</operation>

<operation id="3178" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2638" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
_Z13max_pooling2dILt11ELt11ELt32ELt5ELt5ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit.preheader:4 %iii_8 = phi i6 %add_ln111, void %_Z13max_pooling2dILt11ELt11ELt32ELt5ELt5ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit, i6 0, void %_Z13max_pooling2dILt11ELt11ELt32ELt5ELt5ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit.preheader.preheader

]]></Node>
<StgValue><ssdm name="iii_8"/></StgValue>
</operation>

<operation id="3179" st_id="181" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2639" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_Z13max_pooling2dILt11ELt11ELt32ELt5ELt5ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit.preheader:5 %add_ln109_1 = add i10 %indvar_flatten237, i10 1

]]></Node>
<StgValue><ssdm name="add_ln109_1"/></StgValue>
</operation>

<operation id="3180" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2640" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
_Z13max_pooling2dILt11ELt11ELt32ELt5ELt5ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit.preheader:6 %p_shl3 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i3.i7, i3 %i_9, i7 0

]]></Node>
<StgValue><ssdm name="p_shl3"/></StgValue>
</operation>

<operation id="3181" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2641" bw="8" op_0_bw="8" op_1_bw="3" op_2_bw="5">
<![CDATA[
_Z13max_pooling2dILt11ELt11ELt32ELt5ELt5ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit.preheader:7 %p_shl4 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i3.i5, i3 %i_9, i5 0

]]></Node>
<StgValue><ssdm name="p_shl4"/></StgValue>
</operation>

<operation id="3182" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2642" bw="10" op_0_bw="8">
<![CDATA[
_Z13max_pooling2dILt11ELt11ELt32ELt5ELt5ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit.preheader:8 %zext_ln110 = zext i8 %p_shl4

]]></Node>
<StgValue><ssdm name="zext_ln110"/></StgValue>
</operation>

<operation id="3183" st_id="181" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2643" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_Z13max_pooling2dILt11ELt11ELt32ELt5ELt5ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit.preheader:9 %add_ln112_1 = add i10 %p_shl3, i10 %zext_ln110

]]></Node>
<StgValue><ssdm name="add_ln112_1"/></StgValue>
</operation>

<operation id="3184" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2644" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
_Z13max_pooling2dILt11ELt11ELt32ELt5ELt5ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit.preheader:10 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="3185" st_id="181" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2645" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
_Z13max_pooling2dILt11ELt11ELt32ELt5ELt5ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit.preheader:11 %icmp_ln109 = icmp_eq  i10 %indvar_flatten237, i10 800

]]></Node>
<StgValue><ssdm name="icmp_ln109"/></StgValue>
</operation>

<operation id="3186" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2646" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_Z13max_pooling2dILt11ELt11ELt32ELt5ELt5ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit.preheader:12 %br_ln109 = br i1 %icmp_ln109, void %_Z13max_pooling2dILt11ELt11ELt32ELt5ELt5ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit, void %_Z14array_3d_to_1dILt5ELt5ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAmlmlT_T0_T1__S3_.exit.preheader

]]></Node>
<StgValue><ssdm name="br_ln109"/></StgValue>
</operation>

<operation id="3187" st_id="181" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2648" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
_Z13max_pooling2dILt11ELt11ELt32ELt5ELt5ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit:0 %add_ln109 = add i3 %i_9, i3 1

]]></Node>
<StgValue><ssdm name="add_ln109"/></StgValue>
</operation>

<operation id="3188" st_id="181" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2651" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
_Z13max_pooling2dILt11ELt11ELt32ELt5ELt5ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit:3 %icmp_ln110 = icmp_eq  i9 %indvar_flatten223, i9 160

]]></Node>
<StgValue><ssdm name="icmp_ln110"/></StgValue>
</operation>

<operation id="3189" st_id="181" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2652" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
_Z13max_pooling2dILt11ELt11ELt32ELt5ELt5ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit:4 %select_ln109 = select i1 %icmp_ln110, i3 0, i3 %ii_7

]]></Node>
<StgValue><ssdm name="select_ln109"/></StgValue>
</operation>

<operation id="3190" st_id="181" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2653" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
_Z13max_pooling2dILt11ELt11ELt32ELt5ELt5ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit:5 %select_ln109_1 = select i1 %icmp_ln110, i3 %add_ln109, i3 %i_9

]]></Node>
<StgValue><ssdm name="select_ln109_1"/></StgValue>
</operation>

<operation id="3191" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2654" bw="5" op_0_bw="3">
<![CDATA[
_Z13max_pooling2dILt11ELt11ELt32ELt5ELt5ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit:6 %zext_ln112_2 = zext i3 %select_ln109_1

]]></Node>
<StgValue><ssdm name="zext_ln112_2"/></StgValue>
</operation>

<operation id="3192" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2655" bw="5" op_0_bw="5" op_1_bw="3" op_2_bw="2">
<![CDATA[
_Z13max_pooling2dILt11ELt11ELt32ELt5ELt5ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit:7 %tmp_37 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %select_ln109_1, i2 0

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="3193" st_id="181" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2656" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_Z13max_pooling2dILt11ELt11ELt32ELt5ELt5ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit:8 %add_ln112_2 = add i5 %tmp_37, i5 %zext_ln112_2

]]></Node>
<StgValue><ssdm name="add_ln112_2"/></StgValue>
</operation>

<operation id="3194" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2657" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
_Z13max_pooling2dILt11ELt11ELt32ELt5ELt5ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit:9 %p_shl11_mid1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i3.i7, i3 %add_ln109, i7 0

]]></Node>
<StgValue><ssdm name="p_shl11_mid1"/></StgValue>
</operation>

<operation id="3195" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2658" bw="8" op_0_bw="8" op_1_bw="3" op_2_bw="5">
<![CDATA[
_Z13max_pooling2dILt11ELt11ELt32ELt5ELt5ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit:10 %p_shl12_mid1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i3.i5, i3 %add_ln109, i5 0

]]></Node>
<StgValue><ssdm name="p_shl12_mid1"/></StgValue>
</operation>

<operation id="3196" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2659" bw="10" op_0_bw="8">
<![CDATA[
_Z13max_pooling2dILt11ELt11ELt32ELt5ELt5ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit:11 %zext_ln110_1 = zext i8 %p_shl12_mid1

]]></Node>
<StgValue><ssdm name="zext_ln110_1"/></StgValue>
</operation>

<operation id="3197" st_id="181" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2660" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_Z13max_pooling2dILt11ELt11ELt32ELt5ELt5ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit:12 %add_ln112_3 = add i10 %p_shl11_mid1, i10 %zext_ln110_1

]]></Node>
<StgValue><ssdm name="add_ln112_3"/></StgValue>
</operation>

<operation id="3198" st_id="181" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2661" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
_Z13max_pooling2dILt11ELt11ELt32ELt5ELt5ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit:13 %select_ln109_2 = select i1 %icmp_ln110, i10 %add_ln112_3, i10 %add_ln112_1

]]></Node>
<StgValue><ssdm name="select_ln109_2"/></StgValue>
</operation>

<operation id="3199" st_id="181" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2663" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_Z13max_pooling2dILt11ELt11ELt32ELt5ELt5ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit:15 %xor_ln109 = xor i1 %icmp_ln110, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln109"/></StgValue>
</operation>

<operation id="3200" st_id="181" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2664" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
_Z13max_pooling2dILt11ELt11ELt32ELt5ELt5ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit:16 %icmp_ln111 = icmp_eq  i6 %iii_8, i6 32

]]></Node>
<StgValue><ssdm name="icmp_ln111"/></StgValue>
</operation>

<operation id="3201" st_id="181" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2665" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_Z13max_pooling2dILt11ELt11ELt32ELt5ELt5ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit:17 %and_ln109 = and i1 %icmp_ln111, i1 %xor_ln109

]]></Node>
<StgValue><ssdm name="and_ln109"/></StgValue>
</operation>

<operation id="3202" st_id="181" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2666" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
_Z13max_pooling2dILt11ELt11ELt32ELt5ELt5ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit:18 %add_ln110 = add i3 %select_ln109, i3 1

]]></Node>
<StgValue><ssdm name="add_ln110"/></StgValue>
</operation>

<operation id="3203" st_id="181" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2668" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_Z13max_pooling2dILt11ELt11ELt32ELt5ELt5ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit:20 %or_ln110 = or i1 %and_ln109, i1 %icmp_ln110

]]></Node>
<StgValue><ssdm name="or_ln110"/></StgValue>
</operation>

<operation id="3204" st_id="181" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2669" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
_Z13max_pooling2dILt11ELt11ELt32ELt5ELt5ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit:21 %select_ln110 = select i1 %or_ln110, i6 0, i6 %iii_8

]]></Node>
<StgValue><ssdm name="select_ln110"/></StgValue>
</operation>

<operation id="3205" st_id="181" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2670" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
_Z13max_pooling2dILt11ELt11ELt32ELt5ELt5ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit:22 %select_ln110_1 = select i1 %and_ln109, i3 %add_ln110, i3 %select_ln109

]]></Node>
<StgValue><ssdm name="select_ln110_1"/></StgValue>
</operation>

<operation id="3206" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2671" bw="5" op_0_bw="3">
<![CDATA[
_Z13max_pooling2dILt11ELt11ELt32ELt5ELt5ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit:23 %zext_ln112_3 = zext i3 %select_ln110_1

]]></Node>
<StgValue><ssdm name="zext_ln112_3"/></StgValue>
</operation>

<operation id="3207" st_id="181" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2672" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_Z13max_pooling2dILt11ELt11ELt32ELt5ELt5ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit:24 %add_ln112_4 = add i5 %add_ln112_2, i5 %zext_ln112_3

]]></Node>
<StgValue><ssdm name="add_ln112_4"/></StgValue>
</operation>

<operation id="3208" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2673" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
_Z13max_pooling2dILt11ELt11ELt32ELt5ELt5ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit:25 %tmp_72_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %add_ln112_4, i5 0

]]></Node>
<StgValue><ssdm name="tmp_72_cast"/></StgValue>
</operation>

<operation id="3209" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2675" bw="10" op_0_bw="6">
<![CDATA[
_Z13max_pooling2dILt11ELt11ELt32ELt5ELt5ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit:27 %zext_ln112_4 = zext i6 %select_ln110

]]></Node>
<StgValue><ssdm name="zext_ln112_4"/></StgValue>
</operation>

<operation id="3210" st_id="181" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2676" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_Z13max_pooling2dILt11ELt11ELt32ELt5ELt5ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit:28 %add_ln112_5 = add i10 %tmp_72_cast, i10 %zext_ln112_4

]]></Node>
<StgValue><ssdm name="add_ln112_5"/></StgValue>
</operation>

<operation id="3211" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2677" bw="64" op_0_bw="10">
<![CDATA[
_Z13max_pooling2dILt11ELt11ELt32ELt5ELt5ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit:29 %zext_ln112_5 = zext i10 %add_ln112_5

]]></Node>
<StgValue><ssdm name="zext_ln112_5"/></StgValue>
</operation>

<operation id="3212" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2678" bw="10" op_0_bw="21" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13max_pooling2dILt11ELt11ELt32ELt5ELt5ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit:30 %layer_7_out_V_addr_1 = getelementptr i21 %layer_7_out_V, i64 0, i64 %zext_ln112_5

]]></Node>
<StgValue><ssdm name="layer_7_out_V_addr_1"/></StgValue>
</operation>

<operation id="3213" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2680" bw="5" op_0_bw="6">
<![CDATA[
_Z13max_pooling2dILt11ELt11ELt32ELt5ELt5ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit:32 %trunc_ln112 = trunc i6 %select_ln110

]]></Node>
<StgValue><ssdm name="trunc_ln112"/></StgValue>
</operation>

<operation id="3214" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2681" bw="8" op_0_bw="8" op_1_bw="3" op_2_bw="5">
<![CDATA[
_Z13max_pooling2dILt11ELt11ELt32ELt5ELt5ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit:33 %tmp = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i3.i5, i3 %select_ln110_1, i5 %trunc_ln112

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="3215" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2682" bw="10" op_0_bw="8">
<![CDATA[
_Z13max_pooling2dILt11ELt11ELt32ELt5ELt5ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit:34 %zext_ln112_1 = zext i8 %tmp

]]></Node>
<StgValue><ssdm name="zext_ln112_1"/></StgValue>
</operation>

<operation id="3216" st_id="181" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2683" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_Z13max_pooling2dILt11ELt11ELt32ELt5ELt5ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit:35 %add_ln112 = add i10 %zext_ln112_1, i10 %select_ln109_2

]]></Node>
<StgValue><ssdm name="add_ln112"/></StgValue>
</operation>

<operation id="3217" st_id="181" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2685" bw="21" op_0_bw="10">
<![CDATA[
_Z13max_pooling2dILt11ELt11ELt32ELt5ELt5ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit:37 %layer_7_out_V_load = load i10 %layer_7_out_V_addr_1

]]></Node>
<StgValue><ssdm name="layer_7_out_V_load"/></StgValue>
</operation>

<operation id="3218" st_id="181" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2688" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_Z13max_pooling2dILt11ELt11ELt32ELt5ELt5ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit:40 %add_ln111 = add i6 %select_ln110, i6 1

]]></Node>
<StgValue><ssdm name="add_ln111"/></StgValue>
</operation>

<operation id="3219" st_id="181" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2689" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_Z13max_pooling2dILt11ELt11ELt32ELt5ELt5ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit:41 %add_ln110_1 = add i9 %indvar_flatten223, i9 1

]]></Node>
<StgValue><ssdm name="add_ln110_1"/></StgValue>
</operation>

<operation id="3220" st_id="181" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2690" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
_Z13max_pooling2dILt11ELt11ELt32ELt5ELt5ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit:42 %select_ln110_2 = select i1 %icmp_ln110, i9 1, i9 %add_ln110_1

]]></Node>
<StgValue><ssdm name="select_ln110_2"/></StgValue>
</operation>
</state>

<state id="182" st_id="182">

<operation id="3221" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2649" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_Z13max_pooling2dILt11ELt11ELt32ELt5ELt5ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit:1 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_109_1_VITIS_LOOP_110_2_VITIS_LOOP_111_3_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="3222" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2650" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
_Z13max_pooling2dILt11ELt11ELt32ELt5ELt5ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit:2 %empty_83 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 800, i64 800, i64 800

]]></Node>
<StgValue><ssdm name="empty_83"/></StgValue>
</operation>

<operation id="3223" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2662" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
_Z13max_pooling2dILt11ELt11ELt32ELt5ELt5ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit:14 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="3224" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2667" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_Z13max_pooling2dILt11ELt11ELt32ELt5ELt5ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit:19 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_110_2_VITIS_LOOP_111_3_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="3225" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2674" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
_Z13max_pooling2dILt11ELt11ELt32ELt5ELt5ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit:26 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="3226" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2679" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_Z13max_pooling2dILt11ELt11ELt32ELt5ELt5ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit:31 %specloopname_ln111 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2

]]></Node>
<StgValue><ssdm name="specloopname_ln111"/></StgValue>
</operation>

<operation id="3227" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2684" bw="64" op_0_bw="10">
<![CDATA[
_Z13max_pooling2dILt11ELt11ELt32ELt5ELt5ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit:36 %zext_ln112 = zext i10 %add_ln112

]]></Node>
<StgValue><ssdm name="zext_ln112"/></StgValue>
</operation>

<operation id="3228" st_id="182" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2685" bw="21" op_0_bw="10">
<![CDATA[
_Z13max_pooling2dILt11ELt11ELt32ELt5ELt5ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit:37 %layer_7_out_V_load = load i10 %layer_7_out_V_addr_1

]]></Node>
<StgValue><ssdm name="layer_7_out_V_load"/></StgValue>
</operation>

<operation id="3229" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2686" bw="10" op_0_bw="21" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13max_pooling2dILt11ELt11ELt32ELt5ELt5ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit:38 %layer_8_out_V_addr_1 = getelementptr i21 %layer_8_out_V, i64 0, i64 %zext_ln112

]]></Node>
<StgValue><ssdm name="layer_8_out_V_addr_1"/></StgValue>
</operation>

<operation id="3230" st_id="182" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2687" bw="0" op_0_bw="21" op_1_bw="10">
<![CDATA[
_Z13max_pooling2dILt11ELt11ELt32ELt5ELt5ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit:39 %store_ln112 = store i21 %layer_7_out_V_load, i10 %layer_8_out_V_addr_1

]]></Node>
<StgValue><ssdm name="store_ln112"/></StgValue>
</operation>

<operation id="3231" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2691" bw="0" op_0_bw="0">
<![CDATA[
_Z13max_pooling2dILt11ELt11ELt32ELt5ELt5ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit:43 %br_ln0 = br void %_Z13max_pooling2dILt11ELt11ELt32ELt5ELt5ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="183" st_id="183">

<operation id="3232" st_id="183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2693" bw="0" op_0_bw="0">
<![CDATA[
_Z14array_3d_to_1dILt5ELt5ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAmlmlT_T0_T1__S3_.exit.preheader:0 %br_ln140 = br void %_Z14array_3d_to_1dILt5ELt5ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAmlmlT_T0_T1__S3_.exit

]]></Node>
<StgValue><ssdm name="br_ln140"/></StgValue>
</operation>
</state>

<state id="184" st_id="184">

<operation id="3233" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2695" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
_Z14array_3d_to_1dILt5ELt5ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAmlmlT_T0_T1__S3_.exit:0 %i_10 = phi i7 %add_ln140, void %_Z4reluR8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EE.exit.i464, i7 0, void %_Z14array_3d_to_1dILt5ELt5ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAmlmlT_T0_T1__S3_.exit.preheader

]]></Node>
<StgValue><ssdm name="i_10"/></StgValue>
</operation>

<operation id="3234" st_id="184" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2696" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
_Z14array_3d_to_1dILt5ELt5ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAmlmlT_T0_T1__S3_.exit:1 %add_ln140 = add i7 %i_10, i7 1

]]></Node>
<StgValue><ssdm name="add_ln140"/></StgValue>
</operation>

<operation id="3235" st_id="184" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2697" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
_Z14array_3d_to_1dILt5ELt5ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAmlmlT_T0_T1__S3_.exit:2 %icmp_ln140 = icmp_eq  i7 %i_10, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln140"/></StgValue>
</operation>

<operation id="3236" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2698" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
_Z14array_3d_to_1dILt5ELt5ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAmlmlT_T0_T1__S3_.exit:3 %empty_84 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64

]]></Node>
<StgValue><ssdm name="empty_84"/></StgValue>
</operation>

<operation id="3237" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2699" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_Z14array_3d_to_1dILt5ELt5ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAmlmlT_T0_T1__S3_.exit:4 %br_ln140 = br i1 %icmp_ln140, void %.split23, void %_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader

]]></Node>
<StgValue><ssdm name="br_ln140"/></StgValue>
</operation>

<operation id="3238" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2701" bw="64" op_0_bw="7">
<![CDATA[
.split23:0 %zext_ln140 = zext i7 %i_10

]]></Node>
<StgValue><ssdm name="zext_ln140"/></StgValue>
</operation>

<operation id="3239" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2704" bw="6" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split23:3 %layer_9_bias_V_addr = getelementptr i14 %layer_9_bias_V, i64 0, i64 %zext_ln140

]]></Node>
<StgValue><ssdm name="layer_9_bias_V_addr"/></StgValue>
</operation>

<operation id="3240" st_id="184" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2705" bw="14" op_0_bw="6">
<![CDATA[
.split23:4 %layer_9_bias_V_load = load i6 %layer_9_bias_V_addr

]]></Node>
<StgValue><ssdm name="layer_9_bias_V_load"/></StgValue>
</operation>

<operation id="3241" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2707" bw="6" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split23:6 %layer_9_out_V_addr = getelementptr i20 %layer_9_out_V, i64 0, i64 %zext_ln140

]]></Node>
<StgValue><ssdm name="layer_9_out_V_addr"/></StgValue>
</operation>

<operation id="3242" st_id="184" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2741" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:0 %layer_9_out_V_load = load i20 0

]]></Node>
<StgValue><ssdm name="layer_9_out_V_load"/></StgValue>
</operation>

<operation id="3243" st_id="184" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2743" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:2 %layer_9_out_V_load_1 = load i20 1

]]></Node>
<StgValue><ssdm name="layer_9_out_V_load_1"/></StgValue>
</operation>
</state>

<state id="185" st_id="185">

<operation id="3244" st_id="185" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2702" bw="16" op_0_bw="7">
<![CDATA[
.split23:1 %zext_ln140_1 = zext i7 %i_10

]]></Node>
<StgValue><ssdm name="zext_ln140_1"/></StgValue>
</operation>

<operation id="3245" st_id="185" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2703" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split23:2 %specloopname_ln140 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8

]]></Node>
<StgValue><ssdm name="specloopname_ln140"/></StgValue>
</operation>

<operation id="3246" st_id="185" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2705" bw="14" op_0_bw="6">
<![CDATA[
.split23:4 %layer_9_bias_V_load = load i6 %layer_9_bias_V_addr

]]></Node>
<StgValue><ssdm name="layer_9_bias_V_load"/></StgValue>
</operation>

<operation id="3247" st_id="185" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2706" bw="21" op_0_bw="14">
<![CDATA[
.split23:5 %sext_ln143 = sext i14 %layer_9_bias_V_load

]]></Node>
<StgValue><ssdm name="sext_ln143"/></StgValue>
</operation>

<operation id="3248" st_id="185" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2708" bw="0" op_0_bw="0">
<![CDATA[
.split23:7 %br_ln144 = br void %_ZN13ap_fixed_baseILi43ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi21ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i457

]]></Node>
<StgValue><ssdm name="br_ln144"/></StgValue>
</operation>
</state>

<state id="186" st_id="186">

<operation id="3249" st_id="186" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2711" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi43ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi21ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i457:1 %ii_8 = phi i10 0, void %.split23, i10 %ii_9, void %_ZN13ap_fixed_baseILi43ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi21ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i457.split

]]></Node>
<StgValue><ssdm name="ii_8"/></StgValue>
</operation>

<operation id="3250" st_id="186" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2712" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi43ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi21ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i457:2 %ii_9 = add i10 %ii_8, i10 1

]]></Node>
<StgValue><ssdm name="ii_9"/></StgValue>
</operation>

<operation id="3251" st_id="186" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2714" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi43ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi21ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i457:4 %icmp_ln144 = icmp_eq  i10 %ii_8, i10 800

]]></Node>
<StgValue><ssdm name="icmp_ln144"/></StgValue>
</operation>

<operation id="3252" st_id="186" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2716" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi43ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi21ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i457:6 %br_ln144 = br i1 %icmp_ln144, void %_ZN13ap_fixed_baseILi43ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi21ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i457.split, void %_Z4reluR8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EE.exit.i464

]]></Node>
<StgValue><ssdm name="br_ln144"/></StgValue>
</operation>

<operation id="3253" st_id="186" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2719" bw="64" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi43ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi21ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i457.split:1 %zext_ln146 = zext i10 %ii_8

]]></Node>
<StgValue><ssdm name="zext_ln146"/></StgValue>
</operation>

<operation id="3254" st_id="186" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2720" bw="16" op_0_bw="16" op_1_bw="10" op_2_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi43ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi21ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i457.split:2 %tmp_104 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %ii_8, i6 0

]]></Node>
<StgValue><ssdm name="tmp_104"/></StgValue>
</operation>

<operation id="3255" st_id="186" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2721" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi43ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi21ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i457.split:3 %add_ln1118_5 = add i16 %tmp_104, i16 %zext_ln140_1

]]></Node>
<StgValue><ssdm name="add_ln1118_5"/></StgValue>
</operation>

<operation id="3256" st_id="186" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2722" bw="64" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi43ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi21ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i457.split:4 %zext_ln1118_11 = zext i16 %add_ln1118_5

]]></Node>
<StgValue><ssdm name="zext_ln1118_11"/></StgValue>
</operation>

<operation id="3257" st_id="186" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2723" bw="16" op_0_bw="17" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi43ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi21ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i457.split:5 %layer_9_weights_V_addr = getelementptr i17 %layer_9_weights_V, i64 0, i64 %zext_ln1118_11

]]></Node>
<StgValue><ssdm name="layer_9_weights_V_addr"/></StgValue>
</operation>

<operation id="3258" st_id="186" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2724" bw="10" op_0_bw="21" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi43ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi21ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i457.split:6 %layer_8_out_V_addr = getelementptr i21 %layer_8_out_V, i64 0, i64 %zext_ln146

]]></Node>
<StgValue><ssdm name="layer_8_out_V_addr"/></StgValue>
</operation>

<operation id="3259" st_id="186" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2725" bw="21" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi43ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi21ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i457.split:7 %r_V_2 = load i10 %layer_8_out_V_addr

]]></Node>
<StgValue><ssdm name="r_V_2"/></StgValue>
</operation>

<operation id="3260" st_id="186" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2727" bw="17" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi43ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi21ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i457.split:9 %layer_9_weights_V_load = load i16 %layer_9_weights_V_addr

]]></Node>
<StgValue><ssdm name="layer_9_weights_V_load"/></StgValue>
</operation>
</state>

<state id="187" st_id="187">

<operation id="3261" st_id="187" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2725" bw="21" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi43ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi21ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i457.split:7 %r_V_2 = load i10 %layer_8_out_V_addr

]]></Node>
<StgValue><ssdm name="r_V_2"/></StgValue>
</operation>

<operation id="3262" st_id="187" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2726" bw="37" op_0_bw="21">
<![CDATA[
_ZN13ap_fixed_baseILi43ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi21ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i457.split:8 %sext_ln1192 = sext i21 %r_V_2

]]></Node>
<StgValue><ssdm name="sext_ln1192"/></StgValue>
</operation>

<operation id="3263" st_id="187" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2727" bw="17" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi43ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi21ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i457.split:9 %layer_9_weights_V_load = load i16 %layer_9_weights_V_addr

]]></Node>
<StgValue><ssdm name="layer_9_weights_V_load"/></StgValue>
</operation>

<operation id="3264" st_id="187" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2728" bw="37" op_0_bw="17">
<![CDATA[
_ZN13ap_fixed_baseILi43ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi21ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i457.split:10 %sext_ln1192_1 = sext i17 %layer_9_weights_V_load

]]></Node>
<StgValue><ssdm name="sext_ln1192_1"/></StgValue>
</operation>

<operation id="3265" st_id="187" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2729" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
_ZN13ap_fixed_baseILi43ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi21ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i457.split:11 %mul_ln1192_5 = mul i37 %sext_ln1192_1, i37 %sext_ln1192

]]></Node>
<StgValue><ssdm name="mul_ln1192_5"/></StgValue>
</operation>
</state>

<state id="188" st_id="188">

<operation id="3266" st_id="188" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2710" bw="21" op_0_bw="21" op_1_bw="0" op_2_bw="21" op_3_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi43ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi21ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i457:0 %lhs = phi i21 %sext_ln143, void %.split23, i21 %trunc_ln708_1, void %_ZN13ap_fixed_baseILi43ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi21ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i457.split

]]></Node>
<StgValue><ssdm name="lhs"/></StgValue>
</operation>

<operation id="3267" st_id="188" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2713" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi43ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi21ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i457:3 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="3268" st_id="188" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2715" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi43ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi21ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i457:5 %empty_85 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 800, i64 800, i64 800

]]></Node>
<StgValue><ssdm name="empty_85"/></StgValue>
</operation>

<operation id="3269" st_id="188" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2729" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
_ZN13ap_fixed_baseILi43ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi21ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i457.split:11 %mul_ln1192_5 = mul i37 %sext_ln1192_1, i37 %sext_ln1192

]]></Node>
<StgValue><ssdm name="mul_ln1192_5"/></StgValue>
</operation>
</state>

<state id="189" st_id="189">

<operation id="3270" st_id="189" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2729" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
_ZN13ap_fixed_baseILi43ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi21ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i457.split:11 %mul_ln1192_5 = mul i37 %sext_ln1192_1, i37 %sext_ln1192

]]></Node>
<StgValue><ssdm name="mul_ln1192_5"/></StgValue>
</operation>

<operation id="3271" st_id="189" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2730" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi43ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi21ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i457.split:12 %lhs_1 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %lhs, i16 0

]]></Node>
<StgValue><ssdm name="lhs_1"/></StgValue>
</operation>

<operation id="3272" st_id="189" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2731" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
_ZN13ap_fixed_baseILi43ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi21ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i457.split:13 %ret_V = add i37 %lhs_1, i37 %mul_ln1192_5

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>
</state>

<state id="190" st_id="190">

<operation id="3273" st_id="190" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2718" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi43ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi21ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i457.split:0 %specloopname_ln144 = specloopname void @_ssdm_op_SpecLoopName, void @empty_19

]]></Node>
<StgValue><ssdm name="specloopname_ln144"/></StgValue>
</operation>

<operation id="3274" st_id="190" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2731" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
_ZN13ap_fixed_baseILi43ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi21ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i457.split:13 %ret_V = add i37 %lhs_1, i37 %mul_ln1192_5

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="3275" st_id="190" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2732" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi43ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi21ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i457.split:14 %trunc_ln708_1 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %ret_V, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="trunc_ln708_1"/></StgValue>
</operation>

<operation id="3276" st_id="190" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2733" bw="0" op_0_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi43ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi21ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i457.split:15 %br_ln0 = br void %_ZN13ap_fixed_baseILi43ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi21ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i457

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="191" st_id="191">

<operation id="3277" st_id="191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2735" bw="20" op_0_bw="21">
<![CDATA[
_Z4reluR8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EE.exit.i464:0 %empty_86 = trunc i21 %lhs

]]></Node>
<StgValue><ssdm name="empty_86"/></StgValue>
</operation>

<operation id="3278" st_id="191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2736" bw="1" op_0_bw="1" op_1_bw="21" op_2_bw="32">
<![CDATA[
_Z4reluR8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EE.exit.i464:1 %tmp_103 = bitselect i1 @_ssdm_op_BitSelect.i1.i21.i32, i21 %lhs, i32 20

]]></Node>
<StgValue><ssdm name="tmp_103"/></StgValue>
</operation>

<operation id="3279" st_id="191" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2737" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
_Z4reluR8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EE.exit.i464:2 %select_ln8 = select i1 %tmp_103, i20 0, i20 %empty_86

]]></Node>
<StgValue><ssdm name="select_ln8"/></StgValue>
</operation>

<operation id="3280" st_id="191" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2738" bw="0" op_0_bw="20" op_1_bw="6">
<![CDATA[
_Z4reluR8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EE.exit.i464:3 %store_ln727 = store i20 %select_ln8, i6 %layer_9_out_V_addr

]]></Node>
<StgValue><ssdm name="store_ln727"/></StgValue>
</operation>

<operation id="3281" st_id="191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2739" bw="0" op_0_bw="0">
<![CDATA[
_Z4reluR8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EE.exit.i464:4 %br_ln0 = br void %_Z14array_3d_to_1dILt5ELt5ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAmlmlT_T0_T1__S3_.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="192" st_id="192">

<operation id="3282" st_id="192" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2741" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:0 %layer_9_out_V_load = load i20 0

]]></Node>
<StgValue><ssdm name="layer_9_out_V_load"/></StgValue>
</operation>

<operation id="3283" st_id="192" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2743" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:2 %layer_9_out_V_load_1 = load i20 1

]]></Node>
<StgValue><ssdm name="layer_9_out_V_load_1"/></StgValue>
</operation>

<operation id="3284" st_id="192" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2745" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:4 %layer_9_out_V_load_2 = load i20 2

]]></Node>
<StgValue><ssdm name="layer_9_out_V_load_2"/></StgValue>
</operation>

<operation id="3285" st_id="192" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2747" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:6 %layer_9_out_V_load_3 = load i20 3

]]></Node>
<StgValue><ssdm name="layer_9_out_V_load_3"/></StgValue>
</operation>
</state>

<state id="193" st_id="193">

<operation id="3286" st_id="193" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2745" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:4 %layer_9_out_V_load_2 = load i20 2

]]></Node>
<StgValue><ssdm name="layer_9_out_V_load_2"/></StgValue>
</operation>

<operation id="3287" st_id="193" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2747" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:6 %layer_9_out_V_load_3 = load i20 3

]]></Node>
<StgValue><ssdm name="layer_9_out_V_load_3"/></StgValue>
</operation>

<operation id="3288" st_id="193" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2749" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:8 %layer_9_out_V_load_4 = load i20 4

]]></Node>
<StgValue><ssdm name="layer_9_out_V_load_4"/></StgValue>
</operation>

<operation id="3289" st_id="193" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2751" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:10 %layer_9_out_V_load_5 = load i20 5

]]></Node>
<StgValue><ssdm name="layer_9_out_V_load_5"/></StgValue>
</operation>
</state>

<state id="194" st_id="194">

<operation id="3290" st_id="194" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2749" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:8 %layer_9_out_V_load_4 = load i20 4

]]></Node>
<StgValue><ssdm name="layer_9_out_V_load_4"/></StgValue>
</operation>

<operation id="3291" st_id="194" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2751" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:10 %layer_9_out_V_load_5 = load i20 5

]]></Node>
<StgValue><ssdm name="layer_9_out_V_load_5"/></StgValue>
</operation>

<operation id="3292" st_id="194" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2753" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:12 %layer_9_out_V_load_6 = load i20 6

]]></Node>
<StgValue><ssdm name="layer_9_out_V_load_6"/></StgValue>
</operation>

<operation id="3293" st_id="194" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2755" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:14 %layer_9_out_V_load_7 = load i20 7

]]></Node>
<StgValue><ssdm name="layer_9_out_V_load_7"/></StgValue>
</operation>
</state>

<state id="195" st_id="195">

<operation id="3294" st_id="195" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2753" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:12 %layer_9_out_V_load_6 = load i20 6

]]></Node>
<StgValue><ssdm name="layer_9_out_V_load_6"/></StgValue>
</operation>

<operation id="3295" st_id="195" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2755" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:14 %layer_9_out_V_load_7 = load i20 7

]]></Node>
<StgValue><ssdm name="layer_9_out_V_load_7"/></StgValue>
</operation>

<operation id="3296" st_id="195" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2757" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:16 %layer_9_out_V_load_8 = load i20 8

]]></Node>
<StgValue><ssdm name="layer_9_out_V_load_8"/></StgValue>
</operation>

<operation id="3297" st_id="195" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2759" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:18 %layer_9_out_V_load_9 = load i20 9

]]></Node>
<StgValue><ssdm name="layer_9_out_V_load_9"/></StgValue>
</operation>
</state>

<state id="196" st_id="196">

<operation id="3298" st_id="196" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2757" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:16 %layer_9_out_V_load_8 = load i20 8

]]></Node>
<StgValue><ssdm name="layer_9_out_V_load_8"/></StgValue>
</operation>

<operation id="3299" st_id="196" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2759" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:18 %layer_9_out_V_load_9 = load i20 9

]]></Node>
<StgValue><ssdm name="layer_9_out_V_load_9"/></StgValue>
</operation>

<operation id="3300" st_id="196" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2761" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:20 %layer_9_out_V_load_10 = load i20 10

]]></Node>
<StgValue><ssdm name="layer_9_out_V_load_10"/></StgValue>
</operation>

<operation id="3301" st_id="196" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2763" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:22 %layer_9_out_V_load_11 = load i20 11

]]></Node>
<StgValue><ssdm name="layer_9_out_V_load_11"/></StgValue>
</operation>
</state>

<state id="197" st_id="197">

<operation id="3302" st_id="197" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2761" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:20 %layer_9_out_V_load_10 = load i20 10

]]></Node>
<StgValue><ssdm name="layer_9_out_V_load_10"/></StgValue>
</operation>

<operation id="3303" st_id="197" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2763" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:22 %layer_9_out_V_load_11 = load i20 11

]]></Node>
<StgValue><ssdm name="layer_9_out_V_load_11"/></StgValue>
</operation>

<operation id="3304" st_id="197" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2765" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:24 %layer_9_out_V_load_12 = load i20 12

]]></Node>
<StgValue><ssdm name="layer_9_out_V_load_12"/></StgValue>
</operation>

<operation id="3305" st_id="197" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2767" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:26 %layer_9_out_V_load_13 = load i20 13

]]></Node>
<StgValue><ssdm name="layer_9_out_V_load_13"/></StgValue>
</operation>
</state>

<state id="198" st_id="198">

<operation id="3306" st_id="198" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2765" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:24 %layer_9_out_V_load_12 = load i20 12

]]></Node>
<StgValue><ssdm name="layer_9_out_V_load_12"/></StgValue>
</operation>

<operation id="3307" st_id="198" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2767" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:26 %layer_9_out_V_load_13 = load i20 13

]]></Node>
<StgValue><ssdm name="layer_9_out_V_load_13"/></StgValue>
</operation>

<operation id="3308" st_id="198" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2769" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:28 %layer_9_out_V_load_14 = load i20 14

]]></Node>
<StgValue><ssdm name="layer_9_out_V_load_14"/></StgValue>
</operation>

<operation id="3309" st_id="198" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2771" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:30 %layer_9_out_V_load_15 = load i20 15

]]></Node>
<StgValue><ssdm name="layer_9_out_V_load_15"/></StgValue>
</operation>
</state>

<state id="199" st_id="199">

<operation id="3310" st_id="199" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2769" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:28 %layer_9_out_V_load_14 = load i20 14

]]></Node>
<StgValue><ssdm name="layer_9_out_V_load_14"/></StgValue>
</operation>

<operation id="3311" st_id="199" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2771" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:30 %layer_9_out_V_load_15 = load i20 15

]]></Node>
<StgValue><ssdm name="layer_9_out_V_load_15"/></StgValue>
</operation>

<operation id="3312" st_id="199" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2773" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:32 %layer_9_out_V_load_16 = load i20 16

]]></Node>
<StgValue><ssdm name="layer_9_out_V_load_16"/></StgValue>
</operation>

<operation id="3313" st_id="199" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2775" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:34 %layer_9_out_V_load_17 = load i20 17

]]></Node>
<StgValue><ssdm name="layer_9_out_V_load_17"/></StgValue>
</operation>
</state>

<state id="200" st_id="200">

<operation id="3314" st_id="200" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2773" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:32 %layer_9_out_V_load_16 = load i20 16

]]></Node>
<StgValue><ssdm name="layer_9_out_V_load_16"/></StgValue>
</operation>

<operation id="3315" st_id="200" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2775" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:34 %layer_9_out_V_load_17 = load i20 17

]]></Node>
<StgValue><ssdm name="layer_9_out_V_load_17"/></StgValue>
</operation>

<operation id="3316" st_id="200" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2777" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:36 %layer_9_out_V_load_18 = load i20 18

]]></Node>
<StgValue><ssdm name="layer_9_out_V_load_18"/></StgValue>
</operation>

<operation id="3317" st_id="200" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2779" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:38 %layer_9_out_V_load_19 = load i20 19

]]></Node>
<StgValue><ssdm name="layer_9_out_V_load_19"/></StgValue>
</operation>
</state>

<state id="201" st_id="201">

<operation id="3318" st_id="201" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2777" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:36 %layer_9_out_V_load_18 = load i20 18

]]></Node>
<StgValue><ssdm name="layer_9_out_V_load_18"/></StgValue>
</operation>

<operation id="3319" st_id="201" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2779" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:38 %layer_9_out_V_load_19 = load i20 19

]]></Node>
<StgValue><ssdm name="layer_9_out_V_load_19"/></StgValue>
</operation>

<operation id="3320" st_id="201" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2781" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:40 %layer_9_out_V_load_20 = load i20 20

]]></Node>
<StgValue><ssdm name="layer_9_out_V_load_20"/></StgValue>
</operation>

<operation id="3321" st_id="201" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2783" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:42 %layer_9_out_V_load_21 = load i20 21

]]></Node>
<StgValue><ssdm name="layer_9_out_V_load_21"/></StgValue>
</operation>
</state>

<state id="202" st_id="202">

<operation id="3322" st_id="202" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2781" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:40 %layer_9_out_V_load_20 = load i20 20

]]></Node>
<StgValue><ssdm name="layer_9_out_V_load_20"/></StgValue>
</operation>

<operation id="3323" st_id="202" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2783" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:42 %layer_9_out_V_load_21 = load i20 21

]]></Node>
<StgValue><ssdm name="layer_9_out_V_load_21"/></StgValue>
</operation>

<operation id="3324" st_id="202" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2785" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:44 %layer_9_out_V_load_22 = load i20 22

]]></Node>
<StgValue><ssdm name="layer_9_out_V_load_22"/></StgValue>
</operation>

<operation id="3325" st_id="202" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2787" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:46 %layer_9_out_V_load_23 = load i20 23

]]></Node>
<StgValue><ssdm name="layer_9_out_V_load_23"/></StgValue>
</operation>
</state>

<state id="203" st_id="203">

<operation id="3326" st_id="203" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2785" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:44 %layer_9_out_V_load_22 = load i20 22

]]></Node>
<StgValue><ssdm name="layer_9_out_V_load_22"/></StgValue>
</operation>

<operation id="3327" st_id="203" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2787" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:46 %layer_9_out_V_load_23 = load i20 23

]]></Node>
<StgValue><ssdm name="layer_9_out_V_load_23"/></StgValue>
</operation>

<operation id="3328" st_id="203" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2789" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:48 %layer_9_out_V_load_24 = load i20 24

]]></Node>
<StgValue><ssdm name="layer_9_out_V_load_24"/></StgValue>
</operation>

<operation id="3329" st_id="203" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2791" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:50 %layer_9_out_V_load_25 = load i20 25

]]></Node>
<StgValue><ssdm name="layer_9_out_V_load_25"/></StgValue>
</operation>
</state>

<state id="204" st_id="204">

<operation id="3330" st_id="204" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2789" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:48 %layer_9_out_V_load_24 = load i20 24

]]></Node>
<StgValue><ssdm name="layer_9_out_V_load_24"/></StgValue>
</operation>

<operation id="3331" st_id="204" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2791" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:50 %layer_9_out_V_load_25 = load i20 25

]]></Node>
<StgValue><ssdm name="layer_9_out_V_load_25"/></StgValue>
</operation>

<operation id="3332" st_id="204" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2793" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:52 %layer_9_out_V_load_26 = load i20 26

]]></Node>
<StgValue><ssdm name="layer_9_out_V_load_26"/></StgValue>
</operation>

<operation id="3333" st_id="204" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2795" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:54 %layer_9_out_V_load_27 = load i20 27

]]></Node>
<StgValue><ssdm name="layer_9_out_V_load_27"/></StgValue>
</operation>
</state>

<state id="205" st_id="205">

<operation id="3334" st_id="205" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2793" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:52 %layer_9_out_V_load_26 = load i20 26

]]></Node>
<StgValue><ssdm name="layer_9_out_V_load_26"/></StgValue>
</operation>

<operation id="3335" st_id="205" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2795" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:54 %layer_9_out_V_load_27 = load i20 27

]]></Node>
<StgValue><ssdm name="layer_9_out_V_load_27"/></StgValue>
</operation>

<operation id="3336" st_id="205" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2797" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:56 %layer_9_out_V_load_28 = load i20 28

]]></Node>
<StgValue><ssdm name="layer_9_out_V_load_28"/></StgValue>
</operation>

<operation id="3337" st_id="205" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2799" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:58 %layer_9_out_V_load_29 = load i20 29

]]></Node>
<StgValue><ssdm name="layer_9_out_V_load_29"/></StgValue>
</operation>
</state>

<state id="206" st_id="206">

<operation id="3338" st_id="206" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2797" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:56 %layer_9_out_V_load_28 = load i20 28

]]></Node>
<StgValue><ssdm name="layer_9_out_V_load_28"/></StgValue>
</operation>

<operation id="3339" st_id="206" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2799" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:58 %layer_9_out_V_load_29 = load i20 29

]]></Node>
<StgValue><ssdm name="layer_9_out_V_load_29"/></StgValue>
</operation>

<operation id="3340" st_id="206" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2801" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:60 %layer_9_out_V_load_30 = load i20 30

]]></Node>
<StgValue><ssdm name="layer_9_out_V_load_30"/></StgValue>
</operation>

<operation id="3341" st_id="206" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2803" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:62 %layer_9_out_V_load_31 = load i20 31

]]></Node>
<StgValue><ssdm name="layer_9_out_V_load_31"/></StgValue>
</operation>
</state>

<state id="207" st_id="207">

<operation id="3342" st_id="207" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2801" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:60 %layer_9_out_V_load_30 = load i20 30

]]></Node>
<StgValue><ssdm name="layer_9_out_V_load_30"/></StgValue>
</operation>

<operation id="3343" st_id="207" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2803" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:62 %layer_9_out_V_load_31 = load i20 31

]]></Node>
<StgValue><ssdm name="layer_9_out_V_load_31"/></StgValue>
</operation>

<operation id="3344" st_id="207" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2805" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:64 %layer_9_out_V_load_32 = load i20 32

]]></Node>
<StgValue><ssdm name="layer_9_out_V_load_32"/></StgValue>
</operation>

<operation id="3345" st_id="207" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2807" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:66 %layer_9_out_V_load_33 = load i20 33

]]></Node>
<StgValue><ssdm name="layer_9_out_V_load_33"/></StgValue>
</operation>
</state>

<state id="208" st_id="208">

<operation id="3346" st_id="208" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2805" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:64 %layer_9_out_V_load_32 = load i20 32

]]></Node>
<StgValue><ssdm name="layer_9_out_V_load_32"/></StgValue>
</operation>

<operation id="3347" st_id="208" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2807" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:66 %layer_9_out_V_load_33 = load i20 33

]]></Node>
<StgValue><ssdm name="layer_9_out_V_load_33"/></StgValue>
</operation>

<operation id="3348" st_id="208" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2809" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:68 %layer_9_out_V_load_34 = load i20 34

]]></Node>
<StgValue><ssdm name="layer_9_out_V_load_34"/></StgValue>
</operation>

<operation id="3349" st_id="208" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2811" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:70 %layer_9_out_V_load_35 = load i20 35

]]></Node>
<StgValue><ssdm name="layer_9_out_V_load_35"/></StgValue>
</operation>
</state>

<state id="209" st_id="209">

<operation id="3350" st_id="209" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2809" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:68 %layer_9_out_V_load_34 = load i20 34

]]></Node>
<StgValue><ssdm name="layer_9_out_V_load_34"/></StgValue>
</operation>

<operation id="3351" st_id="209" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2811" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:70 %layer_9_out_V_load_35 = load i20 35

]]></Node>
<StgValue><ssdm name="layer_9_out_V_load_35"/></StgValue>
</operation>

<operation id="3352" st_id="209" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2813" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:72 %layer_9_out_V_load_36 = load i20 36

]]></Node>
<StgValue><ssdm name="layer_9_out_V_load_36"/></StgValue>
</operation>

<operation id="3353" st_id="209" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2815" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:74 %layer_9_out_V_load_37 = load i20 37

]]></Node>
<StgValue><ssdm name="layer_9_out_V_load_37"/></StgValue>
</operation>
</state>

<state id="210" st_id="210">

<operation id="3354" st_id="210" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2813" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:72 %layer_9_out_V_load_36 = load i20 36

]]></Node>
<StgValue><ssdm name="layer_9_out_V_load_36"/></StgValue>
</operation>

<operation id="3355" st_id="210" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2815" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:74 %layer_9_out_V_load_37 = load i20 37

]]></Node>
<StgValue><ssdm name="layer_9_out_V_load_37"/></StgValue>
</operation>

<operation id="3356" st_id="210" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2817" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:76 %layer_9_out_V_load_38 = load i20 38

]]></Node>
<StgValue><ssdm name="layer_9_out_V_load_38"/></StgValue>
</operation>

<operation id="3357" st_id="210" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2819" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:78 %layer_9_out_V_load_39 = load i20 39

]]></Node>
<StgValue><ssdm name="layer_9_out_V_load_39"/></StgValue>
</operation>
</state>

<state id="211" st_id="211">

<operation id="3358" st_id="211" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2817" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:76 %layer_9_out_V_load_38 = load i20 38

]]></Node>
<StgValue><ssdm name="layer_9_out_V_load_38"/></StgValue>
</operation>

<operation id="3359" st_id="211" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2819" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:78 %layer_9_out_V_load_39 = load i20 39

]]></Node>
<StgValue><ssdm name="layer_9_out_V_load_39"/></StgValue>
</operation>

<operation id="3360" st_id="211" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2821" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:80 %layer_9_out_V_load_40 = load i20 40

]]></Node>
<StgValue><ssdm name="layer_9_out_V_load_40"/></StgValue>
</operation>

<operation id="3361" st_id="211" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2823" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:82 %layer_9_out_V_load_41 = load i20 41

]]></Node>
<StgValue><ssdm name="layer_9_out_V_load_41"/></StgValue>
</operation>
</state>

<state id="212" st_id="212">

<operation id="3362" st_id="212" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2821" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:80 %layer_9_out_V_load_40 = load i20 40

]]></Node>
<StgValue><ssdm name="layer_9_out_V_load_40"/></StgValue>
</operation>

<operation id="3363" st_id="212" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2823" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:82 %layer_9_out_V_load_41 = load i20 41

]]></Node>
<StgValue><ssdm name="layer_9_out_V_load_41"/></StgValue>
</operation>

<operation id="3364" st_id="212" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2825" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:84 %layer_9_out_V_load_42 = load i20 42

]]></Node>
<StgValue><ssdm name="layer_9_out_V_load_42"/></StgValue>
</operation>

<operation id="3365" st_id="212" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2827" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:86 %layer_9_out_V_load_43 = load i20 43

]]></Node>
<StgValue><ssdm name="layer_9_out_V_load_43"/></StgValue>
</operation>
</state>

<state id="213" st_id="213">

<operation id="3366" st_id="213" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2825" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:84 %layer_9_out_V_load_42 = load i20 42

]]></Node>
<StgValue><ssdm name="layer_9_out_V_load_42"/></StgValue>
</operation>

<operation id="3367" st_id="213" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2827" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:86 %layer_9_out_V_load_43 = load i20 43

]]></Node>
<StgValue><ssdm name="layer_9_out_V_load_43"/></StgValue>
</operation>

<operation id="3368" st_id="213" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2829" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:88 %layer_9_out_V_load_44 = load i20 44

]]></Node>
<StgValue><ssdm name="layer_9_out_V_load_44"/></StgValue>
</operation>

<operation id="3369" st_id="213" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2831" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:90 %layer_9_out_V_load_45 = load i20 45

]]></Node>
<StgValue><ssdm name="layer_9_out_V_load_45"/></StgValue>
</operation>
</state>

<state id="214" st_id="214">

<operation id="3370" st_id="214" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2829" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:88 %layer_9_out_V_load_44 = load i20 44

]]></Node>
<StgValue><ssdm name="layer_9_out_V_load_44"/></StgValue>
</operation>

<operation id="3371" st_id="214" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2831" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:90 %layer_9_out_V_load_45 = load i20 45

]]></Node>
<StgValue><ssdm name="layer_9_out_V_load_45"/></StgValue>
</operation>

<operation id="3372" st_id="214" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2833" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:92 %layer_9_out_V_load_46 = load i20 46

]]></Node>
<StgValue><ssdm name="layer_9_out_V_load_46"/></StgValue>
</operation>

<operation id="3373" st_id="214" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2835" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:94 %layer_9_out_V_load_47 = load i20 47

]]></Node>
<StgValue><ssdm name="layer_9_out_V_load_47"/></StgValue>
</operation>
</state>

<state id="215" st_id="215">

<operation id="3374" st_id="215" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2833" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:92 %layer_9_out_V_load_46 = load i20 46

]]></Node>
<StgValue><ssdm name="layer_9_out_V_load_46"/></StgValue>
</operation>

<operation id="3375" st_id="215" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2835" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:94 %layer_9_out_V_load_47 = load i20 47

]]></Node>
<StgValue><ssdm name="layer_9_out_V_load_47"/></StgValue>
</operation>

<operation id="3376" st_id="215" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2837" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:96 %layer_9_out_V_load_48 = load i20 48

]]></Node>
<StgValue><ssdm name="layer_9_out_V_load_48"/></StgValue>
</operation>

<operation id="3377" st_id="215" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2839" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:98 %layer_9_out_V_load_49 = load i20 49

]]></Node>
<StgValue><ssdm name="layer_9_out_V_load_49"/></StgValue>
</operation>
</state>

<state id="216" st_id="216">

<operation id="3378" st_id="216" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2837" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:96 %layer_9_out_V_load_48 = load i20 48

]]></Node>
<StgValue><ssdm name="layer_9_out_V_load_48"/></StgValue>
</operation>

<operation id="3379" st_id="216" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2839" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:98 %layer_9_out_V_load_49 = load i20 49

]]></Node>
<StgValue><ssdm name="layer_9_out_V_load_49"/></StgValue>
</operation>

<operation id="3380" st_id="216" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2841" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:100 %layer_9_out_V_load_50 = load i20 50

]]></Node>
<StgValue><ssdm name="layer_9_out_V_load_50"/></StgValue>
</operation>

<operation id="3381" st_id="216" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2843" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:102 %layer_9_out_V_load_51 = load i20 51

]]></Node>
<StgValue><ssdm name="layer_9_out_V_load_51"/></StgValue>
</operation>
</state>

<state id="217" st_id="217">

<operation id="3382" st_id="217" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2841" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:100 %layer_9_out_V_load_50 = load i20 50

]]></Node>
<StgValue><ssdm name="layer_9_out_V_load_50"/></StgValue>
</operation>

<operation id="3383" st_id="217" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2843" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:102 %layer_9_out_V_load_51 = load i20 51

]]></Node>
<StgValue><ssdm name="layer_9_out_V_load_51"/></StgValue>
</operation>

<operation id="3384" st_id="217" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2845" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:104 %layer_9_out_V_load_52 = load i20 52

]]></Node>
<StgValue><ssdm name="layer_9_out_V_load_52"/></StgValue>
</operation>

<operation id="3385" st_id="217" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2847" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:106 %layer_9_out_V_load_53 = load i20 53

]]></Node>
<StgValue><ssdm name="layer_9_out_V_load_53"/></StgValue>
</operation>
</state>

<state id="218" st_id="218">

<operation id="3386" st_id="218" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2845" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:104 %layer_9_out_V_load_52 = load i20 52

]]></Node>
<StgValue><ssdm name="layer_9_out_V_load_52"/></StgValue>
</operation>

<operation id="3387" st_id="218" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2847" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:106 %layer_9_out_V_load_53 = load i20 53

]]></Node>
<StgValue><ssdm name="layer_9_out_V_load_53"/></StgValue>
</operation>

<operation id="3388" st_id="218" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2849" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:108 %layer_9_out_V_load_54 = load i20 54

]]></Node>
<StgValue><ssdm name="layer_9_out_V_load_54"/></StgValue>
</operation>

<operation id="3389" st_id="218" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2851" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:110 %layer_9_out_V_load_55 = load i20 55

]]></Node>
<StgValue><ssdm name="layer_9_out_V_load_55"/></StgValue>
</operation>
</state>

<state id="219" st_id="219">

<operation id="3390" st_id="219" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2849" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:108 %layer_9_out_V_load_54 = load i20 54

]]></Node>
<StgValue><ssdm name="layer_9_out_V_load_54"/></StgValue>
</operation>

<operation id="3391" st_id="219" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2851" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:110 %layer_9_out_V_load_55 = load i20 55

]]></Node>
<StgValue><ssdm name="layer_9_out_V_load_55"/></StgValue>
</operation>

<operation id="3392" st_id="219" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2853" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:112 %layer_9_out_V_load_56 = load i20 56

]]></Node>
<StgValue><ssdm name="layer_9_out_V_load_56"/></StgValue>
</operation>

<operation id="3393" st_id="219" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2855" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:114 %layer_9_out_V_load_57 = load i20 57

]]></Node>
<StgValue><ssdm name="layer_9_out_V_load_57"/></StgValue>
</operation>
</state>

<state id="220" st_id="220">

<operation id="3394" st_id="220" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2853" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:112 %layer_9_out_V_load_56 = load i20 56

]]></Node>
<StgValue><ssdm name="layer_9_out_V_load_56"/></StgValue>
</operation>

<operation id="3395" st_id="220" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2855" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:114 %layer_9_out_V_load_57 = load i20 57

]]></Node>
<StgValue><ssdm name="layer_9_out_V_load_57"/></StgValue>
</operation>

<operation id="3396" st_id="220" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2857" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:116 %layer_9_out_V_load_58 = load i20 58

]]></Node>
<StgValue><ssdm name="layer_9_out_V_load_58"/></StgValue>
</operation>

<operation id="3397" st_id="220" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2859" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:118 %layer_9_out_V_load_59 = load i20 59

]]></Node>
<StgValue><ssdm name="layer_9_out_V_load_59"/></StgValue>
</operation>
</state>

<state id="221" st_id="221">

<operation id="3398" st_id="221" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2857" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:116 %layer_9_out_V_load_58 = load i20 58

]]></Node>
<StgValue><ssdm name="layer_9_out_V_load_58"/></StgValue>
</operation>

<operation id="3399" st_id="221" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2859" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:118 %layer_9_out_V_load_59 = load i20 59

]]></Node>
<StgValue><ssdm name="layer_9_out_V_load_59"/></StgValue>
</operation>

<operation id="3400" st_id="221" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2861" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:120 %layer_9_out_V_load_60 = load i20 60

]]></Node>
<StgValue><ssdm name="layer_9_out_V_load_60"/></StgValue>
</operation>

<operation id="3401" st_id="221" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2863" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:122 %layer_9_out_V_load_61 = load i20 61

]]></Node>
<StgValue><ssdm name="layer_9_out_V_load_61"/></StgValue>
</operation>
</state>

<state id="222" st_id="222">

<operation id="3402" st_id="222" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2861" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:120 %layer_9_out_V_load_60 = load i20 60

]]></Node>
<StgValue><ssdm name="layer_9_out_V_load_60"/></StgValue>
</operation>

<operation id="3403" st_id="222" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2863" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:122 %layer_9_out_V_load_61 = load i20 61

]]></Node>
<StgValue><ssdm name="layer_9_out_V_load_61"/></StgValue>
</operation>

<operation id="3404" st_id="222" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2865" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:124 %layer_9_out_V_load_62 = load i20 62

]]></Node>
<StgValue><ssdm name="layer_9_out_V_load_62"/></StgValue>
</operation>

<operation id="3405" st_id="222" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2867" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:126 %layer_9_out_V_load_63 = load i20 63

]]></Node>
<StgValue><ssdm name="layer_9_out_V_load_63"/></StgValue>
</operation>
</state>

<state id="223" st_id="223">

<operation id="3406" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2742" bw="36" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:1 %zext_ln1116 = zext i20 %layer_9_out_V_load

]]></Node>
<StgValue><ssdm name="zext_ln1116"/></StgValue>
</operation>

<operation id="3407" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2744" bw="36" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:3 %zext_ln1116_1 = zext i20 %layer_9_out_V_load_1

]]></Node>
<StgValue><ssdm name="zext_ln1116_1"/></StgValue>
</operation>

<operation id="3408" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2746" bw="36" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:5 %zext_ln1116_2 = zext i20 %layer_9_out_V_load_2

]]></Node>
<StgValue><ssdm name="zext_ln1116_2"/></StgValue>
</operation>

<operation id="3409" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2748" bw="35" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:7 %zext_ln1116_3 = zext i20 %layer_9_out_V_load_3

]]></Node>
<StgValue><ssdm name="zext_ln1116_3"/></StgValue>
</operation>

<operation id="3410" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2750" bw="35" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:9 %zext_ln1116_4 = zext i20 %layer_9_out_V_load_4

]]></Node>
<StgValue><ssdm name="zext_ln1116_4"/></StgValue>
</operation>

<operation id="3411" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2752" bw="36" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:11 %zext_ln1116_5 = zext i20 %layer_9_out_V_load_5

]]></Node>
<StgValue><ssdm name="zext_ln1116_5"/></StgValue>
</operation>

<operation id="3412" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2754" bw="36" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:13 %zext_ln1116_6 = zext i20 %layer_9_out_V_load_6

]]></Node>
<StgValue><ssdm name="zext_ln1116_6"/></StgValue>
</operation>

<operation id="3413" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2756" bw="35" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:15 %zext_ln1116_7 = zext i20 %layer_9_out_V_load_7

]]></Node>
<StgValue><ssdm name="zext_ln1116_7"/></StgValue>
</operation>

<operation id="3414" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2758" bw="36" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:17 %zext_ln1116_8 = zext i20 %layer_9_out_V_load_8

]]></Node>
<StgValue><ssdm name="zext_ln1116_8"/></StgValue>
</operation>

<operation id="3415" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2760" bw="35" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:19 %zext_ln1116_9 = zext i20 %layer_9_out_V_load_9

]]></Node>
<StgValue><ssdm name="zext_ln1116_9"/></StgValue>
</operation>

<operation id="3416" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2762" bw="35" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:21 %zext_ln1116_10 = zext i20 %layer_9_out_V_load_10

]]></Node>
<StgValue><ssdm name="zext_ln1116_10"/></StgValue>
</operation>

<operation id="3417" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2764" bw="36" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:23 %zext_ln1116_11 = zext i20 %layer_9_out_V_load_11

]]></Node>
<StgValue><ssdm name="zext_ln1116_11"/></StgValue>
</operation>

<operation id="3418" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2766" bw="35" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:25 %zext_ln1116_12 = zext i20 %layer_9_out_V_load_12

]]></Node>
<StgValue><ssdm name="zext_ln1116_12"/></StgValue>
</operation>

<operation id="3419" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2768" bw="36" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:27 %zext_ln1116_13 = zext i20 %layer_9_out_V_load_13

]]></Node>
<StgValue><ssdm name="zext_ln1116_13"/></StgValue>
</operation>

<operation id="3420" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2770" bw="36" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:29 %zext_ln1116_14 = zext i20 %layer_9_out_V_load_14

]]></Node>
<StgValue><ssdm name="zext_ln1116_14"/></StgValue>
</operation>

<operation id="3421" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2772" bw="36" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:31 %zext_ln1116_15 = zext i20 %layer_9_out_V_load_15

]]></Node>
<StgValue><ssdm name="zext_ln1116_15"/></StgValue>
</operation>

<operation id="3422" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2774" bw="36" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:33 %zext_ln1116_16 = zext i20 %layer_9_out_V_load_16

]]></Node>
<StgValue><ssdm name="zext_ln1116_16"/></StgValue>
</operation>

<operation id="3423" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2776" bw="35" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:35 %zext_ln1116_17 = zext i20 %layer_9_out_V_load_17

]]></Node>
<StgValue><ssdm name="zext_ln1116_17"/></StgValue>
</operation>

<operation id="3424" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2778" bw="35" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:37 %zext_ln1116_18 = zext i20 %layer_9_out_V_load_18

]]></Node>
<StgValue><ssdm name="zext_ln1116_18"/></StgValue>
</operation>

<operation id="3425" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2780" bw="35" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:39 %zext_ln1116_19 = zext i20 %layer_9_out_V_load_19

]]></Node>
<StgValue><ssdm name="zext_ln1116_19"/></StgValue>
</operation>

<operation id="3426" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2782" bw="35" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:41 %zext_ln1116_20 = zext i20 %layer_9_out_V_load_20

]]></Node>
<StgValue><ssdm name="zext_ln1116_20"/></StgValue>
</operation>

<operation id="3427" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2784" bw="36" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:43 %zext_ln1116_21 = zext i20 %layer_9_out_V_load_21

]]></Node>
<StgValue><ssdm name="zext_ln1116_21"/></StgValue>
</operation>

<operation id="3428" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2786" bw="36" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:45 %zext_ln1116_22 = zext i20 %layer_9_out_V_load_22

]]></Node>
<StgValue><ssdm name="zext_ln1116_22"/></StgValue>
</operation>

<operation id="3429" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2788" bw="36" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:47 %zext_ln1116_23 = zext i20 %layer_9_out_V_load_23

]]></Node>
<StgValue><ssdm name="zext_ln1116_23"/></StgValue>
</operation>

<operation id="3430" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2790" bw="36" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:49 %zext_ln1116_24 = zext i20 %layer_9_out_V_load_24

]]></Node>
<StgValue><ssdm name="zext_ln1116_24"/></StgValue>
</operation>

<operation id="3431" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2792" bw="36" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:51 %zext_ln1116_25 = zext i20 %layer_9_out_V_load_25

]]></Node>
<StgValue><ssdm name="zext_ln1116_25"/></StgValue>
</operation>

<operation id="3432" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2794" bw="35" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:53 %zext_ln1116_26 = zext i20 %layer_9_out_V_load_26

]]></Node>
<StgValue><ssdm name="zext_ln1116_26"/></StgValue>
</operation>

<operation id="3433" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2796" bw="35" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:55 %zext_ln1116_27 = zext i20 %layer_9_out_V_load_27

]]></Node>
<StgValue><ssdm name="zext_ln1116_27"/></StgValue>
</operation>

<operation id="3434" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2798" bw="35" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:57 %zext_ln1116_28 = zext i20 %layer_9_out_V_load_28

]]></Node>
<StgValue><ssdm name="zext_ln1116_28"/></StgValue>
</operation>

<operation id="3435" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2800" bw="35" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:59 %zext_ln1116_29 = zext i20 %layer_9_out_V_load_29

]]></Node>
<StgValue><ssdm name="zext_ln1116_29"/></StgValue>
</operation>

<operation id="3436" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2802" bw="35" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:61 %zext_ln1116_30 = zext i20 %layer_9_out_V_load_30

]]></Node>
<StgValue><ssdm name="zext_ln1116_30"/></StgValue>
</operation>

<operation id="3437" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2804" bw="37" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:63 %zext_ln1116_31 = zext i20 %layer_9_out_V_load_31

]]></Node>
<StgValue><ssdm name="zext_ln1116_31"/></StgValue>
</operation>

<operation id="3438" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2806" bw="36" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:65 %zext_ln1116_32 = zext i20 %layer_9_out_V_load_32

]]></Node>
<StgValue><ssdm name="zext_ln1116_32"/></StgValue>
</operation>

<operation id="3439" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2808" bw="35" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:67 %zext_ln1116_33 = zext i20 %layer_9_out_V_load_33

]]></Node>
<StgValue><ssdm name="zext_ln1116_33"/></StgValue>
</operation>

<operation id="3440" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2810" bw="35" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:69 %zext_ln1116_34 = zext i20 %layer_9_out_V_load_34

]]></Node>
<StgValue><ssdm name="zext_ln1116_34"/></StgValue>
</operation>

<operation id="3441" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2812" bw="36" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:71 %zext_ln1116_35 = zext i20 %layer_9_out_V_load_35

]]></Node>
<StgValue><ssdm name="zext_ln1116_35"/></StgValue>
</operation>

<operation id="3442" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2814" bw="35" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:73 %zext_ln1116_36 = zext i20 %layer_9_out_V_load_36

]]></Node>
<StgValue><ssdm name="zext_ln1116_36"/></StgValue>
</operation>

<operation id="3443" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2816" bw="36" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:75 %zext_ln1116_37 = zext i20 %layer_9_out_V_load_37

]]></Node>
<StgValue><ssdm name="zext_ln1116_37"/></StgValue>
</operation>

<operation id="3444" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2818" bw="36" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:77 %zext_ln1116_38 = zext i20 %layer_9_out_V_load_38

]]></Node>
<StgValue><ssdm name="zext_ln1116_38"/></StgValue>
</operation>

<operation id="3445" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2820" bw="35" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:79 %zext_ln1116_39 = zext i20 %layer_9_out_V_load_39

]]></Node>
<StgValue><ssdm name="zext_ln1116_39"/></StgValue>
</operation>

<operation id="3446" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2822" bw="36" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:81 %zext_ln1116_40 = zext i20 %layer_9_out_V_load_40

]]></Node>
<StgValue><ssdm name="zext_ln1116_40"/></StgValue>
</operation>

<operation id="3447" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2824" bw="36" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:83 %zext_ln1116_41 = zext i20 %layer_9_out_V_load_41

]]></Node>
<StgValue><ssdm name="zext_ln1116_41"/></StgValue>
</operation>

<operation id="3448" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2826" bw="35" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:85 %zext_ln1116_42 = zext i20 %layer_9_out_V_load_42

]]></Node>
<StgValue><ssdm name="zext_ln1116_42"/></StgValue>
</operation>

<operation id="3449" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2828" bw="35" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:87 %zext_ln1116_43 = zext i20 %layer_9_out_V_load_43

]]></Node>
<StgValue><ssdm name="zext_ln1116_43"/></StgValue>
</operation>

<operation id="3450" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2830" bw="35" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:89 %zext_ln1116_44 = zext i20 %layer_9_out_V_load_44

]]></Node>
<StgValue><ssdm name="zext_ln1116_44"/></StgValue>
</operation>

<operation id="3451" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2832" bw="35" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:91 %zext_ln1116_45 = zext i20 %layer_9_out_V_load_45

]]></Node>
<StgValue><ssdm name="zext_ln1116_45"/></StgValue>
</operation>

<operation id="3452" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2834" bw="36" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:93 %zext_ln1116_46 = zext i20 %layer_9_out_V_load_46

]]></Node>
<StgValue><ssdm name="zext_ln1116_46"/></StgValue>
</operation>

<operation id="3453" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2836" bw="36" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:95 %zext_ln1116_47 = zext i20 %layer_9_out_V_load_47

]]></Node>
<StgValue><ssdm name="zext_ln1116_47"/></StgValue>
</operation>

<operation id="3454" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2838" bw="35" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:97 %zext_ln1116_48 = zext i20 %layer_9_out_V_load_48

]]></Node>
<StgValue><ssdm name="zext_ln1116_48"/></StgValue>
</operation>

<operation id="3455" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2840" bw="35" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:99 %zext_ln1116_49 = zext i20 %layer_9_out_V_load_49

]]></Node>
<StgValue><ssdm name="zext_ln1116_49"/></StgValue>
</operation>

<operation id="3456" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2842" bw="36" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:101 %zext_ln1116_50 = zext i20 %layer_9_out_V_load_50

]]></Node>
<StgValue><ssdm name="zext_ln1116_50"/></StgValue>
</operation>

<operation id="3457" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2844" bw="36" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:103 %zext_ln1116_51 = zext i20 %layer_9_out_V_load_51

]]></Node>
<StgValue><ssdm name="zext_ln1116_51"/></StgValue>
</operation>

<operation id="3458" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2846" bw="35" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:105 %zext_ln1116_52 = zext i20 %layer_9_out_V_load_52

]]></Node>
<StgValue><ssdm name="zext_ln1116_52"/></StgValue>
</operation>

<operation id="3459" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2848" bw="35" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:107 %zext_ln1116_53 = zext i20 %layer_9_out_V_load_53

]]></Node>
<StgValue><ssdm name="zext_ln1116_53"/></StgValue>
</operation>

<operation id="3460" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2850" bw="37" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:109 %zext_ln1116_54 = zext i20 %layer_9_out_V_load_54

]]></Node>
<StgValue><ssdm name="zext_ln1116_54"/></StgValue>
</operation>

<operation id="3461" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2852" bw="35" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:111 %zext_ln1116_55 = zext i20 %layer_9_out_V_load_55

]]></Node>
<StgValue><ssdm name="zext_ln1116_55"/></StgValue>
</operation>

<operation id="3462" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2854" bw="35" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:113 %zext_ln1116_56 = zext i20 %layer_9_out_V_load_56

]]></Node>
<StgValue><ssdm name="zext_ln1116_56"/></StgValue>
</operation>

<operation id="3463" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2856" bw="36" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:115 %zext_ln1116_57 = zext i20 %layer_9_out_V_load_57

]]></Node>
<StgValue><ssdm name="zext_ln1116_57"/></StgValue>
</operation>

<operation id="3464" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2858" bw="36" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:117 %zext_ln1116_58 = zext i20 %layer_9_out_V_load_58

]]></Node>
<StgValue><ssdm name="zext_ln1116_58"/></StgValue>
</operation>

<operation id="3465" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2860" bw="36" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:119 %zext_ln1116_59 = zext i20 %layer_9_out_V_load_59

]]></Node>
<StgValue><ssdm name="zext_ln1116_59"/></StgValue>
</operation>

<operation id="3466" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2862" bw="35" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:121 %zext_ln1116_60 = zext i20 %layer_9_out_V_load_60

]]></Node>
<StgValue><ssdm name="zext_ln1116_60"/></StgValue>
</operation>

<operation id="3467" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2864" bw="35" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:123 %zext_ln1116_61 = zext i20 %layer_9_out_V_load_61

]]></Node>
<StgValue><ssdm name="zext_ln1116_61"/></StgValue>
</operation>

<operation id="3468" st_id="223" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2865" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:124 %layer_9_out_V_load_62 = load i20 62

]]></Node>
<StgValue><ssdm name="layer_9_out_V_load_62"/></StgValue>
</operation>

<operation id="3469" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2866" bw="35" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:125 %zext_ln1116_62 = zext i20 %layer_9_out_V_load_62

]]></Node>
<StgValue><ssdm name="zext_ln1116_62"/></StgValue>
</operation>

<operation id="3470" st_id="223" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2867" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:126 %layer_9_out_V_load_63 = load i20 63

]]></Node>
<StgValue><ssdm name="layer_9_out_V_load_63"/></StgValue>
</operation>

<operation id="3471" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2868" bw="36" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:127 %sext_ln1116_63_cast = zext i20 %layer_9_out_V_load_63

]]></Node>
<StgValue><ssdm name="sext_ln1116_63_cast"/></StgValue>
</operation>

<operation id="3472" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2869" bw="0" op_0_bw="0">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:128 %br_ln0 = br void %_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="224" st_id="224">

<operation id="3473" st_id="224" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2871" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit:0 %i_11 = phi i6 %add_ln140_1, void %.split19, i6 0, void %_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader

]]></Node>
<StgValue><ssdm name="i_11"/></StgValue>
</operation>

<operation id="3474" st_id="224" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2872" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit:1 %add_ln140_1 = add i6 %i_11, i6 1

]]></Node>
<StgValue><ssdm name="add_ln140_1"/></StgValue>
</operation>

<operation id="3475" st_id="224" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2873" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="3476" st_id="224" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2874" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit:3 %icmp_ln140_1 = icmp_eq  i6 %i_11, i6 32

]]></Node>
<StgValue><ssdm name="icmp_ln140_1"/></StgValue>
</operation>

<operation id="3477" st_id="224" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2875" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit:4 %empty_87 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32

]]></Node>
<StgValue><ssdm name="empty_87"/></StgValue>
</operation>

<operation id="3478" st_id="224" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2876" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit:5 %br_ln140 = br i1 %icmp_ln140_1, void %.split19, void %_Z10dense_reluILt64ELt64ELt32ELt32ELt32EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader

]]></Node>
<StgValue><ssdm name="br_ln140"/></StgValue>
</operation>

<operation id="3479" st_id="224" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2878" bw="64" op_0_bw="6">
<![CDATA[
.split19:0 %i_11_cast = zext i6 %i_11

]]></Node>
<StgValue><ssdm name="i_11_cast"/></StgValue>
</operation>

<operation id="3480" st_id="224" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2883" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split19:5 %layer_10_weights_V_0_addr = getelementptr i16 %layer_10_weights_V_0, i64 0, i64 %i_11_cast

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_0_addr"/></StgValue>
</operation>

<operation id="3481" st_id="224" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2884" bw="16" op_0_bw="5">
<![CDATA[
.split19:6 %layer_10_weights_V_0_load = load i5 %layer_10_weights_V_0_addr

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_0_load"/></StgValue>
</operation>
</state>

<state id="225" st_id="225">

<operation id="3482" st_id="225" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2884" bw="16" op_0_bw="5">
<![CDATA[
.split19:6 %layer_10_weights_V_0_load = load i5 %layer_10_weights_V_0_addr

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_0_load"/></StgValue>
</operation>

<operation id="3483" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2885" bw="36" op_0_bw="16">
<![CDATA[
.split19:7 %sext_ln1118_70 = sext i16 %layer_10_weights_V_0_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_70"/></StgValue>
</operation>

<operation id="3484" st_id="225" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2886" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split19:8 %mul_ln1118_32 = mul i36 %sext_ln1118_70, i36 %zext_ln1116

]]></Node>
<StgValue><ssdm name="mul_ln1118_32"/></StgValue>
</operation>

<operation id="3485" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2891" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split19:13 %layer_10_weights_V_1_addr = getelementptr i16 %layer_10_weights_V_1, i64 0, i64 %i_11_cast

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_1_addr"/></StgValue>
</operation>

<operation id="3486" st_id="225" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2892" bw="16" op_0_bw="5">
<![CDATA[
.split19:14 %layer_10_weights_V_1_load = load i5 %layer_10_weights_V_1_addr

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_1_load"/></StgValue>
</operation>
</state>

<state id="226" st_id="226">

<operation id="3487" st_id="226" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2880" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split19:2 %layer_10_bias_V_addr = getelementptr i14 %layer_10_bias_V, i64 0, i64 %i_11_cast

]]></Node>
<StgValue><ssdm name="layer_10_bias_V_addr"/></StgValue>
</operation>

<operation id="3488" st_id="226" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2881" bw="14" op_0_bw="5">
<![CDATA[
.split19:3 %layer_10_bias_V_load = load i5 %layer_10_bias_V_addr

]]></Node>
<StgValue><ssdm name="layer_10_bias_V_load"/></StgValue>
</operation>

<operation id="3489" st_id="226" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2886" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split19:8 %mul_ln1118_32 = mul i36 %sext_ln1118_70, i36 %zext_ln1116

]]></Node>
<StgValue><ssdm name="mul_ln1118_32"/></StgValue>
</operation>

<operation id="3490" st_id="226" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2892" bw="16" op_0_bw="5">
<![CDATA[
.split19:14 %layer_10_weights_V_1_load = load i5 %layer_10_weights_V_1_addr

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_1_load"/></StgValue>
</operation>

<operation id="3491" st_id="226" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2893" bw="36" op_0_bw="16">
<![CDATA[
.split19:15 %sext_ln1118_71 = sext i16 %layer_10_weights_V_1_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_71"/></StgValue>
</operation>

<operation id="3492" st_id="226" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2894" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split19:16 %mul_ln1118_33 = mul i36 %sext_ln1118_71, i36 %zext_ln1116_1

]]></Node>
<StgValue><ssdm name="mul_ln1118_33"/></StgValue>
</operation>

<operation id="3493" st_id="226" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2899" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split19:21 %layer_10_weights_V_2_addr = getelementptr i16 %layer_10_weights_V_2, i64 0, i64 %i_11_cast

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_2_addr"/></StgValue>
</operation>

<operation id="3494" st_id="226" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2900" bw="16" op_0_bw="5">
<![CDATA[
.split19:22 %layer_10_weights_V_2_load = load i5 %layer_10_weights_V_2_addr

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_2_load"/></StgValue>
</operation>
</state>

<state id="227" st_id="227">

<operation id="3495" st_id="227" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2881" bw="14" op_0_bw="5">
<![CDATA[
.split19:3 %layer_10_bias_V_load = load i5 %layer_10_bias_V_addr

]]></Node>
<StgValue><ssdm name="layer_10_bias_V_load"/></StgValue>
</operation>

<operation id="3496" st_id="227" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2886" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split19:8 %mul_ln1118_32 = mul i36 %sext_ln1118_70, i36 %zext_ln1116

]]></Node>
<StgValue><ssdm name="mul_ln1118_32"/></StgValue>
</operation>

<operation id="3497" st_id="227" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2887" bw="30" op_0_bw="30" op_1_bw="14" op_2_bw="16">
<![CDATA[
.split19:9 %shl_ln728_32 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i14.i16, i14 %layer_10_bias_V_load, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_32"/></StgValue>
</operation>

<operation id="3498" st_id="227" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2888" bw="36" op_0_bw="30">
<![CDATA[
.split19:10 %sext_ln703_51 = sext i30 %shl_ln728_32

]]></Node>
<StgValue><ssdm name="sext_ln703_51"/></StgValue>
</operation>

<operation id="3499" st_id="227" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2889" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split19:11 %add_ln1192_32 = add i36 %sext_ln703_51, i36 %mul_ln1118_32

]]></Node>
<StgValue><ssdm name="add_ln1192_32"/></StgValue>
</operation>

<operation id="3500" st_id="227" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2894" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split19:16 %mul_ln1118_33 = mul i36 %sext_ln1118_71, i36 %zext_ln1116_1

]]></Node>
<StgValue><ssdm name="mul_ln1118_33"/></StgValue>
</operation>

<operation id="3501" st_id="227" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2900" bw="16" op_0_bw="5">
<![CDATA[
.split19:22 %layer_10_weights_V_2_load = load i5 %layer_10_weights_V_2_addr

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_2_load"/></StgValue>
</operation>

<operation id="3502" st_id="227" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2901" bw="36" op_0_bw="16">
<![CDATA[
.split19:23 %sext_ln1118_72 = sext i16 %layer_10_weights_V_2_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_72"/></StgValue>
</operation>

<operation id="3503" st_id="227" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2902" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split19:24 %mul_ln1118_34 = mul i36 %sext_ln1118_72, i36 %zext_ln1116_2

]]></Node>
<StgValue><ssdm name="mul_ln1118_34"/></StgValue>
</operation>

<operation id="3504" st_id="227" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2907" bw="5" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split19:29 %layer_10_weights_V_3_addr = getelementptr i15 %layer_10_weights_V_3, i64 0, i64 %i_11_cast

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_3_addr"/></StgValue>
</operation>

<operation id="3505" st_id="227" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2908" bw="15" op_0_bw="5">
<![CDATA[
.split19:30 %layer_10_weights_V_3_load = load i5 %layer_10_weights_V_3_addr

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_3_load"/></StgValue>
</operation>
</state>

<state id="228" st_id="228">

<operation id="3506" st_id="228" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2889" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split19:11 %add_ln1192_32 = add i36 %sext_ln703_51, i36 %mul_ln1118_32

]]></Node>
<StgValue><ssdm name="add_ln1192_32"/></StgValue>
</operation>

<operation id="3507" st_id="228" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2890" bw="20" op_0_bw="20" op_1_bw="36" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split19:12 %trunc_ln708_96 = partselect i20 @_ssdm_op_PartSelect.i20.i36.i32.i32, i36 %add_ln1192_32, i32 16, i32 35

]]></Node>
<StgValue><ssdm name="trunc_ln708_96"/></StgValue>
</operation>

<operation id="3508" st_id="228" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2894" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split19:16 %mul_ln1118_33 = mul i36 %sext_ln1118_71, i36 %zext_ln1116_1

]]></Node>
<StgValue><ssdm name="mul_ln1118_33"/></StgValue>
</operation>

<operation id="3509" st_id="228" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2895" bw="36" op_0_bw="36" op_1_bw="20" op_2_bw="16">
<![CDATA[
.split19:17 %tmp_39 = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i20.i16, i20 %trunc_ln708_96, i16 0

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="3510" st_id="228" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2896" bw="37" op_0_bw="36">
<![CDATA[
.split19:18 %sext_ln728 = sext i36 %tmp_39

]]></Node>
<StgValue><ssdm name="sext_ln728"/></StgValue>
</operation>

<operation id="3511" st_id="228" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2897" bw="37" op_0_bw="36">
<![CDATA[
.split19:19 %sext_ln703_52 = sext i36 %mul_ln1118_33

]]></Node>
<StgValue><ssdm name="sext_ln703_52"/></StgValue>
</operation>

<operation id="3512" st_id="228" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2898" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split19:20 %add_ln1192_33 = add i37 %sext_ln728, i37 %sext_ln703_52

]]></Node>
<StgValue><ssdm name="add_ln1192_33"/></StgValue>
</operation>

<operation id="3513" st_id="228" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2902" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split19:24 %mul_ln1118_34 = mul i36 %sext_ln1118_72, i36 %zext_ln1116_2

]]></Node>
<StgValue><ssdm name="mul_ln1118_34"/></StgValue>
</operation>

<operation id="3514" st_id="228" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2908" bw="15" op_0_bw="5">
<![CDATA[
.split19:30 %layer_10_weights_V_3_load = load i5 %layer_10_weights_V_3_addr

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_3_load"/></StgValue>
</operation>

<operation id="3515" st_id="228" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2909" bw="35" op_0_bw="15">
<![CDATA[
.split19:31 %sext_ln1118_73 = sext i15 %layer_10_weights_V_3_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_73"/></StgValue>
</operation>

<operation id="3516" st_id="228" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2910" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.split19:32 %mul_ln1118_35 = mul i35 %sext_ln1118_73, i35 %zext_ln1116_3

]]></Node>
<StgValue><ssdm name="mul_ln1118_35"/></StgValue>
</operation>

<operation id="3517" st_id="228" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2915" bw="5" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split19:37 %layer_10_weights_V_4_addr = getelementptr i15 %layer_10_weights_V_4, i64 0, i64 %i_11_cast

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_4_addr"/></StgValue>
</operation>

<operation id="3518" st_id="228" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2916" bw="15" op_0_bw="5">
<![CDATA[
.split19:38 %layer_10_weights_V_4_load = load i5 %layer_10_weights_V_4_addr

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_4_load"/></StgValue>
</operation>
</state>

<state id="229" st_id="229">

<operation id="3519" st_id="229" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2898" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split19:20 %add_ln1192_33 = add i37 %sext_ln728, i37 %sext_ln703_52

]]></Node>
<StgValue><ssdm name="add_ln1192_33"/></StgValue>
</operation>

<operation id="3520" st_id="229" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2902" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split19:24 %mul_ln1118_34 = mul i36 %sext_ln1118_72, i36 %zext_ln1116_2

]]></Node>
<StgValue><ssdm name="mul_ln1118_34"/></StgValue>
</operation>

<operation id="3521" st_id="229" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2903" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split19:25 %tmp_40 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_33, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="3522" st_id="229" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2904" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.split19:26 %shl_ln728_34 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_40, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_34"/></StgValue>
</operation>

<operation id="3523" st_id="229" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2905" bw="37" op_0_bw="36">
<![CDATA[
.split19:27 %sext_ln703_53 = sext i36 %mul_ln1118_34

]]></Node>
<StgValue><ssdm name="sext_ln703_53"/></StgValue>
</operation>

<operation id="3524" st_id="229" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2906" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split19:28 %add_ln1192_34 = add i37 %shl_ln728_34, i37 %sext_ln703_53

]]></Node>
<StgValue><ssdm name="add_ln1192_34"/></StgValue>
</operation>

<operation id="3525" st_id="229" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2910" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.split19:32 %mul_ln1118_35 = mul i35 %sext_ln1118_73, i35 %zext_ln1116_3

]]></Node>
<StgValue><ssdm name="mul_ln1118_35"/></StgValue>
</operation>

<operation id="3526" st_id="229" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2916" bw="15" op_0_bw="5">
<![CDATA[
.split19:38 %layer_10_weights_V_4_load = load i5 %layer_10_weights_V_4_addr

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_4_load"/></StgValue>
</operation>

<operation id="3527" st_id="229" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2917" bw="35" op_0_bw="15">
<![CDATA[
.split19:39 %sext_ln1118_74 = sext i15 %layer_10_weights_V_4_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_74"/></StgValue>
</operation>

<operation id="3528" st_id="229" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2918" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.split19:40 %mul_ln1118_36 = mul i35 %sext_ln1118_74, i35 %zext_ln1116_4

]]></Node>
<StgValue><ssdm name="mul_ln1118_36"/></StgValue>
</operation>

<operation id="3529" st_id="229" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2923" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split19:45 %layer_10_weights_V_5_addr = getelementptr i16 %layer_10_weights_V_5, i64 0, i64 %i_11_cast

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_5_addr"/></StgValue>
</operation>

<operation id="3530" st_id="229" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2924" bw="16" op_0_bw="5">
<![CDATA[
.split19:46 %layer_10_weights_V_5_load = load i5 %layer_10_weights_V_5_addr

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_5_load"/></StgValue>
</operation>
</state>

<state id="230" st_id="230">

<operation id="3531" st_id="230" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2906" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split19:28 %add_ln1192_34 = add i37 %shl_ln728_34, i37 %sext_ln703_53

]]></Node>
<StgValue><ssdm name="add_ln1192_34"/></StgValue>
</operation>

<operation id="3532" st_id="230" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2910" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.split19:32 %mul_ln1118_35 = mul i35 %sext_ln1118_73, i35 %zext_ln1116_3

]]></Node>
<StgValue><ssdm name="mul_ln1118_35"/></StgValue>
</operation>

<operation id="3533" st_id="230" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2911" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split19:33 %tmp_41 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_34, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="3534" st_id="230" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2912" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.split19:34 %shl_ln728_35 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_41, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_35"/></StgValue>
</operation>

<operation id="3535" st_id="230" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2913" bw="37" op_0_bw="35">
<![CDATA[
.split19:35 %sext_ln703_54 = sext i35 %mul_ln1118_35

]]></Node>
<StgValue><ssdm name="sext_ln703_54"/></StgValue>
</operation>

<operation id="3536" st_id="230" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2914" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split19:36 %add_ln1192_35 = add i37 %shl_ln728_35, i37 %sext_ln703_54

]]></Node>
<StgValue><ssdm name="add_ln1192_35"/></StgValue>
</operation>

<operation id="3537" st_id="230" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2918" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.split19:40 %mul_ln1118_36 = mul i35 %sext_ln1118_74, i35 %zext_ln1116_4

]]></Node>
<StgValue><ssdm name="mul_ln1118_36"/></StgValue>
</operation>

<operation id="3538" st_id="230" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2924" bw="16" op_0_bw="5">
<![CDATA[
.split19:46 %layer_10_weights_V_5_load = load i5 %layer_10_weights_V_5_addr

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_5_load"/></StgValue>
</operation>

<operation id="3539" st_id="230" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2925" bw="36" op_0_bw="16">
<![CDATA[
.split19:47 %sext_ln1118_75 = sext i16 %layer_10_weights_V_5_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_75"/></StgValue>
</operation>

<operation id="3540" st_id="230" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2926" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split19:48 %mul_ln1118_37 = mul i36 %sext_ln1118_75, i36 %zext_ln1116_5

]]></Node>
<StgValue><ssdm name="mul_ln1118_37"/></StgValue>
</operation>

<operation id="3541" st_id="230" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2931" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split19:53 %layer_10_weights_V_6_addr = getelementptr i16 %layer_10_weights_V_6, i64 0, i64 %i_11_cast

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_6_addr"/></StgValue>
</operation>

<operation id="3542" st_id="230" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2932" bw="16" op_0_bw="5">
<![CDATA[
.split19:54 %layer_10_weights_V_6_load = load i5 %layer_10_weights_V_6_addr

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_6_load"/></StgValue>
</operation>
</state>

<state id="231" st_id="231">

<operation id="3543" st_id="231" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2914" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split19:36 %add_ln1192_35 = add i37 %shl_ln728_35, i37 %sext_ln703_54

]]></Node>
<StgValue><ssdm name="add_ln1192_35"/></StgValue>
</operation>

<operation id="3544" st_id="231" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2918" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.split19:40 %mul_ln1118_36 = mul i35 %sext_ln1118_74, i35 %zext_ln1116_4

]]></Node>
<StgValue><ssdm name="mul_ln1118_36"/></StgValue>
</operation>

<operation id="3545" st_id="231" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2919" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split19:41 %tmp_42 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_35, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="3546" st_id="231" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2920" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.split19:42 %shl_ln728_36 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_42, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_36"/></StgValue>
</operation>

<operation id="3547" st_id="231" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2921" bw="37" op_0_bw="35">
<![CDATA[
.split19:43 %sext_ln703_55 = sext i35 %mul_ln1118_36

]]></Node>
<StgValue><ssdm name="sext_ln703_55"/></StgValue>
</operation>

<operation id="3548" st_id="231" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2922" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split19:44 %add_ln1192_36 = add i37 %shl_ln728_36, i37 %sext_ln703_55

]]></Node>
<StgValue><ssdm name="add_ln1192_36"/></StgValue>
</operation>

<operation id="3549" st_id="231" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2926" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split19:48 %mul_ln1118_37 = mul i36 %sext_ln1118_75, i36 %zext_ln1116_5

]]></Node>
<StgValue><ssdm name="mul_ln1118_37"/></StgValue>
</operation>

<operation id="3550" st_id="231" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2932" bw="16" op_0_bw="5">
<![CDATA[
.split19:54 %layer_10_weights_V_6_load = load i5 %layer_10_weights_V_6_addr

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_6_load"/></StgValue>
</operation>

<operation id="3551" st_id="231" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2933" bw="36" op_0_bw="16">
<![CDATA[
.split19:55 %sext_ln1118_76 = sext i16 %layer_10_weights_V_6_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_76"/></StgValue>
</operation>

<operation id="3552" st_id="231" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2934" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split19:56 %mul_ln1118_38 = mul i36 %sext_ln1118_76, i36 %zext_ln1116_6

]]></Node>
<StgValue><ssdm name="mul_ln1118_38"/></StgValue>
</operation>

<operation id="3553" st_id="231" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2939" bw="5" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split19:61 %layer_10_weights_V_7_addr = getelementptr i15 %layer_10_weights_V_7, i64 0, i64 %i_11_cast

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_7_addr"/></StgValue>
</operation>

<operation id="3554" st_id="231" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2940" bw="15" op_0_bw="5">
<![CDATA[
.split19:62 %layer_10_weights_V_7_load = load i5 %layer_10_weights_V_7_addr

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_7_load"/></StgValue>
</operation>
</state>

<state id="232" st_id="232">

<operation id="3555" st_id="232" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2922" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split19:44 %add_ln1192_36 = add i37 %shl_ln728_36, i37 %sext_ln703_55

]]></Node>
<StgValue><ssdm name="add_ln1192_36"/></StgValue>
</operation>

<operation id="3556" st_id="232" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2926" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split19:48 %mul_ln1118_37 = mul i36 %sext_ln1118_75, i36 %zext_ln1116_5

]]></Node>
<StgValue><ssdm name="mul_ln1118_37"/></StgValue>
</operation>

<operation id="3557" st_id="232" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2927" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split19:49 %tmp_43 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_36, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="3558" st_id="232" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2928" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.split19:50 %shl_ln728_37 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_43, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_37"/></StgValue>
</operation>

<operation id="3559" st_id="232" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2929" bw="37" op_0_bw="36">
<![CDATA[
.split19:51 %sext_ln703_56 = sext i36 %mul_ln1118_37

]]></Node>
<StgValue><ssdm name="sext_ln703_56"/></StgValue>
</operation>

<operation id="3560" st_id="232" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2930" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split19:52 %add_ln1192_37 = add i37 %shl_ln728_37, i37 %sext_ln703_56

]]></Node>
<StgValue><ssdm name="add_ln1192_37"/></StgValue>
</operation>

<operation id="3561" st_id="232" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2934" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split19:56 %mul_ln1118_38 = mul i36 %sext_ln1118_76, i36 %zext_ln1116_6

]]></Node>
<StgValue><ssdm name="mul_ln1118_38"/></StgValue>
</operation>

<operation id="3562" st_id="232" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2940" bw="15" op_0_bw="5">
<![CDATA[
.split19:62 %layer_10_weights_V_7_load = load i5 %layer_10_weights_V_7_addr

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_7_load"/></StgValue>
</operation>

<operation id="3563" st_id="232" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2941" bw="35" op_0_bw="15">
<![CDATA[
.split19:63 %sext_ln1118_77 = sext i15 %layer_10_weights_V_7_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_77"/></StgValue>
</operation>

<operation id="3564" st_id="232" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2942" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.split19:64 %mul_ln1118_39 = mul i35 %sext_ln1118_77, i35 %zext_ln1116_7

]]></Node>
<StgValue><ssdm name="mul_ln1118_39"/></StgValue>
</operation>

<operation id="3565" st_id="232" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2947" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split19:69 %layer_10_weights_V_8_addr = getelementptr i16 %layer_10_weights_V_8, i64 0, i64 %i_11_cast

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_8_addr"/></StgValue>
</operation>

<operation id="3566" st_id="232" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2948" bw="16" op_0_bw="5">
<![CDATA[
.split19:70 %layer_10_weights_V_8_load = load i5 %layer_10_weights_V_8_addr

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_8_load"/></StgValue>
</operation>
</state>

<state id="233" st_id="233">

<operation id="3567" st_id="233" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2930" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split19:52 %add_ln1192_37 = add i37 %shl_ln728_37, i37 %sext_ln703_56

]]></Node>
<StgValue><ssdm name="add_ln1192_37"/></StgValue>
</operation>

<operation id="3568" st_id="233" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2934" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split19:56 %mul_ln1118_38 = mul i36 %sext_ln1118_76, i36 %zext_ln1116_6

]]></Node>
<StgValue><ssdm name="mul_ln1118_38"/></StgValue>
</operation>

<operation id="3569" st_id="233" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2935" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split19:57 %tmp_44 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_37, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="3570" st_id="233" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2936" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.split19:58 %shl_ln728_38 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_44, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_38"/></StgValue>
</operation>

<operation id="3571" st_id="233" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2937" bw="37" op_0_bw="36">
<![CDATA[
.split19:59 %sext_ln703_57 = sext i36 %mul_ln1118_38

]]></Node>
<StgValue><ssdm name="sext_ln703_57"/></StgValue>
</operation>

<operation id="3572" st_id="233" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2938" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split19:60 %add_ln1192_38 = add i37 %shl_ln728_38, i37 %sext_ln703_57

]]></Node>
<StgValue><ssdm name="add_ln1192_38"/></StgValue>
</operation>

<operation id="3573" st_id="233" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2942" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.split19:64 %mul_ln1118_39 = mul i35 %sext_ln1118_77, i35 %zext_ln1116_7

]]></Node>
<StgValue><ssdm name="mul_ln1118_39"/></StgValue>
</operation>

<operation id="3574" st_id="233" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2948" bw="16" op_0_bw="5">
<![CDATA[
.split19:70 %layer_10_weights_V_8_load = load i5 %layer_10_weights_V_8_addr

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_8_load"/></StgValue>
</operation>

<operation id="3575" st_id="233" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2949" bw="36" op_0_bw="16">
<![CDATA[
.split19:71 %sext_ln1118_78 = sext i16 %layer_10_weights_V_8_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_78"/></StgValue>
</operation>

<operation id="3576" st_id="233" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2950" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split19:72 %mul_ln1118_40 = mul i36 %sext_ln1118_78, i36 %zext_ln1116_8

]]></Node>
<StgValue><ssdm name="mul_ln1118_40"/></StgValue>
</operation>

<operation id="3577" st_id="233" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2955" bw="5" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split19:77 %layer_10_weights_V_9_addr = getelementptr i15 %layer_10_weights_V_9, i64 0, i64 %i_11_cast

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_9_addr"/></StgValue>
</operation>

<operation id="3578" st_id="233" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2956" bw="15" op_0_bw="5">
<![CDATA[
.split19:78 %layer_10_weights_V_9_load = load i5 %layer_10_weights_V_9_addr

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_9_load"/></StgValue>
</operation>
</state>

<state id="234" st_id="234">

<operation id="3579" st_id="234" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2938" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split19:60 %add_ln1192_38 = add i37 %shl_ln728_38, i37 %sext_ln703_57

]]></Node>
<StgValue><ssdm name="add_ln1192_38"/></StgValue>
</operation>

<operation id="3580" st_id="234" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2942" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.split19:64 %mul_ln1118_39 = mul i35 %sext_ln1118_77, i35 %zext_ln1116_7

]]></Node>
<StgValue><ssdm name="mul_ln1118_39"/></StgValue>
</operation>

<operation id="3581" st_id="234" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2943" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split19:65 %tmp_45 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_38, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="3582" st_id="234" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2944" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.split19:66 %shl_ln728_39 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_45, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_39"/></StgValue>
</operation>

<operation id="3583" st_id="234" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2945" bw="37" op_0_bw="35">
<![CDATA[
.split19:67 %sext_ln703_58 = sext i35 %mul_ln1118_39

]]></Node>
<StgValue><ssdm name="sext_ln703_58"/></StgValue>
</operation>

<operation id="3584" st_id="234" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2946" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split19:68 %add_ln1192_39 = add i37 %shl_ln728_39, i37 %sext_ln703_58

]]></Node>
<StgValue><ssdm name="add_ln1192_39"/></StgValue>
</operation>

<operation id="3585" st_id="234" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2950" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split19:72 %mul_ln1118_40 = mul i36 %sext_ln1118_78, i36 %zext_ln1116_8

]]></Node>
<StgValue><ssdm name="mul_ln1118_40"/></StgValue>
</operation>

<operation id="3586" st_id="234" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2956" bw="15" op_0_bw="5">
<![CDATA[
.split19:78 %layer_10_weights_V_9_load = load i5 %layer_10_weights_V_9_addr

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_9_load"/></StgValue>
</operation>

<operation id="3587" st_id="234" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2957" bw="35" op_0_bw="15">
<![CDATA[
.split19:79 %sext_ln1118_79 = sext i15 %layer_10_weights_V_9_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_79"/></StgValue>
</operation>

<operation id="3588" st_id="234" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2958" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.split19:80 %mul_ln1118_41 = mul i35 %sext_ln1118_79, i35 %zext_ln1116_9

]]></Node>
<StgValue><ssdm name="mul_ln1118_41"/></StgValue>
</operation>

<operation id="3589" st_id="234" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2963" bw="5" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split19:85 %layer_10_weights_V_10_addr = getelementptr i15 %layer_10_weights_V_10, i64 0, i64 %i_11_cast

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_10_addr"/></StgValue>
</operation>

<operation id="3590" st_id="234" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2964" bw="15" op_0_bw="5">
<![CDATA[
.split19:86 %layer_10_weights_V_10_load = load i5 %layer_10_weights_V_10_addr

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_10_load"/></StgValue>
</operation>
</state>

<state id="235" st_id="235">

<operation id="3591" st_id="235" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2946" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split19:68 %add_ln1192_39 = add i37 %shl_ln728_39, i37 %sext_ln703_58

]]></Node>
<StgValue><ssdm name="add_ln1192_39"/></StgValue>
</operation>

<operation id="3592" st_id="235" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2950" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split19:72 %mul_ln1118_40 = mul i36 %sext_ln1118_78, i36 %zext_ln1116_8

]]></Node>
<StgValue><ssdm name="mul_ln1118_40"/></StgValue>
</operation>

<operation id="3593" st_id="235" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2951" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split19:73 %tmp_46 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_39, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="3594" st_id="235" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2952" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.split19:74 %shl_ln728_40 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_46, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_40"/></StgValue>
</operation>

<operation id="3595" st_id="235" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2953" bw="37" op_0_bw="36">
<![CDATA[
.split19:75 %sext_ln703_59 = sext i36 %mul_ln1118_40

]]></Node>
<StgValue><ssdm name="sext_ln703_59"/></StgValue>
</operation>

<operation id="3596" st_id="235" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2954" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split19:76 %add_ln1192_40 = add i37 %shl_ln728_40, i37 %sext_ln703_59

]]></Node>
<StgValue><ssdm name="add_ln1192_40"/></StgValue>
</operation>

<operation id="3597" st_id="235" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2958" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.split19:80 %mul_ln1118_41 = mul i35 %sext_ln1118_79, i35 %zext_ln1116_9

]]></Node>
<StgValue><ssdm name="mul_ln1118_41"/></StgValue>
</operation>

<operation id="3598" st_id="235" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2964" bw="15" op_0_bw="5">
<![CDATA[
.split19:86 %layer_10_weights_V_10_load = load i5 %layer_10_weights_V_10_addr

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_10_load"/></StgValue>
</operation>

<operation id="3599" st_id="235" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2965" bw="35" op_0_bw="15">
<![CDATA[
.split19:87 %sext_ln1118_80 = sext i15 %layer_10_weights_V_10_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_80"/></StgValue>
</operation>

<operation id="3600" st_id="235" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2966" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.split19:88 %mul_ln1118_42 = mul i35 %sext_ln1118_80, i35 %zext_ln1116_10

]]></Node>
<StgValue><ssdm name="mul_ln1118_42"/></StgValue>
</operation>

<operation id="3601" st_id="235" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2971" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split19:93 %layer_10_weights_V_11_addr = getelementptr i16 %layer_10_weights_V_11, i64 0, i64 %i_11_cast

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_11_addr"/></StgValue>
</operation>

<operation id="3602" st_id="235" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2972" bw="16" op_0_bw="5">
<![CDATA[
.split19:94 %layer_10_weights_V_11_load = load i5 %layer_10_weights_V_11_addr

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_11_load"/></StgValue>
</operation>
</state>

<state id="236" st_id="236">

<operation id="3603" st_id="236" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2954" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split19:76 %add_ln1192_40 = add i37 %shl_ln728_40, i37 %sext_ln703_59

]]></Node>
<StgValue><ssdm name="add_ln1192_40"/></StgValue>
</operation>

<operation id="3604" st_id="236" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2958" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.split19:80 %mul_ln1118_41 = mul i35 %sext_ln1118_79, i35 %zext_ln1116_9

]]></Node>
<StgValue><ssdm name="mul_ln1118_41"/></StgValue>
</operation>

<operation id="3605" st_id="236" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2959" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split19:81 %tmp_47 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_40, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="3606" st_id="236" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2960" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.split19:82 %shl_ln728_41 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_47, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_41"/></StgValue>
</operation>

<operation id="3607" st_id="236" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2961" bw="37" op_0_bw="35">
<![CDATA[
.split19:83 %sext_ln703_60 = sext i35 %mul_ln1118_41

]]></Node>
<StgValue><ssdm name="sext_ln703_60"/></StgValue>
</operation>

<operation id="3608" st_id="236" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2962" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split19:84 %add_ln1192_41 = add i37 %shl_ln728_41, i37 %sext_ln703_60

]]></Node>
<StgValue><ssdm name="add_ln1192_41"/></StgValue>
</operation>

<operation id="3609" st_id="236" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2966" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.split19:88 %mul_ln1118_42 = mul i35 %sext_ln1118_80, i35 %zext_ln1116_10

]]></Node>
<StgValue><ssdm name="mul_ln1118_42"/></StgValue>
</operation>

<operation id="3610" st_id="236" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2972" bw="16" op_0_bw="5">
<![CDATA[
.split19:94 %layer_10_weights_V_11_load = load i5 %layer_10_weights_V_11_addr

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_11_load"/></StgValue>
</operation>

<operation id="3611" st_id="236" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2973" bw="36" op_0_bw="16">
<![CDATA[
.split19:95 %sext_ln1118_81 = sext i16 %layer_10_weights_V_11_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_81"/></StgValue>
</operation>

<operation id="3612" st_id="236" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2974" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split19:96 %mul_ln1118_43 = mul i36 %sext_ln1118_81, i36 %zext_ln1116_11

]]></Node>
<StgValue><ssdm name="mul_ln1118_43"/></StgValue>
</operation>

<operation id="3613" st_id="236" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2979" bw="5" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split19:101 %layer_10_weights_V_12_addr = getelementptr i15 %layer_10_weights_V_12, i64 0, i64 %i_11_cast

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_12_addr"/></StgValue>
</operation>

<operation id="3614" st_id="236" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2980" bw="15" op_0_bw="5">
<![CDATA[
.split19:102 %layer_10_weights_V_12_load = load i5 %layer_10_weights_V_12_addr

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_12_load"/></StgValue>
</operation>
</state>

<state id="237" st_id="237">

<operation id="3615" st_id="237" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2962" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split19:84 %add_ln1192_41 = add i37 %shl_ln728_41, i37 %sext_ln703_60

]]></Node>
<StgValue><ssdm name="add_ln1192_41"/></StgValue>
</operation>

<operation id="3616" st_id="237" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2966" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.split19:88 %mul_ln1118_42 = mul i35 %sext_ln1118_80, i35 %zext_ln1116_10

]]></Node>
<StgValue><ssdm name="mul_ln1118_42"/></StgValue>
</operation>

<operation id="3617" st_id="237" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2967" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split19:89 %tmp_48 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_41, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="3618" st_id="237" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2968" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.split19:90 %shl_ln728_42 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_48, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_42"/></StgValue>
</operation>

<operation id="3619" st_id="237" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2969" bw="37" op_0_bw="35">
<![CDATA[
.split19:91 %sext_ln703_61 = sext i35 %mul_ln1118_42

]]></Node>
<StgValue><ssdm name="sext_ln703_61"/></StgValue>
</operation>

<operation id="3620" st_id="237" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2970" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split19:92 %add_ln1192_42 = add i37 %shl_ln728_42, i37 %sext_ln703_61

]]></Node>
<StgValue><ssdm name="add_ln1192_42"/></StgValue>
</operation>

<operation id="3621" st_id="237" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2974" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split19:96 %mul_ln1118_43 = mul i36 %sext_ln1118_81, i36 %zext_ln1116_11

]]></Node>
<StgValue><ssdm name="mul_ln1118_43"/></StgValue>
</operation>

<operation id="3622" st_id="237" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2980" bw="15" op_0_bw="5">
<![CDATA[
.split19:102 %layer_10_weights_V_12_load = load i5 %layer_10_weights_V_12_addr

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_12_load"/></StgValue>
</operation>

<operation id="3623" st_id="237" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2981" bw="35" op_0_bw="15">
<![CDATA[
.split19:103 %sext_ln1118_82 = sext i15 %layer_10_weights_V_12_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_82"/></StgValue>
</operation>

<operation id="3624" st_id="237" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2982" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.split19:104 %mul_ln1118_44 = mul i35 %sext_ln1118_82, i35 %zext_ln1116_12

]]></Node>
<StgValue><ssdm name="mul_ln1118_44"/></StgValue>
</operation>

<operation id="3625" st_id="237" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2987" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split19:109 %layer_10_weights_V_13_addr = getelementptr i16 %layer_10_weights_V_13, i64 0, i64 %i_11_cast

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_13_addr"/></StgValue>
</operation>

<operation id="3626" st_id="237" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2988" bw="16" op_0_bw="5">
<![CDATA[
.split19:110 %layer_10_weights_V_13_load = load i5 %layer_10_weights_V_13_addr

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_13_load"/></StgValue>
</operation>
</state>

<state id="238" st_id="238">

<operation id="3627" st_id="238" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2970" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split19:92 %add_ln1192_42 = add i37 %shl_ln728_42, i37 %sext_ln703_61

]]></Node>
<StgValue><ssdm name="add_ln1192_42"/></StgValue>
</operation>

<operation id="3628" st_id="238" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2974" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split19:96 %mul_ln1118_43 = mul i36 %sext_ln1118_81, i36 %zext_ln1116_11

]]></Node>
<StgValue><ssdm name="mul_ln1118_43"/></StgValue>
</operation>

<operation id="3629" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2975" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split19:97 %tmp_49 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_42, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="3630" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2976" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.split19:98 %shl_ln728_43 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_49, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_43"/></StgValue>
</operation>

<operation id="3631" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2977" bw="37" op_0_bw="36">
<![CDATA[
.split19:99 %sext_ln703_62 = sext i36 %mul_ln1118_43

]]></Node>
<StgValue><ssdm name="sext_ln703_62"/></StgValue>
</operation>

<operation id="3632" st_id="238" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2978" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split19:100 %add_ln1192_43 = add i37 %shl_ln728_43, i37 %sext_ln703_62

]]></Node>
<StgValue><ssdm name="add_ln1192_43"/></StgValue>
</operation>

<operation id="3633" st_id="238" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2982" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.split19:104 %mul_ln1118_44 = mul i35 %sext_ln1118_82, i35 %zext_ln1116_12

]]></Node>
<StgValue><ssdm name="mul_ln1118_44"/></StgValue>
</operation>

<operation id="3634" st_id="238" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2988" bw="16" op_0_bw="5">
<![CDATA[
.split19:110 %layer_10_weights_V_13_load = load i5 %layer_10_weights_V_13_addr

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_13_load"/></StgValue>
</operation>

<operation id="3635" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2989" bw="36" op_0_bw="16">
<![CDATA[
.split19:111 %sext_ln1118_83 = sext i16 %layer_10_weights_V_13_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_83"/></StgValue>
</operation>

<operation id="3636" st_id="238" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2990" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split19:112 %mul_ln1118_45 = mul i36 %sext_ln1118_83, i36 %zext_ln1116_13

]]></Node>
<StgValue><ssdm name="mul_ln1118_45"/></StgValue>
</operation>

<operation id="3637" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2995" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split19:117 %layer_10_weights_V_14_addr = getelementptr i16 %layer_10_weights_V_14, i64 0, i64 %i_11_cast

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_14_addr"/></StgValue>
</operation>

<operation id="3638" st_id="238" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2996" bw="16" op_0_bw="5">
<![CDATA[
.split19:118 %layer_10_weights_V_14_load = load i5 %layer_10_weights_V_14_addr

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_14_load"/></StgValue>
</operation>
</state>

<state id="239" st_id="239">

<operation id="3639" st_id="239" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2978" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split19:100 %add_ln1192_43 = add i37 %shl_ln728_43, i37 %sext_ln703_62

]]></Node>
<StgValue><ssdm name="add_ln1192_43"/></StgValue>
</operation>

<operation id="3640" st_id="239" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2982" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.split19:104 %mul_ln1118_44 = mul i35 %sext_ln1118_82, i35 %zext_ln1116_12

]]></Node>
<StgValue><ssdm name="mul_ln1118_44"/></StgValue>
</operation>

<operation id="3641" st_id="239" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2983" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split19:105 %tmp_50 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_43, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="3642" st_id="239" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2984" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.split19:106 %shl_ln728_44 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_50, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_44"/></StgValue>
</operation>

<operation id="3643" st_id="239" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2985" bw="37" op_0_bw="35">
<![CDATA[
.split19:107 %sext_ln703_63 = sext i35 %mul_ln1118_44

]]></Node>
<StgValue><ssdm name="sext_ln703_63"/></StgValue>
</operation>

<operation id="3644" st_id="239" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2986" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split19:108 %add_ln1192_44 = add i37 %shl_ln728_44, i37 %sext_ln703_63

]]></Node>
<StgValue><ssdm name="add_ln1192_44"/></StgValue>
</operation>

<operation id="3645" st_id="239" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2990" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split19:112 %mul_ln1118_45 = mul i36 %sext_ln1118_83, i36 %zext_ln1116_13

]]></Node>
<StgValue><ssdm name="mul_ln1118_45"/></StgValue>
</operation>

<operation id="3646" st_id="239" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2996" bw="16" op_0_bw="5">
<![CDATA[
.split19:118 %layer_10_weights_V_14_load = load i5 %layer_10_weights_V_14_addr

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_14_load"/></StgValue>
</operation>

<operation id="3647" st_id="239" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2997" bw="36" op_0_bw="16">
<![CDATA[
.split19:119 %sext_ln1118_84 = sext i16 %layer_10_weights_V_14_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_84"/></StgValue>
</operation>

<operation id="3648" st_id="239" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2998" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split19:120 %mul_ln1118_46 = mul i36 %sext_ln1118_84, i36 %zext_ln1116_14

]]></Node>
<StgValue><ssdm name="mul_ln1118_46"/></StgValue>
</operation>

<operation id="3649" st_id="239" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3003" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split19:125 %layer_10_weights_V_15_addr = getelementptr i16 %layer_10_weights_V_15, i64 0, i64 %i_11_cast

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_15_addr"/></StgValue>
</operation>

<operation id="3650" st_id="239" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3004" bw="16" op_0_bw="5">
<![CDATA[
.split19:126 %layer_10_weights_V_15_load = load i5 %layer_10_weights_V_15_addr

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_15_load"/></StgValue>
</operation>
</state>

<state id="240" st_id="240">

<operation id="3651" st_id="240" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2986" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split19:108 %add_ln1192_44 = add i37 %shl_ln728_44, i37 %sext_ln703_63

]]></Node>
<StgValue><ssdm name="add_ln1192_44"/></StgValue>
</operation>

<operation id="3652" st_id="240" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2990" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split19:112 %mul_ln1118_45 = mul i36 %sext_ln1118_83, i36 %zext_ln1116_13

]]></Node>
<StgValue><ssdm name="mul_ln1118_45"/></StgValue>
</operation>

<operation id="3653" st_id="240" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2991" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split19:113 %tmp_51 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_44, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="3654" st_id="240" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2992" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.split19:114 %shl_ln728_45 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_51, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_45"/></StgValue>
</operation>

<operation id="3655" st_id="240" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2993" bw="37" op_0_bw="36">
<![CDATA[
.split19:115 %sext_ln703_64 = sext i36 %mul_ln1118_45

]]></Node>
<StgValue><ssdm name="sext_ln703_64"/></StgValue>
</operation>

<operation id="3656" st_id="240" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2994" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split19:116 %add_ln1192_45 = add i37 %shl_ln728_45, i37 %sext_ln703_64

]]></Node>
<StgValue><ssdm name="add_ln1192_45"/></StgValue>
</operation>

<operation id="3657" st_id="240" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2998" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split19:120 %mul_ln1118_46 = mul i36 %sext_ln1118_84, i36 %zext_ln1116_14

]]></Node>
<StgValue><ssdm name="mul_ln1118_46"/></StgValue>
</operation>

<operation id="3658" st_id="240" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3004" bw="16" op_0_bw="5">
<![CDATA[
.split19:126 %layer_10_weights_V_15_load = load i5 %layer_10_weights_V_15_addr

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_15_load"/></StgValue>
</operation>

<operation id="3659" st_id="240" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3005" bw="36" op_0_bw="16">
<![CDATA[
.split19:127 %sext_ln1118_85 = sext i16 %layer_10_weights_V_15_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_85"/></StgValue>
</operation>

<operation id="3660" st_id="240" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3006" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split19:128 %mul_ln1118_47 = mul i36 %sext_ln1118_85, i36 %zext_ln1116_15

]]></Node>
<StgValue><ssdm name="mul_ln1118_47"/></StgValue>
</operation>

<operation id="3661" st_id="240" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3011" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split19:133 %layer_10_weights_V_16_addr = getelementptr i16 %layer_10_weights_V_16, i64 0, i64 %i_11_cast

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_16_addr"/></StgValue>
</operation>

<operation id="3662" st_id="240" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3012" bw="16" op_0_bw="5">
<![CDATA[
.split19:134 %layer_10_weights_V_16_load = load i5 %layer_10_weights_V_16_addr

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_16_load"/></StgValue>
</operation>
</state>

<state id="241" st_id="241">

<operation id="3663" st_id="241" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2994" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split19:116 %add_ln1192_45 = add i37 %shl_ln728_45, i37 %sext_ln703_64

]]></Node>
<StgValue><ssdm name="add_ln1192_45"/></StgValue>
</operation>

<operation id="3664" st_id="241" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2998" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split19:120 %mul_ln1118_46 = mul i36 %sext_ln1118_84, i36 %zext_ln1116_14

]]></Node>
<StgValue><ssdm name="mul_ln1118_46"/></StgValue>
</operation>

<operation id="3665" st_id="241" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2999" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split19:121 %tmp_52 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_45, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="3666" st_id="241" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3000" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.split19:122 %shl_ln728_46 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_52, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_46"/></StgValue>
</operation>

<operation id="3667" st_id="241" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3001" bw="37" op_0_bw="36">
<![CDATA[
.split19:123 %sext_ln703_65 = sext i36 %mul_ln1118_46

]]></Node>
<StgValue><ssdm name="sext_ln703_65"/></StgValue>
</operation>

<operation id="3668" st_id="241" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3002" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split19:124 %add_ln1192_46 = add i37 %shl_ln728_46, i37 %sext_ln703_65

]]></Node>
<StgValue><ssdm name="add_ln1192_46"/></StgValue>
</operation>

<operation id="3669" st_id="241" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3006" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split19:128 %mul_ln1118_47 = mul i36 %sext_ln1118_85, i36 %zext_ln1116_15

]]></Node>
<StgValue><ssdm name="mul_ln1118_47"/></StgValue>
</operation>

<operation id="3670" st_id="241" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3012" bw="16" op_0_bw="5">
<![CDATA[
.split19:134 %layer_10_weights_V_16_load = load i5 %layer_10_weights_V_16_addr

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_16_load"/></StgValue>
</operation>

<operation id="3671" st_id="241" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3013" bw="36" op_0_bw="16">
<![CDATA[
.split19:135 %sext_ln1118_86 = sext i16 %layer_10_weights_V_16_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_86"/></StgValue>
</operation>

<operation id="3672" st_id="241" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3014" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split19:136 %mul_ln1118_48 = mul i36 %sext_ln1118_86, i36 %zext_ln1116_16

]]></Node>
<StgValue><ssdm name="mul_ln1118_48"/></StgValue>
</operation>

<operation id="3673" st_id="241" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3019" bw="5" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split19:141 %layer_10_weights_V_17_addr = getelementptr i15 %layer_10_weights_V_17, i64 0, i64 %i_11_cast

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_17_addr"/></StgValue>
</operation>

<operation id="3674" st_id="241" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3020" bw="15" op_0_bw="5">
<![CDATA[
.split19:142 %layer_10_weights_V_17_load = load i5 %layer_10_weights_V_17_addr

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_17_load"/></StgValue>
</operation>
</state>

<state id="242" st_id="242">

<operation id="3675" st_id="242" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3002" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split19:124 %add_ln1192_46 = add i37 %shl_ln728_46, i37 %sext_ln703_65

]]></Node>
<StgValue><ssdm name="add_ln1192_46"/></StgValue>
</operation>

<operation id="3676" st_id="242" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3006" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split19:128 %mul_ln1118_47 = mul i36 %sext_ln1118_85, i36 %zext_ln1116_15

]]></Node>
<StgValue><ssdm name="mul_ln1118_47"/></StgValue>
</operation>

<operation id="3677" st_id="242" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3007" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split19:129 %tmp_53 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_46, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="3678" st_id="242" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3008" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.split19:130 %shl_ln728_47 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_53, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_47"/></StgValue>
</operation>

<operation id="3679" st_id="242" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3009" bw="37" op_0_bw="36">
<![CDATA[
.split19:131 %sext_ln703_66 = sext i36 %mul_ln1118_47

]]></Node>
<StgValue><ssdm name="sext_ln703_66"/></StgValue>
</operation>

<operation id="3680" st_id="242" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3010" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split19:132 %add_ln1192_47 = add i37 %shl_ln728_47, i37 %sext_ln703_66

]]></Node>
<StgValue><ssdm name="add_ln1192_47"/></StgValue>
</operation>

<operation id="3681" st_id="242" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3014" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split19:136 %mul_ln1118_48 = mul i36 %sext_ln1118_86, i36 %zext_ln1116_16

]]></Node>
<StgValue><ssdm name="mul_ln1118_48"/></StgValue>
</operation>

<operation id="3682" st_id="242" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3020" bw="15" op_0_bw="5">
<![CDATA[
.split19:142 %layer_10_weights_V_17_load = load i5 %layer_10_weights_V_17_addr

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_17_load"/></StgValue>
</operation>

<operation id="3683" st_id="242" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3021" bw="35" op_0_bw="15">
<![CDATA[
.split19:143 %sext_ln1118_87 = sext i15 %layer_10_weights_V_17_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_87"/></StgValue>
</operation>

<operation id="3684" st_id="242" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3022" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.split19:144 %mul_ln1118_49 = mul i35 %sext_ln1118_87, i35 %zext_ln1116_17

]]></Node>
<StgValue><ssdm name="mul_ln1118_49"/></StgValue>
</operation>

<operation id="3685" st_id="242" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3027" bw="5" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split19:149 %layer_10_weights_V_18_addr = getelementptr i15 %layer_10_weights_V_18, i64 0, i64 %i_11_cast

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_18_addr"/></StgValue>
</operation>

<operation id="3686" st_id="242" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3028" bw="15" op_0_bw="5">
<![CDATA[
.split19:150 %layer_10_weights_V_18_load = load i5 %layer_10_weights_V_18_addr

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_18_load"/></StgValue>
</operation>
</state>

<state id="243" st_id="243">

<operation id="3687" st_id="243" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3010" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split19:132 %add_ln1192_47 = add i37 %shl_ln728_47, i37 %sext_ln703_66

]]></Node>
<StgValue><ssdm name="add_ln1192_47"/></StgValue>
</operation>

<operation id="3688" st_id="243" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3014" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split19:136 %mul_ln1118_48 = mul i36 %sext_ln1118_86, i36 %zext_ln1116_16

]]></Node>
<StgValue><ssdm name="mul_ln1118_48"/></StgValue>
</operation>

<operation id="3689" st_id="243" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3015" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split19:137 %tmp_54 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_47, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="3690" st_id="243" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3016" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.split19:138 %shl_ln728_48 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_54, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_48"/></StgValue>
</operation>

<operation id="3691" st_id="243" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3017" bw="37" op_0_bw="36">
<![CDATA[
.split19:139 %sext_ln703_67 = sext i36 %mul_ln1118_48

]]></Node>
<StgValue><ssdm name="sext_ln703_67"/></StgValue>
</operation>

<operation id="3692" st_id="243" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3018" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split19:140 %add_ln1192_48 = add i37 %shl_ln728_48, i37 %sext_ln703_67

]]></Node>
<StgValue><ssdm name="add_ln1192_48"/></StgValue>
</operation>

<operation id="3693" st_id="243" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3022" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.split19:144 %mul_ln1118_49 = mul i35 %sext_ln1118_87, i35 %zext_ln1116_17

]]></Node>
<StgValue><ssdm name="mul_ln1118_49"/></StgValue>
</operation>

<operation id="3694" st_id="243" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3028" bw="15" op_0_bw="5">
<![CDATA[
.split19:150 %layer_10_weights_V_18_load = load i5 %layer_10_weights_V_18_addr

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_18_load"/></StgValue>
</operation>

<operation id="3695" st_id="243" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3029" bw="35" op_0_bw="15">
<![CDATA[
.split19:151 %sext_ln1118_88 = sext i15 %layer_10_weights_V_18_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_88"/></StgValue>
</operation>

<operation id="3696" st_id="243" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3030" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.split19:152 %mul_ln1118_50 = mul i35 %sext_ln1118_88, i35 %zext_ln1116_18

]]></Node>
<StgValue><ssdm name="mul_ln1118_50"/></StgValue>
</operation>

<operation id="3697" st_id="243" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3035" bw="5" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split19:157 %layer_10_weights_V_19_addr = getelementptr i15 %layer_10_weights_V_19, i64 0, i64 %i_11_cast

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_19_addr"/></StgValue>
</operation>

<operation id="3698" st_id="243" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3036" bw="15" op_0_bw="5">
<![CDATA[
.split19:158 %layer_10_weights_V_19_load = load i5 %layer_10_weights_V_19_addr

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_19_load"/></StgValue>
</operation>
</state>

<state id="244" st_id="244">

<operation id="3699" st_id="244" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3018" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split19:140 %add_ln1192_48 = add i37 %shl_ln728_48, i37 %sext_ln703_67

]]></Node>
<StgValue><ssdm name="add_ln1192_48"/></StgValue>
</operation>

<operation id="3700" st_id="244" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3022" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.split19:144 %mul_ln1118_49 = mul i35 %sext_ln1118_87, i35 %zext_ln1116_17

]]></Node>
<StgValue><ssdm name="mul_ln1118_49"/></StgValue>
</operation>

<operation id="3701" st_id="244" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3023" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split19:145 %tmp_55 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_48, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="3702" st_id="244" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3024" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.split19:146 %shl_ln728_49 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_55, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_49"/></StgValue>
</operation>

<operation id="3703" st_id="244" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3025" bw="37" op_0_bw="35">
<![CDATA[
.split19:147 %sext_ln703_68 = sext i35 %mul_ln1118_49

]]></Node>
<StgValue><ssdm name="sext_ln703_68"/></StgValue>
</operation>

<operation id="3704" st_id="244" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3026" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split19:148 %add_ln1192_49 = add i37 %shl_ln728_49, i37 %sext_ln703_68

]]></Node>
<StgValue><ssdm name="add_ln1192_49"/></StgValue>
</operation>

<operation id="3705" st_id="244" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3030" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.split19:152 %mul_ln1118_50 = mul i35 %sext_ln1118_88, i35 %zext_ln1116_18

]]></Node>
<StgValue><ssdm name="mul_ln1118_50"/></StgValue>
</operation>

<operation id="3706" st_id="244" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3036" bw="15" op_0_bw="5">
<![CDATA[
.split19:158 %layer_10_weights_V_19_load = load i5 %layer_10_weights_V_19_addr

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_19_load"/></StgValue>
</operation>

<operation id="3707" st_id="244" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3037" bw="35" op_0_bw="15">
<![CDATA[
.split19:159 %sext_ln1118_89 = sext i15 %layer_10_weights_V_19_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_89"/></StgValue>
</operation>

<operation id="3708" st_id="244" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3038" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.split19:160 %mul_ln1118_51 = mul i35 %sext_ln1118_89, i35 %zext_ln1116_19

]]></Node>
<StgValue><ssdm name="mul_ln1118_51"/></StgValue>
</operation>

<operation id="3709" st_id="244" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3043" bw="5" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split19:165 %layer_10_weights_V_20_addr = getelementptr i15 %layer_10_weights_V_20, i64 0, i64 %i_11_cast

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_20_addr"/></StgValue>
</operation>

<operation id="3710" st_id="244" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3044" bw="15" op_0_bw="5">
<![CDATA[
.split19:166 %layer_10_weights_V_20_load = load i5 %layer_10_weights_V_20_addr

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_20_load"/></StgValue>
</operation>
</state>

<state id="245" st_id="245">

<operation id="3711" st_id="245" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3026" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split19:148 %add_ln1192_49 = add i37 %shl_ln728_49, i37 %sext_ln703_68

]]></Node>
<StgValue><ssdm name="add_ln1192_49"/></StgValue>
</operation>

<operation id="3712" st_id="245" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3030" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.split19:152 %mul_ln1118_50 = mul i35 %sext_ln1118_88, i35 %zext_ln1116_18

]]></Node>
<StgValue><ssdm name="mul_ln1118_50"/></StgValue>
</operation>

<operation id="3713" st_id="245" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3031" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split19:153 %tmp_56 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_49, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="3714" st_id="245" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3032" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.split19:154 %shl_ln728_50 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_56, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_50"/></StgValue>
</operation>

<operation id="3715" st_id="245" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3033" bw="37" op_0_bw="35">
<![CDATA[
.split19:155 %sext_ln703_69 = sext i35 %mul_ln1118_50

]]></Node>
<StgValue><ssdm name="sext_ln703_69"/></StgValue>
</operation>

<operation id="3716" st_id="245" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3034" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split19:156 %add_ln1192_50 = add i37 %shl_ln728_50, i37 %sext_ln703_69

]]></Node>
<StgValue><ssdm name="add_ln1192_50"/></StgValue>
</operation>

<operation id="3717" st_id="245" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3038" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.split19:160 %mul_ln1118_51 = mul i35 %sext_ln1118_89, i35 %zext_ln1116_19

]]></Node>
<StgValue><ssdm name="mul_ln1118_51"/></StgValue>
</operation>

<operation id="3718" st_id="245" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3044" bw="15" op_0_bw="5">
<![CDATA[
.split19:166 %layer_10_weights_V_20_load = load i5 %layer_10_weights_V_20_addr

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_20_load"/></StgValue>
</operation>

<operation id="3719" st_id="245" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3045" bw="35" op_0_bw="15">
<![CDATA[
.split19:167 %sext_ln1118_90 = sext i15 %layer_10_weights_V_20_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_90"/></StgValue>
</operation>

<operation id="3720" st_id="245" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3046" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.split19:168 %mul_ln1118_52 = mul i35 %sext_ln1118_90, i35 %zext_ln1116_20

]]></Node>
<StgValue><ssdm name="mul_ln1118_52"/></StgValue>
</operation>

<operation id="3721" st_id="245" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3051" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split19:173 %layer_10_weights_V_21_addr = getelementptr i16 %layer_10_weights_V_21, i64 0, i64 %i_11_cast

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_21_addr"/></StgValue>
</operation>

<operation id="3722" st_id="245" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3052" bw="16" op_0_bw="5">
<![CDATA[
.split19:174 %layer_10_weights_V_21_load = load i5 %layer_10_weights_V_21_addr

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_21_load"/></StgValue>
</operation>
</state>

<state id="246" st_id="246">

<operation id="3723" st_id="246" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3034" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split19:156 %add_ln1192_50 = add i37 %shl_ln728_50, i37 %sext_ln703_69

]]></Node>
<StgValue><ssdm name="add_ln1192_50"/></StgValue>
</operation>

<operation id="3724" st_id="246" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3038" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.split19:160 %mul_ln1118_51 = mul i35 %sext_ln1118_89, i35 %zext_ln1116_19

]]></Node>
<StgValue><ssdm name="mul_ln1118_51"/></StgValue>
</operation>

<operation id="3725" st_id="246" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3039" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split19:161 %tmp_57 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_50, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="3726" st_id="246" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3040" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.split19:162 %shl_ln728_51 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_57, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_51"/></StgValue>
</operation>

<operation id="3727" st_id="246" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3041" bw="37" op_0_bw="35">
<![CDATA[
.split19:163 %sext_ln703_70 = sext i35 %mul_ln1118_51

]]></Node>
<StgValue><ssdm name="sext_ln703_70"/></StgValue>
</operation>

<operation id="3728" st_id="246" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3042" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split19:164 %add_ln1192_51 = add i37 %shl_ln728_51, i37 %sext_ln703_70

]]></Node>
<StgValue><ssdm name="add_ln1192_51"/></StgValue>
</operation>

<operation id="3729" st_id="246" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3046" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.split19:168 %mul_ln1118_52 = mul i35 %sext_ln1118_90, i35 %zext_ln1116_20

]]></Node>
<StgValue><ssdm name="mul_ln1118_52"/></StgValue>
</operation>

<operation id="3730" st_id="246" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3052" bw="16" op_0_bw="5">
<![CDATA[
.split19:174 %layer_10_weights_V_21_load = load i5 %layer_10_weights_V_21_addr

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_21_load"/></StgValue>
</operation>

<operation id="3731" st_id="246" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3053" bw="36" op_0_bw="16">
<![CDATA[
.split19:175 %sext_ln1118_91 = sext i16 %layer_10_weights_V_21_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_91"/></StgValue>
</operation>

<operation id="3732" st_id="246" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3054" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split19:176 %mul_ln1118_53 = mul i36 %sext_ln1118_91, i36 %zext_ln1116_21

]]></Node>
<StgValue><ssdm name="mul_ln1118_53"/></StgValue>
</operation>

<operation id="3733" st_id="246" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3059" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split19:181 %layer_10_weights_V_22_addr = getelementptr i16 %layer_10_weights_V_22, i64 0, i64 %i_11_cast

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_22_addr"/></StgValue>
</operation>

<operation id="3734" st_id="246" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3060" bw="16" op_0_bw="5">
<![CDATA[
.split19:182 %layer_10_weights_V_22_load = load i5 %layer_10_weights_V_22_addr

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_22_load"/></StgValue>
</operation>
</state>

<state id="247" st_id="247">

<operation id="3735" st_id="247" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3042" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split19:164 %add_ln1192_51 = add i37 %shl_ln728_51, i37 %sext_ln703_70

]]></Node>
<StgValue><ssdm name="add_ln1192_51"/></StgValue>
</operation>

<operation id="3736" st_id="247" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3046" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.split19:168 %mul_ln1118_52 = mul i35 %sext_ln1118_90, i35 %zext_ln1116_20

]]></Node>
<StgValue><ssdm name="mul_ln1118_52"/></StgValue>
</operation>

<operation id="3737" st_id="247" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3047" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split19:169 %tmp_58 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_51, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="3738" st_id="247" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3048" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.split19:170 %shl_ln728_52 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_58, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_52"/></StgValue>
</operation>

<operation id="3739" st_id="247" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3049" bw="37" op_0_bw="35">
<![CDATA[
.split19:171 %sext_ln703_71 = sext i35 %mul_ln1118_52

]]></Node>
<StgValue><ssdm name="sext_ln703_71"/></StgValue>
</operation>

<operation id="3740" st_id="247" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3050" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split19:172 %add_ln1192_52 = add i37 %shl_ln728_52, i37 %sext_ln703_71

]]></Node>
<StgValue><ssdm name="add_ln1192_52"/></StgValue>
</operation>

<operation id="3741" st_id="247" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3054" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split19:176 %mul_ln1118_53 = mul i36 %sext_ln1118_91, i36 %zext_ln1116_21

]]></Node>
<StgValue><ssdm name="mul_ln1118_53"/></StgValue>
</operation>

<operation id="3742" st_id="247" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3060" bw="16" op_0_bw="5">
<![CDATA[
.split19:182 %layer_10_weights_V_22_load = load i5 %layer_10_weights_V_22_addr

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_22_load"/></StgValue>
</operation>

<operation id="3743" st_id="247" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3061" bw="36" op_0_bw="16">
<![CDATA[
.split19:183 %sext_ln1118_92 = sext i16 %layer_10_weights_V_22_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_92"/></StgValue>
</operation>

<operation id="3744" st_id="247" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3062" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split19:184 %mul_ln1118_54 = mul i36 %sext_ln1118_92, i36 %zext_ln1116_22

]]></Node>
<StgValue><ssdm name="mul_ln1118_54"/></StgValue>
</operation>

<operation id="3745" st_id="247" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3067" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split19:189 %layer_10_weights_V_23_addr = getelementptr i16 %layer_10_weights_V_23, i64 0, i64 %i_11_cast

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_23_addr"/></StgValue>
</operation>

<operation id="3746" st_id="247" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3068" bw="16" op_0_bw="5">
<![CDATA[
.split19:190 %layer_10_weights_V_23_load = load i5 %layer_10_weights_V_23_addr

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_23_load"/></StgValue>
</operation>
</state>

<state id="248" st_id="248">

<operation id="3747" st_id="248" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3050" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split19:172 %add_ln1192_52 = add i37 %shl_ln728_52, i37 %sext_ln703_71

]]></Node>
<StgValue><ssdm name="add_ln1192_52"/></StgValue>
</operation>

<operation id="3748" st_id="248" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3054" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split19:176 %mul_ln1118_53 = mul i36 %sext_ln1118_91, i36 %zext_ln1116_21

]]></Node>
<StgValue><ssdm name="mul_ln1118_53"/></StgValue>
</operation>

<operation id="3749" st_id="248" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3055" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split19:177 %tmp_59 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_52, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="3750" st_id="248" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3056" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.split19:178 %shl_ln728_53 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_59, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_53"/></StgValue>
</operation>

<operation id="3751" st_id="248" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3057" bw="37" op_0_bw="36">
<![CDATA[
.split19:179 %sext_ln703_72 = sext i36 %mul_ln1118_53

]]></Node>
<StgValue><ssdm name="sext_ln703_72"/></StgValue>
</operation>

<operation id="3752" st_id="248" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3058" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split19:180 %add_ln1192_53 = add i37 %shl_ln728_53, i37 %sext_ln703_72

]]></Node>
<StgValue><ssdm name="add_ln1192_53"/></StgValue>
</operation>

<operation id="3753" st_id="248" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3062" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split19:184 %mul_ln1118_54 = mul i36 %sext_ln1118_92, i36 %zext_ln1116_22

]]></Node>
<StgValue><ssdm name="mul_ln1118_54"/></StgValue>
</operation>

<operation id="3754" st_id="248" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3068" bw="16" op_0_bw="5">
<![CDATA[
.split19:190 %layer_10_weights_V_23_load = load i5 %layer_10_weights_V_23_addr

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_23_load"/></StgValue>
</operation>

<operation id="3755" st_id="248" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3069" bw="36" op_0_bw="16">
<![CDATA[
.split19:191 %sext_ln1118_93 = sext i16 %layer_10_weights_V_23_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_93"/></StgValue>
</operation>

<operation id="3756" st_id="248" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3070" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split19:192 %mul_ln1118_55 = mul i36 %sext_ln1118_93, i36 %zext_ln1116_23

]]></Node>
<StgValue><ssdm name="mul_ln1118_55"/></StgValue>
</operation>

<operation id="3757" st_id="248" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3075" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split19:197 %layer_10_weights_V_24_addr = getelementptr i16 %layer_10_weights_V_24, i64 0, i64 %i_11_cast

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_24_addr"/></StgValue>
</operation>

<operation id="3758" st_id="248" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3076" bw="16" op_0_bw="5">
<![CDATA[
.split19:198 %layer_10_weights_V_24_load = load i5 %layer_10_weights_V_24_addr

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_24_load"/></StgValue>
</operation>
</state>

<state id="249" st_id="249">

<operation id="3759" st_id="249" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3058" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split19:180 %add_ln1192_53 = add i37 %shl_ln728_53, i37 %sext_ln703_72

]]></Node>
<StgValue><ssdm name="add_ln1192_53"/></StgValue>
</operation>

<operation id="3760" st_id="249" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3062" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split19:184 %mul_ln1118_54 = mul i36 %sext_ln1118_92, i36 %zext_ln1116_22

]]></Node>
<StgValue><ssdm name="mul_ln1118_54"/></StgValue>
</operation>

<operation id="3761" st_id="249" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3063" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split19:185 %tmp_60 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_53, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="3762" st_id="249" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3064" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.split19:186 %shl_ln728_54 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_60, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_54"/></StgValue>
</operation>

<operation id="3763" st_id="249" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3065" bw="37" op_0_bw="36">
<![CDATA[
.split19:187 %sext_ln703_73 = sext i36 %mul_ln1118_54

]]></Node>
<StgValue><ssdm name="sext_ln703_73"/></StgValue>
</operation>

<operation id="3764" st_id="249" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3066" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split19:188 %add_ln1192_54 = add i37 %shl_ln728_54, i37 %sext_ln703_73

]]></Node>
<StgValue><ssdm name="add_ln1192_54"/></StgValue>
</operation>

<operation id="3765" st_id="249" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3070" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split19:192 %mul_ln1118_55 = mul i36 %sext_ln1118_93, i36 %zext_ln1116_23

]]></Node>
<StgValue><ssdm name="mul_ln1118_55"/></StgValue>
</operation>

<operation id="3766" st_id="249" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3076" bw="16" op_0_bw="5">
<![CDATA[
.split19:198 %layer_10_weights_V_24_load = load i5 %layer_10_weights_V_24_addr

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_24_load"/></StgValue>
</operation>

<operation id="3767" st_id="249" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3077" bw="36" op_0_bw="16">
<![CDATA[
.split19:199 %sext_ln1118_94 = sext i16 %layer_10_weights_V_24_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_94"/></StgValue>
</operation>

<operation id="3768" st_id="249" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3078" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split19:200 %mul_ln1118_56 = mul i36 %sext_ln1118_94, i36 %zext_ln1116_24

]]></Node>
<StgValue><ssdm name="mul_ln1118_56"/></StgValue>
</operation>

<operation id="3769" st_id="249" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3083" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split19:205 %layer_10_weights_V_25_addr = getelementptr i16 %layer_10_weights_V_25, i64 0, i64 %i_11_cast

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_25_addr"/></StgValue>
</operation>

<operation id="3770" st_id="249" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3084" bw="16" op_0_bw="5">
<![CDATA[
.split19:206 %layer_10_weights_V_25_load = load i5 %layer_10_weights_V_25_addr

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_25_load"/></StgValue>
</operation>
</state>

<state id="250" st_id="250">

<operation id="3771" st_id="250" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3066" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split19:188 %add_ln1192_54 = add i37 %shl_ln728_54, i37 %sext_ln703_73

]]></Node>
<StgValue><ssdm name="add_ln1192_54"/></StgValue>
</operation>

<operation id="3772" st_id="250" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3070" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split19:192 %mul_ln1118_55 = mul i36 %sext_ln1118_93, i36 %zext_ln1116_23

]]></Node>
<StgValue><ssdm name="mul_ln1118_55"/></StgValue>
</operation>

<operation id="3773" st_id="250" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3071" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split19:193 %tmp_61 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_54, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="3774" st_id="250" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3072" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.split19:194 %shl_ln728_55 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_61, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_55"/></StgValue>
</operation>

<operation id="3775" st_id="250" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3073" bw="37" op_0_bw="36">
<![CDATA[
.split19:195 %sext_ln703_74 = sext i36 %mul_ln1118_55

]]></Node>
<StgValue><ssdm name="sext_ln703_74"/></StgValue>
</operation>

<operation id="3776" st_id="250" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3074" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split19:196 %add_ln1192_55 = add i37 %shl_ln728_55, i37 %sext_ln703_74

]]></Node>
<StgValue><ssdm name="add_ln1192_55"/></StgValue>
</operation>

<operation id="3777" st_id="250" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3078" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split19:200 %mul_ln1118_56 = mul i36 %sext_ln1118_94, i36 %zext_ln1116_24

]]></Node>
<StgValue><ssdm name="mul_ln1118_56"/></StgValue>
</operation>

<operation id="3778" st_id="250" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3084" bw="16" op_0_bw="5">
<![CDATA[
.split19:206 %layer_10_weights_V_25_load = load i5 %layer_10_weights_V_25_addr

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_25_load"/></StgValue>
</operation>

<operation id="3779" st_id="250" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3085" bw="36" op_0_bw="16">
<![CDATA[
.split19:207 %sext_ln1118_95 = sext i16 %layer_10_weights_V_25_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_95"/></StgValue>
</operation>

<operation id="3780" st_id="250" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3086" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split19:208 %mul_ln1118_57 = mul i36 %sext_ln1118_95, i36 %zext_ln1116_25

]]></Node>
<StgValue><ssdm name="mul_ln1118_57"/></StgValue>
</operation>

<operation id="3781" st_id="250" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3091" bw="5" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split19:213 %layer_10_weights_V_26_addr = getelementptr i15 %layer_10_weights_V_26, i64 0, i64 %i_11_cast

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_26_addr"/></StgValue>
</operation>

<operation id="3782" st_id="250" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3092" bw="15" op_0_bw="5">
<![CDATA[
.split19:214 %layer_10_weights_V_26_load = load i5 %layer_10_weights_V_26_addr

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_26_load"/></StgValue>
</operation>
</state>

<state id="251" st_id="251">

<operation id="3783" st_id="251" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3074" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split19:196 %add_ln1192_55 = add i37 %shl_ln728_55, i37 %sext_ln703_74

]]></Node>
<StgValue><ssdm name="add_ln1192_55"/></StgValue>
</operation>

<operation id="3784" st_id="251" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3078" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split19:200 %mul_ln1118_56 = mul i36 %sext_ln1118_94, i36 %zext_ln1116_24

]]></Node>
<StgValue><ssdm name="mul_ln1118_56"/></StgValue>
</operation>

<operation id="3785" st_id="251" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3079" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split19:201 %tmp_62 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_55, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="3786" st_id="251" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3080" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.split19:202 %shl_ln728_56 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_62, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_56"/></StgValue>
</operation>

<operation id="3787" st_id="251" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3081" bw="37" op_0_bw="36">
<![CDATA[
.split19:203 %sext_ln703_75 = sext i36 %mul_ln1118_56

]]></Node>
<StgValue><ssdm name="sext_ln703_75"/></StgValue>
</operation>

<operation id="3788" st_id="251" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3082" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split19:204 %add_ln1192_56 = add i37 %shl_ln728_56, i37 %sext_ln703_75

]]></Node>
<StgValue><ssdm name="add_ln1192_56"/></StgValue>
</operation>

<operation id="3789" st_id="251" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3086" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split19:208 %mul_ln1118_57 = mul i36 %sext_ln1118_95, i36 %zext_ln1116_25

]]></Node>
<StgValue><ssdm name="mul_ln1118_57"/></StgValue>
</operation>

<operation id="3790" st_id="251" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3092" bw="15" op_0_bw="5">
<![CDATA[
.split19:214 %layer_10_weights_V_26_load = load i5 %layer_10_weights_V_26_addr

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_26_load"/></StgValue>
</operation>

<operation id="3791" st_id="251" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3093" bw="35" op_0_bw="15">
<![CDATA[
.split19:215 %sext_ln1118_96 = sext i15 %layer_10_weights_V_26_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_96"/></StgValue>
</operation>

<operation id="3792" st_id="251" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3094" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.split19:216 %mul_ln1118_58 = mul i35 %sext_ln1118_96, i35 %zext_ln1116_26

]]></Node>
<StgValue><ssdm name="mul_ln1118_58"/></StgValue>
</operation>

<operation id="3793" st_id="251" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3099" bw="5" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split19:221 %layer_10_weights_V_27_addr = getelementptr i15 %layer_10_weights_V_27, i64 0, i64 %i_11_cast

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_27_addr"/></StgValue>
</operation>

<operation id="3794" st_id="251" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3100" bw="15" op_0_bw="5">
<![CDATA[
.split19:222 %layer_10_weights_V_27_load = load i5 %layer_10_weights_V_27_addr

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_27_load"/></StgValue>
</operation>
</state>

<state id="252" st_id="252">

<operation id="3795" st_id="252" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3082" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split19:204 %add_ln1192_56 = add i37 %shl_ln728_56, i37 %sext_ln703_75

]]></Node>
<StgValue><ssdm name="add_ln1192_56"/></StgValue>
</operation>

<operation id="3796" st_id="252" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3086" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split19:208 %mul_ln1118_57 = mul i36 %sext_ln1118_95, i36 %zext_ln1116_25

]]></Node>
<StgValue><ssdm name="mul_ln1118_57"/></StgValue>
</operation>

<operation id="3797" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3087" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split19:209 %tmp_63 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_56, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="3798" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3088" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.split19:210 %shl_ln728_57 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_63, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_57"/></StgValue>
</operation>

<operation id="3799" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3089" bw="37" op_0_bw="36">
<![CDATA[
.split19:211 %sext_ln703_76 = sext i36 %mul_ln1118_57

]]></Node>
<StgValue><ssdm name="sext_ln703_76"/></StgValue>
</operation>

<operation id="3800" st_id="252" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3090" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split19:212 %add_ln1192_57 = add i37 %shl_ln728_57, i37 %sext_ln703_76

]]></Node>
<StgValue><ssdm name="add_ln1192_57"/></StgValue>
</operation>

<operation id="3801" st_id="252" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3094" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.split19:216 %mul_ln1118_58 = mul i35 %sext_ln1118_96, i35 %zext_ln1116_26

]]></Node>
<StgValue><ssdm name="mul_ln1118_58"/></StgValue>
</operation>

<operation id="3802" st_id="252" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3100" bw="15" op_0_bw="5">
<![CDATA[
.split19:222 %layer_10_weights_V_27_load = load i5 %layer_10_weights_V_27_addr

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_27_load"/></StgValue>
</operation>

<operation id="3803" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3101" bw="35" op_0_bw="15">
<![CDATA[
.split19:223 %sext_ln1118_97 = sext i15 %layer_10_weights_V_27_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_97"/></StgValue>
</operation>

<operation id="3804" st_id="252" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3102" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.split19:224 %mul_ln1118_59 = mul i35 %sext_ln1118_97, i35 %zext_ln1116_27

]]></Node>
<StgValue><ssdm name="mul_ln1118_59"/></StgValue>
</operation>

<operation id="3805" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3107" bw="5" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split19:229 %layer_10_weights_V_28_addr = getelementptr i15 %layer_10_weights_V_28, i64 0, i64 %i_11_cast

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_28_addr"/></StgValue>
</operation>

<operation id="3806" st_id="252" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3108" bw="15" op_0_bw="5">
<![CDATA[
.split19:230 %layer_10_weights_V_28_load = load i5 %layer_10_weights_V_28_addr

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_28_load"/></StgValue>
</operation>
</state>

<state id="253" st_id="253">

<operation id="3807" st_id="253" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3090" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split19:212 %add_ln1192_57 = add i37 %shl_ln728_57, i37 %sext_ln703_76

]]></Node>
<StgValue><ssdm name="add_ln1192_57"/></StgValue>
</operation>

<operation id="3808" st_id="253" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3094" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.split19:216 %mul_ln1118_58 = mul i35 %sext_ln1118_96, i35 %zext_ln1116_26

]]></Node>
<StgValue><ssdm name="mul_ln1118_58"/></StgValue>
</operation>

<operation id="3809" st_id="253" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3095" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split19:217 %tmp_64 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_57, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="3810" st_id="253" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3096" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.split19:218 %shl_ln728_58 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_64, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_58"/></StgValue>
</operation>

<operation id="3811" st_id="253" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3097" bw="37" op_0_bw="35">
<![CDATA[
.split19:219 %sext_ln703_77 = sext i35 %mul_ln1118_58

]]></Node>
<StgValue><ssdm name="sext_ln703_77"/></StgValue>
</operation>

<operation id="3812" st_id="253" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3098" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split19:220 %add_ln1192_58 = add i37 %shl_ln728_58, i37 %sext_ln703_77

]]></Node>
<StgValue><ssdm name="add_ln1192_58"/></StgValue>
</operation>

<operation id="3813" st_id="253" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3102" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.split19:224 %mul_ln1118_59 = mul i35 %sext_ln1118_97, i35 %zext_ln1116_27

]]></Node>
<StgValue><ssdm name="mul_ln1118_59"/></StgValue>
</operation>

<operation id="3814" st_id="253" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3108" bw="15" op_0_bw="5">
<![CDATA[
.split19:230 %layer_10_weights_V_28_load = load i5 %layer_10_weights_V_28_addr

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_28_load"/></StgValue>
</operation>

<operation id="3815" st_id="253" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3109" bw="35" op_0_bw="15">
<![CDATA[
.split19:231 %sext_ln1118_98 = sext i15 %layer_10_weights_V_28_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_98"/></StgValue>
</operation>

<operation id="3816" st_id="253" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3110" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.split19:232 %mul_ln1118_60 = mul i35 %sext_ln1118_98, i35 %zext_ln1116_28

]]></Node>
<StgValue><ssdm name="mul_ln1118_60"/></StgValue>
</operation>

<operation id="3817" st_id="253" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3115" bw="5" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split19:237 %layer_10_weights_V_29_addr = getelementptr i15 %layer_10_weights_V_29, i64 0, i64 %i_11_cast

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_29_addr"/></StgValue>
</operation>

<operation id="3818" st_id="253" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3116" bw="15" op_0_bw="5">
<![CDATA[
.split19:238 %layer_10_weights_V_29_load = load i5 %layer_10_weights_V_29_addr

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_29_load"/></StgValue>
</operation>
</state>

<state id="254" st_id="254">

<operation id="3819" st_id="254" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3098" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split19:220 %add_ln1192_58 = add i37 %shl_ln728_58, i37 %sext_ln703_77

]]></Node>
<StgValue><ssdm name="add_ln1192_58"/></StgValue>
</operation>

<operation id="3820" st_id="254" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3102" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.split19:224 %mul_ln1118_59 = mul i35 %sext_ln1118_97, i35 %zext_ln1116_27

]]></Node>
<StgValue><ssdm name="mul_ln1118_59"/></StgValue>
</operation>

<operation id="3821" st_id="254" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3103" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split19:225 %tmp_65 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_58, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="3822" st_id="254" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3104" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.split19:226 %shl_ln728_59 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_65, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_59"/></StgValue>
</operation>

<operation id="3823" st_id="254" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3105" bw="37" op_0_bw="35">
<![CDATA[
.split19:227 %sext_ln703_78 = sext i35 %mul_ln1118_59

]]></Node>
<StgValue><ssdm name="sext_ln703_78"/></StgValue>
</operation>

<operation id="3824" st_id="254" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3106" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split19:228 %add_ln1192_59 = add i37 %shl_ln728_59, i37 %sext_ln703_78

]]></Node>
<StgValue><ssdm name="add_ln1192_59"/></StgValue>
</operation>

<operation id="3825" st_id="254" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3110" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.split19:232 %mul_ln1118_60 = mul i35 %sext_ln1118_98, i35 %zext_ln1116_28

]]></Node>
<StgValue><ssdm name="mul_ln1118_60"/></StgValue>
</operation>

<operation id="3826" st_id="254" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3116" bw="15" op_0_bw="5">
<![CDATA[
.split19:238 %layer_10_weights_V_29_load = load i5 %layer_10_weights_V_29_addr

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_29_load"/></StgValue>
</operation>

<operation id="3827" st_id="254" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3117" bw="35" op_0_bw="15">
<![CDATA[
.split19:239 %sext_ln1118_99 = sext i15 %layer_10_weights_V_29_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_99"/></StgValue>
</operation>

<operation id="3828" st_id="254" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3118" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.split19:240 %mul_ln1118_61 = mul i35 %sext_ln1118_99, i35 %zext_ln1116_29

]]></Node>
<StgValue><ssdm name="mul_ln1118_61"/></StgValue>
</operation>

<operation id="3829" st_id="254" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3123" bw="5" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split19:245 %layer_10_weights_V_30_addr = getelementptr i15 %layer_10_weights_V_30, i64 0, i64 %i_11_cast

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_30_addr"/></StgValue>
</operation>

<operation id="3830" st_id="254" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3124" bw="15" op_0_bw="5">
<![CDATA[
.split19:246 %layer_10_weights_V_30_load = load i5 %layer_10_weights_V_30_addr

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_30_load"/></StgValue>
</operation>
</state>

<state id="255" st_id="255">

<operation id="3831" st_id="255" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3106" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split19:228 %add_ln1192_59 = add i37 %shl_ln728_59, i37 %sext_ln703_78

]]></Node>
<StgValue><ssdm name="add_ln1192_59"/></StgValue>
</operation>

<operation id="3832" st_id="255" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3110" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.split19:232 %mul_ln1118_60 = mul i35 %sext_ln1118_98, i35 %zext_ln1116_28

]]></Node>
<StgValue><ssdm name="mul_ln1118_60"/></StgValue>
</operation>

<operation id="3833" st_id="255" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3111" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split19:233 %tmp_66 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_59, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="3834" st_id="255" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3112" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.split19:234 %shl_ln728_60 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_66, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_60"/></StgValue>
</operation>

<operation id="3835" st_id="255" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3113" bw="37" op_0_bw="35">
<![CDATA[
.split19:235 %sext_ln703_79 = sext i35 %mul_ln1118_60

]]></Node>
<StgValue><ssdm name="sext_ln703_79"/></StgValue>
</operation>

<operation id="3836" st_id="255" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3114" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split19:236 %add_ln1192_60 = add i37 %shl_ln728_60, i37 %sext_ln703_79

]]></Node>
<StgValue><ssdm name="add_ln1192_60"/></StgValue>
</operation>

<operation id="3837" st_id="255" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3118" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.split19:240 %mul_ln1118_61 = mul i35 %sext_ln1118_99, i35 %zext_ln1116_29

]]></Node>
<StgValue><ssdm name="mul_ln1118_61"/></StgValue>
</operation>

<operation id="3838" st_id="255" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3124" bw="15" op_0_bw="5">
<![CDATA[
.split19:246 %layer_10_weights_V_30_load = load i5 %layer_10_weights_V_30_addr

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_30_load"/></StgValue>
</operation>

<operation id="3839" st_id="255" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3125" bw="35" op_0_bw="15">
<![CDATA[
.split19:247 %sext_ln1118_100 = sext i15 %layer_10_weights_V_30_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_100"/></StgValue>
</operation>

<operation id="3840" st_id="255" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3126" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.split19:248 %mul_ln1118_62 = mul i35 %sext_ln1118_100, i35 %zext_ln1116_30

]]></Node>
<StgValue><ssdm name="mul_ln1118_62"/></StgValue>
</operation>

<operation id="3841" st_id="255" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3131" bw="5" op_0_bw="17" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split19:253 %layer_10_weights_V_31_addr = getelementptr i17 %layer_10_weights_V_31, i64 0, i64 %i_11_cast

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_31_addr"/></StgValue>
</operation>

<operation id="3842" st_id="255" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3132" bw="17" op_0_bw="5">
<![CDATA[
.split19:254 %layer_10_weights_V_31_load = load i5 %layer_10_weights_V_31_addr

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_31_load"/></StgValue>
</operation>
</state>

<state id="256" st_id="256">

<operation id="3843" st_id="256" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3114" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split19:236 %add_ln1192_60 = add i37 %shl_ln728_60, i37 %sext_ln703_79

]]></Node>
<StgValue><ssdm name="add_ln1192_60"/></StgValue>
</operation>

<operation id="3844" st_id="256" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3118" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.split19:240 %mul_ln1118_61 = mul i35 %sext_ln1118_99, i35 %zext_ln1116_29

]]></Node>
<StgValue><ssdm name="mul_ln1118_61"/></StgValue>
</operation>

<operation id="3845" st_id="256" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3119" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split19:241 %tmp_67 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_60, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="3846" st_id="256" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3120" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.split19:242 %shl_ln728_61 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_67, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_61"/></StgValue>
</operation>

<operation id="3847" st_id="256" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3121" bw="37" op_0_bw="35">
<![CDATA[
.split19:243 %sext_ln703_80 = sext i35 %mul_ln1118_61

]]></Node>
<StgValue><ssdm name="sext_ln703_80"/></StgValue>
</operation>

<operation id="3848" st_id="256" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3122" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split19:244 %add_ln1192_61 = add i37 %shl_ln728_61, i37 %sext_ln703_80

]]></Node>
<StgValue><ssdm name="add_ln1192_61"/></StgValue>
</operation>

<operation id="3849" st_id="256" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3126" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.split19:248 %mul_ln1118_62 = mul i35 %sext_ln1118_100, i35 %zext_ln1116_30

]]></Node>
<StgValue><ssdm name="mul_ln1118_62"/></StgValue>
</operation>

<operation id="3850" st_id="256" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3132" bw="17" op_0_bw="5">
<![CDATA[
.split19:254 %layer_10_weights_V_31_load = load i5 %layer_10_weights_V_31_addr

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_31_load"/></StgValue>
</operation>

<operation id="3851" st_id="256" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3133" bw="37" op_0_bw="17">
<![CDATA[
.split19:255 %sext_ln1118_101 = sext i17 %layer_10_weights_V_31_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_101"/></StgValue>
</operation>

<operation id="3852" st_id="256" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3134" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split19:256 %mul_ln703_8 = mul i37 %sext_ln1118_101, i37 %zext_ln1116_31

]]></Node>
<StgValue><ssdm name="mul_ln703_8"/></StgValue>
</operation>

<operation id="3853" st_id="256" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3138" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split19:260 %layer_10_weights_V_32_addr = getelementptr i16 %layer_10_weights_V_32, i64 0, i64 %i_11_cast

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_32_addr"/></StgValue>
</operation>

<operation id="3854" st_id="256" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3139" bw="16" op_0_bw="5">
<![CDATA[
.split19:261 %layer_10_weights_V_32_load = load i5 %layer_10_weights_V_32_addr

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_32_load"/></StgValue>
</operation>
</state>

<state id="257" st_id="257">

<operation id="3855" st_id="257" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3122" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split19:244 %add_ln1192_61 = add i37 %shl_ln728_61, i37 %sext_ln703_80

]]></Node>
<StgValue><ssdm name="add_ln1192_61"/></StgValue>
</operation>

<operation id="3856" st_id="257" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3126" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.split19:248 %mul_ln1118_62 = mul i35 %sext_ln1118_100, i35 %zext_ln1116_30

]]></Node>
<StgValue><ssdm name="mul_ln1118_62"/></StgValue>
</operation>

<operation id="3857" st_id="257" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3127" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split19:249 %tmp_68 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_61, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="3858" st_id="257" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3128" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.split19:250 %shl_ln728_62 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_68, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_62"/></StgValue>
</operation>

<operation id="3859" st_id="257" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3129" bw="37" op_0_bw="35">
<![CDATA[
.split19:251 %sext_ln703_81 = sext i35 %mul_ln1118_62

]]></Node>
<StgValue><ssdm name="sext_ln703_81"/></StgValue>
</operation>

<operation id="3860" st_id="257" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3130" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split19:252 %add_ln1192_62 = add i37 %shl_ln728_62, i37 %sext_ln703_81

]]></Node>
<StgValue><ssdm name="add_ln1192_62"/></StgValue>
</operation>

<operation id="3861" st_id="257" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3134" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split19:256 %mul_ln703_8 = mul i37 %sext_ln1118_101, i37 %zext_ln1116_31

]]></Node>
<StgValue><ssdm name="mul_ln703_8"/></StgValue>
</operation>

<operation id="3862" st_id="257" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3139" bw="16" op_0_bw="5">
<![CDATA[
.split19:261 %layer_10_weights_V_32_load = load i5 %layer_10_weights_V_32_addr

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_32_load"/></StgValue>
</operation>

<operation id="3863" st_id="257" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3140" bw="36" op_0_bw="16">
<![CDATA[
.split19:262 %sext_ln1118_102 = sext i16 %layer_10_weights_V_32_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_102"/></StgValue>
</operation>

<operation id="3864" st_id="257" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3141" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split19:263 %mul_ln1118_64 = mul i36 %sext_ln1118_102, i36 %zext_ln1116_32

]]></Node>
<StgValue><ssdm name="mul_ln1118_64"/></StgValue>
</operation>

<operation id="3865" st_id="257" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3146" bw="5" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split19:268 %layer_10_weights_V_33_addr = getelementptr i15 %layer_10_weights_V_33, i64 0, i64 %i_11_cast

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_33_addr"/></StgValue>
</operation>

<operation id="3866" st_id="257" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3147" bw="15" op_0_bw="5">
<![CDATA[
.split19:269 %layer_10_weights_V_33_load = load i5 %layer_10_weights_V_33_addr

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_33_load"/></StgValue>
</operation>
</state>

<state id="258" st_id="258">

<operation id="3867" st_id="258" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3130" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split19:252 %add_ln1192_62 = add i37 %shl_ln728_62, i37 %sext_ln703_81

]]></Node>
<StgValue><ssdm name="add_ln1192_62"/></StgValue>
</operation>

<operation id="3868" st_id="258" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3134" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split19:256 %mul_ln703_8 = mul i37 %sext_ln1118_101, i37 %zext_ln1116_31

]]></Node>
<StgValue><ssdm name="mul_ln703_8"/></StgValue>
</operation>

<operation id="3869" st_id="258" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3135" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split19:257 %tmp_69 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_62, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="3870" st_id="258" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3136" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.split19:258 %shl_ln728_63 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_69, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_63"/></StgValue>
</operation>

<operation id="3871" st_id="258" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3137" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split19:259 %add_ln1192_63 = add i37 %shl_ln728_63, i37 %mul_ln703_8

]]></Node>
<StgValue><ssdm name="add_ln1192_63"/></StgValue>
</operation>

<operation id="3872" st_id="258" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3141" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split19:263 %mul_ln1118_64 = mul i36 %sext_ln1118_102, i36 %zext_ln1116_32

]]></Node>
<StgValue><ssdm name="mul_ln1118_64"/></StgValue>
</operation>

<operation id="3873" st_id="258" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3147" bw="15" op_0_bw="5">
<![CDATA[
.split19:269 %layer_10_weights_V_33_load = load i5 %layer_10_weights_V_33_addr

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_33_load"/></StgValue>
</operation>

<operation id="3874" st_id="258" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3148" bw="35" op_0_bw="15">
<![CDATA[
.split19:270 %sext_ln1118_103 = sext i15 %layer_10_weights_V_33_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_103"/></StgValue>
</operation>

<operation id="3875" st_id="258" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3149" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.split19:271 %mul_ln1118_65 = mul i35 %sext_ln1118_103, i35 %zext_ln1116_33

]]></Node>
<StgValue><ssdm name="mul_ln1118_65"/></StgValue>
</operation>

<operation id="3876" st_id="258" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3154" bw="5" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split19:276 %layer_10_weights_V_34_addr = getelementptr i15 %layer_10_weights_V_34, i64 0, i64 %i_11_cast

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_34_addr"/></StgValue>
</operation>

<operation id="3877" st_id="258" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3155" bw="15" op_0_bw="5">
<![CDATA[
.split19:277 %layer_10_weights_V_34_load = load i5 %layer_10_weights_V_34_addr

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_34_load"/></StgValue>
</operation>
</state>

<state id="259" st_id="259">

<operation id="3878" st_id="259" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3137" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split19:259 %add_ln1192_63 = add i37 %shl_ln728_63, i37 %mul_ln703_8

]]></Node>
<StgValue><ssdm name="add_ln1192_63"/></StgValue>
</operation>

<operation id="3879" st_id="259" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3141" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split19:263 %mul_ln1118_64 = mul i36 %sext_ln1118_102, i36 %zext_ln1116_32

]]></Node>
<StgValue><ssdm name="mul_ln1118_64"/></StgValue>
</operation>

<operation id="3880" st_id="259" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3142" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split19:264 %tmp_70 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_63, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="3881" st_id="259" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3143" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.split19:265 %shl_ln728_64 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_70, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_64"/></StgValue>
</operation>

<operation id="3882" st_id="259" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3144" bw="37" op_0_bw="36">
<![CDATA[
.split19:266 %sext_ln703_82 = sext i36 %mul_ln1118_64

]]></Node>
<StgValue><ssdm name="sext_ln703_82"/></StgValue>
</operation>

<operation id="3883" st_id="259" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3145" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split19:267 %add_ln1192_64 = add i37 %shl_ln728_64, i37 %sext_ln703_82

]]></Node>
<StgValue><ssdm name="add_ln1192_64"/></StgValue>
</operation>

<operation id="3884" st_id="259" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3149" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.split19:271 %mul_ln1118_65 = mul i35 %sext_ln1118_103, i35 %zext_ln1116_33

]]></Node>
<StgValue><ssdm name="mul_ln1118_65"/></StgValue>
</operation>

<operation id="3885" st_id="259" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3155" bw="15" op_0_bw="5">
<![CDATA[
.split19:277 %layer_10_weights_V_34_load = load i5 %layer_10_weights_V_34_addr

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_34_load"/></StgValue>
</operation>

<operation id="3886" st_id="259" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3156" bw="35" op_0_bw="15">
<![CDATA[
.split19:278 %sext_ln1118_104 = sext i15 %layer_10_weights_V_34_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_104"/></StgValue>
</operation>

<operation id="3887" st_id="259" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3157" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.split19:279 %mul_ln1118_66 = mul i35 %sext_ln1118_104, i35 %zext_ln1116_34

]]></Node>
<StgValue><ssdm name="mul_ln1118_66"/></StgValue>
</operation>

<operation id="3888" st_id="259" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3162" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split19:284 %layer_10_weights_V_35_addr = getelementptr i16 %layer_10_weights_V_35, i64 0, i64 %i_11_cast

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_35_addr"/></StgValue>
</operation>

<operation id="3889" st_id="259" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3163" bw="16" op_0_bw="5">
<![CDATA[
.split19:285 %layer_10_weights_V_35_load = load i5 %layer_10_weights_V_35_addr

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_35_load"/></StgValue>
</operation>
</state>

<state id="260" st_id="260">

<operation id="3890" st_id="260" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3145" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split19:267 %add_ln1192_64 = add i37 %shl_ln728_64, i37 %sext_ln703_82

]]></Node>
<StgValue><ssdm name="add_ln1192_64"/></StgValue>
</operation>

<operation id="3891" st_id="260" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3149" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.split19:271 %mul_ln1118_65 = mul i35 %sext_ln1118_103, i35 %zext_ln1116_33

]]></Node>
<StgValue><ssdm name="mul_ln1118_65"/></StgValue>
</operation>

<operation id="3892" st_id="260" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3150" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split19:272 %tmp_71 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_64, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="3893" st_id="260" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3151" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.split19:273 %shl_ln728_65 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_71, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_65"/></StgValue>
</operation>

<operation id="3894" st_id="260" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3152" bw="37" op_0_bw="35">
<![CDATA[
.split19:274 %sext_ln703_83 = sext i35 %mul_ln1118_65

]]></Node>
<StgValue><ssdm name="sext_ln703_83"/></StgValue>
</operation>

<operation id="3895" st_id="260" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3153" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split19:275 %add_ln1192_65 = add i37 %shl_ln728_65, i37 %sext_ln703_83

]]></Node>
<StgValue><ssdm name="add_ln1192_65"/></StgValue>
</operation>

<operation id="3896" st_id="260" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3157" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.split19:279 %mul_ln1118_66 = mul i35 %sext_ln1118_104, i35 %zext_ln1116_34

]]></Node>
<StgValue><ssdm name="mul_ln1118_66"/></StgValue>
</operation>

<operation id="3897" st_id="260" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3163" bw="16" op_0_bw="5">
<![CDATA[
.split19:285 %layer_10_weights_V_35_load = load i5 %layer_10_weights_V_35_addr

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_35_load"/></StgValue>
</operation>

<operation id="3898" st_id="260" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3164" bw="36" op_0_bw="16">
<![CDATA[
.split19:286 %sext_ln1118_105 = sext i16 %layer_10_weights_V_35_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_105"/></StgValue>
</operation>

<operation id="3899" st_id="260" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3165" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split19:287 %mul_ln1118_67 = mul i36 %sext_ln1118_105, i36 %zext_ln1116_35

]]></Node>
<StgValue><ssdm name="mul_ln1118_67"/></StgValue>
</operation>

<operation id="3900" st_id="260" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3170" bw="5" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split19:292 %layer_10_weights_V_36_addr = getelementptr i15 %layer_10_weights_V_36, i64 0, i64 %i_11_cast

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_36_addr"/></StgValue>
</operation>

<operation id="3901" st_id="260" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3171" bw="15" op_0_bw="5">
<![CDATA[
.split19:293 %layer_10_weights_V_36_load = load i5 %layer_10_weights_V_36_addr

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_36_load"/></StgValue>
</operation>
</state>

<state id="261" st_id="261">

<operation id="3902" st_id="261" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3153" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split19:275 %add_ln1192_65 = add i37 %shl_ln728_65, i37 %sext_ln703_83

]]></Node>
<StgValue><ssdm name="add_ln1192_65"/></StgValue>
</operation>

<operation id="3903" st_id="261" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3157" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.split19:279 %mul_ln1118_66 = mul i35 %sext_ln1118_104, i35 %zext_ln1116_34

]]></Node>
<StgValue><ssdm name="mul_ln1118_66"/></StgValue>
</operation>

<operation id="3904" st_id="261" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3158" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split19:280 %tmp_72 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_65, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="3905" st_id="261" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3159" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.split19:281 %shl_ln728_66 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_72, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_66"/></StgValue>
</operation>

<operation id="3906" st_id="261" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3160" bw="37" op_0_bw="35">
<![CDATA[
.split19:282 %sext_ln703_84 = sext i35 %mul_ln1118_66

]]></Node>
<StgValue><ssdm name="sext_ln703_84"/></StgValue>
</operation>

<operation id="3907" st_id="261" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3161" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split19:283 %add_ln1192_66 = add i37 %shl_ln728_66, i37 %sext_ln703_84

]]></Node>
<StgValue><ssdm name="add_ln1192_66"/></StgValue>
</operation>

<operation id="3908" st_id="261" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3165" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split19:287 %mul_ln1118_67 = mul i36 %sext_ln1118_105, i36 %zext_ln1116_35

]]></Node>
<StgValue><ssdm name="mul_ln1118_67"/></StgValue>
</operation>

<operation id="3909" st_id="261" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3171" bw="15" op_0_bw="5">
<![CDATA[
.split19:293 %layer_10_weights_V_36_load = load i5 %layer_10_weights_V_36_addr

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_36_load"/></StgValue>
</operation>

<operation id="3910" st_id="261" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3172" bw="35" op_0_bw="15">
<![CDATA[
.split19:294 %sext_ln1118_106 = sext i15 %layer_10_weights_V_36_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_106"/></StgValue>
</operation>

<operation id="3911" st_id="261" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3173" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.split19:295 %mul_ln1118_68 = mul i35 %sext_ln1118_106, i35 %zext_ln1116_36

]]></Node>
<StgValue><ssdm name="mul_ln1118_68"/></StgValue>
</operation>

<operation id="3912" st_id="261" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3178" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split19:300 %layer_10_weights_V_37_addr = getelementptr i16 %layer_10_weights_V_37, i64 0, i64 %i_11_cast

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_37_addr"/></StgValue>
</operation>

<operation id="3913" st_id="261" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3179" bw="16" op_0_bw="5">
<![CDATA[
.split19:301 %layer_10_weights_V_37_load = load i5 %layer_10_weights_V_37_addr

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_37_load"/></StgValue>
</operation>
</state>

<state id="262" st_id="262">

<operation id="3914" st_id="262" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3161" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split19:283 %add_ln1192_66 = add i37 %shl_ln728_66, i37 %sext_ln703_84

]]></Node>
<StgValue><ssdm name="add_ln1192_66"/></StgValue>
</operation>

<operation id="3915" st_id="262" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3165" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split19:287 %mul_ln1118_67 = mul i36 %sext_ln1118_105, i36 %zext_ln1116_35

]]></Node>
<StgValue><ssdm name="mul_ln1118_67"/></StgValue>
</operation>

<operation id="3916" st_id="262" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3166" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split19:288 %tmp_73 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_66, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="3917" st_id="262" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3167" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.split19:289 %shl_ln728_67 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_73, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_67"/></StgValue>
</operation>

<operation id="3918" st_id="262" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3168" bw="37" op_0_bw="36">
<![CDATA[
.split19:290 %sext_ln703_85 = sext i36 %mul_ln1118_67

]]></Node>
<StgValue><ssdm name="sext_ln703_85"/></StgValue>
</operation>

<operation id="3919" st_id="262" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3169" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split19:291 %add_ln1192_67 = add i37 %shl_ln728_67, i37 %sext_ln703_85

]]></Node>
<StgValue><ssdm name="add_ln1192_67"/></StgValue>
</operation>

<operation id="3920" st_id="262" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3173" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.split19:295 %mul_ln1118_68 = mul i35 %sext_ln1118_106, i35 %zext_ln1116_36

]]></Node>
<StgValue><ssdm name="mul_ln1118_68"/></StgValue>
</operation>

<operation id="3921" st_id="262" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3179" bw="16" op_0_bw="5">
<![CDATA[
.split19:301 %layer_10_weights_V_37_load = load i5 %layer_10_weights_V_37_addr

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_37_load"/></StgValue>
</operation>

<operation id="3922" st_id="262" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3180" bw="36" op_0_bw="16">
<![CDATA[
.split19:302 %sext_ln1118_107 = sext i16 %layer_10_weights_V_37_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_107"/></StgValue>
</operation>

<operation id="3923" st_id="262" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3181" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split19:303 %mul_ln1118_69 = mul i36 %sext_ln1118_107, i36 %zext_ln1116_37

]]></Node>
<StgValue><ssdm name="mul_ln1118_69"/></StgValue>
</operation>

<operation id="3924" st_id="262" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3186" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split19:308 %layer_10_weights_V_38_addr = getelementptr i16 %layer_10_weights_V_38, i64 0, i64 %i_11_cast

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_38_addr"/></StgValue>
</operation>

<operation id="3925" st_id="262" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3187" bw="16" op_0_bw="5">
<![CDATA[
.split19:309 %layer_10_weights_V_38_load = load i5 %layer_10_weights_V_38_addr

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_38_load"/></StgValue>
</operation>
</state>

<state id="263" st_id="263">

<operation id="3926" st_id="263" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3169" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split19:291 %add_ln1192_67 = add i37 %shl_ln728_67, i37 %sext_ln703_85

]]></Node>
<StgValue><ssdm name="add_ln1192_67"/></StgValue>
</operation>

<operation id="3927" st_id="263" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3173" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.split19:295 %mul_ln1118_68 = mul i35 %sext_ln1118_106, i35 %zext_ln1116_36

]]></Node>
<StgValue><ssdm name="mul_ln1118_68"/></StgValue>
</operation>

<operation id="3928" st_id="263" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3174" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split19:296 %tmp_74 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_67, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="3929" st_id="263" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3175" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.split19:297 %shl_ln728_68 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_74, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_68"/></StgValue>
</operation>

<operation id="3930" st_id="263" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3176" bw="37" op_0_bw="35">
<![CDATA[
.split19:298 %sext_ln703_86 = sext i35 %mul_ln1118_68

]]></Node>
<StgValue><ssdm name="sext_ln703_86"/></StgValue>
</operation>

<operation id="3931" st_id="263" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3177" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split19:299 %add_ln1192_68 = add i37 %shl_ln728_68, i37 %sext_ln703_86

]]></Node>
<StgValue><ssdm name="add_ln1192_68"/></StgValue>
</operation>

<operation id="3932" st_id="263" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3181" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split19:303 %mul_ln1118_69 = mul i36 %sext_ln1118_107, i36 %zext_ln1116_37

]]></Node>
<StgValue><ssdm name="mul_ln1118_69"/></StgValue>
</operation>

<operation id="3933" st_id="263" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3187" bw="16" op_0_bw="5">
<![CDATA[
.split19:309 %layer_10_weights_V_38_load = load i5 %layer_10_weights_V_38_addr

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_38_load"/></StgValue>
</operation>

<operation id="3934" st_id="263" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3188" bw="36" op_0_bw="16">
<![CDATA[
.split19:310 %sext_ln1118_108 = sext i16 %layer_10_weights_V_38_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_108"/></StgValue>
</operation>

<operation id="3935" st_id="263" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3189" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split19:311 %mul_ln1118_70 = mul i36 %sext_ln1118_108, i36 %zext_ln1116_38

]]></Node>
<StgValue><ssdm name="mul_ln1118_70"/></StgValue>
</operation>

<operation id="3936" st_id="263" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3194" bw="5" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split19:316 %layer_10_weights_V_39_addr = getelementptr i15 %layer_10_weights_V_39, i64 0, i64 %i_11_cast

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_39_addr"/></StgValue>
</operation>

<operation id="3937" st_id="263" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3195" bw="15" op_0_bw="5">
<![CDATA[
.split19:317 %layer_10_weights_V_39_load = load i5 %layer_10_weights_V_39_addr

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_39_load"/></StgValue>
</operation>
</state>

<state id="264" st_id="264">

<operation id="3938" st_id="264" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3177" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split19:299 %add_ln1192_68 = add i37 %shl_ln728_68, i37 %sext_ln703_86

]]></Node>
<StgValue><ssdm name="add_ln1192_68"/></StgValue>
</operation>

<operation id="3939" st_id="264" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3181" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split19:303 %mul_ln1118_69 = mul i36 %sext_ln1118_107, i36 %zext_ln1116_37

]]></Node>
<StgValue><ssdm name="mul_ln1118_69"/></StgValue>
</operation>

<operation id="3940" st_id="264" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3182" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split19:304 %tmp_75 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_68, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="3941" st_id="264" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3183" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.split19:305 %shl_ln728_69 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_75, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_69"/></StgValue>
</operation>

<operation id="3942" st_id="264" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3184" bw="37" op_0_bw="36">
<![CDATA[
.split19:306 %sext_ln703_87 = sext i36 %mul_ln1118_69

]]></Node>
<StgValue><ssdm name="sext_ln703_87"/></StgValue>
</operation>

<operation id="3943" st_id="264" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3185" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split19:307 %add_ln1192_69 = add i37 %shl_ln728_69, i37 %sext_ln703_87

]]></Node>
<StgValue><ssdm name="add_ln1192_69"/></StgValue>
</operation>

<operation id="3944" st_id="264" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3189" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split19:311 %mul_ln1118_70 = mul i36 %sext_ln1118_108, i36 %zext_ln1116_38

]]></Node>
<StgValue><ssdm name="mul_ln1118_70"/></StgValue>
</operation>

<operation id="3945" st_id="264" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3195" bw="15" op_0_bw="5">
<![CDATA[
.split19:317 %layer_10_weights_V_39_load = load i5 %layer_10_weights_V_39_addr

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_39_load"/></StgValue>
</operation>

<operation id="3946" st_id="264" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3196" bw="35" op_0_bw="15">
<![CDATA[
.split19:318 %sext_ln1118_109 = sext i15 %layer_10_weights_V_39_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_109"/></StgValue>
</operation>

<operation id="3947" st_id="264" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3197" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.split19:319 %mul_ln1118_71 = mul i35 %sext_ln1118_109, i35 %zext_ln1116_39

]]></Node>
<StgValue><ssdm name="mul_ln1118_71"/></StgValue>
</operation>

<operation id="3948" st_id="264" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3202" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split19:324 %layer_10_weights_V_40_addr = getelementptr i16 %layer_10_weights_V_40, i64 0, i64 %i_11_cast

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_40_addr"/></StgValue>
</operation>

<operation id="3949" st_id="264" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3203" bw="16" op_0_bw="5">
<![CDATA[
.split19:325 %layer_10_weights_V_40_load = load i5 %layer_10_weights_V_40_addr

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_40_load"/></StgValue>
</operation>
</state>

<state id="265" st_id="265">

<operation id="3950" st_id="265" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3185" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split19:307 %add_ln1192_69 = add i37 %shl_ln728_69, i37 %sext_ln703_87

]]></Node>
<StgValue><ssdm name="add_ln1192_69"/></StgValue>
</operation>

<operation id="3951" st_id="265" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3189" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split19:311 %mul_ln1118_70 = mul i36 %sext_ln1118_108, i36 %zext_ln1116_38

]]></Node>
<StgValue><ssdm name="mul_ln1118_70"/></StgValue>
</operation>

<operation id="3952" st_id="265" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3190" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split19:312 %tmp_76 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_69, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="3953" st_id="265" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3191" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.split19:313 %shl_ln728_70 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_76, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_70"/></StgValue>
</operation>

<operation id="3954" st_id="265" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3192" bw="37" op_0_bw="36">
<![CDATA[
.split19:314 %sext_ln703_88 = sext i36 %mul_ln1118_70

]]></Node>
<StgValue><ssdm name="sext_ln703_88"/></StgValue>
</operation>

<operation id="3955" st_id="265" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3193" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split19:315 %add_ln1192_70 = add i37 %shl_ln728_70, i37 %sext_ln703_88

]]></Node>
<StgValue><ssdm name="add_ln1192_70"/></StgValue>
</operation>

<operation id="3956" st_id="265" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3197" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.split19:319 %mul_ln1118_71 = mul i35 %sext_ln1118_109, i35 %zext_ln1116_39

]]></Node>
<StgValue><ssdm name="mul_ln1118_71"/></StgValue>
</operation>

<operation id="3957" st_id="265" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3203" bw="16" op_0_bw="5">
<![CDATA[
.split19:325 %layer_10_weights_V_40_load = load i5 %layer_10_weights_V_40_addr

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_40_load"/></StgValue>
</operation>

<operation id="3958" st_id="265" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3204" bw="36" op_0_bw="16">
<![CDATA[
.split19:326 %sext_ln1118_110 = sext i16 %layer_10_weights_V_40_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_110"/></StgValue>
</operation>

<operation id="3959" st_id="265" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3205" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split19:327 %mul_ln1118_72 = mul i36 %sext_ln1118_110, i36 %zext_ln1116_40

]]></Node>
<StgValue><ssdm name="mul_ln1118_72"/></StgValue>
</operation>

<operation id="3960" st_id="265" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3210" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split19:332 %layer_10_weights_V_41_addr = getelementptr i16 %layer_10_weights_V_41, i64 0, i64 %i_11_cast

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_41_addr"/></StgValue>
</operation>

<operation id="3961" st_id="265" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3211" bw="16" op_0_bw="5">
<![CDATA[
.split19:333 %layer_10_weights_V_41_load = load i5 %layer_10_weights_V_41_addr

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_41_load"/></StgValue>
</operation>
</state>

<state id="266" st_id="266">

<operation id="3962" st_id="266" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3193" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split19:315 %add_ln1192_70 = add i37 %shl_ln728_70, i37 %sext_ln703_88

]]></Node>
<StgValue><ssdm name="add_ln1192_70"/></StgValue>
</operation>

<operation id="3963" st_id="266" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3197" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.split19:319 %mul_ln1118_71 = mul i35 %sext_ln1118_109, i35 %zext_ln1116_39

]]></Node>
<StgValue><ssdm name="mul_ln1118_71"/></StgValue>
</operation>

<operation id="3964" st_id="266" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3198" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split19:320 %tmp_77 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_70, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="3965" st_id="266" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3199" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.split19:321 %shl_ln728_71 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_77, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_71"/></StgValue>
</operation>

<operation id="3966" st_id="266" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3200" bw="37" op_0_bw="35">
<![CDATA[
.split19:322 %sext_ln703_89 = sext i35 %mul_ln1118_71

]]></Node>
<StgValue><ssdm name="sext_ln703_89"/></StgValue>
</operation>

<operation id="3967" st_id="266" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3201" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split19:323 %add_ln1192_71 = add i37 %shl_ln728_71, i37 %sext_ln703_89

]]></Node>
<StgValue><ssdm name="add_ln1192_71"/></StgValue>
</operation>

<operation id="3968" st_id="266" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3205" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split19:327 %mul_ln1118_72 = mul i36 %sext_ln1118_110, i36 %zext_ln1116_40

]]></Node>
<StgValue><ssdm name="mul_ln1118_72"/></StgValue>
</operation>

<operation id="3969" st_id="266" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3211" bw="16" op_0_bw="5">
<![CDATA[
.split19:333 %layer_10_weights_V_41_load = load i5 %layer_10_weights_V_41_addr

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_41_load"/></StgValue>
</operation>

<operation id="3970" st_id="266" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3212" bw="36" op_0_bw="16">
<![CDATA[
.split19:334 %sext_ln1118_111 = sext i16 %layer_10_weights_V_41_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_111"/></StgValue>
</operation>

<operation id="3971" st_id="266" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3213" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split19:335 %mul_ln1118_73 = mul i36 %sext_ln1118_111, i36 %zext_ln1116_41

]]></Node>
<StgValue><ssdm name="mul_ln1118_73"/></StgValue>
</operation>

<operation id="3972" st_id="266" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3218" bw="5" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split19:340 %layer_10_weights_V_42_addr = getelementptr i15 %layer_10_weights_V_42, i64 0, i64 %i_11_cast

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_42_addr"/></StgValue>
</operation>

<operation id="3973" st_id="266" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3219" bw="15" op_0_bw="5">
<![CDATA[
.split19:341 %layer_10_weights_V_42_load = load i5 %layer_10_weights_V_42_addr

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_42_load"/></StgValue>
</operation>
</state>

<state id="267" st_id="267">

<operation id="3974" st_id="267" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3201" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split19:323 %add_ln1192_71 = add i37 %shl_ln728_71, i37 %sext_ln703_89

]]></Node>
<StgValue><ssdm name="add_ln1192_71"/></StgValue>
</operation>

<operation id="3975" st_id="267" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3205" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split19:327 %mul_ln1118_72 = mul i36 %sext_ln1118_110, i36 %zext_ln1116_40

]]></Node>
<StgValue><ssdm name="mul_ln1118_72"/></StgValue>
</operation>

<operation id="3976" st_id="267" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3206" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split19:328 %tmp_78 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_71, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="3977" st_id="267" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3207" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.split19:329 %shl_ln728_72 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_78, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_72"/></StgValue>
</operation>

<operation id="3978" st_id="267" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3208" bw="37" op_0_bw="36">
<![CDATA[
.split19:330 %sext_ln703_90 = sext i36 %mul_ln1118_72

]]></Node>
<StgValue><ssdm name="sext_ln703_90"/></StgValue>
</operation>

<operation id="3979" st_id="267" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3209" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split19:331 %add_ln1192_72 = add i37 %shl_ln728_72, i37 %sext_ln703_90

]]></Node>
<StgValue><ssdm name="add_ln1192_72"/></StgValue>
</operation>

<operation id="3980" st_id="267" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3213" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split19:335 %mul_ln1118_73 = mul i36 %sext_ln1118_111, i36 %zext_ln1116_41

]]></Node>
<StgValue><ssdm name="mul_ln1118_73"/></StgValue>
</operation>

<operation id="3981" st_id="267" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3219" bw="15" op_0_bw="5">
<![CDATA[
.split19:341 %layer_10_weights_V_42_load = load i5 %layer_10_weights_V_42_addr

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_42_load"/></StgValue>
</operation>

<operation id="3982" st_id="267" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3220" bw="35" op_0_bw="15">
<![CDATA[
.split19:342 %sext_ln1118_112 = sext i15 %layer_10_weights_V_42_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_112"/></StgValue>
</operation>

<operation id="3983" st_id="267" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3221" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.split19:343 %mul_ln1118_74 = mul i35 %sext_ln1118_112, i35 %zext_ln1116_42

]]></Node>
<StgValue><ssdm name="mul_ln1118_74"/></StgValue>
</operation>

<operation id="3984" st_id="267" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3226" bw="5" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split19:348 %layer_10_weights_V_43_addr = getelementptr i15 %layer_10_weights_V_43, i64 0, i64 %i_11_cast

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_43_addr"/></StgValue>
</operation>

<operation id="3985" st_id="267" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3227" bw="15" op_0_bw="5">
<![CDATA[
.split19:349 %layer_10_weights_V_43_load = load i5 %layer_10_weights_V_43_addr

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_43_load"/></StgValue>
</operation>
</state>

<state id="268" st_id="268">

<operation id="3986" st_id="268" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3209" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split19:331 %add_ln1192_72 = add i37 %shl_ln728_72, i37 %sext_ln703_90

]]></Node>
<StgValue><ssdm name="add_ln1192_72"/></StgValue>
</operation>

<operation id="3987" st_id="268" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3213" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split19:335 %mul_ln1118_73 = mul i36 %sext_ln1118_111, i36 %zext_ln1116_41

]]></Node>
<StgValue><ssdm name="mul_ln1118_73"/></StgValue>
</operation>

<operation id="3988" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3214" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split19:336 %tmp_79 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_72, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="3989" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3215" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.split19:337 %shl_ln728_73 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_79, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_73"/></StgValue>
</operation>

<operation id="3990" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3216" bw="37" op_0_bw="36">
<![CDATA[
.split19:338 %sext_ln703_91 = sext i36 %mul_ln1118_73

]]></Node>
<StgValue><ssdm name="sext_ln703_91"/></StgValue>
</operation>

<operation id="3991" st_id="268" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3217" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split19:339 %add_ln1192_73 = add i37 %shl_ln728_73, i37 %sext_ln703_91

]]></Node>
<StgValue><ssdm name="add_ln1192_73"/></StgValue>
</operation>

<operation id="3992" st_id="268" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3221" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.split19:343 %mul_ln1118_74 = mul i35 %sext_ln1118_112, i35 %zext_ln1116_42

]]></Node>
<StgValue><ssdm name="mul_ln1118_74"/></StgValue>
</operation>

<operation id="3993" st_id="268" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3227" bw="15" op_0_bw="5">
<![CDATA[
.split19:349 %layer_10_weights_V_43_load = load i5 %layer_10_weights_V_43_addr

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_43_load"/></StgValue>
</operation>

<operation id="3994" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3228" bw="35" op_0_bw="15">
<![CDATA[
.split19:350 %sext_ln1118_113 = sext i15 %layer_10_weights_V_43_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_113"/></StgValue>
</operation>

<operation id="3995" st_id="268" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3229" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.split19:351 %mul_ln1118_75 = mul i35 %sext_ln1118_113, i35 %zext_ln1116_43

]]></Node>
<StgValue><ssdm name="mul_ln1118_75"/></StgValue>
</operation>

<operation id="3996" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3234" bw="5" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split19:356 %layer_10_weights_V_44_addr = getelementptr i15 %layer_10_weights_V_44, i64 0, i64 %i_11_cast

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_44_addr"/></StgValue>
</operation>

<operation id="3997" st_id="268" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3235" bw="15" op_0_bw="5">
<![CDATA[
.split19:357 %layer_10_weights_V_44_load = load i5 %layer_10_weights_V_44_addr

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_44_load"/></StgValue>
</operation>
</state>

<state id="269" st_id="269">

<operation id="3998" st_id="269" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3217" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split19:339 %add_ln1192_73 = add i37 %shl_ln728_73, i37 %sext_ln703_91

]]></Node>
<StgValue><ssdm name="add_ln1192_73"/></StgValue>
</operation>

<operation id="3999" st_id="269" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3221" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.split19:343 %mul_ln1118_74 = mul i35 %sext_ln1118_112, i35 %zext_ln1116_42

]]></Node>
<StgValue><ssdm name="mul_ln1118_74"/></StgValue>
</operation>

<operation id="4000" st_id="269" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3222" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split19:344 %tmp_80 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_73, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="4001" st_id="269" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3223" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.split19:345 %shl_ln728_74 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_80, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_74"/></StgValue>
</operation>

<operation id="4002" st_id="269" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3224" bw="37" op_0_bw="35">
<![CDATA[
.split19:346 %sext_ln703_92 = sext i35 %mul_ln1118_74

]]></Node>
<StgValue><ssdm name="sext_ln703_92"/></StgValue>
</operation>

<operation id="4003" st_id="269" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3225" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split19:347 %add_ln1192_74 = add i37 %shl_ln728_74, i37 %sext_ln703_92

]]></Node>
<StgValue><ssdm name="add_ln1192_74"/></StgValue>
</operation>

<operation id="4004" st_id="269" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3229" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.split19:351 %mul_ln1118_75 = mul i35 %sext_ln1118_113, i35 %zext_ln1116_43

]]></Node>
<StgValue><ssdm name="mul_ln1118_75"/></StgValue>
</operation>

<operation id="4005" st_id="269" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3235" bw="15" op_0_bw="5">
<![CDATA[
.split19:357 %layer_10_weights_V_44_load = load i5 %layer_10_weights_V_44_addr

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_44_load"/></StgValue>
</operation>

<operation id="4006" st_id="269" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3236" bw="35" op_0_bw="15">
<![CDATA[
.split19:358 %sext_ln1118_114 = sext i15 %layer_10_weights_V_44_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_114"/></StgValue>
</operation>

<operation id="4007" st_id="269" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3237" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.split19:359 %mul_ln1118_76 = mul i35 %sext_ln1118_114, i35 %zext_ln1116_44

]]></Node>
<StgValue><ssdm name="mul_ln1118_76"/></StgValue>
</operation>

<operation id="4008" st_id="269" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3242" bw="5" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split19:364 %layer_10_weights_V_45_addr = getelementptr i15 %layer_10_weights_V_45, i64 0, i64 %i_11_cast

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_45_addr"/></StgValue>
</operation>

<operation id="4009" st_id="269" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3243" bw="15" op_0_bw="5">
<![CDATA[
.split19:365 %layer_10_weights_V_45_load = load i5 %layer_10_weights_V_45_addr

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_45_load"/></StgValue>
</operation>
</state>

<state id="270" st_id="270">

<operation id="4010" st_id="270" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3225" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split19:347 %add_ln1192_74 = add i37 %shl_ln728_74, i37 %sext_ln703_92

]]></Node>
<StgValue><ssdm name="add_ln1192_74"/></StgValue>
</operation>

<operation id="4011" st_id="270" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3229" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.split19:351 %mul_ln1118_75 = mul i35 %sext_ln1118_113, i35 %zext_ln1116_43

]]></Node>
<StgValue><ssdm name="mul_ln1118_75"/></StgValue>
</operation>

<operation id="4012" st_id="270" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3230" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split19:352 %tmp_81 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_74, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="4013" st_id="270" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3231" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.split19:353 %shl_ln728_75 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_81, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_75"/></StgValue>
</operation>

<operation id="4014" st_id="270" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3232" bw="37" op_0_bw="35">
<![CDATA[
.split19:354 %sext_ln703_93 = sext i35 %mul_ln1118_75

]]></Node>
<StgValue><ssdm name="sext_ln703_93"/></StgValue>
</operation>

<operation id="4015" st_id="270" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3233" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split19:355 %add_ln1192_75 = add i37 %shl_ln728_75, i37 %sext_ln703_93

]]></Node>
<StgValue><ssdm name="add_ln1192_75"/></StgValue>
</operation>

<operation id="4016" st_id="270" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3237" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.split19:359 %mul_ln1118_76 = mul i35 %sext_ln1118_114, i35 %zext_ln1116_44

]]></Node>
<StgValue><ssdm name="mul_ln1118_76"/></StgValue>
</operation>

<operation id="4017" st_id="270" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3243" bw="15" op_0_bw="5">
<![CDATA[
.split19:365 %layer_10_weights_V_45_load = load i5 %layer_10_weights_V_45_addr

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_45_load"/></StgValue>
</operation>

<operation id="4018" st_id="270" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3244" bw="35" op_0_bw="15">
<![CDATA[
.split19:366 %sext_ln1118_115 = sext i15 %layer_10_weights_V_45_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_115"/></StgValue>
</operation>

<operation id="4019" st_id="270" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3245" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.split19:367 %mul_ln1118_77 = mul i35 %sext_ln1118_115, i35 %zext_ln1116_45

]]></Node>
<StgValue><ssdm name="mul_ln1118_77"/></StgValue>
</operation>

<operation id="4020" st_id="270" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3250" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split19:372 %layer_10_weights_V_46_addr = getelementptr i16 %layer_10_weights_V_46, i64 0, i64 %i_11_cast

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_46_addr"/></StgValue>
</operation>

<operation id="4021" st_id="270" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3251" bw="16" op_0_bw="5">
<![CDATA[
.split19:373 %layer_10_weights_V_46_load = load i5 %layer_10_weights_V_46_addr

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_46_load"/></StgValue>
</operation>
</state>

<state id="271" st_id="271">

<operation id="4022" st_id="271" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3233" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split19:355 %add_ln1192_75 = add i37 %shl_ln728_75, i37 %sext_ln703_93

]]></Node>
<StgValue><ssdm name="add_ln1192_75"/></StgValue>
</operation>

<operation id="4023" st_id="271" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3237" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.split19:359 %mul_ln1118_76 = mul i35 %sext_ln1118_114, i35 %zext_ln1116_44

]]></Node>
<StgValue><ssdm name="mul_ln1118_76"/></StgValue>
</operation>

<operation id="4024" st_id="271" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3238" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split19:360 %tmp_82 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_75, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="4025" st_id="271" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3239" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.split19:361 %shl_ln728_76 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_82, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_76"/></StgValue>
</operation>

<operation id="4026" st_id="271" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3240" bw="37" op_0_bw="35">
<![CDATA[
.split19:362 %sext_ln703_94 = sext i35 %mul_ln1118_76

]]></Node>
<StgValue><ssdm name="sext_ln703_94"/></StgValue>
</operation>

<operation id="4027" st_id="271" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3241" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split19:363 %add_ln1192_76 = add i37 %shl_ln728_76, i37 %sext_ln703_94

]]></Node>
<StgValue><ssdm name="add_ln1192_76"/></StgValue>
</operation>

<operation id="4028" st_id="271" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3245" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.split19:367 %mul_ln1118_77 = mul i35 %sext_ln1118_115, i35 %zext_ln1116_45

]]></Node>
<StgValue><ssdm name="mul_ln1118_77"/></StgValue>
</operation>

<operation id="4029" st_id="271" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3251" bw="16" op_0_bw="5">
<![CDATA[
.split19:373 %layer_10_weights_V_46_load = load i5 %layer_10_weights_V_46_addr

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_46_load"/></StgValue>
</operation>

<operation id="4030" st_id="271" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3252" bw="36" op_0_bw="16">
<![CDATA[
.split19:374 %sext_ln1118_116 = sext i16 %layer_10_weights_V_46_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_116"/></StgValue>
</operation>

<operation id="4031" st_id="271" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3253" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split19:375 %mul_ln1118_78 = mul i36 %sext_ln1118_116, i36 %zext_ln1116_46

]]></Node>
<StgValue><ssdm name="mul_ln1118_78"/></StgValue>
</operation>

<operation id="4032" st_id="271" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3258" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split19:380 %layer_10_weights_V_47_addr = getelementptr i16 %layer_10_weights_V_47, i64 0, i64 %i_11_cast

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_47_addr"/></StgValue>
</operation>

<operation id="4033" st_id="271" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3259" bw="16" op_0_bw="5">
<![CDATA[
.split19:381 %layer_10_weights_V_47_load = load i5 %layer_10_weights_V_47_addr

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_47_load"/></StgValue>
</operation>
</state>

<state id="272" st_id="272">

<operation id="4034" st_id="272" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3241" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split19:363 %add_ln1192_76 = add i37 %shl_ln728_76, i37 %sext_ln703_94

]]></Node>
<StgValue><ssdm name="add_ln1192_76"/></StgValue>
</operation>

<operation id="4035" st_id="272" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3245" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.split19:367 %mul_ln1118_77 = mul i35 %sext_ln1118_115, i35 %zext_ln1116_45

]]></Node>
<StgValue><ssdm name="mul_ln1118_77"/></StgValue>
</operation>

<operation id="4036" st_id="272" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3246" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split19:368 %tmp_83 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_76, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="4037" st_id="272" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3247" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.split19:369 %shl_ln728_77 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_83, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_77"/></StgValue>
</operation>

<operation id="4038" st_id="272" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3248" bw="37" op_0_bw="35">
<![CDATA[
.split19:370 %sext_ln703_95 = sext i35 %mul_ln1118_77

]]></Node>
<StgValue><ssdm name="sext_ln703_95"/></StgValue>
</operation>

<operation id="4039" st_id="272" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3249" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split19:371 %add_ln1192_77 = add i37 %shl_ln728_77, i37 %sext_ln703_95

]]></Node>
<StgValue><ssdm name="add_ln1192_77"/></StgValue>
</operation>

<operation id="4040" st_id="272" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3253" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split19:375 %mul_ln1118_78 = mul i36 %sext_ln1118_116, i36 %zext_ln1116_46

]]></Node>
<StgValue><ssdm name="mul_ln1118_78"/></StgValue>
</operation>

<operation id="4041" st_id="272" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3259" bw="16" op_0_bw="5">
<![CDATA[
.split19:381 %layer_10_weights_V_47_load = load i5 %layer_10_weights_V_47_addr

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_47_load"/></StgValue>
</operation>

<operation id="4042" st_id="272" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3260" bw="36" op_0_bw="16">
<![CDATA[
.split19:382 %sext_ln1118_117 = sext i16 %layer_10_weights_V_47_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_117"/></StgValue>
</operation>

<operation id="4043" st_id="272" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3261" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split19:383 %mul_ln1118_79 = mul i36 %sext_ln1118_117, i36 %zext_ln1116_47

]]></Node>
<StgValue><ssdm name="mul_ln1118_79"/></StgValue>
</operation>

<operation id="4044" st_id="272" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3266" bw="5" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split19:388 %layer_10_weights_V_48_addr = getelementptr i15 %layer_10_weights_V_48, i64 0, i64 %i_11_cast

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_48_addr"/></StgValue>
</operation>

<operation id="4045" st_id="272" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3267" bw="15" op_0_bw="5">
<![CDATA[
.split19:389 %layer_10_weights_V_48_load = load i5 %layer_10_weights_V_48_addr

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_48_load"/></StgValue>
</operation>
</state>

<state id="273" st_id="273">

<operation id="4046" st_id="273" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3249" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split19:371 %add_ln1192_77 = add i37 %shl_ln728_77, i37 %sext_ln703_95

]]></Node>
<StgValue><ssdm name="add_ln1192_77"/></StgValue>
</operation>

<operation id="4047" st_id="273" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3253" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split19:375 %mul_ln1118_78 = mul i36 %sext_ln1118_116, i36 %zext_ln1116_46

]]></Node>
<StgValue><ssdm name="mul_ln1118_78"/></StgValue>
</operation>

<operation id="4048" st_id="273" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3254" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split19:376 %tmp_84 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_77, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="4049" st_id="273" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3255" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.split19:377 %shl_ln728_78 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_84, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_78"/></StgValue>
</operation>

<operation id="4050" st_id="273" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3256" bw="37" op_0_bw="36">
<![CDATA[
.split19:378 %sext_ln703_96 = sext i36 %mul_ln1118_78

]]></Node>
<StgValue><ssdm name="sext_ln703_96"/></StgValue>
</operation>

<operation id="4051" st_id="273" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3257" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split19:379 %add_ln1192_78 = add i37 %shl_ln728_78, i37 %sext_ln703_96

]]></Node>
<StgValue><ssdm name="add_ln1192_78"/></StgValue>
</operation>

<operation id="4052" st_id="273" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3261" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split19:383 %mul_ln1118_79 = mul i36 %sext_ln1118_117, i36 %zext_ln1116_47

]]></Node>
<StgValue><ssdm name="mul_ln1118_79"/></StgValue>
</operation>

<operation id="4053" st_id="273" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3267" bw="15" op_0_bw="5">
<![CDATA[
.split19:389 %layer_10_weights_V_48_load = load i5 %layer_10_weights_V_48_addr

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_48_load"/></StgValue>
</operation>

<operation id="4054" st_id="273" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3268" bw="35" op_0_bw="15">
<![CDATA[
.split19:390 %sext_ln1118_118 = sext i15 %layer_10_weights_V_48_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_118"/></StgValue>
</operation>

<operation id="4055" st_id="273" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3269" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.split19:391 %mul_ln1118_80 = mul i35 %sext_ln1118_118, i35 %zext_ln1116_48

]]></Node>
<StgValue><ssdm name="mul_ln1118_80"/></StgValue>
</operation>

<operation id="4056" st_id="273" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3274" bw="5" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split19:396 %layer_10_weights_V_49_addr = getelementptr i15 %layer_10_weights_V_49, i64 0, i64 %i_11_cast

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_49_addr"/></StgValue>
</operation>

<operation id="4057" st_id="273" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3275" bw="15" op_0_bw="5">
<![CDATA[
.split19:397 %layer_10_weights_V_49_load = load i5 %layer_10_weights_V_49_addr

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_49_load"/></StgValue>
</operation>
</state>

<state id="274" st_id="274">

<operation id="4058" st_id="274" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3257" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split19:379 %add_ln1192_78 = add i37 %shl_ln728_78, i37 %sext_ln703_96

]]></Node>
<StgValue><ssdm name="add_ln1192_78"/></StgValue>
</operation>

<operation id="4059" st_id="274" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3261" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split19:383 %mul_ln1118_79 = mul i36 %sext_ln1118_117, i36 %zext_ln1116_47

]]></Node>
<StgValue><ssdm name="mul_ln1118_79"/></StgValue>
</operation>

<operation id="4060" st_id="274" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3262" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split19:384 %tmp_85 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_78, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="4061" st_id="274" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3263" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.split19:385 %shl_ln728_79 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_85, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_79"/></StgValue>
</operation>

<operation id="4062" st_id="274" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3264" bw="37" op_0_bw="36">
<![CDATA[
.split19:386 %sext_ln703_97 = sext i36 %mul_ln1118_79

]]></Node>
<StgValue><ssdm name="sext_ln703_97"/></StgValue>
</operation>

<operation id="4063" st_id="274" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3265" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split19:387 %add_ln1192_79 = add i37 %shl_ln728_79, i37 %sext_ln703_97

]]></Node>
<StgValue><ssdm name="add_ln1192_79"/></StgValue>
</operation>

<operation id="4064" st_id="274" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3269" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.split19:391 %mul_ln1118_80 = mul i35 %sext_ln1118_118, i35 %zext_ln1116_48

]]></Node>
<StgValue><ssdm name="mul_ln1118_80"/></StgValue>
</operation>

<operation id="4065" st_id="274" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3275" bw="15" op_0_bw="5">
<![CDATA[
.split19:397 %layer_10_weights_V_49_load = load i5 %layer_10_weights_V_49_addr

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_49_load"/></StgValue>
</operation>

<operation id="4066" st_id="274" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3276" bw="35" op_0_bw="15">
<![CDATA[
.split19:398 %sext_ln1118_119 = sext i15 %layer_10_weights_V_49_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_119"/></StgValue>
</operation>

<operation id="4067" st_id="274" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3277" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.split19:399 %mul_ln1118_81 = mul i35 %sext_ln1118_119, i35 %zext_ln1116_49

]]></Node>
<StgValue><ssdm name="mul_ln1118_81"/></StgValue>
</operation>

<operation id="4068" st_id="274" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3282" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split19:404 %layer_10_weights_V_50_addr = getelementptr i16 %layer_10_weights_V_50, i64 0, i64 %i_11_cast

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_50_addr"/></StgValue>
</operation>

<operation id="4069" st_id="274" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3283" bw="16" op_0_bw="5">
<![CDATA[
.split19:405 %layer_10_weights_V_50_load = load i5 %layer_10_weights_V_50_addr

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_50_load"/></StgValue>
</operation>
</state>

<state id="275" st_id="275">

<operation id="4070" st_id="275" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3265" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split19:387 %add_ln1192_79 = add i37 %shl_ln728_79, i37 %sext_ln703_97

]]></Node>
<StgValue><ssdm name="add_ln1192_79"/></StgValue>
</operation>

<operation id="4071" st_id="275" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3269" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.split19:391 %mul_ln1118_80 = mul i35 %sext_ln1118_118, i35 %zext_ln1116_48

]]></Node>
<StgValue><ssdm name="mul_ln1118_80"/></StgValue>
</operation>

<operation id="4072" st_id="275" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3270" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split19:392 %tmp_86 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_79, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="4073" st_id="275" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3271" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.split19:393 %shl_ln728_80 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_86, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_80"/></StgValue>
</operation>

<operation id="4074" st_id="275" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3272" bw="37" op_0_bw="35">
<![CDATA[
.split19:394 %sext_ln703_98 = sext i35 %mul_ln1118_80

]]></Node>
<StgValue><ssdm name="sext_ln703_98"/></StgValue>
</operation>

<operation id="4075" st_id="275" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3273" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split19:395 %add_ln1192_80 = add i37 %shl_ln728_80, i37 %sext_ln703_98

]]></Node>
<StgValue><ssdm name="add_ln1192_80"/></StgValue>
</operation>

<operation id="4076" st_id="275" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3277" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.split19:399 %mul_ln1118_81 = mul i35 %sext_ln1118_119, i35 %zext_ln1116_49

]]></Node>
<StgValue><ssdm name="mul_ln1118_81"/></StgValue>
</operation>

<operation id="4077" st_id="275" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3283" bw="16" op_0_bw="5">
<![CDATA[
.split19:405 %layer_10_weights_V_50_load = load i5 %layer_10_weights_V_50_addr

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_50_load"/></StgValue>
</operation>

<operation id="4078" st_id="275" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3284" bw="36" op_0_bw="16">
<![CDATA[
.split19:406 %sext_ln1118_120 = sext i16 %layer_10_weights_V_50_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_120"/></StgValue>
</operation>

<operation id="4079" st_id="275" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3285" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split19:407 %mul_ln1118_82 = mul i36 %sext_ln1118_120, i36 %zext_ln1116_50

]]></Node>
<StgValue><ssdm name="mul_ln1118_82"/></StgValue>
</operation>

<operation id="4080" st_id="275" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3290" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split19:412 %layer_10_weights_V_51_addr = getelementptr i16 %layer_10_weights_V_51, i64 0, i64 %i_11_cast

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_51_addr"/></StgValue>
</operation>

<operation id="4081" st_id="275" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3291" bw="16" op_0_bw="5">
<![CDATA[
.split19:413 %layer_10_weights_V_51_load = load i5 %layer_10_weights_V_51_addr

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_51_load"/></StgValue>
</operation>
</state>

<state id="276" st_id="276">

<operation id="4082" st_id="276" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3273" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split19:395 %add_ln1192_80 = add i37 %shl_ln728_80, i37 %sext_ln703_98

]]></Node>
<StgValue><ssdm name="add_ln1192_80"/></StgValue>
</operation>

<operation id="4083" st_id="276" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3277" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.split19:399 %mul_ln1118_81 = mul i35 %sext_ln1118_119, i35 %zext_ln1116_49

]]></Node>
<StgValue><ssdm name="mul_ln1118_81"/></StgValue>
</operation>

<operation id="4084" st_id="276" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3278" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split19:400 %tmp_87 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_80, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>

<operation id="4085" st_id="276" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3279" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.split19:401 %shl_ln728_81 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_87, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_81"/></StgValue>
</operation>

<operation id="4086" st_id="276" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3280" bw="37" op_0_bw="35">
<![CDATA[
.split19:402 %sext_ln703_99 = sext i35 %mul_ln1118_81

]]></Node>
<StgValue><ssdm name="sext_ln703_99"/></StgValue>
</operation>

<operation id="4087" st_id="276" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3281" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split19:403 %add_ln1192_81 = add i37 %shl_ln728_81, i37 %sext_ln703_99

]]></Node>
<StgValue><ssdm name="add_ln1192_81"/></StgValue>
</operation>

<operation id="4088" st_id="276" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3285" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split19:407 %mul_ln1118_82 = mul i36 %sext_ln1118_120, i36 %zext_ln1116_50

]]></Node>
<StgValue><ssdm name="mul_ln1118_82"/></StgValue>
</operation>

<operation id="4089" st_id="276" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3291" bw="16" op_0_bw="5">
<![CDATA[
.split19:413 %layer_10_weights_V_51_load = load i5 %layer_10_weights_V_51_addr

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_51_load"/></StgValue>
</operation>

<operation id="4090" st_id="276" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3292" bw="36" op_0_bw="16">
<![CDATA[
.split19:414 %sext_ln1118_121 = sext i16 %layer_10_weights_V_51_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_121"/></StgValue>
</operation>

<operation id="4091" st_id="276" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3293" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split19:415 %mul_ln1118_83 = mul i36 %sext_ln1118_121, i36 %zext_ln1116_51

]]></Node>
<StgValue><ssdm name="mul_ln1118_83"/></StgValue>
</operation>

<operation id="4092" st_id="276" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3298" bw="5" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split19:420 %layer_10_weights_V_52_addr = getelementptr i15 %layer_10_weights_V_52, i64 0, i64 %i_11_cast

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_52_addr"/></StgValue>
</operation>

<operation id="4093" st_id="276" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3299" bw="15" op_0_bw="5">
<![CDATA[
.split19:421 %layer_10_weights_V_52_load = load i5 %layer_10_weights_V_52_addr

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_52_load"/></StgValue>
</operation>
</state>

<state id="277" st_id="277">

<operation id="4094" st_id="277" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3281" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split19:403 %add_ln1192_81 = add i37 %shl_ln728_81, i37 %sext_ln703_99

]]></Node>
<StgValue><ssdm name="add_ln1192_81"/></StgValue>
</operation>

<operation id="4095" st_id="277" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3285" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split19:407 %mul_ln1118_82 = mul i36 %sext_ln1118_120, i36 %zext_ln1116_50

]]></Node>
<StgValue><ssdm name="mul_ln1118_82"/></StgValue>
</operation>

<operation id="4096" st_id="277" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3286" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split19:408 %tmp_88 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_81, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>

<operation id="4097" st_id="277" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3287" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.split19:409 %shl_ln728_82 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_88, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_82"/></StgValue>
</operation>

<operation id="4098" st_id="277" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3288" bw="37" op_0_bw="36">
<![CDATA[
.split19:410 %sext_ln703_100 = sext i36 %mul_ln1118_82

]]></Node>
<StgValue><ssdm name="sext_ln703_100"/></StgValue>
</operation>

<operation id="4099" st_id="277" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3289" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split19:411 %add_ln1192_82 = add i37 %shl_ln728_82, i37 %sext_ln703_100

]]></Node>
<StgValue><ssdm name="add_ln1192_82"/></StgValue>
</operation>

<operation id="4100" st_id="277" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3293" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split19:415 %mul_ln1118_83 = mul i36 %sext_ln1118_121, i36 %zext_ln1116_51

]]></Node>
<StgValue><ssdm name="mul_ln1118_83"/></StgValue>
</operation>

<operation id="4101" st_id="277" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3299" bw="15" op_0_bw="5">
<![CDATA[
.split19:421 %layer_10_weights_V_52_load = load i5 %layer_10_weights_V_52_addr

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_52_load"/></StgValue>
</operation>

<operation id="4102" st_id="277" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3300" bw="35" op_0_bw="15">
<![CDATA[
.split19:422 %sext_ln1118_122 = sext i15 %layer_10_weights_V_52_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_122"/></StgValue>
</operation>

<operation id="4103" st_id="277" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3301" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.split19:423 %mul_ln1118_84 = mul i35 %sext_ln1118_122, i35 %zext_ln1116_52

]]></Node>
<StgValue><ssdm name="mul_ln1118_84"/></StgValue>
</operation>

<operation id="4104" st_id="277" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3306" bw="5" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split19:428 %layer_10_weights_V_53_addr = getelementptr i15 %layer_10_weights_V_53, i64 0, i64 %i_11_cast

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_53_addr"/></StgValue>
</operation>

<operation id="4105" st_id="277" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3307" bw="15" op_0_bw="5">
<![CDATA[
.split19:429 %layer_10_weights_V_53_load = load i5 %layer_10_weights_V_53_addr

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_53_load"/></StgValue>
</operation>
</state>

<state id="278" st_id="278">

<operation id="4106" st_id="278" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3289" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split19:411 %add_ln1192_82 = add i37 %shl_ln728_82, i37 %sext_ln703_100

]]></Node>
<StgValue><ssdm name="add_ln1192_82"/></StgValue>
</operation>

<operation id="4107" st_id="278" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3293" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split19:415 %mul_ln1118_83 = mul i36 %sext_ln1118_121, i36 %zext_ln1116_51

]]></Node>
<StgValue><ssdm name="mul_ln1118_83"/></StgValue>
</operation>

<operation id="4108" st_id="278" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3294" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split19:416 %tmp_89 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_82, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="4109" st_id="278" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3295" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.split19:417 %shl_ln728_83 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_89, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_83"/></StgValue>
</operation>

<operation id="4110" st_id="278" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3296" bw="37" op_0_bw="36">
<![CDATA[
.split19:418 %sext_ln703_101 = sext i36 %mul_ln1118_83

]]></Node>
<StgValue><ssdm name="sext_ln703_101"/></StgValue>
</operation>

<operation id="4111" st_id="278" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3297" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split19:419 %add_ln1192_83 = add i37 %shl_ln728_83, i37 %sext_ln703_101

]]></Node>
<StgValue><ssdm name="add_ln1192_83"/></StgValue>
</operation>

<operation id="4112" st_id="278" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3301" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.split19:423 %mul_ln1118_84 = mul i35 %sext_ln1118_122, i35 %zext_ln1116_52

]]></Node>
<StgValue><ssdm name="mul_ln1118_84"/></StgValue>
</operation>

<operation id="4113" st_id="278" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3307" bw="15" op_0_bw="5">
<![CDATA[
.split19:429 %layer_10_weights_V_53_load = load i5 %layer_10_weights_V_53_addr

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_53_load"/></StgValue>
</operation>

<operation id="4114" st_id="278" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3308" bw="35" op_0_bw="15">
<![CDATA[
.split19:430 %sext_ln1118_123 = sext i15 %layer_10_weights_V_53_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_123"/></StgValue>
</operation>

<operation id="4115" st_id="278" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3309" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.split19:431 %mul_ln1118_85 = mul i35 %sext_ln1118_123, i35 %zext_ln1116_53

]]></Node>
<StgValue><ssdm name="mul_ln1118_85"/></StgValue>
</operation>

<operation id="4116" st_id="278" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3314" bw="5" op_0_bw="17" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split19:436 %layer_10_weights_V_54_addr = getelementptr i17 %layer_10_weights_V_54, i64 0, i64 %i_11_cast

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_54_addr"/></StgValue>
</operation>

<operation id="4117" st_id="278" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3315" bw="17" op_0_bw="5">
<![CDATA[
.split19:437 %layer_10_weights_V_54_load = load i5 %layer_10_weights_V_54_addr

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_54_load"/></StgValue>
</operation>
</state>

<state id="279" st_id="279">

<operation id="4118" st_id="279" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3297" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split19:419 %add_ln1192_83 = add i37 %shl_ln728_83, i37 %sext_ln703_101

]]></Node>
<StgValue><ssdm name="add_ln1192_83"/></StgValue>
</operation>

<operation id="4119" st_id="279" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3301" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.split19:423 %mul_ln1118_84 = mul i35 %sext_ln1118_122, i35 %zext_ln1116_52

]]></Node>
<StgValue><ssdm name="mul_ln1118_84"/></StgValue>
</operation>

<operation id="4120" st_id="279" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3302" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split19:424 %tmp_90 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_83, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>

<operation id="4121" st_id="279" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3303" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.split19:425 %shl_ln728_84 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_90, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_84"/></StgValue>
</operation>

<operation id="4122" st_id="279" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3304" bw="37" op_0_bw="35">
<![CDATA[
.split19:426 %sext_ln703_102 = sext i35 %mul_ln1118_84

]]></Node>
<StgValue><ssdm name="sext_ln703_102"/></StgValue>
</operation>

<operation id="4123" st_id="279" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3305" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split19:427 %add_ln1192_84 = add i37 %shl_ln728_84, i37 %sext_ln703_102

]]></Node>
<StgValue><ssdm name="add_ln1192_84"/></StgValue>
</operation>

<operation id="4124" st_id="279" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3309" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.split19:431 %mul_ln1118_85 = mul i35 %sext_ln1118_123, i35 %zext_ln1116_53

]]></Node>
<StgValue><ssdm name="mul_ln1118_85"/></StgValue>
</operation>

<operation id="4125" st_id="279" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3315" bw="17" op_0_bw="5">
<![CDATA[
.split19:437 %layer_10_weights_V_54_load = load i5 %layer_10_weights_V_54_addr

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_54_load"/></StgValue>
</operation>

<operation id="4126" st_id="279" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3316" bw="37" op_0_bw="17">
<![CDATA[
.split19:438 %sext_ln1118_124 = sext i17 %layer_10_weights_V_54_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_124"/></StgValue>
</operation>

<operation id="4127" st_id="279" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3317" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split19:439 %mul_ln703_9 = mul i37 %sext_ln1118_124, i37 %zext_ln1116_54

]]></Node>
<StgValue><ssdm name="mul_ln703_9"/></StgValue>
</operation>

<operation id="4128" st_id="279" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3321" bw="5" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split19:443 %layer_10_weights_V_55_addr = getelementptr i15 %layer_10_weights_V_55, i64 0, i64 %i_11_cast

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_55_addr"/></StgValue>
</operation>

<operation id="4129" st_id="279" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3322" bw="15" op_0_bw="5">
<![CDATA[
.split19:444 %layer_10_weights_V_55_load = load i5 %layer_10_weights_V_55_addr

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_55_load"/></StgValue>
</operation>
</state>

<state id="280" st_id="280">

<operation id="4130" st_id="280" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3305" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split19:427 %add_ln1192_84 = add i37 %shl_ln728_84, i37 %sext_ln703_102

]]></Node>
<StgValue><ssdm name="add_ln1192_84"/></StgValue>
</operation>

<operation id="4131" st_id="280" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3309" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.split19:431 %mul_ln1118_85 = mul i35 %sext_ln1118_123, i35 %zext_ln1116_53

]]></Node>
<StgValue><ssdm name="mul_ln1118_85"/></StgValue>
</operation>

<operation id="4132" st_id="280" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3310" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split19:432 %tmp_91 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_84, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>

<operation id="4133" st_id="280" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3311" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.split19:433 %shl_ln728_85 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_91, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_85"/></StgValue>
</operation>

<operation id="4134" st_id="280" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3312" bw="37" op_0_bw="35">
<![CDATA[
.split19:434 %sext_ln703_103 = sext i35 %mul_ln1118_85

]]></Node>
<StgValue><ssdm name="sext_ln703_103"/></StgValue>
</operation>

<operation id="4135" st_id="280" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3313" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split19:435 %add_ln1192_85 = add i37 %shl_ln728_85, i37 %sext_ln703_103

]]></Node>
<StgValue><ssdm name="add_ln1192_85"/></StgValue>
</operation>

<operation id="4136" st_id="280" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3317" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split19:439 %mul_ln703_9 = mul i37 %sext_ln1118_124, i37 %zext_ln1116_54

]]></Node>
<StgValue><ssdm name="mul_ln703_9"/></StgValue>
</operation>

<operation id="4137" st_id="280" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3322" bw="15" op_0_bw="5">
<![CDATA[
.split19:444 %layer_10_weights_V_55_load = load i5 %layer_10_weights_V_55_addr

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_55_load"/></StgValue>
</operation>

<operation id="4138" st_id="280" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3323" bw="35" op_0_bw="15">
<![CDATA[
.split19:445 %sext_ln1118_125 = sext i15 %layer_10_weights_V_55_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_125"/></StgValue>
</operation>

<operation id="4139" st_id="280" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3324" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.split19:446 %mul_ln1118_87 = mul i35 %sext_ln1118_125, i35 %zext_ln1116_55

]]></Node>
<StgValue><ssdm name="mul_ln1118_87"/></StgValue>
</operation>

<operation id="4140" st_id="280" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3329" bw="5" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split19:451 %layer_10_weights_V_56_addr = getelementptr i15 %layer_10_weights_V_56, i64 0, i64 %i_11_cast

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_56_addr"/></StgValue>
</operation>

<operation id="4141" st_id="280" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3330" bw="15" op_0_bw="5">
<![CDATA[
.split19:452 %layer_10_weights_V_56_load = load i5 %layer_10_weights_V_56_addr

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_56_load"/></StgValue>
</operation>
</state>

<state id="281" st_id="281">

<operation id="4142" st_id="281" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3313" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split19:435 %add_ln1192_85 = add i37 %shl_ln728_85, i37 %sext_ln703_103

]]></Node>
<StgValue><ssdm name="add_ln1192_85"/></StgValue>
</operation>

<operation id="4143" st_id="281" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3317" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split19:439 %mul_ln703_9 = mul i37 %sext_ln1118_124, i37 %zext_ln1116_54

]]></Node>
<StgValue><ssdm name="mul_ln703_9"/></StgValue>
</operation>

<operation id="4144" st_id="281" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3318" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split19:440 %tmp_92 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_85, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="4145" st_id="281" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3319" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.split19:441 %shl_ln728_86 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_92, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_86"/></StgValue>
</operation>

<operation id="4146" st_id="281" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3320" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split19:442 %add_ln1192_86 = add i37 %shl_ln728_86, i37 %mul_ln703_9

]]></Node>
<StgValue><ssdm name="add_ln1192_86"/></StgValue>
</operation>

<operation id="4147" st_id="281" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3324" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.split19:446 %mul_ln1118_87 = mul i35 %sext_ln1118_125, i35 %zext_ln1116_55

]]></Node>
<StgValue><ssdm name="mul_ln1118_87"/></StgValue>
</operation>

<operation id="4148" st_id="281" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3330" bw="15" op_0_bw="5">
<![CDATA[
.split19:452 %layer_10_weights_V_56_load = load i5 %layer_10_weights_V_56_addr

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_56_load"/></StgValue>
</operation>

<operation id="4149" st_id="281" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3331" bw="35" op_0_bw="15">
<![CDATA[
.split19:453 %sext_ln1118_126 = sext i15 %layer_10_weights_V_56_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_126"/></StgValue>
</operation>

<operation id="4150" st_id="281" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3332" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.split19:454 %mul_ln1118_88 = mul i35 %sext_ln1118_126, i35 %zext_ln1116_56

]]></Node>
<StgValue><ssdm name="mul_ln1118_88"/></StgValue>
</operation>

<operation id="4151" st_id="281" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3337" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split19:459 %layer_10_weights_V_57_addr = getelementptr i16 %layer_10_weights_V_57, i64 0, i64 %i_11_cast

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_57_addr"/></StgValue>
</operation>

<operation id="4152" st_id="281" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3338" bw="16" op_0_bw="5">
<![CDATA[
.split19:460 %layer_10_weights_V_57_load = load i5 %layer_10_weights_V_57_addr

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_57_load"/></StgValue>
</operation>
</state>

<state id="282" st_id="282">

<operation id="4153" st_id="282" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3320" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split19:442 %add_ln1192_86 = add i37 %shl_ln728_86, i37 %mul_ln703_9

]]></Node>
<StgValue><ssdm name="add_ln1192_86"/></StgValue>
</operation>

<operation id="4154" st_id="282" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3324" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.split19:446 %mul_ln1118_87 = mul i35 %sext_ln1118_125, i35 %zext_ln1116_55

]]></Node>
<StgValue><ssdm name="mul_ln1118_87"/></StgValue>
</operation>

<operation id="4155" st_id="282" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3325" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split19:447 %tmp_93 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_86, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>

<operation id="4156" st_id="282" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3326" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.split19:448 %shl_ln728_87 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_93, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_87"/></StgValue>
</operation>

<operation id="4157" st_id="282" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3327" bw="37" op_0_bw="35">
<![CDATA[
.split19:449 %sext_ln703_104 = sext i35 %mul_ln1118_87

]]></Node>
<StgValue><ssdm name="sext_ln703_104"/></StgValue>
</operation>

<operation id="4158" st_id="282" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3328" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split19:450 %add_ln1192_87 = add i37 %shl_ln728_87, i37 %sext_ln703_104

]]></Node>
<StgValue><ssdm name="add_ln1192_87"/></StgValue>
</operation>

<operation id="4159" st_id="282" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3332" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.split19:454 %mul_ln1118_88 = mul i35 %sext_ln1118_126, i35 %zext_ln1116_56

]]></Node>
<StgValue><ssdm name="mul_ln1118_88"/></StgValue>
</operation>

<operation id="4160" st_id="282" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3338" bw="16" op_0_bw="5">
<![CDATA[
.split19:460 %layer_10_weights_V_57_load = load i5 %layer_10_weights_V_57_addr

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_57_load"/></StgValue>
</operation>

<operation id="4161" st_id="282" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3339" bw="36" op_0_bw="16">
<![CDATA[
.split19:461 %sext_ln1118_127 = sext i16 %layer_10_weights_V_57_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_127"/></StgValue>
</operation>

<operation id="4162" st_id="282" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3340" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split19:462 %mul_ln1118_89 = mul i36 %sext_ln1118_127, i36 %zext_ln1116_57

]]></Node>
<StgValue><ssdm name="mul_ln1118_89"/></StgValue>
</operation>

<operation id="4163" st_id="282" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3345" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split19:467 %layer_10_weights_V_58_addr = getelementptr i16 %layer_10_weights_V_58, i64 0, i64 %i_11_cast

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_58_addr"/></StgValue>
</operation>

<operation id="4164" st_id="282" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3346" bw="16" op_0_bw="5">
<![CDATA[
.split19:468 %layer_10_weights_V_58_load = load i5 %layer_10_weights_V_58_addr

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_58_load"/></StgValue>
</operation>
</state>

<state id="283" st_id="283">

<operation id="4165" st_id="283" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3328" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split19:450 %add_ln1192_87 = add i37 %shl_ln728_87, i37 %sext_ln703_104

]]></Node>
<StgValue><ssdm name="add_ln1192_87"/></StgValue>
</operation>

<operation id="4166" st_id="283" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3332" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.split19:454 %mul_ln1118_88 = mul i35 %sext_ln1118_126, i35 %zext_ln1116_56

]]></Node>
<StgValue><ssdm name="mul_ln1118_88"/></StgValue>
</operation>

<operation id="4167" st_id="283" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3333" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split19:455 %tmp_94 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_87, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>

<operation id="4168" st_id="283" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3334" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.split19:456 %shl_ln728_88 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_94, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_88"/></StgValue>
</operation>

<operation id="4169" st_id="283" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3335" bw="37" op_0_bw="35">
<![CDATA[
.split19:457 %sext_ln703_105 = sext i35 %mul_ln1118_88

]]></Node>
<StgValue><ssdm name="sext_ln703_105"/></StgValue>
</operation>

<operation id="4170" st_id="283" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3336" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split19:458 %add_ln1192_88 = add i37 %shl_ln728_88, i37 %sext_ln703_105

]]></Node>
<StgValue><ssdm name="add_ln1192_88"/></StgValue>
</operation>

<operation id="4171" st_id="283" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3340" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split19:462 %mul_ln1118_89 = mul i36 %sext_ln1118_127, i36 %zext_ln1116_57

]]></Node>
<StgValue><ssdm name="mul_ln1118_89"/></StgValue>
</operation>

<operation id="4172" st_id="283" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3346" bw="16" op_0_bw="5">
<![CDATA[
.split19:468 %layer_10_weights_V_58_load = load i5 %layer_10_weights_V_58_addr

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_58_load"/></StgValue>
</operation>

<operation id="4173" st_id="283" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3347" bw="36" op_0_bw="16">
<![CDATA[
.split19:469 %sext_ln1118_128 = sext i16 %layer_10_weights_V_58_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_128"/></StgValue>
</operation>

<operation id="4174" st_id="283" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3348" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split19:470 %mul_ln1118_90 = mul i36 %sext_ln1118_128, i36 %zext_ln1116_58

]]></Node>
<StgValue><ssdm name="mul_ln1118_90"/></StgValue>
</operation>

<operation id="4175" st_id="283" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3353" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split19:475 %layer_10_weights_V_59_addr = getelementptr i16 %layer_10_weights_V_59, i64 0, i64 %i_11_cast

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_59_addr"/></StgValue>
</operation>

<operation id="4176" st_id="283" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3354" bw="16" op_0_bw="5">
<![CDATA[
.split19:476 %layer_10_weights_V_59_load = load i5 %layer_10_weights_V_59_addr

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_59_load"/></StgValue>
</operation>
</state>

<state id="284" st_id="284">

<operation id="4177" st_id="284" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3336" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split19:458 %add_ln1192_88 = add i37 %shl_ln728_88, i37 %sext_ln703_105

]]></Node>
<StgValue><ssdm name="add_ln1192_88"/></StgValue>
</operation>

<operation id="4178" st_id="284" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3340" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split19:462 %mul_ln1118_89 = mul i36 %sext_ln1118_127, i36 %zext_ln1116_57

]]></Node>
<StgValue><ssdm name="mul_ln1118_89"/></StgValue>
</operation>

<operation id="4179" st_id="284" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3341" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split19:463 %tmp_95 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_88, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>

<operation id="4180" st_id="284" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3342" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.split19:464 %shl_ln728_89 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_95, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_89"/></StgValue>
</operation>

<operation id="4181" st_id="284" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3343" bw="37" op_0_bw="36">
<![CDATA[
.split19:465 %sext_ln703_106 = sext i36 %mul_ln1118_89

]]></Node>
<StgValue><ssdm name="sext_ln703_106"/></StgValue>
</operation>

<operation id="4182" st_id="284" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3344" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split19:466 %add_ln1192_89 = add i37 %shl_ln728_89, i37 %sext_ln703_106

]]></Node>
<StgValue><ssdm name="add_ln1192_89"/></StgValue>
</operation>

<operation id="4183" st_id="284" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3348" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split19:470 %mul_ln1118_90 = mul i36 %sext_ln1118_128, i36 %zext_ln1116_58

]]></Node>
<StgValue><ssdm name="mul_ln1118_90"/></StgValue>
</operation>

<operation id="4184" st_id="284" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3354" bw="16" op_0_bw="5">
<![CDATA[
.split19:476 %layer_10_weights_V_59_load = load i5 %layer_10_weights_V_59_addr

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_59_load"/></StgValue>
</operation>

<operation id="4185" st_id="284" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3355" bw="36" op_0_bw="16">
<![CDATA[
.split19:477 %sext_ln1118_129 = sext i16 %layer_10_weights_V_59_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_129"/></StgValue>
</operation>

<operation id="4186" st_id="284" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3356" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split19:478 %mul_ln1118_91 = mul i36 %sext_ln1118_129, i36 %zext_ln1116_59

]]></Node>
<StgValue><ssdm name="mul_ln1118_91"/></StgValue>
</operation>

<operation id="4187" st_id="284" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3361" bw="5" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split19:483 %layer_10_weights_V_60_addr = getelementptr i15 %layer_10_weights_V_60, i64 0, i64 %i_11_cast

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_60_addr"/></StgValue>
</operation>

<operation id="4188" st_id="284" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3362" bw="15" op_0_bw="5">
<![CDATA[
.split19:484 %layer_10_weights_V_60_load = load i5 %layer_10_weights_V_60_addr

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_60_load"/></StgValue>
</operation>
</state>

<state id="285" st_id="285">

<operation id="4189" st_id="285" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3344" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split19:466 %add_ln1192_89 = add i37 %shl_ln728_89, i37 %sext_ln703_106

]]></Node>
<StgValue><ssdm name="add_ln1192_89"/></StgValue>
</operation>

<operation id="4190" st_id="285" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3348" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split19:470 %mul_ln1118_90 = mul i36 %sext_ln1118_128, i36 %zext_ln1116_58

]]></Node>
<StgValue><ssdm name="mul_ln1118_90"/></StgValue>
</operation>

<operation id="4191" st_id="285" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3349" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split19:471 %tmp_96 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_89, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>

<operation id="4192" st_id="285" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3350" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.split19:472 %shl_ln728_90 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_96, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_90"/></StgValue>
</operation>

<operation id="4193" st_id="285" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3351" bw="37" op_0_bw="36">
<![CDATA[
.split19:473 %sext_ln703_107 = sext i36 %mul_ln1118_90

]]></Node>
<StgValue><ssdm name="sext_ln703_107"/></StgValue>
</operation>

<operation id="4194" st_id="285" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3352" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split19:474 %add_ln1192_90 = add i37 %shl_ln728_90, i37 %sext_ln703_107

]]></Node>
<StgValue><ssdm name="add_ln1192_90"/></StgValue>
</operation>

<operation id="4195" st_id="285" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3356" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split19:478 %mul_ln1118_91 = mul i36 %sext_ln1118_129, i36 %zext_ln1116_59

]]></Node>
<StgValue><ssdm name="mul_ln1118_91"/></StgValue>
</operation>

<operation id="4196" st_id="285" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3362" bw="15" op_0_bw="5">
<![CDATA[
.split19:484 %layer_10_weights_V_60_load = load i5 %layer_10_weights_V_60_addr

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_60_load"/></StgValue>
</operation>

<operation id="4197" st_id="285" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3363" bw="35" op_0_bw="15">
<![CDATA[
.split19:485 %sext_ln1118_130 = sext i15 %layer_10_weights_V_60_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_130"/></StgValue>
</operation>

<operation id="4198" st_id="285" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3364" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.split19:486 %mul_ln1118_92 = mul i35 %sext_ln1118_130, i35 %zext_ln1116_60

]]></Node>
<StgValue><ssdm name="mul_ln1118_92"/></StgValue>
</operation>

<operation id="4199" st_id="285" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3369" bw="5" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split19:491 %layer_10_weights_V_61_addr = getelementptr i15 %layer_10_weights_V_61, i64 0, i64 %i_11_cast

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_61_addr"/></StgValue>
</operation>

<operation id="4200" st_id="285" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3370" bw="15" op_0_bw="5">
<![CDATA[
.split19:492 %layer_10_weights_V_61_load = load i5 %layer_10_weights_V_61_addr

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_61_load"/></StgValue>
</operation>
</state>

<state id="286" st_id="286">

<operation id="4201" st_id="286" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3352" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split19:474 %add_ln1192_90 = add i37 %shl_ln728_90, i37 %sext_ln703_107

]]></Node>
<StgValue><ssdm name="add_ln1192_90"/></StgValue>
</operation>

<operation id="4202" st_id="286" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3356" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split19:478 %mul_ln1118_91 = mul i36 %sext_ln1118_129, i36 %zext_ln1116_59

]]></Node>
<StgValue><ssdm name="mul_ln1118_91"/></StgValue>
</operation>

<operation id="4203" st_id="286" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3357" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split19:479 %tmp_97 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_90, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="tmp_97"/></StgValue>
</operation>

<operation id="4204" st_id="286" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3358" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.split19:480 %shl_ln728_91 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_97, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_91"/></StgValue>
</operation>

<operation id="4205" st_id="286" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3359" bw="37" op_0_bw="36">
<![CDATA[
.split19:481 %sext_ln703_108 = sext i36 %mul_ln1118_91

]]></Node>
<StgValue><ssdm name="sext_ln703_108"/></StgValue>
</operation>

<operation id="4206" st_id="286" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3360" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split19:482 %add_ln1192_91 = add i37 %shl_ln728_91, i37 %sext_ln703_108

]]></Node>
<StgValue><ssdm name="add_ln1192_91"/></StgValue>
</operation>

<operation id="4207" st_id="286" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3364" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.split19:486 %mul_ln1118_92 = mul i35 %sext_ln1118_130, i35 %zext_ln1116_60

]]></Node>
<StgValue><ssdm name="mul_ln1118_92"/></StgValue>
</operation>

<operation id="4208" st_id="286" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3370" bw="15" op_0_bw="5">
<![CDATA[
.split19:492 %layer_10_weights_V_61_load = load i5 %layer_10_weights_V_61_addr

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_61_load"/></StgValue>
</operation>

<operation id="4209" st_id="286" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3371" bw="35" op_0_bw="15">
<![CDATA[
.split19:493 %sext_ln1118_131 = sext i15 %layer_10_weights_V_61_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_131"/></StgValue>
</operation>

<operation id="4210" st_id="286" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3372" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.split19:494 %mul_ln1118_93 = mul i35 %sext_ln1118_131, i35 %zext_ln1116_61

]]></Node>
<StgValue><ssdm name="mul_ln1118_93"/></StgValue>
</operation>

<operation id="4211" st_id="286" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3377" bw="5" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split19:499 %layer_10_weights_V_62_addr = getelementptr i15 %layer_10_weights_V_62, i64 0, i64 %i_11_cast

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_62_addr"/></StgValue>
</operation>

<operation id="4212" st_id="286" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3378" bw="15" op_0_bw="5">
<![CDATA[
.split19:500 %layer_10_weights_V_62_load = load i5 %layer_10_weights_V_62_addr

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_62_load"/></StgValue>
</operation>
</state>

<state id="287" st_id="287">

<operation id="4213" st_id="287" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3360" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split19:482 %add_ln1192_91 = add i37 %shl_ln728_91, i37 %sext_ln703_108

]]></Node>
<StgValue><ssdm name="add_ln1192_91"/></StgValue>
</operation>

<operation id="4214" st_id="287" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3364" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.split19:486 %mul_ln1118_92 = mul i35 %sext_ln1118_130, i35 %zext_ln1116_60

]]></Node>
<StgValue><ssdm name="mul_ln1118_92"/></StgValue>
</operation>

<operation id="4215" st_id="287" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3365" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split19:487 %tmp_98 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_91, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="tmp_98"/></StgValue>
</operation>

<operation id="4216" st_id="287" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3366" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.split19:488 %shl_ln728_92 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_98, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_92"/></StgValue>
</operation>

<operation id="4217" st_id="287" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3367" bw="37" op_0_bw="35">
<![CDATA[
.split19:489 %sext_ln703_109 = sext i35 %mul_ln1118_92

]]></Node>
<StgValue><ssdm name="sext_ln703_109"/></StgValue>
</operation>

<operation id="4218" st_id="287" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3368" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split19:490 %add_ln1192_92 = add i37 %shl_ln728_92, i37 %sext_ln703_109

]]></Node>
<StgValue><ssdm name="add_ln1192_92"/></StgValue>
</operation>

<operation id="4219" st_id="287" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3372" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.split19:494 %mul_ln1118_93 = mul i35 %sext_ln1118_131, i35 %zext_ln1116_61

]]></Node>
<StgValue><ssdm name="mul_ln1118_93"/></StgValue>
</operation>

<operation id="4220" st_id="287" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3378" bw="15" op_0_bw="5">
<![CDATA[
.split19:500 %layer_10_weights_V_62_load = load i5 %layer_10_weights_V_62_addr

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_62_load"/></StgValue>
</operation>

<operation id="4221" st_id="287" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3379" bw="35" op_0_bw="15">
<![CDATA[
.split19:501 %sext_ln1118_132 = sext i15 %layer_10_weights_V_62_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_132"/></StgValue>
</operation>

<operation id="4222" st_id="287" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3380" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.split19:502 %mul_ln1118_94 = mul i35 %sext_ln1118_132, i35 %zext_ln1116_62

]]></Node>
<StgValue><ssdm name="mul_ln1118_94"/></StgValue>
</operation>

<operation id="4223" st_id="287" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3385" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split19:507 %layer_10_weights_V_63_addr = getelementptr i16 %layer_10_weights_V_63, i64 0, i64 %i_11_cast

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_63_addr"/></StgValue>
</operation>

<operation id="4224" st_id="287" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3386" bw="16" op_0_bw="5">
<![CDATA[
.split19:508 %layer_10_weights_V_63_load = load i5 %layer_10_weights_V_63_addr

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_63_load"/></StgValue>
</operation>
</state>

<state id="288" st_id="288">

<operation id="4225" st_id="288" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3368" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split19:490 %add_ln1192_92 = add i37 %shl_ln728_92, i37 %sext_ln703_109

]]></Node>
<StgValue><ssdm name="add_ln1192_92"/></StgValue>
</operation>

<operation id="4226" st_id="288" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3372" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.split19:494 %mul_ln1118_93 = mul i35 %sext_ln1118_131, i35 %zext_ln1116_61

]]></Node>
<StgValue><ssdm name="mul_ln1118_93"/></StgValue>
</operation>

<operation id="4227" st_id="288" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3373" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split19:495 %tmp_99 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_92, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>

<operation id="4228" st_id="288" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3374" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.split19:496 %shl_ln728_93 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_99, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_93"/></StgValue>
</operation>

<operation id="4229" st_id="288" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3375" bw="37" op_0_bw="35">
<![CDATA[
.split19:497 %sext_ln703_110 = sext i35 %mul_ln1118_93

]]></Node>
<StgValue><ssdm name="sext_ln703_110"/></StgValue>
</operation>

<operation id="4230" st_id="288" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3376" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split19:498 %add_ln1192_93 = add i37 %shl_ln728_93, i37 %sext_ln703_110

]]></Node>
<StgValue><ssdm name="add_ln1192_93"/></StgValue>
</operation>

<operation id="4231" st_id="288" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3380" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.split19:502 %mul_ln1118_94 = mul i35 %sext_ln1118_132, i35 %zext_ln1116_62

]]></Node>
<StgValue><ssdm name="mul_ln1118_94"/></StgValue>
</operation>

<operation id="4232" st_id="288" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3386" bw="16" op_0_bw="5">
<![CDATA[
.split19:508 %layer_10_weights_V_63_load = load i5 %layer_10_weights_V_63_addr

]]></Node>
<StgValue><ssdm name="layer_10_weights_V_63_load"/></StgValue>
</operation>

<operation id="4233" st_id="288" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3387" bw="36" op_0_bw="16">
<![CDATA[
.split19:509 %sext_ln1118_133 = sext i16 %layer_10_weights_V_63_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_133"/></StgValue>
</operation>

<operation id="4234" st_id="288" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3388" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split19:510 %mul_ln1118_95 = mul i36 %sext_ln1118_133, i36 %sext_ln1116_63_cast

]]></Node>
<StgValue><ssdm name="mul_ln1118_95"/></StgValue>
</operation>
</state>

<state id="289" st_id="289">

<operation id="4235" st_id="289" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3376" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split19:498 %add_ln1192_93 = add i37 %shl_ln728_93, i37 %sext_ln703_110

]]></Node>
<StgValue><ssdm name="add_ln1192_93"/></StgValue>
</operation>

<operation id="4236" st_id="289" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3380" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.split19:502 %mul_ln1118_94 = mul i35 %sext_ln1118_132, i35 %zext_ln1116_62

]]></Node>
<StgValue><ssdm name="mul_ln1118_94"/></StgValue>
</operation>

<operation id="4237" st_id="289" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3381" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split19:503 %tmp_100 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_93, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="tmp_100"/></StgValue>
</operation>

<operation id="4238" st_id="289" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3382" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.split19:504 %shl_ln728_94 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_100, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_94"/></StgValue>
</operation>

<operation id="4239" st_id="289" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3383" bw="37" op_0_bw="35">
<![CDATA[
.split19:505 %sext_ln703_111 = sext i35 %mul_ln1118_94

]]></Node>
<StgValue><ssdm name="sext_ln703_111"/></StgValue>
</operation>

<operation id="4240" st_id="289" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3384" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split19:506 %add_ln1192_94 = add i37 %shl_ln728_94, i37 %sext_ln703_111

]]></Node>
<StgValue><ssdm name="add_ln1192_94"/></StgValue>
</operation>

<operation id="4241" st_id="289" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3388" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split19:510 %mul_ln1118_95 = mul i36 %sext_ln1118_133, i36 %sext_ln1116_63_cast

]]></Node>
<StgValue><ssdm name="mul_ln1118_95"/></StgValue>
</operation>
</state>

<state id="290" st_id="290">

<operation id="4242" st_id="290" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3384" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split19:506 %add_ln1192_94 = add i37 %shl_ln728_94, i37 %sext_ln703_111

]]></Node>
<StgValue><ssdm name="add_ln1192_94"/></StgValue>
</operation>

<operation id="4243" st_id="290" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3388" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split19:510 %mul_ln1118_95 = mul i36 %sext_ln1118_133, i36 %sext_ln1116_63_cast

]]></Node>
<StgValue><ssdm name="mul_ln1118_95"/></StgValue>
</operation>

<operation id="4244" st_id="290" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3389" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split19:511 %tmp_101 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_94, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="tmp_101"/></StgValue>
</operation>

<operation id="4245" st_id="290" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3390" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.split19:512 %shl_ln728_95 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_101, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_95"/></StgValue>
</operation>

<operation id="4246" st_id="290" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3391" bw="37" op_0_bw="36">
<![CDATA[
.split19:513 %sext_ln703_112 = sext i36 %mul_ln1118_95

]]></Node>
<StgValue><ssdm name="sext_ln703_112"/></StgValue>
</operation>

<operation id="4247" st_id="290" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3392" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split19:514 %add_ln1192_95 = add i37 %shl_ln728_95, i37 %sext_ln703_112

]]></Node>
<StgValue><ssdm name="add_ln1192_95"/></StgValue>
</operation>
</state>

<state id="291" st_id="291">

<operation id="4248" st_id="291" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2879" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split19:1 %specloopname_ln140 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8

]]></Node>
<StgValue><ssdm name="specloopname_ln140"/></StgValue>
</operation>

<operation id="4249" st_id="291" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2882" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split19:4 %layer_10_out_V_addr = getelementptr i20 %layer_10_out_V, i64 0, i64 %i_11_cast

]]></Node>
<StgValue><ssdm name="layer_10_out_V_addr"/></StgValue>
</operation>

<operation id="4250" st_id="291" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3392" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split19:514 %add_ln1192_95 = add i37 %shl_ln728_95, i37 %sext_ln703_112

]]></Node>
<StgValue><ssdm name="add_ln1192_95"/></StgValue>
</operation>

<operation id="4251" st_id="291" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3393" bw="20" op_0_bw="20" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split19:515 %trunc_ln8 = partselect i20 @_ssdm_op_PartSelect.i20.i37.i32.i32, i37 %add_ln1192_95, i32 16, i32 35

]]></Node>
<StgValue><ssdm name="trunc_ln8"/></StgValue>
</operation>

<operation id="4252" st_id="291" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3394" bw="1" op_0_bw="1" op_1_bw="37" op_2_bw="32">
<![CDATA[
.split19:516 %tmp_102 = bitselect i1 @_ssdm_op_BitSelect.i1.i37.i32, i37 %add_ln1192_95, i32 36

]]></Node>
<StgValue><ssdm name="tmp_102"/></StgValue>
</operation>

<operation id="4253" st_id="291" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3395" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
.split19:517 %select_ln8_1 = select i1 %tmp_102, i20 0, i20 %trunc_ln8

]]></Node>
<StgValue><ssdm name="select_ln8_1"/></StgValue>
</operation>

<operation id="4254" st_id="291" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3396" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split19:518 %store_ln727 = store i20 %select_ln8_1, i5 %layer_10_out_V_addr

]]></Node>
<StgValue><ssdm name="store_ln727"/></StgValue>
</operation>

<operation id="4255" st_id="291" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3397" bw="0" op_0_bw="0">
<![CDATA[
.split19:519 %br_ln0 = br void %_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="292" st_id="292">

<operation id="4256" st_id="292" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3399" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt64ELt64ELt32ELt32ELt32EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:0 %layer_10_out_V_load = load i20 0

]]></Node>
<StgValue><ssdm name="layer_10_out_V_load"/></StgValue>
</operation>

<operation id="4257" st_id="292" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3401" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt64ELt64ELt32ELt32ELt32EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:2 %layer_10_out_V_load_1 = load i20 1

]]></Node>
<StgValue><ssdm name="layer_10_out_V_load_1"/></StgValue>
</operation>
</state>

<state id="293" st_id="293">

<operation id="4258" st_id="293" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3399" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt64ELt64ELt32ELt32ELt32EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:0 %layer_10_out_V_load = load i20 0

]]></Node>
<StgValue><ssdm name="layer_10_out_V_load"/></StgValue>
</operation>

<operation id="4259" st_id="293" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3401" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt64ELt64ELt32ELt32ELt32EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:2 %layer_10_out_V_load_1 = load i20 1

]]></Node>
<StgValue><ssdm name="layer_10_out_V_load_1"/></StgValue>
</operation>

<operation id="4260" st_id="293" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3403" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt64ELt64ELt32ELt32ELt32EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:4 %layer_10_out_V_load_2 = load i20 2

]]></Node>
<StgValue><ssdm name="layer_10_out_V_load_2"/></StgValue>
</operation>

<operation id="4261" st_id="293" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3405" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt64ELt64ELt32ELt32ELt32EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:6 %layer_10_out_V_load_3 = load i20 3

]]></Node>
<StgValue><ssdm name="layer_10_out_V_load_3"/></StgValue>
</operation>
</state>

<state id="294" st_id="294">

<operation id="4262" st_id="294" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3403" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt64ELt64ELt32ELt32ELt32EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:4 %layer_10_out_V_load_2 = load i20 2

]]></Node>
<StgValue><ssdm name="layer_10_out_V_load_2"/></StgValue>
</operation>

<operation id="4263" st_id="294" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3405" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt64ELt64ELt32ELt32ELt32EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:6 %layer_10_out_V_load_3 = load i20 3

]]></Node>
<StgValue><ssdm name="layer_10_out_V_load_3"/></StgValue>
</operation>

<operation id="4264" st_id="294" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3407" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt64ELt64ELt32ELt32ELt32EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:8 %layer_10_out_V_load_4 = load i20 4

]]></Node>
<StgValue><ssdm name="layer_10_out_V_load_4"/></StgValue>
</operation>

<operation id="4265" st_id="294" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3409" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt64ELt64ELt32ELt32ELt32EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:10 %layer_10_out_V_load_5 = load i20 5

]]></Node>
<StgValue><ssdm name="layer_10_out_V_load_5"/></StgValue>
</operation>
</state>

<state id="295" st_id="295">

<operation id="4266" st_id="295" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3407" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt64ELt64ELt32ELt32ELt32EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:8 %layer_10_out_V_load_4 = load i20 4

]]></Node>
<StgValue><ssdm name="layer_10_out_V_load_4"/></StgValue>
</operation>

<operation id="4267" st_id="295" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3409" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt64ELt64ELt32ELt32ELt32EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:10 %layer_10_out_V_load_5 = load i20 5

]]></Node>
<StgValue><ssdm name="layer_10_out_V_load_5"/></StgValue>
</operation>

<operation id="4268" st_id="295" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3411" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt64ELt64ELt32ELt32ELt32EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:12 %layer_10_out_V_load_6 = load i20 6

]]></Node>
<StgValue><ssdm name="layer_10_out_V_load_6"/></StgValue>
</operation>

<operation id="4269" st_id="295" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3413" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt64ELt64ELt32ELt32ELt32EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:14 %layer_10_out_V_load_7 = load i20 7

]]></Node>
<StgValue><ssdm name="layer_10_out_V_load_7"/></StgValue>
</operation>
</state>

<state id="296" st_id="296">

<operation id="4270" st_id="296" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3411" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt64ELt64ELt32ELt32ELt32EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:12 %layer_10_out_V_load_6 = load i20 6

]]></Node>
<StgValue><ssdm name="layer_10_out_V_load_6"/></StgValue>
</operation>

<operation id="4271" st_id="296" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3413" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt64ELt64ELt32ELt32ELt32EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:14 %layer_10_out_V_load_7 = load i20 7

]]></Node>
<StgValue><ssdm name="layer_10_out_V_load_7"/></StgValue>
</operation>

<operation id="4272" st_id="296" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3415" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt64ELt64ELt32ELt32ELt32EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:16 %layer_10_out_V_load_8 = load i20 8

]]></Node>
<StgValue><ssdm name="layer_10_out_V_load_8"/></StgValue>
</operation>

<operation id="4273" st_id="296" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3417" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt64ELt64ELt32ELt32ELt32EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:18 %layer_10_out_V_load_9 = load i20 9

]]></Node>
<StgValue><ssdm name="layer_10_out_V_load_9"/></StgValue>
</operation>
</state>

<state id="297" st_id="297">

<operation id="4274" st_id="297" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3415" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt64ELt64ELt32ELt32ELt32EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:16 %layer_10_out_V_load_8 = load i20 8

]]></Node>
<StgValue><ssdm name="layer_10_out_V_load_8"/></StgValue>
</operation>

<operation id="4275" st_id="297" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3417" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt64ELt64ELt32ELt32ELt32EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:18 %layer_10_out_V_load_9 = load i20 9

]]></Node>
<StgValue><ssdm name="layer_10_out_V_load_9"/></StgValue>
</operation>

<operation id="4276" st_id="297" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3419" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt64ELt64ELt32ELt32ELt32EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:20 %layer_10_out_V_load_10 = load i20 10

]]></Node>
<StgValue><ssdm name="layer_10_out_V_load_10"/></StgValue>
</operation>

<operation id="4277" st_id="297" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3421" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt64ELt64ELt32ELt32ELt32EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:22 %layer_10_out_V_load_11 = load i20 11

]]></Node>
<StgValue><ssdm name="layer_10_out_V_load_11"/></StgValue>
</operation>
</state>

<state id="298" st_id="298">

<operation id="4278" st_id="298" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3419" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt64ELt64ELt32ELt32ELt32EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:20 %layer_10_out_V_load_10 = load i20 10

]]></Node>
<StgValue><ssdm name="layer_10_out_V_load_10"/></StgValue>
</operation>

<operation id="4279" st_id="298" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3421" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt64ELt64ELt32ELt32ELt32EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:22 %layer_10_out_V_load_11 = load i20 11

]]></Node>
<StgValue><ssdm name="layer_10_out_V_load_11"/></StgValue>
</operation>

<operation id="4280" st_id="298" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3423" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt64ELt64ELt32ELt32ELt32EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:24 %layer_10_out_V_load_12 = load i20 12

]]></Node>
<StgValue><ssdm name="layer_10_out_V_load_12"/></StgValue>
</operation>

<operation id="4281" st_id="298" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3425" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt64ELt64ELt32ELt32ELt32EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:26 %layer_10_out_V_load_13 = load i20 13

]]></Node>
<StgValue><ssdm name="layer_10_out_V_load_13"/></StgValue>
</operation>
</state>

<state id="299" st_id="299">

<operation id="4282" st_id="299" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3423" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt64ELt64ELt32ELt32ELt32EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:24 %layer_10_out_V_load_12 = load i20 12

]]></Node>
<StgValue><ssdm name="layer_10_out_V_load_12"/></StgValue>
</operation>

<operation id="4283" st_id="299" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3425" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt64ELt64ELt32ELt32ELt32EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:26 %layer_10_out_V_load_13 = load i20 13

]]></Node>
<StgValue><ssdm name="layer_10_out_V_load_13"/></StgValue>
</operation>

<operation id="4284" st_id="299" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3427" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt64ELt64ELt32ELt32ELt32EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:28 %layer_10_out_V_load_14 = load i20 14

]]></Node>
<StgValue><ssdm name="layer_10_out_V_load_14"/></StgValue>
</operation>

<operation id="4285" st_id="299" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3429" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt64ELt64ELt32ELt32ELt32EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:30 %layer_10_out_V_load_15 = load i20 15

]]></Node>
<StgValue><ssdm name="layer_10_out_V_load_15"/></StgValue>
</operation>
</state>

<state id="300" st_id="300">

<operation id="4286" st_id="300" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3427" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt64ELt64ELt32ELt32ELt32EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:28 %layer_10_out_V_load_14 = load i20 14

]]></Node>
<StgValue><ssdm name="layer_10_out_V_load_14"/></StgValue>
</operation>

<operation id="4287" st_id="300" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3429" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt64ELt64ELt32ELt32ELt32EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:30 %layer_10_out_V_load_15 = load i20 15

]]></Node>
<StgValue><ssdm name="layer_10_out_V_load_15"/></StgValue>
</operation>

<operation id="4288" st_id="300" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3431" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt64ELt64ELt32ELt32ELt32EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:32 %layer_10_out_V_load_16 = load i20 16

]]></Node>
<StgValue><ssdm name="layer_10_out_V_load_16"/></StgValue>
</operation>

<operation id="4289" st_id="300" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3433" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt64ELt64ELt32ELt32ELt32EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:34 %layer_10_out_V_load_17 = load i20 17

]]></Node>
<StgValue><ssdm name="layer_10_out_V_load_17"/></StgValue>
</operation>
</state>

<state id="301" st_id="301">

<operation id="4290" st_id="301" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3431" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt64ELt64ELt32ELt32ELt32EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:32 %layer_10_out_V_load_16 = load i20 16

]]></Node>
<StgValue><ssdm name="layer_10_out_V_load_16"/></StgValue>
</operation>

<operation id="4291" st_id="301" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3433" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt64ELt64ELt32ELt32ELt32EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:34 %layer_10_out_V_load_17 = load i20 17

]]></Node>
<StgValue><ssdm name="layer_10_out_V_load_17"/></StgValue>
</operation>

<operation id="4292" st_id="301" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3435" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt64ELt64ELt32ELt32ELt32EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:36 %layer_10_out_V_load_18 = load i20 18

]]></Node>
<StgValue><ssdm name="layer_10_out_V_load_18"/></StgValue>
</operation>

<operation id="4293" st_id="301" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3437" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt64ELt64ELt32ELt32ELt32EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:38 %layer_10_out_V_load_19 = load i20 19

]]></Node>
<StgValue><ssdm name="layer_10_out_V_load_19"/></StgValue>
</operation>
</state>

<state id="302" st_id="302">

<operation id="4294" st_id="302" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3435" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt64ELt64ELt32ELt32ELt32EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:36 %layer_10_out_V_load_18 = load i20 18

]]></Node>
<StgValue><ssdm name="layer_10_out_V_load_18"/></StgValue>
</operation>

<operation id="4295" st_id="302" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3437" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt64ELt64ELt32ELt32ELt32EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:38 %layer_10_out_V_load_19 = load i20 19

]]></Node>
<StgValue><ssdm name="layer_10_out_V_load_19"/></StgValue>
</operation>

<operation id="4296" st_id="302" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3439" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt64ELt64ELt32ELt32ELt32EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:40 %layer_10_out_V_load_20 = load i20 20

]]></Node>
<StgValue><ssdm name="layer_10_out_V_load_20"/></StgValue>
</operation>

<operation id="4297" st_id="302" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3441" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt64ELt64ELt32ELt32ELt32EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:42 %layer_10_out_V_load_21 = load i20 21

]]></Node>
<StgValue><ssdm name="layer_10_out_V_load_21"/></StgValue>
</operation>
</state>

<state id="303" st_id="303">

<operation id="4298" st_id="303" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3439" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt64ELt64ELt32ELt32ELt32EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:40 %layer_10_out_V_load_20 = load i20 20

]]></Node>
<StgValue><ssdm name="layer_10_out_V_load_20"/></StgValue>
</operation>

<operation id="4299" st_id="303" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3441" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt64ELt64ELt32ELt32ELt32EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:42 %layer_10_out_V_load_21 = load i20 21

]]></Node>
<StgValue><ssdm name="layer_10_out_V_load_21"/></StgValue>
</operation>

<operation id="4300" st_id="303" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3443" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt64ELt64ELt32ELt32ELt32EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:44 %layer_10_out_V_load_22 = load i20 22

]]></Node>
<StgValue><ssdm name="layer_10_out_V_load_22"/></StgValue>
</operation>

<operation id="4301" st_id="303" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3445" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt64ELt64ELt32ELt32ELt32EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:46 %layer_10_out_V_load_23 = load i20 23

]]></Node>
<StgValue><ssdm name="layer_10_out_V_load_23"/></StgValue>
</operation>
</state>

<state id="304" st_id="304">

<operation id="4302" st_id="304" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3443" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt64ELt64ELt32ELt32ELt32EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:44 %layer_10_out_V_load_22 = load i20 22

]]></Node>
<StgValue><ssdm name="layer_10_out_V_load_22"/></StgValue>
</operation>

<operation id="4303" st_id="304" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3445" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt64ELt64ELt32ELt32ELt32EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:46 %layer_10_out_V_load_23 = load i20 23

]]></Node>
<StgValue><ssdm name="layer_10_out_V_load_23"/></StgValue>
</operation>

<operation id="4304" st_id="304" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3447" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt64ELt64ELt32ELt32ELt32EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:48 %layer_10_out_V_load_24 = load i20 24

]]></Node>
<StgValue><ssdm name="layer_10_out_V_load_24"/></StgValue>
</operation>

<operation id="4305" st_id="304" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3449" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt64ELt64ELt32ELt32ELt32EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:50 %layer_10_out_V_load_25 = load i20 25

]]></Node>
<StgValue><ssdm name="layer_10_out_V_load_25"/></StgValue>
</operation>
</state>

<state id="305" st_id="305">

<operation id="4306" st_id="305" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3447" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt64ELt64ELt32ELt32ELt32EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:48 %layer_10_out_V_load_24 = load i20 24

]]></Node>
<StgValue><ssdm name="layer_10_out_V_load_24"/></StgValue>
</operation>

<operation id="4307" st_id="305" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3449" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt64ELt64ELt32ELt32ELt32EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:50 %layer_10_out_V_load_25 = load i20 25

]]></Node>
<StgValue><ssdm name="layer_10_out_V_load_25"/></StgValue>
</operation>

<operation id="4308" st_id="305" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3451" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt64ELt64ELt32ELt32ELt32EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:52 %layer_10_out_V_load_26 = load i20 26

]]></Node>
<StgValue><ssdm name="layer_10_out_V_load_26"/></StgValue>
</operation>

<operation id="4309" st_id="305" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3453" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt64ELt64ELt32ELt32ELt32EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:54 %layer_10_out_V_load_27 = load i20 27

]]></Node>
<StgValue><ssdm name="layer_10_out_V_load_27"/></StgValue>
</operation>
</state>

<state id="306" st_id="306">

<operation id="4310" st_id="306" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3451" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt64ELt64ELt32ELt32ELt32EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:52 %layer_10_out_V_load_26 = load i20 26

]]></Node>
<StgValue><ssdm name="layer_10_out_V_load_26"/></StgValue>
</operation>

<operation id="4311" st_id="306" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3453" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt64ELt64ELt32ELt32ELt32EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:54 %layer_10_out_V_load_27 = load i20 27

]]></Node>
<StgValue><ssdm name="layer_10_out_V_load_27"/></StgValue>
</operation>

<operation id="4312" st_id="306" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3455" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt64ELt64ELt32ELt32ELt32EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:56 %layer_10_out_V_load_28 = load i20 28

]]></Node>
<StgValue><ssdm name="layer_10_out_V_load_28"/></StgValue>
</operation>

<operation id="4313" st_id="306" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3457" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt64ELt64ELt32ELt32ELt32EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:58 %layer_10_out_V_load_29 = load i20 29

]]></Node>
<StgValue><ssdm name="layer_10_out_V_load_29"/></StgValue>
</operation>
</state>

<state id="307" st_id="307">

<operation id="4314" st_id="307" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3455" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt64ELt64ELt32ELt32ELt32EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:56 %layer_10_out_V_load_28 = load i20 28

]]></Node>
<StgValue><ssdm name="layer_10_out_V_load_28"/></StgValue>
</operation>

<operation id="4315" st_id="307" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3457" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt64ELt64ELt32ELt32ELt32EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:58 %layer_10_out_V_load_29 = load i20 29

]]></Node>
<StgValue><ssdm name="layer_10_out_V_load_29"/></StgValue>
</operation>

<operation id="4316" st_id="307" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3459" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt64ELt64ELt32ELt32ELt32EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:60 %layer_10_out_V_load_30 = load i20 30

]]></Node>
<StgValue><ssdm name="layer_10_out_V_load_30"/></StgValue>
</operation>

<operation id="4317" st_id="307" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3461" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt64ELt64ELt32ELt32ELt32EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:62 %layer_10_out_V_load_31 = load i20 31

]]></Node>
<StgValue><ssdm name="layer_10_out_V_load_31"/></StgValue>
</operation>
</state>

<state id="308" st_id="308">

<operation id="4318" st_id="308" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3400" bw="36" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt64ELt64ELt32ELt32ELt32EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:1 %zext_ln1116_63 = zext i20 %layer_10_out_V_load

]]></Node>
<StgValue><ssdm name="zext_ln1116_63"/></StgValue>
</operation>

<operation id="4319" st_id="308" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3402" bw="36" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt64ELt64ELt32ELt32ELt32EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:3 %zext_ln1116_64 = zext i20 %layer_10_out_V_load_1

]]></Node>
<StgValue><ssdm name="zext_ln1116_64"/></StgValue>
</operation>

<operation id="4320" st_id="308" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3404" bw="36" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt64ELt64ELt32ELt32ELt32EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:5 %zext_ln1116_65 = zext i20 %layer_10_out_V_load_2

]]></Node>
<StgValue><ssdm name="zext_ln1116_65"/></StgValue>
</operation>

<operation id="4321" st_id="308" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3406" bw="36" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt64ELt64ELt32ELt32ELt32EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:7 %zext_ln1116_66 = zext i20 %layer_10_out_V_load_3

]]></Node>
<StgValue><ssdm name="zext_ln1116_66"/></StgValue>
</operation>

<operation id="4322" st_id="308" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3408" bw="36" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt64ELt64ELt32ELt32ELt32EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:9 %zext_ln1116_67 = zext i20 %layer_10_out_V_load_4

]]></Node>
<StgValue><ssdm name="zext_ln1116_67"/></StgValue>
</operation>

<operation id="4323" st_id="308" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3410" bw="36" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt64ELt64ELt32ELt32ELt32EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:11 %zext_ln1116_68 = zext i20 %layer_10_out_V_load_5

]]></Node>
<StgValue><ssdm name="zext_ln1116_68"/></StgValue>
</operation>

<operation id="4324" st_id="308" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3412" bw="36" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt64ELt64ELt32ELt32ELt32EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:13 %zext_ln1116_69 = zext i20 %layer_10_out_V_load_6

]]></Node>
<StgValue><ssdm name="zext_ln1116_69"/></StgValue>
</operation>

<operation id="4325" st_id="308" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3414" bw="36" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt64ELt64ELt32ELt32ELt32EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:15 %zext_ln1116_70 = zext i20 %layer_10_out_V_load_7

]]></Node>
<StgValue><ssdm name="zext_ln1116_70"/></StgValue>
</operation>

<operation id="4326" st_id="308" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3416" bw="36" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt64ELt64ELt32ELt32ELt32EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:17 %zext_ln1116_71 = zext i20 %layer_10_out_V_load_8

]]></Node>
<StgValue><ssdm name="zext_ln1116_71"/></StgValue>
</operation>

<operation id="4327" st_id="308" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3418" bw="36" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt64ELt64ELt32ELt32ELt32EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:19 %zext_ln1116_72 = zext i20 %layer_10_out_V_load_9

]]></Node>
<StgValue><ssdm name="zext_ln1116_72"/></StgValue>
</operation>

<operation id="4328" st_id="308" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3420" bw="37" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt64ELt64ELt32ELt32ELt32EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:21 %zext_ln1116_73 = zext i20 %layer_10_out_V_load_10

]]></Node>
<StgValue><ssdm name="zext_ln1116_73"/></StgValue>
</operation>

<operation id="4329" st_id="308" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3422" bw="37" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt64ELt64ELt32ELt32ELt32EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:23 %zext_ln1116_74 = zext i20 %layer_10_out_V_load_11

]]></Node>
<StgValue><ssdm name="zext_ln1116_74"/></StgValue>
</operation>

<operation id="4330" st_id="308" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3424" bw="36" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt64ELt64ELt32ELt32ELt32EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:25 %zext_ln1116_75 = zext i20 %layer_10_out_V_load_12

]]></Node>
<StgValue><ssdm name="zext_ln1116_75"/></StgValue>
</operation>

<operation id="4331" st_id="308" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3426" bw="36" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt64ELt64ELt32ELt32ELt32EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:27 %zext_ln1116_76 = zext i20 %layer_10_out_V_load_13

]]></Node>
<StgValue><ssdm name="zext_ln1116_76"/></StgValue>
</operation>

<operation id="4332" st_id="308" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3428" bw="36" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt64ELt64ELt32ELt32ELt32EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:29 %zext_ln1116_77 = zext i20 %layer_10_out_V_load_14

]]></Node>
<StgValue><ssdm name="zext_ln1116_77"/></StgValue>
</operation>

<operation id="4333" st_id="308" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3430" bw="36" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt64ELt64ELt32ELt32ELt32EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:31 %zext_ln1116_78 = zext i20 %layer_10_out_V_load_15

]]></Node>
<StgValue><ssdm name="zext_ln1116_78"/></StgValue>
</operation>

<operation id="4334" st_id="308" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3432" bw="36" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt64ELt64ELt32ELt32ELt32EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:33 %zext_ln1116_79 = zext i20 %layer_10_out_V_load_16

]]></Node>
<StgValue><ssdm name="zext_ln1116_79"/></StgValue>
</operation>

<operation id="4335" st_id="308" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3434" bw="36" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt64ELt64ELt32ELt32ELt32EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:35 %zext_ln1116_80 = zext i20 %layer_10_out_V_load_17

]]></Node>
<StgValue><ssdm name="zext_ln1116_80"/></StgValue>
</operation>

<operation id="4336" st_id="308" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3436" bw="36" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt64ELt64ELt32ELt32ELt32EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:37 %zext_ln1116_81 = zext i20 %layer_10_out_V_load_18

]]></Node>
<StgValue><ssdm name="zext_ln1116_81"/></StgValue>
</operation>

<operation id="4337" st_id="308" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3438" bw="36" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt64ELt64ELt32ELt32ELt32EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:39 %zext_ln1116_82 = zext i20 %layer_10_out_V_load_19

]]></Node>
<StgValue><ssdm name="zext_ln1116_82"/></StgValue>
</operation>

<operation id="4338" st_id="308" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3440" bw="36" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt64ELt64ELt32ELt32ELt32EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:41 %zext_ln1116_83 = zext i20 %layer_10_out_V_load_20

]]></Node>
<StgValue><ssdm name="zext_ln1116_83"/></StgValue>
</operation>

<operation id="4339" st_id="308" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3442" bw="36" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt64ELt64ELt32ELt32ELt32EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:43 %zext_ln1116_84 = zext i20 %layer_10_out_V_load_21

]]></Node>
<StgValue><ssdm name="zext_ln1116_84"/></StgValue>
</operation>

<operation id="4340" st_id="308" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3444" bw="36" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt64ELt64ELt32ELt32ELt32EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:45 %zext_ln1116_85 = zext i20 %layer_10_out_V_load_22

]]></Node>
<StgValue><ssdm name="zext_ln1116_85"/></StgValue>
</operation>

<operation id="4341" st_id="308" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3446" bw="36" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt64ELt64ELt32ELt32ELt32EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:47 %zext_ln1116_86 = zext i20 %layer_10_out_V_load_23

]]></Node>
<StgValue><ssdm name="zext_ln1116_86"/></StgValue>
</operation>

<operation id="4342" st_id="308" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3448" bw="36" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt64ELt64ELt32ELt32ELt32EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:49 %zext_ln1116_87 = zext i20 %layer_10_out_V_load_24

]]></Node>
<StgValue><ssdm name="zext_ln1116_87"/></StgValue>
</operation>

<operation id="4343" st_id="308" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3450" bw="37" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt64ELt64ELt32ELt32ELt32EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:51 %zext_ln1116_88 = zext i20 %layer_10_out_V_load_25

]]></Node>
<StgValue><ssdm name="zext_ln1116_88"/></StgValue>
</operation>

<operation id="4344" st_id="308" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3452" bw="36" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt64ELt64ELt32ELt32ELt32EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:53 %zext_ln1116_89 = zext i20 %layer_10_out_V_load_26

]]></Node>
<StgValue><ssdm name="zext_ln1116_89"/></StgValue>
</operation>

<operation id="4345" st_id="308" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3454" bw="36" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt64ELt64ELt32ELt32ELt32EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:55 %zext_ln1116_90 = zext i20 %layer_10_out_V_load_27

]]></Node>
<StgValue><ssdm name="zext_ln1116_90"/></StgValue>
</operation>

<operation id="4346" st_id="308" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3456" bw="36" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt64ELt64ELt32ELt32ELt32EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:57 %zext_ln1116_91 = zext i20 %layer_10_out_V_load_28

]]></Node>
<StgValue><ssdm name="zext_ln1116_91"/></StgValue>
</operation>

<operation id="4347" st_id="308" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3458" bw="36" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt64ELt64ELt32ELt32ELt32EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:59 %zext_ln1116_92 = zext i20 %layer_10_out_V_load_29

]]></Node>
<StgValue><ssdm name="zext_ln1116_92"/></StgValue>
</operation>

<operation id="4348" st_id="308" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3459" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt64ELt64ELt32ELt32ELt32EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:60 %layer_10_out_V_load_30 = load i20 30

]]></Node>
<StgValue><ssdm name="layer_10_out_V_load_30"/></StgValue>
</operation>

<operation id="4349" st_id="308" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3460" bw="36" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt64ELt64ELt32ELt32ELt32EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:61 %zext_ln1116_93 = zext i20 %layer_10_out_V_load_30

]]></Node>
<StgValue><ssdm name="zext_ln1116_93"/></StgValue>
</operation>

<operation id="4350" st_id="308" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3461" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt64ELt64ELt32ELt32ELt32EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:62 %layer_10_out_V_load_31 = load i20 31

]]></Node>
<StgValue><ssdm name="layer_10_out_V_load_31"/></StgValue>
</operation>

<operation id="4351" st_id="308" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3462" bw="36" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt64ELt64ELt32ELt32ELt32EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:63 %sext_ln1116_95_cast = zext i20 %layer_10_out_V_load_31

]]></Node>
<StgValue><ssdm name="sext_ln1116_95_cast"/></StgValue>
</operation>

<operation id="4352" st_id="308" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3463" bw="0" op_0_bw="0">
<![CDATA[
_Z10dense_reluILt64ELt64ELt32ELt32ELt32EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:64 %br_ln0 = br void %_Z10dense_reluILt64ELt64ELt32ELt32ELt32EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="309" st_id="309">

<operation id="4353" st_id="309" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3465" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
_Z10dense_reluILt64ELt64ELt32ELt32ELt32EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit:0 %i_12 = phi i5 %add_ln140_2, void %.split16, i5 0, void %_Z10dense_reluILt64ELt64ELt32ELt32ELt32EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader

]]></Node>
<StgValue><ssdm name="i_12"/></StgValue>
</operation>

<operation id="4354" st_id="309" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3466" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_Z10dense_reluILt64ELt64ELt32ELt32ELt32EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit:1 %add_ln140_2 = add i5 %i_12, i5 1

]]></Node>
<StgValue><ssdm name="add_ln140_2"/></StgValue>
</operation>

<operation id="4355" st_id="309" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3467" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
_Z10dense_reluILt64ELt64ELt32ELt32ELt32EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="4356" st_id="309" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3468" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
_Z10dense_reluILt64ELt64ELt32ELt32ELt32EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit:3 %icmp_ln140_2 = icmp_eq  i5 %i_12, i5 16

]]></Node>
<StgValue><ssdm name="icmp_ln140_2"/></StgValue>
</operation>

<operation id="4357" st_id="309" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3469" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
_Z10dense_reluILt64ELt64ELt32ELt32ELt32EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit:4 %empty_88 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16

]]></Node>
<StgValue><ssdm name="empty_88"/></StgValue>
</operation>

<operation id="4358" st_id="309" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3470" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_Z10dense_reluILt64ELt64ELt32ELt32ELt32EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit:5 %br_ln140 = br i1 %icmp_ln140_2, void %.split16, void %_Z10dense_reluILt32ELt32ELt16ELt16ELt16EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader

]]></Node>
<StgValue><ssdm name="br_ln140"/></StgValue>
</operation>

<operation id="4359" st_id="309" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3472" bw="64" op_0_bw="5">
<![CDATA[
.split16:0 %i_12_cast = zext i5 %i_12

]]></Node>
<StgValue><ssdm name="i_12_cast"/></StgValue>
</operation>

<operation id="4360" st_id="309" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3477" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split16:5 %layer_11_weights_V_0_addr = getelementptr i16 %layer_11_weights_V_0, i64 0, i64 %i_12_cast

]]></Node>
<StgValue><ssdm name="layer_11_weights_V_0_addr"/></StgValue>
</operation>

<operation id="4361" st_id="309" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3478" bw="16" op_0_bw="4">
<![CDATA[
.split16:6 %layer_11_weights_V_0_load = load i4 %layer_11_weights_V_0_addr

]]></Node>
<StgValue><ssdm name="layer_11_weights_V_0_load"/></StgValue>
</operation>
</state>

<state id="310" st_id="310">

<operation id="4362" st_id="310" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3478" bw="16" op_0_bw="4">
<![CDATA[
.split16:6 %layer_11_weights_V_0_load = load i4 %layer_11_weights_V_0_addr

]]></Node>
<StgValue><ssdm name="layer_11_weights_V_0_load"/></StgValue>
</operation>

<operation id="4363" st_id="310" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3479" bw="36" op_0_bw="16">
<![CDATA[
.split16:7 %sext_ln1118_134 = sext i16 %layer_11_weights_V_0_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_134"/></StgValue>
</operation>

<operation id="4364" st_id="310" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3480" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split16:8 %mul_ln1118_96 = mul i36 %sext_ln1118_134, i36 %zext_ln1116_63

]]></Node>
<StgValue><ssdm name="mul_ln1118_96"/></StgValue>
</operation>

<operation id="4365" st_id="310" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3485" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split16:13 %layer_11_weights_V_1_addr = getelementptr i16 %layer_11_weights_V_1, i64 0, i64 %i_12_cast

]]></Node>
<StgValue><ssdm name="layer_11_weights_V_1_addr"/></StgValue>
</operation>

<operation id="4366" st_id="310" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3486" bw="16" op_0_bw="4">
<![CDATA[
.split16:14 %layer_11_weights_V_1_load = load i4 %layer_11_weights_V_1_addr

]]></Node>
<StgValue><ssdm name="layer_11_weights_V_1_load"/></StgValue>
</operation>
</state>

<state id="311" st_id="311">

<operation id="4367" st_id="311" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3474" bw="4" op_0_bw="13" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split16:2 %layer_11_bias_V_addr = getelementptr i13 %layer_11_bias_V, i64 0, i64 %i_12_cast

]]></Node>
<StgValue><ssdm name="layer_11_bias_V_addr"/></StgValue>
</operation>

<operation id="4368" st_id="311" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3475" bw="13" op_0_bw="4">
<![CDATA[
.split16:3 %layer_11_bias_V_load = load i4 %layer_11_bias_V_addr

]]></Node>
<StgValue><ssdm name="layer_11_bias_V_load"/></StgValue>
</operation>

<operation id="4369" st_id="311" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3480" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split16:8 %mul_ln1118_96 = mul i36 %sext_ln1118_134, i36 %zext_ln1116_63

]]></Node>
<StgValue><ssdm name="mul_ln1118_96"/></StgValue>
</operation>

<operation id="4370" st_id="311" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3486" bw="16" op_0_bw="4">
<![CDATA[
.split16:14 %layer_11_weights_V_1_load = load i4 %layer_11_weights_V_1_addr

]]></Node>
<StgValue><ssdm name="layer_11_weights_V_1_load"/></StgValue>
</operation>

<operation id="4371" st_id="311" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3487" bw="36" op_0_bw="16">
<![CDATA[
.split16:15 %sext_ln1118_135 = sext i16 %layer_11_weights_V_1_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_135"/></StgValue>
</operation>

<operation id="4372" st_id="311" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3488" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split16:16 %mul_ln1118_97 = mul i36 %sext_ln1118_135, i36 %zext_ln1116_64

]]></Node>
<StgValue><ssdm name="mul_ln1118_97"/></StgValue>
</operation>

<operation id="4373" st_id="311" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3493" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split16:21 %layer_11_weights_V_2_addr = getelementptr i16 %layer_11_weights_V_2, i64 0, i64 %i_12_cast

]]></Node>
<StgValue><ssdm name="layer_11_weights_V_2_addr"/></StgValue>
</operation>

<operation id="4374" st_id="311" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3494" bw="16" op_0_bw="4">
<![CDATA[
.split16:22 %layer_11_weights_V_2_load = load i4 %layer_11_weights_V_2_addr

]]></Node>
<StgValue><ssdm name="layer_11_weights_V_2_load"/></StgValue>
</operation>
</state>

<state id="312" st_id="312">

<operation id="4375" st_id="312" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3475" bw="13" op_0_bw="4">
<![CDATA[
.split16:3 %layer_11_bias_V_load = load i4 %layer_11_bias_V_addr

]]></Node>
<StgValue><ssdm name="layer_11_bias_V_load"/></StgValue>
</operation>

<operation id="4376" st_id="312" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3480" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split16:8 %mul_ln1118_96 = mul i36 %sext_ln1118_134, i36 %zext_ln1116_63

]]></Node>
<StgValue><ssdm name="mul_ln1118_96"/></StgValue>
</operation>

<operation id="4377" st_id="312" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3481" bw="29" op_0_bw="29" op_1_bw="13" op_2_bw="16">
<![CDATA[
.split16:9 %shl_ln728_96 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i13.i16, i13 %layer_11_bias_V_load, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_96"/></StgValue>
</operation>

<operation id="4378" st_id="312" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3482" bw="36" op_0_bw="29">
<![CDATA[
.split16:10 %sext_ln703_113 = sext i29 %shl_ln728_96

]]></Node>
<StgValue><ssdm name="sext_ln703_113"/></StgValue>
</operation>

<operation id="4379" st_id="312" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3483" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split16:11 %add_ln1192_96 = add i36 %sext_ln703_113, i36 %mul_ln1118_96

]]></Node>
<StgValue><ssdm name="add_ln1192_96"/></StgValue>
</operation>

<operation id="4380" st_id="312" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3488" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split16:16 %mul_ln1118_97 = mul i36 %sext_ln1118_135, i36 %zext_ln1116_64

]]></Node>
<StgValue><ssdm name="mul_ln1118_97"/></StgValue>
</operation>

<operation id="4381" st_id="312" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3494" bw="16" op_0_bw="4">
<![CDATA[
.split16:22 %layer_11_weights_V_2_load = load i4 %layer_11_weights_V_2_addr

]]></Node>
<StgValue><ssdm name="layer_11_weights_V_2_load"/></StgValue>
</operation>

<operation id="4382" st_id="312" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3495" bw="36" op_0_bw="16">
<![CDATA[
.split16:23 %sext_ln1118_136 = sext i16 %layer_11_weights_V_2_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_136"/></StgValue>
</operation>

<operation id="4383" st_id="312" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3496" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split16:24 %mul_ln1118_98 = mul i36 %sext_ln1118_136, i36 %zext_ln1116_65

]]></Node>
<StgValue><ssdm name="mul_ln1118_98"/></StgValue>
</operation>

<operation id="4384" st_id="312" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3501" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split16:29 %layer_11_weights_V_3_addr = getelementptr i16 %layer_11_weights_V_3, i64 0, i64 %i_12_cast

]]></Node>
<StgValue><ssdm name="layer_11_weights_V_3_addr"/></StgValue>
</operation>

<operation id="4385" st_id="312" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3502" bw="16" op_0_bw="4">
<![CDATA[
.split16:30 %layer_11_weights_V_3_load = load i4 %layer_11_weights_V_3_addr

]]></Node>
<StgValue><ssdm name="layer_11_weights_V_3_load"/></StgValue>
</operation>
</state>

<state id="313" st_id="313">

<operation id="4386" st_id="313" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3483" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split16:11 %add_ln1192_96 = add i36 %sext_ln703_113, i36 %mul_ln1118_96

]]></Node>
<StgValue><ssdm name="add_ln1192_96"/></StgValue>
</operation>

<operation id="4387" st_id="313" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3484" bw="20" op_0_bw="20" op_1_bw="36" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split16:12 %trunc_ln708_97 = partselect i20 @_ssdm_op_PartSelect.i20.i36.i32.i32, i36 %add_ln1192_96, i32 16, i32 35

]]></Node>
<StgValue><ssdm name="trunc_ln708_97"/></StgValue>
</operation>

<operation id="4388" st_id="313" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3488" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split16:16 %mul_ln1118_97 = mul i36 %sext_ln1118_135, i36 %zext_ln1116_64

]]></Node>
<StgValue><ssdm name="mul_ln1118_97"/></StgValue>
</operation>

<operation id="4389" st_id="313" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3489" bw="36" op_0_bw="36" op_1_bw="20" op_2_bw="16">
<![CDATA[
.split16:17 %tmp_105 = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i20.i16, i20 %trunc_ln708_97, i16 0

]]></Node>
<StgValue><ssdm name="tmp_105"/></StgValue>
</operation>

<operation id="4390" st_id="313" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3490" bw="37" op_0_bw="36">
<![CDATA[
.split16:18 %sext_ln728_1 = sext i36 %tmp_105

]]></Node>
<StgValue><ssdm name="sext_ln728_1"/></StgValue>
</operation>

<operation id="4391" st_id="313" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3491" bw="37" op_0_bw="36">
<![CDATA[
.split16:19 %sext_ln703_114 = sext i36 %mul_ln1118_97

]]></Node>
<StgValue><ssdm name="sext_ln703_114"/></StgValue>
</operation>

<operation id="4392" st_id="313" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3492" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split16:20 %add_ln1192_97 = add i37 %sext_ln728_1, i37 %sext_ln703_114

]]></Node>
<StgValue><ssdm name="add_ln1192_97"/></StgValue>
</operation>

<operation id="4393" st_id="313" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3496" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split16:24 %mul_ln1118_98 = mul i36 %sext_ln1118_136, i36 %zext_ln1116_65

]]></Node>
<StgValue><ssdm name="mul_ln1118_98"/></StgValue>
</operation>

<operation id="4394" st_id="313" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3502" bw="16" op_0_bw="4">
<![CDATA[
.split16:30 %layer_11_weights_V_3_load = load i4 %layer_11_weights_V_3_addr

]]></Node>
<StgValue><ssdm name="layer_11_weights_V_3_load"/></StgValue>
</operation>

<operation id="4395" st_id="313" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3503" bw="36" op_0_bw="16">
<![CDATA[
.split16:31 %sext_ln1118_137 = sext i16 %layer_11_weights_V_3_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_137"/></StgValue>
</operation>

<operation id="4396" st_id="313" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3504" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split16:32 %mul_ln1118_99 = mul i36 %sext_ln1118_137, i36 %zext_ln1116_66

]]></Node>
<StgValue><ssdm name="mul_ln1118_99"/></StgValue>
</operation>

<operation id="4397" st_id="313" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3509" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split16:37 %layer_11_weights_V_4_addr = getelementptr i16 %layer_11_weights_V_4, i64 0, i64 %i_12_cast

]]></Node>
<StgValue><ssdm name="layer_11_weights_V_4_addr"/></StgValue>
</operation>

<operation id="4398" st_id="313" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3510" bw="16" op_0_bw="4">
<![CDATA[
.split16:38 %layer_11_weights_V_4_load = load i4 %layer_11_weights_V_4_addr

]]></Node>
<StgValue><ssdm name="layer_11_weights_V_4_load"/></StgValue>
</operation>
</state>

<state id="314" st_id="314">

<operation id="4399" st_id="314" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3492" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split16:20 %add_ln1192_97 = add i37 %sext_ln728_1, i37 %sext_ln703_114

]]></Node>
<StgValue><ssdm name="add_ln1192_97"/></StgValue>
</operation>

<operation id="4400" st_id="314" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3496" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split16:24 %mul_ln1118_98 = mul i36 %sext_ln1118_136, i36 %zext_ln1116_65

]]></Node>
<StgValue><ssdm name="mul_ln1118_98"/></StgValue>
</operation>

<operation id="4401" st_id="314" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3497" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split16:25 %tmp_106 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_97, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="tmp_106"/></StgValue>
</operation>

<operation id="4402" st_id="314" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3498" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.split16:26 %shl_ln728_98 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_106, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_98"/></StgValue>
</operation>

<operation id="4403" st_id="314" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3499" bw="37" op_0_bw="36">
<![CDATA[
.split16:27 %sext_ln703_115 = sext i36 %mul_ln1118_98

]]></Node>
<StgValue><ssdm name="sext_ln703_115"/></StgValue>
</operation>

<operation id="4404" st_id="314" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3500" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split16:28 %add_ln1192_98 = add i37 %shl_ln728_98, i37 %sext_ln703_115

]]></Node>
<StgValue><ssdm name="add_ln1192_98"/></StgValue>
</operation>

<operation id="4405" st_id="314" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3504" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split16:32 %mul_ln1118_99 = mul i36 %sext_ln1118_137, i36 %zext_ln1116_66

]]></Node>
<StgValue><ssdm name="mul_ln1118_99"/></StgValue>
</operation>

<operation id="4406" st_id="314" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3510" bw="16" op_0_bw="4">
<![CDATA[
.split16:38 %layer_11_weights_V_4_load = load i4 %layer_11_weights_V_4_addr

]]></Node>
<StgValue><ssdm name="layer_11_weights_V_4_load"/></StgValue>
</operation>

<operation id="4407" st_id="314" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3511" bw="36" op_0_bw="16">
<![CDATA[
.split16:39 %sext_ln1118_138 = sext i16 %layer_11_weights_V_4_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_138"/></StgValue>
</operation>

<operation id="4408" st_id="314" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3512" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split16:40 %mul_ln1118_100 = mul i36 %sext_ln1118_138, i36 %zext_ln1116_67

]]></Node>
<StgValue><ssdm name="mul_ln1118_100"/></StgValue>
</operation>

<operation id="4409" st_id="314" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3517" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split16:45 %layer_11_weights_V_5_addr = getelementptr i16 %layer_11_weights_V_5, i64 0, i64 %i_12_cast

]]></Node>
<StgValue><ssdm name="layer_11_weights_V_5_addr"/></StgValue>
</operation>

<operation id="4410" st_id="314" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3518" bw="16" op_0_bw="4">
<![CDATA[
.split16:46 %layer_11_weights_V_5_load = load i4 %layer_11_weights_V_5_addr

]]></Node>
<StgValue><ssdm name="layer_11_weights_V_5_load"/></StgValue>
</operation>
</state>

<state id="315" st_id="315">

<operation id="4411" st_id="315" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3500" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split16:28 %add_ln1192_98 = add i37 %shl_ln728_98, i37 %sext_ln703_115

]]></Node>
<StgValue><ssdm name="add_ln1192_98"/></StgValue>
</operation>

<operation id="4412" st_id="315" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3504" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split16:32 %mul_ln1118_99 = mul i36 %sext_ln1118_137, i36 %zext_ln1116_66

]]></Node>
<StgValue><ssdm name="mul_ln1118_99"/></StgValue>
</operation>

<operation id="4413" st_id="315" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3505" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split16:33 %tmp_107 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_98, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="tmp_107"/></StgValue>
</operation>

<operation id="4414" st_id="315" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3506" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.split16:34 %shl_ln728_99 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_107, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_99"/></StgValue>
</operation>

<operation id="4415" st_id="315" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3507" bw="37" op_0_bw="36">
<![CDATA[
.split16:35 %sext_ln703_116 = sext i36 %mul_ln1118_99

]]></Node>
<StgValue><ssdm name="sext_ln703_116"/></StgValue>
</operation>

<operation id="4416" st_id="315" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3508" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split16:36 %add_ln1192_99 = add i37 %shl_ln728_99, i37 %sext_ln703_116

]]></Node>
<StgValue><ssdm name="add_ln1192_99"/></StgValue>
</operation>

<operation id="4417" st_id="315" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3512" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split16:40 %mul_ln1118_100 = mul i36 %sext_ln1118_138, i36 %zext_ln1116_67

]]></Node>
<StgValue><ssdm name="mul_ln1118_100"/></StgValue>
</operation>

<operation id="4418" st_id="315" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3518" bw="16" op_0_bw="4">
<![CDATA[
.split16:46 %layer_11_weights_V_5_load = load i4 %layer_11_weights_V_5_addr

]]></Node>
<StgValue><ssdm name="layer_11_weights_V_5_load"/></StgValue>
</operation>

<operation id="4419" st_id="315" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3519" bw="36" op_0_bw="16">
<![CDATA[
.split16:47 %sext_ln1118_139 = sext i16 %layer_11_weights_V_5_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_139"/></StgValue>
</operation>

<operation id="4420" st_id="315" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3520" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split16:48 %mul_ln1118_101 = mul i36 %sext_ln1118_139, i36 %zext_ln1116_68

]]></Node>
<StgValue><ssdm name="mul_ln1118_101"/></StgValue>
</operation>

<operation id="4421" st_id="315" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3525" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split16:53 %layer_11_weights_V_6_addr = getelementptr i16 %layer_11_weights_V_6, i64 0, i64 %i_12_cast

]]></Node>
<StgValue><ssdm name="layer_11_weights_V_6_addr"/></StgValue>
</operation>

<operation id="4422" st_id="315" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3526" bw="16" op_0_bw="4">
<![CDATA[
.split16:54 %layer_11_weights_V_6_load = load i4 %layer_11_weights_V_6_addr

]]></Node>
<StgValue><ssdm name="layer_11_weights_V_6_load"/></StgValue>
</operation>
</state>

<state id="316" st_id="316">

<operation id="4423" st_id="316" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3508" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split16:36 %add_ln1192_99 = add i37 %shl_ln728_99, i37 %sext_ln703_116

]]></Node>
<StgValue><ssdm name="add_ln1192_99"/></StgValue>
</operation>

<operation id="4424" st_id="316" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3512" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split16:40 %mul_ln1118_100 = mul i36 %sext_ln1118_138, i36 %zext_ln1116_67

]]></Node>
<StgValue><ssdm name="mul_ln1118_100"/></StgValue>
</operation>

<operation id="4425" st_id="316" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3513" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split16:41 %tmp_108 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_99, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="tmp_108"/></StgValue>
</operation>

<operation id="4426" st_id="316" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3514" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.split16:42 %shl_ln728_100 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_108, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_100"/></StgValue>
</operation>

<operation id="4427" st_id="316" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3515" bw="37" op_0_bw="36">
<![CDATA[
.split16:43 %sext_ln703_117 = sext i36 %mul_ln1118_100

]]></Node>
<StgValue><ssdm name="sext_ln703_117"/></StgValue>
</operation>

<operation id="4428" st_id="316" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3516" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split16:44 %add_ln1192_100 = add i37 %shl_ln728_100, i37 %sext_ln703_117

]]></Node>
<StgValue><ssdm name="add_ln1192_100"/></StgValue>
</operation>

<operation id="4429" st_id="316" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3520" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split16:48 %mul_ln1118_101 = mul i36 %sext_ln1118_139, i36 %zext_ln1116_68

]]></Node>
<StgValue><ssdm name="mul_ln1118_101"/></StgValue>
</operation>

<operation id="4430" st_id="316" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3526" bw="16" op_0_bw="4">
<![CDATA[
.split16:54 %layer_11_weights_V_6_load = load i4 %layer_11_weights_V_6_addr

]]></Node>
<StgValue><ssdm name="layer_11_weights_V_6_load"/></StgValue>
</operation>

<operation id="4431" st_id="316" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3527" bw="36" op_0_bw="16">
<![CDATA[
.split16:55 %sext_ln1118_140 = sext i16 %layer_11_weights_V_6_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_140"/></StgValue>
</operation>

<operation id="4432" st_id="316" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3528" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split16:56 %mul_ln1118_102 = mul i36 %sext_ln1118_140, i36 %zext_ln1116_69

]]></Node>
<StgValue><ssdm name="mul_ln1118_102"/></StgValue>
</operation>

<operation id="4433" st_id="316" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3533" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split16:61 %layer_11_weights_V_7_addr = getelementptr i16 %layer_11_weights_V_7, i64 0, i64 %i_12_cast

]]></Node>
<StgValue><ssdm name="layer_11_weights_V_7_addr"/></StgValue>
</operation>

<operation id="4434" st_id="316" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3534" bw="16" op_0_bw="4">
<![CDATA[
.split16:62 %layer_11_weights_V_7_load = load i4 %layer_11_weights_V_7_addr

]]></Node>
<StgValue><ssdm name="layer_11_weights_V_7_load"/></StgValue>
</operation>
</state>

<state id="317" st_id="317">

<operation id="4435" st_id="317" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3516" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split16:44 %add_ln1192_100 = add i37 %shl_ln728_100, i37 %sext_ln703_117

]]></Node>
<StgValue><ssdm name="add_ln1192_100"/></StgValue>
</operation>

<operation id="4436" st_id="317" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3520" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split16:48 %mul_ln1118_101 = mul i36 %sext_ln1118_139, i36 %zext_ln1116_68

]]></Node>
<StgValue><ssdm name="mul_ln1118_101"/></StgValue>
</operation>

<operation id="4437" st_id="317" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3521" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split16:49 %tmp_109 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_100, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="tmp_109"/></StgValue>
</operation>

<operation id="4438" st_id="317" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3522" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.split16:50 %shl_ln728_101 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_109, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_101"/></StgValue>
</operation>

<operation id="4439" st_id="317" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3523" bw="37" op_0_bw="36">
<![CDATA[
.split16:51 %sext_ln703_118 = sext i36 %mul_ln1118_101

]]></Node>
<StgValue><ssdm name="sext_ln703_118"/></StgValue>
</operation>

<operation id="4440" st_id="317" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3524" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split16:52 %add_ln1192_101 = add i37 %shl_ln728_101, i37 %sext_ln703_118

]]></Node>
<StgValue><ssdm name="add_ln1192_101"/></StgValue>
</operation>

<operation id="4441" st_id="317" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3528" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split16:56 %mul_ln1118_102 = mul i36 %sext_ln1118_140, i36 %zext_ln1116_69

]]></Node>
<StgValue><ssdm name="mul_ln1118_102"/></StgValue>
</operation>

<operation id="4442" st_id="317" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3534" bw="16" op_0_bw="4">
<![CDATA[
.split16:62 %layer_11_weights_V_7_load = load i4 %layer_11_weights_V_7_addr

]]></Node>
<StgValue><ssdm name="layer_11_weights_V_7_load"/></StgValue>
</operation>

<operation id="4443" st_id="317" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3535" bw="36" op_0_bw="16">
<![CDATA[
.split16:63 %sext_ln1118_141 = sext i16 %layer_11_weights_V_7_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_141"/></StgValue>
</operation>

<operation id="4444" st_id="317" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3536" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split16:64 %mul_ln1118_103 = mul i36 %sext_ln1118_141, i36 %zext_ln1116_70

]]></Node>
<StgValue><ssdm name="mul_ln1118_103"/></StgValue>
</operation>

<operation id="4445" st_id="317" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3541" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split16:69 %layer_11_weights_V_8_addr = getelementptr i16 %layer_11_weights_V_8, i64 0, i64 %i_12_cast

]]></Node>
<StgValue><ssdm name="layer_11_weights_V_8_addr"/></StgValue>
</operation>

<operation id="4446" st_id="317" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3542" bw="16" op_0_bw="4">
<![CDATA[
.split16:70 %layer_11_weights_V_8_load = load i4 %layer_11_weights_V_8_addr

]]></Node>
<StgValue><ssdm name="layer_11_weights_V_8_load"/></StgValue>
</operation>
</state>

<state id="318" st_id="318">

<operation id="4447" st_id="318" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3524" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split16:52 %add_ln1192_101 = add i37 %shl_ln728_101, i37 %sext_ln703_118

]]></Node>
<StgValue><ssdm name="add_ln1192_101"/></StgValue>
</operation>

<operation id="4448" st_id="318" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3528" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split16:56 %mul_ln1118_102 = mul i36 %sext_ln1118_140, i36 %zext_ln1116_69

]]></Node>
<StgValue><ssdm name="mul_ln1118_102"/></StgValue>
</operation>

<operation id="4449" st_id="318" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3529" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split16:57 %tmp_110 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_101, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="tmp_110"/></StgValue>
</operation>

<operation id="4450" st_id="318" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3530" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.split16:58 %shl_ln728_102 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_110, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_102"/></StgValue>
</operation>

<operation id="4451" st_id="318" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3531" bw="37" op_0_bw="36">
<![CDATA[
.split16:59 %sext_ln703_119 = sext i36 %mul_ln1118_102

]]></Node>
<StgValue><ssdm name="sext_ln703_119"/></StgValue>
</operation>

<operation id="4452" st_id="318" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3532" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split16:60 %add_ln1192_102 = add i37 %shl_ln728_102, i37 %sext_ln703_119

]]></Node>
<StgValue><ssdm name="add_ln1192_102"/></StgValue>
</operation>

<operation id="4453" st_id="318" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3536" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split16:64 %mul_ln1118_103 = mul i36 %sext_ln1118_141, i36 %zext_ln1116_70

]]></Node>
<StgValue><ssdm name="mul_ln1118_103"/></StgValue>
</operation>

<operation id="4454" st_id="318" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3542" bw="16" op_0_bw="4">
<![CDATA[
.split16:70 %layer_11_weights_V_8_load = load i4 %layer_11_weights_V_8_addr

]]></Node>
<StgValue><ssdm name="layer_11_weights_V_8_load"/></StgValue>
</operation>

<operation id="4455" st_id="318" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3543" bw="36" op_0_bw="16">
<![CDATA[
.split16:71 %sext_ln1118_142 = sext i16 %layer_11_weights_V_8_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_142"/></StgValue>
</operation>

<operation id="4456" st_id="318" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3544" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split16:72 %mul_ln1118_104 = mul i36 %sext_ln1118_142, i36 %zext_ln1116_71

]]></Node>
<StgValue><ssdm name="mul_ln1118_104"/></StgValue>
</operation>

<operation id="4457" st_id="318" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3549" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split16:77 %layer_11_weights_V_9_addr = getelementptr i16 %layer_11_weights_V_9, i64 0, i64 %i_12_cast

]]></Node>
<StgValue><ssdm name="layer_11_weights_V_9_addr"/></StgValue>
</operation>

<operation id="4458" st_id="318" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3550" bw="16" op_0_bw="4">
<![CDATA[
.split16:78 %layer_11_weights_V_9_load = load i4 %layer_11_weights_V_9_addr

]]></Node>
<StgValue><ssdm name="layer_11_weights_V_9_load"/></StgValue>
</operation>
</state>

<state id="319" st_id="319">

<operation id="4459" st_id="319" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3532" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split16:60 %add_ln1192_102 = add i37 %shl_ln728_102, i37 %sext_ln703_119

]]></Node>
<StgValue><ssdm name="add_ln1192_102"/></StgValue>
</operation>

<operation id="4460" st_id="319" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3536" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split16:64 %mul_ln1118_103 = mul i36 %sext_ln1118_141, i36 %zext_ln1116_70

]]></Node>
<StgValue><ssdm name="mul_ln1118_103"/></StgValue>
</operation>

<operation id="4461" st_id="319" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3537" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split16:65 %tmp_111 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_102, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="tmp_111"/></StgValue>
</operation>

<operation id="4462" st_id="319" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3538" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.split16:66 %shl_ln728_103 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_111, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_103"/></StgValue>
</operation>

<operation id="4463" st_id="319" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3539" bw="37" op_0_bw="36">
<![CDATA[
.split16:67 %sext_ln703_120 = sext i36 %mul_ln1118_103

]]></Node>
<StgValue><ssdm name="sext_ln703_120"/></StgValue>
</operation>

<operation id="4464" st_id="319" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3540" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split16:68 %add_ln1192_103 = add i37 %shl_ln728_103, i37 %sext_ln703_120

]]></Node>
<StgValue><ssdm name="add_ln1192_103"/></StgValue>
</operation>

<operation id="4465" st_id="319" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3544" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split16:72 %mul_ln1118_104 = mul i36 %sext_ln1118_142, i36 %zext_ln1116_71

]]></Node>
<StgValue><ssdm name="mul_ln1118_104"/></StgValue>
</operation>

<operation id="4466" st_id="319" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3550" bw="16" op_0_bw="4">
<![CDATA[
.split16:78 %layer_11_weights_V_9_load = load i4 %layer_11_weights_V_9_addr

]]></Node>
<StgValue><ssdm name="layer_11_weights_V_9_load"/></StgValue>
</operation>

<operation id="4467" st_id="319" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3551" bw="36" op_0_bw="16">
<![CDATA[
.split16:79 %sext_ln1118_143 = sext i16 %layer_11_weights_V_9_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_143"/></StgValue>
</operation>

<operation id="4468" st_id="319" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3552" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split16:80 %mul_ln1118_105 = mul i36 %sext_ln1118_143, i36 %zext_ln1116_72

]]></Node>
<StgValue><ssdm name="mul_ln1118_105"/></StgValue>
</operation>

<operation id="4469" st_id="319" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3557" bw="4" op_0_bw="17" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split16:85 %layer_11_weights_V_10_addr = getelementptr i17 %layer_11_weights_V_10, i64 0, i64 %i_12_cast

]]></Node>
<StgValue><ssdm name="layer_11_weights_V_10_addr"/></StgValue>
</operation>

<operation id="4470" st_id="319" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3558" bw="17" op_0_bw="4">
<![CDATA[
.split16:86 %layer_11_weights_V_10_load = load i4 %layer_11_weights_V_10_addr

]]></Node>
<StgValue><ssdm name="layer_11_weights_V_10_load"/></StgValue>
</operation>
</state>

<state id="320" st_id="320">

<operation id="4471" st_id="320" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3540" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split16:68 %add_ln1192_103 = add i37 %shl_ln728_103, i37 %sext_ln703_120

]]></Node>
<StgValue><ssdm name="add_ln1192_103"/></StgValue>
</operation>

<operation id="4472" st_id="320" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3544" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split16:72 %mul_ln1118_104 = mul i36 %sext_ln1118_142, i36 %zext_ln1116_71

]]></Node>
<StgValue><ssdm name="mul_ln1118_104"/></StgValue>
</operation>

<operation id="4473" st_id="320" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3545" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split16:73 %tmp_112 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_103, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="tmp_112"/></StgValue>
</operation>

<operation id="4474" st_id="320" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3546" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.split16:74 %shl_ln728_104 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_112, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_104"/></StgValue>
</operation>

<operation id="4475" st_id="320" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3547" bw="37" op_0_bw="36">
<![CDATA[
.split16:75 %sext_ln703_121 = sext i36 %mul_ln1118_104

]]></Node>
<StgValue><ssdm name="sext_ln703_121"/></StgValue>
</operation>

<operation id="4476" st_id="320" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3548" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split16:76 %add_ln1192_104 = add i37 %shl_ln728_104, i37 %sext_ln703_121

]]></Node>
<StgValue><ssdm name="add_ln1192_104"/></StgValue>
</operation>

<operation id="4477" st_id="320" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3552" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split16:80 %mul_ln1118_105 = mul i36 %sext_ln1118_143, i36 %zext_ln1116_72

]]></Node>
<StgValue><ssdm name="mul_ln1118_105"/></StgValue>
</operation>

<operation id="4478" st_id="320" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3558" bw="17" op_0_bw="4">
<![CDATA[
.split16:86 %layer_11_weights_V_10_load = load i4 %layer_11_weights_V_10_addr

]]></Node>
<StgValue><ssdm name="layer_11_weights_V_10_load"/></StgValue>
</operation>

<operation id="4479" st_id="320" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3559" bw="37" op_0_bw="17">
<![CDATA[
.split16:87 %sext_ln1118_144 = sext i17 %layer_11_weights_V_10_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_144"/></StgValue>
</operation>

<operation id="4480" st_id="320" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3560" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split16:88 %mul_ln703_10 = mul i37 %sext_ln1118_144, i37 %zext_ln1116_73

]]></Node>
<StgValue><ssdm name="mul_ln703_10"/></StgValue>
</operation>

<operation id="4481" st_id="320" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3564" bw="4" op_0_bw="17" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split16:92 %layer_11_weights_V_11_addr = getelementptr i17 %layer_11_weights_V_11, i64 0, i64 %i_12_cast

]]></Node>
<StgValue><ssdm name="layer_11_weights_V_11_addr"/></StgValue>
</operation>

<operation id="4482" st_id="320" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3565" bw="17" op_0_bw="4">
<![CDATA[
.split16:93 %layer_11_weights_V_11_load = load i4 %layer_11_weights_V_11_addr

]]></Node>
<StgValue><ssdm name="layer_11_weights_V_11_load"/></StgValue>
</operation>
</state>

<state id="321" st_id="321">

<operation id="4483" st_id="321" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3548" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split16:76 %add_ln1192_104 = add i37 %shl_ln728_104, i37 %sext_ln703_121

]]></Node>
<StgValue><ssdm name="add_ln1192_104"/></StgValue>
</operation>

<operation id="4484" st_id="321" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3552" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split16:80 %mul_ln1118_105 = mul i36 %sext_ln1118_143, i36 %zext_ln1116_72

]]></Node>
<StgValue><ssdm name="mul_ln1118_105"/></StgValue>
</operation>

<operation id="4485" st_id="321" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3553" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split16:81 %tmp_113 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_104, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="tmp_113"/></StgValue>
</operation>

<operation id="4486" st_id="321" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3554" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.split16:82 %shl_ln728_105 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_113, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_105"/></StgValue>
</operation>

<operation id="4487" st_id="321" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3555" bw="37" op_0_bw="36">
<![CDATA[
.split16:83 %sext_ln703_122 = sext i36 %mul_ln1118_105

]]></Node>
<StgValue><ssdm name="sext_ln703_122"/></StgValue>
</operation>

<operation id="4488" st_id="321" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3556" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split16:84 %add_ln1192_105 = add i37 %shl_ln728_105, i37 %sext_ln703_122

]]></Node>
<StgValue><ssdm name="add_ln1192_105"/></StgValue>
</operation>

<operation id="4489" st_id="321" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3560" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split16:88 %mul_ln703_10 = mul i37 %sext_ln1118_144, i37 %zext_ln1116_73

]]></Node>
<StgValue><ssdm name="mul_ln703_10"/></StgValue>
</operation>

<operation id="4490" st_id="321" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3565" bw="17" op_0_bw="4">
<![CDATA[
.split16:93 %layer_11_weights_V_11_load = load i4 %layer_11_weights_V_11_addr

]]></Node>
<StgValue><ssdm name="layer_11_weights_V_11_load"/></StgValue>
</operation>

<operation id="4491" st_id="321" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3566" bw="37" op_0_bw="17">
<![CDATA[
.split16:94 %sext_ln1118_145 = sext i17 %layer_11_weights_V_11_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_145"/></StgValue>
</operation>

<operation id="4492" st_id="321" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3567" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split16:95 %mul_ln703_11 = mul i37 %sext_ln1118_145, i37 %zext_ln1116_74

]]></Node>
<StgValue><ssdm name="mul_ln703_11"/></StgValue>
</operation>

<operation id="4493" st_id="321" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3571" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split16:99 %layer_11_weights_V_12_addr = getelementptr i16 %layer_11_weights_V_12, i64 0, i64 %i_12_cast

]]></Node>
<StgValue><ssdm name="layer_11_weights_V_12_addr"/></StgValue>
</operation>

<operation id="4494" st_id="321" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3572" bw="16" op_0_bw="4">
<![CDATA[
.split16:100 %layer_11_weights_V_12_load = load i4 %layer_11_weights_V_12_addr

]]></Node>
<StgValue><ssdm name="layer_11_weights_V_12_load"/></StgValue>
</operation>
</state>

<state id="322" st_id="322">

<operation id="4495" st_id="322" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3556" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split16:84 %add_ln1192_105 = add i37 %shl_ln728_105, i37 %sext_ln703_122

]]></Node>
<StgValue><ssdm name="add_ln1192_105"/></StgValue>
</operation>

<operation id="4496" st_id="322" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3560" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split16:88 %mul_ln703_10 = mul i37 %sext_ln1118_144, i37 %zext_ln1116_73

]]></Node>
<StgValue><ssdm name="mul_ln703_10"/></StgValue>
</operation>

<operation id="4497" st_id="322" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3561" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split16:89 %tmp_114 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_105, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="tmp_114"/></StgValue>
</operation>

<operation id="4498" st_id="322" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3562" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.split16:90 %shl_ln728_106 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_114, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_106"/></StgValue>
</operation>

<operation id="4499" st_id="322" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3563" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split16:91 %add_ln1192_106 = add i37 %shl_ln728_106, i37 %mul_ln703_10

]]></Node>
<StgValue><ssdm name="add_ln1192_106"/></StgValue>
</operation>

<operation id="4500" st_id="322" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3567" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split16:95 %mul_ln703_11 = mul i37 %sext_ln1118_145, i37 %zext_ln1116_74

]]></Node>
<StgValue><ssdm name="mul_ln703_11"/></StgValue>
</operation>

<operation id="4501" st_id="322" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3572" bw="16" op_0_bw="4">
<![CDATA[
.split16:100 %layer_11_weights_V_12_load = load i4 %layer_11_weights_V_12_addr

]]></Node>
<StgValue><ssdm name="layer_11_weights_V_12_load"/></StgValue>
</operation>

<operation id="4502" st_id="322" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3573" bw="36" op_0_bw="16">
<![CDATA[
.split16:101 %sext_ln1118_146 = sext i16 %layer_11_weights_V_12_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_146"/></StgValue>
</operation>

<operation id="4503" st_id="322" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3574" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split16:102 %mul_ln1118_108 = mul i36 %sext_ln1118_146, i36 %zext_ln1116_75

]]></Node>
<StgValue><ssdm name="mul_ln1118_108"/></StgValue>
</operation>

<operation id="4504" st_id="322" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3579" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split16:107 %layer_11_weights_V_13_addr = getelementptr i16 %layer_11_weights_V_13, i64 0, i64 %i_12_cast

]]></Node>
<StgValue><ssdm name="layer_11_weights_V_13_addr"/></StgValue>
</operation>

<operation id="4505" st_id="322" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3580" bw="16" op_0_bw="4">
<![CDATA[
.split16:108 %layer_11_weights_V_13_load = load i4 %layer_11_weights_V_13_addr

]]></Node>
<StgValue><ssdm name="layer_11_weights_V_13_load"/></StgValue>
</operation>
</state>

<state id="323" st_id="323">

<operation id="4506" st_id="323" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3563" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split16:91 %add_ln1192_106 = add i37 %shl_ln728_106, i37 %mul_ln703_10

]]></Node>
<StgValue><ssdm name="add_ln1192_106"/></StgValue>
</operation>

<operation id="4507" st_id="323" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3567" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split16:95 %mul_ln703_11 = mul i37 %sext_ln1118_145, i37 %zext_ln1116_74

]]></Node>
<StgValue><ssdm name="mul_ln703_11"/></StgValue>
</operation>

<operation id="4508" st_id="323" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3568" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split16:96 %tmp_115 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_106, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="tmp_115"/></StgValue>
</operation>

<operation id="4509" st_id="323" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3569" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.split16:97 %shl_ln728_107 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_115, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_107"/></StgValue>
</operation>

<operation id="4510" st_id="323" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3570" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split16:98 %add_ln1192_107 = add i37 %shl_ln728_107, i37 %mul_ln703_11

]]></Node>
<StgValue><ssdm name="add_ln1192_107"/></StgValue>
</operation>

<operation id="4511" st_id="323" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3574" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split16:102 %mul_ln1118_108 = mul i36 %sext_ln1118_146, i36 %zext_ln1116_75

]]></Node>
<StgValue><ssdm name="mul_ln1118_108"/></StgValue>
</operation>

<operation id="4512" st_id="323" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3580" bw="16" op_0_bw="4">
<![CDATA[
.split16:108 %layer_11_weights_V_13_load = load i4 %layer_11_weights_V_13_addr

]]></Node>
<StgValue><ssdm name="layer_11_weights_V_13_load"/></StgValue>
</operation>

<operation id="4513" st_id="323" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3581" bw="36" op_0_bw="16">
<![CDATA[
.split16:109 %sext_ln1118_147 = sext i16 %layer_11_weights_V_13_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_147"/></StgValue>
</operation>

<operation id="4514" st_id="323" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3582" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split16:110 %mul_ln1118_109 = mul i36 %sext_ln1118_147, i36 %zext_ln1116_76

]]></Node>
<StgValue><ssdm name="mul_ln1118_109"/></StgValue>
</operation>

<operation id="4515" st_id="323" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3587" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split16:115 %layer_11_weights_V_14_addr = getelementptr i16 %layer_11_weights_V_14, i64 0, i64 %i_12_cast

]]></Node>
<StgValue><ssdm name="layer_11_weights_V_14_addr"/></StgValue>
</operation>

<operation id="4516" st_id="323" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3588" bw="16" op_0_bw="4">
<![CDATA[
.split16:116 %layer_11_weights_V_14_load = load i4 %layer_11_weights_V_14_addr

]]></Node>
<StgValue><ssdm name="layer_11_weights_V_14_load"/></StgValue>
</operation>
</state>

<state id="324" st_id="324">

<operation id="4517" st_id="324" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3570" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split16:98 %add_ln1192_107 = add i37 %shl_ln728_107, i37 %mul_ln703_11

]]></Node>
<StgValue><ssdm name="add_ln1192_107"/></StgValue>
</operation>

<operation id="4518" st_id="324" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3574" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split16:102 %mul_ln1118_108 = mul i36 %sext_ln1118_146, i36 %zext_ln1116_75

]]></Node>
<StgValue><ssdm name="mul_ln1118_108"/></StgValue>
</operation>

<operation id="4519" st_id="324" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3575" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split16:103 %tmp_116 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_107, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="tmp_116"/></StgValue>
</operation>

<operation id="4520" st_id="324" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3576" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.split16:104 %shl_ln728_108 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_116, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_108"/></StgValue>
</operation>

<operation id="4521" st_id="324" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3577" bw="37" op_0_bw="36">
<![CDATA[
.split16:105 %sext_ln703_123 = sext i36 %mul_ln1118_108

]]></Node>
<StgValue><ssdm name="sext_ln703_123"/></StgValue>
</operation>

<operation id="4522" st_id="324" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3578" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split16:106 %add_ln1192_108 = add i37 %shl_ln728_108, i37 %sext_ln703_123

]]></Node>
<StgValue><ssdm name="add_ln1192_108"/></StgValue>
</operation>

<operation id="4523" st_id="324" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3582" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split16:110 %mul_ln1118_109 = mul i36 %sext_ln1118_147, i36 %zext_ln1116_76

]]></Node>
<StgValue><ssdm name="mul_ln1118_109"/></StgValue>
</operation>

<operation id="4524" st_id="324" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3588" bw="16" op_0_bw="4">
<![CDATA[
.split16:116 %layer_11_weights_V_14_load = load i4 %layer_11_weights_V_14_addr

]]></Node>
<StgValue><ssdm name="layer_11_weights_V_14_load"/></StgValue>
</operation>

<operation id="4525" st_id="324" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3589" bw="36" op_0_bw="16">
<![CDATA[
.split16:117 %sext_ln1118_148 = sext i16 %layer_11_weights_V_14_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_148"/></StgValue>
</operation>

<operation id="4526" st_id="324" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3590" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split16:118 %mul_ln1118_110 = mul i36 %sext_ln1118_148, i36 %zext_ln1116_77

]]></Node>
<StgValue><ssdm name="mul_ln1118_110"/></StgValue>
</operation>

<operation id="4527" st_id="324" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3595" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split16:123 %layer_11_weights_V_15_addr = getelementptr i16 %layer_11_weights_V_15, i64 0, i64 %i_12_cast

]]></Node>
<StgValue><ssdm name="layer_11_weights_V_15_addr"/></StgValue>
</operation>

<operation id="4528" st_id="324" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3596" bw="16" op_0_bw="4">
<![CDATA[
.split16:124 %layer_11_weights_V_15_load = load i4 %layer_11_weights_V_15_addr

]]></Node>
<StgValue><ssdm name="layer_11_weights_V_15_load"/></StgValue>
</operation>
</state>

<state id="325" st_id="325">

<operation id="4529" st_id="325" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3578" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split16:106 %add_ln1192_108 = add i37 %shl_ln728_108, i37 %sext_ln703_123

]]></Node>
<StgValue><ssdm name="add_ln1192_108"/></StgValue>
</operation>

<operation id="4530" st_id="325" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3582" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split16:110 %mul_ln1118_109 = mul i36 %sext_ln1118_147, i36 %zext_ln1116_76

]]></Node>
<StgValue><ssdm name="mul_ln1118_109"/></StgValue>
</operation>

<operation id="4531" st_id="325" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3583" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split16:111 %tmp_117 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_108, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="tmp_117"/></StgValue>
</operation>

<operation id="4532" st_id="325" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3584" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.split16:112 %shl_ln728_109 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_117, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_109"/></StgValue>
</operation>

<operation id="4533" st_id="325" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3585" bw="37" op_0_bw="36">
<![CDATA[
.split16:113 %sext_ln703_124 = sext i36 %mul_ln1118_109

]]></Node>
<StgValue><ssdm name="sext_ln703_124"/></StgValue>
</operation>

<operation id="4534" st_id="325" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3586" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split16:114 %add_ln1192_109 = add i37 %shl_ln728_109, i37 %sext_ln703_124

]]></Node>
<StgValue><ssdm name="add_ln1192_109"/></StgValue>
</operation>

<operation id="4535" st_id="325" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3590" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split16:118 %mul_ln1118_110 = mul i36 %sext_ln1118_148, i36 %zext_ln1116_77

]]></Node>
<StgValue><ssdm name="mul_ln1118_110"/></StgValue>
</operation>

<operation id="4536" st_id="325" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3596" bw="16" op_0_bw="4">
<![CDATA[
.split16:124 %layer_11_weights_V_15_load = load i4 %layer_11_weights_V_15_addr

]]></Node>
<StgValue><ssdm name="layer_11_weights_V_15_load"/></StgValue>
</operation>

<operation id="4537" st_id="325" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3597" bw="36" op_0_bw="16">
<![CDATA[
.split16:125 %sext_ln1118_149 = sext i16 %layer_11_weights_V_15_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_149"/></StgValue>
</operation>

<operation id="4538" st_id="325" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3598" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split16:126 %mul_ln1118_111 = mul i36 %sext_ln1118_149, i36 %zext_ln1116_78

]]></Node>
<StgValue><ssdm name="mul_ln1118_111"/></StgValue>
</operation>

<operation id="4539" st_id="325" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3603" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split16:131 %layer_11_weights_V_16_addr = getelementptr i16 %layer_11_weights_V_16, i64 0, i64 %i_12_cast

]]></Node>
<StgValue><ssdm name="layer_11_weights_V_16_addr"/></StgValue>
</operation>

<operation id="4540" st_id="325" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3604" bw="16" op_0_bw="4">
<![CDATA[
.split16:132 %layer_11_weights_V_16_load = load i4 %layer_11_weights_V_16_addr

]]></Node>
<StgValue><ssdm name="layer_11_weights_V_16_load"/></StgValue>
</operation>
</state>

<state id="326" st_id="326">

<operation id="4541" st_id="326" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3586" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split16:114 %add_ln1192_109 = add i37 %shl_ln728_109, i37 %sext_ln703_124

]]></Node>
<StgValue><ssdm name="add_ln1192_109"/></StgValue>
</operation>

<operation id="4542" st_id="326" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3590" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split16:118 %mul_ln1118_110 = mul i36 %sext_ln1118_148, i36 %zext_ln1116_77

]]></Node>
<StgValue><ssdm name="mul_ln1118_110"/></StgValue>
</operation>

<operation id="4543" st_id="326" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3591" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split16:119 %tmp_118 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_109, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="tmp_118"/></StgValue>
</operation>

<operation id="4544" st_id="326" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3592" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.split16:120 %shl_ln728_110 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_118, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_110"/></StgValue>
</operation>

<operation id="4545" st_id="326" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3593" bw="37" op_0_bw="36">
<![CDATA[
.split16:121 %sext_ln703_125 = sext i36 %mul_ln1118_110

]]></Node>
<StgValue><ssdm name="sext_ln703_125"/></StgValue>
</operation>

<operation id="4546" st_id="326" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3594" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split16:122 %add_ln1192_110 = add i37 %shl_ln728_110, i37 %sext_ln703_125

]]></Node>
<StgValue><ssdm name="add_ln1192_110"/></StgValue>
</operation>

<operation id="4547" st_id="326" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3598" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split16:126 %mul_ln1118_111 = mul i36 %sext_ln1118_149, i36 %zext_ln1116_78

]]></Node>
<StgValue><ssdm name="mul_ln1118_111"/></StgValue>
</operation>

<operation id="4548" st_id="326" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3604" bw="16" op_0_bw="4">
<![CDATA[
.split16:132 %layer_11_weights_V_16_load = load i4 %layer_11_weights_V_16_addr

]]></Node>
<StgValue><ssdm name="layer_11_weights_V_16_load"/></StgValue>
</operation>

<operation id="4549" st_id="326" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3605" bw="36" op_0_bw="16">
<![CDATA[
.split16:133 %sext_ln1118_150 = sext i16 %layer_11_weights_V_16_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_150"/></StgValue>
</operation>

<operation id="4550" st_id="326" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3606" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split16:134 %mul_ln1118_112 = mul i36 %sext_ln1118_150, i36 %zext_ln1116_79

]]></Node>
<StgValue><ssdm name="mul_ln1118_112"/></StgValue>
</operation>

<operation id="4551" st_id="326" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3611" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split16:139 %layer_11_weights_V_17_addr = getelementptr i16 %layer_11_weights_V_17, i64 0, i64 %i_12_cast

]]></Node>
<StgValue><ssdm name="layer_11_weights_V_17_addr"/></StgValue>
</operation>

<operation id="4552" st_id="326" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3612" bw="16" op_0_bw="4">
<![CDATA[
.split16:140 %layer_11_weights_V_17_load = load i4 %layer_11_weights_V_17_addr

]]></Node>
<StgValue><ssdm name="layer_11_weights_V_17_load"/></StgValue>
</operation>
</state>

<state id="327" st_id="327">

<operation id="4553" st_id="327" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3594" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split16:122 %add_ln1192_110 = add i37 %shl_ln728_110, i37 %sext_ln703_125

]]></Node>
<StgValue><ssdm name="add_ln1192_110"/></StgValue>
</operation>

<operation id="4554" st_id="327" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3598" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split16:126 %mul_ln1118_111 = mul i36 %sext_ln1118_149, i36 %zext_ln1116_78

]]></Node>
<StgValue><ssdm name="mul_ln1118_111"/></StgValue>
</operation>

<operation id="4555" st_id="327" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3599" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split16:127 %tmp_119 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_110, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="tmp_119"/></StgValue>
</operation>

<operation id="4556" st_id="327" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3600" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.split16:128 %shl_ln728_111 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_119, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_111"/></StgValue>
</operation>

<operation id="4557" st_id="327" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3601" bw="37" op_0_bw="36">
<![CDATA[
.split16:129 %sext_ln703_126 = sext i36 %mul_ln1118_111

]]></Node>
<StgValue><ssdm name="sext_ln703_126"/></StgValue>
</operation>

<operation id="4558" st_id="327" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3602" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split16:130 %add_ln1192_111 = add i37 %shl_ln728_111, i37 %sext_ln703_126

]]></Node>
<StgValue><ssdm name="add_ln1192_111"/></StgValue>
</operation>

<operation id="4559" st_id="327" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3606" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split16:134 %mul_ln1118_112 = mul i36 %sext_ln1118_150, i36 %zext_ln1116_79

]]></Node>
<StgValue><ssdm name="mul_ln1118_112"/></StgValue>
</operation>

<operation id="4560" st_id="327" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3612" bw="16" op_0_bw="4">
<![CDATA[
.split16:140 %layer_11_weights_V_17_load = load i4 %layer_11_weights_V_17_addr

]]></Node>
<StgValue><ssdm name="layer_11_weights_V_17_load"/></StgValue>
</operation>

<operation id="4561" st_id="327" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3613" bw="36" op_0_bw="16">
<![CDATA[
.split16:141 %sext_ln1118_151 = sext i16 %layer_11_weights_V_17_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_151"/></StgValue>
</operation>

<operation id="4562" st_id="327" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3614" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split16:142 %mul_ln1118_113 = mul i36 %sext_ln1118_151, i36 %zext_ln1116_80

]]></Node>
<StgValue><ssdm name="mul_ln1118_113"/></StgValue>
</operation>

<operation id="4563" st_id="327" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3619" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split16:147 %layer_11_weights_V_18_addr = getelementptr i16 %layer_11_weights_V_18, i64 0, i64 %i_12_cast

]]></Node>
<StgValue><ssdm name="layer_11_weights_V_18_addr"/></StgValue>
</operation>

<operation id="4564" st_id="327" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3620" bw="16" op_0_bw="4">
<![CDATA[
.split16:148 %layer_11_weights_V_18_load = load i4 %layer_11_weights_V_18_addr

]]></Node>
<StgValue><ssdm name="layer_11_weights_V_18_load"/></StgValue>
</operation>
</state>

<state id="328" st_id="328">

<operation id="4565" st_id="328" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3602" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split16:130 %add_ln1192_111 = add i37 %shl_ln728_111, i37 %sext_ln703_126

]]></Node>
<StgValue><ssdm name="add_ln1192_111"/></StgValue>
</operation>

<operation id="4566" st_id="328" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3606" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split16:134 %mul_ln1118_112 = mul i36 %sext_ln1118_150, i36 %zext_ln1116_79

]]></Node>
<StgValue><ssdm name="mul_ln1118_112"/></StgValue>
</operation>

<operation id="4567" st_id="328" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3607" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split16:135 %tmp_120 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_111, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="tmp_120"/></StgValue>
</operation>

<operation id="4568" st_id="328" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3608" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.split16:136 %shl_ln728_112 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_120, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_112"/></StgValue>
</operation>

<operation id="4569" st_id="328" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3609" bw="37" op_0_bw="36">
<![CDATA[
.split16:137 %sext_ln703_127 = sext i36 %mul_ln1118_112

]]></Node>
<StgValue><ssdm name="sext_ln703_127"/></StgValue>
</operation>

<operation id="4570" st_id="328" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3610" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split16:138 %add_ln1192_112 = add i37 %shl_ln728_112, i37 %sext_ln703_127

]]></Node>
<StgValue><ssdm name="add_ln1192_112"/></StgValue>
</operation>

<operation id="4571" st_id="328" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3614" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split16:142 %mul_ln1118_113 = mul i36 %sext_ln1118_151, i36 %zext_ln1116_80

]]></Node>
<StgValue><ssdm name="mul_ln1118_113"/></StgValue>
</operation>

<operation id="4572" st_id="328" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3620" bw="16" op_0_bw="4">
<![CDATA[
.split16:148 %layer_11_weights_V_18_load = load i4 %layer_11_weights_V_18_addr

]]></Node>
<StgValue><ssdm name="layer_11_weights_V_18_load"/></StgValue>
</operation>

<operation id="4573" st_id="328" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3621" bw="36" op_0_bw="16">
<![CDATA[
.split16:149 %sext_ln1118_152 = sext i16 %layer_11_weights_V_18_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_152"/></StgValue>
</operation>

<operation id="4574" st_id="328" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3622" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split16:150 %mul_ln1118_114 = mul i36 %sext_ln1118_152, i36 %zext_ln1116_81

]]></Node>
<StgValue><ssdm name="mul_ln1118_114"/></StgValue>
</operation>

<operation id="4575" st_id="328" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3627" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split16:155 %layer_11_weights_V_19_addr = getelementptr i16 %layer_11_weights_V_19, i64 0, i64 %i_12_cast

]]></Node>
<StgValue><ssdm name="layer_11_weights_V_19_addr"/></StgValue>
</operation>

<operation id="4576" st_id="328" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3628" bw="16" op_0_bw="4">
<![CDATA[
.split16:156 %layer_11_weights_V_19_load = load i4 %layer_11_weights_V_19_addr

]]></Node>
<StgValue><ssdm name="layer_11_weights_V_19_load"/></StgValue>
</operation>
</state>

<state id="329" st_id="329">

<operation id="4577" st_id="329" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3610" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split16:138 %add_ln1192_112 = add i37 %shl_ln728_112, i37 %sext_ln703_127

]]></Node>
<StgValue><ssdm name="add_ln1192_112"/></StgValue>
</operation>

<operation id="4578" st_id="329" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3614" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split16:142 %mul_ln1118_113 = mul i36 %sext_ln1118_151, i36 %zext_ln1116_80

]]></Node>
<StgValue><ssdm name="mul_ln1118_113"/></StgValue>
</operation>

<operation id="4579" st_id="329" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3615" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split16:143 %tmp_121 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_112, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="tmp_121"/></StgValue>
</operation>

<operation id="4580" st_id="329" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3616" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.split16:144 %shl_ln728_113 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_121, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_113"/></StgValue>
</operation>

<operation id="4581" st_id="329" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3617" bw="37" op_0_bw="36">
<![CDATA[
.split16:145 %sext_ln703_128 = sext i36 %mul_ln1118_113

]]></Node>
<StgValue><ssdm name="sext_ln703_128"/></StgValue>
</operation>

<operation id="4582" st_id="329" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3618" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split16:146 %add_ln1192_113 = add i37 %shl_ln728_113, i37 %sext_ln703_128

]]></Node>
<StgValue><ssdm name="add_ln1192_113"/></StgValue>
</operation>

<operation id="4583" st_id="329" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3622" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split16:150 %mul_ln1118_114 = mul i36 %sext_ln1118_152, i36 %zext_ln1116_81

]]></Node>
<StgValue><ssdm name="mul_ln1118_114"/></StgValue>
</operation>

<operation id="4584" st_id="329" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3628" bw="16" op_0_bw="4">
<![CDATA[
.split16:156 %layer_11_weights_V_19_load = load i4 %layer_11_weights_V_19_addr

]]></Node>
<StgValue><ssdm name="layer_11_weights_V_19_load"/></StgValue>
</operation>

<operation id="4585" st_id="329" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3629" bw="36" op_0_bw="16">
<![CDATA[
.split16:157 %sext_ln1118_153 = sext i16 %layer_11_weights_V_19_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_153"/></StgValue>
</operation>

<operation id="4586" st_id="329" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3630" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split16:158 %mul_ln1118_115 = mul i36 %sext_ln1118_153, i36 %zext_ln1116_82

]]></Node>
<StgValue><ssdm name="mul_ln1118_115"/></StgValue>
</operation>

<operation id="4587" st_id="329" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3635" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split16:163 %layer_11_weights_V_20_addr = getelementptr i16 %layer_11_weights_V_20, i64 0, i64 %i_12_cast

]]></Node>
<StgValue><ssdm name="layer_11_weights_V_20_addr"/></StgValue>
</operation>

<operation id="4588" st_id="329" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3636" bw="16" op_0_bw="4">
<![CDATA[
.split16:164 %layer_11_weights_V_20_load = load i4 %layer_11_weights_V_20_addr

]]></Node>
<StgValue><ssdm name="layer_11_weights_V_20_load"/></StgValue>
</operation>
</state>

<state id="330" st_id="330">

<operation id="4589" st_id="330" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3618" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split16:146 %add_ln1192_113 = add i37 %shl_ln728_113, i37 %sext_ln703_128

]]></Node>
<StgValue><ssdm name="add_ln1192_113"/></StgValue>
</operation>

<operation id="4590" st_id="330" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3622" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split16:150 %mul_ln1118_114 = mul i36 %sext_ln1118_152, i36 %zext_ln1116_81

]]></Node>
<StgValue><ssdm name="mul_ln1118_114"/></StgValue>
</operation>

<operation id="4591" st_id="330" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3623" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split16:151 %tmp_122 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_113, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="tmp_122"/></StgValue>
</operation>

<operation id="4592" st_id="330" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3624" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.split16:152 %shl_ln728_114 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_122, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_114"/></StgValue>
</operation>

<operation id="4593" st_id="330" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3625" bw="37" op_0_bw="36">
<![CDATA[
.split16:153 %sext_ln703_129 = sext i36 %mul_ln1118_114

]]></Node>
<StgValue><ssdm name="sext_ln703_129"/></StgValue>
</operation>

<operation id="4594" st_id="330" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3626" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split16:154 %add_ln1192_114 = add i37 %shl_ln728_114, i37 %sext_ln703_129

]]></Node>
<StgValue><ssdm name="add_ln1192_114"/></StgValue>
</operation>

<operation id="4595" st_id="330" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3630" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split16:158 %mul_ln1118_115 = mul i36 %sext_ln1118_153, i36 %zext_ln1116_82

]]></Node>
<StgValue><ssdm name="mul_ln1118_115"/></StgValue>
</operation>

<operation id="4596" st_id="330" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3636" bw="16" op_0_bw="4">
<![CDATA[
.split16:164 %layer_11_weights_V_20_load = load i4 %layer_11_weights_V_20_addr

]]></Node>
<StgValue><ssdm name="layer_11_weights_V_20_load"/></StgValue>
</operation>

<operation id="4597" st_id="330" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3637" bw="36" op_0_bw="16">
<![CDATA[
.split16:165 %sext_ln1118_154 = sext i16 %layer_11_weights_V_20_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_154"/></StgValue>
</operation>

<operation id="4598" st_id="330" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3638" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split16:166 %mul_ln1118_116 = mul i36 %sext_ln1118_154, i36 %zext_ln1116_83

]]></Node>
<StgValue><ssdm name="mul_ln1118_116"/></StgValue>
</operation>

<operation id="4599" st_id="330" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3643" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split16:171 %layer_11_weights_V_21_addr = getelementptr i16 %layer_11_weights_V_21, i64 0, i64 %i_12_cast

]]></Node>
<StgValue><ssdm name="layer_11_weights_V_21_addr"/></StgValue>
</operation>

<operation id="4600" st_id="330" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3644" bw="16" op_0_bw="4">
<![CDATA[
.split16:172 %layer_11_weights_V_21_load = load i4 %layer_11_weights_V_21_addr

]]></Node>
<StgValue><ssdm name="layer_11_weights_V_21_load"/></StgValue>
</operation>
</state>

<state id="331" st_id="331">

<operation id="4601" st_id="331" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3626" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split16:154 %add_ln1192_114 = add i37 %shl_ln728_114, i37 %sext_ln703_129

]]></Node>
<StgValue><ssdm name="add_ln1192_114"/></StgValue>
</operation>

<operation id="4602" st_id="331" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3630" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split16:158 %mul_ln1118_115 = mul i36 %sext_ln1118_153, i36 %zext_ln1116_82

]]></Node>
<StgValue><ssdm name="mul_ln1118_115"/></StgValue>
</operation>

<operation id="4603" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3631" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split16:159 %tmp_123 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_114, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="tmp_123"/></StgValue>
</operation>

<operation id="4604" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3632" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.split16:160 %shl_ln728_115 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_123, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_115"/></StgValue>
</operation>

<operation id="4605" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3633" bw="37" op_0_bw="36">
<![CDATA[
.split16:161 %sext_ln703_130 = sext i36 %mul_ln1118_115

]]></Node>
<StgValue><ssdm name="sext_ln703_130"/></StgValue>
</operation>

<operation id="4606" st_id="331" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3634" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split16:162 %add_ln1192_115 = add i37 %shl_ln728_115, i37 %sext_ln703_130

]]></Node>
<StgValue><ssdm name="add_ln1192_115"/></StgValue>
</operation>

<operation id="4607" st_id="331" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3638" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split16:166 %mul_ln1118_116 = mul i36 %sext_ln1118_154, i36 %zext_ln1116_83

]]></Node>
<StgValue><ssdm name="mul_ln1118_116"/></StgValue>
</operation>

<operation id="4608" st_id="331" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3644" bw="16" op_0_bw="4">
<![CDATA[
.split16:172 %layer_11_weights_V_21_load = load i4 %layer_11_weights_V_21_addr

]]></Node>
<StgValue><ssdm name="layer_11_weights_V_21_load"/></StgValue>
</operation>

<operation id="4609" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3645" bw="36" op_0_bw="16">
<![CDATA[
.split16:173 %sext_ln1118_155 = sext i16 %layer_11_weights_V_21_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_155"/></StgValue>
</operation>

<operation id="4610" st_id="331" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3646" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split16:174 %mul_ln1118_117 = mul i36 %sext_ln1118_155, i36 %zext_ln1116_84

]]></Node>
<StgValue><ssdm name="mul_ln1118_117"/></StgValue>
</operation>

<operation id="4611" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3651" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split16:179 %layer_11_weights_V_22_addr = getelementptr i16 %layer_11_weights_V_22, i64 0, i64 %i_12_cast

]]></Node>
<StgValue><ssdm name="layer_11_weights_V_22_addr"/></StgValue>
</operation>

<operation id="4612" st_id="331" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3652" bw="16" op_0_bw="4">
<![CDATA[
.split16:180 %layer_11_weights_V_22_load = load i4 %layer_11_weights_V_22_addr

]]></Node>
<StgValue><ssdm name="layer_11_weights_V_22_load"/></StgValue>
</operation>
</state>

<state id="332" st_id="332">

<operation id="4613" st_id="332" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3634" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split16:162 %add_ln1192_115 = add i37 %shl_ln728_115, i37 %sext_ln703_130

]]></Node>
<StgValue><ssdm name="add_ln1192_115"/></StgValue>
</operation>

<operation id="4614" st_id="332" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3638" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split16:166 %mul_ln1118_116 = mul i36 %sext_ln1118_154, i36 %zext_ln1116_83

]]></Node>
<StgValue><ssdm name="mul_ln1118_116"/></StgValue>
</operation>

<operation id="4615" st_id="332" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3639" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split16:167 %tmp_124 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_115, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="tmp_124"/></StgValue>
</operation>

<operation id="4616" st_id="332" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3640" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.split16:168 %shl_ln728_116 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_124, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_116"/></StgValue>
</operation>

<operation id="4617" st_id="332" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3641" bw="37" op_0_bw="36">
<![CDATA[
.split16:169 %sext_ln703_131 = sext i36 %mul_ln1118_116

]]></Node>
<StgValue><ssdm name="sext_ln703_131"/></StgValue>
</operation>

<operation id="4618" st_id="332" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3642" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split16:170 %add_ln1192_116 = add i37 %shl_ln728_116, i37 %sext_ln703_131

]]></Node>
<StgValue><ssdm name="add_ln1192_116"/></StgValue>
</operation>

<operation id="4619" st_id="332" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3646" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split16:174 %mul_ln1118_117 = mul i36 %sext_ln1118_155, i36 %zext_ln1116_84

]]></Node>
<StgValue><ssdm name="mul_ln1118_117"/></StgValue>
</operation>

<operation id="4620" st_id="332" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3652" bw="16" op_0_bw="4">
<![CDATA[
.split16:180 %layer_11_weights_V_22_load = load i4 %layer_11_weights_V_22_addr

]]></Node>
<StgValue><ssdm name="layer_11_weights_V_22_load"/></StgValue>
</operation>

<operation id="4621" st_id="332" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3653" bw="36" op_0_bw="16">
<![CDATA[
.split16:181 %sext_ln1118_156 = sext i16 %layer_11_weights_V_22_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_156"/></StgValue>
</operation>

<operation id="4622" st_id="332" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3654" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split16:182 %mul_ln1118_118 = mul i36 %sext_ln1118_156, i36 %zext_ln1116_85

]]></Node>
<StgValue><ssdm name="mul_ln1118_118"/></StgValue>
</operation>

<operation id="4623" st_id="332" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3659" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split16:187 %layer_11_weights_V_23_addr = getelementptr i16 %layer_11_weights_V_23, i64 0, i64 %i_12_cast

]]></Node>
<StgValue><ssdm name="layer_11_weights_V_23_addr"/></StgValue>
</operation>

<operation id="4624" st_id="332" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3660" bw="16" op_0_bw="4">
<![CDATA[
.split16:188 %layer_11_weights_V_23_load = load i4 %layer_11_weights_V_23_addr

]]></Node>
<StgValue><ssdm name="layer_11_weights_V_23_load"/></StgValue>
</operation>
</state>

<state id="333" st_id="333">

<operation id="4625" st_id="333" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3642" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split16:170 %add_ln1192_116 = add i37 %shl_ln728_116, i37 %sext_ln703_131

]]></Node>
<StgValue><ssdm name="add_ln1192_116"/></StgValue>
</operation>

<operation id="4626" st_id="333" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3646" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split16:174 %mul_ln1118_117 = mul i36 %sext_ln1118_155, i36 %zext_ln1116_84

]]></Node>
<StgValue><ssdm name="mul_ln1118_117"/></StgValue>
</operation>

<operation id="4627" st_id="333" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3647" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split16:175 %tmp_125 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_116, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="tmp_125"/></StgValue>
</operation>

<operation id="4628" st_id="333" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3648" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.split16:176 %shl_ln728_117 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_125, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_117"/></StgValue>
</operation>

<operation id="4629" st_id="333" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3649" bw="37" op_0_bw="36">
<![CDATA[
.split16:177 %sext_ln703_132 = sext i36 %mul_ln1118_117

]]></Node>
<StgValue><ssdm name="sext_ln703_132"/></StgValue>
</operation>

<operation id="4630" st_id="333" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3650" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split16:178 %add_ln1192_117 = add i37 %shl_ln728_117, i37 %sext_ln703_132

]]></Node>
<StgValue><ssdm name="add_ln1192_117"/></StgValue>
</operation>

<operation id="4631" st_id="333" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3654" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split16:182 %mul_ln1118_118 = mul i36 %sext_ln1118_156, i36 %zext_ln1116_85

]]></Node>
<StgValue><ssdm name="mul_ln1118_118"/></StgValue>
</operation>

<operation id="4632" st_id="333" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3660" bw="16" op_0_bw="4">
<![CDATA[
.split16:188 %layer_11_weights_V_23_load = load i4 %layer_11_weights_V_23_addr

]]></Node>
<StgValue><ssdm name="layer_11_weights_V_23_load"/></StgValue>
</operation>

<operation id="4633" st_id="333" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3661" bw="36" op_0_bw="16">
<![CDATA[
.split16:189 %sext_ln1118_157 = sext i16 %layer_11_weights_V_23_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_157"/></StgValue>
</operation>

<operation id="4634" st_id="333" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3662" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split16:190 %mul_ln1118_119 = mul i36 %sext_ln1118_157, i36 %zext_ln1116_86

]]></Node>
<StgValue><ssdm name="mul_ln1118_119"/></StgValue>
</operation>

<operation id="4635" st_id="333" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3667" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split16:195 %layer_11_weights_V_24_addr = getelementptr i16 %layer_11_weights_V_24, i64 0, i64 %i_12_cast

]]></Node>
<StgValue><ssdm name="layer_11_weights_V_24_addr"/></StgValue>
</operation>

<operation id="4636" st_id="333" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3668" bw="16" op_0_bw="4">
<![CDATA[
.split16:196 %layer_11_weights_V_24_load = load i4 %layer_11_weights_V_24_addr

]]></Node>
<StgValue><ssdm name="layer_11_weights_V_24_load"/></StgValue>
</operation>
</state>

<state id="334" st_id="334">

<operation id="4637" st_id="334" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3650" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split16:178 %add_ln1192_117 = add i37 %shl_ln728_117, i37 %sext_ln703_132

]]></Node>
<StgValue><ssdm name="add_ln1192_117"/></StgValue>
</operation>

<operation id="4638" st_id="334" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3654" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split16:182 %mul_ln1118_118 = mul i36 %sext_ln1118_156, i36 %zext_ln1116_85

]]></Node>
<StgValue><ssdm name="mul_ln1118_118"/></StgValue>
</operation>

<operation id="4639" st_id="334" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3655" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split16:183 %tmp_126 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_117, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="tmp_126"/></StgValue>
</operation>

<operation id="4640" st_id="334" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3656" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.split16:184 %shl_ln728_118 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_126, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_118"/></StgValue>
</operation>

<operation id="4641" st_id="334" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3657" bw="37" op_0_bw="36">
<![CDATA[
.split16:185 %sext_ln703_133 = sext i36 %mul_ln1118_118

]]></Node>
<StgValue><ssdm name="sext_ln703_133"/></StgValue>
</operation>

<operation id="4642" st_id="334" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3658" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split16:186 %add_ln1192_118 = add i37 %shl_ln728_118, i37 %sext_ln703_133

]]></Node>
<StgValue><ssdm name="add_ln1192_118"/></StgValue>
</operation>

<operation id="4643" st_id="334" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3662" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split16:190 %mul_ln1118_119 = mul i36 %sext_ln1118_157, i36 %zext_ln1116_86

]]></Node>
<StgValue><ssdm name="mul_ln1118_119"/></StgValue>
</operation>

<operation id="4644" st_id="334" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3668" bw="16" op_0_bw="4">
<![CDATA[
.split16:196 %layer_11_weights_V_24_load = load i4 %layer_11_weights_V_24_addr

]]></Node>
<StgValue><ssdm name="layer_11_weights_V_24_load"/></StgValue>
</operation>

<operation id="4645" st_id="334" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3669" bw="36" op_0_bw="16">
<![CDATA[
.split16:197 %sext_ln1118_158 = sext i16 %layer_11_weights_V_24_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_158"/></StgValue>
</operation>

<operation id="4646" st_id="334" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3670" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split16:198 %mul_ln1118_120 = mul i36 %sext_ln1118_158, i36 %zext_ln1116_87

]]></Node>
<StgValue><ssdm name="mul_ln1118_120"/></StgValue>
</operation>

<operation id="4647" st_id="334" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3675" bw="4" op_0_bw="17" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split16:203 %layer_11_weights_V_25_addr = getelementptr i17 %layer_11_weights_V_25, i64 0, i64 %i_12_cast

]]></Node>
<StgValue><ssdm name="layer_11_weights_V_25_addr"/></StgValue>
</operation>

<operation id="4648" st_id="334" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3676" bw="17" op_0_bw="4">
<![CDATA[
.split16:204 %layer_11_weights_V_25_load = load i4 %layer_11_weights_V_25_addr

]]></Node>
<StgValue><ssdm name="layer_11_weights_V_25_load"/></StgValue>
</operation>
</state>

<state id="335" st_id="335">

<operation id="4649" st_id="335" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3658" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split16:186 %add_ln1192_118 = add i37 %shl_ln728_118, i37 %sext_ln703_133

]]></Node>
<StgValue><ssdm name="add_ln1192_118"/></StgValue>
</operation>

<operation id="4650" st_id="335" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3662" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split16:190 %mul_ln1118_119 = mul i36 %sext_ln1118_157, i36 %zext_ln1116_86

]]></Node>
<StgValue><ssdm name="mul_ln1118_119"/></StgValue>
</operation>

<operation id="4651" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3663" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split16:191 %tmp_127 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_118, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="tmp_127"/></StgValue>
</operation>

<operation id="4652" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3664" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.split16:192 %shl_ln728_119 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_127, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_119"/></StgValue>
</operation>

<operation id="4653" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3665" bw="37" op_0_bw="36">
<![CDATA[
.split16:193 %sext_ln703_134 = sext i36 %mul_ln1118_119

]]></Node>
<StgValue><ssdm name="sext_ln703_134"/></StgValue>
</operation>

<operation id="4654" st_id="335" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3666" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split16:194 %add_ln1192_119 = add i37 %shl_ln728_119, i37 %sext_ln703_134

]]></Node>
<StgValue><ssdm name="add_ln1192_119"/></StgValue>
</operation>

<operation id="4655" st_id="335" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3670" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split16:198 %mul_ln1118_120 = mul i36 %sext_ln1118_158, i36 %zext_ln1116_87

]]></Node>
<StgValue><ssdm name="mul_ln1118_120"/></StgValue>
</operation>

<operation id="4656" st_id="335" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3676" bw="17" op_0_bw="4">
<![CDATA[
.split16:204 %layer_11_weights_V_25_load = load i4 %layer_11_weights_V_25_addr

]]></Node>
<StgValue><ssdm name="layer_11_weights_V_25_load"/></StgValue>
</operation>

<operation id="4657" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3677" bw="37" op_0_bw="17">
<![CDATA[
.split16:205 %sext_ln1118_159 = sext i17 %layer_11_weights_V_25_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_159"/></StgValue>
</operation>

<operation id="4658" st_id="335" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3678" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split16:206 %mul_ln703_12 = mul i37 %sext_ln1118_159, i37 %zext_ln1116_88

]]></Node>
<StgValue><ssdm name="mul_ln703_12"/></StgValue>
</operation>

<operation id="4659" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3682" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split16:210 %layer_11_weights_V_26_addr = getelementptr i16 %layer_11_weights_V_26, i64 0, i64 %i_12_cast

]]></Node>
<StgValue><ssdm name="layer_11_weights_V_26_addr"/></StgValue>
</operation>

<operation id="4660" st_id="335" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3683" bw="16" op_0_bw="4">
<![CDATA[
.split16:211 %layer_11_weights_V_26_load = load i4 %layer_11_weights_V_26_addr

]]></Node>
<StgValue><ssdm name="layer_11_weights_V_26_load"/></StgValue>
</operation>
</state>

<state id="336" st_id="336">

<operation id="4661" st_id="336" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3666" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split16:194 %add_ln1192_119 = add i37 %shl_ln728_119, i37 %sext_ln703_134

]]></Node>
<StgValue><ssdm name="add_ln1192_119"/></StgValue>
</operation>

<operation id="4662" st_id="336" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3670" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split16:198 %mul_ln1118_120 = mul i36 %sext_ln1118_158, i36 %zext_ln1116_87

]]></Node>
<StgValue><ssdm name="mul_ln1118_120"/></StgValue>
</operation>

<operation id="4663" st_id="336" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3671" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split16:199 %tmp_128 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_119, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="tmp_128"/></StgValue>
</operation>

<operation id="4664" st_id="336" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3672" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.split16:200 %shl_ln728_120 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_128, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_120"/></StgValue>
</operation>

<operation id="4665" st_id="336" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3673" bw="37" op_0_bw="36">
<![CDATA[
.split16:201 %sext_ln703_135 = sext i36 %mul_ln1118_120

]]></Node>
<StgValue><ssdm name="sext_ln703_135"/></StgValue>
</operation>

<operation id="4666" st_id="336" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3674" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split16:202 %add_ln1192_120 = add i37 %shl_ln728_120, i37 %sext_ln703_135

]]></Node>
<StgValue><ssdm name="add_ln1192_120"/></StgValue>
</operation>

<operation id="4667" st_id="336" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3678" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split16:206 %mul_ln703_12 = mul i37 %sext_ln1118_159, i37 %zext_ln1116_88

]]></Node>
<StgValue><ssdm name="mul_ln703_12"/></StgValue>
</operation>

<operation id="4668" st_id="336" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3683" bw="16" op_0_bw="4">
<![CDATA[
.split16:211 %layer_11_weights_V_26_load = load i4 %layer_11_weights_V_26_addr

]]></Node>
<StgValue><ssdm name="layer_11_weights_V_26_load"/></StgValue>
</operation>

<operation id="4669" st_id="336" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3684" bw="36" op_0_bw="16">
<![CDATA[
.split16:212 %sext_ln1118_160 = sext i16 %layer_11_weights_V_26_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_160"/></StgValue>
</operation>

<operation id="4670" st_id="336" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3685" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split16:213 %mul_ln1118_122 = mul i36 %sext_ln1118_160, i36 %zext_ln1116_89

]]></Node>
<StgValue><ssdm name="mul_ln1118_122"/></StgValue>
</operation>

<operation id="4671" st_id="336" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3690" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split16:218 %layer_11_weights_V_27_addr = getelementptr i16 %layer_11_weights_V_27, i64 0, i64 %i_12_cast

]]></Node>
<StgValue><ssdm name="layer_11_weights_V_27_addr"/></StgValue>
</operation>

<operation id="4672" st_id="336" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3691" bw="16" op_0_bw="4">
<![CDATA[
.split16:219 %layer_11_weights_V_27_load = load i4 %layer_11_weights_V_27_addr

]]></Node>
<StgValue><ssdm name="layer_11_weights_V_27_load"/></StgValue>
</operation>
</state>

<state id="337" st_id="337">

<operation id="4673" st_id="337" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3674" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split16:202 %add_ln1192_120 = add i37 %shl_ln728_120, i37 %sext_ln703_135

]]></Node>
<StgValue><ssdm name="add_ln1192_120"/></StgValue>
</operation>

<operation id="4674" st_id="337" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3678" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split16:206 %mul_ln703_12 = mul i37 %sext_ln1118_159, i37 %zext_ln1116_88

]]></Node>
<StgValue><ssdm name="mul_ln703_12"/></StgValue>
</operation>

<operation id="4675" st_id="337" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3679" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split16:207 %tmp_129 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_120, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="tmp_129"/></StgValue>
</operation>

<operation id="4676" st_id="337" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3680" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.split16:208 %shl_ln728_121 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_129, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_121"/></StgValue>
</operation>

<operation id="4677" st_id="337" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3681" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split16:209 %add_ln1192_121 = add i37 %shl_ln728_121, i37 %mul_ln703_12

]]></Node>
<StgValue><ssdm name="add_ln1192_121"/></StgValue>
</operation>

<operation id="4678" st_id="337" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3685" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split16:213 %mul_ln1118_122 = mul i36 %sext_ln1118_160, i36 %zext_ln1116_89

]]></Node>
<StgValue><ssdm name="mul_ln1118_122"/></StgValue>
</operation>

<operation id="4679" st_id="337" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3691" bw="16" op_0_bw="4">
<![CDATA[
.split16:219 %layer_11_weights_V_27_load = load i4 %layer_11_weights_V_27_addr

]]></Node>
<StgValue><ssdm name="layer_11_weights_V_27_load"/></StgValue>
</operation>

<operation id="4680" st_id="337" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3692" bw="36" op_0_bw="16">
<![CDATA[
.split16:220 %sext_ln1118_161 = sext i16 %layer_11_weights_V_27_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_161"/></StgValue>
</operation>

<operation id="4681" st_id="337" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3693" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split16:221 %mul_ln1118_123 = mul i36 %sext_ln1118_161, i36 %zext_ln1116_90

]]></Node>
<StgValue><ssdm name="mul_ln1118_123"/></StgValue>
</operation>

<operation id="4682" st_id="337" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3698" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split16:226 %layer_11_weights_V_28_addr = getelementptr i16 %layer_11_weights_V_28, i64 0, i64 %i_12_cast

]]></Node>
<StgValue><ssdm name="layer_11_weights_V_28_addr"/></StgValue>
</operation>

<operation id="4683" st_id="337" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3699" bw="16" op_0_bw="4">
<![CDATA[
.split16:227 %layer_11_weights_V_28_load = load i4 %layer_11_weights_V_28_addr

]]></Node>
<StgValue><ssdm name="layer_11_weights_V_28_load"/></StgValue>
</operation>
</state>

<state id="338" st_id="338">

<operation id="4684" st_id="338" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3681" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split16:209 %add_ln1192_121 = add i37 %shl_ln728_121, i37 %mul_ln703_12

]]></Node>
<StgValue><ssdm name="add_ln1192_121"/></StgValue>
</operation>

<operation id="4685" st_id="338" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3685" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split16:213 %mul_ln1118_122 = mul i36 %sext_ln1118_160, i36 %zext_ln1116_89

]]></Node>
<StgValue><ssdm name="mul_ln1118_122"/></StgValue>
</operation>

<operation id="4686" st_id="338" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3686" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split16:214 %tmp_130 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_121, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="tmp_130"/></StgValue>
</operation>

<operation id="4687" st_id="338" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3687" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.split16:215 %shl_ln728_122 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_130, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_122"/></StgValue>
</operation>

<operation id="4688" st_id="338" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3688" bw="37" op_0_bw="36">
<![CDATA[
.split16:216 %sext_ln703_136 = sext i36 %mul_ln1118_122

]]></Node>
<StgValue><ssdm name="sext_ln703_136"/></StgValue>
</operation>

<operation id="4689" st_id="338" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3689" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split16:217 %add_ln1192_122 = add i37 %shl_ln728_122, i37 %sext_ln703_136

]]></Node>
<StgValue><ssdm name="add_ln1192_122"/></StgValue>
</operation>

<operation id="4690" st_id="338" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3693" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split16:221 %mul_ln1118_123 = mul i36 %sext_ln1118_161, i36 %zext_ln1116_90

]]></Node>
<StgValue><ssdm name="mul_ln1118_123"/></StgValue>
</operation>

<operation id="4691" st_id="338" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3699" bw="16" op_0_bw="4">
<![CDATA[
.split16:227 %layer_11_weights_V_28_load = load i4 %layer_11_weights_V_28_addr

]]></Node>
<StgValue><ssdm name="layer_11_weights_V_28_load"/></StgValue>
</operation>

<operation id="4692" st_id="338" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3700" bw="36" op_0_bw="16">
<![CDATA[
.split16:228 %sext_ln1118_162 = sext i16 %layer_11_weights_V_28_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_162"/></StgValue>
</operation>

<operation id="4693" st_id="338" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3701" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split16:229 %mul_ln1118_124 = mul i36 %sext_ln1118_162, i36 %zext_ln1116_91

]]></Node>
<StgValue><ssdm name="mul_ln1118_124"/></StgValue>
</operation>

<operation id="4694" st_id="338" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3706" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split16:234 %layer_11_weights_V_29_addr = getelementptr i16 %layer_11_weights_V_29, i64 0, i64 %i_12_cast

]]></Node>
<StgValue><ssdm name="layer_11_weights_V_29_addr"/></StgValue>
</operation>

<operation id="4695" st_id="338" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3707" bw="16" op_0_bw="4">
<![CDATA[
.split16:235 %layer_11_weights_V_29_load = load i4 %layer_11_weights_V_29_addr

]]></Node>
<StgValue><ssdm name="layer_11_weights_V_29_load"/></StgValue>
</operation>
</state>

<state id="339" st_id="339">

<operation id="4696" st_id="339" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3689" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split16:217 %add_ln1192_122 = add i37 %shl_ln728_122, i37 %sext_ln703_136

]]></Node>
<StgValue><ssdm name="add_ln1192_122"/></StgValue>
</operation>

<operation id="4697" st_id="339" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3693" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split16:221 %mul_ln1118_123 = mul i36 %sext_ln1118_161, i36 %zext_ln1116_90

]]></Node>
<StgValue><ssdm name="mul_ln1118_123"/></StgValue>
</operation>

<operation id="4698" st_id="339" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3694" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split16:222 %tmp_131 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_122, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="tmp_131"/></StgValue>
</operation>

<operation id="4699" st_id="339" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3695" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.split16:223 %shl_ln728_123 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_131, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_123"/></StgValue>
</operation>

<operation id="4700" st_id="339" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3696" bw="37" op_0_bw="36">
<![CDATA[
.split16:224 %sext_ln703_137 = sext i36 %mul_ln1118_123

]]></Node>
<StgValue><ssdm name="sext_ln703_137"/></StgValue>
</operation>

<operation id="4701" st_id="339" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3697" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split16:225 %add_ln1192_123 = add i37 %shl_ln728_123, i37 %sext_ln703_137

]]></Node>
<StgValue><ssdm name="add_ln1192_123"/></StgValue>
</operation>

<operation id="4702" st_id="339" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3701" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split16:229 %mul_ln1118_124 = mul i36 %sext_ln1118_162, i36 %zext_ln1116_91

]]></Node>
<StgValue><ssdm name="mul_ln1118_124"/></StgValue>
</operation>

<operation id="4703" st_id="339" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3707" bw="16" op_0_bw="4">
<![CDATA[
.split16:235 %layer_11_weights_V_29_load = load i4 %layer_11_weights_V_29_addr

]]></Node>
<StgValue><ssdm name="layer_11_weights_V_29_load"/></StgValue>
</operation>

<operation id="4704" st_id="339" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3708" bw="36" op_0_bw="16">
<![CDATA[
.split16:236 %sext_ln1118_163 = sext i16 %layer_11_weights_V_29_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_163"/></StgValue>
</operation>

<operation id="4705" st_id="339" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3709" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split16:237 %mul_ln1118_125 = mul i36 %sext_ln1118_163, i36 %zext_ln1116_92

]]></Node>
<StgValue><ssdm name="mul_ln1118_125"/></StgValue>
</operation>

<operation id="4706" st_id="339" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3714" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split16:242 %layer_11_weights_V_30_addr = getelementptr i16 %layer_11_weights_V_30, i64 0, i64 %i_12_cast

]]></Node>
<StgValue><ssdm name="layer_11_weights_V_30_addr"/></StgValue>
</operation>

<operation id="4707" st_id="339" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3715" bw="16" op_0_bw="4">
<![CDATA[
.split16:243 %layer_11_weights_V_30_load = load i4 %layer_11_weights_V_30_addr

]]></Node>
<StgValue><ssdm name="layer_11_weights_V_30_load"/></StgValue>
</operation>
</state>

<state id="340" st_id="340">

<operation id="4708" st_id="340" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3697" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split16:225 %add_ln1192_123 = add i37 %shl_ln728_123, i37 %sext_ln703_137

]]></Node>
<StgValue><ssdm name="add_ln1192_123"/></StgValue>
</operation>

<operation id="4709" st_id="340" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3701" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split16:229 %mul_ln1118_124 = mul i36 %sext_ln1118_162, i36 %zext_ln1116_91

]]></Node>
<StgValue><ssdm name="mul_ln1118_124"/></StgValue>
</operation>

<operation id="4710" st_id="340" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3702" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split16:230 %tmp_132 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_123, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="tmp_132"/></StgValue>
</operation>

<operation id="4711" st_id="340" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3703" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.split16:231 %shl_ln728_124 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_132, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_124"/></StgValue>
</operation>

<operation id="4712" st_id="340" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3704" bw="37" op_0_bw="36">
<![CDATA[
.split16:232 %sext_ln703_138 = sext i36 %mul_ln1118_124

]]></Node>
<StgValue><ssdm name="sext_ln703_138"/></StgValue>
</operation>

<operation id="4713" st_id="340" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3705" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split16:233 %add_ln1192_124 = add i37 %shl_ln728_124, i37 %sext_ln703_138

]]></Node>
<StgValue><ssdm name="add_ln1192_124"/></StgValue>
</operation>

<operation id="4714" st_id="340" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3709" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split16:237 %mul_ln1118_125 = mul i36 %sext_ln1118_163, i36 %zext_ln1116_92

]]></Node>
<StgValue><ssdm name="mul_ln1118_125"/></StgValue>
</operation>

<operation id="4715" st_id="340" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3715" bw="16" op_0_bw="4">
<![CDATA[
.split16:243 %layer_11_weights_V_30_load = load i4 %layer_11_weights_V_30_addr

]]></Node>
<StgValue><ssdm name="layer_11_weights_V_30_load"/></StgValue>
</operation>

<operation id="4716" st_id="340" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3716" bw="36" op_0_bw="16">
<![CDATA[
.split16:244 %sext_ln1118_164 = sext i16 %layer_11_weights_V_30_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_164"/></StgValue>
</operation>

<operation id="4717" st_id="340" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3717" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split16:245 %mul_ln1118_126 = mul i36 %sext_ln1118_164, i36 %zext_ln1116_93

]]></Node>
<StgValue><ssdm name="mul_ln1118_126"/></StgValue>
</operation>

<operation id="4718" st_id="340" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3722" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split16:250 %layer_11_weights_V_31_addr = getelementptr i16 %layer_11_weights_V_31, i64 0, i64 %i_12_cast

]]></Node>
<StgValue><ssdm name="layer_11_weights_V_31_addr"/></StgValue>
</operation>

<operation id="4719" st_id="340" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3723" bw="16" op_0_bw="4">
<![CDATA[
.split16:251 %layer_11_weights_V_31_load = load i4 %layer_11_weights_V_31_addr

]]></Node>
<StgValue><ssdm name="layer_11_weights_V_31_load"/></StgValue>
</operation>
</state>

<state id="341" st_id="341">

<operation id="4720" st_id="341" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3705" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split16:233 %add_ln1192_124 = add i37 %shl_ln728_124, i37 %sext_ln703_138

]]></Node>
<StgValue><ssdm name="add_ln1192_124"/></StgValue>
</operation>

<operation id="4721" st_id="341" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3709" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split16:237 %mul_ln1118_125 = mul i36 %sext_ln1118_163, i36 %zext_ln1116_92

]]></Node>
<StgValue><ssdm name="mul_ln1118_125"/></StgValue>
</operation>

<operation id="4722" st_id="341" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3710" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split16:238 %tmp_133 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_124, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="tmp_133"/></StgValue>
</operation>

<operation id="4723" st_id="341" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3711" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.split16:239 %shl_ln728_125 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_133, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_125"/></StgValue>
</operation>

<operation id="4724" st_id="341" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3712" bw="37" op_0_bw="36">
<![CDATA[
.split16:240 %sext_ln703_139 = sext i36 %mul_ln1118_125

]]></Node>
<StgValue><ssdm name="sext_ln703_139"/></StgValue>
</operation>

<operation id="4725" st_id="341" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3713" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split16:241 %add_ln1192_125 = add i37 %shl_ln728_125, i37 %sext_ln703_139

]]></Node>
<StgValue><ssdm name="add_ln1192_125"/></StgValue>
</operation>

<operation id="4726" st_id="341" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3717" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split16:245 %mul_ln1118_126 = mul i36 %sext_ln1118_164, i36 %zext_ln1116_93

]]></Node>
<StgValue><ssdm name="mul_ln1118_126"/></StgValue>
</operation>

<operation id="4727" st_id="341" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3723" bw="16" op_0_bw="4">
<![CDATA[
.split16:251 %layer_11_weights_V_31_load = load i4 %layer_11_weights_V_31_addr

]]></Node>
<StgValue><ssdm name="layer_11_weights_V_31_load"/></StgValue>
</operation>

<operation id="4728" st_id="341" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3724" bw="36" op_0_bw="16">
<![CDATA[
.split16:252 %sext_ln1118_165 = sext i16 %layer_11_weights_V_31_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_165"/></StgValue>
</operation>

<operation id="4729" st_id="341" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3725" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split16:253 %mul_ln1118_127 = mul i36 %sext_ln1118_165, i36 %sext_ln1116_95_cast

]]></Node>
<StgValue><ssdm name="mul_ln1118_127"/></StgValue>
</operation>
</state>

<state id="342" st_id="342">

<operation id="4730" st_id="342" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3713" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split16:241 %add_ln1192_125 = add i37 %shl_ln728_125, i37 %sext_ln703_139

]]></Node>
<StgValue><ssdm name="add_ln1192_125"/></StgValue>
</operation>

<operation id="4731" st_id="342" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3717" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split16:245 %mul_ln1118_126 = mul i36 %sext_ln1118_164, i36 %zext_ln1116_93

]]></Node>
<StgValue><ssdm name="mul_ln1118_126"/></StgValue>
</operation>

<operation id="4732" st_id="342" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3718" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split16:246 %tmp_134 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_125, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="tmp_134"/></StgValue>
</operation>

<operation id="4733" st_id="342" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3719" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.split16:247 %shl_ln728_126 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_134, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_126"/></StgValue>
</operation>

<operation id="4734" st_id="342" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3720" bw="37" op_0_bw="36">
<![CDATA[
.split16:248 %sext_ln703_140 = sext i36 %mul_ln1118_126

]]></Node>
<StgValue><ssdm name="sext_ln703_140"/></StgValue>
</operation>

<operation id="4735" st_id="342" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3721" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split16:249 %add_ln1192_126 = add i37 %shl_ln728_126, i37 %sext_ln703_140

]]></Node>
<StgValue><ssdm name="add_ln1192_126"/></StgValue>
</operation>

<operation id="4736" st_id="342" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3725" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split16:253 %mul_ln1118_127 = mul i36 %sext_ln1118_165, i36 %sext_ln1116_95_cast

]]></Node>
<StgValue><ssdm name="mul_ln1118_127"/></StgValue>
</operation>
</state>

<state id="343" st_id="343">

<operation id="4737" st_id="343" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3721" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split16:249 %add_ln1192_126 = add i37 %shl_ln728_126, i37 %sext_ln703_140

]]></Node>
<StgValue><ssdm name="add_ln1192_126"/></StgValue>
</operation>

<operation id="4738" st_id="343" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3725" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split16:253 %mul_ln1118_127 = mul i36 %sext_ln1118_165, i36 %sext_ln1116_95_cast

]]></Node>
<StgValue><ssdm name="mul_ln1118_127"/></StgValue>
</operation>

<operation id="4739" st_id="343" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3726" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split16:254 %tmp_135 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_126, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="tmp_135"/></StgValue>
</operation>

<operation id="4740" st_id="343" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3727" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.split16:255 %shl_ln728_127 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_135, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_127"/></StgValue>
</operation>

<operation id="4741" st_id="343" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3728" bw="37" op_0_bw="36">
<![CDATA[
.split16:256 %sext_ln703_141 = sext i36 %mul_ln1118_127

]]></Node>
<StgValue><ssdm name="sext_ln703_141"/></StgValue>
</operation>

<operation id="4742" st_id="343" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3729" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split16:257 %add_ln1192_127 = add i37 %shl_ln728_127, i37 %sext_ln703_141

]]></Node>
<StgValue><ssdm name="add_ln1192_127"/></StgValue>
</operation>
</state>

<state id="344" st_id="344">

<operation id="4743" st_id="344" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3473" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split16:1 %specloopname_ln140 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8

]]></Node>
<StgValue><ssdm name="specloopname_ln140"/></StgValue>
</operation>

<operation id="4744" st_id="344" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3476" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split16:4 %layer_11_out_V_addr = getelementptr i20 %layer_11_out_V, i64 0, i64 %i_12_cast

]]></Node>
<StgValue><ssdm name="layer_11_out_V_addr"/></StgValue>
</operation>

<operation id="4745" st_id="344" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3729" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split16:257 %add_ln1192_127 = add i37 %shl_ln728_127, i37 %sext_ln703_141

]]></Node>
<StgValue><ssdm name="add_ln1192_127"/></StgValue>
</operation>

<operation id="4746" st_id="344" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3730" bw="20" op_0_bw="20" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split16:258 %trunc_ln1495_1 = partselect i20 @_ssdm_op_PartSelect.i20.i37.i32.i32, i37 %add_ln1192_127, i32 16, i32 35

]]></Node>
<StgValue><ssdm name="trunc_ln1495_1"/></StgValue>
</operation>

<operation id="4747" st_id="344" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3731" bw="1" op_0_bw="1" op_1_bw="37" op_2_bw="32">
<![CDATA[
.split16:259 %tmp_136 = bitselect i1 @_ssdm_op_BitSelect.i1.i37.i32, i37 %add_ln1192_127, i32 36

]]></Node>
<StgValue><ssdm name="tmp_136"/></StgValue>
</operation>

<operation id="4748" st_id="344" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3732" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
.split16:260 %select_ln8_2 = select i1 %tmp_136, i20 0, i20 %trunc_ln1495_1

]]></Node>
<StgValue><ssdm name="select_ln8_2"/></StgValue>
</operation>

<operation id="4749" st_id="344" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3733" bw="0" op_0_bw="20" op_1_bw="4">
<![CDATA[
.split16:261 %store_ln727 = store i20 %select_ln8_2, i4 %layer_11_out_V_addr

]]></Node>
<StgValue><ssdm name="store_ln727"/></StgValue>
</operation>

<operation id="4750" st_id="344" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3734" bw="0" op_0_bw="0">
<![CDATA[
.split16:262 %br_ln0 = br void %_Z10dense_reluILt64ELt64ELt32ELt32ELt32EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="345" st_id="345">

<operation id="4751" st_id="345" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3736" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt32ELt32ELt16ELt16ELt16EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:0 %layer_11_out_V_load = load i20 0

]]></Node>
<StgValue><ssdm name="layer_11_out_V_load"/></StgValue>
</operation>

<operation id="4752" st_id="345" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3738" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt32ELt32ELt16ELt16ELt16EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:2 %layer_11_out_V_load_1 = load i20 1

]]></Node>
<StgValue><ssdm name="layer_11_out_V_load_1"/></StgValue>
</operation>
</state>

<state id="346" st_id="346">

<operation id="4753" st_id="346" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3736" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt32ELt32ELt16ELt16ELt16EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:0 %layer_11_out_V_load = load i20 0

]]></Node>
<StgValue><ssdm name="layer_11_out_V_load"/></StgValue>
</operation>

<operation id="4754" st_id="346" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3738" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt32ELt32ELt16ELt16ELt16EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:2 %layer_11_out_V_load_1 = load i20 1

]]></Node>
<StgValue><ssdm name="layer_11_out_V_load_1"/></StgValue>
</operation>

<operation id="4755" st_id="346" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3740" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt32ELt32ELt16ELt16ELt16EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:4 %layer_11_out_V_load_2 = load i20 2

]]></Node>
<StgValue><ssdm name="layer_11_out_V_load_2"/></StgValue>
</operation>

<operation id="4756" st_id="346" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3742" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt32ELt32ELt16ELt16ELt16EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:6 %layer_11_out_V_load_3 = load i20 3

]]></Node>
<StgValue><ssdm name="layer_11_out_V_load_3"/></StgValue>
</operation>
</state>

<state id="347" st_id="347">

<operation id="4757" st_id="347" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3740" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt32ELt32ELt16ELt16ELt16EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:4 %layer_11_out_V_load_2 = load i20 2

]]></Node>
<StgValue><ssdm name="layer_11_out_V_load_2"/></StgValue>
</operation>

<operation id="4758" st_id="347" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3742" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt32ELt32ELt16ELt16ELt16EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:6 %layer_11_out_V_load_3 = load i20 3

]]></Node>
<StgValue><ssdm name="layer_11_out_V_load_3"/></StgValue>
</operation>

<operation id="4759" st_id="347" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3744" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt32ELt32ELt16ELt16ELt16EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:8 %layer_11_out_V_load_4 = load i20 4

]]></Node>
<StgValue><ssdm name="layer_11_out_V_load_4"/></StgValue>
</operation>

<operation id="4760" st_id="347" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3746" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt32ELt32ELt16ELt16ELt16EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:10 %layer_11_out_V_load_5 = load i20 5

]]></Node>
<StgValue><ssdm name="layer_11_out_V_load_5"/></StgValue>
</operation>
</state>

<state id="348" st_id="348">

<operation id="4761" st_id="348" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3744" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt32ELt32ELt16ELt16ELt16EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:8 %layer_11_out_V_load_4 = load i20 4

]]></Node>
<StgValue><ssdm name="layer_11_out_V_load_4"/></StgValue>
</operation>

<operation id="4762" st_id="348" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3746" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt32ELt32ELt16ELt16ELt16EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:10 %layer_11_out_V_load_5 = load i20 5

]]></Node>
<StgValue><ssdm name="layer_11_out_V_load_5"/></StgValue>
</operation>

<operation id="4763" st_id="348" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3748" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt32ELt32ELt16ELt16ELt16EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:12 %layer_11_out_V_load_6 = load i20 6

]]></Node>
<StgValue><ssdm name="layer_11_out_V_load_6"/></StgValue>
</operation>

<operation id="4764" st_id="348" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3750" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt32ELt32ELt16ELt16ELt16EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:14 %layer_11_out_V_load_7 = load i20 7

]]></Node>
<StgValue><ssdm name="layer_11_out_V_load_7"/></StgValue>
</operation>
</state>

<state id="349" st_id="349">

<operation id="4765" st_id="349" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3748" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt32ELt32ELt16ELt16ELt16EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:12 %layer_11_out_V_load_6 = load i20 6

]]></Node>
<StgValue><ssdm name="layer_11_out_V_load_6"/></StgValue>
</operation>

<operation id="4766" st_id="349" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3750" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt32ELt32ELt16ELt16ELt16EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:14 %layer_11_out_V_load_7 = load i20 7

]]></Node>
<StgValue><ssdm name="layer_11_out_V_load_7"/></StgValue>
</operation>

<operation id="4767" st_id="349" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3752" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt32ELt32ELt16ELt16ELt16EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:16 %layer_11_out_V_load_8 = load i20 8

]]></Node>
<StgValue><ssdm name="layer_11_out_V_load_8"/></StgValue>
</operation>

<operation id="4768" st_id="349" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3754" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt32ELt32ELt16ELt16ELt16EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:18 %layer_11_out_V_load_9 = load i20 9

]]></Node>
<StgValue><ssdm name="layer_11_out_V_load_9"/></StgValue>
</operation>
</state>

<state id="350" st_id="350">

<operation id="4769" st_id="350" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3752" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt32ELt32ELt16ELt16ELt16EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:16 %layer_11_out_V_load_8 = load i20 8

]]></Node>
<StgValue><ssdm name="layer_11_out_V_load_8"/></StgValue>
</operation>

<operation id="4770" st_id="350" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3754" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt32ELt32ELt16ELt16ELt16EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:18 %layer_11_out_V_load_9 = load i20 9

]]></Node>
<StgValue><ssdm name="layer_11_out_V_load_9"/></StgValue>
</operation>

<operation id="4771" st_id="350" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3756" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt32ELt32ELt16ELt16ELt16EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:20 %layer_11_out_V_load_10 = load i20 10

]]></Node>
<StgValue><ssdm name="layer_11_out_V_load_10"/></StgValue>
</operation>

<operation id="4772" st_id="350" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3758" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt32ELt32ELt16ELt16ELt16EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:22 %layer_11_out_V_load_11 = load i20 11

]]></Node>
<StgValue><ssdm name="layer_11_out_V_load_11"/></StgValue>
</operation>
</state>

<state id="351" st_id="351">

<operation id="4773" st_id="351" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3756" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt32ELt32ELt16ELt16ELt16EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:20 %layer_11_out_V_load_10 = load i20 10

]]></Node>
<StgValue><ssdm name="layer_11_out_V_load_10"/></StgValue>
</operation>

<operation id="4774" st_id="351" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3758" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt32ELt32ELt16ELt16ELt16EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:22 %layer_11_out_V_load_11 = load i20 11

]]></Node>
<StgValue><ssdm name="layer_11_out_V_load_11"/></StgValue>
</operation>

<operation id="4775" st_id="351" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3760" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt32ELt32ELt16ELt16ELt16EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:24 %layer_11_out_V_load_12 = load i20 12

]]></Node>
<StgValue><ssdm name="layer_11_out_V_load_12"/></StgValue>
</operation>

<operation id="4776" st_id="351" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3762" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt32ELt32ELt16ELt16ELt16EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:26 %layer_11_out_V_load_13 = load i20 13

]]></Node>
<StgValue><ssdm name="layer_11_out_V_load_13"/></StgValue>
</operation>
</state>

<state id="352" st_id="352">

<operation id="4777" st_id="352" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3760" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt32ELt32ELt16ELt16ELt16EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:24 %layer_11_out_V_load_12 = load i20 12

]]></Node>
<StgValue><ssdm name="layer_11_out_V_load_12"/></StgValue>
</operation>

<operation id="4778" st_id="352" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3762" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt32ELt32ELt16ELt16ELt16EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:26 %layer_11_out_V_load_13 = load i20 13

]]></Node>
<StgValue><ssdm name="layer_11_out_V_load_13"/></StgValue>
</operation>

<operation id="4779" st_id="352" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3764" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt32ELt32ELt16ELt16ELt16EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:28 %layer_11_out_V_load_14 = load i20 14

]]></Node>
<StgValue><ssdm name="layer_11_out_V_load_14"/></StgValue>
</operation>

<operation id="4780" st_id="352" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3766" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt32ELt32ELt16ELt16ELt16EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:30 %layer_11_out_V_load_15 = load i20 15

]]></Node>
<StgValue><ssdm name="layer_11_out_V_load_15"/></StgValue>
</operation>
</state>

<state id="353" st_id="353">

<operation id="4781" st_id="353" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3737" bw="37" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt32ELt32ELt16ELt16ELt16EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:1 %zext_ln1192 = zext i20 %layer_11_out_V_load

]]></Node>
<StgValue><ssdm name="zext_ln1192"/></StgValue>
</operation>

<operation id="4782" st_id="353" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3739" bw="37" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt32ELt32ELt16ELt16ELt16EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:3 %zext_ln1192_1 = zext i20 %layer_11_out_V_load_1

]]></Node>
<StgValue><ssdm name="zext_ln1192_1"/></StgValue>
</operation>

<operation id="4783" st_id="353" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3741" bw="37" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt32ELt32ELt16ELt16ELt16EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:5 %zext_ln1192_2 = zext i20 %layer_11_out_V_load_2

]]></Node>
<StgValue><ssdm name="zext_ln1192_2"/></StgValue>
</operation>

<operation id="4784" st_id="353" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3743" bw="37" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt32ELt32ELt16ELt16ELt16EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:7 %zext_ln1192_3 = zext i20 %layer_11_out_V_load_3

]]></Node>
<StgValue><ssdm name="zext_ln1192_3"/></StgValue>
</operation>

<operation id="4785" st_id="353" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3745" bw="37" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt32ELt32ELt16ELt16ELt16EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:9 %zext_ln1192_4 = zext i20 %layer_11_out_V_load_4

]]></Node>
<StgValue><ssdm name="zext_ln1192_4"/></StgValue>
</operation>

<operation id="4786" st_id="353" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3747" bw="37" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt32ELt32ELt16ELt16ELt16EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:11 %zext_ln1192_5 = zext i20 %layer_11_out_V_load_5

]]></Node>
<StgValue><ssdm name="zext_ln1192_5"/></StgValue>
</operation>

<operation id="4787" st_id="353" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3749" bw="37" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt32ELt32ELt16ELt16ELt16EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:13 %zext_ln1192_6 = zext i20 %layer_11_out_V_load_6

]]></Node>
<StgValue><ssdm name="zext_ln1192_6"/></StgValue>
</operation>

<operation id="4788" st_id="353" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3751" bw="37" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt32ELt32ELt16ELt16ELt16EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:15 %zext_ln1192_7 = zext i20 %layer_11_out_V_load_7

]]></Node>
<StgValue><ssdm name="zext_ln1192_7"/></StgValue>
</operation>

<operation id="4789" st_id="353" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3753" bw="37" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt32ELt32ELt16ELt16ELt16EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:17 %zext_ln1192_8 = zext i20 %layer_11_out_V_load_8

]]></Node>
<StgValue><ssdm name="zext_ln1192_8"/></StgValue>
</operation>

<operation id="4790" st_id="353" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3755" bw="37" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt32ELt32ELt16ELt16ELt16EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:19 %zext_ln1192_9 = zext i20 %layer_11_out_V_load_9

]]></Node>
<StgValue><ssdm name="zext_ln1192_9"/></StgValue>
</operation>

<operation id="4791" st_id="353" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3757" bw="37" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt32ELt32ELt16ELt16ELt16EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:21 %zext_ln1192_10 = zext i20 %layer_11_out_V_load_10

]]></Node>
<StgValue><ssdm name="zext_ln1192_10"/></StgValue>
</operation>

<operation id="4792" st_id="353" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3759" bw="37" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt32ELt32ELt16ELt16ELt16EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:23 %zext_ln1192_11 = zext i20 %layer_11_out_V_load_11

]]></Node>
<StgValue><ssdm name="zext_ln1192_11"/></StgValue>
</operation>

<operation id="4793" st_id="353" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3761" bw="37" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt32ELt32ELt16ELt16ELt16EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:25 %zext_ln1192_12 = zext i20 %layer_11_out_V_load_12

]]></Node>
<StgValue><ssdm name="zext_ln1192_12"/></StgValue>
</operation>

<operation id="4794" st_id="353" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3763" bw="37" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt32ELt32ELt16ELt16ELt16EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:27 %zext_ln1192_13 = zext i20 %layer_11_out_V_load_13

]]></Node>
<StgValue><ssdm name="zext_ln1192_13"/></StgValue>
</operation>

<operation id="4795" st_id="353" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3764" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt32ELt32ELt16ELt16ELt16EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:28 %layer_11_out_V_load_14 = load i20 14

]]></Node>
<StgValue><ssdm name="layer_11_out_V_load_14"/></StgValue>
</operation>

<operation id="4796" st_id="353" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3765" bw="37" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt32ELt32ELt16ELt16ELt16EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:29 %zext_ln1192_14 = zext i20 %layer_11_out_V_load_14

]]></Node>
<StgValue><ssdm name="zext_ln1192_14"/></StgValue>
</operation>

<operation id="4797" st_id="353" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3766" bw="20" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt32ELt32ELt16ELt16ELt16EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:30 %layer_11_out_V_load_15 = load i20 15

]]></Node>
<StgValue><ssdm name="layer_11_out_V_load_15"/></StgValue>
</operation>

<operation id="4798" st_id="353" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3767" bw="37" op_0_bw="20">
<![CDATA[
_Z10dense_reluILt32ELt32ELt16ELt16ELt16EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:31 %zext_ln1192_15 = zext i20 %layer_11_out_V_load_15

]]></Node>
<StgValue><ssdm name="zext_ln1192_15"/></StgValue>
</operation>

<operation id="4799" st_id="353" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3768" bw="0" op_0_bw="0">
<![CDATA[
_Z10dense_reluILt32ELt32ELt16ELt16ELt16EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:32 %br_ln0 = br void %_Z10dense_reluILt32ELt32ELt16ELt16ELt16EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="354" st_id="354">

<operation id="4800" st_id="354" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3770" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
_Z10dense_reluILt32ELt32ELt16ELt16ELt16EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit:0 %i_13 = phi i3 %add_ln166, void %.split13385, i3 0, void %_Z10dense_reluILt32ELt32ELt16ELt16ELt16EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader

]]></Node>
<StgValue><ssdm name="i_13"/></StgValue>
</operation>

<operation id="4801" st_id="354" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3771" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
_Z10dense_reluILt32ELt32ELt16ELt16ELt16EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit:1 %add_ln166 = add i3 %i_13, i3 1

]]></Node>
<StgValue><ssdm name="add_ln166"/></StgValue>
</operation>

<operation id="4802" st_id="354" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3772" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
_Z10dense_reluILt32ELt32ELt16ELt16ELt16EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="4803" st_id="354" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3773" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_Z10dense_reluILt32ELt32ELt16ELt16ELt16EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit:3 %icmp_ln166 = icmp_eq  i3 %i_13, i3 4

]]></Node>
<StgValue><ssdm name="icmp_ln166"/></StgValue>
</operation>

<operation id="4804" st_id="354" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3774" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
_Z10dense_reluILt32ELt32ELt16ELt16ELt16EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit:4 %empty_89 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4

]]></Node>
<StgValue><ssdm name="empty_89"/></StgValue>
</operation>

<operation id="4805" st_id="354" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3775" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_Z10dense_reluILt32ELt32ELt16ELt16ELt16EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit:5 %br_ln166 = br i1 %icmp_ln166, void %.split13, void %_Z5denseILt16ELt16ELt4ELt4ELt4EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader

]]></Node>
<StgValue><ssdm name="br_ln166"/></StgValue>
</operation>

<operation id="4806" st_id="354" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3778" bw="2" op_0_bw="3">
<![CDATA[
.split13:1 %trunc_ln169 = trunc i3 %i_13

]]></Node>
<StgValue><ssdm name="trunc_ln169"/></StgValue>
</operation>

<operation id="4807" st_id="354" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3779" bw="21" op_0_bw="21" op_1_bw="21" op_2_bw="21" op_3_bw="21" op_4_bw="21" op_5_bw="2">
<![CDATA[
.split13:2 %tmp_1 = mux i21 @_ssdm_op_Mux.ap_auto.4i21.i2, i21 2096156, i21 153, i21 2095737, i21 2174, i2 %trunc_ln169

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="4808" st_id="354" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3780" bw="21" op_0_bw="21" op_1_bw="21" op_2_bw="21" op_3_bw="21" op_4_bw="21" op_5_bw="2">
<![CDATA[
.split13:3 %tmp_2 = mux i21 @_ssdm_op_Mux.ap_auto.4i21.i2, i21 2065395, i21 4613, i21 32419, i21 28879, i2 %trunc_ln169

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="4809" st_id="354" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3781" bw="37" op_0_bw="21">
<![CDATA[
.split13:4 %sext_ln1192_2 = sext i21 %tmp_2

]]></Node>
<StgValue><ssdm name="sext_ln1192_2"/></StgValue>
</operation>

<operation id="4810" st_id="354" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3782" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split13:5 %mul_ln1192_6 = mul i37 %sext_ln1192_2, i37 %zext_ln1192

]]></Node>
<StgValue><ssdm name="mul_ln1192_6"/></StgValue>
</operation>

<operation id="4811" st_id="354" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3783" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.split13:6 %shl_ln728_129 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_1, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_129"/></StgValue>
</operation>

<operation id="4812" st_id="354" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3784" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split13:7 %add_ln1192_129 = add i37 %shl_ln728_129, i37 %mul_ln1192_6

]]></Node>
<StgValue><ssdm name="add_ln1192_129"/></StgValue>
</operation>

<operation id="4813" st_id="354" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3785" bw="21" op_0_bw="21" op_1_bw="21" op_2_bw="21" op_3_bw="21" op_4_bw="21" op_5_bw="2">
<![CDATA[
.split13:8 %tmp_3 = mux i21 @_ssdm_op_Mux.ap_auto.4i21.i2, i21 42235, i21 36131, i21 2084250, i21 2096335, i2 %trunc_ln169

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="4814" st_id="354" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3786" bw="37" op_0_bw="21">
<![CDATA[
.split13:9 %sext_ln1192_3 = sext i21 %tmp_3

]]></Node>
<StgValue><ssdm name="sext_ln1192_3"/></StgValue>
</operation>

<operation id="4815" st_id="354" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3787" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split13:10 %mul_ln1192_7 = mul i37 %sext_ln1192_3, i37 %zext_ln1192_1

]]></Node>
<StgValue><ssdm name="mul_ln1192_7"/></StgValue>
</operation>

<operation id="4816" st_id="354" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3788" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split13:11 %tmp_137 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_129, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="tmp_137"/></StgValue>
</operation>

<operation id="4817" st_id="354" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3789" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.split13:12 %shl_ln728_130 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_137, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_130"/></StgValue>
</operation>

<operation id="4818" st_id="354" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3790" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split13:13 %add_ln1192_130 = add i37 %shl_ln728_130, i37 %mul_ln1192_7

]]></Node>
<StgValue><ssdm name="add_ln1192_130"/></StgValue>
</operation>

<operation id="4819" st_id="354" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3791" bw="21" op_0_bw="21" op_1_bw="21" op_2_bw="21" op_3_bw="21" op_4_bw="21" op_5_bw="2">
<![CDATA[
.split13:14 %tmp_4 = mux i21 @_ssdm_op_Mux.ap_auto.4i21.i2, i21 2070708, i21 2051873, i21 13058, i21 2079652, i2 %trunc_ln169

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="4820" st_id="354" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3792" bw="37" op_0_bw="21">
<![CDATA[
.split13:15 %sext_ln1192_4 = sext i21 %tmp_4

]]></Node>
<StgValue><ssdm name="sext_ln1192_4"/></StgValue>
</operation>

<operation id="4821" st_id="354" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3793" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split13:16 %mul_ln1192_8 = mul i37 %sext_ln1192_4, i37 %zext_ln1192_2

]]></Node>
<StgValue><ssdm name="mul_ln1192_8"/></StgValue>
</operation>

<operation id="4822" st_id="354" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3794" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split13:17 %tmp_138 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_130, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="tmp_138"/></StgValue>
</operation>

<operation id="4823" st_id="354" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3797" bw="21" op_0_bw="21" op_1_bw="21" op_2_bw="21" op_3_bw="21" op_4_bw="21" op_5_bw="2">
<![CDATA[
.split13:20 %tmp_5 = mux i21 @_ssdm_op_Mux.ap_auto.4i21.i2, i21 18549, i21 12742, i21 2190, i21 30134, i2 %trunc_ln169

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="4824" st_id="354" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3798" bw="37" op_0_bw="21">
<![CDATA[
.split13:21 %sext_ln1192_5 = sext i21 %tmp_5

]]></Node>
<StgValue><ssdm name="sext_ln1192_5"/></StgValue>
</operation>

<operation id="4825" st_id="354" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3799" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split13:22 %mul_ln1192_9 = mul i37 %sext_ln1192_5, i37 %zext_ln1192_3

]]></Node>
<StgValue><ssdm name="mul_ln1192_9"/></StgValue>
</operation>

<operation id="4826" st_id="354" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3803" bw="21" op_0_bw="21" op_1_bw="21" op_2_bw="21" op_3_bw="21" op_4_bw="21" op_5_bw="2">
<![CDATA[
.split13:26 %tmp_6 = mux i21 @_ssdm_op_Mux.ap_auto.4i21.i2, i21 2072254, i21 2076528, i21 40298, i21 2082765, i2 %trunc_ln169

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="4827" st_id="354" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3876" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
.split13:99 %switch_ln727 = switch i2 %trunc_ln169, void %branch3, i2 0, void %branch0, i2 1, void %branch1, i2 2, void %branch2

]]></Node>
<StgValue><ssdm name="switch_ln727"/></StgValue>
</operation>

<operation id="4828" st_id="354" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3890" bw="0" op_0_bw="0">
<![CDATA[
.split13385:0 %br_ln0 = br void %_Z10dense_reluILt32ELt32ELt16ELt16ELt16EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="355" st_id="355">

<operation id="4829" st_id="355" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3795" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.split13:18 %shl_ln728_131 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_138, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_131"/></StgValue>
</operation>

<operation id="4830" st_id="355" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3796" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split13:19 %add_ln1192_131 = add i37 %shl_ln728_131, i37 %mul_ln1192_8

]]></Node>
<StgValue><ssdm name="add_ln1192_131"/></StgValue>
</operation>

<operation id="4831" st_id="355" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3800" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split13:23 %tmp_139 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_131, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="tmp_139"/></StgValue>
</operation>

<operation id="4832" st_id="355" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3801" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.split13:24 %shl_ln728_132 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_139, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_132"/></StgValue>
</operation>

<operation id="4833" st_id="355" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3802" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split13:25 %add_ln1192_132 = add i37 %shl_ln728_132, i37 %mul_ln1192_9

]]></Node>
<StgValue><ssdm name="add_ln1192_132"/></StgValue>
</operation>

<operation id="4834" st_id="355" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3804" bw="37" op_0_bw="21">
<![CDATA[
.split13:27 %sext_ln1192_6 = sext i21 %tmp_6

]]></Node>
<StgValue><ssdm name="sext_ln1192_6"/></StgValue>
</operation>

<operation id="4835" st_id="355" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3805" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split13:28 %mul_ln1192_10 = mul i37 %sext_ln1192_6, i37 %zext_ln1192_4

]]></Node>
<StgValue><ssdm name="mul_ln1192_10"/></StgValue>
</operation>

<operation id="4836" st_id="355" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3806" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split13:29 %tmp_140 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_132, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="tmp_140"/></StgValue>
</operation>

<operation id="4837" st_id="355" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3807" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.split13:30 %shl_ln728_133 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_140, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_133"/></StgValue>
</operation>

<operation id="4838" st_id="355" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3808" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split13:31 %add_ln1192_133 = add i37 %shl_ln728_133, i37 %mul_ln1192_10

]]></Node>
<StgValue><ssdm name="add_ln1192_133"/></StgValue>
</operation>

<operation id="4839" st_id="355" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3809" bw="21" op_0_bw="21" op_1_bw="21" op_2_bw="21" op_3_bw="21" op_4_bw="21" op_5_bw="2">
<![CDATA[
.split13:32 %tmp_7 = mux i21 @_ssdm_op_Mux.ap_auto.4i21.i2, i21 2059248, i21 15287, i21 2085421, i21 2086429, i2 %trunc_ln169

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="4840" st_id="355" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3810" bw="37" op_0_bw="21">
<![CDATA[
.split13:33 %sext_ln1192_7 = sext i21 %tmp_7

]]></Node>
<StgValue><ssdm name="sext_ln1192_7"/></StgValue>
</operation>

<operation id="4841" st_id="355" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3811" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split13:34 %mul_ln1192_11 = mul i37 %sext_ln1192_7, i37 %zext_ln1192_5

]]></Node>
<StgValue><ssdm name="mul_ln1192_11"/></StgValue>
</operation>

<operation id="4842" st_id="355" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3812" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split13:35 %tmp_141 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_133, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="tmp_141"/></StgValue>
</operation>

<operation id="4843" st_id="355" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3813" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.split13:36 %shl_ln728_134 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_141, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_134"/></StgValue>
</operation>

<operation id="4844" st_id="355" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3814" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split13:37 %add_ln1192_134 = add i37 %shl_ln728_134, i37 %mul_ln1192_11

]]></Node>
<StgValue><ssdm name="add_ln1192_134"/></StgValue>
</operation>

<operation id="4845" st_id="355" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3815" bw="21" op_0_bw="21" op_1_bw="21" op_2_bw="21" op_3_bw="21" op_4_bw="21" op_5_bw="2">
<![CDATA[
.split13:38 %tmp_8 = mux i21 @_ssdm_op_Mux.ap_auto.4i21.i2, i21 2152, i21 2069228, i21 2070719, i21 36950, i2 %trunc_ln169

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="4846" st_id="355" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3816" bw="37" op_0_bw="21">
<![CDATA[
.split13:39 %sext_ln1192_8 = sext i21 %tmp_8

]]></Node>
<StgValue><ssdm name="sext_ln1192_8"/></StgValue>
</operation>

<operation id="4847" st_id="355" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3817" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split13:40 %mul_ln1192_12 = mul i37 %sext_ln1192_8, i37 %zext_ln1192_6

]]></Node>
<StgValue><ssdm name="mul_ln1192_12"/></StgValue>
</operation>

<operation id="4848" st_id="355" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3818" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split13:41 %tmp_142 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_134, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="tmp_142"/></StgValue>
</operation>

<operation id="4849" st_id="355" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3819" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.split13:42 %shl_ln728_135 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_142, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_135"/></StgValue>
</operation>

<operation id="4850" st_id="355" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3820" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split13:43 %add_ln1192_135 = add i37 %shl_ln728_135, i37 %mul_ln1192_12

]]></Node>
<StgValue><ssdm name="add_ln1192_135"/></StgValue>
</operation>

<operation id="4851" st_id="355" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3821" bw="21" op_0_bw="21" op_1_bw="21" op_2_bw="21" op_3_bw="21" op_4_bw="21" op_5_bw="2">
<![CDATA[
.split13:44 %tmp_9 = mux i21 @_ssdm_op_Mux.ap_auto.4i21.i2, i21 2078438, i21 57533, i21 15714, i21 3317, i2 %trunc_ln169

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="4852" st_id="355" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3822" bw="37" op_0_bw="21">
<![CDATA[
.split13:45 %sext_ln1192_9 = sext i21 %tmp_9

]]></Node>
<StgValue><ssdm name="sext_ln1192_9"/></StgValue>
</operation>

<operation id="4853" st_id="355" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3823" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split13:46 %mul_ln1192_13 = mul i37 %sext_ln1192_9, i37 %zext_ln1192_7

]]></Node>
<StgValue><ssdm name="mul_ln1192_13"/></StgValue>
</operation>

<operation id="4854" st_id="355" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3824" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split13:47 %tmp_143 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_135, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="tmp_143"/></StgValue>
</operation>

<operation id="4855" st_id="355" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3827" bw="21" op_0_bw="21" op_1_bw="21" op_2_bw="21" op_3_bw="21" op_4_bw="21" op_5_bw="2">
<![CDATA[
.split13:50 %tmp_10 = mux i21 @_ssdm_op_Mux.ap_auto.4i21.i2, i21 2080283, i21 2069071, i21 2094870, i21 2086376, i2 %trunc_ln169

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="4856" st_id="355" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3828" bw="37" op_0_bw="21">
<![CDATA[
.split13:51 %sext_ln1192_10 = sext i21 %tmp_10

]]></Node>
<StgValue><ssdm name="sext_ln1192_10"/></StgValue>
</operation>

<operation id="4857" st_id="355" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3829" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split13:52 %mul_ln1192_14 = mul i37 %sext_ln1192_10, i37 %zext_ln1192_8

]]></Node>
<StgValue><ssdm name="mul_ln1192_14"/></StgValue>
</operation>

<operation id="4858" st_id="355" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3833" bw="21" op_0_bw="21" op_1_bw="21" op_2_bw="21" op_3_bw="21" op_4_bw="21" op_5_bw="2">
<![CDATA[
.split13:56 %tmp_11 = mux i21 @_ssdm_op_Mux.ap_auto.4i21.i2, i21 2092910, i21 2080076, i21 2063921, i21 2095274, i2 %trunc_ln169

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>
</state>

<state id="356" st_id="356">

<operation id="4859" st_id="356" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3825" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.split13:48 %shl_ln728_136 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_143, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_136"/></StgValue>
</operation>

<operation id="4860" st_id="356" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3826" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split13:49 %add_ln1192_136 = add i37 %shl_ln728_136, i37 %mul_ln1192_13

]]></Node>
<StgValue><ssdm name="add_ln1192_136"/></StgValue>
</operation>

<operation id="4861" st_id="356" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3830" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split13:53 %tmp_144 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_136, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="tmp_144"/></StgValue>
</operation>

<operation id="4862" st_id="356" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3831" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.split13:54 %shl_ln728_137 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_144, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_137"/></StgValue>
</operation>

<operation id="4863" st_id="356" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3832" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split13:55 %add_ln1192_137 = add i37 %shl_ln728_137, i37 %mul_ln1192_14

]]></Node>
<StgValue><ssdm name="add_ln1192_137"/></StgValue>
</operation>

<operation id="4864" st_id="356" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3834" bw="37" op_0_bw="21">
<![CDATA[
.split13:57 %sext_ln1192_11 = sext i21 %tmp_11

]]></Node>
<StgValue><ssdm name="sext_ln1192_11"/></StgValue>
</operation>

<operation id="4865" st_id="356" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3835" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split13:58 %mul_ln1192_15 = mul i37 %sext_ln1192_11, i37 %zext_ln1192_9

]]></Node>
<StgValue><ssdm name="mul_ln1192_15"/></StgValue>
</operation>

<operation id="4866" st_id="356" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3836" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split13:59 %tmp_145 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_137, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="tmp_145"/></StgValue>
</operation>

<operation id="4867" st_id="356" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3837" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.split13:60 %shl_ln728_138 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_145, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_138"/></StgValue>
</operation>

<operation id="4868" st_id="356" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3838" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split13:61 %add_ln1192_138 = add i37 %shl_ln728_138, i37 %mul_ln1192_15

]]></Node>
<StgValue><ssdm name="add_ln1192_138"/></StgValue>
</operation>

<operation id="4869" st_id="356" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3839" bw="21" op_0_bw="21" op_1_bw="21" op_2_bw="21" op_3_bw="21" op_4_bw="21" op_5_bw="2">
<![CDATA[
.split13:62 %tmp_12 = mux i21 @_ssdm_op_Mux.ap_auto.4i21.i2, i21 17991, i21 19137, i21 2059607, i21 2065247, i2 %trunc_ln169

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="4870" st_id="356" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3840" bw="37" op_0_bw="21">
<![CDATA[
.split13:63 %sext_ln1192_12 = sext i21 %tmp_12

]]></Node>
<StgValue><ssdm name="sext_ln1192_12"/></StgValue>
</operation>

<operation id="4871" st_id="356" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3841" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split13:64 %mul_ln1192_16 = mul i37 %sext_ln1192_12, i37 %zext_ln1192_10

]]></Node>
<StgValue><ssdm name="mul_ln1192_16"/></StgValue>
</operation>

<operation id="4872" st_id="356" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3842" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split13:65 %tmp_146 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_138, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="tmp_146"/></StgValue>
</operation>

<operation id="4873" st_id="356" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3843" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.split13:66 %shl_ln728_139 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_146, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_139"/></StgValue>
</operation>

<operation id="4874" st_id="356" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3844" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split13:67 %add_ln1192_139 = add i37 %shl_ln728_139, i37 %mul_ln1192_16

]]></Node>
<StgValue><ssdm name="add_ln1192_139"/></StgValue>
</operation>

<operation id="4875" st_id="356" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3845" bw="21" op_0_bw="21" op_1_bw="21" op_2_bw="21" op_3_bw="21" op_4_bw="21" op_5_bw="2">
<![CDATA[
.split13:68 %tmp_13 = mux i21 @_ssdm_op_Mux.ap_auto.4i21.i2, i21 12586, i21 12808, i21 2061326, i21 2078866, i2 %trunc_ln169

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="4876" st_id="356" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3846" bw="37" op_0_bw="21">
<![CDATA[
.split13:69 %sext_ln1192_13 = sext i21 %tmp_13

]]></Node>
<StgValue><ssdm name="sext_ln1192_13"/></StgValue>
</operation>

<operation id="4877" st_id="356" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3847" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split13:70 %mul_ln1192_17 = mul i37 %sext_ln1192_13, i37 %zext_ln1192_11

]]></Node>
<StgValue><ssdm name="mul_ln1192_17"/></StgValue>
</operation>

<operation id="4878" st_id="356" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3848" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split13:71 %tmp_147 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_139, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="tmp_147"/></StgValue>
</operation>

<operation id="4879" st_id="356" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3849" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.split13:72 %shl_ln728_140 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_147, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_140"/></StgValue>
</operation>

<operation id="4880" st_id="356" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3850" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split13:73 %add_ln1192_140 = add i37 %shl_ln728_140, i37 %mul_ln1192_17

]]></Node>
<StgValue><ssdm name="add_ln1192_140"/></StgValue>
</operation>

<operation id="4881" st_id="356" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3851" bw="21" op_0_bw="21" op_1_bw="21" op_2_bw="21" op_3_bw="21" op_4_bw="21" op_5_bw="2">
<![CDATA[
.split13:74 %tmp_14 = mux i21 @_ssdm_op_Mux.ap_auto.4i21.i2, i21 2044028, i21 2095690, i21 31236, i21 2075050, i2 %trunc_ln169

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="4882" st_id="356" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3852" bw="37" op_0_bw="21">
<![CDATA[
.split13:75 %sext_ln1192_14 = sext i21 %tmp_14

]]></Node>
<StgValue><ssdm name="sext_ln1192_14"/></StgValue>
</operation>

<operation id="4883" st_id="356" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3853" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split13:76 %mul_ln1192_18 = mul i37 %sext_ln1192_14, i37 %zext_ln1192_12

]]></Node>
<StgValue><ssdm name="mul_ln1192_18"/></StgValue>
</operation>

<operation id="4884" st_id="356" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3854" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split13:77 %tmp_148 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_140, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="tmp_148"/></StgValue>
</operation>

<operation id="4885" st_id="356" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3857" bw="21" op_0_bw="21" op_1_bw="21" op_2_bw="21" op_3_bw="21" op_4_bw="21" op_5_bw="2">
<![CDATA[
.split13:80 %tmp_15 = mux i21 @_ssdm_op_Mux.ap_auto.4i21.i2, i21 2096688, i21 22787, i21 2087166, i21 2086605, i2 %trunc_ln169

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>
</state>

<state id="357" st_id="357">

<operation id="4886" st_id="357" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3777" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split13:0 %specloopname_ln166 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18

]]></Node>
<StgValue><ssdm name="specloopname_ln166"/></StgValue>
</operation>

<operation id="4887" st_id="357" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3855" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.split13:78 %shl_ln728_141 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_148, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_141"/></StgValue>
</operation>

<operation id="4888" st_id="357" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3856" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split13:79 %add_ln1192_141 = add i37 %shl_ln728_141, i37 %mul_ln1192_18

]]></Node>
<StgValue><ssdm name="add_ln1192_141"/></StgValue>
</operation>

<operation id="4889" st_id="357" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3858" bw="37" op_0_bw="21">
<![CDATA[
.split13:81 %sext_ln1192_15 = sext i21 %tmp_15

]]></Node>
<StgValue><ssdm name="sext_ln1192_15"/></StgValue>
</operation>

<operation id="4890" st_id="357" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3859" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split13:82 %mul_ln1192_19 = mul i37 %sext_ln1192_15, i37 %zext_ln1192_13

]]></Node>
<StgValue><ssdm name="mul_ln1192_19"/></StgValue>
</operation>

<operation id="4891" st_id="357" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3860" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split13:83 %tmp_149 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_141, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="tmp_149"/></StgValue>
</operation>

<operation id="4892" st_id="357" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3861" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.split13:84 %shl_ln728_142 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_149, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_142"/></StgValue>
</operation>

<operation id="4893" st_id="357" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3862" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split13:85 %add_ln1192_142 = add i37 %shl_ln728_142, i37 %mul_ln1192_19

]]></Node>
<StgValue><ssdm name="add_ln1192_142"/></StgValue>
</operation>

<operation id="4894" st_id="357" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3863" bw="21" op_0_bw="21" op_1_bw="21" op_2_bw="21" op_3_bw="21" op_4_bw="21" op_5_bw="2">
<![CDATA[
.split13:86 %tmp_16 = mux i21 @_ssdm_op_Mux.ap_auto.4i21.i2, i21 2785, i21 39471, i21 9222, i21 2042197, i2 %trunc_ln169

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="4895" st_id="357" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3864" bw="37" op_0_bw="21">
<![CDATA[
.split13:87 %sext_ln1192_16 = sext i21 %tmp_16

]]></Node>
<StgValue><ssdm name="sext_ln1192_16"/></StgValue>
</operation>

<operation id="4896" st_id="357" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3865" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split13:88 %mul_ln1192_20 = mul i37 %sext_ln1192_16, i37 %zext_ln1192_14

]]></Node>
<StgValue><ssdm name="mul_ln1192_20"/></StgValue>
</operation>

<operation id="4897" st_id="357" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3866" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split13:89 %tmp_150 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_142, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="tmp_150"/></StgValue>
</operation>

<operation id="4898" st_id="357" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3867" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.split13:90 %shl_ln728_143 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_150, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_143"/></StgValue>
</operation>

<operation id="4899" st_id="357" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3868" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split13:91 %add_ln1192_143 = add i37 %shl_ln728_143, i37 %mul_ln1192_20

]]></Node>
<StgValue><ssdm name="add_ln1192_143"/></StgValue>
</operation>

<operation id="4900" st_id="357" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3869" bw="21" op_0_bw="21" op_1_bw="21" op_2_bw="21" op_3_bw="21" op_4_bw="21" op_5_bw="2">
<![CDATA[
.split13:92 %tmp_17 = mux i21 @_ssdm_op_Mux.ap_auto.4i21.i2, i21 2072309, i21 2094294, i21 2071709, i21 2096661, i2 %trunc_ln169

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="4901" st_id="357" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3870" bw="37" op_0_bw="21">
<![CDATA[
.split13:93 %sext_ln1192_17 = sext i21 %tmp_17

]]></Node>
<StgValue><ssdm name="sext_ln1192_17"/></StgValue>
</operation>

<operation id="4902" st_id="357" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3871" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split13:94 %mul_ln1192_21 = mul i37 %sext_ln1192_17, i37 %zext_ln1192_15

]]></Node>
<StgValue><ssdm name="mul_ln1192_21"/></StgValue>
</operation>

<operation id="4903" st_id="357" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3872" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split13:95 %tmp_151 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_143, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="tmp_151"/></StgValue>
</operation>

<operation id="4904" st_id="357" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3873" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
.split13:96 %shl_ln728_144 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_151, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln728_144"/></StgValue>
</operation>

<operation id="4905" st_id="357" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3874" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split13:97 %add_ln1192_144 = add i37 %shl_ln728_144, i37 %mul_ln1192_21

]]></Node>
<StgValue><ssdm name="add_ln1192_144"/></StgValue>
</operation>

<operation id="4906" st_id="357" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3875" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split13:98 %trunc_ln708_98 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_144, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="trunc_ln708_98"/></StgValue>
</operation>

<operation id="4907" st_id="357" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln169" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="3878" bw="0" op_0_bw="21" op_1_bw="21">
<![CDATA[
branch2:0 %store_ln727 = store i21 %trunc_ln708_98, i21 %cnn_output_V_2

]]></Node>
<StgValue><ssdm name="store_ln727"/></StgValue>
</operation>

<operation id="4908" st_id="357" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln169" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="3879" bw="0" op_0_bw="0">
<![CDATA[
branch2:1 %br_ln727 = br void %.split13385

]]></Node>
<StgValue><ssdm name="br_ln727"/></StgValue>
</operation>

<operation id="4909" st_id="357" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln169" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3881" bw="0" op_0_bw="21" op_1_bw="21">
<![CDATA[
branch1:0 %store_ln727 = store i21 %trunc_ln708_98, i21 %cnn_output_V_1

]]></Node>
<StgValue><ssdm name="store_ln727"/></StgValue>
</operation>

<operation id="4910" st_id="357" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln169" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3882" bw="0" op_0_bw="0">
<![CDATA[
branch1:1 %br_ln727 = br void %.split13385

]]></Node>
<StgValue><ssdm name="br_ln727"/></StgValue>
</operation>

<operation id="4911" st_id="357" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3884" bw="0" op_0_bw="21" op_1_bw="21">
<![CDATA[
branch0:0 %store_ln727 = store i21 %trunc_ln708_98, i21 %cnn_output_V_0

]]></Node>
<StgValue><ssdm name="store_ln727"/></StgValue>
</operation>

<operation id="4912" st_id="357" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3885" bw="0" op_0_bw="0">
<![CDATA[
branch0:1 %br_ln727 = br void %.split13385

]]></Node>
<StgValue><ssdm name="br_ln727"/></StgValue>
</operation>

<operation id="4913" st_id="357" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln169" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="3887" bw="0" op_0_bw="21" op_1_bw="21">
<![CDATA[
branch3:0 %store_ln727 = store i21 %trunc_ln708_98, i21 %cnn_output_V_3

]]></Node>
<StgValue><ssdm name="store_ln727"/></StgValue>
</operation>

<operation id="4914" st_id="357" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln169" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="3888" bw="0" op_0_bw="0">
<![CDATA[
branch3:1 %br_ln727 = br void %.split13385

]]></Node>
<StgValue><ssdm name="br_ln727"/></StgValue>
</operation>
</state>

<state id="358" st_id="358">

<operation id="4915" st_id="358" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3892" bw="40" op_0_bw="32">
<![CDATA[
_Z5denseILt16ELt16ELt4ELt4ELt4EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:0 %temp_array_V_0_01 = alloca i32 1

]]></Node>
<StgValue><ssdm name="temp_array_V_0_01"/></StgValue>
</operation>

<operation id="4916" st_id="358" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3893" bw="40" op_0_bw="32">
<![CDATA[
_Z5denseILt16ELt16ELt4ELt4ELt4EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:1 %temp_array_V_1_02 = alloca i32 1

]]></Node>
<StgValue><ssdm name="temp_array_V_1_02"/></StgValue>
</operation>

<operation id="4917" st_id="358" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3894" bw="40" op_0_bw="32">
<![CDATA[
_Z5denseILt16ELt16ELt4ELt4ELt4EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:2 %temp_array_V_2_03 = alloca i32 1

]]></Node>
<StgValue><ssdm name="temp_array_V_2_03"/></StgValue>
</operation>

<operation id="4918" st_id="358" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3895" bw="40" op_0_bw="32">
<![CDATA[
_Z5denseILt16ELt16ELt4ELt4ELt4EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:3 %temp_array_V_3_04 = alloca i32 1

]]></Node>
<StgValue><ssdm name="temp_array_V_3_04"/></StgValue>
</operation>

<operation id="4919" st_id="358" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3896" bw="21" op_0_bw="21">
<![CDATA[
_Z5denseILt16ELt16ELt4ELt4ELt4EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:4 %cnn_output_V_0_load = load i21 %cnn_output_V_0

]]></Node>
<StgValue><ssdm name="cnn_output_V_0_load"/></StgValue>
</operation>

<operation id="4920" st_id="358" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3897" bw="21" op_0_bw="21">
<![CDATA[
_Z5denseILt16ELt16ELt4ELt4ELt4EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:5 %cnn_output_V_1_load = load i21 %cnn_output_V_1

]]></Node>
<StgValue><ssdm name="cnn_output_V_1_load"/></StgValue>
</operation>

<operation id="4921" st_id="358" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3898" bw="21" op_0_bw="21">
<![CDATA[
_Z5denseILt16ELt16ELt4ELt4ELt4EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:6 %cnn_output_V_2_load = load i21 %cnn_output_V_2

]]></Node>
<StgValue><ssdm name="cnn_output_V_2_load"/></StgValue>
</operation>

<operation id="4922" st_id="358" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3899" bw="21" op_0_bw="21">
<![CDATA[
_Z5denseILt16ELt16ELt4ELt4ELt4EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:7 %cnn_output_V_3_load = load i21 %cnn_output_V_3

]]></Node>
<StgValue><ssdm name="cnn_output_V_3_load"/></StgValue>
</operation>

<operation id="4923" st_id="358" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3900" bw="0" op_0_bw="0">
<![CDATA[
_Z5denseILt16ELt16ELt4ELt4ELt4EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader:8 %br_ln0 = br void %_Z5denseILt16ELt16ELt4ELt4ELt4EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="359" st_id="359">

<operation id="4924" st_id="359" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3902" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
_Z5denseILt16ELt16ELt4ELt4ELt4EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit:0 %i_14 = phi i3 %add_ln185, void %.split10409, i3 0, void %_Z5denseILt16ELt16ELt4ELt4ELt4EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader

]]></Node>
<StgValue><ssdm name="i_14"/></StgValue>
</operation>

<operation id="4925" st_id="359" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3903" bw="40" op_0_bw="40" op_1_bw="0" op_2_bw="40" op_3_bw="0">
<![CDATA[
_Z5denseILt16ELt16ELt4ELt4ELt4EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit:1 %sum_V = phi i40 %sum_V_1, void %.split10409, i40 0, void %_Z5denseILt16ELt16ELt4ELt4ELt4EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader

]]></Node>
<StgValue><ssdm name="sum_V"/></StgValue>
</operation>

<operation id="4926" st_id="359" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3904" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
_Z5denseILt16ELt16ELt4ELt4ELt4EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit:2 %add_ln185 = add i3 %i_14, i3 1

]]></Node>
<StgValue><ssdm name="add_ln185"/></StgValue>
</operation>

<operation id="4927" st_id="359" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3905" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
_Z5denseILt16ELt16ELt4ELt4ELt4EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit:3 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="4928" st_id="359" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3906" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_Z5denseILt16ELt16ELt4ELt4ELt4EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit:4 %icmp_ln185 = icmp_eq  i3 %i_14, i3 4

]]></Node>
<StgValue><ssdm name="icmp_ln185"/></StgValue>
</operation>

<operation id="4929" st_id="359" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3907" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
_Z5denseILt16ELt16ELt4ELt4ELt4EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit:5 %empty_90 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4

]]></Node>
<StgValue><ssdm name="empty_90"/></StgValue>
</operation>

<operation id="4930" st_id="359" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3908" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_Z5denseILt16ELt16ELt4ELt4ELt4EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit:6 %br_ln185 = br i1 %icmp_ln185, void %.split10, void

]]></Node>
<StgValue><ssdm name="br_ln185"/></StgValue>
</operation>

<operation id="4931" st_id="359" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3911" bw="2" op_0_bw="3">
<![CDATA[
.split10:1 %trunc_ln1265 = trunc i3 %i_14

]]></Node>
<StgValue><ssdm name="trunc_ln1265"/></StgValue>
</operation>

<operation id="4932" st_id="359" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3916" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
.split10:6 %switch_ln187 = switch i2 %trunc_ln1265, void %branch11, i2 0, void %.split10..split10409_crit_edge, i2 1, void %branch9, i2 2, void %branch10

]]></Node>
<StgValue><ssdm name="switch_ln187"/></StgValue>
</operation>
</state>

<state id="360" st_id="360">

<operation id="4933" st_id="360" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3912" bw="21" op_0_bw="21" op_1_bw="21" op_2_bw="21" op_3_bw="21" op_4_bw="21" op_5_bw="2">
<![CDATA[
.split10:2 %tmp_18 = mux i21 @_ssdm_op_Mux.ap_auto.4i21.i2, i21 %cnn_output_V_0_load, i21 %cnn_output_V_1_load, i21 %cnn_output_V_2_load, i21 %cnn_output_V_3_load, i2 %trunc_ln1265

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="4934" st_id="360" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3913" bw="13" op_0_bw="13" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split10:3 %trunc_ln708_99 = partselect i13 @_ssdm_op_PartSelect.i13.i21.i32.i32, i21 %tmp_18, i32 8, i32 20

]]></Node>
<StgValue><ssdm name="trunc_ln708_99"/></StgValue>
</operation>

<operation id="4935" st_id="360" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3914" bw="39" op_0_bw="39" op_1_bw="13" op_2_bw="64" op_3_bw="68">
<![CDATA[
.split10:4 %temp_array_V_0 = call i39 @exp<40, 32>, i13 %trunc_ln708_99, i64 %f_x_msb_2_table_V, i68 %exp_x_msb_1_table_V

]]></Node>
<StgValue><ssdm name="temp_array_V_0"/></StgValue>
</operation>
</state>

<state id="361" st_id="361">

<operation id="4936" st_id="361" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3914" bw="39" op_0_bw="39" op_1_bw="13" op_2_bw="64" op_3_bw="68">
<![CDATA[
.split10:4 %temp_array_V_0 = call i39 @exp<40, 32>, i13 %trunc_ln708_99, i64 %f_x_msb_2_table_V, i68 %exp_x_msb_1_table_V

]]></Node>
<StgValue><ssdm name="temp_array_V_0"/></StgValue>
</operation>
</state>

<state id="362" st_id="362">

<operation id="4937" st_id="362" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3914" bw="39" op_0_bw="39" op_1_bw="13" op_2_bw="64" op_3_bw="68">
<![CDATA[
.split10:4 %temp_array_V_0 = call i39 @exp<40, 32>, i13 %trunc_ln708_99, i64 %f_x_msb_2_table_V, i68 %exp_x_msb_1_table_V

]]></Node>
<StgValue><ssdm name="temp_array_V_0"/></StgValue>
</operation>
</state>

<state id="363" st_id="363">

<operation id="4938" st_id="363" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3910" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split10:0 %specloopname_ln184 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12

]]></Node>
<StgValue><ssdm name="specloopname_ln184"/></StgValue>
</operation>

<operation id="4939" st_id="363" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3914" bw="39" op_0_bw="39" op_1_bw="13" op_2_bw="64" op_3_bw="68">
<![CDATA[
.split10:4 %temp_array_V_0 = call i39 @exp<40, 32>, i13 %trunc_ln708_99, i64 %f_x_msb_2_table_V, i68 %exp_x_msb_1_table_V

]]></Node>
<StgValue><ssdm name="temp_array_V_0"/></StgValue>
</operation>

<operation id="4940" st_id="363" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3915" bw="40" op_0_bw="39">
<![CDATA[
.split10:5 %zext_ln187 = zext i39 %temp_array_V_0

]]></Node>
<StgValue><ssdm name="zext_ln187"/></StgValue>
</operation>

<operation id="4941" st_id="363" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1265" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="3918" bw="0" op_0_bw="40" op_1_bw="40">
<![CDATA[
branch10:0 %store_ln187 = store i40 %zext_ln187, i40 %temp_array_V_2_03

]]></Node>
<StgValue><ssdm name="store_ln187"/></StgValue>
</operation>

<operation id="4942" st_id="363" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1265" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="3919" bw="0" op_0_bw="0">
<![CDATA[
branch10:1 %br_ln187 = br void %.split10409

]]></Node>
<StgValue><ssdm name="br_ln187"/></StgValue>
</operation>

<operation id="4943" st_id="363" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1265" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3921" bw="0" op_0_bw="40" op_1_bw="40">
<![CDATA[
branch9:0 %store_ln187 = store i40 %zext_ln187, i40 %temp_array_V_1_02

]]></Node>
<StgValue><ssdm name="store_ln187"/></StgValue>
</operation>

<operation id="4944" st_id="363" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1265" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3922" bw="0" op_0_bw="0">
<![CDATA[
branch9:1 %br_ln187 = br void %.split10409

]]></Node>
<StgValue><ssdm name="br_ln187"/></StgValue>
</operation>

<operation id="4945" st_id="363" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1265" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3924" bw="0" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split10..split10409_crit_edge:0 %store_ln187 = store i40 %zext_ln187, i40 %temp_array_V_0_01

]]></Node>
<StgValue><ssdm name="store_ln187"/></StgValue>
</operation>

<operation id="4946" st_id="363" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1265" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3925" bw="0" op_0_bw="0">
<![CDATA[
.split10..split10409_crit_edge:1 %br_ln187 = br void %.split10409

]]></Node>
<StgValue><ssdm name="br_ln187"/></StgValue>
</operation>

<operation id="4947" st_id="363" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1265" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="3927" bw="0" op_0_bw="40" op_1_bw="40">
<![CDATA[
branch11:0 %store_ln187 = store i40 %zext_ln187, i40 %temp_array_V_3_04

]]></Node>
<StgValue><ssdm name="store_ln187"/></StgValue>
</operation>

<operation id="4948" st_id="363" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1265" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="3928" bw="0" op_0_bw="0">
<![CDATA[
branch11:1 %br_ln187 = br void %.split10409

]]></Node>
<StgValue><ssdm name="br_ln187"/></StgValue>
</operation>

<operation id="4949" st_id="363" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3930" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split10409:0 %sum_V_1 = add i40 %zext_ln187, i40 %sum_V

]]></Node>
<StgValue><ssdm name="sum_V_1"/></StgValue>
</operation>

<operation id="4950" st_id="363" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3931" bw="0" op_0_bw="0">
<![CDATA[
.split10409:1 %br_ln0 = br void %_Z5denseILt16ELt16ELt4ELt4ELt4EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="364" st_id="364">

<operation id="4951" st_id="364" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3933" bw="48" op_0_bw="40">
<![CDATA[
:0 %conv_i_i569 = sext i40 %sum_V

]]></Node>
<StgValue><ssdm name="conv_i_i569"/></StgValue>
</operation>

<operation id="4952" st_id="364" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3934" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln190 = br void %_ZNK13ap_fixed_baseILi40ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi40ELi32ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i

]]></Node>
<StgValue><ssdm name="br_ln190"/></StgValue>
</operation>
</state>

<state id="365" st_id="365">

<operation id="4953" st_id="365" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3936" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
_ZNK13ap_fixed_baseILi40ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi40ELi32ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:0 %i_15 = phi i3 %add_ln190, void %_ZNK13ap_fixed_baseILi40ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi40ELi32ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split394, i3 0, void

]]></Node>
<StgValue><ssdm name="i_15"/></StgValue>
</operation>

<operation id="4954" st_id="365" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3937" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ZNK13ap_fixed_baseILi40ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi40ELi32ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:1 %add_ln190 = add i3 %i_15, i3 1

]]></Node>
<StgValue><ssdm name="add_ln190"/></StgValue>
</operation>

<operation id="4955" st_id="365" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3938" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
_ZNK13ap_fixed_baseILi40ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi40ELi32ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="4956" st_id="365" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3939" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ZNK13ap_fixed_baseILi40ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi40ELi32ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:3 %icmp_ln190 = icmp_eq  i3 %i_15, i3 4

]]></Node>
<StgValue><ssdm name="icmp_ln190"/></StgValue>
</operation>

<operation id="4957" st_id="365" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3940" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
_ZNK13ap_fixed_baseILi40ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi40ELi32ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:4 %empty_91 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4

]]></Node>
<StgValue><ssdm name="empty_91"/></StgValue>
</operation>

<operation id="4958" st_id="365" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3941" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZNK13ap_fixed_baseILi40ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi40ELi32ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:5 %br_ln190 = br i1 %icmp_ln190, void %_ZNK13ap_fixed_baseILi40ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi40ELi32ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split, void %_Z7softmaxILt4EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EE.exit.preheader

]]></Node>
<StgValue><ssdm name="br_ln190"/></StgValue>
</operation>

<operation id="4959" st_id="365" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln190" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3943" bw="40" op_0_bw="40">
<![CDATA[
_ZNK13ap_fixed_baseILi40ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi40ELi32ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split:0 %temp_array_V_0_01_load = load i40 %temp_array_V_0_01

]]></Node>
<StgValue><ssdm name="temp_array_V_0_01_load"/></StgValue>
</operation>

<operation id="4960" st_id="365" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln190" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3944" bw="40" op_0_bw="40">
<![CDATA[
_ZNK13ap_fixed_baseILi40ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi40ELi32ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split:1 %temp_array_V_1_02_load = load i40 %temp_array_V_1_02

]]></Node>
<StgValue><ssdm name="temp_array_V_1_02_load"/></StgValue>
</operation>

<operation id="4961" st_id="365" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln190" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3945" bw="40" op_0_bw="40">
<![CDATA[
_ZNK13ap_fixed_baseILi40ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi40ELi32ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split:2 %temp_array_V_2_03_load = load i40 %temp_array_V_2_03

]]></Node>
<StgValue><ssdm name="temp_array_V_2_03_load"/></StgValue>
</operation>

<operation id="4962" st_id="365" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln190" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3946" bw="40" op_0_bw="40">
<![CDATA[
_ZNK13ap_fixed_baseILi40ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi40ELi32ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split:3 %temp_array_V_3_04_load = load i40 %temp_array_V_3_04

]]></Node>
<StgValue><ssdm name="temp_array_V_3_04_load"/></StgValue>
</operation>

<operation id="4963" st_id="365" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln190" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3948" bw="2" op_0_bw="3">
<![CDATA[
_ZNK13ap_fixed_baseILi40ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi40ELi32ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split:5 %trunc_ln727_1 = trunc i3 %i_15

]]></Node>
<StgValue><ssdm name="trunc_ln727_1"/></StgValue>
</operation>

<operation id="4964" st_id="365" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln190" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3949" bw="40" op_0_bw="40" op_1_bw="40" op_2_bw="40" op_3_bw="40" op_4_bw="40" op_5_bw="2">
<![CDATA[
_ZNK13ap_fixed_baseILi40ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi40ELi32ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split:6 %tmp_19 = mux i40 @_ssdm_op_Mux.ap_auto.4i40.i2, i40 %temp_array_V_0_01_load, i40 %temp_array_V_1_02_load, i40 %temp_array_V_2_03_load, i40 %temp_array_V_3_04_load, i2 %trunc_ln727_1

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="4965" st_id="365" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln190" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3950" bw="48" op_0_bw="48" op_1_bw="40" op_2_bw="8">
<![CDATA[
_ZNK13ap_fixed_baseILi40ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi40ELi32ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split:7 %t = bitconcatenate i48 @_ssdm_op_BitConcatenate.i48.i40.i8, i40 %tmp_19, i8 0

]]></Node>
<StgValue><ssdm name="t"/></StgValue>
</operation>

<operation id="4966" st_id="365" stage="52" lat="52">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln190" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3951" bw="13" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ZNK13ap_fixed_baseILi40ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi40ELi32ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split:8 %sdiv_ln1148 = sdiv i48 %t, i48 %conv_i_i569

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>

<operation id="4967" st_id="365" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln190" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3954" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
_ZNK13ap_fixed_baseILi40ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi40ELi32ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split:11 %switch_ln192 = switch i2 %trunc_ln727_1, void %branch7, i2 0, void %branch4, i2 1, void %branch5, i2 2, void %branch6

]]></Node>
<StgValue><ssdm name="switch_ln192"/></StgValue>
</operation>

<operation id="4968" st_id="365" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln190" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3968" bw="0" op_0_bw="0">
<![CDATA[
_ZNK13ap_fixed_baseILi40ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi40ELi32ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split394:0 %br_ln0 = br void %_ZNK13ap_fixed_baseILi40ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi40ELi32ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="366" st_id="366">

<operation id="4969" st_id="366" stage="51" lat="52">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3951" bw="13" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ZNK13ap_fixed_baseILi40ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi40ELi32ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split:8 %sdiv_ln1148 = sdiv i48 %t, i48 %conv_i_i569

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="367" st_id="367">

<operation id="4970" st_id="367" stage="50" lat="52">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3951" bw="13" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ZNK13ap_fixed_baseILi40ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi40ELi32ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split:8 %sdiv_ln1148 = sdiv i48 %t, i48 %conv_i_i569

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="368" st_id="368">

<operation id="4971" st_id="368" stage="49" lat="52">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3951" bw="13" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ZNK13ap_fixed_baseILi40ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi40ELi32ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split:8 %sdiv_ln1148 = sdiv i48 %t, i48 %conv_i_i569

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="369" st_id="369">

<operation id="4972" st_id="369" stage="48" lat="52">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3951" bw="13" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ZNK13ap_fixed_baseILi40ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi40ELi32ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split:8 %sdiv_ln1148 = sdiv i48 %t, i48 %conv_i_i569

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="370" st_id="370">

<operation id="4973" st_id="370" stage="47" lat="52">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3951" bw="13" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ZNK13ap_fixed_baseILi40ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi40ELi32ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split:8 %sdiv_ln1148 = sdiv i48 %t, i48 %conv_i_i569

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="371" st_id="371">

<operation id="4974" st_id="371" stage="46" lat="52">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3951" bw="13" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ZNK13ap_fixed_baseILi40ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi40ELi32ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split:8 %sdiv_ln1148 = sdiv i48 %t, i48 %conv_i_i569

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="372" st_id="372">

<operation id="4975" st_id="372" stage="45" lat="52">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3951" bw="13" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ZNK13ap_fixed_baseILi40ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi40ELi32ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split:8 %sdiv_ln1148 = sdiv i48 %t, i48 %conv_i_i569

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="373" st_id="373">

<operation id="4976" st_id="373" stage="44" lat="52">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3951" bw="13" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ZNK13ap_fixed_baseILi40ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi40ELi32ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split:8 %sdiv_ln1148 = sdiv i48 %t, i48 %conv_i_i569

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="374" st_id="374">

<operation id="4977" st_id="374" stage="43" lat="52">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3951" bw="13" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ZNK13ap_fixed_baseILi40ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi40ELi32ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split:8 %sdiv_ln1148 = sdiv i48 %t, i48 %conv_i_i569

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="375" st_id="375">

<operation id="4978" st_id="375" stage="42" lat="52">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3951" bw="13" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ZNK13ap_fixed_baseILi40ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi40ELi32ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split:8 %sdiv_ln1148 = sdiv i48 %t, i48 %conv_i_i569

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="376" st_id="376">

<operation id="4979" st_id="376" stage="41" lat="52">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3951" bw="13" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ZNK13ap_fixed_baseILi40ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi40ELi32ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split:8 %sdiv_ln1148 = sdiv i48 %t, i48 %conv_i_i569

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="377" st_id="377">

<operation id="4980" st_id="377" stage="40" lat="52">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3951" bw="13" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ZNK13ap_fixed_baseILi40ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi40ELi32ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split:8 %sdiv_ln1148 = sdiv i48 %t, i48 %conv_i_i569

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="378" st_id="378">

<operation id="4981" st_id="378" stage="39" lat="52">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3951" bw="13" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ZNK13ap_fixed_baseILi40ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi40ELi32ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split:8 %sdiv_ln1148 = sdiv i48 %t, i48 %conv_i_i569

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="379" st_id="379">

<operation id="4982" st_id="379" stage="38" lat="52">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3951" bw="13" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ZNK13ap_fixed_baseILi40ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi40ELi32ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split:8 %sdiv_ln1148 = sdiv i48 %t, i48 %conv_i_i569

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="380" st_id="380">

<operation id="4983" st_id="380" stage="37" lat="52">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3951" bw="13" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ZNK13ap_fixed_baseILi40ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi40ELi32ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split:8 %sdiv_ln1148 = sdiv i48 %t, i48 %conv_i_i569

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="381" st_id="381">

<operation id="4984" st_id="381" stage="36" lat="52">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3951" bw="13" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ZNK13ap_fixed_baseILi40ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi40ELi32ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split:8 %sdiv_ln1148 = sdiv i48 %t, i48 %conv_i_i569

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="382" st_id="382">

<operation id="4985" st_id="382" stage="35" lat="52">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3951" bw="13" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ZNK13ap_fixed_baseILi40ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi40ELi32ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split:8 %sdiv_ln1148 = sdiv i48 %t, i48 %conv_i_i569

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="383" st_id="383">

<operation id="4986" st_id="383" stage="34" lat="52">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3951" bw="13" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ZNK13ap_fixed_baseILi40ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi40ELi32ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split:8 %sdiv_ln1148 = sdiv i48 %t, i48 %conv_i_i569

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="384" st_id="384">

<operation id="4987" st_id="384" stage="33" lat="52">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3951" bw="13" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ZNK13ap_fixed_baseILi40ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi40ELi32ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split:8 %sdiv_ln1148 = sdiv i48 %t, i48 %conv_i_i569

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="385" st_id="385">

<operation id="4988" st_id="385" stage="32" lat="52">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3951" bw="13" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ZNK13ap_fixed_baseILi40ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi40ELi32ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split:8 %sdiv_ln1148 = sdiv i48 %t, i48 %conv_i_i569

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="386" st_id="386">

<operation id="4989" st_id="386" stage="31" lat="52">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3951" bw="13" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ZNK13ap_fixed_baseILi40ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi40ELi32ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split:8 %sdiv_ln1148 = sdiv i48 %t, i48 %conv_i_i569

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="387" st_id="387">

<operation id="4990" st_id="387" stage="30" lat="52">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3951" bw="13" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ZNK13ap_fixed_baseILi40ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi40ELi32ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split:8 %sdiv_ln1148 = sdiv i48 %t, i48 %conv_i_i569

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="388" st_id="388">

<operation id="4991" st_id="388" stage="29" lat="52">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3951" bw="13" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ZNK13ap_fixed_baseILi40ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi40ELi32ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split:8 %sdiv_ln1148 = sdiv i48 %t, i48 %conv_i_i569

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="389" st_id="389">

<operation id="4992" st_id="389" stage="28" lat="52">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3951" bw="13" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ZNK13ap_fixed_baseILi40ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi40ELi32ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split:8 %sdiv_ln1148 = sdiv i48 %t, i48 %conv_i_i569

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="390" st_id="390">

<operation id="4993" st_id="390" stage="27" lat="52">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3951" bw="13" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ZNK13ap_fixed_baseILi40ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi40ELi32ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split:8 %sdiv_ln1148 = sdiv i48 %t, i48 %conv_i_i569

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="391" st_id="391">

<operation id="4994" st_id="391" stage="26" lat="52">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3951" bw="13" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ZNK13ap_fixed_baseILi40ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi40ELi32ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split:8 %sdiv_ln1148 = sdiv i48 %t, i48 %conv_i_i569

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="392" st_id="392">

<operation id="4995" st_id="392" stage="25" lat="52">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3951" bw="13" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ZNK13ap_fixed_baseILi40ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi40ELi32ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split:8 %sdiv_ln1148 = sdiv i48 %t, i48 %conv_i_i569

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="393" st_id="393">

<operation id="4996" st_id="393" stage="24" lat="52">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3951" bw="13" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ZNK13ap_fixed_baseILi40ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi40ELi32ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split:8 %sdiv_ln1148 = sdiv i48 %t, i48 %conv_i_i569

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="394" st_id="394">

<operation id="4997" st_id="394" stage="23" lat="52">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3951" bw="13" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ZNK13ap_fixed_baseILi40ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi40ELi32ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split:8 %sdiv_ln1148 = sdiv i48 %t, i48 %conv_i_i569

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="395" st_id="395">

<operation id="4998" st_id="395" stage="22" lat="52">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3951" bw="13" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ZNK13ap_fixed_baseILi40ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi40ELi32ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split:8 %sdiv_ln1148 = sdiv i48 %t, i48 %conv_i_i569

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="396" st_id="396">

<operation id="4999" st_id="396" stage="21" lat="52">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3951" bw="13" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ZNK13ap_fixed_baseILi40ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi40ELi32ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split:8 %sdiv_ln1148 = sdiv i48 %t, i48 %conv_i_i569

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="397" st_id="397">

<operation id="5000" st_id="397" stage="20" lat="52">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3951" bw="13" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ZNK13ap_fixed_baseILi40ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi40ELi32ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split:8 %sdiv_ln1148 = sdiv i48 %t, i48 %conv_i_i569

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="398" st_id="398">

<operation id="5001" st_id="398" stage="19" lat="52">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3951" bw="13" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ZNK13ap_fixed_baseILi40ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi40ELi32ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split:8 %sdiv_ln1148 = sdiv i48 %t, i48 %conv_i_i569

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="399" st_id="399">

<operation id="5002" st_id="399" stage="18" lat="52">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3951" bw="13" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ZNK13ap_fixed_baseILi40ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi40ELi32ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split:8 %sdiv_ln1148 = sdiv i48 %t, i48 %conv_i_i569

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="400" st_id="400">

<operation id="5003" st_id="400" stage="17" lat="52">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3951" bw="13" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ZNK13ap_fixed_baseILi40ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi40ELi32ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split:8 %sdiv_ln1148 = sdiv i48 %t, i48 %conv_i_i569

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="401" st_id="401">

<operation id="5004" st_id="401" stage="16" lat="52">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3951" bw="13" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ZNK13ap_fixed_baseILi40ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi40ELi32ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split:8 %sdiv_ln1148 = sdiv i48 %t, i48 %conv_i_i569

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="402" st_id="402">

<operation id="5005" st_id="402" stage="15" lat="52">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3951" bw="13" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ZNK13ap_fixed_baseILi40ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi40ELi32ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split:8 %sdiv_ln1148 = sdiv i48 %t, i48 %conv_i_i569

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="403" st_id="403">

<operation id="5006" st_id="403" stage="14" lat="52">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3951" bw="13" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ZNK13ap_fixed_baseILi40ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi40ELi32ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split:8 %sdiv_ln1148 = sdiv i48 %t, i48 %conv_i_i569

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="404" st_id="404">

<operation id="5007" st_id="404" stage="13" lat="52">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3951" bw="13" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ZNK13ap_fixed_baseILi40ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi40ELi32ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split:8 %sdiv_ln1148 = sdiv i48 %t, i48 %conv_i_i569

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="405" st_id="405">

<operation id="5008" st_id="405" stage="12" lat="52">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3951" bw="13" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ZNK13ap_fixed_baseILi40ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi40ELi32ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split:8 %sdiv_ln1148 = sdiv i48 %t, i48 %conv_i_i569

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="406" st_id="406">

<operation id="5009" st_id="406" stage="11" lat="52">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3951" bw="13" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ZNK13ap_fixed_baseILi40ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi40ELi32ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split:8 %sdiv_ln1148 = sdiv i48 %t, i48 %conv_i_i569

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="407" st_id="407">

<operation id="5010" st_id="407" stage="10" lat="52">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3951" bw="13" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ZNK13ap_fixed_baseILi40ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi40ELi32ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split:8 %sdiv_ln1148 = sdiv i48 %t, i48 %conv_i_i569

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="408" st_id="408">

<operation id="5011" st_id="408" stage="9" lat="52">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3951" bw="13" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ZNK13ap_fixed_baseILi40ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi40ELi32ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split:8 %sdiv_ln1148 = sdiv i48 %t, i48 %conv_i_i569

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="409" st_id="409">

<operation id="5012" st_id="409" stage="8" lat="52">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3951" bw="13" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ZNK13ap_fixed_baseILi40ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi40ELi32ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split:8 %sdiv_ln1148 = sdiv i48 %t, i48 %conv_i_i569

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="410" st_id="410">

<operation id="5013" st_id="410" stage="7" lat="52">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3951" bw="13" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ZNK13ap_fixed_baseILi40ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi40ELi32ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split:8 %sdiv_ln1148 = sdiv i48 %t, i48 %conv_i_i569

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="411" st_id="411">

<operation id="5014" st_id="411" stage="6" lat="52">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3951" bw="13" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ZNK13ap_fixed_baseILi40ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi40ELi32ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split:8 %sdiv_ln1148 = sdiv i48 %t, i48 %conv_i_i569

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="412" st_id="412">

<operation id="5015" st_id="412" stage="5" lat="52">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3951" bw="13" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ZNK13ap_fixed_baseILi40ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi40ELi32ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split:8 %sdiv_ln1148 = sdiv i48 %t, i48 %conv_i_i569

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="413" st_id="413">

<operation id="5016" st_id="413" stage="4" lat="52">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3951" bw="13" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ZNK13ap_fixed_baseILi40ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi40ELi32ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split:8 %sdiv_ln1148 = sdiv i48 %t, i48 %conv_i_i569

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="414" st_id="414">

<operation id="5017" st_id="414" stage="3" lat="52">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3951" bw="13" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ZNK13ap_fixed_baseILi40ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi40ELi32ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split:8 %sdiv_ln1148 = sdiv i48 %t, i48 %conv_i_i569

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="415" st_id="415">

<operation id="5018" st_id="415" stage="2" lat="52">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3951" bw="13" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ZNK13ap_fixed_baseILi40ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi40ELi32ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split:8 %sdiv_ln1148 = sdiv i48 %t, i48 %conv_i_i569

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="416" st_id="416">

<operation id="5019" st_id="416" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3947" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_ZNK13ap_fixed_baseILi40ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi40ELi32ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split:4 %specloopname_ln190 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9

]]></Node>
<StgValue><ssdm name="specloopname_ln190"/></StgValue>
</operation>

<operation id="5020" st_id="416" stage="1" lat="52">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3951" bw="13" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ZNK13ap_fixed_baseILi40ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi40ELi32ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split:8 %sdiv_ln1148 = sdiv i48 %t, i48 %conv_i_i569

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>

<operation id="5021" st_id="416" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3952" bw="13" op_0_bw="13">
<![CDATA[
_ZNK13ap_fixed_baseILi40ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi40ELi32ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split:9 %trunc_ln731 = trunc i13 %sdiv_ln1148

]]></Node>
<StgValue><ssdm name="trunc_ln731"/></StgValue>
</operation>

<operation id="5022" st_id="416" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3953" bw="21" op_0_bw="21" op_1_bw="13" op_2_bw="8">
<![CDATA[
_ZNK13ap_fixed_baseILi40ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi40ELi32ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split:10 %shl_ln1 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i13.i8, i13 %trunc_ln731, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln1"/></StgValue>
</operation>

<operation id="5023" st_id="416" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln727_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="3956" bw="0" op_0_bw="21" op_1_bw="21" op_2_bw="0">
<![CDATA[
branch6:0 %store_ln192 = store i21 %shl_ln1, i21 %cnn_output_V_2

]]></Node>
<StgValue><ssdm name="store_ln192"/></StgValue>
</operation>

<operation id="5024" st_id="416" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln727_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="3957" bw="0" op_0_bw="0">
<![CDATA[
branch6:1 %br_ln192 = br void %_ZNK13ap_fixed_baseILi40ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi40ELi32ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split394

]]></Node>
<StgValue><ssdm name="br_ln192"/></StgValue>
</operation>

<operation id="5025" st_id="416" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln727_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3959" bw="0" op_0_bw="21" op_1_bw="21" op_2_bw="0">
<![CDATA[
branch5:0 %store_ln192 = store i21 %shl_ln1, i21 %cnn_output_V_1

]]></Node>
<StgValue><ssdm name="store_ln192"/></StgValue>
</operation>

<operation id="5026" st_id="416" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln727_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3960" bw="0" op_0_bw="0">
<![CDATA[
branch5:1 %br_ln192 = br void %_ZNK13ap_fixed_baseILi40ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi40ELi32ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split394

]]></Node>
<StgValue><ssdm name="br_ln192"/></StgValue>
</operation>

<operation id="5027" st_id="416" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln727_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3962" bw="0" op_0_bw="21" op_1_bw="21" op_2_bw="0">
<![CDATA[
branch4:0 %store_ln192 = store i21 %shl_ln1, i21 %cnn_output_V_0

]]></Node>
<StgValue><ssdm name="store_ln192"/></StgValue>
</operation>

<operation id="5028" st_id="416" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln727_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3963" bw="0" op_0_bw="0">
<![CDATA[
branch4:1 %br_ln192 = br void %_ZNK13ap_fixed_baseILi40ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi40ELi32ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split394

]]></Node>
<StgValue><ssdm name="br_ln192"/></StgValue>
</operation>

<operation id="5029" st_id="416" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln727_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="3965" bw="0" op_0_bw="21" op_1_bw="21" op_2_bw="0">
<![CDATA[
branch7:0 %store_ln192 = store i21 %shl_ln1, i21 %cnn_output_V_3

]]></Node>
<StgValue><ssdm name="store_ln192"/></StgValue>
</operation>

<operation id="5030" st_id="416" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln727_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="3966" bw="0" op_0_bw="0">
<![CDATA[
branch7:1 %br_ln192 = br void %_ZNK13ap_fixed_baseILi40ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi40ELi32ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split394

]]></Node>
<StgValue><ssdm name="br_ln192"/></StgValue>
</operation>
</state>

<state id="417" st_id="417">

<operation id="5031" st_id="417" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3970" bw="0" op_0_bw="0">
<![CDATA[
_Z7softmaxILt4EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EE.exit.preheader:0 %br_ln0 = br void %_Z7softmaxILt4EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EE.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="418" st_id="418">

<operation id="5032" st_id="418" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3972" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
_Z7softmaxILt4EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EE.exit:0 %i_16 = phi i3 %add_ln317, void %.split_ifconv, i3 0, void %_Z7softmaxILt4EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EE.exit.preheader

]]></Node>
<StgValue><ssdm name="i_16"/></StgValue>
</operation>

<operation id="5033" st_id="418" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3973" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
_Z7softmaxILt4EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EE.exit:1 %add_ln317 = add i3 %i_16, i3 1

]]></Node>
<StgValue><ssdm name="add_ln317"/></StgValue>
</operation>

<operation id="5034" st_id="418" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3974" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
_Z7softmaxILt4EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EE.exit:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="5035" st_id="418" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3975" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_Z7softmaxILt4EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EE.exit:3 %icmp_ln317 = icmp_eq  i3 %i_16, i3 4

]]></Node>
<StgValue><ssdm name="icmp_ln317"/></StgValue>
</operation>

<operation id="5036" st_id="418" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3976" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
_Z7softmaxILt4EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EE.exit:4 %empty_92 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4

]]></Node>
<StgValue><ssdm name="empty_92"/></StgValue>
</operation>

<operation id="5037" st_id="418" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3977" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_Z7softmaxILt4EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EE.exit:5 %br_ln317 = br i1 %icmp_ln317, void %.split_ifconv, void

]]></Node>
<StgValue><ssdm name="br_ln317"/></StgValue>
</operation>

<operation id="5038" st_id="418" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln317" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3980" bw="2" op_0_bw="3">
<![CDATA[
.split_ifconv:1 %trunc_ln935 = trunc i3 %i_16

]]></Node>
<StgValue><ssdm name="trunc_ln935"/></StgValue>
</operation>

<operation id="5039" st_id="418" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln317" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3981" bw="21" op_0_bw="21">
<![CDATA[
.split_ifconv:2 %cnn_output_V_0_load_1 = load i21 %cnn_output_V_0

]]></Node>
<StgValue><ssdm name="cnn_output_V_0_load_1"/></StgValue>
</operation>

<operation id="5040" st_id="418" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln317" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3982" bw="21" op_0_bw="21">
<![CDATA[
.split_ifconv:3 %cnn_output_V_1_load_1 = load i21 %cnn_output_V_1

]]></Node>
<StgValue><ssdm name="cnn_output_V_1_load_1"/></StgValue>
</operation>

<operation id="5041" st_id="418" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln317" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3983" bw="21" op_0_bw="21">
<![CDATA[
.split_ifconv:4 %cnn_output_V_2_load_1 = load i21 %cnn_output_V_2

]]></Node>
<StgValue><ssdm name="cnn_output_V_2_load_1"/></StgValue>
</operation>

<operation id="5042" st_id="418" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln317" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3984" bw="21" op_0_bw="21">
<![CDATA[
.split_ifconv:5 %cnn_output_V_3_load_1 = load i21 %cnn_output_V_3

]]></Node>
<StgValue><ssdm name="cnn_output_V_3_load_1"/></StgValue>
</operation>

<operation id="5043" st_id="418" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln317" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3985" bw="21" op_0_bw="21" op_1_bw="21" op_2_bw="21" op_3_bw="21" op_4_bw="21" op_5_bw="2">
<![CDATA[
.split_ifconv:6 %p_Val2_4 = mux i21 @_ssdm_op_Mux.ap_auto.4i21.i2, i21 %cnn_output_V_0_load_1, i21 %cnn_output_V_1_load_1, i21 %cnn_output_V_2_load_1, i21 %cnn_output_V_3_load_1, i2 %trunc_ln935

]]></Node>
<StgValue><ssdm name="p_Val2_4"/></StgValue>
</operation>

<operation id="5044" st_id="418" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln317" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3986" bw="1" op_0_bw="21" op_1_bw="21">
<![CDATA[
.split_ifconv:7 %icmp_ln935 = icmp_eq  i21 %p_Val2_4, i21 0

]]></Node>
<StgValue><ssdm name="icmp_ln935"/></StgValue>
</operation>

<operation id="5045" st_id="418" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln317" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3987" bw="1" op_0_bw="1" op_1_bw="21" op_2_bw="32">
<![CDATA[
.split_ifconv:8 %p_Result_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i21.i32, i21 %p_Val2_4, i32 20

]]></Node>
<StgValue><ssdm name="p_Result_14"/></StgValue>
</operation>

<operation id="5046" st_id="418" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln317" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3988" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.split_ifconv:9 %tmp_V = sub i21 0, i21 %p_Val2_4

]]></Node>
<StgValue><ssdm name="tmp_V"/></StgValue>
</operation>

<operation id="5047" st_id="418" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln317" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3989" bw="21" op_0_bw="1" op_1_bw="21" op_2_bw="21">
<![CDATA[
.split_ifconv:10 %tmp_V_2 = select i1 %p_Result_14, i21 %tmp_V, i21 %p_Val2_4

]]></Node>
<StgValue><ssdm name="tmp_V_2"/></StgValue>
</operation>

<operation id="5048" st_id="418" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln317" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3990" bw="21" op_0_bw="21" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split_ifconv:11 %p_Result_s = partselect i21 @llvm.part.select.i21, i21 %tmp_V_2, i32 20, i32 0

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="5049" st_id="418" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln317" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3991" bw="32" op_0_bw="32" op_1_bw="11" op_2_bw="21">
<![CDATA[
.split_ifconv:12 %p_Result_15 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i11.i21, i11 2047, i21 %p_Result_s

]]></Node>
<StgValue><ssdm name="p_Result_15"/></StgValue>
</operation>

<operation id="5050" st_id="418" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln317" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3992" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
.split_ifconv:13 %l = cttz i32 @llvm.cttz.i32, i32 %p_Result_15, i1 1

]]></Node>
<StgValue><ssdm name="l"/></StgValue>
</operation>

<operation id="5051" st_id="418" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln317" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3993" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split_ifconv:14 %sub_ln944 = sub i32 21, i32 %l

]]></Node>
<StgValue><ssdm name="sub_ln944"/></StgValue>
</operation>

<operation id="5052" st_id="418" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln317" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3994" bw="21" op_0_bw="32">
<![CDATA[
.split_ifconv:15 %trunc_ln944 = trunc i32 %sub_ln944

]]></Node>
<StgValue><ssdm name="trunc_ln944"/></StgValue>
</operation>

<operation id="5053" st_id="418" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln317" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3995" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split_ifconv:16 %lsb_index = add i32 %sub_ln944, i32 4294967272

]]></Node>
<StgValue><ssdm name="lsb_index"/></StgValue>
</operation>

<operation id="5054" st_id="418" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln317" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3996" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split_ifconv:17 %tmp_153 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %lsb_index, i32 1, i32 31

]]></Node>
<StgValue><ssdm name="tmp_153"/></StgValue>
</operation>

<operation id="5055" st_id="418" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln317" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3997" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
.split_ifconv:18 %icmp_ln946 = icmp_sgt  i31 %tmp_153, i31 0

]]></Node>
<StgValue><ssdm name="icmp_ln946"/></StgValue>
</operation>

<operation id="5056" st_id="418" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln317" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3998" bw="5" op_0_bw="32">
<![CDATA[
.split_ifconv:19 %trunc_ln947 = trunc i32 %sub_ln944

]]></Node>
<StgValue><ssdm name="trunc_ln947"/></StgValue>
</operation>

<operation id="5057" st_id="418" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln317" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3999" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.split_ifconv:20 %sub_ln947 = sub i5 14, i5 %trunc_ln947

]]></Node>
<StgValue><ssdm name="sub_ln947"/></StgValue>
</operation>

<operation id="5058" st_id="418" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln317" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4000" bw="21" op_0_bw="5">
<![CDATA[
.split_ifconv:21 %zext_ln947 = zext i5 %sub_ln947

]]></Node>
<StgValue><ssdm name="zext_ln947"/></StgValue>
</operation>

<operation id="5059" st_id="418" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln317" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4001" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.split_ifconv:22 %lshr_ln947 = lshr i21 2097151, i21 %zext_ln947

]]></Node>
<StgValue><ssdm name="lshr_ln947"/></StgValue>
</operation>

<operation id="5060" st_id="418" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln317" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4002" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.split_ifconv:23 %p_Result_2 = and i21 %tmp_V_2, i21 %lshr_ln947

]]></Node>
<StgValue><ssdm name="p_Result_2"/></StgValue>
</operation>

<operation id="5061" st_id="418" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln317" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4003" bw="1" op_0_bw="21" op_1_bw="21">
<![CDATA[
.split_ifconv:24 %icmp_ln947 = icmp_ne  i21 %p_Result_2, i21 0

]]></Node>
<StgValue><ssdm name="icmp_ln947"/></StgValue>
</operation>

<operation id="5062" st_id="418" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln317" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4004" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split_ifconv:25 %tmp_154 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %lsb_index, i32 31

]]></Node>
<StgValue><ssdm name="tmp_154"/></StgValue>
</operation>

<operation id="5063" st_id="418" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln317" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4005" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split_ifconv:26 %xor_ln949 = xor i1 %tmp_154, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln949"/></StgValue>
</operation>

<operation id="5064" st_id="418" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln317" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4006" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split_ifconv:27 %and_ln946 = and i1 %icmp_ln946, i1 %icmp_ln947

]]></Node>
<StgValue><ssdm name="and_ln946"/></StgValue>
</operation>

<operation id="5065" st_id="418" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln317" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4007" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.split_ifconv:28 %add_ln949 = add i21 %trunc_ln944, i21 2097128

]]></Node>
<StgValue><ssdm name="add_ln949"/></StgValue>
</operation>

<operation id="5066" st_id="418" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln317" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4008" bw="1" op_0_bw="1" op_1_bw="21" op_2_bw="21">
<![CDATA[
.split_ifconv:29 %p_Result_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i21.i21, i21 %tmp_V_2, i21 %add_ln949

]]></Node>
<StgValue><ssdm name="p_Result_3"/></StgValue>
</operation>

<operation id="5067" st_id="418" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln317" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4009" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split_ifconv:30 %a = or i1 %p_Result_3, i1 %and_ln946

]]></Node>
<StgValue><ssdm name="a"/></StgValue>
</operation>

<operation id="5068" st_id="418" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln317" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4011" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split_ifconv:32 %icmp_ln958 = icmp_sgt  i32 %lsb_index, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln958"/></StgValue>
</operation>

<operation id="5069" st_id="418" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln317" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4018" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split_ifconv:39 %tobool34_i_i785 = and i1 %a, i1 %xor_ln949

]]></Node>
<StgValue><ssdm name="tobool34_i_i785"/></StgValue>
</operation>

<operation id="5070" st_id="418" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln317" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4026" bw="8" op_0_bw="32">
<![CDATA[
.split_ifconv:47 %trunc_ln943 = trunc i32 %l

]]></Node>
<StgValue><ssdm name="trunc_ln943"/></StgValue>
</operation>

<operation id="5071" st_id="418" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln317" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4033" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.split_ifconv:54 %output_package_last_V = icmp_eq  i3 %i_16, i3 3

]]></Node>
<StgValue><ssdm name="output_package_last_V"/></StgValue>
</operation>
</state>

<state id="419" st_id="419">

<operation id="5072" st_id="419" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln317" val="0"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4010" bw="64" op_0_bw="21">
<![CDATA[
.split_ifconv:31 %zext_ln957 = zext i21 %tmp_V_2

]]></Node>
<StgValue><ssdm name="zext_ln957"/></StgValue>
</operation>

<operation id="5073" st_id="419" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln317" val="0"/>
<literal name="icmp_ln958" val="1"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4012" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split_ifconv:33 %add_ln958 = add i32 %sub_ln944, i32 4294967271

]]></Node>
<StgValue><ssdm name="add_ln958"/></StgValue>
</operation>

<operation id="5074" st_id="419" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln317" val="0"/>
<literal name="icmp_ln958" val="1"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4013" bw="64" op_0_bw="32">
<![CDATA[
.split_ifconv:34 %zext_ln958 = zext i32 %add_ln958

]]></Node>
<StgValue><ssdm name="zext_ln958"/></StgValue>
</operation>

<operation id="5075" st_id="419" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln317" val="0"/>
<literal name="icmp_ln958" val="1"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4014" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split_ifconv:35 %lshr_ln958 = lshr i64 %zext_ln957, i64 %zext_ln958

]]></Node>
<StgValue><ssdm name="lshr_ln958"/></StgValue>
</operation>

<operation id="5076" st_id="419" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln317" val="0"/>
<literal name="icmp_ln958" val="0"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4015" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split_ifconv:36 %sub_ln959 = sub i32 25, i32 %sub_ln944

]]></Node>
<StgValue><ssdm name="sub_ln959"/></StgValue>
</operation>

<operation id="5077" st_id="419" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln317" val="0"/>
<literal name="icmp_ln958" val="0"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4016" bw="64" op_0_bw="32">
<![CDATA[
.split_ifconv:37 %zext_ln959 = zext i32 %sub_ln959

]]></Node>
<StgValue><ssdm name="zext_ln959"/></StgValue>
</operation>

<operation id="5078" st_id="419" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln317" val="0"/>
<literal name="icmp_ln958" val="0"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4017" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split_ifconv:38 %shl_ln959 = shl i64 %zext_ln957, i64 %zext_ln959

]]></Node>
<StgValue><ssdm name="shl_ln959"/></StgValue>
</operation>

<operation id="5079" st_id="419" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln317" val="0"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4019" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split_ifconv:40 %m_1 = select i1 %icmp_ln958, i64 %lshr_ln958, i64 %shl_ln959

]]></Node>
<StgValue><ssdm name="m_1"/></StgValue>
</operation>

<operation id="5080" st_id="419" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln317" val="0"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4020" bw="64" op_0_bw="1">
<![CDATA[
.split_ifconv:41 %zext_ln961 = zext i1 %tobool34_i_i785

]]></Node>
<StgValue><ssdm name="zext_ln961"/></StgValue>
</operation>

<operation id="5081" st_id="419" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln317" val="0"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4021" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split_ifconv:42 %m_3 = add i64 %m_1, i64 %zext_ln961

]]></Node>
<StgValue><ssdm name="m_3"/></StgValue>
</operation>

<operation id="5082" st_id="419" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln317" val="0"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4022" bw="63" op_0_bw="63" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split_ifconv:43 %m_4 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %m_3, i32 1, i32 63

]]></Node>
<StgValue><ssdm name="m_4"/></StgValue>
</operation>

<operation id="5083" st_id="419" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln317" val="0"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4023" bw="64" op_0_bw="63">
<![CDATA[
.split_ifconv:44 %zext_ln962 = zext i63 %m_4

]]></Node>
<StgValue><ssdm name="zext_ln962"/></StgValue>
</operation>

<operation id="5084" st_id="419" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln317" val="0"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4024" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.split_ifconv:45 %p_Result_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %m_3, i32 25

]]></Node>
<StgValue><ssdm name="p_Result_4"/></StgValue>
</operation>

<operation id="5085" st_id="419" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln317" val="0"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4025" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.split_ifconv:46 %select_ln943 = select i1 %p_Result_4, i8 127, i8 126

]]></Node>
<StgValue><ssdm name="select_ln943"/></StgValue>
</operation>

<operation id="5086" st_id="419" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln317" val="0"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4027" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split_ifconv:48 %sub_ln964 = sub i8 5, i8 %trunc_ln943

]]></Node>
<StgValue><ssdm name="sub_ln964"/></StgValue>
</operation>

<operation id="5087" st_id="419" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln317" val="0"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4028" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split_ifconv:49 %add_ln964 = add i8 %sub_ln964, i8 %select_ln943

]]></Node>
<StgValue><ssdm name="add_ln964"/></StgValue>
</operation>

<operation id="5088" st_id="419" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln317" val="0"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4029" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
.split_ifconv:50 %tmp_s = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %p_Result_14, i8 %add_ln964

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="5089" st_id="419" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln317" val="0"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4030" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="9" op_3_bw="32" op_4_bw="32">
<![CDATA[
.split_ifconv:51 %p_Result_16 = partset i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32, i64 %zext_ln962, i9 %tmp_s, i32 23, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_16"/></StgValue>
</operation>

<operation id="5090" st_id="419" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln317" val="0"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4031" bw="32" op_0_bw="64">
<![CDATA[
.split_ifconv:52 %LD_4 = trunc i64 %p_Result_16

]]></Node>
<StgValue><ssdm name="LD_4"/></StgValue>
</operation>

<operation id="5091" st_id="419" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln317" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4032" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split_ifconv:53 %output_package_data_V = select i1 %icmp_ln935, i32 0, i32 %LD_4

]]></Node>
<StgValue><ssdm name="output_package_data_V"/></StgValue>
</operation>

<operation id="5092" st_id="419" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln317" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4034" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="2" op_5_bw="1" op_6_bw="5" op_7_bw="6" op_8_bw="32" op_9_bw="4" op_10_bw="4" op_11_bw="2" op_12_bw="1" op_13_bw="5" op_14_bw="6">
<![CDATA[
.split_ifconv:55 %write_ln304 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i2P0A.i1P0A.i5P0A.i6P0A, i32 %infer_output_V_data_V, i4 %infer_output_V_keep_V, i4 %infer_output_V_strb_V, i2 %infer_output_V_user_V, i1 %infer_output_V_last_V, i5 %infer_output_V_id_V, i6 %infer_output_V_dest_V, i32 %output_package_data_V, i4 %p_phi, i4 %p_phi115, i2 %p_phi116, i1 %output_package_last_V, i5 %p_phi117, i6 %p_phi118

]]></Node>
<StgValue><ssdm name="write_ln304"/></StgValue>
</operation>
</state>

<state id="420" st_id="420">

<operation id="5093" st_id="420" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln317" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3979" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split_ifconv:0 %specloopname_ln317 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13

]]></Node>
<StgValue><ssdm name="specloopname_ln317"/></StgValue>
</operation>

<operation id="5094" st_id="420" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln317" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4034" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="2" op_5_bw="1" op_6_bw="5" op_7_bw="6" op_8_bw="32" op_9_bw="4" op_10_bw="4" op_11_bw="2" op_12_bw="1" op_13_bw="5" op_14_bw="6">
<![CDATA[
.split_ifconv:55 %write_ln304 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i2P0A.i1P0A.i5P0A.i6P0A, i32 %infer_output_V_data_V, i4 %infer_output_V_keep_V, i4 %infer_output_V_strb_V, i2 %infer_output_V_user_V, i1 %infer_output_V_last_V, i5 %infer_output_V_id_V, i6 %infer_output_V_dest_V, i32 %output_package_data_V, i4 %p_phi, i4 %p_phi115, i2 %p_phi116, i1 %output_package_last_V, i5 %p_phi117, i6 %p_phi118

]]></Node>
<StgValue><ssdm name="write_ln304"/></StgValue>
</operation>

<operation id="5095" st_id="420" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln317" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4035" bw="0" op_0_bw="0">
<![CDATA[
.split_ifconv:56 %br_ln0 = br void %_Z7softmaxILt4EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EE.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="421" st_id="421">

<operation id="5096" st_id="421" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4037" bw="0">
<![CDATA[
:0 %ret_ln328 = ret

]]></Node>
<StgValue><ssdm name="ret_ln328"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
