/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [12:0] _00_;
  reg [5:0] _01_;
  reg [4:0] _02_;
  wire [15:0] celloutsig_0_0z;
  wire [7:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [4:0] celloutsig_0_13z;
  wire [3:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [17:0] celloutsig_0_16z;
  wire [5:0] celloutsig_0_17z;
  wire [13:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [4:0] celloutsig_0_1z;
  wire [12:0] celloutsig_0_20z;
  wire [3:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [2:0] celloutsig_0_25z;
  wire celloutsig_0_27z;
  wire celloutsig_0_2z;
  wire [9:0] celloutsig_0_30z;
  wire [8:0] celloutsig_0_32z;
  wire [3:0] celloutsig_0_33z;
  wire [14:0] celloutsig_0_36z;
  wire [8:0] celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire [3:0] celloutsig_0_39z;
  wire [15:0] celloutsig_0_3z;
  wire [17:0] celloutsig_0_40z;
  wire celloutsig_0_45z;
  wire celloutsig_0_46z;
  wire celloutsig_0_48z;
  wire celloutsig_0_4z;
  wire celloutsig_0_50z;
  wire celloutsig_0_51z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [15:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [20:0] celloutsig_1_11z;
  wire celloutsig_1_13z;
  wire [10:0] celloutsig_1_14z;
  wire [13:0] celloutsig_1_15z;
  wire celloutsig_1_17z;
  wire [3:0] celloutsig_1_18z;
  wire [5:0] celloutsig_1_19z;
  wire [14:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [11:0] celloutsig_1_3z;
  wire [2:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [3:0] celloutsig_1_6z;
  wire [2:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_4z = ~(in_data[42] | in_data[81]);
  assign celloutsig_0_50z = ~(celloutsig_0_48z | celloutsig_0_6z);
  assign celloutsig_1_10z = ~(celloutsig_1_2z | celloutsig_1_3z[10]);
  assign celloutsig_0_22z = ~(celloutsig_0_16z[5] | celloutsig_0_14z[0]);
  assign celloutsig_1_9z = ~celloutsig_1_2z;
  assign celloutsig_0_45z = ~((celloutsig_0_32z[4] | celloutsig_0_16z[7]) & (celloutsig_0_30z[7] | celloutsig_0_21z[0]));
  assign celloutsig_1_8z = ~((celloutsig_1_4z[0] | celloutsig_1_0z[3]) & (celloutsig_1_6z[3] | celloutsig_1_7z[1]));
  assign celloutsig_1_13z = ~((celloutsig_1_10z | celloutsig_1_11z[15]) & (celloutsig_1_0z[2] | celloutsig_1_11z[10]));
  assign celloutsig_1_5z = ~(celloutsig_1_0z[4] ^ celloutsig_1_3z[9]);
  always_ff @(posedge celloutsig_1_18z[0], negedge clkin_data[64])
    if (!clkin_data[64]) _00_ <= 13'h0000;
    else _00_ <= celloutsig_0_3z[12:0];
  always_ff @(negedge clkin_data[0], negedge clkin_data[96])
    if (!clkin_data[96]) _01_ <= 6'h00;
    else _01_ <= { celloutsig_1_3z[7:4], celloutsig_1_8z, celloutsig_1_2z };
  always_ff @(negedge celloutsig_1_18z[0], negedge clkin_data[32])
    if (!clkin_data[32]) _02_ <= 5'h00;
    else _02_ <= { celloutsig_0_1z[3:0], celloutsig_0_4z };
  assign celloutsig_0_40z = { celloutsig_0_3z[10:5], celloutsig_0_37z, celloutsig_0_11z, celloutsig_0_7z, celloutsig_0_38z } / { 1'h1, celloutsig_0_33z[1], _00_, celloutsig_0_25z };
  assign celloutsig_1_0z = in_data[156:141] / { 1'h1, in_data[183:169] };
  assign celloutsig_1_3z = celloutsig_1_1z[13:2] / { 1'h1, celloutsig_1_0z[14:4] };
  assign celloutsig_1_6z = { celloutsig_1_4z, celloutsig_1_5z } / { 1'h1, in_data[159:157] };
  assign celloutsig_0_30z = { celloutsig_0_18z[11:3], celloutsig_0_24z } / { 1'h1, celloutsig_0_16z[12:4] };
  assign celloutsig_0_48z = { celloutsig_0_10z[7:2], celloutsig_0_6z, celloutsig_0_8z, celloutsig_0_46z } >= { celloutsig_0_40z[11:8], celloutsig_0_45z, celloutsig_0_39z };
  assign celloutsig_0_6z = in_data[30:8] >= { celloutsig_0_0z[11:6], celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_2z };
  assign celloutsig_0_15z = { _02_[2], _02_, celloutsig_0_12z } >= celloutsig_0_10z[6:0];
  assign celloutsig_0_27z = celloutsig_0_17z[3:0] >= { celloutsig_0_3z[6:4], celloutsig_0_24z };
  assign celloutsig_0_51z = ! celloutsig_0_20z[5:2];
  assign celloutsig_1_2z = ! in_data[138:135];
  assign celloutsig_0_2z = ! celloutsig_0_0z[14:6];
  assign celloutsig_1_17z = { celloutsig_1_0z[15:8], celloutsig_1_4z, celloutsig_1_2z } < celloutsig_1_15z[13:2];
  assign celloutsig_0_11z = { in_data[23:0], celloutsig_0_8z, celloutsig_0_4z, _02_ } < in_data[69:39];
  assign celloutsig_0_19z = { in_data[67:64], celloutsig_0_13z, celloutsig_0_2z, celloutsig_0_12z } < { celloutsig_0_18z[3:1], celloutsig_0_10z };
  assign celloutsig_0_0z = in_data[69:54] % { 1'h1, in_data[25:11] };
  assign celloutsig_1_1z = in_data[187:173] * in_data[143:129];
  assign celloutsig_1_15z = { celloutsig_1_0z[15:7], celloutsig_1_6z, celloutsig_1_9z } * { celloutsig_1_14z[10], celloutsig_1_8z, celloutsig_1_3z };
  assign celloutsig_0_36z = celloutsig_0_32z[6] ? { celloutsig_0_17z, celloutsig_0_22z, celloutsig_0_17z, celloutsig_0_23z, celloutsig_0_12z } : celloutsig_0_16z[17:3];
  assign celloutsig_0_10z = celloutsig_0_6z ? { celloutsig_0_0z[3:1], _02_ } : { _00_[6:0], 1'h0 };
  assign celloutsig_0_33z = celloutsig_0_20z[9:6] | celloutsig_0_14z;
  assign celloutsig_0_16z = { in_data[58:42], celloutsig_0_7z } | { celloutsig_0_3z[12:0], celloutsig_0_1z };
  assign celloutsig_0_7z = celloutsig_0_0z[15] & celloutsig_0_2z;
  assign celloutsig_0_12z = celloutsig_0_10z[1] & _00_[0];
  assign celloutsig_0_24z = celloutsig_0_16z[6] & celloutsig_0_4z;
  assign celloutsig_0_38z = ~^ { celloutsig_0_3z[5:4], celloutsig_0_19z, _02_ };
  assign celloutsig_0_8z = ^ { _00_[12:1], celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_6z };
  assign celloutsig_0_23z = ^ { celloutsig_0_16z[15:7], celloutsig_0_11z, celloutsig_0_4z, celloutsig_0_19z, celloutsig_0_4z };
  assign celloutsig_0_18z = { celloutsig_0_16z[13:1], celloutsig_0_12z } << { celloutsig_0_17z[2], celloutsig_0_17z, celloutsig_0_13z, celloutsig_0_4z, celloutsig_0_11z };
  assign celloutsig_0_32z = celloutsig_0_30z[9:1] << { celloutsig_0_16z[6:5], celloutsig_0_2z, celloutsig_0_12z, celloutsig_0_4z, celloutsig_0_27z, celloutsig_0_25z };
  assign celloutsig_1_19z = _01_ <<< { celloutsig_1_15z[3:1], celloutsig_1_13z, celloutsig_1_17z, celloutsig_1_5z };
  assign celloutsig_0_17z = { in_data[48:47], celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_8z } <<< { celloutsig_0_13z[4:2], celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_2z };
  assign celloutsig_0_37z = { celloutsig_0_1z[0], celloutsig_0_13z, celloutsig_0_6z, celloutsig_0_27z, celloutsig_0_8z } ~^ { celloutsig_0_11z, celloutsig_0_24z, celloutsig_0_12z, _02_, celloutsig_0_23z };
  assign celloutsig_0_39z = celloutsig_0_3z[12:9] ~^ celloutsig_0_37z[8:5];
  assign celloutsig_1_4z = celloutsig_1_3z[5:3] ~^ celloutsig_1_3z[8:6];
  assign celloutsig_1_7z = in_data[136:134] ~^ { celloutsig_1_0z[8:7], celloutsig_1_5z };
  assign celloutsig_1_11z = { celloutsig_1_2z, celloutsig_1_10z, celloutsig_1_7z, celloutsig_1_0z } ~^ { celloutsig_1_1z[12:5], celloutsig_1_3z, celloutsig_1_2z };
  assign celloutsig_1_14z = { in_data[120:117], celloutsig_1_9z, celloutsig_1_8z, celloutsig_1_7z, celloutsig_1_8z, celloutsig_1_8z } ~^ celloutsig_1_0z[14:4];
  assign celloutsig_0_13z = { celloutsig_0_0z[10], celloutsig_0_11z, celloutsig_0_2z, celloutsig_0_11z, celloutsig_0_7z } ~^ celloutsig_0_3z[15:11];
  assign celloutsig_0_20z = { celloutsig_0_18z[9:1], celloutsig_0_14z } ~^ { celloutsig_0_10z[2], celloutsig_0_8z, celloutsig_0_19z, celloutsig_0_19z, celloutsig_0_14z, celloutsig_0_13z };
  assign celloutsig_0_21z = _00_[4:1] ~^ { celloutsig_0_10z[3:1], celloutsig_0_15z };
  assign celloutsig_0_3z = celloutsig_0_0z ~^ { celloutsig_0_0z[8:4], celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_1_18z = celloutsig_1_11z[15:12] ^ { celloutsig_1_14z[2:1], celloutsig_1_9z, celloutsig_1_17z };
  assign celloutsig_0_1z = in_data[41:37] ^ celloutsig_0_0z[10:6];
  assign celloutsig_0_14z = celloutsig_0_10z[5:2] ^ { celloutsig_0_1z[3:1], celloutsig_0_12z };
  assign celloutsig_0_25z = { celloutsig_0_10z[5:4], celloutsig_0_7z } ^ celloutsig_0_21z[2:0];
  assign celloutsig_0_46z = ~((celloutsig_0_13z[4] & celloutsig_0_7z) | celloutsig_0_36z[6]);
  assign { out_data[131:128], out_data[101:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_50z, celloutsig_0_51z };
endmodule
