<dec f='llvm/llvm/include/llvm/CodeGen/TargetPassConfig.h' l='461' type='llvm::FunctionPass * llvm::TargetPassConfig::createRegAllocPass(bool Optimized)'/>
<doc f='llvm/llvm/include/llvm/CodeGen/TargetPassConfig.h' l='459'>/// addMachinePasses helper to create the target-selected or overriden
  /// regalloc pass.</doc>
<def f='llvm/llvm/lib/CodeGen/TargetPassConfig.cpp' l='1298' ll='1309' type='llvm::FunctionPass * llvm::TargetPassConfig::createRegAllocPass(bool Optimized)'/>
<use f='llvm/llvm/lib/CodeGen/TargetPassConfig.cpp' l='1316' u='c' c='_ZN4llvm16TargetPassConfig26addRegAssignAndRewriteFastEv'/>
<use f='llvm/llvm/lib/CodeGen/TargetPassConfig.cpp' l='1322' u='c' c='_ZN4llvm16TargetPassConfig31addRegAssignAndRewriteOptimizedEv'/>
<doc f='llvm/llvm/lib/CodeGen/TargetPassConfig.cpp' l='1289'>/// Find and instantiate the register allocation pass requested by this target
/// at the current optimization level.  Different register allocators are
/// defined as separate passes because they may require different analysis.
///
/// This helper ensures that the regalloc= option is always available,
/// even for targets that override the default allocator.
///
/// FIXME: When MachinePassRegistry register pass IDs instead of function ptrs,
/// this can be folded into addPass.</doc>
