// Seed: 4288926177
program module_0 (
    input wor  id_0,
    input tri1 id_1
);
  logic id_3;
  ;
  logic id_4;
  ;
  wor id_5;
  assign id_5 = -1;
  wire id_6, id_7;
  wire id_8;
  ;
endprogram
module module_1 #(
    parameter id_0 = 32'd75
) (
    input  tri0  _id_0,
    input  tri   id_1,
    output logic id_2
);
  tri0 [id_0 : 1] id_4;
  always begin : LABEL_0
    id_2 = -1;
  end
  wire id_5 = id_0;
  module_0 modCall_1 (
      id_1,
      id_1
  );
  assign modCall_1.id_0 = 0;
  assign id_4 = -1;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8[-1 :-1],
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  input wire id_16;
  inout wire id_15;
  inout wire id_14;
  input wire id_13;
  inout wire id_12;
  output wire id_11;
  input wire id_10;
  output wire id_9;
  output logic [7:0] id_8;
  output wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  logic id_17;
  ;
  assign id_12 = id_16 & id_15 <= id_17;
endmodule
module module_3 #(
    parameter id_2 = 32'd87
) (
    id_1,
    _id_2
);
  input wire _id_2;
  output wire id_1;
  logic id_3;
  ;
  logic id_4;
  ;
  assign id_3 = id_4[id_2&&""];
  module_2 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_4,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3
  );
endmodule
