// Seed: 870020617
module module_0;
  wire id_2;
  wand id_3 = 1;
  wand id_4 = 1 == 1;
  assign id_3 = 1;
  module_2(
      id_4
  );
endmodule
module module_1 (
    input tri id_0,
    input wand id_1,
    input wor id_2,
    input tri1 id_3,
    input supply1 id_4,
    input wire id_5
);
  wire id_7;
  module_0();
endmodule
module module_2 (
    id_1
);
  output wire id_1;
  wire id_2;
  module_3(
      id_2, id_1, id_1, id_2
  );
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_1 = 1'b0;
endmodule
