INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/verilog/FPGA_Project/Ares/Ares.srcs/sources_1/ip/gmem/sim/gmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gmem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/verilog/FPGA_Project/Ares/Ares.srcs/sources_1/ip/memory/sim/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/verilog/FPGA_Project/Ares/Ares.srcs/sources_1/ip/bootloader/sim/bootloader.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bootloader
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/verilog/FPGA_Project/Ares/Ares.srcs/sources_1/ip/hcc/hcc_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hcc_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/verilog/FPGA_Project/Ares/Ares.srcs/sources_1/ip/hcc/hcc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hcc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/verilog/FPGA_Project/Ares/rtl/ASel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ASel
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/verilog/FPGA_Project/Ares/rtl/BSel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BSel
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/verilog/FPGA_Project/Ares/rtl/BranchComp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BranchComp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/verilog/FPGA_Project/Ares/rtl/ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/verilog/FPGA_Project/Ares/rtl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/verilog/FPGA_Project/Ares/rtl/hdmi/asyn_rst_syn.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module asyn_rst_syn
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/verilog/FPGA_Project/Ares/rtl/ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/verilog/FPGA_Project/Ares/rtl/ctrl_br.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl_br
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/verilog/FPGA_Project/Ares/rtl/hdmi/dvi_encoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dvi_encoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/verilog/FPGA_Project/Ares/rtl/hdmi/dvi_transmitter_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dvi_transmitter_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/verilog/FPGA_Project/Ares/rtl/forwarding.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/verilog/FPGA_Project/Ares/rtl/hdmi/hdmi_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/verilog/FPGA_Project/Ares/rtl/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/verilog/FPGA_Project/Ares/rtl/rbus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rbus
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/verilog/FPGA_Project/Ares/rtl/regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regs
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [D:/code/verilog/FPGA_Project/Ares/rtl/regs.v:51]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/verilog/FPGA_Project/Ares/rtl/rv_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv_core
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/verilog/FPGA_Project/Ares/rtl/rvtop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rvtop
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/verilog/FPGA_Project/Ares/rtl/hdmi/serializer_10_to_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serializer_10_to_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/verilog/FPGA_Project/Ares/rtl/stage_DE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_DE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/verilog/FPGA_Project/Ares/rtl/stage_EM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_EM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/verilog/FPGA_Project/Ares/rtl/stage_FD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_FD
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/verilog/FPGA_Project/Ares/rtl/stage_MW.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_MW
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/verilog/FPGA_Project/Ares/rtl/uart/uart_baud_generate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_baud_generate
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/verilog/FPGA_Project/Ares/rtl/uart/uart_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/verilog/FPGA_Project/Ares/rtl/uart/uart_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/verilog/FPGA_Project/Ares/rtl/hdmi/video_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_display
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/verilog/FPGA_Project/Ares/rtl/hdmi/video_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/verilog/FPGA_Project/Ares/rtl/writeback.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module writeback
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/verilog/FPGA_Project/Ares/tb/ares_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ares_tb
