Info: Starting: Create block symbol file (.bsf)
Info: ip-generate --project-directory=C:/Users/jchang3/Documents/ECE492/NiosII/AccelerometerPen50sflash/accel_pen_project/ --output-directory=C:/Users/jchang3/Documents/ECE492/NiosII/AccelerometerPen50sflash/accel_pen_project/niosII_system/ --report-file=bsf:C:/Users/jchang3/Documents/ECE492/NiosII/AccelerometerPen50sflash/accel_pen_project/niosII_system.bsf --system-info=DEVICE_FAMILY="Cyclone II" --system-info=DEVICE=EP2C35F672C6 --system-info=DEVICE_SPEEDGRADE=6 --component-file=C:/Users/jchang3/Documents/ECE492/NiosII/AccelerometerPen50sflash/accel_pen_project/niosII_system.qsys
Progress: Loading accel_pen_project/niosII_system.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 12.1]
Progress: Parameterizing module clk_0
Progress: Adding nios2_qsys_0 [altera_nios2_qsys 12.1]
Progress: Parameterizing module nios2_qsys_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 12.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 12.1]
Progress: Parameterizing module sysid_qsys_0
Progress: Adding timer_0 [altera_avalon_timer 12.1]
Progress: Parameterizing module timer_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 12.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding character_lcd_0 [altera_up_avalon_character_lcd 12.0]
Progress: Parameterizing module character_lcd_0
Progress: Adding altpll_0 [altpll 12.1]
Progress: Parameterizing module altpll_0
Progress: Adding sdram_0 [altera_avalon_new_sdram_controller 12.1]
Progress: Parameterizing module sdram_0
Progress: Adding sram_0 [altera_up_avalon_sram 12.0]
Progress: Parameterizing module sram_0
Progress: Adding rs232_0 [altera_up_avalon_rs232 12.0]
Progress: Parameterizing module rs232_0
Progress: Adding switch [altera_avalon_pio 12.1]
Progress: Parameterizing module switch
Progress: Adding generic_tristate_controller_0 [altera_generic_tristate_controller 12.1]
Progress: Parameterizing module generic_tristate_controller_0
Progress: Adding tristate_conduit_bridge_0 [altera_tristate_conduit_bridge 12.1]
Progress: Parameterizing module tristate_conduit_bridge_0
Progress: Adding tristate_conduit_pin_sharer_0 [altera_tristate_conduit_pin_sharer 12.1]
Progress: Parameterizing module tristate_conduit_pin_sharer_0
Progress: Adding Altera_UP_SD_Card_Avalon_Interface_0 [Altera_UP_SD_Card_Avalon_Interface 1.0]
Progress: Parameterizing module Altera_UP_SD_Card_Avalon_Interface_0
Progress: Adding seven_seg_8_0 [seven_seg_8 1.0]
Progress: Parameterizing module seven_seg_8_0
Progress: Adding green_leds [altera_avalon_pio 12.1]
Progress: Parameterizing module green_leds
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: niosII_system.onchip_memory2_0: Memory will be initialized from onchip_memory2_0.hex
Info: niosII_system.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: niosII_system.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Info: niosII_system.switch: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Warning: niosII_system.altpll_0: altpll_0.areset_conduit must be exported, or connected to a matching conduit.
Warning: niosII_system.altpll_0: altpll_0.locked_conduit must be exported, or connected to a matching conduit.
Warning: niosII_system.altpll_0: altpll_0.phasedone_conduit must be exported, or connected to a matching conduit.
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory=C:/Users/jchang3/Documents/ECE492/NiosII/AccelerometerPen50sflash/accel_pen_project/ --output-directory=C:/Users/jchang3/Documents/ECE492/NiosII/AccelerometerPen50sflash/accel_pen_project/niosII_system/synthesis/ --file-set=QUARTUS_SYNTH --report-file=sopcinfo:C:/Users/jchang3/Documents/ECE492/NiosII/AccelerometerPen50sflash/accel_pen_project/niosII_system.sopcinfo --report-file=html:C:/Users/jchang3/Documents/ECE492/NiosII/AccelerometerPen50sflash/accel_pen_project/niosII_system.html --report-file=qip:C:/Users/jchang3/Documents/ECE492/NiosII/AccelerometerPen50sflash/accel_pen_project/niosII_system/synthesis/niosII_system.qip --report-file=cmp:C:/Users/jchang3/Documents/ECE492/NiosII/AccelerometerPen50sflash/accel_pen_project/niosII_system.cmp --system-info=DEVICE_FAMILY="Cyclone II" --system-info=DEVICE=EP2C35F672C6 --system-info=DEVICE_SPEEDGRADE=6 --component-file=C:/Users/jchang3/Documents/ECE492/NiosII/AccelerometerPen50sflash/accel_pen_project/niosII_system.qsys
Progress: Loading accel_pen_project/niosII_system.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 12.1]
Progress: Parameterizing module clk_0
Progress: Adding nios2_qsys_0 [altera_nios2_qsys 12.1]
Progress: Parameterizing module nios2_qsys_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 12.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 12.1]
Progress: Parameterizing module sysid_qsys_0
Progress: Adding timer_0 [altera_avalon_timer 12.1]
Progress: Parameterizing module timer_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 12.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding character_lcd_0 [altera_up_avalon_character_lcd 12.0]
Progress: Parameterizing module character_lcd_0
Progress: Adding altpll_0 [altpll 12.1]
Progress: Parameterizing module altpll_0
Progress: Adding sdram_0 [altera_avalon_new_sdram_controller 12.1]
Progress: Parameterizing module sdram_0
Progress: Adding sram_0 [altera_up_avalon_sram 12.0]
Progress: Parameterizing module sram_0
Progress: Adding rs232_0 [altera_up_avalon_rs232 12.0]
Progress: Parameterizing module rs232_0
Progress: Adding switch [altera_avalon_pio 12.1]
Progress: Parameterizing module switch
Progress: Adding generic_tristate_controller_0 [altera_generic_tristate_controller 12.1]
Progress: Parameterizing module generic_tristate_controller_0
Progress: Adding tristate_conduit_bridge_0 [altera_tristate_conduit_bridge 12.1]
Progress: Parameterizing module tristate_conduit_bridge_0
Progress: Adding tristate_conduit_pin_sharer_0 [altera_tristate_conduit_pin_sharer 12.1]
Progress: Parameterizing module tristate_conduit_pin_sharer_0
Progress: Adding Altera_UP_SD_Card_Avalon_Interface_0 [Altera_UP_SD_Card_Avalon_Interface 1.0]
Progress: Parameterizing module Altera_UP_SD_Card_Avalon_Interface_0
Progress: Adding seven_seg_8_0 [seven_seg_8 1.0]
Progress: Parameterizing module seven_seg_8_0
Progress: Adding green_leds [altera_avalon_pio 12.1]
Progress: Parameterizing module green_leds
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: niosII_system.onchip_memory2_0: Memory will be initialized from onchip_memory2_0.hex
Info: niosII_system.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: niosII_system.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Info: niosII_system.switch: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Warning: niosII_system.altpll_0: altpll_0.areset_conduit must be exported, or connected to a matching conduit.
Warning: niosII_system.altpll_0: altpll_0.locked_conduit must be exported, or connected to a matching conduit.
Warning: niosII_system.altpll_0: altpll_0.phasedone_conduit must be exported, or connected to a matching conduit.
Info: niosII_system: Generating niosII_system "niosII_system" for QUARTUS_SYNTH
Info: pipeline_bridge_swap_transform: After transform: 18 modules, 75 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_translator_transform: After transform: 35 modules, 142 connections
Info: merlin_domain_transform: After transform: 69 modules, 366 connections
Info: merlin_router_transform: After transform: 86 modules, 433 connections
Info: merlin_traffic_limiter_transform: After transform: 87 modules, 438 connections
Info: merlin_burst_transform: After transform: 91 modules, 454 connections
Info: reset_adaptation_transform: After transform: 94 modules, 362 connections
Info: merlin_network_to_switch_transform: After transform: 127 modules, 436 connections
Info: merlin_width_transform: After transform: 135 modules, 460 connections
Info: Inserting clock-crossing logic between cmd_xbar_demux_001.src5 and cmd_xbar_mux_005.sink0
Info: Inserting clock-crossing logic between rsp_xbar_demux_005.src0 and rsp_xbar_mux_001.sink5
Info: com_altera_sopcmodel_transforms_avalon_ClockCrossingTransform: After transform: 137 modules, 470 connections
Info: limiter_update_transform: After transform: 137 modules, 471 connections
Info: merlin_interrupt_mapper_transform: After transform: 138 modules, 474 connections
Info: nios2_qsys_0: Starting RTL generation for module 'niosII_system_nios2_qsys_0'
Info: nios2_qsys_0:   Generation command is [exec C:/altera/12.1sp1/quartus/../ip/altera/nios2_ip/altera_nios2/eperl.exe -I C:/altera/12.1sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/12.1sp1/quartus/sopc_builder/bin/europa -I C:/altera/12.1sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/12.1sp1/quartus/sopc_builder/bin -I C:/altera/12.1sp1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/12.1sp1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/12.1sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/12.1sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/12.1sp1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=niosII_system_nios2_qsys_0 --dir=C:/Users/jchang3/AppData/Local/Temp/alt6164_6399493258558483030.dir/0005_nios2_qsys_0_gen/ --quartus_dir=C:/altera/12.1sp1/quartus --verilog --config=C:/Users/jchang3/AppData/Local/Temp/alt6164_6399493258558483030.dir/0005_nios2_qsys_0_gen//niosII_system_nios2_qsys_0_processor_configuration.pl  --do_build_sim=0    --bogus  ]
Info: nios2_qsys_0: # 2014.04.04 17:59:33 (*) Starting Nios II generation
Info: nios2_qsys_0: # 2014.04.04 17:59:33 (*)   Checking for plaintext license.
Info: nios2_qsys_0: # 2014.04.04 17:59:33 (*)   Couldn't query license setup in Quartus directory C:/altera/12.1sp1/quartus
Info: nios2_qsys_0: # 2014.04.04 17:59:33 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: nios2_qsys_0: # 2014.04.04 17:59:33 (*)   Plaintext license not found.
Info: nios2_qsys_0: # 2014.04.04 17:59:33 (*)   Checking for encrypted license (non-evaluation).
Info: nios2_qsys_0: # 2014.04.04 17:59:34 (*)   Couldn't query license setup in Quartus directory C:/altera/12.1sp1/quartus
Info: nios2_qsys_0: # 2014.04.04 17:59:34 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: nios2_qsys_0: # 2014.04.04 17:59:34 (*)   Encrypted license found.  SOF will not be time-limited.
Info: nios2_qsys_0: # 2014.04.04 17:59:34 (*)   Elaborating CPU configuration settings
Info: nios2_qsys_0: # 2014.04.04 17:59:34 (*)   Creating all objects for CPU
Info: nios2_qsys_0: # 2014.04.04 17:59:35 (*)     Pipeline frontend
Info: nios2_qsys_0: # 2014.04.04 17:59:36 (*)   Generating RTL from CPU objects
Info: nios2_qsys_0: # 2014.04.04 17:59:39 (*)   Creating encrypted RTL
Info: nios2_qsys_0: # 2014.04.04 17:59:40 (*) Done Nios II generation
Info: nios2_qsys_0: Done RTL generation for module 'niosII_system_nios2_qsys_0'
Info: nios2_qsys_0: "niosII_system" instantiated altera_nios2_qsys "nios2_qsys_0"
Info: Starting classic module elaboration.
      0 [main] perl (3660) C:\altera\12.1sp1\quartus\bin\cygwin\bin\perl.exe: *** fatal error - cygheap base mismatch detected - 0x612708D0/0xAE08D0.
This problem is probably due to using incompatible versions of the cygwin DLL.
Search for cygwin1.dll using the Windows Start->Find/Search facility
and delete all but the most recent version.  The most recent version *should*
reside in x:\cygwin\bin, where 'x' is the drive on which you have
installed the cygwin distribution.  Rebooting is also suggested if you
are unable to find another cygwin DLL.
C:/altera/12.1sp1/quartus/sopc_builder/bin/sopc_builder: line 2:  4508 Segmentation fault      perl "${0}_classic.pl" "-this=`dirname \"$0\"`" "$@"
Error: Failed to elaborate classic module C:/Users/jchang3/AppData/Local/Temp/alt6164_6399493258558483030.dir/0006_sopclgen/yysystem.ptf (139)
Info: Finished elaborating classic module.
Executing: C:/altera/12.1sp1/quartus//sopc_builder/bin/sopc_builder --classic --generate C:/Users/jchang3/AppData/Local/Temp/alt6164_6399493258558483030.dir/0006_sopclgen/yysystem.ptf
Info: Running sopc_builder...
      0 [main] perl (5856) C:\altera\12.1sp1\quartus\bin\cygwin\bin\perl.exe: *** fatal error - cygheap base mismatch detected - 0x612708D0/0xB608D0.
This problem is probably due to using incompatible versions of the cygwin DLL.
Search for cygwin1.dll using the Windows Start->Find/Search facility
and delete all but the most recent version.  The most recent version *should*
reside in x:\cygwin\bin, where 'x' is the drive on which you have
installed the cygwin distribution.  Rebooting is also suggested if you
are unable to find another cygwin DLL.
C:/altera/12.1sp1/quartus/sopc_builder/bin/sopc_builder: line 2:  5164 Segmentation fault      perl "${0}_classic.pl" "-this=`dirname \"$0\"`" "$@"
Info: onchip_memory2_0: "niosII_system" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Error: Generation stopped, 125 or more modules remaining
Info: niosII_system: Done niosII_system" with 43 modules, 14 files, 1111764 bytes
Error: ip-generate failed with exit code 1: 2 Errors, 3 Warnings
Info: Finished: Create HDL design files for synthesis
