
hearmeout.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001bc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000aad0  080001c0  080001c0  000011c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003ec  0800ac90  0800ac90  0000bc90  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b07c  0800b07c  0000d1d4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800b07c  0800b07c  0000c07c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b084  0800b084  0000d1d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  0800b084  0800b084  0000c084  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800b08c  0800b08c  0000c08c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20040000  0800b090  0000d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000006f8  200401d4  0800b264  0000d1d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200408cc  0800b264  0000d8cc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000d1d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   00017f6c  00000000  00000000  0000d204  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002ea9  00000000  00000000  00025170  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000013d8  00000000  00000000  00028020  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000f84  00000000  00000000  000293f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002edc2  00000000  00000000  0002a37c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00016e8b  00000000  00000000  0005913e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0010f1e6  00000000  00000000  0006ffc9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0017f1af  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006398  00000000  00000000  0017f1f4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000062  00000000  00000000  0018558c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c0 <__do_global_dtors_aux>:
 80001c0:	b510      	push	{r4, lr}
 80001c2:	4c05      	ldr	r4, [pc, #20]	@ (80001d8 <__do_global_dtors_aux+0x18>)
 80001c4:	7823      	ldrb	r3, [r4, #0]
 80001c6:	b933      	cbnz	r3, 80001d6 <__do_global_dtors_aux+0x16>
 80001c8:	4b04      	ldr	r3, [pc, #16]	@ (80001dc <__do_global_dtors_aux+0x1c>)
 80001ca:	b113      	cbz	r3, 80001d2 <__do_global_dtors_aux+0x12>
 80001cc:	4804      	ldr	r0, [pc, #16]	@ (80001e0 <__do_global_dtors_aux+0x20>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	2301      	movs	r3, #1
 80001d4:	7023      	strb	r3, [r4, #0]
 80001d6:	bd10      	pop	{r4, pc}
 80001d8:	200401d4 	.word	0x200401d4
 80001dc:	00000000 	.word	0x00000000
 80001e0:	0800ac78 	.word	0x0800ac78

080001e4 <frame_dummy>:
 80001e4:	b508      	push	{r3, lr}
 80001e6:	4b03      	ldr	r3, [pc, #12]	@ (80001f4 <frame_dummy+0x10>)
 80001e8:	b11b      	cbz	r3, 80001f2 <frame_dummy+0xe>
 80001ea:	4903      	ldr	r1, [pc, #12]	@ (80001f8 <frame_dummy+0x14>)
 80001ec:	4803      	ldr	r0, [pc, #12]	@ (80001fc <frame_dummy+0x18>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	bd08      	pop	{r3, pc}
 80001f4:	00000000 	.word	0x00000000
 80001f8:	200401d8 	.word	0x200401d8
 80001fc:	0800ac78 	.word	0x0800ac78

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <strlen>:
 80002a0:	4603      	mov	r3, r0
 80002a2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002a6:	2a00      	cmp	r2, #0
 80002a8:	d1fb      	bne.n	80002a2 <strlen+0x2>
 80002aa:	1a18      	subs	r0, r3, r0
 80002ac:	3801      	subs	r0, #1
 80002ae:	4770      	bx	lr

080002b0 <__aeabi_drsub>:
 80002b0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002b4:	e002      	b.n	80002bc <__adddf3>
 80002b6:	bf00      	nop

080002b8 <__aeabi_dsub>:
 80002b8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002bc <__adddf3>:
 80002bc:	b530      	push	{r4, r5, lr}
 80002be:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002c2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002c6:	ea94 0f05 	teq	r4, r5
 80002ca:	bf08      	it	eq
 80002cc:	ea90 0f02 	teqeq	r0, r2
 80002d0:	bf1f      	itttt	ne
 80002d2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002d6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002da:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002de:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002e2:	f000 80e2 	beq.w	80004aa <__adddf3+0x1ee>
 80002e6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ea:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ee:	bfb8      	it	lt
 80002f0:	426d      	neglt	r5, r5
 80002f2:	dd0c      	ble.n	800030e <__adddf3+0x52>
 80002f4:	442c      	add	r4, r5
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	ea82 0000 	eor.w	r0, r2, r0
 8000302:	ea83 0101 	eor.w	r1, r3, r1
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	2d36      	cmp	r5, #54	@ 0x36
 8000310:	bf88      	it	hi
 8000312:	bd30      	pophi	{r4, r5, pc}
 8000314:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000318:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800031c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000320:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000324:	d002      	beq.n	800032c <__adddf3+0x70>
 8000326:	4240      	negs	r0, r0
 8000328:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800032c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000330:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000334:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000338:	d002      	beq.n	8000340 <__adddf3+0x84>
 800033a:	4252      	negs	r2, r2
 800033c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000340:	ea94 0f05 	teq	r4, r5
 8000344:	f000 80a7 	beq.w	8000496 <__adddf3+0x1da>
 8000348:	f1a4 0401 	sub.w	r4, r4, #1
 800034c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000350:	db0d      	blt.n	800036e <__adddf3+0xb2>
 8000352:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000356:	fa22 f205 	lsr.w	r2, r2, r5
 800035a:	1880      	adds	r0, r0, r2
 800035c:	f141 0100 	adc.w	r1, r1, #0
 8000360:	fa03 f20e 	lsl.w	r2, r3, lr
 8000364:	1880      	adds	r0, r0, r2
 8000366:	fa43 f305 	asr.w	r3, r3, r5
 800036a:	4159      	adcs	r1, r3
 800036c:	e00e      	b.n	800038c <__adddf3+0xd0>
 800036e:	f1a5 0520 	sub.w	r5, r5, #32
 8000372:	f10e 0e20 	add.w	lr, lr, #32
 8000376:	2a01      	cmp	r2, #1
 8000378:	fa03 fc0e 	lsl.w	ip, r3, lr
 800037c:	bf28      	it	cs
 800037e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000382:	fa43 f305 	asr.w	r3, r3, r5
 8000386:	18c0      	adds	r0, r0, r3
 8000388:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800038c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000390:	d507      	bpl.n	80003a2 <__adddf3+0xe6>
 8000392:	f04f 0e00 	mov.w	lr, #0
 8000396:	f1dc 0c00 	rsbs	ip, ip, #0
 800039a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800039e:	eb6e 0101 	sbc.w	r1, lr, r1
 80003a2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003a6:	d31b      	bcc.n	80003e0 <__adddf3+0x124>
 80003a8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003ac:	d30c      	bcc.n	80003c8 <__adddf3+0x10c>
 80003ae:	0849      	lsrs	r1, r1, #1
 80003b0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003b4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003b8:	f104 0401 	add.w	r4, r4, #1
 80003bc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003c0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003c4:	f080 809a 	bcs.w	80004fc <__adddf3+0x240>
 80003c8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003cc:	bf08      	it	eq
 80003ce:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003d2:	f150 0000 	adcs.w	r0, r0, #0
 80003d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003da:	ea41 0105 	orr.w	r1, r1, r5
 80003de:	bd30      	pop	{r4, r5, pc}
 80003e0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003e4:	4140      	adcs	r0, r0
 80003e6:	eb41 0101 	adc.w	r1, r1, r1
 80003ea:	3c01      	subs	r4, #1
 80003ec:	bf28      	it	cs
 80003ee:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003f2:	d2e9      	bcs.n	80003c8 <__adddf3+0x10c>
 80003f4:	f091 0f00 	teq	r1, #0
 80003f8:	bf04      	itt	eq
 80003fa:	4601      	moveq	r1, r0
 80003fc:	2000      	moveq	r0, #0
 80003fe:	fab1 f381 	clz	r3, r1
 8000402:	bf08      	it	eq
 8000404:	3320      	addeq	r3, #32
 8000406:	f1a3 030b 	sub.w	r3, r3, #11
 800040a:	f1b3 0220 	subs.w	r2, r3, #32
 800040e:	da0c      	bge.n	800042a <__adddf3+0x16e>
 8000410:	320c      	adds	r2, #12
 8000412:	dd08      	ble.n	8000426 <__adddf3+0x16a>
 8000414:	f102 0c14 	add.w	ip, r2, #20
 8000418:	f1c2 020c 	rsb	r2, r2, #12
 800041c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000420:	fa21 f102 	lsr.w	r1, r1, r2
 8000424:	e00c      	b.n	8000440 <__adddf3+0x184>
 8000426:	f102 0214 	add.w	r2, r2, #20
 800042a:	bfd8      	it	le
 800042c:	f1c2 0c20 	rsble	ip, r2, #32
 8000430:	fa01 f102 	lsl.w	r1, r1, r2
 8000434:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000438:	bfdc      	itt	le
 800043a:	ea41 010c 	orrle.w	r1, r1, ip
 800043e:	4090      	lslle	r0, r2
 8000440:	1ae4      	subs	r4, r4, r3
 8000442:	bfa2      	ittt	ge
 8000444:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000448:	4329      	orrge	r1, r5
 800044a:	bd30      	popge	{r4, r5, pc}
 800044c:	ea6f 0404 	mvn.w	r4, r4
 8000450:	3c1f      	subs	r4, #31
 8000452:	da1c      	bge.n	800048e <__adddf3+0x1d2>
 8000454:	340c      	adds	r4, #12
 8000456:	dc0e      	bgt.n	8000476 <__adddf3+0x1ba>
 8000458:	f104 0414 	add.w	r4, r4, #20
 800045c:	f1c4 0220 	rsb	r2, r4, #32
 8000460:	fa20 f004 	lsr.w	r0, r0, r4
 8000464:	fa01 f302 	lsl.w	r3, r1, r2
 8000468:	ea40 0003 	orr.w	r0, r0, r3
 800046c:	fa21 f304 	lsr.w	r3, r1, r4
 8000470:	ea45 0103 	orr.w	r1, r5, r3
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f1c4 040c 	rsb	r4, r4, #12
 800047a:	f1c4 0220 	rsb	r2, r4, #32
 800047e:	fa20 f002 	lsr.w	r0, r0, r2
 8000482:	fa01 f304 	lsl.w	r3, r1, r4
 8000486:	ea40 0003 	orr.w	r0, r0, r3
 800048a:	4629      	mov	r1, r5
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	fa21 f004 	lsr.w	r0, r1, r4
 8000492:	4629      	mov	r1, r5
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f094 0f00 	teq	r4, #0
 800049a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800049e:	bf06      	itte	eq
 80004a0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004a4:	3401      	addeq	r4, #1
 80004a6:	3d01      	subne	r5, #1
 80004a8:	e74e      	b.n	8000348 <__adddf3+0x8c>
 80004aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ae:	bf18      	it	ne
 80004b0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004b4:	d029      	beq.n	800050a <__adddf3+0x24e>
 80004b6:	ea94 0f05 	teq	r4, r5
 80004ba:	bf08      	it	eq
 80004bc:	ea90 0f02 	teqeq	r0, r2
 80004c0:	d005      	beq.n	80004ce <__adddf3+0x212>
 80004c2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004c6:	bf04      	itt	eq
 80004c8:	4619      	moveq	r1, r3
 80004ca:	4610      	moveq	r0, r2
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	ea91 0f03 	teq	r1, r3
 80004d2:	bf1e      	ittt	ne
 80004d4:	2100      	movne	r1, #0
 80004d6:	2000      	movne	r0, #0
 80004d8:	bd30      	popne	{r4, r5, pc}
 80004da:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004de:	d105      	bne.n	80004ec <__adddf3+0x230>
 80004e0:	0040      	lsls	r0, r0, #1
 80004e2:	4149      	adcs	r1, r1
 80004e4:	bf28      	it	cs
 80004e6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ea:	bd30      	pop	{r4, r5, pc}
 80004ec:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004f0:	bf3c      	itt	cc
 80004f2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004f6:	bd30      	popcc	{r4, r5, pc}
 80004f8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004fc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000500:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000504:	f04f 0000 	mov.w	r0, #0
 8000508:	bd30      	pop	{r4, r5, pc}
 800050a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800050e:	bf1a      	itte	ne
 8000510:	4619      	movne	r1, r3
 8000512:	4610      	movne	r0, r2
 8000514:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000518:	bf1c      	itt	ne
 800051a:	460b      	movne	r3, r1
 800051c:	4602      	movne	r2, r0
 800051e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000522:	bf06      	itte	eq
 8000524:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000528:	ea91 0f03 	teqeq	r1, r3
 800052c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000530:	bd30      	pop	{r4, r5, pc}
 8000532:	bf00      	nop

08000534 <__aeabi_ui2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f04f 0500 	mov.w	r5, #0
 800054c:	f04f 0100 	mov.w	r1, #0
 8000550:	e750      	b.n	80003f4 <__adddf3+0x138>
 8000552:	bf00      	nop

08000554 <__aeabi_i2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000568:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800056c:	bf48      	it	mi
 800056e:	4240      	negmi	r0, r0
 8000570:	f04f 0100 	mov.w	r1, #0
 8000574:	e73e      	b.n	80003f4 <__adddf3+0x138>
 8000576:	bf00      	nop

08000578 <__aeabi_f2d>:
 8000578:	0042      	lsls	r2, r0, #1
 800057a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800057e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000582:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000586:	bf1f      	itttt	ne
 8000588:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800058c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000590:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000594:	4770      	bxne	lr
 8000596:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800059a:	bf08      	it	eq
 800059c:	4770      	bxeq	lr
 800059e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005a2:	bf04      	itt	eq
 80005a4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005a8:	4770      	bxeq	lr
 80005aa:	b530      	push	{r4, r5, lr}
 80005ac:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005b0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005b4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005b8:	e71c      	b.n	80003f4 <__adddf3+0x138>
 80005ba:	bf00      	nop

080005bc <__aeabi_ul2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f04f 0500 	mov.w	r5, #0
 80005ca:	e00a      	b.n	80005e2 <__aeabi_l2d+0x16>

080005cc <__aeabi_l2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005da:	d502      	bpl.n	80005e2 <__aeabi_l2d+0x16>
 80005dc:	4240      	negs	r0, r0
 80005de:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005e2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005e6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ea:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ee:	f43f aed8 	beq.w	80003a2 <__adddf3+0xe6>
 80005f2:	f04f 0203 	mov.w	r2, #3
 80005f6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005fa:	bf18      	it	ne
 80005fc:	3203      	addne	r2, #3
 80005fe:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000602:	bf18      	it	ne
 8000604:	3203      	addne	r2, #3
 8000606:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800060a:	f1c2 0320 	rsb	r3, r2, #32
 800060e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000612:	fa20 f002 	lsr.w	r0, r0, r2
 8000616:	fa01 fe03 	lsl.w	lr, r1, r3
 800061a:	ea40 000e 	orr.w	r0, r0, lr
 800061e:	fa21 f102 	lsr.w	r1, r1, r2
 8000622:	4414      	add	r4, r2
 8000624:	e6bd      	b.n	80003a2 <__adddf3+0xe6>
 8000626:	bf00      	nop

08000628 <__aeabi_dmul>:
 8000628:	b570      	push	{r4, r5, r6, lr}
 800062a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800062e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000632:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000636:	bf1d      	ittte	ne
 8000638:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800063c:	ea94 0f0c 	teqne	r4, ip
 8000640:	ea95 0f0c 	teqne	r5, ip
 8000644:	f000 f8de 	bleq	8000804 <__aeabi_dmul+0x1dc>
 8000648:	442c      	add	r4, r5
 800064a:	ea81 0603 	eor.w	r6, r1, r3
 800064e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000652:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000656:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800065a:	bf18      	it	ne
 800065c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000660:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000664:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000668:	d038      	beq.n	80006dc <__aeabi_dmul+0xb4>
 800066a:	fba0 ce02 	umull	ip, lr, r0, r2
 800066e:	f04f 0500 	mov.w	r5, #0
 8000672:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000676:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800067a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800067e:	f04f 0600 	mov.w	r6, #0
 8000682:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000686:	f09c 0f00 	teq	ip, #0
 800068a:	bf18      	it	ne
 800068c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000690:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000694:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000698:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800069c:	d204      	bcs.n	80006a8 <__aeabi_dmul+0x80>
 800069e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006a2:	416d      	adcs	r5, r5
 80006a4:	eb46 0606 	adc.w	r6, r6, r6
 80006a8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006ac:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006b0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006b4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006b8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006bc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006c0:	bf88      	it	hi
 80006c2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006c6:	d81e      	bhi.n	8000706 <__aeabi_dmul+0xde>
 80006c8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006cc:	bf08      	it	eq
 80006ce:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006d2:	f150 0000 	adcs.w	r0, r0, #0
 80006d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006e0:	ea46 0101 	orr.w	r1, r6, r1
 80006e4:	ea40 0002 	orr.w	r0, r0, r2
 80006e8:	ea81 0103 	eor.w	r1, r1, r3
 80006ec:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006f0:	bfc2      	ittt	gt
 80006f2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006f6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	popgt	{r4, r5, r6, pc}
 80006fc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000700:	f04f 0e00 	mov.w	lr, #0
 8000704:	3c01      	subs	r4, #1
 8000706:	f300 80ab 	bgt.w	8000860 <__aeabi_dmul+0x238>
 800070a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800070e:	bfde      	ittt	le
 8000710:	2000      	movle	r0, #0
 8000712:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000716:	bd70      	pople	{r4, r5, r6, pc}
 8000718:	f1c4 0400 	rsb	r4, r4, #0
 800071c:	3c20      	subs	r4, #32
 800071e:	da35      	bge.n	800078c <__aeabi_dmul+0x164>
 8000720:	340c      	adds	r4, #12
 8000722:	dc1b      	bgt.n	800075c <__aeabi_dmul+0x134>
 8000724:	f104 0414 	add.w	r4, r4, #20
 8000728:	f1c4 0520 	rsb	r5, r4, #32
 800072c:	fa00 f305 	lsl.w	r3, r0, r5
 8000730:	fa20 f004 	lsr.w	r0, r0, r4
 8000734:	fa01 f205 	lsl.w	r2, r1, r5
 8000738:	ea40 0002 	orr.w	r0, r0, r2
 800073c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000740:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000744:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000748:	fa21 f604 	lsr.w	r6, r1, r4
 800074c:	eb42 0106 	adc.w	r1, r2, r6
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 040c 	rsb	r4, r4, #12
 8000760:	f1c4 0520 	rsb	r5, r4, #32
 8000764:	fa00 f304 	lsl.w	r3, r0, r4
 8000768:	fa20 f005 	lsr.w	r0, r0, r5
 800076c:	fa01 f204 	lsl.w	r2, r1, r4
 8000770:	ea40 0002 	orr.w	r0, r0, r2
 8000774:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000778:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800077c:	f141 0100 	adc.w	r1, r1, #0
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f1c4 0520 	rsb	r5, r4, #32
 8000790:	fa00 f205 	lsl.w	r2, r0, r5
 8000794:	ea4e 0e02 	orr.w	lr, lr, r2
 8000798:	fa20 f304 	lsr.w	r3, r0, r4
 800079c:	fa01 f205 	lsl.w	r2, r1, r5
 80007a0:	ea43 0302 	orr.w	r3, r3, r2
 80007a4:	fa21 f004 	lsr.w	r0, r1, r4
 80007a8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007ac:	fa21 f204 	lsr.w	r2, r1, r4
 80007b0:	ea20 0002 	bic.w	r0, r0, r2
 80007b4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007bc:	bf08      	it	eq
 80007be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007c2:	bd70      	pop	{r4, r5, r6, pc}
 80007c4:	f094 0f00 	teq	r4, #0
 80007c8:	d10f      	bne.n	80007ea <__aeabi_dmul+0x1c2>
 80007ca:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ce:	0040      	lsls	r0, r0, #1
 80007d0:	eb41 0101 	adc.w	r1, r1, r1
 80007d4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3c01      	subeq	r4, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1a6>
 80007de:	ea41 0106 	orr.w	r1, r1, r6
 80007e2:	f095 0f00 	teq	r5, #0
 80007e6:	bf18      	it	ne
 80007e8:	4770      	bxne	lr
 80007ea:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ee:	0052      	lsls	r2, r2, #1
 80007f0:	eb43 0303 	adc.w	r3, r3, r3
 80007f4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3d01      	subeq	r5, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1c6>
 80007fe:	ea43 0306 	orr.w	r3, r3, r6
 8000802:	4770      	bx	lr
 8000804:	ea94 0f0c 	teq	r4, ip
 8000808:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800080c:	bf18      	it	ne
 800080e:	ea95 0f0c 	teqne	r5, ip
 8000812:	d00c      	beq.n	800082e <__aeabi_dmul+0x206>
 8000814:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000818:	bf18      	it	ne
 800081a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081e:	d1d1      	bne.n	80007c4 <__aeabi_dmul+0x19c>
 8000820:	ea81 0103 	eor.w	r1, r1, r3
 8000824:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000828:	f04f 0000 	mov.w	r0, #0
 800082c:	bd70      	pop	{r4, r5, r6, pc}
 800082e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000832:	bf06      	itte	eq
 8000834:	4610      	moveq	r0, r2
 8000836:	4619      	moveq	r1, r3
 8000838:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083c:	d019      	beq.n	8000872 <__aeabi_dmul+0x24a>
 800083e:	ea94 0f0c 	teq	r4, ip
 8000842:	d102      	bne.n	800084a <__aeabi_dmul+0x222>
 8000844:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000848:	d113      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800084a:	ea95 0f0c 	teq	r5, ip
 800084e:	d105      	bne.n	800085c <__aeabi_dmul+0x234>
 8000850:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000854:	bf1c      	itt	ne
 8000856:	4610      	movne	r0, r2
 8000858:	4619      	movne	r1, r3
 800085a:	d10a      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800085c:	ea81 0103 	eor.w	r1, r1, r3
 8000860:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000864:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000868:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800086c:	f04f 0000 	mov.w	r0, #0
 8000870:	bd70      	pop	{r4, r5, r6, pc}
 8000872:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000876:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800087a:	bd70      	pop	{r4, r5, r6, pc}

0800087c <__aeabi_ddiv>:
 800087c:	b570      	push	{r4, r5, r6, lr}
 800087e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000882:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000886:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800088a:	bf1d      	ittte	ne
 800088c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000890:	ea94 0f0c 	teqne	r4, ip
 8000894:	ea95 0f0c 	teqne	r5, ip
 8000898:	f000 f8a7 	bleq	80009ea <__aeabi_ddiv+0x16e>
 800089c:	eba4 0405 	sub.w	r4, r4, r5
 80008a0:	ea81 0e03 	eor.w	lr, r1, r3
 80008a4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008a8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008ac:	f000 8088 	beq.w	80009c0 <__aeabi_ddiv+0x144>
 80008b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008b4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008b8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008bc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008c0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008c4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008c8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008cc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008d0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008d4:	429d      	cmp	r5, r3
 80008d6:	bf08      	it	eq
 80008d8:	4296      	cmpeq	r6, r2
 80008da:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008de:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008e2:	d202      	bcs.n	80008ea <__aeabi_ddiv+0x6e>
 80008e4:	085b      	lsrs	r3, r3, #1
 80008e6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ea:	1ab6      	subs	r6, r6, r2
 80008ec:	eb65 0503 	sbc.w	r5, r5, r3
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008fa:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000928:	085b      	lsrs	r3, r3, #1
 800092a:	ea4f 0232 	mov.w	r2, r2, rrx
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000940:	085b      	lsrs	r3, r3, #1
 8000942:	ea4f 0232 	mov.w	r2, r2, rrx
 8000946:	ebb6 0e02 	subs.w	lr, r6, r2
 800094a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800094e:	bf22      	ittt	cs
 8000950:	1ab6      	subcs	r6, r6, r2
 8000952:	4675      	movcs	r5, lr
 8000954:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000958:	ea55 0e06 	orrs.w	lr, r5, r6
 800095c:	d018      	beq.n	8000990 <__aeabi_ddiv+0x114>
 800095e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000962:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000966:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800096a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800096e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000972:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000976:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800097a:	d1c0      	bne.n	80008fe <__aeabi_ddiv+0x82>
 800097c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000980:	d10b      	bne.n	800099a <__aeabi_ddiv+0x11e>
 8000982:	ea41 0100 	orr.w	r1, r1, r0
 8000986:	f04f 0000 	mov.w	r0, #0
 800098a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800098e:	e7b6      	b.n	80008fe <__aeabi_ddiv+0x82>
 8000990:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000994:	bf04      	itt	eq
 8000996:	4301      	orreq	r1, r0
 8000998:	2000      	moveq	r0, #0
 800099a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800099e:	bf88      	it	hi
 80009a0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009a4:	f63f aeaf 	bhi.w	8000706 <__aeabi_dmul+0xde>
 80009a8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009ac:	bf04      	itt	eq
 80009ae:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009b2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009b6:	f150 0000 	adcs.w	r0, r0, #0
 80009ba:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009be:	bd70      	pop	{r4, r5, r6, pc}
 80009c0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009c4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009c8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009cc:	bfc2      	ittt	gt
 80009ce:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009d2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009d6:	bd70      	popgt	{r4, r5, r6, pc}
 80009d8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009dc:	f04f 0e00 	mov.w	lr, #0
 80009e0:	3c01      	subs	r4, #1
 80009e2:	e690      	b.n	8000706 <__aeabi_dmul+0xde>
 80009e4:	ea45 0e06 	orr.w	lr, r5, r6
 80009e8:	e68d      	b.n	8000706 <__aeabi_dmul+0xde>
 80009ea:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ee:	ea94 0f0c 	teq	r4, ip
 80009f2:	bf08      	it	eq
 80009f4:	ea95 0f0c 	teqeq	r5, ip
 80009f8:	f43f af3b 	beq.w	8000872 <__aeabi_dmul+0x24a>
 80009fc:	ea94 0f0c 	teq	r4, ip
 8000a00:	d10a      	bne.n	8000a18 <__aeabi_ddiv+0x19c>
 8000a02:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a06:	f47f af34 	bne.w	8000872 <__aeabi_dmul+0x24a>
 8000a0a:	ea95 0f0c 	teq	r5, ip
 8000a0e:	f47f af25 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a12:	4610      	mov	r0, r2
 8000a14:	4619      	mov	r1, r3
 8000a16:	e72c      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a18:	ea95 0f0c 	teq	r5, ip
 8000a1c:	d106      	bne.n	8000a2c <__aeabi_ddiv+0x1b0>
 8000a1e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a22:	f43f aefd 	beq.w	8000820 <__aeabi_dmul+0x1f8>
 8000a26:	4610      	mov	r0, r2
 8000a28:	4619      	mov	r1, r3
 8000a2a:	e722      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a2c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a30:	bf18      	it	ne
 8000a32:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a36:	f47f aec5 	bne.w	80007c4 <__aeabi_dmul+0x19c>
 8000a3a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a3e:	f47f af0d 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a42:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a46:	f47f aeeb 	bne.w	8000820 <__aeabi_dmul+0x1f8>
 8000a4a:	e712      	b.n	8000872 <__aeabi_dmul+0x24a>

08000a4c <__gedf2>:
 8000a4c:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8000a50:	e006      	b.n	8000a60 <__cmpdf2+0x4>
 8000a52:	bf00      	nop

08000a54 <__ledf2>:
 8000a54:	f04f 0c01 	mov.w	ip, #1
 8000a58:	e002      	b.n	8000a60 <__cmpdf2+0x4>
 8000a5a:	bf00      	nop

08000a5c <__cmpdf2>:
 8000a5c:	f04f 0c01 	mov.w	ip, #1
 8000a60:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a64:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a68:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a70:	bf18      	it	ne
 8000a72:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a76:	d01b      	beq.n	8000ab0 <__cmpdf2+0x54>
 8000a78:	b001      	add	sp, #4
 8000a7a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a7e:	bf0c      	ite	eq
 8000a80:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a84:	ea91 0f03 	teqne	r1, r3
 8000a88:	bf02      	ittt	eq
 8000a8a:	ea90 0f02 	teqeq	r0, r2
 8000a8e:	2000      	moveq	r0, #0
 8000a90:	4770      	bxeq	lr
 8000a92:	f110 0f00 	cmn.w	r0, #0
 8000a96:	ea91 0f03 	teq	r1, r3
 8000a9a:	bf58      	it	pl
 8000a9c:	4299      	cmppl	r1, r3
 8000a9e:	bf08      	it	eq
 8000aa0:	4290      	cmpeq	r0, r2
 8000aa2:	bf2c      	ite	cs
 8000aa4:	17d8      	asrcs	r0, r3, #31
 8000aa6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aaa:	f040 0001 	orr.w	r0, r0, #1
 8000aae:	4770      	bx	lr
 8000ab0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d102      	bne.n	8000ac0 <__cmpdf2+0x64>
 8000aba:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000abe:	d107      	bne.n	8000ad0 <__cmpdf2+0x74>
 8000ac0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d1d6      	bne.n	8000a78 <__cmpdf2+0x1c>
 8000aca:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ace:	d0d3      	beq.n	8000a78 <__cmpdf2+0x1c>
 8000ad0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ad4:	4770      	bx	lr
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdrcmple>:
 8000ad8:	4684      	mov	ip, r0
 8000ada:	4610      	mov	r0, r2
 8000adc:	4662      	mov	r2, ip
 8000ade:	468c      	mov	ip, r1
 8000ae0:	4619      	mov	r1, r3
 8000ae2:	4663      	mov	r3, ip
 8000ae4:	e000      	b.n	8000ae8 <__aeabi_cdcmpeq>
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdcmpeq>:
 8000ae8:	b501      	push	{r0, lr}
 8000aea:	f7ff ffb7 	bl	8000a5c <__cmpdf2>
 8000aee:	2800      	cmp	r0, #0
 8000af0:	bf48      	it	mi
 8000af2:	f110 0f00 	cmnmi.w	r0, #0
 8000af6:	bd01      	pop	{r0, pc}

08000af8 <__aeabi_dcmpeq>:
 8000af8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000afc:	f7ff fff4 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b00:	bf0c      	ite	eq
 8000b02:	2001      	moveq	r0, #1
 8000b04:	2000      	movne	r0, #0
 8000b06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0a:	bf00      	nop

08000b0c <__aeabi_dcmplt>:
 8000b0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b10:	f7ff ffea 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b14:	bf34      	ite	cc
 8000b16:	2001      	movcc	r0, #1
 8000b18:	2000      	movcs	r0, #0
 8000b1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1e:	bf00      	nop

08000b20 <__aeabi_dcmple>:
 8000b20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b24:	f7ff ffe0 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b28:	bf94      	ite	ls
 8000b2a:	2001      	movls	r0, #1
 8000b2c:	2000      	movhi	r0, #0
 8000b2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b32:	bf00      	nop

08000b34 <__aeabi_dcmpge>:
 8000b34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b38:	f7ff ffce 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b3c:	bf94      	ite	ls
 8000b3e:	2001      	movls	r0, #1
 8000b40:	2000      	movhi	r0, #0
 8000b42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b46:	bf00      	nop

08000b48 <__aeabi_dcmpgt>:
 8000b48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b4c:	f7ff ffc4 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b50:	bf34      	ite	cc
 8000b52:	2001      	movcc	r0, #1
 8000b54:	2000      	movcs	r0, #0
 8000b56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b5a:	bf00      	nop

08000b5c <__aeabi_dcmpun>:
 8000b5c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x10>
 8000b66:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b6a:	d10a      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x20>
 8000b76:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b7a:	d102      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b7c:	f04f 0000 	mov.w	r0, #0
 8000b80:	4770      	bx	lr
 8000b82:	f04f 0001 	mov.w	r0, #1
 8000b86:	4770      	bx	lr

08000b88 <__aeabi_d2iz>:
 8000b88:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b8c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b90:	d215      	bcs.n	8000bbe <__aeabi_d2iz+0x36>
 8000b92:	d511      	bpl.n	8000bb8 <__aeabi_d2iz+0x30>
 8000b94:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b9c:	d912      	bls.n	8000bc4 <__aeabi_d2iz+0x3c>
 8000b9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ba2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000ba6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000baa:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bae:	fa23 f002 	lsr.w	r0, r3, r2
 8000bb2:	bf18      	it	ne
 8000bb4:	4240      	negne	r0, r0
 8000bb6:	4770      	bx	lr
 8000bb8:	f04f 0000 	mov.w	r0, #0
 8000bbc:	4770      	bx	lr
 8000bbe:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bc2:	d105      	bne.n	8000bd0 <__aeabi_d2iz+0x48>
 8000bc4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bc8:	bf08      	it	eq
 8000bca:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	bf00      	nop

08000bd8 <__aeabi_uldivmod>:
 8000bd8:	b953      	cbnz	r3, 8000bf0 <__aeabi_uldivmod+0x18>
 8000bda:	b94a      	cbnz	r2, 8000bf0 <__aeabi_uldivmod+0x18>
 8000bdc:	2900      	cmp	r1, #0
 8000bde:	bf08      	it	eq
 8000be0:	2800      	cmpeq	r0, #0
 8000be2:	bf1c      	itt	ne
 8000be4:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000be8:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000bec:	f000 b988 	b.w	8000f00 <__aeabi_idiv0>
 8000bf0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bf4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bf8:	f000 f806 	bl	8000c08 <__udivmoddi4>
 8000bfc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c00:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c04:	b004      	add	sp, #16
 8000c06:	4770      	bx	lr

08000c08 <__udivmoddi4>:
 8000c08:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c0c:	9d08      	ldr	r5, [sp, #32]
 8000c0e:	468e      	mov	lr, r1
 8000c10:	4604      	mov	r4, r0
 8000c12:	4688      	mov	r8, r1
 8000c14:	2b00      	cmp	r3, #0
 8000c16:	d14a      	bne.n	8000cae <__udivmoddi4+0xa6>
 8000c18:	428a      	cmp	r2, r1
 8000c1a:	4617      	mov	r7, r2
 8000c1c:	d962      	bls.n	8000ce4 <__udivmoddi4+0xdc>
 8000c1e:	fab2 f682 	clz	r6, r2
 8000c22:	b14e      	cbz	r6, 8000c38 <__udivmoddi4+0x30>
 8000c24:	f1c6 0320 	rsb	r3, r6, #32
 8000c28:	fa01 f806 	lsl.w	r8, r1, r6
 8000c2c:	fa20 f303 	lsr.w	r3, r0, r3
 8000c30:	40b7      	lsls	r7, r6
 8000c32:	ea43 0808 	orr.w	r8, r3, r8
 8000c36:	40b4      	lsls	r4, r6
 8000c38:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c3c:	fa1f fc87 	uxth.w	ip, r7
 8000c40:	fbb8 f1fe 	udiv	r1, r8, lr
 8000c44:	0c23      	lsrs	r3, r4, #16
 8000c46:	fb0e 8811 	mls	r8, lr, r1, r8
 8000c4a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c4e:	fb01 f20c 	mul.w	r2, r1, ip
 8000c52:	429a      	cmp	r2, r3
 8000c54:	d909      	bls.n	8000c6a <__udivmoddi4+0x62>
 8000c56:	18fb      	adds	r3, r7, r3
 8000c58:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000c5c:	f080 80ea 	bcs.w	8000e34 <__udivmoddi4+0x22c>
 8000c60:	429a      	cmp	r2, r3
 8000c62:	f240 80e7 	bls.w	8000e34 <__udivmoddi4+0x22c>
 8000c66:	3902      	subs	r1, #2
 8000c68:	443b      	add	r3, r7
 8000c6a:	1a9a      	subs	r2, r3, r2
 8000c6c:	b2a3      	uxth	r3, r4
 8000c6e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c72:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c76:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c7a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c7e:	459c      	cmp	ip, r3
 8000c80:	d909      	bls.n	8000c96 <__udivmoddi4+0x8e>
 8000c82:	18fb      	adds	r3, r7, r3
 8000c84:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000c88:	f080 80d6 	bcs.w	8000e38 <__udivmoddi4+0x230>
 8000c8c:	459c      	cmp	ip, r3
 8000c8e:	f240 80d3 	bls.w	8000e38 <__udivmoddi4+0x230>
 8000c92:	443b      	add	r3, r7
 8000c94:	3802      	subs	r0, #2
 8000c96:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000c9a:	eba3 030c 	sub.w	r3, r3, ip
 8000c9e:	2100      	movs	r1, #0
 8000ca0:	b11d      	cbz	r5, 8000caa <__udivmoddi4+0xa2>
 8000ca2:	40f3      	lsrs	r3, r6
 8000ca4:	2200      	movs	r2, #0
 8000ca6:	e9c5 3200 	strd	r3, r2, [r5]
 8000caa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cae:	428b      	cmp	r3, r1
 8000cb0:	d905      	bls.n	8000cbe <__udivmoddi4+0xb6>
 8000cb2:	b10d      	cbz	r5, 8000cb8 <__udivmoddi4+0xb0>
 8000cb4:	e9c5 0100 	strd	r0, r1, [r5]
 8000cb8:	2100      	movs	r1, #0
 8000cba:	4608      	mov	r0, r1
 8000cbc:	e7f5      	b.n	8000caa <__udivmoddi4+0xa2>
 8000cbe:	fab3 f183 	clz	r1, r3
 8000cc2:	2900      	cmp	r1, #0
 8000cc4:	d146      	bne.n	8000d54 <__udivmoddi4+0x14c>
 8000cc6:	4573      	cmp	r3, lr
 8000cc8:	d302      	bcc.n	8000cd0 <__udivmoddi4+0xc8>
 8000cca:	4282      	cmp	r2, r0
 8000ccc:	f200 8105 	bhi.w	8000eda <__udivmoddi4+0x2d2>
 8000cd0:	1a84      	subs	r4, r0, r2
 8000cd2:	eb6e 0203 	sbc.w	r2, lr, r3
 8000cd6:	2001      	movs	r0, #1
 8000cd8:	4690      	mov	r8, r2
 8000cda:	2d00      	cmp	r5, #0
 8000cdc:	d0e5      	beq.n	8000caa <__udivmoddi4+0xa2>
 8000cde:	e9c5 4800 	strd	r4, r8, [r5]
 8000ce2:	e7e2      	b.n	8000caa <__udivmoddi4+0xa2>
 8000ce4:	2a00      	cmp	r2, #0
 8000ce6:	f000 8090 	beq.w	8000e0a <__udivmoddi4+0x202>
 8000cea:	fab2 f682 	clz	r6, r2
 8000cee:	2e00      	cmp	r6, #0
 8000cf0:	f040 80a4 	bne.w	8000e3c <__udivmoddi4+0x234>
 8000cf4:	1a8a      	subs	r2, r1, r2
 8000cf6:	0c03      	lsrs	r3, r0, #16
 8000cf8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000cfc:	b280      	uxth	r0, r0
 8000cfe:	b2bc      	uxth	r4, r7
 8000d00:	2101      	movs	r1, #1
 8000d02:	fbb2 fcfe 	udiv	ip, r2, lr
 8000d06:	fb0e 221c 	mls	r2, lr, ip, r2
 8000d0a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d0e:	fb04 f20c 	mul.w	r2, r4, ip
 8000d12:	429a      	cmp	r2, r3
 8000d14:	d907      	bls.n	8000d26 <__udivmoddi4+0x11e>
 8000d16:	18fb      	adds	r3, r7, r3
 8000d18:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000d1c:	d202      	bcs.n	8000d24 <__udivmoddi4+0x11c>
 8000d1e:	429a      	cmp	r2, r3
 8000d20:	f200 80e0 	bhi.w	8000ee4 <__udivmoddi4+0x2dc>
 8000d24:	46c4      	mov	ip, r8
 8000d26:	1a9b      	subs	r3, r3, r2
 8000d28:	fbb3 f2fe 	udiv	r2, r3, lr
 8000d2c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000d30:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000d34:	fb02 f404 	mul.w	r4, r2, r4
 8000d38:	429c      	cmp	r4, r3
 8000d3a:	d907      	bls.n	8000d4c <__udivmoddi4+0x144>
 8000d3c:	18fb      	adds	r3, r7, r3
 8000d3e:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 8000d42:	d202      	bcs.n	8000d4a <__udivmoddi4+0x142>
 8000d44:	429c      	cmp	r4, r3
 8000d46:	f200 80ca 	bhi.w	8000ede <__udivmoddi4+0x2d6>
 8000d4a:	4602      	mov	r2, r0
 8000d4c:	1b1b      	subs	r3, r3, r4
 8000d4e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000d52:	e7a5      	b.n	8000ca0 <__udivmoddi4+0x98>
 8000d54:	f1c1 0620 	rsb	r6, r1, #32
 8000d58:	408b      	lsls	r3, r1
 8000d5a:	fa22 f706 	lsr.w	r7, r2, r6
 8000d5e:	431f      	orrs	r7, r3
 8000d60:	fa0e f401 	lsl.w	r4, lr, r1
 8000d64:	fa20 f306 	lsr.w	r3, r0, r6
 8000d68:	fa2e fe06 	lsr.w	lr, lr, r6
 8000d6c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000d70:	4323      	orrs	r3, r4
 8000d72:	fa00 f801 	lsl.w	r8, r0, r1
 8000d76:	fa1f fc87 	uxth.w	ip, r7
 8000d7a:	fbbe f0f9 	udiv	r0, lr, r9
 8000d7e:	0c1c      	lsrs	r4, r3, #16
 8000d80:	fb09 ee10 	mls	lr, r9, r0, lr
 8000d84:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000d88:	fb00 fe0c 	mul.w	lr, r0, ip
 8000d8c:	45a6      	cmp	lr, r4
 8000d8e:	fa02 f201 	lsl.w	r2, r2, r1
 8000d92:	d909      	bls.n	8000da8 <__udivmoddi4+0x1a0>
 8000d94:	193c      	adds	r4, r7, r4
 8000d96:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000d9a:	f080 809c 	bcs.w	8000ed6 <__udivmoddi4+0x2ce>
 8000d9e:	45a6      	cmp	lr, r4
 8000da0:	f240 8099 	bls.w	8000ed6 <__udivmoddi4+0x2ce>
 8000da4:	3802      	subs	r0, #2
 8000da6:	443c      	add	r4, r7
 8000da8:	eba4 040e 	sub.w	r4, r4, lr
 8000dac:	fa1f fe83 	uxth.w	lr, r3
 8000db0:	fbb4 f3f9 	udiv	r3, r4, r9
 8000db4:	fb09 4413 	mls	r4, r9, r3, r4
 8000db8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000dbc:	fb03 fc0c 	mul.w	ip, r3, ip
 8000dc0:	45a4      	cmp	ip, r4
 8000dc2:	d908      	bls.n	8000dd6 <__udivmoddi4+0x1ce>
 8000dc4:	193c      	adds	r4, r7, r4
 8000dc6:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 8000dca:	f080 8082 	bcs.w	8000ed2 <__udivmoddi4+0x2ca>
 8000dce:	45a4      	cmp	ip, r4
 8000dd0:	d97f      	bls.n	8000ed2 <__udivmoddi4+0x2ca>
 8000dd2:	3b02      	subs	r3, #2
 8000dd4:	443c      	add	r4, r7
 8000dd6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000dda:	eba4 040c 	sub.w	r4, r4, ip
 8000dde:	fba0 ec02 	umull	lr, ip, r0, r2
 8000de2:	4564      	cmp	r4, ip
 8000de4:	4673      	mov	r3, lr
 8000de6:	46e1      	mov	r9, ip
 8000de8:	d362      	bcc.n	8000eb0 <__udivmoddi4+0x2a8>
 8000dea:	d05f      	beq.n	8000eac <__udivmoddi4+0x2a4>
 8000dec:	b15d      	cbz	r5, 8000e06 <__udivmoddi4+0x1fe>
 8000dee:	ebb8 0203 	subs.w	r2, r8, r3
 8000df2:	eb64 0409 	sbc.w	r4, r4, r9
 8000df6:	fa04 f606 	lsl.w	r6, r4, r6
 8000dfa:	fa22 f301 	lsr.w	r3, r2, r1
 8000dfe:	431e      	orrs	r6, r3
 8000e00:	40cc      	lsrs	r4, r1
 8000e02:	e9c5 6400 	strd	r6, r4, [r5]
 8000e06:	2100      	movs	r1, #0
 8000e08:	e74f      	b.n	8000caa <__udivmoddi4+0xa2>
 8000e0a:	fbb1 fcf2 	udiv	ip, r1, r2
 8000e0e:	0c01      	lsrs	r1, r0, #16
 8000e10:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000e14:	b280      	uxth	r0, r0
 8000e16:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000e1a:	463b      	mov	r3, r7
 8000e1c:	4638      	mov	r0, r7
 8000e1e:	463c      	mov	r4, r7
 8000e20:	46b8      	mov	r8, r7
 8000e22:	46be      	mov	lr, r7
 8000e24:	2620      	movs	r6, #32
 8000e26:	fbb1 f1f7 	udiv	r1, r1, r7
 8000e2a:	eba2 0208 	sub.w	r2, r2, r8
 8000e2e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000e32:	e766      	b.n	8000d02 <__udivmoddi4+0xfa>
 8000e34:	4601      	mov	r1, r0
 8000e36:	e718      	b.n	8000c6a <__udivmoddi4+0x62>
 8000e38:	4610      	mov	r0, r2
 8000e3a:	e72c      	b.n	8000c96 <__udivmoddi4+0x8e>
 8000e3c:	f1c6 0220 	rsb	r2, r6, #32
 8000e40:	fa2e f302 	lsr.w	r3, lr, r2
 8000e44:	40b7      	lsls	r7, r6
 8000e46:	40b1      	lsls	r1, r6
 8000e48:	fa20 f202 	lsr.w	r2, r0, r2
 8000e4c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e50:	430a      	orrs	r2, r1
 8000e52:	fbb3 f8fe 	udiv	r8, r3, lr
 8000e56:	b2bc      	uxth	r4, r7
 8000e58:	fb0e 3318 	mls	r3, lr, r8, r3
 8000e5c:	0c11      	lsrs	r1, r2, #16
 8000e5e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e62:	fb08 f904 	mul.w	r9, r8, r4
 8000e66:	40b0      	lsls	r0, r6
 8000e68:	4589      	cmp	r9, r1
 8000e6a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000e6e:	b280      	uxth	r0, r0
 8000e70:	d93e      	bls.n	8000ef0 <__udivmoddi4+0x2e8>
 8000e72:	1879      	adds	r1, r7, r1
 8000e74:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000e78:	d201      	bcs.n	8000e7e <__udivmoddi4+0x276>
 8000e7a:	4589      	cmp	r9, r1
 8000e7c:	d81f      	bhi.n	8000ebe <__udivmoddi4+0x2b6>
 8000e7e:	eba1 0109 	sub.w	r1, r1, r9
 8000e82:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e86:	fb09 f804 	mul.w	r8, r9, r4
 8000e8a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e8e:	b292      	uxth	r2, r2
 8000e90:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000e94:	4542      	cmp	r2, r8
 8000e96:	d229      	bcs.n	8000eec <__udivmoddi4+0x2e4>
 8000e98:	18ba      	adds	r2, r7, r2
 8000e9a:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000e9e:	d2c4      	bcs.n	8000e2a <__udivmoddi4+0x222>
 8000ea0:	4542      	cmp	r2, r8
 8000ea2:	d2c2      	bcs.n	8000e2a <__udivmoddi4+0x222>
 8000ea4:	f1a9 0102 	sub.w	r1, r9, #2
 8000ea8:	443a      	add	r2, r7
 8000eaa:	e7be      	b.n	8000e2a <__udivmoddi4+0x222>
 8000eac:	45f0      	cmp	r8, lr
 8000eae:	d29d      	bcs.n	8000dec <__udivmoddi4+0x1e4>
 8000eb0:	ebbe 0302 	subs.w	r3, lr, r2
 8000eb4:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000eb8:	3801      	subs	r0, #1
 8000eba:	46e1      	mov	r9, ip
 8000ebc:	e796      	b.n	8000dec <__udivmoddi4+0x1e4>
 8000ebe:	eba7 0909 	sub.w	r9, r7, r9
 8000ec2:	4449      	add	r1, r9
 8000ec4:	f1a8 0c02 	sub.w	ip, r8, #2
 8000ec8:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ecc:	fb09 f804 	mul.w	r8, r9, r4
 8000ed0:	e7db      	b.n	8000e8a <__udivmoddi4+0x282>
 8000ed2:	4673      	mov	r3, lr
 8000ed4:	e77f      	b.n	8000dd6 <__udivmoddi4+0x1ce>
 8000ed6:	4650      	mov	r0, sl
 8000ed8:	e766      	b.n	8000da8 <__udivmoddi4+0x1a0>
 8000eda:	4608      	mov	r0, r1
 8000edc:	e6fd      	b.n	8000cda <__udivmoddi4+0xd2>
 8000ede:	443b      	add	r3, r7
 8000ee0:	3a02      	subs	r2, #2
 8000ee2:	e733      	b.n	8000d4c <__udivmoddi4+0x144>
 8000ee4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000ee8:	443b      	add	r3, r7
 8000eea:	e71c      	b.n	8000d26 <__udivmoddi4+0x11e>
 8000eec:	4649      	mov	r1, r9
 8000eee:	e79c      	b.n	8000e2a <__udivmoddi4+0x222>
 8000ef0:	eba1 0109 	sub.w	r1, r1, r9
 8000ef4:	46c4      	mov	ip, r8
 8000ef6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000efa:	fb09 f804 	mul.w	r8, r9, r4
 8000efe:	e7c4      	b.n	8000e8a <__udivmoddi4+0x282>

08000f00 <__aeabi_idiv0>:
 8000f00:	4770      	bx	lr
 8000f02:	bf00      	nop

08000f04 <_ZN6Gimbal15parse_one_blockEPKhP9PixyBlock>:
    uint8_t frame_buf[32]; // array of bytes for PixyBlock
    uint8_t frame_pos = 0; // tracks the number of bytes stored so far in frame_buf
    uint8_t tx_buff[6]; // buffer for sending over TX line

    // parses raw bytes of b and stores data in PixyBlock
    bool parse_one_block(const uint8_t *b, PixyBlock *o) {
 8000f04:	b480      	push	{r7}
 8000f06:	b089      	sub	sp, #36	@ 0x24
 8000f08:	af00      	add	r7, sp, #0
 8000f0a:	60f8      	str	r0, [r7, #12]
 8000f0c:	60b9      	str	r1, [r7, #8]
 8000f0e:	607a      	str	r2, [r7, #4]
        if (b[0] != 0xAF || b[1] != 0xC1 || b[2] != 0x21 || b[3] != 0x0E)
 8000f10:	68bb      	ldr	r3, [r7, #8]
 8000f12:	781b      	ldrb	r3, [r3, #0]
 8000f14:	2baf      	cmp	r3, #175	@ 0xaf
 8000f16:	d10e      	bne.n	8000f36 <_ZN6Gimbal15parse_one_blockEPKhP9PixyBlock+0x32>
 8000f18:	68bb      	ldr	r3, [r7, #8]
 8000f1a:	3301      	adds	r3, #1
 8000f1c:	781b      	ldrb	r3, [r3, #0]
 8000f1e:	2bc1      	cmp	r3, #193	@ 0xc1
 8000f20:	d109      	bne.n	8000f36 <_ZN6Gimbal15parse_one_blockEPKhP9PixyBlock+0x32>
 8000f22:	68bb      	ldr	r3, [r7, #8]
 8000f24:	3302      	adds	r3, #2
 8000f26:	781b      	ldrb	r3, [r3, #0]
 8000f28:	2b21      	cmp	r3, #33	@ 0x21
 8000f2a:	d104      	bne.n	8000f36 <_ZN6Gimbal15parse_one_blockEPKhP9PixyBlock+0x32>
 8000f2c:	68bb      	ldr	r3, [r7, #8]
 8000f2e:	3303      	adds	r3, #3
 8000f30:	781b      	ldrb	r3, [r3, #0]
 8000f32:	2b0e      	cmp	r3, #14
 8000f34:	d001      	beq.n	8000f3a <_ZN6Gimbal15parse_one_blockEPKhP9PixyBlock+0x36>
            return false;
 8000f36:	2300      	movs	r3, #0
 8000f38:	e089      	b.n	800104e <_ZN6Gimbal15parse_one_blockEPKhP9PixyBlock+0x14a>

        uint16_t chk = b[4] | (b[5] << 8);
 8000f3a:	68bb      	ldr	r3, [r7, #8]
 8000f3c:	3304      	adds	r3, #4
 8000f3e:	781b      	ldrb	r3, [r3, #0]
 8000f40:	b21a      	sxth	r2, r3
 8000f42:	68bb      	ldr	r3, [r7, #8]
 8000f44:	3305      	adds	r3, #5
 8000f46:	781b      	ldrb	r3, [r3, #0]
 8000f48:	b21b      	sxth	r3, r3
 8000f4a:	021b      	lsls	r3, r3, #8
 8000f4c:	b21b      	sxth	r3, r3
 8000f4e:	4313      	orrs	r3, r2
 8000f50:	b21b      	sxth	r3, r3
 8000f52:	82fb      	strh	r3, [r7, #22]
        uint16_t sum = 0;
 8000f54:	2300      	movs	r3, #0
 8000f56:	83fb      	strh	r3, [r7, #30]
        for (int i = 6; i < 20; ++i) sum += b[i];
 8000f58:	2306      	movs	r3, #6
 8000f5a:	61bb      	str	r3, [r7, #24]
 8000f5c:	e00a      	b.n	8000f74 <_ZN6Gimbal15parse_one_blockEPKhP9PixyBlock+0x70>
 8000f5e:	69bb      	ldr	r3, [r7, #24]
 8000f60:	68ba      	ldr	r2, [r7, #8]
 8000f62:	4413      	add	r3, r2
 8000f64:	781b      	ldrb	r3, [r3, #0]
 8000f66:	461a      	mov	r2, r3
 8000f68:	8bfb      	ldrh	r3, [r7, #30]
 8000f6a:	4413      	add	r3, r2
 8000f6c:	83fb      	strh	r3, [r7, #30]
 8000f6e:	69bb      	ldr	r3, [r7, #24]
 8000f70:	3301      	adds	r3, #1
 8000f72:	61bb      	str	r3, [r7, #24]
 8000f74:	69bb      	ldr	r3, [r7, #24]
 8000f76:	2b13      	cmp	r3, #19
 8000f78:	ddf1      	ble.n	8000f5e <_ZN6Gimbal15parse_one_blockEPKhP9PixyBlock+0x5a>
        if (sum != chk)
 8000f7a:	8bfa      	ldrh	r2, [r7, #30]
 8000f7c:	8afb      	ldrh	r3, [r7, #22]
 8000f7e:	429a      	cmp	r2, r3
 8000f80:	d001      	beq.n	8000f86 <_ZN6Gimbal15parse_one_blockEPKhP9PixyBlock+0x82>
            return false;
 8000f82:	2300      	movs	r3, #0
 8000f84:	e063      	b.n	800104e <_ZN6Gimbal15parse_one_blockEPKhP9PixyBlock+0x14a>

        o->sig   = b[6]  | (b[7]  << 8);
 8000f86:	68bb      	ldr	r3, [r7, #8]
 8000f88:	3306      	adds	r3, #6
 8000f8a:	781b      	ldrb	r3, [r3, #0]
 8000f8c:	b21a      	sxth	r2, r3
 8000f8e:	68bb      	ldr	r3, [r7, #8]
 8000f90:	3307      	adds	r3, #7
 8000f92:	781b      	ldrb	r3, [r3, #0]
 8000f94:	b21b      	sxth	r3, r3
 8000f96:	021b      	lsls	r3, r3, #8
 8000f98:	b21b      	sxth	r3, r3
 8000f9a:	4313      	orrs	r3, r2
 8000f9c:	b21b      	sxth	r3, r3
 8000f9e:	b29a      	uxth	r2, r3
 8000fa0:	687b      	ldr	r3, [r7, #4]
 8000fa2:	801a      	strh	r2, [r3, #0]
        o->x     = b[8]  | (b[9]  << 8);
 8000fa4:	68bb      	ldr	r3, [r7, #8]
 8000fa6:	3308      	adds	r3, #8
 8000fa8:	781b      	ldrb	r3, [r3, #0]
 8000faa:	b21a      	sxth	r2, r3
 8000fac:	68bb      	ldr	r3, [r7, #8]
 8000fae:	3309      	adds	r3, #9
 8000fb0:	781b      	ldrb	r3, [r3, #0]
 8000fb2:	b21b      	sxth	r3, r3
 8000fb4:	021b      	lsls	r3, r3, #8
 8000fb6:	b21b      	sxth	r3, r3
 8000fb8:	4313      	orrs	r3, r2
 8000fba:	b21b      	sxth	r3, r3
 8000fbc:	b29a      	uxth	r2, r3
 8000fbe:	687b      	ldr	r3, [r7, #4]
 8000fc0:	805a      	strh	r2, [r3, #2]
        o->y     = b[10] | (b[11] << 8);
 8000fc2:	68bb      	ldr	r3, [r7, #8]
 8000fc4:	330a      	adds	r3, #10
 8000fc6:	781b      	ldrb	r3, [r3, #0]
 8000fc8:	b21a      	sxth	r2, r3
 8000fca:	68bb      	ldr	r3, [r7, #8]
 8000fcc:	330b      	adds	r3, #11
 8000fce:	781b      	ldrb	r3, [r3, #0]
 8000fd0:	b21b      	sxth	r3, r3
 8000fd2:	021b      	lsls	r3, r3, #8
 8000fd4:	b21b      	sxth	r3, r3
 8000fd6:	4313      	orrs	r3, r2
 8000fd8:	b21b      	sxth	r3, r3
 8000fda:	b29a      	uxth	r2, r3
 8000fdc:	687b      	ldr	r3, [r7, #4]
 8000fde:	809a      	strh	r2, [r3, #4]
        o->w     = b[12] | (b[13] << 8);
 8000fe0:	68bb      	ldr	r3, [r7, #8]
 8000fe2:	330c      	adds	r3, #12
 8000fe4:	781b      	ldrb	r3, [r3, #0]
 8000fe6:	b21a      	sxth	r2, r3
 8000fe8:	68bb      	ldr	r3, [r7, #8]
 8000fea:	330d      	adds	r3, #13
 8000fec:	781b      	ldrb	r3, [r3, #0]
 8000fee:	b21b      	sxth	r3, r3
 8000ff0:	021b      	lsls	r3, r3, #8
 8000ff2:	b21b      	sxth	r3, r3
 8000ff4:	4313      	orrs	r3, r2
 8000ff6:	b21b      	sxth	r3, r3
 8000ff8:	b29a      	uxth	r2, r3
 8000ffa:	687b      	ldr	r3, [r7, #4]
 8000ffc:	80da      	strh	r2, [r3, #6]
        o->h     = b[14] | (b[15] << 8);
 8000ffe:	68bb      	ldr	r3, [r7, #8]
 8001000:	330e      	adds	r3, #14
 8001002:	781b      	ldrb	r3, [r3, #0]
 8001004:	b21a      	sxth	r2, r3
 8001006:	68bb      	ldr	r3, [r7, #8]
 8001008:	330f      	adds	r3, #15
 800100a:	781b      	ldrb	r3, [r3, #0]
 800100c:	b21b      	sxth	r3, r3
 800100e:	021b      	lsls	r3, r3, #8
 8001010:	b21b      	sxth	r3, r3
 8001012:	4313      	orrs	r3, r2
 8001014:	b21b      	sxth	r3, r3
 8001016:	b29a      	uxth	r2, r3
 8001018:	687b      	ldr	r3, [r7, #4]
 800101a:	811a      	strh	r2, [r3, #8]
        o->angle = b[16] | (b[17] << 8);
 800101c:	68bb      	ldr	r3, [r7, #8]
 800101e:	3310      	adds	r3, #16
 8001020:	781b      	ldrb	r3, [r3, #0]
 8001022:	b21a      	sxth	r2, r3
 8001024:	68bb      	ldr	r3, [r7, #8]
 8001026:	3311      	adds	r3, #17
 8001028:	781b      	ldrb	r3, [r3, #0]
 800102a:	b21b      	sxth	r3, r3
 800102c:	021b      	lsls	r3, r3, #8
 800102e:	b21b      	sxth	r3, r3
 8001030:	4313      	orrs	r3, r2
 8001032:	b21a      	sxth	r2, r3
 8001034:	687b      	ldr	r3, [r7, #4]
 8001036:	815a      	strh	r2, [r3, #10]
        o->idx   = b[18];
 8001038:	68bb      	ldr	r3, [r7, #8]
 800103a:	3312      	adds	r3, #18
 800103c:	781a      	ldrb	r2, [r3, #0]
 800103e:	687b      	ldr	r3, [r7, #4]
 8001040:	731a      	strb	r2, [r3, #12]
        o->age   = b[19];
 8001042:	68bb      	ldr	r3, [r7, #8]
 8001044:	3313      	adds	r3, #19
 8001046:	781a      	ldrb	r2, [r3, #0]
 8001048:	687b      	ldr	r3, [r7, #4]
 800104a:	735a      	strb	r2, [r3, #13]

        return true;
 800104c:	2301      	movs	r3, #1
    }
 800104e:	4618      	mov	r0, r3
 8001050:	3724      	adds	r7, #36	@ 0x24
 8001052:	46bd      	mov	sp, r7
 8001054:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001058:	4770      	bx	lr

0800105a <_ZN6Gimbal12handle_blockERK9PixyBlock>:

    // updates the smoothed values based on blk, updates CCR after finding values
    void handle_block(const PixyBlock &blk) {
 800105a:	b580      	push	{r7, lr}
 800105c:	b082      	sub	sp, #8
 800105e:	af00      	add	r7, sp, #0
 8001060:	6078      	str	r0, [r7, #4]
 8001062:	6039      	str	r1, [r7, #0]
        if (blk.sig == 1) {
 8001064:	683b      	ldr	r3, [r7, #0]
 8001066:	881b      	ldrh	r3, [r3, #0]
 8001068:	2b01      	cmp	r3, #1
 800106a:	d15b      	bne.n	8001124 <_ZN6Gimbal12handle_blockERK9PixyBlock+0xca>
            smooth_x = alpha * blk.x + (1.0f - alpha) * smooth_x;
 800106c:	687b      	ldr	r3, [r7, #4]
 800106e:	ed93 7a06 	vldr	s14, [r3, #24]
 8001072:	683b      	ldr	r3, [r7, #0]
 8001074:	885b      	ldrh	r3, [r3, #2]
 8001076:	ee07 3a90 	vmov	s15, r3
 800107a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800107e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001082:	687b      	ldr	r3, [r7, #4]
 8001084:	edd3 7a06 	vldr	s15, [r3, #24]
 8001088:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800108c:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8001090:	687b      	ldr	r3, [r7, #4]
 8001092:	edd3 7a04 	vldr	s15, [r3, #16]
 8001096:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800109a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800109e:	687b      	ldr	r3, [r7, #4]
 80010a0:	edc3 7a04 	vstr	s15, [r3, #16]
            smooth_y = alpha * blk.y + (1.0f - alpha) * smooth_y;
 80010a4:	687b      	ldr	r3, [r7, #4]
 80010a6:	ed93 7a06 	vldr	s14, [r3, #24]
 80010aa:	683b      	ldr	r3, [r7, #0]
 80010ac:	889b      	ldrh	r3, [r3, #4]
 80010ae:	ee07 3a90 	vmov	s15, r3
 80010b2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80010b6:	ee27 7a27 	vmul.f32	s14, s14, s15
 80010ba:	687b      	ldr	r3, [r7, #4]
 80010bc:	edd3 7a06 	vldr	s15, [r3, #24]
 80010c0:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80010c4:	ee76 6ae7 	vsub.f32	s13, s13, s15
 80010c8:	687b      	ldr	r3, [r7, #4]
 80010ca:	edd3 7a05 	vldr	s15, [r3, #20]
 80010ce:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80010d2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80010d6:	687b      	ldr	r3, [r7, #4]
 80010d8:	edc3 7a05 	vstr	s15, [r3, #20]

            A_v = calculate_A_v(smooth_y, A_v);
 80010dc:	687b      	ldr	r3, [r7, #4]
 80010de:	edd3 7a05 	vldr	s15, [r3, #20]
 80010e2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80010e6:	ee17 3a90 	vmov	r3, s15
 80010ea:	b299      	uxth	r1, r3
 80010ec:	687b      	ldr	r3, [r7, #4]
 80010ee:	8b9b      	ldrh	r3, [r3, #28]
 80010f0:	461a      	mov	r2, r3
 80010f2:	6878      	ldr	r0, [r7, #4]
 80010f4:	f000 f960 	bl	80013b8 <_ZN6Gimbal13calculate_A_vEtt>
 80010f8:	4603      	mov	r3, r0
 80010fa:	461a      	mov	r2, r3
 80010fc:	687b      	ldr	r3, [r7, #4]
 80010fe:	839a      	strh	r2, [r3, #28]
            A_h = calculate_A_h(smooth_x, A_h);
 8001100:	687b      	ldr	r3, [r7, #4]
 8001102:	edd3 7a04 	vldr	s15, [r3, #16]
 8001106:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800110a:	ee17 3a90 	vmov	r3, s15
 800110e:	b299      	uxth	r1, r3
 8001110:	687b      	ldr	r3, [r7, #4]
 8001112:	8bdb      	ldrh	r3, [r3, #30]
 8001114:	461a      	mov	r2, r3
 8001116:	6878      	ldr	r0, [r7, #4]
 8001118:	f000 f9c0 	bl	800149c <_ZN6Gimbal13calculate_A_hEtt>
 800111c:	4603      	mov	r3, r0
 800111e:	461a      	mov	r2, r3
 8001120:	687b      	ldr	r3, [r7, #4]
 8001122:	83da      	strh	r2, [r3, #30]
        }

        __HAL_TIM_SET_COMPARE(servo_tim, TIM_CHANNEL_1, A_v);
 8001124:	687b      	ldr	r3, [r7, #4]
 8001126:	8b9a      	ldrh	r2, [r3, #28]
 8001128:	687b      	ldr	r3, [r7, #4]
 800112a:	681b      	ldr	r3, [r3, #0]
 800112c:	681b      	ldr	r3, [r3, #0]
 800112e:	635a      	str	r2, [r3, #52]	@ 0x34
        __HAL_TIM_SET_COMPARE(servo_tim, TIM_CHANNEL_2, A_h);
 8001130:	687b      	ldr	r3, [r7, #4]
 8001132:	8bda      	ldrh	r2, [r3, #30]
 8001134:	687b      	ldr	r3, [r7, #4]
 8001136:	681b      	ldr	r3, [r3, #0]
 8001138:	681b      	ldr	r3, [r3, #0]
 800113a:	639a      	str	r2, [r3, #56]	@ 0x38
    }
 800113c:	bf00      	nop
 800113e:	3708      	adds	r7, #8
 8001140:	46bd      	mov	sp, r7
 8001142:	bd80      	pop	{r7, pc}

08001144 <_ZN6Gimbal13process_bytesEPht>:

    // adds received bytes to frame_buf and converts frame_buf to PixyBlock when 20 have arrived
    void process_bytes(uint8_t *data, uint16_t len) {
 8001144:	b580      	push	{r7, lr}
 8001146:	b08a      	sub	sp, #40	@ 0x28
 8001148:	af00      	add	r7, sp, #0
 800114a:	60f8      	str	r0, [r7, #12]
 800114c:	60b9      	str	r1, [r7, #8]
 800114e:	4613      	mov	r3, r2
 8001150:	80fb      	strh	r3, [r7, #6]
        for (uint16_t i = 0; i < len; i++) {
 8001152:	2300      	movs	r3, #0
 8001154:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8001156:	e061      	b.n	800121c <_ZN6Gimbal13process_bytesEPht+0xd8>
            uint8_t b = data[i];
 8001158:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800115a:	68ba      	ldr	r2, [r7, #8]
 800115c:	4413      	add	r3, r2
 800115e:	781b      	ldrb	r3, [r3, #0]
 8001160:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
            frame_buf[frame_pos++] = b;
 8001164:	68fb      	ldr	r3, [r7, #12]
 8001166:	f893 3142 	ldrb.w	r3, [r3, #322]	@ 0x142
 800116a:	1c5a      	adds	r2, r3, #1
 800116c:	b2d1      	uxtb	r1, r2
 800116e:	68fa      	ldr	r2, [r7, #12]
 8001170:	f882 1142 	strb.w	r1, [r2, #322]	@ 0x142
 8001174:	461a      	mov	r2, r3
 8001176:	68fb      	ldr	r3, [r7, #12]
 8001178:	4413      	add	r3, r2
 800117a:	f897 2025 	ldrb.w	r2, [r7, #37]	@ 0x25
 800117e:	f883 2122 	strb.w	r2, [r3, #290]	@ 0x122

            if (frame_pos >= 4) {
 8001182:	68fb      	ldr	r3, [r7, #12]
 8001184:	f893 3142 	ldrb.w	r3, [r3, #322]	@ 0x142
 8001188:	2b03      	cmp	r3, #3
 800118a:	d929      	bls.n	80011e0 <_ZN6Gimbal13process_bytesEPht+0x9c>
                if (!(frame_buf[0] == 0xAF && frame_buf[1] == 0xC1 && frame_buf[2] == 0x21 && frame_buf[3] == 0x0E)) {
 800118c:	68fb      	ldr	r3, [r7, #12]
 800118e:	f893 3122 	ldrb.w	r3, [r3, #290]	@ 0x122
 8001192:	2baf      	cmp	r3, #175	@ 0xaf
 8001194:	d10e      	bne.n	80011b4 <_ZN6Gimbal13process_bytesEPht+0x70>
 8001196:	68fb      	ldr	r3, [r7, #12]
 8001198:	f893 3123 	ldrb.w	r3, [r3, #291]	@ 0x123
 800119c:	2bc1      	cmp	r3, #193	@ 0xc1
 800119e:	d109      	bne.n	80011b4 <_ZN6Gimbal13process_bytesEPht+0x70>
 80011a0:	68fb      	ldr	r3, [r7, #12]
 80011a2:	f893 3124 	ldrb.w	r3, [r3, #292]	@ 0x124
 80011a6:	2b21      	cmp	r3, #33	@ 0x21
 80011a8:	d104      	bne.n	80011b4 <_ZN6Gimbal13process_bytesEPht+0x70>
 80011aa:	68fb      	ldr	r3, [r7, #12]
 80011ac:	f893 3125 	ldrb.w	r3, [r3, #293]	@ 0x125
 80011b0:	2b0e      	cmp	r3, #14
 80011b2:	d015      	beq.n	80011e0 <_ZN6Gimbal13process_bytesEPht+0x9c>
                    memmove(frame_buf, frame_buf + 1, --frame_pos);
 80011b4:	68fb      	ldr	r3, [r7, #12]
 80011b6:	f503 7091 	add.w	r0, r3, #290	@ 0x122
 80011ba:	68fb      	ldr	r3, [r7, #12]
 80011bc:	f503 7391 	add.w	r3, r3, #290	@ 0x122
 80011c0:	1c59      	adds	r1, r3, #1
 80011c2:	68fb      	ldr	r3, [r7, #12]
 80011c4:	f893 3142 	ldrb.w	r3, [r3, #322]	@ 0x142
 80011c8:	3b01      	subs	r3, #1
 80011ca:	b2da      	uxtb	r2, r3
 80011cc:	68fb      	ldr	r3, [r7, #12]
 80011ce:	f883 2142 	strb.w	r2, [r3, #322]	@ 0x142
 80011d2:	68fb      	ldr	r3, [r7, #12]
 80011d4:	f893 3142 	ldrb.w	r3, [r3, #322]	@ 0x142
 80011d8:	461a      	mov	r2, r3
 80011da:	f007 ff57 	bl	800908c <memmove>
                    continue;
 80011de:	e01a      	b.n	8001216 <_ZN6Gimbal13process_bytesEPht+0xd2>
                }
            }

            if (frame_pos == 20) {
 80011e0:	68fb      	ldr	r3, [r7, #12]
 80011e2:	f893 3142 	ldrb.w	r3, [r3, #322]	@ 0x142
 80011e6:	2b14      	cmp	r3, #20
 80011e8:	d115      	bne.n	8001216 <_ZN6Gimbal13process_bytesEPht+0xd2>
                PixyBlock p;
                if (parse_one_block(frame_buf, &p))
 80011ea:	68fb      	ldr	r3, [r7, #12]
 80011ec:	f503 7391 	add.w	r3, r3, #290	@ 0x122
 80011f0:	f107 0214 	add.w	r2, r7, #20
 80011f4:	4619      	mov	r1, r3
 80011f6:	68f8      	ldr	r0, [r7, #12]
 80011f8:	f7ff fe84 	bl	8000f04 <_ZN6Gimbal15parse_one_blockEPKhP9PixyBlock>
 80011fc:	4603      	mov	r3, r0
 80011fe:	2b00      	cmp	r3, #0
 8001200:	d005      	beq.n	800120e <_ZN6Gimbal13process_bytesEPht+0xca>
                    handle_block(p);
 8001202:	f107 0314 	add.w	r3, r7, #20
 8001206:	4619      	mov	r1, r3
 8001208:	68f8      	ldr	r0, [r7, #12]
 800120a:	f7ff ff26 	bl	800105a <_ZN6Gimbal12handle_blockERK9PixyBlock>

                frame_pos = 0;
 800120e:	68fb      	ldr	r3, [r7, #12]
 8001210:	2200      	movs	r2, #0
 8001212:	f883 2142 	strb.w	r2, [r3, #322]	@ 0x142
        for (uint16_t i = 0; i < len; i++) {
 8001216:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8001218:	3301      	adds	r3, #1
 800121a:	84fb      	strh	r3, [r7, #38]	@ 0x26
 800121c:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 800121e:	88fb      	ldrh	r3, [r7, #6]
 8001220:	429a      	cmp	r2, r3
 8001222:	d399      	bcc.n	8001158 <_ZN6Gimbal13process_bytesEPht+0x14>
            }
        }
    }
 8001224:	bf00      	nop
 8001226:	bf00      	nop
 8001228:	3728      	adds	r7, #40	@ 0x28
 800122a:	46bd      	mov	sp, r7
 800122c:	bd80      	pop	{r7, pc}
	...

08001230 <_ZN6Gimbal4initEP17TIM_HandleTypeDefS1_P20__UART_HandleTypeDef>:
public:
    // default constructor for gimbal, init will actually construct the gimbal
    Gimbal() = default;

    // initializes the gimbal, need this instead of constructor so initialization happens after main.c even with globals
    void init(TIM_HandleTypeDef* servo_tim_in, TIM_HandleTypeDef* cam_tim_in, UART_HandleTypeDef* uart_in) {
 8001230:	b580      	push	{r7, lr}
 8001232:	b086      	sub	sp, #24
 8001234:	af00      	add	r7, sp, #0
 8001236:	60f8      	str	r0, [r7, #12]
 8001238:	60b9      	str	r1, [r7, #8]
 800123a:	607a      	str	r2, [r7, #4]
 800123c:	603b      	str	r3, [r7, #0]
        servo_tim = servo_tim_in;
 800123e:	68fb      	ldr	r3, [r7, #12]
 8001240:	68ba      	ldr	r2, [r7, #8]
 8001242:	601a      	str	r2, [r3, #0]
        cam_tim = cam_tim_in;
 8001244:	68fb      	ldr	r3, [r7, #12]
 8001246:	687a      	ldr	r2, [r7, #4]
 8001248:	605a      	str	r2, [r3, #4]
        uart = uart_in;
 800124a:	68fb      	ldr	r3, [r7, #12]
 800124c:	683a      	ldr	r2, [r7, #0]
 800124e:	609a      	str	r2, [r3, #8]

        max_step = 300;
 8001250:	68fb      	ldr	r3, [r7, #12]
 8001252:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8001256:	819a      	strh	r2, [r3, #12]
        smooth_x = 157.5f;
 8001258:	68fb      	ldr	r3, [r7, #12]
 800125a:	4a26      	ldr	r2, [pc, #152]	@ (80012f4 <_ZN6Gimbal4initEP17TIM_HandleTypeDefS1_P20__UART_HandleTypeDef+0xc4>)
 800125c:	611a      	str	r2, [r3, #16]
        smooth_y = 103.5f;
 800125e:	68fb      	ldr	r3, [r7, #12]
 8001260:	4a25      	ldr	r2, [pc, #148]	@ (80012f8 <_ZN6Gimbal4initEP17TIM_HandleTypeDefS1_P20__UART_HandleTypeDef+0xc8>)
 8001262:	615a      	str	r2, [r3, #20]
        alpha = 1.0f;
 8001264:	68fb      	ldr	r3, [r7, #12]
 8001266:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 800126a:	619a      	str	r2, [r3, #24]
        A_v = 1500;
 800126c:	68fb      	ldr	r3, [r7, #12]
 800126e:	f240 52dc 	movw	r2, #1500	@ 0x5dc
 8001272:	839a      	strh	r2, [r3, #28]
        A_h = 1500;
 8001274:	68fb      	ldr	r3, [r7, #12]
 8001276:	f240 52dc 	movw	r2, #1500	@ 0x5dc
 800127a:	83da      	strh	r2, [r3, #30]

        uint8_t cmd[6] = {0xAE, 0xC1, 0x20, 0x02, 0x01, 0xFF};
 800127c:	4a1f      	ldr	r2, [pc, #124]	@ (80012fc <_ZN6Gimbal4initEP17TIM_HandleTypeDefS1_P20__UART_HandleTypeDef+0xcc>)
 800127e:	f107 0310 	add.w	r3, r7, #16
 8001282:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001286:	6018      	str	r0, [r3, #0]
 8001288:	3304      	adds	r3, #4
 800128a:	8019      	strh	r1, [r3, #0]
        memcpy(tx_buff, cmd, 6);
 800128c:	68fb      	ldr	r3, [r7, #12]
 800128e:	f203 1343 	addw	r3, r3, #323	@ 0x143
 8001292:	461a      	mov	r2, r3
 8001294:	f107 0310 	add.w	r3, r7, #16
 8001298:	6818      	ldr	r0, [r3, #0]
 800129a:	6010      	str	r0, [r2, #0]
 800129c:	889b      	ldrh	r3, [r3, #4]
 800129e:	8093      	strh	r3, [r2, #4]

        HAL_TIM_PWM_Start(servo_tim, TIM_CHANNEL_1);
 80012a0:	68fb      	ldr	r3, [r7, #12]
 80012a2:	681b      	ldr	r3, [r3, #0]
 80012a4:	2100      	movs	r1, #0
 80012a6:	4618      	mov	r0, r3
 80012a8:	f003 ff6a 	bl	8005180 <HAL_TIM_PWM_Start>
        HAL_TIM_PWM_Start(servo_tim, TIM_CHANNEL_2);
 80012ac:	68fb      	ldr	r3, [r7, #12]
 80012ae:	681b      	ldr	r3, [r3, #0]
 80012b0:	2104      	movs	r1, #4
 80012b2:	4618      	mov	r0, r3
 80012b4:	f003 ff64 	bl	8005180 <HAL_TIM_PWM_Start>
        HAL_TIM_Base_Start_IT(cam_tim);
 80012b8:	68fb      	ldr	r3, [r7, #12]
 80012ba:	685b      	ldr	r3, [r3, #4]
 80012bc:	4618      	mov	r0, r3
 80012be:	f003 fe8d 	bl	8004fdc <HAL_TIM_Base_Start_IT>

        __HAL_TIM_SET_COMPARE(servo_tim, TIM_CHANNEL_1, A_v);
 80012c2:	68fb      	ldr	r3, [r7, #12]
 80012c4:	8b9a      	ldrh	r2, [r3, #28]
 80012c6:	68fb      	ldr	r3, [r7, #12]
 80012c8:	681b      	ldr	r3, [r3, #0]
 80012ca:	681b      	ldr	r3, [r3, #0]
 80012cc:	635a      	str	r2, [r3, #52]	@ 0x34
        __HAL_TIM_SET_COMPARE(servo_tim, TIM_CHANNEL_2, A_h);
 80012ce:	68fb      	ldr	r3, [r7, #12]
 80012d0:	8bda      	ldrh	r2, [r3, #30]
 80012d2:	68fb      	ldr	r3, [r7, #12]
 80012d4:	681b      	ldr	r3, [r3, #0]
 80012d6:	681b      	ldr	r3, [r3, #0]
 80012d8:	639a      	str	r2, [r3, #56]	@ 0x38

        HAL_UART_Receive_DMA(uart, dma_rx_buf, DMA_RX_BUFFER_SIZE);
 80012da:	68fb      	ldr	r3, [r7, #12]
 80012dc:	6898      	ldr	r0, [r3, #8]
 80012de:	68fb      	ldr	r3, [r7, #12]
 80012e0:	3320      	adds	r3, #32
 80012e2:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80012e6:	4619      	mov	r1, r3
 80012e8:	f005 fa30 	bl	800674c <HAL_UART_Receive_DMA>
    }
 80012ec:	bf00      	nop
 80012ee:	3718      	adds	r7, #24
 80012f0:	46bd      	mov	sp, r7
 80012f2:	bd80      	pop	{r7, pc}
 80012f4:	431d8000 	.word	0x431d8000
 80012f8:	42cf0000 	.word	0x42cf0000
 80012fc:	0800ac90 	.word	0x0800ac90

08001300 <_ZN6Gimbal11request_posEv>:

    // requests a pixy block from the pixy cam
    void request_pos() {
 8001300:	b580      	push	{r7, lr}
 8001302:	b082      	sub	sp, #8
 8001304:	af00      	add	r7, sp, #0
 8001306:	6078      	str	r0, [r7, #4]
        HAL_UART_Transmit_IT(uart, tx_buff, sizeof(tx_buff));
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	6898      	ldr	r0, [r3, #8]
 800130c:	687b      	ldr	r3, [r7, #4]
 800130e:	f203 1343 	addw	r3, r3, #323	@ 0x143
 8001312:	2206      	movs	r2, #6
 8001314:	4619      	mov	r1, r3
 8001316:	f005 f985 	bl	8006624 <HAL_UART_Transmit_IT>
    }
 800131a:	bf00      	nop
 800131c:	3708      	adds	r7, #8
 800131e:	46bd      	mov	sp, r7
 8001320:	bd80      	pop	{r7, pc}

08001322 <_ZN6Gimbal8poll_dmaEv>:

    // polls the dma buffer for any new bytes that have arrived
    void poll_dma() {
 8001322:	b580      	push	{r7, lr}
 8001324:	b084      	sub	sp, #16
 8001326:	af00      	add	r7, sp, #0
 8001328:	6078      	str	r0, [r7, #4]
        uint16_t pos = DMA_RX_BUFFER_SIZE - __HAL_DMA_GET_COUNTER(uart->hdmarx);
 800132a:	687b      	ldr	r3, [r7, #4]
 800132c:	689b      	ldr	r3, [r3, #8]
 800132e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001332:	681b      	ldr	r3, [r3, #0]
 8001334:	685b      	ldr	r3, [r3, #4]
 8001336:	b29b      	uxth	r3, r3
 8001338:	f5c3 7380 	rsb	r3, r3, #256	@ 0x100
 800133c:	81fb      	strh	r3, [r7, #14]

        if (pos != dma_last_pos) {
 800133e:	687b      	ldr	r3, [r7, #4]
 8001340:	f8b3 3120 	ldrh.w	r3, [r3, #288]	@ 0x120
 8001344:	89fa      	ldrh	r2, [r7, #14]
 8001346:	429a      	cmp	r2, r3
 8001348:	d031      	beq.n	80013ae <_ZN6Gimbal8poll_dmaEv+0x8c>
            if (pos > dma_last_pos) {
 800134a:	687b      	ldr	r3, [r7, #4]
 800134c:	f8b3 3120 	ldrh.w	r3, [r3, #288]	@ 0x120
 8001350:	89fa      	ldrh	r2, [r7, #14]
 8001352:	429a      	cmp	r2, r3
 8001354:	d910      	bls.n	8001378 <_ZN6Gimbal8poll_dmaEv+0x56>
                process_bytes(&dma_rx_buf[dma_last_pos], pos - dma_last_pos);
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	f8b3 3120 	ldrh.w	r3, [r3, #288]	@ 0x120
 800135c:	3320      	adds	r3, #32
 800135e:	687a      	ldr	r2, [r7, #4]
 8001360:	18d1      	adds	r1, r2, r3
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	f8b3 3120 	ldrh.w	r3, [r3, #288]	@ 0x120
 8001368:	89fa      	ldrh	r2, [r7, #14]
 800136a:	1ad3      	subs	r3, r2, r3
 800136c:	b29b      	uxth	r3, r3
 800136e:	461a      	mov	r2, r3
 8001370:	6878      	ldr	r0, [r7, #4]
 8001372:	f7ff fee7 	bl	8001144 <_ZN6Gimbal13process_bytesEPht>
 8001376:	e016      	b.n	80013a6 <_ZN6Gimbal8poll_dmaEv+0x84>
            } else {
                process_bytes(&dma_rx_buf[dma_last_pos], DMA_RX_BUFFER_SIZE - dma_last_pos);
 8001378:	687b      	ldr	r3, [r7, #4]
 800137a:	f8b3 3120 	ldrh.w	r3, [r3, #288]	@ 0x120
 800137e:	3320      	adds	r3, #32
 8001380:	687a      	ldr	r2, [r7, #4]
 8001382:	18d1      	adds	r1, r2, r3
 8001384:	687b      	ldr	r3, [r7, #4]
 8001386:	f8b3 3120 	ldrh.w	r3, [r3, #288]	@ 0x120
 800138a:	f5c3 7380 	rsb	r3, r3, #256	@ 0x100
 800138e:	b29b      	uxth	r3, r3
 8001390:	461a      	mov	r2, r3
 8001392:	6878      	ldr	r0, [r7, #4]
 8001394:	f7ff fed6 	bl	8001144 <_ZN6Gimbal13process_bytesEPht>
                process_bytes(&dma_rx_buf[0], pos);
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	3320      	adds	r3, #32
 800139c:	89fa      	ldrh	r2, [r7, #14]
 800139e:	4619      	mov	r1, r3
 80013a0:	6878      	ldr	r0, [r7, #4]
 80013a2:	f7ff fecf 	bl	8001144 <_ZN6Gimbal13process_bytesEPht>
            }

            dma_last_pos = pos;
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	89fa      	ldrh	r2, [r7, #14]
 80013aa:	f8a3 2120 	strh.w	r2, [r3, #288]	@ 0x120
        }
    }
 80013ae:	bf00      	nop
 80013b0:	3710      	adds	r7, #16
 80013b2:	46bd      	mov	sp, r7
 80013b4:	bd80      	pop	{r7, pc}
	...

080013b8 <_ZN6Gimbal13calculate_A_vEtt>:

    // calculates new vertical CCR
    uint16_t calculate_A_v(uint16_t y, uint16_t A_v) {
 80013b8:	b480      	push	{r7}
 80013ba:	b085      	sub	sp, #20
 80013bc:	af00      	add	r7, sp, #0
 80013be:	6078      	str	r0, [r7, #4]
 80013c0:	460b      	mov	r3, r1
 80013c2:	807b      	strh	r3, [r7, #2]
 80013c4:	4613      	mov	r3, r2
 80013c6:	803b      	strh	r3, [r7, #0]
        if (y > 108.5f || y < 98.5f) {
 80013c8:	887b      	ldrh	r3, [r7, #2]
 80013ca:	ee07 3a90 	vmov	s15, r3
 80013ce:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80013d2:	ed9f 7a2e 	vldr	s14, [pc, #184]	@ 800148c <_ZN6Gimbal13calculate_A_vEtt+0xd4>
 80013d6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80013da:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80013de:	dc0b      	bgt.n	80013f8 <_ZN6Gimbal13calculate_A_vEtt+0x40>
 80013e0:	887b      	ldrh	r3, [r7, #2]
 80013e2:	ee07 3a90 	vmov	s15, r3
 80013e6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80013ea:	ed9f 7a29 	vldr	s14, [pc, #164]	@ 8001490 <_ZN6Gimbal13calculate_A_vEtt+0xd8>
 80013ee:	eef4 7ac7 	vcmpe.f32	s15, s14
 80013f2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80013f6:	d541      	bpl.n	800147c <_ZN6Gimbal13calculate_A_vEtt+0xc4>
            int16_t delta = (y - 103.5f) / 5.175f * (5.0f) / 2.0f;
 80013f8:	887b      	ldrh	r3, [r7, #2]
 80013fa:	ee07 3a90 	vmov	s15, r3
 80013fe:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001402:	ed9f 7a24 	vldr	s14, [pc, #144]	@ 8001494 <_ZN6Gimbal13calculate_A_vEtt+0xdc>
 8001406:	ee37 7ac7 	vsub.f32	s14, s15, s14
 800140a:	eddf 6a23 	vldr	s13, [pc, #140]	@ 8001498 <_ZN6Gimbal13calculate_A_vEtt+0xe0>
 800140e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001412:	eeb1 7a04 	vmov.f32	s14, #20	@ 0x40a00000  5.0
 8001416:	ee27 7a87 	vmul.f32	s14, s15, s14
 800141a:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 800141e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001422:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001426:	ee17 3a90 	vmov	r3, s15
 800142a:	81fb      	strh	r3, [r7, #14]
            if (delta > max_step) delta = max_step;
 800142c:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001430:	687a      	ldr	r2, [r7, #4]
 8001432:	8992      	ldrh	r2, [r2, #12]
 8001434:	4293      	cmp	r3, r2
 8001436:	dd02      	ble.n	800143e <_ZN6Gimbal13calculate_A_vEtt+0x86>
 8001438:	687b      	ldr	r3, [r7, #4]
 800143a:	899b      	ldrh	r3, [r3, #12]
 800143c:	81fb      	strh	r3, [r7, #14]
            if (delta < -max_step) delta = -max_step;
 800143e:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	899b      	ldrh	r3, [r3, #12]
 8001446:	425b      	negs	r3, r3
 8001448:	429a      	cmp	r2, r3
 800144a:	da04      	bge.n	8001456 <_ZN6Gimbal13calculate_A_vEtt+0x9e>
 800144c:	687b      	ldr	r3, [r7, #4]
 800144e:	899b      	ldrh	r3, [r3, #12]
 8001450:	425b      	negs	r3, r3
 8001452:	b29b      	uxth	r3, r3
 8001454:	81fb      	strh	r3, [r7, #14]

            A_v += delta;
 8001456:	89fa      	ldrh	r2, [r7, #14]
 8001458:	883b      	ldrh	r3, [r7, #0]
 800145a:	4413      	add	r3, r2
 800145c:	803b      	strh	r3, [r7, #0]
            if (A_v > 2300) A_v = 2300;
 800145e:	883b      	ldrh	r3, [r7, #0]
 8001460:	f640 02fc 	movw	r2, #2300	@ 0x8fc
 8001464:	4293      	cmp	r3, r2
 8001466:	d902      	bls.n	800146e <_ZN6Gimbal13calculate_A_vEtt+0xb6>
 8001468:	f640 03fc 	movw	r3, #2300	@ 0x8fc
 800146c:	803b      	strh	r3, [r7, #0]
            if (A_v < 800) A_v = 800;
 800146e:	883b      	ldrh	r3, [r7, #0]
 8001470:	f5b3 7f48 	cmp.w	r3, #800	@ 0x320
 8001474:	d202      	bcs.n	800147c <_ZN6Gimbal13calculate_A_vEtt+0xc4>
 8001476:	f44f 7348 	mov.w	r3, #800	@ 0x320
 800147a:	803b      	strh	r3, [r7, #0]
        }
        return A_v;
 800147c:	883b      	ldrh	r3, [r7, #0]
    }
 800147e:	4618      	mov	r0, r3
 8001480:	3714      	adds	r7, #20
 8001482:	46bd      	mov	sp, r7
 8001484:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001488:	4770      	bx	lr
 800148a:	bf00      	nop
 800148c:	42d90000 	.word	0x42d90000
 8001490:	42c50000 	.word	0x42c50000
 8001494:	42cf0000 	.word	0x42cf0000
 8001498:	40a5999a 	.word	0x40a5999a

0800149c <_ZN6Gimbal13calculate_A_hEtt>:

    // calculates new horizontal CCR
    uint16_t calculate_A_h(uint16_t x, uint16_t A_h) {
 800149c:	b480      	push	{r7}
 800149e:	b085      	sub	sp, #20
 80014a0:	af00      	add	r7, sp, #0
 80014a2:	6078      	str	r0, [r7, #4]
 80014a4:	460b      	mov	r3, r1
 80014a6:	807b      	strh	r3, [r7, #2]
 80014a8:	4613      	mov	r3, r2
 80014aa:	803b      	strh	r3, [r7, #0]
        if (x > 165 || x < 150) {
 80014ac:	887b      	ldrh	r3, [r7, #2]
 80014ae:	2ba5      	cmp	r3, #165	@ 0xa5
 80014b0:	d802      	bhi.n	80014b8 <_ZN6Gimbal13calculate_A_hEtt+0x1c>
 80014b2:	887b      	ldrh	r3, [r7, #2]
 80014b4:	2b95      	cmp	r3, #149	@ 0x95
 80014b6:	d841      	bhi.n	800153c <_ZN6Gimbal13calculate_A_hEtt+0xa0>
            int16_t delta = (157.5f - x) / 5.25f * (7.0f) / 2.0f;
 80014b8:	887b      	ldrh	r3, [r7, #2]
 80014ba:	ee07 3a90 	vmov	s15, r3
 80014be:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80014c2:	ed9f 7a22 	vldr	s14, [pc, #136]	@ 800154c <_ZN6Gimbal13calculate_A_hEtt+0xb0>
 80014c6:	ee37 7a67 	vsub.f32	s14, s14, s15
 80014ca:	eef1 6a05 	vmov.f32	s13, #21	@ 0x40a80000  5.250
 80014ce:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80014d2:	eeb1 7a0c 	vmov.f32	s14, #28	@ 0x40e00000  7.0
 80014d6:	ee27 7a87 	vmul.f32	s14, s15, s14
 80014da:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 80014de:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80014e2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80014e6:	ee17 3a90 	vmov	r3, s15
 80014ea:	81fb      	strh	r3, [r7, #14]
            if (delta > max_step) delta = max_step;
 80014ec:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80014f0:	687a      	ldr	r2, [r7, #4]
 80014f2:	8992      	ldrh	r2, [r2, #12]
 80014f4:	4293      	cmp	r3, r2
 80014f6:	dd02      	ble.n	80014fe <_ZN6Gimbal13calculate_A_hEtt+0x62>
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	899b      	ldrh	r3, [r3, #12]
 80014fc:	81fb      	strh	r3, [r7, #14]
            if (delta < -max_step) delta = -max_step;
 80014fe:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	899b      	ldrh	r3, [r3, #12]
 8001506:	425b      	negs	r3, r3
 8001508:	429a      	cmp	r2, r3
 800150a:	da04      	bge.n	8001516 <_ZN6Gimbal13calculate_A_hEtt+0x7a>
 800150c:	687b      	ldr	r3, [r7, #4]
 800150e:	899b      	ldrh	r3, [r3, #12]
 8001510:	425b      	negs	r3, r3
 8001512:	b29b      	uxth	r3, r3
 8001514:	81fb      	strh	r3, [r7, #14]

            A_h += delta;
 8001516:	89fa      	ldrh	r2, [r7, #14]
 8001518:	883b      	ldrh	r3, [r7, #0]
 800151a:	4413      	add	r3, r2
 800151c:	803b      	strh	r3, [r7, #0]
            if (A_h > 2500) A_h = 2500;
 800151e:	883b      	ldrh	r3, [r7, #0]
 8001520:	f640 12c4 	movw	r2, #2500	@ 0x9c4
 8001524:	4293      	cmp	r3, r2
 8001526:	d902      	bls.n	800152e <_ZN6Gimbal13calculate_A_hEtt+0x92>
 8001528:	f640 13c4 	movw	r3, #2500	@ 0x9c4
 800152c:	803b      	strh	r3, [r7, #0]
            if (A_h < 500) A_h = 500;
 800152e:	883b      	ldrh	r3, [r7, #0]
 8001530:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8001534:	d202      	bcs.n	800153c <_ZN6Gimbal13calculate_A_hEtt+0xa0>
 8001536:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 800153a:	803b      	strh	r3, [r7, #0]
        }
        return A_h;
 800153c:	883b      	ldrh	r3, [r7, #0]
    }
 800153e:	4618      	mov	r0, r3
 8001540:	3714      	adds	r7, #20
 8001542:	46bd      	mov	sp, r7
 8001544:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001548:	4770      	bx	lr
 800154a:	bf00      	nop
 800154c:	431d8000 	.word	0x431d8000

08001550 <_ZN6GimbalC1Ev>:
    Gimbal() = default;
 8001550:	b480      	push	{r7}
 8001552:	b083      	sub	sp, #12
 8001554:	af00      	add	r7, sp, #0
 8001556:	6078      	str	r0, [r7, #4]
 8001558:	687b      	ldr	r3, [r7, #4]
 800155a:	2200      	movs	r2, #0
 800155c:	f8a3 2120 	strh.w	r2, [r3, #288]	@ 0x120
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	2200      	movs	r2, #0
 8001564:	f883 2142 	strb.w	r2, [r3, #322]	@ 0x142
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	4618      	mov	r0, r3
 800156c:	370c      	adds	r7, #12
 800156e:	46bd      	mov	sp, r7
 8001570:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001574:	4770      	bx	lr
	...

08001578 <_Z10event_loopv>:
//const char* filename = "433.wav"; // name of audio file to update CCR
//SD sd; // sd object used to handle updating CCR based on audio file
Gimbal gimbal; // need to update cam class to have default constuctor with init function

// main loop
void event_loop() {
 8001578:	b580      	push	{r7, lr}
 800157a:	af00      	add	r7, sp, #0
    while (true) {
    	gimbal.poll_dma();
 800157c:	4801      	ldr	r0, [pc, #4]	@ (8001584 <_Z10event_loopv+0xc>)
 800157e:	f7ff fed0 	bl	8001322 <_ZN6Gimbal8poll_dmaEv>
 8001582:	e7fb      	b.n	800157c <_Z10event_loopv+0x4>
 8001584:	200401f0 	.word	0x200401f0

08001588 <_Z4initv>:
    }
}

// initialize program and start event_loop
void init() {
 8001588:	b580      	push	{r7, lr}
 800158a:	af00      	add	r7, sp, #0
//	sd.init(filename, &htim1, &hdma_tim1_up);
	gimbal.init(&htim3, &htim4, &huart2);
 800158c:	4b06      	ldr	r3, [pc, #24]	@ (80015a8 <_Z4initv+0x20>)
 800158e:	4a07      	ldr	r2, [pc, #28]	@ (80015ac <_Z4initv+0x24>)
 8001590:	4907      	ldr	r1, [pc, #28]	@ (80015b0 <_Z4initv+0x28>)
 8001592:	4808      	ldr	r0, [pc, #32]	@ (80015b4 <_Z4initv+0x2c>)
 8001594:	f7ff fe4c 	bl	8001230 <_ZN6Gimbal4initEP17TIM_HandleTypeDefS1_P20__UART_HandleTypeDef>
	gimbal.request_pos();
 8001598:	4806      	ldr	r0, [pc, #24]	@ (80015b4 <_Z4initv+0x2c>)
 800159a:	f7ff feb1 	bl	8001300 <_ZN6Gimbal11request_posEv>
	event_loop();
 800159e:	f7ff ffeb 	bl	8001578 <_Z10event_loopv>
}
 80015a2:	bf00      	nop
 80015a4:	bd80      	pop	{r7, pc}
 80015a6:	bf00      	nop
 80015a8:	200403d0 	.word	0x200403d0
 80015ac:	200406cc 	.word	0x200406cc
 80015b0:	20040680 	.word	0x20040680
 80015b4:	200401f0 	.word	0x200401f0

080015b8 <HAL_TIM_PeriodElapsedCallback>:

// HAL C functions
extern "C" {

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 80015b8:	b580      	push	{r7, lr}
 80015ba:	b082      	sub	sp, #8
 80015bc:	af00      	add	r7, sp, #0
 80015be:	6078      	str	r0, [r7, #4]
    if (htim->Instance == TIM4) {
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	681b      	ldr	r3, [r3, #0]
 80015c4:	4a04      	ldr	r2, [pc, #16]	@ (80015d8 <HAL_TIM_PeriodElapsedCallback+0x20>)
 80015c6:	4293      	cmp	r3, r2
 80015c8:	d102      	bne.n	80015d0 <HAL_TIM_PeriodElapsedCallback+0x18>
    	gimbal.request_pos();
 80015ca:	4804      	ldr	r0, [pc, #16]	@ (80015dc <HAL_TIM_PeriodElapsedCallback+0x24>)
 80015cc:	f7ff fe98 	bl	8001300 <_ZN6Gimbal11request_posEv>
    }
}
 80015d0:	bf00      	nop
 80015d2:	3708      	adds	r7, #8
 80015d4:	46bd      	mov	sp, r7
 80015d6:	bd80      	pop	{r7, pc}
 80015d8:	40000800 	.word	0x40000800
 80015dc:	200401f0 	.word	0x200401f0

080015e0 <HAL_PostInit>:

void HAL_PostInit() {
 80015e0:	b580      	push	{r7, lr}
 80015e2:	af00      	add	r7, sp, #0
    init();
 80015e4:	f7ff ffd0 	bl	8001588 <_Z4initv>
}
 80015e8:	bf00      	nop
 80015ea:	bd80      	pop	{r7, pc}

080015ec <_Z41__static_initialization_and_destruction_0v>:

}
 80015ec:	b580      	push	{r7, lr}
 80015ee:	af00      	add	r7, sp, #0
Gimbal gimbal; // need to update cam class to have default constuctor with init function
 80015f0:	4802      	ldr	r0, [pc, #8]	@ (80015fc <_Z41__static_initialization_and_destruction_0v+0x10>)
 80015f2:	f7ff ffad 	bl	8001550 <_ZN6GimbalC1Ev>
}
 80015f6:	bf00      	nop
 80015f8:	bd80      	pop	{r7, pc}
 80015fa:	bf00      	nop
 80015fc:	200401f0 	.word	0x200401f0

08001600 <_GLOBAL__sub_I_gimbal>:
 8001600:	b580      	push	{r7, lr}
 8001602:	af00      	add	r7, sp, #0
 8001604:	f7ff fff2 	bl	80015ec <_Z41__static_initialization_and_destruction_0v>
 8001608:	bd80      	pop	{r7, pc}

0800160a <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800160a:	b580      	push	{r7, lr}
 800160c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800160e:	f001 f838 	bl	8002682 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001612:	f000 f817 	bl	8001644 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001616:	f000 fb87 	bl	8001d28 <MX_GPIO_Init>
  MX_DMA_Init();
 800161a:	f000 fb3b 	bl	8001c94 <MX_DMA_Init>
  MX_TIM1_Init();
 800161e:	f000 f939 	bl	8001894 <MX_TIM1_Init>
  MX_SPI1_Init();
 8001622:	f000 f8f9 	bl	8001818 <MX_SPI1_Init>
  MX_LPUART1_UART_Init();
 8001626:	f000 f85f 	bl	80016e8 <MX_LPUART1_UART_Init>
  MX_TIM2_Init();
 800162a:	f000 f9e1 	bl	80019f0 <MX_TIM2_Init>
  MX_TIM3_Init();
 800162e:	f000 fa61 	bl	8001af4 <MX_TIM3_Init>
  MX_TIM4_Init();
 8001632:	f000 fae1 	bl	8001bf8 <MX_TIM4_Init>
  MX_USART2_UART_Init();
 8001636:	f000 f8a3 	bl	8001780 <MX_USART2_UART_Init>
//
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  HAL_PostInit();
 800163a:	f7ff ffd1 	bl	80015e0 <HAL_PostInit>
 800163e:	2300      	movs	r3, #0
//
//
//
//  }
  /* USER CODE END 3 */
}
 8001640:	4618      	mov	r0, r3
 8001642:	bd80      	pop	{r7, pc}

08001644 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001644:	b580      	push	{r7, lr}
 8001646:	b096      	sub	sp, #88	@ 0x58
 8001648:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800164a:	f107 0314 	add.w	r3, r7, #20
 800164e:	2244      	movs	r2, #68	@ 0x44
 8001650:	2100      	movs	r1, #0
 8001652:	4618      	mov	r0, r3
 8001654:	f007 fd34 	bl	80090c0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001658:	463b      	mov	r3, r7
 800165a:	2200      	movs	r2, #0
 800165c:	601a      	str	r2, [r3, #0]
 800165e:	605a      	str	r2, [r3, #4]
 8001660:	609a      	str	r2, [r3, #8]
 8001662:	60da      	str	r2, [r3, #12]
 8001664:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST) != HAL_OK)
 8001666:	2000      	movs	r0, #0
 8001668:	f001 ff1a 	bl	80034a0 <HAL_PWREx_ControlVoltageScaling>
 800166c:	4603      	mov	r3, r0
 800166e:	2b00      	cmp	r3, #0
 8001670:	d001      	beq.n	8001676 <SystemClock_Config+0x32>
  {
    Error_Handler();
 8001672:	f000 fbc3 	bl	8001dfc <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8001676:	2310      	movs	r3, #16
 8001678:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 800167a:	2301      	movs	r3, #1
 800167c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 800167e:	2300      	movs	r3, #0
 8001680:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8001682:	2360      	movs	r3, #96	@ 0x60
 8001684:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001686:	2302      	movs	r3, #2
 8001688:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 800168a:	2301      	movs	r3, #1
 800168c:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 800168e:	2301      	movs	r3, #1
 8001690:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 60;
 8001692:	233c      	movs	r3, #60	@ 0x3c
 8001694:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001696:	2302      	movs	r3, #2
 8001698:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800169a:	2302      	movs	r3, #2
 800169c:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800169e:	2302      	movs	r3, #2
 80016a0:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80016a2:	f107 0314 	add.w	r3, r7, #20
 80016a6:	4618      	mov	r0, r3
 80016a8:	f001 ffae 	bl	8003608 <HAL_RCC_OscConfig>
 80016ac:	4603      	mov	r3, r0
 80016ae:	2b00      	cmp	r3, #0
 80016b0:	d001      	beq.n	80016b6 <SystemClock_Config+0x72>
  {
    Error_Handler();
 80016b2:	f000 fba3 	bl	8001dfc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80016b6:	230f      	movs	r3, #15
 80016b8:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80016ba:	2303      	movs	r3, #3
 80016bc:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80016be:	2300      	movs	r3, #0
 80016c0:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80016c2:	2300      	movs	r3, #0
 80016c4:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80016c6:	2300      	movs	r3, #0
 80016c8:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80016ca:	463b      	mov	r3, r7
 80016cc:	2105      	movs	r1, #5
 80016ce:	4618      	mov	r0, r3
 80016d0:	f002 fbb4 	bl	8003e3c <HAL_RCC_ClockConfig>
 80016d4:	4603      	mov	r3, r0
 80016d6:	2b00      	cmp	r3, #0
 80016d8:	d001      	beq.n	80016de <SystemClock_Config+0x9a>
  {
    Error_Handler();
 80016da:	f000 fb8f 	bl	8001dfc <Error_Handler>
  }
}
 80016de:	bf00      	nop
 80016e0:	3758      	adds	r7, #88	@ 0x58
 80016e2:	46bd      	mov	sp, r7
 80016e4:	bd80      	pop	{r7, pc}
	...

080016e8 <MX_LPUART1_UART_Init>:
  * @brief LPUART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_LPUART1_UART_Init(void)
{
 80016e8:	b580      	push	{r7, lr}
 80016ea:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 80016ec:	4b22      	ldr	r3, [pc, #136]	@ (8001778 <MX_LPUART1_UART_Init+0x90>)
 80016ee:	4a23      	ldr	r2, [pc, #140]	@ (800177c <MX_LPUART1_UART_Init+0x94>)
 80016f0:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 115200;
 80016f2:	4b21      	ldr	r3, [pc, #132]	@ (8001778 <MX_LPUART1_UART_Init+0x90>)
 80016f4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80016f8:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 80016fa:	4b1f      	ldr	r3, [pc, #124]	@ (8001778 <MX_LPUART1_UART_Init+0x90>)
 80016fc:	2200      	movs	r2, #0
 80016fe:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 8001700:	4b1d      	ldr	r3, [pc, #116]	@ (8001778 <MX_LPUART1_UART_Init+0x90>)
 8001702:	2200      	movs	r2, #0
 8001704:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 8001706:	4b1c      	ldr	r3, [pc, #112]	@ (8001778 <MX_LPUART1_UART_Init+0x90>)
 8001708:	2200      	movs	r2, #0
 800170a:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 800170c:	4b1a      	ldr	r3, [pc, #104]	@ (8001778 <MX_LPUART1_UART_Init+0x90>)
 800170e:	220c      	movs	r2, #12
 8001710:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001712:	4b19      	ldr	r3, [pc, #100]	@ (8001778 <MX_LPUART1_UART_Init+0x90>)
 8001714:	2200      	movs	r2, #0
 8001716:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001718:	4b17      	ldr	r3, [pc, #92]	@ (8001778 <MX_LPUART1_UART_Init+0x90>)
 800171a:	2200      	movs	r2, #0
 800171c:	621a      	str	r2, [r3, #32]
  hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800171e:	4b16      	ldr	r3, [pc, #88]	@ (8001778 <MX_LPUART1_UART_Init+0x90>)
 8001720:	2200      	movs	r2, #0
 8001722:	625a      	str	r2, [r3, #36]	@ 0x24
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001724:	4b14      	ldr	r3, [pc, #80]	@ (8001778 <MX_LPUART1_UART_Init+0x90>)
 8001726:	2200      	movs	r2, #0
 8001728:	629a      	str	r2, [r3, #40]	@ 0x28
  hlpuart1.FifoMode = UART_FIFOMODE_DISABLE;
 800172a:	4b13      	ldr	r3, [pc, #76]	@ (8001778 <MX_LPUART1_UART_Init+0x90>)
 800172c:	2200      	movs	r2, #0
 800172e:	665a      	str	r2, [r3, #100]	@ 0x64
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 8001730:	4811      	ldr	r0, [pc, #68]	@ (8001778 <MX_LPUART1_UART_Init+0x90>)
 8001732:	f004 fe99 	bl	8006468 <HAL_UART_Init>
 8001736:	4603      	mov	r3, r0
 8001738:	2b00      	cmp	r3, #0
 800173a:	d001      	beq.n	8001740 <MX_LPUART1_UART_Init+0x58>
  {
    Error_Handler();
 800173c:	f000 fb5e 	bl	8001dfc <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001740:	2100      	movs	r1, #0
 8001742:	480d      	ldr	r0, [pc, #52]	@ (8001778 <MX_LPUART1_UART_Init+0x90>)
 8001744:	f006 fd31 	bl	80081aa <HAL_UARTEx_SetTxFifoThreshold>
 8001748:	4603      	mov	r3, r0
 800174a:	2b00      	cmp	r3, #0
 800174c:	d001      	beq.n	8001752 <MX_LPUART1_UART_Init+0x6a>
  {
    Error_Handler();
 800174e:	f000 fb55 	bl	8001dfc <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001752:	2100      	movs	r1, #0
 8001754:	4808      	ldr	r0, [pc, #32]	@ (8001778 <MX_LPUART1_UART_Init+0x90>)
 8001756:	f006 fd66 	bl	8008226 <HAL_UARTEx_SetRxFifoThreshold>
 800175a:	4603      	mov	r3, r0
 800175c:	2b00      	cmp	r3, #0
 800175e:	d001      	beq.n	8001764 <MX_LPUART1_UART_Init+0x7c>
  {
    Error_Handler();
 8001760:	f000 fb4c 	bl	8001dfc <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 8001764:	4804      	ldr	r0, [pc, #16]	@ (8001778 <MX_LPUART1_UART_Init+0x90>)
 8001766:	f006 fce7 	bl	8008138 <HAL_UARTEx_DisableFifoMode>
 800176a:	4603      	mov	r3, r0
 800176c:	2b00      	cmp	r3, #0
 800176e:	d001      	beq.n	8001774 <MX_LPUART1_UART_Init+0x8c>
  {
    Error_Handler();
 8001770:	f000 fb44 	bl	8001dfc <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 8001774:	bf00      	nop
 8001776:	bd80      	pop	{r7, pc}
 8001778:	2004033c 	.word	0x2004033c
 800177c:	40008000 	.word	0x40008000

08001780 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001780:	b580      	push	{r7, lr}
 8001782:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001784:	4b22      	ldr	r3, [pc, #136]	@ (8001810 <MX_USART2_UART_Init+0x90>)
 8001786:	4a23      	ldr	r2, [pc, #140]	@ (8001814 <MX_USART2_UART_Init+0x94>)
 8001788:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800178a:	4b21      	ldr	r3, [pc, #132]	@ (8001810 <MX_USART2_UART_Init+0x90>)
 800178c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001790:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001792:	4b1f      	ldr	r3, [pc, #124]	@ (8001810 <MX_USART2_UART_Init+0x90>)
 8001794:	2200      	movs	r2, #0
 8001796:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001798:	4b1d      	ldr	r3, [pc, #116]	@ (8001810 <MX_USART2_UART_Init+0x90>)
 800179a:	2200      	movs	r2, #0
 800179c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800179e:	4b1c      	ldr	r3, [pc, #112]	@ (8001810 <MX_USART2_UART_Init+0x90>)
 80017a0:	2200      	movs	r2, #0
 80017a2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80017a4:	4b1a      	ldr	r3, [pc, #104]	@ (8001810 <MX_USART2_UART_Init+0x90>)
 80017a6:	220c      	movs	r2, #12
 80017a8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80017aa:	4b19      	ldr	r3, [pc, #100]	@ (8001810 <MX_USART2_UART_Init+0x90>)
 80017ac:	2200      	movs	r2, #0
 80017ae:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80017b0:	4b17      	ldr	r3, [pc, #92]	@ (8001810 <MX_USART2_UART_Init+0x90>)
 80017b2:	2200      	movs	r2, #0
 80017b4:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80017b6:	4b16      	ldr	r3, [pc, #88]	@ (8001810 <MX_USART2_UART_Init+0x90>)
 80017b8:	2200      	movs	r2, #0
 80017ba:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80017bc:	4b14      	ldr	r3, [pc, #80]	@ (8001810 <MX_USART2_UART_Init+0x90>)
 80017be:	2200      	movs	r2, #0
 80017c0:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80017c2:	4b13      	ldr	r3, [pc, #76]	@ (8001810 <MX_USART2_UART_Init+0x90>)
 80017c4:	2200      	movs	r2, #0
 80017c6:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80017c8:	4811      	ldr	r0, [pc, #68]	@ (8001810 <MX_USART2_UART_Init+0x90>)
 80017ca:	f004 fe4d 	bl	8006468 <HAL_UART_Init>
 80017ce:	4603      	mov	r3, r0
 80017d0:	2b00      	cmp	r3, #0
 80017d2:	d001      	beq.n	80017d8 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 80017d4:	f000 fb12 	bl	8001dfc <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80017d8:	2100      	movs	r1, #0
 80017da:	480d      	ldr	r0, [pc, #52]	@ (8001810 <MX_USART2_UART_Init+0x90>)
 80017dc:	f006 fce5 	bl	80081aa <HAL_UARTEx_SetTxFifoThreshold>
 80017e0:	4603      	mov	r3, r0
 80017e2:	2b00      	cmp	r3, #0
 80017e4:	d001      	beq.n	80017ea <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 80017e6:	f000 fb09 	bl	8001dfc <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80017ea:	2100      	movs	r1, #0
 80017ec:	4808      	ldr	r0, [pc, #32]	@ (8001810 <MX_USART2_UART_Init+0x90>)
 80017ee:	f006 fd1a 	bl	8008226 <HAL_UARTEx_SetRxFifoThreshold>
 80017f2:	4603      	mov	r3, r0
 80017f4:	2b00      	cmp	r3, #0
 80017f6:	d001      	beq.n	80017fc <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 80017f8:	f000 fb00 	bl	8001dfc <Error_Handler>
  }
  if (HAL_UARTEx_EnableFifoMode(&huart2) != HAL_OK)
 80017fc:	4804      	ldr	r0, [pc, #16]	@ (8001810 <MX_USART2_UART_Init+0x90>)
 80017fe:	f006 fc60 	bl	80080c2 <HAL_UARTEx_EnableFifoMode>
 8001802:	4603      	mov	r3, r0
 8001804:	2b00      	cmp	r3, #0
 8001806:	d001      	beq.n	800180c <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8001808:	f000 faf8 	bl	8001dfc <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800180c:	bf00      	nop
 800180e:	bd80      	pop	{r7, pc}
 8001810:	200403d0 	.word	0x200403d0
 8001814:	40004400 	.word	0x40004400

08001818 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001818:	b580      	push	{r7, lr}
 800181a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 800181c:	4b1b      	ldr	r3, [pc, #108]	@ (800188c <MX_SPI1_Init+0x74>)
 800181e:	4a1c      	ldr	r2, [pc, #112]	@ (8001890 <MX_SPI1_Init+0x78>)
 8001820:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001822:	4b1a      	ldr	r3, [pc, #104]	@ (800188c <MX_SPI1_Init+0x74>)
 8001824:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001828:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800182a:	4b18      	ldr	r3, [pc, #96]	@ (800188c <MX_SPI1_Init+0x74>)
 800182c:	2200      	movs	r2, #0
 800182e:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001830:	4b16      	ldr	r3, [pc, #88]	@ (800188c <MX_SPI1_Init+0x74>)
 8001832:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8001836:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001838:	4b14      	ldr	r3, [pc, #80]	@ (800188c <MX_SPI1_Init+0x74>)
 800183a:	2200      	movs	r2, #0
 800183c:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800183e:	4b13      	ldr	r3, [pc, #76]	@ (800188c <MX_SPI1_Init+0x74>)
 8001840:	2200      	movs	r2, #0
 8001842:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001844:	4b11      	ldr	r3, [pc, #68]	@ (800188c <MX_SPI1_Init+0x74>)
 8001846:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800184a:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 800184c:	4b0f      	ldr	r3, [pc, #60]	@ (800188c <MX_SPI1_Init+0x74>)
 800184e:	2220      	movs	r2, #32
 8001850:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001852:	4b0e      	ldr	r3, [pc, #56]	@ (800188c <MX_SPI1_Init+0x74>)
 8001854:	2200      	movs	r2, #0
 8001856:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001858:	4b0c      	ldr	r3, [pc, #48]	@ (800188c <MX_SPI1_Init+0x74>)
 800185a:	2200      	movs	r2, #0
 800185c:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800185e:	4b0b      	ldr	r3, [pc, #44]	@ (800188c <MX_SPI1_Init+0x74>)
 8001860:	2200      	movs	r2, #0
 8001862:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 8001864:	4b09      	ldr	r3, [pc, #36]	@ (800188c <MX_SPI1_Init+0x74>)
 8001866:	2207      	movs	r2, #7
 8001868:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800186a:	4b08      	ldr	r3, [pc, #32]	@ (800188c <MX_SPI1_Init+0x74>)
 800186c:	2200      	movs	r2, #0
 800186e:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001870:	4b06      	ldr	r3, [pc, #24]	@ (800188c <MX_SPI1_Init+0x74>)
 8001872:	2208      	movs	r2, #8
 8001874:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001876:	4805      	ldr	r0, [pc, #20]	@ (800188c <MX_SPI1_Init+0x74>)
 8001878:	f003 fab6 	bl	8004de8 <HAL_SPI_Init>
 800187c:	4603      	mov	r3, r0
 800187e:	2b00      	cmp	r3, #0
 8001880:	d001      	beq.n	8001886 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8001882:	f000 fabb 	bl	8001dfc <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001886:	bf00      	nop
 8001888:	bd80      	pop	{r7, pc}
 800188a:	bf00      	nop
 800188c:	200404c4 	.word	0x200404c4
 8001890:	40013000 	.word	0x40013000

08001894 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001894:	b580      	push	{r7, lr}
 8001896:	b09a      	sub	sp, #104	@ 0x68
 8001898:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800189a:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 800189e:	2200      	movs	r2, #0
 80018a0:	601a      	str	r2, [r3, #0]
 80018a2:	605a      	str	r2, [r3, #4]
 80018a4:	609a      	str	r2, [r3, #8]
 80018a6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80018a8:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 80018ac:	2200      	movs	r2, #0
 80018ae:	601a      	str	r2, [r3, #0]
 80018b0:	605a      	str	r2, [r3, #4]
 80018b2:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80018b4:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80018b8:	2200      	movs	r2, #0
 80018ba:	601a      	str	r2, [r3, #0]
 80018bc:	605a      	str	r2, [r3, #4]
 80018be:	609a      	str	r2, [r3, #8]
 80018c0:	60da      	str	r2, [r3, #12]
 80018c2:	611a      	str	r2, [r3, #16]
 80018c4:	615a      	str	r2, [r3, #20]
 80018c6:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80018c8:	1d3b      	adds	r3, r7, #4
 80018ca:	222c      	movs	r2, #44	@ 0x2c
 80018cc:	2100      	movs	r1, #0
 80018ce:	4618      	mov	r0, r3
 80018d0:	f007 fbf6 	bl	80090c0 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80018d4:	4b44      	ldr	r3, [pc, #272]	@ (80019e8 <MX_TIM1_Init+0x154>)
 80018d6:	4a45      	ldr	r2, [pc, #276]	@ (80019ec <MX_TIM1_Init+0x158>)
 80018d8:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 80018da:	4b43      	ldr	r3, [pc, #268]	@ (80019e8 <MX_TIM1_Init+0x154>)
 80018dc:	2200      	movs	r2, #0
 80018de:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80018e0:	4b41      	ldr	r3, [pc, #260]	@ (80019e8 <MX_TIM1_Init+0x154>)
 80018e2:	2200      	movs	r2, #0
 80018e4:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 2999;
 80018e6:	4b40      	ldr	r3, [pc, #256]	@ (80019e8 <MX_TIM1_Init+0x154>)
 80018e8:	f640 32b7 	movw	r2, #2999	@ 0xbb7
 80018ec:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80018ee:	4b3e      	ldr	r3, [pc, #248]	@ (80019e8 <MX_TIM1_Init+0x154>)
 80018f0:	2200      	movs	r2, #0
 80018f2:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80018f4:	4b3c      	ldr	r3, [pc, #240]	@ (80019e8 <MX_TIM1_Init+0x154>)
 80018f6:	2200      	movs	r2, #0
 80018f8:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80018fa:	4b3b      	ldr	r3, [pc, #236]	@ (80019e8 <MX_TIM1_Init+0x154>)
 80018fc:	2200      	movs	r2, #0
 80018fe:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001900:	4839      	ldr	r0, [pc, #228]	@ (80019e8 <MX_TIM1_Init+0x154>)
 8001902:	f003 fb14 	bl	8004f2e <HAL_TIM_Base_Init>
 8001906:	4603      	mov	r3, r0
 8001908:	2b00      	cmp	r3, #0
 800190a:	d001      	beq.n	8001910 <MX_TIM1_Init+0x7c>
  {
    Error_Handler();
 800190c:	f000 fa76 	bl	8001dfc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001910:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001914:	65bb      	str	r3, [r7, #88]	@ 0x58
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001916:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 800191a:	4619      	mov	r1, r3
 800191c:	4832      	ldr	r0, [pc, #200]	@ (80019e8 <MX_TIM1_Init+0x154>)
 800191e:	f003 ff51 	bl	80057c4 <HAL_TIM_ConfigClockSource>
 8001922:	4603      	mov	r3, r0
 8001924:	2b00      	cmp	r3, #0
 8001926:	d001      	beq.n	800192c <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 8001928:	f000 fa68 	bl	8001dfc <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 800192c:	482e      	ldr	r0, [pc, #184]	@ (80019e8 <MX_TIM1_Init+0x154>)
 800192e:	f003 fbc5 	bl	80050bc <HAL_TIM_PWM_Init>
 8001932:	4603      	mov	r3, r0
 8001934:	2b00      	cmp	r3, #0
 8001936:	d001      	beq.n	800193c <MX_TIM1_Init+0xa8>
  {
    Error_Handler();
 8001938:	f000 fa60 	bl	8001dfc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800193c:	2300      	movs	r3, #0
 800193e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001940:	2300      	movs	r3, #0
 8001942:	653b      	str	r3, [r7, #80]	@ 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001944:	2300      	movs	r3, #0
 8001946:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001948:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 800194c:	4619      	mov	r1, r3
 800194e:	4826      	ldr	r0, [pc, #152]	@ (80019e8 <MX_TIM1_Init+0x154>)
 8001950:	f004 fc66 	bl	8006220 <HAL_TIMEx_MasterConfigSynchronization>
 8001954:	4603      	mov	r3, r0
 8001956:	2b00      	cmp	r3, #0
 8001958:	d001      	beq.n	800195e <MX_TIM1_Init+0xca>
  {
    Error_Handler();
 800195a:	f000 fa4f 	bl	8001dfc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800195e:	2360      	movs	r3, #96	@ 0x60
 8001960:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.Pulse = 0;
 8001962:	2300      	movs	r3, #0
 8001964:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001966:	2300      	movs	r3, #0
 8001968:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800196a:	2300      	movs	r3, #0
 800196c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800196e:	2300      	movs	r3, #0
 8001970:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001972:	2300      	movs	r3, #0
 8001974:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_SET;
 8001976:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800197a:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800197c:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8001980:	2200      	movs	r2, #0
 8001982:	4619      	mov	r1, r3
 8001984:	4818      	ldr	r0, [pc, #96]	@ (80019e8 <MX_TIM1_Init+0x154>)
 8001986:	f003 fe09 	bl	800559c <HAL_TIM_PWM_ConfigChannel>
 800198a:	4603      	mov	r3, r0
 800198c:	2b00      	cmp	r3, #0
 800198e:	d001      	beq.n	8001994 <MX_TIM1_Init+0x100>
  {
    Error_Handler();
 8001990:	f000 fa34 	bl	8001dfc <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001994:	2300      	movs	r3, #0
 8001996:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001998:	2300      	movs	r3, #0
 800199a:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800199c:	2300      	movs	r3, #0
 800199e:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80019a0:	2300      	movs	r3, #0
 80019a2:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80019a4:	2300      	movs	r3, #0
 80019a6:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80019a8:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80019ac:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 80019ae:	2300      	movs	r3, #0
 80019b0:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 80019b2:	2300      	movs	r3, #0
 80019b4:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 80019b6:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80019ba:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 80019bc:	2300      	movs	r3, #0
 80019be:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80019c0:	2300      	movs	r3, #0
 80019c2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80019c4:	1d3b      	adds	r3, r7, #4
 80019c6:	4619      	mov	r1, r3
 80019c8:	4807      	ldr	r0, [pc, #28]	@ (80019e8 <MX_TIM1_Init+0x154>)
 80019ca:	f004 fcb1 	bl	8006330 <HAL_TIMEx_ConfigBreakDeadTime>
 80019ce:	4603      	mov	r3, r0
 80019d0:	2b00      	cmp	r3, #0
 80019d2:	d001      	beq.n	80019d8 <MX_TIM1_Init+0x144>
  {
    Error_Handler();
 80019d4:	f000 fa12 	bl	8001dfc <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 80019d8:	4803      	ldr	r0, [pc, #12]	@ (80019e8 <MX_TIM1_Init+0x154>)
 80019da:	f000 fc5b 	bl	8002294 <HAL_TIM_MspPostInit>

}
 80019de:	bf00      	nop
 80019e0:	3768      	adds	r7, #104	@ 0x68
 80019e2:	46bd      	mov	sp, r7
 80019e4:	bd80      	pop	{r7, pc}
 80019e6:	bf00      	nop
 80019e8:	200405e8 	.word	0x200405e8
 80019ec:	40012c00 	.word	0x40012c00

080019f0 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80019f0:	b580      	push	{r7, lr}
 80019f2:	b08e      	sub	sp, #56	@ 0x38
 80019f4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80019f6:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80019fa:	2200      	movs	r2, #0
 80019fc:	601a      	str	r2, [r3, #0]
 80019fe:	605a      	str	r2, [r3, #4]
 8001a00:	609a      	str	r2, [r3, #8]
 8001a02:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001a04:	f107 031c 	add.w	r3, r7, #28
 8001a08:	2200      	movs	r2, #0
 8001a0a:	601a      	str	r2, [r3, #0]
 8001a0c:	605a      	str	r2, [r3, #4]
 8001a0e:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001a10:	463b      	mov	r3, r7
 8001a12:	2200      	movs	r2, #0
 8001a14:	601a      	str	r2, [r3, #0]
 8001a16:	605a      	str	r2, [r3, #4]
 8001a18:	609a      	str	r2, [r3, #8]
 8001a1a:	60da      	str	r2, [r3, #12]
 8001a1c:	611a      	str	r2, [r3, #16]
 8001a1e:	615a      	str	r2, [r3, #20]
 8001a20:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001a22:	4b33      	ldr	r3, [pc, #204]	@ (8001af0 <MX_TIM2_Init+0x100>)
 8001a24:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001a28:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 119;
 8001a2a:	4b31      	ldr	r3, [pc, #196]	@ (8001af0 <MX_TIM2_Init+0x100>)
 8001a2c:	2277      	movs	r2, #119	@ 0x77
 8001a2e:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001a30:	4b2f      	ldr	r3, [pc, #188]	@ (8001af0 <MX_TIM2_Init+0x100>)
 8001a32:	2200      	movs	r2, #0
 8001a34:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 19999;
 8001a36:	4b2e      	ldr	r3, [pc, #184]	@ (8001af0 <MX_TIM2_Init+0x100>)
 8001a38:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 8001a3c:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001a3e:	4b2c      	ldr	r3, [pc, #176]	@ (8001af0 <MX_TIM2_Init+0x100>)
 8001a40:	2200      	movs	r2, #0
 8001a42:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001a44:	4b2a      	ldr	r3, [pc, #168]	@ (8001af0 <MX_TIM2_Init+0x100>)
 8001a46:	2200      	movs	r2, #0
 8001a48:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001a4a:	4829      	ldr	r0, [pc, #164]	@ (8001af0 <MX_TIM2_Init+0x100>)
 8001a4c:	f003 fa6f 	bl	8004f2e <HAL_TIM_Base_Init>
 8001a50:	4603      	mov	r3, r0
 8001a52:	2b00      	cmp	r3, #0
 8001a54:	d001      	beq.n	8001a5a <MX_TIM2_Init+0x6a>
  {
    Error_Handler();
 8001a56:	f000 f9d1 	bl	8001dfc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001a5a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001a5e:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001a60:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001a64:	4619      	mov	r1, r3
 8001a66:	4822      	ldr	r0, [pc, #136]	@ (8001af0 <MX_TIM2_Init+0x100>)
 8001a68:	f003 feac 	bl	80057c4 <HAL_TIM_ConfigClockSource>
 8001a6c:	4603      	mov	r3, r0
 8001a6e:	2b00      	cmp	r3, #0
 8001a70:	d001      	beq.n	8001a76 <MX_TIM2_Init+0x86>
  {
    Error_Handler();
 8001a72:	f000 f9c3 	bl	8001dfc <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8001a76:	481e      	ldr	r0, [pc, #120]	@ (8001af0 <MX_TIM2_Init+0x100>)
 8001a78:	f003 fb20 	bl	80050bc <HAL_TIM_PWM_Init>
 8001a7c:	4603      	mov	r3, r0
 8001a7e:	2b00      	cmp	r3, #0
 8001a80:	d001      	beq.n	8001a86 <MX_TIM2_Init+0x96>
  {
    Error_Handler();
 8001a82:	f000 f9bb 	bl	8001dfc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001a86:	2300      	movs	r3, #0
 8001a88:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001a8a:	2300      	movs	r3, #0
 8001a8c:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001a8e:	f107 031c 	add.w	r3, r7, #28
 8001a92:	4619      	mov	r1, r3
 8001a94:	4816      	ldr	r0, [pc, #88]	@ (8001af0 <MX_TIM2_Init+0x100>)
 8001a96:	f004 fbc3 	bl	8006220 <HAL_TIMEx_MasterConfigSynchronization>
 8001a9a:	4603      	mov	r3, r0
 8001a9c:	2b00      	cmp	r3, #0
 8001a9e:	d001      	beq.n	8001aa4 <MX_TIM2_Init+0xb4>
  {
    Error_Handler();
 8001aa0:	f000 f9ac 	bl	8001dfc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001aa4:	2360      	movs	r3, #96	@ 0x60
 8001aa6:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8001aa8:	2300      	movs	r3, #0
 8001aaa:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001aac:	2300      	movs	r3, #0
 8001aae:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001ab0:	2300      	movs	r3, #0
 8001ab2:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001ab4:	463b      	mov	r3, r7
 8001ab6:	2200      	movs	r2, #0
 8001ab8:	4619      	mov	r1, r3
 8001aba:	480d      	ldr	r0, [pc, #52]	@ (8001af0 <MX_TIM2_Init+0x100>)
 8001abc:	f003 fd6e 	bl	800559c <HAL_TIM_PWM_ConfigChannel>
 8001ac0:	4603      	mov	r3, r0
 8001ac2:	2b00      	cmp	r3, #0
 8001ac4:	d001      	beq.n	8001aca <MX_TIM2_Init+0xda>
  {
    Error_Handler();
 8001ac6:	f000 f999 	bl	8001dfc <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001aca:	463b      	mov	r3, r7
 8001acc:	2204      	movs	r2, #4
 8001ace:	4619      	mov	r1, r3
 8001ad0:	4807      	ldr	r0, [pc, #28]	@ (8001af0 <MX_TIM2_Init+0x100>)
 8001ad2:	f003 fd63 	bl	800559c <HAL_TIM_PWM_ConfigChannel>
 8001ad6:	4603      	mov	r3, r0
 8001ad8:	2b00      	cmp	r3, #0
 8001ada:	d001      	beq.n	8001ae0 <MX_TIM2_Init+0xf0>
  {
    Error_Handler();
 8001adc:	f000 f98e 	bl	8001dfc <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8001ae0:	4803      	ldr	r0, [pc, #12]	@ (8001af0 <MX_TIM2_Init+0x100>)
 8001ae2:	f000 fbd7 	bl	8002294 <HAL_TIM_MspPostInit>

}
 8001ae6:	bf00      	nop
 8001ae8:	3738      	adds	r7, #56	@ 0x38
 8001aea:	46bd      	mov	sp, r7
 8001aec:	bd80      	pop	{r7, pc}
 8001aee:	bf00      	nop
 8001af0:	20040634 	.word	0x20040634

08001af4 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001af4:	b580      	push	{r7, lr}
 8001af6:	b08e      	sub	sp, #56	@ 0x38
 8001af8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001afa:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001afe:	2200      	movs	r2, #0
 8001b00:	601a      	str	r2, [r3, #0]
 8001b02:	605a      	str	r2, [r3, #4]
 8001b04:	609a      	str	r2, [r3, #8]
 8001b06:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001b08:	f107 031c 	add.w	r3, r7, #28
 8001b0c:	2200      	movs	r2, #0
 8001b0e:	601a      	str	r2, [r3, #0]
 8001b10:	605a      	str	r2, [r3, #4]
 8001b12:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001b14:	463b      	mov	r3, r7
 8001b16:	2200      	movs	r2, #0
 8001b18:	601a      	str	r2, [r3, #0]
 8001b1a:	605a      	str	r2, [r3, #4]
 8001b1c:	609a      	str	r2, [r3, #8]
 8001b1e:	60da      	str	r2, [r3, #12]
 8001b20:	611a      	str	r2, [r3, #16]
 8001b22:	615a      	str	r2, [r3, #20]
 8001b24:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001b26:	4b32      	ldr	r3, [pc, #200]	@ (8001bf0 <MX_TIM3_Init+0xfc>)
 8001b28:	4a32      	ldr	r2, [pc, #200]	@ (8001bf4 <MX_TIM3_Init+0x100>)
 8001b2a:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 119;
 8001b2c:	4b30      	ldr	r3, [pc, #192]	@ (8001bf0 <MX_TIM3_Init+0xfc>)
 8001b2e:	2277      	movs	r2, #119	@ 0x77
 8001b30:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001b32:	4b2f      	ldr	r3, [pc, #188]	@ (8001bf0 <MX_TIM3_Init+0xfc>)
 8001b34:	2200      	movs	r2, #0
 8001b36:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 2499;
 8001b38:	4b2d      	ldr	r3, [pc, #180]	@ (8001bf0 <MX_TIM3_Init+0xfc>)
 8001b3a:	f640 12c3 	movw	r2, #2499	@ 0x9c3
 8001b3e:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001b40:	4b2b      	ldr	r3, [pc, #172]	@ (8001bf0 <MX_TIM3_Init+0xfc>)
 8001b42:	2200      	movs	r2, #0
 8001b44:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001b46:	4b2a      	ldr	r3, [pc, #168]	@ (8001bf0 <MX_TIM3_Init+0xfc>)
 8001b48:	2200      	movs	r2, #0
 8001b4a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001b4c:	4828      	ldr	r0, [pc, #160]	@ (8001bf0 <MX_TIM3_Init+0xfc>)
 8001b4e:	f003 f9ee 	bl	8004f2e <HAL_TIM_Base_Init>
 8001b52:	4603      	mov	r3, r0
 8001b54:	2b00      	cmp	r3, #0
 8001b56:	d001      	beq.n	8001b5c <MX_TIM3_Init+0x68>
  {
    Error_Handler();
 8001b58:	f000 f950 	bl	8001dfc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001b5c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001b60:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001b62:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001b66:	4619      	mov	r1, r3
 8001b68:	4821      	ldr	r0, [pc, #132]	@ (8001bf0 <MX_TIM3_Init+0xfc>)
 8001b6a:	f003 fe2b 	bl	80057c4 <HAL_TIM_ConfigClockSource>
 8001b6e:	4603      	mov	r3, r0
 8001b70:	2b00      	cmp	r3, #0
 8001b72:	d001      	beq.n	8001b78 <MX_TIM3_Init+0x84>
  {
    Error_Handler();
 8001b74:	f000 f942 	bl	8001dfc <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8001b78:	481d      	ldr	r0, [pc, #116]	@ (8001bf0 <MX_TIM3_Init+0xfc>)
 8001b7a:	f003 fa9f 	bl	80050bc <HAL_TIM_PWM_Init>
 8001b7e:	4603      	mov	r3, r0
 8001b80:	2b00      	cmp	r3, #0
 8001b82:	d001      	beq.n	8001b88 <MX_TIM3_Init+0x94>
  {
    Error_Handler();
 8001b84:	f000 f93a 	bl	8001dfc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001b88:	2300      	movs	r3, #0
 8001b8a:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001b8c:	2300      	movs	r3, #0
 8001b8e:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001b90:	f107 031c 	add.w	r3, r7, #28
 8001b94:	4619      	mov	r1, r3
 8001b96:	4816      	ldr	r0, [pc, #88]	@ (8001bf0 <MX_TIM3_Init+0xfc>)
 8001b98:	f004 fb42 	bl	8006220 <HAL_TIMEx_MasterConfigSynchronization>
 8001b9c:	4603      	mov	r3, r0
 8001b9e:	2b00      	cmp	r3, #0
 8001ba0:	d001      	beq.n	8001ba6 <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 8001ba2:	f000 f92b 	bl	8001dfc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001ba6:	2360      	movs	r3, #96	@ 0x60
 8001ba8:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8001baa:	2300      	movs	r3, #0
 8001bac:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001bae:	2300      	movs	r3, #0
 8001bb0:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001bb2:	2300      	movs	r3, #0
 8001bb4:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001bb6:	463b      	mov	r3, r7
 8001bb8:	2200      	movs	r2, #0
 8001bba:	4619      	mov	r1, r3
 8001bbc:	480c      	ldr	r0, [pc, #48]	@ (8001bf0 <MX_TIM3_Init+0xfc>)
 8001bbe:	f003 fced 	bl	800559c <HAL_TIM_PWM_ConfigChannel>
 8001bc2:	4603      	mov	r3, r0
 8001bc4:	2b00      	cmp	r3, #0
 8001bc6:	d001      	beq.n	8001bcc <MX_TIM3_Init+0xd8>
  {
    Error_Handler();
 8001bc8:	f000 f918 	bl	8001dfc <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001bcc:	463b      	mov	r3, r7
 8001bce:	2204      	movs	r2, #4
 8001bd0:	4619      	mov	r1, r3
 8001bd2:	4807      	ldr	r0, [pc, #28]	@ (8001bf0 <MX_TIM3_Init+0xfc>)
 8001bd4:	f003 fce2 	bl	800559c <HAL_TIM_PWM_ConfigChannel>
 8001bd8:	4603      	mov	r3, r0
 8001bda:	2b00      	cmp	r3, #0
 8001bdc:	d001      	beq.n	8001be2 <MX_TIM3_Init+0xee>
  {
    Error_Handler();
 8001bde:	f000 f90d 	bl	8001dfc <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8001be2:	4803      	ldr	r0, [pc, #12]	@ (8001bf0 <MX_TIM3_Init+0xfc>)
 8001be4:	f000 fb56 	bl	8002294 <HAL_TIM_MspPostInit>

}
 8001be8:	bf00      	nop
 8001bea:	3738      	adds	r7, #56	@ 0x38
 8001bec:	46bd      	mov	sp, r7
 8001bee:	bd80      	pop	{r7, pc}
 8001bf0:	20040680 	.word	0x20040680
 8001bf4:	40000400 	.word	0x40000400

08001bf8 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8001bf8:	b580      	push	{r7, lr}
 8001bfa:	b088      	sub	sp, #32
 8001bfc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001bfe:	f107 0310 	add.w	r3, r7, #16
 8001c02:	2200      	movs	r2, #0
 8001c04:	601a      	str	r2, [r3, #0]
 8001c06:	605a      	str	r2, [r3, #4]
 8001c08:	609a      	str	r2, [r3, #8]
 8001c0a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001c0c:	1d3b      	adds	r3, r7, #4
 8001c0e:	2200      	movs	r2, #0
 8001c10:	601a      	str	r2, [r3, #0]
 8001c12:	605a      	str	r2, [r3, #4]
 8001c14:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001c16:	4b1d      	ldr	r3, [pc, #116]	@ (8001c8c <MX_TIM4_Init+0x94>)
 8001c18:	4a1d      	ldr	r2, [pc, #116]	@ (8001c90 <MX_TIM4_Init+0x98>)
 8001c1a:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 119;
 8001c1c:	4b1b      	ldr	r3, [pc, #108]	@ (8001c8c <MX_TIM4_Init+0x94>)
 8001c1e:	2277      	movs	r2, #119	@ 0x77
 8001c20:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001c22:	4b1a      	ldr	r3, [pc, #104]	@ (8001c8c <MX_TIM4_Init+0x94>)
 8001c24:	2200      	movs	r2, #0
 8001c26:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 9999;
 8001c28:	4b18      	ldr	r3, [pc, #96]	@ (8001c8c <MX_TIM4_Init+0x94>)
 8001c2a:	f242 720f 	movw	r2, #9999	@ 0x270f
 8001c2e:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001c30:	4b16      	ldr	r3, [pc, #88]	@ (8001c8c <MX_TIM4_Init+0x94>)
 8001c32:	2200      	movs	r2, #0
 8001c34:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001c36:	4b15      	ldr	r3, [pc, #84]	@ (8001c8c <MX_TIM4_Init+0x94>)
 8001c38:	2200      	movs	r2, #0
 8001c3a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8001c3c:	4813      	ldr	r0, [pc, #76]	@ (8001c8c <MX_TIM4_Init+0x94>)
 8001c3e:	f003 f976 	bl	8004f2e <HAL_TIM_Base_Init>
 8001c42:	4603      	mov	r3, r0
 8001c44:	2b00      	cmp	r3, #0
 8001c46:	d001      	beq.n	8001c4c <MX_TIM4_Init+0x54>
  {
    Error_Handler();
 8001c48:	f000 f8d8 	bl	8001dfc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001c4c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001c50:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8001c52:	f107 0310 	add.w	r3, r7, #16
 8001c56:	4619      	mov	r1, r3
 8001c58:	480c      	ldr	r0, [pc, #48]	@ (8001c8c <MX_TIM4_Init+0x94>)
 8001c5a:	f003 fdb3 	bl	80057c4 <HAL_TIM_ConfigClockSource>
 8001c5e:	4603      	mov	r3, r0
 8001c60:	2b00      	cmp	r3, #0
 8001c62:	d001      	beq.n	8001c68 <MX_TIM4_Init+0x70>
  {
    Error_Handler();
 8001c64:	f000 f8ca 	bl	8001dfc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001c68:	2300      	movs	r3, #0
 8001c6a:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001c6c:	2300      	movs	r3, #0
 8001c6e:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001c70:	1d3b      	adds	r3, r7, #4
 8001c72:	4619      	mov	r1, r3
 8001c74:	4805      	ldr	r0, [pc, #20]	@ (8001c8c <MX_TIM4_Init+0x94>)
 8001c76:	f004 fad3 	bl	8006220 <HAL_TIMEx_MasterConfigSynchronization>
 8001c7a:	4603      	mov	r3, r0
 8001c7c:	2b00      	cmp	r3, #0
 8001c7e:	d001      	beq.n	8001c84 <MX_TIM4_Init+0x8c>
  {
    Error_Handler();
 8001c80:	f000 f8bc 	bl	8001dfc <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8001c84:	bf00      	nop
 8001c86:	3720      	adds	r7, #32
 8001c88:	46bd      	mov	sp, r7
 8001c8a:	bd80      	pop	{r7, pc}
 8001c8c:	200406cc 	.word	0x200406cc
 8001c90:	40000800 	.word	0x40000800

08001c94 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001c94:	b580      	push	{r7, lr}
 8001c96:	b082      	sub	sp, #8
 8001c98:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8001c9a:	4b22      	ldr	r3, [pc, #136]	@ (8001d24 <MX_DMA_Init+0x90>)
 8001c9c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001c9e:	4a21      	ldr	r2, [pc, #132]	@ (8001d24 <MX_DMA_Init+0x90>)
 8001ca0:	f043 0304 	orr.w	r3, r3, #4
 8001ca4:	6493      	str	r3, [r2, #72]	@ 0x48
 8001ca6:	4b1f      	ldr	r3, [pc, #124]	@ (8001d24 <MX_DMA_Init+0x90>)
 8001ca8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001caa:	f003 0304 	and.w	r3, r3, #4
 8001cae:	607b      	str	r3, [r7, #4]
 8001cb0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001cb2:	4b1c      	ldr	r3, [pc, #112]	@ (8001d24 <MX_DMA_Init+0x90>)
 8001cb4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001cb6:	4a1b      	ldr	r2, [pc, #108]	@ (8001d24 <MX_DMA_Init+0x90>)
 8001cb8:	f043 0301 	orr.w	r3, r3, #1
 8001cbc:	6493      	str	r3, [r2, #72]	@ 0x48
 8001cbe:	4b19      	ldr	r3, [pc, #100]	@ (8001d24 <MX_DMA_Init+0x90>)
 8001cc0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001cc2:	f003 0301 	and.w	r3, r3, #1
 8001cc6:	603b      	str	r3, [r7, #0]
 8001cc8:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8001cca:	2200      	movs	r2, #0
 8001ccc:	2100      	movs	r1, #0
 8001cce:	200b      	movs	r0, #11
 8001cd0:	f000 fe27 	bl	8002922 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8001cd4:	200b      	movs	r0, #11
 8001cd6:	f000 fe40 	bl	800295a <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 8001cda:	2200      	movs	r2, #0
 8001cdc:	2100      	movs	r1, #0
 8001cde:	200c      	movs	r0, #12
 8001ce0:	f000 fe1f 	bl	8002922 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8001ce4:	200c      	movs	r0, #12
 8001ce6:	f000 fe38 	bl	800295a <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 8001cea:	2200      	movs	r2, #0
 8001cec:	2100      	movs	r1, #0
 8001cee:	200d      	movs	r0, #13
 8001cf0:	f000 fe17 	bl	8002922 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 8001cf4:	200d      	movs	r0, #13
 8001cf6:	f000 fe30 	bl	800295a <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 0, 0);
 8001cfa:	2200      	movs	r2, #0
 8001cfc:	2100      	movs	r1, #0
 8001cfe:	200e      	movs	r0, #14
 8001d00:	f000 fe0f 	bl	8002922 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 8001d04:	200e      	movs	r0, #14
 8001d06:	f000 fe28 	bl	800295a <HAL_NVIC_EnableIRQ>
  /* DMAMUX1_OVR_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMAMUX1_OVR_IRQn, 0, 0);
 8001d0a:	2200      	movs	r2, #0
 8001d0c:	2100      	movs	r1, #0
 8001d0e:	205e      	movs	r0, #94	@ 0x5e
 8001d10:	f000 fe07 	bl	8002922 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMAMUX1_OVR_IRQn);
 8001d14:	205e      	movs	r0, #94	@ 0x5e
 8001d16:	f000 fe20 	bl	800295a <HAL_NVIC_EnableIRQ>

}
 8001d1a:	bf00      	nop
 8001d1c:	3708      	adds	r7, #8
 8001d1e:	46bd      	mov	sp, r7
 8001d20:	bd80      	pop	{r7, pc}
 8001d22:	bf00      	nop
 8001d24:	40021000 	.word	0x40021000

08001d28 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001d28:	b580      	push	{r7, lr}
 8001d2a:	b08a      	sub	sp, #40	@ 0x28
 8001d2c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d2e:	f107 0314 	add.w	r3, r7, #20
 8001d32:	2200      	movs	r2, #0
 8001d34:	601a      	str	r2, [r3, #0]
 8001d36:	605a      	str	r2, [r3, #4]
 8001d38:	609a      	str	r2, [r3, #8]
 8001d3a:	60da      	str	r2, [r3, #12]
 8001d3c:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001d3e:	4b24      	ldr	r3, [pc, #144]	@ (8001dd0 <MX_GPIO_Init+0xa8>)
 8001d40:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001d42:	4a23      	ldr	r2, [pc, #140]	@ (8001dd0 <MX_GPIO_Init+0xa8>)
 8001d44:	f043 0310 	orr.w	r3, r3, #16
 8001d48:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001d4a:	4b21      	ldr	r3, [pc, #132]	@ (8001dd0 <MX_GPIO_Init+0xa8>)
 8001d4c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001d4e:	f003 0310 	and.w	r3, r3, #16
 8001d52:	613b      	str	r3, [r7, #16]
 8001d54:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d56:	4b1e      	ldr	r3, [pc, #120]	@ (8001dd0 <MX_GPIO_Init+0xa8>)
 8001d58:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001d5a:	4a1d      	ldr	r2, [pc, #116]	@ (8001dd0 <MX_GPIO_Init+0xa8>)
 8001d5c:	f043 0301 	orr.w	r3, r3, #1
 8001d60:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001d62:	4b1b      	ldr	r3, [pc, #108]	@ (8001dd0 <MX_GPIO_Init+0xa8>)
 8001d64:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001d66:	f003 0301 	and.w	r3, r3, #1
 8001d6a:	60fb      	str	r3, [r7, #12]
 8001d6c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001d6e:	4b18      	ldr	r3, [pc, #96]	@ (8001dd0 <MX_GPIO_Init+0xa8>)
 8001d70:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001d72:	4a17      	ldr	r2, [pc, #92]	@ (8001dd0 <MX_GPIO_Init+0xa8>)
 8001d74:	f043 0304 	orr.w	r3, r3, #4
 8001d78:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001d7a:	4b15      	ldr	r3, [pc, #84]	@ (8001dd0 <MX_GPIO_Init+0xa8>)
 8001d7c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001d7e:	f003 0304 	and.w	r3, r3, #4
 8001d82:	60bb      	str	r3, [r7, #8]
 8001d84:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8001d86:	4b12      	ldr	r3, [pc, #72]	@ (8001dd0 <MX_GPIO_Init+0xa8>)
 8001d88:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001d8a:	4a11      	ldr	r2, [pc, #68]	@ (8001dd0 <MX_GPIO_Init+0xa8>)
 8001d8c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001d90:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001d92:	4b0f      	ldr	r3, [pc, #60]	@ (8001dd0 <MX_GPIO_Init+0xa8>)
 8001d94:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001d96:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001d9a:	607b      	str	r3, [r7, #4]
 8001d9c:	687b      	ldr	r3, [r7, #4]
  HAL_PWREx_EnableVddIO2();
 8001d9e:	f001 fc23 	bl	80035e8 <HAL_PWREx_EnableVddIO2>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI_CS_GPIO_Port, SPI_CS_Pin, GPIO_PIN_SET);
 8001da2:	2201      	movs	r2, #1
 8001da4:	2120      	movs	r1, #32
 8001da6:	480b      	ldr	r0, [pc, #44]	@ (8001dd4 <MX_GPIO_Init+0xac>)
 8001da8:	f001 fb42 	bl	8003430 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : SPI_CS_Pin */
  GPIO_InitStruct.Pin = SPI_CS_Pin;
 8001dac:	2320      	movs	r3, #32
 8001dae:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001db0:	2301      	movs	r3, #1
 8001db2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001db4:	2300      	movs	r3, #0
 8001db6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001db8:	2302      	movs	r3, #2
 8001dba:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SPI_CS_GPIO_Port, &GPIO_InitStruct);
 8001dbc:	f107 0314 	add.w	r3, r7, #20
 8001dc0:	4619      	mov	r1, r3
 8001dc2:	4804      	ldr	r0, [pc, #16]	@ (8001dd4 <MX_GPIO_Init+0xac>)
 8001dc4:	f001 f9a2 	bl	800310c <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001dc8:	bf00      	nop
 8001dca:	3728      	adds	r7, #40	@ 0x28
 8001dcc:	46bd      	mov	sp, r7
 8001dce:	bd80      	pop	{r7, pc}
 8001dd0:	40021000 	.word	0x40021000
 8001dd4:	48000800 	.word	0x48000800

08001dd8 <__io_putchar>:
#define PUTCHAR_PROTOTYPE int __io_putchar(int ch)
#else
  #define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)
#endif /* __GNUC__ */
PUTCHAR_PROTOTYPE
{
 8001dd8:	b580      	push	{r7, lr}
 8001dda:	b082      	sub	sp, #8
 8001ddc:	af00      	add	r7, sp, #0
 8001dde:	6078      	str	r0, [r7, #4]
  HAL_UART_Transmit(&hlpuart1, (uint8_t *)&ch, 1, 0xFFFF);
 8001de0:	1d39      	adds	r1, r7, #4
 8001de2:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001de6:	2201      	movs	r2, #1
 8001de8:	4803      	ldr	r0, [pc, #12]	@ (8001df8 <__io_putchar+0x20>)
 8001dea:	f004 fb8d 	bl	8006508 <HAL_UART_Transmit>
  return ch;
 8001dee:	687b      	ldr	r3, [r7, #4]
}
 8001df0:	4618      	mov	r0, r3
 8001df2:	3708      	adds	r7, #8
 8001df4:	46bd      	mov	sp, r7
 8001df6:	bd80      	pop	{r7, pc}
 8001df8:	2004033c 	.word	0x2004033c

08001dfc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001dfc:	b480      	push	{r7}
 8001dfe:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001e00:	b672      	cpsid	i
}
 8001e02:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001e04:	bf00      	nop
 8001e06:	e7fd      	b.n	8001e04 <Error_Handler+0x8>

08001e08 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                            /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001e08:	b480      	push	{r7}
 8001e0a:	b083      	sub	sp, #12
 8001e0c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001e0e:	4b0f      	ldr	r3, [pc, #60]	@ (8001e4c <HAL_MspInit+0x44>)
 8001e10:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001e12:	4a0e      	ldr	r2, [pc, #56]	@ (8001e4c <HAL_MspInit+0x44>)
 8001e14:	f043 0301 	orr.w	r3, r3, #1
 8001e18:	6613      	str	r3, [r2, #96]	@ 0x60
 8001e1a:	4b0c      	ldr	r3, [pc, #48]	@ (8001e4c <HAL_MspInit+0x44>)
 8001e1c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001e1e:	f003 0301 	and.w	r3, r3, #1
 8001e22:	607b      	str	r3, [r7, #4]
 8001e24:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001e26:	4b09      	ldr	r3, [pc, #36]	@ (8001e4c <HAL_MspInit+0x44>)
 8001e28:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001e2a:	4a08      	ldr	r2, [pc, #32]	@ (8001e4c <HAL_MspInit+0x44>)
 8001e2c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001e30:	6593      	str	r3, [r2, #88]	@ 0x58
 8001e32:	4b06      	ldr	r3, [pc, #24]	@ (8001e4c <HAL_MspInit+0x44>)
 8001e34:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001e36:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001e3a:	603b      	str	r3, [r7, #0]
 8001e3c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001e3e:	bf00      	nop
 8001e40:	370c      	adds	r7, #12
 8001e42:	46bd      	mov	sp, r7
 8001e44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e48:	4770      	bx	lr
 8001e4a:	bf00      	nop
 8001e4c:	40021000 	.word	0x40021000

08001e50 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001e50:	b580      	push	{r7, lr}
 8001e52:	b0b0      	sub	sp, #192	@ 0xc0
 8001e54:	af00      	add	r7, sp, #0
 8001e56:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e58:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8001e5c:	2200      	movs	r2, #0
 8001e5e:	601a      	str	r2, [r3, #0]
 8001e60:	605a      	str	r2, [r3, #4]
 8001e62:	609a      	str	r2, [r3, #8]
 8001e64:	60da      	str	r2, [r3, #12]
 8001e66:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001e68:	f107 0318 	add.w	r3, r7, #24
 8001e6c:	2294      	movs	r2, #148	@ 0x94
 8001e6e:	2100      	movs	r1, #0
 8001e70:	4618      	mov	r0, r3
 8001e72:	f007 f925 	bl	80090c0 <memset>
  if(huart->Instance==LPUART1)
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	681b      	ldr	r3, [r3, #0]
 8001e7a:	4a5d      	ldr	r2, [pc, #372]	@ (8001ff0 <HAL_UART_MspInit+0x1a0>)
 8001e7c:	4293      	cmp	r3, r2
 8001e7e:	d13e      	bne.n	8001efe <HAL_UART_MspInit+0xae>

    /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 8001e80:	2320      	movs	r3, #32
 8001e82:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 8001e84:	2300      	movs	r3, #0
 8001e86:	66bb      	str	r3, [r7, #104]	@ 0x68
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001e88:	f107 0318 	add.w	r3, r7, #24
 8001e8c:	4618      	mov	r0, r3
 8001e8e:	f002 fa93 	bl	80043b8 <HAL_RCCEx_PeriphCLKConfig>
 8001e92:	4603      	mov	r3, r0
 8001e94:	2b00      	cmp	r3, #0
 8001e96:	d001      	beq.n	8001e9c <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001e98:	f7ff ffb0 	bl	8001dfc <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 8001e9c:	4b55      	ldr	r3, [pc, #340]	@ (8001ff4 <HAL_UART_MspInit+0x1a4>)
 8001e9e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001ea0:	4a54      	ldr	r2, [pc, #336]	@ (8001ff4 <HAL_UART_MspInit+0x1a4>)
 8001ea2:	f043 0301 	orr.w	r3, r3, #1
 8001ea6:	65d3      	str	r3, [r2, #92]	@ 0x5c
 8001ea8:	4b52      	ldr	r3, [pc, #328]	@ (8001ff4 <HAL_UART_MspInit+0x1a4>)
 8001eaa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001eac:	f003 0301 	and.w	r3, r3, #1
 8001eb0:	617b      	str	r3, [r7, #20]
 8001eb2:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOG_CLK_ENABLE();
 8001eb4:	4b4f      	ldr	r3, [pc, #316]	@ (8001ff4 <HAL_UART_MspInit+0x1a4>)
 8001eb6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001eb8:	4a4e      	ldr	r2, [pc, #312]	@ (8001ff4 <HAL_UART_MspInit+0x1a4>)
 8001eba:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001ebe:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001ec0:	4b4c      	ldr	r3, [pc, #304]	@ (8001ff4 <HAL_UART_MspInit+0x1a4>)
 8001ec2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001ec4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001ec8:	613b      	str	r3, [r7, #16]
 8001eca:	693b      	ldr	r3, [r7, #16]
    HAL_PWREx_EnableVddIO2();
 8001ecc:	f001 fb8c 	bl	80035e8 <HAL_PWREx_EnableVddIO2>
    /**LPUART1 GPIO Configuration
    PG7     ------> LPUART1_TX
    PG8     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8;
 8001ed0:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 8001ed4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ed8:	2302      	movs	r3, #2
 8001eda:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ede:	2300      	movs	r3, #0
 8001ee0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ee4:	2303      	movs	r3, #3
 8001ee6:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 8001eea:	2308      	movs	r3, #8
 8001eec:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001ef0:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8001ef4:	4619      	mov	r1, r3
 8001ef6:	4840      	ldr	r0, [pc, #256]	@ (8001ff8 <HAL_UART_MspInit+0x1a8>)
 8001ef8:	f001 f908 	bl	800310c <HAL_GPIO_Init>
    /* USER CODE BEGIN USART2_MspInit 1 */

    /* USER CODE END USART2_MspInit 1 */
  }

}
 8001efc:	e073      	b.n	8001fe6 <HAL_UART_MspInit+0x196>
  else if(huart->Instance==USART2)
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	681b      	ldr	r3, [r3, #0]
 8001f02:	4a3e      	ldr	r2, [pc, #248]	@ (8001ffc <HAL_UART_MspInit+0x1ac>)
 8001f04:	4293      	cmp	r3, r2
 8001f06:	d16e      	bne.n	8001fe6 <HAL_UART_MspInit+0x196>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8001f08:	2302      	movs	r3, #2
 8001f0a:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8001f0c:	2300      	movs	r3, #0
 8001f0e:	65bb      	str	r3, [r7, #88]	@ 0x58
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001f10:	f107 0318 	add.w	r3, r7, #24
 8001f14:	4618      	mov	r0, r3
 8001f16:	f002 fa4f 	bl	80043b8 <HAL_RCCEx_PeriphCLKConfig>
 8001f1a:	4603      	mov	r3, r0
 8001f1c:	2b00      	cmp	r3, #0
 8001f1e:	d001      	beq.n	8001f24 <HAL_UART_MspInit+0xd4>
      Error_Handler();
 8001f20:	f7ff ff6c 	bl	8001dfc <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 8001f24:	4b33      	ldr	r3, [pc, #204]	@ (8001ff4 <HAL_UART_MspInit+0x1a4>)
 8001f26:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f28:	4a32      	ldr	r2, [pc, #200]	@ (8001ff4 <HAL_UART_MspInit+0x1a4>)
 8001f2a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001f2e:	6593      	str	r3, [r2, #88]	@ 0x58
 8001f30:	4b30      	ldr	r3, [pc, #192]	@ (8001ff4 <HAL_UART_MspInit+0x1a4>)
 8001f32:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f34:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001f38:	60fb      	str	r3, [r7, #12]
 8001f3a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f3c:	4b2d      	ldr	r3, [pc, #180]	@ (8001ff4 <HAL_UART_MspInit+0x1a4>)
 8001f3e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f40:	4a2c      	ldr	r2, [pc, #176]	@ (8001ff4 <HAL_UART_MspInit+0x1a4>)
 8001f42:	f043 0301 	orr.w	r3, r3, #1
 8001f46:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001f48:	4b2a      	ldr	r3, [pc, #168]	@ (8001ff4 <HAL_UART_MspInit+0x1a4>)
 8001f4a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f4c:	f003 0301 	and.w	r3, r3, #1
 8001f50:	60bb      	str	r3, [r7, #8]
 8001f52:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001f54:	230c      	movs	r3, #12
 8001f56:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f5a:	2302      	movs	r3, #2
 8001f5c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f60:	2300      	movs	r3, #0
 8001f62:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001f66:	2303      	movs	r3, #3
 8001f68:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001f6c:	2307      	movs	r3, #7
 8001f6e:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f72:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8001f76:	4619      	mov	r1, r3
 8001f78:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001f7c:	f001 f8c6 	bl	800310c <HAL_GPIO_Init>
    hdma_usart2_rx.Instance = DMA1_Channel4;
 8001f80:	4b1f      	ldr	r3, [pc, #124]	@ (8002000 <HAL_UART_MspInit+0x1b0>)
 8001f82:	4a20      	ldr	r2, [pc, #128]	@ (8002004 <HAL_UART_MspInit+0x1b4>)
 8001f84:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Request = DMA_REQUEST_USART2_RX;
 8001f86:	4b1e      	ldr	r3, [pc, #120]	@ (8002000 <HAL_UART_MspInit+0x1b0>)
 8001f88:	221a      	movs	r2, #26
 8001f8a:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001f8c:	4b1c      	ldr	r3, [pc, #112]	@ (8002000 <HAL_UART_MspInit+0x1b0>)
 8001f8e:	2200      	movs	r2, #0
 8001f90:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001f92:	4b1b      	ldr	r3, [pc, #108]	@ (8002000 <HAL_UART_MspInit+0x1b0>)
 8001f94:	2200      	movs	r2, #0
 8001f96:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001f98:	4b19      	ldr	r3, [pc, #100]	@ (8002000 <HAL_UART_MspInit+0x1b0>)
 8001f9a:	2280      	movs	r2, #128	@ 0x80
 8001f9c:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001f9e:	4b18      	ldr	r3, [pc, #96]	@ (8002000 <HAL_UART_MspInit+0x1b0>)
 8001fa0:	2200      	movs	r2, #0
 8001fa2:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001fa4:	4b16      	ldr	r3, [pc, #88]	@ (8002000 <HAL_UART_MspInit+0x1b0>)
 8001fa6:	2200      	movs	r2, #0
 8001fa8:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_CIRCULAR;
 8001faa:	4b15      	ldr	r3, [pc, #84]	@ (8002000 <HAL_UART_MspInit+0x1b0>)
 8001fac:	2220      	movs	r2, #32
 8001fae:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_MEDIUM;
 8001fb0:	4b13      	ldr	r3, [pc, #76]	@ (8002000 <HAL_UART_MspInit+0x1b0>)
 8001fb2:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001fb6:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8001fb8:	4811      	ldr	r0, [pc, #68]	@ (8002000 <HAL_UART_MspInit+0x1b0>)
 8001fba:	f000 fce9 	bl	8002990 <HAL_DMA_Init>
 8001fbe:	4603      	mov	r3, r0
 8001fc0:	2b00      	cmp	r3, #0
 8001fc2:	d001      	beq.n	8001fc8 <HAL_UART_MspInit+0x178>
      Error_Handler();
 8001fc4:	f7ff ff1a 	bl	8001dfc <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	4a0d      	ldr	r2, [pc, #52]	@ (8002000 <HAL_UART_MspInit+0x1b0>)
 8001fcc:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 8001fd0:	4a0b      	ldr	r2, [pc, #44]	@ (8002000 <HAL_UART_MspInit+0x1b0>)
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	6293      	str	r3, [r2, #40]	@ 0x28
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8001fd6:	2200      	movs	r2, #0
 8001fd8:	2100      	movs	r1, #0
 8001fda:	2026      	movs	r0, #38	@ 0x26
 8001fdc:	f000 fca1 	bl	8002922 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001fe0:	2026      	movs	r0, #38	@ 0x26
 8001fe2:	f000 fcba 	bl	800295a <HAL_NVIC_EnableIRQ>
}
 8001fe6:	bf00      	nop
 8001fe8:	37c0      	adds	r7, #192	@ 0xc0
 8001fea:	46bd      	mov	sp, r7
 8001fec:	bd80      	pop	{r7, pc}
 8001fee:	bf00      	nop
 8001ff0:	40008000 	.word	0x40008000
 8001ff4:	40021000 	.word	0x40021000
 8001ff8:	48001800 	.word	0x48001800
 8001ffc:	40004400 	.word	0x40004400
 8002000:	20040464 	.word	0x20040464
 8002004:	40020044 	.word	0x40020044

08002008 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002008:	b580      	push	{r7, lr}
 800200a:	b08a      	sub	sp, #40	@ 0x28
 800200c:	af00      	add	r7, sp, #0
 800200e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002010:	f107 0314 	add.w	r3, r7, #20
 8002014:	2200      	movs	r2, #0
 8002016:	601a      	str	r2, [r3, #0]
 8002018:	605a      	str	r2, [r3, #4]
 800201a:	609a      	str	r2, [r3, #8]
 800201c:	60da      	str	r2, [r3, #12]
 800201e:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	681b      	ldr	r3, [r3, #0]
 8002024:	4a42      	ldr	r2, [pc, #264]	@ (8002130 <HAL_SPI_MspInit+0x128>)
 8002026:	4293      	cmp	r3, r2
 8002028:	d17e      	bne.n	8002128 <HAL_SPI_MspInit+0x120>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800202a:	4b42      	ldr	r3, [pc, #264]	@ (8002134 <HAL_SPI_MspInit+0x12c>)
 800202c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800202e:	4a41      	ldr	r2, [pc, #260]	@ (8002134 <HAL_SPI_MspInit+0x12c>)
 8002030:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002034:	6613      	str	r3, [r2, #96]	@ 0x60
 8002036:	4b3f      	ldr	r3, [pc, #252]	@ (8002134 <HAL_SPI_MspInit+0x12c>)
 8002038:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800203a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800203e:	613b      	str	r3, [r7, #16]
 8002040:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002042:	4b3c      	ldr	r3, [pc, #240]	@ (8002134 <HAL_SPI_MspInit+0x12c>)
 8002044:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002046:	4a3b      	ldr	r2, [pc, #236]	@ (8002134 <HAL_SPI_MspInit+0x12c>)
 8002048:	f043 0301 	orr.w	r3, r3, #1
 800204c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800204e:	4b39      	ldr	r3, [pc, #228]	@ (8002134 <HAL_SPI_MspInit+0x12c>)
 8002050:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002052:	f003 0301 	and.w	r3, r3, #1
 8002056:	60fb      	str	r3, [r7, #12]
 8002058:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 800205a:	23e0      	movs	r3, #224	@ 0xe0
 800205c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800205e:	2302      	movs	r3, #2
 8002060:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002062:	2300      	movs	r3, #0
 8002064:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002066:	2303      	movs	r3, #3
 8002068:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800206a:	2305      	movs	r3, #5
 800206c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800206e:	f107 0314 	add.w	r3, r7, #20
 8002072:	4619      	mov	r1, r3
 8002074:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002078:	f001 f848 	bl	800310c <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_RX Init */
    hdma_spi1_rx.Instance = DMA1_Channel2;
 800207c:	4b2e      	ldr	r3, [pc, #184]	@ (8002138 <HAL_SPI_MspInit+0x130>)
 800207e:	4a2f      	ldr	r2, [pc, #188]	@ (800213c <HAL_SPI_MspInit+0x134>)
 8002080:	601a      	str	r2, [r3, #0]
    hdma_spi1_rx.Init.Request = DMA_REQUEST_SPI1_RX;
 8002082:	4b2d      	ldr	r3, [pc, #180]	@ (8002138 <HAL_SPI_MspInit+0x130>)
 8002084:	220a      	movs	r2, #10
 8002086:	605a      	str	r2, [r3, #4]
    hdma_spi1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002088:	4b2b      	ldr	r3, [pc, #172]	@ (8002138 <HAL_SPI_MspInit+0x130>)
 800208a:	2200      	movs	r2, #0
 800208c:	609a      	str	r2, [r3, #8]
    hdma_spi1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800208e:	4b2a      	ldr	r3, [pc, #168]	@ (8002138 <HAL_SPI_MspInit+0x130>)
 8002090:	2200      	movs	r2, #0
 8002092:	60da      	str	r2, [r3, #12]
    hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002094:	4b28      	ldr	r3, [pc, #160]	@ (8002138 <HAL_SPI_MspInit+0x130>)
 8002096:	2280      	movs	r2, #128	@ 0x80
 8002098:	611a      	str	r2, [r3, #16]
    hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800209a:	4b27      	ldr	r3, [pc, #156]	@ (8002138 <HAL_SPI_MspInit+0x130>)
 800209c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80020a0:	615a      	str	r2, [r3, #20]
    hdma_spi1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80020a2:	4b25      	ldr	r3, [pc, #148]	@ (8002138 <HAL_SPI_MspInit+0x130>)
 80020a4:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80020a8:	619a      	str	r2, [r3, #24]
    hdma_spi1_rx.Init.Mode = DMA_NORMAL;
 80020aa:	4b23      	ldr	r3, [pc, #140]	@ (8002138 <HAL_SPI_MspInit+0x130>)
 80020ac:	2200      	movs	r2, #0
 80020ae:	61da      	str	r2, [r3, #28]
    hdma_spi1_rx.Init.Priority = DMA_PRIORITY_LOW;
 80020b0:	4b21      	ldr	r3, [pc, #132]	@ (8002138 <HAL_SPI_MspInit+0x130>)
 80020b2:	2200      	movs	r2, #0
 80020b4:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 80020b6:	4820      	ldr	r0, [pc, #128]	@ (8002138 <HAL_SPI_MspInit+0x130>)
 80020b8:	f000 fc6a 	bl	8002990 <HAL_DMA_Init>
 80020bc:	4603      	mov	r3, r0
 80020be:	2b00      	cmp	r3, #0
 80020c0:	d001      	beq.n	80020c6 <HAL_SPI_MspInit+0xbe>
    {
      Error_Handler();
 80020c2:	f7ff fe9b 	bl	8001dfc <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmarx,hdma_spi1_rx);
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	4a1b      	ldr	r2, [pc, #108]	@ (8002138 <HAL_SPI_MspInit+0x130>)
 80020ca:	659a      	str	r2, [r3, #88]	@ 0x58
 80020cc:	4a1a      	ldr	r2, [pc, #104]	@ (8002138 <HAL_SPI_MspInit+0x130>)
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	6293      	str	r3, [r2, #40]	@ 0x28

    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA1_Channel3;
 80020d2:	4b1b      	ldr	r3, [pc, #108]	@ (8002140 <HAL_SPI_MspInit+0x138>)
 80020d4:	4a1b      	ldr	r2, [pc, #108]	@ (8002144 <HAL_SPI_MspInit+0x13c>)
 80020d6:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Request = DMA_REQUEST_SPI1_TX;
 80020d8:	4b19      	ldr	r3, [pc, #100]	@ (8002140 <HAL_SPI_MspInit+0x138>)
 80020da:	220b      	movs	r2, #11
 80020dc:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80020de:	4b18      	ldr	r3, [pc, #96]	@ (8002140 <HAL_SPI_MspInit+0x138>)
 80020e0:	2210      	movs	r2, #16
 80020e2:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80020e4:	4b16      	ldr	r3, [pc, #88]	@ (8002140 <HAL_SPI_MspInit+0x138>)
 80020e6:	2200      	movs	r2, #0
 80020e8:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 80020ea:	4b15      	ldr	r3, [pc, #84]	@ (8002140 <HAL_SPI_MspInit+0x138>)
 80020ec:	2280      	movs	r2, #128	@ 0x80
 80020ee:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80020f0:	4b13      	ldr	r3, [pc, #76]	@ (8002140 <HAL_SPI_MspInit+0x138>)
 80020f2:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80020f6:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80020f8:	4b11      	ldr	r3, [pc, #68]	@ (8002140 <HAL_SPI_MspInit+0x138>)
 80020fa:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80020fe:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 8002100:	4b0f      	ldr	r3, [pc, #60]	@ (8002140 <HAL_SPI_MspInit+0x138>)
 8002102:	2200      	movs	r2, #0
 8002104:	61da      	str	r2, [r3, #28]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002106:	4b0e      	ldr	r3, [pc, #56]	@ (8002140 <HAL_SPI_MspInit+0x138>)
 8002108:	2200      	movs	r2, #0
 800210a:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 800210c:	480c      	ldr	r0, [pc, #48]	@ (8002140 <HAL_SPI_MspInit+0x138>)
 800210e:	f000 fc3f 	bl	8002990 <HAL_DMA_Init>
 8002112:	4603      	mov	r3, r0
 8002114:	2b00      	cmp	r3, #0
 8002116:	d001      	beq.n	800211c <HAL_SPI_MspInit+0x114>
    {
      Error_Handler();
 8002118:	f7ff fe70 	bl	8001dfc <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmatx,hdma_spi1_tx);
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	4a08      	ldr	r2, [pc, #32]	@ (8002140 <HAL_SPI_MspInit+0x138>)
 8002120:	655a      	str	r2, [r3, #84]	@ 0x54
 8002122:	4a07      	ldr	r2, [pc, #28]	@ (8002140 <HAL_SPI_MspInit+0x138>)
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 8002128:	bf00      	nop
 800212a:	3728      	adds	r7, #40	@ 0x28
 800212c:	46bd      	mov	sp, r7
 800212e:	bd80      	pop	{r7, pc}
 8002130:	40013000 	.word	0x40013000
 8002134:	40021000 	.word	0x40021000
 8002138:	20040528 	.word	0x20040528
 800213c:	4002001c 	.word	0x4002001c
 8002140:	20040588 	.word	0x20040588
 8002144:	40020030 	.word	0x40020030

08002148 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002148:	b580      	push	{r7, lr}
 800214a:	b08a      	sub	sp, #40	@ 0x28
 800214c:	af00      	add	r7, sp, #0
 800214e:	6078      	str	r0, [r7, #4]
  HAL_DMA_MuxSyncConfigTypeDef pSyncConfig;
  if(htim_base->Instance==TIM1)
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	4a49      	ldr	r2, [pc, #292]	@ (800227c <HAL_TIM_Base_MspInit+0x134>)
 8002156:	4293      	cmp	r3, r2
 8002158:	d14f      	bne.n	80021fa <HAL_TIM_Base_MspInit+0xb2>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800215a:	4b49      	ldr	r3, [pc, #292]	@ (8002280 <HAL_TIM_Base_MspInit+0x138>)
 800215c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800215e:	4a48      	ldr	r2, [pc, #288]	@ (8002280 <HAL_TIM_Base_MspInit+0x138>)
 8002160:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8002164:	6613      	str	r3, [r2, #96]	@ 0x60
 8002166:	4b46      	ldr	r3, [pc, #280]	@ (8002280 <HAL_TIM_Base_MspInit+0x138>)
 8002168:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800216a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800216e:	617b      	str	r3, [r7, #20]
 8002170:	697b      	ldr	r3, [r7, #20]

    /* TIM1 DMA Init */
    /* TIM1_UP Init */
    hdma_tim1_up.Instance = DMA1_Channel1;
 8002172:	4b44      	ldr	r3, [pc, #272]	@ (8002284 <HAL_TIM_Base_MspInit+0x13c>)
 8002174:	4a44      	ldr	r2, [pc, #272]	@ (8002288 <HAL_TIM_Base_MspInit+0x140>)
 8002176:	601a      	str	r2, [r3, #0]
    hdma_tim1_up.Init.Request = DMA_REQUEST_TIM1_UP;
 8002178:	4b42      	ldr	r3, [pc, #264]	@ (8002284 <HAL_TIM_Base_MspInit+0x13c>)
 800217a:	222e      	movs	r2, #46	@ 0x2e
 800217c:	605a      	str	r2, [r3, #4]
    hdma_tim1_up.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800217e:	4b41      	ldr	r3, [pc, #260]	@ (8002284 <HAL_TIM_Base_MspInit+0x13c>)
 8002180:	2210      	movs	r2, #16
 8002182:	609a      	str	r2, [r3, #8]
    hdma_tim1_up.Init.PeriphInc = DMA_PINC_DISABLE;
 8002184:	4b3f      	ldr	r3, [pc, #252]	@ (8002284 <HAL_TIM_Base_MspInit+0x13c>)
 8002186:	2200      	movs	r2, #0
 8002188:	60da      	str	r2, [r3, #12]
    hdma_tim1_up.Init.MemInc = DMA_MINC_ENABLE;
 800218a:	4b3e      	ldr	r3, [pc, #248]	@ (8002284 <HAL_TIM_Base_MspInit+0x13c>)
 800218c:	2280      	movs	r2, #128	@ 0x80
 800218e:	611a      	str	r2, [r3, #16]
    hdma_tim1_up.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8002190:	4b3c      	ldr	r3, [pc, #240]	@ (8002284 <HAL_TIM_Base_MspInit+0x13c>)
 8002192:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002196:	615a      	str	r2, [r3, #20]
    hdma_tim1_up.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8002198:	4b3a      	ldr	r3, [pc, #232]	@ (8002284 <HAL_TIM_Base_MspInit+0x13c>)
 800219a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800219e:	619a      	str	r2, [r3, #24]
    hdma_tim1_up.Init.Mode = DMA_NORMAL;
 80021a0:	4b38      	ldr	r3, [pc, #224]	@ (8002284 <HAL_TIM_Base_MspInit+0x13c>)
 80021a2:	2200      	movs	r2, #0
 80021a4:	61da      	str	r2, [r3, #28]
    hdma_tim1_up.Init.Priority = DMA_PRIORITY_MEDIUM;
 80021a6:	4b37      	ldr	r3, [pc, #220]	@ (8002284 <HAL_TIM_Base_MspInit+0x13c>)
 80021a8:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80021ac:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_tim1_up) != HAL_OK)
 80021ae:	4835      	ldr	r0, [pc, #212]	@ (8002284 <HAL_TIM_Base_MspInit+0x13c>)
 80021b0:	f000 fbee 	bl	8002990 <HAL_DMA_Init>
 80021b4:	4603      	mov	r3, r0
 80021b6:	2b00      	cmp	r3, #0
 80021b8:	d001      	beq.n	80021be <HAL_TIM_Base_MspInit+0x76>
    {
      Error_Handler();
 80021ba:	f7ff fe1f 	bl	8001dfc <Error_Handler>
    }

    pSyncConfig.SyncSignalID = HAL_DMAMUX1_SYNC_EXTI0;
 80021be:	2300      	movs	r3, #0
 80021c0:	61bb      	str	r3, [r7, #24]
    pSyncConfig.SyncPolarity = HAL_DMAMUX_SYNC_NO_EVENT;
 80021c2:	2300      	movs	r3, #0
 80021c4:	61fb      	str	r3, [r7, #28]
    pSyncConfig.SyncEnable = DISABLE;
 80021c6:	2300      	movs	r3, #0
 80021c8:	f887 3020 	strb.w	r3, [r7, #32]
    pSyncConfig.EventEnable = ENABLE;
 80021cc:	2301      	movs	r3, #1
 80021ce:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
    pSyncConfig.RequestNumber = 1;
 80021d2:	2301      	movs	r3, #1
 80021d4:	627b      	str	r3, [r7, #36]	@ 0x24
    if (HAL_DMAEx_ConfigMuxSync(&hdma_tim1_up, &pSyncConfig) != HAL_OK)
 80021d6:	f107 0318 	add.w	r3, r7, #24
 80021da:	4619      	mov	r1, r3
 80021dc:	4829      	ldr	r0, [pc, #164]	@ (8002284 <HAL_TIM_Base_MspInit+0x13c>)
 80021de:	f000 ff05 	bl	8002fec <HAL_DMAEx_ConfigMuxSync>
 80021e2:	4603      	mov	r3, r0
 80021e4:	2b00      	cmp	r3, #0
 80021e6:	d001      	beq.n	80021ec <HAL_TIM_Base_MspInit+0xa4>
    {
      Error_Handler();
 80021e8:	f7ff fe08 	bl	8001dfc <Error_Handler>
    }

    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_UPDATE],hdma_tim1_up);
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	4a25      	ldr	r2, [pc, #148]	@ (8002284 <HAL_TIM_Base_MspInit+0x13c>)
 80021f0:	621a      	str	r2, [r3, #32]
 80021f2:	4a24      	ldr	r2, [pc, #144]	@ (8002284 <HAL_TIM_Base_MspInit+0x13c>)
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	6293      	str	r3, [r2, #40]	@ 0x28
    /* USER CODE BEGIN TIM4_MspInit 1 */

    /* USER CODE END TIM4_MspInit 1 */
  }

}
 80021f8:	e03c      	b.n	8002274 <HAL_TIM_Base_MspInit+0x12c>
  else if(htim_base->Instance==TIM2)
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	681b      	ldr	r3, [r3, #0]
 80021fe:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002202:	d10c      	bne.n	800221e <HAL_TIM_Base_MspInit+0xd6>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002204:	4b1e      	ldr	r3, [pc, #120]	@ (8002280 <HAL_TIM_Base_MspInit+0x138>)
 8002206:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002208:	4a1d      	ldr	r2, [pc, #116]	@ (8002280 <HAL_TIM_Base_MspInit+0x138>)
 800220a:	f043 0301 	orr.w	r3, r3, #1
 800220e:	6593      	str	r3, [r2, #88]	@ 0x58
 8002210:	4b1b      	ldr	r3, [pc, #108]	@ (8002280 <HAL_TIM_Base_MspInit+0x138>)
 8002212:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002214:	f003 0301 	and.w	r3, r3, #1
 8002218:	613b      	str	r3, [r7, #16]
 800221a:	693b      	ldr	r3, [r7, #16]
}
 800221c:	e02a      	b.n	8002274 <HAL_TIM_Base_MspInit+0x12c>
  else if(htim_base->Instance==TIM3)
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	681b      	ldr	r3, [r3, #0]
 8002222:	4a1a      	ldr	r2, [pc, #104]	@ (800228c <HAL_TIM_Base_MspInit+0x144>)
 8002224:	4293      	cmp	r3, r2
 8002226:	d10c      	bne.n	8002242 <HAL_TIM_Base_MspInit+0xfa>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002228:	4b15      	ldr	r3, [pc, #84]	@ (8002280 <HAL_TIM_Base_MspInit+0x138>)
 800222a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800222c:	4a14      	ldr	r2, [pc, #80]	@ (8002280 <HAL_TIM_Base_MspInit+0x138>)
 800222e:	f043 0302 	orr.w	r3, r3, #2
 8002232:	6593      	str	r3, [r2, #88]	@ 0x58
 8002234:	4b12      	ldr	r3, [pc, #72]	@ (8002280 <HAL_TIM_Base_MspInit+0x138>)
 8002236:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002238:	f003 0302 	and.w	r3, r3, #2
 800223c:	60fb      	str	r3, [r7, #12]
 800223e:	68fb      	ldr	r3, [r7, #12]
}
 8002240:	e018      	b.n	8002274 <HAL_TIM_Base_MspInit+0x12c>
  else if(htim_base->Instance==TIM4)
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	4a12      	ldr	r2, [pc, #72]	@ (8002290 <HAL_TIM_Base_MspInit+0x148>)
 8002248:	4293      	cmp	r3, r2
 800224a:	d113      	bne.n	8002274 <HAL_TIM_Base_MspInit+0x12c>
    __HAL_RCC_TIM4_CLK_ENABLE();
 800224c:	4b0c      	ldr	r3, [pc, #48]	@ (8002280 <HAL_TIM_Base_MspInit+0x138>)
 800224e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002250:	4a0b      	ldr	r2, [pc, #44]	@ (8002280 <HAL_TIM_Base_MspInit+0x138>)
 8002252:	f043 0304 	orr.w	r3, r3, #4
 8002256:	6593      	str	r3, [r2, #88]	@ 0x58
 8002258:	4b09      	ldr	r3, [pc, #36]	@ (8002280 <HAL_TIM_Base_MspInit+0x138>)
 800225a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800225c:	f003 0304 	and.w	r3, r3, #4
 8002260:	60bb      	str	r3, [r7, #8]
 8002262:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8002264:	2200      	movs	r2, #0
 8002266:	2100      	movs	r1, #0
 8002268:	201e      	movs	r0, #30
 800226a:	f000 fb5a 	bl	8002922 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 800226e:	201e      	movs	r0, #30
 8002270:	f000 fb73 	bl	800295a <HAL_NVIC_EnableIRQ>
}
 8002274:	bf00      	nop
 8002276:	3728      	adds	r7, #40	@ 0x28
 8002278:	46bd      	mov	sp, r7
 800227a:	bd80      	pop	{r7, pc}
 800227c:	40012c00 	.word	0x40012c00
 8002280:	40021000 	.word	0x40021000
 8002284:	20040718 	.word	0x20040718
 8002288:	40020008 	.word	0x40020008
 800228c:	40000400 	.word	0x40000400
 8002290:	40000800 	.word	0x40000800

08002294 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002294:	b580      	push	{r7, lr}
 8002296:	b08a      	sub	sp, #40	@ 0x28
 8002298:	af00      	add	r7, sp, #0
 800229a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800229c:	f107 0314 	add.w	r3, r7, #20
 80022a0:	2200      	movs	r2, #0
 80022a2:	601a      	str	r2, [r3, #0]
 80022a4:	605a      	str	r2, [r3, #4]
 80022a6:	609a      	str	r2, [r3, #8]
 80022a8:	60da      	str	r2, [r3, #12]
 80022aa:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	681b      	ldr	r3, [r3, #0]
 80022b0:	4a34      	ldr	r2, [pc, #208]	@ (8002384 <HAL_TIM_MspPostInit+0xf0>)
 80022b2:	4293      	cmp	r3, r2
 80022b4:	d11d      	bne.n	80022f2 <HAL_TIM_MspPostInit+0x5e>
  {
    /* USER CODE BEGIN TIM1_MspPostInit 0 */

    /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOE_CLK_ENABLE();
 80022b6:	4b34      	ldr	r3, [pc, #208]	@ (8002388 <HAL_TIM_MspPostInit+0xf4>)
 80022b8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80022ba:	4a33      	ldr	r2, [pc, #204]	@ (8002388 <HAL_TIM_MspPostInit+0xf4>)
 80022bc:	f043 0310 	orr.w	r3, r3, #16
 80022c0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80022c2:	4b31      	ldr	r3, [pc, #196]	@ (8002388 <HAL_TIM_MspPostInit+0xf4>)
 80022c4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80022c6:	f003 0310 	and.w	r3, r3, #16
 80022ca:	613b      	str	r3, [r7, #16]
 80022cc:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PE8     ------> TIM1_CH1N
    PE9     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80022ce:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80022d2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022d4:	2302      	movs	r3, #2
 80022d6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022d8:	2300      	movs	r3, #0
 80022da:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80022dc:	2300      	movs	r3, #0
 80022de:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80022e0:	2301      	movs	r3, #1
 80022e2:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80022e4:	f107 0314 	add.w	r3, r7, #20
 80022e8:	4619      	mov	r1, r3
 80022ea:	4828      	ldr	r0, [pc, #160]	@ (800238c <HAL_TIM_MspPostInit+0xf8>)
 80022ec:	f000 ff0e 	bl	800310c <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM3_MspPostInit 1 */

    /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 80022f0:	e043      	b.n	800237a <HAL_TIM_MspPostInit+0xe6>
  else if(htim->Instance==TIM2)
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	681b      	ldr	r3, [r3, #0]
 80022f6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80022fa:	d11d      	bne.n	8002338 <HAL_TIM_MspPostInit+0xa4>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80022fc:	4b22      	ldr	r3, [pc, #136]	@ (8002388 <HAL_TIM_MspPostInit+0xf4>)
 80022fe:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002300:	4a21      	ldr	r2, [pc, #132]	@ (8002388 <HAL_TIM_MspPostInit+0xf4>)
 8002302:	f043 0301 	orr.w	r3, r3, #1
 8002306:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002308:	4b1f      	ldr	r3, [pc, #124]	@ (8002388 <HAL_TIM_MspPostInit+0xf4>)
 800230a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800230c:	f003 0301 	and.w	r3, r3, #1
 8002310:	60fb      	str	r3, [r7, #12]
 8002312:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8002314:	2303      	movs	r3, #3
 8002316:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002318:	2302      	movs	r3, #2
 800231a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800231c:	2300      	movs	r3, #0
 800231e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002320:	2300      	movs	r3, #0
 8002322:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002324:	2301      	movs	r3, #1
 8002326:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002328:	f107 0314 	add.w	r3, r7, #20
 800232c:	4619      	mov	r1, r3
 800232e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002332:	f000 feeb 	bl	800310c <HAL_GPIO_Init>
}
 8002336:	e020      	b.n	800237a <HAL_TIM_MspPostInit+0xe6>
  else if(htim->Instance==TIM3)
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	681b      	ldr	r3, [r3, #0]
 800233c:	4a14      	ldr	r2, [pc, #80]	@ (8002390 <HAL_TIM_MspPostInit+0xfc>)
 800233e:	4293      	cmp	r3, r2
 8002340:	d11b      	bne.n	800237a <HAL_TIM_MspPostInit+0xe6>
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8002342:	4b11      	ldr	r3, [pc, #68]	@ (8002388 <HAL_TIM_MspPostInit+0xf4>)
 8002344:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002346:	4a10      	ldr	r2, [pc, #64]	@ (8002388 <HAL_TIM_MspPostInit+0xf4>)
 8002348:	f043 0310 	orr.w	r3, r3, #16
 800234c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800234e:	4b0e      	ldr	r3, [pc, #56]	@ (8002388 <HAL_TIM_MspPostInit+0xf4>)
 8002350:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002352:	f003 0310 	and.w	r3, r3, #16
 8002356:	60bb      	str	r3, [r7, #8]
 8002358:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4;
 800235a:	2318      	movs	r3, #24
 800235c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800235e:	2302      	movs	r3, #2
 8002360:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002362:	2300      	movs	r3, #0
 8002364:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002366:	2300      	movs	r3, #0
 8002368:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800236a:	2302      	movs	r3, #2
 800236c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800236e:	f107 0314 	add.w	r3, r7, #20
 8002372:	4619      	mov	r1, r3
 8002374:	4805      	ldr	r0, [pc, #20]	@ (800238c <HAL_TIM_MspPostInit+0xf8>)
 8002376:	f000 fec9 	bl	800310c <HAL_GPIO_Init>
}
 800237a:	bf00      	nop
 800237c:	3728      	adds	r7, #40	@ 0x28
 800237e:	46bd      	mov	sp, r7
 8002380:	bd80      	pop	{r7, pc}
 8002382:	bf00      	nop
 8002384:	40012c00 	.word	0x40012c00
 8002388:	40021000 	.word	0x40021000
 800238c:	48001000 	.word	0x48001000
 8002390:	40000400 	.word	0x40000400

08002394 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002394:	b480      	push	{r7}
 8002396:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002398:	bf00      	nop
 800239a:	e7fd      	b.n	8002398 <NMI_Handler+0x4>

0800239c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800239c:	b480      	push	{r7}
 800239e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80023a0:	bf00      	nop
 80023a2:	e7fd      	b.n	80023a0 <HardFault_Handler+0x4>

080023a4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80023a4:	b480      	push	{r7}
 80023a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80023a8:	bf00      	nop
 80023aa:	e7fd      	b.n	80023a8 <MemManage_Handler+0x4>

080023ac <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80023ac:	b480      	push	{r7}
 80023ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80023b0:	bf00      	nop
 80023b2:	e7fd      	b.n	80023b0 <BusFault_Handler+0x4>

080023b4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80023b4:	b480      	push	{r7}
 80023b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80023b8:	bf00      	nop
 80023ba:	e7fd      	b.n	80023b8 <UsageFault_Handler+0x4>

080023bc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80023bc:	b480      	push	{r7}
 80023be:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80023c0:	bf00      	nop
 80023c2:	46bd      	mov	sp, r7
 80023c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023c8:	4770      	bx	lr

080023ca <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80023ca:	b480      	push	{r7}
 80023cc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80023ce:	bf00      	nop
 80023d0:	46bd      	mov	sp, r7
 80023d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023d6:	4770      	bx	lr

080023d8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80023d8:	b480      	push	{r7}
 80023da:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80023dc:	bf00      	nop
 80023de:	46bd      	mov	sp, r7
 80023e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023e4:	4770      	bx	lr

080023e6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80023e6:	b580      	push	{r7, lr}
 80023e8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80023ea:	f000 f99f 	bl	800272c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80023ee:	bf00      	nop
 80023f0:	bd80      	pop	{r7, pc}
	...

080023f4 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 80023f4:	b580      	push	{r7, lr}
 80023f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim1_up);
 80023f8:	4802      	ldr	r0, [pc, #8]	@ (8002404 <DMA1_Channel1_IRQHandler+0x10>)
 80023fa:	f000 fca7 	bl	8002d4c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 80023fe:	bf00      	nop
 8002400:	bd80      	pop	{r7, pc}
 8002402:	bf00      	nop
 8002404:	20040718 	.word	0x20040718

08002408 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8002408:	b580      	push	{r7, lr}
 800240a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_rx);
 800240c:	4802      	ldr	r0, [pc, #8]	@ (8002418 <DMA1_Channel2_IRQHandler+0x10>)
 800240e:	f000 fc9d 	bl	8002d4c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 8002412:	bf00      	nop
 8002414:	bd80      	pop	{r7, pc}
 8002416:	bf00      	nop
 8002418:	20040528 	.word	0x20040528

0800241c <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 800241c:	b580      	push	{r7, lr}
 800241e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 8002420:	4802      	ldr	r0, [pc, #8]	@ (800242c <DMA1_Channel3_IRQHandler+0x10>)
 8002422:	f000 fc93 	bl	8002d4c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 8002426:	bf00      	nop
 8002428:	bd80      	pop	{r7, pc}
 800242a:	bf00      	nop
 800242c:	20040588 	.word	0x20040588

08002430 <DMA1_Channel4_IRQHandler>:

/**
  * @brief This function handles DMA1 channel4 global interrupt.
  */
void DMA1_Channel4_IRQHandler(void)
{
 8002430:	b580      	push	{r7, lr}
 8002432:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */

  /* USER CODE END DMA1_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8002434:	4802      	ldr	r0, [pc, #8]	@ (8002440 <DMA1_Channel4_IRQHandler+0x10>)
 8002436:	f000 fc89 	bl	8002d4c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_IRQn 1 */

  /* USER CODE END DMA1_Channel4_IRQn 1 */
}
 800243a:	bf00      	nop
 800243c:	bd80      	pop	{r7, pc}
 800243e:	bf00      	nop
 8002440:	20040464 	.word	0x20040464

08002444 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8002444:	b580      	push	{r7, lr}
 8002446:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8002448:	4802      	ldr	r0, [pc, #8]	@ (8002454 <TIM4_IRQHandler+0x10>)
 800244a:	f002 ff9f 	bl	800538c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 800244e:	bf00      	nop
 8002450:	bd80      	pop	{r7, pc}
 8002452:	bf00      	nop
 8002454:	200406cc 	.word	0x200406cc

08002458 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8002458:	b580      	push	{r7, lr}
 800245a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 800245c:	4802      	ldr	r0, [pc, #8]	@ (8002468 <USART2_IRQHandler+0x10>)
 800245e:	f004 f9c1 	bl	80067e4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8002462:	bf00      	nop
 8002464:	bd80      	pop	{r7, pc}
 8002466:	bf00      	nop
 8002468:	200403d0 	.word	0x200403d0

0800246c <DMAMUX1_OVR_IRQHandler>:

/**
  * @brief This function handles DMAMUX1 overrun interrupt.
  */
void DMAMUX1_OVR_IRQHandler(void)
{
 800246c:	b580      	push	{r7, lr}
 800246e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMAMUX1_OVR_IRQn 0 */

  /* USER CODE END DMAMUX1_OVR_IRQn 0 */
  // Handle DMA1_Channel1
  HAL_DMAEx_MUX_IRQHandler(&hdma_tim1_up);
 8002470:	4802      	ldr	r0, [pc, #8]	@ (800247c <DMAMUX1_OVR_IRQHandler+0x10>)
 8002472:	f000 fdf9 	bl	8003068 <HAL_DMAEx_MUX_IRQHandler>
  /* USER CODE BEGIN DMAMUX1_OVR_IRQn 1 */

  /* USER CODE END DMAMUX1_OVR_IRQn 1 */
}
 8002476:	bf00      	nop
 8002478:	bd80      	pop	{r7, pc}
 800247a:	bf00      	nop
 800247c:	20040718 	.word	0x20040718

08002480 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002480:	b480      	push	{r7}
 8002482:	af00      	add	r7, sp, #0
  return 1;
 8002484:	2301      	movs	r3, #1
}
 8002486:	4618      	mov	r0, r3
 8002488:	46bd      	mov	sp, r7
 800248a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800248e:	4770      	bx	lr

08002490 <_kill>:

int _kill(int pid, int sig)
{
 8002490:	b580      	push	{r7, lr}
 8002492:	b082      	sub	sp, #8
 8002494:	af00      	add	r7, sp, #0
 8002496:	6078      	str	r0, [r7, #4]
 8002498:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800249a:	f006 fe73 	bl	8009184 <__errno>
 800249e:	4603      	mov	r3, r0
 80024a0:	2216      	movs	r2, #22
 80024a2:	601a      	str	r2, [r3, #0]
  return -1;
 80024a4:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 80024a8:	4618      	mov	r0, r3
 80024aa:	3708      	adds	r7, #8
 80024ac:	46bd      	mov	sp, r7
 80024ae:	bd80      	pop	{r7, pc}

080024b0 <_exit>:

void _exit (int status)
{
 80024b0:	b580      	push	{r7, lr}
 80024b2:	b082      	sub	sp, #8
 80024b4:	af00      	add	r7, sp, #0
 80024b6:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80024b8:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80024bc:	6878      	ldr	r0, [r7, #4]
 80024be:	f7ff ffe7 	bl	8002490 <_kill>
  while (1) {}    /* Make sure we hang here */
 80024c2:	bf00      	nop
 80024c4:	e7fd      	b.n	80024c2 <_exit+0x12>

080024c6 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80024c6:	b580      	push	{r7, lr}
 80024c8:	b086      	sub	sp, #24
 80024ca:	af00      	add	r7, sp, #0
 80024cc:	60f8      	str	r0, [r7, #12]
 80024ce:	60b9      	str	r1, [r7, #8]
 80024d0:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80024d2:	2300      	movs	r3, #0
 80024d4:	617b      	str	r3, [r7, #20]
 80024d6:	e00a      	b.n	80024ee <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80024d8:	f3af 8000 	nop.w
 80024dc:	4601      	mov	r1, r0
 80024de:	68bb      	ldr	r3, [r7, #8]
 80024e0:	1c5a      	adds	r2, r3, #1
 80024e2:	60ba      	str	r2, [r7, #8]
 80024e4:	b2ca      	uxtb	r2, r1
 80024e6:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80024e8:	697b      	ldr	r3, [r7, #20]
 80024ea:	3301      	adds	r3, #1
 80024ec:	617b      	str	r3, [r7, #20]
 80024ee:	697a      	ldr	r2, [r7, #20]
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	429a      	cmp	r2, r3
 80024f4:	dbf0      	blt.n	80024d8 <_read+0x12>
  }

  return len;
 80024f6:	687b      	ldr	r3, [r7, #4]
}
 80024f8:	4618      	mov	r0, r3
 80024fa:	3718      	adds	r7, #24
 80024fc:	46bd      	mov	sp, r7
 80024fe:	bd80      	pop	{r7, pc}

08002500 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002500:	b580      	push	{r7, lr}
 8002502:	b086      	sub	sp, #24
 8002504:	af00      	add	r7, sp, #0
 8002506:	60f8      	str	r0, [r7, #12]
 8002508:	60b9      	str	r1, [r7, #8]
 800250a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800250c:	2300      	movs	r3, #0
 800250e:	617b      	str	r3, [r7, #20]
 8002510:	e009      	b.n	8002526 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002512:	68bb      	ldr	r3, [r7, #8]
 8002514:	1c5a      	adds	r2, r3, #1
 8002516:	60ba      	str	r2, [r7, #8]
 8002518:	781b      	ldrb	r3, [r3, #0]
 800251a:	4618      	mov	r0, r3
 800251c:	f7ff fc5c 	bl	8001dd8 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002520:	697b      	ldr	r3, [r7, #20]
 8002522:	3301      	adds	r3, #1
 8002524:	617b      	str	r3, [r7, #20]
 8002526:	697a      	ldr	r2, [r7, #20]
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	429a      	cmp	r2, r3
 800252c:	dbf1      	blt.n	8002512 <_write+0x12>
  }
  return len;
 800252e:	687b      	ldr	r3, [r7, #4]
}
 8002530:	4618      	mov	r0, r3
 8002532:	3718      	adds	r7, #24
 8002534:	46bd      	mov	sp, r7
 8002536:	bd80      	pop	{r7, pc}

08002538 <_close>:

int _close(int file)
{
 8002538:	b480      	push	{r7}
 800253a:	b083      	sub	sp, #12
 800253c:	af00      	add	r7, sp, #0
 800253e:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002540:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8002544:	4618      	mov	r0, r3
 8002546:	370c      	adds	r7, #12
 8002548:	46bd      	mov	sp, r7
 800254a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800254e:	4770      	bx	lr

08002550 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002550:	b480      	push	{r7}
 8002552:	b083      	sub	sp, #12
 8002554:	af00      	add	r7, sp, #0
 8002556:	6078      	str	r0, [r7, #4]
 8002558:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800255a:	683b      	ldr	r3, [r7, #0]
 800255c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002560:	605a      	str	r2, [r3, #4]
  return 0;
 8002562:	2300      	movs	r3, #0
}
 8002564:	4618      	mov	r0, r3
 8002566:	370c      	adds	r7, #12
 8002568:	46bd      	mov	sp, r7
 800256a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800256e:	4770      	bx	lr

08002570 <_isatty>:

int _isatty(int file)
{
 8002570:	b480      	push	{r7}
 8002572:	b083      	sub	sp, #12
 8002574:	af00      	add	r7, sp, #0
 8002576:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002578:	2301      	movs	r3, #1
}
 800257a:	4618      	mov	r0, r3
 800257c:	370c      	adds	r7, #12
 800257e:	46bd      	mov	sp, r7
 8002580:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002584:	4770      	bx	lr

08002586 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002586:	b480      	push	{r7}
 8002588:	b085      	sub	sp, #20
 800258a:	af00      	add	r7, sp, #0
 800258c:	60f8      	str	r0, [r7, #12]
 800258e:	60b9      	str	r1, [r7, #8]
 8002590:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002592:	2300      	movs	r3, #0
}
 8002594:	4618      	mov	r0, r3
 8002596:	3714      	adds	r7, #20
 8002598:	46bd      	mov	sp, r7
 800259a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800259e:	4770      	bx	lr

080025a0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80025a0:	b580      	push	{r7, lr}
 80025a2:	b086      	sub	sp, #24
 80025a4:	af00      	add	r7, sp, #0
 80025a6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80025a8:	4a14      	ldr	r2, [pc, #80]	@ (80025fc <_sbrk+0x5c>)
 80025aa:	4b15      	ldr	r3, [pc, #84]	@ (8002600 <_sbrk+0x60>)
 80025ac:	1ad3      	subs	r3, r2, r3
 80025ae:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80025b0:	697b      	ldr	r3, [r7, #20]
 80025b2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80025b4:	4b13      	ldr	r3, [pc, #76]	@ (8002604 <_sbrk+0x64>)
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	2b00      	cmp	r3, #0
 80025ba:	d102      	bne.n	80025c2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80025bc:	4b11      	ldr	r3, [pc, #68]	@ (8002604 <_sbrk+0x64>)
 80025be:	4a12      	ldr	r2, [pc, #72]	@ (8002608 <_sbrk+0x68>)
 80025c0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80025c2:	4b10      	ldr	r3, [pc, #64]	@ (8002604 <_sbrk+0x64>)
 80025c4:	681a      	ldr	r2, [r3, #0]
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	4413      	add	r3, r2
 80025ca:	693a      	ldr	r2, [r7, #16]
 80025cc:	429a      	cmp	r2, r3
 80025ce:	d207      	bcs.n	80025e0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80025d0:	f006 fdd8 	bl	8009184 <__errno>
 80025d4:	4603      	mov	r3, r0
 80025d6:	220c      	movs	r2, #12
 80025d8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80025da:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80025de:	e009      	b.n	80025f4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80025e0:	4b08      	ldr	r3, [pc, #32]	@ (8002604 <_sbrk+0x64>)
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80025e6:	4b07      	ldr	r3, [pc, #28]	@ (8002604 <_sbrk+0x64>)
 80025e8:	681a      	ldr	r2, [r3, #0]
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	4413      	add	r3, r2
 80025ee:	4a05      	ldr	r2, [pc, #20]	@ (8002604 <_sbrk+0x64>)
 80025f0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80025f2:	68fb      	ldr	r3, [r7, #12]
}
 80025f4:	4618      	mov	r0, r3
 80025f6:	3718      	adds	r7, #24
 80025f8:	46bd      	mov	sp, r7
 80025fa:	bd80      	pop	{r7, pc}
 80025fc:	200a0000 	.word	0x200a0000
 8002600:	00000400 	.word	0x00000400
 8002604:	20040778 	.word	0x20040778
 8002608:	200408d0 	.word	0x200408d0

0800260c <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 800260c:	b480      	push	{r7}
 800260e:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8002610:	4b06      	ldr	r3, [pc, #24]	@ (800262c <SystemInit+0x20>)
 8002612:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002616:	4a05      	ldr	r2, [pc, #20]	@ (800262c <SystemInit+0x20>)
 8002618:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800261c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8002620:	bf00      	nop
 8002622:	46bd      	mov	sp, r7
 8002624:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002628:	4770      	bx	lr
 800262a:	bf00      	nop
 800262c:	e000ed00 	.word	0xe000ed00

08002630 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8002630:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002668 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002634:	f7ff ffea 	bl	800260c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
   ldr r0, =_sdata
 8002638:	480c      	ldr	r0, [pc, #48]	@ (800266c <LoopForever+0x6>)
  ldr r1, =_edata
 800263a:	490d      	ldr	r1, [pc, #52]	@ (8002670 <LoopForever+0xa>)
  ldr r2, =_sidata
 800263c:	4a0d      	ldr	r2, [pc, #52]	@ (8002674 <LoopForever+0xe>)
  movs r3, #0
 800263e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002640:	e002      	b.n	8002648 <LoopCopyDataInit>

08002642 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002642:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002644:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002646:	3304      	adds	r3, #4

08002648 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002648:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800264a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800264c:	d3f9      	bcc.n	8002642 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800264e:	4a0a      	ldr	r2, [pc, #40]	@ (8002678 <LoopForever+0x12>)
  ldr r4, =_ebss
 8002650:	4c0a      	ldr	r4, [pc, #40]	@ (800267c <LoopForever+0x16>)
  movs r3, #0
 8002652:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002654:	e001      	b.n	800265a <LoopFillZerobss>

08002656 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002656:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002658:	3204      	adds	r2, #4

0800265a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800265a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800265c:	d3fb      	bcc.n	8002656 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800265e:	f006 fd97 	bl	8009190 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8002662:	f7fe ffd2 	bl	800160a <main>

08002666 <LoopForever>:

LoopForever:
    b LoopForever
 8002666:	e7fe      	b.n	8002666 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8002668:	200a0000 	.word	0x200a0000
   ldr r0, =_sdata
 800266c:	20040000 	.word	0x20040000
  ldr r1, =_edata
 8002670:	200401d4 	.word	0x200401d4
  ldr r2, =_sidata
 8002674:	0800b090 	.word	0x0800b090
  ldr r2, =_sbss
 8002678:	200401d4 	.word	0x200401d4
  ldr r4, =_ebss
 800267c:	200408cc 	.word	0x200408cc

08002680 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002680:	e7fe      	b.n	8002680 <ADC1_IRQHandler>

08002682 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002682:	b580      	push	{r7, lr}
 8002684:	b082      	sub	sp, #8
 8002686:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8002688:	2300      	movs	r3, #0
 800268a:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800268c:	2003      	movs	r0, #3
 800268e:	f000 f93d 	bl	800290c <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002692:	200f      	movs	r0, #15
 8002694:	f000 f80e 	bl	80026b4 <HAL_InitTick>
 8002698:	4603      	mov	r3, r0
 800269a:	2b00      	cmp	r3, #0
 800269c:	d002      	beq.n	80026a4 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800269e:	2301      	movs	r3, #1
 80026a0:	71fb      	strb	r3, [r7, #7]
 80026a2:	e001      	b.n	80026a8 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80026a4:	f7ff fbb0 	bl	8001e08 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80026a8:	79fb      	ldrb	r3, [r7, #7]
}
 80026aa:	4618      	mov	r0, r3
 80026ac:	3708      	adds	r7, #8
 80026ae:	46bd      	mov	sp, r7
 80026b0:	bd80      	pop	{r7, pc}
	...

080026b4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80026b4:	b580      	push	{r7, lr}
 80026b6:	b084      	sub	sp, #16
 80026b8:	af00      	add	r7, sp, #0
 80026ba:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80026bc:	2300      	movs	r3, #0
 80026be:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 80026c0:	4b17      	ldr	r3, [pc, #92]	@ (8002720 <HAL_InitTick+0x6c>)
 80026c2:	781b      	ldrb	r3, [r3, #0]
 80026c4:	2b00      	cmp	r3, #0
 80026c6:	d023      	beq.n	8002710 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 80026c8:	4b16      	ldr	r3, [pc, #88]	@ (8002724 <HAL_InitTick+0x70>)
 80026ca:	681a      	ldr	r2, [r3, #0]
 80026cc:	4b14      	ldr	r3, [pc, #80]	@ (8002720 <HAL_InitTick+0x6c>)
 80026ce:	781b      	ldrb	r3, [r3, #0]
 80026d0:	4619      	mov	r1, r3
 80026d2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80026d6:	fbb3 f3f1 	udiv	r3, r3, r1
 80026da:	fbb2 f3f3 	udiv	r3, r2, r3
 80026de:	4618      	mov	r0, r3
 80026e0:	f000 f949 	bl	8002976 <HAL_SYSTICK_Config>
 80026e4:	4603      	mov	r3, r0
 80026e6:	2b00      	cmp	r3, #0
 80026e8:	d10f      	bne.n	800270a <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	2b0f      	cmp	r3, #15
 80026ee:	d809      	bhi.n	8002704 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80026f0:	2200      	movs	r2, #0
 80026f2:	6879      	ldr	r1, [r7, #4]
 80026f4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80026f8:	f000 f913 	bl	8002922 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80026fc:	4a0a      	ldr	r2, [pc, #40]	@ (8002728 <HAL_InitTick+0x74>)
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	6013      	str	r3, [r2, #0]
 8002702:	e007      	b.n	8002714 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8002704:	2301      	movs	r3, #1
 8002706:	73fb      	strb	r3, [r7, #15]
 8002708:	e004      	b.n	8002714 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 800270a:	2301      	movs	r3, #1
 800270c:	73fb      	strb	r3, [r7, #15]
 800270e:	e001      	b.n	8002714 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8002710:	2301      	movs	r3, #1
 8002712:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8002714:	7bfb      	ldrb	r3, [r7, #15]
}
 8002716:	4618      	mov	r0, r3
 8002718:	3710      	adds	r7, #16
 800271a:	46bd      	mov	sp, r7
 800271c:	bd80      	pop	{r7, pc}
 800271e:	bf00      	nop
 8002720:	20040008 	.word	0x20040008
 8002724:	20040000 	.word	0x20040000
 8002728:	20040004 	.word	0x20040004

0800272c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800272c:	b480      	push	{r7}
 800272e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8002730:	4b06      	ldr	r3, [pc, #24]	@ (800274c <HAL_IncTick+0x20>)
 8002732:	781b      	ldrb	r3, [r3, #0]
 8002734:	461a      	mov	r2, r3
 8002736:	4b06      	ldr	r3, [pc, #24]	@ (8002750 <HAL_IncTick+0x24>)
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	4413      	add	r3, r2
 800273c:	4a04      	ldr	r2, [pc, #16]	@ (8002750 <HAL_IncTick+0x24>)
 800273e:	6013      	str	r3, [r2, #0]
}
 8002740:	bf00      	nop
 8002742:	46bd      	mov	sp, r7
 8002744:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002748:	4770      	bx	lr
 800274a:	bf00      	nop
 800274c:	20040008 	.word	0x20040008
 8002750:	2004077c 	.word	0x2004077c

08002754 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002754:	b480      	push	{r7}
 8002756:	af00      	add	r7, sp, #0
  return uwTick;
 8002758:	4b03      	ldr	r3, [pc, #12]	@ (8002768 <HAL_GetTick+0x14>)
 800275a:	681b      	ldr	r3, [r3, #0]
}
 800275c:	4618      	mov	r0, r3
 800275e:	46bd      	mov	sp, r7
 8002760:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002764:	4770      	bx	lr
 8002766:	bf00      	nop
 8002768:	2004077c 	.word	0x2004077c

0800276c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800276c:	b480      	push	{r7}
 800276e:	b085      	sub	sp, #20
 8002770:	af00      	add	r7, sp, #0
 8002772:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	f003 0307 	and.w	r3, r3, #7
 800277a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800277c:	4b0c      	ldr	r3, [pc, #48]	@ (80027b0 <__NVIC_SetPriorityGrouping+0x44>)
 800277e:	68db      	ldr	r3, [r3, #12]
 8002780:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002782:	68ba      	ldr	r2, [r7, #8]
 8002784:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002788:	4013      	ands	r3, r2
 800278a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800278c:	68fb      	ldr	r3, [r7, #12]
 800278e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002790:	68bb      	ldr	r3, [r7, #8]
 8002792:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002794:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002798:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800279c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800279e:	4a04      	ldr	r2, [pc, #16]	@ (80027b0 <__NVIC_SetPriorityGrouping+0x44>)
 80027a0:	68bb      	ldr	r3, [r7, #8]
 80027a2:	60d3      	str	r3, [r2, #12]
}
 80027a4:	bf00      	nop
 80027a6:	3714      	adds	r7, #20
 80027a8:	46bd      	mov	sp, r7
 80027aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027ae:	4770      	bx	lr
 80027b0:	e000ed00 	.word	0xe000ed00

080027b4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80027b4:	b480      	push	{r7}
 80027b6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80027b8:	4b04      	ldr	r3, [pc, #16]	@ (80027cc <__NVIC_GetPriorityGrouping+0x18>)
 80027ba:	68db      	ldr	r3, [r3, #12]
 80027bc:	0a1b      	lsrs	r3, r3, #8
 80027be:	f003 0307 	and.w	r3, r3, #7
}
 80027c2:	4618      	mov	r0, r3
 80027c4:	46bd      	mov	sp, r7
 80027c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027ca:	4770      	bx	lr
 80027cc:	e000ed00 	.word	0xe000ed00

080027d0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80027d0:	b480      	push	{r7}
 80027d2:	b083      	sub	sp, #12
 80027d4:	af00      	add	r7, sp, #0
 80027d6:	4603      	mov	r3, r0
 80027d8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80027da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80027de:	2b00      	cmp	r3, #0
 80027e0:	db0b      	blt.n	80027fa <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80027e2:	79fb      	ldrb	r3, [r7, #7]
 80027e4:	f003 021f 	and.w	r2, r3, #31
 80027e8:	4907      	ldr	r1, [pc, #28]	@ (8002808 <__NVIC_EnableIRQ+0x38>)
 80027ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80027ee:	095b      	lsrs	r3, r3, #5
 80027f0:	2001      	movs	r0, #1
 80027f2:	fa00 f202 	lsl.w	r2, r0, r2
 80027f6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80027fa:	bf00      	nop
 80027fc:	370c      	adds	r7, #12
 80027fe:	46bd      	mov	sp, r7
 8002800:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002804:	4770      	bx	lr
 8002806:	bf00      	nop
 8002808:	e000e100 	.word	0xe000e100

0800280c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800280c:	b480      	push	{r7}
 800280e:	b083      	sub	sp, #12
 8002810:	af00      	add	r7, sp, #0
 8002812:	4603      	mov	r3, r0
 8002814:	6039      	str	r1, [r7, #0]
 8002816:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002818:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800281c:	2b00      	cmp	r3, #0
 800281e:	db0a      	blt.n	8002836 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002820:	683b      	ldr	r3, [r7, #0]
 8002822:	b2da      	uxtb	r2, r3
 8002824:	490c      	ldr	r1, [pc, #48]	@ (8002858 <__NVIC_SetPriority+0x4c>)
 8002826:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800282a:	0112      	lsls	r2, r2, #4
 800282c:	b2d2      	uxtb	r2, r2
 800282e:	440b      	add	r3, r1
 8002830:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002834:	e00a      	b.n	800284c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002836:	683b      	ldr	r3, [r7, #0]
 8002838:	b2da      	uxtb	r2, r3
 800283a:	4908      	ldr	r1, [pc, #32]	@ (800285c <__NVIC_SetPriority+0x50>)
 800283c:	79fb      	ldrb	r3, [r7, #7]
 800283e:	f003 030f 	and.w	r3, r3, #15
 8002842:	3b04      	subs	r3, #4
 8002844:	0112      	lsls	r2, r2, #4
 8002846:	b2d2      	uxtb	r2, r2
 8002848:	440b      	add	r3, r1
 800284a:	761a      	strb	r2, [r3, #24]
}
 800284c:	bf00      	nop
 800284e:	370c      	adds	r7, #12
 8002850:	46bd      	mov	sp, r7
 8002852:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002856:	4770      	bx	lr
 8002858:	e000e100 	.word	0xe000e100
 800285c:	e000ed00 	.word	0xe000ed00

08002860 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002860:	b480      	push	{r7}
 8002862:	b089      	sub	sp, #36	@ 0x24
 8002864:	af00      	add	r7, sp, #0
 8002866:	60f8      	str	r0, [r7, #12]
 8002868:	60b9      	str	r1, [r7, #8]
 800286a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800286c:	68fb      	ldr	r3, [r7, #12]
 800286e:	f003 0307 	and.w	r3, r3, #7
 8002872:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002874:	69fb      	ldr	r3, [r7, #28]
 8002876:	f1c3 0307 	rsb	r3, r3, #7
 800287a:	2b04      	cmp	r3, #4
 800287c:	bf28      	it	cs
 800287e:	2304      	movcs	r3, #4
 8002880:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002882:	69fb      	ldr	r3, [r7, #28]
 8002884:	3304      	adds	r3, #4
 8002886:	2b06      	cmp	r3, #6
 8002888:	d902      	bls.n	8002890 <NVIC_EncodePriority+0x30>
 800288a:	69fb      	ldr	r3, [r7, #28]
 800288c:	3b03      	subs	r3, #3
 800288e:	e000      	b.n	8002892 <NVIC_EncodePriority+0x32>
 8002890:	2300      	movs	r3, #0
 8002892:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002894:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002898:	69bb      	ldr	r3, [r7, #24]
 800289a:	fa02 f303 	lsl.w	r3, r2, r3
 800289e:	43da      	mvns	r2, r3
 80028a0:	68bb      	ldr	r3, [r7, #8]
 80028a2:	401a      	ands	r2, r3
 80028a4:	697b      	ldr	r3, [r7, #20]
 80028a6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80028a8:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80028ac:	697b      	ldr	r3, [r7, #20]
 80028ae:	fa01 f303 	lsl.w	r3, r1, r3
 80028b2:	43d9      	mvns	r1, r3
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80028b8:	4313      	orrs	r3, r2
         );
}
 80028ba:	4618      	mov	r0, r3
 80028bc:	3724      	adds	r7, #36	@ 0x24
 80028be:	46bd      	mov	sp, r7
 80028c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028c4:	4770      	bx	lr
	...

080028c8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80028c8:	b580      	push	{r7, lr}
 80028ca:	b082      	sub	sp, #8
 80028cc:	af00      	add	r7, sp, #0
 80028ce:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	3b01      	subs	r3, #1
 80028d4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80028d8:	d301      	bcc.n	80028de <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80028da:	2301      	movs	r3, #1
 80028dc:	e00f      	b.n	80028fe <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80028de:	4a0a      	ldr	r2, [pc, #40]	@ (8002908 <SysTick_Config+0x40>)
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	3b01      	subs	r3, #1
 80028e4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80028e6:	210f      	movs	r1, #15
 80028e8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80028ec:	f7ff ff8e 	bl	800280c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80028f0:	4b05      	ldr	r3, [pc, #20]	@ (8002908 <SysTick_Config+0x40>)
 80028f2:	2200      	movs	r2, #0
 80028f4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80028f6:	4b04      	ldr	r3, [pc, #16]	@ (8002908 <SysTick_Config+0x40>)
 80028f8:	2207      	movs	r2, #7
 80028fa:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80028fc:	2300      	movs	r3, #0
}
 80028fe:	4618      	mov	r0, r3
 8002900:	3708      	adds	r7, #8
 8002902:	46bd      	mov	sp, r7
 8002904:	bd80      	pop	{r7, pc}
 8002906:	bf00      	nop
 8002908:	e000e010 	.word	0xe000e010

0800290c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800290c:	b580      	push	{r7, lr}
 800290e:	b082      	sub	sp, #8
 8002910:	af00      	add	r7, sp, #0
 8002912:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002914:	6878      	ldr	r0, [r7, #4]
 8002916:	f7ff ff29 	bl	800276c <__NVIC_SetPriorityGrouping>
}
 800291a:	bf00      	nop
 800291c:	3708      	adds	r7, #8
 800291e:	46bd      	mov	sp, r7
 8002920:	bd80      	pop	{r7, pc}

08002922 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002922:	b580      	push	{r7, lr}
 8002924:	b086      	sub	sp, #24
 8002926:	af00      	add	r7, sp, #0
 8002928:	4603      	mov	r3, r0
 800292a:	60b9      	str	r1, [r7, #8]
 800292c:	607a      	str	r2, [r7, #4]
 800292e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8002930:	2300      	movs	r3, #0
 8002932:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002934:	f7ff ff3e 	bl	80027b4 <__NVIC_GetPriorityGrouping>
 8002938:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800293a:	687a      	ldr	r2, [r7, #4]
 800293c:	68b9      	ldr	r1, [r7, #8]
 800293e:	6978      	ldr	r0, [r7, #20]
 8002940:	f7ff ff8e 	bl	8002860 <NVIC_EncodePriority>
 8002944:	4602      	mov	r2, r0
 8002946:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800294a:	4611      	mov	r1, r2
 800294c:	4618      	mov	r0, r3
 800294e:	f7ff ff5d 	bl	800280c <__NVIC_SetPriority>
}
 8002952:	bf00      	nop
 8002954:	3718      	adds	r7, #24
 8002956:	46bd      	mov	sp, r7
 8002958:	bd80      	pop	{r7, pc}

0800295a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800295a:	b580      	push	{r7, lr}
 800295c:	b082      	sub	sp, #8
 800295e:	af00      	add	r7, sp, #0
 8002960:	4603      	mov	r3, r0
 8002962:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002964:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002968:	4618      	mov	r0, r3
 800296a:	f7ff ff31 	bl	80027d0 <__NVIC_EnableIRQ>
}
 800296e:	bf00      	nop
 8002970:	3708      	adds	r7, #8
 8002972:	46bd      	mov	sp, r7
 8002974:	bd80      	pop	{r7, pc}

08002976 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002976:	b580      	push	{r7, lr}
 8002978:	b082      	sub	sp, #8
 800297a:	af00      	add	r7, sp, #0
 800297c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800297e:	6878      	ldr	r0, [r7, #4]
 8002980:	f7ff ffa2 	bl	80028c8 <SysTick_Config>
 8002984:	4603      	mov	r3, r0
}
 8002986:	4618      	mov	r0, r3
 8002988:	3708      	adds	r7, #8
 800298a:	46bd      	mov	sp, r7
 800298c:	bd80      	pop	{r7, pc}
	...

08002990 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002990:	b580      	push	{r7, lr}
 8002992:	b084      	sub	sp, #16
 8002994:	af00      	add	r7, sp, #0
 8002996:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	2b00      	cmp	r3, #0
 800299c:	d101      	bne.n	80029a2 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 800299e:	2301      	movs	r3, #1
 80029a0:	e08d      	b.n	8002abe <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	461a      	mov	r2, r3
 80029a8:	4b47      	ldr	r3, [pc, #284]	@ (8002ac8 <HAL_DMA_Init+0x138>)
 80029aa:	429a      	cmp	r2, r3
 80029ac:	d80f      	bhi.n	80029ce <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	681b      	ldr	r3, [r3, #0]
 80029b2:	461a      	mov	r2, r3
 80029b4:	4b45      	ldr	r3, [pc, #276]	@ (8002acc <HAL_DMA_Init+0x13c>)
 80029b6:	4413      	add	r3, r2
 80029b8:	4a45      	ldr	r2, [pc, #276]	@ (8002ad0 <HAL_DMA_Init+0x140>)
 80029ba:	fba2 2303 	umull	r2, r3, r2, r3
 80029be:	091b      	lsrs	r3, r3, #4
 80029c0:	009a      	lsls	r2, r3, #2
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	4a42      	ldr	r2, [pc, #264]	@ (8002ad4 <HAL_DMA_Init+0x144>)
 80029ca:	641a      	str	r2, [r3, #64]	@ 0x40
 80029cc:	e00e      	b.n	80029ec <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	461a      	mov	r2, r3
 80029d4:	4b40      	ldr	r3, [pc, #256]	@ (8002ad8 <HAL_DMA_Init+0x148>)
 80029d6:	4413      	add	r3, r2
 80029d8:	4a3d      	ldr	r2, [pc, #244]	@ (8002ad0 <HAL_DMA_Init+0x140>)
 80029da:	fba2 2303 	umull	r2, r3, r2, r3
 80029de:	091b      	lsrs	r3, r3, #4
 80029e0:	009a      	lsls	r2, r3, #2
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	4a3c      	ldr	r2, [pc, #240]	@ (8002adc <HAL_DMA_Init+0x14c>)
 80029ea:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	2202      	movs	r2, #2
 80029f0:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 80029fc:	68fb      	ldr	r3, [r7, #12]
 80029fe:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8002a02:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002a06:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8002a10:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	691b      	ldr	r3, [r3, #16]
 8002a16:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002a1c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	699b      	ldr	r3, [r3, #24]
 8002a22:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002a28:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	6a1b      	ldr	r3, [r3, #32]
 8002a2e:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8002a30:	68fa      	ldr	r2, [r7, #12]
 8002a32:	4313      	orrs	r3, r2
 8002a34:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	681b      	ldr	r3, [r3, #0]
 8002a3a:	68fa      	ldr	r2, [r7, #12]
 8002a3c:	601a      	str	r2, [r3, #0]

#if defined(DMAMUX1)
  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8002a3e:	6878      	ldr	r0, [r7, #4]
 8002a40:	f000 fa72 	bl	8002f28 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	689b      	ldr	r3, [r3, #8]
 8002a48:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002a4c:	d102      	bne.n	8002a54 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	2200      	movs	r2, #0
 8002a52:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	685a      	ldr	r2, [r3, #4]
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002a5c:	b2d2      	uxtb	r2, r2
 8002a5e:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002a64:	687a      	ldr	r2, [r7, #4]
 8002a66:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8002a68:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request > 0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	685b      	ldr	r3, [r3, #4]
 8002a6e:	2b00      	cmp	r3, #0
 8002a70:	d010      	beq.n	8002a94 <HAL_DMA_Init+0x104>
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	685b      	ldr	r3, [r3, #4]
 8002a76:	2b04      	cmp	r3, #4
 8002a78:	d80c      	bhi.n	8002a94 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8002a7a:	6878      	ldr	r0, [r7, #4]
 8002a7c:	f000 fa92 	bl	8002fa4 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002a84:	2200      	movs	r2, #0
 8002a86:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002a8c:	687a      	ldr	r2, [r7, #4]
 8002a8e:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8002a90:	605a      	str	r2, [r3, #4]
 8002a92:	e008      	b.n	8002aa6 <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	2200      	movs	r2, #0
 8002a98:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	2200      	movs	r2, #0
 8002a9e:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	2200      	movs	r2, #0
 8002aa4:	65da      	str	r2, [r3, #92]	@ 0x5c
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
  /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
  /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	2200      	movs	r2, #0
 8002aaa:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	2201      	movs	r2, #1
 8002ab0:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	2200      	movs	r2, #0
 8002ab8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8002abc:	2300      	movs	r3, #0
}
 8002abe:	4618      	mov	r0, r3
 8002ac0:	3710      	adds	r7, #16
 8002ac2:	46bd      	mov	sp, r7
 8002ac4:	bd80      	pop	{r7, pc}
 8002ac6:	bf00      	nop
 8002ac8:	40020407 	.word	0x40020407
 8002acc:	bffdfff8 	.word	0xbffdfff8
 8002ad0:	cccccccd 	.word	0xcccccccd
 8002ad4:	40020000 	.word	0x40020000
 8002ad8:	bffdfbf8 	.word	0xbffdfbf8
 8002adc:	40020400 	.word	0x40020400

08002ae0 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002ae0:	b580      	push	{r7, lr}
 8002ae2:	b086      	sub	sp, #24
 8002ae4:	af00      	add	r7, sp, #0
 8002ae6:	60f8      	str	r0, [r7, #12]
 8002ae8:	60b9      	str	r1, [r7, #8]
 8002aea:	607a      	str	r2, [r7, #4]
 8002aec:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002aee:	2300      	movs	r3, #0
 8002af0:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8002af2:	68fb      	ldr	r3, [r7, #12]
 8002af4:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002af8:	2b01      	cmp	r3, #1
 8002afa:	d101      	bne.n	8002b00 <HAL_DMA_Start_IT+0x20>
 8002afc:	2302      	movs	r3, #2
 8002afe:	e066      	b.n	8002bce <HAL_DMA_Start_IT+0xee>
 8002b00:	68fb      	ldr	r3, [r7, #12]
 8002b02:	2201      	movs	r2, #1
 8002b04:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8002b08:	68fb      	ldr	r3, [r7, #12]
 8002b0a:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8002b0e:	b2db      	uxtb	r3, r3
 8002b10:	2b01      	cmp	r3, #1
 8002b12:	d155      	bne.n	8002bc0 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002b14:	68fb      	ldr	r3, [r7, #12]
 8002b16:	2202      	movs	r2, #2
 8002b18:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002b1c:	68fb      	ldr	r3, [r7, #12]
 8002b1e:	2200      	movs	r2, #0
 8002b20:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8002b22:	68fb      	ldr	r3, [r7, #12]
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	681a      	ldr	r2, [r3, #0]
 8002b28:	68fb      	ldr	r3, [r7, #12]
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	f022 0201 	bic.w	r2, r2, #1
 8002b30:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002b32:	683b      	ldr	r3, [r7, #0]
 8002b34:	687a      	ldr	r2, [r7, #4]
 8002b36:	68b9      	ldr	r1, [r7, #8]
 8002b38:	68f8      	ldr	r0, [r7, #12]
 8002b3a:	f000 f9b6 	bl	8002eaa <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8002b3e:	68fb      	ldr	r3, [r7, #12]
 8002b40:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b42:	2b00      	cmp	r3, #0
 8002b44:	d008      	beq.n	8002b58 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002b46:	68fb      	ldr	r3, [r7, #12]
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	681a      	ldr	r2, [r3, #0]
 8002b4c:	68fb      	ldr	r3, [r7, #12]
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	f042 020e 	orr.w	r2, r2, #14
 8002b54:	601a      	str	r2, [r3, #0]
 8002b56:	e00f      	b.n	8002b78 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002b58:	68fb      	ldr	r3, [r7, #12]
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	681a      	ldr	r2, [r3, #0]
 8002b5e:	68fb      	ldr	r3, [r7, #12]
 8002b60:	681b      	ldr	r3, [r3, #0]
 8002b62:	f022 0204 	bic.w	r2, r2, #4
 8002b66:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8002b68:	68fb      	ldr	r3, [r7, #12]
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	681a      	ldr	r2, [r3, #0]
 8002b6e:	68fb      	ldr	r3, [r7, #12]
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	f042 020a 	orr.w	r2, r2, #10
 8002b76:	601a      	str	r2, [r3, #0]
    }

#ifdef DMAMUX1

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8002b78:	68fb      	ldr	r3, [r7, #12]
 8002b7a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002b7c:	681b      	ldr	r3, [r3, #0]
 8002b7e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002b82:	2b00      	cmp	r3, #0
 8002b84:	d007      	beq.n	8002b96 <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8002b86:	68fb      	ldr	r3, [r7, #12]
 8002b88:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002b8a:	681a      	ldr	r2, [r3, #0]
 8002b8c:	68fb      	ldr	r3, [r7, #12]
 8002b8e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002b90:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002b94:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8002b96:	68fb      	ldr	r3, [r7, #12]
 8002b98:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002b9a:	2b00      	cmp	r3, #0
 8002b9c:	d007      	beq.n	8002bae <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8002b9e:	68fb      	ldr	r3, [r7, #12]
 8002ba0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002ba2:	681a      	ldr	r2, [r3, #0]
 8002ba4:	68fb      	ldr	r3, [r7, #12]
 8002ba6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002ba8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002bac:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002bae:	68fb      	ldr	r3, [r7, #12]
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	681a      	ldr	r2, [r3, #0]
 8002bb4:	68fb      	ldr	r3, [r7, #12]
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	f042 0201 	orr.w	r2, r2, #1
 8002bbc:	601a      	str	r2, [r3, #0]
 8002bbe:	e005      	b.n	8002bcc <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002bc0:	68fb      	ldr	r3, [r7, #12]
 8002bc2:	2200      	movs	r2, #0
 8002bc4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8002bc8:	2302      	movs	r3, #2
 8002bca:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8002bcc:	7dfb      	ldrb	r3, [r7, #23]
}
 8002bce:	4618      	mov	r0, r3
 8002bd0:	3718      	adds	r7, #24
 8002bd2:	46bd      	mov	sp, r7
 8002bd4:	bd80      	pop	{r7, pc}

08002bd6 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002bd6:	b480      	push	{r7}
 8002bd8:	b085      	sub	sp, #20
 8002bda:	af00      	add	r7, sp, #0
 8002bdc:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002bde:	2300      	movs	r3, #0
 8002be0:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8002be8:	b2db      	uxtb	r3, r3
 8002bea:	2b02      	cmp	r3, #2
 8002bec:	d008      	beq.n	8002c00 <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	2204      	movs	r2, #4
 8002bf2:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	2200      	movs	r2, #0
 8002bf8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8002bfc:	2301      	movs	r3, #1
 8002bfe:	e040      	b.n	8002c82 <HAL_DMA_Abort+0xac>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	681a      	ldr	r2, [r3, #0]
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	f022 020e 	bic.w	r2, r2, #14
 8002c0e:	601a      	str	r2, [r3, #0]

#if defined(DMAMUX1)
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002c14:	681a      	ldr	r2, [r3, #0]
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002c1a:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002c1e:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	681a      	ldr	r2, [r3, #0]
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	681b      	ldr	r3, [r3, #0]
 8002c2a:	f022 0201 	bic.w	r2, r2, #1
 8002c2e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002c34:	f003 021c 	and.w	r2, r3, #28
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c3c:	2101      	movs	r1, #1
 8002c3e:	fa01 f202 	lsl.w	r2, r1, r2
 8002c42:	605a      	str	r2, [r3, #4]

#if defined(DMAMUX1)
    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002c48:	687a      	ldr	r2, [r7, #4]
 8002c4a:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8002c4c:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002c52:	2b00      	cmp	r3, #0
 8002c54:	d00c      	beq.n	8002c70 <HAL_DMA_Abort+0x9a>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002c5a:	681a      	ldr	r2, [r3, #0]
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002c60:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002c64:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002c6a:	687a      	ldr	r2, [r7, #4]
 8002c6c:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8002c6e:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	2201      	movs	r2, #1
 8002c74:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	2200      	movs	r2, #0
 8002c7c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return status;
 8002c80:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8002c82:	4618      	mov	r0, r3
 8002c84:	3714      	adds	r7, #20
 8002c86:	46bd      	mov	sp, r7
 8002c88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c8c:	4770      	bx	lr

08002c8e <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002c8e:	b580      	push	{r7, lr}
 8002c90:	b084      	sub	sp, #16
 8002c92:	af00      	add	r7, sp, #0
 8002c94:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002c96:	2300      	movs	r3, #0
 8002c98:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8002ca0:	b2db      	uxtb	r3, r3
 8002ca2:	2b02      	cmp	r3, #2
 8002ca4:	d005      	beq.n	8002cb2 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	2204      	movs	r2, #4
 8002caa:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8002cac:	2301      	movs	r3, #1
 8002cae:	73fb      	strb	r3, [r7, #15]
 8002cb0:	e047      	b.n	8002d42 <HAL_DMA_Abort_IT+0xb4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	681a      	ldr	r2, [r3, #0]
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	f022 020e 	bic.w	r2, r2, #14
 8002cc0:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	681a      	ldr	r2, [r3, #0]
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	f022 0201 	bic.w	r2, r2, #1
 8002cd0:	601a      	str	r2, [r3, #0]

#if defined(DMAMUX1)
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002cd6:	681a      	ldr	r2, [r3, #0]
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002cdc:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002ce0:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002ce6:	f003 021c 	and.w	r2, r3, #28
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002cee:	2101      	movs	r1, #1
 8002cf0:	fa01 f202 	lsl.w	r2, r1, r2
 8002cf4:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002cfa:	687a      	ldr	r2, [r7, #4]
 8002cfc:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8002cfe:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002d04:	2b00      	cmp	r3, #0
 8002d06:	d00c      	beq.n	8002d22 <HAL_DMA_Abort_IT+0x94>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002d0c:	681a      	ldr	r2, [r3, #0]
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002d12:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002d16:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002d1c:	687a      	ldr	r2, [r7, #4]
 8002d1e:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8002d20:	605a      	str	r2, [r3, #4]
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	2201      	movs	r2, #1
 8002d26:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	2200      	movs	r2, #0
 8002d2e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002d36:	2b00      	cmp	r3, #0
 8002d38:	d003      	beq.n	8002d42 <HAL_DMA_Abort_IT+0xb4>
    {
      hdma->XferAbortCallback(hdma);
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002d3e:	6878      	ldr	r0, [r7, #4]
 8002d40:	4798      	blx	r3
    }
  }
  return status;
 8002d42:	7bfb      	ldrb	r3, [r7, #15]
}
 8002d44:	4618      	mov	r0, r3
 8002d46:	3710      	adds	r7, #16
 8002d48:	46bd      	mov	sp, r7
 8002d4a:	bd80      	pop	{r7, pc}

08002d4c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002d4c:	b580      	push	{r7, lr}
 8002d4e:	b084      	sub	sp, #16
 8002d50:	af00      	add	r7, sp, #0
 8002d52:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d68:	f003 031c 	and.w	r3, r3, #28
 8002d6c:	2204      	movs	r2, #4
 8002d6e:	409a      	lsls	r2, r3
 8002d70:	68fb      	ldr	r3, [r7, #12]
 8002d72:	4013      	ands	r3, r2
 8002d74:	2b00      	cmp	r3, #0
 8002d76:	d026      	beq.n	8002dc6 <HAL_DMA_IRQHandler+0x7a>
 8002d78:	68bb      	ldr	r3, [r7, #8]
 8002d7a:	f003 0304 	and.w	r3, r3, #4
 8002d7e:	2b00      	cmp	r3, #0
 8002d80:	d021      	beq.n	8002dc6 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	f003 0320 	and.w	r3, r3, #32
 8002d8c:	2b00      	cmp	r3, #0
 8002d8e:	d107      	bne.n	8002da0 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	681a      	ldr	r2, [r3, #0]
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	f022 0204 	bic.w	r2, r2, #4
 8002d9e:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002da4:	f003 021c 	and.w	r2, r3, #28
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002dac:	2104      	movs	r1, #4
 8002dae:	fa01 f202 	lsl.w	r2, r1, r2
 8002db2:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002db8:	2b00      	cmp	r3, #0
 8002dba:	d071      	beq.n	8002ea0 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002dc0:	6878      	ldr	r0, [r7, #4]
 8002dc2:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8002dc4:	e06c      	b.n	8002ea0 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002dca:	f003 031c 	and.w	r3, r3, #28
 8002dce:	2202      	movs	r2, #2
 8002dd0:	409a      	lsls	r2, r3
 8002dd2:	68fb      	ldr	r3, [r7, #12]
 8002dd4:	4013      	ands	r3, r2
 8002dd6:	2b00      	cmp	r3, #0
 8002dd8:	d02e      	beq.n	8002e38 <HAL_DMA_IRQHandler+0xec>
 8002dda:	68bb      	ldr	r3, [r7, #8]
 8002ddc:	f003 0302 	and.w	r3, r3, #2
 8002de0:	2b00      	cmp	r3, #0
 8002de2:	d029      	beq.n	8002e38 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	681b      	ldr	r3, [r3, #0]
 8002dea:	f003 0320 	and.w	r3, r3, #32
 8002dee:	2b00      	cmp	r3, #0
 8002df0:	d10b      	bne.n	8002e0a <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	681a      	ldr	r2, [r3, #0]
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	f022 020a 	bic.w	r2, r2, #10
 8002e00:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	2201      	movs	r2, #1
 8002e06:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e0e:	f003 021c 	and.w	r2, r3, #28
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e16:	2102      	movs	r1, #2
 8002e18:	fa01 f202 	lsl.w	r2, r1, r2
 8002e1c:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	2200      	movs	r2, #0
 8002e22:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e2a:	2b00      	cmp	r3, #0
 8002e2c:	d038      	beq.n	8002ea0 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e32:	6878      	ldr	r0, [r7, #4]
 8002e34:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8002e36:	e033      	b.n	8002ea0 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e3c:	f003 031c 	and.w	r3, r3, #28
 8002e40:	2208      	movs	r2, #8
 8002e42:	409a      	lsls	r2, r3
 8002e44:	68fb      	ldr	r3, [r7, #12]
 8002e46:	4013      	ands	r3, r2
 8002e48:	2b00      	cmp	r3, #0
 8002e4a:	d02a      	beq.n	8002ea2 <HAL_DMA_IRQHandler+0x156>
 8002e4c:	68bb      	ldr	r3, [r7, #8]
 8002e4e:	f003 0308 	and.w	r3, r3, #8
 8002e52:	2b00      	cmp	r3, #0
 8002e54:	d025      	beq.n	8002ea2 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	681b      	ldr	r3, [r3, #0]
 8002e5a:	681a      	ldr	r2, [r3, #0]
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	f022 020e 	bic.w	r2, r2, #14
 8002e64:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e6a:	f003 021c 	and.w	r2, r3, #28
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e72:	2101      	movs	r1, #1
 8002e74:	fa01 f202 	lsl.w	r2, r1, r2
 8002e78:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	2201      	movs	r2, #1
 8002e7e:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	2201      	movs	r2, #1
 8002e84:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	2200      	movs	r2, #0
 8002e8c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002e94:	2b00      	cmp	r3, #0
 8002e96:	d004      	beq.n	8002ea2 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002e9c:	6878      	ldr	r0, [r7, #4]
 8002e9e:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8002ea0:	bf00      	nop
 8002ea2:	bf00      	nop
}
 8002ea4:	3710      	adds	r7, #16
 8002ea6:	46bd      	mov	sp, r7
 8002ea8:	bd80      	pop	{r7, pc}

08002eaa <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002eaa:	b480      	push	{r7}
 8002eac:	b085      	sub	sp, #20
 8002eae:	af00      	add	r7, sp, #0
 8002eb0:	60f8      	str	r0, [r7, #12]
 8002eb2:	60b9      	str	r1, [r7, #8]
 8002eb4:	607a      	str	r2, [r7, #4]
 8002eb6:	603b      	str	r3, [r7, #0]
#if defined(DMAMUX1)
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002eb8:	68fb      	ldr	r3, [r7, #12]
 8002eba:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002ebc:	68fa      	ldr	r2, [r7, #12]
 8002ebe:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8002ec0:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8002ec2:	68fb      	ldr	r3, [r7, #12]
 8002ec4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002ec6:	2b00      	cmp	r3, #0
 8002ec8:	d004      	beq.n	8002ed4 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002eca:	68fb      	ldr	r3, [r7, #12]
 8002ecc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002ece:	68fa      	ldr	r2, [r7, #12]
 8002ed0:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8002ed2:	605a      	str	r2, [r3, #4]
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002ed4:	68fb      	ldr	r3, [r7, #12]
 8002ed6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002ed8:	f003 021c 	and.w	r2, r3, #28
 8002edc:	68fb      	ldr	r3, [r7, #12]
 8002ede:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ee0:	2101      	movs	r1, #1
 8002ee2:	fa01 f202 	lsl.w	r2, r1, r2
 8002ee6:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8002ee8:	68fb      	ldr	r3, [r7, #12]
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	683a      	ldr	r2, [r7, #0]
 8002eee:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002ef0:	68fb      	ldr	r3, [r7, #12]
 8002ef2:	689b      	ldr	r3, [r3, #8]
 8002ef4:	2b10      	cmp	r3, #16
 8002ef6:	d108      	bne.n	8002f0a <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8002ef8:	68fb      	ldr	r3, [r7, #12]
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	687a      	ldr	r2, [r7, #4]
 8002efe:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8002f00:	68fb      	ldr	r3, [r7, #12]
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	68ba      	ldr	r2, [r7, #8]
 8002f06:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8002f08:	e007      	b.n	8002f1a <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8002f0a:	68fb      	ldr	r3, [r7, #12]
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	68ba      	ldr	r2, [r7, #8]
 8002f10:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8002f12:	68fb      	ldr	r3, [r7, #12]
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	687a      	ldr	r2, [r7, #4]
 8002f18:	60da      	str	r2, [r3, #12]
}
 8002f1a:	bf00      	nop
 8002f1c:	3714      	adds	r7, #20
 8002f1e:	46bd      	mov	sp, r7
 8002f20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f24:	4770      	bx	lr
	...

08002f28 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8002f28:	b480      	push	{r7}
 8002f2a:	b085      	sub	sp, #20
 8002f2c:	af00      	add	r7, sp, #0
 8002f2e:	6078      	str	r0, [r7, #4]
  uint32_t channel_number;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	461a      	mov	r2, r3
 8002f36:	4b17      	ldr	r3, [pc, #92]	@ (8002f94 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 8002f38:	429a      	cmp	r2, r3
 8002f3a:	d80a      	bhi.n	8002f52 <DMA_CalcDMAMUXChannelBaseAndMask+0x2a>
  {
    /* DMA1 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel0 + (hdma->ChannelIndex >> 2U));
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f40:	089b      	lsrs	r3, r3, #2
 8002f42:	009b      	lsls	r3, r3, #2
 8002f44:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8002f48:	f503 3302 	add.w	r3, r3, #133120	@ 0x20800
 8002f4c:	687a      	ldr	r2, [r7, #4]
 8002f4e:	6493      	str	r3, [r2, #72]	@ 0x48
 8002f50:	e007      	b.n	8002f62 <DMA_CalcDMAMUXChannelBaseAndMask+0x3a>
  }
  else
  {
    /* DMA2 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel7 + (hdma->ChannelIndex >> 2U));
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f56:	089b      	lsrs	r3, r3, #2
 8002f58:	009a      	lsls	r2, r3, #2
 8002f5a:	4b0f      	ldr	r3, [pc, #60]	@ (8002f98 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8002f5c:	4413      	add	r3, r2
 8002f5e:	687a      	ldr	r2, [r7, #4]
 8002f60:	6493      	str	r3, [r2, #72]	@ 0x48
  }

  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	b2db      	uxtb	r3, r3
 8002f68:	3b08      	subs	r3, #8
 8002f6a:	4a0c      	ldr	r2, [pc, #48]	@ (8002f9c <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8002f6c:	fba2 2303 	umull	r2, r3, r2, r3
 8002f70:	091b      	lsrs	r3, r3, #4
 8002f72:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	4a0a      	ldr	r2, [pc, #40]	@ (8002fa0 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 8002f78:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8002f7a:	68fb      	ldr	r3, [r7, #12]
 8002f7c:	f003 031f 	and.w	r3, r3, #31
 8002f80:	2201      	movs	r2, #1
 8002f82:	409a      	lsls	r2, r3
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8002f88:	bf00      	nop
 8002f8a:	3714      	adds	r7, #20
 8002f8c:	46bd      	mov	sp, r7
 8002f8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f92:	4770      	bx	lr
 8002f94:	40020407 	.word	0x40020407
 8002f98:	4002081c 	.word	0x4002081c
 8002f9c:	cccccccd 	.word	0xcccccccd
 8002fa0:	40020880 	.word	0x40020880

08002fa4 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8002fa4:	b480      	push	{r7}
 8002fa6:	b085      	sub	sp, #20
 8002fa8:	af00      	add	r7, sp, #0
 8002faa:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	685b      	ldr	r3, [r3, #4]
 8002fb0:	b2db      	uxtb	r3, r3
 8002fb2:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8002fb4:	68fa      	ldr	r2, [r7, #12]
 8002fb6:	4b0b      	ldr	r3, [pc, #44]	@ (8002fe4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8002fb8:	4413      	add	r3, r2
 8002fba:	009b      	lsls	r3, r3, #2
 8002fbc:	461a      	mov	r2, r3
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	4a08      	ldr	r2, [pc, #32]	@ (8002fe8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8002fc6:	659a      	str	r2, [r3, #88]	@ 0x58

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 8002fc8:	68fb      	ldr	r3, [r7, #12]
 8002fca:	3b01      	subs	r3, #1
 8002fcc:	f003 0303 	and.w	r3, r3, #3
 8002fd0:	2201      	movs	r2, #1
 8002fd2:	409a      	lsls	r2, r3
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 8002fd8:	bf00      	nop
 8002fda:	3714      	adds	r7, #20
 8002fdc:	46bd      	mov	sp, r7
 8002fde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fe2:	4770      	bx	lr
 8002fe4:	1000823f 	.word	0x1000823f
 8002fe8:	40020940 	.word	0x40020940

08002fec <HAL_DMAEx_ConfigMuxSync>:
  *              the configuration information for the specified DMA channel.
  * @param  pSyncConfig : pointer to HAL_DMA_MuxSyncConfigTypeDef : contains the DMAMUX synchronization parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMAEx_ConfigMuxSync(DMA_HandleTypeDef *hdma, HAL_DMA_MuxSyncConfigTypeDef *pSyncConfig)
{
 8002fec:	b480      	push	{r7}
 8002fee:	b083      	sub	sp, #12
 8002ff0:	af00      	add	r7, sp, #0
 8002ff2:	6078      	str	r0, [r7, #4]
 8002ff4:	6039      	str	r1, [r7, #0]
  assert_param(IS_DMAMUX_SYNC_STATE(pSyncConfig->SyncEnable));
  assert_param(IS_DMAMUX_SYNC_EVENT(pSyncConfig->EventEnable));
  assert_param(IS_DMAMUX_SYNC_REQUEST_NUMBER(pSyncConfig->RequestNumber));

  /*Check if the DMA state is ready */
  if (hdma->State == HAL_DMA_STATE_READY)
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8002ffc:	b2db      	uxtb	r3, r3
 8002ffe:	2b01      	cmp	r3, #1
 8003000:	d12b      	bne.n	800305a <HAL_DMAEx_ConfigMuxSync+0x6e>
  {
    /* Process Locked */
    __HAL_LOCK(hdma);
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8003008:	2b01      	cmp	r3, #1
 800300a:	d101      	bne.n	8003010 <HAL_DMAEx_ConfigMuxSync+0x24>
 800300c:	2302      	movs	r3, #2
 800300e:	e025      	b.n	800305c <HAL_DMAEx_ConfigMuxSync+0x70>
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	2201      	movs	r2, #1
 8003014:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Set the new synchronization parameters (and keep the request ID filled during the Init)*/
    MODIFY_REG(hdma->DMAmuxChannel->CCR, \
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	b2d9      	uxtb	r1, r3
 8003020:	683b      	ldr	r3, [r7, #0]
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	061a      	lsls	r2, r3, #24
 8003026:	683b      	ldr	r3, [r7, #0]
 8003028:	68db      	ldr	r3, [r3, #12]
 800302a:	3b01      	subs	r3, #1
 800302c:	04db      	lsls	r3, r3, #19
 800302e:	431a      	orrs	r2, r3
 8003030:	683b      	ldr	r3, [r7, #0]
 8003032:	685b      	ldr	r3, [r3, #4]
 8003034:	431a      	orrs	r2, r3
 8003036:	683b      	ldr	r3, [r7, #0]
 8003038:	7a1b      	ldrb	r3, [r3, #8]
 800303a:	041b      	lsls	r3, r3, #16
 800303c:	431a      	orrs	r2, r3
 800303e:	683b      	ldr	r3, [r7, #0]
 8003040:	7a5b      	ldrb	r3, [r3, #9]
 8003042:	025b      	lsls	r3, r3, #9
 8003044:	431a      	orrs	r2, r3
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800304a:	430a      	orrs	r2, r1
 800304c:	601a      	str	r2, [r3, #0]
               ((pSyncConfig->SyncSignalID) << DMAMUX_CxCR_SYNC_ID_Pos) | ((pSyncConfig->RequestNumber - 1U) << DMAMUX_CxCR_NBREQ_Pos) | \
               pSyncConfig->SyncPolarity | ((uint32_t)pSyncConfig->SyncEnable << DMAMUX_CxCR_SE_Pos) | \
               ((uint32_t)pSyncConfig->EventEnable << DMAMUX_CxCR_EGE_Pos));

    /* Process UnLocked */
    __HAL_UNLOCK(hdma);
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	2200      	movs	r2, #0
 8003052:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_OK;
 8003056:	2300      	movs	r3, #0
 8003058:	e000      	b.n	800305c <HAL_DMAEx_ConfigMuxSync+0x70>
  }
  else
  {
    /*DMA State not Ready*/
    return HAL_ERROR;
 800305a:	2301      	movs	r3, #1
  }
}
 800305c:	4618      	mov	r0, r3
 800305e:	370c      	adds	r7, #12
 8003060:	46bd      	mov	sp, r7
 8003062:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003066:	4770      	bx	lr

08003068 <HAL_DMAEx_MUX_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA channel.
  * @retval None
  */
void HAL_DMAEx_MUX_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003068:	b580      	push	{r7, lr}
 800306a:	b082      	sub	sp, #8
 800306c:	af00      	add	r7, sp, #0
 800306e:	6078      	str	r0, [r7, #4]
  /* Check for DMAMUX Synchronization overrun */
  if ((hdma->DMAmuxChannelStatus->CSR & hdma->DMAmuxChannelStatusMask) != 0U)
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003074:	681a      	ldr	r2, [r3, #0]
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800307a:	4013      	ands	r3, r2
 800307c:	2b00      	cmp	r3, #0
 800307e:	d01a      	beq.n	80030b6 <HAL_DMAEx_MUX_IRQHandler+0x4e>
  {
    /* Disable the synchro overrun interrupt */
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003084:	681a      	ldr	r2, [r3, #0]
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800308a:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800308e:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003094:	687a      	ldr	r2, [r7, #4]
 8003096:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8003098:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode |= HAL_DMA_ERROR_SYNC;
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800309e:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	63da      	str	r2, [r3, #60]	@ 0x3c

    if (hdma->XferErrorCallback != NULL)
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80030aa:	2b00      	cmp	r3, #0
 80030ac:	d003      	beq.n	80030b6 <HAL_DMAEx_MUX_IRQHandler+0x4e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80030b2:	6878      	ldr	r0, [r7, #4]
 80030b4:	4798      	blx	r3
    }
  }

  if (hdma->DMAmuxRequestGen != 0)
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80030ba:	2b00      	cmp	r3, #0
 80030bc:	d022      	beq.n	8003104 <HAL_DMAEx_MUX_IRQHandler+0x9c>
  {
    /* if using a DMAMUX request generator block Check for DMAMUX request generator overrun */
    if ((hdma->DMAmuxRequestGenStatus->RGSR & hdma->DMAmuxRequestGenStatusMask) != 0U)
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80030c2:	681a      	ldr	r2, [r3, #0]
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80030c8:	4013      	ands	r3, r2
 80030ca:	2b00      	cmp	r3, #0
 80030cc:	d01a      	beq.n	8003104 <HAL_DMAEx_MUX_IRQHandler+0x9c>
    {
      /* Disable the request gen overrun interrupt */
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80030d2:	681a      	ldr	r2, [r3, #0]
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80030d8:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80030dc:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80030e2:	687a      	ldr	r2, [r7, #4]
 80030e4:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80030e6:	605a      	str	r2, [r3, #4]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_REQGEN;
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80030ec:	f443 6280 	orr.w	r2, r3, #1024	@ 0x400
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	63da      	str	r2, [r3, #60]	@ 0x3c

      if (hdma->XferErrorCallback != NULL)
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80030f8:	2b00      	cmp	r3, #0
 80030fa:	d003      	beq.n	8003104 <HAL_DMAEx_MUX_IRQHandler+0x9c>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003100:	6878      	ldr	r0, [r7, #4]
 8003102:	4798      	blx	r3
      }
    }
  }
}
 8003104:	bf00      	nop
 8003106:	3708      	adds	r7, #8
 8003108:	46bd      	mov	sp, r7
 800310a:	bd80      	pop	{r7, pc}

0800310c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800310c:	b480      	push	{r7}
 800310e:	b087      	sub	sp, #28
 8003110:	af00      	add	r7, sp, #0
 8003112:	6078      	str	r0, [r7, #4]
 8003114:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003116:	2300      	movs	r3, #0
 8003118:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800311a:	e166      	b.n	80033ea <HAL_GPIO_Init+0x2de>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800311c:	683b      	ldr	r3, [r7, #0]
 800311e:	681a      	ldr	r2, [r3, #0]
 8003120:	2101      	movs	r1, #1
 8003122:	697b      	ldr	r3, [r7, #20]
 8003124:	fa01 f303 	lsl.w	r3, r1, r3
 8003128:	4013      	ands	r3, r2
 800312a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800312c:	68fb      	ldr	r3, [r7, #12]
 800312e:	2b00      	cmp	r3, #0
 8003130:	f000 8158 	beq.w	80033e4 <HAL_GPIO_Init+0x2d8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003134:	683b      	ldr	r3, [r7, #0]
 8003136:	685b      	ldr	r3, [r3, #4]
 8003138:	f003 0303 	and.w	r3, r3, #3
 800313c:	2b01      	cmp	r3, #1
 800313e:	d005      	beq.n	800314c <HAL_GPIO_Init+0x40>
 8003140:	683b      	ldr	r3, [r7, #0]
 8003142:	685b      	ldr	r3, [r3, #4]
 8003144:	f003 0303 	and.w	r3, r3, #3
 8003148:	2b02      	cmp	r3, #2
 800314a:	d130      	bne.n	80031ae <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	689b      	ldr	r3, [r3, #8]
 8003150:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8003152:	697b      	ldr	r3, [r7, #20]
 8003154:	005b      	lsls	r3, r3, #1
 8003156:	2203      	movs	r2, #3
 8003158:	fa02 f303 	lsl.w	r3, r2, r3
 800315c:	43db      	mvns	r3, r3
 800315e:	693a      	ldr	r2, [r7, #16]
 8003160:	4013      	ands	r3, r2
 8003162:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8003164:	683b      	ldr	r3, [r7, #0]
 8003166:	68da      	ldr	r2, [r3, #12]
 8003168:	697b      	ldr	r3, [r7, #20]
 800316a:	005b      	lsls	r3, r3, #1
 800316c:	fa02 f303 	lsl.w	r3, r2, r3
 8003170:	693a      	ldr	r2, [r7, #16]
 8003172:	4313      	orrs	r3, r2
 8003174:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	693a      	ldr	r2, [r7, #16]
 800317a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	685b      	ldr	r3, [r3, #4]
 8003180:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8003182:	2201      	movs	r2, #1
 8003184:	697b      	ldr	r3, [r7, #20]
 8003186:	fa02 f303 	lsl.w	r3, r2, r3
 800318a:	43db      	mvns	r3, r3
 800318c:	693a      	ldr	r2, [r7, #16]
 800318e:	4013      	ands	r3, r2
 8003190:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003192:	683b      	ldr	r3, [r7, #0]
 8003194:	685b      	ldr	r3, [r3, #4]
 8003196:	091b      	lsrs	r3, r3, #4
 8003198:	f003 0201 	and.w	r2, r3, #1
 800319c:	697b      	ldr	r3, [r7, #20]
 800319e:	fa02 f303 	lsl.w	r3, r2, r3
 80031a2:	693a      	ldr	r2, [r7, #16]
 80031a4:	4313      	orrs	r3, r2
 80031a6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	693a      	ldr	r2, [r7, #16]
 80031ac:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80031ae:	683b      	ldr	r3, [r7, #0]
 80031b0:	685b      	ldr	r3, [r3, #4]
 80031b2:	f003 0303 	and.w	r3, r3, #3
 80031b6:	2b03      	cmp	r3, #3
 80031b8:	d017      	beq.n	80031ea <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	68db      	ldr	r3, [r3, #12]
 80031be:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80031c0:	697b      	ldr	r3, [r7, #20]
 80031c2:	005b      	lsls	r3, r3, #1
 80031c4:	2203      	movs	r2, #3
 80031c6:	fa02 f303 	lsl.w	r3, r2, r3
 80031ca:	43db      	mvns	r3, r3
 80031cc:	693a      	ldr	r2, [r7, #16]
 80031ce:	4013      	ands	r3, r2
 80031d0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80031d2:	683b      	ldr	r3, [r7, #0]
 80031d4:	689a      	ldr	r2, [r3, #8]
 80031d6:	697b      	ldr	r3, [r7, #20]
 80031d8:	005b      	lsls	r3, r3, #1
 80031da:	fa02 f303 	lsl.w	r3, r2, r3
 80031de:	693a      	ldr	r2, [r7, #16]
 80031e0:	4313      	orrs	r3, r2
 80031e2:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	693a      	ldr	r2, [r7, #16]
 80031e8:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80031ea:	683b      	ldr	r3, [r7, #0]
 80031ec:	685b      	ldr	r3, [r3, #4]
 80031ee:	f003 0303 	and.w	r3, r3, #3
 80031f2:	2b02      	cmp	r3, #2
 80031f4:	d123      	bne.n	800323e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80031f6:	697b      	ldr	r3, [r7, #20]
 80031f8:	08da      	lsrs	r2, r3, #3
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	3208      	adds	r2, #8
 80031fe:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003202:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8003204:	697b      	ldr	r3, [r7, #20]
 8003206:	f003 0307 	and.w	r3, r3, #7
 800320a:	009b      	lsls	r3, r3, #2
 800320c:	220f      	movs	r2, #15
 800320e:	fa02 f303 	lsl.w	r3, r2, r3
 8003212:	43db      	mvns	r3, r3
 8003214:	693a      	ldr	r2, [r7, #16]
 8003216:	4013      	ands	r3, r2
 8003218:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800321a:	683b      	ldr	r3, [r7, #0]
 800321c:	691a      	ldr	r2, [r3, #16]
 800321e:	697b      	ldr	r3, [r7, #20]
 8003220:	f003 0307 	and.w	r3, r3, #7
 8003224:	009b      	lsls	r3, r3, #2
 8003226:	fa02 f303 	lsl.w	r3, r2, r3
 800322a:	693a      	ldr	r2, [r7, #16]
 800322c:	4313      	orrs	r3, r2
 800322e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8003230:	697b      	ldr	r3, [r7, #20]
 8003232:	08da      	lsrs	r2, r3, #3
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	3208      	adds	r2, #8
 8003238:	6939      	ldr	r1, [r7, #16]
 800323a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8003244:	697b      	ldr	r3, [r7, #20]
 8003246:	005b      	lsls	r3, r3, #1
 8003248:	2203      	movs	r2, #3
 800324a:	fa02 f303 	lsl.w	r3, r2, r3
 800324e:	43db      	mvns	r3, r3
 8003250:	693a      	ldr	r2, [r7, #16]
 8003252:	4013      	ands	r3, r2
 8003254:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8003256:	683b      	ldr	r3, [r7, #0]
 8003258:	685b      	ldr	r3, [r3, #4]
 800325a:	f003 0203 	and.w	r2, r3, #3
 800325e:	697b      	ldr	r3, [r7, #20]
 8003260:	005b      	lsls	r3, r3, #1
 8003262:	fa02 f303 	lsl.w	r3, r2, r3
 8003266:	693a      	ldr	r2, [r7, #16]
 8003268:	4313      	orrs	r3, r2
 800326a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	693a      	ldr	r2, [r7, #16]
 8003270:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003272:	683b      	ldr	r3, [r7, #0]
 8003274:	685b      	ldr	r3, [r3, #4]
 8003276:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800327a:	2b00      	cmp	r3, #0
 800327c:	f000 80b2 	beq.w	80033e4 <HAL_GPIO_Init+0x2d8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003280:	4b61      	ldr	r3, [pc, #388]	@ (8003408 <HAL_GPIO_Init+0x2fc>)
 8003282:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003284:	4a60      	ldr	r2, [pc, #384]	@ (8003408 <HAL_GPIO_Init+0x2fc>)
 8003286:	f043 0301 	orr.w	r3, r3, #1
 800328a:	6613      	str	r3, [r2, #96]	@ 0x60
 800328c:	4b5e      	ldr	r3, [pc, #376]	@ (8003408 <HAL_GPIO_Init+0x2fc>)
 800328e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003290:	f003 0301 	and.w	r3, r3, #1
 8003294:	60bb      	str	r3, [r7, #8]
 8003296:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8003298:	4a5c      	ldr	r2, [pc, #368]	@ (800340c <HAL_GPIO_Init+0x300>)
 800329a:	697b      	ldr	r3, [r7, #20]
 800329c:	089b      	lsrs	r3, r3, #2
 800329e:	3302      	adds	r3, #2
 80032a0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80032a4:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80032a6:	697b      	ldr	r3, [r7, #20]
 80032a8:	f003 0303 	and.w	r3, r3, #3
 80032ac:	009b      	lsls	r3, r3, #2
 80032ae:	220f      	movs	r2, #15
 80032b0:	fa02 f303 	lsl.w	r3, r2, r3
 80032b4:	43db      	mvns	r3, r3
 80032b6:	693a      	ldr	r2, [r7, #16]
 80032b8:	4013      	ands	r3, r2
 80032ba:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80032c2:	d02b      	beq.n	800331c <HAL_GPIO_Init+0x210>
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	4a52      	ldr	r2, [pc, #328]	@ (8003410 <HAL_GPIO_Init+0x304>)
 80032c8:	4293      	cmp	r3, r2
 80032ca:	d025      	beq.n	8003318 <HAL_GPIO_Init+0x20c>
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	4a51      	ldr	r2, [pc, #324]	@ (8003414 <HAL_GPIO_Init+0x308>)
 80032d0:	4293      	cmp	r3, r2
 80032d2:	d01f      	beq.n	8003314 <HAL_GPIO_Init+0x208>
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	4a50      	ldr	r2, [pc, #320]	@ (8003418 <HAL_GPIO_Init+0x30c>)
 80032d8:	4293      	cmp	r3, r2
 80032da:	d019      	beq.n	8003310 <HAL_GPIO_Init+0x204>
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	4a4f      	ldr	r2, [pc, #316]	@ (800341c <HAL_GPIO_Init+0x310>)
 80032e0:	4293      	cmp	r3, r2
 80032e2:	d013      	beq.n	800330c <HAL_GPIO_Init+0x200>
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	4a4e      	ldr	r2, [pc, #312]	@ (8003420 <HAL_GPIO_Init+0x314>)
 80032e8:	4293      	cmp	r3, r2
 80032ea:	d00d      	beq.n	8003308 <HAL_GPIO_Init+0x1fc>
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	4a4d      	ldr	r2, [pc, #308]	@ (8003424 <HAL_GPIO_Init+0x318>)
 80032f0:	4293      	cmp	r3, r2
 80032f2:	d007      	beq.n	8003304 <HAL_GPIO_Init+0x1f8>
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	4a4c      	ldr	r2, [pc, #304]	@ (8003428 <HAL_GPIO_Init+0x31c>)
 80032f8:	4293      	cmp	r3, r2
 80032fa:	d101      	bne.n	8003300 <HAL_GPIO_Init+0x1f4>
 80032fc:	2307      	movs	r3, #7
 80032fe:	e00e      	b.n	800331e <HAL_GPIO_Init+0x212>
 8003300:	2308      	movs	r3, #8
 8003302:	e00c      	b.n	800331e <HAL_GPIO_Init+0x212>
 8003304:	2306      	movs	r3, #6
 8003306:	e00a      	b.n	800331e <HAL_GPIO_Init+0x212>
 8003308:	2305      	movs	r3, #5
 800330a:	e008      	b.n	800331e <HAL_GPIO_Init+0x212>
 800330c:	2304      	movs	r3, #4
 800330e:	e006      	b.n	800331e <HAL_GPIO_Init+0x212>
 8003310:	2303      	movs	r3, #3
 8003312:	e004      	b.n	800331e <HAL_GPIO_Init+0x212>
 8003314:	2302      	movs	r3, #2
 8003316:	e002      	b.n	800331e <HAL_GPIO_Init+0x212>
 8003318:	2301      	movs	r3, #1
 800331a:	e000      	b.n	800331e <HAL_GPIO_Init+0x212>
 800331c:	2300      	movs	r3, #0
 800331e:	697a      	ldr	r2, [r7, #20]
 8003320:	f002 0203 	and.w	r2, r2, #3
 8003324:	0092      	lsls	r2, r2, #2
 8003326:	4093      	lsls	r3, r2
 8003328:	693a      	ldr	r2, [r7, #16]
 800332a:	4313      	orrs	r3, r2
 800332c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800332e:	4937      	ldr	r1, [pc, #220]	@ (800340c <HAL_GPIO_Init+0x300>)
 8003330:	697b      	ldr	r3, [r7, #20]
 8003332:	089b      	lsrs	r3, r3, #2
 8003334:	3302      	adds	r3, #2
 8003336:	693a      	ldr	r2, [r7, #16]
 8003338:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800333c:	4b3b      	ldr	r3, [pc, #236]	@ (800342c <HAL_GPIO_Init+0x320>)
 800333e:	689b      	ldr	r3, [r3, #8]
 8003340:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003342:	68fb      	ldr	r3, [r7, #12]
 8003344:	43db      	mvns	r3, r3
 8003346:	693a      	ldr	r2, [r7, #16]
 8003348:	4013      	ands	r3, r2
 800334a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800334c:	683b      	ldr	r3, [r7, #0]
 800334e:	685b      	ldr	r3, [r3, #4]
 8003350:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003354:	2b00      	cmp	r3, #0
 8003356:	d003      	beq.n	8003360 <HAL_GPIO_Init+0x254>
        {
          temp |= iocurrent;
 8003358:	693a      	ldr	r2, [r7, #16]
 800335a:	68fb      	ldr	r3, [r7, #12]
 800335c:	4313      	orrs	r3, r2
 800335e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8003360:	4a32      	ldr	r2, [pc, #200]	@ (800342c <HAL_GPIO_Init+0x320>)
 8003362:	693b      	ldr	r3, [r7, #16]
 8003364:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8003366:	4b31      	ldr	r3, [pc, #196]	@ (800342c <HAL_GPIO_Init+0x320>)
 8003368:	68db      	ldr	r3, [r3, #12]
 800336a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800336c:	68fb      	ldr	r3, [r7, #12]
 800336e:	43db      	mvns	r3, r3
 8003370:	693a      	ldr	r2, [r7, #16]
 8003372:	4013      	ands	r3, r2
 8003374:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003376:	683b      	ldr	r3, [r7, #0]
 8003378:	685b      	ldr	r3, [r3, #4]
 800337a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800337e:	2b00      	cmp	r3, #0
 8003380:	d003      	beq.n	800338a <HAL_GPIO_Init+0x27e>
        {
          temp |= iocurrent;
 8003382:	693a      	ldr	r2, [r7, #16]
 8003384:	68fb      	ldr	r3, [r7, #12]
 8003386:	4313      	orrs	r3, r2
 8003388:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800338a:	4a28      	ldr	r2, [pc, #160]	@ (800342c <HAL_GPIO_Init+0x320>)
 800338c:	693b      	ldr	r3, [r7, #16]
 800338e:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8003390:	4b26      	ldr	r3, [pc, #152]	@ (800342c <HAL_GPIO_Init+0x320>)
 8003392:	685b      	ldr	r3, [r3, #4]
 8003394:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003396:	68fb      	ldr	r3, [r7, #12]
 8003398:	43db      	mvns	r3, r3
 800339a:	693a      	ldr	r2, [r7, #16]
 800339c:	4013      	ands	r3, r2
 800339e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80033a0:	683b      	ldr	r3, [r7, #0]
 80033a2:	685b      	ldr	r3, [r3, #4]
 80033a4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80033a8:	2b00      	cmp	r3, #0
 80033aa:	d003      	beq.n	80033b4 <HAL_GPIO_Init+0x2a8>
        {
          temp |= iocurrent;
 80033ac:	693a      	ldr	r2, [r7, #16]
 80033ae:	68fb      	ldr	r3, [r7, #12]
 80033b0:	4313      	orrs	r3, r2
 80033b2:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80033b4:	4a1d      	ldr	r2, [pc, #116]	@ (800342c <HAL_GPIO_Init+0x320>)
 80033b6:	693b      	ldr	r3, [r7, #16]
 80033b8:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 80033ba:	4b1c      	ldr	r3, [pc, #112]	@ (800342c <HAL_GPIO_Init+0x320>)
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80033c0:	68fb      	ldr	r3, [r7, #12]
 80033c2:	43db      	mvns	r3, r3
 80033c4:	693a      	ldr	r2, [r7, #16]
 80033c6:	4013      	ands	r3, r2
 80033c8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80033ca:	683b      	ldr	r3, [r7, #0]
 80033cc:	685b      	ldr	r3, [r3, #4]
 80033ce:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80033d2:	2b00      	cmp	r3, #0
 80033d4:	d003      	beq.n	80033de <HAL_GPIO_Init+0x2d2>
        {
          temp |= iocurrent;
 80033d6:	693a      	ldr	r2, [r7, #16]
 80033d8:	68fb      	ldr	r3, [r7, #12]
 80033da:	4313      	orrs	r3, r2
 80033dc:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80033de:	4a13      	ldr	r2, [pc, #76]	@ (800342c <HAL_GPIO_Init+0x320>)
 80033e0:	693b      	ldr	r3, [r7, #16]
 80033e2:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80033e4:	697b      	ldr	r3, [r7, #20]
 80033e6:	3301      	adds	r3, #1
 80033e8:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80033ea:	683b      	ldr	r3, [r7, #0]
 80033ec:	681a      	ldr	r2, [r3, #0]
 80033ee:	697b      	ldr	r3, [r7, #20]
 80033f0:	fa22 f303 	lsr.w	r3, r2, r3
 80033f4:	2b00      	cmp	r3, #0
 80033f6:	f47f ae91 	bne.w	800311c <HAL_GPIO_Init+0x10>
  }
}
 80033fa:	bf00      	nop
 80033fc:	bf00      	nop
 80033fe:	371c      	adds	r7, #28
 8003400:	46bd      	mov	sp, r7
 8003402:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003406:	4770      	bx	lr
 8003408:	40021000 	.word	0x40021000
 800340c:	40010000 	.word	0x40010000
 8003410:	48000400 	.word	0x48000400
 8003414:	48000800 	.word	0x48000800
 8003418:	48000c00 	.word	0x48000c00
 800341c:	48001000 	.word	0x48001000
 8003420:	48001400 	.word	0x48001400
 8003424:	48001800 	.word	0x48001800
 8003428:	48001c00 	.word	0x48001c00
 800342c:	40010400 	.word	0x40010400

08003430 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003430:	b480      	push	{r7}
 8003432:	b083      	sub	sp, #12
 8003434:	af00      	add	r7, sp, #0
 8003436:	6078      	str	r0, [r7, #4]
 8003438:	460b      	mov	r3, r1
 800343a:	807b      	strh	r3, [r7, #2]
 800343c:	4613      	mov	r3, r2
 800343e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003440:	787b      	ldrb	r3, [r7, #1]
 8003442:	2b00      	cmp	r3, #0
 8003444:	d003      	beq.n	800344e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003446:	887a      	ldrh	r2, [r7, #2]
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800344c:	e002      	b.n	8003454 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800344e:	887a      	ldrh	r2, [r7, #2]
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8003454:	bf00      	nop
 8003456:	370c      	adds	r7, #12
 8003458:	46bd      	mov	sp, r7
 800345a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800345e:	4770      	bx	lr

08003460 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8003460:	b480      	push	{r7}
 8003462:	af00      	add	r7, sp, #0
#if defined(PWR_CR5_R1MODE)
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8003464:	4b0d      	ldr	r3, [pc, #52]	@ (800349c <HAL_PWREx_GetVoltageRange+0x3c>)
 8003466:	681b      	ldr	r3, [r3, #0]
 8003468:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800346c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003470:	d102      	bne.n	8003478 <HAL_PWREx_GetVoltageRange+0x18>
    {
      return PWR_REGULATOR_VOLTAGE_SCALE2;
 8003472:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003476:	e00b      	b.n	8003490 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else if (READ_BIT(PWR->CR5, PWR_CR5_R1MODE) == PWR_CR5_R1MODE)
 8003478:	4b08      	ldr	r3, [pc, #32]	@ (800349c <HAL_PWREx_GetVoltageRange+0x3c>)
 800347a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800347e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003482:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003486:	d102      	bne.n	800348e <HAL_PWREx_GetVoltageRange+0x2e>
    {
      /* PWR_CR5_R1MODE bit set means that Range 1 Boost is disabled */
      return PWR_REGULATOR_VOLTAGE_SCALE1;
 8003488:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800348c:	e000      	b.n	8003490 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
 800348e:	2300      	movs	r3, #0
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
#endif
}
 8003490:	4618      	mov	r0, r3
 8003492:	46bd      	mov	sp, r7
 8003494:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003498:	4770      	bx	lr
 800349a:	bf00      	nop
 800349c:	40007000 	.word	0x40007000

080034a0 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80034a0:	b480      	push	{r7}
 80034a2:	b085      	sub	sp, #20
 80034a4:	af00      	add	r7, sp, #0
 80034a6:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

#if defined(PWR_CR5_R1MODE)
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	2b00      	cmp	r3, #0
 80034ac:	d141      	bne.n	8003532 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80034ae:	4b4b      	ldr	r3, [pc, #300]	@ (80035dc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80034b6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80034ba:	d131      	bne.n	8003520 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80034bc:	4b47      	ldr	r3, [pc, #284]	@ (80035dc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80034be:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80034c2:	4a46      	ldr	r2, [pc, #280]	@ (80035dc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80034c4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80034c8:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80034cc:	4b43      	ldr	r3, [pc, #268]	@ (80035dc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80034d4:	4a41      	ldr	r2, [pc, #260]	@ (80035dc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80034d6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80034da:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 80034dc:	4b40      	ldr	r3, [pc, #256]	@ (80035e0 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	2232      	movs	r2, #50	@ 0x32
 80034e2:	fb02 f303 	mul.w	r3, r2, r3
 80034e6:	4a3f      	ldr	r2, [pc, #252]	@ (80035e4 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80034e8:	fba2 2303 	umull	r2, r3, r2, r3
 80034ec:	0c9b      	lsrs	r3, r3, #18
 80034ee:	3301      	adds	r3, #1
 80034f0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80034f2:	e002      	b.n	80034fa <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 80034f4:	68fb      	ldr	r3, [r7, #12]
 80034f6:	3b01      	subs	r3, #1
 80034f8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80034fa:	4b38      	ldr	r3, [pc, #224]	@ (80035dc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80034fc:	695b      	ldr	r3, [r3, #20]
 80034fe:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003502:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003506:	d102      	bne.n	800350e <HAL_PWREx_ControlVoltageScaling+0x6e>
 8003508:	68fb      	ldr	r3, [r7, #12]
 800350a:	2b00      	cmp	r3, #0
 800350c:	d1f2      	bne.n	80034f4 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800350e:	4b33      	ldr	r3, [pc, #204]	@ (80035dc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003510:	695b      	ldr	r3, [r3, #20]
 8003512:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003516:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800351a:	d158      	bne.n	80035ce <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800351c:	2303      	movs	r3, #3
 800351e:	e057      	b.n	80035d0 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003520:	4b2e      	ldr	r3, [pc, #184]	@ (80035dc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003522:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003526:	4a2d      	ldr	r2, [pc, #180]	@ (80035dc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003528:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800352c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8003530:	e04d      	b.n	80035ce <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003538:	d141      	bne.n	80035be <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800353a:	4b28      	ldr	r3, [pc, #160]	@ (80035dc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8003542:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003546:	d131      	bne.n	80035ac <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003548:	4b24      	ldr	r3, [pc, #144]	@ (80035dc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800354a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800354e:	4a23      	ldr	r2, [pc, #140]	@ (80035dc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003550:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003554:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003558:	4b20      	ldr	r3, [pc, #128]	@ (80035dc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003560:	4a1e      	ldr	r2, [pc, #120]	@ (80035dc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003562:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003566:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8003568:	4b1d      	ldr	r3, [pc, #116]	@ (80035e0 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	2232      	movs	r2, #50	@ 0x32
 800356e:	fb02 f303 	mul.w	r3, r2, r3
 8003572:	4a1c      	ldr	r2, [pc, #112]	@ (80035e4 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8003574:	fba2 2303 	umull	r2, r3, r2, r3
 8003578:	0c9b      	lsrs	r3, r3, #18
 800357a:	3301      	adds	r3, #1
 800357c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800357e:	e002      	b.n	8003586 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8003580:	68fb      	ldr	r3, [r7, #12]
 8003582:	3b01      	subs	r3, #1
 8003584:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003586:	4b15      	ldr	r3, [pc, #84]	@ (80035dc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003588:	695b      	ldr	r3, [r3, #20]
 800358a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800358e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003592:	d102      	bne.n	800359a <HAL_PWREx_ControlVoltageScaling+0xfa>
 8003594:	68fb      	ldr	r3, [r7, #12]
 8003596:	2b00      	cmp	r3, #0
 8003598:	d1f2      	bne.n	8003580 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800359a:	4b10      	ldr	r3, [pc, #64]	@ (80035dc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800359c:	695b      	ldr	r3, [r3, #20]
 800359e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80035a2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80035a6:	d112      	bne.n	80035ce <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80035a8:	2303      	movs	r3, #3
 80035aa:	e011      	b.n	80035d0 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80035ac:	4b0b      	ldr	r3, [pc, #44]	@ (80035dc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80035ae:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80035b2:	4a0a      	ldr	r2, [pc, #40]	@ (80035dc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80035b4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80035b8:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 80035bc:	e007      	b.n	80035ce <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80035be:	4b07      	ldr	r3, [pc, #28]	@ (80035dc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80035c6:	4a05      	ldr	r2, [pc, #20]	@ (80035dc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80035c8:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80035cc:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80035ce:	2300      	movs	r3, #0
}
 80035d0:	4618      	mov	r0, r3
 80035d2:	3714      	adds	r7, #20
 80035d4:	46bd      	mov	sp, r7
 80035d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035da:	4770      	bx	lr
 80035dc:	40007000 	.word	0x40007000
 80035e0:	20040000 	.word	0x20040000
 80035e4:	431bde83 	.word	0x431bde83

080035e8 <HAL_PWREx_EnableVddIO2>:
  * @brief Enable VDDIO2 supply.
  * @note  Remove VDDIO2 electrical and logical isolation, once VDDIO2 supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddIO2(void)
{
 80035e8:	b480      	push	{r7}
 80035ea:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_IOSV);
 80035ec:	4b05      	ldr	r3, [pc, #20]	@ (8003604 <HAL_PWREx_EnableVddIO2+0x1c>)
 80035ee:	685b      	ldr	r3, [r3, #4]
 80035f0:	4a04      	ldr	r2, [pc, #16]	@ (8003604 <HAL_PWREx_EnableVddIO2+0x1c>)
 80035f2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80035f6:	6053      	str	r3, [r2, #4]
}
 80035f8:	bf00      	nop
 80035fa:	46bd      	mov	sp, r7
 80035fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003600:	4770      	bx	lr
 8003602:	bf00      	nop
 8003604:	40007000 	.word	0x40007000

08003608 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003608:	b580      	push	{r7, lr}
 800360a:	b088      	sub	sp, #32
 800360c:	af00      	add	r7, sp, #0
 800360e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	2b00      	cmp	r3, #0
 8003614:	d102      	bne.n	800361c <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8003616:	2301      	movs	r3, #1
 8003618:	f000 bc08 	b.w	8003e2c <HAL_RCC_OscConfig+0x824>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800361c:	4b96      	ldr	r3, [pc, #600]	@ (8003878 <HAL_RCC_OscConfig+0x270>)
 800361e:	689b      	ldr	r3, [r3, #8]
 8003620:	f003 030c 	and.w	r3, r3, #12
 8003624:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003626:	4b94      	ldr	r3, [pc, #592]	@ (8003878 <HAL_RCC_OscConfig+0x270>)
 8003628:	68db      	ldr	r3, [r3, #12]
 800362a:	f003 0303 	and.w	r3, r3, #3
 800362e:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	f003 0310 	and.w	r3, r3, #16
 8003638:	2b00      	cmp	r3, #0
 800363a:	f000 80e4 	beq.w	8003806 <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800363e:	69bb      	ldr	r3, [r7, #24]
 8003640:	2b00      	cmp	r3, #0
 8003642:	d007      	beq.n	8003654 <HAL_RCC_OscConfig+0x4c>
 8003644:	69bb      	ldr	r3, [r7, #24]
 8003646:	2b0c      	cmp	r3, #12
 8003648:	f040 808b 	bne.w	8003762 <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 800364c:	697b      	ldr	r3, [r7, #20]
 800364e:	2b01      	cmp	r3, #1
 8003650:	f040 8087 	bne.w	8003762 <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003654:	4b88      	ldr	r3, [pc, #544]	@ (8003878 <HAL_RCC_OscConfig+0x270>)
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	f003 0302 	and.w	r3, r3, #2
 800365c:	2b00      	cmp	r3, #0
 800365e:	d005      	beq.n	800366c <HAL_RCC_OscConfig+0x64>
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	699b      	ldr	r3, [r3, #24]
 8003664:	2b00      	cmp	r3, #0
 8003666:	d101      	bne.n	800366c <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8003668:	2301      	movs	r3, #1
 800366a:	e3df      	b.n	8003e2c <HAL_RCC_OscConfig+0x824>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	6a1a      	ldr	r2, [r3, #32]
 8003670:	4b81      	ldr	r3, [pc, #516]	@ (8003878 <HAL_RCC_OscConfig+0x270>)
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	f003 0308 	and.w	r3, r3, #8
 8003678:	2b00      	cmp	r3, #0
 800367a:	d004      	beq.n	8003686 <HAL_RCC_OscConfig+0x7e>
 800367c:	4b7e      	ldr	r3, [pc, #504]	@ (8003878 <HAL_RCC_OscConfig+0x270>)
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003684:	e005      	b.n	8003692 <HAL_RCC_OscConfig+0x8a>
 8003686:	4b7c      	ldr	r3, [pc, #496]	@ (8003878 <HAL_RCC_OscConfig+0x270>)
 8003688:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800368c:	091b      	lsrs	r3, r3, #4
 800368e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003692:	4293      	cmp	r3, r2
 8003694:	d223      	bcs.n	80036de <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	6a1b      	ldr	r3, [r3, #32]
 800369a:	4618      	mov	r0, r3
 800369c:	f000 fdcc 	bl	8004238 <RCC_SetFlashLatencyFromMSIRange>
 80036a0:	4603      	mov	r3, r0
 80036a2:	2b00      	cmp	r3, #0
 80036a4:	d001      	beq.n	80036aa <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 80036a6:	2301      	movs	r3, #1
 80036a8:	e3c0      	b.n	8003e2c <HAL_RCC_OscConfig+0x824>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80036aa:	4b73      	ldr	r3, [pc, #460]	@ (8003878 <HAL_RCC_OscConfig+0x270>)
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	4a72      	ldr	r2, [pc, #456]	@ (8003878 <HAL_RCC_OscConfig+0x270>)
 80036b0:	f043 0308 	orr.w	r3, r3, #8
 80036b4:	6013      	str	r3, [r2, #0]
 80036b6:	4b70      	ldr	r3, [pc, #448]	@ (8003878 <HAL_RCC_OscConfig+0x270>)
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	6a1b      	ldr	r3, [r3, #32]
 80036c2:	496d      	ldr	r1, [pc, #436]	@ (8003878 <HAL_RCC_OscConfig+0x270>)
 80036c4:	4313      	orrs	r3, r2
 80036c6:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80036c8:	4b6b      	ldr	r3, [pc, #428]	@ (8003878 <HAL_RCC_OscConfig+0x270>)
 80036ca:	685b      	ldr	r3, [r3, #4]
 80036cc:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	69db      	ldr	r3, [r3, #28]
 80036d4:	021b      	lsls	r3, r3, #8
 80036d6:	4968      	ldr	r1, [pc, #416]	@ (8003878 <HAL_RCC_OscConfig+0x270>)
 80036d8:	4313      	orrs	r3, r2
 80036da:	604b      	str	r3, [r1, #4]
 80036dc:	e025      	b.n	800372a <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80036de:	4b66      	ldr	r3, [pc, #408]	@ (8003878 <HAL_RCC_OscConfig+0x270>)
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	4a65      	ldr	r2, [pc, #404]	@ (8003878 <HAL_RCC_OscConfig+0x270>)
 80036e4:	f043 0308 	orr.w	r3, r3, #8
 80036e8:	6013      	str	r3, [r2, #0]
 80036ea:	4b63      	ldr	r3, [pc, #396]	@ (8003878 <HAL_RCC_OscConfig+0x270>)
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	6a1b      	ldr	r3, [r3, #32]
 80036f6:	4960      	ldr	r1, [pc, #384]	@ (8003878 <HAL_RCC_OscConfig+0x270>)
 80036f8:	4313      	orrs	r3, r2
 80036fa:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80036fc:	4b5e      	ldr	r3, [pc, #376]	@ (8003878 <HAL_RCC_OscConfig+0x270>)
 80036fe:	685b      	ldr	r3, [r3, #4]
 8003700:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	69db      	ldr	r3, [r3, #28]
 8003708:	021b      	lsls	r3, r3, #8
 800370a:	495b      	ldr	r1, [pc, #364]	@ (8003878 <HAL_RCC_OscConfig+0x270>)
 800370c:	4313      	orrs	r3, r2
 800370e:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003710:	69bb      	ldr	r3, [r7, #24]
 8003712:	2b00      	cmp	r3, #0
 8003714:	d109      	bne.n	800372a <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	6a1b      	ldr	r3, [r3, #32]
 800371a:	4618      	mov	r0, r3
 800371c:	f000 fd8c 	bl	8004238 <RCC_SetFlashLatencyFromMSIRange>
 8003720:	4603      	mov	r3, r0
 8003722:	2b00      	cmp	r3, #0
 8003724:	d001      	beq.n	800372a <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 8003726:	2301      	movs	r3, #1
 8003728:	e380      	b.n	8003e2c <HAL_RCC_OscConfig+0x824>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800372a:	f000 fcc1 	bl	80040b0 <HAL_RCC_GetSysClockFreq>
 800372e:	4602      	mov	r2, r0
 8003730:	4b51      	ldr	r3, [pc, #324]	@ (8003878 <HAL_RCC_OscConfig+0x270>)
 8003732:	689b      	ldr	r3, [r3, #8]
 8003734:	091b      	lsrs	r3, r3, #4
 8003736:	f003 030f 	and.w	r3, r3, #15
 800373a:	4950      	ldr	r1, [pc, #320]	@ (800387c <HAL_RCC_OscConfig+0x274>)
 800373c:	5ccb      	ldrb	r3, [r1, r3]
 800373e:	f003 031f 	and.w	r3, r3, #31
 8003742:	fa22 f303 	lsr.w	r3, r2, r3
 8003746:	4a4e      	ldr	r2, [pc, #312]	@ (8003880 <HAL_RCC_OscConfig+0x278>)
 8003748:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 800374a:	4b4e      	ldr	r3, [pc, #312]	@ (8003884 <HAL_RCC_OscConfig+0x27c>)
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	4618      	mov	r0, r3
 8003750:	f7fe ffb0 	bl	80026b4 <HAL_InitTick>
 8003754:	4603      	mov	r3, r0
 8003756:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8003758:	7bfb      	ldrb	r3, [r7, #15]
 800375a:	2b00      	cmp	r3, #0
 800375c:	d052      	beq.n	8003804 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 800375e:	7bfb      	ldrb	r3, [r7, #15]
 8003760:	e364      	b.n	8003e2c <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	699b      	ldr	r3, [r3, #24]
 8003766:	2b00      	cmp	r3, #0
 8003768:	d032      	beq.n	80037d0 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800376a:	4b43      	ldr	r3, [pc, #268]	@ (8003878 <HAL_RCC_OscConfig+0x270>)
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	4a42      	ldr	r2, [pc, #264]	@ (8003878 <HAL_RCC_OscConfig+0x270>)
 8003770:	f043 0301 	orr.w	r3, r3, #1
 8003774:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003776:	f7fe ffed 	bl	8002754 <HAL_GetTick>
 800377a:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800377c:	e008      	b.n	8003790 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800377e:	f7fe ffe9 	bl	8002754 <HAL_GetTick>
 8003782:	4602      	mov	r2, r0
 8003784:	693b      	ldr	r3, [r7, #16]
 8003786:	1ad3      	subs	r3, r2, r3
 8003788:	2b02      	cmp	r3, #2
 800378a:	d901      	bls.n	8003790 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 800378c:	2303      	movs	r3, #3
 800378e:	e34d      	b.n	8003e2c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003790:	4b39      	ldr	r3, [pc, #228]	@ (8003878 <HAL_RCC_OscConfig+0x270>)
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	f003 0302 	and.w	r3, r3, #2
 8003798:	2b00      	cmp	r3, #0
 800379a:	d0f0      	beq.n	800377e <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800379c:	4b36      	ldr	r3, [pc, #216]	@ (8003878 <HAL_RCC_OscConfig+0x270>)
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	4a35      	ldr	r2, [pc, #212]	@ (8003878 <HAL_RCC_OscConfig+0x270>)
 80037a2:	f043 0308 	orr.w	r3, r3, #8
 80037a6:	6013      	str	r3, [r2, #0]
 80037a8:	4b33      	ldr	r3, [pc, #204]	@ (8003878 <HAL_RCC_OscConfig+0x270>)
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	6a1b      	ldr	r3, [r3, #32]
 80037b4:	4930      	ldr	r1, [pc, #192]	@ (8003878 <HAL_RCC_OscConfig+0x270>)
 80037b6:	4313      	orrs	r3, r2
 80037b8:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80037ba:	4b2f      	ldr	r3, [pc, #188]	@ (8003878 <HAL_RCC_OscConfig+0x270>)
 80037bc:	685b      	ldr	r3, [r3, #4]
 80037be:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	69db      	ldr	r3, [r3, #28]
 80037c6:	021b      	lsls	r3, r3, #8
 80037c8:	492b      	ldr	r1, [pc, #172]	@ (8003878 <HAL_RCC_OscConfig+0x270>)
 80037ca:	4313      	orrs	r3, r2
 80037cc:	604b      	str	r3, [r1, #4]
 80037ce:	e01a      	b.n	8003806 <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80037d0:	4b29      	ldr	r3, [pc, #164]	@ (8003878 <HAL_RCC_OscConfig+0x270>)
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	4a28      	ldr	r2, [pc, #160]	@ (8003878 <HAL_RCC_OscConfig+0x270>)
 80037d6:	f023 0301 	bic.w	r3, r3, #1
 80037da:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80037dc:	f7fe ffba 	bl	8002754 <HAL_GetTick>
 80037e0:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80037e2:	e008      	b.n	80037f6 <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80037e4:	f7fe ffb6 	bl	8002754 <HAL_GetTick>
 80037e8:	4602      	mov	r2, r0
 80037ea:	693b      	ldr	r3, [r7, #16]
 80037ec:	1ad3      	subs	r3, r2, r3
 80037ee:	2b02      	cmp	r3, #2
 80037f0:	d901      	bls.n	80037f6 <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 80037f2:	2303      	movs	r3, #3
 80037f4:	e31a      	b.n	8003e2c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80037f6:	4b20      	ldr	r3, [pc, #128]	@ (8003878 <HAL_RCC_OscConfig+0x270>)
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	f003 0302 	and.w	r3, r3, #2
 80037fe:	2b00      	cmp	r3, #0
 8003800:	d1f0      	bne.n	80037e4 <HAL_RCC_OscConfig+0x1dc>
 8003802:	e000      	b.n	8003806 <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003804:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	f003 0301 	and.w	r3, r3, #1
 800380e:	2b00      	cmp	r3, #0
 8003810:	d073      	beq.n	80038fa <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8003812:	69bb      	ldr	r3, [r7, #24]
 8003814:	2b08      	cmp	r3, #8
 8003816:	d005      	beq.n	8003824 <HAL_RCC_OscConfig+0x21c>
 8003818:	69bb      	ldr	r3, [r7, #24]
 800381a:	2b0c      	cmp	r3, #12
 800381c:	d10e      	bne.n	800383c <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 800381e:	697b      	ldr	r3, [r7, #20]
 8003820:	2b03      	cmp	r3, #3
 8003822:	d10b      	bne.n	800383c <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003824:	4b14      	ldr	r3, [pc, #80]	@ (8003878 <HAL_RCC_OscConfig+0x270>)
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800382c:	2b00      	cmp	r3, #0
 800382e:	d063      	beq.n	80038f8 <HAL_RCC_OscConfig+0x2f0>
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	685b      	ldr	r3, [r3, #4]
 8003834:	2b00      	cmp	r3, #0
 8003836:	d15f      	bne.n	80038f8 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8003838:	2301      	movs	r3, #1
 800383a:	e2f7      	b.n	8003e2c <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	685b      	ldr	r3, [r3, #4]
 8003840:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003844:	d106      	bne.n	8003854 <HAL_RCC_OscConfig+0x24c>
 8003846:	4b0c      	ldr	r3, [pc, #48]	@ (8003878 <HAL_RCC_OscConfig+0x270>)
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	4a0b      	ldr	r2, [pc, #44]	@ (8003878 <HAL_RCC_OscConfig+0x270>)
 800384c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003850:	6013      	str	r3, [r2, #0]
 8003852:	e025      	b.n	80038a0 <HAL_RCC_OscConfig+0x298>
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	685b      	ldr	r3, [r3, #4]
 8003858:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800385c:	d114      	bne.n	8003888 <HAL_RCC_OscConfig+0x280>
 800385e:	4b06      	ldr	r3, [pc, #24]	@ (8003878 <HAL_RCC_OscConfig+0x270>)
 8003860:	681b      	ldr	r3, [r3, #0]
 8003862:	4a05      	ldr	r2, [pc, #20]	@ (8003878 <HAL_RCC_OscConfig+0x270>)
 8003864:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003868:	6013      	str	r3, [r2, #0]
 800386a:	4b03      	ldr	r3, [pc, #12]	@ (8003878 <HAL_RCC_OscConfig+0x270>)
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	4a02      	ldr	r2, [pc, #8]	@ (8003878 <HAL_RCC_OscConfig+0x270>)
 8003870:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003874:	6013      	str	r3, [r2, #0]
 8003876:	e013      	b.n	80038a0 <HAL_RCC_OscConfig+0x298>
 8003878:	40021000 	.word	0x40021000
 800387c:	0800ac98 	.word	0x0800ac98
 8003880:	20040000 	.word	0x20040000
 8003884:	20040004 	.word	0x20040004
 8003888:	4ba0      	ldr	r3, [pc, #640]	@ (8003b0c <HAL_RCC_OscConfig+0x504>)
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	4a9f      	ldr	r2, [pc, #636]	@ (8003b0c <HAL_RCC_OscConfig+0x504>)
 800388e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003892:	6013      	str	r3, [r2, #0]
 8003894:	4b9d      	ldr	r3, [pc, #628]	@ (8003b0c <HAL_RCC_OscConfig+0x504>)
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	4a9c      	ldr	r2, [pc, #624]	@ (8003b0c <HAL_RCC_OscConfig+0x504>)
 800389a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800389e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	685b      	ldr	r3, [r3, #4]
 80038a4:	2b00      	cmp	r3, #0
 80038a6:	d013      	beq.n	80038d0 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80038a8:	f7fe ff54 	bl	8002754 <HAL_GetTick>
 80038ac:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80038ae:	e008      	b.n	80038c2 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80038b0:	f7fe ff50 	bl	8002754 <HAL_GetTick>
 80038b4:	4602      	mov	r2, r0
 80038b6:	693b      	ldr	r3, [r7, #16]
 80038b8:	1ad3      	subs	r3, r2, r3
 80038ba:	2b64      	cmp	r3, #100	@ 0x64
 80038bc:	d901      	bls.n	80038c2 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 80038be:	2303      	movs	r3, #3
 80038c0:	e2b4      	b.n	8003e2c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80038c2:	4b92      	ldr	r3, [pc, #584]	@ (8003b0c <HAL_RCC_OscConfig+0x504>)
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80038ca:	2b00      	cmp	r3, #0
 80038cc:	d0f0      	beq.n	80038b0 <HAL_RCC_OscConfig+0x2a8>
 80038ce:	e014      	b.n	80038fa <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80038d0:	f7fe ff40 	bl	8002754 <HAL_GetTick>
 80038d4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80038d6:	e008      	b.n	80038ea <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80038d8:	f7fe ff3c 	bl	8002754 <HAL_GetTick>
 80038dc:	4602      	mov	r2, r0
 80038de:	693b      	ldr	r3, [r7, #16]
 80038e0:	1ad3      	subs	r3, r2, r3
 80038e2:	2b64      	cmp	r3, #100	@ 0x64
 80038e4:	d901      	bls.n	80038ea <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 80038e6:	2303      	movs	r3, #3
 80038e8:	e2a0      	b.n	8003e2c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80038ea:	4b88      	ldr	r3, [pc, #544]	@ (8003b0c <HAL_RCC_OscConfig+0x504>)
 80038ec:	681b      	ldr	r3, [r3, #0]
 80038ee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80038f2:	2b00      	cmp	r3, #0
 80038f4:	d1f0      	bne.n	80038d8 <HAL_RCC_OscConfig+0x2d0>
 80038f6:	e000      	b.n	80038fa <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80038f8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	f003 0302 	and.w	r3, r3, #2
 8003902:	2b00      	cmp	r3, #0
 8003904:	d060      	beq.n	80039c8 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8003906:	69bb      	ldr	r3, [r7, #24]
 8003908:	2b04      	cmp	r3, #4
 800390a:	d005      	beq.n	8003918 <HAL_RCC_OscConfig+0x310>
 800390c:	69bb      	ldr	r3, [r7, #24]
 800390e:	2b0c      	cmp	r3, #12
 8003910:	d119      	bne.n	8003946 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8003912:	697b      	ldr	r3, [r7, #20]
 8003914:	2b02      	cmp	r3, #2
 8003916:	d116      	bne.n	8003946 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003918:	4b7c      	ldr	r3, [pc, #496]	@ (8003b0c <HAL_RCC_OscConfig+0x504>)
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003920:	2b00      	cmp	r3, #0
 8003922:	d005      	beq.n	8003930 <HAL_RCC_OscConfig+0x328>
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	68db      	ldr	r3, [r3, #12]
 8003928:	2b00      	cmp	r3, #0
 800392a:	d101      	bne.n	8003930 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 800392c:	2301      	movs	r3, #1
 800392e:	e27d      	b.n	8003e2c <HAL_RCC_OscConfig+0x824>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003930:	4b76      	ldr	r3, [pc, #472]	@ (8003b0c <HAL_RCC_OscConfig+0x504>)
 8003932:	685b      	ldr	r3, [r3, #4]
 8003934:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	691b      	ldr	r3, [r3, #16]
 800393c:	061b      	lsls	r3, r3, #24
 800393e:	4973      	ldr	r1, [pc, #460]	@ (8003b0c <HAL_RCC_OscConfig+0x504>)
 8003940:	4313      	orrs	r3, r2
 8003942:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003944:	e040      	b.n	80039c8 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	68db      	ldr	r3, [r3, #12]
 800394a:	2b00      	cmp	r3, #0
 800394c:	d023      	beq.n	8003996 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800394e:	4b6f      	ldr	r3, [pc, #444]	@ (8003b0c <HAL_RCC_OscConfig+0x504>)
 8003950:	681b      	ldr	r3, [r3, #0]
 8003952:	4a6e      	ldr	r2, [pc, #440]	@ (8003b0c <HAL_RCC_OscConfig+0x504>)
 8003954:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003958:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800395a:	f7fe fefb 	bl	8002754 <HAL_GetTick>
 800395e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003960:	e008      	b.n	8003974 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003962:	f7fe fef7 	bl	8002754 <HAL_GetTick>
 8003966:	4602      	mov	r2, r0
 8003968:	693b      	ldr	r3, [r7, #16]
 800396a:	1ad3      	subs	r3, r2, r3
 800396c:	2b02      	cmp	r3, #2
 800396e:	d901      	bls.n	8003974 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8003970:	2303      	movs	r3, #3
 8003972:	e25b      	b.n	8003e2c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003974:	4b65      	ldr	r3, [pc, #404]	@ (8003b0c <HAL_RCC_OscConfig+0x504>)
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800397c:	2b00      	cmp	r3, #0
 800397e:	d0f0      	beq.n	8003962 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003980:	4b62      	ldr	r3, [pc, #392]	@ (8003b0c <HAL_RCC_OscConfig+0x504>)
 8003982:	685b      	ldr	r3, [r3, #4]
 8003984:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	691b      	ldr	r3, [r3, #16]
 800398c:	061b      	lsls	r3, r3, #24
 800398e:	495f      	ldr	r1, [pc, #380]	@ (8003b0c <HAL_RCC_OscConfig+0x504>)
 8003990:	4313      	orrs	r3, r2
 8003992:	604b      	str	r3, [r1, #4]
 8003994:	e018      	b.n	80039c8 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003996:	4b5d      	ldr	r3, [pc, #372]	@ (8003b0c <HAL_RCC_OscConfig+0x504>)
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	4a5c      	ldr	r2, [pc, #368]	@ (8003b0c <HAL_RCC_OscConfig+0x504>)
 800399c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80039a0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80039a2:	f7fe fed7 	bl	8002754 <HAL_GetTick>
 80039a6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80039a8:	e008      	b.n	80039bc <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80039aa:	f7fe fed3 	bl	8002754 <HAL_GetTick>
 80039ae:	4602      	mov	r2, r0
 80039b0:	693b      	ldr	r3, [r7, #16]
 80039b2:	1ad3      	subs	r3, r2, r3
 80039b4:	2b02      	cmp	r3, #2
 80039b6:	d901      	bls.n	80039bc <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 80039b8:	2303      	movs	r3, #3
 80039ba:	e237      	b.n	8003e2c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80039bc:	4b53      	ldr	r3, [pc, #332]	@ (8003b0c <HAL_RCC_OscConfig+0x504>)
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80039c4:	2b00      	cmp	r3, #0
 80039c6:	d1f0      	bne.n	80039aa <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	f003 0308 	and.w	r3, r3, #8
 80039d0:	2b00      	cmp	r3, #0
 80039d2:	d03c      	beq.n	8003a4e <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	695b      	ldr	r3, [r3, #20]
 80039d8:	2b00      	cmp	r3, #0
 80039da:	d01c      	beq.n	8003a16 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80039dc:	4b4b      	ldr	r3, [pc, #300]	@ (8003b0c <HAL_RCC_OscConfig+0x504>)
 80039de:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80039e2:	4a4a      	ldr	r2, [pc, #296]	@ (8003b0c <HAL_RCC_OscConfig+0x504>)
 80039e4:	f043 0301 	orr.w	r3, r3, #1
 80039e8:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80039ec:	f7fe feb2 	bl	8002754 <HAL_GetTick>
 80039f0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80039f2:	e008      	b.n	8003a06 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80039f4:	f7fe feae 	bl	8002754 <HAL_GetTick>
 80039f8:	4602      	mov	r2, r0
 80039fa:	693b      	ldr	r3, [r7, #16]
 80039fc:	1ad3      	subs	r3, r2, r3
 80039fe:	2b02      	cmp	r3, #2
 8003a00:	d901      	bls.n	8003a06 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8003a02:	2303      	movs	r3, #3
 8003a04:	e212      	b.n	8003e2c <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003a06:	4b41      	ldr	r3, [pc, #260]	@ (8003b0c <HAL_RCC_OscConfig+0x504>)
 8003a08:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003a0c:	f003 0302 	and.w	r3, r3, #2
 8003a10:	2b00      	cmp	r3, #0
 8003a12:	d0ef      	beq.n	80039f4 <HAL_RCC_OscConfig+0x3ec>
 8003a14:	e01b      	b.n	8003a4e <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003a16:	4b3d      	ldr	r3, [pc, #244]	@ (8003b0c <HAL_RCC_OscConfig+0x504>)
 8003a18:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003a1c:	4a3b      	ldr	r2, [pc, #236]	@ (8003b0c <HAL_RCC_OscConfig+0x504>)
 8003a1e:	f023 0301 	bic.w	r3, r3, #1
 8003a22:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003a26:	f7fe fe95 	bl	8002754 <HAL_GetTick>
 8003a2a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003a2c:	e008      	b.n	8003a40 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003a2e:	f7fe fe91 	bl	8002754 <HAL_GetTick>
 8003a32:	4602      	mov	r2, r0
 8003a34:	693b      	ldr	r3, [r7, #16]
 8003a36:	1ad3      	subs	r3, r2, r3
 8003a38:	2b02      	cmp	r3, #2
 8003a3a:	d901      	bls.n	8003a40 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8003a3c:	2303      	movs	r3, #3
 8003a3e:	e1f5      	b.n	8003e2c <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003a40:	4b32      	ldr	r3, [pc, #200]	@ (8003b0c <HAL_RCC_OscConfig+0x504>)
 8003a42:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003a46:	f003 0302 	and.w	r3, r3, #2
 8003a4a:	2b00      	cmp	r3, #0
 8003a4c:	d1ef      	bne.n	8003a2e <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	f003 0304 	and.w	r3, r3, #4
 8003a56:	2b00      	cmp	r3, #0
 8003a58:	f000 80a6 	beq.w	8003ba8 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003a5c:	2300      	movs	r3, #0
 8003a5e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8003a60:	4b2a      	ldr	r3, [pc, #168]	@ (8003b0c <HAL_RCC_OscConfig+0x504>)
 8003a62:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003a64:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003a68:	2b00      	cmp	r3, #0
 8003a6a:	d10d      	bne.n	8003a88 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003a6c:	4b27      	ldr	r3, [pc, #156]	@ (8003b0c <HAL_RCC_OscConfig+0x504>)
 8003a6e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003a70:	4a26      	ldr	r2, [pc, #152]	@ (8003b0c <HAL_RCC_OscConfig+0x504>)
 8003a72:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003a76:	6593      	str	r3, [r2, #88]	@ 0x58
 8003a78:	4b24      	ldr	r3, [pc, #144]	@ (8003b0c <HAL_RCC_OscConfig+0x504>)
 8003a7a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003a7c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003a80:	60bb      	str	r3, [r7, #8]
 8003a82:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003a84:	2301      	movs	r3, #1
 8003a86:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003a88:	4b21      	ldr	r3, [pc, #132]	@ (8003b10 <HAL_RCC_OscConfig+0x508>)
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003a90:	2b00      	cmp	r3, #0
 8003a92:	d118      	bne.n	8003ac6 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003a94:	4b1e      	ldr	r3, [pc, #120]	@ (8003b10 <HAL_RCC_OscConfig+0x508>)
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	4a1d      	ldr	r2, [pc, #116]	@ (8003b10 <HAL_RCC_OscConfig+0x508>)
 8003a9a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003a9e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003aa0:	f7fe fe58 	bl	8002754 <HAL_GetTick>
 8003aa4:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003aa6:	e008      	b.n	8003aba <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003aa8:	f7fe fe54 	bl	8002754 <HAL_GetTick>
 8003aac:	4602      	mov	r2, r0
 8003aae:	693b      	ldr	r3, [r7, #16]
 8003ab0:	1ad3      	subs	r3, r2, r3
 8003ab2:	2b02      	cmp	r3, #2
 8003ab4:	d901      	bls.n	8003aba <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8003ab6:	2303      	movs	r3, #3
 8003ab8:	e1b8      	b.n	8003e2c <HAL_RCC_OscConfig+0x824>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003aba:	4b15      	ldr	r3, [pc, #84]	@ (8003b10 <HAL_RCC_OscConfig+0x508>)
 8003abc:	681b      	ldr	r3, [r3, #0]
 8003abe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003ac2:	2b00      	cmp	r3, #0
 8003ac4:	d0f0      	beq.n	8003aa8 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	689b      	ldr	r3, [r3, #8]
 8003aca:	2b01      	cmp	r3, #1
 8003acc:	d108      	bne.n	8003ae0 <HAL_RCC_OscConfig+0x4d8>
 8003ace:	4b0f      	ldr	r3, [pc, #60]	@ (8003b0c <HAL_RCC_OscConfig+0x504>)
 8003ad0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003ad4:	4a0d      	ldr	r2, [pc, #52]	@ (8003b0c <HAL_RCC_OscConfig+0x504>)
 8003ad6:	f043 0301 	orr.w	r3, r3, #1
 8003ada:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003ade:	e029      	b.n	8003b34 <HAL_RCC_OscConfig+0x52c>
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	689b      	ldr	r3, [r3, #8]
 8003ae4:	2b05      	cmp	r3, #5
 8003ae6:	d115      	bne.n	8003b14 <HAL_RCC_OscConfig+0x50c>
 8003ae8:	4b08      	ldr	r3, [pc, #32]	@ (8003b0c <HAL_RCC_OscConfig+0x504>)
 8003aea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003aee:	4a07      	ldr	r2, [pc, #28]	@ (8003b0c <HAL_RCC_OscConfig+0x504>)
 8003af0:	f043 0304 	orr.w	r3, r3, #4
 8003af4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003af8:	4b04      	ldr	r3, [pc, #16]	@ (8003b0c <HAL_RCC_OscConfig+0x504>)
 8003afa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003afe:	4a03      	ldr	r2, [pc, #12]	@ (8003b0c <HAL_RCC_OscConfig+0x504>)
 8003b00:	f043 0301 	orr.w	r3, r3, #1
 8003b04:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003b08:	e014      	b.n	8003b34 <HAL_RCC_OscConfig+0x52c>
 8003b0a:	bf00      	nop
 8003b0c:	40021000 	.word	0x40021000
 8003b10:	40007000 	.word	0x40007000
 8003b14:	4b9d      	ldr	r3, [pc, #628]	@ (8003d8c <HAL_RCC_OscConfig+0x784>)
 8003b16:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003b1a:	4a9c      	ldr	r2, [pc, #624]	@ (8003d8c <HAL_RCC_OscConfig+0x784>)
 8003b1c:	f023 0301 	bic.w	r3, r3, #1
 8003b20:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003b24:	4b99      	ldr	r3, [pc, #612]	@ (8003d8c <HAL_RCC_OscConfig+0x784>)
 8003b26:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003b2a:	4a98      	ldr	r2, [pc, #608]	@ (8003d8c <HAL_RCC_OscConfig+0x784>)
 8003b2c:	f023 0304 	bic.w	r3, r3, #4
 8003b30:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	689b      	ldr	r3, [r3, #8]
 8003b38:	2b00      	cmp	r3, #0
 8003b3a:	d016      	beq.n	8003b6a <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003b3c:	f7fe fe0a 	bl	8002754 <HAL_GetTick>
 8003b40:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003b42:	e00a      	b.n	8003b5a <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003b44:	f7fe fe06 	bl	8002754 <HAL_GetTick>
 8003b48:	4602      	mov	r2, r0
 8003b4a:	693b      	ldr	r3, [r7, #16]
 8003b4c:	1ad3      	subs	r3, r2, r3
 8003b4e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003b52:	4293      	cmp	r3, r2
 8003b54:	d901      	bls.n	8003b5a <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8003b56:	2303      	movs	r3, #3
 8003b58:	e168      	b.n	8003e2c <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003b5a:	4b8c      	ldr	r3, [pc, #560]	@ (8003d8c <HAL_RCC_OscConfig+0x784>)
 8003b5c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003b60:	f003 0302 	and.w	r3, r3, #2
 8003b64:	2b00      	cmp	r3, #0
 8003b66:	d0ed      	beq.n	8003b44 <HAL_RCC_OscConfig+0x53c>
 8003b68:	e015      	b.n	8003b96 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003b6a:	f7fe fdf3 	bl	8002754 <HAL_GetTick>
 8003b6e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003b70:	e00a      	b.n	8003b88 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003b72:	f7fe fdef 	bl	8002754 <HAL_GetTick>
 8003b76:	4602      	mov	r2, r0
 8003b78:	693b      	ldr	r3, [r7, #16]
 8003b7a:	1ad3      	subs	r3, r2, r3
 8003b7c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003b80:	4293      	cmp	r3, r2
 8003b82:	d901      	bls.n	8003b88 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8003b84:	2303      	movs	r3, #3
 8003b86:	e151      	b.n	8003e2c <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003b88:	4b80      	ldr	r3, [pc, #512]	@ (8003d8c <HAL_RCC_OscConfig+0x784>)
 8003b8a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003b8e:	f003 0302 	and.w	r3, r3, #2
 8003b92:	2b00      	cmp	r3, #0
 8003b94:	d1ed      	bne.n	8003b72 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003b96:	7ffb      	ldrb	r3, [r7, #31]
 8003b98:	2b01      	cmp	r3, #1
 8003b9a:	d105      	bne.n	8003ba8 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003b9c:	4b7b      	ldr	r3, [pc, #492]	@ (8003d8c <HAL_RCC_OscConfig+0x784>)
 8003b9e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003ba0:	4a7a      	ldr	r2, [pc, #488]	@ (8003d8c <HAL_RCC_OscConfig+0x784>)
 8003ba2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003ba6:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	f003 0320 	and.w	r3, r3, #32
 8003bb0:	2b00      	cmp	r3, #0
 8003bb2:	d03c      	beq.n	8003c2e <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003bb8:	2b00      	cmp	r3, #0
 8003bba:	d01c      	beq.n	8003bf6 <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8003bbc:	4b73      	ldr	r3, [pc, #460]	@ (8003d8c <HAL_RCC_OscConfig+0x784>)
 8003bbe:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003bc2:	4a72      	ldr	r2, [pc, #456]	@ (8003d8c <HAL_RCC_OscConfig+0x784>)
 8003bc4:	f043 0301 	orr.w	r3, r3, #1
 8003bc8:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003bcc:	f7fe fdc2 	bl	8002754 <HAL_GetTick>
 8003bd0:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8003bd2:	e008      	b.n	8003be6 <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003bd4:	f7fe fdbe 	bl	8002754 <HAL_GetTick>
 8003bd8:	4602      	mov	r2, r0
 8003bda:	693b      	ldr	r3, [r7, #16]
 8003bdc:	1ad3      	subs	r3, r2, r3
 8003bde:	2b02      	cmp	r3, #2
 8003be0:	d901      	bls.n	8003be6 <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 8003be2:	2303      	movs	r3, #3
 8003be4:	e122      	b.n	8003e2c <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8003be6:	4b69      	ldr	r3, [pc, #420]	@ (8003d8c <HAL_RCC_OscConfig+0x784>)
 8003be8:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003bec:	f003 0302 	and.w	r3, r3, #2
 8003bf0:	2b00      	cmp	r3, #0
 8003bf2:	d0ef      	beq.n	8003bd4 <HAL_RCC_OscConfig+0x5cc>
 8003bf4:	e01b      	b.n	8003c2e <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8003bf6:	4b65      	ldr	r3, [pc, #404]	@ (8003d8c <HAL_RCC_OscConfig+0x784>)
 8003bf8:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003bfc:	4a63      	ldr	r2, [pc, #396]	@ (8003d8c <HAL_RCC_OscConfig+0x784>)
 8003bfe:	f023 0301 	bic.w	r3, r3, #1
 8003c02:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003c06:	f7fe fda5 	bl	8002754 <HAL_GetTick>
 8003c0a:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8003c0c:	e008      	b.n	8003c20 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003c0e:	f7fe fda1 	bl	8002754 <HAL_GetTick>
 8003c12:	4602      	mov	r2, r0
 8003c14:	693b      	ldr	r3, [r7, #16]
 8003c16:	1ad3      	subs	r3, r2, r3
 8003c18:	2b02      	cmp	r3, #2
 8003c1a:	d901      	bls.n	8003c20 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8003c1c:	2303      	movs	r3, #3
 8003c1e:	e105      	b.n	8003e2c <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8003c20:	4b5a      	ldr	r3, [pc, #360]	@ (8003d8c <HAL_RCC_OscConfig+0x784>)
 8003c22:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003c26:	f003 0302 	and.w	r3, r3, #2
 8003c2a:	2b00      	cmp	r3, #0
 8003c2c:	d1ef      	bne.n	8003c0e <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003c32:	2b00      	cmp	r3, #0
 8003c34:	f000 80f9 	beq.w	8003e2a <HAL_RCC_OscConfig+0x822>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003c3c:	2b02      	cmp	r3, #2
 8003c3e:	f040 80cf 	bne.w	8003de0 <HAL_RCC_OscConfig+0x7d8>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8003c42:	4b52      	ldr	r3, [pc, #328]	@ (8003d8c <HAL_RCC_OscConfig+0x784>)
 8003c44:	68db      	ldr	r3, [r3, #12]
 8003c46:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003c48:	697b      	ldr	r3, [r7, #20]
 8003c4a:	f003 0203 	and.w	r2, r3, #3
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003c52:	429a      	cmp	r2, r3
 8003c54:	d12c      	bne.n	8003cb0 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003c56:	697b      	ldr	r3, [r7, #20]
 8003c58:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003c60:	3b01      	subs	r3, #1
 8003c62:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003c64:	429a      	cmp	r2, r3
 8003c66:	d123      	bne.n	8003cb0 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003c68:	697b      	ldr	r3, [r7, #20]
 8003c6a:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003c72:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003c74:	429a      	cmp	r2, r3
 8003c76:	d11b      	bne.n	8003cb0 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8003c78:	697b      	ldr	r3, [r7, #20]
 8003c7a:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003c82:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003c84:	429a      	cmp	r2, r3
 8003c86:	d113      	bne.n	8003cb0 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003c88:	697b      	ldr	r3, [r7, #20]
 8003c8a:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003c92:	085b      	lsrs	r3, r3, #1
 8003c94:	3b01      	subs	r3, #1
 8003c96:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8003c98:	429a      	cmp	r2, r3
 8003c9a:	d109      	bne.n	8003cb0 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8003c9c:	697b      	ldr	r3, [r7, #20]
 8003c9e:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ca6:	085b      	lsrs	r3, r3, #1
 8003ca8:	3b01      	subs	r3, #1
 8003caa:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003cac:	429a      	cmp	r2, r3
 8003cae:	d071      	beq.n	8003d94 <HAL_RCC_OscConfig+0x78c>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003cb0:	69bb      	ldr	r3, [r7, #24]
 8003cb2:	2b0c      	cmp	r3, #12
 8003cb4:	d068      	beq.n	8003d88 <HAL_RCC_OscConfig+0x780>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8003cb6:	4b35      	ldr	r3, [pc, #212]	@ (8003d8c <HAL_RCC_OscConfig+0x784>)
 8003cb8:	681b      	ldr	r3, [r3, #0]
 8003cba:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8003cbe:	2b00      	cmp	r3, #0
 8003cc0:	d105      	bne.n	8003cce <HAL_RCC_OscConfig+0x6c6>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8003cc2:	4b32      	ldr	r3, [pc, #200]	@ (8003d8c <HAL_RCC_OscConfig+0x784>)
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003cca:	2b00      	cmp	r3, #0
 8003ccc:	d001      	beq.n	8003cd2 <HAL_RCC_OscConfig+0x6ca>
#endif
            )
          {
            return HAL_ERROR;
 8003cce:	2301      	movs	r3, #1
 8003cd0:	e0ac      	b.n	8003e2c <HAL_RCC_OscConfig+0x824>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8003cd2:	4b2e      	ldr	r3, [pc, #184]	@ (8003d8c <HAL_RCC_OscConfig+0x784>)
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	4a2d      	ldr	r2, [pc, #180]	@ (8003d8c <HAL_RCC_OscConfig+0x784>)
 8003cd8:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003cdc:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003cde:	f7fe fd39 	bl	8002754 <HAL_GetTick>
 8003ce2:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003ce4:	e008      	b.n	8003cf8 <HAL_RCC_OscConfig+0x6f0>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003ce6:	f7fe fd35 	bl	8002754 <HAL_GetTick>
 8003cea:	4602      	mov	r2, r0
 8003cec:	693b      	ldr	r3, [r7, #16]
 8003cee:	1ad3      	subs	r3, r2, r3
 8003cf0:	2b02      	cmp	r3, #2
 8003cf2:	d901      	bls.n	8003cf8 <HAL_RCC_OscConfig+0x6f0>
              {
                return HAL_TIMEOUT;
 8003cf4:	2303      	movs	r3, #3
 8003cf6:	e099      	b.n	8003e2c <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003cf8:	4b24      	ldr	r3, [pc, #144]	@ (8003d8c <HAL_RCC_OscConfig+0x784>)
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003d00:	2b00      	cmp	r3, #0
 8003d02:	d1f0      	bne.n	8003ce6 <HAL_RCC_OscConfig+0x6de>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003d04:	4b21      	ldr	r3, [pc, #132]	@ (8003d8c <HAL_RCC_OscConfig+0x784>)
 8003d06:	68da      	ldr	r2, [r3, #12]
 8003d08:	4b21      	ldr	r3, [pc, #132]	@ (8003d90 <HAL_RCC_OscConfig+0x788>)
 8003d0a:	4013      	ands	r3, r2
 8003d0c:	687a      	ldr	r2, [r7, #4]
 8003d0e:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8003d10:	687a      	ldr	r2, [r7, #4]
 8003d12:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8003d14:	3a01      	subs	r2, #1
 8003d16:	0112      	lsls	r2, r2, #4
 8003d18:	4311      	orrs	r1, r2
 8003d1a:	687a      	ldr	r2, [r7, #4]
 8003d1c:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8003d1e:	0212      	lsls	r2, r2, #8
 8003d20:	4311      	orrs	r1, r2
 8003d22:	687a      	ldr	r2, [r7, #4]
 8003d24:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8003d26:	0852      	lsrs	r2, r2, #1
 8003d28:	3a01      	subs	r2, #1
 8003d2a:	0552      	lsls	r2, r2, #21
 8003d2c:	4311      	orrs	r1, r2
 8003d2e:	687a      	ldr	r2, [r7, #4]
 8003d30:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8003d32:	0852      	lsrs	r2, r2, #1
 8003d34:	3a01      	subs	r2, #1
 8003d36:	0652      	lsls	r2, r2, #25
 8003d38:	4311      	orrs	r1, r2
 8003d3a:	687a      	ldr	r2, [r7, #4]
 8003d3c:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8003d3e:	06d2      	lsls	r2, r2, #27
 8003d40:	430a      	orrs	r2, r1
 8003d42:	4912      	ldr	r1, [pc, #72]	@ (8003d8c <HAL_RCC_OscConfig+0x784>)
 8003d44:	4313      	orrs	r3, r2
 8003d46:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8003d48:	4b10      	ldr	r3, [pc, #64]	@ (8003d8c <HAL_RCC_OscConfig+0x784>)
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	4a0f      	ldr	r2, [pc, #60]	@ (8003d8c <HAL_RCC_OscConfig+0x784>)
 8003d4e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003d52:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003d54:	4b0d      	ldr	r3, [pc, #52]	@ (8003d8c <HAL_RCC_OscConfig+0x784>)
 8003d56:	68db      	ldr	r3, [r3, #12]
 8003d58:	4a0c      	ldr	r2, [pc, #48]	@ (8003d8c <HAL_RCC_OscConfig+0x784>)
 8003d5a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003d5e:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003d60:	f7fe fcf8 	bl	8002754 <HAL_GetTick>
 8003d64:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003d66:	e008      	b.n	8003d7a <HAL_RCC_OscConfig+0x772>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003d68:	f7fe fcf4 	bl	8002754 <HAL_GetTick>
 8003d6c:	4602      	mov	r2, r0
 8003d6e:	693b      	ldr	r3, [r7, #16]
 8003d70:	1ad3      	subs	r3, r2, r3
 8003d72:	2b02      	cmp	r3, #2
 8003d74:	d901      	bls.n	8003d7a <HAL_RCC_OscConfig+0x772>
              {
                return HAL_TIMEOUT;
 8003d76:	2303      	movs	r3, #3
 8003d78:	e058      	b.n	8003e2c <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003d7a:	4b04      	ldr	r3, [pc, #16]	@ (8003d8c <HAL_RCC_OscConfig+0x784>)
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003d82:	2b00      	cmp	r3, #0
 8003d84:	d0f0      	beq.n	8003d68 <HAL_RCC_OscConfig+0x760>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003d86:	e050      	b.n	8003e2a <HAL_RCC_OscConfig+0x822>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8003d88:	2301      	movs	r3, #1
 8003d8a:	e04f      	b.n	8003e2c <HAL_RCC_OscConfig+0x824>
 8003d8c:	40021000 	.word	0x40021000
 8003d90:	019d800c 	.word	0x019d800c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003d94:	4b27      	ldr	r3, [pc, #156]	@ (8003e34 <HAL_RCC_OscConfig+0x82c>)
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003d9c:	2b00      	cmp	r3, #0
 8003d9e:	d144      	bne.n	8003e2a <HAL_RCC_OscConfig+0x822>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8003da0:	4b24      	ldr	r3, [pc, #144]	@ (8003e34 <HAL_RCC_OscConfig+0x82c>)
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	4a23      	ldr	r2, [pc, #140]	@ (8003e34 <HAL_RCC_OscConfig+0x82c>)
 8003da6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003daa:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003dac:	4b21      	ldr	r3, [pc, #132]	@ (8003e34 <HAL_RCC_OscConfig+0x82c>)
 8003dae:	68db      	ldr	r3, [r3, #12]
 8003db0:	4a20      	ldr	r2, [pc, #128]	@ (8003e34 <HAL_RCC_OscConfig+0x82c>)
 8003db2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003db6:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8003db8:	f7fe fccc 	bl	8002754 <HAL_GetTick>
 8003dbc:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003dbe:	e008      	b.n	8003dd2 <HAL_RCC_OscConfig+0x7ca>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003dc0:	f7fe fcc8 	bl	8002754 <HAL_GetTick>
 8003dc4:	4602      	mov	r2, r0
 8003dc6:	693b      	ldr	r3, [r7, #16]
 8003dc8:	1ad3      	subs	r3, r2, r3
 8003dca:	2b02      	cmp	r3, #2
 8003dcc:	d901      	bls.n	8003dd2 <HAL_RCC_OscConfig+0x7ca>
            {
              return HAL_TIMEOUT;
 8003dce:	2303      	movs	r3, #3
 8003dd0:	e02c      	b.n	8003e2c <HAL_RCC_OscConfig+0x824>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003dd2:	4b18      	ldr	r3, [pc, #96]	@ (8003e34 <HAL_RCC_OscConfig+0x82c>)
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003dda:	2b00      	cmp	r3, #0
 8003ddc:	d0f0      	beq.n	8003dc0 <HAL_RCC_OscConfig+0x7b8>
 8003dde:	e024      	b.n	8003e2a <HAL_RCC_OscConfig+0x822>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003de0:	69bb      	ldr	r3, [r7, #24]
 8003de2:	2b0c      	cmp	r3, #12
 8003de4:	d01f      	beq.n	8003e26 <HAL_RCC_OscConfig+0x81e>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003de6:	4b13      	ldr	r3, [pc, #76]	@ (8003e34 <HAL_RCC_OscConfig+0x82c>)
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	4a12      	ldr	r2, [pc, #72]	@ (8003e34 <HAL_RCC_OscConfig+0x82c>)
 8003dec:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003df0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003df2:	f7fe fcaf 	bl	8002754 <HAL_GetTick>
 8003df6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003df8:	e008      	b.n	8003e0c <HAL_RCC_OscConfig+0x804>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003dfa:	f7fe fcab 	bl	8002754 <HAL_GetTick>
 8003dfe:	4602      	mov	r2, r0
 8003e00:	693b      	ldr	r3, [r7, #16]
 8003e02:	1ad3      	subs	r3, r2, r3
 8003e04:	2b02      	cmp	r3, #2
 8003e06:	d901      	bls.n	8003e0c <HAL_RCC_OscConfig+0x804>
          {
            return HAL_TIMEOUT;
 8003e08:	2303      	movs	r3, #3
 8003e0a:	e00f      	b.n	8003e2c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003e0c:	4b09      	ldr	r3, [pc, #36]	@ (8003e34 <HAL_RCC_OscConfig+0x82c>)
 8003e0e:	681b      	ldr	r3, [r3, #0]
 8003e10:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003e14:	2b00      	cmp	r3, #0
 8003e16:	d1f0      	bne.n	8003dfa <HAL_RCC_OscConfig+0x7f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8003e18:	4b06      	ldr	r3, [pc, #24]	@ (8003e34 <HAL_RCC_OscConfig+0x82c>)
 8003e1a:	68da      	ldr	r2, [r3, #12]
 8003e1c:	4905      	ldr	r1, [pc, #20]	@ (8003e34 <HAL_RCC_OscConfig+0x82c>)
 8003e1e:	4b06      	ldr	r3, [pc, #24]	@ (8003e38 <HAL_RCC_OscConfig+0x830>)
 8003e20:	4013      	ands	r3, r2
 8003e22:	60cb      	str	r3, [r1, #12]
 8003e24:	e001      	b.n	8003e2a <HAL_RCC_OscConfig+0x822>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8003e26:	2301      	movs	r3, #1
 8003e28:	e000      	b.n	8003e2c <HAL_RCC_OscConfig+0x824>
      }
    }
  }
  return HAL_OK;
 8003e2a:	2300      	movs	r3, #0
}
 8003e2c:	4618      	mov	r0, r3
 8003e2e:	3720      	adds	r7, #32
 8003e30:	46bd      	mov	sp, r7
 8003e32:	bd80      	pop	{r7, pc}
 8003e34:	40021000 	.word	0x40021000
 8003e38:	feeefffc 	.word	0xfeeefffc

08003e3c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003e3c:	b580      	push	{r7, lr}
 8003e3e:	b086      	sub	sp, #24
 8003e40:	af00      	add	r7, sp, #0
 8003e42:	6078      	str	r0, [r7, #4]
 8003e44:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8003e46:	2300      	movs	r3, #0
 8003e48:	617b      	str	r3, [r7, #20]
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	2b00      	cmp	r3, #0
 8003e4e:	d101      	bne.n	8003e54 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8003e50:	2301      	movs	r3, #1
 8003e52:	e11d      	b.n	8004090 <HAL_RCC_ClockConfig+0x254>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003e54:	4b90      	ldr	r3, [pc, #576]	@ (8004098 <HAL_RCC_ClockConfig+0x25c>)
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	f003 030f 	and.w	r3, r3, #15
 8003e5c:	683a      	ldr	r2, [r7, #0]
 8003e5e:	429a      	cmp	r2, r3
 8003e60:	d910      	bls.n	8003e84 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003e62:	4b8d      	ldr	r3, [pc, #564]	@ (8004098 <HAL_RCC_ClockConfig+0x25c>)
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	f023 020f 	bic.w	r2, r3, #15
 8003e6a:	498b      	ldr	r1, [pc, #556]	@ (8004098 <HAL_RCC_ClockConfig+0x25c>)
 8003e6c:	683b      	ldr	r3, [r7, #0]
 8003e6e:	4313      	orrs	r3, r2
 8003e70:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003e72:	4b89      	ldr	r3, [pc, #548]	@ (8004098 <HAL_RCC_ClockConfig+0x25c>)
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	f003 030f 	and.w	r3, r3, #15
 8003e7a:	683a      	ldr	r2, [r7, #0]
 8003e7c:	429a      	cmp	r2, r3
 8003e7e:	d001      	beq.n	8003e84 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8003e80:	2301      	movs	r3, #1
 8003e82:	e105      	b.n	8004090 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	f003 0302 	and.w	r3, r3, #2
 8003e8c:	2b00      	cmp	r3, #0
 8003e8e:	d010      	beq.n	8003eb2 <HAL_RCC_ClockConfig+0x76>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	689a      	ldr	r2, [r3, #8]
 8003e94:	4b81      	ldr	r3, [pc, #516]	@ (800409c <HAL_RCC_ClockConfig+0x260>)
 8003e96:	689b      	ldr	r3, [r3, #8]
 8003e98:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003e9c:	429a      	cmp	r2, r3
 8003e9e:	d908      	bls.n	8003eb2 <HAL_RCC_ClockConfig+0x76>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003ea0:	4b7e      	ldr	r3, [pc, #504]	@ (800409c <HAL_RCC_ClockConfig+0x260>)
 8003ea2:	689b      	ldr	r3, [r3, #8]
 8003ea4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	689b      	ldr	r3, [r3, #8]
 8003eac:	497b      	ldr	r1, [pc, #492]	@ (800409c <HAL_RCC_ClockConfig+0x260>)
 8003eae:	4313      	orrs	r3, r2
 8003eb0:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	681b      	ldr	r3, [r3, #0]
 8003eb6:	f003 0301 	and.w	r3, r3, #1
 8003eba:	2b00      	cmp	r3, #0
 8003ebc:	d079      	beq.n	8003fb2 <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	685b      	ldr	r3, [r3, #4]
 8003ec2:	2b03      	cmp	r3, #3
 8003ec4:	d11e      	bne.n	8003f04 <HAL_RCC_ClockConfig+0xc8>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003ec6:	4b75      	ldr	r3, [pc, #468]	@ (800409c <HAL_RCC_ClockConfig+0x260>)
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003ece:	2b00      	cmp	r3, #0
 8003ed0:	d101      	bne.n	8003ed6 <HAL_RCC_ClockConfig+0x9a>
      {
        return HAL_ERROR;
 8003ed2:	2301      	movs	r3, #1
 8003ed4:	e0dc      	b.n	8004090 <HAL_RCC_ClockConfig+0x254>
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      if(RCC_GetSysClockFreqFromPLLSource() > 80000000U)
 8003ed6:	f000 fa09 	bl	80042ec <RCC_GetSysClockFreqFromPLLSource>
 8003eda:	4603      	mov	r3, r0
 8003edc:	4a70      	ldr	r2, [pc, #448]	@ (80040a0 <HAL_RCC_ClockConfig+0x264>)
 8003ede:	4293      	cmp	r3, r2
 8003ee0:	d946      	bls.n	8003f70 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8003ee2:	4b6e      	ldr	r3, [pc, #440]	@ (800409c <HAL_RCC_ClockConfig+0x260>)
 8003ee4:	689b      	ldr	r3, [r3, #8]
 8003ee6:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003eea:	2b00      	cmp	r3, #0
 8003eec:	d140      	bne.n	8003f70 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8003eee:	4b6b      	ldr	r3, [pc, #428]	@ (800409c <HAL_RCC_ClockConfig+0x260>)
 8003ef0:	689b      	ldr	r3, [r3, #8]
 8003ef2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003ef6:	4a69      	ldr	r2, [pc, #420]	@ (800409c <HAL_RCC_ClockConfig+0x260>)
 8003ef8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003efc:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8003efe:	2380      	movs	r3, #128	@ 0x80
 8003f00:	617b      	str	r3, [r7, #20]
 8003f02:	e035      	b.n	8003f70 <HAL_RCC_ClockConfig+0x134>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	685b      	ldr	r3, [r3, #4]
 8003f08:	2b02      	cmp	r3, #2
 8003f0a:	d107      	bne.n	8003f1c <HAL_RCC_ClockConfig+0xe0>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003f0c:	4b63      	ldr	r3, [pc, #396]	@ (800409c <HAL_RCC_ClockConfig+0x260>)
 8003f0e:	681b      	ldr	r3, [r3, #0]
 8003f10:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003f14:	2b00      	cmp	r3, #0
 8003f16:	d115      	bne.n	8003f44 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8003f18:	2301      	movs	r3, #1
 8003f1a:	e0b9      	b.n	8004090 <HAL_RCC_ClockConfig+0x254>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	685b      	ldr	r3, [r3, #4]
 8003f20:	2b00      	cmp	r3, #0
 8003f22:	d107      	bne.n	8003f34 <HAL_RCC_ClockConfig+0xf8>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003f24:	4b5d      	ldr	r3, [pc, #372]	@ (800409c <HAL_RCC_ClockConfig+0x260>)
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	f003 0302 	and.w	r3, r3, #2
 8003f2c:	2b00      	cmp	r3, #0
 8003f2e:	d109      	bne.n	8003f44 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8003f30:	2301      	movs	r3, #1
 8003f32:	e0ad      	b.n	8004090 <HAL_RCC_ClockConfig+0x254>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003f34:	4b59      	ldr	r3, [pc, #356]	@ (800409c <HAL_RCC_ClockConfig+0x260>)
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003f3c:	2b00      	cmp	r3, #0
 8003f3e:	d101      	bne.n	8003f44 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8003f40:	2301      	movs	r3, #1
 8003f42:	e0a5      	b.n	8004090 <HAL_RCC_ClockConfig+0x254>
        }
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      if(HAL_RCC_GetSysClockFreq() > 80000000U)
 8003f44:	f000 f8b4 	bl	80040b0 <HAL_RCC_GetSysClockFreq>
 8003f48:	4603      	mov	r3, r0
 8003f4a:	4a55      	ldr	r2, [pc, #340]	@ (80040a0 <HAL_RCC_ClockConfig+0x264>)
 8003f4c:	4293      	cmp	r3, r2
 8003f4e:	d90f      	bls.n	8003f70 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8003f50:	4b52      	ldr	r3, [pc, #328]	@ (800409c <HAL_RCC_ClockConfig+0x260>)
 8003f52:	689b      	ldr	r3, [r3, #8]
 8003f54:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003f58:	2b00      	cmp	r3, #0
 8003f5a:	d109      	bne.n	8003f70 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8003f5c:	4b4f      	ldr	r3, [pc, #316]	@ (800409c <HAL_RCC_ClockConfig+0x260>)
 8003f5e:	689b      	ldr	r3, [r3, #8]
 8003f60:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003f64:	4a4d      	ldr	r2, [pc, #308]	@ (800409c <HAL_RCC_ClockConfig+0x260>)
 8003f66:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003f6a:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8003f6c:	2380      	movs	r3, #128	@ 0x80
 8003f6e:	617b      	str	r3, [r7, #20]
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003f70:	4b4a      	ldr	r3, [pc, #296]	@ (800409c <HAL_RCC_ClockConfig+0x260>)
 8003f72:	689b      	ldr	r3, [r3, #8]
 8003f74:	f023 0203 	bic.w	r2, r3, #3
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	685b      	ldr	r3, [r3, #4]
 8003f7c:	4947      	ldr	r1, [pc, #284]	@ (800409c <HAL_RCC_ClockConfig+0x260>)
 8003f7e:	4313      	orrs	r3, r2
 8003f80:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003f82:	f7fe fbe7 	bl	8002754 <HAL_GetTick>
 8003f86:	6138      	str	r0, [r7, #16]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003f88:	e00a      	b.n	8003fa0 <HAL_RCC_ClockConfig+0x164>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003f8a:	f7fe fbe3 	bl	8002754 <HAL_GetTick>
 8003f8e:	4602      	mov	r2, r0
 8003f90:	693b      	ldr	r3, [r7, #16]
 8003f92:	1ad3      	subs	r3, r2, r3
 8003f94:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003f98:	4293      	cmp	r3, r2
 8003f9a:	d901      	bls.n	8003fa0 <HAL_RCC_ClockConfig+0x164>
      {
        return HAL_TIMEOUT;
 8003f9c:	2303      	movs	r3, #3
 8003f9e:	e077      	b.n	8004090 <HAL_RCC_ClockConfig+0x254>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003fa0:	4b3e      	ldr	r3, [pc, #248]	@ (800409c <HAL_RCC_ClockConfig+0x260>)
 8003fa2:	689b      	ldr	r3, [r3, #8]
 8003fa4:	f003 020c 	and.w	r2, r3, #12
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	685b      	ldr	r3, [r3, #4]
 8003fac:	009b      	lsls	r3, r3, #2
 8003fae:	429a      	cmp	r2, r3
 8003fb0:	d1eb      	bne.n	8003f8a <HAL_RCC_ClockConfig+0x14e>
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /* Is intermediate HCLK prescaler 2 applied internally, resume with HCLK prescaler 1 */
  if(hpre == RCC_SYSCLK_DIV2)
 8003fb2:	697b      	ldr	r3, [r7, #20]
 8003fb4:	2b80      	cmp	r3, #128	@ 0x80
 8003fb6:	d105      	bne.n	8003fc4 <HAL_RCC_ClockConfig+0x188>
  {
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8003fb8:	4b38      	ldr	r3, [pc, #224]	@ (800409c <HAL_RCC_ClockConfig+0x260>)
 8003fba:	689b      	ldr	r3, [r3, #8]
 8003fbc:	4a37      	ldr	r2, [pc, #220]	@ (800409c <HAL_RCC_ClockConfig+0x260>)
 8003fbe:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003fc2:	6093      	str	r3, [r2, #8]
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	f003 0302 	and.w	r3, r3, #2
 8003fcc:	2b00      	cmp	r3, #0
 8003fce:	d010      	beq.n	8003ff2 <HAL_RCC_ClockConfig+0x1b6>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	689a      	ldr	r2, [r3, #8]
 8003fd4:	4b31      	ldr	r3, [pc, #196]	@ (800409c <HAL_RCC_ClockConfig+0x260>)
 8003fd6:	689b      	ldr	r3, [r3, #8]
 8003fd8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003fdc:	429a      	cmp	r2, r3
 8003fde:	d208      	bcs.n	8003ff2 <HAL_RCC_ClockConfig+0x1b6>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003fe0:	4b2e      	ldr	r3, [pc, #184]	@ (800409c <HAL_RCC_ClockConfig+0x260>)
 8003fe2:	689b      	ldr	r3, [r3, #8]
 8003fe4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	689b      	ldr	r3, [r3, #8]
 8003fec:	492b      	ldr	r1, [pc, #172]	@ (800409c <HAL_RCC_ClockConfig+0x260>)
 8003fee:	4313      	orrs	r3, r2
 8003ff0:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003ff2:	4b29      	ldr	r3, [pc, #164]	@ (8004098 <HAL_RCC_ClockConfig+0x25c>)
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	f003 030f 	and.w	r3, r3, #15
 8003ffa:	683a      	ldr	r2, [r7, #0]
 8003ffc:	429a      	cmp	r2, r3
 8003ffe:	d210      	bcs.n	8004022 <HAL_RCC_ClockConfig+0x1e6>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004000:	4b25      	ldr	r3, [pc, #148]	@ (8004098 <HAL_RCC_ClockConfig+0x25c>)
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	f023 020f 	bic.w	r2, r3, #15
 8004008:	4923      	ldr	r1, [pc, #140]	@ (8004098 <HAL_RCC_ClockConfig+0x25c>)
 800400a:	683b      	ldr	r3, [r7, #0]
 800400c:	4313      	orrs	r3, r2
 800400e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004010:	4b21      	ldr	r3, [pc, #132]	@ (8004098 <HAL_RCC_ClockConfig+0x25c>)
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	f003 030f 	and.w	r3, r3, #15
 8004018:	683a      	ldr	r2, [r7, #0]
 800401a:	429a      	cmp	r2, r3
 800401c:	d001      	beq.n	8004022 <HAL_RCC_ClockConfig+0x1e6>
    {
      return HAL_ERROR;
 800401e:	2301      	movs	r3, #1
 8004020:	e036      	b.n	8004090 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	f003 0304 	and.w	r3, r3, #4
 800402a:	2b00      	cmp	r3, #0
 800402c:	d008      	beq.n	8004040 <HAL_RCC_ClockConfig+0x204>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800402e:	4b1b      	ldr	r3, [pc, #108]	@ (800409c <HAL_RCC_ClockConfig+0x260>)
 8004030:	689b      	ldr	r3, [r3, #8]
 8004032:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	68db      	ldr	r3, [r3, #12]
 800403a:	4918      	ldr	r1, [pc, #96]	@ (800409c <HAL_RCC_ClockConfig+0x260>)
 800403c:	4313      	orrs	r3, r2
 800403e:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	f003 0308 	and.w	r3, r3, #8
 8004048:	2b00      	cmp	r3, #0
 800404a:	d009      	beq.n	8004060 <HAL_RCC_ClockConfig+0x224>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800404c:	4b13      	ldr	r3, [pc, #76]	@ (800409c <HAL_RCC_ClockConfig+0x260>)
 800404e:	689b      	ldr	r3, [r3, #8]
 8004050:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	691b      	ldr	r3, [r3, #16]
 8004058:	00db      	lsls	r3, r3, #3
 800405a:	4910      	ldr	r1, [pc, #64]	@ (800409c <HAL_RCC_ClockConfig+0x260>)
 800405c:	4313      	orrs	r3, r2
 800405e:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004060:	f000 f826 	bl	80040b0 <HAL_RCC_GetSysClockFreq>
 8004064:	4602      	mov	r2, r0
 8004066:	4b0d      	ldr	r3, [pc, #52]	@ (800409c <HAL_RCC_ClockConfig+0x260>)
 8004068:	689b      	ldr	r3, [r3, #8]
 800406a:	091b      	lsrs	r3, r3, #4
 800406c:	f003 030f 	and.w	r3, r3, #15
 8004070:	490c      	ldr	r1, [pc, #48]	@ (80040a4 <HAL_RCC_ClockConfig+0x268>)
 8004072:	5ccb      	ldrb	r3, [r1, r3]
 8004074:	f003 031f 	and.w	r3, r3, #31
 8004078:	fa22 f303 	lsr.w	r3, r2, r3
 800407c:	4a0a      	ldr	r2, [pc, #40]	@ (80040a8 <HAL_RCC_ClockConfig+0x26c>)
 800407e:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8004080:	4b0a      	ldr	r3, [pc, #40]	@ (80040ac <HAL_RCC_ClockConfig+0x270>)
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	4618      	mov	r0, r3
 8004086:	f7fe fb15 	bl	80026b4 <HAL_InitTick>
 800408a:	4603      	mov	r3, r0
 800408c:	73fb      	strb	r3, [r7, #15]

  return status;
 800408e:	7bfb      	ldrb	r3, [r7, #15]
}
 8004090:	4618      	mov	r0, r3
 8004092:	3718      	adds	r7, #24
 8004094:	46bd      	mov	sp, r7
 8004096:	bd80      	pop	{r7, pc}
 8004098:	40022000 	.word	0x40022000
 800409c:	40021000 	.word	0x40021000
 80040a0:	04c4b400 	.word	0x04c4b400
 80040a4:	0800ac98 	.word	0x0800ac98
 80040a8:	20040000 	.word	0x20040000
 80040ac:	20040004 	.word	0x20040004

080040b0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80040b0:	b480      	push	{r7}
 80040b2:	b089      	sub	sp, #36	@ 0x24
 80040b4:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 80040b6:	2300      	movs	r3, #0
 80040b8:	61fb      	str	r3, [r7, #28]
 80040ba:	2300      	movs	r3, #0
 80040bc:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80040be:	4b3e      	ldr	r3, [pc, #248]	@ (80041b8 <HAL_RCC_GetSysClockFreq+0x108>)
 80040c0:	689b      	ldr	r3, [r3, #8]
 80040c2:	f003 030c 	and.w	r3, r3, #12
 80040c6:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80040c8:	4b3b      	ldr	r3, [pc, #236]	@ (80041b8 <HAL_RCC_GetSysClockFreq+0x108>)
 80040ca:	68db      	ldr	r3, [r3, #12]
 80040cc:	f003 0303 	and.w	r3, r3, #3
 80040d0:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80040d2:	693b      	ldr	r3, [r7, #16]
 80040d4:	2b00      	cmp	r3, #0
 80040d6:	d005      	beq.n	80040e4 <HAL_RCC_GetSysClockFreq+0x34>
 80040d8:	693b      	ldr	r3, [r7, #16]
 80040da:	2b0c      	cmp	r3, #12
 80040dc:	d121      	bne.n	8004122 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80040de:	68fb      	ldr	r3, [r7, #12]
 80040e0:	2b01      	cmp	r3, #1
 80040e2:	d11e      	bne.n	8004122 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80040e4:	4b34      	ldr	r3, [pc, #208]	@ (80041b8 <HAL_RCC_GetSysClockFreq+0x108>)
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	f003 0308 	and.w	r3, r3, #8
 80040ec:	2b00      	cmp	r3, #0
 80040ee:	d107      	bne.n	8004100 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80040f0:	4b31      	ldr	r3, [pc, #196]	@ (80041b8 <HAL_RCC_GetSysClockFreq+0x108>)
 80040f2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80040f6:	0a1b      	lsrs	r3, r3, #8
 80040f8:	f003 030f 	and.w	r3, r3, #15
 80040fc:	61fb      	str	r3, [r7, #28]
 80040fe:	e005      	b.n	800410c <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8004100:	4b2d      	ldr	r3, [pc, #180]	@ (80041b8 <HAL_RCC_GetSysClockFreq+0x108>)
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	091b      	lsrs	r3, r3, #4
 8004106:	f003 030f 	and.w	r3, r3, #15
 800410a:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 800410c:	4a2b      	ldr	r2, [pc, #172]	@ (80041bc <HAL_RCC_GetSysClockFreq+0x10c>)
 800410e:	69fb      	ldr	r3, [r7, #28]
 8004110:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004114:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004116:	693b      	ldr	r3, [r7, #16]
 8004118:	2b00      	cmp	r3, #0
 800411a:	d10d      	bne.n	8004138 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 800411c:	69fb      	ldr	r3, [r7, #28]
 800411e:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004120:	e00a      	b.n	8004138 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8004122:	693b      	ldr	r3, [r7, #16]
 8004124:	2b04      	cmp	r3, #4
 8004126:	d102      	bne.n	800412e <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8004128:	4b25      	ldr	r3, [pc, #148]	@ (80041c0 <HAL_RCC_GetSysClockFreq+0x110>)
 800412a:	61bb      	str	r3, [r7, #24]
 800412c:	e004      	b.n	8004138 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 800412e:	693b      	ldr	r3, [r7, #16]
 8004130:	2b08      	cmp	r3, #8
 8004132:	d101      	bne.n	8004138 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8004134:	4b23      	ldr	r3, [pc, #140]	@ (80041c4 <HAL_RCC_GetSysClockFreq+0x114>)
 8004136:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8004138:	693b      	ldr	r3, [r7, #16]
 800413a:	2b0c      	cmp	r3, #12
 800413c:	d134      	bne.n	80041a8 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800413e:	4b1e      	ldr	r3, [pc, #120]	@ (80041b8 <HAL_RCC_GetSysClockFreq+0x108>)
 8004140:	68db      	ldr	r3, [r3, #12]
 8004142:	f003 0303 	and.w	r3, r3, #3
 8004146:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8004148:	68bb      	ldr	r3, [r7, #8]
 800414a:	2b02      	cmp	r3, #2
 800414c:	d003      	beq.n	8004156 <HAL_RCC_GetSysClockFreq+0xa6>
 800414e:	68bb      	ldr	r3, [r7, #8]
 8004150:	2b03      	cmp	r3, #3
 8004152:	d003      	beq.n	800415c <HAL_RCC_GetSysClockFreq+0xac>
 8004154:	e005      	b.n	8004162 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8004156:	4b1a      	ldr	r3, [pc, #104]	@ (80041c0 <HAL_RCC_GetSysClockFreq+0x110>)
 8004158:	617b      	str	r3, [r7, #20]
      break;
 800415a:	e005      	b.n	8004168 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 800415c:	4b19      	ldr	r3, [pc, #100]	@ (80041c4 <HAL_RCC_GetSysClockFreq+0x114>)
 800415e:	617b      	str	r3, [r7, #20]
      break;
 8004160:	e002      	b.n	8004168 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8004162:	69fb      	ldr	r3, [r7, #28]
 8004164:	617b      	str	r3, [r7, #20]
      break;
 8004166:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004168:	4b13      	ldr	r3, [pc, #76]	@ (80041b8 <HAL_RCC_GetSysClockFreq+0x108>)
 800416a:	68db      	ldr	r3, [r3, #12]
 800416c:	091b      	lsrs	r3, r3, #4
 800416e:	f003 030f 	and.w	r3, r3, #15
 8004172:	3301      	adds	r3, #1
 8004174:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8004176:	4b10      	ldr	r3, [pc, #64]	@ (80041b8 <HAL_RCC_GetSysClockFreq+0x108>)
 8004178:	68db      	ldr	r3, [r3, #12]
 800417a:	0a1b      	lsrs	r3, r3, #8
 800417c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004180:	697a      	ldr	r2, [r7, #20]
 8004182:	fb03 f202 	mul.w	r2, r3, r2
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	fbb2 f3f3 	udiv	r3, r2, r3
 800418c:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800418e:	4b0a      	ldr	r3, [pc, #40]	@ (80041b8 <HAL_RCC_GetSysClockFreq+0x108>)
 8004190:	68db      	ldr	r3, [r3, #12]
 8004192:	0e5b      	lsrs	r3, r3, #25
 8004194:	f003 0303 	and.w	r3, r3, #3
 8004198:	3301      	adds	r3, #1
 800419a:	005b      	lsls	r3, r3, #1
 800419c:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 800419e:	697a      	ldr	r2, [r7, #20]
 80041a0:	683b      	ldr	r3, [r7, #0]
 80041a2:	fbb2 f3f3 	udiv	r3, r2, r3
 80041a6:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 80041a8:	69bb      	ldr	r3, [r7, #24]
}
 80041aa:	4618      	mov	r0, r3
 80041ac:	3724      	adds	r7, #36	@ 0x24
 80041ae:	46bd      	mov	sp, r7
 80041b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041b4:	4770      	bx	lr
 80041b6:	bf00      	nop
 80041b8:	40021000 	.word	0x40021000
 80041bc:	0800acb0 	.word	0x0800acb0
 80041c0:	00f42400 	.word	0x00f42400
 80041c4:	007a1200 	.word	0x007a1200

080041c8 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80041c8:	b480      	push	{r7}
 80041ca:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80041cc:	4b03      	ldr	r3, [pc, #12]	@ (80041dc <HAL_RCC_GetHCLKFreq+0x14>)
 80041ce:	681b      	ldr	r3, [r3, #0]
}
 80041d0:	4618      	mov	r0, r3
 80041d2:	46bd      	mov	sp, r7
 80041d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041d8:	4770      	bx	lr
 80041da:	bf00      	nop
 80041dc:	20040000 	.word	0x20040000

080041e0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80041e0:	b580      	push	{r7, lr}
 80041e2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80041e4:	f7ff fff0 	bl	80041c8 <HAL_RCC_GetHCLKFreq>
 80041e8:	4602      	mov	r2, r0
 80041ea:	4b06      	ldr	r3, [pc, #24]	@ (8004204 <HAL_RCC_GetPCLK1Freq+0x24>)
 80041ec:	689b      	ldr	r3, [r3, #8]
 80041ee:	0a1b      	lsrs	r3, r3, #8
 80041f0:	f003 0307 	and.w	r3, r3, #7
 80041f4:	4904      	ldr	r1, [pc, #16]	@ (8004208 <HAL_RCC_GetPCLK1Freq+0x28>)
 80041f6:	5ccb      	ldrb	r3, [r1, r3]
 80041f8:	f003 031f 	and.w	r3, r3, #31
 80041fc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004200:	4618      	mov	r0, r3
 8004202:	bd80      	pop	{r7, pc}
 8004204:	40021000 	.word	0x40021000
 8004208:	0800aca8 	.word	0x0800aca8

0800420c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800420c:	b580      	push	{r7, lr}
 800420e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8004210:	f7ff ffda 	bl	80041c8 <HAL_RCC_GetHCLKFreq>
 8004214:	4602      	mov	r2, r0
 8004216:	4b06      	ldr	r3, [pc, #24]	@ (8004230 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004218:	689b      	ldr	r3, [r3, #8]
 800421a:	0adb      	lsrs	r3, r3, #11
 800421c:	f003 0307 	and.w	r3, r3, #7
 8004220:	4904      	ldr	r1, [pc, #16]	@ (8004234 <HAL_RCC_GetPCLK2Freq+0x28>)
 8004222:	5ccb      	ldrb	r3, [r1, r3]
 8004224:	f003 031f 	and.w	r3, r3, #31
 8004228:	fa22 f303 	lsr.w	r3, r2, r3
}
 800422c:	4618      	mov	r0, r3
 800422e:	bd80      	pop	{r7, pc}
 8004230:	40021000 	.word	0x40021000
 8004234:	0800aca8 	.word	0x0800aca8

08004238 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8004238:	b580      	push	{r7, lr}
 800423a:	b086      	sub	sp, #24
 800423c:	af00      	add	r7, sp, #0
 800423e:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8004240:	2300      	movs	r3, #0
 8004242:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8004244:	4b27      	ldr	r3, [pc, #156]	@ (80042e4 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8004246:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004248:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800424c:	2b00      	cmp	r3, #0
 800424e:	d003      	beq.n	8004258 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8004250:	f7ff f906 	bl	8003460 <HAL_PWREx_GetVoltageRange>
 8004254:	6178      	str	r0, [r7, #20]
 8004256:	e014      	b.n	8004282 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8004258:	4b22      	ldr	r3, [pc, #136]	@ (80042e4 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 800425a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800425c:	4a21      	ldr	r2, [pc, #132]	@ (80042e4 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 800425e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004262:	6593      	str	r3, [r2, #88]	@ 0x58
 8004264:	4b1f      	ldr	r3, [pc, #124]	@ (80042e4 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8004266:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004268:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800426c:	60fb      	str	r3, [r7, #12]
 800426e:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8004270:	f7ff f8f6 	bl	8003460 <HAL_PWREx_GetVoltageRange>
 8004274:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8004276:	4b1b      	ldr	r3, [pc, #108]	@ (80042e4 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8004278:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800427a:	4a1a      	ldr	r2, [pc, #104]	@ (80042e4 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 800427c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004280:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004282:	697b      	ldr	r3, [r7, #20]
 8004284:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004288:	d10b      	bne.n	80042a2 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	2b80      	cmp	r3, #128	@ 0x80
 800428e:	d913      	bls.n	80042b8 <RCC_SetFlashLatencyFromMSIRange+0x80>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	2ba0      	cmp	r3, #160	@ 0xa0
 8004294:	d902      	bls.n	800429c <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8004296:	2302      	movs	r3, #2
 8004298:	613b      	str	r3, [r7, #16]
 800429a:	e00d      	b.n	80042b8 <RCC_SetFlashLatencyFromMSIRange+0x80>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800429c:	2301      	movs	r3, #1
 800429e:	613b      	str	r3, [r7, #16]
 80042a0:	e00a      	b.n	80042b8 <RCC_SetFlashLatencyFromMSIRange+0x80>
  }
  else
  {
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    if(msirange >= RCC_MSIRANGE_8)
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	2b7f      	cmp	r3, #127	@ 0x7f
 80042a6:	d902      	bls.n	80042ae <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI >= 16Mhz */
      latency = FLASH_LATENCY_2; /* 2WS */
 80042a8:	2302      	movs	r3, #2
 80042aa:	613b      	str	r3, [r7, #16]
 80042ac:	e004      	b.n	80042b8 <RCC_SetFlashLatencyFromMSIRange+0x80>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_7)
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	2b70      	cmp	r3, #112	@ 0x70
 80042b2:	d101      	bne.n	80042b8 <RCC_SetFlashLatencyFromMSIRange+0x80>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80042b4:	2301      	movs	r3, #1
 80042b6:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80042b8:	4b0b      	ldr	r3, [pc, #44]	@ (80042e8 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	f023 020f 	bic.w	r2, r3, #15
 80042c0:	4909      	ldr	r1, [pc, #36]	@ (80042e8 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 80042c2:	693b      	ldr	r3, [r7, #16]
 80042c4:	4313      	orrs	r3, r2
 80042c6:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80042c8:	4b07      	ldr	r3, [pc, #28]	@ (80042e8 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	f003 030f 	and.w	r3, r3, #15
 80042d0:	693a      	ldr	r2, [r7, #16]
 80042d2:	429a      	cmp	r2, r3
 80042d4:	d001      	beq.n	80042da <RCC_SetFlashLatencyFromMSIRange+0xa2>
  {
    return HAL_ERROR;
 80042d6:	2301      	movs	r3, #1
 80042d8:	e000      	b.n	80042dc <RCC_SetFlashLatencyFromMSIRange+0xa4>
  }

  return HAL_OK;
 80042da:	2300      	movs	r3, #0
}
 80042dc:	4618      	mov	r0, r3
 80042de:	3718      	adds	r7, #24
 80042e0:	46bd      	mov	sp, r7
 80042e2:	bd80      	pop	{r7, pc}
 80042e4:	40021000 	.word	0x40021000
 80042e8:	40022000 	.word	0x40022000

080042ec <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 80042ec:	b480      	push	{r7}
 80042ee:	b087      	sub	sp, #28
 80042f0:	af00      	add	r7, sp, #0
  uint32_t msirange, pllvco, pllsource, pllr, pllm, sysclockfreq;  /* no init needed */

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80042f2:	4b2d      	ldr	r3, [pc, #180]	@ (80043a8 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80042f4:	68db      	ldr	r3, [r3, #12]
 80042f6:	f003 0303 	and.w	r3, r3, #3
 80042fa:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 80042fc:	68fb      	ldr	r3, [r7, #12]
 80042fe:	2b03      	cmp	r3, #3
 8004300:	d00b      	beq.n	800431a <RCC_GetSysClockFreqFromPLLSource+0x2e>
 8004302:	68fb      	ldr	r3, [r7, #12]
 8004304:	2b03      	cmp	r3, #3
 8004306:	d825      	bhi.n	8004354 <RCC_GetSysClockFreqFromPLLSource+0x68>
 8004308:	68fb      	ldr	r3, [r7, #12]
 800430a:	2b01      	cmp	r3, #1
 800430c:	d008      	beq.n	8004320 <RCC_GetSysClockFreqFromPLLSource+0x34>
 800430e:	68fb      	ldr	r3, [r7, #12]
 8004310:	2b02      	cmp	r3, #2
 8004312:	d11f      	bne.n	8004354 <RCC_GetSysClockFreqFromPLLSource+0x68>
  {
  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    pllvco = HSI_VALUE;
 8004314:	4b25      	ldr	r3, [pc, #148]	@ (80043ac <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8004316:	613b      	str	r3, [r7, #16]
    break;
 8004318:	e01f      	b.n	800435a <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = HSE_VALUE;
 800431a:	4b25      	ldr	r3, [pc, #148]	@ (80043b0 <RCC_GetSysClockFreqFromPLLSource+0xc4>)
 800431c:	613b      	str	r3, [r7, #16]
    break;
 800431e:	e01c      	b.n	800435a <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    /* Get MSI range source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8004320:	4b21      	ldr	r3, [pc, #132]	@ (80043a8 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8004322:	681b      	ldr	r3, [r3, #0]
 8004324:	f003 0308 	and.w	r3, r3, #8
 8004328:	2b00      	cmp	r3, #0
 800432a:	d107      	bne.n	800433c <RCC_GetSysClockFreqFromPLLSource+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 800432c:	4b1e      	ldr	r3, [pc, #120]	@ (80043a8 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 800432e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004332:	0a1b      	lsrs	r3, r3, #8
 8004334:	f003 030f 	and.w	r3, r3, #15
 8004338:	617b      	str	r3, [r7, #20]
 800433a:	e005      	b.n	8004348 <RCC_GetSysClockFreqFromPLLSource+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 800433c:	4b1a      	ldr	r3, [pc, #104]	@ (80043a8 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	091b      	lsrs	r3, r3, #4
 8004342:	f003 030f 	and.w	r3, r3, #15
 8004346:	617b      	str	r3, [r7, #20]
    }
    /*MSI frequency range in HZ*/
    pllvco = MSIRangeTable[msirange];
 8004348:	4a1a      	ldr	r2, [pc, #104]	@ (80043b4 <RCC_GetSysClockFreqFromPLLSource+0xc8>)
 800434a:	697b      	ldr	r3, [r7, #20]
 800434c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004350:	613b      	str	r3, [r7, #16]
    break;
 8004352:	e002      	b.n	800435a <RCC_GetSysClockFreqFromPLLSource+0x6e>
  default:
    /* unexpected */
    pllvco = 0;
 8004354:	2300      	movs	r3, #0
 8004356:	613b      	str	r3, [r7, #16]
    break;
 8004358:	bf00      	nop
  }
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800435a:	4b13      	ldr	r3, [pc, #76]	@ (80043a8 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 800435c:	68db      	ldr	r3, [r3, #12]
 800435e:	091b      	lsrs	r3, r3, #4
 8004360:	f003 030f 	and.w	r3, r3, #15
 8004364:	3301      	adds	r3, #1
 8004366:	60bb      	str	r3, [r7, #8]
  pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8004368:	4b0f      	ldr	r3, [pc, #60]	@ (80043a8 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 800436a:	68db      	ldr	r3, [r3, #12]
 800436c:	0a1b      	lsrs	r3, r3, #8
 800436e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004372:	693a      	ldr	r2, [r7, #16]
 8004374:	fb03 f202 	mul.w	r2, r3, r2
 8004378:	68bb      	ldr	r3, [r7, #8]
 800437a:	fbb2 f3f3 	udiv	r3, r2, r3
 800437e:	613b      	str	r3, [r7, #16]
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004380:	4b09      	ldr	r3, [pc, #36]	@ (80043a8 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8004382:	68db      	ldr	r3, [r3, #12]
 8004384:	0e5b      	lsrs	r3, r3, #25
 8004386:	f003 0303 	and.w	r3, r3, #3
 800438a:	3301      	adds	r3, #1
 800438c:	005b      	lsls	r3, r3, #1
 800438e:	607b      	str	r3, [r7, #4]
  sysclockfreq = pllvco / pllr;
 8004390:	693a      	ldr	r2, [r7, #16]
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	fbb2 f3f3 	udiv	r3, r2, r3
 8004398:	603b      	str	r3, [r7, #0]

  return sysclockfreq;
 800439a:	683b      	ldr	r3, [r7, #0]
}
 800439c:	4618      	mov	r0, r3
 800439e:	371c      	adds	r7, #28
 80043a0:	46bd      	mov	sp, r7
 80043a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043a6:	4770      	bx	lr
 80043a8:	40021000 	.word	0x40021000
 80043ac:	00f42400 	.word	0x00f42400
 80043b0:	007a1200 	.word	0x007a1200
 80043b4:	0800acb0 	.word	0x0800acb0

080043b8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80043b8:	b580      	push	{r7, lr}
 80043ba:	b086      	sub	sp, #24
 80043bc:	af00      	add	r7, sp, #0
 80043be:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80043c0:	2300      	movs	r3, #0
 80043c2:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80043c4:	2300      	movs	r3, #0
 80043c6:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	681b      	ldr	r3, [r3, #0]
 80043cc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80043d0:	2b00      	cmp	r3, #0
 80043d2:	d040      	beq.n	8004456 <HAL_RCCEx_PeriphCLKConfig+0x9e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80043d8:	2b80      	cmp	r3, #128	@ 0x80
 80043da:	d02a      	beq.n	8004432 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 80043dc:	2b80      	cmp	r3, #128	@ 0x80
 80043de:	d825      	bhi.n	800442c <HAL_RCCEx_PeriphCLKConfig+0x74>
 80043e0:	2b60      	cmp	r3, #96	@ 0x60
 80043e2:	d026      	beq.n	8004432 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 80043e4:	2b60      	cmp	r3, #96	@ 0x60
 80043e6:	d821      	bhi.n	800442c <HAL_RCCEx_PeriphCLKConfig+0x74>
 80043e8:	2b40      	cmp	r3, #64	@ 0x40
 80043ea:	d006      	beq.n	80043fa <HAL_RCCEx_PeriphCLKConfig+0x42>
 80043ec:	2b40      	cmp	r3, #64	@ 0x40
 80043ee:	d81d      	bhi.n	800442c <HAL_RCCEx_PeriphCLKConfig+0x74>
 80043f0:	2b00      	cmp	r3, #0
 80043f2:	d009      	beq.n	8004408 <HAL_RCCEx_PeriphCLKConfig+0x50>
 80043f4:	2b20      	cmp	r3, #32
 80043f6:	d010      	beq.n	800441a <HAL_RCCEx_PeriphCLKConfig+0x62>
 80043f8:	e018      	b.n	800442c <HAL_RCCEx_PeriphCLKConfig+0x74>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80043fa:	4b89      	ldr	r3, [pc, #548]	@ (8004620 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80043fc:	68db      	ldr	r3, [r3, #12]
 80043fe:	4a88      	ldr	r2, [pc, #544]	@ (8004620 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004400:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004404:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004406:	e015      	b.n	8004434 <HAL_RCCEx_PeriphCLKConfig+0x7c>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	3304      	adds	r3, #4
 800440c:	2100      	movs	r1, #0
 800440e:	4618      	mov	r0, r3
 8004410:	f000 fb02 	bl	8004a18 <RCCEx_PLLSAI1_Config>
 8004414:	4603      	mov	r3, r0
 8004416:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004418:	e00c      	b.n	8004434 <HAL_RCCEx_PeriphCLKConfig+0x7c>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	3320      	adds	r3, #32
 800441e:	2100      	movs	r1, #0
 8004420:	4618      	mov	r0, r3
 8004422:	f000 fbed 	bl	8004c00 <RCCEx_PLLSAI2_Config>
 8004426:	4603      	mov	r3, r0
 8004428:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800442a:	e003      	b.n	8004434 <HAL_RCCEx_PeriphCLKConfig+0x7c>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800442c:	2301      	movs	r3, #1
 800442e:	74fb      	strb	r3, [r7, #19]
      break;
 8004430:	e000      	b.n	8004434 <HAL_RCCEx_PeriphCLKConfig+0x7c>
      break;
 8004432:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004434:	7cfb      	ldrb	r3, [r7, #19]
 8004436:	2b00      	cmp	r3, #0
 8004438:	d10b      	bne.n	8004452 <HAL_RCCEx_PeriphCLKConfig+0x9a>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800443a:	4b79      	ldr	r3, [pc, #484]	@ (8004620 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800443c:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004440:	f023 02e0 	bic.w	r2, r3, #224	@ 0xe0
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004448:	4975      	ldr	r1, [pc, #468]	@ (8004620 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800444a:	4313      	orrs	r3, r2
 800444c:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
 8004450:	e001      	b.n	8004456 <HAL_RCCEx_PeriphCLKConfig+0x9e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004452:	7cfb      	ldrb	r3, [r7, #19]
 8004454:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	681b      	ldr	r3, [r3, #0]
 800445a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800445e:	2b00      	cmp	r3, #0
 8004460:	d047      	beq.n	80044f2 <HAL_RCCEx_PeriphCLKConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004466:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800446a:	d030      	beq.n	80044ce <HAL_RCCEx_PeriphCLKConfig+0x116>
 800446c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004470:	d82a      	bhi.n	80044c8 <HAL_RCCEx_PeriphCLKConfig+0x110>
 8004472:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004476:	d02a      	beq.n	80044ce <HAL_RCCEx_PeriphCLKConfig+0x116>
 8004478:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800447c:	d824      	bhi.n	80044c8 <HAL_RCCEx_PeriphCLKConfig+0x110>
 800447e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004482:	d008      	beq.n	8004496 <HAL_RCCEx_PeriphCLKConfig+0xde>
 8004484:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004488:	d81e      	bhi.n	80044c8 <HAL_RCCEx_PeriphCLKConfig+0x110>
 800448a:	2b00      	cmp	r3, #0
 800448c:	d00a      	beq.n	80044a4 <HAL_RCCEx_PeriphCLKConfig+0xec>
 800448e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004492:	d010      	beq.n	80044b6 <HAL_RCCEx_PeriphCLKConfig+0xfe>
 8004494:	e018      	b.n	80044c8 <HAL_RCCEx_PeriphCLKConfig+0x110>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8004496:	4b62      	ldr	r3, [pc, #392]	@ (8004620 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004498:	68db      	ldr	r3, [r3, #12]
 800449a:	4a61      	ldr	r2, [pc, #388]	@ (8004620 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800449c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80044a0:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80044a2:	e015      	b.n	80044d0 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	3304      	adds	r3, #4
 80044a8:	2100      	movs	r1, #0
 80044aa:	4618      	mov	r0, r3
 80044ac:	f000 fab4 	bl	8004a18 <RCCEx_PLLSAI1_Config>
 80044b0:	4603      	mov	r3, r0
 80044b2:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80044b4:	e00c      	b.n	80044d0 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	3320      	adds	r3, #32
 80044ba:	2100      	movs	r1, #0
 80044bc:	4618      	mov	r0, r3
 80044be:	f000 fb9f 	bl	8004c00 <RCCEx_PLLSAI2_Config>
 80044c2:	4603      	mov	r3, r0
 80044c4:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80044c6:	e003      	b.n	80044d0 <HAL_RCCEx_PeriphCLKConfig+0x118>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80044c8:	2301      	movs	r3, #1
 80044ca:	74fb      	strb	r3, [r7, #19]
      break;
 80044cc:	e000      	b.n	80044d0 <HAL_RCCEx_PeriphCLKConfig+0x118>
      break;
 80044ce:	bf00      	nop
    }

    if(ret == HAL_OK)
 80044d0:	7cfb      	ldrb	r3, [r7, #19]
 80044d2:	2b00      	cmp	r3, #0
 80044d4:	d10b      	bne.n	80044ee <HAL_RCCEx_PeriphCLKConfig+0x136>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80044d6:	4b52      	ldr	r3, [pc, #328]	@ (8004620 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80044d8:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80044dc:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80044e4:	494e      	ldr	r1, [pc, #312]	@ (8004620 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80044e6:	4313      	orrs	r3, r2
 80044e8:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
 80044ec:	e001      	b.n	80044f2 <HAL_RCCEx_PeriphCLKConfig+0x13a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80044ee:	7cfb      	ldrb	r3, [r7, #19]
 80044f0:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	681b      	ldr	r3, [r3, #0]
 80044f6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80044fa:	2b00      	cmp	r3, #0
 80044fc:	f000 809f 	beq.w	800463e <HAL_RCCEx_PeriphCLKConfig+0x286>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004500:	2300      	movs	r3, #0
 8004502:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8004504:	4b46      	ldr	r3, [pc, #280]	@ (8004620 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004506:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004508:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800450c:	2b00      	cmp	r3, #0
 800450e:	d101      	bne.n	8004514 <HAL_RCCEx_PeriphCLKConfig+0x15c>
 8004510:	2301      	movs	r3, #1
 8004512:	e000      	b.n	8004516 <HAL_RCCEx_PeriphCLKConfig+0x15e>
 8004514:	2300      	movs	r3, #0
 8004516:	2b00      	cmp	r3, #0
 8004518:	d00d      	beq.n	8004536 <HAL_RCCEx_PeriphCLKConfig+0x17e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800451a:	4b41      	ldr	r3, [pc, #260]	@ (8004620 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800451c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800451e:	4a40      	ldr	r2, [pc, #256]	@ (8004620 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004520:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004524:	6593      	str	r3, [r2, #88]	@ 0x58
 8004526:	4b3e      	ldr	r3, [pc, #248]	@ (8004620 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004528:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800452a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800452e:	60bb      	str	r3, [r7, #8]
 8004530:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004532:	2301      	movs	r3, #1
 8004534:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004536:	4b3b      	ldr	r3, [pc, #236]	@ (8004624 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8004538:	681b      	ldr	r3, [r3, #0]
 800453a:	4a3a      	ldr	r2, [pc, #232]	@ (8004624 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 800453c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004540:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004542:	f7fe f907 	bl	8002754 <HAL_GetTick>
 8004546:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8004548:	e009      	b.n	800455e <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800454a:	f7fe f903 	bl	8002754 <HAL_GetTick>
 800454e:	4602      	mov	r2, r0
 8004550:	68fb      	ldr	r3, [r7, #12]
 8004552:	1ad3      	subs	r3, r2, r3
 8004554:	2b02      	cmp	r3, #2
 8004556:	d902      	bls.n	800455e <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        ret = HAL_TIMEOUT;
 8004558:	2303      	movs	r3, #3
 800455a:	74fb      	strb	r3, [r7, #19]
        break;
 800455c:	e005      	b.n	800456a <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800455e:	4b31      	ldr	r3, [pc, #196]	@ (8004624 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8004560:	681b      	ldr	r3, [r3, #0]
 8004562:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004566:	2b00      	cmp	r3, #0
 8004568:	d0ef      	beq.n	800454a <HAL_RCCEx_PeriphCLKConfig+0x192>
      }
    }

    if(ret == HAL_OK)
 800456a:	7cfb      	ldrb	r3, [r7, #19]
 800456c:	2b00      	cmp	r3, #0
 800456e:	d15b      	bne.n	8004628 <HAL_RCCEx_PeriphCLKConfig+0x270>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8004570:	4b2b      	ldr	r3, [pc, #172]	@ (8004620 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004572:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004576:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800457a:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800457c:	697b      	ldr	r3, [r7, #20]
 800457e:	2b00      	cmp	r3, #0
 8004580:	d01f      	beq.n	80045c2 <HAL_RCCEx_PeriphCLKConfig+0x20a>
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004588:	697a      	ldr	r2, [r7, #20]
 800458a:	429a      	cmp	r2, r3
 800458c:	d019      	beq.n	80045c2 <HAL_RCCEx_PeriphCLKConfig+0x20a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800458e:	4b24      	ldr	r3, [pc, #144]	@ (8004620 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004590:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004594:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004598:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800459a:	4b21      	ldr	r3, [pc, #132]	@ (8004620 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800459c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80045a0:	4a1f      	ldr	r2, [pc, #124]	@ (8004620 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80045a2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80045a6:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80045aa:	4b1d      	ldr	r3, [pc, #116]	@ (8004620 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80045ac:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80045b0:	4a1b      	ldr	r2, [pc, #108]	@ (8004620 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80045b2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80045b6:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80045ba:	4a19      	ldr	r2, [pc, #100]	@ (8004620 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80045bc:	697b      	ldr	r3, [r7, #20]
 80045be:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80045c2:	697b      	ldr	r3, [r7, #20]
 80045c4:	f003 0301 	and.w	r3, r3, #1
 80045c8:	2b00      	cmp	r3, #0
 80045ca:	d016      	beq.n	80045fa <HAL_RCCEx_PeriphCLKConfig+0x242>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80045cc:	f7fe f8c2 	bl	8002754 <HAL_GetTick>
 80045d0:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80045d2:	e00b      	b.n	80045ec <HAL_RCCEx_PeriphCLKConfig+0x234>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80045d4:	f7fe f8be 	bl	8002754 <HAL_GetTick>
 80045d8:	4602      	mov	r2, r0
 80045da:	68fb      	ldr	r3, [r7, #12]
 80045dc:	1ad3      	subs	r3, r2, r3
 80045de:	f241 3288 	movw	r2, #5000	@ 0x1388
 80045e2:	4293      	cmp	r3, r2
 80045e4:	d902      	bls.n	80045ec <HAL_RCCEx_PeriphCLKConfig+0x234>
          {
            ret = HAL_TIMEOUT;
 80045e6:	2303      	movs	r3, #3
 80045e8:	74fb      	strb	r3, [r7, #19]
            break;
 80045ea:	e006      	b.n	80045fa <HAL_RCCEx_PeriphCLKConfig+0x242>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80045ec:	4b0c      	ldr	r3, [pc, #48]	@ (8004620 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80045ee:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80045f2:	f003 0302 	and.w	r3, r3, #2
 80045f6:	2b00      	cmp	r3, #0
 80045f8:	d0ec      	beq.n	80045d4 <HAL_RCCEx_PeriphCLKConfig+0x21c>
          }
        }
      }

      if(ret == HAL_OK)
 80045fa:	7cfb      	ldrb	r3, [r7, #19]
 80045fc:	2b00      	cmp	r3, #0
 80045fe:	d10c      	bne.n	800461a <HAL_RCCEx_PeriphCLKConfig+0x262>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004600:	4b07      	ldr	r3, [pc, #28]	@ (8004620 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004602:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004606:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004610:	4903      	ldr	r1, [pc, #12]	@ (8004620 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004612:	4313      	orrs	r3, r2
 8004614:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8004618:	e008      	b.n	800462c <HAL_RCCEx_PeriphCLKConfig+0x274>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800461a:	7cfb      	ldrb	r3, [r7, #19]
 800461c:	74bb      	strb	r3, [r7, #18]
 800461e:	e005      	b.n	800462c <HAL_RCCEx_PeriphCLKConfig+0x274>
 8004620:	40021000 	.word	0x40021000
 8004624:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004628:	7cfb      	ldrb	r3, [r7, #19]
 800462a:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800462c:	7c7b      	ldrb	r3, [r7, #17]
 800462e:	2b01      	cmp	r3, #1
 8004630:	d105      	bne.n	800463e <HAL_RCCEx_PeriphCLKConfig+0x286>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004632:	4ba0      	ldr	r3, [pc, #640]	@ (80048b4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004634:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004636:	4a9f      	ldr	r2, [pc, #636]	@ (80048b4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004638:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800463c:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	681b      	ldr	r3, [r3, #0]
 8004642:	f003 0301 	and.w	r3, r3, #1
 8004646:	2b00      	cmp	r3, #0
 8004648:	d00a      	beq.n	8004660 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800464a:	4b9a      	ldr	r3, [pc, #616]	@ (80048b4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800464c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004650:	f023 0203 	bic.w	r2, r3, #3
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004658:	4996      	ldr	r1, [pc, #600]	@ (80048b4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800465a:	4313      	orrs	r3, r2
 800465c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	681b      	ldr	r3, [r3, #0]
 8004664:	f003 0302 	and.w	r3, r3, #2
 8004668:	2b00      	cmp	r3, #0
 800466a:	d00a      	beq.n	8004682 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800466c:	4b91      	ldr	r3, [pc, #580]	@ (80048b4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800466e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004672:	f023 020c 	bic.w	r2, r3, #12
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800467a:	498e      	ldr	r1, [pc, #568]	@ (80048b4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800467c:	4313      	orrs	r3, r2
 800467e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	681b      	ldr	r3, [r3, #0]
 8004686:	f003 0304 	and.w	r3, r3, #4
 800468a:	2b00      	cmp	r3, #0
 800468c:	d00a      	beq.n	80046a4 <HAL_RCCEx_PeriphCLKConfig+0x2ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800468e:	4b89      	ldr	r3, [pc, #548]	@ (80048b4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004690:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004694:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800469c:	4985      	ldr	r1, [pc, #532]	@ (80048b4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800469e:	4313      	orrs	r3, r2
 80046a0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	f003 0308 	and.w	r3, r3, #8
 80046ac:	2b00      	cmp	r3, #0
 80046ae:	d00a      	beq.n	80046c6 <HAL_RCCEx_PeriphCLKConfig+0x30e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80046b0:	4b80      	ldr	r3, [pc, #512]	@ (80048b4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80046b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80046b6:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80046be:	497d      	ldr	r1, [pc, #500]	@ (80048b4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80046c0:	4313      	orrs	r3, r2
 80046c2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	681b      	ldr	r3, [r3, #0]
 80046ca:	f003 0310 	and.w	r3, r3, #16
 80046ce:	2b00      	cmp	r3, #0
 80046d0:	d00a      	beq.n	80046e8 <HAL_RCCEx_PeriphCLKConfig+0x330>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80046d2:	4b78      	ldr	r3, [pc, #480]	@ (80048b4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80046d4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80046d8:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80046e0:	4974      	ldr	r1, [pc, #464]	@ (80048b4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80046e2:	4313      	orrs	r3, r2
 80046e4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	f003 0320 	and.w	r3, r3, #32
 80046f0:	2b00      	cmp	r3, #0
 80046f2:	d00a      	beq.n	800470a <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80046f4:	4b6f      	ldr	r3, [pc, #444]	@ (80048b4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80046f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80046fa:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004702:	496c      	ldr	r1, [pc, #432]	@ (80048b4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004704:	4313      	orrs	r3, r2
 8004706:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004712:	2b00      	cmp	r3, #0
 8004714:	d00a      	beq.n	800472c <HAL_RCCEx_PeriphCLKConfig+0x374>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004716:	4b67      	ldr	r3, [pc, #412]	@ (80048b4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004718:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800471c:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004724:	4963      	ldr	r1, [pc, #396]	@ (80048b4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004726:	4313      	orrs	r3, r2
 8004728:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	681b      	ldr	r3, [r3, #0]
 8004730:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004734:	2b00      	cmp	r3, #0
 8004736:	d00a      	beq.n	800474e <HAL_RCCEx_PeriphCLKConfig+0x396>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8004738:	4b5e      	ldr	r3, [pc, #376]	@ (80048b4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800473a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800473e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004746:	495b      	ldr	r1, [pc, #364]	@ (80048b4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004748:	4313      	orrs	r3, r2
 800474a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004756:	2b00      	cmp	r3, #0
 8004758:	d00a      	beq.n	8004770 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800475a:	4b56      	ldr	r3, [pc, #344]	@ (80048b4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800475c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004760:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004768:	4952      	ldr	r1, [pc, #328]	@ (80048b4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800476a:	4313      	orrs	r3, r2
 800476c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	681b      	ldr	r3, [r3, #0]
 8004774:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004778:	2b00      	cmp	r3, #0
 800477a:	d00a      	beq.n	8004792 <HAL_RCCEx_PeriphCLKConfig+0x3da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800477c:	4b4d      	ldr	r3, [pc, #308]	@ (80048b4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800477e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004782:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800478a:	494a      	ldr	r1, [pc, #296]	@ (80048b4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800478c:	4313      	orrs	r3, r2
 800478e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	681b      	ldr	r3, [r3, #0]
 8004796:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800479a:	2b00      	cmp	r3, #0
 800479c:	d00a      	beq.n	80047b4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800479e:	4b45      	ldr	r3, [pc, #276]	@ (80048b4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80047a0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80047a4:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80047ac:	4941      	ldr	r1, [pc, #260]	@ (80048b4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80047ae:	4313      	orrs	r3, r2
 80047b0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	681b      	ldr	r3, [r3, #0]
 80047b8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80047bc:	2b00      	cmp	r3, #0
 80047be:	d00a      	beq.n	80047d6 <HAL_RCCEx_PeriphCLKConfig+0x41e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80047c0:	4b3c      	ldr	r3, [pc, #240]	@ (80048b4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80047c2:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80047c6:	f023 0203 	bic.w	r2, r3, #3
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80047ce:	4939      	ldr	r1, [pc, #228]	@ (80048b4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80047d0:	4313      	orrs	r3, r2
 80047d2:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80047de:	2b00      	cmp	r3, #0
 80047e0:	d028      	beq.n	8004834 <HAL_RCCEx_PeriphCLKConfig+0x47c>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80047e2:	4b34      	ldr	r3, [pc, #208]	@ (80048b4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80047e4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80047e8:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80047f0:	4930      	ldr	r1, [pc, #192]	@ (80048b4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80047f2:	4313      	orrs	r3, r2
 80047f4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80047fc:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004800:	d106      	bne.n	8004810 <HAL_RCCEx_PeriphCLKConfig+0x458>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004802:	4b2c      	ldr	r3, [pc, #176]	@ (80048b4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004804:	68db      	ldr	r3, [r3, #12]
 8004806:	4a2b      	ldr	r2, [pc, #172]	@ (80048b4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004808:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800480c:	60d3      	str	r3, [r2, #12]
 800480e:	e011      	b.n	8004834 <HAL_RCCEx_PeriphCLKConfig+0x47c>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004814:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004818:	d10c      	bne.n	8004834 <HAL_RCCEx_PeriphCLKConfig+0x47c>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	3304      	adds	r3, #4
 800481e:	2101      	movs	r1, #1
 8004820:	4618      	mov	r0, r3
 8004822:	f000 f8f9 	bl	8004a18 <RCCEx_PLLSAI1_Config>
 8004826:	4603      	mov	r3, r0
 8004828:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 800482a:	7cfb      	ldrb	r3, [r7, #19]
 800482c:	2b00      	cmp	r3, #0
 800482e:	d001      	beq.n	8004834 <HAL_RCCEx_PeriphCLKConfig+0x47c>
        {
          /* set overall return value */
          status = ret;
 8004830:	7cfb      	ldrb	r3, [r7, #19]
 8004832:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800483c:	2b00      	cmp	r3, #0
 800483e:	d04d      	beq.n	80048dc <HAL_RCCEx_PeriphCLKConfig+0x524>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004844:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004848:	d108      	bne.n	800485c <HAL_RCCEx_PeriphCLKConfig+0x4a4>
 800484a:	4b1a      	ldr	r3, [pc, #104]	@ (80048b4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800484c:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004850:	4a18      	ldr	r2, [pc, #96]	@ (80048b4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004852:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004856:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 800485a:	e012      	b.n	8004882 <HAL_RCCEx_PeriphCLKConfig+0x4ca>
 800485c:	4b15      	ldr	r3, [pc, #84]	@ (80048b4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800485e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004862:	4a14      	ldr	r2, [pc, #80]	@ (80048b4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004864:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004868:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 800486c:	4b11      	ldr	r3, [pc, #68]	@ (80048b4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800486e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004872:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800487a:	490e      	ldr	r1, [pc, #56]	@ (80048b4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800487c:	4313      	orrs	r3, r2
 800487e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004886:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800488a:	d106      	bne.n	800489a <HAL_RCCEx_PeriphCLKConfig+0x4e2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800488c:	4b09      	ldr	r3, [pc, #36]	@ (80048b4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800488e:	68db      	ldr	r3, [r3, #12]
 8004890:	4a08      	ldr	r2, [pc, #32]	@ (80048b4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004892:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004896:	60d3      	str	r3, [r2, #12]
 8004898:	e020      	b.n	80048dc <HAL_RCCEx_PeriphCLKConfig+0x524>
    }
#if defined(RCC_CCIPR2_SDMMCSEL)
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLP) /* PLL "P" ? */
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800489e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80048a2:	d109      	bne.n	80048b8 <HAL_RCCEx_PeriphCLKConfig+0x500>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80048a4:	4b03      	ldr	r3, [pc, #12]	@ (80048b4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80048a6:	68db      	ldr	r3, [r3, #12]
 80048a8:	4a02      	ldr	r2, [pc, #8]	@ (80048b4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80048aa:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80048ae:	60d3      	str	r3, [r2, #12]
 80048b0:	e014      	b.n	80048dc <HAL_RCCEx_PeriphCLKConfig+0x524>
 80048b2:	bf00      	nop
 80048b4:	40021000 	.word	0x40021000
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80048bc:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80048c0:	d10c      	bne.n	80048dc <HAL_RCCEx_PeriphCLKConfig+0x524>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	3304      	adds	r3, #4
 80048c6:	2101      	movs	r1, #1
 80048c8:	4618      	mov	r0, r3
 80048ca:	f000 f8a5 	bl	8004a18 <RCCEx_PLLSAI1_Config>
 80048ce:	4603      	mov	r3, r0
 80048d0:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80048d2:	7cfb      	ldrb	r3, [r7, #19]
 80048d4:	2b00      	cmp	r3, #0
 80048d6:	d001      	beq.n	80048dc <HAL_RCCEx_PeriphCLKConfig+0x524>
      {
        /* set overall return value */
        status = ret;
 80048d8:	7cfb      	ldrb	r3, [r7, #19]
 80048da:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80048e4:	2b00      	cmp	r3, #0
 80048e6:	d028      	beq.n	800493a <HAL_RCCEx_PeriphCLKConfig+0x582>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80048e8:	4b4a      	ldr	r3, [pc, #296]	@ (8004a14 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80048ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80048ee:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80048f6:	4947      	ldr	r1, [pc, #284]	@ (8004a14 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80048f8:	4313      	orrs	r3, r2
 80048fa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004902:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004906:	d106      	bne.n	8004916 <HAL_RCCEx_PeriphCLKConfig+0x55e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004908:	4b42      	ldr	r3, [pc, #264]	@ (8004a14 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800490a:	68db      	ldr	r3, [r3, #12]
 800490c:	4a41      	ldr	r2, [pc, #260]	@ (8004a14 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800490e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004912:	60d3      	str	r3, [r2, #12]
 8004914:	e011      	b.n	800493a <HAL_RCCEx_PeriphCLKConfig+0x582>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800491a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800491e:	d10c      	bne.n	800493a <HAL_RCCEx_PeriphCLKConfig+0x582>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	3304      	adds	r3, #4
 8004924:	2101      	movs	r1, #1
 8004926:	4618      	mov	r0, r3
 8004928:	f000 f876 	bl	8004a18 <RCCEx_PLLSAI1_Config>
 800492c:	4603      	mov	r3, r0
 800492e:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004930:	7cfb      	ldrb	r3, [r7, #19]
 8004932:	2b00      	cmp	r3, #0
 8004934:	d001      	beq.n	800493a <HAL_RCCEx_PeriphCLKConfig+0x582>
      {
        /* set overall return value */
        status = ret;
 8004936:	7cfb      	ldrb	r3, [r7, #19]
 8004938:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	681b      	ldr	r3, [r3, #0]
 800493e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004942:	2b00      	cmp	r3, #0
 8004944:	d01e      	beq.n	8004984 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004946:	4b33      	ldr	r3, [pc, #204]	@ (8004a14 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004948:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800494c:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004956:	492f      	ldr	r1, [pc, #188]	@ (8004a14 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004958:	4313      	orrs	r3, r2
 800495a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004964:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004968:	d10c      	bne.n	8004984 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	3304      	adds	r3, #4
 800496e:	2102      	movs	r1, #2
 8004970:	4618      	mov	r0, r3
 8004972:	f000 f851 	bl	8004a18 <RCCEx_PLLSAI1_Config>
 8004976:	4603      	mov	r3, r0
 8004978:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800497a:	7cfb      	ldrb	r3, [r7, #19]
 800497c:	2b00      	cmp	r3, #0
 800497e:	d001      	beq.n	8004984 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
      {
        /* set overall return value */
        status = ret;
 8004980:	7cfb      	ldrb	r3, [r7, #19]
 8004982:	74bb      	strb	r3, [r7, #18]
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	681b      	ldr	r3, [r3, #0]
 8004988:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800498c:	2b00      	cmp	r3, #0
 800498e:	d00b      	beq.n	80049a8 <HAL_RCCEx_PeriphCLKConfig+0x5f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8004990:	4b20      	ldr	r3, [pc, #128]	@ (8004a14 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004992:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004996:	f023 0204 	bic.w	r2, r3, #4
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80049a0:	491c      	ldr	r1, [pc, #112]	@ (8004a14 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80049a2:	4313      	orrs	r3, r2
 80049a4:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /*-------------------------- DFSDM1 audio clock source configuration -------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1AUDIO) == RCC_PERIPHCLK_DFSDM1AUDIO)
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	681b      	ldr	r3, [r3, #0]
 80049ac:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80049b0:	2b00      	cmp	r3, #0
 80049b2:	d00b      	beq.n	80049cc <HAL_RCCEx_PeriphCLKConfig+0x614>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM1 interface audio clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 80049b4:	4b17      	ldr	r3, [pc, #92]	@ (8004a14 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80049b6:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80049ba:	f023 0218 	bic.w	r2, r3, #24
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80049c4:	4913      	ldr	r1, [pc, #76]	@ (8004a14 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80049c6:	4313      	orrs	r3, r2
 80049c8:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
#endif /* DSI */

#if defined(OCTOSPI1) || defined(OCTOSPI2)

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80049d4:	2b00      	cmp	r3, #0
 80049d6:	d017      	beq.n	8004a08 <HAL_RCCEx_PeriphCLKConfig+0x650>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(PeriphClkInit->OspiClockSelection));

    /* Configure the OctoSPI clock source */
    __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 80049d8:	4b0e      	ldr	r3, [pc, #56]	@ (8004a14 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80049da:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80049de:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80049e8:	490a      	ldr	r1, [pc, #40]	@ (8004a14 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80049ea:	4313      	orrs	r3, r2
 80049ec:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL)
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80049f6:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80049fa:	d105      	bne.n	8004a08 <HAL_RCCEx_PeriphCLKConfig+0x650>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80049fc:	4b05      	ldr	r3, [pc, #20]	@ (8004a14 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80049fe:	68db      	ldr	r3, [r3, #12]
 8004a00:	4a04      	ldr	r2, [pc, #16]	@ (8004a14 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004a02:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004a06:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8004a08:	7cbb      	ldrb	r3, [r7, #18]
}
 8004a0a:	4618      	mov	r0, r3
 8004a0c:	3718      	adds	r7, #24
 8004a0e:	46bd      	mov	sp, r7
 8004a10:	bd80      	pop	{r7, pc}
 8004a12:	bf00      	nop
 8004a14:	40021000 	.word	0x40021000

08004a18 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8004a18:	b580      	push	{r7, lr}
 8004a1a:	b084      	sub	sp, #16
 8004a1c:	af00      	add	r7, sp, #0
 8004a1e:	6078      	str	r0, [r7, #4]
 8004a20:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004a22:	2300      	movs	r3, #0
 8004a24:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8004a26:	4b72      	ldr	r3, [pc, #456]	@ (8004bf0 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004a28:	68db      	ldr	r3, [r3, #12]
 8004a2a:	f003 0303 	and.w	r3, r3, #3
 8004a2e:	2b00      	cmp	r3, #0
 8004a30:	d00e      	beq.n	8004a50 <RCCEx_PLLSAI1_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8004a32:	4b6f      	ldr	r3, [pc, #444]	@ (8004bf0 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004a34:	68db      	ldr	r3, [r3, #12]
 8004a36:	f003 0203 	and.w	r2, r3, #3
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	681b      	ldr	r3, [r3, #0]
 8004a3e:	429a      	cmp	r2, r3
 8004a40:	d103      	bne.n	8004a4a <RCCEx_PLLSAI1_Config+0x32>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	681b      	ldr	r3, [r3, #0]
       ||
 8004a46:	2b00      	cmp	r3, #0
 8004a48:	d142      	bne.n	8004ad0 <RCCEx_PLLSAI1_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
#endif
      )
    {
      status = HAL_ERROR;
 8004a4a:	2301      	movs	r3, #1
 8004a4c:	73fb      	strb	r3, [r7, #15]
 8004a4e:	e03f      	b.n	8004ad0 <RCCEx_PLLSAI1_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	681b      	ldr	r3, [r3, #0]
 8004a54:	2b03      	cmp	r3, #3
 8004a56:	d018      	beq.n	8004a8a <RCCEx_PLLSAI1_Config+0x72>
 8004a58:	2b03      	cmp	r3, #3
 8004a5a:	d825      	bhi.n	8004aa8 <RCCEx_PLLSAI1_Config+0x90>
 8004a5c:	2b01      	cmp	r3, #1
 8004a5e:	d002      	beq.n	8004a66 <RCCEx_PLLSAI1_Config+0x4e>
 8004a60:	2b02      	cmp	r3, #2
 8004a62:	d009      	beq.n	8004a78 <RCCEx_PLLSAI1_Config+0x60>
 8004a64:	e020      	b.n	8004aa8 <RCCEx_PLLSAI1_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8004a66:	4b62      	ldr	r3, [pc, #392]	@ (8004bf0 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004a68:	681b      	ldr	r3, [r3, #0]
 8004a6a:	f003 0302 	and.w	r3, r3, #2
 8004a6e:	2b00      	cmp	r3, #0
 8004a70:	d11d      	bne.n	8004aae <RCCEx_PLLSAI1_Config+0x96>
      {
        status = HAL_ERROR;
 8004a72:	2301      	movs	r3, #1
 8004a74:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004a76:	e01a      	b.n	8004aae <RCCEx_PLLSAI1_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004a78:	4b5d      	ldr	r3, [pc, #372]	@ (8004bf0 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004a7a:	681b      	ldr	r3, [r3, #0]
 8004a7c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004a80:	2b00      	cmp	r3, #0
 8004a82:	d116      	bne.n	8004ab2 <RCCEx_PLLSAI1_Config+0x9a>
      {
        status = HAL_ERROR;
 8004a84:	2301      	movs	r3, #1
 8004a86:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004a88:	e013      	b.n	8004ab2 <RCCEx_PLLSAI1_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8004a8a:	4b59      	ldr	r3, [pc, #356]	@ (8004bf0 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004a8c:	681b      	ldr	r3, [r3, #0]
 8004a8e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004a92:	2b00      	cmp	r3, #0
 8004a94:	d10f      	bne.n	8004ab6 <RCCEx_PLLSAI1_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8004a96:	4b56      	ldr	r3, [pc, #344]	@ (8004bf0 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004a9e:	2b00      	cmp	r3, #0
 8004aa0:	d109      	bne.n	8004ab6 <RCCEx_PLLSAI1_Config+0x9e>
        {
          status = HAL_ERROR;
 8004aa2:	2301      	movs	r3, #1
 8004aa4:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8004aa6:	e006      	b.n	8004ab6 <RCCEx_PLLSAI1_Config+0x9e>
    default:
      status = HAL_ERROR;
 8004aa8:	2301      	movs	r3, #1
 8004aaa:	73fb      	strb	r3, [r7, #15]
      break;
 8004aac:	e004      	b.n	8004ab8 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 8004aae:	bf00      	nop
 8004ab0:	e002      	b.n	8004ab8 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 8004ab2:	bf00      	nop
 8004ab4:	e000      	b.n	8004ab8 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 8004ab6:	bf00      	nop
    }

    if(status == HAL_OK)
 8004ab8:	7bfb      	ldrb	r3, [r7, #15]
 8004aba:	2b00      	cmp	r3, #0
 8004abc:	d108      	bne.n	8004ad0 <RCCEx_PLLSAI1_Config+0xb8>
    {
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
 8004abe:	4b4c      	ldr	r3, [pc, #304]	@ (8004bf0 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004ac0:	68db      	ldr	r3, [r3, #12]
 8004ac2:	f023 0203 	bic.w	r2, r3, #3
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	681b      	ldr	r3, [r3, #0]
 8004aca:	4949      	ldr	r1, [pc, #292]	@ (8004bf0 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004acc:	4313      	orrs	r3, r2
 8004ace:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 8004ad0:	7bfb      	ldrb	r3, [r7, #15]
 8004ad2:	2b00      	cmp	r3, #0
 8004ad4:	f040 8086 	bne.w	8004be4 <RCCEx_PLLSAI1_Config+0x1cc>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8004ad8:	4b45      	ldr	r3, [pc, #276]	@ (8004bf0 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004ada:	681b      	ldr	r3, [r3, #0]
 8004adc:	4a44      	ldr	r2, [pc, #272]	@ (8004bf0 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004ade:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8004ae2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004ae4:	f7fd fe36 	bl	8002754 <HAL_GetTick>
 8004ae8:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8004aea:	e009      	b.n	8004b00 <RCCEx_PLLSAI1_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004aec:	f7fd fe32 	bl	8002754 <HAL_GetTick>
 8004af0:	4602      	mov	r2, r0
 8004af2:	68bb      	ldr	r3, [r7, #8]
 8004af4:	1ad3      	subs	r3, r2, r3
 8004af6:	2b02      	cmp	r3, #2
 8004af8:	d902      	bls.n	8004b00 <RCCEx_PLLSAI1_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 8004afa:	2303      	movs	r3, #3
 8004afc:	73fb      	strb	r3, [r7, #15]
        break;
 8004afe:	e005      	b.n	8004b0c <RCCEx_PLLSAI1_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8004b00:	4b3b      	ldr	r3, [pc, #236]	@ (8004bf0 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004b02:	681b      	ldr	r3, [r3, #0]
 8004b04:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004b08:	2b00      	cmp	r3, #0
 8004b0a:	d1ef      	bne.n	8004aec <RCCEx_PLLSAI1_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 8004b0c:	7bfb      	ldrb	r3, [r7, #15]
 8004b0e:	2b00      	cmp	r3, #0
 8004b10:	d168      	bne.n	8004be4 <RCCEx_PLLSAI1_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8004b12:	683b      	ldr	r3, [r7, #0]
 8004b14:	2b00      	cmp	r3, #0
 8004b16:	d113      	bne.n	8004b40 <RCCEx_PLLSAI1_Config+0x128>
        assert_param(IS_RCC_PLLSAI1P_VALUE(PllSai1->PLLSAI1P));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI1 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004b18:	4b35      	ldr	r3, [pc, #212]	@ (8004bf0 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004b1a:	691a      	ldr	r2, [r3, #16]
 8004b1c:	4b35      	ldr	r3, [pc, #212]	@ (8004bf4 <RCCEx_PLLSAI1_Config+0x1dc>)
 8004b1e:	4013      	ands	r3, r2
 8004b20:	687a      	ldr	r2, [r7, #4]
 8004b22:	6892      	ldr	r2, [r2, #8]
 8004b24:	0211      	lsls	r1, r2, #8
 8004b26:	687a      	ldr	r2, [r7, #4]
 8004b28:	68d2      	ldr	r2, [r2, #12]
 8004b2a:	06d2      	lsls	r2, r2, #27
 8004b2c:	4311      	orrs	r1, r2
 8004b2e:	687a      	ldr	r2, [r7, #4]
 8004b30:	6852      	ldr	r2, [r2, #4]
 8004b32:	3a01      	subs	r2, #1
 8004b34:	0112      	lsls	r2, r2, #4
 8004b36:	430a      	orrs	r2, r1
 8004b38:	492d      	ldr	r1, [pc, #180]	@ (8004bf0 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004b3a:	4313      	orrs	r3, r2
 8004b3c:	610b      	str	r3, [r1, #16]
 8004b3e:	e02d      	b.n	8004b9c <RCCEx_PLLSAI1_Config+0x184>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8004b40:	683b      	ldr	r3, [r7, #0]
 8004b42:	2b01      	cmp	r3, #1
 8004b44:	d115      	bne.n	8004b72 <RCCEx_PLLSAI1_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI1Q_VALUE(PllSai1->PLLSAI1Q));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004b46:	4b2a      	ldr	r3, [pc, #168]	@ (8004bf0 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004b48:	691a      	ldr	r2, [r3, #16]
 8004b4a:	4b2b      	ldr	r3, [pc, #172]	@ (8004bf8 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004b4c:	4013      	ands	r3, r2
 8004b4e:	687a      	ldr	r2, [r7, #4]
 8004b50:	6892      	ldr	r2, [r2, #8]
 8004b52:	0211      	lsls	r1, r2, #8
 8004b54:	687a      	ldr	r2, [r7, #4]
 8004b56:	6912      	ldr	r2, [r2, #16]
 8004b58:	0852      	lsrs	r2, r2, #1
 8004b5a:	3a01      	subs	r2, #1
 8004b5c:	0552      	lsls	r2, r2, #21
 8004b5e:	4311      	orrs	r1, r2
 8004b60:	687a      	ldr	r2, [r7, #4]
 8004b62:	6852      	ldr	r2, [r2, #4]
 8004b64:	3a01      	subs	r2, #1
 8004b66:	0112      	lsls	r2, r2, #4
 8004b68:	430a      	orrs	r2, r1
 8004b6a:	4921      	ldr	r1, [pc, #132]	@ (8004bf0 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004b6c:	4313      	orrs	r3, r2
 8004b6e:	610b      	str	r3, [r1, #16]
 8004b70:	e014      	b.n	8004b9c <RCCEx_PLLSAI1_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI1R_VALUE(PllSai1->PLLSAI1R));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004b72:	4b1f      	ldr	r3, [pc, #124]	@ (8004bf0 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004b74:	691a      	ldr	r2, [r3, #16]
 8004b76:	4b21      	ldr	r3, [pc, #132]	@ (8004bfc <RCCEx_PLLSAI1_Config+0x1e4>)
 8004b78:	4013      	ands	r3, r2
 8004b7a:	687a      	ldr	r2, [r7, #4]
 8004b7c:	6892      	ldr	r2, [r2, #8]
 8004b7e:	0211      	lsls	r1, r2, #8
 8004b80:	687a      	ldr	r2, [r7, #4]
 8004b82:	6952      	ldr	r2, [r2, #20]
 8004b84:	0852      	lsrs	r2, r2, #1
 8004b86:	3a01      	subs	r2, #1
 8004b88:	0652      	lsls	r2, r2, #25
 8004b8a:	4311      	orrs	r1, r2
 8004b8c:	687a      	ldr	r2, [r7, #4]
 8004b8e:	6852      	ldr	r2, [r2, #4]
 8004b90:	3a01      	subs	r2, #1
 8004b92:	0112      	lsls	r2, r2, #4
 8004b94:	430a      	orrs	r2, r1
 8004b96:	4916      	ldr	r1, [pc, #88]	@ (8004bf0 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004b98:	4313      	orrs	r3, r2
 8004b9a:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8004b9c:	4b14      	ldr	r3, [pc, #80]	@ (8004bf0 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004b9e:	681b      	ldr	r3, [r3, #0]
 8004ba0:	4a13      	ldr	r2, [pc, #76]	@ (8004bf0 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004ba2:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8004ba6:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004ba8:	f7fd fdd4 	bl	8002754 <HAL_GetTick>
 8004bac:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004bae:	e009      	b.n	8004bc4 <RCCEx_PLLSAI1_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004bb0:	f7fd fdd0 	bl	8002754 <HAL_GetTick>
 8004bb4:	4602      	mov	r2, r0
 8004bb6:	68bb      	ldr	r3, [r7, #8]
 8004bb8:	1ad3      	subs	r3, r2, r3
 8004bba:	2b02      	cmp	r3, #2
 8004bbc:	d902      	bls.n	8004bc4 <RCCEx_PLLSAI1_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 8004bbe:	2303      	movs	r3, #3
 8004bc0:	73fb      	strb	r3, [r7, #15]
          break;
 8004bc2:	e005      	b.n	8004bd0 <RCCEx_PLLSAI1_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004bc4:	4b0a      	ldr	r3, [pc, #40]	@ (8004bf0 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004bcc:	2b00      	cmp	r3, #0
 8004bce:	d0ef      	beq.n	8004bb0 <RCCEx_PLLSAI1_Config+0x198>
        }
      }

      if(status == HAL_OK)
 8004bd0:	7bfb      	ldrb	r3, [r7, #15]
 8004bd2:	2b00      	cmp	r3, #0
 8004bd4:	d106      	bne.n	8004be4 <RCCEx_PLLSAI1_Config+0x1cc>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8004bd6:	4b06      	ldr	r3, [pc, #24]	@ (8004bf0 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004bd8:	691a      	ldr	r2, [r3, #16]
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	699b      	ldr	r3, [r3, #24]
 8004bde:	4904      	ldr	r1, [pc, #16]	@ (8004bf0 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004be0:	4313      	orrs	r3, r2
 8004be2:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8004be4:	7bfb      	ldrb	r3, [r7, #15]
}
 8004be6:	4618      	mov	r0, r3
 8004be8:	3710      	adds	r7, #16
 8004bea:	46bd      	mov	sp, r7
 8004bec:	bd80      	pop	{r7, pc}
 8004bee:	bf00      	nop
 8004bf0:	40021000 	.word	0x40021000
 8004bf4:	07ff800f 	.word	0x07ff800f
 8004bf8:	ff9f800f 	.word	0xff9f800f
 8004bfc:	f9ff800f 	.word	0xf9ff800f

08004c00 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8004c00:	b580      	push	{r7, lr}
 8004c02:	b084      	sub	sp, #16
 8004c04:	af00      	add	r7, sp, #0
 8004c06:	6078      	str	r0, [r7, #4]
 8004c08:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004c0a:	2300      	movs	r3, #0
 8004c0c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8004c0e:	4b72      	ldr	r3, [pc, #456]	@ (8004dd8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004c10:	68db      	ldr	r3, [r3, #12]
 8004c12:	f003 0303 	and.w	r3, r3, #3
 8004c16:	2b00      	cmp	r3, #0
 8004c18:	d00e      	beq.n	8004c38 <RCCEx_PLLSAI2_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8004c1a:	4b6f      	ldr	r3, [pc, #444]	@ (8004dd8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004c1c:	68db      	ldr	r3, [r3, #12]
 8004c1e:	f003 0203 	and.w	r2, r3, #3
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	681b      	ldr	r3, [r3, #0]
 8004c26:	429a      	cmp	r2, r3
 8004c28:	d103      	bne.n	8004c32 <RCCEx_PLLSAI2_Config+0x32>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	681b      	ldr	r3, [r3, #0]
       ||
 8004c2e:	2b00      	cmp	r3, #0
 8004c30:	d142      	bne.n	8004cb8 <RCCEx_PLLSAI2_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
#endif
      )
    {
      status = HAL_ERROR;
 8004c32:	2301      	movs	r3, #1
 8004c34:	73fb      	strb	r3, [r7, #15]
 8004c36:	e03f      	b.n	8004cb8 <RCCEx_PLLSAI2_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	681b      	ldr	r3, [r3, #0]
 8004c3c:	2b03      	cmp	r3, #3
 8004c3e:	d018      	beq.n	8004c72 <RCCEx_PLLSAI2_Config+0x72>
 8004c40:	2b03      	cmp	r3, #3
 8004c42:	d825      	bhi.n	8004c90 <RCCEx_PLLSAI2_Config+0x90>
 8004c44:	2b01      	cmp	r3, #1
 8004c46:	d002      	beq.n	8004c4e <RCCEx_PLLSAI2_Config+0x4e>
 8004c48:	2b02      	cmp	r3, #2
 8004c4a:	d009      	beq.n	8004c60 <RCCEx_PLLSAI2_Config+0x60>
 8004c4c:	e020      	b.n	8004c90 <RCCEx_PLLSAI2_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8004c4e:	4b62      	ldr	r3, [pc, #392]	@ (8004dd8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004c50:	681b      	ldr	r3, [r3, #0]
 8004c52:	f003 0302 	and.w	r3, r3, #2
 8004c56:	2b00      	cmp	r3, #0
 8004c58:	d11d      	bne.n	8004c96 <RCCEx_PLLSAI2_Config+0x96>
      {
        status = HAL_ERROR;
 8004c5a:	2301      	movs	r3, #1
 8004c5c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004c5e:	e01a      	b.n	8004c96 <RCCEx_PLLSAI2_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004c60:	4b5d      	ldr	r3, [pc, #372]	@ (8004dd8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004c62:	681b      	ldr	r3, [r3, #0]
 8004c64:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004c68:	2b00      	cmp	r3, #0
 8004c6a:	d116      	bne.n	8004c9a <RCCEx_PLLSAI2_Config+0x9a>
      {
        status = HAL_ERROR;
 8004c6c:	2301      	movs	r3, #1
 8004c6e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004c70:	e013      	b.n	8004c9a <RCCEx_PLLSAI2_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8004c72:	4b59      	ldr	r3, [pc, #356]	@ (8004dd8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004c74:	681b      	ldr	r3, [r3, #0]
 8004c76:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004c7a:	2b00      	cmp	r3, #0
 8004c7c:	d10f      	bne.n	8004c9e <RCCEx_PLLSAI2_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8004c7e:	4b56      	ldr	r3, [pc, #344]	@ (8004dd8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004c80:	681b      	ldr	r3, [r3, #0]
 8004c82:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004c86:	2b00      	cmp	r3, #0
 8004c88:	d109      	bne.n	8004c9e <RCCEx_PLLSAI2_Config+0x9e>
        {
          status = HAL_ERROR;
 8004c8a:	2301      	movs	r3, #1
 8004c8c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8004c8e:	e006      	b.n	8004c9e <RCCEx_PLLSAI2_Config+0x9e>
    default:
      status = HAL_ERROR;
 8004c90:	2301      	movs	r3, #1
 8004c92:	73fb      	strb	r3, [r7, #15]
      break;
 8004c94:	e004      	b.n	8004ca0 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8004c96:	bf00      	nop
 8004c98:	e002      	b.n	8004ca0 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8004c9a:	bf00      	nop
 8004c9c:	e000      	b.n	8004ca0 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8004c9e:	bf00      	nop
    }

    if(status == HAL_OK)
 8004ca0:	7bfb      	ldrb	r3, [r7, #15]
 8004ca2:	2b00      	cmp	r3, #0
 8004ca4:	d108      	bne.n	8004cb8 <RCCEx_PLLSAI2_Config+0xb8>
    {
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
 8004ca6:	4b4c      	ldr	r3, [pc, #304]	@ (8004dd8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004ca8:	68db      	ldr	r3, [r3, #12]
 8004caa:	f023 0203 	bic.w	r2, r3, #3
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	681b      	ldr	r3, [r3, #0]
 8004cb2:	4949      	ldr	r1, [pc, #292]	@ (8004dd8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004cb4:	4313      	orrs	r3, r2
 8004cb6:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 8004cb8:	7bfb      	ldrb	r3, [r7, #15]
 8004cba:	2b00      	cmp	r3, #0
 8004cbc:	f040 8086 	bne.w	8004dcc <RCCEx_PLLSAI2_Config+0x1cc>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8004cc0:	4b45      	ldr	r3, [pc, #276]	@ (8004dd8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004cc2:	681b      	ldr	r3, [r3, #0]
 8004cc4:	4a44      	ldr	r2, [pc, #272]	@ (8004dd8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004cc6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004cca:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004ccc:	f7fd fd42 	bl	8002754 <HAL_GetTick>
 8004cd0:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8004cd2:	e009      	b.n	8004ce8 <RCCEx_PLLSAI2_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8004cd4:	f7fd fd3e 	bl	8002754 <HAL_GetTick>
 8004cd8:	4602      	mov	r2, r0
 8004cda:	68bb      	ldr	r3, [r7, #8]
 8004cdc:	1ad3      	subs	r3, r2, r3
 8004cde:	2b02      	cmp	r3, #2
 8004ce0:	d902      	bls.n	8004ce8 <RCCEx_PLLSAI2_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 8004ce2:	2303      	movs	r3, #3
 8004ce4:	73fb      	strb	r3, [r7, #15]
        break;
 8004ce6:	e005      	b.n	8004cf4 <RCCEx_PLLSAI2_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8004ce8:	4b3b      	ldr	r3, [pc, #236]	@ (8004dd8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004cf0:	2b00      	cmp	r3, #0
 8004cf2:	d1ef      	bne.n	8004cd4 <RCCEx_PLLSAI2_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 8004cf4:	7bfb      	ldrb	r3, [r7, #15]
 8004cf6:	2b00      	cmp	r3, #0
 8004cf8:	d168      	bne.n	8004dcc <RCCEx_PLLSAI2_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8004cfa:	683b      	ldr	r3, [r7, #0]
 8004cfc:	2b00      	cmp	r3, #0
 8004cfe:	d113      	bne.n	8004d28 <RCCEx_PLLSAI2_Config+0x128>
        assert_param(IS_RCC_PLLSAI2P_VALUE(PllSai2->PLLSAI2P));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI2 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004d00:	4b35      	ldr	r3, [pc, #212]	@ (8004dd8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004d02:	695a      	ldr	r2, [r3, #20]
 8004d04:	4b35      	ldr	r3, [pc, #212]	@ (8004ddc <RCCEx_PLLSAI2_Config+0x1dc>)
 8004d06:	4013      	ands	r3, r2
 8004d08:	687a      	ldr	r2, [r7, #4]
 8004d0a:	6892      	ldr	r2, [r2, #8]
 8004d0c:	0211      	lsls	r1, r2, #8
 8004d0e:	687a      	ldr	r2, [r7, #4]
 8004d10:	68d2      	ldr	r2, [r2, #12]
 8004d12:	06d2      	lsls	r2, r2, #27
 8004d14:	4311      	orrs	r1, r2
 8004d16:	687a      	ldr	r2, [r7, #4]
 8004d18:	6852      	ldr	r2, [r2, #4]
 8004d1a:	3a01      	subs	r2, #1
 8004d1c:	0112      	lsls	r2, r2, #4
 8004d1e:	430a      	orrs	r2, r1
 8004d20:	492d      	ldr	r1, [pc, #180]	@ (8004dd8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004d22:	4313      	orrs	r3, r2
 8004d24:	614b      	str	r3, [r1, #20]
 8004d26:	e02d      	b.n	8004d84 <RCCEx_PLLSAI2_Config+0x184>
#endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }
#if defined(RCC_PLLSAI2Q_DIV_SUPPORT)
      else if(Divider == DIVIDER_Q_UPDATE)
 8004d28:	683b      	ldr	r3, [r7, #0]
 8004d2a:	2b01      	cmp	r3, #1
 8004d2c:	d115      	bne.n	8004d5a <RCCEx_PLLSAI2_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI2Q_VALUE(PllSai2->PLLSAI2Q));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004d2e:	4b2a      	ldr	r3, [pc, #168]	@ (8004dd8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004d30:	695a      	ldr	r2, [r3, #20]
 8004d32:	4b2b      	ldr	r3, [pc, #172]	@ (8004de0 <RCCEx_PLLSAI2_Config+0x1e0>)
 8004d34:	4013      	ands	r3, r2
 8004d36:	687a      	ldr	r2, [r7, #4]
 8004d38:	6892      	ldr	r2, [r2, #8]
 8004d3a:	0211      	lsls	r1, r2, #8
 8004d3c:	687a      	ldr	r2, [r7, #4]
 8004d3e:	6912      	ldr	r2, [r2, #16]
 8004d40:	0852      	lsrs	r2, r2, #1
 8004d42:	3a01      	subs	r2, #1
 8004d44:	0552      	lsls	r2, r2, #21
 8004d46:	4311      	orrs	r1, r2
 8004d48:	687a      	ldr	r2, [r7, #4]
 8004d4a:	6852      	ldr	r2, [r2, #4]
 8004d4c:	3a01      	subs	r2, #1
 8004d4e:	0112      	lsls	r2, r2, #4
 8004d50:	430a      	orrs	r2, r1
 8004d52:	4921      	ldr	r1, [pc, #132]	@ (8004dd8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004d54:	4313      	orrs	r3, r2
 8004d56:	614b      	str	r3, [r1, #20]
 8004d58:	e014      	b.n	8004d84 <RCCEx_PLLSAI2_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI2R_VALUE(PllSai2->PLLSAI2R));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004d5a:	4b1f      	ldr	r3, [pc, #124]	@ (8004dd8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004d5c:	695a      	ldr	r2, [r3, #20]
 8004d5e:	4b21      	ldr	r3, [pc, #132]	@ (8004de4 <RCCEx_PLLSAI2_Config+0x1e4>)
 8004d60:	4013      	ands	r3, r2
 8004d62:	687a      	ldr	r2, [r7, #4]
 8004d64:	6892      	ldr	r2, [r2, #8]
 8004d66:	0211      	lsls	r1, r2, #8
 8004d68:	687a      	ldr	r2, [r7, #4]
 8004d6a:	6952      	ldr	r2, [r2, #20]
 8004d6c:	0852      	lsrs	r2, r2, #1
 8004d6e:	3a01      	subs	r2, #1
 8004d70:	0652      	lsls	r2, r2, #25
 8004d72:	4311      	orrs	r1, r2
 8004d74:	687a      	ldr	r2, [r7, #4]
 8004d76:	6852      	ldr	r2, [r2, #4]
 8004d78:	3a01      	subs	r2, #1
 8004d7a:	0112      	lsls	r2, r2, #4
 8004d7c:	430a      	orrs	r2, r1
 8004d7e:	4916      	ldr	r1, [pc, #88]	@ (8004dd8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004d80:	4313      	orrs	r3, r2
 8004d82:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8004d84:	4b14      	ldr	r3, [pc, #80]	@ (8004dd8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004d86:	681b      	ldr	r3, [r3, #0]
 8004d88:	4a13      	ldr	r2, [pc, #76]	@ (8004dd8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004d8a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004d8e:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004d90:	f7fd fce0 	bl	8002754 <HAL_GetTick>
 8004d94:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8004d96:	e009      	b.n	8004dac <RCCEx_PLLSAI2_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8004d98:	f7fd fcdc 	bl	8002754 <HAL_GetTick>
 8004d9c:	4602      	mov	r2, r0
 8004d9e:	68bb      	ldr	r3, [r7, #8]
 8004da0:	1ad3      	subs	r3, r2, r3
 8004da2:	2b02      	cmp	r3, #2
 8004da4:	d902      	bls.n	8004dac <RCCEx_PLLSAI2_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 8004da6:	2303      	movs	r3, #3
 8004da8:	73fb      	strb	r3, [r7, #15]
          break;
 8004daa:	e005      	b.n	8004db8 <RCCEx_PLLSAI2_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8004dac:	4b0a      	ldr	r3, [pc, #40]	@ (8004dd8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004dae:	681b      	ldr	r3, [r3, #0]
 8004db0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004db4:	2b00      	cmp	r3, #0
 8004db6:	d0ef      	beq.n	8004d98 <RCCEx_PLLSAI2_Config+0x198>
        }
      }

      if(status == HAL_OK)
 8004db8:	7bfb      	ldrb	r3, [r7, #15]
 8004dba:	2b00      	cmp	r3, #0
 8004dbc:	d106      	bne.n	8004dcc <RCCEx_PLLSAI2_Config+0x1cc>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8004dbe:	4b06      	ldr	r3, [pc, #24]	@ (8004dd8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004dc0:	695a      	ldr	r2, [r3, #20]
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	699b      	ldr	r3, [r3, #24]
 8004dc6:	4904      	ldr	r1, [pc, #16]	@ (8004dd8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004dc8:	4313      	orrs	r3, r2
 8004dca:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8004dcc:	7bfb      	ldrb	r3, [r7, #15]
}
 8004dce:	4618      	mov	r0, r3
 8004dd0:	3710      	adds	r7, #16
 8004dd2:	46bd      	mov	sp, r7
 8004dd4:	bd80      	pop	{r7, pc}
 8004dd6:	bf00      	nop
 8004dd8:	40021000 	.word	0x40021000
 8004ddc:	07ff800f 	.word	0x07ff800f
 8004de0:	ff9f800f 	.word	0xff9f800f
 8004de4:	f9ff800f 	.word	0xf9ff800f

08004de8 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004de8:	b580      	push	{r7, lr}
 8004dea:	b084      	sub	sp, #16
 8004dec:	af00      	add	r7, sp, #0
 8004dee:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	2b00      	cmp	r3, #0
 8004df4:	d101      	bne.n	8004dfa <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004df6:	2301      	movs	r3, #1
 8004df8:	e095      	b.n	8004f26 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004dfe:	2b00      	cmp	r3, #0
 8004e00:	d108      	bne.n	8004e14 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	685b      	ldr	r3, [r3, #4]
 8004e06:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004e0a:	d009      	beq.n	8004e20 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	2200      	movs	r2, #0
 8004e10:	61da      	str	r2, [r3, #28]
 8004e12:	e005      	b.n	8004e20 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	2200      	movs	r2, #0
 8004e18:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	2200      	movs	r2, #0
 8004e1e:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	2200      	movs	r2, #0
 8004e24:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8004e2c:	b2db      	uxtb	r3, r3
 8004e2e:	2b00      	cmp	r3, #0
 8004e30:	d106      	bne.n	8004e40 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	2200      	movs	r2, #0
 8004e36:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004e3a:	6878      	ldr	r0, [r7, #4]
 8004e3c:	f7fd f8e4 	bl	8002008 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	2202      	movs	r2, #2
 8004e44:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	681b      	ldr	r3, [r3, #0]
 8004e4c:	681a      	ldr	r2, [r3, #0]
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	681b      	ldr	r3, [r3, #0]
 8004e52:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004e56:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	68db      	ldr	r3, [r3, #12]
 8004e5c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8004e60:	d902      	bls.n	8004e68 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8004e62:	2300      	movs	r3, #0
 8004e64:	60fb      	str	r3, [r7, #12]
 8004e66:	e002      	b.n	8004e6e <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8004e68:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8004e6c:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	68db      	ldr	r3, [r3, #12]
 8004e72:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8004e76:	d007      	beq.n	8004e88 <HAL_SPI_Init+0xa0>
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	68db      	ldr	r3, [r3, #12]
 8004e7c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8004e80:	d002      	beq.n	8004e88 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	2200      	movs	r2, #0
 8004e86:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	685b      	ldr	r3, [r3, #4]
 8004e8c:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	689b      	ldr	r3, [r3, #8]
 8004e94:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8004e98:	431a      	orrs	r2, r3
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	691b      	ldr	r3, [r3, #16]
 8004e9e:	f003 0302 	and.w	r3, r3, #2
 8004ea2:	431a      	orrs	r2, r3
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	695b      	ldr	r3, [r3, #20]
 8004ea8:	f003 0301 	and.w	r3, r3, #1
 8004eac:	431a      	orrs	r2, r3
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	699b      	ldr	r3, [r3, #24]
 8004eb2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004eb6:	431a      	orrs	r2, r3
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	69db      	ldr	r3, [r3, #28]
 8004ebc:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004ec0:	431a      	orrs	r2, r3
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	6a1b      	ldr	r3, [r3, #32]
 8004ec6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004eca:	ea42 0103 	orr.w	r1, r2, r3
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004ed2:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	681b      	ldr	r3, [r3, #0]
 8004eda:	430a      	orrs	r2, r1
 8004edc:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	699b      	ldr	r3, [r3, #24]
 8004ee2:	0c1b      	lsrs	r3, r3, #16
 8004ee4:	f003 0204 	and.w	r2, r3, #4
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004eec:	f003 0310 	and.w	r3, r3, #16
 8004ef0:	431a      	orrs	r2, r3
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004ef6:	f003 0308 	and.w	r3, r3, #8
 8004efa:	431a      	orrs	r2, r3
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	68db      	ldr	r3, [r3, #12]
 8004f00:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8004f04:	ea42 0103 	orr.w	r1, r2, r3
 8004f08:	68fb      	ldr	r3, [r7, #12]
 8004f0a:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	681b      	ldr	r3, [r3, #0]
 8004f12:	430a      	orrs	r2, r1
 8004f14:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	2200      	movs	r2, #0
 8004f1a:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	2201      	movs	r2, #1
 8004f20:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8004f24:	2300      	movs	r3, #0
}
 8004f26:	4618      	mov	r0, r3
 8004f28:	3710      	adds	r7, #16
 8004f2a:	46bd      	mov	sp, r7
 8004f2c:	bd80      	pop	{r7, pc}

08004f2e <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004f2e:	b580      	push	{r7, lr}
 8004f30:	b082      	sub	sp, #8
 8004f32:	af00      	add	r7, sp, #0
 8004f34:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	2b00      	cmp	r3, #0
 8004f3a:	d101      	bne.n	8004f40 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004f3c:	2301      	movs	r3, #1
 8004f3e:	e049      	b.n	8004fd4 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004f46:	b2db      	uxtb	r3, r3
 8004f48:	2b00      	cmp	r3, #0
 8004f4a:	d106      	bne.n	8004f5a <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	2200      	movs	r2, #0
 8004f50:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004f54:	6878      	ldr	r0, [r7, #4]
 8004f56:	f7fd f8f7 	bl	8002148 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	2202      	movs	r2, #2
 8004f5e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	681a      	ldr	r2, [r3, #0]
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	3304      	adds	r3, #4
 8004f6a:	4619      	mov	r1, r3
 8004f6c:	4610      	mov	r0, r2
 8004f6e:	f000 fd1b 	bl	80059a8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	2201      	movs	r2, #1
 8004f76:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	2201      	movs	r2, #1
 8004f7e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	2201      	movs	r2, #1
 8004f86:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	2201      	movs	r2, #1
 8004f8e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	2201      	movs	r2, #1
 8004f96:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	2201      	movs	r2, #1
 8004f9e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	2201      	movs	r2, #1
 8004fa6:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	2201      	movs	r2, #1
 8004fae:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	2201      	movs	r2, #1
 8004fb6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	2201      	movs	r2, #1
 8004fbe:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	2201      	movs	r2, #1
 8004fc6:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	2201      	movs	r2, #1
 8004fce:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004fd2:	2300      	movs	r3, #0
}
 8004fd4:	4618      	mov	r0, r3
 8004fd6:	3708      	adds	r7, #8
 8004fd8:	46bd      	mov	sp, r7
 8004fda:	bd80      	pop	{r7, pc}

08004fdc <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004fdc:	b480      	push	{r7}
 8004fde:	b085      	sub	sp, #20
 8004fe0:	af00      	add	r7, sp, #0
 8004fe2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004fea:	b2db      	uxtb	r3, r3
 8004fec:	2b01      	cmp	r3, #1
 8004fee:	d001      	beq.n	8004ff4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004ff0:	2301      	movs	r3, #1
 8004ff2:	e04f      	b.n	8005094 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	2202      	movs	r2, #2
 8004ff8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	681b      	ldr	r3, [r3, #0]
 8005000:	68da      	ldr	r2, [r3, #12]
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	681b      	ldr	r3, [r3, #0]
 8005006:	f042 0201 	orr.w	r2, r2, #1
 800500a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	681b      	ldr	r3, [r3, #0]
 8005010:	4a23      	ldr	r2, [pc, #140]	@ (80050a0 <HAL_TIM_Base_Start_IT+0xc4>)
 8005012:	4293      	cmp	r3, r2
 8005014:	d01d      	beq.n	8005052 <HAL_TIM_Base_Start_IT+0x76>
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	681b      	ldr	r3, [r3, #0]
 800501a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800501e:	d018      	beq.n	8005052 <HAL_TIM_Base_Start_IT+0x76>
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	681b      	ldr	r3, [r3, #0]
 8005024:	4a1f      	ldr	r2, [pc, #124]	@ (80050a4 <HAL_TIM_Base_Start_IT+0xc8>)
 8005026:	4293      	cmp	r3, r2
 8005028:	d013      	beq.n	8005052 <HAL_TIM_Base_Start_IT+0x76>
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	681b      	ldr	r3, [r3, #0]
 800502e:	4a1e      	ldr	r2, [pc, #120]	@ (80050a8 <HAL_TIM_Base_Start_IT+0xcc>)
 8005030:	4293      	cmp	r3, r2
 8005032:	d00e      	beq.n	8005052 <HAL_TIM_Base_Start_IT+0x76>
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	681b      	ldr	r3, [r3, #0]
 8005038:	4a1c      	ldr	r2, [pc, #112]	@ (80050ac <HAL_TIM_Base_Start_IT+0xd0>)
 800503a:	4293      	cmp	r3, r2
 800503c:	d009      	beq.n	8005052 <HAL_TIM_Base_Start_IT+0x76>
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	681b      	ldr	r3, [r3, #0]
 8005042:	4a1b      	ldr	r2, [pc, #108]	@ (80050b0 <HAL_TIM_Base_Start_IT+0xd4>)
 8005044:	4293      	cmp	r3, r2
 8005046:	d004      	beq.n	8005052 <HAL_TIM_Base_Start_IT+0x76>
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	681b      	ldr	r3, [r3, #0]
 800504c:	4a19      	ldr	r2, [pc, #100]	@ (80050b4 <HAL_TIM_Base_Start_IT+0xd8>)
 800504e:	4293      	cmp	r3, r2
 8005050:	d115      	bne.n	800507e <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	681b      	ldr	r3, [r3, #0]
 8005056:	689a      	ldr	r2, [r3, #8]
 8005058:	4b17      	ldr	r3, [pc, #92]	@ (80050b8 <HAL_TIM_Base_Start_IT+0xdc>)
 800505a:	4013      	ands	r3, r2
 800505c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800505e:	68fb      	ldr	r3, [r7, #12]
 8005060:	2b06      	cmp	r3, #6
 8005062:	d015      	beq.n	8005090 <HAL_TIM_Base_Start_IT+0xb4>
 8005064:	68fb      	ldr	r3, [r7, #12]
 8005066:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800506a:	d011      	beq.n	8005090 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	681b      	ldr	r3, [r3, #0]
 8005070:	681a      	ldr	r2, [r3, #0]
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	681b      	ldr	r3, [r3, #0]
 8005076:	f042 0201 	orr.w	r2, r2, #1
 800507a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800507c:	e008      	b.n	8005090 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	681b      	ldr	r3, [r3, #0]
 8005082:	681a      	ldr	r2, [r3, #0]
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	681b      	ldr	r3, [r3, #0]
 8005088:	f042 0201 	orr.w	r2, r2, #1
 800508c:	601a      	str	r2, [r3, #0]
 800508e:	e000      	b.n	8005092 <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005090:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8005092:	2300      	movs	r3, #0
}
 8005094:	4618      	mov	r0, r3
 8005096:	3714      	adds	r7, #20
 8005098:	46bd      	mov	sp, r7
 800509a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800509e:	4770      	bx	lr
 80050a0:	40012c00 	.word	0x40012c00
 80050a4:	40000400 	.word	0x40000400
 80050a8:	40000800 	.word	0x40000800
 80050ac:	40000c00 	.word	0x40000c00
 80050b0:	40013400 	.word	0x40013400
 80050b4:	40014000 	.word	0x40014000
 80050b8:	00010007 	.word	0x00010007

080050bc <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80050bc:	b580      	push	{r7, lr}
 80050be:	b082      	sub	sp, #8
 80050c0:	af00      	add	r7, sp, #0
 80050c2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	2b00      	cmp	r3, #0
 80050c8:	d101      	bne.n	80050ce <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80050ca:	2301      	movs	r3, #1
 80050cc:	e049      	b.n	8005162 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80050d4:	b2db      	uxtb	r3, r3
 80050d6:	2b00      	cmp	r3, #0
 80050d8:	d106      	bne.n	80050e8 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	2200      	movs	r2, #0
 80050de:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80050e2:	6878      	ldr	r0, [r7, #4]
 80050e4:	f000 f841 	bl	800516a <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	2202      	movs	r2, #2
 80050ec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	681a      	ldr	r2, [r3, #0]
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	3304      	adds	r3, #4
 80050f8:	4619      	mov	r1, r3
 80050fa:	4610      	mov	r0, r2
 80050fc:	f000 fc54 	bl	80059a8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	2201      	movs	r2, #1
 8005104:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	2201      	movs	r2, #1
 800510c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	2201      	movs	r2, #1
 8005114:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	2201      	movs	r2, #1
 800511c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	2201      	movs	r2, #1
 8005124:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	2201      	movs	r2, #1
 800512c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	2201      	movs	r2, #1
 8005134:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	2201      	movs	r2, #1
 800513c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	2201      	movs	r2, #1
 8005144:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	2201      	movs	r2, #1
 800514c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	2201      	movs	r2, #1
 8005154:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	2201      	movs	r2, #1
 800515c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005160:	2300      	movs	r3, #0
}
 8005162:	4618      	mov	r0, r3
 8005164:	3708      	adds	r7, #8
 8005166:	46bd      	mov	sp, r7
 8005168:	bd80      	pop	{r7, pc}

0800516a <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800516a:	b480      	push	{r7}
 800516c:	b083      	sub	sp, #12
 800516e:	af00      	add	r7, sp, #0
 8005170:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8005172:	bf00      	nop
 8005174:	370c      	adds	r7, #12
 8005176:	46bd      	mov	sp, r7
 8005178:	f85d 7b04 	ldr.w	r7, [sp], #4
 800517c:	4770      	bx	lr
	...

08005180 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005180:	b580      	push	{r7, lr}
 8005182:	b084      	sub	sp, #16
 8005184:	af00      	add	r7, sp, #0
 8005186:	6078      	str	r0, [r7, #4]
 8005188:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800518a:	683b      	ldr	r3, [r7, #0]
 800518c:	2b00      	cmp	r3, #0
 800518e:	d109      	bne.n	80051a4 <HAL_TIM_PWM_Start+0x24>
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005196:	b2db      	uxtb	r3, r3
 8005198:	2b01      	cmp	r3, #1
 800519a:	bf14      	ite	ne
 800519c:	2301      	movne	r3, #1
 800519e:	2300      	moveq	r3, #0
 80051a0:	b2db      	uxtb	r3, r3
 80051a2:	e03c      	b.n	800521e <HAL_TIM_PWM_Start+0x9e>
 80051a4:	683b      	ldr	r3, [r7, #0]
 80051a6:	2b04      	cmp	r3, #4
 80051a8:	d109      	bne.n	80051be <HAL_TIM_PWM_Start+0x3e>
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80051b0:	b2db      	uxtb	r3, r3
 80051b2:	2b01      	cmp	r3, #1
 80051b4:	bf14      	ite	ne
 80051b6:	2301      	movne	r3, #1
 80051b8:	2300      	moveq	r3, #0
 80051ba:	b2db      	uxtb	r3, r3
 80051bc:	e02f      	b.n	800521e <HAL_TIM_PWM_Start+0x9e>
 80051be:	683b      	ldr	r3, [r7, #0]
 80051c0:	2b08      	cmp	r3, #8
 80051c2:	d109      	bne.n	80051d8 <HAL_TIM_PWM_Start+0x58>
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80051ca:	b2db      	uxtb	r3, r3
 80051cc:	2b01      	cmp	r3, #1
 80051ce:	bf14      	ite	ne
 80051d0:	2301      	movne	r3, #1
 80051d2:	2300      	moveq	r3, #0
 80051d4:	b2db      	uxtb	r3, r3
 80051d6:	e022      	b.n	800521e <HAL_TIM_PWM_Start+0x9e>
 80051d8:	683b      	ldr	r3, [r7, #0]
 80051da:	2b0c      	cmp	r3, #12
 80051dc:	d109      	bne.n	80051f2 <HAL_TIM_PWM_Start+0x72>
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80051e4:	b2db      	uxtb	r3, r3
 80051e6:	2b01      	cmp	r3, #1
 80051e8:	bf14      	ite	ne
 80051ea:	2301      	movne	r3, #1
 80051ec:	2300      	moveq	r3, #0
 80051ee:	b2db      	uxtb	r3, r3
 80051f0:	e015      	b.n	800521e <HAL_TIM_PWM_Start+0x9e>
 80051f2:	683b      	ldr	r3, [r7, #0]
 80051f4:	2b10      	cmp	r3, #16
 80051f6:	d109      	bne.n	800520c <HAL_TIM_PWM_Start+0x8c>
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80051fe:	b2db      	uxtb	r3, r3
 8005200:	2b01      	cmp	r3, #1
 8005202:	bf14      	ite	ne
 8005204:	2301      	movne	r3, #1
 8005206:	2300      	moveq	r3, #0
 8005208:	b2db      	uxtb	r3, r3
 800520a:	e008      	b.n	800521e <HAL_TIM_PWM_Start+0x9e>
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8005212:	b2db      	uxtb	r3, r3
 8005214:	2b01      	cmp	r3, #1
 8005216:	bf14      	ite	ne
 8005218:	2301      	movne	r3, #1
 800521a:	2300      	moveq	r3, #0
 800521c:	b2db      	uxtb	r3, r3
 800521e:	2b00      	cmp	r3, #0
 8005220:	d001      	beq.n	8005226 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8005222:	2301      	movs	r3, #1
 8005224:	e09c      	b.n	8005360 <HAL_TIM_PWM_Start+0x1e0>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005226:	683b      	ldr	r3, [r7, #0]
 8005228:	2b00      	cmp	r3, #0
 800522a:	d104      	bne.n	8005236 <HAL_TIM_PWM_Start+0xb6>
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	2202      	movs	r2, #2
 8005230:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005234:	e023      	b.n	800527e <HAL_TIM_PWM_Start+0xfe>
 8005236:	683b      	ldr	r3, [r7, #0]
 8005238:	2b04      	cmp	r3, #4
 800523a:	d104      	bne.n	8005246 <HAL_TIM_PWM_Start+0xc6>
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	2202      	movs	r2, #2
 8005240:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005244:	e01b      	b.n	800527e <HAL_TIM_PWM_Start+0xfe>
 8005246:	683b      	ldr	r3, [r7, #0]
 8005248:	2b08      	cmp	r3, #8
 800524a:	d104      	bne.n	8005256 <HAL_TIM_PWM_Start+0xd6>
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	2202      	movs	r2, #2
 8005250:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005254:	e013      	b.n	800527e <HAL_TIM_PWM_Start+0xfe>
 8005256:	683b      	ldr	r3, [r7, #0]
 8005258:	2b0c      	cmp	r3, #12
 800525a:	d104      	bne.n	8005266 <HAL_TIM_PWM_Start+0xe6>
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	2202      	movs	r2, #2
 8005260:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8005264:	e00b      	b.n	800527e <HAL_TIM_PWM_Start+0xfe>
 8005266:	683b      	ldr	r3, [r7, #0]
 8005268:	2b10      	cmp	r3, #16
 800526a:	d104      	bne.n	8005276 <HAL_TIM_PWM_Start+0xf6>
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	2202      	movs	r2, #2
 8005270:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005274:	e003      	b.n	800527e <HAL_TIM_PWM_Start+0xfe>
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	2202      	movs	r2, #2
 800527a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	681b      	ldr	r3, [r3, #0]
 8005282:	2201      	movs	r2, #1
 8005284:	6839      	ldr	r1, [r7, #0]
 8005286:	4618      	mov	r0, r3
 8005288:	f000 ffa4 	bl	80061d4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	681b      	ldr	r3, [r3, #0]
 8005290:	4a35      	ldr	r2, [pc, #212]	@ (8005368 <HAL_TIM_PWM_Start+0x1e8>)
 8005292:	4293      	cmp	r3, r2
 8005294:	d013      	beq.n	80052be <HAL_TIM_PWM_Start+0x13e>
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	681b      	ldr	r3, [r3, #0]
 800529a:	4a34      	ldr	r2, [pc, #208]	@ (800536c <HAL_TIM_PWM_Start+0x1ec>)
 800529c:	4293      	cmp	r3, r2
 800529e:	d00e      	beq.n	80052be <HAL_TIM_PWM_Start+0x13e>
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	681b      	ldr	r3, [r3, #0]
 80052a4:	4a32      	ldr	r2, [pc, #200]	@ (8005370 <HAL_TIM_PWM_Start+0x1f0>)
 80052a6:	4293      	cmp	r3, r2
 80052a8:	d009      	beq.n	80052be <HAL_TIM_PWM_Start+0x13e>
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	681b      	ldr	r3, [r3, #0]
 80052ae:	4a31      	ldr	r2, [pc, #196]	@ (8005374 <HAL_TIM_PWM_Start+0x1f4>)
 80052b0:	4293      	cmp	r3, r2
 80052b2:	d004      	beq.n	80052be <HAL_TIM_PWM_Start+0x13e>
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	681b      	ldr	r3, [r3, #0]
 80052b8:	4a2f      	ldr	r2, [pc, #188]	@ (8005378 <HAL_TIM_PWM_Start+0x1f8>)
 80052ba:	4293      	cmp	r3, r2
 80052bc:	d101      	bne.n	80052c2 <HAL_TIM_PWM_Start+0x142>
 80052be:	2301      	movs	r3, #1
 80052c0:	e000      	b.n	80052c4 <HAL_TIM_PWM_Start+0x144>
 80052c2:	2300      	movs	r3, #0
 80052c4:	2b00      	cmp	r3, #0
 80052c6:	d007      	beq.n	80052d8 <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	681b      	ldr	r3, [r3, #0]
 80052cc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	681b      	ldr	r3, [r3, #0]
 80052d2:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80052d6:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	4a22      	ldr	r2, [pc, #136]	@ (8005368 <HAL_TIM_PWM_Start+0x1e8>)
 80052de:	4293      	cmp	r3, r2
 80052e0:	d01d      	beq.n	800531e <HAL_TIM_PWM_Start+0x19e>
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	681b      	ldr	r3, [r3, #0]
 80052e6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80052ea:	d018      	beq.n	800531e <HAL_TIM_PWM_Start+0x19e>
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	681b      	ldr	r3, [r3, #0]
 80052f0:	4a22      	ldr	r2, [pc, #136]	@ (800537c <HAL_TIM_PWM_Start+0x1fc>)
 80052f2:	4293      	cmp	r3, r2
 80052f4:	d013      	beq.n	800531e <HAL_TIM_PWM_Start+0x19e>
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	681b      	ldr	r3, [r3, #0]
 80052fa:	4a21      	ldr	r2, [pc, #132]	@ (8005380 <HAL_TIM_PWM_Start+0x200>)
 80052fc:	4293      	cmp	r3, r2
 80052fe:	d00e      	beq.n	800531e <HAL_TIM_PWM_Start+0x19e>
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	681b      	ldr	r3, [r3, #0]
 8005304:	4a1f      	ldr	r2, [pc, #124]	@ (8005384 <HAL_TIM_PWM_Start+0x204>)
 8005306:	4293      	cmp	r3, r2
 8005308:	d009      	beq.n	800531e <HAL_TIM_PWM_Start+0x19e>
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	681b      	ldr	r3, [r3, #0]
 800530e:	4a17      	ldr	r2, [pc, #92]	@ (800536c <HAL_TIM_PWM_Start+0x1ec>)
 8005310:	4293      	cmp	r3, r2
 8005312:	d004      	beq.n	800531e <HAL_TIM_PWM_Start+0x19e>
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	681b      	ldr	r3, [r3, #0]
 8005318:	4a15      	ldr	r2, [pc, #84]	@ (8005370 <HAL_TIM_PWM_Start+0x1f0>)
 800531a:	4293      	cmp	r3, r2
 800531c:	d115      	bne.n	800534a <HAL_TIM_PWM_Start+0x1ca>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	681b      	ldr	r3, [r3, #0]
 8005322:	689a      	ldr	r2, [r3, #8]
 8005324:	4b18      	ldr	r3, [pc, #96]	@ (8005388 <HAL_TIM_PWM_Start+0x208>)
 8005326:	4013      	ands	r3, r2
 8005328:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800532a:	68fb      	ldr	r3, [r7, #12]
 800532c:	2b06      	cmp	r3, #6
 800532e:	d015      	beq.n	800535c <HAL_TIM_PWM_Start+0x1dc>
 8005330:	68fb      	ldr	r3, [r7, #12]
 8005332:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005336:	d011      	beq.n	800535c <HAL_TIM_PWM_Start+0x1dc>
    {
      __HAL_TIM_ENABLE(htim);
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	681b      	ldr	r3, [r3, #0]
 800533c:	681a      	ldr	r2, [r3, #0]
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	681b      	ldr	r3, [r3, #0]
 8005342:	f042 0201 	orr.w	r2, r2, #1
 8005346:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005348:	e008      	b.n	800535c <HAL_TIM_PWM_Start+0x1dc>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	681b      	ldr	r3, [r3, #0]
 800534e:	681a      	ldr	r2, [r3, #0]
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	681b      	ldr	r3, [r3, #0]
 8005354:	f042 0201 	orr.w	r2, r2, #1
 8005358:	601a      	str	r2, [r3, #0]
 800535a:	e000      	b.n	800535e <HAL_TIM_PWM_Start+0x1de>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800535c:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800535e:	2300      	movs	r3, #0
}
 8005360:	4618      	mov	r0, r3
 8005362:	3710      	adds	r7, #16
 8005364:	46bd      	mov	sp, r7
 8005366:	bd80      	pop	{r7, pc}
 8005368:	40012c00 	.word	0x40012c00
 800536c:	40013400 	.word	0x40013400
 8005370:	40014000 	.word	0x40014000
 8005374:	40014400 	.word	0x40014400
 8005378:	40014800 	.word	0x40014800
 800537c:	40000400 	.word	0x40000400
 8005380:	40000800 	.word	0x40000800
 8005384:	40000c00 	.word	0x40000c00
 8005388:	00010007 	.word	0x00010007

0800538c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800538c:	b580      	push	{r7, lr}
 800538e:	b084      	sub	sp, #16
 8005390:	af00      	add	r7, sp, #0
 8005392:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	681b      	ldr	r3, [r3, #0]
 8005398:	68db      	ldr	r3, [r3, #12]
 800539a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	681b      	ldr	r3, [r3, #0]
 80053a0:	691b      	ldr	r3, [r3, #16]
 80053a2:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80053a4:	68bb      	ldr	r3, [r7, #8]
 80053a6:	f003 0302 	and.w	r3, r3, #2
 80053aa:	2b00      	cmp	r3, #0
 80053ac:	d020      	beq.n	80053f0 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80053ae:	68fb      	ldr	r3, [r7, #12]
 80053b0:	f003 0302 	and.w	r3, r3, #2
 80053b4:	2b00      	cmp	r3, #0
 80053b6:	d01b      	beq.n	80053f0 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	681b      	ldr	r3, [r3, #0]
 80053bc:	f06f 0202 	mvn.w	r2, #2
 80053c0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	2201      	movs	r2, #1
 80053c6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	681b      	ldr	r3, [r3, #0]
 80053cc:	699b      	ldr	r3, [r3, #24]
 80053ce:	f003 0303 	and.w	r3, r3, #3
 80053d2:	2b00      	cmp	r3, #0
 80053d4:	d003      	beq.n	80053de <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80053d6:	6878      	ldr	r0, [r7, #4]
 80053d8:	f000 fac7 	bl	800596a <HAL_TIM_IC_CaptureCallback>
 80053dc:	e005      	b.n	80053ea <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80053de:	6878      	ldr	r0, [r7, #4]
 80053e0:	f000 fab9 	bl	8005956 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80053e4:	6878      	ldr	r0, [r7, #4]
 80053e6:	f000 faca 	bl	800597e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	2200      	movs	r2, #0
 80053ee:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80053f0:	68bb      	ldr	r3, [r7, #8]
 80053f2:	f003 0304 	and.w	r3, r3, #4
 80053f6:	2b00      	cmp	r3, #0
 80053f8:	d020      	beq.n	800543c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80053fa:	68fb      	ldr	r3, [r7, #12]
 80053fc:	f003 0304 	and.w	r3, r3, #4
 8005400:	2b00      	cmp	r3, #0
 8005402:	d01b      	beq.n	800543c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	681b      	ldr	r3, [r3, #0]
 8005408:	f06f 0204 	mvn.w	r2, #4
 800540c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	2202      	movs	r2, #2
 8005412:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	681b      	ldr	r3, [r3, #0]
 8005418:	699b      	ldr	r3, [r3, #24]
 800541a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800541e:	2b00      	cmp	r3, #0
 8005420:	d003      	beq.n	800542a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005422:	6878      	ldr	r0, [r7, #4]
 8005424:	f000 faa1 	bl	800596a <HAL_TIM_IC_CaptureCallback>
 8005428:	e005      	b.n	8005436 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800542a:	6878      	ldr	r0, [r7, #4]
 800542c:	f000 fa93 	bl	8005956 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005430:	6878      	ldr	r0, [r7, #4]
 8005432:	f000 faa4 	bl	800597e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	2200      	movs	r2, #0
 800543a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800543c:	68bb      	ldr	r3, [r7, #8]
 800543e:	f003 0308 	and.w	r3, r3, #8
 8005442:	2b00      	cmp	r3, #0
 8005444:	d020      	beq.n	8005488 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8005446:	68fb      	ldr	r3, [r7, #12]
 8005448:	f003 0308 	and.w	r3, r3, #8
 800544c:	2b00      	cmp	r3, #0
 800544e:	d01b      	beq.n	8005488 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	681b      	ldr	r3, [r3, #0]
 8005454:	f06f 0208 	mvn.w	r2, #8
 8005458:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	2204      	movs	r2, #4
 800545e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	681b      	ldr	r3, [r3, #0]
 8005464:	69db      	ldr	r3, [r3, #28]
 8005466:	f003 0303 	and.w	r3, r3, #3
 800546a:	2b00      	cmp	r3, #0
 800546c:	d003      	beq.n	8005476 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800546e:	6878      	ldr	r0, [r7, #4]
 8005470:	f000 fa7b 	bl	800596a <HAL_TIM_IC_CaptureCallback>
 8005474:	e005      	b.n	8005482 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005476:	6878      	ldr	r0, [r7, #4]
 8005478:	f000 fa6d 	bl	8005956 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800547c:	6878      	ldr	r0, [r7, #4]
 800547e:	f000 fa7e 	bl	800597e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	2200      	movs	r2, #0
 8005486:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8005488:	68bb      	ldr	r3, [r7, #8]
 800548a:	f003 0310 	and.w	r3, r3, #16
 800548e:	2b00      	cmp	r3, #0
 8005490:	d020      	beq.n	80054d4 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8005492:	68fb      	ldr	r3, [r7, #12]
 8005494:	f003 0310 	and.w	r3, r3, #16
 8005498:	2b00      	cmp	r3, #0
 800549a:	d01b      	beq.n	80054d4 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	681b      	ldr	r3, [r3, #0]
 80054a0:	f06f 0210 	mvn.w	r2, #16
 80054a4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	2208      	movs	r2, #8
 80054aa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	681b      	ldr	r3, [r3, #0]
 80054b0:	69db      	ldr	r3, [r3, #28]
 80054b2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80054b6:	2b00      	cmp	r3, #0
 80054b8:	d003      	beq.n	80054c2 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80054ba:	6878      	ldr	r0, [r7, #4]
 80054bc:	f000 fa55 	bl	800596a <HAL_TIM_IC_CaptureCallback>
 80054c0:	e005      	b.n	80054ce <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80054c2:	6878      	ldr	r0, [r7, #4]
 80054c4:	f000 fa47 	bl	8005956 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80054c8:	6878      	ldr	r0, [r7, #4]
 80054ca:	f000 fa58 	bl	800597e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	2200      	movs	r2, #0
 80054d2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80054d4:	68bb      	ldr	r3, [r7, #8]
 80054d6:	f003 0301 	and.w	r3, r3, #1
 80054da:	2b00      	cmp	r3, #0
 80054dc:	d00c      	beq.n	80054f8 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80054de:	68fb      	ldr	r3, [r7, #12]
 80054e0:	f003 0301 	and.w	r3, r3, #1
 80054e4:	2b00      	cmp	r3, #0
 80054e6:	d007      	beq.n	80054f8 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	681b      	ldr	r3, [r3, #0]
 80054ec:	f06f 0201 	mvn.w	r2, #1
 80054f0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80054f2:	6878      	ldr	r0, [r7, #4]
 80054f4:	f7fc f860 	bl	80015b8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80054f8:	68bb      	ldr	r3, [r7, #8]
 80054fa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80054fe:	2b00      	cmp	r3, #0
 8005500:	d104      	bne.n	800550c <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8005502:	68bb      	ldr	r3, [r7, #8]
 8005504:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8005508:	2b00      	cmp	r3, #0
 800550a:	d00c      	beq.n	8005526 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800550c:	68fb      	ldr	r3, [r7, #12]
 800550e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005512:	2b00      	cmp	r3, #0
 8005514:	d007      	beq.n	8005526 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	681b      	ldr	r3, [r3, #0]
 800551a:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800551e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005520:	6878      	ldr	r0, [r7, #4]
 8005522:	f000 ff8d 	bl	8006440 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8005526:	68bb      	ldr	r3, [r7, #8]
 8005528:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800552c:	2b00      	cmp	r3, #0
 800552e:	d00c      	beq.n	800554a <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005530:	68fb      	ldr	r3, [r7, #12]
 8005532:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005536:	2b00      	cmp	r3, #0
 8005538:	d007      	beq.n	800554a <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	681b      	ldr	r3, [r3, #0]
 800553e:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8005542:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8005544:	6878      	ldr	r0, [r7, #4]
 8005546:	f000 ff85 	bl	8006454 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800554a:	68bb      	ldr	r3, [r7, #8]
 800554c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005550:	2b00      	cmp	r3, #0
 8005552:	d00c      	beq.n	800556e <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8005554:	68fb      	ldr	r3, [r7, #12]
 8005556:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800555a:	2b00      	cmp	r3, #0
 800555c:	d007      	beq.n	800556e <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	681b      	ldr	r3, [r3, #0]
 8005562:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8005566:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005568:	6878      	ldr	r0, [r7, #4]
 800556a:	f000 fa12 	bl	8005992 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800556e:	68bb      	ldr	r3, [r7, #8]
 8005570:	f003 0320 	and.w	r3, r3, #32
 8005574:	2b00      	cmp	r3, #0
 8005576:	d00c      	beq.n	8005592 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8005578:	68fb      	ldr	r3, [r7, #12]
 800557a:	f003 0320 	and.w	r3, r3, #32
 800557e:	2b00      	cmp	r3, #0
 8005580:	d007      	beq.n	8005592 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	681b      	ldr	r3, [r3, #0]
 8005586:	f06f 0220 	mvn.w	r2, #32
 800558a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800558c:	6878      	ldr	r0, [r7, #4]
 800558e:	f000 ff4d 	bl	800642c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005592:	bf00      	nop
 8005594:	3710      	adds	r7, #16
 8005596:	46bd      	mov	sp, r7
 8005598:	bd80      	pop	{r7, pc}
	...

0800559c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800559c:	b580      	push	{r7, lr}
 800559e:	b086      	sub	sp, #24
 80055a0:	af00      	add	r7, sp, #0
 80055a2:	60f8      	str	r0, [r7, #12]
 80055a4:	60b9      	str	r1, [r7, #8]
 80055a6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80055a8:	2300      	movs	r3, #0
 80055aa:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80055ac:	68fb      	ldr	r3, [r7, #12]
 80055ae:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80055b2:	2b01      	cmp	r3, #1
 80055b4:	d101      	bne.n	80055ba <HAL_TIM_PWM_ConfigChannel+0x1e>
 80055b6:	2302      	movs	r3, #2
 80055b8:	e0ff      	b.n	80057ba <HAL_TIM_PWM_ConfigChannel+0x21e>
 80055ba:	68fb      	ldr	r3, [r7, #12]
 80055bc:	2201      	movs	r2, #1
 80055be:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	2b14      	cmp	r3, #20
 80055c6:	f200 80f0 	bhi.w	80057aa <HAL_TIM_PWM_ConfigChannel+0x20e>
 80055ca:	a201      	add	r2, pc, #4	@ (adr r2, 80055d0 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80055cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80055d0:	08005625 	.word	0x08005625
 80055d4:	080057ab 	.word	0x080057ab
 80055d8:	080057ab 	.word	0x080057ab
 80055dc:	080057ab 	.word	0x080057ab
 80055e0:	08005665 	.word	0x08005665
 80055e4:	080057ab 	.word	0x080057ab
 80055e8:	080057ab 	.word	0x080057ab
 80055ec:	080057ab 	.word	0x080057ab
 80055f0:	080056a7 	.word	0x080056a7
 80055f4:	080057ab 	.word	0x080057ab
 80055f8:	080057ab 	.word	0x080057ab
 80055fc:	080057ab 	.word	0x080057ab
 8005600:	080056e7 	.word	0x080056e7
 8005604:	080057ab 	.word	0x080057ab
 8005608:	080057ab 	.word	0x080057ab
 800560c:	080057ab 	.word	0x080057ab
 8005610:	08005729 	.word	0x08005729
 8005614:	080057ab 	.word	0x080057ab
 8005618:	080057ab 	.word	0x080057ab
 800561c:	080057ab 	.word	0x080057ab
 8005620:	08005769 	.word	0x08005769
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005624:	68fb      	ldr	r3, [r7, #12]
 8005626:	681b      	ldr	r3, [r3, #0]
 8005628:	68b9      	ldr	r1, [r7, #8]
 800562a:	4618      	mov	r0, r3
 800562c:	f000 fa62 	bl	8005af4 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005630:	68fb      	ldr	r3, [r7, #12]
 8005632:	681b      	ldr	r3, [r3, #0]
 8005634:	699a      	ldr	r2, [r3, #24]
 8005636:	68fb      	ldr	r3, [r7, #12]
 8005638:	681b      	ldr	r3, [r3, #0]
 800563a:	f042 0208 	orr.w	r2, r2, #8
 800563e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005640:	68fb      	ldr	r3, [r7, #12]
 8005642:	681b      	ldr	r3, [r3, #0]
 8005644:	699a      	ldr	r2, [r3, #24]
 8005646:	68fb      	ldr	r3, [r7, #12]
 8005648:	681b      	ldr	r3, [r3, #0]
 800564a:	f022 0204 	bic.w	r2, r2, #4
 800564e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005650:	68fb      	ldr	r3, [r7, #12]
 8005652:	681b      	ldr	r3, [r3, #0]
 8005654:	6999      	ldr	r1, [r3, #24]
 8005656:	68bb      	ldr	r3, [r7, #8]
 8005658:	691a      	ldr	r2, [r3, #16]
 800565a:	68fb      	ldr	r3, [r7, #12]
 800565c:	681b      	ldr	r3, [r3, #0]
 800565e:	430a      	orrs	r2, r1
 8005660:	619a      	str	r2, [r3, #24]
      break;
 8005662:	e0a5      	b.n	80057b0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005664:	68fb      	ldr	r3, [r7, #12]
 8005666:	681b      	ldr	r3, [r3, #0]
 8005668:	68b9      	ldr	r1, [r7, #8]
 800566a:	4618      	mov	r0, r3
 800566c:	f000 fad2 	bl	8005c14 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005670:	68fb      	ldr	r3, [r7, #12]
 8005672:	681b      	ldr	r3, [r3, #0]
 8005674:	699a      	ldr	r2, [r3, #24]
 8005676:	68fb      	ldr	r3, [r7, #12]
 8005678:	681b      	ldr	r3, [r3, #0]
 800567a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800567e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005680:	68fb      	ldr	r3, [r7, #12]
 8005682:	681b      	ldr	r3, [r3, #0]
 8005684:	699a      	ldr	r2, [r3, #24]
 8005686:	68fb      	ldr	r3, [r7, #12]
 8005688:	681b      	ldr	r3, [r3, #0]
 800568a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800568e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005690:	68fb      	ldr	r3, [r7, #12]
 8005692:	681b      	ldr	r3, [r3, #0]
 8005694:	6999      	ldr	r1, [r3, #24]
 8005696:	68bb      	ldr	r3, [r7, #8]
 8005698:	691b      	ldr	r3, [r3, #16]
 800569a:	021a      	lsls	r2, r3, #8
 800569c:	68fb      	ldr	r3, [r7, #12]
 800569e:	681b      	ldr	r3, [r3, #0]
 80056a0:	430a      	orrs	r2, r1
 80056a2:	619a      	str	r2, [r3, #24]
      break;
 80056a4:	e084      	b.n	80057b0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80056a6:	68fb      	ldr	r3, [r7, #12]
 80056a8:	681b      	ldr	r3, [r3, #0]
 80056aa:	68b9      	ldr	r1, [r7, #8]
 80056ac:	4618      	mov	r0, r3
 80056ae:	f000 fb3b 	bl	8005d28 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80056b2:	68fb      	ldr	r3, [r7, #12]
 80056b4:	681b      	ldr	r3, [r3, #0]
 80056b6:	69da      	ldr	r2, [r3, #28]
 80056b8:	68fb      	ldr	r3, [r7, #12]
 80056ba:	681b      	ldr	r3, [r3, #0]
 80056bc:	f042 0208 	orr.w	r2, r2, #8
 80056c0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80056c2:	68fb      	ldr	r3, [r7, #12]
 80056c4:	681b      	ldr	r3, [r3, #0]
 80056c6:	69da      	ldr	r2, [r3, #28]
 80056c8:	68fb      	ldr	r3, [r7, #12]
 80056ca:	681b      	ldr	r3, [r3, #0]
 80056cc:	f022 0204 	bic.w	r2, r2, #4
 80056d0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80056d2:	68fb      	ldr	r3, [r7, #12]
 80056d4:	681b      	ldr	r3, [r3, #0]
 80056d6:	69d9      	ldr	r1, [r3, #28]
 80056d8:	68bb      	ldr	r3, [r7, #8]
 80056da:	691a      	ldr	r2, [r3, #16]
 80056dc:	68fb      	ldr	r3, [r7, #12]
 80056de:	681b      	ldr	r3, [r3, #0]
 80056e0:	430a      	orrs	r2, r1
 80056e2:	61da      	str	r2, [r3, #28]
      break;
 80056e4:	e064      	b.n	80057b0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80056e6:	68fb      	ldr	r3, [r7, #12]
 80056e8:	681b      	ldr	r3, [r3, #0]
 80056ea:	68b9      	ldr	r1, [r7, #8]
 80056ec:	4618      	mov	r0, r3
 80056ee:	f000 fba3 	bl	8005e38 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80056f2:	68fb      	ldr	r3, [r7, #12]
 80056f4:	681b      	ldr	r3, [r3, #0]
 80056f6:	69da      	ldr	r2, [r3, #28]
 80056f8:	68fb      	ldr	r3, [r7, #12]
 80056fa:	681b      	ldr	r3, [r3, #0]
 80056fc:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005700:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005702:	68fb      	ldr	r3, [r7, #12]
 8005704:	681b      	ldr	r3, [r3, #0]
 8005706:	69da      	ldr	r2, [r3, #28]
 8005708:	68fb      	ldr	r3, [r7, #12]
 800570a:	681b      	ldr	r3, [r3, #0]
 800570c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005710:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8005712:	68fb      	ldr	r3, [r7, #12]
 8005714:	681b      	ldr	r3, [r3, #0]
 8005716:	69d9      	ldr	r1, [r3, #28]
 8005718:	68bb      	ldr	r3, [r7, #8]
 800571a:	691b      	ldr	r3, [r3, #16]
 800571c:	021a      	lsls	r2, r3, #8
 800571e:	68fb      	ldr	r3, [r7, #12]
 8005720:	681b      	ldr	r3, [r3, #0]
 8005722:	430a      	orrs	r2, r1
 8005724:	61da      	str	r2, [r3, #28]
      break;
 8005726:	e043      	b.n	80057b0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8005728:	68fb      	ldr	r3, [r7, #12]
 800572a:	681b      	ldr	r3, [r3, #0]
 800572c:	68b9      	ldr	r1, [r7, #8]
 800572e:	4618      	mov	r0, r3
 8005730:	f000 fbec 	bl	8005f0c <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8005734:	68fb      	ldr	r3, [r7, #12]
 8005736:	681b      	ldr	r3, [r3, #0]
 8005738:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800573a:	68fb      	ldr	r3, [r7, #12]
 800573c:	681b      	ldr	r3, [r3, #0]
 800573e:	f042 0208 	orr.w	r2, r2, #8
 8005742:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8005744:	68fb      	ldr	r3, [r7, #12]
 8005746:	681b      	ldr	r3, [r3, #0]
 8005748:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800574a:	68fb      	ldr	r3, [r7, #12]
 800574c:	681b      	ldr	r3, [r3, #0]
 800574e:	f022 0204 	bic.w	r2, r2, #4
 8005752:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8005754:	68fb      	ldr	r3, [r7, #12]
 8005756:	681b      	ldr	r3, [r3, #0]
 8005758:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800575a:	68bb      	ldr	r3, [r7, #8]
 800575c:	691a      	ldr	r2, [r3, #16]
 800575e:	68fb      	ldr	r3, [r7, #12]
 8005760:	681b      	ldr	r3, [r3, #0]
 8005762:	430a      	orrs	r2, r1
 8005764:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8005766:	e023      	b.n	80057b0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8005768:	68fb      	ldr	r3, [r7, #12]
 800576a:	681b      	ldr	r3, [r3, #0]
 800576c:	68b9      	ldr	r1, [r7, #8]
 800576e:	4618      	mov	r0, r3
 8005770:	f000 fc30 	bl	8005fd4 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8005774:	68fb      	ldr	r3, [r7, #12]
 8005776:	681b      	ldr	r3, [r3, #0]
 8005778:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800577a:	68fb      	ldr	r3, [r7, #12]
 800577c:	681b      	ldr	r3, [r3, #0]
 800577e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005782:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8005784:	68fb      	ldr	r3, [r7, #12]
 8005786:	681b      	ldr	r3, [r3, #0]
 8005788:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800578a:	68fb      	ldr	r3, [r7, #12]
 800578c:	681b      	ldr	r3, [r3, #0]
 800578e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005792:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8005794:	68fb      	ldr	r3, [r7, #12]
 8005796:	681b      	ldr	r3, [r3, #0]
 8005798:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800579a:	68bb      	ldr	r3, [r7, #8]
 800579c:	691b      	ldr	r3, [r3, #16]
 800579e:	021a      	lsls	r2, r3, #8
 80057a0:	68fb      	ldr	r3, [r7, #12]
 80057a2:	681b      	ldr	r3, [r3, #0]
 80057a4:	430a      	orrs	r2, r1
 80057a6:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 80057a8:	e002      	b.n	80057b0 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 80057aa:	2301      	movs	r3, #1
 80057ac:	75fb      	strb	r3, [r7, #23]
      break;
 80057ae:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80057b0:	68fb      	ldr	r3, [r7, #12]
 80057b2:	2200      	movs	r2, #0
 80057b4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80057b8:	7dfb      	ldrb	r3, [r7, #23]
}
 80057ba:	4618      	mov	r0, r3
 80057bc:	3718      	adds	r7, #24
 80057be:	46bd      	mov	sp, r7
 80057c0:	bd80      	pop	{r7, pc}
 80057c2:	bf00      	nop

080057c4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80057c4:	b580      	push	{r7, lr}
 80057c6:	b084      	sub	sp, #16
 80057c8:	af00      	add	r7, sp, #0
 80057ca:	6078      	str	r0, [r7, #4]
 80057cc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80057ce:	2300      	movs	r3, #0
 80057d0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80057d8:	2b01      	cmp	r3, #1
 80057da:	d101      	bne.n	80057e0 <HAL_TIM_ConfigClockSource+0x1c>
 80057dc:	2302      	movs	r3, #2
 80057de:	e0b6      	b.n	800594e <HAL_TIM_ConfigClockSource+0x18a>
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	2201      	movs	r2, #1
 80057e4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	2202      	movs	r2, #2
 80057ec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	681b      	ldr	r3, [r3, #0]
 80057f4:	689b      	ldr	r3, [r3, #8]
 80057f6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80057f8:	68bb      	ldr	r3, [r7, #8]
 80057fa:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80057fe:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8005802:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005804:	68bb      	ldr	r3, [r7, #8]
 8005806:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800580a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	681b      	ldr	r3, [r3, #0]
 8005810:	68ba      	ldr	r2, [r7, #8]
 8005812:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005814:	683b      	ldr	r3, [r7, #0]
 8005816:	681b      	ldr	r3, [r3, #0]
 8005818:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800581c:	d03e      	beq.n	800589c <HAL_TIM_ConfigClockSource+0xd8>
 800581e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005822:	f200 8087 	bhi.w	8005934 <HAL_TIM_ConfigClockSource+0x170>
 8005826:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800582a:	f000 8086 	beq.w	800593a <HAL_TIM_ConfigClockSource+0x176>
 800582e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005832:	d87f      	bhi.n	8005934 <HAL_TIM_ConfigClockSource+0x170>
 8005834:	2b70      	cmp	r3, #112	@ 0x70
 8005836:	d01a      	beq.n	800586e <HAL_TIM_ConfigClockSource+0xaa>
 8005838:	2b70      	cmp	r3, #112	@ 0x70
 800583a:	d87b      	bhi.n	8005934 <HAL_TIM_ConfigClockSource+0x170>
 800583c:	2b60      	cmp	r3, #96	@ 0x60
 800583e:	d050      	beq.n	80058e2 <HAL_TIM_ConfigClockSource+0x11e>
 8005840:	2b60      	cmp	r3, #96	@ 0x60
 8005842:	d877      	bhi.n	8005934 <HAL_TIM_ConfigClockSource+0x170>
 8005844:	2b50      	cmp	r3, #80	@ 0x50
 8005846:	d03c      	beq.n	80058c2 <HAL_TIM_ConfigClockSource+0xfe>
 8005848:	2b50      	cmp	r3, #80	@ 0x50
 800584a:	d873      	bhi.n	8005934 <HAL_TIM_ConfigClockSource+0x170>
 800584c:	2b40      	cmp	r3, #64	@ 0x40
 800584e:	d058      	beq.n	8005902 <HAL_TIM_ConfigClockSource+0x13e>
 8005850:	2b40      	cmp	r3, #64	@ 0x40
 8005852:	d86f      	bhi.n	8005934 <HAL_TIM_ConfigClockSource+0x170>
 8005854:	2b30      	cmp	r3, #48	@ 0x30
 8005856:	d064      	beq.n	8005922 <HAL_TIM_ConfigClockSource+0x15e>
 8005858:	2b30      	cmp	r3, #48	@ 0x30
 800585a:	d86b      	bhi.n	8005934 <HAL_TIM_ConfigClockSource+0x170>
 800585c:	2b20      	cmp	r3, #32
 800585e:	d060      	beq.n	8005922 <HAL_TIM_ConfigClockSource+0x15e>
 8005860:	2b20      	cmp	r3, #32
 8005862:	d867      	bhi.n	8005934 <HAL_TIM_ConfigClockSource+0x170>
 8005864:	2b00      	cmp	r3, #0
 8005866:	d05c      	beq.n	8005922 <HAL_TIM_ConfigClockSource+0x15e>
 8005868:	2b10      	cmp	r3, #16
 800586a:	d05a      	beq.n	8005922 <HAL_TIM_ConfigClockSource+0x15e>
 800586c:	e062      	b.n	8005934 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005872:	683b      	ldr	r3, [r7, #0]
 8005874:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005876:	683b      	ldr	r3, [r7, #0]
 8005878:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800587a:	683b      	ldr	r3, [r7, #0]
 800587c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800587e:	f000 fc89 	bl	8006194 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	681b      	ldr	r3, [r3, #0]
 8005886:	689b      	ldr	r3, [r3, #8]
 8005888:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800588a:	68bb      	ldr	r3, [r7, #8]
 800588c:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8005890:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	681b      	ldr	r3, [r3, #0]
 8005896:	68ba      	ldr	r2, [r7, #8]
 8005898:	609a      	str	r2, [r3, #8]
      break;
 800589a:	e04f      	b.n	800593c <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80058a0:	683b      	ldr	r3, [r7, #0]
 80058a2:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80058a4:	683b      	ldr	r3, [r7, #0]
 80058a6:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80058a8:	683b      	ldr	r3, [r7, #0]
 80058aa:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80058ac:	f000 fc72 	bl	8006194 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	681b      	ldr	r3, [r3, #0]
 80058b4:	689a      	ldr	r2, [r3, #8]
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	681b      	ldr	r3, [r3, #0]
 80058ba:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80058be:	609a      	str	r2, [r3, #8]
      break;
 80058c0:	e03c      	b.n	800593c <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80058c6:	683b      	ldr	r3, [r7, #0]
 80058c8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80058ca:	683b      	ldr	r3, [r7, #0]
 80058cc:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80058ce:	461a      	mov	r2, r3
 80058d0:	f000 fbe6 	bl	80060a0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	681b      	ldr	r3, [r3, #0]
 80058d8:	2150      	movs	r1, #80	@ 0x50
 80058da:	4618      	mov	r0, r3
 80058dc:	f000 fc3f 	bl	800615e <TIM_ITRx_SetConfig>
      break;
 80058e0:	e02c      	b.n	800593c <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80058e6:	683b      	ldr	r3, [r7, #0]
 80058e8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80058ea:	683b      	ldr	r3, [r7, #0]
 80058ec:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80058ee:	461a      	mov	r2, r3
 80058f0:	f000 fc05 	bl	80060fe <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	681b      	ldr	r3, [r3, #0]
 80058f8:	2160      	movs	r1, #96	@ 0x60
 80058fa:	4618      	mov	r0, r3
 80058fc:	f000 fc2f 	bl	800615e <TIM_ITRx_SetConfig>
      break;
 8005900:	e01c      	b.n	800593c <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005906:	683b      	ldr	r3, [r7, #0]
 8005908:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800590a:	683b      	ldr	r3, [r7, #0]
 800590c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800590e:	461a      	mov	r2, r3
 8005910:	f000 fbc6 	bl	80060a0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	681b      	ldr	r3, [r3, #0]
 8005918:	2140      	movs	r1, #64	@ 0x40
 800591a:	4618      	mov	r0, r3
 800591c:	f000 fc1f 	bl	800615e <TIM_ITRx_SetConfig>
      break;
 8005920:	e00c      	b.n	800593c <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005922:	687b      	ldr	r3, [r7, #4]
 8005924:	681a      	ldr	r2, [r3, #0]
 8005926:	683b      	ldr	r3, [r7, #0]
 8005928:	681b      	ldr	r3, [r3, #0]
 800592a:	4619      	mov	r1, r3
 800592c:	4610      	mov	r0, r2
 800592e:	f000 fc16 	bl	800615e <TIM_ITRx_SetConfig>
      break;
 8005932:	e003      	b.n	800593c <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8005934:	2301      	movs	r3, #1
 8005936:	73fb      	strb	r3, [r7, #15]
      break;
 8005938:	e000      	b.n	800593c <HAL_TIM_ConfigClockSource+0x178>
      break;
 800593a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	2201      	movs	r2, #1
 8005940:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	2200      	movs	r2, #0
 8005948:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800594c:	7bfb      	ldrb	r3, [r7, #15]
}
 800594e:	4618      	mov	r0, r3
 8005950:	3710      	adds	r7, #16
 8005952:	46bd      	mov	sp, r7
 8005954:	bd80      	pop	{r7, pc}

08005956 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005956:	b480      	push	{r7}
 8005958:	b083      	sub	sp, #12
 800595a:	af00      	add	r7, sp, #0
 800595c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800595e:	bf00      	nop
 8005960:	370c      	adds	r7, #12
 8005962:	46bd      	mov	sp, r7
 8005964:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005968:	4770      	bx	lr

0800596a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800596a:	b480      	push	{r7}
 800596c:	b083      	sub	sp, #12
 800596e:	af00      	add	r7, sp, #0
 8005970:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005972:	bf00      	nop
 8005974:	370c      	adds	r7, #12
 8005976:	46bd      	mov	sp, r7
 8005978:	f85d 7b04 	ldr.w	r7, [sp], #4
 800597c:	4770      	bx	lr

0800597e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800597e:	b480      	push	{r7}
 8005980:	b083      	sub	sp, #12
 8005982:	af00      	add	r7, sp, #0
 8005984:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005986:	bf00      	nop
 8005988:	370c      	adds	r7, #12
 800598a:	46bd      	mov	sp, r7
 800598c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005990:	4770      	bx	lr

08005992 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005992:	b480      	push	{r7}
 8005994:	b083      	sub	sp, #12
 8005996:	af00      	add	r7, sp, #0
 8005998:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800599a:	bf00      	nop
 800599c:	370c      	adds	r7, #12
 800599e:	46bd      	mov	sp, r7
 80059a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059a4:	4770      	bx	lr
	...

080059a8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80059a8:	b480      	push	{r7}
 80059aa:	b085      	sub	sp, #20
 80059ac:	af00      	add	r7, sp, #0
 80059ae:	6078      	str	r0, [r7, #4]
 80059b0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	681b      	ldr	r3, [r3, #0]
 80059b6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	4a46      	ldr	r2, [pc, #280]	@ (8005ad4 <TIM_Base_SetConfig+0x12c>)
 80059bc:	4293      	cmp	r3, r2
 80059be:	d013      	beq.n	80059e8 <TIM_Base_SetConfig+0x40>
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80059c6:	d00f      	beq.n	80059e8 <TIM_Base_SetConfig+0x40>
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	4a43      	ldr	r2, [pc, #268]	@ (8005ad8 <TIM_Base_SetConfig+0x130>)
 80059cc:	4293      	cmp	r3, r2
 80059ce:	d00b      	beq.n	80059e8 <TIM_Base_SetConfig+0x40>
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	4a42      	ldr	r2, [pc, #264]	@ (8005adc <TIM_Base_SetConfig+0x134>)
 80059d4:	4293      	cmp	r3, r2
 80059d6:	d007      	beq.n	80059e8 <TIM_Base_SetConfig+0x40>
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	4a41      	ldr	r2, [pc, #260]	@ (8005ae0 <TIM_Base_SetConfig+0x138>)
 80059dc:	4293      	cmp	r3, r2
 80059de:	d003      	beq.n	80059e8 <TIM_Base_SetConfig+0x40>
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	4a40      	ldr	r2, [pc, #256]	@ (8005ae4 <TIM_Base_SetConfig+0x13c>)
 80059e4:	4293      	cmp	r3, r2
 80059e6:	d108      	bne.n	80059fa <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80059e8:	68fb      	ldr	r3, [r7, #12]
 80059ea:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80059ee:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80059f0:	683b      	ldr	r3, [r7, #0]
 80059f2:	685b      	ldr	r3, [r3, #4]
 80059f4:	68fa      	ldr	r2, [r7, #12]
 80059f6:	4313      	orrs	r3, r2
 80059f8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	4a35      	ldr	r2, [pc, #212]	@ (8005ad4 <TIM_Base_SetConfig+0x12c>)
 80059fe:	4293      	cmp	r3, r2
 8005a00:	d01f      	beq.n	8005a42 <TIM_Base_SetConfig+0x9a>
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005a08:	d01b      	beq.n	8005a42 <TIM_Base_SetConfig+0x9a>
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	4a32      	ldr	r2, [pc, #200]	@ (8005ad8 <TIM_Base_SetConfig+0x130>)
 8005a0e:	4293      	cmp	r3, r2
 8005a10:	d017      	beq.n	8005a42 <TIM_Base_SetConfig+0x9a>
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	4a31      	ldr	r2, [pc, #196]	@ (8005adc <TIM_Base_SetConfig+0x134>)
 8005a16:	4293      	cmp	r3, r2
 8005a18:	d013      	beq.n	8005a42 <TIM_Base_SetConfig+0x9a>
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	4a30      	ldr	r2, [pc, #192]	@ (8005ae0 <TIM_Base_SetConfig+0x138>)
 8005a1e:	4293      	cmp	r3, r2
 8005a20:	d00f      	beq.n	8005a42 <TIM_Base_SetConfig+0x9a>
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	4a2f      	ldr	r2, [pc, #188]	@ (8005ae4 <TIM_Base_SetConfig+0x13c>)
 8005a26:	4293      	cmp	r3, r2
 8005a28:	d00b      	beq.n	8005a42 <TIM_Base_SetConfig+0x9a>
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	4a2e      	ldr	r2, [pc, #184]	@ (8005ae8 <TIM_Base_SetConfig+0x140>)
 8005a2e:	4293      	cmp	r3, r2
 8005a30:	d007      	beq.n	8005a42 <TIM_Base_SetConfig+0x9a>
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	4a2d      	ldr	r2, [pc, #180]	@ (8005aec <TIM_Base_SetConfig+0x144>)
 8005a36:	4293      	cmp	r3, r2
 8005a38:	d003      	beq.n	8005a42 <TIM_Base_SetConfig+0x9a>
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	4a2c      	ldr	r2, [pc, #176]	@ (8005af0 <TIM_Base_SetConfig+0x148>)
 8005a3e:	4293      	cmp	r3, r2
 8005a40:	d108      	bne.n	8005a54 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005a42:	68fb      	ldr	r3, [r7, #12]
 8005a44:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005a48:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005a4a:	683b      	ldr	r3, [r7, #0]
 8005a4c:	68db      	ldr	r3, [r3, #12]
 8005a4e:	68fa      	ldr	r2, [r7, #12]
 8005a50:	4313      	orrs	r3, r2
 8005a52:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005a54:	68fb      	ldr	r3, [r7, #12]
 8005a56:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8005a5a:	683b      	ldr	r3, [r7, #0]
 8005a5c:	695b      	ldr	r3, [r3, #20]
 8005a5e:	4313      	orrs	r3, r2
 8005a60:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	68fa      	ldr	r2, [r7, #12]
 8005a66:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005a68:	683b      	ldr	r3, [r7, #0]
 8005a6a:	689a      	ldr	r2, [r3, #8]
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005a70:	683b      	ldr	r3, [r7, #0]
 8005a72:	681a      	ldr	r2, [r3, #0]
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	4a16      	ldr	r2, [pc, #88]	@ (8005ad4 <TIM_Base_SetConfig+0x12c>)
 8005a7c:	4293      	cmp	r3, r2
 8005a7e:	d00f      	beq.n	8005aa0 <TIM_Base_SetConfig+0xf8>
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	4a18      	ldr	r2, [pc, #96]	@ (8005ae4 <TIM_Base_SetConfig+0x13c>)
 8005a84:	4293      	cmp	r3, r2
 8005a86:	d00b      	beq.n	8005aa0 <TIM_Base_SetConfig+0xf8>
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	4a17      	ldr	r2, [pc, #92]	@ (8005ae8 <TIM_Base_SetConfig+0x140>)
 8005a8c:	4293      	cmp	r3, r2
 8005a8e:	d007      	beq.n	8005aa0 <TIM_Base_SetConfig+0xf8>
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	4a16      	ldr	r2, [pc, #88]	@ (8005aec <TIM_Base_SetConfig+0x144>)
 8005a94:	4293      	cmp	r3, r2
 8005a96:	d003      	beq.n	8005aa0 <TIM_Base_SetConfig+0xf8>
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	4a15      	ldr	r2, [pc, #84]	@ (8005af0 <TIM_Base_SetConfig+0x148>)
 8005a9c:	4293      	cmp	r3, r2
 8005a9e:	d103      	bne.n	8005aa8 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005aa0:	683b      	ldr	r3, [r7, #0]
 8005aa2:	691a      	ldr	r2, [r3, #16]
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	2201      	movs	r2, #1
 8005aac:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	691b      	ldr	r3, [r3, #16]
 8005ab2:	f003 0301 	and.w	r3, r3, #1
 8005ab6:	2b01      	cmp	r3, #1
 8005ab8:	d105      	bne.n	8005ac6 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	691b      	ldr	r3, [r3, #16]
 8005abe:	f023 0201 	bic.w	r2, r3, #1
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	611a      	str	r2, [r3, #16]
  }
}
 8005ac6:	bf00      	nop
 8005ac8:	3714      	adds	r7, #20
 8005aca:	46bd      	mov	sp, r7
 8005acc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ad0:	4770      	bx	lr
 8005ad2:	bf00      	nop
 8005ad4:	40012c00 	.word	0x40012c00
 8005ad8:	40000400 	.word	0x40000400
 8005adc:	40000800 	.word	0x40000800
 8005ae0:	40000c00 	.word	0x40000c00
 8005ae4:	40013400 	.word	0x40013400
 8005ae8:	40014000 	.word	0x40014000
 8005aec:	40014400 	.word	0x40014400
 8005af0:	40014800 	.word	0x40014800

08005af4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005af4:	b480      	push	{r7}
 8005af6:	b087      	sub	sp, #28
 8005af8:	af00      	add	r7, sp, #0
 8005afa:	6078      	str	r0, [r7, #4]
 8005afc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	6a1b      	ldr	r3, [r3, #32]
 8005b02:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	6a1b      	ldr	r3, [r3, #32]
 8005b08:	f023 0201 	bic.w	r2, r3, #1
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	685b      	ldr	r3, [r3, #4]
 8005b14:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	699b      	ldr	r3, [r3, #24]
 8005b1a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005b1c:	68fb      	ldr	r3, [r7, #12]
 8005b1e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005b22:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005b26:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005b28:	68fb      	ldr	r3, [r7, #12]
 8005b2a:	f023 0303 	bic.w	r3, r3, #3
 8005b2e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005b30:	683b      	ldr	r3, [r7, #0]
 8005b32:	681b      	ldr	r3, [r3, #0]
 8005b34:	68fa      	ldr	r2, [r7, #12]
 8005b36:	4313      	orrs	r3, r2
 8005b38:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005b3a:	697b      	ldr	r3, [r7, #20]
 8005b3c:	f023 0302 	bic.w	r3, r3, #2
 8005b40:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005b42:	683b      	ldr	r3, [r7, #0]
 8005b44:	689b      	ldr	r3, [r3, #8]
 8005b46:	697a      	ldr	r2, [r7, #20]
 8005b48:	4313      	orrs	r3, r2
 8005b4a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	4a2c      	ldr	r2, [pc, #176]	@ (8005c00 <TIM_OC1_SetConfig+0x10c>)
 8005b50:	4293      	cmp	r3, r2
 8005b52:	d00f      	beq.n	8005b74 <TIM_OC1_SetConfig+0x80>
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	4a2b      	ldr	r2, [pc, #172]	@ (8005c04 <TIM_OC1_SetConfig+0x110>)
 8005b58:	4293      	cmp	r3, r2
 8005b5a:	d00b      	beq.n	8005b74 <TIM_OC1_SetConfig+0x80>
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	4a2a      	ldr	r2, [pc, #168]	@ (8005c08 <TIM_OC1_SetConfig+0x114>)
 8005b60:	4293      	cmp	r3, r2
 8005b62:	d007      	beq.n	8005b74 <TIM_OC1_SetConfig+0x80>
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	4a29      	ldr	r2, [pc, #164]	@ (8005c0c <TIM_OC1_SetConfig+0x118>)
 8005b68:	4293      	cmp	r3, r2
 8005b6a:	d003      	beq.n	8005b74 <TIM_OC1_SetConfig+0x80>
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	4a28      	ldr	r2, [pc, #160]	@ (8005c10 <TIM_OC1_SetConfig+0x11c>)
 8005b70:	4293      	cmp	r3, r2
 8005b72:	d10c      	bne.n	8005b8e <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005b74:	697b      	ldr	r3, [r7, #20]
 8005b76:	f023 0308 	bic.w	r3, r3, #8
 8005b7a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005b7c:	683b      	ldr	r3, [r7, #0]
 8005b7e:	68db      	ldr	r3, [r3, #12]
 8005b80:	697a      	ldr	r2, [r7, #20]
 8005b82:	4313      	orrs	r3, r2
 8005b84:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005b86:	697b      	ldr	r3, [r7, #20]
 8005b88:	f023 0304 	bic.w	r3, r3, #4
 8005b8c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	4a1b      	ldr	r2, [pc, #108]	@ (8005c00 <TIM_OC1_SetConfig+0x10c>)
 8005b92:	4293      	cmp	r3, r2
 8005b94:	d00f      	beq.n	8005bb6 <TIM_OC1_SetConfig+0xc2>
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	4a1a      	ldr	r2, [pc, #104]	@ (8005c04 <TIM_OC1_SetConfig+0x110>)
 8005b9a:	4293      	cmp	r3, r2
 8005b9c:	d00b      	beq.n	8005bb6 <TIM_OC1_SetConfig+0xc2>
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	4a19      	ldr	r2, [pc, #100]	@ (8005c08 <TIM_OC1_SetConfig+0x114>)
 8005ba2:	4293      	cmp	r3, r2
 8005ba4:	d007      	beq.n	8005bb6 <TIM_OC1_SetConfig+0xc2>
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	4a18      	ldr	r2, [pc, #96]	@ (8005c0c <TIM_OC1_SetConfig+0x118>)
 8005baa:	4293      	cmp	r3, r2
 8005bac:	d003      	beq.n	8005bb6 <TIM_OC1_SetConfig+0xc2>
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	4a17      	ldr	r2, [pc, #92]	@ (8005c10 <TIM_OC1_SetConfig+0x11c>)
 8005bb2:	4293      	cmp	r3, r2
 8005bb4:	d111      	bne.n	8005bda <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005bb6:	693b      	ldr	r3, [r7, #16]
 8005bb8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005bbc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005bbe:	693b      	ldr	r3, [r7, #16]
 8005bc0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005bc4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005bc6:	683b      	ldr	r3, [r7, #0]
 8005bc8:	695b      	ldr	r3, [r3, #20]
 8005bca:	693a      	ldr	r2, [r7, #16]
 8005bcc:	4313      	orrs	r3, r2
 8005bce:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005bd0:	683b      	ldr	r3, [r7, #0]
 8005bd2:	699b      	ldr	r3, [r3, #24]
 8005bd4:	693a      	ldr	r2, [r7, #16]
 8005bd6:	4313      	orrs	r3, r2
 8005bd8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	693a      	ldr	r2, [r7, #16]
 8005bde:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	68fa      	ldr	r2, [r7, #12]
 8005be4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005be6:	683b      	ldr	r3, [r7, #0]
 8005be8:	685a      	ldr	r2, [r3, #4]
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	697a      	ldr	r2, [r7, #20]
 8005bf2:	621a      	str	r2, [r3, #32]
}
 8005bf4:	bf00      	nop
 8005bf6:	371c      	adds	r7, #28
 8005bf8:	46bd      	mov	sp, r7
 8005bfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bfe:	4770      	bx	lr
 8005c00:	40012c00 	.word	0x40012c00
 8005c04:	40013400 	.word	0x40013400
 8005c08:	40014000 	.word	0x40014000
 8005c0c:	40014400 	.word	0x40014400
 8005c10:	40014800 	.word	0x40014800

08005c14 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005c14:	b480      	push	{r7}
 8005c16:	b087      	sub	sp, #28
 8005c18:	af00      	add	r7, sp, #0
 8005c1a:	6078      	str	r0, [r7, #4]
 8005c1c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	6a1b      	ldr	r3, [r3, #32]
 8005c22:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	6a1b      	ldr	r3, [r3, #32]
 8005c28:	f023 0210 	bic.w	r2, r3, #16
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	685b      	ldr	r3, [r3, #4]
 8005c34:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	699b      	ldr	r3, [r3, #24]
 8005c3a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005c3c:	68fb      	ldr	r3, [r7, #12]
 8005c3e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005c42:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005c46:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005c48:	68fb      	ldr	r3, [r7, #12]
 8005c4a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005c4e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005c50:	683b      	ldr	r3, [r7, #0]
 8005c52:	681b      	ldr	r3, [r3, #0]
 8005c54:	021b      	lsls	r3, r3, #8
 8005c56:	68fa      	ldr	r2, [r7, #12]
 8005c58:	4313      	orrs	r3, r2
 8005c5a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005c5c:	697b      	ldr	r3, [r7, #20]
 8005c5e:	f023 0320 	bic.w	r3, r3, #32
 8005c62:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005c64:	683b      	ldr	r3, [r7, #0]
 8005c66:	689b      	ldr	r3, [r3, #8]
 8005c68:	011b      	lsls	r3, r3, #4
 8005c6a:	697a      	ldr	r2, [r7, #20]
 8005c6c:	4313      	orrs	r3, r2
 8005c6e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	4a28      	ldr	r2, [pc, #160]	@ (8005d14 <TIM_OC2_SetConfig+0x100>)
 8005c74:	4293      	cmp	r3, r2
 8005c76:	d003      	beq.n	8005c80 <TIM_OC2_SetConfig+0x6c>
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	4a27      	ldr	r2, [pc, #156]	@ (8005d18 <TIM_OC2_SetConfig+0x104>)
 8005c7c:	4293      	cmp	r3, r2
 8005c7e:	d10d      	bne.n	8005c9c <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005c80:	697b      	ldr	r3, [r7, #20]
 8005c82:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005c86:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005c88:	683b      	ldr	r3, [r7, #0]
 8005c8a:	68db      	ldr	r3, [r3, #12]
 8005c8c:	011b      	lsls	r3, r3, #4
 8005c8e:	697a      	ldr	r2, [r7, #20]
 8005c90:	4313      	orrs	r3, r2
 8005c92:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005c94:	697b      	ldr	r3, [r7, #20]
 8005c96:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005c9a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	4a1d      	ldr	r2, [pc, #116]	@ (8005d14 <TIM_OC2_SetConfig+0x100>)
 8005ca0:	4293      	cmp	r3, r2
 8005ca2:	d00f      	beq.n	8005cc4 <TIM_OC2_SetConfig+0xb0>
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	4a1c      	ldr	r2, [pc, #112]	@ (8005d18 <TIM_OC2_SetConfig+0x104>)
 8005ca8:	4293      	cmp	r3, r2
 8005caa:	d00b      	beq.n	8005cc4 <TIM_OC2_SetConfig+0xb0>
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	4a1b      	ldr	r2, [pc, #108]	@ (8005d1c <TIM_OC2_SetConfig+0x108>)
 8005cb0:	4293      	cmp	r3, r2
 8005cb2:	d007      	beq.n	8005cc4 <TIM_OC2_SetConfig+0xb0>
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	4a1a      	ldr	r2, [pc, #104]	@ (8005d20 <TIM_OC2_SetConfig+0x10c>)
 8005cb8:	4293      	cmp	r3, r2
 8005cba:	d003      	beq.n	8005cc4 <TIM_OC2_SetConfig+0xb0>
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	4a19      	ldr	r2, [pc, #100]	@ (8005d24 <TIM_OC2_SetConfig+0x110>)
 8005cc0:	4293      	cmp	r3, r2
 8005cc2:	d113      	bne.n	8005cec <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005cc4:	693b      	ldr	r3, [r7, #16]
 8005cc6:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005cca:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005ccc:	693b      	ldr	r3, [r7, #16]
 8005cce:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005cd2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005cd4:	683b      	ldr	r3, [r7, #0]
 8005cd6:	695b      	ldr	r3, [r3, #20]
 8005cd8:	009b      	lsls	r3, r3, #2
 8005cda:	693a      	ldr	r2, [r7, #16]
 8005cdc:	4313      	orrs	r3, r2
 8005cde:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005ce0:	683b      	ldr	r3, [r7, #0]
 8005ce2:	699b      	ldr	r3, [r3, #24]
 8005ce4:	009b      	lsls	r3, r3, #2
 8005ce6:	693a      	ldr	r2, [r7, #16]
 8005ce8:	4313      	orrs	r3, r2
 8005cea:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	693a      	ldr	r2, [r7, #16]
 8005cf0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	68fa      	ldr	r2, [r7, #12]
 8005cf6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005cf8:	683b      	ldr	r3, [r7, #0]
 8005cfa:	685a      	ldr	r2, [r3, #4]
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	697a      	ldr	r2, [r7, #20]
 8005d04:	621a      	str	r2, [r3, #32]
}
 8005d06:	bf00      	nop
 8005d08:	371c      	adds	r7, #28
 8005d0a:	46bd      	mov	sp, r7
 8005d0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d10:	4770      	bx	lr
 8005d12:	bf00      	nop
 8005d14:	40012c00 	.word	0x40012c00
 8005d18:	40013400 	.word	0x40013400
 8005d1c:	40014000 	.word	0x40014000
 8005d20:	40014400 	.word	0x40014400
 8005d24:	40014800 	.word	0x40014800

08005d28 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005d28:	b480      	push	{r7}
 8005d2a:	b087      	sub	sp, #28
 8005d2c:	af00      	add	r7, sp, #0
 8005d2e:	6078      	str	r0, [r7, #4]
 8005d30:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	6a1b      	ldr	r3, [r3, #32]
 8005d36:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	6a1b      	ldr	r3, [r3, #32]
 8005d3c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	685b      	ldr	r3, [r3, #4]
 8005d48:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	69db      	ldr	r3, [r3, #28]
 8005d4e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005d50:	68fb      	ldr	r3, [r7, #12]
 8005d52:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005d56:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005d5a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005d5c:	68fb      	ldr	r3, [r7, #12]
 8005d5e:	f023 0303 	bic.w	r3, r3, #3
 8005d62:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005d64:	683b      	ldr	r3, [r7, #0]
 8005d66:	681b      	ldr	r3, [r3, #0]
 8005d68:	68fa      	ldr	r2, [r7, #12]
 8005d6a:	4313      	orrs	r3, r2
 8005d6c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005d6e:	697b      	ldr	r3, [r7, #20]
 8005d70:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005d74:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005d76:	683b      	ldr	r3, [r7, #0]
 8005d78:	689b      	ldr	r3, [r3, #8]
 8005d7a:	021b      	lsls	r3, r3, #8
 8005d7c:	697a      	ldr	r2, [r7, #20]
 8005d7e:	4313      	orrs	r3, r2
 8005d80:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	4a27      	ldr	r2, [pc, #156]	@ (8005e24 <TIM_OC3_SetConfig+0xfc>)
 8005d86:	4293      	cmp	r3, r2
 8005d88:	d003      	beq.n	8005d92 <TIM_OC3_SetConfig+0x6a>
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	4a26      	ldr	r2, [pc, #152]	@ (8005e28 <TIM_OC3_SetConfig+0x100>)
 8005d8e:	4293      	cmp	r3, r2
 8005d90:	d10d      	bne.n	8005dae <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005d92:	697b      	ldr	r3, [r7, #20]
 8005d94:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005d98:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005d9a:	683b      	ldr	r3, [r7, #0]
 8005d9c:	68db      	ldr	r3, [r3, #12]
 8005d9e:	021b      	lsls	r3, r3, #8
 8005da0:	697a      	ldr	r2, [r7, #20]
 8005da2:	4313      	orrs	r3, r2
 8005da4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005da6:	697b      	ldr	r3, [r7, #20]
 8005da8:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005dac:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	4a1c      	ldr	r2, [pc, #112]	@ (8005e24 <TIM_OC3_SetConfig+0xfc>)
 8005db2:	4293      	cmp	r3, r2
 8005db4:	d00f      	beq.n	8005dd6 <TIM_OC3_SetConfig+0xae>
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	4a1b      	ldr	r2, [pc, #108]	@ (8005e28 <TIM_OC3_SetConfig+0x100>)
 8005dba:	4293      	cmp	r3, r2
 8005dbc:	d00b      	beq.n	8005dd6 <TIM_OC3_SetConfig+0xae>
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	4a1a      	ldr	r2, [pc, #104]	@ (8005e2c <TIM_OC3_SetConfig+0x104>)
 8005dc2:	4293      	cmp	r3, r2
 8005dc4:	d007      	beq.n	8005dd6 <TIM_OC3_SetConfig+0xae>
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	4a19      	ldr	r2, [pc, #100]	@ (8005e30 <TIM_OC3_SetConfig+0x108>)
 8005dca:	4293      	cmp	r3, r2
 8005dcc:	d003      	beq.n	8005dd6 <TIM_OC3_SetConfig+0xae>
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	4a18      	ldr	r2, [pc, #96]	@ (8005e34 <TIM_OC3_SetConfig+0x10c>)
 8005dd2:	4293      	cmp	r3, r2
 8005dd4:	d113      	bne.n	8005dfe <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005dd6:	693b      	ldr	r3, [r7, #16]
 8005dd8:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005ddc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005dde:	693b      	ldr	r3, [r7, #16]
 8005de0:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005de4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005de6:	683b      	ldr	r3, [r7, #0]
 8005de8:	695b      	ldr	r3, [r3, #20]
 8005dea:	011b      	lsls	r3, r3, #4
 8005dec:	693a      	ldr	r2, [r7, #16]
 8005dee:	4313      	orrs	r3, r2
 8005df0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005df2:	683b      	ldr	r3, [r7, #0]
 8005df4:	699b      	ldr	r3, [r3, #24]
 8005df6:	011b      	lsls	r3, r3, #4
 8005df8:	693a      	ldr	r2, [r7, #16]
 8005dfa:	4313      	orrs	r3, r2
 8005dfc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	693a      	ldr	r2, [r7, #16]
 8005e02:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	68fa      	ldr	r2, [r7, #12]
 8005e08:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005e0a:	683b      	ldr	r3, [r7, #0]
 8005e0c:	685a      	ldr	r2, [r3, #4]
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	697a      	ldr	r2, [r7, #20]
 8005e16:	621a      	str	r2, [r3, #32]
}
 8005e18:	bf00      	nop
 8005e1a:	371c      	adds	r7, #28
 8005e1c:	46bd      	mov	sp, r7
 8005e1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e22:	4770      	bx	lr
 8005e24:	40012c00 	.word	0x40012c00
 8005e28:	40013400 	.word	0x40013400
 8005e2c:	40014000 	.word	0x40014000
 8005e30:	40014400 	.word	0x40014400
 8005e34:	40014800 	.word	0x40014800

08005e38 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005e38:	b480      	push	{r7}
 8005e3a:	b087      	sub	sp, #28
 8005e3c:	af00      	add	r7, sp, #0
 8005e3e:	6078      	str	r0, [r7, #4]
 8005e40:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	6a1b      	ldr	r3, [r3, #32]
 8005e46:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	6a1b      	ldr	r3, [r3, #32]
 8005e4c:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	685b      	ldr	r3, [r3, #4]
 8005e58:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	69db      	ldr	r3, [r3, #28]
 8005e5e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005e60:	68fb      	ldr	r3, [r7, #12]
 8005e62:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005e66:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005e6a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005e6c:	68fb      	ldr	r3, [r7, #12]
 8005e6e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005e72:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005e74:	683b      	ldr	r3, [r7, #0]
 8005e76:	681b      	ldr	r3, [r3, #0]
 8005e78:	021b      	lsls	r3, r3, #8
 8005e7a:	68fa      	ldr	r2, [r7, #12]
 8005e7c:	4313      	orrs	r3, r2
 8005e7e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005e80:	693b      	ldr	r3, [r7, #16]
 8005e82:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005e86:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005e88:	683b      	ldr	r3, [r7, #0]
 8005e8a:	689b      	ldr	r3, [r3, #8]
 8005e8c:	031b      	lsls	r3, r3, #12
 8005e8e:	693a      	ldr	r2, [r7, #16]
 8005e90:	4313      	orrs	r3, r2
 8005e92:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	4a18      	ldr	r2, [pc, #96]	@ (8005ef8 <TIM_OC4_SetConfig+0xc0>)
 8005e98:	4293      	cmp	r3, r2
 8005e9a:	d00f      	beq.n	8005ebc <TIM_OC4_SetConfig+0x84>
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	4a17      	ldr	r2, [pc, #92]	@ (8005efc <TIM_OC4_SetConfig+0xc4>)
 8005ea0:	4293      	cmp	r3, r2
 8005ea2:	d00b      	beq.n	8005ebc <TIM_OC4_SetConfig+0x84>
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	4a16      	ldr	r2, [pc, #88]	@ (8005f00 <TIM_OC4_SetConfig+0xc8>)
 8005ea8:	4293      	cmp	r3, r2
 8005eaa:	d007      	beq.n	8005ebc <TIM_OC4_SetConfig+0x84>
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	4a15      	ldr	r2, [pc, #84]	@ (8005f04 <TIM_OC4_SetConfig+0xcc>)
 8005eb0:	4293      	cmp	r3, r2
 8005eb2:	d003      	beq.n	8005ebc <TIM_OC4_SetConfig+0x84>
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	4a14      	ldr	r2, [pc, #80]	@ (8005f08 <TIM_OC4_SetConfig+0xd0>)
 8005eb8:	4293      	cmp	r3, r2
 8005eba:	d109      	bne.n	8005ed0 <TIM_OC4_SetConfig+0x98>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005ebc:	697b      	ldr	r3, [r7, #20]
 8005ebe:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005ec2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005ec4:	683b      	ldr	r3, [r7, #0]
 8005ec6:	695b      	ldr	r3, [r3, #20]
 8005ec8:	019b      	lsls	r3, r3, #6
 8005eca:	697a      	ldr	r2, [r7, #20]
 8005ecc:	4313      	orrs	r3, r2
 8005ece:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	697a      	ldr	r2, [r7, #20]
 8005ed4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	68fa      	ldr	r2, [r7, #12]
 8005eda:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005edc:	683b      	ldr	r3, [r7, #0]
 8005ede:	685a      	ldr	r2, [r3, #4]
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	693a      	ldr	r2, [r7, #16]
 8005ee8:	621a      	str	r2, [r3, #32]
}
 8005eea:	bf00      	nop
 8005eec:	371c      	adds	r7, #28
 8005eee:	46bd      	mov	sp, r7
 8005ef0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ef4:	4770      	bx	lr
 8005ef6:	bf00      	nop
 8005ef8:	40012c00 	.word	0x40012c00
 8005efc:	40013400 	.word	0x40013400
 8005f00:	40014000 	.word	0x40014000
 8005f04:	40014400 	.word	0x40014400
 8005f08:	40014800 	.word	0x40014800

08005f0c <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8005f0c:	b480      	push	{r7}
 8005f0e:	b087      	sub	sp, #28
 8005f10:	af00      	add	r7, sp, #0
 8005f12:	6078      	str	r0, [r7, #4]
 8005f14:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	6a1b      	ldr	r3, [r3, #32]
 8005f1a:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	6a1b      	ldr	r3, [r3, #32]
 8005f20:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	685b      	ldr	r3, [r3, #4]
 8005f2c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005f32:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8005f34:	68fb      	ldr	r3, [r7, #12]
 8005f36:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005f3a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005f3e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005f40:	683b      	ldr	r3, [r7, #0]
 8005f42:	681b      	ldr	r3, [r3, #0]
 8005f44:	68fa      	ldr	r2, [r7, #12]
 8005f46:	4313      	orrs	r3, r2
 8005f48:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8005f4a:	693b      	ldr	r3, [r7, #16]
 8005f4c:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8005f50:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8005f52:	683b      	ldr	r3, [r7, #0]
 8005f54:	689b      	ldr	r3, [r3, #8]
 8005f56:	041b      	lsls	r3, r3, #16
 8005f58:	693a      	ldr	r2, [r7, #16]
 8005f5a:	4313      	orrs	r3, r2
 8005f5c:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	4a17      	ldr	r2, [pc, #92]	@ (8005fc0 <TIM_OC5_SetConfig+0xb4>)
 8005f62:	4293      	cmp	r3, r2
 8005f64:	d00f      	beq.n	8005f86 <TIM_OC5_SetConfig+0x7a>
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	4a16      	ldr	r2, [pc, #88]	@ (8005fc4 <TIM_OC5_SetConfig+0xb8>)
 8005f6a:	4293      	cmp	r3, r2
 8005f6c:	d00b      	beq.n	8005f86 <TIM_OC5_SetConfig+0x7a>
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	4a15      	ldr	r2, [pc, #84]	@ (8005fc8 <TIM_OC5_SetConfig+0xbc>)
 8005f72:	4293      	cmp	r3, r2
 8005f74:	d007      	beq.n	8005f86 <TIM_OC5_SetConfig+0x7a>
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	4a14      	ldr	r2, [pc, #80]	@ (8005fcc <TIM_OC5_SetConfig+0xc0>)
 8005f7a:	4293      	cmp	r3, r2
 8005f7c:	d003      	beq.n	8005f86 <TIM_OC5_SetConfig+0x7a>
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	4a13      	ldr	r2, [pc, #76]	@ (8005fd0 <TIM_OC5_SetConfig+0xc4>)
 8005f82:	4293      	cmp	r3, r2
 8005f84:	d109      	bne.n	8005f9a <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8005f86:	697b      	ldr	r3, [r7, #20]
 8005f88:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005f8c:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8005f8e:	683b      	ldr	r3, [r7, #0]
 8005f90:	695b      	ldr	r3, [r3, #20]
 8005f92:	021b      	lsls	r3, r3, #8
 8005f94:	697a      	ldr	r2, [r7, #20]
 8005f96:	4313      	orrs	r3, r2
 8005f98:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	697a      	ldr	r2, [r7, #20]
 8005f9e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	68fa      	ldr	r2, [r7, #12]
 8005fa4:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8005fa6:	683b      	ldr	r3, [r7, #0]
 8005fa8:	685a      	ldr	r2, [r3, #4]
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	693a      	ldr	r2, [r7, #16]
 8005fb2:	621a      	str	r2, [r3, #32]
}
 8005fb4:	bf00      	nop
 8005fb6:	371c      	adds	r7, #28
 8005fb8:	46bd      	mov	sp, r7
 8005fba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fbe:	4770      	bx	lr
 8005fc0:	40012c00 	.word	0x40012c00
 8005fc4:	40013400 	.word	0x40013400
 8005fc8:	40014000 	.word	0x40014000
 8005fcc:	40014400 	.word	0x40014400
 8005fd0:	40014800 	.word	0x40014800

08005fd4 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8005fd4:	b480      	push	{r7}
 8005fd6:	b087      	sub	sp, #28
 8005fd8:	af00      	add	r7, sp, #0
 8005fda:	6078      	str	r0, [r7, #4]
 8005fdc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	6a1b      	ldr	r3, [r3, #32]
 8005fe2:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	6a1b      	ldr	r3, [r3, #32]
 8005fe8:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	685b      	ldr	r3, [r3, #4]
 8005ff4:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005ffa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8005ffc:	68fb      	ldr	r3, [r7, #12]
 8005ffe:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006002:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006006:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006008:	683b      	ldr	r3, [r7, #0]
 800600a:	681b      	ldr	r3, [r3, #0]
 800600c:	021b      	lsls	r3, r3, #8
 800600e:	68fa      	ldr	r2, [r7, #12]
 8006010:	4313      	orrs	r3, r2
 8006012:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8006014:	693b      	ldr	r3, [r7, #16]
 8006016:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800601a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800601c:	683b      	ldr	r3, [r7, #0]
 800601e:	689b      	ldr	r3, [r3, #8]
 8006020:	051b      	lsls	r3, r3, #20
 8006022:	693a      	ldr	r2, [r7, #16]
 8006024:	4313      	orrs	r3, r2
 8006026:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	4a18      	ldr	r2, [pc, #96]	@ (800608c <TIM_OC6_SetConfig+0xb8>)
 800602c:	4293      	cmp	r3, r2
 800602e:	d00f      	beq.n	8006050 <TIM_OC6_SetConfig+0x7c>
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	4a17      	ldr	r2, [pc, #92]	@ (8006090 <TIM_OC6_SetConfig+0xbc>)
 8006034:	4293      	cmp	r3, r2
 8006036:	d00b      	beq.n	8006050 <TIM_OC6_SetConfig+0x7c>
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	4a16      	ldr	r2, [pc, #88]	@ (8006094 <TIM_OC6_SetConfig+0xc0>)
 800603c:	4293      	cmp	r3, r2
 800603e:	d007      	beq.n	8006050 <TIM_OC6_SetConfig+0x7c>
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	4a15      	ldr	r2, [pc, #84]	@ (8006098 <TIM_OC6_SetConfig+0xc4>)
 8006044:	4293      	cmp	r3, r2
 8006046:	d003      	beq.n	8006050 <TIM_OC6_SetConfig+0x7c>
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	4a14      	ldr	r2, [pc, #80]	@ (800609c <TIM_OC6_SetConfig+0xc8>)
 800604c:	4293      	cmp	r3, r2
 800604e:	d109      	bne.n	8006064 <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8006050:	697b      	ldr	r3, [r7, #20]
 8006052:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8006056:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8006058:	683b      	ldr	r3, [r7, #0]
 800605a:	695b      	ldr	r3, [r3, #20]
 800605c:	029b      	lsls	r3, r3, #10
 800605e:	697a      	ldr	r2, [r7, #20]
 8006060:	4313      	orrs	r3, r2
 8006062:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	697a      	ldr	r2, [r7, #20]
 8006068:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800606a:	687b      	ldr	r3, [r7, #4]
 800606c:	68fa      	ldr	r2, [r7, #12]
 800606e:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8006070:	683b      	ldr	r3, [r7, #0]
 8006072:	685a      	ldr	r2, [r3, #4]
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	693a      	ldr	r2, [r7, #16]
 800607c:	621a      	str	r2, [r3, #32]
}
 800607e:	bf00      	nop
 8006080:	371c      	adds	r7, #28
 8006082:	46bd      	mov	sp, r7
 8006084:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006088:	4770      	bx	lr
 800608a:	bf00      	nop
 800608c:	40012c00 	.word	0x40012c00
 8006090:	40013400 	.word	0x40013400
 8006094:	40014000 	.word	0x40014000
 8006098:	40014400 	.word	0x40014400
 800609c:	40014800 	.word	0x40014800

080060a0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80060a0:	b480      	push	{r7}
 80060a2:	b087      	sub	sp, #28
 80060a4:	af00      	add	r7, sp, #0
 80060a6:	60f8      	str	r0, [r7, #12]
 80060a8:	60b9      	str	r1, [r7, #8]
 80060aa:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80060ac:	68fb      	ldr	r3, [r7, #12]
 80060ae:	6a1b      	ldr	r3, [r3, #32]
 80060b0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80060b2:	68fb      	ldr	r3, [r7, #12]
 80060b4:	6a1b      	ldr	r3, [r3, #32]
 80060b6:	f023 0201 	bic.w	r2, r3, #1
 80060ba:	68fb      	ldr	r3, [r7, #12]
 80060bc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80060be:	68fb      	ldr	r3, [r7, #12]
 80060c0:	699b      	ldr	r3, [r3, #24]
 80060c2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80060c4:	693b      	ldr	r3, [r7, #16]
 80060c6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80060ca:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	011b      	lsls	r3, r3, #4
 80060d0:	693a      	ldr	r2, [r7, #16]
 80060d2:	4313      	orrs	r3, r2
 80060d4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80060d6:	697b      	ldr	r3, [r7, #20]
 80060d8:	f023 030a 	bic.w	r3, r3, #10
 80060dc:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80060de:	697a      	ldr	r2, [r7, #20]
 80060e0:	68bb      	ldr	r3, [r7, #8]
 80060e2:	4313      	orrs	r3, r2
 80060e4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80060e6:	68fb      	ldr	r3, [r7, #12]
 80060e8:	693a      	ldr	r2, [r7, #16]
 80060ea:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80060ec:	68fb      	ldr	r3, [r7, #12]
 80060ee:	697a      	ldr	r2, [r7, #20]
 80060f0:	621a      	str	r2, [r3, #32]
}
 80060f2:	bf00      	nop
 80060f4:	371c      	adds	r7, #28
 80060f6:	46bd      	mov	sp, r7
 80060f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060fc:	4770      	bx	lr

080060fe <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80060fe:	b480      	push	{r7}
 8006100:	b087      	sub	sp, #28
 8006102:	af00      	add	r7, sp, #0
 8006104:	60f8      	str	r0, [r7, #12]
 8006106:	60b9      	str	r1, [r7, #8]
 8006108:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800610a:	68fb      	ldr	r3, [r7, #12]
 800610c:	6a1b      	ldr	r3, [r3, #32]
 800610e:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006110:	68fb      	ldr	r3, [r7, #12]
 8006112:	6a1b      	ldr	r3, [r3, #32]
 8006114:	f023 0210 	bic.w	r2, r3, #16
 8006118:	68fb      	ldr	r3, [r7, #12]
 800611a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800611c:	68fb      	ldr	r3, [r7, #12]
 800611e:	699b      	ldr	r3, [r3, #24]
 8006120:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006122:	693b      	ldr	r3, [r7, #16]
 8006124:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8006128:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	031b      	lsls	r3, r3, #12
 800612e:	693a      	ldr	r2, [r7, #16]
 8006130:	4313      	orrs	r3, r2
 8006132:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006134:	697b      	ldr	r3, [r7, #20]
 8006136:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800613a:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800613c:	68bb      	ldr	r3, [r7, #8]
 800613e:	011b      	lsls	r3, r3, #4
 8006140:	697a      	ldr	r2, [r7, #20]
 8006142:	4313      	orrs	r3, r2
 8006144:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006146:	68fb      	ldr	r3, [r7, #12]
 8006148:	693a      	ldr	r2, [r7, #16]
 800614a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800614c:	68fb      	ldr	r3, [r7, #12]
 800614e:	697a      	ldr	r2, [r7, #20]
 8006150:	621a      	str	r2, [r3, #32]
}
 8006152:	bf00      	nop
 8006154:	371c      	adds	r7, #28
 8006156:	46bd      	mov	sp, r7
 8006158:	f85d 7b04 	ldr.w	r7, [sp], #4
 800615c:	4770      	bx	lr

0800615e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800615e:	b480      	push	{r7}
 8006160:	b085      	sub	sp, #20
 8006162:	af00      	add	r7, sp, #0
 8006164:	6078      	str	r0, [r7, #4]
 8006166:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	689b      	ldr	r3, [r3, #8]
 800616c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800616e:	68fb      	ldr	r3, [r7, #12]
 8006170:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006174:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006176:	683a      	ldr	r2, [r7, #0]
 8006178:	68fb      	ldr	r3, [r7, #12]
 800617a:	4313      	orrs	r3, r2
 800617c:	f043 0307 	orr.w	r3, r3, #7
 8006180:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	68fa      	ldr	r2, [r7, #12]
 8006186:	609a      	str	r2, [r3, #8]
}
 8006188:	bf00      	nop
 800618a:	3714      	adds	r7, #20
 800618c:	46bd      	mov	sp, r7
 800618e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006192:	4770      	bx	lr

08006194 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006194:	b480      	push	{r7}
 8006196:	b087      	sub	sp, #28
 8006198:	af00      	add	r7, sp, #0
 800619a:	60f8      	str	r0, [r7, #12]
 800619c:	60b9      	str	r1, [r7, #8]
 800619e:	607a      	str	r2, [r7, #4]
 80061a0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80061a2:	68fb      	ldr	r3, [r7, #12]
 80061a4:	689b      	ldr	r3, [r3, #8]
 80061a6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80061a8:	697b      	ldr	r3, [r7, #20]
 80061aa:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80061ae:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80061b0:	683b      	ldr	r3, [r7, #0]
 80061b2:	021a      	lsls	r2, r3, #8
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	431a      	orrs	r2, r3
 80061b8:	68bb      	ldr	r3, [r7, #8]
 80061ba:	4313      	orrs	r3, r2
 80061bc:	697a      	ldr	r2, [r7, #20]
 80061be:	4313      	orrs	r3, r2
 80061c0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80061c2:	68fb      	ldr	r3, [r7, #12]
 80061c4:	697a      	ldr	r2, [r7, #20]
 80061c6:	609a      	str	r2, [r3, #8]
}
 80061c8:	bf00      	nop
 80061ca:	371c      	adds	r7, #28
 80061cc:	46bd      	mov	sp, r7
 80061ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061d2:	4770      	bx	lr

080061d4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80061d4:	b480      	push	{r7}
 80061d6:	b087      	sub	sp, #28
 80061d8:	af00      	add	r7, sp, #0
 80061da:	60f8      	str	r0, [r7, #12]
 80061dc:	60b9      	str	r1, [r7, #8]
 80061de:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80061e0:	68bb      	ldr	r3, [r7, #8]
 80061e2:	f003 031f 	and.w	r3, r3, #31
 80061e6:	2201      	movs	r2, #1
 80061e8:	fa02 f303 	lsl.w	r3, r2, r3
 80061ec:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80061ee:	68fb      	ldr	r3, [r7, #12]
 80061f0:	6a1a      	ldr	r2, [r3, #32]
 80061f2:	697b      	ldr	r3, [r7, #20]
 80061f4:	43db      	mvns	r3, r3
 80061f6:	401a      	ands	r2, r3
 80061f8:	68fb      	ldr	r3, [r7, #12]
 80061fa:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80061fc:	68fb      	ldr	r3, [r7, #12]
 80061fe:	6a1a      	ldr	r2, [r3, #32]
 8006200:	68bb      	ldr	r3, [r7, #8]
 8006202:	f003 031f 	and.w	r3, r3, #31
 8006206:	6879      	ldr	r1, [r7, #4]
 8006208:	fa01 f303 	lsl.w	r3, r1, r3
 800620c:	431a      	orrs	r2, r3
 800620e:	68fb      	ldr	r3, [r7, #12]
 8006210:	621a      	str	r2, [r3, #32]
}
 8006212:	bf00      	nop
 8006214:	371c      	adds	r7, #28
 8006216:	46bd      	mov	sp, r7
 8006218:	f85d 7b04 	ldr.w	r7, [sp], #4
 800621c:	4770      	bx	lr
	...

08006220 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006220:	b480      	push	{r7}
 8006222:	b085      	sub	sp, #20
 8006224:	af00      	add	r7, sp, #0
 8006226:	6078      	str	r0, [r7, #4]
 8006228:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006230:	2b01      	cmp	r3, #1
 8006232:	d101      	bne.n	8006238 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006234:	2302      	movs	r3, #2
 8006236:	e068      	b.n	800630a <HAL_TIMEx_MasterConfigSynchronization+0xea>
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	2201      	movs	r2, #1
 800623c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	2202      	movs	r2, #2
 8006244:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	681b      	ldr	r3, [r3, #0]
 800624c:	685b      	ldr	r3, [r3, #4]
 800624e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	681b      	ldr	r3, [r3, #0]
 8006254:	689b      	ldr	r3, [r3, #8]
 8006256:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	681b      	ldr	r3, [r3, #0]
 800625c:	4a2e      	ldr	r2, [pc, #184]	@ (8006318 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 800625e:	4293      	cmp	r3, r2
 8006260:	d004      	beq.n	800626c <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8006262:	687b      	ldr	r3, [r7, #4]
 8006264:	681b      	ldr	r3, [r3, #0]
 8006266:	4a2d      	ldr	r2, [pc, #180]	@ (800631c <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8006268:	4293      	cmp	r3, r2
 800626a:	d108      	bne.n	800627e <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800626c:	68fb      	ldr	r3, [r7, #12]
 800626e:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8006272:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8006274:	683b      	ldr	r3, [r7, #0]
 8006276:	685b      	ldr	r3, [r3, #4]
 8006278:	68fa      	ldr	r2, [r7, #12]
 800627a:	4313      	orrs	r3, r2
 800627c:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800627e:	68fb      	ldr	r3, [r7, #12]
 8006280:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006284:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006286:	683b      	ldr	r3, [r7, #0]
 8006288:	681b      	ldr	r3, [r3, #0]
 800628a:	68fa      	ldr	r2, [r7, #12]
 800628c:	4313      	orrs	r3, r2
 800628e:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	681b      	ldr	r3, [r3, #0]
 8006294:	68fa      	ldr	r2, [r7, #12]
 8006296:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	681b      	ldr	r3, [r3, #0]
 800629c:	4a1e      	ldr	r2, [pc, #120]	@ (8006318 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 800629e:	4293      	cmp	r3, r2
 80062a0:	d01d      	beq.n	80062de <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	681b      	ldr	r3, [r3, #0]
 80062a6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80062aa:	d018      	beq.n	80062de <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	681b      	ldr	r3, [r3, #0]
 80062b0:	4a1b      	ldr	r2, [pc, #108]	@ (8006320 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80062b2:	4293      	cmp	r3, r2
 80062b4:	d013      	beq.n	80062de <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	681b      	ldr	r3, [r3, #0]
 80062ba:	4a1a      	ldr	r2, [pc, #104]	@ (8006324 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 80062bc:	4293      	cmp	r3, r2
 80062be:	d00e      	beq.n	80062de <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	681b      	ldr	r3, [r3, #0]
 80062c4:	4a18      	ldr	r2, [pc, #96]	@ (8006328 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 80062c6:	4293      	cmp	r3, r2
 80062c8:	d009      	beq.n	80062de <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	681b      	ldr	r3, [r3, #0]
 80062ce:	4a13      	ldr	r2, [pc, #76]	@ (800631c <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 80062d0:	4293      	cmp	r3, r2
 80062d2:	d004      	beq.n	80062de <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	681b      	ldr	r3, [r3, #0]
 80062d8:	4a14      	ldr	r2, [pc, #80]	@ (800632c <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 80062da:	4293      	cmp	r3, r2
 80062dc:	d10c      	bne.n	80062f8 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80062de:	68bb      	ldr	r3, [r7, #8]
 80062e0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80062e4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80062e6:	683b      	ldr	r3, [r7, #0]
 80062e8:	689b      	ldr	r3, [r3, #8]
 80062ea:	68ba      	ldr	r2, [r7, #8]
 80062ec:	4313      	orrs	r3, r2
 80062ee:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	681b      	ldr	r3, [r3, #0]
 80062f4:	68ba      	ldr	r2, [r7, #8]
 80062f6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	2201      	movs	r2, #1
 80062fc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	2200      	movs	r2, #0
 8006304:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8006308:	2300      	movs	r3, #0
}
 800630a:	4618      	mov	r0, r3
 800630c:	3714      	adds	r7, #20
 800630e:	46bd      	mov	sp, r7
 8006310:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006314:	4770      	bx	lr
 8006316:	bf00      	nop
 8006318:	40012c00 	.word	0x40012c00
 800631c:	40013400 	.word	0x40013400
 8006320:	40000400 	.word	0x40000400
 8006324:	40000800 	.word	0x40000800
 8006328:	40000c00 	.word	0x40000c00
 800632c:	40014000 	.word	0x40014000

08006330 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8006330:	b480      	push	{r7}
 8006332:	b085      	sub	sp, #20
 8006334:	af00      	add	r7, sp, #0
 8006336:	6078      	str	r0, [r7, #4]
 8006338:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800633a:	2300      	movs	r3, #0
 800633c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006344:	2b01      	cmp	r3, #1
 8006346:	d101      	bne.n	800634c <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8006348:	2302      	movs	r3, #2
 800634a:	e065      	b.n	8006418 <HAL_TIMEx_ConfigBreakDeadTime+0xe8>
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	2201      	movs	r2, #1
 8006350:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8006354:	68fb      	ldr	r3, [r7, #12]
 8006356:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800635a:	683b      	ldr	r3, [r7, #0]
 800635c:	68db      	ldr	r3, [r3, #12]
 800635e:	4313      	orrs	r3, r2
 8006360:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8006362:	68fb      	ldr	r3, [r7, #12]
 8006364:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8006368:	683b      	ldr	r3, [r7, #0]
 800636a:	689b      	ldr	r3, [r3, #8]
 800636c:	4313      	orrs	r3, r2
 800636e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8006370:	68fb      	ldr	r3, [r7, #12]
 8006372:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8006376:	683b      	ldr	r3, [r7, #0]
 8006378:	685b      	ldr	r3, [r3, #4]
 800637a:	4313      	orrs	r3, r2
 800637c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800637e:	68fb      	ldr	r3, [r7, #12]
 8006380:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8006384:	683b      	ldr	r3, [r7, #0]
 8006386:	681b      	ldr	r3, [r3, #0]
 8006388:	4313      	orrs	r3, r2
 800638a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800638c:	68fb      	ldr	r3, [r7, #12]
 800638e:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8006392:	683b      	ldr	r3, [r7, #0]
 8006394:	691b      	ldr	r3, [r3, #16]
 8006396:	4313      	orrs	r3, r2
 8006398:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800639a:	68fb      	ldr	r3, [r7, #12]
 800639c:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 80063a0:	683b      	ldr	r3, [r7, #0]
 80063a2:	695b      	ldr	r3, [r3, #20]
 80063a4:	4313      	orrs	r3, r2
 80063a6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80063a8:	68fb      	ldr	r3, [r7, #12]
 80063aa:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 80063ae:	683b      	ldr	r3, [r7, #0]
 80063b0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80063b2:	4313      	orrs	r3, r2
 80063b4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 80063b6:	68fb      	ldr	r3, [r7, #12]
 80063b8:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 80063bc:	683b      	ldr	r3, [r7, #0]
 80063be:	699b      	ldr	r3, [r3, #24]
 80063c0:	041b      	lsls	r3, r3, #16
 80063c2:	4313      	orrs	r3, r2
 80063c4:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	681b      	ldr	r3, [r3, #0]
 80063ca:	4a16      	ldr	r2, [pc, #88]	@ (8006424 <HAL_TIMEx_ConfigBreakDeadTime+0xf4>)
 80063cc:	4293      	cmp	r3, r2
 80063ce:	d004      	beq.n	80063da <HAL_TIMEx_ConfigBreakDeadTime+0xaa>
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	681b      	ldr	r3, [r3, #0]
 80063d4:	4a14      	ldr	r2, [pc, #80]	@ (8006428 <HAL_TIMEx_ConfigBreakDeadTime+0xf8>)
 80063d6:	4293      	cmp	r3, r2
 80063d8:	d115      	bne.n	8006406 <HAL_TIMEx_ConfigBreakDeadTime+0xd6>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 80063da:	68fb      	ldr	r3, [r7, #12]
 80063dc:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 80063e0:	683b      	ldr	r3, [r7, #0]
 80063e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80063e4:	051b      	lsls	r3, r3, #20
 80063e6:	4313      	orrs	r3, r2
 80063e8:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 80063ea:	68fb      	ldr	r3, [r7, #12]
 80063ec:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 80063f0:	683b      	ldr	r3, [r7, #0]
 80063f2:	69db      	ldr	r3, [r3, #28]
 80063f4:	4313      	orrs	r3, r2
 80063f6:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 80063f8:	68fb      	ldr	r3, [r7, #12]
 80063fa:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 80063fe:	683b      	ldr	r3, [r7, #0]
 8006400:	6a1b      	ldr	r3, [r3, #32]
 8006402:	4313      	orrs	r3, r2
 8006404:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	681b      	ldr	r3, [r3, #0]
 800640a:	68fa      	ldr	r2, [r7, #12]
 800640c:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	2200      	movs	r2, #0
 8006412:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8006416:	2300      	movs	r3, #0
}
 8006418:	4618      	mov	r0, r3
 800641a:	3714      	adds	r7, #20
 800641c:	46bd      	mov	sp, r7
 800641e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006422:	4770      	bx	lr
 8006424:	40012c00 	.word	0x40012c00
 8006428:	40013400 	.word	0x40013400

0800642c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800642c:	b480      	push	{r7}
 800642e:	b083      	sub	sp, #12
 8006430:	af00      	add	r7, sp, #0
 8006432:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006434:	bf00      	nop
 8006436:	370c      	adds	r7, #12
 8006438:	46bd      	mov	sp, r7
 800643a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800643e:	4770      	bx	lr

08006440 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006440:	b480      	push	{r7}
 8006442:	b083      	sub	sp, #12
 8006444:	af00      	add	r7, sp, #0
 8006446:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006448:	bf00      	nop
 800644a:	370c      	adds	r7, #12
 800644c:	46bd      	mov	sp, r7
 800644e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006452:	4770      	bx	lr

08006454 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8006454:	b480      	push	{r7}
 8006456:	b083      	sub	sp, #12
 8006458:	af00      	add	r7, sp, #0
 800645a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800645c:	bf00      	nop
 800645e:	370c      	adds	r7, #12
 8006460:	46bd      	mov	sp, r7
 8006462:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006466:	4770      	bx	lr

08006468 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006468:	b580      	push	{r7, lr}
 800646a:	b082      	sub	sp, #8
 800646c:	af00      	add	r7, sp, #0
 800646e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	2b00      	cmp	r3, #0
 8006474:	d101      	bne.n	800647a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006476:	2301      	movs	r3, #1
 8006478:	e042      	b.n	8006500 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006480:	2b00      	cmp	r3, #0
 8006482:	d106      	bne.n	8006492 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	2200      	movs	r2, #0
 8006488:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800648c:	6878      	ldr	r0, [r7, #4]
 800648e:	f7fb fcdf 	bl	8001e50 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	2224      	movs	r2, #36	@ 0x24
 8006496:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	681b      	ldr	r3, [r3, #0]
 800649e:	681a      	ldr	r2, [r3, #0]
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	681b      	ldr	r3, [r3, #0]
 80064a4:	f022 0201 	bic.w	r2, r2, #1
 80064a8:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80064ae:	2b00      	cmp	r3, #0
 80064b0:	d002      	beq.n	80064b8 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 80064b2:	6878      	ldr	r0, [r7, #4]
 80064b4:	f001 f808 	bl	80074c8 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80064b8:	6878      	ldr	r0, [r7, #4]
 80064ba:	f000 fd09 	bl	8006ed0 <UART_SetConfig>
 80064be:	4603      	mov	r3, r0
 80064c0:	2b01      	cmp	r3, #1
 80064c2:	d101      	bne.n	80064c8 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 80064c4:	2301      	movs	r3, #1
 80064c6:	e01b      	b.n	8006500 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	681b      	ldr	r3, [r3, #0]
 80064cc:	685a      	ldr	r2, [r3, #4]
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	681b      	ldr	r3, [r3, #0]
 80064d2:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80064d6:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	681b      	ldr	r3, [r3, #0]
 80064dc:	689a      	ldr	r2, [r3, #8]
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	681b      	ldr	r3, [r3, #0]
 80064e2:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80064e6:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	681b      	ldr	r3, [r3, #0]
 80064ec:	681a      	ldr	r2, [r3, #0]
 80064ee:	687b      	ldr	r3, [r7, #4]
 80064f0:	681b      	ldr	r3, [r3, #0]
 80064f2:	f042 0201 	orr.w	r2, r2, #1
 80064f6:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80064f8:	6878      	ldr	r0, [r7, #4]
 80064fa:	f001 f887 	bl	800760c <UART_CheckIdleState>
 80064fe:	4603      	mov	r3, r0
}
 8006500:	4618      	mov	r0, r3
 8006502:	3708      	adds	r7, #8
 8006504:	46bd      	mov	sp, r7
 8006506:	bd80      	pop	{r7, pc}

08006508 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006508:	b580      	push	{r7, lr}
 800650a:	b08a      	sub	sp, #40	@ 0x28
 800650c:	af02      	add	r7, sp, #8
 800650e:	60f8      	str	r0, [r7, #12]
 8006510:	60b9      	str	r1, [r7, #8]
 8006512:	603b      	str	r3, [r7, #0]
 8006514:	4613      	mov	r3, r2
 8006516:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006518:	68fb      	ldr	r3, [r7, #12]
 800651a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800651e:	2b20      	cmp	r3, #32
 8006520:	d17b      	bne.n	800661a <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8006522:	68bb      	ldr	r3, [r7, #8]
 8006524:	2b00      	cmp	r3, #0
 8006526:	d002      	beq.n	800652e <HAL_UART_Transmit+0x26>
 8006528:	88fb      	ldrh	r3, [r7, #6]
 800652a:	2b00      	cmp	r3, #0
 800652c:	d101      	bne.n	8006532 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 800652e:	2301      	movs	r3, #1
 8006530:	e074      	b.n	800661c <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006532:	68fb      	ldr	r3, [r7, #12]
 8006534:	2200      	movs	r2, #0
 8006536:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800653a:	68fb      	ldr	r3, [r7, #12]
 800653c:	2221      	movs	r2, #33	@ 0x21
 800653e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006542:	f7fc f907 	bl	8002754 <HAL_GetTick>
 8006546:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8006548:	68fb      	ldr	r3, [r7, #12]
 800654a:	88fa      	ldrh	r2, [r7, #6]
 800654c:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8006550:	68fb      	ldr	r3, [r7, #12]
 8006552:	88fa      	ldrh	r2, [r7, #6]
 8006554:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006558:	68fb      	ldr	r3, [r7, #12]
 800655a:	689b      	ldr	r3, [r3, #8]
 800655c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006560:	d108      	bne.n	8006574 <HAL_UART_Transmit+0x6c>
 8006562:	68fb      	ldr	r3, [r7, #12]
 8006564:	691b      	ldr	r3, [r3, #16]
 8006566:	2b00      	cmp	r3, #0
 8006568:	d104      	bne.n	8006574 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800656a:	2300      	movs	r3, #0
 800656c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800656e:	68bb      	ldr	r3, [r7, #8]
 8006570:	61bb      	str	r3, [r7, #24]
 8006572:	e003      	b.n	800657c <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8006574:	68bb      	ldr	r3, [r7, #8]
 8006576:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006578:	2300      	movs	r3, #0
 800657a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800657c:	e030      	b.n	80065e0 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800657e:	683b      	ldr	r3, [r7, #0]
 8006580:	9300      	str	r3, [sp, #0]
 8006582:	697b      	ldr	r3, [r7, #20]
 8006584:	2200      	movs	r2, #0
 8006586:	2180      	movs	r1, #128	@ 0x80
 8006588:	68f8      	ldr	r0, [r7, #12]
 800658a:	f001 f8e9 	bl	8007760 <UART_WaitOnFlagUntilTimeout>
 800658e:	4603      	mov	r3, r0
 8006590:	2b00      	cmp	r3, #0
 8006592:	d005      	beq.n	80065a0 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8006594:	68fb      	ldr	r3, [r7, #12]
 8006596:	2220      	movs	r2, #32
 8006598:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 800659c:	2303      	movs	r3, #3
 800659e:	e03d      	b.n	800661c <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 80065a0:	69fb      	ldr	r3, [r7, #28]
 80065a2:	2b00      	cmp	r3, #0
 80065a4:	d10b      	bne.n	80065be <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80065a6:	69bb      	ldr	r3, [r7, #24]
 80065a8:	881a      	ldrh	r2, [r3, #0]
 80065aa:	68fb      	ldr	r3, [r7, #12]
 80065ac:	681b      	ldr	r3, [r3, #0]
 80065ae:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80065b2:	b292      	uxth	r2, r2
 80065b4:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 80065b6:	69bb      	ldr	r3, [r7, #24]
 80065b8:	3302      	adds	r3, #2
 80065ba:	61bb      	str	r3, [r7, #24]
 80065bc:	e007      	b.n	80065ce <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80065be:	69fb      	ldr	r3, [r7, #28]
 80065c0:	781a      	ldrb	r2, [r3, #0]
 80065c2:	68fb      	ldr	r3, [r7, #12]
 80065c4:	681b      	ldr	r3, [r3, #0]
 80065c6:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 80065c8:	69fb      	ldr	r3, [r7, #28]
 80065ca:	3301      	adds	r3, #1
 80065cc:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80065ce:	68fb      	ldr	r3, [r7, #12]
 80065d0:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 80065d4:	b29b      	uxth	r3, r3
 80065d6:	3b01      	subs	r3, #1
 80065d8:	b29a      	uxth	r2, r3
 80065da:	68fb      	ldr	r3, [r7, #12]
 80065dc:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 80065e0:	68fb      	ldr	r3, [r7, #12]
 80065e2:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 80065e6:	b29b      	uxth	r3, r3
 80065e8:	2b00      	cmp	r3, #0
 80065ea:	d1c8      	bne.n	800657e <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80065ec:	683b      	ldr	r3, [r7, #0]
 80065ee:	9300      	str	r3, [sp, #0]
 80065f0:	697b      	ldr	r3, [r7, #20]
 80065f2:	2200      	movs	r2, #0
 80065f4:	2140      	movs	r1, #64	@ 0x40
 80065f6:	68f8      	ldr	r0, [r7, #12]
 80065f8:	f001 f8b2 	bl	8007760 <UART_WaitOnFlagUntilTimeout>
 80065fc:	4603      	mov	r3, r0
 80065fe:	2b00      	cmp	r3, #0
 8006600:	d005      	beq.n	800660e <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8006602:	68fb      	ldr	r3, [r7, #12]
 8006604:	2220      	movs	r2, #32
 8006606:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 800660a:	2303      	movs	r3, #3
 800660c:	e006      	b.n	800661c <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800660e:	68fb      	ldr	r3, [r7, #12]
 8006610:	2220      	movs	r2, #32
 8006612:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8006616:	2300      	movs	r3, #0
 8006618:	e000      	b.n	800661c <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 800661a:	2302      	movs	r3, #2
  }
}
 800661c:	4618      	mov	r0, r3
 800661e:	3720      	adds	r7, #32
 8006620:	46bd      	mov	sp, r7
 8006622:	bd80      	pop	{r7, pc}

08006624 <HAL_UART_Transmit_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8006624:	b480      	push	{r7}
 8006626:	b091      	sub	sp, #68	@ 0x44
 8006628:	af00      	add	r7, sp, #0
 800662a:	60f8      	str	r0, [r7, #12]
 800662c:	60b9      	str	r1, [r7, #8]
 800662e:	4613      	mov	r3, r2
 8006630:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006632:	68fb      	ldr	r3, [r7, #12]
 8006634:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006638:	2b20      	cmp	r3, #32
 800663a:	d178      	bne.n	800672e <HAL_UART_Transmit_IT+0x10a>
  {
    if ((pData == NULL) || (Size == 0U))
 800663c:	68bb      	ldr	r3, [r7, #8]
 800663e:	2b00      	cmp	r3, #0
 8006640:	d002      	beq.n	8006648 <HAL_UART_Transmit_IT+0x24>
 8006642:	88fb      	ldrh	r3, [r7, #6]
 8006644:	2b00      	cmp	r3, #0
 8006646:	d101      	bne.n	800664c <HAL_UART_Transmit_IT+0x28>
    {
      return HAL_ERROR;
 8006648:	2301      	movs	r3, #1
 800664a:	e071      	b.n	8006730 <HAL_UART_Transmit_IT+0x10c>
    }

    huart->pTxBuffPtr  = pData;
 800664c:	68fb      	ldr	r3, [r7, #12]
 800664e:	68ba      	ldr	r2, [r7, #8]
 8006650:	651a      	str	r2, [r3, #80]	@ 0x50
    huart->TxXferSize  = Size;
 8006652:	68fb      	ldr	r3, [r7, #12]
 8006654:	88fa      	ldrh	r2, [r7, #6]
 8006656:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 800665a:	68fb      	ldr	r3, [r7, #12]
 800665c:	88fa      	ldrh	r2, [r7, #6]
 800665e:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    huart->TxISR       = NULL;
 8006662:	68fb      	ldr	r3, [r7, #12]
 8006664:	2200      	movs	r2, #0
 8006666:	679a      	str	r2, [r3, #120]	@ 0x78

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006668:	68fb      	ldr	r3, [r7, #12]
 800666a:	2200      	movs	r2, #0
 800666c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006670:	68fb      	ldr	r3, [r7, #12]
 8006672:	2221      	movs	r2, #33	@ 0x21
 8006674:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

#if defined(USART_CR1_FIFOEN)
    /* Configure Tx interrupt processing */
    if (huart->FifoMode == UART_FIFOMODE_ENABLE)
 8006678:	68fb      	ldr	r3, [r7, #12]
 800667a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800667c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006680:	d12a      	bne.n	80066d8 <HAL_UART_Transmit_IT+0xb4>
    {
      /* Set the Tx ISR function pointer according to the data word length */
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006682:	68fb      	ldr	r3, [r7, #12]
 8006684:	689b      	ldr	r3, [r3, #8]
 8006686:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800668a:	d107      	bne.n	800669c <HAL_UART_Transmit_IT+0x78>
 800668c:	68fb      	ldr	r3, [r7, #12]
 800668e:	691b      	ldr	r3, [r3, #16]
 8006690:	2b00      	cmp	r3, #0
 8006692:	d103      	bne.n	800669c <HAL_UART_Transmit_IT+0x78>
      {
        huart->TxISR = UART_TxISR_16BIT_FIFOEN;
 8006694:	68fb      	ldr	r3, [r7, #12]
 8006696:	4a29      	ldr	r2, [pc, #164]	@ (800673c <HAL_UART_Transmit_IT+0x118>)
 8006698:	679a      	str	r2, [r3, #120]	@ 0x78
 800669a:	e002      	b.n	80066a2 <HAL_UART_Transmit_IT+0x7e>
      }
      else
      {
        huart->TxISR = UART_TxISR_8BIT_FIFOEN;
 800669c:	68fb      	ldr	r3, [r7, #12]
 800669e:	4a28      	ldr	r2, [pc, #160]	@ (8006740 <HAL_UART_Transmit_IT+0x11c>)
 80066a0:	679a      	str	r2, [r3, #120]	@ 0x78
      }

      /* Enable the TX FIFO threshold interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 80066a2:	68fb      	ldr	r3, [r7, #12]
 80066a4:	681b      	ldr	r3, [r3, #0]
 80066a6:	3308      	adds	r3, #8
 80066a8:	62bb      	str	r3, [r7, #40]	@ 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80066aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80066ac:	e853 3f00 	ldrex	r3, [r3]
 80066b0:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80066b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80066b4:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80066b8:	63bb      	str	r3, [r7, #56]	@ 0x38
 80066ba:	68fb      	ldr	r3, [r7, #12]
 80066bc:	681b      	ldr	r3, [r3, #0]
 80066be:	3308      	adds	r3, #8
 80066c0:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80066c2:	637a      	str	r2, [r7, #52]	@ 0x34
 80066c4:	633b      	str	r3, [r7, #48]	@ 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80066c6:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80066c8:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80066ca:	e841 2300 	strex	r3, r2, [r1]
 80066ce:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 80066d0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80066d2:	2b00      	cmp	r3, #0
 80066d4:	d1e5      	bne.n	80066a2 <HAL_UART_Transmit_IT+0x7e>
 80066d6:	e028      	b.n	800672a <HAL_UART_Transmit_IT+0x106>
    }
    else
    {
      /* Set the Tx ISR function pointer according to the data word length */
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80066d8:	68fb      	ldr	r3, [r7, #12]
 80066da:	689b      	ldr	r3, [r3, #8]
 80066dc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80066e0:	d107      	bne.n	80066f2 <HAL_UART_Transmit_IT+0xce>
 80066e2:	68fb      	ldr	r3, [r7, #12]
 80066e4:	691b      	ldr	r3, [r3, #16]
 80066e6:	2b00      	cmp	r3, #0
 80066e8:	d103      	bne.n	80066f2 <HAL_UART_Transmit_IT+0xce>
      {
        huart->TxISR = UART_TxISR_16BIT;
 80066ea:	68fb      	ldr	r3, [r7, #12]
 80066ec:	4a15      	ldr	r2, [pc, #84]	@ (8006744 <HAL_UART_Transmit_IT+0x120>)
 80066ee:	679a      	str	r2, [r3, #120]	@ 0x78
 80066f0:	e002      	b.n	80066f8 <HAL_UART_Transmit_IT+0xd4>
      }
      else
      {
        huart->TxISR = UART_TxISR_8BIT;
 80066f2:	68fb      	ldr	r3, [r7, #12]
 80066f4:	4a14      	ldr	r2, [pc, #80]	@ (8006748 <HAL_UART_Transmit_IT+0x124>)
 80066f6:	679a      	str	r2, [r3, #120]	@ 0x78
      }

      /* Enable the Transmit Data Register Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
 80066f8:	68fb      	ldr	r3, [r7, #12]
 80066fa:	681b      	ldr	r3, [r3, #0]
 80066fc:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80066fe:	697b      	ldr	r3, [r7, #20]
 8006700:	e853 3f00 	ldrex	r3, [r3]
 8006704:	613b      	str	r3, [r7, #16]
   return(result);
 8006706:	693b      	ldr	r3, [r7, #16]
 8006708:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800670c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800670e:	68fb      	ldr	r3, [r7, #12]
 8006710:	681b      	ldr	r3, [r3, #0]
 8006712:	461a      	mov	r2, r3
 8006714:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006716:	623b      	str	r3, [r7, #32]
 8006718:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800671a:	69f9      	ldr	r1, [r7, #28]
 800671c:	6a3a      	ldr	r2, [r7, #32]
 800671e:	e841 2300 	strex	r3, r2, [r1]
 8006722:	61bb      	str	r3, [r7, #24]
   return(result);
 8006724:	69bb      	ldr	r3, [r7, #24]
 8006726:	2b00      	cmp	r3, #0
 8006728:	d1e6      	bne.n	80066f8 <HAL_UART_Transmit_IT+0xd4>

    /* Enable the Transmit Data Register Empty interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
#endif /* USART_CR1_FIFOEN */

    return HAL_OK;
 800672a:	2300      	movs	r3, #0
 800672c:	e000      	b.n	8006730 <HAL_UART_Transmit_IT+0x10c>
  }
  else
  {
    return HAL_BUSY;
 800672e:	2302      	movs	r3, #2
  }
}
 8006730:	4618      	mov	r0, r3
 8006732:	3744      	adds	r7, #68	@ 0x44
 8006734:	46bd      	mov	sp, r7
 8006736:	f85d 7b04 	ldr.w	r7, [sp], #4
 800673a:	4770      	bx	lr
 800673c:	08007f47 	.word	0x08007f47
 8006740:	08007e67 	.word	0x08007e67
 8006744:	08007da5 	.word	0x08007da5
 8006748:	08007ced 	.word	0x08007ced

0800674c <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800674c:	b580      	push	{r7, lr}
 800674e:	b08a      	sub	sp, #40	@ 0x28
 8006750:	af00      	add	r7, sp, #0
 8006752:	60f8      	str	r0, [r7, #12]
 8006754:	60b9      	str	r1, [r7, #8]
 8006756:	4613      	mov	r3, r2
 8006758:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800675a:	68fb      	ldr	r3, [r7, #12]
 800675c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006760:	2b20      	cmp	r3, #32
 8006762:	d137      	bne.n	80067d4 <HAL_UART_Receive_DMA+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 8006764:	68bb      	ldr	r3, [r7, #8]
 8006766:	2b00      	cmp	r3, #0
 8006768:	d002      	beq.n	8006770 <HAL_UART_Receive_DMA+0x24>
 800676a:	88fb      	ldrh	r3, [r7, #6]
 800676c:	2b00      	cmp	r3, #0
 800676e:	d101      	bne.n	8006774 <HAL_UART_Receive_DMA+0x28>
    {
      return HAL_ERROR;
 8006770:	2301      	movs	r3, #1
 8006772:	e030      	b.n	80067d6 <HAL_UART_Receive_DMA+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006774:	68fb      	ldr	r3, [r7, #12]
 8006776:	2200      	movs	r2, #0
 8006778:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800677a:	68fb      	ldr	r3, [r7, #12]
 800677c:	681b      	ldr	r3, [r3, #0]
 800677e:	4a18      	ldr	r2, [pc, #96]	@ (80067e0 <HAL_UART_Receive_DMA+0x94>)
 8006780:	4293      	cmp	r3, r2
 8006782:	d01f      	beq.n	80067c4 <HAL_UART_Receive_DMA+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8006784:	68fb      	ldr	r3, [r7, #12]
 8006786:	681b      	ldr	r3, [r3, #0]
 8006788:	685b      	ldr	r3, [r3, #4]
 800678a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800678e:	2b00      	cmp	r3, #0
 8006790:	d018      	beq.n	80067c4 <HAL_UART_Receive_DMA+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8006792:	68fb      	ldr	r3, [r7, #12]
 8006794:	681b      	ldr	r3, [r3, #0]
 8006796:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006798:	697b      	ldr	r3, [r7, #20]
 800679a:	e853 3f00 	ldrex	r3, [r3]
 800679e:	613b      	str	r3, [r7, #16]
   return(result);
 80067a0:	693b      	ldr	r3, [r7, #16]
 80067a2:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80067a6:	627b      	str	r3, [r7, #36]	@ 0x24
 80067a8:	68fb      	ldr	r3, [r7, #12]
 80067aa:	681b      	ldr	r3, [r3, #0]
 80067ac:	461a      	mov	r2, r3
 80067ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80067b0:	623b      	str	r3, [r7, #32]
 80067b2:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80067b4:	69f9      	ldr	r1, [r7, #28]
 80067b6:	6a3a      	ldr	r2, [r7, #32]
 80067b8:	e841 2300 	strex	r3, r2, [r1]
 80067bc:	61bb      	str	r3, [r7, #24]
   return(result);
 80067be:	69bb      	ldr	r3, [r7, #24]
 80067c0:	2b00      	cmp	r3, #0
 80067c2:	d1e6      	bne.n	8006792 <HAL_UART_Receive_DMA+0x46>
      }
    }

    return (UART_Start_Receive_DMA(huart, pData, Size));
 80067c4:	88fb      	ldrh	r3, [r7, #6]
 80067c6:	461a      	mov	r2, r3
 80067c8:	68b9      	ldr	r1, [r7, #8]
 80067ca:	68f8      	ldr	r0, [r7, #12]
 80067cc:	f001 f836 	bl	800783c <UART_Start_Receive_DMA>
 80067d0:	4603      	mov	r3, r0
 80067d2:	e000      	b.n	80067d6 <HAL_UART_Receive_DMA+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80067d4:	2302      	movs	r3, #2
  }
}
 80067d6:	4618      	mov	r0, r3
 80067d8:	3728      	adds	r7, #40	@ 0x28
 80067da:	46bd      	mov	sp, r7
 80067dc:	bd80      	pop	{r7, pc}
 80067de:	bf00      	nop
 80067e0:	40008000 	.word	0x40008000

080067e4 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80067e4:	b580      	push	{r7, lr}
 80067e6:	b0ba      	sub	sp, #232	@ 0xe8
 80067e8:	af00      	add	r7, sp, #0
 80067ea:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	681b      	ldr	r3, [r3, #0]
 80067f0:	69db      	ldr	r3, [r3, #28]
 80067f2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80067f6:	687b      	ldr	r3, [r7, #4]
 80067f8:	681b      	ldr	r3, [r3, #0]
 80067fa:	681b      	ldr	r3, [r3, #0]
 80067fc:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006800:	687b      	ldr	r3, [r7, #4]
 8006802:	681b      	ldr	r3, [r3, #0]
 8006804:	689b      	ldr	r3, [r3, #8]
 8006806:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800680a:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800680e:	f640 030f 	movw	r3, #2063	@ 0x80f
 8006812:	4013      	ands	r3, r2
 8006814:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8006818:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800681c:	2b00      	cmp	r3, #0
 800681e:	d11b      	bne.n	8006858 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8006820:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006824:	f003 0320 	and.w	r3, r3, #32
 8006828:	2b00      	cmp	r3, #0
 800682a:	d015      	beq.n	8006858 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800682c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006830:	f003 0320 	and.w	r3, r3, #32
 8006834:	2b00      	cmp	r3, #0
 8006836:	d105      	bne.n	8006844 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8006838:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800683c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006840:	2b00      	cmp	r3, #0
 8006842:	d009      	beq.n	8006858 <HAL_UART_IRQHandler+0x74>
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006848:	2b00      	cmp	r3, #0
 800684a:	f000 8300 	beq.w	8006e4e <HAL_UART_IRQHandler+0x66a>
      {
        huart->RxISR(huart);
 800684e:	687b      	ldr	r3, [r7, #4]
 8006850:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006852:	6878      	ldr	r0, [r7, #4]
 8006854:	4798      	blx	r3
      }
      return;
 8006856:	e2fa      	b.n	8006e4e <HAL_UART_IRQHandler+0x66a>
    }
  }

  /* If some errors occur */
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
 8006858:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800685c:	2b00      	cmp	r3, #0
 800685e:	f000 8123 	beq.w	8006aa8 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8006862:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8006866:	4b8d      	ldr	r3, [pc, #564]	@ (8006a9c <HAL_UART_IRQHandler+0x2b8>)
 8006868:	4013      	ands	r3, r2
 800686a:	2b00      	cmp	r3, #0
 800686c:	d106      	bne.n	800687c <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800686e:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8006872:	4b8b      	ldr	r3, [pc, #556]	@ (8006aa0 <HAL_UART_IRQHandler+0x2bc>)
 8006874:	4013      	ands	r3, r2
 8006876:	2b00      	cmp	r3, #0
 8006878:	f000 8116 	beq.w	8006aa8 <HAL_UART_IRQHandler+0x2c4>
      && (((cr3its & USART_CR3_EIE) != 0U)
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800687c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006880:	f003 0301 	and.w	r3, r3, #1
 8006884:	2b00      	cmp	r3, #0
 8006886:	d011      	beq.n	80068ac <HAL_UART_IRQHandler+0xc8>
 8006888:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800688c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006890:	2b00      	cmp	r3, #0
 8006892:	d00b      	beq.n	80068ac <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	681b      	ldr	r3, [r3, #0]
 8006898:	2201      	movs	r2, #1
 800689a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80068a2:	f043 0201 	orr.w	r2, r3, #1
 80068a6:	687b      	ldr	r3, [r7, #4]
 80068a8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80068ac:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80068b0:	f003 0302 	and.w	r3, r3, #2
 80068b4:	2b00      	cmp	r3, #0
 80068b6:	d011      	beq.n	80068dc <HAL_UART_IRQHandler+0xf8>
 80068b8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80068bc:	f003 0301 	and.w	r3, r3, #1
 80068c0:	2b00      	cmp	r3, #0
 80068c2:	d00b      	beq.n	80068dc <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80068c4:	687b      	ldr	r3, [r7, #4]
 80068c6:	681b      	ldr	r3, [r3, #0]
 80068c8:	2202      	movs	r2, #2
 80068ca:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80068cc:	687b      	ldr	r3, [r7, #4]
 80068ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80068d2:	f043 0204 	orr.w	r2, r3, #4
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80068dc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80068e0:	f003 0304 	and.w	r3, r3, #4
 80068e4:	2b00      	cmp	r3, #0
 80068e6:	d011      	beq.n	800690c <HAL_UART_IRQHandler+0x128>
 80068e8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80068ec:	f003 0301 	and.w	r3, r3, #1
 80068f0:	2b00      	cmp	r3, #0
 80068f2:	d00b      	beq.n	800690c <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	681b      	ldr	r3, [r3, #0]
 80068f8:	2204      	movs	r2, #4
 80068fa:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80068fc:	687b      	ldr	r3, [r7, #4]
 80068fe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006902:	f043 0202 	orr.w	r2, r3, #2
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
 800690c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006910:	f003 0308 	and.w	r3, r3, #8
 8006914:	2b00      	cmp	r3, #0
 8006916:	d017      	beq.n	8006948 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8006918:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800691c:	f003 0320 	and.w	r3, r3, #32
 8006920:	2b00      	cmp	r3, #0
 8006922:	d105      	bne.n	8006930 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8006924:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8006928:	4b5c      	ldr	r3, [pc, #368]	@ (8006a9c <HAL_UART_IRQHandler+0x2b8>)
 800692a:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800692c:	2b00      	cmp	r3, #0
 800692e:	d00b      	beq.n	8006948 <HAL_UART_IRQHandler+0x164>
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
            ((cr3its & USART_CR3_EIE) != 0U)))
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006930:	687b      	ldr	r3, [r7, #4]
 8006932:	681b      	ldr	r3, [r3, #0]
 8006934:	2208      	movs	r2, #8
 8006936:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800693e:	f043 0208 	orr.w	r2, r3, #8
 8006942:	687b      	ldr	r3, [r7, #4]
 8006944:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8006948:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800694c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006950:	2b00      	cmp	r3, #0
 8006952:	d012      	beq.n	800697a <HAL_UART_IRQHandler+0x196>
 8006954:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006958:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800695c:	2b00      	cmp	r3, #0
 800695e:	d00c      	beq.n	800697a <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006960:	687b      	ldr	r3, [r7, #4]
 8006962:	681b      	ldr	r3, [r3, #0]
 8006964:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8006968:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800696a:	687b      	ldr	r3, [r7, #4]
 800696c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006970:	f043 0220 	orr.w	r2, r3, #32
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800697a:	687b      	ldr	r3, [r7, #4]
 800697c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006980:	2b00      	cmp	r3, #0
 8006982:	f000 8266 	beq.w	8006e52 <HAL_UART_IRQHandler+0x66e>
    {
      /* UART in mode Receiver --------------------------------------------------*/
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8006986:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800698a:	f003 0320 	and.w	r3, r3, #32
 800698e:	2b00      	cmp	r3, #0
 8006990:	d013      	beq.n	80069ba <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8006992:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006996:	f003 0320 	and.w	r3, r3, #32
 800699a:	2b00      	cmp	r3, #0
 800699c:	d105      	bne.n	80069aa <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800699e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80069a2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80069a6:	2b00      	cmp	r3, #0
 80069a8:	d007      	beq.n	80069ba <HAL_UART_IRQHandler+0x1d6>
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 80069aa:	687b      	ldr	r3, [r7, #4]
 80069ac:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80069ae:	2b00      	cmp	r3, #0
 80069b0:	d003      	beq.n	80069ba <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 80069b2:	687b      	ldr	r3, [r7, #4]
 80069b4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80069b6:	6878      	ldr	r0, [r7, #4]
 80069b8:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80069ba:	687b      	ldr	r3, [r7, #4]
 80069bc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80069c0:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	681b      	ldr	r3, [r3, #0]
 80069c8:	689b      	ldr	r3, [r3, #8]
 80069ca:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80069ce:	2b40      	cmp	r3, #64	@ 0x40
 80069d0:	d005      	beq.n	80069de <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80069d2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80069d6:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80069da:	2b00      	cmp	r3, #0
 80069dc:	d054      	beq.n	8006a88 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80069de:	6878      	ldr	r0, [r7, #4]
 80069e0:	f001 f813 	bl	8007a0a <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80069e4:	687b      	ldr	r3, [r7, #4]
 80069e6:	681b      	ldr	r3, [r3, #0]
 80069e8:	689b      	ldr	r3, [r3, #8]
 80069ea:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80069ee:	2b40      	cmp	r3, #64	@ 0x40
 80069f0:	d146      	bne.n	8006a80 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80069f2:	687b      	ldr	r3, [r7, #4]
 80069f4:	681b      	ldr	r3, [r3, #0]
 80069f6:	3308      	adds	r3, #8
 80069f8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80069fc:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8006a00:	e853 3f00 	ldrex	r3, [r3]
 8006a04:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8006a08:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8006a0c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006a10:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	681b      	ldr	r3, [r3, #0]
 8006a18:	3308      	adds	r3, #8
 8006a1a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8006a1e:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8006a22:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a26:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8006a2a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8006a2e:	e841 2300 	strex	r3, r2, [r1]
 8006a32:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8006a36:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8006a3a:	2b00      	cmp	r3, #0
 8006a3c:	d1d9      	bne.n	80069f2 <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006a44:	2b00      	cmp	r3, #0
 8006a46:	d017      	beq.n	8006a78 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8006a48:	687b      	ldr	r3, [r7, #4]
 8006a4a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006a4e:	4a15      	ldr	r2, [pc, #84]	@ (8006aa4 <HAL_UART_IRQHandler+0x2c0>)
 8006a50:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8006a52:	687b      	ldr	r3, [r7, #4]
 8006a54:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006a58:	4618      	mov	r0, r3
 8006a5a:	f7fc f918 	bl	8002c8e <HAL_DMA_Abort_IT>
 8006a5e:	4603      	mov	r3, r0
 8006a60:	2b00      	cmp	r3, #0
 8006a62:	d019      	beq.n	8006a98 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006a6a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006a6c:	687a      	ldr	r2, [r7, #4]
 8006a6e:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 8006a72:	4610      	mov	r0, r2
 8006a74:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006a76:	e00f      	b.n	8006a98 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8006a78:	6878      	ldr	r0, [r7, #4]
 8006a7a:	f000 fa13 	bl	8006ea4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006a7e:	e00b      	b.n	8006a98 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8006a80:	6878      	ldr	r0, [r7, #4]
 8006a82:	f000 fa0f 	bl	8006ea4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006a86:	e007      	b.n	8006a98 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8006a88:	6878      	ldr	r0, [r7, #4]
 8006a8a:	f000 fa0b 	bl	8006ea4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006a8e:	687b      	ldr	r3, [r7, #4]
 8006a90:	2200      	movs	r2, #0
 8006a92:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 8006a96:	e1dc      	b.n	8006e52 <HAL_UART_IRQHandler+0x66e>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006a98:	bf00      	nop
    return;
 8006a9a:	e1da      	b.n	8006e52 <HAL_UART_IRQHandler+0x66e>
 8006a9c:	10000001 	.word	0x10000001
 8006aa0:	04000120 	.word	0x04000120
 8006aa4:	08007cc1 	.word	0x08007cc1

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006aac:	2b01      	cmp	r3, #1
 8006aae:	f040 8170 	bne.w	8006d92 <HAL_UART_IRQHandler+0x5ae>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8006ab2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006ab6:	f003 0310 	and.w	r3, r3, #16
 8006aba:	2b00      	cmp	r3, #0
 8006abc:	f000 8169 	beq.w	8006d92 <HAL_UART_IRQHandler+0x5ae>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8006ac0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006ac4:	f003 0310 	and.w	r3, r3, #16
 8006ac8:	2b00      	cmp	r3, #0
 8006aca:	f000 8162 	beq.w	8006d92 <HAL_UART_IRQHandler+0x5ae>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8006ace:	687b      	ldr	r3, [r7, #4]
 8006ad0:	681b      	ldr	r3, [r3, #0]
 8006ad2:	2210      	movs	r2, #16
 8006ad4:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006ad6:	687b      	ldr	r3, [r7, #4]
 8006ad8:	681b      	ldr	r3, [r3, #0]
 8006ada:	689b      	ldr	r3, [r3, #8]
 8006adc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006ae0:	2b40      	cmp	r3, #64	@ 0x40
 8006ae2:	f040 80d8 	bne.w	8006c96 <HAL_UART_IRQHandler+0x4b2>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006aec:	681b      	ldr	r3, [r3, #0]
 8006aee:	685b      	ldr	r3, [r3, #4]
 8006af0:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8006af4:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8006af8:	2b00      	cmp	r3, #0
 8006afa:	f000 80af 	beq.w	8006c5c <HAL_UART_IRQHandler+0x478>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8006b04:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8006b08:	429a      	cmp	r2, r3
 8006b0a:	f080 80a7 	bcs.w	8006c5c <HAL_UART_IRQHandler+0x478>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8006b14:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8006b18:	687b      	ldr	r3, [r7, #4]
 8006b1a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006b1e:	681b      	ldr	r3, [r3, #0]
 8006b20:	681b      	ldr	r3, [r3, #0]
 8006b22:	f003 0320 	and.w	r3, r3, #32
 8006b26:	2b00      	cmp	r3, #0
 8006b28:	f040 8087 	bne.w	8006c3a <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	681b      	ldr	r3, [r3, #0]
 8006b30:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b34:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8006b38:	e853 3f00 	ldrex	r3, [r3]
 8006b3c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8006b40:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8006b44:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006b48:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	681b      	ldr	r3, [r3, #0]
 8006b50:	461a      	mov	r2, r3
 8006b52:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8006b56:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8006b5a:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b5e:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8006b62:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8006b66:	e841 2300 	strex	r3, r2, [r1]
 8006b6a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8006b6e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006b72:	2b00      	cmp	r3, #0
 8006b74:	d1da      	bne.n	8006b2c <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006b76:	687b      	ldr	r3, [r7, #4]
 8006b78:	681b      	ldr	r3, [r3, #0]
 8006b7a:	3308      	adds	r3, #8
 8006b7c:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b7e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006b80:	e853 3f00 	ldrex	r3, [r3]
 8006b84:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8006b86:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8006b88:	f023 0301 	bic.w	r3, r3, #1
 8006b8c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	681b      	ldr	r3, [r3, #0]
 8006b94:	3308      	adds	r3, #8
 8006b96:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8006b9a:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8006b9e:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ba0:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8006ba2:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8006ba6:	e841 2300 	strex	r3, r2, [r1]
 8006baa:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8006bac:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006bae:	2b00      	cmp	r3, #0
 8006bb0:	d1e1      	bne.n	8006b76 <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006bb2:	687b      	ldr	r3, [r7, #4]
 8006bb4:	681b      	ldr	r3, [r3, #0]
 8006bb6:	3308      	adds	r3, #8
 8006bb8:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006bba:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006bbc:	e853 3f00 	ldrex	r3, [r3]
 8006bc0:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8006bc2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006bc4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006bc8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	681b      	ldr	r3, [r3, #0]
 8006bd0:	3308      	adds	r3, #8
 8006bd2:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8006bd6:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8006bd8:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006bda:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8006bdc:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8006bde:	e841 2300 	strex	r3, r2, [r1]
 8006be2:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8006be4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006be6:	2b00      	cmp	r3, #0
 8006be8:	d1e3      	bne.n	8006bb2 <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8006bea:	687b      	ldr	r3, [r7, #4]
 8006bec:	2220      	movs	r2, #32
 8006bee:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	2200      	movs	r2, #0
 8006bf6:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006bf8:	687b      	ldr	r3, [r7, #4]
 8006bfa:	681b      	ldr	r3, [r3, #0]
 8006bfc:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006bfe:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006c00:	e853 3f00 	ldrex	r3, [r3]
 8006c04:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8006c06:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006c08:	f023 0310 	bic.w	r3, r3, #16
 8006c0c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	681b      	ldr	r3, [r3, #0]
 8006c14:	461a      	mov	r2, r3
 8006c16:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006c1a:	65bb      	str	r3, [r7, #88]	@ 0x58
 8006c1c:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c1e:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8006c20:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8006c22:	e841 2300 	strex	r3, r2, [r1]
 8006c26:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8006c28:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006c2a:	2b00      	cmp	r3, #0
 8006c2c:	d1e4      	bne.n	8006bf8 <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8006c2e:	687b      	ldr	r3, [r7, #4]
 8006c30:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006c34:	4618      	mov	r0, r3
 8006c36:	f7fb ffce 	bl	8002bd6 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006c3a:	687b      	ldr	r3, [r7, #4]
 8006c3c:	2202      	movs	r2, #2
 8006c3e:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8006c46:	687b      	ldr	r3, [r7, #4]
 8006c48:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8006c4c:	b29b      	uxth	r3, r3
 8006c4e:	1ad3      	subs	r3, r2, r3
 8006c50:	b29b      	uxth	r3, r3
 8006c52:	4619      	mov	r1, r3
 8006c54:	6878      	ldr	r0, [r7, #4]
 8006c56:	f000 f92f 	bl	8006eb8 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8006c5a:	e0fc      	b.n	8006e56 <HAL_UART_IRQHandler+0x672>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8006c5c:	687b      	ldr	r3, [r7, #4]
 8006c5e:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8006c62:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8006c66:	429a      	cmp	r2, r3
 8006c68:	f040 80f5 	bne.w	8006e56 <HAL_UART_IRQHandler+0x672>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8006c6c:	687b      	ldr	r3, [r7, #4]
 8006c6e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006c72:	681b      	ldr	r3, [r3, #0]
 8006c74:	681b      	ldr	r3, [r3, #0]
 8006c76:	f003 0320 	and.w	r3, r3, #32
 8006c7a:	2b20      	cmp	r3, #32
 8006c7c:	f040 80eb 	bne.w	8006e56 <HAL_UART_IRQHandler+0x672>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006c80:	687b      	ldr	r3, [r7, #4]
 8006c82:	2202      	movs	r2, #2
 8006c84:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006c86:	687b      	ldr	r3, [r7, #4]
 8006c88:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8006c8c:	4619      	mov	r1, r3
 8006c8e:	6878      	ldr	r0, [r7, #4]
 8006c90:	f000 f912 	bl	8006eb8 <HAL_UARTEx_RxEventCallback>
      return;
 8006c94:	e0df      	b.n	8006e56 <HAL_UART_IRQHandler+0x672>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8006c96:	687b      	ldr	r3, [r7, #4]
 8006c98:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8006c9c:	687b      	ldr	r3, [r7, #4]
 8006c9e:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8006ca2:	b29b      	uxth	r3, r3
 8006ca4:	1ad3      	subs	r3, r2, r3
 8006ca6:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8006caa:	687b      	ldr	r3, [r7, #4]
 8006cac:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8006cb0:	b29b      	uxth	r3, r3
 8006cb2:	2b00      	cmp	r3, #0
 8006cb4:	f000 80d1 	beq.w	8006e5a <HAL_UART_IRQHandler+0x676>
          && (nb_rx_data > 0U))
 8006cb8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8006cbc:	2b00      	cmp	r3, #0
 8006cbe:	f000 80cc 	beq.w	8006e5a <HAL_UART_IRQHandler+0x676>
      {
#if defined(USART_CR1_FIFOEN)
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006cc2:	687b      	ldr	r3, [r7, #4]
 8006cc4:	681b      	ldr	r3, [r3, #0]
 8006cc6:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006cc8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006cca:	e853 3f00 	ldrex	r3, [r3]
 8006cce:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006cd0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006cd2:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006cd6:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8006cda:	687b      	ldr	r3, [r7, #4]
 8006cdc:	681b      	ldr	r3, [r3, #0]
 8006cde:	461a      	mov	r2, r3
 8006ce0:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8006ce4:	647b      	str	r3, [r7, #68]	@ 0x44
 8006ce6:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ce8:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006cea:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006cec:	e841 2300 	strex	r3, r2, [r1]
 8006cf0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006cf2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006cf4:	2b00      	cmp	r3, #0
 8006cf6:	d1e4      	bne.n	8006cc2 <HAL_UART_IRQHandler+0x4de>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8006cf8:	687b      	ldr	r3, [r7, #4]
 8006cfa:	681b      	ldr	r3, [r3, #0]
 8006cfc:	3308      	adds	r3, #8
 8006cfe:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d02:	e853 3f00 	ldrex	r3, [r3]
 8006d06:	623b      	str	r3, [r7, #32]
   return(result);
 8006d08:	6a3b      	ldr	r3, [r7, #32]
 8006d0a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006d0e:	f023 0301 	bic.w	r3, r3, #1
 8006d12:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8006d16:	687b      	ldr	r3, [r7, #4]
 8006d18:	681b      	ldr	r3, [r3, #0]
 8006d1a:	3308      	adds	r3, #8
 8006d1c:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8006d20:	633a      	str	r2, [r7, #48]	@ 0x30
 8006d22:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d24:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006d26:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006d28:	e841 2300 	strex	r3, r2, [r1]
 8006d2c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006d2e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006d30:	2b00      	cmp	r3, #0
 8006d32:	d1e1      	bne.n	8006cf8 <HAL_UART_IRQHandler+0x514>
        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8006d34:	687b      	ldr	r3, [r7, #4]
 8006d36:	2220      	movs	r2, #32
 8006d38:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006d3c:	687b      	ldr	r3, [r7, #4]
 8006d3e:	2200      	movs	r2, #0
 8006d40:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8006d42:	687b      	ldr	r3, [r7, #4]
 8006d44:	2200      	movs	r2, #0
 8006d46:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006d48:	687b      	ldr	r3, [r7, #4]
 8006d4a:	681b      	ldr	r3, [r3, #0]
 8006d4c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d4e:	693b      	ldr	r3, [r7, #16]
 8006d50:	e853 3f00 	ldrex	r3, [r3]
 8006d54:	60fb      	str	r3, [r7, #12]
   return(result);
 8006d56:	68fb      	ldr	r3, [r7, #12]
 8006d58:	f023 0310 	bic.w	r3, r3, #16
 8006d5c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8006d60:	687b      	ldr	r3, [r7, #4]
 8006d62:	681b      	ldr	r3, [r3, #0]
 8006d64:	461a      	mov	r2, r3
 8006d66:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8006d6a:	61fb      	str	r3, [r7, #28]
 8006d6c:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d6e:	69b9      	ldr	r1, [r7, #24]
 8006d70:	69fa      	ldr	r2, [r7, #28]
 8006d72:	e841 2300 	strex	r3, r2, [r1]
 8006d76:	617b      	str	r3, [r7, #20]
   return(result);
 8006d78:	697b      	ldr	r3, [r7, #20]
 8006d7a:	2b00      	cmp	r3, #0
 8006d7c:	d1e4      	bne.n	8006d48 <HAL_UART_IRQHandler+0x564>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006d7e:	687b      	ldr	r3, [r7, #4]
 8006d80:	2202      	movs	r2, #2
 8006d82:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8006d84:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8006d88:	4619      	mov	r1, r3
 8006d8a:	6878      	ldr	r0, [r7, #4]
 8006d8c:	f000 f894 	bl	8006eb8 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8006d90:	e063      	b.n	8006e5a <HAL_UART_IRQHandler+0x676>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8006d92:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006d96:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8006d9a:	2b00      	cmp	r3, #0
 8006d9c:	d00e      	beq.n	8006dbc <HAL_UART_IRQHandler+0x5d8>
 8006d9e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006da2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006da6:	2b00      	cmp	r3, #0
 8006da8:	d008      	beq.n	8006dbc <HAL_UART_IRQHandler+0x5d8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8006daa:	687b      	ldr	r3, [r7, #4]
 8006dac:	681b      	ldr	r3, [r3, #0]
 8006dae:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8006db2:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8006db4:	6878      	ldr	r0, [r7, #4]
 8006db6:	f001 f966 	bl	8008086 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8006dba:	e051      	b.n	8006e60 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8006dbc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006dc0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006dc4:	2b00      	cmp	r3, #0
 8006dc6:	d014      	beq.n	8006df2 <HAL_UART_IRQHandler+0x60e>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8006dc8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006dcc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006dd0:	2b00      	cmp	r3, #0
 8006dd2:	d105      	bne.n	8006de0 <HAL_UART_IRQHandler+0x5fc>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8006dd4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006dd8:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006ddc:	2b00      	cmp	r3, #0
 8006dde:	d008      	beq.n	8006df2 <HAL_UART_IRQHandler+0x60e>
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
      && ((cr1its & USART_CR1_TXEIE) != 0U))
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 8006de0:	687b      	ldr	r3, [r7, #4]
 8006de2:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8006de4:	2b00      	cmp	r3, #0
 8006de6:	d03a      	beq.n	8006e5e <HAL_UART_IRQHandler+0x67a>
    {
      huart->TxISR(huart);
 8006de8:	687b      	ldr	r3, [r7, #4]
 8006dea:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8006dec:	6878      	ldr	r0, [r7, #4]
 8006dee:	4798      	blx	r3
    }
    return;
 8006df0:	e035      	b.n	8006e5e <HAL_UART_IRQHandler+0x67a>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8006df2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006df6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006dfa:	2b00      	cmp	r3, #0
 8006dfc:	d009      	beq.n	8006e12 <HAL_UART_IRQHandler+0x62e>
 8006dfe:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006e02:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006e06:	2b00      	cmp	r3, #0
 8006e08:	d003      	beq.n	8006e12 <HAL_UART_IRQHandler+0x62e>
  {
    UART_EndTransmit_IT(huart);
 8006e0a:	6878      	ldr	r0, [r7, #4]
 8006e0c:	f001 f910 	bl	8008030 <UART_EndTransmit_IT>
    return;
 8006e10:	e026      	b.n	8006e60 <HAL_UART_IRQHandler+0x67c>
  }

#if defined(USART_CR1_FIFOEN)
  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8006e12:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006e16:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006e1a:	2b00      	cmp	r3, #0
 8006e1c:	d009      	beq.n	8006e32 <HAL_UART_IRQHandler+0x64e>
 8006e1e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006e22:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8006e26:	2b00      	cmp	r3, #0
 8006e28:	d003      	beq.n	8006e32 <HAL_UART_IRQHandler+0x64e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8006e2a:	6878      	ldr	r0, [r7, #4]
 8006e2c:	f001 f93f 	bl	80080ae <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8006e30:	e016      	b.n	8006e60 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8006e32:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006e36:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8006e3a:	2b00      	cmp	r3, #0
 8006e3c:	d010      	beq.n	8006e60 <HAL_UART_IRQHandler+0x67c>
 8006e3e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006e42:	2b00      	cmp	r3, #0
 8006e44:	da0c      	bge.n	8006e60 <HAL_UART_IRQHandler+0x67c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8006e46:	6878      	ldr	r0, [r7, #4]
 8006e48:	f001 f927 	bl	800809a <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8006e4c:	e008      	b.n	8006e60 <HAL_UART_IRQHandler+0x67c>
      return;
 8006e4e:	bf00      	nop
 8006e50:	e006      	b.n	8006e60 <HAL_UART_IRQHandler+0x67c>
    return;
 8006e52:	bf00      	nop
 8006e54:	e004      	b.n	8006e60 <HAL_UART_IRQHandler+0x67c>
      return;
 8006e56:	bf00      	nop
 8006e58:	e002      	b.n	8006e60 <HAL_UART_IRQHandler+0x67c>
      return;
 8006e5a:	bf00      	nop
 8006e5c:	e000      	b.n	8006e60 <HAL_UART_IRQHandler+0x67c>
    return;
 8006e5e:	bf00      	nop
  }
#endif /* USART_CR1_FIFOEN */
}
 8006e60:	37e8      	adds	r7, #232	@ 0xe8
 8006e62:	46bd      	mov	sp, r7
 8006e64:	bd80      	pop	{r7, pc}
 8006e66:	bf00      	nop

08006e68 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8006e68:	b480      	push	{r7}
 8006e6a:	b083      	sub	sp, #12
 8006e6c:	af00      	add	r7, sp, #0
 8006e6e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8006e70:	bf00      	nop
 8006e72:	370c      	adds	r7, #12
 8006e74:	46bd      	mov	sp, r7
 8006e76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e7a:	4770      	bx	lr

08006e7c <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8006e7c:	b480      	push	{r7}
 8006e7e:	b083      	sub	sp, #12
 8006e80:	af00      	add	r7, sp, #0
 8006e82:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 8006e84:	bf00      	nop
 8006e86:	370c      	adds	r7, #12
 8006e88:	46bd      	mov	sp, r7
 8006e8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e8e:	4770      	bx	lr

08006e90 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8006e90:	b480      	push	{r7}
 8006e92:	b083      	sub	sp, #12
 8006e94:	af00      	add	r7, sp, #0
 8006e96:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 8006e98:	bf00      	nop
 8006e9a:	370c      	adds	r7, #12
 8006e9c:	46bd      	mov	sp, r7
 8006e9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ea2:	4770      	bx	lr

08006ea4 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8006ea4:	b480      	push	{r7}
 8006ea6:	b083      	sub	sp, #12
 8006ea8:	af00      	add	r7, sp, #0
 8006eaa:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8006eac:	bf00      	nop
 8006eae:	370c      	adds	r7, #12
 8006eb0:	46bd      	mov	sp, r7
 8006eb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006eb6:	4770      	bx	lr

08006eb8 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8006eb8:	b480      	push	{r7}
 8006eba:	b083      	sub	sp, #12
 8006ebc:	af00      	add	r7, sp, #0
 8006ebe:	6078      	str	r0, [r7, #4]
 8006ec0:	460b      	mov	r3, r1
 8006ec2:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8006ec4:	bf00      	nop
 8006ec6:	370c      	adds	r7, #12
 8006ec8:	46bd      	mov	sp, r7
 8006eca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ece:	4770      	bx	lr

08006ed0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006ed0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006ed4:	b08c      	sub	sp, #48	@ 0x30
 8006ed6:	af00      	add	r7, sp, #0
 8006ed8:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8006eda:	2300      	movs	r3, #0
 8006edc:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006ee0:	697b      	ldr	r3, [r7, #20]
 8006ee2:	689a      	ldr	r2, [r3, #8]
 8006ee4:	697b      	ldr	r3, [r7, #20]
 8006ee6:	691b      	ldr	r3, [r3, #16]
 8006ee8:	431a      	orrs	r2, r3
 8006eea:	697b      	ldr	r3, [r7, #20]
 8006eec:	695b      	ldr	r3, [r3, #20]
 8006eee:	431a      	orrs	r2, r3
 8006ef0:	697b      	ldr	r3, [r7, #20]
 8006ef2:	69db      	ldr	r3, [r3, #28]
 8006ef4:	4313      	orrs	r3, r2
 8006ef6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006ef8:	697b      	ldr	r3, [r7, #20]
 8006efa:	681b      	ldr	r3, [r3, #0]
 8006efc:	681a      	ldr	r2, [r3, #0]
 8006efe:	4baa      	ldr	r3, [pc, #680]	@ (80071a8 <UART_SetConfig+0x2d8>)
 8006f00:	4013      	ands	r3, r2
 8006f02:	697a      	ldr	r2, [r7, #20]
 8006f04:	6812      	ldr	r2, [r2, #0]
 8006f06:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006f08:	430b      	orrs	r3, r1
 8006f0a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006f0c:	697b      	ldr	r3, [r7, #20]
 8006f0e:	681b      	ldr	r3, [r3, #0]
 8006f10:	685b      	ldr	r3, [r3, #4]
 8006f12:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8006f16:	697b      	ldr	r3, [r7, #20]
 8006f18:	68da      	ldr	r2, [r3, #12]
 8006f1a:	697b      	ldr	r3, [r7, #20]
 8006f1c:	681b      	ldr	r3, [r3, #0]
 8006f1e:	430a      	orrs	r2, r1
 8006f20:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8006f22:	697b      	ldr	r3, [r7, #20]
 8006f24:	699b      	ldr	r3, [r3, #24]
 8006f26:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8006f28:	697b      	ldr	r3, [r7, #20]
 8006f2a:	681b      	ldr	r3, [r3, #0]
 8006f2c:	4a9f      	ldr	r2, [pc, #636]	@ (80071ac <UART_SetConfig+0x2dc>)
 8006f2e:	4293      	cmp	r3, r2
 8006f30:	d004      	beq.n	8006f3c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8006f32:	697b      	ldr	r3, [r7, #20]
 8006f34:	6a1b      	ldr	r3, [r3, #32]
 8006f36:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006f38:	4313      	orrs	r3, r2
 8006f3a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006f3c:	697b      	ldr	r3, [r7, #20]
 8006f3e:	681b      	ldr	r3, [r3, #0]
 8006f40:	689b      	ldr	r3, [r3, #8]
 8006f42:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 8006f46:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 8006f4a:	697a      	ldr	r2, [r7, #20]
 8006f4c:	6812      	ldr	r2, [r2, #0]
 8006f4e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006f50:	430b      	orrs	r3, r1
 8006f52:	6093      	str	r3, [r2, #8]

#if defined(USART_PRESC_PRESCALER)
  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8006f54:	697b      	ldr	r3, [r7, #20]
 8006f56:	681b      	ldr	r3, [r3, #0]
 8006f58:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006f5a:	f023 010f 	bic.w	r1, r3, #15
 8006f5e:	697b      	ldr	r3, [r7, #20]
 8006f60:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8006f62:	697b      	ldr	r3, [r7, #20]
 8006f64:	681b      	ldr	r3, [r3, #0]
 8006f66:	430a      	orrs	r2, r1
 8006f68:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006f6a:	697b      	ldr	r3, [r7, #20]
 8006f6c:	681b      	ldr	r3, [r3, #0]
 8006f6e:	4a90      	ldr	r2, [pc, #576]	@ (80071b0 <UART_SetConfig+0x2e0>)
 8006f70:	4293      	cmp	r3, r2
 8006f72:	d125      	bne.n	8006fc0 <UART_SetConfig+0xf0>
 8006f74:	4b8f      	ldr	r3, [pc, #572]	@ (80071b4 <UART_SetConfig+0x2e4>)
 8006f76:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006f7a:	f003 0303 	and.w	r3, r3, #3
 8006f7e:	2b03      	cmp	r3, #3
 8006f80:	d81a      	bhi.n	8006fb8 <UART_SetConfig+0xe8>
 8006f82:	a201      	add	r2, pc, #4	@ (adr r2, 8006f88 <UART_SetConfig+0xb8>)
 8006f84:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006f88:	08006f99 	.word	0x08006f99
 8006f8c:	08006fa9 	.word	0x08006fa9
 8006f90:	08006fa1 	.word	0x08006fa1
 8006f94:	08006fb1 	.word	0x08006fb1
 8006f98:	2301      	movs	r3, #1
 8006f9a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006f9e:	e116      	b.n	80071ce <UART_SetConfig+0x2fe>
 8006fa0:	2302      	movs	r3, #2
 8006fa2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006fa6:	e112      	b.n	80071ce <UART_SetConfig+0x2fe>
 8006fa8:	2304      	movs	r3, #4
 8006faa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006fae:	e10e      	b.n	80071ce <UART_SetConfig+0x2fe>
 8006fb0:	2308      	movs	r3, #8
 8006fb2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006fb6:	e10a      	b.n	80071ce <UART_SetConfig+0x2fe>
 8006fb8:	2310      	movs	r3, #16
 8006fba:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006fbe:	e106      	b.n	80071ce <UART_SetConfig+0x2fe>
 8006fc0:	697b      	ldr	r3, [r7, #20]
 8006fc2:	681b      	ldr	r3, [r3, #0]
 8006fc4:	4a7c      	ldr	r2, [pc, #496]	@ (80071b8 <UART_SetConfig+0x2e8>)
 8006fc6:	4293      	cmp	r3, r2
 8006fc8:	d138      	bne.n	800703c <UART_SetConfig+0x16c>
 8006fca:	4b7a      	ldr	r3, [pc, #488]	@ (80071b4 <UART_SetConfig+0x2e4>)
 8006fcc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006fd0:	f003 030c 	and.w	r3, r3, #12
 8006fd4:	2b0c      	cmp	r3, #12
 8006fd6:	d82d      	bhi.n	8007034 <UART_SetConfig+0x164>
 8006fd8:	a201      	add	r2, pc, #4	@ (adr r2, 8006fe0 <UART_SetConfig+0x110>)
 8006fda:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006fde:	bf00      	nop
 8006fe0:	08007015 	.word	0x08007015
 8006fe4:	08007035 	.word	0x08007035
 8006fe8:	08007035 	.word	0x08007035
 8006fec:	08007035 	.word	0x08007035
 8006ff0:	08007025 	.word	0x08007025
 8006ff4:	08007035 	.word	0x08007035
 8006ff8:	08007035 	.word	0x08007035
 8006ffc:	08007035 	.word	0x08007035
 8007000:	0800701d 	.word	0x0800701d
 8007004:	08007035 	.word	0x08007035
 8007008:	08007035 	.word	0x08007035
 800700c:	08007035 	.word	0x08007035
 8007010:	0800702d 	.word	0x0800702d
 8007014:	2300      	movs	r3, #0
 8007016:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800701a:	e0d8      	b.n	80071ce <UART_SetConfig+0x2fe>
 800701c:	2302      	movs	r3, #2
 800701e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007022:	e0d4      	b.n	80071ce <UART_SetConfig+0x2fe>
 8007024:	2304      	movs	r3, #4
 8007026:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800702a:	e0d0      	b.n	80071ce <UART_SetConfig+0x2fe>
 800702c:	2308      	movs	r3, #8
 800702e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007032:	e0cc      	b.n	80071ce <UART_SetConfig+0x2fe>
 8007034:	2310      	movs	r3, #16
 8007036:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800703a:	e0c8      	b.n	80071ce <UART_SetConfig+0x2fe>
 800703c:	697b      	ldr	r3, [r7, #20]
 800703e:	681b      	ldr	r3, [r3, #0]
 8007040:	4a5e      	ldr	r2, [pc, #376]	@ (80071bc <UART_SetConfig+0x2ec>)
 8007042:	4293      	cmp	r3, r2
 8007044:	d125      	bne.n	8007092 <UART_SetConfig+0x1c2>
 8007046:	4b5b      	ldr	r3, [pc, #364]	@ (80071b4 <UART_SetConfig+0x2e4>)
 8007048:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800704c:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8007050:	2b30      	cmp	r3, #48	@ 0x30
 8007052:	d016      	beq.n	8007082 <UART_SetConfig+0x1b2>
 8007054:	2b30      	cmp	r3, #48	@ 0x30
 8007056:	d818      	bhi.n	800708a <UART_SetConfig+0x1ba>
 8007058:	2b20      	cmp	r3, #32
 800705a:	d00a      	beq.n	8007072 <UART_SetConfig+0x1a2>
 800705c:	2b20      	cmp	r3, #32
 800705e:	d814      	bhi.n	800708a <UART_SetConfig+0x1ba>
 8007060:	2b00      	cmp	r3, #0
 8007062:	d002      	beq.n	800706a <UART_SetConfig+0x19a>
 8007064:	2b10      	cmp	r3, #16
 8007066:	d008      	beq.n	800707a <UART_SetConfig+0x1aa>
 8007068:	e00f      	b.n	800708a <UART_SetConfig+0x1ba>
 800706a:	2300      	movs	r3, #0
 800706c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007070:	e0ad      	b.n	80071ce <UART_SetConfig+0x2fe>
 8007072:	2302      	movs	r3, #2
 8007074:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007078:	e0a9      	b.n	80071ce <UART_SetConfig+0x2fe>
 800707a:	2304      	movs	r3, #4
 800707c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007080:	e0a5      	b.n	80071ce <UART_SetConfig+0x2fe>
 8007082:	2308      	movs	r3, #8
 8007084:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007088:	e0a1      	b.n	80071ce <UART_SetConfig+0x2fe>
 800708a:	2310      	movs	r3, #16
 800708c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007090:	e09d      	b.n	80071ce <UART_SetConfig+0x2fe>
 8007092:	697b      	ldr	r3, [r7, #20]
 8007094:	681b      	ldr	r3, [r3, #0]
 8007096:	4a4a      	ldr	r2, [pc, #296]	@ (80071c0 <UART_SetConfig+0x2f0>)
 8007098:	4293      	cmp	r3, r2
 800709a:	d125      	bne.n	80070e8 <UART_SetConfig+0x218>
 800709c:	4b45      	ldr	r3, [pc, #276]	@ (80071b4 <UART_SetConfig+0x2e4>)
 800709e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80070a2:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 80070a6:	2bc0      	cmp	r3, #192	@ 0xc0
 80070a8:	d016      	beq.n	80070d8 <UART_SetConfig+0x208>
 80070aa:	2bc0      	cmp	r3, #192	@ 0xc0
 80070ac:	d818      	bhi.n	80070e0 <UART_SetConfig+0x210>
 80070ae:	2b80      	cmp	r3, #128	@ 0x80
 80070b0:	d00a      	beq.n	80070c8 <UART_SetConfig+0x1f8>
 80070b2:	2b80      	cmp	r3, #128	@ 0x80
 80070b4:	d814      	bhi.n	80070e0 <UART_SetConfig+0x210>
 80070b6:	2b00      	cmp	r3, #0
 80070b8:	d002      	beq.n	80070c0 <UART_SetConfig+0x1f0>
 80070ba:	2b40      	cmp	r3, #64	@ 0x40
 80070bc:	d008      	beq.n	80070d0 <UART_SetConfig+0x200>
 80070be:	e00f      	b.n	80070e0 <UART_SetConfig+0x210>
 80070c0:	2300      	movs	r3, #0
 80070c2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80070c6:	e082      	b.n	80071ce <UART_SetConfig+0x2fe>
 80070c8:	2302      	movs	r3, #2
 80070ca:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80070ce:	e07e      	b.n	80071ce <UART_SetConfig+0x2fe>
 80070d0:	2304      	movs	r3, #4
 80070d2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80070d6:	e07a      	b.n	80071ce <UART_SetConfig+0x2fe>
 80070d8:	2308      	movs	r3, #8
 80070da:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80070de:	e076      	b.n	80071ce <UART_SetConfig+0x2fe>
 80070e0:	2310      	movs	r3, #16
 80070e2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80070e6:	e072      	b.n	80071ce <UART_SetConfig+0x2fe>
 80070e8:	697b      	ldr	r3, [r7, #20]
 80070ea:	681b      	ldr	r3, [r3, #0]
 80070ec:	4a35      	ldr	r2, [pc, #212]	@ (80071c4 <UART_SetConfig+0x2f4>)
 80070ee:	4293      	cmp	r3, r2
 80070f0:	d12a      	bne.n	8007148 <UART_SetConfig+0x278>
 80070f2:	4b30      	ldr	r3, [pc, #192]	@ (80071b4 <UART_SetConfig+0x2e4>)
 80070f4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80070f8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80070fc:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007100:	d01a      	beq.n	8007138 <UART_SetConfig+0x268>
 8007102:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007106:	d81b      	bhi.n	8007140 <UART_SetConfig+0x270>
 8007108:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800710c:	d00c      	beq.n	8007128 <UART_SetConfig+0x258>
 800710e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007112:	d815      	bhi.n	8007140 <UART_SetConfig+0x270>
 8007114:	2b00      	cmp	r3, #0
 8007116:	d003      	beq.n	8007120 <UART_SetConfig+0x250>
 8007118:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800711c:	d008      	beq.n	8007130 <UART_SetConfig+0x260>
 800711e:	e00f      	b.n	8007140 <UART_SetConfig+0x270>
 8007120:	2300      	movs	r3, #0
 8007122:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007126:	e052      	b.n	80071ce <UART_SetConfig+0x2fe>
 8007128:	2302      	movs	r3, #2
 800712a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800712e:	e04e      	b.n	80071ce <UART_SetConfig+0x2fe>
 8007130:	2304      	movs	r3, #4
 8007132:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007136:	e04a      	b.n	80071ce <UART_SetConfig+0x2fe>
 8007138:	2308      	movs	r3, #8
 800713a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800713e:	e046      	b.n	80071ce <UART_SetConfig+0x2fe>
 8007140:	2310      	movs	r3, #16
 8007142:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007146:	e042      	b.n	80071ce <UART_SetConfig+0x2fe>
 8007148:	697b      	ldr	r3, [r7, #20]
 800714a:	681b      	ldr	r3, [r3, #0]
 800714c:	4a17      	ldr	r2, [pc, #92]	@ (80071ac <UART_SetConfig+0x2dc>)
 800714e:	4293      	cmp	r3, r2
 8007150:	d13a      	bne.n	80071c8 <UART_SetConfig+0x2f8>
 8007152:	4b18      	ldr	r3, [pc, #96]	@ (80071b4 <UART_SetConfig+0x2e4>)
 8007154:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007158:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800715c:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8007160:	d01a      	beq.n	8007198 <UART_SetConfig+0x2c8>
 8007162:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8007166:	d81b      	bhi.n	80071a0 <UART_SetConfig+0x2d0>
 8007168:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800716c:	d00c      	beq.n	8007188 <UART_SetConfig+0x2b8>
 800716e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007172:	d815      	bhi.n	80071a0 <UART_SetConfig+0x2d0>
 8007174:	2b00      	cmp	r3, #0
 8007176:	d003      	beq.n	8007180 <UART_SetConfig+0x2b0>
 8007178:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800717c:	d008      	beq.n	8007190 <UART_SetConfig+0x2c0>
 800717e:	e00f      	b.n	80071a0 <UART_SetConfig+0x2d0>
 8007180:	2300      	movs	r3, #0
 8007182:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007186:	e022      	b.n	80071ce <UART_SetConfig+0x2fe>
 8007188:	2302      	movs	r3, #2
 800718a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800718e:	e01e      	b.n	80071ce <UART_SetConfig+0x2fe>
 8007190:	2304      	movs	r3, #4
 8007192:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007196:	e01a      	b.n	80071ce <UART_SetConfig+0x2fe>
 8007198:	2308      	movs	r3, #8
 800719a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800719e:	e016      	b.n	80071ce <UART_SetConfig+0x2fe>
 80071a0:	2310      	movs	r3, #16
 80071a2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80071a6:	e012      	b.n	80071ce <UART_SetConfig+0x2fe>
 80071a8:	cfff69f3 	.word	0xcfff69f3
 80071ac:	40008000 	.word	0x40008000
 80071b0:	40013800 	.word	0x40013800
 80071b4:	40021000 	.word	0x40021000
 80071b8:	40004400 	.word	0x40004400
 80071bc:	40004800 	.word	0x40004800
 80071c0:	40004c00 	.word	0x40004c00
 80071c4:	40005000 	.word	0x40005000
 80071c8:	2310      	movs	r3, #16
 80071ca:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80071ce:	697b      	ldr	r3, [r7, #20]
 80071d0:	681b      	ldr	r3, [r3, #0]
 80071d2:	4aae      	ldr	r2, [pc, #696]	@ (800748c <UART_SetConfig+0x5bc>)
 80071d4:	4293      	cmp	r3, r2
 80071d6:	f040 8097 	bne.w	8007308 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80071da:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80071de:	2b08      	cmp	r3, #8
 80071e0:	d823      	bhi.n	800722a <UART_SetConfig+0x35a>
 80071e2:	a201      	add	r2, pc, #4	@ (adr r2, 80071e8 <UART_SetConfig+0x318>)
 80071e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80071e8:	0800720d 	.word	0x0800720d
 80071ec:	0800722b 	.word	0x0800722b
 80071f0:	08007215 	.word	0x08007215
 80071f4:	0800722b 	.word	0x0800722b
 80071f8:	0800721b 	.word	0x0800721b
 80071fc:	0800722b 	.word	0x0800722b
 8007200:	0800722b 	.word	0x0800722b
 8007204:	0800722b 	.word	0x0800722b
 8007208:	08007223 	.word	0x08007223
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800720c:	f7fc ffe8 	bl	80041e0 <HAL_RCC_GetPCLK1Freq>
 8007210:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007212:	e010      	b.n	8007236 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007214:	4b9e      	ldr	r3, [pc, #632]	@ (8007490 <UART_SetConfig+0x5c0>)
 8007216:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007218:	e00d      	b.n	8007236 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800721a:	f7fc ff49 	bl	80040b0 <HAL_RCC_GetSysClockFreq>
 800721e:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007220:	e009      	b.n	8007236 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007222:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007226:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007228:	e005      	b.n	8007236 <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 800722a:	2300      	movs	r3, #0
 800722c:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800722e:	2301      	movs	r3, #1
 8007230:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8007234:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8007236:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007238:	2b00      	cmp	r3, #0
 800723a:	f000 8130 	beq.w	800749e <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800723e:	697b      	ldr	r3, [r7, #20]
 8007240:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007242:	4a94      	ldr	r2, [pc, #592]	@ (8007494 <UART_SetConfig+0x5c4>)
 8007244:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007248:	461a      	mov	r2, r3
 800724a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800724c:	fbb3 f3f2 	udiv	r3, r3, r2
 8007250:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8007252:	697b      	ldr	r3, [r7, #20]
 8007254:	685a      	ldr	r2, [r3, #4]
 8007256:	4613      	mov	r3, r2
 8007258:	005b      	lsls	r3, r3, #1
 800725a:	4413      	add	r3, r2
 800725c:	69ba      	ldr	r2, [r7, #24]
 800725e:	429a      	cmp	r2, r3
 8007260:	d305      	bcc.n	800726e <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8007262:	697b      	ldr	r3, [r7, #20]
 8007264:	685b      	ldr	r3, [r3, #4]
 8007266:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8007268:	69ba      	ldr	r2, [r7, #24]
 800726a:	429a      	cmp	r2, r3
 800726c:	d903      	bls.n	8007276 <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 800726e:	2301      	movs	r3, #1
 8007270:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8007274:	e113      	b.n	800749e <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007276:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007278:	2200      	movs	r2, #0
 800727a:	60bb      	str	r3, [r7, #8]
 800727c:	60fa      	str	r2, [r7, #12]
 800727e:	697b      	ldr	r3, [r7, #20]
 8007280:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007282:	4a84      	ldr	r2, [pc, #528]	@ (8007494 <UART_SetConfig+0x5c4>)
 8007284:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007288:	b29b      	uxth	r3, r3
 800728a:	2200      	movs	r2, #0
 800728c:	603b      	str	r3, [r7, #0]
 800728e:	607a      	str	r2, [r7, #4]
 8007290:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007294:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8007298:	f7f9 fc9e 	bl	8000bd8 <__aeabi_uldivmod>
 800729c:	4602      	mov	r2, r0
 800729e:	460b      	mov	r3, r1
 80072a0:	4610      	mov	r0, r2
 80072a2:	4619      	mov	r1, r3
 80072a4:	f04f 0200 	mov.w	r2, #0
 80072a8:	f04f 0300 	mov.w	r3, #0
 80072ac:	020b      	lsls	r3, r1, #8
 80072ae:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80072b2:	0202      	lsls	r2, r0, #8
 80072b4:	6979      	ldr	r1, [r7, #20]
 80072b6:	6849      	ldr	r1, [r1, #4]
 80072b8:	0849      	lsrs	r1, r1, #1
 80072ba:	2000      	movs	r0, #0
 80072bc:	460c      	mov	r4, r1
 80072be:	4605      	mov	r5, r0
 80072c0:	eb12 0804 	adds.w	r8, r2, r4
 80072c4:	eb43 0905 	adc.w	r9, r3, r5
 80072c8:	697b      	ldr	r3, [r7, #20]
 80072ca:	685b      	ldr	r3, [r3, #4]
 80072cc:	2200      	movs	r2, #0
 80072ce:	469a      	mov	sl, r3
 80072d0:	4693      	mov	fp, r2
 80072d2:	4652      	mov	r2, sl
 80072d4:	465b      	mov	r3, fp
 80072d6:	4640      	mov	r0, r8
 80072d8:	4649      	mov	r1, r9
 80072da:	f7f9 fc7d 	bl	8000bd8 <__aeabi_uldivmod>
 80072de:	4602      	mov	r2, r0
 80072e0:	460b      	mov	r3, r1
 80072e2:	4613      	mov	r3, r2
 80072e4:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80072e6:	6a3b      	ldr	r3, [r7, #32]
 80072e8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80072ec:	d308      	bcc.n	8007300 <UART_SetConfig+0x430>
 80072ee:	6a3b      	ldr	r3, [r7, #32]
 80072f0:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80072f4:	d204      	bcs.n	8007300 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 80072f6:	697b      	ldr	r3, [r7, #20]
 80072f8:	681b      	ldr	r3, [r3, #0]
 80072fa:	6a3a      	ldr	r2, [r7, #32]
 80072fc:	60da      	str	r2, [r3, #12]
 80072fe:	e0ce      	b.n	800749e <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 8007300:	2301      	movs	r3, #1
 8007302:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8007306:	e0ca      	b.n	800749e <UART_SetConfig+0x5ce>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007308:	697b      	ldr	r3, [r7, #20]
 800730a:	69db      	ldr	r3, [r3, #28]
 800730c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007310:	d166      	bne.n	80073e0 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 8007312:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8007316:	2b08      	cmp	r3, #8
 8007318:	d827      	bhi.n	800736a <UART_SetConfig+0x49a>
 800731a:	a201      	add	r2, pc, #4	@ (adr r2, 8007320 <UART_SetConfig+0x450>)
 800731c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007320:	08007345 	.word	0x08007345
 8007324:	0800734d 	.word	0x0800734d
 8007328:	08007355 	.word	0x08007355
 800732c:	0800736b 	.word	0x0800736b
 8007330:	0800735b 	.word	0x0800735b
 8007334:	0800736b 	.word	0x0800736b
 8007338:	0800736b 	.word	0x0800736b
 800733c:	0800736b 	.word	0x0800736b
 8007340:	08007363 	.word	0x08007363
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007344:	f7fc ff4c 	bl	80041e0 <HAL_RCC_GetPCLK1Freq>
 8007348:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800734a:	e014      	b.n	8007376 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800734c:	f7fc ff5e 	bl	800420c <HAL_RCC_GetPCLK2Freq>
 8007350:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007352:	e010      	b.n	8007376 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007354:	4b4e      	ldr	r3, [pc, #312]	@ (8007490 <UART_SetConfig+0x5c0>)
 8007356:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007358:	e00d      	b.n	8007376 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800735a:	f7fc fea9 	bl	80040b0 <HAL_RCC_GetSysClockFreq>
 800735e:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007360:	e009      	b.n	8007376 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007362:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007366:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007368:	e005      	b.n	8007376 <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 800736a:	2300      	movs	r3, #0
 800736c:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800736e:	2301      	movs	r3, #1
 8007370:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8007374:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8007376:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007378:	2b00      	cmp	r3, #0
 800737a:	f000 8090 	beq.w	800749e <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800737e:	697b      	ldr	r3, [r7, #20]
 8007380:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007382:	4a44      	ldr	r2, [pc, #272]	@ (8007494 <UART_SetConfig+0x5c4>)
 8007384:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007388:	461a      	mov	r2, r3
 800738a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800738c:	fbb3 f3f2 	udiv	r3, r3, r2
 8007390:	005a      	lsls	r2, r3, #1
 8007392:	697b      	ldr	r3, [r7, #20]
 8007394:	685b      	ldr	r3, [r3, #4]
 8007396:	085b      	lsrs	r3, r3, #1
 8007398:	441a      	add	r2, r3
 800739a:	697b      	ldr	r3, [r7, #20]
 800739c:	685b      	ldr	r3, [r3, #4]
 800739e:	fbb2 f3f3 	udiv	r3, r2, r3
 80073a2:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80073a4:	6a3b      	ldr	r3, [r7, #32]
 80073a6:	2b0f      	cmp	r3, #15
 80073a8:	d916      	bls.n	80073d8 <UART_SetConfig+0x508>
 80073aa:	6a3b      	ldr	r3, [r7, #32]
 80073ac:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80073b0:	d212      	bcs.n	80073d8 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80073b2:	6a3b      	ldr	r3, [r7, #32]
 80073b4:	b29b      	uxth	r3, r3
 80073b6:	f023 030f 	bic.w	r3, r3, #15
 80073ba:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80073bc:	6a3b      	ldr	r3, [r7, #32]
 80073be:	085b      	lsrs	r3, r3, #1
 80073c0:	b29b      	uxth	r3, r3
 80073c2:	f003 0307 	and.w	r3, r3, #7
 80073c6:	b29a      	uxth	r2, r3
 80073c8:	8bfb      	ldrh	r3, [r7, #30]
 80073ca:	4313      	orrs	r3, r2
 80073cc:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 80073ce:	697b      	ldr	r3, [r7, #20]
 80073d0:	681b      	ldr	r3, [r3, #0]
 80073d2:	8bfa      	ldrh	r2, [r7, #30]
 80073d4:	60da      	str	r2, [r3, #12]
 80073d6:	e062      	b.n	800749e <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 80073d8:	2301      	movs	r3, #1
 80073da:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80073de:	e05e      	b.n	800749e <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 80073e0:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80073e4:	2b08      	cmp	r3, #8
 80073e6:	d828      	bhi.n	800743a <UART_SetConfig+0x56a>
 80073e8:	a201      	add	r2, pc, #4	@ (adr r2, 80073f0 <UART_SetConfig+0x520>)
 80073ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80073ee:	bf00      	nop
 80073f0:	08007415 	.word	0x08007415
 80073f4:	0800741d 	.word	0x0800741d
 80073f8:	08007425 	.word	0x08007425
 80073fc:	0800743b 	.word	0x0800743b
 8007400:	0800742b 	.word	0x0800742b
 8007404:	0800743b 	.word	0x0800743b
 8007408:	0800743b 	.word	0x0800743b
 800740c:	0800743b 	.word	0x0800743b
 8007410:	08007433 	.word	0x08007433
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007414:	f7fc fee4 	bl	80041e0 <HAL_RCC_GetPCLK1Freq>
 8007418:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800741a:	e014      	b.n	8007446 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800741c:	f7fc fef6 	bl	800420c <HAL_RCC_GetPCLK2Freq>
 8007420:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007422:	e010      	b.n	8007446 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007424:	4b1a      	ldr	r3, [pc, #104]	@ (8007490 <UART_SetConfig+0x5c0>)
 8007426:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007428:	e00d      	b.n	8007446 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800742a:	f7fc fe41 	bl	80040b0 <HAL_RCC_GetSysClockFreq>
 800742e:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007430:	e009      	b.n	8007446 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007432:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007436:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007438:	e005      	b.n	8007446 <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 800743a:	2300      	movs	r3, #0
 800743c:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800743e:	2301      	movs	r3, #1
 8007440:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8007444:	bf00      	nop
    }

    if (pclk != 0U)
 8007446:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007448:	2b00      	cmp	r3, #0
 800744a:	d028      	beq.n	800749e <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800744c:	697b      	ldr	r3, [r7, #20]
 800744e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007450:	4a10      	ldr	r2, [pc, #64]	@ (8007494 <UART_SetConfig+0x5c4>)
 8007452:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007456:	461a      	mov	r2, r3
 8007458:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800745a:	fbb3 f2f2 	udiv	r2, r3, r2
 800745e:	697b      	ldr	r3, [r7, #20]
 8007460:	685b      	ldr	r3, [r3, #4]
 8007462:	085b      	lsrs	r3, r3, #1
 8007464:	441a      	add	r2, r3
 8007466:	697b      	ldr	r3, [r7, #20]
 8007468:	685b      	ldr	r3, [r3, #4]
 800746a:	fbb2 f3f3 	udiv	r3, r2, r3
 800746e:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007470:	6a3b      	ldr	r3, [r7, #32]
 8007472:	2b0f      	cmp	r3, #15
 8007474:	d910      	bls.n	8007498 <UART_SetConfig+0x5c8>
 8007476:	6a3b      	ldr	r3, [r7, #32]
 8007478:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800747c:	d20c      	bcs.n	8007498 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800747e:	6a3b      	ldr	r3, [r7, #32]
 8007480:	b29a      	uxth	r2, r3
 8007482:	697b      	ldr	r3, [r7, #20]
 8007484:	681b      	ldr	r3, [r3, #0]
 8007486:	60da      	str	r2, [r3, #12]
 8007488:	e009      	b.n	800749e <UART_SetConfig+0x5ce>
 800748a:	bf00      	nop
 800748c:	40008000 	.word	0x40008000
 8007490:	00f42400 	.word	0x00f42400
 8007494:	0800ace0 	.word	0x0800ace0
      }
      else
      {
        ret = HAL_ERROR;
 8007498:	2301      	movs	r3, #1
 800749a:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
    }
  }

#if defined(USART_CR1_FIFOEN)
  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800749e:	697b      	ldr	r3, [r7, #20]
 80074a0:	2201      	movs	r2, #1
 80074a2:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 80074a6:	697b      	ldr	r3, [r7, #20]
 80074a8:	2201      	movs	r2, #1
 80074aa:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80074ae:	697b      	ldr	r3, [r7, #20]
 80074b0:	2200      	movs	r2, #0
 80074b2:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 80074b4:	697b      	ldr	r3, [r7, #20]
 80074b6:	2200      	movs	r2, #0
 80074b8:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 80074ba:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 80074be:	4618      	mov	r0, r3
 80074c0:	3730      	adds	r7, #48	@ 0x30
 80074c2:	46bd      	mov	sp, r7
 80074c4:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

080074c8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80074c8:	b480      	push	{r7}
 80074ca:	b083      	sub	sp, #12
 80074cc:	af00      	add	r7, sp, #0
 80074ce:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80074d0:	687b      	ldr	r3, [r7, #4]
 80074d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80074d4:	f003 0308 	and.w	r3, r3, #8
 80074d8:	2b00      	cmp	r3, #0
 80074da:	d00a      	beq.n	80074f2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80074dc:	687b      	ldr	r3, [r7, #4]
 80074de:	681b      	ldr	r3, [r3, #0]
 80074e0:	685b      	ldr	r3, [r3, #4]
 80074e2:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80074e6:	687b      	ldr	r3, [r7, #4]
 80074e8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80074ea:	687b      	ldr	r3, [r7, #4]
 80074ec:	681b      	ldr	r3, [r3, #0]
 80074ee:	430a      	orrs	r2, r1
 80074f0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80074f2:	687b      	ldr	r3, [r7, #4]
 80074f4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80074f6:	f003 0301 	and.w	r3, r3, #1
 80074fa:	2b00      	cmp	r3, #0
 80074fc:	d00a      	beq.n	8007514 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80074fe:	687b      	ldr	r3, [r7, #4]
 8007500:	681b      	ldr	r3, [r3, #0]
 8007502:	685b      	ldr	r3, [r3, #4]
 8007504:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8007508:	687b      	ldr	r3, [r7, #4]
 800750a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800750c:	687b      	ldr	r3, [r7, #4]
 800750e:	681b      	ldr	r3, [r3, #0]
 8007510:	430a      	orrs	r2, r1
 8007512:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8007514:	687b      	ldr	r3, [r7, #4]
 8007516:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007518:	f003 0302 	and.w	r3, r3, #2
 800751c:	2b00      	cmp	r3, #0
 800751e:	d00a      	beq.n	8007536 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8007520:	687b      	ldr	r3, [r7, #4]
 8007522:	681b      	ldr	r3, [r3, #0]
 8007524:	685b      	ldr	r3, [r3, #4]
 8007526:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800752a:	687b      	ldr	r3, [r7, #4]
 800752c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800752e:	687b      	ldr	r3, [r7, #4]
 8007530:	681b      	ldr	r3, [r3, #0]
 8007532:	430a      	orrs	r2, r1
 8007534:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8007536:	687b      	ldr	r3, [r7, #4]
 8007538:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800753a:	f003 0304 	and.w	r3, r3, #4
 800753e:	2b00      	cmp	r3, #0
 8007540:	d00a      	beq.n	8007558 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8007542:	687b      	ldr	r3, [r7, #4]
 8007544:	681b      	ldr	r3, [r3, #0]
 8007546:	685b      	ldr	r3, [r3, #4]
 8007548:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800754c:	687b      	ldr	r3, [r7, #4]
 800754e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007550:	687b      	ldr	r3, [r7, #4]
 8007552:	681b      	ldr	r3, [r3, #0]
 8007554:	430a      	orrs	r2, r1
 8007556:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8007558:	687b      	ldr	r3, [r7, #4]
 800755a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800755c:	f003 0310 	and.w	r3, r3, #16
 8007560:	2b00      	cmp	r3, #0
 8007562:	d00a      	beq.n	800757a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8007564:	687b      	ldr	r3, [r7, #4]
 8007566:	681b      	ldr	r3, [r3, #0]
 8007568:	689b      	ldr	r3, [r3, #8]
 800756a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800756e:	687b      	ldr	r3, [r7, #4]
 8007570:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007572:	687b      	ldr	r3, [r7, #4]
 8007574:	681b      	ldr	r3, [r3, #0]
 8007576:	430a      	orrs	r2, r1
 8007578:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800757a:	687b      	ldr	r3, [r7, #4]
 800757c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800757e:	f003 0320 	and.w	r3, r3, #32
 8007582:	2b00      	cmp	r3, #0
 8007584:	d00a      	beq.n	800759c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8007586:	687b      	ldr	r3, [r7, #4]
 8007588:	681b      	ldr	r3, [r3, #0]
 800758a:	689b      	ldr	r3, [r3, #8]
 800758c:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8007590:	687b      	ldr	r3, [r7, #4]
 8007592:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8007594:	687b      	ldr	r3, [r7, #4]
 8007596:	681b      	ldr	r3, [r3, #0]
 8007598:	430a      	orrs	r2, r1
 800759a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800759c:	687b      	ldr	r3, [r7, #4]
 800759e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80075a0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80075a4:	2b00      	cmp	r3, #0
 80075a6:	d01a      	beq.n	80075de <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80075a8:	687b      	ldr	r3, [r7, #4]
 80075aa:	681b      	ldr	r3, [r3, #0]
 80075ac:	685b      	ldr	r3, [r3, #4]
 80075ae:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80075b2:	687b      	ldr	r3, [r7, #4]
 80075b4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80075b6:	687b      	ldr	r3, [r7, #4]
 80075b8:	681b      	ldr	r3, [r3, #0]
 80075ba:	430a      	orrs	r2, r1
 80075bc:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80075be:	687b      	ldr	r3, [r7, #4]
 80075c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80075c2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80075c6:	d10a      	bne.n	80075de <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80075c8:	687b      	ldr	r3, [r7, #4]
 80075ca:	681b      	ldr	r3, [r3, #0]
 80075cc:	685b      	ldr	r3, [r3, #4]
 80075ce:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80075d2:	687b      	ldr	r3, [r7, #4]
 80075d4:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80075d6:	687b      	ldr	r3, [r7, #4]
 80075d8:	681b      	ldr	r3, [r3, #0]
 80075da:	430a      	orrs	r2, r1
 80075dc:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80075de:	687b      	ldr	r3, [r7, #4]
 80075e0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80075e2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80075e6:	2b00      	cmp	r3, #0
 80075e8:	d00a      	beq.n	8007600 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80075ea:	687b      	ldr	r3, [r7, #4]
 80075ec:	681b      	ldr	r3, [r3, #0]
 80075ee:	685b      	ldr	r3, [r3, #4]
 80075f0:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80075f4:	687b      	ldr	r3, [r7, #4]
 80075f6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80075f8:	687b      	ldr	r3, [r7, #4]
 80075fa:	681b      	ldr	r3, [r3, #0]
 80075fc:	430a      	orrs	r2, r1
 80075fe:	605a      	str	r2, [r3, #4]
  }
}
 8007600:	bf00      	nop
 8007602:	370c      	adds	r7, #12
 8007604:	46bd      	mov	sp, r7
 8007606:	f85d 7b04 	ldr.w	r7, [sp], #4
 800760a:	4770      	bx	lr

0800760c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800760c:	b580      	push	{r7, lr}
 800760e:	b098      	sub	sp, #96	@ 0x60
 8007610:	af02      	add	r7, sp, #8
 8007612:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007614:	687b      	ldr	r3, [r7, #4]
 8007616:	2200      	movs	r2, #0
 8007618:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800761c:	f7fb f89a 	bl	8002754 <HAL_GetTick>
 8007620:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8007622:	687b      	ldr	r3, [r7, #4]
 8007624:	681b      	ldr	r3, [r3, #0]
 8007626:	681b      	ldr	r3, [r3, #0]
 8007628:	f003 0308 	and.w	r3, r3, #8
 800762c:	2b08      	cmp	r3, #8
 800762e:	d12f      	bne.n	8007690 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007630:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8007634:	9300      	str	r3, [sp, #0]
 8007636:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007638:	2200      	movs	r2, #0
 800763a:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800763e:	6878      	ldr	r0, [r7, #4]
 8007640:	f000 f88e 	bl	8007760 <UART_WaitOnFlagUntilTimeout>
 8007644:	4603      	mov	r3, r0
 8007646:	2b00      	cmp	r3, #0
 8007648:	d022      	beq.n	8007690 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800764a:	687b      	ldr	r3, [r7, #4]
 800764c:	681b      	ldr	r3, [r3, #0]
 800764e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007650:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007652:	e853 3f00 	ldrex	r3, [r3]
 8007656:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007658:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800765a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800765e:	653b      	str	r3, [r7, #80]	@ 0x50
 8007660:	687b      	ldr	r3, [r7, #4]
 8007662:	681b      	ldr	r3, [r3, #0]
 8007664:	461a      	mov	r2, r3
 8007666:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007668:	647b      	str	r3, [r7, #68]	@ 0x44
 800766a:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800766c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800766e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007670:	e841 2300 	strex	r3, r2, [r1]
 8007674:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007676:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007678:	2b00      	cmp	r3, #0
 800767a:	d1e6      	bne.n	800764a <UART_CheckIdleState+0x3e>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 800767c:	687b      	ldr	r3, [r7, #4]
 800767e:	2220      	movs	r2, #32
 8007680:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8007684:	687b      	ldr	r3, [r7, #4]
 8007686:	2200      	movs	r2, #0
 8007688:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800768c:	2303      	movs	r3, #3
 800768e:	e063      	b.n	8007758 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8007690:	687b      	ldr	r3, [r7, #4]
 8007692:	681b      	ldr	r3, [r3, #0]
 8007694:	681b      	ldr	r3, [r3, #0]
 8007696:	f003 0304 	and.w	r3, r3, #4
 800769a:	2b04      	cmp	r3, #4
 800769c:	d149      	bne.n	8007732 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800769e:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80076a2:	9300      	str	r3, [sp, #0]
 80076a4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80076a6:	2200      	movs	r2, #0
 80076a8:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80076ac:	6878      	ldr	r0, [r7, #4]
 80076ae:	f000 f857 	bl	8007760 <UART_WaitOnFlagUntilTimeout>
 80076b2:	4603      	mov	r3, r0
 80076b4:	2b00      	cmp	r3, #0
 80076b6:	d03c      	beq.n	8007732 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80076b8:	687b      	ldr	r3, [r7, #4]
 80076ba:	681b      	ldr	r3, [r3, #0]
 80076bc:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80076be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80076c0:	e853 3f00 	ldrex	r3, [r3]
 80076c4:	623b      	str	r3, [r7, #32]
   return(result);
 80076c6:	6a3b      	ldr	r3, [r7, #32]
 80076c8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80076cc:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80076ce:	687b      	ldr	r3, [r7, #4]
 80076d0:	681b      	ldr	r3, [r3, #0]
 80076d2:	461a      	mov	r2, r3
 80076d4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80076d6:	633b      	str	r3, [r7, #48]	@ 0x30
 80076d8:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80076da:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80076dc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80076de:	e841 2300 	strex	r3, r2, [r1]
 80076e2:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80076e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80076e6:	2b00      	cmp	r3, #0
 80076e8:	d1e6      	bne.n	80076b8 <UART_CheckIdleState+0xac>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80076ea:	687b      	ldr	r3, [r7, #4]
 80076ec:	681b      	ldr	r3, [r3, #0]
 80076ee:	3308      	adds	r3, #8
 80076f0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80076f2:	693b      	ldr	r3, [r7, #16]
 80076f4:	e853 3f00 	ldrex	r3, [r3]
 80076f8:	60fb      	str	r3, [r7, #12]
   return(result);
 80076fa:	68fb      	ldr	r3, [r7, #12]
 80076fc:	f023 0301 	bic.w	r3, r3, #1
 8007700:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007702:	687b      	ldr	r3, [r7, #4]
 8007704:	681b      	ldr	r3, [r3, #0]
 8007706:	3308      	adds	r3, #8
 8007708:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800770a:	61fa      	str	r2, [r7, #28]
 800770c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800770e:	69b9      	ldr	r1, [r7, #24]
 8007710:	69fa      	ldr	r2, [r7, #28]
 8007712:	e841 2300 	strex	r3, r2, [r1]
 8007716:	617b      	str	r3, [r7, #20]
   return(result);
 8007718:	697b      	ldr	r3, [r7, #20]
 800771a:	2b00      	cmp	r3, #0
 800771c:	d1e5      	bne.n	80076ea <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800771e:	687b      	ldr	r3, [r7, #4]
 8007720:	2220      	movs	r2, #32
 8007722:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8007726:	687b      	ldr	r3, [r7, #4]
 8007728:	2200      	movs	r2, #0
 800772a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800772e:	2303      	movs	r3, #3
 8007730:	e012      	b.n	8007758 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8007732:	687b      	ldr	r3, [r7, #4]
 8007734:	2220      	movs	r2, #32
 8007736:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800773a:	687b      	ldr	r3, [r7, #4]
 800773c:	2220      	movs	r2, #32
 800773e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007742:	687b      	ldr	r3, [r7, #4]
 8007744:	2200      	movs	r2, #0
 8007746:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007748:	687b      	ldr	r3, [r7, #4]
 800774a:	2200      	movs	r2, #0
 800774c:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800774e:	687b      	ldr	r3, [r7, #4]
 8007750:	2200      	movs	r2, #0
 8007752:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8007756:	2300      	movs	r3, #0
}
 8007758:	4618      	mov	r0, r3
 800775a:	3758      	adds	r7, #88	@ 0x58
 800775c:	46bd      	mov	sp, r7
 800775e:	bd80      	pop	{r7, pc}

08007760 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8007760:	b580      	push	{r7, lr}
 8007762:	b084      	sub	sp, #16
 8007764:	af00      	add	r7, sp, #0
 8007766:	60f8      	str	r0, [r7, #12]
 8007768:	60b9      	str	r1, [r7, #8]
 800776a:	603b      	str	r3, [r7, #0]
 800776c:	4613      	mov	r3, r2
 800776e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007770:	e04f      	b.n	8007812 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007772:	69bb      	ldr	r3, [r7, #24]
 8007774:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007778:	d04b      	beq.n	8007812 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800777a:	f7fa ffeb 	bl	8002754 <HAL_GetTick>
 800777e:	4602      	mov	r2, r0
 8007780:	683b      	ldr	r3, [r7, #0]
 8007782:	1ad3      	subs	r3, r2, r3
 8007784:	69ba      	ldr	r2, [r7, #24]
 8007786:	429a      	cmp	r2, r3
 8007788:	d302      	bcc.n	8007790 <UART_WaitOnFlagUntilTimeout+0x30>
 800778a:	69bb      	ldr	r3, [r7, #24]
 800778c:	2b00      	cmp	r3, #0
 800778e:	d101      	bne.n	8007794 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8007790:	2303      	movs	r3, #3
 8007792:	e04e      	b.n	8007832 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8007794:	68fb      	ldr	r3, [r7, #12]
 8007796:	681b      	ldr	r3, [r3, #0]
 8007798:	681b      	ldr	r3, [r3, #0]
 800779a:	f003 0304 	and.w	r3, r3, #4
 800779e:	2b00      	cmp	r3, #0
 80077a0:	d037      	beq.n	8007812 <UART_WaitOnFlagUntilTimeout+0xb2>
 80077a2:	68bb      	ldr	r3, [r7, #8]
 80077a4:	2b80      	cmp	r3, #128	@ 0x80
 80077a6:	d034      	beq.n	8007812 <UART_WaitOnFlagUntilTimeout+0xb2>
 80077a8:	68bb      	ldr	r3, [r7, #8]
 80077aa:	2b40      	cmp	r3, #64	@ 0x40
 80077ac:	d031      	beq.n	8007812 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80077ae:	68fb      	ldr	r3, [r7, #12]
 80077b0:	681b      	ldr	r3, [r3, #0]
 80077b2:	69db      	ldr	r3, [r3, #28]
 80077b4:	f003 0308 	and.w	r3, r3, #8
 80077b8:	2b08      	cmp	r3, #8
 80077ba:	d110      	bne.n	80077de <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80077bc:	68fb      	ldr	r3, [r7, #12]
 80077be:	681b      	ldr	r3, [r3, #0]
 80077c0:	2208      	movs	r2, #8
 80077c2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80077c4:	68f8      	ldr	r0, [r7, #12]
 80077c6:	f000 f920 	bl	8007a0a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80077ca:	68fb      	ldr	r3, [r7, #12]
 80077cc:	2208      	movs	r2, #8
 80077ce:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80077d2:	68fb      	ldr	r3, [r7, #12]
 80077d4:	2200      	movs	r2, #0
 80077d6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 80077da:	2301      	movs	r3, #1
 80077dc:	e029      	b.n	8007832 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80077de:	68fb      	ldr	r3, [r7, #12]
 80077e0:	681b      	ldr	r3, [r3, #0]
 80077e2:	69db      	ldr	r3, [r3, #28]
 80077e4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80077e8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80077ec:	d111      	bne.n	8007812 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80077ee:	68fb      	ldr	r3, [r7, #12]
 80077f0:	681b      	ldr	r3, [r3, #0]
 80077f2:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80077f6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80077f8:	68f8      	ldr	r0, [r7, #12]
 80077fa:	f000 f906 	bl	8007a0a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80077fe:	68fb      	ldr	r3, [r7, #12]
 8007800:	2220      	movs	r2, #32
 8007802:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007806:	68fb      	ldr	r3, [r7, #12]
 8007808:	2200      	movs	r2, #0
 800780a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800780e:	2303      	movs	r3, #3
 8007810:	e00f      	b.n	8007832 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007812:	68fb      	ldr	r3, [r7, #12]
 8007814:	681b      	ldr	r3, [r3, #0]
 8007816:	69da      	ldr	r2, [r3, #28]
 8007818:	68bb      	ldr	r3, [r7, #8]
 800781a:	4013      	ands	r3, r2
 800781c:	68ba      	ldr	r2, [r7, #8]
 800781e:	429a      	cmp	r2, r3
 8007820:	bf0c      	ite	eq
 8007822:	2301      	moveq	r3, #1
 8007824:	2300      	movne	r3, #0
 8007826:	b2db      	uxtb	r3, r3
 8007828:	461a      	mov	r2, r3
 800782a:	79fb      	ldrb	r3, [r7, #7]
 800782c:	429a      	cmp	r2, r3
 800782e:	d0a0      	beq.n	8007772 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007830:	2300      	movs	r3, #0
}
 8007832:	4618      	mov	r0, r3
 8007834:	3710      	adds	r7, #16
 8007836:	46bd      	mov	sp, r7
 8007838:	bd80      	pop	{r7, pc}
	...

0800783c <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800783c:	b580      	push	{r7, lr}
 800783e:	b096      	sub	sp, #88	@ 0x58
 8007840:	af00      	add	r7, sp, #0
 8007842:	60f8      	str	r0, [r7, #12]
 8007844:	60b9      	str	r1, [r7, #8]
 8007846:	4613      	mov	r3, r2
 8007848:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800784a:	68fb      	ldr	r3, [r7, #12]
 800784c:	68ba      	ldr	r2, [r7, #8]
 800784e:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize = Size;
 8007850:	68fb      	ldr	r3, [r7, #12]
 8007852:	88fa      	ldrh	r2, [r7, #6]
 8007854:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007858:	68fb      	ldr	r3, [r7, #12]
 800785a:	2200      	movs	r2, #0
 800785c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8007860:	68fb      	ldr	r3, [r7, #12]
 8007862:	2222      	movs	r2, #34	@ 0x22
 8007864:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  if (huart->hdmarx != NULL)
 8007868:	68fb      	ldr	r3, [r7, #12]
 800786a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800786e:	2b00      	cmp	r3, #0
 8007870:	d02d      	beq.n	80078ce <UART_Start_Receive_DMA+0x92>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8007872:	68fb      	ldr	r3, [r7, #12]
 8007874:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007878:	4a40      	ldr	r2, [pc, #256]	@ (800797c <UART_Start_Receive_DMA+0x140>)
 800787a:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800787c:	68fb      	ldr	r3, [r7, #12]
 800787e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007882:	4a3f      	ldr	r2, [pc, #252]	@ (8007980 <UART_Start_Receive_DMA+0x144>)
 8007884:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 8007886:	68fb      	ldr	r3, [r7, #12]
 8007888:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800788c:	4a3d      	ldr	r2, [pc, #244]	@ (8007984 <UART_Start_Receive_DMA+0x148>)
 800788e:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 8007890:	68fb      	ldr	r3, [r7, #12]
 8007892:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007896:	2200      	movs	r2, #0
 8007898:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 800789a:	68fb      	ldr	r3, [r7, #12]
 800789c:	f8d3 0080 	ldr.w	r0, [r3, #128]	@ 0x80
 80078a0:	68fb      	ldr	r3, [r7, #12]
 80078a2:	681b      	ldr	r3, [r3, #0]
 80078a4:	3324      	adds	r3, #36	@ 0x24
 80078a6:	4619      	mov	r1, r3
 80078a8:	68fb      	ldr	r3, [r7, #12]
 80078aa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80078ac:	461a      	mov	r2, r3
 80078ae:	88fb      	ldrh	r3, [r7, #6]
 80078b0:	f7fb f916 	bl	8002ae0 <HAL_DMA_Start_IT>
 80078b4:	4603      	mov	r3, r0
 80078b6:	2b00      	cmp	r3, #0
 80078b8:	d009      	beq.n	80078ce <UART_Start_Receive_DMA+0x92>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 80078ba:	68fb      	ldr	r3, [r7, #12]
 80078bc:	2210      	movs	r2, #16
 80078be:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 80078c2:	68fb      	ldr	r3, [r7, #12]
 80078c4:	2220      	movs	r2, #32
 80078c6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      return HAL_ERROR;
 80078ca:	2301      	movs	r3, #1
 80078cc:	e051      	b.n	8007972 <UART_Start_Receive_DMA+0x136>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 80078ce:	68fb      	ldr	r3, [r7, #12]
 80078d0:	691b      	ldr	r3, [r3, #16]
 80078d2:	2b00      	cmp	r3, #0
 80078d4:	d018      	beq.n	8007908 <UART_Start_Receive_DMA+0xcc>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80078d6:	68fb      	ldr	r3, [r7, #12]
 80078d8:	681b      	ldr	r3, [r3, #0]
 80078da:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80078dc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80078de:	e853 3f00 	ldrex	r3, [r3]
 80078e2:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80078e4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80078e6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80078ea:	657b      	str	r3, [r7, #84]	@ 0x54
 80078ec:	68fb      	ldr	r3, [r7, #12]
 80078ee:	681b      	ldr	r3, [r3, #0]
 80078f0:	461a      	mov	r2, r3
 80078f2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80078f4:	64bb      	str	r3, [r7, #72]	@ 0x48
 80078f6:	647a      	str	r2, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80078f8:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 80078fa:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80078fc:	e841 2300 	strex	r3, r2, [r1]
 8007900:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 8007902:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007904:	2b00      	cmp	r3, #0
 8007906:	d1e6      	bne.n	80078d6 <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007908:	68fb      	ldr	r3, [r7, #12]
 800790a:	681b      	ldr	r3, [r3, #0]
 800790c:	3308      	adds	r3, #8
 800790e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007910:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007912:	e853 3f00 	ldrex	r3, [r3]
 8007916:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007918:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800791a:	f043 0301 	orr.w	r3, r3, #1
 800791e:	653b      	str	r3, [r7, #80]	@ 0x50
 8007920:	68fb      	ldr	r3, [r7, #12]
 8007922:	681b      	ldr	r3, [r3, #0]
 8007924:	3308      	adds	r3, #8
 8007926:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8007928:	637a      	str	r2, [r7, #52]	@ 0x34
 800792a:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800792c:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800792e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8007930:	e841 2300 	strex	r3, r2, [r1]
 8007934:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8007936:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007938:	2b00      	cmp	r3, #0
 800793a:	d1e5      	bne.n	8007908 <UART_Start_Receive_DMA+0xcc>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800793c:	68fb      	ldr	r3, [r7, #12]
 800793e:	681b      	ldr	r3, [r3, #0]
 8007940:	3308      	adds	r3, #8
 8007942:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007944:	697b      	ldr	r3, [r7, #20]
 8007946:	e853 3f00 	ldrex	r3, [r3]
 800794a:	613b      	str	r3, [r7, #16]
   return(result);
 800794c:	693b      	ldr	r3, [r7, #16]
 800794e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007952:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007954:	68fb      	ldr	r3, [r7, #12]
 8007956:	681b      	ldr	r3, [r3, #0]
 8007958:	3308      	adds	r3, #8
 800795a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800795c:	623a      	str	r2, [r7, #32]
 800795e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007960:	69f9      	ldr	r1, [r7, #28]
 8007962:	6a3a      	ldr	r2, [r7, #32]
 8007964:	e841 2300 	strex	r3, r2, [r1]
 8007968:	61bb      	str	r3, [r7, #24]
   return(result);
 800796a:	69bb      	ldr	r3, [r7, #24]
 800796c:	2b00      	cmp	r3, #0
 800796e:	d1e5      	bne.n	800793c <UART_Start_Receive_DMA+0x100>

  return HAL_OK;
 8007970:	2300      	movs	r3, #0
}
 8007972:	4618      	mov	r0, r3
 8007974:	3758      	adds	r7, #88	@ 0x58
 8007976:	46bd      	mov	sp, r7
 8007978:	bd80      	pop	{r7, pc}
 800797a:	bf00      	nop
 800797c:	08007ad7 	.word	0x08007ad7
 8007980:	08007c03 	.word	0x08007c03
 8007984:	08007c41 	.word	0x08007c41

08007988 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8007988:	b480      	push	{r7}
 800798a:	b08f      	sub	sp, #60	@ 0x3c
 800798c:	af00      	add	r7, sp, #0
 800798e:	6078      	str	r0, [r7, #4]
#if defined(USART_CR1_FIFOEN)
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 8007990:	687b      	ldr	r3, [r7, #4]
 8007992:	681b      	ldr	r3, [r3, #0]
 8007994:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007996:	6a3b      	ldr	r3, [r7, #32]
 8007998:	e853 3f00 	ldrex	r3, [r3]
 800799c:	61fb      	str	r3, [r7, #28]
   return(result);
 800799e:	69fb      	ldr	r3, [r7, #28]
 80079a0:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 80079a4:	637b      	str	r3, [r7, #52]	@ 0x34
 80079a6:	687b      	ldr	r3, [r7, #4]
 80079a8:	681b      	ldr	r3, [r3, #0]
 80079aa:	461a      	mov	r2, r3
 80079ac:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80079ae:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80079b0:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80079b2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80079b4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80079b6:	e841 2300 	strex	r3, r2, [r1]
 80079ba:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80079bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80079be:	2b00      	cmp	r3, #0
 80079c0:	d1e6      	bne.n	8007990 <UART_EndTxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 80079c2:	687b      	ldr	r3, [r7, #4]
 80079c4:	681b      	ldr	r3, [r3, #0]
 80079c6:	3308      	adds	r3, #8
 80079c8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80079ca:	68fb      	ldr	r3, [r7, #12]
 80079cc:	e853 3f00 	ldrex	r3, [r3]
 80079d0:	60bb      	str	r3, [r7, #8]
   return(result);
 80079d2:	68bb      	ldr	r3, [r7, #8]
 80079d4:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 80079d8:	633b      	str	r3, [r7, #48]	@ 0x30
 80079da:	687b      	ldr	r3, [r7, #4]
 80079dc:	681b      	ldr	r3, [r3, #0]
 80079de:	3308      	adds	r3, #8
 80079e0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80079e2:	61ba      	str	r2, [r7, #24]
 80079e4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80079e6:	6979      	ldr	r1, [r7, #20]
 80079e8:	69ba      	ldr	r2, [r7, #24]
 80079ea:	e841 2300 	strex	r3, r2, [r1]
 80079ee:	613b      	str	r3, [r7, #16]
   return(result);
 80079f0:	693b      	ldr	r3, [r7, #16]
 80079f2:	2b00      	cmp	r3, #0
 80079f4:	d1e5      	bne.n	80079c2 <UART_EndTxTransfer+0x3a>
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
#endif /* USART_CR1_FIFOEN */

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80079f6:	687b      	ldr	r3, [r7, #4]
 80079f8:	2220      	movs	r2, #32
 80079fa:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
}
 80079fe:	bf00      	nop
 8007a00:	373c      	adds	r7, #60	@ 0x3c
 8007a02:	46bd      	mov	sp, r7
 8007a04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a08:	4770      	bx	lr

08007a0a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007a0a:	b480      	push	{r7}
 8007a0c:	b095      	sub	sp, #84	@ 0x54
 8007a0e:	af00      	add	r7, sp, #0
 8007a10:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007a12:	687b      	ldr	r3, [r7, #4]
 8007a14:	681b      	ldr	r3, [r3, #0]
 8007a16:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a18:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007a1a:	e853 3f00 	ldrex	r3, [r3]
 8007a1e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8007a20:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a22:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007a26:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007a28:	687b      	ldr	r3, [r7, #4]
 8007a2a:	681b      	ldr	r3, [r3, #0]
 8007a2c:	461a      	mov	r2, r3
 8007a2e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007a30:	643b      	str	r3, [r7, #64]	@ 0x40
 8007a32:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a34:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8007a36:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8007a38:	e841 2300 	strex	r3, r2, [r1]
 8007a3c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007a3e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007a40:	2b00      	cmp	r3, #0
 8007a42:	d1e6      	bne.n	8007a12 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8007a44:	687b      	ldr	r3, [r7, #4]
 8007a46:	681b      	ldr	r3, [r3, #0]
 8007a48:	3308      	adds	r3, #8
 8007a4a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a4c:	6a3b      	ldr	r3, [r7, #32]
 8007a4e:	e853 3f00 	ldrex	r3, [r3]
 8007a52:	61fb      	str	r3, [r7, #28]
   return(result);
 8007a54:	69fb      	ldr	r3, [r7, #28]
 8007a56:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007a5a:	f023 0301 	bic.w	r3, r3, #1
 8007a5e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007a60:	687b      	ldr	r3, [r7, #4]
 8007a62:	681b      	ldr	r3, [r3, #0]
 8007a64:	3308      	adds	r3, #8
 8007a66:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007a68:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007a6a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a6c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007a6e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007a70:	e841 2300 	strex	r3, r2, [r1]
 8007a74:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007a76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007a78:	2b00      	cmp	r3, #0
 8007a7a:	d1e3      	bne.n	8007a44 <UART_EndRxTransfer+0x3a>
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007a7c:	687b      	ldr	r3, [r7, #4]
 8007a7e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007a80:	2b01      	cmp	r3, #1
 8007a82:	d118      	bne.n	8007ab6 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007a84:	687b      	ldr	r3, [r7, #4]
 8007a86:	681b      	ldr	r3, [r3, #0]
 8007a88:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a8a:	68fb      	ldr	r3, [r7, #12]
 8007a8c:	e853 3f00 	ldrex	r3, [r3]
 8007a90:	60bb      	str	r3, [r7, #8]
   return(result);
 8007a92:	68bb      	ldr	r3, [r7, #8]
 8007a94:	f023 0310 	bic.w	r3, r3, #16
 8007a98:	647b      	str	r3, [r7, #68]	@ 0x44
 8007a9a:	687b      	ldr	r3, [r7, #4]
 8007a9c:	681b      	ldr	r3, [r3, #0]
 8007a9e:	461a      	mov	r2, r3
 8007aa0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007aa2:	61bb      	str	r3, [r7, #24]
 8007aa4:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007aa6:	6979      	ldr	r1, [r7, #20]
 8007aa8:	69ba      	ldr	r2, [r7, #24]
 8007aaa:	e841 2300 	strex	r3, r2, [r1]
 8007aae:	613b      	str	r3, [r7, #16]
   return(result);
 8007ab0:	693b      	ldr	r3, [r7, #16]
 8007ab2:	2b00      	cmp	r3, #0
 8007ab4:	d1e6      	bne.n	8007a84 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007ab6:	687b      	ldr	r3, [r7, #4]
 8007ab8:	2220      	movs	r2, #32
 8007aba:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007abe:	687b      	ldr	r3, [r7, #4]
 8007ac0:	2200      	movs	r2, #0
 8007ac2:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8007ac4:	687b      	ldr	r3, [r7, #4]
 8007ac6:	2200      	movs	r2, #0
 8007ac8:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8007aca:	bf00      	nop
 8007acc:	3754      	adds	r7, #84	@ 0x54
 8007ace:	46bd      	mov	sp, r7
 8007ad0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ad4:	4770      	bx	lr

08007ad6 <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8007ad6:	b580      	push	{r7, lr}
 8007ad8:	b09c      	sub	sp, #112	@ 0x70
 8007ada:	af00      	add	r7, sp, #0
 8007adc:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8007ade:	687b      	ldr	r3, [r7, #4]
 8007ae0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007ae2:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 8007ae4:	687b      	ldr	r3, [r7, #4]
 8007ae6:	681b      	ldr	r3, [r3, #0]
 8007ae8:	681b      	ldr	r3, [r3, #0]
 8007aea:	f003 0320 	and.w	r3, r3, #32
 8007aee:	2b00      	cmp	r3, #0
 8007af0:	d171      	bne.n	8007bd6 <UART_DMAReceiveCplt+0x100>
  {
    huart->RxXferCount = 0U;
 8007af2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007af4:	2200      	movs	r2, #0
 8007af6:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007afa:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007afc:	681b      	ldr	r3, [r3, #0]
 8007afe:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b00:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007b02:	e853 3f00 	ldrex	r3, [r3]
 8007b06:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8007b08:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007b0a:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007b0e:	66bb      	str	r3, [r7, #104]	@ 0x68
 8007b10:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007b12:	681b      	ldr	r3, [r3, #0]
 8007b14:	461a      	mov	r2, r3
 8007b16:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8007b18:	65bb      	str	r3, [r7, #88]	@ 0x58
 8007b1a:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b1c:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8007b1e:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8007b20:	e841 2300 	strex	r3, r2, [r1]
 8007b24:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8007b26:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007b28:	2b00      	cmp	r3, #0
 8007b2a:	d1e6      	bne.n	8007afa <UART_DMAReceiveCplt+0x24>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007b2c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007b2e:	681b      	ldr	r3, [r3, #0]
 8007b30:	3308      	adds	r3, #8
 8007b32:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b34:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007b36:	e853 3f00 	ldrex	r3, [r3]
 8007b3a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007b3c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007b3e:	f023 0301 	bic.w	r3, r3, #1
 8007b42:	667b      	str	r3, [r7, #100]	@ 0x64
 8007b44:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007b46:	681b      	ldr	r3, [r3, #0]
 8007b48:	3308      	adds	r3, #8
 8007b4a:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8007b4c:	647a      	str	r2, [r7, #68]	@ 0x44
 8007b4e:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b50:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007b52:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007b54:	e841 2300 	strex	r3, r2, [r1]
 8007b58:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007b5a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007b5c:	2b00      	cmp	r3, #0
 8007b5e:	d1e5      	bne.n	8007b2c <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007b60:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007b62:	681b      	ldr	r3, [r3, #0]
 8007b64:	3308      	adds	r3, #8
 8007b66:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007b6a:	e853 3f00 	ldrex	r3, [r3]
 8007b6e:	623b      	str	r3, [r7, #32]
   return(result);
 8007b70:	6a3b      	ldr	r3, [r7, #32]
 8007b72:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007b76:	663b      	str	r3, [r7, #96]	@ 0x60
 8007b78:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007b7a:	681b      	ldr	r3, [r3, #0]
 8007b7c:	3308      	adds	r3, #8
 8007b7e:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8007b80:	633a      	str	r2, [r7, #48]	@ 0x30
 8007b82:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b84:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007b86:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007b88:	e841 2300 	strex	r3, r2, [r1]
 8007b8c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007b8e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007b90:	2b00      	cmp	r3, #0
 8007b92:	d1e5      	bne.n	8007b60 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8007b94:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007b96:	2220      	movs	r2, #32
 8007b98:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007b9c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007b9e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007ba0:	2b01      	cmp	r3, #1
 8007ba2:	d118      	bne.n	8007bd6 <UART_DMAReceiveCplt+0x100>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007ba4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007ba6:	681b      	ldr	r3, [r3, #0]
 8007ba8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007baa:	693b      	ldr	r3, [r7, #16]
 8007bac:	e853 3f00 	ldrex	r3, [r3]
 8007bb0:	60fb      	str	r3, [r7, #12]
   return(result);
 8007bb2:	68fb      	ldr	r3, [r7, #12]
 8007bb4:	f023 0310 	bic.w	r3, r3, #16
 8007bb8:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8007bba:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007bbc:	681b      	ldr	r3, [r3, #0]
 8007bbe:	461a      	mov	r2, r3
 8007bc0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007bc2:	61fb      	str	r3, [r7, #28]
 8007bc4:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007bc6:	69b9      	ldr	r1, [r7, #24]
 8007bc8:	69fa      	ldr	r2, [r7, #28]
 8007bca:	e841 2300 	strex	r3, r2, [r1]
 8007bce:	617b      	str	r3, [r7, #20]
   return(result);
 8007bd0:	697b      	ldr	r3, [r7, #20]
 8007bd2:	2b00      	cmp	r3, #0
 8007bd4:	d1e6      	bne.n	8007ba4 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007bd6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007bd8:	2200      	movs	r2, #0
 8007bda:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007bdc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007bde:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007be0:	2b01      	cmp	r3, #1
 8007be2:	d107      	bne.n	8007bf4 <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007be4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007be6:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8007bea:	4619      	mov	r1, r3
 8007bec:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8007bee:	f7ff f963 	bl	8006eb8 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8007bf2:	e002      	b.n	8007bfa <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 8007bf4:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8007bf6:	f7ff f941 	bl	8006e7c <HAL_UART_RxCpltCallback>
}
 8007bfa:	bf00      	nop
 8007bfc:	3770      	adds	r7, #112	@ 0x70
 8007bfe:	46bd      	mov	sp, r7
 8007c00:	bd80      	pop	{r7, pc}

08007c02 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8007c02:	b580      	push	{r7, lr}
 8007c04:	b084      	sub	sp, #16
 8007c06:	af00      	add	r7, sp, #0
 8007c08:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8007c0a:	687b      	ldr	r3, [r7, #4]
 8007c0c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007c0e:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8007c10:	68fb      	ldr	r3, [r7, #12]
 8007c12:	2201      	movs	r2, #1
 8007c14:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007c16:	68fb      	ldr	r3, [r7, #12]
 8007c18:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007c1a:	2b01      	cmp	r3, #1
 8007c1c:	d109      	bne.n	8007c32 <UART_DMARxHalfCplt+0x30>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8007c1e:	68fb      	ldr	r3, [r7, #12]
 8007c20:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8007c24:	085b      	lsrs	r3, r3, #1
 8007c26:	b29b      	uxth	r3, r3
 8007c28:	4619      	mov	r1, r3
 8007c2a:	68f8      	ldr	r0, [r7, #12]
 8007c2c:	f7ff f944 	bl	8006eb8 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8007c30:	e002      	b.n	8007c38 <UART_DMARxHalfCplt+0x36>
    HAL_UART_RxHalfCpltCallback(huart);
 8007c32:	68f8      	ldr	r0, [r7, #12]
 8007c34:	f7ff f92c 	bl	8006e90 <HAL_UART_RxHalfCpltCallback>
}
 8007c38:	bf00      	nop
 8007c3a:	3710      	adds	r7, #16
 8007c3c:	46bd      	mov	sp, r7
 8007c3e:	bd80      	pop	{r7, pc}

08007c40 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8007c40:	b580      	push	{r7, lr}
 8007c42:	b086      	sub	sp, #24
 8007c44:	af00      	add	r7, sp, #0
 8007c46:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8007c48:	687b      	ldr	r3, [r7, #4]
 8007c4a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007c4c:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8007c4e:	697b      	ldr	r3, [r7, #20]
 8007c50:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007c54:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8007c56:	697b      	ldr	r3, [r7, #20]
 8007c58:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007c5c:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8007c5e:	697b      	ldr	r3, [r7, #20]
 8007c60:	681b      	ldr	r3, [r3, #0]
 8007c62:	689b      	ldr	r3, [r3, #8]
 8007c64:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007c68:	2b80      	cmp	r3, #128	@ 0x80
 8007c6a:	d109      	bne.n	8007c80 <UART_DMAError+0x40>
 8007c6c:	693b      	ldr	r3, [r7, #16]
 8007c6e:	2b21      	cmp	r3, #33	@ 0x21
 8007c70:	d106      	bne.n	8007c80 <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 8007c72:	697b      	ldr	r3, [r7, #20]
 8007c74:	2200      	movs	r2, #0
 8007c76:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    UART_EndTxTransfer(huart);
 8007c7a:	6978      	ldr	r0, [r7, #20]
 8007c7c:	f7ff fe84 	bl	8007988 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8007c80:	697b      	ldr	r3, [r7, #20]
 8007c82:	681b      	ldr	r3, [r3, #0]
 8007c84:	689b      	ldr	r3, [r3, #8]
 8007c86:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007c8a:	2b40      	cmp	r3, #64	@ 0x40
 8007c8c:	d109      	bne.n	8007ca2 <UART_DMAError+0x62>
 8007c8e:	68fb      	ldr	r3, [r7, #12]
 8007c90:	2b22      	cmp	r3, #34	@ 0x22
 8007c92:	d106      	bne.n	8007ca2 <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 8007c94:	697b      	ldr	r3, [r7, #20]
 8007c96:	2200      	movs	r2, #0
 8007c98:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    UART_EndRxTransfer(huart);
 8007c9c:	6978      	ldr	r0, [r7, #20]
 8007c9e:	f7ff feb4 	bl	8007a0a <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8007ca2:	697b      	ldr	r3, [r7, #20]
 8007ca4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007ca8:	f043 0210 	orr.w	r2, r3, #16
 8007cac:	697b      	ldr	r3, [r7, #20]
 8007cae:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007cb2:	6978      	ldr	r0, [r7, #20]
 8007cb4:	f7ff f8f6 	bl	8006ea4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007cb8:	bf00      	nop
 8007cba:	3718      	adds	r7, #24
 8007cbc:	46bd      	mov	sp, r7
 8007cbe:	bd80      	pop	{r7, pc}

08007cc0 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8007cc0:	b580      	push	{r7, lr}
 8007cc2:	b084      	sub	sp, #16
 8007cc4:	af00      	add	r7, sp, #0
 8007cc6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8007cc8:	687b      	ldr	r3, [r7, #4]
 8007cca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007ccc:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8007cce:	68fb      	ldr	r3, [r7, #12]
 8007cd0:	2200      	movs	r2, #0
 8007cd2:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->TxXferCount = 0U;
 8007cd6:	68fb      	ldr	r3, [r7, #12]
 8007cd8:	2200      	movs	r2, #0
 8007cda:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007cde:	68f8      	ldr	r0, [r7, #12]
 8007ce0:	f7ff f8e0 	bl	8006ea4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007ce4:	bf00      	nop
 8007ce6:	3710      	adds	r7, #16
 8007ce8:	46bd      	mov	sp, r7
 8007cea:	bd80      	pop	{r7, pc}

08007cec <UART_TxISR_8BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT(UART_HandleTypeDef *huart)
{
 8007cec:	b480      	push	{r7}
 8007cee:	b08f      	sub	sp, #60	@ 0x3c
 8007cf0:	af00      	add	r7, sp, #0
 8007cf2:	6078      	str	r0, [r7, #4]
  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8007cf4:	687b      	ldr	r3, [r7, #4]
 8007cf6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007cfa:	2b21      	cmp	r3, #33	@ 0x21
 8007cfc:	d14c      	bne.n	8007d98 <UART_TxISR_8BIT+0xac>
  {
    if (huart->TxXferCount == 0U)
 8007cfe:	687b      	ldr	r3, [r7, #4]
 8007d00:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8007d04:	b29b      	uxth	r3, r3
 8007d06:	2b00      	cmp	r3, #0
 8007d08:	d132      	bne.n	8007d70 <UART_TxISR_8BIT+0x84>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
 8007d0a:	687b      	ldr	r3, [r7, #4]
 8007d0c:	681b      	ldr	r3, [r3, #0]
 8007d0e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007d10:	6a3b      	ldr	r3, [r7, #32]
 8007d12:	e853 3f00 	ldrex	r3, [r3]
 8007d16:	61fb      	str	r3, [r7, #28]
   return(result);
 8007d18:	69fb      	ldr	r3, [r7, #28]
 8007d1a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007d1e:	637b      	str	r3, [r7, #52]	@ 0x34
 8007d20:	687b      	ldr	r3, [r7, #4]
 8007d22:	681b      	ldr	r3, [r3, #0]
 8007d24:	461a      	mov	r2, r3
 8007d26:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007d28:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007d2a:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d2c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007d2e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007d30:	e841 2300 	strex	r3, r2, [r1]
 8007d34:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007d36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007d38:	2b00      	cmp	r3, #0
 8007d3a:	d1e6      	bne.n	8007d0a <UART_TxISR_8BIT+0x1e>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
#endif /* USART_CR1_FIFOEN */

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8007d3c:	687b      	ldr	r3, [r7, #4]
 8007d3e:	681b      	ldr	r3, [r3, #0]
 8007d40:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007d42:	68fb      	ldr	r3, [r7, #12]
 8007d44:	e853 3f00 	ldrex	r3, [r3]
 8007d48:	60bb      	str	r3, [r7, #8]
   return(result);
 8007d4a:	68bb      	ldr	r3, [r7, #8]
 8007d4c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007d50:	633b      	str	r3, [r7, #48]	@ 0x30
 8007d52:	687b      	ldr	r3, [r7, #4]
 8007d54:	681b      	ldr	r3, [r3, #0]
 8007d56:	461a      	mov	r2, r3
 8007d58:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d5a:	61bb      	str	r3, [r7, #24]
 8007d5c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d5e:	6979      	ldr	r1, [r7, #20]
 8007d60:	69ba      	ldr	r2, [r7, #24]
 8007d62:	e841 2300 	strex	r3, r2, [r1]
 8007d66:	613b      	str	r3, [r7, #16]
   return(result);
 8007d68:	693b      	ldr	r3, [r7, #16]
 8007d6a:	2b00      	cmp	r3, #0
 8007d6c:	d1e6      	bne.n	8007d3c <UART_TxISR_8BIT+0x50>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
      huart->pTxBuffPtr++;
      huart->TxXferCount--;
    }
  }
}
 8007d6e:	e013      	b.n	8007d98 <UART_TxISR_8BIT+0xac>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 8007d70:	687b      	ldr	r3, [r7, #4]
 8007d72:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007d74:	781a      	ldrb	r2, [r3, #0]
 8007d76:	687b      	ldr	r3, [r7, #4]
 8007d78:	681b      	ldr	r3, [r3, #0]
 8007d7a:	851a      	strh	r2, [r3, #40]	@ 0x28
      huart->pTxBuffPtr++;
 8007d7c:	687b      	ldr	r3, [r7, #4]
 8007d7e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007d80:	1c5a      	adds	r2, r3, #1
 8007d82:	687b      	ldr	r3, [r7, #4]
 8007d84:	651a      	str	r2, [r3, #80]	@ 0x50
      huart->TxXferCount--;
 8007d86:	687b      	ldr	r3, [r7, #4]
 8007d88:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8007d8c:	b29b      	uxth	r3, r3
 8007d8e:	3b01      	subs	r3, #1
 8007d90:	b29a      	uxth	r2, r3
 8007d92:	687b      	ldr	r3, [r7, #4]
 8007d94:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
}
 8007d98:	bf00      	nop
 8007d9a:	373c      	adds	r7, #60	@ 0x3c
 8007d9c:	46bd      	mov	sp, r7
 8007d9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007da2:	4770      	bx	lr

08007da4 <UART_TxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT(UART_HandleTypeDef *huart)
{
 8007da4:	b480      	push	{r7}
 8007da6:	b091      	sub	sp, #68	@ 0x44
 8007da8:	af00      	add	r7, sp, #0
 8007daa:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8007dac:	687b      	ldr	r3, [r7, #4]
 8007dae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007db2:	2b21      	cmp	r3, #33	@ 0x21
 8007db4:	d151      	bne.n	8007e5a <UART_TxISR_16BIT+0xb6>
  {
    if (huart->TxXferCount == 0U)
 8007db6:	687b      	ldr	r3, [r7, #4]
 8007db8:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8007dbc:	b29b      	uxth	r3, r3
 8007dbe:	2b00      	cmp	r3, #0
 8007dc0:	d132      	bne.n	8007e28 <UART_TxISR_16BIT+0x84>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
 8007dc2:	687b      	ldr	r3, [r7, #4]
 8007dc4:	681b      	ldr	r3, [r3, #0]
 8007dc6:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007dc8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007dca:	e853 3f00 	ldrex	r3, [r3]
 8007dce:	623b      	str	r3, [r7, #32]
   return(result);
 8007dd0:	6a3b      	ldr	r3, [r7, #32]
 8007dd2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007dd6:	63bb      	str	r3, [r7, #56]	@ 0x38
 8007dd8:	687b      	ldr	r3, [r7, #4]
 8007dda:	681b      	ldr	r3, [r3, #0]
 8007ddc:	461a      	mov	r2, r3
 8007dde:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007de0:	633b      	str	r3, [r7, #48]	@ 0x30
 8007de2:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007de4:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007de6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007de8:	e841 2300 	strex	r3, r2, [r1]
 8007dec:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007dee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007df0:	2b00      	cmp	r3, #0
 8007df2:	d1e6      	bne.n	8007dc2 <UART_TxISR_16BIT+0x1e>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
#endif /* USART_CR1_FIFOEN */

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8007df4:	687b      	ldr	r3, [r7, #4]
 8007df6:	681b      	ldr	r3, [r3, #0]
 8007df8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007dfa:	693b      	ldr	r3, [r7, #16]
 8007dfc:	e853 3f00 	ldrex	r3, [r3]
 8007e00:	60fb      	str	r3, [r7, #12]
   return(result);
 8007e02:	68fb      	ldr	r3, [r7, #12]
 8007e04:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007e08:	637b      	str	r3, [r7, #52]	@ 0x34
 8007e0a:	687b      	ldr	r3, [r7, #4]
 8007e0c:	681b      	ldr	r3, [r3, #0]
 8007e0e:	461a      	mov	r2, r3
 8007e10:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007e12:	61fb      	str	r3, [r7, #28]
 8007e14:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e16:	69b9      	ldr	r1, [r7, #24]
 8007e18:	69fa      	ldr	r2, [r7, #28]
 8007e1a:	e841 2300 	strex	r3, r2, [r1]
 8007e1e:	617b      	str	r3, [r7, #20]
   return(result);
 8007e20:	697b      	ldr	r3, [r7, #20]
 8007e22:	2b00      	cmp	r3, #0
 8007e24:	d1e6      	bne.n	8007df4 <UART_TxISR_16BIT+0x50>
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
      huart->pTxBuffPtr += 2U;
      huart->TxXferCount--;
    }
  }
}
 8007e26:	e018      	b.n	8007e5a <UART_TxISR_16BIT+0xb6>
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8007e28:	687b      	ldr	r3, [r7, #4]
 8007e2a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007e2c:	63fb      	str	r3, [r7, #60]	@ 0x3c
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 8007e2e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007e30:	881a      	ldrh	r2, [r3, #0]
 8007e32:	687b      	ldr	r3, [r7, #4]
 8007e34:	681b      	ldr	r3, [r3, #0]
 8007e36:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007e3a:	b292      	uxth	r2, r2
 8007e3c:	851a      	strh	r2, [r3, #40]	@ 0x28
      huart->pTxBuffPtr += 2U;
 8007e3e:	687b      	ldr	r3, [r7, #4]
 8007e40:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007e42:	1c9a      	adds	r2, r3, #2
 8007e44:	687b      	ldr	r3, [r7, #4]
 8007e46:	651a      	str	r2, [r3, #80]	@ 0x50
      huart->TxXferCount--;
 8007e48:	687b      	ldr	r3, [r7, #4]
 8007e4a:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8007e4e:	b29b      	uxth	r3, r3
 8007e50:	3b01      	subs	r3, #1
 8007e52:	b29a      	uxth	r2, r3
 8007e54:	687b      	ldr	r3, [r7, #4]
 8007e56:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
}
 8007e5a:	bf00      	nop
 8007e5c:	3744      	adds	r7, #68	@ 0x44
 8007e5e:	46bd      	mov	sp, r7
 8007e60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e64:	4770      	bx	lr

08007e66 <UART_TxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8007e66:	b480      	push	{r7}
 8007e68:	b091      	sub	sp, #68	@ 0x44
 8007e6a:	af00      	add	r7, sp, #0
 8007e6c:	6078      	str	r0, [r7, #4]
  uint16_t  nb_tx_data;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8007e6e:	687b      	ldr	r3, [r7, #4]
 8007e70:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007e74:	2b21      	cmp	r3, #33	@ 0x21
 8007e76:	d160      	bne.n	8007f3a <UART_TxISR_8BIT_FIFOEN+0xd4>
  {
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 8007e78:	687b      	ldr	r3, [r7, #4]
 8007e7a:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8007e7e:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 8007e80:	e057      	b.n	8007f32 <UART_TxISR_8BIT_FIFOEN+0xcc>
    {
      if (huart->TxXferCount == 0U)
 8007e82:	687b      	ldr	r3, [r7, #4]
 8007e84:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8007e88:	b29b      	uxth	r3, r3
 8007e8a:	2b00      	cmp	r3, #0
 8007e8c:	d133      	bne.n	8007ef6 <UART_TxISR_8BIT_FIFOEN+0x90>
      {
        /* Disable the TX FIFO threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 8007e8e:	687b      	ldr	r3, [r7, #4]
 8007e90:	681b      	ldr	r3, [r3, #0]
 8007e92:	3308      	adds	r3, #8
 8007e94:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007e98:	e853 3f00 	ldrex	r3, [r3]
 8007e9c:	623b      	str	r3, [r7, #32]
   return(result);
 8007e9e:	6a3b      	ldr	r3, [r7, #32]
 8007ea0:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8007ea4:	63bb      	str	r3, [r7, #56]	@ 0x38
 8007ea6:	687b      	ldr	r3, [r7, #4]
 8007ea8:	681b      	ldr	r3, [r3, #0]
 8007eaa:	3308      	adds	r3, #8
 8007eac:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8007eae:	633a      	str	r2, [r7, #48]	@ 0x30
 8007eb0:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007eb2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007eb4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007eb6:	e841 2300 	strex	r3, r2, [r1]
 8007eba:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007ebc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007ebe:	2b00      	cmp	r3, #0
 8007ec0:	d1e5      	bne.n	8007e8e <UART_TxISR_8BIT_FIFOEN+0x28>

        /* Enable the UART Transmit Complete Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8007ec2:	687b      	ldr	r3, [r7, #4]
 8007ec4:	681b      	ldr	r3, [r3, #0]
 8007ec6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ec8:	693b      	ldr	r3, [r7, #16]
 8007eca:	e853 3f00 	ldrex	r3, [r3]
 8007ece:	60fb      	str	r3, [r7, #12]
   return(result);
 8007ed0:	68fb      	ldr	r3, [r7, #12]
 8007ed2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007ed6:	637b      	str	r3, [r7, #52]	@ 0x34
 8007ed8:	687b      	ldr	r3, [r7, #4]
 8007eda:	681b      	ldr	r3, [r3, #0]
 8007edc:	461a      	mov	r2, r3
 8007ede:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007ee0:	61fb      	str	r3, [r7, #28]
 8007ee2:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ee4:	69b9      	ldr	r1, [r7, #24]
 8007ee6:	69fa      	ldr	r2, [r7, #28]
 8007ee8:	e841 2300 	strex	r3, r2, [r1]
 8007eec:	617b      	str	r3, [r7, #20]
   return(result);
 8007eee:	697b      	ldr	r3, [r7, #20]
 8007ef0:	2b00      	cmp	r3, #0
 8007ef2:	d1e6      	bne.n	8007ec2 <UART_TxISR_8BIT_FIFOEN+0x5c>

        break; /* force exit loop */
 8007ef4:	e021      	b.n	8007f3a <UART_TxISR_8BIT_FIFOEN+0xd4>
      }
      else if (READ_BIT(huart->Instance->ISR, USART_ISR_TXE_TXFNF) != 0U)
 8007ef6:	687b      	ldr	r3, [r7, #4]
 8007ef8:	681b      	ldr	r3, [r3, #0]
 8007efa:	69db      	ldr	r3, [r3, #28]
 8007efc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007f00:	2b00      	cmp	r3, #0
 8007f02:	d013      	beq.n	8007f2c <UART_TxISR_8BIT_FIFOEN+0xc6>
      {
        huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 8007f04:	687b      	ldr	r3, [r7, #4]
 8007f06:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007f08:	781a      	ldrb	r2, [r3, #0]
 8007f0a:	687b      	ldr	r3, [r7, #4]
 8007f0c:	681b      	ldr	r3, [r3, #0]
 8007f0e:	851a      	strh	r2, [r3, #40]	@ 0x28
        huart->pTxBuffPtr++;
 8007f10:	687b      	ldr	r3, [r7, #4]
 8007f12:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007f14:	1c5a      	adds	r2, r3, #1
 8007f16:	687b      	ldr	r3, [r7, #4]
 8007f18:	651a      	str	r2, [r3, #80]	@ 0x50
        huart->TxXferCount--;
 8007f1a:	687b      	ldr	r3, [r7, #4]
 8007f1c:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8007f20:	b29b      	uxth	r3, r3
 8007f22:	3b01      	subs	r3, #1
 8007f24:	b29a      	uxth	r2, r3
 8007f26:	687b      	ldr	r3, [r7, #4]
 8007f28:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 8007f2c:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8007f2e:	3b01      	subs	r3, #1
 8007f30:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 8007f32:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8007f34:	2b00      	cmp	r3, #0
 8007f36:	d1a4      	bne.n	8007e82 <UART_TxISR_8BIT_FIFOEN+0x1c>
      {
        /* Nothing to do */
      }
    }
  }
}
 8007f38:	e7ff      	b.n	8007f3a <UART_TxISR_8BIT_FIFOEN+0xd4>
 8007f3a:	bf00      	nop
 8007f3c:	3744      	adds	r7, #68	@ 0x44
 8007f3e:	46bd      	mov	sp, r7
 8007f40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f44:	4770      	bx	lr

08007f46 <UART_TxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8007f46:	b480      	push	{r7}
 8007f48:	b091      	sub	sp, #68	@ 0x44
 8007f4a:	af00      	add	r7, sp, #0
 8007f4c:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;
  uint16_t  nb_tx_data;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8007f4e:	687b      	ldr	r3, [r7, #4]
 8007f50:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007f54:	2b21      	cmp	r3, #33	@ 0x21
 8007f56:	d165      	bne.n	8008024 <UART_TxISR_16BIT_FIFOEN+0xde>
  {
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 8007f58:	687b      	ldr	r3, [r7, #4]
 8007f5a:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8007f5e:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 8007f60:	e05c      	b.n	800801c <UART_TxISR_16BIT_FIFOEN+0xd6>
    {
      if (huart->TxXferCount == 0U)
 8007f62:	687b      	ldr	r3, [r7, #4]
 8007f64:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8007f68:	b29b      	uxth	r3, r3
 8007f6a:	2b00      	cmp	r3, #0
 8007f6c:	d133      	bne.n	8007fd6 <UART_TxISR_16BIT_FIFOEN+0x90>
      {
        /* Disable the TX FIFO threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 8007f6e:	687b      	ldr	r3, [r7, #4]
 8007f70:	681b      	ldr	r3, [r3, #0]
 8007f72:	3308      	adds	r3, #8
 8007f74:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f76:	6a3b      	ldr	r3, [r7, #32]
 8007f78:	e853 3f00 	ldrex	r3, [r3]
 8007f7c:	61fb      	str	r3, [r7, #28]
   return(result);
 8007f7e:	69fb      	ldr	r3, [r7, #28]
 8007f80:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8007f84:	637b      	str	r3, [r7, #52]	@ 0x34
 8007f86:	687b      	ldr	r3, [r7, #4]
 8007f88:	681b      	ldr	r3, [r3, #0]
 8007f8a:	3308      	adds	r3, #8
 8007f8c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8007f8e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007f90:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007f92:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007f94:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007f96:	e841 2300 	strex	r3, r2, [r1]
 8007f9a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007f9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007f9e:	2b00      	cmp	r3, #0
 8007fa0:	d1e5      	bne.n	8007f6e <UART_TxISR_16BIT_FIFOEN+0x28>

        /* Enable the UART Transmit Complete Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8007fa2:	687b      	ldr	r3, [r7, #4]
 8007fa4:	681b      	ldr	r3, [r3, #0]
 8007fa6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007fa8:	68fb      	ldr	r3, [r7, #12]
 8007faa:	e853 3f00 	ldrex	r3, [r3]
 8007fae:	60bb      	str	r3, [r7, #8]
   return(result);
 8007fb0:	68bb      	ldr	r3, [r7, #8]
 8007fb2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007fb6:	633b      	str	r3, [r7, #48]	@ 0x30
 8007fb8:	687b      	ldr	r3, [r7, #4]
 8007fba:	681b      	ldr	r3, [r3, #0]
 8007fbc:	461a      	mov	r2, r3
 8007fbe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007fc0:	61bb      	str	r3, [r7, #24]
 8007fc2:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007fc4:	6979      	ldr	r1, [r7, #20]
 8007fc6:	69ba      	ldr	r2, [r7, #24]
 8007fc8:	e841 2300 	strex	r3, r2, [r1]
 8007fcc:	613b      	str	r3, [r7, #16]
   return(result);
 8007fce:	693b      	ldr	r3, [r7, #16]
 8007fd0:	2b00      	cmp	r3, #0
 8007fd2:	d1e6      	bne.n	8007fa2 <UART_TxISR_16BIT_FIFOEN+0x5c>

        break; /* force exit loop */
 8007fd4:	e026      	b.n	8008024 <UART_TxISR_16BIT_FIFOEN+0xde>
      }
      else if (READ_BIT(huart->Instance->ISR, USART_ISR_TXE_TXFNF) != 0U)
 8007fd6:	687b      	ldr	r3, [r7, #4]
 8007fd8:	681b      	ldr	r3, [r3, #0]
 8007fda:	69db      	ldr	r3, [r3, #28]
 8007fdc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007fe0:	2b00      	cmp	r3, #0
 8007fe2:	d018      	beq.n	8008016 <UART_TxISR_16BIT_FIFOEN+0xd0>
      {
        tmp = (const uint16_t *) huart->pTxBuffPtr;
 8007fe4:	687b      	ldr	r3, [r7, #4]
 8007fe6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007fe8:	63bb      	str	r3, [r7, #56]	@ 0x38
        huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 8007fea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007fec:	881a      	ldrh	r2, [r3, #0]
 8007fee:	687b      	ldr	r3, [r7, #4]
 8007ff0:	681b      	ldr	r3, [r3, #0]
 8007ff2:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007ff6:	b292      	uxth	r2, r2
 8007ff8:	851a      	strh	r2, [r3, #40]	@ 0x28
        huart->pTxBuffPtr += 2U;
 8007ffa:	687b      	ldr	r3, [r7, #4]
 8007ffc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007ffe:	1c9a      	adds	r2, r3, #2
 8008000:	687b      	ldr	r3, [r7, #4]
 8008002:	651a      	str	r2, [r3, #80]	@ 0x50
        huart->TxXferCount--;
 8008004:	687b      	ldr	r3, [r7, #4]
 8008006:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800800a:	b29b      	uxth	r3, r3
 800800c:	3b01      	subs	r3, #1
 800800e:	b29a      	uxth	r2, r3
 8008010:	687b      	ldr	r3, [r7, #4]
 8008012:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 8008016:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8008018:	3b01      	subs	r3, #1
 800801a:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 800801c:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800801e:	2b00      	cmp	r3, #0
 8008020:	d19f      	bne.n	8007f62 <UART_TxISR_16BIT_FIFOEN+0x1c>
      {
        /* Nothing to do */
      }
    }
  }
}
 8008022:	e7ff      	b.n	8008024 <UART_TxISR_16BIT_FIFOEN+0xde>
 8008024:	bf00      	nop
 8008026:	3744      	adds	r7, #68	@ 0x44
 8008028:	46bd      	mov	sp, r7
 800802a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800802e:	4770      	bx	lr

08008030 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8008030:	b580      	push	{r7, lr}
 8008032:	b088      	sub	sp, #32
 8008034:	af00      	add	r7, sp, #0
 8008036:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8008038:	687b      	ldr	r3, [r7, #4]
 800803a:	681b      	ldr	r3, [r3, #0]
 800803c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800803e:	68fb      	ldr	r3, [r7, #12]
 8008040:	e853 3f00 	ldrex	r3, [r3]
 8008044:	60bb      	str	r3, [r7, #8]
   return(result);
 8008046:	68bb      	ldr	r3, [r7, #8]
 8008048:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800804c:	61fb      	str	r3, [r7, #28]
 800804e:	687b      	ldr	r3, [r7, #4]
 8008050:	681b      	ldr	r3, [r3, #0]
 8008052:	461a      	mov	r2, r3
 8008054:	69fb      	ldr	r3, [r7, #28]
 8008056:	61bb      	str	r3, [r7, #24]
 8008058:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800805a:	6979      	ldr	r1, [r7, #20]
 800805c:	69ba      	ldr	r2, [r7, #24]
 800805e:	e841 2300 	strex	r3, r2, [r1]
 8008062:	613b      	str	r3, [r7, #16]
   return(result);
 8008064:	693b      	ldr	r3, [r7, #16]
 8008066:	2b00      	cmp	r3, #0
 8008068:	d1e6      	bne.n	8008038 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800806a:	687b      	ldr	r3, [r7, #4]
 800806c:	2220      	movs	r2, #32
 800806e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8008072:	687b      	ldr	r3, [r7, #4]
 8008074:	2200      	movs	r2, #0
 8008076:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8008078:	6878      	ldr	r0, [r7, #4]
 800807a:	f7fe fef5 	bl	8006e68 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800807e:	bf00      	nop
 8008080:	3720      	adds	r7, #32
 8008082:	46bd      	mov	sp, r7
 8008084:	bd80      	pop	{r7, pc}

08008086 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8008086:	b480      	push	{r7}
 8008088:	b083      	sub	sp, #12
 800808a:	af00      	add	r7, sp, #0
 800808c:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800808e:	bf00      	nop
 8008090:	370c      	adds	r7, #12
 8008092:	46bd      	mov	sp, r7
 8008094:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008098:	4770      	bx	lr

0800809a <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800809a:	b480      	push	{r7}
 800809c:	b083      	sub	sp, #12
 800809e:	af00      	add	r7, sp, #0
 80080a0:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 80080a2:	bf00      	nop
 80080a4:	370c      	adds	r7, #12
 80080a6:	46bd      	mov	sp, r7
 80080a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080ac:	4770      	bx	lr

080080ae <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 80080ae:	b480      	push	{r7}
 80080b0:	b083      	sub	sp, #12
 80080b2:	af00      	add	r7, sp, #0
 80080b4:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 80080b6:	bf00      	nop
 80080b8:	370c      	adds	r7, #12
 80080ba:	46bd      	mov	sp, r7
 80080bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080c0:	4770      	bx	lr

080080c2 <HAL_UARTEx_EnableFifoMode>:
  * @brief  Enable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_EnableFifoMode(UART_HandleTypeDef *huart)
{
 80080c2:	b580      	push	{r7, lr}
 80080c4:	b084      	sub	sp, #16
 80080c6:	af00      	add	r7, sp, #0
 80080c8:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 80080ca:	687b      	ldr	r3, [r7, #4]
 80080cc:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80080d0:	2b01      	cmp	r3, #1
 80080d2:	d101      	bne.n	80080d8 <HAL_UARTEx_EnableFifoMode+0x16>
 80080d4:	2302      	movs	r3, #2
 80080d6:	e02b      	b.n	8008130 <HAL_UARTEx_EnableFifoMode+0x6e>
 80080d8:	687b      	ldr	r3, [r7, #4]
 80080da:	2201      	movs	r2, #1
 80080dc:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80080e0:	687b      	ldr	r3, [r7, #4]
 80080e2:	2224      	movs	r2, #36	@ 0x24
 80080e4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80080e8:	687b      	ldr	r3, [r7, #4]
 80080ea:	681b      	ldr	r3, [r3, #0]
 80080ec:	681b      	ldr	r3, [r3, #0]
 80080ee:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80080f0:	687b      	ldr	r3, [r7, #4]
 80080f2:	681b      	ldr	r3, [r3, #0]
 80080f4:	681a      	ldr	r2, [r3, #0]
 80080f6:	687b      	ldr	r3, [r7, #4]
 80080f8:	681b      	ldr	r3, [r3, #0]
 80080fa:	f022 0201 	bic.w	r2, r2, #1
 80080fe:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  SET_BIT(tmpcr1, USART_CR1_FIFOEN);
 8008100:	68fb      	ldr	r3, [r7, #12]
 8008102:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8008106:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_ENABLE;
 8008108:	687b      	ldr	r3, [r7, #4]
 800810a:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 800810e:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008110:	687b      	ldr	r3, [r7, #4]
 8008112:	681b      	ldr	r3, [r3, #0]
 8008114:	68fa      	ldr	r2, [r7, #12]
 8008116:	601a      	str	r2, [r3, #0]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8008118:	6878      	ldr	r0, [r7, #4]
 800811a:	f000 f8c3 	bl	80082a4 <UARTEx_SetNbDataToProcess>

  huart->gState = HAL_UART_STATE_READY;
 800811e:	687b      	ldr	r3, [r7, #4]
 8008120:	2220      	movs	r2, #32
 8008122:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008126:	687b      	ldr	r3, [r7, #4]
 8008128:	2200      	movs	r2, #0
 800812a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800812e:	2300      	movs	r3, #0
}
 8008130:	4618      	mov	r0, r3
 8008132:	3710      	adds	r7, #16
 8008134:	46bd      	mov	sp, r7
 8008136:	bd80      	pop	{r7, pc}

08008138 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8008138:	b480      	push	{r7}
 800813a:	b085      	sub	sp, #20
 800813c:	af00      	add	r7, sp, #0
 800813e:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008140:	687b      	ldr	r3, [r7, #4]
 8008142:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8008146:	2b01      	cmp	r3, #1
 8008148:	d101      	bne.n	800814e <HAL_UARTEx_DisableFifoMode+0x16>
 800814a:	2302      	movs	r3, #2
 800814c:	e027      	b.n	800819e <HAL_UARTEx_DisableFifoMode+0x66>
 800814e:	687b      	ldr	r3, [r7, #4]
 8008150:	2201      	movs	r2, #1
 8008152:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8008156:	687b      	ldr	r3, [r7, #4]
 8008158:	2224      	movs	r2, #36	@ 0x24
 800815a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800815e:	687b      	ldr	r3, [r7, #4]
 8008160:	681b      	ldr	r3, [r3, #0]
 8008162:	681b      	ldr	r3, [r3, #0]
 8008164:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008166:	687b      	ldr	r3, [r7, #4]
 8008168:	681b      	ldr	r3, [r3, #0]
 800816a:	681a      	ldr	r2, [r3, #0]
 800816c:	687b      	ldr	r3, [r7, #4]
 800816e:	681b      	ldr	r3, [r3, #0]
 8008170:	f022 0201 	bic.w	r2, r2, #1
 8008174:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8008176:	68fb      	ldr	r3, [r7, #12]
 8008178:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800817c:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800817e:	687b      	ldr	r3, [r7, #4]
 8008180:	2200      	movs	r2, #0
 8008182:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008184:	687b      	ldr	r3, [r7, #4]
 8008186:	681b      	ldr	r3, [r3, #0]
 8008188:	68fa      	ldr	r2, [r7, #12]
 800818a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800818c:	687b      	ldr	r3, [r7, #4]
 800818e:	2220      	movs	r2, #32
 8008190:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008194:	687b      	ldr	r3, [r7, #4]
 8008196:	2200      	movs	r2, #0
 8008198:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800819c:	2300      	movs	r3, #0
}
 800819e:	4618      	mov	r0, r3
 80081a0:	3714      	adds	r7, #20
 80081a2:	46bd      	mov	sp, r7
 80081a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081a8:	4770      	bx	lr

080081aa <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80081aa:	b580      	push	{r7, lr}
 80081ac:	b084      	sub	sp, #16
 80081ae:	af00      	add	r7, sp, #0
 80081b0:	6078      	str	r0, [r7, #4]
 80081b2:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80081b4:	687b      	ldr	r3, [r7, #4]
 80081b6:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80081ba:	2b01      	cmp	r3, #1
 80081bc:	d101      	bne.n	80081c2 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 80081be:	2302      	movs	r3, #2
 80081c0:	e02d      	b.n	800821e <HAL_UARTEx_SetTxFifoThreshold+0x74>
 80081c2:	687b      	ldr	r3, [r7, #4]
 80081c4:	2201      	movs	r2, #1
 80081c6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80081ca:	687b      	ldr	r3, [r7, #4]
 80081cc:	2224      	movs	r2, #36	@ 0x24
 80081ce:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80081d2:	687b      	ldr	r3, [r7, #4]
 80081d4:	681b      	ldr	r3, [r3, #0]
 80081d6:	681b      	ldr	r3, [r3, #0]
 80081d8:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80081da:	687b      	ldr	r3, [r7, #4]
 80081dc:	681b      	ldr	r3, [r3, #0]
 80081de:	681a      	ldr	r2, [r3, #0]
 80081e0:	687b      	ldr	r3, [r7, #4]
 80081e2:	681b      	ldr	r3, [r3, #0]
 80081e4:	f022 0201 	bic.w	r2, r2, #1
 80081e8:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80081ea:	687b      	ldr	r3, [r7, #4]
 80081ec:	681b      	ldr	r3, [r3, #0]
 80081ee:	689b      	ldr	r3, [r3, #8]
 80081f0:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 80081f4:	687b      	ldr	r3, [r7, #4]
 80081f6:	681b      	ldr	r3, [r3, #0]
 80081f8:	683a      	ldr	r2, [r7, #0]
 80081fa:	430a      	orrs	r2, r1
 80081fc:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80081fe:	6878      	ldr	r0, [r7, #4]
 8008200:	f000 f850 	bl	80082a4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008204:	687b      	ldr	r3, [r7, #4]
 8008206:	681b      	ldr	r3, [r3, #0]
 8008208:	68fa      	ldr	r2, [r7, #12]
 800820a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800820c:	687b      	ldr	r3, [r7, #4]
 800820e:	2220      	movs	r2, #32
 8008210:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008214:	687b      	ldr	r3, [r7, #4]
 8008216:	2200      	movs	r2, #0
 8008218:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800821c:	2300      	movs	r3, #0
}
 800821e:	4618      	mov	r0, r3
 8008220:	3710      	adds	r7, #16
 8008222:	46bd      	mov	sp, r7
 8008224:	bd80      	pop	{r7, pc}

08008226 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8008226:	b580      	push	{r7, lr}
 8008228:	b084      	sub	sp, #16
 800822a:	af00      	add	r7, sp, #0
 800822c:	6078      	str	r0, [r7, #4]
 800822e:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008230:	687b      	ldr	r3, [r7, #4]
 8008232:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8008236:	2b01      	cmp	r3, #1
 8008238:	d101      	bne.n	800823e <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800823a:	2302      	movs	r3, #2
 800823c:	e02d      	b.n	800829a <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800823e:	687b      	ldr	r3, [r7, #4]
 8008240:	2201      	movs	r2, #1
 8008242:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8008246:	687b      	ldr	r3, [r7, #4]
 8008248:	2224      	movs	r2, #36	@ 0x24
 800824a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800824e:	687b      	ldr	r3, [r7, #4]
 8008250:	681b      	ldr	r3, [r3, #0]
 8008252:	681b      	ldr	r3, [r3, #0]
 8008254:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008256:	687b      	ldr	r3, [r7, #4]
 8008258:	681b      	ldr	r3, [r3, #0]
 800825a:	681a      	ldr	r2, [r3, #0]
 800825c:	687b      	ldr	r3, [r7, #4]
 800825e:	681b      	ldr	r3, [r3, #0]
 8008260:	f022 0201 	bic.w	r2, r2, #1
 8008264:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8008266:	687b      	ldr	r3, [r7, #4]
 8008268:	681b      	ldr	r3, [r3, #0]
 800826a:	689b      	ldr	r3, [r3, #8]
 800826c:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8008270:	687b      	ldr	r3, [r7, #4]
 8008272:	681b      	ldr	r3, [r3, #0]
 8008274:	683a      	ldr	r2, [r7, #0]
 8008276:	430a      	orrs	r2, r1
 8008278:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800827a:	6878      	ldr	r0, [r7, #4]
 800827c:	f000 f812 	bl	80082a4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008280:	687b      	ldr	r3, [r7, #4]
 8008282:	681b      	ldr	r3, [r3, #0]
 8008284:	68fa      	ldr	r2, [r7, #12]
 8008286:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008288:	687b      	ldr	r3, [r7, #4]
 800828a:	2220      	movs	r2, #32
 800828c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008290:	687b      	ldr	r3, [r7, #4]
 8008292:	2200      	movs	r2, #0
 8008294:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8008298:	2300      	movs	r3, #0
}
 800829a:	4618      	mov	r0, r3
 800829c:	3710      	adds	r7, #16
 800829e:	46bd      	mov	sp, r7
 80082a0:	bd80      	pop	{r7, pc}
	...

080082a4 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 80082a4:	b480      	push	{r7}
 80082a6:	b085      	sub	sp, #20
 80082a8:	af00      	add	r7, sp, #0
 80082aa:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80082ac:	687b      	ldr	r3, [r7, #4]
 80082ae:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80082b0:	2b00      	cmp	r3, #0
 80082b2:	d108      	bne.n	80082c6 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 80082b4:	687b      	ldr	r3, [r7, #4]
 80082b6:	2201      	movs	r2, #1
 80082b8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 80082bc:	687b      	ldr	r3, [r7, #4]
 80082be:	2201      	movs	r2, #1
 80082c0:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 80082c4:	e031      	b.n	800832a <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 80082c6:	2308      	movs	r3, #8
 80082c8:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 80082ca:	2308      	movs	r3, #8
 80082cc:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80082ce:	687b      	ldr	r3, [r7, #4]
 80082d0:	681b      	ldr	r3, [r3, #0]
 80082d2:	689b      	ldr	r3, [r3, #8]
 80082d4:	0e5b      	lsrs	r3, r3, #25
 80082d6:	b2db      	uxtb	r3, r3
 80082d8:	f003 0307 	and.w	r3, r3, #7
 80082dc:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80082de:	687b      	ldr	r3, [r7, #4]
 80082e0:	681b      	ldr	r3, [r3, #0]
 80082e2:	689b      	ldr	r3, [r3, #8]
 80082e4:	0f5b      	lsrs	r3, r3, #29
 80082e6:	b2db      	uxtb	r3, r3
 80082e8:	f003 0307 	and.w	r3, r3, #7
 80082ec:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80082ee:	7bbb      	ldrb	r3, [r7, #14]
 80082f0:	7b3a      	ldrb	r2, [r7, #12]
 80082f2:	4911      	ldr	r1, [pc, #68]	@ (8008338 <UARTEx_SetNbDataToProcess+0x94>)
 80082f4:	5c8a      	ldrb	r2, [r1, r2]
 80082f6:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 80082fa:	7b3a      	ldrb	r2, [r7, #12]
 80082fc:	490f      	ldr	r1, [pc, #60]	@ (800833c <UARTEx_SetNbDataToProcess+0x98>)
 80082fe:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8008300:	fb93 f3f2 	sdiv	r3, r3, r2
 8008304:	b29a      	uxth	r2, r3
 8008306:	687b      	ldr	r3, [r7, #4]
 8008308:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800830c:	7bfb      	ldrb	r3, [r7, #15]
 800830e:	7b7a      	ldrb	r2, [r7, #13]
 8008310:	4909      	ldr	r1, [pc, #36]	@ (8008338 <UARTEx_SetNbDataToProcess+0x94>)
 8008312:	5c8a      	ldrb	r2, [r1, r2]
 8008314:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8008318:	7b7a      	ldrb	r2, [r7, #13]
 800831a:	4908      	ldr	r1, [pc, #32]	@ (800833c <UARTEx_SetNbDataToProcess+0x98>)
 800831c:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800831e:	fb93 f3f2 	sdiv	r3, r3, r2
 8008322:	b29a      	uxth	r2, r3
 8008324:	687b      	ldr	r3, [r7, #4]
 8008326:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800832a:	bf00      	nop
 800832c:	3714      	adds	r7, #20
 800832e:	46bd      	mov	sp, r7
 8008330:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008334:	4770      	bx	lr
 8008336:	bf00      	nop
 8008338:	0800acf8 	.word	0x0800acf8
 800833c:	0800ad00 	.word	0x0800ad00

08008340 <malloc>:
 8008340:	4b02      	ldr	r3, [pc, #8]	@ (800834c <malloc+0xc>)
 8008342:	4601      	mov	r1, r0
 8008344:	6818      	ldr	r0, [r3, #0]
 8008346:	f000 b825 	b.w	8008394 <_malloc_r>
 800834a:	bf00      	nop
 800834c:	20040018 	.word	0x20040018

08008350 <sbrk_aligned>:
 8008350:	b570      	push	{r4, r5, r6, lr}
 8008352:	4e0f      	ldr	r6, [pc, #60]	@ (8008390 <sbrk_aligned+0x40>)
 8008354:	460c      	mov	r4, r1
 8008356:	6831      	ldr	r1, [r6, #0]
 8008358:	4605      	mov	r5, r0
 800835a:	b911      	cbnz	r1, 8008362 <sbrk_aligned+0x12>
 800835c:	f000 fef0 	bl	8009140 <_sbrk_r>
 8008360:	6030      	str	r0, [r6, #0]
 8008362:	4621      	mov	r1, r4
 8008364:	4628      	mov	r0, r5
 8008366:	f000 feeb 	bl	8009140 <_sbrk_r>
 800836a:	1c43      	adds	r3, r0, #1
 800836c:	d103      	bne.n	8008376 <sbrk_aligned+0x26>
 800836e:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8008372:	4620      	mov	r0, r4
 8008374:	bd70      	pop	{r4, r5, r6, pc}
 8008376:	1cc4      	adds	r4, r0, #3
 8008378:	f024 0403 	bic.w	r4, r4, #3
 800837c:	42a0      	cmp	r0, r4
 800837e:	d0f8      	beq.n	8008372 <sbrk_aligned+0x22>
 8008380:	1a21      	subs	r1, r4, r0
 8008382:	4628      	mov	r0, r5
 8008384:	f000 fedc 	bl	8009140 <_sbrk_r>
 8008388:	3001      	adds	r0, #1
 800838a:	d1f2      	bne.n	8008372 <sbrk_aligned+0x22>
 800838c:	e7ef      	b.n	800836e <sbrk_aligned+0x1e>
 800838e:	bf00      	nop
 8008390:	20040780 	.word	0x20040780

08008394 <_malloc_r>:
 8008394:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008398:	1ccd      	adds	r5, r1, #3
 800839a:	f025 0503 	bic.w	r5, r5, #3
 800839e:	3508      	adds	r5, #8
 80083a0:	2d0c      	cmp	r5, #12
 80083a2:	bf38      	it	cc
 80083a4:	250c      	movcc	r5, #12
 80083a6:	2d00      	cmp	r5, #0
 80083a8:	4606      	mov	r6, r0
 80083aa:	db01      	blt.n	80083b0 <_malloc_r+0x1c>
 80083ac:	42a9      	cmp	r1, r5
 80083ae:	d904      	bls.n	80083ba <_malloc_r+0x26>
 80083b0:	230c      	movs	r3, #12
 80083b2:	6033      	str	r3, [r6, #0]
 80083b4:	2000      	movs	r0, #0
 80083b6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80083ba:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8008490 <_malloc_r+0xfc>
 80083be:	f000 f869 	bl	8008494 <__malloc_lock>
 80083c2:	f8d8 3000 	ldr.w	r3, [r8]
 80083c6:	461c      	mov	r4, r3
 80083c8:	bb44      	cbnz	r4, 800841c <_malloc_r+0x88>
 80083ca:	4629      	mov	r1, r5
 80083cc:	4630      	mov	r0, r6
 80083ce:	f7ff ffbf 	bl	8008350 <sbrk_aligned>
 80083d2:	1c43      	adds	r3, r0, #1
 80083d4:	4604      	mov	r4, r0
 80083d6:	d158      	bne.n	800848a <_malloc_r+0xf6>
 80083d8:	f8d8 4000 	ldr.w	r4, [r8]
 80083dc:	4627      	mov	r7, r4
 80083de:	2f00      	cmp	r7, #0
 80083e0:	d143      	bne.n	800846a <_malloc_r+0xd6>
 80083e2:	2c00      	cmp	r4, #0
 80083e4:	d04b      	beq.n	800847e <_malloc_r+0xea>
 80083e6:	6823      	ldr	r3, [r4, #0]
 80083e8:	4639      	mov	r1, r7
 80083ea:	4630      	mov	r0, r6
 80083ec:	eb04 0903 	add.w	r9, r4, r3
 80083f0:	f000 fea6 	bl	8009140 <_sbrk_r>
 80083f4:	4581      	cmp	r9, r0
 80083f6:	d142      	bne.n	800847e <_malloc_r+0xea>
 80083f8:	6821      	ldr	r1, [r4, #0]
 80083fa:	1a6d      	subs	r5, r5, r1
 80083fc:	4629      	mov	r1, r5
 80083fe:	4630      	mov	r0, r6
 8008400:	f7ff ffa6 	bl	8008350 <sbrk_aligned>
 8008404:	3001      	adds	r0, #1
 8008406:	d03a      	beq.n	800847e <_malloc_r+0xea>
 8008408:	6823      	ldr	r3, [r4, #0]
 800840a:	442b      	add	r3, r5
 800840c:	6023      	str	r3, [r4, #0]
 800840e:	f8d8 3000 	ldr.w	r3, [r8]
 8008412:	685a      	ldr	r2, [r3, #4]
 8008414:	bb62      	cbnz	r2, 8008470 <_malloc_r+0xdc>
 8008416:	f8c8 7000 	str.w	r7, [r8]
 800841a:	e00f      	b.n	800843c <_malloc_r+0xa8>
 800841c:	6822      	ldr	r2, [r4, #0]
 800841e:	1b52      	subs	r2, r2, r5
 8008420:	d420      	bmi.n	8008464 <_malloc_r+0xd0>
 8008422:	2a0b      	cmp	r2, #11
 8008424:	d917      	bls.n	8008456 <_malloc_r+0xc2>
 8008426:	1961      	adds	r1, r4, r5
 8008428:	42a3      	cmp	r3, r4
 800842a:	6025      	str	r5, [r4, #0]
 800842c:	bf18      	it	ne
 800842e:	6059      	strne	r1, [r3, #4]
 8008430:	6863      	ldr	r3, [r4, #4]
 8008432:	bf08      	it	eq
 8008434:	f8c8 1000 	streq.w	r1, [r8]
 8008438:	5162      	str	r2, [r4, r5]
 800843a:	604b      	str	r3, [r1, #4]
 800843c:	4630      	mov	r0, r6
 800843e:	f000 f82f 	bl	80084a0 <__malloc_unlock>
 8008442:	f104 000b 	add.w	r0, r4, #11
 8008446:	1d23      	adds	r3, r4, #4
 8008448:	f020 0007 	bic.w	r0, r0, #7
 800844c:	1ac2      	subs	r2, r0, r3
 800844e:	bf1c      	itt	ne
 8008450:	1a1b      	subne	r3, r3, r0
 8008452:	50a3      	strne	r3, [r4, r2]
 8008454:	e7af      	b.n	80083b6 <_malloc_r+0x22>
 8008456:	6862      	ldr	r2, [r4, #4]
 8008458:	42a3      	cmp	r3, r4
 800845a:	bf0c      	ite	eq
 800845c:	f8c8 2000 	streq.w	r2, [r8]
 8008460:	605a      	strne	r2, [r3, #4]
 8008462:	e7eb      	b.n	800843c <_malloc_r+0xa8>
 8008464:	4623      	mov	r3, r4
 8008466:	6864      	ldr	r4, [r4, #4]
 8008468:	e7ae      	b.n	80083c8 <_malloc_r+0x34>
 800846a:	463c      	mov	r4, r7
 800846c:	687f      	ldr	r7, [r7, #4]
 800846e:	e7b6      	b.n	80083de <_malloc_r+0x4a>
 8008470:	461a      	mov	r2, r3
 8008472:	685b      	ldr	r3, [r3, #4]
 8008474:	42a3      	cmp	r3, r4
 8008476:	d1fb      	bne.n	8008470 <_malloc_r+0xdc>
 8008478:	2300      	movs	r3, #0
 800847a:	6053      	str	r3, [r2, #4]
 800847c:	e7de      	b.n	800843c <_malloc_r+0xa8>
 800847e:	230c      	movs	r3, #12
 8008480:	6033      	str	r3, [r6, #0]
 8008482:	4630      	mov	r0, r6
 8008484:	f000 f80c 	bl	80084a0 <__malloc_unlock>
 8008488:	e794      	b.n	80083b4 <_malloc_r+0x20>
 800848a:	6005      	str	r5, [r0, #0]
 800848c:	e7d6      	b.n	800843c <_malloc_r+0xa8>
 800848e:	bf00      	nop
 8008490:	20040784 	.word	0x20040784

08008494 <__malloc_lock>:
 8008494:	4801      	ldr	r0, [pc, #4]	@ (800849c <__malloc_lock+0x8>)
 8008496:	f000 bea0 	b.w	80091da <__retarget_lock_acquire_recursive>
 800849a:	bf00      	nop
 800849c:	200408c8 	.word	0x200408c8

080084a0 <__malloc_unlock>:
 80084a0:	4801      	ldr	r0, [pc, #4]	@ (80084a8 <__malloc_unlock+0x8>)
 80084a2:	f000 be9b 	b.w	80091dc <__retarget_lock_release_recursive>
 80084a6:	bf00      	nop
 80084a8:	200408c8 	.word	0x200408c8

080084ac <__cvt>:
 80084ac:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80084b0:	ec57 6b10 	vmov	r6, r7, d0
 80084b4:	2f00      	cmp	r7, #0
 80084b6:	460c      	mov	r4, r1
 80084b8:	4619      	mov	r1, r3
 80084ba:	463b      	mov	r3, r7
 80084bc:	bfbb      	ittet	lt
 80084be:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 80084c2:	461f      	movlt	r7, r3
 80084c4:	2300      	movge	r3, #0
 80084c6:	232d      	movlt	r3, #45	@ 0x2d
 80084c8:	700b      	strb	r3, [r1, #0]
 80084ca:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80084cc:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 80084d0:	4691      	mov	r9, r2
 80084d2:	f023 0820 	bic.w	r8, r3, #32
 80084d6:	bfbc      	itt	lt
 80084d8:	4632      	movlt	r2, r6
 80084da:	4616      	movlt	r6, r2
 80084dc:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80084e0:	d005      	beq.n	80084ee <__cvt+0x42>
 80084e2:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 80084e6:	d100      	bne.n	80084ea <__cvt+0x3e>
 80084e8:	3401      	adds	r4, #1
 80084ea:	2102      	movs	r1, #2
 80084ec:	e000      	b.n	80084f0 <__cvt+0x44>
 80084ee:	2103      	movs	r1, #3
 80084f0:	ab03      	add	r3, sp, #12
 80084f2:	9301      	str	r3, [sp, #4]
 80084f4:	ab02      	add	r3, sp, #8
 80084f6:	9300      	str	r3, [sp, #0]
 80084f8:	ec47 6b10 	vmov	d0, r6, r7
 80084fc:	4653      	mov	r3, sl
 80084fe:	4622      	mov	r2, r4
 8008500:	f000 fef6 	bl	80092f0 <_dtoa_r>
 8008504:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8008508:	4605      	mov	r5, r0
 800850a:	d119      	bne.n	8008540 <__cvt+0x94>
 800850c:	f019 0f01 	tst.w	r9, #1
 8008510:	d00e      	beq.n	8008530 <__cvt+0x84>
 8008512:	eb00 0904 	add.w	r9, r0, r4
 8008516:	2200      	movs	r2, #0
 8008518:	2300      	movs	r3, #0
 800851a:	4630      	mov	r0, r6
 800851c:	4639      	mov	r1, r7
 800851e:	f7f8 faeb 	bl	8000af8 <__aeabi_dcmpeq>
 8008522:	b108      	cbz	r0, 8008528 <__cvt+0x7c>
 8008524:	f8cd 900c 	str.w	r9, [sp, #12]
 8008528:	2230      	movs	r2, #48	@ 0x30
 800852a:	9b03      	ldr	r3, [sp, #12]
 800852c:	454b      	cmp	r3, r9
 800852e:	d31e      	bcc.n	800856e <__cvt+0xc2>
 8008530:	9b03      	ldr	r3, [sp, #12]
 8008532:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008534:	1b5b      	subs	r3, r3, r5
 8008536:	4628      	mov	r0, r5
 8008538:	6013      	str	r3, [r2, #0]
 800853a:	b004      	add	sp, #16
 800853c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008540:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8008544:	eb00 0904 	add.w	r9, r0, r4
 8008548:	d1e5      	bne.n	8008516 <__cvt+0x6a>
 800854a:	7803      	ldrb	r3, [r0, #0]
 800854c:	2b30      	cmp	r3, #48	@ 0x30
 800854e:	d10a      	bne.n	8008566 <__cvt+0xba>
 8008550:	2200      	movs	r2, #0
 8008552:	2300      	movs	r3, #0
 8008554:	4630      	mov	r0, r6
 8008556:	4639      	mov	r1, r7
 8008558:	f7f8 face 	bl	8000af8 <__aeabi_dcmpeq>
 800855c:	b918      	cbnz	r0, 8008566 <__cvt+0xba>
 800855e:	f1c4 0401 	rsb	r4, r4, #1
 8008562:	f8ca 4000 	str.w	r4, [sl]
 8008566:	f8da 3000 	ldr.w	r3, [sl]
 800856a:	4499      	add	r9, r3
 800856c:	e7d3      	b.n	8008516 <__cvt+0x6a>
 800856e:	1c59      	adds	r1, r3, #1
 8008570:	9103      	str	r1, [sp, #12]
 8008572:	701a      	strb	r2, [r3, #0]
 8008574:	e7d9      	b.n	800852a <__cvt+0x7e>

08008576 <__exponent>:
 8008576:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008578:	2900      	cmp	r1, #0
 800857a:	bfba      	itte	lt
 800857c:	4249      	neglt	r1, r1
 800857e:	232d      	movlt	r3, #45	@ 0x2d
 8008580:	232b      	movge	r3, #43	@ 0x2b
 8008582:	2909      	cmp	r1, #9
 8008584:	7002      	strb	r2, [r0, #0]
 8008586:	7043      	strb	r3, [r0, #1]
 8008588:	dd29      	ble.n	80085de <__exponent+0x68>
 800858a:	f10d 0307 	add.w	r3, sp, #7
 800858e:	461d      	mov	r5, r3
 8008590:	270a      	movs	r7, #10
 8008592:	461a      	mov	r2, r3
 8008594:	fbb1 f6f7 	udiv	r6, r1, r7
 8008598:	fb07 1416 	mls	r4, r7, r6, r1
 800859c:	3430      	adds	r4, #48	@ 0x30
 800859e:	f802 4c01 	strb.w	r4, [r2, #-1]
 80085a2:	460c      	mov	r4, r1
 80085a4:	2c63      	cmp	r4, #99	@ 0x63
 80085a6:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 80085aa:	4631      	mov	r1, r6
 80085ac:	dcf1      	bgt.n	8008592 <__exponent+0x1c>
 80085ae:	3130      	adds	r1, #48	@ 0x30
 80085b0:	1e94      	subs	r4, r2, #2
 80085b2:	f803 1c01 	strb.w	r1, [r3, #-1]
 80085b6:	1c41      	adds	r1, r0, #1
 80085b8:	4623      	mov	r3, r4
 80085ba:	42ab      	cmp	r3, r5
 80085bc:	d30a      	bcc.n	80085d4 <__exponent+0x5e>
 80085be:	f10d 0309 	add.w	r3, sp, #9
 80085c2:	1a9b      	subs	r3, r3, r2
 80085c4:	42ac      	cmp	r4, r5
 80085c6:	bf88      	it	hi
 80085c8:	2300      	movhi	r3, #0
 80085ca:	3302      	adds	r3, #2
 80085cc:	4403      	add	r3, r0
 80085ce:	1a18      	subs	r0, r3, r0
 80085d0:	b003      	add	sp, #12
 80085d2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80085d4:	f813 6b01 	ldrb.w	r6, [r3], #1
 80085d8:	f801 6f01 	strb.w	r6, [r1, #1]!
 80085dc:	e7ed      	b.n	80085ba <__exponent+0x44>
 80085de:	2330      	movs	r3, #48	@ 0x30
 80085e0:	3130      	adds	r1, #48	@ 0x30
 80085e2:	7083      	strb	r3, [r0, #2]
 80085e4:	70c1      	strb	r1, [r0, #3]
 80085e6:	1d03      	adds	r3, r0, #4
 80085e8:	e7f1      	b.n	80085ce <__exponent+0x58>
	...

080085ec <_printf_float>:
 80085ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80085f0:	b08d      	sub	sp, #52	@ 0x34
 80085f2:	460c      	mov	r4, r1
 80085f4:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 80085f8:	4616      	mov	r6, r2
 80085fa:	461f      	mov	r7, r3
 80085fc:	4605      	mov	r5, r0
 80085fe:	f000 fd67 	bl	80090d0 <_localeconv_r>
 8008602:	6803      	ldr	r3, [r0, #0]
 8008604:	9304      	str	r3, [sp, #16]
 8008606:	4618      	mov	r0, r3
 8008608:	f7f7 fe4a 	bl	80002a0 <strlen>
 800860c:	2300      	movs	r3, #0
 800860e:	930a      	str	r3, [sp, #40]	@ 0x28
 8008610:	f8d8 3000 	ldr.w	r3, [r8]
 8008614:	9005      	str	r0, [sp, #20]
 8008616:	3307      	adds	r3, #7
 8008618:	f023 0307 	bic.w	r3, r3, #7
 800861c:	f103 0208 	add.w	r2, r3, #8
 8008620:	f894 a018 	ldrb.w	sl, [r4, #24]
 8008624:	f8d4 b000 	ldr.w	fp, [r4]
 8008628:	f8c8 2000 	str.w	r2, [r8]
 800862c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8008630:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8008634:	9307      	str	r3, [sp, #28]
 8008636:	f8cd 8018 	str.w	r8, [sp, #24]
 800863a:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800863e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008642:	4b9c      	ldr	r3, [pc, #624]	@ (80088b4 <_printf_float+0x2c8>)
 8008644:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8008648:	f7f8 fa88 	bl	8000b5c <__aeabi_dcmpun>
 800864c:	bb70      	cbnz	r0, 80086ac <_printf_float+0xc0>
 800864e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008652:	4b98      	ldr	r3, [pc, #608]	@ (80088b4 <_printf_float+0x2c8>)
 8008654:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8008658:	f7f8 fa62 	bl	8000b20 <__aeabi_dcmple>
 800865c:	bb30      	cbnz	r0, 80086ac <_printf_float+0xc0>
 800865e:	2200      	movs	r2, #0
 8008660:	2300      	movs	r3, #0
 8008662:	4640      	mov	r0, r8
 8008664:	4649      	mov	r1, r9
 8008666:	f7f8 fa51 	bl	8000b0c <__aeabi_dcmplt>
 800866a:	b110      	cbz	r0, 8008672 <_printf_float+0x86>
 800866c:	232d      	movs	r3, #45	@ 0x2d
 800866e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008672:	4a91      	ldr	r2, [pc, #580]	@ (80088b8 <_printf_float+0x2cc>)
 8008674:	4b91      	ldr	r3, [pc, #580]	@ (80088bc <_printf_float+0x2d0>)
 8008676:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800867a:	bf8c      	ite	hi
 800867c:	4690      	movhi	r8, r2
 800867e:	4698      	movls	r8, r3
 8008680:	2303      	movs	r3, #3
 8008682:	6123      	str	r3, [r4, #16]
 8008684:	f02b 0304 	bic.w	r3, fp, #4
 8008688:	6023      	str	r3, [r4, #0]
 800868a:	f04f 0900 	mov.w	r9, #0
 800868e:	9700      	str	r7, [sp, #0]
 8008690:	4633      	mov	r3, r6
 8008692:	aa0b      	add	r2, sp, #44	@ 0x2c
 8008694:	4621      	mov	r1, r4
 8008696:	4628      	mov	r0, r5
 8008698:	f000 f9d2 	bl	8008a40 <_printf_common>
 800869c:	3001      	adds	r0, #1
 800869e:	f040 808d 	bne.w	80087bc <_printf_float+0x1d0>
 80086a2:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80086a6:	b00d      	add	sp, #52	@ 0x34
 80086a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80086ac:	4642      	mov	r2, r8
 80086ae:	464b      	mov	r3, r9
 80086b0:	4640      	mov	r0, r8
 80086b2:	4649      	mov	r1, r9
 80086b4:	f7f8 fa52 	bl	8000b5c <__aeabi_dcmpun>
 80086b8:	b140      	cbz	r0, 80086cc <_printf_float+0xe0>
 80086ba:	464b      	mov	r3, r9
 80086bc:	2b00      	cmp	r3, #0
 80086be:	bfbc      	itt	lt
 80086c0:	232d      	movlt	r3, #45	@ 0x2d
 80086c2:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 80086c6:	4a7e      	ldr	r2, [pc, #504]	@ (80088c0 <_printf_float+0x2d4>)
 80086c8:	4b7e      	ldr	r3, [pc, #504]	@ (80088c4 <_printf_float+0x2d8>)
 80086ca:	e7d4      	b.n	8008676 <_printf_float+0x8a>
 80086cc:	6863      	ldr	r3, [r4, #4]
 80086ce:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 80086d2:	9206      	str	r2, [sp, #24]
 80086d4:	1c5a      	adds	r2, r3, #1
 80086d6:	d13b      	bne.n	8008750 <_printf_float+0x164>
 80086d8:	2306      	movs	r3, #6
 80086da:	6063      	str	r3, [r4, #4]
 80086dc:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 80086e0:	2300      	movs	r3, #0
 80086e2:	6022      	str	r2, [r4, #0]
 80086e4:	9303      	str	r3, [sp, #12]
 80086e6:	ab0a      	add	r3, sp, #40	@ 0x28
 80086e8:	e9cd a301 	strd	sl, r3, [sp, #4]
 80086ec:	ab09      	add	r3, sp, #36	@ 0x24
 80086ee:	9300      	str	r3, [sp, #0]
 80086f0:	6861      	ldr	r1, [r4, #4]
 80086f2:	ec49 8b10 	vmov	d0, r8, r9
 80086f6:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 80086fa:	4628      	mov	r0, r5
 80086fc:	f7ff fed6 	bl	80084ac <__cvt>
 8008700:	9b06      	ldr	r3, [sp, #24]
 8008702:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8008704:	2b47      	cmp	r3, #71	@ 0x47
 8008706:	4680      	mov	r8, r0
 8008708:	d129      	bne.n	800875e <_printf_float+0x172>
 800870a:	1cc8      	adds	r0, r1, #3
 800870c:	db02      	blt.n	8008714 <_printf_float+0x128>
 800870e:	6863      	ldr	r3, [r4, #4]
 8008710:	4299      	cmp	r1, r3
 8008712:	dd41      	ble.n	8008798 <_printf_float+0x1ac>
 8008714:	f1aa 0a02 	sub.w	sl, sl, #2
 8008718:	fa5f fa8a 	uxtb.w	sl, sl
 800871c:	3901      	subs	r1, #1
 800871e:	4652      	mov	r2, sl
 8008720:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8008724:	9109      	str	r1, [sp, #36]	@ 0x24
 8008726:	f7ff ff26 	bl	8008576 <__exponent>
 800872a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800872c:	1813      	adds	r3, r2, r0
 800872e:	2a01      	cmp	r2, #1
 8008730:	4681      	mov	r9, r0
 8008732:	6123      	str	r3, [r4, #16]
 8008734:	dc02      	bgt.n	800873c <_printf_float+0x150>
 8008736:	6822      	ldr	r2, [r4, #0]
 8008738:	07d2      	lsls	r2, r2, #31
 800873a:	d501      	bpl.n	8008740 <_printf_float+0x154>
 800873c:	3301      	adds	r3, #1
 800873e:	6123      	str	r3, [r4, #16]
 8008740:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8008744:	2b00      	cmp	r3, #0
 8008746:	d0a2      	beq.n	800868e <_printf_float+0xa2>
 8008748:	232d      	movs	r3, #45	@ 0x2d
 800874a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800874e:	e79e      	b.n	800868e <_printf_float+0xa2>
 8008750:	9a06      	ldr	r2, [sp, #24]
 8008752:	2a47      	cmp	r2, #71	@ 0x47
 8008754:	d1c2      	bne.n	80086dc <_printf_float+0xf0>
 8008756:	2b00      	cmp	r3, #0
 8008758:	d1c0      	bne.n	80086dc <_printf_float+0xf0>
 800875a:	2301      	movs	r3, #1
 800875c:	e7bd      	b.n	80086da <_printf_float+0xee>
 800875e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8008762:	d9db      	bls.n	800871c <_printf_float+0x130>
 8008764:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8008768:	d118      	bne.n	800879c <_printf_float+0x1b0>
 800876a:	2900      	cmp	r1, #0
 800876c:	6863      	ldr	r3, [r4, #4]
 800876e:	dd0b      	ble.n	8008788 <_printf_float+0x19c>
 8008770:	6121      	str	r1, [r4, #16]
 8008772:	b913      	cbnz	r3, 800877a <_printf_float+0x18e>
 8008774:	6822      	ldr	r2, [r4, #0]
 8008776:	07d0      	lsls	r0, r2, #31
 8008778:	d502      	bpl.n	8008780 <_printf_float+0x194>
 800877a:	3301      	adds	r3, #1
 800877c:	440b      	add	r3, r1
 800877e:	6123      	str	r3, [r4, #16]
 8008780:	65a1      	str	r1, [r4, #88]	@ 0x58
 8008782:	f04f 0900 	mov.w	r9, #0
 8008786:	e7db      	b.n	8008740 <_printf_float+0x154>
 8008788:	b913      	cbnz	r3, 8008790 <_printf_float+0x1a4>
 800878a:	6822      	ldr	r2, [r4, #0]
 800878c:	07d2      	lsls	r2, r2, #31
 800878e:	d501      	bpl.n	8008794 <_printf_float+0x1a8>
 8008790:	3302      	adds	r3, #2
 8008792:	e7f4      	b.n	800877e <_printf_float+0x192>
 8008794:	2301      	movs	r3, #1
 8008796:	e7f2      	b.n	800877e <_printf_float+0x192>
 8008798:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800879c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800879e:	4299      	cmp	r1, r3
 80087a0:	db05      	blt.n	80087ae <_printf_float+0x1c2>
 80087a2:	6823      	ldr	r3, [r4, #0]
 80087a4:	6121      	str	r1, [r4, #16]
 80087a6:	07d8      	lsls	r0, r3, #31
 80087a8:	d5ea      	bpl.n	8008780 <_printf_float+0x194>
 80087aa:	1c4b      	adds	r3, r1, #1
 80087ac:	e7e7      	b.n	800877e <_printf_float+0x192>
 80087ae:	2900      	cmp	r1, #0
 80087b0:	bfd4      	ite	le
 80087b2:	f1c1 0202 	rsble	r2, r1, #2
 80087b6:	2201      	movgt	r2, #1
 80087b8:	4413      	add	r3, r2
 80087ba:	e7e0      	b.n	800877e <_printf_float+0x192>
 80087bc:	6823      	ldr	r3, [r4, #0]
 80087be:	055a      	lsls	r2, r3, #21
 80087c0:	d407      	bmi.n	80087d2 <_printf_float+0x1e6>
 80087c2:	6923      	ldr	r3, [r4, #16]
 80087c4:	4642      	mov	r2, r8
 80087c6:	4631      	mov	r1, r6
 80087c8:	4628      	mov	r0, r5
 80087ca:	47b8      	blx	r7
 80087cc:	3001      	adds	r0, #1
 80087ce:	d12b      	bne.n	8008828 <_printf_float+0x23c>
 80087d0:	e767      	b.n	80086a2 <_printf_float+0xb6>
 80087d2:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80087d6:	f240 80dd 	bls.w	8008994 <_printf_float+0x3a8>
 80087da:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80087de:	2200      	movs	r2, #0
 80087e0:	2300      	movs	r3, #0
 80087e2:	f7f8 f989 	bl	8000af8 <__aeabi_dcmpeq>
 80087e6:	2800      	cmp	r0, #0
 80087e8:	d033      	beq.n	8008852 <_printf_float+0x266>
 80087ea:	4a37      	ldr	r2, [pc, #220]	@ (80088c8 <_printf_float+0x2dc>)
 80087ec:	2301      	movs	r3, #1
 80087ee:	4631      	mov	r1, r6
 80087f0:	4628      	mov	r0, r5
 80087f2:	47b8      	blx	r7
 80087f4:	3001      	adds	r0, #1
 80087f6:	f43f af54 	beq.w	80086a2 <_printf_float+0xb6>
 80087fa:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 80087fe:	4543      	cmp	r3, r8
 8008800:	db02      	blt.n	8008808 <_printf_float+0x21c>
 8008802:	6823      	ldr	r3, [r4, #0]
 8008804:	07d8      	lsls	r0, r3, #31
 8008806:	d50f      	bpl.n	8008828 <_printf_float+0x23c>
 8008808:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800880c:	4631      	mov	r1, r6
 800880e:	4628      	mov	r0, r5
 8008810:	47b8      	blx	r7
 8008812:	3001      	adds	r0, #1
 8008814:	f43f af45 	beq.w	80086a2 <_printf_float+0xb6>
 8008818:	f04f 0900 	mov.w	r9, #0
 800881c:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 8008820:	f104 0a1a 	add.w	sl, r4, #26
 8008824:	45c8      	cmp	r8, r9
 8008826:	dc09      	bgt.n	800883c <_printf_float+0x250>
 8008828:	6823      	ldr	r3, [r4, #0]
 800882a:	079b      	lsls	r3, r3, #30
 800882c:	f100 8103 	bmi.w	8008a36 <_printf_float+0x44a>
 8008830:	68e0      	ldr	r0, [r4, #12]
 8008832:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008834:	4298      	cmp	r0, r3
 8008836:	bfb8      	it	lt
 8008838:	4618      	movlt	r0, r3
 800883a:	e734      	b.n	80086a6 <_printf_float+0xba>
 800883c:	2301      	movs	r3, #1
 800883e:	4652      	mov	r2, sl
 8008840:	4631      	mov	r1, r6
 8008842:	4628      	mov	r0, r5
 8008844:	47b8      	blx	r7
 8008846:	3001      	adds	r0, #1
 8008848:	f43f af2b 	beq.w	80086a2 <_printf_float+0xb6>
 800884c:	f109 0901 	add.w	r9, r9, #1
 8008850:	e7e8      	b.n	8008824 <_printf_float+0x238>
 8008852:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008854:	2b00      	cmp	r3, #0
 8008856:	dc39      	bgt.n	80088cc <_printf_float+0x2e0>
 8008858:	4a1b      	ldr	r2, [pc, #108]	@ (80088c8 <_printf_float+0x2dc>)
 800885a:	2301      	movs	r3, #1
 800885c:	4631      	mov	r1, r6
 800885e:	4628      	mov	r0, r5
 8008860:	47b8      	blx	r7
 8008862:	3001      	adds	r0, #1
 8008864:	f43f af1d 	beq.w	80086a2 <_printf_float+0xb6>
 8008868:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800886c:	ea59 0303 	orrs.w	r3, r9, r3
 8008870:	d102      	bne.n	8008878 <_printf_float+0x28c>
 8008872:	6823      	ldr	r3, [r4, #0]
 8008874:	07d9      	lsls	r1, r3, #31
 8008876:	d5d7      	bpl.n	8008828 <_printf_float+0x23c>
 8008878:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800887c:	4631      	mov	r1, r6
 800887e:	4628      	mov	r0, r5
 8008880:	47b8      	blx	r7
 8008882:	3001      	adds	r0, #1
 8008884:	f43f af0d 	beq.w	80086a2 <_printf_float+0xb6>
 8008888:	f04f 0a00 	mov.w	sl, #0
 800888c:	f104 0b1a 	add.w	fp, r4, #26
 8008890:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008892:	425b      	negs	r3, r3
 8008894:	4553      	cmp	r3, sl
 8008896:	dc01      	bgt.n	800889c <_printf_float+0x2b0>
 8008898:	464b      	mov	r3, r9
 800889a:	e793      	b.n	80087c4 <_printf_float+0x1d8>
 800889c:	2301      	movs	r3, #1
 800889e:	465a      	mov	r2, fp
 80088a0:	4631      	mov	r1, r6
 80088a2:	4628      	mov	r0, r5
 80088a4:	47b8      	blx	r7
 80088a6:	3001      	adds	r0, #1
 80088a8:	f43f aefb 	beq.w	80086a2 <_printf_float+0xb6>
 80088ac:	f10a 0a01 	add.w	sl, sl, #1
 80088b0:	e7ee      	b.n	8008890 <_printf_float+0x2a4>
 80088b2:	bf00      	nop
 80088b4:	7fefffff 	.word	0x7fefffff
 80088b8:	0800ad0c 	.word	0x0800ad0c
 80088bc:	0800ad08 	.word	0x0800ad08
 80088c0:	0800ad14 	.word	0x0800ad14
 80088c4:	0800ad10 	.word	0x0800ad10
 80088c8:	0800ad18 	.word	0x0800ad18
 80088cc:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80088ce:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80088d2:	4553      	cmp	r3, sl
 80088d4:	bfa8      	it	ge
 80088d6:	4653      	movge	r3, sl
 80088d8:	2b00      	cmp	r3, #0
 80088da:	4699      	mov	r9, r3
 80088dc:	dc36      	bgt.n	800894c <_printf_float+0x360>
 80088de:	f04f 0b00 	mov.w	fp, #0
 80088e2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80088e6:	f104 021a 	add.w	r2, r4, #26
 80088ea:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80088ec:	9306      	str	r3, [sp, #24]
 80088ee:	eba3 0309 	sub.w	r3, r3, r9
 80088f2:	455b      	cmp	r3, fp
 80088f4:	dc31      	bgt.n	800895a <_printf_float+0x36e>
 80088f6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80088f8:	459a      	cmp	sl, r3
 80088fa:	dc3a      	bgt.n	8008972 <_printf_float+0x386>
 80088fc:	6823      	ldr	r3, [r4, #0]
 80088fe:	07da      	lsls	r2, r3, #31
 8008900:	d437      	bmi.n	8008972 <_printf_float+0x386>
 8008902:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008904:	ebaa 0903 	sub.w	r9, sl, r3
 8008908:	9b06      	ldr	r3, [sp, #24]
 800890a:	ebaa 0303 	sub.w	r3, sl, r3
 800890e:	4599      	cmp	r9, r3
 8008910:	bfa8      	it	ge
 8008912:	4699      	movge	r9, r3
 8008914:	f1b9 0f00 	cmp.w	r9, #0
 8008918:	dc33      	bgt.n	8008982 <_printf_float+0x396>
 800891a:	f04f 0800 	mov.w	r8, #0
 800891e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8008922:	f104 0b1a 	add.w	fp, r4, #26
 8008926:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008928:	ebaa 0303 	sub.w	r3, sl, r3
 800892c:	eba3 0309 	sub.w	r3, r3, r9
 8008930:	4543      	cmp	r3, r8
 8008932:	f77f af79 	ble.w	8008828 <_printf_float+0x23c>
 8008936:	2301      	movs	r3, #1
 8008938:	465a      	mov	r2, fp
 800893a:	4631      	mov	r1, r6
 800893c:	4628      	mov	r0, r5
 800893e:	47b8      	blx	r7
 8008940:	3001      	adds	r0, #1
 8008942:	f43f aeae 	beq.w	80086a2 <_printf_float+0xb6>
 8008946:	f108 0801 	add.w	r8, r8, #1
 800894a:	e7ec      	b.n	8008926 <_printf_float+0x33a>
 800894c:	4642      	mov	r2, r8
 800894e:	4631      	mov	r1, r6
 8008950:	4628      	mov	r0, r5
 8008952:	47b8      	blx	r7
 8008954:	3001      	adds	r0, #1
 8008956:	d1c2      	bne.n	80088de <_printf_float+0x2f2>
 8008958:	e6a3      	b.n	80086a2 <_printf_float+0xb6>
 800895a:	2301      	movs	r3, #1
 800895c:	4631      	mov	r1, r6
 800895e:	4628      	mov	r0, r5
 8008960:	9206      	str	r2, [sp, #24]
 8008962:	47b8      	blx	r7
 8008964:	3001      	adds	r0, #1
 8008966:	f43f ae9c 	beq.w	80086a2 <_printf_float+0xb6>
 800896a:	9a06      	ldr	r2, [sp, #24]
 800896c:	f10b 0b01 	add.w	fp, fp, #1
 8008970:	e7bb      	b.n	80088ea <_printf_float+0x2fe>
 8008972:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008976:	4631      	mov	r1, r6
 8008978:	4628      	mov	r0, r5
 800897a:	47b8      	blx	r7
 800897c:	3001      	adds	r0, #1
 800897e:	d1c0      	bne.n	8008902 <_printf_float+0x316>
 8008980:	e68f      	b.n	80086a2 <_printf_float+0xb6>
 8008982:	9a06      	ldr	r2, [sp, #24]
 8008984:	464b      	mov	r3, r9
 8008986:	4442      	add	r2, r8
 8008988:	4631      	mov	r1, r6
 800898a:	4628      	mov	r0, r5
 800898c:	47b8      	blx	r7
 800898e:	3001      	adds	r0, #1
 8008990:	d1c3      	bne.n	800891a <_printf_float+0x32e>
 8008992:	e686      	b.n	80086a2 <_printf_float+0xb6>
 8008994:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8008998:	f1ba 0f01 	cmp.w	sl, #1
 800899c:	dc01      	bgt.n	80089a2 <_printf_float+0x3b6>
 800899e:	07db      	lsls	r3, r3, #31
 80089a0:	d536      	bpl.n	8008a10 <_printf_float+0x424>
 80089a2:	2301      	movs	r3, #1
 80089a4:	4642      	mov	r2, r8
 80089a6:	4631      	mov	r1, r6
 80089a8:	4628      	mov	r0, r5
 80089aa:	47b8      	blx	r7
 80089ac:	3001      	adds	r0, #1
 80089ae:	f43f ae78 	beq.w	80086a2 <_printf_float+0xb6>
 80089b2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80089b6:	4631      	mov	r1, r6
 80089b8:	4628      	mov	r0, r5
 80089ba:	47b8      	blx	r7
 80089bc:	3001      	adds	r0, #1
 80089be:	f43f ae70 	beq.w	80086a2 <_printf_float+0xb6>
 80089c2:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80089c6:	2200      	movs	r2, #0
 80089c8:	2300      	movs	r3, #0
 80089ca:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 80089ce:	f7f8 f893 	bl	8000af8 <__aeabi_dcmpeq>
 80089d2:	b9c0      	cbnz	r0, 8008a06 <_printf_float+0x41a>
 80089d4:	4653      	mov	r3, sl
 80089d6:	f108 0201 	add.w	r2, r8, #1
 80089da:	4631      	mov	r1, r6
 80089dc:	4628      	mov	r0, r5
 80089de:	47b8      	blx	r7
 80089e0:	3001      	adds	r0, #1
 80089e2:	d10c      	bne.n	80089fe <_printf_float+0x412>
 80089e4:	e65d      	b.n	80086a2 <_printf_float+0xb6>
 80089e6:	2301      	movs	r3, #1
 80089e8:	465a      	mov	r2, fp
 80089ea:	4631      	mov	r1, r6
 80089ec:	4628      	mov	r0, r5
 80089ee:	47b8      	blx	r7
 80089f0:	3001      	adds	r0, #1
 80089f2:	f43f ae56 	beq.w	80086a2 <_printf_float+0xb6>
 80089f6:	f108 0801 	add.w	r8, r8, #1
 80089fa:	45d0      	cmp	r8, sl
 80089fc:	dbf3      	blt.n	80089e6 <_printf_float+0x3fa>
 80089fe:	464b      	mov	r3, r9
 8008a00:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8008a04:	e6df      	b.n	80087c6 <_printf_float+0x1da>
 8008a06:	f04f 0800 	mov.w	r8, #0
 8008a0a:	f104 0b1a 	add.w	fp, r4, #26
 8008a0e:	e7f4      	b.n	80089fa <_printf_float+0x40e>
 8008a10:	2301      	movs	r3, #1
 8008a12:	4642      	mov	r2, r8
 8008a14:	e7e1      	b.n	80089da <_printf_float+0x3ee>
 8008a16:	2301      	movs	r3, #1
 8008a18:	464a      	mov	r2, r9
 8008a1a:	4631      	mov	r1, r6
 8008a1c:	4628      	mov	r0, r5
 8008a1e:	47b8      	blx	r7
 8008a20:	3001      	adds	r0, #1
 8008a22:	f43f ae3e 	beq.w	80086a2 <_printf_float+0xb6>
 8008a26:	f108 0801 	add.w	r8, r8, #1
 8008a2a:	68e3      	ldr	r3, [r4, #12]
 8008a2c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8008a2e:	1a5b      	subs	r3, r3, r1
 8008a30:	4543      	cmp	r3, r8
 8008a32:	dcf0      	bgt.n	8008a16 <_printf_float+0x42a>
 8008a34:	e6fc      	b.n	8008830 <_printf_float+0x244>
 8008a36:	f04f 0800 	mov.w	r8, #0
 8008a3a:	f104 0919 	add.w	r9, r4, #25
 8008a3e:	e7f4      	b.n	8008a2a <_printf_float+0x43e>

08008a40 <_printf_common>:
 8008a40:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008a44:	4616      	mov	r6, r2
 8008a46:	4698      	mov	r8, r3
 8008a48:	688a      	ldr	r2, [r1, #8]
 8008a4a:	690b      	ldr	r3, [r1, #16]
 8008a4c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8008a50:	4293      	cmp	r3, r2
 8008a52:	bfb8      	it	lt
 8008a54:	4613      	movlt	r3, r2
 8008a56:	6033      	str	r3, [r6, #0]
 8008a58:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8008a5c:	4607      	mov	r7, r0
 8008a5e:	460c      	mov	r4, r1
 8008a60:	b10a      	cbz	r2, 8008a66 <_printf_common+0x26>
 8008a62:	3301      	adds	r3, #1
 8008a64:	6033      	str	r3, [r6, #0]
 8008a66:	6823      	ldr	r3, [r4, #0]
 8008a68:	0699      	lsls	r1, r3, #26
 8008a6a:	bf42      	ittt	mi
 8008a6c:	6833      	ldrmi	r3, [r6, #0]
 8008a6e:	3302      	addmi	r3, #2
 8008a70:	6033      	strmi	r3, [r6, #0]
 8008a72:	6825      	ldr	r5, [r4, #0]
 8008a74:	f015 0506 	ands.w	r5, r5, #6
 8008a78:	d106      	bne.n	8008a88 <_printf_common+0x48>
 8008a7a:	f104 0a19 	add.w	sl, r4, #25
 8008a7e:	68e3      	ldr	r3, [r4, #12]
 8008a80:	6832      	ldr	r2, [r6, #0]
 8008a82:	1a9b      	subs	r3, r3, r2
 8008a84:	42ab      	cmp	r3, r5
 8008a86:	dc26      	bgt.n	8008ad6 <_printf_common+0x96>
 8008a88:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8008a8c:	6822      	ldr	r2, [r4, #0]
 8008a8e:	3b00      	subs	r3, #0
 8008a90:	bf18      	it	ne
 8008a92:	2301      	movne	r3, #1
 8008a94:	0692      	lsls	r2, r2, #26
 8008a96:	d42b      	bmi.n	8008af0 <_printf_common+0xb0>
 8008a98:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8008a9c:	4641      	mov	r1, r8
 8008a9e:	4638      	mov	r0, r7
 8008aa0:	47c8      	blx	r9
 8008aa2:	3001      	adds	r0, #1
 8008aa4:	d01e      	beq.n	8008ae4 <_printf_common+0xa4>
 8008aa6:	6823      	ldr	r3, [r4, #0]
 8008aa8:	6922      	ldr	r2, [r4, #16]
 8008aaa:	f003 0306 	and.w	r3, r3, #6
 8008aae:	2b04      	cmp	r3, #4
 8008ab0:	bf02      	ittt	eq
 8008ab2:	68e5      	ldreq	r5, [r4, #12]
 8008ab4:	6833      	ldreq	r3, [r6, #0]
 8008ab6:	1aed      	subeq	r5, r5, r3
 8008ab8:	68a3      	ldr	r3, [r4, #8]
 8008aba:	bf0c      	ite	eq
 8008abc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008ac0:	2500      	movne	r5, #0
 8008ac2:	4293      	cmp	r3, r2
 8008ac4:	bfc4      	itt	gt
 8008ac6:	1a9b      	subgt	r3, r3, r2
 8008ac8:	18ed      	addgt	r5, r5, r3
 8008aca:	2600      	movs	r6, #0
 8008acc:	341a      	adds	r4, #26
 8008ace:	42b5      	cmp	r5, r6
 8008ad0:	d11a      	bne.n	8008b08 <_printf_common+0xc8>
 8008ad2:	2000      	movs	r0, #0
 8008ad4:	e008      	b.n	8008ae8 <_printf_common+0xa8>
 8008ad6:	2301      	movs	r3, #1
 8008ad8:	4652      	mov	r2, sl
 8008ada:	4641      	mov	r1, r8
 8008adc:	4638      	mov	r0, r7
 8008ade:	47c8      	blx	r9
 8008ae0:	3001      	adds	r0, #1
 8008ae2:	d103      	bne.n	8008aec <_printf_common+0xac>
 8008ae4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8008ae8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008aec:	3501      	adds	r5, #1
 8008aee:	e7c6      	b.n	8008a7e <_printf_common+0x3e>
 8008af0:	18e1      	adds	r1, r4, r3
 8008af2:	1c5a      	adds	r2, r3, #1
 8008af4:	2030      	movs	r0, #48	@ 0x30
 8008af6:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8008afa:	4422      	add	r2, r4
 8008afc:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8008b00:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8008b04:	3302      	adds	r3, #2
 8008b06:	e7c7      	b.n	8008a98 <_printf_common+0x58>
 8008b08:	2301      	movs	r3, #1
 8008b0a:	4622      	mov	r2, r4
 8008b0c:	4641      	mov	r1, r8
 8008b0e:	4638      	mov	r0, r7
 8008b10:	47c8      	blx	r9
 8008b12:	3001      	adds	r0, #1
 8008b14:	d0e6      	beq.n	8008ae4 <_printf_common+0xa4>
 8008b16:	3601      	adds	r6, #1
 8008b18:	e7d9      	b.n	8008ace <_printf_common+0x8e>
	...

08008b1c <_printf_i>:
 8008b1c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008b20:	7e0f      	ldrb	r7, [r1, #24]
 8008b22:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8008b24:	2f78      	cmp	r7, #120	@ 0x78
 8008b26:	4691      	mov	r9, r2
 8008b28:	4680      	mov	r8, r0
 8008b2a:	460c      	mov	r4, r1
 8008b2c:	469a      	mov	sl, r3
 8008b2e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8008b32:	d807      	bhi.n	8008b44 <_printf_i+0x28>
 8008b34:	2f62      	cmp	r7, #98	@ 0x62
 8008b36:	d80a      	bhi.n	8008b4e <_printf_i+0x32>
 8008b38:	2f00      	cmp	r7, #0
 8008b3a:	f000 80d1 	beq.w	8008ce0 <_printf_i+0x1c4>
 8008b3e:	2f58      	cmp	r7, #88	@ 0x58
 8008b40:	f000 80b8 	beq.w	8008cb4 <_printf_i+0x198>
 8008b44:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008b48:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8008b4c:	e03a      	b.n	8008bc4 <_printf_i+0xa8>
 8008b4e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8008b52:	2b15      	cmp	r3, #21
 8008b54:	d8f6      	bhi.n	8008b44 <_printf_i+0x28>
 8008b56:	a101      	add	r1, pc, #4	@ (adr r1, 8008b5c <_printf_i+0x40>)
 8008b58:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8008b5c:	08008bb5 	.word	0x08008bb5
 8008b60:	08008bc9 	.word	0x08008bc9
 8008b64:	08008b45 	.word	0x08008b45
 8008b68:	08008b45 	.word	0x08008b45
 8008b6c:	08008b45 	.word	0x08008b45
 8008b70:	08008b45 	.word	0x08008b45
 8008b74:	08008bc9 	.word	0x08008bc9
 8008b78:	08008b45 	.word	0x08008b45
 8008b7c:	08008b45 	.word	0x08008b45
 8008b80:	08008b45 	.word	0x08008b45
 8008b84:	08008b45 	.word	0x08008b45
 8008b88:	08008cc7 	.word	0x08008cc7
 8008b8c:	08008bf3 	.word	0x08008bf3
 8008b90:	08008c81 	.word	0x08008c81
 8008b94:	08008b45 	.word	0x08008b45
 8008b98:	08008b45 	.word	0x08008b45
 8008b9c:	08008ce9 	.word	0x08008ce9
 8008ba0:	08008b45 	.word	0x08008b45
 8008ba4:	08008bf3 	.word	0x08008bf3
 8008ba8:	08008b45 	.word	0x08008b45
 8008bac:	08008b45 	.word	0x08008b45
 8008bb0:	08008c89 	.word	0x08008c89
 8008bb4:	6833      	ldr	r3, [r6, #0]
 8008bb6:	1d1a      	adds	r2, r3, #4
 8008bb8:	681b      	ldr	r3, [r3, #0]
 8008bba:	6032      	str	r2, [r6, #0]
 8008bbc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008bc0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8008bc4:	2301      	movs	r3, #1
 8008bc6:	e09c      	b.n	8008d02 <_printf_i+0x1e6>
 8008bc8:	6833      	ldr	r3, [r6, #0]
 8008bca:	6820      	ldr	r0, [r4, #0]
 8008bcc:	1d19      	adds	r1, r3, #4
 8008bce:	6031      	str	r1, [r6, #0]
 8008bd0:	0606      	lsls	r6, r0, #24
 8008bd2:	d501      	bpl.n	8008bd8 <_printf_i+0xbc>
 8008bd4:	681d      	ldr	r5, [r3, #0]
 8008bd6:	e003      	b.n	8008be0 <_printf_i+0xc4>
 8008bd8:	0645      	lsls	r5, r0, #25
 8008bda:	d5fb      	bpl.n	8008bd4 <_printf_i+0xb8>
 8008bdc:	f9b3 5000 	ldrsh.w	r5, [r3]
 8008be0:	2d00      	cmp	r5, #0
 8008be2:	da03      	bge.n	8008bec <_printf_i+0xd0>
 8008be4:	232d      	movs	r3, #45	@ 0x2d
 8008be6:	426d      	negs	r5, r5
 8008be8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008bec:	4858      	ldr	r0, [pc, #352]	@ (8008d50 <_printf_i+0x234>)
 8008bee:	230a      	movs	r3, #10
 8008bf0:	e011      	b.n	8008c16 <_printf_i+0xfa>
 8008bf2:	6821      	ldr	r1, [r4, #0]
 8008bf4:	6833      	ldr	r3, [r6, #0]
 8008bf6:	0608      	lsls	r0, r1, #24
 8008bf8:	f853 5b04 	ldr.w	r5, [r3], #4
 8008bfc:	d402      	bmi.n	8008c04 <_printf_i+0xe8>
 8008bfe:	0649      	lsls	r1, r1, #25
 8008c00:	bf48      	it	mi
 8008c02:	b2ad      	uxthmi	r5, r5
 8008c04:	2f6f      	cmp	r7, #111	@ 0x6f
 8008c06:	4852      	ldr	r0, [pc, #328]	@ (8008d50 <_printf_i+0x234>)
 8008c08:	6033      	str	r3, [r6, #0]
 8008c0a:	bf14      	ite	ne
 8008c0c:	230a      	movne	r3, #10
 8008c0e:	2308      	moveq	r3, #8
 8008c10:	2100      	movs	r1, #0
 8008c12:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8008c16:	6866      	ldr	r6, [r4, #4]
 8008c18:	60a6      	str	r6, [r4, #8]
 8008c1a:	2e00      	cmp	r6, #0
 8008c1c:	db05      	blt.n	8008c2a <_printf_i+0x10e>
 8008c1e:	6821      	ldr	r1, [r4, #0]
 8008c20:	432e      	orrs	r6, r5
 8008c22:	f021 0104 	bic.w	r1, r1, #4
 8008c26:	6021      	str	r1, [r4, #0]
 8008c28:	d04b      	beq.n	8008cc2 <_printf_i+0x1a6>
 8008c2a:	4616      	mov	r6, r2
 8008c2c:	fbb5 f1f3 	udiv	r1, r5, r3
 8008c30:	fb03 5711 	mls	r7, r3, r1, r5
 8008c34:	5dc7      	ldrb	r7, [r0, r7]
 8008c36:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8008c3a:	462f      	mov	r7, r5
 8008c3c:	42bb      	cmp	r3, r7
 8008c3e:	460d      	mov	r5, r1
 8008c40:	d9f4      	bls.n	8008c2c <_printf_i+0x110>
 8008c42:	2b08      	cmp	r3, #8
 8008c44:	d10b      	bne.n	8008c5e <_printf_i+0x142>
 8008c46:	6823      	ldr	r3, [r4, #0]
 8008c48:	07df      	lsls	r7, r3, #31
 8008c4a:	d508      	bpl.n	8008c5e <_printf_i+0x142>
 8008c4c:	6923      	ldr	r3, [r4, #16]
 8008c4e:	6861      	ldr	r1, [r4, #4]
 8008c50:	4299      	cmp	r1, r3
 8008c52:	bfde      	ittt	le
 8008c54:	2330      	movle	r3, #48	@ 0x30
 8008c56:	f806 3c01 	strble.w	r3, [r6, #-1]
 8008c5a:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 8008c5e:	1b92      	subs	r2, r2, r6
 8008c60:	6122      	str	r2, [r4, #16]
 8008c62:	f8cd a000 	str.w	sl, [sp]
 8008c66:	464b      	mov	r3, r9
 8008c68:	aa03      	add	r2, sp, #12
 8008c6a:	4621      	mov	r1, r4
 8008c6c:	4640      	mov	r0, r8
 8008c6e:	f7ff fee7 	bl	8008a40 <_printf_common>
 8008c72:	3001      	adds	r0, #1
 8008c74:	d14a      	bne.n	8008d0c <_printf_i+0x1f0>
 8008c76:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8008c7a:	b004      	add	sp, #16
 8008c7c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008c80:	6823      	ldr	r3, [r4, #0]
 8008c82:	f043 0320 	orr.w	r3, r3, #32
 8008c86:	6023      	str	r3, [r4, #0]
 8008c88:	4832      	ldr	r0, [pc, #200]	@ (8008d54 <_printf_i+0x238>)
 8008c8a:	2778      	movs	r7, #120	@ 0x78
 8008c8c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8008c90:	6823      	ldr	r3, [r4, #0]
 8008c92:	6831      	ldr	r1, [r6, #0]
 8008c94:	061f      	lsls	r7, r3, #24
 8008c96:	f851 5b04 	ldr.w	r5, [r1], #4
 8008c9a:	d402      	bmi.n	8008ca2 <_printf_i+0x186>
 8008c9c:	065f      	lsls	r7, r3, #25
 8008c9e:	bf48      	it	mi
 8008ca0:	b2ad      	uxthmi	r5, r5
 8008ca2:	6031      	str	r1, [r6, #0]
 8008ca4:	07d9      	lsls	r1, r3, #31
 8008ca6:	bf44      	itt	mi
 8008ca8:	f043 0320 	orrmi.w	r3, r3, #32
 8008cac:	6023      	strmi	r3, [r4, #0]
 8008cae:	b11d      	cbz	r5, 8008cb8 <_printf_i+0x19c>
 8008cb0:	2310      	movs	r3, #16
 8008cb2:	e7ad      	b.n	8008c10 <_printf_i+0xf4>
 8008cb4:	4826      	ldr	r0, [pc, #152]	@ (8008d50 <_printf_i+0x234>)
 8008cb6:	e7e9      	b.n	8008c8c <_printf_i+0x170>
 8008cb8:	6823      	ldr	r3, [r4, #0]
 8008cba:	f023 0320 	bic.w	r3, r3, #32
 8008cbe:	6023      	str	r3, [r4, #0]
 8008cc0:	e7f6      	b.n	8008cb0 <_printf_i+0x194>
 8008cc2:	4616      	mov	r6, r2
 8008cc4:	e7bd      	b.n	8008c42 <_printf_i+0x126>
 8008cc6:	6833      	ldr	r3, [r6, #0]
 8008cc8:	6825      	ldr	r5, [r4, #0]
 8008cca:	6961      	ldr	r1, [r4, #20]
 8008ccc:	1d18      	adds	r0, r3, #4
 8008cce:	6030      	str	r0, [r6, #0]
 8008cd0:	062e      	lsls	r6, r5, #24
 8008cd2:	681b      	ldr	r3, [r3, #0]
 8008cd4:	d501      	bpl.n	8008cda <_printf_i+0x1be>
 8008cd6:	6019      	str	r1, [r3, #0]
 8008cd8:	e002      	b.n	8008ce0 <_printf_i+0x1c4>
 8008cda:	0668      	lsls	r0, r5, #25
 8008cdc:	d5fb      	bpl.n	8008cd6 <_printf_i+0x1ba>
 8008cde:	8019      	strh	r1, [r3, #0]
 8008ce0:	2300      	movs	r3, #0
 8008ce2:	6123      	str	r3, [r4, #16]
 8008ce4:	4616      	mov	r6, r2
 8008ce6:	e7bc      	b.n	8008c62 <_printf_i+0x146>
 8008ce8:	6833      	ldr	r3, [r6, #0]
 8008cea:	1d1a      	adds	r2, r3, #4
 8008cec:	6032      	str	r2, [r6, #0]
 8008cee:	681e      	ldr	r6, [r3, #0]
 8008cf0:	6862      	ldr	r2, [r4, #4]
 8008cf2:	2100      	movs	r1, #0
 8008cf4:	4630      	mov	r0, r6
 8008cf6:	f7f7 fa83 	bl	8000200 <memchr>
 8008cfa:	b108      	cbz	r0, 8008d00 <_printf_i+0x1e4>
 8008cfc:	1b80      	subs	r0, r0, r6
 8008cfe:	6060      	str	r0, [r4, #4]
 8008d00:	6863      	ldr	r3, [r4, #4]
 8008d02:	6123      	str	r3, [r4, #16]
 8008d04:	2300      	movs	r3, #0
 8008d06:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008d0a:	e7aa      	b.n	8008c62 <_printf_i+0x146>
 8008d0c:	6923      	ldr	r3, [r4, #16]
 8008d0e:	4632      	mov	r2, r6
 8008d10:	4649      	mov	r1, r9
 8008d12:	4640      	mov	r0, r8
 8008d14:	47d0      	blx	sl
 8008d16:	3001      	adds	r0, #1
 8008d18:	d0ad      	beq.n	8008c76 <_printf_i+0x15a>
 8008d1a:	6823      	ldr	r3, [r4, #0]
 8008d1c:	079b      	lsls	r3, r3, #30
 8008d1e:	d413      	bmi.n	8008d48 <_printf_i+0x22c>
 8008d20:	68e0      	ldr	r0, [r4, #12]
 8008d22:	9b03      	ldr	r3, [sp, #12]
 8008d24:	4298      	cmp	r0, r3
 8008d26:	bfb8      	it	lt
 8008d28:	4618      	movlt	r0, r3
 8008d2a:	e7a6      	b.n	8008c7a <_printf_i+0x15e>
 8008d2c:	2301      	movs	r3, #1
 8008d2e:	4632      	mov	r2, r6
 8008d30:	4649      	mov	r1, r9
 8008d32:	4640      	mov	r0, r8
 8008d34:	47d0      	blx	sl
 8008d36:	3001      	adds	r0, #1
 8008d38:	d09d      	beq.n	8008c76 <_printf_i+0x15a>
 8008d3a:	3501      	adds	r5, #1
 8008d3c:	68e3      	ldr	r3, [r4, #12]
 8008d3e:	9903      	ldr	r1, [sp, #12]
 8008d40:	1a5b      	subs	r3, r3, r1
 8008d42:	42ab      	cmp	r3, r5
 8008d44:	dcf2      	bgt.n	8008d2c <_printf_i+0x210>
 8008d46:	e7eb      	b.n	8008d20 <_printf_i+0x204>
 8008d48:	2500      	movs	r5, #0
 8008d4a:	f104 0619 	add.w	r6, r4, #25
 8008d4e:	e7f5      	b.n	8008d3c <_printf_i+0x220>
 8008d50:	0800ad1a 	.word	0x0800ad1a
 8008d54:	0800ad2b 	.word	0x0800ad2b

08008d58 <std>:
 8008d58:	2300      	movs	r3, #0
 8008d5a:	b510      	push	{r4, lr}
 8008d5c:	4604      	mov	r4, r0
 8008d5e:	e9c0 3300 	strd	r3, r3, [r0]
 8008d62:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8008d66:	6083      	str	r3, [r0, #8]
 8008d68:	8181      	strh	r1, [r0, #12]
 8008d6a:	6643      	str	r3, [r0, #100]	@ 0x64
 8008d6c:	81c2      	strh	r2, [r0, #14]
 8008d6e:	6183      	str	r3, [r0, #24]
 8008d70:	4619      	mov	r1, r3
 8008d72:	2208      	movs	r2, #8
 8008d74:	305c      	adds	r0, #92	@ 0x5c
 8008d76:	f000 f9a3 	bl	80090c0 <memset>
 8008d7a:	4b0d      	ldr	r3, [pc, #52]	@ (8008db0 <std+0x58>)
 8008d7c:	6263      	str	r3, [r4, #36]	@ 0x24
 8008d7e:	4b0d      	ldr	r3, [pc, #52]	@ (8008db4 <std+0x5c>)
 8008d80:	62a3      	str	r3, [r4, #40]	@ 0x28
 8008d82:	4b0d      	ldr	r3, [pc, #52]	@ (8008db8 <std+0x60>)
 8008d84:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8008d86:	4b0d      	ldr	r3, [pc, #52]	@ (8008dbc <std+0x64>)
 8008d88:	6323      	str	r3, [r4, #48]	@ 0x30
 8008d8a:	4b0d      	ldr	r3, [pc, #52]	@ (8008dc0 <std+0x68>)
 8008d8c:	6224      	str	r4, [r4, #32]
 8008d8e:	429c      	cmp	r4, r3
 8008d90:	d006      	beq.n	8008da0 <std+0x48>
 8008d92:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8008d96:	4294      	cmp	r4, r2
 8008d98:	d002      	beq.n	8008da0 <std+0x48>
 8008d9a:	33d0      	adds	r3, #208	@ 0xd0
 8008d9c:	429c      	cmp	r4, r3
 8008d9e:	d105      	bne.n	8008dac <std+0x54>
 8008da0:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8008da4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008da8:	f000 ba16 	b.w	80091d8 <__retarget_lock_init_recursive>
 8008dac:	bd10      	pop	{r4, pc}
 8008dae:	bf00      	nop
 8008db0:	08008edd 	.word	0x08008edd
 8008db4:	08008eff 	.word	0x08008eff
 8008db8:	08008f37 	.word	0x08008f37
 8008dbc:	08008f5b 	.word	0x08008f5b
 8008dc0:	20040788 	.word	0x20040788

08008dc4 <stdio_exit_handler>:
 8008dc4:	4a02      	ldr	r2, [pc, #8]	@ (8008dd0 <stdio_exit_handler+0xc>)
 8008dc6:	4903      	ldr	r1, [pc, #12]	@ (8008dd4 <stdio_exit_handler+0x10>)
 8008dc8:	4803      	ldr	r0, [pc, #12]	@ (8008dd8 <stdio_exit_handler+0x14>)
 8008dca:	f000 b869 	b.w	8008ea0 <_fwalk_sglue>
 8008dce:	bf00      	nop
 8008dd0:	2004000c 	.word	0x2004000c
 8008dd4:	0800a9a5 	.word	0x0800a9a5
 8008dd8:	2004001c 	.word	0x2004001c

08008ddc <cleanup_stdio>:
 8008ddc:	6841      	ldr	r1, [r0, #4]
 8008dde:	4b0c      	ldr	r3, [pc, #48]	@ (8008e10 <cleanup_stdio+0x34>)
 8008de0:	4299      	cmp	r1, r3
 8008de2:	b510      	push	{r4, lr}
 8008de4:	4604      	mov	r4, r0
 8008de6:	d001      	beq.n	8008dec <cleanup_stdio+0x10>
 8008de8:	f001 fddc 	bl	800a9a4 <_fflush_r>
 8008dec:	68a1      	ldr	r1, [r4, #8]
 8008dee:	4b09      	ldr	r3, [pc, #36]	@ (8008e14 <cleanup_stdio+0x38>)
 8008df0:	4299      	cmp	r1, r3
 8008df2:	d002      	beq.n	8008dfa <cleanup_stdio+0x1e>
 8008df4:	4620      	mov	r0, r4
 8008df6:	f001 fdd5 	bl	800a9a4 <_fflush_r>
 8008dfa:	68e1      	ldr	r1, [r4, #12]
 8008dfc:	4b06      	ldr	r3, [pc, #24]	@ (8008e18 <cleanup_stdio+0x3c>)
 8008dfe:	4299      	cmp	r1, r3
 8008e00:	d004      	beq.n	8008e0c <cleanup_stdio+0x30>
 8008e02:	4620      	mov	r0, r4
 8008e04:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008e08:	f001 bdcc 	b.w	800a9a4 <_fflush_r>
 8008e0c:	bd10      	pop	{r4, pc}
 8008e0e:	bf00      	nop
 8008e10:	20040788 	.word	0x20040788
 8008e14:	200407f0 	.word	0x200407f0
 8008e18:	20040858 	.word	0x20040858

08008e1c <global_stdio_init.part.0>:
 8008e1c:	b510      	push	{r4, lr}
 8008e1e:	4b0b      	ldr	r3, [pc, #44]	@ (8008e4c <global_stdio_init.part.0+0x30>)
 8008e20:	4c0b      	ldr	r4, [pc, #44]	@ (8008e50 <global_stdio_init.part.0+0x34>)
 8008e22:	4a0c      	ldr	r2, [pc, #48]	@ (8008e54 <global_stdio_init.part.0+0x38>)
 8008e24:	601a      	str	r2, [r3, #0]
 8008e26:	4620      	mov	r0, r4
 8008e28:	2200      	movs	r2, #0
 8008e2a:	2104      	movs	r1, #4
 8008e2c:	f7ff ff94 	bl	8008d58 <std>
 8008e30:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8008e34:	2201      	movs	r2, #1
 8008e36:	2109      	movs	r1, #9
 8008e38:	f7ff ff8e 	bl	8008d58 <std>
 8008e3c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8008e40:	2202      	movs	r2, #2
 8008e42:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008e46:	2112      	movs	r1, #18
 8008e48:	f7ff bf86 	b.w	8008d58 <std>
 8008e4c:	200408c0 	.word	0x200408c0
 8008e50:	20040788 	.word	0x20040788
 8008e54:	08008dc5 	.word	0x08008dc5

08008e58 <__sfp_lock_acquire>:
 8008e58:	4801      	ldr	r0, [pc, #4]	@ (8008e60 <__sfp_lock_acquire+0x8>)
 8008e5a:	f000 b9be 	b.w	80091da <__retarget_lock_acquire_recursive>
 8008e5e:	bf00      	nop
 8008e60:	200408c9 	.word	0x200408c9

08008e64 <__sfp_lock_release>:
 8008e64:	4801      	ldr	r0, [pc, #4]	@ (8008e6c <__sfp_lock_release+0x8>)
 8008e66:	f000 b9b9 	b.w	80091dc <__retarget_lock_release_recursive>
 8008e6a:	bf00      	nop
 8008e6c:	200408c9 	.word	0x200408c9

08008e70 <__sinit>:
 8008e70:	b510      	push	{r4, lr}
 8008e72:	4604      	mov	r4, r0
 8008e74:	f7ff fff0 	bl	8008e58 <__sfp_lock_acquire>
 8008e78:	6a23      	ldr	r3, [r4, #32]
 8008e7a:	b11b      	cbz	r3, 8008e84 <__sinit+0x14>
 8008e7c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008e80:	f7ff bff0 	b.w	8008e64 <__sfp_lock_release>
 8008e84:	4b04      	ldr	r3, [pc, #16]	@ (8008e98 <__sinit+0x28>)
 8008e86:	6223      	str	r3, [r4, #32]
 8008e88:	4b04      	ldr	r3, [pc, #16]	@ (8008e9c <__sinit+0x2c>)
 8008e8a:	681b      	ldr	r3, [r3, #0]
 8008e8c:	2b00      	cmp	r3, #0
 8008e8e:	d1f5      	bne.n	8008e7c <__sinit+0xc>
 8008e90:	f7ff ffc4 	bl	8008e1c <global_stdio_init.part.0>
 8008e94:	e7f2      	b.n	8008e7c <__sinit+0xc>
 8008e96:	bf00      	nop
 8008e98:	08008ddd 	.word	0x08008ddd
 8008e9c:	200408c0 	.word	0x200408c0

08008ea0 <_fwalk_sglue>:
 8008ea0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008ea4:	4607      	mov	r7, r0
 8008ea6:	4688      	mov	r8, r1
 8008ea8:	4614      	mov	r4, r2
 8008eaa:	2600      	movs	r6, #0
 8008eac:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8008eb0:	f1b9 0901 	subs.w	r9, r9, #1
 8008eb4:	d505      	bpl.n	8008ec2 <_fwalk_sglue+0x22>
 8008eb6:	6824      	ldr	r4, [r4, #0]
 8008eb8:	2c00      	cmp	r4, #0
 8008eba:	d1f7      	bne.n	8008eac <_fwalk_sglue+0xc>
 8008ebc:	4630      	mov	r0, r6
 8008ebe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008ec2:	89ab      	ldrh	r3, [r5, #12]
 8008ec4:	2b01      	cmp	r3, #1
 8008ec6:	d907      	bls.n	8008ed8 <_fwalk_sglue+0x38>
 8008ec8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008ecc:	3301      	adds	r3, #1
 8008ece:	d003      	beq.n	8008ed8 <_fwalk_sglue+0x38>
 8008ed0:	4629      	mov	r1, r5
 8008ed2:	4638      	mov	r0, r7
 8008ed4:	47c0      	blx	r8
 8008ed6:	4306      	orrs	r6, r0
 8008ed8:	3568      	adds	r5, #104	@ 0x68
 8008eda:	e7e9      	b.n	8008eb0 <_fwalk_sglue+0x10>

08008edc <__sread>:
 8008edc:	b510      	push	{r4, lr}
 8008ede:	460c      	mov	r4, r1
 8008ee0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008ee4:	f000 f91a 	bl	800911c <_read_r>
 8008ee8:	2800      	cmp	r0, #0
 8008eea:	bfab      	itete	ge
 8008eec:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8008eee:	89a3      	ldrhlt	r3, [r4, #12]
 8008ef0:	181b      	addge	r3, r3, r0
 8008ef2:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8008ef6:	bfac      	ite	ge
 8008ef8:	6563      	strge	r3, [r4, #84]	@ 0x54
 8008efa:	81a3      	strhlt	r3, [r4, #12]
 8008efc:	bd10      	pop	{r4, pc}

08008efe <__swrite>:
 8008efe:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008f02:	461f      	mov	r7, r3
 8008f04:	898b      	ldrh	r3, [r1, #12]
 8008f06:	05db      	lsls	r3, r3, #23
 8008f08:	4605      	mov	r5, r0
 8008f0a:	460c      	mov	r4, r1
 8008f0c:	4616      	mov	r6, r2
 8008f0e:	d505      	bpl.n	8008f1c <__swrite+0x1e>
 8008f10:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008f14:	2302      	movs	r3, #2
 8008f16:	2200      	movs	r2, #0
 8008f18:	f000 f8ee 	bl	80090f8 <_lseek_r>
 8008f1c:	89a3      	ldrh	r3, [r4, #12]
 8008f1e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008f22:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8008f26:	81a3      	strh	r3, [r4, #12]
 8008f28:	4632      	mov	r2, r6
 8008f2a:	463b      	mov	r3, r7
 8008f2c:	4628      	mov	r0, r5
 8008f2e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008f32:	f000 b915 	b.w	8009160 <_write_r>

08008f36 <__sseek>:
 8008f36:	b510      	push	{r4, lr}
 8008f38:	460c      	mov	r4, r1
 8008f3a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008f3e:	f000 f8db 	bl	80090f8 <_lseek_r>
 8008f42:	1c43      	adds	r3, r0, #1
 8008f44:	89a3      	ldrh	r3, [r4, #12]
 8008f46:	bf15      	itete	ne
 8008f48:	6560      	strne	r0, [r4, #84]	@ 0x54
 8008f4a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8008f4e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8008f52:	81a3      	strheq	r3, [r4, #12]
 8008f54:	bf18      	it	ne
 8008f56:	81a3      	strhne	r3, [r4, #12]
 8008f58:	bd10      	pop	{r4, pc}

08008f5a <__sclose>:
 8008f5a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008f5e:	f000 b8bb 	b.w	80090d8 <_close_r>

08008f62 <__swbuf_r>:
 8008f62:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008f64:	460e      	mov	r6, r1
 8008f66:	4614      	mov	r4, r2
 8008f68:	4605      	mov	r5, r0
 8008f6a:	b118      	cbz	r0, 8008f74 <__swbuf_r+0x12>
 8008f6c:	6a03      	ldr	r3, [r0, #32]
 8008f6e:	b90b      	cbnz	r3, 8008f74 <__swbuf_r+0x12>
 8008f70:	f7ff ff7e 	bl	8008e70 <__sinit>
 8008f74:	69a3      	ldr	r3, [r4, #24]
 8008f76:	60a3      	str	r3, [r4, #8]
 8008f78:	89a3      	ldrh	r3, [r4, #12]
 8008f7a:	071a      	lsls	r2, r3, #28
 8008f7c:	d501      	bpl.n	8008f82 <__swbuf_r+0x20>
 8008f7e:	6923      	ldr	r3, [r4, #16]
 8008f80:	b943      	cbnz	r3, 8008f94 <__swbuf_r+0x32>
 8008f82:	4621      	mov	r1, r4
 8008f84:	4628      	mov	r0, r5
 8008f86:	f000 f82b 	bl	8008fe0 <__swsetup_r>
 8008f8a:	b118      	cbz	r0, 8008f94 <__swbuf_r+0x32>
 8008f8c:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 8008f90:	4638      	mov	r0, r7
 8008f92:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008f94:	6823      	ldr	r3, [r4, #0]
 8008f96:	6922      	ldr	r2, [r4, #16]
 8008f98:	1a98      	subs	r0, r3, r2
 8008f9a:	6963      	ldr	r3, [r4, #20]
 8008f9c:	b2f6      	uxtb	r6, r6
 8008f9e:	4283      	cmp	r3, r0
 8008fa0:	4637      	mov	r7, r6
 8008fa2:	dc05      	bgt.n	8008fb0 <__swbuf_r+0x4e>
 8008fa4:	4621      	mov	r1, r4
 8008fa6:	4628      	mov	r0, r5
 8008fa8:	f001 fcfc 	bl	800a9a4 <_fflush_r>
 8008fac:	2800      	cmp	r0, #0
 8008fae:	d1ed      	bne.n	8008f8c <__swbuf_r+0x2a>
 8008fb0:	68a3      	ldr	r3, [r4, #8]
 8008fb2:	3b01      	subs	r3, #1
 8008fb4:	60a3      	str	r3, [r4, #8]
 8008fb6:	6823      	ldr	r3, [r4, #0]
 8008fb8:	1c5a      	adds	r2, r3, #1
 8008fba:	6022      	str	r2, [r4, #0]
 8008fbc:	701e      	strb	r6, [r3, #0]
 8008fbe:	6962      	ldr	r2, [r4, #20]
 8008fc0:	1c43      	adds	r3, r0, #1
 8008fc2:	429a      	cmp	r2, r3
 8008fc4:	d004      	beq.n	8008fd0 <__swbuf_r+0x6e>
 8008fc6:	89a3      	ldrh	r3, [r4, #12]
 8008fc8:	07db      	lsls	r3, r3, #31
 8008fca:	d5e1      	bpl.n	8008f90 <__swbuf_r+0x2e>
 8008fcc:	2e0a      	cmp	r6, #10
 8008fce:	d1df      	bne.n	8008f90 <__swbuf_r+0x2e>
 8008fd0:	4621      	mov	r1, r4
 8008fd2:	4628      	mov	r0, r5
 8008fd4:	f001 fce6 	bl	800a9a4 <_fflush_r>
 8008fd8:	2800      	cmp	r0, #0
 8008fda:	d0d9      	beq.n	8008f90 <__swbuf_r+0x2e>
 8008fdc:	e7d6      	b.n	8008f8c <__swbuf_r+0x2a>
	...

08008fe0 <__swsetup_r>:
 8008fe0:	b538      	push	{r3, r4, r5, lr}
 8008fe2:	4b29      	ldr	r3, [pc, #164]	@ (8009088 <__swsetup_r+0xa8>)
 8008fe4:	4605      	mov	r5, r0
 8008fe6:	6818      	ldr	r0, [r3, #0]
 8008fe8:	460c      	mov	r4, r1
 8008fea:	b118      	cbz	r0, 8008ff4 <__swsetup_r+0x14>
 8008fec:	6a03      	ldr	r3, [r0, #32]
 8008fee:	b90b      	cbnz	r3, 8008ff4 <__swsetup_r+0x14>
 8008ff0:	f7ff ff3e 	bl	8008e70 <__sinit>
 8008ff4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008ff8:	0719      	lsls	r1, r3, #28
 8008ffa:	d422      	bmi.n	8009042 <__swsetup_r+0x62>
 8008ffc:	06da      	lsls	r2, r3, #27
 8008ffe:	d407      	bmi.n	8009010 <__swsetup_r+0x30>
 8009000:	2209      	movs	r2, #9
 8009002:	602a      	str	r2, [r5, #0]
 8009004:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009008:	81a3      	strh	r3, [r4, #12]
 800900a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800900e:	e033      	b.n	8009078 <__swsetup_r+0x98>
 8009010:	0758      	lsls	r0, r3, #29
 8009012:	d512      	bpl.n	800903a <__swsetup_r+0x5a>
 8009014:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009016:	b141      	cbz	r1, 800902a <__swsetup_r+0x4a>
 8009018:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800901c:	4299      	cmp	r1, r3
 800901e:	d002      	beq.n	8009026 <__swsetup_r+0x46>
 8009020:	4628      	mov	r0, r5
 8009022:	f000 ff35 	bl	8009e90 <_free_r>
 8009026:	2300      	movs	r3, #0
 8009028:	6363      	str	r3, [r4, #52]	@ 0x34
 800902a:	89a3      	ldrh	r3, [r4, #12]
 800902c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8009030:	81a3      	strh	r3, [r4, #12]
 8009032:	2300      	movs	r3, #0
 8009034:	6063      	str	r3, [r4, #4]
 8009036:	6923      	ldr	r3, [r4, #16]
 8009038:	6023      	str	r3, [r4, #0]
 800903a:	89a3      	ldrh	r3, [r4, #12]
 800903c:	f043 0308 	orr.w	r3, r3, #8
 8009040:	81a3      	strh	r3, [r4, #12]
 8009042:	6923      	ldr	r3, [r4, #16]
 8009044:	b94b      	cbnz	r3, 800905a <__swsetup_r+0x7a>
 8009046:	89a3      	ldrh	r3, [r4, #12]
 8009048:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800904c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009050:	d003      	beq.n	800905a <__swsetup_r+0x7a>
 8009052:	4621      	mov	r1, r4
 8009054:	4628      	mov	r0, r5
 8009056:	f001 fcf3 	bl	800aa40 <__smakebuf_r>
 800905a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800905e:	f013 0201 	ands.w	r2, r3, #1
 8009062:	d00a      	beq.n	800907a <__swsetup_r+0x9a>
 8009064:	2200      	movs	r2, #0
 8009066:	60a2      	str	r2, [r4, #8]
 8009068:	6962      	ldr	r2, [r4, #20]
 800906a:	4252      	negs	r2, r2
 800906c:	61a2      	str	r2, [r4, #24]
 800906e:	6922      	ldr	r2, [r4, #16]
 8009070:	b942      	cbnz	r2, 8009084 <__swsetup_r+0xa4>
 8009072:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8009076:	d1c5      	bne.n	8009004 <__swsetup_r+0x24>
 8009078:	bd38      	pop	{r3, r4, r5, pc}
 800907a:	0799      	lsls	r1, r3, #30
 800907c:	bf58      	it	pl
 800907e:	6962      	ldrpl	r2, [r4, #20]
 8009080:	60a2      	str	r2, [r4, #8]
 8009082:	e7f4      	b.n	800906e <__swsetup_r+0x8e>
 8009084:	2000      	movs	r0, #0
 8009086:	e7f7      	b.n	8009078 <__swsetup_r+0x98>
 8009088:	20040018 	.word	0x20040018

0800908c <memmove>:
 800908c:	4288      	cmp	r0, r1
 800908e:	b510      	push	{r4, lr}
 8009090:	eb01 0402 	add.w	r4, r1, r2
 8009094:	d902      	bls.n	800909c <memmove+0x10>
 8009096:	4284      	cmp	r4, r0
 8009098:	4623      	mov	r3, r4
 800909a:	d807      	bhi.n	80090ac <memmove+0x20>
 800909c:	1e43      	subs	r3, r0, #1
 800909e:	42a1      	cmp	r1, r4
 80090a0:	d008      	beq.n	80090b4 <memmove+0x28>
 80090a2:	f811 2b01 	ldrb.w	r2, [r1], #1
 80090a6:	f803 2f01 	strb.w	r2, [r3, #1]!
 80090aa:	e7f8      	b.n	800909e <memmove+0x12>
 80090ac:	4402      	add	r2, r0
 80090ae:	4601      	mov	r1, r0
 80090b0:	428a      	cmp	r2, r1
 80090b2:	d100      	bne.n	80090b6 <memmove+0x2a>
 80090b4:	bd10      	pop	{r4, pc}
 80090b6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80090ba:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80090be:	e7f7      	b.n	80090b0 <memmove+0x24>

080090c0 <memset>:
 80090c0:	4402      	add	r2, r0
 80090c2:	4603      	mov	r3, r0
 80090c4:	4293      	cmp	r3, r2
 80090c6:	d100      	bne.n	80090ca <memset+0xa>
 80090c8:	4770      	bx	lr
 80090ca:	f803 1b01 	strb.w	r1, [r3], #1
 80090ce:	e7f9      	b.n	80090c4 <memset+0x4>

080090d0 <_localeconv_r>:
 80090d0:	4800      	ldr	r0, [pc, #0]	@ (80090d4 <_localeconv_r+0x4>)
 80090d2:	4770      	bx	lr
 80090d4:	20040158 	.word	0x20040158

080090d8 <_close_r>:
 80090d8:	b538      	push	{r3, r4, r5, lr}
 80090da:	4d06      	ldr	r5, [pc, #24]	@ (80090f4 <_close_r+0x1c>)
 80090dc:	2300      	movs	r3, #0
 80090de:	4604      	mov	r4, r0
 80090e0:	4608      	mov	r0, r1
 80090e2:	602b      	str	r3, [r5, #0]
 80090e4:	f7f9 fa28 	bl	8002538 <_close>
 80090e8:	1c43      	adds	r3, r0, #1
 80090ea:	d102      	bne.n	80090f2 <_close_r+0x1a>
 80090ec:	682b      	ldr	r3, [r5, #0]
 80090ee:	b103      	cbz	r3, 80090f2 <_close_r+0x1a>
 80090f0:	6023      	str	r3, [r4, #0]
 80090f2:	bd38      	pop	{r3, r4, r5, pc}
 80090f4:	200408c4 	.word	0x200408c4

080090f8 <_lseek_r>:
 80090f8:	b538      	push	{r3, r4, r5, lr}
 80090fa:	4d07      	ldr	r5, [pc, #28]	@ (8009118 <_lseek_r+0x20>)
 80090fc:	4604      	mov	r4, r0
 80090fe:	4608      	mov	r0, r1
 8009100:	4611      	mov	r1, r2
 8009102:	2200      	movs	r2, #0
 8009104:	602a      	str	r2, [r5, #0]
 8009106:	461a      	mov	r2, r3
 8009108:	f7f9 fa3d 	bl	8002586 <_lseek>
 800910c:	1c43      	adds	r3, r0, #1
 800910e:	d102      	bne.n	8009116 <_lseek_r+0x1e>
 8009110:	682b      	ldr	r3, [r5, #0]
 8009112:	b103      	cbz	r3, 8009116 <_lseek_r+0x1e>
 8009114:	6023      	str	r3, [r4, #0]
 8009116:	bd38      	pop	{r3, r4, r5, pc}
 8009118:	200408c4 	.word	0x200408c4

0800911c <_read_r>:
 800911c:	b538      	push	{r3, r4, r5, lr}
 800911e:	4d07      	ldr	r5, [pc, #28]	@ (800913c <_read_r+0x20>)
 8009120:	4604      	mov	r4, r0
 8009122:	4608      	mov	r0, r1
 8009124:	4611      	mov	r1, r2
 8009126:	2200      	movs	r2, #0
 8009128:	602a      	str	r2, [r5, #0]
 800912a:	461a      	mov	r2, r3
 800912c:	f7f9 f9cb 	bl	80024c6 <_read>
 8009130:	1c43      	adds	r3, r0, #1
 8009132:	d102      	bne.n	800913a <_read_r+0x1e>
 8009134:	682b      	ldr	r3, [r5, #0]
 8009136:	b103      	cbz	r3, 800913a <_read_r+0x1e>
 8009138:	6023      	str	r3, [r4, #0]
 800913a:	bd38      	pop	{r3, r4, r5, pc}
 800913c:	200408c4 	.word	0x200408c4

08009140 <_sbrk_r>:
 8009140:	b538      	push	{r3, r4, r5, lr}
 8009142:	4d06      	ldr	r5, [pc, #24]	@ (800915c <_sbrk_r+0x1c>)
 8009144:	2300      	movs	r3, #0
 8009146:	4604      	mov	r4, r0
 8009148:	4608      	mov	r0, r1
 800914a:	602b      	str	r3, [r5, #0]
 800914c:	f7f9 fa28 	bl	80025a0 <_sbrk>
 8009150:	1c43      	adds	r3, r0, #1
 8009152:	d102      	bne.n	800915a <_sbrk_r+0x1a>
 8009154:	682b      	ldr	r3, [r5, #0]
 8009156:	b103      	cbz	r3, 800915a <_sbrk_r+0x1a>
 8009158:	6023      	str	r3, [r4, #0]
 800915a:	bd38      	pop	{r3, r4, r5, pc}
 800915c:	200408c4 	.word	0x200408c4

08009160 <_write_r>:
 8009160:	b538      	push	{r3, r4, r5, lr}
 8009162:	4d07      	ldr	r5, [pc, #28]	@ (8009180 <_write_r+0x20>)
 8009164:	4604      	mov	r4, r0
 8009166:	4608      	mov	r0, r1
 8009168:	4611      	mov	r1, r2
 800916a:	2200      	movs	r2, #0
 800916c:	602a      	str	r2, [r5, #0]
 800916e:	461a      	mov	r2, r3
 8009170:	f7f9 f9c6 	bl	8002500 <_write>
 8009174:	1c43      	adds	r3, r0, #1
 8009176:	d102      	bne.n	800917e <_write_r+0x1e>
 8009178:	682b      	ldr	r3, [r5, #0]
 800917a:	b103      	cbz	r3, 800917e <_write_r+0x1e>
 800917c:	6023      	str	r3, [r4, #0]
 800917e:	bd38      	pop	{r3, r4, r5, pc}
 8009180:	200408c4 	.word	0x200408c4

08009184 <__errno>:
 8009184:	4b01      	ldr	r3, [pc, #4]	@ (800918c <__errno+0x8>)
 8009186:	6818      	ldr	r0, [r3, #0]
 8009188:	4770      	bx	lr
 800918a:	bf00      	nop
 800918c:	20040018 	.word	0x20040018

08009190 <__libc_init_array>:
 8009190:	b570      	push	{r4, r5, r6, lr}
 8009192:	4d0d      	ldr	r5, [pc, #52]	@ (80091c8 <__libc_init_array+0x38>)
 8009194:	4c0d      	ldr	r4, [pc, #52]	@ (80091cc <__libc_init_array+0x3c>)
 8009196:	1b64      	subs	r4, r4, r5
 8009198:	10a4      	asrs	r4, r4, #2
 800919a:	2600      	movs	r6, #0
 800919c:	42a6      	cmp	r6, r4
 800919e:	d109      	bne.n	80091b4 <__libc_init_array+0x24>
 80091a0:	4d0b      	ldr	r5, [pc, #44]	@ (80091d0 <__libc_init_array+0x40>)
 80091a2:	4c0c      	ldr	r4, [pc, #48]	@ (80091d4 <__libc_init_array+0x44>)
 80091a4:	f001 fd68 	bl	800ac78 <_init>
 80091a8:	1b64      	subs	r4, r4, r5
 80091aa:	10a4      	asrs	r4, r4, #2
 80091ac:	2600      	movs	r6, #0
 80091ae:	42a6      	cmp	r6, r4
 80091b0:	d105      	bne.n	80091be <__libc_init_array+0x2e>
 80091b2:	bd70      	pop	{r4, r5, r6, pc}
 80091b4:	f855 3b04 	ldr.w	r3, [r5], #4
 80091b8:	4798      	blx	r3
 80091ba:	3601      	adds	r6, #1
 80091bc:	e7ee      	b.n	800919c <__libc_init_array+0xc>
 80091be:	f855 3b04 	ldr.w	r3, [r5], #4
 80091c2:	4798      	blx	r3
 80091c4:	3601      	adds	r6, #1
 80091c6:	e7f2      	b.n	80091ae <__libc_init_array+0x1e>
 80091c8:	0800b084 	.word	0x0800b084
 80091cc:	0800b084 	.word	0x0800b084
 80091d0:	0800b084 	.word	0x0800b084
 80091d4:	0800b08c 	.word	0x0800b08c

080091d8 <__retarget_lock_init_recursive>:
 80091d8:	4770      	bx	lr

080091da <__retarget_lock_acquire_recursive>:
 80091da:	4770      	bx	lr

080091dc <__retarget_lock_release_recursive>:
 80091dc:	4770      	bx	lr

080091de <quorem>:
 80091de:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80091e2:	6903      	ldr	r3, [r0, #16]
 80091e4:	690c      	ldr	r4, [r1, #16]
 80091e6:	42a3      	cmp	r3, r4
 80091e8:	4607      	mov	r7, r0
 80091ea:	db7e      	blt.n	80092ea <quorem+0x10c>
 80091ec:	3c01      	subs	r4, #1
 80091ee:	f101 0814 	add.w	r8, r1, #20
 80091f2:	00a3      	lsls	r3, r4, #2
 80091f4:	f100 0514 	add.w	r5, r0, #20
 80091f8:	9300      	str	r3, [sp, #0]
 80091fa:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80091fe:	9301      	str	r3, [sp, #4]
 8009200:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8009204:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8009208:	3301      	adds	r3, #1
 800920a:	429a      	cmp	r2, r3
 800920c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8009210:	fbb2 f6f3 	udiv	r6, r2, r3
 8009214:	d32e      	bcc.n	8009274 <quorem+0x96>
 8009216:	f04f 0a00 	mov.w	sl, #0
 800921a:	46c4      	mov	ip, r8
 800921c:	46ae      	mov	lr, r5
 800921e:	46d3      	mov	fp, sl
 8009220:	f85c 3b04 	ldr.w	r3, [ip], #4
 8009224:	b298      	uxth	r0, r3
 8009226:	fb06 a000 	mla	r0, r6, r0, sl
 800922a:	0c02      	lsrs	r2, r0, #16
 800922c:	0c1b      	lsrs	r3, r3, #16
 800922e:	fb06 2303 	mla	r3, r6, r3, r2
 8009232:	f8de 2000 	ldr.w	r2, [lr]
 8009236:	b280      	uxth	r0, r0
 8009238:	b292      	uxth	r2, r2
 800923a:	1a12      	subs	r2, r2, r0
 800923c:	445a      	add	r2, fp
 800923e:	f8de 0000 	ldr.w	r0, [lr]
 8009242:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8009246:	b29b      	uxth	r3, r3
 8009248:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800924c:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8009250:	b292      	uxth	r2, r2
 8009252:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8009256:	45e1      	cmp	r9, ip
 8009258:	f84e 2b04 	str.w	r2, [lr], #4
 800925c:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8009260:	d2de      	bcs.n	8009220 <quorem+0x42>
 8009262:	9b00      	ldr	r3, [sp, #0]
 8009264:	58eb      	ldr	r3, [r5, r3]
 8009266:	b92b      	cbnz	r3, 8009274 <quorem+0x96>
 8009268:	9b01      	ldr	r3, [sp, #4]
 800926a:	3b04      	subs	r3, #4
 800926c:	429d      	cmp	r5, r3
 800926e:	461a      	mov	r2, r3
 8009270:	d32f      	bcc.n	80092d2 <quorem+0xf4>
 8009272:	613c      	str	r4, [r7, #16]
 8009274:	4638      	mov	r0, r7
 8009276:	f001 f8c7 	bl	800a408 <__mcmp>
 800927a:	2800      	cmp	r0, #0
 800927c:	db25      	blt.n	80092ca <quorem+0xec>
 800927e:	4629      	mov	r1, r5
 8009280:	2000      	movs	r0, #0
 8009282:	f858 2b04 	ldr.w	r2, [r8], #4
 8009286:	f8d1 c000 	ldr.w	ip, [r1]
 800928a:	fa1f fe82 	uxth.w	lr, r2
 800928e:	fa1f f38c 	uxth.w	r3, ip
 8009292:	eba3 030e 	sub.w	r3, r3, lr
 8009296:	4403      	add	r3, r0
 8009298:	0c12      	lsrs	r2, r2, #16
 800929a:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800929e:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 80092a2:	b29b      	uxth	r3, r3
 80092a4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80092a8:	45c1      	cmp	r9, r8
 80092aa:	f841 3b04 	str.w	r3, [r1], #4
 80092ae:	ea4f 4022 	mov.w	r0, r2, asr #16
 80092b2:	d2e6      	bcs.n	8009282 <quorem+0xa4>
 80092b4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80092b8:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80092bc:	b922      	cbnz	r2, 80092c8 <quorem+0xea>
 80092be:	3b04      	subs	r3, #4
 80092c0:	429d      	cmp	r5, r3
 80092c2:	461a      	mov	r2, r3
 80092c4:	d30b      	bcc.n	80092de <quorem+0x100>
 80092c6:	613c      	str	r4, [r7, #16]
 80092c8:	3601      	adds	r6, #1
 80092ca:	4630      	mov	r0, r6
 80092cc:	b003      	add	sp, #12
 80092ce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80092d2:	6812      	ldr	r2, [r2, #0]
 80092d4:	3b04      	subs	r3, #4
 80092d6:	2a00      	cmp	r2, #0
 80092d8:	d1cb      	bne.n	8009272 <quorem+0x94>
 80092da:	3c01      	subs	r4, #1
 80092dc:	e7c6      	b.n	800926c <quorem+0x8e>
 80092de:	6812      	ldr	r2, [r2, #0]
 80092e0:	3b04      	subs	r3, #4
 80092e2:	2a00      	cmp	r2, #0
 80092e4:	d1ef      	bne.n	80092c6 <quorem+0xe8>
 80092e6:	3c01      	subs	r4, #1
 80092e8:	e7ea      	b.n	80092c0 <quorem+0xe2>
 80092ea:	2000      	movs	r0, #0
 80092ec:	e7ee      	b.n	80092cc <quorem+0xee>
	...

080092f0 <_dtoa_r>:
 80092f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80092f4:	69c7      	ldr	r7, [r0, #28]
 80092f6:	b097      	sub	sp, #92	@ 0x5c
 80092f8:	ed8d 0b04 	vstr	d0, [sp, #16]
 80092fc:	ec55 4b10 	vmov	r4, r5, d0
 8009300:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 8009302:	9107      	str	r1, [sp, #28]
 8009304:	4681      	mov	r9, r0
 8009306:	920c      	str	r2, [sp, #48]	@ 0x30
 8009308:	9311      	str	r3, [sp, #68]	@ 0x44
 800930a:	b97f      	cbnz	r7, 800932c <_dtoa_r+0x3c>
 800930c:	2010      	movs	r0, #16
 800930e:	f7ff f817 	bl	8008340 <malloc>
 8009312:	4602      	mov	r2, r0
 8009314:	f8c9 001c 	str.w	r0, [r9, #28]
 8009318:	b920      	cbnz	r0, 8009324 <_dtoa_r+0x34>
 800931a:	4ba9      	ldr	r3, [pc, #676]	@ (80095c0 <_dtoa_r+0x2d0>)
 800931c:	21ef      	movs	r1, #239	@ 0xef
 800931e:	48a9      	ldr	r0, [pc, #676]	@ (80095c4 <_dtoa_r+0x2d4>)
 8009320:	f001 fbfa 	bl	800ab18 <__assert_func>
 8009324:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8009328:	6007      	str	r7, [r0, #0]
 800932a:	60c7      	str	r7, [r0, #12]
 800932c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8009330:	6819      	ldr	r1, [r3, #0]
 8009332:	b159      	cbz	r1, 800934c <_dtoa_r+0x5c>
 8009334:	685a      	ldr	r2, [r3, #4]
 8009336:	604a      	str	r2, [r1, #4]
 8009338:	2301      	movs	r3, #1
 800933a:	4093      	lsls	r3, r2
 800933c:	608b      	str	r3, [r1, #8]
 800933e:	4648      	mov	r0, r9
 8009340:	f000 fe30 	bl	8009fa4 <_Bfree>
 8009344:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8009348:	2200      	movs	r2, #0
 800934a:	601a      	str	r2, [r3, #0]
 800934c:	1e2b      	subs	r3, r5, #0
 800934e:	bfb9      	ittee	lt
 8009350:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8009354:	9305      	strlt	r3, [sp, #20]
 8009356:	2300      	movge	r3, #0
 8009358:	6033      	strge	r3, [r6, #0]
 800935a:	9f05      	ldr	r7, [sp, #20]
 800935c:	4b9a      	ldr	r3, [pc, #616]	@ (80095c8 <_dtoa_r+0x2d8>)
 800935e:	bfbc      	itt	lt
 8009360:	2201      	movlt	r2, #1
 8009362:	6032      	strlt	r2, [r6, #0]
 8009364:	43bb      	bics	r3, r7
 8009366:	d112      	bne.n	800938e <_dtoa_r+0x9e>
 8009368:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800936a:	f242 730f 	movw	r3, #9999	@ 0x270f
 800936e:	6013      	str	r3, [r2, #0]
 8009370:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8009374:	4323      	orrs	r3, r4
 8009376:	f000 855a 	beq.w	8009e2e <_dtoa_r+0xb3e>
 800937a:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800937c:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 80095dc <_dtoa_r+0x2ec>
 8009380:	2b00      	cmp	r3, #0
 8009382:	f000 855c 	beq.w	8009e3e <_dtoa_r+0xb4e>
 8009386:	f10a 0303 	add.w	r3, sl, #3
 800938a:	f000 bd56 	b.w	8009e3a <_dtoa_r+0xb4a>
 800938e:	ed9d 7b04 	vldr	d7, [sp, #16]
 8009392:	2200      	movs	r2, #0
 8009394:	ec51 0b17 	vmov	r0, r1, d7
 8009398:	2300      	movs	r3, #0
 800939a:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 800939e:	f7f7 fbab 	bl	8000af8 <__aeabi_dcmpeq>
 80093a2:	4680      	mov	r8, r0
 80093a4:	b158      	cbz	r0, 80093be <_dtoa_r+0xce>
 80093a6:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80093a8:	2301      	movs	r3, #1
 80093aa:	6013      	str	r3, [r2, #0]
 80093ac:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80093ae:	b113      	cbz	r3, 80093b6 <_dtoa_r+0xc6>
 80093b0:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 80093b2:	4b86      	ldr	r3, [pc, #536]	@ (80095cc <_dtoa_r+0x2dc>)
 80093b4:	6013      	str	r3, [r2, #0]
 80093b6:	f8df a228 	ldr.w	sl, [pc, #552]	@ 80095e0 <_dtoa_r+0x2f0>
 80093ba:	f000 bd40 	b.w	8009e3e <_dtoa_r+0xb4e>
 80093be:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 80093c2:	aa14      	add	r2, sp, #80	@ 0x50
 80093c4:	a915      	add	r1, sp, #84	@ 0x54
 80093c6:	4648      	mov	r0, r9
 80093c8:	f001 f8ce 	bl	800a568 <__d2b>
 80093cc:	f3c7 560a 	ubfx	r6, r7, #20, #11
 80093d0:	9002      	str	r0, [sp, #8]
 80093d2:	2e00      	cmp	r6, #0
 80093d4:	d078      	beq.n	80094c8 <_dtoa_r+0x1d8>
 80093d6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80093d8:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 80093dc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80093e0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80093e4:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 80093e8:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 80093ec:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 80093f0:	4619      	mov	r1, r3
 80093f2:	2200      	movs	r2, #0
 80093f4:	4b76      	ldr	r3, [pc, #472]	@ (80095d0 <_dtoa_r+0x2e0>)
 80093f6:	f7f6 ff5f 	bl	80002b8 <__aeabi_dsub>
 80093fa:	a36b      	add	r3, pc, #428	@ (adr r3, 80095a8 <_dtoa_r+0x2b8>)
 80093fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009400:	f7f7 f912 	bl	8000628 <__aeabi_dmul>
 8009404:	a36a      	add	r3, pc, #424	@ (adr r3, 80095b0 <_dtoa_r+0x2c0>)
 8009406:	e9d3 2300 	ldrd	r2, r3, [r3]
 800940a:	f7f6 ff57 	bl	80002bc <__adddf3>
 800940e:	4604      	mov	r4, r0
 8009410:	4630      	mov	r0, r6
 8009412:	460d      	mov	r5, r1
 8009414:	f7f7 f89e 	bl	8000554 <__aeabi_i2d>
 8009418:	a367      	add	r3, pc, #412	@ (adr r3, 80095b8 <_dtoa_r+0x2c8>)
 800941a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800941e:	f7f7 f903 	bl	8000628 <__aeabi_dmul>
 8009422:	4602      	mov	r2, r0
 8009424:	460b      	mov	r3, r1
 8009426:	4620      	mov	r0, r4
 8009428:	4629      	mov	r1, r5
 800942a:	f7f6 ff47 	bl	80002bc <__adddf3>
 800942e:	4604      	mov	r4, r0
 8009430:	460d      	mov	r5, r1
 8009432:	f7f7 fba9 	bl	8000b88 <__aeabi_d2iz>
 8009436:	2200      	movs	r2, #0
 8009438:	4607      	mov	r7, r0
 800943a:	2300      	movs	r3, #0
 800943c:	4620      	mov	r0, r4
 800943e:	4629      	mov	r1, r5
 8009440:	f7f7 fb64 	bl	8000b0c <__aeabi_dcmplt>
 8009444:	b140      	cbz	r0, 8009458 <_dtoa_r+0x168>
 8009446:	4638      	mov	r0, r7
 8009448:	f7f7 f884 	bl	8000554 <__aeabi_i2d>
 800944c:	4622      	mov	r2, r4
 800944e:	462b      	mov	r3, r5
 8009450:	f7f7 fb52 	bl	8000af8 <__aeabi_dcmpeq>
 8009454:	b900      	cbnz	r0, 8009458 <_dtoa_r+0x168>
 8009456:	3f01      	subs	r7, #1
 8009458:	2f16      	cmp	r7, #22
 800945a:	d852      	bhi.n	8009502 <_dtoa_r+0x212>
 800945c:	4b5d      	ldr	r3, [pc, #372]	@ (80095d4 <_dtoa_r+0x2e4>)
 800945e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8009462:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009466:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800946a:	f7f7 fb4f 	bl	8000b0c <__aeabi_dcmplt>
 800946e:	2800      	cmp	r0, #0
 8009470:	d049      	beq.n	8009506 <_dtoa_r+0x216>
 8009472:	3f01      	subs	r7, #1
 8009474:	2300      	movs	r3, #0
 8009476:	9310      	str	r3, [sp, #64]	@ 0x40
 8009478:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800947a:	1b9b      	subs	r3, r3, r6
 800947c:	1e5a      	subs	r2, r3, #1
 800947e:	bf45      	ittet	mi
 8009480:	f1c3 0301 	rsbmi	r3, r3, #1
 8009484:	9300      	strmi	r3, [sp, #0]
 8009486:	2300      	movpl	r3, #0
 8009488:	2300      	movmi	r3, #0
 800948a:	9206      	str	r2, [sp, #24]
 800948c:	bf54      	ite	pl
 800948e:	9300      	strpl	r3, [sp, #0]
 8009490:	9306      	strmi	r3, [sp, #24]
 8009492:	2f00      	cmp	r7, #0
 8009494:	db39      	blt.n	800950a <_dtoa_r+0x21a>
 8009496:	9b06      	ldr	r3, [sp, #24]
 8009498:	970d      	str	r7, [sp, #52]	@ 0x34
 800949a:	443b      	add	r3, r7
 800949c:	9306      	str	r3, [sp, #24]
 800949e:	2300      	movs	r3, #0
 80094a0:	9308      	str	r3, [sp, #32]
 80094a2:	9b07      	ldr	r3, [sp, #28]
 80094a4:	2b09      	cmp	r3, #9
 80094a6:	d863      	bhi.n	8009570 <_dtoa_r+0x280>
 80094a8:	2b05      	cmp	r3, #5
 80094aa:	bfc4      	itt	gt
 80094ac:	3b04      	subgt	r3, #4
 80094ae:	9307      	strgt	r3, [sp, #28]
 80094b0:	9b07      	ldr	r3, [sp, #28]
 80094b2:	f1a3 0302 	sub.w	r3, r3, #2
 80094b6:	bfcc      	ite	gt
 80094b8:	2400      	movgt	r4, #0
 80094ba:	2401      	movle	r4, #1
 80094bc:	2b03      	cmp	r3, #3
 80094be:	d863      	bhi.n	8009588 <_dtoa_r+0x298>
 80094c0:	e8df f003 	tbb	[pc, r3]
 80094c4:	2b375452 	.word	0x2b375452
 80094c8:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 80094cc:	441e      	add	r6, r3
 80094ce:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 80094d2:	2b20      	cmp	r3, #32
 80094d4:	bfc1      	itttt	gt
 80094d6:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 80094da:	409f      	lslgt	r7, r3
 80094dc:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 80094e0:	fa24 f303 	lsrgt.w	r3, r4, r3
 80094e4:	bfd6      	itet	le
 80094e6:	f1c3 0320 	rsble	r3, r3, #32
 80094ea:	ea47 0003 	orrgt.w	r0, r7, r3
 80094ee:	fa04 f003 	lslle.w	r0, r4, r3
 80094f2:	f7f7 f81f 	bl	8000534 <__aeabi_ui2d>
 80094f6:	2201      	movs	r2, #1
 80094f8:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 80094fc:	3e01      	subs	r6, #1
 80094fe:	9212      	str	r2, [sp, #72]	@ 0x48
 8009500:	e776      	b.n	80093f0 <_dtoa_r+0x100>
 8009502:	2301      	movs	r3, #1
 8009504:	e7b7      	b.n	8009476 <_dtoa_r+0x186>
 8009506:	9010      	str	r0, [sp, #64]	@ 0x40
 8009508:	e7b6      	b.n	8009478 <_dtoa_r+0x188>
 800950a:	9b00      	ldr	r3, [sp, #0]
 800950c:	1bdb      	subs	r3, r3, r7
 800950e:	9300      	str	r3, [sp, #0]
 8009510:	427b      	negs	r3, r7
 8009512:	9308      	str	r3, [sp, #32]
 8009514:	2300      	movs	r3, #0
 8009516:	930d      	str	r3, [sp, #52]	@ 0x34
 8009518:	e7c3      	b.n	80094a2 <_dtoa_r+0x1b2>
 800951a:	2301      	movs	r3, #1
 800951c:	9309      	str	r3, [sp, #36]	@ 0x24
 800951e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009520:	eb07 0b03 	add.w	fp, r7, r3
 8009524:	f10b 0301 	add.w	r3, fp, #1
 8009528:	2b01      	cmp	r3, #1
 800952a:	9303      	str	r3, [sp, #12]
 800952c:	bfb8      	it	lt
 800952e:	2301      	movlt	r3, #1
 8009530:	e006      	b.n	8009540 <_dtoa_r+0x250>
 8009532:	2301      	movs	r3, #1
 8009534:	9309      	str	r3, [sp, #36]	@ 0x24
 8009536:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009538:	2b00      	cmp	r3, #0
 800953a:	dd28      	ble.n	800958e <_dtoa_r+0x29e>
 800953c:	469b      	mov	fp, r3
 800953e:	9303      	str	r3, [sp, #12]
 8009540:	f8d9 001c 	ldr.w	r0, [r9, #28]
 8009544:	2100      	movs	r1, #0
 8009546:	2204      	movs	r2, #4
 8009548:	f102 0514 	add.w	r5, r2, #20
 800954c:	429d      	cmp	r5, r3
 800954e:	d926      	bls.n	800959e <_dtoa_r+0x2ae>
 8009550:	6041      	str	r1, [r0, #4]
 8009552:	4648      	mov	r0, r9
 8009554:	f000 fce6 	bl	8009f24 <_Balloc>
 8009558:	4682      	mov	sl, r0
 800955a:	2800      	cmp	r0, #0
 800955c:	d142      	bne.n	80095e4 <_dtoa_r+0x2f4>
 800955e:	4b1e      	ldr	r3, [pc, #120]	@ (80095d8 <_dtoa_r+0x2e8>)
 8009560:	4602      	mov	r2, r0
 8009562:	f240 11af 	movw	r1, #431	@ 0x1af
 8009566:	e6da      	b.n	800931e <_dtoa_r+0x2e>
 8009568:	2300      	movs	r3, #0
 800956a:	e7e3      	b.n	8009534 <_dtoa_r+0x244>
 800956c:	2300      	movs	r3, #0
 800956e:	e7d5      	b.n	800951c <_dtoa_r+0x22c>
 8009570:	2401      	movs	r4, #1
 8009572:	2300      	movs	r3, #0
 8009574:	9307      	str	r3, [sp, #28]
 8009576:	9409      	str	r4, [sp, #36]	@ 0x24
 8009578:	f04f 3bff 	mov.w	fp, #4294967295	@ 0xffffffff
 800957c:	2200      	movs	r2, #0
 800957e:	f8cd b00c 	str.w	fp, [sp, #12]
 8009582:	2312      	movs	r3, #18
 8009584:	920c      	str	r2, [sp, #48]	@ 0x30
 8009586:	e7db      	b.n	8009540 <_dtoa_r+0x250>
 8009588:	2301      	movs	r3, #1
 800958a:	9309      	str	r3, [sp, #36]	@ 0x24
 800958c:	e7f4      	b.n	8009578 <_dtoa_r+0x288>
 800958e:	f04f 0b01 	mov.w	fp, #1
 8009592:	f8cd b00c 	str.w	fp, [sp, #12]
 8009596:	465b      	mov	r3, fp
 8009598:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 800959c:	e7d0      	b.n	8009540 <_dtoa_r+0x250>
 800959e:	3101      	adds	r1, #1
 80095a0:	0052      	lsls	r2, r2, #1
 80095a2:	e7d1      	b.n	8009548 <_dtoa_r+0x258>
 80095a4:	f3af 8000 	nop.w
 80095a8:	636f4361 	.word	0x636f4361
 80095ac:	3fd287a7 	.word	0x3fd287a7
 80095b0:	8b60c8b3 	.word	0x8b60c8b3
 80095b4:	3fc68a28 	.word	0x3fc68a28
 80095b8:	509f79fb 	.word	0x509f79fb
 80095bc:	3fd34413 	.word	0x3fd34413
 80095c0:	0800ad49 	.word	0x0800ad49
 80095c4:	0800ad60 	.word	0x0800ad60
 80095c8:	7ff00000 	.word	0x7ff00000
 80095cc:	0800ad19 	.word	0x0800ad19
 80095d0:	3ff80000 	.word	0x3ff80000
 80095d4:	0800aeb0 	.word	0x0800aeb0
 80095d8:	0800adb8 	.word	0x0800adb8
 80095dc:	0800ad45 	.word	0x0800ad45
 80095e0:	0800ad18 	.word	0x0800ad18
 80095e4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80095e8:	6018      	str	r0, [r3, #0]
 80095ea:	9b03      	ldr	r3, [sp, #12]
 80095ec:	2b0e      	cmp	r3, #14
 80095ee:	f200 80a1 	bhi.w	8009734 <_dtoa_r+0x444>
 80095f2:	2c00      	cmp	r4, #0
 80095f4:	f000 809e 	beq.w	8009734 <_dtoa_r+0x444>
 80095f8:	2f00      	cmp	r7, #0
 80095fa:	dd33      	ble.n	8009664 <_dtoa_r+0x374>
 80095fc:	4b9c      	ldr	r3, [pc, #624]	@ (8009870 <_dtoa_r+0x580>)
 80095fe:	f007 020f 	and.w	r2, r7, #15
 8009602:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009606:	ed93 7b00 	vldr	d7, [r3]
 800960a:	05f8      	lsls	r0, r7, #23
 800960c:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8009610:	ea4f 1427 	mov.w	r4, r7, asr #4
 8009614:	d516      	bpl.n	8009644 <_dtoa_r+0x354>
 8009616:	4b97      	ldr	r3, [pc, #604]	@ (8009874 <_dtoa_r+0x584>)
 8009618:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800961c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8009620:	f7f7 f92c 	bl	800087c <__aeabi_ddiv>
 8009624:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009628:	f004 040f 	and.w	r4, r4, #15
 800962c:	2603      	movs	r6, #3
 800962e:	4d91      	ldr	r5, [pc, #580]	@ (8009874 <_dtoa_r+0x584>)
 8009630:	b954      	cbnz	r4, 8009648 <_dtoa_r+0x358>
 8009632:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8009636:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800963a:	f7f7 f91f 	bl	800087c <__aeabi_ddiv>
 800963e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009642:	e028      	b.n	8009696 <_dtoa_r+0x3a6>
 8009644:	2602      	movs	r6, #2
 8009646:	e7f2      	b.n	800962e <_dtoa_r+0x33e>
 8009648:	07e1      	lsls	r1, r4, #31
 800964a:	d508      	bpl.n	800965e <_dtoa_r+0x36e>
 800964c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8009650:	e9d5 2300 	ldrd	r2, r3, [r5]
 8009654:	f7f6 ffe8 	bl	8000628 <__aeabi_dmul>
 8009658:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800965c:	3601      	adds	r6, #1
 800965e:	1064      	asrs	r4, r4, #1
 8009660:	3508      	adds	r5, #8
 8009662:	e7e5      	b.n	8009630 <_dtoa_r+0x340>
 8009664:	f000 80af 	beq.w	80097c6 <_dtoa_r+0x4d6>
 8009668:	427c      	negs	r4, r7
 800966a:	4b81      	ldr	r3, [pc, #516]	@ (8009870 <_dtoa_r+0x580>)
 800966c:	4d81      	ldr	r5, [pc, #516]	@ (8009874 <_dtoa_r+0x584>)
 800966e:	f004 020f 	and.w	r2, r4, #15
 8009672:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009676:	e9d3 2300 	ldrd	r2, r3, [r3]
 800967a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800967e:	f7f6 ffd3 	bl	8000628 <__aeabi_dmul>
 8009682:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009686:	1124      	asrs	r4, r4, #4
 8009688:	2300      	movs	r3, #0
 800968a:	2602      	movs	r6, #2
 800968c:	2c00      	cmp	r4, #0
 800968e:	f040 808f 	bne.w	80097b0 <_dtoa_r+0x4c0>
 8009692:	2b00      	cmp	r3, #0
 8009694:	d1d3      	bne.n	800963e <_dtoa_r+0x34e>
 8009696:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8009698:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800969c:	2b00      	cmp	r3, #0
 800969e:	f000 8094 	beq.w	80097ca <_dtoa_r+0x4da>
 80096a2:	4b75      	ldr	r3, [pc, #468]	@ (8009878 <_dtoa_r+0x588>)
 80096a4:	2200      	movs	r2, #0
 80096a6:	4620      	mov	r0, r4
 80096a8:	4629      	mov	r1, r5
 80096aa:	f7f7 fa2f 	bl	8000b0c <__aeabi_dcmplt>
 80096ae:	2800      	cmp	r0, #0
 80096b0:	f000 808b 	beq.w	80097ca <_dtoa_r+0x4da>
 80096b4:	9b03      	ldr	r3, [sp, #12]
 80096b6:	2b00      	cmp	r3, #0
 80096b8:	f000 8087 	beq.w	80097ca <_dtoa_r+0x4da>
 80096bc:	f1bb 0f00 	cmp.w	fp, #0
 80096c0:	dd34      	ble.n	800972c <_dtoa_r+0x43c>
 80096c2:	4620      	mov	r0, r4
 80096c4:	4b6d      	ldr	r3, [pc, #436]	@ (800987c <_dtoa_r+0x58c>)
 80096c6:	2200      	movs	r2, #0
 80096c8:	4629      	mov	r1, r5
 80096ca:	f7f6 ffad 	bl	8000628 <__aeabi_dmul>
 80096ce:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80096d2:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
 80096d6:	3601      	adds	r6, #1
 80096d8:	465c      	mov	r4, fp
 80096da:	4630      	mov	r0, r6
 80096dc:	f7f6 ff3a 	bl	8000554 <__aeabi_i2d>
 80096e0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80096e4:	f7f6 ffa0 	bl	8000628 <__aeabi_dmul>
 80096e8:	4b65      	ldr	r3, [pc, #404]	@ (8009880 <_dtoa_r+0x590>)
 80096ea:	2200      	movs	r2, #0
 80096ec:	f7f6 fde6 	bl	80002bc <__adddf3>
 80096f0:	4605      	mov	r5, r0
 80096f2:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 80096f6:	2c00      	cmp	r4, #0
 80096f8:	d16a      	bne.n	80097d0 <_dtoa_r+0x4e0>
 80096fa:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80096fe:	4b61      	ldr	r3, [pc, #388]	@ (8009884 <_dtoa_r+0x594>)
 8009700:	2200      	movs	r2, #0
 8009702:	f7f6 fdd9 	bl	80002b8 <__aeabi_dsub>
 8009706:	4602      	mov	r2, r0
 8009708:	460b      	mov	r3, r1
 800970a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800970e:	462a      	mov	r2, r5
 8009710:	4633      	mov	r3, r6
 8009712:	f7f7 fa19 	bl	8000b48 <__aeabi_dcmpgt>
 8009716:	2800      	cmp	r0, #0
 8009718:	f040 8298 	bne.w	8009c4c <_dtoa_r+0x95c>
 800971c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009720:	462a      	mov	r2, r5
 8009722:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8009726:	f7f7 f9f1 	bl	8000b0c <__aeabi_dcmplt>
 800972a:	bb38      	cbnz	r0, 800977c <_dtoa_r+0x48c>
 800972c:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8009730:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8009734:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8009736:	2b00      	cmp	r3, #0
 8009738:	f2c0 8157 	blt.w	80099ea <_dtoa_r+0x6fa>
 800973c:	2f0e      	cmp	r7, #14
 800973e:	f300 8154 	bgt.w	80099ea <_dtoa_r+0x6fa>
 8009742:	4b4b      	ldr	r3, [pc, #300]	@ (8009870 <_dtoa_r+0x580>)
 8009744:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8009748:	ed93 7b00 	vldr	d7, [r3]
 800974c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800974e:	2b00      	cmp	r3, #0
 8009750:	ed8d 7b00 	vstr	d7, [sp]
 8009754:	f280 80e5 	bge.w	8009922 <_dtoa_r+0x632>
 8009758:	9b03      	ldr	r3, [sp, #12]
 800975a:	2b00      	cmp	r3, #0
 800975c:	f300 80e1 	bgt.w	8009922 <_dtoa_r+0x632>
 8009760:	d10c      	bne.n	800977c <_dtoa_r+0x48c>
 8009762:	4b48      	ldr	r3, [pc, #288]	@ (8009884 <_dtoa_r+0x594>)
 8009764:	2200      	movs	r2, #0
 8009766:	ec51 0b17 	vmov	r0, r1, d7
 800976a:	f7f6 ff5d 	bl	8000628 <__aeabi_dmul>
 800976e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009772:	f7f7 f9df 	bl	8000b34 <__aeabi_dcmpge>
 8009776:	2800      	cmp	r0, #0
 8009778:	f000 8266 	beq.w	8009c48 <_dtoa_r+0x958>
 800977c:	2400      	movs	r4, #0
 800977e:	4625      	mov	r5, r4
 8009780:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009782:	4656      	mov	r6, sl
 8009784:	ea6f 0803 	mvn.w	r8, r3
 8009788:	2700      	movs	r7, #0
 800978a:	4621      	mov	r1, r4
 800978c:	4648      	mov	r0, r9
 800978e:	f000 fc09 	bl	8009fa4 <_Bfree>
 8009792:	2d00      	cmp	r5, #0
 8009794:	f000 80bd 	beq.w	8009912 <_dtoa_r+0x622>
 8009798:	b12f      	cbz	r7, 80097a6 <_dtoa_r+0x4b6>
 800979a:	42af      	cmp	r7, r5
 800979c:	d003      	beq.n	80097a6 <_dtoa_r+0x4b6>
 800979e:	4639      	mov	r1, r7
 80097a0:	4648      	mov	r0, r9
 80097a2:	f000 fbff 	bl	8009fa4 <_Bfree>
 80097a6:	4629      	mov	r1, r5
 80097a8:	4648      	mov	r0, r9
 80097aa:	f000 fbfb 	bl	8009fa4 <_Bfree>
 80097ae:	e0b0      	b.n	8009912 <_dtoa_r+0x622>
 80097b0:	07e2      	lsls	r2, r4, #31
 80097b2:	d505      	bpl.n	80097c0 <_dtoa_r+0x4d0>
 80097b4:	e9d5 2300 	ldrd	r2, r3, [r5]
 80097b8:	f7f6 ff36 	bl	8000628 <__aeabi_dmul>
 80097bc:	3601      	adds	r6, #1
 80097be:	2301      	movs	r3, #1
 80097c0:	1064      	asrs	r4, r4, #1
 80097c2:	3508      	adds	r5, #8
 80097c4:	e762      	b.n	800968c <_dtoa_r+0x39c>
 80097c6:	2602      	movs	r6, #2
 80097c8:	e765      	b.n	8009696 <_dtoa_r+0x3a6>
 80097ca:	9c03      	ldr	r4, [sp, #12]
 80097cc:	46b8      	mov	r8, r7
 80097ce:	e784      	b.n	80096da <_dtoa_r+0x3ea>
 80097d0:	4b27      	ldr	r3, [pc, #156]	@ (8009870 <_dtoa_r+0x580>)
 80097d2:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80097d4:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80097d8:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80097dc:	4454      	add	r4, sl
 80097de:	2900      	cmp	r1, #0
 80097e0:	d054      	beq.n	800988c <_dtoa_r+0x59c>
 80097e2:	4929      	ldr	r1, [pc, #164]	@ (8009888 <_dtoa_r+0x598>)
 80097e4:	2000      	movs	r0, #0
 80097e6:	f7f7 f849 	bl	800087c <__aeabi_ddiv>
 80097ea:	4633      	mov	r3, r6
 80097ec:	462a      	mov	r2, r5
 80097ee:	f7f6 fd63 	bl	80002b8 <__aeabi_dsub>
 80097f2:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80097f6:	4656      	mov	r6, sl
 80097f8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80097fc:	f7f7 f9c4 	bl	8000b88 <__aeabi_d2iz>
 8009800:	4605      	mov	r5, r0
 8009802:	f7f6 fea7 	bl	8000554 <__aeabi_i2d>
 8009806:	4602      	mov	r2, r0
 8009808:	460b      	mov	r3, r1
 800980a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800980e:	f7f6 fd53 	bl	80002b8 <__aeabi_dsub>
 8009812:	3530      	adds	r5, #48	@ 0x30
 8009814:	4602      	mov	r2, r0
 8009816:	460b      	mov	r3, r1
 8009818:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800981c:	f806 5b01 	strb.w	r5, [r6], #1
 8009820:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8009824:	f7f7 f972 	bl	8000b0c <__aeabi_dcmplt>
 8009828:	2800      	cmp	r0, #0
 800982a:	d172      	bne.n	8009912 <_dtoa_r+0x622>
 800982c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009830:	4911      	ldr	r1, [pc, #68]	@ (8009878 <_dtoa_r+0x588>)
 8009832:	2000      	movs	r0, #0
 8009834:	f7f6 fd40 	bl	80002b8 <__aeabi_dsub>
 8009838:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800983c:	f7f7 f966 	bl	8000b0c <__aeabi_dcmplt>
 8009840:	2800      	cmp	r0, #0
 8009842:	f040 80b4 	bne.w	80099ae <_dtoa_r+0x6be>
 8009846:	42a6      	cmp	r6, r4
 8009848:	f43f af70 	beq.w	800972c <_dtoa_r+0x43c>
 800984c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8009850:	4b0a      	ldr	r3, [pc, #40]	@ (800987c <_dtoa_r+0x58c>)
 8009852:	2200      	movs	r2, #0
 8009854:	f7f6 fee8 	bl	8000628 <__aeabi_dmul>
 8009858:	4b08      	ldr	r3, [pc, #32]	@ (800987c <_dtoa_r+0x58c>)
 800985a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800985e:	2200      	movs	r2, #0
 8009860:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009864:	f7f6 fee0 	bl	8000628 <__aeabi_dmul>
 8009868:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800986c:	e7c4      	b.n	80097f8 <_dtoa_r+0x508>
 800986e:	bf00      	nop
 8009870:	0800aeb0 	.word	0x0800aeb0
 8009874:	0800ae88 	.word	0x0800ae88
 8009878:	3ff00000 	.word	0x3ff00000
 800987c:	40240000 	.word	0x40240000
 8009880:	401c0000 	.word	0x401c0000
 8009884:	40140000 	.word	0x40140000
 8009888:	3fe00000 	.word	0x3fe00000
 800988c:	4631      	mov	r1, r6
 800988e:	4628      	mov	r0, r5
 8009890:	f7f6 feca 	bl	8000628 <__aeabi_dmul>
 8009894:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8009898:	9413      	str	r4, [sp, #76]	@ 0x4c
 800989a:	4656      	mov	r6, sl
 800989c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80098a0:	f7f7 f972 	bl	8000b88 <__aeabi_d2iz>
 80098a4:	4605      	mov	r5, r0
 80098a6:	f7f6 fe55 	bl	8000554 <__aeabi_i2d>
 80098aa:	4602      	mov	r2, r0
 80098ac:	460b      	mov	r3, r1
 80098ae:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80098b2:	f7f6 fd01 	bl	80002b8 <__aeabi_dsub>
 80098b6:	3530      	adds	r5, #48	@ 0x30
 80098b8:	f806 5b01 	strb.w	r5, [r6], #1
 80098bc:	4602      	mov	r2, r0
 80098be:	460b      	mov	r3, r1
 80098c0:	42a6      	cmp	r6, r4
 80098c2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80098c6:	f04f 0200 	mov.w	r2, #0
 80098ca:	d124      	bne.n	8009916 <_dtoa_r+0x626>
 80098cc:	4baf      	ldr	r3, [pc, #700]	@ (8009b8c <_dtoa_r+0x89c>)
 80098ce:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80098d2:	f7f6 fcf3 	bl	80002bc <__adddf3>
 80098d6:	4602      	mov	r2, r0
 80098d8:	460b      	mov	r3, r1
 80098da:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80098de:	f7f7 f933 	bl	8000b48 <__aeabi_dcmpgt>
 80098e2:	2800      	cmp	r0, #0
 80098e4:	d163      	bne.n	80099ae <_dtoa_r+0x6be>
 80098e6:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80098ea:	49a8      	ldr	r1, [pc, #672]	@ (8009b8c <_dtoa_r+0x89c>)
 80098ec:	2000      	movs	r0, #0
 80098ee:	f7f6 fce3 	bl	80002b8 <__aeabi_dsub>
 80098f2:	4602      	mov	r2, r0
 80098f4:	460b      	mov	r3, r1
 80098f6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80098fa:	f7f7 f907 	bl	8000b0c <__aeabi_dcmplt>
 80098fe:	2800      	cmp	r0, #0
 8009900:	f43f af14 	beq.w	800972c <_dtoa_r+0x43c>
 8009904:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8009906:	1e73      	subs	r3, r6, #1
 8009908:	9313      	str	r3, [sp, #76]	@ 0x4c
 800990a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800990e:	2b30      	cmp	r3, #48	@ 0x30
 8009910:	d0f8      	beq.n	8009904 <_dtoa_r+0x614>
 8009912:	4647      	mov	r7, r8
 8009914:	e03b      	b.n	800998e <_dtoa_r+0x69e>
 8009916:	4b9e      	ldr	r3, [pc, #632]	@ (8009b90 <_dtoa_r+0x8a0>)
 8009918:	f7f6 fe86 	bl	8000628 <__aeabi_dmul>
 800991c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009920:	e7bc      	b.n	800989c <_dtoa_r+0x5ac>
 8009922:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8009926:	4656      	mov	r6, sl
 8009928:	e9dd 2300 	ldrd	r2, r3, [sp]
 800992c:	4620      	mov	r0, r4
 800992e:	4629      	mov	r1, r5
 8009930:	f7f6 ffa4 	bl	800087c <__aeabi_ddiv>
 8009934:	f7f7 f928 	bl	8000b88 <__aeabi_d2iz>
 8009938:	4680      	mov	r8, r0
 800993a:	f7f6 fe0b 	bl	8000554 <__aeabi_i2d>
 800993e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009942:	f7f6 fe71 	bl	8000628 <__aeabi_dmul>
 8009946:	4602      	mov	r2, r0
 8009948:	460b      	mov	r3, r1
 800994a:	4620      	mov	r0, r4
 800994c:	4629      	mov	r1, r5
 800994e:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8009952:	f7f6 fcb1 	bl	80002b8 <__aeabi_dsub>
 8009956:	f806 4b01 	strb.w	r4, [r6], #1
 800995a:	9d03      	ldr	r5, [sp, #12]
 800995c:	eba6 040a 	sub.w	r4, r6, sl
 8009960:	42a5      	cmp	r5, r4
 8009962:	4602      	mov	r2, r0
 8009964:	460b      	mov	r3, r1
 8009966:	d133      	bne.n	80099d0 <_dtoa_r+0x6e0>
 8009968:	f7f6 fca8 	bl	80002bc <__adddf3>
 800996c:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009970:	4604      	mov	r4, r0
 8009972:	460d      	mov	r5, r1
 8009974:	f7f7 f8e8 	bl	8000b48 <__aeabi_dcmpgt>
 8009978:	b9c0      	cbnz	r0, 80099ac <_dtoa_r+0x6bc>
 800997a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800997e:	4620      	mov	r0, r4
 8009980:	4629      	mov	r1, r5
 8009982:	f7f7 f8b9 	bl	8000af8 <__aeabi_dcmpeq>
 8009986:	b110      	cbz	r0, 800998e <_dtoa_r+0x69e>
 8009988:	f018 0f01 	tst.w	r8, #1
 800998c:	d10e      	bne.n	80099ac <_dtoa_r+0x6bc>
 800998e:	9902      	ldr	r1, [sp, #8]
 8009990:	4648      	mov	r0, r9
 8009992:	f000 fb07 	bl	8009fa4 <_Bfree>
 8009996:	2300      	movs	r3, #0
 8009998:	7033      	strb	r3, [r6, #0]
 800999a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800999c:	3701      	adds	r7, #1
 800999e:	601f      	str	r7, [r3, #0]
 80099a0:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80099a2:	2b00      	cmp	r3, #0
 80099a4:	f000 824b 	beq.w	8009e3e <_dtoa_r+0xb4e>
 80099a8:	601e      	str	r6, [r3, #0]
 80099aa:	e248      	b.n	8009e3e <_dtoa_r+0xb4e>
 80099ac:	46b8      	mov	r8, r7
 80099ae:	4633      	mov	r3, r6
 80099b0:	461e      	mov	r6, r3
 80099b2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80099b6:	2a39      	cmp	r2, #57	@ 0x39
 80099b8:	d106      	bne.n	80099c8 <_dtoa_r+0x6d8>
 80099ba:	459a      	cmp	sl, r3
 80099bc:	d1f8      	bne.n	80099b0 <_dtoa_r+0x6c0>
 80099be:	2230      	movs	r2, #48	@ 0x30
 80099c0:	f108 0801 	add.w	r8, r8, #1
 80099c4:	f88a 2000 	strb.w	r2, [sl]
 80099c8:	781a      	ldrb	r2, [r3, #0]
 80099ca:	3201      	adds	r2, #1
 80099cc:	701a      	strb	r2, [r3, #0]
 80099ce:	e7a0      	b.n	8009912 <_dtoa_r+0x622>
 80099d0:	4b6f      	ldr	r3, [pc, #444]	@ (8009b90 <_dtoa_r+0x8a0>)
 80099d2:	2200      	movs	r2, #0
 80099d4:	f7f6 fe28 	bl	8000628 <__aeabi_dmul>
 80099d8:	2200      	movs	r2, #0
 80099da:	2300      	movs	r3, #0
 80099dc:	4604      	mov	r4, r0
 80099de:	460d      	mov	r5, r1
 80099e0:	f7f7 f88a 	bl	8000af8 <__aeabi_dcmpeq>
 80099e4:	2800      	cmp	r0, #0
 80099e6:	d09f      	beq.n	8009928 <_dtoa_r+0x638>
 80099e8:	e7d1      	b.n	800998e <_dtoa_r+0x69e>
 80099ea:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80099ec:	2a00      	cmp	r2, #0
 80099ee:	f000 80ea 	beq.w	8009bc6 <_dtoa_r+0x8d6>
 80099f2:	9a07      	ldr	r2, [sp, #28]
 80099f4:	2a01      	cmp	r2, #1
 80099f6:	f300 80cd 	bgt.w	8009b94 <_dtoa_r+0x8a4>
 80099fa:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 80099fc:	2a00      	cmp	r2, #0
 80099fe:	f000 80c1 	beq.w	8009b84 <_dtoa_r+0x894>
 8009a02:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8009a06:	9c08      	ldr	r4, [sp, #32]
 8009a08:	9e00      	ldr	r6, [sp, #0]
 8009a0a:	9a00      	ldr	r2, [sp, #0]
 8009a0c:	441a      	add	r2, r3
 8009a0e:	9200      	str	r2, [sp, #0]
 8009a10:	9a06      	ldr	r2, [sp, #24]
 8009a12:	2101      	movs	r1, #1
 8009a14:	441a      	add	r2, r3
 8009a16:	4648      	mov	r0, r9
 8009a18:	9206      	str	r2, [sp, #24]
 8009a1a:	f000 fb77 	bl	800a10c <__i2b>
 8009a1e:	4605      	mov	r5, r0
 8009a20:	b166      	cbz	r6, 8009a3c <_dtoa_r+0x74c>
 8009a22:	9b06      	ldr	r3, [sp, #24]
 8009a24:	2b00      	cmp	r3, #0
 8009a26:	dd09      	ble.n	8009a3c <_dtoa_r+0x74c>
 8009a28:	42b3      	cmp	r3, r6
 8009a2a:	9a00      	ldr	r2, [sp, #0]
 8009a2c:	bfa8      	it	ge
 8009a2e:	4633      	movge	r3, r6
 8009a30:	1ad2      	subs	r2, r2, r3
 8009a32:	9200      	str	r2, [sp, #0]
 8009a34:	9a06      	ldr	r2, [sp, #24]
 8009a36:	1af6      	subs	r6, r6, r3
 8009a38:	1ad3      	subs	r3, r2, r3
 8009a3a:	9306      	str	r3, [sp, #24]
 8009a3c:	9b08      	ldr	r3, [sp, #32]
 8009a3e:	b30b      	cbz	r3, 8009a84 <_dtoa_r+0x794>
 8009a40:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009a42:	2b00      	cmp	r3, #0
 8009a44:	f000 80c6 	beq.w	8009bd4 <_dtoa_r+0x8e4>
 8009a48:	2c00      	cmp	r4, #0
 8009a4a:	f000 80c0 	beq.w	8009bce <_dtoa_r+0x8de>
 8009a4e:	4629      	mov	r1, r5
 8009a50:	4622      	mov	r2, r4
 8009a52:	4648      	mov	r0, r9
 8009a54:	f000 fc12 	bl	800a27c <__pow5mult>
 8009a58:	9a02      	ldr	r2, [sp, #8]
 8009a5a:	4601      	mov	r1, r0
 8009a5c:	4605      	mov	r5, r0
 8009a5e:	4648      	mov	r0, r9
 8009a60:	f000 fb6a 	bl	800a138 <__multiply>
 8009a64:	9902      	ldr	r1, [sp, #8]
 8009a66:	4680      	mov	r8, r0
 8009a68:	4648      	mov	r0, r9
 8009a6a:	f000 fa9b 	bl	8009fa4 <_Bfree>
 8009a6e:	9b08      	ldr	r3, [sp, #32]
 8009a70:	1b1b      	subs	r3, r3, r4
 8009a72:	9308      	str	r3, [sp, #32]
 8009a74:	f000 80b1 	beq.w	8009bda <_dtoa_r+0x8ea>
 8009a78:	9a08      	ldr	r2, [sp, #32]
 8009a7a:	4641      	mov	r1, r8
 8009a7c:	4648      	mov	r0, r9
 8009a7e:	f000 fbfd 	bl	800a27c <__pow5mult>
 8009a82:	9002      	str	r0, [sp, #8]
 8009a84:	2101      	movs	r1, #1
 8009a86:	4648      	mov	r0, r9
 8009a88:	f000 fb40 	bl	800a10c <__i2b>
 8009a8c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009a8e:	4604      	mov	r4, r0
 8009a90:	2b00      	cmp	r3, #0
 8009a92:	f000 81d8 	beq.w	8009e46 <_dtoa_r+0xb56>
 8009a96:	461a      	mov	r2, r3
 8009a98:	4601      	mov	r1, r0
 8009a9a:	4648      	mov	r0, r9
 8009a9c:	f000 fbee 	bl	800a27c <__pow5mult>
 8009aa0:	9b07      	ldr	r3, [sp, #28]
 8009aa2:	2b01      	cmp	r3, #1
 8009aa4:	4604      	mov	r4, r0
 8009aa6:	f300 809f 	bgt.w	8009be8 <_dtoa_r+0x8f8>
 8009aaa:	9b04      	ldr	r3, [sp, #16]
 8009aac:	2b00      	cmp	r3, #0
 8009aae:	f040 8097 	bne.w	8009be0 <_dtoa_r+0x8f0>
 8009ab2:	9b05      	ldr	r3, [sp, #20]
 8009ab4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009ab8:	2b00      	cmp	r3, #0
 8009aba:	f040 8093 	bne.w	8009be4 <_dtoa_r+0x8f4>
 8009abe:	9b05      	ldr	r3, [sp, #20]
 8009ac0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8009ac4:	0d1b      	lsrs	r3, r3, #20
 8009ac6:	051b      	lsls	r3, r3, #20
 8009ac8:	b133      	cbz	r3, 8009ad8 <_dtoa_r+0x7e8>
 8009aca:	9b00      	ldr	r3, [sp, #0]
 8009acc:	3301      	adds	r3, #1
 8009ace:	9300      	str	r3, [sp, #0]
 8009ad0:	9b06      	ldr	r3, [sp, #24]
 8009ad2:	3301      	adds	r3, #1
 8009ad4:	9306      	str	r3, [sp, #24]
 8009ad6:	2301      	movs	r3, #1
 8009ad8:	9308      	str	r3, [sp, #32]
 8009ada:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009adc:	2b00      	cmp	r3, #0
 8009ade:	f000 81b8 	beq.w	8009e52 <_dtoa_r+0xb62>
 8009ae2:	6923      	ldr	r3, [r4, #16]
 8009ae4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8009ae8:	6918      	ldr	r0, [r3, #16]
 8009aea:	f000 fac3 	bl	800a074 <__hi0bits>
 8009aee:	f1c0 0020 	rsb	r0, r0, #32
 8009af2:	9b06      	ldr	r3, [sp, #24]
 8009af4:	4418      	add	r0, r3
 8009af6:	f010 001f 	ands.w	r0, r0, #31
 8009afa:	f000 8082 	beq.w	8009c02 <_dtoa_r+0x912>
 8009afe:	f1c0 0320 	rsb	r3, r0, #32
 8009b02:	2b04      	cmp	r3, #4
 8009b04:	dd73      	ble.n	8009bee <_dtoa_r+0x8fe>
 8009b06:	9b00      	ldr	r3, [sp, #0]
 8009b08:	f1c0 001c 	rsb	r0, r0, #28
 8009b0c:	4403      	add	r3, r0
 8009b0e:	9300      	str	r3, [sp, #0]
 8009b10:	9b06      	ldr	r3, [sp, #24]
 8009b12:	4403      	add	r3, r0
 8009b14:	4406      	add	r6, r0
 8009b16:	9306      	str	r3, [sp, #24]
 8009b18:	9b00      	ldr	r3, [sp, #0]
 8009b1a:	2b00      	cmp	r3, #0
 8009b1c:	dd05      	ble.n	8009b2a <_dtoa_r+0x83a>
 8009b1e:	9902      	ldr	r1, [sp, #8]
 8009b20:	461a      	mov	r2, r3
 8009b22:	4648      	mov	r0, r9
 8009b24:	f000 fc04 	bl	800a330 <__lshift>
 8009b28:	9002      	str	r0, [sp, #8]
 8009b2a:	9b06      	ldr	r3, [sp, #24]
 8009b2c:	2b00      	cmp	r3, #0
 8009b2e:	dd05      	ble.n	8009b3c <_dtoa_r+0x84c>
 8009b30:	4621      	mov	r1, r4
 8009b32:	461a      	mov	r2, r3
 8009b34:	4648      	mov	r0, r9
 8009b36:	f000 fbfb 	bl	800a330 <__lshift>
 8009b3a:	4604      	mov	r4, r0
 8009b3c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8009b3e:	2b00      	cmp	r3, #0
 8009b40:	d061      	beq.n	8009c06 <_dtoa_r+0x916>
 8009b42:	9802      	ldr	r0, [sp, #8]
 8009b44:	4621      	mov	r1, r4
 8009b46:	f000 fc5f 	bl	800a408 <__mcmp>
 8009b4a:	2800      	cmp	r0, #0
 8009b4c:	da5b      	bge.n	8009c06 <_dtoa_r+0x916>
 8009b4e:	2300      	movs	r3, #0
 8009b50:	9902      	ldr	r1, [sp, #8]
 8009b52:	220a      	movs	r2, #10
 8009b54:	4648      	mov	r0, r9
 8009b56:	f000 fa47 	bl	8009fe8 <__multadd>
 8009b5a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009b5c:	9002      	str	r0, [sp, #8]
 8009b5e:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
 8009b62:	2b00      	cmp	r3, #0
 8009b64:	f000 8177 	beq.w	8009e56 <_dtoa_r+0xb66>
 8009b68:	4629      	mov	r1, r5
 8009b6a:	2300      	movs	r3, #0
 8009b6c:	220a      	movs	r2, #10
 8009b6e:	4648      	mov	r0, r9
 8009b70:	f000 fa3a 	bl	8009fe8 <__multadd>
 8009b74:	f1bb 0f00 	cmp.w	fp, #0
 8009b78:	4605      	mov	r5, r0
 8009b7a:	dc6f      	bgt.n	8009c5c <_dtoa_r+0x96c>
 8009b7c:	9b07      	ldr	r3, [sp, #28]
 8009b7e:	2b02      	cmp	r3, #2
 8009b80:	dc49      	bgt.n	8009c16 <_dtoa_r+0x926>
 8009b82:	e06b      	b.n	8009c5c <_dtoa_r+0x96c>
 8009b84:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8009b86:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8009b8a:	e73c      	b.n	8009a06 <_dtoa_r+0x716>
 8009b8c:	3fe00000 	.word	0x3fe00000
 8009b90:	40240000 	.word	0x40240000
 8009b94:	9b03      	ldr	r3, [sp, #12]
 8009b96:	1e5c      	subs	r4, r3, #1
 8009b98:	9b08      	ldr	r3, [sp, #32]
 8009b9a:	42a3      	cmp	r3, r4
 8009b9c:	db09      	blt.n	8009bb2 <_dtoa_r+0x8c2>
 8009b9e:	1b1c      	subs	r4, r3, r4
 8009ba0:	9b03      	ldr	r3, [sp, #12]
 8009ba2:	2b00      	cmp	r3, #0
 8009ba4:	f6bf af30 	bge.w	8009a08 <_dtoa_r+0x718>
 8009ba8:	9b00      	ldr	r3, [sp, #0]
 8009baa:	9a03      	ldr	r2, [sp, #12]
 8009bac:	1a9e      	subs	r6, r3, r2
 8009bae:	2300      	movs	r3, #0
 8009bb0:	e72b      	b.n	8009a0a <_dtoa_r+0x71a>
 8009bb2:	9b08      	ldr	r3, [sp, #32]
 8009bb4:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8009bb6:	9408      	str	r4, [sp, #32]
 8009bb8:	1ae3      	subs	r3, r4, r3
 8009bba:	441a      	add	r2, r3
 8009bbc:	9e00      	ldr	r6, [sp, #0]
 8009bbe:	9b03      	ldr	r3, [sp, #12]
 8009bc0:	920d      	str	r2, [sp, #52]	@ 0x34
 8009bc2:	2400      	movs	r4, #0
 8009bc4:	e721      	b.n	8009a0a <_dtoa_r+0x71a>
 8009bc6:	9c08      	ldr	r4, [sp, #32]
 8009bc8:	9e00      	ldr	r6, [sp, #0]
 8009bca:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8009bcc:	e728      	b.n	8009a20 <_dtoa_r+0x730>
 8009bce:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8009bd2:	e751      	b.n	8009a78 <_dtoa_r+0x788>
 8009bd4:	9a08      	ldr	r2, [sp, #32]
 8009bd6:	9902      	ldr	r1, [sp, #8]
 8009bd8:	e750      	b.n	8009a7c <_dtoa_r+0x78c>
 8009bda:	f8cd 8008 	str.w	r8, [sp, #8]
 8009bde:	e751      	b.n	8009a84 <_dtoa_r+0x794>
 8009be0:	2300      	movs	r3, #0
 8009be2:	e779      	b.n	8009ad8 <_dtoa_r+0x7e8>
 8009be4:	9b04      	ldr	r3, [sp, #16]
 8009be6:	e777      	b.n	8009ad8 <_dtoa_r+0x7e8>
 8009be8:	2300      	movs	r3, #0
 8009bea:	9308      	str	r3, [sp, #32]
 8009bec:	e779      	b.n	8009ae2 <_dtoa_r+0x7f2>
 8009bee:	d093      	beq.n	8009b18 <_dtoa_r+0x828>
 8009bf0:	9a00      	ldr	r2, [sp, #0]
 8009bf2:	331c      	adds	r3, #28
 8009bf4:	441a      	add	r2, r3
 8009bf6:	9200      	str	r2, [sp, #0]
 8009bf8:	9a06      	ldr	r2, [sp, #24]
 8009bfa:	441a      	add	r2, r3
 8009bfc:	441e      	add	r6, r3
 8009bfe:	9206      	str	r2, [sp, #24]
 8009c00:	e78a      	b.n	8009b18 <_dtoa_r+0x828>
 8009c02:	4603      	mov	r3, r0
 8009c04:	e7f4      	b.n	8009bf0 <_dtoa_r+0x900>
 8009c06:	9b03      	ldr	r3, [sp, #12]
 8009c08:	2b00      	cmp	r3, #0
 8009c0a:	46b8      	mov	r8, r7
 8009c0c:	dc20      	bgt.n	8009c50 <_dtoa_r+0x960>
 8009c0e:	469b      	mov	fp, r3
 8009c10:	9b07      	ldr	r3, [sp, #28]
 8009c12:	2b02      	cmp	r3, #2
 8009c14:	dd1e      	ble.n	8009c54 <_dtoa_r+0x964>
 8009c16:	f1bb 0f00 	cmp.w	fp, #0
 8009c1a:	f47f adb1 	bne.w	8009780 <_dtoa_r+0x490>
 8009c1e:	4621      	mov	r1, r4
 8009c20:	465b      	mov	r3, fp
 8009c22:	2205      	movs	r2, #5
 8009c24:	4648      	mov	r0, r9
 8009c26:	f000 f9df 	bl	8009fe8 <__multadd>
 8009c2a:	4601      	mov	r1, r0
 8009c2c:	4604      	mov	r4, r0
 8009c2e:	9802      	ldr	r0, [sp, #8]
 8009c30:	f000 fbea 	bl	800a408 <__mcmp>
 8009c34:	2800      	cmp	r0, #0
 8009c36:	f77f ada3 	ble.w	8009780 <_dtoa_r+0x490>
 8009c3a:	4656      	mov	r6, sl
 8009c3c:	2331      	movs	r3, #49	@ 0x31
 8009c3e:	f806 3b01 	strb.w	r3, [r6], #1
 8009c42:	f108 0801 	add.w	r8, r8, #1
 8009c46:	e59f      	b.n	8009788 <_dtoa_r+0x498>
 8009c48:	9c03      	ldr	r4, [sp, #12]
 8009c4a:	46b8      	mov	r8, r7
 8009c4c:	4625      	mov	r5, r4
 8009c4e:	e7f4      	b.n	8009c3a <_dtoa_r+0x94a>
 8009c50:	f8dd b00c 	ldr.w	fp, [sp, #12]
 8009c54:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009c56:	2b00      	cmp	r3, #0
 8009c58:	f000 8101 	beq.w	8009e5e <_dtoa_r+0xb6e>
 8009c5c:	2e00      	cmp	r6, #0
 8009c5e:	dd05      	ble.n	8009c6c <_dtoa_r+0x97c>
 8009c60:	4629      	mov	r1, r5
 8009c62:	4632      	mov	r2, r6
 8009c64:	4648      	mov	r0, r9
 8009c66:	f000 fb63 	bl	800a330 <__lshift>
 8009c6a:	4605      	mov	r5, r0
 8009c6c:	9b08      	ldr	r3, [sp, #32]
 8009c6e:	2b00      	cmp	r3, #0
 8009c70:	d05c      	beq.n	8009d2c <_dtoa_r+0xa3c>
 8009c72:	6869      	ldr	r1, [r5, #4]
 8009c74:	4648      	mov	r0, r9
 8009c76:	f000 f955 	bl	8009f24 <_Balloc>
 8009c7a:	4606      	mov	r6, r0
 8009c7c:	b928      	cbnz	r0, 8009c8a <_dtoa_r+0x99a>
 8009c7e:	4b82      	ldr	r3, [pc, #520]	@ (8009e88 <_dtoa_r+0xb98>)
 8009c80:	4602      	mov	r2, r0
 8009c82:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8009c86:	f7ff bb4a 	b.w	800931e <_dtoa_r+0x2e>
 8009c8a:	692a      	ldr	r2, [r5, #16]
 8009c8c:	3202      	adds	r2, #2
 8009c8e:	0092      	lsls	r2, r2, #2
 8009c90:	f105 010c 	add.w	r1, r5, #12
 8009c94:	300c      	adds	r0, #12
 8009c96:	f000 ff31 	bl	800aafc <memcpy>
 8009c9a:	2201      	movs	r2, #1
 8009c9c:	4631      	mov	r1, r6
 8009c9e:	4648      	mov	r0, r9
 8009ca0:	f000 fb46 	bl	800a330 <__lshift>
 8009ca4:	f10a 0301 	add.w	r3, sl, #1
 8009ca8:	9300      	str	r3, [sp, #0]
 8009caa:	eb0a 030b 	add.w	r3, sl, fp
 8009cae:	9308      	str	r3, [sp, #32]
 8009cb0:	9b04      	ldr	r3, [sp, #16]
 8009cb2:	f003 0301 	and.w	r3, r3, #1
 8009cb6:	462f      	mov	r7, r5
 8009cb8:	9306      	str	r3, [sp, #24]
 8009cba:	4605      	mov	r5, r0
 8009cbc:	9b00      	ldr	r3, [sp, #0]
 8009cbe:	9802      	ldr	r0, [sp, #8]
 8009cc0:	4621      	mov	r1, r4
 8009cc2:	f103 3bff 	add.w	fp, r3, #4294967295	@ 0xffffffff
 8009cc6:	f7ff fa8a 	bl	80091de <quorem>
 8009cca:	4603      	mov	r3, r0
 8009ccc:	3330      	adds	r3, #48	@ 0x30
 8009cce:	9003      	str	r0, [sp, #12]
 8009cd0:	4639      	mov	r1, r7
 8009cd2:	9802      	ldr	r0, [sp, #8]
 8009cd4:	9309      	str	r3, [sp, #36]	@ 0x24
 8009cd6:	f000 fb97 	bl	800a408 <__mcmp>
 8009cda:	462a      	mov	r2, r5
 8009cdc:	9004      	str	r0, [sp, #16]
 8009cde:	4621      	mov	r1, r4
 8009ce0:	4648      	mov	r0, r9
 8009ce2:	f000 fbad 	bl	800a440 <__mdiff>
 8009ce6:	68c2      	ldr	r2, [r0, #12]
 8009ce8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009cea:	4606      	mov	r6, r0
 8009cec:	bb02      	cbnz	r2, 8009d30 <_dtoa_r+0xa40>
 8009cee:	4601      	mov	r1, r0
 8009cf0:	9802      	ldr	r0, [sp, #8]
 8009cf2:	f000 fb89 	bl	800a408 <__mcmp>
 8009cf6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009cf8:	4602      	mov	r2, r0
 8009cfa:	4631      	mov	r1, r6
 8009cfc:	4648      	mov	r0, r9
 8009cfe:	920c      	str	r2, [sp, #48]	@ 0x30
 8009d00:	9309      	str	r3, [sp, #36]	@ 0x24
 8009d02:	f000 f94f 	bl	8009fa4 <_Bfree>
 8009d06:	9b07      	ldr	r3, [sp, #28]
 8009d08:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8009d0a:	9e00      	ldr	r6, [sp, #0]
 8009d0c:	ea42 0103 	orr.w	r1, r2, r3
 8009d10:	9b06      	ldr	r3, [sp, #24]
 8009d12:	4319      	orrs	r1, r3
 8009d14:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009d16:	d10d      	bne.n	8009d34 <_dtoa_r+0xa44>
 8009d18:	2b39      	cmp	r3, #57	@ 0x39
 8009d1a:	d027      	beq.n	8009d6c <_dtoa_r+0xa7c>
 8009d1c:	9a04      	ldr	r2, [sp, #16]
 8009d1e:	2a00      	cmp	r2, #0
 8009d20:	dd01      	ble.n	8009d26 <_dtoa_r+0xa36>
 8009d22:	9b03      	ldr	r3, [sp, #12]
 8009d24:	3331      	adds	r3, #49	@ 0x31
 8009d26:	f88b 3000 	strb.w	r3, [fp]
 8009d2a:	e52e      	b.n	800978a <_dtoa_r+0x49a>
 8009d2c:	4628      	mov	r0, r5
 8009d2e:	e7b9      	b.n	8009ca4 <_dtoa_r+0x9b4>
 8009d30:	2201      	movs	r2, #1
 8009d32:	e7e2      	b.n	8009cfa <_dtoa_r+0xa0a>
 8009d34:	9904      	ldr	r1, [sp, #16]
 8009d36:	2900      	cmp	r1, #0
 8009d38:	db04      	blt.n	8009d44 <_dtoa_r+0xa54>
 8009d3a:	9807      	ldr	r0, [sp, #28]
 8009d3c:	4301      	orrs	r1, r0
 8009d3e:	9806      	ldr	r0, [sp, #24]
 8009d40:	4301      	orrs	r1, r0
 8009d42:	d120      	bne.n	8009d86 <_dtoa_r+0xa96>
 8009d44:	2a00      	cmp	r2, #0
 8009d46:	ddee      	ble.n	8009d26 <_dtoa_r+0xa36>
 8009d48:	9902      	ldr	r1, [sp, #8]
 8009d4a:	9300      	str	r3, [sp, #0]
 8009d4c:	2201      	movs	r2, #1
 8009d4e:	4648      	mov	r0, r9
 8009d50:	f000 faee 	bl	800a330 <__lshift>
 8009d54:	4621      	mov	r1, r4
 8009d56:	9002      	str	r0, [sp, #8]
 8009d58:	f000 fb56 	bl	800a408 <__mcmp>
 8009d5c:	2800      	cmp	r0, #0
 8009d5e:	9b00      	ldr	r3, [sp, #0]
 8009d60:	dc02      	bgt.n	8009d68 <_dtoa_r+0xa78>
 8009d62:	d1e0      	bne.n	8009d26 <_dtoa_r+0xa36>
 8009d64:	07da      	lsls	r2, r3, #31
 8009d66:	d5de      	bpl.n	8009d26 <_dtoa_r+0xa36>
 8009d68:	2b39      	cmp	r3, #57	@ 0x39
 8009d6a:	d1da      	bne.n	8009d22 <_dtoa_r+0xa32>
 8009d6c:	2339      	movs	r3, #57	@ 0x39
 8009d6e:	f88b 3000 	strb.w	r3, [fp]
 8009d72:	4633      	mov	r3, r6
 8009d74:	461e      	mov	r6, r3
 8009d76:	3b01      	subs	r3, #1
 8009d78:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8009d7c:	2a39      	cmp	r2, #57	@ 0x39
 8009d7e:	d04e      	beq.n	8009e1e <_dtoa_r+0xb2e>
 8009d80:	3201      	adds	r2, #1
 8009d82:	701a      	strb	r2, [r3, #0]
 8009d84:	e501      	b.n	800978a <_dtoa_r+0x49a>
 8009d86:	2a00      	cmp	r2, #0
 8009d88:	dd03      	ble.n	8009d92 <_dtoa_r+0xaa2>
 8009d8a:	2b39      	cmp	r3, #57	@ 0x39
 8009d8c:	d0ee      	beq.n	8009d6c <_dtoa_r+0xa7c>
 8009d8e:	3301      	adds	r3, #1
 8009d90:	e7c9      	b.n	8009d26 <_dtoa_r+0xa36>
 8009d92:	9a00      	ldr	r2, [sp, #0]
 8009d94:	9908      	ldr	r1, [sp, #32]
 8009d96:	f802 3c01 	strb.w	r3, [r2, #-1]
 8009d9a:	428a      	cmp	r2, r1
 8009d9c:	d028      	beq.n	8009df0 <_dtoa_r+0xb00>
 8009d9e:	9902      	ldr	r1, [sp, #8]
 8009da0:	2300      	movs	r3, #0
 8009da2:	220a      	movs	r2, #10
 8009da4:	4648      	mov	r0, r9
 8009da6:	f000 f91f 	bl	8009fe8 <__multadd>
 8009daa:	42af      	cmp	r7, r5
 8009dac:	9002      	str	r0, [sp, #8]
 8009dae:	f04f 0300 	mov.w	r3, #0
 8009db2:	f04f 020a 	mov.w	r2, #10
 8009db6:	4639      	mov	r1, r7
 8009db8:	4648      	mov	r0, r9
 8009dba:	d107      	bne.n	8009dcc <_dtoa_r+0xadc>
 8009dbc:	f000 f914 	bl	8009fe8 <__multadd>
 8009dc0:	4607      	mov	r7, r0
 8009dc2:	4605      	mov	r5, r0
 8009dc4:	9b00      	ldr	r3, [sp, #0]
 8009dc6:	3301      	adds	r3, #1
 8009dc8:	9300      	str	r3, [sp, #0]
 8009dca:	e777      	b.n	8009cbc <_dtoa_r+0x9cc>
 8009dcc:	f000 f90c 	bl	8009fe8 <__multadd>
 8009dd0:	4629      	mov	r1, r5
 8009dd2:	4607      	mov	r7, r0
 8009dd4:	2300      	movs	r3, #0
 8009dd6:	220a      	movs	r2, #10
 8009dd8:	4648      	mov	r0, r9
 8009dda:	f000 f905 	bl	8009fe8 <__multadd>
 8009dde:	4605      	mov	r5, r0
 8009de0:	e7f0      	b.n	8009dc4 <_dtoa_r+0xad4>
 8009de2:	f1bb 0f00 	cmp.w	fp, #0
 8009de6:	bfcc      	ite	gt
 8009de8:	465e      	movgt	r6, fp
 8009dea:	2601      	movle	r6, #1
 8009dec:	4456      	add	r6, sl
 8009dee:	2700      	movs	r7, #0
 8009df0:	9902      	ldr	r1, [sp, #8]
 8009df2:	9300      	str	r3, [sp, #0]
 8009df4:	2201      	movs	r2, #1
 8009df6:	4648      	mov	r0, r9
 8009df8:	f000 fa9a 	bl	800a330 <__lshift>
 8009dfc:	4621      	mov	r1, r4
 8009dfe:	9002      	str	r0, [sp, #8]
 8009e00:	f000 fb02 	bl	800a408 <__mcmp>
 8009e04:	2800      	cmp	r0, #0
 8009e06:	dcb4      	bgt.n	8009d72 <_dtoa_r+0xa82>
 8009e08:	d102      	bne.n	8009e10 <_dtoa_r+0xb20>
 8009e0a:	9b00      	ldr	r3, [sp, #0]
 8009e0c:	07db      	lsls	r3, r3, #31
 8009e0e:	d4b0      	bmi.n	8009d72 <_dtoa_r+0xa82>
 8009e10:	4633      	mov	r3, r6
 8009e12:	461e      	mov	r6, r3
 8009e14:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8009e18:	2a30      	cmp	r2, #48	@ 0x30
 8009e1a:	d0fa      	beq.n	8009e12 <_dtoa_r+0xb22>
 8009e1c:	e4b5      	b.n	800978a <_dtoa_r+0x49a>
 8009e1e:	459a      	cmp	sl, r3
 8009e20:	d1a8      	bne.n	8009d74 <_dtoa_r+0xa84>
 8009e22:	2331      	movs	r3, #49	@ 0x31
 8009e24:	f108 0801 	add.w	r8, r8, #1
 8009e28:	f88a 3000 	strb.w	r3, [sl]
 8009e2c:	e4ad      	b.n	800978a <_dtoa_r+0x49a>
 8009e2e:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8009e30:	f8df a058 	ldr.w	sl, [pc, #88]	@ 8009e8c <_dtoa_r+0xb9c>
 8009e34:	b11b      	cbz	r3, 8009e3e <_dtoa_r+0xb4e>
 8009e36:	f10a 0308 	add.w	r3, sl, #8
 8009e3a:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8009e3c:	6013      	str	r3, [r2, #0]
 8009e3e:	4650      	mov	r0, sl
 8009e40:	b017      	add	sp, #92	@ 0x5c
 8009e42:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009e46:	9b07      	ldr	r3, [sp, #28]
 8009e48:	2b01      	cmp	r3, #1
 8009e4a:	f77f ae2e 	ble.w	8009aaa <_dtoa_r+0x7ba>
 8009e4e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009e50:	9308      	str	r3, [sp, #32]
 8009e52:	2001      	movs	r0, #1
 8009e54:	e64d      	b.n	8009af2 <_dtoa_r+0x802>
 8009e56:	f1bb 0f00 	cmp.w	fp, #0
 8009e5a:	f77f aed9 	ble.w	8009c10 <_dtoa_r+0x920>
 8009e5e:	4656      	mov	r6, sl
 8009e60:	9802      	ldr	r0, [sp, #8]
 8009e62:	4621      	mov	r1, r4
 8009e64:	f7ff f9bb 	bl	80091de <quorem>
 8009e68:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 8009e6c:	f806 3b01 	strb.w	r3, [r6], #1
 8009e70:	eba6 020a 	sub.w	r2, r6, sl
 8009e74:	4593      	cmp	fp, r2
 8009e76:	ddb4      	ble.n	8009de2 <_dtoa_r+0xaf2>
 8009e78:	9902      	ldr	r1, [sp, #8]
 8009e7a:	2300      	movs	r3, #0
 8009e7c:	220a      	movs	r2, #10
 8009e7e:	4648      	mov	r0, r9
 8009e80:	f000 f8b2 	bl	8009fe8 <__multadd>
 8009e84:	9002      	str	r0, [sp, #8]
 8009e86:	e7eb      	b.n	8009e60 <_dtoa_r+0xb70>
 8009e88:	0800adb8 	.word	0x0800adb8
 8009e8c:	0800ad3c 	.word	0x0800ad3c

08009e90 <_free_r>:
 8009e90:	b538      	push	{r3, r4, r5, lr}
 8009e92:	4605      	mov	r5, r0
 8009e94:	2900      	cmp	r1, #0
 8009e96:	d041      	beq.n	8009f1c <_free_r+0x8c>
 8009e98:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009e9c:	1f0c      	subs	r4, r1, #4
 8009e9e:	2b00      	cmp	r3, #0
 8009ea0:	bfb8      	it	lt
 8009ea2:	18e4      	addlt	r4, r4, r3
 8009ea4:	f7fe faf6 	bl	8008494 <__malloc_lock>
 8009ea8:	4a1d      	ldr	r2, [pc, #116]	@ (8009f20 <_free_r+0x90>)
 8009eaa:	6813      	ldr	r3, [r2, #0]
 8009eac:	b933      	cbnz	r3, 8009ebc <_free_r+0x2c>
 8009eae:	6063      	str	r3, [r4, #4]
 8009eb0:	6014      	str	r4, [r2, #0]
 8009eb2:	4628      	mov	r0, r5
 8009eb4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009eb8:	f7fe baf2 	b.w	80084a0 <__malloc_unlock>
 8009ebc:	42a3      	cmp	r3, r4
 8009ebe:	d908      	bls.n	8009ed2 <_free_r+0x42>
 8009ec0:	6820      	ldr	r0, [r4, #0]
 8009ec2:	1821      	adds	r1, r4, r0
 8009ec4:	428b      	cmp	r3, r1
 8009ec6:	bf01      	itttt	eq
 8009ec8:	6819      	ldreq	r1, [r3, #0]
 8009eca:	685b      	ldreq	r3, [r3, #4]
 8009ecc:	1809      	addeq	r1, r1, r0
 8009ece:	6021      	streq	r1, [r4, #0]
 8009ed0:	e7ed      	b.n	8009eae <_free_r+0x1e>
 8009ed2:	461a      	mov	r2, r3
 8009ed4:	685b      	ldr	r3, [r3, #4]
 8009ed6:	b10b      	cbz	r3, 8009edc <_free_r+0x4c>
 8009ed8:	42a3      	cmp	r3, r4
 8009eda:	d9fa      	bls.n	8009ed2 <_free_r+0x42>
 8009edc:	6811      	ldr	r1, [r2, #0]
 8009ede:	1850      	adds	r0, r2, r1
 8009ee0:	42a0      	cmp	r0, r4
 8009ee2:	d10b      	bne.n	8009efc <_free_r+0x6c>
 8009ee4:	6820      	ldr	r0, [r4, #0]
 8009ee6:	4401      	add	r1, r0
 8009ee8:	1850      	adds	r0, r2, r1
 8009eea:	4283      	cmp	r3, r0
 8009eec:	6011      	str	r1, [r2, #0]
 8009eee:	d1e0      	bne.n	8009eb2 <_free_r+0x22>
 8009ef0:	6818      	ldr	r0, [r3, #0]
 8009ef2:	685b      	ldr	r3, [r3, #4]
 8009ef4:	6053      	str	r3, [r2, #4]
 8009ef6:	4408      	add	r0, r1
 8009ef8:	6010      	str	r0, [r2, #0]
 8009efa:	e7da      	b.n	8009eb2 <_free_r+0x22>
 8009efc:	d902      	bls.n	8009f04 <_free_r+0x74>
 8009efe:	230c      	movs	r3, #12
 8009f00:	602b      	str	r3, [r5, #0]
 8009f02:	e7d6      	b.n	8009eb2 <_free_r+0x22>
 8009f04:	6820      	ldr	r0, [r4, #0]
 8009f06:	1821      	adds	r1, r4, r0
 8009f08:	428b      	cmp	r3, r1
 8009f0a:	bf04      	itt	eq
 8009f0c:	6819      	ldreq	r1, [r3, #0]
 8009f0e:	685b      	ldreq	r3, [r3, #4]
 8009f10:	6063      	str	r3, [r4, #4]
 8009f12:	bf04      	itt	eq
 8009f14:	1809      	addeq	r1, r1, r0
 8009f16:	6021      	streq	r1, [r4, #0]
 8009f18:	6054      	str	r4, [r2, #4]
 8009f1a:	e7ca      	b.n	8009eb2 <_free_r+0x22>
 8009f1c:	bd38      	pop	{r3, r4, r5, pc}
 8009f1e:	bf00      	nop
 8009f20:	20040784 	.word	0x20040784

08009f24 <_Balloc>:
 8009f24:	b570      	push	{r4, r5, r6, lr}
 8009f26:	69c6      	ldr	r6, [r0, #28]
 8009f28:	4604      	mov	r4, r0
 8009f2a:	460d      	mov	r5, r1
 8009f2c:	b976      	cbnz	r6, 8009f4c <_Balloc+0x28>
 8009f2e:	2010      	movs	r0, #16
 8009f30:	f7fe fa06 	bl	8008340 <malloc>
 8009f34:	4602      	mov	r2, r0
 8009f36:	61e0      	str	r0, [r4, #28]
 8009f38:	b920      	cbnz	r0, 8009f44 <_Balloc+0x20>
 8009f3a:	4b18      	ldr	r3, [pc, #96]	@ (8009f9c <_Balloc+0x78>)
 8009f3c:	4818      	ldr	r0, [pc, #96]	@ (8009fa0 <_Balloc+0x7c>)
 8009f3e:	216b      	movs	r1, #107	@ 0x6b
 8009f40:	f000 fdea 	bl	800ab18 <__assert_func>
 8009f44:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009f48:	6006      	str	r6, [r0, #0]
 8009f4a:	60c6      	str	r6, [r0, #12]
 8009f4c:	69e6      	ldr	r6, [r4, #28]
 8009f4e:	68f3      	ldr	r3, [r6, #12]
 8009f50:	b183      	cbz	r3, 8009f74 <_Balloc+0x50>
 8009f52:	69e3      	ldr	r3, [r4, #28]
 8009f54:	68db      	ldr	r3, [r3, #12]
 8009f56:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8009f5a:	b9b8      	cbnz	r0, 8009f8c <_Balloc+0x68>
 8009f5c:	2101      	movs	r1, #1
 8009f5e:	fa01 f605 	lsl.w	r6, r1, r5
 8009f62:	1d72      	adds	r2, r6, #5
 8009f64:	0092      	lsls	r2, r2, #2
 8009f66:	4620      	mov	r0, r4
 8009f68:	f000 fdf4 	bl	800ab54 <_calloc_r>
 8009f6c:	b160      	cbz	r0, 8009f88 <_Balloc+0x64>
 8009f6e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8009f72:	e00e      	b.n	8009f92 <_Balloc+0x6e>
 8009f74:	2221      	movs	r2, #33	@ 0x21
 8009f76:	2104      	movs	r1, #4
 8009f78:	4620      	mov	r0, r4
 8009f7a:	f000 fdeb 	bl	800ab54 <_calloc_r>
 8009f7e:	69e3      	ldr	r3, [r4, #28]
 8009f80:	60f0      	str	r0, [r6, #12]
 8009f82:	68db      	ldr	r3, [r3, #12]
 8009f84:	2b00      	cmp	r3, #0
 8009f86:	d1e4      	bne.n	8009f52 <_Balloc+0x2e>
 8009f88:	2000      	movs	r0, #0
 8009f8a:	bd70      	pop	{r4, r5, r6, pc}
 8009f8c:	6802      	ldr	r2, [r0, #0]
 8009f8e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8009f92:	2300      	movs	r3, #0
 8009f94:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8009f98:	e7f7      	b.n	8009f8a <_Balloc+0x66>
 8009f9a:	bf00      	nop
 8009f9c:	0800ad49 	.word	0x0800ad49
 8009fa0:	0800adc9 	.word	0x0800adc9

08009fa4 <_Bfree>:
 8009fa4:	b570      	push	{r4, r5, r6, lr}
 8009fa6:	69c6      	ldr	r6, [r0, #28]
 8009fa8:	4605      	mov	r5, r0
 8009faa:	460c      	mov	r4, r1
 8009fac:	b976      	cbnz	r6, 8009fcc <_Bfree+0x28>
 8009fae:	2010      	movs	r0, #16
 8009fb0:	f7fe f9c6 	bl	8008340 <malloc>
 8009fb4:	4602      	mov	r2, r0
 8009fb6:	61e8      	str	r0, [r5, #28]
 8009fb8:	b920      	cbnz	r0, 8009fc4 <_Bfree+0x20>
 8009fba:	4b09      	ldr	r3, [pc, #36]	@ (8009fe0 <_Bfree+0x3c>)
 8009fbc:	4809      	ldr	r0, [pc, #36]	@ (8009fe4 <_Bfree+0x40>)
 8009fbe:	218f      	movs	r1, #143	@ 0x8f
 8009fc0:	f000 fdaa 	bl	800ab18 <__assert_func>
 8009fc4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009fc8:	6006      	str	r6, [r0, #0]
 8009fca:	60c6      	str	r6, [r0, #12]
 8009fcc:	b13c      	cbz	r4, 8009fde <_Bfree+0x3a>
 8009fce:	69eb      	ldr	r3, [r5, #28]
 8009fd0:	6862      	ldr	r2, [r4, #4]
 8009fd2:	68db      	ldr	r3, [r3, #12]
 8009fd4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8009fd8:	6021      	str	r1, [r4, #0]
 8009fda:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8009fde:	bd70      	pop	{r4, r5, r6, pc}
 8009fe0:	0800ad49 	.word	0x0800ad49
 8009fe4:	0800adc9 	.word	0x0800adc9

08009fe8 <__multadd>:
 8009fe8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009fec:	690d      	ldr	r5, [r1, #16]
 8009fee:	4607      	mov	r7, r0
 8009ff0:	460c      	mov	r4, r1
 8009ff2:	461e      	mov	r6, r3
 8009ff4:	f101 0c14 	add.w	ip, r1, #20
 8009ff8:	2000      	movs	r0, #0
 8009ffa:	f8dc 3000 	ldr.w	r3, [ip]
 8009ffe:	b299      	uxth	r1, r3
 800a000:	fb02 6101 	mla	r1, r2, r1, r6
 800a004:	0c1e      	lsrs	r6, r3, #16
 800a006:	0c0b      	lsrs	r3, r1, #16
 800a008:	fb02 3306 	mla	r3, r2, r6, r3
 800a00c:	b289      	uxth	r1, r1
 800a00e:	3001      	adds	r0, #1
 800a010:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800a014:	4285      	cmp	r5, r0
 800a016:	f84c 1b04 	str.w	r1, [ip], #4
 800a01a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800a01e:	dcec      	bgt.n	8009ffa <__multadd+0x12>
 800a020:	b30e      	cbz	r6, 800a066 <__multadd+0x7e>
 800a022:	68a3      	ldr	r3, [r4, #8]
 800a024:	42ab      	cmp	r3, r5
 800a026:	dc19      	bgt.n	800a05c <__multadd+0x74>
 800a028:	6861      	ldr	r1, [r4, #4]
 800a02a:	4638      	mov	r0, r7
 800a02c:	3101      	adds	r1, #1
 800a02e:	f7ff ff79 	bl	8009f24 <_Balloc>
 800a032:	4680      	mov	r8, r0
 800a034:	b928      	cbnz	r0, 800a042 <__multadd+0x5a>
 800a036:	4602      	mov	r2, r0
 800a038:	4b0c      	ldr	r3, [pc, #48]	@ (800a06c <__multadd+0x84>)
 800a03a:	480d      	ldr	r0, [pc, #52]	@ (800a070 <__multadd+0x88>)
 800a03c:	21ba      	movs	r1, #186	@ 0xba
 800a03e:	f000 fd6b 	bl	800ab18 <__assert_func>
 800a042:	6922      	ldr	r2, [r4, #16]
 800a044:	3202      	adds	r2, #2
 800a046:	f104 010c 	add.w	r1, r4, #12
 800a04a:	0092      	lsls	r2, r2, #2
 800a04c:	300c      	adds	r0, #12
 800a04e:	f000 fd55 	bl	800aafc <memcpy>
 800a052:	4621      	mov	r1, r4
 800a054:	4638      	mov	r0, r7
 800a056:	f7ff ffa5 	bl	8009fa4 <_Bfree>
 800a05a:	4644      	mov	r4, r8
 800a05c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800a060:	3501      	adds	r5, #1
 800a062:	615e      	str	r6, [r3, #20]
 800a064:	6125      	str	r5, [r4, #16]
 800a066:	4620      	mov	r0, r4
 800a068:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a06c:	0800adb8 	.word	0x0800adb8
 800a070:	0800adc9 	.word	0x0800adc9

0800a074 <__hi0bits>:
 800a074:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800a078:	4603      	mov	r3, r0
 800a07a:	bf36      	itet	cc
 800a07c:	0403      	lslcc	r3, r0, #16
 800a07e:	2000      	movcs	r0, #0
 800a080:	2010      	movcc	r0, #16
 800a082:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800a086:	bf3c      	itt	cc
 800a088:	021b      	lslcc	r3, r3, #8
 800a08a:	3008      	addcc	r0, #8
 800a08c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800a090:	bf3c      	itt	cc
 800a092:	011b      	lslcc	r3, r3, #4
 800a094:	3004      	addcc	r0, #4
 800a096:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a09a:	bf3c      	itt	cc
 800a09c:	009b      	lslcc	r3, r3, #2
 800a09e:	3002      	addcc	r0, #2
 800a0a0:	2b00      	cmp	r3, #0
 800a0a2:	db05      	blt.n	800a0b0 <__hi0bits+0x3c>
 800a0a4:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800a0a8:	f100 0001 	add.w	r0, r0, #1
 800a0ac:	bf08      	it	eq
 800a0ae:	2020      	moveq	r0, #32
 800a0b0:	4770      	bx	lr

0800a0b2 <__lo0bits>:
 800a0b2:	6803      	ldr	r3, [r0, #0]
 800a0b4:	4602      	mov	r2, r0
 800a0b6:	f013 0007 	ands.w	r0, r3, #7
 800a0ba:	d00b      	beq.n	800a0d4 <__lo0bits+0x22>
 800a0bc:	07d9      	lsls	r1, r3, #31
 800a0be:	d421      	bmi.n	800a104 <__lo0bits+0x52>
 800a0c0:	0798      	lsls	r0, r3, #30
 800a0c2:	bf49      	itett	mi
 800a0c4:	085b      	lsrmi	r3, r3, #1
 800a0c6:	089b      	lsrpl	r3, r3, #2
 800a0c8:	2001      	movmi	r0, #1
 800a0ca:	6013      	strmi	r3, [r2, #0]
 800a0cc:	bf5c      	itt	pl
 800a0ce:	6013      	strpl	r3, [r2, #0]
 800a0d0:	2002      	movpl	r0, #2
 800a0d2:	4770      	bx	lr
 800a0d4:	b299      	uxth	r1, r3
 800a0d6:	b909      	cbnz	r1, 800a0dc <__lo0bits+0x2a>
 800a0d8:	0c1b      	lsrs	r3, r3, #16
 800a0da:	2010      	movs	r0, #16
 800a0dc:	b2d9      	uxtb	r1, r3
 800a0de:	b909      	cbnz	r1, 800a0e4 <__lo0bits+0x32>
 800a0e0:	3008      	adds	r0, #8
 800a0e2:	0a1b      	lsrs	r3, r3, #8
 800a0e4:	0719      	lsls	r1, r3, #28
 800a0e6:	bf04      	itt	eq
 800a0e8:	091b      	lsreq	r3, r3, #4
 800a0ea:	3004      	addeq	r0, #4
 800a0ec:	0799      	lsls	r1, r3, #30
 800a0ee:	bf04      	itt	eq
 800a0f0:	089b      	lsreq	r3, r3, #2
 800a0f2:	3002      	addeq	r0, #2
 800a0f4:	07d9      	lsls	r1, r3, #31
 800a0f6:	d403      	bmi.n	800a100 <__lo0bits+0x4e>
 800a0f8:	085b      	lsrs	r3, r3, #1
 800a0fa:	f100 0001 	add.w	r0, r0, #1
 800a0fe:	d003      	beq.n	800a108 <__lo0bits+0x56>
 800a100:	6013      	str	r3, [r2, #0]
 800a102:	4770      	bx	lr
 800a104:	2000      	movs	r0, #0
 800a106:	4770      	bx	lr
 800a108:	2020      	movs	r0, #32
 800a10a:	4770      	bx	lr

0800a10c <__i2b>:
 800a10c:	b510      	push	{r4, lr}
 800a10e:	460c      	mov	r4, r1
 800a110:	2101      	movs	r1, #1
 800a112:	f7ff ff07 	bl	8009f24 <_Balloc>
 800a116:	4602      	mov	r2, r0
 800a118:	b928      	cbnz	r0, 800a126 <__i2b+0x1a>
 800a11a:	4b05      	ldr	r3, [pc, #20]	@ (800a130 <__i2b+0x24>)
 800a11c:	4805      	ldr	r0, [pc, #20]	@ (800a134 <__i2b+0x28>)
 800a11e:	f240 1145 	movw	r1, #325	@ 0x145
 800a122:	f000 fcf9 	bl	800ab18 <__assert_func>
 800a126:	2301      	movs	r3, #1
 800a128:	6144      	str	r4, [r0, #20]
 800a12a:	6103      	str	r3, [r0, #16]
 800a12c:	bd10      	pop	{r4, pc}
 800a12e:	bf00      	nop
 800a130:	0800adb8 	.word	0x0800adb8
 800a134:	0800adc9 	.word	0x0800adc9

0800a138 <__multiply>:
 800a138:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a13c:	4617      	mov	r7, r2
 800a13e:	690a      	ldr	r2, [r1, #16]
 800a140:	693b      	ldr	r3, [r7, #16]
 800a142:	429a      	cmp	r2, r3
 800a144:	bfa8      	it	ge
 800a146:	463b      	movge	r3, r7
 800a148:	4689      	mov	r9, r1
 800a14a:	bfa4      	itt	ge
 800a14c:	460f      	movge	r7, r1
 800a14e:	4699      	movge	r9, r3
 800a150:	693d      	ldr	r5, [r7, #16]
 800a152:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800a156:	68bb      	ldr	r3, [r7, #8]
 800a158:	6879      	ldr	r1, [r7, #4]
 800a15a:	eb05 060a 	add.w	r6, r5, sl
 800a15e:	42b3      	cmp	r3, r6
 800a160:	b085      	sub	sp, #20
 800a162:	bfb8      	it	lt
 800a164:	3101      	addlt	r1, #1
 800a166:	f7ff fedd 	bl	8009f24 <_Balloc>
 800a16a:	b930      	cbnz	r0, 800a17a <__multiply+0x42>
 800a16c:	4602      	mov	r2, r0
 800a16e:	4b41      	ldr	r3, [pc, #260]	@ (800a274 <__multiply+0x13c>)
 800a170:	4841      	ldr	r0, [pc, #260]	@ (800a278 <__multiply+0x140>)
 800a172:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800a176:	f000 fccf 	bl	800ab18 <__assert_func>
 800a17a:	f100 0414 	add.w	r4, r0, #20
 800a17e:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800a182:	4623      	mov	r3, r4
 800a184:	2200      	movs	r2, #0
 800a186:	4573      	cmp	r3, lr
 800a188:	d320      	bcc.n	800a1cc <__multiply+0x94>
 800a18a:	f107 0814 	add.w	r8, r7, #20
 800a18e:	f109 0114 	add.w	r1, r9, #20
 800a192:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800a196:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800a19a:	9302      	str	r3, [sp, #8]
 800a19c:	1beb      	subs	r3, r5, r7
 800a19e:	3b15      	subs	r3, #21
 800a1a0:	f023 0303 	bic.w	r3, r3, #3
 800a1a4:	3304      	adds	r3, #4
 800a1a6:	3715      	adds	r7, #21
 800a1a8:	42bd      	cmp	r5, r7
 800a1aa:	bf38      	it	cc
 800a1ac:	2304      	movcc	r3, #4
 800a1ae:	9301      	str	r3, [sp, #4]
 800a1b0:	9b02      	ldr	r3, [sp, #8]
 800a1b2:	9103      	str	r1, [sp, #12]
 800a1b4:	428b      	cmp	r3, r1
 800a1b6:	d80c      	bhi.n	800a1d2 <__multiply+0x9a>
 800a1b8:	2e00      	cmp	r6, #0
 800a1ba:	dd03      	ble.n	800a1c4 <__multiply+0x8c>
 800a1bc:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800a1c0:	2b00      	cmp	r3, #0
 800a1c2:	d055      	beq.n	800a270 <__multiply+0x138>
 800a1c4:	6106      	str	r6, [r0, #16]
 800a1c6:	b005      	add	sp, #20
 800a1c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a1cc:	f843 2b04 	str.w	r2, [r3], #4
 800a1d0:	e7d9      	b.n	800a186 <__multiply+0x4e>
 800a1d2:	f8b1 a000 	ldrh.w	sl, [r1]
 800a1d6:	f1ba 0f00 	cmp.w	sl, #0
 800a1da:	d01f      	beq.n	800a21c <__multiply+0xe4>
 800a1dc:	46c4      	mov	ip, r8
 800a1de:	46a1      	mov	r9, r4
 800a1e0:	2700      	movs	r7, #0
 800a1e2:	f85c 2b04 	ldr.w	r2, [ip], #4
 800a1e6:	f8d9 3000 	ldr.w	r3, [r9]
 800a1ea:	fa1f fb82 	uxth.w	fp, r2
 800a1ee:	b29b      	uxth	r3, r3
 800a1f0:	fb0a 330b 	mla	r3, sl, fp, r3
 800a1f4:	443b      	add	r3, r7
 800a1f6:	f8d9 7000 	ldr.w	r7, [r9]
 800a1fa:	0c12      	lsrs	r2, r2, #16
 800a1fc:	0c3f      	lsrs	r7, r7, #16
 800a1fe:	fb0a 7202 	mla	r2, sl, r2, r7
 800a202:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800a206:	b29b      	uxth	r3, r3
 800a208:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a20c:	4565      	cmp	r5, ip
 800a20e:	f849 3b04 	str.w	r3, [r9], #4
 800a212:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800a216:	d8e4      	bhi.n	800a1e2 <__multiply+0xaa>
 800a218:	9b01      	ldr	r3, [sp, #4]
 800a21a:	50e7      	str	r7, [r4, r3]
 800a21c:	9b03      	ldr	r3, [sp, #12]
 800a21e:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800a222:	3104      	adds	r1, #4
 800a224:	f1b9 0f00 	cmp.w	r9, #0
 800a228:	d020      	beq.n	800a26c <__multiply+0x134>
 800a22a:	6823      	ldr	r3, [r4, #0]
 800a22c:	4647      	mov	r7, r8
 800a22e:	46a4      	mov	ip, r4
 800a230:	f04f 0a00 	mov.w	sl, #0
 800a234:	f8b7 b000 	ldrh.w	fp, [r7]
 800a238:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800a23c:	fb09 220b 	mla	r2, r9, fp, r2
 800a240:	4452      	add	r2, sl
 800a242:	b29b      	uxth	r3, r3
 800a244:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a248:	f84c 3b04 	str.w	r3, [ip], #4
 800a24c:	f857 3b04 	ldr.w	r3, [r7], #4
 800a250:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800a254:	f8bc 3000 	ldrh.w	r3, [ip]
 800a258:	fb09 330a 	mla	r3, r9, sl, r3
 800a25c:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800a260:	42bd      	cmp	r5, r7
 800a262:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800a266:	d8e5      	bhi.n	800a234 <__multiply+0xfc>
 800a268:	9a01      	ldr	r2, [sp, #4]
 800a26a:	50a3      	str	r3, [r4, r2]
 800a26c:	3404      	adds	r4, #4
 800a26e:	e79f      	b.n	800a1b0 <__multiply+0x78>
 800a270:	3e01      	subs	r6, #1
 800a272:	e7a1      	b.n	800a1b8 <__multiply+0x80>
 800a274:	0800adb8 	.word	0x0800adb8
 800a278:	0800adc9 	.word	0x0800adc9

0800a27c <__pow5mult>:
 800a27c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a280:	4615      	mov	r5, r2
 800a282:	f012 0203 	ands.w	r2, r2, #3
 800a286:	4607      	mov	r7, r0
 800a288:	460e      	mov	r6, r1
 800a28a:	d007      	beq.n	800a29c <__pow5mult+0x20>
 800a28c:	4c25      	ldr	r4, [pc, #148]	@ (800a324 <__pow5mult+0xa8>)
 800a28e:	3a01      	subs	r2, #1
 800a290:	2300      	movs	r3, #0
 800a292:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800a296:	f7ff fea7 	bl	8009fe8 <__multadd>
 800a29a:	4606      	mov	r6, r0
 800a29c:	10ad      	asrs	r5, r5, #2
 800a29e:	d03d      	beq.n	800a31c <__pow5mult+0xa0>
 800a2a0:	69fc      	ldr	r4, [r7, #28]
 800a2a2:	b97c      	cbnz	r4, 800a2c4 <__pow5mult+0x48>
 800a2a4:	2010      	movs	r0, #16
 800a2a6:	f7fe f84b 	bl	8008340 <malloc>
 800a2aa:	4602      	mov	r2, r0
 800a2ac:	61f8      	str	r0, [r7, #28]
 800a2ae:	b928      	cbnz	r0, 800a2bc <__pow5mult+0x40>
 800a2b0:	4b1d      	ldr	r3, [pc, #116]	@ (800a328 <__pow5mult+0xac>)
 800a2b2:	481e      	ldr	r0, [pc, #120]	@ (800a32c <__pow5mult+0xb0>)
 800a2b4:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800a2b8:	f000 fc2e 	bl	800ab18 <__assert_func>
 800a2bc:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800a2c0:	6004      	str	r4, [r0, #0]
 800a2c2:	60c4      	str	r4, [r0, #12]
 800a2c4:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800a2c8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800a2cc:	b94c      	cbnz	r4, 800a2e2 <__pow5mult+0x66>
 800a2ce:	f240 2171 	movw	r1, #625	@ 0x271
 800a2d2:	4638      	mov	r0, r7
 800a2d4:	f7ff ff1a 	bl	800a10c <__i2b>
 800a2d8:	2300      	movs	r3, #0
 800a2da:	f8c8 0008 	str.w	r0, [r8, #8]
 800a2de:	4604      	mov	r4, r0
 800a2e0:	6003      	str	r3, [r0, #0]
 800a2e2:	f04f 0900 	mov.w	r9, #0
 800a2e6:	07eb      	lsls	r3, r5, #31
 800a2e8:	d50a      	bpl.n	800a300 <__pow5mult+0x84>
 800a2ea:	4631      	mov	r1, r6
 800a2ec:	4622      	mov	r2, r4
 800a2ee:	4638      	mov	r0, r7
 800a2f0:	f7ff ff22 	bl	800a138 <__multiply>
 800a2f4:	4631      	mov	r1, r6
 800a2f6:	4680      	mov	r8, r0
 800a2f8:	4638      	mov	r0, r7
 800a2fa:	f7ff fe53 	bl	8009fa4 <_Bfree>
 800a2fe:	4646      	mov	r6, r8
 800a300:	106d      	asrs	r5, r5, #1
 800a302:	d00b      	beq.n	800a31c <__pow5mult+0xa0>
 800a304:	6820      	ldr	r0, [r4, #0]
 800a306:	b938      	cbnz	r0, 800a318 <__pow5mult+0x9c>
 800a308:	4622      	mov	r2, r4
 800a30a:	4621      	mov	r1, r4
 800a30c:	4638      	mov	r0, r7
 800a30e:	f7ff ff13 	bl	800a138 <__multiply>
 800a312:	6020      	str	r0, [r4, #0]
 800a314:	f8c0 9000 	str.w	r9, [r0]
 800a318:	4604      	mov	r4, r0
 800a31a:	e7e4      	b.n	800a2e6 <__pow5mult+0x6a>
 800a31c:	4630      	mov	r0, r6
 800a31e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a322:	bf00      	nop
 800a324:	0800ae7c 	.word	0x0800ae7c
 800a328:	0800ad49 	.word	0x0800ad49
 800a32c:	0800adc9 	.word	0x0800adc9

0800a330 <__lshift>:
 800a330:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a334:	460c      	mov	r4, r1
 800a336:	6849      	ldr	r1, [r1, #4]
 800a338:	6923      	ldr	r3, [r4, #16]
 800a33a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800a33e:	68a3      	ldr	r3, [r4, #8]
 800a340:	4607      	mov	r7, r0
 800a342:	4691      	mov	r9, r2
 800a344:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800a348:	f108 0601 	add.w	r6, r8, #1
 800a34c:	42b3      	cmp	r3, r6
 800a34e:	db0b      	blt.n	800a368 <__lshift+0x38>
 800a350:	4638      	mov	r0, r7
 800a352:	f7ff fde7 	bl	8009f24 <_Balloc>
 800a356:	4605      	mov	r5, r0
 800a358:	b948      	cbnz	r0, 800a36e <__lshift+0x3e>
 800a35a:	4602      	mov	r2, r0
 800a35c:	4b28      	ldr	r3, [pc, #160]	@ (800a400 <__lshift+0xd0>)
 800a35e:	4829      	ldr	r0, [pc, #164]	@ (800a404 <__lshift+0xd4>)
 800a360:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800a364:	f000 fbd8 	bl	800ab18 <__assert_func>
 800a368:	3101      	adds	r1, #1
 800a36a:	005b      	lsls	r3, r3, #1
 800a36c:	e7ee      	b.n	800a34c <__lshift+0x1c>
 800a36e:	2300      	movs	r3, #0
 800a370:	f100 0114 	add.w	r1, r0, #20
 800a374:	f100 0210 	add.w	r2, r0, #16
 800a378:	4618      	mov	r0, r3
 800a37a:	4553      	cmp	r3, sl
 800a37c:	db33      	blt.n	800a3e6 <__lshift+0xb6>
 800a37e:	6920      	ldr	r0, [r4, #16]
 800a380:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800a384:	f104 0314 	add.w	r3, r4, #20
 800a388:	f019 091f 	ands.w	r9, r9, #31
 800a38c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800a390:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800a394:	d02b      	beq.n	800a3ee <__lshift+0xbe>
 800a396:	f1c9 0e20 	rsb	lr, r9, #32
 800a39a:	468a      	mov	sl, r1
 800a39c:	2200      	movs	r2, #0
 800a39e:	6818      	ldr	r0, [r3, #0]
 800a3a0:	fa00 f009 	lsl.w	r0, r0, r9
 800a3a4:	4310      	orrs	r0, r2
 800a3a6:	f84a 0b04 	str.w	r0, [sl], #4
 800a3aa:	f853 2b04 	ldr.w	r2, [r3], #4
 800a3ae:	459c      	cmp	ip, r3
 800a3b0:	fa22 f20e 	lsr.w	r2, r2, lr
 800a3b4:	d8f3      	bhi.n	800a39e <__lshift+0x6e>
 800a3b6:	ebac 0304 	sub.w	r3, ip, r4
 800a3ba:	3b15      	subs	r3, #21
 800a3bc:	f023 0303 	bic.w	r3, r3, #3
 800a3c0:	3304      	adds	r3, #4
 800a3c2:	f104 0015 	add.w	r0, r4, #21
 800a3c6:	4560      	cmp	r0, ip
 800a3c8:	bf88      	it	hi
 800a3ca:	2304      	movhi	r3, #4
 800a3cc:	50ca      	str	r2, [r1, r3]
 800a3ce:	b10a      	cbz	r2, 800a3d4 <__lshift+0xa4>
 800a3d0:	f108 0602 	add.w	r6, r8, #2
 800a3d4:	3e01      	subs	r6, #1
 800a3d6:	4638      	mov	r0, r7
 800a3d8:	612e      	str	r6, [r5, #16]
 800a3da:	4621      	mov	r1, r4
 800a3dc:	f7ff fde2 	bl	8009fa4 <_Bfree>
 800a3e0:	4628      	mov	r0, r5
 800a3e2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a3e6:	f842 0f04 	str.w	r0, [r2, #4]!
 800a3ea:	3301      	adds	r3, #1
 800a3ec:	e7c5      	b.n	800a37a <__lshift+0x4a>
 800a3ee:	3904      	subs	r1, #4
 800a3f0:	f853 2b04 	ldr.w	r2, [r3], #4
 800a3f4:	f841 2f04 	str.w	r2, [r1, #4]!
 800a3f8:	459c      	cmp	ip, r3
 800a3fa:	d8f9      	bhi.n	800a3f0 <__lshift+0xc0>
 800a3fc:	e7ea      	b.n	800a3d4 <__lshift+0xa4>
 800a3fe:	bf00      	nop
 800a400:	0800adb8 	.word	0x0800adb8
 800a404:	0800adc9 	.word	0x0800adc9

0800a408 <__mcmp>:
 800a408:	690a      	ldr	r2, [r1, #16]
 800a40a:	4603      	mov	r3, r0
 800a40c:	6900      	ldr	r0, [r0, #16]
 800a40e:	1a80      	subs	r0, r0, r2
 800a410:	b530      	push	{r4, r5, lr}
 800a412:	d10e      	bne.n	800a432 <__mcmp+0x2a>
 800a414:	3314      	adds	r3, #20
 800a416:	3114      	adds	r1, #20
 800a418:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800a41c:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800a420:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800a424:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800a428:	4295      	cmp	r5, r2
 800a42a:	d003      	beq.n	800a434 <__mcmp+0x2c>
 800a42c:	d205      	bcs.n	800a43a <__mcmp+0x32>
 800a42e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800a432:	bd30      	pop	{r4, r5, pc}
 800a434:	42a3      	cmp	r3, r4
 800a436:	d3f3      	bcc.n	800a420 <__mcmp+0x18>
 800a438:	e7fb      	b.n	800a432 <__mcmp+0x2a>
 800a43a:	2001      	movs	r0, #1
 800a43c:	e7f9      	b.n	800a432 <__mcmp+0x2a>
	...

0800a440 <__mdiff>:
 800a440:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a444:	4689      	mov	r9, r1
 800a446:	4606      	mov	r6, r0
 800a448:	4611      	mov	r1, r2
 800a44a:	4648      	mov	r0, r9
 800a44c:	4614      	mov	r4, r2
 800a44e:	f7ff ffdb 	bl	800a408 <__mcmp>
 800a452:	1e05      	subs	r5, r0, #0
 800a454:	d112      	bne.n	800a47c <__mdiff+0x3c>
 800a456:	4629      	mov	r1, r5
 800a458:	4630      	mov	r0, r6
 800a45a:	f7ff fd63 	bl	8009f24 <_Balloc>
 800a45e:	4602      	mov	r2, r0
 800a460:	b928      	cbnz	r0, 800a46e <__mdiff+0x2e>
 800a462:	4b3f      	ldr	r3, [pc, #252]	@ (800a560 <__mdiff+0x120>)
 800a464:	f240 2137 	movw	r1, #567	@ 0x237
 800a468:	483e      	ldr	r0, [pc, #248]	@ (800a564 <__mdiff+0x124>)
 800a46a:	f000 fb55 	bl	800ab18 <__assert_func>
 800a46e:	2301      	movs	r3, #1
 800a470:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800a474:	4610      	mov	r0, r2
 800a476:	b003      	add	sp, #12
 800a478:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a47c:	bfbc      	itt	lt
 800a47e:	464b      	movlt	r3, r9
 800a480:	46a1      	movlt	r9, r4
 800a482:	4630      	mov	r0, r6
 800a484:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800a488:	bfba      	itte	lt
 800a48a:	461c      	movlt	r4, r3
 800a48c:	2501      	movlt	r5, #1
 800a48e:	2500      	movge	r5, #0
 800a490:	f7ff fd48 	bl	8009f24 <_Balloc>
 800a494:	4602      	mov	r2, r0
 800a496:	b918      	cbnz	r0, 800a4a0 <__mdiff+0x60>
 800a498:	4b31      	ldr	r3, [pc, #196]	@ (800a560 <__mdiff+0x120>)
 800a49a:	f240 2145 	movw	r1, #581	@ 0x245
 800a49e:	e7e3      	b.n	800a468 <__mdiff+0x28>
 800a4a0:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800a4a4:	6926      	ldr	r6, [r4, #16]
 800a4a6:	60c5      	str	r5, [r0, #12]
 800a4a8:	f109 0310 	add.w	r3, r9, #16
 800a4ac:	f109 0514 	add.w	r5, r9, #20
 800a4b0:	f104 0e14 	add.w	lr, r4, #20
 800a4b4:	f100 0b14 	add.w	fp, r0, #20
 800a4b8:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800a4bc:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800a4c0:	9301      	str	r3, [sp, #4]
 800a4c2:	46d9      	mov	r9, fp
 800a4c4:	f04f 0c00 	mov.w	ip, #0
 800a4c8:	9b01      	ldr	r3, [sp, #4]
 800a4ca:	f85e 0b04 	ldr.w	r0, [lr], #4
 800a4ce:	f853 af04 	ldr.w	sl, [r3, #4]!
 800a4d2:	9301      	str	r3, [sp, #4]
 800a4d4:	fa1f f38a 	uxth.w	r3, sl
 800a4d8:	4619      	mov	r1, r3
 800a4da:	b283      	uxth	r3, r0
 800a4dc:	1acb      	subs	r3, r1, r3
 800a4de:	0c00      	lsrs	r0, r0, #16
 800a4e0:	4463      	add	r3, ip
 800a4e2:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800a4e6:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800a4ea:	b29b      	uxth	r3, r3
 800a4ec:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800a4f0:	4576      	cmp	r6, lr
 800a4f2:	f849 3b04 	str.w	r3, [r9], #4
 800a4f6:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800a4fa:	d8e5      	bhi.n	800a4c8 <__mdiff+0x88>
 800a4fc:	1b33      	subs	r3, r6, r4
 800a4fe:	3b15      	subs	r3, #21
 800a500:	f023 0303 	bic.w	r3, r3, #3
 800a504:	3415      	adds	r4, #21
 800a506:	3304      	adds	r3, #4
 800a508:	42a6      	cmp	r6, r4
 800a50a:	bf38      	it	cc
 800a50c:	2304      	movcc	r3, #4
 800a50e:	441d      	add	r5, r3
 800a510:	445b      	add	r3, fp
 800a512:	461e      	mov	r6, r3
 800a514:	462c      	mov	r4, r5
 800a516:	4544      	cmp	r4, r8
 800a518:	d30e      	bcc.n	800a538 <__mdiff+0xf8>
 800a51a:	f108 0103 	add.w	r1, r8, #3
 800a51e:	1b49      	subs	r1, r1, r5
 800a520:	f021 0103 	bic.w	r1, r1, #3
 800a524:	3d03      	subs	r5, #3
 800a526:	45a8      	cmp	r8, r5
 800a528:	bf38      	it	cc
 800a52a:	2100      	movcc	r1, #0
 800a52c:	440b      	add	r3, r1
 800a52e:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800a532:	b191      	cbz	r1, 800a55a <__mdiff+0x11a>
 800a534:	6117      	str	r7, [r2, #16]
 800a536:	e79d      	b.n	800a474 <__mdiff+0x34>
 800a538:	f854 1b04 	ldr.w	r1, [r4], #4
 800a53c:	46e6      	mov	lr, ip
 800a53e:	0c08      	lsrs	r0, r1, #16
 800a540:	fa1c fc81 	uxtah	ip, ip, r1
 800a544:	4471      	add	r1, lr
 800a546:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800a54a:	b289      	uxth	r1, r1
 800a54c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800a550:	f846 1b04 	str.w	r1, [r6], #4
 800a554:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800a558:	e7dd      	b.n	800a516 <__mdiff+0xd6>
 800a55a:	3f01      	subs	r7, #1
 800a55c:	e7e7      	b.n	800a52e <__mdiff+0xee>
 800a55e:	bf00      	nop
 800a560:	0800adb8 	.word	0x0800adb8
 800a564:	0800adc9 	.word	0x0800adc9

0800a568 <__d2b>:
 800a568:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800a56c:	460f      	mov	r7, r1
 800a56e:	2101      	movs	r1, #1
 800a570:	ec59 8b10 	vmov	r8, r9, d0
 800a574:	4616      	mov	r6, r2
 800a576:	f7ff fcd5 	bl	8009f24 <_Balloc>
 800a57a:	4604      	mov	r4, r0
 800a57c:	b930      	cbnz	r0, 800a58c <__d2b+0x24>
 800a57e:	4602      	mov	r2, r0
 800a580:	4b23      	ldr	r3, [pc, #140]	@ (800a610 <__d2b+0xa8>)
 800a582:	4824      	ldr	r0, [pc, #144]	@ (800a614 <__d2b+0xac>)
 800a584:	f240 310f 	movw	r1, #783	@ 0x30f
 800a588:	f000 fac6 	bl	800ab18 <__assert_func>
 800a58c:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800a590:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800a594:	b10d      	cbz	r5, 800a59a <__d2b+0x32>
 800a596:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800a59a:	9301      	str	r3, [sp, #4]
 800a59c:	f1b8 0300 	subs.w	r3, r8, #0
 800a5a0:	d023      	beq.n	800a5ea <__d2b+0x82>
 800a5a2:	4668      	mov	r0, sp
 800a5a4:	9300      	str	r3, [sp, #0]
 800a5a6:	f7ff fd84 	bl	800a0b2 <__lo0bits>
 800a5aa:	e9dd 1200 	ldrd	r1, r2, [sp]
 800a5ae:	b1d0      	cbz	r0, 800a5e6 <__d2b+0x7e>
 800a5b0:	f1c0 0320 	rsb	r3, r0, #32
 800a5b4:	fa02 f303 	lsl.w	r3, r2, r3
 800a5b8:	430b      	orrs	r3, r1
 800a5ba:	40c2      	lsrs	r2, r0
 800a5bc:	6163      	str	r3, [r4, #20]
 800a5be:	9201      	str	r2, [sp, #4]
 800a5c0:	9b01      	ldr	r3, [sp, #4]
 800a5c2:	61a3      	str	r3, [r4, #24]
 800a5c4:	2b00      	cmp	r3, #0
 800a5c6:	bf0c      	ite	eq
 800a5c8:	2201      	moveq	r2, #1
 800a5ca:	2202      	movne	r2, #2
 800a5cc:	6122      	str	r2, [r4, #16]
 800a5ce:	b1a5      	cbz	r5, 800a5fa <__d2b+0x92>
 800a5d0:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800a5d4:	4405      	add	r5, r0
 800a5d6:	603d      	str	r5, [r7, #0]
 800a5d8:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800a5dc:	6030      	str	r0, [r6, #0]
 800a5de:	4620      	mov	r0, r4
 800a5e0:	b003      	add	sp, #12
 800a5e2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a5e6:	6161      	str	r1, [r4, #20]
 800a5e8:	e7ea      	b.n	800a5c0 <__d2b+0x58>
 800a5ea:	a801      	add	r0, sp, #4
 800a5ec:	f7ff fd61 	bl	800a0b2 <__lo0bits>
 800a5f0:	9b01      	ldr	r3, [sp, #4]
 800a5f2:	6163      	str	r3, [r4, #20]
 800a5f4:	3020      	adds	r0, #32
 800a5f6:	2201      	movs	r2, #1
 800a5f8:	e7e8      	b.n	800a5cc <__d2b+0x64>
 800a5fa:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800a5fe:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800a602:	6038      	str	r0, [r7, #0]
 800a604:	6918      	ldr	r0, [r3, #16]
 800a606:	f7ff fd35 	bl	800a074 <__hi0bits>
 800a60a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800a60e:	e7e5      	b.n	800a5dc <__d2b+0x74>
 800a610:	0800adb8 	.word	0x0800adb8
 800a614:	0800adc9 	.word	0x0800adc9

0800a618 <__sfputc_r>:
 800a618:	6893      	ldr	r3, [r2, #8]
 800a61a:	3b01      	subs	r3, #1
 800a61c:	2b00      	cmp	r3, #0
 800a61e:	b410      	push	{r4}
 800a620:	6093      	str	r3, [r2, #8]
 800a622:	da08      	bge.n	800a636 <__sfputc_r+0x1e>
 800a624:	6994      	ldr	r4, [r2, #24]
 800a626:	42a3      	cmp	r3, r4
 800a628:	db01      	blt.n	800a62e <__sfputc_r+0x16>
 800a62a:	290a      	cmp	r1, #10
 800a62c:	d103      	bne.n	800a636 <__sfputc_r+0x1e>
 800a62e:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a632:	f7fe bc96 	b.w	8008f62 <__swbuf_r>
 800a636:	6813      	ldr	r3, [r2, #0]
 800a638:	1c58      	adds	r0, r3, #1
 800a63a:	6010      	str	r0, [r2, #0]
 800a63c:	7019      	strb	r1, [r3, #0]
 800a63e:	4608      	mov	r0, r1
 800a640:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a644:	4770      	bx	lr

0800a646 <__sfputs_r>:
 800a646:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a648:	4606      	mov	r6, r0
 800a64a:	460f      	mov	r7, r1
 800a64c:	4614      	mov	r4, r2
 800a64e:	18d5      	adds	r5, r2, r3
 800a650:	42ac      	cmp	r4, r5
 800a652:	d101      	bne.n	800a658 <__sfputs_r+0x12>
 800a654:	2000      	movs	r0, #0
 800a656:	e007      	b.n	800a668 <__sfputs_r+0x22>
 800a658:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a65c:	463a      	mov	r2, r7
 800a65e:	4630      	mov	r0, r6
 800a660:	f7ff ffda 	bl	800a618 <__sfputc_r>
 800a664:	1c43      	adds	r3, r0, #1
 800a666:	d1f3      	bne.n	800a650 <__sfputs_r+0xa>
 800a668:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800a66c <_vfiprintf_r>:
 800a66c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a670:	460d      	mov	r5, r1
 800a672:	b09d      	sub	sp, #116	@ 0x74
 800a674:	4614      	mov	r4, r2
 800a676:	4698      	mov	r8, r3
 800a678:	4606      	mov	r6, r0
 800a67a:	b118      	cbz	r0, 800a684 <_vfiprintf_r+0x18>
 800a67c:	6a03      	ldr	r3, [r0, #32]
 800a67e:	b90b      	cbnz	r3, 800a684 <_vfiprintf_r+0x18>
 800a680:	f7fe fbf6 	bl	8008e70 <__sinit>
 800a684:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a686:	07d9      	lsls	r1, r3, #31
 800a688:	d405      	bmi.n	800a696 <_vfiprintf_r+0x2a>
 800a68a:	89ab      	ldrh	r3, [r5, #12]
 800a68c:	059a      	lsls	r2, r3, #22
 800a68e:	d402      	bmi.n	800a696 <_vfiprintf_r+0x2a>
 800a690:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a692:	f7fe fda2 	bl	80091da <__retarget_lock_acquire_recursive>
 800a696:	89ab      	ldrh	r3, [r5, #12]
 800a698:	071b      	lsls	r3, r3, #28
 800a69a:	d501      	bpl.n	800a6a0 <_vfiprintf_r+0x34>
 800a69c:	692b      	ldr	r3, [r5, #16]
 800a69e:	b99b      	cbnz	r3, 800a6c8 <_vfiprintf_r+0x5c>
 800a6a0:	4629      	mov	r1, r5
 800a6a2:	4630      	mov	r0, r6
 800a6a4:	f7fe fc9c 	bl	8008fe0 <__swsetup_r>
 800a6a8:	b170      	cbz	r0, 800a6c8 <_vfiprintf_r+0x5c>
 800a6aa:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a6ac:	07dc      	lsls	r4, r3, #31
 800a6ae:	d504      	bpl.n	800a6ba <_vfiprintf_r+0x4e>
 800a6b0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800a6b4:	b01d      	add	sp, #116	@ 0x74
 800a6b6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a6ba:	89ab      	ldrh	r3, [r5, #12]
 800a6bc:	0598      	lsls	r0, r3, #22
 800a6be:	d4f7      	bmi.n	800a6b0 <_vfiprintf_r+0x44>
 800a6c0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a6c2:	f7fe fd8b 	bl	80091dc <__retarget_lock_release_recursive>
 800a6c6:	e7f3      	b.n	800a6b0 <_vfiprintf_r+0x44>
 800a6c8:	2300      	movs	r3, #0
 800a6ca:	9309      	str	r3, [sp, #36]	@ 0x24
 800a6cc:	2320      	movs	r3, #32
 800a6ce:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800a6d2:	f8cd 800c 	str.w	r8, [sp, #12]
 800a6d6:	2330      	movs	r3, #48	@ 0x30
 800a6d8:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800a888 <_vfiprintf_r+0x21c>
 800a6dc:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800a6e0:	f04f 0901 	mov.w	r9, #1
 800a6e4:	4623      	mov	r3, r4
 800a6e6:	469a      	mov	sl, r3
 800a6e8:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a6ec:	b10a      	cbz	r2, 800a6f2 <_vfiprintf_r+0x86>
 800a6ee:	2a25      	cmp	r2, #37	@ 0x25
 800a6f0:	d1f9      	bne.n	800a6e6 <_vfiprintf_r+0x7a>
 800a6f2:	ebba 0b04 	subs.w	fp, sl, r4
 800a6f6:	d00b      	beq.n	800a710 <_vfiprintf_r+0xa4>
 800a6f8:	465b      	mov	r3, fp
 800a6fa:	4622      	mov	r2, r4
 800a6fc:	4629      	mov	r1, r5
 800a6fe:	4630      	mov	r0, r6
 800a700:	f7ff ffa1 	bl	800a646 <__sfputs_r>
 800a704:	3001      	adds	r0, #1
 800a706:	f000 80a7 	beq.w	800a858 <_vfiprintf_r+0x1ec>
 800a70a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a70c:	445a      	add	r2, fp
 800a70e:	9209      	str	r2, [sp, #36]	@ 0x24
 800a710:	f89a 3000 	ldrb.w	r3, [sl]
 800a714:	2b00      	cmp	r3, #0
 800a716:	f000 809f 	beq.w	800a858 <_vfiprintf_r+0x1ec>
 800a71a:	2300      	movs	r3, #0
 800a71c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800a720:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a724:	f10a 0a01 	add.w	sl, sl, #1
 800a728:	9304      	str	r3, [sp, #16]
 800a72a:	9307      	str	r3, [sp, #28]
 800a72c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800a730:	931a      	str	r3, [sp, #104]	@ 0x68
 800a732:	4654      	mov	r4, sl
 800a734:	2205      	movs	r2, #5
 800a736:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a73a:	4853      	ldr	r0, [pc, #332]	@ (800a888 <_vfiprintf_r+0x21c>)
 800a73c:	f7f5 fd60 	bl	8000200 <memchr>
 800a740:	9a04      	ldr	r2, [sp, #16]
 800a742:	b9d8      	cbnz	r0, 800a77c <_vfiprintf_r+0x110>
 800a744:	06d1      	lsls	r1, r2, #27
 800a746:	bf44      	itt	mi
 800a748:	2320      	movmi	r3, #32
 800a74a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a74e:	0713      	lsls	r3, r2, #28
 800a750:	bf44      	itt	mi
 800a752:	232b      	movmi	r3, #43	@ 0x2b
 800a754:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a758:	f89a 3000 	ldrb.w	r3, [sl]
 800a75c:	2b2a      	cmp	r3, #42	@ 0x2a
 800a75e:	d015      	beq.n	800a78c <_vfiprintf_r+0x120>
 800a760:	9a07      	ldr	r2, [sp, #28]
 800a762:	4654      	mov	r4, sl
 800a764:	2000      	movs	r0, #0
 800a766:	f04f 0c0a 	mov.w	ip, #10
 800a76a:	4621      	mov	r1, r4
 800a76c:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a770:	3b30      	subs	r3, #48	@ 0x30
 800a772:	2b09      	cmp	r3, #9
 800a774:	d94b      	bls.n	800a80e <_vfiprintf_r+0x1a2>
 800a776:	b1b0      	cbz	r0, 800a7a6 <_vfiprintf_r+0x13a>
 800a778:	9207      	str	r2, [sp, #28]
 800a77a:	e014      	b.n	800a7a6 <_vfiprintf_r+0x13a>
 800a77c:	eba0 0308 	sub.w	r3, r0, r8
 800a780:	fa09 f303 	lsl.w	r3, r9, r3
 800a784:	4313      	orrs	r3, r2
 800a786:	9304      	str	r3, [sp, #16]
 800a788:	46a2      	mov	sl, r4
 800a78a:	e7d2      	b.n	800a732 <_vfiprintf_r+0xc6>
 800a78c:	9b03      	ldr	r3, [sp, #12]
 800a78e:	1d19      	adds	r1, r3, #4
 800a790:	681b      	ldr	r3, [r3, #0]
 800a792:	9103      	str	r1, [sp, #12]
 800a794:	2b00      	cmp	r3, #0
 800a796:	bfbb      	ittet	lt
 800a798:	425b      	neglt	r3, r3
 800a79a:	f042 0202 	orrlt.w	r2, r2, #2
 800a79e:	9307      	strge	r3, [sp, #28]
 800a7a0:	9307      	strlt	r3, [sp, #28]
 800a7a2:	bfb8      	it	lt
 800a7a4:	9204      	strlt	r2, [sp, #16]
 800a7a6:	7823      	ldrb	r3, [r4, #0]
 800a7a8:	2b2e      	cmp	r3, #46	@ 0x2e
 800a7aa:	d10a      	bne.n	800a7c2 <_vfiprintf_r+0x156>
 800a7ac:	7863      	ldrb	r3, [r4, #1]
 800a7ae:	2b2a      	cmp	r3, #42	@ 0x2a
 800a7b0:	d132      	bne.n	800a818 <_vfiprintf_r+0x1ac>
 800a7b2:	9b03      	ldr	r3, [sp, #12]
 800a7b4:	1d1a      	adds	r2, r3, #4
 800a7b6:	681b      	ldr	r3, [r3, #0]
 800a7b8:	9203      	str	r2, [sp, #12]
 800a7ba:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800a7be:	3402      	adds	r4, #2
 800a7c0:	9305      	str	r3, [sp, #20]
 800a7c2:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800a898 <_vfiprintf_r+0x22c>
 800a7c6:	7821      	ldrb	r1, [r4, #0]
 800a7c8:	2203      	movs	r2, #3
 800a7ca:	4650      	mov	r0, sl
 800a7cc:	f7f5 fd18 	bl	8000200 <memchr>
 800a7d0:	b138      	cbz	r0, 800a7e2 <_vfiprintf_r+0x176>
 800a7d2:	9b04      	ldr	r3, [sp, #16]
 800a7d4:	eba0 000a 	sub.w	r0, r0, sl
 800a7d8:	2240      	movs	r2, #64	@ 0x40
 800a7da:	4082      	lsls	r2, r0
 800a7dc:	4313      	orrs	r3, r2
 800a7de:	3401      	adds	r4, #1
 800a7e0:	9304      	str	r3, [sp, #16]
 800a7e2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a7e6:	4829      	ldr	r0, [pc, #164]	@ (800a88c <_vfiprintf_r+0x220>)
 800a7e8:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800a7ec:	2206      	movs	r2, #6
 800a7ee:	f7f5 fd07 	bl	8000200 <memchr>
 800a7f2:	2800      	cmp	r0, #0
 800a7f4:	d03f      	beq.n	800a876 <_vfiprintf_r+0x20a>
 800a7f6:	4b26      	ldr	r3, [pc, #152]	@ (800a890 <_vfiprintf_r+0x224>)
 800a7f8:	bb1b      	cbnz	r3, 800a842 <_vfiprintf_r+0x1d6>
 800a7fa:	9b03      	ldr	r3, [sp, #12]
 800a7fc:	3307      	adds	r3, #7
 800a7fe:	f023 0307 	bic.w	r3, r3, #7
 800a802:	3308      	adds	r3, #8
 800a804:	9303      	str	r3, [sp, #12]
 800a806:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a808:	443b      	add	r3, r7
 800a80a:	9309      	str	r3, [sp, #36]	@ 0x24
 800a80c:	e76a      	b.n	800a6e4 <_vfiprintf_r+0x78>
 800a80e:	fb0c 3202 	mla	r2, ip, r2, r3
 800a812:	460c      	mov	r4, r1
 800a814:	2001      	movs	r0, #1
 800a816:	e7a8      	b.n	800a76a <_vfiprintf_r+0xfe>
 800a818:	2300      	movs	r3, #0
 800a81a:	3401      	adds	r4, #1
 800a81c:	9305      	str	r3, [sp, #20]
 800a81e:	4619      	mov	r1, r3
 800a820:	f04f 0c0a 	mov.w	ip, #10
 800a824:	4620      	mov	r0, r4
 800a826:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a82a:	3a30      	subs	r2, #48	@ 0x30
 800a82c:	2a09      	cmp	r2, #9
 800a82e:	d903      	bls.n	800a838 <_vfiprintf_r+0x1cc>
 800a830:	2b00      	cmp	r3, #0
 800a832:	d0c6      	beq.n	800a7c2 <_vfiprintf_r+0x156>
 800a834:	9105      	str	r1, [sp, #20]
 800a836:	e7c4      	b.n	800a7c2 <_vfiprintf_r+0x156>
 800a838:	fb0c 2101 	mla	r1, ip, r1, r2
 800a83c:	4604      	mov	r4, r0
 800a83e:	2301      	movs	r3, #1
 800a840:	e7f0      	b.n	800a824 <_vfiprintf_r+0x1b8>
 800a842:	ab03      	add	r3, sp, #12
 800a844:	9300      	str	r3, [sp, #0]
 800a846:	462a      	mov	r2, r5
 800a848:	4b12      	ldr	r3, [pc, #72]	@ (800a894 <_vfiprintf_r+0x228>)
 800a84a:	a904      	add	r1, sp, #16
 800a84c:	4630      	mov	r0, r6
 800a84e:	f7fd fecd 	bl	80085ec <_printf_float>
 800a852:	4607      	mov	r7, r0
 800a854:	1c78      	adds	r0, r7, #1
 800a856:	d1d6      	bne.n	800a806 <_vfiprintf_r+0x19a>
 800a858:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a85a:	07d9      	lsls	r1, r3, #31
 800a85c:	d405      	bmi.n	800a86a <_vfiprintf_r+0x1fe>
 800a85e:	89ab      	ldrh	r3, [r5, #12]
 800a860:	059a      	lsls	r2, r3, #22
 800a862:	d402      	bmi.n	800a86a <_vfiprintf_r+0x1fe>
 800a864:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a866:	f7fe fcb9 	bl	80091dc <__retarget_lock_release_recursive>
 800a86a:	89ab      	ldrh	r3, [r5, #12]
 800a86c:	065b      	lsls	r3, r3, #25
 800a86e:	f53f af1f 	bmi.w	800a6b0 <_vfiprintf_r+0x44>
 800a872:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a874:	e71e      	b.n	800a6b4 <_vfiprintf_r+0x48>
 800a876:	ab03      	add	r3, sp, #12
 800a878:	9300      	str	r3, [sp, #0]
 800a87a:	462a      	mov	r2, r5
 800a87c:	4b05      	ldr	r3, [pc, #20]	@ (800a894 <_vfiprintf_r+0x228>)
 800a87e:	a904      	add	r1, sp, #16
 800a880:	4630      	mov	r0, r6
 800a882:	f7fe f94b 	bl	8008b1c <_printf_i>
 800a886:	e7e4      	b.n	800a852 <_vfiprintf_r+0x1e6>
 800a888:	0800ae22 	.word	0x0800ae22
 800a88c:	0800ae2c 	.word	0x0800ae2c
 800a890:	080085ed 	.word	0x080085ed
 800a894:	0800a647 	.word	0x0800a647
 800a898:	0800ae28 	.word	0x0800ae28

0800a89c <__sflush_r>:
 800a89c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800a8a0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a8a4:	0716      	lsls	r6, r2, #28
 800a8a6:	4605      	mov	r5, r0
 800a8a8:	460c      	mov	r4, r1
 800a8aa:	d454      	bmi.n	800a956 <__sflush_r+0xba>
 800a8ac:	684b      	ldr	r3, [r1, #4]
 800a8ae:	2b00      	cmp	r3, #0
 800a8b0:	dc02      	bgt.n	800a8b8 <__sflush_r+0x1c>
 800a8b2:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800a8b4:	2b00      	cmp	r3, #0
 800a8b6:	dd48      	ble.n	800a94a <__sflush_r+0xae>
 800a8b8:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800a8ba:	2e00      	cmp	r6, #0
 800a8bc:	d045      	beq.n	800a94a <__sflush_r+0xae>
 800a8be:	2300      	movs	r3, #0
 800a8c0:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800a8c4:	682f      	ldr	r7, [r5, #0]
 800a8c6:	6a21      	ldr	r1, [r4, #32]
 800a8c8:	602b      	str	r3, [r5, #0]
 800a8ca:	d030      	beq.n	800a92e <__sflush_r+0x92>
 800a8cc:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800a8ce:	89a3      	ldrh	r3, [r4, #12]
 800a8d0:	0759      	lsls	r1, r3, #29
 800a8d2:	d505      	bpl.n	800a8e0 <__sflush_r+0x44>
 800a8d4:	6863      	ldr	r3, [r4, #4]
 800a8d6:	1ad2      	subs	r2, r2, r3
 800a8d8:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800a8da:	b10b      	cbz	r3, 800a8e0 <__sflush_r+0x44>
 800a8dc:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800a8de:	1ad2      	subs	r2, r2, r3
 800a8e0:	2300      	movs	r3, #0
 800a8e2:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800a8e4:	6a21      	ldr	r1, [r4, #32]
 800a8e6:	4628      	mov	r0, r5
 800a8e8:	47b0      	blx	r6
 800a8ea:	1c43      	adds	r3, r0, #1
 800a8ec:	89a3      	ldrh	r3, [r4, #12]
 800a8ee:	d106      	bne.n	800a8fe <__sflush_r+0x62>
 800a8f0:	6829      	ldr	r1, [r5, #0]
 800a8f2:	291d      	cmp	r1, #29
 800a8f4:	d82b      	bhi.n	800a94e <__sflush_r+0xb2>
 800a8f6:	4a2a      	ldr	r2, [pc, #168]	@ (800a9a0 <__sflush_r+0x104>)
 800a8f8:	40ca      	lsrs	r2, r1
 800a8fa:	07d6      	lsls	r6, r2, #31
 800a8fc:	d527      	bpl.n	800a94e <__sflush_r+0xb2>
 800a8fe:	2200      	movs	r2, #0
 800a900:	6062      	str	r2, [r4, #4]
 800a902:	04d9      	lsls	r1, r3, #19
 800a904:	6922      	ldr	r2, [r4, #16]
 800a906:	6022      	str	r2, [r4, #0]
 800a908:	d504      	bpl.n	800a914 <__sflush_r+0x78>
 800a90a:	1c42      	adds	r2, r0, #1
 800a90c:	d101      	bne.n	800a912 <__sflush_r+0x76>
 800a90e:	682b      	ldr	r3, [r5, #0]
 800a910:	b903      	cbnz	r3, 800a914 <__sflush_r+0x78>
 800a912:	6560      	str	r0, [r4, #84]	@ 0x54
 800a914:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800a916:	602f      	str	r7, [r5, #0]
 800a918:	b1b9      	cbz	r1, 800a94a <__sflush_r+0xae>
 800a91a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800a91e:	4299      	cmp	r1, r3
 800a920:	d002      	beq.n	800a928 <__sflush_r+0x8c>
 800a922:	4628      	mov	r0, r5
 800a924:	f7ff fab4 	bl	8009e90 <_free_r>
 800a928:	2300      	movs	r3, #0
 800a92a:	6363      	str	r3, [r4, #52]	@ 0x34
 800a92c:	e00d      	b.n	800a94a <__sflush_r+0xae>
 800a92e:	2301      	movs	r3, #1
 800a930:	4628      	mov	r0, r5
 800a932:	47b0      	blx	r6
 800a934:	4602      	mov	r2, r0
 800a936:	1c50      	adds	r0, r2, #1
 800a938:	d1c9      	bne.n	800a8ce <__sflush_r+0x32>
 800a93a:	682b      	ldr	r3, [r5, #0]
 800a93c:	2b00      	cmp	r3, #0
 800a93e:	d0c6      	beq.n	800a8ce <__sflush_r+0x32>
 800a940:	2b1d      	cmp	r3, #29
 800a942:	d001      	beq.n	800a948 <__sflush_r+0xac>
 800a944:	2b16      	cmp	r3, #22
 800a946:	d11e      	bne.n	800a986 <__sflush_r+0xea>
 800a948:	602f      	str	r7, [r5, #0]
 800a94a:	2000      	movs	r0, #0
 800a94c:	e022      	b.n	800a994 <__sflush_r+0xf8>
 800a94e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a952:	b21b      	sxth	r3, r3
 800a954:	e01b      	b.n	800a98e <__sflush_r+0xf2>
 800a956:	690f      	ldr	r7, [r1, #16]
 800a958:	2f00      	cmp	r7, #0
 800a95a:	d0f6      	beq.n	800a94a <__sflush_r+0xae>
 800a95c:	0793      	lsls	r3, r2, #30
 800a95e:	680e      	ldr	r6, [r1, #0]
 800a960:	bf08      	it	eq
 800a962:	694b      	ldreq	r3, [r1, #20]
 800a964:	600f      	str	r7, [r1, #0]
 800a966:	bf18      	it	ne
 800a968:	2300      	movne	r3, #0
 800a96a:	eba6 0807 	sub.w	r8, r6, r7
 800a96e:	608b      	str	r3, [r1, #8]
 800a970:	f1b8 0f00 	cmp.w	r8, #0
 800a974:	dde9      	ble.n	800a94a <__sflush_r+0xae>
 800a976:	6a21      	ldr	r1, [r4, #32]
 800a978:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800a97a:	4643      	mov	r3, r8
 800a97c:	463a      	mov	r2, r7
 800a97e:	4628      	mov	r0, r5
 800a980:	47b0      	blx	r6
 800a982:	2800      	cmp	r0, #0
 800a984:	dc08      	bgt.n	800a998 <__sflush_r+0xfc>
 800a986:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a98a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a98e:	81a3      	strh	r3, [r4, #12]
 800a990:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800a994:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a998:	4407      	add	r7, r0
 800a99a:	eba8 0800 	sub.w	r8, r8, r0
 800a99e:	e7e7      	b.n	800a970 <__sflush_r+0xd4>
 800a9a0:	20400001 	.word	0x20400001

0800a9a4 <_fflush_r>:
 800a9a4:	b538      	push	{r3, r4, r5, lr}
 800a9a6:	690b      	ldr	r3, [r1, #16]
 800a9a8:	4605      	mov	r5, r0
 800a9aa:	460c      	mov	r4, r1
 800a9ac:	b913      	cbnz	r3, 800a9b4 <_fflush_r+0x10>
 800a9ae:	2500      	movs	r5, #0
 800a9b0:	4628      	mov	r0, r5
 800a9b2:	bd38      	pop	{r3, r4, r5, pc}
 800a9b4:	b118      	cbz	r0, 800a9be <_fflush_r+0x1a>
 800a9b6:	6a03      	ldr	r3, [r0, #32]
 800a9b8:	b90b      	cbnz	r3, 800a9be <_fflush_r+0x1a>
 800a9ba:	f7fe fa59 	bl	8008e70 <__sinit>
 800a9be:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a9c2:	2b00      	cmp	r3, #0
 800a9c4:	d0f3      	beq.n	800a9ae <_fflush_r+0xa>
 800a9c6:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800a9c8:	07d0      	lsls	r0, r2, #31
 800a9ca:	d404      	bmi.n	800a9d6 <_fflush_r+0x32>
 800a9cc:	0599      	lsls	r1, r3, #22
 800a9ce:	d402      	bmi.n	800a9d6 <_fflush_r+0x32>
 800a9d0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a9d2:	f7fe fc02 	bl	80091da <__retarget_lock_acquire_recursive>
 800a9d6:	4628      	mov	r0, r5
 800a9d8:	4621      	mov	r1, r4
 800a9da:	f7ff ff5f 	bl	800a89c <__sflush_r>
 800a9de:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800a9e0:	07da      	lsls	r2, r3, #31
 800a9e2:	4605      	mov	r5, r0
 800a9e4:	d4e4      	bmi.n	800a9b0 <_fflush_r+0xc>
 800a9e6:	89a3      	ldrh	r3, [r4, #12]
 800a9e8:	059b      	lsls	r3, r3, #22
 800a9ea:	d4e1      	bmi.n	800a9b0 <_fflush_r+0xc>
 800a9ec:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a9ee:	f7fe fbf5 	bl	80091dc <__retarget_lock_release_recursive>
 800a9f2:	e7dd      	b.n	800a9b0 <_fflush_r+0xc>

0800a9f4 <__swhatbuf_r>:
 800a9f4:	b570      	push	{r4, r5, r6, lr}
 800a9f6:	460c      	mov	r4, r1
 800a9f8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a9fc:	2900      	cmp	r1, #0
 800a9fe:	b096      	sub	sp, #88	@ 0x58
 800aa00:	4615      	mov	r5, r2
 800aa02:	461e      	mov	r6, r3
 800aa04:	da0d      	bge.n	800aa22 <__swhatbuf_r+0x2e>
 800aa06:	89a3      	ldrh	r3, [r4, #12]
 800aa08:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800aa0c:	f04f 0100 	mov.w	r1, #0
 800aa10:	bf14      	ite	ne
 800aa12:	2340      	movne	r3, #64	@ 0x40
 800aa14:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800aa18:	2000      	movs	r0, #0
 800aa1a:	6031      	str	r1, [r6, #0]
 800aa1c:	602b      	str	r3, [r5, #0]
 800aa1e:	b016      	add	sp, #88	@ 0x58
 800aa20:	bd70      	pop	{r4, r5, r6, pc}
 800aa22:	466a      	mov	r2, sp
 800aa24:	f000 f848 	bl	800aab8 <_fstat_r>
 800aa28:	2800      	cmp	r0, #0
 800aa2a:	dbec      	blt.n	800aa06 <__swhatbuf_r+0x12>
 800aa2c:	9901      	ldr	r1, [sp, #4]
 800aa2e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800aa32:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800aa36:	4259      	negs	r1, r3
 800aa38:	4159      	adcs	r1, r3
 800aa3a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800aa3e:	e7eb      	b.n	800aa18 <__swhatbuf_r+0x24>

0800aa40 <__smakebuf_r>:
 800aa40:	898b      	ldrh	r3, [r1, #12]
 800aa42:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800aa44:	079d      	lsls	r5, r3, #30
 800aa46:	4606      	mov	r6, r0
 800aa48:	460c      	mov	r4, r1
 800aa4a:	d507      	bpl.n	800aa5c <__smakebuf_r+0x1c>
 800aa4c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800aa50:	6023      	str	r3, [r4, #0]
 800aa52:	6123      	str	r3, [r4, #16]
 800aa54:	2301      	movs	r3, #1
 800aa56:	6163      	str	r3, [r4, #20]
 800aa58:	b003      	add	sp, #12
 800aa5a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800aa5c:	ab01      	add	r3, sp, #4
 800aa5e:	466a      	mov	r2, sp
 800aa60:	f7ff ffc8 	bl	800a9f4 <__swhatbuf_r>
 800aa64:	9f00      	ldr	r7, [sp, #0]
 800aa66:	4605      	mov	r5, r0
 800aa68:	4639      	mov	r1, r7
 800aa6a:	4630      	mov	r0, r6
 800aa6c:	f7fd fc92 	bl	8008394 <_malloc_r>
 800aa70:	b948      	cbnz	r0, 800aa86 <__smakebuf_r+0x46>
 800aa72:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800aa76:	059a      	lsls	r2, r3, #22
 800aa78:	d4ee      	bmi.n	800aa58 <__smakebuf_r+0x18>
 800aa7a:	f023 0303 	bic.w	r3, r3, #3
 800aa7e:	f043 0302 	orr.w	r3, r3, #2
 800aa82:	81a3      	strh	r3, [r4, #12]
 800aa84:	e7e2      	b.n	800aa4c <__smakebuf_r+0xc>
 800aa86:	89a3      	ldrh	r3, [r4, #12]
 800aa88:	6020      	str	r0, [r4, #0]
 800aa8a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800aa8e:	81a3      	strh	r3, [r4, #12]
 800aa90:	9b01      	ldr	r3, [sp, #4]
 800aa92:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800aa96:	b15b      	cbz	r3, 800aab0 <__smakebuf_r+0x70>
 800aa98:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800aa9c:	4630      	mov	r0, r6
 800aa9e:	f000 f81d 	bl	800aadc <_isatty_r>
 800aaa2:	b128      	cbz	r0, 800aab0 <__smakebuf_r+0x70>
 800aaa4:	89a3      	ldrh	r3, [r4, #12]
 800aaa6:	f023 0303 	bic.w	r3, r3, #3
 800aaaa:	f043 0301 	orr.w	r3, r3, #1
 800aaae:	81a3      	strh	r3, [r4, #12]
 800aab0:	89a3      	ldrh	r3, [r4, #12]
 800aab2:	431d      	orrs	r5, r3
 800aab4:	81a5      	strh	r5, [r4, #12]
 800aab6:	e7cf      	b.n	800aa58 <__smakebuf_r+0x18>

0800aab8 <_fstat_r>:
 800aab8:	b538      	push	{r3, r4, r5, lr}
 800aaba:	4d07      	ldr	r5, [pc, #28]	@ (800aad8 <_fstat_r+0x20>)
 800aabc:	2300      	movs	r3, #0
 800aabe:	4604      	mov	r4, r0
 800aac0:	4608      	mov	r0, r1
 800aac2:	4611      	mov	r1, r2
 800aac4:	602b      	str	r3, [r5, #0]
 800aac6:	f7f7 fd43 	bl	8002550 <_fstat>
 800aaca:	1c43      	adds	r3, r0, #1
 800aacc:	d102      	bne.n	800aad4 <_fstat_r+0x1c>
 800aace:	682b      	ldr	r3, [r5, #0]
 800aad0:	b103      	cbz	r3, 800aad4 <_fstat_r+0x1c>
 800aad2:	6023      	str	r3, [r4, #0]
 800aad4:	bd38      	pop	{r3, r4, r5, pc}
 800aad6:	bf00      	nop
 800aad8:	200408c4 	.word	0x200408c4

0800aadc <_isatty_r>:
 800aadc:	b538      	push	{r3, r4, r5, lr}
 800aade:	4d06      	ldr	r5, [pc, #24]	@ (800aaf8 <_isatty_r+0x1c>)
 800aae0:	2300      	movs	r3, #0
 800aae2:	4604      	mov	r4, r0
 800aae4:	4608      	mov	r0, r1
 800aae6:	602b      	str	r3, [r5, #0]
 800aae8:	f7f7 fd42 	bl	8002570 <_isatty>
 800aaec:	1c43      	adds	r3, r0, #1
 800aaee:	d102      	bne.n	800aaf6 <_isatty_r+0x1a>
 800aaf0:	682b      	ldr	r3, [r5, #0]
 800aaf2:	b103      	cbz	r3, 800aaf6 <_isatty_r+0x1a>
 800aaf4:	6023      	str	r3, [r4, #0]
 800aaf6:	bd38      	pop	{r3, r4, r5, pc}
 800aaf8:	200408c4 	.word	0x200408c4

0800aafc <memcpy>:
 800aafc:	440a      	add	r2, r1
 800aafe:	4291      	cmp	r1, r2
 800ab00:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 800ab04:	d100      	bne.n	800ab08 <memcpy+0xc>
 800ab06:	4770      	bx	lr
 800ab08:	b510      	push	{r4, lr}
 800ab0a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800ab0e:	f803 4f01 	strb.w	r4, [r3, #1]!
 800ab12:	4291      	cmp	r1, r2
 800ab14:	d1f9      	bne.n	800ab0a <memcpy+0xe>
 800ab16:	bd10      	pop	{r4, pc}

0800ab18 <__assert_func>:
 800ab18:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800ab1a:	4614      	mov	r4, r2
 800ab1c:	461a      	mov	r2, r3
 800ab1e:	4b09      	ldr	r3, [pc, #36]	@ (800ab44 <__assert_func+0x2c>)
 800ab20:	681b      	ldr	r3, [r3, #0]
 800ab22:	4605      	mov	r5, r0
 800ab24:	68d8      	ldr	r0, [r3, #12]
 800ab26:	b14c      	cbz	r4, 800ab3c <__assert_func+0x24>
 800ab28:	4b07      	ldr	r3, [pc, #28]	@ (800ab48 <__assert_func+0x30>)
 800ab2a:	9100      	str	r1, [sp, #0]
 800ab2c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800ab30:	4906      	ldr	r1, [pc, #24]	@ (800ab4c <__assert_func+0x34>)
 800ab32:	462b      	mov	r3, r5
 800ab34:	f000 f842 	bl	800abbc <fiprintf>
 800ab38:	f000 f852 	bl	800abe0 <abort>
 800ab3c:	4b04      	ldr	r3, [pc, #16]	@ (800ab50 <__assert_func+0x38>)
 800ab3e:	461c      	mov	r4, r3
 800ab40:	e7f3      	b.n	800ab2a <__assert_func+0x12>
 800ab42:	bf00      	nop
 800ab44:	20040018 	.word	0x20040018
 800ab48:	0800ae3d 	.word	0x0800ae3d
 800ab4c:	0800ae4a 	.word	0x0800ae4a
 800ab50:	0800ae78 	.word	0x0800ae78

0800ab54 <_calloc_r>:
 800ab54:	b570      	push	{r4, r5, r6, lr}
 800ab56:	fba1 5402 	umull	r5, r4, r1, r2
 800ab5a:	b934      	cbnz	r4, 800ab6a <_calloc_r+0x16>
 800ab5c:	4629      	mov	r1, r5
 800ab5e:	f7fd fc19 	bl	8008394 <_malloc_r>
 800ab62:	4606      	mov	r6, r0
 800ab64:	b928      	cbnz	r0, 800ab72 <_calloc_r+0x1e>
 800ab66:	4630      	mov	r0, r6
 800ab68:	bd70      	pop	{r4, r5, r6, pc}
 800ab6a:	220c      	movs	r2, #12
 800ab6c:	6002      	str	r2, [r0, #0]
 800ab6e:	2600      	movs	r6, #0
 800ab70:	e7f9      	b.n	800ab66 <_calloc_r+0x12>
 800ab72:	462a      	mov	r2, r5
 800ab74:	4621      	mov	r1, r4
 800ab76:	f7fe faa3 	bl	80090c0 <memset>
 800ab7a:	e7f4      	b.n	800ab66 <_calloc_r+0x12>

0800ab7c <__ascii_mbtowc>:
 800ab7c:	b082      	sub	sp, #8
 800ab7e:	b901      	cbnz	r1, 800ab82 <__ascii_mbtowc+0x6>
 800ab80:	a901      	add	r1, sp, #4
 800ab82:	b142      	cbz	r2, 800ab96 <__ascii_mbtowc+0x1a>
 800ab84:	b14b      	cbz	r3, 800ab9a <__ascii_mbtowc+0x1e>
 800ab86:	7813      	ldrb	r3, [r2, #0]
 800ab88:	600b      	str	r3, [r1, #0]
 800ab8a:	7812      	ldrb	r2, [r2, #0]
 800ab8c:	1e10      	subs	r0, r2, #0
 800ab8e:	bf18      	it	ne
 800ab90:	2001      	movne	r0, #1
 800ab92:	b002      	add	sp, #8
 800ab94:	4770      	bx	lr
 800ab96:	4610      	mov	r0, r2
 800ab98:	e7fb      	b.n	800ab92 <__ascii_mbtowc+0x16>
 800ab9a:	f06f 0001 	mvn.w	r0, #1
 800ab9e:	e7f8      	b.n	800ab92 <__ascii_mbtowc+0x16>

0800aba0 <__ascii_wctomb>:
 800aba0:	4603      	mov	r3, r0
 800aba2:	4608      	mov	r0, r1
 800aba4:	b141      	cbz	r1, 800abb8 <__ascii_wctomb+0x18>
 800aba6:	2aff      	cmp	r2, #255	@ 0xff
 800aba8:	d904      	bls.n	800abb4 <__ascii_wctomb+0x14>
 800abaa:	228a      	movs	r2, #138	@ 0x8a
 800abac:	601a      	str	r2, [r3, #0]
 800abae:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800abb2:	4770      	bx	lr
 800abb4:	700a      	strb	r2, [r1, #0]
 800abb6:	2001      	movs	r0, #1
 800abb8:	4770      	bx	lr
	...

0800abbc <fiprintf>:
 800abbc:	b40e      	push	{r1, r2, r3}
 800abbe:	b503      	push	{r0, r1, lr}
 800abc0:	4601      	mov	r1, r0
 800abc2:	ab03      	add	r3, sp, #12
 800abc4:	4805      	ldr	r0, [pc, #20]	@ (800abdc <fiprintf+0x20>)
 800abc6:	f853 2b04 	ldr.w	r2, [r3], #4
 800abca:	6800      	ldr	r0, [r0, #0]
 800abcc:	9301      	str	r3, [sp, #4]
 800abce:	f7ff fd4d 	bl	800a66c <_vfiprintf_r>
 800abd2:	b002      	add	sp, #8
 800abd4:	f85d eb04 	ldr.w	lr, [sp], #4
 800abd8:	b003      	add	sp, #12
 800abda:	4770      	bx	lr
 800abdc:	20040018 	.word	0x20040018

0800abe0 <abort>:
 800abe0:	b508      	push	{r3, lr}
 800abe2:	2006      	movs	r0, #6
 800abe4:	f000 f82c 	bl	800ac40 <raise>
 800abe8:	2001      	movs	r0, #1
 800abea:	f7f7 fc61 	bl	80024b0 <_exit>

0800abee <_raise_r>:
 800abee:	291f      	cmp	r1, #31
 800abf0:	b538      	push	{r3, r4, r5, lr}
 800abf2:	4605      	mov	r5, r0
 800abf4:	460c      	mov	r4, r1
 800abf6:	d904      	bls.n	800ac02 <_raise_r+0x14>
 800abf8:	2316      	movs	r3, #22
 800abfa:	6003      	str	r3, [r0, #0]
 800abfc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800ac00:	bd38      	pop	{r3, r4, r5, pc}
 800ac02:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800ac04:	b112      	cbz	r2, 800ac0c <_raise_r+0x1e>
 800ac06:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800ac0a:	b94b      	cbnz	r3, 800ac20 <_raise_r+0x32>
 800ac0c:	4628      	mov	r0, r5
 800ac0e:	f000 f831 	bl	800ac74 <_getpid_r>
 800ac12:	4622      	mov	r2, r4
 800ac14:	4601      	mov	r1, r0
 800ac16:	4628      	mov	r0, r5
 800ac18:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ac1c:	f000 b818 	b.w	800ac50 <_kill_r>
 800ac20:	2b01      	cmp	r3, #1
 800ac22:	d00a      	beq.n	800ac3a <_raise_r+0x4c>
 800ac24:	1c59      	adds	r1, r3, #1
 800ac26:	d103      	bne.n	800ac30 <_raise_r+0x42>
 800ac28:	2316      	movs	r3, #22
 800ac2a:	6003      	str	r3, [r0, #0]
 800ac2c:	2001      	movs	r0, #1
 800ac2e:	e7e7      	b.n	800ac00 <_raise_r+0x12>
 800ac30:	2100      	movs	r1, #0
 800ac32:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800ac36:	4620      	mov	r0, r4
 800ac38:	4798      	blx	r3
 800ac3a:	2000      	movs	r0, #0
 800ac3c:	e7e0      	b.n	800ac00 <_raise_r+0x12>
	...

0800ac40 <raise>:
 800ac40:	4b02      	ldr	r3, [pc, #8]	@ (800ac4c <raise+0xc>)
 800ac42:	4601      	mov	r1, r0
 800ac44:	6818      	ldr	r0, [r3, #0]
 800ac46:	f7ff bfd2 	b.w	800abee <_raise_r>
 800ac4a:	bf00      	nop
 800ac4c:	20040018 	.word	0x20040018

0800ac50 <_kill_r>:
 800ac50:	b538      	push	{r3, r4, r5, lr}
 800ac52:	4d07      	ldr	r5, [pc, #28]	@ (800ac70 <_kill_r+0x20>)
 800ac54:	2300      	movs	r3, #0
 800ac56:	4604      	mov	r4, r0
 800ac58:	4608      	mov	r0, r1
 800ac5a:	4611      	mov	r1, r2
 800ac5c:	602b      	str	r3, [r5, #0]
 800ac5e:	f7f7 fc17 	bl	8002490 <_kill>
 800ac62:	1c43      	adds	r3, r0, #1
 800ac64:	d102      	bne.n	800ac6c <_kill_r+0x1c>
 800ac66:	682b      	ldr	r3, [r5, #0]
 800ac68:	b103      	cbz	r3, 800ac6c <_kill_r+0x1c>
 800ac6a:	6023      	str	r3, [r4, #0]
 800ac6c:	bd38      	pop	{r3, r4, r5, pc}
 800ac6e:	bf00      	nop
 800ac70:	200408c4 	.word	0x200408c4

0800ac74 <_getpid_r>:
 800ac74:	f7f7 bc04 	b.w	8002480 <_getpid>

0800ac78 <_init>:
 800ac78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ac7a:	bf00      	nop
 800ac7c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ac7e:	bc08      	pop	{r3}
 800ac80:	469e      	mov	lr, r3
 800ac82:	4770      	bx	lr

0800ac84 <_fini>:
 800ac84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ac86:	bf00      	nop
 800ac88:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ac8a:	bc08      	pop	{r3}
 800ac8c:	469e      	mov	lr, r3
 800ac8e:	4770      	bx	lr
