--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/home/user/.local/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise
-v 3 -s 10 -n 3 -fastpaths -xml test1.twx test1.ncd -o test1.twr test1.pcf -ucf
test1.ucf

Design file:              test1.ncd
Physical constraint file: test1.pcf
Device,package,speed:     xc4vsx35,ff668,-10 (PRODUCTION 1.71 2013-10-13, STEPPING level 1)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "i_clock_IBUF1" PERIOD = 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 468135 paths analyzed, 45083 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.889ns.
--------------------------------------------------------------------------------

Paths for end point tfm_inst/inst_mulfp/blk0000032d (SLICE_X79Y168.CE), 41 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.111ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/CalculateAlphaCP_mux (FF)
  Destination:          tfm_inst/inst_mulfp/blk0000032d (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.889ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/CalculateAlphaCP_mux to tfm_inst/inst_mulfp/blk0000032d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y94.XQ      Tcko                  0.340   tfm_inst/CalculateAlphaCP_mux
                                                       tfm_inst/CalculateAlphaCP_mux
    SLICE_X51Y92.G2      net (fanout=238)      1.366   tfm_inst/CalculateAlphaCP_mux
    SLICE_X51Y92.Y       Tilo                  0.194   tfm_inst/inst_mulfp/sig0000001b
                                                       tfm_inst/mulfpa<0>132
    SLICE_X53Y102.F1     net (fanout=55)       1.917   tfm_inst/N295
    SLICE_X53Y102.X      Tilo                  0.194   tfm_inst/mulfpr<17>
                                                       tfm_inst/mulfpond103_SW0
    SLICE_X60Y119.G4     net (fanout=1)        1.078   N2642
    SLICE_X60Y119.Y      Tilo                  0.195   tfm_inst/inst_CalculateAlphaComp/addra<2>
                                                       tfm_inst/mulfpond103
    SLICE_X60Y119.F3     net (fanout=2)        0.218   tfm_inst/mulfpce103
    SLICE_X60Y119.X      Tilo                  0.195   tfm_inst/inst_CalculateAlphaComp/addra<2>
                                                       tfm_inst/mulfpond122_1
    SLICE_X79Y168.CE     net (fanout=459)      3.639   tfm_inst/mulfpond122
    SLICE_X79Y168.CLK    Tceck                 0.553   tfm_inst/inst_mulfp/sig0000085b
                                                       tfm_inst/inst_mulfp/blk0000032d
    -------------------------------------------------  ---------------------------
    Total                                      9.889ns (1.671ns logic, 8.218ns route)
                                                       (16.9% logic, 83.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.228ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/CalculateVirCompensated_mux_1 (FF)
  Destination:          tfm_inst/inst_mulfp/blk0000032d (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.772ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/CalculateVirCompensated_mux_1 to tfm_inst/inst_mulfp/blk0000032d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y94.XQ      Tcko                  0.360   tfm_inst/CalculateVirCompensated_mux_1
                                                       tfm_inst/CalculateVirCompensated_mux_1
    SLICE_X51Y92.G1      net (fanout=5)        1.229   tfm_inst/CalculateVirCompensated_mux_1
    SLICE_X51Y92.Y       Tilo                  0.194   tfm_inst/inst_mulfp/sig0000001b
                                                       tfm_inst/mulfpa<0>132
    SLICE_X53Y102.F1     net (fanout=55)       1.917   tfm_inst/N295
    SLICE_X53Y102.X      Tilo                  0.194   tfm_inst/mulfpr<17>
                                                       tfm_inst/mulfpond103_SW0
    SLICE_X60Y119.G4     net (fanout=1)        1.078   N2642
    SLICE_X60Y119.Y      Tilo                  0.195   tfm_inst/inst_CalculateAlphaComp/addra<2>
                                                       tfm_inst/mulfpond103
    SLICE_X60Y119.F3     net (fanout=2)        0.218   tfm_inst/mulfpce103
    SLICE_X60Y119.X      Tilo                  0.195   tfm_inst/inst_CalculateAlphaComp/addra<2>
                                                       tfm_inst/mulfpond122_1
    SLICE_X79Y168.CE     net (fanout=459)      3.639   tfm_inst/mulfpond122
    SLICE_X79Y168.CLK    Tceck                 0.553   tfm_inst/inst_mulfp/sig0000085b
                                                       tfm_inst/inst_mulfp/blk0000032d
    -------------------------------------------------  ---------------------------
    Total                                      9.772ns (1.691ns logic, 8.081ns route)
                                                       (17.3% logic, 82.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.336ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/CalculateAlphaComp_mux (FF)
  Destination:          tfm_inst/inst_mulfp/blk0000032d (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.664ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/CalculateAlphaComp_mux to tfm_inst/inst_mulfp/blk0000032d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y75.YQ      Tcko                  0.360   tfm_inst/inst_CalculateAlphaComp/fptmp1<24>
                                                       tfm_inst/CalculateAlphaComp_mux
    SLICE_X51Y92.G4      net (fanout=402)      1.121   tfm_inst/CalculateAlphaComp_mux
    SLICE_X51Y92.Y       Tilo                  0.194   tfm_inst/inst_mulfp/sig0000001b
                                                       tfm_inst/mulfpa<0>132
    SLICE_X53Y102.F1     net (fanout=55)       1.917   tfm_inst/N295
    SLICE_X53Y102.X      Tilo                  0.194   tfm_inst/mulfpr<17>
                                                       tfm_inst/mulfpond103_SW0
    SLICE_X60Y119.G4     net (fanout=1)        1.078   N2642
    SLICE_X60Y119.Y      Tilo                  0.195   tfm_inst/inst_CalculateAlphaComp/addra<2>
                                                       tfm_inst/mulfpond103
    SLICE_X60Y119.F3     net (fanout=2)        0.218   tfm_inst/mulfpce103
    SLICE_X60Y119.X      Tilo                  0.195   tfm_inst/inst_CalculateAlphaComp/addra<2>
                                                       tfm_inst/mulfpond122_1
    SLICE_X79Y168.CE     net (fanout=459)      3.639   tfm_inst/mulfpond122
    SLICE_X79Y168.CLK    Tceck                 0.553   tfm_inst/inst_mulfp/sig0000085b
                                                       tfm_inst/inst_mulfp/blk0000032d
    -------------------------------------------------  ---------------------------
    Total                                      9.664ns (1.691ns logic, 7.973ns route)
                                                       (17.5% logic, 82.5% route)

--------------------------------------------------------------------------------

Paths for end point tfm_inst/inst_mulfp/blk00000331 (SLICE_X79Y166.CE), 41 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.114ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/CalculateAlphaCP_mux (FF)
  Destination:          tfm_inst/inst_mulfp/blk00000331 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.886ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/CalculateAlphaCP_mux to tfm_inst/inst_mulfp/blk00000331
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y94.XQ      Tcko                  0.340   tfm_inst/CalculateAlphaCP_mux
                                                       tfm_inst/CalculateAlphaCP_mux
    SLICE_X51Y92.G2      net (fanout=238)      1.366   tfm_inst/CalculateAlphaCP_mux
    SLICE_X51Y92.Y       Tilo                  0.194   tfm_inst/inst_mulfp/sig0000001b
                                                       tfm_inst/mulfpa<0>132
    SLICE_X53Y102.F1     net (fanout=55)       1.917   tfm_inst/N295
    SLICE_X53Y102.X      Tilo                  0.194   tfm_inst/mulfpr<17>
                                                       tfm_inst/mulfpond103_SW0
    SLICE_X60Y119.G4     net (fanout=1)        1.078   N2642
    SLICE_X60Y119.Y      Tilo                  0.195   tfm_inst/inst_CalculateAlphaComp/addra<2>
                                                       tfm_inst/mulfpond103
    SLICE_X60Y119.F3     net (fanout=2)        0.218   tfm_inst/mulfpce103
    SLICE_X60Y119.X      Tilo                  0.195   tfm_inst/inst_CalculateAlphaComp/addra<2>
                                                       tfm_inst/mulfpond122_1
    SLICE_X79Y166.CE     net (fanout=459)      3.636   tfm_inst/mulfpond122
    SLICE_X79Y166.CLK    Tceck                 0.553   tfm_inst/inst_mulfp/sig00000857
                                                       tfm_inst/inst_mulfp/blk00000331
    -------------------------------------------------  ---------------------------
    Total                                      9.886ns (1.671ns logic, 8.215ns route)
                                                       (16.9% logic, 83.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.231ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/CalculateVirCompensated_mux_1 (FF)
  Destination:          tfm_inst/inst_mulfp/blk00000331 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.769ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/CalculateVirCompensated_mux_1 to tfm_inst/inst_mulfp/blk00000331
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y94.XQ      Tcko                  0.360   tfm_inst/CalculateVirCompensated_mux_1
                                                       tfm_inst/CalculateVirCompensated_mux_1
    SLICE_X51Y92.G1      net (fanout=5)        1.229   tfm_inst/CalculateVirCompensated_mux_1
    SLICE_X51Y92.Y       Tilo                  0.194   tfm_inst/inst_mulfp/sig0000001b
                                                       tfm_inst/mulfpa<0>132
    SLICE_X53Y102.F1     net (fanout=55)       1.917   tfm_inst/N295
    SLICE_X53Y102.X      Tilo                  0.194   tfm_inst/mulfpr<17>
                                                       tfm_inst/mulfpond103_SW0
    SLICE_X60Y119.G4     net (fanout=1)        1.078   N2642
    SLICE_X60Y119.Y      Tilo                  0.195   tfm_inst/inst_CalculateAlphaComp/addra<2>
                                                       tfm_inst/mulfpond103
    SLICE_X60Y119.F3     net (fanout=2)        0.218   tfm_inst/mulfpce103
    SLICE_X60Y119.X      Tilo                  0.195   tfm_inst/inst_CalculateAlphaComp/addra<2>
                                                       tfm_inst/mulfpond122_1
    SLICE_X79Y166.CE     net (fanout=459)      3.636   tfm_inst/mulfpond122
    SLICE_X79Y166.CLK    Tceck                 0.553   tfm_inst/inst_mulfp/sig00000857
                                                       tfm_inst/inst_mulfp/blk00000331
    -------------------------------------------------  ---------------------------
    Total                                      9.769ns (1.691ns logic, 8.078ns route)
                                                       (17.3% logic, 82.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.339ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/CalculateAlphaComp_mux (FF)
  Destination:          tfm_inst/inst_mulfp/blk00000331 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.661ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/CalculateAlphaComp_mux to tfm_inst/inst_mulfp/blk00000331
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y75.YQ      Tcko                  0.360   tfm_inst/inst_CalculateAlphaComp/fptmp1<24>
                                                       tfm_inst/CalculateAlphaComp_mux
    SLICE_X51Y92.G4      net (fanout=402)      1.121   tfm_inst/CalculateAlphaComp_mux
    SLICE_X51Y92.Y       Tilo                  0.194   tfm_inst/inst_mulfp/sig0000001b
                                                       tfm_inst/mulfpa<0>132
    SLICE_X53Y102.F1     net (fanout=55)       1.917   tfm_inst/N295
    SLICE_X53Y102.X      Tilo                  0.194   tfm_inst/mulfpr<17>
                                                       tfm_inst/mulfpond103_SW0
    SLICE_X60Y119.G4     net (fanout=1)        1.078   N2642
    SLICE_X60Y119.Y      Tilo                  0.195   tfm_inst/inst_CalculateAlphaComp/addra<2>
                                                       tfm_inst/mulfpond103
    SLICE_X60Y119.F3     net (fanout=2)        0.218   tfm_inst/mulfpce103
    SLICE_X60Y119.X      Tilo                  0.195   tfm_inst/inst_CalculateAlphaComp/addra<2>
                                                       tfm_inst/mulfpond122_1
    SLICE_X79Y166.CE     net (fanout=459)      3.636   tfm_inst/mulfpond122
    SLICE_X79Y166.CLK    Tceck                 0.553   tfm_inst/inst_mulfp/sig00000857
                                                       tfm_inst/inst_mulfp/blk00000331
    -------------------------------------------------  ---------------------------
    Total                                      9.661ns (1.691ns logic, 7.970ns route)
                                                       (17.5% logic, 82.5% route)

--------------------------------------------------------------------------------

Paths for end point tfm_inst/inst_mulfp/blk00000330 (SLICE_X79Y166.CE), 41 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.114ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/CalculateAlphaCP_mux (FF)
  Destination:          tfm_inst/inst_mulfp/blk00000330 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.886ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/CalculateAlphaCP_mux to tfm_inst/inst_mulfp/blk00000330
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y94.XQ      Tcko                  0.340   tfm_inst/CalculateAlphaCP_mux
                                                       tfm_inst/CalculateAlphaCP_mux
    SLICE_X51Y92.G2      net (fanout=238)      1.366   tfm_inst/CalculateAlphaCP_mux
    SLICE_X51Y92.Y       Tilo                  0.194   tfm_inst/inst_mulfp/sig0000001b
                                                       tfm_inst/mulfpa<0>132
    SLICE_X53Y102.F1     net (fanout=55)       1.917   tfm_inst/N295
    SLICE_X53Y102.X      Tilo                  0.194   tfm_inst/mulfpr<17>
                                                       tfm_inst/mulfpond103_SW0
    SLICE_X60Y119.G4     net (fanout=1)        1.078   N2642
    SLICE_X60Y119.Y      Tilo                  0.195   tfm_inst/inst_CalculateAlphaComp/addra<2>
                                                       tfm_inst/mulfpond103
    SLICE_X60Y119.F3     net (fanout=2)        0.218   tfm_inst/mulfpce103
    SLICE_X60Y119.X      Tilo                  0.195   tfm_inst/inst_CalculateAlphaComp/addra<2>
                                                       tfm_inst/mulfpond122_1
    SLICE_X79Y166.CE     net (fanout=459)      3.636   tfm_inst/mulfpond122
    SLICE_X79Y166.CLK    Tceck                 0.553   tfm_inst/inst_mulfp/sig00000857
                                                       tfm_inst/inst_mulfp/blk00000330
    -------------------------------------------------  ---------------------------
    Total                                      9.886ns (1.671ns logic, 8.215ns route)
                                                       (16.9% logic, 83.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.231ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/CalculateVirCompensated_mux_1 (FF)
  Destination:          tfm_inst/inst_mulfp/blk00000330 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.769ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/CalculateVirCompensated_mux_1 to tfm_inst/inst_mulfp/blk00000330
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y94.XQ      Tcko                  0.360   tfm_inst/CalculateVirCompensated_mux_1
                                                       tfm_inst/CalculateVirCompensated_mux_1
    SLICE_X51Y92.G1      net (fanout=5)        1.229   tfm_inst/CalculateVirCompensated_mux_1
    SLICE_X51Y92.Y       Tilo                  0.194   tfm_inst/inst_mulfp/sig0000001b
                                                       tfm_inst/mulfpa<0>132
    SLICE_X53Y102.F1     net (fanout=55)       1.917   tfm_inst/N295
    SLICE_X53Y102.X      Tilo                  0.194   tfm_inst/mulfpr<17>
                                                       tfm_inst/mulfpond103_SW0
    SLICE_X60Y119.G4     net (fanout=1)        1.078   N2642
    SLICE_X60Y119.Y      Tilo                  0.195   tfm_inst/inst_CalculateAlphaComp/addra<2>
                                                       tfm_inst/mulfpond103
    SLICE_X60Y119.F3     net (fanout=2)        0.218   tfm_inst/mulfpce103
    SLICE_X60Y119.X      Tilo                  0.195   tfm_inst/inst_CalculateAlphaComp/addra<2>
                                                       tfm_inst/mulfpond122_1
    SLICE_X79Y166.CE     net (fanout=459)      3.636   tfm_inst/mulfpond122
    SLICE_X79Y166.CLK    Tceck                 0.553   tfm_inst/inst_mulfp/sig00000857
                                                       tfm_inst/inst_mulfp/blk00000330
    -------------------------------------------------  ---------------------------
    Total                                      9.769ns (1.691ns logic, 8.078ns route)
                                                       (17.3% logic, 82.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.339ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/CalculateAlphaComp_mux (FF)
  Destination:          tfm_inst/inst_mulfp/blk00000330 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.661ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/CalculateAlphaComp_mux to tfm_inst/inst_mulfp/blk00000330
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y75.YQ      Tcko                  0.360   tfm_inst/inst_CalculateAlphaComp/fptmp1<24>
                                                       tfm_inst/CalculateAlphaComp_mux
    SLICE_X51Y92.G4      net (fanout=402)      1.121   tfm_inst/CalculateAlphaComp_mux
    SLICE_X51Y92.Y       Tilo                  0.194   tfm_inst/inst_mulfp/sig0000001b
                                                       tfm_inst/mulfpa<0>132
    SLICE_X53Y102.F1     net (fanout=55)       1.917   tfm_inst/N295
    SLICE_X53Y102.X      Tilo                  0.194   tfm_inst/mulfpr<17>
                                                       tfm_inst/mulfpond103_SW0
    SLICE_X60Y119.G4     net (fanout=1)        1.078   N2642
    SLICE_X60Y119.Y      Tilo                  0.195   tfm_inst/inst_CalculateAlphaComp/addra<2>
                                                       tfm_inst/mulfpond103
    SLICE_X60Y119.F3     net (fanout=2)        0.218   tfm_inst/mulfpce103
    SLICE_X60Y119.X      Tilo                  0.195   tfm_inst/inst_CalculateAlphaComp/addra<2>
                                                       tfm_inst/mulfpond122_1
    SLICE_X79Y166.CE     net (fanout=459)      3.636   tfm_inst/mulfpond122
    SLICE_X79Y166.CLK    Tceck                 0.553   tfm_inst/inst_mulfp/sig00000857
                                                       tfm_inst/inst_mulfp/blk00000330
    -------------------------------------------------  ---------------------------
    Total                                      9.661ns (1.691ns logic, 7.970ns route)
                                                       (17.5% logic, 82.5% route)

--------------------------------------------------------------------------------

Hold Paths: NET "i_clock_IBUF1" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP (RAMB16_X6Y19.ADDRA5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.391ns (requirement - (clock path skew + uncertainty - data path))
  Source:               dualmem_addra_1 (FF)
  Destination:          dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.326ns (Levels of Logic = 0)
  Clock Path Skew:      -0.065ns (0.874 - 0.939)
  Source Clock:         i_clock_IBUF rising at 10.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: dualmem_addra_1 to dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y155.XQ     Tcko                  0.313   dualmem_addra<1>
                                                       dualmem_addra_1
    RAMB16_X6Y19.ADDRA5  net (fanout=2)        0.335   dualmem_addra<1>
    RAMB16_X6Y19.CLKA    Trckc_ADDRA (-Th)     0.322   dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP
                                                       dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP
    -------------------------------------------------  ---------------------------
    Total                                      0.326ns (-0.009ns logic, 0.335ns route)
                                                       (-2.8% logic, 102.8% route)

--------------------------------------------------------------------------------

Paths for end point tfm_inst/inst_CalculateTo/inst_mem_signed256/inst_mem_signed256 (RAMB16_X5Y12.ADDRA11), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.401ns (requirement - (clock path skew + uncertainty - data path))
  Source:               tfm_inst/inst_CalculateTo/mem_signed256_ivalue_6 (FF)
  Destination:          tfm_inst/inst_CalculateTo/inst_mem_signed256/inst_mem_signed256 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.299ns (Levels of Logic = 0)
  Clock Path Skew:      -0.102ns (0.812 - 0.914)
  Source Clock:         i_clock_IBUF rising at 10.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: tfm_inst/inst_CalculateTo/mem_signed256_ivalue_6 to tfm_inst/inst_CalculateTo/inst_mem_signed256/inst_mem_signed256
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y101.YQ     Tcko                  0.313   tfm_inst/inst_CalculateTo/mem_signed256_ivalue<5>
                                                       tfm_inst/inst_CalculateTo/mem_signed256_ivalue_6
    RAMB16_X5Y12.ADDRA11 net (fanout=1)        0.308   tfm_inst/inst_CalculateTo/mem_signed256_ivalue<6>
    RAMB16_X5Y12.CLKA    Trckc_ADDRA (-Th)     0.322   tfm_inst/inst_CalculateTo/inst_mem_signed256/inst_mem_signed256
                                                       tfm_inst/inst_CalculateTo/inst_mem_signed256/inst_mem_signed256
    -------------------------------------------------  ---------------------------
    Total                                      0.299ns (-0.009ns logic, 0.308ns route)
                                                       (-3.0% logic, 103.0% route)

--------------------------------------------------------------------------------

Paths for end point tfm_inst/inst_divfp/blk000001b4 (SLICE_X4Y179.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.431ns (requirement - (clock path skew + uncertainty - data path))
  Source:               tfm_inst/inst_divfp/blk000001cb (FF)
  Destination:          tfm_inst/inst_divfp/blk000001b4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.527ns (Levels of Logic = 0)
  Clock Path Skew:      0.096ns (1.191 - 1.095)
  Source Clock:         i_clock_IBUF rising at 10.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: tfm_inst/inst_divfp/blk000001cb to tfm_inst/inst_divfp/blk000001b4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y179.YQ      Tcko                  0.313   tfm_inst/inst_divfp/sig00000afb
                                                       tfm_inst/inst_divfp/blk000001cb
    SLICE_X4Y179.BY      net (fanout=2)        0.295   tfm_inst/inst_divfp/sig00000afb
    SLICE_X4Y179.CLK     Tckdi       (-Th)     0.081   tfm_inst/inst_divfp/sig00000b78
                                                       tfm_inst/inst_divfp/blk000001b4
    -------------------------------------------------  ---------------------------
    Total                                      0.527ns (0.232ns logic, 0.295ns route)
                                                       (44.0% logic, 56.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "i_clock_IBUF1" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.500ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP/CLKA
  Logical resource: dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP/CLKA
  Location pin: RAMB16_X6Y19.CLKA
  Clock network: i_clock_IBUF
--------------------------------------------------------------------------------
Slack: 7.500ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP/CLKA
  Logical resource: dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP/CLKA
  Location pin: RAMB16_X5Y19.CLKA
  Clock network: i_clock_IBUF
--------------------------------------------------------------------------------
Slack: 7.500ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: tfm_inst/inst_CalculateVirCompensated/inst_mem_vir_compensated/RAMB16_S36_inst1/CLKA
  Logical resource: tfm_inst/inst_CalculateVirCompensated/inst_mem_vir_compensated/RAMB16_S36_inst1/CLKA
  Location pin: RAMB16_X5Y13.CLKA
  Clock network: i_clock_IBUF
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock i_clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
i_clock        |    9.889|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 468135 paths, 0 nets, and 78002 connections

Design statistics:
   Minimum period:   9.889ns{1}   (Maximum frequency: 101.122MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Sep 24 20:51:51 2024 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 759 MB



