==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Analyzing design file 'rbf_kernel/top.cpp' ... 
WARNING: [HLS 200-40] In file included from rbf_kernel/top.cpp:1:
rbf_kernel/top.cpp:42:2: error: redefinition of label 'LOAD_OFF_1'
 LOAD_OFF_1: for (int i = 0; i < 4; i+=(sizeof(axi_T)/sizeof(T))) {
 ^
rbf_kernel/top.cpp:36:2: note: previous definition is here
 LOAD_OFF_1: for (int i = 0; i < 4; i+=(sizeof(axi_T)/sizeof(T))) {
 ^
rbf_kernel/top.cpp:52:13: error: array type 'T [1]' is not assignable
 result_buf = expf(-gamma * sum);
 ~~~~~~~~~~ ^
rbf_kernel/top.cpp:54:21: warning: array index 1 is past the end of the array (which contains 1 element) [-Warray-bounds]
 converter.val.f1 = result_buf[1];
                    ^          ~
rbf_kernel/top.cpp:24:2: note: array 'result_buf' declared here
 T result_buf[1];
 ^
1 warning and 2 errors generated.\n
ERROR: [HLS 200-70] Compilation errors found: Pragma processor failed: In file included from rbf_kernel/top.cpp:1:
rbf_kernel/top.cpp:42:2: error: redefinition of label 'LOAD_OFF_1'
 LOAD_OFF_1: for (int i = 0; i < 4; i+=(sizeof(axi_T)/sizeof(T))) {
 ^
rbf_kernel/top.cpp:36:2: note: previous definition is here
 LOAD_OFF_1: for (int i = 0; i < 4; i+=(sizeof(axi_T)/sizeof(T))) {
 ^
rbf_kernel/top.cpp:52:13: error: array type 'T [1]' is not assignable
 result_buf = expf(-gamma * sum);
 ~~~~~~~~~~ ^
rbf_kernel/top.cpp:54:21: warning: array index 1 is past the end of the array (which contains 1 element) [-Warray-bounds]
 converter.val.f1 = result_buf[1];
                    ^          ~
rbf_kernel/top.cpp:24:2: note: array 'result_buf' declared here
 T result_buf[1];
 ^
1 warning and 2 errors generated.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'rbf_kernel/top.cpp' ... 
WARNING: [HLS 200-40] In file included from rbf_kernel/top.cpp:1:
rbf_kernel/top.cpp:52:13: error: array type 'T [1]' is not assignable
 result_buf = expf(-gamma * sum);
 ~~~~~~~~~~ ^
rbf_kernel/top.cpp:54:21: warning: array index 1 is past the end of the array (which contains 1 element) [-Warray-bounds]
 converter.val.f1 = result_buf[1];
                    ^          ~
rbf_kernel/top.cpp:24:2: note: array 'result_buf' declared here
 T result_buf[1];
 ^
1 warning and 1 error generated.\n
ERROR: [HLS 200-70] Compilation errors found: Pragma processor failed: In file included from rbf_kernel/top.cpp:1:
rbf_kernel/top.cpp:52:13: error: array type 'T [1]' is not assignable
 result_buf = expf(-gamma * sum);
 ~~~~~~~~~~ ^
rbf_kernel/top.cpp:54:21: warning: array index 1 is past the end of the array (which contains 1 element) [-Warray-bounds]
 converter.val.f1 = result_buf[1];
                    ^          ~
rbf_kernel/top.cpp:24:2: note: array 'result_buf' declared here
 T result_buf[1];
 ^
1 warning and 1 error generated.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'rbf_kernel/top.cpp' ... 
WARNING: [HLS 200-40] In file included from rbf_kernel/top.cpp:1:
rbf_kernel/top.cpp:53:31: error: subscripted value is not an array, pointer, or vector
 converter.val.f0 = result_buf[0];
                    ~~~~~~~~~~^~
rbf_kernel/top.cpp:54:31: error: subscripted value is not an array, pointer, or vector
 converter.val.f1 = result_buf[1];
                    ~~~~~~~~~~^~
2 errors generated.\n
ERROR: [HLS 200-70] Compilation errors found: Pragma processor failed: In file included from rbf_kernel/top.cpp:1:
rbf_kernel/top.cpp:53:31: error: subscripted value is not an array, pointer, or vector
 converter.val.f0 = result_buf[0];
                    ~~~~~~~~~~^~
rbf_kernel/top.cpp:54:31: error: subscripted value is not an array, pointer, or vector
 converter.val.f1 = result_buf[1];
                    ~~~~~~~~~~^~
2 errors generated.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'rbf_kernel/top.cpp' ... 
WARNING: [HLS 200-40] In file included from rbf_kernel/top.cpp:1:
rbf_kernel/top.cpp:53:31: error: subscripted value is not an array, pointer, or vector
 converter.val.f0 = result_buf[0];
                    ~~~~~~~~~~^~
1 error generated.\n
ERROR: [HLS 200-70] Compilation errors found: Pragma processor failed: In file included from rbf_kernel/top.cpp:1:
rbf_kernel/top.cpp:53:31: error: subscripted value is not an array, pointer, or vector
 converter.val.f0 = result_buf[0];
                    ~~~~~~~~~~^~
1 error generated.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'rbf_kernel/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:20 . Memory (MB): peak = 103.395 ; gain = 46.227
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:20 . Memory (MB): peak = 103.395 ; gain = 46.227
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'rbf_kernel' (rbf_kernel/top.cpp:43).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'rbf_kernel' (rbf_kernel/top.cpp:37).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'rbf_kernel' (rbf_kernel/top.cpp:54).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 111.477 ; gain = 54.309
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 116.625 ; gain = 59.457
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (rbf_kernel/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (rbf_kernel/top.cpp:7).
INFO: [XFORM 203-102] Automatically partitioning small array 'temp_buf' (rbf_kernel/top.cpp:25) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'temp2_buf' (rbf_kernel/top.cpp:26) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'temp_buf' (rbf_kernel/top.cpp:25) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'temp2_buf' (rbf_kernel/top.cpp:26) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (rbf_kernel/top.cpp:36:68) to (rbf_kernel/top.cpp:36:37) in function 'rbf_kernel'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (rbf_kernel/top.cpp:42:68) to (rbf_kernel/top.cpp:42:37) in function 'rbf_kernel'... converting 7 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 143.629 ; gain = 86.461
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:22 . Memory (MB): peak = 144.379 ; gain = 87.211
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rbf_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rbf_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 21.887 seconds; current allocated memory: 93.489 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.165 seconds; current allocated memory: 93.991 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rbf_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'rbf_kernel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'rbf_kernel_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'rbf_kernel_faddfsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'rbf_kernel_fmul_32ns_32ns_32_4_max_dsp_1' to 'rbf_kernel_fmul_3cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'rbf_kernel_fexp_32ns_32ns_32_9_full_dsp_1' to 'rbf_kernel_fexp_3dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'rbf_kernel_mux_42_32_1_1' to 'rbf_kernel_mux_42eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'rbf_kernel_faddfsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'rbf_kernel_fexp_3dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'rbf_kernel_fmul_3cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'rbf_kernel_mux_42eOg': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rbf_kernel'.
INFO: [HLS 200-111]  Elapsed time: 0.317 seconds; current allocated memory: 95.738 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:24 . Memory (MB): peak = 148.891 ; gain = 91.723
INFO: [SYSC 207-301] Generating SystemC RTL for rbf_kernel.
INFO: [VHDL 208-304] Generating VHDL RTL for rbf_kernel.
INFO: [VLOG 209-307] Generating Verilog RTL for rbf_kernel.
INFO: [HLS 200-112] Total elapsed time: 24.313 seconds; peak allocated memory: 95.738 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Analyzing design file 'rbf_kernel/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 103.293 ; gain = 46.223
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 103.293 ; gain = 46.223
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'rbf_kernel' (rbf_kernel/top.cpp:43).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'rbf_kernel' (rbf_kernel/top.cpp:37).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'rbf_kernel' (rbf_kernel/top.cpp:54).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 112.188 ; gain = 55.117
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 116.809 ; gain = 59.738
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (rbf_kernel/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (rbf_kernel/top.cpp:7).
INFO: [XFORM 203-102] Automatically partitioning small array 'temp_buf' (rbf_kernel/top.cpp:25) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'temp2_buf' (rbf_kernel/top.cpp:26) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'temp_buf' (rbf_kernel/top.cpp:25) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'temp2_buf' (rbf_kernel/top.cpp:26) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (rbf_kernel/top.cpp:36:68) to (rbf_kernel/top.cpp:36:37) in function 'rbf_kernel'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (rbf_kernel/top.cpp:42:68) to (rbf_kernel/top.cpp:42:37) in function 'rbf_kernel'... converting 7 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 144.109 ; gain = 87.039
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 145.129 ; gain = 88.059
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rbf_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rbf_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 13.379 seconds; current allocated memory: 93.458 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.123 seconds; current allocated memory: 93.976 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rbf_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'rbf_kernel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'rbf_kernel_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'rbf_kernel_faddfsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'rbf_kernel_fmul_32ns_32ns_32_4_max_dsp_1' to 'rbf_kernel_fmul_3cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'rbf_kernel_fexp_32ns_32ns_32_9_full_dsp_1' to 'rbf_kernel_fexp_3dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'rbf_kernel_mux_42_32_1_1' to 'rbf_kernel_mux_42eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'rbf_kernel_faddfsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'rbf_kernel_fexp_3dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'rbf_kernel_fmul_3cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'rbf_kernel_mux_42eOg': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rbf_kernel'.
INFO: [HLS 200-111]  Elapsed time: 0.282 seconds; current allocated memory: 95.738 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 149.113 ; gain = 92.043
INFO: [SYSC 207-301] Generating SystemC RTL for rbf_kernel.
INFO: [VHDL 208-304] Generating VHDL RTL for rbf_kernel.
INFO: [VLOG 209-307] Generating Verilog RTL for rbf_kernel.
INFO: [HLS 200-112] Total elapsed time: 15.604 seconds; peak allocated memory: 95.738 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'rbf_kernel/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 103.191 ; gain = 45.578
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 103.191 ; gain = 45.578
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'rbf_kernel' (rbf_kernel/top.cpp:43).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'rbf_kernel' (rbf_kernel/top.cpp:37).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'rbf_kernel' (rbf_kernel/top.cpp:60).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 111.629 ; gain = 54.016
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 116.949 ; gain = 59.336
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (rbf_kernel/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (rbf_kernel/top.cpp:7).
INFO: [XFORM 203-102] Automatically partitioning small array 'temp_buf' (rbf_kernel/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'temp2_buf' (rbf_kernel/top.cpp:25) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'temp_buf' (rbf_kernel/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'temp2_buf' (rbf_kernel/top.cpp:25) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (rbf_kernel/top.cpp:36:68) to (rbf_kernel/top.cpp:36:37) in function 'rbf_kernel'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (rbf_kernel/top.cpp:42:68) to (rbf_kernel/top.cpp:42:37) in function 'rbf_kernel'... converting 7 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 144.461 ; gain = 86.848
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 144.461 ; gain = 86.848
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rbf_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rbf_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 15.523 seconds; current allocated memory: 93.657 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.225 seconds; current allocated memory: 94.196 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rbf_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'rbf_kernel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'rbf_kernel_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'rbf_kernel_faddfsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'rbf_kernel_fmul_32ns_32ns_32_4_max_dsp_1' to 'rbf_kernel_fmul_3cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'rbf_kernel_fexp_32ns_32ns_32_9_full_dsp_1' to 'rbf_kernel_fexp_3dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'rbf_kernel_mux_42_32_1_1' to 'rbf_kernel_mux_42eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'rbf_kernel_faddfsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'rbf_kernel_fexp_3dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'rbf_kernel_fmul_3cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'rbf_kernel_mux_42eOg': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rbf_kernel'.
INFO: [HLS 200-111]  Elapsed time: 0.885 seconds; current allocated memory: 96.010 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:20 . Memory (MB): peak = 149.668 ; gain = 92.055
INFO: [SYSC 207-301] Generating SystemC RTL for rbf_kernel.
INFO: [VHDL 208-304] Generating VHDL RTL for rbf_kernel.
INFO: [VLOG 209-307] Generating Verilog RTL for rbf_kernel.
INFO: [HLS 200-112] Total elapsed time: 19.991 seconds; peak allocated memory: 96.010 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'rbf_kernel/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 103.266 ; gain = 46.234
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 103.266 ; gain = 46.234
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'rbf_kernel' (rbf_kernel/top.cpp:43).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'rbf_kernel' (rbf_kernel/top.cpp:37).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'rbf_kernel' (rbf_kernel/top.cpp:60).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 112.594 ; gain = 55.563
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 116.813 ; gain = 59.781
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (rbf_kernel/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (rbf_kernel/top.cpp:7).
INFO: [XFORM 203-102] Automatically partitioning small array 'temp_buf' (rbf_kernel/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'temp2_buf' (rbf_kernel/top.cpp:25) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'temp_buf' (rbf_kernel/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'temp2_buf' (rbf_kernel/top.cpp:25) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (rbf_kernel/top.cpp:36:68) to (rbf_kernel/top.cpp:36:37) in function 'rbf_kernel'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (rbf_kernel/top.cpp:42:68) to (rbf_kernel/top.cpp:42:37) in function 'rbf_kernel'... converting 7 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 143.945 ; gain = 86.914
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 144.461 ; gain = 87.430
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rbf_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rbf_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 15.125 seconds; current allocated memory: 93.649 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.264 seconds; current allocated memory: 94.207 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rbf_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'rbf_kernel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'rbf_kernel_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'rbf_kernel_faddfsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'rbf_kernel_fmul_32ns_32ns_32_4_max_dsp_1' to 'rbf_kernel_fmul_3cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'rbf_kernel_fexp_32ns_32ns_32_9_full_dsp_1' to 'rbf_kernel_fexp_3dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'rbf_kernel_mux_42_32_1_1' to 'rbf_kernel_mux_42eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'rbf_kernel_faddfsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'rbf_kernel_fexp_3dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'rbf_kernel_fmul_3cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'rbf_kernel_mux_42eOg': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rbf_kernel'.
INFO: [HLS 200-111]  Elapsed time: 0.498 seconds; current allocated memory: 96.040 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:20 . Memory (MB): peak = 149.602 ; gain = 92.570
INFO: [SYSC 207-301] Generating SystemC RTL for rbf_kernel.
INFO: [VHDL 208-304] Generating VHDL RTL for rbf_kernel.
INFO: [VLOG 209-307] Generating Verilog RTL for rbf_kernel.
INFO: [HLS 200-112] Total elapsed time: 19.729 seconds; peak allocated memory: 96.040 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'rbf_kernel/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 103.238 ; gain = 46.188
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 103.238 ; gain = 46.188
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'rbf_kernel' (rbf_kernel/top.cpp:43).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'rbf_kernel' (rbf_kernel/top.cpp:37).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'rbf_kernel' (rbf_kernel/top.cpp:60).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 112.191 ; gain = 55.141
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 116.844 ; gain = 59.793
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (rbf_kernel/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (rbf_kernel/top.cpp:7).
INFO: [XFORM 203-102] Automatically partitioning small array 'temp_buf' (rbf_kernel/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'temp2_buf' (rbf_kernel/top.cpp:25) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'temp_buf' (rbf_kernel/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'temp2_buf' (rbf_kernel/top.cpp:25) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (rbf_kernel/top.cpp:36:68) to (rbf_kernel/top.cpp:36:37) in function 'rbf_kernel'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (rbf_kernel/top.cpp:42:68) to (rbf_kernel/top.cpp:42:37) in function 'rbf_kernel'... converting 7 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 144.082 ; gain = 87.031
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 144.582 ; gain = 87.531
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rbf_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rbf_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 12.307 seconds; current allocated memory: 92.985 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.114 seconds; current allocated memory: 93.260 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rbf_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'rbf_kernel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port CONTROL_BUS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'rbf_kernel'.
INFO: [HLS 200-111]  Elapsed time: 0.225 seconds; current allocated memory: 94.659 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 146.234 ; gain = 89.184
INFO: [SYSC 207-301] Generating SystemC RTL for rbf_kernel.
INFO: [VHDL 208-304] Generating VHDL RTL for rbf_kernel.
INFO: [VLOG 209-307] Generating Verilog RTL for rbf_kernel.
INFO: [HLS 200-112] Total elapsed time: 13.955 seconds; peak allocated memory: 94.659 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'rbf_kernel/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 103.277 ; gain = 45.949
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 103.277 ; gain = 45.949
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'rbf_kernel' (rbf_kernel/top.cpp:43).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'rbf_kernel' (rbf_kernel/top.cpp:37).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'rbf_kernel' (rbf_kernel/top.cpp:60).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 111.703 ; gain = 54.375
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 117.125 ; gain = 59.797
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (rbf_kernel/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (rbf_kernel/top.cpp:7).
INFO: [XFORM 203-102] Automatically partitioning small array 'temp_buf' (rbf_kernel/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'temp2_buf' (rbf_kernel/top.cpp:25) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'temp_buf' (rbf_kernel/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'temp2_buf' (rbf_kernel/top.cpp:25) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (rbf_kernel/top.cpp:36:68) to (rbf_kernel/top.cpp:36:37) in function 'rbf_kernel'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (rbf_kernel/top.cpp:42:68) to (rbf_kernel/top.cpp:42:37) in function 'rbf_kernel'... converting 7 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 143.520 ; gain = 86.191
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 144.438 ; gain = 87.109
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rbf_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rbf_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 12.782 seconds; current allocated memory: 93.072 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.117 seconds; current allocated memory: 93.440 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rbf_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'rbf_kernel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port CONTROL_BUS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'rbf_kernel'.
INFO: [HLS 200-111]  Elapsed time: 0.241 seconds; current allocated memory: 94.868 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 147.191 ; gain = 89.863
INFO: [SYSC 207-301] Generating SystemC RTL for rbf_kernel.
INFO: [VHDL 208-304] Generating VHDL RTL for rbf_kernel.
INFO: [VLOG 209-307] Generating Verilog RTL for rbf_kernel.
INFO: [HLS 200-112] Total elapsed time: 14.473 seconds; peak allocated memory: 94.868 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'rbf_kernel/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 103.348 ; gain = 45.605
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 103.348 ; gain = 45.605
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'rbf_kernel' (rbf_kernel/top.cpp:43).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'rbf_kernel' (rbf_kernel/top.cpp:37).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'rbf_kernel' (rbf_kernel/top.cpp:60).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 112.070 ; gain = 54.328
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 116.973 ; gain = 59.230
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (rbf_kernel/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (rbf_kernel/top.cpp:7).
INFO: [XFORM 203-102] Automatically partitioning small array 'temp_buf' (rbf_kernel/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'temp2_buf' (rbf_kernel/top.cpp:25) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'temp_buf' (rbf_kernel/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'temp2_buf' (rbf_kernel/top.cpp:25) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (rbf_kernel/top.cpp:36:68) to (rbf_kernel/top.cpp:36:37) in function 'rbf_kernel'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (rbf_kernel/top.cpp:42:68) to (rbf_kernel/top.cpp:42:37) in function 'rbf_kernel'... converting 7 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 144.574 ; gain = 86.832
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 144.836 ; gain = 87.094
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rbf_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rbf_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 12.305 seconds; current allocated memory: 93.648 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.187 seconds; current allocated memory: 94.206 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rbf_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'rbf_kernel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'rbf_kernel_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'rbf_kernel_faddfsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'rbf_kernel_fmul_32ns_32ns_32_4_max_dsp_1' to 'rbf_kernel_fmul_3cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'rbf_kernel_fexp_32ns_32ns_32_9_full_dsp_1' to 'rbf_kernel_fexp_3dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'rbf_kernel_mux_42_32_1_1' to 'rbf_kernel_mux_42eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'rbf_kernel_faddfsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'rbf_kernel_fexp_3dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'rbf_kernel_fmul_3cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'rbf_kernel_mux_42eOg': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rbf_kernel'.
INFO: [HLS 200-111]  Elapsed time: 0.354 seconds; current allocated memory: 96.040 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 150.148 ; gain = 92.406
INFO: [SYSC 207-301] Generating SystemC RTL for rbf_kernel.
INFO: [VHDL 208-304] Generating VHDL RTL for rbf_kernel.
INFO: [VLOG 209-307] Generating Verilog RTL for rbf_kernel.
INFO: [HLS 200-112] Total elapsed time: 14.76 seconds; peak allocated memory: 96.040 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'rbf_kernel/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:28 . Memory (MB): peak = 103.258 ; gain = 45.953
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:28 . Memory (MB): peak = 103.258 ; gain = 45.953
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'rbf_kernel' (rbf_kernel/top.cpp:43).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'rbf_kernel' (rbf_kernel/top.cpp:37).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'rbf_kernel' (rbf_kernel/top.cpp:60).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:29 . Memory (MB): peak = 112.063 ; gain = 54.758
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:30 . Memory (MB): peak = 116.852 ; gain = 59.547
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (rbf_kernel/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (rbf_kernel/top.cpp:7).
INFO: [XFORM 203-102] Automatically partitioning small array 'temp_buf' (rbf_kernel/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'temp2_buf' (rbf_kernel/top.cpp:25) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'temp_buf' (rbf_kernel/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'temp2_buf' (rbf_kernel/top.cpp:25) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (rbf_kernel/top.cpp:36:68) to (rbf_kernel/top.cpp:36:37) in function 'rbf_kernel'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (rbf_kernel/top.cpp:42:68) to (rbf_kernel/top.cpp:42:37) in function 'rbf_kernel'... converting 7 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:30 . Memory (MB): peak = 143.305 ; gain = 86.000
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:31 . Memory (MB): peak = 144.590 ; gain = 87.285
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rbf_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rbf_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 31.05 seconds; current allocated memory: 93.663 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 94.205 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rbf_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'rbf_kernel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'rbf_kernel_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'rbf_kernel_faddfsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'rbf_kernel_fmul_32ns_32ns_32_4_max_dsp_1' to 'rbf_kernel_fmul_3cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'rbf_kernel_fexp_32ns_32ns_32_9_full_dsp_1' to 'rbf_kernel_fexp_3dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'rbf_kernel_mux_42_32_1_1' to 'rbf_kernel_mux_42eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'rbf_kernel_faddfsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'rbf_kernel_fexp_3dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'rbf_kernel_fmul_3cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'rbf_kernel_mux_42eOg': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rbf_kernel'.
INFO: [HLS 200-111]  Elapsed time: 0.711 seconds; current allocated memory: 96.038 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:36 . Memory (MB): peak = 149.738 ; gain = 92.434
INFO: [SYSC 207-301] Generating SystemC RTL for rbf_kernel.
INFO: [VHDL 208-304] Generating VHDL RTL for rbf_kernel.
INFO: [VLOG 209-307] Generating Verilog RTL for rbf_kernel.
INFO: [HLS 200-112] Total elapsed time: 36.236 seconds; peak allocated memory: 96.038 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'rbf_kernel/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 103.211 ; gain = 45.320
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 103.211 ; gain = 45.320
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'rbf_kernel' (rbf_kernel/top.cpp:43).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'rbf_kernel' (rbf_kernel/top.cpp:37).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'rbf_kernel' (rbf_kernel/top.cpp:60).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 112.309 ; gain = 54.418
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 116.527 ; gain = 58.637
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (rbf_kernel/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (rbf_kernel/top.cpp:7).
INFO: [XFORM 203-102] Automatically partitioning small array 'temp_buf' (rbf_kernel/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'temp2_buf' (rbf_kernel/top.cpp:25) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'temp_buf' (rbf_kernel/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'temp2_buf' (rbf_kernel/top.cpp:25) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (rbf_kernel/top.cpp:36:68) to (rbf_kernel/top.cpp:36:37) in function 'rbf_kernel'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (rbf_kernel/top.cpp:42:68) to (rbf_kernel/top.cpp:42:37) in function 'rbf_kernel'... converting 7 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 144.141 ; gain = 86.250
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 144.637 ; gain = 86.746
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rbf_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rbf_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.343 seconds; current allocated memory: 93.664 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.196 seconds; current allocated memory: 94.206 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rbf_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'rbf_kernel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'rbf_kernel_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'rbf_kernel_faddfsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'rbf_kernel_fmul_32ns_32ns_32_4_max_dsp_1' to 'rbf_kernel_fmul_3cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'rbf_kernel_fexp_32ns_32ns_32_9_full_dsp_1' to 'rbf_kernel_fexp_3dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'rbf_kernel_mux_42_32_1_1' to 'rbf_kernel_mux_42eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'rbf_kernel_faddfsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'rbf_kernel_fexp_3dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'rbf_kernel_fmul_3cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'rbf_kernel_mux_42eOg': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rbf_kernel'.
INFO: [HLS 200-111]  Elapsed time: 0.333 seconds; current allocated memory: 96.040 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 150.082 ; gain = 92.191
INFO: [SYSC 207-301] Generating SystemC RTL for rbf_kernel.
INFO: [VHDL 208-304] Generating VHDL RTL for rbf_kernel.
INFO: [VLOG 209-307] Generating Verilog RTL for rbf_kernel.
INFO: [HLS 200-112] Total elapsed time: 13.694 seconds; peak allocated memory: 96.040 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'rbf_kernel/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 103.313 ; gain = 46.418
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 103.313 ; gain = 46.418
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'rbf_kernel' (rbf_kernel/top.cpp:43).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'rbf_kernel' (rbf_kernel/top.cpp:37).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'rbf_kernel' (rbf_kernel/top.cpp:60).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 112.453 ; gain = 55.559
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 117.188 ; gain = 60.293
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (rbf_kernel/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (rbf_kernel/top.cpp:7).
WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (rbf_kernel/top.cpp:57) in function 'rbf_kernel'.
INFO: [XFORM 203-502] Unrolling small iteration loop 'LOOP_6' (rbf_kernel/top.cpp:56) in function 'rbf_kernel' automatically.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_6' (rbf_kernel/top.cpp:56) in function 'rbf_kernel' completely.
INFO: [XFORM 203-102] Automatically partitioning small array 'temp_buf' (rbf_kernel/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'temp2_buf' (rbf_kernel/top.cpp:25) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'temp_buf' (rbf_kernel/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'temp2_buf' (rbf_kernel/top.cpp:25) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (rbf_kernel/top.cpp:36:68) to (rbf_kernel/top.cpp:36:37) in function 'rbf_kernel'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (rbf_kernel/top.cpp:42:68) to (rbf_kernel/top.cpp:42:37) in function 'rbf_kernel'... converting 7 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 144.289 ; gain = 87.395
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 144.816 ; gain = 87.922
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rbf_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rbf_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.224 seconds; current allocated memory: 93.396 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.134 seconds; current allocated memory: 93.910 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rbf_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'rbf_kernel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'rbf_kernel_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'rbf_kernel_faddfsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'rbf_kernel_fmul_32ns_32ns_32_4_max_dsp_1' to 'rbf_kernel_fmul_3cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'rbf_kernel_fexp_32ns_32ns_32_9_full_dsp_1' to 'rbf_kernel_fexp_3dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'rbf_kernel_mux_42_32_1_1' to 'rbf_kernel_mux_42eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'rbf_kernel_faddfsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'rbf_kernel_fexp_3dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'rbf_kernel_fmul_3cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'rbf_kernel_mux_42eOg': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rbf_kernel'.
INFO: [HLS 200-111]  Elapsed time: 0.291 seconds; current allocated memory: 95.657 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 149.254 ; gain = 92.359
INFO: [SYSC 207-301] Generating SystemC RTL for rbf_kernel.
INFO: [VHDL 208-304] Generating VHDL RTL for rbf_kernel.
INFO: [VLOG 209-307] Generating Verilog RTL for rbf_kernel.
INFO: [HLS 200-112] Total elapsed time: 13.262 seconds; peak allocated memory: 95.657 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'rbf_kernel/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 103.230 ; gain = 45.633
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 103.230 ; gain = 45.633
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'rbf_kernel' (rbf_kernel/top.cpp:43).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'rbf_kernel' (rbf_kernel/top.cpp:37).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'rbf_kernel' (rbf_kernel/top.cpp:60).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 112.168 ; gain = 54.570
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 117.016 ; gain = 59.418
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (rbf_kernel/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (rbf_kernel/top.cpp:7).
WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (rbf_kernel/top.cpp:57) in function 'rbf_kernel'.
INFO: [XFORM 203-502] Unrolling small iteration loop 'LOOP_6' (rbf_kernel/top.cpp:56) in function 'rbf_kernel' automatically.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_6' (rbf_kernel/top.cpp:56) in function 'rbf_kernel' completely.
INFO: [XFORM 203-102] Automatically partitioning small array 'temp_buf' (rbf_kernel/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'temp2_buf' (rbf_kernel/top.cpp:25) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'temp_buf' (rbf_kernel/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'temp2_buf' (rbf_kernel/top.cpp:25) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (rbf_kernel/top.cpp:36:68) to (rbf_kernel/top.cpp:36:37) in function 'rbf_kernel'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (rbf_kernel/top.cpp:42:68) to (rbf_kernel/top.cpp:42:37) in function 'rbf_kernel'... converting 7 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 143.332 ; gain = 85.734
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 144.500 ; gain = 86.902
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rbf_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rbf_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.209 seconds; current allocated memory: 93.396 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.113 seconds; current allocated memory: 93.910 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rbf_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'rbf_kernel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'rbf_kernel_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'rbf_kernel_faddfsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'rbf_kernel_fmul_32ns_32ns_32_4_max_dsp_1' to 'rbf_kernel_fmul_3cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'rbf_kernel_fexp_32ns_32ns_32_9_full_dsp_1' to 'rbf_kernel_fexp_3dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'rbf_kernel_mux_42_32_1_1' to 'rbf_kernel_mux_42eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'rbf_kernel_faddfsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'rbf_kernel_fexp_3dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'rbf_kernel_fmul_3cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'rbf_kernel_mux_42eOg': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rbf_kernel'.
INFO: [HLS 200-111]  Elapsed time: 0.282 seconds; current allocated memory: 95.657 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 149.227 ; gain = 91.629
INFO: [SYSC 207-301] Generating SystemC RTL for rbf_kernel.
INFO: [VHDL 208-304] Generating VHDL RTL for rbf_kernel.
INFO: [VLOG 209-307] Generating Verilog RTL for rbf_kernel.
INFO: [HLS 200-112] Total elapsed time: 13.239 seconds; peak allocated memory: 95.657 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'rbf_kernel/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 103.359 ; gain = 45.836
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 103.359 ; gain = 45.836
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'rbf_kernel' (rbf_kernel/top.cpp:43).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'rbf_kernel' (rbf_kernel/top.cpp:37).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'rbf_kernel' (rbf_kernel/top.cpp:60).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 112.223 ; gain = 54.699
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 116.867 ; gain = 59.344
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (rbf_kernel/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (rbf_kernel/top.cpp:7).
INFO: [XFORM 203-102] Automatically partitioning small array 'temp_buf' (rbf_kernel/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'temp2_buf' (rbf_kernel/top.cpp:25) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'temp_buf' (rbf_kernel/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'temp2_buf' (rbf_kernel/top.cpp:25) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (rbf_kernel/top.cpp:36:68) to (rbf_kernel/top.cpp:36:37) in function 'rbf_kernel'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (rbf_kernel/top.cpp:42:68) to (rbf_kernel/top.cpp:42:37) in function 'rbf_kernel'... converting 7 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 144.383 ; gain = 86.859
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 144.906 ; gain = 87.383
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rbf_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rbf_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.285 seconds; current allocated memory: 93.049 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.103 seconds; current allocated memory: 93.414 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rbf_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'rbf_kernel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port CONTROL_BUS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'rbf_kernel'.
INFO: [HLS 200-111]  Elapsed time: 0.204 seconds; current allocated memory: 94.835 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 146.707 ; gain = 89.184
INFO: [SYSC 207-301] Generating SystemC RTL for rbf_kernel.
INFO: [VHDL 208-304] Generating VHDL RTL for rbf_kernel.
INFO: [VLOG 209-307] Generating Verilog RTL for rbf_kernel.
INFO: [HLS 200-112] Total elapsed time: 12.757 seconds; peak allocated memory: 94.835 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'rbf_kernel/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 103.215 ; gain = 46.145
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 103.215 ; gain = 46.145
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'rbf_kernel' (rbf_kernel/top.cpp:43).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'rbf_kernel' (rbf_kernel/top.cpp:37).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'rbf_kernel' (rbf_kernel/top.cpp:60).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 111.586 ; gain = 54.516
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 116.684 ; gain = 59.613
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (rbf_kernel/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (rbf_kernel/top.cpp:7).
INFO: [XFORM 203-102] Automatically partitioning small array 'temp_buf' (rbf_kernel/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'temp2_buf' (rbf_kernel/top.cpp:25) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'temp_buf' (rbf_kernel/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'temp2_buf' (rbf_kernel/top.cpp:25) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (rbf_kernel/top.cpp:36:68) to (rbf_kernel/top.cpp:36:37) in function 'rbf_kernel'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (rbf_kernel/top.cpp:42:68) to (rbf_kernel/top.cpp:42:37) in function 'rbf_kernel'... converting 7 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 144.273 ; gain = 87.203
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 144.535 ; gain = 87.465
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rbf_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rbf_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.406 seconds; current allocated memory: 93.057 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.101 seconds; current allocated memory: 93.424 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rbf_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'rbf_kernel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port CONTROL_BUS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'rbf_kernel'.
INFO: [HLS 200-111]  Elapsed time: 0.205 seconds; current allocated memory: 94.852 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 146.547 ; gain = 89.477
INFO: [SYSC 207-301] Generating SystemC RTL for rbf_kernel.
INFO: [VHDL 208-304] Generating VHDL RTL for rbf_kernel.
INFO: [VLOG 209-307] Generating Verilog RTL for rbf_kernel.
INFO: [HLS 200-112] Total elapsed time: 12.982 seconds; peak allocated memory: 94.852 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'rbf_kernel/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 103.207 ; gain = 46.043
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 103.207 ; gain = 46.043
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'rbf_kernel' (rbf_kernel/top.cpp:43).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'rbf_kernel' (rbf_kernel/top.cpp:37).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'rbf_kernel' (rbf_kernel/top.cpp:60).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 112.426 ; gain = 55.262
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 117.184 ; gain = 60.020
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (rbf_kernel/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (rbf_kernel/top.cpp:7).
INFO: [XFORM 203-102] Automatically partitioning small array 'temp_buf' (rbf_kernel/top.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'temp2_buf' (rbf_kernel/top.cpp:25) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'temp_buf' (rbf_kernel/top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'temp2_buf' (rbf_kernel/top.cpp:25) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (rbf_kernel/top.cpp:36:68) to (rbf_kernel/top.cpp:36:37) in function 'rbf_kernel'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (rbf_kernel/top.cpp:42:68) to (rbf_kernel/top.cpp:42:37) in function 'rbf_kernel'... converting 7 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 144.242 ; gain = 87.078
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 144.766 ; gain = 87.602
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rbf_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rbf_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.312 seconds; current allocated memory: 93.057 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.101 seconds; current allocated memory: 93.424 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rbf_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'rbf_kernel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port CONTROL_BUS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'rbf_kernel'.
INFO: [HLS 200-111]  Elapsed time: 0.203 seconds; current allocated memory: 94.852 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 147.555 ; gain = 90.391
INFO: [SYSC 207-301] Generating SystemC RTL for rbf_kernel.
INFO: [VHDL 208-304] Generating VHDL RTL for rbf_kernel.
INFO: [VLOG 209-307] Generating Verilog RTL for rbf_kernel.
INFO: [HLS 200-112] Total elapsed time: 12.758 seconds; peak allocated memory: 94.852 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'rbf_kernel/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 102.895 ; gain = 45.793
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 102.895 ; gain = 45.793
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'rbf_kernel' (rbf_kernel/top.cpp:42).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'rbf_kernel' (rbf_kernel/top.cpp:39).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'rbf_kernel' (rbf_kernel/top.cpp:59).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 112.285 ; gain = 55.184
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 116.898 ; gain = 59.797
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (rbf_kernel/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream2.data.V' (rbf_kernel/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream1.data.V' (rbf_kernel/top.cpp:7).
INFO: [XFORM 203-102] Automatically partitioning small array 'temp_buf' (rbf_kernel/top.cpp:25) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'temp2_buf' (rbf_kernel/top.cpp:26) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'temp_buf' (rbf_kernel/top.cpp:25) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'temp2_buf' (rbf_kernel/top.cpp:26) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (rbf_kernel/top.cpp:38:64) to (rbf_kernel/top.cpp:38:33) in function 'rbf_kernel'... converting 13 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 144.387 ; gain = 87.285
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 145.402 ; gain = 88.301
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rbf_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rbf_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.258 seconds; current allocated memory: 93.125 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.099 seconds; current allocated memory: 93.445 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rbf_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'rbf_kernel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port CONTROL_BUS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'rbf_kernel'.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 95.328 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 147.922 ; gain = 90.820
INFO: [SYSC 207-301] Generating SystemC RTL for rbf_kernel.
INFO: [VHDL 208-304] Generating VHDL RTL for rbf_kernel.
INFO: [VLOG 209-307] Generating Verilog RTL for rbf_kernel.
INFO: [HLS 200-112] Total elapsed time: 12.793 seconds; peak allocated memory: 95.328 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'rbf_kernel/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 103.367 ; gain = 46.461
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 103.367 ; gain = 46.461
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'rbf_kernel' (rbf_kernel/top.cpp:42).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'rbf_kernel' (rbf_kernel/top.cpp:39).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'rbf_kernel' (rbf_kernel/top.cpp:59).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 112.035 ; gain = 55.129
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 116.949 ; gain = 60.043
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (rbf_kernel/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream2.data.V' (rbf_kernel/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream1.data.V' (rbf_kernel/top.cpp:7).
WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (rbf_kernel/top.cpp:56) in function 'rbf_kernel'.
INFO: [XFORM 203-502] Unrolling small iteration loop 'LOOP_6' (rbf_kernel/top.cpp:55) in function 'rbf_kernel' automatically.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_6' (rbf_kernel/top.cpp:55) in function 'rbf_kernel' completely.
INFO: [XFORM 203-102] Automatically partitioning small array 'temp_buf' (rbf_kernel/top.cpp:25) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'temp2_buf' (rbf_kernel/top.cpp:26) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'temp_buf' (rbf_kernel/top.cpp:25) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'temp2_buf' (rbf_kernel/top.cpp:26) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (rbf_kernel/top.cpp:38:64) to (rbf_kernel/top.cpp:38:33) in function 'rbf_kernel'... converting 13 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 144.191 ; gain = 87.285
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 144.453 ; gain = 87.547
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rbf_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rbf_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.202 seconds; current allocated memory: 93.448 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.107 seconds; current allocated memory: 93.935 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rbf_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'rbf_kernel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'rbf_kernel_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'rbf_kernel_faddfsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'rbf_kernel_fmul_32ns_32ns_32_4_max_dsp_1' to 'rbf_kernel_fmul_3cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'rbf_kernel_fexp_32ns_32ns_32_9_full_dsp_1' to 'rbf_kernel_fexp_3dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'rbf_kernel_mux_42_32_1_1' to 'rbf_kernel_mux_42eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'rbf_kernel_faddfsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'rbf_kernel_fexp_3dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'rbf_kernel_fmul_3cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'rbf_kernel_mux_42eOg': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rbf_kernel'.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 96.017 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 149.316 ; gain = 92.410
INFO: [SYSC 207-301] Generating SystemC RTL for rbf_kernel.
INFO: [VHDL 208-304] Generating VHDL RTL for rbf_kernel.
INFO: [VLOG 209-307] Generating Verilog RTL for rbf_kernel.
INFO: [HLS 200-112] Total elapsed time: 13.332 seconds; peak allocated memory: 96.017 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'rbf_kernel/top.cpp' ... 
WARNING: [HLS 200-40] In file included from rbf_kernel/top.cpp:1:
rbf_kernel/top.cpp:43:2: error: redefinition of label 'LOOP_1'
 LOOP_1: for (int i = 0; i < 4; i+=(sizeof(axi_T)/sizeof(T))) {
 ^
rbf_kernel/top.cpp:37:2: note: previous definition is here
 LOOP_1: for (int i = 0; i < 4; i+=(sizeof(axi_T)/sizeof(T))) {
 ^
1 error generated.\n
ERROR: [HLS 200-70] Compilation errors found: Pragma processor failed: In file included from rbf_kernel/top.cpp:1:
rbf_kernel/top.cpp:43:2: error: redefinition of label 'LOOP_1'
 LOOP_1: for (int i = 0; i < 4; i+=(sizeof(axi_T)/sizeof(T))) {
 ^
rbf_kernel/top.cpp:37:2: note: previous definition is here
 LOOP_1: for (int i = 0; i < 4; i+=(sizeof(axi_T)/sizeof(T))) {
 ^
1 error generated.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'rbf_kernel/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 103.313 ; gain = 46.387
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 103.313 ; gain = 46.387
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'rbf_kernel' (rbf_kernel/top.cpp:44).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'rbf_kernel' (rbf_kernel/top.cpp:38).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'rbf_kernel' (rbf_kernel/top.cpp:61).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 112.207 ; gain = 55.281
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 116.828 ; gain = 59.902
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (rbf_kernel/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream2.data.V' (rbf_kernel/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream1.data.V' (rbf_kernel/top.cpp:7).
WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (rbf_kernel/top.cpp:58) in function 'rbf_kernel'.
INFO: [XFORM 203-502] Unrolling small iteration loop 'LOOP_6' (rbf_kernel/top.cpp:57) in function 'rbf_kernel' automatically.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_6' (rbf_kernel/top.cpp:57) in function 'rbf_kernel' completely.
INFO: [XFORM 203-102] Automatically partitioning small array 'temp_buf' (rbf_kernel/top.cpp:25) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'temp2_buf' (rbf_kernel/top.cpp:26) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'temp_buf' (rbf_kernel/top.cpp:25) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'temp2_buf' (rbf_kernel/top.cpp:26) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (rbf_kernel/top.cpp:37:64) to (rbf_kernel/top.cpp:37:33) in function 'rbf_kernel'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (rbf_kernel/top.cpp:43:64) to (rbf_kernel/top.cpp:43:33) in function 'rbf_kernel'... converting 7 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 143.699 ; gain = 86.773
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 144.457 ; gain = 87.531
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rbf_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rbf_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.354 seconds; current allocated memory: 93.548 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.114 seconds; current allocated memory: 94.087 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rbf_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'rbf_kernel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'rbf_kernel_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'rbf_kernel_faddfsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'rbf_kernel_fmul_32ns_32ns_32_4_max_dsp_1' to 'rbf_kernel_fmul_3cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'rbf_kernel_fexp_32ns_32ns_32_9_full_dsp_1' to 'rbf_kernel_fexp_3dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'rbf_kernel_mux_42_32_1_1' to 'rbf_kernel_mux_42eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'rbf_kernel_faddfsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'rbf_kernel_fexp_3dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'rbf_kernel_fmul_3cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'rbf_kernel_mux_42eOg': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rbf_kernel'.
INFO: [HLS 200-111]  Elapsed time: 0.306 seconds; current allocated memory: 96.293 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 149.828 ; gain = 92.902
INFO: [SYSC 207-301] Generating SystemC RTL for rbf_kernel.
INFO: [VHDL 208-304] Generating VHDL RTL for rbf_kernel.
INFO: [VLOG 209-307] Generating Verilog RTL for rbf_kernel.
INFO: [HLS 200-112] Total elapsed time: 13.463 seconds; peak allocated memory: 96.293 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'rbf_kernel/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 103.234 ; gain = 45.883
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 103.234 ; gain = 45.883
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'rbf_kernel' (rbf_kernel/top.cpp:46).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'rbf_kernel' (rbf_kernel/top.cpp:39).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'rbf_kernel' (rbf_kernel/top.cpp:63).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 111.777 ; gain = 54.426
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 116.742 ; gain = 59.391
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (rbf_kernel/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream2.data.V' (rbf_kernel/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream1.data.V' (rbf_kernel/top.cpp:7).
INFO: [XFORM 203-502] Unrolling small iteration loop 'LOOP_4' (rbf_kernel/top.cpp:60) in function 'rbf_kernel' automatically.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_4' (rbf_kernel/top.cpp:60) in function 'rbf_kernel' completely.
INFO: [XFORM 203-102] Automatically partitioning small array 'temp_buf' (rbf_kernel/top.cpp:25) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'temp2_buf' (rbf_kernel/top.cpp:26) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'temp_buf' (rbf_kernel/top.cpp:25) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'temp2_buf' (rbf_kernel/top.cpp:26) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (rbf_kernel/top.cpp:37:64) to (rbf_kernel/top.cpp:37:33) in function 'rbf_kernel'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (rbf_kernel/top.cpp:44:64) to (rbf_kernel/top.cpp:44:33) in function 'rbf_kernel'... converting 7 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 144.402 ; gain = 87.051
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 144.898 ; gain = 87.547
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rbf_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rbf_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_3'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum', rbf_kernel/top.cpp:54) and 'fadd' operation ('sum', rbf_kernel/top.cpp:54).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum', rbf_kernel/top.cpp:54) and 'fadd' operation ('sum', rbf_kernel/top.cpp:54).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum', rbf_kernel/top.cpp:54) and 'fadd' operation ('sum', rbf_kernel/top.cpp:54).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum', rbf_kernel/top.cpp:54) and 'fadd' operation ('sum', rbf_kernel/top.cpp:54).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 15.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.871 seconds; current allocated memory: 93.797 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.163 seconds; current allocated memory: 94.356 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rbf_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'rbf_kernel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'rbf_kernel_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'rbf_kernel_faddfsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'rbf_kernel_fmul_32ns_32ns_32_4_max_dsp_1' to 'rbf_kernel_fmul_3cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'rbf_kernel_fexp_32ns_32ns_32_9_full_dsp_1' to 'rbf_kernel_fexp_3dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'rbf_kernel_mux_42_32_1_1' to 'rbf_kernel_mux_42eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'rbf_kernel_faddfsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'rbf_kernel_fexp_3dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'rbf_kernel_fmul_3cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'rbf_kernel_mux_42eOg': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rbf_kernel'.
INFO: [HLS 200-111]  Elapsed time: 0.389 seconds; current allocated memory: 96.697 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 150.516 ; gain = 93.164
INFO: [SYSC 207-301] Generating SystemC RTL for rbf_kernel.
INFO: [VHDL 208-304] Generating VHDL RTL for rbf_kernel.
INFO: [VLOG 209-307] Generating Verilog RTL for rbf_kernel.
INFO: [HLS 200-112] Total elapsed time: 14.256 seconds; peak allocated memory: 96.697 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'rbf_kernel/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 103.285 ; gain = 45.957
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 103.285 ; gain = 45.957
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'rbf_kernel' (rbf_kernel/top.cpp:46).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'rbf_kernel' (rbf_kernel/top.cpp:39).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'rbf_kernel' (rbf_kernel/top.cpp:62).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 111.871 ; gain = 54.543
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 116.934 ; gain = 59.605
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (rbf_kernel/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream2.data.V' (rbf_kernel/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream1.data.V' (rbf_kernel/top.cpp:7).
INFO: [XFORM 203-502] Unrolling small iteration loop 'LOOP_4' (rbf_kernel/top.cpp:59) in function 'rbf_kernel' automatically.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_4' (rbf_kernel/top.cpp:59) in function 'rbf_kernel' completely.
INFO: [XFORM 203-102] Automatically partitioning small array 'temp_buf' (rbf_kernel/top.cpp:25) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'temp2_buf' (rbf_kernel/top.cpp:26) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'temp_buf' (rbf_kernel/top.cpp:25) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'temp2_buf' (rbf_kernel/top.cpp:26) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (rbf_kernel/top.cpp:37:64) to (rbf_kernel/top.cpp:37:33) in function 'rbf_kernel'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (rbf_kernel/top.cpp:44:64) to (rbf_kernel/top.cpp:44:33) in function 'rbf_kernel'... converting 7 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 144.672 ; gain = 87.344
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 144.934 ; gain = 87.605
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rbf_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rbf_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.426 seconds; current allocated memory: 93.733 MB.
INFO: [HLS 200-434] Only 2 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.168 seconds; current allocated memory: 94.301 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rbf_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'rbf_kernel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'rbf_kernel_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'rbf_kernel_faddfsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'rbf_kernel_fmul_32ns_32ns_32_4_max_dsp_1' to 'rbf_kernel_fmul_3cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'rbf_kernel_fexp_32ns_32ns_32_9_full_dsp_1' to 'rbf_kernel_fexp_3dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'rbf_kernel_mux_42_32_1_1' to 'rbf_kernel_mux_42eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'rbf_kernel_faddfsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'rbf_kernel_fexp_3dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'rbf_kernel_fmul_3cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'rbf_kernel_mux_42eOg': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rbf_kernel'.
INFO: [HLS 200-111]  Elapsed time: 0.378 seconds; current allocated memory: 96.594 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 150.711 ; gain = 93.383
INFO: [SYSC 207-301] Generating SystemC RTL for rbf_kernel.
INFO: [VHDL 208-304] Generating VHDL RTL for rbf_kernel.
INFO: [VLOG 209-307] Generating Verilog RTL for rbf_kernel.
INFO: [HLS 200-112] Total elapsed time: 13.714 seconds; peak allocated memory: 96.594 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'rbf_kernel/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 103.184 ; gain = 45.887
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 103.184 ; gain = 45.887
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'rbf_kernel' (rbf_kernel/top.cpp:46).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'rbf_kernel' (rbf_kernel/top.cpp:39).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'rbf_kernel' (rbf_kernel/top.cpp:62).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 111.676 ; gain = 54.379
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 116.816 ; gain = 59.520
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (rbf_kernel/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream2.data.V' (rbf_kernel/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream1.data.V' (rbf_kernel/top.cpp:7).
INFO: [XFORM 203-102] Automatically partitioning small array 'temp_buf' (rbf_kernel/top.cpp:25) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'temp2_buf' (rbf_kernel/top.cpp:26) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'temp_buf' (rbf_kernel/top.cpp:25) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'temp2_buf' (rbf_kernel/top.cpp:26) in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 144.469 ; gain = 87.172
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 144.992 ; gain = 87.695
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rbf_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rbf_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 12.285 seconds; current allocated memory: 94.077 MB.
INFO: [HLS 200-434] Only 2 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.202 seconds; current allocated memory: 94.706 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rbf_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'rbf_kernel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'rbf_kernel_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'rbf_kernel_faddfsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'rbf_kernel_fmul_32ns_32ns_32_4_max_dsp_1' to 'rbf_kernel_fmul_3cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'rbf_kernel_fexp_32ns_32ns_32_9_full_dsp_1' to 'rbf_kernel_fexp_3dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'rbf_kernel_mux_42_32_1_1' to 'rbf_kernel_mux_42eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'rbf_kernel_faddfsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'rbf_kernel_fexp_3dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'rbf_kernel_fmul_3cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'rbf_kernel_mux_42eOg': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rbf_kernel'.
INFO: [HLS 200-111]  Elapsed time: 0.445 seconds; current allocated memory: 97.161 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 151.883 ; gain = 94.586
INFO: [SYSC 207-301] Generating SystemC RTL for rbf_kernel.
INFO: [VHDL 208-304] Generating VHDL RTL for rbf_kernel.
INFO: [VLOG 209-307] Generating Verilog RTL for rbf_kernel.
INFO: [HLS 200-112] Total elapsed time: 14.979 seconds; peak allocated memory: 97.161 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'rbf_kernel/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 103.141 ; gain = 45.836
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 103.141 ; gain = 45.836
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'rbf_kernel' (rbf_kernel/top.cpp:46).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'rbf_kernel' (rbf_kernel/top.cpp:39).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'rbf_kernel' (rbf_kernel/top.cpp:62).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 112.102 ; gain = 54.797
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 116.801 ; gain = 59.496
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (rbf_kernel/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream2.data.V' (rbf_kernel/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream1.data.V' (rbf_kernel/top.cpp:7).
INFO: [XFORM 203-102] Automatically partitioning small array 'temp_buf' (rbf_kernel/top.cpp:25) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'temp2_buf' (rbf_kernel/top.cpp:26) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'temp_buf' (rbf_kernel/top.cpp:25) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'temp2_buf' (rbf_kernel/top.cpp:26) in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 144.078 ; gain = 86.773
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 144.855 ; gain = 87.551
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rbf_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rbf_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.463 seconds; current allocated memory: 93.937 MB.
INFO: [HLS 200-434] Only 2 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.159 seconds; current allocated memory: 94.475 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rbf_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'rbf_kernel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'rbf_kernel_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'rbf_kernel_faddfsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'rbf_kernel_fmul_32ns_32ns_32_4_max_dsp_1' to 'rbf_kernel_fmul_3cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'rbf_kernel_fexp_32ns_32ns_32_9_full_dsp_1' to 'rbf_kernel_fexp_3dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'rbf_kernel_mux_42_32_1_1' to 'rbf_kernel_mux_42eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'rbf_kernel_faddfsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'rbf_kernel_fexp_3dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'rbf_kernel_fmul_3cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'rbf_kernel_mux_42eOg': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rbf_kernel'.
INFO: [HLS 200-111]  Elapsed time: 0.358 seconds; current allocated memory: 96.720 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 150.984 ; gain = 93.680
INFO: [SYSC 207-301] Generating SystemC RTL for rbf_kernel.
INFO: [VHDL 208-304] Generating VHDL RTL for rbf_kernel.
INFO: [VLOG 209-307] Generating Verilog RTL for rbf_kernel.
INFO: [HLS 200-112] Total elapsed time: 13.85 seconds; peak allocated memory: 96.720 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'rbf_kernel/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 103.184 ; gain = 45.645
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 103.184 ; gain = 45.645
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'rbf_kernel' (rbf_kernel/top.cpp:46).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'rbf_kernel' (rbf_kernel/top.cpp:39).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'rbf_kernel' (rbf_kernel/top.cpp:62).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 112.645 ; gain = 55.105
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 117.219 ; gain = 59.680
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (rbf_kernel/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream2.data.V' (rbf_kernel/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream1.data.V' (rbf_kernel/top.cpp:7).
INFO: [XFORM 203-102] Automatically partitioning small array 'temp_buf' (rbf_kernel/top.cpp:25) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'temp2_buf' (rbf_kernel/top.cpp:26) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'temp_buf' (rbf_kernel/top.cpp:25) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'temp2_buf' (rbf_kernel/top.cpp:26) in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 144.402 ; gain = 86.863
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 145.188 ; gain = 87.648
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rbf_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rbf_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.489 seconds; current allocated memory: 93.985 MB.
INFO: [HLS 200-434] Only 2 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.163 seconds; current allocated memory: 94.489 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rbf_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'rbf_kernel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'rbf_kernel_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'rbf_kernel_faddfsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'rbf_kernel_fmul_32ns_32ns_32_4_max_dsp_1' to 'rbf_kernel_fmul_3cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'rbf_kernel_fexp_32ns_32ns_32_9_full_dsp_1' to 'rbf_kernel_fexp_3dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'rbf_kernel_mux_42_32_1_1' to 'rbf_kernel_mux_42eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'rbf_kernel_faddfsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'rbf_kernel_fexp_3dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'rbf_kernel_fmul_3cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'rbf_kernel_mux_42eOg': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rbf_kernel'.
INFO: [HLS 200-111]  Elapsed time: 0.353 seconds; current allocated memory: 96.699 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 150.770 ; gain = 93.230
INFO: [SYSC 207-301] Generating SystemC RTL for rbf_kernel.
INFO: [VHDL 208-304] Generating VHDL RTL for rbf_kernel.
INFO: [VLOG 209-307] Generating Verilog RTL for rbf_kernel.
INFO: [HLS 200-112] Total elapsed time: 13.726 seconds; peak allocated memory: 96.699 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'rbf_kernel/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 103.391 ; gain = 46.027
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 103.391 ; gain = 46.027
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'rbf_kernel' (rbf_kernel/top.cpp:46).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'rbf_kernel' (rbf_kernel/top.cpp:39).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'rbf_kernel' (rbf_kernel/top.cpp:62).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 112.160 ; gain = 54.797
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 116.984 ; gain = 59.621
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (rbf_kernel/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream2.data.V' (rbf_kernel/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream1.data.V' (rbf_kernel/top.cpp:7).
INFO: [XFORM 203-102] Automatically partitioning small array 'temp_buf' (rbf_kernel/top.cpp:25) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'temp2_buf' (rbf_kernel/top.cpp:26) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'temp_buf' (rbf_kernel/top.cpp:25) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'temp2_buf' (rbf_kernel/top.cpp:26) in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 143.598 ; gain = 86.234
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 144.777 ; gain = 87.414
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rbf_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rbf_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.329 seconds; current allocated memory: 93.985 MB.
INFO: [HLS 200-434] Only 2 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.154 seconds; current allocated memory: 94.488 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rbf_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'rbf_kernel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'rbf_kernel_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'rbf_kernel_faddfsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'rbf_kernel_fmul_32ns_32ns_32_4_max_dsp_1' to 'rbf_kernel_fmul_3cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'rbf_kernel_fexp_32ns_32ns_32_9_full_dsp_1' to 'rbf_kernel_fexp_3dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'rbf_kernel_mux_42_32_1_1' to 'rbf_kernel_mux_42eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'rbf_kernel_faddfsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'rbf_kernel_fexp_3dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'rbf_kernel_fmul_3cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'rbf_kernel_mux_42eOg': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rbf_kernel'.
INFO: [HLS 200-111]  Elapsed time: 0.337 seconds; current allocated memory: 96.699 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 150.285 ; gain = 92.922
INFO: [SYSC 207-301] Generating SystemC RTL for rbf_kernel.
INFO: [VHDL 208-304] Generating VHDL RTL for rbf_kernel.
INFO: [VLOG 209-307] Generating Verilog RTL for rbf_kernel.
INFO: [HLS 200-112] Total elapsed time: 13.499 seconds; peak allocated memory: 96.699 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'rbf_kernel/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 103.145 ; gain = 45.484
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 103.145 ; gain = 45.484
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'rbf_kernel' (rbf_kernel/top.cpp:46).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'rbf_kernel' (rbf_kernel/top.cpp:39).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'rbf_kernel' (rbf_kernel/top.cpp:62).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 111.703 ; gain = 54.043
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 116.965 ; gain = 59.305
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (rbf_kernel/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream2.data.V' (rbf_kernel/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream1.data.V' (rbf_kernel/top.cpp:7).
INFO: [XFORM 203-502] Unrolling small iteration loop 'LOOP_4' (rbf_kernel/top.cpp:59) in function 'rbf_kernel' automatically.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_4' (rbf_kernel/top.cpp:59) in function 'rbf_kernel' completely.
INFO: [XFORM 203-102] Automatically partitioning small array 'temp_buf' (rbf_kernel/top.cpp:25) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'temp2_buf' (rbf_kernel/top.cpp:26) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'temp_buf' (rbf_kernel/top.cpp:25) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'temp2_buf' (rbf_kernel/top.cpp:26) in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 143.980 ; gain = 86.320
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 145.020 ; gain = 87.359
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rbf_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rbf_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.45 seconds; current allocated memory: 93.830 MB.
INFO: [HLS 200-434] Only 2 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.157 seconds; current allocated memory: 94.331 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rbf_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'rbf_kernel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'rbf_kernel_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'rbf_kernel_faddfsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'rbf_kernel_fmul_32ns_32ns_32_4_max_dsp_1' to 'rbf_kernel_fmul_3cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'rbf_kernel_fexp_32ns_32ns_32_9_full_dsp_1' to 'rbf_kernel_fexp_3dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'rbf_kernel_mux_42_32_1_1' to 'rbf_kernel_mux_42eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'rbf_kernel_faddfsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'rbf_kernel_fexp_3dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'rbf_kernel_fmul_3cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'rbf_kernel_mux_42eOg': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rbf_kernel'.
INFO: [HLS 200-111]  Elapsed time: 0.344 seconds; current allocated memory: 96.500 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 150.434 ; gain = 92.773
INFO: [SYSC 207-301] Generating SystemC RTL for rbf_kernel.
INFO: [VHDL 208-304] Generating VHDL RTL for rbf_kernel.
INFO: [VLOG 209-307] Generating Verilog RTL for rbf_kernel.
INFO: [HLS 200-112] Total elapsed time: 13.774 seconds; peak allocated memory: 96.500 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'rbf_kernel/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:27 . Memory (MB): peak = 103.227 ; gain = 45.648
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:27 . Memory (MB): peak = 103.227 ; gain = 45.648
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'rbf_kernel' (rbf_kernel/top.cpp:41).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'rbf_kernel' (rbf_kernel/top.cpp:39).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'rbf_kernel' (rbf_kernel/top.cpp:47).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:29 . Memory (MB): peak = 112.219 ; gain = 54.641
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:29 . Memory (MB): peak = 116.918 ; gain = 59.340
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (rbf_kernel/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream2.data.V' (rbf_kernel/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream1.data.V' (rbf_kernel/top.cpp:7).
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:30 . Memory (MB): peak = 144.020 ; gain = 86.441
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:30 . Memory (MB): peak = 145.047 ; gain = 87.469
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rbf_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rbf_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_1'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum', rbf_kernel/top.cpp:44) and 'fadd' operation ('sum', rbf_kernel/top.cpp:44).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum', rbf_kernel/top.cpp:44) and 'fadd' operation ('sum', rbf_kernel/top.cpp:44).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum', rbf_kernel/top.cpp:44) and 'fadd' operation ('sum', rbf_kernel/top.cpp:44).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum', rbf_kernel/top.cpp:44) and 'fadd' operation ('sum', rbf_kernel/top.cpp:44).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 30.763 seconds; current allocated memory: 93.296 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.266 seconds; current allocated memory: 93.620 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rbf_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'rbf_kernel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'rbf_kernel_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'rbf_kernel_faddfsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'rbf_kernel_fmul_32ns_32ns_32_4_max_dsp_1' to 'rbf_kernel_fmul_3cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'rbf_kernel_fexp_32ns_32ns_32_9_full_dsp_1' to 'rbf_kernel_fexp_3dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'rbf_kernel_faddfsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'rbf_kernel_fexp_3dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'rbf_kernel_fmul_3cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rbf_kernel'.
INFO: [HLS 200-111]  Elapsed time: 0.571 seconds; current allocated memory: 95.572 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:35 . Memory (MB): peak = 148.551 ; gain = 90.973
INFO: [SYSC 207-301] Generating SystemC RTL for rbf_kernel.
INFO: [VHDL 208-304] Generating VHDL RTL for rbf_kernel.
INFO: [VLOG 209-307] Generating Verilog RTL for rbf_kernel.
INFO: [HLS 200-112] Total elapsed time: 34.647 seconds; peak allocated memory: 95.572 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'rbf_kernel/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 103.266 ; gain = 46.320
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 103.266 ; gain = 46.320
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'rbf_kernel' (rbf_kernel/top.cpp:41).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'rbf_kernel' (rbf_kernel/top.cpp:39).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'rbf_kernel' (rbf_kernel/top.cpp:50).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 111.988 ; gain = 55.043
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 116.820 ; gain = 59.875
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (rbf_kernel/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream2.data.V' (rbf_kernel/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream1.data.V' (rbf_kernel/top.cpp:7).
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 143.152 ; gain = 86.207
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 144.340 ; gain = 87.395
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rbf_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rbf_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.387 seconds; current allocated memory: 93.603 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.232 seconds; current allocated memory: 93.992 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rbf_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'rbf_kernel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'rbf_kernel_temp2_buf' to 'rbf_kernel_temp2_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'rbf_kernel_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'rbf_kernel_faddfscud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'rbf_kernel_fmul_32ns_32ns_32_4_max_dsp_1' to 'rbf_kernel_fmul_3dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'rbf_kernel_fexp_32ns_32ns_32_9_full_dsp_1' to 'rbf_kernel_fexp_3eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'rbf_kernel_faddfscud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'rbf_kernel_fexp_3eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'rbf_kernel_fmul_3dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rbf_kernel'.
INFO: [HLS 200-111]  Elapsed time: 0.454 seconds; current allocated memory: 96.025 MB.
INFO: [RTMG 210-278] Implementing memory 'rbf_kernel_temp_buf_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 149.035 ; gain = 92.090
INFO: [SYSC 207-301] Generating SystemC RTL for rbf_kernel.
INFO: [VHDL 208-304] Generating VHDL RTL for rbf_kernel.
INFO: [VLOG 209-307] Generating Verilog RTL for rbf_kernel.
INFO: [HLS 200-112] Total elapsed time: 17.105 seconds; peak allocated memory: 96.025 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'rbf_kernel/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 103.059 ; gain = 45.836
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 103.059 ; gain = 45.836
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'rbf_kernel' (rbf_kernel/top.cpp:45).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'rbf_kernel' (rbf_kernel/top.cpp:43).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'rbf_kernel' (rbf_kernel/top.cpp:51).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 112.219 ; gain = 54.996
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 117.102 ; gain = 59.879
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (rbf_kernel/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream2.data.V' (rbf_kernel/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream1.data.V' (rbf_kernel/top.cpp:7).
WARNING: [XFORM 203-105] Ignore complete array partition directive on 'temp_buf' (rbf_kernel/top.cpp:25) in dimension 1: conflict with memory core assignment directive.
.
WARNING: [XFORM 203-104] Completely partitioning array 'temp2_buf' (rbf_kernel/top.cpp:28) accessed through non-constant indices on dimension 1 (rbf_kernel/top.cpp:46:3), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'temp2_buf' (rbf_kernel/top.cpp:28) in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 144.121 ; gain = 86.898
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 144.906 ; gain = 87.684
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rbf_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rbf_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum', rbf_kernel/top.cpp:48) and 'fadd' operation ('sum', rbf_kernel/top.cpp:48).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum', rbf_kernel/top.cpp:48) and 'fadd' operation ('sum', rbf_kernel/top.cpp:48).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum', rbf_kernel/top.cpp:48) and 'fadd' operation ('sum', rbf_kernel/top.cpp:48).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum', rbf_kernel/top.cpp:48) and 'fadd' operation ('sum', rbf_kernel/top.cpp:48).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.277 seconds; current allocated memory: 93.716 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 94.070 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rbf_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'rbf_kernel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'rbf_kernel_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'rbf_kernel_faddfsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'rbf_kernel_fmul_32ns_32ns_32_4_max_dsp_1' to 'rbf_kernel_fmul_3cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'rbf_kernel_fexp_32ns_32ns_32_9_full_dsp_1' to 'rbf_kernel_fexp_3dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'rbf_kernel_faddfsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'rbf_kernel_fexp_3dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'rbf_kernel_fmul_3cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rbf_kernel'.
INFO: [HLS 200-111]  Elapsed time: 0.459 seconds; current allocated memory: 96.007 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:18 . Memory (MB): peak = 148.742 ; gain = 91.520
INFO: [SYSC 207-301] Generating SystemC RTL for rbf_kernel.
INFO: [VHDL 208-304] Generating VHDL RTL for rbf_kernel.
INFO: [VLOG 209-307] Generating Verilog RTL for rbf_kernel.
INFO: [HLS 200-112] Total elapsed time: 17.719 seconds; peak allocated memory: 96.007 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'rbf_kernel/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 103.316 ; gain = 46.254
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 103.316 ; gain = 46.254
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'rbf_kernel' (rbf_kernel/top.cpp:45).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'rbf_kernel' (rbf_kernel/top.cpp:43).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'rbf_kernel' (rbf_kernel/top.cpp:51).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 112.434 ; gain = 55.371
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 117.105 ; gain = 60.043
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (rbf_kernel/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream2.data.V' (rbf_kernel/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream1.data.V' (rbf_kernel/top.cpp:7).
ERROR: [XFORM 203-103] Cannot partition array 'temp_buf' (rbf_kernel/top.cpp:25): array does not have dimension 2.
ERROR: [HLS 200-70] Pre-synthesis failed.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'rbf_kernel/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 103.113 ; gain = 46.207
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 103.113 ; gain = 46.207
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'rbf_kernel' (rbf_kernel/top.cpp:45).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'rbf_kernel' (rbf_kernel/top.cpp:43).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'rbf_kernel' (rbf_kernel/top.cpp:51).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 112.047 ; gain = 55.141
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 116.992 ; gain = 60.086
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (rbf_kernel/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream2.data.V' (rbf_kernel/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream1.data.V' (rbf_kernel/top.cpp:7).
ERROR: [XFORM 203-103] Cannot partition array 'temp_buf' (rbf_kernel/top.cpp:25): array does not have dimension 4.
ERROR: [HLS 200-70] Pre-synthesis failed.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'rbf_kernel/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 103.203 ; gain = 45.434
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 103.203 ; gain = 45.434
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'rbf_kernel' (rbf_kernel/top.cpp:43).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'rbf_kernel' (rbf_kernel/top.cpp:41).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'rbf_kernel' (rbf_kernel/top.cpp:49).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 112.238 ; gain = 54.469
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 116.508 ; gain = 58.738
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (rbf_kernel/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream2.data.V' (rbf_kernel/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream1.data.V' (rbf_kernel/top.cpp:7).
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 143.680 ; gain = 85.910
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 144.703 ; gain = 86.934
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rbf_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rbf_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum', rbf_kernel/top.cpp:46) and 'fadd' operation ('sum', rbf_kernel/top.cpp:46).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum', rbf_kernel/top.cpp:46) and 'fadd' operation ('sum', rbf_kernel/top.cpp:46).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum', rbf_kernel/top.cpp:46) and 'fadd' operation ('sum', rbf_kernel/top.cpp:46).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum', rbf_kernel/top.cpp:46) and 'fadd' operation ('sum', rbf_kernel/top.cpp:46).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.283 seconds; current allocated memory: 93.296 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.153 seconds; current allocated memory: 93.635 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rbf_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'rbf_kernel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'rbf_kernel_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'rbf_kernel_faddfsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'rbf_kernel_fmul_32ns_32ns_32_4_max_dsp_1' to 'rbf_kernel_fmul_3cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'rbf_kernel_fexp_32ns_32ns_32_9_full_dsp_1' to 'rbf_kernel_fexp_3dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'rbf_kernel_faddfsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'rbf_kernel_fexp_3dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'rbf_kernel_fmul_3cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rbf_kernel'.
INFO: [HLS 200-111]  Elapsed time: 0.561 seconds; current allocated memory: 95.587 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 148.902 ; gain = 91.133
INFO: [SYSC 207-301] Generating SystemC RTL for rbf_kernel.
INFO: [VHDL 208-304] Generating VHDL RTL for rbf_kernel.
INFO: [VLOG 209-307] Generating Verilog RTL for rbf_kernel.
INFO: [HLS 200-112] Total elapsed time: 17.45 seconds; peak allocated memory: 95.587 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'rbf_kernel/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 103.355 ; gain = 45.969
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 103.355 ; gain = 45.969
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'rbf_kernel' (rbf_kernel/top.cpp:41).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'rbf_kernel' (rbf_kernel/top.cpp:39).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'rbf_kernel' (rbf_kernel/top.cpp:47).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 112.328 ; gain = 54.941
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 117.031 ; gain = 59.645
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (rbf_kernel/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream2.data.V' (rbf_kernel/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream1.data.V' (rbf_kernel/top.cpp:7).
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 143.660 ; gain = 86.273
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 144.941 ; gain = 87.555
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rbf_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rbf_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum', rbf_kernel/top.cpp:44) and 'fadd' operation ('sum', rbf_kernel/top.cpp:44).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum', rbf_kernel/top.cpp:44) and 'fadd' operation ('sum', rbf_kernel/top.cpp:44).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum', rbf_kernel/top.cpp:44) and 'fadd' operation ('sum', rbf_kernel/top.cpp:44).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum', rbf_kernel/top.cpp:44) and 'fadd' operation ('sum', rbf_kernel/top.cpp:44).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 13.869 seconds; current allocated memory: 93.291 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.205 seconds; current allocated memory: 93.614 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rbf_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'rbf_kernel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'rbf_kernel_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'rbf_kernel_faddfsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'rbf_kernel_fmul_32ns_32ns_32_4_max_dsp_1' to 'rbf_kernel_fmul_3cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'rbf_kernel_fexp_32ns_32ns_32_9_full_dsp_1' to 'rbf_kernel_fexp_3dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'rbf_kernel_faddfsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'rbf_kernel_fexp_3dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'rbf_kernel_fmul_3cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rbf_kernel'.
INFO: [HLS 200-111]  Elapsed time: 0.707 seconds; current allocated memory: 95.566 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:18 . Memory (MB): peak = 148.082 ; gain = 90.695
INFO: [SYSC 207-301] Generating SystemC RTL for rbf_kernel.
INFO: [VHDL 208-304] Generating VHDL RTL for rbf_kernel.
INFO: [VLOG 209-307] Generating Verilog RTL for rbf_kernel.
INFO: [HLS 200-112] Total elapsed time: 17.71 seconds; peak allocated memory: 95.566 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'rbf_kernel/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 103.207 ; gain = 46.297
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 103.207 ; gain = 46.297
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'rbf_kernel' (rbf_kernel/top.cpp:41).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'rbf_kernel' (rbf_kernel/top.cpp:39).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'rbf_kernel' (rbf_kernel/top.cpp:47).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 112.242 ; gain = 55.332
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 117.160 ; gain = 60.250
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (rbf_kernel/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream2.data.V' (rbf_kernel/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream1.data.V' (rbf_kernel/top.cpp:7).
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 143.156 ; gain = 86.246
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 143.941 ; gain = 87.031
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rbf_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rbf_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 13.977 seconds; current allocated memory: 93.174 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.113 seconds; current allocated memory: 93.486 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rbf_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'rbf_kernel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'rbf_kernel_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'rbf_kernel_faddfsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'rbf_kernel_fmul_32ns_32ns_32_4_max_dsp_1' to 'rbf_kernel_fmul_3cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'rbf_kernel_fexp_32ns_32ns_32_9_full_dsp_1' to 'rbf_kernel_fexp_3dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'rbf_kernel_faddfsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'rbf_kernel_fexp_3dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'rbf_kernel_fmul_3cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rbf_kernel'.
INFO: [HLS 200-111]  Elapsed time: 0.369 seconds; current allocated memory: 95.348 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:18 . Memory (MB): peak = 148.266 ; gain = 91.355
INFO: [SYSC 207-301] Generating SystemC RTL for rbf_kernel.
INFO: [VHDL 208-304] Generating VHDL RTL for rbf_kernel.
INFO: [VLOG 209-307] Generating Verilog RTL for rbf_kernel.
INFO: [HLS 200-112] Total elapsed time: 17.712 seconds; peak allocated memory: 95.348 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'rbf_kernel/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 103.309 ; gain = 46.258
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 103.309 ; gain = 46.258
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'rbf_kernel' (rbf_kernel/top.cpp:43).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'rbf_kernel' (rbf_kernel/top.cpp:41).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'rbf_kernel' (rbf_kernel/top.cpp:49).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 112.320 ; gain = 55.270
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 116.855 ; gain = 59.805
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (rbf_kernel/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream2.data.V' (rbf_kernel/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream1.data.V' (rbf_kernel/top.cpp:7).
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 143.926 ; gain = 86.875
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 144.453 ; gain = 87.402
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rbf_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rbf_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum', rbf_kernel/top.cpp:46) and 'fadd' operation ('sum', rbf_kernel/top.cpp:46).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum', rbf_kernel/top.cpp:46) and 'fadd' operation ('sum', rbf_kernel/top.cpp:46).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum', rbf_kernel/top.cpp:46) and 'fadd' operation ('sum', rbf_kernel/top.cpp:46).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum', rbf_kernel/top.cpp:46) and 'fadd' operation ('sum', rbf_kernel/top.cpp:46).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.124 seconds; current allocated memory: 93.292 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.348 seconds; current allocated memory: 93.630 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rbf_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'rbf_kernel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'rbf_kernel_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'rbf_kernel_faddfsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'rbf_kernel_fmul_32ns_32ns_32_4_max_dsp_1' to 'rbf_kernel_fmul_3cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'rbf_kernel_fexp_32ns_32ns_32_9_full_dsp_1' to 'rbf_kernel_fexp_3dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'rbf_kernel_faddfsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'rbf_kernel_fexp_3dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'rbf_kernel_fmul_3cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rbf_kernel'.
INFO: [HLS 200-111]  Elapsed time: 0.518 seconds; current allocated memory: 95.583 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:18 . Memory (MB): peak = 148.574 ; gain = 91.523
INFO: [SYSC 207-301] Generating SystemC RTL for rbf_kernel.
INFO: [VHDL 208-304] Generating VHDL RTL for rbf_kernel.
INFO: [VLOG 209-307] Generating Verilog RTL for rbf_kernel.
INFO: [HLS 200-112] Total elapsed time: 18.178 seconds; peak allocated memory: 95.583 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'rbf_kernel/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 102.922 ; gain = 45.707
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 102.922 ; gain = 45.707
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'rbf_kernel' (rbf_kernel/top.cpp:42).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'rbf_kernel' (rbf_kernel/top.cpp:40).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'rbf_kernel' (rbf_kernel/top.cpp:48).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 112.414 ; gain = 55.199
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 117.043 ; gain = 59.828
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (rbf_kernel/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream2.data.V' (rbf_kernel/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream1.data.V' (rbf_kernel/top.cpp:7).
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 142.578 ; gain = 85.363
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 144.016 ; gain = 86.801
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rbf_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rbf_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum', rbf_kernel/top.cpp:45) and 'fadd' operation ('sum', rbf_kernel/top.cpp:45).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum', rbf_kernel/top.cpp:45) and 'fadd' operation ('sum', rbf_kernel/top.cpp:45).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum', rbf_kernel/top.cpp:45) and 'fadd' operation ('sum', rbf_kernel/top.cpp:45).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum', rbf_kernel/top.cpp:45) and 'fadd' operation ('sum', rbf_kernel/top.cpp:45).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.257 seconds; current allocated memory: 93.290 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.332 seconds; current allocated memory: 93.614 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rbf_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'rbf_kernel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'rbf_kernel_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'rbf_kernel_faddfsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'rbf_kernel_fmul_32ns_32ns_32_4_max_dsp_1' to 'rbf_kernel_fmul_3cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'rbf_kernel_fexp_32ns_32ns_32_9_full_dsp_1' to 'rbf_kernel_fexp_3dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'rbf_kernel_faddfsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'rbf_kernel_fexp_3dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'rbf_kernel_fmul_3cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rbf_kernel'.
INFO: [HLS 200-111]  Elapsed time: 0.506 seconds; current allocated memory: 95.566 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:18 . Memory (MB): peak = 148.582 ; gain = 91.367
INFO: [SYSC 207-301] Generating SystemC RTL for rbf_kernel.
INFO: [VHDL 208-304] Generating VHDL RTL for rbf_kernel.
INFO: [VLOG 209-307] Generating Verilog RTL for rbf_kernel.
INFO: [HLS 200-112] Total elapsed time: 18.581 seconds; peak allocated memory: 95.566 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'rbf_kernel/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 101.766 ; gain = 46.051
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 101.766 ; gain = 46.051
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'rbf_kernel' (rbf_kernel/top.cpp:42).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'rbf_kernel' (rbf_kernel/top.cpp:40).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'rbf_kernel' (rbf_kernel/top.cpp:48).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 110.625 ; gain = 54.910
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 115.258 ; gain = 59.543
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (rbf_kernel/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream2.data.V' (rbf_kernel/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream1.data.V' (rbf_kernel/top.cpp:7).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (rbf_kernel/top.cpp:37) in function 'rbf_kernel' partially with a factor of 50.
WARNING: [XFORM 203-561] Updating loop upper bound from 16 to 15 for loop 'Loop-0' in function 'rbf_kernel'.
WARNING: [XFORM 203-561] Updating loop lower bound from 16 to 15 for loop 'Loop-0' in function 'rbf_kernel'.
ERROR: [XFORM 203-123] Cannot stream  'in_stream1.data.V': The entries are not accessed in sequential order.
ERROR: [HLS 200-70] Pre-synthesis failed.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'rbf_kernel/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 101.617 ; gain = 45.688
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 101.617 ; gain = 45.688
INFO: [HLS 200-10] Starting code transformations ...
ERROR: [SYNCHK 200-80] Cannot specify overloaded function as top function. Candidates are 'rbf_kernel' (rbf_kernel/top.cpp:51) and 'rbf_kernel' (rbf_kernel/top.cpp:7).
ERROR: [HLS 200-70] Synthesizability check failed.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'rbf_kernel/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 101.773 ; gain = 46.145
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 101.773 ; gain = 46.145
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'rbf_kernel' (rbf_kernel/top.cpp:42).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'rbf_kernel' (rbf_kernel/top.cpp:38).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'rbf_kernel' (rbf_kernel/top.cpp:48).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 110.820 ; gain = 55.191
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'Rbf_kernel' into 'rbf_kernel' (rbf_kernel/top.cpp:47) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 115.852 ; gain = 60.223
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (rbf_kernel/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream2.data.V' (rbf_kernel/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream1.data.V' (rbf_kernel/top.cpp:7).
INFO: [XFORM 203-501] Unrolling loop 'LOOP_12' (rbf_kernel/top.cpp:59) in function 'Rbf_kernel' partially with a factor of 20.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_12' in function 'Rbf_kernel'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_12' in function 'Rbf_kernel'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:14 ; elapsed = 00:00:23 . Memory (MB): peak = 142.340 ; gain = 86.711
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:14 ; elapsed = 00:00:23 . Memory (MB): peak = 146.207 ; gain = 90.578
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rbf_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Rbf_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 23.745 seconds; current allocated memory: 105.221 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.445 seconds; current allocated memory: 106.132 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rbf_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.317 seconds; current allocated memory: 106.369 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.091 seconds; current allocated memory: 106.560 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Rbf_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'rbf_kernel' is changed to 'rbf_kernel_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'rbf_kernel_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'rbf_kernel_faddfsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'rbf_kernel_fmul_32ns_32ns_32_4_max_dsp_1' to 'rbf_kernel_fmul_3cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'rbf_kernel_fexp_32ns_32ns_32_9_full_dsp_1' to 'rbf_kernel_fexp_3dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'rbf_kernel_faddfsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'rbf_kernel_fexp_3dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'rbf_kernel_fmul_3cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Rbf_kernel'.
INFO: [HLS 200-111]  Elapsed time: 0.257 seconds; current allocated memory: 108.236 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rbf_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'rbf_kernel' is changed to 'rbf_kernel_x' due to conflict.
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'rbf_kernel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'rbf_kernel_temp2_buf' to 'rbf_kernel_temp2_eOg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'rbf_kernel'.
INFO: [HLS 200-111]  Elapsed time: 0.739 seconds; current allocated memory: 110.066 MB.
INFO: [RTMG 210-278] Implementing memory 'rbf_kernel_temp_buf_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'rbf_kernel_temp_buf_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:16 ; elapsed = 00:00:27 . Memory (MB): peak = 164.844 ; gain = 109.215
INFO: [SYSC 207-301] Generating SystemC RTL for rbf_kernel.
INFO: [VHDL 208-304] Generating VHDL RTL for rbf_kernel.
INFO: [VLOG 209-307] Generating Verilog RTL for rbf_kernel.
INFO: [HLS 200-112] Total elapsed time: 27.343 seconds; peak allocated memory: 110.066 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'rbf_kernel/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 101.730 ; gain = 45.766
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 101.730 ; gain = 45.766
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'rbf_kernel' (rbf_kernel/top.cpp:42).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'rbf_kernel' (rbf_kernel/top.cpp:38).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'rbf_kernel' (rbf_kernel/top.cpp:48).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 110.539 ; gain = 54.574
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'Rbf_kernel' into 'rbf_kernel' (rbf_kernel/top.cpp:47) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 115.891 ; gain = 59.926
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (rbf_kernel/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream2.data.V' (rbf_kernel/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream1.data.V' (rbf_kernel/top.cpp:7).
INFO: [XFORM 203-501] Unrolling loop 'LOOP_12' (rbf_kernel/top.cpp:59) in function 'Rbf_kernel' partially with a factor of 20.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_12' in function 'Rbf_kernel'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_12' in function 'Rbf_kernel'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:14 ; elapsed = 00:00:23 . Memory (MB): peak = 141.941 ; gain = 85.977
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:14 ; elapsed = 00:00:23 . Memory (MB): peak = 145.520 ; gain = 89.555
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rbf_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Rbf_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 23.687 seconds; current allocated memory: 105.221 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.302 seconds; current allocated memory: 106.132 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rbf_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.316 seconds; current allocated memory: 106.369 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.089 seconds; current allocated memory: 106.560 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Rbf_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'rbf_kernel' is changed to 'rbf_kernel_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'rbf_kernel_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'rbf_kernel_faddfsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'rbf_kernel_fmul_32ns_32ns_32_4_max_dsp_1' to 'rbf_kernel_fmul_3cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'rbf_kernel_fexp_32ns_32ns_32_9_full_dsp_1' to 'rbf_kernel_fexp_3dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'rbf_kernel_faddfsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'rbf_kernel_fexp_3dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'rbf_kernel_fmul_3cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Rbf_kernel'.
INFO: [HLS 200-111]  Elapsed time: 0.238 seconds; current allocated memory: 108.236 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rbf_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'rbf_kernel' is changed to 'rbf_kernel_x' due to conflict.
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'rbf_kernel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'rbf_kernel_temp2_buf' to 'rbf_kernel_temp2_eOg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'rbf_kernel'.
INFO: [HLS 200-111]  Elapsed time: 0.688 seconds; current allocated memory: 110.066 MB.
INFO: [RTMG 210-278] Implementing memory 'rbf_kernel_temp_buf_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'rbf_kernel_temp_buf_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:16 ; elapsed = 00:00:27 . Memory (MB): peak = 164.512 ; gain = 108.547
INFO: [SYSC 207-301] Generating SystemC RTL for rbf_kernel.
INFO: [VHDL 208-304] Generating VHDL RTL for rbf_kernel.
INFO: [VLOG 209-307] Generating Verilog RTL for rbf_kernel.
INFO: [HLS 200-112] Total elapsed time: 26.611 seconds; peak allocated memory: 110.066 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'rbf_kernel/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 101.742 ; gain = 45.992
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 101.742 ; gain = 45.992
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'rbf_kernel' (rbf_kernel/top.cpp:40).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'rbf_kernel' (rbf_kernel/top.cpp:38).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'rbf_kernel' (rbf_kernel/top.cpp:46).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 110.688 ; gain = 54.938
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'Rbf_kernel' into 'rbf_kernel' (rbf_kernel/top.cpp:45) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 115.570 ; gain = 59.820
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (rbf_kernel/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream2.data.V' (rbf_kernel/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream1.data.V' (rbf_kernel/top.cpp:7).
INFO: [XFORM 203-501] Unrolling loop 'LOOP_12' (rbf_kernel/top.cpp:57) in function 'Rbf_kernel' partially with a factor of 20.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_12' in function 'Rbf_kernel'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_12' in function 'Rbf_kernel'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:14 ; elapsed = 00:00:23 . Memory (MB): peak = 143.121 ; gain = 87.371
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:14 ; elapsed = 00:00:23 . Memory (MB): peak = 145.566 ; gain = 89.816
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rbf_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Rbf_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 23.801 seconds; current allocated memory: 104.949 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.302 seconds; current allocated memory: 105.829 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rbf_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.313 seconds; current allocated memory: 106.038 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.094 seconds; current allocated memory: 106.213 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Rbf_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'rbf_kernel' is changed to 'rbf_kernel_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'rbf_kernel_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'rbf_kernel_faddfsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'rbf_kernel_fmul_32ns_32ns_32_4_max_dsp_1' to 'rbf_kernel_fmul_3cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'rbf_kernel_fexp_32ns_32ns_32_9_full_dsp_1' to 'rbf_kernel_fexp_3dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'rbf_kernel_faddfsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'rbf_kernel_fexp_3dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'rbf_kernel_fmul_3cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Rbf_kernel'.
INFO: [HLS 200-111]  Elapsed time: 0.248 seconds; current allocated memory: 107.889 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rbf_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'rbf_kernel' is changed to 'rbf_kernel_x' due to conflict.
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'rbf_kernel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'rbf_kernel_temp2_buf' to 'rbf_kernel_temp2_eOg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'rbf_kernel'.
INFO: [HLS 200-111]  Elapsed time: 0.695 seconds; current allocated memory: 109.652 MB.
INFO: [RTMG 210-278] Implementing memory 'rbf_kernel_temp_buf_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'rbf_kernel_temp_buf_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:16 ; elapsed = 00:00:27 . Memory (MB): peak = 164.215 ; gain = 108.465
INFO: [SYSC 207-301] Generating SystemC RTL for rbf_kernel.
INFO: [VHDL 208-304] Generating VHDL RTL for rbf_kernel.
INFO: [VLOG 209-307] Generating Verilog RTL for rbf_kernel.
INFO: [HLS 200-112] Total elapsed time: 26.763 seconds; peak allocated memory: 109.652 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'rbf_kernel/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 102.031 ; gain = 46.043
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 102.031 ; gain = 46.043
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'rbf_kernel' (rbf_kernel/top.cpp:42).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'rbf_kernel' (rbf_kernel/top.cpp:40).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'rbf_kernel' (rbf_kernel/top.cpp:48).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 123.547 ; gain = 67.559
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'Rbf_kernel' into 'rbf_kernel' (rbf_kernel/top.cpp:47) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 138.922 ; gain = 82.934
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (rbf_kernel/top.cpp:9).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream2.data.V' (rbf_kernel/top.cpp:9).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream1.data.V' (rbf_kernel/top.cpp:9).
INFO: [XFORM 203-501] Unrolling loop 'LOOP_12' (rbf_kernel/top.cpp:59) in function 'Rbf_kernel' partially with a factor of 20.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_12' in function 'Rbf_kernel'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_12' in function 'Rbf_kernel'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:28 . Memory (MB): peak = 174.750 ; gain = 118.762
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:28 . Memory (MB): peak = 184.594 ; gain = 128.605
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rbf_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Rbf_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 28.135 seconds; current allocated memory: 140.415 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 141.326 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rbf_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.344 seconds; current allocated memory: 141.535 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.093 seconds; current allocated memory: 141.710 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Rbf_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'rbf_kernel' is changed to 'rbf_kernel_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'rbf_kernel_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'rbf_kernel_faddfsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'rbf_kernel_fmul_32ns_32ns_32_4_max_dsp_1' to 'rbf_kernel_fmul_3cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'rbf_kernel_fexp_32ns_32ns_32_9_full_dsp_1' to 'rbf_kernel_fexp_3dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'rbf_kernel_faddfsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'rbf_kernel_fexp_3dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'rbf_kernel_fmul_3cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Rbf_kernel'.
INFO: [HLS 200-111]  Elapsed time: 0.233 seconds; current allocated memory: 143.386 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rbf_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'rbf_kernel' is changed to 'rbf_kernel_x' due to conflict.
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'rbf_kernel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'rbf_kernel_temp2_buf' to 'rbf_kernel_temp2_eOg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'rbf_kernel'.
INFO: [HLS 200-111]  Elapsed time: 0.731 seconds; current allocated memory: 145.133 MB.
INFO: [RTMG 210-278] Implementing memory 'rbf_kernel_temp_buf_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'rbf_kernel_temp_buf_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:15 ; elapsed = 00:00:31 . Memory (MB): peak = 200.691 ; gain = 144.703
INFO: [SYSC 207-301] Generating SystemC RTL for rbf_kernel.
INFO: [VHDL 208-304] Generating VHDL RTL for rbf_kernel.
INFO: [VLOG 209-307] Generating Verilog RTL for rbf_kernel.
INFO: [HLS 200-112] Total elapsed time: 31.166 seconds; peak allocated memory: 145.133 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'rbf_kernel/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 102.109 ; gain = 46.391
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 102.109 ; gain = 46.391
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'rbf_kernel' (rbf_kernel/top.cpp:42).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'rbf_kernel' (rbf_kernel/top.cpp:40).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'rbf_kernel' (rbf_kernel/top.cpp:48).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 123.441 ; gain = 67.723
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'Rbf_kernel' into 'rbf_kernel' (rbf_kernel/top.cpp:47) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 139.293 ; gain = 83.574
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (rbf_kernel/top.cpp:9).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream2.data.V' (rbf_kernel/top.cpp:9).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream1.data.V' (rbf_kernel/top.cpp:9).
INFO: [XFORM 203-501] Unrolling loop 'LOOP_12' (rbf_kernel/top.cpp:59) in function 'Rbf_kernel' partially with a factor of 50.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:05:00 ; elapsed = 00:05:13 . Memory (MB): peak = 176.406 ; gain = 120.688
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:05:11 ; elapsed = 00:05:24 . Memory (MB): peak = 186.867 ; gain = 131.148
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rbf_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Rbf_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 324.516 seconds; current allocated memory: 143.628 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.809 seconds; current allocated memory: 145.984 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rbf_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.78 seconds; current allocated memory: 146.209 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.114 seconds; current allocated memory: 146.384 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Rbf_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'rbf_kernel' is changed to 'rbf_kernel_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'rbf_kernel_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'rbf_kernel_faddfsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'rbf_kernel_fmul_32ns_32ns_32_4_max_dsp_1' to 'rbf_kernel_fmul_3cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'rbf_kernel_fexp_32ns_32ns_32_9_full_dsp_1' to 'rbf_kernel_fexp_3dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'rbf_kernel_faddfsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'rbf_kernel_fexp_3dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'rbf_kernel_fmul_3cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Rbf_kernel'.
INFO: [HLS 200-111]  Elapsed time: 0.447 seconds; current allocated memory: 150.390 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rbf_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'rbf_kernel' is changed to 'rbf_kernel_x' due to conflict.
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'rbf_kernel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'rbf_kernel_temp2_buf' to 'rbf_kernel_temp2_eOg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'rbf_kernel'.
INFO: [HLS 200-111]  Elapsed time: 1.267 seconds; current allocated memory: 152.324 MB.
INFO: [RTMG 210-278] Implementing memory 'rbf_kernel_temp_buf_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'rbf_kernel_temp_buf_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:05:14 ; elapsed = 00:05:29 . Memory (MB): peak = 213.570 ; gain = 157.852
INFO: [SYSC 207-301] Generating SystemC RTL for rbf_kernel.
INFO: [VHDL 208-304] Generating VHDL RTL for rbf_kernel.
INFO: [VLOG 209-307] Generating Verilog RTL for rbf_kernel.
INFO: [HLS 200-112] Total elapsed time: 329.342 seconds; peak allocated memory: 152.324 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'rbf_kernel/top.cpp' ... 
WARNING: [HLS 200-40] In file included from rbf_kernel/top.cpp:1:
rbf_kernel/top.cpp:47:21: error: use of undeclared identifier 'Rbf_kernel'
 converter.val.f0 = Rbf_kernel(temp_buf, temp2_buf);
                    ^
1 error generated.\n
ERROR: [HLS 200-70] Compilation errors found: Pragma processor failed: In file included from rbf_kernel/top.cpp:1:
rbf_kernel/top.cpp:47:21: error: use of undeclared identifier 'Rbf_kernel'
 converter.val.f0 = Rbf_kernel(temp_buf, temp2_buf);
                    ^
1 error generated.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'rbf_kernel/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 102.074 ; gain = 45.859
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 102.074 ; gain = 45.859
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'rbf_kernel' (rbf_kernel/top.cpp:42).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'rbf_kernel' (rbf_kernel/top.cpp:40).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'rbf_kernel' (rbf_kernel/top.cpp:48).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 123.668 ; gain = 67.453
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'Rbf_kernel_func' into 'rbf_kernel' (rbf_kernel/top.cpp:47) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 138.949 ; gain = 82.734
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (rbf_kernel/top.cpp:9).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream2.data.V' (rbf_kernel/top.cpp:9).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream1.data.V' (rbf_kernel/top.cpp:9).
INFO: [XFORM 203-501] Unrolling loop 'LOOP_12' (rbf_kernel/top.cpp:59) in function 'Rbf_kernel_func' partially with a factor of 50.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:05:04 ; elapsed = 00:05:17 . Memory (MB): peak = 176.176 ; gain = 119.961
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:05:15 ; elapsed = 00:05:29 . Memory (MB): peak = 187.031 ; gain = 130.816
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rbf_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Rbf_kernel_func' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 329.575 seconds; current allocated memory: 143.623 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.754 seconds; current allocated memory: 145.978 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rbf_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.712 seconds; current allocated memory: 146.203 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.133 seconds; current allocated memory: 146.379 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Rbf_kernel_func' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'rbf_kernel_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'rbf_kernel_faddfsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'rbf_kernel_fmul_32ns_32ns_32_4_max_dsp_1' to 'rbf_kernel_fmul_3cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'rbf_kernel_fexp_32ns_32ns_32_9_full_dsp_1' to 'rbf_kernel_fexp_3dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'rbf_kernel_faddfsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'rbf_kernel_fexp_3dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'rbf_kernel_fmul_3cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Rbf_kernel_func'.
INFO: [HLS 200-111]  Elapsed time: 0.451 seconds; current allocated memory: 150.384 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rbf_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'rbf_kernel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'rbf_kernel_temp2_buf' to 'rbf_kernel_temp2_eOg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'rbf_kernel'.
INFO: [HLS 200-111]  Elapsed time: 1.254 seconds; current allocated memory: 152.320 MB.
INFO: [RTMG 210-278] Implementing memory 'rbf_kernel_temp_buf_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:05:19 ; elapsed = 00:05:35 . Memory (MB): peak = 213.977 ; gain = 157.762
INFO: [SYSC 207-301] Generating SystemC RTL for rbf_kernel.
INFO: [VHDL 208-304] Generating VHDL RTL for rbf_kernel.
INFO: [VLOG 209-307] Generating Verilog RTL for rbf_kernel.
INFO: [HLS 200-112] Total elapsed time: 334.783 seconds; peak allocated memory: 152.320 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'rbf_kernel/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 102.117 ; gain = 46.320
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 102.117 ; gain = 46.320
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'rbf_kernel' (rbf_kernel/top.cpp:42).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'rbf_kernel' (rbf_kernel/top.cpp:40).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'rbf_kernel' (rbf_kernel/top.cpp:48).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 123.336 ; gain = 67.539
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'Rbf_kernel_func' into 'rbf_kernel' (rbf_kernel/top.cpp:47) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 138.387 ; gain = 82.590
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (rbf_kernel/top.cpp:9).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream2.data.V' (rbf_kernel/top.cpp:9).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream1.data.V' (rbf_kernel/top.cpp:9).
INFO: [XFORM 203-501] Unrolling loop 'LOOP_12' (rbf_kernel/top.cpp:59) in function 'Rbf_kernel_func' partially with a factor of 50.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:05:24 ; elapsed = 00:05:40 . Memory (MB): peak = 176.082 ; gain = 120.285
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:05:36 ; elapsed = 00:05:52 . Memory (MB): peak = 186.914 ; gain = 131.117
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rbf_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Rbf_kernel_func' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_12'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'fadd' operation ('sum_1_48', rbf_kernel/top.cpp:63) and 'fadd' operation ('sum_1', rbf_kernel/top.cpp:63).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'fadd' operation ('sum_1_48', rbf_kernel/top.cpp:63) and 'fadd' operation ('sum_1', rbf_kernel/top.cpp:63).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'fadd' operation ('sum_1_48', rbf_kernel/top.cpp:63) and 'fadd' operation ('sum_1', rbf_kernel/top.cpp:63).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0)
   between 'fadd' operation ('sum_1_48', rbf_kernel/top.cpp:63) and 'fadd' operation ('sum_1', rbf_kernel/top.cpp:63).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 130, distance = 1, offset = 0)
   between 'fadd' operation ('sum_1_48', rbf_kernel/top.cpp:63) and 'fadd' operation ('sum_1', rbf_kernel/top.cpp:63).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 193, distance = 1, offset = 0)
   between 'fadd' operation ('sum_1_48', rbf_kernel/top.cpp:63) and 'fadd' operation ('sum_1', rbf_kernel/top.cpp:63).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 197, distance = 1, offset = 0)
   between 'fadd' operation ('sum_1_48', rbf_kernel/top.cpp:63) and 'fadd' operation ('sum_1', rbf_kernel/top.cpp:63).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 199, distance = 1, offset = 0)
   between 'fadd' operation ('sum_1_48', rbf_kernel/top.cpp:63) and 'fadd' operation ('sum_1', rbf_kernel/top.cpp:63).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 200, Depth = 212.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'fadd' operation ('sum_1_48') to 'fadd' operation ('sum_1') (combination delay: 16.281 ns) to honor II or Latency constraint in region 'LOOP_12'.
WARNING: [SCHED 204-21] Estimated clock period (14.512ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'fadd' operation ('sum_1', rbf_kernel/top.cpp:63) (7.26 ns)
	'fadd' operation ('sum_1_1', rbf_kernel/top.cpp:63) (7.26 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 352.85 seconds; current allocated memory: 143.726 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.795 seconds; current allocated memory: 146.301 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rbf_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.701 seconds; current allocated memory: 146.526 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.131 seconds; current allocated memory: 146.721 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Rbf_kernel_func' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'rbf_kernel_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'rbf_kernel_faddfsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'rbf_kernel_fsub_32ns_32ns_32_5_full_dsp_1' to 'rbf_kernel_fsub_3cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'rbf_kernel_fmul_32ns_32ns_32_4_max_dsp_1' to 'rbf_kernel_fmul_3dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'rbf_kernel_fexp_32ns_32ns_32_9_full_dsp_1' to 'rbf_kernel_fexp_3eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'rbf_kernel_faddfsbkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'rbf_kernel_fexp_3eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'rbf_kernel_fmul_3dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'rbf_kernel_fsub_3cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Rbf_kernel_func'.
INFO: [HLS 200-111]  Elapsed time: 0.518 seconds; current allocated memory: 151.508 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rbf_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'rbf_kernel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'rbf_kernel_temp2_buf' to 'rbf_kernel_temp2_fYi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'rbf_kernel'.
INFO: [HLS 200-111]  Elapsed time: 1.42 seconds; current allocated memory: 153.387 MB.
INFO: [RTMG 210-278] Implementing memory 'rbf_kernel_temp_buf_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:05:41 ; elapsed = 00:05:59 . Memory (MB): peak = 215.738 ; gain = 159.941
INFO: [SYSC 207-301] Generating SystemC RTL for rbf_kernel.
INFO: [VHDL 208-304] Generating VHDL RTL for rbf_kernel.
INFO: [VLOG 209-307] Generating Verilog RTL for rbf_kernel.
INFO: [HLS 200-112] Total elapsed time: 358.767 seconds; peak allocated memory: 153.387 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'rbf_kernel/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 102.172 ; gain = 46.441
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 102.172 ; gain = 46.441
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'rbf_kernel' (rbf_kernel/top.cpp:42).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'rbf_kernel' (rbf_kernel/top.cpp:40).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'rbf_kernel' (rbf_kernel/top.cpp:47).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 123.051 ; gain = 67.320
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'Rbf_kernel_func' into 'rbf_kernel' (rbf_kernel/top.cpp:46) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 138.969 ; gain = 83.238
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (rbf_kernel/top.cpp:9).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream2.data.V' (rbf_kernel/top.cpp:9).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream1.data.V' (rbf_kernel/top.cpp:9).
INFO: [XFORM 203-501] Unrolling loop 'LOOP_12' (rbf_kernel/top.cpp:58) in function 'Rbf_kernel_func' partially with a factor of 100.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:06:11 ; elapsed = 00:06:26 . Memory (MB): peak = 177.348 ; gain = 121.617
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:07:47 ; elapsed = 00:08:02 . Memory (MB): peak = 191.395 ; gain = 135.664
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rbf_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Rbf_kernel_func' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_12'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'fadd' operation ('sum_1_98', rbf_kernel/top.cpp:62) and 'fadd' operation ('sum_1', rbf_kernel/top.cpp:62).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'fadd' operation ('sum_1_98', rbf_kernel/top.cpp:62) and 'fadd' operation ('sum_1', rbf_kernel/top.cpp:62).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'fadd' operation ('sum_1_98', rbf_kernel/top.cpp:62) and 'fadd' operation ('sum_1', rbf_kernel/top.cpp:62).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0)
   between 'fadd' operation ('sum_1_98', rbf_kernel/top.cpp:62) and 'fadd' operation ('sum_1', rbf_kernel/top.cpp:62).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 130, distance = 1, offset = 0)
   between 'fadd' operation ('sum_1_98', rbf_kernel/top.cpp:62) and 'fadd' operation ('sum_1', rbf_kernel/top.cpp:62).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 193, distance = 1, offset = 0)
   between 'fadd' operation ('sum_1_98', rbf_kernel/top.cpp:62) and 'fadd' operation ('sum_1', rbf_kernel/top.cpp:62).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 225, distance = 1, offset = 0)
   between 'fadd' operation ('sum_1_98', rbf_kernel/top.cpp:62) and 'fadd' operation ('sum_1', rbf_kernel/top.cpp:62).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 241, distance = 1, offset = 0)
   between 'fadd' operation ('sum_1_98', rbf_kernel/top.cpp:62) and 'fadd' operation ('sum_1', rbf_kernel/top.cpp:62).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 249, distance = 1, offset = 0)
   between 'fadd' operation ('sum_1_98', rbf_kernel/top.cpp:62) and 'fadd' operation ('sum_1', rbf_kernel/top.cpp:62).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 253, distance = 1, offset = 0)
   between 'fadd' operation ('sum_1_98', rbf_kernel/top.cpp:62) and 'fadd' operation ('sum_1', rbf_kernel/top.cpp:62).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 255, distance = 1, offset = 0)
   between 'fadd' operation ('sum_1_98', rbf_kernel/top.cpp:62) and 'fadd' operation ('sum_1', rbf_kernel/top.cpp:62).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 256, distance = 1, offset = 0)
   between 'fadd' operation ('sum_1_98', rbf_kernel/top.cpp:62) and 'fadd' operation ('sum_1', rbf_kernel/top.cpp:62).
INFO: [SCHED 204-61] Unable to satisfy pipeline directive: Unable to pipeline the region.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 483.988 seconds; current allocated memory: 149.837 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.937 seconds; current allocated memory: 156.273 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rbf_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.405 seconds; current allocated memory: 156.535 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.133 seconds; current allocated memory: 156.710 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Rbf_kernel_func' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'rbf_kernel_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'rbf_kernel_faddfsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'rbf_kernel_fmul_32ns_32ns_32_4_max_dsp_1' to 'rbf_kernel_fmul_3cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'rbf_kernel_fexp_32ns_32ns_32_9_full_dsp_1' to 'rbf_kernel_fexp_3dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'rbf_kernel_faddfsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'rbf_kernel_fexp_3dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'rbf_kernel_fmul_3cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Rbf_kernel_func'.
INFO: [HLS 200-111]  Elapsed time: 1.306 seconds; current allocated memory: 166.237 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rbf_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'rbf_kernel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'rbf_kernel_temp2_buf' to 'rbf_kernel_temp2_eOg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'rbf_kernel'.
INFO: [HLS 200-111]  Elapsed time: 2.371 seconds; current allocated memory: 168.469 MB.
INFO: [RTMG 210-278] Implementing memory 'rbf_kernel_temp_buf_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:07:56 ; elapsed = 00:08:13 . Memory (MB): peak = 240.895 ; gain = 185.164
INFO: [SYSC 207-301] Generating SystemC RTL for rbf_kernel.
INFO: [VHDL 208-304] Generating VHDL RTL for rbf_kernel.
INFO: [VLOG 209-307] Generating Verilog RTL for rbf_kernel.
INFO: [HLS 200-112] Total elapsed time: 493.193 seconds; peak allocated memory: 168.469 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'rbf_kernel/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:36 . Memory (MB): peak = 102.066 ; gain = 46.551
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:36 . Memory (MB): peak = 102.066 ; gain = 46.551
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'rbf_kernel' (rbf_kernel/top.cpp:42).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'rbf_kernel' (rbf_kernel/top.cpp:40).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'rbf_kernel' (rbf_kernel/top.cpp:47).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:37 . Memory (MB): peak = 123.598 ; gain = 68.082
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'Rbf_kernel_func' into 'rbf_kernel' (rbf_kernel/top.cpp:46) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:37 . Memory (MB): peak = 139.250 ; gain = 83.734
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (rbf_kernel/top.cpp:9).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream2.data.V' (rbf_kernel/top.cpp:9).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream1.data.V' (rbf_kernel/top.cpp:9).
INFO: [XFORM 203-602] Inlining function 'Rbf_kernel_func' into 'rbf_kernel' (rbf_kernel/top.cpp:46) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:38 . Memory (MB): peak = 174.016 ; gain = 118.500
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:38 . Memory (MB): peak = 181.145 ; gain = 125.629
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rbf_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rbf_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_12'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum', rbf_kernel/top.cpp:61->rbf_kernel/top.cpp:46) and 'fadd' operation ('sum', rbf_kernel/top.cpp:61->rbf_kernel/top.cpp:46).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum', rbf_kernel/top.cpp:61->rbf_kernel/top.cpp:46) and 'fadd' operation ('sum', rbf_kernel/top.cpp:61->rbf_kernel/top.cpp:46).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum', rbf_kernel/top.cpp:61->rbf_kernel/top.cpp:46) and 'fadd' operation ('sum', rbf_kernel/top.cpp:61->rbf_kernel/top.cpp:46).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum', rbf_kernel/top.cpp:61->rbf_kernel/top.cpp:46) and 'fadd' operation ('sum', rbf_kernel/top.cpp:61->rbf_kernel/top.cpp:46).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 38.605 seconds; current allocated memory: 129.183 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.221 seconds; current allocated memory: 129.603 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rbf_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'rbf_kernel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'rbf_kernel_temp2_buf' to 'rbf_kernel_temp2_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'rbf_kernel_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'rbf_kernel_faddfscud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'rbf_kernel_fmul_32ns_32ns_32_4_max_dsp_1' to 'rbf_kernel_fmul_3dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'rbf_kernel_fexp_32ns_32ns_32_9_full_dsp_1' to 'rbf_kernel_fexp_3eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'rbf_kernel_faddfscud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'rbf_kernel_fexp_3eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'rbf_kernel_fmul_3dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rbf_kernel'.
INFO: [HLS 200-111]  Elapsed time: 0.362 seconds; current allocated memory: 131.673 MB.
INFO: [RTMG 210-278] Implementing memory 'rbf_kernel_temp_buf_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:41 . Memory (MB): peak = 185.039 ; gain = 129.523
INFO: [SYSC 207-301] Generating SystemC RTL for rbf_kernel.
INFO: [VHDL 208-304] Generating VHDL RTL for rbf_kernel.
INFO: [VLOG 209-307] Generating Verilog RTL for rbf_kernel.
INFO: [HLS 200-112] Total elapsed time: 41.228 seconds; peak allocated memory: 131.673 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'rbf_kernel/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 102.047 ; gain = 45.813
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 102.047 ; gain = 45.813
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'rbf_kernel' (rbf_kernel/top.cpp:43).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'rbf_kernel' (rbf_kernel/top.cpp:41).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'rbf_kernel' (rbf_kernel/top.cpp:48).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 123.418 ; gain = 67.184
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'Rbf_kernel_func' into 'rbf_kernel' (rbf_kernel/top.cpp:47) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 138.746 ; gain = 82.512
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (rbf_kernel/top.cpp:9).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream2.data.V' (rbf_kernel/top.cpp:9).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream1.data.V' (rbf_kernel/top.cpp:9).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (rbf_kernel/top.cpp:39) in function 'rbf_kernel' partially with a factor of 50.
WARNING: [XFORM 203-561] Updating loop upper bound from 16 to 15 for loop 'Loop-0' in function 'rbf_kernel'.
WARNING: [XFORM 203-561] Updating loop lower bound from 16 to 15 for loop 'Loop-0' in function 'rbf_kernel'.
INFO: [XFORM 203-602] Inlining function 'Rbf_kernel_func' into 'rbf_kernel' (rbf_kernel/top.cpp:47) automatically.
ERROR: [XFORM 203-123] Cannot stream  'in_stream1.data.V': The entries are not accessed in sequential order.
ERROR: [HLS 200-70] Pre-synthesis failed.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'rbf_kernel/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 102.043 ; gain = 46.469
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 102.043 ; gain = 46.469
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'rbf_kernel' (rbf_kernel/top.cpp:43).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'rbf_kernel' (rbf_kernel/top.cpp:41).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'rbf_kernel' (rbf_kernel/top.cpp:48).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 123.289 ; gain = 67.715
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'Rbf_kernel_func' into 'rbf_kernel' (rbf_kernel/top.cpp:47) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 139.238 ; gain = 83.664
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (rbf_kernel/top.cpp:9).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream2.data.V' (rbf_kernel/top.cpp:9).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream1.data.V' (rbf_kernel/top.cpp:9).
INFO: [XFORM 203-602] Inlining function 'Rbf_kernel_func' into 'rbf_kernel' (rbf_kernel/top.cpp:47) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 175.223 ; gain = 119.648
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 181.297 ; gain = 125.723
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rbf_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rbf_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_12'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum', rbf_kernel/top.cpp:62->rbf_kernel/top.cpp:47) and 'fadd' operation ('sum', rbf_kernel/top.cpp:62->rbf_kernel/top.cpp:47).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum', rbf_kernel/top.cpp:62->rbf_kernel/top.cpp:47) and 'fadd' operation ('sum', rbf_kernel/top.cpp:62->rbf_kernel/top.cpp:47).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum', rbf_kernel/top.cpp:62->rbf_kernel/top.cpp:47) and 'fadd' operation ('sum', rbf_kernel/top.cpp:62->rbf_kernel/top.cpp:47).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum', rbf_kernel/top.cpp:62->rbf_kernel/top.cpp:47) and 'fadd' operation ('sum', rbf_kernel/top.cpp:62->rbf_kernel/top.cpp:47).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 15.743 seconds; current allocated memory: 129.200 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.188 seconds; current allocated memory: 129.615 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rbf_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'rbf_kernel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'rbf_kernel_temp2_buf' to 'rbf_kernel_temp2_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'rbf_kernel_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'rbf_kernel_faddfscud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'rbf_kernel_fmul_32ns_32ns_32_4_max_dsp_1' to 'rbf_kernel_fmul_3dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'rbf_kernel_fexp_32ns_32ns_32_9_full_dsp_1' to 'rbf_kernel_fexp_3eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'rbf_kernel_faddfscud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'rbf_kernel_fexp_3eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'rbf_kernel_fmul_3dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rbf_kernel'.
INFO: [HLS 200-111]  Elapsed time: 0.365 seconds; current allocated memory: 131.702 MB.
INFO: [RTMG 210-278] Implementing memory 'rbf_kernel_temp_buf_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:18 . Memory (MB): peak = 184.813 ; gain = 129.238
INFO: [SYSC 207-301] Generating SystemC RTL for rbf_kernel.
INFO: [VHDL 208-304] Generating VHDL RTL for rbf_kernel.
INFO: [VLOG 209-307] Generating Verilog RTL for rbf_kernel.
INFO: [HLS 200-112] Total elapsed time: 18.107 seconds; peak allocated memory: 131.702 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'rbf_kernel/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:26 . Memory (MB): peak = 102.191 ; gain = 46.473
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:26 . Memory (MB): peak = 102.191 ; gain = 46.473
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'rbf_kernel' (rbf_kernel/top.cpp:40).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'rbf_kernel' (rbf_kernel/top.cpp:38).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'rbf_kernel' (rbf_kernel/top.cpp:44).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:28 . Memory (MB): peak = 123.523 ; gain = 67.805
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'Rbf_kernel_func' into 'rbf_kernel' (rbf_kernel/top.cpp:43) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:28 . Memory (MB): peak = 139.020 ; gain = 83.301
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (rbf_kernel/top.cpp:9).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream2.data.V' (rbf_kernel/top.cpp:9).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream1.data.V' (rbf_kernel/top.cpp:9).
INFO: [XFORM 203-602] Inlining function 'Rbf_kernel_func' into 'rbf_kernel' (rbf_kernel/top.cpp:43) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:28 . Memory (MB): peak = 174.648 ; gain = 118.930
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:29 . Memory (MB): peak = 181.246 ; gain = 125.527
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rbf_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rbf_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_12'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum', rbf_kernel/top.cpp:58->rbf_kernel/top.cpp:43) and 'fadd' operation ('sum', rbf_kernel/top.cpp:58->rbf_kernel/top.cpp:43).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum', rbf_kernel/top.cpp:58->rbf_kernel/top.cpp:43) and 'fadd' operation ('sum', rbf_kernel/top.cpp:58->rbf_kernel/top.cpp:43).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum', rbf_kernel/top.cpp:58->rbf_kernel/top.cpp:43) and 'fadd' operation ('sum', rbf_kernel/top.cpp:58->rbf_kernel/top.cpp:43).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum', rbf_kernel/top.cpp:58->rbf_kernel/top.cpp:43) and 'fadd' operation ('sum', rbf_kernel/top.cpp:58->rbf_kernel/top.cpp:43).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 29.178 seconds; current allocated memory: 129.200 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.226 seconds; current allocated memory: 129.614 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rbf_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'rbf_kernel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'rbf_kernel_temp2_buf' to 'rbf_kernel_temp2_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'rbf_kernel_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'rbf_kernel_faddfscud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'rbf_kernel_fmul_32ns_32ns_32_4_max_dsp_1' to 'rbf_kernel_fmul_3dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'rbf_kernel_fexp_32ns_32ns_32_9_full_dsp_1' to 'rbf_kernel_fexp_3eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'rbf_kernel_faddfscud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'rbf_kernel_fexp_3eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'rbf_kernel_fmul_3dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rbf_kernel'.
INFO: [HLS 200-111]  Elapsed time: 0.395 seconds; current allocated memory: 131.702 MB.
INFO: [RTMG 210-278] Implementing memory 'rbf_kernel_temp_buf_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:32 . Memory (MB): peak = 185.402 ; gain = 129.684
INFO: [SYSC 207-301] Generating SystemC RTL for rbf_kernel.
INFO: [VHDL 208-304] Generating VHDL RTL for rbf_kernel.
INFO: [VLOG 209-307] Generating Verilog RTL for rbf_kernel.
INFO: [HLS 200-112] Total elapsed time: 31.851 seconds; peak allocated memory: 131.702 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'rbf_kernel/top.cpp' ... 
WARNING: [HLS 214-114] Only function calls and local variable declarations are allowed in a dataflow region: rbf_kernel/top.cpp:37:2
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 102.609 ; gain = 46.742
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 102.609 ; gain = 46.742
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'rbf_kernel' (rbf_kernel/top.cpp:41).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'rbf_kernel' (rbf_kernel/top.cpp:39).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'rbf_kernel' (rbf_kernel/top.cpp:45).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 123.730 ; gain = 67.863
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 138.902 ; gain = 83.035
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (rbf_kernel/top.cpp:9).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream2.data.V' (rbf_kernel/top.cpp:9).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream1.data.V' (rbf_kernel/top.cpp:9).
INFO: [XFORM 203-721] Changing loop 'Loop_1_proc' (rbf_kernel/top.cpp:37) to a process function for dataflow in function 'rbf_kernel'.
INFO: [XFORM 203-712] Applying dataflow to function 'rbf_kernel', detected/extracted 3 process function(s): 
	 'Loop_1_proc'
	 'Rbf_kernel_func'
	 'Block_rbf_kernel_.exit50_proc'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 175.133 ; gain = 119.266
WARNING: [XFORM 203-631] Renaming function 'Block_rbf_kernel_.exit50_proc' to 'Block_rbf_kernel_.ex' (rbf_kernel/top.cpp:44:21)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 203.902 ; gain = 148.035
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rbf_kernel' ...
WARNING: [SYN 201-103] Legalizing function name 'Block_rbf_kernel_.ex' to 'Block_rbf_kernel_ex'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 16.854 seconds; current allocated memory: 158.222 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 158.343 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Rbf_kernel_func' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_12'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum', rbf_kernel/top.cpp:59) and 'fadd' operation ('sum', rbf_kernel/top.cpp:59).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum', rbf_kernel/top.cpp:59) and 'fadd' operation ('sum', rbf_kernel/top.cpp:59).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum', rbf_kernel/top.cpp:59) and 'fadd' operation ('sum', rbf_kernel/top.cpp:59).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum', rbf_kernel/top.cpp:59) and 'fadd' operation ('sum', rbf_kernel/top.cpp:59).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.164 seconds; current allocated memory: 158.801 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 158.962 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_rbf_kernel_ex' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.123 seconds; current allocated memory: 159.002 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.074 seconds; current allocated memory: 159.062 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rbf_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 159.154 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.113 seconds; current allocated memory: 159.289 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_1_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.132 seconds; current allocated memory: 160.337 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Rbf_kernel_func' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'rbf_kernel_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'rbf_kernel_faddfsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'rbf_kernel_fmul_32ns_32ns_32_4_max_dsp_1' to 'rbf_kernel_fmul_3cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'rbf_kernel_fexp_32ns_32ns_32_9_full_dsp_1' to 'rbf_kernel_fexp_3dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'rbf_kernel_faddfsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'rbf_kernel_fexp_3dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'rbf_kernel_fmul_3cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Rbf_kernel_func'.
INFO: [HLS 200-111]  Elapsed time: 0.227 seconds; current allocated memory: 160.825 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_rbf_kernel_ex' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_rbf_kernel_ex'.
INFO: [HLS 200-111]  Elapsed time: 0.257 seconds; current allocated memory: 161.455 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rbf_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'rbf_kernel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'rbf_kernel_temp2_buf' to 'rbf_kernel_temp2_eOg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'rbf_kernel'.
INFO: [HLS 200-111]  Elapsed time: 0.337 seconds; current allocated memory: 161.972 MB.
INFO: [RTMG 210-278] Implementing memory 'rbf_kernel_temp_buf_memcore_ram (RAM)' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_channel_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:21 . Memory (MB): peak = 217.113 ; gain = 161.246
INFO: [SYSC 207-301] Generating SystemC RTL for rbf_kernel.
INFO: [VHDL 208-304] Generating VHDL RTL for rbf_kernel.
INFO: [VLOG 209-307] Generating Verilog RTL for rbf_kernel.
INFO: [HLS 200-112] Total elapsed time: 20.834 seconds; peak allocated memory: 161.972 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'rbf_kernel/top.cpp' ... 
WARNING: [HLS 214-114] Only function calls and local variable declarations are allowed in a dataflow region: rbf_kernel/top.cpp:45:2
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 102.512 ; gain = 46.793
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 102.512 ; gain = 46.793
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'rbf_kernel' (rbf_kernel/top.cpp:50).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'rbf_kernel' (rbf_kernel/top.cpp:47).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'rbf_kernel' (rbf_kernel/top.cpp:55).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 124.008 ; gain = 68.289
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 139.563 ; gain = 83.844
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (rbf_kernel/top.cpp:9).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream2.data.V' (rbf_kernel/top.cpp:9).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream1.data.V' (rbf_kernel/top.cpp:9).
INFO: [XFORM 203-721] Changing loop 'Loop_1_proc' (rbf_kernel/top.cpp:45) to a process function for dataflow in function 'rbf_kernel'.
INFO: [XFORM 203-712] Applying dataflow to function 'rbf_kernel', detected/extracted 3 process function(s): 
	 'Loop_1_proc'
	 'Rbf_kernel_func'
	 'Block_rbf_kernel_.exit50_proc'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 174.820 ; gain = 119.102
WARNING: [XFORM 203-631] Renaming function 'Block_rbf_kernel_.exit50_proc' to 'Block_rbf_kernel_.ex' (rbf_kernel/top.cpp:54:22)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 203.633 ; gain = 147.914
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rbf_kernel' ...
WARNING: [SYN 201-103] Legalizing function name 'Block_rbf_kernel_.ex' to 'Block_rbf_kernel_ex'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 16.424 seconds; current allocated memory: 158.312 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.081 seconds; current allocated memory: 158.460 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Rbf_kernel_func' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_12'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum', rbf_kernel/top.cpp:69) and 'fadd' operation ('sum', rbf_kernel/top.cpp:69).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum', rbf_kernel/top.cpp:69) and 'fadd' operation ('sum', rbf_kernel/top.cpp:69).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum', rbf_kernel/top.cpp:69) and 'fadd' operation ('sum', rbf_kernel/top.cpp:69).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum', rbf_kernel/top.cpp:69) and 'fadd' operation ('sum', rbf_kernel/top.cpp:69).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.181 seconds; current allocated memory: 158.934 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.097 seconds; current allocated memory: 159.080 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_rbf_kernel_ex' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.111 seconds; current allocated memory: 159.135 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.061 seconds; current allocated memory: 159.194 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rbf_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.074 seconds; current allocated memory: 159.287 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.111 seconds; current allocated memory: 159.422 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_1_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.115 seconds; current allocated memory: 160.506 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Rbf_kernel_func' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'rbf_kernel_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'rbf_kernel_faddfsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'rbf_kernel_fmul_32ns_32ns_32_4_max_dsp_1' to 'rbf_kernel_fmul_3cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'rbf_kernel_fexp_32ns_32ns_32_9_full_dsp_1' to 'rbf_kernel_fexp_3dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'rbf_kernel_faddfsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'rbf_kernel_fexp_3dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'rbf_kernel_fmul_3cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Rbf_kernel_func'.
INFO: [HLS 200-111]  Elapsed time: 0.233 seconds; current allocated memory: 160.998 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_rbf_kernel_ex' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_rbf_kernel_ex'.
INFO: [HLS 200-111]  Elapsed time: 0.213 seconds; current allocated memory: 161.644 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rbf_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'rbf_kernel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'rbf_kernel_temp2_buf' to 'rbf_kernel_temp2_eOg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'rbf_kernel'.
INFO: [HLS 200-111]  Elapsed time: 0.354 seconds; current allocated memory: 162.218 MB.
INFO: [RTMG 210-278] Implementing memory 'rbf_kernel_temp_buf_memcore_ram (RAM)' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_channel_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:20 . Memory (MB): peak = 217.285 ; gain = 161.566
INFO: [SYSC 207-301] Generating SystemC RTL for rbf_kernel.
INFO: [VHDL 208-304] Generating VHDL RTL for rbf_kernel.
INFO: [VLOG 209-307] Generating Verilog RTL for rbf_kernel.
INFO: [HLS 200-112] Total elapsed time: 20.096 seconds; peak allocated memory: 162.218 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'rbf_kernel/top.cpp' ... 
WARNING: [HLS 214-114] Only function calls and local variable declarations are allowed in a dataflow region: rbf_kernel/top.cpp:17:2
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 102.785 ; gain = 46.371
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 102.785 ; gain = 46.371
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'rbf_kernel' (rbf_kernel/top.cpp:52).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'rbf_kernel' (rbf_kernel/top.cpp:49).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'rbf_kernel' (rbf_kernel/top.cpp:57).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 124.020 ; gain = 67.605
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 139.223 ; gain = 82.809
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (rbf_kernel/top.cpp:9).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream2.data.V' (rbf_kernel/top.cpp:9).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream1.data.V' (rbf_kernel/top.cpp:9).
INFO: [XFORM 203-721] Changing loop 'Loop_1_proc' (rbf_kernel/top.cpp:47) to a process function for dataflow in function 'rbf_kernel'.
INFO: [XFORM 203-712] Applying dataflow to function 'rbf_kernel', detected/extracted 3 process function(s): 
	 'Loop_1_proc'
	 'Rbf_kernel_func'
	 'Block_rbf_kernel_.exit50_proc'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 174.813 ; gain = 118.398
WARNING: [XFORM 203-631] Renaming function 'Block_rbf_kernel_.exit50_proc' to 'Block_rbf_kernel_.ex' (rbf_kernel/top.cpp:56:22)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 203.844 ; gain = 147.430
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rbf_kernel' ...
WARNING: [SYN 201-103] Legalizing function name 'Block_rbf_kernel_.ex' to 'Block_rbf_kernel_ex'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 15.735 seconds; current allocated memory: 158.312 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.085 seconds; current allocated memory: 158.460 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Rbf_kernel_func' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_12'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum', rbf_kernel/top.cpp:71) and 'fadd' operation ('sum', rbf_kernel/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum', rbf_kernel/top.cpp:71) and 'fadd' operation ('sum', rbf_kernel/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum', rbf_kernel/top.cpp:71) and 'fadd' operation ('sum', rbf_kernel/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum', rbf_kernel/top.cpp:71) and 'fadd' operation ('sum', rbf_kernel/top.cpp:71).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.149 seconds; current allocated memory: 158.934 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.093 seconds; current allocated memory: 159.080 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_rbf_kernel_ex' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.105 seconds; current allocated memory: 159.135 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.059 seconds; current allocated memory: 159.195 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rbf_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.074 seconds; current allocated memory: 159.287 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.095 seconds; current allocated memory: 159.422 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_1_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.125 seconds; current allocated memory: 160.506 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Rbf_kernel_func' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'rbf_kernel_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'rbf_kernel_faddfsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'rbf_kernel_fmul_32ns_32ns_32_4_max_dsp_1' to 'rbf_kernel_fmul_3cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'rbf_kernel_fexp_32ns_32ns_32_9_full_dsp_1' to 'rbf_kernel_fexp_3dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'rbf_kernel_faddfsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'rbf_kernel_fexp_3dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'rbf_kernel_fmul_3cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Rbf_kernel_func'.
INFO: [HLS 200-111]  Elapsed time: 0.227 seconds; current allocated memory: 160.998 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_rbf_kernel_ex' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_rbf_kernel_ex'.
INFO: [HLS 200-111]  Elapsed time: 0.209 seconds; current allocated memory: 161.644 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rbf_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'rbf_kernel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'rbf_kernel_temp2_buf' to 'rbf_kernel_temp2_eOg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'rbf_kernel'.
INFO: [HLS 200-111]  Elapsed time: 0.291 seconds; current allocated memory: 162.218 MB.
INFO: [RTMG 210-278] Implementing memory 'rbf_kernel_temp_buf_memcore_ram (RAM)' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_channel_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:19 . Memory (MB): peak = 217.742 ; gain = 161.328
INFO: [SYSC 207-301] Generating SystemC RTL for rbf_kernel.
INFO: [VHDL 208-304] Generating VHDL RTL for rbf_kernel.
INFO: [VLOG 209-307] Generating Verilog RTL for rbf_kernel.
INFO: [HLS 200-112] Total elapsed time: 19.167 seconds; peak allocated memory: 162.218 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'rbf_kernel/top.cpp' ... 
WARNING: [HLS 214-114] Only function calls and local variable declarations are allowed in a dataflow region: rbf_kernel/top.cpp:17:2
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 102.586 ; gain = 46.043
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 102.586 ; gain = 46.043
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'rbf_kernel' (rbf_kernel/top.cpp:52).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'rbf_kernel' (rbf_kernel/top.cpp:49).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'rbf_kernel' (rbf_kernel/top.cpp:57).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 123.496 ; gain = 66.953
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 139.008 ; gain = 82.465
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (rbf_kernel/top.cpp:9).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream2.data.V' (rbf_kernel/top.cpp:9).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream1.data.V' (rbf_kernel/top.cpp:9).
INFO: [XFORM 203-721] Changing loop 'Loop_1_proc' (rbf_kernel/top.cpp:47) to a process function for dataflow in function 'rbf_kernel'.
INFO: [XFORM 203-712] Applying dataflow to function 'rbf_kernel', detected/extracted 3 process function(s): 
	 'Loop_1_proc'
	 'Rbf_kernel_func'
	 'Block_rbf_kernel_.exit50_proc'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 174.492 ; gain = 117.949
WARNING: [XFORM 203-631] Renaming function 'Block_rbf_kernel_.exit50_proc' to 'Block_rbf_kernel_.ex' (rbf_kernel/top.cpp:56:22)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 203.563 ; gain = 147.020
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rbf_kernel' ...
WARNING: [SYN 201-103] Legalizing function name 'Block_rbf_kernel_.ex' to 'Block_rbf_kernel_ex'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 15.432 seconds; current allocated memory: 158.309 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.085 seconds; current allocated memory: 158.467 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Rbf_kernel_func' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_12'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum', rbf_kernel/top.cpp:71) and 'fadd' operation ('sum', rbf_kernel/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum', rbf_kernel/top.cpp:71) and 'fadd' operation ('sum', rbf_kernel/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum', rbf_kernel/top.cpp:71) and 'fadd' operation ('sum', rbf_kernel/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum', rbf_kernel/top.cpp:71) and 'fadd' operation ('sum', rbf_kernel/top.cpp:71).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 158.873 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.095 seconds; current allocated memory: 159.071 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_rbf_kernel_ex' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.105 seconds; current allocated memory: 159.110 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.059 seconds; current allocated memory: 159.170 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rbf_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.075 seconds; current allocated memory: 159.263 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.102 seconds; current allocated memory: 159.397 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_1_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.116 seconds; current allocated memory: 160.437 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Rbf_kernel_func' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'rbf_kernel_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'rbf_kernel_faddfsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'rbf_kernel_fmul_32ns_32ns_32_4_max_dsp_1' to 'rbf_kernel_fmul_3cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'rbf_kernel_fexp_32ns_32ns_32_9_full_dsp_1' to 'rbf_kernel_fexp_3dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'rbf_kernel_faddfsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'rbf_kernel_fexp_3dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'rbf_kernel_fmul_3cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Rbf_kernel_func'.
INFO: [HLS 200-111]  Elapsed time: 0.227 seconds; current allocated memory: 160.934 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_rbf_kernel_ex' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_rbf_kernel_ex'.
INFO: [HLS 200-111]  Elapsed time: 0.211 seconds; current allocated memory: 161.579 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rbf_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'rbf_kernel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'rbf_kernel_temp2_buf' to 'rbf_kernel_temp2_eOg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'rbf_kernel'.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 162.138 MB.
INFO: [RTMG 210-278] Implementing memory 'rbf_kernel_temp_buf_memcore_ram (RAM)' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_channel_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:19 . Memory (MB): peak = 217.609 ; gain = 161.066
INFO: [SYSC 207-301] Generating SystemC RTL for rbf_kernel.
INFO: [VHDL 208-304] Generating VHDL RTL for rbf_kernel.
INFO: [VLOG 209-307] Generating Verilog RTL for rbf_kernel.
INFO: [HLS 200-112] Total elapsed time: 18.905 seconds; peak allocated memory: 162.138 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'rbf_kernel/top.cpp' ... 
WARNING: [HLS 214-114] Only function calls and local variable declarations are allowed in a dataflow region: rbf_kernel/top.cpp:17:2
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 102.652 ; gain = 46.934
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 102.652 ; gain = 46.934
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'rbf_kernel' (rbf_kernel/top.cpp:53).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'rbf_kernel' (rbf_kernel/top.cpp:50).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'rbf_kernel' (rbf_kernel/top.cpp:58).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 123.961 ; gain = 68.242
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 139.313 ; gain = 83.594
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (rbf_kernel/top.cpp:9).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream2.data.V' (rbf_kernel/top.cpp:9).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream1.data.V' (rbf_kernel/top.cpp:9).
INFO: [XFORM 203-721] Changing loop 'Loop_1_proc' (rbf_kernel/top.cpp:47) to a process function for dataflow in function 'rbf_kernel'.
INFO: [XFORM 203-712] Applying dataflow to function 'rbf_kernel', detected/extracted 3 process function(s): 
	 'Loop_1_proc'
	 'Rbf_kernel_func'
	 'Block_rbf_kernel_.exit50_proc'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 174.672 ; gain = 118.953
WARNING: [XFORM 203-631] Renaming function 'Block_rbf_kernel_.exit50_proc' to 'Block_rbf_kernel_.ex' (rbf_kernel/top.cpp:57:22)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 204.051 ; gain = 148.332
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rbf_kernel' ...
WARNING: [SYN 201-103] Legalizing function name 'Block_rbf_kernel_.ex' to 'Block_rbf_kernel_ex'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 15.395 seconds; current allocated memory: 158.329 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.081 seconds; current allocated memory: 158.477 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Rbf_kernel_func' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_12'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum', rbf_kernel/top.cpp:72) and 'fadd' operation ('sum', rbf_kernel/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum', rbf_kernel/top.cpp:72) and 'fadd' operation ('sum', rbf_kernel/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum', rbf_kernel/top.cpp:72) and 'fadd' operation ('sum', rbf_kernel/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum', rbf_kernel/top.cpp:72) and 'fadd' operation ('sum', rbf_kernel/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.203 seconds; current allocated memory: 158.935 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.088 seconds; current allocated memory: 159.097 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_rbf_kernel_ex' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.107 seconds; current allocated memory: 159.136 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.072 seconds; current allocated memory: 159.196 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rbf_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.078 seconds; current allocated memory: 159.288 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.097 seconds; current allocated memory: 159.423 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_1_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.117 seconds; current allocated memory: 160.507 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Rbf_kernel_func' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'rbf_kernel_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'rbf_kernel_faddfsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'rbf_kernel_fmul_32ns_32ns_32_4_max_dsp_1' to 'rbf_kernel_fmul_3cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'rbf_kernel_fexp_32ns_32ns_32_9_full_dsp_1' to 'rbf_kernel_fexp_3dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'rbf_kernel_faddfsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'rbf_kernel_fexp_3dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'rbf_kernel_fmul_3cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Rbf_kernel_func'.
INFO: [HLS 200-111]  Elapsed time: 0.235 seconds; current allocated memory: 161.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_rbf_kernel_ex' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_rbf_kernel_ex'.
INFO: [HLS 200-111]  Elapsed time: 0.226 seconds; current allocated memory: 161.645 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rbf_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'rbf_kernel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'rbf_kernel_temp2_buf' to 'rbf_kernel_temp2_eOg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'rbf_kernel'.
INFO: [HLS 200-111]  Elapsed time: 0.313 seconds; current allocated memory: 162.204 MB.
INFO: [RTMG 210-278] Implementing memory 'rbf_kernel_temp_buf_memcore_ram (RAM)' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_channel_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:19 . Memory (MB): peak = 217.777 ; gain = 162.059
INFO: [SYSC 207-301] Generating SystemC RTL for rbf_kernel.
INFO: [VHDL 208-304] Generating VHDL RTL for rbf_kernel.
INFO: [VLOG 209-307] Generating Verilog RTL for rbf_kernel.
INFO: [HLS 200-112] Total elapsed time: 18.905 seconds; peak allocated memory: 162.204 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'rbf_kernel/top.cpp' ... 
WARNING: [HLS 214-114] Only function calls and local variable declarations are allowed in a dataflow region: rbf_kernel/top.cpp:17:2
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 102.813 ; gain = 46.848
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 102.813 ; gain = 46.848
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'rbf_kernel' (rbf_kernel/top.cpp:52).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'rbf_kernel' (rbf_kernel/top.cpp:49).
INFO: [XFORM 203-603] Inlining function 'Rbf_kernel_func' into 'rbf_kernel' (rbf_kernel/top.cpp:56).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'rbf_kernel' (rbf_kernel/top.cpp:57).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 123.559 ; gain = 67.594
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 138.836 ; gain = 82.871
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (rbf_kernel/top.cpp:9).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream2.data.V' (rbf_kernel/top.cpp:9).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream1.data.V' (rbf_kernel/top.cpp:9).
INFO: [XFORM 203-721] Changing loop 'Loop_1_proc' (rbf_kernel/top.cpp:47) to a process function for dataflow in function 'rbf_kernel'.
INFO: [XFORM 203-721] Changing loop 'Loop_LOOP_12_proc' (rbf_kernel/top.cpp:69) to a process function for dataflow in function 'rbf_kernel'.
INFO: [XFORM 203-712] Applying dataflow to function 'rbf_kernel', detected/extracted 3 process function(s): 
	 'Loop_1_proc'
	 'Loop_LOOP_12_proc'
	 'Block_Rbf_kernel_func.exit_proc'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 175.957 ; gain = 119.992
WARNING: [XFORM 203-631] Renaming function 'Block_Rbf_kernel_func.exit_proc' to 'Block_Rbf_kernel_fun' (rbf_kernel/top.cpp:56:22)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 203.637 ; gain = 147.672
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rbf_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 15.423 seconds; current allocated memory: 158.307 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.084 seconds; current allocated memory: 158.454 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_LOOP_12_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_12'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum', rbf_kernel/top.cpp:72->rbf_kernel/top.cpp:56) and 'fadd' operation ('sum', rbf_kernel/top.cpp:72->rbf_kernel/top.cpp:56).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum', rbf_kernel/top.cpp:72->rbf_kernel/top.cpp:56) and 'fadd' operation ('sum', rbf_kernel/top.cpp:72->rbf_kernel/top.cpp:56).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum', rbf_kernel/top.cpp:72->rbf_kernel/top.cpp:56) and 'fadd' operation ('sum', rbf_kernel/top.cpp:72->rbf_kernel/top.cpp:56).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum', rbf_kernel/top.cpp:72->rbf_kernel/top.cpp:56) and 'fadd' operation ('sum', rbf_kernel/top.cpp:72->rbf_kernel/top.cpp:56).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.152 seconds; current allocated memory: 158.795 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.091 seconds; current allocated memory: 158.914 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_Rbf_kernel_fun' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 159.042 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.076 seconds; current allocated memory: 159.140 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rbf_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.095 seconds; current allocated memory: 159.259 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.109 seconds; current allocated memory: 159.390 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_1_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.131 seconds; current allocated memory: 160.474 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_LOOP_12_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'rbf_kernel_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'rbf_kernel_faddfsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'rbf_kernel_fmul_32ns_32ns_32_4_max_dsp_1' to 'rbf_kernel_fmul_3cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'rbf_kernel_faddfsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'rbf_kernel_fmul_3cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_LOOP_12_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.223 seconds; current allocated memory: 160.867 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_Rbf_kernel_fun' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'rbf_kernel_fexp_32ns_32ns_32_9_full_dsp_1' to 'rbf_kernel_fexp_3dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'rbf_kernel_fexp_3dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'rbf_kernel_fmul_3cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_Rbf_kernel_fun'.
INFO: [HLS 200-111]  Elapsed time: 0.228 seconds; current allocated memory: 161.625 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rbf_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'rbf_kernel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'rbf_kernel_temp2_buf' to 'rbf_kernel_temp2_eOg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'rbf_kernel'.
INFO: [HLS 200-111]  Elapsed time: 0.344 seconds; current allocated memory: 162.196 MB.
INFO: [RTMG 210-278] Implementing memory 'rbf_kernel_temp_buf_memcore_ram (RAM)' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'sum_0_i_loc_channel_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:19 . Memory (MB): peak = 217.766 ; gain = 161.801
INFO: [SYSC 207-301] Generating SystemC RTL for rbf_kernel.
INFO: [VHDL 208-304] Generating VHDL RTL for rbf_kernel.
INFO: [VLOG 209-307] Generating Verilog RTL for rbf_kernel.
INFO: [HLS 200-112] Total elapsed time: 19.096 seconds; peak allocated memory: 162.196 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'rbf_kernel/top.cpp' ... 
WARNING: [HLS 214-114] Only function calls and local variable declarations are allowed in a dataflow region: rbf_kernel/top.cpp:17:2
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 102.602 ; gain = 46.375
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 102.602 ; gain = 46.375
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'rbf_kernel' (rbf_kernel/top.cpp:54).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'rbf_kernel' (rbf_kernel/top.cpp:51).
INFO: [XFORM 203-603] Inlining function 'Rbf_kernel_func' into 'rbf_kernel' (rbf_kernel/top.cpp:58).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'rbf_kernel' (rbf_kernel/top.cpp:59).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 123.957 ; gain = 67.730
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 139.574 ; gain = 83.348
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (rbf_kernel/top.cpp:9).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream2.data.V' (rbf_kernel/top.cpp:9).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream1.data.V' (rbf_kernel/top.cpp:9).
WARNING: [XFORM 203-104] Completely partitioning array 'temp_buf' (rbf_kernel/top.cpp:33) accessed through non-constant indices on dimension 1 (rbf_kernel/top.cpp:73:2), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'temp_buf' (rbf_kernel/top.cpp:33) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'temp2_buf' (rbf_kernel/top.cpp:35) accessed through non-constant indices on dimension 1 (rbf_kernel/top.cpp:73:2), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'temp2_buf' (rbf_kernel/top.cpp:35) in dimension 1 completely.
INFO: [XFORM 203-721] Changing loop 'Loop_1_proc' (rbf_kernel/top.cpp:49) to a process function for dataflow in function 'rbf_kernel'.
INFO: [XFORM 203-721] Changing loop 'Loop_LOOP_12_proc' (rbf_kernel/top.cpp:71) to a process function for dataflow in function 'rbf_kernel'.
INFO: [XFORM 203-712] Applying dataflow to function 'rbf_kernel', detected/extracted 3 process function(s): 
	 'Loop_1_proc'
	 'Loop_LOOP_12_proc'
	 'Block_Rbf_kernel_func.exit_proc'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:58 ; elapsed = 00:01:12 . Memory (MB): peak = 348.980 ; gain = 292.754
WARNING: [XFORM 203-631] Renaming function 'Block_Rbf_kernel_func.exit_proc' to 'Block_Rbf_kernel_fun' (rbf_kernel/top.cpp:58:22)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:35 ; elapsed = 00:01:50 . Memory (MB): peak = 1382.773 ; gain = 1326.547
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rbf_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 119.895 seconds; current allocated memory: 1.023 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 5.772 seconds; current allocated memory: 1.032 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_LOOP_12_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_12'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum', rbf_kernel/top.cpp:74->rbf_kernel/top.cpp:58) and 'fadd' operation ('sum', rbf_kernel/top.cpp:74->rbf_kernel/top.cpp:58).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum', rbf_kernel/top.cpp:74->rbf_kernel/top.cpp:58) and 'fadd' operation ('sum', rbf_kernel/top.cpp:74->rbf_kernel/top.cpp:58).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum', rbf_kernel/top.cpp:74->rbf_kernel/top.cpp:58) and 'fadd' operation ('sum', rbf_kernel/top.cpp:74->rbf_kernel/top.cpp:58).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum', rbf_kernel/top.cpp:74->rbf_kernel/top.cpp:58) and 'fadd' operation ('sum', rbf_kernel/top.cpp:74->rbf_kernel/top.cpp:58).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 15.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 5.079 seconds; current allocated memory: 1.036 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.783 seconds; current allocated memory: 1.044 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_Rbf_kernel_fun' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.227 seconds; current allocated memory: 1.044 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.054 seconds; current allocated memory: 1.044 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rbf_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.744 seconds; current allocated memory: 1.047 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.383 seconds; current allocated memory: 1.053 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'Loop_1_proc' is 50179 from HDL expression: (1'b1 == ap_CS_fsm_state4)
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_1_proc'.
INFO: [HLS 200-111]  Elapsed time: 366.169 seconds; current allocated memory: 2.167 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_LOOP_12_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'rbf_kernel_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'rbf_kernel_faddfsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'rbf_kernel_fmul_32ns_32ns_32_4_max_dsp_1' to 'rbf_kernel_fmul_3cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'rbf_kernel_mux_78410_32_1_1' to 'rbf_kernel_mux_78dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'rbf_kernel_faddfsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'rbf_kernel_fmul_3cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'rbf_kernel_mux_78dEe': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_LOOP_12_proc'.
INFO: [HLS 200-111]  Elapsed time: 17.969 seconds; current allocated memory: 2.180 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_Rbf_kernel_fun' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'rbf_kernel_fexp_32ns_32ns_32_9_full_dsp_1' to 'rbf_kernel_fexp_3eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'rbf_kernel_fexp_3eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'rbf_kernel_fmul_3cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_Rbf_kernel_fun'.
INFO: [HLS 200-111]  Elapsed time: 13.194 seconds; current allocated memory: 2.183 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rbf_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'rbf_kernel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port CONTROL_BUS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'rbf_kernel'.
INFO: [HLS 200-111]  Elapsed time: 152.881 seconds; current allocated memory: 2.396 GB.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_1_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_0_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_1_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_0_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_2_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_4_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_6_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_8_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_10_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_12_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_14_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_16_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_18_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_20_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_22_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_24_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_26_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_28_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_30_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_32_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_34_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_36_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_38_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_40_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_42_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_44_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_46_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_48_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_50_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_52_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_54_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_56_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_58_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_60_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_62_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_64_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_66_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_68_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_70_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_72_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_74_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_76_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_78_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_80_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_82_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_84_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_86_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_88_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_90_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_92_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_94_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_96_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_98_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_100_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_102_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_104_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_106_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_108_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_110_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_112_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_114_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_116_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_118_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_120_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_122_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_124_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_126_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_128_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_130_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_132_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_134_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_136_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_138_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_140_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_142_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_144_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_146_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_148_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_150_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_152_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_154_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_156_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_158_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_160_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_162_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_164_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_166_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_168_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_170_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_172_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_174_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_176_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_178_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_180_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_182_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_184_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_186_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_188_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_190_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_192_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_194_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_196_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_198_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_200_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_202_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_204_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_206_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_208_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_210_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_212_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_214_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_216_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_218_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_220_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_222_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_224_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_226_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_228_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_230_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_232_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_234_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_236_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_238_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_240_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_242_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_244_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_246_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_248_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_250_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_252_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_254_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_256_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_258_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_260_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_262_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_264_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_266_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_268_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_270_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_272_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_274_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_276_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_278_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_280_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_282_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_284_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_286_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_288_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_290_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_292_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_294_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_296_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_298_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_300_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_302_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_304_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_306_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_308_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_310_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_312_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_314_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_316_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_318_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_320_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_322_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_324_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_326_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_328_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_330_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_332_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_334_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_336_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_338_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_340_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_342_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_344_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_346_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_348_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_350_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_352_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_354_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_356_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_358_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_360_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_362_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_364_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_366_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_368_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_370_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_372_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_374_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_376_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_378_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_380_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_382_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_384_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_386_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_388_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_390_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_392_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_394_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_396_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_398_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_400_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_402_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_404_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_406_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_408_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_410_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_412_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_414_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_416_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_418_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_420_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_422_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_424_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_426_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_428_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_430_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_432_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_434_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_436_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_438_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_440_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_442_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_444_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_446_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_448_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_450_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_452_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_454_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_456_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_458_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_460_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_462_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_464_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_466_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_468_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_470_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_472_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_474_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_476_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_478_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_480_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_482_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_484_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_486_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_488_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_490_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_492_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_494_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_496_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_498_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_500_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_502_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_504_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_506_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_508_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_510_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_512_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_514_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_516_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_518_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_520_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_522_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_524_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_526_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_528_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_530_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_532_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_534_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_536_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_538_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_540_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_542_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_544_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_546_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_548_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_550_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_552_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_554_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_556_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_558_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_560_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_562_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_564_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_566_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_568_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_570_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_572_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_574_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_576_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_578_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_580_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_582_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_584_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_586_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_588_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_590_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_592_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_594_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_596_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_598_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_600_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_602_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_604_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_606_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_608_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_610_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_612_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_614_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_616_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_618_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_620_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_622_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_624_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_626_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_628_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_630_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_632_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_634_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_636_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_638_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_640_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_642_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_644_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_646_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_648_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_650_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_652_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_654_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_656_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_658_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_660_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_662_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_664_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_666_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_668_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_670_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_672_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_674_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_676_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_678_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_680_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_682_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_684_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_686_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_688_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_690_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_692_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_694_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_696_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_698_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_700_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_702_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_704_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_706_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_708_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_710_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_712_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_714_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_716_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_718_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_720_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_722_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_724_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_726_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_728_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_730_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_732_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_734_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_736_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_738_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_740_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_742_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_744_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_746_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_748_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_750_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_752_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_754_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_756_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_758_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_760_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_762_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_764_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_766_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_768_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_770_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_772_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_774_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_776_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_778_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_780_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_782_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_3_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_5_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_7_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_9_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_11_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_13_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_15_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_17_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_19_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_21_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_23_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_25_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_27_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_29_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_31_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_33_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_35_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_37_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_39_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_41_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_43_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_45_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_47_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_49_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_51_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_53_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_55_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_57_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_59_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_61_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_63_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_65_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_67_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_69_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_71_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_73_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_75_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_77_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_79_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_81_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_83_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_85_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_87_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_89_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_91_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_93_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_95_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_97_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_99_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_101_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_103_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_105_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_107_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_109_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_111_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_113_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_115_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_117_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_119_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_121_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_123_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_125_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_127_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_129_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_131_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_133_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_135_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_137_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_139_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_141_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_143_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_145_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_147_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_149_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_151_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_153_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_155_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_157_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_159_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_161_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_163_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_165_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_167_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_169_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_171_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_173_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_175_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_177_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_179_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_181_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_183_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_185_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_187_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_189_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_191_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_193_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_195_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_197_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_199_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_201_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_203_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_205_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_207_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_209_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_211_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_213_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_215_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_217_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_219_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_221_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_223_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_225_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_227_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_229_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_231_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_233_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_235_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_237_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_239_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_241_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_243_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_245_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_247_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_249_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_251_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_253_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_255_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_257_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_259_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_261_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_263_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_265_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_267_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_269_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_271_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_273_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_275_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_277_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_279_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_281_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_283_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_285_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_287_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_289_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_291_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_293_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_295_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_297_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_299_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_301_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_303_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_305_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_307_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_309_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_311_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_313_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_315_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_317_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_319_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_321_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_323_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_325_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_327_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_329_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_331_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_333_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_335_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_337_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_339_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_341_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_343_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_345_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_347_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_349_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_351_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_353_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_355_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_357_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_359_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_361_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_363_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_365_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_367_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_369_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_371_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_373_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_375_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_377_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_379_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_381_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_383_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_385_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_387_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_389_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_391_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_393_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_395_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_397_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_399_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_401_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_403_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_405_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_407_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_409_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_411_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_413_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_415_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_417_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_419_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_421_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_423_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_425_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_427_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_429_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_431_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_433_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_435_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_437_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_439_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_441_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_443_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_445_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_447_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_449_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_451_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_453_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_455_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_457_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_459_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_461_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_463_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_465_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_467_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_469_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_471_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_473_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_475_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_477_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_479_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_481_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_483_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_485_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_487_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_489_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_491_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_493_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_495_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_497_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_499_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_501_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_503_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_505_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_507_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_509_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_511_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_513_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_515_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_517_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_519_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_521_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_523_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_525_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_527_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_529_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_531_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_533_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_535_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_537_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_539_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_541_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_543_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_545_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_547_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_549_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_551_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_553_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_555_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_557_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_559_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_561_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_563_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_565_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_567_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_569_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_571_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_573_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_575_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_577_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_579_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_581_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_583_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_585_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_587_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_589_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_591_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_593_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_595_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_597_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_599_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_601_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_603_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_605_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_607_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_609_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_611_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_613_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_615_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_617_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_619_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_621_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_623_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_625_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_627_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_629_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_631_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_633_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_635_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_637_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_639_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_641_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_643_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_645_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_647_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_649_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_651_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_653_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_655_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_657_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_659_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_661_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_663_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_665_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_667_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_669_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_671_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_673_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_675_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_677_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_679_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_681_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_683_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_685_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_687_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_689_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_691_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_693_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_695_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_697_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_699_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_701_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_703_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_705_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_707_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_709_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_711_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_713_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_715_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_717_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_719_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_721_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_723_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_725_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_727_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_729_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_731_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_733_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_735_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_737_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_739_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_741_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_743_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_745_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_747_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_749_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_751_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_753_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_755_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_757_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_759_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_761_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_763_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_765_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_767_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_769_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_771_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_773_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_775_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_777_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_779_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_781_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_783_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_2_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_4_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_6_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_8_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_10_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_12_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_14_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_16_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_18_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_20_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_22_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_24_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_26_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_28_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_30_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_32_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_34_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_36_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_38_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_40_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_42_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_44_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_46_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_48_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_50_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_52_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_54_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_56_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_58_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_60_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_62_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_64_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_66_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_68_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_70_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_72_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_74_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_76_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_78_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_80_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_82_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_84_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_86_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_88_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_90_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_92_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_94_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_96_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_98_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_100_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_102_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_104_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_106_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_108_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_110_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_112_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_114_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_116_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_118_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_120_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_122_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_124_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_126_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_128_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_130_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_132_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_134_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_136_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_138_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_140_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_142_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_144_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_146_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_148_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_150_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_152_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_154_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_156_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_158_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_160_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_162_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_164_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_166_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_168_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_170_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_172_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_174_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_176_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_178_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_180_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_182_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_184_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_186_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_188_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_190_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_192_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_194_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_196_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_198_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_200_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_202_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_204_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_206_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_208_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_210_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_212_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_214_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_216_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_218_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_220_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_222_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_224_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_226_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_228_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_230_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_232_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_234_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_236_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_238_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_240_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_242_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_244_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_246_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_248_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_250_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_252_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_254_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_256_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_258_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_260_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_262_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_264_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_266_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_268_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_270_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_272_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_274_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_276_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_278_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_280_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_282_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_284_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_286_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_288_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_290_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_292_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_294_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_296_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_298_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_300_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_302_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_304_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_306_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_308_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_310_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_312_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_314_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_316_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_318_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_320_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_322_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_324_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_326_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_328_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_330_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_332_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_334_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_336_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_338_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_340_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_342_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_344_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_346_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_348_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_350_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_352_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_354_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_356_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_358_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_360_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_362_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_364_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_366_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_368_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_370_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_372_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_374_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_376_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_378_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_380_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_382_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_384_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_386_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_388_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_390_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_392_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_394_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_396_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_398_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_400_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_402_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_404_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_406_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_408_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_410_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_412_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_414_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_416_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_418_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_420_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_422_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_424_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_426_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_428_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_430_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_432_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_434_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_436_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_438_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_440_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_442_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_444_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_446_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_448_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_450_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_452_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_454_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_456_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_458_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_460_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_462_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_464_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_466_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_468_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_470_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_472_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_474_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_476_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_478_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_480_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_482_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_484_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_486_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_488_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_490_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_492_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_494_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_496_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_498_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_500_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_502_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_504_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_506_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_508_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_510_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_512_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_514_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_516_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_518_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_520_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_522_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_524_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_526_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_528_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_530_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_532_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_534_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_536_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_538_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_540_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_542_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_544_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_546_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_548_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_550_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_552_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_554_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_556_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_558_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_560_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_562_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_564_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_566_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_568_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_570_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_572_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_574_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_576_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_578_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_580_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_582_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_584_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_586_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_588_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_590_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_592_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_594_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_596_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_598_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_600_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_602_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_604_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_606_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_608_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_610_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_612_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_614_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_616_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_618_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_620_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_622_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_624_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_626_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_628_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_630_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_632_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_634_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_636_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_638_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_640_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_642_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_644_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_646_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_648_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_650_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_652_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_654_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_656_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_658_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_660_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_662_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_664_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_666_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_668_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_670_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_672_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_674_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_676_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_678_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_680_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_682_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_684_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_686_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_688_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_690_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_692_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_694_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_696_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_698_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_700_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_702_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_704_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_706_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_708_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_710_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_712_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_714_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_716_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_718_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_720_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_722_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_724_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_726_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_728_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_730_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_732_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_734_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_736_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_738_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_740_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_742_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_744_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_746_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_748_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_750_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_752_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_754_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_756_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_758_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_760_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_762_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_764_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_766_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_768_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_770_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_772_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_774_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_776_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_778_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_780_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_782_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_3_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_5_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_7_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_9_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_11_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_13_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_15_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_17_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_19_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_21_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_23_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_25_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_27_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_29_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_31_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_33_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_35_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_37_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_39_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_41_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_43_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_45_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_47_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_49_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_51_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_53_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_55_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_57_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_59_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_61_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_63_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_65_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_67_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_69_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_71_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_73_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_75_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_77_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_79_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_81_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_83_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_85_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_87_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_89_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_91_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_93_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_95_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_97_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_99_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_101_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_103_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_105_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_107_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_109_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_111_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_113_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_115_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_117_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_119_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_121_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_123_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_125_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_127_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_129_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_131_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_133_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_135_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_137_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_139_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_141_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_143_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_145_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_147_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_149_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_151_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_153_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_155_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_157_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_159_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_161_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_163_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_165_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_167_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_169_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_171_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_173_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_175_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_177_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_179_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_181_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_183_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_185_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_187_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_189_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_191_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_193_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_195_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_197_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_199_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_201_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_203_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_205_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_207_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_209_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_211_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_213_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_215_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_217_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_219_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_221_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_223_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_225_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_227_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_229_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_231_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_233_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_235_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_237_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_239_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_241_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_243_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_245_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_247_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_249_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_251_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_253_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_255_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_257_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_259_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_261_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_263_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_265_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_267_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_269_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_271_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_273_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_275_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_277_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_279_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_281_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_283_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_285_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_287_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_289_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_291_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_293_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_295_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_297_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_299_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_301_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_303_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_305_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_307_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_309_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_311_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_313_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_315_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_317_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_319_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_321_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_323_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_325_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_327_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_329_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_331_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_333_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_335_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_337_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_339_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_341_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_343_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_345_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_347_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_349_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_351_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_353_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_355_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_357_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_359_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_361_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_363_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_365_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_367_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_369_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_371_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_373_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_375_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_377_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_379_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_381_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_383_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_385_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_387_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_389_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_391_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_393_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_395_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_397_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_399_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_401_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_403_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_405_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_407_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_409_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_411_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_413_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_415_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_417_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_419_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_421_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_423_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_425_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_427_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_429_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_431_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_433_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_435_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_437_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_439_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_441_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_443_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_445_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_447_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_449_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_451_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_453_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_455_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_457_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_459_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_461_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_463_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_465_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_467_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_469_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_471_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_473_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_475_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_477_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_479_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_481_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_483_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_485_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_487_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_489_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_491_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_493_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_495_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_497_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_499_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_501_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_503_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_505_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_507_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_509_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_511_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_513_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_515_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_517_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_519_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_521_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_523_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_525_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_527_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_529_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_531_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_533_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_535_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_537_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_539_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_541_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_543_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_545_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_547_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_549_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_551_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_553_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_555_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_557_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_559_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_561_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_563_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_565_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_567_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_569_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_571_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_573_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_575_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_577_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_579_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_581_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_583_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_585_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_587_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_589_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_591_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_593_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_595_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_597_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_599_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_601_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_603_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_605_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_607_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_609_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_611_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_613_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_615_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_617_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_619_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_621_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_623_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_625_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_627_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_629_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_631_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_633_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_635_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_637_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_639_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_641_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_643_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_645_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_647_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_649_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_651_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_653_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_655_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_657_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_659_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_661_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_663_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_665_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_667_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_669_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_671_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_673_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_675_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_677_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_679_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_681_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_683_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_685_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_687_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_689_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_691_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_693_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_695_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_697_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_699_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_701_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_703_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_705_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_707_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_709_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_711_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_713_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_715_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_717_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_719_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_721_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_723_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_725_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_727_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_729_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_731_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_733_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_735_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_737_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_739_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_741_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_743_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_745_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_747_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_749_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_751_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_753_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_755_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_757_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_759_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_761_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_763_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_765_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_767_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_769_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_771_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_773_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_775_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_777_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_779_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_781_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_783_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_0_i_loc_channel_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:13:10 ; elapsed = 00:14:21 . Memory (MB): peak = 10228.887 ; gain = 10172.660
INFO: [SYSC 207-301] Generating SystemC RTL for rbf_kernel.
INFO: [VHDL 208-304] Generating VHDL RTL for rbf_kernel.
INFO: [VLOG 209-307] Generating Verilog RTL for rbf_kernel.
INFO: [HLS 200-112] Total elapsed time: 891.261 seconds; peak allocated memory: 2.396 GB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'rbf_kernel/top.cpp' ... 
WARNING: [HLS 214-114] Only function calls and local variable declarations are allowed in a dataflow region: rbf_kernel/top.cpp:17:2
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:25 . Memory (MB): peak = 102.582 ; gain = 46.801
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:25 . Memory (MB): peak = 102.582 ; gain = 46.801
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'rbf_kernel' (rbf_kernel/top.cpp:54).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'rbf_kernel' (rbf_kernel/top.cpp:51).
INFO: [XFORM 203-603] Inlining function 'Rbf_kernel_func' into 'rbf_kernel' (rbf_kernel/top.cpp:58).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'rbf_kernel' (rbf_kernel/top.cpp:59).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:26 . Memory (MB): peak = 124.027 ; gain = 68.246
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:26 . Memory (MB): peak = 139.141 ; gain = 83.359
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (rbf_kernel/top.cpp:9).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream2.data.V' (rbf_kernel/top.cpp:9).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream1.data.V' (rbf_kernel/top.cpp:9).
INFO: [XFORM 203-721] Changing loop 'Loop_1_proc' (rbf_kernel/top.cpp:49) to a process function for dataflow in function 'rbf_kernel'.
INFO: [XFORM 203-721] Changing loop 'Loop_LOOP_12_proc' (rbf_kernel/top.cpp:71) to a process function for dataflow in function 'rbf_kernel'.
INFO: [XFORM 203-712] Applying dataflow to function 'rbf_kernel', detected/extracted 3 process function(s): 
	 'Loop_1_proc'
	 'Loop_LOOP_12_proc'
	 'Block_Rbf_kernel_func.exit_proc'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:27 . Memory (MB): peak = 174.977 ; gain = 119.195
WARNING: [XFORM 203-152] Cannot apply array mapping directives with instance name 'temp_buf' (rbf_kernel/top.cpp:33): cannot find another array to be merged with.
WARNING: [XFORM 203-152] Cannot apply array mapping directives with instance name 'temp2_buf' (rbf_kernel/top.cpp:35): cannot find another array to be merged with.
WARNING: [XFORM 203-631] Renaming function 'Block_Rbf_kernel_func.exit_proc' to 'Block_Rbf_kernel_fun' (rbf_kernel/top.cpp:58:22)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:27 . Memory (MB): peak = 203.535 ; gain = 147.754
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rbf_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 27.398 seconds; current allocated memory: 158.330 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.085 seconds; current allocated memory: 158.478 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_LOOP_12_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_12'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum', rbf_kernel/top.cpp:74->rbf_kernel/top.cpp:58) and 'fadd' operation ('sum', rbf_kernel/top.cpp:74->rbf_kernel/top.cpp:58).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum', rbf_kernel/top.cpp:74->rbf_kernel/top.cpp:58) and 'fadd' operation ('sum', rbf_kernel/top.cpp:74->rbf_kernel/top.cpp:58).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum', rbf_kernel/top.cpp:74->rbf_kernel/top.cpp:58) and 'fadd' operation ('sum', rbf_kernel/top.cpp:74->rbf_kernel/top.cpp:58).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum', rbf_kernel/top.cpp:74->rbf_kernel/top.cpp:58) and 'fadd' operation ('sum', rbf_kernel/top.cpp:74->rbf_kernel/top.cpp:58).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.146 seconds; current allocated memory: 158.803 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.084 seconds; current allocated memory: 158.922 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_Rbf_kernel_fun' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.097 seconds; current allocated memory: 159.065 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.072 seconds; current allocated memory: 159.164 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rbf_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.093 seconds; current allocated memory: 159.283 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 159.413 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_1_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.117 seconds; current allocated memory: 160.498 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_LOOP_12_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'rbf_kernel_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'rbf_kernel_faddfsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'rbf_kernel_fmul_32ns_32ns_32_4_max_dsp_1' to 'rbf_kernel_fmul_3cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'rbf_kernel_faddfsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'rbf_kernel_fmul_3cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_LOOP_12_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.211 seconds; current allocated memory: 160.874 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_Rbf_kernel_fun' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'rbf_kernel_fexp_32ns_32ns_32_9_full_dsp_1' to 'rbf_kernel_fexp_3dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'rbf_kernel_fexp_3dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'rbf_kernel_fmul_3cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_Rbf_kernel_fun'.
INFO: [HLS 200-111]  Elapsed time: 0.198 seconds; current allocated memory: 161.649 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rbf_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'rbf_kernel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'rbf_kernel_temp2_buf' to 'rbf_kernel_temp2_eOg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'rbf_kernel'.
INFO: [HLS 200-111]  Elapsed time: 0.321 seconds; current allocated memory: 162.204 MB.
INFO: [RTMG 210-278] Implementing memory 'rbf_kernel_temp_buf_memcore_ram (RAM)' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'sum_0_i_loc_channel_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:31 . Memory (MB): peak = 217.414 ; gain = 161.633
INFO: [SYSC 207-301] Generating SystemC RTL for rbf_kernel.
INFO: [VHDL 208-304] Generating VHDL RTL for rbf_kernel.
INFO: [VLOG 209-307] Generating Verilog RTL for rbf_kernel.
INFO: [HLS 200-112] Total elapsed time: 30.848 seconds; peak allocated memory: 162.204 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'rbf_kernel/top.cpp' ... 
WARNING: [HLS 214-114] Only function calls and local variable declarations are allowed in a dataflow region: rbf_kernel/top.cpp:17:2
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 102.512 ; gain = 46.281
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 102.512 ; gain = 46.281
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'rbf_kernel' (rbf_kernel/top.cpp:54).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'rbf_kernel' (rbf_kernel/top.cpp:51).
INFO: [XFORM 203-603] Inlining function 'Rbf_kernel_func' into 'rbf_kernel' (rbf_kernel/top.cpp:58).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'rbf_kernel' (rbf_kernel/top.cpp:59).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 123.727 ; gain = 67.496
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 138.992 ; gain = 82.762
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (rbf_kernel/top.cpp:9).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream2.data.V' (rbf_kernel/top.cpp:9).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream1.data.V' (rbf_kernel/top.cpp:9).
INFO: [XFORM 203-721] Changing loop 'Loop_1_proc' (rbf_kernel/top.cpp:49) to a process function for dataflow in function 'rbf_kernel'.
INFO: [XFORM 203-721] Changing loop 'Loop_LOOP_12_proc' (rbf_kernel/top.cpp:71) to a process function for dataflow in function 'rbf_kernel'.
INFO: [XFORM 203-712] Applying dataflow to function 'rbf_kernel', detected/extracted 3 process function(s): 
	 'Loop_1_proc'
	 'Loop_LOOP_12_proc'
	 'Block_Rbf_kernel_func.exit_proc'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 175.031 ; gain = 118.801
WARNING: [XFORM 203-152] Cannot apply array mapping directives with instance name 'temp_buf' (rbf_kernel/top.cpp:33): cannot find another array to be merged with.
WARNING: [XFORM 203-152] Cannot apply array mapping directives with instance name 'temp2_buf' (rbf_kernel/top.cpp:35): cannot find another array to be merged with.
WARNING: [XFORM 203-631] Renaming function 'Block_Rbf_kernel_func.exit_proc' to 'Block_Rbf_kernel_fun' (rbf_kernel/top.cpp:58:22)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 203.957 ; gain = 147.727
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rbf_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 15.628 seconds; current allocated memory: 158.330 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.078 seconds; current allocated memory: 158.478 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_LOOP_12_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_12'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum', rbf_kernel/top.cpp:74->rbf_kernel/top.cpp:58) and 'fadd' operation ('sum', rbf_kernel/top.cpp:74->rbf_kernel/top.cpp:58).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum', rbf_kernel/top.cpp:74->rbf_kernel/top.cpp:58) and 'fadd' operation ('sum', rbf_kernel/top.cpp:74->rbf_kernel/top.cpp:58).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum', rbf_kernel/top.cpp:74->rbf_kernel/top.cpp:58) and 'fadd' operation ('sum', rbf_kernel/top.cpp:74->rbf_kernel/top.cpp:58).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum', rbf_kernel/top.cpp:74->rbf_kernel/top.cpp:58) and 'fadd' operation ('sum', rbf_kernel/top.cpp:74->rbf_kernel/top.cpp:58).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.145 seconds; current allocated memory: 158.802 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.081 seconds; current allocated memory: 158.921 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_Rbf_kernel_fun' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.098 seconds; current allocated memory: 159.065 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.073 seconds; current allocated memory: 159.163 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rbf_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.087 seconds; current allocated memory: 159.283 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 159.413 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_1_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.122 seconds; current allocated memory: 160.497 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_LOOP_12_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'rbf_kernel_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'rbf_kernel_faddfsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'rbf_kernel_fmul_32ns_32ns_32_4_max_dsp_1' to 'rbf_kernel_fmul_3cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'rbf_kernel_faddfsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'rbf_kernel_fmul_3cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_LOOP_12_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.209 seconds; current allocated memory: 160.874 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_Rbf_kernel_fun' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'rbf_kernel_fexp_32ns_32ns_32_9_full_dsp_1' to 'rbf_kernel_fexp_3dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'rbf_kernel_fexp_3dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'rbf_kernel_fmul_3cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_Rbf_kernel_fun'.
INFO: [HLS 200-111]  Elapsed time: 0.247 seconds; current allocated memory: 161.648 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rbf_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'rbf_kernel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'rbf_kernel_temp2_buf' to 'rbf_kernel_temp2_eOg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'rbf_kernel'.
INFO: [HLS 200-111]  Elapsed time: 0.331 seconds; current allocated memory: 162.203 MB.
INFO: [RTMG 210-278] Implementing memory 'rbf_kernel_temp_buf_memcore_ram (RAM)' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'sum_0_i_loc_channel_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:19 . Memory (MB): peak = 217.590 ; gain = 161.359
INFO: [SYSC 207-301] Generating SystemC RTL for rbf_kernel.
INFO: [VHDL 208-304] Generating VHDL RTL for rbf_kernel.
INFO: [VLOG 209-307] Generating Verilog RTL for rbf_kernel.
INFO: [HLS 200-112] Total elapsed time: 19.08 seconds; peak allocated memory: 162.203 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'rbf_kernel/top.cpp' ... 
WARNING: [HLS 214-114] Only function calls and local variable declarations are allowed in a dataflow region: rbf_kernel/top.cpp:17:2
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 102.605 ; gain = 47.051
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 102.605 ; gain = 47.051
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'rbf_kernel' (rbf_kernel/top.cpp:54).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'rbf_kernel' (rbf_kernel/top.cpp:51).
INFO: [XFORM 203-603] Inlining function 'Rbf_kernel_func' into 'rbf_kernel' (rbf_kernel/top.cpp:58).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'rbf_kernel' (rbf_kernel/top.cpp:59).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 123.383 ; gain = 67.828
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 139.168 ; gain = 83.613
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (rbf_kernel/top.cpp:9).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream2.data.V' (rbf_kernel/top.cpp:9).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream1.data.V' (rbf_kernel/top.cpp:9).
INFO: [XFORM 203-131] Reshaping array 'temp_buf' (rbf_kernel/top.cpp:33) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'temp2_buf' (rbf_kernel/top.cpp:35) in dimension 1 completely.
INFO: [XFORM 203-721] Changing loop 'Loop_1_proc' (rbf_kernel/top.cpp:49) to a process function for dataflow in function 'rbf_kernel'.
INFO: [XFORM 203-721] Changing loop 'Loop_LOOP_12_proc' (rbf_kernel/top.cpp:71) to a process function for dataflow in function 'rbf_kernel'.
INFO: [XFORM 203-712] Applying dataflow to function 'rbf_kernel', detected/extracted 3 process function(s): 
	 'Loop_1_proc'
	 'Loop_LOOP_12_proc'
	 'Block_Rbf_kernel_func.exit_proc'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 175.641 ; gain = 120.086
WARNING: [XFORM 203-631] Renaming function 'Block_Rbf_kernel_func.exit_proc' to 'Block_Rbf_kernel_fun' (rbf_kernel/top.cpp:58:22)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 206.047 ; gain = 150.492
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rbf_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 15.742 seconds; current allocated memory: 160.383 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 160.750 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_LOOP_12_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_12'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum', rbf_kernel/top.cpp:74->rbf_kernel/top.cpp:58) and 'fadd' operation ('sum', rbf_kernel/top.cpp:74->rbf_kernel/top.cpp:58).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum', rbf_kernel/top.cpp:74->rbf_kernel/top.cpp:58) and 'fadd' operation ('sum', rbf_kernel/top.cpp:74->rbf_kernel/top.cpp:58).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum', rbf_kernel/top.cpp:74->rbf_kernel/top.cpp:58) and 'fadd' operation ('sum', rbf_kernel/top.cpp:74->rbf_kernel/top.cpp:58).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum', rbf_kernel/top.cpp:74->rbf_kernel/top.cpp:58) and 'fadd' operation ('sum', rbf_kernel/top.cpp:74->rbf_kernel/top.cpp:58).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 18.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.331 seconds; current allocated memory: 161.265 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.101 seconds; current allocated memory: 161.510 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_Rbf_kernel_fun' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.134 seconds; current allocated memory: 161.618 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.074 seconds; current allocated memory: 161.753 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rbf_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.099 seconds; current allocated memory: 161.869 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.235 seconds; current allocated memory: 162.103 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'Loop_1_proc' is 50270 from HDL expression: ((1'b0 == ap_block_pp0_stage0_11001) & (exitcond_i_i_reg_645 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_1_proc'.
INFO: [HLS 200-111]  Elapsed time: 4.059 seconds; current allocated memory: 164.813 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_LOOP_12_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'rbf_kernel_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'rbf_kernel_faddfsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'rbf_kernel_fmul_32ns_32ns_32_4_max_dsp_1' to 'rbf_kernel_fmul_3cud' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'Loop_LOOP_12_proc' is 25118, found 2 HDL expressions with this fanout: ((1'b0 == ap_block_pp0_stage0_11001) & (tmp_7_i_fu_103_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0)), ((1'b0 == ap_block_pp0_stage1_11001) & (tmp_7_i_reg_298 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1))
INFO: [RTGEN 206-100] Generating core module 'rbf_kernel_faddfsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'rbf_kernel_fmul_3cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_LOOP_12_proc'.
INFO: [HLS 200-111]  Elapsed time: 2.281 seconds; current allocated memory: 165.976 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_Rbf_kernel_fun' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'rbf_kernel_fexp_32ns_32ns_32_9_full_dsp_1' to 'rbf_kernel_fexp_3dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'rbf_kernel_fexp_3dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'rbf_kernel_fmul_3cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_Rbf_kernel_fun'.
INFO: [HLS 200-111]  Elapsed time: 0.461 seconds; current allocated memory: 166.782 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rbf_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'rbf_kernel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port CONTROL_BUS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'rbf_kernel'.
INFO: [HLS 200-111]  Elapsed time: 0.329 seconds; current allocated memory: 167.348 MB.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_buf_loc_chann_U(fifo_w25088_d2_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'temp_buf_loc_channel_U(fifo_w25088_d2_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'sum_0_i_loc_channel_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:11 ; elapsed = 00:00:26 . Memory (MB): peak = 224.516 ; gain = 168.961
INFO: [SYSC 207-301] Generating SystemC RTL for rbf_kernel.
INFO: [VHDL 208-304] Generating VHDL RTL for rbf_kernel.
INFO: [VLOG 209-307] Generating Verilog RTL for rbf_kernel.
INFO: [HLS 200-112] Total elapsed time: 26.159 seconds; peak allocated memory: 167.348 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'rbf_kernel/top.cpp' ... 
WARNING: [HLS 214-114] Only function calls and local variable declarations are allowed in a dataflow region: rbf_kernel/top.cpp:17:2
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 102.520 ; gain = 46.984
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 102.520 ; gain = 46.984
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'rbf_kernel' (rbf_kernel/top.cpp:54).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'rbf_kernel' (rbf_kernel/top.cpp:51).
INFO: [XFORM 203-603] Inlining function 'Rbf_kernel_func' into 'rbf_kernel' (rbf_kernel/top.cpp:58).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'rbf_kernel' (rbf_kernel/top.cpp:59).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 124.168 ; gain = 68.633
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 139.648 ; gain = 84.113
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (rbf_kernel/top.cpp:9).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream2.data.V' (rbf_kernel/top.cpp:9).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream1.data.V' (rbf_kernel/top.cpp:9).
INFO: [XFORM 203-721] Changing loop 'Loop_1_proc' (rbf_kernel/top.cpp:49) to a process function for dataflow in function 'rbf_kernel'.
INFO: [XFORM 203-721] Changing loop 'Loop_LOOP_12_proc' (rbf_kernel/top.cpp:71) to a process function for dataflow in function 'rbf_kernel'.
INFO: [XFORM 203-712] Applying dataflow to function 'rbf_kernel', detected/extracted 3 process function(s): 
	 'Loop_1_proc'
	 'Loop_LOOP_12_proc'
	 'Block_Rbf_kernel_func.exit_proc'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 175.109 ; gain = 119.574
WARNING: [XFORM 203-631] Renaming function 'Block_Rbf_kernel_func.exit_proc' to 'Block_Rbf_kernel_fun' (rbf_kernel/top.cpp:58:22)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 203.352 ; gain = 147.816
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rbf_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
ERROR: [SCHED 204-42] Cannot implement 'store' operation (rbf_kernel/top.cpp:56) of constant 0 on array 'temp2_buf' with core 'FIFO'.
INFO: [HLS 200-111]  Elapsed time: 15.683 seconds; current allocated memory: 158.011 MB.
INFO: [HLS 200-112] Total elapsed time: 15.726 seconds; peak allocated memory: 158.011 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'rbf_kernel/top.cpp' ... 
WARNING: [HLS 214-114] Only function calls and local variable declarations are allowed in a dataflow region: rbf_kernel/top.cpp:17:2
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 102.605 ; gain = 46.914
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 102.605 ; gain = 46.914
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'rbf_kernel' (rbf_kernel/top.cpp:52).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'rbf_kernel' (rbf_kernel/top.cpp:49).
INFO: [XFORM 203-603] Inlining function 'Rbf_kernel_func' into 'rbf_kernel' (rbf_kernel/top.cpp:56).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'rbf_kernel' (rbf_kernel/top.cpp:57).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 123.496 ; gain = 67.805
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 139.215 ; gain = 83.523
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (rbf_kernel/top.cpp:9).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream2.data.V' (rbf_kernel/top.cpp:9).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream1.data.V' (rbf_kernel/top.cpp:9).
INFO: [XFORM 203-721] Changing loop 'Loop_1_proc' (rbf_kernel/top.cpp:47) to a process function for dataflow in function 'rbf_kernel'.
INFO: [XFORM 203-721] Changing loop 'Loop_LOOP_12_proc' (rbf_kernel/top.cpp:70) to a process function for dataflow in function 'rbf_kernel'.
INFO: [XFORM 203-712] Applying dataflow to function 'rbf_kernel', detected/extracted 3 process function(s): 
	 'Loop_1_proc'
	 'Loop_LOOP_12_proc'
	 'Block_Rbf_kernel_func.exit_proc'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 175.727 ; gain = 120.035
WARNING: [XFORM 203-631] Renaming function 'Block_Rbf_kernel_func.exit_proc' to 'Block_Rbf_kernel_fun' (rbf_kernel/top.cpp:56:22)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 204.117 ; gain = 148.426
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rbf_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 15.351 seconds; current allocated memory: 158.307 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.079 seconds; current allocated memory: 158.455 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_LOOP_12_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_12'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum', rbf_kernel/top.cpp:73->rbf_kernel/top.cpp:56) and 'fadd' operation ('sum', rbf_kernel/top.cpp:73->rbf_kernel/top.cpp:56).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum', rbf_kernel/top.cpp:73->rbf_kernel/top.cpp:56) and 'fadd' operation ('sum', rbf_kernel/top.cpp:73->rbf_kernel/top.cpp:56).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum', rbf_kernel/top.cpp:73->rbf_kernel/top.cpp:56) and 'fadd' operation ('sum', rbf_kernel/top.cpp:73->rbf_kernel/top.cpp:56).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum', rbf_kernel/top.cpp:73->rbf_kernel/top.cpp:56) and 'fadd' operation ('sum', rbf_kernel/top.cpp:73->rbf_kernel/top.cpp:56).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.142 seconds; current allocated memory: 158.795 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.081 seconds; current allocated memory: 158.914 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_Rbf_kernel_fun' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.093 seconds; current allocated memory: 159.042 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.072 seconds; current allocated memory: 159.141 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rbf_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.088 seconds; current allocated memory: 159.260 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.096 seconds; current allocated memory: 159.390 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_1_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.132 seconds; current allocated memory: 160.475 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_LOOP_12_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'rbf_kernel_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'rbf_kernel_faddfsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'rbf_kernel_fmul_32ns_32ns_32_4_max_dsp_1' to 'rbf_kernel_fmul_3cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'rbf_kernel_faddfsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'rbf_kernel_fmul_3cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_LOOP_12_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.211 seconds; current allocated memory: 160.867 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_Rbf_kernel_fun' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'rbf_kernel_fexp_32ns_32ns_32_9_full_dsp_1' to 'rbf_kernel_fexp_3dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'rbf_kernel_fexp_3dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'rbf_kernel_fmul_3cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_Rbf_kernel_fun'.
INFO: [HLS 200-111]  Elapsed time: 0.206 seconds; current allocated memory: 161.626 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rbf_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'rbf_kernel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'rbf_kernel_temp2_buf' to 'rbf_kernel_temp2_eOg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'rbf_kernel'.
INFO: [HLS 200-111]  Elapsed time: 0.322 seconds; current allocated memory: 162.196 MB.
INFO: [RTMG 210-278] Implementing memory 'rbf_kernel_temp_buf_memcore_ram (RAM)' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'sum_0_i_loc_channel_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:19 . Memory (MB): peak = 217.531 ; gain = 161.840
INFO: [SYSC 207-301] Generating SystemC RTL for rbf_kernel.
INFO: [VHDL 208-304] Generating VHDL RTL for rbf_kernel.
INFO: [VLOG 209-307] Generating Verilog RTL for rbf_kernel.
INFO: [HLS 200-112] Total elapsed time: 18.786 seconds; peak allocated memory: 162.196 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'rbf_kernel/top.cpp' ... 
WARNING: [HLS 214-114] Only function calls and local variable declarations are allowed in a dataflow region: rbf_kernel/top.cpp:17:2
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 102.695 ; gain = 47.129
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 102.695 ; gain = 47.129
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'rbf_kernel' (rbf_kernel/top.cpp:52).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'rbf_kernel' (rbf_kernel/top.cpp:49).
INFO: [XFORM 203-603] Inlining function 'Rbf_kernel_func' into 'rbf_kernel' (rbf_kernel/top.cpp:56).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'rbf_kernel' (rbf_kernel/top.cpp:57).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 123.848 ; gain = 68.281
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 139.266 ; gain = 83.699
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (rbf_kernel/top.cpp:9).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream2.data.V' (rbf_kernel/top.cpp:9).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream1.data.V' (rbf_kernel/top.cpp:9).
INFO: [XFORM 203-501] Unrolling loop 'LOOP_12' (rbf_kernel/top.cpp:69) in function 'rbf_kernel' partially with a factor of 20.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_12' in function 'rbf_kernel'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_12' in function 'rbf_kernel'.
INFO: [XFORM 203-721] Changing loop 'Loop_1_proc' (rbf_kernel/top.cpp:47) to a process function for dataflow in function 'rbf_kernel'.
INFO: [XFORM 203-721] Changing loop 'Loop_LOOP_12_proc' (rbf_kernel/top.cpp:69) to a process function for dataflow in function 'rbf_kernel'.
INFO: [XFORM 203-712] Applying dataflow to function 'rbf_kernel', detected/extracted 3 process function(s): 
	 'Loop_1_proc'
	 'Loop_LOOP_12_proc'
	 'Block_Rbf_kernel_func.exit_proc'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:27 . Memory (MB): peak = 175.980 ; gain = 120.414
WARNING: [XFORM 203-631] Renaming function 'Block_Rbf_kernel_func.exit_proc' to 'Block_Rbf_kernel_fun' (rbf_kernel/top.cpp:56:22)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:14 ; elapsed = 00:00:28 . Memory (MB): peak = 204.434 ; gain = 148.867
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rbf_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 27.678 seconds; current allocated memory: 159.091 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 159.239 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_LOOP_12_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_12'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'fadd' operation ('sum_17', rbf_kernel/top.cpp:73->rbf_kernel/top.cpp:56) and 'fadd' operation ('sum', rbf_kernel/top.cpp:73->rbf_kernel/top.cpp:56).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'fadd' operation ('sum_17', rbf_kernel/top.cpp:73->rbf_kernel/top.cpp:56) and 'fadd' operation ('sum', rbf_kernel/top.cpp:73->rbf_kernel/top.cpp:56).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'fadd' operation ('sum_17', rbf_kernel/top.cpp:73->rbf_kernel/top.cpp:56) and 'fadd' operation ('sum', rbf_kernel/top.cpp:73->rbf_kernel/top.cpp:56).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0)
   between 'fadd' operation ('sum_17', rbf_kernel/top.cpp:73->rbf_kernel/top.cpp:56) and 'fadd' operation ('sum', rbf_kernel/top.cpp:73->rbf_kernel/top.cpp:56).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 67, distance = 1, offset = 0)
   between 'fadd' operation ('sum_17', rbf_kernel/top.cpp:73->rbf_kernel/top.cpp:56) and 'fadd' operation ('sum', rbf_kernel/top.cpp:73->rbf_kernel/top.cpp:56).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 74, distance = 1, offset = 0)
   between 'fadd' operation ('sum_17', rbf_kernel/top.cpp:73->rbf_kernel/top.cpp:56) and 'fadd' operation ('sum', rbf_kernel/top.cpp:73->rbf_kernel/top.cpp:56).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 78, distance = 1, offset = 0)
   between 'fadd' operation ('sum_17', rbf_kernel/top.cpp:73->rbf_kernel/top.cpp:56) and 'fadd' operation ('sum', rbf_kernel/top.cpp:73->rbf_kernel/top.cpp:56).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 79, distance = 1, offset = 0)
   between 'fadd' operation ('sum_17', rbf_kernel/top.cpp:73->rbf_kernel/top.cpp:56) and 'fadd' operation ('sum', rbf_kernel/top.cpp:73->rbf_kernel/top.cpp:56).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 80, Depth = 92.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'fadd' operation ('sum_17') to 'fadd' operation ('sum') (combination delay: 16.281 ns) to honor II or Latency constraint in region 'LOOP_12'.
WARNING: [SCHED 204-21] Estimated clock period (14.512ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'fadd' operation ('sum', rbf_kernel/top.cpp:73->rbf_kernel/top.cpp:56) (7.26 ns)
	'fadd' operation ('sum_1', rbf_kernel/top.cpp:73->rbf_kernel/top.cpp:56) (7.26 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.555 seconds; current allocated memory: 160.385 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 161.439 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_Rbf_kernel_fun' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.323 seconds; current allocated memory: 161.546 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 161.681 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rbf_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 161.800 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.164 seconds; current allocated memory: 161.931 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_1_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.158 seconds; current allocated memory: 163.068 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_LOOP_12_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'rbf_kernel_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'rbf_kernel_faddfsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'rbf_kernel_fsub_32ns_32ns_32_5_full_dsp_1' to 'rbf_kernel_fsub_3cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'rbf_kernel_fmul_32ns_32ns_32_4_max_dsp_1' to 'rbf_kernel_fmul_3dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'rbf_kernel_faddfsbkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'rbf_kernel_fmul_3dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'rbf_kernel_fsub_3cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_LOOP_12_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 165.127 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_Rbf_kernel_fun' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'rbf_kernel_fexp_32ns_32ns_32_9_full_dsp_1' to 'rbf_kernel_fexp_3eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'rbf_kernel_fexp_3eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'rbf_kernel_fmul_3dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_Rbf_kernel_fun'.
INFO: [HLS 200-111]  Elapsed time: 0.608 seconds; current allocated memory: 165.797 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rbf_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'rbf_kernel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'rbf_kernel_temp2_buf' to 'rbf_kernel_temp2_fYi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'rbf_kernel'.
INFO: [HLS 200-111]  Elapsed time: 0.343 seconds; current allocated memory: 166.459 MB.
INFO: [RTMG 210-278] Implementing memory 'rbf_kernel_temp_buf_memcore_ram (RAM)' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'sum_3_loc_channel_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:16 ; elapsed = 00:00:33 . Memory (MB): peak = 224.551 ; gain = 168.984
INFO: [SYSC 207-301] Generating SystemC RTL for rbf_kernel.
INFO: [VHDL 208-304] Generating VHDL RTL for rbf_kernel.
INFO: [VLOG 209-307] Generating Verilog RTL for rbf_kernel.
INFO: [HLS 200-112] Total elapsed time: 32.868 seconds; peak allocated memory: 166.459 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'rbf_kernel/top.cpp' ... 
WARNING: [HLS 214-114] Only function calls and local variable declarations are allowed in a dataflow region: rbf_kernel/top.cpp:17:2
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 102.645 ; gain = 47.199
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 102.645 ; gain = 47.199
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'rbf_kernel' (rbf_kernel/top.cpp:52).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'rbf_kernel' (rbf_kernel/top.cpp:49).
INFO: [XFORM 203-603] Inlining function 'Rbf_kernel_func' into 'rbf_kernel' (rbf_kernel/top.cpp:56).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'rbf_kernel' (rbf_kernel/top.cpp:57).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 123.652 ; gain = 68.207
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 139.148 ; gain = 83.703
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (rbf_kernel/top.cpp:9).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream2.data.V' (rbf_kernel/top.cpp:9).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream1.data.V' (rbf_kernel/top.cpp:9).
INFO: [XFORM 203-501] Unrolling loop 'LOOP_12' (rbf_kernel/top.cpp:69) in function 'rbf_kernel' partially with a factor of 50.
INFO: [XFORM 203-721] Changing loop 'Loop_1_proc' (rbf_kernel/top.cpp:47) to a process function for dataflow in function 'rbf_kernel'.
INFO: [XFORM 203-721] Changing loop 'Loop_LOOP_12_proc' (rbf_kernel/top.cpp:69) to a process function for dataflow in function 'rbf_kernel'.
INFO: [XFORM 203-712] Applying dataflow to function 'rbf_kernel', detected/extracted 3 process function(s): 
	 'Loop_1_proc'
	 'Loop_LOOP_12_proc'
	 'Block_Rbf_kernel_func.exit_proc'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:04:59 ; elapsed = 00:05:13 . Memory (MB): peak = 177.418 ; gain = 121.973
WARNING: [XFORM 203-631] Renaming function 'Block_Rbf_kernel_func.exit_proc' to 'Block_Rbf_kernel_fun' (rbf_kernel/top.cpp:56:22)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:05:10 ; elapsed = 00:05:24 . Memory (MB): peak = 206.422 ; gain = 150.977
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rbf_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 324.238 seconds; current allocated memory: 160.490 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.086 seconds; current allocated memory: 160.638 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_LOOP_12_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_12'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'fadd' operation ('sum_47', rbf_kernel/top.cpp:73->rbf_kernel/top.cpp:56) and 'fadd' operation ('sum', rbf_kernel/top.cpp:73->rbf_kernel/top.cpp:56).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'fadd' operation ('sum_47', rbf_kernel/top.cpp:73->rbf_kernel/top.cpp:56) and 'fadd' operation ('sum', rbf_kernel/top.cpp:73->rbf_kernel/top.cpp:56).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'fadd' operation ('sum_47', rbf_kernel/top.cpp:73->rbf_kernel/top.cpp:56) and 'fadd' operation ('sum', rbf_kernel/top.cpp:73->rbf_kernel/top.cpp:56).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0)
   between 'fadd' operation ('sum_47', rbf_kernel/top.cpp:73->rbf_kernel/top.cpp:56) and 'fadd' operation ('sum', rbf_kernel/top.cpp:73->rbf_kernel/top.cpp:56).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 130, distance = 1, offset = 0)
   between 'fadd' operation ('sum_47', rbf_kernel/top.cpp:73->rbf_kernel/top.cpp:56) and 'fadd' operation ('sum', rbf_kernel/top.cpp:73->rbf_kernel/top.cpp:56).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 193, distance = 1, offset = 0)
   between 'fadd' operation ('sum_47', rbf_kernel/top.cpp:73->rbf_kernel/top.cpp:56) and 'fadd' operation ('sum', rbf_kernel/top.cpp:73->rbf_kernel/top.cpp:56).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 197, distance = 1, offset = 0)
   between 'fadd' operation ('sum_47', rbf_kernel/top.cpp:73->rbf_kernel/top.cpp:56) and 'fadd' operation ('sum', rbf_kernel/top.cpp:73->rbf_kernel/top.cpp:56).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 199, distance = 1, offset = 0)
   between 'fadd' operation ('sum_47', rbf_kernel/top.cpp:73->rbf_kernel/top.cpp:56) and 'fadd' operation ('sum', rbf_kernel/top.cpp:73->rbf_kernel/top.cpp:56).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 200, Depth = 212.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'fadd' operation ('sum_47') to 'fadd' operation ('sum') (combination delay: 16.281 ns) to honor II or Latency constraint in region 'LOOP_12'.
WARNING: [SCHED 204-21] Estimated clock period (14.512ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'fadd' operation ('sum', rbf_kernel/top.cpp:73->rbf_kernel/top.cpp:56) (7.26 ns)
	'fadd' operation ('sum_1', rbf_kernel/top.cpp:73->rbf_kernel/top.cpp:56) (7.26 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.296 seconds; current allocated memory: 163.266 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.732 seconds; current allocated memory: 165.714 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_Rbf_kernel_fun' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.669 seconds; current allocated memory: 165.904 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.082 seconds; current allocated memory: 166.023 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rbf_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.098 seconds; current allocated memory: 166.143 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.209 seconds; current allocated memory: 166.310 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_1_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.198 seconds; current allocated memory: 167.462 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_LOOP_12_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'rbf_kernel_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'rbf_kernel_faddfsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'rbf_kernel_fsub_32ns_32ns_32_5_full_dsp_1' to 'rbf_kernel_fsub_3cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'rbf_kernel_fmul_32ns_32ns_32_4_max_dsp_1' to 'rbf_kernel_fmul_3dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'rbf_kernel_faddfsbkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'rbf_kernel_fmul_3dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'rbf_kernel_fsub_3cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_LOOP_12_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.465 seconds; current allocated memory: 172.112 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_Rbf_kernel_fun' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'rbf_kernel_fexp_32ns_32ns_32_9_full_dsp_1' to 'rbf_kernel_fexp_3eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'rbf_kernel_fexp_3eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'rbf_kernel_fmul_3dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_Rbf_kernel_fun'.
INFO: [HLS 200-111]  Elapsed time: 1.249 seconds; current allocated memory: 172.896 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rbf_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'rbf_kernel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'rbf_kernel_temp2_buf' to 'rbf_kernel_temp2_fYi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'rbf_kernel'.
INFO: [HLS 200-111]  Elapsed time: 0.348 seconds; current allocated memory: 173.520 MB.
INFO: [RTMG 210-278] Implementing memory 'rbf_kernel_temp_buf_memcore_ram (RAM)' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'sum_5_loc_channel_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:05:15 ; elapsed = 00:05:32 . Memory (MB): peak = 237.613 ; gain = 182.168
INFO: [SYSC 207-301] Generating SystemC RTL for rbf_kernel.
INFO: [VHDL 208-304] Generating VHDL RTL for rbf_kernel.
INFO: [VLOG 209-307] Generating Verilog RTL for rbf_kernel.
INFO: [HLS 200-112] Total elapsed time: 331.966 seconds; peak allocated memory: 173.520 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'rbf_kernel/top.cpp' ... 
WARNING: [HLS 214-114] Only function calls and local variable declarations are allowed in a dataflow region: rbf_kernel/top.cpp:17:2
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 102.555 ; gain = 46.270
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 102.555 ; gain = 46.270
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'rbf_kernel' (rbf_kernel/top.cpp:52).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'rbf_kernel' (rbf_kernel/top.cpp:49).
INFO: [XFORM 203-603] Inlining function 'Rbf_kernel_func' into 'rbf_kernel' (rbf_kernel/top.cpp:56).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'rbf_kernel' (rbf_kernel/top.cpp:57).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 124.113 ; gain = 67.828
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 139.676 ; gain = 83.391
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (rbf_kernel/top.cpp:9).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream2.data.V' (rbf_kernel/top.cpp:9).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream1.data.V' (rbf_kernel/top.cpp:9).
INFO: [XFORM 203-501] Unrolling loop 'LOOP_12' (rbf_kernel/top.cpp:69) in function 'rbf_kernel' partially with a factor of 10.
WARNING: [XFORM 203-561] Updating loop upper bound from 79 to 78 for loop 'LOOP_12' in function 'rbf_kernel'.
WARNING: [XFORM 203-561] Updating loop lower bound from 79 to 78 for loop 'LOOP_12' in function 'rbf_kernel'.
INFO: [XFORM 203-721] Changing loop 'Loop_1_proc' (rbf_kernel/top.cpp:47) to a process function for dataflow in function 'rbf_kernel'.
INFO: [XFORM 203-721] Changing loop 'Loop_LOOP_12_proc' (rbf_kernel/top.cpp:69) to a process function for dataflow in function 'rbf_kernel'.
INFO: [XFORM 203-712] Applying dataflow to function 'rbf_kernel', detected/extracted 3 process function(s): 
	 'Loop_1_proc'
	 'Loop_LOOP_12_proc'
	 'Block_Rbf_kernel_func.exit_proc'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:14 ; elapsed = 00:00:27 . Memory (MB): peak = 176.063 ; gain = 119.777
WARNING: [XFORM 203-631] Renaming function 'Block_Rbf_kernel_func.exit_proc' to 'Block_Rbf_kernel_fun' (rbf_kernel/top.cpp:56:22)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:15 ; elapsed = 00:00:28 . Memory (MB): peak = 204.109 ; gain = 147.824
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rbf_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 27.747 seconds; current allocated memory: 158.689 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.084 seconds; current allocated memory: 158.837 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_LOOP_12_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_12'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'fadd' operation ('sum_9', rbf_kernel/top.cpp:73->rbf_kernel/top.cpp:56) and 'fadd' operation ('sum', rbf_kernel/top.cpp:73->rbf_kernel/top.cpp:56).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'fadd' operation ('sum_9', rbf_kernel/top.cpp:73->rbf_kernel/top.cpp:56) and 'fadd' operation ('sum', rbf_kernel/top.cpp:73->rbf_kernel/top.cpp:56).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'fadd' operation ('sum_9', rbf_kernel/top.cpp:73->rbf_kernel/top.cpp:56) and 'fadd' operation ('sum', rbf_kernel/top.cpp:73->rbf_kernel/top.cpp:56).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0)
   between 'fadd' operation ('sum_9', rbf_kernel/top.cpp:73->rbf_kernel/top.cpp:56) and 'fadd' operation ('sum', rbf_kernel/top.cpp:73->rbf_kernel/top.cpp:56).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 0)
   between 'fadd' operation ('sum_9', rbf_kernel/top.cpp:73->rbf_kernel/top.cpp:56) and 'fadd' operation ('sum', rbf_kernel/top.cpp:73->rbf_kernel/top.cpp:56).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 39, distance = 1, offset = 0)
   between 'fadd' operation ('sum_9', rbf_kernel/top.cpp:73->rbf_kernel/top.cpp:56) and 'fadd' operation ('sum', rbf_kernel/top.cpp:73->rbf_kernel/top.cpp:56).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 40, Depth = 52.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'fadd' operation ('sum_9') to 'fadd' operation ('sum') (combination delay: 16.281 ns) to honor II or Latency constraint in region 'LOOP_12'.
WARNING: [SCHED 204-21] Estimated clock period (14.512ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'fadd' operation ('sum', rbf_kernel/top.cpp:73->rbf_kernel/top.cpp:56) (7.26 ns)
	'fadd' operation ('sum_1', rbf_kernel/top.cpp:73->rbf_kernel/top.cpp:56) (7.26 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 159.576 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.189 seconds; current allocated memory: 160.170 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_Rbf_kernel_fun' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.212 seconds; current allocated memory: 160.314 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.099 seconds; current allocated memory: 160.397 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rbf_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.091 seconds; current allocated memory: 160.516 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.149 seconds; current allocated memory: 160.683 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_1_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.145 seconds; current allocated memory: 161.768 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_LOOP_12_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'rbf_kernel_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'rbf_kernel_faddfsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'rbf_kernel_fsub_32ns_32ns_32_5_full_dsp_1' to 'rbf_kernel_fsub_3cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'rbf_kernel_fadd_32ns_32ns_32_5_full_dsp_1' to 'rbf_kernel_fadd_3dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'rbf_kernel_fmul_32ns_32ns_32_4_max_dsp_1' to 'rbf_kernel_fmul_3eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'rbf_kernel_fadd_3dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'rbf_kernel_faddfsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'rbf_kernel_fmul_3eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'rbf_kernel_fsub_3cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_LOOP_12_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.261 seconds; current allocated memory: 162.993 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_Rbf_kernel_fun' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'rbf_kernel_fexp_32ns_32ns_32_9_full_dsp_1' to 'rbf_kernel_fexp_3fYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'rbf_kernel_fexp_3fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'rbf_kernel_fmul_3eOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_Rbf_kernel_fun'.
INFO: [HLS 200-111]  Elapsed time: 0.429 seconds; current allocated memory: 163.694 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rbf_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'rbf_kernel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'rbf_kernel_temp2_buf' to 'rbf_kernel_temp2_g8j' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'rbf_kernel'.
INFO: [HLS 200-111]  Elapsed time: 0.343 seconds; current allocated memory: 164.357 MB.
INFO: [RTMG 210-278] Implementing memory 'rbf_kernel_temp_buf_memcore_ram (RAM)' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'sum_3_loc_channel_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:17 ; elapsed = 00:00:32 . Memory (MB): peak = 221.527 ; gain = 165.242
INFO: [SYSC 207-301] Generating SystemC RTL for rbf_kernel.
INFO: [VHDL 208-304] Generating VHDL RTL for rbf_kernel.
INFO: [VLOG 209-307] Generating Verilog RTL for rbf_kernel.
INFO: [HLS 200-112] Total elapsed time: 32.381 seconds; peak allocated memory: 164.357 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'rbf_kernel/top.cpp' ... 
WARNING: [HLS 214-114] Only function calls and local variable declarations are allowed in a dataflow region: rbf_kernel/top.cpp:17:2
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 102.535 ; gain = 46.605
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 102.535 ; gain = 46.605
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'rbf_kernel' (rbf_kernel/top.cpp:53).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'rbf_kernel' (rbf_kernel/top.cpp:50).
INFO: [XFORM 203-603] Inlining function 'Rbf_kernel_func' into 'rbf_kernel' (rbf_kernel/top.cpp:57).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'rbf_kernel' (rbf_kernel/top.cpp:58).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 123.906 ; gain = 67.977
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 139.520 ; gain = 83.590
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (rbf_kernel/top.cpp:9).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream2.data.V' (rbf_kernel/top.cpp:9).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream1.data.V' (rbf_kernel/top.cpp:9).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (rbf_kernel/top.cpp:47) in function 'rbf_kernel' partially with a factor of 10.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_12' (rbf_kernel/top.cpp:70) in function 'rbf_kernel' partially with a factor of 10.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'Loop-0' in function 'rbf_kernel'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'Loop-0' in function 'rbf_kernel'.
WARNING: [XFORM 203-561] Updating loop upper bound from 79 to 78 for loop 'LOOP_12' in function 'rbf_kernel'.
WARNING: [XFORM 203-561] Updating loop lower bound from 79 to 78 for loop 'LOOP_12' in function 'rbf_kernel'.
INFO: [XFORM 203-721] Changing loop 'Loop_1_proc' (rbf_kernel/top.cpp:47) to a process function for dataflow in function 'rbf_kernel'.
INFO: [XFORM 203-721] Changing loop 'Loop_LOOP_12_proc' (rbf_kernel/top.cpp:70) to a process function for dataflow in function 'rbf_kernel'.
WARNING: [XFORM 203-713] All the elements of global array 'temp_buf' should be updated in process function 'Loop_1_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'temp2_buf' should be updated in process function 'Loop_1_proc', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'rbf_kernel', detected/extracted 3 process function(s): 
	 'Loop_1_proc'
	 'Loop_LOOP_12_proc'
	 'Block_Rbf_kernel_func.exit_proc'.
ERROR: [XFORM 203-123] Cannot stream  'in_stream1.data.V': The entries are not accessed in sequential order.
ERROR: [HLS 200-70] Pre-synthesis failed.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'rbf_kernel/top.cpp' ... 
WARNING: [HLS 214-114] Only function calls and local variable declarations are allowed in a dataflow region: rbf_kernel/top.cpp:17:2
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 102.648 ; gain = 46.418
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 102.648 ; gain = 46.418
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'rbf_kernel' (rbf_kernel/top.cpp:52).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'rbf_kernel' (rbf_kernel/top.cpp:49).
INFO: [XFORM 203-603] Inlining function 'Rbf_kernel_func' into 'rbf_kernel' (rbf_kernel/top.cpp:56).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'rbf_kernel' (rbf_kernel/top.cpp:57).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 123.906 ; gain = 67.676
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 139.527 ; gain = 83.297
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (rbf_kernel/top.cpp:9).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream2.data.V' (rbf_kernel/top.cpp:9).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream1.data.V' (rbf_kernel/top.cpp:9).
INFO: [XFORM 203-501] Unrolling loop 'LOOP_12' (rbf_kernel/top.cpp:69) in function 'rbf_kernel' partially with a factor of 10.
WARNING: [XFORM 203-561] Updating loop upper bound from 79 to 78 for loop 'LOOP_12' in function 'rbf_kernel'.
WARNING: [XFORM 203-561] Updating loop lower bound from 79 to 78 for loop 'LOOP_12' in function 'rbf_kernel'.
INFO: [XFORM 203-721] Changing loop 'Loop_1_proc' (rbf_kernel/top.cpp:47) to a process function for dataflow in function 'rbf_kernel'.
INFO: [XFORM 203-721] Changing loop 'Loop_LOOP_12_proc' (rbf_kernel/top.cpp:69) to a process function for dataflow in function 'rbf_kernel'.
INFO: [XFORM 203-712] Applying dataflow to function 'rbf_kernel', detected/extracted 3 process function(s): 
	 'Loop_1_proc'
	 'Loop_LOOP_12_proc'
	 'Block_Rbf_kernel_func.exit_proc'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:27 . Memory (MB): peak = 176.402 ; gain = 120.172
WARNING: [XFORM 203-631] Renaming function 'Block_Rbf_kernel_func.exit_proc' to 'Block_Rbf_kernel_fun' (rbf_kernel/top.cpp:56:22)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:27 . Memory (MB): peak = 204.258 ; gain = 148.027
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rbf_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 27.232 seconds; current allocated memory: 158.690 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 158.837 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_LOOP_12_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_12'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'fadd' operation ('sum_9', rbf_kernel/top.cpp:73->rbf_kernel/top.cpp:56) and 'fadd' operation ('sum', rbf_kernel/top.cpp:73->rbf_kernel/top.cpp:56).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'fadd' operation ('sum_9', rbf_kernel/top.cpp:73->rbf_kernel/top.cpp:56) and 'fadd' operation ('sum', rbf_kernel/top.cpp:73->rbf_kernel/top.cpp:56).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'fadd' operation ('sum_9', rbf_kernel/top.cpp:73->rbf_kernel/top.cpp:56) and 'fadd' operation ('sum', rbf_kernel/top.cpp:73->rbf_kernel/top.cpp:56).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0)
   between 'fadd' operation ('sum_9', rbf_kernel/top.cpp:73->rbf_kernel/top.cpp:56) and 'fadd' operation ('sum', rbf_kernel/top.cpp:73->rbf_kernel/top.cpp:56).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 0)
   between 'fadd' operation ('sum_9', rbf_kernel/top.cpp:73->rbf_kernel/top.cpp:56) and 'fadd' operation ('sum', rbf_kernel/top.cpp:73->rbf_kernel/top.cpp:56).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 39, distance = 1, offset = 0)
   between 'fadd' operation ('sum_9', rbf_kernel/top.cpp:73->rbf_kernel/top.cpp:56) and 'fadd' operation ('sum', rbf_kernel/top.cpp:73->rbf_kernel/top.cpp:56).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 40, Depth = 52.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'fadd' operation ('sum_9') to 'fadd' operation ('sum') (combination delay: 16.281 ns) to honor II or Latency constraint in region 'LOOP_12'.
WARNING: [SCHED 204-21] Estimated clock period (14.512ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'fadd' operation ('sum', rbf_kernel/top.cpp:73->rbf_kernel/top.cpp:56) (7.26 ns)
	'fadd' operation ('sum_1', rbf_kernel/top.cpp:73->rbf_kernel/top.cpp:56) (7.26 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 159.577 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.429 seconds; current allocated memory: 160.171 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_Rbf_kernel_fun' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.353 seconds; current allocated memory: 160.314 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.077 seconds; current allocated memory: 160.397 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rbf_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.093 seconds; current allocated memory: 160.517 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.138 seconds; current allocated memory: 160.683 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_1_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.142 seconds; current allocated memory: 161.768 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_LOOP_12_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'rbf_kernel_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'rbf_kernel_faddfsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'rbf_kernel_fsub_32ns_32ns_32_5_full_dsp_1' to 'rbf_kernel_fsub_3cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'rbf_kernel_fadd_32ns_32ns_32_5_full_dsp_1' to 'rbf_kernel_fadd_3dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'rbf_kernel_fmul_32ns_32ns_32_4_max_dsp_1' to 'rbf_kernel_fmul_3eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'rbf_kernel_fadd_3dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'rbf_kernel_faddfsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'rbf_kernel_fmul_3eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'rbf_kernel_fsub_3cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_LOOP_12_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.269 seconds; current allocated memory: 162.993 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_Rbf_kernel_fun' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'rbf_kernel_fexp_32ns_32ns_32_9_full_dsp_1' to 'rbf_kernel_fexp_3fYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'rbf_kernel_fexp_3fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'rbf_kernel_fmul_3eOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_Rbf_kernel_fun'.
INFO: [HLS 200-111]  Elapsed time: 0.429 seconds; current allocated memory: 163.694 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rbf_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream1_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/in_stream2_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rbf_kernel/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'rbf_kernel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'rbf_kernel_temp2_buf' to 'rbf_kernel_temp2_g8j' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'rbf_kernel'.
INFO: [HLS 200-111]  Elapsed time: 0.335 seconds; current allocated memory: 164.357 MB.
INFO: [RTMG 210-278] Implementing memory 'rbf_kernel_temp_buf_memcore_ram (RAM)' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'sum_3_loc_channel_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:16 ; elapsed = 00:00:32 . Memory (MB): peak = 221.223 ; gain = 164.992
INFO: [SYSC 207-301] Generating SystemC RTL for rbf_kernel.
INFO: [VHDL 208-304] Generating VHDL RTL for rbf_kernel.
INFO: [VLOG 209-307] Generating Verilog RTL for rbf_kernel.
INFO: [HLS 200-112] Total elapsed time: 32.131 seconds; peak allocated memory: 164.357 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
