// Seed: 736749502
module module_0 (
    input tri0 id_0,
    input supply1 id_1,
    output tri id_2,
    input wor id_3,
    input tri1 id_4,
    input supply0 id_5
);
endmodule
module module_1 (
    output supply0 id_0,
    input wor id_1
    , id_28,
    input wand id_2,
    output wor id_3,
    input uwire id_4,
    input wand id_5,
    input tri id_6,
    input wand id_7,
    input wor id_8,
    output supply0 id_9,
    input supply0 id_10,
    output supply1 id_11,
    output supply0 id_12,
    input wor id_13,
    input wor id_14,
    output uwire id_15,
    input wor id_16,
    output tri1 id_17,
    input tri1 id_18,
    output tri1 id_19,
    input tri id_20,
    output wire id_21,
    input wor id_22,
    input tri id_23,
    output supply0 id_24,
    output tri id_25,
    output tri1 id_26
);
  assign id_9 = id_16;
  module_0(
      id_8, id_22, id_25, id_1, id_6, id_18
  );
  wire id_29, id_30;
  assign id_19 = id_8;
endmodule
