Banerjee, K., Souri, S., Kapur, P., and Saraswat, K. 2001. 3D ICs: A novel chip design for improving deep sub-micrometer interconnect performance and systems-on-chip integration. Proc. IEEE 89, 602--603.
Kerry Bernstein , Paul Andry , Jerome Cann , Phil Emma , David Greenberg , Wilfried Haensch , Mike Ignatowski , Steve Koester , John Magerlein , Ruchir Puri , Albert Young, Interconnects in the third dimension: design challenges for 3D ICs, Proceedings of the 44th annual Design Automation Conference, June 04-08, 2007, San Diego, California[doi>10.1145/1278480.1278623]
Bryan Black , Murali Annavaram , Ned Brekelbaum , John DeVale , Lei Jiang , Gabriel H. Loh , Don McCaule , Pat Morrow , Donald W. Nelson , Daniel Pantuso , Paul Reed , Jeff Rupley , Sadasivan Shankar , John Shen , Clair Webb, Die Stacking (3D) Microarchitecture, Proceedings of the 39th Annual IEEE/ACM International Symposium on Microarchitecture, p.469-479, December 09-13, 2006[doi>10.1109/MICRO.2006.18]
Jeff Burns , Gary Carpenter , Eren Kursun , Ruchir Puri , James Warnock , Michael Scheuermann, Design, CAD and technology challenges for future processors: 3D perspectives, Proceedings of the 48th Design Automation Conference, June 05-10, 2011, San Diego, California[doi>10.1145/2024724.2024772]
Calimera, A., Duraisami, K., Visweswara Sathanur, A., Sithambaram, P., Bahar, I., Macii, A., Macii, E., and Poncino, M. 2008. Thermal-Aware design techniques for nanometer cmos circuits. J. Low Power Electron. 4, 3, 374--384.
Chen, C. K., Knect, J. M., and Wyatt, P. W. 2006. A wafer-scale 3D circuit integration technology. IEEE Trans. Electron. Dev. 53, 10, 2507--2516.
Chen-Yong Cher , Eren Kursun, Exploring the effects of on-chip thermal variation on high-performance multicore architectures, ACM Transactions on Architecture and Code Optimization (TACO), v.8 n.1, p.1-22, April 2011[doi>10.1145/1952998.1953000]
Colgan, E. G., Furman, B., Gaynes, M., Graham, W. S., La Biance, N. C., Magerlein, J. H., Polastre, R. J., Rothwell, M. B., Bezama, R. J., Choudhary, R., Marston, K. C., Toy, H., Wakil, J., Zitz, J. A., and Schmidt, R. R. 2007. A practical implementation of silicon microchannel coolers for high-power chips. IEEE Trans. Compon. Packag. Technol. 30, 2.
J. Cong , Jie Wei , Yan Zhang, A thermal-driven floorplanning algorithm for 3D ICs, Proceedings of the 2004 IEEE/ACM International conference on Computer-aided design, p.306-313, November 07-11, 2004[doi>10.1109/ICCAD.2004.1382591]
Ayse K. Coskun , Jose L. Ayala , David Atienza , Tajana Simunic Rosing , Yusuf Leblebici, Dynamic thermal management in 3D multicore architectures, Proceedings of the Conference on Design, Automation and Test in Europe, April 20-24, 2009, Nice, France
Ayse K. Coskun , Andrew B. Kahng , Tajana Simunic Rosing, Temperature- and Cost-Aware Design of 3D Multiprocessor Architectures, Proceedings of the 2009 12th Euromicro Conference on Digital System Design,  Architectures, Methods and Tools, p.183-190, August 27-29, 2009[doi>10.1109/DSD.2009.233]
P. G. Emma , E. Kursun, Is 3D chip technology the next growth engine for performance improvement?, IBM Journal of Research and Development, v.52 n.6, p.541-552, November 2008[doi>10.1147/JRD.2008.5388561]
M. S. Floyd , S. Ghiasi , T. W. Keller , K. Rajamani , F. L. Rawson , J. C. Rubio , M. S. Ware, System power management support in the IBM POWER6 microprocessor, IBM Journal of Research and Development, v.51 n.6, p.733-746, November 2007[doi>10.1147/rd.516.0733]
Brent Goplen , Sachin Sapatnekar, Thermal via placement in 3D ICs, Proceedings of the 2005 international symposium on Physical design, April 03-06, 2005, San Francisco, California, USA[doi>10.1145/1055137.1055171]
Brent Goplen , Sachin Sapatnekar, Efficient Thermal Placement of Standard Cells in 3D ICs using a Force Directed Approach, Proceedings of the 2003 IEEE/ACM international conference on Computer-aided design, p.86, November 09-13, 2003[doi>10.1109/ICCAD.2003.60]
Guarini, K. W., Topol, A. W., Ieong, M., Yu, R., Shi, L., Newport, M. R., Frank, D. J., Singh, D. V., Cohen, G. M., Nitta, S. V., Boyd, D. C., O'Neil, P. A., Tempest, S. L., and Hensch, W. E. 2002. Electrical integrity of state-of-the-art 0.13um SOI CMOS devices and circuits transferred for three-dimensional integrated circuit fabrication. In Proceedings of the International Electronic Devices Meeting. 943--945.
W.-L. Hung , G. M. Link , Yuan Xie , N. Vijaykrishnan , M. J. Irwin, Interconnect and Thermal-aware Floorplanning for 3D Microprocessors, Proceedings of the 7th International Symposium on Quality Electronic Design, p.98-104, March 27-29, 2006[doi>10.1109/ISQED.2006.77]
Jain, A., Alam, S., Pozder, S., and Jones, R. E. 2009. Thermal-Electrical co-optimization of block-level floorplanning in 3D integrated circuits. In Proceedings of the EEE/ASME InterPack Conference.
Jain, A., Jones, R. E., Chatterjee, R., Pozder, S., and Huang, Z. 2008. Thermal modeling and design of 3D integrated circuits. In Proceedings of the IEEE Inter-Societal Conference on Thermal and Thermomechanical Phenomena. 1138--1145.
Kang, U., Chung, H.-J., Heo, S., Ahn, S.-H., Lee, H., Cha, S. H., Ahn, J., Kwon, D., Jim, J. H., Lee, J. W., Joo, H. S., Kim, W. S., Kim, H. K., Lee, E. M., Kim, S. R., Ma, K. H., Jang, D. H., Kim, N. S., Choi, M. S., Oh, S. J., Lee, J. B., Jung, T. K., Yoo, J. H., and Kim, C. 2009. 8Gb 3D ddr3 dram using through-silicon-via technology. In Proceedings of the IEEE International Solid-State Circuits Conference. 129--132.
Knickerbocker, J. U., Patel, C. S., Andry, P. S., Tsang, C. K., Buchwalter, L. P., Sprogis, D., Gan, H., Horton, R. R., Polastre, R., Wright, S. L., Schuster, C., Baks, C., Doany, F., Rosner, J., and Cordes, S. 2005. Three-Dimensional silicon integration using fine pitch interconnection, silicon processing and silicon carrier packaging technology. In Proceedings of the IEEE Custom Integrated Circuits Conference. 659--662.
Kursun, E., Cher, C. Y., Buyuktosunoglu, A., and Bose, P. 2006. Investigating the effects of task scheduling on thermal behavior. In IEEE International Symposium on Computer Architecture and Temperature-Aware Computer Systems.
Young-Joon Lee , Yoon Jo Kim , Gang Huang , Muhannad Bakir , Yogendra Joshi , Andrei Fedorov , Sung Kyu Lim, Co-design of signal, power, and thermal distribution networks for 3D ICs, Proceedings of the Conference on Design, Automation and Test in Europe, April 20-24, 2009, Nice, France
Yuchun Ma , Yongxiang Liu , Eren Kursun , Glenn Reinman , Jason Cong, Investigating the effects of fine-grain three-dimensional integration on microarchitecture design, ACM Journal on Emerging Technologies in Computing Systems (JETC), v.4 n.4, p.1-30, October 2008[doi>10.1145/1412587.1412590]
Patel, C., Tsang, C., Schuster, C., Doany, F. E., Nyikal, H., Baks, C. W., Budd, R., Buchwalter, L. P., Andry, P. S., Canaperi, D. F., Edelstein, D. C., Horton, R., Knickerbocker, J. U., Krywanczyk, T., Kwark, Y. H., Kwietniak, K. T., Magerlein, J. H., Rosner, J., and Sprogis, E. 2005. Silicon carrier with deep through-vias, fine pitch wiring and through cavity for parallel optical transceiver. In Proceedings of the IEEE Electronic Components and Technology Conference. 1318--1324.
Kiran Puttaswamy , Gabriel H. Loh, Thermal Herding: Microarchitecture Techniques for Controlling Hotspots in High-Performance 3D-Integrated Processors, Proceedings of the 2007 IEEE 13th International Symposium on High Performance Computer Architecture, p.193-204, February 10-14, 2007[doi>10.1109/HPCA.2007.346197]
Kiran Puttaswamy , Gabriel H. Loh, Thermal analysis of a 3D die-stacked high-performance microprocessor, Proceedings of the 16th ACM Great Lakes symposium on VLSI, April 30-May 01, 2006, Philadelphia, PA, USA[doi>10.1145/1127908.1127915]
Kiran Puttaswamy , Gabriel H. Loh, Implementing Caches in a 3D Technology for High Performance Processors, Proceedings of the 2005 International Conference on Computer Design, p.525-532, October 02-05, 2005[doi>10.1109/ICCD.2005.65]
Fabrication Technologies for Three-Dimensional Integrated Circuits, Proceedings of the 3rd International Symposium on Quality Electronic Design, p.33, March 18-21, 2002
Saito, H., Nakajima, M., Okamoto, T., Yamada, Y., Ohuchi, A., Iguchi, N., Sakamoto, T., Yamaguchi, K., and Mizuno, M. 2009. A chip-stacked memory for on-chip SRAM-Rick SoCs and processors. In Proceedings of the IEEE International Solid-State Circuits Conference. 59--62.
Kevin Skadron , Mircea R. Stan , Wei Huang , Sivakumar Velusamy , Karthik Sankaranarayanan , David Tarjan, Temperature-aware microarchitecture, Proceedings of the 30th annual international symposium on Computer architecture, June 09-11, 2003, San Diego, California[doi>10.1145/859618.859620]
Arvind Sridhar , Alessandro Vincenzi , Martino Ruggiero , Thomas Brunschwiler , David Atienza, 3D-ICE: fast compact transient thermal modeling for 3D ICs with inter-tier liquid cooling, Proceedings of the International Conference on Computer-Aided Design, November 07-11, 2010, San Jose, California
Suntharalingam, V., Berger, R., Clark, S., Kneet, J., Messier, A., Newcomb, K., Rathman, D., Slattery, R., Soaers, A., Stevenson, C., Warner, K., Young, D., Ang, L. P., Mansoorian, B., and Shaver, D. 2009. A 4-side tileable back illuminated 3D-integrated mpixel cmos image sensor. In Proceedings of the IEEE International Solid-State Circuits Conference. 37--39.
Swinnen, N., Ruythooren, W., De Moor, P., Bogaerts, L., Varbonell, L., De Munck, K., Eyckens, B., Stoukatch, S., Sabuncuoglu Tezcan, Tokei, Z., Vaes, J., and van Aelst, J. 2006. 3D integration by Cu-Cu thermo-compression bonding of extremely thinned bulk-Si die containing 10um pitch through-Si-vias. In Proceedings of the IEEE International Electronic Devices Meeting. 1--4.
A. W. Topol , D. C. La Tulipe, Jr. , L. Shi , D. J. Frank , K. Bernstein , S. E. Steen , A. Kumar , G. U. Singco , A. M. Young , K. W. Guarini , M. Ieong, Three-dimensional integrated circuits, IBM Journal of Research and Development, v.50 n.4/5, p.491-506, July 2006
Yuh-Fang Tsai , Yuan Xie , N. Vijaykrishnan , Mary Jane Irwin, Three-Dimensional Cache Design Exploration Using 3DCacti, Proceedings of the 2005 International Conference on Computer Design, p.519-524, October 02-05, 2005[doi>10.1109/ICCD.2005.108]
Yuan Xie, Processor Architecture Design Using 3D Integration Technology, Proceedings of the 2010 23rd International Conference on VLSI Design, p.446-451, January 03-07, 2010[doi>10.1109/VLSI.Design.2010.60]
Yuan Xie , Gabriel H. Loh , Bryan Black , Kerry Bernstein, Design space exploration for 3D architectures, ACM Journal on Emerging Technologies in Computing Systems (JETC), v.2 n.2, p.65-103, April 2006[doi>10.1145/1148015.1148016]
Wangyuan Zhang , Tao Li, Exploring Phase Change Memory and 3D Die-Stacking for Power/Thermal Friendly, Fast and Durable Memory Architectures, Proceedings of the 2009 18th International Conference on Parallel Architectures and Compilation Techniques, p.101-112, September 12-16, 2009[doi>10.1109/PACT.2009.30]
Xiuyi Zhou , Yi Xu , Yu Du , Youtao Zhang , Jun Yang, Thermal Management for 3D Processors via Task Scheduling, Proceedings of the 2008 37th International Conference on Parallel Processing, p.115-122, September 09-11, 2008[doi>10.1109/ICPP.2008.51]
Changyun Zhu , Zhenyu Gu , Li Shang , R. P. Dick , R. Joseph, Three-Dimensional Chip-Multiprocessor Run-Time Thermal Management, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.27 n.8, p.1479-1492, August 2008[doi>10.1109/TCAD.2008.925793]
