Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Wed Jan 13 09:00:36 2021
| Host         : DESKTOP-NKAIUVL running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file jumper_control_sets_placed.rpt
| Design       : jumper
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    31 |
|    Minimum number of control sets                        |    31 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    90 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    31 |
| >= 0 to < 4        |     9 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     9 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    10 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               2 |            1 |
| No           | No                    | Yes                    |             256 |           83 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              72 |           60 |
| Yes          | No                    | Yes                    |             292 |           90 |
| Yes          | Yes                   | No                     |              32 |           32 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+----------------------------------------------------------+------------------+------------------+----------------+--------------+
|  Clock Signal  |                       Enable Signal                      | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+----------------------------------------------------------+------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | trans_inst/tx_inst/tx_i_1_n_0                            | rst_IBUF         |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | read_inst/rx_inst/rx_reg_015_out                         |                  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | read_inst/rx_inst/rx_reg_113_out                         |                  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | read_inst/rx_inst/rx_reg_55_out                          |                  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | read_inst/rx_inst/rx_reg_63_out                          |                  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | read_inst/rx_inst/rx_reg_39_out                          |                  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | read_inst/rx_inst/rx_reg_47_out                          |                  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | read_inst/rx_inst/rx_reg_211_out                         |                  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | read_inst/rx_inst/rx_reg_71_out                          |                  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG |                                                          |                  |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | read_inst/rx_inst/rx_cnt[3]_i_1_n_0                      | rst_IBUF         |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | trans_inst/tx_inst/tx_cnt0                               | rst_IBUF         |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | trans_inst/E[0]                                          | rst_IBUF         |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG | trans_inst/byte_cnt[1]                                   | rst_IBUF         |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | trans_inst/transmit_vld_reg_0[0]                         | rst_IBUF         |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | read_inst/rx_inst/E[0]                                   | rst_IBUF         |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | read_inst/rx_inst/rx_vld0                                | rst_IBUF         |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | read_inst/rx_inst/rx_vld_reg_0[0]                        | rst_IBUF         |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | read_inst/rx_inst/rx_vld_reg_1[0]                        | rst_IBUF         |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG | trans_inst/delay_2clk/E[0]                               | rst_IBUF         |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | process_inst/sobel_detect/delay_3clk/has_corner_u_reg[0] | rst_IBUF         |                3 |              9 |         3.00 |
|  clk_IBUF_BUFG | process_inst/sobel_detect/delay_3clk/row_reg[7][0]       | rst_IBUF         |                5 |             16 |         3.20 |
|  clk_IBUF_BUFG | process_inst/sobel_detect/delay_3clk/row_reg[7]_0[0]     | rst_IBUF         |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG | process_inst/sobel_detect/delay_3clk/has_player_reg[0]   | rst_IBUF         |                7 |             17 |         2.43 |
|  clk_IBUF_BUFG | process_inst/rgb2grey/delay_2clk/ena_r_reg[1]_0[0]       | rst_IBUF         |               18 |             24 |         1.33 |
|  clk_IBUF_BUFG | process_inst/med/delay_3clk/ena_r_reg[2]_0[0]            | rst_IBUF         |               18 |             24 |         1.33 |
|  clk_IBUF_BUFG | process_inst/med/window/delay_1clk/E[0]                  | rst_IBUF         |               24 |             72 |         3.00 |
|  clk_IBUF_BUFG | process_inst/sobel_detect/window_sobel/delay_1clk/E[0]   | rst_IBUF         |               19 |             72 |         3.79 |
|  clk_IBUF_BUFG | process_inst/rgb2grey/delay_2clk/ena_r_reg[1]_0[0]       |                  |               40 |            144 |         3.60 |
|  clk_IBUF_BUFG | process_inst/med/delay_3clk/ena_r_reg[2]_0[0]            |                  |               44 |            144 |         3.27 |
|  clk_IBUF_BUFG |                                                          | rst_IBUF         |               83 |            256 |         3.08 |
+----------------+----------------------------------------------------------+------------------+------------------+----------------+--------------+


