
COP.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007aa4  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000080  08007bb0  08007bb0  00017bb0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007c30  08007c30  0002019c  2**0
                  CONTENTS
  4 .ARM          00000000  08007c30  08007c30  0002019c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08007c30  08007c30  0002019c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007c30  08007c30  00017c30  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08007c34  08007c34  00017c34  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000019c  20000000  08007c38  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000830  200001a0  08007dd4  000201a0  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  200009d0  08007dd4  000209d0  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0002019c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00015d5d  00000000  00000000  000201c5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003348  00000000  00000000  00035f22  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001180  00000000  00000000  00039270  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001058  00000000  00000000  0003a3f0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001e491  00000000  00000000  0003b448  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001561b  00000000  00000000  000598d9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009d36a  00000000  00000000  0006eef4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  0010c25e  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004834  00000000  00000000  0010c2b4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	200001a0 	.word	0x200001a0
 8000128:	00000000 	.word	0x00000000
 800012c:	08007b98 	.word	0x08007b98

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	200001a4 	.word	0x200001a4
 8000148:	08007b98 	.word	0x08007b98

0800014c <HAL_CAN_RxFifo1MsgPendingCallback>:
/* High priority interrupt routine																*/
/************************************************************************************************/
extern CAN_HandleTypeDef hcan;

void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 800014c:	b580      	push	{r7, lr}
 800014e:	b08c      	sub	sp, #48	; 0x30
 8000150:	af00      	add	r7, sp, #0
 8000152:	6078      	str	r0, [r7, #4]
	uint8_t Can1RxData[8] = {0};
 8000154:	2300      	movs	r3, #0
 8000156:	62bb      	str	r3, [r7, #40]	; 0x28
 8000158:	2300      	movs	r3, #0
 800015a:	62fb      	str	r3, [r7, #44]	; 0x2c
	CAN_RxHeaderTypeDef Can1RxHeader;
	  if (HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO1, &Can1RxHeader, Can1RxData) != HAL_OK)
 800015c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000160:	f107 020c 	add.w	r2, r7, #12
 8000164:	2101      	movs	r1, #1
 8000166:	6878      	ldr	r0, [r7, #4]
 8000168:	f005 faae 	bl	80056c8 <HAL_CAN_GetRxMessage>
 800016c:	4603      	mov	r3, r0
 800016e:	2b00      	cmp	r3, #0
 8000170:	d002      	beq.n	8000178 <HAL_CAN_RxFifo1MsgPendingCallback+0x2c>
	  {
		/* Reception Error */
		  Error_Handler();
 8000172:	f004 fd07 	bl	8004b84 <Error_Handler>
								ri++;
							rc++;								// increment message counter
						}
				}
	  }
}
 8000176:	e077      	b.n	8000268 <HAL_CAN_RxFifo1MsgPendingCallback+0x11c>
			if ((rc == RX_SIZE))							//software buffer data overrun
 8000178:	4b3d      	ldr	r3, [pc, #244]	; (8000270 <HAL_CAN_RxFifo1MsgPendingCallback+0x124>)
 800017a:	781b      	ldrb	r3, [r3, #0]
 800017c:	b2db      	uxtb	r3, r3
 800017e:	2b08      	cmp	r3, #8
 8000180:	d107      	bne.n	8000192 <HAL_CAN_RxFifo1MsgPendingCallback+0x46>
						errorregister |= ER_COMMUNICATION;		//set error bits
 8000182:	4b3c      	ldr	r3, [pc, #240]	; (8000274 <HAL_CAN_RxFifo1MsgPendingCallback+0x128>)
 8000184:	781b      	ldrb	r3, [r3, #0]
 8000186:	f043 0310 	orr.w	r3, r3, #16
 800018a:	b2da      	uxtb	r2, r3
 800018c:	4b39      	ldr	r3, [pc, #228]	; (8000274 <HAL_CAN_RxFifo1MsgPendingCallback+0x128>)
 800018e:	701a      	strb	r2, [r3, #0]
}
 8000190:	e06a      	b.n	8000268 <HAL_CAN_RxFifo1MsgPendingCallback+0x11c>
					rx[ri][0] 	= (Can1RxHeader.StdId>>3) & 0xF0;				//read function code
 8000192:	68fb      	ldr	r3, [r7, #12]
 8000194:	08db      	lsrs	r3, r3, #3
 8000196:	b2db      	uxtb	r3, r3
 8000198:	4a37      	ldr	r2, [pc, #220]	; (8000278 <HAL_CAN_RxFifo1MsgPendingCallback+0x12c>)
 800019a:	7812      	ldrb	r2, [r2, #0]
 800019c:	b2d2      	uxtb	r2, r2
 800019e:	4611      	mov	r1, r2
 80001a0:	f023 030f 	bic.w	r3, r3, #15
 80001a4:	b2d8      	uxtb	r0, r3
 80001a6:	4a35      	ldr	r2, [pc, #212]	; (800027c <HAL_CAN_RxFifo1MsgPendingCallback+0x130>)
 80001a8:	460b      	mov	r3, r1
 80001aa:	009b      	lsls	r3, r3, #2
 80001ac:	440b      	add	r3, r1
 80001ae:	005b      	lsls	r3, r3, #1
 80001b0:	4413      	add	r3, r2
 80001b2:	4602      	mov	r2, r0
 80001b4:	701a      	strb	r2, [r3, #0]
					rx[ri][1] 	= Can1RxHeader.StdId & 0x3F;   //(RXB1SIDL >> 5) + ((RXB1SIDH & 0x0F) << 3);	// node ID
 80001b6:	68fb      	ldr	r3, [r7, #12]
 80001b8:	b2db      	uxtb	r3, r3
 80001ba:	4a2f      	ldr	r2, [pc, #188]	; (8000278 <HAL_CAN_RxFifo1MsgPendingCallback+0x12c>)
 80001bc:	7812      	ldrb	r2, [r2, #0]
 80001be:	b2d2      	uxtb	r2, r2
 80001c0:	4611      	mov	r1, r2
 80001c2:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80001c6:	b2d8      	uxtb	r0, r3
 80001c8:	4a2c      	ldr	r2, [pc, #176]	; (800027c <HAL_CAN_RxFifo1MsgPendingCallback+0x130>)
 80001ca:	460b      	mov	r3, r1
 80001cc:	009b      	lsls	r3, r3, #2
 80001ce:	440b      	add	r3, r1
 80001d0:	005b      	lsls	r3, r3, #1
 80001d2:	4413      	add	r3, r2
 80001d4:	3301      	adds	r3, #1
 80001d6:	4602      	mov	r2, r0
 80001d8:	701a      	strb	r2, [r3, #0]
					if ((rx[ri][0] != RSDO) || (rx[ri][1] == node_id))
 80001da:	4b27      	ldr	r3, [pc, #156]	; (8000278 <HAL_CAN_RxFifo1MsgPendingCallback+0x12c>)
 80001dc:	781b      	ldrb	r3, [r3, #0]
 80001de:	b2db      	uxtb	r3, r3
 80001e0:	4619      	mov	r1, r3
 80001e2:	4a26      	ldr	r2, [pc, #152]	; (800027c <HAL_CAN_RxFifo1MsgPendingCallback+0x130>)
 80001e4:	460b      	mov	r3, r1
 80001e6:	009b      	lsls	r3, r3, #2
 80001e8:	440b      	add	r3, r1
 80001ea:	005b      	lsls	r3, r3, #1
 80001ec:	4413      	add	r3, r2
 80001ee:	781b      	ldrb	r3, [r3, #0]
 80001f0:	b2db      	uxtb	r3, r3
 80001f2:	2bc0      	cmp	r3, #192	; 0xc0
 80001f4:	d110      	bne.n	8000218 <HAL_CAN_RxFifo1MsgPendingCallback+0xcc>
 80001f6:	4b20      	ldr	r3, [pc, #128]	; (8000278 <HAL_CAN_RxFifo1MsgPendingCallback+0x12c>)
 80001f8:	781b      	ldrb	r3, [r3, #0]
 80001fa:	b2db      	uxtb	r3, r3
 80001fc:	4619      	mov	r1, r3
 80001fe:	4a1f      	ldr	r2, [pc, #124]	; (800027c <HAL_CAN_RxFifo1MsgPendingCallback+0x130>)
 8000200:	460b      	mov	r3, r1
 8000202:	009b      	lsls	r3, r3, #2
 8000204:	440b      	add	r3, r1
 8000206:	005b      	lsls	r3, r3, #1
 8000208:	4413      	add	r3, r2
 800020a:	3301      	adds	r3, #1
 800020c:	781b      	ldrb	r3, [r3, #0]
 800020e:	b2da      	uxtb	r2, r3
 8000210:	4b1b      	ldr	r3, [pc, #108]	; (8000280 <HAL_CAN_RxFifo1MsgPendingCallback+0x134>)
 8000212:	781b      	ldrb	r3, [r3, #0]
 8000214:	429a      	cmp	r2, r3
 8000216:	d127      	bne.n	8000268 <HAL_CAN_RxFifo1MsgPendingCallback+0x11c>
						memcpy((void *)&rx[ri][2],Can1RxData,Can1RxHeader.DLC);
 8000218:	4b17      	ldr	r3, [pc, #92]	; (8000278 <HAL_CAN_RxFifo1MsgPendingCallback+0x12c>)
 800021a:	781b      	ldrb	r3, [r3, #0]
 800021c:	b2db      	uxtb	r3, r3
 800021e:	461a      	mov	r2, r3
 8000220:	4613      	mov	r3, r2
 8000222:	009b      	lsls	r3, r3, #2
 8000224:	4413      	add	r3, r2
 8000226:	005b      	lsls	r3, r3, #1
 8000228:	3302      	adds	r3, #2
 800022a:	4a14      	ldr	r2, [pc, #80]	; (800027c <HAL_CAN_RxFifo1MsgPendingCallback+0x130>)
 800022c:	4413      	add	r3, r2
 800022e:	69fa      	ldr	r2, [r7, #28]
 8000230:	f107 0128 	add.w	r1, r7, #40	; 0x28
 8000234:	4618      	mov	r0, r3
 8000236:	f007 fc99 	bl	8007b6c <memcpy>
							if (ri == (RX_SIZE-1))				//increment RX message write pointer
 800023a:	4b0f      	ldr	r3, [pc, #60]	; (8000278 <HAL_CAN_RxFifo1MsgPendingCallback+0x12c>)
 800023c:	781b      	ldrb	r3, [r3, #0]
 800023e:	b2db      	uxtb	r3, r3
 8000240:	2b07      	cmp	r3, #7
 8000242:	d103      	bne.n	800024c <HAL_CAN_RxFifo1MsgPendingCallback+0x100>
								ri = 0;
 8000244:	4b0c      	ldr	r3, [pc, #48]	; (8000278 <HAL_CAN_RxFifo1MsgPendingCallback+0x12c>)
 8000246:	2200      	movs	r2, #0
 8000248:	701a      	strb	r2, [r3, #0]
 800024a:	e006      	b.n	800025a <HAL_CAN_RxFifo1MsgPendingCallback+0x10e>
								ri++;
 800024c:	4b0a      	ldr	r3, [pc, #40]	; (8000278 <HAL_CAN_RxFifo1MsgPendingCallback+0x12c>)
 800024e:	781b      	ldrb	r3, [r3, #0]
 8000250:	b2db      	uxtb	r3, r3
 8000252:	3301      	adds	r3, #1
 8000254:	b2da      	uxtb	r2, r3
 8000256:	4b08      	ldr	r3, [pc, #32]	; (8000278 <HAL_CAN_RxFifo1MsgPendingCallback+0x12c>)
 8000258:	701a      	strb	r2, [r3, #0]
							rc++;								// increment message counter
 800025a:	4b05      	ldr	r3, [pc, #20]	; (8000270 <HAL_CAN_RxFifo1MsgPendingCallback+0x124>)
 800025c:	781b      	ldrb	r3, [r3, #0]
 800025e:	b2db      	uxtb	r3, r3
 8000260:	3301      	adds	r3, #1
 8000262:	b2da      	uxtb	r2, r3
 8000264:	4b02      	ldr	r3, [pc, #8]	; (8000270 <HAL_CAN_RxFifo1MsgPendingCallback+0x124>)
 8000266:	701a      	strb	r2, [r3, #0]
}
 8000268:	bf00      	nop
 800026a:	3730      	adds	r7, #48	; 0x30
 800026c:	46bd      	mov	sp, r7
 800026e:	bd80      	pop	{r7, pc}
 8000270:	20000284 	.word	0x20000284
 8000274:	200001fc 	.word	0x200001fc
 8000278:	20000352 	.word	0x20000352
 800027c:	20000290 	.word	0x20000290
 8000280:	200005fb 	.word	0x200005fb

08000284 <HAL_CAN_RxFifo0MsgPendingCallback>:
uint32_t hse_heartbeat_time = 0;
uint8_t CanRxData[8] = {0};
CAN_RxHeaderTypeDef CanRxHeader;
void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8000284:	b580      	push	{r7, lr}
 8000286:	b082      	sub	sp, #8
 8000288:	af00      	add	r7, sp, #0
 800028a:	6078      	str	r0, [r7, #4]
	static uint32_t Timettt = 0;

	if (HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO0, &CanRxHeader, CanRxData) != HAL_OK)
 800028c:	4b1b      	ldr	r3, [pc, #108]	; (80002fc <HAL_CAN_RxFifo0MsgPendingCallback+0x78>)
 800028e:	4a1c      	ldr	r2, [pc, #112]	; (8000300 <HAL_CAN_RxFifo0MsgPendingCallback+0x7c>)
 8000290:	2100      	movs	r1, #0
 8000292:	6878      	ldr	r0, [r7, #4]
 8000294:	f005 fa18 	bl	80056c8 <HAL_CAN_GetRxMessage>
 8000298:	4603      	mov	r3, r0
 800029a:	2b00      	cmp	r3, #0
 800029c:	d002      	beq.n	80002a4 <HAL_CAN_RxFifo0MsgPendingCallback+0x20>
	{
	/* Reception Error */
	  Error_Handler();
 800029e:	f004 fc71 	bl	8004b84 <Error_Handler>
 80002a2:	e01a      	b.n	80002da <HAL_CAN_RxFifo0MsgPendingCallback+0x56>
	}
	else
	{
		if(((CanRxHeader.StdId>>3) & 0xF0 )== 0)
 80002a4:	4b16      	ldr	r3, [pc, #88]	; (8000300 <HAL_CAN_RxFifo0MsgPendingCallback+0x7c>)
 80002a6:	681b      	ldr	r3, [r3, #0]
 80002a8:	08db      	lsrs	r3, r3, #3
 80002aa:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80002ae:	2b00      	cmp	r3, #0
 80002b0:	d102      	bne.n	80002b8 <HAL_CAN_RxFifo0MsgPendingCallback+0x34>
		{
			hsetime = HSETIME;
 80002b2:	4b14      	ldr	r3, [pc, #80]	; (8000304 <HAL_CAN_RxFifo0MsgPendingCallback+0x80>)
 80002b4:	2214      	movs	r2, #20
 80002b6:	701a      	strb	r2, [r3, #0]
		}
		if (((CanRxHeader.StdId & 0x3F) - 1) < MAX_LIFT)			// Heartbeat from HSE
 80002b8:	4b11      	ldr	r3, [pc, #68]	; (8000300 <HAL_CAN_RxFifo0MsgPendingCallback+0x7c>)
 80002ba:	681b      	ldr	r3, [r3, #0]
 80002bc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80002c0:	3b01      	subs	r3, #1
 80002c2:	2b07      	cmp	r3, #7
 80002c4:	d803      	bhi.n	80002ce <HAL_CAN_RxFifo0MsgPendingCallback+0x4a>
				hsetime = HSETIME;			// reset HSE supervisor time
 80002c6:	4b0f      	ldr	r3, [pc, #60]	; (8000304 <HAL_CAN_RxFifo0MsgPendingCallback+0x80>)
 80002c8:	2214      	movs	r2, #20
 80002ca:	701a      	strb	r2, [r3, #0]
 80002cc:	e002      	b.n	80002d4 <HAL_CAN_RxFifo0MsgPendingCallback+0x50>
		else
		{
			hsetime = HSETIME-10;
 80002ce:	4b0d      	ldr	r3, [pc, #52]	; (8000304 <HAL_CAN_RxFifo0MsgPendingCallback+0x80>)
 80002d0:	220a      	movs	r2, #10
 80002d2:	701a      	strb	r2, [r3, #0]

		}
		hse_heartbeat = 1;
 80002d4:	4b0c      	ldr	r3, [pc, #48]	; (8000308 <HAL_CAN_RxFifo0MsgPendingCallback+0x84>)
 80002d6:	2201      	movs	r2, #1
 80002d8:	701a      	strb	r2, [r3, #0]
	}
	hse_heartbeat_time = HAL_GetTick() - Timettt;
 80002da:	f004 fee5 	bl	80050a8 <HAL_GetTick>
 80002de:	4602      	mov	r2, r0
 80002e0:	4b0a      	ldr	r3, [pc, #40]	; (800030c <HAL_CAN_RxFifo0MsgPendingCallback+0x88>)
 80002e2:	681b      	ldr	r3, [r3, #0]
 80002e4:	1ad3      	subs	r3, r2, r3
 80002e6:	4a0a      	ldr	r2, [pc, #40]	; (8000310 <HAL_CAN_RxFifo0MsgPendingCallback+0x8c>)
 80002e8:	6013      	str	r3, [r2, #0]
	 Timettt = HAL_GetTick();
 80002ea:	f004 fedd 	bl	80050a8 <HAL_GetTick>
 80002ee:	4603      	mov	r3, r0
 80002f0:	4a06      	ldr	r2, [pc, #24]	; (800030c <HAL_CAN_RxFifo0MsgPendingCallback+0x88>)
 80002f2:	6013      	str	r3, [r2, #0]
}
 80002f4:	bf00      	nop
 80002f6:	3708      	adds	r7, #8
 80002f8:	46bd      	mov	sp, r7
 80002fa:	bd80      	pop	{r7, pc}
 80002fc:	200001c0 	.word	0x200001c0
 8000300:	200002e0 	.word	0x200002e0
 8000304:	20000884 	.word	0x20000884
 8000308:	200001f6 	.word	0x200001f6
 800030c:	200001d8 	.word	0x200001d8
 8000310:	200001bc 	.word	0x200001bc

08000314 <CAN_transmit_Interrupt>:

uint16_t mallbox[3] = {0};
uint16_t txmallbox =0;
uint16_t txmallbox_request =0;
void CAN_transmit_Interrupt(void)
{
 8000314:	b580      	push	{r7, lr}
 8000316:	b088      	sub	sp, #32
 8000318:	af00      	add	r7, sp, #0
	if (tc)											// more messages to send
 800031a:	4b3b      	ldr	r3, [pc, #236]	; (8000408 <CAN_transmit_Interrupt+0xf4>)
 800031c:	781b      	ldrb	r3, [r3, #0]
 800031e:	b2db      	uxtb	r3, r3
 8000320:	2b00      	cmp	r3, #0
 8000322:	d06d      	beq.n	8000400 <CAN_transmit_Interrupt+0xec>
	{
		CAN_TxHeaderTypeDef CanTxHeader;
		uint8_t CanTxData[8] = {0};
 8000324:	2300      	movs	r3, #0
 8000326:	603b      	str	r3, [r7, #0]
 8000328:	2300      	movs	r3, #0
 800032a:	607b      	str	r3, [r7, #4]
		CanTxHeader.StdId = ((tx[to][0] & 0xF0)<<3) + tx[to][1] ;
 800032c:	4b37      	ldr	r3, [pc, #220]	; (800040c <CAN_transmit_Interrupt+0xf8>)
 800032e:	781b      	ldrb	r3, [r3, #0]
 8000330:	b2db      	uxtb	r3, r3
 8000332:	4619      	mov	r1, r3
 8000334:	4a36      	ldr	r2, [pc, #216]	; (8000410 <CAN_transmit_Interrupt+0xfc>)
 8000336:	460b      	mov	r3, r1
 8000338:	009b      	lsls	r3, r3, #2
 800033a:	440b      	add	r3, r1
 800033c:	005b      	lsls	r3, r3, #1
 800033e:	4413      	add	r3, r2
 8000340:	781b      	ldrb	r3, [r3, #0]
 8000342:	b2db      	uxtb	r3, r3
 8000344:	00db      	lsls	r3, r3, #3
 8000346:	f403 62f0 	and.w	r2, r3, #1920	; 0x780
 800034a:	4b30      	ldr	r3, [pc, #192]	; (800040c <CAN_transmit_Interrupt+0xf8>)
 800034c:	781b      	ldrb	r3, [r3, #0]
 800034e:	b2db      	uxtb	r3, r3
 8000350:	4618      	mov	r0, r3
 8000352:	492f      	ldr	r1, [pc, #188]	; (8000410 <CAN_transmit_Interrupt+0xfc>)
 8000354:	4603      	mov	r3, r0
 8000356:	009b      	lsls	r3, r3, #2
 8000358:	4403      	add	r3, r0
 800035a:	005b      	lsls	r3, r3, #1
 800035c:	440b      	add	r3, r1
 800035e:	3301      	adds	r3, #1
 8000360:	781b      	ldrb	r3, [r3, #0]
 8000362:	b2db      	uxtb	r3, r3
 8000364:	4413      	add	r3, r2
 8000366:	60bb      	str	r3, [r7, #8]
		CanTxHeader.DLC   = tx[to][0] & 0x0F;		//read data lenght code
 8000368:	4b28      	ldr	r3, [pc, #160]	; (800040c <CAN_transmit_Interrupt+0xf8>)
 800036a:	781b      	ldrb	r3, [r3, #0]
 800036c:	b2db      	uxtb	r3, r3
 800036e:	4619      	mov	r1, r3
 8000370:	4a27      	ldr	r2, [pc, #156]	; (8000410 <CAN_transmit_Interrupt+0xfc>)
 8000372:	460b      	mov	r3, r1
 8000374:	009b      	lsls	r3, r3, #2
 8000376:	440b      	add	r3, r1
 8000378:	005b      	lsls	r3, r3, #1
 800037a:	4413      	add	r3, r2
 800037c:	781b      	ldrb	r3, [r3, #0]
 800037e:	b2db      	uxtb	r3, r3
 8000380:	f003 030f 	and.w	r3, r3, #15
 8000384:	61bb      	str	r3, [r7, #24]
		CanTxHeader.IDE   = CAN_ID_STD;
 8000386:	2300      	movs	r3, #0
 8000388:	613b      	str	r3, [r7, #16]
		CanTxHeader.RTR	= CAN_RTR_DATA;
 800038a:	2300      	movs	r3, #0
 800038c:	617b      	str	r3, [r7, #20]
		memcpy(CanTxData,(void *)(tx[to]+2),8);
 800038e:	4b1f      	ldr	r3, [pc, #124]	; (800040c <CAN_transmit_Interrupt+0xf8>)
 8000390:	781b      	ldrb	r3, [r3, #0]
 8000392:	b2db      	uxtb	r3, r3
 8000394:	461a      	mov	r2, r3
 8000396:	4613      	mov	r3, r2
 8000398:	009b      	lsls	r3, r3, #2
 800039a:	4413      	add	r3, r2
 800039c:	005b      	lsls	r3, r3, #1
 800039e:	4a1c      	ldr	r2, [pc, #112]	; (8000410 <CAN_transmit_Interrupt+0xfc>)
 80003a0:	4413      	add	r3, r2
 80003a2:	1c9a      	adds	r2, r3, #2
 80003a4:	463b      	mov	r3, r7
 80003a6:	6810      	ldr	r0, [r2, #0]
 80003a8:	6851      	ldr	r1, [r2, #4]
 80003aa:	c303      	stmia	r3!, {r0, r1}
		if(HAL_CAN_AddTxMessage(&hcan, &CanTxHeader, CanTxData, &pTxMailbox) == HAL_OK)
 80003ac:	463a      	mov	r2, r7
 80003ae:	f107 0108 	add.w	r1, r7, #8
 80003b2:	4b18      	ldr	r3, [pc, #96]	; (8000414 <CAN_transmit_Interrupt+0x100>)
 80003b4:	4818      	ldr	r0, [pc, #96]	; (8000418 <CAN_transmit_Interrupt+0x104>)
 80003b6:	f005 f8ad 	bl	8005514 <HAL_CAN_AddTxMessage>
 80003ba:	4603      	mov	r3, r0
 80003bc:	2b00      	cmp	r3, #0
 80003be:	d106      	bne.n	80003ce <CAN_transmit_Interrupt+0xba>
		{
			txmallbox++;
 80003c0:	4b16      	ldr	r3, [pc, #88]	; (800041c <CAN_transmit_Interrupt+0x108>)
 80003c2:	881b      	ldrh	r3, [r3, #0]
 80003c4:	3301      	adds	r3, #1
 80003c6:	b29a      	uxth	r2, r3
 80003c8:	4b14      	ldr	r3, [pc, #80]	; (800041c <CAN_transmit_Interrupt+0x108>)
 80003ca:	801a      	strh	r2, [r3, #0]
 80003cc:	e001      	b.n	80003d2 <CAN_transmit_Interrupt+0xbe>
		}
		else
		{
			Error_Handler();
 80003ce:	f004 fbd9 	bl	8004b84 <Error_Handler>
		}
		tc--;														//decrement TX message counter
 80003d2:	4b0d      	ldr	r3, [pc, #52]	; (8000408 <CAN_transmit_Interrupt+0xf4>)
 80003d4:	781b      	ldrb	r3, [r3, #0]
 80003d6:	b2db      	uxtb	r3, r3
 80003d8:	3b01      	subs	r3, #1
 80003da:	b2da      	uxtb	r2, r3
 80003dc:	4b0a      	ldr	r3, [pc, #40]	; (8000408 <CAN_transmit_Interrupt+0xf4>)
 80003de:	701a      	strb	r2, [r3, #0]
		if (to == (TX_SIZE-1))					//increment TX message read pointer
 80003e0:	4b0a      	ldr	r3, [pc, #40]	; (800040c <CAN_transmit_Interrupt+0xf8>)
 80003e2:	781b      	ldrb	r3, [r3, #0]
 80003e4:	b2db      	uxtb	r3, r3
 80003e6:	2b07      	cmp	r3, #7
 80003e8:	d103      	bne.n	80003f2 <CAN_transmit_Interrupt+0xde>
			to = 0;
 80003ea:	4b08      	ldr	r3, [pc, #32]	; (800040c <CAN_transmit_Interrupt+0xf8>)
 80003ec:	2200      	movs	r2, #0
 80003ee:	701a      	strb	r2, [r3, #0]
		else
			to++;
	}
}
 80003f0:	e006      	b.n	8000400 <CAN_transmit_Interrupt+0xec>
			to++;
 80003f2:	4b06      	ldr	r3, [pc, #24]	; (800040c <CAN_transmit_Interrupt+0xf8>)
 80003f4:	781b      	ldrb	r3, [r3, #0]
 80003f6:	b2db      	uxtb	r3, r3
 80003f8:	3301      	adds	r3, #1
 80003fa:	b2da      	uxtb	r2, r3
 80003fc:	4b03      	ldr	r3, [pc, #12]	; (800040c <CAN_transmit_Interrupt+0xf8>)
 80003fe:	701a      	strb	r2, [r3, #0]
}
 8000400:	bf00      	nop
 8000402:	3720      	adds	r7, #32
 8000404:	46bd      	mov	sp, r7
 8000406:	bd80      	pop	{r7, pc}
 8000408:	2000028c 	.word	0x2000028c
 800040c:	20000350 	.word	0x20000350
 8000410:	200002fc 	.word	0x200002fc
 8000414:	20000288 	.word	0x20000288
 8000418:	200005c0 	.word	0x200005c0
 800041c:	200001ce 	.word	0x200001ce

08000420 <HAL_CAN_TxMailbox0CompleteCallback>:

void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8000420:	b580      	push	{r7, lr}
 8000422:	b082      	sub	sp, #8
 8000424:	af00      	add	r7, sp, #0
 8000426:	6078      	str	r0, [r7, #4]
	mallbox[0]++;
 8000428:	4b05      	ldr	r3, [pc, #20]	; (8000440 <HAL_CAN_TxMailbox0CompleteCallback+0x20>)
 800042a:	881b      	ldrh	r3, [r3, #0]
 800042c:	3301      	adds	r3, #1
 800042e:	b29a      	uxth	r2, r3
 8000430:	4b03      	ldr	r3, [pc, #12]	; (8000440 <HAL_CAN_TxMailbox0CompleteCallback+0x20>)
 8000432:	801a      	strh	r2, [r3, #0]
	CAN_transmit_Interrupt();
 8000434:	f7ff ff6e 	bl	8000314 <CAN_transmit_Interrupt>
}
 8000438:	bf00      	nop
 800043a:	3708      	adds	r7, #8
 800043c:	46bd      	mov	sp, r7
 800043e:	bd80      	pop	{r7, pc}
 8000440:	200001c8 	.word	0x200001c8

08000444 <HAL_CAN_TxMailbox1CompleteCallback>:
void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8000444:	b580      	push	{r7, lr}
 8000446:	b082      	sub	sp, #8
 8000448:	af00      	add	r7, sp, #0
 800044a:	6078      	str	r0, [r7, #4]
	mallbox[1]++;
 800044c:	4b05      	ldr	r3, [pc, #20]	; (8000464 <HAL_CAN_TxMailbox1CompleteCallback+0x20>)
 800044e:	885b      	ldrh	r3, [r3, #2]
 8000450:	3301      	adds	r3, #1
 8000452:	b29a      	uxth	r2, r3
 8000454:	4b03      	ldr	r3, [pc, #12]	; (8000464 <HAL_CAN_TxMailbox1CompleteCallback+0x20>)
 8000456:	805a      	strh	r2, [r3, #2]
	CAN_transmit_Interrupt();
 8000458:	f7ff ff5c 	bl	8000314 <CAN_transmit_Interrupt>
}
 800045c:	bf00      	nop
 800045e:	3708      	adds	r7, #8
 8000460:	46bd      	mov	sp, r7
 8000462:	bd80      	pop	{r7, pc}
 8000464:	200001c8 	.word	0x200001c8

08000468 <HAL_CAN_TxMailbox2CompleteCallback>:
void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8000468:	b580      	push	{r7, lr}
 800046a:	b082      	sub	sp, #8
 800046c:	af00      	add	r7, sp, #0
 800046e:	6078      	str	r0, [r7, #4]
	mallbox[2]++;
 8000470:	4b05      	ldr	r3, [pc, #20]	; (8000488 <HAL_CAN_TxMailbox2CompleteCallback+0x20>)
 8000472:	889b      	ldrh	r3, [r3, #4]
 8000474:	3301      	adds	r3, #1
 8000476:	b29a      	uxth	r2, r3
 8000478:	4b03      	ldr	r3, [pc, #12]	; (8000488 <HAL_CAN_TxMailbox2CompleteCallback+0x20>)
 800047a:	809a      	strh	r2, [r3, #4]
	CAN_transmit_Interrupt();
 800047c:	f7ff ff4a 	bl	8000314 <CAN_transmit_Interrupt>
}
 8000480:	bf00      	nop
 8000482:	3708      	adds	r7, #8
 8000484:	46bd      	mov	sp, r7
 8000486:	bd80      	pop	{r7, pc}
 8000488:	200001c8 	.word	0x200001c8

0800048c <Init_Can>:

void Init_Can (void){
 800048c:	b580      	push	{r7, lr}
 800048e:	b08c      	sub	sp, #48	; 0x30
 8000490:	af00      	add	r7, sp, #0
	uint8_t i, j;

	rc = 0;       							  //clear all CAN variables
 8000492:	4b77      	ldr	r3, [pc, #476]	; (8000670 <Init_Can+0x1e4>)
 8000494:	2200      	movs	r2, #0
 8000496:	701a      	strb	r2, [r3, #0]
	ri = 0;
 8000498:	4b76      	ldr	r3, [pc, #472]	; (8000674 <Init_Can+0x1e8>)
 800049a:	2200      	movs	r2, #0
 800049c:	701a      	strb	r2, [r3, #0]
	ro = 0;
 800049e:	4b76      	ldr	r3, [pc, #472]	; (8000678 <Init_Can+0x1ec>)
 80004a0:	2200      	movs	r2, #0
 80004a2:	701a      	strb	r2, [r3, #0]
	tc = 0;
 80004a4:	4b75      	ldr	r3, [pc, #468]	; (800067c <Init_Can+0x1f0>)
 80004a6:	2200      	movs	r2, #0
 80004a8:	701a      	strb	r2, [r3, #0]
	ti = 0;
 80004aa:	4b75      	ldr	r3, [pc, #468]	; (8000680 <Init_Can+0x1f4>)
 80004ac:	2200      	movs	r2, #0
 80004ae:	701a      	strb	r2, [r3, #0]
	to = 0;
 80004b0:	4b74      	ldr	r3, [pc, #464]	; (8000684 <Init_Can+0x1f8>)
 80004b2:	2200      	movs	r2, #0
 80004b4:	701a      	strb	r2, [r3, #0]
	for (i = 0; i < RX_SIZE; i++)	//clear rx buffer
 80004b6:	2300      	movs	r3, #0
 80004b8:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 80004bc:	e01e      	b.n	80004fc <Init_Can+0x70>
		{
			for (j = 0; j < 10; j++)
 80004be:	2300      	movs	r3, #0
 80004c0:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
 80004c4:	e011      	b.n	80004ea <Init_Can+0x5e>
				rx[i][j] = 0;
 80004c6:	f897 202f 	ldrb.w	r2, [r7, #47]	; 0x2f
 80004ca:	f897 102e 	ldrb.w	r1, [r7, #46]	; 0x2e
 80004ce:	486e      	ldr	r0, [pc, #440]	; (8000688 <Init_Can+0x1fc>)
 80004d0:	4613      	mov	r3, r2
 80004d2:	009b      	lsls	r3, r3, #2
 80004d4:	4413      	add	r3, r2
 80004d6:	005b      	lsls	r3, r3, #1
 80004d8:	4403      	add	r3, r0
 80004da:	440b      	add	r3, r1
 80004dc:	2200      	movs	r2, #0
 80004de:	701a      	strb	r2, [r3, #0]
			for (j = 0; j < 10; j++)
 80004e0:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 80004e4:	3301      	adds	r3, #1
 80004e6:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
 80004ea:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 80004ee:	2b09      	cmp	r3, #9
 80004f0:	d9e9      	bls.n	80004c6 <Init_Can+0x3a>
	for (i = 0; i < RX_SIZE; i++)	//clear rx buffer
 80004f2:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80004f6:	3301      	adds	r3, #1
 80004f8:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 80004fc:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8000500:	2b07      	cmp	r3, #7
 8000502:	d9dc      	bls.n	80004be <Init_Can+0x32>
		}
	for (i = 0; i < TX_SIZE; i++)	//clear tx buffer
 8000504:	2300      	movs	r3, #0
 8000506:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 800050a:	e01e      	b.n	800054a <Init_Can+0xbe>
		{
			for (j = 0; j < 10; j++)
 800050c:	2300      	movs	r3, #0
 800050e:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
 8000512:	e011      	b.n	8000538 <Init_Can+0xac>
				tx[i][j] = 0;
 8000514:	f897 202f 	ldrb.w	r2, [r7, #47]	; 0x2f
 8000518:	f897 102e 	ldrb.w	r1, [r7, #46]	; 0x2e
 800051c:	485b      	ldr	r0, [pc, #364]	; (800068c <Init_Can+0x200>)
 800051e:	4613      	mov	r3, r2
 8000520:	009b      	lsls	r3, r3, #2
 8000522:	4413      	add	r3, r2
 8000524:	005b      	lsls	r3, r3, #1
 8000526:	4403      	add	r3, r0
 8000528:	440b      	add	r3, r1
 800052a:	2200      	movs	r2, #0
 800052c:	701a      	strb	r2, [r3, #0]
			for (j = 0; j < 10; j++)
 800052e:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8000532:	3301      	adds	r3, #1
 8000534:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
 8000538:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 800053c:	2b09      	cmp	r3, #9
 800053e:	d9e9      	bls.n	8000514 <Init_Can+0x88>
	for (i = 0; i < TX_SIZE; i++)	//clear tx buffer
 8000540:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8000544:	3301      	adds	r3, #1
 8000546:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 800054a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800054e:	2b07      	cmp	r3, #7
 8000550:	d9dc      	bls.n	800050c <Init_Can+0x80>
		}
	CAN_FilterTypeDef  sFilterConfig;
	sFilterConfig.FilterBank = 0;
 8000552:	2300      	movs	r3, #0
 8000554:	61bb      	str	r3, [r7, #24]
	sFilterConfig.FilterMode = CAN_FILTERMODE_IDMASK;
 8000556:	2300      	movs	r3, #0
 8000558:	61fb      	str	r3, [r7, #28]
	sFilterConfig.FilterScale = CAN_FILTERSCALE_32BIT;
 800055a:	2301      	movs	r3, #1
 800055c:	623b      	str	r3, [r7, #32]
	sFilterConfig.FilterIdHigh =((HEARTBEAT<<3)+HSE_ID)<<5;
 800055e:	f24e 0320 	movw	r3, #57376	; 0xe020
 8000562:	607b      	str	r3, [r7, #4]
	sFilterConfig.FilterIdLow = 0x00;
 8000564:	2300      	movs	r3, #0
 8000566:	60bb      	str	r3, [r7, #8]
	sFilterConfig.FilterMaskIdHigh =((HEARTBEAT<<3)+HSE_ID)<<5;
 8000568:	f24e 0320 	movw	r3, #57376	; 0xe020
 800056c:	60fb      	str	r3, [r7, #12]
	sFilterConfig.FilterMaskIdLow = 0x0000;
 800056e:	2300      	movs	r3, #0
 8000570:	613b      	str	r3, [r7, #16]
	sFilterConfig.FilterFIFOAssignment = CAN_RX_FIFO0;
 8000572:	2300      	movs	r3, #0
 8000574:	617b      	str	r3, [r7, #20]
	sFilterConfig.FilterActivation = ENABLE;
 8000576:	2301      	movs	r3, #1
 8000578:	627b      	str	r3, [r7, #36]	; 0x24
	sFilterConfig.SlaveStartFilterBank = 14;
 800057a:	230e      	movs	r3, #14
 800057c:	62bb      	str	r3, [r7, #40]	; 0x28

	if(HAL_CAN_ConfigFilter(&hcan, &sFilterConfig) != HAL_OK)
 800057e:	1d3b      	adds	r3, r7, #4
 8000580:	4619      	mov	r1, r3
 8000582:	4843      	ldr	r0, [pc, #268]	; (8000690 <Init_Can+0x204>)
 8000584:	f004 feb9 	bl	80052fa <HAL_CAN_ConfigFilter>
 8000588:	4603      	mov	r3, r0
 800058a:	2b00      	cmp	r3, #0
 800058c:	d001      	beq.n	8000592 <Init_Can+0x106>
	{
	/* Filter configuration Error */
		Error_Handler();
 800058e:	f004 faf9 	bl	8004b84 <Error_Handler>
	}
	sFilterConfig.FilterBank = 1;
 8000592:	2301      	movs	r3, #1
 8000594:	61bb      	str	r3, [r7, #24]
	sFilterConfig.FilterIdHigh =PDO_OUT<<8;
 8000596:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800059a:	607b      	str	r3, [r7, #4]
	sFilterConfig.FilterIdLow = 0x00;
 800059c:	2300      	movs	r3, #0
 800059e:	60bb      	str	r3, [r7, #8]
	sFilterConfig.FilterMaskIdHigh =0xF000;
 80005a0:	f44f 4370 	mov.w	r3, #61440	; 0xf000
 80005a4:	60fb      	str	r3, [r7, #12]
	sFilterConfig.FilterMaskIdLow = 0x0000;
 80005a6:	2300      	movs	r3, #0
 80005a8:	613b      	str	r3, [r7, #16]
	sFilterConfig.FilterFIFOAssignment = CAN_RX_FIFO1;
 80005aa:	2301      	movs	r3, #1
 80005ac:	617b      	str	r3, [r7, #20]

	if(HAL_CAN_ConfigFilter(&hcan, &sFilterConfig) != HAL_OK)
 80005ae:	1d3b      	adds	r3, r7, #4
 80005b0:	4619      	mov	r1, r3
 80005b2:	4837      	ldr	r0, [pc, #220]	; (8000690 <Init_Can+0x204>)
 80005b4:	f004 fea1 	bl	80052fa <HAL_CAN_ConfigFilter>
 80005b8:	4603      	mov	r3, r0
 80005ba:	2b00      	cmp	r3, #0
 80005bc:	d001      	beq.n	80005c2 <Init_Can+0x136>
	{
	/* Filter configuration Error */
		Error_Handler();
 80005be:	f004 fae1 	bl	8004b84 <Error_Handler>
	}
	sFilterConfig.FilterBank = 2;
 80005c2:	2302      	movs	r3, #2
 80005c4:	61bb      	str	r3, [r7, #24]
	sFilterConfig.FilterIdHigh = ((RSDO | (node_id >> 3)) << 8) + (node_id <<5);
 80005c6:	4b33      	ldr	r3, [pc, #204]	; (8000694 <Init_Can+0x208>)
 80005c8:	781b      	ldrb	r3, [r3, #0]
 80005ca:	08db      	lsrs	r3, r3, #3
 80005cc:	b2db      	uxtb	r3, r3
 80005ce:	f063 033f 	orn	r3, r3, #63	; 0x3f
 80005d2:	b2db      	uxtb	r3, r3
 80005d4:	021a      	lsls	r2, r3, #8
 80005d6:	4b2f      	ldr	r3, [pc, #188]	; (8000694 <Init_Can+0x208>)
 80005d8:	781b      	ldrb	r3, [r3, #0]
 80005da:	015b      	lsls	r3, r3, #5
 80005dc:	4413      	add	r3, r2
 80005de:	607b      	str	r3, [r7, #4]
	sFilterConfig.FilterIdLow = 0x00;
 80005e0:	2300      	movs	r3, #0
 80005e2:	60bb      	str	r3, [r7, #8]
	sFilterConfig.FilterMaskIdHigh =0xF000;
 80005e4:	f44f 4370 	mov.w	r3, #61440	; 0xf000
 80005e8:	60fb      	str	r3, [r7, #12]
	sFilterConfig.FilterMaskIdLow = 0x0000;
 80005ea:	2300      	movs	r3, #0
 80005ec:	613b      	str	r3, [r7, #16]

	if(HAL_CAN_ConfigFilter(&hcan, &sFilterConfig) != HAL_OK)
 80005ee:	1d3b      	adds	r3, r7, #4
 80005f0:	4619      	mov	r1, r3
 80005f2:	4827      	ldr	r0, [pc, #156]	; (8000690 <Init_Can+0x204>)
 80005f4:	f004 fe81 	bl	80052fa <HAL_CAN_ConfigFilter>
 80005f8:	4603      	mov	r3, r0
 80005fa:	2b00      	cmp	r3, #0
 80005fc:	d001      	beq.n	8000602 <Init_Can+0x176>
	{
	/* Filter configuration Error */
		Error_Handler();
 80005fe:	f004 fac1 	bl	8004b84 <Error_Handler>
	}
	sFilterConfig.FilterBank = 3;
 8000602:	2303      	movs	r3, #3
 8000604:	61bb      	str	r3, [r7, #24]
	sFilterConfig.FilterIdHigh = NMT <<8;
 8000606:	2300      	movs	r3, #0
 8000608:	607b      	str	r3, [r7, #4]
	sFilterConfig.FilterIdLow = 0x00;
 800060a:	2300      	movs	r3, #0
 800060c:	60bb      	str	r3, [r7, #8]
	sFilterConfig.FilterMaskIdHigh =0xF000;
 800060e:	f44f 4370 	mov.w	r3, #61440	; 0xf000
 8000612:	60fb      	str	r3, [r7, #12]
	sFilterConfig.FilterMaskIdLow = 0x0000;
 8000614:	2300      	movs	r3, #0
 8000616:	613b      	str	r3, [r7, #16]

	if(HAL_CAN_ConfigFilter(&hcan, &sFilterConfig) != HAL_OK)
 8000618:	1d3b      	adds	r3, r7, #4
 800061a:	4619      	mov	r1, r3
 800061c:	481c      	ldr	r0, [pc, #112]	; (8000690 <Init_Can+0x204>)
 800061e:	f004 fe6c 	bl	80052fa <HAL_CAN_ConfigFilter>
 8000622:	4603      	mov	r3, r0
 8000624:	2b00      	cmp	r3, #0
 8000626:	d001      	beq.n	800062c <Init_Can+0x1a0>
	{
	/* Filter configuration Error */
		Error_Handler();
 8000628:	f004 faac 	bl	8004b84 <Error_Handler>
	}
	sFilterConfig.FilterBank = 4;
 800062c:	2304      	movs	r3, #4
 800062e:	61bb      	str	r3, [r7, #24]
	sFilterConfig.FilterIdHigh = (MPDO << 8) +(EMS_ID << 5);
 8000630:	f24a 1360 	movw	r3, #41312	; 0xa160
 8000634:	607b      	str	r3, [r7, #4]
	sFilterConfig.FilterIdLow = 0x00;
 8000636:	2300      	movs	r3, #0
 8000638:	60bb      	str	r3, [r7, #8]
	sFilterConfig.FilterMaskIdHigh =0xF000;
 800063a:	f44f 4370 	mov.w	r3, #61440	; 0xf000
 800063e:	60fb      	str	r3, [r7, #12]
	sFilterConfig.FilterMaskIdLow = 0x0000;
 8000640:	2300      	movs	r3, #0
 8000642:	613b      	str	r3, [r7, #16]

	if(HAL_CAN_ConfigFilter(&hcan, &sFilterConfig) != HAL_OK)
 8000644:	1d3b      	adds	r3, r7, #4
 8000646:	4619      	mov	r1, r3
 8000648:	4811      	ldr	r0, [pc, #68]	; (8000690 <Init_Can+0x204>)
 800064a:	f004 fe56 	bl	80052fa <HAL_CAN_ConfigFilter>
 800064e:	4603      	mov	r3, r0
 8000650:	2b00      	cmp	r3, #0
 8000652:	d001      	beq.n	8000658 <Init_Can+0x1cc>
	{
	/* Filter configuration Error */
		Error_Handler();
 8000654:	f004 fa96 	bl	8004b84 <Error_Handler>

	INTCONbits.GIEH		= 1;					// low priority interrupts enable
#else
	#warning  add filter and enbale interrupt

	if (HAL_CAN_ActivateNotification(&hcan, CAN_IT_RX_FIFO0_MSG_PENDING|CAN_IT_RX_FIFO1_MSG_PENDING|CAN_IT_TX_MAILBOX_EMPTY) != HAL_OK)
 8000658:	2113      	movs	r1, #19
 800065a:	480d      	ldr	r0, [pc, #52]	; (8000690 <Init_Can+0x204>)
 800065c:	f005 f945 	bl	80058ea <HAL_CAN_ActivateNotification>
	{

	}
	HAL_CAN_Start(&hcan);
 8000660:	480b      	ldr	r0, [pc, #44]	; (8000690 <Init_Can+0x204>)
 8000662:	f004 ff13 	bl	800548c <HAL_CAN_Start>
#endif
}
 8000666:	bf00      	nop
 8000668:	3730      	adds	r7, #48	; 0x30
 800066a:	46bd      	mov	sp, r7
 800066c:	bd80      	pop	{r7, pc}
 800066e:	bf00      	nop
 8000670:	20000284 	.word	0x20000284
 8000674:	20000352 	.word	0x20000352
 8000678:	20000351 	.word	0x20000351
 800067c:	2000028c 	.word	0x2000028c
 8000680:	20000353 	.word	0x20000353
 8000684:	20000350 	.word	0x20000350
 8000688:	20000290 	.word	0x20000290
 800068c:	200002fc 	.word	0x200002fc
 8000690:	200005c0 	.word	0x200005c0
 8000694:	200005fb 	.word	0x200005fb

08000698 <read_rx>:

void read_rx (void){
 8000698:	b5b0      	push	{r4, r5, r7, lr}
 800069a:	b086      	sub	sp, #24
 800069c:	af00      	add	r7, sp, #0
	uint8_t 	size;
	uint8_t	sub;
	uint32_t	value;
	uint8_t 	buffer [8];

	switch (rx [ro][0])
 800069e:	4bb3      	ldr	r3, [pc, #716]	; (800096c <read_rx+0x2d4>)
 80006a0:	781b      	ldrb	r3, [r3, #0]
 80006a2:	4619      	mov	r1, r3
 80006a4:	4ab2      	ldr	r2, [pc, #712]	; (8000970 <read_rx+0x2d8>)
 80006a6:	460b      	mov	r3, r1
 80006a8:	009b      	lsls	r3, r3, #2
 80006aa:	440b      	add	r3, r1
 80006ac:	005b      	lsls	r3, r3, #1
 80006ae:	4413      	add	r3, r2
 80006b0:	781b      	ldrb	r3, [r3, #0]
 80006b2:	b2db      	uxtb	r3, r3
 80006b4:	2bf0      	cmp	r3, #240	; 0xf0
 80006b6:	f000 83c0 	beq.w	8000e3a <read_rx+0x7a2>
 80006ba:	2bf0      	cmp	r3, #240	; 0xf0
 80006bc:	f300 846d 	bgt.w	8000f9a <read_rx+0x902>
 80006c0:	2bc0      	cmp	r3, #192	; 0xc0
 80006c2:	d043      	beq.n	800074c <read_rx+0xb4>
 80006c4:	2bc0      	cmp	r3, #192	; 0xc0
 80006c6:	f300 8468 	bgt.w	8000f9a <read_rx+0x902>
 80006ca:	2ba0      	cmp	r3, #160	; 0xa0
 80006cc:	f000 83e6 	beq.w	8000e9c <read_rx+0x804>
 80006d0:	2ba0      	cmp	r3, #160	; 0xa0
 80006d2:	f300 8462 	bgt.w	8000f9a <read_rx+0x902>
 80006d6:	2b00      	cmp	r3, #0
 80006d8:	f000 8374 	beq.w	8000dc4 <read_rx+0x72c>
 80006dc:	2b80      	cmp	r3, #128	; 0x80
 80006de:	f040 845c 	bne.w	8000f9a <read_rx+0x902>
		{// message function code
			case (PDO_OUT) :						//receive PDO virtual output
			 	index = rx[ro][2];				//read function code
 80006e2:	4ba2      	ldr	r3, [pc, #648]	; (800096c <read_rx+0x2d4>)
 80006e4:	781b      	ldrb	r3, [r3, #0]
 80006e6:	4619      	mov	r1, r3
 80006e8:	4aa1      	ldr	r2, [pc, #644]	; (8000970 <read_rx+0x2d8>)
 80006ea:	460b      	mov	r3, r1
 80006ec:	009b      	lsls	r3, r3, #2
 80006ee:	440b      	add	r3, r1
 80006f0:	005b      	lsls	r3, r3, #1
 80006f2:	4413      	add	r3, r2
 80006f4:	3302      	adds	r3, #2
 80006f6:	781b      	ldrb	r3, [r3, #0]
 80006f8:	b2db      	uxtb	r3, r3
 80006fa:	81bb      	strh	r3, [r7, #12]
				if (index)								//function code > 0
 80006fc:	89bb      	ldrh	r3, [r7, #12]
 80006fe:	2b00      	cmp	r3, #0
 8000700:	f000 8446 	beq.w	8000f90 <read_rx+0x8f8>
					{
						if (nmtstate == OPERATIONAL)				// only in operational state
 8000704:	4b9b      	ldr	r3, [pc, #620]	; (8000974 <read_rx+0x2dc>)
 8000706:	781b      	ldrb	r3, [r3, #0]
 8000708:	2b05      	cmp	r3, #5
 800070a:	f040 8441 	bne.w	8000f90 <read_rx+0x8f8>
							{
								for (i = 0; i < MAX_IO_TYPE; i++)					// read output function
 800070e:	2300      	movs	r3, #0
 8000710:	75fb      	strb	r3, [r7, #23]
 8000712:	e013      	b.n	800073c <read_rx+0xa4>
									virt_out [i] = rx[ro][i + 2];	// write to virtual output mapping
 8000714:	4b95      	ldr	r3, [pc, #596]	; (800096c <read_rx+0x2d4>)
 8000716:	781b      	ldrb	r3, [r3, #0]
 8000718:	461c      	mov	r4, r3
 800071a:	7dfb      	ldrb	r3, [r7, #23]
 800071c:	1c99      	adds	r1, r3, #2
 800071e:	7dfa      	ldrb	r2, [r7, #23]
 8000720:	4893      	ldr	r0, [pc, #588]	; (8000970 <read_rx+0x2d8>)
 8000722:	4623      	mov	r3, r4
 8000724:	009b      	lsls	r3, r3, #2
 8000726:	4423      	add	r3, r4
 8000728:	005b      	lsls	r3, r3, #1
 800072a:	4403      	add	r3, r0
 800072c:	440b      	add	r3, r1
 800072e:	781b      	ldrb	r3, [r3, #0]
 8000730:	b2d9      	uxtb	r1, r3
 8000732:	4b91      	ldr	r3, [pc, #580]	; (8000978 <read_rx+0x2e0>)
 8000734:	5499      	strb	r1, [r3, r2]
								for (i = 0; i < MAX_IO_TYPE; i++)					// read output function
 8000736:	7dfb      	ldrb	r3, [r7, #23]
 8000738:	3301      	adds	r3, #1
 800073a:	75fb      	strb	r3, [r7, #23]
 800073c:	7dfb      	ldrb	r3, [r7, #23]
 800073e:	2b06      	cmp	r3, #6
 8000740:	d9e8      	bls.n	8000714 <read_rx+0x7c>
								set_output (virt_out);					// set physical outputs
 8000742:	488d      	ldr	r0, [pc, #564]	; (8000978 <read_rx+0x2e0>)
 8000744:	f001 f95c 	bl	8001a00 <set_output>
							}
					}
				break;
 8000748:	f000 bc22 	b.w	8000f90 <read_rx+0x8f8>

			case (RSDO) :									// receive SDO message
				type = rx [ro][2];					// read SDO type	(������)
 800074c:	4b87      	ldr	r3, [pc, #540]	; (800096c <read_rx+0x2d4>)
 800074e:	781b      	ldrb	r3, [r3, #0]
 8000750:	4619      	mov	r1, r3
 8000752:	4a87      	ldr	r2, [pc, #540]	; (8000970 <read_rx+0x2d8>)
 8000754:	460b      	mov	r3, r1
 8000756:	009b      	lsls	r3, r3, #2
 8000758:	440b      	add	r3, r1
 800075a:	005b      	lsls	r3, r3, #1
 800075c:	4413      	add	r3, r2
 800075e:	3302      	adds	r3, #2
 8000760:	781b      	ldrb	r3, [r3, #0]
 8000762:	73fb      	strb	r3, [r7, #15]
				switch (type & COMMAND_SPECIFIER)			// check command specifier of SDO
 8000764:	7bfb      	ldrb	r3, [r7, #15]
 8000766:	f003 03e0 	and.w	r3, r3, #224	; 0xe0
 800076a:	2b80      	cmp	r3, #128	; 0x80
 800076c:	f000 831a 	beq.w	8000da4 <read_rx+0x70c>
 8000770:	2b80      	cmp	r3, #128	; 0x80
 8000772:	f300 8321 	bgt.w	8000db8 <read_rx+0x720>
 8000776:	2b60      	cmp	r3, #96	; 0x60
 8000778:	f000 823a 	beq.w	8000bf0 <read_rx+0x558>
 800077c:	2b60      	cmp	r3, #96	; 0x60
 800077e:	f300 831b 	bgt.w	8000db8 <read_rx+0x720>
 8000782:	2b40      	cmp	r3, #64	; 0x40
 8000784:	f000 8196 	beq.w	8000ab4 <read_rx+0x41c>
 8000788:	2b40      	cmp	r3, #64	; 0x40
 800078a:	f300 8315 	bgt.w	8000db8 <read_rx+0x720>
 800078e:	2b00      	cmp	r3, #0
 8000790:	f000 809d 	beq.w	80008ce <read_rx+0x236>
 8000794:	2b20      	cmp	r3, #32
 8000796:	f040 830f 	bne.w	8000db8 <read_rx+0x720>
					{
						case (INIT_WRITE_REQ):							//init write or expedited write
							index = *(uint16_t *)&rx[ro][3];			//read object index
 800079a:	4b74      	ldr	r3, [pc, #464]	; (800096c <read_rx+0x2d4>)
 800079c:	781b      	ldrb	r3, [r3, #0]
 800079e:	461a      	mov	r2, r3
 80007a0:	4613      	mov	r3, r2
 80007a2:	009b      	lsls	r3, r3, #2
 80007a4:	4413      	add	r3, r2
 80007a6:	005b      	lsls	r3, r3, #1
 80007a8:	3303      	adds	r3, #3
 80007aa:	4a71      	ldr	r2, [pc, #452]	; (8000970 <read_rx+0x2d8>)
 80007ac:	4413      	add	r3, r2
 80007ae:	881b      	ldrh	r3, [r3, #0]
 80007b0:	81bb      	strh	r3, [r7, #12]
							subindex = rx[ro][5];							//read object subindex
 80007b2:	4b6e      	ldr	r3, [pc, #440]	; (800096c <read_rx+0x2d4>)
 80007b4:	781b      	ldrb	r3, [r3, #0]
 80007b6:	4619      	mov	r1, r3
 80007b8:	4a6d      	ldr	r2, [pc, #436]	; (8000970 <read_rx+0x2d8>)
 80007ba:	460b      	mov	r3, r1
 80007bc:	009b      	lsls	r3, r3, #2
 80007be:	440b      	add	r3, r1
 80007c0:	005b      	lsls	r3, r3, #1
 80007c2:	4413      	add	r3, r2
 80007c4:	3305      	adds	r3, #5
 80007c6:	781b      	ldrb	r3, [r3, #0]
 80007c8:	72fb      	strb	r3, [r7, #11]
							value = search_dict(index, subindex, type, &pos);
 80007ca:	7bfa      	ldrb	r2, [r7, #15]
 80007cc:	7af9      	ldrb	r1, [r7, #11]
 80007ce:	89b8      	ldrh	r0, [r7, #12]
 80007d0:	4b6a      	ldr	r3, [pc, #424]	; (800097c <read_rx+0x2e4>)
 80007d2:	f002 fb3b 	bl	8002e4c <search_dict>
 80007d6:	6138      	str	r0, [r7, #16]
							if (value)							//wrong access to object dictionary
 80007d8:	693b      	ldr	r3, [r7, #16]
 80007da:	2b00      	cmp	r3, #0
 80007dc:	d003      	beq.n	80007e6 <read_rx+0x14e>
								abort_sdo (value);		//abort SDO transfer
 80007de:	6938      	ldr	r0, [r7, #16]
 80007e0:	f000 fcd2 	bl	8001188 <abort_sdo>
													sdo_subindex = subindex;
													sdo_timer = SDO_TIMER;		// start SDO time out timer	(�ȴ��Է����Ͷ�д����)
												}
										}
								}
							break;
 80007e4:	e2ec      	b.n	8000dc0 <read_rx+0x728>
									if(index == PORT_OUT)
 80007e6:	89bb      	ldrh	r3, [r7, #12]
 80007e8:	f642 72fe 	movw	r2, #12286	; 0x2ffe
 80007ec:	4293      	cmp	r3, r2
 80007ee:	d126      	bne.n	800083e <read_rx+0x1a6>
											*((uint8_t *)dict [pos].pointer + subindex) = rx[ro][6];
 80007f0:	4b5e      	ldr	r3, [pc, #376]	; (800096c <read_rx+0x2d4>)
 80007f2:	781b      	ldrb	r3, [r3, #0]
 80007f4:	4618      	mov	r0, r3
 80007f6:	4b61      	ldr	r3, [pc, #388]	; (800097c <read_rx+0x2e4>)
 80007f8:	781b      	ldrb	r3, [r3, #0]
 80007fa:	4a61      	ldr	r2, [pc, #388]	; (8000980 <read_rx+0x2e8>)
 80007fc:	011b      	lsls	r3, r3, #4
 80007fe:	4413      	add	r3, r2
 8000800:	3308      	adds	r3, #8
 8000802:	681a      	ldr	r2, [r3, #0]
 8000804:	7afb      	ldrb	r3, [r7, #11]
 8000806:	441a      	add	r2, r3
 8000808:	4959      	ldr	r1, [pc, #356]	; (8000970 <read_rx+0x2d8>)
 800080a:	4603      	mov	r3, r0
 800080c:	009b      	lsls	r3, r3, #2
 800080e:	4403      	add	r3, r0
 8000810:	005b      	lsls	r3, r3, #1
 8000812:	440b      	add	r3, r1
 8000814:	3306      	adds	r3, #6
 8000816:	781b      	ldrb	r3, [r3, #0]
 8000818:	b2db      	uxtb	r3, r3
 800081a:	7013      	strb	r3, [r2, #0]
											sdo_response (INIT_WRITE_RESP, index, subindex, *(uint32_t *)&rx[ro][6]);
 800081c:	4b53      	ldr	r3, [pc, #332]	; (800096c <read_rx+0x2d4>)
 800081e:	781b      	ldrb	r3, [r3, #0]
 8000820:	461a      	mov	r2, r3
 8000822:	4613      	mov	r3, r2
 8000824:	009b      	lsls	r3, r3, #2
 8000826:	4413      	add	r3, r2
 8000828:	005b      	lsls	r3, r3, #1
 800082a:	3306      	adds	r3, #6
 800082c:	4a50      	ldr	r2, [pc, #320]	; (8000970 <read_rx+0x2d8>)
 800082e:	4413      	add	r3, r2
 8000830:	681b      	ldr	r3, [r3, #0]
 8000832:	7afa      	ldrb	r2, [r7, #11]
 8000834:	89b9      	ldrh	r1, [r7, #12]
 8000836:	2060      	movs	r0, #96	; 0x60
 8000838:	f000 fd54 	bl	80012e4 <sdo_response>
							break;
 800083c:	e2c0      	b.n	8000dc0 <read_rx+0x728>
									  	if (type & EXPEDITED_BIT)		// expedited transfer
 800083e:	7bfb      	ldrb	r3, [r7, #15]
 8000840:	f003 0302 	and.w	r3, r3, #2
 8000844:	2b00      	cmp	r3, #0
 8000846:	d032      	beq.n	80008ae <read_rx+0x216>
											  	value = write_dict (pos, subindex, *(uint32_t *)&rx[ro][6]);
 8000848:	4b4c      	ldr	r3, [pc, #304]	; (800097c <read_rx+0x2e4>)
 800084a:	7818      	ldrb	r0, [r3, #0]
 800084c:	4b47      	ldr	r3, [pc, #284]	; (800096c <read_rx+0x2d4>)
 800084e:	781b      	ldrb	r3, [r3, #0]
 8000850:	461a      	mov	r2, r3
 8000852:	4613      	mov	r3, r2
 8000854:	009b      	lsls	r3, r3, #2
 8000856:	4413      	add	r3, r2
 8000858:	005b      	lsls	r3, r3, #1
 800085a:	3306      	adds	r3, #6
 800085c:	4a44      	ldr	r2, [pc, #272]	; (8000970 <read_rx+0x2d8>)
 800085e:	4413      	add	r3, r2
 8000860:	681a      	ldr	r2, [r3, #0]
 8000862:	7afb      	ldrb	r3, [r7, #11]
 8000864:	4619      	mov	r1, r3
 8000866:	f002 fa05 	bl	8002c74 <write_dict>
 800086a:	4603      	mov	r3, r0
 800086c:	613b      	str	r3, [r7, #16]
											  	if (value)						// value out of range
 800086e:	693b      	ldr	r3, [r7, #16]
 8000870:	2b00      	cmp	r3, #0
 8000872:	d003      	beq.n	800087c <read_rx+0x1e4>
														abort_sdo (value);	// abort SDO transfer
 8000874:	6938      	ldr	r0, [r7, #16]
 8000876:	f000 fc87 	bl	8001188 <abort_sdo>
							break;
 800087a:	e2a1      	b.n	8000dc0 <read_rx+0x728>
															sdo_response (INIT_WRITE_RESP, index, subindex, *(uint32_t *)&rx[ro][6]);
 800087c:	4b3b      	ldr	r3, [pc, #236]	; (800096c <read_rx+0x2d4>)
 800087e:	781b      	ldrb	r3, [r3, #0]
 8000880:	461a      	mov	r2, r3
 8000882:	4613      	mov	r3, r2
 8000884:	009b      	lsls	r3, r3, #2
 8000886:	4413      	add	r3, r2
 8000888:	005b      	lsls	r3, r3, #1
 800088a:	3306      	adds	r3, #6
 800088c:	4a38      	ldr	r2, [pc, #224]	; (8000970 <read_rx+0x2d8>)
 800088e:	4413      	add	r3, r2
 8000890:	681b      	ldr	r3, [r3, #0]
 8000892:	7afa      	ldrb	r2, [r7, #11]
 8000894:	89b9      	ldrh	r1, [r7, #12]
 8000896:	2060      	movs	r0, #96	; 0x60
 8000898:	f000 fd24 	bl	80012e4 <sdo_response>
															if(index == ARROW_MODE)
 800089c:	89bb      	ldrh	r3, [r7, #12]
 800089e:	f242 42ca 	movw	r2, #9418	; 0x24ca
 80008a2:	4293      	cmp	r3, r2
 80008a4:	f040 828c 	bne.w	8000dc0 <read_rx+0x728>
																Arrow_Status( );
 80008a8:	f003 f878 	bl	800399c <Arrow_Status>
							break;
 80008ac:	e288      	b.n	8000dc0 <read_rx+0x728>
													sdo_response (INIT_WRITE_RESP, index, subindex, 0);
 80008ae:	7afa      	ldrb	r2, [r7, #11]
 80008b0:	89b9      	ldrh	r1, [r7, #12]
 80008b2:	2300      	movs	r3, #0
 80008b4:	2060      	movs	r0, #96	; 0x60
 80008b6:	f000 fd15 	bl	80012e4 <sdo_response>
													sdo_index = index;				// save object index and subindex
 80008ba:	4a32      	ldr	r2, [pc, #200]	; (8000984 <read_rx+0x2ec>)
 80008bc:	89bb      	ldrh	r3, [r7, #12]
 80008be:	8013      	strh	r3, [r2, #0]
													sdo_subindex = subindex;
 80008c0:	4a31      	ldr	r2, [pc, #196]	; (8000988 <read_rx+0x2f0>)
 80008c2:	7afb      	ldrb	r3, [r7, #11]
 80008c4:	7013      	strb	r3, [r2, #0]
													sdo_timer = SDO_TIMER;		// start SDO time out timer	(�ȴ��Է����Ͷ�д����)
 80008c6:	4b31      	ldr	r3, [pc, #196]	; (800098c <read_rx+0x2f4>)
 80008c8:	220a      	movs	r2, #10
 80008ca:	701a      	strb	r2, [r3, #0]
							break;
 80008cc:	e278      	b.n	8000dc0 <read_rx+0x728>

						case (WRITE_SEGM_REQ):							// write segment
							if (!sdo_index)										// no init write request before
 80008ce:	4b2d      	ldr	r3, [pc, #180]	; (8000984 <read_rx+0x2ec>)
 80008d0:	881b      	ldrh	r3, [r3, #0]
 80008d2:	b29b      	uxth	r3, r3
 80008d4:	2b00      	cmp	r3, #0
 80008d6:	d103      	bne.n	80008e0 <read_rx+0x248>
								abort_sdo (SDO_UNSUPPORTED);
 80008d8:	482d      	ldr	r0, [pc, #180]	; (8000990 <read_rx+0x2f8>)
 80008da:	f000 fc55 	bl	8001188 <abort_sdo>
 80008de:	e0df      	b.n	8000aa0 <read_rx+0x408>
							else if (type & TOGGLE_BIT)				// toggle bit must be 0 for 1. segment
 80008e0:	7bfb      	ldrb	r3, [r7, #15]
 80008e2:	f003 0310 	and.w	r3, r3, #16
 80008e6:	2b00      	cmp	r3, #0
 80008e8:	d003      	beq.n	80008f2 <read_rx+0x25a>
								abort_sdo (SDO_TOGGLEBIT);
 80008ea:	482a      	ldr	r0, [pc, #168]	; (8000994 <read_rx+0x2fc>)
 80008ec:	f000 fc4c 	bl	8001188 <abort_sdo>
 80008f0:	e0d6      	b.n	8000aa0 <read_rx+0x408>
							else if (!(type & LAST_SEGM_BIT))// more segments to write
 80008f2:	7bfb      	ldrb	r3, [r7, #15]
 80008f4:	f003 0301 	and.w	r3, r3, #1
 80008f8:	2b00      	cmp	r3, #0
 80008fa:	d103      	bne.n	8000904 <read_rx+0x26c>
								abort_sdo (SDO_L_TO_HIGH);
 80008fc:	4826      	ldr	r0, [pc, #152]	; (8000998 <read_rx+0x300>)
 80008fe:	f000 fc43 	bl	8001188 <abort_sdo>
 8000902:	e0cd      	b.n	8000aa0 <read_rx+0x408>
							else
								{
									switch (sdo_index)
 8000904:	4b1f      	ldr	r3, [pc, #124]	; (8000984 <read_rx+0x2ec>)
 8000906:	881b      	ldrh	r3, [r3, #0]
 8000908:	b29b      	uxth	r3, r3
 800090a:	f5b3 4fc4 	cmp.w	r3, #25088	; 0x6200
 800090e:	f000 8083 	beq.w	8000a18 <read_rx+0x380>
 8000912:	f5b3 4fc4 	cmp.w	r3, #25088	; 0x6200
 8000916:	f300 80be 	bgt.w	8000a96 <read_rx+0x3fe>
 800091a:	f246 0211 	movw	r2, #24593	; 0x6011
 800091e:	4293      	cmp	r3, r2
 8000920:	d003      	beq.n	800092a <read_rx+0x292>
 8000922:	f5b3 4fc2 	cmp.w	r3, #24832	; 0x6100
 8000926:	d01e      	beq.n	8000966 <read_rx+0x2ce>
 8000928:	e0b5      	b.n	8000a96 <read_rx+0x3fe>
										{
											case (VIRTUAL_OUTPUT) :	// virtual output mapping object
												for (i = 0; i < MAX_IO_TYPE; i++)
 800092a:	2300      	movs	r3, #0
 800092c:	75fb      	strb	r3, [r7, #23]
 800092e:	e013      	b.n	8000958 <read_rx+0x2c0>
													virt_out [i] = rx[ro][3 + i];
 8000930:	4b0e      	ldr	r3, [pc, #56]	; (800096c <read_rx+0x2d4>)
 8000932:	781b      	ldrb	r3, [r3, #0]
 8000934:	461c      	mov	r4, r3
 8000936:	7dfb      	ldrb	r3, [r7, #23]
 8000938:	1cd9      	adds	r1, r3, #3
 800093a:	7dfa      	ldrb	r2, [r7, #23]
 800093c:	480c      	ldr	r0, [pc, #48]	; (8000970 <read_rx+0x2d8>)
 800093e:	4623      	mov	r3, r4
 8000940:	009b      	lsls	r3, r3, #2
 8000942:	4423      	add	r3, r4
 8000944:	005b      	lsls	r3, r3, #1
 8000946:	4403      	add	r3, r0
 8000948:	440b      	add	r3, r1
 800094a:	781b      	ldrb	r3, [r3, #0]
 800094c:	b2d9      	uxtb	r1, r3
 800094e:	4b0a      	ldr	r3, [pc, #40]	; (8000978 <read_rx+0x2e0>)
 8000950:	5499      	strb	r1, [r3, r2]
												for (i = 0; i < MAX_IO_TYPE; i++)
 8000952:	7dfb      	ldrb	r3, [r7, #23]
 8000954:	3301      	adds	r3, #1
 8000956:	75fb      	strb	r3, [r7, #23]
 8000958:	7dfb      	ldrb	r3, [r7, #23]
 800095a:	2b06      	cmp	r3, #6
 800095c:	d9e8      	bls.n	8000930 <read_rx+0x298>
												set_output (virt_out);
 800095e:	4806      	ldr	r0, [pc, #24]	; (8000978 <read_rx+0x2e0>)
 8000960:	f001 f84e 	bl	8001a00 <set_output>
												break;
 8000964:	e097      	b.n	8000a96 <read_rx+0x3fe>

											case (INPUT_GROUP):				// input group
												for (i = 0; i < 5; i++)	// dont write input state (uint8_t 5)
 8000966:	2300      	movs	r3, #0
 8000968:	75fb      	strb	r3, [r7, #23]
 800096a:	e051      	b.n	8000a10 <read_rx+0x378>
 800096c:	20000351 	.word	0x20000351
 8000970:	20000290 	.word	0x20000290
 8000974:	20000890 	.word	0x20000890
 8000978:	200005f4 	.word	0x200005f4
 800097c:	20000200 	.word	0x20000200
 8000980:	20000000 	.word	0x20000000
 8000984:	200001e6 	.word	0x200001e6
 8000988:	200001e8 	.word	0x200001e8
 800098c:	200001e9 	.word	0x200001e9
 8000990:	06010000 	.word	0x06010000
 8000994:	05030000 	.word	0x05030000
 8000998:	06070012 	.word	0x06070012
													{
														if (inpar [sdo_subindex - 1][i] != rx[ro][3 + i])
 800099c:	4b9d      	ldr	r3, [pc, #628]	; (8000c14 <read_rx+0x57c>)
 800099e:	781b      	ldrb	r3, [r3, #0]
 80009a0:	b2db      	uxtb	r3, r3
 80009a2:	1e5a      	subs	r2, r3, #1
 80009a4:	7df9      	ldrb	r1, [r7, #23]
 80009a6:	489c      	ldr	r0, [pc, #624]	; (8000c18 <read_rx+0x580>)
 80009a8:	4613      	mov	r3, r2
 80009aa:	00db      	lsls	r3, r3, #3
 80009ac:	1a9b      	subs	r3, r3, r2
 80009ae:	4403      	add	r3, r0
 80009b0:	440b      	add	r3, r1
 80009b2:	781a      	ldrb	r2, [r3, #0]
 80009b4:	4b99      	ldr	r3, [pc, #612]	; (8000c1c <read_rx+0x584>)
 80009b6:	781b      	ldrb	r3, [r3, #0]
 80009b8:	461c      	mov	r4, r3
 80009ba:	7dfb      	ldrb	r3, [r7, #23]
 80009bc:	1cd9      	adds	r1, r3, #3
 80009be:	4898      	ldr	r0, [pc, #608]	; (8000c20 <read_rx+0x588>)
 80009c0:	4623      	mov	r3, r4
 80009c2:	009b      	lsls	r3, r3, #2
 80009c4:	4423      	add	r3, r4
 80009c6:	005b      	lsls	r3, r3, #1
 80009c8:	4403      	add	r3, r0
 80009ca:	440b      	add	r3, r1
 80009cc:	781b      	ldrb	r3, [r3, #0]
 80009ce:	b2db      	uxtb	r3, r3
 80009d0:	429a      	cmp	r2, r3
 80009d2:	d01a      	beq.n	8000a0a <read_rx+0x372>
															inpar [sdo_subindex - 1][i] = rx[ro][3 + i];
 80009d4:	4b91      	ldr	r3, [pc, #580]	; (8000c1c <read_rx+0x584>)
 80009d6:	781b      	ldrb	r3, [r3, #0]
 80009d8:	461d      	mov	r5, r3
 80009da:	7dfb      	ldrb	r3, [r7, #23]
 80009dc:	1cd8      	adds	r0, r3, #3
 80009de:	4b8d      	ldr	r3, [pc, #564]	; (8000c14 <read_rx+0x57c>)
 80009e0:	781b      	ldrb	r3, [r3, #0]
 80009e2:	b2db      	uxtb	r3, r3
 80009e4:	1e5a      	subs	r2, r3, #1
 80009e6:	7df9      	ldrb	r1, [r7, #23]
 80009e8:	4c8d      	ldr	r4, [pc, #564]	; (8000c20 <read_rx+0x588>)
 80009ea:	462b      	mov	r3, r5
 80009ec:	009b      	lsls	r3, r3, #2
 80009ee:	442b      	add	r3, r5
 80009f0:	005b      	lsls	r3, r3, #1
 80009f2:	4423      	add	r3, r4
 80009f4:	4403      	add	r3, r0
 80009f6:	781b      	ldrb	r3, [r3, #0]
 80009f8:	b2dc      	uxtb	r4, r3
 80009fa:	4887      	ldr	r0, [pc, #540]	; (8000c18 <read_rx+0x580>)
 80009fc:	4613      	mov	r3, r2
 80009fe:	00db      	lsls	r3, r3, #3
 8000a00:	1a9b      	subs	r3, r3, r2
 8000a02:	4403      	add	r3, r0
 8000a04:	440b      	add	r3, r1
 8000a06:	4622      	mov	r2, r4
 8000a08:	701a      	strb	r2, [r3, #0]
												for (i = 0; i < 5; i++)	// dont write input state (uint8_t 5)
 8000a0a:	7dfb      	ldrb	r3, [r7, #23]
 8000a0c:	3301      	adds	r3, #1
 8000a0e:	75fb      	strb	r3, [r7, #23]
 8000a10:	7dfb      	ldrb	r3, [r7, #23]
 8000a12:	2b04      	cmp	r3, #4
 8000a14:	d9c2      	bls.n	800099c <read_rx+0x304>
													}
												break;
 8000a16:	e03e      	b.n	8000a96 <read_rx+0x3fe>

											case (OUTPUT_GROUP):			// output group
												for (i = 0; i < 5; i++)
 8000a18:	2300      	movs	r3, #0
 8000a1a:	75fb      	strb	r3, [r7, #23]
 8000a1c:	e035      	b.n	8000a8a <read_rx+0x3f2>
													{
														if (outpar [sdo_subindex - 1][i] != rx[ro][3 + i])
 8000a1e:	4b7d      	ldr	r3, [pc, #500]	; (8000c14 <read_rx+0x57c>)
 8000a20:	781b      	ldrb	r3, [r3, #0]
 8000a22:	b2db      	uxtb	r3, r3
 8000a24:	1e5a      	subs	r2, r3, #1
 8000a26:	7dfb      	ldrb	r3, [r7, #23]
 8000a28:	497e      	ldr	r1, [pc, #504]	; (8000c24 <read_rx+0x58c>)
 8000a2a:	00d2      	lsls	r2, r2, #3
 8000a2c:	440a      	add	r2, r1
 8000a2e:	4413      	add	r3, r2
 8000a30:	781a      	ldrb	r2, [r3, #0]
 8000a32:	4b7a      	ldr	r3, [pc, #488]	; (8000c1c <read_rx+0x584>)
 8000a34:	781b      	ldrb	r3, [r3, #0]
 8000a36:	461c      	mov	r4, r3
 8000a38:	7dfb      	ldrb	r3, [r7, #23]
 8000a3a:	1cd9      	adds	r1, r3, #3
 8000a3c:	4878      	ldr	r0, [pc, #480]	; (8000c20 <read_rx+0x588>)
 8000a3e:	4623      	mov	r3, r4
 8000a40:	009b      	lsls	r3, r3, #2
 8000a42:	4423      	add	r3, r4
 8000a44:	005b      	lsls	r3, r3, #1
 8000a46:	4403      	add	r3, r0
 8000a48:	440b      	add	r3, r1
 8000a4a:	781b      	ldrb	r3, [r3, #0]
 8000a4c:	b2db      	uxtb	r3, r3
 8000a4e:	429a      	cmp	r2, r3
 8000a50:	d018      	beq.n	8000a84 <read_rx+0x3ec>
															outpar [sdo_subindex - 1][i] = rx[ro][3 + i];
 8000a52:	4b72      	ldr	r3, [pc, #456]	; (8000c1c <read_rx+0x584>)
 8000a54:	781b      	ldrb	r3, [r3, #0]
 8000a56:	461d      	mov	r5, r3
 8000a58:	7dfb      	ldrb	r3, [r7, #23]
 8000a5a:	1cd8      	adds	r0, r3, #3
 8000a5c:	4b6d      	ldr	r3, [pc, #436]	; (8000c14 <read_rx+0x57c>)
 8000a5e:	781b      	ldrb	r3, [r3, #0]
 8000a60:	b2db      	uxtb	r3, r3
 8000a62:	1e59      	subs	r1, r3, #1
 8000a64:	7dfa      	ldrb	r2, [r7, #23]
 8000a66:	4c6e      	ldr	r4, [pc, #440]	; (8000c20 <read_rx+0x588>)
 8000a68:	462b      	mov	r3, r5
 8000a6a:	009b      	lsls	r3, r3, #2
 8000a6c:	442b      	add	r3, r5
 8000a6e:	005b      	lsls	r3, r3, #1
 8000a70:	4423      	add	r3, r4
 8000a72:	4403      	add	r3, r0
 8000a74:	781b      	ldrb	r3, [r3, #0]
 8000a76:	b2dc      	uxtb	r4, r3
 8000a78:	486a      	ldr	r0, [pc, #424]	; (8000c24 <read_rx+0x58c>)
 8000a7a:	00cb      	lsls	r3, r1, #3
 8000a7c:	4403      	add	r3, r0
 8000a7e:	4413      	add	r3, r2
 8000a80:	4622      	mov	r2, r4
 8000a82:	701a      	strb	r2, [r3, #0]
												for (i = 0; i < 5; i++)
 8000a84:	7dfb      	ldrb	r3, [r7, #23]
 8000a86:	3301      	adds	r3, #1
 8000a88:	75fb      	strb	r3, [r7, #23]
 8000a8a:	7dfb      	ldrb	r3, [r7, #23]
 8000a8c:	2b04      	cmp	r3, #4
 8000a8e:	d9c6      	bls.n	8000a1e <read_rx+0x386>
													}
												set_io_config ();		// check if output is push output
 8000a90:	f001 ff9c 	bl	80029cc <set_io_config>
												break;
 8000a94:	bf00      	nop
										}
									sdo_segment (WRITE_SEGM_RESP, 0, 0);
 8000a96:	2200      	movs	r2, #0
 8000a98:	2100      	movs	r1, #0
 8000a9a:	2020      	movs	r0, #32
 8000a9c:	f000 fcca 	bl	8001434 <sdo_segment>
								}
							sdo_index    = 0;					// reset marker from init request
 8000aa0:	4b61      	ldr	r3, [pc, #388]	; (8000c28 <read_rx+0x590>)
 8000aa2:	2200      	movs	r2, #0
 8000aa4:	801a      	strh	r2, [r3, #0]
							sdo_subindex = 0;
 8000aa6:	4b5b      	ldr	r3, [pc, #364]	; (8000c14 <read_rx+0x57c>)
 8000aa8:	2200      	movs	r2, #0
 8000aaa:	701a      	strb	r2, [r3, #0]
							sdo_timer    = 0;
 8000aac:	4b5f      	ldr	r3, [pc, #380]	; (8000c2c <read_rx+0x594>)
 8000aae:	2200      	movs	r2, #0
 8000ab0:	701a      	strb	r2, [r3, #0]
							break;
 8000ab2:	e186      	b.n	8000dc2 <read_rx+0x72a>

						case (INIT_READ_REQ):						// init read or expedited read
							index = *(uint16_t *)&rx[ro][3];	// read object index
 8000ab4:	4b59      	ldr	r3, [pc, #356]	; (8000c1c <read_rx+0x584>)
 8000ab6:	781b      	ldrb	r3, [r3, #0]
 8000ab8:	461a      	mov	r2, r3
 8000aba:	4613      	mov	r3, r2
 8000abc:	009b      	lsls	r3, r3, #2
 8000abe:	4413      	add	r3, r2
 8000ac0:	005b      	lsls	r3, r3, #1
 8000ac2:	3303      	adds	r3, #3
 8000ac4:	4a56      	ldr	r2, [pc, #344]	; (8000c20 <read_rx+0x588>)
 8000ac6:	4413      	add	r3, r2
 8000ac8:	881b      	ldrh	r3, [r3, #0]
 8000aca:	81bb      	strh	r3, [r7, #12]
							subindex = rx[ro][5];					// read object subindex
 8000acc:	4b53      	ldr	r3, [pc, #332]	; (8000c1c <read_rx+0x584>)
 8000ace:	781b      	ldrb	r3, [r3, #0]
 8000ad0:	4619      	mov	r1, r3
 8000ad2:	4a53      	ldr	r2, [pc, #332]	; (8000c20 <read_rx+0x588>)
 8000ad4:	460b      	mov	r3, r1
 8000ad6:	009b      	lsls	r3, r3, #2
 8000ad8:	440b      	add	r3, r1
 8000ada:	005b      	lsls	r3, r3, #1
 8000adc:	4413      	add	r3, r2
 8000ade:	3305      	adds	r3, #5
 8000ae0:	781b      	ldrb	r3, [r3, #0]
 8000ae2:	72fb      	strb	r3, [r7, #11]
							value = search_dict (index, subindex, type, &pos);
 8000ae4:	7bfa      	ldrb	r2, [r7, #15]
 8000ae6:	7af9      	ldrb	r1, [r7, #11]
 8000ae8:	89b8      	ldrh	r0, [r7, #12]
 8000aea:	4b51      	ldr	r3, [pc, #324]	; (8000c30 <read_rx+0x598>)
 8000aec:	f002 f9ae 	bl	8002e4c <search_dict>
 8000af0:	6138      	str	r0, [r7, #16]
							if (value)										// wrong access to object dictionary
 8000af2:	693b      	ldr	r3, [r7, #16]
 8000af4:	2b00      	cmp	r3, #0
 8000af6:	d003      	beq.n	8000b00 <read_rx+0x468>
								abort_sdo (value);					// abort SDO transfer
 8000af8:	6938      	ldr	r0, [r7, #16]
 8000afa:	f000 fb45 	bl	8001188 <abort_sdo>
										  	 		value = read_dict (pos, subindex);
													sdo_response (INIT_READ_RESP | EXPEDITED_BIT, index, subindex, value);
												}
										}
								}
							break;
 8000afe:	e160      	b.n	8000dc2 <read_rx+0x72a>
									if(index == PORT_IN)
 8000b00:	89bb      	ldrh	r3, [r7, #12]
 8000b02:	f642 72fd 	movw	r2, #12285	; 0x2ffd
 8000b06:	4293      	cmp	r3, r2
 8000b08:	d111      	bne.n	8000b2e <read_rx+0x496>
											value = (uint32_t)(*((uint8_t *)dict [pos].pointer + subindex));
 8000b0a:	4b49      	ldr	r3, [pc, #292]	; (8000c30 <read_rx+0x598>)
 8000b0c:	781b      	ldrb	r3, [r3, #0]
 8000b0e:	4a49      	ldr	r2, [pc, #292]	; (8000c34 <read_rx+0x59c>)
 8000b10:	011b      	lsls	r3, r3, #4
 8000b12:	4413      	add	r3, r2
 8000b14:	3308      	adds	r3, #8
 8000b16:	681a      	ldr	r2, [r3, #0]
 8000b18:	7afb      	ldrb	r3, [r7, #11]
 8000b1a:	4413      	add	r3, r2
 8000b1c:	781b      	ldrb	r3, [r3, #0]
 8000b1e:	613b      	str	r3, [r7, #16]
											sdo_response (INIT_READ_RESP | EXPEDITED_BIT, index, subindex, value);
 8000b20:	7afa      	ldrb	r2, [r7, #11]
 8000b22:	89b9      	ldrh	r1, [r7, #12]
 8000b24:	693b      	ldr	r3, [r7, #16]
 8000b26:	2042      	movs	r0, #66	; 0x42
 8000b28:	f000 fbdc 	bl	80012e4 <sdo_response>
							break;
 8000b2c:	e149      	b.n	8000dc2 <read_rx+0x72a>
									else if(index == PORT_OUT)
 8000b2e:	89bb      	ldrh	r3, [r7, #12]
 8000b30:	f642 72fe 	movw	r2, #12286	; 0x2ffe
 8000b34:	4293      	cmp	r3, r2
 8000b36:	d111      	bne.n	8000b5c <read_rx+0x4c4>
											value = (uint32_t)(*((uint8_t *)dict [pos].pointer + subindex));
 8000b38:	4b3d      	ldr	r3, [pc, #244]	; (8000c30 <read_rx+0x598>)
 8000b3a:	781b      	ldrb	r3, [r3, #0]
 8000b3c:	4a3d      	ldr	r2, [pc, #244]	; (8000c34 <read_rx+0x59c>)
 8000b3e:	011b      	lsls	r3, r3, #4
 8000b40:	4413      	add	r3, r2
 8000b42:	3308      	adds	r3, #8
 8000b44:	681a      	ldr	r2, [r3, #0]
 8000b46:	7afb      	ldrb	r3, [r7, #11]
 8000b48:	4413      	add	r3, r2
 8000b4a:	781b      	ldrb	r3, [r3, #0]
 8000b4c:	613b      	str	r3, [r7, #16]
											sdo_response (INIT_READ_RESP | EXPEDITED_BIT, index, subindex, value);
 8000b4e:	7afa      	ldrb	r2, [r7, #11]
 8000b50:	89b9      	ldrh	r1, [r7, #12]
 8000b52:	693b      	ldr	r3, [r7, #16]
 8000b54:	2042      	movs	r0, #66	; 0x42
 8000b56:	f000 fbc5 	bl	80012e4 <sdo_response>
							break;
 8000b5a:	e132      	b.n	8000dc2 <read_rx+0x72a>
											size	= dict [pos].size;
 8000b5c:	4b34      	ldr	r3, [pc, #208]	; (8000c30 <read_rx+0x598>)
 8000b5e:	781b      	ldrb	r3, [r3, #0]
 8000b60:	4a34      	ldr	r2, [pc, #208]	; (8000c34 <read_rx+0x59c>)
 8000b62:	011b      	lsls	r3, r3, #4
 8000b64:	4413      	add	r3, r2
 8000b66:	3304      	adds	r3, #4
 8000b68:	781b      	ldrb	r3, [r3, #0]
 8000b6a:	72bb      	strb	r3, [r7, #10]
											sub  	= dict [pos].sub;
 8000b6c:	4b30      	ldr	r3, [pc, #192]	; (8000c30 <read_rx+0x598>)
 8000b6e:	781b      	ldrb	r3, [r3, #0]
 8000b70:	4a30      	ldr	r2, [pc, #192]	; (8000c34 <read_rx+0x59c>)
 8000b72:	011b      	lsls	r3, r3, #4
 8000b74:	4413      	add	r3, r2
 8000b76:	3302      	adds	r3, #2
 8000b78:	781b      	ldrb	r3, [r3, #0]
 8000b7a:	727b      	strb	r3, [r7, #9]
											if (size > 4)							// normal transfer
 8000b7c:	7abb      	ldrb	r3, [r7, #10]
 8000b7e:	2b04      	cmp	r3, #4
 8000b80:	d91c      	bls.n	8000bbc <read_rx+0x524>
													if ((!subindex) && sub)		// number of entries
 8000b82:	7afb      	ldrb	r3, [r7, #11]
 8000b84:	2b00      	cmp	r3, #0
 8000b86:	d109      	bne.n	8000b9c <read_rx+0x504>
 8000b88:	7a7b      	ldrb	r3, [r7, #9]
 8000b8a:	2b00      	cmp	r3, #0
 8000b8c:	d006      	beq.n	8000b9c <read_rx+0x504>
														sdo_response (INIT_READ_RESP | EXPEDITED_BIT, index, subindex, sub);
 8000b8e:	7a7b      	ldrb	r3, [r7, #9]
 8000b90:	7afa      	ldrb	r2, [r7, #11]
 8000b92:	89b9      	ldrh	r1, [r7, #12]
 8000b94:	2042      	movs	r0, #66	; 0x42
 8000b96:	f000 fba5 	bl	80012e4 <sdo_response>
							break;
 8000b9a:	e112      	b.n	8000dc2 <read_rx+0x72a>
															sdo_response (INIT_READ_RESP, index, subindex, size);
 8000b9c:	7abb      	ldrb	r3, [r7, #10]
 8000b9e:	7afa      	ldrb	r2, [r7, #11]
 8000ba0:	89b9      	ldrh	r1, [r7, #12]
 8000ba2:	2040      	movs	r0, #64	; 0x40
 8000ba4:	f000 fb9e 	bl	80012e4 <sdo_response>
															sdo_index = index;		// save object index and subindex
 8000ba8:	4a1f      	ldr	r2, [pc, #124]	; (8000c28 <read_rx+0x590>)
 8000baa:	89bb      	ldrh	r3, [r7, #12]
 8000bac:	8013      	strh	r3, [r2, #0]
															sdo_subindex = subindex;
 8000bae:	4a19      	ldr	r2, [pc, #100]	; (8000c14 <read_rx+0x57c>)
 8000bb0:	7afb      	ldrb	r3, [r7, #11]
 8000bb2:	7013      	strb	r3, [r2, #0]
															sdo_timer = SDO_TIMER;
 8000bb4:	4b1d      	ldr	r3, [pc, #116]	; (8000c2c <read_rx+0x594>)
 8000bb6:	220a      	movs	r2, #10
 8000bb8:	701a      	strb	r2, [r3, #0]
							break;
 8000bba:	e102      	b.n	8000dc2 <read_rx+0x72a>
													if ((!subindex) && sub)
 8000bbc:	7afb      	ldrb	r3, [r7, #11]
 8000bbe:	2b00      	cmp	r3, #0
 8000bc0:	d107      	bne.n	8000bd2 <read_rx+0x53a>
 8000bc2:	7a7b      	ldrb	r3, [r7, #9]
 8000bc4:	2b00      	cmp	r3, #0
 8000bc6:	d004      	beq.n	8000bd2 <read_rx+0x53a>
															size = 1;				// size is 1 uint8_t
 8000bc8:	2301      	movs	r3, #1
 8000bca:	72bb      	strb	r3, [r7, #10]
															value = sub;
 8000bcc:	7a7b      	ldrb	r3, [r7, #9]
 8000bce:	613b      	str	r3, [r7, #16]
 8000bd0:	e007      	b.n	8000be2 <read_rx+0x54a>
										  	 		value = read_dict (pos, subindex);
 8000bd2:	4b17      	ldr	r3, [pc, #92]	; (8000c30 <read_rx+0x598>)
 8000bd4:	781b      	ldrb	r3, [r3, #0]
 8000bd6:	7afa      	ldrb	r2, [r7, #11]
 8000bd8:	4611      	mov	r1, r2
 8000bda:	4618      	mov	r0, r3
 8000bdc:	f001 ff98 	bl	8002b10 <read_dict>
 8000be0:	6138      	str	r0, [r7, #16]
													sdo_response (INIT_READ_RESP | EXPEDITED_BIT, index, subindex, value);
 8000be2:	7afa      	ldrb	r2, [r7, #11]
 8000be4:	89b9      	ldrh	r1, [r7, #12]
 8000be6:	693b      	ldr	r3, [r7, #16]
 8000be8:	2042      	movs	r0, #66	; 0x42
 8000bea:	f000 fb7b 	bl	80012e4 <sdo_response>
							break;
 8000bee:	e0e8      	b.n	8000dc2 <read_rx+0x72a>

						case (READ_SEGM_REQ):						//read segment
							if (!sdo_index)									//no init read request before
 8000bf0:	4b0d      	ldr	r3, [pc, #52]	; (8000c28 <read_rx+0x590>)
 8000bf2:	881b      	ldrh	r3, [r3, #0]
 8000bf4:	b29b      	uxth	r3, r3
 8000bf6:	2b00      	cmp	r3, #0
 8000bf8:	d103      	bne.n	8000c02 <read_rx+0x56a>
								abort_sdo (SDO_UNSUPPORTED);
 8000bfa:	480f      	ldr	r0, [pc, #60]	; (8000c38 <read_rx+0x5a0>)
 8000bfc:	f000 fac4 	bl	8001188 <abort_sdo>
 8000c00:	e0c6      	b.n	8000d90 <read_rx+0x6f8>
							else if (type & TOGGLE_BIT)			// toggle bit must be 0 for 1. segment
 8000c02:	7bfb      	ldrb	r3, [r7, #15]
 8000c04:	f003 0310 	and.w	r3, r3, #16
 8000c08:	2b00      	cmp	r3, #0
 8000c0a:	d019      	beq.n	8000c40 <read_rx+0x5a8>
								abort_sdo (SDO_TOGGLEBIT);
 8000c0c:	480b      	ldr	r0, [pc, #44]	; (8000c3c <read_rx+0x5a4>)
 8000c0e:	f000 fabb 	bl	8001188 <abort_sdo>
 8000c12:	e0bd      	b.n	8000d90 <read_rx+0x6f8>
 8000c14:	200001e8 	.word	0x200001e8
 8000c18:	200003b8 	.word	0x200003b8
 8000c1c:	20000351 	.word	0x20000351
 8000c20:	20000290 	.word	0x20000290
 8000c24:	2000060c 	.word	0x2000060c
 8000c28:	200001e6 	.word	0x200001e6
 8000c2c:	200001e9 	.word	0x200001e9
 8000c30:	20000200 	.word	0x20000200
 8000c34:	20000000 	.word	0x20000000
 8000c38:	06010000 	.word	0x06010000
 8000c3c:	05030000 	.word	0x05030000
							else
								{
									switch (sdo_index)
 8000c40:	4bbb      	ldr	r3, [pc, #748]	; (8000f30 <read_rx+0x898>)
 8000c42:	881b      	ldrh	r3, [r3, #0]
 8000c44:	b29b      	uxth	r3, r3
 8000c46:	f5b3 4fc4 	cmp.w	r3, #25088	; 0x6200
 8000c4a:	f000 8094 	beq.w	8000d76 <read_rx+0x6de>
 8000c4e:	f5b3 4fc4 	cmp.w	r3, #25088	; 0x6200
 8000c52:	f300 809d 	bgt.w	8000d90 <read_rx+0x6f8>
 8000c56:	f5b3 4fc2 	cmp.w	r3, #24832	; 0x6100
 8000c5a:	d07d      	beq.n	8000d58 <read_rx+0x6c0>
 8000c5c:	f5b3 4fc2 	cmp.w	r3, #24832	; 0x6100
 8000c60:	f300 8096 	bgt.w	8000d90 <read_rx+0x6f8>
 8000c64:	f246 0211 	movw	r2, #24593	; 0x6011
 8000c68:	4293      	cmp	r3, r2
 8000c6a:	d06f      	beq.n	8000d4c <read_rx+0x6b4>
 8000c6c:	f246 0211 	movw	r2, #24593	; 0x6011
 8000c70:	4293      	cmp	r3, r2
 8000c72:	f300 808d 	bgt.w	8000d90 <read_rx+0x6f8>
 8000c76:	f246 0210 	movw	r2, #24592	; 0x6010
 8000c7a:	4293      	cmp	r3, r2
 8000c7c:	d060      	beq.n	8000d40 <read_rx+0x6a8>
 8000c7e:	f246 0210 	movw	r2, #24592	; 0x6010
 8000c82:	4293      	cmp	r3, r2
 8000c84:	f300 8084 	bgt.w	8000d90 <read_rx+0x6f8>
 8000c88:	f241 020a 	movw	r2, #4106	; 0x100a
 8000c8c:	4293      	cmp	r3, r2
 8000c8e:	d03e      	beq.n	8000d0e <read_rx+0x676>
 8000c90:	f241 020a 	movw	r2, #4106	; 0x100a
 8000c94:	4293      	cmp	r3, r2
 8000c96:	dc7b      	bgt.n	8000d90 <read_rx+0x6f8>
 8000c98:	f241 0208 	movw	r2, #4104	; 0x1008
 8000c9c:	4293      	cmp	r3, r2
 8000c9e:	d004      	beq.n	8000caa <read_rx+0x612>
 8000ca0:	f241 0209 	movw	r2, #4105	; 0x1009
 8000ca4:	4293      	cmp	r3, r2
 8000ca6:	d019      	beq.n	8000cdc <read_rx+0x644>
 8000ca8:	e072      	b.n	8000d90 <read_rx+0x6f8>
										{
											case (DEVICE_NAME) :		// device name
												for (i = 0; i < DV_SIZE; i++)
 8000caa:	2300      	movs	r3, #0
 8000cac:	75fb      	strb	r3, [r7, #23]
 8000cae:	e00b      	b.n	8000cc8 <read_rx+0x630>
													buffer [i] = device_name[i];
 8000cb0:	7dfa      	ldrb	r2, [r7, #23]
 8000cb2:	7dfb      	ldrb	r3, [r7, #23]
 8000cb4:	499f      	ldr	r1, [pc, #636]	; (8000f34 <read_rx+0x89c>)
 8000cb6:	5c8a      	ldrb	r2, [r1, r2]
 8000cb8:	f107 0118 	add.w	r1, r7, #24
 8000cbc:	440b      	add	r3, r1
 8000cbe:	f803 2c18 	strb.w	r2, [r3, #-24]
												for (i = 0; i < DV_SIZE; i++)
 8000cc2:	7dfb      	ldrb	r3, [r7, #23]
 8000cc4:	3301      	adds	r3, #1
 8000cc6:	75fb      	strb	r3, [r7, #23]
 8000cc8:	7dfb      	ldrb	r3, [r7, #23]
 8000cca:	2b05      	cmp	r3, #5
 8000ccc:	d9f0      	bls.n	8000cb0 <read_rx+0x618>
												sdo_segment (READ_SEGM_RESP | LAST_SEGM_BIT, 6, buffer);
 8000cce:	463b      	mov	r3, r7
 8000cd0:	461a      	mov	r2, r3
 8000cd2:	2106      	movs	r1, #6
 8000cd4:	2001      	movs	r0, #1
 8000cd6:	f000 fbad 	bl	8001434 <sdo_segment>
												break;
 8000cda:	e059      	b.n	8000d90 <read_rx+0x6f8>

											case (HW_VERSION) :			// hardware version
												for (i = 0; i < HW_SIZE; i++)
 8000cdc:	2300      	movs	r3, #0
 8000cde:	75fb      	strb	r3, [r7, #23]
 8000ce0:	e00b      	b.n	8000cfa <read_rx+0x662>
													buffer [i] = hardware_uea [i];
 8000ce2:	7dfa      	ldrb	r2, [r7, #23]
 8000ce4:	7dfb      	ldrb	r3, [r7, #23]
 8000ce6:	4994      	ldr	r1, [pc, #592]	; (8000f38 <read_rx+0x8a0>)
 8000ce8:	5c8a      	ldrb	r2, [r1, r2]
 8000cea:	f107 0118 	add.w	r1, r7, #24
 8000cee:	440b      	add	r3, r1
 8000cf0:	f803 2c18 	strb.w	r2, [r3, #-24]
												for (i = 0; i < HW_SIZE; i++)
 8000cf4:	7dfb      	ldrb	r3, [r7, #23]
 8000cf6:	3301      	adds	r3, #1
 8000cf8:	75fb      	strb	r3, [r7, #23]
 8000cfa:	7dfb      	ldrb	r3, [r7, #23]
 8000cfc:	2b05      	cmp	r3, #5
 8000cfe:	d9f0      	bls.n	8000ce2 <read_rx+0x64a>
												sdo_segment (READ_SEGM_RESP | LAST_SEGM_BIT, 5, buffer);
 8000d00:	463b      	mov	r3, r7
 8000d02:	461a      	mov	r2, r3
 8000d04:	2105      	movs	r1, #5
 8000d06:	2001      	movs	r0, #1
 8000d08:	f000 fb94 	bl	8001434 <sdo_segment>
												break;
 8000d0c:	e040      	b.n	8000d90 <read_rx+0x6f8>

											case (SW_VERSION) :			//* software version
												for (i = 0; i < SW_SIZE; i++)
 8000d0e:	2300      	movs	r3, #0
 8000d10:	75fb      	strb	r3, [r7, #23]
 8000d12:	e00b      	b.n	8000d2c <read_rx+0x694>
													buffer [i] = version_uea [i];
 8000d14:	7dfa      	ldrb	r2, [r7, #23]
 8000d16:	7dfb      	ldrb	r3, [r7, #23]
 8000d18:	4988      	ldr	r1, [pc, #544]	; (8000f3c <read_rx+0x8a4>)
 8000d1a:	5c8a      	ldrb	r2, [r1, r2]
 8000d1c:	f107 0118 	add.w	r1, r7, #24
 8000d20:	440b      	add	r3, r1
 8000d22:	f803 2c18 	strb.w	r2, [r3, #-24]
												for (i = 0; i < SW_SIZE; i++)
 8000d26:	7dfb      	ldrb	r3, [r7, #23]
 8000d28:	3301      	adds	r3, #1
 8000d2a:	75fb      	strb	r3, [r7, #23]
 8000d2c:	7dfb      	ldrb	r3, [r7, #23]
 8000d2e:	2b05      	cmp	r3, #5
 8000d30:	d9f0      	bls.n	8000d14 <read_rx+0x67c>
												sdo_segment (READ_SEGM_RESP | LAST_SEGM_BIT, 5, buffer);
 8000d32:	463b      	mov	r3, r7
 8000d34:	461a      	mov	r2, r3
 8000d36:	2105      	movs	r1, #5
 8000d38:	2001      	movs	r0, #1
 8000d3a:	f000 fb7b 	bl	8001434 <sdo_segment>
												break;
 8000d3e:	e027      	b.n	8000d90 <read_rx+0x6f8>

											case (VIRTUAL_INPUT)  :		// virtual input mapping object
												sdo_segment (READ_SEGM_RESP | LAST_SEGM_BIT, MAX_IO_TYPE, virt_in);
 8000d40:	4a7f      	ldr	r2, [pc, #508]	; (8000f40 <read_rx+0x8a8>)
 8000d42:	2107      	movs	r1, #7
 8000d44:	2001      	movs	r0, #1
 8000d46:	f000 fb75 	bl	8001434 <sdo_segment>
												break;
 8000d4a:	e021      	b.n	8000d90 <read_rx+0x6f8>

											case (VIRTUAL_OUTPUT)  :	// virtual output mapping object
												sdo_segment (READ_SEGM_RESP | LAST_SEGM_BIT, MAX_IO_TYPE, virt_out);
 8000d4c:	4a7d      	ldr	r2, [pc, #500]	; (8000f44 <read_rx+0x8ac>)
 8000d4e:	2107      	movs	r1, #7
 8000d50:	2001      	movs	r0, #1
 8000d52:	f000 fb6f 	bl	8001434 <sdo_segment>
												break;
 8000d56:	e01b      	b.n	8000d90 <read_rx+0x6f8>

											case (INPUT_GROUP)    :		// input group
												sdo_segment (READ_SEGM_RESP | LAST_SEGM_BIT, MAX_IO_TYPE, inpar [sdo_subindex - 1]);
 8000d58:	4b7b      	ldr	r3, [pc, #492]	; (8000f48 <read_rx+0x8b0>)
 8000d5a:	781b      	ldrb	r3, [r3, #0]
 8000d5c:	b2db      	uxtb	r3, r3
 8000d5e:	1e5a      	subs	r2, r3, #1
 8000d60:	4613      	mov	r3, r2
 8000d62:	00db      	lsls	r3, r3, #3
 8000d64:	1a9b      	subs	r3, r3, r2
 8000d66:	4a79      	ldr	r2, [pc, #484]	; (8000f4c <read_rx+0x8b4>)
 8000d68:	4413      	add	r3, r2
 8000d6a:	461a      	mov	r2, r3
 8000d6c:	2107      	movs	r1, #7
 8000d6e:	2001      	movs	r0, #1
 8000d70:	f000 fb60 	bl	8001434 <sdo_segment>
												break;
 8000d74:	e00c      	b.n	8000d90 <read_rx+0x6f8>

											case (OUTPUT_GROUP)    :	// output group
												sdo_segment (READ_SEGM_RESP | LAST_SEGM_BIT, MAX_IO_TYPE, outpar [sdo_subindex - 1]);
 8000d76:	4b74      	ldr	r3, [pc, #464]	; (8000f48 <read_rx+0x8b0>)
 8000d78:	781b      	ldrb	r3, [r3, #0]
 8000d7a:	b2db      	uxtb	r3, r3
 8000d7c:	3b01      	subs	r3, #1
 8000d7e:	00db      	lsls	r3, r3, #3
 8000d80:	4a73      	ldr	r2, [pc, #460]	; (8000f50 <read_rx+0x8b8>)
 8000d82:	4413      	add	r3, r2
 8000d84:	461a      	mov	r2, r3
 8000d86:	2107      	movs	r1, #7
 8000d88:	2001      	movs	r0, #1
 8000d8a:	f000 fb53 	bl	8001434 <sdo_segment>
												break;
 8000d8e:	bf00      	nop
										}
								}
							sdo_index    = 0;				// reset marker from init request
 8000d90:	4b67      	ldr	r3, [pc, #412]	; (8000f30 <read_rx+0x898>)
 8000d92:	2200      	movs	r2, #0
 8000d94:	801a      	strh	r2, [r3, #0]
							sdo_subindex = 0;
 8000d96:	4b6c      	ldr	r3, [pc, #432]	; (8000f48 <read_rx+0x8b0>)
 8000d98:	2200      	movs	r2, #0
 8000d9a:	701a      	strb	r2, [r3, #0]
							sdo_timer    = 0;
 8000d9c:	4b6d      	ldr	r3, [pc, #436]	; (8000f54 <read_rx+0x8bc>)
 8000d9e:	2200      	movs	r2, #0
 8000da0:	701a      	strb	r2, [r3, #0]
							break;
 8000da2:	e00e      	b.n	8000dc2 <read_rx+0x72a>

						case (ABORT_REQ):				// abort request
							sdo_index    = 0;				// reset marker from init request
 8000da4:	4b62      	ldr	r3, [pc, #392]	; (8000f30 <read_rx+0x898>)
 8000da6:	2200      	movs	r2, #0
 8000da8:	801a      	strh	r2, [r3, #0]
							sdo_subindex = 0;
 8000daa:	4b67      	ldr	r3, [pc, #412]	; (8000f48 <read_rx+0x8b0>)
 8000dac:	2200      	movs	r2, #0
 8000dae:	701a      	strb	r2, [r3, #0]
							sdo_timer    = 0;
 8000db0:	4b68      	ldr	r3, [pc, #416]	; (8000f54 <read_rx+0x8bc>)
 8000db2:	2200      	movs	r2, #0
 8000db4:	701a      	strb	r2, [r3, #0]
							break;
 8000db6:	e004      	b.n	8000dc2 <read_rx+0x72a>

						default:
							abort_sdo (SDO_NOT_VALID);	// unknown SDO command specifier
 8000db8:	4867      	ldr	r0, [pc, #412]	; (8000f58 <read_rx+0x8c0>)
 8000dba:	f000 f9e5 	bl	8001188 <abort_sdo>
							break;
 8000dbe:	e000      	b.n	8000dc2 <read_rx+0x72a>
							break;
 8000dc0:	bf00      	nop
					}
				break;
 8000dc2:	e0ea      	b.n	8000f9a <read_rx+0x902>

			case (NMT) :											// network management
				i = rx [ro][3]; 								// read node id
 8000dc4:	4b65      	ldr	r3, [pc, #404]	; (8000f5c <read_rx+0x8c4>)
 8000dc6:	781b      	ldrb	r3, [r3, #0]
 8000dc8:	4619      	mov	r1, r3
 8000dca:	4a65      	ldr	r2, [pc, #404]	; (8000f60 <read_rx+0x8c8>)
 8000dcc:	460b      	mov	r3, r1
 8000dce:	009b      	lsls	r3, r3, #2
 8000dd0:	440b      	add	r3, r1
 8000dd2:	005b      	lsls	r3, r3, #1
 8000dd4:	4413      	add	r3, r2
 8000dd6:	3303      	adds	r3, #3
 8000dd8:	781b      	ldrb	r3, [r3, #0]
 8000dda:	75fb      	strb	r3, [r7, #23]
				if ((!i) || (i == node_id)) 		// for this node or for all nodes
 8000ddc:	7dfb      	ldrb	r3, [r7, #23]
 8000dde:	2b00      	cmp	r3, #0
 8000de0:	d004      	beq.n	8000dec <read_rx+0x754>
 8000de2:	4b60      	ldr	r3, [pc, #384]	; (8000f64 <read_rx+0x8cc>)
 8000de4:	781b      	ldrb	r3, [r3, #0]
 8000de6:	7dfa      	ldrb	r2, [r7, #23]
 8000de8:	429a      	cmp	r2, r3
 8000dea:	d122      	bne.n	8000e32 <read_rx+0x79a>
					{
						switch (rx [ro][2]) 					// command specifier
 8000dec:	4b5b      	ldr	r3, [pc, #364]	; (8000f5c <read_rx+0x8c4>)
 8000dee:	781b      	ldrb	r3, [r3, #0]
 8000df0:	4619      	mov	r1, r3
 8000df2:	4a5b      	ldr	r2, [pc, #364]	; (8000f60 <read_rx+0x8c8>)
 8000df4:	460b      	mov	r3, r1
 8000df6:	009b      	lsls	r3, r3, #2
 8000df8:	440b      	add	r3, r1
 8000dfa:	005b      	lsls	r3, r3, #1
 8000dfc:	4413      	add	r3, r2
 8000dfe:	3302      	adds	r3, #2
 8000e00:	781b      	ldrb	r3, [r3, #0]
 8000e02:	b2db      	uxtb	r3, r3
 8000e04:	2bf0      	cmp	r3, #240	; 0xf0
 8000e06:	d010      	beq.n	8000e2a <read_rx+0x792>
 8000e08:	2bf0      	cmp	r3, #240	; 0xf0
 8000e0a:	dc14      	bgt.n	8000e36 <read_rx+0x79e>
 8000e0c:	2b01      	cmp	r3, #1
 8000e0e:	d002      	beq.n	8000e16 <read_rx+0x77e>
 8000e10:	2b81      	cmp	r3, #129	; 0x81
 8000e12:	d004      	beq.n	8000e1e <read_rx+0x786>

								case (STOP_NODE)	 :						// reset node
								case (ENTER_PREOP) :						// reset node
								case (RESET_COMM)  :						// reset node
								default:
									break;				// do nothing (not implemented)
 8000e14:	e00f      	b.n	8000e36 <read_rx+0x79e>
									nmtstate = OPERATIONAL; 	// enter operational state
 8000e16:	4b54      	ldr	r3, [pc, #336]	; (8000f68 <read_rx+0x8d0>)
 8000e18:	2205      	movs	r2, #5
 8000e1a:	701a      	strb	r2, [r3, #0]
									break;
 8000e1c:	e00c      	b.n	8000e38 <read_rx+0x7a0>
									merker = 0;
 8000e1e:	4b53      	ldr	r3, [pc, #332]	; (8000f6c <read_rx+0x8d4>)
 8000e20:	2200      	movs	r2, #0
 8000e22:	701a      	strb	r2, [r3, #0]
									HAL_NVIC_SystemReset();
 8000e24:	f005 f8c3 	bl	8005fae <HAL_NVIC_SystemReset>
									break;
 8000e28:	e006      	b.n	8000e38 <read_rx+0x7a0>
									nmtstate = TEST_MODE;
 8000e2a:	4b4f      	ldr	r3, [pc, #316]	; (8000f68 <read_rx+0x8d0>)
 8000e2c:	22f0      	movs	r2, #240	; 0xf0
 8000e2e:	701a      	strb	r2, [r3, #0]
									break;
 8000e30:	e002      	b.n	8000e38 <read_rx+0x7a0>
							}
					}
 8000e32:	bf00      	nop
 8000e34:	e0b1      	b.n	8000f9a <read_rx+0x902>
									break;				// do nothing (not implemented)
 8000e36:	bf00      	nop
				break;
 8000e38:	e0af      	b.n	8000f9a <read_rx+0x902>

			case (LSS) :										//LSS message for initialization
				type = rx [ro][2];						//read LSS service type
 8000e3a:	4b48      	ldr	r3, [pc, #288]	; (8000f5c <read_rx+0x8c4>)
 8000e3c:	781b      	ldrb	r3, [r3, #0]
 8000e3e:	4619      	mov	r1, r3
 8000e40:	4a47      	ldr	r2, [pc, #284]	; (8000f60 <read_rx+0x8c8>)
 8000e42:	460b      	mov	r3, r1
 8000e44:	009b      	lsls	r3, r3, #2
 8000e46:	440b      	add	r3, r1
 8000e48:	005b      	lsls	r3, r3, #1
 8000e4a:	4413      	add	r3, r2
 8000e4c:	3302      	adds	r3, #2
 8000e4e:	781b      	ldrb	r3, [r3, #0]
 8000e50:	73fb      	strb	r3, [r7, #15]
				switch (type)
 8000e52:	7bfb      	ldrb	r3, [r7, #15]
 8000e54:	2b11      	cmp	r3, #17
 8000e56:	f040 809d 	bne.w	8000f94 <read_rx+0x8fc>
					{
						case (SET_NODE_ID) :			//set new node id
							i = rx [ro][3];					//read new node id
 8000e5a:	4b40      	ldr	r3, [pc, #256]	; (8000f5c <read_rx+0x8c4>)
 8000e5c:	781b      	ldrb	r3, [r3, #0]
 8000e5e:	4619      	mov	r1, r3
 8000e60:	4a3f      	ldr	r2, [pc, #252]	; (8000f60 <read_rx+0x8c8>)
 8000e62:	460b      	mov	r3, r1
 8000e64:	009b      	lsls	r3, r3, #2
 8000e66:	440b      	add	r3, r1
 8000e68:	005b      	lsls	r3, r3, #1
 8000e6a:	4413      	add	r3, r2
 8000e6c:	3303      	adds	r3, #3
 8000e6e:	781b      	ldrb	r3, [r3, #0]
 8000e70:	75fb      	strb	r3, [r7, #23]
							if ((i > 127) || (!i))	//node id invalid
 8000e72:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8000e76:	2b00      	cmp	r3, #0
 8000e78:	db02      	blt.n	8000e80 <read_rx+0x7e8>
 8000e7a:	7dfb      	ldrb	r3, [r7, #23]
 8000e7c:	2b00      	cmp	r3, #0
 8000e7e:	d104      	bne.n	8000e8a <read_rx+0x7f2>
								lss_response (SET_NODE_ID, OUT_OF_RANGE);
 8000e80:	2101      	movs	r1, #1
 8000e82:	2011      	movs	r0, #17
 8000e84:	f000 fb4a 	bl	800151c <lss_response>
 8000e88:	e006      	b.n	8000e98 <read_rx+0x800>
							else
								{
									node_id = i;
 8000e8a:	4a36      	ldr	r2, [pc, #216]	; (8000f64 <read_rx+0x8cc>)
 8000e8c:	7dfb      	ldrb	r3, [r7, #23]
 8000e8e:	7013      	strb	r3, [r2, #0]
									lss_response (SET_NODE_ID, 0);
 8000e90:	2100      	movs	r1, #0
 8000e92:	2011      	movs	r0, #17
 8000e94:	f000 fb42 	bl	800151c <lss_response>
								}
							break;
 8000e98:	bf00      	nop
					}
				break;
 8000e9a:	e07b      	b.n	8000f94 <read_rx+0x8fc>

//����Ϣ��ʱֻ������ͣ�����״̬��Ϣ		2017-11-15		
			case (MPDO) :					// time stamp message
				sub = rx [ro][1];
 8000e9c:	4b2f      	ldr	r3, [pc, #188]	; (8000f5c <read_rx+0x8c4>)
 8000e9e:	781b      	ldrb	r3, [r3, #0]
 8000ea0:	4619      	mov	r1, r3
 8000ea2:	4a2f      	ldr	r2, [pc, #188]	; (8000f60 <read_rx+0x8c8>)
 8000ea4:	460b      	mov	r3, r1
 8000ea6:	009b      	lsls	r3, r3, #2
 8000ea8:	440b      	add	r3, r1
 8000eaa:	005b      	lsls	r3, r3, #1
 8000eac:	4413      	add	r3, r2
 8000eae:	3301      	adds	r3, #1
 8000eb0:	781b      	ldrb	r3, [r3, #0]
 8000eb2:	727b      	strb	r3, [r7, #9]
				type = rx [ro][2];
 8000eb4:	4b29      	ldr	r3, [pc, #164]	; (8000f5c <read_rx+0x8c4>)
 8000eb6:	781b      	ldrb	r3, [r3, #0]
 8000eb8:	4619      	mov	r1, r3
 8000eba:	4a29      	ldr	r2, [pc, #164]	; (8000f60 <read_rx+0x8c8>)
 8000ebc:	460b      	mov	r3, r1
 8000ebe:	009b      	lsls	r3, r3, #2
 8000ec0:	440b      	add	r3, r1
 8000ec2:	005b      	lsls	r3, r3, #1
 8000ec4:	4413      	add	r3, r2
 8000ec6:	3302      	adds	r3, #2
 8000ec8:	781b      	ldrb	r3, [r3, #0]
 8000eca:	73fb      	strb	r3, [r7, #15]
				if((sub == EMS_ID) && (type == 0))
 8000ecc:	7a7b      	ldrb	r3, [r7, #9]
 8000ece:	2b0b      	cmp	r3, #11
 8000ed0:	d162      	bne.n	8000f98 <read_rx+0x900>
 8000ed2:	7bfb      	ldrb	r3, [r7, #15]
 8000ed4:	2b00      	cmp	r3, #0
 8000ed6:	d15f      	bne.n	8000f98 <read_rx+0x900>
					{
						for(i = 0; i < 8; i++)
 8000ed8:	2300      	movs	r3, #0
 8000eda:	75fb      	strb	r3, [r7, #23]
 8000edc:	e017      	b.n	8000f0e <read_rx+0x876>
							buffer[i] = rx [ro][2 + i];
 8000ede:	4b1f      	ldr	r3, [pc, #124]	; (8000f5c <read_rx+0x8c4>)
 8000ee0:	781b      	ldrb	r3, [r3, #0]
 8000ee2:	461c      	mov	r4, r3
 8000ee4:	7dfb      	ldrb	r3, [r7, #23]
 8000ee6:	1c99      	adds	r1, r3, #2
 8000ee8:	7dfa      	ldrb	r2, [r7, #23]
 8000eea:	481d      	ldr	r0, [pc, #116]	; (8000f60 <read_rx+0x8c8>)
 8000eec:	4623      	mov	r3, r4
 8000eee:	009b      	lsls	r3, r3, #2
 8000ef0:	4423      	add	r3, r4
 8000ef2:	005b      	lsls	r3, r3, #1
 8000ef4:	4403      	add	r3, r0
 8000ef6:	440b      	add	r3, r1
 8000ef8:	781b      	ldrb	r3, [r3, #0]
 8000efa:	b2d9      	uxtb	r1, r3
 8000efc:	f107 0318 	add.w	r3, r7, #24
 8000f00:	4413      	add	r3, r2
 8000f02:	460a      	mov	r2, r1
 8000f04:	f803 2c18 	strb.w	r2, [r3, #-24]
						for(i = 0; i < 8; i++)
 8000f08:	7dfb      	ldrb	r3, [r7, #23]
 8000f0a:	3301      	adds	r3, #1
 8000f0c:	75fb      	strb	r3, [r7, #23]
 8000f0e:	7dfb      	ldrb	r3, [r7, #23]
 8000f10:	2b07      	cmp	r3, #7
 8000f12:	d9e4      	bls.n	8000ede <read_rx+0x846>
						if(buffer[6] & 0x0A)							
 8000f14:	79bb      	ldrb	r3, [r7, #6]
 8000f16:	f003 030a 	and.w	r3, r3, #10
 8000f1a:	2b00      	cmp	r3, #0
 8000f1c:	d02a      	beq.n	8000f74 <read_rx+0x8dc>
							display[BUF_ARROW] |= OUT_OF_SERVICE;
 8000f1e:	4b14      	ldr	r3, [pc, #80]	; (8000f70 <read_rx+0x8d8>)
 8000f20:	789b      	ldrb	r3, [r3, #2]
 8000f22:	b2db      	uxtb	r3, r3
 8000f24:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000f28:	b2da      	uxtb	r2, r3
 8000f2a:	4b11      	ldr	r3, [pc, #68]	; (8000f70 <read_rx+0x8d8>)
 8000f2c:	709a      	strb	r2, [r3, #2]
 8000f2e:	e029      	b.n	8000f84 <read_rx+0x8ec>
 8000f30:	200001e6 	.word	0x200001e6
 8000f34:	08007c10 	.word	0x08007c10
 8000f38:	08007c08 	.word	0x08007c08
 8000f3c:	08007c00 	.word	0x08007c00
 8000f40:	200005e8 	.word	0x200005e8
 8000f44:	200005f4 	.word	0x200005f4
 8000f48:	200001e8 	.word	0x200001e8
 8000f4c:	200003b8 	.word	0x200003b8
 8000f50:	2000060c 	.word	0x2000060c
 8000f54:	200001e9 	.word	0x200001e9
 8000f58:	05040001 	.word	0x05040001
 8000f5c:	20000351 	.word	0x20000351
 8000f60:	20000290 	.word	0x20000290
 8000f64:	200005fb 	.word	0x200005fb
 8000f68:	20000890 	.word	0x20000890
 8000f6c:	200001fb 	.word	0x200001fb
 8000f70:	20000364 	.word	0x20000364
						else
							display[BUF_ARROW] &= ~OUT_OF_SERVICE;
 8000f74:	4b26      	ldr	r3, [pc, #152]	; (8001010 <read_rx+0x978>)
 8000f76:	789b      	ldrb	r3, [r3, #2]
 8000f78:	b2db      	uxtb	r3, r3
 8000f7a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8000f7e:	b2da      	uxtb	r2, r3
 8000f80:	4b23      	ldr	r3, [pc, #140]	; (8001010 <read_rx+0x978>)
 8000f82:	709a      	strb	r2, [r3, #2]
						mDisp_buf[BUF_ARROW + 1] = display[BUF_ARROW];
 8000f84:	4b22      	ldr	r3, [pc, #136]	; (8001010 <read_rx+0x978>)
 8000f86:	789b      	ldrb	r3, [r3, #2]
 8000f88:	b2da      	uxtb	r2, r3
 8000f8a:	4b22      	ldr	r3, [pc, #136]	; (8001014 <read_rx+0x97c>)
 8000f8c:	70da      	strb	r2, [r3, #3]
					}
				break;
 8000f8e:	e003      	b.n	8000f98 <read_rx+0x900>
				break;
 8000f90:	bf00      	nop
 8000f92:	e002      	b.n	8000f9a <read_rx+0x902>
				break;
 8000f94:	bf00      	nop
 8000f96:	e000      	b.n	8000f9a <read_rx+0x902>
				break;
 8000f98:	bf00      	nop
//����Ϣ��ʱֻ������ͣ�����״̬��Ϣ		2017-11-15		
		}
	if (HAL_CAN_DeactivateNotification(&hcan, CAN_IT_RX_FIFO0_MSG_PENDING|CAN_IT_RX_FIFO1_MSG_PENDING) != HAL_OK)
 8000f9a:	2112      	movs	r1, #18
 8000f9c:	481e      	ldr	r0, [pc, #120]	; (8001018 <read_rx+0x980>)
 8000f9e:	f004 fcc9 	bl	8005934 <HAL_CAN_DeactivateNotification>
	{

	}
	//INTCONbits.GIEH		= 0;		// low priority interrupts disable
	if (ro == (RX_SIZE-1))		// increment RX message read pointer
 8000fa2:	4b1e      	ldr	r3, [pc, #120]	; (800101c <read_rx+0x984>)
 8000fa4:	781b      	ldrb	r3, [r3, #0]
 8000fa6:	2b07      	cmp	r3, #7
 8000fa8:	d103      	bne.n	8000fb2 <read_rx+0x91a>
		ro = 0;
 8000faa:	4b1c      	ldr	r3, [pc, #112]	; (800101c <read_rx+0x984>)
 8000fac:	2200      	movs	r2, #0
 8000fae:	701a      	strb	r2, [r3, #0]
 8000fb0:	e005      	b.n	8000fbe <read_rx+0x926>
	else
		ro++;
 8000fb2:	4b1a      	ldr	r3, [pc, #104]	; (800101c <read_rx+0x984>)
 8000fb4:	781b      	ldrb	r3, [r3, #0]
 8000fb6:	3301      	adds	r3, #1
 8000fb8:	b2da      	uxtb	r2, r3
 8000fba:	4b18      	ldr	r3, [pc, #96]	; (800101c <read_rx+0x984>)
 8000fbc:	701a      	strb	r2, [r3, #0]
	rc--;											// decrement RX counter
 8000fbe:	4b18      	ldr	r3, [pc, #96]	; (8001020 <read_rx+0x988>)
 8000fc0:	781b      	ldrb	r3, [r3, #0]
 8000fc2:	b2db      	uxtb	r3, r3
 8000fc4:	3b01      	subs	r3, #1
 8000fc6:	b2da      	uxtb	r2, r3
 8000fc8:	4b15      	ldr	r3, [pc, #84]	; (8001020 <read_rx+0x988>)
 8000fca:	701a      	strb	r2, [r3, #0]
	i = ri;
 8000fcc:	4b15      	ldr	r3, [pc, #84]	; (8001024 <read_rx+0x98c>)
 8000fce:	781b      	ldrb	r3, [r3, #0]
 8000fd0:	75fb      	strb	r3, [r7, #23]
	size = rc;
 8000fd2:	4b13      	ldr	r3, [pc, #76]	; (8001020 <read_rx+0x988>)
 8000fd4:	781b      	ldrb	r3, [r3, #0]
 8000fd6:	72bb      	strb	r3, [r7, #10]
	if (HAL_CAN_ActivateNotification(&hcan, CAN_IT_RX_FIFO0_MSG_PENDING|CAN_IT_RX_FIFO1_MSG_PENDING) != HAL_OK)
 8000fd8:	2112      	movs	r1, #18
 8000fda:	480f      	ldr	r0, [pc, #60]	; (8001018 <read_rx+0x980>)
 8000fdc:	f004 fc85 	bl	80058ea <HAL_CAN_ActivateNotification>
	{

	}
	//INTCONbits.GIEH		= 1;		// low priority interrupts enable
	if (i < ro)
 8000fe0:	4b0e      	ldr	r3, [pc, #56]	; (800101c <read_rx+0x984>)
 8000fe2:	781b      	ldrb	r3, [r3, #0]
 8000fe4:	7dfa      	ldrb	r2, [r7, #23]
 8000fe6:	429a      	cmp	r2, r3
 8000fe8:	d202      	bcs.n	8000ff0 <read_rx+0x958>
		i += RX_SIZE;
 8000fea:	7dfb      	ldrb	r3, [r7, #23]
 8000fec:	3308      	adds	r3, #8
 8000fee:	75fb      	strb	r3, [r7, #23]
	if ((i - ro) != (size % RX_SIZE))
 8000ff0:	7dfb      	ldrb	r3, [r7, #23]
 8000ff2:	4a0a      	ldr	r2, [pc, #40]	; (800101c <read_rx+0x984>)
 8000ff4:	7812      	ldrb	r2, [r2, #0]
 8000ff6:	1a9a      	subs	r2, r3, r2
 8000ff8:	7abb      	ldrb	r3, [r7, #10]
 8000ffa:	f003 0307 	and.w	r3, r3, #7
 8000ffe:	429a      	cmp	r2, r3
 8001000:	d002      	beq.n	8001008 <read_rx+0x970>
		{
			merker = RC_MERKER;	// set rc counter error marker
 8001002:	4b09      	ldr	r3, [pc, #36]	; (8001028 <read_rx+0x990>)
 8001004:	225a      	movs	r2, #90	; 0x5a
 8001006:	701a      	strb	r2, [r3, #0]
		}
}
 8001008:	bf00      	nop
 800100a:	3718      	adds	r7, #24
 800100c:	46bd      	mov	sp, r7
 800100e:	bdb0      	pop	{r4, r5, r7, pc}
 8001010:	20000364 	.word	0x20000364
 8001014:	20000368 	.word	0x20000368
 8001018:	200005c0 	.word	0x200005c0
 800101c:	20000351 	.word	0x20000351
 8001020:	20000284 	.word	0x20000284
 8001024:	20000352 	.word	0x20000352
 8001028:	200001fb 	.word	0x200001fb

0800102c <can_transmit>:
/*=============================  �����Ƿ��ͳ���   ================================*/
// transmit a message if TX register is free or write message to buffer


uint32_t timeeeee ;
void can_transmit (void){
 800102c:	b580      	push	{r7, lr}
 800102e:	b08a      	sub	sp, #40	; 0x28
 8001030:	af00      	add	r7, sp, #0
	txmallbox_request++;
 8001032:	4b4c      	ldr	r3, [pc, #304]	; (8001164 <can_transmit+0x138>)
 8001034:	881b      	ldrh	r3, [r3, #0]
 8001036:	3301      	adds	r3, #1
 8001038:	b29a      	uxth	r2, r3
 800103a:	4b4a      	ldr	r3, [pc, #296]	; (8001164 <can_transmit+0x138>)
 800103c:	801a      	strh	r2, [r3, #0]
	if ((!hse_heartbeat) || (merker == BS_MERKER))		// û��MCU����������busoff�������κ���Ϣ
 800103e:	4b4a      	ldr	r3, [pc, #296]	; (8001168 <can_transmit+0x13c>)
 8001040:	781b      	ldrb	r3, [r3, #0]
 8001042:	2b00      	cmp	r3, #0
 8001044:	f000 808a 	beq.w	800115c <can_transmit+0x130>
 8001048:	4b48      	ldr	r3, [pc, #288]	; (800116c <can_transmit+0x140>)
 800104a:	781b      	ldrb	r3, [r3, #0]
 800104c:	2b55      	cmp	r3, #85	; 0x55
 800104e:	f000 8085 	beq.w	800115c <can_transmit+0x130>
		return;

	if (ti == (TX_SIZE-1))								/* increment TX message write pointer	*/
 8001052:	4b47      	ldr	r3, [pc, #284]	; (8001170 <can_transmit+0x144>)
 8001054:	781b      	ldrb	r3, [r3, #0]
 8001056:	2b07      	cmp	r3, #7
 8001058:	d103      	bne.n	8001062 <can_transmit+0x36>
		ti = 0;
 800105a:	4b45      	ldr	r3, [pc, #276]	; (8001170 <can_transmit+0x144>)
 800105c:	2200      	movs	r2, #0
 800105e:	701a      	strb	r2, [r3, #0]
 8001060:	e005      	b.n	800106e <can_transmit+0x42>
	else
		ti++;
 8001062:	4b43      	ldr	r3, [pc, #268]	; (8001170 <can_transmit+0x144>)
 8001064:	781b      	ldrb	r3, [r3, #0]
 8001066:	3301      	adds	r3, #1
 8001068:	b2da      	uxtb	r2, r3
 800106a:	4b41      	ldr	r3, [pc, #260]	; (8001170 <can_transmit+0x144>)
 800106c:	701a      	strb	r2, [r3, #0]
	if (HAL_CAN_DeactivateNotification(&hcan,CAN_IT_TX_MAILBOX_EMPTY) != HAL_OK)
 800106e:	2101      	movs	r1, #1
 8001070:	4840      	ldr	r0, [pc, #256]	; (8001174 <can_transmit+0x148>)
 8001072:	f004 fc5f 	bl	8005934 <HAL_CAN_DeactivateNotification>
	{

	}
	CAN_TxHeaderTypeDef CanTxHeader_t;
	uint8_t CanTxData_t[8] = {0};
 8001076:	2300      	movs	r3, #0
 8001078:	60bb      	str	r3, [r7, #8]
 800107a:	2300      	movs	r3, #0
 800107c:	60fb      	str	r3, [r7, #12]
	uint32_t Txmallbox;
	//INTCONbits.GIEH	= 0;								/* global interrupts disable			*/
	CanTxHeader_t.StdId = ((tx[to][0] & 0xF0)<<3) + tx[to][1];
 800107e:	4b3e      	ldr	r3, [pc, #248]	; (8001178 <can_transmit+0x14c>)
 8001080:	781b      	ldrb	r3, [r3, #0]
 8001082:	b2db      	uxtb	r3, r3
 8001084:	4619      	mov	r1, r3
 8001086:	4a3d      	ldr	r2, [pc, #244]	; (800117c <can_transmit+0x150>)
 8001088:	460b      	mov	r3, r1
 800108a:	009b      	lsls	r3, r3, #2
 800108c:	440b      	add	r3, r1
 800108e:	005b      	lsls	r3, r3, #1
 8001090:	4413      	add	r3, r2
 8001092:	781b      	ldrb	r3, [r3, #0]
 8001094:	b2db      	uxtb	r3, r3
 8001096:	00db      	lsls	r3, r3, #3
 8001098:	f403 62f0 	and.w	r2, r3, #1920	; 0x780
 800109c:	4b36      	ldr	r3, [pc, #216]	; (8001178 <can_transmit+0x14c>)
 800109e:	781b      	ldrb	r3, [r3, #0]
 80010a0:	b2db      	uxtb	r3, r3
 80010a2:	4618      	mov	r0, r3
 80010a4:	4935      	ldr	r1, [pc, #212]	; (800117c <can_transmit+0x150>)
 80010a6:	4603      	mov	r3, r0
 80010a8:	009b      	lsls	r3, r3, #2
 80010aa:	4403      	add	r3, r0
 80010ac:	005b      	lsls	r3, r3, #1
 80010ae:	440b      	add	r3, r1
 80010b0:	3301      	adds	r3, #1
 80010b2:	781b      	ldrb	r3, [r3, #0]
 80010b4:	b2db      	uxtb	r3, r3
 80010b6:	4413      	add	r3, r2
 80010b8:	613b      	str	r3, [r7, #16]
	CanTxHeader_t.DLC   = tx[to][0] & 0x0F;		//read data lenght code
 80010ba:	4b2f      	ldr	r3, [pc, #188]	; (8001178 <can_transmit+0x14c>)
 80010bc:	781b      	ldrb	r3, [r3, #0]
 80010be:	b2db      	uxtb	r3, r3
 80010c0:	4619      	mov	r1, r3
 80010c2:	4a2e      	ldr	r2, [pc, #184]	; (800117c <can_transmit+0x150>)
 80010c4:	460b      	mov	r3, r1
 80010c6:	009b      	lsls	r3, r3, #2
 80010c8:	440b      	add	r3, r1
 80010ca:	005b      	lsls	r3, r3, #1
 80010cc:	4413      	add	r3, r2
 80010ce:	781b      	ldrb	r3, [r3, #0]
 80010d0:	b2db      	uxtb	r3, r3
 80010d2:	f003 030f 	and.w	r3, r3, #15
 80010d6:	623b      	str	r3, [r7, #32]
	CanTxHeader_t.IDE   = CAN_ID_STD;
 80010d8:	2300      	movs	r3, #0
 80010da:	61bb      	str	r3, [r7, #24]
	CanTxHeader_t.RTR	= CAN_RTR_DATA;
 80010dc:	2300      	movs	r3, #0
 80010de:	61fb      	str	r3, [r7, #28]

	memcpy(CanTxData_t,(void *)(tx[to]+2),8);
 80010e0:	4b25      	ldr	r3, [pc, #148]	; (8001178 <can_transmit+0x14c>)
 80010e2:	781b      	ldrb	r3, [r3, #0]
 80010e4:	b2db      	uxtb	r3, r3
 80010e6:	461a      	mov	r2, r3
 80010e8:	4613      	mov	r3, r2
 80010ea:	009b      	lsls	r3, r3, #2
 80010ec:	4413      	add	r3, r2
 80010ee:	005b      	lsls	r3, r3, #1
 80010f0:	4a22      	ldr	r2, [pc, #136]	; (800117c <can_transmit+0x150>)
 80010f2:	4413      	add	r3, r2
 80010f4:	1c9a      	adds	r2, r3, #2
 80010f6:	f107 0308 	add.w	r3, r7, #8
 80010fa:	6810      	ldr	r0, [r2, #0]
 80010fc:	6851      	ldr	r1, [r2, #4]
 80010fe:	c303      	stmia	r3!, {r0, r1}
	if(HAL_CAN_AddTxMessage(&hcan, &CanTxHeader_t, CanTxData_t, &Txmallbox) == HAL_OK)
 8001100:	1d3b      	adds	r3, r7, #4
 8001102:	f107 0208 	add.w	r2, r7, #8
 8001106:	f107 0110 	add.w	r1, r7, #16
 800110a:	481a      	ldr	r0, [pc, #104]	; (8001174 <can_transmit+0x148>)
 800110c:	f004 fa02 	bl	8005514 <HAL_CAN_AddTxMessage>
 8001110:	4603      	mov	r3, r0
 8001112:	2b00      	cmp	r3, #0
 8001114:	d116      	bne.n	8001144 <can_transmit+0x118>
	{
		txmallbox++;
 8001116:	4b1a      	ldr	r3, [pc, #104]	; (8001180 <can_transmit+0x154>)
 8001118:	881b      	ldrh	r3, [r3, #0]
 800111a:	3301      	adds	r3, #1
 800111c:	b29a      	uxth	r2, r3
 800111e:	4b18      	ldr	r3, [pc, #96]	; (8001180 <can_transmit+0x154>)
 8001120:	801a      	strh	r2, [r3, #0]
		if (to == (TX_SIZE-1))							/* increment TX message read pointer	*/
 8001122:	4b15      	ldr	r3, [pc, #84]	; (8001178 <can_transmit+0x14c>)
 8001124:	781b      	ldrb	r3, [r3, #0]
 8001126:	b2db      	uxtb	r3, r3
 8001128:	2b07      	cmp	r3, #7
 800112a:	d103      	bne.n	8001134 <can_transmit+0x108>
			to = 0;
 800112c:	4b12      	ldr	r3, [pc, #72]	; (8001178 <can_transmit+0x14c>)
 800112e:	2200      	movs	r2, #0
 8001130:	701a      	strb	r2, [r3, #0]
 8001132:	e00e      	b.n	8001152 <can_transmit+0x126>
		else
			to++;
 8001134:	4b10      	ldr	r3, [pc, #64]	; (8001178 <can_transmit+0x14c>)
 8001136:	781b      	ldrb	r3, [r3, #0]
 8001138:	b2db      	uxtb	r3, r3
 800113a:	3301      	adds	r3, #1
 800113c:	b2da      	uxtb	r2, r3
 800113e:	4b0e      	ldr	r3, [pc, #56]	; (8001178 <can_transmit+0x14c>)
 8001140:	701a      	strb	r2, [r3, #0]
 8001142:	e006      	b.n	8001152 <can_transmit+0x126>
	}
	else
	{
		tc++;
 8001144:	4b0f      	ldr	r3, [pc, #60]	; (8001184 <can_transmit+0x158>)
 8001146:	781b      	ldrb	r3, [r3, #0]
 8001148:	b2db      	uxtb	r3, r3
 800114a:	3301      	adds	r3, #1
 800114c:	b2da      	uxtb	r2, r3
 800114e:	4b0d      	ldr	r3, [pc, #52]	; (8001184 <can_transmit+0x158>)
 8001150:	701a      	strb	r2, [r3, #0]
	}
	if (HAL_CAN_ActivateNotification(&hcan,CAN_IT_TX_MAILBOX_EMPTY) != HAL_OK)
 8001152:	2101      	movs	r1, #1
 8001154:	4807      	ldr	r0, [pc, #28]	; (8001174 <can_transmit+0x148>)
 8001156:	f004 fbc8 	bl	80058ea <HAL_CAN_ActivateNotification>
 800115a:	e000      	b.n	800115e <can_transmit+0x132>
		return;
 800115c:	bf00      	nop
	{

	}


}
 800115e:	3728      	adds	r7, #40	; 0x28
 8001160:	46bd      	mov	sp, r7
 8001162:	bd80      	pop	{r7, pc}
 8001164:	200001d0 	.word	0x200001d0
 8001168:	200001f6 	.word	0x200001f6
 800116c:	200001fb 	.word	0x200001fb
 8001170:	20000353 	.word	0x20000353
 8001174:	200005c0 	.word	0x200005c0
 8001178:	20000350 	.word	0x20000350
 800117c:	200002fc 	.word	0x200002fc
 8001180:	200001ce 	.word	0x200001ce
 8001184:	2000028c 	.word	0x2000028c

08001188 <abort_sdo>:

// abort SDO transfer
void abort_sdo (uint32_t errorcode){
 8001188:	b580      	push	{r7, lr}
 800118a:	b082      	sub	sp, #8
 800118c:	af00      	add	r7, sp, #0
 800118e:	6078      	str	r0, [r7, #4]
	while (tc == TX_SIZE);								/* wait for TX buffer free				*/
 8001190:	bf00      	nop
 8001192:	4b4e      	ldr	r3, [pc, #312]	; (80012cc <abort_sdo+0x144>)
 8001194:	781b      	ldrb	r3, [r3, #0]
 8001196:	b2db      	uxtb	r3, r3
 8001198:	2b08      	cmp	r3, #8
 800119a:	d0fa      	beq.n	8001192 <abort_sdo+0xa>

	tx[ti][0] = TSDO + 8; 								/* write function code + data length	*/
 800119c:	4b4c      	ldr	r3, [pc, #304]	; (80012d0 <abort_sdo+0x148>)
 800119e:	781b      	ldrb	r3, [r3, #0]
 80011a0:	4619      	mov	r1, r3
 80011a2:	4a4c      	ldr	r2, [pc, #304]	; (80012d4 <abort_sdo+0x14c>)
 80011a4:	460b      	mov	r3, r1
 80011a6:	009b      	lsls	r3, r3, #2
 80011a8:	440b      	add	r3, r1
 80011aa:	005b      	lsls	r3, r3, #1
 80011ac:	4413      	add	r3, r2
 80011ae:	22b8      	movs	r2, #184	; 0xb8
 80011b0:	701a      	strb	r2, [r3, #0]
	tx[ti][1] = node_id;								/* write node id of UEA					*/
 80011b2:	4b47      	ldr	r3, [pc, #284]	; (80012d0 <abort_sdo+0x148>)
 80011b4:	781b      	ldrb	r3, [r3, #0]
 80011b6:	4619      	mov	r1, r3
 80011b8:	4b47      	ldr	r3, [pc, #284]	; (80012d8 <abort_sdo+0x150>)
 80011ba:	7818      	ldrb	r0, [r3, #0]
 80011bc:	4a45      	ldr	r2, [pc, #276]	; (80012d4 <abort_sdo+0x14c>)
 80011be:	460b      	mov	r3, r1
 80011c0:	009b      	lsls	r3, r3, #2
 80011c2:	440b      	add	r3, r1
 80011c4:	005b      	lsls	r3, r3, #1
 80011c6:	4413      	add	r3, r2
 80011c8:	3301      	adds	r3, #1
 80011ca:	4602      	mov	r2, r0
 80011cc:	701a      	strb	r2, [r3, #0]
	tx[ti][2] = ABORT_REQ;								/* write command specifier				*/
 80011ce:	4b40      	ldr	r3, [pc, #256]	; (80012d0 <abort_sdo+0x148>)
 80011d0:	781b      	ldrb	r3, [r3, #0]
 80011d2:	4619      	mov	r1, r3
 80011d4:	4a3f      	ldr	r2, [pc, #252]	; (80012d4 <abort_sdo+0x14c>)
 80011d6:	460b      	mov	r3, r1
 80011d8:	009b      	lsls	r3, r3, #2
 80011da:	440b      	add	r3, r1
 80011dc:	005b      	lsls	r3, r3, #1
 80011de:	4413      	add	r3, r2
 80011e0:	3302      	adds	r3, #2
 80011e2:	2280      	movs	r2, #128	; 0x80
 80011e4:	701a      	strb	r2, [r3, #0]
	tx[ti][3] = sdo_index;								/* Index of last RX SDO					*/
 80011e6:	4b3d      	ldr	r3, [pc, #244]	; (80012dc <abort_sdo+0x154>)
 80011e8:	881b      	ldrh	r3, [r3, #0]
 80011ea:	b29a      	uxth	r2, r3
 80011ec:	4b38      	ldr	r3, [pc, #224]	; (80012d0 <abort_sdo+0x148>)
 80011ee:	781b      	ldrb	r3, [r3, #0]
 80011f0:	4619      	mov	r1, r3
 80011f2:	b2d0      	uxtb	r0, r2
 80011f4:	4a37      	ldr	r2, [pc, #220]	; (80012d4 <abort_sdo+0x14c>)
 80011f6:	460b      	mov	r3, r1
 80011f8:	009b      	lsls	r3, r3, #2
 80011fa:	440b      	add	r3, r1
 80011fc:	005b      	lsls	r3, r3, #1
 80011fe:	4413      	add	r3, r2
 8001200:	3303      	adds	r3, #3
 8001202:	4602      	mov	r2, r0
 8001204:	701a      	strb	r2, [r3, #0]
	tx[ti][4] = sdo_index >> 8;
 8001206:	4b35      	ldr	r3, [pc, #212]	; (80012dc <abort_sdo+0x154>)
 8001208:	881b      	ldrh	r3, [r3, #0]
 800120a:	b29b      	uxth	r3, r3
 800120c:	0a1b      	lsrs	r3, r3, #8
 800120e:	b29a      	uxth	r2, r3
 8001210:	4b2f      	ldr	r3, [pc, #188]	; (80012d0 <abort_sdo+0x148>)
 8001212:	781b      	ldrb	r3, [r3, #0]
 8001214:	4619      	mov	r1, r3
 8001216:	b2d0      	uxtb	r0, r2
 8001218:	4a2e      	ldr	r2, [pc, #184]	; (80012d4 <abort_sdo+0x14c>)
 800121a:	460b      	mov	r3, r1
 800121c:	009b      	lsls	r3, r3, #2
 800121e:	440b      	add	r3, r1
 8001220:	005b      	lsls	r3, r3, #1
 8001222:	4413      	add	r3, r2
 8001224:	3304      	adds	r3, #4
 8001226:	4602      	mov	r2, r0
 8001228:	701a      	strb	r2, [r3, #0]
	tx[ti][5] = sdo_subindex;							/* Sub-index last RX SDO				*/
 800122a:	4b29      	ldr	r3, [pc, #164]	; (80012d0 <abort_sdo+0x148>)
 800122c:	781b      	ldrb	r3, [r3, #0]
 800122e:	4619      	mov	r1, r3
 8001230:	4b2b      	ldr	r3, [pc, #172]	; (80012e0 <abort_sdo+0x158>)
 8001232:	781b      	ldrb	r3, [r3, #0]
 8001234:	b2d8      	uxtb	r0, r3
 8001236:	4a27      	ldr	r2, [pc, #156]	; (80012d4 <abort_sdo+0x14c>)
 8001238:	460b      	mov	r3, r1
 800123a:	009b      	lsls	r3, r3, #2
 800123c:	440b      	add	r3, r1
 800123e:	005b      	lsls	r3, r3, #1
 8001240:	4413      	add	r3, r2
 8001242:	3305      	adds	r3, #5
 8001244:	4602      	mov	r2, r0
 8001246:	701a      	strb	r2, [r3, #0]
	tx[ti][6] = errorcode;								/* errorcode (reason for abort request	*/
 8001248:	4b21      	ldr	r3, [pc, #132]	; (80012d0 <abort_sdo+0x148>)
 800124a:	781b      	ldrb	r3, [r3, #0]
 800124c:	4619      	mov	r1, r3
 800124e:	687b      	ldr	r3, [r7, #4]
 8001250:	b2d8      	uxtb	r0, r3
 8001252:	4a20      	ldr	r2, [pc, #128]	; (80012d4 <abort_sdo+0x14c>)
 8001254:	460b      	mov	r3, r1
 8001256:	009b      	lsls	r3, r3, #2
 8001258:	440b      	add	r3, r1
 800125a:	005b      	lsls	r3, r3, #1
 800125c:	4413      	add	r3, r2
 800125e:	3306      	adds	r3, #6
 8001260:	4602      	mov	r2, r0
 8001262:	701a      	strb	r2, [r3, #0]
	tx[ti][7] = errorcode >>  8;
 8001264:	687b      	ldr	r3, [r7, #4]
 8001266:	0a1a      	lsrs	r2, r3, #8
 8001268:	4b19      	ldr	r3, [pc, #100]	; (80012d0 <abort_sdo+0x148>)
 800126a:	781b      	ldrb	r3, [r3, #0]
 800126c:	4619      	mov	r1, r3
 800126e:	b2d0      	uxtb	r0, r2
 8001270:	4a18      	ldr	r2, [pc, #96]	; (80012d4 <abort_sdo+0x14c>)
 8001272:	460b      	mov	r3, r1
 8001274:	009b      	lsls	r3, r3, #2
 8001276:	440b      	add	r3, r1
 8001278:	005b      	lsls	r3, r3, #1
 800127a:	4413      	add	r3, r2
 800127c:	3307      	adds	r3, #7
 800127e:	4602      	mov	r2, r0
 8001280:	701a      	strb	r2, [r3, #0]
	tx[ti][8] = errorcode >> 16;
 8001282:	687b      	ldr	r3, [r7, #4]
 8001284:	0c1a      	lsrs	r2, r3, #16
 8001286:	4b12      	ldr	r3, [pc, #72]	; (80012d0 <abort_sdo+0x148>)
 8001288:	781b      	ldrb	r3, [r3, #0]
 800128a:	4619      	mov	r1, r3
 800128c:	b2d0      	uxtb	r0, r2
 800128e:	4a11      	ldr	r2, [pc, #68]	; (80012d4 <abort_sdo+0x14c>)
 8001290:	460b      	mov	r3, r1
 8001292:	009b      	lsls	r3, r3, #2
 8001294:	440b      	add	r3, r1
 8001296:	005b      	lsls	r3, r3, #1
 8001298:	4413      	add	r3, r2
 800129a:	3308      	adds	r3, #8
 800129c:	4602      	mov	r2, r0
 800129e:	701a      	strb	r2, [r3, #0]
	tx[ti][9] = errorcode >> 24;
 80012a0:	687b      	ldr	r3, [r7, #4]
 80012a2:	0e1a      	lsrs	r2, r3, #24
 80012a4:	4b0a      	ldr	r3, [pc, #40]	; (80012d0 <abort_sdo+0x148>)
 80012a6:	781b      	ldrb	r3, [r3, #0]
 80012a8:	4619      	mov	r1, r3
 80012aa:	b2d0      	uxtb	r0, r2
 80012ac:	4a09      	ldr	r2, [pc, #36]	; (80012d4 <abort_sdo+0x14c>)
 80012ae:	460b      	mov	r3, r1
 80012b0:	009b      	lsls	r3, r3, #2
 80012b2:	440b      	add	r3, r1
 80012b4:	005b      	lsls	r3, r3, #1
 80012b6:	4413      	add	r3, r2
 80012b8:	3309      	adds	r3, #9
 80012ba:	4602      	mov	r2, r0
 80012bc:	701a      	strb	r2, [r3, #0]
	can_transmit ();									/* transmit message						*/
 80012be:	f7ff feb5 	bl	800102c <can_transmit>
}
 80012c2:	bf00      	nop
 80012c4:	3708      	adds	r7, #8
 80012c6:	46bd      	mov	sp, r7
 80012c8:	bd80      	pop	{r7, pc}
 80012ca:	bf00      	nop
 80012cc:	2000028c 	.word	0x2000028c
 80012d0:	20000353 	.word	0x20000353
 80012d4:	200002fc 	.word	0x200002fc
 80012d8:	200005fb 	.word	0x200005fb
 80012dc:	200001e6 	.word	0x200001e6
 80012e0:	200001e8 	.word	0x200001e8

080012e4 <sdo_response>:

// SDO response
void sdo_response (uint8_t command, uint16_t index, uint8_t subindex, uint32_t value){
 80012e4:	b580      	push	{r7, lr}
 80012e6:	b082      	sub	sp, #8
 80012e8:	af00      	add	r7, sp, #0
 80012ea:	603b      	str	r3, [r7, #0]
 80012ec:	4603      	mov	r3, r0
 80012ee:	71fb      	strb	r3, [r7, #7]
 80012f0:	460b      	mov	r3, r1
 80012f2:	80bb      	strh	r3, [r7, #4]
 80012f4:	4613      	mov	r3, r2
 80012f6:	71bb      	strb	r3, [r7, #6]
	while (tc == TX_SIZE); 								/* wait for TX buffer free				*/
 80012f8:	bf00      	nop
 80012fa:	4b4a      	ldr	r3, [pc, #296]	; (8001424 <sdo_response+0x140>)
 80012fc:	781b      	ldrb	r3, [r3, #0]
 80012fe:	b2db      	uxtb	r3, r3
 8001300:	2b08      	cmp	r3, #8
 8001302:	d0fa      	beq.n	80012fa <sdo_response+0x16>

	tx[ti][0] = TSDO + 8; 								/* write function code + data length	*/
 8001304:	4b48      	ldr	r3, [pc, #288]	; (8001428 <sdo_response+0x144>)
 8001306:	781b      	ldrb	r3, [r3, #0]
 8001308:	4619      	mov	r1, r3
 800130a:	4a48      	ldr	r2, [pc, #288]	; (800142c <sdo_response+0x148>)
 800130c:	460b      	mov	r3, r1
 800130e:	009b      	lsls	r3, r3, #2
 8001310:	440b      	add	r3, r1
 8001312:	005b      	lsls	r3, r3, #1
 8001314:	4413      	add	r3, r2
 8001316:	22b8      	movs	r2, #184	; 0xb8
 8001318:	701a      	strb	r2, [r3, #0]
	tx[ti][1] = node_id;								/* write node id of UEA					*/
 800131a:	4b43      	ldr	r3, [pc, #268]	; (8001428 <sdo_response+0x144>)
 800131c:	781b      	ldrb	r3, [r3, #0]
 800131e:	4619      	mov	r1, r3
 8001320:	4b43      	ldr	r3, [pc, #268]	; (8001430 <sdo_response+0x14c>)
 8001322:	7818      	ldrb	r0, [r3, #0]
 8001324:	4a41      	ldr	r2, [pc, #260]	; (800142c <sdo_response+0x148>)
 8001326:	460b      	mov	r3, r1
 8001328:	009b      	lsls	r3, r3, #2
 800132a:	440b      	add	r3, r1
 800132c:	005b      	lsls	r3, r3, #1
 800132e:	4413      	add	r3, r2
 8001330:	3301      	adds	r3, #1
 8001332:	4602      	mov	r2, r0
 8001334:	701a      	strb	r2, [r3, #0]
	tx[ti][2] = command;								/* write command specifier				*/
 8001336:	4b3c      	ldr	r3, [pc, #240]	; (8001428 <sdo_response+0x144>)
 8001338:	781b      	ldrb	r3, [r3, #0]
 800133a:	4619      	mov	r1, r3
 800133c:	4a3b      	ldr	r2, [pc, #236]	; (800142c <sdo_response+0x148>)
 800133e:	460b      	mov	r3, r1
 8001340:	009b      	lsls	r3, r3, #2
 8001342:	440b      	add	r3, r1
 8001344:	005b      	lsls	r3, r3, #1
 8001346:	4413      	add	r3, r2
 8001348:	3302      	adds	r3, #2
 800134a:	79fa      	ldrb	r2, [r7, #7]
 800134c:	701a      	strb	r2, [r3, #0]
	tx[ti][3] = index;									/* write index 							*/
 800134e:	4b36      	ldr	r3, [pc, #216]	; (8001428 <sdo_response+0x144>)
 8001350:	781b      	ldrb	r3, [r3, #0]
 8001352:	4619      	mov	r1, r3
 8001354:	88bb      	ldrh	r3, [r7, #4]
 8001356:	b2d8      	uxtb	r0, r3
 8001358:	4a34      	ldr	r2, [pc, #208]	; (800142c <sdo_response+0x148>)
 800135a:	460b      	mov	r3, r1
 800135c:	009b      	lsls	r3, r3, #2
 800135e:	440b      	add	r3, r1
 8001360:	005b      	lsls	r3, r3, #1
 8001362:	4413      	add	r3, r2
 8001364:	3303      	adds	r3, #3
 8001366:	4602      	mov	r2, r0
 8001368:	701a      	strb	r2, [r3, #0]
	tx[ti][4] = index >> 8;
 800136a:	88bb      	ldrh	r3, [r7, #4]
 800136c:	0a1b      	lsrs	r3, r3, #8
 800136e:	b29a      	uxth	r2, r3
 8001370:	4b2d      	ldr	r3, [pc, #180]	; (8001428 <sdo_response+0x144>)
 8001372:	781b      	ldrb	r3, [r3, #0]
 8001374:	4619      	mov	r1, r3
 8001376:	b2d0      	uxtb	r0, r2
 8001378:	4a2c      	ldr	r2, [pc, #176]	; (800142c <sdo_response+0x148>)
 800137a:	460b      	mov	r3, r1
 800137c:	009b      	lsls	r3, r3, #2
 800137e:	440b      	add	r3, r1
 8001380:	005b      	lsls	r3, r3, #1
 8001382:	4413      	add	r3, r2
 8001384:	3304      	adds	r3, #4
 8001386:	4602      	mov	r2, r0
 8001388:	701a      	strb	r2, [r3, #0]
	tx[ti][5] = subindex;								/* write sub-index						*/
 800138a:	4b27      	ldr	r3, [pc, #156]	; (8001428 <sdo_response+0x144>)
 800138c:	781b      	ldrb	r3, [r3, #0]
 800138e:	4619      	mov	r1, r3
 8001390:	4a26      	ldr	r2, [pc, #152]	; (800142c <sdo_response+0x148>)
 8001392:	460b      	mov	r3, r1
 8001394:	009b      	lsls	r3, r3, #2
 8001396:	440b      	add	r3, r1
 8001398:	005b      	lsls	r3, r3, #1
 800139a:	4413      	add	r3, r2
 800139c:	3305      	adds	r3, #5
 800139e:	79ba      	ldrb	r2, [r7, #6]
 80013a0:	701a      	strb	r2, [r3, #0]
	tx[ti][6] = value;									/* write value							*/
 80013a2:	4b21      	ldr	r3, [pc, #132]	; (8001428 <sdo_response+0x144>)
 80013a4:	781b      	ldrb	r3, [r3, #0]
 80013a6:	4619      	mov	r1, r3
 80013a8:	683b      	ldr	r3, [r7, #0]
 80013aa:	b2d8      	uxtb	r0, r3
 80013ac:	4a1f      	ldr	r2, [pc, #124]	; (800142c <sdo_response+0x148>)
 80013ae:	460b      	mov	r3, r1
 80013b0:	009b      	lsls	r3, r3, #2
 80013b2:	440b      	add	r3, r1
 80013b4:	005b      	lsls	r3, r3, #1
 80013b6:	4413      	add	r3, r2
 80013b8:	3306      	adds	r3, #6
 80013ba:	4602      	mov	r2, r0
 80013bc:	701a      	strb	r2, [r3, #0]
	tx[ti][7] = value >>  8;
 80013be:	683b      	ldr	r3, [r7, #0]
 80013c0:	0a1a      	lsrs	r2, r3, #8
 80013c2:	4b19      	ldr	r3, [pc, #100]	; (8001428 <sdo_response+0x144>)
 80013c4:	781b      	ldrb	r3, [r3, #0]
 80013c6:	4619      	mov	r1, r3
 80013c8:	b2d0      	uxtb	r0, r2
 80013ca:	4a18      	ldr	r2, [pc, #96]	; (800142c <sdo_response+0x148>)
 80013cc:	460b      	mov	r3, r1
 80013ce:	009b      	lsls	r3, r3, #2
 80013d0:	440b      	add	r3, r1
 80013d2:	005b      	lsls	r3, r3, #1
 80013d4:	4413      	add	r3, r2
 80013d6:	3307      	adds	r3, #7
 80013d8:	4602      	mov	r2, r0
 80013da:	701a      	strb	r2, [r3, #0]
	tx[ti][8] = value >> 16;
 80013dc:	683b      	ldr	r3, [r7, #0]
 80013de:	0c1a      	lsrs	r2, r3, #16
 80013e0:	4b11      	ldr	r3, [pc, #68]	; (8001428 <sdo_response+0x144>)
 80013e2:	781b      	ldrb	r3, [r3, #0]
 80013e4:	4619      	mov	r1, r3
 80013e6:	b2d0      	uxtb	r0, r2
 80013e8:	4a10      	ldr	r2, [pc, #64]	; (800142c <sdo_response+0x148>)
 80013ea:	460b      	mov	r3, r1
 80013ec:	009b      	lsls	r3, r3, #2
 80013ee:	440b      	add	r3, r1
 80013f0:	005b      	lsls	r3, r3, #1
 80013f2:	4413      	add	r3, r2
 80013f4:	3308      	adds	r3, #8
 80013f6:	4602      	mov	r2, r0
 80013f8:	701a      	strb	r2, [r3, #0]
	tx[ti][9] = value >> 24;
 80013fa:	683b      	ldr	r3, [r7, #0]
 80013fc:	0e1a      	lsrs	r2, r3, #24
 80013fe:	4b0a      	ldr	r3, [pc, #40]	; (8001428 <sdo_response+0x144>)
 8001400:	781b      	ldrb	r3, [r3, #0]
 8001402:	4619      	mov	r1, r3
 8001404:	b2d0      	uxtb	r0, r2
 8001406:	4a09      	ldr	r2, [pc, #36]	; (800142c <sdo_response+0x148>)
 8001408:	460b      	mov	r3, r1
 800140a:	009b      	lsls	r3, r3, #2
 800140c:	440b      	add	r3, r1
 800140e:	005b      	lsls	r3, r3, #1
 8001410:	4413      	add	r3, r2
 8001412:	3309      	adds	r3, #9
 8001414:	4602      	mov	r2, r0
 8001416:	701a      	strb	r2, [r3, #0]
	can_transmit ();									/* transmit message						*/
 8001418:	f7ff fe08 	bl	800102c <can_transmit>
}
 800141c:	bf00      	nop
 800141e:	3708      	adds	r7, #8
 8001420:	46bd      	mov	sp, r7
 8001422:	bd80      	pop	{r7, pc}
 8001424:	2000028c 	.word	0x2000028c
 8001428:	20000353 	.word	0x20000353
 800142c:	200002fc 	.word	0x200002fc
 8001430:	200005fb 	.word	0x200005fb

08001434 <sdo_segment>:

//SDO segment
void sdo_segment (uint8_t command, uint8_t size, uint8_t *value){
 8001434:	b590      	push	{r4, r7, lr}
 8001436:	b085      	sub	sp, #20
 8001438:	af00      	add	r7, sp, #0
 800143a:	4603      	mov	r3, r0
 800143c:	603a      	str	r2, [r7, #0]
 800143e:	71fb      	strb	r3, [r7, #7]
 8001440:	460b      	mov	r3, r1
 8001442:	71bb      	strb	r3, [r7, #6]
	uint8_t i;
	while (tc == TX_SIZE); 								/* wait for TX buffer free				*/
 8001444:	bf00      	nop
 8001446:	4b31      	ldr	r3, [pc, #196]	; (800150c <sdo_segment+0xd8>)
 8001448:	781b      	ldrb	r3, [r3, #0]
 800144a:	b2db      	uxtb	r3, r3
 800144c:	2b08      	cmp	r3, #8
 800144e:	d0fa      	beq.n	8001446 <sdo_segment+0x12>
	tx[ti][0] = TSDO + 8; 								/* write function code + data length	*/
 8001450:	4b2f      	ldr	r3, [pc, #188]	; (8001510 <sdo_segment+0xdc>)
 8001452:	781b      	ldrb	r3, [r3, #0]
 8001454:	4619      	mov	r1, r3
 8001456:	4a2f      	ldr	r2, [pc, #188]	; (8001514 <sdo_segment+0xe0>)
 8001458:	460b      	mov	r3, r1
 800145a:	009b      	lsls	r3, r3, #2
 800145c:	440b      	add	r3, r1
 800145e:	005b      	lsls	r3, r3, #1
 8001460:	4413      	add	r3, r2
 8001462:	22b8      	movs	r2, #184	; 0xb8
 8001464:	701a      	strb	r2, [r3, #0]
	tx[ti][1] = node_id;								/* write node id of UEA					*/
 8001466:	4b2a      	ldr	r3, [pc, #168]	; (8001510 <sdo_segment+0xdc>)
 8001468:	781b      	ldrb	r3, [r3, #0]
 800146a:	4619      	mov	r1, r3
 800146c:	4b2a      	ldr	r3, [pc, #168]	; (8001518 <sdo_segment+0xe4>)
 800146e:	7818      	ldrb	r0, [r3, #0]
 8001470:	4a28      	ldr	r2, [pc, #160]	; (8001514 <sdo_segment+0xe0>)
 8001472:	460b      	mov	r3, r1
 8001474:	009b      	lsls	r3, r3, #2
 8001476:	440b      	add	r3, r1
 8001478:	005b      	lsls	r3, r3, #1
 800147a:	4413      	add	r3, r2
 800147c:	3301      	adds	r3, #1
 800147e:	4602      	mov	r2, r0
 8001480:	701a      	strb	r2, [r3, #0]
	tx[ti][2] = command;								/* write command specifier				*/
 8001482:	4b23      	ldr	r3, [pc, #140]	; (8001510 <sdo_segment+0xdc>)
 8001484:	781b      	ldrb	r3, [r3, #0]
 8001486:	4619      	mov	r1, r3
 8001488:	4a22      	ldr	r2, [pc, #136]	; (8001514 <sdo_segment+0xe0>)
 800148a:	460b      	mov	r3, r1
 800148c:	009b      	lsls	r3, r3, #2
 800148e:	440b      	add	r3, r1
 8001490:	005b      	lsls	r3, r3, #1
 8001492:	4413      	add	r3, r2
 8001494:	3302      	adds	r3, #2
 8001496:	79fa      	ldrb	r2, [r7, #7]
 8001498:	701a      	strb	r2, [r3, #0]
	for (i = 0; i < size; i++)
 800149a:	2300      	movs	r3, #0
 800149c:	73fb      	strb	r3, [r7, #15]
 800149e:	e014      	b.n	80014ca <sdo_segment+0x96>
		tx[ti][3 + i] = *value++;						/* write value 							*/
 80014a0:	683b      	ldr	r3, [r7, #0]
 80014a2:	1c5a      	adds	r2, r3, #1
 80014a4:	603a      	str	r2, [r7, #0]
 80014a6:	4a1a      	ldr	r2, [pc, #104]	; (8001510 <sdo_segment+0xdc>)
 80014a8:	7812      	ldrb	r2, [r2, #0]
 80014aa:	4610      	mov	r0, r2
 80014ac:	7bfa      	ldrb	r2, [r7, #15]
 80014ae:	3203      	adds	r2, #3
 80014b0:	781c      	ldrb	r4, [r3, #0]
 80014b2:	4918      	ldr	r1, [pc, #96]	; (8001514 <sdo_segment+0xe0>)
 80014b4:	4603      	mov	r3, r0
 80014b6:	009b      	lsls	r3, r3, #2
 80014b8:	4403      	add	r3, r0
 80014ba:	005b      	lsls	r3, r3, #1
 80014bc:	440b      	add	r3, r1
 80014be:	4413      	add	r3, r2
 80014c0:	4622      	mov	r2, r4
 80014c2:	701a      	strb	r2, [r3, #0]
	for (i = 0; i < size; i++)
 80014c4:	7bfb      	ldrb	r3, [r7, #15]
 80014c6:	3301      	adds	r3, #1
 80014c8:	73fb      	strb	r3, [r7, #15]
 80014ca:	7bfa      	ldrb	r2, [r7, #15]
 80014cc:	79bb      	ldrb	r3, [r7, #6]
 80014ce:	429a      	cmp	r2, r3
 80014d0:	d3e6      	bcc.n	80014a0 <sdo_segment+0x6c>
	for (i = size; i < 7; i++)
 80014d2:	79bb      	ldrb	r3, [r7, #6]
 80014d4:	73fb      	strb	r3, [r7, #15]
 80014d6:	e010      	b.n	80014fa <sdo_segment+0xc6>
		tx[ti][3 + i] = 0;								/* set unused data bytes to 0			*/
 80014d8:	4b0d      	ldr	r3, [pc, #52]	; (8001510 <sdo_segment+0xdc>)
 80014da:	781b      	ldrb	r3, [r3, #0]
 80014dc:	4618      	mov	r0, r3
 80014de:	7bfb      	ldrb	r3, [r7, #15]
 80014e0:	1cda      	adds	r2, r3, #3
 80014e2:	490c      	ldr	r1, [pc, #48]	; (8001514 <sdo_segment+0xe0>)
 80014e4:	4603      	mov	r3, r0
 80014e6:	009b      	lsls	r3, r3, #2
 80014e8:	4403      	add	r3, r0
 80014ea:	005b      	lsls	r3, r3, #1
 80014ec:	440b      	add	r3, r1
 80014ee:	4413      	add	r3, r2
 80014f0:	2200      	movs	r2, #0
 80014f2:	701a      	strb	r2, [r3, #0]
	for (i = size; i < 7; i++)
 80014f4:	7bfb      	ldrb	r3, [r7, #15]
 80014f6:	3301      	adds	r3, #1
 80014f8:	73fb      	strb	r3, [r7, #15]
 80014fa:	7bfb      	ldrb	r3, [r7, #15]
 80014fc:	2b06      	cmp	r3, #6
 80014fe:	d9eb      	bls.n	80014d8 <sdo_segment+0xa4>
	can_transmit ();									/* transmit message						*/
 8001500:	f7ff fd94 	bl	800102c <can_transmit>
}
 8001504:	bf00      	nop
 8001506:	3714      	adds	r7, #20
 8001508:	46bd      	mov	sp, r7
 800150a:	bd90      	pop	{r4, r7, pc}
 800150c:	2000028c 	.word	0x2000028c
 8001510:	20000353 	.word	0x20000353
 8001514:	200002fc 	.word	0x200002fc
 8001518:	200005fb 	.word	0x200005fb

0800151c <lss_response>:

//LSS response
void lss_response (uint8_t command, uint8_t value){
 800151c:	b580      	push	{r7, lr}
 800151e:	b084      	sub	sp, #16
 8001520:	af00      	add	r7, sp, #0
 8001522:	4603      	mov	r3, r0
 8001524:	460a      	mov	r2, r1
 8001526:	71fb      	strb	r3, [r7, #7]
 8001528:	4613      	mov	r3, r2
 800152a:	71bb      	strb	r3, [r7, #6]
	uint8_t i;
	while (tc == TX_SIZE); 								/* wait for TX buffer free				*/
 800152c:	bf00      	nop
 800152e:	4b28      	ldr	r3, [pc, #160]	; (80015d0 <lss_response+0xb4>)
 8001530:	781b      	ldrb	r3, [r3, #0]
 8001532:	b2db      	uxtb	r3, r3
 8001534:	2b08      	cmp	r3, #8
 8001536:	d0fa      	beq.n	800152e <lss_response+0x12>
	tx[ti][0] = LSS + 8; 								/* write function code + data length	*/
 8001538:	4b26      	ldr	r3, [pc, #152]	; (80015d4 <lss_response+0xb8>)
 800153a:	781b      	ldrb	r3, [r3, #0]
 800153c:	4619      	mov	r1, r3
 800153e:	4a26      	ldr	r2, [pc, #152]	; (80015d8 <lss_response+0xbc>)
 8001540:	460b      	mov	r3, r1
 8001542:	009b      	lsls	r3, r3, #2
 8001544:	440b      	add	r3, r1
 8001546:	005b      	lsls	r3, r3, #1
 8001548:	4413      	add	r3, r2
 800154a:	22f8      	movs	r2, #248	; 0xf8
 800154c:	701a      	strb	r2, [r3, #0]
	tx[ti][1] = LSS_RES_ID;								/* write node id part of identifier		*/
 800154e:	4b21      	ldr	r3, [pc, #132]	; (80015d4 <lss_response+0xb8>)
 8001550:	781b      	ldrb	r3, [r3, #0]
 8001552:	4619      	mov	r1, r3
 8001554:	4a20      	ldr	r2, [pc, #128]	; (80015d8 <lss_response+0xbc>)
 8001556:	460b      	mov	r3, r1
 8001558:	009b      	lsls	r3, r3, #2
 800155a:	440b      	add	r3, r1
 800155c:	005b      	lsls	r3, r3, #1
 800155e:	4413      	add	r3, r2
 8001560:	3301      	adds	r3, #1
 8001562:	2264      	movs	r2, #100	; 0x64
 8001564:	701a      	strb	r2, [r3, #0]
	tx[ti][2] = command;								/* write command specifier				*/
 8001566:	4b1b      	ldr	r3, [pc, #108]	; (80015d4 <lss_response+0xb8>)
 8001568:	781b      	ldrb	r3, [r3, #0]
 800156a:	4619      	mov	r1, r3
 800156c:	4a1a      	ldr	r2, [pc, #104]	; (80015d8 <lss_response+0xbc>)
 800156e:	460b      	mov	r3, r1
 8001570:	009b      	lsls	r3, r3, #2
 8001572:	440b      	add	r3, r1
 8001574:	005b      	lsls	r3, r3, #1
 8001576:	4413      	add	r3, r2
 8001578:	3302      	adds	r3, #2
 800157a:	79fa      	ldrb	r2, [r7, #7]
 800157c:	701a      	strb	r2, [r3, #0]
	tx[ti][3] = value;									/* write index 							*/
 800157e:	4b15      	ldr	r3, [pc, #84]	; (80015d4 <lss_response+0xb8>)
 8001580:	781b      	ldrb	r3, [r3, #0]
 8001582:	4619      	mov	r1, r3
 8001584:	4a14      	ldr	r2, [pc, #80]	; (80015d8 <lss_response+0xbc>)
 8001586:	460b      	mov	r3, r1
 8001588:	009b      	lsls	r3, r3, #2
 800158a:	440b      	add	r3, r1
 800158c:	005b      	lsls	r3, r3, #1
 800158e:	4413      	add	r3, r2
 8001590:	3303      	adds	r3, #3
 8001592:	79ba      	ldrb	r2, [r7, #6]
 8001594:	701a      	strb	r2, [r3, #0]
	for (i = 4; i <= 9; i++)
 8001596:	2304      	movs	r3, #4
 8001598:	73fb      	strb	r3, [r7, #15]
 800159a:	e00f      	b.n	80015bc <lss_response+0xa0>
		tx[ti][i] = 0;									/* set unused data bytes to 0			*/
 800159c:	4b0d      	ldr	r3, [pc, #52]	; (80015d4 <lss_response+0xb8>)
 800159e:	781b      	ldrb	r3, [r3, #0]
 80015a0:	4618      	mov	r0, r3
 80015a2:	7bfa      	ldrb	r2, [r7, #15]
 80015a4:	490c      	ldr	r1, [pc, #48]	; (80015d8 <lss_response+0xbc>)
 80015a6:	4603      	mov	r3, r0
 80015a8:	009b      	lsls	r3, r3, #2
 80015aa:	4403      	add	r3, r0
 80015ac:	005b      	lsls	r3, r3, #1
 80015ae:	440b      	add	r3, r1
 80015b0:	4413      	add	r3, r2
 80015b2:	2200      	movs	r2, #0
 80015b4:	701a      	strb	r2, [r3, #0]
	for (i = 4; i <= 9; i++)
 80015b6:	7bfb      	ldrb	r3, [r7, #15]
 80015b8:	3301      	adds	r3, #1
 80015ba:	73fb      	strb	r3, [r7, #15]
 80015bc:	7bfb      	ldrb	r3, [r7, #15]
 80015be:	2b09      	cmp	r3, #9
 80015c0:	d9ec      	bls.n	800159c <lss_response+0x80>
	can_transmit ();									/* transmit message						*/
 80015c2:	f7ff fd33 	bl	800102c <can_transmit>
}
 80015c6:	bf00      	nop
 80015c8:	3710      	adds	r7, #16
 80015ca:	46bd      	mov	sp, r7
 80015cc:	bd80      	pop	{r7, pc}
 80015ce:	bf00      	nop
 80015d0:	2000028c 	.word	0x2000028c
 80015d4:	20000353 	.word	0x20000353
 80015d8:	200002fc 	.word	0x200002fc

080015dc <transmit_error>:

// transmit emergency message
void transmit_error (void){
 80015dc:	b580      	push	{r7, lr}
 80015de:	b082      	sub	sp, #8
 80015e0:	af00      	add	r7, sp, #0
	uint8_t i;
	while (tc == TX_SIZE); 								/* wait for TX buffer free				*/
 80015e2:	bf00      	nop
 80015e4:	4b33      	ldr	r3, [pc, #204]	; (80016b4 <transmit_error+0xd8>)
 80015e6:	781b      	ldrb	r3, [r3, #0]
 80015e8:	b2db      	uxtb	r3, r3
 80015ea:	2b08      	cmp	r3, #8
 80015ec:	d0fa      	beq.n	80015e4 <transmit_error+0x8>
	tx[ti][0] = EMERGENCY + 8;							/* write function code + data length	*/
 80015ee:	4b32      	ldr	r3, [pc, #200]	; (80016b8 <transmit_error+0xdc>)
 80015f0:	781b      	ldrb	r3, [r3, #0]
 80015f2:	4619      	mov	r1, r3
 80015f4:	4a31      	ldr	r2, [pc, #196]	; (80016bc <transmit_error+0xe0>)
 80015f6:	460b      	mov	r3, r1
 80015f8:	009b      	lsls	r3, r3, #2
 80015fa:	440b      	add	r3, r1
 80015fc:	005b      	lsls	r3, r3, #1
 80015fe:	4413      	add	r3, r2
 8001600:	2218      	movs	r2, #24
 8001602:	701a      	strb	r2, [r3, #0]
	tx[ti][1] = node_id;								/* write node id of UEA					*/
 8001604:	4b2c      	ldr	r3, [pc, #176]	; (80016b8 <transmit_error+0xdc>)
 8001606:	781b      	ldrb	r3, [r3, #0]
 8001608:	4619      	mov	r1, r3
 800160a:	4b2d      	ldr	r3, [pc, #180]	; (80016c0 <transmit_error+0xe4>)
 800160c:	7818      	ldrb	r0, [r3, #0]
 800160e:	4a2b      	ldr	r2, [pc, #172]	; (80016bc <transmit_error+0xe0>)
 8001610:	460b      	mov	r3, r1
 8001612:	009b      	lsls	r3, r3, #2
 8001614:	440b      	add	r3, r1
 8001616:	005b      	lsls	r3, r3, #1
 8001618:	4413      	add	r3, r2
 800161a:	3301      	adds	r3, #1
 800161c:	4602      	mov	r2, r0
 800161e:	701a      	strb	r2, [r3, #0]
	tx[ti][2] = errorcode;								/* write error code						*/
 8001620:	4b28      	ldr	r3, [pc, #160]	; (80016c4 <transmit_error+0xe8>)
 8001622:	881a      	ldrh	r2, [r3, #0]
 8001624:	4b24      	ldr	r3, [pc, #144]	; (80016b8 <transmit_error+0xdc>)
 8001626:	781b      	ldrb	r3, [r3, #0]
 8001628:	4619      	mov	r1, r3
 800162a:	b2d0      	uxtb	r0, r2
 800162c:	4a23      	ldr	r2, [pc, #140]	; (80016bc <transmit_error+0xe0>)
 800162e:	460b      	mov	r3, r1
 8001630:	009b      	lsls	r3, r3, #2
 8001632:	440b      	add	r3, r1
 8001634:	005b      	lsls	r3, r3, #1
 8001636:	4413      	add	r3, r2
 8001638:	3302      	adds	r3, #2
 800163a:	4602      	mov	r2, r0
 800163c:	701a      	strb	r2, [r3, #0]
	tx[ti][3] = errorcode >> 8;							/* write error code						*/
 800163e:	4b21      	ldr	r3, [pc, #132]	; (80016c4 <transmit_error+0xe8>)
 8001640:	881b      	ldrh	r3, [r3, #0]
 8001642:	0a1b      	lsrs	r3, r3, #8
 8001644:	b29a      	uxth	r2, r3
 8001646:	4b1c      	ldr	r3, [pc, #112]	; (80016b8 <transmit_error+0xdc>)
 8001648:	781b      	ldrb	r3, [r3, #0]
 800164a:	4619      	mov	r1, r3
 800164c:	b2d0      	uxtb	r0, r2
 800164e:	4a1b      	ldr	r2, [pc, #108]	; (80016bc <transmit_error+0xe0>)
 8001650:	460b      	mov	r3, r1
 8001652:	009b      	lsls	r3, r3, #2
 8001654:	440b      	add	r3, r1
 8001656:	005b      	lsls	r3, r3, #1
 8001658:	4413      	add	r3, r2
 800165a:	3303      	adds	r3, #3
 800165c:	4602      	mov	r2, r0
 800165e:	701a      	strb	r2, [r3, #0]
	tx[ti][4] = errorregister;							/* write error register					*/
 8001660:	4b15      	ldr	r3, [pc, #84]	; (80016b8 <transmit_error+0xdc>)
 8001662:	781b      	ldrb	r3, [r3, #0]
 8001664:	4619      	mov	r1, r3
 8001666:	4b18      	ldr	r3, [pc, #96]	; (80016c8 <transmit_error+0xec>)
 8001668:	7818      	ldrb	r0, [r3, #0]
 800166a:	4a14      	ldr	r2, [pc, #80]	; (80016bc <transmit_error+0xe0>)
 800166c:	460b      	mov	r3, r1
 800166e:	009b      	lsls	r3, r3, #2
 8001670:	440b      	add	r3, r1
 8001672:	005b      	lsls	r3, r3, #1
 8001674:	4413      	add	r3, r2
 8001676:	3304      	adds	r3, #4
 8001678:	4602      	mov	r2, r0
 800167a:	701a      	strb	r2, [r3, #0]
	for (i = 5; i <= 9; i++)
 800167c:	2305      	movs	r3, #5
 800167e:	71fb      	strb	r3, [r7, #7]
 8001680:	e00f      	b.n	80016a2 <transmit_error+0xc6>
		tx[ti][i] = 0;									/* manufacture specific part not used	*/
 8001682:	4b0d      	ldr	r3, [pc, #52]	; (80016b8 <transmit_error+0xdc>)
 8001684:	781b      	ldrb	r3, [r3, #0]
 8001686:	4618      	mov	r0, r3
 8001688:	79fa      	ldrb	r2, [r7, #7]
 800168a:	490c      	ldr	r1, [pc, #48]	; (80016bc <transmit_error+0xe0>)
 800168c:	4603      	mov	r3, r0
 800168e:	009b      	lsls	r3, r3, #2
 8001690:	4403      	add	r3, r0
 8001692:	005b      	lsls	r3, r3, #1
 8001694:	440b      	add	r3, r1
 8001696:	4413      	add	r3, r2
 8001698:	2200      	movs	r2, #0
 800169a:	701a      	strb	r2, [r3, #0]
	for (i = 5; i <= 9; i++)
 800169c:	79fb      	ldrb	r3, [r7, #7]
 800169e:	3301      	adds	r3, #1
 80016a0:	71fb      	strb	r3, [r7, #7]
 80016a2:	79fb      	ldrb	r3, [r7, #7]
 80016a4:	2b09      	cmp	r3, #9
 80016a6:	d9ec      	bls.n	8001682 <transmit_error+0xa6>
	can_transmit ();									/* transmit message						*/
 80016a8:	f7ff fcc0 	bl	800102c <can_transmit>
}
 80016ac:	bf00      	nop
 80016ae:	3708      	adds	r7, #8
 80016b0:	46bd      	mov	sp, r7
 80016b2:	bd80      	pop	{r7, pc}
 80016b4:	2000028c 	.word	0x2000028c
 80016b8:	20000353 	.word	0x20000353
 80016bc:	200002fc 	.word	0x200002fc
 80016c0:	200005fb 	.word	0x200005fb
 80016c4:	200001fe 	.word	0x200001fe
 80016c8:	200001fc 	.word	0x200001fc

080016cc <transmit_in>:

//ransmit special inputs and calls
 void transmit_in (uint8_t *input){
 80016cc:	b590      	push	{r4, r7, lr}
 80016ce:	b085      	sub	sp, #20
 80016d0:	af00      	add	r7, sp, #0
 80016d2:	6078      	str	r0, [r7, #4]
	uint8_t i;
	while (tc == TX_SIZE); 								/* wait for TX buffer free				*/
 80016d4:	bf00      	nop
 80016d6:	4b1f      	ldr	r3, [pc, #124]	; (8001754 <transmit_in+0x88>)
 80016d8:	781b      	ldrb	r3, [r3, #0]
 80016da:	b2db      	uxtb	r3, r3
 80016dc:	2b08      	cmp	r3, #8
 80016de:	d0fa      	beq.n	80016d6 <transmit_in+0xa>
	tx[ti][0] = PDO_IN + MAX_IO_TYPE; 					/* write function code + data length	*/
 80016e0:	4b1d      	ldr	r3, [pc, #116]	; (8001758 <transmit_in+0x8c>)
 80016e2:	781b      	ldrb	r3, [r3, #0]
 80016e4:	4619      	mov	r1, r3
 80016e6:	4a1d      	ldr	r2, [pc, #116]	; (800175c <transmit_in+0x90>)
 80016e8:	460b      	mov	r3, r1
 80016ea:	009b      	lsls	r3, r3, #2
 80016ec:	440b      	add	r3, r1
 80016ee:	005b      	lsls	r3, r3, #1
 80016f0:	4413      	add	r3, r2
 80016f2:	2297      	movs	r2, #151	; 0x97
 80016f4:	701a      	strb	r2, [r3, #0]
	tx[ti][1] = node_id;								/* write node id of UEA					*/
 80016f6:	4b18      	ldr	r3, [pc, #96]	; (8001758 <transmit_in+0x8c>)
 80016f8:	781b      	ldrb	r3, [r3, #0]
 80016fa:	4619      	mov	r1, r3
 80016fc:	4b18      	ldr	r3, [pc, #96]	; (8001760 <transmit_in+0x94>)
 80016fe:	7818      	ldrb	r0, [r3, #0]
 8001700:	4a16      	ldr	r2, [pc, #88]	; (800175c <transmit_in+0x90>)
 8001702:	460b      	mov	r3, r1
 8001704:	009b      	lsls	r3, r3, #2
 8001706:	440b      	add	r3, r1
 8001708:	005b      	lsls	r3, r3, #1
 800170a:	4413      	add	r3, r2
 800170c:	3301      	adds	r3, #1
 800170e:	4602      	mov	r2, r0
 8001710:	701a      	strb	r2, [r3, #0]
	for (i = 0; i < MAX_IO_TYPE; i++)
 8001712:	2300      	movs	r3, #0
 8001714:	73fb      	strb	r3, [r7, #15]
 8001716:	e014      	b.n	8001742 <transmit_in+0x76>
		tx[ti][2 + i] = *input++;						/* write input function					*/
 8001718:	687b      	ldr	r3, [r7, #4]
 800171a:	1c5a      	adds	r2, r3, #1
 800171c:	607a      	str	r2, [r7, #4]
 800171e:	4a0e      	ldr	r2, [pc, #56]	; (8001758 <transmit_in+0x8c>)
 8001720:	7812      	ldrb	r2, [r2, #0]
 8001722:	4610      	mov	r0, r2
 8001724:	7bfa      	ldrb	r2, [r7, #15]
 8001726:	3202      	adds	r2, #2
 8001728:	781c      	ldrb	r4, [r3, #0]
 800172a:	490c      	ldr	r1, [pc, #48]	; (800175c <transmit_in+0x90>)
 800172c:	4603      	mov	r3, r0
 800172e:	009b      	lsls	r3, r3, #2
 8001730:	4403      	add	r3, r0
 8001732:	005b      	lsls	r3, r3, #1
 8001734:	440b      	add	r3, r1
 8001736:	4413      	add	r3, r2
 8001738:	4622      	mov	r2, r4
 800173a:	701a      	strb	r2, [r3, #0]
	for (i = 0; i < MAX_IO_TYPE; i++)
 800173c:	7bfb      	ldrb	r3, [r7, #15]
 800173e:	3301      	adds	r3, #1
 8001740:	73fb      	strb	r3, [r7, #15]
 8001742:	7bfb      	ldrb	r3, [r7, #15]
 8001744:	2b06      	cmp	r3, #6
 8001746:	d9e7      	bls.n	8001718 <transmit_in+0x4c>
	can_transmit ();									/* transmit message						*/
 8001748:	f7ff fc70 	bl	800102c <can_transmit>

}
 800174c:	bf00      	nop
 800174e:	3714      	adds	r7, #20
 8001750:	46bd      	mov	sp, r7
 8001752:	bd90      	pop	{r4, r7, pc}
 8001754:	2000028c 	.word	0x2000028c
 8001758:	20000353 	.word	0x20000353
 800175c:	200002fc 	.word	0x200002fc
 8001760:	200005fb 	.word	0x200005fb

08001764 <transmit_load>:

//ransmit load measurement state
 void transmit_load (void){
 8001764:	b580      	push	{r7, lr}
 8001766:	b082      	sub	sp, #8
 8001768:	af00      	add	r7, sp, #0
	uint8_t i;
	uint8_t state;
	state = 0;
 800176a:	2300      	movs	r3, #0
 800176c:	71bb      	strb	r3, [r7, #6]
	for (i = 0; i < mInOut_Number; i++)
 800176e:	2300      	movs	r3, #0
 8001770:	71fb      	strb	r3, [r7, #7]
 8001772:	e020      	b.n	80017b6 <transmit_load+0x52>
		{
			if (inpar [i][IO_BASIC_FUNC] == LOAD_IN)		/* load measurement input				*/
 8001774:	79fa      	ldrb	r2, [r7, #7]
 8001776:	492a      	ldr	r1, [pc, #168]	; (8001820 <transmit_load+0xbc>)
 8001778:	4613      	mov	r3, r2
 800177a:	00db      	lsls	r3, r3, #3
 800177c:	1a9b      	subs	r3, r3, r2
 800177e:	440b      	add	r3, r1
 8001780:	781b      	ldrb	r3, [r3, #0]
 8001782:	2b84      	cmp	r3, #132	; 0x84
 8001784:	d114      	bne.n	80017b0 <transmit_load+0x4c>
			if (inpar [i][IO_STATE])						/* input is on							*/
 8001786:	79fa      	ldrb	r2, [r7, #7]
 8001788:	4925      	ldr	r1, [pc, #148]	; (8001820 <transmit_load+0xbc>)
 800178a:	4613      	mov	r3, r2
 800178c:	00db      	lsls	r3, r3, #3
 800178e:	1a9b      	subs	r3, r3, r2
 8001790:	440b      	add	r3, r1
 8001792:	3305      	adds	r3, #5
 8001794:	781b      	ldrb	r3, [r3, #0]
 8001796:	2b00      	cmp	r3, #0
 8001798:	d00a      	beq.n	80017b0 <transmit_load+0x4c>
				state |= inpar [i][IO_SUB_FUNC];			/* set load measurement state			*/
 800179a:	79fa      	ldrb	r2, [r7, #7]
 800179c:	4920      	ldr	r1, [pc, #128]	; (8001820 <transmit_load+0xbc>)
 800179e:	4613      	mov	r3, r2
 80017a0:	00db      	lsls	r3, r3, #3
 80017a2:	1a9b      	subs	r3, r3, r2
 80017a4:	440b      	add	r3, r1
 80017a6:	3301      	adds	r3, #1
 80017a8:	781a      	ldrb	r2, [r3, #0]
 80017aa:	79bb      	ldrb	r3, [r7, #6]
 80017ac:	4313      	orrs	r3, r2
 80017ae:	71bb      	strb	r3, [r7, #6]
	for (i = 0; i < mInOut_Number; i++)
 80017b0:	79fb      	ldrb	r3, [r7, #7]
 80017b2:	3301      	adds	r3, #1
 80017b4:	71fb      	strb	r3, [r7, #7]
 80017b6:	4b1b      	ldr	r3, [pc, #108]	; (8001824 <transmit_load+0xc0>)
 80017b8:	781b      	ldrb	r3, [r3, #0]
 80017ba:	79fa      	ldrb	r2, [r7, #7]
 80017bc:	429a      	cmp	r2, r3
 80017be:	d3d9      	bcc.n	8001774 <transmit_load+0x10>
		}
	while (tc == TX_SIZE);								/* wait for TX buffer free				*/
 80017c0:	bf00      	nop
 80017c2:	4b19      	ldr	r3, [pc, #100]	; (8001828 <transmit_load+0xc4>)
 80017c4:	781b      	ldrb	r3, [r3, #0]
 80017c6:	b2db      	uxtb	r3, r3
 80017c8:	2b08      	cmp	r3, #8
 80017ca:	d0fa      	beq.n	80017c2 <transmit_load+0x5e>
	tx[ti][0] = FC_3 + 1; 								/* write function code + data length	*/
 80017cc:	4b17      	ldr	r3, [pc, #92]	; (800182c <transmit_load+0xc8>)
 80017ce:	781b      	ldrb	r3, [r3, #0]
 80017d0:	4619      	mov	r1, r3
 80017d2:	4a17      	ldr	r2, [pc, #92]	; (8001830 <transmit_load+0xcc>)
 80017d4:	460b      	mov	r3, r1
 80017d6:	009b      	lsls	r3, r3, #2
 80017d8:	440b      	add	r3, r1
 80017da:	005b      	lsls	r3, r3, #1
 80017dc:	4413      	add	r3, r2
 80017de:	2231      	movs	r2, #49	; 0x31
 80017e0:	701a      	strb	r2, [r3, #0]
	tx[ti][1] = LOAD_ID;								/* write second part of ID				*/
 80017e2:	4b12      	ldr	r3, [pc, #72]	; (800182c <transmit_load+0xc8>)
 80017e4:	781b      	ldrb	r3, [r3, #0]
 80017e6:	4619      	mov	r1, r3
 80017e8:	4a11      	ldr	r2, [pc, #68]	; (8001830 <transmit_load+0xcc>)
 80017ea:	460b      	mov	r3, r1
 80017ec:	009b      	lsls	r3, r3, #2
 80017ee:	440b      	add	r3, r1
 80017f0:	005b      	lsls	r3, r3, #1
 80017f2:	4413      	add	r3, r2
 80017f4:	3301      	adds	r3, #1
 80017f6:	2208      	movs	r2, #8
 80017f8:	701a      	strb	r2, [r3, #0]
	tx[ti][2] = state;									/* write load measurment state			*/
 80017fa:	4b0c      	ldr	r3, [pc, #48]	; (800182c <transmit_load+0xc8>)
 80017fc:	781b      	ldrb	r3, [r3, #0]
 80017fe:	4619      	mov	r1, r3
 8001800:	4a0b      	ldr	r2, [pc, #44]	; (8001830 <transmit_load+0xcc>)
 8001802:	460b      	mov	r3, r1
 8001804:	009b      	lsls	r3, r3, #2
 8001806:	440b      	add	r3, r1
 8001808:	005b      	lsls	r3, r3, #1
 800180a:	4413      	add	r3, r2
 800180c:	3302      	adds	r3, #2
 800180e:	79ba      	ldrb	r2, [r7, #6]
 8001810:	701a      	strb	r2, [r3, #0]
	can_transmit ();									/* transmit message						*/
 8001812:	f7ff fc0b 	bl	800102c <can_transmit>
}
 8001816:	bf00      	nop
 8001818:	3708      	adds	r7, #8
 800181a:	46bd      	mov	sp, r7
 800181c:	bd80      	pop	{r7, pc}
 800181e:	bf00      	nop
 8001820:	200003b8 	.word	0x200003b8
 8001824:	20000180 	.word	0x20000180
 8001828:	2000028c 	.word	0x2000028c
 800182c:	20000353 	.word	0x20000353
 8001830:	200002fc 	.word	0x200002fc

08001834 <CAN_transmit_heartbeat>:
 void CAN_transmit_heartbeat(void)
 {
 8001834:	b580      	push	{r7, lr}
 8001836:	af00      	add	r7, sp, #0
 	while (tc == TX_SIZE);								/* wait for TX buffer free				*/
 8001838:	bf00      	nop
 800183a:	4b18      	ldr	r3, [pc, #96]	; (800189c <CAN_transmit_heartbeat+0x68>)
 800183c:	781b      	ldrb	r3, [r3, #0]
 800183e:	b2db      	uxtb	r3, r3
 8001840:	2b08      	cmp	r3, #8
 8001842:	d0fa      	beq.n	800183a <CAN_transmit_heartbeat+0x6>

 	tx[ti][0] = HEARTBEAT + 1; 								/* write function code + data length	*/
 8001844:	4b16      	ldr	r3, [pc, #88]	; (80018a0 <CAN_transmit_heartbeat+0x6c>)
 8001846:	781b      	ldrb	r3, [r3, #0]
 8001848:	4619      	mov	r1, r3
 800184a:	4a16      	ldr	r2, [pc, #88]	; (80018a4 <CAN_transmit_heartbeat+0x70>)
 800184c:	460b      	mov	r3, r1
 800184e:	009b      	lsls	r3, r3, #2
 8001850:	440b      	add	r3, r1
 8001852:	005b      	lsls	r3, r3, #1
 8001854:	4413      	add	r3, r2
 8001856:	22e1      	movs	r2, #225	; 0xe1
 8001858:	701a      	strb	r2, [r3, #0]
 	tx[ti][1] = node_id;								/* write node id of UEA					*/
 800185a:	4b11      	ldr	r3, [pc, #68]	; (80018a0 <CAN_transmit_heartbeat+0x6c>)
 800185c:	781b      	ldrb	r3, [r3, #0]
 800185e:	4619      	mov	r1, r3
 8001860:	4b11      	ldr	r3, [pc, #68]	; (80018a8 <CAN_transmit_heartbeat+0x74>)
 8001862:	7818      	ldrb	r0, [r3, #0]
 8001864:	4a0f      	ldr	r2, [pc, #60]	; (80018a4 <CAN_transmit_heartbeat+0x70>)
 8001866:	460b      	mov	r3, r1
 8001868:	009b      	lsls	r3, r3, #2
 800186a:	440b      	add	r3, r1
 800186c:	005b      	lsls	r3, r3, #1
 800186e:	4413      	add	r3, r2
 8001870:	3301      	adds	r3, #1
 8001872:	4602      	mov	r2, r0
 8001874:	701a      	strb	r2, [r3, #0]
 	tx[ti][2] = nmtstate;								/* write command specifier				*/
 8001876:	4b0a      	ldr	r3, [pc, #40]	; (80018a0 <CAN_transmit_heartbeat+0x6c>)
 8001878:	781b      	ldrb	r3, [r3, #0]
 800187a:	4619      	mov	r1, r3
 800187c:	4b0b      	ldr	r3, [pc, #44]	; (80018ac <CAN_transmit_heartbeat+0x78>)
 800187e:	7818      	ldrb	r0, [r3, #0]
 8001880:	4a08      	ldr	r2, [pc, #32]	; (80018a4 <CAN_transmit_heartbeat+0x70>)
 8001882:	460b      	mov	r3, r1
 8001884:	009b      	lsls	r3, r3, #2
 8001886:	440b      	add	r3, r1
 8001888:	005b      	lsls	r3, r3, #1
 800188a:	4413      	add	r3, r2
 800188c:	3302      	adds	r3, #2
 800188e:	4602      	mov	r2, r0
 8001890:	701a      	strb	r2, [r3, #0]
 	can_transmit ();									/* transmit message						*/
 8001892:	f7ff fbcb 	bl	800102c <can_transmit>
 // 	TXB1SIDH 			= HEARTBEAT + (node_id >> 3);	// write ID bit 10 ... 3 for HEARTBEAT
 //	TXB1SIDL 			= node_id << 5;		// write ID bit  2 ... 0 for HEARTBEAT
 //	TXB1DLC	 			= 1;							// write data lenght code
 //	TXB1D0   			= nmtstate;				// write data uint8_t for HEARTBEAT
 }
 8001896:	bf00      	nop
 8001898:	bd80      	pop	{r7, pc}
 800189a:	bf00      	nop
 800189c:	2000028c 	.word	0x2000028c
 80018a0:	20000353 	.word	0x20000353
 80018a4:	200002fc 	.word	0x200002fc
 80018a8:	200005fb 	.word	0x200005fb
 80018ac:	20000890 	.word	0x20000890

080018b0 <check_for_call>:

//check if input/output is car call or hall call
uint8_t check_for_call (uint8_t value){
 80018b0:	b480      	push	{r7}
 80018b2:	b083      	sub	sp, #12
 80018b4:	af00      	add	r7, sp, #0
 80018b6:	4603      	mov	r3, r0
 80018b8:	71fb      	strb	r3, [r7, #7]
	switch (value)
 80018ba:	79fb      	ldrb	r3, [r7, #7]
 80018bc:	2b91      	cmp	r3, #145	; 0x91
 80018be:	dc07      	bgt.n	80018d0 <check_for_call+0x20>
 80018c0:	2b8f      	cmp	r3, #143	; 0x8f
 80018c2:	da03      	bge.n	80018cc <check_for_call+0x1c>
 80018c4:	2b02      	cmp	r3, #2
 80018c6:	d001      	beq.n	80018cc <check_for_call+0x1c>
 80018c8:	2b05      	cmp	r3, #5
 80018ca:	d101      	bne.n	80018d0 <check_for_call+0x20>
			case (HALL_CALL)	 	  :						// standard hall call
			case (HALL_CALL_SPECIAL)  :				// special hall call
			case (HALL_CALL_ADVANCED) :			// advanced hall call
			case (HALL_CALL_EMERGENCY):			// emergency hall call
			case (CAR_CALL) 		  :
				return (1);			//car call
 80018cc:	2301      	movs	r3, #1
 80018ce:	e000      	b.n	80018d2 <check_for_call+0x22>

			default:
				return (0);			//all other values
 80018d0:	2300      	movs	r3, #0
		}
}
 80018d2:	4618      	mov	r0, r3
 80018d4:	370c      	adds	r7, #12
 80018d6:	46bd      	mov	sp, r7
 80018d8:	bc80      	pop	{r7}
 80018da:	4770      	bx	lr

080018dc <buzzer_signal>:

//set or reset buzzer
void buzzer_signal (uint8_t state, uint8_t reason){
 80018dc:	b480      	push	{r7}
 80018de:	b085      	sub	sp, #20
 80018e0:	af00      	add	r7, sp, #0
 80018e2:	4603      	mov	r3, r0
 80018e4:	460a      	mov	r2, r1
 80018e6:	71fb      	strb	r3, [r7, #7]
 80018e8:	4613      	mov	r3, r2
 80018ea:	71bb      	strb	r3, [r7, #6]
	uint8_t buzzer_old;
	uint8_t i;
	buzzer_old = buzzer;			// save old state of buzzer
 80018ec:	4b40      	ldr	r3, [pc, #256]	; (80019f0 <buzzer_signal+0x114>)
 80018ee:	781b      	ldrb	r3, [r3, #0]
 80018f0:	73bb      	strb	r3, [r7, #14]
	if (state)								// set buzzer
 80018f2:	79fb      	ldrb	r3, [r7, #7]
 80018f4:	2b00      	cmp	r3, #0
 80018f6:	d007      	beq.n	8001908 <buzzer_signal+0x2c>
		buzzer |= reason;				// save reason for buzzer
 80018f8:	4b3d      	ldr	r3, [pc, #244]	; (80019f0 <buzzer_signal+0x114>)
 80018fa:	781a      	ldrb	r2, [r3, #0]
 80018fc:	79bb      	ldrb	r3, [r7, #6]
 80018fe:	4313      	orrs	r3, r2
 8001900:	b2da      	uxtb	r2, r3
 8001902:	4b3b      	ldr	r3, [pc, #236]	; (80019f0 <buzzer_signal+0x114>)
 8001904:	701a      	strb	r2, [r3, #0]
 8001906:	e00b      	b.n	8001920 <buzzer_signal+0x44>
	else
		buzzer &= ~reason;			// reset reason for buzzer
 8001908:	f997 3006 	ldrsb.w	r3, [r7, #6]
 800190c:	43db      	mvns	r3, r3
 800190e:	b25a      	sxtb	r2, r3
 8001910:	4b37      	ldr	r3, [pc, #220]	; (80019f0 <buzzer_signal+0x114>)
 8001912:	781b      	ldrb	r3, [r3, #0]
 8001914:	b25b      	sxtb	r3, r3
 8001916:	4013      	ands	r3, r2
 8001918:	b25b      	sxtb	r3, r3
 800191a:	b2da      	uxtb	r2, r3
 800191c:	4b34      	ldr	r3, [pc, #208]	; (80019f0 <buzzer_signal+0x114>)
 800191e:	701a      	strb	r2, [r3, #0]
	if ((buzzer  && (!buzzer_old)) || ((!buzzer) && buzzer_old))
 8001920:	4b33      	ldr	r3, [pc, #204]	; (80019f0 <buzzer_signal+0x114>)
 8001922:	781b      	ldrb	r3, [r3, #0]
 8001924:	2b00      	cmp	r3, #0
 8001926:	d002      	beq.n	800192e <buzzer_signal+0x52>
 8001928:	7bbb      	ldrb	r3, [r7, #14]
 800192a:	2b00      	cmp	r3, #0
 800192c:	d006      	beq.n	800193c <buzzer_signal+0x60>
 800192e:	4b30      	ldr	r3, [pc, #192]	; (80019f0 <buzzer_signal+0x114>)
 8001930:	781b      	ldrb	r3, [r3, #0]
 8001932:	2b00      	cmp	r3, #0
 8001934:	d157      	bne.n	80019e6 <buzzer_signal+0x10a>
 8001936:	7bbb      	ldrb	r3, [r7, #14]
 8001938:	2b00      	cmp	r3, #0
 800193a:	d054      	beq.n	80019e6 <buzzer_signal+0x10a>
		{
			for (i = 0; i < mInOut_Number; i++)
 800193c:	2300      	movs	r3, #0
 800193e:	73fb      	strb	r3, [r7, #15]
 8001940:	e04c      	b.n	80019dc <buzzer_signal+0x100>
				{// search output parameter list
					if (outpar [i][IO_BASIC_FUNC] == SPECIAL_FUNC)
 8001942:	7bfb      	ldrb	r3, [r7, #15]
 8001944:	4a2b      	ldr	r2, [pc, #172]	; (80019f4 <buzzer_signal+0x118>)
 8001946:	f812 3033 	ldrb.w	r3, [r2, r3, lsl #3]
 800194a:	2b0e      	cmp	r3, #14
 800194c:	d143      	bne.n	80019d6 <buzzer_signal+0xfa>
					if (outpar [i][IO_SUB_FUNC]   == BUZZER)
 800194e:	7bfb      	ldrb	r3, [r7, #15]
 8001950:	4a28      	ldr	r2, [pc, #160]	; (80019f4 <buzzer_signal+0x118>)
 8001952:	00db      	lsls	r3, r3, #3
 8001954:	4413      	add	r3, r2
 8001956:	785b      	ldrb	r3, [r3, #1]
 8001958:	2b80      	cmp	r3, #128	; 0x80
 800195a:	d13c      	bne.n	80019d6 <buzzer_signal+0xfa>
						{
							if (buzzer)
 800195c:	4b24      	ldr	r3, [pc, #144]	; (80019f0 <buzzer_signal+0x114>)
 800195e:	781b      	ldrb	r3, [r3, #0]
 8001960:	2b00      	cmp	r3, #0
 8001962:	d01b      	beq.n	800199c <buzzer_signal+0xc0>
								{
						  		bit_set (out[i/8], (i%8));								// set output
 8001964:	7bfb      	ldrb	r3, [r7, #15]
 8001966:	08db      	lsrs	r3, r3, #3
 8001968:	b2d8      	uxtb	r0, r3
 800196a:	4602      	mov	r2, r0
 800196c:	4b22      	ldr	r3, [pc, #136]	; (80019f8 <buzzer_signal+0x11c>)
 800196e:	5c9b      	ldrb	r3, [r3, r2]
 8001970:	b2db      	uxtb	r3, r3
 8001972:	b25a      	sxtb	r2, r3
 8001974:	7bfb      	ldrb	r3, [r7, #15]
 8001976:	f003 0307 	and.w	r3, r3, #7
 800197a:	2101      	movs	r1, #1
 800197c:	fa01 f303 	lsl.w	r3, r1, r3
 8001980:	b25b      	sxtb	r3, r3
 8001982:	4313      	orrs	r3, r2
 8001984:	b25b      	sxtb	r3, r3
 8001986:	4602      	mov	r2, r0
 8001988:	b2d9      	uxtb	r1, r3
 800198a:	4b1b      	ldr	r3, [pc, #108]	; (80019f8 <buzzer_signal+0x11c>)
 800198c:	5499      	strb	r1, [r3, r2]
						  		outpar [i][IO_STATE] = 1;
 800198e:	7bfb      	ldrb	r3, [r7, #15]
 8001990:	4a18      	ldr	r2, [pc, #96]	; (80019f4 <buzzer_signal+0x118>)
 8001992:	00db      	lsls	r3, r3, #3
 8001994:	4413      	add	r3, r2
 8001996:	2201      	movs	r2, #1
 8001998:	715a      	strb	r2, [r3, #5]
 800199a:	e01c      	b.n	80019d6 <buzzer_signal+0xfa>
						  	}
							else
								{
									bit_reset (out[i/8], (i%8));							// reset output
 800199c:	7bfb      	ldrb	r3, [r7, #15]
 800199e:	08db      	lsrs	r3, r3, #3
 80019a0:	b2d8      	uxtb	r0, r3
 80019a2:	4602      	mov	r2, r0
 80019a4:	4b14      	ldr	r3, [pc, #80]	; (80019f8 <buzzer_signal+0x11c>)
 80019a6:	5c9b      	ldrb	r3, [r3, r2]
 80019a8:	b2db      	uxtb	r3, r3
 80019aa:	b25a      	sxtb	r2, r3
 80019ac:	7bfb      	ldrb	r3, [r7, #15]
 80019ae:	f003 0307 	and.w	r3, r3, #7
 80019b2:	2101      	movs	r1, #1
 80019b4:	fa01 f303 	lsl.w	r3, r1, r3
 80019b8:	b25b      	sxtb	r3, r3
 80019ba:	43db      	mvns	r3, r3
 80019bc:	b25b      	sxtb	r3, r3
 80019be:	4013      	ands	r3, r2
 80019c0:	b25b      	sxtb	r3, r3
 80019c2:	4602      	mov	r2, r0
 80019c4:	b2d9      	uxtb	r1, r3
 80019c6:	4b0c      	ldr	r3, [pc, #48]	; (80019f8 <buzzer_signal+0x11c>)
 80019c8:	5499      	strb	r1, [r3, r2]
						  		outpar [i][IO_STATE] = 0;
 80019ca:	7bfb      	ldrb	r3, [r7, #15]
 80019cc:	4a09      	ldr	r2, [pc, #36]	; (80019f4 <buzzer_signal+0x118>)
 80019ce:	00db      	lsls	r3, r3, #3
 80019d0:	4413      	add	r3, r2
 80019d2:	2200      	movs	r2, #0
 80019d4:	715a      	strb	r2, [r3, #5]
			for (i = 0; i < mInOut_Number; i++)
 80019d6:	7bfb      	ldrb	r3, [r7, #15]
 80019d8:	3301      	adds	r3, #1
 80019da:	73fb      	strb	r3, [r7, #15]
 80019dc:	4b07      	ldr	r3, [pc, #28]	; (80019fc <buzzer_signal+0x120>)
 80019de:	781b      	ldrb	r3, [r3, #0]
 80019e0:	7bfa      	ldrb	r2, [r7, #15]
 80019e2:	429a      	cmp	r2, r3
 80019e4:	d3ad      	bcc.n	8001942 <buzzer_signal+0x66>
						  	}
						}
				}
		}
}
 80019e6:	bf00      	nop
 80019e8:	3714      	adds	r7, #20
 80019ea:	46bd      	mov	sp, r7
 80019ec:	bc80      	pop	{r7}
 80019ee:	4770      	bx	lr
 80019f0:	200001e5 	.word	0x200001e5
 80019f4:	2000060c 	.word	0x2000060c
 80019f8:	200001ec 	.word	0x200001ec
 80019fc:	20000180 	.word	0x20000180

08001a00 <set_output>:
uint8_t fire_alarm = 0;
uint8_t fire_evacuation = 0;
uint8_t fire_state = 0;

//set special outputs
void set_output (uint8_t *virt){
 8001a00:	b580      	push	{r7, lr}
 8001a02:	b084      	sub	sp, #16
 8001a04:	af00      	add	r7, sp, #0
 8001a06:	6078      	str	r0, [r7, #4]
	uint8_t i;
	uint8_t iotype;
	uint8_t sub = 0;
 8001a08:	2300      	movs	r3, #0
 8001a0a:	73bb      	strb	r3, [r7, #14]

	iotype = virt [IO_BASIC_FUNC];
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	781b      	ldrb	r3, [r3, #0]
 8001a10:	737b      	strb	r3, [r7, #13]
	sub = virt [IO_SUB_FUNC];
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	785b      	ldrb	r3, [r3, #1]
 8001a16:	73bb      	strb	r3, [r7, #14]
	if (check_for_call (iotype))
 8001a18:	7b7b      	ldrb	r3, [r7, #13]
 8001a1a:	4618      	mov	r0, r3
 8001a1c:	f7ff ff48 	bl	80018b0 <check_for_call>
 8001a20:	4603      	mov	r3, r0
 8001a22:	2b00      	cmp	r3, #0
 8001a24:	f000 810a 	beq.w	8001c3c <set_output+0x23c>
		{// car call, hall call or priority call
			if (iotype == HALL_CALL)				// read floor number
 8001a28:	7b7b      	ldrb	r3, [r7, #13]
 8001a2a:	2b02      	cmp	r3, #2
 8001a2c:	d103      	bne.n	8001a36 <set_output+0x36>
				i = virt [IO_FLOOR];
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	78db      	ldrb	r3, [r3, #3]
 8001a32:	73fb      	strb	r3, [r7, #15]
 8001a34:	e002      	b.n	8001a3c <set_output+0x3c>
			else
				i = virt [IO_SUB_FUNC];
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	785b      	ldrb	r3, [r3, #1]
 8001a3a:	73fb      	strb	r3, [r7, #15]
			if (i == 0xFF)
 8001a3c:	7bfb      	ldrb	r3, [r7, #15]
 8001a3e:	2bff      	cmp	r3, #255	; 0xff
 8001a40:	d153      	bne.n	8001aea <set_output+0xea>
				{// clear all calls
					for (i = 0; i < mInOut_Number; i++)
 8001a42:	2300      	movs	r3, #0
 8001a44:	73fb      	strb	r3, [r7, #15]
 8001a46:	e049      	b.n	8001adc <set_output+0xdc>
						{// search output parameter list
							if ((outpar [i][IO_BASIC_FUNC] == iotype) && (outpar [i][IO_ENABLE] == ENABLE))
 8001a48:	7bfb      	ldrb	r3, [r7, #15]
 8001a4a:	4a79      	ldr	r2, [pc, #484]	; (8001c30 <set_output+0x230>)
 8001a4c:	f812 3033 	ldrb.w	r3, [r2, r3, lsl #3]
 8001a50:	7b7a      	ldrb	r2, [r7, #13]
 8001a52:	429a      	cmp	r2, r3
 8001a54:	d13f      	bne.n	8001ad6 <set_output+0xd6>
 8001a56:	7bfb      	ldrb	r3, [r7, #15]
 8001a58:	4a75      	ldr	r2, [pc, #468]	; (8001c30 <set_output+0x230>)
 8001a5a:	00db      	lsls	r3, r3, #3
 8001a5c:	4413      	add	r3, r2
 8001a5e:	799b      	ldrb	r3, [r3, #6]
 8001a60:	2b01      	cmp	r3, #1
 8001a62:	d138      	bne.n	8001ad6 <set_output+0xd6>
								{
									outpar [i][IO_ACK] &= ~virt [IO_LIFT];
 8001a64:	7bfb      	ldrb	r3, [r7, #15]
 8001a66:	4a72      	ldr	r2, [pc, #456]	; (8001c30 <set_output+0x230>)
 8001a68:	00db      	lsls	r3, r3, #3
 8001a6a:	4413      	add	r3, r2
 8001a6c:	79db      	ldrb	r3, [r3, #7]
 8001a6e:	b25a      	sxtb	r2, r3
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	3302      	adds	r3, #2
 8001a74:	781b      	ldrb	r3, [r3, #0]
 8001a76:	b25b      	sxtb	r3, r3
 8001a78:	43db      	mvns	r3, r3
 8001a7a:	b25b      	sxtb	r3, r3
 8001a7c:	4013      	ands	r3, r2
 8001a7e:	b25a      	sxtb	r2, r3
 8001a80:	7bfb      	ldrb	r3, [r7, #15]
 8001a82:	b2d1      	uxtb	r1, r2
 8001a84:	4a6a      	ldr	r2, [pc, #424]	; (8001c30 <set_output+0x230>)
 8001a86:	00db      	lsls	r3, r3, #3
 8001a88:	4413      	add	r3, r2
 8001a8a:	460a      	mov	r2, r1
 8001a8c:	71da      	strb	r2, [r3, #7]
									if (!outpar [i][IO_ACK])
 8001a8e:	7bfb      	ldrb	r3, [r7, #15]
 8001a90:	4a67      	ldr	r2, [pc, #412]	; (8001c30 <set_output+0x230>)
 8001a92:	00db      	lsls	r3, r3, #3
 8001a94:	4413      	add	r3, r2
 8001a96:	79db      	ldrb	r3, [r3, #7]
 8001a98:	2b00      	cmp	r3, #0
 8001a9a:	d11c      	bne.n	8001ad6 <set_output+0xd6>
										{// all acknowledgements cancelled
				    					bit_reset (out[i/8], (i%8));				// clear output
 8001a9c:	7bfb      	ldrb	r3, [r7, #15]
 8001a9e:	08db      	lsrs	r3, r3, #3
 8001aa0:	b2d8      	uxtb	r0, r3
 8001aa2:	4602      	mov	r2, r0
 8001aa4:	4b63      	ldr	r3, [pc, #396]	; (8001c34 <set_output+0x234>)
 8001aa6:	5c9b      	ldrb	r3, [r3, r2]
 8001aa8:	b2db      	uxtb	r3, r3
 8001aaa:	b25a      	sxtb	r2, r3
 8001aac:	7bfb      	ldrb	r3, [r7, #15]
 8001aae:	f003 0307 	and.w	r3, r3, #7
 8001ab2:	2101      	movs	r1, #1
 8001ab4:	fa01 f303 	lsl.w	r3, r1, r3
 8001ab8:	b25b      	sxtb	r3, r3
 8001aba:	43db      	mvns	r3, r3
 8001abc:	b25b      	sxtb	r3, r3
 8001abe:	4013      	ands	r3, r2
 8001ac0:	b25b      	sxtb	r3, r3
 8001ac2:	4602      	mov	r2, r0
 8001ac4:	b2d9      	uxtb	r1, r3
 8001ac6:	4b5b      	ldr	r3, [pc, #364]	; (8001c34 <set_output+0x234>)
 8001ac8:	5499      	strb	r1, [r3, r2]
				  						outpar [i][IO_STATE] = 0;
 8001aca:	7bfb      	ldrb	r3, [r7, #15]
 8001acc:	4a58      	ldr	r2, [pc, #352]	; (8001c30 <set_output+0x230>)
 8001ace:	00db      	lsls	r3, r3, #3
 8001ad0:	4413      	add	r3, r2
 8001ad2:	2200      	movs	r2, #0
 8001ad4:	715a      	strb	r2, [r3, #5]
					for (i = 0; i < mInOut_Number; i++)
 8001ad6:	7bfb      	ldrb	r3, [r7, #15]
 8001ad8:	3301      	adds	r3, #1
 8001ada:	73fb      	strb	r3, [r7, #15]
 8001adc:	4b56      	ldr	r3, [pc, #344]	; (8001c38 <set_output+0x238>)
 8001ade:	781b      	ldrb	r3, [r3, #0]
 8001ae0:	7bfa      	ldrb	r2, [r7, #15]
 8001ae2:	429a      	cmp	r2, r3
 8001ae4:	d3b0      	bcc.n	8001a48 <set_output+0x48>
 8001ae6:	f000 bf51 	b.w	800298c <set_output+0xf8c>
								}
						}
				}
			else
				{// set or reset single call
					for (i = 0; i < mInOut_Number; i++)
 8001aea:	2300      	movs	r3, #0
 8001aec:	73fb      	strb	r3, [r7, #15]
 8001aee:	e097      	b.n	8001c20 <set_output+0x220>
						{// search output parameter list
							if (virt [IO_BASIC_FUNC] == outpar [i][IO_BASIC_FUNC])
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	781a      	ldrb	r2, [r3, #0]
 8001af4:	7bfb      	ldrb	r3, [r7, #15]
 8001af6:	494e      	ldr	r1, [pc, #312]	; (8001c30 <set_output+0x230>)
 8001af8:	f811 3033 	ldrb.w	r3, [r1, r3, lsl #3]
 8001afc:	429a      	cmp	r2, r3
 8001afe:	f040 808c 	bne.w	8001c1a <set_output+0x21a>
							if (virt [IO_SUB_FUNC]   == outpar [i][IO_SUB_FUNC])
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	3301      	adds	r3, #1
 8001b06:	781a      	ldrb	r2, [r3, #0]
 8001b08:	7bfb      	ldrb	r3, [r7, #15]
 8001b0a:	4949      	ldr	r1, [pc, #292]	; (8001c30 <set_output+0x230>)
 8001b0c:	00db      	lsls	r3, r3, #3
 8001b0e:	440b      	add	r3, r1
 8001b10:	785b      	ldrb	r3, [r3, #1]
 8001b12:	429a      	cmp	r2, r3
 8001b14:	f040 8081 	bne.w	8001c1a <set_output+0x21a>
							if (virt [IO_FLOOR]      == outpar [i][IO_FLOOR])
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	3303      	adds	r3, #3
 8001b1c:	781a      	ldrb	r2, [r3, #0]
 8001b1e:	7bfb      	ldrb	r3, [r7, #15]
 8001b20:	4943      	ldr	r1, [pc, #268]	; (8001c30 <set_output+0x230>)
 8001b22:	00db      	lsls	r3, r3, #3
 8001b24:	440b      	add	r3, r1
 8001b26:	78db      	ldrb	r3, [r3, #3]
 8001b28:	429a      	cmp	r2, r3
 8001b2a:	d176      	bne.n	8001c1a <set_output+0x21a>
							if (virt [IO_LIFT]       &  outpar [i][IO_LIFT])
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	3302      	adds	r3, #2
 8001b30:	781a      	ldrb	r2, [r3, #0]
 8001b32:	7bfb      	ldrb	r3, [r7, #15]
 8001b34:	493e      	ldr	r1, [pc, #248]	; (8001c30 <set_output+0x230>)
 8001b36:	00db      	lsls	r3, r3, #3
 8001b38:	440b      	add	r3, r1
 8001b3a:	789b      	ldrb	r3, [r3, #2]
 8001b3c:	4013      	ands	r3, r2
 8001b3e:	b2db      	uxtb	r3, r3
 8001b40:	2b00      	cmp	r3, #0
 8001b42:	d06a      	beq.n	8001c1a <set_output+0x21a>
							if (!((~virt [IO_DOOR])  & (outpar [i][IO_DOOR] & 0x0F)))
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	3304      	adds	r3, #4
 8001b48:	781b      	ldrb	r3, [r3, #0]
 8001b4a:	43da      	mvns	r2, r3
 8001b4c:	7bfb      	ldrb	r3, [r7, #15]
 8001b4e:	4938      	ldr	r1, [pc, #224]	; (8001c30 <set_output+0x230>)
 8001b50:	00db      	lsls	r3, r3, #3
 8001b52:	440b      	add	r3, r1
 8001b54:	791b      	ldrb	r3, [r3, #4]
 8001b56:	f003 030f 	and.w	r3, r3, #15
 8001b5a:	4013      	ands	r3, r2
 8001b5c:	2b00      	cmp	r3, #0
 8001b5e:	d15c      	bne.n	8001c1a <set_output+0x21a>
							if (outpar [i][IO_ENABLE] == ENABLE)
 8001b60:	7bfb      	ldrb	r3, [r7, #15]
 8001b62:	4a33      	ldr	r2, [pc, #204]	; (8001c30 <set_output+0x230>)
 8001b64:	00db      	lsls	r3, r3, #3
 8001b66:	4413      	add	r3, r2
 8001b68:	799b      	ldrb	r3, [r3, #6]
 8001b6a:	2b01      	cmp	r3, #1
 8001b6c:	d155      	bne.n	8001c1a <set_output+0x21a>
								{// virtual output matches with physical
				  				if (virt [IO_STATE] & 0x01)
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	3305      	adds	r3, #5
 8001b72:	781b      	ldrb	r3, [r3, #0]
 8001b74:	f003 0301 	and.w	r3, r3, #1
 8001b78:	2b00      	cmp	r3, #0
 8001b7a:	d02b      	beq.n	8001bd4 <set_output+0x1d4>
					  				{// set acknowledgement
											bit_set (out[i/8], i%8);				// set physical output
 8001b7c:	7bfb      	ldrb	r3, [r7, #15]
 8001b7e:	08db      	lsrs	r3, r3, #3
 8001b80:	b2d8      	uxtb	r0, r3
 8001b82:	4602      	mov	r2, r0
 8001b84:	4b2b      	ldr	r3, [pc, #172]	; (8001c34 <set_output+0x234>)
 8001b86:	5c9b      	ldrb	r3, [r3, r2]
 8001b88:	b2db      	uxtb	r3, r3
 8001b8a:	b25a      	sxtb	r2, r3
 8001b8c:	7bfb      	ldrb	r3, [r7, #15]
 8001b8e:	f003 0307 	and.w	r3, r3, #7
 8001b92:	2101      	movs	r1, #1
 8001b94:	fa01 f303 	lsl.w	r3, r1, r3
 8001b98:	b25b      	sxtb	r3, r3
 8001b9a:	4313      	orrs	r3, r2
 8001b9c:	b25b      	sxtb	r3, r3
 8001b9e:	4602      	mov	r2, r0
 8001ba0:	b2d9      	uxtb	r1, r3
 8001ba2:	4b24      	ldr	r3, [pc, #144]	; (8001c34 <set_output+0x234>)
 8001ba4:	5499      	strb	r1, [r3, r2]
					  					outpar [i][IO_ACK] |= virt [IO_LIFT];
 8001ba6:	7bfb      	ldrb	r3, [r7, #15]
 8001ba8:	4a21      	ldr	r2, [pc, #132]	; (8001c30 <set_output+0x230>)
 8001baa:	00db      	lsls	r3, r3, #3
 8001bac:	4413      	add	r3, r2
 8001bae:	79d9      	ldrb	r1, [r3, #7]
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	3302      	adds	r3, #2
 8001bb4:	781a      	ldrb	r2, [r3, #0]
 8001bb6:	7bfb      	ldrb	r3, [r7, #15]
 8001bb8:	430a      	orrs	r2, r1
 8001bba:	b2d1      	uxtb	r1, r2
 8001bbc:	4a1c      	ldr	r2, [pc, #112]	; (8001c30 <set_output+0x230>)
 8001bbe:	00db      	lsls	r3, r3, #3
 8001bc0:	4413      	add	r3, r2
 8001bc2:	460a      	mov	r2, r1
 8001bc4:	71da      	strb	r2, [r3, #7]
					  					outpar [i][IO_STATE] = 1;
 8001bc6:	7bfb      	ldrb	r3, [r7, #15]
 8001bc8:	4a19      	ldr	r2, [pc, #100]	; (8001c30 <set_output+0x230>)
 8001bca:	00db      	lsls	r3, r3, #3
 8001bcc:	4413      	add	r3, r2
 8001bce:	2201      	movs	r2, #1
 8001bd0:	715a      	strb	r2, [r3, #5]
 8001bd2:	e022      	b.n	8001c1a <set_output+0x21a>
					  				}
									else
										{// reset acknowledgement
					  					outpar [i][IO_ACK] = 0;
 8001bd4:	7bfb      	ldrb	r3, [r7, #15]
 8001bd6:	4a16      	ldr	r2, [pc, #88]	; (8001c30 <set_output+0x230>)
 8001bd8:	00db      	lsls	r3, r3, #3
 8001bda:	4413      	add	r3, r2
 8001bdc:	2200      	movs	r2, #0
 8001bde:	71da      	strb	r2, [r3, #7]
											bit_reset (out[i/8], i%8);				// clear physical output
 8001be0:	7bfb      	ldrb	r3, [r7, #15]
 8001be2:	08db      	lsrs	r3, r3, #3
 8001be4:	b2d8      	uxtb	r0, r3
 8001be6:	4602      	mov	r2, r0
 8001be8:	4b12      	ldr	r3, [pc, #72]	; (8001c34 <set_output+0x234>)
 8001bea:	5c9b      	ldrb	r3, [r3, r2]
 8001bec:	b2db      	uxtb	r3, r3
 8001bee:	b25a      	sxtb	r2, r3
 8001bf0:	7bfb      	ldrb	r3, [r7, #15]
 8001bf2:	f003 0307 	and.w	r3, r3, #7
 8001bf6:	2101      	movs	r1, #1
 8001bf8:	fa01 f303 	lsl.w	r3, r1, r3
 8001bfc:	b25b      	sxtb	r3, r3
 8001bfe:	43db      	mvns	r3, r3
 8001c00:	b25b      	sxtb	r3, r3
 8001c02:	4013      	ands	r3, r2
 8001c04:	b25b      	sxtb	r3, r3
 8001c06:	4602      	mov	r2, r0
 8001c08:	b2d9      	uxtb	r1, r3
 8001c0a:	4b0a      	ldr	r3, [pc, #40]	; (8001c34 <set_output+0x234>)
 8001c0c:	5499      	strb	r1, [r3, r2]
											outpar [i][IO_STATE] = 0;
 8001c0e:	7bfb      	ldrb	r3, [r7, #15]
 8001c10:	4a07      	ldr	r2, [pc, #28]	; (8001c30 <set_output+0x230>)
 8001c12:	00db      	lsls	r3, r3, #3
 8001c14:	4413      	add	r3, r2
 8001c16:	2200      	movs	r2, #0
 8001c18:	715a      	strb	r2, [r3, #5]
					for (i = 0; i < mInOut_Number; i++)
 8001c1a:	7bfb      	ldrb	r3, [r7, #15]
 8001c1c:	3301      	adds	r3, #1
 8001c1e:	73fb      	strb	r3, [r7, #15]
 8001c20:	4b05      	ldr	r3, [pc, #20]	; (8001c38 <set_output+0x238>)
 8001c22:	781b      	ldrb	r3, [r3, #0]
 8001c24:	7bfa      	ldrb	r2, [r7, #15]
 8001c26:	429a      	cmp	r2, r3
 8001c28:	f4ff af62 	bcc.w	8001af0 <set_output+0xf0>
 8001c2c:	f000 beae 	b.w	800298c <set_output+0xf8c>
 8001c30:	2000060c 	.word	0x2000060c
 8001c34:	200001ec 	.word	0x200001ec
 8001c38:	20000180 	.word	0x20000180
										}
								}
						}
				 }
		}
	else if (iotype == POSITION_INDICATOR)
 8001c3c:	7b7b      	ldrb	r3, [r7, #13]
 8001c3e:	2b40      	cmp	r3, #64	; 0x40
 8001c40:	f040 81a3 	bne.w	8001f8a <set_output+0x58a>
		{//��ʾ��Ϣ
			if (virt [IO_LIFT] == disp_lift)
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	3302      	adds	r3, #2
 8001c48:	781a      	ldrb	r2, [r3, #0]
 8001c4a:	4b9d      	ldr	r3, [pc, #628]	; (8001ec0 <set_output+0x4c0>)
 8001c4c:	781b      	ldrb	r3, [r3, #0]
 8001c4e:	429a      	cmp	r2, r3
 8001c50:	d179      	bne.n	8001d46 <set_output+0x346>
	  		{// display message is for this lift
					display [BUF_TEN] = virt [IO_DOOR];				// 1. digit; not CANopen compatible
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	791a      	ldrb	r2, [r3, #4]
 8001c56:	4b9b      	ldr	r3, [pc, #620]	; (8001ec4 <set_output+0x4c4>)
 8001c58:	701a      	strb	r2, [r3, #0]
					display [BUF_UNIT] = virt [IO_STATE];			// 2. digit; not CANopen compatible
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	795a      	ldrb	r2, [r3, #5]
 8001c5e:	4b99      	ldr	r3, [pc, #612]	; (8001ec4 <set_output+0x4c4>)
 8001c60:	705a      	strb	r2, [r3, #1]
					if(display [BUF_TEN] == 0x20)
 8001c62:	4b98      	ldr	r3, [pc, #608]	; (8001ec4 <set_output+0x4c4>)
 8001c64:	781b      	ldrb	r3, [r3, #0]
 8001c66:	b2db      	uxtb	r3, r3
 8001c68:	2b20      	cmp	r3, #32
 8001c6a:	d102      	bne.n	8001c72 <set_output+0x272>
						display [BUF_TEN] = 0;
 8001c6c:	4b95      	ldr	r3, [pc, #596]	; (8001ec4 <set_output+0x4c4>)
 8001c6e:	2200      	movs	r2, #0
 8001c70:	701a      	strb	r2, [r3, #0]
					if(display [BUF_UNIT] == 0x20)
 8001c72:	4b94      	ldr	r3, [pc, #592]	; (8001ec4 <set_output+0x4c4>)
 8001c74:	785b      	ldrb	r3, [r3, #1]
 8001c76:	b2db      	uxtb	r3, r3
 8001c78:	2b20      	cmp	r3, #32
 8001c7a:	d102      	bne.n	8001c82 <set_output+0x282>
						display [BUF_UNIT] = 0;
 8001c7c:	4b91      	ldr	r3, [pc, #580]	; (8001ec4 <set_output+0x4c4>)
 8001c7e:	2200      	movs	r2, #0
 8001c80:	705a      	strb	r2, [r3, #1]
					if (!display [BUF_UNIT] && !display [BUF_TEN])							// lift out of work
 8001c82:	4b90      	ldr	r3, [pc, #576]	; (8001ec4 <set_output+0x4c4>)
 8001c84:	785b      	ldrb	r3, [r3, #1]
 8001c86:	b2db      	uxtb	r3, r3
 8001c88:	2b00      	cmp	r3, #0
 8001c8a:	d10a      	bne.n	8001ca2 <set_output+0x2a2>
 8001c8c:	4b8d      	ldr	r3, [pc, #564]	; (8001ec4 <set_output+0x4c4>)
 8001c8e:	781b      	ldrb	r3, [r3, #0]
 8001c90:	b2db      	uxtb	r3, r3
 8001c92:	2b00      	cmp	r3, #0
 8001c94:	d105      	bne.n	8001ca2 <set_output+0x2a2>
					{
						display [BUF_TEN] = A_BETR;
 8001c96:	4b8b      	ldr	r3, [pc, #556]	; (8001ec4 <set_output+0x4c4>)
 8001c98:	2226      	movs	r2, #38	; 0x26
 8001c9a:	701a      	strb	r2, [r3, #0]
						display [BUF_UNIT] = A_BETR;
 8001c9c:	4b89      	ldr	r3, [pc, #548]	; (8001ec4 <set_output+0x4c4>)
 8001c9e:	2226      	movs	r2, #38	; 0x26
 8001ca0:	705a      	strb	r2, [r3, #1]
					}
					if((display[BUF_UNIT] != 'J') && (display[BUF_TEN] != 'X'))
 8001ca2:	4b88      	ldr	r3, [pc, #544]	; (8001ec4 <set_output+0x4c4>)
 8001ca4:	785b      	ldrb	r3, [r3, #1]
 8001ca6:	b2db      	uxtb	r3, r3
 8001ca8:	2b4a      	cmp	r3, #74	; 0x4a
 8001caa:	d04c      	beq.n	8001d46 <set_output+0x346>
 8001cac:	4b85      	ldr	r3, [pc, #532]	; (8001ec4 <set_output+0x4c4>)
 8001cae:	781b      	ldrb	r3, [r3, #0]
 8001cb0:	b2db      	uxtb	r3, r3
 8001cb2:	2b58      	cmp	r3, #88	; 0x58
 8001cb4:	d047      	beq.n	8001d46 <set_output+0x346>
					{
						if((virt[IO_SUB_FUNC]<56) &&(virt[IO_SUB_FUNC]))
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	3301      	adds	r3, #1
 8001cba:	781b      	ldrb	r3, [r3, #0]
 8001cbc:	2b37      	cmp	r3, #55	; 0x37
 8001cbe:	d842      	bhi.n	8001d46 <set_output+0x346>
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	3301      	adds	r3, #1
 8001cc4:	781b      	ldrb	r3, [r3, #0]
 8001cc6:	2b00      	cmp	r3, #0
 8001cc8:	d03d      	beq.n	8001d46 <set_output+0x346>
						{
							if((FloorName[virt[IO_SUB_FUNC]-1][0] !=display [BUF_TEN]) ||(FloorName[virt[IO_SUB_FUNC]-1][1] !=display [BUF_UNIT]))
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	3301      	adds	r3, #1
 8001cce:	781b      	ldrb	r3, [r3, #0]
 8001cd0:	3b01      	subs	r3, #1
 8001cd2:	4a7d      	ldr	r2, [pc, #500]	; (8001ec8 <set_output+0x4c8>)
 8001cd4:	f812 2013 	ldrb.w	r2, [r2, r3, lsl #1]
 8001cd8:	4b7a      	ldr	r3, [pc, #488]	; (8001ec4 <set_output+0x4c4>)
 8001cda:	781b      	ldrb	r3, [r3, #0]
 8001cdc:	b2db      	uxtb	r3, r3
 8001cde:	429a      	cmp	r2, r3
 8001ce0:	d10c      	bne.n	8001cfc <set_output+0x2fc>
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	3301      	adds	r3, #1
 8001ce6:	781b      	ldrb	r3, [r3, #0]
 8001ce8:	3b01      	subs	r3, #1
 8001cea:	4a77      	ldr	r2, [pc, #476]	; (8001ec8 <set_output+0x4c8>)
 8001cec:	005b      	lsls	r3, r3, #1
 8001cee:	4413      	add	r3, r2
 8001cf0:	785a      	ldrb	r2, [r3, #1]
 8001cf2:	4b74      	ldr	r3, [pc, #464]	; (8001ec4 <set_output+0x4c4>)
 8001cf4:	785b      	ldrb	r3, [r3, #1]
 8001cf6:	b2db      	uxtb	r3, r3
 8001cf8:	429a      	cmp	r2, r3
 8001cfa:	d024      	beq.n	8001d46 <set_output+0x346>
							{
								if((display [BUF_TEN]!=A_BETR) &&(display [BUF_UNIT]!=A_BETR))
 8001cfc:	4b71      	ldr	r3, [pc, #452]	; (8001ec4 <set_output+0x4c4>)
 8001cfe:	781b      	ldrb	r3, [r3, #0]
 8001d00:	b2db      	uxtb	r3, r3
 8001d02:	2b26      	cmp	r3, #38	; 0x26
 8001d04:	d01f      	beq.n	8001d46 <set_output+0x346>
 8001d06:	4b6f      	ldr	r3, [pc, #444]	; (8001ec4 <set_output+0x4c4>)
 8001d08:	785b      	ldrb	r3, [r3, #1]
 8001d0a:	b2db      	uxtb	r3, r3
 8001d0c:	2b26      	cmp	r3, #38	; 0x26
 8001d0e:	d01a      	beq.n	8001d46 <set_output+0x346>
								{
									FloorName[virt[IO_SUB_FUNC]-1][0] =display [BUF_TEN];
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	3301      	adds	r3, #1
 8001d14:	781b      	ldrb	r3, [r3, #0]
 8001d16:	3b01      	subs	r3, #1
 8001d18:	4a6a      	ldr	r2, [pc, #424]	; (8001ec4 <set_output+0x4c4>)
 8001d1a:	7812      	ldrb	r2, [r2, #0]
 8001d1c:	b2d1      	uxtb	r1, r2
 8001d1e:	4a6a      	ldr	r2, [pc, #424]	; (8001ec8 <set_output+0x4c8>)
 8001d20:	f802 1013 	strb.w	r1, [r2, r3, lsl #1]
									FloorName[virt[IO_SUB_FUNC]-1][1] =display [BUF_UNIT];
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	3301      	adds	r3, #1
 8001d28:	781b      	ldrb	r3, [r3, #0]
 8001d2a:	3b01      	subs	r3, #1
 8001d2c:	4a65      	ldr	r2, [pc, #404]	; (8001ec4 <set_output+0x4c4>)
 8001d2e:	7852      	ldrb	r2, [r2, #1]
 8001d30:	b2d1      	uxtb	r1, r2
 8001d32:	4a65      	ldr	r2, [pc, #404]	; (8001ec8 <set_output+0x4c8>)
 8001d34:	005b      	lsls	r3, r3, #1
 8001d36:	4413      	add	r3, r2
 8001d38:	460a      	mov	r2, r1
 8001d3a:	705a      	strb	r2, [r3, #1]
									Flash_Write_Bytes(DATA_START_ADDRESS, (uint8_t *)&FloorName, sizeof(FloorName));
 8001d3c:	226e      	movs	r2, #110	; 0x6e
 8001d3e:	4962      	ldr	r1, [pc, #392]	; (8001ec8 <set_output+0x4c8>)
 8001d40:	4862      	ldr	r0, [pc, #392]	; (8001ecc <set_output+0x4cc>)
 8001d42:	f001 feaf 	bl	8003aa4 <Flash_Write_Bytes>
								}
							}
						}
					}
				}
			for (i = 0; i < mInOut_Number; i++)
 8001d46:	2300      	movs	r3, #0
 8001d48:	73fb      	strb	r3, [r7, #15]
 8001d4a:	e116      	b.n	8001f7a <set_output+0x57a>
				{// search output parameter list
					if ((outpar [i][IO_BASIC_FUNC] == POSITION_INDICATOR) &&
 8001d4c:	7bfb      	ldrb	r3, [r7, #15]
 8001d4e:	4a60      	ldr	r2, [pc, #384]	; (8001ed0 <set_output+0x4d0>)
 8001d50:	f812 3033 	ldrb.w	r3, [r2, r3, lsl #3]
 8001d54:	2b40      	cmp	r3, #64	; 0x40
 8001d56:	f040 810c 	bne.w	8001f72 <set_output+0x572>
							(outpar [i][IO_LIFT] == virt [IO_LIFT]) &&
 8001d5a:	7bfb      	ldrb	r3, [r7, #15]
 8001d5c:	4a5c      	ldr	r2, [pc, #368]	; (8001ed0 <set_output+0x4d0>)
 8001d5e:	00db      	lsls	r3, r3, #3
 8001d60:	4413      	add	r3, r2
 8001d62:	789a      	ldrb	r2, [r3, #2]
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	3302      	adds	r3, #2
 8001d68:	781b      	ldrb	r3, [r3, #0]
					if ((outpar [i][IO_BASIC_FUNC] == POSITION_INDICATOR) &&
 8001d6a:	429a      	cmp	r2, r3
 8001d6c:	f040 8101 	bne.w	8001f72 <set_output+0x572>
							(outpar [i][IO_ENABLE] == ENABLE))
 8001d70:	7bfb      	ldrb	r3, [r7, #15]
 8001d72:	4a57      	ldr	r2, [pc, #348]	; (8001ed0 <set_output+0x4d0>)
 8001d74:	00db      	lsls	r3, r3, #3
 8001d76:	4413      	add	r3, r2
 8001d78:	799b      	ldrb	r3, [r3, #6]
							(outpar [i][IO_LIFT] == virt [IO_LIFT]) &&
 8001d7a:	2b01      	cmp	r3, #1
 8001d7c:	f040 80f9 	bne.w	8001f72 <set_output+0x572>
						{// position ind. output for this lift
							switch (outpar [i][IO_SUB_FUNC])
 8001d80:	7bfb      	ldrb	r3, [r7, #15]
 8001d82:	4a53      	ldr	r2, [pc, #332]	; (8001ed0 <set_output+0x4d0>)
 8001d84:	00db      	lsls	r3, r3, #3
 8001d86:	4413      	add	r3, r2
 8001d88:	785b      	ldrb	r3, [r3, #1]
 8001d8a:	2b03      	cmp	r3, #3
 8001d8c:	f000 80a4 	beq.w	8001ed8 <set_output+0x4d8>
 8001d90:	2b03      	cmp	r3, #3
 8001d92:	f300 80ef 	bgt.w	8001f74 <set_output+0x574>
 8001d96:	2b01      	cmp	r3, #1
 8001d98:	d002      	beq.n	8001da0 <set_output+0x3a0>
 8001d9a:	2b02      	cmp	r3, #2
 8001d9c:	d044      	beq.n	8001e28 <set_output+0x428>
 8001d9e:	e0e9      	b.n	8001f74 <set_output+0x574>
								{// type of output
									case (ONE_OF_N):					// 1 of n controlled display
										if (virt [IO_SUB_FUNC] == outpar [i][IO_FLOOR])
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	3301      	adds	r3, #1
 8001da4:	781a      	ldrb	r2, [r3, #0]
 8001da6:	7bfb      	ldrb	r3, [r7, #15]
 8001da8:	4949      	ldr	r1, [pc, #292]	; (8001ed0 <set_output+0x4d0>)
 8001daa:	00db      	lsls	r3, r3, #3
 8001dac:	440b      	add	r3, r1
 8001dae:	78db      	ldrb	r3, [r3, #3]
 8001db0:	429a      	cmp	r2, r3
 8001db2:	d11b      	bne.n	8001dec <set_output+0x3ec>
											{
												bit_set (out[i/8], i%8);		// set physical output
 8001db4:	7bfb      	ldrb	r3, [r7, #15]
 8001db6:	08db      	lsrs	r3, r3, #3
 8001db8:	b2d8      	uxtb	r0, r3
 8001dba:	4602      	mov	r2, r0
 8001dbc:	4b45      	ldr	r3, [pc, #276]	; (8001ed4 <set_output+0x4d4>)
 8001dbe:	5c9b      	ldrb	r3, [r3, r2]
 8001dc0:	b2db      	uxtb	r3, r3
 8001dc2:	b25a      	sxtb	r2, r3
 8001dc4:	7bfb      	ldrb	r3, [r7, #15]
 8001dc6:	f003 0307 	and.w	r3, r3, #7
 8001dca:	2101      	movs	r1, #1
 8001dcc:	fa01 f303 	lsl.w	r3, r1, r3
 8001dd0:	b25b      	sxtb	r3, r3
 8001dd2:	4313      	orrs	r3, r2
 8001dd4:	b25b      	sxtb	r3, r3
 8001dd6:	4602      	mov	r2, r0
 8001dd8:	b2d9      	uxtb	r1, r3
 8001dda:	4b3e      	ldr	r3, [pc, #248]	; (8001ed4 <set_output+0x4d4>)
 8001ddc:	5499      	strb	r1, [r3, r2]
												outpar [i][IO_STATE] = 1;
 8001dde:	7bfb      	ldrb	r3, [r7, #15]
 8001de0:	4a3b      	ldr	r2, [pc, #236]	; (8001ed0 <set_output+0x4d0>)
 8001de2:	00db      	lsls	r3, r3, #3
 8001de4:	4413      	add	r3, r2
 8001de6:	2201      	movs	r2, #1
 8001de8:	715a      	strb	r2, [r3, #5]
					  				else
											{
							  				bit_reset (out[i/8], i%8);		// reset physical output
						  					outpar [i][IO_STATE] = 0;
											}
										break;
 8001dea:	e0c3      	b.n	8001f74 <set_output+0x574>
							  				bit_reset (out[i/8], i%8);		// reset physical output
 8001dec:	7bfb      	ldrb	r3, [r7, #15]
 8001dee:	08db      	lsrs	r3, r3, #3
 8001df0:	b2d8      	uxtb	r0, r3
 8001df2:	4602      	mov	r2, r0
 8001df4:	4b37      	ldr	r3, [pc, #220]	; (8001ed4 <set_output+0x4d4>)
 8001df6:	5c9b      	ldrb	r3, [r3, r2]
 8001df8:	b2db      	uxtb	r3, r3
 8001dfa:	b25a      	sxtb	r2, r3
 8001dfc:	7bfb      	ldrb	r3, [r7, #15]
 8001dfe:	f003 0307 	and.w	r3, r3, #7
 8001e02:	2101      	movs	r1, #1
 8001e04:	fa01 f303 	lsl.w	r3, r1, r3
 8001e08:	b25b      	sxtb	r3, r3
 8001e0a:	43db      	mvns	r3, r3
 8001e0c:	b25b      	sxtb	r3, r3
 8001e0e:	4013      	ands	r3, r2
 8001e10:	b25b      	sxtb	r3, r3
 8001e12:	4602      	mov	r2, r0
 8001e14:	b2d9      	uxtb	r1, r3
 8001e16:	4b2f      	ldr	r3, [pc, #188]	; (8001ed4 <set_output+0x4d4>)
 8001e18:	5499      	strb	r1, [r3, r2]
						  					outpar [i][IO_STATE] = 0;
 8001e1a:	7bfb      	ldrb	r3, [r7, #15]
 8001e1c:	4a2c      	ldr	r2, [pc, #176]	; (8001ed0 <set_output+0x4d0>)
 8001e1e:	00db      	lsls	r3, r3, #3
 8001e20:	4413      	add	r3, r2
 8001e22:	2200      	movs	r2, #0
 8001e24:	715a      	strb	r2, [r3, #5]
										break;
 8001e26:	e0a5      	b.n	8001f74 <set_output+0x574>

									case (BINARY):						// binary controlled display
										if ((virt [IO_SUB_FUNC] >> (outpar [i][IO_FLOOR] - 1)) & 0x01)
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	3301      	adds	r3, #1
 8001e2c:	781b      	ldrb	r3, [r3, #0]
 8001e2e:	4619      	mov	r1, r3
 8001e30:	7bfb      	ldrb	r3, [r7, #15]
 8001e32:	4a27      	ldr	r2, [pc, #156]	; (8001ed0 <set_output+0x4d0>)
 8001e34:	00db      	lsls	r3, r3, #3
 8001e36:	4413      	add	r3, r2
 8001e38:	78db      	ldrb	r3, [r3, #3]
 8001e3a:	3b01      	subs	r3, #1
 8001e3c:	fa41 f303 	asr.w	r3, r1, r3
 8001e40:	f003 0301 	and.w	r3, r3, #1
 8001e44:	2b00      	cmp	r3, #0
 8001e46:	d01c      	beq.n	8001e82 <set_output+0x482>
											{
												bit_set (out[i/8], i&8);			// set physical output
 8001e48:	7bfb      	ldrb	r3, [r7, #15]
 8001e4a:	08db      	lsrs	r3, r3, #3
 8001e4c:	b2d8      	uxtb	r0, r3
 8001e4e:	4602      	mov	r2, r0
 8001e50:	4b20      	ldr	r3, [pc, #128]	; (8001ed4 <set_output+0x4d4>)
 8001e52:	5c9b      	ldrb	r3, [r3, r2]
 8001e54:	b2db      	uxtb	r3, r3
 8001e56:	b25a      	sxtb	r2, r3
 8001e58:	7bfb      	ldrb	r3, [r7, #15]
 8001e5a:	2101      	movs	r1, #1
 8001e5c:	fa01 f303 	lsl.w	r3, r1, r3
 8001e60:	b25b      	sxtb	r3, r3
 8001e62:	f003 0308 	and.w	r3, r3, #8
 8001e66:	b25b      	sxtb	r3, r3
 8001e68:	4313      	orrs	r3, r2
 8001e6a:	b25b      	sxtb	r3, r3
 8001e6c:	4602      	mov	r2, r0
 8001e6e:	b2d9      	uxtb	r1, r3
 8001e70:	4b18      	ldr	r3, [pc, #96]	; (8001ed4 <set_output+0x4d4>)
 8001e72:	5499      	strb	r1, [r3, r2]
					 							outpar [i][IO_STATE] = 1;
 8001e74:	7bfb      	ldrb	r3, [r7, #15]
 8001e76:	4a16      	ldr	r2, [pc, #88]	; (8001ed0 <set_output+0x4d0>)
 8001e78:	00db      	lsls	r3, r3, #3
 8001e7a:	4413      	add	r3, r2
 8001e7c:	2201      	movs	r2, #1
 8001e7e:	715a      	strb	r2, [r3, #5]
					  				else
											{
							  				bit_reset (out[i/8], i%8);			// reset physical output
						  					outpar [i][IO_STATE] = 0;
											}
										break;
 8001e80:	e078      	b.n	8001f74 <set_output+0x574>
							  				bit_reset (out[i/8], i%8);			// reset physical output
 8001e82:	7bfb      	ldrb	r3, [r7, #15]
 8001e84:	08db      	lsrs	r3, r3, #3
 8001e86:	b2d8      	uxtb	r0, r3
 8001e88:	4602      	mov	r2, r0
 8001e8a:	4b12      	ldr	r3, [pc, #72]	; (8001ed4 <set_output+0x4d4>)
 8001e8c:	5c9b      	ldrb	r3, [r3, r2]
 8001e8e:	b2db      	uxtb	r3, r3
 8001e90:	b25a      	sxtb	r2, r3
 8001e92:	7bfb      	ldrb	r3, [r7, #15]
 8001e94:	f003 0307 	and.w	r3, r3, #7
 8001e98:	2101      	movs	r1, #1
 8001e9a:	fa01 f303 	lsl.w	r3, r1, r3
 8001e9e:	b25b      	sxtb	r3, r3
 8001ea0:	43db      	mvns	r3, r3
 8001ea2:	b25b      	sxtb	r3, r3
 8001ea4:	4013      	ands	r3, r2
 8001ea6:	b25b      	sxtb	r3, r3
 8001ea8:	4602      	mov	r2, r0
 8001eaa:	b2d9      	uxtb	r1, r3
 8001eac:	4b09      	ldr	r3, [pc, #36]	; (8001ed4 <set_output+0x4d4>)
 8001eae:	5499      	strb	r1, [r3, r2]
						  					outpar [i][IO_STATE] = 0;
 8001eb0:	7bfb      	ldrb	r3, [r7, #15]
 8001eb2:	4a07      	ldr	r2, [pc, #28]	; (8001ed0 <set_output+0x4d0>)
 8001eb4:	00db      	lsls	r3, r3, #3
 8001eb6:	4413      	add	r3, r2
 8001eb8:	2200      	movs	r2, #0
 8001eba:	715a      	strb	r2, [r3, #5]
										break;
 8001ebc:	e05a      	b.n	8001f74 <set_output+0x574>
 8001ebe:	bf00      	nop
 8001ec0:	200009a8 	.word	0x200009a8
 8001ec4:	20000364 	.word	0x20000364
 8001ec8:	20000204 	.word	0x20000204
 8001ecc:	0801fc00 	.word	0x0801fc00
 8001ed0:	2000060c 	.word	0x2000060c
 8001ed4:	200001ec 	.word	0x200001ec

									case (GRAY):						// gray code controlled display
										if ((graycode [virt [IO_SUB_FUNC]] >> (outpar [i][IO_FLOOR] - 1)) & 0x01)
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	3301      	adds	r3, #1
 8001edc:	781b      	ldrb	r3, [r3, #0]
 8001ede:	461a      	mov	r2, r3
 8001ee0:	4ba2      	ldr	r3, [pc, #648]	; (800216c <set_output+0x76c>)
 8001ee2:	5c9b      	ldrb	r3, [r3, r2]
 8001ee4:	4619      	mov	r1, r3
 8001ee6:	7bfb      	ldrb	r3, [r7, #15]
 8001ee8:	4aa1      	ldr	r2, [pc, #644]	; (8002170 <set_output+0x770>)
 8001eea:	00db      	lsls	r3, r3, #3
 8001eec:	4413      	add	r3, r2
 8001eee:	78db      	ldrb	r3, [r3, #3]
 8001ef0:	3b01      	subs	r3, #1
 8001ef2:	fa41 f303 	asr.w	r3, r1, r3
 8001ef6:	f003 0301 	and.w	r3, r3, #1
 8001efa:	2b00      	cmp	r3, #0
 8001efc:	d01b      	beq.n	8001f36 <set_output+0x536>
											{
												bit_set (out[i/8], i%8);			// set physical output
 8001efe:	7bfb      	ldrb	r3, [r7, #15]
 8001f00:	08db      	lsrs	r3, r3, #3
 8001f02:	b2d8      	uxtb	r0, r3
 8001f04:	4602      	mov	r2, r0
 8001f06:	4b9b      	ldr	r3, [pc, #620]	; (8002174 <set_output+0x774>)
 8001f08:	5c9b      	ldrb	r3, [r3, r2]
 8001f0a:	b2db      	uxtb	r3, r3
 8001f0c:	b25a      	sxtb	r2, r3
 8001f0e:	7bfb      	ldrb	r3, [r7, #15]
 8001f10:	f003 0307 	and.w	r3, r3, #7
 8001f14:	2101      	movs	r1, #1
 8001f16:	fa01 f303 	lsl.w	r3, r1, r3
 8001f1a:	b25b      	sxtb	r3, r3
 8001f1c:	4313      	orrs	r3, r2
 8001f1e:	b25b      	sxtb	r3, r3
 8001f20:	4602      	mov	r2, r0
 8001f22:	b2d9      	uxtb	r1, r3
 8001f24:	4b93      	ldr	r3, [pc, #588]	; (8002174 <set_output+0x774>)
 8001f26:	5499      	strb	r1, [r3, r2]
												outpar [i][IO_STATE] = 1;
 8001f28:	7bfb      	ldrb	r3, [r7, #15]
 8001f2a:	4a91      	ldr	r2, [pc, #580]	; (8002170 <set_output+0x770>)
 8001f2c:	00db      	lsls	r3, r3, #3
 8001f2e:	4413      	add	r3, r2
 8001f30:	2201      	movs	r2, #1
 8001f32:	715a      	strb	r2, [r3, #5]
						  			else
											{
							  				bit_reset (out[i/8], i%8);			// reset physical output
						  					outpar [i][IO_STATE] = 0;
											}
										break;
 8001f34:	e01e      	b.n	8001f74 <set_output+0x574>
							  				bit_reset (out[i/8], i%8);			// reset physical output
 8001f36:	7bfb      	ldrb	r3, [r7, #15]
 8001f38:	08db      	lsrs	r3, r3, #3
 8001f3a:	b2d8      	uxtb	r0, r3
 8001f3c:	4602      	mov	r2, r0
 8001f3e:	4b8d      	ldr	r3, [pc, #564]	; (8002174 <set_output+0x774>)
 8001f40:	5c9b      	ldrb	r3, [r3, r2]
 8001f42:	b2db      	uxtb	r3, r3
 8001f44:	b25a      	sxtb	r2, r3
 8001f46:	7bfb      	ldrb	r3, [r7, #15]
 8001f48:	f003 0307 	and.w	r3, r3, #7
 8001f4c:	2101      	movs	r1, #1
 8001f4e:	fa01 f303 	lsl.w	r3, r1, r3
 8001f52:	b25b      	sxtb	r3, r3
 8001f54:	43db      	mvns	r3, r3
 8001f56:	b25b      	sxtb	r3, r3
 8001f58:	4013      	ands	r3, r2
 8001f5a:	b25b      	sxtb	r3, r3
 8001f5c:	4602      	mov	r2, r0
 8001f5e:	b2d9      	uxtb	r1, r3
 8001f60:	4b84      	ldr	r3, [pc, #528]	; (8002174 <set_output+0x774>)
 8001f62:	5499      	strb	r1, [r3, r2]
						  					outpar [i][IO_STATE] = 0;
 8001f64:	7bfb      	ldrb	r3, [r7, #15]
 8001f66:	4a82      	ldr	r2, [pc, #520]	; (8002170 <set_output+0x770>)
 8001f68:	00db      	lsls	r3, r3, #3
 8001f6a:	4413      	add	r3, r2
 8001f6c:	2200      	movs	r2, #0
 8001f6e:	715a      	strb	r2, [r3, #5]
										break;
 8001f70:	e000      	b.n	8001f74 <set_output+0x574>
								}
						}
 8001f72:	bf00      	nop
			for (i = 0; i < mInOut_Number; i++)
 8001f74:	7bfb      	ldrb	r3, [r7, #15]
 8001f76:	3301      	adds	r3, #1
 8001f78:	73fb      	strb	r3, [r7, #15]
 8001f7a:	4b7f      	ldr	r3, [pc, #508]	; (8002178 <set_output+0x778>)
 8001f7c:	781b      	ldrb	r3, [r3, #0]
 8001f7e:	7bfa      	ldrb	r2, [r7, #15]
 8001f80:	429a      	cmp	r2, r3
 8001f82:	f4ff aee3 	bcc.w	8001d4c <set_output+0x34c>
 8001f86:	f000 bd01 	b.w	800298c <set_output+0xf8c>
				}
		}
	else if ((iotype == DIRECTION_IND) && (virt [IO_LIFT] == disp_lift))
 8001f8a:	7b7b      	ldrb	r3, [r7, #13]
 8001f8c:	2b42      	cmp	r3, #66	; 0x42
 8001f8e:	d144      	bne.n	800201a <set_output+0x61a>
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	3302      	adds	r3, #2
 8001f94:	781a      	ldrb	r2, [r3, #0]
 8001f96:	4b79      	ldr	r3, [pc, #484]	; (800217c <set_output+0x77c>)
 8001f98:	781b      	ldrb	r3, [r3, #0]
 8001f9a:	429a      	cmp	r2, r3
 8001f9c:	d13d      	bne.n	800201a <set_output+0x61a>
		{//�����
			if (!virt [IO_STATE] & 0x01)
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	3305      	adds	r3, #5
 8001fa2:	781b      	ldrb	r3, [r3, #0]
 8001fa4:	2b00      	cmp	r3, #0
 8001fa6:	d108      	bne.n	8001fba <set_output+0x5ba>
				display[BUF_ARROW] &= 0xF0;
 8001fa8:	4b75      	ldr	r3, [pc, #468]	; (8002180 <set_output+0x780>)
 8001faa:	789b      	ldrb	r3, [r3, #2]
 8001fac:	b2db      	uxtb	r3, r3
 8001fae:	f023 030f 	bic.w	r3, r3, #15
 8001fb2:	b2da      	uxtb	r2, r3
 8001fb4:	4b72      	ldr	r3, [pc, #456]	; (8002180 <set_output+0x780>)
 8001fb6:	709a      	strb	r2, [r3, #2]
 8001fb8:	e01d      	b.n	8001ff6 <set_output+0x5f6>
			else
				display[BUF_ARROW] = (display[BUF_ARROW] & 0xF0) | ((virt [IO_SUB_FUNC] & 0x03) | ((virt [IO_SUB_FUNC] >> 2) & 0x0C));
 8001fba:	4b71      	ldr	r3, [pc, #452]	; (8002180 <set_output+0x780>)
 8001fbc:	789b      	ldrb	r3, [r3, #2]
 8001fbe:	b2db      	uxtb	r3, r3
 8001fc0:	b25b      	sxtb	r3, r3
 8001fc2:	f023 030f 	bic.w	r3, r3, #15
 8001fc6:	b25a      	sxtb	r2, r3
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	3301      	adds	r3, #1
 8001fcc:	781b      	ldrb	r3, [r3, #0]
 8001fce:	b25b      	sxtb	r3, r3
 8001fd0:	f003 0303 	and.w	r3, r3, #3
 8001fd4:	b259      	sxtb	r1, r3
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	3301      	adds	r3, #1
 8001fda:	781b      	ldrb	r3, [r3, #0]
 8001fdc:	089b      	lsrs	r3, r3, #2
 8001fde:	b2db      	uxtb	r3, r3
 8001fe0:	b25b      	sxtb	r3, r3
 8001fe2:	f003 030c 	and.w	r3, r3, #12
 8001fe6:	b25b      	sxtb	r3, r3
 8001fe8:	430b      	orrs	r3, r1
 8001fea:	b25b      	sxtb	r3, r3
 8001fec:	4313      	orrs	r3, r2
 8001fee:	b25b      	sxtb	r3, r3
 8001ff0:	b2da      	uxtb	r2, r3
 8001ff2:	4b63      	ldr	r3, [pc, #396]	; (8002180 <set_output+0x780>)
 8001ff4:	709a      	strb	r2, [r3, #2]
			if ((display[BUF_ARROW] & 0x03) > 2)
 8001ff6:	4b62      	ldr	r3, [pc, #392]	; (8002180 <set_output+0x780>)
 8001ff8:	789b      	ldrb	r3, [r3, #2]
 8001ffa:	b2db      	uxtb	r3, r3
 8001ffc:	f003 0303 	and.w	r3, r3, #3
 8002000:	2b02      	cmp	r3, #2
 8002002:	f340 84c3 	ble.w	800298c <set_output+0xf8c>
				display[BUF_ARROW] &= 0xF0;
 8002006:	4b5e      	ldr	r3, [pc, #376]	; (8002180 <set_output+0x780>)
 8002008:	789b      	ldrb	r3, [r3, #2]
 800200a:	b2db      	uxtb	r3, r3
 800200c:	f023 030f 	bic.w	r3, r3, #15
 8002010:	b2da      	uxtb	r2, r3
 8002012:	4b5b      	ldr	r3, [pc, #364]	; (8002180 <set_output+0x780>)
 8002014:	709a      	strb	r2, [r3, #2]
			if ((display[BUF_ARROW] & 0x03) > 2)
 8002016:	f000 bcb9 	b.w	800298c <set_output+0xf8c>
		}
	else if((iotype == LIGHT_FUNC) &&
 800201a:	7b7b      	ldrb	r3, [r7, #13]
 800201c:	2b49      	cmp	r3, #73	; 0x49
 800201e:	f040 80d8 	bne.w	80021d2 <set_output+0x7d2>
			(sub & (HALL_LANTERN_UP | HALL_LANTERN_DN | DIRECTION_IND_UP | DIRECTION_IND_DN)))
 8002022:	7bbb      	ldrb	r3, [r7, #14]
 8002024:	f003 030f 	and.w	r3, r3, #15
	else if((iotype == LIGHT_FUNC) &&
 8002028:	2b00      	cmp	r3, #0
 800202a:	f000 80d2 	beq.w	80021d2 <set_output+0x7d2>
		{			
			for (i = 0; i < mInOut_Number; i++)
 800202e:	2300      	movs	r3, #0
 8002030:	73fb      	strb	r3, [r7, #15]
 8002032:	e0c7      	b.n	80021c4 <set_output+0x7c4>
				{// search output parameter list
					if ((virt [IO_BASIC_FUNC] == outpar [i][IO_BASIC_FUNC]) &&
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	781a      	ldrb	r2, [r3, #0]
 8002038:	7bfb      	ldrb	r3, [r7, #15]
 800203a:	494d      	ldr	r1, [pc, #308]	; (8002170 <set_output+0x770>)
 800203c:	f811 3033 	ldrb.w	r3, [r1, r3, lsl #3]
 8002040:	429a      	cmp	r2, r3
 8002042:	f040 80bc 	bne.w	80021be <set_output+0x7be>
							(virt [IO_LIFT]  	  == outpar [i][IO_LIFT]) &&
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	3302      	adds	r3, #2
 800204a:	781a      	ldrb	r2, [r3, #0]
 800204c:	7bfb      	ldrb	r3, [r7, #15]
 800204e:	4948      	ldr	r1, [pc, #288]	; (8002170 <set_output+0x770>)
 8002050:	00db      	lsls	r3, r3, #3
 8002052:	440b      	add	r3, r1
 8002054:	789b      	ldrb	r3, [r3, #2]
					if ((virt [IO_BASIC_FUNC] == outpar [i][IO_BASIC_FUNC]) &&
 8002056:	429a      	cmp	r2, r3
 8002058:	f040 80b1 	bne.w	80021be <set_output+0x7be>
							(outpar [i][IO_ENABLE] == ENABLE))
 800205c:	7bfb      	ldrb	r3, [r7, #15]
 800205e:	4a44      	ldr	r2, [pc, #272]	; (8002170 <set_output+0x770>)
 8002060:	00db      	lsls	r3, r3, #3
 8002062:	4413      	add	r3, r2
 8002064:	799b      	ldrb	r3, [r3, #6]
							(virt [IO_LIFT]  	  == outpar [i][IO_LIFT]) &&
 8002066:	2b01      	cmp	r3, #1
 8002068:	f040 80a9 	bne.w	80021be <set_output+0x7be>
						{
							if (((virt [IO_SUB_FUNC]   & outpar [i][IO_SUB_FUNC] & 0x0F) || (!outpar [i][IO_SUB_FUNC])) &&
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	3301      	adds	r3, #1
 8002070:	781a      	ldrb	r2, [r3, #0]
 8002072:	7bfb      	ldrb	r3, [r7, #15]
 8002074:	493e      	ldr	r1, [pc, #248]	; (8002170 <set_output+0x770>)
 8002076:	00db      	lsls	r3, r3, #3
 8002078:	440b      	add	r3, r1
 800207a:	785b      	ldrb	r3, [r3, #1]
 800207c:	4013      	ands	r3, r2
 800207e:	b2db      	uxtb	r3, r3
 8002080:	f003 030f 	and.w	r3, r3, #15
 8002084:	2b00      	cmp	r3, #0
 8002086:	d106      	bne.n	8002096 <set_output+0x696>
 8002088:	7bfb      	ldrb	r3, [r7, #15]
 800208a:	4a39      	ldr	r2, [pc, #228]	; (8002170 <set_output+0x770>)
 800208c:	00db      	lsls	r3, r3, #3
 800208e:	4413      	add	r3, r2
 8002090:	785b      	ldrb	r3, [r3, #1]
 8002092:	2b00      	cmp	r3, #0
 8002094:	d176      	bne.n	8002184 <set_output+0x784>
								  ((virt [IO_FLOOR] == outpar [i][IO_FLOOR]) || (virt [IO_FLOOR] == 0xFF) || (!outpar [i][IO_FLOOR])) &&
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	3303      	adds	r3, #3
 800209a:	781a      	ldrb	r2, [r3, #0]
 800209c:	7bfb      	ldrb	r3, [r7, #15]
 800209e:	4934      	ldr	r1, [pc, #208]	; (8002170 <set_output+0x770>)
 80020a0:	00db      	lsls	r3, r3, #3
 80020a2:	440b      	add	r3, r1
 80020a4:	78db      	ldrb	r3, [r3, #3]
							if (((virt [IO_SUB_FUNC]   & outpar [i][IO_SUB_FUNC] & 0x0F) || (!outpar [i][IO_SUB_FUNC])) &&
 80020a6:	429a      	cmp	r2, r3
 80020a8:	d00b      	beq.n	80020c2 <set_output+0x6c2>
								  ((virt [IO_FLOOR] == outpar [i][IO_FLOOR]) || (virt [IO_FLOOR] == 0xFF) || (!outpar [i][IO_FLOOR])) &&
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	3303      	adds	r3, #3
 80020ae:	781b      	ldrb	r3, [r3, #0]
 80020b0:	2bff      	cmp	r3, #255	; 0xff
 80020b2:	d006      	beq.n	80020c2 <set_output+0x6c2>
 80020b4:	7bfb      	ldrb	r3, [r7, #15]
 80020b6:	4a2e      	ldr	r2, [pc, #184]	; (8002170 <set_output+0x770>)
 80020b8:	00db      	lsls	r3, r3, #3
 80020ba:	4413      	add	r3, r2
 80020bc:	78db      	ldrb	r3, [r3, #3]
 80020be:	2b00      	cmp	r3, #0
 80020c0:	d160      	bne.n	8002184 <set_output+0x784>
								  ((virt [IO_DOOR]   & outpar [i][IO_DOOR]) || (!outpar [i][IO_DOOR])))
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	3304      	adds	r3, #4
 80020c6:	781a      	ldrb	r2, [r3, #0]
 80020c8:	7bfb      	ldrb	r3, [r7, #15]
 80020ca:	4929      	ldr	r1, [pc, #164]	; (8002170 <set_output+0x770>)
 80020cc:	00db      	lsls	r3, r3, #3
 80020ce:	440b      	add	r3, r1
 80020d0:	791b      	ldrb	r3, [r3, #4]
 80020d2:	4013      	ands	r3, r2
 80020d4:	b2db      	uxtb	r3, r3
								  ((virt [IO_FLOOR] == outpar [i][IO_FLOOR]) || (virt [IO_FLOOR] == 0xFF) || (!outpar [i][IO_FLOOR])) &&
 80020d6:	2b00      	cmp	r3, #0
 80020d8:	d106      	bne.n	80020e8 <set_output+0x6e8>
								  ((virt [IO_DOOR]   & outpar [i][IO_DOOR]) || (!outpar [i][IO_DOOR])))
 80020da:	7bfb      	ldrb	r3, [r7, #15]
 80020dc:	4a24      	ldr	r2, [pc, #144]	; (8002170 <set_output+0x770>)
 80020de:	00db      	lsls	r3, r3, #3
 80020e0:	4413      	add	r3, r2
 80020e2:	791b      	ldrb	r3, [r3, #4]
 80020e4:	2b00      	cmp	r3, #0
 80020e6:	d14d      	bne.n	8002184 <set_output+0x784>
								{
									if (virt [IO_STATE] & 0x01)
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	3305      	adds	r3, #5
 80020ec:	781b      	ldrb	r3, [r3, #0]
 80020ee:	f003 0301 	and.w	r3, r3, #1
 80020f2:	2b00      	cmp	r3, #0
 80020f4:	d01b      	beq.n	800212e <set_output+0x72e>
										{
											bit_set (out[i/8], i % 8);							//set physical output
 80020f6:	7bfb      	ldrb	r3, [r7, #15]
 80020f8:	08db      	lsrs	r3, r3, #3
 80020fa:	b2d8      	uxtb	r0, r3
 80020fc:	4602      	mov	r2, r0
 80020fe:	4b1d      	ldr	r3, [pc, #116]	; (8002174 <set_output+0x774>)
 8002100:	5c9b      	ldrb	r3, [r3, r2]
 8002102:	b2db      	uxtb	r3, r3
 8002104:	b25a      	sxtb	r2, r3
 8002106:	7bfb      	ldrb	r3, [r7, #15]
 8002108:	f003 0307 	and.w	r3, r3, #7
 800210c:	2101      	movs	r1, #1
 800210e:	fa01 f303 	lsl.w	r3, r1, r3
 8002112:	b25b      	sxtb	r3, r3
 8002114:	4313      	orrs	r3, r2
 8002116:	b25b      	sxtb	r3, r3
 8002118:	4602      	mov	r2, r0
 800211a:	b2d9      	uxtb	r1, r3
 800211c:	4b15      	ldr	r3, [pc, #84]	; (8002174 <set_output+0x774>)
 800211e:	5499      	strb	r1, [r3, r2]
					  		 			outpar [i][IO_STATE] = 1;
 8002120:	7bfb      	ldrb	r3, [r7, #15]
 8002122:	4a13      	ldr	r2, [pc, #76]	; (8002170 <set_output+0x770>)
 8002124:	00db      	lsls	r3, r3, #3
 8002126:	4413      	add	r3, r2
 8002128:	2201      	movs	r2, #1
 800212a:	715a      	strb	r2, [r3, #5]
									if (virt [IO_STATE] & 0x01)
 800212c:	e047      	b.n	80021be <set_output+0x7be>
										}
									else
										{
											bit_reset (out[i/8], i % 8);						//reset physical output
 800212e:	7bfb      	ldrb	r3, [r7, #15]
 8002130:	08db      	lsrs	r3, r3, #3
 8002132:	b2d8      	uxtb	r0, r3
 8002134:	4602      	mov	r2, r0
 8002136:	4b0f      	ldr	r3, [pc, #60]	; (8002174 <set_output+0x774>)
 8002138:	5c9b      	ldrb	r3, [r3, r2]
 800213a:	b2db      	uxtb	r3, r3
 800213c:	b25a      	sxtb	r2, r3
 800213e:	7bfb      	ldrb	r3, [r7, #15]
 8002140:	f003 0307 	and.w	r3, r3, #7
 8002144:	2101      	movs	r1, #1
 8002146:	fa01 f303 	lsl.w	r3, r1, r3
 800214a:	b25b      	sxtb	r3, r3
 800214c:	43db      	mvns	r3, r3
 800214e:	b25b      	sxtb	r3, r3
 8002150:	4013      	ands	r3, r2
 8002152:	b25b      	sxtb	r3, r3
 8002154:	4602      	mov	r2, r0
 8002156:	b2d9      	uxtb	r1, r3
 8002158:	4b06      	ldr	r3, [pc, #24]	; (8002174 <set_output+0x774>)
 800215a:	5499      	strb	r1, [r3, r2]
					    				outpar [i][IO_STATE] = 0;
 800215c:	7bfb      	ldrb	r3, [r7, #15]
 800215e:	4a04      	ldr	r2, [pc, #16]	; (8002170 <set_output+0x770>)
 8002160:	00db      	lsls	r3, r3, #3
 8002162:	4413      	add	r3, r2
 8002164:	2200      	movs	r2, #0
 8002166:	715a      	strb	r2, [r3, #5]
									if (virt [IO_STATE] & 0x01)
 8002168:	e029      	b.n	80021be <set_output+0x7be>
 800216a:	bf00      	nop
 800216c:	08007bc0 	.word	0x08007bc0
 8002170:	2000060c 	.word	0x2000060c
 8002174:	200001ec 	.word	0x200001ec
 8002178:	20000180 	.word	0x20000180
 800217c:	200009a8 	.word	0x200009a8
 8002180:	20000364 	.word	0x20000364
										}
							 	}
							else
								{// reset all not matching indications
									bit_reset (out[i/8], i % 8);								//reset physical output
 8002184:	7bfb      	ldrb	r3, [r7, #15]
 8002186:	08db      	lsrs	r3, r3, #3
 8002188:	b2d8      	uxtb	r0, r3
 800218a:	4602      	mov	r2, r0
 800218c:	4b84      	ldr	r3, [pc, #528]	; (80023a0 <set_output+0x9a0>)
 800218e:	5c9b      	ldrb	r3, [r3, r2]
 8002190:	b2db      	uxtb	r3, r3
 8002192:	b25a      	sxtb	r2, r3
 8002194:	7bfb      	ldrb	r3, [r7, #15]
 8002196:	f003 0307 	and.w	r3, r3, #7
 800219a:	2101      	movs	r1, #1
 800219c:	fa01 f303 	lsl.w	r3, r1, r3
 80021a0:	b25b      	sxtb	r3, r3
 80021a2:	43db      	mvns	r3, r3
 80021a4:	b25b      	sxtb	r3, r3
 80021a6:	4013      	ands	r3, r2
 80021a8:	b25b      	sxtb	r3, r3
 80021aa:	4602      	mov	r2, r0
 80021ac:	b2d9      	uxtb	r1, r3
 80021ae:	4b7c      	ldr	r3, [pc, #496]	; (80023a0 <set_output+0x9a0>)
 80021b0:	5499      	strb	r1, [r3, r2]
									outpar [i][IO_STATE] = 0;
 80021b2:	7bfb      	ldrb	r3, [r7, #15]
 80021b4:	4a7b      	ldr	r2, [pc, #492]	; (80023a4 <set_output+0x9a4>)
 80021b6:	00db      	lsls	r3, r3, #3
 80021b8:	4413      	add	r3, r2
 80021ba:	2200      	movs	r2, #0
 80021bc:	715a      	strb	r2, [r3, #5]
			for (i = 0; i < mInOut_Number; i++)
 80021be:	7bfb      	ldrb	r3, [r7, #15]
 80021c0:	3301      	adds	r3, #1
 80021c2:	73fb      	strb	r3, [r7, #15]
 80021c4:	4b78      	ldr	r3, [pc, #480]	; (80023a8 <set_output+0x9a8>)
 80021c6:	781b      	ldrb	r3, [r3, #0]
 80021c8:	7bfa      	ldrb	r2, [r7, #15]
 80021ca:	429a      	cmp	r2, r3
 80021cc:	f4ff af32 	bcc.w	8002034 <set_output+0x634>
	else if((iotype == LIGHT_FUNC) &&
 80021d0:	e3dc      	b.n	800298c <set_output+0xf8c>
								}
						}
				}
		}
	else if (iotype == SPEAKER_BUZ)
 80021d2:	7b7b      	ldrb	r3, [r7, #13]
 80021d4:	2b4c      	cmp	r3, #76	; 0x4c
 80021d6:	d153      	bne.n	8002280 <set_output+0x880>
		{//��վ��
			switch(sub)
 80021d8:	7bbb      	ldrb	r3, [r7, #14]
 80021da:	2b10      	cmp	r3, #16
 80021dc:	d01c      	beq.n	8002218 <set_output+0x818>
 80021de:	2b10      	cmp	r3, #16
 80021e0:	f300 83d4 	bgt.w	800298c <set_output+0xf8c>
 80021e4:	2b04      	cmp	r3, #4
 80021e6:	d002      	beq.n	80021ee <set_output+0x7ee>
 80021e8:	2b08      	cmp	r3, #8
 80021ea:	f040 83cf 	bne.w	800298c <set_output+0xf8c>
				{
					case BUZZER_FIRE:
					case BUZZER_LEVELING:						
						if(virt[IO_STATE])					
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	3305      	adds	r3, #5
 80021f2:	781b      	ldrb	r3, [r3, #0]
 80021f4:	2b00      	cmp	r3, #0
 80021f6:	d007      	beq.n	8002208 <set_output+0x808>
							buzzer |= BUZ_WORKING;
 80021f8:	4b6c      	ldr	r3, [pc, #432]	; (80023ac <set_output+0x9ac>)
 80021fa:	781b      	ldrb	r3, [r3, #0]
 80021fc:	f043 0301 	orr.w	r3, r3, #1
 8002200:	b2da      	uxtb	r2, r3
 8002202:	4b6a      	ldr	r3, [pc, #424]	; (80023ac <set_output+0x9ac>)
 8002204:	701a      	strb	r2, [r3, #0]
						else
							buzzer &= ~BUZ_WORKING;
						break;
 8002206:	e3c1      	b.n	800298c <set_output+0xf8c>
							buzzer &= ~BUZ_WORKING;
 8002208:	4b68      	ldr	r3, [pc, #416]	; (80023ac <set_output+0x9ac>)
 800220a:	781b      	ldrb	r3, [r3, #0]
 800220c:	f023 0301 	bic.w	r3, r3, #1
 8002210:	b2da      	uxtb	r2, r3
 8002212:	4b66      	ldr	r3, [pc, #408]	; (80023ac <set_output+0x9ac>)
 8002214:	701a      	strb	r2, [r3, #0]
						break;
 8002216:	e3b9      	b.n	800298c <set_output+0xf8c>

					case BUZZER_NORMAL:
						if(virt[IO_STATE])		
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	3305      	adds	r3, #5
 800221c:	781b      	ldrb	r3, [r3, #0]
 800221e:	2b00      	cmp	r3, #0
 8002220:	d026      	beq.n	8002270 <set_output+0x870>
							{
								if(virt[IO_DOOR] & BIT_0)
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	3304      	adds	r3, #4
 8002226:	781b      	ldrb	r3, [r3, #0]
 8002228:	f003 0301 	and.w	r3, r3, #1
 800222c:	2b00      	cmp	r3, #0
 800222e:	d01b      	beq.n	8002268 <set_output+0x868>
									{
										buzzer |= (BUZ_WORKING | BUZ_PULSE);
 8002230:	4b5e      	ldr	r3, [pc, #376]	; (80023ac <set_output+0x9ac>)
 8002232:	781b      	ldrb	r3, [r3, #0]
 8002234:	f043 0303 	orr.w	r3, r3, #3
 8002238:	b2da      	uxtb	r2, r3
 800223a:	4b5c      	ldr	r3, [pc, #368]	; (80023ac <set_output+0x9ac>)
 800223c:	701a      	strb	r2, [r3, #0]
										bFunc.buz_state = true;
 800223e:	4a5c      	ldr	r2, [pc, #368]	; (80023b0 <set_output+0x9b0>)
 8002240:	7813      	ldrb	r3, [r2, #0]
 8002242:	f043 0302 	orr.w	r3, r3, #2
 8002246:	7013      	strb	r3, [r2, #0]
										att_alarm_timer = virt[IO_FLOOR];
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	78da      	ldrb	r2, [r3, #3]
 800224c:	4b59      	ldr	r3, [pc, #356]	; (80023b4 <set_output+0x9b4>)
 800224e:	701a      	strb	r2, [r3, #0]
										buz_alarm_timer = att_alarm_timer;
 8002250:	4b58      	ldr	r3, [pc, #352]	; (80023b4 <set_output+0x9b4>)
 8002252:	781a      	ldrb	r2, [r3, #0]
 8002254:	4b58      	ldr	r3, [pc, #352]	; (80023b8 <set_output+0x9b8>)
 8002256:	701a      	strb	r2, [r3, #0]
										buz_alarm_totaltimer = virt[IO_DOOR] >> 1;
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	3304      	adds	r3, #4
 800225c:	781b      	ldrb	r3, [r3, #0]
 800225e:	085b      	lsrs	r3, r3, #1
 8002260:	b2da      	uxtb	r2, r3
 8002262:	4b56      	ldr	r3, [pc, #344]	; (80023bc <set_output+0x9bc>)
 8002264:	701a      	strb	r2, [r3, #0]
									buzzer = BUZ_WORKING;
							}
						else
							buzzer &= ~(BUZ_WORKING | BUZ_PULSE);

						break;
 8002266:	e391      	b.n	800298c <set_output+0xf8c>
									buzzer = BUZ_WORKING;
 8002268:	4b50      	ldr	r3, [pc, #320]	; (80023ac <set_output+0x9ac>)
 800226a:	2201      	movs	r2, #1
 800226c:	701a      	strb	r2, [r3, #0]
						break;
 800226e:	e38d      	b.n	800298c <set_output+0xf8c>
							buzzer &= ~(BUZ_WORKING | BUZ_PULSE);
 8002270:	4b4e      	ldr	r3, [pc, #312]	; (80023ac <set_output+0x9ac>)
 8002272:	781b      	ldrb	r3, [r3, #0]
 8002274:	f023 0303 	bic.w	r3, r3, #3
 8002278:	b2da      	uxtb	r2, r3
 800227a:	4b4c      	ldr	r3, [pc, #304]	; (80023ac <set_output+0x9ac>)
 800227c:	701a      	strb	r2, [r3, #0]
						break;
 800227e:	e385      	b.n	800298c <set_output+0xf8c>
				}
		}
	else if (iotype == ARRIVAL_INDICATION)
 8002280:	7b7b      	ldrb	r3, [r7, #13]
 8002282:	2b44      	cmp	r3, #68	; 0x44
 8002284:	f040 809c 	bne.w	80023c0 <set_output+0x9c0>
		{//��վ��
			for (i = 0; i < mInOut_Number; i++)
 8002288:	2300      	movs	r3, #0
 800228a:	73fb      	strb	r3, [r7, #15]
 800228c:	e081      	b.n	8002392 <set_output+0x992>
				{// search output parameter list
					if (virt [IO_BASIC_FUNC] == outpar [i][IO_BASIC_FUNC])
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	781a      	ldrb	r2, [r3, #0]
 8002292:	7bfb      	ldrb	r3, [r7, #15]
 8002294:	4943      	ldr	r1, [pc, #268]	; (80023a4 <set_output+0x9a4>)
 8002296:	f811 3033 	ldrb.w	r3, [r1, r3, lsl #3]
 800229a:	429a      	cmp	r2, r3
 800229c:	d176      	bne.n	800238c <set_output+0x98c>
					if ((virt [IO_SUB_FUNC]   & outpar [i][IO_SUB_FUNC] & 0x03) || (!outpar [i][IO_SUB_FUNC]))
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	3301      	adds	r3, #1
 80022a2:	781a      	ldrb	r2, [r3, #0]
 80022a4:	7bfb      	ldrb	r3, [r7, #15]
 80022a6:	493f      	ldr	r1, [pc, #252]	; (80023a4 <set_output+0x9a4>)
 80022a8:	00db      	lsls	r3, r3, #3
 80022aa:	440b      	add	r3, r1
 80022ac:	785b      	ldrb	r3, [r3, #1]
 80022ae:	4013      	ands	r3, r2
 80022b0:	b2db      	uxtb	r3, r3
 80022b2:	f003 0303 	and.w	r3, r3, #3
 80022b6:	2b00      	cmp	r3, #0
 80022b8:	d106      	bne.n	80022c8 <set_output+0x8c8>
 80022ba:	7bfb      	ldrb	r3, [r7, #15]
 80022bc:	4a39      	ldr	r2, [pc, #228]	; (80023a4 <set_output+0x9a4>)
 80022be:	00db      	lsls	r3, r3, #3
 80022c0:	4413      	add	r3, r2
 80022c2:	785b      	ldrb	r3, [r3, #1]
 80022c4:	2b00      	cmp	r3, #0
 80022c6:	d161      	bne.n	800238c <set_output+0x98c>
					if ((virt [IO_FLOOR]     == outpar [i][IO_FLOOR]) || (virt [IO_FLOOR] == 0xFF) || (!outpar [i][IO_FLOOR]))
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	3303      	adds	r3, #3
 80022cc:	781a      	ldrb	r2, [r3, #0]
 80022ce:	7bfb      	ldrb	r3, [r7, #15]
 80022d0:	4934      	ldr	r1, [pc, #208]	; (80023a4 <set_output+0x9a4>)
 80022d2:	00db      	lsls	r3, r3, #3
 80022d4:	440b      	add	r3, r1
 80022d6:	78db      	ldrb	r3, [r3, #3]
 80022d8:	429a      	cmp	r2, r3
 80022da:	d00b      	beq.n	80022f4 <set_output+0x8f4>
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	3303      	adds	r3, #3
 80022e0:	781b      	ldrb	r3, [r3, #0]
 80022e2:	2bff      	cmp	r3, #255	; 0xff
 80022e4:	d006      	beq.n	80022f4 <set_output+0x8f4>
 80022e6:	7bfb      	ldrb	r3, [r7, #15]
 80022e8:	4a2e      	ldr	r2, [pc, #184]	; (80023a4 <set_output+0x9a4>)
 80022ea:	00db      	lsls	r3, r3, #3
 80022ec:	4413      	add	r3, r2
 80022ee:	78db      	ldrb	r3, [r3, #3]
 80022f0:	2b00      	cmp	r3, #0
 80022f2:	d14b      	bne.n	800238c <set_output+0x98c>
					if (virt [IO_LIFT]       == outpar [i][IO_LIFT])
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	3302      	adds	r3, #2
 80022f8:	781a      	ldrb	r2, [r3, #0]
 80022fa:	7bfb      	ldrb	r3, [r7, #15]
 80022fc:	4929      	ldr	r1, [pc, #164]	; (80023a4 <set_output+0x9a4>)
 80022fe:	00db      	lsls	r3, r3, #3
 8002300:	440b      	add	r3, r1
 8002302:	789b      	ldrb	r3, [r3, #2]
 8002304:	429a      	cmp	r2, r3
 8002306:	d141      	bne.n	800238c <set_output+0x98c>
					if ((virt [IO_DOOR]       & outpar [i][IO_DOOR]) || (!outpar [i][IO_DOOR]))
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	3304      	adds	r3, #4
 800230c:	781a      	ldrb	r2, [r3, #0]
 800230e:	7bfb      	ldrb	r3, [r7, #15]
 8002310:	4924      	ldr	r1, [pc, #144]	; (80023a4 <set_output+0x9a4>)
 8002312:	00db      	lsls	r3, r3, #3
 8002314:	440b      	add	r3, r1
 8002316:	791b      	ldrb	r3, [r3, #4]
 8002318:	4013      	ands	r3, r2
 800231a:	b2db      	uxtb	r3, r3
 800231c:	2b00      	cmp	r3, #0
 800231e:	d106      	bne.n	800232e <set_output+0x92e>
 8002320:	7bfb      	ldrb	r3, [r7, #15]
 8002322:	4a20      	ldr	r2, [pc, #128]	; (80023a4 <set_output+0x9a4>)
 8002324:	00db      	lsls	r3, r3, #3
 8002326:	4413      	add	r3, r2
 8002328:	791b      	ldrb	r3, [r3, #4]
 800232a:	2b00      	cmp	r3, #0
 800232c:	d12e      	bne.n	800238c <set_output+0x98c>
					if (outpar [i][IO_ENABLE] == ENABLE)
 800232e:	7bfb      	ldrb	r3, [r7, #15]
 8002330:	4a1c      	ldr	r2, [pc, #112]	; (80023a4 <set_output+0x9a4>)
 8002332:	00db      	lsls	r3, r3, #3
 8002334:	4413      	add	r3, r2
 8002336:	799b      	ldrb	r3, [r3, #6]
 8002338:	2b01      	cmp	r3, #1
 800233a:	d127      	bne.n	800238c <set_output+0x98c>
						{
							if (virt [IO_STATE] & 0x01)
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	3305      	adds	r3, #5
 8002340:	781b      	ldrb	r3, [r3, #0]
 8002342:	f003 0301 	and.w	r3, r3, #1
 8002346:	2b00      	cmp	r3, #0
 8002348:	d020      	beq.n	800238c <set_output+0x98c>
								{
									bit_set (out[i/8], i%8);							// set physical output
 800234a:	7bfb      	ldrb	r3, [r7, #15]
 800234c:	08db      	lsrs	r3, r3, #3
 800234e:	b2d8      	uxtb	r0, r3
 8002350:	4602      	mov	r2, r0
 8002352:	4b13      	ldr	r3, [pc, #76]	; (80023a0 <set_output+0x9a0>)
 8002354:	5c9b      	ldrb	r3, [r3, r2]
 8002356:	b2db      	uxtb	r3, r3
 8002358:	b25a      	sxtb	r2, r3
 800235a:	7bfb      	ldrb	r3, [r7, #15]
 800235c:	f003 0307 	and.w	r3, r3, #7
 8002360:	2101      	movs	r1, #1
 8002362:	fa01 f303 	lsl.w	r3, r1, r3
 8002366:	b25b      	sxtb	r3, r3
 8002368:	4313      	orrs	r3, r2
 800236a:	b25b      	sxtb	r3, r3
 800236c:	4602      	mov	r2, r0
 800236e:	b2d9      	uxtb	r1, r3
 8002370:	4b0b      	ldr	r3, [pc, #44]	; (80023a0 <set_output+0x9a0>)
 8002372:	5499      	strb	r1, [r3, r2]
									outpar [i][IO_ACK] = 20;			// set on timer 20 * 500 ms = 10 s	(��վ�Ƴ�����20s)
 8002374:	7bfb      	ldrb	r3, [r7, #15]
 8002376:	4a0b      	ldr	r2, [pc, #44]	; (80023a4 <set_output+0x9a4>)
 8002378:	00db      	lsls	r3, r3, #3
 800237a:	4413      	add	r3, r2
 800237c:	2214      	movs	r2, #20
 800237e:	71da      	strb	r2, [r3, #7]
									outpar [i][IO_STATE] = 1;
 8002380:	7bfb      	ldrb	r3, [r7, #15]
 8002382:	4a08      	ldr	r2, [pc, #32]	; (80023a4 <set_output+0x9a4>)
 8002384:	00db      	lsls	r3, r3, #3
 8002386:	4413      	add	r3, r2
 8002388:	2201      	movs	r2, #1
 800238a:	715a      	strb	r2, [r3, #5]
			for (i = 0; i < mInOut_Number; i++)
 800238c:	7bfb      	ldrb	r3, [r7, #15]
 800238e:	3301      	adds	r3, #1
 8002390:	73fb      	strb	r3, [r7, #15]
 8002392:	4b05      	ldr	r3, [pc, #20]	; (80023a8 <set_output+0x9a8>)
 8002394:	781b      	ldrb	r3, [r3, #0]
 8002396:	7bfa      	ldrb	r2, [r7, #15]
 8002398:	429a      	cmp	r2, r3
 800239a:	f4ff af78 	bcc.w	800228e <set_output+0x88e>
 800239e:	e2f5      	b.n	800298c <set_output+0xf8c>
 80023a0:	200001ec 	.word	0x200001ec
 80023a4:	2000060c 	.word	0x2000060c
 80023a8:	20000180 	.word	0x20000180
 80023ac:	200001e5 	.word	0x200001e5
 80023b0:	20000944 	.word	0x20000944
 80023b4:	200001f8 	.word	0x200001f8
 80023b8:	200001f9 	.word	0x200001f9
 80023bc:	200001fa 	.word	0x200001fa
								}
						}
				}
		}
	else if((iotype == SPECIAL_FUNC) || (iotype == FIRE_FUNCTION))
 80023c0:	7b7b      	ldrb	r3, [r7, #13]
 80023c2:	2b0e      	cmp	r3, #14
 80023c4:	d003      	beq.n	80023ce <set_output+0x9ce>
 80023c6:	7b7b      	ldrb	r3, [r7, #13]
 80023c8:	2b14      	cmp	r3, #20
 80023ca:	f040 8220 	bne.w	800280e <set_output+0xe0e>
		{//���⹦��
			switch(sub)
 80023ce:	7bbb      	ldrb	r3, [r7, #14]
 80023d0:	2b10      	cmp	r3, #16
 80023d2:	d061      	beq.n	8002498 <set_output+0xa98>
 80023d4:	2b10      	cmp	r3, #16
 80023d6:	f2c0 8139 	blt.w	800264c <set_output+0xc4c>
 80023da:	2bae      	cmp	r3, #174	; 0xae
 80023dc:	f300 8136 	bgt.w	800264c <set_output+0xc4c>
 80023e0:	2b86      	cmp	r3, #134	; 0x86
 80023e2:	f2c0 8133 	blt.w	800264c <set_output+0xc4c>
 80023e6:	3b86      	subs	r3, #134	; 0x86
 80023e8:	2b28      	cmp	r3, #40	; 0x28
 80023ea:	f200 812f 	bhi.w	800264c <set_output+0xc4c>
 80023ee:	a201      	add	r2, pc, #4	; (adr r2, 80023f4 <set_output+0x9f4>)
 80023f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80023f4:	0800261f 	.word	0x0800261f
 80023f8:	08002511 	.word	0x08002511
 80023fc:	08002567 	.word	0x08002567
 8002400:	0800264d 	.word	0x0800264d
 8002404:	0800264d 	.word	0x0800264d
 8002408:	0800264d 	.word	0x0800264d
 800240c:	0800264d 	.word	0x0800264d
 8002410:	0800264d 	.word	0x0800264d
 8002414:	0800264d 	.word	0x0800264d
 8002418:	08002567 	.word	0x08002567
 800241c:	08002567 	.word	0x08002567
 8002420:	0800264d 	.word	0x0800264d
 8002424:	0800264d 	.word	0x0800264d
 8002428:	0800264d 	.word	0x0800264d
 800242c:	0800264d 	.word	0x0800264d
 8002430:	0800264d 	.word	0x0800264d
 8002434:	0800264d 	.word	0x0800264d
 8002438:	0800264d 	.word	0x0800264d
 800243c:	0800264d 	.word	0x0800264d
 8002440:	0800264d 	.word	0x0800264d
 8002444:	0800264d 	.word	0x0800264d
 8002448:	0800264d 	.word	0x0800264d
 800244c:	0800264d 	.word	0x0800264d
 8002450:	0800264d 	.word	0x0800264d
 8002454:	0800264d 	.word	0x0800264d
 8002458:	0800264d 	.word	0x0800264d
 800245c:	0800264d 	.word	0x0800264d
 8002460:	0800264d 	.word	0x0800264d
 8002464:	0800264d 	.word	0x0800264d
 8002468:	0800264d 	.word	0x0800264d
 800246c:	0800264d 	.word	0x0800264d
 8002470:	0800264d 	.word	0x0800264d
 8002474:	0800264d 	.word	0x0800264d
 8002478:	0800264d 	.word	0x0800264d
 800247c:	080024c7 	.word	0x080024c7
 8002480:	0800264d 	.word	0x0800264d
 8002484:	0800264d 	.word	0x0800264d
 8002488:	0800264d 	.word	0x0800264d
 800248c:	0800264d 	.word	0x0800264d
 8002490:	080025d5 	.word	0x080025d5
 8002494:	08002511 	.word	0x08002511
				{
					case OUT_OF_ORDER:
						if(virt[IO_STATE])
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	3305      	adds	r3, #5
 800249c:	781b      	ldrb	r3, [r3, #0]
 800249e:	2b00      	cmp	r3, #0
 80024a0:	d008      	beq.n	80024b4 <set_output+0xab4>
							display[BUF_ARROW] |= OUT_OF_SERVICE;
 80024a2:	4b78      	ldr	r3, [pc, #480]	; (8002684 <set_output+0xc84>)
 80024a4:	789b      	ldrb	r3, [r3, #2]
 80024a6:	b2db      	uxtb	r3, r3
 80024a8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80024ac:	b2da      	uxtb	r2, r3
 80024ae:	4b75      	ldr	r3, [pc, #468]	; (8002684 <set_output+0xc84>)
 80024b0:	709a      	strb	r2, [r3, #2]
						else
							display[BUF_ARROW] &= ~OUT_OF_SERVICE;
						break;
 80024b2:	e1ab      	b.n	800280c <set_output+0xe0c>
							display[BUF_ARROW] &= ~OUT_OF_SERVICE;
 80024b4:	4b73      	ldr	r3, [pc, #460]	; (8002684 <set_output+0xc84>)
 80024b6:	789b      	ldrb	r3, [r3, #2]
 80024b8:	b2db      	uxtb	r3, r3
 80024ba:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80024be:	b2da      	uxtb	r2, r3
 80024c0:	4b70      	ldr	r3, [pc, #448]	; (8002684 <set_output+0xc84>)
 80024c2:	709a      	strb	r2, [r3, #2]
						break;
 80024c4:	e1a2      	b.n	800280c <set_output+0xe0c>

					case UPS_EVAC_READY_SPEAKER:
						if(virt[IO_STATE])
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	3305      	adds	r3, #5
 80024ca:	781b      	ldrb	r3, [r3, #0]
 80024cc:	2b00      	cmp	r3, #0
 80024ce:	d00f      	beq.n	80024f0 <set_output+0xaf0>
							{
								bTime.Time_alarm_fg = 1;
 80024d0:	4a6d      	ldr	r2, [pc, #436]	; (8002688 <set_output+0xc88>)
 80024d2:	7813      	ldrb	r3, [r2, #0]
 80024d4:	f043 0320 	orr.w	r3, r3, #32
 80024d8:	7013      	strb	r3, [r2, #0]
								att_alarm_timer = 10;
 80024da:	4b6c      	ldr	r3, [pc, #432]	; (800268c <set_output+0xc8c>)
 80024dc:	220a      	movs	r2, #10
 80024de:	701a      	strb	r2, [r3, #0]
								buzzer |= BUZ_WORKING;
 80024e0:	4b6b      	ldr	r3, [pc, #428]	; (8002690 <set_output+0xc90>)
 80024e2:	781b      	ldrb	r3, [r3, #0]
 80024e4:	f043 0301 	orr.w	r3, r3, #1
 80024e8:	b2da      	uxtb	r2, r3
 80024ea:	4b69      	ldr	r3, [pc, #420]	; (8002690 <set_output+0xc90>)
 80024ec:	701a      	strb	r2, [r3, #0]
							{
								bTime.Time_alarm_fg = 0;
								att_alarm_timer = 0;
								buzzer &= ~BUZ_WORKING;
							}
						break;
 80024ee:	e18d      	b.n	800280c <set_output+0xe0c>
								bTime.Time_alarm_fg = 0;
 80024f0:	4a65      	ldr	r2, [pc, #404]	; (8002688 <set_output+0xc88>)
 80024f2:	7813      	ldrb	r3, [r2, #0]
 80024f4:	f36f 1345 	bfc	r3, #5, #1
 80024f8:	7013      	strb	r3, [r2, #0]
								att_alarm_timer = 0;
 80024fa:	4b64      	ldr	r3, [pc, #400]	; (800268c <set_output+0xc8c>)
 80024fc:	2200      	movs	r2, #0
 80024fe:	701a      	strb	r2, [r3, #0]
								buzzer &= ~BUZ_WORKING;
 8002500:	4b63      	ldr	r3, [pc, #396]	; (8002690 <set_output+0xc90>)
 8002502:	781b      	ldrb	r3, [r3, #0]
 8002504:	f023 0301 	bic.w	r3, r3, #1
 8002508:	b2da      	uxtb	r2, r3
 800250a:	4b61      	ldr	r3, [pc, #388]	; (8002690 <set_output+0xc90>)
 800250c:	701a      	strb	r2, [r3, #0]
						break;
 800250e:	e17d      	b.n	800280c <set_output+0xe0c>
						
					case OVER_LOAD_STATE:					
					case DOOR_CONN_ALARM:
						if(virt[IO_STATE])
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	3305      	adds	r3, #5
 8002514:	781b      	ldrb	r3, [r3, #0]
 8002516:	2b00      	cmp	r3, #0
 8002518:	d012      	beq.n	8002540 <set_output+0xb40>
							{
								if(sub == OVER_LOAD_STATE)
 800251a:	7bbb      	ldrb	r3, [r7, #14]
 800251c:	2b87      	cmp	r3, #135	; 0x87
 800251e:	d107      	bne.n	8002530 <set_output+0xb30>
									display[BUF_ARROW] |= OVER_LOAD;
 8002520:	4b58      	ldr	r3, [pc, #352]	; (8002684 <set_output+0xc84>)
 8002522:	789b      	ldrb	r3, [r3, #2]
 8002524:	b2db      	uxtb	r3, r3
 8002526:	f043 0310 	orr.w	r3, r3, #16
 800252a:	b2da      	uxtb	r2, r3
 800252c:	4b55      	ldr	r3, [pc, #340]	; (8002684 <set_output+0xc84>)
 800252e:	709a      	strb	r2, [r3, #2]
								buzzer |= BUZ_WORKING;
 8002530:	4b57      	ldr	r3, [pc, #348]	; (8002690 <set_output+0xc90>)
 8002532:	781b      	ldrb	r3, [r3, #0]
 8002534:	f043 0301 	orr.w	r3, r3, #1
 8002538:	b2da      	uxtb	r2, r3
 800253a:	4b55      	ldr	r3, [pc, #340]	; (8002690 <set_output+0xc90>)
 800253c:	701a      	strb	r2, [r3, #0]
							{
								if(sub == OVER_LOAD_STATE)
									display[BUF_ARROW] &= ~OVER_LOAD;
								buzzer &= ~BUZ_WORKING;
							}
						break;
 800253e:	e165      	b.n	800280c <set_output+0xe0c>
								if(sub == OVER_LOAD_STATE)
 8002540:	7bbb      	ldrb	r3, [r7, #14]
 8002542:	2b87      	cmp	r3, #135	; 0x87
 8002544:	d107      	bne.n	8002556 <set_output+0xb56>
									display[BUF_ARROW] &= ~OVER_LOAD;
 8002546:	4b4f      	ldr	r3, [pc, #316]	; (8002684 <set_output+0xc84>)
 8002548:	789b      	ldrb	r3, [r3, #2]
 800254a:	b2db      	uxtb	r3, r3
 800254c:	f023 0310 	bic.w	r3, r3, #16
 8002550:	b2da      	uxtb	r2, r3
 8002552:	4b4c      	ldr	r3, [pc, #304]	; (8002684 <set_output+0xc84>)
 8002554:	709a      	strb	r2, [r3, #2]
								buzzer &= ~BUZ_WORKING;
 8002556:	4b4e      	ldr	r3, [pc, #312]	; (8002690 <set_output+0xc90>)
 8002558:	781b      	ldrb	r3, [r3, #0]
 800255a:	f023 0301 	bic.w	r3, r3, #1
 800255e:	b2da      	uxtb	r2, r3
 8002560:	4b4b      	ldr	r3, [pc, #300]	; (8002690 <set_output+0xc90>)
 8002562:	701a      	strb	r2, [r3, #0]
						break;
 8002564:	e152      	b.n	800280c <set_output+0xe0c>
						
					case FIRE_ALARM:
					case FIRE_EVACUATION:
					case FIRE_STATE:
						switch(sub)
 8002566:	7bbb      	ldrb	r3, [r7, #14]
 8002568:	2b90      	cmp	r3, #144	; 0x90
 800256a:	d006      	beq.n	800257a <set_output+0xb7a>
 800256c:	2b90      	cmp	r3, #144	; 0x90
 800256e:	dc13      	bgt.n	8002598 <set_output+0xb98>
 8002570:	2b88      	cmp	r3, #136	; 0x88
 8002572:	d00c      	beq.n	800258e <set_output+0xb8e>
 8002574:	2b8f      	cmp	r3, #143	; 0x8f
 8002576:	d005      	beq.n	8002584 <set_output+0xb84>
 8002578:	e00e      	b.n	8002598 <set_output+0xb98>
							{
								case FIRE_ALARM:
									fire_alarm = virt[IO_STATE];
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	795a      	ldrb	r2, [r3, #5]
 800257e:	4b45      	ldr	r3, [pc, #276]	; (8002694 <set_output+0xc94>)
 8002580:	701a      	strb	r2, [r3, #0]
									break;
 8002582:	e009      	b.n	8002598 <set_output+0xb98>
								case FIRE_EVACUATION:
									fire_evacuation = virt[IO_STATE];
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	795a      	ldrb	r2, [r3, #5]
 8002588:	4b43      	ldr	r3, [pc, #268]	; (8002698 <set_output+0xc98>)
 800258a:	701a      	strb	r2, [r3, #0]
									break;
 800258c:	e004      	b.n	8002598 <set_output+0xb98>
								case FIRE_STATE:
									fire_state = virt[IO_STATE];
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	795a      	ldrb	r2, [r3, #5]
 8002592:	4b42      	ldr	r3, [pc, #264]	; (800269c <set_output+0xc9c>)
 8002594:	701a      	strb	r2, [r3, #0]
									break;
 8002596:	bf00      	nop
							}
						if(fire_alarm | fire_evacuation | fire_state)
 8002598:	4b3e      	ldr	r3, [pc, #248]	; (8002694 <set_output+0xc94>)
 800259a:	781a      	ldrb	r2, [r3, #0]
 800259c:	4b3e      	ldr	r3, [pc, #248]	; (8002698 <set_output+0xc98>)
 800259e:	781b      	ldrb	r3, [r3, #0]
 80025a0:	4313      	orrs	r3, r2
 80025a2:	b2da      	uxtb	r2, r3
 80025a4:	4b3d      	ldr	r3, [pc, #244]	; (800269c <set_output+0xc9c>)
 80025a6:	781b      	ldrb	r3, [r3, #0]
 80025a8:	4313      	orrs	r3, r2
 80025aa:	b2db      	uxtb	r3, r3
 80025ac:	2b00      	cmp	r3, #0
 80025ae:	d008      	beq.n	80025c2 <set_output+0xbc2>
							display[BUF_ARROW] |= FIRE_CASE;
 80025b0:	4b34      	ldr	r3, [pc, #208]	; (8002684 <set_output+0xc84>)
 80025b2:	789b      	ldrb	r3, [r3, #2]
 80025b4:	b2db      	uxtb	r3, r3
 80025b6:	f043 0320 	orr.w	r3, r3, #32
 80025ba:	b2da      	uxtb	r2, r3
 80025bc:	4b31      	ldr	r3, [pc, #196]	; (8002684 <set_output+0xc84>)
 80025be:	709a      	strb	r2, [r3, #2]
						else
							display[BUF_ARROW] &= ~FIRE_CASE;
						break;
 80025c0:	e124      	b.n	800280c <set_output+0xe0c>
							display[BUF_ARROW] &= ~FIRE_CASE;
 80025c2:	4b30      	ldr	r3, [pc, #192]	; (8002684 <set_output+0xc84>)
 80025c4:	789b      	ldrb	r3, [r3, #2]
 80025c6:	b2db      	uxtb	r3, r3
 80025c8:	f023 0320 	bic.w	r3, r3, #32
 80025cc:	b2da      	uxtb	r2, r3
 80025ce:	4b2d      	ldr	r3, [pc, #180]	; (8002684 <set_output+0xc84>)
 80025d0:	709a      	strb	r2, [r3, #2]
						break;
 80025d2:	e11b      	b.n	800280c <set_output+0xe0c>

					case ATT_BUZ_ALARM:				
						if(virt[IO_STATE])
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	3305      	adds	r3, #5
 80025d8:	781b      	ldrb	r3, [r3, #0]
 80025da:	2b00      	cmp	r3, #0
 80025dc:	d00f      	beq.n	80025fe <set_output+0xbfe>
							{						
								buzzer |= BUZ_WORKING;
 80025de:	4b2c      	ldr	r3, [pc, #176]	; (8002690 <set_output+0xc90>)
 80025e0:	781b      	ldrb	r3, [r3, #0]
 80025e2:	f043 0301 	orr.w	r3, r3, #1
 80025e6:	b2da      	uxtb	r2, r3
 80025e8:	4b29      	ldr	r3, [pc, #164]	; (8002690 <set_output+0xc90>)
 80025ea:	701a      	strb	r2, [r3, #0]
								bTime.Time_alarm_fg = 1;
 80025ec:	4a26      	ldr	r2, [pc, #152]	; (8002688 <set_output+0xc88>)
 80025ee:	7813      	ldrb	r3, [r2, #0]
 80025f0:	f043 0320 	orr.w	r3, r3, #32
 80025f4:	7013      	strb	r3, [r2, #0]
								att_alarm_timer = 3;
 80025f6:	4b25      	ldr	r3, [pc, #148]	; (800268c <set_output+0xc8c>)
 80025f8:	2203      	movs	r2, #3
 80025fa:	701a      	strb	r2, [r3, #0]
							{
								buzzer &= ~BUZ_WORKING;
								bTime.Time_alarm_fg = 0;
								att_alarm_timer = 0;
							}
						break;					
 80025fc:	e106      	b.n	800280c <set_output+0xe0c>
								buzzer &= ~BUZ_WORKING;
 80025fe:	4b24      	ldr	r3, [pc, #144]	; (8002690 <set_output+0xc90>)
 8002600:	781b      	ldrb	r3, [r3, #0]
 8002602:	f023 0301 	bic.w	r3, r3, #1
 8002606:	b2da      	uxtb	r2, r3
 8002608:	4b21      	ldr	r3, [pc, #132]	; (8002690 <set_output+0xc90>)
 800260a:	701a      	strb	r2, [r3, #0]
								bTime.Time_alarm_fg = 0;
 800260c:	4a1e      	ldr	r2, [pc, #120]	; (8002688 <set_output+0xc88>)
 800260e:	7813      	ldrb	r3, [r2, #0]
 8002610:	f36f 1345 	bfc	r3, #5, #1
 8002614:	7013      	strb	r3, [r2, #0]
								att_alarm_timer = 0;
 8002616:	4b1d      	ldr	r3, [pc, #116]	; (800268c <set_output+0xc8c>)
 8002618:	2200      	movs	r2, #0
 800261a:	701a      	strb	r2, [r3, #0]
						break;					
 800261c:	e0f6      	b.n	800280c <set_output+0xe0c>
						
					case FULL_LOAD_STATE: 					
						if(virt[IO_STATE])
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	3305      	adds	r3, #5
 8002622:	781b      	ldrb	r3, [r3, #0]
 8002624:	2b00      	cmp	r3, #0
 8002626:	d008      	beq.n	800263a <set_output+0xc3a>
							display[BUF_MESSAGE] |= FULLLOAD;
 8002628:	4b16      	ldr	r3, [pc, #88]	; (8002684 <set_output+0xc84>)
 800262a:	78db      	ldrb	r3, [r3, #3]
 800262c:	b2db      	uxtb	r3, r3
 800262e:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8002632:	b2da      	uxtb	r2, r3
 8002634:	4b13      	ldr	r3, [pc, #76]	; (8002684 <set_output+0xc84>)
 8002636:	70da      	strb	r2, [r3, #3]
						else
							display[BUF_MESSAGE] &= ~FULLLOAD;
						break;		
 8002638:	e0e8      	b.n	800280c <set_output+0xe0c>
							display[BUF_MESSAGE] &= ~FULLLOAD;
 800263a:	4b12      	ldr	r3, [pc, #72]	; (8002684 <set_output+0xc84>)
 800263c:	78db      	ldrb	r3, [r3, #3]
 800263e:	b2db      	uxtb	r3, r3
 8002640:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002644:	b2da      	uxtb	r2, r3
 8002646:	4b0f      	ldr	r3, [pc, #60]	; (8002684 <set_output+0xc84>)
 8002648:	70da      	strb	r2, [r3, #3]
						break;		
 800264a:	e0df      	b.n	800280c <set_output+0xe0c>

					default:
						if(sub == DOOR_STOP)
 800264c:	7bbb      	ldrb	r3, [r7, #14]
 800264e:	2ba1      	cmp	r3, #161	; 0xa1
 8002650:	d115      	bne.n	800267e <set_output+0xc7e>
							{
								if(virt[IO_STATE])
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	3305      	adds	r3, #5
 8002656:	781b      	ldrb	r3, [r3, #0]
 8002658:	2b00      	cmp	r3, #0
 800265a:	d008      	beq.n	800266e <set_output+0xc6e>
									display[BUF_ARROW] |= IN_USE;
 800265c:	4b09      	ldr	r3, [pc, #36]	; (8002684 <set_output+0xc84>)
 800265e:	789b      	ldrb	r3, [r3, #2]
 8002660:	b2db      	uxtb	r3, r3
 8002662:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8002666:	b2da      	uxtb	r2, r3
 8002668:	4b06      	ldr	r3, [pc, #24]	; (8002684 <set_output+0xc84>)
 800266a:	709a      	strb	r2, [r3, #2]
 800266c:	e007      	b.n	800267e <set_output+0xc7e>
								else
									display[BUF_ARROW] &= ~IN_USE;
 800266e:	4b05      	ldr	r3, [pc, #20]	; (8002684 <set_output+0xc84>)
 8002670:	789b      	ldrb	r3, [r3, #2]
 8002672:	b2db      	uxtb	r3, r3
 8002674:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002678:	b2da      	uxtb	r2, r3
 800267a:	4b02      	ldr	r3, [pc, #8]	; (8002684 <set_output+0xc84>)
 800267c:	709a      	strb	r2, [r3, #2]
							}
						for (i = 0; i < mInOut_Number; i++)
 800267e:	2300      	movs	r3, #0
 8002680:	73fb      	strb	r3, [r7, #15]
 8002682:	e0aa      	b.n	80027da <set_output+0xdda>
 8002684:	20000364 	.word	0x20000364
 8002688:	2000038c 	.word	0x2000038c
 800268c:	200001f8 	.word	0x200001f8
 8002690:	200001e5 	.word	0x200001e5
 8002694:	200001d2 	.word	0x200001d2
 8002698:	200001d3 	.word	0x200001d3
 800269c:	200001d4 	.word	0x200001d4
							{// search output parameter list
								if (virt [IO_BASIC_FUNC] == outpar [i][IO_BASIC_FUNC])
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	781a      	ldrb	r2, [r3, #0]
 80026a4:	7bfb      	ldrb	r3, [r7, #15]
 80026a6:	499a      	ldr	r1, [pc, #616]	; (8002910 <set_output+0xf10>)
 80026a8:	f811 3033 	ldrb.w	r3, [r1, r3, lsl #3]
 80026ac:	429a      	cmp	r2, r3
 80026ae:	f040 8091 	bne.w	80027d4 <set_output+0xdd4>
								if ((virt [IO_SUB_FUNC]  == outpar [i][IO_SUB_FUNC]) || (!virt [IO_SUB_FUNC]))
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	3301      	adds	r3, #1
 80026b6:	781a      	ldrb	r2, [r3, #0]
 80026b8:	7bfb      	ldrb	r3, [r7, #15]
 80026ba:	4995      	ldr	r1, [pc, #596]	; (8002910 <set_output+0xf10>)
 80026bc:	00db      	lsls	r3, r3, #3
 80026be:	440b      	add	r3, r1
 80026c0:	785b      	ldrb	r3, [r3, #1]
 80026c2:	429a      	cmp	r2, r3
 80026c4:	d005      	beq.n	80026d2 <set_output+0xcd2>
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	3301      	adds	r3, #1
 80026ca:	781b      	ldrb	r3, [r3, #0]
 80026cc:	2b00      	cmp	r3, #0
 80026ce:	f040 8081 	bne.w	80027d4 <set_output+0xdd4>
								if (virt [IO_FLOOR] 		 == outpar [i][IO_FLOOR])
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	3303      	adds	r3, #3
 80026d6:	781a      	ldrb	r2, [r3, #0]
 80026d8:	7bfb      	ldrb	r3, [r7, #15]
 80026da:	498d      	ldr	r1, [pc, #564]	; (8002910 <set_output+0xf10>)
 80026dc:	00db      	lsls	r3, r3, #3
 80026de:	440b      	add	r3, r1
 80026e0:	78db      	ldrb	r3, [r3, #3]
 80026e2:	429a      	cmp	r2, r3
 80026e4:	d176      	bne.n	80027d4 <set_output+0xdd4>
								if (virt [IO_LIFT]			 == outpar [i][IO_LIFT])
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	3302      	adds	r3, #2
 80026ea:	781a      	ldrb	r2, [r3, #0]
 80026ec:	7bfb      	ldrb	r3, [r7, #15]
 80026ee:	4988      	ldr	r1, [pc, #544]	; (8002910 <set_output+0xf10>)
 80026f0:	00db      	lsls	r3, r3, #3
 80026f2:	440b      	add	r3, r1
 80026f4:	789b      	ldrb	r3, [r3, #2]
 80026f6:	429a      	cmp	r2, r3
 80026f8:	d16c      	bne.n	80027d4 <set_output+0xdd4>
								if ((virt [IO_DOOR] &  outpar [i][IO_DOOR]) || (!outpar [i][IO_DOOR]))
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	3304      	adds	r3, #4
 80026fe:	781a      	ldrb	r2, [r3, #0]
 8002700:	7bfb      	ldrb	r3, [r7, #15]
 8002702:	4983      	ldr	r1, [pc, #524]	; (8002910 <set_output+0xf10>)
 8002704:	00db      	lsls	r3, r3, #3
 8002706:	440b      	add	r3, r1
 8002708:	791b      	ldrb	r3, [r3, #4]
 800270a:	4013      	ands	r3, r2
 800270c:	b2db      	uxtb	r3, r3
 800270e:	2b00      	cmp	r3, #0
 8002710:	d106      	bne.n	8002720 <set_output+0xd20>
 8002712:	7bfb      	ldrb	r3, [r7, #15]
 8002714:	4a7e      	ldr	r2, [pc, #504]	; (8002910 <set_output+0xf10>)
 8002716:	00db      	lsls	r3, r3, #3
 8002718:	4413      	add	r3, r2
 800271a:	791b      	ldrb	r3, [r3, #4]
 800271c:	2b00      	cmp	r3, #0
 800271e:	d159      	bne.n	80027d4 <set_output+0xdd4>
								if (outpar [i][IO_ENABLE] == ENABLE)
 8002720:	7bfb      	ldrb	r3, [r7, #15]
 8002722:	4a7b      	ldr	r2, [pc, #492]	; (8002910 <set_output+0xf10>)
 8002724:	00db      	lsls	r3, r3, #3
 8002726:	4413      	add	r3, r2
 8002728:	799b      	ldrb	r3, [r3, #6]
 800272a:	2b01      	cmp	r3, #1
 800272c:	d152      	bne.n	80027d4 <set_output+0xdd4>
									{
										if ((iotype == SPECIAL_FUNC) && (virt [IO_SUB_FUNC] == BUZZER))
 800272e:	7b7b      	ldrb	r3, [r7, #13]
 8002730:	2b0e      	cmp	r3, #14
 8002732:	d10f      	bne.n	8002754 <set_output+0xd54>
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	3301      	adds	r3, #1
 8002738:	781b      	ldrb	r3, [r3, #0]
 800273a:	2b80      	cmp	r3, #128	; 0x80
 800273c:	d10a      	bne.n	8002754 <set_output+0xd54>
											buzzer_signal (virt [IO_STATE] & 0x01, 0x01);
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	3305      	adds	r3, #5
 8002742:	781b      	ldrb	r3, [r3, #0]
 8002744:	f003 0301 	and.w	r3, r3, #1
 8002748:	b2db      	uxtb	r3, r3
 800274a:	2101      	movs	r1, #1
 800274c:	4618      	mov	r0, r3
 800274e:	f7ff f8c5 	bl	80018dc <buzzer_signal>
 8002752:	e03f      	b.n	80027d4 <set_output+0xdd4>
										else
											{
												if (virt [IO_STATE] & 0x01)
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	3305      	adds	r3, #5
 8002758:	781b      	ldrb	r3, [r3, #0]
 800275a:	f003 0301 	and.w	r3, r3, #1
 800275e:	2b00      	cmp	r3, #0
 8002760:	d01b      	beq.n	800279a <set_output+0xd9a>
													{
														bit_set (out[i/8], i%8); 				// set physical output
 8002762:	7bfb      	ldrb	r3, [r7, #15]
 8002764:	08db      	lsrs	r3, r3, #3
 8002766:	b2d8      	uxtb	r0, r3
 8002768:	4602      	mov	r2, r0
 800276a:	4b6a      	ldr	r3, [pc, #424]	; (8002914 <set_output+0xf14>)
 800276c:	5c9b      	ldrb	r3, [r3, r2]
 800276e:	b2db      	uxtb	r3, r3
 8002770:	b25a      	sxtb	r2, r3
 8002772:	7bfb      	ldrb	r3, [r7, #15]
 8002774:	f003 0307 	and.w	r3, r3, #7
 8002778:	2101      	movs	r1, #1
 800277a:	fa01 f303 	lsl.w	r3, r1, r3
 800277e:	b25b      	sxtb	r3, r3
 8002780:	4313      	orrs	r3, r2
 8002782:	b25b      	sxtb	r3, r3
 8002784:	4602      	mov	r2, r0
 8002786:	b2d9      	uxtb	r1, r3
 8002788:	4b62      	ldr	r3, [pc, #392]	; (8002914 <set_output+0xf14>)
 800278a:	5499      	strb	r1, [r3, r2]
														outpar [i][IO_STATE] = 1;
 800278c:	7bfb      	ldrb	r3, [r7, #15]
 800278e:	4a60      	ldr	r2, [pc, #384]	; (8002910 <set_output+0xf10>)
 8002790:	00db      	lsls	r3, r3, #3
 8002792:	4413      	add	r3, r2
 8002794:	2201      	movs	r2, #1
 8002796:	715a      	strb	r2, [r3, #5]
 8002798:	e01c      	b.n	80027d4 <set_output+0xdd4>
													}
												else
													{
														bit_reset (out[i/8], i%8); 			// reset physical output
 800279a:	7bfb      	ldrb	r3, [r7, #15]
 800279c:	08db      	lsrs	r3, r3, #3
 800279e:	b2d8      	uxtb	r0, r3
 80027a0:	4602      	mov	r2, r0
 80027a2:	4b5c      	ldr	r3, [pc, #368]	; (8002914 <set_output+0xf14>)
 80027a4:	5c9b      	ldrb	r3, [r3, r2]
 80027a6:	b2db      	uxtb	r3, r3
 80027a8:	b25a      	sxtb	r2, r3
 80027aa:	7bfb      	ldrb	r3, [r7, #15]
 80027ac:	f003 0307 	and.w	r3, r3, #7
 80027b0:	2101      	movs	r1, #1
 80027b2:	fa01 f303 	lsl.w	r3, r1, r3
 80027b6:	b25b      	sxtb	r3, r3
 80027b8:	43db      	mvns	r3, r3
 80027ba:	b25b      	sxtb	r3, r3
 80027bc:	4013      	ands	r3, r2
 80027be:	b25b      	sxtb	r3, r3
 80027c0:	4602      	mov	r2, r0
 80027c2:	b2d9      	uxtb	r1, r3
 80027c4:	4b53      	ldr	r3, [pc, #332]	; (8002914 <set_output+0xf14>)
 80027c6:	5499      	strb	r1, [r3, r2]
														outpar [i][IO_STATE] = 0;
 80027c8:	7bfb      	ldrb	r3, [r7, #15]
 80027ca:	4a51      	ldr	r2, [pc, #324]	; (8002910 <set_output+0xf10>)
 80027cc:	00db      	lsls	r3, r3, #3
 80027ce:	4413      	add	r3, r2
 80027d0:	2200      	movs	r2, #0
 80027d2:	715a      	strb	r2, [r3, #5]
						for (i = 0; i < mInOut_Number; i++)
 80027d4:	7bfb      	ldrb	r3, [r7, #15]
 80027d6:	3301      	adds	r3, #1
 80027d8:	73fb      	strb	r3, [r7, #15]
 80027da:	4b4f      	ldr	r3, [pc, #316]	; (8002918 <set_output+0xf18>)
 80027dc:	781b      	ldrb	r3, [r3, #0]
 80027de:	7bfa      	ldrb	r2, [r7, #15]
 80027e0:	429a      	cmp	r2, r3
 80027e2:	f4ff af5d 	bcc.w	80026a0 <set_output+0xca0>
													}
											}
									}
							}
						if ((iotype == SPECIAL_FUNC) && (virt [IO_SUB_FUNC] == OVER_LOAD_STATE))
 80027e6:	7b7b      	ldrb	r3, [r7, #13]
 80027e8:	2b0e      	cmp	r3, #14
 80027ea:	d10e      	bne.n	800280a <set_output+0xe0a>
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	3301      	adds	r3, #1
 80027f0:	781b      	ldrb	r3, [r3, #0]
 80027f2:	2b87      	cmp	r3, #135	; 0x87
 80027f4:	d109      	bne.n	800280a <set_output+0xe0a>
							buzzer_signal (virt [IO_STATE] & 0x01, 0x80);
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	3305      	adds	r3, #5
 80027fa:	781b      	ldrb	r3, [r3, #0]
 80027fc:	f003 0301 	and.w	r3, r3, #1
 8002800:	b2db      	uxtb	r3, r3
 8002802:	2180      	movs	r1, #128	; 0x80
 8002804:	4618      	mov	r0, r3
 8002806:	f7ff f869 	bl	80018dc <buzzer_signal>
						break;
 800280a:	bf00      	nop
			switch(sub)
 800280c:	e0be      	b.n	800298c <set_output+0xf8c>
				}
		}	
	else
		{//�����ź�
			for (i = 0; i < mInOut_Number; i++)
 800280e:	2300      	movs	r3, #0
 8002810:	73fb      	strb	r3, [r7, #15]
 8002812:	e0a3      	b.n	800295c <set_output+0xf5c>
				{// search output parameter list
					if (virt [IO_BASIC_FUNC] == outpar [i][IO_BASIC_FUNC])
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	781a      	ldrb	r2, [r3, #0]
 8002818:	7bfb      	ldrb	r3, [r7, #15]
 800281a:	493d      	ldr	r1, [pc, #244]	; (8002910 <set_output+0xf10>)
 800281c:	f811 3033 	ldrb.w	r3, [r1, r3, lsl #3]
 8002820:	429a      	cmp	r2, r3
 8002822:	f040 8098 	bne.w	8002956 <set_output+0xf56>
					if ((virt [IO_SUB_FUNC]  == outpar [i][IO_SUB_FUNC]) || (!virt [IO_SUB_FUNC]))
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	3301      	adds	r3, #1
 800282a:	781a      	ldrb	r2, [r3, #0]
 800282c:	7bfb      	ldrb	r3, [r7, #15]
 800282e:	4938      	ldr	r1, [pc, #224]	; (8002910 <set_output+0xf10>)
 8002830:	00db      	lsls	r3, r3, #3
 8002832:	440b      	add	r3, r1
 8002834:	785b      	ldrb	r3, [r3, #1]
 8002836:	429a      	cmp	r2, r3
 8002838:	d005      	beq.n	8002846 <set_output+0xe46>
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	3301      	adds	r3, #1
 800283e:	781b      	ldrb	r3, [r3, #0]
 8002840:	2b00      	cmp	r3, #0
 8002842:	f040 8088 	bne.w	8002956 <set_output+0xf56>
					if (virt [IO_FLOOR]      == outpar [i][IO_FLOOR])
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	3303      	adds	r3, #3
 800284a:	781a      	ldrb	r2, [r3, #0]
 800284c:	7bfb      	ldrb	r3, [r7, #15]
 800284e:	4930      	ldr	r1, [pc, #192]	; (8002910 <set_output+0xf10>)
 8002850:	00db      	lsls	r3, r3, #3
 8002852:	440b      	add	r3, r1
 8002854:	78db      	ldrb	r3, [r3, #3]
 8002856:	429a      	cmp	r2, r3
 8002858:	d17d      	bne.n	8002956 <set_output+0xf56>
					if (virt [IO_LIFT]       == outpar [i][IO_LIFT])
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	3302      	adds	r3, #2
 800285e:	781a      	ldrb	r2, [r3, #0]
 8002860:	7bfb      	ldrb	r3, [r7, #15]
 8002862:	492b      	ldr	r1, [pc, #172]	; (8002910 <set_output+0xf10>)
 8002864:	00db      	lsls	r3, r3, #3
 8002866:	440b      	add	r3, r1
 8002868:	789b      	ldrb	r3, [r3, #2]
 800286a:	429a      	cmp	r2, r3
 800286c:	d173      	bne.n	8002956 <set_output+0xf56>
					if ((virt [IO_DOOR] &  outpar [i][IO_DOOR]) || (!outpar [i][IO_DOOR]))
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	3304      	adds	r3, #4
 8002872:	781a      	ldrb	r2, [r3, #0]
 8002874:	7bfb      	ldrb	r3, [r7, #15]
 8002876:	4926      	ldr	r1, [pc, #152]	; (8002910 <set_output+0xf10>)
 8002878:	00db      	lsls	r3, r3, #3
 800287a:	440b      	add	r3, r1
 800287c:	791b      	ldrb	r3, [r3, #4]
 800287e:	4013      	ands	r3, r2
 8002880:	b2db      	uxtb	r3, r3
 8002882:	2b00      	cmp	r3, #0
 8002884:	d106      	bne.n	8002894 <set_output+0xe94>
 8002886:	7bfb      	ldrb	r3, [r7, #15]
 8002888:	4a21      	ldr	r2, [pc, #132]	; (8002910 <set_output+0xf10>)
 800288a:	00db      	lsls	r3, r3, #3
 800288c:	4413      	add	r3, r2
 800288e:	791b      	ldrb	r3, [r3, #4]
 8002890:	2b00      	cmp	r3, #0
 8002892:	d160      	bne.n	8002956 <set_output+0xf56>
					if (outpar [i][IO_ENABLE] == ENABLE)
 8002894:	7bfb      	ldrb	r3, [r7, #15]
 8002896:	4a1e      	ldr	r2, [pc, #120]	; (8002910 <set_output+0xf10>)
 8002898:	00db      	lsls	r3, r3, #3
 800289a:	4413      	add	r3, r2
 800289c:	799b      	ldrb	r3, [r3, #6]
 800289e:	2b01      	cmp	r3, #1
 80028a0:	d159      	bne.n	8002956 <set_output+0xf56>
						{
							if ((iotype == SPECIAL_FUNC) && (virt [IO_SUB_FUNC] == BUZZER))
 80028a2:	7b7b      	ldrb	r3, [r7, #13]
 80028a4:	2b0e      	cmp	r3, #14
 80028a6:	d10f      	bne.n	80028c8 <set_output+0xec8>
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	3301      	adds	r3, #1
 80028ac:	781b      	ldrb	r3, [r3, #0]
 80028ae:	2b80      	cmp	r3, #128	; 0x80
 80028b0:	d10a      	bne.n	80028c8 <set_output+0xec8>
								buzzer_signal (virt [IO_STATE] & 0x01, 0x01);
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	3305      	adds	r3, #5
 80028b6:	781b      	ldrb	r3, [r3, #0]
 80028b8:	f003 0301 	and.w	r3, r3, #1
 80028bc:	b2db      	uxtb	r3, r3
 80028be:	2101      	movs	r1, #1
 80028c0:	4618      	mov	r0, r3
 80028c2:	f7ff f80b 	bl	80018dc <buzzer_signal>
 80028c6:	e046      	b.n	8002956 <set_output+0xf56>
							else
								{
									if (virt [IO_STATE] & 0x01)
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	3305      	adds	r3, #5
 80028cc:	781b      	ldrb	r3, [r3, #0]
 80028ce:	f003 0301 	and.w	r3, r3, #1
 80028d2:	2b00      	cmp	r3, #0
 80028d4:	d022      	beq.n	800291c <set_output+0xf1c>
										{
											bit_set (out[i/8], i%8);					// set physical output
 80028d6:	7bfb      	ldrb	r3, [r7, #15]
 80028d8:	08db      	lsrs	r3, r3, #3
 80028da:	b2d8      	uxtb	r0, r3
 80028dc:	4602      	mov	r2, r0
 80028de:	4b0d      	ldr	r3, [pc, #52]	; (8002914 <set_output+0xf14>)
 80028e0:	5c9b      	ldrb	r3, [r3, r2]
 80028e2:	b2db      	uxtb	r3, r3
 80028e4:	b25a      	sxtb	r2, r3
 80028e6:	7bfb      	ldrb	r3, [r7, #15]
 80028e8:	f003 0307 	and.w	r3, r3, #7
 80028ec:	2101      	movs	r1, #1
 80028ee:	fa01 f303 	lsl.w	r3, r1, r3
 80028f2:	b25b      	sxtb	r3, r3
 80028f4:	4313      	orrs	r3, r2
 80028f6:	b25b      	sxtb	r3, r3
 80028f8:	4602      	mov	r2, r0
 80028fa:	b2d9      	uxtb	r1, r3
 80028fc:	4b05      	ldr	r3, [pc, #20]	; (8002914 <set_output+0xf14>)
 80028fe:	5499      	strb	r1, [r3, r2]
					 						outpar [i][IO_STATE] = 1;
 8002900:	7bfb      	ldrb	r3, [r7, #15]
 8002902:	4a03      	ldr	r2, [pc, #12]	; (8002910 <set_output+0xf10>)
 8002904:	00db      	lsls	r3, r3, #3
 8002906:	4413      	add	r3, r2
 8002908:	2201      	movs	r2, #1
 800290a:	715a      	strb	r2, [r3, #5]
 800290c:	e023      	b.n	8002956 <set_output+0xf56>
 800290e:	bf00      	nop
 8002910:	2000060c 	.word	0x2000060c
 8002914:	200001ec 	.word	0x200001ec
 8002918:	20000180 	.word	0x20000180
										}
									else
										{
											bit_reset (out[i/8], i%8);				// reset physical output
 800291c:	7bfb      	ldrb	r3, [r7, #15]
 800291e:	08db      	lsrs	r3, r3, #3
 8002920:	b2d8      	uxtb	r0, r3
 8002922:	4602      	mov	r2, r0
 8002924:	4b24      	ldr	r3, [pc, #144]	; (80029b8 <set_output+0xfb8>)
 8002926:	5c9b      	ldrb	r3, [r3, r2]
 8002928:	b2db      	uxtb	r3, r3
 800292a:	b25a      	sxtb	r2, r3
 800292c:	7bfb      	ldrb	r3, [r7, #15]
 800292e:	f003 0307 	and.w	r3, r3, #7
 8002932:	2101      	movs	r1, #1
 8002934:	fa01 f303 	lsl.w	r3, r1, r3
 8002938:	b25b      	sxtb	r3, r3
 800293a:	43db      	mvns	r3, r3
 800293c:	b25b      	sxtb	r3, r3
 800293e:	4013      	ands	r3, r2
 8002940:	b25b      	sxtb	r3, r3
 8002942:	4602      	mov	r2, r0
 8002944:	b2d9      	uxtb	r1, r3
 8002946:	4b1c      	ldr	r3, [pc, #112]	; (80029b8 <set_output+0xfb8>)
 8002948:	5499      	strb	r1, [r3, r2]
											outpar [i][IO_STATE] = 0;
 800294a:	7bfb      	ldrb	r3, [r7, #15]
 800294c:	4a1b      	ldr	r2, [pc, #108]	; (80029bc <set_output+0xfbc>)
 800294e:	00db      	lsls	r3, r3, #3
 8002950:	4413      	add	r3, r2
 8002952:	2200      	movs	r2, #0
 8002954:	715a      	strb	r2, [r3, #5]
			for (i = 0; i < mInOut_Number; i++)
 8002956:	7bfb      	ldrb	r3, [r7, #15]
 8002958:	3301      	adds	r3, #1
 800295a:	73fb      	strb	r3, [r7, #15]
 800295c:	4b18      	ldr	r3, [pc, #96]	; (80029c0 <set_output+0xfc0>)
 800295e:	781b      	ldrb	r3, [r3, #0]
 8002960:	7bfa      	ldrb	r2, [r7, #15]
 8002962:	429a      	cmp	r2, r3
 8002964:	f4ff af56 	bcc.w	8002814 <set_output+0xe14>
										}
								}
						}
				}
			if ((iotype == SPECIAL_FUNC) && (virt [IO_SUB_FUNC] == OVER_LOAD_STATE))
 8002968:	7b7b      	ldrb	r3, [r7, #13]
 800296a:	2b0e      	cmp	r3, #14
 800296c:	d10e      	bne.n	800298c <set_output+0xf8c>
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	3301      	adds	r3, #1
 8002972:	781b      	ldrb	r3, [r3, #0]
 8002974:	2b87      	cmp	r3, #135	; 0x87
 8002976:	d109      	bne.n	800298c <set_output+0xf8c>
				buzzer_signal (virt [IO_STATE] & 0x01, 0x80);
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	3305      	adds	r3, #5
 800297c:	781b      	ldrb	r3, [r3, #0]
 800297e:	f003 0301 	and.w	r3, r3, #1
 8002982:	b2db      	uxtb	r3, r3
 8002984:	2180      	movs	r1, #128	; 0x80
 8002986:	4618      	mov	r0, r3
 8002988:	f7fe ffa8 	bl	80018dc <buzzer_signal>
		}
	mDisp_buf[BUF_TEN + 1] = display[BUF_TEN];
 800298c:	4b0d      	ldr	r3, [pc, #52]	; (80029c4 <set_output+0xfc4>)
 800298e:	781b      	ldrb	r3, [r3, #0]
 8002990:	b2da      	uxtb	r2, r3
 8002992:	4b0d      	ldr	r3, [pc, #52]	; (80029c8 <set_output+0xfc8>)
 8002994:	705a      	strb	r2, [r3, #1]
	mDisp_buf[BUF_UNIT + 1] = display[BUF_UNIT];
 8002996:	4b0b      	ldr	r3, [pc, #44]	; (80029c4 <set_output+0xfc4>)
 8002998:	785b      	ldrb	r3, [r3, #1]
 800299a:	b2da      	uxtb	r2, r3
 800299c:	4b0a      	ldr	r3, [pc, #40]	; (80029c8 <set_output+0xfc8>)
 800299e:	709a      	strb	r2, [r3, #2]
	mDisp_buf[BUF_ARROW + 1] = display[BUF_ARROW];
 80029a0:	4b08      	ldr	r3, [pc, #32]	; (80029c4 <set_output+0xfc4>)
 80029a2:	789b      	ldrb	r3, [r3, #2]
 80029a4:	b2da      	uxtb	r2, r3
 80029a6:	4b08      	ldr	r3, [pc, #32]	; (80029c8 <set_output+0xfc8>)
 80029a8:	70da      	strb	r2, [r3, #3]
	Display_device();
 80029aa:	f000 ffd3 	bl	8003954 <Display_device>
}
 80029ae:	bf00      	nop
 80029b0:	3710      	adds	r7, #16
 80029b2:	46bd      	mov	sp, r7
 80029b4:	bd80      	pop	{r7, pc}
 80029b6:	bf00      	nop
 80029b8:	200001ec 	.word	0x200001ec
 80029bc:	2000060c 	.word	0x2000060c
 80029c0:	20000180 	.word	0x20000180
 80029c4:	20000364 	.word	0x20000364
 80029c8:	20000368 	.word	0x20000368

080029cc <set_io_config>:

// set configuration of IO
void set_io_config (void){
 80029cc:	b480      	push	{r7}
 80029ce:	b083      	sub	sp, #12
 80029d0:	af00      	add	r7, sp, #0
	uint8_t i;
	
	for(i=0; i<MAX_IN_BYTE; i++)
 80029d2:	2300      	movs	r3, #0
 80029d4:	71fb      	strb	r3, [r7, #7]
 80029d6:	e006      	b.n	80029e6 <set_io_config+0x1a>
		outpush[i] = 0;
 80029d8:	79fb      	ldrb	r3, [r7, #7]
 80029da:	4a4a      	ldr	r2, [pc, #296]	; (8002b04 <set_io_config+0x138>)
 80029dc:	2100      	movs	r1, #0
 80029de:	54d1      	strb	r1, [r2, r3]
	for(i=0; i<MAX_IN_BYTE; i++)
 80029e0:	79fb      	ldrb	r3, [r7, #7]
 80029e2:	3301      	adds	r3, #1
 80029e4:	71fb      	strb	r3, [r7, #7]
 80029e6:	79fb      	ldrb	r3, [r7, #7]
 80029e8:	2b08      	cmp	r3, #8
 80029ea:	d9f5      	bls.n	80029d8 <set_io_config+0xc>

	for (i = 0; i < mInOut_Number; i++)
 80029ec:	2300      	movs	r3, #0
 80029ee:	71fb      	strb	r3, [r7, #7]
 80029f0:	e07c      	b.n	8002aec <set_io_config+0x120>
		{
			switch (outpar [i][IO_BASIC_FUNC])
 80029f2:	79fb      	ldrb	r3, [r7, #7]
 80029f4:	4a44      	ldr	r2, [pc, #272]	; (8002b08 <set_io_config+0x13c>)
 80029f6:	f812 3033 	ldrb.w	r3, [r2, r3, lsl #3]
 80029fa:	2b91      	cmp	r3, #145	; 0x91
 80029fc:	dc5d      	bgt.n	8002aba <set_io_config+0xee>
 80029fe:	2b8f      	cmp	r3, #143	; 0x8f
 8002a00:	da47      	bge.n	8002a92 <set_io_config+0xc6>
 8002a02:	2b0e      	cmp	r3, #14
 8002a04:	d006      	beq.n	8002a14 <set_io_config+0x48>
 8002a06:	2b0e      	cmp	r3, #14
 8002a08:	dc57      	bgt.n	8002aba <set_io_config+0xee>
 8002a0a:	2b02      	cmp	r3, #2
 8002a0c:	d041      	beq.n	8002a92 <set_io_config+0xc6>
 8002a0e:	2b05      	cmp	r3, #5
 8002a10:	d03f      	beq.n	8002a92 <set_io_config+0xc6>
 8002a12:	e052      	b.n	8002aba <set_io_config+0xee>
				{
					case (SPECIAL_FUNC):
						switch (outpar [i][IO_SUB_FUNC])
 8002a14:	79fb      	ldrb	r3, [r7, #7]
 8002a16:	4a3c      	ldr	r2, [pc, #240]	; (8002b08 <set_io_config+0x13c>)
 8002a18:	00db      	lsls	r3, r3, #3
 8002a1a:	4413      	add	r3, r2
 8002a1c:	785b      	ldrb	r3, [r3, #1]
 8002a1e:	2ba1      	cmp	r3, #161	; 0xa1
 8002a20:	d00c      	beq.n	8002a3c <set_io_config+0x70>
 8002a22:	2ba1      	cmp	r3, #161	; 0xa1
 8002a24:	dc1e      	bgt.n	8002a64 <set_io_config+0x98>
 8002a26:	2b9a      	cmp	r3, #154	; 0x9a
 8002a28:	d008      	beq.n	8002a3c <set_io_config+0x70>
 8002a2a:	2b9a      	cmp	r3, #154	; 0x9a
 8002a2c:	dc1a      	bgt.n	8002a64 <set_io_config+0x98>
 8002a2e:	2b01      	cmp	r3, #1
 8002a30:	d004      	beq.n	8002a3c <set_io_config+0x70>
 8002a32:	2b00      	cmp	r3, #0
 8002a34:	dd16      	ble.n	8002a64 <set_io_config+0x98>
 8002a36:	3b09      	subs	r3, #9
 8002a38:	2b01      	cmp	r3, #1
 8002a3a:	d813      	bhi.n	8002a64 <set_io_config+0x98>
								case (FAN_1) :
								case (HALLCALL_BYPASS) :
								case (DOOR_OPEN) :
								case (DOOR_CLOSE):
								case (DOOR_STOP) :
									bit_set (outpush[i/8], i);
 8002a3c:	79fb      	ldrb	r3, [r7, #7]
 8002a3e:	08db      	lsrs	r3, r3, #3
 8002a40:	b2d8      	uxtb	r0, r3
 8002a42:	4602      	mov	r2, r0
 8002a44:	4b2f      	ldr	r3, [pc, #188]	; (8002b04 <set_io_config+0x138>)
 8002a46:	5c9b      	ldrb	r3, [r3, r2]
 8002a48:	b2db      	uxtb	r3, r3
 8002a4a:	b25a      	sxtb	r2, r3
 8002a4c:	79fb      	ldrb	r3, [r7, #7]
 8002a4e:	2101      	movs	r1, #1
 8002a50:	fa01 f303 	lsl.w	r3, r1, r3
 8002a54:	b25b      	sxtb	r3, r3
 8002a56:	4313      	orrs	r3, r2
 8002a58:	b25b      	sxtb	r3, r3
 8002a5a:	4602      	mov	r2, r0
 8002a5c:	b2d9      	uxtb	r1, r3
 8002a5e:	4b29      	ldr	r3, [pc, #164]	; (8002b04 <set_io_config+0x138>)
 8002a60:	5499      	strb	r1, [r3, r2]
									break;
 8002a62:	e015      	b.n	8002a90 <set_io_config+0xc4>

								default:
									bit_reset (outpush[i/8], i);
 8002a64:	79fb      	ldrb	r3, [r7, #7]
 8002a66:	08db      	lsrs	r3, r3, #3
 8002a68:	b2d8      	uxtb	r0, r3
 8002a6a:	4602      	mov	r2, r0
 8002a6c:	4b25      	ldr	r3, [pc, #148]	; (8002b04 <set_io_config+0x138>)
 8002a6e:	5c9b      	ldrb	r3, [r3, r2]
 8002a70:	b2db      	uxtb	r3, r3
 8002a72:	b25a      	sxtb	r2, r3
 8002a74:	79fb      	ldrb	r3, [r7, #7]
 8002a76:	2101      	movs	r1, #1
 8002a78:	fa01 f303 	lsl.w	r3, r1, r3
 8002a7c:	b25b      	sxtb	r3, r3
 8002a7e:	43db      	mvns	r3, r3
 8002a80:	b25b      	sxtb	r3, r3
 8002a82:	4013      	ands	r3, r2
 8002a84:	b25b      	sxtb	r3, r3
 8002a86:	4602      	mov	r2, r0
 8002a88:	b2d9      	uxtb	r1, r3
 8002a8a:	4b1e      	ldr	r3, [pc, #120]	; (8002b04 <set_io_config+0x138>)
 8002a8c:	5499      	strb	r1, [r3, r2]
									break;
 8002a8e:	bf00      	nop
							}
						break;
 8002a90:	e029      	b.n	8002ae6 <set_io_config+0x11a>
					case (CAR_CALL):
					case (HALL_CALL):
					case (HALL_CALL_SPECIAL):
					case (HALL_CALL_ADVANCED):
					case (HALL_CALL_EMERGENCY):
						bit_set (outpush[i/8], i);
 8002a92:	79fb      	ldrb	r3, [r7, #7]
 8002a94:	08db      	lsrs	r3, r3, #3
 8002a96:	b2d8      	uxtb	r0, r3
 8002a98:	4602      	mov	r2, r0
 8002a9a:	4b1a      	ldr	r3, [pc, #104]	; (8002b04 <set_io_config+0x138>)
 8002a9c:	5c9b      	ldrb	r3, [r3, r2]
 8002a9e:	b2db      	uxtb	r3, r3
 8002aa0:	b25a      	sxtb	r2, r3
 8002aa2:	79fb      	ldrb	r3, [r7, #7]
 8002aa4:	2101      	movs	r1, #1
 8002aa6:	fa01 f303 	lsl.w	r3, r1, r3
 8002aaa:	b25b      	sxtb	r3, r3
 8002aac:	4313      	orrs	r3, r2
 8002aae:	b25b      	sxtb	r3, r3
 8002ab0:	4602      	mov	r2, r0
 8002ab2:	b2d9      	uxtb	r1, r3
 8002ab4:	4b13      	ldr	r3, [pc, #76]	; (8002b04 <set_io_config+0x138>)
 8002ab6:	5499      	strb	r1, [r3, r2]
						break;
 8002ab8:	e015      	b.n	8002ae6 <set_io_config+0x11a>

					default:
						bit_reset (outpush[i/8], i);
 8002aba:	79fb      	ldrb	r3, [r7, #7]
 8002abc:	08db      	lsrs	r3, r3, #3
 8002abe:	b2d8      	uxtb	r0, r3
 8002ac0:	4602      	mov	r2, r0
 8002ac2:	4b10      	ldr	r3, [pc, #64]	; (8002b04 <set_io_config+0x138>)
 8002ac4:	5c9b      	ldrb	r3, [r3, r2]
 8002ac6:	b2db      	uxtb	r3, r3
 8002ac8:	b25a      	sxtb	r2, r3
 8002aca:	79fb      	ldrb	r3, [r7, #7]
 8002acc:	2101      	movs	r1, #1
 8002ace:	fa01 f303 	lsl.w	r3, r1, r3
 8002ad2:	b25b      	sxtb	r3, r3
 8002ad4:	43db      	mvns	r3, r3
 8002ad6:	b25b      	sxtb	r3, r3
 8002ad8:	4013      	ands	r3, r2
 8002ada:	b25b      	sxtb	r3, r3
 8002adc:	4602      	mov	r2, r0
 8002ade:	b2d9      	uxtb	r1, r3
 8002ae0:	4b08      	ldr	r3, [pc, #32]	; (8002b04 <set_io_config+0x138>)
 8002ae2:	5499      	strb	r1, [r3, r2]
						break;
 8002ae4:	bf00      	nop
	for (i = 0; i < mInOut_Number; i++)
 8002ae6:	79fb      	ldrb	r3, [r7, #7]
 8002ae8:	3301      	adds	r3, #1
 8002aea:	71fb      	strb	r3, [r7, #7]
 8002aec:	4b07      	ldr	r3, [pc, #28]	; (8002b0c <set_io_config+0x140>)
 8002aee:	781b      	ldrb	r3, [r3, #0]
 8002af0:	79fa      	ldrb	r2, [r7, #7]
 8002af2:	429a      	cmp	r2, r3
 8002af4:	f4ff af7d 	bcc.w	80029f2 <set_io_config+0x26>
				}
		}
}
 8002af8:	bf00      	nop
 8002afa:	bf00      	nop
 8002afc:	370c      	adds	r7, #12
 8002afe:	46bd      	mov	sp, r7
 8002b00:	bc80      	pop	{r7}
 8002b02:	4770      	bx	lr
 8002b04:	20000994 	.word	0x20000994
 8002b08:	2000060c 	.word	0x2000060c
 8002b0c:	20000180 	.word	0x20000180

08002b10 <read_dict>:
};

/************************************************************************************************/
/* Read object dictionary																		*/
/************************************************************************************************/
uint32_t read_dict (uint8_t pos, uint8_t subindex){
 8002b10:	b480      	push	{r7}
 8002b12:	b087      	sub	sp, #28
 8002b14:	af00      	add	r7, sp, #0
 8002b16:	4603      	mov	r3, r0
 8002b18:	460a      	mov	r2, r1
 8002b1a:	71fb      	strb	r3, [r7, #7]
 8002b1c:	4613      	mov	r3, r2
 8002b1e:	71bb      	strb	r3, [r7, #6]
	uint16_t address;
	uint8_t ee_addr = 0;
 8002b20:	2300      	movs	r3, #0
 8002b22:	757b      	strb	r3, [r7, #21]
	uint8_t i;
	uint8_t value [4];
	uint8_t size;
	size = dict [pos].size;
 8002b24:	79fb      	ldrb	r3, [r7, #7]
 8002b26:	4a52      	ldr	r2, [pc, #328]	; (8002c70 <read_dict+0x160>)
 8002b28:	011b      	lsls	r3, r3, #4
 8002b2a:	4413      	add	r3, r2
 8002b2c:	3304      	adds	r3, #4
 8002b2e:	781b      	ldrb	r3, [r3, #0]
 8002b30:	74fb      	strb	r3, [r7, #19]

	if (subindex)										/* more than 1 subindex					*/
 8002b32:	79bb      	ldrb	r3, [r7, #6]
 8002b34:	2b00      	cmp	r3, #0
 8002b36:	d00b      	beq.n	8002b50 <read_dict+0x40>
		{
			address = (subindex - 1) * size;
 8002b38:	79bb      	ldrb	r3, [r7, #6]
 8002b3a:	3b01      	subs	r3, #1
 8002b3c:	b29b      	uxth	r3, r3
 8002b3e:	7cfa      	ldrb	r2, [r7, #19]
 8002b40:	b292      	uxth	r2, r2
 8002b42:	fb02 f303 	mul.w	r3, r2, r3
 8002b46:	82fb      	strh	r3, [r7, #22]
			ee_addr = subindex - 1;
 8002b48:	79bb      	ldrb	r3, [r7, #6]
 8002b4a:	3b01      	subs	r3, #1
 8002b4c:	757b      	strb	r3, [r7, #21]
 8002b4e:	e003      	b.n	8002b58 <read_dict+0x48>
		}
	else
		{
			ee_addr = 0;
 8002b50:	2300      	movs	r3, #0
 8002b52:	757b      	strb	r3, [r7, #21]
			address = 0;
 8002b54:	2300      	movs	r3, #0
 8002b56:	82fb      	strh	r3, [r7, #22]
		}
	switch (dict [pos].object)
 8002b58:	79fb      	ldrb	r3, [r7, #7]
 8002b5a:	4a45      	ldr	r2, [pc, #276]	; (8002c70 <read_dict+0x160>)
 8002b5c:	011b      	lsls	r3, r3, #4
 8002b5e:	4413      	add	r3, r2
 8002b60:	881b      	ldrh	r3, [r3, #0]
 8002b62:	f5b3 4fc5 	cmp.w	r3, #25216	; 0x6280
 8002b66:	d03d      	beq.n	8002be4 <read_dict+0xd4>
 8002b68:	f5b3 4fc5 	cmp.w	r3, #25216	; 0x6280
 8002b6c:	dc4e      	bgt.n	8002c0c <read_dict+0xfc>
 8002b6e:	f246 2260 	movw	r2, #25184	; 0x6260
 8002b72:	4293      	cmp	r3, r2
 8002b74:	d011      	beq.n	8002b9a <read_dict+0x8a>
 8002b76:	f246 2260 	movw	r2, #25184	; 0x6260
 8002b7a:	4293      	cmp	r3, r2
 8002b7c:	dc46      	bgt.n	8002c0c <read_dict+0xfc>
 8002b7e:	f5b3 4fc3 	cmp.w	r3, #24960	; 0x6180
 8002b82:	d01e      	beq.n	8002bc2 <read_dict+0xb2>
 8002b84:	f5b3 4fc3 	cmp.w	r3, #24960	; 0x6180
 8002b88:	dc40      	bgt.n	8002c0c <read_dict+0xfc>
 8002b8a:	f241 0216 	movw	r2, #4118	; 0x1016
 8002b8e:	4293      	cmp	r3, r2
 8002b90:	d036      	beq.n	8002c00 <read_dict+0xf0>
 8002b92:	f246 1260 	movw	r2, #24928	; 0x6160
 8002b96:	4293      	cmp	r3, r2
 8002b98:	d138      	bne.n	8002c0c <read_dict+0xfc>
		{
			case (INPUT_PARA3):
			case (OUTPUT_PARA3):
				return (((uint32_t)bit_select (*((uint8_t *)dict [pos].pointer + ee_addr/8), ee_addr%8)) << 15);
 8002b9a:	79fb      	ldrb	r3, [r7, #7]
 8002b9c:	4a34      	ldr	r2, [pc, #208]	; (8002c70 <read_dict+0x160>)
 8002b9e:	011b      	lsls	r3, r3, #4
 8002ba0:	4413      	add	r3, r2
 8002ba2:	3308      	adds	r3, #8
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	7d7a      	ldrb	r2, [r7, #21]
 8002ba8:	08d2      	lsrs	r2, r2, #3
 8002baa:	b2d2      	uxtb	r2, r2
 8002bac:	4413      	add	r3, r2
 8002bae:	781b      	ldrb	r3, [r3, #0]
 8002bb0:	461a      	mov	r2, r3
 8002bb2:	7d7b      	ldrb	r3, [r7, #21]
 8002bb4:	f003 0307 	and.w	r3, r3, #7
 8002bb8:	fa42 f303 	asr.w	r3, r2, r3
 8002bbc:	03db      	lsls	r3, r3, #15
 8002bbe:	b29b      	uxth	r3, r3
 8002bc0:	e050      	b.n	8002c64 <read_dict+0x154>

			case (INPUT_PARA4):
				return (*((uint8_t *)dict[pos].pointer + ((uint16_t)(subindex - 1) * MAX_IO_TYPE)));
 8002bc2:	79fb      	ldrb	r3, [r7, #7]
 8002bc4:	4a2a      	ldr	r2, [pc, #168]	; (8002c70 <read_dict+0x160>)
 8002bc6:	011b      	lsls	r3, r3, #4
 8002bc8:	4413      	add	r3, r2
 8002bca:	3308      	adds	r3, #8
 8002bcc:	681a      	ldr	r2, [r3, #0]
 8002bce:	79bb      	ldrb	r3, [r7, #6]
 8002bd0:	b29b      	uxth	r3, r3
 8002bd2:	3b01      	subs	r3, #1
 8002bd4:	b29b      	uxth	r3, r3
 8002bd6:	4619      	mov	r1, r3
 8002bd8:	460b      	mov	r3, r1
 8002bda:	00db      	lsls	r3, r3, #3
 8002bdc:	1a5b      	subs	r3, r3, r1
 8002bde:	4413      	add	r3, r2
 8002be0:	781b      	ldrb	r3, [r3, #0]
 8002be2:	e03f      	b.n	8002c64 <read_dict+0x154>

			case (OUTPUT_PARA4):
				return (*((uint8_t *)dict[pos].pointer + ((uint16_t)(subindex - 1) * (MAX_IO_TYPE + 1))));
 8002be4:	79fb      	ldrb	r3, [r7, #7]
 8002be6:	4a22      	ldr	r2, [pc, #136]	; (8002c70 <read_dict+0x160>)
 8002be8:	011b      	lsls	r3, r3, #4
 8002bea:	4413      	add	r3, r2
 8002bec:	3308      	adds	r3, #8
 8002bee:	681b      	ldr	r3, [r3, #0]
 8002bf0:	79ba      	ldrb	r2, [r7, #6]
 8002bf2:	b292      	uxth	r2, r2
 8002bf4:	3a01      	subs	r2, #1
 8002bf6:	b292      	uxth	r2, r2
 8002bf8:	00d2      	lsls	r2, r2, #3
 8002bfa:	4413      	add	r3, r2
 8002bfc:	781b      	ldrb	r3, [r3, #0]
 8002bfe:	e031      	b.n	8002c64 <read_dict+0x154>

			case (CONS_HB_TIME):
				return ((((uint32_t)subindex) << 16) + (HSETIME * 500));
 8002c00:	79bb      	ldrb	r3, [r7, #6]
 8002c02:	041b      	lsls	r3, r3, #16
 8002c04:	f503 531c 	add.w	r3, r3, #9984	; 0x2700
 8002c08:	3310      	adds	r3, #16
 8002c0a:	e02b      	b.n	8002c64 <read_dict+0x154>

			default:
				*(uint32_t *)value = 0;						/* clear variable						*/
 8002c0c:	f107 030c 	add.w	r3, r7, #12
 8002c10:	2200      	movs	r2, #0
 8002c12:	601a      	str	r2, [r3, #0]
				if (dict [pos].pointer)				/* object in RAM						*/
 8002c14:	79fb      	ldrb	r3, [r7, #7]
 8002c16:	4a16      	ldr	r2, [pc, #88]	; (8002c70 <read_dict+0x160>)
 8002c18:	011b      	lsls	r3, r3, #4
 8002c1a:	4413      	add	r3, r2
 8002c1c:	3308      	adds	r3, #8
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	2b00      	cmp	r3, #0
 8002c22:	d01e      	beq.n	8002c62 <read_dict+0x152>
					{
						for (i = 0; i < size; i++)
 8002c24:	2300      	movs	r3, #0
 8002c26:	753b      	strb	r3, [r7, #20]
 8002c28:	e013      	b.n	8002c52 <read_dict+0x142>
		        	value [i] = *((uint8_t *)dict [pos].pointer + address + i);
 8002c2a:	79fb      	ldrb	r3, [r7, #7]
 8002c2c:	4a10      	ldr	r2, [pc, #64]	; (8002c70 <read_dict+0x160>)
 8002c2e:	011b      	lsls	r3, r3, #4
 8002c30:	4413      	add	r3, r2
 8002c32:	3308      	adds	r3, #8
 8002c34:	681a      	ldr	r2, [r3, #0]
 8002c36:	8af9      	ldrh	r1, [r7, #22]
 8002c38:	7d3b      	ldrb	r3, [r7, #20]
 8002c3a:	440b      	add	r3, r1
 8002c3c:	441a      	add	r2, r3
 8002c3e:	7d3b      	ldrb	r3, [r7, #20]
 8002c40:	7812      	ldrb	r2, [r2, #0]
 8002c42:	f107 0118 	add.w	r1, r7, #24
 8002c46:	440b      	add	r3, r1
 8002c48:	f803 2c0c 	strb.w	r2, [r3, #-12]
						for (i = 0; i < size; i++)
 8002c4c:	7d3b      	ldrb	r3, [r7, #20]
 8002c4e:	3301      	adds	r3, #1
 8002c50:	753b      	strb	r3, [r7, #20]
 8002c52:	7d3a      	ldrb	r2, [r7, #20]
 8002c54:	7cfb      	ldrb	r3, [r7, #19]
 8002c56:	429a      	cmp	r2, r3
 8002c58:	d3e7      	bcc.n	8002c2a <read_dict+0x11a>
						return (*(uint32_t *)value);
 8002c5a:	f107 030c 	add.w	r3, r7, #12
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	e000      	b.n	8002c64 <read_dict+0x154>
					}
				else
					return (0);
 8002c62:	2300      	movs	r3, #0
		}
}
 8002c64:	4618      	mov	r0, r3
 8002c66:	371c      	adds	r7, #28
 8002c68:	46bd      	mov	sp, r7
 8002c6a:	bc80      	pop	{r7}
 8002c6c:	4770      	bx	lr
 8002c6e:	bf00      	nop
 8002c70:	20000000 	.word	0x20000000

08002c74 <write_dict>:

/************************************************************************************************/
/* Write object dictionary																		*/
/************************************************************************************************/
uint8_t write_dict (uint8_t pos, uint8_t subindex, uint32_t value){
 8002c74:	b480      	push	{r7}
 8002c76:	b085      	sub	sp, #20
 8002c78:	af00      	add	r7, sp, #0
 8002c7a:	4603      	mov	r3, r0
 8002c7c:	603a      	str	r2, [r7, #0]
 8002c7e:	71fb      	strb	r3, [r7, #7]
 8002c80:	460b      	mov	r3, r1
 8002c82:	71bb      	strb	r3, [r7, #6]
	uint8_t j;
	uint16_t address;
	uint8_t ee_addr;
	uint8_t size;

	size = dict [pos].size;
 8002c84:	79fb      	ldrb	r3, [r7, #7]
 8002c86:	4a70      	ldr	r2, [pc, #448]	; (8002e48 <write_dict+0x1d4>)
 8002c88:	011b      	lsls	r3, r3, #4
 8002c8a:	4413      	add	r3, r2
 8002c8c:	3304      	adds	r3, #4
 8002c8e:	781b      	ldrb	r3, [r3, #0]
 8002c90:	72bb      	strb	r3, [r7, #10]

	if (subindex)			// more than 1 subindex
 8002c92:	79bb      	ldrb	r3, [r7, #6]
 8002c94:	2b00      	cmp	r3, #0
 8002c96:	d00c      	beq.n	8002cb2 <write_dict+0x3e>
		{
			address = ((uint16_t)(subindex - 1)) * size;
 8002c98:	79bb      	ldrb	r3, [r7, #6]
 8002c9a:	b29b      	uxth	r3, r3
 8002c9c:	3b01      	subs	r3, #1
 8002c9e:	b29b      	uxth	r3, r3
 8002ca0:	7aba      	ldrb	r2, [r7, #10]
 8002ca2:	b292      	uxth	r2, r2
 8002ca4:	fb02 f303 	mul.w	r3, r2, r3
 8002ca8:	81bb      	strh	r3, [r7, #12]
			ee_addr = subindex - 1;
 8002caa:	79bb      	ldrb	r3, [r7, #6]
 8002cac:	3b01      	subs	r3, #1
 8002cae:	72fb      	strb	r3, [r7, #11]
 8002cb0:	e003      	b.n	8002cba <write_dict+0x46>
		}
	else
		{
			ee_addr = 0;
 8002cb2:	2300      	movs	r3, #0
 8002cb4:	72fb      	strb	r3, [r7, #11]
			address = 0;
 8002cb6:	2300      	movs	r3, #0
 8002cb8:	81bb      	strh	r3, [r7, #12]
		}
	switch (dict [pos].object)
 8002cba:	79fb      	ldrb	r3, [r7, #7]
 8002cbc:	4a62      	ldr	r2, [pc, #392]	; (8002e48 <write_dict+0x1d4>)
 8002cbe:	011b      	lsls	r3, r3, #4
 8002cc0:	4413      	add	r3, r2
 8002cc2:	881b      	ldrh	r3, [r3, #0]
 8002cc4:	f5b3 4fc5 	cmp.w	r3, #25216	; 0x6280
 8002cc8:	d078      	beq.n	8002dbc <write_dict+0x148>
 8002cca:	f5b3 4fc5 	cmp.w	r3, #25216	; 0x6280
 8002cce:	f300 808d 	bgt.w	8002dec <write_dict+0x178>
 8002cd2:	f246 2260 	movw	r2, #25184	; 0x6260
 8002cd6:	4293      	cmp	r3, r2
 8002cd8:	d00c      	beq.n	8002cf4 <write_dict+0x80>
 8002cda:	f246 2260 	movw	r2, #25184	; 0x6260
 8002cde:	4293      	cmp	r3, r2
 8002ce0:	f300 8084 	bgt.w	8002dec <write_dict+0x178>
 8002ce4:	f246 1260 	movw	r2, #24928	; 0x6160
 8002ce8:	4293      	cmp	r3, r2
 8002cea:	d003      	beq.n	8002cf4 <write_dict+0x80>
 8002cec:	f5b3 4fc3 	cmp.w	r3, #24960	; 0x6180
 8002cf0:	d049      	beq.n	8002d86 <write_dict+0x112>
 8002cf2:	e07b      	b.n	8002dec <write_dict+0x178>
		{
			case (INPUT_PARA3):
			case (OUTPUT_PARA3):
				i = *((uint8_t *)dict [pos].pointer + ee_addr/8);
 8002cf4:	79fb      	ldrb	r3, [r7, #7]
 8002cf6:	4a54      	ldr	r2, [pc, #336]	; (8002e48 <write_dict+0x1d4>)
 8002cf8:	011b      	lsls	r3, r3, #4
 8002cfa:	4413      	add	r3, r2
 8002cfc:	3308      	adds	r3, #8
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	7afa      	ldrb	r2, [r7, #11]
 8002d02:	08d2      	lsrs	r2, r2, #3
 8002d04:	b2d2      	uxtb	r2, r2
 8002d06:	4413      	add	r3, r2
 8002d08:	781b      	ldrb	r3, [r3, #0]
 8002d0a:	73fb      	strb	r3, [r7, #15]
				j = (value >> 15) & 1;
 8002d0c:	683b      	ldr	r3, [r7, #0]
 8002d0e:	0bdb      	lsrs	r3, r3, #15
 8002d10:	b2db      	uxtb	r3, r3
 8002d12:	f003 0301 	and.w	r3, r3, #1
 8002d16:	727b      	strb	r3, [r7, #9]
				if (((i >> (ee_addr % 8)) & 1) != j)
 8002d18:	7bfa      	ldrb	r2, [r7, #15]
 8002d1a:	7afb      	ldrb	r3, [r7, #11]
 8002d1c:	f003 0307 	and.w	r3, r3, #7
 8002d20:	fa42 f303 	asr.w	r3, r2, r3
 8002d24:	f003 0201 	and.w	r2, r3, #1
 8002d28:	7a7b      	ldrb	r3, [r7, #9]
 8002d2a:	429a      	cmp	r2, r3
 8002d2c:	d01d      	beq.n	8002d6a <write_dict+0xf6>
					{
						if (j)
 8002d2e:	7a7b      	ldrb	r3, [r7, #9]
 8002d30:	2b00      	cmp	r3, #0
 8002d32:	d00c      	beq.n	8002d4e <write_dict+0xda>
							bit_set (i, ee_addr % 8);
 8002d34:	7afb      	ldrb	r3, [r7, #11]
 8002d36:	f003 0307 	and.w	r3, r3, #7
 8002d3a:	2201      	movs	r2, #1
 8002d3c:	fa02 f303 	lsl.w	r3, r2, r3
 8002d40:	b25a      	sxtb	r2, r3
 8002d42:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002d46:	4313      	orrs	r3, r2
 8002d48:	b25b      	sxtb	r3, r3
 8002d4a:	73fb      	strb	r3, [r7, #15]
 8002d4c:	e00d      	b.n	8002d6a <write_dict+0xf6>
						else
							bit_reset (i, ee_addr % 8);
 8002d4e:	7afb      	ldrb	r3, [r7, #11]
 8002d50:	f003 0307 	and.w	r3, r3, #7
 8002d54:	2201      	movs	r2, #1
 8002d56:	fa02 f303 	lsl.w	r3, r2, r3
 8002d5a:	b25b      	sxtb	r3, r3
 8002d5c:	43db      	mvns	r3, r3
 8002d5e:	b25a      	sxtb	r2, r3
 8002d60:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002d64:	4013      	ands	r3, r2
 8002d66:	b25b      	sxtb	r3, r3
 8002d68:	73fb      	strb	r3, [r7, #15]
					}
				*((uint8_t *)dict [pos].pointer + ee_addr/8) = i;
 8002d6a:	79fb      	ldrb	r3, [r7, #7]
 8002d6c:	4a36      	ldr	r2, [pc, #216]	; (8002e48 <write_dict+0x1d4>)
 8002d6e:	011b      	lsls	r3, r3, #4
 8002d70:	4413      	add	r3, r2
 8002d72:	3308      	adds	r3, #8
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	7afa      	ldrb	r2, [r7, #11]
 8002d78:	08d2      	lsrs	r2, r2, #3
 8002d7a:	b2d2      	uxtb	r2, r2
 8002d7c:	4413      	add	r3, r2
 8002d7e:	7bfa      	ldrb	r2, [r7, #15]
 8002d80:	701a      	strb	r2, [r3, #0]
				return (0);
 8002d82:	2300      	movs	r3, #0
 8002d84:	e05a      	b.n	8002e3c <write_dict+0x1c8>

			case (INPUT_PARA4):
				if (dict[pos].pointer)
 8002d86:	79fb      	ldrb	r3, [r7, #7]
 8002d88:	4a2f      	ldr	r2, [pc, #188]	; (8002e48 <write_dict+0x1d4>)
 8002d8a:	011b      	lsls	r3, r3, #4
 8002d8c:	4413      	add	r3, r2
 8002d8e:	3308      	adds	r3, #8
 8002d90:	681b      	ldr	r3, [r3, #0]
 8002d92:	2b00      	cmp	r3, #0
 8002d94:	d04c      	beq.n	8002e30 <write_dict+0x1bc>
					{
						*((uint8_t *)dict[pos].pointer + ((uint16_t)(subindex - 1)) * MAX_IO_TYPE) = (uint8_t)value;
 8002d96:	6838      	ldr	r0, [r7, #0]
 8002d98:	79fb      	ldrb	r3, [r7, #7]
 8002d9a:	4a2b      	ldr	r2, [pc, #172]	; (8002e48 <write_dict+0x1d4>)
 8002d9c:	011b      	lsls	r3, r3, #4
 8002d9e:	4413      	add	r3, r2
 8002da0:	3308      	adds	r3, #8
 8002da2:	681a      	ldr	r2, [r3, #0]
 8002da4:	79bb      	ldrb	r3, [r7, #6]
 8002da6:	b29b      	uxth	r3, r3
 8002da8:	3b01      	subs	r3, #1
 8002daa:	b29b      	uxth	r3, r3
 8002dac:	4619      	mov	r1, r3
 8002dae:	460b      	mov	r3, r1
 8002db0:	00db      	lsls	r3, r3, #3
 8002db2:	1a5b      	subs	r3, r3, r1
 8002db4:	4413      	add	r3, r2
 8002db6:	b2c2      	uxtb	r2, r0
 8002db8:	701a      	strb	r2, [r3, #0]
					}
				break;
 8002dba:	e039      	b.n	8002e30 <write_dict+0x1bc>

			case (OUTPUT_PARA4):
				if (dict[pos].pointer)
 8002dbc:	79fb      	ldrb	r3, [r7, #7]
 8002dbe:	4a22      	ldr	r2, [pc, #136]	; (8002e48 <write_dict+0x1d4>)
 8002dc0:	011b      	lsls	r3, r3, #4
 8002dc2:	4413      	add	r3, r2
 8002dc4:	3308      	adds	r3, #8
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	2b00      	cmp	r3, #0
 8002dca:	d033      	beq.n	8002e34 <write_dict+0x1c0>
					{
						*((uint8_t *)dict[pos].pointer + ((uint16_t)(subindex - 1)) * (MAX_IO_TYPE + 1)) = (uint8_t)value;
 8002dcc:	6839      	ldr	r1, [r7, #0]
 8002dce:	79fb      	ldrb	r3, [r7, #7]
 8002dd0:	4a1d      	ldr	r2, [pc, #116]	; (8002e48 <write_dict+0x1d4>)
 8002dd2:	011b      	lsls	r3, r3, #4
 8002dd4:	4413      	add	r3, r2
 8002dd6:	3308      	adds	r3, #8
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	79ba      	ldrb	r2, [r7, #6]
 8002ddc:	b292      	uxth	r2, r2
 8002dde:	3a01      	subs	r2, #1
 8002de0:	b292      	uxth	r2, r2
 8002de2:	00d2      	lsls	r2, r2, #3
 8002de4:	4413      	add	r3, r2
 8002de6:	b2ca      	uxtb	r2, r1
 8002de8:	701a      	strb	r2, [r3, #0]
					}
				break;
 8002dea:	e023      	b.n	8002e34 <write_dict+0x1c0>

			default:
				if (dict [pos].pointer)						/* object in RAM						*/
 8002dec:	79fb      	ldrb	r3, [r7, #7]
 8002dee:	4a16      	ldr	r2, [pc, #88]	; (8002e48 <write_dict+0x1d4>)
 8002df0:	011b      	lsls	r3, r3, #4
 8002df2:	4413      	add	r3, r2
 8002df4:	3308      	adds	r3, #8
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	2b00      	cmp	r3, #0
 8002dfa:	d01d      	beq.n	8002e38 <write_dict+0x1c4>
					{
						for (i = 0; i < size; i++)
 8002dfc:	2300      	movs	r3, #0
 8002dfe:	73fb      	strb	r3, [r7, #15]
 8002e00:	e011      	b.n	8002e26 <write_dict+0x1b2>
		     		 	*((uint8_t *)dict [pos].pointer + address + i) = *((uint8_t *)&value+i);
 8002e02:	7bfb      	ldrb	r3, [r7, #15]
 8002e04:	463a      	mov	r2, r7
 8002e06:	441a      	add	r2, r3
 8002e08:	79fb      	ldrb	r3, [r7, #7]
 8002e0a:	490f      	ldr	r1, [pc, #60]	; (8002e48 <write_dict+0x1d4>)
 8002e0c:	011b      	lsls	r3, r3, #4
 8002e0e:	440b      	add	r3, r1
 8002e10:	3308      	adds	r3, #8
 8002e12:	6819      	ldr	r1, [r3, #0]
 8002e14:	89b8      	ldrh	r0, [r7, #12]
 8002e16:	7bfb      	ldrb	r3, [r7, #15]
 8002e18:	4403      	add	r3, r0
 8002e1a:	440b      	add	r3, r1
 8002e1c:	7812      	ldrb	r2, [r2, #0]
 8002e1e:	701a      	strb	r2, [r3, #0]
						for (i = 0; i < size; i++)
 8002e20:	7bfb      	ldrb	r3, [r7, #15]
 8002e22:	3301      	adds	r3, #1
 8002e24:	73fb      	strb	r3, [r7, #15]
 8002e26:	7bfa      	ldrb	r2, [r7, #15]
 8002e28:	7abb      	ldrb	r3, [r7, #10]
 8002e2a:	429a      	cmp	r2, r3
 8002e2c:	d3e9      	bcc.n	8002e02 <write_dict+0x18e>
					}
				break;
 8002e2e:	e003      	b.n	8002e38 <write_dict+0x1c4>
				break;
 8002e30:	bf00      	nop
 8002e32:	e002      	b.n	8002e3a <write_dict+0x1c6>
				break;
 8002e34:	bf00      	nop
 8002e36:	e000      	b.n	8002e3a <write_dict+0x1c6>
				break;
 8002e38:	bf00      	nop
		}
	return (0);
 8002e3a:	2300      	movs	r3, #0
}
 8002e3c:	4618      	mov	r0, r3
 8002e3e:	3714      	adds	r7, #20
 8002e40:	46bd      	mov	sp, r7
 8002e42:	bc80      	pop	{r7}
 8002e44:	4770      	bx	lr
 8002e46:	bf00      	nop
 8002e48:	20000000 	.word	0x20000000

08002e4c <search_dict>:


/************************************************************************************************/
/* Search object dictionary for an entry														*/
/************************************************************************************************/
uint32_t search_dict (uint16_t index, uint8_t subindex, uint8_t type, uint8_t *pos){
 8002e4c:	b480      	push	{r7}
 8002e4e:	b085      	sub	sp, #20
 8002e50:	af00      	add	r7, sp, #0
 8002e52:	603b      	str	r3, [r7, #0]
 8002e54:	4603      	mov	r3, r0
 8002e56:	80fb      	strh	r3, [r7, #6]
 8002e58:	460b      	mov	r3, r1
 8002e5a:	717b      	strb	r3, [r7, #5]
 8002e5c:	4613      	mov	r3, r2
 8002e5e:	713b      	strb	r3, [r7, #4]
	uint8_t i;
	uint8_t index_exists;
	uint8_t subindex_exists;
	uint8_t size;
	i = 0;
 8002e60:	2300      	movs	r3, #0
 8002e62:	73fb      	strb	r3, [r7, #15]
	index_exists = 0;
 8002e64:	2300      	movs	r3, #0
 8002e66:	73bb      	strb	r3, [r7, #14]
	subindex_exists = 0;
 8002e68:	2300      	movs	r3, #0
 8002e6a:	737b      	strb	r3, [r7, #13]
	while (dict [i].object != ENDSTRING)		//search whole dictionary
 8002e6c:	e06b      	b.n	8002f46 <search_dict+0xfa>
		{
			if (dict [i].object == index)					//found object
 8002e6e:	7bfb      	ldrb	r3, [r7, #15]
 8002e70:	4a41      	ldr	r2, [pc, #260]	; (8002f78 <search_dict+0x12c>)
 8002e72:	011b      	lsls	r3, r3, #4
 8002e74:	4413      	add	r3, r2
 8002e76:	881b      	ldrh	r3, [r3, #0]
 8002e78:	88fa      	ldrh	r2, [r7, #6]
 8002e7a:	429a      	cmp	r2, r3
 8002e7c:	d160      	bne.n	8002f40 <search_dict+0xf4>
				{
					if (subindex <= dict [i].sub)				//subindex of object valid
 8002e7e:	7bfb      	ldrb	r3, [r7, #15]
 8002e80:	4a3d      	ldr	r2, [pc, #244]	; (8002f78 <search_dict+0x12c>)
 8002e82:	011b      	lsls	r3, r3, #4
 8002e84:	4413      	add	r3, r2
 8002e86:	3302      	adds	r3, #2
 8002e88:	781b      	ldrb	r3, [r3, #0]
 8002e8a:	797a      	ldrb	r2, [r7, #5]
 8002e8c:	429a      	cmp	r2, r3
 8002e8e:	d855      	bhi.n	8002f3c <search_dict+0xf0>
						{
							if ((type & COMMAND_SPECIFIER) == INIT_WRITE_REQ)
 8002e90:	793b      	ldrb	r3, [r7, #4]
 8002e92:	f003 03e0 	and.w	r3, r3, #224	; 0xe0
 8002e96:	2b20      	cmp	r3, #32
 8002e98:	d14b      	bne.n	8002f32 <search_dict+0xe6>
								{/// write access to object dictionary
									size = dict [i].size;
 8002e9a:	7bfb      	ldrb	r3, [r7, #15]
 8002e9c:	4a36      	ldr	r2, [pc, #216]	; (8002f78 <search_dict+0x12c>)
 8002e9e:	011b      	lsls	r3, r3, #4
 8002ea0:	4413      	add	r3, r2
 8002ea2:	3304      	adds	r3, #4
 8002ea4:	781b      	ldrb	r3, [r3, #0]
 8002ea6:	733b      	strb	r3, [r7, #12]
									if ((type & EXPEDITED_BIT) && (size > 4) &&	 (subindex || (!dict [i].sub)))
 8002ea8:	793b      	ldrb	r3, [r7, #4]
 8002eaa:	f003 0302 	and.w	r3, r3, #2
 8002eae:	2b00      	cmp	r3, #0
 8002eb0:	d00f      	beq.n	8002ed2 <search_dict+0x86>
 8002eb2:	7b3b      	ldrb	r3, [r7, #12]
 8002eb4:	2b04      	cmp	r3, #4
 8002eb6:	d90c      	bls.n	8002ed2 <search_dict+0x86>
 8002eb8:	797b      	ldrb	r3, [r7, #5]
 8002eba:	2b00      	cmp	r3, #0
 8002ebc:	d107      	bne.n	8002ece <search_dict+0x82>
 8002ebe:	7bfb      	ldrb	r3, [r7, #15]
 8002ec0:	4a2d      	ldr	r2, [pc, #180]	; (8002f78 <search_dict+0x12c>)
 8002ec2:	011b      	lsls	r3, r3, #4
 8002ec4:	4413      	add	r3, r2
 8002ec6:	3302      	adds	r3, #2
 8002ec8:	781b      	ldrb	r3, [r3, #0]
 8002eca:	2b00      	cmp	r3, #0
 8002ecc:	d101      	bne.n	8002ed2 <search_dict+0x86>
										return (SDO_UNSUPPORTED);		// exped. transfer to object > 4 uint8_ts
 8002ece:	4b2b      	ldr	r3, [pc, #172]	; (8002f7c <search_dict+0x130>)
 8002ed0:	e04d      	b.n	8002f6e <search_dict+0x122>
									else if (!((type & EXPEDITED_BIT)) && (size <= 4))
 8002ed2:	793b      	ldrb	r3, [r7, #4]
 8002ed4:	f003 0302 	and.w	r3, r3, #2
 8002ed8:	2b00      	cmp	r3, #0
 8002eda:	d104      	bne.n	8002ee6 <search_dict+0x9a>
 8002edc:	7b3b      	ldrb	r3, [r7, #12]
 8002ede:	2b04      	cmp	r3, #4
 8002ee0:	d801      	bhi.n	8002ee6 <search_dict+0x9a>
										return (SDO_UNSUPPORTED);		// normal transfer to object <= 4 uint8_ts
 8002ee2:	4b26      	ldr	r3, [pc, #152]	; (8002f7c <search_dict+0x130>)
 8002ee4:	e043      	b.n	8002f6e <search_dict+0x122>
									else if (!dict [i].access)
 8002ee6:	7bfb      	ldrb	r3, [r7, #15]
 8002ee8:	4a23      	ldr	r2, [pc, #140]	; (8002f78 <search_dict+0x12c>)
 8002eea:	011b      	lsls	r3, r3, #4
 8002eec:	4413      	add	r3, r2
 8002eee:	3303      	adds	r3, #3
 8002ef0:	781b      	ldrb	r3, [r3, #0]
 8002ef2:	2b00      	cmp	r3, #0
 8002ef4:	d101      	bne.n	8002efa <search_dict+0xae>
										return (SDO_WRITE_OF_RO);		// write access to read only object
 8002ef6:	4b22      	ldr	r3, [pc, #136]	; (8002f80 <search_dict+0x134>)
 8002ef8:	e039      	b.n	8002f6e <search_dict+0x122>
									else if ((!subindex) && dict [i].sub && index != PORT_OUT && index != PORT_IN)
 8002efa:	797b      	ldrb	r3, [r7, #5]
 8002efc:	2b00      	cmp	r3, #0
 8002efe:	d113      	bne.n	8002f28 <search_dict+0xdc>
 8002f00:	7bfb      	ldrb	r3, [r7, #15]
 8002f02:	4a1d      	ldr	r2, [pc, #116]	; (8002f78 <search_dict+0x12c>)
 8002f04:	011b      	lsls	r3, r3, #4
 8002f06:	4413      	add	r3, r2
 8002f08:	3302      	adds	r3, #2
 8002f0a:	781b      	ldrb	r3, [r3, #0]
 8002f0c:	2b00      	cmp	r3, #0
 8002f0e:	d00b      	beq.n	8002f28 <search_dict+0xdc>
 8002f10:	88fb      	ldrh	r3, [r7, #6]
 8002f12:	f642 72fe 	movw	r2, #12286	; 0x2ffe
 8002f16:	4293      	cmp	r3, r2
 8002f18:	d006      	beq.n	8002f28 <search_dict+0xdc>
 8002f1a:	88fb      	ldrh	r3, [r7, #6]
 8002f1c:	f642 72fd 	movw	r2, #12285	; 0x2ffd
 8002f20:	4293      	cmp	r3, r2
 8002f22:	d001      	beq.n	8002f28 <search_dict+0xdc>
										return (SDO_WRITE_OF_RO);		// write access to number of entries
 8002f24:	4b16      	ldr	r3, [pc, #88]	; (8002f80 <search_dict+0x134>)
 8002f26:	e022      	b.n	8002f6e <search_dict+0x122>
									*pos = i;							//set number of entry in dictionary
 8002f28:	683b      	ldr	r3, [r7, #0]
 8002f2a:	7bfa      	ldrb	r2, [r7, #15]
 8002f2c:	701a      	strb	r2, [r3, #0]
									return (0);						//write access possible
 8002f2e:	2300      	movs	r3, #0
 8002f30:	e01d      	b.n	8002f6e <search_dict+0x122>
								}
							else										//read access
								{
									*pos = i;							//set number of entry in dictionary
 8002f32:	683b      	ldr	r3, [r7, #0]
 8002f34:	7bfa      	ldrb	r2, [r7, #15]
 8002f36:	701a      	strb	r2, [r3, #0]
									return (0);						//read access possible
 8002f38:	2300      	movs	r3, #0
 8002f3a:	e018      	b.n	8002f6e <search_dict+0x122>
								}
							subindex_exists = 1;		//object exists,but access not valid
						}
					index_exists = 1;					//object exists,but subindex not valid
 8002f3c:	2301      	movs	r3, #1
 8002f3e:	73bb      	strb	r3, [r7, #14]
				}
			i++;												//go to next dictionary entry
 8002f40:	7bfb      	ldrb	r3, [r7, #15]
 8002f42:	3301      	adds	r3, #1
 8002f44:	73fb      	strb	r3, [r7, #15]
	while (dict [i].object != ENDSTRING)		//search whole dictionary
 8002f46:	7bfb      	ldrb	r3, [r7, #15]
 8002f48:	4a0b      	ldr	r2, [pc, #44]	; (8002f78 <search_dict+0x12c>)
 8002f4a:	011b      	lsls	r3, r3, #4
 8002f4c:	4413      	add	r3, r2
 8002f4e:	881b      	ldrh	r3, [r3, #0]
 8002f50:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8002f54:	4293      	cmp	r3, r2
 8002f56:	d18a      	bne.n	8002e6e <search_dict+0x22>
		}
	if (subindex_exists)					// object exists,but access not valid
 8002f58:	7b7b      	ldrb	r3, [r7, #13]
 8002f5a:	2b00      	cmp	r3, #0
 8002f5c:	d001      	beq.n	8002f62 <search_dict+0x116>
		return (SDO_WRITE_OF_RO);	// set error code
 8002f5e:	4b08      	ldr	r3, [pc, #32]	; (8002f80 <search_dict+0x134>)
 8002f60:	e005      	b.n	8002f6e <search_dict+0x122>
	if (index_exists)							// object exists,but subindex not valid
 8002f62:	7bbb      	ldrb	r3, [r7, #14]
 8002f64:	2b00      	cmp	r3, #0
 8002f66:	d001      	beq.n	8002f6c <search_dict+0x120>
		return (SDO_SUB_WRONG);		// set error code
 8002f68:	4b06      	ldr	r3, [pc, #24]	; (8002f84 <search_dict+0x138>)
 8002f6a:	e000      	b.n	8002f6e <search_dict+0x122>
	return (SDO_NOT_EXIST);				// no entry in object dictionary
 8002f6c:	4b06      	ldr	r3, [pc, #24]	; (8002f88 <search_dict+0x13c>)
}
 8002f6e:	4618      	mov	r0, r3
 8002f70:	3714      	adds	r7, #20
 8002f72:	46bd      	mov	sp, r7
 8002f74:	bc80      	pop	{r7}
 8002f76:	4770      	bx	lr
 8002f78:	20000000 	.word	0x20000000
 8002f7c:	06010000 	.word	0x06010000
 8002f80:	06010002 	.word	0x06010002
 8002f84:	06090011 	.word	0x06090011
 8002f88:	06020000 	.word	0x06020000

08002f8c <Get_NodeID>:

#define	_SUBPROG_C_
#include	"AllHeader.h"
extern uint16_t Led_virt;

uint8_t Get_NodeID(void){
 8002f8c:	b580      	push	{r7, lr}
 8002f8e:	b082      	sub	sp, #8
 8002f90:	af00      	add	r7, sp, #0
	uint8_t i, dat1 = 0;
 8002f92:	2300      	movs	r3, #0
 8002f94:	71bb      	strb	r3, [r7, #6]
	for(i=0; i<10; i++)
 8002f96:	2300      	movs	r3, #0
 8002f98:	71fb      	strb	r3, [r7, #7]
 8002f9a:	e015      	b.n	8002fc8 <Get_NodeID+0x3c>
		{
			if(HAL_GPIO_ReadPin(NODE_ID_GPIO_Port,NODE_ID_Pin))
 8002f9c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8002fa0:	4811      	ldr	r0, [pc, #68]	; (8002fe8 <Get_NodeID+0x5c>)
 8002fa2:	f003 fae1 	bl	8006568 <HAL_GPIO_ReadPin>
 8002fa6:	4603      	mov	r3, r0
 8002fa8:	2b00      	cmp	r3, #0
 8002faa:	d002      	beq.n	8002fb2 <Get_NodeID+0x26>
				dat1++;
 8002fac:	79bb      	ldrb	r3, [r7, #6]
 8002fae:	3301      	adds	r3, #1
 8002fb0:	71bb      	strb	r3, [r7, #6]
			__NOP();__NOP();__NOP();__NOP();
 8002fb2:	bf00      	nop
 8002fb4:	bf00      	nop
 8002fb6:	bf00      	nop
 8002fb8:	bf00      	nop
			__NOP();__NOP();__NOP();__NOP();
 8002fba:	bf00      	nop
 8002fbc:	bf00      	nop
 8002fbe:	bf00      	nop
 8002fc0:	bf00      	nop
	for(i=0; i<10; i++)
 8002fc2:	79fb      	ldrb	r3, [r7, #7]
 8002fc4:	3301      	adds	r3, #1
 8002fc6:	71fb      	strb	r3, [r7, #7]
 8002fc8:	79fb      	ldrb	r3, [r7, #7]
 8002fca:	2b09      	cmp	r3, #9
 8002fcc:	d9e6      	bls.n	8002f9c <Get_NodeID+0x10>
		}
	if(dat1 >= 7)
 8002fce:	79bb      	ldrb	r3, [r7, #6]
 8002fd0:	2b06      	cmp	r3, #6
 8002fd2:	d902      	bls.n	8002fda <Get_NodeID+0x4e>
		i =  0x10;
 8002fd4:	2310      	movs	r3, #16
 8002fd6:	71fb      	strb	r3, [r7, #7]
 8002fd8:	e001      	b.n	8002fde <Get_NodeID+0x52>
	else
		i =  0x11;
 8002fda:	2311      	movs	r3, #17
 8002fdc:	71fb      	strb	r3, [r7, #7]

	return i;
 8002fde:	79fb      	ldrb	r3, [r7, #7]
}
 8002fe0:	4618      	mov	r0, r3
 8002fe2:	3708      	adds	r7, #8
 8002fe4:	46bd      	mov	sp, r7
 8002fe6:	bd80      	pop	{r7, pc}
 8002fe8:	40010c00 	.word	0x40010c00

08002fec <Check_InChange>:


uint8_t Check_InChange(uint8_t* buf1, uint8_t* buf2){
 8002fec:	b480      	push	{r7}
 8002fee:	b085      	sub	sp, #20
 8002ff0:	af00      	add	r7, sp, #0
 8002ff2:	6078      	str	r0, [r7, #4]
 8002ff4:	6039      	str	r1, [r7, #0]
	uint8_t i;

	for(i=0; i<mMax_InByte; i++)
 8002ff6:	2300      	movs	r3, #0
 8002ff8:	73fb      	strb	r3, [r7, #15]
 8002ffa:	e00e      	b.n	800301a <Check_InChange+0x2e>
		{
			if(buf1[i] != buf2[i])
 8002ffc:	7bfb      	ldrb	r3, [r7, #15]
 8002ffe:	687a      	ldr	r2, [r7, #4]
 8003000:	4413      	add	r3, r2
 8003002:	781a      	ldrb	r2, [r3, #0]
 8003004:	7bfb      	ldrb	r3, [r7, #15]
 8003006:	6839      	ldr	r1, [r7, #0]
 8003008:	440b      	add	r3, r1
 800300a:	781b      	ldrb	r3, [r3, #0]
 800300c:	429a      	cmp	r2, r3
 800300e:	d001      	beq.n	8003014 <Check_InChange+0x28>
				return 1;
 8003010:	2301      	movs	r3, #1
 8003012:	e008      	b.n	8003026 <Check_InChange+0x3a>
	for(i=0; i<mMax_InByte; i++)
 8003014:	7bfb      	ldrb	r3, [r7, #15]
 8003016:	3301      	adds	r3, #1
 8003018:	73fb      	strb	r3, [r7, #15]
 800301a:	4b05      	ldr	r3, [pc, #20]	; (8003030 <Check_InChange+0x44>)
 800301c:	781b      	ldrb	r3, [r3, #0]
 800301e:	7bfa      	ldrb	r2, [r7, #15]
 8003020:	429a      	cmp	r2, r3
 8003022:	d3eb      	bcc.n	8002ffc <Check_InChange+0x10>
		}
	return 0;
 8003024:	2300      	movs	r3, #0
}
 8003026:	4618      	mov	r0, r3
 8003028:	3714      	adds	r7, #20
 800302a:	46bd      	mov	sp, r7
 800302c:	bc80      	pop	{r7}
 800302e:	4770      	bx	lr
 8003030:	20000990 	.word	0x20000990

08003034 <SPI_SendOneByte>:

void Init_SPI(void){

}

uint8_t SPI_SendOneByte(uint8_t dat){
 8003034:	b480      	push	{r7}
 8003036:	b085      	sub	sp, #20
 8003038:	af00      	add	r7, sp, #0
 800303a:	4603      	mov	r3, r0
 800303c:	71fb      	strb	r3, [r7, #7]
	SCK = 0;
 800303e:	4b13      	ldr	r3, [pc, #76]	; (800308c <SPI_SendOneByte+0x58>)
 8003040:	2200      	movs	r2, #0
 8003042:	601a      	str	r2, [r3, #0]
	__NOP();
 8003044:	bf00      	nop
	for(int i=7;i>=0;i--)
 8003046:	2307      	movs	r3, #7
 8003048:	60fb      	str	r3, [r7, #12]
 800304a:	e016      	b.n	800307a <SPI_SendOneByte+0x46>
	{
		PIN_A7 = (dat >> i) &0x01;
 800304c:	79fa      	ldrb	r2, [r7, #7]
 800304e:	68fb      	ldr	r3, [r7, #12]
 8003050:	fa42 f303 	asr.w	r3, r2, r3
 8003054:	4a0e      	ldr	r2, [pc, #56]	; (8003090 <SPI_SendOneByte+0x5c>)
 8003056:	f003 0301 	and.w	r3, r3, #1
 800305a:	6013      	str	r3, [r2, #0]
		__NOP();
 800305c:	bf00      	nop
		SCK =1;
 800305e:	4b0b      	ldr	r3, [pc, #44]	; (800308c <SPI_SendOneByte+0x58>)
 8003060:	2201      	movs	r2, #1
 8003062:	601a      	str	r2, [r3, #0]
		__NOP();
 8003064:	bf00      	nop
		__NOP();
 8003066:	bf00      	nop
		SCK =0;
 8003068:	4b08      	ldr	r3, [pc, #32]	; (800308c <SPI_SendOneByte+0x58>)
 800306a:	2200      	movs	r2, #0
 800306c:	601a      	str	r2, [r3, #0]
		__NOP();
 800306e:	bf00      	nop
		__NOP();
 8003070:	bf00      	nop
		__NOP();
 8003072:	bf00      	nop
	for(int i=7;i>=0;i--)
 8003074:	68fb      	ldr	r3, [r7, #12]
 8003076:	3b01      	subs	r3, #1
 8003078:	60fb      	str	r3, [r7, #12]
 800307a:	68fb      	ldr	r3, [r7, #12]
 800307c:	2b00      	cmp	r3, #0
 800307e:	dae5      	bge.n	800304c <SPI_SendOneByte+0x18>
//	SSPBUF = dat;
//	while(!(SSPSTAT & 0x01))
//		ClrWdt();
//	dat = SSPBUF;

	return dat;
 8003080:	79fb      	ldrb	r3, [r7, #7]
}
 8003082:	4618      	mov	r0, r3
 8003084:	3714      	adds	r7, #20
 8003086:	46bd      	mov	sp, r7
 8003088:	bc80      	pop	{r7}
 800308a:	4770      	bx	lr
 800308c:	42210194 	.word	0x42210194
 8003090:	4221019c 	.word	0x4221019c

08003094 <ReadInput>:
 														>0:  ���ڰ�ť�壬������166��ʱ�����(1�鰴ť��16���������)
 2��һ��SPI����: ����9���ֽڣ�һ��Ƭѡ��Ч(Ƭѡÿ��ѭ���ƶ�һ�ֽ�)���ܹ�9��ѭ��
 3��9��ѭ����ϣ�����һ��ѭ���ر���������Ƭѡ
============================================================================================================*/
uint8_t 	volatile	Userin[MAX_IN_BYTE];								/* variable for input after debouncing	*/
void ReadInput(void){
 8003094:	b480      	push	{r7}
 8003096:	b085      	sub	sp, #20
 8003098:	af00      	add	r7, sp, #0
//	memcpy((void *)in,(void *)Userin,MAX_IN_BYTE);
//	return ;
	uint8_t i, j, temp;
	uint32_t kCode[3] = {0,0,0};
 800309a:	2300      	movs	r3, #0
 800309c:	603b      	str	r3, [r7, #0]
 800309e:	2300      	movs	r3, #0
 80030a0:	607b      	str	r3, [r7, #4]
 80030a2:	2300      	movs	r3, #0
 80030a4:	60bb      	str	r3, [r7, #8]
//			(((uint32_t)PORTE & 0x07) << 4) |			// PE0~PE2
//			((uint32_t)PORTD << 7) |					// PD0~PD7
//			(((uint32_t)PORTB & 0x03) << 15) |			// PB0~PB1
//			(((uint32_t)PORTB & 0x30) << 13) |			// PB4~PB5
//			(((uint32_t)PORTC & 0x07) << 19));			// PC0~PC2
	kCode[0] = ((GPIOB->IDR) & 0x3FFF);
 80030a6:	4b64      	ldr	r3, [pc, #400]	; (8003238 <ReadInput+0x1a4>)
 80030a8:	689b      	ldr	r3, [r3, #8]
 80030aa:	f3c3 030d 	ubfx	r3, r3, #0, #14
 80030ae:	603b      	str	r3, [r7, #0]

	HC166_PARA_EN(); __NOP();__NOP();__NOP();__NOP();
 80030b0:	4b62      	ldr	r3, [pc, #392]	; (800323c <ReadInput+0x1a8>)
 80030b2:	2200      	movs	r2, #0
 80030b4:	601a      	str	r2, [r3, #0]
 80030b6:	bf00      	nop
 80030b8:	bf00      	nop
 80030ba:	bf00      	nop
 80030bc:	bf00      	nop
	HC166_CLK_LOW();__NOP();__NOP();__NOP();__NOP();
 80030be:	4b60      	ldr	r3, [pc, #384]	; (8003240 <ReadInput+0x1ac>)
 80030c0:	2200      	movs	r2, #0
 80030c2:	601a      	str	r2, [r3, #0]
 80030c4:	bf00      	nop
 80030c6:	bf00      	nop
 80030c8:	bf00      	nop
 80030ca:	bf00      	nop
	HC166_CLK_HIGH();__NOP();__NOP();__NOP();__NOP();
 80030cc:	4b5c      	ldr	r3, [pc, #368]	; (8003240 <ReadInput+0x1ac>)
 80030ce:	2201      	movs	r2, #1
 80030d0:	601a      	str	r2, [r3, #0]
 80030d2:	bf00      	nop
 80030d4:	bf00      	nop
 80030d6:	bf00      	nop
 80030d8:	bf00      	nop
	HC166_CLK_LOW();__NOP();__NOP();__NOP();__NOP();
 80030da:	4b59      	ldr	r3, [pc, #356]	; (8003240 <ReadInput+0x1ac>)
 80030dc:	2200      	movs	r2, #0
 80030de:	601a      	str	r2, [r3, #0]
 80030e0:	bf00      	nop
 80030e2:	bf00      	nop
 80030e4:	bf00      	nop
 80030e6:	bf00      	nop
	HC166_SERI_EN(); __NOP();__NOP();__NOP();__NOP();
 80030e8:	4b54      	ldr	r3, [pc, #336]	; (800323c <ReadInput+0x1a8>)
 80030ea:	2201      	movs	r2, #1
 80030ec:	601a      	str	r2, [r3, #0]
 80030ee:	bf00      	nop
 80030f0:	bf00      	nop
 80030f2:	bf00      	nop
 80030f4:	bf00      	nop
	HC595_LUCK_DIS();
 80030f6:	4b53      	ldr	r3, [pc, #332]	; (8003244 <ReadInput+0x1b0>)
 80030f8:	2200      	movs	r2, #0
 80030fa:	601a      	str	r2, [r3, #0]

	temp =21;
 80030fc:	2315      	movs	r3, #21
 80030fe:	737b      	strb	r3, [r7, #13]
	for(j=0; j<8; j++)
 8003100:	2300      	movs	r3, #0
 8003102:	73bb      	strb	r3, [r7, #14]
 8003104:	e02d      	b.n	8003162 <ReadInput+0xce>
		{
			if (PIN_A6)
 8003106:	4b50      	ldr	r3, [pc, #320]	; (8003248 <ReadInput+0x1b4>)
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	2b00      	cmp	r3, #0
 800310c:	d017      	beq.n	800313e <ReadInput+0xaa>
				kCode[temp / 32] |= (0x01ul << (temp % 32));
 800310e:	7b7b      	ldrb	r3, [r7, #13]
 8003110:	095b      	lsrs	r3, r3, #5
 8003112:	b2d8      	uxtb	r0, r3
 8003114:	4603      	mov	r3, r0
 8003116:	009b      	lsls	r3, r3, #2
 8003118:	f107 0210 	add.w	r2, r7, #16
 800311c:	4413      	add	r3, r2
 800311e:	f853 2c10 	ldr.w	r2, [r3, #-16]
 8003122:	7b7b      	ldrb	r3, [r7, #13]
 8003124:	f003 031f 	and.w	r3, r3, #31
 8003128:	2101      	movs	r1, #1
 800312a:	fa01 f303 	lsl.w	r3, r1, r3
 800312e:	4601      	mov	r1, r0
 8003130:	431a      	orrs	r2, r3
 8003132:	008b      	lsls	r3, r1, #2
 8003134:	f107 0110 	add.w	r1, r7, #16
 8003138:	440b      	add	r3, r1
 800313a:	f843 2c10 	str.w	r2, [r3, #-16]
			HC166_CLK_HIGH();__NOP();__NOP();__NOP();__NOP();
 800313e:	4b40      	ldr	r3, [pc, #256]	; (8003240 <ReadInput+0x1ac>)
 8003140:	2201      	movs	r2, #1
 8003142:	601a      	str	r2, [r3, #0]
 8003144:	bf00      	nop
 8003146:	bf00      	nop
 8003148:	bf00      	nop
 800314a:	bf00      	nop
			HC166_CLK_LOW();__NOP();__NOP();
 800314c:	4b3c      	ldr	r3, [pc, #240]	; (8003240 <ReadInput+0x1ac>)
 800314e:	2200      	movs	r2, #0
 8003150:	601a      	str	r2, [r3, #0]
 8003152:	bf00      	nop
 8003154:	bf00      	nop
			--temp;
 8003156:	7b7b      	ldrb	r3, [r7, #13]
 8003158:	3b01      	subs	r3, #1
 800315a:	737b      	strb	r3, [r7, #13]
	for(j=0; j<8; j++)
 800315c:	7bbb      	ldrb	r3, [r7, #14]
 800315e:	3301      	adds	r3, #1
 8003160:	73bb      	strb	r3, [r7, #14]
 8003162:	7bbb      	ldrb	r3, [r7, #14]
 8003164:	2b07      	cmp	r3, #7
 8003166:	d9ce      	bls.n	8003106 <ReadInput+0x72>
		}

	__NOP();__NOP();__NOP();__NOP();
 8003168:	bf00      	nop
 800316a:	bf00      	nop
 800316c:	bf00      	nop
 800316e:	bf00      	nop
	__NOP();__NOP();__NOP();__NOP();
 8003170:	bf00      	nop
 8003172:	bf00      	nop
 8003174:	bf00      	nop
 8003176:	bf00      	nop
	__NOP();__NOP();__NOP();__NOP();
 8003178:	bf00      	nop
 800317a:	bf00      	nop
 800317c:	bf00      	nop
 800317e:	bf00      	nop
			__NOP();__NOP();__NOP();__NOP();
			__NOP();__NOP();__NOP();__NOP();
//			SSPCON1 = 0x32;
		}
#endif
	for (i=0; i<MAX_IN_BYTE; ++i)
 8003180:	2300      	movs	r3, #0
 8003182:	73fb      	strb	r3, [r7, #15]
 8003184:	e015      	b.n	80031b2 <ReadInput+0x11e>
		{	
			input[2][i] = input[1][i];
 8003186:	7bfa      	ldrb	r2, [r7, #15]
 8003188:	7bfb      	ldrb	r3, [r7, #15]
 800318a:	4930      	ldr	r1, [pc, #192]	; (800324c <ReadInput+0x1b8>)
 800318c:	440a      	add	r2, r1
 800318e:	7a52      	ldrb	r2, [r2, #9]
 8003190:	b2d1      	uxtb	r1, r2
 8003192:	4a2e      	ldr	r2, [pc, #184]	; (800324c <ReadInput+0x1b8>)
 8003194:	4413      	add	r3, r2
 8003196:	460a      	mov	r2, r1
 8003198:	749a      	strb	r2, [r3, #18]
			input[1][i] = input[0][i];
 800319a:	7bfa      	ldrb	r2, [r7, #15]
 800319c:	7bfb      	ldrb	r3, [r7, #15]
 800319e:	492b      	ldr	r1, [pc, #172]	; (800324c <ReadInput+0x1b8>)
 80031a0:	5c8a      	ldrb	r2, [r1, r2]
 80031a2:	b2d1      	uxtb	r1, r2
 80031a4:	4a29      	ldr	r2, [pc, #164]	; (800324c <ReadInput+0x1b8>)
 80031a6:	4413      	add	r3, r2
 80031a8:	460a      	mov	r2, r1
 80031aa:	725a      	strb	r2, [r3, #9]
	for (i=0; i<MAX_IN_BYTE; ++i)
 80031ac:	7bfb      	ldrb	r3, [r7, #15]
 80031ae:	3301      	adds	r3, #1
 80031b0:	73fb      	strb	r3, [r7, #15]
 80031b2:	7bfb      	ldrb	r3, [r7, #15]
 80031b4:	2b08      	cmp	r3, #8
 80031b6:	d9e6      	bls.n	8003186 <ReadInput+0xf2>
		}
	input[0][0] = (uint8_t)kCode[0];
 80031b8:	683b      	ldr	r3, [r7, #0]
 80031ba:	b2da      	uxtb	r2, r3
 80031bc:	4b23      	ldr	r3, [pc, #140]	; (800324c <ReadInput+0x1b8>)
 80031be:	701a      	strb	r2, [r3, #0]
	input[0][1] = (uint8_t)(kCode[0] >> 8);
 80031c0:	683b      	ldr	r3, [r7, #0]
 80031c2:	0a1b      	lsrs	r3, r3, #8
 80031c4:	b2da      	uxtb	r2, r3
 80031c6:	4b21      	ldr	r3, [pc, #132]	; (800324c <ReadInput+0x1b8>)
 80031c8:	705a      	strb	r2, [r3, #1]
	input[0][2] = (uint8_t)(kCode[0] >> 16);
 80031ca:	683b      	ldr	r3, [r7, #0]
 80031cc:	0c1b      	lsrs	r3, r3, #16
 80031ce:	b2da      	uxtb	r2, r3
 80031d0:	4b1e      	ldr	r3, [pc, #120]	; (800324c <ReadInput+0x1b8>)
 80031d2:	709a      	strb	r2, [r3, #2]
	j = 3;
 80031d4:	2303      	movs	r3, #3
 80031d6:	73bb      	strb	r3, [r7, #14]
				input[0][8] = (uint8_t)kCode[2];
				j = 9;
				break;				
		}
#endif
	for (i=0; i<j; ++i)
 80031d8:	2300      	movs	r3, #0
 80031da:	73fb      	strb	r3, [r7, #15]
 80031dc:	e021      	b.n	8003222 <ReadInput+0x18e>
		{	
			if (input[2][i] == input[1][i] && input[1][i] == input[0][i])
 80031de:	7bfb      	ldrb	r3, [r7, #15]
 80031e0:	4a1a      	ldr	r2, [pc, #104]	; (800324c <ReadInput+0x1b8>)
 80031e2:	4413      	add	r3, r2
 80031e4:	7c9b      	ldrb	r3, [r3, #18]
 80031e6:	b2da      	uxtb	r2, r3
 80031e8:	7bfb      	ldrb	r3, [r7, #15]
 80031ea:	4918      	ldr	r1, [pc, #96]	; (800324c <ReadInput+0x1b8>)
 80031ec:	440b      	add	r3, r1
 80031ee:	7a5b      	ldrb	r3, [r3, #9]
 80031f0:	b2db      	uxtb	r3, r3
 80031f2:	429a      	cmp	r2, r3
 80031f4:	d112      	bne.n	800321c <ReadInput+0x188>
 80031f6:	7bfb      	ldrb	r3, [r7, #15]
 80031f8:	4a14      	ldr	r2, [pc, #80]	; (800324c <ReadInput+0x1b8>)
 80031fa:	4413      	add	r3, r2
 80031fc:	7a5b      	ldrb	r3, [r3, #9]
 80031fe:	b2da      	uxtb	r2, r3
 8003200:	7bfb      	ldrb	r3, [r7, #15]
 8003202:	4912      	ldr	r1, [pc, #72]	; (800324c <ReadInput+0x1b8>)
 8003204:	5ccb      	ldrb	r3, [r1, r3]
 8003206:	b2db      	uxtb	r3, r3
 8003208:	429a      	cmp	r2, r3
 800320a:	d107      	bne.n	800321c <ReadInput+0x188>
				in[i] = input[2][i];
 800320c:	7bfa      	ldrb	r2, [r7, #15]
 800320e:	7bfb      	ldrb	r3, [r7, #15]
 8003210:	490e      	ldr	r1, [pc, #56]	; (800324c <ReadInput+0x1b8>)
 8003212:	440a      	add	r2, r1
 8003214:	7c92      	ldrb	r2, [r2, #18]
 8003216:	b2d1      	uxtb	r1, r2
 8003218:	4a0d      	ldr	r2, [pc, #52]	; (8003250 <ReadInput+0x1bc>)
 800321a:	54d1      	strb	r1, [r2, r3]
	for (i=0; i<j; ++i)
 800321c:	7bfb      	ldrb	r3, [r7, #15]
 800321e:	3301      	adds	r3, #1
 8003220:	73fb      	strb	r3, [r7, #15]
 8003222:	7bfa      	ldrb	r2, [r7, #15]
 8003224:	7bbb      	ldrb	r3, [r7, #14]
 8003226:	429a      	cmp	r2, r3
 8003228:	d3d9      	bcc.n	80031de <ReadInput+0x14a>
		}
}
 800322a:	bf00      	nop
 800322c:	bf00      	nop
 800322e:	3714      	adds	r7, #20
 8003230:	46bd      	mov	sp, r7
 8003232:	bc80      	pop	{r7}
 8003234:	4770      	bx	lr
 8003236:	bf00      	nop
 8003238:	40010c00 	.word	0x40010c00
 800323c:	422101bc 	.word	0x422101bc
 8003240:	42210194 	.word	0x42210194
 8003244:	42210184 	.word	0x42210184
 8003248:	42210118 	.word	0x42210118
 800324c:	200005a4 	.word	0x200005a4
 8003250:	20000390 	.word	0x20000390

08003254 <Out_Prog>:
/*========================         ����źŴ���          ===================================
	1������ź�: ֻ����70����ť�ƣ�������2����վ�ӣ�1�����ط���������������ĳ�����
	2���ߵ�ƽ����
==============================================================================================*/
static uint8_t out_old[MAX_IN_BYTE] = {0,0,0,0,0,0,0,0,0};
void Out_Prog(void){
 8003254:	b580      	push	{r7, lr}
 8003256:	b084      	sub	sp, #16
 8003258:	af00      	add	r7, sp, #0
	uint8_t i, j, temp;
	uint16_t shift = 0;
 800325a:	2300      	movs	r3, #0
 800325c:	817b      	strh	r3, [r7, #10]
	uint8_t out_state[MAX_IN_BYTE];


	for(i=0; i<mMax_InByte; i++)
 800325e:	2300      	movs	r3, #0
 8003260:	73fb      	strb	r3, [r7, #15]
 8003262:	e011      	b.n	8003288 <Out_Prog+0x34>
		out_state[i] = out[i] ^ out_polarity[i];		// read input state; invert if desired
 8003264:	7bfb      	ldrb	r3, [r7, #15]
 8003266:	4a7d      	ldr	r2, [pc, #500]	; (800345c <Out_Prog+0x208>)
 8003268:	5cd3      	ldrb	r3, [r2, r3]
 800326a:	b2d9      	uxtb	r1, r3
 800326c:	7bfb      	ldrb	r3, [r7, #15]
 800326e:	4a7c      	ldr	r2, [pc, #496]	; (8003460 <Out_Prog+0x20c>)
 8003270:	5cd2      	ldrb	r2, [r2, r3]
 8003272:	7bfb      	ldrb	r3, [r7, #15]
 8003274:	404a      	eors	r2, r1
 8003276:	b2d2      	uxtb	r2, r2
 8003278:	f107 0110 	add.w	r1, r7, #16
 800327c:	440b      	add	r3, r1
 800327e:	f803 2c10 	strb.w	r2, [r3, #-16]
	for(i=0; i<mMax_InByte; i++)
 8003282:	7bfb      	ldrb	r3, [r7, #15]
 8003284:	3301      	adds	r3, #1
 8003286:	73fb      	strb	r3, [r7, #15]
 8003288:	4b76      	ldr	r3, [pc, #472]	; (8003464 <Out_Prog+0x210>)
 800328a:	781b      	ldrb	r3, [r3, #0]
 800328c:	7bfa      	ldrb	r2, [r7, #15]
 800328e:	429a      	cmp	r2, r3
 8003290:	d3e8      	bcc.n	8003264 <Out_Prog+0x10>
//	out_state[0] = ((out[0]&0x03) | (uint8_t)Led_virt) ^  out_polarity[0];
//	out_state[1] = (uint8_t)(Led_virt>>8) ^  out_polarity[1];
	if(Check_InChange(out_state, out_old) == 0)	return;
 8003292:	463b      	mov	r3, r7
 8003294:	4974      	ldr	r1, [pc, #464]	; (8003468 <Out_Prog+0x214>)
 8003296:	4618      	mov	r0, r3
 8003298:	f7ff fea8 	bl	8002fec <Check_InChange>
 800329c:	4603      	mov	r3, r0
 800329e:	2b00      	cmp	r3, #0
 80032a0:	f000 80d7 	beq.w	8003452 <Out_Prog+0x1fe>

	HC595_LUCK_DIS();
 80032a4:	4b71      	ldr	r3, [pc, #452]	; (800346c <Out_Prog+0x218>)
 80032a6:	2200      	movs	r2, #0
 80032a8:	601a      	str	r2, [r3, #0]

	if( mExtern_Number )
 80032aa:	4b71      	ldr	r3, [pc, #452]	; (8003470 <Out_Prog+0x21c>)
 80032ac:	781b      	ldrb	r3, [r3, #0]
 80032ae:	2b00      	cmp	r3, #0
 80032b0:	f000 8084 	beq.w	80033bc <Out_Prog+0x168>
		{//������չ��
			for(i=mExtern_Number; i>0; i--)
 80032b4:	4b6e      	ldr	r3, [pc, #440]	; (8003470 <Out_Prog+0x21c>)
 80032b6:	781b      	ldrb	r3, [r3, #0]
 80032b8:	73fb      	strb	r3, [r7, #15]
 80032ba:	e041      	b.n	8003340 <Out_Prog+0xec>
				{
					shift = (((uint16_t)out_state[i * 2 + 2] << 8) | out_state[i * 2 + 1]) << 2;
 80032bc:	7bfb      	ldrb	r3, [r7, #15]
 80032be:	3301      	adds	r3, #1
 80032c0:	005b      	lsls	r3, r3, #1
 80032c2:	f107 0210 	add.w	r2, r7, #16
 80032c6:	4413      	add	r3, r2
 80032c8:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 80032cc:	021b      	lsls	r3, r3, #8
 80032ce:	b21a      	sxth	r2, r3
 80032d0:	7bfb      	ldrb	r3, [r7, #15]
 80032d2:	005b      	lsls	r3, r3, #1
 80032d4:	3301      	adds	r3, #1
 80032d6:	f107 0110 	add.w	r1, r7, #16
 80032da:	440b      	add	r3, r1
 80032dc:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 80032e0:	b21b      	sxth	r3, r3
 80032e2:	4313      	orrs	r3, r2
 80032e4:	b21b      	sxth	r3, r3
 80032e6:	b29b      	uxth	r3, r3
 80032e8:	009b      	lsls	r3, r3, #2
 80032ea:	817b      	strh	r3, [r7, #10]
					temp = out_state[i * 2] & 0xC0; 	//ȡ����2λ
 80032ec:	7bfb      	ldrb	r3, [r7, #15]
 80032ee:	005b      	lsls	r3, r3, #1
 80032f0:	f107 0210 	add.w	r2, r7, #16
 80032f4:	4413      	add	r3, r2
 80032f6:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 80032fa:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80032fe:	737b      	strb	r3, [r7, #13]
					shift |= (temp >> 6);
 8003300:	7b7b      	ldrb	r3, [r7, #13]
 8003302:	099b      	lsrs	r3, r3, #6
 8003304:	b2db      	uxtb	r3, r3
 8003306:	b29a      	uxth	r2, r3
 8003308:	897b      	ldrh	r3, [r7, #10]
 800330a:	4313      	orrs	r3, r2
 800330c:	817b      	strh	r3, [r7, #10]
					out_state[i * 2 + 2] = (uint8_t)(shift >> 8);
 800330e:	897b      	ldrh	r3, [r7, #10]
 8003310:	0a1b      	lsrs	r3, r3, #8
 8003312:	b29a      	uxth	r2, r3
 8003314:	7bfb      	ldrb	r3, [r7, #15]
 8003316:	3301      	adds	r3, #1
 8003318:	005b      	lsls	r3, r3, #1
 800331a:	b2d2      	uxtb	r2, r2
 800331c:	f107 0110 	add.w	r1, r7, #16
 8003320:	440b      	add	r3, r1
 8003322:	f803 2c10 	strb.w	r2, [r3, #-16]
					out_state[i * 2 + 1] = ((uint8_t)shift);
 8003326:	7bfb      	ldrb	r3, [r7, #15]
 8003328:	005b      	lsls	r3, r3, #1
 800332a:	3301      	adds	r3, #1
 800332c:	897a      	ldrh	r2, [r7, #10]
 800332e:	b2d2      	uxtb	r2, r2
 8003330:	f107 0110 	add.w	r1, r7, #16
 8003334:	440b      	add	r3, r1
 8003336:	f803 2c10 	strb.w	r2, [r3, #-16]
			for(i=mExtern_Number; i>0; i--)
 800333a:	7bfb      	ldrb	r3, [r7, #15]
 800333c:	3b01      	subs	r3, #1
 800333e:	73fb      	strb	r3, [r7, #15]
 8003340:	7bfb      	ldrb	r3, [r7, #15]
 8003342:	2b00      	cmp	r3, #0
 8003344:	d1ba      	bne.n	80032bc <Out_Prog+0x68>
				}
			for(i = mExtern_Number * 2 + 3; i > 0; i--)
 8003346:	4b4a      	ldr	r3, [pc, #296]	; (8003470 <Out_Prog+0x21c>)
 8003348:	781b      	ldrb	r3, [r3, #0]
 800334a:	005b      	lsls	r3, r3, #1
 800334c:	b2db      	uxtb	r3, r3
 800334e:	3303      	adds	r3, #3
 8003350:	73fb      	strb	r3, [r7, #15]
 8003352:	e027      	b.n	80033a4 <Out_Prog+0x150>
				{
					temp = 0;
 8003354:	2300      	movs	r3, #0
 8003356:	737b      	strb	r3, [r7, #13]
					for(j=0; j<8; j++)
 8003358:	2300      	movs	r3, #0
 800335a:	73bb      	strb	r3, [r7, #14]
 800335c:	e018      	b.n	8003390 <Out_Prog+0x13c>
						{
							temp <<= 1;
 800335e:	7b7b      	ldrb	r3, [r7, #13]
 8003360:	005b      	lsls	r3, r3, #1
 8003362:	737b      	strb	r3, [r7, #13]
							if(out_state[i-1] & (1 << j))
 8003364:	7bfb      	ldrb	r3, [r7, #15]
 8003366:	3b01      	subs	r3, #1
 8003368:	f107 0210 	add.w	r2, r7, #16
 800336c:	4413      	add	r3, r2
 800336e:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 8003372:	461a      	mov	r2, r3
 8003374:	7bbb      	ldrb	r3, [r7, #14]
 8003376:	fa42 f303 	asr.w	r3, r2, r3
 800337a:	f003 0301 	and.w	r3, r3, #1
 800337e:	2b00      	cmp	r3, #0
 8003380:	d003      	beq.n	800338a <Out_Prog+0x136>
								temp |= 0x01;
 8003382:	7b7b      	ldrb	r3, [r7, #13]
 8003384:	f043 0301 	orr.w	r3, r3, #1
 8003388:	737b      	strb	r3, [r7, #13]
					for(j=0; j<8; j++)
 800338a:	7bbb      	ldrb	r3, [r7, #14]
 800338c:	3301      	adds	r3, #1
 800338e:	73bb      	strb	r3, [r7, #14]
 8003390:	7bbb      	ldrb	r3, [r7, #14]
 8003392:	2b07      	cmp	r3, #7
 8003394:	d9e3      	bls.n	800335e <Out_Prog+0x10a>
						}
					SPI_SendOneByte(temp);
 8003396:	7b7b      	ldrb	r3, [r7, #13]
 8003398:	4618      	mov	r0, r3
 800339a:	f7ff fe4b 	bl	8003034 <SPI_SendOneByte>
			for(i = mExtern_Number * 2 + 3; i > 0; i--)
 800339e:	7bfb      	ldrb	r3, [r7, #15]
 80033a0:	3b01      	subs	r3, #1
 80033a2:	73fb      	strb	r3, [r7, #15]
 80033a4:	7bfb      	ldrb	r3, [r7, #15]
 80033a6:	2b00      	cmp	r3, #0
 80033a8:	d1d4      	bne.n	8003354 <Out_Prog+0x100>
				}
			HC595_LUCK_EN();
 80033aa:	4b30      	ldr	r3, [pc, #192]	; (800346c <Out_Prog+0x218>)
 80033ac:	2201      	movs	r2, #1
 80033ae:	601a      	str	r2, [r3, #0]
			__NOP();__NOP();
 80033b0:	bf00      	nop
 80033b2:	bf00      	nop
			HC595_LUCK_DIS();
 80033b4:	4b2d      	ldr	r3, [pc, #180]	; (800346c <Out_Prog+0x218>)
 80033b6:	2200      	movs	r2, #0
 80033b8:	601a      	str	r2, [r3, #0]
 80033ba:	e035      	b.n	8003428 <Out_Prog+0x1d4>
		}
	else
		{//û����չ��
			for(i=3; i>0; i--)
 80033bc:	2303      	movs	r3, #3
 80033be:	73fb      	strb	r3, [r7, #15]
 80033c0:	e027      	b.n	8003412 <Out_Prog+0x1be>
				{
					temp = 0;
 80033c2:	2300      	movs	r3, #0
 80033c4:	737b      	strb	r3, [r7, #13]
					for(j=0; j<8; j++)
 80033c6:	2300      	movs	r3, #0
 80033c8:	73bb      	strb	r3, [r7, #14]
 80033ca:	e018      	b.n	80033fe <Out_Prog+0x1aa>
						{
							temp <<= 1;
 80033cc:	7b7b      	ldrb	r3, [r7, #13]
 80033ce:	005b      	lsls	r3, r3, #1
 80033d0:	737b      	strb	r3, [r7, #13]
							if(out_state[i-1] & (1 << j))
 80033d2:	7bfb      	ldrb	r3, [r7, #15]
 80033d4:	3b01      	subs	r3, #1
 80033d6:	f107 0210 	add.w	r2, r7, #16
 80033da:	4413      	add	r3, r2
 80033dc:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 80033e0:	461a      	mov	r2, r3
 80033e2:	7bbb      	ldrb	r3, [r7, #14]
 80033e4:	fa42 f303 	asr.w	r3, r2, r3
 80033e8:	f003 0301 	and.w	r3, r3, #1
 80033ec:	2b00      	cmp	r3, #0
 80033ee:	d003      	beq.n	80033f8 <Out_Prog+0x1a4>
								temp |= 0x01;
 80033f0:	7b7b      	ldrb	r3, [r7, #13]
 80033f2:	f043 0301 	orr.w	r3, r3, #1
 80033f6:	737b      	strb	r3, [r7, #13]
					for(j=0; j<8; j++)
 80033f8:	7bbb      	ldrb	r3, [r7, #14]
 80033fa:	3301      	adds	r3, #1
 80033fc:	73bb      	strb	r3, [r7, #14]
 80033fe:	7bbb      	ldrb	r3, [r7, #14]
 8003400:	2b07      	cmp	r3, #7
 8003402:	d9e3      	bls.n	80033cc <Out_Prog+0x178>
						}
					SPI_SendOneByte(temp);
 8003404:	7b7b      	ldrb	r3, [r7, #13]
 8003406:	4618      	mov	r0, r3
 8003408:	f7ff fe14 	bl	8003034 <SPI_SendOneByte>
			for(i=3; i>0; i--)
 800340c:	7bfb      	ldrb	r3, [r7, #15]
 800340e:	3b01      	subs	r3, #1
 8003410:	73fb      	strb	r3, [r7, #15]
 8003412:	7bfb      	ldrb	r3, [r7, #15]
 8003414:	2b00      	cmp	r3, #0
 8003416:	d1d4      	bne.n	80033c2 <Out_Prog+0x16e>
				}
			HC595_LUCK_EN();
 8003418:	4b14      	ldr	r3, [pc, #80]	; (800346c <Out_Prog+0x218>)
 800341a:	2201      	movs	r2, #1
 800341c:	601a      	str	r2, [r3, #0]
			__NOP();__NOP();
 800341e:	bf00      	nop
 8003420:	bf00      	nop
			HC595_LUCK_DIS();
 8003422:	4b12      	ldr	r3, [pc, #72]	; (800346c <Out_Prog+0x218>)
 8003424:	2200      	movs	r2, #0
 8003426:	601a      	str	r2, [r3, #0]
		}
	for(i=0; i<mMax_InByte; i++)
 8003428:	2300      	movs	r3, #0
 800342a:	73fb      	strb	r3, [r7, #15]
 800342c:	e00b      	b.n	8003446 <Out_Prog+0x1f2>
		out_old[i] = out_state[i];
 800342e:	7bfa      	ldrb	r2, [r7, #15]
 8003430:	7bfb      	ldrb	r3, [r7, #15]
 8003432:	f107 0110 	add.w	r1, r7, #16
 8003436:	440a      	add	r2, r1
 8003438:	f812 1c10 	ldrb.w	r1, [r2, #-16]
 800343c:	4a0a      	ldr	r2, [pc, #40]	; (8003468 <Out_Prog+0x214>)
 800343e:	54d1      	strb	r1, [r2, r3]
	for(i=0; i<mMax_InByte; i++)
 8003440:	7bfb      	ldrb	r3, [r7, #15]
 8003442:	3301      	adds	r3, #1
 8003444:	73fb      	strb	r3, [r7, #15]
 8003446:	4b07      	ldr	r3, [pc, #28]	; (8003464 <Out_Prog+0x210>)
 8003448:	781b      	ldrb	r3, [r3, #0]
 800344a:	7bfa      	ldrb	r2, [r7, #15]
 800344c:	429a      	cmp	r2, r3
 800344e:	d3ee      	bcc.n	800342e <Out_Prog+0x1da>
 8003450:	e000      	b.n	8003454 <Out_Prog+0x200>
	if(Check_InChange(out_state, out_old) == 0)	return;
 8003452:	bf00      	nop
}
 8003454:	3710      	adds	r7, #16
 8003456:	46bd      	mov	sp, r7
 8003458:	bd80      	pop	{r7, pc}
 800345a:	bf00      	nop
 800345c:	200001ec 	.word	0x200001ec
 8003460:	2000039c 	.word	0x2000039c
 8003464:	20000990 	.word	0x20000990
 8003468:	200001dc 	.word	0x200001dc
 800346c:	42210184 	.word	0x42210184
 8003470:	200001f5 	.word	0x200001f5

08003474 <test_mode>:

void test_mode(void){
 8003474:	b590      	push	{r4, r7, lr}
 8003476:	b087      	sub	sp, #28
 8003478:	af00      	add	r7, sp, #0
	uint8_t i, j;
	uint8_t help;
	uint8_t instate[MAX_IN_BYTE];
	uint8_t testno = 0;
 800347a:	2300      	movs	r3, #0
 800347c:	75bb      	strb	r3, [r7, #22]
	uint8_t pBuf[5];

	for(i=0; i<MAX_IN_BYTE; i++)
 800347e:	2300      	movs	r3, #0
 8003480:	75fb      	strb	r3, [r7, #23]
 8003482:	e015      	b.n	80034b0 <test_mode+0x3c>
	{
		in_polarity[i] = 0;
 8003484:	7dfb      	ldrb	r3, [r7, #23]
 8003486:	4aab      	ldr	r2, [pc, #684]	; (8003734 <test_mode+0x2c0>)
 8003488:	2100      	movs	r1, #0
 800348a:	54d1      	strb	r1, [r2, r3]
		out_polarity[i] = 0;
 800348c:	7dfb      	ldrb	r3, [r7, #23]
 800348e:	4aaa      	ldr	r2, [pc, #680]	; (8003738 <test_mode+0x2c4>)
 8003490:	2100      	movs	r1, #0
 8003492:	54d1      	strb	r1, [r2, r3]
		outpush[i] = 0;
 8003494:	7dfb      	ldrb	r3, [r7, #23]
 8003496:	4aa9      	ldr	r2, [pc, #676]	; (800373c <test_mode+0x2c8>)
 8003498:	2100      	movs	r1, #0
 800349a:	54d1      	strb	r1, [r2, r3]
		instate[i] = 0;
 800349c:	7dfb      	ldrb	r3, [r7, #23]
 800349e:	f107 0218 	add.w	r2, r7, #24
 80034a2:	4413      	add	r3, r2
 80034a4:	2200      	movs	r2, #0
 80034a6:	f803 2c10 	strb.w	r2, [r3, #-16]
	for(i=0; i<MAX_IN_BYTE; i++)
 80034aa:	7dfb      	ldrb	r3, [r7, #23]
 80034ac:	3301      	adds	r3, #1
 80034ae:	75fb      	strb	r3, [r7, #23]
 80034b0:	7dfb      	ldrb	r3, [r7, #23]
 80034b2:	2b08      	cmp	r3, #8
 80034b4:	d9e6      	bls.n	8003484 <test_mode+0x10>
	}

	for (i = 1; i < MAX_IO_TYPE; i++)
 80034b6:	2301      	movs	r3, #1
 80034b8:	75fb      	strb	r3, [r7, #23]
 80034ba:	e006      	b.n	80034ca <test_mode+0x56>
  	virt_in  [i] = 0;
 80034bc:	7dfb      	ldrb	r3, [r7, #23]
 80034be:	4aa0      	ldr	r2, [pc, #640]	; (8003740 <test_mode+0x2cc>)
 80034c0:	2100      	movs	r1, #0
 80034c2:	54d1      	strb	r1, [r2, r3]
	for (i = 1; i < MAX_IO_TYPE; i++)
 80034c4:	7dfb      	ldrb	r3, [r7, #23]
 80034c6:	3301      	adds	r3, #1
 80034c8:	75fb      	strb	r3, [r7, #23]
 80034ca:	7dfb      	ldrb	r3, [r7, #23]
 80034cc:	2b06      	cmp	r3, #6
 80034ce:	d9f5      	bls.n	80034bc <test_mode+0x48>
	virt_in  [IO_BASIC_FUNC] = TEST_IO;
 80034d0:	4b9b      	ldr	r3, [pc, #620]	; (8003740 <test_mode+0x2cc>)
 80034d2:	22f0      	movs	r2, #240	; 0xf0
 80034d4:	701a      	strb	r2, [r3, #0]
	heartbeat = 200;
 80034d6:	4b9b      	ldr	r3, [pc, #620]	; (8003744 <test_mode+0x2d0>)
 80034d8:	22c8      	movs	r2, #200	; 0xc8
 80034da:	701a      	strb	r2, [r3, #0]
//	TRISCbits.TRISC7	= 0;			//RC7 is output
//	LATCbits.LATC6 = 0;
//	LATCbits.LATC7 = 0;

	//����ģʽĬ��Ϊ3����չ��
	mExtern_Number = 3;
 80034dc:	4b9a      	ldr	r3, [pc, #616]	; (8003748 <test_mode+0x2d4>)
 80034de:	2203      	movs	r2, #3
 80034e0:	701a      	strb	r2, [r3, #0]
	mInOut_Number = (mExtern_Number*16 + 22) % (MAX_IN + 1);
 80034e2:	4b99      	ldr	r3, [pc, #612]	; (8003748 <test_mode+0x2d4>)
 80034e4:	781b      	ldrb	r3, [r3, #0]
 80034e6:	011b      	lsls	r3, r3, #4
 80034e8:	f103 0216 	add.w	r2, r3, #22
 80034ec:	4b97      	ldr	r3, [pc, #604]	; (800374c <test_mode+0x2d8>)
 80034ee:	fb83 1302 	smull	r1, r3, r3, r2
 80034f2:	4413      	add	r3, r2
 80034f4:	1199      	asrs	r1, r3, #6
 80034f6:	17d3      	asrs	r3, r2, #31
 80034f8:	1ac9      	subs	r1, r1, r3
 80034fa:	460b      	mov	r3, r1
 80034fc:	00db      	lsls	r3, r3, #3
 80034fe:	440b      	add	r3, r1
 8003500:	00db      	lsls	r3, r3, #3
 8003502:	1a5b      	subs	r3, r3, r1
 8003504:	1ad1      	subs	r1, r2, r3
 8003506:	b2ca      	uxtb	r2, r1
 8003508:	4b91      	ldr	r3, [pc, #580]	; (8003750 <test_mode+0x2dc>)
 800350a:	701a      	strb	r2, [r3, #0]
	mMax_InByte = (mInOut_Number >> 3) + 1;
 800350c:	4b90      	ldr	r3, [pc, #576]	; (8003750 <test_mode+0x2dc>)
 800350e:	781b      	ldrb	r3, [r3, #0]
 8003510:	08db      	lsrs	r3, r3, #3
 8003512:	b2db      	uxtb	r3, r3
 8003514:	3301      	adds	r3, #1
 8003516:	b2da      	uxtb	r2, r3
 8003518:	4b8e      	ldr	r3, [pc, #568]	; (8003754 <test_mode+0x2e0>)
 800351a:	701a      	strb	r2, [r3, #0]

	while (1)
		{
			if (!heartbeat)
 800351c:	4b89      	ldr	r3, [pc, #548]	; (8003744 <test_mode+0x2d0>)
 800351e:	781b      	ldrb	r3, [r3, #0]
 8003520:	2b00      	cmp	r3, #0
 8003522:	d102      	bne.n	800352a <test_mode+0xb6>
				{
//					TXB1D0    = nmtstate;							/* write data uint8_t for HEARTBEAT		*/
//					TXB1CONbits.TXREQ = 1;							// transmit request
					heartbeat = 200;
 8003524:	4b87      	ldr	r3, [pc, #540]	; (8003744 <test_mode+0x2d0>)
 8003526:	22c8      	movs	r2, #200	; 0xc8
 8003528:	701a      	strb	r2, [r3, #0]
				}
			ClrWdt();
 800352a:	f000 fd95 	bl	8004058 <ClrWdt>

			if ( Check_InChange(instate, (uint8_t *)in) )					// input state changed
 800352e:	f107 0308 	add.w	r3, r7, #8
 8003532:	4989      	ldr	r1, [pc, #548]	; (8003758 <test_mode+0x2e4>)
 8003534:	4618      	mov	r0, r3
 8003536:	f7ff fd59 	bl	8002fec <Check_InChange>
 800353a:	4603      	mov	r3, r0
 800353c:	2b00      	cmp	r3, #0
 800353e:	f000 8085 	beq.w	800364c <test_mode+0x1d8>
				{
					for(i=0; i<mInOut_Number; i++)
 8003542:	2300      	movs	r3, #0
 8003544:	75fb      	strb	r3, [r7, #23]
 8003546:	e067      	b.n	8003618 <test_mode+0x1a4>
						{
							help = bit_select (instate[i/8], i%8);
 8003548:	7dfb      	ldrb	r3, [r7, #23]
 800354a:	08db      	lsrs	r3, r3, #3
 800354c:	b2db      	uxtb	r3, r3
 800354e:	f107 0218 	add.w	r2, r7, #24
 8003552:	4413      	add	r3, r2
 8003554:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 8003558:	461a      	mov	r2, r3
 800355a:	7dfb      	ldrb	r3, [r7, #23]
 800355c:	f003 0307 	and.w	r3, r3, #7
 8003560:	fa42 f303 	asr.w	r3, r2, r3
 8003564:	b2db      	uxtb	r3, r3
 8003566:	f003 0301 	and.w	r3, r3, #1
 800356a:	757b      	strb	r3, [r7, #21]
							if (help != bit_select (in[i/8], i%8))
 800356c:	7d7a      	ldrb	r2, [r7, #21]
 800356e:	7dfb      	ldrb	r3, [r7, #23]
 8003570:	08db      	lsrs	r3, r3, #3
 8003572:	b2db      	uxtb	r3, r3
 8003574:	4619      	mov	r1, r3
 8003576:	4b78      	ldr	r3, [pc, #480]	; (8003758 <test_mode+0x2e4>)
 8003578:	5c5b      	ldrb	r3, [r3, r1]
 800357a:	b2db      	uxtb	r3, r3
 800357c:	4619      	mov	r1, r3
 800357e:	7dfb      	ldrb	r3, [r7, #23]
 8003580:	f003 0307 	and.w	r3, r3, #7
 8003584:	fa41 f303 	asr.w	r3, r1, r3
 8003588:	f003 0301 	and.w	r3, r3, #1
 800358c:	429a      	cmp	r2, r3
 800358e:	d040      	beq.n	8003612 <test_mode+0x19e>
								{// input has changed
									virt_in[IO_BASIC_FUNC] = CAR_CALL;
 8003590:	4b6b      	ldr	r3, [pc, #428]	; (8003740 <test_mode+0x2cc>)
 8003592:	2205      	movs	r2, #5
 8003594:	701a      	strb	r2, [r3, #0]
									virt_in[IO_SUB_FUNC] = i + 1;
 8003596:	7dfb      	ldrb	r3, [r7, #23]
 8003598:	3301      	adds	r3, #1
 800359a:	b2da      	uxtb	r2, r3
 800359c:	4b68      	ldr	r3, [pc, #416]	; (8003740 <test_mode+0x2cc>)
 800359e:	705a      	strb	r2, [r3, #1]
									virt_in[IO_LIFT] = LIFT1;
 80035a0:	4b67      	ldr	r3, [pc, #412]	; (8003740 <test_mode+0x2cc>)
 80035a2:	2201      	movs	r2, #1
 80035a4:	709a      	strb	r2, [r3, #2]
									virt_in[IO_STATE] = help;
 80035a6:	4a66      	ldr	r2, [pc, #408]	; (8003740 <test_mode+0x2cc>)
 80035a8:	7d7b      	ldrb	r3, [r7, #21]
 80035aa:	7153      	strb	r3, [r2, #5]

									if (help)
 80035ac:	7d7b      	ldrb	r3, [r7, #21]
 80035ae:	2b00      	cmp	r3, #0
 80035b0:	d01a      	beq.n	80035e8 <test_mode+0x174>
										{
											transmit_in (virt_in);
 80035b2:	4863      	ldr	r0, [pc, #396]	; (8003740 <test_mode+0x2cc>)
 80035b4:	f7fe f88a 	bl	80016cc <transmit_in>
											bit_reset(out[i/8], i % 8);
 80035b8:	7dfb      	ldrb	r3, [r7, #23]
 80035ba:	08db      	lsrs	r3, r3, #3
 80035bc:	b2d8      	uxtb	r0, r3
 80035be:	4602      	mov	r2, r0
 80035c0:	4b66      	ldr	r3, [pc, #408]	; (800375c <test_mode+0x2e8>)
 80035c2:	5c9b      	ldrb	r3, [r3, r2]
 80035c4:	b2db      	uxtb	r3, r3
 80035c6:	b25a      	sxtb	r2, r3
 80035c8:	7dfb      	ldrb	r3, [r7, #23]
 80035ca:	f003 0307 	and.w	r3, r3, #7
 80035ce:	2101      	movs	r1, #1
 80035d0:	fa01 f303 	lsl.w	r3, r1, r3
 80035d4:	b25b      	sxtb	r3, r3
 80035d6:	43db      	mvns	r3, r3
 80035d8:	b25b      	sxtb	r3, r3
 80035da:	4013      	ands	r3, r2
 80035dc:	b25b      	sxtb	r3, r3
 80035de:	4602      	mov	r2, r0
 80035e0:	b2d9      	uxtb	r1, r3
 80035e2:	4b5e      	ldr	r3, [pc, #376]	; (800375c <test_mode+0x2e8>)
 80035e4:	5499      	strb	r1, [r3, r2]
 80035e6:	e014      	b.n	8003612 <test_mode+0x19e>
										}
									else
										bit_set(out[i/8], i % 8);
 80035e8:	7dfb      	ldrb	r3, [r7, #23]
 80035ea:	08db      	lsrs	r3, r3, #3
 80035ec:	b2d8      	uxtb	r0, r3
 80035ee:	4602      	mov	r2, r0
 80035f0:	4b5a      	ldr	r3, [pc, #360]	; (800375c <test_mode+0x2e8>)
 80035f2:	5c9b      	ldrb	r3, [r3, r2]
 80035f4:	b2db      	uxtb	r3, r3
 80035f6:	b25a      	sxtb	r2, r3
 80035f8:	7dfb      	ldrb	r3, [r7, #23]
 80035fa:	f003 0307 	and.w	r3, r3, #7
 80035fe:	2101      	movs	r1, #1
 8003600:	fa01 f303 	lsl.w	r3, r1, r3
 8003604:	b25b      	sxtb	r3, r3
 8003606:	4313      	orrs	r3, r2
 8003608:	b25b      	sxtb	r3, r3
 800360a:	4602      	mov	r2, r0
 800360c:	b2d9      	uxtb	r1, r3
 800360e:	4b53      	ldr	r3, [pc, #332]	; (800375c <test_mode+0x2e8>)
 8003610:	5499      	strb	r1, [r3, r2]
					for(i=0; i<mInOut_Number; i++)
 8003612:	7dfb      	ldrb	r3, [r7, #23]
 8003614:	3301      	adds	r3, #1
 8003616:	75fb      	strb	r3, [r7, #23]
 8003618:	4b4d      	ldr	r3, [pc, #308]	; (8003750 <test_mode+0x2dc>)
 800361a:	781b      	ldrb	r3, [r3, #0]
 800361c:	7dfa      	ldrb	r2, [r7, #23]
 800361e:	429a      	cmp	r2, r3
 8003620:	d392      	bcc.n	8003548 <test_mode+0xd4>
								}
						}

					for(i=0; i<mMax_InByte; i++)
 8003622:	2300      	movs	r3, #0
 8003624:	75fb      	strb	r3, [r7, #23]
 8003626:	e00c      	b.n	8003642 <test_mode+0x1ce>
						instate[i] = in[i];
 8003628:	7dfa      	ldrb	r2, [r7, #23]
 800362a:	7dfb      	ldrb	r3, [r7, #23]
 800362c:	494a      	ldr	r1, [pc, #296]	; (8003758 <test_mode+0x2e4>)
 800362e:	5c8a      	ldrb	r2, [r1, r2]
 8003630:	b2d2      	uxtb	r2, r2
 8003632:	f107 0118 	add.w	r1, r7, #24
 8003636:	440b      	add	r3, r1
 8003638:	f803 2c10 	strb.w	r2, [r3, #-16]
					for(i=0; i<mMax_InByte; i++)
 800363c:	7dfb      	ldrb	r3, [r7, #23]
 800363e:	3301      	adds	r3, #1
 8003640:	75fb      	strb	r3, [r7, #23]
 8003642:	4b44      	ldr	r3, [pc, #272]	; (8003754 <test_mode+0x2e0>)
 8003644:	781b      	ldrb	r3, [r3, #0]
 8003646:	7dfa      	ldrb	r2, [r7, #23]
 8003648:	429a      	cmp	r2, r3
 800364a:	d3ed      	bcc.n	8003628 <test_mode+0x1b4>
				}
			if (rc)
 800364c:	4b44      	ldr	r3, [pc, #272]	; (8003760 <test_mode+0x2ec>)
 800364e:	781b      	ldrb	r3, [r3, #0]
 8003650:	b2db      	uxtb	r3, r3
 8003652:	2b00      	cmp	r3, #0
 8003654:	f000 8139 	beq.w	80038ca <test_mode+0x456>
				{
					if (rx [ro][0] == PDO_OUT)
 8003658:	4b42      	ldr	r3, [pc, #264]	; (8003764 <test_mode+0x2f0>)
 800365a:	781b      	ldrb	r3, [r3, #0]
 800365c:	4619      	mov	r1, r3
 800365e:	4a42      	ldr	r2, [pc, #264]	; (8003768 <test_mode+0x2f4>)
 8003660:	460b      	mov	r3, r1
 8003662:	009b      	lsls	r3, r3, #2
 8003664:	440b      	add	r3, r1
 8003666:	005b      	lsls	r3, r3, #1
 8003668:	4413      	add	r3, r2
 800366a:	781b      	ldrb	r3, [r3, #0]
 800366c:	b2db      	uxtb	r3, r3
 800366e:	2b80      	cmp	r3, #128	; 0x80
 8003670:	f040 80f6 	bne.w	8003860 <test_mode+0x3ec>
						{
							if(rx [ro][2] == CAR_CALL)
 8003674:	4b3b      	ldr	r3, [pc, #236]	; (8003764 <test_mode+0x2f0>)
 8003676:	781b      	ldrb	r3, [r3, #0]
 8003678:	4619      	mov	r1, r3
 800367a:	4a3b      	ldr	r2, [pc, #236]	; (8003768 <test_mode+0x2f4>)
 800367c:	460b      	mov	r3, r1
 800367e:	009b      	lsls	r3, r3, #2
 8003680:	440b      	add	r3, r1
 8003682:	005b      	lsls	r3, r3, #1
 8003684:	4413      	add	r3, r2
 8003686:	3302      	adds	r3, #2
 8003688:	781b      	ldrb	r3, [r3, #0]
 800368a:	b2db      	uxtb	r3, r3
 800368c:	2b05      	cmp	r3, #5
 800368e:	d16f      	bne.n	8003770 <test_mode+0x2fc>
								{
									for (i = 0; i < MAX_IO_TYPE; i++) 				// read output function
 8003690:	2300      	movs	r3, #0
 8003692:	75fb      	strb	r3, [r7, #23]
 8003694:	e013      	b.n	80036be <test_mode+0x24a>
										virt_out [i] = rx[ro][i + 2]; // write to virtual output mapping
 8003696:	4b33      	ldr	r3, [pc, #204]	; (8003764 <test_mode+0x2f0>)
 8003698:	781b      	ldrb	r3, [r3, #0]
 800369a:	461c      	mov	r4, r3
 800369c:	7dfb      	ldrb	r3, [r7, #23]
 800369e:	1c99      	adds	r1, r3, #2
 80036a0:	7dfa      	ldrb	r2, [r7, #23]
 80036a2:	4831      	ldr	r0, [pc, #196]	; (8003768 <test_mode+0x2f4>)
 80036a4:	4623      	mov	r3, r4
 80036a6:	009b      	lsls	r3, r3, #2
 80036a8:	4423      	add	r3, r4
 80036aa:	005b      	lsls	r3, r3, #1
 80036ac:	4403      	add	r3, r0
 80036ae:	440b      	add	r3, r1
 80036b0:	781b      	ldrb	r3, [r3, #0]
 80036b2:	b2d9      	uxtb	r1, r3
 80036b4:	4b2d      	ldr	r3, [pc, #180]	; (800376c <test_mode+0x2f8>)
 80036b6:	5499      	strb	r1, [r3, r2]
									for (i = 0; i < MAX_IO_TYPE; i++) 				// read output function
 80036b8:	7dfb      	ldrb	r3, [r7, #23]
 80036ba:	3301      	adds	r3, #1
 80036bc:	75fb      	strb	r3, [r7, #23]
 80036be:	7dfb      	ldrb	r3, [r7, #23]
 80036c0:	2b06      	cmp	r3, #6
 80036c2:	d9e8      	bls.n	8003696 <test_mode+0x222>
									j = virt_out[IO_SUB_FUNC] - 1;
 80036c4:	4b29      	ldr	r3, [pc, #164]	; (800376c <test_mode+0x2f8>)
 80036c6:	785b      	ldrb	r3, [r3, #1]
 80036c8:	3b01      	subs	r3, #1
 80036ca:	753b      	strb	r3, [r7, #20]

									// virtual output matches with physical
									if (virt_out[IO_STATE] & 0x01)
 80036cc:	4b27      	ldr	r3, [pc, #156]	; (800376c <test_mode+0x2f8>)
 80036ce:	795b      	ldrb	r3, [r3, #5]
 80036d0:	f003 0301 	and.w	r3, r3, #1
 80036d4:	2b00      	cmp	r3, #0
 80036d6:	d015      	beq.n	8003704 <test_mode+0x290>
										{// set acknowledgement
											bit_set (out[j/8], j%8);				// set physical output
 80036d8:	7d3b      	ldrb	r3, [r7, #20]
 80036da:	08db      	lsrs	r3, r3, #3
 80036dc:	b2d8      	uxtb	r0, r3
 80036de:	4602      	mov	r2, r0
 80036e0:	4b1e      	ldr	r3, [pc, #120]	; (800375c <test_mode+0x2e8>)
 80036e2:	5c9b      	ldrb	r3, [r3, r2]
 80036e4:	b2db      	uxtb	r3, r3
 80036e6:	b25a      	sxtb	r2, r3
 80036e8:	7d3b      	ldrb	r3, [r7, #20]
 80036ea:	f003 0307 	and.w	r3, r3, #7
 80036ee:	2101      	movs	r1, #1
 80036f0:	fa01 f303 	lsl.w	r3, r1, r3
 80036f4:	b25b      	sxtb	r3, r3
 80036f6:	4313      	orrs	r3, r2
 80036f8:	b25b      	sxtb	r3, r3
 80036fa:	4602      	mov	r2, r0
 80036fc:	b2d9      	uxtb	r1, r3
 80036fe:	4b17      	ldr	r3, [pc, #92]	; (800375c <test_mode+0x2e8>)
 8003700:	5499      	strb	r1, [r3, r2]
 8003702:	e0cd      	b.n	80038a0 <test_mode+0x42c>
										}
									else
										{// reset acknowledgement
											bit_reset (out[j/8], j%8);				// clear physical output
 8003704:	7d3b      	ldrb	r3, [r7, #20]
 8003706:	08db      	lsrs	r3, r3, #3
 8003708:	b2d8      	uxtb	r0, r3
 800370a:	4602      	mov	r2, r0
 800370c:	4b13      	ldr	r3, [pc, #76]	; (800375c <test_mode+0x2e8>)
 800370e:	5c9b      	ldrb	r3, [r3, r2]
 8003710:	b2db      	uxtb	r3, r3
 8003712:	b25a      	sxtb	r2, r3
 8003714:	7d3b      	ldrb	r3, [r7, #20]
 8003716:	f003 0307 	and.w	r3, r3, #7
 800371a:	2101      	movs	r1, #1
 800371c:	fa01 f303 	lsl.w	r3, r1, r3
 8003720:	b25b      	sxtb	r3, r3
 8003722:	43db      	mvns	r3, r3
 8003724:	b25b      	sxtb	r3, r3
 8003726:	4013      	ands	r3, r2
 8003728:	b25b      	sxtb	r3, r3
 800372a:	4602      	mov	r2, r0
 800372c:	b2d9      	uxtb	r1, r3
 800372e:	4b0b      	ldr	r3, [pc, #44]	; (800375c <test_mode+0x2e8>)
 8003730:	5499      	strb	r1, [r3, r2]
 8003732:	e0b5      	b.n	80038a0 <test_mode+0x42c>
 8003734:	20000380 	.word	0x20000380
 8003738:	2000039c 	.word	0x2000039c
 800373c:	20000994 	.word	0x20000994
 8003740:	200005e8 	.word	0x200005e8
 8003744:	20000991 	.word	0x20000991
 8003748:	200001f5 	.word	0x200001f5
 800374c:	e6c2b449 	.word	0xe6c2b449
 8003750:	20000180 	.word	0x20000180
 8003754:	20000990 	.word	0x20000990
 8003758:	20000390 	.word	0x20000390
 800375c:	200001ec 	.word	0x200001ec
 8003760:	20000284 	.word	0x20000284
 8003764:	20000351 	.word	0x20000351
 8003768:	20000290 	.word	0x20000290
 800376c:	200005f4 	.word	0x200005f4
										}
								}
							else if(rx [ro][2] == ARRIVAL_INDICATION)
 8003770:	4b6a      	ldr	r3, [pc, #424]	; (800391c <test_mode+0x4a8>)
 8003772:	781b      	ldrb	r3, [r3, #0]
 8003774:	4619      	mov	r1, r3
 8003776:	4a6a      	ldr	r2, [pc, #424]	; (8003920 <test_mode+0x4ac>)
 8003778:	460b      	mov	r3, r1
 800377a:	009b      	lsls	r3, r3, #2
 800377c:	440b      	add	r3, r1
 800377e:	005b      	lsls	r3, r3, #1
 8003780:	4413      	add	r3, r2
 8003782:	3302      	adds	r3, #2
 8003784:	781b      	ldrb	r3, [r3, #0]
 8003786:	b2db      	uxtb	r3, r3
 8003788:	2b44      	cmp	r3, #68	; 0x44
 800378a:	d12f      	bne.n	80037ec <test_mode+0x378>
								{//��վ��
									if(rx [ro][IO_STATE + 2])
 800378c:	4b63      	ldr	r3, [pc, #396]	; (800391c <test_mode+0x4a8>)
 800378e:	781b      	ldrb	r3, [r3, #0]
 8003790:	4619      	mov	r1, r3
 8003792:	4a63      	ldr	r2, [pc, #396]	; (8003920 <test_mode+0x4ac>)
 8003794:	460b      	mov	r3, r1
 8003796:	009b      	lsls	r3, r3, #2
 8003798:	440b      	add	r3, r1
 800379a:	005b      	lsls	r3, r3, #1
 800379c:	4413      	add	r3, r2
 800379e:	3307      	adds	r3, #7
 80037a0:	781b      	ldrb	r3, [r3, #0]
 80037a2:	b2db      	uxtb	r3, r3
 80037a4:	2b00      	cmp	r3, #0
 80037a6:	d010      	beq.n	80037ca <test_mode+0x356>
										{
											bit_set (out[2], 6);				// set physical output
 80037a8:	4b5e      	ldr	r3, [pc, #376]	; (8003924 <test_mode+0x4b0>)
 80037aa:	789b      	ldrb	r3, [r3, #2]
 80037ac:	b2db      	uxtb	r3, r3
 80037ae:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80037b2:	b2da      	uxtb	r2, r3
 80037b4:	4b5b      	ldr	r3, [pc, #364]	; (8003924 <test_mode+0x4b0>)
 80037b6:	709a      	strb	r2, [r3, #2]
											bit_set (out[2], 7);				// set physical output
 80037b8:	4b5a      	ldr	r3, [pc, #360]	; (8003924 <test_mode+0x4b0>)
 80037ba:	789b      	ldrb	r3, [r3, #2]
 80037bc:	b2db      	uxtb	r3, r3
 80037be:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80037c2:	b2da      	uxtb	r2, r3
 80037c4:	4b57      	ldr	r3, [pc, #348]	; (8003924 <test_mode+0x4b0>)
 80037c6:	709a      	strb	r2, [r3, #2]
 80037c8:	e06a      	b.n	80038a0 <test_mode+0x42c>
//											LATCbits.LATC6 = 1;
//											LATCbits.LATC7 = 1;
										}
									else
										{
											bit_reset (out[2], 6);				// set physical output
 80037ca:	4b56      	ldr	r3, [pc, #344]	; (8003924 <test_mode+0x4b0>)
 80037cc:	789b      	ldrb	r3, [r3, #2]
 80037ce:	b2db      	uxtb	r3, r3
 80037d0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80037d4:	b2da      	uxtb	r2, r3
 80037d6:	4b53      	ldr	r3, [pc, #332]	; (8003924 <test_mode+0x4b0>)
 80037d8:	709a      	strb	r2, [r3, #2]
											bit_reset (out[2], 7);				// set physical output
 80037da:	4b52      	ldr	r3, [pc, #328]	; (8003924 <test_mode+0x4b0>)
 80037dc:	789b      	ldrb	r3, [r3, #2]
 80037de:	b2db      	uxtb	r3, r3
 80037e0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80037e4:	b2da      	uxtb	r2, r3
 80037e6:	4b4f      	ldr	r3, [pc, #316]	; (8003924 <test_mode+0x4b0>)
 80037e8:	709a      	strb	r2, [r3, #2]
 80037ea:	e059      	b.n	80038a0 <test_mode+0x42c>
//											LATCbits.LATC6 = 0;
//											LATCbits.LATC7 = 0;
										}
								}
							else if((rx [ro][2] == SPECIAL_FUNC) && (rx [ro][3] == BUZZER))
 80037ec:	4b4b      	ldr	r3, [pc, #300]	; (800391c <test_mode+0x4a8>)
 80037ee:	781b      	ldrb	r3, [r3, #0]
 80037f0:	4619      	mov	r1, r3
 80037f2:	4a4b      	ldr	r2, [pc, #300]	; (8003920 <test_mode+0x4ac>)
 80037f4:	460b      	mov	r3, r1
 80037f6:	009b      	lsls	r3, r3, #2
 80037f8:	440b      	add	r3, r1
 80037fa:	005b      	lsls	r3, r3, #1
 80037fc:	4413      	add	r3, r2
 80037fe:	3302      	adds	r3, #2
 8003800:	781b      	ldrb	r3, [r3, #0]
 8003802:	b2db      	uxtb	r3, r3
 8003804:	2b0e      	cmp	r3, #14
 8003806:	d14b      	bne.n	80038a0 <test_mode+0x42c>
 8003808:	4b44      	ldr	r3, [pc, #272]	; (800391c <test_mode+0x4a8>)
 800380a:	781b      	ldrb	r3, [r3, #0]
 800380c:	4619      	mov	r1, r3
 800380e:	4a44      	ldr	r2, [pc, #272]	; (8003920 <test_mode+0x4ac>)
 8003810:	460b      	mov	r3, r1
 8003812:	009b      	lsls	r3, r3, #2
 8003814:	440b      	add	r3, r1
 8003816:	005b      	lsls	r3, r3, #1
 8003818:	4413      	add	r3, r2
 800381a:	3303      	adds	r3, #3
 800381c:	781b      	ldrb	r3, [r3, #0]
 800381e:	b2db      	uxtb	r3, r3
 8003820:	2b80      	cmp	r3, #128	; 0x80
 8003822:	d13d      	bne.n	80038a0 <test_mode+0x42c>
								{
									if(rx [ro][IO_STATE + 2])
 8003824:	4b3d      	ldr	r3, [pc, #244]	; (800391c <test_mode+0x4a8>)
 8003826:	781b      	ldrb	r3, [r3, #0]
 8003828:	4619      	mov	r1, r3
 800382a:	4a3d      	ldr	r2, [pc, #244]	; (8003920 <test_mode+0x4ac>)
 800382c:	460b      	mov	r3, r1
 800382e:	009b      	lsls	r3, r3, #2
 8003830:	440b      	add	r3, r1
 8003832:	005b      	lsls	r3, r3, #1
 8003834:	4413      	add	r3, r2
 8003836:	3307      	adds	r3, #7
 8003838:	781b      	ldrb	r3, [r3, #0]
 800383a:	b2db      	uxtb	r3, r3
 800383c:	2b00      	cmp	r3, #0
 800383e:	d007      	beq.n	8003850 <test_mode+0x3dc>
										buzzer |= BUZ_WORKING;
 8003840:	4b39      	ldr	r3, [pc, #228]	; (8003928 <test_mode+0x4b4>)
 8003842:	781b      	ldrb	r3, [r3, #0]
 8003844:	f043 0301 	orr.w	r3, r3, #1
 8003848:	b2da      	uxtb	r2, r3
 800384a:	4b37      	ldr	r3, [pc, #220]	; (8003928 <test_mode+0x4b4>)
 800384c:	701a      	strb	r2, [r3, #0]
 800384e:	e027      	b.n	80038a0 <test_mode+0x42c>
									else
										buzzer &= ~BUZ_WORKING;
 8003850:	4b35      	ldr	r3, [pc, #212]	; (8003928 <test_mode+0x4b4>)
 8003852:	781b      	ldrb	r3, [r3, #0]
 8003854:	f023 0301 	bic.w	r3, r3, #1
 8003858:	b2da      	uxtb	r2, r3
 800385a:	4b33      	ldr	r3, [pc, #204]	; (8003928 <test_mode+0x4b4>)
 800385c:	701a      	strb	r2, [r3, #0]
 800385e:	e01f      	b.n	80038a0 <test_mode+0x42c>
								}
						}
					else if ((rx [ro][0] == NMT) && (rx [ro][2] == RESET_NODE))
 8003860:	4b2e      	ldr	r3, [pc, #184]	; (800391c <test_mode+0x4a8>)
 8003862:	781b      	ldrb	r3, [r3, #0]
 8003864:	4619      	mov	r1, r3
 8003866:	4a2e      	ldr	r2, [pc, #184]	; (8003920 <test_mode+0x4ac>)
 8003868:	460b      	mov	r3, r1
 800386a:	009b      	lsls	r3, r3, #2
 800386c:	440b      	add	r3, r1
 800386e:	005b      	lsls	r3, r3, #1
 8003870:	4413      	add	r3, r2
 8003872:	781b      	ldrb	r3, [r3, #0]
 8003874:	b2db      	uxtb	r3, r3
 8003876:	2b00      	cmp	r3, #0
 8003878:	d112      	bne.n	80038a0 <test_mode+0x42c>
 800387a:	4b28      	ldr	r3, [pc, #160]	; (800391c <test_mode+0x4a8>)
 800387c:	781b      	ldrb	r3, [r3, #0]
 800387e:	4619      	mov	r1, r3
 8003880:	4a27      	ldr	r2, [pc, #156]	; (8003920 <test_mode+0x4ac>)
 8003882:	460b      	mov	r3, r1
 8003884:	009b      	lsls	r3, r3, #2
 8003886:	440b      	add	r3, r1
 8003888:	005b      	lsls	r3, r3, #1
 800388a:	4413      	add	r3, r2
 800388c:	3302      	adds	r3, #2
 800388e:	781b      	ldrb	r3, [r3, #0]
 8003890:	b2db      	uxtb	r3, r3
 8003892:	2b81      	cmp	r3, #129	; 0x81
 8003894:	d104      	bne.n	80038a0 <test_mode+0x42c>
						{
							merker = 0;
 8003896:	4b25      	ldr	r3, [pc, #148]	; (800392c <test_mode+0x4b8>)
 8003898:	2200      	movs	r2, #0
 800389a:	701a      	strb	r2, [r3, #0]
							HAL_NVIC_SystemReset();
 800389c:	f002 fb87 	bl	8005fae <HAL_NVIC_SystemReset>
							//Reset();
						}
					if (ro == (RX_SIZE-1))						/* increment RX message read pointer	*/
 80038a0:	4b1e      	ldr	r3, [pc, #120]	; (800391c <test_mode+0x4a8>)
 80038a2:	781b      	ldrb	r3, [r3, #0]
 80038a4:	2b07      	cmp	r3, #7
 80038a6:	d103      	bne.n	80038b0 <test_mode+0x43c>
						ro = 0;
 80038a8:	4b1c      	ldr	r3, [pc, #112]	; (800391c <test_mode+0x4a8>)
 80038aa:	2200      	movs	r2, #0
 80038ac:	701a      	strb	r2, [r3, #0]
 80038ae:	e005      	b.n	80038bc <test_mode+0x448>
					else
						ro++;
 80038b0:	4b1a      	ldr	r3, [pc, #104]	; (800391c <test_mode+0x4a8>)
 80038b2:	781b      	ldrb	r3, [r3, #0]
 80038b4:	3301      	adds	r3, #1
 80038b6:	b2da      	uxtb	r2, r3
 80038b8:	4b18      	ldr	r3, [pc, #96]	; (800391c <test_mode+0x4a8>)
 80038ba:	701a      	strb	r2, [r3, #0]
					rc--;										/* decrement RX counter					*/
 80038bc:	4b1c      	ldr	r3, [pc, #112]	; (8003930 <test_mode+0x4bc>)
 80038be:	781b      	ldrb	r3, [r3, #0]
 80038c0:	b2db      	uxtb	r3, r3
 80038c2:	3b01      	subs	r3, #1
 80038c4:	b2da      	uxtb	r2, r3
 80038c6:	4b1a      	ldr	r3, [pc, #104]	; (8003930 <test_mode+0x4bc>)
 80038c8:	701a      	strb	r2, [r3, #0]
				}

			if(bTime.Time_10ms)
 80038ca:	4b1a      	ldr	r3, [pc, #104]	; (8003934 <test_mode+0x4c0>)
 80038cc:	781b      	ldrb	r3, [r3, #0]
 80038ce:	f003 0301 	and.w	r3, r3, #1
 80038d2:	b2db      	uxtb	r3, r3
 80038d4:	2b00      	cmp	r3, #0
 80038d6:	f43f ae21 	beq.w	800351c <test_mode+0xa8>
				{
					ReadInput();		//��ȡ���еİ�ť����
 80038da:	f7ff fbdb 	bl	8003094 <ReadInput>
					Out_Prog(); 					//�������е����(������ʾ���)
 80038de:	f7ff fcb9 	bl	8003254 <Out_Prog>
					bTime.Time_10ms = 0;
 80038e2:	4a14      	ldr	r2, [pc, #80]	; (8003934 <test_mode+0x4c0>)
 80038e4:	7813      	ldrb	r3, [r2, #0]
 80038e6:	f36f 0300 	bfc	r3, #0, #1
 80038ea:	7013      	strb	r3, [r2, #0]
					if((++testno % 10) == 0)
 80038ec:	7dbb      	ldrb	r3, [r7, #22]
 80038ee:	3301      	adds	r3, #1
 80038f0:	75bb      	strb	r3, [r7, #22]
 80038f2:	7dba      	ldrb	r2, [r7, #22]
 80038f4:	4b10      	ldr	r3, [pc, #64]	; (8003938 <test_mode+0x4c4>)
 80038f6:	fba3 1302 	umull	r1, r3, r3, r2
 80038fa:	08d9      	lsrs	r1, r3, #3
 80038fc:	460b      	mov	r3, r1
 80038fe:	009b      	lsls	r3, r3, #2
 8003900:	440b      	add	r3, r1
 8003902:	005b      	lsls	r3, r3, #1
 8003904:	1ad3      	subs	r3, r2, r3
 8003906:	b2db      	uxtb	r3, r3
 8003908:	2b00      	cmp	r3, #0
 800390a:	f47f ae07 	bne.w	800351c <test_mode+0xa8>
						{
							pBuf[0] = 0xA0;
 800390e:	23a0      	movs	r3, #160	; 0xa0
 8003910:	703b      	strb	r3, [r7, #0]
							pBuf[1]++;
 8003912:	787b      	ldrb	r3, [r7, #1]
 8003914:	3301      	adds	r3, #1
 8003916:	b2db      	uxtb	r3, r3
 8003918:	707b      	strb	r3, [r7, #1]
			if (!heartbeat)
 800391a:	e5ff      	b.n	800351c <test_mode+0xa8>
 800391c:	20000351 	.word	0x20000351
 8003920:	20000290 	.word	0x20000290
 8003924:	200001ec 	.word	0x200001ec
 8003928:	200001e5 	.word	0x200001e5
 800392c:	200001fb 	.word	0x200001fb
 8003930:	20000284 	.word	0x20000284
 8003934:	2000038c 	.word	0x2000038c
 8003938:	cccccccd 	.word	0xcccccccd

0800393c <UART_SendBuf>:

#define	_DISPLAY_C_
#include	"AllHeader.h"


void UART_SendBuf(uint8_t* pBuf, uint8_t len){
 800393c:	b480      	push	{r7}
 800393e:	b083      	sub	sp, #12
 8003940:	af00      	add	r7, sp, #0
 8003942:	6078      	str	r0, [r7, #4]
 8003944:	460b      	mov	r3, r1
 8003946:	70fb      	strb	r3, [r7, #3]
//		-- uart_send_len;
//		bFunc.uart_send_busy = true;
//	}
//	PIE1bits.TXIE		= 1;
//	INTCONbits.GIEL	= 1;
}
 8003948:	bf00      	nop
 800394a:	370c      	adds	r7, #12
 800394c:	46bd      	mov	sp, r7
 800394e:	bc80      	pop	{r7}
 8003950:	4770      	bx	lr
	...

08003954 <Display_device>:

void Display_device(void){
 8003954:	b580      	push	{r7, lr}
 8003956:	b082      	sub	sp, #8
 8003958:	af00      	add	r7, sp, #0
	uint8_t i, checksum;

	checksum = 0;
 800395a:	2300      	movs	r3, #0
 800395c:	71bb      	strb	r3, [r7, #6]
	mDisp_buf[0] = 0xB0;	
 800395e:	4b0e      	ldr	r3, [pc, #56]	; (8003998 <Display_device+0x44>)
 8003960:	22b0      	movs	r2, #176	; 0xb0
 8003962:	701a      	strb	r2, [r3, #0]
	for (i=0; i<4; ++i)
 8003964:	2300      	movs	r3, #0
 8003966:	71fb      	strb	r3, [r7, #7]
 8003968:	e008      	b.n	800397c <Display_device+0x28>
		checksum += mDisp_buf[i];
 800396a:	79fb      	ldrb	r3, [r7, #7]
 800396c:	4a0a      	ldr	r2, [pc, #40]	; (8003998 <Display_device+0x44>)
 800396e:	5cd2      	ldrb	r2, [r2, r3]
 8003970:	79bb      	ldrb	r3, [r7, #6]
 8003972:	4413      	add	r3, r2
 8003974:	71bb      	strb	r3, [r7, #6]
	for (i=0; i<4; ++i)
 8003976:	79fb      	ldrb	r3, [r7, #7]
 8003978:	3301      	adds	r3, #1
 800397a:	71fb      	strb	r3, [r7, #7]
 800397c:	79fb      	ldrb	r3, [r7, #7]
 800397e:	2b03      	cmp	r3, #3
 8003980:	d9f3      	bls.n	800396a <Display_device+0x16>
	mDisp_buf[4] = checksum;
 8003982:	4a05      	ldr	r2, [pc, #20]	; (8003998 <Display_device+0x44>)
 8003984:	79bb      	ldrb	r3, [r7, #6]
 8003986:	7113      	strb	r3, [r2, #4]
	UART_SendBuf(mDisp_buf, 5);
 8003988:	2105      	movs	r1, #5
 800398a:	4803      	ldr	r0, [pc, #12]	; (8003998 <Display_device+0x44>)
 800398c:	f7ff ffd6 	bl	800393c <UART_SendBuf>
}
 8003990:	bf00      	nop
 8003992:	3708      	adds	r7, #8
 8003994:	46bd      	mov	sp, r7
 8003996:	bd80      	pop	{r7, pc}
 8003998:	20000368 	.word	0x20000368

0800399c <Arrow_Status>:

void Arrow_Status(void){
 800399c:	b580      	push	{r7, lr}
 800399e:	b082      	sub	sp, #8
 80039a0:	af00      	add	r7, sp, #0
	uint8_t buf[5], checksum = 0, i;
 80039a2:	2300      	movs	r3, #0
 80039a4:	71fb      	strb	r3, [r7, #7]

	buf[0] = 0xA0;
 80039a6:	23a0      	movs	r3, #160	; 0xa0
 80039a8:	703b      	strb	r3, [r7, #0]
	buf[1] = display[BUF_MESSAGE];
 80039aa:	4b17      	ldr	r3, [pc, #92]	; (8003a08 <Arrow_Status+0x6c>)
 80039ac:	78db      	ldrb	r3, [r3, #3]
 80039ae:	b2db      	uxtb	r3, r3
 80039b0:	707b      	strb	r3, [r7, #1]
	buf[2] = 0;
 80039b2:	2300      	movs	r3, #0
 80039b4:	70bb      	strb	r3, [r7, #2]
	buf[3] = mArrow_State % 3;
 80039b6:	4b15      	ldr	r3, [pc, #84]	; (8003a0c <Arrow_Status+0x70>)
 80039b8:	781a      	ldrb	r2, [r3, #0]
 80039ba:	4b15      	ldr	r3, [pc, #84]	; (8003a10 <Arrow_Status+0x74>)
 80039bc:	fba3 1302 	umull	r1, r3, r3, r2
 80039c0:	0859      	lsrs	r1, r3, #1
 80039c2:	460b      	mov	r3, r1
 80039c4:	005b      	lsls	r3, r3, #1
 80039c6:	440b      	add	r3, r1
 80039c8:	1ad3      	subs	r3, r2, r3
 80039ca:	b2db      	uxtb	r3, r3
 80039cc:	70fb      	strb	r3, [r7, #3]
	for(i=0; i<4; i++)
 80039ce:	2300      	movs	r3, #0
 80039d0:	71bb      	strb	r3, [r7, #6]
 80039d2:	e00b      	b.n	80039ec <Arrow_Status+0x50>
		checksum += buf[i];
 80039d4:	79bb      	ldrb	r3, [r7, #6]
 80039d6:	f107 0208 	add.w	r2, r7, #8
 80039da:	4413      	add	r3, r2
 80039dc:	f813 2c08 	ldrb.w	r2, [r3, #-8]
 80039e0:	79fb      	ldrb	r3, [r7, #7]
 80039e2:	4413      	add	r3, r2
 80039e4:	71fb      	strb	r3, [r7, #7]
	for(i=0; i<4; i++)
 80039e6:	79bb      	ldrb	r3, [r7, #6]
 80039e8:	3301      	adds	r3, #1
 80039ea:	71bb      	strb	r3, [r7, #6]
 80039ec:	79bb      	ldrb	r3, [r7, #6]
 80039ee:	2b03      	cmp	r3, #3
 80039f0:	d9f0      	bls.n	80039d4 <Arrow_Status+0x38>
	buf[4] = checksum;
 80039f2:	79fb      	ldrb	r3, [r7, #7]
 80039f4:	713b      	strb	r3, [r7, #4]
	UART_SendBuf(buf, 5);
 80039f6:	463b      	mov	r3, r7
 80039f8:	2105      	movs	r1, #5
 80039fa:	4618      	mov	r0, r3
 80039fc:	f7ff ff9e 	bl	800393c <UART_SendBuf>
}
 8003a00:	bf00      	nop
 8003a02:	3708      	adds	r7, #8
 8003a04:	46bd      	mov	sp, r7
 8003a06:	bd80      	pop	{r7, pc}
 8003a08:	20000364 	.word	0x20000364
 8003a0c:	20000370 	.word	0x20000370
 8003a10:	aaaaaaab 	.word	0xaaaaaaab

08003a14 <Flash_Unlock>:
{
	HAL_FLASH_Lock();
}

void Flash_Unlock()
{
 8003a14:	b580      	push	{r7, lr}
 8003a16:	af00      	add	r7, sp, #0
	HAL_FLASH_Unlock();
 8003a18:	f002 fb4a 	bl	80060b0 <HAL_FLASH_Unlock>
}
 8003a1c:	bf00      	nop
 8003a1e:	bd80      	pop	{r7, pc}

08003a20 <Flash_Erase>:

void Flash_Erase(uint32_t addr)
{
 8003a20:	b480      	push	{r7}
 8003a22:	b083      	sub	sp, #12
 8003a24:	af00      	add	r7, sp, #0
 8003a26:	6078      	str	r0, [r7, #4]
  while((FLASH->SR&FLASH_SR_BSY));
 8003a28:	bf00      	nop
 8003a2a:	4b16      	ldr	r3, [pc, #88]	; (8003a84 <Flash_Erase+0x64>)
 8003a2c:	68db      	ldr	r3, [r3, #12]
 8003a2e:	f003 0301 	and.w	r3, r3, #1
 8003a32:	2b00      	cmp	r3, #0
 8003a34:	d1f9      	bne.n	8003a2a <Flash_Erase+0xa>
  FLASH->CR |= FLASH_CR_PER; //Page Erase Set
 8003a36:	4b13      	ldr	r3, [pc, #76]	; (8003a84 <Flash_Erase+0x64>)
 8003a38:	691b      	ldr	r3, [r3, #16]
 8003a3a:	4a12      	ldr	r2, [pc, #72]	; (8003a84 <Flash_Erase+0x64>)
 8003a3c:	f043 0302 	orr.w	r3, r3, #2
 8003a40:	6113      	str	r3, [r2, #16]
  FLASH->AR = addr; //Page Address
 8003a42:	4a10      	ldr	r2, [pc, #64]	; (8003a84 <Flash_Erase+0x64>)
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	6153      	str	r3, [r2, #20]
  FLASH->CR |= FLASH_CR_STRT; //Start Page Erase
 8003a48:	4b0e      	ldr	r3, [pc, #56]	; (8003a84 <Flash_Erase+0x64>)
 8003a4a:	691b      	ldr	r3, [r3, #16]
 8003a4c:	4a0d      	ldr	r2, [pc, #52]	; (8003a84 <Flash_Erase+0x64>)
 8003a4e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003a52:	6113      	str	r3, [r2, #16]
  while((FLASH->SR&FLASH_SR_BSY));
 8003a54:	bf00      	nop
 8003a56:	4b0b      	ldr	r3, [pc, #44]	; (8003a84 <Flash_Erase+0x64>)
 8003a58:	68db      	ldr	r3, [r3, #12]
 8003a5a:	f003 0301 	and.w	r3, r3, #1
 8003a5e:	2b00      	cmp	r3, #0
 8003a60:	d1f9      	bne.n	8003a56 <Flash_Erase+0x36>
	FLASH->CR &= ~FLASH_SR_BSY;
 8003a62:	4b08      	ldr	r3, [pc, #32]	; (8003a84 <Flash_Erase+0x64>)
 8003a64:	691b      	ldr	r3, [r3, #16]
 8003a66:	4a07      	ldr	r2, [pc, #28]	; (8003a84 <Flash_Erase+0x64>)
 8003a68:	f023 0301 	bic.w	r3, r3, #1
 8003a6c:	6113      	str	r3, [r2, #16]
  FLASH->CR &= ~FLASH_CR_PER; //Page Erase Clear
 8003a6e:	4b05      	ldr	r3, [pc, #20]	; (8003a84 <Flash_Erase+0x64>)
 8003a70:	691b      	ldr	r3, [r3, #16]
 8003a72:	4a04      	ldr	r2, [pc, #16]	; (8003a84 <Flash_Erase+0x64>)
 8003a74:	f023 0302 	bic.w	r3, r3, #2
 8003a78:	6113      	str	r3, [r2, #16]
}
 8003a7a:	bf00      	nop
 8003a7c:	370c      	adds	r7, #12
 8003a7e:	46bd      	mov	sp, r7
 8003a80:	bc80      	pop	{r7}
 8003a82:	4770      	bx	lr
 8003a84:	40022000 	.word	0x40022000

08003a88 <Flash_Read_Int>:
	FLASH->CR &= ~FLASH_CR_PG;
	Flash_Lock();
}

uint16_t Flash_Read_Int(uint32_t addr)
{
 8003a88:	b480      	push	{r7}
 8003a8a:	b085      	sub	sp, #20
 8003a8c:	af00      	add	r7, sp, #0
 8003a8e:	6078      	str	r0, [r7, #4]
	uint16_t* val = (uint16_t *)addr;
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	60fb      	str	r3, [r7, #12]
	return *val;
 8003a94:	68fb      	ldr	r3, [r7, #12]
 8003a96:	881b      	ldrh	r3, [r3, #0]
}
 8003a98:	4618      	mov	r0, r3
 8003a9a:	3714      	adds	r7, #20
 8003a9c:	46bd      	mov	sp, r7
 8003a9e:	bc80      	pop	{r7}
 8003aa0:	4770      	bx	lr
	...

08003aa4 <Flash_Write_Bytes>:
  FLASH->CR &= ~FLASH_CR_PG;
  FLASH->CR |= FLASH_CR_LOCK;
}

void Flash_Write_Bytes(uint32_t addr, uint8_t* data,uint16_t len)
{
 8003aa4:	b580      	push	{r7, lr}
 8003aa6:	b086      	sub	sp, #24
 8003aa8:	af00      	add	r7, sp, #0
 8003aaa:	60f8      	str	r0, [r7, #12]
 8003aac:	60b9      	str	r1, [r7, #8]
 8003aae:	4613      	mov	r3, r2
 8003ab0:	80fb      	strh	r3, [r7, #6]
  Flash_Unlock();
 8003ab2:	f7ff ffaf 	bl	8003a14 <Flash_Unlock>
  Flash_Erase(addr);
 8003ab6:	68f8      	ldr	r0, [r7, #12]
 8003ab8:	f7ff ffb2 	bl	8003a20 <Flash_Erase>
  FLASH->CR |= FLASH_CR_PG;
 8003abc:	4b1c      	ldr	r3, [pc, #112]	; (8003b30 <Flash_Write_Bytes+0x8c>)
 8003abe:	691b      	ldr	r3, [r3, #16]
 8003ac0:	4a1b      	ldr	r2, [pc, #108]	; (8003b30 <Flash_Write_Bytes+0x8c>)
 8003ac2:	f043 0301 	orr.w	r3, r3, #1
 8003ac6:	6113      	str	r3, [r2, #16]
	uint16_t var = 0;
 8003ac8:	2300      	movs	r3, #0
 8003aca:	827b      	strh	r3, [r7, #18]

  for(int i=0; i<len; i++)
 8003acc:	2300      	movs	r3, #0
 8003ace:	617b      	str	r3, [r7, #20]
 8003ad0:	e012      	b.n	8003af8 <Flash_Write_Bytes+0x54>
  {
	  var = (uint16_t)data[i];
 8003ad2:	697b      	ldr	r3, [r7, #20]
 8003ad4:	68ba      	ldr	r2, [r7, #8]
 8003ad6:	4413      	add	r3, r2
 8003ad8:	781b      	ldrb	r3, [r3, #0]
 8003ada:	827b      	strh	r3, [r7, #18]
	  HAL_FLASH_Program(FLASH_TYPEPROGRAM_HALFWORD, (addr + i*2), var);
 8003adc:	697b      	ldr	r3, [r7, #20]
 8003ade:	005b      	lsls	r3, r3, #1
 8003ae0:	461a      	mov	r2, r3
 8003ae2:	68fb      	ldr	r3, [r7, #12]
 8003ae4:	18d1      	adds	r1, r2, r3
 8003ae6:	8a7a      	ldrh	r2, [r7, #18]
 8003ae8:	f04f 0300 	mov.w	r3, #0
 8003aec:	2001      	movs	r0, #1
 8003aee:	f002 fa6f 	bl	8005fd0 <HAL_FLASH_Program>
  for(int i=0; i<len; i++)
 8003af2:	697b      	ldr	r3, [r7, #20]
 8003af4:	3301      	adds	r3, #1
 8003af6:	617b      	str	r3, [r7, #20]
 8003af8:	88fb      	ldrh	r3, [r7, #6]
 8003afa:	697a      	ldr	r2, [r7, #20]
 8003afc:	429a      	cmp	r2, r3
 8003afe:	dbe8      	blt.n	8003ad2 <Flash_Write_Bytes+0x2e>
//    while(FLASH->SR &  FLASH_SR_BSY)
//    {}
//
//    *(__IO uint16_t*)(addr + i*2) = var;
  }
	while((FLASH->SR&FLASH_SR_BSY)){};
 8003b00:	bf00      	nop
 8003b02:	4b0b      	ldr	r3, [pc, #44]	; (8003b30 <Flash_Write_Bytes+0x8c>)
 8003b04:	68db      	ldr	r3, [r3, #12]
 8003b06:	f003 0301 	and.w	r3, r3, #1
 8003b0a:	2b00      	cmp	r3, #0
 8003b0c:	d1f9      	bne.n	8003b02 <Flash_Write_Bytes+0x5e>
  FLASH->CR &= ~FLASH_CR_PG;
 8003b0e:	4b08      	ldr	r3, [pc, #32]	; (8003b30 <Flash_Write_Bytes+0x8c>)
 8003b10:	691b      	ldr	r3, [r3, #16]
 8003b12:	4a07      	ldr	r2, [pc, #28]	; (8003b30 <Flash_Write_Bytes+0x8c>)
 8003b14:	f023 0301 	bic.w	r3, r3, #1
 8003b18:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_LOCK;
 8003b1a:	4b05      	ldr	r3, [pc, #20]	; (8003b30 <Flash_Write_Bytes+0x8c>)
 8003b1c:	691b      	ldr	r3, [r3, #16]
 8003b1e:	4a04      	ldr	r2, [pc, #16]	; (8003b30 <Flash_Write_Bytes+0x8c>)
 8003b20:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003b24:	6113      	str	r3, [r2, #16]
}
 8003b26:	bf00      	nop
 8003b28:	3718      	adds	r7, #24
 8003b2a:	46bd      	mov	sp, r7
 8003b2c:	bd80      	pop	{r7, pc}
 8003b2e:	bf00      	nop
 8003b30:	40022000 	.word	0x40022000

08003b34 <Flash_Read_Bytes>:
void Flash_Read_Bytes(uint8_t* dataOut, uint32_t addr1, uint16_t len)
{
 8003b34:	b580      	push	{r7, lr}
 8003b36:	b086      	sub	sp, #24
 8003b38:	af00      	add	r7, sp, #0
 8003b3a:	60f8      	str	r0, [r7, #12]
 8003b3c:	60b9      	str	r1, [r7, #8]
 8003b3e:	4613      	mov	r3, r2
 8003b40:	80fb      	strh	r3, [r7, #6]

	for(int i = 0; i < len; i++)
 8003b42:	2300      	movs	r3, #0
 8003b44:	617b      	str	r3, [r7, #20]
 8003b46:	e011      	b.n	8003b6c <Flash_Read_Bytes+0x38>
	{
		dataOut[i] = Flash_Read_Int(addr1 + (uint32_t)(i*2));
 8003b48:	697b      	ldr	r3, [r7, #20]
 8003b4a:	005b      	lsls	r3, r3, #1
 8003b4c:	461a      	mov	r2, r3
 8003b4e:	68bb      	ldr	r3, [r7, #8]
 8003b50:	4413      	add	r3, r2
 8003b52:	4618      	mov	r0, r3
 8003b54:	f7ff ff98 	bl	8003a88 <Flash_Read_Int>
 8003b58:	4603      	mov	r3, r0
 8003b5a:	4619      	mov	r1, r3
 8003b5c:	697b      	ldr	r3, [r7, #20]
 8003b5e:	68fa      	ldr	r2, [r7, #12]
 8003b60:	4413      	add	r3, r2
 8003b62:	b2ca      	uxtb	r2, r1
 8003b64:	701a      	strb	r2, [r3, #0]
	for(int i = 0; i < len; i++)
 8003b66:	697b      	ldr	r3, [r7, #20]
 8003b68:	3301      	adds	r3, #1
 8003b6a:	617b      	str	r3, [r7, #20]
 8003b6c:	88fb      	ldrh	r3, [r7, #6]
 8003b6e:	697a      	ldr	r2, [r7, #20]
 8003b70:	429a      	cmp	r2, r3
 8003b72:	dbe9      	blt.n	8003b48 <Flash_Read_Bytes+0x14>
	}
}
 8003b74:	bf00      	nop
 8003b76:	bf00      	nop
 8003b78:	3718      	adds	r7, #24
 8003b7a:	46bd      	mov	sp, r7
 8003b7c:	bd80      	pop	{r7, pc}
	...

08003b80 <HAL_TIM_PeriodElapsedCallback>:

static uint32_t time1_cnt = 0;

uint32_t inspection_time;
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003b80:	b580      	push	{r7, lr}
 8003b82:	b084      	sub	sp, #16
 8003b84:	af00      	add	r7, sp, #0
 8003b86:	6078      	str	r0, [r7, #4]
	uint8_t i = 0;
 8003b88:	2300      	movs	r3, #0
 8003b8a:	73fb      	strb	r3, [r7, #15]

	static uint32_t time0_cnt = 0;
	static uint32_t reloadtime =0;
	if(htim->Instance == htim1.Instance)
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	681a      	ldr	r2, [r3, #0]
 8003b90:	4ba4      	ldr	r3, [pc, #656]	; (8003e24 <HAL_TIM_PeriodElapsedCallback+0x2a4>)
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	429a      	cmp	r2, r3
 8003b96:	d161      	bne.n	8003c5c <HAL_TIM_PeriodElapsedCallback+0xdc>
	{
		bTime.Time_10ms = 1;
 8003b98:	4aa3      	ldr	r2, [pc, #652]	; (8003e28 <HAL_TIM_PeriodElapsedCallback+0x2a8>)
 8003b9a:	7813      	ldrb	r3, [r2, #0]
 8003b9c:	f043 0301 	orr.w	r3, r3, #1
 8003ba0:	7013      	strb	r3, [r2, #0]
		time1_cnt++;
 8003ba2:	4ba2      	ldr	r3, [pc, #648]	; (8003e2c <HAL_TIM_PeriodElapsedCallback+0x2ac>)
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	3301      	adds	r3, #1
 8003ba8:	4aa0      	ldr	r2, [pc, #640]	; (8003e2c <HAL_TIM_PeriodElapsedCallback+0x2ac>)
 8003baa:	6013      	str	r3, [r2, #0]
		time10ms = HAL_GetTick() - reloadtime;
 8003bac:	f001 fa7c 	bl	80050a8 <HAL_GetTick>
 8003bb0:	4602      	mov	r2, r0
 8003bb2:	4b9f      	ldr	r3, [pc, #636]	; (8003e30 <HAL_TIM_PeriodElapsedCallback+0x2b0>)
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	1ad3      	subs	r3, r2, r3
 8003bb8:	4a9e      	ldr	r2, [pc, #632]	; (8003e34 <HAL_TIM_PeriodElapsedCallback+0x2b4>)
 8003bba:	6013      	str	r3, [r2, #0]
		reloadtime = HAL_GetTick();
 8003bbc:	f001 fa74 	bl	80050a8 <HAL_GetTick>
 8003bc0:	4603      	mov	r3, r0
 8003bc2:	4a9b      	ldr	r2, [pc, #620]	; (8003e30 <HAL_TIM_PeriodElapsedCallback+0x2b0>)
 8003bc4:	6013      	str	r3, [r2, #0]
		Keytimout --;
 8003bc6:	4b9c      	ldr	r3, [pc, #624]	; (8003e38 <HAL_TIM_PeriodElapsedCallback+0x2b8>)
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	3b01      	subs	r3, #1
 8003bcc:	4a9a      	ldr	r2, [pc, #616]	; (8003e38 <HAL_TIM_PeriodElapsedCallback+0x2b8>)
 8003bce:	6013      	str	r3, [r2, #0]
		LedOfftimout --;
 8003bd0:	4b9a      	ldr	r3, [pc, #616]	; (8003e3c <HAL_TIM_PeriodElapsedCallback+0x2bc>)
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	3b01      	subs	r3, #1
 8003bd6:	4a99      	ldr	r2, [pc, #612]	; (8003e3c <HAL_TIM_PeriodElapsedCallback+0x2bc>)
 8003bd8:	6013      	str	r3, [r2, #0]
		if((time1_cnt % 10) == 0)
 8003bda:	4b94      	ldr	r3, [pc, #592]	; (8003e2c <HAL_TIM_PeriodElapsedCallback+0x2ac>)
 8003bdc:	6819      	ldr	r1, [r3, #0]
 8003bde:	4b98      	ldr	r3, [pc, #608]	; (8003e40 <HAL_TIM_PeriodElapsedCallback+0x2c0>)
 8003be0:	fba3 2301 	umull	r2, r3, r3, r1
 8003be4:	08da      	lsrs	r2, r3, #3
 8003be6:	4613      	mov	r3, r2
 8003be8:	009b      	lsls	r3, r3, #2
 8003bea:	4413      	add	r3, r2
 8003bec:	005b      	lsls	r3, r3, #1
 8003bee:	1aca      	subs	r2, r1, r3
 8003bf0:	2a00      	cmp	r2, #0
 8003bf2:	d120      	bne.n	8003c36 <HAL_TIM_PeriodElapsedCallback+0xb6>
			{//100ms
				bTime.Time_100ms = 1;
 8003bf4:	4a8c      	ldr	r2, [pc, #560]	; (8003e28 <HAL_TIM_PeriodElapsedCallback+0x2a8>)
 8003bf6:	7813      	ldrb	r3, [r2, #0]
 8003bf8:	f043 0302 	orr.w	r3, r3, #2
 8003bfc:	7013      	strb	r3, [r2, #0]
				if (bBusOffTimer)
 8003bfe:	4b91      	ldr	r3, [pc, #580]	; (8003e44 <HAL_TIM_PeriodElapsedCallback+0x2c4>)
 8003c00:	781b      	ldrb	r3, [r3, #0]
 8003c02:	2b00      	cmp	r3, #0
 8003c04:	d006      	beq.n	8003c14 <HAL_TIM_PeriodElapsedCallback+0x94>
					-- bBusOffTimer;
 8003c06:	4b8f      	ldr	r3, [pc, #572]	; (8003e44 <HAL_TIM_PeriodElapsedCallback+0x2c4>)
 8003c08:	781b      	ldrb	r3, [r3, #0]
 8003c0a:	3b01      	subs	r3, #1
 8003c0c:	b2da      	uxtb	r2, r3
 8003c0e:	4b8d      	ldr	r3, [pc, #564]	; (8003e44 <HAL_TIM_PeriodElapsedCallback+0x2c4>)
 8003c10:	701a      	strb	r2, [r3, #0]
 8003c12:	e010      	b.n	8003c36 <HAL_TIM_PeriodElapsedCallback+0xb6>
				else
					{
						if(bFunc.buz_set_id)
 8003c14:	4b8c      	ldr	r3, [pc, #560]	; (8003e48 <HAL_TIM_PeriodElapsedCallback+0x2c8>)
 8003c16:	781b      	ldrb	r3, [r3, #0]
 8003c18:	f003 0301 	and.w	r3, r3, #1
 8003c1c:	b2db      	uxtb	r3, r3
 8003c1e:	2b00      	cmp	r3, #0
 8003c20:	d009      	beq.n	8003c36 <HAL_TIM_PeriodElapsedCallback+0xb6>
							{
								Disable_BUZ();
 8003c22:	2200      	movs	r2, #0
 8003c24:	2101      	movs	r1, #1
 8003c26:	4889      	ldr	r0, [pc, #548]	; (8003e4c <HAL_TIM_PeriodElapsedCallback+0x2cc>)
 8003c28:	f002 fcb5 	bl	8006596 <HAL_GPIO_WritePin>
								bFunc.buz_set_id = 0;
 8003c2c:	4a86      	ldr	r2, [pc, #536]	; (8003e48 <HAL_TIM_PeriodElapsedCallback+0x2c8>)
 8003c2e:	7813      	ldrb	r3, [r2, #0]
 8003c30:	f36f 0300 	bfc	r3, #0, #1
 8003c34:	7013      	strb	r3, [r2, #0]
							}
					}
			}
		if((time1_cnt % 200) == 0)
 8003c36:	4b7d      	ldr	r3, [pc, #500]	; (8003e2c <HAL_TIM_PeriodElapsedCallback+0x2ac>)
 8003c38:	681a      	ldr	r2, [r3, #0]
 8003c3a:	4b85      	ldr	r3, [pc, #532]	; (8003e50 <HAL_TIM_PeriodElapsedCallback+0x2d0>)
 8003c3c:	fba3 1302 	umull	r1, r3, r3, r2
 8003c40:	099b      	lsrs	r3, r3, #6
 8003c42:	21c8      	movs	r1, #200	; 0xc8
 8003c44:	fb01 f303 	mul.w	r3, r1, r3
 8003c48:	1ad3      	subs	r3, r2, r3
 8003c4a:	2b00      	cmp	r3, #0
 8003c4c:	f040 80e5 	bne.w	8003e1a <HAL_TIM_PeriodElapsedCallback+0x29a>
			bTime.Time_2s = 1;
 8003c50:	4a75      	ldr	r2, [pc, #468]	; (8003e28 <HAL_TIM_PeriodElapsedCallback+0x2a8>)
 8003c52:	7813      	ldrb	r3, [r2, #0]
 8003c54:	f043 0308 	orr.w	r3, r3, #8
 8003c58:	7013      	strb	r3, [r2, #0]
										}
								}
						}

	}
}
 8003c5a:	e0de      	b.n	8003e1a <HAL_TIM_PeriodElapsedCallback+0x29a>
	else if(htim->Instance == htim2.Instance)
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	681a      	ldr	r2, [r3, #0]
 8003c60:	4b7c      	ldr	r3, [pc, #496]	; (8003e54 <HAL_TIM_PeriodElapsedCallback+0x2d4>)
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	429a      	cmp	r2, r3
 8003c66:	f040 80d8 	bne.w	8003e1a <HAL_TIM_PeriodElapsedCallback+0x29a>
					bTime.Time_500ms = true;
 8003c6a:	4a6f      	ldr	r2, [pc, #444]	; (8003e28 <HAL_TIM_PeriodElapsedCallback+0x2a8>)
 8003c6c:	7813      	ldrb	r3, [r2, #0]
 8003c6e:	f043 0304 	orr.w	r3, r3, #4
 8003c72:	7013      	strb	r3, [r2, #0]
					bTime.flash_floor_500ms = true;
 8003c74:	4a6c      	ldr	r2, [pc, #432]	; (8003e28 <HAL_TIM_PeriodElapsedCallback+0x2a8>)
 8003c76:	7813      	ldrb	r3, [r2, #0]
 8003c78:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003c7c:	7013      	strb	r3, [r2, #0]
					time0_cnt++;
 8003c7e:	4b76      	ldr	r3, [pc, #472]	; (8003e58 <HAL_TIM_PeriodElapsedCallback+0x2d8>)
 8003c80:	681b      	ldr	r3, [r3, #0]
 8003c82:	3301      	adds	r3, #1
 8003c84:	4a74      	ldr	r2, [pc, #464]	; (8003e58 <HAL_TIM_PeriodElapsedCallback+0x2d8>)
 8003c86:	6013      	str	r3, [r2, #0]
					if (!nmtstate)						// only during Boot up
 8003c88:	4b74      	ldr	r3, [pc, #464]	; (8003e5c <HAL_TIM_PeriodElapsedCallback+0x2dc>)
 8003c8a:	781b      	ldrb	r3, [r3, #0]
 8003c8c:	2b00      	cmp	r3, #0
 8003c8e:	d10b      	bne.n	8003ca8 <HAL_TIM_PeriodElapsedCallback+0x128>
							if (nmtwait)					// waiting time for first heartbeat
 8003c90:	4b73      	ldr	r3, [pc, #460]	; (8003e60 <HAL_TIM_PeriodElapsedCallback+0x2e0>)
 8003c92:	781b      	ldrb	r3, [r3, #0]
 8003c94:	b2db      	uxtb	r3, r3
 8003c96:	2b00      	cmp	r3, #0
 8003c98:	d006      	beq.n	8003ca8 <HAL_TIM_PeriodElapsedCallback+0x128>
								nmtwait--;
 8003c9a:	4b71      	ldr	r3, [pc, #452]	; (8003e60 <HAL_TIM_PeriodElapsedCallback+0x2e0>)
 8003c9c:	781b      	ldrb	r3, [r3, #0]
 8003c9e:	b2db      	uxtb	r3, r3
 8003ca0:	3b01      	subs	r3, #1
 8003ca2:	b2da      	uxtb	r2, r3
 8003ca4:	4b6e      	ldr	r3, [pc, #440]	; (8003e60 <HAL_TIM_PeriodElapsedCallback+0x2e0>)
 8003ca6:	701a      	strb	r2, [r3, #0]
					if (heartbeat)						// decrement heartbeat timer
 8003ca8:	4b6e      	ldr	r3, [pc, #440]	; (8003e64 <HAL_TIM_PeriodElapsedCallback+0x2e4>)
 8003caa:	781b      	ldrb	r3, [r3, #0]
 8003cac:	2b00      	cmp	r3, #0
 8003cae:	d005      	beq.n	8003cbc <HAL_TIM_PeriodElapsedCallback+0x13c>
						heartbeat--;
 8003cb0:	4b6c      	ldr	r3, [pc, #432]	; (8003e64 <HAL_TIM_PeriodElapsedCallback+0x2e4>)
 8003cb2:	781b      	ldrb	r3, [r3, #0]
 8003cb4:	3b01      	subs	r3, #1
 8003cb6:	b2da      	uxtb	r2, r3
 8003cb8:	4b6a      	ldr	r3, [pc, #424]	; (8003e64 <HAL_TIM_PeriodElapsedCallback+0x2e4>)
 8003cba:	701a      	strb	r2, [r3, #0]
					if (sdo_timer)			// check for SDO transfer time out
 8003cbc:	4b6a      	ldr	r3, [pc, #424]	; (8003e68 <HAL_TIM_PeriodElapsedCallback+0x2e8>)
 8003cbe:	781b      	ldrb	r3, [r3, #0]
 8003cc0:	2b00      	cmp	r3, #0
 8003cc2:	d005      	beq.n	8003cd0 <HAL_TIM_PeriodElapsedCallback+0x150>
						sdo_timer--;
 8003cc4:	4b68      	ldr	r3, [pc, #416]	; (8003e68 <HAL_TIM_PeriodElapsedCallback+0x2e8>)
 8003cc6:	781b      	ldrb	r3, [r3, #0]
 8003cc8:	3b01      	subs	r3, #1
 8003cca:	b2da      	uxtb	r2, r3
 8003ccc:	4b66      	ldr	r3, [pc, #408]	; (8003e68 <HAL_TIM_PeriodElapsedCallback+0x2e8>)
 8003cce:	701a      	strb	r2, [r3, #0]
					if (hsetime)
 8003cd0:	4b66      	ldr	r3, [pc, #408]	; (8003e6c <HAL_TIM_PeriodElapsedCallback+0x2ec>)
 8003cd2:	781b      	ldrb	r3, [r3, #0]
 8003cd4:	b2db      	uxtb	r3, r3
 8003cd6:	2b00      	cmp	r3, #0
 8003cd8:	d010      	beq.n	8003cfc <HAL_TIM_PeriodElapsedCallback+0x17c>
							hsetime--;
 8003cda:	4b64      	ldr	r3, [pc, #400]	; (8003e6c <HAL_TIM_PeriodElapsedCallback+0x2ec>)
 8003cdc:	781b      	ldrb	r3, [r3, #0]
 8003cde:	b2db      	uxtb	r3, r3
 8003ce0:	3b01      	subs	r3, #1
 8003ce2:	b2da      	uxtb	r2, r3
 8003ce4:	4b61      	ldr	r3, [pc, #388]	; (8003e6c <HAL_TIM_PeriodElapsedCallback+0x2ec>)
 8003ce6:	701a      	strb	r2, [r3, #0]
							if (!hsetime) 		// HSE heartbeat time out
 8003ce8:	4b60      	ldr	r3, [pc, #384]	; (8003e6c <HAL_TIM_PeriodElapsedCallback+0x2ec>)
 8003cea:	781b      	ldrb	r3, [r3, #0]
 8003cec:	b2db      	uxtb	r3, r3
 8003cee:	2b00      	cmp	r3, #0
 8003cf0:	d104      	bne.n	8003cfc <HAL_TIM_PeriodElapsedCallback+0x17c>
								bFunc.hsecheck = true; 	// HSE check necessary
 8003cf2:	4a55      	ldr	r2, [pc, #340]	; (8003e48 <HAL_TIM_PeriodElapsedCallback+0x2c8>)
 8003cf4:	7813      	ldrb	r3, [r2, #0]
 8003cf6:	f043 0320 	orr.w	r3, r3, #32
 8003cfa:	7013      	strb	r3, [r2, #0]
					if((time0_cnt % 10) == 0)
 8003cfc:	4b56      	ldr	r3, [pc, #344]	; (8003e58 <HAL_TIM_PeriodElapsedCallback+0x2d8>)
 8003cfe:	6819      	ldr	r1, [r3, #0]
 8003d00:	4b4f      	ldr	r3, [pc, #316]	; (8003e40 <HAL_TIM_PeriodElapsedCallback+0x2c0>)
 8003d02:	fba3 2301 	umull	r2, r3, r3, r1
 8003d06:	08da      	lsrs	r2, r3, #3
 8003d08:	4613      	mov	r3, r2
 8003d0a:	009b      	lsls	r3, r3, #2
 8003d0c:	4413      	add	r3, r2
 8003d0e:	005b      	lsls	r3, r3, #1
 8003d10:	1aca      	subs	r2, r1, r3
 8003d12:	2a00      	cmp	r2, #0
 8003d14:	d104      	bne.n	8003d20 <HAL_TIM_PeriodElapsedCallback+0x1a0>
						bTime.Time_5s = 1;
 8003d16:	4a44      	ldr	r2, [pc, #272]	; (8003e28 <HAL_TIM_PeriodElapsedCallback+0x2a8>)
 8003d18:	7813      	ldrb	r3, [r2, #0]
 8003d1a:	f043 0310 	orr.w	r3, r3, #16
 8003d1e:	7013      	strb	r3, [r2, #0]
					if(att_alarm_timer)
 8003d20:	4b53      	ldr	r3, [pc, #332]	; (8003e70 <HAL_TIM_PeriodElapsedCallback+0x2f0>)
 8003d22:	781b      	ldrb	r3, [r3, #0]
 8003d24:	2b00      	cmp	r3, #0
 8003d26:	d026      	beq.n	8003d76 <HAL_TIM_PeriodElapsedCallback+0x1f6>
							--att_alarm_timer;
 8003d28:	4b51      	ldr	r3, [pc, #324]	; (8003e70 <HAL_TIM_PeriodElapsedCallback+0x2f0>)
 8003d2a:	781b      	ldrb	r3, [r3, #0]
 8003d2c:	3b01      	subs	r3, #1
 8003d2e:	b2da      	uxtb	r2, r3
 8003d30:	4b4f      	ldr	r3, [pc, #316]	; (8003e70 <HAL_TIM_PeriodElapsedCallback+0x2f0>)
 8003d32:	701a      	strb	r2, [r3, #0]
							if(!att_alarm_timer)
 8003d34:	4b4e      	ldr	r3, [pc, #312]	; (8003e70 <HAL_TIM_PeriodElapsedCallback+0x2f0>)
 8003d36:	781b      	ldrb	r3, [r3, #0]
 8003d38:	2b00      	cmp	r3, #0
 8003d3a:	d11c      	bne.n	8003d76 <HAL_TIM_PeriodElapsedCallback+0x1f6>
									if(bTime.Time_alarm_fg)
 8003d3c:	4b3a      	ldr	r3, [pc, #232]	; (8003e28 <HAL_TIM_PeriodElapsedCallback+0x2a8>)
 8003d3e:	781b      	ldrb	r3, [r3, #0]
 8003d40:	f003 0320 	and.w	r3, r3, #32
 8003d44:	b2db      	uxtb	r3, r3
 8003d46:	2b00      	cmp	r3, #0
 8003d48:	d006      	beq.n	8003d58 <HAL_TIM_PeriodElapsedCallback+0x1d8>
										buzzer &= ~BUZ_WORKING;
 8003d4a:	4b4a      	ldr	r3, [pc, #296]	; (8003e74 <HAL_TIM_PeriodElapsedCallback+0x2f4>)
 8003d4c:	781b      	ldrb	r3, [r3, #0]
 8003d4e:	f023 0301 	bic.w	r3, r3, #1
 8003d52:	b2da      	uxtb	r2, r3
 8003d54:	4b47      	ldr	r3, [pc, #284]	; (8003e74 <HAL_TIM_PeriodElapsedCallback+0x2f4>)
 8003d56:	701a      	strb	r2, [r3, #0]
									bFunc.buz_state = !bFunc.buz_state;
 8003d58:	4b3b      	ldr	r3, [pc, #236]	; (8003e48 <HAL_TIM_PeriodElapsedCallback+0x2c8>)
 8003d5a:	781b      	ldrb	r3, [r3, #0]
 8003d5c:	f003 0302 	and.w	r3, r3, #2
 8003d60:	b2db      	uxtb	r3, r3
 8003d62:	2b00      	cmp	r3, #0
 8003d64:	bf0c      	ite	eq
 8003d66:	2301      	moveq	r3, #1
 8003d68:	2300      	movne	r3, #0
 8003d6a:	b2d9      	uxtb	r1, r3
 8003d6c:	4a36      	ldr	r2, [pc, #216]	; (8003e48 <HAL_TIM_PeriodElapsedCallback+0x2c8>)
 8003d6e:	7813      	ldrb	r3, [r2, #0]
 8003d70:	f361 0341 	bfi	r3, r1, #1, #1
 8003d74:	7013      	strb	r3, [r2, #0]
					if(buz_alarm_totaltimer)
 8003d76:	4b40      	ldr	r3, [pc, #256]	; (8003e78 <HAL_TIM_PeriodElapsedCallback+0x2f8>)
 8003d78:	781b      	ldrb	r3, [r3, #0]
 8003d7a:	2b00      	cmp	r3, #0
 8003d7c:	d005      	beq.n	8003d8a <HAL_TIM_PeriodElapsedCallback+0x20a>
						--buz_alarm_totaltimer;
 8003d7e:	4b3e      	ldr	r3, [pc, #248]	; (8003e78 <HAL_TIM_PeriodElapsedCallback+0x2f8>)
 8003d80:	781b      	ldrb	r3, [r3, #0]
 8003d82:	3b01      	subs	r3, #1
 8003d84:	b2da      	uxtb	r2, r3
 8003d86:	4b3c      	ldr	r3, [pc, #240]	; (8003e78 <HAL_TIM_PeriodElapsedCallback+0x2f8>)
 8003d88:	701a      	strb	r2, [r3, #0]
					for (i = 0; i < mInOut_Number; i++)
 8003d8a:	2300      	movs	r3, #0
 8003d8c:	73fb      	strb	r3, [r7, #15]
 8003d8e:	e03f      	b.n	8003e10 <HAL_TIM_PeriodElapsedCallback+0x290>
							if (outpar [i][IO_BASIC_FUNC] == ARRIVAL_INDICATION)
 8003d90:	7bfb      	ldrb	r3, [r7, #15]
 8003d92:	4a3a      	ldr	r2, [pc, #232]	; (8003e7c <HAL_TIM_PeriodElapsedCallback+0x2fc>)
 8003d94:	f812 3033 	ldrb.w	r3, [r2, r3, lsl #3]
 8003d98:	2b44      	cmp	r3, #68	; 0x44
 8003d9a:	d136      	bne.n	8003e0a <HAL_TIM_PeriodElapsedCallback+0x28a>
							if (outpar [i][IO_ACK])
 8003d9c:	7bfb      	ldrb	r3, [r7, #15]
 8003d9e:	4a37      	ldr	r2, [pc, #220]	; (8003e7c <HAL_TIM_PeriodElapsedCallback+0x2fc>)
 8003da0:	00db      	lsls	r3, r3, #3
 8003da2:	4413      	add	r3, r2
 8003da4:	79db      	ldrb	r3, [r3, #7]
 8003da6:	2b00      	cmp	r3, #0
 8003da8:	d02f      	beq.n	8003e0a <HAL_TIM_PeriodElapsedCallback+0x28a>
									outpar [i][IO_ACK]--; 			//decrement time counter
 8003daa:	7bfa      	ldrb	r2, [r7, #15]
 8003dac:	4933      	ldr	r1, [pc, #204]	; (8003e7c <HAL_TIM_PeriodElapsedCallback+0x2fc>)
 8003dae:	00d3      	lsls	r3, r2, #3
 8003db0:	440b      	add	r3, r1
 8003db2:	79db      	ldrb	r3, [r3, #7]
 8003db4:	3b01      	subs	r3, #1
 8003db6:	b2d8      	uxtb	r0, r3
 8003db8:	4930      	ldr	r1, [pc, #192]	; (8003e7c <HAL_TIM_PeriodElapsedCallback+0x2fc>)
 8003dba:	00d3      	lsls	r3, r2, #3
 8003dbc:	440b      	add	r3, r1
 8003dbe:	4602      	mov	r2, r0
 8003dc0:	71da      	strb	r2, [r3, #7]
									if (!outpar [i][IO_ACK])		//time out
 8003dc2:	7bfb      	ldrb	r3, [r7, #15]
 8003dc4:	4a2d      	ldr	r2, [pc, #180]	; (8003e7c <HAL_TIM_PeriodElapsedCallback+0x2fc>)
 8003dc6:	00db      	lsls	r3, r3, #3
 8003dc8:	4413      	add	r3, r2
 8003dca:	79db      	ldrb	r3, [r3, #7]
 8003dcc:	2b00      	cmp	r3, #0
 8003dce:	d11c      	bne.n	8003e0a <HAL_TIM_PeriodElapsedCallback+0x28a>
											bit_reset (out[i/8], i % 8);			// switch off output
 8003dd0:	7bfb      	ldrb	r3, [r7, #15]
 8003dd2:	08db      	lsrs	r3, r3, #3
 8003dd4:	b2d8      	uxtb	r0, r3
 8003dd6:	4602      	mov	r2, r0
 8003dd8:	4b29      	ldr	r3, [pc, #164]	; (8003e80 <HAL_TIM_PeriodElapsedCallback+0x300>)
 8003dda:	5c9b      	ldrb	r3, [r3, r2]
 8003ddc:	b2db      	uxtb	r3, r3
 8003dde:	b25a      	sxtb	r2, r3
 8003de0:	7bfb      	ldrb	r3, [r7, #15]
 8003de2:	f003 0307 	and.w	r3, r3, #7
 8003de6:	2101      	movs	r1, #1
 8003de8:	fa01 f303 	lsl.w	r3, r1, r3
 8003dec:	b25b      	sxtb	r3, r3
 8003dee:	43db      	mvns	r3, r3
 8003df0:	b25b      	sxtb	r3, r3
 8003df2:	4013      	ands	r3, r2
 8003df4:	b25b      	sxtb	r3, r3
 8003df6:	4602      	mov	r2, r0
 8003df8:	b2d9      	uxtb	r1, r3
 8003dfa:	4b21      	ldr	r3, [pc, #132]	; (8003e80 <HAL_TIM_PeriodElapsedCallback+0x300>)
 8003dfc:	5499      	strb	r1, [r3, r2]
											outpar [i][IO_STATE] = 0;
 8003dfe:	7bfb      	ldrb	r3, [r7, #15]
 8003e00:	4a1e      	ldr	r2, [pc, #120]	; (8003e7c <HAL_TIM_PeriodElapsedCallback+0x2fc>)
 8003e02:	00db      	lsls	r3, r3, #3
 8003e04:	4413      	add	r3, r2
 8003e06:	2200      	movs	r2, #0
 8003e08:	715a      	strb	r2, [r3, #5]
					for (i = 0; i < mInOut_Number; i++)
 8003e0a:	7bfb      	ldrb	r3, [r7, #15]
 8003e0c:	3301      	adds	r3, #1
 8003e0e:	73fb      	strb	r3, [r7, #15]
 8003e10:	4b1c      	ldr	r3, [pc, #112]	; (8003e84 <HAL_TIM_PeriodElapsedCallback+0x304>)
 8003e12:	781b      	ldrb	r3, [r3, #0]
 8003e14:	7bfa      	ldrb	r2, [r7, #15]
 8003e16:	429a      	cmp	r2, r3
 8003e18:	d3ba      	bcc.n	8003d90 <HAL_TIM_PeriodElapsedCallback+0x210>
}
 8003e1a:	bf00      	nop
 8003e1c:	3710      	adds	r7, #16
 8003e1e:	46bd      	mov	sp, r7
 8003e20:	bd80      	pop	{r7, pc}
 8003e22:	bf00      	nop
 8003e24:	20000894 	.word	0x20000894
 8003e28:	2000038c 	.word	0x2000038c
 8003e2c:	20000274 	.word	0x20000274
 8003e30:	2000027c 	.word	0x2000027c
 8003e34:	2000088c 	.word	0x2000088c
 8003e38:	20000184 	.word	0x20000184
 8003e3c:	20000188 	.word	0x20000188
 8003e40:	cccccccd 	.word	0xcccccccd
 8003e44:	200001f7 	.word	0x200001f7
 8003e48:	20000944 	.word	0x20000944
 8003e4c:	40010800 	.word	0x40010800
 8003e50:	51eb851f 	.word	0x51eb851f
 8003e54:	20000948 	.word	0x20000948
 8003e58:	20000280 	.word	0x20000280
 8003e5c:	20000890 	.word	0x20000890
 8003e60:	200008f1 	.word	0x200008f1
 8003e64:	20000991 	.word	0x20000991
 8003e68:	200001e9 	.word	0x200001e9
 8003e6c:	20000884 	.word	0x20000884
 8003e70:	200001f8 	.word	0x200001f8
 8003e74:	200001e5 	.word	0x200001e5
 8003e78:	200001fa 	.word	0x200001fa
 8003e7c:	2000060c 	.word	0x2000060c
 8003e80:	200001ec 	.word	0x200001ec
 8003e84:	20000180 	.word	0x20000180

08003e88 <check_hse>:
void check_hse (uint8_t mode){
 8003e88:	b580      	push	{r7, lr}
 8003e8a:	b084      	sub	sp, #16
 8003e8c:	af00      	add	r7, sp, #0
 8003e8e:	4603      	mov	r3, r0
 8003e90:	71fb      	strb	r3, [r7, #7]
	uint8_t help;
	uint8_t i;

	help = 0;
 8003e92:	2300      	movs	r3, #0
 8003e94:	73fb      	strb	r3, [r7, #15]
	if (!hsetime)								/* 5s no heartbeat from HSE				*/
 8003e96:	4b69      	ldr	r3, [pc, #420]	; (800403c <check_hse+0x1b4>)
 8003e98:	781b      	ldrb	r3, [r3, #0]
 8003e9a:	b2db      	uxtb	r3, r3
 8003e9c:	2b00      	cmp	r3, #0
 8003e9e:	d122      	bne.n	8003ee6 <check_hse+0x5e>
		{
			help = 1;
 8003ea0:	2301      	movs	r3, #1
 8003ea2:	73fb      	strb	r3, [r7, #15]
			hsetime  = HSETIME;						/* restart HSE heartbeat timer			*/
 8003ea4:	4b65      	ldr	r3, [pc, #404]	; (800403c <check_hse+0x1b4>)
 8003ea6:	2214      	movs	r2, #20
 8003ea8:	701a      	strb	r2, [r3, #0]
			display[BUF_TEN] = 'N';			//A_BETR;
 8003eaa:	4b65      	ldr	r3, [pc, #404]	; (8004040 <check_hse+0x1b8>)
 8003eac:	224e      	movs	r2, #78	; 0x4e
 8003eae:	701a      	strb	r2, [r3, #0]
			display[BUF_UNIT] = 'C';		//A_BETR;
 8003eb0:	4b63      	ldr	r3, [pc, #396]	; (8004040 <check_hse+0x1b8>)
 8003eb2:	2243      	movs	r2, #67	; 0x43
 8003eb4:	705a      	strb	r2, [r3, #1]
			display[BUF_ARROW] = 0;
 8003eb6:	4b62      	ldr	r3, [pc, #392]	; (8004040 <check_hse+0x1b8>)
 8003eb8:	2200      	movs	r2, #0
 8003eba:	709a      	strb	r2, [r3, #2]
			display[BUF_MESSAGE] = 0;
 8003ebc:	4b60      	ldr	r3, [pc, #384]	; (8004040 <check_hse+0x1b8>)
 8003ebe:	2200      	movs	r2, #0
 8003ec0:	70da      	strb	r2, [r3, #3]
			hse_heartbeat = 0;
 8003ec2:	4b60      	ldr	r3, [pc, #384]	; (8004044 <check_hse+0x1bc>)
 8003ec4:	2200      	movs	r2, #0
 8003ec6:	701a      	strb	r2, [r3, #0]
			mDisp_buf[BUF_TEN + 1] = display[BUF_TEN];
 8003ec8:	4b5d      	ldr	r3, [pc, #372]	; (8004040 <check_hse+0x1b8>)
 8003eca:	781b      	ldrb	r3, [r3, #0]
 8003ecc:	b2da      	uxtb	r2, r3
 8003ece:	4b5e      	ldr	r3, [pc, #376]	; (8004048 <check_hse+0x1c0>)
 8003ed0:	705a      	strb	r2, [r3, #1]
			mDisp_buf[BUF_UNIT + 1] = display[BUF_UNIT];
 8003ed2:	4b5b      	ldr	r3, [pc, #364]	; (8004040 <check_hse+0x1b8>)
 8003ed4:	785b      	ldrb	r3, [r3, #1]
 8003ed6:	b2da      	uxtb	r2, r3
 8003ed8:	4b5b      	ldr	r3, [pc, #364]	; (8004048 <check_hse+0x1c0>)
 8003eda:	709a      	strb	r2, [r3, #2]
			mDisp_buf[BUF_ARROW + 1] = display[BUF_ARROW];
 8003edc:	4b58      	ldr	r3, [pc, #352]	; (8004040 <check_hse+0x1b8>)
 8003ede:	789b      	ldrb	r3, [r3, #2]
 8003ee0:	b2da      	uxtb	r2, r3
 8003ee2:	4b59      	ldr	r3, [pc, #356]	; (8004048 <check_hse+0x1c0>)
 8003ee4:	70da      	strb	r2, [r3, #3]
		}

	if (help && mode)											/* one or more HSE not available		*/
 8003ee6:	7bfb      	ldrb	r3, [r7, #15]
 8003ee8:	2b00      	cmp	r3, #0
 8003eea:	f000 80a2 	beq.w	8004032 <check_hse+0x1aa>
 8003eee:	79fb      	ldrb	r3, [r7, #7]
 8003ef0:	2b00      	cmp	r3, #0
 8003ef2:	f000 809e 	beq.w	8004032 <check_hse+0x1aa>
		{
			for (i = 0; i < mInOut_Number; i++)					/* check all call indications			*/
 8003ef6:	2300      	movs	r3, #0
 8003ef8:	73bb      	strb	r3, [r7, #14]
 8003efa:	e094      	b.n	8004026 <check_hse+0x19e>
				{
					if (check_for_call (outpar [i][IO_BASIC_FUNC]))
 8003efc:	7bbb      	ldrb	r3, [r7, #14]
 8003efe:	4a53      	ldr	r2, [pc, #332]	; (800404c <check_hse+0x1c4>)
 8003f00:	f812 3033 	ldrb.w	r3, [r2, r3, lsl #3]
 8003f04:	4618      	mov	r0, r3
 8003f06:	f7fd fcd3 	bl	80018b0 <check_for_call>
 8003f0a:	4603      	mov	r3, r0
 8003f0c:	2b00      	cmp	r3, #0
 8003f0e:	d037      	beq.n	8003f80 <check_hse+0xf8>
						{											/* output is call acknowledgement		*/
				  		outpar [i][IO_ACK] &= ~help;
 8003f10:	7bbb      	ldrb	r3, [r7, #14]
 8003f12:	4a4e      	ldr	r2, [pc, #312]	; (800404c <check_hse+0x1c4>)
 8003f14:	00db      	lsls	r3, r3, #3
 8003f16:	4413      	add	r3, r2
 8003f18:	79db      	ldrb	r3, [r3, #7]
 8003f1a:	b25a      	sxtb	r2, r3
 8003f1c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003f20:	43db      	mvns	r3, r3
 8003f22:	b25b      	sxtb	r3, r3
 8003f24:	4013      	ands	r3, r2
 8003f26:	b25a      	sxtb	r2, r3
 8003f28:	7bbb      	ldrb	r3, [r7, #14]
 8003f2a:	b2d1      	uxtb	r1, r2
 8003f2c:	4a47      	ldr	r2, [pc, #284]	; (800404c <check_hse+0x1c4>)
 8003f2e:	00db      	lsls	r3, r3, #3
 8003f30:	4413      	add	r3, r2
 8003f32:	460a      	mov	r2, r1
 8003f34:	71da      	strb	r2, [r3, #7]
							if (!outpar [i][IO_ACK])				/* all acknowledgements cancelled		*/
 8003f36:	7bbb      	ldrb	r3, [r7, #14]
 8003f38:	4a44      	ldr	r2, [pc, #272]	; (800404c <check_hse+0x1c4>)
 8003f3a:	00db      	lsls	r3, r3, #3
 8003f3c:	4413      	add	r3, r2
 8003f3e:	79db      	ldrb	r3, [r3, #7]
 8003f40:	2b00      	cmp	r3, #0
 8003f42:	d16d      	bne.n	8004020 <check_hse+0x198>
								{
									bit_reset (out[i/8], i%8);					/* clear output							*/
 8003f44:	7bbb      	ldrb	r3, [r7, #14]
 8003f46:	08db      	lsrs	r3, r3, #3
 8003f48:	b2d8      	uxtb	r0, r3
 8003f4a:	4602      	mov	r2, r0
 8003f4c:	4b40      	ldr	r3, [pc, #256]	; (8004050 <check_hse+0x1c8>)
 8003f4e:	5c9b      	ldrb	r3, [r3, r2]
 8003f50:	b2db      	uxtb	r3, r3
 8003f52:	b25a      	sxtb	r2, r3
 8003f54:	7bbb      	ldrb	r3, [r7, #14]
 8003f56:	f003 0307 	and.w	r3, r3, #7
 8003f5a:	2101      	movs	r1, #1
 8003f5c:	fa01 f303 	lsl.w	r3, r1, r3
 8003f60:	b25b      	sxtb	r3, r3
 8003f62:	43db      	mvns	r3, r3
 8003f64:	b25b      	sxtb	r3, r3
 8003f66:	4013      	ands	r3, r2
 8003f68:	b25b      	sxtb	r3, r3
 8003f6a:	4602      	mov	r2, r0
 8003f6c:	b2d9      	uxtb	r1, r3
 8003f6e:	4b38      	ldr	r3, [pc, #224]	; (8004050 <check_hse+0x1c8>)
 8003f70:	5499      	strb	r1, [r3, r2]
									outpar [i][IO_STATE] = 0;
 8003f72:	7bbb      	ldrb	r3, [r7, #14]
 8003f74:	4a35      	ldr	r2, [pc, #212]	; (800404c <check_hse+0x1c4>)
 8003f76:	00db      	lsls	r3, r3, #3
 8003f78:	4413      	add	r3, r2
 8003f7a:	2200      	movs	r2, #0
 8003f7c:	715a      	strb	r2, [r3, #5]
 8003f7e:	e04f      	b.n	8004020 <check_hse+0x198>
								}
						}
					else										/* all other output functions			*/
						{
							if (outpar [i][IO_LIFT] & help)			/* output for this lift					*/
 8003f80:	7bbb      	ldrb	r3, [r7, #14]
 8003f82:	4a32      	ldr	r2, [pc, #200]	; (800404c <check_hse+0x1c4>)
 8003f84:	00db      	lsls	r3, r3, #3
 8003f86:	4413      	add	r3, r2
 8003f88:	789a      	ldrb	r2, [r3, #2]
 8003f8a:	7bfb      	ldrb	r3, [r7, #15]
 8003f8c:	4013      	ands	r3, r2
 8003f8e:	b2db      	uxtb	r3, r3
 8003f90:	2b00      	cmp	r3, #0
 8003f92:	d045      	beq.n	8004020 <check_hse+0x198>
								{
									if ((outpar [i][IO_BASIC_FUNC] == SPECIAL_FUNC) &&
 8003f94:	7bbb      	ldrb	r3, [r7, #14]
 8003f96:	4a2d      	ldr	r2, [pc, #180]	; (800404c <check_hse+0x1c4>)
 8003f98:	f812 3033 	ldrb.w	r3, [r2, r3, lsl #3]
 8003f9c:	2b0e      	cmp	r3, #14
 8003f9e:	d122      	bne.n	8003fe6 <check_hse+0x15e>
									    (outpar [i][IO_SUB_FUNC]	  == OUT_OF_ORDER))
 8003fa0:	7bbb      	ldrb	r3, [r7, #14]
 8003fa2:	4a2a      	ldr	r2, [pc, #168]	; (800404c <check_hse+0x1c4>)
 8003fa4:	00db      	lsls	r3, r3, #3
 8003fa6:	4413      	add	r3, r2
 8003fa8:	785b      	ldrb	r3, [r3, #1]
									if ((outpar [i][IO_BASIC_FUNC] == SPECIAL_FUNC) &&
 8003faa:	2b10      	cmp	r3, #16
 8003fac:	d11b      	bne.n	8003fe6 <check_hse+0x15e>
										{
											bit_set (out[i/8], i%8);				/* set physical output					*/
 8003fae:	7bbb      	ldrb	r3, [r7, #14]
 8003fb0:	08db      	lsrs	r3, r3, #3
 8003fb2:	b2d8      	uxtb	r0, r3
 8003fb4:	4602      	mov	r2, r0
 8003fb6:	4b26      	ldr	r3, [pc, #152]	; (8004050 <check_hse+0x1c8>)
 8003fb8:	5c9b      	ldrb	r3, [r3, r2]
 8003fba:	b2db      	uxtb	r3, r3
 8003fbc:	b25a      	sxtb	r2, r3
 8003fbe:	7bbb      	ldrb	r3, [r7, #14]
 8003fc0:	f003 0307 	and.w	r3, r3, #7
 8003fc4:	2101      	movs	r1, #1
 8003fc6:	fa01 f303 	lsl.w	r3, r1, r3
 8003fca:	b25b      	sxtb	r3, r3
 8003fcc:	4313      	orrs	r3, r2
 8003fce:	b25b      	sxtb	r3, r3
 8003fd0:	4602      	mov	r2, r0
 8003fd2:	b2d9      	uxtb	r1, r3
 8003fd4:	4b1e      	ldr	r3, [pc, #120]	; (8004050 <check_hse+0x1c8>)
 8003fd6:	5499      	strb	r1, [r3, r2]
					 						outpar [i][IO_STATE] = 1;
 8003fd8:	7bbb      	ldrb	r3, [r7, #14]
 8003fda:	4a1c      	ldr	r2, [pc, #112]	; (800404c <check_hse+0x1c4>)
 8003fdc:	00db      	lsls	r3, r3, #3
 8003fde:	4413      	add	r3, r2
 8003fe0:	2201      	movs	r2, #1
 8003fe2:	715a      	strb	r2, [r3, #5]
 8003fe4:	e01c      	b.n	8004020 <check_hse+0x198>
										}
									else
										{
											bit_reset (out[i/8], i%8);				/* reset physical output				*/
 8003fe6:	7bbb      	ldrb	r3, [r7, #14]
 8003fe8:	08db      	lsrs	r3, r3, #3
 8003fea:	b2d8      	uxtb	r0, r3
 8003fec:	4602      	mov	r2, r0
 8003fee:	4b18      	ldr	r3, [pc, #96]	; (8004050 <check_hse+0x1c8>)
 8003ff0:	5c9b      	ldrb	r3, [r3, r2]
 8003ff2:	b2db      	uxtb	r3, r3
 8003ff4:	b25a      	sxtb	r2, r3
 8003ff6:	7bbb      	ldrb	r3, [r7, #14]
 8003ff8:	f003 0307 	and.w	r3, r3, #7
 8003ffc:	2101      	movs	r1, #1
 8003ffe:	fa01 f303 	lsl.w	r3, r1, r3
 8004002:	b25b      	sxtb	r3, r3
 8004004:	43db      	mvns	r3, r3
 8004006:	b25b      	sxtb	r3, r3
 8004008:	4013      	ands	r3, r2
 800400a:	b25b      	sxtb	r3, r3
 800400c:	4602      	mov	r2, r0
 800400e:	b2d9      	uxtb	r1, r3
 8004010:	4b0f      	ldr	r3, [pc, #60]	; (8004050 <check_hse+0x1c8>)
 8004012:	5499      	strb	r1, [r3, r2]
											outpar [i][IO_STATE] = 0;
 8004014:	7bbb      	ldrb	r3, [r7, #14]
 8004016:	4a0d      	ldr	r2, [pc, #52]	; (800404c <check_hse+0x1c4>)
 8004018:	00db      	lsls	r3, r3, #3
 800401a:	4413      	add	r3, r2
 800401c:	2200      	movs	r2, #0
 800401e:	715a      	strb	r2, [r3, #5]
			for (i = 0; i < mInOut_Number; i++)					/* check all call indications			*/
 8004020:	7bbb      	ldrb	r3, [r7, #14]
 8004022:	3301      	adds	r3, #1
 8004024:	73bb      	strb	r3, [r7, #14]
 8004026:	4b0b      	ldr	r3, [pc, #44]	; (8004054 <check_hse+0x1cc>)
 8004028:	781b      	ldrb	r3, [r3, #0]
 800402a:	7bba      	ldrb	r2, [r7, #14]
 800402c:	429a      	cmp	r2, r3
 800402e:	f4ff af65 	bcc.w	8003efc <check_hse+0x74>
										}
								}
						}
				}
		}
}
 8004032:	bf00      	nop
 8004034:	3710      	adds	r7, #16
 8004036:	46bd      	mov	sp, r7
 8004038:	bd80      	pop	{r7, pc}
 800403a:	bf00      	nop
 800403c:	20000884 	.word	0x20000884
 8004040:	20000364 	.word	0x20000364
 8004044:	200001f6 	.word	0x200001f6
 8004048:	20000368 	.word	0x20000368
 800404c:	2000060c 	.word	0x2000060c
 8004050:	200001ec 	.word	0x200001ec
 8004054:	20000180 	.word	0x20000180

08004058 <ClrWdt>:
void ClrWdt (void)
{
 8004058:	b580      	push	{r7, lr}
 800405a:	af00      	add	r7, sp, #0
#if ! USER_DEBUG
	HAL_IWDG_Refresh(&hiwdg);
 800405c:	4803      	ldr	r0, [pc, #12]	; (800406c <ClrWdt+0x14>)
 800405e:	f002 faf4 	bl	800664a <HAL_IWDG_Refresh>
	HAL_WWDG_Refresh(&hwwdg);
 8004062:	4803      	ldr	r0, [pc, #12]	; (8004070 <ClrWdt+0x18>)
 8004064:	f003 fd4e 	bl	8007b04 <HAL_WWDG_Refresh>
#endif
}
 8004068:	bf00      	nop
 800406a:	bd80      	pop	{r7, pc}
 800406c:	200003ac 	.word	0x200003ac
 8004070:	200008dc 	.word	0x200008dc

08004074 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8004074:	b590      	push	{r4, r7, lr}
 8004076:	b085      	sub	sp, #20
 8004078:	af00      	add	r7, sp, #0
  /* USER CODE DBGMCU_CR END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800407a:	f000 ffbd 	bl	8004ff8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800407e:	f000 fb61 	bl	8004744 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8004082:	f000 fd0b 	bl	8004a9c <MX_GPIO_Init>
  MX_CAN_Init();
 8004086:	f000 fba5 	bl	80047d4 <MX_CAN_Init>
  MX_TIM1_Init();
 800408a:	f000 fbf3 	bl	8004874 <MX_TIM1_Init>
  MX_TIM2_Init();
 800408e:	f000 fc41 	bl	8004914 <MX_TIM2_Init>
  MX_USART1_UART_Init();
 8004092:	f000 fc8d 	bl	80049b0 <MX_USART1_UART_Init>
  MX_USART2_Init();
 8004096:	f000 fcb5 	bl	8004a04 <MX_USART2_Init>
  MX_IWDG_Init();
 800409a:	f000 fbd1 	bl	8004840 <MX_IWDG_Init>
  MX_WWDG_Init();
 800409e:	f000 fcdd 	bl	8004a5c <MX_WWDG_Init>
  /* USER CODE BEGIN 2 */
  ClrWdt();							//reset watchdog timer
 80040a2:	f7ff ffd9 	bl	8004058 <ClrWdt>
  Flash_Read_Bytes((uint8_t *)&FloorName, DATA_START_ADDRESS, sizeof(FloorName));
 80040a6:	226e      	movs	r2, #110	; 0x6e
 80040a8:	4978      	ldr	r1, [pc, #480]	; (800428c <main+0x218>)
 80040aa:	4879      	ldr	r0, [pc, #484]	; (8004290 <main+0x21c>)
 80040ac:	f7ff fd42 	bl	8003b34 <Flash_Read_Bytes>
  __HAL_DBGMCU_FREEZE_WWDG();
 80040b0:	4b78      	ldr	r3, [pc, #480]	; (8004294 <main+0x220>)
 80040b2:	685b      	ldr	r3, [r3, #4]
 80040b4:	4a77      	ldr	r2, [pc, #476]	; (8004294 <main+0x220>)
 80040b6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80040ba:	6053      	str	r3, [r2, #4]
  __HAL_DBGMCU_FREEZE_IWDG();
 80040bc:	4b75      	ldr	r3, [pc, #468]	; (8004294 <main+0x220>)
 80040be:	685b      	ldr	r3, [r3, #4]
 80040c0:	4a74      	ldr	r2, [pc, #464]	; (8004294 <main+0x220>)
 80040c2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80040c6:	6053      	str	r3, [r2, #4]
 	//Flash_ReadChar(data,DATA_START_ADDRESS,LENGTH_START_ADDRESS);

  mMax_InByte =3;
 80040c8:	4b73      	ldr	r3, [pc, #460]	; (8004298 <main+0x224>)
 80040ca:	2203      	movs	r2, #3
 80040cc:	701a      	strb	r2, [r3, #0]
  memset((void*)out,0xFF,8);
 80040ce:	2208      	movs	r2, #8
 80040d0:	21ff      	movs	r1, #255	; 0xff
 80040d2:	4872      	ldr	r0, [pc, #456]	; (800429c <main+0x228>)
 80040d4:	f003 fd58 	bl	8007b88 <memset>
  Led_virt = 0xFFFF;
 80040d8:	4b71      	ldr	r3, [pc, #452]	; (80042a0 <main+0x22c>)
 80040da:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80040de:	801a      	strh	r2, [r3, #0]
  Out_Prog();
 80040e0:	f7ff f8b8 	bl	8003254 <Out_Prog>
  for(int ct =0;ct<200;ct++)
 80040e4:	2300      	movs	r3, #0
 80040e6:	60fb      	str	r3, [r7, #12]
 80040e8:	e007      	b.n	80040fa <main+0x86>
  {
		  ClrWdt ();
 80040ea:	f7ff ffb5 	bl	8004058 <ClrWdt>
		  HAL_Delay(1);
 80040ee:	2001      	movs	r0, #1
 80040f0:	f000 ffe4 	bl	80050bc <HAL_Delay>
  for(int ct =0;ct<200;ct++)
 80040f4:	68fb      	ldr	r3, [r7, #12]
 80040f6:	3301      	adds	r3, #1
 80040f8:	60fb      	str	r3, [r7, #12]
 80040fa:	68fb      	ldr	r3, [r7, #12]
 80040fc:	2bc7      	cmp	r3, #199	; 0xc7
 80040fe:	ddf4      	ble.n	80040ea <main+0x76>
  }

  memset((void*)out,0x00,8);
 8004100:	2208      	movs	r2, #8
 8004102:	2100      	movs	r1, #0
 8004104:	4865      	ldr	r0, [pc, #404]	; (800429c <main+0x228>)
 8004106:	f003 fd3f 	bl	8007b88 <memset>
  Led_virt = 0x00;
 800410a:	4b65      	ldr	r3, [pc, #404]	; (80042a0 <main+0x22c>)
 800410c:	2200      	movs	r2, #0
 800410e:	801a      	strh	r2, [r3, #0]
  Out_Prog();
 8004110:	f7ff f8a0 	bl	8003254 <Out_Prog>
  	uint8_t i, j;

	if (merker == RC_MERKER)									// restart by after Rx counter error
 8004114:	4b63      	ldr	r3, [pc, #396]	; (80042a4 <main+0x230>)
 8004116:	781b      	ldrb	r3, [r3, #0]
 8004118:	2b5a      	cmp	r3, #90	; 0x5a
 800411a:	d106      	bne.n	800412a <main+0xb6>
		{
			errorregister |= ER_COMMUNICATION;						// set error bits
 800411c:	4b62      	ldr	r3, [pc, #392]	; (80042a8 <main+0x234>)
 800411e:	781b      	ldrb	r3, [r3, #0]
 8004120:	f043 0310 	orr.w	r3, r3, #16
 8004124:	b2da      	uxtb	r2, r3
 8004126:	4b60      	ldr	r3, [pc, #384]	; (80042a8 <main+0x234>)
 8004128:	701a      	strb	r2, [r3, #0]
		}
	nmtstate  	= BOOT_UP;		// set CAN NMT state to Boot up
 800412a:	4b60      	ldr	r3, [pc, #384]	; (80042ac <main+0x238>)
 800412c:	2200      	movs	r2, #0
 800412e:	701a      	strb	r2, [r3, #0]
	nmtwait = 2;	// waiting time to 1. heartbeat in INI-Mode waiting time	1s
 8004130:	4b5f      	ldr	r3, [pc, #380]	; (80042b0 <main+0x23c>)
 8004132:	2202      	movs	r2, #2
 8004134:	701a      	strb	r2, [r3, #0]

	hsetime = HSETIME;
 8004136:	4b5f      	ldr	r3, [pc, #380]	; (80042b4 <main+0x240>)
 8004138:	2214      	movs	r2, #20
 800413a:	701a      	strb	r2, [r3, #0]
	for(i = 0; i < MAX_IN_BYTE; i++)
 800413c:	2300      	movs	r3, #0
 800413e:	72fb      	strb	r3, [r7, #11]
 8004140:	e028      	b.n	8004194 <main+0x120>
	{
		out[i] = 0;
 8004142:	7afb      	ldrb	r3, [r7, #11]
 8004144:	4a55      	ldr	r2, [pc, #340]	; (800429c <main+0x228>)
 8004146:	2100      	movs	r1, #0
 8004148:	54d1      	strb	r1, [r2, r3]
		in[i] = 0x00;
 800414a:	7afb      	ldrb	r3, [r7, #11]
 800414c:	4a5a      	ldr	r2, [pc, #360]	; (80042b8 <main+0x244>)
 800414e:	2100      	movs	r1, #0
 8004150:	54d1      	strb	r1, [r2, r3]
		input[0][i] = 0x00;
 8004152:	7afb      	ldrb	r3, [r7, #11]
 8004154:	4a59      	ldr	r2, [pc, #356]	; (80042bc <main+0x248>)
 8004156:	2100      	movs	r1, #0
 8004158:	54d1      	strb	r1, [r2, r3]
		input[1][i] = 0x00;
 800415a:	7afb      	ldrb	r3, [r7, #11]
 800415c:	4a57      	ldr	r2, [pc, #348]	; (80042bc <main+0x248>)
 800415e:	4413      	add	r3, r2
 8004160:	2200      	movs	r2, #0
 8004162:	725a      	strb	r2, [r3, #9]
		input[2][i] = 0x00;
 8004164:	7afb      	ldrb	r3, [r7, #11]
 8004166:	4a55      	ldr	r2, [pc, #340]	; (80042bc <main+0x248>)
 8004168:	4413      	add	r3, r2
 800416a:	2200      	movs	r2, #0
 800416c:	749a      	strb	r2, [r3, #18]
		inold[i] = 0x00;
 800416e:	7afb      	ldrb	r3, [r7, #11]
 8004170:	4a53      	ldr	r2, [pc, #332]	; (80042c0 <main+0x24c>)
 8004172:	2100      	movs	r1, #0
 8004174:	54d1      	strb	r1, [r2, r3]
		instate[i] = 0;
 8004176:	7afb      	ldrb	r3, [r7, #11]
 8004178:	4a52      	ldr	r2, [pc, #328]	; (80042c4 <main+0x250>)
 800417a:	2100      	movs	r1, #0
 800417c:	54d1      	strb	r1, [r2, r3]
		in_polarity[i] = 0;
 800417e:	7afb      	ldrb	r3, [r7, #11]
 8004180:	4a51      	ldr	r2, [pc, #324]	; (80042c8 <main+0x254>)
 8004182:	2100      	movs	r1, #0
 8004184:	54d1      	strb	r1, [r2, r3]
		out_polarity[i] = 0;
 8004186:	7afb      	ldrb	r3, [r7, #11]
 8004188:	4a50      	ldr	r2, [pc, #320]	; (80042cc <main+0x258>)
 800418a:	2100      	movs	r1, #0
 800418c:	54d1      	strb	r1, [r2, r3]
	for(i = 0; i < MAX_IN_BYTE; i++)
 800418e:	7afb      	ldrb	r3, [r7, #11]
 8004190:	3301      	adds	r3, #1
 8004192:	72fb      	strb	r3, [r7, #11]
 8004194:	7afb      	ldrb	r3, [r7, #11]
 8004196:	2b08      	cmp	r3, #8
 8004198:	d9d3      	bls.n	8004142 <main+0xce>
	}
	for (i = 0; i < MAX_IN; i++)
 800419a:	2300      	movs	r3, #0
 800419c:	72fb      	strb	r3, [r7, #11]
 800419e:	e024      	b.n	80041ea <main+0x176>
	{
		inpar  [i][IO_STATE] = 0;
 80041a0:	7afa      	ldrb	r2, [r7, #11]
 80041a2:	494b      	ldr	r1, [pc, #300]	; (80042d0 <main+0x25c>)
 80041a4:	4613      	mov	r3, r2
 80041a6:	00db      	lsls	r3, r3, #3
 80041a8:	1a9b      	subs	r3, r3, r2
 80041aa:	440b      	add	r3, r1
 80041ac:	3305      	adds	r3, #5
 80041ae:	2200      	movs	r2, #0
 80041b0:	701a      	strb	r2, [r3, #0]
		outpar [i][IO_STATE] = 0;
 80041b2:	7afb      	ldrb	r3, [r7, #11]
 80041b4:	4a47      	ldr	r2, [pc, #284]	; (80042d4 <main+0x260>)
 80041b6:	00db      	lsls	r3, r3, #3
 80041b8:	4413      	add	r3, r2
 80041ba:	2200      	movs	r2, #0
 80041bc:	715a      	strb	r2, [r3, #5]
		inpar  [i][IO_BASIC_FUNC] = 0;
 80041be:	7afa      	ldrb	r2, [r7, #11]
 80041c0:	4943      	ldr	r1, [pc, #268]	; (80042d0 <main+0x25c>)
 80041c2:	4613      	mov	r3, r2
 80041c4:	00db      	lsls	r3, r3, #3
 80041c6:	1a9b      	subs	r3, r3, r2
 80041c8:	440b      	add	r3, r1
 80041ca:	2200      	movs	r2, #0
 80041cc:	701a      	strb	r2, [r3, #0]
		outpar [i][IO_BASIC_FUNC] = 0;
 80041ce:	7afb      	ldrb	r3, [r7, #11]
 80041d0:	4a40      	ldr	r2, [pc, #256]	; (80042d4 <main+0x260>)
 80041d2:	2100      	movs	r1, #0
 80041d4:	f802 1033 	strb.w	r1, [r2, r3, lsl #3]
		outpar [i][IO_ACK] = 0;
 80041d8:	7afb      	ldrb	r3, [r7, #11]
 80041da:	4a3e      	ldr	r2, [pc, #248]	; (80042d4 <main+0x260>)
 80041dc:	00db      	lsls	r3, r3, #3
 80041de:	4413      	add	r3, r2
 80041e0:	2200      	movs	r2, #0
 80041e2:	71da      	strb	r2, [r3, #7]
	for (i = 0; i < MAX_IN; i++)
 80041e4:	7afb      	ldrb	r3, [r7, #11]
 80041e6:	3301      	adds	r3, #1
 80041e8:	72fb      	strb	r3, [r7, #11]
 80041ea:	7afb      	ldrb	r3, [r7, #11]
 80041ec:	2b45      	cmp	r3, #69	; 0x45
 80041ee:	d9d7      	bls.n	80041a0 <main+0x12c>
	}
	for(i = 0; i < 4; i++)
 80041f0:	2300      	movs	r3, #0
 80041f2:	72fb      	strb	r3, [r7, #11]
 80041f4:	e006      	b.n	8004204 <main+0x190>
		display[i] = 0;
 80041f6:	7afb      	ldrb	r3, [r7, #11]
 80041f8:	4a37      	ldr	r2, [pc, #220]	; (80042d8 <main+0x264>)
 80041fa:	2100      	movs	r1, #0
 80041fc:	54d1      	strb	r1, [r2, r3]
	for(i = 0; i < 4; i++)
 80041fe:	7afb      	ldrb	r3, [r7, #11]
 8004200:	3301      	adds	r3, #1
 8004202:	72fb      	strb	r3, [r7, #11]
 8004204:	7afb      	ldrb	r3, [r7, #11]
 8004206:	2b03      	cmp	r3, #3
 8004208:	d9f5      	bls.n	80041f6 <main+0x182>
	for(i = 0; i < 5; i++)
 800420a:	2300      	movs	r3, #0
 800420c:	72fb      	strb	r3, [r7, #11]
 800420e:	e006      	b.n	800421e <main+0x1aa>
		mDisp_buf[i] = 0;
 8004210:	7afb      	ldrb	r3, [r7, #11]
 8004212:	4a32      	ldr	r2, [pc, #200]	; (80042dc <main+0x268>)
 8004214:	2100      	movs	r1, #0
 8004216:	54d1      	strb	r1, [r2, r3]
	for(i = 0; i < 5; i++)
 8004218:	7afb      	ldrb	r3, [r7, #11]
 800421a:	3301      	adds	r3, #1
 800421c:	72fb      	strb	r3, [r7, #11]
 800421e:	7afb      	ldrb	r3, [r7, #11]
 8004220:	2b04      	cmp	r3, #4
 8004222:	d9f5      	bls.n	8004210 <main+0x19c>

	mArrow_State = 0;
 8004224:	4b2e      	ldr	r3, [pc, #184]	; (80042e0 <main+0x26c>)
 8004226:	2200      	movs	r2, #0
 8004228:	701a      	strb	r2, [r3, #0]
	mExtern_Number = 0;
 800422a:	4b2e      	ldr	r3, [pc, #184]	; (80042e4 <main+0x270>)
 800422c:	2200      	movs	r2, #0
 800422e:	701a      	strb	r2, [r3, #0]
	HAL_TIM_Base_Start_IT(&htim1);
 8004230:	482d      	ldr	r0, [pc, #180]	; (80042e8 <main+0x274>)
 8004232:	f002 fe83 	bl	8006f3c <HAL_TIM_Base_Start_IT>
	HAL_TIM_Base_Start_IT(&htim2);
 8004236:	482d      	ldr	r0, [pc, #180]	; (80042ec <main+0x278>)
 8004238:	f002 fe80 	bl	8006f3c <HAL_TIM_Base_Start_IT>
	while (nmtwait)				// waiting time to 1. heartbeat
 800423c:	e00f      	b.n	800425e <main+0x1ea>
		{
		 ClrWdt();							//reset watchdog timer
 800423e:	f7ff ff0b 	bl	8004058 <ClrWdt>
			if(bTime.Time_10ms)
 8004242:	4b2b      	ldr	r3, [pc, #172]	; (80042f0 <main+0x27c>)
 8004244:	781b      	ldrb	r3, [r3, #0]
 8004246:	f003 0301 	and.w	r3, r3, #1
 800424a:	b2db      	uxtb	r3, r3
 800424c:	2b00      	cmp	r3, #0
 800424e:	d006      	beq.n	800425e <main+0x1ea>
				{
					ReadInput();
 8004250:	f7fe ff20 	bl	8003094 <ReadInput>
					bTime.Time_10ms = 0;
 8004254:	4a26      	ldr	r2, [pc, #152]	; (80042f0 <main+0x27c>)
 8004256:	7813      	ldrb	r3, [r2, #0]
 8004258:	f36f 0300 	bfc	r3, #0, #1
 800425c:	7013      	strb	r3, [r2, #0]
	while (nmtwait)				// waiting time to 1. heartbeat
 800425e:	4b14      	ldr	r3, [pc, #80]	; (80042b0 <main+0x23c>)
 8004260:	781b      	ldrb	r3, [r3, #0]
 8004262:	b2db      	uxtb	r3, r3
 8004264:	2b00      	cmp	r3, #0
 8004266:	d1ea      	bne.n	800423e <main+0x1ca>
				}
		}
	node_id = Get_NodeID();
 8004268:	f7fe fe90 	bl	8002f8c <Get_NodeID>
 800426c:	4603      	mov	r3, r0
 800426e:	461a      	mov	r2, r3
 8004270:	4b20      	ldr	r3, [pc, #128]	; (80042f4 <main+0x280>)
 8004272:	701a      	strb	r2, [r3, #0]

	Init_Can();
 8004274:	f7fc f90a 	bl	800048c <Init_Can>


	heartbeat = HEARTBEAT_TIME;
 8004278:	4b1f      	ldr	r3, [pc, #124]	; (80042f8 <main+0x284>)
 800427a:	2204      	movs	r2, #4
 800427c:	701a      	strb	r2, [r3, #0]

	nmtstate = PRE_OP;						// set state pre-operational
 800427e:	4b0b      	ldr	r3, [pc, #44]	; (80042ac <main+0x238>)
 8004280:	227f      	movs	r2, #127	; 0x7f
 8004282:	701a      	strb	r2, [r3, #0]
	disp_lift = LIFT1;
 8004284:	4b1d      	ldr	r3, [pc, #116]	; (80042fc <main+0x288>)
 8004286:	2201      	movs	r2, #1
 8004288:	701a      	strb	r2, [r3, #0]

	while (nmtstate == PRE_OP)
 800428a:	e09b      	b.n	80043c4 <main+0x350>
 800428c:	0801fc00 	.word	0x0801fc00
 8004290:	20000204 	.word	0x20000204
 8004294:	e0042000 	.word	0xe0042000
 8004298:	20000990 	.word	0x20000990
 800429c:	200001ec 	.word	0x200001ec
 80042a0:	2000018c 	.word	0x2000018c
 80042a4:	200001fb 	.word	0x200001fb
 80042a8:	200001fc 	.word	0x200001fc
 80042ac:	20000890 	.word	0x20000890
 80042b0:	200008f1 	.word	0x200008f1
 80042b4:	20000884 	.word	0x20000884
 80042b8:	20000390 	.word	0x20000390
 80042bc:	200005a4 	.word	0x200005a4
 80042c0:	20000374 	.word	0x20000374
 80042c4:	20000600 	.word	0x20000600
 80042c8:	20000380 	.word	0x20000380
 80042cc:	2000039c 	.word	0x2000039c
 80042d0:	200003b8 	.word	0x200003b8
 80042d4:	2000060c 	.word	0x2000060c
 80042d8:	20000364 	.word	0x20000364
 80042dc:	20000368 	.word	0x20000368
 80042e0:	20000370 	.word	0x20000370
 80042e4:	200001f5 	.word	0x200001f5
 80042e8:	20000894 	.word	0x20000894
 80042ec:	20000948 	.word	0x20000948
 80042f0:	2000038c 	.word	0x2000038c
 80042f4:	200005fb 	.word	0x200005fb
 80042f8:	20000991 	.word	0x20000991
 80042fc:	200009a8 	.word	0x200009a8
	{//�ȴ������������ָ��
		ClrWdt ();
 8004300:	f7ff feaa 	bl	8004058 <ClrWdt>
		if (rc)					// Message in receive buffer
 8004304:	4ba2      	ldr	r3, [pc, #648]	; (8004590 <main+0x51c>)
 8004306:	781b      	ldrb	r3, [r3, #0]
 8004308:	b2db      	uxtb	r3, r3
 800430a:	2b00      	cmp	r3, #0
 800430c:	d001      	beq.n	8004312 <main+0x29e>
			read_rx ();		// read and handle message
 800430e:	f7fc f9c3 	bl	8000698 <read_rx>
		if (sdo_index && !sdo_timer)
 8004312:	4ba0      	ldr	r3, [pc, #640]	; (8004594 <main+0x520>)
 8004314:	881b      	ldrh	r3, [r3, #0]
 8004316:	b29b      	uxth	r3, r3
 8004318:	2b00      	cmp	r3, #0
 800431a:	d009      	beq.n	8004330 <main+0x2bc>
 800431c:	4b9e      	ldr	r3, [pc, #632]	; (8004598 <main+0x524>)
 800431e:	781b      	ldrb	r3, [r3, #0]
 8004320:	2b00      	cmp	r3, #0
 8004322:	d105      	bne.n	8004330 <main+0x2bc>
			{// SDO segment transfer time out
				sdo_index = 0;
 8004324:	4b9b      	ldr	r3, [pc, #620]	; (8004594 <main+0x520>)
 8004326:	2200      	movs	r2, #0
 8004328:	801a      	strh	r2, [r3, #0]
				abort_sdo (SDO_TIMEOUT);						//send SDO abort request
 800432a:	489c      	ldr	r0, [pc, #624]	; (800459c <main+0x528>)
 800432c:	f7fc ff2c 	bl	8001188 <abort_sdo>
			}

		if (bFunc.hsecheck)
 8004330:	4b9b      	ldr	r3, [pc, #620]	; (80045a0 <main+0x52c>)
 8004332:	781b      	ldrb	r3, [r3, #0]
 8004334:	f003 0320 	and.w	r3, r3, #32
 8004338:	b2db      	uxtb	r3, r3
 800433a:	2b00      	cmp	r3, #0
 800433c:	d007      	beq.n	800434e <main+0x2da>
			{// HSE heartbeat check necessary
				bFunc.hsecheck = false;
 800433e:	4a98      	ldr	r2, [pc, #608]	; (80045a0 <main+0x52c>)
 8004340:	7813      	ldrb	r3, [r2, #0]
 8004342:	f36f 1345 	bfc	r3, #5, #1
 8004346:	7013      	strb	r3, [r2, #0]
				check_hse (0);									// check if a HSE is not available
 8004348:	2000      	movs	r0, #0
 800434a:	f7ff fd9d 	bl	8003e88 <check_hse>
			}
		if ((!heartbeat) && (hse_heartbeat) && (!bBusOffTimer))	//time to send heartbeat message
 800434e:	4b95      	ldr	r3, [pc, #596]	; (80045a4 <main+0x530>)
 8004350:	781b      	ldrb	r3, [r3, #0]
 8004352:	2b00      	cmp	r3, #0
 8004354:	d10c      	bne.n	8004370 <main+0x2fc>
 8004356:	4b94      	ldr	r3, [pc, #592]	; (80045a8 <main+0x534>)
 8004358:	781b      	ldrb	r3, [r3, #0]
 800435a:	2b00      	cmp	r3, #0
 800435c:	d008      	beq.n	8004370 <main+0x2fc>
 800435e:	4b93      	ldr	r3, [pc, #588]	; (80045ac <main+0x538>)
 8004360:	781b      	ldrb	r3, [r3, #0]
 8004362:	2b00      	cmp	r3, #0
 8004364:	d104      	bne.n	8004370 <main+0x2fc>
			{
				heartbeat = HEARTBEAT_TIME;
 8004366:	4b8f      	ldr	r3, [pc, #572]	; (80045a4 <main+0x530>)
 8004368:	2204      	movs	r2, #4
 800436a:	701a      	strb	r2, [r3, #0]
				CAN_transmit_heartbeat();
 800436c:	f7fd fa62 	bl	8001834 <CAN_transmit_heartbeat>
			}

		if (errorcode)
 8004370:	4b8f      	ldr	r3, [pc, #572]	; (80045b0 <main+0x53c>)
 8004372:	881b      	ldrh	r3, [r3, #0]
 8004374:	2b00      	cmp	r3, #0
 8004376:	d007      	beq.n	8004388 <main+0x314>
			{// error occured
				transmit_error ();	// send emergency message
 8004378:	f7fd f930 	bl	80015dc <transmit_error>
				errorregister = 0;	// reset error
 800437c:	4b8d      	ldr	r3, [pc, #564]	; (80045b4 <main+0x540>)
 800437e:	2200      	movs	r2, #0
 8004380:	701a      	strb	r2, [r3, #0]
				errorcode = 0;
 8004382:	4b8b      	ldr	r3, [pc, #556]	; (80045b0 <main+0x53c>)
 8004384:	2200      	movs	r2, #0
 8004386:	801a      	strh	r2, [r3, #0]
			}
		if ((merker == BS_MERKER) && (!bBusOffTimer))
 8004388:	4b8b      	ldr	r3, [pc, #556]	; (80045b8 <main+0x544>)
 800438a:	781b      	ldrb	r3, [r3, #0]
 800438c:	2b55      	cmp	r3, #85	; 0x55
 800438e:	d113      	bne.n	80043b8 <main+0x344>
 8004390:	4b86      	ldr	r3, [pc, #536]	; (80045ac <main+0x538>)
 8004392:	781b      	ldrb	r3, [r3, #0]
 8004394:	2b00      	cmp	r3, #0
 8004396:	d10f      	bne.n	80043b8 <main+0x344>
			{
				Init_Can();
 8004398:	f7fc f878 	bl	800048c <Init_Can>
				errorregister |= ER_COMMUNICATION;			// set error bits
 800439c:	4b85      	ldr	r3, [pc, #532]	; (80045b4 <main+0x540>)
 800439e:	781b      	ldrb	r3, [r3, #0]
 80043a0:	f043 0310 	orr.w	r3, r3, #16
 80043a4:	b2da      	uxtb	r2, r3
 80043a6:	4b83      	ldr	r3, [pc, #524]	; (80045b4 <main+0x540>)
 80043a8:	701a      	strb	r2, [r3, #0]
				errorcode = E_BUS_OFF_A;									// set error code
 80043aa:	4b81      	ldr	r3, [pc, #516]	; (80045b0 <main+0x53c>)
 80043ac:	f248 1240 	movw	r2, #33088	; 0x8140
 80043b0:	801a      	strh	r2, [r3, #0]
				merker = 0;
 80043b2:	4b81      	ldr	r3, [pc, #516]	; (80045b8 <main+0x544>)
 80043b4:	2200      	movs	r2, #0
 80043b6:	701a      	strb	r2, [r3, #0]
			}
		if(nmtstate == TEST_MODE)
 80043b8:	4b80      	ldr	r3, [pc, #512]	; (80045bc <main+0x548>)
 80043ba:	781b      	ldrb	r3, [r3, #0]
 80043bc:	2bf0      	cmp	r3, #240	; 0xf0
 80043be:	d101      	bne.n	80043c4 <main+0x350>
			{
				test_mode();
 80043c0:	f7ff f858 	bl	8003474 <test_mode>
	while (nmtstate == PRE_OP)
 80043c4:	4b7d      	ldr	r3, [pc, #500]	; (80045bc <main+0x548>)
 80043c6:	781b      	ldrb	r3, [r3, #0]
 80043c8:	2b7f      	cmp	r3, #127	; 0x7f
 80043ca:	d099      	beq.n	8004300 <main+0x28c>
			}
	}
	hsetime = HSETIME ;		//start timer with different times
 80043cc:	4b7c      	ldr	r3, [pc, #496]	; (80045c0 <main+0x54c>)
 80043ce:	2214      	movs	r2, #20
 80043d0:	701a      	strb	r2, [r3, #0]
	bFunc.hsecheck = false;					//no HSE check now
 80043d2:	4a73      	ldr	r2, [pc, #460]	; (80045a0 <main+0x52c>)
 80043d4:	7813      	ldrb	r3, [r2, #0]
 80043d6:	f36f 1345 	bfc	r3, #5, #1
 80043da:	7013      	strb	r3, [r2, #0]
	ClrWdt();							//reset watchdog timer
 80043dc:	f7ff fe3c 	bl	8004058 <ClrWdt>

	mInOut_Number = (mExtern_Number * 16 + 22) % (MAX_IN + 1);
 80043e0:	4b78      	ldr	r3, [pc, #480]	; (80045c4 <main+0x550>)
 80043e2:	781b      	ldrb	r3, [r3, #0]
 80043e4:	011b      	lsls	r3, r3, #4
 80043e6:	f103 0216 	add.w	r2, r3, #22
 80043ea:	4b77      	ldr	r3, [pc, #476]	; (80045c8 <main+0x554>)
 80043ec:	fb83 1302 	smull	r1, r3, r3, r2
 80043f0:	4413      	add	r3, r2
 80043f2:	1199      	asrs	r1, r3, #6
 80043f4:	17d3      	asrs	r3, r2, #31
 80043f6:	1ac9      	subs	r1, r1, r3
 80043f8:	460b      	mov	r3, r1
 80043fa:	00db      	lsls	r3, r3, #3
 80043fc:	440b      	add	r3, r1
 80043fe:	00db      	lsls	r3, r3, #3
 8004400:	1a5b      	subs	r3, r3, r1
 8004402:	1ad1      	subs	r1, r2, r3
 8004404:	b2ca      	uxtb	r2, r1
 8004406:	4b71      	ldr	r3, [pc, #452]	; (80045cc <main+0x558>)
 8004408:	701a      	strb	r2, [r3, #0]
	mMax_InByte = (mInOut_Number >> 3) + 1;
 800440a:	4b70      	ldr	r3, [pc, #448]	; (80045cc <main+0x558>)
 800440c:	781b      	ldrb	r3, [r3, #0]
 800440e:	08db      	lsrs	r3, r3, #3
 8004410:	b2db      	uxtb	r3, r3
 8004412:	3301      	adds	r3, #1
 8004414:	b2da      	uxtb	r2, r3
 8004416:	4b6e      	ldr	r3, [pc, #440]	; (80045d0 <main+0x55c>)
 8004418:	701a      	strb	r2, [r3, #0]

	set_io_config ();
 800441a:	f7fe fad7 	bl	80029cc <set_io_config>
	Arrow_Status();
 800441e:	f7ff fabd 	bl	800399c <Arrow_Status>
	int cntt =0;
 8004422:	2300      	movs	r3, #0
 8004424:	607b      	str	r3, [r7, #4]

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  ClrWdt();							//reset watchdog timer
 8004426:	f7ff fe17 	bl	8004058 <ClrWdt>
	  if(checkwatchdog)
 800442a:	4b6a      	ldr	r3, [pc, #424]	; (80045d4 <main+0x560>)
 800442c:	781b      	ldrb	r3, [r3, #0]
 800442e:	2b00      	cmp	r3, #0
 8004430:	d000      	beq.n	8004434 <main+0x3c0>
	  {
		  while(1);
 8004432:	e7fe      	b.n	8004432 <main+0x3be>
	  }
		if (rc)													// Message in receive buffer
 8004434:	4b56      	ldr	r3, [pc, #344]	; (8004590 <main+0x51c>)
 8004436:	781b      	ldrb	r3, [r3, #0]
 8004438:	b2db      	uxtb	r3, r3
 800443a:	2b00      	cmp	r3, #0
 800443c:	d001      	beq.n	8004442 <main+0x3ce>
			read_rx ();										// read and handle message
 800443e:	f7fc f92b 	bl	8000698 <read_rx>
		if ((!heartbeat) && (hse_heartbeat) && (!bBusOffTimer))	//time to send heartbeat message
 8004442:	4b58      	ldr	r3, [pc, #352]	; (80045a4 <main+0x530>)
 8004444:	781b      	ldrb	r3, [r3, #0]
 8004446:	2b00      	cmp	r3, #0
 8004448:	d10c      	bne.n	8004464 <main+0x3f0>
 800444a:	4b57      	ldr	r3, [pc, #348]	; (80045a8 <main+0x534>)
 800444c:	781b      	ldrb	r3, [r3, #0]
 800444e:	2b00      	cmp	r3, #0
 8004450:	d008      	beq.n	8004464 <main+0x3f0>
 8004452:	4b56      	ldr	r3, [pc, #344]	; (80045ac <main+0x538>)
 8004454:	781b      	ldrb	r3, [r3, #0]
 8004456:	2b00      	cmp	r3, #0
 8004458:	d104      	bne.n	8004464 <main+0x3f0>
			{// time to send heartbeat message
				heartbeat = HEARTBEAT_TIME;
 800445a:	4b52      	ldr	r3, [pc, #328]	; (80045a4 <main+0x530>)
 800445c:	2204      	movs	r2, #4
 800445e:	701a      	strb	r2, [r3, #0]
				CAN_transmit_heartbeat();
 8004460:	f7fd f9e8 	bl	8001834 <CAN_transmit_heartbeat>
			}
		if (bFunc.hsecheck)
 8004464:	4b4e      	ldr	r3, [pc, #312]	; (80045a0 <main+0x52c>)
 8004466:	781b      	ldrb	r3, [r3, #0]
 8004468:	f003 0320 	and.w	r3, r3, #32
 800446c:	b2db      	uxtb	r3, r3
 800446e:	2b00      	cmp	r3, #0
 8004470:	d007      	beq.n	8004482 <main+0x40e>
			{// HSE heartbeat check necessary
				bFunc.hsecheck = false;
 8004472:	4a4b      	ldr	r2, [pc, #300]	; (80045a0 <main+0x52c>)
 8004474:	7813      	ldrb	r3, [r2, #0]
 8004476:	f36f 1345 	bfc	r3, #5, #1
 800447a:	7013      	strb	r3, [r2, #0]
				check_hse (1);									// check if a HSE is not available
 800447c:	2001      	movs	r0, #1
 800447e:	f7ff fd03 	bl	8003e88 <check_hse>
			}

		if(bTime.Time_100ms)
 8004482:	4b55      	ldr	r3, [pc, #340]	; (80045d8 <main+0x564>)
 8004484:	781b      	ldrb	r3, [r3, #0]
 8004486:	f003 0302 	and.w	r3, r3, #2
 800448a:	b2db      	uxtb	r3, r3
 800448c:	2b00      	cmp	r3, #0
 800448e:	d03f      	beq.n	8004510 <main+0x49c>
			{
				Display_device();			//100ms ����һ����ʾ��Ϣ
 8004490:	f7ff fa60 	bl	8003954 <Display_device>
				if(!(buzzer & BUZ_WORKING))
 8004494:	4b51      	ldr	r3, [pc, #324]	; (80045dc <main+0x568>)
 8004496:	781b      	ldrb	r3, [r3, #0]
 8004498:	f003 0301 	and.w	r3, r3, #1
 800449c:	2b00      	cmp	r3, #0
 800449e:	d105      	bne.n	80044ac <main+0x438>
					Disable_BUZ();
 80044a0:	2200      	movs	r2, #0
 80044a2:	2101      	movs	r1, #1
 80044a4:	484e      	ldr	r0, [pc, #312]	; (80045e0 <main+0x56c>)
 80044a6:	f002 f876 	bl	8006596 <HAL_GPIO_WritePin>
 80044aa:	e02c      	b.n	8004506 <main+0x492>
				else if(buzzer & BUZ_PULSE)
 80044ac:	4b4b      	ldr	r3, [pc, #300]	; (80045dc <main+0x568>)
 80044ae:	781b      	ldrb	r3, [r3, #0]
 80044b0:	f003 0302 	and.w	r3, r3, #2
 80044b4:	2b00      	cmp	r3, #0
 80044b6:	d021      	beq.n	80044fc <main+0x488>
					{
						if(bFunc.buz_state)
 80044b8:	4b39      	ldr	r3, [pc, #228]	; (80045a0 <main+0x52c>)
 80044ba:	781b      	ldrb	r3, [r3, #0]
 80044bc:	f003 0302 	and.w	r3, r3, #2
 80044c0:	b2db      	uxtb	r3, r3
 80044c2:	2b00      	cmp	r3, #0
 80044c4:	d005      	beq.n	80044d2 <main+0x45e>
							Enable_BUZ();
 80044c6:	2201      	movs	r2, #1
 80044c8:	2101      	movs	r1, #1
 80044ca:	4845      	ldr	r0, [pc, #276]	; (80045e0 <main+0x56c>)
 80044cc:	f002 f863 	bl	8006596 <HAL_GPIO_WritePin>
 80044d0:	e00c      	b.n	80044ec <main+0x478>
						else if(!att_alarm_timer)
 80044d2:	4b44      	ldr	r3, [pc, #272]	; (80045e4 <main+0x570>)
 80044d4:	781b      	ldrb	r3, [r3, #0]
 80044d6:	2b00      	cmp	r3, #0
 80044d8:	d108      	bne.n	80044ec <main+0x478>
							{
								Disable_BUZ();
 80044da:	2200      	movs	r2, #0
 80044dc:	2101      	movs	r1, #1
 80044de:	4840      	ldr	r0, [pc, #256]	; (80045e0 <main+0x56c>)
 80044e0:	f002 f859 	bl	8006596 <HAL_GPIO_WritePin>
								att_alarm_timer = buz_alarm_timer;
 80044e4:	4b40      	ldr	r3, [pc, #256]	; (80045e8 <main+0x574>)
 80044e6:	781a      	ldrb	r2, [r3, #0]
 80044e8:	4b3e      	ldr	r3, [pc, #248]	; (80045e4 <main+0x570>)
 80044ea:	701a      	strb	r2, [r3, #0]
							}
						if(!buz_alarm_totaltimer)
 80044ec:	4b3f      	ldr	r3, [pc, #252]	; (80045ec <main+0x578>)
 80044ee:	781b      	ldrb	r3, [r3, #0]
 80044f0:	2b00      	cmp	r3, #0
 80044f2:	d108      	bne.n	8004506 <main+0x492>
							buzzer &= !(BUZ_WORKING | BUZ_PULSE);
 80044f4:	4b39      	ldr	r3, [pc, #228]	; (80045dc <main+0x568>)
 80044f6:	2200      	movs	r2, #0
 80044f8:	701a      	strb	r2, [r3, #0]
 80044fa:	e004      	b.n	8004506 <main+0x492>
					}
				else
					Enable_BUZ();
 80044fc:	2201      	movs	r2, #1
 80044fe:	2101      	movs	r1, #1
 8004500:	4837      	ldr	r0, [pc, #220]	; (80045e0 <main+0x56c>)
 8004502:	f002 f848 	bl	8006596 <HAL_GPIO_WritePin>
				bTime.Time_100ms = 0;
 8004506:	4a34      	ldr	r2, [pc, #208]	; (80045d8 <main+0x564>)
 8004508:	7813      	ldrb	r3, [r2, #0]
 800450a:	f36f 0341 	bfc	r3, #1, #1
 800450e:	7013      	strb	r3, [r2, #0]
			}
		if(bTime.Time_2s)
 8004510:	4b31      	ldr	r3, [pc, #196]	; (80045d8 <main+0x564>)
 8004512:	781b      	ldrb	r3, [r3, #0]
 8004514:	f003 0308 	and.w	r3, r3, #8
 8004518:	b2db      	uxtb	r3, r3
 800451a:	2b00      	cmp	r3, #0
 800451c:	d006      	beq.n	800452c <main+0x4b8>
			{
				Arrow_Status();
 800451e:	f7ff fa3d 	bl	800399c <Arrow_Status>
				bTime.Time_2s = 0;
 8004522:	4a2d      	ldr	r2, [pc, #180]	; (80045d8 <main+0x564>)
 8004524:	7813      	ldrb	r3, [r2, #0]
 8004526:	f36f 03c3 	bfc	r3, #3, #1
 800452a:	7013      	strb	r3, [r2, #0]
			}
		if(bTime.Time_10ms)
 800452c:	4b2a      	ldr	r3, [pc, #168]	; (80045d8 <main+0x564>)
 800452e:	781b      	ldrb	r3, [r3, #0]
 8004530:	f003 0301 	and.w	r3, r3, #1
 8004534:	b2db      	uxtb	r3, r3
 8004536:	2b00      	cmp	r3, #0
 8004538:	d008      	beq.n	800454c <main+0x4d8>
			{
				ReadInput();		//��ȡ���еİ�ť����
 800453a:	f7fe fdab 	bl	8003094 <ReadInput>
				Out_Prog(); 					//�������е����(������ʾ���)
 800453e:	f7fe fe89 	bl	8003254 <Out_Prog>
				bTime.Time_10ms = 0;
 8004542:	4a25      	ldr	r2, [pc, #148]	; (80045d8 <main+0x564>)
 8004544:	7813      	ldrb	r3, [r2, #0]
 8004546:	f36f 0300 	bfc	r3, #0, #1
 800454a:	7013      	strb	r3, [r2, #0]
			}

		for(i = 0; i < mMax_InByte; i++)
 800454c:	2300      	movs	r3, #0
 800454e:	72fb      	strb	r3, [r7, #11]
 8004550:	e00e      	b.n	8004570 <main+0x4fc>
			instate[i] = in[i] ^ in_polarity[i];		// read input state; invert if desired
 8004552:	7afb      	ldrb	r3, [r7, #11]
 8004554:	4a26      	ldr	r2, [pc, #152]	; (80045f0 <main+0x57c>)
 8004556:	5cd3      	ldrb	r3, [r2, r3]
 8004558:	b2d9      	uxtb	r1, r3
 800455a:	7afb      	ldrb	r3, [r7, #11]
 800455c:	4a25      	ldr	r2, [pc, #148]	; (80045f4 <main+0x580>)
 800455e:	5cd2      	ldrb	r2, [r2, r3]
 8004560:	7afb      	ldrb	r3, [r7, #11]
 8004562:	404a      	eors	r2, r1
 8004564:	b2d1      	uxtb	r1, r2
 8004566:	4a24      	ldr	r2, [pc, #144]	; (80045f8 <main+0x584>)
 8004568:	54d1      	strb	r1, [r2, r3]
		for(i = 0; i < mMax_InByte; i++)
 800456a:	7afb      	ldrb	r3, [r7, #11]
 800456c:	3301      	adds	r3, #1
 800456e:	72fb      	strb	r3, [r7, #11]
 8004570:	4b17      	ldr	r3, [pc, #92]	; (80045d0 <main+0x55c>)
 8004572:	781b      	ldrb	r3, [r3, #0]
 8004574:	7afa      	ldrb	r2, [r7, #11]
 8004576:	429a      	cmp	r2, r3
 8004578:	d3eb      	bcc.n	8004552 <main+0x4de>
//			Keytimout = MAXLONGVALUE;
//			LedOfftimout = LEDTIMEOUT/10;
//			virt_key[0] = 0;
//			virt_key[1] = 0;
//		}
		if (Check_InChange(instate, inold))					// input state changed
 800457a:	4920      	ldr	r1, [pc, #128]	; (80045fc <main+0x588>)
 800457c:	481e      	ldr	r0, [pc, #120]	; (80045f8 <main+0x584>)
 800457e:	f7fe fd35 	bl	8002fec <Check_InChange>
 8004582:	4603      	mov	r3, r0
 8004584:	2b00      	cmp	r3, #0
 8004586:	f43f af4e 	beq.w	8004426 <main+0x3b2>
			{
				for (i = 0; i < mInOut_Number; i++)
 800458a:	2300      	movs	r3, #0
 800458c:	72fb      	strb	r3, [r7, #11]
 800458e:	e0b3      	b.n	80046f8 <main+0x684>
 8004590:	20000284 	.word	0x20000284
 8004594:	200001e6 	.word	0x200001e6
 8004598:	200001e9 	.word	0x200001e9
 800459c:	05040000 	.word	0x05040000
 80045a0:	20000944 	.word	0x20000944
 80045a4:	20000991 	.word	0x20000991
 80045a8:	200001f6 	.word	0x200001f6
 80045ac:	200001f7 	.word	0x200001f7
 80045b0:	200001fe 	.word	0x200001fe
 80045b4:	200001fc 	.word	0x200001fc
 80045b8:	200001fb 	.word	0x200001fb
 80045bc:	20000890 	.word	0x20000890
 80045c0:	20000884 	.word	0x20000884
 80045c4:	200001f5 	.word	0x200001f5
 80045c8:	e6c2b449 	.word	0xe6c2b449
 80045cc:	20000180 	.word	0x20000180
 80045d0:	20000990 	.word	0x20000990
 80045d4:	20000278 	.word	0x20000278
 80045d8:	2000038c 	.word	0x2000038c
 80045dc:	200001e5 	.word	0x200001e5
 80045e0:	40010800 	.word	0x40010800
 80045e4:	200001f8 	.word	0x200001f8
 80045e8:	200001f9 	.word	0x200001f9
 80045ec:	200001fa 	.word	0x200001fa
 80045f0:	20000390 	.word	0x20000390
 80045f4:	20000380 	.word	0x20000380
 80045f8:	20000600 	.word	0x20000600
 80045fc:	20000374 	.word	0x20000374
					{// check all inputs
						help = bit_select (instate[i/8], i%8);
 8004600:	7afb      	ldrb	r3, [r7, #11]
 8004602:	08db      	lsrs	r3, r3, #3
 8004604:	b2db      	uxtb	r3, r3
 8004606:	461a      	mov	r2, r3
 8004608:	4b47      	ldr	r3, [pc, #284]	; (8004728 <main+0x6b4>)
 800460a:	5c9b      	ldrb	r3, [r3, r2]
 800460c:	461a      	mov	r2, r3
 800460e:	7afb      	ldrb	r3, [r7, #11]
 8004610:	f003 0307 	and.w	r3, r3, #7
 8004614:	fa42 f303 	asr.w	r3, r2, r3
 8004618:	b2db      	uxtb	r3, r3
 800461a:	f003 0301 	and.w	r3, r3, #1
 800461e:	b2da      	uxtb	r2, r3
 8004620:	4b42      	ldr	r3, [pc, #264]	; (800472c <main+0x6b8>)
 8004622:	701a      	strb	r2, [r3, #0]
						if (help != bit_select (inold[i/8], i%8))
 8004624:	4b41      	ldr	r3, [pc, #260]	; (800472c <main+0x6b8>)
 8004626:	781b      	ldrb	r3, [r3, #0]
 8004628:	461a      	mov	r2, r3
 800462a:	7afb      	ldrb	r3, [r7, #11]
 800462c:	08db      	lsrs	r3, r3, #3
 800462e:	b2db      	uxtb	r3, r3
 8004630:	4619      	mov	r1, r3
 8004632:	4b3f      	ldr	r3, [pc, #252]	; (8004730 <main+0x6bc>)
 8004634:	5c5b      	ldrb	r3, [r3, r1]
 8004636:	4619      	mov	r1, r3
 8004638:	7afb      	ldrb	r3, [r7, #11]
 800463a:	f003 0307 	and.w	r3, r3, #7
 800463e:	fa41 f303 	asr.w	r3, r1, r3
 8004642:	f003 0301 	and.w	r3, r3, #1
 8004646:	429a      	cmp	r2, r3
 8004648:	d04e      	beq.n	80046e8 <main+0x674>
							{// input has changed
								inpar [i][IO_STATE] = help;					// set input state
 800464a:	7afa      	ldrb	r2, [r7, #11]
 800464c:	4b37      	ldr	r3, [pc, #220]	; (800472c <main+0x6b8>)
 800464e:	7818      	ldrb	r0, [r3, #0]
 8004650:	4938      	ldr	r1, [pc, #224]	; (8004734 <main+0x6c0>)
 8004652:	4613      	mov	r3, r2
 8004654:	00db      	lsls	r3, r3, #3
 8004656:	1a9b      	subs	r3, r3, r2
 8004658:	440b      	add	r3, r1
 800465a:	3305      	adds	r3, #5
 800465c:	4602      	mov	r2, r0
 800465e:	701a      	strb	r2, [r3, #0]
								if (inpar [i][IO_BASIC_FUNC])				// input has a function
 8004660:	7afa      	ldrb	r2, [r7, #11]
 8004662:	4934      	ldr	r1, [pc, #208]	; (8004734 <main+0x6c0>)
 8004664:	4613      	mov	r3, r2
 8004666:	00db      	lsls	r3, r3, #3
 8004668:	1a9b      	subs	r3, r3, r2
 800466a:	440b      	add	r3, r1
 800466c:	781b      	ldrb	r3, [r3, #0]
 800466e:	2b00      	cmp	r3, #0
 8004670:	d03a      	beq.n	80046e8 <main+0x674>
									{
										for (j = 0; j < MAX_IO_TYPE; j++)					// write input to virtual input object
 8004672:	2300      	movs	r3, #0
 8004674:	72bb      	strb	r3, [r7, #10]
 8004676:	e00e      	b.n	8004696 <main+0x622>
											virt_in [j] = inpar [i][j];
 8004678:	7afa      	ldrb	r2, [r7, #11]
 800467a:	7ab8      	ldrb	r0, [r7, #10]
 800467c:	7ab9      	ldrb	r1, [r7, #10]
 800467e:	4c2d      	ldr	r4, [pc, #180]	; (8004734 <main+0x6c0>)
 8004680:	4613      	mov	r3, r2
 8004682:	00db      	lsls	r3, r3, #3
 8004684:	1a9b      	subs	r3, r3, r2
 8004686:	4423      	add	r3, r4
 8004688:	4403      	add	r3, r0
 800468a:	781a      	ldrb	r2, [r3, #0]
 800468c:	4b2a      	ldr	r3, [pc, #168]	; (8004738 <main+0x6c4>)
 800468e:	545a      	strb	r2, [r3, r1]
										for (j = 0; j < MAX_IO_TYPE; j++)					// write input to virtual input object
 8004690:	7abb      	ldrb	r3, [r7, #10]
 8004692:	3301      	adds	r3, #1
 8004694:	72bb      	strb	r3, [r7, #10]
 8004696:	7abb      	ldrb	r3, [r7, #10]
 8004698:	2b06      	cmp	r3, #6
 800469a:	d9ed      	bls.n	8004678 <main+0x604>
										switch (inpar [i][IO_BASIC_FUNC])
 800469c:	7afa      	ldrb	r2, [r7, #11]
 800469e:	4925      	ldr	r1, [pc, #148]	; (8004734 <main+0x6c0>)
 80046a0:	4613      	mov	r3, r2
 80046a2:	00db      	lsls	r3, r3, #3
 80046a4:	1a9b      	subs	r3, r3, r2
 80046a6:	440b      	add	r3, r1
 80046a8:	781b      	ldrb	r3, [r3, #0]
 80046aa:	2b84      	cmp	r3, #132	; 0x84
 80046ac:	d015      	beq.n	80046da <main+0x666>
 80046ae:	2b84      	cmp	r3, #132	; 0x84
 80046b0:	dc16      	bgt.n	80046e0 <main+0x66c>
 80046b2:	2b02      	cmp	r3, #2
 80046b4:	d009      	beq.n	80046ca <main+0x656>
 80046b6:	2b05      	cmp	r3, #5
 80046b8:	d112      	bne.n	80046e0 <main+0x66c>
											{
												case (CAR_CALL):						// standard car call
													if (help)
 80046ba:	4b1c      	ldr	r3, [pc, #112]	; (800472c <main+0x6b8>)
 80046bc:	781b      	ldrb	r3, [r3, #0]
 80046be:	2b00      	cmp	r3, #0
 80046c0:	d014      	beq.n	80046ec <main+0x678>
													{
														transmit_in (virt_in);
 80046c2:	481d      	ldr	r0, [pc, #116]	; (8004738 <main+0x6c4>)
 80046c4:	f7fd f802 	bl	80016cc <transmit_in>
//															targetfloor_reg = targetfloor;
//															targetfloor = -1;
//														}

													}
													break;
 80046c8:	e010      	b.n	80046ec <main+0x678>

												case (HALL_CALL):						// standard hall call
													if (help)
 80046ca:	4b18      	ldr	r3, [pc, #96]	; (800472c <main+0x6b8>)
 80046cc:	781b      	ldrb	r3, [r3, #0]
 80046ce:	2b00      	cmp	r3, #0
 80046d0:	d00e      	beq.n	80046f0 <main+0x67c>
														{// landing call misuse
															transmit_in (virt_in);
 80046d2:	4819      	ldr	r0, [pc, #100]	; (8004738 <main+0x6c4>)
 80046d4:	f7fc fffa 	bl	80016cc <transmit_in>
														}
													break;
 80046d8:	e00a      	b.n	80046f0 <main+0x67c>

												case (LOAD_IN):							// load measurement input
													transmit_load ();
 80046da:	f7fd f843 	bl	8001764 <transmit_load>
													break;
 80046de:	e008      	b.n	80046f2 <main+0x67e>

												default:
													transmit_in (virt_in);
 80046e0:	4815      	ldr	r0, [pc, #84]	; (8004738 <main+0x6c4>)
 80046e2:	f7fc fff3 	bl	80016cc <transmit_in>
													break;
 80046e6:	e004      	b.n	80046f2 <main+0x67e>
											}
				 					}
 80046e8:	bf00      	nop
 80046ea:	e002      	b.n	80046f2 <main+0x67e>
													break;
 80046ec:	bf00      	nop
 80046ee:	e000      	b.n	80046f2 <main+0x67e>
													break;
 80046f0:	bf00      	nop
				for (i = 0; i < mInOut_Number; i++)
 80046f2:	7afb      	ldrb	r3, [r7, #11]
 80046f4:	3301      	adds	r3, #1
 80046f6:	72fb      	strb	r3, [r7, #11]
 80046f8:	4b10      	ldr	r3, [pc, #64]	; (800473c <main+0x6c8>)
 80046fa:	781b      	ldrb	r3, [r3, #0]
 80046fc:	7afa      	ldrb	r2, [r7, #11]
 80046fe:	429a      	cmp	r2, r3
 8004700:	f4ff af7e 	bcc.w	8004600 <main+0x58c>
							}
					}
				for(i=0; i<mMax_InByte; i++)
 8004704:	2300      	movs	r3, #0
 8004706:	72fb      	strb	r3, [r7, #11]
 8004708:	e008      	b.n	800471c <main+0x6a8>
					inold[i] = instate[i];
 800470a:	7afa      	ldrb	r2, [r7, #11]
 800470c:	7afb      	ldrb	r3, [r7, #11]
 800470e:	4906      	ldr	r1, [pc, #24]	; (8004728 <main+0x6b4>)
 8004710:	5c89      	ldrb	r1, [r1, r2]
 8004712:	4a07      	ldr	r2, [pc, #28]	; (8004730 <main+0x6bc>)
 8004714:	54d1      	strb	r1, [r2, r3]
				for(i=0; i<mMax_InByte; i++)
 8004716:	7afb      	ldrb	r3, [r7, #11]
 8004718:	3301      	adds	r3, #1
 800471a:	72fb      	strb	r3, [r7, #11]
 800471c:	4b08      	ldr	r3, [pc, #32]	; (8004740 <main+0x6cc>)
 800471e:	781b      	ldrb	r3, [r3, #0]
 8004720:	7afa      	ldrb	r2, [r7, #11]
 8004722:	429a      	cmp	r2, r3
 8004724:	d3f1      	bcc.n	800470a <main+0x696>
	  ClrWdt();							//reset watchdog timer
 8004726:	e67e      	b.n	8004426 <main+0x3b2>
 8004728:	20000600 	.word	0x20000600
 800472c:	200008f0 	.word	0x200008f0
 8004730:	20000374 	.word	0x20000374
 8004734:	200003b8 	.word	0x200003b8
 8004738:	200005e8 	.word	0x200005e8
 800473c:	20000180 	.word	0x20000180
 8004740:	20000990 	.word	0x20000990

08004744 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8004744:	b580      	push	{r7, lr}
 8004746:	b090      	sub	sp, #64	; 0x40
 8004748:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800474a:	f107 0318 	add.w	r3, r7, #24
 800474e:	2228      	movs	r2, #40	; 0x28
 8004750:	2100      	movs	r1, #0
 8004752:	4618      	mov	r0, r3
 8004754:	f003 fa18 	bl	8007b88 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8004758:	1d3b      	adds	r3, r7, #4
 800475a:	2200      	movs	r2, #0
 800475c:	601a      	str	r2, [r3, #0]
 800475e:	605a      	str	r2, [r3, #4]
 8004760:	609a      	str	r2, [r3, #8]
 8004762:	60da      	str	r2, [r3, #12]
 8004764:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 8004766:	2309      	movs	r3, #9
 8004768:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800476a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800476e:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8004770:	2300      	movs	r3, #0
 8004772:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8004774:	2301      	movs	r3, #1
 8004776:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8004778:	2301      	movs	r3, #1
 800477a:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800477c:	2302      	movs	r3, #2
 800477e:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8004780:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8004784:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8004786:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 800478a:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800478c:	f107 0318 	add.w	r3, r7, #24
 8004790:	4618      	mov	r0, r3
 8004792:	f001 ff69 	bl	8006668 <HAL_RCC_OscConfig>
 8004796:	4603      	mov	r3, r0
 8004798:	2b00      	cmp	r3, #0
 800479a:	d001      	beq.n	80047a0 <SystemClock_Config+0x5c>
  {
    Error_Handler();
 800479c:	f000 f9f2 	bl	8004b84 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80047a0:	230f      	movs	r3, #15
 80047a2:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80047a4:	2302      	movs	r3, #2
 80047a6:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80047a8:	2300      	movs	r3, #0
 80047aa:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80047ac:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80047b0:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80047b2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80047b6:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80047b8:	1d3b      	adds	r3, r7, #4
 80047ba:	2102      	movs	r1, #2
 80047bc:	4618      	mov	r0, r3
 80047be:	f002 f9d3 	bl	8006b68 <HAL_RCC_ClockConfig>
 80047c2:	4603      	mov	r3, r0
 80047c4:	2b00      	cmp	r3, #0
 80047c6:	d001      	beq.n	80047cc <SystemClock_Config+0x88>
  {
    Error_Handler();
 80047c8:	f000 f9dc 	bl	8004b84 <Error_Handler>
  }
}
 80047cc:	bf00      	nop
 80047ce:	3740      	adds	r7, #64	; 0x40
 80047d0:	46bd      	mov	sp, r7
 80047d2:	bd80      	pop	{r7, pc}

080047d4 <MX_CAN_Init>:
  * @brief CAN Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN_Init(void)
{
 80047d4:	b580      	push	{r7, lr}
 80047d6:	af00      	add	r7, sp, #0
  /* USER CODE END CAN_Init 0 */

  /* USER CODE BEGIN CAN_Init 1 */

  /* USER CODE END CAN_Init 1 */
  hcan.Instance = CAN1;
 80047d8:	4b17      	ldr	r3, [pc, #92]	; (8004838 <MX_CAN_Init+0x64>)
 80047da:	4a18      	ldr	r2, [pc, #96]	; (800483c <MX_CAN_Init+0x68>)
 80047dc:	601a      	str	r2, [r3, #0]
  hcan.Init.Prescaler = 16;
 80047de:	4b16      	ldr	r3, [pc, #88]	; (8004838 <MX_CAN_Init+0x64>)
 80047e0:	2210      	movs	r2, #16
 80047e2:	605a      	str	r2, [r3, #4]
  hcan.Init.Mode = CAN_MODE_NORMAL;
 80047e4:	4b14      	ldr	r3, [pc, #80]	; (8004838 <MX_CAN_Init+0x64>)
 80047e6:	2200      	movs	r2, #0
 80047e8:	609a      	str	r2, [r3, #8]
  hcan.Init.SyncJumpWidth = CAN_SJW_1TQ;
 80047ea:	4b13      	ldr	r3, [pc, #76]	; (8004838 <MX_CAN_Init+0x64>)
 80047ec:	2200      	movs	r2, #0
 80047ee:	60da      	str	r2, [r3, #12]
  hcan.Init.TimeSeg1 = CAN_BS1_15TQ;
 80047f0:	4b11      	ldr	r3, [pc, #68]	; (8004838 <MX_CAN_Init+0x64>)
 80047f2:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 80047f6:	611a      	str	r2, [r3, #16]
  hcan.Init.TimeSeg2 = CAN_BS2_2TQ;
 80047f8:	4b0f      	ldr	r3, [pc, #60]	; (8004838 <MX_CAN_Init+0x64>)
 80047fa:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 80047fe:	615a      	str	r2, [r3, #20]
  hcan.Init.TimeTriggeredMode = DISABLE;
 8004800:	4b0d      	ldr	r3, [pc, #52]	; (8004838 <MX_CAN_Init+0x64>)
 8004802:	2200      	movs	r2, #0
 8004804:	761a      	strb	r2, [r3, #24]
  hcan.Init.AutoBusOff = DISABLE;
 8004806:	4b0c      	ldr	r3, [pc, #48]	; (8004838 <MX_CAN_Init+0x64>)
 8004808:	2200      	movs	r2, #0
 800480a:	765a      	strb	r2, [r3, #25]
  hcan.Init.AutoWakeUp = DISABLE;
 800480c:	4b0a      	ldr	r3, [pc, #40]	; (8004838 <MX_CAN_Init+0x64>)
 800480e:	2200      	movs	r2, #0
 8004810:	769a      	strb	r2, [r3, #26]
  hcan.Init.AutoRetransmission = ENABLE;
 8004812:	4b09      	ldr	r3, [pc, #36]	; (8004838 <MX_CAN_Init+0x64>)
 8004814:	2201      	movs	r2, #1
 8004816:	76da      	strb	r2, [r3, #27]
  hcan.Init.ReceiveFifoLocked = DISABLE;
 8004818:	4b07      	ldr	r3, [pc, #28]	; (8004838 <MX_CAN_Init+0x64>)
 800481a:	2200      	movs	r2, #0
 800481c:	771a      	strb	r2, [r3, #28]
  hcan.Init.TransmitFifoPriority = DISABLE;
 800481e:	4b06      	ldr	r3, [pc, #24]	; (8004838 <MX_CAN_Init+0x64>)
 8004820:	2200      	movs	r2, #0
 8004822:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan) != HAL_OK)
 8004824:	4804      	ldr	r0, [pc, #16]	; (8004838 <MX_CAN_Init+0x64>)
 8004826:	f000 fc6d 	bl	8005104 <HAL_CAN_Init>
 800482a:	4603      	mov	r3, r0
 800482c:	2b00      	cmp	r3, #0
 800482e:	d001      	beq.n	8004834 <MX_CAN_Init+0x60>
  {
    Error_Handler();
 8004830:	f000 f9a8 	bl	8004b84 <Error_Handler>
  }
  /* USER CODE BEGIN CAN_Init 2 */

  /* USER CODE END CAN_Init 2 */

}
 8004834:	bf00      	nop
 8004836:	bd80      	pop	{r7, pc}
 8004838:	200005c0 	.word	0x200005c0
 800483c:	40006400 	.word	0x40006400

08004840 <MX_IWDG_Init>:
  * @brief IWDG Initialization Function
  * @param None
  * @retval None
  */
static void MX_IWDG_Init(void)
{
 8004840:	b580      	push	{r7, lr}
 8004842:	af00      	add	r7, sp, #0
  /* USER CODE END IWDG_Init 0 */

  /* USER CODE BEGIN IWDG_Init 1 */

  /* USER CODE END IWDG_Init 1 */
  hiwdg.Instance = IWDG;
 8004844:	4b09      	ldr	r3, [pc, #36]	; (800486c <MX_IWDG_Init+0x2c>)
 8004846:	4a0a      	ldr	r2, [pc, #40]	; (8004870 <MX_IWDG_Init+0x30>)
 8004848:	601a      	str	r2, [r3, #0]
  hiwdg.Init.Prescaler = IWDG_PRESCALER_64;
 800484a:	4b08      	ldr	r3, [pc, #32]	; (800486c <MX_IWDG_Init+0x2c>)
 800484c:	2204      	movs	r2, #4
 800484e:	605a      	str	r2, [r3, #4]
  hiwdg.Init.Reload = 4095;
 8004850:	4b06      	ldr	r3, [pc, #24]	; (800486c <MX_IWDG_Init+0x2c>)
 8004852:	f640 72ff 	movw	r2, #4095	; 0xfff
 8004856:	609a      	str	r2, [r3, #8]
  if (HAL_IWDG_Init(&hiwdg) != HAL_OK)
 8004858:	4804      	ldr	r0, [pc, #16]	; (800486c <MX_IWDG_Init+0x2c>)
 800485a:	f001 feb4 	bl	80065c6 <HAL_IWDG_Init>
 800485e:	4603      	mov	r3, r0
 8004860:	2b00      	cmp	r3, #0
 8004862:	d001      	beq.n	8004868 <MX_IWDG_Init+0x28>
  {
    Error_Handler();
 8004864:	f000 f98e 	bl	8004b84 <Error_Handler>
  }
  /* USER CODE BEGIN IWDG_Init 2 */

  /* USER CODE END IWDG_Init 2 */

}
 8004868:	bf00      	nop
 800486a:	bd80      	pop	{r7, pc}
 800486c:	200003ac 	.word	0x200003ac
 8004870:	40003000 	.word	0x40003000

08004874 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8004874:	b580      	push	{r7, lr}
 8004876:	b086      	sub	sp, #24
 8004878:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800487a:	f107 0308 	add.w	r3, r7, #8
 800487e:	2200      	movs	r2, #0
 8004880:	601a      	str	r2, [r3, #0]
 8004882:	605a      	str	r2, [r3, #4]
 8004884:	609a      	str	r2, [r3, #8]
 8004886:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004888:	463b      	mov	r3, r7
 800488a:	2200      	movs	r2, #0
 800488c:	601a      	str	r2, [r3, #0]
 800488e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8004890:	4b1e      	ldr	r3, [pc, #120]	; (800490c <MX_TIM1_Init+0x98>)
 8004892:	4a1f      	ldr	r2, [pc, #124]	; (8004910 <MX_TIM1_Init+0x9c>)
 8004894:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 7199;
 8004896:	4b1d      	ldr	r3, [pc, #116]	; (800490c <MX_TIM1_Init+0x98>)
 8004898:	f641 421f 	movw	r2, #7199	; 0x1c1f
 800489c:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800489e:	4b1b      	ldr	r3, [pc, #108]	; (800490c <MX_TIM1_Init+0x98>)
 80048a0:	2200      	movs	r2, #0
 80048a2:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 99;
 80048a4:	4b19      	ldr	r3, [pc, #100]	; (800490c <MX_TIM1_Init+0x98>)
 80048a6:	2263      	movs	r2, #99	; 0x63
 80048a8:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80048aa:	4b18      	ldr	r3, [pc, #96]	; (800490c <MX_TIM1_Init+0x98>)
 80048ac:	2200      	movs	r2, #0
 80048ae:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80048b0:	4b16      	ldr	r3, [pc, #88]	; (800490c <MX_TIM1_Init+0x98>)
 80048b2:	2200      	movs	r2, #0
 80048b4:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80048b6:	4b15      	ldr	r3, [pc, #84]	; (800490c <MX_TIM1_Init+0x98>)
 80048b8:	2200      	movs	r2, #0
 80048ba:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80048bc:	4813      	ldr	r0, [pc, #76]	; (800490c <MX_TIM1_Init+0x98>)
 80048be:	f002 faed 	bl	8006e9c <HAL_TIM_Base_Init>
 80048c2:	4603      	mov	r3, r0
 80048c4:	2b00      	cmp	r3, #0
 80048c6:	d001      	beq.n	80048cc <MX_TIM1_Init+0x58>
  {
    Error_Handler();
 80048c8:	f000 f95c 	bl	8004b84 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80048cc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80048d0:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80048d2:	f107 0308 	add.w	r3, r7, #8
 80048d6:	4619      	mov	r1, r3
 80048d8:	480c      	ldr	r0, [pc, #48]	; (800490c <MX_TIM1_Init+0x98>)
 80048da:	f002 fc89 	bl	80071f0 <HAL_TIM_ConfigClockSource>
 80048de:	4603      	mov	r3, r0
 80048e0:	2b00      	cmp	r3, #0
 80048e2:	d001      	beq.n	80048e8 <MX_TIM1_Init+0x74>
  {
    Error_Handler();
 80048e4:	f000 f94e 	bl	8004b84 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80048e8:	2300      	movs	r3, #0
 80048ea:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80048ec:	2300      	movs	r3, #0
 80048ee:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80048f0:	463b      	mov	r3, r7
 80048f2:	4619      	mov	r1, r3
 80048f4:	4805      	ldr	r0, [pc, #20]	; (800490c <MX_TIM1_Init+0x98>)
 80048f6:	f002 fe5b 	bl	80075b0 <HAL_TIMEx_MasterConfigSynchronization>
 80048fa:	4603      	mov	r3, r0
 80048fc:	2b00      	cmp	r3, #0
 80048fe:	d001      	beq.n	8004904 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 8004900:	f000 f940 	bl	8004b84 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8004904:	bf00      	nop
 8004906:	3718      	adds	r7, #24
 8004908:	46bd      	mov	sp, r7
 800490a:	bd80      	pop	{r7, pc}
 800490c:	20000894 	.word	0x20000894
 8004910:	40012c00 	.word	0x40012c00

08004914 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8004914:	b580      	push	{r7, lr}
 8004916:	b086      	sub	sp, #24
 8004918:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800491a:	f107 0308 	add.w	r3, r7, #8
 800491e:	2200      	movs	r2, #0
 8004920:	601a      	str	r2, [r3, #0]
 8004922:	605a      	str	r2, [r3, #4]
 8004924:	609a      	str	r2, [r3, #8]
 8004926:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004928:	463b      	mov	r3, r7
 800492a:	2200      	movs	r2, #0
 800492c:	601a      	str	r2, [r3, #0]
 800492e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8004930:	4b1e      	ldr	r3, [pc, #120]	; (80049ac <MX_TIM2_Init+0x98>)
 8004932:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8004936:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7199;
 8004938:	4b1c      	ldr	r3, [pc, #112]	; (80049ac <MX_TIM2_Init+0x98>)
 800493a:	f641 421f 	movw	r2, #7199	; 0x1c1f
 800493e:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004940:	4b1a      	ldr	r3, [pc, #104]	; (80049ac <MX_TIM2_Init+0x98>)
 8004942:	2200      	movs	r2, #0
 8004944:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4999;
 8004946:	4b19      	ldr	r3, [pc, #100]	; (80049ac <MX_TIM2_Init+0x98>)
 8004948:	f241 3287 	movw	r2, #4999	; 0x1387
 800494c:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800494e:	4b17      	ldr	r3, [pc, #92]	; (80049ac <MX_TIM2_Init+0x98>)
 8004950:	2200      	movs	r2, #0
 8004952:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004954:	4b15      	ldr	r3, [pc, #84]	; (80049ac <MX_TIM2_Init+0x98>)
 8004956:	2200      	movs	r2, #0
 8004958:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800495a:	4814      	ldr	r0, [pc, #80]	; (80049ac <MX_TIM2_Init+0x98>)
 800495c:	f002 fa9e 	bl	8006e9c <HAL_TIM_Base_Init>
 8004960:	4603      	mov	r3, r0
 8004962:	2b00      	cmp	r3, #0
 8004964:	d001      	beq.n	800496a <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 8004966:	f000 f90d 	bl	8004b84 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800496a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800496e:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8004970:	f107 0308 	add.w	r3, r7, #8
 8004974:	4619      	mov	r1, r3
 8004976:	480d      	ldr	r0, [pc, #52]	; (80049ac <MX_TIM2_Init+0x98>)
 8004978:	f002 fc3a 	bl	80071f0 <HAL_TIM_ConfigClockSource>
 800497c:	4603      	mov	r3, r0
 800497e:	2b00      	cmp	r3, #0
 8004980:	d001      	beq.n	8004986 <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 8004982:	f000 f8ff 	bl	8004b84 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004986:	2300      	movs	r3, #0
 8004988:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800498a:	2300      	movs	r3, #0
 800498c:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800498e:	463b      	mov	r3, r7
 8004990:	4619      	mov	r1, r3
 8004992:	4806      	ldr	r0, [pc, #24]	; (80049ac <MX_TIM2_Init+0x98>)
 8004994:	f002 fe0c 	bl	80075b0 <HAL_TIMEx_MasterConfigSynchronization>
 8004998:	4603      	mov	r3, r0
 800499a:	2b00      	cmp	r3, #0
 800499c:	d001      	beq.n	80049a2 <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 800499e:	f000 f8f1 	bl	8004b84 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80049a2:	bf00      	nop
 80049a4:	3718      	adds	r7, #24
 80049a6:	46bd      	mov	sp, r7
 80049a8:	bd80      	pop	{r7, pc}
 80049aa:	bf00      	nop
 80049ac:	20000948 	.word	0x20000948

080049b0 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80049b0:	b580      	push	{r7, lr}
 80049b2:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80049b4:	4b11      	ldr	r3, [pc, #68]	; (80049fc <MX_USART1_UART_Init+0x4c>)
 80049b6:	4a12      	ldr	r2, [pc, #72]	; (8004a00 <MX_USART1_UART_Init+0x50>)
 80049b8:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80049ba:	4b10      	ldr	r3, [pc, #64]	; (80049fc <MX_USART1_UART_Init+0x4c>)
 80049bc:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80049c0:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80049c2:	4b0e      	ldr	r3, [pc, #56]	; (80049fc <MX_USART1_UART_Init+0x4c>)
 80049c4:	2200      	movs	r2, #0
 80049c6:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80049c8:	4b0c      	ldr	r3, [pc, #48]	; (80049fc <MX_USART1_UART_Init+0x4c>)
 80049ca:	2200      	movs	r2, #0
 80049cc:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80049ce:	4b0b      	ldr	r3, [pc, #44]	; (80049fc <MX_USART1_UART_Init+0x4c>)
 80049d0:	2200      	movs	r2, #0
 80049d2:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80049d4:	4b09      	ldr	r3, [pc, #36]	; (80049fc <MX_USART1_UART_Init+0x4c>)
 80049d6:	220c      	movs	r2, #12
 80049d8:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80049da:	4b08      	ldr	r3, [pc, #32]	; (80049fc <MX_USART1_UART_Init+0x4c>)
 80049dc:	2200      	movs	r2, #0
 80049de:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80049e0:	4b06      	ldr	r3, [pc, #24]	; (80049fc <MX_USART1_UART_Init+0x4c>)
 80049e2:	2200      	movs	r2, #0
 80049e4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80049e6:	4805      	ldr	r0, [pc, #20]	; (80049fc <MX_USART1_UART_Init+0x4c>)
 80049e8:	f002 fe52 	bl	8007690 <HAL_UART_Init>
 80049ec:	4603      	mov	r3, r0
 80049ee:	2b00      	cmp	r3, #0
 80049f0:	d001      	beq.n	80049f6 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80049f2:	f000 f8c7 	bl	8004b84 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80049f6:	bf00      	nop
 80049f8:	bd80      	pop	{r7, pc}
 80049fa:	bf00      	nop
 80049fc:	20000840 	.word	0x20000840
 8004a00:	40013800 	.word	0x40013800

08004a04 <MX_USART2_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_Init(void)
{
 8004a04:	b580      	push	{r7, lr}
 8004a06:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  husart2.Instance = USART2;
 8004a08:	4b12      	ldr	r3, [pc, #72]	; (8004a54 <MX_USART2_Init+0x50>)
 8004a0a:	4a13      	ldr	r2, [pc, #76]	; (8004a58 <MX_USART2_Init+0x54>)
 8004a0c:	601a      	str	r2, [r3, #0]
  husart2.Init.BaudRate = 115200;
 8004a0e:	4b11      	ldr	r3, [pc, #68]	; (8004a54 <MX_USART2_Init+0x50>)
 8004a10:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8004a14:	605a      	str	r2, [r3, #4]
  husart2.Init.WordLength = USART_WORDLENGTH_8B;
 8004a16:	4b0f      	ldr	r3, [pc, #60]	; (8004a54 <MX_USART2_Init+0x50>)
 8004a18:	2200      	movs	r2, #0
 8004a1a:	609a      	str	r2, [r3, #8]
  husart2.Init.StopBits = USART_STOPBITS_1;
 8004a1c:	4b0d      	ldr	r3, [pc, #52]	; (8004a54 <MX_USART2_Init+0x50>)
 8004a1e:	2200      	movs	r2, #0
 8004a20:	60da      	str	r2, [r3, #12]
  husart2.Init.Parity = USART_PARITY_NONE;
 8004a22:	4b0c      	ldr	r3, [pc, #48]	; (8004a54 <MX_USART2_Init+0x50>)
 8004a24:	2200      	movs	r2, #0
 8004a26:	611a      	str	r2, [r3, #16]
  husart2.Init.Mode = USART_MODE_TX_RX;
 8004a28:	4b0a      	ldr	r3, [pc, #40]	; (8004a54 <MX_USART2_Init+0x50>)
 8004a2a:	220c      	movs	r2, #12
 8004a2c:	615a      	str	r2, [r3, #20]
  husart2.Init.CLKPolarity = USART_POLARITY_LOW;
 8004a2e:	4b09      	ldr	r3, [pc, #36]	; (8004a54 <MX_USART2_Init+0x50>)
 8004a30:	2200      	movs	r2, #0
 8004a32:	619a      	str	r2, [r3, #24]
  husart2.Init.CLKPhase = USART_PHASE_1EDGE;
 8004a34:	4b07      	ldr	r3, [pc, #28]	; (8004a54 <MX_USART2_Init+0x50>)
 8004a36:	2200      	movs	r2, #0
 8004a38:	61da      	str	r2, [r3, #28]
  husart2.Init.CLKLastBit = USART_LASTBIT_DISABLE;
 8004a3a:	4b06      	ldr	r3, [pc, #24]	; (8004a54 <MX_USART2_Init+0x50>)
 8004a3c:	2200      	movs	r2, #0
 8004a3e:	621a      	str	r2, [r3, #32]
  if (HAL_USART_Init(&husart2) != HAL_OK)
 8004a40:	4804      	ldr	r0, [pc, #16]	; (8004a54 <MX_USART2_Init+0x50>)
 8004a42:	f002 ff01 	bl	8007848 <HAL_USART_Init>
 8004a46:	4603      	mov	r3, r0
 8004a48:	2b00      	cmp	r3, #0
 8004a4a:	d001      	beq.n	8004a50 <MX_USART2_Init+0x4c>
  {
    Error_Handler();
 8004a4c:	f000 f89a 	bl	8004b84 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8004a50:	bf00      	nop
 8004a52:	bd80      	pop	{r7, pc}
 8004a54:	20000900 	.word	0x20000900
 8004a58:	40004400 	.word	0x40004400

08004a5c <MX_WWDG_Init>:
  * @brief WWDG Initialization Function
  * @param None
  * @retval None
  */
static void MX_WWDG_Init(void)
{
 8004a5c:	b580      	push	{r7, lr}
 8004a5e:	af00      	add	r7, sp, #0
  /* USER CODE END WWDG_Init 0 */

  /* USER CODE BEGIN WWDG_Init 1 */

  /* USER CODE END WWDG_Init 1 */
  hwwdg.Instance = WWDG;
 8004a60:	4b0c      	ldr	r3, [pc, #48]	; (8004a94 <MX_WWDG_Init+0x38>)
 8004a62:	4a0d      	ldr	r2, [pc, #52]	; (8004a98 <MX_WWDG_Init+0x3c>)
 8004a64:	601a      	str	r2, [r3, #0]
  hwwdg.Init.Prescaler = WWDG_PRESCALER_8;
 8004a66:	4b0b      	ldr	r3, [pc, #44]	; (8004a94 <MX_WWDG_Init+0x38>)
 8004a68:	f44f 72c0 	mov.w	r2, #384	; 0x180
 8004a6c:	605a      	str	r2, [r3, #4]
  hwwdg.Init.Window = 127;
 8004a6e:	4b09      	ldr	r3, [pc, #36]	; (8004a94 <MX_WWDG_Init+0x38>)
 8004a70:	227f      	movs	r2, #127	; 0x7f
 8004a72:	609a      	str	r2, [r3, #8]
  hwwdg.Init.Counter = 127;
 8004a74:	4b07      	ldr	r3, [pc, #28]	; (8004a94 <MX_WWDG_Init+0x38>)
 8004a76:	227f      	movs	r2, #127	; 0x7f
 8004a78:	60da      	str	r2, [r3, #12]
  hwwdg.Init.EWIMode = WWDG_EWI_DISABLE;
 8004a7a:	4b06      	ldr	r3, [pc, #24]	; (8004a94 <MX_WWDG_Init+0x38>)
 8004a7c:	2200      	movs	r2, #0
 8004a7e:	611a      	str	r2, [r3, #16]
  if (HAL_WWDG_Init(&hwwdg) != HAL_OK)
 8004a80:	4804      	ldr	r0, [pc, #16]	; (8004a94 <MX_WWDG_Init+0x38>)
 8004a82:	f003 f81b 	bl	8007abc <HAL_WWDG_Init>
 8004a86:	4603      	mov	r3, r0
 8004a88:	2b00      	cmp	r3, #0
 8004a8a:	d001      	beq.n	8004a90 <MX_WWDG_Init+0x34>
  {
    Error_Handler();
 8004a8c:	f000 f87a 	bl	8004b84 <Error_Handler>
  }
  /* USER CODE BEGIN WWDG_Init 2 */

  /* USER CODE END WWDG_Init 2 */

}
 8004a90:	bf00      	nop
 8004a92:	bd80      	pop	{r7, pc}
 8004a94:	200008dc 	.word	0x200008dc
 8004a98:	40002c00 	.word	0x40002c00

08004a9c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8004a9c:	b580      	push	{r7, lr}
 8004a9e:	b088      	sub	sp, #32
 8004aa0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004aa2:	f107 0310 	add.w	r3, r7, #16
 8004aa6:	2200      	movs	r2, #0
 8004aa8:	601a      	str	r2, [r3, #0]
 8004aaa:	605a      	str	r2, [r3, #4]
 8004aac:	609a      	str	r2, [r3, #8]
 8004aae:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8004ab0:	4b31      	ldr	r3, [pc, #196]	; (8004b78 <MX_GPIO_Init+0xdc>)
 8004ab2:	699b      	ldr	r3, [r3, #24]
 8004ab4:	4a30      	ldr	r2, [pc, #192]	; (8004b78 <MX_GPIO_Init+0xdc>)
 8004ab6:	f043 0320 	orr.w	r3, r3, #32
 8004aba:	6193      	str	r3, [r2, #24]
 8004abc:	4b2e      	ldr	r3, [pc, #184]	; (8004b78 <MX_GPIO_Init+0xdc>)
 8004abe:	699b      	ldr	r3, [r3, #24]
 8004ac0:	f003 0320 	and.w	r3, r3, #32
 8004ac4:	60fb      	str	r3, [r7, #12]
 8004ac6:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8004ac8:	4b2b      	ldr	r3, [pc, #172]	; (8004b78 <MX_GPIO_Init+0xdc>)
 8004aca:	699b      	ldr	r3, [r3, #24]
 8004acc:	4a2a      	ldr	r2, [pc, #168]	; (8004b78 <MX_GPIO_Init+0xdc>)
 8004ace:	f043 0304 	orr.w	r3, r3, #4
 8004ad2:	6193      	str	r3, [r2, #24]
 8004ad4:	4b28      	ldr	r3, [pc, #160]	; (8004b78 <MX_GPIO_Init+0xdc>)
 8004ad6:	699b      	ldr	r3, [r3, #24]
 8004ad8:	f003 0304 	and.w	r3, r3, #4
 8004adc:	60bb      	str	r3, [r7, #8]
 8004ade:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8004ae0:	4b25      	ldr	r3, [pc, #148]	; (8004b78 <MX_GPIO_Init+0xdc>)
 8004ae2:	699b      	ldr	r3, [r3, #24]
 8004ae4:	4a24      	ldr	r2, [pc, #144]	; (8004b78 <MX_GPIO_Init+0xdc>)
 8004ae6:	f043 0308 	orr.w	r3, r3, #8
 8004aea:	6193      	str	r3, [r2, #24]
 8004aec:	4b22      	ldr	r3, [pc, #136]	; (8004b78 <MX_GPIO_Init+0xdc>)
 8004aee:	699b      	ldr	r3, [r3, #24]
 8004af0:	f003 0308 	and.w	r3, r3, #8
 8004af4:	607b      	str	r3, [r7, #4]
 8004af6:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, Buzzer_Out_Pin|HC595_SEL_Pin|SCK_Pin|MOSI_Pin
 8004af8:	2200      	movs	r2, #0
 8004afa:	f248 11a3 	movw	r1, #33187	; 0x81a3
 8004afe:	481f      	ldr	r0, [pc, #124]	; (8004b7c <MX_GPIO_Init+0xe0>)
 8004b00:	f001 fd49 	bl	8006596 <HAL_GPIO_WritePin>
                          |UART_DE_Pin|HC166_SEL_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : Buzzer_Out_Pin HC595_SEL_Pin SCK_Pin MOSI_Pin
                           UART_DE_Pin HC166_SEL_Pin */
  GPIO_InitStruct.Pin = Buzzer_Out_Pin|HC595_SEL_Pin|SCK_Pin|MOSI_Pin
 8004b04:	f248 13a3 	movw	r3, #33187	; 0x81a3
 8004b08:	613b      	str	r3, [r7, #16]
                          |UART_DE_Pin|HC166_SEL_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004b0a:	2301      	movs	r3, #1
 8004b0c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004b0e:	2300      	movs	r3, #0
 8004b10:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004b12:	2302      	movs	r3, #2
 8004b14:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004b16:	f107 0310 	add.w	r3, r7, #16
 8004b1a:	4619      	mov	r1, r3
 8004b1c:	4817      	ldr	r0, [pc, #92]	; (8004b7c <MX_GPIO_Init+0xe0>)
 8004b1e:	f001 fb9f 	bl	8006260 <HAL_GPIO_Init>

  /*Configure GPIO pin : MISO_Pin */
  GPIO_InitStruct.Pin = MISO_Pin;
 8004b22:	2340      	movs	r3, #64	; 0x40
 8004b24:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004b26:	2300      	movs	r3, #0
 8004b28:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004b2a:	2300      	movs	r3, #0
 8004b2c:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(MISO_GPIO_Port, &GPIO_InitStruct);
 8004b2e:	f107 0310 	add.w	r3, r7, #16
 8004b32:	4619      	mov	r1, r3
 8004b34:	4811      	ldr	r0, [pc, #68]	; (8004b7c <MX_GPIO_Init+0xe0>)
 8004b36:	f001 fb93 	bl	8006260 <HAL_GPIO_Init>

  /*Configure GPIO pins : IC_IN1_Pin IC_IN2_Pin IC_IN3_Pin IC_IN11_Pin
                           IC_IN12_Pin IC_IN13_Pin IC_IN14_Pin IC_IN4_Pin
                           IC_IN5_Pin IC_IN6_Pin IC_IN7_Pin IC_IN8_Pin
                           IC_IN9_Pin IC_IN10_Pin */
  GPIO_InitStruct.Pin = IC_IN1_Pin|IC_IN2_Pin|IC_IN3_Pin|IC_IN11_Pin
 8004b3a:	f643 73ff 	movw	r3, #16383	; 0x3fff
 8004b3e:	613b      	str	r3, [r7, #16]
                          |IC_IN12_Pin|IC_IN13_Pin|IC_IN14_Pin|IC_IN4_Pin
                          |IC_IN5_Pin|IC_IN6_Pin|IC_IN7_Pin|IC_IN8_Pin
                          |IC_IN9_Pin|IC_IN10_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004b40:	2300      	movs	r3, #0
 8004b42:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004b44:	2300      	movs	r3, #0
 8004b46:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004b48:	f107 0310 	add.w	r3, r7, #16
 8004b4c:	4619      	mov	r1, r3
 8004b4e:	480c      	ldr	r0, [pc, #48]	; (8004b80 <MX_GPIO_Init+0xe4>)
 8004b50:	f001 fb86 	bl	8006260 <HAL_GPIO_Init>

  /*Configure GPIO pin : NODE_ID_Pin */
  GPIO_InitStruct.Pin = NODE_ID_Pin;
 8004b54:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8004b58:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004b5a:	2300      	movs	r3, #0
 8004b5c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004b5e:	2301      	movs	r3, #1
 8004b60:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(NODE_ID_GPIO_Port, &GPIO_InitStruct);
 8004b62:	f107 0310 	add.w	r3, r7, #16
 8004b66:	4619      	mov	r1, r3
 8004b68:	4805      	ldr	r0, [pc, #20]	; (8004b80 <MX_GPIO_Init+0xe4>)
 8004b6a:	f001 fb79 	bl	8006260 <HAL_GPIO_Init>

}
 8004b6e:	bf00      	nop
 8004b70:	3720      	adds	r7, #32
 8004b72:	46bd      	mov	sp, r7
 8004b74:	bd80      	pop	{r7, pc}
 8004b76:	bf00      	nop
 8004b78:	40021000 	.word	0x40021000
 8004b7c:	40010800 	.word	0x40010800
 8004b80:	40010c00 	.word	0x40010c00

08004b84 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8004b84:	b480      	push	{r7}
 8004b86:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8004b88:	b672      	cpsid	i
}
 8004b8a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8004b8c:	e7fe      	b.n	8004b8c <Error_Handler+0x8>
	...

08004b90 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8004b90:	b480      	push	{r7}
 8004b92:	b085      	sub	sp, #20
 8004b94:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8004b96:	4b15      	ldr	r3, [pc, #84]	; (8004bec <HAL_MspInit+0x5c>)
 8004b98:	699b      	ldr	r3, [r3, #24]
 8004b9a:	4a14      	ldr	r2, [pc, #80]	; (8004bec <HAL_MspInit+0x5c>)
 8004b9c:	f043 0301 	orr.w	r3, r3, #1
 8004ba0:	6193      	str	r3, [r2, #24]
 8004ba2:	4b12      	ldr	r3, [pc, #72]	; (8004bec <HAL_MspInit+0x5c>)
 8004ba4:	699b      	ldr	r3, [r3, #24]
 8004ba6:	f003 0301 	and.w	r3, r3, #1
 8004baa:	60bb      	str	r3, [r7, #8]
 8004bac:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8004bae:	4b0f      	ldr	r3, [pc, #60]	; (8004bec <HAL_MspInit+0x5c>)
 8004bb0:	69db      	ldr	r3, [r3, #28]
 8004bb2:	4a0e      	ldr	r2, [pc, #56]	; (8004bec <HAL_MspInit+0x5c>)
 8004bb4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004bb8:	61d3      	str	r3, [r2, #28]
 8004bba:	4b0c      	ldr	r3, [pc, #48]	; (8004bec <HAL_MspInit+0x5c>)
 8004bbc:	69db      	ldr	r3, [r3, #28]
 8004bbe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004bc2:	607b      	str	r3, [r7, #4]
 8004bc4:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8004bc6:	4b0a      	ldr	r3, [pc, #40]	; (8004bf0 <HAL_MspInit+0x60>)
 8004bc8:	685b      	ldr	r3, [r3, #4]
 8004bca:	60fb      	str	r3, [r7, #12]
 8004bcc:	68fb      	ldr	r3, [r7, #12]
 8004bce:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8004bd2:	60fb      	str	r3, [r7, #12]
 8004bd4:	68fb      	ldr	r3, [r7, #12]
 8004bd6:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8004bda:	60fb      	str	r3, [r7, #12]
 8004bdc:	4a04      	ldr	r2, [pc, #16]	; (8004bf0 <HAL_MspInit+0x60>)
 8004bde:	68fb      	ldr	r3, [r7, #12]
 8004be0:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8004be2:	bf00      	nop
 8004be4:	3714      	adds	r7, #20
 8004be6:	46bd      	mov	sp, r7
 8004be8:	bc80      	pop	{r7}
 8004bea:	4770      	bx	lr
 8004bec:	40021000 	.word	0x40021000
 8004bf0:	40010000 	.word	0x40010000

08004bf4 <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8004bf4:	b580      	push	{r7, lr}
 8004bf6:	b088      	sub	sp, #32
 8004bf8:	af00      	add	r7, sp, #0
 8004bfa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004bfc:	f107 0310 	add.w	r3, r7, #16
 8004c00:	2200      	movs	r2, #0
 8004c02:	601a      	str	r2, [r3, #0]
 8004c04:	605a      	str	r2, [r3, #4]
 8004c06:	609a      	str	r2, [r3, #8]
 8004c08:	60da      	str	r2, [r3, #12]
  if(hcan->Instance==CAN1)
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	681b      	ldr	r3, [r3, #0]
 8004c0e:	4a2c      	ldr	r2, [pc, #176]	; (8004cc0 <HAL_CAN_MspInit+0xcc>)
 8004c10:	4293      	cmp	r3, r2
 8004c12:	d151      	bne.n	8004cb8 <HAL_CAN_MspInit+0xc4>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8004c14:	4b2b      	ldr	r3, [pc, #172]	; (8004cc4 <HAL_CAN_MspInit+0xd0>)
 8004c16:	69db      	ldr	r3, [r3, #28]
 8004c18:	4a2a      	ldr	r2, [pc, #168]	; (8004cc4 <HAL_CAN_MspInit+0xd0>)
 8004c1a:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8004c1e:	61d3      	str	r3, [r2, #28]
 8004c20:	4b28      	ldr	r3, [pc, #160]	; (8004cc4 <HAL_CAN_MspInit+0xd0>)
 8004c22:	69db      	ldr	r3, [r3, #28]
 8004c24:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004c28:	60fb      	str	r3, [r7, #12]
 8004c2a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004c2c:	4b25      	ldr	r3, [pc, #148]	; (8004cc4 <HAL_CAN_MspInit+0xd0>)
 8004c2e:	699b      	ldr	r3, [r3, #24]
 8004c30:	4a24      	ldr	r2, [pc, #144]	; (8004cc4 <HAL_CAN_MspInit+0xd0>)
 8004c32:	f043 0304 	orr.w	r3, r3, #4
 8004c36:	6193      	str	r3, [r2, #24]
 8004c38:	4b22      	ldr	r3, [pc, #136]	; (8004cc4 <HAL_CAN_MspInit+0xd0>)
 8004c3a:	699b      	ldr	r3, [r3, #24]
 8004c3c:	f003 0304 	and.w	r3, r3, #4
 8004c40:	60bb      	str	r3, [r7, #8]
 8004c42:	68bb      	ldr	r3, [r7, #8]
    /**CAN GPIO Configuration
    PA11     ------> CAN_RX
    PA12     ------> CAN_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8004c44:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8004c48:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004c4a:	2300      	movs	r3, #0
 8004c4c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004c4e:	2300      	movs	r3, #0
 8004c50:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004c52:	f107 0310 	add.w	r3, r7, #16
 8004c56:	4619      	mov	r1, r3
 8004c58:	481b      	ldr	r0, [pc, #108]	; (8004cc8 <HAL_CAN_MspInit+0xd4>)
 8004c5a:	f001 fb01 	bl	8006260 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8004c5e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004c62:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004c64:	2302      	movs	r3, #2
 8004c66:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8004c68:	2303      	movs	r3, #3
 8004c6a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004c6c:	f107 0310 	add.w	r3, r7, #16
 8004c70:	4619      	mov	r1, r3
 8004c72:	4815      	ldr	r0, [pc, #84]	; (8004cc8 <HAL_CAN_MspInit+0xd4>)
 8004c74:	f001 faf4 	bl	8006260 <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(USB_HP_CAN1_TX_IRQn, 0, 0);
 8004c78:	2200      	movs	r2, #0
 8004c7a:	2100      	movs	r1, #0
 8004c7c:	2013      	movs	r0, #19
 8004c7e:	f001 f96c 	bl	8005f5a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_HP_CAN1_TX_IRQn);
 8004c82:	2013      	movs	r0, #19
 8004c84:	f001 f985 	bl	8005f92 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(USB_LP_CAN1_RX0_IRQn, 0, 0);
 8004c88:	2200      	movs	r2, #0
 8004c8a:	2100      	movs	r1, #0
 8004c8c:	2014      	movs	r0, #20
 8004c8e:	f001 f964 	bl	8005f5a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_CAN1_RX0_IRQn);
 8004c92:	2014      	movs	r0, #20
 8004c94:	f001 f97d 	bl	8005f92 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_RX1_IRQn, 0, 0);
 8004c98:	2200      	movs	r2, #0
 8004c9a:	2100      	movs	r1, #0
 8004c9c:	2015      	movs	r0, #21
 8004c9e:	f001 f95c 	bl	8005f5a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX1_IRQn);
 8004ca2:	2015      	movs	r0, #21
 8004ca4:	f001 f975 	bl	8005f92 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_SCE_IRQn, 0, 0);
 8004ca8:	2200      	movs	r2, #0
 8004caa:	2100      	movs	r1, #0
 8004cac:	2016      	movs	r0, #22
 8004cae:	f001 f954 	bl	8005f5a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_SCE_IRQn);
 8004cb2:	2016      	movs	r0, #22
 8004cb4:	f001 f96d 	bl	8005f92 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }

}
 8004cb8:	bf00      	nop
 8004cba:	3720      	adds	r7, #32
 8004cbc:	46bd      	mov	sp, r7
 8004cbe:	bd80      	pop	{r7, pc}
 8004cc0:	40006400 	.word	0x40006400
 8004cc4:	40021000 	.word	0x40021000
 8004cc8:	40010800 	.word	0x40010800

08004ccc <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8004ccc:	b580      	push	{r7, lr}
 8004cce:	b084      	sub	sp, #16
 8004cd0:	af00      	add	r7, sp, #0
 8004cd2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	4a1e      	ldr	r2, [pc, #120]	; (8004d54 <HAL_TIM_Base_MspInit+0x88>)
 8004cda:	4293      	cmp	r3, r2
 8004cdc:	d11c      	bne.n	8004d18 <HAL_TIM_Base_MspInit+0x4c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8004cde:	4b1e      	ldr	r3, [pc, #120]	; (8004d58 <HAL_TIM_Base_MspInit+0x8c>)
 8004ce0:	699b      	ldr	r3, [r3, #24]
 8004ce2:	4a1d      	ldr	r2, [pc, #116]	; (8004d58 <HAL_TIM_Base_MspInit+0x8c>)
 8004ce4:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8004ce8:	6193      	str	r3, [r2, #24]
 8004cea:	4b1b      	ldr	r3, [pc, #108]	; (8004d58 <HAL_TIM_Base_MspInit+0x8c>)
 8004cec:	699b      	ldr	r3, [r3, #24]
 8004cee:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004cf2:	60fb      	str	r3, [r7, #12]
 8004cf4:	68fb      	ldr	r3, [r7, #12]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_BRK_IRQn, 0, 0);
 8004cf6:	2200      	movs	r2, #0
 8004cf8:	2100      	movs	r1, #0
 8004cfa:	2018      	movs	r0, #24
 8004cfc:	f001 f92d 	bl	8005f5a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_IRQn);
 8004d00:	2018      	movs	r0, #24
 8004d02:	f001 f946 	bl	8005f92 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_UP_IRQn, 0, 0);
 8004d06:	2200      	movs	r2, #0
 8004d08:	2100      	movs	r1, #0
 8004d0a:	2019      	movs	r0, #25
 8004d0c:	f001 f925 	bl	8005f5a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 8004d10:	2019      	movs	r0, #25
 8004d12:	f001 f93e 	bl	8005f92 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8004d16:	e018      	b.n	8004d4a <HAL_TIM_Base_MspInit+0x7e>
  else if(htim_base->Instance==TIM2)
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	681b      	ldr	r3, [r3, #0]
 8004d1c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004d20:	d113      	bne.n	8004d4a <HAL_TIM_Base_MspInit+0x7e>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8004d22:	4b0d      	ldr	r3, [pc, #52]	; (8004d58 <HAL_TIM_Base_MspInit+0x8c>)
 8004d24:	69db      	ldr	r3, [r3, #28]
 8004d26:	4a0c      	ldr	r2, [pc, #48]	; (8004d58 <HAL_TIM_Base_MspInit+0x8c>)
 8004d28:	f043 0301 	orr.w	r3, r3, #1
 8004d2c:	61d3      	str	r3, [r2, #28]
 8004d2e:	4b0a      	ldr	r3, [pc, #40]	; (8004d58 <HAL_TIM_Base_MspInit+0x8c>)
 8004d30:	69db      	ldr	r3, [r3, #28]
 8004d32:	f003 0301 	and.w	r3, r3, #1
 8004d36:	60bb      	str	r3, [r7, #8]
 8004d38:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8004d3a:	2200      	movs	r2, #0
 8004d3c:	2100      	movs	r1, #0
 8004d3e:	201c      	movs	r0, #28
 8004d40:	f001 f90b 	bl	8005f5a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8004d44:	201c      	movs	r0, #28
 8004d46:	f001 f924 	bl	8005f92 <HAL_NVIC_EnableIRQ>
}
 8004d4a:	bf00      	nop
 8004d4c:	3710      	adds	r7, #16
 8004d4e:	46bd      	mov	sp, r7
 8004d50:	bd80      	pop	{r7, pc}
 8004d52:	bf00      	nop
 8004d54:	40012c00 	.word	0x40012c00
 8004d58:	40021000 	.word	0x40021000

08004d5c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8004d5c:	b580      	push	{r7, lr}
 8004d5e:	b088      	sub	sp, #32
 8004d60:	af00      	add	r7, sp, #0
 8004d62:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004d64:	f107 0310 	add.w	r3, r7, #16
 8004d68:	2200      	movs	r2, #0
 8004d6a:	601a      	str	r2, [r3, #0]
 8004d6c:	605a      	str	r2, [r3, #4]
 8004d6e:	609a      	str	r2, [r3, #8]
 8004d70:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	681b      	ldr	r3, [r3, #0]
 8004d76:	4a1c      	ldr	r2, [pc, #112]	; (8004de8 <HAL_UART_MspInit+0x8c>)
 8004d78:	4293      	cmp	r3, r2
 8004d7a:	d131      	bne.n	8004de0 <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8004d7c:	4b1b      	ldr	r3, [pc, #108]	; (8004dec <HAL_UART_MspInit+0x90>)
 8004d7e:	699b      	ldr	r3, [r3, #24]
 8004d80:	4a1a      	ldr	r2, [pc, #104]	; (8004dec <HAL_UART_MspInit+0x90>)
 8004d82:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004d86:	6193      	str	r3, [r2, #24]
 8004d88:	4b18      	ldr	r3, [pc, #96]	; (8004dec <HAL_UART_MspInit+0x90>)
 8004d8a:	699b      	ldr	r3, [r3, #24]
 8004d8c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004d90:	60fb      	str	r3, [r7, #12]
 8004d92:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004d94:	4b15      	ldr	r3, [pc, #84]	; (8004dec <HAL_UART_MspInit+0x90>)
 8004d96:	699b      	ldr	r3, [r3, #24]
 8004d98:	4a14      	ldr	r2, [pc, #80]	; (8004dec <HAL_UART_MspInit+0x90>)
 8004d9a:	f043 0304 	orr.w	r3, r3, #4
 8004d9e:	6193      	str	r3, [r2, #24]
 8004da0:	4b12      	ldr	r3, [pc, #72]	; (8004dec <HAL_UART_MspInit+0x90>)
 8004da2:	699b      	ldr	r3, [r3, #24]
 8004da4:	f003 0304 	and.w	r3, r3, #4
 8004da8:	60bb      	str	r3, [r7, #8]
 8004daa:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8004dac:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004db0:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004db2:	2302      	movs	r3, #2
 8004db4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8004db6:	2303      	movs	r3, #3
 8004db8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004dba:	f107 0310 	add.w	r3, r7, #16
 8004dbe:	4619      	mov	r1, r3
 8004dc0:	480b      	ldr	r0, [pc, #44]	; (8004df0 <HAL_UART_MspInit+0x94>)
 8004dc2:	f001 fa4d 	bl	8006260 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8004dc6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004dca:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004dcc:	2300      	movs	r3, #0
 8004dce:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004dd0:	2300      	movs	r3, #0
 8004dd2:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004dd4:	f107 0310 	add.w	r3, r7, #16
 8004dd8:	4619      	mov	r1, r3
 8004dda:	4805      	ldr	r0, [pc, #20]	; (8004df0 <HAL_UART_MspInit+0x94>)
 8004ddc:	f001 fa40 	bl	8006260 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8004de0:	bf00      	nop
 8004de2:	3720      	adds	r7, #32
 8004de4:	46bd      	mov	sp, r7
 8004de6:	bd80      	pop	{r7, pc}
 8004de8:	40013800 	.word	0x40013800
 8004dec:	40021000 	.word	0x40021000
 8004df0:	40010800 	.word	0x40010800

08004df4 <HAL_USART_MspInit>:
* This function configures the hardware resources used in this example
* @param husart: USART handle pointer
* @retval None
*/
void HAL_USART_MspInit(USART_HandleTypeDef* husart)
{
 8004df4:	b580      	push	{r7, lr}
 8004df6:	b088      	sub	sp, #32
 8004df8:	af00      	add	r7, sp, #0
 8004dfa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004dfc:	f107 0310 	add.w	r3, r7, #16
 8004e00:	2200      	movs	r2, #0
 8004e02:	601a      	str	r2, [r3, #0]
 8004e04:	605a      	str	r2, [r3, #4]
 8004e06:	609a      	str	r2, [r3, #8]
 8004e08:	60da      	str	r2, [r3, #12]
  if(husart->Instance==USART2)
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	681b      	ldr	r3, [r3, #0]
 8004e0e:	4a1b      	ldr	r2, [pc, #108]	; (8004e7c <HAL_USART_MspInit+0x88>)
 8004e10:	4293      	cmp	r3, r2
 8004e12:	d12f      	bne.n	8004e74 <HAL_USART_MspInit+0x80>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8004e14:	4b1a      	ldr	r3, [pc, #104]	; (8004e80 <HAL_USART_MspInit+0x8c>)
 8004e16:	69db      	ldr	r3, [r3, #28]
 8004e18:	4a19      	ldr	r2, [pc, #100]	; (8004e80 <HAL_USART_MspInit+0x8c>)
 8004e1a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004e1e:	61d3      	str	r3, [r2, #28]
 8004e20:	4b17      	ldr	r3, [pc, #92]	; (8004e80 <HAL_USART_MspInit+0x8c>)
 8004e22:	69db      	ldr	r3, [r3, #28]
 8004e24:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004e28:	60fb      	str	r3, [r7, #12]
 8004e2a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004e2c:	4b14      	ldr	r3, [pc, #80]	; (8004e80 <HAL_USART_MspInit+0x8c>)
 8004e2e:	699b      	ldr	r3, [r3, #24]
 8004e30:	4a13      	ldr	r2, [pc, #76]	; (8004e80 <HAL_USART_MspInit+0x8c>)
 8004e32:	f043 0304 	orr.w	r3, r3, #4
 8004e36:	6193      	str	r3, [r2, #24]
 8004e38:	4b11      	ldr	r3, [pc, #68]	; (8004e80 <HAL_USART_MspInit+0x8c>)
 8004e3a:	699b      	ldr	r3, [r3, #24]
 8004e3c:	f003 0304 	and.w	r3, r3, #4
 8004e40:	60bb      	str	r3, [r7, #8]
 8004e42:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    PA4     ------> USART2_CK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_4;
 8004e44:	2314      	movs	r3, #20
 8004e46:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004e48:	2302      	movs	r3, #2
 8004e4a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8004e4c:	2303      	movs	r3, #3
 8004e4e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004e50:	f107 0310 	add.w	r3, r7, #16
 8004e54:	4619      	mov	r1, r3
 8004e56:	480b      	ldr	r0, [pc, #44]	; (8004e84 <HAL_USART_MspInit+0x90>)
 8004e58:	f001 fa02 	bl	8006260 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8004e5c:	2308      	movs	r3, #8
 8004e5e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004e60:	2300      	movs	r3, #0
 8004e62:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004e64:	2300      	movs	r3, #0
 8004e66:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004e68:	f107 0310 	add.w	r3, r7, #16
 8004e6c:	4619      	mov	r1, r3
 8004e6e:	4805      	ldr	r0, [pc, #20]	; (8004e84 <HAL_USART_MspInit+0x90>)
 8004e70:	f001 f9f6 	bl	8006260 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8004e74:	bf00      	nop
 8004e76:	3720      	adds	r7, #32
 8004e78:	46bd      	mov	sp, r7
 8004e7a:	bd80      	pop	{r7, pc}
 8004e7c:	40004400 	.word	0x40004400
 8004e80:	40021000 	.word	0x40021000
 8004e84:	40010800 	.word	0x40010800

08004e88 <HAL_WWDG_MspInit>:
* This function configures the hardware resources used in this example
* @param hwwdg: WWDG handle pointer
* @retval None
*/
void HAL_WWDG_MspInit(WWDG_HandleTypeDef* hwwdg)
{
 8004e88:	b480      	push	{r7}
 8004e8a:	b085      	sub	sp, #20
 8004e8c:	af00      	add	r7, sp, #0
 8004e8e:	6078      	str	r0, [r7, #4]
  if(hwwdg->Instance==WWDG)
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	681b      	ldr	r3, [r3, #0]
 8004e94:	4a09      	ldr	r2, [pc, #36]	; (8004ebc <HAL_WWDG_MspInit+0x34>)
 8004e96:	4293      	cmp	r3, r2
 8004e98:	d10b      	bne.n	8004eb2 <HAL_WWDG_MspInit+0x2a>
  {
  /* USER CODE BEGIN WWDG_MspInit 0 */

  /* USER CODE END WWDG_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_WWDG_CLK_ENABLE();
 8004e9a:	4b09      	ldr	r3, [pc, #36]	; (8004ec0 <HAL_WWDG_MspInit+0x38>)
 8004e9c:	69db      	ldr	r3, [r3, #28]
 8004e9e:	4a08      	ldr	r2, [pc, #32]	; (8004ec0 <HAL_WWDG_MspInit+0x38>)
 8004ea0:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8004ea4:	61d3      	str	r3, [r2, #28]
 8004ea6:	4b06      	ldr	r3, [pc, #24]	; (8004ec0 <HAL_WWDG_MspInit+0x38>)
 8004ea8:	69db      	ldr	r3, [r3, #28]
 8004eaa:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004eae:	60fb      	str	r3, [r7, #12]
 8004eb0:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN WWDG_MspInit 1 */

  /* USER CODE END WWDG_MspInit 1 */
  }

}
 8004eb2:	bf00      	nop
 8004eb4:	3714      	adds	r7, #20
 8004eb6:	46bd      	mov	sp, r7
 8004eb8:	bc80      	pop	{r7}
 8004eba:	4770      	bx	lr
 8004ebc:	40002c00 	.word	0x40002c00
 8004ec0:	40021000 	.word	0x40021000

08004ec4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004ec4:	b480      	push	{r7}
 8004ec6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8004ec8:	e7fe      	b.n	8004ec8 <NMI_Handler+0x4>

08004eca <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004eca:	b480      	push	{r7}
 8004ecc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004ece:	e7fe      	b.n	8004ece <HardFault_Handler+0x4>

08004ed0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004ed0:	b480      	push	{r7}
 8004ed2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8004ed4:	e7fe      	b.n	8004ed4 <MemManage_Handler+0x4>

08004ed6 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8004ed6:	b480      	push	{r7}
 8004ed8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8004eda:	e7fe      	b.n	8004eda <BusFault_Handler+0x4>

08004edc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004edc:	b480      	push	{r7}
 8004ede:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8004ee0:	e7fe      	b.n	8004ee0 <UsageFault_Handler+0x4>

08004ee2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8004ee2:	b480      	push	{r7}
 8004ee4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8004ee6:	bf00      	nop
 8004ee8:	46bd      	mov	sp, r7
 8004eea:	bc80      	pop	{r7}
 8004eec:	4770      	bx	lr

08004eee <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8004eee:	b480      	push	{r7}
 8004ef0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8004ef2:	bf00      	nop
 8004ef4:	46bd      	mov	sp, r7
 8004ef6:	bc80      	pop	{r7}
 8004ef8:	4770      	bx	lr

08004efa <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8004efa:	b480      	push	{r7}
 8004efc:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8004efe:	bf00      	nop
 8004f00:	46bd      	mov	sp, r7
 8004f02:	bc80      	pop	{r7}
 8004f04:	4770      	bx	lr

08004f06 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8004f06:	b580      	push	{r7, lr}
 8004f08:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8004f0a:	f000 f8bb 	bl	8005084 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8004f0e:	bf00      	nop
 8004f10:	bd80      	pop	{r7, pc}
	...

08004f14 <USB_HP_CAN1_TX_IRQHandler>:

/**
  * @brief This function handles USB high priority or CAN TX interrupts.
  */
void USB_HP_CAN1_TX_IRQHandler(void)
{
 8004f14:	b580      	push	{r7, lr}
 8004f16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_HP_CAN1_TX_IRQn 0 */

  /* USER CODE END USB_HP_CAN1_TX_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan);
 8004f18:	4802      	ldr	r0, [pc, #8]	; (8004f24 <USB_HP_CAN1_TX_IRQHandler+0x10>)
 8004f1a:	f000 fd31 	bl	8005980 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN USB_HP_CAN1_TX_IRQn 1 */

  /* USER CODE END USB_HP_CAN1_TX_IRQn 1 */
}
 8004f1e:	bf00      	nop
 8004f20:	bd80      	pop	{r7, pc}
 8004f22:	bf00      	nop
 8004f24:	200005c0 	.word	0x200005c0

08004f28 <USB_LP_CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles USB low priority or CAN RX0 interrupts.
  */
void USB_LP_CAN1_RX0_IRQHandler(void)
{
 8004f28:	b580      	push	{r7, lr}
 8004f2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 0 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan);
 8004f2c:	4802      	ldr	r0, [pc, #8]	; (8004f38 <USB_LP_CAN1_RX0_IRQHandler+0x10>)
 8004f2e:	f000 fd27 	bl	8005980 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 1 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 1 */
}
 8004f32:	bf00      	nop
 8004f34:	bd80      	pop	{r7, pc}
 8004f36:	bf00      	nop
 8004f38:	200005c0 	.word	0x200005c0

08004f3c <CAN1_RX1_IRQHandler>:

/**
  * @brief This function handles CAN RX1 interrupt.
  */
void CAN1_RX1_IRQHandler(void)
{
 8004f3c:	b580      	push	{r7, lr}
 8004f3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX1_IRQn 0 */

  /* USER CODE END CAN1_RX1_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan);
 8004f40:	4802      	ldr	r0, [pc, #8]	; (8004f4c <CAN1_RX1_IRQHandler+0x10>)
 8004f42:	f000 fd1d 	bl	8005980 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX1_IRQn 1 */

  /* USER CODE END CAN1_RX1_IRQn 1 */
}
 8004f46:	bf00      	nop
 8004f48:	bd80      	pop	{r7, pc}
 8004f4a:	bf00      	nop
 8004f4c:	200005c0 	.word	0x200005c0

08004f50 <CAN1_SCE_IRQHandler>:

/**
  * @brief This function handles CAN SCE interrupt.
  */
void CAN1_SCE_IRQHandler(void)
{
 8004f50:	b580      	push	{r7, lr}
 8004f52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_SCE_IRQn 0 */

  /* USER CODE END CAN1_SCE_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan);
 8004f54:	4802      	ldr	r0, [pc, #8]	; (8004f60 <CAN1_SCE_IRQHandler+0x10>)
 8004f56:	f000 fd13 	bl	8005980 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_SCE_IRQn 1 */

  /* USER CODE END CAN1_SCE_IRQn 1 */
}
 8004f5a:	bf00      	nop
 8004f5c:	bd80      	pop	{r7, pc}
 8004f5e:	bf00      	nop
 8004f60:	200005c0 	.word	0x200005c0

08004f64 <TIM1_BRK_IRQHandler>:

/**
  * @brief This function handles TIM1 break interrupt.
  */
void TIM1_BRK_IRQHandler(void)
{
 8004f64:	b580      	push	{r7, lr}
 8004f66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_IRQn 0 */

  /* USER CODE END TIM1_BRK_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8004f68:	4802      	ldr	r0, [pc, #8]	; (8004f74 <TIM1_BRK_IRQHandler+0x10>)
 8004f6a:	f002 f839 	bl	8006fe0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_IRQn 1 */

  /* USER CODE END TIM1_BRK_IRQn 1 */
}
 8004f6e:	bf00      	nop
 8004f70:	bd80      	pop	{r7, pc}
 8004f72:	bf00      	nop
 8004f74:	20000894 	.word	0x20000894

08004f78 <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 8004f78:	b580      	push	{r7, lr}
 8004f7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8004f7c:	4802      	ldr	r0, [pc, #8]	; (8004f88 <TIM1_UP_IRQHandler+0x10>)
 8004f7e:	f002 f82f 	bl	8006fe0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 8004f82:	bf00      	nop
 8004f84:	bd80      	pop	{r7, pc}
 8004f86:	bf00      	nop
 8004f88:	20000894 	.word	0x20000894

08004f8c <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8004f8c:	b580      	push	{r7, lr}
 8004f8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8004f90:	4802      	ldr	r0, [pc, #8]	; (8004f9c <TIM2_IRQHandler+0x10>)
 8004f92:	f002 f825 	bl	8006fe0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8004f96:	bf00      	nop
 8004f98:	bd80      	pop	{r7, pc}
 8004f9a:	bf00      	nop
 8004f9c:	20000948 	.word	0x20000948

08004fa0 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8004fa0:	b480      	push	{r7}
 8004fa2:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8004fa4:	bf00      	nop
 8004fa6:	46bd      	mov	sp, r7
 8004fa8:	bc80      	pop	{r7}
 8004faa:	4770      	bx	lr

08004fac <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8004fac:	480c      	ldr	r0, [pc, #48]	; (8004fe0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8004fae:	490d      	ldr	r1, [pc, #52]	; (8004fe4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8004fb0:	4a0d      	ldr	r2, [pc, #52]	; (8004fe8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8004fb2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8004fb4:	e002      	b.n	8004fbc <LoopCopyDataInit>

08004fb6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8004fb6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8004fb8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8004fba:	3304      	adds	r3, #4

08004fbc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004fbc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8004fbe:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8004fc0:	d3f9      	bcc.n	8004fb6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8004fc2:	4a0a      	ldr	r2, [pc, #40]	; (8004fec <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8004fc4:	4c0a      	ldr	r4, [pc, #40]	; (8004ff0 <LoopFillZerobss+0x22>)
  movs r3, #0
 8004fc6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8004fc8:	e001      	b.n	8004fce <LoopFillZerobss>

08004fca <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8004fca:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8004fcc:	3204      	adds	r2, #4

08004fce <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8004fce:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8004fd0:	d3fb      	bcc.n	8004fca <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8004fd2:	f7ff ffe5 	bl	8004fa0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8004fd6:	f002 fda5 	bl	8007b24 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8004fda:	f7ff f84b 	bl	8004074 <main>
  bx lr
 8004fde:	4770      	bx	lr
  ldr r0, =_sdata
 8004fe0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8004fe4:	2000019c 	.word	0x2000019c
  ldr r2, =_sidata
 8004fe8:	08007c38 	.word	0x08007c38
  ldr r2, =_sbss
 8004fec:	200001a0 	.word	0x200001a0
  ldr r4, =_ebss
 8004ff0:	200009d0 	.word	0x200009d0

08004ff4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8004ff4:	e7fe      	b.n	8004ff4 <ADC1_2_IRQHandler>
	...

08004ff8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004ff8:	b580      	push	{r7, lr}
 8004ffa:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8004ffc:	4b08      	ldr	r3, [pc, #32]	; (8005020 <HAL_Init+0x28>)
 8004ffe:	681b      	ldr	r3, [r3, #0]
 8005000:	4a07      	ldr	r2, [pc, #28]	; (8005020 <HAL_Init+0x28>)
 8005002:	f043 0310 	orr.w	r3, r3, #16
 8005006:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8005008:	2003      	movs	r0, #3
 800500a:	f000 ff9b 	bl	8005f44 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800500e:	2000      	movs	r0, #0
 8005010:	f000 f808 	bl	8005024 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8005014:	f7ff fdbc 	bl	8004b90 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8005018:	2300      	movs	r3, #0
}
 800501a:	4618      	mov	r0, r3
 800501c:	bd80      	pop	{r7, pc}
 800501e:	bf00      	nop
 8005020:	40022000 	.word	0x40022000

08005024 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8005024:	b580      	push	{r7, lr}
 8005026:	b082      	sub	sp, #8
 8005028:	af00      	add	r7, sp, #0
 800502a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800502c:	4b12      	ldr	r3, [pc, #72]	; (8005078 <HAL_InitTick+0x54>)
 800502e:	681a      	ldr	r2, [r3, #0]
 8005030:	4b12      	ldr	r3, [pc, #72]	; (800507c <HAL_InitTick+0x58>)
 8005032:	781b      	ldrb	r3, [r3, #0]
 8005034:	4619      	mov	r1, r3
 8005036:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800503a:	fbb3 f3f1 	udiv	r3, r3, r1
 800503e:	fbb2 f3f3 	udiv	r3, r2, r3
 8005042:	4618      	mov	r0, r3
 8005044:	f000 ffb7 	bl	8005fb6 <HAL_SYSTICK_Config>
 8005048:	4603      	mov	r3, r0
 800504a:	2b00      	cmp	r3, #0
 800504c:	d001      	beq.n	8005052 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800504e:	2301      	movs	r3, #1
 8005050:	e00e      	b.n	8005070 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	2b0f      	cmp	r3, #15
 8005056:	d80a      	bhi.n	800506e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8005058:	2200      	movs	r2, #0
 800505a:	6879      	ldr	r1, [r7, #4]
 800505c:	f04f 30ff 	mov.w	r0, #4294967295
 8005060:	f000 ff7b 	bl	8005f5a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8005064:	4a06      	ldr	r2, [pc, #24]	; (8005080 <HAL_InitTick+0x5c>)
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800506a:	2300      	movs	r3, #0
 800506c:	e000      	b.n	8005070 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800506e:	2301      	movs	r3, #1
}
 8005070:	4618      	mov	r0, r3
 8005072:	3708      	adds	r7, #8
 8005074:	46bd      	mov	sp, r7
 8005076:	bd80      	pop	{r7, pc}
 8005078:	20000190 	.word	0x20000190
 800507c:	20000198 	.word	0x20000198
 8005080:	20000194 	.word	0x20000194

08005084 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8005084:	b480      	push	{r7}
 8005086:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8005088:	4b05      	ldr	r3, [pc, #20]	; (80050a0 <HAL_IncTick+0x1c>)
 800508a:	781b      	ldrb	r3, [r3, #0]
 800508c:	461a      	mov	r2, r3
 800508e:	4b05      	ldr	r3, [pc, #20]	; (80050a4 <HAL_IncTick+0x20>)
 8005090:	681b      	ldr	r3, [r3, #0]
 8005092:	4413      	add	r3, r2
 8005094:	4a03      	ldr	r2, [pc, #12]	; (80050a4 <HAL_IncTick+0x20>)
 8005096:	6013      	str	r3, [r2, #0]
}
 8005098:	bf00      	nop
 800509a:	46bd      	mov	sp, r7
 800509c:	bc80      	pop	{r7}
 800509e:	4770      	bx	lr
 80050a0:	20000198 	.word	0x20000198
 80050a4:	200009ac 	.word	0x200009ac

080050a8 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80050a8:	b480      	push	{r7}
 80050aa:	af00      	add	r7, sp, #0
  return uwTick;
 80050ac:	4b02      	ldr	r3, [pc, #8]	; (80050b8 <HAL_GetTick+0x10>)
 80050ae:	681b      	ldr	r3, [r3, #0]
}
 80050b0:	4618      	mov	r0, r3
 80050b2:	46bd      	mov	sp, r7
 80050b4:	bc80      	pop	{r7}
 80050b6:	4770      	bx	lr
 80050b8:	200009ac 	.word	0x200009ac

080050bc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80050bc:	b580      	push	{r7, lr}
 80050be:	b084      	sub	sp, #16
 80050c0:	af00      	add	r7, sp, #0
 80050c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80050c4:	f7ff fff0 	bl	80050a8 <HAL_GetTick>
 80050c8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80050ce:	68fb      	ldr	r3, [r7, #12]
 80050d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80050d4:	d005      	beq.n	80050e2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80050d6:	4b0a      	ldr	r3, [pc, #40]	; (8005100 <HAL_Delay+0x44>)
 80050d8:	781b      	ldrb	r3, [r3, #0]
 80050da:	461a      	mov	r2, r3
 80050dc:	68fb      	ldr	r3, [r7, #12]
 80050de:	4413      	add	r3, r2
 80050e0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80050e2:	bf00      	nop
 80050e4:	f7ff ffe0 	bl	80050a8 <HAL_GetTick>
 80050e8:	4602      	mov	r2, r0
 80050ea:	68bb      	ldr	r3, [r7, #8]
 80050ec:	1ad3      	subs	r3, r2, r3
 80050ee:	68fa      	ldr	r2, [r7, #12]
 80050f0:	429a      	cmp	r2, r3
 80050f2:	d8f7      	bhi.n	80050e4 <HAL_Delay+0x28>
  {
  }
}
 80050f4:	bf00      	nop
 80050f6:	bf00      	nop
 80050f8:	3710      	adds	r7, #16
 80050fa:	46bd      	mov	sp, r7
 80050fc:	bd80      	pop	{r7, pc}
 80050fe:	bf00      	nop
 8005100:	20000198 	.word	0x20000198

08005104 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8005104:	b580      	push	{r7, lr}
 8005106:	b084      	sub	sp, #16
 8005108:	af00      	add	r7, sp, #0
 800510a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	2b00      	cmp	r3, #0
 8005110:	d101      	bne.n	8005116 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8005112:	2301      	movs	r3, #1
 8005114:	e0ed      	b.n	80052f2 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	f893 3020 	ldrb.w	r3, [r3, #32]
 800511c:	b2db      	uxtb	r3, r3
 800511e:	2b00      	cmp	r3, #0
 8005120:	d102      	bne.n	8005128 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8005122:	6878      	ldr	r0, [r7, #4]
 8005124:	f7ff fd66 	bl	8004bf4 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	681b      	ldr	r3, [r3, #0]
 800512c:	681a      	ldr	r2, [r3, #0]
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	681b      	ldr	r3, [r3, #0]
 8005132:	f042 0201 	orr.w	r2, r2, #1
 8005136:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8005138:	f7ff ffb6 	bl	80050a8 <HAL_GetTick>
 800513c:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800513e:	e012      	b.n	8005166 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8005140:	f7ff ffb2 	bl	80050a8 <HAL_GetTick>
 8005144:	4602      	mov	r2, r0
 8005146:	68fb      	ldr	r3, [r7, #12]
 8005148:	1ad3      	subs	r3, r2, r3
 800514a:	2b0a      	cmp	r3, #10
 800514c:	d90b      	bls.n	8005166 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005152:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	2205      	movs	r2, #5
 800515e:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8005162:	2301      	movs	r3, #1
 8005164:	e0c5      	b.n	80052f2 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	681b      	ldr	r3, [r3, #0]
 800516a:	685b      	ldr	r3, [r3, #4]
 800516c:	f003 0301 	and.w	r3, r3, #1
 8005170:	2b00      	cmp	r3, #0
 8005172:	d0e5      	beq.n	8005140 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	681b      	ldr	r3, [r3, #0]
 8005178:	681a      	ldr	r2, [r3, #0]
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	681b      	ldr	r3, [r3, #0]
 800517e:	f022 0202 	bic.w	r2, r2, #2
 8005182:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8005184:	f7ff ff90 	bl	80050a8 <HAL_GetTick>
 8005188:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 800518a:	e012      	b.n	80051b2 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 800518c:	f7ff ff8c 	bl	80050a8 <HAL_GetTick>
 8005190:	4602      	mov	r2, r0
 8005192:	68fb      	ldr	r3, [r7, #12]
 8005194:	1ad3      	subs	r3, r2, r3
 8005196:	2b0a      	cmp	r3, #10
 8005198:	d90b      	bls.n	80051b2 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800519e:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	2205      	movs	r2, #5
 80051aa:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 80051ae:	2301      	movs	r3, #1
 80051b0:	e09f      	b.n	80052f2 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	681b      	ldr	r3, [r3, #0]
 80051b6:	685b      	ldr	r3, [r3, #4]
 80051b8:	f003 0302 	and.w	r3, r3, #2
 80051bc:	2b00      	cmp	r3, #0
 80051be:	d1e5      	bne.n	800518c <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	7e1b      	ldrb	r3, [r3, #24]
 80051c4:	2b01      	cmp	r3, #1
 80051c6:	d108      	bne.n	80051da <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	681b      	ldr	r3, [r3, #0]
 80051cc:	681a      	ldr	r2, [r3, #0]
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	681b      	ldr	r3, [r3, #0]
 80051d2:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80051d6:	601a      	str	r2, [r3, #0]
 80051d8:	e007      	b.n	80051ea <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	681b      	ldr	r3, [r3, #0]
 80051de:	681a      	ldr	r2, [r3, #0]
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	681b      	ldr	r3, [r3, #0]
 80051e4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80051e8:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	7e5b      	ldrb	r3, [r3, #25]
 80051ee:	2b01      	cmp	r3, #1
 80051f0:	d108      	bne.n	8005204 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	681b      	ldr	r3, [r3, #0]
 80051f6:	681a      	ldr	r2, [r3, #0]
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	681b      	ldr	r3, [r3, #0]
 80051fc:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005200:	601a      	str	r2, [r3, #0]
 8005202:	e007      	b.n	8005214 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	681b      	ldr	r3, [r3, #0]
 8005208:	681a      	ldr	r2, [r3, #0]
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	681b      	ldr	r3, [r3, #0]
 800520e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005212:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	7e9b      	ldrb	r3, [r3, #26]
 8005218:	2b01      	cmp	r3, #1
 800521a:	d108      	bne.n	800522e <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	681b      	ldr	r3, [r3, #0]
 8005220:	681a      	ldr	r2, [r3, #0]
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	681b      	ldr	r3, [r3, #0]
 8005226:	f042 0220 	orr.w	r2, r2, #32
 800522a:	601a      	str	r2, [r3, #0]
 800522c:	e007      	b.n	800523e <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	681b      	ldr	r3, [r3, #0]
 8005232:	681a      	ldr	r2, [r3, #0]
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	681b      	ldr	r3, [r3, #0]
 8005238:	f022 0220 	bic.w	r2, r2, #32
 800523c:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	7edb      	ldrb	r3, [r3, #27]
 8005242:	2b01      	cmp	r3, #1
 8005244:	d108      	bne.n	8005258 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	681b      	ldr	r3, [r3, #0]
 800524a:	681a      	ldr	r2, [r3, #0]
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	681b      	ldr	r3, [r3, #0]
 8005250:	f022 0210 	bic.w	r2, r2, #16
 8005254:	601a      	str	r2, [r3, #0]
 8005256:	e007      	b.n	8005268 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	681b      	ldr	r3, [r3, #0]
 800525c:	681a      	ldr	r2, [r3, #0]
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	681b      	ldr	r3, [r3, #0]
 8005262:	f042 0210 	orr.w	r2, r2, #16
 8005266:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	7f1b      	ldrb	r3, [r3, #28]
 800526c:	2b01      	cmp	r3, #1
 800526e:	d108      	bne.n	8005282 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	681b      	ldr	r3, [r3, #0]
 8005274:	681a      	ldr	r2, [r3, #0]
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	681b      	ldr	r3, [r3, #0]
 800527a:	f042 0208 	orr.w	r2, r2, #8
 800527e:	601a      	str	r2, [r3, #0]
 8005280:	e007      	b.n	8005292 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	681b      	ldr	r3, [r3, #0]
 8005286:	681a      	ldr	r2, [r3, #0]
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	681b      	ldr	r3, [r3, #0]
 800528c:	f022 0208 	bic.w	r2, r2, #8
 8005290:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	7f5b      	ldrb	r3, [r3, #29]
 8005296:	2b01      	cmp	r3, #1
 8005298:	d108      	bne.n	80052ac <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	681b      	ldr	r3, [r3, #0]
 800529e:	681a      	ldr	r2, [r3, #0]
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	681b      	ldr	r3, [r3, #0]
 80052a4:	f042 0204 	orr.w	r2, r2, #4
 80052a8:	601a      	str	r2, [r3, #0]
 80052aa:	e007      	b.n	80052bc <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	681b      	ldr	r3, [r3, #0]
 80052b0:	681a      	ldr	r2, [r3, #0]
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	681b      	ldr	r3, [r3, #0]
 80052b6:	f022 0204 	bic.w	r2, r2, #4
 80052ba:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	689a      	ldr	r2, [r3, #8]
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	68db      	ldr	r3, [r3, #12]
 80052c4:	431a      	orrs	r2, r3
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	691b      	ldr	r3, [r3, #16]
 80052ca:	431a      	orrs	r2, r3
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	695b      	ldr	r3, [r3, #20]
 80052d0:	ea42 0103 	orr.w	r1, r2, r3
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	685b      	ldr	r3, [r3, #4]
 80052d8:	1e5a      	subs	r2, r3, #1
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	681b      	ldr	r3, [r3, #0]
 80052de:	430a      	orrs	r2, r1
 80052e0:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	2200      	movs	r2, #0
 80052e6:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	2201      	movs	r2, #1
 80052ec:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 80052f0:	2300      	movs	r3, #0
}
 80052f2:	4618      	mov	r0, r3
 80052f4:	3710      	adds	r7, #16
 80052f6:	46bd      	mov	sp, r7
 80052f8:	bd80      	pop	{r7, pc}

080052fa <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, CAN_FilterTypeDef *sFilterConfig)
{
 80052fa:	b480      	push	{r7}
 80052fc:	b087      	sub	sp, #28
 80052fe:	af00      	add	r7, sp, #0
 8005300:	6078      	str	r0, [r7, #4]
 8005302:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	681b      	ldr	r3, [r3, #0]
 8005308:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005310:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 8005312:	7cfb      	ldrb	r3, [r7, #19]
 8005314:	2b01      	cmp	r3, #1
 8005316:	d003      	beq.n	8005320 <HAL_CAN_ConfigFilter+0x26>
 8005318:	7cfb      	ldrb	r3, [r7, #19]
 800531a:	2b02      	cmp	r3, #2
 800531c:	f040 80aa 	bne.w	8005474 <HAL_CAN_ConfigFilter+0x17a>
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8005320:	697b      	ldr	r3, [r7, #20]
 8005322:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8005326:	f043 0201 	orr.w	r2, r3, #1
 800532a:	697b      	ldr	r3, [r7, #20]
 800532c:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);

#endif
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8005330:	683b      	ldr	r3, [r7, #0]
 8005332:	695b      	ldr	r3, [r3, #20]
 8005334:	f003 031f 	and.w	r3, r3, #31
 8005338:	2201      	movs	r2, #1
 800533a:	fa02 f303 	lsl.w	r3, r2, r3
 800533e:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8005340:	697b      	ldr	r3, [r7, #20]
 8005342:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8005346:	68fb      	ldr	r3, [r7, #12]
 8005348:	43db      	mvns	r3, r3
 800534a:	401a      	ands	r2, r3
 800534c:	697b      	ldr	r3, [r7, #20]
 800534e:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8005352:	683b      	ldr	r3, [r7, #0]
 8005354:	69db      	ldr	r3, [r3, #28]
 8005356:	2b00      	cmp	r3, #0
 8005358:	d123      	bne.n	80053a2 <HAL_CAN_ConfigFilter+0xa8>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 800535a:	697b      	ldr	r3, [r7, #20]
 800535c:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8005360:	68fb      	ldr	r3, [r7, #12]
 8005362:	43db      	mvns	r3, r3
 8005364:	401a      	ands	r2, r3
 8005366:	697b      	ldr	r3, [r7, #20]
 8005368:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 800536c:	683b      	ldr	r3, [r7, #0]
 800536e:	68db      	ldr	r3, [r3, #12]
 8005370:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8005372:	683b      	ldr	r3, [r7, #0]
 8005374:	685b      	ldr	r3, [r3, #4]
 8005376:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8005378:	683a      	ldr	r2, [r7, #0]
 800537a:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 800537c:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800537e:	697b      	ldr	r3, [r7, #20]
 8005380:	3248      	adds	r2, #72	; 0x48
 8005382:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8005386:	683b      	ldr	r3, [r7, #0]
 8005388:	689b      	ldr	r3, [r3, #8]
 800538a:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 800538c:	683b      	ldr	r3, [r7, #0]
 800538e:	681b      	ldr	r3, [r3, #0]
 8005390:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8005392:	683b      	ldr	r3, [r7, #0]
 8005394:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8005396:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8005398:	6979      	ldr	r1, [r7, #20]
 800539a:	3348      	adds	r3, #72	; 0x48
 800539c:	00db      	lsls	r3, r3, #3
 800539e:	440b      	add	r3, r1
 80053a0:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 80053a2:	683b      	ldr	r3, [r7, #0]
 80053a4:	69db      	ldr	r3, [r3, #28]
 80053a6:	2b01      	cmp	r3, #1
 80053a8:	d122      	bne.n	80053f0 <HAL_CAN_ConfigFilter+0xf6>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 80053aa:	697b      	ldr	r3, [r7, #20]
 80053ac:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 80053b0:	68fb      	ldr	r3, [r7, #12]
 80053b2:	431a      	orrs	r2, r3
 80053b4:	697b      	ldr	r3, [r7, #20]
 80053b6:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 80053ba:	683b      	ldr	r3, [r7, #0]
 80053bc:	681b      	ldr	r3, [r3, #0]
 80053be:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 80053c0:	683b      	ldr	r3, [r7, #0]
 80053c2:	685b      	ldr	r3, [r3, #4]
 80053c4:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80053c6:	683a      	ldr	r2, [r7, #0]
 80053c8:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 80053ca:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80053cc:	697b      	ldr	r3, [r7, #20]
 80053ce:	3248      	adds	r2, #72	; 0x48
 80053d0:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80053d4:	683b      	ldr	r3, [r7, #0]
 80053d6:	689b      	ldr	r3, [r3, #8]
 80053d8:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 80053da:	683b      	ldr	r3, [r7, #0]
 80053dc:	68db      	ldr	r3, [r3, #12]
 80053de:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80053e0:	683b      	ldr	r3, [r7, #0]
 80053e2:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80053e4:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80053e6:	6979      	ldr	r1, [r7, #20]
 80053e8:	3348      	adds	r3, #72	; 0x48
 80053ea:	00db      	lsls	r3, r3, #3
 80053ec:	440b      	add	r3, r1
 80053ee:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 80053f0:	683b      	ldr	r3, [r7, #0]
 80053f2:	699b      	ldr	r3, [r3, #24]
 80053f4:	2b00      	cmp	r3, #0
 80053f6:	d109      	bne.n	800540c <HAL_CAN_ConfigFilter+0x112>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 80053f8:	697b      	ldr	r3, [r7, #20]
 80053fa:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80053fe:	68fb      	ldr	r3, [r7, #12]
 8005400:	43db      	mvns	r3, r3
 8005402:	401a      	ands	r2, r3
 8005404:	697b      	ldr	r3, [r7, #20]
 8005406:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 800540a:	e007      	b.n	800541c <HAL_CAN_ConfigFilter+0x122>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 800540c:	697b      	ldr	r3, [r7, #20]
 800540e:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8005412:	68fb      	ldr	r3, [r7, #12]
 8005414:	431a      	orrs	r2, r3
 8005416:	697b      	ldr	r3, [r7, #20]
 8005418:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 800541c:	683b      	ldr	r3, [r7, #0]
 800541e:	691b      	ldr	r3, [r3, #16]
 8005420:	2b00      	cmp	r3, #0
 8005422:	d109      	bne.n	8005438 <HAL_CAN_ConfigFilter+0x13e>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8005424:	697b      	ldr	r3, [r7, #20]
 8005426:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 800542a:	68fb      	ldr	r3, [r7, #12]
 800542c:	43db      	mvns	r3, r3
 800542e:	401a      	ands	r2, r3
 8005430:	697b      	ldr	r3, [r7, #20]
 8005432:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 8005436:	e007      	b.n	8005448 <HAL_CAN_ConfigFilter+0x14e>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8005438:	697b      	ldr	r3, [r7, #20]
 800543a:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 800543e:	68fb      	ldr	r3, [r7, #12]
 8005440:	431a      	orrs	r2, r3
 8005442:	697b      	ldr	r3, [r7, #20]
 8005444:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8005448:	683b      	ldr	r3, [r7, #0]
 800544a:	6a1b      	ldr	r3, [r3, #32]
 800544c:	2b01      	cmp	r3, #1
 800544e:	d107      	bne.n	8005460 <HAL_CAN_ConfigFilter+0x166>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8005450:	697b      	ldr	r3, [r7, #20]
 8005452:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8005456:	68fb      	ldr	r3, [r7, #12]
 8005458:	431a      	orrs	r2, r3
 800545a:	697b      	ldr	r3, [r7, #20]
 800545c:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8005460:	697b      	ldr	r3, [r7, #20]
 8005462:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8005466:	f023 0201 	bic.w	r2, r3, #1
 800546a:	697b      	ldr	r3, [r7, #20]
 800546c:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 8005470:	2300      	movs	r3, #0
 8005472:	e006      	b.n	8005482 <HAL_CAN_ConfigFilter+0x188>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005478:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8005480:	2301      	movs	r3, #1
  }
}
 8005482:	4618      	mov	r0, r3
 8005484:	371c      	adds	r7, #28
 8005486:	46bd      	mov	sp, r7
 8005488:	bc80      	pop	{r7}
 800548a:	4770      	bx	lr

0800548c <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 800548c:	b580      	push	{r7, lr}
 800548e:	b084      	sub	sp, #16
 8005490:	af00      	add	r7, sp, #0
 8005492:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	f893 3020 	ldrb.w	r3, [r3, #32]
 800549a:	b2db      	uxtb	r3, r3
 800549c:	2b01      	cmp	r3, #1
 800549e:	d12e      	bne.n	80054fe <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	2202      	movs	r2, #2
 80054a4:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	681b      	ldr	r3, [r3, #0]
 80054ac:	681a      	ldr	r2, [r3, #0]
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	681b      	ldr	r3, [r3, #0]
 80054b2:	f022 0201 	bic.w	r2, r2, #1
 80054b6:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 80054b8:	f7ff fdf6 	bl	80050a8 <HAL_GetTick>
 80054bc:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 80054be:	e012      	b.n	80054e6 <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80054c0:	f7ff fdf2 	bl	80050a8 <HAL_GetTick>
 80054c4:	4602      	mov	r2, r0
 80054c6:	68fb      	ldr	r3, [r7, #12]
 80054c8:	1ad3      	subs	r3, r2, r3
 80054ca:	2b0a      	cmp	r3, #10
 80054cc:	d90b      	bls.n	80054e6 <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80054d2:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	2205      	movs	r2, #5
 80054de:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 80054e2:	2301      	movs	r3, #1
 80054e4:	e012      	b.n	800550c <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	681b      	ldr	r3, [r3, #0]
 80054ea:	685b      	ldr	r3, [r3, #4]
 80054ec:	f003 0301 	and.w	r3, r3, #1
 80054f0:	2b00      	cmp	r3, #0
 80054f2:	d1e5      	bne.n	80054c0 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	2200      	movs	r2, #0
 80054f8:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 80054fa:	2300      	movs	r3, #0
 80054fc:	e006      	b.n	800550c <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005502:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 800550a:	2301      	movs	r3, #1
  }
}
 800550c:	4618      	mov	r0, r3
 800550e:	3710      	adds	r7, #16
 8005510:	46bd      	mov	sp, r7
 8005512:	bd80      	pop	{r7, pc}

08005514 <HAL_CAN_AddTxMessage>:
  *         the TxMailbox used to store the Tx message.
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, CAN_TxHeaderTypeDef *pHeader, uint8_t aData[], uint32_t *pTxMailbox)
{
 8005514:	b480      	push	{r7}
 8005516:	b089      	sub	sp, #36	; 0x24
 8005518:	af00      	add	r7, sp, #0
 800551a:	60f8      	str	r0, [r7, #12]
 800551c:	60b9      	str	r1, [r7, #8]
 800551e:	607a      	str	r2, [r7, #4]
 8005520:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 8005522:	68fb      	ldr	r3, [r7, #12]
 8005524:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005528:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 800552a:	68fb      	ldr	r3, [r7, #12]
 800552c:	681b      	ldr	r3, [r3, #0]
 800552e:	689b      	ldr	r3, [r3, #8]
 8005530:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 8005532:	7ffb      	ldrb	r3, [r7, #31]
 8005534:	2b01      	cmp	r3, #1
 8005536:	d003      	beq.n	8005540 <HAL_CAN_AddTxMessage+0x2c>
 8005538:	7ffb      	ldrb	r3, [r7, #31]
 800553a:	2b02      	cmp	r3, #2
 800553c:	f040 80b8 	bne.w	80056b0 <HAL_CAN_AddTxMessage+0x19c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8005540:	69bb      	ldr	r3, [r7, #24]
 8005542:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8005546:	2b00      	cmp	r3, #0
 8005548:	d10a      	bne.n	8005560 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 800554a:	69bb      	ldr	r3, [r7, #24]
 800554c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8005550:	2b00      	cmp	r3, #0
 8005552:	d105      	bne.n	8005560 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 8005554:	69bb      	ldr	r3, [r7, #24]
 8005556:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 800555a:	2b00      	cmp	r3, #0
 800555c:	f000 80a0 	beq.w	80056a0 <HAL_CAN_AddTxMessage+0x18c>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8005560:	69bb      	ldr	r3, [r7, #24]
 8005562:	0e1b      	lsrs	r3, r3, #24
 8005564:	f003 0303 	and.w	r3, r3, #3
 8005568:	617b      	str	r3, [r7, #20]

      /* Check transmit mailbox value */
      if (transmitmailbox > 2U)
 800556a:	697b      	ldr	r3, [r7, #20]
 800556c:	2b02      	cmp	r3, #2
 800556e:	d907      	bls.n	8005580 <HAL_CAN_AddTxMessage+0x6c>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_INTERNAL;
 8005570:	68fb      	ldr	r3, [r7, #12]
 8005572:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005574:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8005578:	68fb      	ldr	r3, [r7, #12]
 800557a:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 800557c:	2301      	movs	r3, #1
 800557e:	e09e      	b.n	80056be <HAL_CAN_AddTxMessage+0x1aa>
      }

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 8005580:	2201      	movs	r2, #1
 8005582:	697b      	ldr	r3, [r7, #20]
 8005584:	409a      	lsls	r2, r3
 8005586:	683b      	ldr	r3, [r7, #0]
 8005588:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 800558a:	68bb      	ldr	r3, [r7, #8]
 800558c:	689b      	ldr	r3, [r3, #8]
 800558e:	2b00      	cmp	r3, #0
 8005590:	d10d      	bne.n	80055ae <HAL_CAN_AddTxMessage+0x9a>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8005592:	68bb      	ldr	r3, [r7, #8]
 8005594:	681b      	ldr	r3, [r3, #0]
 8005596:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 8005598:	68bb      	ldr	r3, [r7, #8]
 800559a:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 800559c:	68f9      	ldr	r1, [r7, #12]
 800559e:	6809      	ldr	r1, [r1, #0]
 80055a0:	431a      	orrs	r2, r3
 80055a2:	697b      	ldr	r3, [r7, #20]
 80055a4:	3318      	adds	r3, #24
 80055a6:	011b      	lsls	r3, r3, #4
 80055a8:	440b      	add	r3, r1
 80055aa:	601a      	str	r2, [r3, #0]
 80055ac:	e00f      	b.n	80055ce <HAL_CAN_AddTxMessage+0xba>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80055ae:	68bb      	ldr	r3, [r7, #8]
 80055b0:	685b      	ldr	r3, [r3, #4]
 80055b2:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 80055b4:	68bb      	ldr	r3, [r7, #8]
 80055b6:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80055b8:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 80055ba:	68bb      	ldr	r3, [r7, #8]
 80055bc:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80055be:	68f9      	ldr	r1, [r7, #12]
 80055c0:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 80055c2:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80055c4:	697b      	ldr	r3, [r7, #20]
 80055c6:	3318      	adds	r3, #24
 80055c8:	011b      	lsls	r3, r3, #4
 80055ca:	440b      	add	r3, r1
 80055cc:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 80055ce:	68fb      	ldr	r3, [r7, #12]
 80055d0:	6819      	ldr	r1, [r3, #0]
 80055d2:	68bb      	ldr	r3, [r7, #8]
 80055d4:	691a      	ldr	r2, [r3, #16]
 80055d6:	697b      	ldr	r3, [r7, #20]
 80055d8:	3318      	adds	r3, #24
 80055da:	011b      	lsls	r3, r3, #4
 80055dc:	440b      	add	r3, r1
 80055de:	3304      	adds	r3, #4
 80055e0:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 80055e2:	68bb      	ldr	r3, [r7, #8]
 80055e4:	7d1b      	ldrb	r3, [r3, #20]
 80055e6:	2b01      	cmp	r3, #1
 80055e8:	d111      	bne.n	800560e <HAL_CAN_AddTxMessage+0xfa>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 80055ea:	68fb      	ldr	r3, [r7, #12]
 80055ec:	681a      	ldr	r2, [r3, #0]
 80055ee:	697b      	ldr	r3, [r7, #20]
 80055f0:	3318      	adds	r3, #24
 80055f2:	011b      	lsls	r3, r3, #4
 80055f4:	4413      	add	r3, r2
 80055f6:	3304      	adds	r3, #4
 80055f8:	681b      	ldr	r3, [r3, #0]
 80055fa:	68fa      	ldr	r2, [r7, #12]
 80055fc:	6811      	ldr	r1, [r2, #0]
 80055fe:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8005602:	697b      	ldr	r3, [r7, #20]
 8005604:	3318      	adds	r3, #24
 8005606:	011b      	lsls	r3, r3, #4
 8005608:	440b      	add	r3, r1
 800560a:	3304      	adds	r3, #4
 800560c:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	3307      	adds	r3, #7
 8005612:	781b      	ldrb	r3, [r3, #0]
 8005614:	061a      	lsls	r2, r3, #24
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	3306      	adds	r3, #6
 800561a:	781b      	ldrb	r3, [r3, #0]
 800561c:	041b      	lsls	r3, r3, #16
 800561e:	431a      	orrs	r2, r3
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	3305      	adds	r3, #5
 8005624:	781b      	ldrb	r3, [r3, #0]
 8005626:	021b      	lsls	r3, r3, #8
 8005628:	4313      	orrs	r3, r2
 800562a:	687a      	ldr	r2, [r7, #4]
 800562c:	3204      	adds	r2, #4
 800562e:	7812      	ldrb	r2, [r2, #0]
 8005630:	4610      	mov	r0, r2
 8005632:	68fa      	ldr	r2, [r7, #12]
 8005634:	6811      	ldr	r1, [r2, #0]
 8005636:	ea43 0200 	orr.w	r2, r3, r0
 800563a:	697b      	ldr	r3, [r7, #20]
 800563c:	011b      	lsls	r3, r3, #4
 800563e:	440b      	add	r3, r1
 8005640:	f503 73c6 	add.w	r3, r3, #396	; 0x18c
 8005644:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	3303      	adds	r3, #3
 800564a:	781b      	ldrb	r3, [r3, #0]
 800564c:	061a      	lsls	r2, r3, #24
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	3302      	adds	r3, #2
 8005652:	781b      	ldrb	r3, [r3, #0]
 8005654:	041b      	lsls	r3, r3, #16
 8005656:	431a      	orrs	r2, r3
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	3301      	adds	r3, #1
 800565c:	781b      	ldrb	r3, [r3, #0]
 800565e:	021b      	lsls	r3, r3, #8
 8005660:	4313      	orrs	r3, r2
 8005662:	687a      	ldr	r2, [r7, #4]
 8005664:	7812      	ldrb	r2, [r2, #0]
 8005666:	4610      	mov	r0, r2
 8005668:	68fa      	ldr	r2, [r7, #12]
 800566a:	6811      	ldr	r1, [r2, #0]
 800566c:	ea43 0200 	orr.w	r2, r3, r0
 8005670:	697b      	ldr	r3, [r7, #20]
 8005672:	011b      	lsls	r3, r3, #4
 8005674:	440b      	add	r3, r1
 8005676:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 800567a:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 800567c:	68fb      	ldr	r3, [r7, #12]
 800567e:	681a      	ldr	r2, [r3, #0]
 8005680:	697b      	ldr	r3, [r7, #20]
 8005682:	3318      	adds	r3, #24
 8005684:	011b      	lsls	r3, r3, #4
 8005686:	4413      	add	r3, r2
 8005688:	681b      	ldr	r3, [r3, #0]
 800568a:	68fa      	ldr	r2, [r7, #12]
 800568c:	6811      	ldr	r1, [r2, #0]
 800568e:	f043 0201 	orr.w	r2, r3, #1
 8005692:	697b      	ldr	r3, [r7, #20]
 8005694:	3318      	adds	r3, #24
 8005696:	011b      	lsls	r3, r3, #4
 8005698:	440b      	add	r3, r1
 800569a:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 800569c:	2300      	movs	r3, #0
 800569e:	e00e      	b.n	80056be <HAL_CAN_AddTxMessage+0x1aa>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80056a0:	68fb      	ldr	r3, [r7, #12]
 80056a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80056a4:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 80056a8:	68fb      	ldr	r3, [r7, #12]
 80056aa:	625a      	str	r2, [r3, #36]	; 0x24

      return HAL_ERROR;
 80056ac:	2301      	movs	r3, #1
 80056ae:	e006      	b.n	80056be <HAL_CAN_AddTxMessage+0x1aa>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80056b0:	68fb      	ldr	r3, [r7, #12]
 80056b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80056b4:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 80056b8:	68fb      	ldr	r3, [r7, #12]
 80056ba:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80056bc:	2301      	movs	r3, #1
  }
}
 80056be:	4618      	mov	r0, r3
 80056c0:	3724      	adds	r7, #36	; 0x24
 80056c2:	46bd      	mov	sp, r7
 80056c4:	bc80      	pop	{r7}
 80056c6:	4770      	bx	lr

080056c8 <HAL_CAN_GetRxMessage>:
  *         of the Rx frame will be stored.
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo, CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 80056c8:	b480      	push	{r7}
 80056ca:	b087      	sub	sp, #28
 80056cc:	af00      	add	r7, sp, #0
 80056ce:	60f8      	str	r0, [r7, #12]
 80056d0:	60b9      	str	r1, [r7, #8]
 80056d2:	607a      	str	r2, [r7, #4]
 80056d4:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 80056d6:	68fb      	ldr	r3, [r7, #12]
 80056d8:	f893 3020 	ldrb.w	r3, [r3, #32]
 80056dc:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 80056de:	7dfb      	ldrb	r3, [r7, #23]
 80056e0:	2b01      	cmp	r3, #1
 80056e2:	d003      	beq.n	80056ec <HAL_CAN_GetRxMessage+0x24>
 80056e4:	7dfb      	ldrb	r3, [r7, #23]
 80056e6:	2b02      	cmp	r3, #2
 80056e8:	f040 80f3 	bne.w	80058d2 <HAL_CAN_GetRxMessage+0x20a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 80056ec:	68bb      	ldr	r3, [r7, #8]
 80056ee:	2b00      	cmp	r3, #0
 80056f0:	d10e      	bne.n	8005710 <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 80056f2:	68fb      	ldr	r3, [r7, #12]
 80056f4:	681b      	ldr	r3, [r3, #0]
 80056f6:	68db      	ldr	r3, [r3, #12]
 80056f8:	f003 0303 	and.w	r3, r3, #3
 80056fc:	2b00      	cmp	r3, #0
 80056fe:	d116      	bne.n	800572e <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8005700:	68fb      	ldr	r3, [r7, #12]
 8005702:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005704:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8005708:	68fb      	ldr	r3, [r7, #12]
 800570a:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 800570c:	2301      	movs	r3, #1
 800570e:	e0e7      	b.n	80058e0 <HAL_CAN_GetRxMessage+0x218>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8005710:	68fb      	ldr	r3, [r7, #12]
 8005712:	681b      	ldr	r3, [r3, #0]
 8005714:	691b      	ldr	r3, [r3, #16]
 8005716:	f003 0303 	and.w	r3, r3, #3
 800571a:	2b00      	cmp	r3, #0
 800571c:	d107      	bne.n	800572e <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 800571e:	68fb      	ldr	r3, [r7, #12]
 8005720:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005722:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8005726:	68fb      	ldr	r3, [r7, #12]
 8005728:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 800572a:	2301      	movs	r3, #1
 800572c:	e0d8      	b.n	80058e0 <HAL_CAN_GetRxMessage+0x218>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 800572e:	68fb      	ldr	r3, [r7, #12]
 8005730:	681a      	ldr	r2, [r3, #0]
 8005732:	68bb      	ldr	r3, [r7, #8]
 8005734:	331b      	adds	r3, #27
 8005736:	011b      	lsls	r3, r3, #4
 8005738:	4413      	add	r3, r2
 800573a:	681b      	ldr	r3, [r3, #0]
 800573c:	f003 0204 	and.w	r2, r3, #4
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	689b      	ldr	r3, [r3, #8]
 8005748:	2b00      	cmp	r3, #0
 800574a:	d10c      	bne.n	8005766 <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 800574c:	68fb      	ldr	r3, [r7, #12]
 800574e:	681a      	ldr	r2, [r3, #0]
 8005750:	68bb      	ldr	r3, [r7, #8]
 8005752:	331b      	adds	r3, #27
 8005754:	011b      	lsls	r3, r3, #4
 8005756:	4413      	add	r3, r2
 8005758:	681b      	ldr	r3, [r3, #0]
 800575a:	0d5b      	lsrs	r3, r3, #21
 800575c:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	601a      	str	r2, [r3, #0]
 8005764:	e00b      	b.n	800577e <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8005766:	68fb      	ldr	r3, [r7, #12]
 8005768:	681a      	ldr	r2, [r3, #0]
 800576a:	68bb      	ldr	r3, [r7, #8]
 800576c:	331b      	adds	r3, #27
 800576e:	011b      	lsls	r3, r3, #4
 8005770:	4413      	add	r3, r2
 8005772:	681b      	ldr	r3, [r3, #0]
 8005774:	08db      	lsrs	r3, r3, #3
 8005776:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 800577e:	68fb      	ldr	r3, [r7, #12]
 8005780:	681a      	ldr	r2, [r3, #0]
 8005782:	68bb      	ldr	r3, [r7, #8]
 8005784:	331b      	adds	r3, #27
 8005786:	011b      	lsls	r3, r3, #4
 8005788:	4413      	add	r3, r2
 800578a:	681b      	ldr	r3, [r3, #0]
 800578c:	f003 0202 	and.w	r2, r3, #2
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	60da      	str	r2, [r3, #12]
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8005794:	68fb      	ldr	r3, [r7, #12]
 8005796:	681a      	ldr	r2, [r3, #0]
 8005798:	68bb      	ldr	r3, [r7, #8]
 800579a:	331b      	adds	r3, #27
 800579c:	011b      	lsls	r3, r3, #4
 800579e:	4413      	add	r3, r2
 80057a0:	3304      	adds	r3, #4
 80057a2:	681b      	ldr	r3, [r3, #0]
 80057a4:	f003 020f 	and.w	r2, r3, #15
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	611a      	str	r2, [r3, #16]
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 80057ac:	68fb      	ldr	r3, [r7, #12]
 80057ae:	681a      	ldr	r2, [r3, #0]
 80057b0:	68bb      	ldr	r3, [r7, #8]
 80057b2:	331b      	adds	r3, #27
 80057b4:	011b      	lsls	r3, r3, #4
 80057b6:	4413      	add	r3, r2
 80057b8:	3304      	adds	r3, #4
 80057ba:	681b      	ldr	r3, [r3, #0]
 80057bc:	0a1b      	lsrs	r3, r3, #8
 80057be:	b2da      	uxtb	r2, r3
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 80057c4:	68fb      	ldr	r3, [r7, #12]
 80057c6:	681a      	ldr	r2, [r3, #0]
 80057c8:	68bb      	ldr	r3, [r7, #8]
 80057ca:	331b      	adds	r3, #27
 80057cc:	011b      	lsls	r3, r3, #4
 80057ce:	4413      	add	r3, r2
 80057d0:	3304      	adds	r3, #4
 80057d2:	681b      	ldr	r3, [r3, #0]
 80057d4:	0c1b      	lsrs	r3, r3, #16
 80057d6:	b29a      	uxth	r2, r3
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 80057dc:	68fb      	ldr	r3, [r7, #12]
 80057de:	681a      	ldr	r2, [r3, #0]
 80057e0:	68bb      	ldr	r3, [r7, #8]
 80057e2:	011b      	lsls	r3, r3, #4
 80057e4:	4413      	add	r3, r2
 80057e6:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 80057ea:	681b      	ldr	r3, [r3, #0]
 80057ec:	b2da      	uxtb	r2, r3
 80057ee:	683b      	ldr	r3, [r7, #0]
 80057f0:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 80057f2:	68fb      	ldr	r3, [r7, #12]
 80057f4:	681a      	ldr	r2, [r3, #0]
 80057f6:	68bb      	ldr	r3, [r7, #8]
 80057f8:	011b      	lsls	r3, r3, #4
 80057fa:	4413      	add	r3, r2
 80057fc:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8005800:	681b      	ldr	r3, [r3, #0]
 8005802:	0a1a      	lsrs	r2, r3, #8
 8005804:	683b      	ldr	r3, [r7, #0]
 8005806:	3301      	adds	r3, #1
 8005808:	b2d2      	uxtb	r2, r2
 800580a:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 800580c:	68fb      	ldr	r3, [r7, #12]
 800580e:	681a      	ldr	r2, [r3, #0]
 8005810:	68bb      	ldr	r3, [r7, #8]
 8005812:	011b      	lsls	r3, r3, #4
 8005814:	4413      	add	r3, r2
 8005816:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 800581a:	681b      	ldr	r3, [r3, #0]
 800581c:	0c1a      	lsrs	r2, r3, #16
 800581e:	683b      	ldr	r3, [r7, #0]
 8005820:	3302      	adds	r3, #2
 8005822:	b2d2      	uxtb	r2, r2
 8005824:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8005826:	68fb      	ldr	r3, [r7, #12]
 8005828:	681a      	ldr	r2, [r3, #0]
 800582a:	68bb      	ldr	r3, [r7, #8]
 800582c:	011b      	lsls	r3, r3, #4
 800582e:	4413      	add	r3, r2
 8005830:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8005834:	681b      	ldr	r3, [r3, #0]
 8005836:	0e1a      	lsrs	r2, r3, #24
 8005838:	683b      	ldr	r3, [r7, #0]
 800583a:	3303      	adds	r3, #3
 800583c:	b2d2      	uxtb	r2, r2
 800583e:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 8005840:	68fb      	ldr	r3, [r7, #12]
 8005842:	681a      	ldr	r2, [r3, #0]
 8005844:	68bb      	ldr	r3, [r7, #8]
 8005846:	011b      	lsls	r3, r3, #4
 8005848:	4413      	add	r3, r2
 800584a:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 800584e:	681a      	ldr	r2, [r3, #0]
 8005850:	683b      	ldr	r3, [r7, #0]
 8005852:	3304      	adds	r3, #4
 8005854:	b2d2      	uxtb	r2, r2
 8005856:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 8005858:	68fb      	ldr	r3, [r7, #12]
 800585a:	681a      	ldr	r2, [r3, #0]
 800585c:	68bb      	ldr	r3, [r7, #8]
 800585e:	011b      	lsls	r3, r3, #4
 8005860:	4413      	add	r3, r2
 8005862:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8005866:	681b      	ldr	r3, [r3, #0]
 8005868:	0a1a      	lsrs	r2, r3, #8
 800586a:	683b      	ldr	r3, [r7, #0]
 800586c:	3305      	adds	r3, #5
 800586e:	b2d2      	uxtb	r2, r2
 8005870:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 8005872:	68fb      	ldr	r3, [r7, #12]
 8005874:	681a      	ldr	r2, [r3, #0]
 8005876:	68bb      	ldr	r3, [r7, #8]
 8005878:	011b      	lsls	r3, r3, #4
 800587a:	4413      	add	r3, r2
 800587c:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8005880:	681b      	ldr	r3, [r3, #0]
 8005882:	0c1a      	lsrs	r2, r3, #16
 8005884:	683b      	ldr	r3, [r7, #0]
 8005886:	3306      	adds	r3, #6
 8005888:	b2d2      	uxtb	r2, r2
 800588a:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 800588c:	68fb      	ldr	r3, [r7, #12]
 800588e:	681a      	ldr	r2, [r3, #0]
 8005890:	68bb      	ldr	r3, [r7, #8]
 8005892:	011b      	lsls	r3, r3, #4
 8005894:	4413      	add	r3, r2
 8005896:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 800589a:	681b      	ldr	r3, [r3, #0]
 800589c:	0e1a      	lsrs	r2, r3, #24
 800589e:	683b      	ldr	r3, [r7, #0]
 80058a0:	3307      	adds	r3, #7
 80058a2:	b2d2      	uxtb	r2, r2
 80058a4:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 80058a6:	68bb      	ldr	r3, [r7, #8]
 80058a8:	2b00      	cmp	r3, #0
 80058aa:	d108      	bne.n	80058be <HAL_CAN_GetRxMessage+0x1f6>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 80058ac:	68fb      	ldr	r3, [r7, #12]
 80058ae:	681b      	ldr	r3, [r3, #0]
 80058b0:	68da      	ldr	r2, [r3, #12]
 80058b2:	68fb      	ldr	r3, [r7, #12]
 80058b4:	681b      	ldr	r3, [r3, #0]
 80058b6:	f042 0220 	orr.w	r2, r2, #32
 80058ba:	60da      	str	r2, [r3, #12]
 80058bc:	e007      	b.n	80058ce <HAL_CAN_GetRxMessage+0x206>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 80058be:	68fb      	ldr	r3, [r7, #12]
 80058c0:	681b      	ldr	r3, [r3, #0]
 80058c2:	691a      	ldr	r2, [r3, #16]
 80058c4:	68fb      	ldr	r3, [r7, #12]
 80058c6:	681b      	ldr	r3, [r3, #0]
 80058c8:	f042 0220 	orr.w	r2, r2, #32
 80058cc:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 80058ce:	2300      	movs	r3, #0
 80058d0:	e006      	b.n	80058e0 <HAL_CAN_GetRxMessage+0x218>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80058d2:	68fb      	ldr	r3, [r7, #12]
 80058d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80058d6:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 80058da:	68fb      	ldr	r3, [r7, #12]
 80058dc:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80058de:	2301      	movs	r3, #1
  }
}
 80058e0:	4618      	mov	r0, r3
 80058e2:	371c      	adds	r7, #28
 80058e4:	46bd      	mov	sp, r7
 80058e6:	bc80      	pop	{r7}
 80058e8:	4770      	bx	lr

080058ea <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 80058ea:	b480      	push	{r7}
 80058ec:	b085      	sub	sp, #20
 80058ee:	af00      	add	r7, sp, #0
 80058f0:	6078      	str	r0, [r7, #4]
 80058f2:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	f893 3020 	ldrb.w	r3, [r3, #32]
 80058fa:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 80058fc:	7bfb      	ldrb	r3, [r7, #15]
 80058fe:	2b01      	cmp	r3, #1
 8005900:	d002      	beq.n	8005908 <HAL_CAN_ActivateNotification+0x1e>
 8005902:	7bfb      	ldrb	r3, [r7, #15]
 8005904:	2b02      	cmp	r3, #2
 8005906:	d109      	bne.n	800591c <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	681b      	ldr	r3, [r3, #0]
 800590c:	6959      	ldr	r1, [r3, #20]
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	681b      	ldr	r3, [r3, #0]
 8005912:	683a      	ldr	r2, [r7, #0]
 8005914:	430a      	orrs	r2, r1
 8005916:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 8005918:	2300      	movs	r3, #0
 800591a:	e006      	b.n	800592a <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005920:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8005928:	2301      	movs	r3, #1
  }
}
 800592a:	4618      	mov	r0, r3
 800592c:	3714      	adds	r7, #20
 800592e:	46bd      	mov	sp, r7
 8005930:	bc80      	pop	{r7}
 8005932:	4770      	bx	lr

08005934 <HAL_CAN_DeactivateNotification>:
  * @param  InactiveITs indicates which interrupts will be disabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_DeactivateNotification(CAN_HandleTypeDef *hcan, uint32_t InactiveITs)
{
 8005934:	b480      	push	{r7}
 8005936:	b085      	sub	sp, #20
 8005938:	af00      	add	r7, sp, #0
 800593a:	6078      	str	r0, [r7, #4]
 800593c:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005944:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(InactiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8005946:	7bfb      	ldrb	r3, [r7, #15]
 8005948:	2b01      	cmp	r3, #1
 800594a:	d002      	beq.n	8005952 <HAL_CAN_DeactivateNotification+0x1e>
 800594c:	7bfb      	ldrb	r3, [r7, #15]
 800594e:	2b02      	cmp	r3, #2
 8005950:	d10a      	bne.n	8005968 <HAL_CAN_DeactivateNotification+0x34>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Disable the selected interrupts */
    __HAL_CAN_DISABLE_IT(hcan, InactiveITs);
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	681b      	ldr	r3, [r3, #0]
 8005956:	6959      	ldr	r1, [r3, #20]
 8005958:	683b      	ldr	r3, [r7, #0]
 800595a:	43da      	mvns	r2, r3
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	681b      	ldr	r3, [r3, #0]
 8005960:	400a      	ands	r2, r1
 8005962:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 8005964:	2300      	movs	r3, #0
 8005966:	e006      	b.n	8005976 <HAL_CAN_DeactivateNotification+0x42>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800596c:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8005974:	2301      	movs	r3, #1
  }
}
 8005976:	4618      	mov	r0, r3
 8005978:	3714      	adds	r7, #20
 800597a:	46bd      	mov	sp, r7
 800597c:	bc80      	pop	{r7}
 800597e:	4770      	bx	lr

08005980 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 8005980:	b580      	push	{r7, lr}
 8005982:	b08a      	sub	sp, #40	; 0x28
 8005984:	af00      	add	r7, sp, #0
 8005986:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8005988:	2300      	movs	r3, #0
 800598a:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	681b      	ldr	r3, [r3, #0]
 8005990:	695b      	ldr	r3, [r3, #20]
 8005992:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	681b      	ldr	r3, [r3, #0]
 8005998:	685b      	ldr	r3, [r3, #4]
 800599a:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	681b      	ldr	r3, [r3, #0]
 80059a0:	689b      	ldr	r3, [r3, #8]
 80059a2:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	681b      	ldr	r3, [r3, #0]
 80059a8:	68db      	ldr	r3, [r3, #12]
 80059aa:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	681b      	ldr	r3, [r3, #0]
 80059b0:	691b      	ldr	r3, [r3, #16]
 80059b2:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	681b      	ldr	r3, [r3, #0]
 80059b8:	699b      	ldr	r3, [r3, #24]
 80059ba:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 80059bc:	6a3b      	ldr	r3, [r7, #32]
 80059be:	f003 0301 	and.w	r3, r3, #1
 80059c2:	2b00      	cmp	r3, #0
 80059c4:	d07c      	beq.n	8005ac0 <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 80059c6:	69bb      	ldr	r3, [r7, #24]
 80059c8:	f003 0301 	and.w	r3, r3, #1
 80059cc:	2b00      	cmp	r3, #0
 80059ce:	d023      	beq.n	8005a18 <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	681b      	ldr	r3, [r3, #0]
 80059d4:	2201      	movs	r2, #1
 80059d6:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 80059d8:	69bb      	ldr	r3, [r7, #24]
 80059da:	f003 0302 	and.w	r3, r3, #2
 80059de:	2b00      	cmp	r3, #0
 80059e0:	d003      	beq.n	80059ea <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 80059e2:	6878      	ldr	r0, [r7, #4]
 80059e4:	f7fa fd1c 	bl	8000420 <HAL_CAN_TxMailbox0CompleteCallback>
 80059e8:	e016      	b.n	8005a18 <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 80059ea:	69bb      	ldr	r3, [r7, #24]
 80059ec:	f003 0304 	and.w	r3, r3, #4
 80059f0:	2b00      	cmp	r3, #0
 80059f2:	d004      	beq.n	80059fe <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 80059f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80059f6:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80059fa:	627b      	str	r3, [r7, #36]	; 0x24
 80059fc:	e00c      	b.n	8005a18 <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 80059fe:	69bb      	ldr	r3, [r7, #24]
 8005a00:	f003 0308 	and.w	r3, r3, #8
 8005a04:	2b00      	cmp	r3, #0
 8005a06:	d004      	beq.n	8005a12 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8005a08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a0a:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8005a0e:	627b      	str	r3, [r7, #36]	; 0x24
 8005a10:	e002      	b.n	8005a18 <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8005a12:	6878      	ldr	r0, [r7, #4]
 8005a14:	f000 f96b 	bl	8005cee <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8005a18:	69bb      	ldr	r3, [r7, #24]
 8005a1a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005a1e:	2b00      	cmp	r3, #0
 8005a20:	d024      	beq.n	8005a6c <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	681b      	ldr	r3, [r3, #0]
 8005a26:	f44f 7280 	mov.w	r2, #256	; 0x100
 8005a2a:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8005a2c:	69bb      	ldr	r3, [r7, #24]
 8005a2e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005a32:	2b00      	cmp	r3, #0
 8005a34:	d003      	beq.n	8005a3e <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8005a36:	6878      	ldr	r0, [r7, #4]
 8005a38:	f7fa fd04 	bl	8000444 <HAL_CAN_TxMailbox1CompleteCallback>
 8005a3c:	e016      	b.n	8005a6c <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8005a3e:	69bb      	ldr	r3, [r7, #24]
 8005a40:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005a44:	2b00      	cmp	r3, #0
 8005a46:	d004      	beq.n	8005a52 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8005a48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a4a:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8005a4e:	627b      	str	r3, [r7, #36]	; 0x24
 8005a50:	e00c      	b.n	8005a6c <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8005a52:	69bb      	ldr	r3, [r7, #24]
 8005a54:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005a58:	2b00      	cmp	r3, #0
 8005a5a:	d004      	beq.n	8005a66 <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8005a5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a5e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005a62:	627b      	str	r3, [r7, #36]	; 0x24
 8005a64:	e002      	b.n	8005a6c <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8005a66:	6878      	ldr	r0, [r7, #4]
 8005a68:	f000 f94a 	bl	8005d00 <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8005a6c:	69bb      	ldr	r3, [r7, #24]
 8005a6e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005a72:	2b00      	cmp	r3, #0
 8005a74:	d024      	beq.n	8005ac0 <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	681b      	ldr	r3, [r3, #0]
 8005a7a:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8005a7e:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8005a80:	69bb      	ldr	r3, [r7, #24]
 8005a82:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005a86:	2b00      	cmp	r3, #0
 8005a88:	d003      	beq.n	8005a92 <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8005a8a:	6878      	ldr	r0, [r7, #4]
 8005a8c:	f7fa fcec 	bl	8000468 <HAL_CAN_TxMailbox2CompleteCallback>
 8005a90:	e016      	b.n	8005ac0 <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8005a92:	69bb      	ldr	r3, [r7, #24]
 8005a94:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005a98:	2b00      	cmp	r3, #0
 8005a9a:	d004      	beq.n	8005aa6 <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8005a9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a9e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005aa2:	627b      	str	r3, [r7, #36]	; 0x24
 8005aa4:	e00c      	b.n	8005ac0 <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8005aa6:	69bb      	ldr	r3, [r7, #24]
 8005aa8:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005aac:	2b00      	cmp	r3, #0
 8005aae:	d004      	beq.n	8005aba <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8005ab0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ab2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005ab6:	627b      	str	r3, [r7, #36]	; 0x24
 8005ab8:	e002      	b.n	8005ac0 <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 8005aba:	6878      	ldr	r0, [r7, #4]
 8005abc:	f000 f929 	bl	8005d12 <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 8005ac0:	6a3b      	ldr	r3, [r7, #32]
 8005ac2:	f003 0308 	and.w	r3, r3, #8
 8005ac6:	2b00      	cmp	r3, #0
 8005ac8:	d00c      	beq.n	8005ae4 <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 8005aca:	697b      	ldr	r3, [r7, #20]
 8005acc:	f003 0310 	and.w	r3, r3, #16
 8005ad0:	2b00      	cmp	r3, #0
 8005ad2:	d007      	beq.n	8005ae4 <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8005ad4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ad6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8005ada:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	681b      	ldr	r3, [r3, #0]
 8005ae0:	2210      	movs	r2, #16
 8005ae2:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8005ae4:	6a3b      	ldr	r3, [r7, #32]
 8005ae6:	f003 0304 	and.w	r3, r3, #4
 8005aea:	2b00      	cmp	r3, #0
 8005aec:	d00b      	beq.n	8005b06 <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8005aee:	697b      	ldr	r3, [r7, #20]
 8005af0:	f003 0308 	and.w	r3, r3, #8
 8005af4:	2b00      	cmp	r3, #0
 8005af6:	d006      	beq.n	8005b06 <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	681b      	ldr	r3, [r3, #0]
 8005afc:	2208      	movs	r2, #8
 8005afe:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 8005b00:	6878      	ldr	r0, [r7, #4]
 8005b02:	f000 f90f 	bl	8005d24 <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8005b06:	6a3b      	ldr	r3, [r7, #32]
 8005b08:	f003 0302 	and.w	r3, r3, #2
 8005b0c:	2b00      	cmp	r3, #0
 8005b0e:	d009      	beq.n	8005b24 <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	681b      	ldr	r3, [r3, #0]
 8005b14:	68db      	ldr	r3, [r3, #12]
 8005b16:	f003 0303 	and.w	r3, r3, #3
 8005b1a:	2b00      	cmp	r3, #0
 8005b1c:	d002      	beq.n	8005b24 <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8005b1e:	6878      	ldr	r0, [r7, #4]
 8005b20:	f7fa fbb0 	bl	8000284 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8005b24:	6a3b      	ldr	r3, [r7, #32]
 8005b26:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005b2a:	2b00      	cmp	r3, #0
 8005b2c:	d00c      	beq.n	8005b48 <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8005b2e:	693b      	ldr	r3, [r7, #16]
 8005b30:	f003 0310 	and.w	r3, r3, #16
 8005b34:	2b00      	cmp	r3, #0
 8005b36:	d007      	beq.n	8005b48 <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8005b38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b3a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8005b3e:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	681b      	ldr	r3, [r3, #0]
 8005b44:	2210      	movs	r2, #16
 8005b46:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8005b48:	6a3b      	ldr	r3, [r7, #32]
 8005b4a:	f003 0320 	and.w	r3, r3, #32
 8005b4e:	2b00      	cmp	r3, #0
 8005b50:	d00b      	beq.n	8005b6a <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8005b52:	693b      	ldr	r3, [r7, #16]
 8005b54:	f003 0308 	and.w	r3, r3, #8
 8005b58:	2b00      	cmp	r3, #0
 8005b5a:	d006      	beq.n	8005b6a <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	681b      	ldr	r3, [r3, #0]
 8005b60:	2208      	movs	r2, #8
 8005b62:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8005b64:	6878      	ldr	r0, [r7, #4]
 8005b66:	f000 f8e6 	bl	8005d36 <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8005b6a:	6a3b      	ldr	r3, [r7, #32]
 8005b6c:	f003 0310 	and.w	r3, r3, #16
 8005b70:	2b00      	cmp	r3, #0
 8005b72:	d009      	beq.n	8005b88 <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	681b      	ldr	r3, [r3, #0]
 8005b78:	691b      	ldr	r3, [r3, #16]
 8005b7a:	f003 0303 	and.w	r3, r3, #3
 8005b7e:	2b00      	cmp	r3, #0
 8005b80:	d002      	beq.n	8005b88 <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 8005b82:	6878      	ldr	r0, [r7, #4]
 8005b84:	f7fa fae2 	bl	800014c <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 8005b88:	6a3b      	ldr	r3, [r7, #32]
 8005b8a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005b8e:	2b00      	cmp	r3, #0
 8005b90:	d00b      	beq.n	8005baa <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8005b92:	69fb      	ldr	r3, [r7, #28]
 8005b94:	f003 0310 	and.w	r3, r3, #16
 8005b98:	2b00      	cmp	r3, #0
 8005b9a:	d006      	beq.n	8005baa <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	681b      	ldr	r3, [r3, #0]
 8005ba0:	2210      	movs	r2, #16
 8005ba2:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 8005ba4:	6878      	ldr	r0, [r7, #4]
 8005ba6:	f000 f8cf 	bl	8005d48 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 8005baa:	6a3b      	ldr	r3, [r7, #32]
 8005bac:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005bb0:	2b00      	cmp	r3, #0
 8005bb2:	d00b      	beq.n	8005bcc <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8005bb4:	69fb      	ldr	r3, [r7, #28]
 8005bb6:	f003 0308 	and.w	r3, r3, #8
 8005bba:	2b00      	cmp	r3, #0
 8005bbc:	d006      	beq.n	8005bcc <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	681b      	ldr	r3, [r3, #0]
 8005bc2:	2208      	movs	r2, #8
 8005bc4:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 8005bc6:	6878      	ldr	r0, [r7, #4]
 8005bc8:	f000 f8c7 	bl	8005d5a <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 8005bcc:	6a3b      	ldr	r3, [r7, #32]
 8005bce:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005bd2:	2b00      	cmp	r3, #0
 8005bd4:	d07b      	beq.n	8005cce <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 8005bd6:	69fb      	ldr	r3, [r7, #28]
 8005bd8:	f003 0304 	and.w	r3, r3, #4
 8005bdc:	2b00      	cmp	r3, #0
 8005bde:	d072      	beq.n	8005cc6 <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8005be0:	6a3b      	ldr	r3, [r7, #32]
 8005be2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005be6:	2b00      	cmp	r3, #0
 8005be8:	d008      	beq.n	8005bfc <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 8005bea:	68fb      	ldr	r3, [r7, #12]
 8005bec:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8005bf0:	2b00      	cmp	r3, #0
 8005bf2:	d003      	beq.n	8005bfc <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8005bf4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005bf6:	f043 0301 	orr.w	r3, r3, #1
 8005bfa:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8005bfc:	6a3b      	ldr	r3, [r7, #32]
 8005bfe:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005c02:	2b00      	cmp	r3, #0
 8005c04:	d008      	beq.n	8005c18 <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 8005c06:	68fb      	ldr	r3, [r7, #12]
 8005c08:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8005c0c:	2b00      	cmp	r3, #0
 8005c0e:	d003      	beq.n	8005c18 <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 8005c10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c12:	f043 0302 	orr.w	r3, r3, #2
 8005c16:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8005c18:	6a3b      	ldr	r3, [r7, #32]
 8005c1a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005c1e:	2b00      	cmp	r3, #0
 8005c20:	d008      	beq.n	8005c34 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8005c22:	68fb      	ldr	r3, [r7, #12]
 8005c24:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8005c28:	2b00      	cmp	r3, #0
 8005c2a:	d003      	beq.n	8005c34 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8005c2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c2e:	f043 0304 	orr.w	r3, r3, #4
 8005c32:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8005c34:	6a3b      	ldr	r3, [r7, #32]
 8005c36:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005c3a:	2b00      	cmp	r3, #0
 8005c3c:	d043      	beq.n	8005cc6 <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 8005c3e:	68fb      	ldr	r3, [r7, #12]
 8005c40:	f003 0370 	and.w	r3, r3, #112	; 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8005c44:	2b00      	cmp	r3, #0
 8005c46:	d03e      	beq.n	8005cc6 <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 8005c48:	68fb      	ldr	r3, [r7, #12]
 8005c4a:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8005c4e:	2b60      	cmp	r3, #96	; 0x60
 8005c50:	d02b      	beq.n	8005caa <HAL_CAN_IRQHandler+0x32a>
 8005c52:	2b60      	cmp	r3, #96	; 0x60
 8005c54:	d82e      	bhi.n	8005cb4 <HAL_CAN_IRQHandler+0x334>
 8005c56:	2b50      	cmp	r3, #80	; 0x50
 8005c58:	d022      	beq.n	8005ca0 <HAL_CAN_IRQHandler+0x320>
 8005c5a:	2b50      	cmp	r3, #80	; 0x50
 8005c5c:	d82a      	bhi.n	8005cb4 <HAL_CAN_IRQHandler+0x334>
 8005c5e:	2b40      	cmp	r3, #64	; 0x40
 8005c60:	d019      	beq.n	8005c96 <HAL_CAN_IRQHandler+0x316>
 8005c62:	2b40      	cmp	r3, #64	; 0x40
 8005c64:	d826      	bhi.n	8005cb4 <HAL_CAN_IRQHandler+0x334>
 8005c66:	2b30      	cmp	r3, #48	; 0x30
 8005c68:	d010      	beq.n	8005c8c <HAL_CAN_IRQHandler+0x30c>
 8005c6a:	2b30      	cmp	r3, #48	; 0x30
 8005c6c:	d822      	bhi.n	8005cb4 <HAL_CAN_IRQHandler+0x334>
 8005c6e:	2b10      	cmp	r3, #16
 8005c70:	d002      	beq.n	8005c78 <HAL_CAN_IRQHandler+0x2f8>
 8005c72:	2b20      	cmp	r3, #32
 8005c74:	d005      	beq.n	8005c82 <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 8005c76:	e01d      	b.n	8005cb4 <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 8005c78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c7a:	f043 0308 	orr.w	r3, r3, #8
 8005c7e:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8005c80:	e019      	b.n	8005cb6 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 8005c82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c84:	f043 0310 	orr.w	r3, r3, #16
 8005c88:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8005c8a:	e014      	b.n	8005cb6 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 8005c8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c8e:	f043 0320 	orr.w	r3, r3, #32
 8005c92:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8005c94:	e00f      	b.n	8005cb6 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 8005c96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c98:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005c9c:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8005c9e:	e00a      	b.n	8005cb6 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 8005ca0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ca2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005ca6:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8005ca8:	e005      	b.n	8005cb6 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 8005caa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005cac:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005cb0:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8005cb2:	e000      	b.n	8005cb6 <HAL_CAN_IRQHandler+0x336>
            break;
 8005cb4:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	681b      	ldr	r3, [r3, #0]
 8005cba:	699a      	ldr	r2, [r3, #24]
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	681b      	ldr	r3, [r3, #0]
 8005cc0:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8005cc4:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	681b      	ldr	r3, [r3, #0]
 8005cca:	2204      	movs	r2, #4
 8005ccc:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 8005cce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005cd0:	2b00      	cmp	r3, #0
 8005cd2:	d008      	beq.n	8005ce6 <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005cd8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005cda:	431a      	orrs	r2, r3
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	625a      	str	r2, [r3, #36]	; 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 8005ce0:	6878      	ldr	r0, [r7, #4]
 8005ce2:	f000 f843 	bl	8005d6c <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 8005ce6:	bf00      	nop
 8005ce8:	3728      	adds	r7, #40	; 0x28
 8005cea:	46bd      	mov	sp, r7
 8005cec:	bd80      	pop	{r7, pc}

08005cee <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 8005cee:	b480      	push	{r7}
 8005cf0:	b083      	sub	sp, #12
 8005cf2:	af00      	add	r7, sp, #0
 8005cf4:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 8005cf6:	bf00      	nop
 8005cf8:	370c      	adds	r7, #12
 8005cfa:	46bd      	mov	sp, r7
 8005cfc:	bc80      	pop	{r7}
 8005cfe:	4770      	bx	lr

08005d00 <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 8005d00:	b480      	push	{r7}
 8005d02:	b083      	sub	sp, #12
 8005d04:	af00      	add	r7, sp, #0
 8005d06:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8005d08:	bf00      	nop
 8005d0a:	370c      	adds	r7, #12
 8005d0c:	46bd      	mov	sp, r7
 8005d0e:	bc80      	pop	{r7}
 8005d10:	4770      	bx	lr

08005d12 <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 8005d12:	b480      	push	{r7}
 8005d14:	b083      	sub	sp, #12
 8005d16:	af00      	add	r7, sp, #0
 8005d18:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 8005d1a:	bf00      	nop
 8005d1c:	370c      	adds	r7, #12
 8005d1e:	46bd      	mov	sp, r7
 8005d20:	bc80      	pop	{r7}
 8005d22:	4770      	bx	lr

08005d24 <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 8005d24:	b480      	push	{r7}
 8005d26:	b083      	sub	sp, #12
 8005d28:	af00      	add	r7, sp, #0
 8005d2a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 8005d2c:	bf00      	nop
 8005d2e:	370c      	adds	r7, #12
 8005d30:	46bd      	mov	sp, r7
 8005d32:	bc80      	pop	{r7}
 8005d34:	4770      	bx	lr

08005d36 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 8005d36:	b480      	push	{r7}
 8005d38:	b083      	sub	sp, #12
 8005d3a:	af00      	add	r7, sp, #0
 8005d3c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 8005d3e:	bf00      	nop
 8005d40:	370c      	adds	r7, #12
 8005d42:	46bd      	mov	sp, r7
 8005d44:	bc80      	pop	{r7}
 8005d46:	4770      	bx	lr

08005d48 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 8005d48:	b480      	push	{r7}
 8005d4a:	b083      	sub	sp, #12
 8005d4c:	af00      	add	r7, sp, #0
 8005d4e:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 8005d50:	bf00      	nop
 8005d52:	370c      	adds	r7, #12
 8005d54:	46bd      	mov	sp, r7
 8005d56:	bc80      	pop	{r7}
 8005d58:	4770      	bx	lr

08005d5a <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 8005d5a:	b480      	push	{r7}
 8005d5c:	b083      	sub	sp, #12
 8005d5e:	af00      	add	r7, sp, #0
 8005d60:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 8005d62:	bf00      	nop
 8005d64:	370c      	adds	r7, #12
 8005d66:	46bd      	mov	sp, r7
 8005d68:	bc80      	pop	{r7}
 8005d6a:	4770      	bx	lr

08005d6c <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 8005d6c:	b480      	push	{r7}
 8005d6e:	b083      	sub	sp, #12
 8005d70:	af00      	add	r7, sp, #0
 8005d72:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 8005d74:	bf00      	nop
 8005d76:	370c      	adds	r7, #12
 8005d78:	46bd      	mov	sp, r7
 8005d7a:	bc80      	pop	{r7}
 8005d7c:	4770      	bx	lr
	...

08005d80 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005d80:	b480      	push	{r7}
 8005d82:	b085      	sub	sp, #20
 8005d84:	af00      	add	r7, sp, #0
 8005d86:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	f003 0307 	and.w	r3, r3, #7
 8005d8e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005d90:	4b0c      	ldr	r3, [pc, #48]	; (8005dc4 <__NVIC_SetPriorityGrouping+0x44>)
 8005d92:	68db      	ldr	r3, [r3, #12]
 8005d94:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8005d96:	68ba      	ldr	r2, [r7, #8]
 8005d98:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8005d9c:	4013      	ands	r3, r2
 8005d9e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8005da0:	68fb      	ldr	r3, [r7, #12]
 8005da2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005da4:	68bb      	ldr	r3, [r7, #8]
 8005da6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8005da8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8005dac:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005db0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8005db2:	4a04      	ldr	r2, [pc, #16]	; (8005dc4 <__NVIC_SetPriorityGrouping+0x44>)
 8005db4:	68bb      	ldr	r3, [r7, #8]
 8005db6:	60d3      	str	r3, [r2, #12]
}
 8005db8:	bf00      	nop
 8005dba:	3714      	adds	r7, #20
 8005dbc:	46bd      	mov	sp, r7
 8005dbe:	bc80      	pop	{r7}
 8005dc0:	4770      	bx	lr
 8005dc2:	bf00      	nop
 8005dc4:	e000ed00 	.word	0xe000ed00

08005dc8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8005dc8:	b480      	push	{r7}
 8005dca:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005dcc:	4b04      	ldr	r3, [pc, #16]	; (8005de0 <__NVIC_GetPriorityGrouping+0x18>)
 8005dce:	68db      	ldr	r3, [r3, #12]
 8005dd0:	0a1b      	lsrs	r3, r3, #8
 8005dd2:	f003 0307 	and.w	r3, r3, #7
}
 8005dd6:	4618      	mov	r0, r3
 8005dd8:	46bd      	mov	sp, r7
 8005dda:	bc80      	pop	{r7}
 8005ddc:	4770      	bx	lr
 8005dde:	bf00      	nop
 8005de0:	e000ed00 	.word	0xe000ed00

08005de4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005de4:	b480      	push	{r7}
 8005de6:	b083      	sub	sp, #12
 8005de8:	af00      	add	r7, sp, #0
 8005dea:	4603      	mov	r3, r0
 8005dec:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005dee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005df2:	2b00      	cmp	r3, #0
 8005df4:	db0b      	blt.n	8005e0e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005df6:	79fb      	ldrb	r3, [r7, #7]
 8005df8:	f003 021f 	and.w	r2, r3, #31
 8005dfc:	4906      	ldr	r1, [pc, #24]	; (8005e18 <__NVIC_EnableIRQ+0x34>)
 8005dfe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005e02:	095b      	lsrs	r3, r3, #5
 8005e04:	2001      	movs	r0, #1
 8005e06:	fa00 f202 	lsl.w	r2, r0, r2
 8005e0a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8005e0e:	bf00      	nop
 8005e10:	370c      	adds	r7, #12
 8005e12:	46bd      	mov	sp, r7
 8005e14:	bc80      	pop	{r7}
 8005e16:	4770      	bx	lr
 8005e18:	e000e100 	.word	0xe000e100

08005e1c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8005e1c:	b480      	push	{r7}
 8005e1e:	b083      	sub	sp, #12
 8005e20:	af00      	add	r7, sp, #0
 8005e22:	4603      	mov	r3, r0
 8005e24:	6039      	str	r1, [r7, #0]
 8005e26:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005e28:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005e2c:	2b00      	cmp	r3, #0
 8005e2e:	db0a      	blt.n	8005e46 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005e30:	683b      	ldr	r3, [r7, #0]
 8005e32:	b2da      	uxtb	r2, r3
 8005e34:	490c      	ldr	r1, [pc, #48]	; (8005e68 <__NVIC_SetPriority+0x4c>)
 8005e36:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005e3a:	0112      	lsls	r2, r2, #4
 8005e3c:	b2d2      	uxtb	r2, r2
 8005e3e:	440b      	add	r3, r1
 8005e40:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8005e44:	e00a      	b.n	8005e5c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005e46:	683b      	ldr	r3, [r7, #0]
 8005e48:	b2da      	uxtb	r2, r3
 8005e4a:	4908      	ldr	r1, [pc, #32]	; (8005e6c <__NVIC_SetPriority+0x50>)
 8005e4c:	79fb      	ldrb	r3, [r7, #7]
 8005e4e:	f003 030f 	and.w	r3, r3, #15
 8005e52:	3b04      	subs	r3, #4
 8005e54:	0112      	lsls	r2, r2, #4
 8005e56:	b2d2      	uxtb	r2, r2
 8005e58:	440b      	add	r3, r1
 8005e5a:	761a      	strb	r2, [r3, #24]
}
 8005e5c:	bf00      	nop
 8005e5e:	370c      	adds	r7, #12
 8005e60:	46bd      	mov	sp, r7
 8005e62:	bc80      	pop	{r7}
 8005e64:	4770      	bx	lr
 8005e66:	bf00      	nop
 8005e68:	e000e100 	.word	0xe000e100
 8005e6c:	e000ed00 	.word	0xe000ed00

08005e70 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005e70:	b480      	push	{r7}
 8005e72:	b089      	sub	sp, #36	; 0x24
 8005e74:	af00      	add	r7, sp, #0
 8005e76:	60f8      	str	r0, [r7, #12]
 8005e78:	60b9      	str	r1, [r7, #8]
 8005e7a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8005e7c:	68fb      	ldr	r3, [r7, #12]
 8005e7e:	f003 0307 	and.w	r3, r3, #7
 8005e82:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005e84:	69fb      	ldr	r3, [r7, #28]
 8005e86:	f1c3 0307 	rsb	r3, r3, #7
 8005e8a:	2b04      	cmp	r3, #4
 8005e8c:	bf28      	it	cs
 8005e8e:	2304      	movcs	r3, #4
 8005e90:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005e92:	69fb      	ldr	r3, [r7, #28]
 8005e94:	3304      	adds	r3, #4
 8005e96:	2b06      	cmp	r3, #6
 8005e98:	d902      	bls.n	8005ea0 <NVIC_EncodePriority+0x30>
 8005e9a:	69fb      	ldr	r3, [r7, #28]
 8005e9c:	3b03      	subs	r3, #3
 8005e9e:	e000      	b.n	8005ea2 <NVIC_EncodePriority+0x32>
 8005ea0:	2300      	movs	r3, #0
 8005ea2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005ea4:	f04f 32ff 	mov.w	r2, #4294967295
 8005ea8:	69bb      	ldr	r3, [r7, #24]
 8005eaa:	fa02 f303 	lsl.w	r3, r2, r3
 8005eae:	43da      	mvns	r2, r3
 8005eb0:	68bb      	ldr	r3, [r7, #8]
 8005eb2:	401a      	ands	r2, r3
 8005eb4:	697b      	ldr	r3, [r7, #20]
 8005eb6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005eb8:	f04f 31ff 	mov.w	r1, #4294967295
 8005ebc:	697b      	ldr	r3, [r7, #20]
 8005ebe:	fa01 f303 	lsl.w	r3, r1, r3
 8005ec2:	43d9      	mvns	r1, r3
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005ec8:	4313      	orrs	r3, r2
         );
}
 8005eca:	4618      	mov	r0, r3
 8005ecc:	3724      	adds	r7, #36	; 0x24
 8005ece:	46bd      	mov	sp, r7
 8005ed0:	bc80      	pop	{r7}
 8005ed2:	4770      	bx	lr

08005ed4 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 8005ed4:	b480      	push	{r7}
 8005ed6:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8005ed8:	f3bf 8f4f 	dsb	sy
}
 8005edc:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8005ede:	4b06      	ldr	r3, [pc, #24]	; (8005ef8 <__NVIC_SystemReset+0x24>)
 8005ee0:	68db      	ldr	r3, [r3, #12]
 8005ee2:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8005ee6:	4904      	ldr	r1, [pc, #16]	; (8005ef8 <__NVIC_SystemReset+0x24>)
 8005ee8:	4b04      	ldr	r3, [pc, #16]	; (8005efc <__NVIC_SystemReset+0x28>)
 8005eea:	4313      	orrs	r3, r2
 8005eec:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 8005eee:	f3bf 8f4f 	dsb	sy
}
 8005ef2:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8005ef4:	bf00      	nop
 8005ef6:	e7fd      	b.n	8005ef4 <__NVIC_SystemReset+0x20>
 8005ef8:	e000ed00 	.word	0xe000ed00
 8005efc:	05fa0004 	.word	0x05fa0004

08005f00 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8005f00:	b580      	push	{r7, lr}
 8005f02:	b082      	sub	sp, #8
 8005f04:	af00      	add	r7, sp, #0
 8005f06:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	3b01      	subs	r3, #1
 8005f0c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8005f10:	d301      	bcc.n	8005f16 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8005f12:	2301      	movs	r3, #1
 8005f14:	e00f      	b.n	8005f36 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8005f16:	4a0a      	ldr	r2, [pc, #40]	; (8005f40 <SysTick_Config+0x40>)
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	3b01      	subs	r3, #1
 8005f1c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8005f1e:	210f      	movs	r1, #15
 8005f20:	f04f 30ff 	mov.w	r0, #4294967295
 8005f24:	f7ff ff7a 	bl	8005e1c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8005f28:	4b05      	ldr	r3, [pc, #20]	; (8005f40 <SysTick_Config+0x40>)
 8005f2a:	2200      	movs	r2, #0
 8005f2c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8005f2e:	4b04      	ldr	r3, [pc, #16]	; (8005f40 <SysTick_Config+0x40>)
 8005f30:	2207      	movs	r2, #7
 8005f32:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8005f34:	2300      	movs	r3, #0
}
 8005f36:	4618      	mov	r0, r3
 8005f38:	3708      	adds	r7, #8
 8005f3a:	46bd      	mov	sp, r7
 8005f3c:	bd80      	pop	{r7, pc}
 8005f3e:	bf00      	nop
 8005f40:	e000e010 	.word	0xe000e010

08005f44 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005f44:	b580      	push	{r7, lr}
 8005f46:	b082      	sub	sp, #8
 8005f48:	af00      	add	r7, sp, #0
 8005f4a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8005f4c:	6878      	ldr	r0, [r7, #4]
 8005f4e:	f7ff ff17 	bl	8005d80 <__NVIC_SetPriorityGrouping>
}
 8005f52:	bf00      	nop
 8005f54:	3708      	adds	r7, #8
 8005f56:	46bd      	mov	sp, r7
 8005f58:	bd80      	pop	{r7, pc}

08005f5a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8005f5a:	b580      	push	{r7, lr}
 8005f5c:	b086      	sub	sp, #24
 8005f5e:	af00      	add	r7, sp, #0
 8005f60:	4603      	mov	r3, r0
 8005f62:	60b9      	str	r1, [r7, #8]
 8005f64:	607a      	str	r2, [r7, #4]
 8005f66:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8005f68:	2300      	movs	r3, #0
 8005f6a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8005f6c:	f7ff ff2c 	bl	8005dc8 <__NVIC_GetPriorityGrouping>
 8005f70:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8005f72:	687a      	ldr	r2, [r7, #4]
 8005f74:	68b9      	ldr	r1, [r7, #8]
 8005f76:	6978      	ldr	r0, [r7, #20]
 8005f78:	f7ff ff7a 	bl	8005e70 <NVIC_EncodePriority>
 8005f7c:	4602      	mov	r2, r0
 8005f7e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005f82:	4611      	mov	r1, r2
 8005f84:	4618      	mov	r0, r3
 8005f86:	f7ff ff49 	bl	8005e1c <__NVIC_SetPriority>
}
 8005f8a:	bf00      	nop
 8005f8c:	3718      	adds	r7, #24
 8005f8e:	46bd      	mov	sp, r7
 8005f90:	bd80      	pop	{r7, pc}

08005f92 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005f92:	b580      	push	{r7, lr}
 8005f94:	b082      	sub	sp, #8
 8005f96:	af00      	add	r7, sp, #0
 8005f98:	4603      	mov	r3, r0
 8005f9a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8005f9c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005fa0:	4618      	mov	r0, r3
 8005fa2:	f7ff ff1f 	bl	8005de4 <__NVIC_EnableIRQ>
}
 8005fa6:	bf00      	nop
 8005fa8:	3708      	adds	r7, #8
 8005faa:	46bd      	mov	sp, r7
 8005fac:	bd80      	pop	{r7, pc}

08005fae <HAL_NVIC_SystemReset>:
/**
  * @brief  Initiates a system reset request to reset the MCU.
  * @retval None
  */
void HAL_NVIC_SystemReset(void)
{
 8005fae:	b580      	push	{r7, lr}
 8005fb0:	af00      	add	r7, sp, #0
  /* System Reset */
  NVIC_SystemReset();
 8005fb2:	f7ff ff8f 	bl	8005ed4 <__NVIC_SystemReset>

08005fb6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8005fb6:	b580      	push	{r7, lr}
 8005fb8:	b082      	sub	sp, #8
 8005fba:	af00      	add	r7, sp, #0
 8005fbc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8005fbe:	6878      	ldr	r0, [r7, #4]
 8005fc0:	f7ff ff9e 	bl	8005f00 <SysTick_Config>
 8005fc4:	4603      	mov	r3, r0
}
 8005fc6:	4618      	mov	r0, r3
 8005fc8:	3708      	adds	r7, #8
 8005fca:	46bd      	mov	sp, r7
 8005fcc:	bd80      	pop	{r7, pc}
	...

08005fd0 <HAL_FLASH_Program>:
  * @param  Data:         Specifies the data to be programmed
  * 
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 8005fd0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005fd2:	b087      	sub	sp, #28
 8005fd4:	af00      	add	r7, sp, #0
 8005fd6:	60f8      	str	r0, [r7, #12]
 8005fd8:	60b9      	str	r1, [r7, #8]
 8005fda:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status = HAL_ERROR;
 8005fde:	2301      	movs	r3, #1
 8005fe0:	75fb      	strb	r3, [r7, #23]
  uint8_t index = 0;
 8005fe2:	2300      	movs	r3, #0
 8005fe4:	75bb      	strb	r3, [r7, #22]
  uint8_t nbiterations = 0;
 8005fe6:	2300      	movs	r3, #0
 8005fe8:	757b      	strb	r3, [r7, #21]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8005fea:	4b2f      	ldr	r3, [pc, #188]	; (80060a8 <HAL_FLASH_Program+0xd8>)
 8005fec:	7e1b      	ldrb	r3, [r3, #24]
 8005fee:	2b01      	cmp	r3, #1
 8005ff0:	d101      	bne.n	8005ff6 <HAL_FLASH_Program+0x26>
 8005ff2:	2302      	movs	r3, #2
 8005ff4:	e054      	b.n	80060a0 <HAL_FLASH_Program+0xd0>
 8005ff6:	4b2c      	ldr	r3, [pc, #176]	; (80060a8 <HAL_FLASH_Program+0xd8>)
 8005ff8:	2201      	movs	r2, #1
 8005ffa:	761a      	strb	r2, [r3, #24]
#if defined(FLASH_BANK2_END)
  if(Address <= FLASH_BANK1_END)
  {
#endif /* FLASH_BANK2_END */
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8005ffc:	f24c 3050 	movw	r0, #50000	; 0xc350
 8006000:	f000 f898 	bl	8006134 <FLASH_WaitForLastOperation>
 8006004:	4603      	mov	r3, r0
 8006006:	75fb      	strb	r3, [r7, #23]
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperationBank2(FLASH_TIMEOUT_VALUE);
  }
#endif /* FLASH_BANK2_END */
  
  if(status == HAL_OK)
 8006008:	7dfb      	ldrb	r3, [r7, #23]
 800600a:	2b00      	cmp	r3, #0
 800600c:	d144      	bne.n	8006098 <HAL_FLASH_Program+0xc8>
  {
    if(TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 800600e:	68fb      	ldr	r3, [r7, #12]
 8006010:	2b01      	cmp	r3, #1
 8006012:	d102      	bne.n	800601a <HAL_FLASH_Program+0x4a>
    {
      /* Program halfword (16-bit) at a specified address. */
      nbiterations = 1U;
 8006014:	2301      	movs	r3, #1
 8006016:	757b      	strb	r3, [r7, #21]
 8006018:	e007      	b.n	800602a <HAL_FLASH_Program+0x5a>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_WORD)
 800601a:	68fb      	ldr	r3, [r7, #12]
 800601c:	2b02      	cmp	r3, #2
 800601e:	d102      	bne.n	8006026 <HAL_FLASH_Program+0x56>
    {
      /* Program word (32-bit = 2*16-bit) at a specified address. */
      nbiterations = 2U;
 8006020:	2302      	movs	r3, #2
 8006022:	757b      	strb	r3, [r7, #21]
 8006024:	e001      	b.n	800602a <HAL_FLASH_Program+0x5a>
    }
    else
    {
      /* Program double word (64-bit = 4*16-bit) at a specified address. */
      nbiterations = 4U;
 8006026:	2304      	movs	r3, #4
 8006028:	757b      	strb	r3, [r7, #21]
    }

    for (index = 0U; index < nbiterations; index++)
 800602a:	2300      	movs	r3, #0
 800602c:	75bb      	strb	r3, [r7, #22]
 800602e:	e02d      	b.n	800608c <HAL_FLASH_Program+0xbc>
    {
      FLASH_Program_HalfWord((Address + (2U*index)), (uint16_t)(Data >> (16U*index)));
 8006030:	7dbb      	ldrb	r3, [r7, #22]
 8006032:	005a      	lsls	r2, r3, #1
 8006034:	68bb      	ldr	r3, [r7, #8]
 8006036:	eb02 0c03 	add.w	ip, r2, r3
 800603a:	7dbb      	ldrb	r3, [r7, #22]
 800603c:	0119      	lsls	r1, r3, #4
 800603e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006042:	f1c1 0620 	rsb	r6, r1, #32
 8006046:	f1a1 0020 	sub.w	r0, r1, #32
 800604a:	fa22 f401 	lsr.w	r4, r2, r1
 800604e:	fa03 f606 	lsl.w	r6, r3, r6
 8006052:	4334      	orrs	r4, r6
 8006054:	fa23 f000 	lsr.w	r0, r3, r0
 8006058:	4304      	orrs	r4, r0
 800605a:	fa23 f501 	lsr.w	r5, r3, r1
 800605e:	b2a3      	uxth	r3, r4
 8006060:	4619      	mov	r1, r3
 8006062:	4660      	mov	r0, ip
 8006064:	f000 f84a 	bl	80060fc <FLASH_Program_HalfWord>
#if defined(FLASH_BANK2_END)
      if(Address <= FLASH_BANK1_END)
      {
#endif /* FLASH_BANK2_END */
        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8006068:	f24c 3050 	movw	r0, #50000	; 0xc350
 800606c:	f000 f862 	bl	8006134 <FLASH_WaitForLastOperation>
 8006070:	4603      	mov	r3, r0
 8006072:	75fb      	strb	r3, [r7, #23]
    
        /* If the program operation is completed, disable the PG Bit */
        CLEAR_BIT(FLASH->CR, FLASH_CR_PG);
 8006074:	4b0d      	ldr	r3, [pc, #52]	; (80060ac <HAL_FLASH_Program+0xdc>)
 8006076:	691b      	ldr	r3, [r3, #16]
 8006078:	4a0c      	ldr	r2, [pc, #48]	; (80060ac <HAL_FLASH_Program+0xdc>)
 800607a:	f023 0301 	bic.w	r3, r3, #1
 800607e:	6113      	str	r3, [r2, #16]
        /* If the program operation is completed, disable the PG Bit */
        CLEAR_BIT(FLASH->CR2, FLASH_CR2_PG);
      }
#endif /* FLASH_BANK2_END */
      /* In case of error, stop programation procedure */
      if (status != HAL_OK)
 8006080:	7dfb      	ldrb	r3, [r7, #23]
 8006082:	2b00      	cmp	r3, #0
 8006084:	d107      	bne.n	8006096 <HAL_FLASH_Program+0xc6>
    for (index = 0U; index < nbiterations; index++)
 8006086:	7dbb      	ldrb	r3, [r7, #22]
 8006088:	3301      	adds	r3, #1
 800608a:	75bb      	strb	r3, [r7, #22]
 800608c:	7dba      	ldrb	r2, [r7, #22]
 800608e:	7d7b      	ldrb	r3, [r7, #21]
 8006090:	429a      	cmp	r2, r3
 8006092:	d3cd      	bcc.n	8006030 <HAL_FLASH_Program+0x60>
 8006094:	e000      	b.n	8006098 <HAL_FLASH_Program+0xc8>
      {
        break;
 8006096:	bf00      	nop
      }
    }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8006098:	4b03      	ldr	r3, [pc, #12]	; (80060a8 <HAL_FLASH_Program+0xd8>)
 800609a:	2200      	movs	r2, #0
 800609c:	761a      	strb	r2, [r3, #24]

  return status;
 800609e:	7dfb      	ldrb	r3, [r7, #23]
}
 80060a0:	4618      	mov	r0, r3
 80060a2:	371c      	adds	r7, #28
 80060a4:	46bd      	mov	sp, r7
 80060a6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80060a8:	200009b0 	.word	0x200009b0
 80060ac:	40022000 	.word	0x40022000

080060b0 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 80060b0:	b480      	push	{r7}
 80060b2:	b083      	sub	sp, #12
 80060b4:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 80060b6:	2300      	movs	r3, #0
 80060b8:	71fb      	strb	r3, [r7, #7]

  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 80060ba:	4b0d      	ldr	r3, [pc, #52]	; (80060f0 <HAL_FLASH_Unlock+0x40>)
 80060bc:	691b      	ldr	r3, [r3, #16]
 80060be:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80060c2:	2b00      	cmp	r3, #0
 80060c4:	d00d      	beq.n	80060e2 <HAL_FLASH_Unlock+0x32>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 80060c6:	4b0a      	ldr	r3, [pc, #40]	; (80060f0 <HAL_FLASH_Unlock+0x40>)
 80060c8:	4a0a      	ldr	r2, [pc, #40]	; (80060f4 <HAL_FLASH_Unlock+0x44>)
 80060ca:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 80060cc:	4b08      	ldr	r3, [pc, #32]	; (80060f0 <HAL_FLASH_Unlock+0x40>)
 80060ce:	4a0a      	ldr	r2, [pc, #40]	; (80060f8 <HAL_FLASH_Unlock+0x48>)
 80060d0:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 80060d2:	4b07      	ldr	r3, [pc, #28]	; (80060f0 <HAL_FLASH_Unlock+0x40>)
 80060d4:	691b      	ldr	r3, [r3, #16]
 80060d6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80060da:	2b00      	cmp	r3, #0
 80060dc:	d001      	beq.n	80060e2 <HAL_FLASH_Unlock+0x32>
    {
      status = HAL_ERROR;
 80060de:	2301      	movs	r3, #1
 80060e0:	71fb      	strb	r3, [r7, #7]
      status = HAL_ERROR;
    }
  }
#endif /* FLASH_BANK2_END */

  return status;
 80060e2:	79fb      	ldrb	r3, [r7, #7]
}
 80060e4:	4618      	mov	r0, r3
 80060e6:	370c      	adds	r7, #12
 80060e8:	46bd      	mov	sp, r7
 80060ea:	bc80      	pop	{r7}
 80060ec:	4770      	bx	lr
 80060ee:	bf00      	nop
 80060f0:	40022000 	.word	0x40022000
 80060f4:	45670123 	.word	0x45670123
 80060f8:	cdef89ab 	.word	0xcdef89ab

080060fc <FLASH_Program_HalfWord>:
  * @param  Address specify the address to be programmed.
  * @param  Data    specify the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 80060fc:	b480      	push	{r7}
 80060fe:	b083      	sub	sp, #12
 8006100:	af00      	add	r7, sp, #0
 8006102:	6078      	str	r0, [r7, #4]
 8006104:	460b      	mov	r3, r1
 8006106:	807b      	strh	r3, [r7, #2]
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8006108:	4b08      	ldr	r3, [pc, #32]	; (800612c <FLASH_Program_HalfWord+0x30>)
 800610a:	2200      	movs	r2, #0
 800610c:	61da      	str	r2, [r3, #28]
#if defined(FLASH_BANK2_END)
  if(Address <= FLASH_BANK1_END)
  {
#endif /* FLASH_BANK2_END */
    /* Proceed to program the new data */
    SET_BIT(FLASH->CR, FLASH_CR_PG);
 800610e:	4b08      	ldr	r3, [pc, #32]	; (8006130 <FLASH_Program_HalfWord+0x34>)
 8006110:	691b      	ldr	r3, [r3, #16]
 8006112:	4a07      	ldr	r2, [pc, #28]	; (8006130 <FLASH_Program_HalfWord+0x34>)
 8006114:	f043 0301 	orr.w	r3, r3, #1
 8006118:	6113      	str	r3, [r2, #16]
    SET_BIT(FLASH->CR2, FLASH_CR2_PG);
  }
#endif /* FLASH_BANK2_END */

  /* Write data in the address */
  *(__IO uint16_t*)Address = Data;
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	887a      	ldrh	r2, [r7, #2]
 800611e:	801a      	strh	r2, [r3, #0]
}
 8006120:	bf00      	nop
 8006122:	370c      	adds	r7, #12
 8006124:	46bd      	mov	sp, r7
 8006126:	bc80      	pop	{r7}
 8006128:	4770      	bx	lr
 800612a:	bf00      	nop
 800612c:	200009b0 	.word	0x200009b0
 8006130:	40022000 	.word	0x40022000

08006134 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout  maximum flash operation timeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 8006134:	b580      	push	{r7, lr}
 8006136:	b084      	sub	sp, #16
 8006138:	af00      	add	r7, sp, #0
 800613a:	6078      	str	r0, [r7, #4]
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
     
  uint32_t tickstart = HAL_GetTick();
 800613c:	f7fe ffb4 	bl	80050a8 <HAL_GetTick>
 8006140:	60f8      	str	r0, [r7, #12]
     
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 8006142:	e010      	b.n	8006166 <FLASH_WaitForLastOperation+0x32>
  { 
    if (Timeout != HAL_MAX_DELAY)
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	f1b3 3fff 	cmp.w	r3, #4294967295
 800614a:	d00c      	beq.n	8006166 <FLASH_WaitForLastOperation+0x32>
    {
      if((Timeout == 0U) || ((HAL_GetTick()-tickstart) > Timeout))
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	2b00      	cmp	r3, #0
 8006150:	d007      	beq.n	8006162 <FLASH_WaitForLastOperation+0x2e>
 8006152:	f7fe ffa9 	bl	80050a8 <HAL_GetTick>
 8006156:	4602      	mov	r2, r0
 8006158:	68fb      	ldr	r3, [r7, #12]
 800615a:	1ad3      	subs	r3, r2, r3
 800615c:	687a      	ldr	r2, [r7, #4]
 800615e:	429a      	cmp	r2, r3
 8006160:	d201      	bcs.n	8006166 <FLASH_WaitForLastOperation+0x32>
      {
        return HAL_TIMEOUT;
 8006162:	2303      	movs	r3, #3
 8006164:	e025      	b.n	80061b2 <FLASH_WaitForLastOperation+0x7e>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 8006166:	4b15      	ldr	r3, [pc, #84]	; (80061bc <FLASH_WaitForLastOperation+0x88>)
 8006168:	68db      	ldr	r3, [r3, #12]
 800616a:	f003 0301 	and.w	r3, r3, #1
 800616e:	2b00      	cmp	r3, #0
 8006170:	d1e8      	bne.n	8006144 <FLASH_WaitForLastOperation+0x10>
      }
    }
  }
  
  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 8006172:	4b12      	ldr	r3, [pc, #72]	; (80061bc <FLASH_WaitForLastOperation+0x88>)
 8006174:	68db      	ldr	r3, [r3, #12]
 8006176:	f003 0320 	and.w	r3, r3, #32
 800617a:	2b00      	cmp	r3, #0
 800617c:	d002      	beq.n	8006184 <FLASH_WaitForLastOperation+0x50>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 800617e:	4b0f      	ldr	r3, [pc, #60]	; (80061bc <FLASH_WaitForLastOperation+0x88>)
 8006180:	2220      	movs	r2, #32
 8006182:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 8006184:	4b0d      	ldr	r3, [pc, #52]	; (80061bc <FLASH_WaitForLastOperation+0x88>)
 8006186:	68db      	ldr	r3, [r3, #12]
 8006188:	f003 0310 	and.w	r3, r3, #16
 800618c:	2b00      	cmp	r3, #0
 800618e:	d10b      	bne.n	80061a8 <FLASH_WaitForLastOperation+0x74>
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR) || 
 8006190:	4b0a      	ldr	r3, [pc, #40]	; (80061bc <FLASH_WaitForLastOperation+0x88>)
 8006192:	69db      	ldr	r3, [r3, #28]
 8006194:	f003 0301 	and.w	r3, r3, #1
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 8006198:	2b00      	cmp	r3, #0
 800619a:	d105      	bne.n	80061a8 <FLASH_WaitForLastOperation+0x74>
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 800619c:	4b07      	ldr	r3, [pc, #28]	; (80061bc <FLASH_WaitForLastOperation+0x88>)
 800619e:	68db      	ldr	r3, [r3, #12]
 80061a0:	f003 0304 	and.w	r3, r3, #4
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR) || 
 80061a4:	2b00      	cmp	r3, #0
 80061a6:	d003      	beq.n	80061b0 <FLASH_WaitForLastOperation+0x7c>
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 80061a8:	f000 f80a 	bl	80061c0 <FLASH_SetErrorCode>
    return HAL_ERROR;
 80061ac:	2301      	movs	r3, #1
 80061ae:	e000      	b.n	80061b2 <FLASH_WaitForLastOperation+0x7e>
  }

  /* There is no error flag set */
  return HAL_OK;
 80061b0:	2300      	movs	r3, #0
}
 80061b2:	4618      	mov	r0, r3
 80061b4:	3710      	adds	r7, #16
 80061b6:	46bd      	mov	sp, r7
 80061b8:	bd80      	pop	{r7, pc}
 80061ba:	bf00      	nop
 80061bc:	40022000 	.word	0x40022000

080061c0 <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{
 80061c0:	b480      	push	{r7}
 80061c2:	b083      	sub	sp, #12
 80061c4:	af00      	add	r7, sp, #0
  uint32_t flags = 0U;
 80061c6:	2300      	movs	r3, #0
 80061c8:	607b      	str	r3, [r7, #4]
  
#if defined(FLASH_BANK2_END)
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) || __HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR_BANK2))
#else
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR))
 80061ca:	4b23      	ldr	r3, [pc, #140]	; (8006258 <FLASH_SetErrorCode+0x98>)
 80061cc:	68db      	ldr	r3, [r3, #12]
 80061ce:	f003 0310 	and.w	r3, r3, #16
 80061d2:	2b00      	cmp	r3, #0
 80061d4:	d009      	beq.n	80061ea <FLASH_SetErrorCode+0x2a>
#endif /* FLASH_BANK2_END */
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 80061d6:	4b21      	ldr	r3, [pc, #132]	; (800625c <FLASH_SetErrorCode+0x9c>)
 80061d8:	69db      	ldr	r3, [r3, #28]
 80061da:	f043 0302 	orr.w	r3, r3, #2
 80061de:	4a1f      	ldr	r2, [pc, #124]	; (800625c <FLASH_SetErrorCode+0x9c>)
 80061e0:	61d3      	str	r3, [r2, #28]
#if defined(FLASH_BANK2_END)
    flags |= FLASH_FLAG_WRPERR | FLASH_FLAG_WRPERR_BANK2;
#else
    flags |= FLASH_FLAG_WRPERR;
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	f043 0310 	orr.w	r3, r3, #16
 80061e8:	607b      	str	r3, [r7, #4]
#endif /* FLASH_BANK2_END */
  }
#if defined(FLASH_BANK2_END)
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR) || __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR_BANK2))
#else
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 80061ea:	4b1b      	ldr	r3, [pc, #108]	; (8006258 <FLASH_SetErrorCode+0x98>)
 80061ec:	68db      	ldr	r3, [r3, #12]
 80061ee:	f003 0304 	and.w	r3, r3, #4
 80061f2:	2b00      	cmp	r3, #0
 80061f4:	d009      	beq.n	800620a <FLASH_SetErrorCode+0x4a>
#endif /* FLASH_BANK2_END */
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PROG;
 80061f6:	4b19      	ldr	r3, [pc, #100]	; (800625c <FLASH_SetErrorCode+0x9c>)
 80061f8:	69db      	ldr	r3, [r3, #28]
 80061fa:	f043 0301 	orr.w	r3, r3, #1
 80061fe:	4a17      	ldr	r2, [pc, #92]	; (800625c <FLASH_SetErrorCode+0x9c>)
 8006200:	61d3      	str	r3, [r2, #28]
#if defined(FLASH_BANK2_END)
    flags |= FLASH_FLAG_PGERR | FLASH_FLAG_PGERR_BANK2;
#else
    flags |= FLASH_FLAG_PGERR;
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	f043 0304 	orr.w	r3, r3, #4
 8006208:	607b      	str	r3, [r7, #4]
#endif /* FLASH_BANK2_END */
  }
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR))
 800620a:	4b13      	ldr	r3, [pc, #76]	; (8006258 <FLASH_SetErrorCode+0x98>)
 800620c:	69db      	ldr	r3, [r3, #28]
 800620e:	f003 0301 	and.w	r3, r3, #1
 8006212:	2b00      	cmp	r3, #0
 8006214:	d00b      	beq.n	800622e <FLASH_SetErrorCode+0x6e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPTV;
 8006216:	4b11      	ldr	r3, [pc, #68]	; (800625c <FLASH_SetErrorCode+0x9c>)
 8006218:	69db      	ldr	r3, [r3, #28]
 800621a:	f043 0304 	orr.w	r3, r3, #4
 800621e:	4a0f      	ldr	r2, [pc, #60]	; (800625c <FLASH_SetErrorCode+0x9c>)
 8006220:	61d3      	str	r3, [r2, #28]
  __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPTVERR);
 8006222:	4b0d      	ldr	r3, [pc, #52]	; (8006258 <FLASH_SetErrorCode+0x98>)
 8006224:	69db      	ldr	r3, [r3, #28]
 8006226:	4a0c      	ldr	r2, [pc, #48]	; (8006258 <FLASH_SetErrorCode+0x98>)
 8006228:	f023 0301 	bic.w	r3, r3, #1
 800622c:	61d3      	str	r3, [r2, #28]
  }

  /* Clear FLASH error pending bits */
  __HAL_FLASH_CLEAR_FLAG(flags);
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	f240 1201 	movw	r2, #257	; 0x101
 8006234:	4293      	cmp	r3, r2
 8006236:	d106      	bne.n	8006246 <FLASH_SetErrorCode+0x86>
 8006238:	4b07      	ldr	r3, [pc, #28]	; (8006258 <FLASH_SetErrorCode+0x98>)
 800623a:	69db      	ldr	r3, [r3, #28]
 800623c:	4a06      	ldr	r2, [pc, #24]	; (8006258 <FLASH_SetErrorCode+0x98>)
 800623e:	f023 0301 	bic.w	r3, r3, #1
 8006242:	61d3      	str	r3, [r2, #28]
}  
 8006244:	e002      	b.n	800624c <FLASH_SetErrorCode+0x8c>
  __HAL_FLASH_CLEAR_FLAG(flags);
 8006246:	4a04      	ldr	r2, [pc, #16]	; (8006258 <FLASH_SetErrorCode+0x98>)
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	60d3      	str	r3, [r2, #12]
}  
 800624c:	bf00      	nop
 800624e:	370c      	adds	r7, #12
 8006250:	46bd      	mov	sp, r7
 8006252:	bc80      	pop	{r7}
 8006254:	4770      	bx	lr
 8006256:	bf00      	nop
 8006258:	40022000 	.word	0x40022000
 800625c:	200009b0 	.word	0x200009b0

08006260 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8006260:	b480      	push	{r7}
 8006262:	b08b      	sub	sp, #44	; 0x2c
 8006264:	af00      	add	r7, sp, #0
 8006266:	6078      	str	r0, [r7, #4]
 8006268:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800626a:	2300      	movs	r3, #0
 800626c:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800626e:	2300      	movs	r3, #0
 8006270:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8006272:	e169      	b.n	8006548 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8006274:	2201      	movs	r2, #1
 8006276:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006278:	fa02 f303 	lsl.w	r3, r2, r3
 800627c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800627e:	683b      	ldr	r3, [r7, #0]
 8006280:	681b      	ldr	r3, [r3, #0]
 8006282:	69fa      	ldr	r2, [r7, #28]
 8006284:	4013      	ands	r3, r2
 8006286:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8006288:	69ba      	ldr	r2, [r7, #24]
 800628a:	69fb      	ldr	r3, [r7, #28]
 800628c:	429a      	cmp	r2, r3
 800628e:	f040 8158 	bne.w	8006542 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8006292:	683b      	ldr	r3, [r7, #0]
 8006294:	685b      	ldr	r3, [r3, #4]
 8006296:	4a9a      	ldr	r2, [pc, #616]	; (8006500 <HAL_GPIO_Init+0x2a0>)
 8006298:	4293      	cmp	r3, r2
 800629a:	d05e      	beq.n	800635a <HAL_GPIO_Init+0xfa>
 800629c:	4a98      	ldr	r2, [pc, #608]	; (8006500 <HAL_GPIO_Init+0x2a0>)
 800629e:	4293      	cmp	r3, r2
 80062a0:	d875      	bhi.n	800638e <HAL_GPIO_Init+0x12e>
 80062a2:	4a98      	ldr	r2, [pc, #608]	; (8006504 <HAL_GPIO_Init+0x2a4>)
 80062a4:	4293      	cmp	r3, r2
 80062a6:	d058      	beq.n	800635a <HAL_GPIO_Init+0xfa>
 80062a8:	4a96      	ldr	r2, [pc, #600]	; (8006504 <HAL_GPIO_Init+0x2a4>)
 80062aa:	4293      	cmp	r3, r2
 80062ac:	d86f      	bhi.n	800638e <HAL_GPIO_Init+0x12e>
 80062ae:	4a96      	ldr	r2, [pc, #600]	; (8006508 <HAL_GPIO_Init+0x2a8>)
 80062b0:	4293      	cmp	r3, r2
 80062b2:	d052      	beq.n	800635a <HAL_GPIO_Init+0xfa>
 80062b4:	4a94      	ldr	r2, [pc, #592]	; (8006508 <HAL_GPIO_Init+0x2a8>)
 80062b6:	4293      	cmp	r3, r2
 80062b8:	d869      	bhi.n	800638e <HAL_GPIO_Init+0x12e>
 80062ba:	4a94      	ldr	r2, [pc, #592]	; (800650c <HAL_GPIO_Init+0x2ac>)
 80062bc:	4293      	cmp	r3, r2
 80062be:	d04c      	beq.n	800635a <HAL_GPIO_Init+0xfa>
 80062c0:	4a92      	ldr	r2, [pc, #584]	; (800650c <HAL_GPIO_Init+0x2ac>)
 80062c2:	4293      	cmp	r3, r2
 80062c4:	d863      	bhi.n	800638e <HAL_GPIO_Init+0x12e>
 80062c6:	4a92      	ldr	r2, [pc, #584]	; (8006510 <HAL_GPIO_Init+0x2b0>)
 80062c8:	4293      	cmp	r3, r2
 80062ca:	d046      	beq.n	800635a <HAL_GPIO_Init+0xfa>
 80062cc:	4a90      	ldr	r2, [pc, #576]	; (8006510 <HAL_GPIO_Init+0x2b0>)
 80062ce:	4293      	cmp	r3, r2
 80062d0:	d85d      	bhi.n	800638e <HAL_GPIO_Init+0x12e>
 80062d2:	2b12      	cmp	r3, #18
 80062d4:	d82a      	bhi.n	800632c <HAL_GPIO_Init+0xcc>
 80062d6:	2b12      	cmp	r3, #18
 80062d8:	d859      	bhi.n	800638e <HAL_GPIO_Init+0x12e>
 80062da:	a201      	add	r2, pc, #4	; (adr r2, 80062e0 <HAL_GPIO_Init+0x80>)
 80062dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80062e0:	0800635b 	.word	0x0800635b
 80062e4:	08006335 	.word	0x08006335
 80062e8:	08006347 	.word	0x08006347
 80062ec:	08006389 	.word	0x08006389
 80062f0:	0800638f 	.word	0x0800638f
 80062f4:	0800638f 	.word	0x0800638f
 80062f8:	0800638f 	.word	0x0800638f
 80062fc:	0800638f 	.word	0x0800638f
 8006300:	0800638f 	.word	0x0800638f
 8006304:	0800638f 	.word	0x0800638f
 8006308:	0800638f 	.word	0x0800638f
 800630c:	0800638f 	.word	0x0800638f
 8006310:	0800638f 	.word	0x0800638f
 8006314:	0800638f 	.word	0x0800638f
 8006318:	0800638f 	.word	0x0800638f
 800631c:	0800638f 	.word	0x0800638f
 8006320:	0800638f 	.word	0x0800638f
 8006324:	0800633d 	.word	0x0800633d
 8006328:	08006351 	.word	0x08006351
 800632c:	4a79      	ldr	r2, [pc, #484]	; (8006514 <HAL_GPIO_Init+0x2b4>)
 800632e:	4293      	cmp	r3, r2
 8006330:	d013      	beq.n	800635a <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8006332:	e02c      	b.n	800638e <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8006334:	683b      	ldr	r3, [r7, #0]
 8006336:	68db      	ldr	r3, [r3, #12]
 8006338:	623b      	str	r3, [r7, #32]
          break;
 800633a:	e029      	b.n	8006390 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 800633c:	683b      	ldr	r3, [r7, #0]
 800633e:	68db      	ldr	r3, [r3, #12]
 8006340:	3304      	adds	r3, #4
 8006342:	623b      	str	r3, [r7, #32]
          break;
 8006344:	e024      	b.n	8006390 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8006346:	683b      	ldr	r3, [r7, #0]
 8006348:	68db      	ldr	r3, [r3, #12]
 800634a:	3308      	adds	r3, #8
 800634c:	623b      	str	r3, [r7, #32]
          break;
 800634e:	e01f      	b.n	8006390 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8006350:	683b      	ldr	r3, [r7, #0]
 8006352:	68db      	ldr	r3, [r3, #12]
 8006354:	330c      	adds	r3, #12
 8006356:	623b      	str	r3, [r7, #32]
          break;
 8006358:	e01a      	b.n	8006390 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800635a:	683b      	ldr	r3, [r7, #0]
 800635c:	689b      	ldr	r3, [r3, #8]
 800635e:	2b00      	cmp	r3, #0
 8006360:	d102      	bne.n	8006368 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8006362:	2304      	movs	r3, #4
 8006364:	623b      	str	r3, [r7, #32]
          break;
 8006366:	e013      	b.n	8006390 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8006368:	683b      	ldr	r3, [r7, #0]
 800636a:	689b      	ldr	r3, [r3, #8]
 800636c:	2b01      	cmp	r3, #1
 800636e:	d105      	bne.n	800637c <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8006370:	2308      	movs	r3, #8
 8006372:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	69fa      	ldr	r2, [r7, #28]
 8006378:	611a      	str	r2, [r3, #16]
          break;
 800637a:	e009      	b.n	8006390 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800637c:	2308      	movs	r3, #8
 800637e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	69fa      	ldr	r2, [r7, #28]
 8006384:	615a      	str	r2, [r3, #20]
          break;
 8006386:	e003      	b.n	8006390 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8006388:	2300      	movs	r3, #0
 800638a:	623b      	str	r3, [r7, #32]
          break;
 800638c:	e000      	b.n	8006390 <HAL_GPIO_Init+0x130>
          break;
 800638e:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8006390:	69bb      	ldr	r3, [r7, #24]
 8006392:	2bff      	cmp	r3, #255	; 0xff
 8006394:	d801      	bhi.n	800639a <HAL_GPIO_Init+0x13a>
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	e001      	b.n	800639e <HAL_GPIO_Init+0x13e>
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	3304      	adds	r3, #4
 800639e:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80063a0:	69bb      	ldr	r3, [r7, #24]
 80063a2:	2bff      	cmp	r3, #255	; 0xff
 80063a4:	d802      	bhi.n	80063ac <HAL_GPIO_Init+0x14c>
 80063a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80063a8:	009b      	lsls	r3, r3, #2
 80063aa:	e002      	b.n	80063b2 <HAL_GPIO_Init+0x152>
 80063ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80063ae:	3b08      	subs	r3, #8
 80063b0:	009b      	lsls	r3, r3, #2
 80063b2:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80063b4:	697b      	ldr	r3, [r7, #20]
 80063b6:	681a      	ldr	r2, [r3, #0]
 80063b8:	210f      	movs	r1, #15
 80063ba:	693b      	ldr	r3, [r7, #16]
 80063bc:	fa01 f303 	lsl.w	r3, r1, r3
 80063c0:	43db      	mvns	r3, r3
 80063c2:	401a      	ands	r2, r3
 80063c4:	6a39      	ldr	r1, [r7, #32]
 80063c6:	693b      	ldr	r3, [r7, #16]
 80063c8:	fa01 f303 	lsl.w	r3, r1, r3
 80063cc:	431a      	orrs	r2, r3
 80063ce:	697b      	ldr	r3, [r7, #20]
 80063d0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80063d2:	683b      	ldr	r3, [r7, #0]
 80063d4:	685b      	ldr	r3, [r3, #4]
 80063d6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80063da:	2b00      	cmp	r3, #0
 80063dc:	f000 80b1 	beq.w	8006542 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80063e0:	4b4d      	ldr	r3, [pc, #308]	; (8006518 <HAL_GPIO_Init+0x2b8>)
 80063e2:	699b      	ldr	r3, [r3, #24]
 80063e4:	4a4c      	ldr	r2, [pc, #304]	; (8006518 <HAL_GPIO_Init+0x2b8>)
 80063e6:	f043 0301 	orr.w	r3, r3, #1
 80063ea:	6193      	str	r3, [r2, #24]
 80063ec:	4b4a      	ldr	r3, [pc, #296]	; (8006518 <HAL_GPIO_Init+0x2b8>)
 80063ee:	699b      	ldr	r3, [r3, #24]
 80063f0:	f003 0301 	and.w	r3, r3, #1
 80063f4:	60bb      	str	r3, [r7, #8]
 80063f6:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80063f8:	4a48      	ldr	r2, [pc, #288]	; (800651c <HAL_GPIO_Init+0x2bc>)
 80063fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80063fc:	089b      	lsrs	r3, r3, #2
 80063fe:	3302      	adds	r3, #2
 8006400:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006404:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8006406:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006408:	f003 0303 	and.w	r3, r3, #3
 800640c:	009b      	lsls	r3, r3, #2
 800640e:	220f      	movs	r2, #15
 8006410:	fa02 f303 	lsl.w	r3, r2, r3
 8006414:	43db      	mvns	r3, r3
 8006416:	68fa      	ldr	r2, [r7, #12]
 8006418:	4013      	ands	r3, r2
 800641a:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	4a40      	ldr	r2, [pc, #256]	; (8006520 <HAL_GPIO_Init+0x2c0>)
 8006420:	4293      	cmp	r3, r2
 8006422:	d013      	beq.n	800644c <HAL_GPIO_Init+0x1ec>
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	4a3f      	ldr	r2, [pc, #252]	; (8006524 <HAL_GPIO_Init+0x2c4>)
 8006428:	4293      	cmp	r3, r2
 800642a:	d00d      	beq.n	8006448 <HAL_GPIO_Init+0x1e8>
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	4a3e      	ldr	r2, [pc, #248]	; (8006528 <HAL_GPIO_Init+0x2c8>)
 8006430:	4293      	cmp	r3, r2
 8006432:	d007      	beq.n	8006444 <HAL_GPIO_Init+0x1e4>
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	4a3d      	ldr	r2, [pc, #244]	; (800652c <HAL_GPIO_Init+0x2cc>)
 8006438:	4293      	cmp	r3, r2
 800643a:	d101      	bne.n	8006440 <HAL_GPIO_Init+0x1e0>
 800643c:	2303      	movs	r3, #3
 800643e:	e006      	b.n	800644e <HAL_GPIO_Init+0x1ee>
 8006440:	2304      	movs	r3, #4
 8006442:	e004      	b.n	800644e <HAL_GPIO_Init+0x1ee>
 8006444:	2302      	movs	r3, #2
 8006446:	e002      	b.n	800644e <HAL_GPIO_Init+0x1ee>
 8006448:	2301      	movs	r3, #1
 800644a:	e000      	b.n	800644e <HAL_GPIO_Init+0x1ee>
 800644c:	2300      	movs	r3, #0
 800644e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006450:	f002 0203 	and.w	r2, r2, #3
 8006454:	0092      	lsls	r2, r2, #2
 8006456:	4093      	lsls	r3, r2
 8006458:	68fa      	ldr	r2, [r7, #12]
 800645a:	4313      	orrs	r3, r2
 800645c:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800645e:	492f      	ldr	r1, [pc, #188]	; (800651c <HAL_GPIO_Init+0x2bc>)
 8006460:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006462:	089b      	lsrs	r3, r3, #2
 8006464:	3302      	adds	r3, #2
 8006466:	68fa      	ldr	r2, [r7, #12]
 8006468:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800646c:	683b      	ldr	r3, [r7, #0]
 800646e:	685b      	ldr	r3, [r3, #4]
 8006470:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006474:	2b00      	cmp	r3, #0
 8006476:	d006      	beq.n	8006486 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8006478:	4b2d      	ldr	r3, [pc, #180]	; (8006530 <HAL_GPIO_Init+0x2d0>)
 800647a:	681a      	ldr	r2, [r3, #0]
 800647c:	492c      	ldr	r1, [pc, #176]	; (8006530 <HAL_GPIO_Init+0x2d0>)
 800647e:	69bb      	ldr	r3, [r7, #24]
 8006480:	4313      	orrs	r3, r2
 8006482:	600b      	str	r3, [r1, #0]
 8006484:	e006      	b.n	8006494 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8006486:	4b2a      	ldr	r3, [pc, #168]	; (8006530 <HAL_GPIO_Init+0x2d0>)
 8006488:	681a      	ldr	r2, [r3, #0]
 800648a:	69bb      	ldr	r3, [r7, #24]
 800648c:	43db      	mvns	r3, r3
 800648e:	4928      	ldr	r1, [pc, #160]	; (8006530 <HAL_GPIO_Init+0x2d0>)
 8006490:	4013      	ands	r3, r2
 8006492:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8006494:	683b      	ldr	r3, [r7, #0]
 8006496:	685b      	ldr	r3, [r3, #4]
 8006498:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800649c:	2b00      	cmp	r3, #0
 800649e:	d006      	beq.n	80064ae <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80064a0:	4b23      	ldr	r3, [pc, #140]	; (8006530 <HAL_GPIO_Init+0x2d0>)
 80064a2:	685a      	ldr	r2, [r3, #4]
 80064a4:	4922      	ldr	r1, [pc, #136]	; (8006530 <HAL_GPIO_Init+0x2d0>)
 80064a6:	69bb      	ldr	r3, [r7, #24]
 80064a8:	4313      	orrs	r3, r2
 80064aa:	604b      	str	r3, [r1, #4]
 80064ac:	e006      	b.n	80064bc <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80064ae:	4b20      	ldr	r3, [pc, #128]	; (8006530 <HAL_GPIO_Init+0x2d0>)
 80064b0:	685a      	ldr	r2, [r3, #4]
 80064b2:	69bb      	ldr	r3, [r7, #24]
 80064b4:	43db      	mvns	r3, r3
 80064b6:	491e      	ldr	r1, [pc, #120]	; (8006530 <HAL_GPIO_Init+0x2d0>)
 80064b8:	4013      	ands	r3, r2
 80064ba:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80064bc:	683b      	ldr	r3, [r7, #0]
 80064be:	685b      	ldr	r3, [r3, #4]
 80064c0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80064c4:	2b00      	cmp	r3, #0
 80064c6:	d006      	beq.n	80064d6 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80064c8:	4b19      	ldr	r3, [pc, #100]	; (8006530 <HAL_GPIO_Init+0x2d0>)
 80064ca:	689a      	ldr	r2, [r3, #8]
 80064cc:	4918      	ldr	r1, [pc, #96]	; (8006530 <HAL_GPIO_Init+0x2d0>)
 80064ce:	69bb      	ldr	r3, [r7, #24]
 80064d0:	4313      	orrs	r3, r2
 80064d2:	608b      	str	r3, [r1, #8]
 80064d4:	e006      	b.n	80064e4 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80064d6:	4b16      	ldr	r3, [pc, #88]	; (8006530 <HAL_GPIO_Init+0x2d0>)
 80064d8:	689a      	ldr	r2, [r3, #8]
 80064da:	69bb      	ldr	r3, [r7, #24]
 80064dc:	43db      	mvns	r3, r3
 80064de:	4914      	ldr	r1, [pc, #80]	; (8006530 <HAL_GPIO_Init+0x2d0>)
 80064e0:	4013      	ands	r3, r2
 80064e2:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80064e4:	683b      	ldr	r3, [r7, #0]
 80064e6:	685b      	ldr	r3, [r3, #4]
 80064e8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80064ec:	2b00      	cmp	r3, #0
 80064ee:	d021      	beq.n	8006534 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80064f0:	4b0f      	ldr	r3, [pc, #60]	; (8006530 <HAL_GPIO_Init+0x2d0>)
 80064f2:	68da      	ldr	r2, [r3, #12]
 80064f4:	490e      	ldr	r1, [pc, #56]	; (8006530 <HAL_GPIO_Init+0x2d0>)
 80064f6:	69bb      	ldr	r3, [r7, #24]
 80064f8:	4313      	orrs	r3, r2
 80064fa:	60cb      	str	r3, [r1, #12]
 80064fc:	e021      	b.n	8006542 <HAL_GPIO_Init+0x2e2>
 80064fe:	bf00      	nop
 8006500:	10320000 	.word	0x10320000
 8006504:	10310000 	.word	0x10310000
 8006508:	10220000 	.word	0x10220000
 800650c:	10210000 	.word	0x10210000
 8006510:	10120000 	.word	0x10120000
 8006514:	10110000 	.word	0x10110000
 8006518:	40021000 	.word	0x40021000
 800651c:	40010000 	.word	0x40010000
 8006520:	40010800 	.word	0x40010800
 8006524:	40010c00 	.word	0x40010c00
 8006528:	40011000 	.word	0x40011000
 800652c:	40011400 	.word	0x40011400
 8006530:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8006534:	4b0b      	ldr	r3, [pc, #44]	; (8006564 <HAL_GPIO_Init+0x304>)
 8006536:	68da      	ldr	r2, [r3, #12]
 8006538:	69bb      	ldr	r3, [r7, #24]
 800653a:	43db      	mvns	r3, r3
 800653c:	4909      	ldr	r1, [pc, #36]	; (8006564 <HAL_GPIO_Init+0x304>)
 800653e:	4013      	ands	r3, r2
 8006540:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8006542:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006544:	3301      	adds	r3, #1
 8006546:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8006548:	683b      	ldr	r3, [r7, #0]
 800654a:	681a      	ldr	r2, [r3, #0]
 800654c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800654e:	fa22 f303 	lsr.w	r3, r2, r3
 8006552:	2b00      	cmp	r3, #0
 8006554:	f47f ae8e 	bne.w	8006274 <HAL_GPIO_Init+0x14>
  }
}
 8006558:	bf00      	nop
 800655a:	bf00      	nop
 800655c:	372c      	adds	r7, #44	; 0x2c
 800655e:	46bd      	mov	sp, r7
 8006560:	bc80      	pop	{r7}
 8006562:	4770      	bx	lr
 8006564:	40010400 	.word	0x40010400

08006568 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8006568:	b480      	push	{r7}
 800656a:	b085      	sub	sp, #20
 800656c:	af00      	add	r7, sp, #0
 800656e:	6078      	str	r0, [r7, #4]
 8006570:	460b      	mov	r3, r1
 8006572:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	689a      	ldr	r2, [r3, #8]
 8006578:	887b      	ldrh	r3, [r7, #2]
 800657a:	4013      	ands	r3, r2
 800657c:	2b00      	cmp	r3, #0
 800657e:	d002      	beq.n	8006586 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8006580:	2301      	movs	r3, #1
 8006582:	73fb      	strb	r3, [r7, #15]
 8006584:	e001      	b.n	800658a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8006586:	2300      	movs	r3, #0
 8006588:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800658a:	7bfb      	ldrb	r3, [r7, #15]
}
 800658c:	4618      	mov	r0, r3
 800658e:	3714      	adds	r7, #20
 8006590:	46bd      	mov	sp, r7
 8006592:	bc80      	pop	{r7}
 8006594:	4770      	bx	lr

08006596 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8006596:	b480      	push	{r7}
 8006598:	b083      	sub	sp, #12
 800659a:	af00      	add	r7, sp, #0
 800659c:	6078      	str	r0, [r7, #4]
 800659e:	460b      	mov	r3, r1
 80065a0:	807b      	strh	r3, [r7, #2]
 80065a2:	4613      	mov	r3, r2
 80065a4:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80065a6:	787b      	ldrb	r3, [r7, #1]
 80065a8:	2b00      	cmp	r3, #0
 80065aa:	d003      	beq.n	80065b4 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80065ac:	887a      	ldrh	r2, [r7, #2]
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80065b2:	e003      	b.n	80065bc <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80065b4:	887b      	ldrh	r3, [r7, #2]
 80065b6:	041a      	lsls	r2, r3, #16
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	611a      	str	r2, [r3, #16]
}
 80065bc:	bf00      	nop
 80065be:	370c      	adds	r7, #12
 80065c0:	46bd      	mov	sp, r7
 80065c2:	bc80      	pop	{r7}
 80065c4:	4770      	bx	lr

080065c6 <HAL_IWDG_Init>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Init(IWDG_HandleTypeDef *hiwdg)
{
 80065c6:	b580      	push	{r7, lr}
 80065c8:	b084      	sub	sp, #16
 80065ca:	af00      	add	r7, sp, #0
 80065cc:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check the IWDG handle allocation */
  if (hiwdg == NULL)
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	2b00      	cmp	r3, #0
 80065d2:	d101      	bne.n	80065d8 <HAL_IWDG_Init+0x12>
  {
    return HAL_ERROR;
 80065d4:	2301      	movs	r3, #1
 80065d6:	e034      	b.n	8006642 <HAL_IWDG_Init+0x7c>
  assert_param(IS_IWDG_ALL_INSTANCE(hiwdg->Instance));
  assert_param(IS_IWDG_PRESCALER(hiwdg->Init.Prescaler));
  assert_param(IS_IWDG_RELOAD(hiwdg->Init.Reload));

  /* Enable IWDG. LSI is turned on automatically */
  __HAL_IWDG_START(hiwdg);
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	681b      	ldr	r3, [r3, #0]
 80065dc:	f64c 42cc 	movw	r2, #52428	; 0xcccc
 80065e0:	601a      	str	r2, [r3, #0]

  /* Enable write access to IWDG_PR and IWDG_RLR registers by writing
  0x5555 in KR */
  IWDG_ENABLE_WRITE_ACCESS(hiwdg);
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	681b      	ldr	r3, [r3, #0]
 80065e6:	f245 5255 	movw	r2, #21845	; 0x5555
 80065ea:	601a      	str	r2, [r3, #0]

  /* Write to IWDG registers the Prescaler & Reload values to work with */
  hiwdg->Instance->PR = hiwdg->Init.Prescaler;
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	681b      	ldr	r3, [r3, #0]
 80065f0:	687a      	ldr	r2, [r7, #4]
 80065f2:	6852      	ldr	r2, [r2, #4]
 80065f4:	605a      	str	r2, [r3, #4]
  hiwdg->Instance->RLR = hiwdg->Init.Reload;
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	681b      	ldr	r3, [r3, #0]
 80065fa:	687a      	ldr	r2, [r7, #4]
 80065fc:	6892      	ldr	r2, [r2, #8]
 80065fe:	609a      	str	r2, [r3, #8]

  /* Check pending flag, if previous update not done, return timeout */
  tickstart = HAL_GetTick();
 8006600:	f7fe fd52 	bl	80050a8 <HAL_GetTick>
 8006604:	60f8      	str	r0, [r7, #12]

  /* Wait for register to be updated */
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 8006606:	e00f      	b.n	8006628 <HAL_IWDG_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > HAL_IWDG_DEFAULT_TIMEOUT)
 8006608:	f7fe fd4e 	bl	80050a8 <HAL_GetTick>
 800660c:	4602      	mov	r2, r0
 800660e:	68fb      	ldr	r3, [r7, #12]
 8006610:	1ad3      	subs	r3, r2, r3
 8006612:	2b27      	cmp	r3, #39	; 0x27
 8006614:	d908      	bls.n	8006628 <HAL_IWDG_Init+0x62>
    {
      if ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 8006616:	687b      	ldr	r3, [r7, #4]
 8006618:	681b      	ldr	r3, [r3, #0]
 800661a:	68db      	ldr	r3, [r3, #12]
 800661c:	f003 0303 	and.w	r3, r3, #3
 8006620:	2b00      	cmp	r3, #0
 8006622:	d001      	beq.n	8006628 <HAL_IWDG_Init+0x62>
      {
        return HAL_TIMEOUT;
 8006624:	2303      	movs	r3, #3
 8006626:	e00c      	b.n	8006642 <HAL_IWDG_Init+0x7c>
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	681b      	ldr	r3, [r3, #0]
 800662c:	68db      	ldr	r3, [r3, #12]
 800662e:	f003 0303 	and.w	r3, r3, #3
 8006632:	2b00      	cmp	r3, #0
 8006634:	d1e8      	bne.n	8006608 <HAL_IWDG_Init+0x42>
      }
    }
  }

  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 8006636:	687b      	ldr	r3, [r7, #4]
 8006638:	681b      	ldr	r3, [r3, #0]
 800663a:	f64a 22aa 	movw	r2, #43690	; 0xaaaa
 800663e:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8006640:	2300      	movs	r3, #0
}
 8006642:	4618      	mov	r0, r3
 8006644:	3710      	adds	r7, #16
 8006646:	46bd      	mov	sp, r7
 8006648:	bd80      	pop	{r7, pc}

0800664a <HAL_IWDG_Refresh>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Refresh(IWDG_HandleTypeDef *hiwdg)
{
 800664a:	b480      	push	{r7}
 800664c:	b083      	sub	sp, #12
 800664e:	af00      	add	r7, sp, #0
 8006650:	6078      	str	r0, [r7, #4]
  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	681b      	ldr	r3, [r3, #0]
 8006656:	f64a 22aa 	movw	r2, #43690	; 0xaaaa
 800665a:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800665c:	2300      	movs	r3, #0
}
 800665e:	4618      	mov	r0, r3
 8006660:	370c      	adds	r7, #12
 8006662:	46bd      	mov	sp, r7
 8006664:	bc80      	pop	{r7}
 8006666:	4770      	bx	lr

08006668 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006668:	b580      	push	{r7, lr}
 800666a:	b086      	sub	sp, #24
 800666c:	af00      	add	r7, sp, #0
 800666e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	2b00      	cmp	r3, #0
 8006674:	d101      	bne.n	800667a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8006676:	2301      	movs	r3, #1
 8006678:	e26c      	b.n	8006b54 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	681b      	ldr	r3, [r3, #0]
 800667e:	f003 0301 	and.w	r3, r3, #1
 8006682:	2b00      	cmp	r3, #0
 8006684:	f000 8087 	beq.w	8006796 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8006688:	4b92      	ldr	r3, [pc, #584]	; (80068d4 <HAL_RCC_OscConfig+0x26c>)
 800668a:	685b      	ldr	r3, [r3, #4]
 800668c:	f003 030c 	and.w	r3, r3, #12
 8006690:	2b04      	cmp	r3, #4
 8006692:	d00c      	beq.n	80066ae <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8006694:	4b8f      	ldr	r3, [pc, #572]	; (80068d4 <HAL_RCC_OscConfig+0x26c>)
 8006696:	685b      	ldr	r3, [r3, #4]
 8006698:	f003 030c 	and.w	r3, r3, #12
 800669c:	2b08      	cmp	r3, #8
 800669e:	d112      	bne.n	80066c6 <HAL_RCC_OscConfig+0x5e>
 80066a0:	4b8c      	ldr	r3, [pc, #560]	; (80068d4 <HAL_RCC_OscConfig+0x26c>)
 80066a2:	685b      	ldr	r3, [r3, #4]
 80066a4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80066a8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80066ac:	d10b      	bne.n	80066c6 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80066ae:	4b89      	ldr	r3, [pc, #548]	; (80068d4 <HAL_RCC_OscConfig+0x26c>)
 80066b0:	681b      	ldr	r3, [r3, #0]
 80066b2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80066b6:	2b00      	cmp	r3, #0
 80066b8:	d06c      	beq.n	8006794 <HAL_RCC_OscConfig+0x12c>
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	685b      	ldr	r3, [r3, #4]
 80066be:	2b00      	cmp	r3, #0
 80066c0:	d168      	bne.n	8006794 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80066c2:	2301      	movs	r3, #1
 80066c4:	e246      	b.n	8006b54 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	685b      	ldr	r3, [r3, #4]
 80066ca:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80066ce:	d106      	bne.n	80066de <HAL_RCC_OscConfig+0x76>
 80066d0:	4b80      	ldr	r3, [pc, #512]	; (80068d4 <HAL_RCC_OscConfig+0x26c>)
 80066d2:	681b      	ldr	r3, [r3, #0]
 80066d4:	4a7f      	ldr	r2, [pc, #508]	; (80068d4 <HAL_RCC_OscConfig+0x26c>)
 80066d6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80066da:	6013      	str	r3, [r2, #0]
 80066dc:	e02e      	b.n	800673c <HAL_RCC_OscConfig+0xd4>
 80066de:	687b      	ldr	r3, [r7, #4]
 80066e0:	685b      	ldr	r3, [r3, #4]
 80066e2:	2b00      	cmp	r3, #0
 80066e4:	d10c      	bne.n	8006700 <HAL_RCC_OscConfig+0x98>
 80066e6:	4b7b      	ldr	r3, [pc, #492]	; (80068d4 <HAL_RCC_OscConfig+0x26c>)
 80066e8:	681b      	ldr	r3, [r3, #0]
 80066ea:	4a7a      	ldr	r2, [pc, #488]	; (80068d4 <HAL_RCC_OscConfig+0x26c>)
 80066ec:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80066f0:	6013      	str	r3, [r2, #0]
 80066f2:	4b78      	ldr	r3, [pc, #480]	; (80068d4 <HAL_RCC_OscConfig+0x26c>)
 80066f4:	681b      	ldr	r3, [r3, #0]
 80066f6:	4a77      	ldr	r2, [pc, #476]	; (80068d4 <HAL_RCC_OscConfig+0x26c>)
 80066f8:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80066fc:	6013      	str	r3, [r2, #0]
 80066fe:	e01d      	b.n	800673c <HAL_RCC_OscConfig+0xd4>
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	685b      	ldr	r3, [r3, #4]
 8006704:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8006708:	d10c      	bne.n	8006724 <HAL_RCC_OscConfig+0xbc>
 800670a:	4b72      	ldr	r3, [pc, #456]	; (80068d4 <HAL_RCC_OscConfig+0x26c>)
 800670c:	681b      	ldr	r3, [r3, #0]
 800670e:	4a71      	ldr	r2, [pc, #452]	; (80068d4 <HAL_RCC_OscConfig+0x26c>)
 8006710:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8006714:	6013      	str	r3, [r2, #0]
 8006716:	4b6f      	ldr	r3, [pc, #444]	; (80068d4 <HAL_RCC_OscConfig+0x26c>)
 8006718:	681b      	ldr	r3, [r3, #0]
 800671a:	4a6e      	ldr	r2, [pc, #440]	; (80068d4 <HAL_RCC_OscConfig+0x26c>)
 800671c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006720:	6013      	str	r3, [r2, #0]
 8006722:	e00b      	b.n	800673c <HAL_RCC_OscConfig+0xd4>
 8006724:	4b6b      	ldr	r3, [pc, #428]	; (80068d4 <HAL_RCC_OscConfig+0x26c>)
 8006726:	681b      	ldr	r3, [r3, #0]
 8006728:	4a6a      	ldr	r2, [pc, #424]	; (80068d4 <HAL_RCC_OscConfig+0x26c>)
 800672a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800672e:	6013      	str	r3, [r2, #0]
 8006730:	4b68      	ldr	r3, [pc, #416]	; (80068d4 <HAL_RCC_OscConfig+0x26c>)
 8006732:	681b      	ldr	r3, [r3, #0]
 8006734:	4a67      	ldr	r2, [pc, #412]	; (80068d4 <HAL_RCC_OscConfig+0x26c>)
 8006736:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800673a:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	685b      	ldr	r3, [r3, #4]
 8006740:	2b00      	cmp	r3, #0
 8006742:	d013      	beq.n	800676c <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006744:	f7fe fcb0 	bl	80050a8 <HAL_GetTick>
 8006748:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800674a:	e008      	b.n	800675e <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800674c:	f7fe fcac 	bl	80050a8 <HAL_GetTick>
 8006750:	4602      	mov	r2, r0
 8006752:	693b      	ldr	r3, [r7, #16]
 8006754:	1ad3      	subs	r3, r2, r3
 8006756:	2b64      	cmp	r3, #100	; 0x64
 8006758:	d901      	bls.n	800675e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800675a:	2303      	movs	r3, #3
 800675c:	e1fa      	b.n	8006b54 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800675e:	4b5d      	ldr	r3, [pc, #372]	; (80068d4 <HAL_RCC_OscConfig+0x26c>)
 8006760:	681b      	ldr	r3, [r3, #0]
 8006762:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006766:	2b00      	cmp	r3, #0
 8006768:	d0f0      	beq.n	800674c <HAL_RCC_OscConfig+0xe4>
 800676a:	e014      	b.n	8006796 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800676c:	f7fe fc9c 	bl	80050a8 <HAL_GetTick>
 8006770:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006772:	e008      	b.n	8006786 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006774:	f7fe fc98 	bl	80050a8 <HAL_GetTick>
 8006778:	4602      	mov	r2, r0
 800677a:	693b      	ldr	r3, [r7, #16]
 800677c:	1ad3      	subs	r3, r2, r3
 800677e:	2b64      	cmp	r3, #100	; 0x64
 8006780:	d901      	bls.n	8006786 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8006782:	2303      	movs	r3, #3
 8006784:	e1e6      	b.n	8006b54 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006786:	4b53      	ldr	r3, [pc, #332]	; (80068d4 <HAL_RCC_OscConfig+0x26c>)
 8006788:	681b      	ldr	r3, [r3, #0]
 800678a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800678e:	2b00      	cmp	r3, #0
 8006790:	d1f0      	bne.n	8006774 <HAL_RCC_OscConfig+0x10c>
 8006792:	e000      	b.n	8006796 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006794:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006796:	687b      	ldr	r3, [r7, #4]
 8006798:	681b      	ldr	r3, [r3, #0]
 800679a:	f003 0302 	and.w	r3, r3, #2
 800679e:	2b00      	cmp	r3, #0
 80067a0:	d063      	beq.n	800686a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80067a2:	4b4c      	ldr	r3, [pc, #304]	; (80068d4 <HAL_RCC_OscConfig+0x26c>)
 80067a4:	685b      	ldr	r3, [r3, #4]
 80067a6:	f003 030c 	and.w	r3, r3, #12
 80067aa:	2b00      	cmp	r3, #0
 80067ac:	d00b      	beq.n	80067c6 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80067ae:	4b49      	ldr	r3, [pc, #292]	; (80068d4 <HAL_RCC_OscConfig+0x26c>)
 80067b0:	685b      	ldr	r3, [r3, #4]
 80067b2:	f003 030c 	and.w	r3, r3, #12
 80067b6:	2b08      	cmp	r3, #8
 80067b8:	d11c      	bne.n	80067f4 <HAL_RCC_OscConfig+0x18c>
 80067ba:	4b46      	ldr	r3, [pc, #280]	; (80068d4 <HAL_RCC_OscConfig+0x26c>)
 80067bc:	685b      	ldr	r3, [r3, #4]
 80067be:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80067c2:	2b00      	cmp	r3, #0
 80067c4:	d116      	bne.n	80067f4 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80067c6:	4b43      	ldr	r3, [pc, #268]	; (80068d4 <HAL_RCC_OscConfig+0x26c>)
 80067c8:	681b      	ldr	r3, [r3, #0]
 80067ca:	f003 0302 	and.w	r3, r3, #2
 80067ce:	2b00      	cmp	r3, #0
 80067d0:	d005      	beq.n	80067de <HAL_RCC_OscConfig+0x176>
 80067d2:	687b      	ldr	r3, [r7, #4]
 80067d4:	691b      	ldr	r3, [r3, #16]
 80067d6:	2b01      	cmp	r3, #1
 80067d8:	d001      	beq.n	80067de <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80067da:	2301      	movs	r3, #1
 80067dc:	e1ba      	b.n	8006b54 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80067de:	4b3d      	ldr	r3, [pc, #244]	; (80068d4 <HAL_RCC_OscConfig+0x26c>)
 80067e0:	681b      	ldr	r3, [r3, #0]
 80067e2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80067e6:	687b      	ldr	r3, [r7, #4]
 80067e8:	695b      	ldr	r3, [r3, #20]
 80067ea:	00db      	lsls	r3, r3, #3
 80067ec:	4939      	ldr	r1, [pc, #228]	; (80068d4 <HAL_RCC_OscConfig+0x26c>)
 80067ee:	4313      	orrs	r3, r2
 80067f0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80067f2:	e03a      	b.n	800686a <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	691b      	ldr	r3, [r3, #16]
 80067f8:	2b00      	cmp	r3, #0
 80067fa:	d020      	beq.n	800683e <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80067fc:	4b36      	ldr	r3, [pc, #216]	; (80068d8 <HAL_RCC_OscConfig+0x270>)
 80067fe:	2201      	movs	r2, #1
 8006800:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006802:	f7fe fc51 	bl	80050a8 <HAL_GetTick>
 8006806:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006808:	e008      	b.n	800681c <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800680a:	f7fe fc4d 	bl	80050a8 <HAL_GetTick>
 800680e:	4602      	mov	r2, r0
 8006810:	693b      	ldr	r3, [r7, #16]
 8006812:	1ad3      	subs	r3, r2, r3
 8006814:	2b02      	cmp	r3, #2
 8006816:	d901      	bls.n	800681c <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8006818:	2303      	movs	r3, #3
 800681a:	e19b      	b.n	8006b54 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800681c:	4b2d      	ldr	r3, [pc, #180]	; (80068d4 <HAL_RCC_OscConfig+0x26c>)
 800681e:	681b      	ldr	r3, [r3, #0]
 8006820:	f003 0302 	and.w	r3, r3, #2
 8006824:	2b00      	cmp	r3, #0
 8006826:	d0f0      	beq.n	800680a <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006828:	4b2a      	ldr	r3, [pc, #168]	; (80068d4 <HAL_RCC_OscConfig+0x26c>)
 800682a:	681b      	ldr	r3, [r3, #0]
 800682c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8006830:	687b      	ldr	r3, [r7, #4]
 8006832:	695b      	ldr	r3, [r3, #20]
 8006834:	00db      	lsls	r3, r3, #3
 8006836:	4927      	ldr	r1, [pc, #156]	; (80068d4 <HAL_RCC_OscConfig+0x26c>)
 8006838:	4313      	orrs	r3, r2
 800683a:	600b      	str	r3, [r1, #0]
 800683c:	e015      	b.n	800686a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800683e:	4b26      	ldr	r3, [pc, #152]	; (80068d8 <HAL_RCC_OscConfig+0x270>)
 8006840:	2200      	movs	r2, #0
 8006842:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006844:	f7fe fc30 	bl	80050a8 <HAL_GetTick>
 8006848:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800684a:	e008      	b.n	800685e <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800684c:	f7fe fc2c 	bl	80050a8 <HAL_GetTick>
 8006850:	4602      	mov	r2, r0
 8006852:	693b      	ldr	r3, [r7, #16]
 8006854:	1ad3      	subs	r3, r2, r3
 8006856:	2b02      	cmp	r3, #2
 8006858:	d901      	bls.n	800685e <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800685a:	2303      	movs	r3, #3
 800685c:	e17a      	b.n	8006b54 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800685e:	4b1d      	ldr	r3, [pc, #116]	; (80068d4 <HAL_RCC_OscConfig+0x26c>)
 8006860:	681b      	ldr	r3, [r3, #0]
 8006862:	f003 0302 	and.w	r3, r3, #2
 8006866:	2b00      	cmp	r3, #0
 8006868:	d1f0      	bne.n	800684c <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800686a:	687b      	ldr	r3, [r7, #4]
 800686c:	681b      	ldr	r3, [r3, #0]
 800686e:	f003 0308 	and.w	r3, r3, #8
 8006872:	2b00      	cmp	r3, #0
 8006874:	d03a      	beq.n	80068ec <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	699b      	ldr	r3, [r3, #24]
 800687a:	2b00      	cmp	r3, #0
 800687c:	d019      	beq.n	80068b2 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800687e:	4b17      	ldr	r3, [pc, #92]	; (80068dc <HAL_RCC_OscConfig+0x274>)
 8006880:	2201      	movs	r2, #1
 8006882:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006884:	f7fe fc10 	bl	80050a8 <HAL_GetTick>
 8006888:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800688a:	e008      	b.n	800689e <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800688c:	f7fe fc0c 	bl	80050a8 <HAL_GetTick>
 8006890:	4602      	mov	r2, r0
 8006892:	693b      	ldr	r3, [r7, #16]
 8006894:	1ad3      	subs	r3, r2, r3
 8006896:	2b02      	cmp	r3, #2
 8006898:	d901      	bls.n	800689e <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800689a:	2303      	movs	r3, #3
 800689c:	e15a      	b.n	8006b54 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800689e:	4b0d      	ldr	r3, [pc, #52]	; (80068d4 <HAL_RCC_OscConfig+0x26c>)
 80068a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80068a2:	f003 0302 	and.w	r3, r3, #2
 80068a6:	2b00      	cmp	r3, #0
 80068a8:	d0f0      	beq.n	800688c <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80068aa:	2001      	movs	r0, #1
 80068ac:	f000 fad8 	bl	8006e60 <RCC_Delay>
 80068b0:	e01c      	b.n	80068ec <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80068b2:	4b0a      	ldr	r3, [pc, #40]	; (80068dc <HAL_RCC_OscConfig+0x274>)
 80068b4:	2200      	movs	r2, #0
 80068b6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80068b8:	f7fe fbf6 	bl	80050a8 <HAL_GetTick>
 80068bc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80068be:	e00f      	b.n	80068e0 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80068c0:	f7fe fbf2 	bl	80050a8 <HAL_GetTick>
 80068c4:	4602      	mov	r2, r0
 80068c6:	693b      	ldr	r3, [r7, #16]
 80068c8:	1ad3      	subs	r3, r2, r3
 80068ca:	2b02      	cmp	r3, #2
 80068cc:	d908      	bls.n	80068e0 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80068ce:	2303      	movs	r3, #3
 80068d0:	e140      	b.n	8006b54 <HAL_RCC_OscConfig+0x4ec>
 80068d2:	bf00      	nop
 80068d4:	40021000 	.word	0x40021000
 80068d8:	42420000 	.word	0x42420000
 80068dc:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80068e0:	4b9e      	ldr	r3, [pc, #632]	; (8006b5c <HAL_RCC_OscConfig+0x4f4>)
 80068e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80068e4:	f003 0302 	and.w	r3, r3, #2
 80068e8:	2b00      	cmp	r3, #0
 80068ea:	d1e9      	bne.n	80068c0 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80068ec:	687b      	ldr	r3, [r7, #4]
 80068ee:	681b      	ldr	r3, [r3, #0]
 80068f0:	f003 0304 	and.w	r3, r3, #4
 80068f4:	2b00      	cmp	r3, #0
 80068f6:	f000 80a6 	beq.w	8006a46 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80068fa:	2300      	movs	r3, #0
 80068fc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80068fe:	4b97      	ldr	r3, [pc, #604]	; (8006b5c <HAL_RCC_OscConfig+0x4f4>)
 8006900:	69db      	ldr	r3, [r3, #28]
 8006902:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006906:	2b00      	cmp	r3, #0
 8006908:	d10d      	bne.n	8006926 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800690a:	4b94      	ldr	r3, [pc, #592]	; (8006b5c <HAL_RCC_OscConfig+0x4f4>)
 800690c:	69db      	ldr	r3, [r3, #28]
 800690e:	4a93      	ldr	r2, [pc, #588]	; (8006b5c <HAL_RCC_OscConfig+0x4f4>)
 8006910:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006914:	61d3      	str	r3, [r2, #28]
 8006916:	4b91      	ldr	r3, [pc, #580]	; (8006b5c <HAL_RCC_OscConfig+0x4f4>)
 8006918:	69db      	ldr	r3, [r3, #28]
 800691a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800691e:	60bb      	str	r3, [r7, #8]
 8006920:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006922:	2301      	movs	r3, #1
 8006924:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006926:	4b8e      	ldr	r3, [pc, #568]	; (8006b60 <HAL_RCC_OscConfig+0x4f8>)
 8006928:	681b      	ldr	r3, [r3, #0]
 800692a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800692e:	2b00      	cmp	r3, #0
 8006930:	d118      	bne.n	8006964 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8006932:	4b8b      	ldr	r3, [pc, #556]	; (8006b60 <HAL_RCC_OscConfig+0x4f8>)
 8006934:	681b      	ldr	r3, [r3, #0]
 8006936:	4a8a      	ldr	r2, [pc, #552]	; (8006b60 <HAL_RCC_OscConfig+0x4f8>)
 8006938:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800693c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800693e:	f7fe fbb3 	bl	80050a8 <HAL_GetTick>
 8006942:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006944:	e008      	b.n	8006958 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006946:	f7fe fbaf 	bl	80050a8 <HAL_GetTick>
 800694a:	4602      	mov	r2, r0
 800694c:	693b      	ldr	r3, [r7, #16]
 800694e:	1ad3      	subs	r3, r2, r3
 8006950:	2b64      	cmp	r3, #100	; 0x64
 8006952:	d901      	bls.n	8006958 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8006954:	2303      	movs	r3, #3
 8006956:	e0fd      	b.n	8006b54 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006958:	4b81      	ldr	r3, [pc, #516]	; (8006b60 <HAL_RCC_OscConfig+0x4f8>)
 800695a:	681b      	ldr	r3, [r3, #0]
 800695c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006960:	2b00      	cmp	r3, #0
 8006962:	d0f0      	beq.n	8006946 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	68db      	ldr	r3, [r3, #12]
 8006968:	2b01      	cmp	r3, #1
 800696a:	d106      	bne.n	800697a <HAL_RCC_OscConfig+0x312>
 800696c:	4b7b      	ldr	r3, [pc, #492]	; (8006b5c <HAL_RCC_OscConfig+0x4f4>)
 800696e:	6a1b      	ldr	r3, [r3, #32]
 8006970:	4a7a      	ldr	r2, [pc, #488]	; (8006b5c <HAL_RCC_OscConfig+0x4f4>)
 8006972:	f043 0301 	orr.w	r3, r3, #1
 8006976:	6213      	str	r3, [r2, #32]
 8006978:	e02d      	b.n	80069d6 <HAL_RCC_OscConfig+0x36e>
 800697a:	687b      	ldr	r3, [r7, #4]
 800697c:	68db      	ldr	r3, [r3, #12]
 800697e:	2b00      	cmp	r3, #0
 8006980:	d10c      	bne.n	800699c <HAL_RCC_OscConfig+0x334>
 8006982:	4b76      	ldr	r3, [pc, #472]	; (8006b5c <HAL_RCC_OscConfig+0x4f4>)
 8006984:	6a1b      	ldr	r3, [r3, #32]
 8006986:	4a75      	ldr	r2, [pc, #468]	; (8006b5c <HAL_RCC_OscConfig+0x4f4>)
 8006988:	f023 0301 	bic.w	r3, r3, #1
 800698c:	6213      	str	r3, [r2, #32]
 800698e:	4b73      	ldr	r3, [pc, #460]	; (8006b5c <HAL_RCC_OscConfig+0x4f4>)
 8006990:	6a1b      	ldr	r3, [r3, #32]
 8006992:	4a72      	ldr	r2, [pc, #456]	; (8006b5c <HAL_RCC_OscConfig+0x4f4>)
 8006994:	f023 0304 	bic.w	r3, r3, #4
 8006998:	6213      	str	r3, [r2, #32]
 800699a:	e01c      	b.n	80069d6 <HAL_RCC_OscConfig+0x36e>
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	68db      	ldr	r3, [r3, #12]
 80069a0:	2b05      	cmp	r3, #5
 80069a2:	d10c      	bne.n	80069be <HAL_RCC_OscConfig+0x356>
 80069a4:	4b6d      	ldr	r3, [pc, #436]	; (8006b5c <HAL_RCC_OscConfig+0x4f4>)
 80069a6:	6a1b      	ldr	r3, [r3, #32]
 80069a8:	4a6c      	ldr	r2, [pc, #432]	; (8006b5c <HAL_RCC_OscConfig+0x4f4>)
 80069aa:	f043 0304 	orr.w	r3, r3, #4
 80069ae:	6213      	str	r3, [r2, #32]
 80069b0:	4b6a      	ldr	r3, [pc, #424]	; (8006b5c <HAL_RCC_OscConfig+0x4f4>)
 80069b2:	6a1b      	ldr	r3, [r3, #32]
 80069b4:	4a69      	ldr	r2, [pc, #420]	; (8006b5c <HAL_RCC_OscConfig+0x4f4>)
 80069b6:	f043 0301 	orr.w	r3, r3, #1
 80069ba:	6213      	str	r3, [r2, #32]
 80069bc:	e00b      	b.n	80069d6 <HAL_RCC_OscConfig+0x36e>
 80069be:	4b67      	ldr	r3, [pc, #412]	; (8006b5c <HAL_RCC_OscConfig+0x4f4>)
 80069c0:	6a1b      	ldr	r3, [r3, #32]
 80069c2:	4a66      	ldr	r2, [pc, #408]	; (8006b5c <HAL_RCC_OscConfig+0x4f4>)
 80069c4:	f023 0301 	bic.w	r3, r3, #1
 80069c8:	6213      	str	r3, [r2, #32]
 80069ca:	4b64      	ldr	r3, [pc, #400]	; (8006b5c <HAL_RCC_OscConfig+0x4f4>)
 80069cc:	6a1b      	ldr	r3, [r3, #32]
 80069ce:	4a63      	ldr	r2, [pc, #396]	; (8006b5c <HAL_RCC_OscConfig+0x4f4>)
 80069d0:	f023 0304 	bic.w	r3, r3, #4
 80069d4:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80069d6:	687b      	ldr	r3, [r7, #4]
 80069d8:	68db      	ldr	r3, [r3, #12]
 80069da:	2b00      	cmp	r3, #0
 80069dc:	d015      	beq.n	8006a0a <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80069de:	f7fe fb63 	bl	80050a8 <HAL_GetTick>
 80069e2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80069e4:	e00a      	b.n	80069fc <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80069e6:	f7fe fb5f 	bl	80050a8 <HAL_GetTick>
 80069ea:	4602      	mov	r2, r0
 80069ec:	693b      	ldr	r3, [r7, #16]
 80069ee:	1ad3      	subs	r3, r2, r3
 80069f0:	f241 3288 	movw	r2, #5000	; 0x1388
 80069f4:	4293      	cmp	r3, r2
 80069f6:	d901      	bls.n	80069fc <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80069f8:	2303      	movs	r3, #3
 80069fa:	e0ab      	b.n	8006b54 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80069fc:	4b57      	ldr	r3, [pc, #348]	; (8006b5c <HAL_RCC_OscConfig+0x4f4>)
 80069fe:	6a1b      	ldr	r3, [r3, #32]
 8006a00:	f003 0302 	and.w	r3, r3, #2
 8006a04:	2b00      	cmp	r3, #0
 8006a06:	d0ee      	beq.n	80069e6 <HAL_RCC_OscConfig+0x37e>
 8006a08:	e014      	b.n	8006a34 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006a0a:	f7fe fb4d 	bl	80050a8 <HAL_GetTick>
 8006a0e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006a10:	e00a      	b.n	8006a28 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006a12:	f7fe fb49 	bl	80050a8 <HAL_GetTick>
 8006a16:	4602      	mov	r2, r0
 8006a18:	693b      	ldr	r3, [r7, #16]
 8006a1a:	1ad3      	subs	r3, r2, r3
 8006a1c:	f241 3288 	movw	r2, #5000	; 0x1388
 8006a20:	4293      	cmp	r3, r2
 8006a22:	d901      	bls.n	8006a28 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8006a24:	2303      	movs	r3, #3
 8006a26:	e095      	b.n	8006b54 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006a28:	4b4c      	ldr	r3, [pc, #304]	; (8006b5c <HAL_RCC_OscConfig+0x4f4>)
 8006a2a:	6a1b      	ldr	r3, [r3, #32]
 8006a2c:	f003 0302 	and.w	r3, r3, #2
 8006a30:	2b00      	cmp	r3, #0
 8006a32:	d1ee      	bne.n	8006a12 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8006a34:	7dfb      	ldrb	r3, [r7, #23]
 8006a36:	2b01      	cmp	r3, #1
 8006a38:	d105      	bne.n	8006a46 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006a3a:	4b48      	ldr	r3, [pc, #288]	; (8006b5c <HAL_RCC_OscConfig+0x4f4>)
 8006a3c:	69db      	ldr	r3, [r3, #28]
 8006a3e:	4a47      	ldr	r2, [pc, #284]	; (8006b5c <HAL_RCC_OscConfig+0x4f4>)
 8006a40:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006a44:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006a46:	687b      	ldr	r3, [r7, #4]
 8006a48:	69db      	ldr	r3, [r3, #28]
 8006a4a:	2b00      	cmp	r3, #0
 8006a4c:	f000 8081 	beq.w	8006b52 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8006a50:	4b42      	ldr	r3, [pc, #264]	; (8006b5c <HAL_RCC_OscConfig+0x4f4>)
 8006a52:	685b      	ldr	r3, [r3, #4]
 8006a54:	f003 030c 	and.w	r3, r3, #12
 8006a58:	2b08      	cmp	r3, #8
 8006a5a:	d061      	beq.n	8006b20 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	69db      	ldr	r3, [r3, #28]
 8006a60:	2b02      	cmp	r3, #2
 8006a62:	d146      	bne.n	8006af2 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006a64:	4b3f      	ldr	r3, [pc, #252]	; (8006b64 <HAL_RCC_OscConfig+0x4fc>)
 8006a66:	2200      	movs	r2, #0
 8006a68:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006a6a:	f7fe fb1d 	bl	80050a8 <HAL_GetTick>
 8006a6e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8006a70:	e008      	b.n	8006a84 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006a72:	f7fe fb19 	bl	80050a8 <HAL_GetTick>
 8006a76:	4602      	mov	r2, r0
 8006a78:	693b      	ldr	r3, [r7, #16]
 8006a7a:	1ad3      	subs	r3, r2, r3
 8006a7c:	2b02      	cmp	r3, #2
 8006a7e:	d901      	bls.n	8006a84 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8006a80:	2303      	movs	r3, #3
 8006a82:	e067      	b.n	8006b54 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8006a84:	4b35      	ldr	r3, [pc, #212]	; (8006b5c <HAL_RCC_OscConfig+0x4f4>)
 8006a86:	681b      	ldr	r3, [r3, #0]
 8006a88:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006a8c:	2b00      	cmp	r3, #0
 8006a8e:	d1f0      	bne.n	8006a72 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	6a1b      	ldr	r3, [r3, #32]
 8006a94:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006a98:	d108      	bne.n	8006aac <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8006a9a:	4b30      	ldr	r3, [pc, #192]	; (8006b5c <HAL_RCC_OscConfig+0x4f4>)
 8006a9c:	685b      	ldr	r3, [r3, #4]
 8006a9e:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	689b      	ldr	r3, [r3, #8]
 8006aa6:	492d      	ldr	r1, [pc, #180]	; (8006b5c <HAL_RCC_OscConfig+0x4f4>)
 8006aa8:	4313      	orrs	r3, r2
 8006aaa:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8006aac:	4b2b      	ldr	r3, [pc, #172]	; (8006b5c <HAL_RCC_OscConfig+0x4f4>)
 8006aae:	685b      	ldr	r3, [r3, #4]
 8006ab0:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	6a19      	ldr	r1, [r3, #32]
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006abc:	430b      	orrs	r3, r1
 8006abe:	4927      	ldr	r1, [pc, #156]	; (8006b5c <HAL_RCC_OscConfig+0x4f4>)
 8006ac0:	4313      	orrs	r3, r2
 8006ac2:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006ac4:	4b27      	ldr	r3, [pc, #156]	; (8006b64 <HAL_RCC_OscConfig+0x4fc>)
 8006ac6:	2201      	movs	r2, #1
 8006ac8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006aca:	f7fe faed 	bl	80050a8 <HAL_GetTick>
 8006ace:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8006ad0:	e008      	b.n	8006ae4 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006ad2:	f7fe fae9 	bl	80050a8 <HAL_GetTick>
 8006ad6:	4602      	mov	r2, r0
 8006ad8:	693b      	ldr	r3, [r7, #16]
 8006ada:	1ad3      	subs	r3, r2, r3
 8006adc:	2b02      	cmp	r3, #2
 8006ade:	d901      	bls.n	8006ae4 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8006ae0:	2303      	movs	r3, #3
 8006ae2:	e037      	b.n	8006b54 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8006ae4:	4b1d      	ldr	r3, [pc, #116]	; (8006b5c <HAL_RCC_OscConfig+0x4f4>)
 8006ae6:	681b      	ldr	r3, [r3, #0]
 8006ae8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006aec:	2b00      	cmp	r3, #0
 8006aee:	d0f0      	beq.n	8006ad2 <HAL_RCC_OscConfig+0x46a>
 8006af0:	e02f      	b.n	8006b52 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006af2:	4b1c      	ldr	r3, [pc, #112]	; (8006b64 <HAL_RCC_OscConfig+0x4fc>)
 8006af4:	2200      	movs	r2, #0
 8006af6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006af8:	f7fe fad6 	bl	80050a8 <HAL_GetTick>
 8006afc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8006afe:	e008      	b.n	8006b12 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006b00:	f7fe fad2 	bl	80050a8 <HAL_GetTick>
 8006b04:	4602      	mov	r2, r0
 8006b06:	693b      	ldr	r3, [r7, #16]
 8006b08:	1ad3      	subs	r3, r2, r3
 8006b0a:	2b02      	cmp	r3, #2
 8006b0c:	d901      	bls.n	8006b12 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8006b0e:	2303      	movs	r3, #3
 8006b10:	e020      	b.n	8006b54 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8006b12:	4b12      	ldr	r3, [pc, #72]	; (8006b5c <HAL_RCC_OscConfig+0x4f4>)
 8006b14:	681b      	ldr	r3, [r3, #0]
 8006b16:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006b1a:	2b00      	cmp	r3, #0
 8006b1c:	d1f0      	bne.n	8006b00 <HAL_RCC_OscConfig+0x498>
 8006b1e:	e018      	b.n	8006b52 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	69db      	ldr	r3, [r3, #28]
 8006b24:	2b01      	cmp	r3, #1
 8006b26:	d101      	bne.n	8006b2c <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8006b28:	2301      	movs	r3, #1
 8006b2a:	e013      	b.n	8006b54 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8006b2c:	4b0b      	ldr	r3, [pc, #44]	; (8006b5c <HAL_RCC_OscConfig+0x4f4>)
 8006b2e:	685b      	ldr	r3, [r3, #4]
 8006b30:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006b32:	68fb      	ldr	r3, [r7, #12]
 8006b34:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8006b38:	687b      	ldr	r3, [r7, #4]
 8006b3a:	6a1b      	ldr	r3, [r3, #32]
 8006b3c:	429a      	cmp	r2, r3
 8006b3e:	d106      	bne.n	8006b4e <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8006b40:	68fb      	ldr	r3, [r7, #12]
 8006b42:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006b4a:	429a      	cmp	r2, r3
 8006b4c:	d001      	beq.n	8006b52 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8006b4e:	2301      	movs	r3, #1
 8006b50:	e000      	b.n	8006b54 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8006b52:	2300      	movs	r3, #0
}
 8006b54:	4618      	mov	r0, r3
 8006b56:	3718      	adds	r7, #24
 8006b58:	46bd      	mov	sp, r7
 8006b5a:	bd80      	pop	{r7, pc}
 8006b5c:	40021000 	.word	0x40021000
 8006b60:	40007000 	.word	0x40007000
 8006b64:	42420060 	.word	0x42420060

08006b68 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006b68:	b580      	push	{r7, lr}
 8006b6a:	b084      	sub	sp, #16
 8006b6c:	af00      	add	r7, sp, #0
 8006b6e:	6078      	str	r0, [r7, #4]
 8006b70:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8006b72:	687b      	ldr	r3, [r7, #4]
 8006b74:	2b00      	cmp	r3, #0
 8006b76:	d101      	bne.n	8006b7c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006b78:	2301      	movs	r3, #1
 8006b7a:	e0d0      	b.n	8006d1e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8006b7c:	4b6a      	ldr	r3, [pc, #424]	; (8006d28 <HAL_RCC_ClockConfig+0x1c0>)
 8006b7e:	681b      	ldr	r3, [r3, #0]
 8006b80:	f003 0307 	and.w	r3, r3, #7
 8006b84:	683a      	ldr	r2, [r7, #0]
 8006b86:	429a      	cmp	r2, r3
 8006b88:	d910      	bls.n	8006bac <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006b8a:	4b67      	ldr	r3, [pc, #412]	; (8006d28 <HAL_RCC_ClockConfig+0x1c0>)
 8006b8c:	681b      	ldr	r3, [r3, #0]
 8006b8e:	f023 0207 	bic.w	r2, r3, #7
 8006b92:	4965      	ldr	r1, [pc, #404]	; (8006d28 <HAL_RCC_ClockConfig+0x1c0>)
 8006b94:	683b      	ldr	r3, [r7, #0]
 8006b96:	4313      	orrs	r3, r2
 8006b98:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006b9a:	4b63      	ldr	r3, [pc, #396]	; (8006d28 <HAL_RCC_ClockConfig+0x1c0>)
 8006b9c:	681b      	ldr	r3, [r3, #0]
 8006b9e:	f003 0307 	and.w	r3, r3, #7
 8006ba2:	683a      	ldr	r2, [r7, #0]
 8006ba4:	429a      	cmp	r2, r3
 8006ba6:	d001      	beq.n	8006bac <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8006ba8:	2301      	movs	r3, #1
 8006baa:	e0b8      	b.n	8006d1e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006bac:	687b      	ldr	r3, [r7, #4]
 8006bae:	681b      	ldr	r3, [r3, #0]
 8006bb0:	f003 0302 	and.w	r3, r3, #2
 8006bb4:	2b00      	cmp	r3, #0
 8006bb6:	d020      	beq.n	8006bfa <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	681b      	ldr	r3, [r3, #0]
 8006bbc:	f003 0304 	and.w	r3, r3, #4
 8006bc0:	2b00      	cmp	r3, #0
 8006bc2:	d005      	beq.n	8006bd0 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006bc4:	4b59      	ldr	r3, [pc, #356]	; (8006d2c <HAL_RCC_ClockConfig+0x1c4>)
 8006bc6:	685b      	ldr	r3, [r3, #4]
 8006bc8:	4a58      	ldr	r2, [pc, #352]	; (8006d2c <HAL_RCC_ClockConfig+0x1c4>)
 8006bca:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8006bce:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	681b      	ldr	r3, [r3, #0]
 8006bd4:	f003 0308 	and.w	r3, r3, #8
 8006bd8:	2b00      	cmp	r3, #0
 8006bda:	d005      	beq.n	8006be8 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8006bdc:	4b53      	ldr	r3, [pc, #332]	; (8006d2c <HAL_RCC_ClockConfig+0x1c4>)
 8006bde:	685b      	ldr	r3, [r3, #4]
 8006be0:	4a52      	ldr	r2, [pc, #328]	; (8006d2c <HAL_RCC_ClockConfig+0x1c4>)
 8006be2:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8006be6:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006be8:	4b50      	ldr	r3, [pc, #320]	; (8006d2c <HAL_RCC_ClockConfig+0x1c4>)
 8006bea:	685b      	ldr	r3, [r3, #4]
 8006bec:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8006bf0:	687b      	ldr	r3, [r7, #4]
 8006bf2:	689b      	ldr	r3, [r3, #8]
 8006bf4:	494d      	ldr	r1, [pc, #308]	; (8006d2c <HAL_RCC_ClockConfig+0x1c4>)
 8006bf6:	4313      	orrs	r3, r2
 8006bf8:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006bfa:	687b      	ldr	r3, [r7, #4]
 8006bfc:	681b      	ldr	r3, [r3, #0]
 8006bfe:	f003 0301 	and.w	r3, r3, #1
 8006c02:	2b00      	cmp	r3, #0
 8006c04:	d040      	beq.n	8006c88 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	685b      	ldr	r3, [r3, #4]
 8006c0a:	2b01      	cmp	r3, #1
 8006c0c:	d107      	bne.n	8006c1e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006c0e:	4b47      	ldr	r3, [pc, #284]	; (8006d2c <HAL_RCC_ClockConfig+0x1c4>)
 8006c10:	681b      	ldr	r3, [r3, #0]
 8006c12:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006c16:	2b00      	cmp	r3, #0
 8006c18:	d115      	bne.n	8006c46 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006c1a:	2301      	movs	r3, #1
 8006c1c:	e07f      	b.n	8006d1e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8006c1e:	687b      	ldr	r3, [r7, #4]
 8006c20:	685b      	ldr	r3, [r3, #4]
 8006c22:	2b02      	cmp	r3, #2
 8006c24:	d107      	bne.n	8006c36 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006c26:	4b41      	ldr	r3, [pc, #260]	; (8006d2c <HAL_RCC_ClockConfig+0x1c4>)
 8006c28:	681b      	ldr	r3, [r3, #0]
 8006c2a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006c2e:	2b00      	cmp	r3, #0
 8006c30:	d109      	bne.n	8006c46 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006c32:	2301      	movs	r3, #1
 8006c34:	e073      	b.n	8006d1e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006c36:	4b3d      	ldr	r3, [pc, #244]	; (8006d2c <HAL_RCC_ClockConfig+0x1c4>)
 8006c38:	681b      	ldr	r3, [r3, #0]
 8006c3a:	f003 0302 	and.w	r3, r3, #2
 8006c3e:	2b00      	cmp	r3, #0
 8006c40:	d101      	bne.n	8006c46 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006c42:	2301      	movs	r3, #1
 8006c44:	e06b      	b.n	8006d1e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8006c46:	4b39      	ldr	r3, [pc, #228]	; (8006d2c <HAL_RCC_ClockConfig+0x1c4>)
 8006c48:	685b      	ldr	r3, [r3, #4]
 8006c4a:	f023 0203 	bic.w	r2, r3, #3
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	685b      	ldr	r3, [r3, #4]
 8006c52:	4936      	ldr	r1, [pc, #216]	; (8006d2c <HAL_RCC_ClockConfig+0x1c4>)
 8006c54:	4313      	orrs	r3, r2
 8006c56:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006c58:	f7fe fa26 	bl	80050a8 <HAL_GetTick>
 8006c5c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006c5e:	e00a      	b.n	8006c76 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006c60:	f7fe fa22 	bl	80050a8 <HAL_GetTick>
 8006c64:	4602      	mov	r2, r0
 8006c66:	68fb      	ldr	r3, [r7, #12]
 8006c68:	1ad3      	subs	r3, r2, r3
 8006c6a:	f241 3288 	movw	r2, #5000	; 0x1388
 8006c6e:	4293      	cmp	r3, r2
 8006c70:	d901      	bls.n	8006c76 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8006c72:	2303      	movs	r3, #3
 8006c74:	e053      	b.n	8006d1e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006c76:	4b2d      	ldr	r3, [pc, #180]	; (8006d2c <HAL_RCC_ClockConfig+0x1c4>)
 8006c78:	685b      	ldr	r3, [r3, #4]
 8006c7a:	f003 020c 	and.w	r2, r3, #12
 8006c7e:	687b      	ldr	r3, [r7, #4]
 8006c80:	685b      	ldr	r3, [r3, #4]
 8006c82:	009b      	lsls	r3, r3, #2
 8006c84:	429a      	cmp	r2, r3
 8006c86:	d1eb      	bne.n	8006c60 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8006c88:	4b27      	ldr	r3, [pc, #156]	; (8006d28 <HAL_RCC_ClockConfig+0x1c0>)
 8006c8a:	681b      	ldr	r3, [r3, #0]
 8006c8c:	f003 0307 	and.w	r3, r3, #7
 8006c90:	683a      	ldr	r2, [r7, #0]
 8006c92:	429a      	cmp	r2, r3
 8006c94:	d210      	bcs.n	8006cb8 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006c96:	4b24      	ldr	r3, [pc, #144]	; (8006d28 <HAL_RCC_ClockConfig+0x1c0>)
 8006c98:	681b      	ldr	r3, [r3, #0]
 8006c9a:	f023 0207 	bic.w	r2, r3, #7
 8006c9e:	4922      	ldr	r1, [pc, #136]	; (8006d28 <HAL_RCC_ClockConfig+0x1c0>)
 8006ca0:	683b      	ldr	r3, [r7, #0]
 8006ca2:	4313      	orrs	r3, r2
 8006ca4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006ca6:	4b20      	ldr	r3, [pc, #128]	; (8006d28 <HAL_RCC_ClockConfig+0x1c0>)
 8006ca8:	681b      	ldr	r3, [r3, #0]
 8006caa:	f003 0307 	and.w	r3, r3, #7
 8006cae:	683a      	ldr	r2, [r7, #0]
 8006cb0:	429a      	cmp	r2, r3
 8006cb2:	d001      	beq.n	8006cb8 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8006cb4:	2301      	movs	r3, #1
 8006cb6:	e032      	b.n	8006d1e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006cb8:	687b      	ldr	r3, [r7, #4]
 8006cba:	681b      	ldr	r3, [r3, #0]
 8006cbc:	f003 0304 	and.w	r3, r3, #4
 8006cc0:	2b00      	cmp	r3, #0
 8006cc2:	d008      	beq.n	8006cd6 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006cc4:	4b19      	ldr	r3, [pc, #100]	; (8006d2c <HAL_RCC_ClockConfig+0x1c4>)
 8006cc6:	685b      	ldr	r3, [r3, #4]
 8006cc8:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8006ccc:	687b      	ldr	r3, [r7, #4]
 8006cce:	68db      	ldr	r3, [r3, #12]
 8006cd0:	4916      	ldr	r1, [pc, #88]	; (8006d2c <HAL_RCC_ClockConfig+0x1c4>)
 8006cd2:	4313      	orrs	r3, r2
 8006cd4:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006cd6:	687b      	ldr	r3, [r7, #4]
 8006cd8:	681b      	ldr	r3, [r3, #0]
 8006cda:	f003 0308 	and.w	r3, r3, #8
 8006cde:	2b00      	cmp	r3, #0
 8006ce0:	d009      	beq.n	8006cf6 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8006ce2:	4b12      	ldr	r3, [pc, #72]	; (8006d2c <HAL_RCC_ClockConfig+0x1c4>)
 8006ce4:	685b      	ldr	r3, [r3, #4]
 8006ce6:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8006cea:	687b      	ldr	r3, [r7, #4]
 8006cec:	691b      	ldr	r3, [r3, #16]
 8006cee:	00db      	lsls	r3, r3, #3
 8006cf0:	490e      	ldr	r1, [pc, #56]	; (8006d2c <HAL_RCC_ClockConfig+0x1c4>)
 8006cf2:	4313      	orrs	r3, r2
 8006cf4:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8006cf6:	f000 f821 	bl	8006d3c <HAL_RCC_GetSysClockFreq>
 8006cfa:	4602      	mov	r2, r0
 8006cfc:	4b0b      	ldr	r3, [pc, #44]	; (8006d2c <HAL_RCC_ClockConfig+0x1c4>)
 8006cfe:	685b      	ldr	r3, [r3, #4]
 8006d00:	091b      	lsrs	r3, r3, #4
 8006d02:	f003 030f 	and.w	r3, r3, #15
 8006d06:	490a      	ldr	r1, [pc, #40]	; (8006d30 <HAL_RCC_ClockConfig+0x1c8>)
 8006d08:	5ccb      	ldrb	r3, [r1, r3]
 8006d0a:	fa22 f303 	lsr.w	r3, r2, r3
 8006d0e:	4a09      	ldr	r2, [pc, #36]	; (8006d34 <HAL_RCC_ClockConfig+0x1cc>)
 8006d10:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8006d12:	4b09      	ldr	r3, [pc, #36]	; (8006d38 <HAL_RCC_ClockConfig+0x1d0>)
 8006d14:	681b      	ldr	r3, [r3, #0]
 8006d16:	4618      	mov	r0, r3
 8006d18:	f7fe f984 	bl	8005024 <HAL_InitTick>

  return HAL_OK;
 8006d1c:	2300      	movs	r3, #0
}
 8006d1e:	4618      	mov	r0, r3
 8006d20:	3710      	adds	r7, #16
 8006d22:	46bd      	mov	sp, r7
 8006d24:	bd80      	pop	{r7, pc}
 8006d26:	bf00      	nop
 8006d28:	40022000 	.word	0x40022000
 8006d2c:	40021000 	.word	0x40021000
 8006d30:	08007c18 	.word	0x08007c18
 8006d34:	20000190 	.word	0x20000190
 8006d38:	20000194 	.word	0x20000194

08006d3c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006d3c:	b490      	push	{r4, r7}
 8006d3e:	b08a      	sub	sp, #40	; 0x28
 8006d40:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8006d42:	4b2a      	ldr	r3, [pc, #168]	; (8006dec <HAL_RCC_GetSysClockFreq+0xb0>)
 8006d44:	1d3c      	adds	r4, r7, #4
 8006d46:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8006d48:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8006d4c:	f240 2301 	movw	r3, #513	; 0x201
 8006d50:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8006d52:	2300      	movs	r3, #0
 8006d54:	61fb      	str	r3, [r7, #28]
 8006d56:	2300      	movs	r3, #0
 8006d58:	61bb      	str	r3, [r7, #24]
 8006d5a:	2300      	movs	r3, #0
 8006d5c:	627b      	str	r3, [r7, #36]	; 0x24
 8006d5e:	2300      	movs	r3, #0
 8006d60:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8006d62:	2300      	movs	r3, #0
 8006d64:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8006d66:	4b22      	ldr	r3, [pc, #136]	; (8006df0 <HAL_RCC_GetSysClockFreq+0xb4>)
 8006d68:	685b      	ldr	r3, [r3, #4]
 8006d6a:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8006d6c:	69fb      	ldr	r3, [r7, #28]
 8006d6e:	f003 030c 	and.w	r3, r3, #12
 8006d72:	2b04      	cmp	r3, #4
 8006d74:	d002      	beq.n	8006d7c <HAL_RCC_GetSysClockFreq+0x40>
 8006d76:	2b08      	cmp	r3, #8
 8006d78:	d003      	beq.n	8006d82 <HAL_RCC_GetSysClockFreq+0x46>
 8006d7a:	e02d      	b.n	8006dd8 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8006d7c:	4b1d      	ldr	r3, [pc, #116]	; (8006df4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8006d7e:	623b      	str	r3, [r7, #32]
      break;
 8006d80:	e02d      	b.n	8006dde <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8006d82:	69fb      	ldr	r3, [r7, #28]
 8006d84:	0c9b      	lsrs	r3, r3, #18
 8006d86:	f003 030f 	and.w	r3, r3, #15
 8006d8a:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8006d8e:	4413      	add	r3, r2
 8006d90:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8006d94:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8006d96:	69fb      	ldr	r3, [r7, #28]
 8006d98:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006d9c:	2b00      	cmp	r3, #0
 8006d9e:	d013      	beq.n	8006dc8 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8006da0:	4b13      	ldr	r3, [pc, #76]	; (8006df0 <HAL_RCC_GetSysClockFreq+0xb4>)
 8006da2:	685b      	ldr	r3, [r3, #4]
 8006da4:	0c5b      	lsrs	r3, r3, #17
 8006da6:	f003 0301 	and.w	r3, r3, #1
 8006daa:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8006dae:	4413      	add	r3, r2
 8006db0:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8006db4:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8006db6:	697b      	ldr	r3, [r7, #20]
 8006db8:	4a0e      	ldr	r2, [pc, #56]	; (8006df4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8006dba:	fb02 f203 	mul.w	r2, r2, r3
 8006dbe:	69bb      	ldr	r3, [r7, #24]
 8006dc0:	fbb2 f3f3 	udiv	r3, r2, r3
 8006dc4:	627b      	str	r3, [r7, #36]	; 0x24
 8006dc6:	e004      	b.n	8006dd2 <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8006dc8:	697b      	ldr	r3, [r7, #20]
 8006dca:	4a0b      	ldr	r2, [pc, #44]	; (8006df8 <HAL_RCC_GetSysClockFreq+0xbc>)
 8006dcc:	fb02 f303 	mul.w	r3, r2, r3
 8006dd0:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8006dd2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006dd4:	623b      	str	r3, [r7, #32]
      break;
 8006dd6:	e002      	b.n	8006dde <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8006dd8:	4b06      	ldr	r3, [pc, #24]	; (8006df4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8006dda:	623b      	str	r3, [r7, #32]
      break;
 8006ddc:	bf00      	nop
    }
  }
  return sysclockfreq;
 8006dde:	6a3b      	ldr	r3, [r7, #32]
}
 8006de0:	4618      	mov	r0, r3
 8006de2:	3728      	adds	r7, #40	; 0x28
 8006de4:	46bd      	mov	sp, r7
 8006de6:	bc90      	pop	{r4, r7}
 8006de8:	4770      	bx	lr
 8006dea:	bf00      	nop
 8006dec:	08007bb0 	.word	0x08007bb0
 8006df0:	40021000 	.word	0x40021000
 8006df4:	007a1200 	.word	0x007a1200
 8006df8:	003d0900 	.word	0x003d0900

08006dfc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006dfc:	b480      	push	{r7}
 8006dfe:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006e00:	4b02      	ldr	r3, [pc, #8]	; (8006e0c <HAL_RCC_GetHCLKFreq+0x10>)
 8006e02:	681b      	ldr	r3, [r3, #0]
}
 8006e04:	4618      	mov	r0, r3
 8006e06:	46bd      	mov	sp, r7
 8006e08:	bc80      	pop	{r7}
 8006e0a:	4770      	bx	lr
 8006e0c:	20000190 	.word	0x20000190

08006e10 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006e10:	b580      	push	{r7, lr}
 8006e12:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8006e14:	f7ff fff2 	bl	8006dfc <HAL_RCC_GetHCLKFreq>
 8006e18:	4602      	mov	r2, r0
 8006e1a:	4b05      	ldr	r3, [pc, #20]	; (8006e30 <HAL_RCC_GetPCLK1Freq+0x20>)
 8006e1c:	685b      	ldr	r3, [r3, #4]
 8006e1e:	0a1b      	lsrs	r3, r3, #8
 8006e20:	f003 0307 	and.w	r3, r3, #7
 8006e24:	4903      	ldr	r1, [pc, #12]	; (8006e34 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006e26:	5ccb      	ldrb	r3, [r1, r3]
 8006e28:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006e2c:	4618      	mov	r0, r3
 8006e2e:	bd80      	pop	{r7, pc}
 8006e30:	40021000 	.word	0x40021000
 8006e34:	08007c28 	.word	0x08007c28

08006e38 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006e38:	b580      	push	{r7, lr}
 8006e3a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8006e3c:	f7ff ffde 	bl	8006dfc <HAL_RCC_GetHCLKFreq>
 8006e40:	4602      	mov	r2, r0
 8006e42:	4b05      	ldr	r3, [pc, #20]	; (8006e58 <HAL_RCC_GetPCLK2Freq+0x20>)
 8006e44:	685b      	ldr	r3, [r3, #4]
 8006e46:	0adb      	lsrs	r3, r3, #11
 8006e48:	f003 0307 	and.w	r3, r3, #7
 8006e4c:	4903      	ldr	r1, [pc, #12]	; (8006e5c <HAL_RCC_GetPCLK2Freq+0x24>)
 8006e4e:	5ccb      	ldrb	r3, [r1, r3]
 8006e50:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006e54:	4618      	mov	r0, r3
 8006e56:	bd80      	pop	{r7, pc}
 8006e58:	40021000 	.word	0x40021000
 8006e5c:	08007c28 	.word	0x08007c28

08006e60 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8006e60:	b480      	push	{r7}
 8006e62:	b085      	sub	sp, #20
 8006e64:	af00      	add	r7, sp, #0
 8006e66:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8006e68:	4b0a      	ldr	r3, [pc, #40]	; (8006e94 <RCC_Delay+0x34>)
 8006e6a:	681b      	ldr	r3, [r3, #0]
 8006e6c:	4a0a      	ldr	r2, [pc, #40]	; (8006e98 <RCC_Delay+0x38>)
 8006e6e:	fba2 2303 	umull	r2, r3, r2, r3
 8006e72:	0a5b      	lsrs	r3, r3, #9
 8006e74:	687a      	ldr	r2, [r7, #4]
 8006e76:	fb02 f303 	mul.w	r3, r2, r3
 8006e7a:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8006e7c:	bf00      	nop
  }
  while (Delay --);
 8006e7e:	68fb      	ldr	r3, [r7, #12]
 8006e80:	1e5a      	subs	r2, r3, #1
 8006e82:	60fa      	str	r2, [r7, #12]
 8006e84:	2b00      	cmp	r3, #0
 8006e86:	d1f9      	bne.n	8006e7c <RCC_Delay+0x1c>
}
 8006e88:	bf00      	nop
 8006e8a:	bf00      	nop
 8006e8c:	3714      	adds	r7, #20
 8006e8e:	46bd      	mov	sp, r7
 8006e90:	bc80      	pop	{r7}
 8006e92:	4770      	bx	lr
 8006e94:	20000190 	.word	0x20000190
 8006e98:	10624dd3 	.word	0x10624dd3

08006e9c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006e9c:	b580      	push	{r7, lr}
 8006e9e:	b082      	sub	sp, #8
 8006ea0:	af00      	add	r7, sp, #0
 8006ea2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	2b00      	cmp	r3, #0
 8006ea8:	d101      	bne.n	8006eae <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006eaa:	2301      	movs	r3, #1
 8006eac:	e041      	b.n	8006f32 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006eae:	687b      	ldr	r3, [r7, #4]
 8006eb0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006eb4:	b2db      	uxtb	r3, r3
 8006eb6:	2b00      	cmp	r3, #0
 8006eb8:	d106      	bne.n	8006ec8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006eba:	687b      	ldr	r3, [r7, #4]
 8006ebc:	2200      	movs	r2, #0
 8006ebe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006ec2:	6878      	ldr	r0, [r7, #4]
 8006ec4:	f7fd ff02 	bl	8004ccc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006ec8:	687b      	ldr	r3, [r7, #4]
 8006eca:	2202      	movs	r2, #2
 8006ecc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006ed0:	687b      	ldr	r3, [r7, #4]
 8006ed2:	681a      	ldr	r2, [r3, #0]
 8006ed4:	687b      	ldr	r3, [r7, #4]
 8006ed6:	3304      	adds	r3, #4
 8006ed8:	4619      	mov	r1, r3
 8006eda:	4610      	mov	r0, r2
 8006edc:	f000 fa70 	bl	80073c0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006ee0:	687b      	ldr	r3, [r7, #4]
 8006ee2:	2201      	movs	r2, #1
 8006ee4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006ee8:	687b      	ldr	r3, [r7, #4]
 8006eea:	2201      	movs	r2, #1
 8006eec:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006ef0:	687b      	ldr	r3, [r7, #4]
 8006ef2:	2201      	movs	r2, #1
 8006ef4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006ef8:	687b      	ldr	r3, [r7, #4]
 8006efa:	2201      	movs	r2, #1
 8006efc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	2201      	movs	r2, #1
 8006f04:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006f08:	687b      	ldr	r3, [r7, #4]
 8006f0a:	2201      	movs	r2, #1
 8006f0c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006f10:	687b      	ldr	r3, [r7, #4]
 8006f12:	2201      	movs	r2, #1
 8006f14:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8006f18:	687b      	ldr	r3, [r7, #4]
 8006f1a:	2201      	movs	r2, #1
 8006f1c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006f20:	687b      	ldr	r3, [r7, #4]
 8006f22:	2201      	movs	r2, #1
 8006f24:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006f28:	687b      	ldr	r3, [r7, #4]
 8006f2a:	2201      	movs	r2, #1
 8006f2c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006f30:	2300      	movs	r3, #0
}
 8006f32:	4618      	mov	r0, r3
 8006f34:	3708      	adds	r7, #8
 8006f36:	46bd      	mov	sp, r7
 8006f38:	bd80      	pop	{r7, pc}
	...

08006f3c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006f3c:	b480      	push	{r7}
 8006f3e:	b085      	sub	sp, #20
 8006f40:	af00      	add	r7, sp, #0
 8006f42:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006f44:	687b      	ldr	r3, [r7, #4]
 8006f46:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006f4a:	b2db      	uxtb	r3, r3
 8006f4c:	2b01      	cmp	r3, #1
 8006f4e:	d001      	beq.n	8006f54 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8006f50:	2301      	movs	r3, #1
 8006f52:	e03a      	b.n	8006fca <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006f54:	687b      	ldr	r3, [r7, #4]
 8006f56:	2202      	movs	r2, #2
 8006f58:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006f5c:	687b      	ldr	r3, [r7, #4]
 8006f5e:	681b      	ldr	r3, [r3, #0]
 8006f60:	68da      	ldr	r2, [r3, #12]
 8006f62:	687b      	ldr	r3, [r7, #4]
 8006f64:	681b      	ldr	r3, [r3, #0]
 8006f66:	f042 0201 	orr.w	r2, r2, #1
 8006f6a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006f6c:	687b      	ldr	r3, [r7, #4]
 8006f6e:	681b      	ldr	r3, [r3, #0]
 8006f70:	4a18      	ldr	r2, [pc, #96]	; (8006fd4 <HAL_TIM_Base_Start_IT+0x98>)
 8006f72:	4293      	cmp	r3, r2
 8006f74:	d00e      	beq.n	8006f94 <HAL_TIM_Base_Start_IT+0x58>
 8006f76:	687b      	ldr	r3, [r7, #4]
 8006f78:	681b      	ldr	r3, [r3, #0]
 8006f7a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006f7e:	d009      	beq.n	8006f94 <HAL_TIM_Base_Start_IT+0x58>
 8006f80:	687b      	ldr	r3, [r7, #4]
 8006f82:	681b      	ldr	r3, [r3, #0]
 8006f84:	4a14      	ldr	r2, [pc, #80]	; (8006fd8 <HAL_TIM_Base_Start_IT+0x9c>)
 8006f86:	4293      	cmp	r3, r2
 8006f88:	d004      	beq.n	8006f94 <HAL_TIM_Base_Start_IT+0x58>
 8006f8a:	687b      	ldr	r3, [r7, #4]
 8006f8c:	681b      	ldr	r3, [r3, #0]
 8006f8e:	4a13      	ldr	r2, [pc, #76]	; (8006fdc <HAL_TIM_Base_Start_IT+0xa0>)
 8006f90:	4293      	cmp	r3, r2
 8006f92:	d111      	bne.n	8006fb8 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006f94:	687b      	ldr	r3, [r7, #4]
 8006f96:	681b      	ldr	r3, [r3, #0]
 8006f98:	689b      	ldr	r3, [r3, #8]
 8006f9a:	f003 0307 	and.w	r3, r3, #7
 8006f9e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006fa0:	68fb      	ldr	r3, [r7, #12]
 8006fa2:	2b06      	cmp	r3, #6
 8006fa4:	d010      	beq.n	8006fc8 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8006fa6:	687b      	ldr	r3, [r7, #4]
 8006fa8:	681b      	ldr	r3, [r3, #0]
 8006faa:	681a      	ldr	r2, [r3, #0]
 8006fac:	687b      	ldr	r3, [r7, #4]
 8006fae:	681b      	ldr	r3, [r3, #0]
 8006fb0:	f042 0201 	orr.w	r2, r2, #1
 8006fb4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006fb6:	e007      	b.n	8006fc8 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006fb8:	687b      	ldr	r3, [r7, #4]
 8006fba:	681b      	ldr	r3, [r3, #0]
 8006fbc:	681a      	ldr	r2, [r3, #0]
 8006fbe:	687b      	ldr	r3, [r7, #4]
 8006fc0:	681b      	ldr	r3, [r3, #0]
 8006fc2:	f042 0201 	orr.w	r2, r2, #1
 8006fc6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006fc8:	2300      	movs	r3, #0
}
 8006fca:	4618      	mov	r0, r3
 8006fcc:	3714      	adds	r7, #20
 8006fce:	46bd      	mov	sp, r7
 8006fd0:	bc80      	pop	{r7}
 8006fd2:	4770      	bx	lr
 8006fd4:	40012c00 	.word	0x40012c00
 8006fd8:	40000400 	.word	0x40000400
 8006fdc:	40000800 	.word	0x40000800

08006fe0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006fe0:	b580      	push	{r7, lr}
 8006fe2:	b082      	sub	sp, #8
 8006fe4:	af00      	add	r7, sp, #0
 8006fe6:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8006fe8:	687b      	ldr	r3, [r7, #4]
 8006fea:	681b      	ldr	r3, [r3, #0]
 8006fec:	691b      	ldr	r3, [r3, #16]
 8006fee:	f003 0302 	and.w	r3, r3, #2
 8006ff2:	2b02      	cmp	r3, #2
 8006ff4:	d122      	bne.n	800703c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8006ff6:	687b      	ldr	r3, [r7, #4]
 8006ff8:	681b      	ldr	r3, [r3, #0]
 8006ffa:	68db      	ldr	r3, [r3, #12]
 8006ffc:	f003 0302 	and.w	r3, r3, #2
 8007000:	2b02      	cmp	r3, #2
 8007002:	d11b      	bne.n	800703c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8007004:	687b      	ldr	r3, [r7, #4]
 8007006:	681b      	ldr	r3, [r3, #0]
 8007008:	f06f 0202 	mvn.w	r2, #2
 800700c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800700e:	687b      	ldr	r3, [r7, #4]
 8007010:	2201      	movs	r2, #1
 8007012:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8007014:	687b      	ldr	r3, [r7, #4]
 8007016:	681b      	ldr	r3, [r3, #0]
 8007018:	699b      	ldr	r3, [r3, #24]
 800701a:	f003 0303 	and.w	r3, r3, #3
 800701e:	2b00      	cmp	r3, #0
 8007020:	d003      	beq.n	800702a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8007022:	6878      	ldr	r0, [r7, #4]
 8007024:	f000 f9b1 	bl	800738a <HAL_TIM_IC_CaptureCallback>
 8007028:	e005      	b.n	8007036 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800702a:	6878      	ldr	r0, [r7, #4]
 800702c:	f000 f9a4 	bl	8007378 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007030:	6878      	ldr	r0, [r7, #4]
 8007032:	f000 f9b3 	bl	800739c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007036:	687b      	ldr	r3, [r7, #4]
 8007038:	2200      	movs	r2, #0
 800703a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	681b      	ldr	r3, [r3, #0]
 8007040:	691b      	ldr	r3, [r3, #16]
 8007042:	f003 0304 	and.w	r3, r3, #4
 8007046:	2b04      	cmp	r3, #4
 8007048:	d122      	bne.n	8007090 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800704a:	687b      	ldr	r3, [r7, #4]
 800704c:	681b      	ldr	r3, [r3, #0]
 800704e:	68db      	ldr	r3, [r3, #12]
 8007050:	f003 0304 	and.w	r3, r3, #4
 8007054:	2b04      	cmp	r3, #4
 8007056:	d11b      	bne.n	8007090 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8007058:	687b      	ldr	r3, [r7, #4]
 800705a:	681b      	ldr	r3, [r3, #0]
 800705c:	f06f 0204 	mvn.w	r2, #4
 8007060:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8007062:	687b      	ldr	r3, [r7, #4]
 8007064:	2202      	movs	r2, #2
 8007066:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8007068:	687b      	ldr	r3, [r7, #4]
 800706a:	681b      	ldr	r3, [r3, #0]
 800706c:	699b      	ldr	r3, [r3, #24]
 800706e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007072:	2b00      	cmp	r3, #0
 8007074:	d003      	beq.n	800707e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007076:	6878      	ldr	r0, [r7, #4]
 8007078:	f000 f987 	bl	800738a <HAL_TIM_IC_CaptureCallback>
 800707c:	e005      	b.n	800708a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800707e:	6878      	ldr	r0, [r7, #4]
 8007080:	f000 f97a 	bl	8007378 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007084:	6878      	ldr	r0, [r7, #4]
 8007086:	f000 f989 	bl	800739c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800708a:	687b      	ldr	r3, [r7, #4]
 800708c:	2200      	movs	r2, #0
 800708e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8007090:	687b      	ldr	r3, [r7, #4]
 8007092:	681b      	ldr	r3, [r3, #0]
 8007094:	691b      	ldr	r3, [r3, #16]
 8007096:	f003 0308 	and.w	r3, r3, #8
 800709a:	2b08      	cmp	r3, #8
 800709c:	d122      	bne.n	80070e4 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800709e:	687b      	ldr	r3, [r7, #4]
 80070a0:	681b      	ldr	r3, [r3, #0]
 80070a2:	68db      	ldr	r3, [r3, #12]
 80070a4:	f003 0308 	and.w	r3, r3, #8
 80070a8:	2b08      	cmp	r3, #8
 80070aa:	d11b      	bne.n	80070e4 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80070ac:	687b      	ldr	r3, [r7, #4]
 80070ae:	681b      	ldr	r3, [r3, #0]
 80070b0:	f06f 0208 	mvn.w	r2, #8
 80070b4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80070b6:	687b      	ldr	r3, [r7, #4]
 80070b8:	2204      	movs	r2, #4
 80070ba:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80070bc:	687b      	ldr	r3, [r7, #4]
 80070be:	681b      	ldr	r3, [r3, #0]
 80070c0:	69db      	ldr	r3, [r3, #28]
 80070c2:	f003 0303 	and.w	r3, r3, #3
 80070c6:	2b00      	cmp	r3, #0
 80070c8:	d003      	beq.n	80070d2 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80070ca:	6878      	ldr	r0, [r7, #4]
 80070cc:	f000 f95d 	bl	800738a <HAL_TIM_IC_CaptureCallback>
 80070d0:	e005      	b.n	80070de <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80070d2:	6878      	ldr	r0, [r7, #4]
 80070d4:	f000 f950 	bl	8007378 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80070d8:	6878      	ldr	r0, [r7, #4]
 80070da:	f000 f95f 	bl	800739c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80070de:	687b      	ldr	r3, [r7, #4]
 80070e0:	2200      	movs	r2, #0
 80070e2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80070e4:	687b      	ldr	r3, [r7, #4]
 80070e6:	681b      	ldr	r3, [r3, #0]
 80070e8:	691b      	ldr	r3, [r3, #16]
 80070ea:	f003 0310 	and.w	r3, r3, #16
 80070ee:	2b10      	cmp	r3, #16
 80070f0:	d122      	bne.n	8007138 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80070f2:	687b      	ldr	r3, [r7, #4]
 80070f4:	681b      	ldr	r3, [r3, #0]
 80070f6:	68db      	ldr	r3, [r3, #12]
 80070f8:	f003 0310 	and.w	r3, r3, #16
 80070fc:	2b10      	cmp	r3, #16
 80070fe:	d11b      	bne.n	8007138 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8007100:	687b      	ldr	r3, [r7, #4]
 8007102:	681b      	ldr	r3, [r3, #0]
 8007104:	f06f 0210 	mvn.w	r2, #16
 8007108:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800710a:	687b      	ldr	r3, [r7, #4]
 800710c:	2208      	movs	r2, #8
 800710e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8007110:	687b      	ldr	r3, [r7, #4]
 8007112:	681b      	ldr	r3, [r3, #0]
 8007114:	69db      	ldr	r3, [r3, #28]
 8007116:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800711a:	2b00      	cmp	r3, #0
 800711c:	d003      	beq.n	8007126 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800711e:	6878      	ldr	r0, [r7, #4]
 8007120:	f000 f933 	bl	800738a <HAL_TIM_IC_CaptureCallback>
 8007124:	e005      	b.n	8007132 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007126:	6878      	ldr	r0, [r7, #4]
 8007128:	f000 f926 	bl	8007378 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800712c:	6878      	ldr	r0, [r7, #4]
 800712e:	f000 f935 	bl	800739c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007132:	687b      	ldr	r3, [r7, #4]
 8007134:	2200      	movs	r2, #0
 8007136:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8007138:	687b      	ldr	r3, [r7, #4]
 800713a:	681b      	ldr	r3, [r3, #0]
 800713c:	691b      	ldr	r3, [r3, #16]
 800713e:	f003 0301 	and.w	r3, r3, #1
 8007142:	2b01      	cmp	r3, #1
 8007144:	d10e      	bne.n	8007164 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8007146:	687b      	ldr	r3, [r7, #4]
 8007148:	681b      	ldr	r3, [r3, #0]
 800714a:	68db      	ldr	r3, [r3, #12]
 800714c:	f003 0301 	and.w	r3, r3, #1
 8007150:	2b01      	cmp	r3, #1
 8007152:	d107      	bne.n	8007164 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8007154:	687b      	ldr	r3, [r7, #4]
 8007156:	681b      	ldr	r3, [r3, #0]
 8007158:	f06f 0201 	mvn.w	r2, #1
 800715c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800715e:	6878      	ldr	r0, [r7, #4]
 8007160:	f7fc fd0e 	bl	8003b80 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8007164:	687b      	ldr	r3, [r7, #4]
 8007166:	681b      	ldr	r3, [r3, #0]
 8007168:	691b      	ldr	r3, [r3, #16]
 800716a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800716e:	2b80      	cmp	r3, #128	; 0x80
 8007170:	d10e      	bne.n	8007190 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8007172:	687b      	ldr	r3, [r7, #4]
 8007174:	681b      	ldr	r3, [r3, #0]
 8007176:	68db      	ldr	r3, [r3, #12]
 8007178:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800717c:	2b80      	cmp	r3, #128	; 0x80
 800717e:	d107      	bne.n	8007190 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8007180:	687b      	ldr	r3, [r7, #4]
 8007182:	681b      	ldr	r3, [r3, #0]
 8007184:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8007188:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800718a:	6878      	ldr	r0, [r7, #4]
 800718c:	f000 fa77 	bl	800767e <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8007190:	687b      	ldr	r3, [r7, #4]
 8007192:	681b      	ldr	r3, [r3, #0]
 8007194:	691b      	ldr	r3, [r3, #16]
 8007196:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800719a:	2b40      	cmp	r3, #64	; 0x40
 800719c:	d10e      	bne.n	80071bc <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800719e:	687b      	ldr	r3, [r7, #4]
 80071a0:	681b      	ldr	r3, [r3, #0]
 80071a2:	68db      	ldr	r3, [r3, #12]
 80071a4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80071a8:	2b40      	cmp	r3, #64	; 0x40
 80071aa:	d107      	bne.n	80071bc <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80071ac:	687b      	ldr	r3, [r7, #4]
 80071ae:	681b      	ldr	r3, [r3, #0]
 80071b0:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80071b4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80071b6:	6878      	ldr	r0, [r7, #4]
 80071b8:	f000 f8f9 	bl	80073ae <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80071bc:	687b      	ldr	r3, [r7, #4]
 80071be:	681b      	ldr	r3, [r3, #0]
 80071c0:	691b      	ldr	r3, [r3, #16]
 80071c2:	f003 0320 	and.w	r3, r3, #32
 80071c6:	2b20      	cmp	r3, #32
 80071c8:	d10e      	bne.n	80071e8 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80071ca:	687b      	ldr	r3, [r7, #4]
 80071cc:	681b      	ldr	r3, [r3, #0]
 80071ce:	68db      	ldr	r3, [r3, #12]
 80071d0:	f003 0320 	and.w	r3, r3, #32
 80071d4:	2b20      	cmp	r3, #32
 80071d6:	d107      	bne.n	80071e8 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80071d8:	687b      	ldr	r3, [r7, #4]
 80071da:	681b      	ldr	r3, [r3, #0]
 80071dc:	f06f 0220 	mvn.w	r2, #32
 80071e0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80071e2:	6878      	ldr	r0, [r7, #4]
 80071e4:	f000 fa42 	bl	800766c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80071e8:	bf00      	nop
 80071ea:	3708      	adds	r7, #8
 80071ec:	46bd      	mov	sp, r7
 80071ee:	bd80      	pop	{r7, pc}

080071f0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80071f0:	b580      	push	{r7, lr}
 80071f2:	b084      	sub	sp, #16
 80071f4:	af00      	add	r7, sp, #0
 80071f6:	6078      	str	r0, [r7, #4]
 80071f8:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80071fa:	687b      	ldr	r3, [r7, #4]
 80071fc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007200:	2b01      	cmp	r3, #1
 8007202:	d101      	bne.n	8007208 <HAL_TIM_ConfigClockSource+0x18>
 8007204:	2302      	movs	r3, #2
 8007206:	e0b3      	b.n	8007370 <HAL_TIM_ConfigClockSource+0x180>
 8007208:	687b      	ldr	r3, [r7, #4]
 800720a:	2201      	movs	r2, #1
 800720c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8007210:	687b      	ldr	r3, [r7, #4]
 8007212:	2202      	movs	r2, #2
 8007214:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8007218:	687b      	ldr	r3, [r7, #4]
 800721a:	681b      	ldr	r3, [r3, #0]
 800721c:	689b      	ldr	r3, [r3, #8]
 800721e:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8007220:	68fb      	ldr	r3, [r7, #12]
 8007222:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8007226:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007228:	68fb      	ldr	r3, [r7, #12]
 800722a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800722e:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8007230:	687b      	ldr	r3, [r7, #4]
 8007232:	681b      	ldr	r3, [r3, #0]
 8007234:	68fa      	ldr	r2, [r7, #12]
 8007236:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8007238:	683b      	ldr	r3, [r7, #0]
 800723a:	681b      	ldr	r3, [r3, #0]
 800723c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007240:	d03e      	beq.n	80072c0 <HAL_TIM_ConfigClockSource+0xd0>
 8007242:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007246:	f200 8087 	bhi.w	8007358 <HAL_TIM_ConfigClockSource+0x168>
 800724a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800724e:	f000 8085 	beq.w	800735c <HAL_TIM_ConfigClockSource+0x16c>
 8007252:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007256:	d87f      	bhi.n	8007358 <HAL_TIM_ConfigClockSource+0x168>
 8007258:	2b70      	cmp	r3, #112	; 0x70
 800725a:	d01a      	beq.n	8007292 <HAL_TIM_ConfigClockSource+0xa2>
 800725c:	2b70      	cmp	r3, #112	; 0x70
 800725e:	d87b      	bhi.n	8007358 <HAL_TIM_ConfigClockSource+0x168>
 8007260:	2b60      	cmp	r3, #96	; 0x60
 8007262:	d050      	beq.n	8007306 <HAL_TIM_ConfigClockSource+0x116>
 8007264:	2b60      	cmp	r3, #96	; 0x60
 8007266:	d877      	bhi.n	8007358 <HAL_TIM_ConfigClockSource+0x168>
 8007268:	2b50      	cmp	r3, #80	; 0x50
 800726a:	d03c      	beq.n	80072e6 <HAL_TIM_ConfigClockSource+0xf6>
 800726c:	2b50      	cmp	r3, #80	; 0x50
 800726e:	d873      	bhi.n	8007358 <HAL_TIM_ConfigClockSource+0x168>
 8007270:	2b40      	cmp	r3, #64	; 0x40
 8007272:	d058      	beq.n	8007326 <HAL_TIM_ConfigClockSource+0x136>
 8007274:	2b40      	cmp	r3, #64	; 0x40
 8007276:	d86f      	bhi.n	8007358 <HAL_TIM_ConfigClockSource+0x168>
 8007278:	2b30      	cmp	r3, #48	; 0x30
 800727a:	d064      	beq.n	8007346 <HAL_TIM_ConfigClockSource+0x156>
 800727c:	2b30      	cmp	r3, #48	; 0x30
 800727e:	d86b      	bhi.n	8007358 <HAL_TIM_ConfigClockSource+0x168>
 8007280:	2b20      	cmp	r3, #32
 8007282:	d060      	beq.n	8007346 <HAL_TIM_ConfigClockSource+0x156>
 8007284:	2b20      	cmp	r3, #32
 8007286:	d867      	bhi.n	8007358 <HAL_TIM_ConfigClockSource+0x168>
 8007288:	2b00      	cmp	r3, #0
 800728a:	d05c      	beq.n	8007346 <HAL_TIM_ConfigClockSource+0x156>
 800728c:	2b10      	cmp	r3, #16
 800728e:	d05a      	beq.n	8007346 <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8007290:	e062      	b.n	8007358 <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 8007292:	687b      	ldr	r3, [r7, #4]
 8007294:	6818      	ldr	r0, [r3, #0]
 8007296:	683b      	ldr	r3, [r7, #0]
 8007298:	6899      	ldr	r1, [r3, #8]
 800729a:	683b      	ldr	r3, [r7, #0]
 800729c:	685a      	ldr	r2, [r3, #4]
 800729e:	683b      	ldr	r3, [r7, #0]
 80072a0:	68db      	ldr	r3, [r3, #12]
 80072a2:	f000 f966 	bl	8007572 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 80072a6:	687b      	ldr	r3, [r7, #4]
 80072a8:	681b      	ldr	r3, [r3, #0]
 80072aa:	689b      	ldr	r3, [r3, #8]
 80072ac:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80072ae:	68fb      	ldr	r3, [r7, #12]
 80072b0:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80072b4:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 80072b6:	687b      	ldr	r3, [r7, #4]
 80072b8:	681b      	ldr	r3, [r3, #0]
 80072ba:	68fa      	ldr	r2, [r7, #12]
 80072bc:	609a      	str	r2, [r3, #8]
      break;
 80072be:	e04e      	b.n	800735e <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 80072c0:	687b      	ldr	r3, [r7, #4]
 80072c2:	6818      	ldr	r0, [r3, #0]
 80072c4:	683b      	ldr	r3, [r7, #0]
 80072c6:	6899      	ldr	r1, [r3, #8]
 80072c8:	683b      	ldr	r3, [r7, #0]
 80072ca:	685a      	ldr	r2, [r3, #4]
 80072cc:	683b      	ldr	r3, [r7, #0]
 80072ce:	68db      	ldr	r3, [r3, #12]
 80072d0:	f000 f94f 	bl	8007572 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80072d4:	687b      	ldr	r3, [r7, #4]
 80072d6:	681b      	ldr	r3, [r3, #0]
 80072d8:	689a      	ldr	r2, [r3, #8]
 80072da:	687b      	ldr	r3, [r7, #4]
 80072dc:	681b      	ldr	r3, [r3, #0]
 80072de:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80072e2:	609a      	str	r2, [r3, #8]
      break;
 80072e4:	e03b      	b.n	800735e <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80072e6:	687b      	ldr	r3, [r7, #4]
 80072e8:	6818      	ldr	r0, [r3, #0]
 80072ea:	683b      	ldr	r3, [r7, #0]
 80072ec:	6859      	ldr	r1, [r3, #4]
 80072ee:	683b      	ldr	r3, [r7, #0]
 80072f0:	68db      	ldr	r3, [r3, #12]
 80072f2:	461a      	mov	r2, r3
 80072f4:	f000 f8c6 	bl	8007484 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80072f8:	687b      	ldr	r3, [r7, #4]
 80072fa:	681b      	ldr	r3, [r3, #0]
 80072fc:	2150      	movs	r1, #80	; 0x50
 80072fe:	4618      	mov	r0, r3
 8007300:	f000 f91d 	bl	800753e <TIM_ITRx_SetConfig>
      break;
 8007304:	e02b      	b.n	800735e <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8007306:	687b      	ldr	r3, [r7, #4]
 8007308:	6818      	ldr	r0, [r3, #0]
 800730a:	683b      	ldr	r3, [r7, #0]
 800730c:	6859      	ldr	r1, [r3, #4]
 800730e:	683b      	ldr	r3, [r7, #0]
 8007310:	68db      	ldr	r3, [r3, #12]
 8007312:	461a      	mov	r2, r3
 8007314:	f000 f8e4 	bl	80074e0 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8007318:	687b      	ldr	r3, [r7, #4]
 800731a:	681b      	ldr	r3, [r3, #0]
 800731c:	2160      	movs	r1, #96	; 0x60
 800731e:	4618      	mov	r0, r3
 8007320:	f000 f90d 	bl	800753e <TIM_ITRx_SetConfig>
      break;
 8007324:	e01b      	b.n	800735e <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007326:	687b      	ldr	r3, [r7, #4]
 8007328:	6818      	ldr	r0, [r3, #0]
 800732a:	683b      	ldr	r3, [r7, #0]
 800732c:	6859      	ldr	r1, [r3, #4]
 800732e:	683b      	ldr	r3, [r7, #0]
 8007330:	68db      	ldr	r3, [r3, #12]
 8007332:	461a      	mov	r2, r3
 8007334:	f000 f8a6 	bl	8007484 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8007338:	687b      	ldr	r3, [r7, #4]
 800733a:	681b      	ldr	r3, [r3, #0]
 800733c:	2140      	movs	r1, #64	; 0x40
 800733e:	4618      	mov	r0, r3
 8007340:	f000 f8fd 	bl	800753e <TIM_ITRx_SetConfig>
      break;
 8007344:	e00b      	b.n	800735e <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8007346:	687b      	ldr	r3, [r7, #4]
 8007348:	681a      	ldr	r2, [r3, #0]
 800734a:	683b      	ldr	r3, [r7, #0]
 800734c:	681b      	ldr	r3, [r3, #0]
 800734e:	4619      	mov	r1, r3
 8007350:	4610      	mov	r0, r2
 8007352:	f000 f8f4 	bl	800753e <TIM_ITRx_SetConfig>
        break;
 8007356:	e002      	b.n	800735e <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8007358:	bf00      	nop
 800735a:	e000      	b.n	800735e <HAL_TIM_ConfigClockSource+0x16e>
      break;
 800735c:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800735e:	687b      	ldr	r3, [r7, #4]
 8007360:	2201      	movs	r2, #1
 8007362:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007366:	687b      	ldr	r3, [r7, #4]
 8007368:	2200      	movs	r2, #0
 800736a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800736e:	2300      	movs	r3, #0
}
 8007370:	4618      	mov	r0, r3
 8007372:	3710      	adds	r7, #16
 8007374:	46bd      	mov	sp, r7
 8007376:	bd80      	pop	{r7, pc}

08007378 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007378:	b480      	push	{r7}
 800737a:	b083      	sub	sp, #12
 800737c:	af00      	add	r7, sp, #0
 800737e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8007380:	bf00      	nop
 8007382:	370c      	adds	r7, #12
 8007384:	46bd      	mov	sp, r7
 8007386:	bc80      	pop	{r7}
 8007388:	4770      	bx	lr

0800738a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800738a:	b480      	push	{r7}
 800738c:	b083      	sub	sp, #12
 800738e:	af00      	add	r7, sp, #0
 8007390:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8007392:	bf00      	nop
 8007394:	370c      	adds	r7, #12
 8007396:	46bd      	mov	sp, r7
 8007398:	bc80      	pop	{r7}
 800739a:	4770      	bx	lr

0800739c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800739c:	b480      	push	{r7}
 800739e:	b083      	sub	sp, #12
 80073a0:	af00      	add	r7, sp, #0
 80073a2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80073a4:	bf00      	nop
 80073a6:	370c      	adds	r7, #12
 80073a8:	46bd      	mov	sp, r7
 80073aa:	bc80      	pop	{r7}
 80073ac:	4770      	bx	lr

080073ae <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80073ae:	b480      	push	{r7}
 80073b0:	b083      	sub	sp, #12
 80073b2:	af00      	add	r7, sp, #0
 80073b4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80073b6:	bf00      	nop
 80073b8:	370c      	adds	r7, #12
 80073ba:	46bd      	mov	sp, r7
 80073bc:	bc80      	pop	{r7}
 80073be:	4770      	bx	lr

080073c0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80073c0:	b480      	push	{r7}
 80073c2:	b085      	sub	sp, #20
 80073c4:	af00      	add	r7, sp, #0
 80073c6:	6078      	str	r0, [r7, #4]
 80073c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80073ca:	687b      	ldr	r3, [r7, #4]
 80073cc:	681b      	ldr	r3, [r3, #0]
 80073ce:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80073d0:	687b      	ldr	r3, [r7, #4]
 80073d2:	4a29      	ldr	r2, [pc, #164]	; (8007478 <TIM_Base_SetConfig+0xb8>)
 80073d4:	4293      	cmp	r3, r2
 80073d6:	d00b      	beq.n	80073f0 <TIM_Base_SetConfig+0x30>
 80073d8:	687b      	ldr	r3, [r7, #4]
 80073da:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80073de:	d007      	beq.n	80073f0 <TIM_Base_SetConfig+0x30>
 80073e0:	687b      	ldr	r3, [r7, #4]
 80073e2:	4a26      	ldr	r2, [pc, #152]	; (800747c <TIM_Base_SetConfig+0xbc>)
 80073e4:	4293      	cmp	r3, r2
 80073e6:	d003      	beq.n	80073f0 <TIM_Base_SetConfig+0x30>
 80073e8:	687b      	ldr	r3, [r7, #4]
 80073ea:	4a25      	ldr	r2, [pc, #148]	; (8007480 <TIM_Base_SetConfig+0xc0>)
 80073ec:	4293      	cmp	r3, r2
 80073ee:	d108      	bne.n	8007402 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80073f0:	68fb      	ldr	r3, [r7, #12]
 80073f2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80073f6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80073f8:	683b      	ldr	r3, [r7, #0]
 80073fa:	685b      	ldr	r3, [r3, #4]
 80073fc:	68fa      	ldr	r2, [r7, #12]
 80073fe:	4313      	orrs	r3, r2
 8007400:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007402:	687b      	ldr	r3, [r7, #4]
 8007404:	4a1c      	ldr	r2, [pc, #112]	; (8007478 <TIM_Base_SetConfig+0xb8>)
 8007406:	4293      	cmp	r3, r2
 8007408:	d00b      	beq.n	8007422 <TIM_Base_SetConfig+0x62>
 800740a:	687b      	ldr	r3, [r7, #4]
 800740c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007410:	d007      	beq.n	8007422 <TIM_Base_SetConfig+0x62>
 8007412:	687b      	ldr	r3, [r7, #4]
 8007414:	4a19      	ldr	r2, [pc, #100]	; (800747c <TIM_Base_SetConfig+0xbc>)
 8007416:	4293      	cmp	r3, r2
 8007418:	d003      	beq.n	8007422 <TIM_Base_SetConfig+0x62>
 800741a:	687b      	ldr	r3, [r7, #4]
 800741c:	4a18      	ldr	r2, [pc, #96]	; (8007480 <TIM_Base_SetConfig+0xc0>)
 800741e:	4293      	cmp	r3, r2
 8007420:	d108      	bne.n	8007434 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007422:	68fb      	ldr	r3, [r7, #12]
 8007424:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007428:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800742a:	683b      	ldr	r3, [r7, #0]
 800742c:	68db      	ldr	r3, [r3, #12]
 800742e:	68fa      	ldr	r2, [r7, #12]
 8007430:	4313      	orrs	r3, r2
 8007432:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007434:	68fb      	ldr	r3, [r7, #12]
 8007436:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800743a:	683b      	ldr	r3, [r7, #0]
 800743c:	695b      	ldr	r3, [r3, #20]
 800743e:	4313      	orrs	r3, r2
 8007440:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8007442:	687b      	ldr	r3, [r7, #4]
 8007444:	68fa      	ldr	r2, [r7, #12]
 8007446:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007448:	683b      	ldr	r3, [r7, #0]
 800744a:	689a      	ldr	r2, [r3, #8]
 800744c:	687b      	ldr	r3, [r7, #4]
 800744e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007450:	683b      	ldr	r3, [r7, #0]
 8007452:	681a      	ldr	r2, [r3, #0]
 8007454:	687b      	ldr	r3, [r7, #4]
 8007456:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007458:	687b      	ldr	r3, [r7, #4]
 800745a:	4a07      	ldr	r2, [pc, #28]	; (8007478 <TIM_Base_SetConfig+0xb8>)
 800745c:	4293      	cmp	r3, r2
 800745e:	d103      	bne.n	8007468 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007460:	683b      	ldr	r3, [r7, #0]
 8007462:	691a      	ldr	r2, [r3, #16]
 8007464:	687b      	ldr	r3, [r7, #4]
 8007466:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007468:	687b      	ldr	r3, [r7, #4]
 800746a:	2201      	movs	r2, #1
 800746c:	615a      	str	r2, [r3, #20]
}
 800746e:	bf00      	nop
 8007470:	3714      	adds	r7, #20
 8007472:	46bd      	mov	sp, r7
 8007474:	bc80      	pop	{r7}
 8007476:	4770      	bx	lr
 8007478:	40012c00 	.word	0x40012c00
 800747c:	40000400 	.word	0x40000400
 8007480:	40000800 	.word	0x40000800

08007484 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007484:	b480      	push	{r7}
 8007486:	b087      	sub	sp, #28
 8007488:	af00      	add	r7, sp, #0
 800748a:	60f8      	str	r0, [r7, #12]
 800748c:	60b9      	str	r1, [r7, #8]
 800748e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007490:	68fb      	ldr	r3, [r7, #12]
 8007492:	6a1b      	ldr	r3, [r3, #32]
 8007494:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007496:	68fb      	ldr	r3, [r7, #12]
 8007498:	6a1b      	ldr	r3, [r3, #32]
 800749a:	f023 0201 	bic.w	r2, r3, #1
 800749e:	68fb      	ldr	r3, [r7, #12]
 80074a0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80074a2:	68fb      	ldr	r3, [r7, #12]
 80074a4:	699b      	ldr	r3, [r3, #24]
 80074a6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80074a8:	693b      	ldr	r3, [r7, #16]
 80074aa:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80074ae:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80074b0:	687b      	ldr	r3, [r7, #4]
 80074b2:	011b      	lsls	r3, r3, #4
 80074b4:	693a      	ldr	r2, [r7, #16]
 80074b6:	4313      	orrs	r3, r2
 80074b8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80074ba:	697b      	ldr	r3, [r7, #20]
 80074bc:	f023 030a 	bic.w	r3, r3, #10
 80074c0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80074c2:	697a      	ldr	r2, [r7, #20]
 80074c4:	68bb      	ldr	r3, [r7, #8]
 80074c6:	4313      	orrs	r3, r2
 80074c8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80074ca:	68fb      	ldr	r3, [r7, #12]
 80074cc:	693a      	ldr	r2, [r7, #16]
 80074ce:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80074d0:	68fb      	ldr	r3, [r7, #12]
 80074d2:	697a      	ldr	r2, [r7, #20]
 80074d4:	621a      	str	r2, [r3, #32]
}
 80074d6:	bf00      	nop
 80074d8:	371c      	adds	r7, #28
 80074da:	46bd      	mov	sp, r7
 80074dc:	bc80      	pop	{r7}
 80074de:	4770      	bx	lr

080074e0 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80074e0:	b480      	push	{r7}
 80074e2:	b087      	sub	sp, #28
 80074e4:	af00      	add	r7, sp, #0
 80074e6:	60f8      	str	r0, [r7, #12]
 80074e8:	60b9      	str	r1, [r7, #8]
 80074ea:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80074ec:	68fb      	ldr	r3, [r7, #12]
 80074ee:	6a1b      	ldr	r3, [r3, #32]
 80074f0:	f023 0210 	bic.w	r2, r3, #16
 80074f4:	68fb      	ldr	r3, [r7, #12]
 80074f6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80074f8:	68fb      	ldr	r3, [r7, #12]
 80074fa:	699b      	ldr	r3, [r3, #24]
 80074fc:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80074fe:	68fb      	ldr	r3, [r7, #12]
 8007500:	6a1b      	ldr	r3, [r3, #32]
 8007502:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007504:	697b      	ldr	r3, [r7, #20]
 8007506:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800750a:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800750c:	687b      	ldr	r3, [r7, #4]
 800750e:	031b      	lsls	r3, r3, #12
 8007510:	697a      	ldr	r2, [r7, #20]
 8007512:	4313      	orrs	r3, r2
 8007514:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007516:	693b      	ldr	r3, [r7, #16]
 8007518:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800751c:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800751e:	68bb      	ldr	r3, [r7, #8]
 8007520:	011b      	lsls	r3, r3, #4
 8007522:	693a      	ldr	r2, [r7, #16]
 8007524:	4313      	orrs	r3, r2
 8007526:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007528:	68fb      	ldr	r3, [r7, #12]
 800752a:	697a      	ldr	r2, [r7, #20]
 800752c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800752e:	68fb      	ldr	r3, [r7, #12]
 8007530:	693a      	ldr	r2, [r7, #16]
 8007532:	621a      	str	r2, [r3, #32]
}
 8007534:	bf00      	nop
 8007536:	371c      	adds	r7, #28
 8007538:	46bd      	mov	sp, r7
 800753a:	bc80      	pop	{r7}
 800753c:	4770      	bx	lr

0800753e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800753e:	b480      	push	{r7}
 8007540:	b085      	sub	sp, #20
 8007542:	af00      	add	r7, sp, #0
 8007544:	6078      	str	r0, [r7, #4]
 8007546:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8007548:	687b      	ldr	r3, [r7, #4]
 800754a:	689b      	ldr	r3, [r3, #8]
 800754c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800754e:	68fb      	ldr	r3, [r7, #12]
 8007550:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007554:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8007556:	683a      	ldr	r2, [r7, #0]
 8007558:	68fb      	ldr	r3, [r7, #12]
 800755a:	4313      	orrs	r3, r2
 800755c:	f043 0307 	orr.w	r3, r3, #7
 8007560:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007562:	687b      	ldr	r3, [r7, #4]
 8007564:	68fa      	ldr	r2, [r7, #12]
 8007566:	609a      	str	r2, [r3, #8]
}
 8007568:	bf00      	nop
 800756a:	3714      	adds	r7, #20
 800756c:	46bd      	mov	sp, r7
 800756e:	bc80      	pop	{r7}
 8007570:	4770      	bx	lr

08007572 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007572:	b480      	push	{r7}
 8007574:	b087      	sub	sp, #28
 8007576:	af00      	add	r7, sp, #0
 8007578:	60f8      	str	r0, [r7, #12]
 800757a:	60b9      	str	r1, [r7, #8]
 800757c:	607a      	str	r2, [r7, #4]
 800757e:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8007580:	68fb      	ldr	r3, [r7, #12]
 8007582:	689b      	ldr	r3, [r3, #8]
 8007584:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007586:	697b      	ldr	r3, [r7, #20]
 8007588:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800758c:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800758e:	683b      	ldr	r3, [r7, #0]
 8007590:	021a      	lsls	r2, r3, #8
 8007592:	687b      	ldr	r3, [r7, #4]
 8007594:	431a      	orrs	r2, r3
 8007596:	68bb      	ldr	r3, [r7, #8]
 8007598:	4313      	orrs	r3, r2
 800759a:	697a      	ldr	r2, [r7, #20]
 800759c:	4313      	orrs	r3, r2
 800759e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80075a0:	68fb      	ldr	r3, [r7, #12]
 80075a2:	697a      	ldr	r2, [r7, #20]
 80075a4:	609a      	str	r2, [r3, #8]
}
 80075a6:	bf00      	nop
 80075a8:	371c      	adds	r7, #28
 80075aa:	46bd      	mov	sp, r7
 80075ac:	bc80      	pop	{r7}
 80075ae:	4770      	bx	lr

080075b0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80075b0:	b480      	push	{r7}
 80075b2:	b085      	sub	sp, #20
 80075b4:	af00      	add	r7, sp, #0
 80075b6:	6078      	str	r0, [r7, #4]
 80075b8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80075ba:	687b      	ldr	r3, [r7, #4]
 80075bc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80075c0:	2b01      	cmp	r3, #1
 80075c2:	d101      	bne.n	80075c8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80075c4:	2302      	movs	r3, #2
 80075c6:	e046      	b.n	8007656 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 80075c8:	687b      	ldr	r3, [r7, #4]
 80075ca:	2201      	movs	r2, #1
 80075cc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80075d0:	687b      	ldr	r3, [r7, #4]
 80075d2:	2202      	movs	r2, #2
 80075d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80075d8:	687b      	ldr	r3, [r7, #4]
 80075da:	681b      	ldr	r3, [r3, #0]
 80075dc:	685b      	ldr	r3, [r3, #4]
 80075de:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80075e0:	687b      	ldr	r3, [r7, #4]
 80075e2:	681b      	ldr	r3, [r3, #0]
 80075e4:	689b      	ldr	r3, [r3, #8]
 80075e6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80075e8:	68fb      	ldr	r3, [r7, #12]
 80075ea:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80075ee:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80075f0:	683b      	ldr	r3, [r7, #0]
 80075f2:	681b      	ldr	r3, [r3, #0]
 80075f4:	68fa      	ldr	r2, [r7, #12]
 80075f6:	4313      	orrs	r3, r2
 80075f8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80075fa:	687b      	ldr	r3, [r7, #4]
 80075fc:	681b      	ldr	r3, [r3, #0]
 80075fe:	68fa      	ldr	r2, [r7, #12]
 8007600:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007602:	687b      	ldr	r3, [r7, #4]
 8007604:	681b      	ldr	r3, [r3, #0]
 8007606:	4a16      	ldr	r2, [pc, #88]	; (8007660 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8007608:	4293      	cmp	r3, r2
 800760a:	d00e      	beq.n	800762a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800760c:	687b      	ldr	r3, [r7, #4]
 800760e:	681b      	ldr	r3, [r3, #0]
 8007610:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007614:	d009      	beq.n	800762a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8007616:	687b      	ldr	r3, [r7, #4]
 8007618:	681b      	ldr	r3, [r3, #0]
 800761a:	4a12      	ldr	r2, [pc, #72]	; (8007664 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 800761c:	4293      	cmp	r3, r2
 800761e:	d004      	beq.n	800762a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8007620:	687b      	ldr	r3, [r7, #4]
 8007622:	681b      	ldr	r3, [r3, #0]
 8007624:	4a10      	ldr	r2, [pc, #64]	; (8007668 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8007626:	4293      	cmp	r3, r2
 8007628:	d10c      	bne.n	8007644 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800762a:	68bb      	ldr	r3, [r7, #8]
 800762c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007630:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007632:	683b      	ldr	r3, [r7, #0]
 8007634:	685b      	ldr	r3, [r3, #4]
 8007636:	68ba      	ldr	r2, [r7, #8]
 8007638:	4313      	orrs	r3, r2
 800763a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800763c:	687b      	ldr	r3, [r7, #4]
 800763e:	681b      	ldr	r3, [r3, #0]
 8007640:	68ba      	ldr	r2, [r7, #8]
 8007642:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007644:	687b      	ldr	r3, [r7, #4]
 8007646:	2201      	movs	r2, #1
 8007648:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800764c:	687b      	ldr	r3, [r7, #4]
 800764e:	2200      	movs	r2, #0
 8007650:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007654:	2300      	movs	r3, #0
}
 8007656:	4618      	mov	r0, r3
 8007658:	3714      	adds	r7, #20
 800765a:	46bd      	mov	sp, r7
 800765c:	bc80      	pop	{r7}
 800765e:	4770      	bx	lr
 8007660:	40012c00 	.word	0x40012c00
 8007664:	40000400 	.word	0x40000400
 8007668:	40000800 	.word	0x40000800

0800766c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800766c:	b480      	push	{r7}
 800766e:	b083      	sub	sp, #12
 8007670:	af00      	add	r7, sp, #0
 8007672:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007674:	bf00      	nop
 8007676:	370c      	adds	r7, #12
 8007678:	46bd      	mov	sp, r7
 800767a:	bc80      	pop	{r7}
 800767c:	4770      	bx	lr

0800767e <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800767e:	b480      	push	{r7}
 8007680:	b083      	sub	sp, #12
 8007682:	af00      	add	r7, sp, #0
 8007684:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007686:	bf00      	nop
 8007688:	370c      	adds	r7, #12
 800768a:	46bd      	mov	sp, r7
 800768c:	bc80      	pop	{r7}
 800768e:	4770      	bx	lr

08007690 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007690:	b580      	push	{r7, lr}
 8007692:	b082      	sub	sp, #8
 8007694:	af00      	add	r7, sp, #0
 8007696:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007698:	687b      	ldr	r3, [r7, #4]
 800769a:	2b00      	cmp	r3, #0
 800769c:	d101      	bne.n	80076a2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800769e:	2301      	movs	r3, #1
 80076a0:	e03f      	b.n	8007722 <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 80076a2:	687b      	ldr	r3, [r7, #4]
 80076a4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80076a8:	b2db      	uxtb	r3, r3
 80076aa:	2b00      	cmp	r3, #0
 80076ac:	d106      	bne.n	80076bc <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80076ae:	687b      	ldr	r3, [r7, #4]
 80076b0:	2200      	movs	r2, #0
 80076b2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80076b6:	6878      	ldr	r0, [r7, #4]
 80076b8:	f7fd fb50 	bl	8004d5c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80076bc:	687b      	ldr	r3, [r7, #4]
 80076be:	2224      	movs	r2, #36	; 0x24
 80076c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80076c4:	687b      	ldr	r3, [r7, #4]
 80076c6:	681b      	ldr	r3, [r3, #0]
 80076c8:	68da      	ldr	r2, [r3, #12]
 80076ca:	687b      	ldr	r3, [r7, #4]
 80076cc:	681b      	ldr	r3, [r3, #0]
 80076ce:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80076d2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80076d4:	6878      	ldr	r0, [r7, #4]
 80076d6:	f000 f829 	bl	800772c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80076da:	687b      	ldr	r3, [r7, #4]
 80076dc:	681b      	ldr	r3, [r3, #0]
 80076de:	691a      	ldr	r2, [r3, #16]
 80076e0:	687b      	ldr	r3, [r7, #4]
 80076e2:	681b      	ldr	r3, [r3, #0]
 80076e4:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80076e8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80076ea:	687b      	ldr	r3, [r7, #4]
 80076ec:	681b      	ldr	r3, [r3, #0]
 80076ee:	695a      	ldr	r2, [r3, #20]
 80076f0:	687b      	ldr	r3, [r7, #4]
 80076f2:	681b      	ldr	r3, [r3, #0]
 80076f4:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80076f8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80076fa:	687b      	ldr	r3, [r7, #4]
 80076fc:	681b      	ldr	r3, [r3, #0]
 80076fe:	68da      	ldr	r2, [r3, #12]
 8007700:	687b      	ldr	r3, [r7, #4]
 8007702:	681b      	ldr	r3, [r3, #0]
 8007704:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8007708:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800770a:	687b      	ldr	r3, [r7, #4]
 800770c:	2200      	movs	r2, #0
 800770e:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8007710:	687b      	ldr	r3, [r7, #4]
 8007712:	2220      	movs	r2, #32
 8007714:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8007718:	687b      	ldr	r3, [r7, #4]
 800771a:	2220      	movs	r2, #32
 800771c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8007720:	2300      	movs	r3, #0
}
 8007722:	4618      	mov	r0, r3
 8007724:	3708      	adds	r7, #8
 8007726:	46bd      	mov	sp, r7
 8007728:	bd80      	pop	{r7, pc}
	...

0800772c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800772c:	b580      	push	{r7, lr}
 800772e:	b084      	sub	sp, #16
 8007730:	af00      	add	r7, sp, #0
 8007732:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007734:	687b      	ldr	r3, [r7, #4]
 8007736:	681b      	ldr	r3, [r3, #0]
 8007738:	691b      	ldr	r3, [r3, #16]
 800773a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800773e:	687b      	ldr	r3, [r7, #4]
 8007740:	68da      	ldr	r2, [r3, #12]
 8007742:	687b      	ldr	r3, [r7, #4]
 8007744:	681b      	ldr	r3, [r3, #0]
 8007746:	430a      	orrs	r2, r1
 8007748:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800774a:	687b      	ldr	r3, [r7, #4]
 800774c:	689a      	ldr	r2, [r3, #8]
 800774e:	687b      	ldr	r3, [r7, #4]
 8007750:	691b      	ldr	r3, [r3, #16]
 8007752:	431a      	orrs	r2, r3
 8007754:	687b      	ldr	r3, [r7, #4]
 8007756:	695b      	ldr	r3, [r3, #20]
 8007758:	4313      	orrs	r3, r2
 800775a:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 800775c:	687b      	ldr	r3, [r7, #4]
 800775e:	681b      	ldr	r3, [r3, #0]
 8007760:	68db      	ldr	r3, [r3, #12]
 8007762:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8007766:	f023 030c 	bic.w	r3, r3, #12
 800776a:	687a      	ldr	r2, [r7, #4]
 800776c:	6812      	ldr	r2, [r2, #0]
 800776e:	68b9      	ldr	r1, [r7, #8]
 8007770:	430b      	orrs	r3, r1
 8007772:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8007774:	687b      	ldr	r3, [r7, #4]
 8007776:	681b      	ldr	r3, [r3, #0]
 8007778:	695b      	ldr	r3, [r3, #20]
 800777a:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800777e:	687b      	ldr	r3, [r7, #4]
 8007780:	699a      	ldr	r2, [r3, #24]
 8007782:	687b      	ldr	r3, [r7, #4]
 8007784:	681b      	ldr	r3, [r3, #0]
 8007786:	430a      	orrs	r2, r1
 8007788:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 800778a:	687b      	ldr	r3, [r7, #4]
 800778c:	681b      	ldr	r3, [r3, #0]
 800778e:	4a2c      	ldr	r2, [pc, #176]	; (8007840 <UART_SetConfig+0x114>)
 8007790:	4293      	cmp	r3, r2
 8007792:	d103      	bne.n	800779c <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8007794:	f7ff fb50 	bl	8006e38 <HAL_RCC_GetPCLK2Freq>
 8007798:	60f8      	str	r0, [r7, #12]
 800779a:	e002      	b.n	80077a2 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 800779c:	f7ff fb38 	bl	8006e10 <HAL_RCC_GetPCLK1Freq>
 80077a0:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80077a2:	68fa      	ldr	r2, [r7, #12]
 80077a4:	4613      	mov	r3, r2
 80077a6:	009b      	lsls	r3, r3, #2
 80077a8:	4413      	add	r3, r2
 80077aa:	009a      	lsls	r2, r3, #2
 80077ac:	441a      	add	r2, r3
 80077ae:	687b      	ldr	r3, [r7, #4]
 80077b0:	685b      	ldr	r3, [r3, #4]
 80077b2:	009b      	lsls	r3, r3, #2
 80077b4:	fbb2 f3f3 	udiv	r3, r2, r3
 80077b8:	4a22      	ldr	r2, [pc, #136]	; (8007844 <UART_SetConfig+0x118>)
 80077ba:	fba2 2303 	umull	r2, r3, r2, r3
 80077be:	095b      	lsrs	r3, r3, #5
 80077c0:	0119      	lsls	r1, r3, #4
 80077c2:	68fa      	ldr	r2, [r7, #12]
 80077c4:	4613      	mov	r3, r2
 80077c6:	009b      	lsls	r3, r3, #2
 80077c8:	4413      	add	r3, r2
 80077ca:	009a      	lsls	r2, r3, #2
 80077cc:	441a      	add	r2, r3
 80077ce:	687b      	ldr	r3, [r7, #4]
 80077d0:	685b      	ldr	r3, [r3, #4]
 80077d2:	009b      	lsls	r3, r3, #2
 80077d4:	fbb2 f2f3 	udiv	r2, r2, r3
 80077d8:	4b1a      	ldr	r3, [pc, #104]	; (8007844 <UART_SetConfig+0x118>)
 80077da:	fba3 0302 	umull	r0, r3, r3, r2
 80077de:	095b      	lsrs	r3, r3, #5
 80077e0:	2064      	movs	r0, #100	; 0x64
 80077e2:	fb00 f303 	mul.w	r3, r0, r3
 80077e6:	1ad3      	subs	r3, r2, r3
 80077e8:	011b      	lsls	r3, r3, #4
 80077ea:	3332      	adds	r3, #50	; 0x32
 80077ec:	4a15      	ldr	r2, [pc, #84]	; (8007844 <UART_SetConfig+0x118>)
 80077ee:	fba2 2303 	umull	r2, r3, r2, r3
 80077f2:	095b      	lsrs	r3, r3, #5
 80077f4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80077f8:	4419      	add	r1, r3
 80077fa:	68fa      	ldr	r2, [r7, #12]
 80077fc:	4613      	mov	r3, r2
 80077fe:	009b      	lsls	r3, r3, #2
 8007800:	4413      	add	r3, r2
 8007802:	009a      	lsls	r2, r3, #2
 8007804:	441a      	add	r2, r3
 8007806:	687b      	ldr	r3, [r7, #4]
 8007808:	685b      	ldr	r3, [r3, #4]
 800780a:	009b      	lsls	r3, r3, #2
 800780c:	fbb2 f2f3 	udiv	r2, r2, r3
 8007810:	4b0c      	ldr	r3, [pc, #48]	; (8007844 <UART_SetConfig+0x118>)
 8007812:	fba3 0302 	umull	r0, r3, r3, r2
 8007816:	095b      	lsrs	r3, r3, #5
 8007818:	2064      	movs	r0, #100	; 0x64
 800781a:	fb00 f303 	mul.w	r3, r0, r3
 800781e:	1ad3      	subs	r3, r2, r3
 8007820:	011b      	lsls	r3, r3, #4
 8007822:	3332      	adds	r3, #50	; 0x32
 8007824:	4a07      	ldr	r2, [pc, #28]	; (8007844 <UART_SetConfig+0x118>)
 8007826:	fba2 2303 	umull	r2, r3, r2, r3
 800782a:	095b      	lsrs	r3, r3, #5
 800782c:	f003 020f 	and.w	r2, r3, #15
 8007830:	687b      	ldr	r3, [r7, #4]
 8007832:	681b      	ldr	r3, [r3, #0]
 8007834:	440a      	add	r2, r1
 8007836:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8007838:	bf00      	nop
 800783a:	3710      	adds	r7, #16
 800783c:	46bd      	mov	sp, r7
 800783e:	bd80      	pop	{r7, pc}
 8007840:	40013800 	.word	0x40013800
 8007844:	51eb851f 	.word	0x51eb851f

08007848 <HAL_USART_Init>:
  * @param  husart Pointer to a USART_HandleTypeDef structure that contains
  *                the configuration information for the specified USART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_USART_Init(USART_HandleTypeDef *husart)
{
 8007848:	b580      	push	{r7, lr}
 800784a:	b082      	sub	sp, #8
 800784c:	af00      	add	r7, sp, #0
 800784e:	6078      	str	r0, [r7, #4]
  /* Check the USART handle allocation */
  if (husart == NULL)
 8007850:	687b      	ldr	r3, [r7, #4]
 8007852:	2b00      	cmp	r3, #0
 8007854:	d101      	bne.n	800785a <HAL_USART_Init+0x12>
  {
    return HAL_ERROR;
 8007856:	2301      	movs	r3, #1
 8007858:	e033      	b.n	80078c2 <HAL_USART_Init+0x7a>
  }

  /* Check the parameters */
  assert_param(IS_USART_INSTANCE(husart->Instance));

  if (husart->State == HAL_USART_STATE_RESET)
 800785a:	687b      	ldr	r3, [r7, #4]
 800785c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007860:	b2db      	uxtb	r3, r3
 8007862:	2b00      	cmp	r3, #0
 8007864:	d106      	bne.n	8007874 <HAL_USART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    husart->Lock = HAL_UNLOCKED;
 8007866:	687b      	ldr	r3, [r7, #4]
 8007868:	2200      	movs	r2, #0
 800786a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    husart->MspInitCallback(husart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_USART_MspInit(husart);
 800786e:	6878      	ldr	r0, [r7, #4]
 8007870:	f7fd fac0 	bl	8004df4 <HAL_USART_MspInit>
#endif /* USE_HAL_USART_REGISTER_CALLBACKS */
  }

  husart->State = HAL_USART_STATE_BUSY;
 8007874:	687b      	ldr	r3, [r7, #4]
 8007876:	2202      	movs	r2, #2
 8007878:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the USART Communication parameters */
  USART_SetConfig(husart);
 800787c:	6878      	ldr	r0, [r7, #4]
 800787e:	f000 f825 	bl	80078cc <USART_SetConfig>

  /* In USART mode, the following bits must be kept cleared:
     - LINEN bit in the USART_CR2 register
     - HDSEL, SCEN and IREN bits in the USART_CR3 register */
  CLEAR_BIT(husart->Instance->CR2, USART_CR2_LINEN);
 8007882:	687b      	ldr	r3, [r7, #4]
 8007884:	681b      	ldr	r3, [r3, #0]
 8007886:	691a      	ldr	r2, [r3, #16]
 8007888:	687b      	ldr	r3, [r7, #4]
 800788a:	681b      	ldr	r3, [r3, #0]
 800788c:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8007890:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(husart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007892:	687b      	ldr	r3, [r7, #4]
 8007894:	681b      	ldr	r3, [r3, #0]
 8007896:	695a      	ldr	r2, [r3, #20]
 8007898:	687b      	ldr	r3, [r7, #4]
 800789a:	681b      	ldr	r3, [r3, #0]
 800789c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80078a0:	615a      	str	r2, [r3, #20]

  /* Enable the Peripheral */
  __HAL_USART_ENABLE(husart);
 80078a2:	687b      	ldr	r3, [r7, #4]
 80078a4:	681b      	ldr	r3, [r3, #0]
 80078a6:	68da      	ldr	r2, [r3, #12]
 80078a8:	687b      	ldr	r3, [r7, #4]
 80078aa:	681b      	ldr	r3, [r3, #0]
 80078ac:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80078b0:	60da      	str	r2, [r3, #12]

  /* Initialize the USART state */
  husart->ErrorCode = HAL_USART_ERROR_NONE;
 80078b2:	687b      	ldr	r3, [r7, #4]
 80078b4:	2200      	movs	r2, #0
 80078b6:	641a      	str	r2, [r3, #64]	; 0x40
  husart->State = HAL_USART_STATE_READY;
 80078b8:	687b      	ldr	r3, [r7, #4]
 80078ba:	2201      	movs	r2, #1
 80078bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80078c0:	2300      	movs	r3, #0
}
 80078c2:	4618      	mov	r0, r3
 80078c4:	3708      	adds	r7, #8
 80078c6:	46bd      	mov	sp, r7
 80078c8:	bd80      	pop	{r7, pc}
	...

080078cc <USART_SetConfig>:
  * @param  husart Pointer to a USART_HandleTypeDef structure that contains
  *                the configuration information for the specified USART module.
  * @retval None
  */
static void USART_SetConfig(USART_HandleTypeDef *husart)
{
 80078cc:	b580      	push	{r7, lr}
 80078ce:	b084      	sub	sp, #16
 80078d0:	af00      	add	r7, sp, #0
 80078d2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0x00U;
 80078d4:	2300      	movs	r3, #0
 80078d6:	60fb      	str	r3, [r7, #12]
  assert_param(IS_USART_PARITY(husart->Init.Parity));
  assert_param(IS_USART_MODE(husart->Init.Mode));

  /* The LBCL, CPOL and CPHA bits have to be selected when both the transmitter and the
     receiver are disabled (TE=RE=0) to ensure that the clock pulses function correctly. */
  CLEAR_BIT(husart->Instance->CR1, (USART_CR1_TE | USART_CR1_RE));
 80078d8:	687b      	ldr	r3, [r7, #4]
 80078da:	681b      	ldr	r3, [r3, #0]
 80078dc:	68da      	ldr	r2, [r3, #12]
 80078de:	687b      	ldr	r3, [r7, #4]
 80078e0:	681b      	ldr	r3, [r3, #0]
 80078e2:	f022 020c 	bic.w	r2, r2, #12
 80078e6:	60da      	str	r2, [r3, #12]

  /*---------------------------- USART CR2 Configuration ---------------------*/
  tmpreg = husart->Instance->CR2;
 80078e8:	687b      	ldr	r3, [r7, #4]
 80078ea:	681b      	ldr	r3, [r3, #0]
 80078ec:	691b      	ldr	r3, [r3, #16]
 80078ee:	60fb      	str	r3, [r7, #12]
  /* Clear CLKEN, CPOL, CPHA and LBCL bits */
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR2_CPHA | USART_CR2_CPOL | USART_CR2_CLKEN | USART_CR2_LBCL | USART_CR2_STOP));
 80078f0:	68fb      	ldr	r3, [r7, #12]
 80078f2:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 80078f6:	60fb      	str	r3, [r7, #12]
  /* Configure the USART Clock, CPOL, CPHA and LastBit -----------------------*/
  /* Set CPOL bit according to husart->Init.CLKPolarity value */
  /* Set CPHA bit according to husart->Init.CLKPhase value */
  /* Set LBCL bit according to husart->Init.CLKLastBit value */
  /* Set Stop Bits: Set STOP[13:12] bits according to husart->Init.StopBits value */
  tmpreg |= (uint32_t)(USART_CLOCK_ENABLE | husart->Init.CLKPolarity |
 80078f8:	687b      	ldr	r3, [r7, #4]
 80078fa:	699a      	ldr	r2, [r3, #24]
                       husart->Init.CLKPhase | husart->Init.CLKLastBit | husart->Init.StopBits);
 80078fc:	687b      	ldr	r3, [r7, #4]
 80078fe:	69db      	ldr	r3, [r3, #28]
  tmpreg |= (uint32_t)(USART_CLOCK_ENABLE | husart->Init.CLKPolarity |
 8007900:	431a      	orrs	r2, r3
                       husart->Init.CLKPhase | husart->Init.CLKLastBit | husart->Init.StopBits);
 8007902:	687b      	ldr	r3, [r7, #4]
 8007904:	6a1b      	ldr	r3, [r3, #32]
 8007906:	431a      	orrs	r2, r3
 8007908:	687b      	ldr	r3, [r7, #4]
 800790a:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(USART_CLOCK_ENABLE | husart->Init.CLKPolarity |
 800790c:	431a      	orrs	r2, r3
 800790e:	68fb      	ldr	r3, [r7, #12]
 8007910:	4313      	orrs	r3, r2
 8007912:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8007916:	60fb      	str	r3, [r7, #12]
  /* Write to USART CR2 */
  WRITE_REG(husart->Instance->CR2, (uint32_t)tmpreg);
 8007918:	687b      	ldr	r3, [r7, #4]
 800791a:	681b      	ldr	r3, [r3, #0]
 800791c:	68fa      	ldr	r2, [r7, #12]
 800791e:	611a      	str	r2, [r3, #16]

  /*-------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = husart->Instance->CR1;
 8007920:	687b      	ldr	r3, [r7, #4]
 8007922:	681b      	ldr	r3, [r3, #0]
 8007924:	68db      	ldr	r3, [r3, #12]
 8007926:	60fb      	str	r3, [r7, #12]

  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE));
 8007928:	68fb      	ldr	r3, [r7, #12]
 800792a:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 800792e:	f023 030c 	bic.w	r3, r3, #12
 8007932:	60fb      	str	r3, [r7, #12]
  /* Configure the USART Word Length, Parity and mode:
     Set the M bits according to husart->Init.WordLength value
     Set PCE and PS bits according to husart->Init.Parity value
     Set TE and RE bits according to husart->Init.Mode value
   */
  tmpreg |= (uint32_t)husart->Init.WordLength | husart->Init.Parity | husart->Init.Mode;
 8007934:	687b      	ldr	r3, [r7, #4]
 8007936:	689a      	ldr	r2, [r3, #8]
 8007938:	687b      	ldr	r3, [r7, #4]
 800793a:	691b      	ldr	r3, [r3, #16]
 800793c:	431a      	orrs	r2, r3
 800793e:	687b      	ldr	r3, [r7, #4]
 8007940:	695b      	ldr	r3, [r3, #20]
 8007942:	4313      	orrs	r3, r2
 8007944:	68fa      	ldr	r2, [r7, #12]
 8007946:	4313      	orrs	r3, r2
 8007948:	60fb      	str	r3, [r7, #12]

  /* Write to USART CR1 */
  WRITE_REG(husart->Instance->CR1, (uint32_t)tmpreg);
 800794a:	687b      	ldr	r3, [r7, #4]
 800794c:	681b      	ldr	r3, [r3, #0]
 800794e:	68fa      	ldr	r2, [r7, #12]
 8007950:	60da      	str	r2, [r3, #12]

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Clear CTSE and RTSE bits */
  CLEAR_BIT(husart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE));
 8007952:	687b      	ldr	r3, [r7, #4]
 8007954:	681b      	ldr	r3, [r3, #0]
 8007956:	695a      	ldr	r2, [r3, #20]
 8007958:	687b      	ldr	r3, [r7, #4]
 800795a:	681b      	ldr	r3, [r3, #0]
 800795c:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8007960:	615a      	str	r2, [r3, #20]

  /*-------------------------- USART BRR Configuration -----------------------*/
  if((husart->Instance == USART1))
 8007962:	687b      	ldr	r3, [r7, #4]
 8007964:	681b      	ldr	r3, [r3, #0]
 8007966:	4a53      	ldr	r2, [pc, #332]	; (8007ab4 <USART_SetConfig+0x1e8>)
 8007968:	4293      	cmp	r3, r2
 800796a:	d14f      	bne.n	8007a0c <USART_SetConfig+0x140>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 800796c:	f7ff fa64 	bl	8006e38 <HAL_RCC_GetPCLK2Freq>
 8007970:	60b8      	str	r0, [r7, #8]
    husart->Instance->BRR = USART_BRR(pclk, husart->Init.BaudRate);
 8007972:	68ba      	ldr	r2, [r7, #8]
 8007974:	4613      	mov	r3, r2
 8007976:	009b      	lsls	r3, r3, #2
 8007978:	4413      	add	r3, r2
 800797a:	009a      	lsls	r2, r3, #2
 800797c:	441a      	add	r2, r3
 800797e:	687b      	ldr	r3, [r7, #4]
 8007980:	685b      	ldr	r3, [r3, #4]
 8007982:	009b      	lsls	r3, r3, #2
 8007984:	fbb2 f3f3 	udiv	r3, r2, r3
 8007988:	4a4b      	ldr	r2, [pc, #300]	; (8007ab8 <USART_SetConfig+0x1ec>)
 800798a:	fba2 2303 	umull	r2, r3, r2, r3
 800798e:	095b      	lsrs	r3, r3, #5
 8007990:	0119      	lsls	r1, r3, #4
 8007992:	68ba      	ldr	r2, [r7, #8]
 8007994:	4613      	mov	r3, r2
 8007996:	009b      	lsls	r3, r3, #2
 8007998:	4413      	add	r3, r2
 800799a:	009a      	lsls	r2, r3, #2
 800799c:	441a      	add	r2, r3
 800799e:	687b      	ldr	r3, [r7, #4]
 80079a0:	685b      	ldr	r3, [r3, #4]
 80079a2:	009b      	lsls	r3, r3, #2
 80079a4:	fbb2 f2f3 	udiv	r2, r2, r3
 80079a8:	4b43      	ldr	r3, [pc, #268]	; (8007ab8 <USART_SetConfig+0x1ec>)
 80079aa:	fba3 0302 	umull	r0, r3, r3, r2
 80079ae:	095b      	lsrs	r3, r3, #5
 80079b0:	2064      	movs	r0, #100	; 0x64
 80079b2:	fb00 f303 	mul.w	r3, r0, r3
 80079b6:	1ad3      	subs	r3, r2, r3
 80079b8:	011b      	lsls	r3, r3, #4
 80079ba:	3332      	adds	r3, #50	; 0x32
 80079bc:	4a3e      	ldr	r2, [pc, #248]	; (8007ab8 <USART_SetConfig+0x1ec>)
 80079be:	fba2 2303 	umull	r2, r3, r2, r3
 80079c2:	095b      	lsrs	r3, r3, #5
 80079c4:	005b      	lsls	r3, r3, #1
 80079c6:	f403 73f0 	and.w	r3, r3, #480	; 0x1e0
 80079ca:	4419      	add	r1, r3
 80079cc:	68ba      	ldr	r2, [r7, #8]
 80079ce:	4613      	mov	r3, r2
 80079d0:	009b      	lsls	r3, r3, #2
 80079d2:	4413      	add	r3, r2
 80079d4:	009a      	lsls	r2, r3, #2
 80079d6:	441a      	add	r2, r3
 80079d8:	687b      	ldr	r3, [r7, #4]
 80079da:	685b      	ldr	r3, [r3, #4]
 80079dc:	009b      	lsls	r3, r3, #2
 80079de:	fbb2 f2f3 	udiv	r2, r2, r3
 80079e2:	4b35      	ldr	r3, [pc, #212]	; (8007ab8 <USART_SetConfig+0x1ec>)
 80079e4:	fba3 0302 	umull	r0, r3, r3, r2
 80079e8:	095b      	lsrs	r3, r3, #5
 80079ea:	2064      	movs	r0, #100	; 0x64
 80079ec:	fb00 f303 	mul.w	r3, r0, r3
 80079f0:	1ad3      	subs	r3, r2, r3
 80079f2:	011b      	lsls	r3, r3, #4
 80079f4:	3332      	adds	r3, #50	; 0x32
 80079f6:	4a30      	ldr	r2, [pc, #192]	; (8007ab8 <USART_SetConfig+0x1ec>)
 80079f8:	fba2 2303 	umull	r2, r3, r2, r3
 80079fc:	095b      	lsrs	r3, r3, #5
 80079fe:	f003 020f 	and.w	r2, r3, #15
 8007a02:	687b      	ldr	r3, [r7, #4]
 8007a04:	681b      	ldr	r3, [r3, #0]
 8007a06:	440a      	add	r2, r1
 8007a08:	609a      	str	r2, [r3, #8]
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
    husart->Instance->BRR = USART_BRR(pclk, husart->Init.BaudRate);
  }
}
 8007a0a:	e04e      	b.n	8007aaa <USART_SetConfig+0x1de>
    pclk = HAL_RCC_GetPCLK1Freq();
 8007a0c:	f7ff fa00 	bl	8006e10 <HAL_RCC_GetPCLK1Freq>
 8007a10:	60b8      	str	r0, [r7, #8]
    husart->Instance->BRR = USART_BRR(pclk, husart->Init.BaudRate);
 8007a12:	68ba      	ldr	r2, [r7, #8]
 8007a14:	4613      	mov	r3, r2
 8007a16:	009b      	lsls	r3, r3, #2
 8007a18:	4413      	add	r3, r2
 8007a1a:	009a      	lsls	r2, r3, #2
 8007a1c:	441a      	add	r2, r3
 8007a1e:	687b      	ldr	r3, [r7, #4]
 8007a20:	685b      	ldr	r3, [r3, #4]
 8007a22:	009b      	lsls	r3, r3, #2
 8007a24:	fbb2 f3f3 	udiv	r3, r2, r3
 8007a28:	4a23      	ldr	r2, [pc, #140]	; (8007ab8 <USART_SetConfig+0x1ec>)
 8007a2a:	fba2 2303 	umull	r2, r3, r2, r3
 8007a2e:	095b      	lsrs	r3, r3, #5
 8007a30:	0119      	lsls	r1, r3, #4
 8007a32:	68ba      	ldr	r2, [r7, #8]
 8007a34:	4613      	mov	r3, r2
 8007a36:	009b      	lsls	r3, r3, #2
 8007a38:	4413      	add	r3, r2
 8007a3a:	009a      	lsls	r2, r3, #2
 8007a3c:	441a      	add	r2, r3
 8007a3e:	687b      	ldr	r3, [r7, #4]
 8007a40:	685b      	ldr	r3, [r3, #4]
 8007a42:	009b      	lsls	r3, r3, #2
 8007a44:	fbb2 f2f3 	udiv	r2, r2, r3
 8007a48:	4b1b      	ldr	r3, [pc, #108]	; (8007ab8 <USART_SetConfig+0x1ec>)
 8007a4a:	fba3 0302 	umull	r0, r3, r3, r2
 8007a4e:	095b      	lsrs	r3, r3, #5
 8007a50:	2064      	movs	r0, #100	; 0x64
 8007a52:	fb00 f303 	mul.w	r3, r0, r3
 8007a56:	1ad3      	subs	r3, r2, r3
 8007a58:	011b      	lsls	r3, r3, #4
 8007a5a:	3332      	adds	r3, #50	; 0x32
 8007a5c:	4a16      	ldr	r2, [pc, #88]	; (8007ab8 <USART_SetConfig+0x1ec>)
 8007a5e:	fba2 2303 	umull	r2, r3, r2, r3
 8007a62:	095b      	lsrs	r3, r3, #5
 8007a64:	005b      	lsls	r3, r3, #1
 8007a66:	f403 73f0 	and.w	r3, r3, #480	; 0x1e0
 8007a6a:	4419      	add	r1, r3
 8007a6c:	68ba      	ldr	r2, [r7, #8]
 8007a6e:	4613      	mov	r3, r2
 8007a70:	009b      	lsls	r3, r3, #2
 8007a72:	4413      	add	r3, r2
 8007a74:	009a      	lsls	r2, r3, #2
 8007a76:	441a      	add	r2, r3
 8007a78:	687b      	ldr	r3, [r7, #4]
 8007a7a:	685b      	ldr	r3, [r3, #4]
 8007a7c:	009b      	lsls	r3, r3, #2
 8007a7e:	fbb2 f2f3 	udiv	r2, r2, r3
 8007a82:	4b0d      	ldr	r3, [pc, #52]	; (8007ab8 <USART_SetConfig+0x1ec>)
 8007a84:	fba3 0302 	umull	r0, r3, r3, r2
 8007a88:	095b      	lsrs	r3, r3, #5
 8007a8a:	2064      	movs	r0, #100	; 0x64
 8007a8c:	fb00 f303 	mul.w	r3, r0, r3
 8007a90:	1ad3      	subs	r3, r2, r3
 8007a92:	011b      	lsls	r3, r3, #4
 8007a94:	3332      	adds	r3, #50	; 0x32
 8007a96:	4a08      	ldr	r2, [pc, #32]	; (8007ab8 <USART_SetConfig+0x1ec>)
 8007a98:	fba2 2303 	umull	r2, r3, r2, r3
 8007a9c:	095b      	lsrs	r3, r3, #5
 8007a9e:	f003 020f 	and.w	r2, r3, #15
 8007aa2:	687b      	ldr	r3, [r7, #4]
 8007aa4:	681b      	ldr	r3, [r3, #0]
 8007aa6:	440a      	add	r2, r1
 8007aa8:	609a      	str	r2, [r3, #8]
}
 8007aaa:	bf00      	nop
 8007aac:	3710      	adds	r7, #16
 8007aae:	46bd      	mov	sp, r7
 8007ab0:	bd80      	pop	{r7, pc}
 8007ab2:	bf00      	nop
 8007ab4:	40013800 	.word	0x40013800
 8007ab8:	51eb851f 	.word	0x51eb851f

08007abc <HAL_WWDG_Init>:
  * @param  hwwdg  pointer to a WWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified WWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_WWDG_Init(WWDG_HandleTypeDef *hwwdg)
{
 8007abc:	b580      	push	{r7, lr}
 8007abe:	b082      	sub	sp, #8
 8007ac0:	af00      	add	r7, sp, #0
 8007ac2:	6078      	str	r0, [r7, #4]
  /* Check the WWDG handle allocation */
  if (hwwdg == NULL)
 8007ac4:	687b      	ldr	r3, [r7, #4]
 8007ac6:	2b00      	cmp	r3, #0
 8007ac8:	d101      	bne.n	8007ace <HAL_WWDG_Init+0x12>
  {
    return HAL_ERROR;
 8007aca:	2301      	movs	r3, #1
 8007acc:	e016      	b.n	8007afc <HAL_WWDG_Init+0x40>

  /* Init the low level hardware */
  hwwdg->MspInitCallback(hwwdg);
#else
  /* Init the low level hardware */
  HAL_WWDG_MspInit(hwwdg);
 8007ace:	6878      	ldr	r0, [r7, #4]
 8007ad0:	f7fd f9da 	bl	8004e88 <HAL_WWDG_MspInit>
#endif /* USE_HAL_WWDG_REGISTER_CALLBACKS */

  /* Set WWDG Counter */
  WRITE_REG(hwwdg->Instance->CR, (WWDG_CR_WDGA | hwwdg->Init.Counter));
 8007ad4:	687b      	ldr	r3, [r7, #4]
 8007ad6:	68da      	ldr	r2, [r3, #12]
 8007ad8:	687b      	ldr	r3, [r7, #4]
 8007ada:	681b      	ldr	r3, [r3, #0]
 8007adc:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8007ae0:	601a      	str	r2, [r3, #0]

  /* Set WWDG Prescaler and Window */
  WRITE_REG(hwwdg->Instance->CFR, (hwwdg->Init.EWIMode | hwwdg->Init.Prescaler | hwwdg->Init.Window));
 8007ae2:	687b      	ldr	r3, [r7, #4]
 8007ae4:	691a      	ldr	r2, [r3, #16]
 8007ae6:	687b      	ldr	r3, [r7, #4]
 8007ae8:	685b      	ldr	r3, [r3, #4]
 8007aea:	ea42 0103 	orr.w	r1, r2, r3
 8007aee:	687b      	ldr	r3, [r7, #4]
 8007af0:	689a      	ldr	r2, [r3, #8]
 8007af2:	687b      	ldr	r3, [r7, #4]
 8007af4:	681b      	ldr	r3, [r3, #0]
 8007af6:	430a      	orrs	r2, r1
 8007af8:	605a      	str	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8007afa:	2300      	movs	r3, #0
}
 8007afc:	4618      	mov	r0, r3
 8007afe:	3708      	adds	r7, #8
 8007b00:	46bd      	mov	sp, r7
 8007b02:	bd80      	pop	{r7, pc}

08007b04 <HAL_WWDG_Refresh>:
  * @param  hwwdg  pointer to a WWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified WWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_WWDG_Refresh(WWDG_HandleTypeDef *hwwdg)
{
 8007b04:	b480      	push	{r7}
 8007b06:	b083      	sub	sp, #12
 8007b08:	af00      	add	r7, sp, #0
 8007b0a:	6078      	str	r0, [r7, #4]
  /* Write to WWDG CR the WWDG Counter value to refresh with */
  WRITE_REG(hwwdg->Instance->CR, (hwwdg->Init.Counter));
 8007b0c:	687b      	ldr	r3, [r7, #4]
 8007b0e:	681b      	ldr	r3, [r3, #0]
 8007b10:	687a      	ldr	r2, [r7, #4]
 8007b12:	68d2      	ldr	r2, [r2, #12]
 8007b14:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8007b16:	2300      	movs	r3, #0
}
 8007b18:	4618      	mov	r0, r3
 8007b1a:	370c      	adds	r7, #12
 8007b1c:	46bd      	mov	sp, r7
 8007b1e:	bc80      	pop	{r7}
 8007b20:	4770      	bx	lr
	...

08007b24 <__libc_init_array>:
 8007b24:	b570      	push	{r4, r5, r6, lr}
 8007b26:	2600      	movs	r6, #0
 8007b28:	4d0c      	ldr	r5, [pc, #48]	; (8007b5c <__libc_init_array+0x38>)
 8007b2a:	4c0d      	ldr	r4, [pc, #52]	; (8007b60 <__libc_init_array+0x3c>)
 8007b2c:	1b64      	subs	r4, r4, r5
 8007b2e:	10a4      	asrs	r4, r4, #2
 8007b30:	42a6      	cmp	r6, r4
 8007b32:	d109      	bne.n	8007b48 <__libc_init_array+0x24>
 8007b34:	f000 f830 	bl	8007b98 <_init>
 8007b38:	2600      	movs	r6, #0
 8007b3a:	4d0a      	ldr	r5, [pc, #40]	; (8007b64 <__libc_init_array+0x40>)
 8007b3c:	4c0a      	ldr	r4, [pc, #40]	; (8007b68 <__libc_init_array+0x44>)
 8007b3e:	1b64      	subs	r4, r4, r5
 8007b40:	10a4      	asrs	r4, r4, #2
 8007b42:	42a6      	cmp	r6, r4
 8007b44:	d105      	bne.n	8007b52 <__libc_init_array+0x2e>
 8007b46:	bd70      	pop	{r4, r5, r6, pc}
 8007b48:	f855 3b04 	ldr.w	r3, [r5], #4
 8007b4c:	4798      	blx	r3
 8007b4e:	3601      	adds	r6, #1
 8007b50:	e7ee      	b.n	8007b30 <__libc_init_array+0xc>
 8007b52:	f855 3b04 	ldr.w	r3, [r5], #4
 8007b56:	4798      	blx	r3
 8007b58:	3601      	adds	r6, #1
 8007b5a:	e7f2      	b.n	8007b42 <__libc_init_array+0x1e>
 8007b5c:	08007c30 	.word	0x08007c30
 8007b60:	08007c30 	.word	0x08007c30
 8007b64:	08007c30 	.word	0x08007c30
 8007b68:	08007c34 	.word	0x08007c34

08007b6c <memcpy>:
 8007b6c:	440a      	add	r2, r1
 8007b6e:	4291      	cmp	r1, r2
 8007b70:	f100 33ff 	add.w	r3, r0, #4294967295
 8007b74:	d100      	bne.n	8007b78 <memcpy+0xc>
 8007b76:	4770      	bx	lr
 8007b78:	b510      	push	{r4, lr}
 8007b7a:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007b7e:	4291      	cmp	r1, r2
 8007b80:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007b84:	d1f9      	bne.n	8007b7a <memcpy+0xe>
 8007b86:	bd10      	pop	{r4, pc}

08007b88 <memset>:
 8007b88:	4603      	mov	r3, r0
 8007b8a:	4402      	add	r2, r0
 8007b8c:	4293      	cmp	r3, r2
 8007b8e:	d100      	bne.n	8007b92 <memset+0xa>
 8007b90:	4770      	bx	lr
 8007b92:	f803 1b01 	strb.w	r1, [r3], #1
 8007b96:	e7f9      	b.n	8007b8c <memset+0x4>

08007b98 <_init>:
 8007b98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007b9a:	bf00      	nop
 8007b9c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007b9e:	bc08      	pop	{r3}
 8007ba0:	469e      	mov	lr, r3
 8007ba2:	4770      	bx	lr

08007ba4 <_fini>:
 8007ba4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007ba6:	bf00      	nop
 8007ba8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007baa:	bc08      	pop	{r3}
 8007bac:	469e      	mov	lr, r3
 8007bae:	4770      	bx	lr
