// Seed: 3086562343
module module_0 (
    output tri0 id_0
);
  assign id_0 = 1;
  assign id_0 = id_2;
  wire id_3;
endmodule
macromodule module_1 (
    input tri0 id_0,
    input tri1 id_1,
    output wor id_2,
    input supply1 id_3,
    input wire id_4,
    output wand id_5,
    output wor id_6,
    output tri id_7,
    output supply1 id_8,
    input tri0 id_9,
    input supply0 id_10
);
  assign id_2 = id_3;
  tri  id_12 = 1 & 1'd0;
  wire id_13;
  assign id_12 = -1;
  module_0 modCall_1 (id_8);
  assign modCall_1.type_4 = 0;
  wire \id_14 ;
endmodule
