Fitter report for S4PU-16
Tue Nov 20 15:22:51 2018
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Ignored Assignments
  6. Incremental Compilation Preservation Summary
  7. Incremental Compilation Partition Settings
  8. Incremental Compilation Placement Preservation
  9. Pin-Out File
 10. Fitter Resource Usage Summary
 11. Fitter Partition Statistics
 12. Input Pins
 13. Output Pins
 14. I/O Bank Usage
 15. All Package Pins
 16. Output Pin Default Load For Reported TCO
 17. Fitter Resource Utilization by Entity
 18. Delay Chain Summary
 19. Pad To Core Delay Chain Fanout
 20. Control Signals
 21. Global & Other Fast Signals
 22. Non-Global High Fan-Out Signals
 23. Fitter RAM Summary
 24. Other Routing Usage Summary
 25. LAB Logic Elements
 26. LAB-wide Signals
 27. LAB Signals Sourced
 28. LAB Signals Sourced Out
 29. LAB Distinct Inputs
 30. Fitter Device Options
 31. Operating Settings and Conditions
 32. Fitter Messages
 33. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Fitter Summary                                                                       ;
+------------------------------------+-------------------------------------------------+
; Fitter Status                      ; Successful - Tue Nov 20 15:22:51 2018           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; S4PU-16                                         ;
; Top-level Entity Name              ; DE2                                             ;
; Family                             ; Cyclone II                                      ;
; Device                             ; EP2C35F672C6                                    ;
; Timing Models                      ; Final                                           ;
; Total logic elements               ; 3,306 / 33,216 ( 10 % )                         ;
;     Total combinational functions  ; 3,135 / 33,216 ( 9 % )                          ;
;     Dedicated logic registers      ; 1,622 / 33,216 ( 5 % )                          ;
; Total registers                    ; 1622                                            ;
; Total pins                         ; 19 / 475 ( 4 % )                                ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 398,080 / 483,840 ( 82 % )                      ;
; Embedded Multiplier 9-bit elements ; 0 / 70 ( 0 % )                                  ;
; Total PLLs                         ; 0 / 4 ( 0 % )                                   ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                              ;
+----------------------------------------------------------------------------+--------------------------------+--------------------------------+
; Option                                                                     ; Setting                        ; Default Value                  ;
+----------------------------------------------------------------------------+--------------------------------+--------------------------------+
; Device                                                                     ; EP2C35F672C6                   ;                                ;
; Minimum Core Junction Temperature                                          ; 0                              ;                                ;
; Maximum Core Junction Temperature                                          ; 85                             ;                                ;
; Fit Attempts to Skip                                                       ; 0                              ; 0.0                            ;
; Device I/O Standard                                                        ; 3.3-V LVTTL                    ;                                ;
; Use smart compilation                                                      ; Off                            ; Off                            ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                             ; On                             ;
; Enable compact report table                                                ; Off                            ; Off                            ;
; Auto Merge PLLs                                                            ; On                             ; On                             ;
; Ignore PLL Mode When Merging PLLs                                          ; Off                            ; Off                            ;
; Router Timing Optimization Level                                           ; Normal                         ; Normal                         ;
; Placement Effort Multiplier                                                ; 1.0                            ; 1.0                            ;
; Router Effort Multiplier                                                   ; 1.0                            ; 1.0                            ;
; Always Enable Input Buffers                                                ; Off                            ; Off                            ;
; Optimize Hold Timing                                                       ; IO Paths and Minimum TPD Paths ; IO Paths and Minimum TPD Paths ;
; Optimize Multi-Corner Timing                                               ; On                             ; On                             ;
; PowerPlay Power Optimization                                               ; Normal compilation             ; Normal compilation             ;
; Optimize Timing                                                            ; Normal compilation             ; Normal compilation             ;
; Optimize Timing for ECOs                                                   ; Off                            ; Off                            ;
; Regenerate full fit report during ECO compiles                             ; Off                            ; Off                            ;
; Optimize IOC Register Placement for Timing                                 ; Normal                         ; Normal                         ;
; Limit to One Fitting Attempt                                               ; Off                            ; Off                            ;
; Final Placement Optimizations                                              ; Automatically                  ; Automatically                  ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                  ; Automatically                  ;
; Fitter Initial Placement Seed                                              ; 1                              ; 1                              ;
; PCI I/O                                                                    ; Off                            ; Off                            ;
; Weak Pull-Up Resistor                                                      ; Off                            ; Off                            ;
; Enable Bus-Hold Circuitry                                                  ; Off                            ; Off                            ;
; Auto Global Memory Control Signals                                         ; Off                            ; Off                            ;
; Auto Packed Registers                                                      ; Auto                           ; Auto                           ;
; Auto Delay Chains                                                          ; On                             ; On                             ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                            ; Off                            ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                            ; Off                            ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                            ; Off                            ;
; Perform Register Duplication for Performance                               ; Off                            ; Off                            ;
; Perform Logic to Memory Mapping for Fitting                                ; Off                            ; Off                            ;
; Perform Register Retiming for Performance                                  ; Off                            ; Off                            ;
; Perform Asynchronous Signal Pipelining                                     ; Off                            ; Off                            ;
; Fitter Effort                                                              ; Auto Fit                       ; Auto Fit                       ;
; Physical Synthesis Effort Level                                            ; Normal                         ; Normal                         ;
; Auto Global Clock                                                          ; On                             ; On                             ;
; Auto Global Register Control Signals                                       ; On                             ; On                             ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                            ; Off                            ;
+----------------------------------------------------------------------------+--------------------------------+--------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                       ;
+----------+----------------+--------------+---------------+---------------+----------------+
; Name     ; Ignored Entity ; Ignored From ; Ignored To    ; Ignored Value ; Ignored Source ;
+----------+----------------+--------------+---------------+---------------+----------------+
; Location ;                ;              ; AUD_ADCDAT    ; PIN_B5        ; QSF Assignment ;
; Location ;                ;              ; AUD_ADCLRCK   ; PIN_C5        ; QSF Assignment ;
; Location ;                ;              ; AUD_BCLK      ; PIN_B4        ; QSF Assignment ;
; Location ;                ;              ; AUD_DACDAT    ; PIN_A4        ; QSF Assignment ;
; Location ;                ;              ; AUD_DACLRCK   ; PIN_C6        ; QSF Assignment ;
; Location ;                ;              ; AUD_XCK       ; PIN_A5        ; QSF Assignment ;
; Location ;                ;              ; CLOCK_27      ; PIN_D13       ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[0]  ; PIN_T6        ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[10] ; PIN_Y1        ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[11] ; PIN_V5        ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[1]  ; PIN_V4        ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[2]  ; PIN_V3        ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[3]  ; PIN_W2        ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[4]  ; PIN_W1        ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[5]  ; PIN_U6        ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[6]  ; PIN_U7        ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[7]  ; PIN_U5        ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[8]  ; PIN_W4        ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[9]  ; PIN_W3        ; QSF Assignment ;
; Location ;                ;              ; DRAM_BA_0     ; PIN_AE2       ; QSF Assignment ;
; Location ;                ;              ; DRAM_BA_1     ; PIN_AE3       ; QSF Assignment ;
; Location ;                ;              ; DRAM_CAS_N    ; PIN_AB3       ; QSF Assignment ;
; Location ;                ;              ; DRAM_CKE      ; PIN_AA6       ; QSF Assignment ;
; Location ;                ;              ; DRAM_CLK      ; PIN_AA7       ; QSF Assignment ;
; Location ;                ;              ; DRAM_CS_N     ; PIN_AC3       ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[0]    ; PIN_V6        ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[10]   ; PIN_AB1       ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[11]   ; PIN_AA4       ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[12]   ; PIN_AA3       ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[13]   ; PIN_AC2       ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[14]   ; PIN_AC1       ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[15]   ; PIN_AA5       ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[1]    ; PIN_AA2       ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[2]    ; PIN_AA1       ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[3]    ; PIN_Y3        ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[4]    ; PIN_Y4        ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[5]    ; PIN_R8        ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[6]    ; PIN_T8        ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[7]    ; PIN_V7        ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[8]    ; PIN_W6        ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[9]    ; PIN_AB2       ; QSF Assignment ;
; Location ;                ;              ; DRAM_LDQM     ; PIN_AD2       ; QSF Assignment ;
; Location ;                ;              ; DRAM_RAS_N    ; PIN_AB4       ; QSF Assignment ;
; Location ;                ;              ; DRAM_UDQM     ; PIN_Y5        ; QSF Assignment ;
; Location ;                ;              ; DRAM_WE_N     ; PIN_AD3       ; QSF Assignment ;
; Location ;                ;              ; ENET_CLK      ; PIN_B24       ; QSF Assignment ;
; Location ;                ;              ; ENET_CMD      ; PIN_A21       ; QSF Assignment ;
; Location ;                ;              ; ENET_CS_N     ; PIN_A23       ; QSF Assignment ;
; Location ;                ;              ; ENET_DATA[0]  ; PIN_D17       ; QSF Assignment ;
; Location ;                ;              ; ENET_DATA[10] ; PIN_C19       ; QSF Assignment ;
; Location ;                ;              ; ENET_DATA[11] ; PIN_D19       ; QSF Assignment ;
; Location ;                ;              ; ENET_DATA[12] ; PIN_B19       ; QSF Assignment ;
; Location ;                ;              ; ENET_DATA[13] ; PIN_A19       ; QSF Assignment ;
; Location ;                ;              ; ENET_DATA[14] ; PIN_E18       ; QSF Assignment ;
; Location ;                ;              ; ENET_DATA[15] ; PIN_D18       ; QSF Assignment ;
; Location ;                ;              ; ENET_DATA[1]  ; PIN_C17       ; QSF Assignment ;
; Location ;                ;              ; ENET_DATA[2]  ; PIN_B18       ; QSF Assignment ;
; Location ;                ;              ; ENET_DATA[3]  ; PIN_A18       ; QSF Assignment ;
; Location ;                ;              ; ENET_DATA[4]  ; PIN_B17       ; QSF Assignment ;
; Location ;                ;              ; ENET_DATA[5]  ; PIN_A17       ; QSF Assignment ;
; Location ;                ;              ; ENET_DATA[6]  ; PIN_B16       ; QSF Assignment ;
; Location ;                ;              ; ENET_DATA[7]  ; PIN_B15       ; QSF Assignment ;
; Location ;                ;              ; ENET_DATA[8]  ; PIN_B20       ; QSF Assignment ;
; Location ;                ;              ; ENET_DATA[9]  ; PIN_A20       ; QSF Assignment ;
; Location ;                ;              ; ENET_INT      ; PIN_B21       ; QSF Assignment ;
; Location ;                ;              ; ENET_RD_N     ; PIN_A22       ; QSF Assignment ;
; Location ;                ;              ; ENET_RST_N    ; PIN_B23       ; QSF Assignment ;
; Location ;                ;              ; ENET_WR_N     ; PIN_B22       ; QSF Assignment ;
; Location ;                ;              ; EXT_CLOCK     ; PIN_P26       ; QSF Assignment ;
; Location ;                ;              ; FL_ADDR[0]    ; PIN_AC18      ; QSF Assignment ;
; Location ;                ;              ; FL_ADDR[10]   ; PIN_AE17      ; QSF Assignment ;
; Location ;                ;              ; FL_ADDR[11]   ; PIN_AF17      ; QSF Assignment ;
; Location ;                ;              ; FL_ADDR[12]   ; PIN_W16       ; QSF Assignment ;
; Location ;                ;              ; FL_ADDR[13]   ; PIN_W15       ; QSF Assignment ;
; Location ;                ;              ; FL_ADDR[14]   ; PIN_AC16      ; QSF Assignment ;
; Location ;                ;              ; FL_ADDR[15]   ; PIN_AD16      ; QSF Assignment ;
; Location ;                ;              ; FL_ADDR[16]   ; PIN_AE16      ; QSF Assignment ;
; Location ;                ;              ; FL_ADDR[17]   ; PIN_AC15      ; QSF Assignment ;
; Location ;                ;              ; FL_ADDR[18]   ; PIN_AB15      ; QSF Assignment ;
; Location ;                ;              ; FL_ADDR[19]   ; PIN_AA15      ; QSF Assignment ;
; Location ;                ;              ; FL_ADDR[1]    ; PIN_AB18      ; QSF Assignment ;
; Location ;                ;              ; FL_ADDR[20]   ; PIN_Y15       ; QSF Assignment ;
; Location ;                ;              ; FL_ADDR[21]   ; PIN_Y14       ; QSF Assignment ;
; Location ;                ;              ; FL_ADDR[2]    ; PIN_AE19      ; QSF Assignment ;
; Location ;                ;              ; FL_ADDR[3]    ; PIN_AF19      ; QSF Assignment ;
; Location ;                ;              ; FL_ADDR[4]    ; PIN_AE18      ; QSF Assignment ;
; Location ;                ;              ; FL_ADDR[5]    ; PIN_AF18      ; QSF Assignment ;
; Location ;                ;              ; FL_ADDR[6]    ; PIN_Y16       ; QSF Assignment ;
; Location ;                ;              ; FL_ADDR[7]    ; PIN_AA16      ; QSF Assignment ;
; Location ;                ;              ; FL_ADDR[8]    ; PIN_AD17      ; QSF Assignment ;
; Location ;                ;              ; FL_ADDR[9]    ; PIN_AC17      ; QSF Assignment ;
; Location ;                ;              ; FL_CE_N       ; PIN_V17       ; QSF Assignment ;
; Location ;                ;              ; FL_DQ[0]      ; PIN_AD19      ; QSF Assignment ;
; Location ;                ;              ; FL_DQ[1]      ; PIN_AC19      ; QSF Assignment ;
; Location ;                ;              ; FL_DQ[2]      ; PIN_AF20      ; QSF Assignment ;
; Location ;                ;              ; FL_DQ[3]      ; PIN_AE20      ; QSF Assignment ;
; Location ;                ;              ; FL_DQ[4]      ; PIN_AB20      ; QSF Assignment ;
; Location ;                ;              ; FL_DQ[5]      ; PIN_AC20      ; QSF Assignment ;
; Location ;                ;              ; FL_DQ[6]      ; PIN_AF21      ; QSF Assignment ;
; Location ;                ;              ; FL_DQ[7]      ; PIN_AE21      ; QSF Assignment ;
; Location ;                ;              ; FL_OE_N       ; PIN_W17       ; QSF Assignment ;
; Location ;                ;              ; FL_RST_N      ; PIN_AA18      ; QSF Assignment ;
; Location ;                ;              ; FL_WE_N       ; PIN_AA17      ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[0]     ; PIN_D25       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[10]    ; PIN_N18       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[11]    ; PIN_P18       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[12]    ; PIN_G23       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[13]    ; PIN_G24       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[14]    ; PIN_K22       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[15]    ; PIN_G25       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[16]    ; PIN_H23       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[17]    ; PIN_H24       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[18]    ; PIN_J23       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[19]    ; PIN_J24       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[1]     ; PIN_J22       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[20]    ; PIN_H25       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[21]    ; PIN_H26       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[22]    ; PIN_H19       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[23]    ; PIN_K18       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[24]    ; PIN_K19       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[25]    ; PIN_K21       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[26]    ; PIN_K23       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[27]    ; PIN_K24       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[28]    ; PIN_L21       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[29]    ; PIN_L20       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[2]     ; PIN_E26       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[30]    ; PIN_J25       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[31]    ; PIN_J26       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[32]    ; PIN_L23       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[33]    ; PIN_L24       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[34]    ; PIN_L25       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[35]    ; PIN_L19       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[3]     ; PIN_E25       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[4]     ; PIN_F24       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[5]     ; PIN_F23       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[6]     ; PIN_J21       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[7]     ; PIN_J20       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[8]     ; PIN_F25       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[9]     ; PIN_F26       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[0]     ; PIN_K25       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[10]    ; PIN_N24       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[11]    ; PIN_P24       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[12]    ; PIN_R25       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[13]    ; PIN_R24       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[14]    ; PIN_R20       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[15]    ; PIN_T22       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[16]    ; PIN_T23       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[17]    ; PIN_T24       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[18]    ; PIN_T25       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[19]    ; PIN_T18       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[1]     ; PIN_K26       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[20]    ; PIN_T21       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[21]    ; PIN_T20       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[22]    ; PIN_U26       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[23]    ; PIN_U25       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[24]    ; PIN_U23       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[25]    ; PIN_U24       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[26]    ; PIN_R19       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[27]    ; PIN_T19       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[28]    ; PIN_U20       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[29]    ; PIN_U21       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[2]     ; PIN_M22       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[30]    ; PIN_V26       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[31]    ; PIN_V25       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[32]    ; PIN_V24       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[33]    ; PIN_V23       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[34]    ; PIN_W25       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[35]    ; PIN_W23       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[3]     ; PIN_M23       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[4]     ; PIN_M19       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[5]     ; PIN_M20       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[6]     ; PIN_N20       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[7]     ; PIN_M21       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[8]     ; PIN_M24       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[9]     ; PIN_M25       ; QSF Assignment ;
; Location ;                ;              ; HEX0[0]       ; PIN_AF10      ; QSF Assignment ;
; Location ;                ;              ; HEX0[1]       ; PIN_AB12      ; QSF Assignment ;
; Location ;                ;              ; HEX0[2]       ; PIN_AC12      ; QSF Assignment ;
; Location ;                ;              ; HEX0[3]       ; PIN_AD11      ; QSF Assignment ;
; Location ;                ;              ; HEX0[4]       ; PIN_AE11      ; QSF Assignment ;
; Location ;                ;              ; HEX0[5]       ; PIN_V14       ; QSF Assignment ;
; Location ;                ;              ; HEX0[6]       ; PIN_V13       ; QSF Assignment ;
; Location ;                ;              ; HEX1[0]       ; PIN_V20       ; QSF Assignment ;
; Location ;                ;              ; HEX1[1]       ; PIN_V21       ; QSF Assignment ;
; Location ;                ;              ; HEX1[2]       ; PIN_W21       ; QSF Assignment ;
; Location ;                ;              ; HEX1[3]       ; PIN_Y22       ; QSF Assignment ;
; Location ;                ;              ; HEX1[4]       ; PIN_AA24      ; QSF Assignment ;
; Location ;                ;              ; HEX1[5]       ; PIN_AA23      ; QSF Assignment ;
; Location ;                ;              ; HEX1[6]       ; PIN_AB24      ; QSF Assignment ;
; Location ;                ;              ; HEX2[0]       ; PIN_AB23      ; QSF Assignment ;
; Location ;                ;              ; HEX2[1]       ; PIN_V22       ; QSF Assignment ;
; Location ;                ;              ; HEX2[2]       ; PIN_AC25      ; QSF Assignment ;
; Location ;                ;              ; HEX2[3]       ; PIN_AC26      ; QSF Assignment ;
; Location ;                ;              ; HEX2[4]       ; PIN_AB26      ; QSF Assignment ;
; Location ;                ;              ; HEX2[5]       ; PIN_AB25      ; QSF Assignment ;
; Location ;                ;              ; HEX2[6]       ; PIN_Y24       ; QSF Assignment ;
; Location ;                ;              ; HEX3[0]       ; PIN_Y23       ; QSF Assignment ;
; Location ;                ;              ; HEX3[1]       ; PIN_AA25      ; QSF Assignment ;
; Location ;                ;              ; HEX3[2]       ; PIN_AA26      ; QSF Assignment ;
; Location ;                ;              ; HEX3[3]       ; PIN_Y26       ; QSF Assignment ;
; Location ;                ;              ; HEX3[4]       ; PIN_Y25       ; QSF Assignment ;
; Location ;                ;              ; HEX3[5]       ; PIN_U22       ; QSF Assignment ;
; Location ;                ;              ; HEX3[6]       ; PIN_W24       ; QSF Assignment ;
; Location ;                ;              ; HEX4[0]       ; PIN_U9        ; QSF Assignment ;
; Location ;                ;              ; HEX4[1]       ; PIN_U1        ; QSF Assignment ;
; Location ;                ;              ; HEX4[2]       ; PIN_U2        ; QSF Assignment ;
; Location ;                ;              ; HEX4[3]       ; PIN_T4        ; QSF Assignment ;
; Location ;                ;              ; HEX4[4]       ; PIN_R7        ; QSF Assignment ;
; Location ;                ;              ; HEX4[5]       ; PIN_R6        ; QSF Assignment ;
; Location ;                ;              ; HEX4[6]       ; PIN_T3        ; QSF Assignment ;
; Location ;                ;              ; HEX5[0]       ; PIN_T2        ; QSF Assignment ;
; Location ;                ;              ; HEX5[1]       ; PIN_P6        ; QSF Assignment ;
; Location ;                ;              ; HEX5[2]       ; PIN_P7        ; QSF Assignment ;
; Location ;                ;              ; HEX5[3]       ; PIN_T9        ; QSF Assignment ;
; Location ;                ;              ; HEX5[4]       ; PIN_R5        ; QSF Assignment ;
; Location ;                ;              ; HEX5[5]       ; PIN_R4        ; QSF Assignment ;
; Location ;                ;              ; HEX5[6]       ; PIN_R3        ; QSF Assignment ;
; Location ;                ;              ; HEX6[0]       ; PIN_R2        ; QSF Assignment ;
; Location ;                ;              ; HEX6[1]       ; PIN_P4        ; QSF Assignment ;
; Location ;                ;              ; HEX6[2]       ; PIN_P3        ; QSF Assignment ;
; Location ;                ;              ; HEX6[3]       ; PIN_M2        ; QSF Assignment ;
; Location ;                ;              ; HEX6[4]       ; PIN_M3        ; QSF Assignment ;
; Location ;                ;              ; HEX6[5]       ; PIN_M5        ; QSF Assignment ;
; Location ;                ;              ; HEX6[6]       ; PIN_M4        ; QSF Assignment ;
; Location ;                ;              ; HEX7[0]       ; PIN_L3        ; QSF Assignment ;
; Location ;                ;              ; HEX7[1]       ; PIN_L2        ; QSF Assignment ;
; Location ;                ;              ; HEX7[2]       ; PIN_L9        ; QSF Assignment ;
; Location ;                ;              ; HEX7[3]       ; PIN_L6        ; QSF Assignment ;
; Location ;                ;              ; HEX7[4]       ; PIN_L7        ; QSF Assignment ;
; Location ;                ;              ; HEX7[5]       ; PIN_P9        ; QSF Assignment ;
; Location ;                ;              ; HEX7[6]       ; PIN_N9        ; QSF Assignment ;
; Location ;                ;              ; I2C_SCLK      ; PIN_A6        ; QSF Assignment ;
; Location ;                ;              ; I2C_SDAT      ; PIN_B6        ; QSF Assignment ;
; Location ;                ;              ; IRDA_RXD      ; PIN_AE25      ; QSF Assignment ;
; Location ;                ;              ; IRDA_TXD      ; PIN_AE24      ; QSF Assignment ;
; Location ;                ;              ; KEY[1]        ; PIN_N23       ; QSF Assignment ;
; Location ;                ;              ; KEY[2]        ; PIN_P23       ; QSF Assignment ;
; Location ;                ;              ; KEY[3]        ; PIN_W26       ; QSF Assignment ;
; Location ;                ;              ; LCD_BLON      ; PIN_K2        ; QSF Assignment ;
; Location ;                ;              ; LCD_DATA[0]   ; PIN_J1        ; QSF Assignment ;
; Location ;                ;              ; LCD_DATA[1]   ; PIN_J2        ; QSF Assignment ;
; Location ;                ;              ; LCD_DATA[2]   ; PIN_H1        ; QSF Assignment ;
; Location ;                ;              ; LCD_DATA[3]   ; PIN_H2        ; QSF Assignment ;
; Location ;                ;              ; LCD_DATA[4]   ; PIN_J4        ; QSF Assignment ;
; Location ;                ;              ; LCD_DATA[5]   ; PIN_J3        ; QSF Assignment ;
; Location ;                ;              ; LCD_DATA[6]   ; PIN_H4        ; QSF Assignment ;
; Location ;                ;              ; LCD_DATA[7]   ; PIN_H3        ; QSF Assignment ;
; Location ;                ;              ; LCD_EN        ; PIN_K3        ; QSF Assignment ;
; Location ;                ;              ; LCD_ON        ; PIN_L4        ; QSF Assignment ;
; Location ;                ;              ; LCD_RS        ; PIN_K1        ; QSF Assignment ;
; Location ;                ;              ; LCD_RW        ; PIN_K4        ; QSF Assignment ;
; Location ;                ;              ; LEDG[0]       ; PIN_AE22      ; QSF Assignment ;
; Location ;                ;              ; LEDG[1]       ; PIN_AF22      ; QSF Assignment ;
; Location ;                ;              ; LEDG[2]       ; PIN_W19       ; QSF Assignment ;
; Location ;                ;              ; LEDG[3]       ; PIN_V18       ; QSF Assignment ;
; Location ;                ;              ; LEDG[4]       ; PIN_U18       ; QSF Assignment ;
; Location ;                ;              ; LEDG[5]       ; PIN_U17       ; QSF Assignment ;
; Location ;                ;              ; LEDG[6]       ; PIN_AA20      ; QSF Assignment ;
; Location ;                ;              ; LEDG[7]       ; PIN_Y18       ; QSF Assignment ;
; Location ;                ;              ; LEDG[8]       ; PIN_Y12       ; QSF Assignment ;
; Location ;                ;              ; LEDR[16]      ; PIN_AE12      ; QSF Assignment ;
; Location ;                ;              ; LEDR[17]      ; PIN_AD12      ; QSF Assignment ;
; Location ;                ;              ; OTG_ADDR[0]   ; PIN_K7        ; QSF Assignment ;
; Location ;                ;              ; OTG_ADDR[1]   ; PIN_F2        ; QSF Assignment ;
; Location ;                ;              ; OTG_CS_N      ; PIN_F1        ; QSF Assignment ;
; Location ;                ;              ; OTG_DACK0_N   ; PIN_C2        ; QSF Assignment ;
; Location ;                ;              ; OTG_DACK1_N   ; PIN_B2        ; QSF Assignment ;
; Location ;                ;              ; OTG_DATA[0]   ; PIN_F4        ; QSF Assignment ;
; Location ;                ;              ; OTG_DATA[10]  ; PIN_K6        ; QSF Assignment ;
; Location ;                ;              ; OTG_DATA[11]  ; PIN_K5        ; QSF Assignment ;
; Location ;                ;              ; OTG_DATA[12]  ; PIN_G4        ; QSF Assignment ;
; Location ;                ;              ; OTG_DATA[13]  ; PIN_G3        ; QSF Assignment ;
; Location ;                ;              ; OTG_DATA[14]  ; PIN_J6        ; QSF Assignment ;
; Location ;                ;              ; OTG_DATA[15]  ; PIN_K8        ; QSF Assignment ;
; Location ;                ;              ; OTG_DATA[1]   ; PIN_D2        ; QSF Assignment ;
; Location ;                ;              ; OTG_DATA[2]   ; PIN_D1        ; QSF Assignment ;
; Location ;                ;              ; OTG_DATA[3]   ; PIN_F7        ; QSF Assignment ;
; Location ;                ;              ; OTG_DATA[4]   ; PIN_J5        ; QSF Assignment ;
; Location ;                ;              ; OTG_DATA[5]   ; PIN_J8        ; QSF Assignment ;
; Location ;                ;              ; OTG_DATA[6]   ; PIN_J7        ; QSF Assignment ;
; Location ;                ;              ; OTG_DATA[7]   ; PIN_H6        ; QSF Assignment ;
; Location ;                ;              ; OTG_DATA[8]   ; PIN_E2        ; QSF Assignment ;
; Location ;                ;              ; OTG_DATA[9]   ; PIN_E1        ; QSF Assignment ;
; Location ;                ;              ; OTG_DREQ0     ; PIN_F6        ; QSF Assignment ;
; Location ;                ;              ; OTG_DREQ1     ; PIN_E5        ; QSF Assignment ;
; Location ;                ;              ; OTG_FSPEED    ; PIN_F3        ; QSF Assignment ;
; Location ;                ;              ; OTG_INT0      ; PIN_B3        ; QSF Assignment ;
; Location ;                ;              ; OTG_INT1      ; PIN_C3        ; QSF Assignment ;
; Location ;                ;              ; OTG_LSPEED    ; PIN_G6        ; QSF Assignment ;
; Location ;                ;              ; OTG_RD_N      ; PIN_G2        ; QSF Assignment ;
; Location ;                ;              ; OTG_RST_N     ; PIN_G5        ; QSF Assignment ;
; Location ;                ;              ; OTG_WR_N      ; PIN_G1        ; QSF Assignment ;
; Location ;                ;              ; PS2_CLK       ; PIN_D26       ; QSF Assignment ;
; Location ;                ;              ; PS2_DAT       ; PIN_C24       ; QSF Assignment ;
; Location ;                ;              ; SD_CLK        ; PIN_AD25      ; QSF Assignment ;
; Location ;                ;              ; SD_CMD        ; PIN_Y21       ; QSF Assignment ;
; Location ;                ;              ; SD_DAT        ; PIN_AD24      ; QSF Assignment ;
; Location ;                ;              ; SD_DAT3       ; PIN_AC23      ; QSF Assignment ;
; Location ;                ;              ; SRAM_ADDR[0]  ; PIN_AE4       ; QSF Assignment ;
; Location ;                ;              ; SRAM_ADDR[10] ; PIN_V10       ; QSF Assignment ;
; Location ;                ;              ; SRAM_ADDR[11] ; PIN_V9        ; QSF Assignment ;
; Location ;                ;              ; SRAM_ADDR[12] ; PIN_AC7       ; QSF Assignment ;
; Location ;                ;              ; SRAM_ADDR[13] ; PIN_W8        ; QSF Assignment ;
; Location ;                ;              ; SRAM_ADDR[14] ; PIN_W10       ; QSF Assignment ;
; Location ;                ;              ; SRAM_ADDR[15] ; PIN_Y10       ; QSF Assignment ;
; Location ;                ;              ; SRAM_ADDR[16] ; PIN_AB8       ; QSF Assignment ;
; Location ;                ;              ; SRAM_ADDR[17] ; PIN_AC8       ; QSF Assignment ;
; Location ;                ;              ; SRAM_ADDR[1]  ; PIN_AF4       ; QSF Assignment ;
; Location ;                ;              ; SRAM_ADDR[2]  ; PIN_AC5       ; QSF Assignment ;
; Location ;                ;              ; SRAM_ADDR[3]  ; PIN_AC6       ; QSF Assignment ;
; Location ;                ;              ; SRAM_ADDR[4]  ; PIN_AD4       ; QSF Assignment ;
; Location ;                ;              ; SRAM_ADDR[5]  ; PIN_AD5       ; QSF Assignment ;
; Location ;                ;              ; SRAM_ADDR[6]  ; PIN_AE5       ; QSF Assignment ;
; Location ;                ;              ; SRAM_ADDR[7]  ; PIN_AF5       ; QSF Assignment ;
; Location ;                ;              ; SRAM_ADDR[8]  ; PIN_AD6       ; QSF Assignment ;
; Location ;                ;              ; SRAM_ADDR[9]  ; PIN_AD7       ; QSF Assignment ;
; Location ;                ;              ; SRAM_CE_N     ; PIN_AC11      ; QSF Assignment ;
; Location ;                ;              ; SRAM_DQ[0]    ; PIN_AD8       ; QSF Assignment ;
; Location ;                ;              ; SRAM_DQ[10]   ; PIN_AE8       ; QSF Assignment ;
; Location ;                ;              ; SRAM_DQ[11]   ; PIN_AF8       ; QSF Assignment ;
; Location ;                ;              ; SRAM_DQ[12]   ; PIN_W11       ; QSF Assignment ;
; Location ;                ;              ; SRAM_DQ[13]   ; PIN_W12       ; QSF Assignment ;
; Location ;                ;              ; SRAM_DQ[14]   ; PIN_AC9       ; QSF Assignment ;
; Location ;                ;              ; SRAM_DQ[15]   ; PIN_AC10      ; QSF Assignment ;
; Location ;                ;              ; SRAM_DQ[1]    ; PIN_AE6       ; QSF Assignment ;
; Location ;                ;              ; SRAM_DQ[2]    ; PIN_AF6       ; QSF Assignment ;
; Location ;                ;              ; SRAM_DQ[3]    ; PIN_AA9       ; QSF Assignment ;
; Location ;                ;              ; SRAM_DQ[4]    ; PIN_AA10      ; QSF Assignment ;
; Location ;                ;              ; SRAM_DQ[5]    ; PIN_AB10      ; QSF Assignment ;
; Location ;                ;              ; SRAM_DQ[6]    ; PIN_AA11      ; QSF Assignment ;
; Location ;                ;              ; SRAM_DQ[7]    ; PIN_Y11       ; QSF Assignment ;
; Location ;                ;              ; SRAM_DQ[8]    ; PIN_AE7       ; QSF Assignment ;
; Location ;                ;              ; SRAM_DQ[9]    ; PIN_AF7       ; QSF Assignment ;
; Location ;                ;              ; SRAM_LB_N     ; PIN_AE9       ; QSF Assignment ;
; Location ;                ;              ; SRAM_OE_N     ; PIN_AD10      ; QSF Assignment ;
; Location ;                ;              ; SRAM_UB_N     ; PIN_AF9       ; QSF Assignment ;
; Location ;                ;              ; SRAM_WE_N     ; PIN_AE10      ; QSF Assignment ;
; Location ;                ;              ; SW[0]         ; PIN_N25       ; QSF Assignment ;
; Location ;                ;              ; SW[10]        ; PIN_N1        ; QSF Assignment ;
; Location ;                ;              ; SW[11]        ; PIN_P1        ; QSF Assignment ;
; Location ;                ;              ; SW[12]        ; PIN_P2        ; QSF Assignment ;
; Location ;                ;              ; SW[13]        ; PIN_T7        ; QSF Assignment ;
; Location ;                ;              ; SW[14]        ; PIN_U3        ; QSF Assignment ;
; Location ;                ;              ; SW[15]        ; PIN_U4        ; QSF Assignment ;
; Location ;                ;              ; SW[16]        ; PIN_V1        ; QSF Assignment ;
; Location ;                ;              ; SW[1]         ; PIN_N26       ; QSF Assignment ;
; Location ;                ;              ; SW[2]         ; PIN_P25       ; QSF Assignment ;
; Location ;                ;              ; SW[3]         ; PIN_AE14      ; QSF Assignment ;
; Location ;                ;              ; SW[4]         ; PIN_AF14      ; QSF Assignment ;
; Location ;                ;              ; SW[5]         ; PIN_AD13      ; QSF Assignment ;
; Location ;                ;              ; SW[6]         ; PIN_AC13      ; QSF Assignment ;
; Location ;                ;              ; SW[7]         ; PIN_C13       ; QSF Assignment ;
; Location ;                ;              ; SW[8]         ; PIN_B13       ; QSF Assignment ;
; Location ;                ;              ; SW[9]         ; PIN_A13       ; QSF Assignment ;
; Location ;                ;              ; TCK           ; PIN_D14       ; QSF Assignment ;
; Location ;                ;              ; TCS           ; PIN_A14       ; QSF Assignment ;
; Location ;                ;              ; TDI           ; PIN_B14       ; QSF Assignment ;
; Location ;                ;              ; TDO           ; PIN_F14       ; QSF Assignment ;
; Location ;                ;              ; TD_DATA[0]    ; PIN_J9        ; QSF Assignment ;
; Location ;                ;              ; TD_DATA[1]    ; PIN_E8        ; QSF Assignment ;
; Location ;                ;              ; TD_DATA[2]    ; PIN_H8        ; QSF Assignment ;
; Location ;                ;              ; TD_DATA[3]    ; PIN_H10       ; QSF Assignment ;
; Location ;                ;              ; TD_DATA[4]    ; PIN_G9        ; QSF Assignment ;
; Location ;                ;              ; TD_DATA[5]    ; PIN_F9        ; QSF Assignment ;
; Location ;                ;              ; TD_DATA[6]    ; PIN_D7        ; QSF Assignment ;
; Location ;                ;              ; TD_DATA[7]    ; PIN_C7        ; QSF Assignment ;
; Location ;                ;              ; TD_HS         ; PIN_D5        ; QSF Assignment ;
; Location ;                ;              ; TD_RESET      ; PIN_C4        ; QSF Assignment ;
; Location ;                ;              ; TD_VS         ; PIN_K9        ; QSF Assignment ;
; Location ;                ;              ; UART_RXD      ; PIN_C25       ; QSF Assignment ;
; Location ;                ;              ; UART_TXD      ; PIN_B25       ; QSF Assignment ;
; Location ;                ;              ; VGA_BLANK     ; PIN_D6        ; QSF Assignment ;
; Location ;                ;              ; VGA_B[0]      ; PIN_J13       ; QSF Assignment ;
; Location ;                ;              ; VGA_B[1]      ; PIN_J14       ; QSF Assignment ;
; Location ;                ;              ; VGA_B[2]      ; PIN_F12       ; QSF Assignment ;
; Location ;                ;              ; VGA_B[3]      ; PIN_G12       ; QSF Assignment ;
; Location ;                ;              ; VGA_B[4]      ; PIN_J10       ; QSF Assignment ;
; Location ;                ;              ; VGA_B[5]      ; PIN_J11       ; QSF Assignment ;
; Location ;                ;              ; VGA_B[6]      ; PIN_C11       ; QSF Assignment ;
; Location ;                ;              ; VGA_B[7]      ; PIN_B11       ; QSF Assignment ;
; Location ;                ;              ; VGA_B[8]      ; PIN_C12       ; QSF Assignment ;
; Location ;                ;              ; VGA_B[9]      ; PIN_B12       ; QSF Assignment ;
; Location ;                ;              ; VGA_CLK       ; PIN_B8        ; QSF Assignment ;
; Location ;                ;              ; VGA_G[0]      ; PIN_B9        ; QSF Assignment ;
; Location ;                ;              ; VGA_G[1]      ; PIN_A9        ; QSF Assignment ;
; Location ;                ;              ; VGA_G[2]      ; PIN_C10       ; QSF Assignment ;
; Location ;                ;              ; VGA_G[3]      ; PIN_D10       ; QSF Assignment ;
; Location ;                ;              ; VGA_G[4]      ; PIN_B10       ; QSF Assignment ;
; Location ;                ;              ; VGA_G[5]      ; PIN_A10       ; QSF Assignment ;
; Location ;                ;              ; VGA_G[6]      ; PIN_G11       ; QSF Assignment ;
; Location ;                ;              ; VGA_G[7]      ; PIN_D11       ; QSF Assignment ;
; Location ;                ;              ; VGA_G[8]      ; PIN_E12       ; QSF Assignment ;
; Location ;                ;              ; VGA_G[9]      ; PIN_D12       ; QSF Assignment ;
; Location ;                ;              ; VGA_HS        ; PIN_A7        ; QSF Assignment ;
; Location ;                ;              ; VGA_R[0]      ; PIN_C8        ; QSF Assignment ;
; Location ;                ;              ; VGA_R[1]      ; PIN_F10       ; QSF Assignment ;
; Location ;                ;              ; VGA_R[2]      ; PIN_G10       ; QSF Assignment ;
; Location ;                ;              ; VGA_R[3]      ; PIN_D9        ; QSF Assignment ;
; Location ;                ;              ; VGA_R[4]      ; PIN_C9        ; QSF Assignment ;
; Location ;                ;              ; VGA_R[5]      ; PIN_A8        ; QSF Assignment ;
; Location ;                ;              ; VGA_R[6]      ; PIN_H11       ; QSF Assignment ;
; Location ;                ;              ; VGA_R[7]      ; PIN_H12       ; QSF Assignment ;
; Location ;                ;              ; VGA_R[8]      ; PIN_F11       ; QSF Assignment ;
; Location ;                ;              ; VGA_R[9]      ; PIN_E10       ; QSF Assignment ;
; Location ;                ;              ; VGA_SYNC      ; PIN_B7        ; QSF Assignment ;
; Location ;                ;              ; VGA_VS        ; PIN_D8        ; QSF Assignment ;
+----------+----------------+--------------+---------------+---------------+----------------+


+----------------------------------------------+
; Incremental Compilation Preservation Summary ;
+---------------------+------------------------+
; Type                ; Value                  ;
+---------------------+------------------------+
; Placement (by node) ;                        ;
;     -- Requested    ; 0 / 5206 ( 0.00 % )    ;
;     -- Achieved     ; 0 / 5206 ( 0.00 % )    ;
;                     ;                        ;
; Routing (by net)    ;                        ;
;     -- Requested    ; 0 / 0 ( 0.00 % )       ;
;     -- Achieved     ; 0 / 0 ( 0.00 % )       ;
+---------------------+------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; pzdyqx:nabboc                  ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; pzdyqx:nabboc                  ;
; sld_hub:auto_hub               ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_hub:auto_hub               ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                             ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+
; Partition Name                 ; # Nodes ; # Preserved Nodes ; Preservation Level Used ; Netlist Type Used ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+
; Top                            ; 4658    ; 0                 ; N/A                     ; Source File       ;
; pzdyqx:nabboc                  ; 200     ; 0                 ; N/A                     ; Source File       ;
; sld_hub:auto_hub               ; 345     ; 0                 ; N/A                     ; Post-Synthesis    ;
; hard_block:auto_generated_inst ; 3       ; 0                 ; N/A                     ; Source File       ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in /home/baioc/Applications/FPGA/S4PU/quartus/output_files/S4PU-16.pin.


+--------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                            ;
+---------------------------------------------+----------------------------+
; Resource                                    ; Usage                      ;
+---------------------------------------------+----------------------------+
; Total logic elements                        ; 3,306 / 33,216 ( 10 % )    ;
;     -- Combinational with no register       ; 1684                       ;
;     -- Register only                        ; 171                        ;
;     -- Combinational with a register        ; 1451                       ;
;                                             ;                            ;
; Logic element usage by number of LUT inputs ;                            ;
;     -- 4 input functions                    ; 1623                       ;
;     -- 3 input functions                    ; 1040                       ;
;     -- <=2 input functions                  ; 472                        ;
;     -- Register only                        ; 171                        ;
;                                             ;                            ;
; Logic elements by mode                      ;                            ;
;     -- normal mode                          ; 2843                       ;
;     -- arithmetic mode                      ; 292                        ;
;                                             ;                            ;
; Total registers*                            ; 1,622 / 34,593 ( 5 % )     ;
;     -- Dedicated logic registers            ; 1,622 / 33,216 ( 5 % )     ;
;     -- I/O registers                        ; 0 / 1,377 ( 0 % )          ;
;                                             ;                            ;
; Total LABs:  partially or completely used   ; 242 / 2,076 ( 12 % )       ;
; Virtual pins                                ; 0                          ;
; I/O pins                                    ; 19 / 475 ( 4 % )           ;
;     -- Clock pins                           ; 1 / 8 ( 13 % )             ;
;                                             ;                            ;
; Global signals                              ; 14                         ;
; M4Ks                                        ; 101 / 105 ( 96 % )         ;
; Total block memory bits                     ; 398,080 / 483,840 ( 82 % ) ;
; Total block memory implementation bits      ; 465,408 / 483,840 ( 96 % ) ;
; Embedded Multiplier 9-bit elements          ; 0 / 70 ( 0 % )             ;
; PLLs                                        ; 0 / 4 ( 0 % )              ;
; Global clocks                               ; 14 / 16 ( 88 % )           ;
; JTAGs                                       ; 1 / 1 ( 100 % )            ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )              ;
; CRC blocks                                  ; 0 / 1 ( 0 % )              ;
; Average interconnect usage (total/H/V)      ; 7% / 7% / 8%               ;
; Peak interconnect usage (total/H/V)         ; 34% / 36% / 32%            ;
; Maximum fan-out                             ; 1389                       ;
; Highest non-global fan-out                  ; 443                        ;
; Total fan-out                               ; 19192                      ;
; Average fan-out                             ; 3.82                       ;
+---------------------------------------------+----------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                                                         ;
+---------------------------------------------+----------------------+-----------------------+-----------------------+--------------------------------+
; Statistic                                   ; Top                  ; pzdyqx:nabboc         ; sld_hub:auto_hub      ; hard_block:auto_generated_inst ;
+---------------------------------------------+----------------------+-----------------------+-----------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                  ; Low                   ; Low                   ; Low                            ;
;                                             ;                      ;                       ;                       ;                                ;
; Total logic elements                        ; 2953 / 33216 ( 9 % ) ; 125 / 33216 ( < 1 % ) ; 228 / 33216 ( < 1 % ) ; 0 / 33216 ( 0 % )              ;
;     -- Combinational with no register       ; 1533                 ; 53                    ; 98                    ; 0                              ;
;     -- Register only                        ; 153                  ; 1                     ; 17                    ; 0                              ;
;     -- Combinational with a register        ; 1267                 ; 71                    ; 113                   ; 0                              ;
;                                             ;                      ;                       ;                       ;                                ;
; Logic element usage by number of LUT inputs ;                      ;                       ;                       ;                                ;
;     -- 4 input functions                    ; 1480                 ; 58                    ; 85                    ; 0                              ;
;     -- 3 input functions                    ; 933                  ; 18                    ; 89                    ; 0                              ;
;     -- <=2 input functions                  ; 387                  ; 48                    ; 37                    ; 0                              ;
;     -- Register only                        ; 153                  ; 1                     ; 17                    ; 0                              ;
;                                             ;                      ;                       ;                       ;                                ;
; Logic elements by mode                      ;                      ;                       ;                       ;                                ;
;     -- normal mode                          ; 2521                 ; 120                   ; 202                   ; 0                              ;
;     -- arithmetic mode                      ; 279                  ; 4                     ; 9                     ; 0                              ;
;                                             ;                      ;                       ;                       ;                                ;
; Total registers                             ; 1420                 ; 72                    ; 130                   ; 0                              ;
;     -- Dedicated logic registers            ; 1420 / 33216 ( 4 % ) ; 72 / 33216 ( < 1 % )  ; 130 / 33216 ( < 1 % ) ; 0 / 33216 ( 0 % )              ;
;                                             ;                      ;                       ;                       ;                                ;
; Total LABs:  partially or completely used   ; 211 / 2076 ( 10 % )  ; 15 / 2076 ( < 1 % )   ; 19 / 2076 ( < 1 % )   ; 0 / 2076 ( 0 % )               ;
;                                             ;                      ;                       ;                       ;                                ;
; Virtual pins                                ; 0                    ; 0                     ; 0                     ; 0                              ;
; I/O pins                                    ; 19                   ; 0                     ; 0                     ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 0 / 70 ( 0 % )       ; 0 / 70 ( 0 % )        ; 0 / 70 ( 0 % )        ; 0 / 70 ( 0 % )                 ;
; Total memory bits                           ; 398080               ; 0                     ; 0                     ; 0                              ;
; Total RAM block bits                        ; 465408               ; 0                     ; 0                     ; 0                              ;
; JTAG                                        ; 1 / 1 ( 100 % )      ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                  ;
; M4K                                         ; 101 / 105 ( 96 % )   ; 0 / 105 ( 0 % )       ; 0 / 105 ( 0 % )       ; 0 / 105 ( 0 % )                ;
; Clock control block                         ; 6 / 20 ( 30 % )      ; 4 / 20 ( 20 % )       ; 4 / 20 ( 20 % )       ; 0 / 20 ( 0 % )                 ;
;                                             ;                      ;                       ;                       ;                                ;
; Connections                                 ;                      ;                       ;                       ;                                ;
;     -- Input Connections                    ; 399                  ; 74                    ; 198                   ; 0                              ;
;     -- Registered Input Connections         ; 200                  ; 30                    ; 139                   ; 0                              ;
;     -- Output Connections                   ; 388                  ; 4                     ; 279                   ; 0                              ;
;     -- Registered Output Connections        ; 9                    ; 3                     ; 220                   ; 0                              ;
;                                             ;                      ;                       ;                       ;                                ;
; Internal Connections                        ;                      ;                       ;                       ;                                ;
;     -- Total Connections                    ; 17702                ; 574                   ; 1446                  ; 0                              ;
;     -- Registered Connections               ; 5510                 ; 301                   ; 869                   ; 0                              ;
;                                             ;                      ;                       ;                       ;                                ;
; External Connections                        ;                      ;                       ;                       ;                                ;
;     -- Top                                  ; 328                  ; 31                    ; 428                   ; 0                              ;
;     -- pzdyqx:nabboc                        ; 31                   ; 0                     ; 47                    ; 0                              ;
;     -- sld_hub:auto_hub                     ; 428                  ; 47                    ; 2                     ; 0                              ;
;     -- hard_block:auto_generated_inst       ; 0                    ; 0                     ; 0                     ; 0                              ;
;                                             ;                      ;                       ;                       ;                                ;
; Partition Interface                         ;                      ;                       ;                       ;                                ;
;     -- Input Ports                          ; 59                   ; 11                    ; 41                    ; 0                              ;
;     -- Output Ports                         ; 29                   ; 4                     ; 56                    ; 0                              ;
;     -- Bidir Ports                          ; 0                    ; 0                     ; 0                     ; 0                              ;
;                                             ;                      ;                       ;                       ;                                ;
; Registered Ports                            ;                      ;                       ;                       ;                                ;
;     -- Registered Input Ports               ; 0                    ; 3                     ; 3                     ; 0                              ;
;     -- Registered Output Ports              ; 0                    ; 3                     ; 45                    ; 0                              ;
;                                             ;                      ;                       ;                       ;                                ;
; Port Connectivity                           ;                      ;                       ;                       ;                                ;
;     -- Input Ports driven by GND            ; 0                    ; 0                     ; 18                    ; 0                              ;
;     -- Output Ports driven by GND           ; 0                    ; 0                     ; 1                     ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                    ; 0                     ; 0                     ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                    ; 0                     ; 0                     ; 0                              ;
;     -- Input Ports with no Source           ; 0                    ; 0                     ; 1                     ; 0                              ;
;     -- Output Ports with no Source          ; 0                    ; 0                     ; 0                     ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                    ; 2                     ; 2                     ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                    ; 0                     ; 31                    ; 0                              ;
+---------------------------------------------+----------------------+-----------------------+-----------------------+--------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                     ;
+----------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+----------------------+
; Name     ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Cell number ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination ; Location assigned by ;
+----------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+----------------------+
; CLOCK_50 ; N2    ; 2        ; 0            ; 18           ; 0           ; 1                     ; 0                  ; yes    ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; KEY[0]   ; G26   ; 5        ; 65           ; 27           ; 1           ; 4                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; SW[17]   ; V2    ; 1        ; 0            ; 12           ; 3           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
+----------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+----------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                            ;
+----------+-------+----------+--------------+--------------+-------------+-----------------+------------------------+---------------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+----------------------+------+----------------------+---------------------+
; Name     ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Cell number ; Output Register ; Output Enable Register ; Power Up High ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination ; Location assigned by ; Load ; Output Enable Source ; Output Enable Group ;
+----------+-------+----------+--------------+--------------+-------------+-----------------+------------------------+---------------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+----------------------+------+----------------------+---------------------+
; LEDR[0]  ; AE23  ; 7        ; 63           ; 0            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; LEDR[10] ; AA13  ; 7        ; 35           ; 0            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; LEDR[11] ; AC14  ; 7        ; 35           ; 0            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; LEDR[12] ; AD15  ; 7        ; 35           ; 0            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; LEDR[13] ; AE15  ; 7        ; 35           ; 0            ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; LEDR[14] ; AF13  ; 8        ; 31           ; 0            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; LEDR[15] ; AE13  ; 8        ; 31           ; 0            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; LEDR[1]  ; AF23  ; 7        ; 63           ; 0            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; LEDR[2]  ; AB21  ; 7        ; 63           ; 0            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; LEDR[3]  ; AC22  ; 7        ; 63           ; 0            ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; LEDR[4]  ; AD22  ; 7        ; 61           ; 0            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; LEDR[5]  ; AD23  ; 7        ; 61           ; 0            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; LEDR[6]  ; AD21  ; 7        ; 61           ; 0            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; LEDR[7]  ; AC21  ; 7        ; 61           ; 0            ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; LEDR[8]  ; AA14  ; 7        ; 37           ; 0            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; LEDR[9]  ; Y13   ; 7        ; 37           ; 0            ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
+----------+-------+----------+--------------+--------------+-------------+-----------------+------------------------+---------------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+----------------------+------+----------------------+---------------------+


+------------------------------------------------------------+
; I/O Bank Usage                                             ;
+----------+------------------+---------------+--------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ;
+----------+------------------+---------------+--------------+
; 1        ; 1 / 64 ( 2 % )   ; 3.3V          ; --           ;
; 2        ; 3 / 59 ( 5 % )   ; 3.3V          ; --           ;
; 3        ; 0 / 56 ( 0 % )   ; 3.3V          ; --           ;
; 4        ; 0 / 58 ( 0 % )   ; 3.3V          ; --           ;
; 5        ; 1 / 65 ( 2 % )   ; 3.3V          ; --           ;
; 6        ; 1 / 59 ( 2 % )   ; 3.3V          ; --           ;
; 7        ; 14 / 58 ( 24 % ) ; 3.3V          ; --           ;
; 8        ; 2 / 56 ( 4 % )   ; 3.3V          ; --           ;
+----------+------------------+---------------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                       ;
+----------+------------+----------+------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                           ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; A2       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; A3       ;            ; 3        ; VCCIO3                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; A4       ; 484        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A5       ; 482        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A6       ; 479        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A7       ; 465        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A8       ; 457        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A9       ; 451        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A10      ; 447        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A11      ;            ; 3        ; VCCIO3                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; A12      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; A13      ; 430        ; 4        ; GND+                                     ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; A14      ; 427        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A15      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; A16      ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; A17      ; 412        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A18      ; 406        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A19      ; 394        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A20      ; 390        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A21      ; 382        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A22      ; 379        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A23      ; 378        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A24      ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; A25      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AA1      ; 107        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AA2      ; 106        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AA3      ; 117        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AA4      ; 116        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AA5      ; 120        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AA6      ; 130        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AA7      ; 129        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AA8      ;            ;          ; VCCA_PLL1                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; AA9      ; 152        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA10     ; 153        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA11     ; 155        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA12     ; 179        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA13     ; 192        ; 7        ; LEDR[10]                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA14     ; 194        ; 7        ; LEDR[8]                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA15     ; 197        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA16     ; 209        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA17     ; 219        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA18     ; 220        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA19     ;            ;          ; VCCA_PLL4                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; AA20     ; 230        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA21     ;            ;          ; GND_PLL4                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AA22     ;            ; 6        ; VCCIO6                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AA23     ; 256        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AA24     ; 255        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AA25     ; 266        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AA26     ; 267        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AB1      ; 115        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AB2      ; 114        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AB3      ; 126        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AB4      ; 127        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AB5      ;            ; 1        ; VCCIO1                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AB6      ;            ; 8        ; VCCIO8                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AB7      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AB8      ; 147        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB9      ;            ; 8        ; VCCIO8                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AB10     ; 154        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB11     ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AB12     ; 171        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB13     ;            ; 8        ; VCCIO8                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AB14     ;            ; 7        ; VCCIO7                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AB15     ; 198        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB16     ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AB17     ;            ; 7        ; VCCIO7                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AB18     ; 215        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB19     ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AB20     ; 225        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB21     ; 242        ; 7        ; LEDR[2]                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB22     ;            ; 7        ; VCCIO7                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AB23     ; 258        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AB24     ; 257        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AB25     ; 263        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AB26     ; 262        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AC1      ; 119        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AC2      ; 118        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AC3      ; 128        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AC4      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AC5      ; 133        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AC6      ; 134        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AC7      ; 143        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AC8      ; 148        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AC9      ; 163        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AC10     ; 164        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AC11     ; 168        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AC12     ; 172        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AC13     ; 185        ; 8        ; GND+                                     ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AC14     ; 191        ; 7        ; LEDR[11]                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AC15     ; 199        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AC16     ; 202        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AC17     ; 207        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AC18     ; 216        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AC19     ; 222        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AC20     ; 226        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AC21     ; 237        ; 7        ; LEDR[7]                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AC22     ; 241        ; 7        ; LEDR[3]                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AC23     ; 245        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AC24     ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; AC25     ; 260        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AC26     ; 261        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AD1      ;            ; 1        ; VCCIO1                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AD2      ; 122        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AD3      ; 123        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AD4      ; 135        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AD5      ; 136        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AD6      ; 139        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AD7      ; 140        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AD8      ; 149        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AD9      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AD10     ; 167        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AD11     ; 173        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AD12     ; 181        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AD13     ; 186        ; 8        ; GND+                                     ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AD14     ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AD15     ; 190        ; 7        ; LEDR[12]                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AD16     ; 201        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AD17     ; 208        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AD18     ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AD19     ; 221        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AD20     ;            ; 7        ; VCCIO7                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AD21     ; 238        ; 7        ; LEDR[6]                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AD22     ; 240        ; 7        ; LEDR[4]                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AD23     ; 239        ; 7        ; LEDR[5]                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AD24     ; 249        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AD25     ; 248        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AD26     ;            ; 6        ; VCCIO6                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AE1      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AE2      ; 124        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AE3      ; 125        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AE4      ; 131        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AE5      ; 137        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AE6      ; 150        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AE7      ; 157        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AE8      ; 159        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AE9      ; 165        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AE10     ; 169        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AE11     ; 174        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AE12     ; 182        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AE13     ; 183        ; 8        ; LEDR[15]                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AE14     ; 188        ; 7        ; GND+                                     ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AE15     ; 189        ; 7        ; LEDR[13]                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AE16     ; 200        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AE17     ; 206        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AE18     ; 212        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AE19     ; 214        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AE20     ; 224        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AE21     ; 228        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AE22     ; 236        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AE23     ; 244        ; 7        ; LEDR[0]                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AE24     ; 247        ; 6        ; ~LVDS150p/nCEO~                          ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; AE25     ; 246        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AE26     ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AF2      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AF3      ;            ; 8        ; VCCIO8                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AF4      ; 132        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AF5      ; 138        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AF6      ; 151        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AF7      ; 158        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AF8      ; 160        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AF9      ; 166        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AF10     ; 170        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AF11     ;            ; 8        ; VCCIO8                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AF12     ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AF13     ; 184        ; 8        ; LEDR[14]                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AF14     ; 187        ; 7        ; GND+                                     ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AF15     ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AF16     ;            ; 7        ; VCCIO7                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AF17     ; 205        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AF18     ; 211        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AF19     ; 213        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AF20     ; 223        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AF21     ; 227        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AF22     ; 235        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AF23     ; 243        ; 7        ; LEDR[1]                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AF24     ;            ; 7        ; VCCIO7                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AF25     ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B1       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B2       ; 2          ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; B3       ; 3          ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; B4       ; 483        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B5       ; 481        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B6       ; 480        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B7       ; 466        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B8       ; 458        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B9       ; 452        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B10      ; 448        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B11      ; 435        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B12      ; 433        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B13      ; 429        ; 4        ; GND+                                     ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; B14      ; 428        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B15      ; 420        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B16      ; 419        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B17      ; 411        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B18      ; 405        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B19      ; 393        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B20      ; 389        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B21      ; 381        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B22      ; 380        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B23      ; 377        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B24      ; 363        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; B25      ; 362        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; B26      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C1       ;            ; 2        ; VCCIO2                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C2       ; 6          ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; C3       ; 7          ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; C4       ; 478        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C5       ; 486        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C6       ; 485        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C7       ; 468        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C8       ; 463        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C9       ; 459        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C10      ; 450        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C11      ; 436        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C12      ; 434        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C13      ; 431        ; 3        ; GND+                                     ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; C14      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C15      ; 421        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C16      ; 418        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C17      ; 404        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C18      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C19      ; 391        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C20      ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C21      ; 375        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C22      ; 374        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C23      ; 373        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C24      ; 360        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; C25      ; 361        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; C26      ;            ; 5        ; VCCIO5                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; D1       ; 13         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; D2       ; 12         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; D3       ; 1          ; 2        ; ~nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; D4       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D5       ; 477        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D6       ; 467        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D7       ; 469        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D8       ; 464        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D9       ; 460        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D10      ; 449        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D11      ; 445        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; D12      ; 443        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D13      ; 432        ; 3        ; GND+                                     ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; D14      ; 426        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D15      ; 417        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D16      ; 415        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; D17      ; 403        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D18      ; 396        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D19      ; 392        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D20      ; 387        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D21      ; 376        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D22      ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; D23      ; 369        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; D24      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D25      ; 358        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; D26      ; 359        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E1       ; 20         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E2       ; 19         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E3       ; 0          ; 2        ; ~ASDO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; E4       ;            ;          ; GND_PLL3                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E5       ; 4          ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E6       ;            ; 3        ; VCCIO3                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; E7       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E8       ; 474        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; E9       ;            ; 3        ; VCCIO3                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; E10      ; 453        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E11      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E12      ; 444        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E13      ;            ; 3        ; VCCIO3                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; E14      ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; E15      ; 416        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E16      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E17      ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; E18      ; 395        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E19      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E20      ; 388        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; E21      ;            ;          ; GND_PLL2                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E22      ; 370        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E23      ; 365        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E24      ; 364        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E25      ; 355        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E26      ; 356        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F1       ; 29         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F2       ; 28         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F3       ; 10         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F4       ; 11         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F5       ;            ; 2        ; VCCIO2                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; F6       ; 5          ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F7       ; 14         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F8       ;            ;          ; GNDA_PLL3                                ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F9       ; 470        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F10      ; 462        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F11      ; 454        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F12      ; 440        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F13      ; 423        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F14      ; 425        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F15      ; 409        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F16      ; 408        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F17      ; 401        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F18      ; 398        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F19      ;            ;          ; GNDA_PLL2                                ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F20      ; 372        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F21      ; 371        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F22      ;            ; 5        ; VCCIO5                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; F23      ; 353        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F24      ; 354        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F25      ; 350        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F26      ; 349        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G1       ; 30         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G2       ; 31         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G3       ; 24         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G4       ; 23         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G5       ; 8          ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G6       ; 9          ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G7       ;            ;          ; GND_PLL3                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G8       ;            ;          ; VCCA_PLL3                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G9       ; 471        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; G10      ; 461        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; G11      ; 446        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; G12      ; 439        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; G13      ; 422        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; G14      ; 424        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; G15      ; 410        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; G16      ; 407        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; G17      ; 402        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; G18      ; 397        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; G19      ;            ;          ; VCCA_PLL2                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G20      ;            ;          ; GND_PLL2                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G21      ; 368        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G22      ; 367        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G23      ; 346        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G24      ; 345        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G25      ; 343        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G26      ; 342        ; 5        ; KEY[0]                                   ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; H1       ; 37         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H2       ; 36         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H3       ; 32         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H4       ; 33         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H5       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H6       ; 18         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H7       ;            ;          ; VCCD_PLL3                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H8       ; 473        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; H9       ;            ; 3        ; VCCIO3                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; H10      ; 472        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; H11      ; 456        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; H12      ; 455        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; H13      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H14      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H15      ; 414        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; H16      ; 413        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; H17      ; 400        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; H18      ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; H19      ; 335        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H20      ;            ;          ; VCCD_PLL2                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H21      ; 366        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H22      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H23      ; 341        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H24      ; 340        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H25      ; 337        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H26      ; 336        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J1       ; 39         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J2       ; 38         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J3       ; 34         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J4       ; 35         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J5       ; 15         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; J6       ; 25         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J7       ; 17         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J8       ; 16         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J9       ; 475        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; J10      ; 438        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; J11      ; 437        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; J12      ;            ; 3        ; VCCIO3                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; J13      ; 442        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; J14      ; 441        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; J15      ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; J16      ; 385        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; J17      ; 399        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; J18      ; 383        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; J19      ;            ; 5        ; VCCIO5                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; J20      ; 351        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J21      ; 352        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J22      ; 357        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; J23      ; 339        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J24      ; 338        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J25      ; 327        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J26      ; 326        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K1       ; 42         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K2       ; 43         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K3       ; 41         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K4       ; 40         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K5       ; 22         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K6       ; 21         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K7       ; 27         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K8       ; 26         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K9       ; 476        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; K10      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K11      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K12      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K13      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K14      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K15      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K16      ; 386        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; K17      ; 384        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; K18      ; 334        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K19      ; 333        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K20      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K21      ; 332        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K22      ; 344        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K23      ; 331        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K24      ; 330        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K25      ; 321        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K26      ; 320        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L1       ;            ; 2        ; VCCIO2                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; L2       ; 50         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L3       ; 51         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L4       ; 44         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; L5       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L6       ; 48         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L7       ; 47         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L8       ; 59         ; 2        ; altera_reserved_tms                      ; input  ; 3.3-V LVTTL  ;         ; --         ; N               ; no       ; Off          ;
; L9       ; 49         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L10      ; 52         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L11      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L12      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L13      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L14      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L15      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L16      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L17      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L18      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L19      ; 322        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L20      ; 328        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L21      ; 329        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L22      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L23      ; 325        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; L24      ; 324        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L25      ; 323        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L26      ;            ; 5        ; VCCIO5                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; M1       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M2       ; 56         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M3       ; 55         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M4       ; 53         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M5       ; 54         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M6       ; 58         ; 2        ; altera_reserved_tck                      ; input  ; 3.3-V LVTTL  ;         ; --         ; N               ; no       ; Off          ;
; M7       ; 60         ; 2        ; altera_reserved_tdo                      ; output ; 3.3-V LVTTL  ;         ; --         ; N               ; no       ; Off          ;
; M8       ; 57         ; 2        ; altera_reserved_tdi                      ; input  ; 3.3-V LVTTL  ;         ; --         ; N               ; no       ; Off          ;
; M9       ;            ; 2        ; VCCIO2                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; M10      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M11      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M12      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M13      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M14      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M15      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M16      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M17      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M18      ;            ; 5        ; VCCIO5                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; M19      ; 317        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M20      ; 316        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M21      ; 314        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M22      ; 319        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M23      ; 318        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M24      ; 313        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M25      ; 312        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M26      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N1       ; 65         ; 2        ; GND+                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; N2       ; 64         ; 2        ; CLOCK_50                                 ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N3       ; 62         ; 2        ; ^DATA0                                   ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; N4       ; 63         ; 2        ; ^nCE                                     ;        ;              ;         ; --         ;                 ; --       ; --           ;
; N5       ;            ; 2        ; VCCIO2                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; N6       ; 61         ; 2        ; ^DCLK                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; N7       ; 66         ; 2        ; ^nCONFIG                                 ;        ;              ;         ; --         ;                 ; --       ; --           ;
; N8       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N9       ; 45         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N10      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N11      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N12      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N13      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N14      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N15      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N16      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N17      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N18      ; 348        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N19      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N20      ; 315        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N21      ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; N22      ;            ; 5        ; VCCIO5                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; N23      ; 311        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N24      ; 310        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N25      ; 309        ; 5        ; GND+                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; N26      ; 308        ; 5        ; GND+                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; P1       ; 68         ; 1        ; GND+                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; P2       ; 67         ; 1        ; GND+                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; P3       ; 69         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P4       ; 70         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P5       ;            ; 1        ; VCCIO1                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; P6       ; 78         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P7       ; 77         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P8       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P9       ; 46         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P10      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P11      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P12      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P13      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P14      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P15      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P16      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P17      ; 293        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P18      ; 347        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P19      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P20      ; 301        ; 6        ; ^MSEL0                                   ;        ;              ;         ; --         ;                 ; --       ; --           ;
; P21      ; 300        ; 6        ; ^MSEL1                                   ;        ;              ;         ; --         ;                 ; --       ; --           ;
; P22      ;            ; 6        ; VCCIO6                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; P23      ; 305        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P24      ; 304        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P25      ; 307        ; 6        ; GND+                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; P26      ; 306        ; 6        ; GND+                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; R1       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R2       ; 71         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R3       ; 72         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R4       ; 73         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R5       ; 74         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R6       ; 81         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R7       ; 82         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R8       ; 110        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R9       ;            ; 1        ; VCCIO1                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; R10      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; R11      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; R12      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R13      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R14      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R15      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R16      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; R17      ; 294        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R18      ;            ; 6        ; VCCIO6                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; R19      ; 282        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R20      ; 297        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R21      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R22      ; 298        ; 6        ; ^nSTATUS                                 ;        ;              ;         ; --         ;                 ; --       ; --           ;
; R23      ; 299        ; 6        ; ^CONF_DONE                               ;        ;              ;         ; --         ;                 ; --       ; --           ;
; R24      ; 302        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R25      ; 303        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R26      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T1       ;            ; 1        ; VCCIO1                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; T2       ; 79         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T3       ; 80         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T4       ; 83         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; T5       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T6       ; 93         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T7       ; 92         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T8       ; 111        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T9       ; 76         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T10      ; 75         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T11      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; T12      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T13      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T14      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T15      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T16      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; T17      ; 289        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T18      ; 290        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T19      ; 281        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T20      ; 287        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T21      ; 288        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; T22      ; 296        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T23      ; 295        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T24      ; 292        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T25      ; 291        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T26      ;            ; 6        ; VCCIO6                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; U1       ; 85         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U2       ; 84         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U3       ; 88         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U4       ; 89         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U5       ; 100        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U6       ; 98         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U7       ; 99         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U8       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U9       ; 86         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U10      ; 87         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U11      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U12      ; 178        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; U13      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U14      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U15      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U16      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U17      ; 231        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; U18      ; 232        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; U19      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U20      ; 280        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U21      ; 279        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U22      ; 270        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U23      ; 284        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U24      ; 283        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U25      ; 285        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U26      ; 286        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V1       ; 90         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V2       ; 91         ; 1        ; SW[17]                                   ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; V3       ; 95         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V4       ; 94         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V5       ; 104        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V6       ; 105        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V7       ; 112        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V8       ;            ; 1        ; VCCIO1                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; V9       ; 142        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; V10      ; 141        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; V11      ; 177        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; V12      ;            ; 8        ; VCCIO8                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; V13      ; 176        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; V14      ; 175        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; V15      ;            ; 7        ; VCCIO7                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; V16      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; V17      ; 218        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; V18      ; 233        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; V19      ;            ; 6        ; VCCIO6                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; V20      ; 251        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V21      ; 252        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V22      ; 259        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; V23      ; 275        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V24      ; 276        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V25      ; 277        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V26      ; 278        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W1       ; 97         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W2       ; 96         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W3       ; 102        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W4       ; 101        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W5       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W6       ; 113        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; W7       ;            ;          ; GND_PLL1                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W8       ; 144        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; W9       ;            ; 8        ; VCCIO8                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; W10      ; 145        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; W11      ; 161        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; W12      ; 162        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; W13      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W14      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W15      ; 203        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; W16      ; 204        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; W17      ; 217        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; W18      ;            ; 7        ; VCCIO7                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; W19      ; 234        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; W20      ;            ;          ; GND_PLL4                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W21      ; 253        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W22      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W23      ; 272        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W24      ; 271        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W25      ; 273        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W26      ; 274        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y1       ; 103        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y2       ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; Y3       ; 108        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y4       ; 109        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y5       ; 121        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y6       ;            ;          ; GND_PLL1                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y7       ;            ;          ; VCCD_PLL1                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; Y8       ;            ;          ; GNDA_PLL1                                ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y9       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y10      ; 146        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; Y11      ; 156        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; Y12      ; 180        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; Y13      ; 193        ; 7        ; LEDR[9]                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; Y14      ; 195        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; Y15      ; 196        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; Y16      ; 210        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; Y17      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y18      ; 229        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; Y19      ;            ;          ; GNDA_PLL4                                ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y20      ;            ;          ; VCCD_PLL4                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; Y21      ; 250        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y22      ; 254        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y23      ; 265        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y24      ; 264        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y25      ; 269        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y26      ; 268        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
+----------+------------+----------+------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+-------------------------------------------------------------------------------+
; Output Pin Default Load For Reported TCO                                      ;
+----------------------------------+-------+------------------------------------+
; I/O Standard                     ; Load  ; Termination Resistance             ;
+----------------------------------+-------+------------------------------------+
; 3.3-V LVTTL                      ; 0 pF  ; Not Available                      ;
; 3.3-V LVCMOS                     ; 0 pF  ; Not Available                      ;
; 2.5 V                            ; 0 pF  ; Not Available                      ;
; 1.8 V                            ; 0 pF  ; Not Available                      ;
; 1.5 V                            ; 0 pF  ; Not Available                      ;
; 3.3-V PCI                        ; 10 pF ; 25 Ohm (Parallel)                  ;
; 3.3-V PCI-X                      ; 10 pF ; 25 Ohm (Parallel)                  ;
; SSTL-2 Class I                   ; 0 pF  ; 50 Ohm (Parallel), 25 Ohm (Serial) ;
; SSTL-2 Class II                  ; 0 pF  ; 25 Ohm (Parallel), 25 Ohm (Serial) ;
; SSTL-18 Class I                  ; 0 pF  ; 50 Ohm (Parallel), 25 Ohm (Serial) ;
; SSTL-18 Class II                 ; 0 pF  ; 25 Ohm (Parallel), 25 Ohm (Serial) ;
; 1.5-V HSTL Class I               ; 0 pF  ; 50 Ohm (Parallel)                  ;
; 1.5-V HSTL Class II              ; 0 pF  ; 25 Ohm (Parallel)                  ;
; 1.8-V HSTL Class I               ; 0 pF  ; 50 Ohm (Parallel)                  ;
; 1.8-V HSTL Class II              ; 0 pF  ; 25 Ohm (Parallel)                  ;
; Differential SSTL-2              ; 0 pF  ; (See SSTL-2)                       ;
; Differential 2.5-V SSTL Class II ; 0 pF  ; (See SSTL-2 Class II)              ;
; Differential 1.8-V SSTL Class I  ; 0 pF  ; (See 1.8-V SSTL Class I)           ;
; Differential 1.8-V SSTL Class II ; 0 pF  ; (See 1.8-V SSTL Class II)          ;
; Differential 1.5-V HSTL Class I  ; 0 pF  ; (See 1.5-V HSTL Class I)           ;
; Differential 1.5-V HSTL Class II ; 0 pF  ; (See 1.5-V HSTL Class II)          ;
; Differential 1.8-V HSTL Class I  ; 0 pF  ; (See 1.8-V HSTL Class I)           ;
; Differential 1.8-V HSTL Class II ; 0 pF  ; (See 1.8-V HSTL Class II)          ;
; LVDS                             ; 0 pF  ; 100 Ohm (Differential)             ;
; mini-LVDS                        ; 0 pF  ; 100 Ohm (Differential)             ;
; RSDS                             ; 0 pF  ; 100 Ohm (Differential)             ;
; Simple RSDS                      ; 0 pF  ; Not Available                      ;
; Differential LVPECL              ; 0 pF  ; 100 Ohm (Differential)             ;
+----------------------------------+-------+------------------------------------+
Note: User assignments will override these defaults. The user specified values are listed in the Output Pins and Bidir Pins tables.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                                                                        ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M4Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |DE2                                                                                                                                                                              ; 3306 (1)    ; 1622 (0)                  ; 0 (0)         ; 398080      ; 101  ; 0            ; 0       ; 0         ; 19   ; 0            ; 1684 (1)     ; 171 (0)           ; 1451 (0)         ; |DE2                                                                                                                                                                                                                                                                                                                                                                               ; work         ;
;    |integration:u0|                                                                                                                                                               ; 2952 (0)    ; 1420 (0)                  ; 0 (0)         ; 398080      ; 101  ; 0            ; 0       ; 0         ; 0    ; 0            ; 1532 (0)     ; 153 (0)           ; 1267 (0)         ; |DE2|integration:u0                                                                                                                                                                                                                                                                                                                                                                ; integration  ;
;       |S4PU_Daughterboard:s4pu_cpu|                                                                                                                                               ; 768 (64)    ; 171 (16)                  ; 0 (0)         ; 270336      ; 66   ; 0            ; 0       ; 0         ; 0    ; 0            ; 581 (50)     ; 10 (0)            ; 177 (16)         ; |DE2|integration:u0|S4PU_Daughterboard:s4pu_cpu                                                                                                                                                                                                                                                                                                                                    ; integration  ;
;          |S4PU:CPU|                                                                                                                                                               ; 600 (0)     ; 103 (0)                   ; 0 (0)         ; 8192        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 494 (0)      ; 6 (0)             ; 100 (0)          ; |DE2|integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU                                                                                                                                                                                                                                                                                                                           ; integration  ;
;             |S4PU_Control:CONTROL_BLOCK|                                                                                                                                          ; 120 (120)   ; 39 (39)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 81 (81)      ; 0 (0)             ; 39 (39)          ; |DE2|integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK                                                                                                                                                                                                                                                                                                ; integration  ;
;             |S4PU_Datapath:OPERATIVE_BLOCK|                                                                                                                                       ; 480 (0)     ; 64 (0)                    ; 0 (0)         ; 8192        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 413 (0)      ; 6 (0)             ; 61 (0)           ; |DE2|integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK                                                                                                                                                                                                                                                                                             ; integration  ;
;                |ALU_16:ALU|                                                                                                                                                       ; 196 (196)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 181 (181)    ; 0 (0)             ; 15 (15)          ; |DE2|integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|ALU_16:ALU                                                                                                                                                                                                                                                                                  ; integration  ;
;                |LIFO_Stack:DATA_STACK|                                                                                                                                            ; 43 (35)     ; 8 (0)                     ; 0 (0)         ; 4096        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 35 (35)      ; 0 (0)             ; 8 (0)            ; |DE2|integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK                                                                                                                                                                                                                                                                       ; integration  ;
;                   |Reg:TOS_POINTER_REG|                                                                                                                                           ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; |DE2|integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG                                                                                                                                                                                                                                                   ; integration  ;
;                   |onchip_ram:MEMORY|                                                                                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4096        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE2|integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY                                                                                                                                                                                                                                                     ; integration  ;
;                      |altsyncram:altsyncram_component|                                                                                                                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4096        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE2|integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component                                                                                                                                                                                                                     ; work         ;
;                         |altsyncram_vsa1:auto_generated|                                                                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4096        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE2|integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated                                                                                                                                                                                      ; work         ;
;                |LIFO_Stack:RETURN_STACK|                                                                                                                                          ; 35 (27)     ; 8 (0)                     ; 0 (0)         ; 4096        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 27 (27)      ; 0 (0)             ; 8 (0)            ; |DE2|integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK                                                                                                                                                                                                                                                                     ; integration  ;
;                   |Reg:TOS_POINTER_REG|                                                                                                                                           ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; |DE2|integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG                                                                                                                                                                                                                                                 ; integration  ;
;                   |onchip_ram:MEMORY|                                                                                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4096        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE2|integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|onchip_ram:MEMORY                                                                                                                                                                                                                                                   ; integration  ;
;                      |altsyncram:altsyncram_component|                                                                                                                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4096        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE2|integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component                                                                                                                                                                                                                   ; work         ;
;                         |altsyncram_vsa1:auto_generated|                                                                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4096        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE2|integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated                                                                                                                                                                                    ; work         ;
;                |Multiplexer:MUX_ADDR|                                                                                                                                             ; 48 (48)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 40 (40)      ; 0 (0)             ; 8 (8)            ; |DE2|integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Multiplexer:MUX_ADDR                                                                                                                                                                                                                                                                        ; integration  ;
;                |Multiplexer:MUX_ALU_A|                                                                                                                                            ; 53 (53)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 53 (53)      ; 0 (0)             ; 0 (0)            ; |DE2|integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Multiplexer:MUX_ALU_A                                                                                                                                                                                                                                                                       ; integration  ;
;                |Multiplexer:MUX_DS_IN|                                                                                                                                            ; 16 (16)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (13)      ; 0 (0)             ; 3 (3)            ; |DE2|integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Multiplexer:MUX_DS_IN                                                                                                                                                                                                                                                                       ; integration  ;
;                |Multiplexer:MUX_DS_OFFSET|                                                                                                                                        ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 0 (0)            ; |DE2|integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Multiplexer:MUX_DS_OFFSET                                                                                                                                                                                                                                                                   ; integration  ;
;                |Multiplexer:MUX_INST|                                                                                                                                             ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 1 (1)            ; |DE2|integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Multiplexer:MUX_INST                                                                                                                                                                                                                                                                        ; integration  ;
;                |Multiplexer:MUX_PC_D|                                                                                                                                             ; 35 (35)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 35 (35)      ; 0 (0)             ; 0 (0)            ; |DE2|integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Multiplexer:MUX_PC_D                                                                                                                                                                                                                                                                        ; integration  ;
;                |Multiplexer:MUX_RS_IN|                                                                                                                                            ; 16 (16)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (15)      ; 0 (0)             ; 1 (1)            ; |DE2|integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Multiplexer:MUX_RS_IN                                                                                                                                                                                                                                                                       ; integration  ;
;                |Reg:CIR_REG|                                                                                                                                                      ; 16 (16)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 5 (5)             ; 11 (11)          ; |DE2|integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Reg:CIR_REG                                                                                                                                                                                                                                                                                 ; integration  ;
;                |Reg:PC_REG|                                                                                                                                                       ; 16 (16)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 16 (16)          ; |DE2|integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Reg:PC_REG                                                                                                                                                                                                                                                                                  ; integration  ;
;                |Reg:TOS_REG|                                                                                                                                                      ; 16 (16)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 15 (15)          ; |DE2|integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Reg:TOS_REG                                                                                                                                                                                                                                                                                 ; integration  ;
;          |dual_ram:MAIN_MEMORY|                                                                                                                                                   ; 27 (0)      ; 4 (0)                     ; 0 (0)         ; 196608      ; 48   ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (0)        ; 0 (0)             ; 20 (0)           ; |DE2|integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY                                                                                                                                                                                                                                                                                                               ; integration  ;
;             |altsyncram:altsyncram_component|                                                                                                                                     ; 27 (0)      ; 4 (0)                     ; 0 (0)         ; 196608      ; 48   ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (0)        ; 0 (0)             ; 20 (0)           ; |DE2|integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                               ; work         ;
;                |altsyncram_q572:auto_generated|                                                                                                                                   ; 27 (4)      ; 4 (4)                     ; 0 (0)         ; 196608      ; 48   ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (0)        ; 0 (0)             ; 20 (4)           ; |DE2|integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated                                                                                                                                                                                                                                                ; work         ;
;                   |decode_3oa:decode2|                                                                                                                                            ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 0 (0)            ; |DE2|integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|decode_3oa:decode2                                                                                                                                                                                                                             ; work         ;
;                   |decode_3oa:decode3|                                                                                                                                            ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 0 (0)            ; |DE2|integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|decode_3oa:decode3                                                                                                                                                                                                                             ; work         ;
;                   |mux_2kb:mux5|                                                                                                                                                  ; 16 (16)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 16 (16)          ; |DE2|integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|mux_2kb:mux5                                                                                                                                                                                                                                   ; work         ;
;          |prog_rom:PROGRAM_MEMORY|                                                                                                                                                ; 78 (0)      ; 48 (0)                    ; 0 (0)         ; 65536       ; 16   ; 0            ; 0       ; 0         ; 0    ; 0            ; 30 (0)       ; 4 (0)             ; 44 (0)           ; |DE2|integration:u0|S4PU_Daughterboard:s4pu_cpu|prog_rom:PROGRAM_MEMORY                                                                                                                                                                                                                                                                                                            ; integration  ;
;             |altsyncram:altsyncram_component|                                                                                                                                     ; 78 (0)      ; 48 (0)                    ; 0 (0)         ; 65536       ; 16   ; 0            ; 0       ; 0         ; 0    ; 0            ; 30 (0)       ; 4 (0)             ; 44 (0)           ; |DE2|integration:u0|S4PU_Daughterboard:s4pu_cpu|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                            ; work         ;
;                |altsyncram_qia1:auto_generated|                                                                                                                                   ; 78 (0)      ; 48 (0)                    ; 0 (0)         ; 65536       ; 16   ; 0            ; 0       ; 0         ; 0    ; 0            ; 30 (0)       ; 4 (0)             ; 44 (0)           ; |DE2|integration:u0|S4PU_Daughterboard:s4pu_cpu|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_qia1:auto_generated                                                                                                                                                                                                                                             ; work         ;
;                   |altsyncram_2s92:altsyncram1|                                                                                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 65536       ; 16   ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE2|integration:u0|S4PU_Daughterboard:s4pu_cpu|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_qia1:auto_generated|altsyncram_2s92:altsyncram1                                                                                                                                                                                                                 ; work         ;
;                   |sld_mod_ram_rom:mgl_prim2|                                                                                                                                     ; 78 (58)     ; 48 (39)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 30 (19)      ; 4 (4)             ; 44 (35)          ; |DE2|integration:u0|S4PU_Daughterboard:s4pu_cpu|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_qia1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                                   ; work         ;
;                      |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                                                                         ; 20 (20)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 9 (9)            ; |DE2|integration:u0|S4PU_Daughterboard:s4pu_cpu|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_qia1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                                                ; work         ;
;       |altera_merlin_master_agent:nios2_cpu_data_master_translator_avalon_universal_master_0_agent|                                                                               ; 5 (5)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 4 (4)            ; |DE2|integration:u0|altera_merlin_master_agent:nios2_cpu_data_master_translator_avalon_universal_master_0_agent                                                                                                                                                                                                                                                                    ; integration  ;
;       |altera_merlin_master_agent:nios2_cpu_instruction_master_translator_avalon_universal_master_0_agent|                                                                        ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |DE2|integration:u0|altera_merlin_master_agent:nios2_cpu_instruction_master_translator_avalon_universal_master_0_agent                                                                                                                                                                                                                                                             ; integration  ;
;       |altera_merlin_traffic_limiter:limiter|                                                                                                                                     ; 8 (8)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 5 (5)            ; |DE2|integration:u0|altera_merlin_traffic_limiter:limiter                                                                                                                                                                                                                                                                                                                          ; integration  ;
;       |integration_addr_router:addr_router|                                                                                                                                       ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |DE2|integration:u0|integration_addr_router:addr_router                                                                                                                                                                                                                                                                                                                            ; integration  ;
;       |integration_addr_router_001:addr_router_001|                                                                                                                               ; 12 (12)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (12)      ; 0 (0)             ; 0 (0)            ; |DE2|integration:u0|integration_addr_router_001:addr_router_001                                                                                                                                                                                                                                                                                                                    ; integration  ;
;       |integration_cmd_xbar_demux:cmd_xbar_demux|                                                                                                                                 ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 1 (1)            ; |DE2|integration:u0|integration_cmd_xbar_demux:cmd_xbar_demux                                                                                                                                                                                                                                                                                                                      ; integration  ;
;       |integration_cmd_xbar_demux_001:cmd_xbar_demux_001|                                                                                                                         ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 0 (0)            ; |DE2|integration:u0|integration_cmd_xbar_demux_001:cmd_xbar_demux_001                                                                                                                                                                                                                                                                                                              ; integration  ;
;       |integration_cmd_xbar_mux:cmd_xbar_mux_001|                                                                                                                                 ; 57 (54)     ; 5 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 39 (38)      ; 0 (0)             ; 18 (15)          ; |DE2|integration:u0|integration_cmd_xbar_mux:cmd_xbar_mux_001                                                                                                                                                                                                                                                                                                                      ; integration  ;
;          |altera_merlin_arbitrator:arb|                                                                                                                                           ; 4 (4)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 3 (3)            ; |DE2|integration:u0|integration_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                         ; integration  ;
;       |integration_cmd_xbar_mux:cmd_xbar_mux|                                                                                                                                     ; 56 (52)     ; 5 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (3)        ; 1 (0)             ; 50 (47)          ; |DE2|integration:u0|integration_cmd_xbar_mux:cmd_xbar_mux                                                                                                                                                                                                                                                                                                                          ; integration  ;
;          |altera_merlin_arbitrator:arb|                                                                                                                                           ; 6 (6)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 1 (1)             ; 3 (3)            ; |DE2|integration:u0|integration_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                             ; integration  ;
;       |integration_jtag_uart:jtag_uart|                                                                                                                                           ; 164 (41)    ; 112 (13)                  ; 0 (0)         ; 1024        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 42 (18)      ; 22 (3)            ; 100 (20)         ; |DE2|integration:u0|integration_jtag_uart:jtag_uart                                                                                                                                                                                                                                                                                                                                ; integration  ;
;          |alt_jtag_atlantic:integration_jtag_uart_alt_jtag_atlantic|                                                                                                              ; 72 (72)     ; 59 (59)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (13)      ; 19 (19)           ; 40 (40)          ; |DE2|integration:u0|integration_jtag_uart:jtag_uart|alt_jtag_atlantic:integration_jtag_uart_alt_jtag_atlantic                                                                                                                                                                                                                                                                      ; work         ;
;          |integration_jtag_uart_scfifo_r:the_integration_jtag_uart_scfifo_r|                                                                                                      ; 26 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 20 (0)           ; |DE2|integration:u0|integration_jtag_uart:jtag_uart|integration_jtag_uart_scfifo_r:the_integration_jtag_uart_scfifo_r                                                                                                                                                                                                                                                              ; integration  ;
;             |scfifo:rfifo|                                                                                                                                                        ; 26 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 20 (0)           ; |DE2|integration:u0|integration_jtag_uart:jtag_uart|integration_jtag_uart_scfifo_r:the_integration_jtag_uart_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                                                 ; work         ;
;                |scfifo_1n21:auto_generated|                                                                                                                                       ; 26 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 20 (0)           ; |DE2|integration:u0|integration_jtag_uart:jtag_uart|integration_jtag_uart_scfifo_r:the_integration_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated                                                                                                                                                                                                                      ; work         ;
;                   |a_dpfifo_8t21:dpfifo|                                                                                                                                          ; 26 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 20 (0)           ; |DE2|integration:u0|integration_jtag_uart:jtag_uart|integration_jtag_uart_scfifo_r:the_integration_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo                                                                                                                                                                                                 ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                                                                    ; 14 (8)      ; 8 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 8 (2)            ; |DE2|integration:u0|integration_jtag_uart:jtag_uart|integration_jtag_uart_scfifo_r:the_integration_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                         ; work         ;
;                         |cntr_rj7:count_usedw|                                                                                                                                    ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |DE2|integration:u0|integration_jtag_uart:jtag_uart|integration_jtag_uart_scfifo_r:the_integration_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw                                                                                                                                                    ; work         ;
;                      |cntr_fjb:rd_ptr_count|                                                                                                                                      ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |DE2|integration:u0|integration_jtag_uart:jtag_uart|integration_jtag_uart_scfifo_r:the_integration_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:rd_ptr_count                                                                                                                                                                           ; work         ;
;                      |cntr_fjb:wr_ptr|                                                                                                                                            ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |DE2|integration:u0|integration_jtag_uart:jtag_uart|integration_jtag_uart_scfifo_r:the_integration_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:wr_ptr                                                                                                                                                                                 ; work         ;
;                      |dpram_5h21:FIFOram|                                                                                                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE2|integration:u0|integration_jtag_uart:jtag_uart|integration_jtag_uart_scfifo_r:the_integration_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram                                                                                                                                                                              ; work         ;
;                         |altsyncram_9tl1:altsyncram2|                                                                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE2|integration:u0|integration_jtag_uart:jtag_uart|integration_jtag_uart_scfifo_r:the_integration_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2                                                                                                                                                  ; work         ;
;          |integration_jtag_uart_scfifo_w:the_integration_jtag_uart_scfifo_w|                                                                                                      ; 25 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 20 (0)           ; |DE2|integration:u0|integration_jtag_uart:jtag_uart|integration_jtag_uart_scfifo_w:the_integration_jtag_uart_scfifo_w                                                                                                                                                                                                                                                              ; integration  ;
;             |scfifo:wfifo|                                                                                                                                                        ; 25 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 20 (0)           ; |DE2|integration:u0|integration_jtag_uart:jtag_uart|integration_jtag_uart_scfifo_w:the_integration_jtag_uart_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                                                 ; work         ;
;                |scfifo_1n21:auto_generated|                                                                                                                                       ; 25 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 20 (0)           ; |DE2|integration:u0|integration_jtag_uart:jtag_uart|integration_jtag_uart_scfifo_w:the_integration_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated                                                                                                                                                                                                                      ; work         ;
;                   |a_dpfifo_8t21:dpfifo|                                                                                                                                          ; 25 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 20 (0)           ; |DE2|integration:u0|integration_jtag_uart:jtag_uart|integration_jtag_uart_scfifo_w:the_integration_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo                                                                                                                                                                                                 ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                                                                    ; 13 (7)      ; 8 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 8 (2)            ; |DE2|integration:u0|integration_jtag_uart:jtag_uart|integration_jtag_uart_scfifo_w:the_integration_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                         ; work         ;
;                         |cntr_rj7:count_usedw|                                                                                                                                    ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |DE2|integration:u0|integration_jtag_uart:jtag_uart|integration_jtag_uart_scfifo_w:the_integration_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw                                                                                                                                                    ; work         ;
;                      |cntr_fjb:rd_ptr_count|                                                                                                                                      ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |DE2|integration:u0|integration_jtag_uart:jtag_uart|integration_jtag_uart_scfifo_w:the_integration_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:rd_ptr_count                                                                                                                                                                           ; work         ;
;                      |cntr_fjb:wr_ptr|                                                                                                                                            ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |DE2|integration:u0|integration_jtag_uart:jtag_uart|integration_jtag_uart_scfifo_w:the_integration_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:wr_ptr                                                                                                                                                                                 ; work         ;
;                      |dpram_5h21:FIFOram|                                                                                                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE2|integration:u0|integration_jtag_uart:jtag_uart|integration_jtag_uart_scfifo_w:the_integration_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram                                                                                                                                                                              ; work         ;
;                         |altsyncram_9tl1:altsyncram2|                                                                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE2|integration:u0|integration_jtag_uart:jtag_uart|integration_jtag_uart_scfifo_w:the_integration_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2                                                                                                                                                  ; work         ;
;       |integration_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator|                                                                                 ; 23 (0)      ; 23 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 23 (0)           ; |DE2|integration:u0|integration_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator                                                                                                                                                                                                                                                                      ; integration  ;
;          |altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|                                                                                                  ; 23 (23)     ; 23 (23)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 23 (23)          ; |DE2|integration:u0|integration_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator                                                                                                                                                                                                ; integration  ;
;       |integration_nios2_cpu:nios2_cpu|                                                                                                                                           ; 1509 (1027) ; 895 (626)                 ; 0 (0)         ; 44800       ; 13   ; 0            ; 0       ; 0         ; 0    ; 0            ; 614 (400)    ; 85 (37)           ; 810 (590)        ; |DE2|integration:u0|integration_nios2_cpu:nios2_cpu                                                                                                                                                                                                                                                                                                                                ; integration  ;
;          |integration_nios2_cpu_ic_data_module:integration_nios2_cpu_ic_data|                                                                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 32768       ; 8    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE2|integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_ic_data_module:integration_nios2_cpu_ic_data                                                                                                                                                                                                                                                             ; integration  ;
;             |altsyncram:the_altsyncram|                                                                                                                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 32768       ; 8    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE2|integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_ic_data_module:integration_nios2_cpu_ic_data|altsyncram:the_altsyncram                                                                                                                                                                                                                                   ; work         ;
;                |altsyncram_qed1:auto_generated|                                                                                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 32768       ; 8    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE2|integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_ic_data_module:integration_nios2_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated                                                                                                                                                                                                    ; work         ;
;          |integration_nios2_cpu_ic_tag_module:integration_nios2_cpu_ic_tag|                                                                                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1792        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE2|integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_ic_tag_module:integration_nios2_cpu_ic_tag                                                                                                                                                                                                                                                               ; integration  ;
;             |altsyncram:the_altsyncram|                                                                                                                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1792        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE2|integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_ic_tag_module:integration_nios2_cpu_ic_tag|altsyncram:the_altsyncram                                                                                                                                                                                                                                     ; work         ;
;                |altsyncram_frh1:auto_generated|                                                                                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1792        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE2|integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_ic_tag_module:integration_nios2_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_frh1:auto_generated                                                                                                                                                                                                      ; work         ;
;          |integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|                                                                                                    ; 384 (84)    ; 269 (80)                  ; 0 (0)         ; 8192        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 115 (4)      ; 48 (4)            ; 221 (76)         ; |DE2|integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci                                                                                                                                                                                                                                                            ; integration  ;
;             |integration_nios2_cpu_jtag_debug_module_wrapper:the_integration_nios2_cpu_jtag_debug_module_wrapper|                                                                 ; 138 (0)     ; 96 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 42 (0)       ; 42 (0)            ; 54 (0)           ; |DE2|integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_jtag_debug_module_wrapper:the_integration_nios2_cpu_jtag_debug_module_wrapper                                                                                                                                                        ; integration  ;
;                |integration_nios2_cpu_jtag_debug_module_sysclk:the_integration_nios2_cpu_jtag_debug_module_sysclk|                                                                ; 49 (45)     ; 49 (45)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 38 (36)           ; 11 (9)           ; |DE2|integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_jtag_debug_module_wrapper:the_integration_nios2_cpu_jtag_debug_module_wrapper|integration_nios2_cpu_jtag_debug_module_sysclk:the_integration_nios2_cpu_jtag_debug_module_sysclk                                                      ; integration  ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer3|                                                                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |DE2|integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_jtag_debug_module_wrapper:the_integration_nios2_cpu_jtag_debug_module_wrapper|integration_nios2_cpu_jtag_debug_module_sysclk:the_integration_nios2_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ; work         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer4|                                                                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |DE2|integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_jtag_debug_module_wrapper:the_integration_nios2_cpu_jtag_debug_module_wrapper|integration_nios2_cpu_jtag_debug_module_sysclk:the_integration_nios2_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ; work         ;
;                |integration_nios2_cpu_jtag_debug_module_tck:the_integration_nios2_cpu_jtag_debug_module_tck|                                                                      ; 87 (83)     ; 47 (43)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 40 (40)      ; 4 (2)             ; 43 (43)          ; |DE2|integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_jtag_debug_module_wrapper:the_integration_nios2_cpu_jtag_debug_module_wrapper|integration_nios2_cpu_jtag_debug_module_tck:the_integration_nios2_cpu_jtag_debug_module_tck                                                            ; integration  ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer1|                                                                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |DE2|integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_jtag_debug_module_wrapper:the_integration_nios2_cpu_jtag_debug_module_wrapper|integration_nios2_cpu_jtag_debug_module_tck:the_integration_nios2_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1       ; work         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer2|                                                                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |DE2|integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_jtag_debug_module_wrapper:the_integration_nios2_cpu_jtag_debug_module_wrapper|integration_nios2_cpu_jtag_debug_module_tck:the_integration_nios2_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2       ; work         ;
;                |sld_virtual_jtag_basic:integration_nios2_cpu_jtag_debug_module_phy|                                                                                               ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 2 (2)            ; |DE2|integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_jtag_debug_module_wrapper:the_integration_nios2_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:integration_nios2_cpu_jtag_debug_module_phy                                                                                     ; work         ;
;             |integration_nios2_cpu_nios2_avalon_reg:the_integration_nios2_cpu_nios2_avalon_reg|                                                                                   ; 10 (10)     ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 3 (3)            ; |DE2|integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_nios2_avalon_reg:the_integration_nios2_cpu_nios2_avalon_reg                                                                                                                                                                          ; integration  ;
;             |integration_nios2_cpu_nios2_oci_break:the_integration_nios2_cpu_nios2_oci_break|                                                                                     ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 32 (32)          ; |DE2|integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_nios2_oci_break:the_integration_nios2_cpu_nios2_oci_break                                                                                                                                                                            ; integration  ;
;             |integration_nios2_cpu_nios2_oci_debug:the_integration_nios2_cpu_nios2_oci_debug|                                                                                     ; 11 (9)      ; 9 (7)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (0)             ; 10 (9)           ; |DE2|integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_nios2_oci_debug:the_integration_nios2_cpu_nios2_oci_debug                                                                                                                                                                            ; integration  ;
;                |altera_std_synchronizer:the_altera_std_synchronizer|                                                                                                              ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |DE2|integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_nios2_oci_debug:the_integration_nios2_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                        ; work         ;
;             |integration_nios2_cpu_nios2_ocimem:the_integration_nios2_cpu_nios2_ocimem|                                                                                           ; 112 (112)   ; 49 (49)                   ; 0 (0)         ; 8192        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 62 (62)      ; 1 (1)             ; 49 (49)          ; |DE2|integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_nios2_ocimem:the_integration_nios2_cpu_nios2_ocimem                                                                                                                                                                                  ; integration  ;
;                |integration_nios2_cpu_ociram_sp_ram_module:integration_nios2_cpu_ociram_sp_ram|                                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE2|integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_nios2_ocimem:the_integration_nios2_cpu_nios2_ocimem|integration_nios2_cpu_ociram_sp_ram_module:integration_nios2_cpu_ociram_sp_ram                                                                                                   ; integration  ;
;                   |altsyncram:the_altsyncram|                                                                                                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE2|integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_nios2_ocimem:the_integration_nios2_cpu_nios2_ocimem|integration_nios2_cpu_ociram_sp_ram_module:integration_nios2_cpu_ociram_sp_ram|altsyncram:the_altsyncram                                                                         ; work         ;
;                      |altsyncram_1e81:auto_generated|                                                                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE2|integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_nios2_ocimem:the_integration_nios2_cpu_nios2_ocimem|integration_nios2_cpu_ociram_sp_ram_module:integration_nios2_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_1e81:auto_generated                                          ; work         ;
;          |integration_nios2_cpu_register_bank_a_module:integration_nios2_cpu_register_bank_a|                                                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE2|integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_register_bank_a_module:integration_nios2_cpu_register_bank_a                                                                                                                                                                                                                                             ; integration  ;
;             |altsyncram:the_altsyncram|                                                                                                                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE2|integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_register_bank_a_module:integration_nios2_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                                                   ; work         ;
;                |altsyncram_ghh1:auto_generated|                                                                                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE2|integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_register_bank_a_module:integration_nios2_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_ghh1:auto_generated                                                                                                                                                                                    ; work         ;
;          |integration_nios2_cpu_register_bank_b_module:integration_nios2_cpu_register_bank_b|                                                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE2|integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_register_bank_b_module:integration_nios2_cpu_register_bank_b                                                                                                                                                                                                                                             ; integration  ;
;             |altsyncram:the_altsyncram|                                                                                                                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE2|integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_register_bank_b_module:integration_nios2_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                                                   ; work         ;
;                |altsyncram_hhh1:auto_generated|                                                                                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE2|integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_register_bank_b_module:integration_nios2_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_hhh1:auto_generated                                                                                                                                                                                    ; work         ;
;          |integration_nios2_cpu_test_bench:the_integration_nios2_cpu_test_bench|                                                                                                  ; 33 (33)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 33 (33)      ; 0 (0)             ; 0 (0)            ; |DE2|integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_test_bench:the_integration_nios2_cpu_test_bench                                                                                                                                                                                                                                                          ; integration  ;
;          |lpm_add_sub:Add8|                                                                                                                                                       ; 66 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 66 (0)       ; 0 (0)             ; 0 (0)            ; |DE2|integration:u0|integration_nios2_cpu:nios2_cpu|lpm_add_sub:Add8                                                                                                                                                                                                                                                                                                               ; work         ;
;             |add_sub_8ri:auto_generated|                                                                                                                                          ; 66 (66)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 66 (66)      ; 0 (0)             ; 0 (0)            ; |DE2|integration:u0|integration_nios2_cpu:nios2_cpu|lpm_add_sub:Add8|add_sub_8ri:auto_generated                                                                                                                                                                                                                                                                                    ; work         ;
;       |integration_nios2_cpu_data_master_translator:nios2_cpu_data_master_translator|                                                                                             ; 4 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 0 (0)             ; 1 (0)            ; |DE2|integration:u0|integration_nios2_cpu_data_master_translator:nios2_cpu_data_master_translator                                                                                                                                                                                                                                                                                  ; integration  ;
;          |altera_merlin_master_translator:nios2_cpu_data_master_translator|                                                                                                       ; 4 (4)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 1 (1)            ; |DE2|integration:u0|integration_nios2_cpu_data_master_translator:nios2_cpu_data_master_translator|altera_merlin_master_translator:nios2_cpu_data_master_translator                                                                                                                                                                                                                 ; integration  ;
;       |integration_nios2_cpu_jtag_debug_module_translator:nios2_cpu_jtag_debug_module_translator|                                                                                 ; 33 (0)      ; 33 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 14 (0)            ; 19 (0)           ; |DE2|integration:u0|integration_nios2_cpu_jtag_debug_module_translator:nios2_cpu_jtag_debug_module_translator                                                                                                                                                                                                                                                                      ; integration  ;
;          |altera_merlin_slave_translator:nios2_cpu_jtag_debug_module_translator|                                                                                                  ; 33 (33)     ; 33 (33)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 14 (14)           ; 19 (19)          ; |DE2|integration:u0|integration_nios2_cpu_jtag_debug_module_translator:nios2_cpu_jtag_debug_module_translator|altera_merlin_slave_translator:nios2_cpu_jtag_debug_module_translator                                                                                                                                                                                                ; integration  ;
;       |integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|                   ; 2 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 0 (0)            ; |DE2|integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent                                                                                                                                                                                                        ; integration  ;
;          |altera_merlin_slave_agent:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|                                                                        ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |DE2|integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_slave_agent:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent                                                                                                        ; integration  ;
;       |integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:onchip_mem_nios2_s1_translator_avalon_universal_slave_0_agent|                           ; 2 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 0 (0)            ; |DE2|integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:onchip_mem_nios2_s1_translator_avalon_universal_slave_0_agent                                                                                                                                                                                                                ; integration  ;
;          |altera_merlin_slave_agent:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|                                                                        ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |DE2|integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:onchip_mem_nios2_s1_translator_avalon_universal_slave_0_agent|altera_merlin_slave_agent:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent                                                                                                                ; integration  ;
;       |integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:sysid_control_slave_translator_avalon_universal_slave_0_agent|                           ; 1 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 0 (0)            ; |DE2|integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:sysid_control_slave_translator_avalon_universal_slave_0_agent                                                                                                                                                                                                                ; integration  ;
;          |altera_merlin_slave_agent:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|                                                                        ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |DE2|integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:sysid_control_slave_translator_avalon_universal_slave_0_agent|altera_merlin_slave_agent:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent                                                                                                                ; integration  ;
;       |integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo| ; 6 (0)       ; 4 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 4 (0)            ; |DE2|integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                      ; integration  ;
;          |altera_avalon_sc_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|                                                                   ; 6 (6)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 4 (4)            ; |DE2|integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                 ; integration  ;
;       |integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo| ; 12 (0)      ; 8 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (0)        ; 1 (0)             ; 7 (0)            ; |DE2|integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                      ; integration  ;
;          |altera_avalon_sc_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|                                                                   ; 12 (12)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 1 (1)             ; 7 (7)            ; |DE2|integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                 ; integration  ;
;       |integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:onchip_mem_nios2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|         ; 10 (0)      ; 8 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 8 (0)            ; |DE2|integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:onchip_mem_nios2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                              ; integration  ;
;          |altera_avalon_sc_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|                                                                   ; 10 (10)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 8 (8)            ; |DE2|integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:onchip_mem_nios2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                         ; integration  ;
;       |integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|                  ; 4 (0)       ; 4 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (0)            ; |DE2|integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                       ; integration  ;
;          |altera_avalon_sc_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|                                                                   ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; |DE2|integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                  ; integration  ;
;       |integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|         ; 6 (0)       ; 4 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 4 (0)            ; |DE2|integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                              ; integration  ;
;          |altera_avalon_sc_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|                                                                   ; 6 (6)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 4 (4)            ; |DE2|integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                         ; integration  ;
;       |integration_onchip_mem_nios2:onchip_mem_nios2|                                                                                                                             ; 110 (0)     ; 3 (0)                     ; 0 (0)         ; 81920       ; 20   ; 0            ; 0       ; 0         ; 0    ; 0            ; 106 (0)      ; 0 (0)             ; 4 (0)            ; |DE2|integration:u0|integration_onchip_mem_nios2:onchip_mem_nios2                                                                                                                                                                                                                                                                                                                  ; integration  ;
;          |altsyncram:the_altsyncram|                                                                                                                                              ; 110 (0)     ; 3 (0)                     ; 0 (0)         ; 81920       ; 20   ; 0            ; 0       ; 0         ; 0    ; 0            ; 106 (0)      ; 0 (0)             ; 4 (0)            ; |DE2|integration:u0|integration_onchip_mem_nios2:onchip_mem_nios2|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                        ; work         ;
;             |altsyncram_fdd1:auto_generated|                                                                                                                                      ; 110 (0)     ; 3 (0)                     ; 0 (0)         ; 81920       ; 20   ; 0            ; 0       ; 0         ; 0    ; 0            ; 106 (0)      ; 0 (0)             ; 4 (0)            ; |DE2|integration:u0|integration_onchip_mem_nios2:onchip_mem_nios2|altsyncram:the_altsyncram|altsyncram_fdd1:auto_generated                                                                                                                                                                                                                                                         ; work         ;
;                |altsyncram:ram_block1a0|                                                                                                                                          ; 110 (0)     ; 3 (0)                     ; 0 (0)         ; 81920       ; 20   ; 0            ; 0       ; 0         ; 0    ; 0            ; 106 (0)      ; 0 (0)             ; 4 (0)            ; |DE2|integration:u0|integration_onchip_mem_nios2:onchip_mem_nios2|altsyncram:the_altsyncram|altsyncram_fdd1:auto_generated|altsyncram:ram_block1a0                                                                                                                                                                                                                                 ; work         ;
;                   |altsyncram_ok23:auto_generated|                                                                                                                                ; 110 (3)     ; 3 (3)                     ; 0 (0)         ; 81920       ; 20   ; 0            ; 0       ; 0         ; 0    ; 0            ; 106 (0)      ; 0 (0)             ; 4 (3)            ; |DE2|integration:u0|integration_onchip_mem_nios2:onchip_mem_nios2|altsyncram:the_altsyncram|altsyncram_fdd1:auto_generated|altsyncram:ram_block1a0|altsyncram_ok23:auto_generated                                                                                                                                                                                                  ; work         ;
;                      |decode_6oa:decode3|                                                                                                                                         ; 6 (6)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 0 (0)            ; |DE2|integration:u0|integration_onchip_mem_nios2:onchip_mem_nios2|altsyncram:the_altsyncram|altsyncram_fdd1:auto_generated|altsyncram:ram_block1a0|altsyncram_ok23:auto_generated|decode_6oa:decode3                                                                                                                                                                               ; work         ;
;                      |decode_6oa:deep_decode|                                                                                                                                     ; 5 (5)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 1 (1)            ; |DE2|integration:u0|integration_onchip_mem_nios2:onchip_mem_nios2|altsyncram:the_altsyncram|altsyncram_fdd1:auto_generated|altsyncram:ram_block1a0|altsyncram_ok23:auto_generated|decode_6oa:deep_decode                                                                                                                                                                           ; work         ;
;                      |mux_3kb:mux2|                                                                                                                                               ; 96 (96)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 96 (96)      ; 0 (0)             ; 0 (0)            ; |DE2|integration:u0|integration_onchip_mem_nios2:onchip_mem_nios2|altsyncram:the_altsyncram|altsyncram_fdd1:auto_generated|altsyncram:ram_block1a0|altsyncram_ok23:auto_generated|mux_3kb:mux2                                                                                                                                                                                     ; work         ;
;       |integration_onchip_mem_nios2_s1_translator:onchip_mem_nios2_s1_translator|                                                                                                 ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (0)            ; |DE2|integration:u0|integration_onchip_mem_nios2_s1_translator:onchip_mem_nios2_s1_translator                                                                                                                                                                                                                                                                                      ; integration  ;
;          |altera_merlin_slave_translator:onchip_mem_nios2_s1_translator|                                                                                                          ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |DE2|integration:u0|integration_onchip_mem_nios2_s1_translator:onchip_mem_nios2_s1_translator|altera_merlin_slave_translator:onchip_mem_nios2_s1_translator                                                                                                                                                                                                                        ; integration  ;
;       |integration_pio_led:pio_led|                                                                                                                                               ; 35 (35)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 9 (9)             ; 23 (23)          ; |DE2|integration:u0|integration_pio_led:pio_led                                                                                                                                                                                                                                                                                                                                    ; integration  ;
;       |integration_pio_led_s1_translator:pio_led_s1_translator|                                                                                                                   ; 22 (0)      ; 19 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 0 (0)             ; 19 (0)           ; |DE2|integration:u0|integration_pio_led_s1_translator:pio_led_s1_translator                                                                                                                                                                                                                                                                                                        ; integration  ;
;          |altera_merlin_slave_translator:pio_led_s1_translator|                                                                                                                   ; 22 (22)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 19 (19)          ; |DE2|integration:u0|integration_pio_led_s1_translator:pio_led_s1_translator|altera_merlin_slave_translator:pio_led_s1_translator                                                                                                                                                                                                                                                   ; integration  ;
;       |integration_rsp_xbar_demux:rsp_xbar_demux_001|                                                                                                                             ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; |DE2|integration:u0|integration_rsp_xbar_demux:rsp_xbar_demux_001                                                                                                                                                                                                                                                                                                                  ; integration  ;
;       |integration_rsp_xbar_demux:rsp_xbar_demux|                                                                                                                                 ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; |DE2|integration:u0|integration_rsp_xbar_demux:rsp_xbar_demux                                                                                                                                                                                                                                                                                                                      ; integration  ;
;       |integration_rsp_xbar_mux:rsp_xbar_mux|                                                                                                                                     ; 32 (32)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 32 (32)          ; |DE2|integration:u0|integration_rsp_xbar_mux:rsp_xbar_mux                                                                                                                                                                                                                                                                                                                          ; integration  ;
;       |integration_rsp_xbar_mux_001:rsp_xbar_mux_001|                                                                                                                             ; 109 (109)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 54 (54)      ; 0 (0)             ; 55 (55)          ; |DE2|integration:u0|integration_rsp_xbar_mux_001:rsp_xbar_mux_001                                                                                                                                                                                                                                                                                                                  ; integration  ;
;       |integration_rst_controller:rst_controller|                                                                                                                                 ; 10 (0)      ; 9 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 6 (0)             ; 4 (0)            ; |DE2|integration:u0|integration_rst_controller:rst_controller                                                                                                                                                                                                                                                                                                                      ; integration  ;
;          |altera_reset_controller:rst_controller|                                                                                                                                 ; 10 (7)      ; 9 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 6 (4)             ; 4 (3)            ; |DE2|integration:u0|integration_rst_controller:rst_controller|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                               ; integration  ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                                                          ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |DE2|integration:u0|integration_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                    ; integration  ;
;       |integration_rst_controller_001:rst_controller_001|                                                                                                                         ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (0)             ; 1 (0)            ; |DE2|integration:u0|integration_rst_controller_001:rst_controller_001                                                                                                                                                                                                                                                                                                              ; integration  ;
;          |altera_reset_controller:rst_controller_001|                                                                                                                             ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (0)             ; 1 (0)            ; |DE2|integration:u0|integration_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                   ; integration  ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                                                          ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |DE2|integration:u0|integration_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                        ; integration  ;
;       |integration_s4pu_cpu_avalon_slave_translator:s4pu_cpu_avalon_slave_translator|                                                                                             ; 22 (0)      ; 19 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 0 (0)             ; 19 (0)           ; |DE2|integration:u0|integration_s4pu_cpu_avalon_slave_translator:s4pu_cpu_avalon_slave_translator                                                                                                                                                                                                                                                                                  ; integration  ;
;          |altera_merlin_slave_translator:s4pu_cpu_avalon_slave_translator|                                                                                                        ; 22 (22)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 19 (19)          ; |DE2|integration:u0|integration_s4pu_cpu_avalon_slave_translator:s4pu_cpu_avalon_slave_translator|altera_merlin_slave_translator:s4pu_cpu_avalon_slave_translator                                                                                                                                                                                                                  ; integration  ;
;       |integration_s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent|                               ; 13 (0)      ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (0)        ; 0 (0)             ; 5 (0)            ; |DE2|integration:u0|integration_s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent                                                                                                                                                                                                                    ; integration  ;
;          |altera_merlin_slave_agent:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent|                                                                              ; 13 (7)      ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (6)        ; 0 (0)             ; 5 (1)            ; |DE2|integration:u0|integration_s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent|altera_merlin_slave_agent:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent                                                                                                                          ; integration  ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                                                                       ; 6 (6)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 4 (4)            ; |DE2|integration:u0|integration_s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent|altera_merlin_slave_agent:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor                                                                            ; integration  ;
;       |integration_s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|             ; 17 (0)      ; 12 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 1 (0)             ; 11 (0)           ; |DE2|integration:u0|integration_s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                  ; integration  ;
;          |altera_avalon_sc_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|                                                                         ; 17 (17)     ; 12 (12)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 1 (1)             ; 11 (11)          ; |DE2|integration:u0|integration_s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                   ; integration  ;
;       |integration_sysid_control_slave_translator:sysid_control_slave_translator|                                                                                                 ; 9 (0)       ; 6 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 0 (0)             ; 6 (0)            ; |DE2|integration:u0|integration_sysid_control_slave_translator:sysid_control_slave_translator                                                                                                                                                                                                                                                                                      ; integration  ;
;          |altera_merlin_slave_translator:sysid_control_slave_translator|                                                                                                          ; 9 (9)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 6 (6)            ; |DE2|integration:u0|integration_sysid_control_slave_translator:sysid_control_slave_translator|altera_merlin_slave_translator:sysid_control_slave_translator                                                                                                                                                                                                                        ; integration  ;
;       |integration_width_adapter:width_adapter|                                                                                                                                   ; 57 (0)      ; 35 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 20 (0)       ; 2 (0)             ; 35 (0)           ; |DE2|integration:u0|integration_width_adapter:width_adapter                                                                                                                                                                                                                                                                                                                        ; integration  ;
;          |altera_merlin_width_adapter:width_adapter|                                                                                                                              ; 57 (57)     ; 35 (35)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 20 (20)      ; 2 (2)             ; 35 (35)          ; |DE2|integration:u0|integration_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter                                                                                                                                                                                                                                                                              ; integration  ;
;       |integration_width_adapter_001:width_adapter_001|                                                                                                                           ; 17 (0)      ; 16 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 17 (0)           ; |DE2|integration:u0|integration_width_adapter_001:width_adapter_001                                                                                                                                                                                                                                                                                                                ; integration  ;
;          |altera_merlin_width_adapter:width_adapter_001|                                                                                                                          ; 17 (17)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 17 (17)          ; |DE2|integration:u0|integration_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001                                                                                                                                                                                                                                                                  ; integration  ;
;    |pzdyqx:nabboc|                                                                                                                                                                ; 125 (0)     ; 72 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 53 (0)       ; 1 (0)             ; 71 (0)           ; |DE2|pzdyqx:nabboc                                                                                                                                                                                                                                                                                                                                                                 ; work         ;
;       |pzdyqx_impl:pzdyqx_impl_inst|                                                                                                                                              ; 125 (13)    ; 72 (9)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 53 (4)       ; 1 (1)             ; 71 (8)           ; |DE2|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst                                                                                                                                                                                                                                                                                                                                    ; work         ;
;          |GHVD5181:\cycloneii_ZNXJ5711_gen_0:cycloneii_ZNXJ5711_gen_1|                                                                                                            ; 53 (22)     ; 28 (8)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 25 (14)      ; 0 (0)             ; 28 (8)           ; |DE2|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneii_ZNXJ5711_gen_0:cycloneii_ZNXJ5711_gen_1                                                                                                                                                                                                                                                                        ; work         ;
;             |JEQQ5299:YEAJ1936|                                                                                                                                                   ; 31 (31)     ; 20 (20)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 20 (20)          ; |DE2|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneii_ZNXJ5711_gen_0:cycloneii_ZNXJ5711_gen_1|JEQQ5299:YEAJ1936                                                                                                                                                                                                                                                      ; work         ;
;          |JEQQ5299:ESUL0435|                                                                                                                                                      ; 22 (22)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (9)        ; 0 (0)             ; 13 (13)          ; |DE2|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JEQQ5299:ESUL0435                                                                                                                                                                                                                                                                                                                  ; work         ;
;          |JKWY9152:RUWH6717|                                                                                                                                                      ; 13 (13)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 13 (13)          ; |DE2|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JKWY9152:RUWH6717                                                                                                                                                                                                                                                                                                                  ; work         ;
;          |PUDL0439:VWQM3427|                                                                                                                                                      ; 24 (24)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (15)      ; 0 (0)             ; 9 (9)            ; |DE2|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427                                                                                                                                                                                                                                                                                                                  ; work         ;
;    |sld_hub:auto_hub|                                                                                                                                                             ; 228 (1)     ; 130 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 98 (1)       ; 17 (0)            ; 113 (0)          ; |DE2|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                              ; work         ;
;       |sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|                                                                                                                              ; 227 (179)   ; 130 (101)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 97 (78)      ; 17 (17)           ; 113 (87)         ; |DE2|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst                                                                                                                                                                                                                                                                                                                 ; work         ;
;          |sld_rom_sr:hub_info_reg|                                                                                                                                                ; 28 (28)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 18 (18)      ; 0 (0)             ; 10 (10)          ; |DE2|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg                                                                                                                                                                                                                                                                                         ; work         ;
;          |sld_shadow_jsm:shadow_jsm|                                                                                                                                              ; 20 (20)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 19 (19)          ; |DE2|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                                                                                                       ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------+
; Delay Chain Summary                                                               ;
+----------+----------+---------------+---------------+-----------------------+-----+
; Name     ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ;
+----------+----------+---------------+---------------+-----------------------+-----+
; LEDR[0]  ; Output   ; --            ; --            ; --                    ; --  ;
; LEDR[1]  ; Output   ; --            ; --            ; --                    ; --  ;
; LEDR[2]  ; Output   ; --            ; --            ; --                    ; --  ;
; LEDR[3]  ; Output   ; --            ; --            ; --                    ; --  ;
; LEDR[4]  ; Output   ; --            ; --            ; --                    ; --  ;
; LEDR[5]  ; Output   ; --            ; --            ; --                    ; --  ;
; LEDR[6]  ; Output   ; --            ; --            ; --                    ; --  ;
; LEDR[7]  ; Output   ; --            ; --            ; --                    ; --  ;
; LEDR[8]  ; Output   ; --            ; --            ; --                    ; --  ;
; LEDR[9]  ; Output   ; --            ; --            ; --                    ; --  ;
; LEDR[10] ; Output   ; --            ; --            ; --                    ; --  ;
; LEDR[11] ; Output   ; --            ; --            ; --                    ; --  ;
; LEDR[12] ; Output   ; --            ; --            ; --                    ; --  ;
; LEDR[13] ; Output   ; --            ; --            ; --                    ; --  ;
; LEDR[14] ; Output   ; --            ; --            ; --                    ; --  ;
; LEDR[15] ; Output   ; --            ; --            ; --                    ; --  ;
; CLOCK_50 ; Input    ; (0) 171 ps    ; (0) 171 ps    ; --                    ; --  ;
; SW[17]   ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; KEY[0]   ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
+----------+----------+---------------+---------------+-----------------------+-----+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                                                                                                   ; Pad To Core Index ; Setting ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; CLOCK_50                                                                                                                                                                                              ;                   ;         ;
; SW[17]                                                                                                                                                                                                ;                   ;         ;
;      - integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|Selector2~0                                                                                                     ; 1                 ; 6       ;
; KEY[0]                                                                                                                                                                                                ;                   ;         ;
;      - integration:u0|integration_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; 1                 ; 6       ;
;      - integration:u0|integration_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]  ; 1                 ; 6       ;
;      - integration:u0|integration_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]  ; 1                 ; 6       ;
;      - integration:u0|integration_rst_controller:rst_controller|altera_reset_controller:rst_controller|merged_reset~0                                                                                 ; 1                 ; 6       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                                                              ; Location           ; Fan-Out ; Usage                      ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; CLOCK_50                                                                                                                                                                                                                                                                                                                                          ; PIN_N2             ; 1387    ; Clock                      ; yes    ; Global Clock         ; GCLK2            ; --                        ;
; KEY[0]                                                                                                                                                                                                                                                                                                                                            ; PIN_G26            ; 4       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                                                                                                      ; JTAG_X1_Y19_N0     ; 307     ; Clock                      ; yes    ; Global Clock         ; GCLK1            ; --                        ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                                                                                      ; JTAG_X1_Y19_N0     ; 25      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|Selector1~1                                                                                                                                                                                                                                                        ; LCCOMB_X25_Y16_N28 ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|WideNor7~0                                                                                                                                                                                                                                                         ; LCCOMB_X24_Y17_N16 ; 36      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Equal0~2                                                                                                                                                                                                                                  ; LCCOMB_X19_Y18_N26 ; 1       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|reset_sig                                                                                                                                                                                                                                 ; LCCOMB_X19_Y18_N20 ; 8       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|update_tosp                                                                                                                                                                                                                               ; LCCOMB_X19_Y18_N22 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Equal0~0                                                                                                                                                                                                                                ; LCCOMB_X19_Y17_N24 ; 1       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Equal0~1                                                                                                                                                                                                                                ; LCCOMB_X19_Y17_N0  ; 8       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|update_tosp                                                                                                                                                                                                                             ; LCCOMB_X19_Y17_N26 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|address_reg_b[1]                                                                                                                                                                                                   ; LCFF_X37_Y18_N7    ; 16      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|decode_3oa:decode2|w_anode629w[2]~0                                                                                                                                                                                ; LCCOMB_X27_Y16_N22 ; 16      ; Write enable               ; no     ; --                   ; --               ; --                        ;
; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|decode_3oa:decode2|w_anode642w[2]~0                                                                                                                                                                                ; LCCOMB_X27_Y16_N20 ; 16      ; Write enable               ; no     ; --                   ; --               ; --                        ;
; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|decode_3oa:decode2|w_anode650w[2]~0                                                                                                                                                                                ; LCCOMB_X27_Y16_N0  ; 16      ; Write enable               ; no     ; --                   ; --               ; --                        ;
; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|decode_3oa:decode3|w_anode629w[2]~0                                                                                                                                                                                ; LCCOMB_X37_Y18_N30 ; 16      ; Write enable               ; no     ; --                   ; --               ; --                        ;
; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|decode_3oa:decode3|w_anode642w[2]~0                                                                                                                                                                                ; LCCOMB_X37_Y18_N20 ; 16      ; Write enable               ; no     ; --                   ; --               ; --                        ;
; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|decode_3oa:decode3|w_anode650w[2]~1                                                                                                                                                                                ; LCCOMB_X37_Y18_N26 ; 16      ; Write enable               ; no     ; --                   ; --               ; --                        ;
; integration:u0|S4PU_Daughterboard:s4pu_cpu|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_qia1:auto_generated|sld_mod_ram_rom:mgl_prim2|enable_write~0                                                                                                                                                                        ; LCCOMB_X27_Y19_N28 ; 16      ; Write enable               ; no     ; --                   ; --               ; --                        ;
; integration:u0|S4PU_Daughterboard:s4pu_cpu|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_qia1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~0                                                                                                                                                                           ; LCCOMB_X27_Y19_N18 ; 4       ; Async. clear               ; yes    ; Global Clock         ; GCLK12           ; --                        ;
; integration:u0|S4PU_Daughterboard:s4pu_cpu|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_qia1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~1                                                                                                                                                                           ; LCCOMB_X27_Y19_N12 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; integration:u0|S4PU_Daughterboard:s4pu_cpu|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_qia1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~3                                                                                                                                                                           ; LCCOMB_X27_Y19_N22 ; 13      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; integration:u0|S4PU_Daughterboard:s4pu_cpu|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_qia1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]~15                                                                                                                                                                ; LCCOMB_X23_Y19_N28 ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; integration:u0|S4PU_Daughterboard:s4pu_cpu|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_qia1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]~1                                                                                                                                                                 ; LCCOMB_X23_Y12_N8  ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; integration:u0|S4PU_Daughterboard:s4pu_cpu|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_qia1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]~3                                                                                                                       ; LCCOMB_X27_Y19_N20 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; integration:u0|S4PU_Daughterboard:s4pu_cpu|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_qia1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~10                                                                                                                 ; LCCOMB_X27_Y19_N26 ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; integration:u0|S4PU_Daughterboard:s4pu_cpu|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_qia1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~19                                                                                                                 ; LCCOMB_X28_Y19_N16 ; 5       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; integration:u0|altera_merlin_traffic_limiter:limiter|save_dest_id~0                                                                                                                                                                                                                                                                               ; LCCOMB_X51_Y20_N16 ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; integration:u0|integration_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                                                       ; LCCOMB_X50_Y20_N24 ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; integration:u0|integration_cmd_xbar_mux:cmd_xbar_mux_001|update_grant~1                                                                                                                                                                                                                                                                           ; LCCOMB_X50_Y20_N8  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; integration:u0|integration_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]~1                                                                                                                                                                                                                                           ; LCCOMB_X51_Y20_N22 ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; integration:u0|integration_cmd_xbar_mux:cmd_xbar_mux|update_grant~1                                                                                                                                                                                                                                                                               ; LCCOMB_X51_Y20_N26 ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; integration:u0|integration_jtag_uart:jtag_uart|alt_jtag_atlantic:integration_jtag_uart_alt_jtag_atlantic|r_ena~0                                                                                                                                                                                                                                  ; LCCOMB_X38_Y19_N2  ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; integration:u0|integration_jtag_uart:jtag_uart|alt_jtag_atlantic:integration_jtag_uart_alt_jtag_atlantic|td_shift[0]~4                                                                                                                                                                                                                            ; LCCOMB_X40_Y19_N22 ; 21      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; integration:u0|integration_jtag_uart:jtag_uart|alt_jtag_atlantic:integration_jtag_uart_alt_jtag_atlantic|wdata[7]~0                                                                                                                                                                                                                               ; LCCOMB_X48_Y19_N24 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; integration:u0|integration_jtag_uart:jtag_uart|alt_jtag_atlantic:integration_jtag_uart_alt_jtag_atlantic|write_stalled~1                                                                                                                                                                                                                          ; LCCOMB_X41_Y19_N4  ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; integration:u0|integration_jtag_uart:jtag_uart|fifo_rd~3                                                                                                                                                                                                                                                                                          ; LCCOMB_X37_Y20_N10 ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; integration:u0|integration_jtag_uart:jtag_uart|fifo_wr                                                                                                                                                                                                                                                                                            ; LCFF_X37_Y19_N15   ; 15      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; integration:u0|integration_jtag_uart:jtag_uart|ien_AF~0                                                                                                                                                                                                                                                                                           ; LCCOMB_X41_Y20_N2  ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; integration:u0|integration_jtag_uart:jtag_uart|integration_jtag_uart_scfifo_r:the_integration_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|_~0                                                                                                                                         ; LCCOMB_X37_Y20_N4  ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; integration:u0|integration_jtag_uart:jtag_uart|integration_jtag_uart_scfifo_w:the_integration_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|_~0                                                                                                                                         ; LCCOMB_X51_Y18_N12 ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; integration:u0|integration_jtag_uart:jtag_uart|r_val~0                                                                                                                                                                                                                                                                                            ; LCCOMB_X38_Y19_N14 ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; integration:u0|integration_jtag_uart:jtag_uart|read_0                                                                                                                                                                                                                                                                                             ; LCFF_X37_Y19_N17   ; 16      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; integration:u0|integration_jtag_uart:jtag_uart|wr_rfifo                                                                                                                                                                                                                                                                                           ; LCCOMB_X36_Y19_N8  ; 14      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; integration:u0|integration_nios2_cpu:nios2_cpu|D_ic_fill_starting~1                                                                                                                                                                                                                                                                               ; LCCOMB_X49_Y14_N0  ; 23      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; integration:u0|integration_nios2_cpu:nios2_cpu|D_src1_hazard_M                                                                                                                                                                                                                                                                                    ; LCCOMB_X43_Y12_N24 ; 32      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; integration:u0|integration_nios2_cpu:nios2_cpu|D_src2_hazard_M                                                                                                                                                                                                                                                                                    ; LCCOMB_X44_Y12_N8  ; 32      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; integration:u0|integration_nios2_cpu:nios2_cpu|E_iw[4]                                                                                                                                                                                                                                                                                            ; LCFF_X41_Y18_N13   ; 75      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; integration:u0|integration_nios2_cpu:nios2_cpu|E_src2_hazard_M                                                                                                                                                                                                                                                                                    ; LCFF_X42_Y12_N23   ; 40      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; integration:u0|integration_nios2_cpu:nios2_cpu|Equal180~0                                                                                                                                                                                                                                                                                         ; LCCOMB_X45_Y17_N22 ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; integration:u0|integration_nios2_cpu:nios2_cpu|Equal2~0                                                                                                                                                                                                                                                                                           ; LCCOMB_X42_Y19_N6  ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; integration:u0|integration_nios2_cpu:nios2_cpu|M_ld_align_sh8                                                                                                                                                                                                                                                                                     ; LCCOMB_X42_Y19_N16 ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; integration:u0|integration_nios2_cpu:nios2_cpu|M_shift_rot_stall                                                                                                                                                                                                                                                                                  ; LCFF_X40_Y15_N25   ; 40      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; integration:u0|integration_nios2_cpu:nios2_cpu|M_status_reg_pie~0                                                                                                                                                                                                                                                                                 ; LCCOMB_X40_Y16_N0  ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; integration:u0|integration_nios2_cpu:nios2_cpu|M_wr_dst_reg                                                                                                                                                                                                                                                                                       ; LCFF_X42_Y12_N7    ; 5       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; integration:u0|integration_nios2_cpu:nios2_cpu|W_stall                                                                                                                                                                                                                                                                                            ; LCCOMB_X40_Y16_N18 ; 443     ; Clock enable, Read enable  ; no     ; --                   ; --               ; --                        ;
; integration:u0|integration_nios2_cpu:nios2_cpu|hq3myc14108phmpo7y7qmhbp98hy0vq~0                                                                                                                                                                                                                                                                  ; LCCOMB_X46_Y24_N10 ; 629     ; Async. clear               ; yes    ; Global Clock         ; GCLK4            ; --                        ;
; integration:u0|integration_nios2_cpu:nios2_cpu|i_readdatavalid_d1                                                                                                                                                                                                                                                                                 ; LCFF_X45_Y20_N21   ; 11      ; Write enable               ; no     ; --                   ; --               ; --                        ;
; integration:u0|integration_nios2_cpu:nios2_cpu|ic_fill_ap_cnt[2]~0                                                                                                                                                                                                                                                                                ; LCCOMB_X49_Y17_N26 ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; integration:u0|integration_nios2_cpu:nios2_cpu|ic_fill_dp_offset_en~0                                                                                                                                                                                                                                                                             ; LCCOMB_X49_Y18_N8  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; integration:u0|integration_nios2_cpu:nios2_cpu|ic_fill_valid_bits_en                                                                                                                                                                                                                                                                              ; LCCOMB_X49_Y16_N6  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; integration:u0|integration_nios2_cpu:nios2_cpu|ic_tag_clr_valid_bits_nxt~2                                                                                                                                                                                                                                                                        ; LCCOMB_X49_Y16_N16 ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; integration:u0|integration_nios2_cpu:nios2_cpu|ic_tag_wraddress[1]~5                                                                                                                                                                                                                                                                              ; LCCOMB_X47_Y14_N10 ; 7       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; integration:u0|integration_nios2_cpu:nios2_cpu|ic_tag_wren                                                                                                                                                                                                                                                                                        ; LCCOMB_X49_Y16_N20 ; 1       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|address[8]                                                                                                                                                                                                                     ; LCFF_X49_Y20_N17   ; 36      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_jtag_debug_module_wrapper:the_integration_nios2_cpu_jtag_debug_module_wrapper|integration_nios2_cpu_jtag_debug_module_sysclk:the_integration_nios2_cpu_jtag_debug_module_sysclk|jxuir                    ; LCFF_X42_Y23_N29   ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_jtag_debug_module_wrapper:the_integration_nios2_cpu_jtag_debug_module_wrapper|integration_nios2_cpu_jtag_debug_module_sysclk:the_integration_nios2_cpu_jtag_debug_module_sysclk|take_action_ocimem_a     ; LCCOMB_X49_Y23_N10 ; 15      ; Clock enable, Sync. load   ; no     ; --                   ; --               ; --                        ;
; integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_jtag_debug_module_wrapper:the_integration_nios2_cpu_jtag_debug_module_wrapper|integration_nios2_cpu_jtag_debug_module_sysclk:the_integration_nios2_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~0   ; LCCOMB_X42_Y23_N26 ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_jtag_debug_module_wrapper:the_integration_nios2_cpu_jtag_debug_module_wrapper|integration_nios2_cpu_jtag_debug_module_sysclk:the_integration_nios2_cpu_jtag_debug_module_sysclk|take_action_ocimem_b     ; LCCOMB_X42_Y23_N12 ; 33      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_jtag_debug_module_wrapper:the_integration_nios2_cpu_jtag_debug_module_wrapper|integration_nios2_cpu_jtag_debug_module_sysclk:the_integration_nios2_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0 ; LCCOMB_X42_Y23_N6  ; 64      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_jtag_debug_module_wrapper:the_integration_nios2_cpu_jtag_debug_module_wrapper|integration_nios2_cpu_jtag_debug_module_sysclk:the_integration_nios2_cpu_jtag_debug_module_sysclk|update_jdo_strobe        ; LCFF_X42_Y23_N19   ; 39      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_jtag_debug_module_wrapper:the_integration_nios2_cpu_jtag_debug_module_wrapper|integration_nios2_cpu_jtag_debug_module_tck:the_integration_nios2_cpu_jtag_debug_module_tck|sr[32]~21                      ; LCCOMB_X43_Y23_N28 ; 18      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_jtag_debug_module_wrapper:the_integration_nios2_cpu_jtag_debug_module_wrapper|integration_nios2_cpu_jtag_debug_module_tck:the_integration_nios2_cpu_jtag_debug_module_tck|sr[36]~31                      ; LCCOMB_X43_Y23_N12 ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_jtag_debug_module_wrapper:the_integration_nios2_cpu_jtag_debug_module_wrapper|integration_nios2_cpu_jtag_debug_module_tck:the_integration_nios2_cpu_jtag_debug_module_tck|sr[5]~13                       ; LCCOMB_X42_Y22_N12 ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_jtag_debug_module_wrapper:the_integration_nios2_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:integration_nios2_cpu_jtag_debug_module_phy|virtual_state_sdr~0                                     ; LCCOMB_X42_Y22_N10 ; 39      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_jtag_debug_module_wrapper:the_integration_nios2_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:integration_nios2_cpu_jtag_debug_module_phy|virtual_state_uir~0                                     ; LCCOMB_X42_Y23_N24 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_nios2_avalon_reg:the_integration_nios2_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0                                                                                                              ; LCCOMB_X49_Y21_N26 ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_nios2_ocimem:the_integration_nios2_cpu_nios2_ocimem|MonDReg[0]~12                                                                                                                                        ; LCCOMB_X42_Y23_N16 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_nios2_ocimem:the_integration_nios2_cpu_nios2_ocimem|ociram_wr_en                                                                                                                                         ; LCCOMB_X49_Y22_N20 ; 2       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2                                       ; LCCOMB_X48_Y20_N30 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:onchip_mem_nios2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0                                               ; LCCOMB_X49_Y18_N0  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; integration:u0|integration_onchip_mem_nios2:onchip_mem_nios2|altsyncram:the_altsyncram|altsyncram_fdd1:auto_generated|altsyncram:ram_block1a0|altsyncram_ok23:auto_generated|decode_6oa:decode3|w_anode1341w[3]                                                                                                                                   ; LCCOMB_X49_Y24_N4  ; 4       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; integration:u0|integration_onchip_mem_nios2:onchip_mem_nios2|altsyncram:the_altsyncram|altsyncram_fdd1:auto_generated|altsyncram:ram_block1a0|altsyncram_ok23:auto_generated|decode_6oa:decode3|w_anode1358w[3]~0                                                                                                                                 ; LCCOMB_X49_Y24_N0  ; 4       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; integration:u0|integration_onchip_mem_nios2:onchip_mem_nios2|altsyncram:the_altsyncram|altsyncram_fdd1:auto_generated|altsyncram:ram_block1a0|altsyncram_ok23:auto_generated|decode_6oa:decode3|w_anode1368w[3]~0                                                                                                                                 ; LCCOMB_X49_Y24_N2  ; 4       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; integration:u0|integration_onchip_mem_nios2:onchip_mem_nios2|altsyncram:the_altsyncram|altsyncram_fdd1:auto_generated|altsyncram:ram_block1a0|altsyncram_ok23:auto_generated|decode_6oa:decode3|w_anode1378w[3]~0                                                                                                                                 ; LCCOMB_X49_Y24_N30 ; 4       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; integration:u0|integration_onchip_mem_nios2:onchip_mem_nios2|altsyncram:the_altsyncram|altsyncram_fdd1:auto_generated|altsyncram:ram_block1a0|altsyncram_ok23:auto_generated|decode_6oa:decode3|w_anode1388w[3]~1                                                                                                                                 ; LCCOMB_X49_Y24_N28 ; 4       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; integration:u0|integration_onchip_mem_nios2:onchip_mem_nios2|altsyncram:the_altsyncram|altsyncram_fdd1:auto_generated|altsyncram:ram_block1a0|altsyncram_ok23:auto_generated|decode_6oa:deep_decode|w_anode1341w[3]                                                                                                                               ; LCCOMB_X49_Y24_N12 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; integration:u0|integration_onchip_mem_nios2:onchip_mem_nios2|altsyncram:the_altsyncram|altsyncram_fdd1:auto_generated|altsyncram:ram_block1a0|altsyncram_ok23:auto_generated|decode_6oa:deep_decode|w_anode1358w[3]~0                                                                                                                             ; LCCOMB_X49_Y24_N10 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; integration:u0|integration_onchip_mem_nios2:onchip_mem_nios2|altsyncram:the_altsyncram|altsyncram_fdd1:auto_generated|altsyncram:ram_block1a0|altsyncram_ok23:auto_generated|decode_6oa:deep_decode|w_anode1368w[3]~0                                                                                                                             ; LCCOMB_X49_Y24_N20 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; integration:u0|integration_onchip_mem_nios2:onchip_mem_nios2|altsyncram:the_altsyncram|altsyncram_fdd1:auto_generated|altsyncram:ram_block1a0|altsyncram_ok23:auto_generated|decode_6oa:deep_decode|w_anode1378w[3]~0                                                                                                                             ; LCCOMB_X49_Y24_N8  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; integration:u0|integration_onchip_mem_nios2:onchip_mem_nios2|altsyncram:the_altsyncram|altsyncram_fdd1:auto_generated|altsyncram:ram_block1a0|altsyncram_ok23:auto_generated|decode_6oa:deep_decode|w_anode1388w[3]~0                                                                                                                             ; LCCOMB_X49_Y24_N22 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; integration:u0|integration_pio_led:pio_led|always0~1                                                                                                                                                                                                                                                                                              ; LCCOMB_X37_Y17_N16 ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; integration:u0|integration_rst_controller:rst_controller|altera_reset_controller:rst_controller|merged_reset~0                                                                                                                                                                                                                                    ; LCCOMB_X51_Y23_N6  ; 3       ; Async. clear               ; yes    ; Global Clock         ; GCLK5            ; --                        ;
; integration:u0|integration_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                                        ; LCFF_X49_Y24_N17   ; 306     ; Async. clear               ; yes    ; Global Clock         ; GCLK7            ; --                        ;
; integration:u0|integration_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst_dly                                                                                                                                                                                                                                    ; LCFF_X49_Y24_N13   ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; integration:u0|integration_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                    ; LCFF_X51_Y23_N17   ; 10      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; integration:u0|integration_s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent|altera_merlin_slave_agent:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent|comb~0                                                                                       ; LCCOMB_X37_Y21_N12 ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; integration:u0|integration_s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent|altera_merlin_slave_agent:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent|rp_valid                                                                                     ; LCCOMB_X44_Y21_N28 ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; integration:u0|integration_s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|always0~0                                                             ; LCCOMB_X37_Y21_N6  ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; integration:u0|integration_s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][43]                                                            ; LCFF_X40_Y21_N7    ; 5       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; integration:u0|integration_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|data_reg[4]~0                                                                                                                                                                                                                                    ; LCCOMB_X36_Y17_N26 ; 31      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; integration:u0|integration_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|use_reg                                                                                                                                                                                                                                          ; LCFF_X36_Y17_N13   ; 58      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|BWHK8171_2                                                                                                                                                                                                                                                                                             ; LCFF_X31_Y20_N21   ; 2       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FWCA1915[0]                                                                                                                                                                                                                                                                                            ; LCFF_X29_Y20_N1    ; 15      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneii_ZNXJ5711_gen_0:cycloneii_ZNXJ5711_gen_1|JEQQ5299:YEAJ1936|BMIN0175[0]                                                                                                                                                                                                              ; LCFF_X31_Y23_N15   ; 19      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneii_ZNXJ5711_gen_0:cycloneii_ZNXJ5711_gen_1|TPOO7242_0                                                                                                                                                                                                                                 ; LCFF_X19_Y14_N17   ; 2       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneii_ZNXJ5711_gen_0:cycloneii_ZNXJ5711_gen_1|TPOO7242_1                                                                                                                                                                                                                                 ; LCFF_X18_Y14_N1    ; 2       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneii_ZNXJ5711_gen_0:cycloneii_ZNXJ5711_gen_1|TPOO7242_2                                                                                                                                                                                                                                 ; LCFF_X21_Y19_N3    ; 2       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneii_ZNXJ5711_gen_0:cycloneii_ZNXJ5711_gen_1|TPOO7242_3                                                                                                                                                                                                                                 ; LCFF_X21_Y19_N25   ; 2       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneii_ZNXJ5711_gen_0:cycloneii_ZNXJ5711_gen_1|TPOO7242_4                                                                                                                                                                                                                                 ; LCFF_X22_Y22_N9    ; 2       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneii_ZNXJ5711_gen_0:cycloneii_ZNXJ5711_gen_1|TPOO7242_5                                                                                                                                                                                                                                 ; LCFF_X24_Y26_N9    ; 2       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneii_ZNXJ5711_gen_0:cycloneii_ZNXJ5711_gen_1|TPOO7242_6                                                                                                                                                                                                                                 ; LCFF_X24_Y28_N3    ; 2       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneii_ZNXJ5711_gen_0:cycloneii_ZNXJ5711_gen_1|TPOO7242_7                                                                                                                                                                                                                                 ; LCFF_X24_Y28_N1    ; 20      ; Clock                      ; yes    ; Global Clock         ; GCLK10           ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneii_ZNXJ5711_gen_0:cycloneii_ZNXJ5711_gen_1|ZNXJ5711_0                                                                                                                                                                                                                                 ; LCCOMB_X31_Y23_N22 ; 17      ; Clock                      ; yes    ; Global Clock         ; GCLK9            ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneii_ZNXJ5711_gen_0:cycloneii_ZNXJ5711_gen_1|\SQHZ7915:12:AMGP4450_1                                                                                                                                                                                                                    ; LCCOMB_X19_Y14_N2  ; 2       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|HENC6638~0                                                                                                                                                                                                                                                                           ; LCCOMB_X28_Y23_N6  ; 9       ; Async. clear               ; yes    ; Global Clock         ; GCLK8            ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[0]~1                                                                                                                                                                                                                                                                        ; LCCOMB_X28_Y23_N24 ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|comb~0                                                                                                                                                                                                                                                                                                 ; LCCOMB_X29_Y20_N10 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|dr_scan                                                                                                                                                                                                                                                                                                ; LCCOMB_X29_Y20_N12 ; 13      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|process_0~0                                                                                                                                                                                                                                                                                            ; LCCOMB_X31_Y20_N20 ; 4       ; Async. clear               ; yes    ; Global Clock         ; GCLK14           ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|process_0~1                                                                                                                                                                                                                                                                                            ; LCCOMB_X29_Y20_N24 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                                                                                                                                                                             ; LCFF_X29_Y21_N11   ; 104     ; Async. clear               ; yes    ; Global Clock         ; GCLK11           ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0                                                                                                                                                                                                                                                                  ; LCCOMB_X24_Y23_N12 ; 4       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena                                                                                                                                                                                                                                                                    ; LCCOMB_X24_Y23_N18 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0                                                                                                                                                                                                                                                                  ; LCCOMB_X28_Y23_N30 ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~2                                                                                                                                                                                                                                                     ; LCCOMB_X23_Y23_N26 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0                                                                                                                                                                                                                                                    ; LCCOMB_X23_Y23_N0  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~4                                                                                                                                                                                                                                                                     ; LCCOMB_X24_Y22_N10 ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~11                                                                                                                                                                                                                                                                    ; LCCOMB_X24_Y22_N20 ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                                                                                                                                                                                                                                                                       ; LCFF_X24_Y21_N1    ; 12      ; Async. clear               ; yes    ; Global Clock         ; GCLK0            ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]~18                                                                                                                                                                                                                                                                    ; LCCOMB_X24_Y21_N14 ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3]                                                                                                                                                                                                                                                                       ; LCFF_X24_Y21_N23   ; 5       ; Async. clear               ; yes    ; Global Clock         ; GCLK3            ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][0]~25                                                                                                                                                                                                                                                                    ; LCCOMB_X24_Y21_N2  ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~7                                                                                                                                                                                                                                                                       ; LCCOMB_X27_Y22_N8  ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]~12                                                                                                                                                                                                                                                                      ; LCCOMB_X27_Y24_N18 ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~7                                                                                                                                                                                                                                                                 ; LCCOMB_X22_Y23_N2  ; 5       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~8                                                                                                                                                                                                                                                                 ; LCCOMB_X27_Y24_N22 ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena~5                                                                                                                                                                                                                                                                          ; LCCOMB_X29_Y21_N4  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2                                                                                                                                                                                                                                                              ; LCCOMB_X25_Y22_N8  ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~9                                                                                                                                                                                                                                                              ; LCCOMB_X25_Y22_N10 ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][0]~16                                                                                                                                                                                                                                                             ; LCCOMB_X24_Y21_N20 ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[4][0]~23                                                                                                                                                                                                                                                             ; LCCOMB_X25_Y21_N0  ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]~22                                                                                                                                                                                                                                               ; LCCOMB_X27_Y24_N24 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]~15                                                                                                                                                                                                                                          ; LCCOMB_X28_Y24_N28 ; 6       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]~24                                                                                                                                                                                                                                          ; LCCOMB_X27_Y24_N26 ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                                  ; LCFF_X29_Y21_N13   ; 12      ; Async. clear               ; yes    ; Global Clock         ; GCLK15           ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                                 ; LCFF_X28_Y22_N29   ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                                  ; LCFF_X29_Y21_N17   ; 62      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                  ; LCFF_X28_Y22_N9    ; 77      ; Sync. clear, Sync. load    ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                                  ; LCFF_X28_Y22_N21   ; 17      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0                                                                                                                                                                                                                                                           ; LCCOMB_X28_Y22_N12 ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                 ; LCFF_X25_Y23_N17   ; 38      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                                                                  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                    ; Location           ; Fan-Out ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------+------------------+---------------------------+
; CLOCK_50                                                                                                                                                                ; PIN_N2             ; 1387    ; Global Clock         ; GCLK2            ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                                                                            ; JTAG_X1_Y19_N0     ; 307     ; Global Clock         ; GCLK1            ; --                        ;
; integration:u0|S4PU_Daughterboard:s4pu_cpu|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_qia1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~0 ; LCCOMB_X27_Y19_N18 ; 4       ; Global Clock         ; GCLK12           ; --                        ;
; integration:u0|integration_nios2_cpu:nios2_cpu|hq3myc14108phmpo7y7qmhbp98hy0vq~0                                                                                        ; LCCOMB_X46_Y24_N10 ; 629     ; Global Clock         ; GCLK4            ; --                        ;
; integration:u0|integration_rst_controller:rst_controller|altera_reset_controller:rst_controller|merged_reset~0                                                          ; LCCOMB_X51_Y23_N6  ; 3       ; Global Clock         ; GCLK5            ; --                        ;
; integration:u0|integration_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                              ; LCFF_X49_Y24_N17   ; 306     ; Global Clock         ; GCLK7            ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneii_ZNXJ5711_gen_0:cycloneii_ZNXJ5711_gen_1|TPOO7242_7                                                       ; LCFF_X24_Y28_N1    ; 20      ; Global Clock         ; GCLK10           ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneii_ZNXJ5711_gen_0:cycloneii_ZNXJ5711_gen_1|ZNXJ5711_0                                                       ; LCCOMB_X31_Y23_N22 ; 17      ; Global Clock         ; GCLK9            ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|HENC6638~0                                                                                                 ; LCCOMB_X28_Y23_N6  ; 9       ; Global Clock         ; GCLK8            ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|process_0~0                                                                                                                  ; LCCOMB_X31_Y20_N20 ; 4       ; Global Clock         ; GCLK14           ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                   ; LCFF_X29_Y21_N11   ; 104     ; Global Clock         ; GCLK11           ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                                                                                             ; LCFF_X24_Y21_N1    ; 12      ; Global Clock         ; GCLK0            ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3]                                                                                             ; LCFF_X24_Y21_N23   ; 5       ; Global Clock         ; GCLK3            ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                        ; LCFF_X29_Y21_N13   ; 12      ; Global Clock         ; GCLK15           ; --                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------+------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                                                                                                                                                                                                                             ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                                                                                                                                                                                                                              ; Fan-Out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; integration:u0|integration_nios2_cpu:nios2_cpu|W_stall                                                                                                                                                                                                                                                                                            ; 443     ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                  ; 77      ;
; integration:u0|integration_nios2_cpu:nios2_cpu|E_iw[4]                                                                                                                                                                                                                                                                                            ; 75      ;
; integration:u0|integration_nios2_cpu:nios2_cpu|M_ctrl_shift_rot                                                                                                                                                                                                                                                                                   ; 73      ;
; integration:u0|integration_nios2_cpu:nios2_cpu|E_ctrl_src2_choose_imm                                                                                                                                                                                                                                                                             ; 71      ;
; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Multiplexer:MUX_ADDR|Mux4~2                                                                                                                                                                                                                                     ; 66      ;
; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Multiplexer:MUX_ADDR|Mux5~2                                                                                                                                                                                                                                     ; 66      ;
; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Multiplexer:MUX_ADDR|Mux6~2                                                                                                                                                                                                                                     ; 66      ;
; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Multiplexer:MUX_ADDR|Mux7~2                                                                                                                                                                                                                                     ; 66      ;
; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Multiplexer:MUX_ADDR|Mux8~2                                                                                                                                                                                                                                     ; 66      ;
; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Multiplexer:MUX_ADDR|Mux9~2                                                                                                                                                                                                                                     ; 66      ;
; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Multiplexer:MUX_ADDR|Mux10~2                                                                                                                                                                                                                                    ; 66      ;
; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Multiplexer:MUX_ADDR|Mux11~2                                                                                                                                                                                                                                    ; 66      ;
; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Multiplexer:MUX_ADDR|Mux12~2                                                                                                                                                                                                                                    ; 66      ;
; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Multiplexer:MUX_ADDR|Mux13~2                                                                                                                                                                                                                                    ; 66      ;
; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Multiplexer:MUX_ADDR|Mux14~2                                                                                                                                                                                                                                    ; 66      ;
; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Multiplexer:MUX_ADDR|Mux15~2                                                                                                                                                                                                                                    ; 66      ;
; integration:u0|integration_onchip_mem_nios2:onchip_mem_nios2|altsyncram:the_altsyncram|altsyncram_fdd1:auto_generated|altsyncram:ram_block1a0|altsyncram_ok23:auto_generated|address_reg_a[0]                                                                                                                                                     ; 64      ;
; integration:u0|integration_onchip_mem_nios2:onchip_mem_nios2|altsyncram:the_altsyncram|altsyncram_fdd1:auto_generated|altsyncram:ram_block1a0|altsyncram_ok23:auto_generated|address_reg_a[1]                                                                                                                                                     ; 64      ;
; integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_jtag_debug_module_wrapper:the_integration_nios2_cpu_jtag_debug_module_wrapper|integration_nios2_cpu_jtag_debug_module_sysclk:the_integration_nios2_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0 ; 64      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                                  ; 62      ;
; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|WideOr8~1                                                                                                                                                                                                                                                          ; 61      ;
; integration:u0|integration_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|use_reg                                                                                                                                                                                                                                          ; 58      ;
; integration:u0|integration_cmd_xbar_mux:cmd_xbar_mux_001|saved_grant[1]                                                                                                                                                                                                                                                                           ; 55      ;
; integration:u0|integration_cmd_xbar_mux:cmd_xbar_mux|saved_grant[1]                                                                                                                                                                                                                                                                               ; 53      ;
; integration:u0|integration_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|out_data[30]~14                                                                                                                                                                                                                                  ; 48      ;
; integration:u0|integration_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|out_data[29]~13                                                                                                                                                                                                                                  ; 48      ;
; integration:u0|integration_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|out_data[28]~12                                                                                                                                                                                                                                  ; 48      ;
; integration:u0|integration_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|out_data[27]~11                                                                                                                                                                                                                                  ; 48      ;
; integration:u0|integration_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|out_data[26]~10                                                                                                                                                                                                                                  ; 48      ;
; integration:u0|integration_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|out_data[25]~9                                                                                                                                                                                                                                   ; 48      ;
; integration:u0|integration_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|out_data[24]~8                                                                                                                                                                                                                                   ; 48      ;
; integration:u0|integration_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|out_data[23]~7                                                                                                                                                                                                                                   ; 48      ;
; integration:u0|integration_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|out_data[22]~6                                                                                                                                                                                                                                   ; 48      ;
; integration:u0|integration_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|out_data[21]~5                                                                                                                                                                                                                                   ; 48      ;
; integration:u0|integration_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|out_data[20]~4                                                                                                                                                                                                                                   ; 48      ;
; integration:u0|integration_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|out_data[19]~3                                                                                                                                                                                                                                   ; 48      ;
; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|WideOr9~6                                                                                                                                                                                                                                                          ; 46      ;
; integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_nios2_ocimem:the_integration_nios2_cpu_nios2_ocimem|jtag_ram_access                                                                                                                                      ; 46      ;
; integration:u0|integration_nios2_cpu:nios2_cpu|av_ld_or_div_done                                                                                                                                                                                                                                                                                  ; 45      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                                                                                       ; 42      ;
; integration:u0|integration_nios2_cpu:nios2_cpu|M_shift_rot_stall                                                                                                                                                                                                                                                                                  ; 40      ;
; integration:u0|integration_nios2_cpu:nios2_cpu|E_src2_hazard_M                                                                                                                                                                                                                                                                                    ; 40      ;
; integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_jtag_debug_module_wrapper:the_integration_nios2_cpu_jtag_debug_module_wrapper|integration_nios2_cpu_jtag_debug_module_sysclk:the_integration_nios2_cpu_jtag_debug_module_sysclk|update_jdo_strobe        ; 39      ;
; integration:u0|integration_nios2_cpu:nios2_cpu|E_iw[3]                                                                                                                                                                                                                                                                                            ; 39      ;
; integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_jtag_debug_module_wrapper:the_integration_nios2_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:integration_nios2_cpu_jtag_debug_module_phy|virtual_state_sdr~0                                     ; 39      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                 ; 38      ;
; integration:u0|integration_nios2_cpu:nios2_cpu|D_iw[5]                                                                                                                                                                                                                                                                                            ; 37      ;
; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|WideNor7~0                                                                                                                                                                                                                                                         ; 36      ;
; integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|address[8]                                                                                                                                                                                                                     ; 36      ;
; integration:u0|integration_nios2_cpu:nios2_cpu|D_iw[2]                                                                                                                                                                                                                                                                                            ; 36      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                                                                     ; 35      ;
; integration:u0|integration_s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent|altera_merlin_slave_agent:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|source_addr[1]~0                               ; 35      ;
; integration:u0|integration_rsp_xbar_demux:rsp_xbar_demux|src0_valid                                                                                                                                                                                                                                                                               ; 34      ;
; integration:u0|integration_rsp_xbar_demux:rsp_xbar_demux_001|src0_valid                                                                                                                                                                                                                                                                           ; 34      ;
; integration:u0|integration_nios2_cpu:nios2_cpu|E_ctrl_alu_subtract                                                                                                                                                                                                                                                                                ; 34      ;
; integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_nios2_avalon_reg:the_integration_nios2_cpu_nios2_avalon_reg|Equal1~0                                                                                                                                     ; 33      ;
; integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_jtag_debug_module_wrapper:the_integration_nios2_cpu_jtag_debug_module_wrapper|integration_nios2_cpu_jtag_debug_module_sysclk:the_integration_nios2_cpu_jtag_debug_module_sysclk|take_action_ocimem_b     ; 33      ;
; integration:u0|integration_nios2_cpu:nios2_cpu|E_compare_op[0]                                                                                                                                                                                                                                                                                    ; 33      ;
; integration:u0|integration_nios2_cpu:nios2_cpu|E_compare_op[1]                                                                                                                                                                                                                                                                                    ; 33      ;
; integration:u0|integration_nios2_cpu:nios2_cpu|E_ctrl_logic                                                                                                                                                                                                                                                                                       ; 33      ;
; integration:u0|integration_nios2_cpu:nios2_cpu|E_src1_hazard_M                                                                                                                                                                                                                                                                                    ; 33      ;
; integration:u0|integration_onchip_mem_nios2:onchip_mem_nios2|altsyncram:the_altsyncram|altsyncram_fdd1:auto_generated|altsyncram:ram_block1a0|altsyncram_ok23:auto_generated|address_reg_a[2]                                                                                                                                                     ; 32      ;
; integration:u0|integration_nios2_cpu:nios2_cpu|D_iw[13]~0                                                                                                                                                                                                                                                                                         ; 32      ;
; integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_nios2_ocimem:the_integration_nios2_cpu_nios2_ocimem|MonDReg[0]~12                                                                                                                                        ; 32      ;
; integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_nios2_ocimem:the_integration_nios2_cpu_nios2_ocimem|jtag_ram_rd_d1                                                                                                                                       ; 32      ;
; integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_jtag_debug_module_wrapper:the_integration_nios2_cpu_jtag_debug_module_wrapper|integration_nios2_cpu_jtag_debug_module_sysclk:the_integration_nios2_cpu_jtag_debug_module_sysclk|jdo[36]                  ; 32      ;
; integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_jtag_debug_module_wrapper:the_integration_nios2_cpu_jtag_debug_module_wrapper|integration_nios2_cpu_jtag_debug_module_sysclk:the_integration_nios2_cpu_jtag_debug_module_sysclk|jdo[37]                  ; 32      ;
; integration:u0|integration_nios2_cpu:nios2_cpu|D_src1_hazard_M                                                                                                                                                                                                                                                                                    ; 32      ;
; integration:u0|integration_nios2_cpu:nios2_cpu|D_src1_hazard_W                                                                                                                                                                                                                                                                                    ; 32      ;
; integration:u0|integration_nios2_cpu:nios2_cpu|M_ctrl_shift_rot_right                                                                                                                                                                                                                                                                             ; 32      ;
; integration:u0|integration_nios2_cpu:nios2_cpu|D_src2_hazard_M                                                                                                                                                                                                                                                                                    ; 32      ;
; integration:u0|integration_nios2_cpu:nios2_cpu|D_src2_hazard_W                                                                                                                                                                                                                                                                                    ; 32      ;
; integration:u0|integration_nios2_cpu:nios2_cpu|E_alu_result~0                                                                                                                                                                                                                                                                                     ; 32      ;
; integration:u0|integration_rsp_xbar_demux:rsp_xbar_demux_001|src1_valid                                                                                                                                                                                                                                                                           ; 32      ;
; integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_nios2_avalon_reg:the_integration_nios2_cpu_nios2_avalon_reg|oci_ienable[9]                                                                                                                               ; 31      ;
; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|WideOr6                                                                                                                                                                                                                                                            ; 31      ;
; integration:u0|integration_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|data_reg[4]~0                                                                                                                                                                                                                                    ; 31      ;
; integration:u0|integration_nios2_cpu:nios2_cpu|M_alu_result[2]                                                                                                                                                                                                                                                                                    ; 31      ;
; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|next_state.CALL~1                                                                                                                                                                                                                                                  ; 29      ;
; altera_internal_jtag~TDIUTAP                                                                                                                                                                                                                                                                                                                      ; 28      ;
; integration:u0|integration_nios2_cpu:nios2_cpu|F_kill~2                                                                                                                                                                                                                                                                                           ; 27      ;
; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RESET                                                                                                                                                                                                                                                   ; 27      ;
; integration:u0|integration_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg[0]                                                                                                                                          ; 27      ;
; integration:u0|integration_nios2_cpu:nios2_cpu|M_alu_result[3]                                                                                                                                                                                                                                                                                    ; 27      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                                                                                       ; 26      ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                                                                                      ; 25      ;
; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|WideOr15                                                                                                                                                                                                                                                           ; 25      ;
; integration:u0|integration_nios2_cpu:nios2_cpu|M_pipe_flush_waddr[14]~1                                                                                                                                                                                                                                                                           ; 24      ;
; integration:u0|integration_nios2_cpu:nios2_cpu|M_pipe_flush_waddr[14]~0                                                                                                                                                                                                                                                                           ; 24      ;
; integration:u0|integration_nios2_cpu:nios2_cpu|F_ic_data_rd_addr_nxt[1]~0                                                                                                                                                                                                                                                                         ; 24      ;
; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|Selector2~0                                                                                                                                                                                                                                                        ; 24      ;
; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Multiplexer:MUX_ALU_A|Mux3~11                                                                                                                                                                                                                                   ; 24      ;
; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Multiplexer:MUX_ALU_A|Mux3~9                                                                                                                                                                                                                                    ; 24      ;
; integration:u0|integration_nios2_cpu:nios2_cpu|D_iw[21]                                                                                                                                                                                                                                                                                           ; 24      ;
; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|WideOr18                                                                                                                                                                                                                                                           ; 24      ;
; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|WideOr17                                                                                                                                                                                                                                                           ; 24      ;
; integration:u0|S4PU_Daughterboard:s4pu_cpu|cpu_readdata[8]~3                                                                                                                                                                                                                                                                                      ; 24      ;
; integration:u0|S4PU_Daughterboard:s4pu_cpu|cpu_readdata[8]~2                                                                                                                                                                                                                                                                                      ; 24      ;
; integration:u0|integration_rsp_xbar_demux:rsp_xbar_demux|src1_valid                                                                                                                                                                                                                                                                               ; 24      ;
; integration:u0|integration_nios2_cpu:nios2_cpu|D_ic_fill_starting~1                                                                                                                                                                                                                                                                               ; 23      ;
; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Multiplexer:MUX_INST|Mux11~0                                                                                                                                                                                                                                    ; 23      ;
; integration:u0|integration_nios2_cpu:nios2_cpu|D_iw[0]                                                                                                                                                                                                                                                                                            ; 23      ;
; integration:u0|integration_nios2_cpu:nios2_cpu|d_write~reg0                                                                                                                                                                                                                                                                                       ; 23      ;
; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|WideOr7                                                                                                                                                                                                                                                            ; 22      ;
; integration:u0|integration_cmd_xbar_mux:cmd_xbar_mux_001|saved_grant[0]                                                                                                                                                                                                                                                                           ; 22      ;
; integration:u0|integration_nios2_cpu:nios2_cpu|D_iw[1]                                                                                                                                                                                                                                                                                            ; 22      ;
; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.CALL                                                                                                                                                                                                                                                    ; 22      ;
; integration:u0|integration_nios2_cpu:nios2_cpu|M_iw[4]                                                                                                                                                                                                                                                                                            ; 21      ;
; integration:u0|integration_jtag_uart:jtag_uart|alt_jtag_atlantic:integration_jtag_uart_alt_jtag_atlantic|td_shift[0]~4                                                                                                                                                                                                                            ; 21      ;
; integration:u0|integration_pio_led_s1_translator:pio_led_s1_translator|altera_merlin_slave_translator:pio_led_s1_translator|read_latency_shift_reg[0]                                                                                                                                                                                             ; 21      ;
; integration:u0|integration_cmd_xbar_mux:cmd_xbar_mux_001|src_data[46]                                                                                                                                                                                                                                                                             ; 20      ;
; integration:u0|integration_cmd_xbar_mux:cmd_xbar_mux_001|src_data[45]                                                                                                                                                                                                                                                                             ; 20      ;
; integration:u0|integration_cmd_xbar_mux:cmd_xbar_mux_001|src_data[44]                                                                                                                                                                                                                                                                             ; 20      ;
; integration:u0|integration_cmd_xbar_mux:cmd_xbar_mux_001|src_data[43]                                                                                                                                                                                                                                                                             ; 20      ;
; integration:u0|integration_cmd_xbar_mux:cmd_xbar_mux_001|src_data[42]                                                                                                                                                                                                                                                                             ; 20      ;
; integration:u0|integration_cmd_xbar_mux:cmd_xbar_mux_001|src_data[41]                                                                                                                                                                                                                                                                             ; 20      ;
; integration:u0|integration_cmd_xbar_mux:cmd_xbar_mux_001|src_data[40]                                                                                                                                                                                                                                                                             ; 20      ;
; integration:u0|integration_cmd_xbar_mux:cmd_xbar_mux_001|src_data[39]                                                                                                                                                                                                                                                                             ; 20      ;
; integration:u0|integration_cmd_xbar_mux:cmd_xbar_mux_001|src_data[38]                                                                                                                                                                                                                                                                             ; 20      ;
; integration:u0|integration_nios2_cpu:nios2_cpu|E_ctrl_break                                                                                                                                                                                                                                                                                       ; 20      ;
; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.SWAP_1                                                                                                                                                                                                                                                  ; 20      ;
; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RET                                                                                                                                                                                                                                                     ; 20      ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneii_ZNXJ5711_gen_0:cycloneii_ZNXJ5711_gen_1|JEQQ5299:YEAJ1936|BMIN0175[0]                                                                                                                                                                                                              ; 19      ;
; integration:u0|integration_nios2_cpu:nios2_cpu|E_ctrl_crst                                                                                                                                                                                                                                                                                        ; 19      ;
; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Multiplexer:MUX_INST|Mux14~0                                                                                                                                                                                                                                    ; 19      ;
; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|WideOr2~3                                                                                                                                                                                                                                                          ; 19      ;
; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|WideOr4                                                                                                                                                                                                                                                            ; 19      ;
; integration:u0|integration_nios2_cpu:nios2_cpu|D_iw[14]                                                                                                                                                                                                                                                                                           ; 19      ;
; integration:u0|integration_cmd_xbar_mux:cmd_xbar_mux|saved_grant[0]                                                                                                                                                                                                                                                                               ; 19      ;
; integration:u0|S4PU_Daughterboard:s4pu_cpu|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_qia1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                                                                                                                                   ; 19      ;
; integration:u0|S4PU_Daughterboard:s4pu_cpu|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_qia1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                                                                                                                                   ; 19      ;
; integration:u0|S4PU_Daughterboard:s4pu_cpu|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_qia1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                                                                                                                                   ; 19      ;
; ~GND                                                                                                                                                                                                                                                                                                                                              ; 18      ;
; integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_jtag_debug_module_wrapper:the_integration_nios2_cpu_jtag_debug_module_wrapper|integration_nios2_cpu_jtag_debug_module_tck:the_integration_nios2_cpu_jtag_debug_module_tck|sr[32]~21                      ; 18      ;
; integration:u0|integration_nios2_cpu:nios2_cpu|E_ctrl_exception                                                                                                                                                                                                                                                                                   ; 18      ;
; integration:u0|integration_nios2_cpu:nios2_cpu|d_read~reg0                                                                                                                                                                                                                                                                                        ; 18      ;
; integration:u0|S4PU_Daughterboard:s4pu_cpu|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_qia1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]                                                                                                                                                                  ; 18      ;
; integration:u0|S4PU_Daughterboard:s4pu_cpu|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_qia1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]                                                                                                                                                                  ; 18      ;
; integration:u0|S4PU_Daughterboard:s4pu_cpu|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_qia1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]                                                                                                                                                                   ; 18      ;
; integration:u0|S4PU_Daughterboard:s4pu_cpu|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_qia1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                                                                                                                                                                   ; 18      ;
; integration:u0|S4PU_Daughterboard:s4pu_cpu|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_qia1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                                                                                                                                   ; 18      ;
; integration:u0|S4PU_Daughterboard:s4pu_cpu|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_qia1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                                                                                                                                   ; 18      ;
; integration:u0|S4PU_Daughterboard:s4pu_cpu|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_qia1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                                                                                                                                   ; 18      ;
; integration:u0|S4PU_Daughterboard:s4pu_cpu|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_qia1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                                                                                                                                   ; 18      ;
; integration:u0|S4PU_Daughterboard:s4pu_cpu|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_qia1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                                                                                                                   ; 18      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                                  ; 17      ;
; integration:u0|integration_nios2_cpu:nios2_cpu|D_ctrl_hi_imm16~0                                                                                                                                                                                                                                                                                  ; 17      ;
; integration:u0|integration_nios2_cpu:nios2_cpu|av_sign_bit~2                                                                                                                                                                                                                                                                                      ; 17      ;
; integration:u0|integration_nios2_cpu:nios2_cpu|M_ctrl_ld_signed                                                                                                                                                                                                                                                                                   ; 17      ;
; integration:u0|integration_nios2_cpu:nios2_cpu|E_ctrl_br_cond_nxt~1                                                                                                                                                                                                                                                                               ; 17      ;
; integration:u0|integration_nios2_cpu:nios2_cpu|D_iw[16]                                                                                                                                                                                                                                                                                           ; 17      ;
; integration:u0|integration_nios2_cpu:nios2_cpu|D_iw[12]                                                                                                                                                                                                                                                                                           ; 17      ;
; integration:u0|integration_nios2_cpu:nios2_cpu|D_iw[15]                                                                                                                                                                                                                                                                                           ; 17      ;
; integration:u0|integration_nios2_cpu:nios2_cpu|D_iw[4]                                                                                                                                                                                                                                                                                            ; 17      ;
; integration:u0|integration_nios2_cpu:nios2_cpu|E_ctrl_retaddr                                                                                                                                                                                                                                                                                     ; 17      ;
; integration:u0|integration_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|out_valid~0                                                                                                                                                                                                                          ; 17      ;
; integration:u0|integration_s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]                                                            ; 17      ;
; integration:u0|S4PU_Daughterboard:s4pu_cpu|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_qia1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~2                                                                                                                                                                           ; 17      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                                                                                         ; 16      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                                                                                         ; 16      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                                                                                         ; 16      ;
; integration:u0|integration_jtag_uart:jtag_uart|fifo_wr                                                                                                                                                                                                                                                                                            ; 16      ;
; integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_jtag_debug_module_wrapper:the_integration_nios2_cpu_jtag_debug_module_wrapper|integration_nios2_cpu_jtag_debug_module_tck:the_integration_nios2_cpu_jtag_debug_module_tck|sr~19                          ; 16      ;
; integration:u0|integration_jtag_uart:jtag_uart|read_0                                                                                                                                                                                                                                                                                             ; 16      ;
; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|address_reg_b[1]                                                                                                                                                                                                   ; 16      ;
; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|address_reg_b[0]                                                                                                                                                                                                   ; 16      ;
; integration:u0|integration_s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent|altera_merlin_slave_agent:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent|rp_valid                                                                                     ; 16      ;
; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|Selector1~1                                                                                                                                                                                                                                                        ; 16      ;
; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|ALU_16:ALU|Equal0~5                                                                                                                                                                                                                                             ; 16      ;
; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|WideOr12                                                                                                                                                                                                                                                           ; 16      ;
; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|WideOr11                                                                                                                                                                                                                                                           ; 16      ;
; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|decode_3oa:decode3|w_anode629w[2]~0                                                                                                                                                                                ; 16      ;
; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|decode_3oa:decode2|w_anode629w[2]~0                                                                                                                                                                                ; 16      ;
; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|decode_3oa:decode3|w_anode642w[2]~0                                                                                                                                                                                ; 16      ;
; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|decode_3oa:decode2|w_anode642w[2]~0                                                                                                                                                                                ; 16      ;
; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|decode_3oa:decode3|w_anode650w[2]~1                                                                                                                                                                                ; 16      ;
; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|decode_3oa:decode2|w_anode650w[2]~0                                                                                                                                                                                ; 16      ;
; integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_jtag_debug_module_wrapper:the_integration_nios2_cpu_jtag_debug_module_wrapper|integration_nios2_cpu_jtag_debug_module_sysclk:the_integration_nios2_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~0   ; 16      ;
; integration:u0|integration_nios2_cpu:nios2_cpu|D_ctrl_unsigned_lo_imm16~3                                                                                                                                                                                                                                                                         ; 16      ;
; integration:u0|integration_nios2_cpu:nios2_cpu|D_src2_imm[15]~0                                                                                                                                                                                                                                                                                   ; 16      ;
; integration:u0|integration_nios2_cpu:nios2_cpu|D_iw[11]                                                                                                                                                                                                                                                                                           ; 16      ;
; integration:u0|integration_nios2_cpu:nios2_cpu|M_ld_align_sh16                                                                                                                                                                                                                                                                                    ; 16      ;
; integration:u0|integration_nios2_cpu:nios2_cpu|D_iw[3]                                                                                                                                                                                                                                                                                            ; 16      ;
; integration:u0|S4PU_Daughterboard:s4pu_cpu|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_qia1:auto_generated|sld_mod_ram_rom:mgl_prim2|enable_write~0                                                                                                                                                                        ; 16      ;
; integration:u0|S4PU_Daughterboard:s4pu_cpu|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_qia1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]~1                                                                                                                                                                 ; 16      ;
; integration:u0|integration_pio_led:pio_led|always0~1                                                                                                                                                                                                                                                                                              ; 16      ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FWCA1915[0]                                                                                                                                                                                                                                                                                            ; 15      ;
; integration:u0|integration_rsp_xbar_mux_001:rsp_xbar_mux_001|src_payload~10                                                                                                                                                                                                                                                                       ; 15      ;
; integration:u0|integration_jtag_uart:jtag_uart|wr_rfifo                                                                                                                                                                                                                                                                                           ; 15      ;
; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|ALU_16:ALU|Equal1~4                                                                                                                                                                                                                                             ; 15      ;
; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|ALU_16:ALU|Mux1~6                                                                                                                                                                                                                                               ; 15      ;
; integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_jtag_debug_module_wrapper:the_integration_nios2_cpu_jtag_debug_module_wrapper|integration_nios2_cpu_jtag_debug_module_sysclk:the_integration_nios2_cpu_jtag_debug_module_sysclk|take_action_ocimem_a     ; 15      ;
; integration:u0|integration_nios2_cpu:nios2_cpu|D_ctrl_hi_imm16~1                                                                                                                                                                                                                                                                                  ; 15      ;
; integration:u0|integration_nios2_cpu_data_master_translator:nios2_cpu_data_master_translator|altera_merlin_master_translator:nios2_cpu_data_master_translator|read_accepted                                                                                                                                                                       ; 15      ;
; integration:u0|integration_s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                           ; 15      ;
; integration:u0|altera_merlin_master_agent:nios2_cpu_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest                                                                                                                                                                                                                       ; 15      ;
; integration:u0|integration_nios2_cpu_jtag_debug_module_translator:nios2_cpu_jtag_debug_module_translator|altera_merlin_slave_translator:nios2_cpu_jtag_debug_module_translator|read_latency_shift_reg[0]                                                                                                                                          ; 15      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                                                                                                                                                                                         ; 14      ;
; integration:u0|integration_nios2_cpu:nios2_cpu|D_ic_fill_starting_d1                                                                                                                                                                                                                                                                              ; 14      ;
; integration:u0|integration_sysid_control_slave_translator:sysid_control_slave_translator|altera_merlin_slave_translator:sysid_control_slave_translator|read_latency_shift_reg[0]                                                                                                                                                                  ; 14      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                                                                                                                                         ; 13      ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JEQQ5299:ESUL0435|BMIN0175[0]                                                                                                                                                                                                                                                                          ; 13      ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|dr_scan                                                                                                                                                                                                                                                                                                ; 13      ;
; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|ALU_16:ALU|Mux6~5                                                                                                                                                                                                                                               ; 13      ;
; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|ALU_16:ALU|Mux6~4                                                                                                                                                                                                                                               ; 13      ;
; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.PICK_0                                                                                                                                                                                                                                                  ; 13      ;
; integration:u0|integration_nios2_cpu:nios2_cpu|D_iw[13]                                                                                                                                                                                                                                                                                           ; 13      ;
; integration:u0|S4PU_Daughterboard:s4pu_cpu|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_qia1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~3                                                                                                                                                                           ; 13      ;
; integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_jtag_debug_module_wrapper:the_integration_nios2_cpu_jtag_debug_module_wrapper|integration_nios2_cpu_jtag_debug_module_tck:the_integration_nios2_cpu_jtag_debug_module_tck|sr[5]~13                       ; 13      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]                                                                                                                                                                                                                                                                   ; 12      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                                 ; 12      ;
; integration:u0|integration_nios2_cpu:nios2_cpu|ic_fill_line[4]                                                                                                                                                                                                                                                                                    ; 12      ;
; integration:u0|integration_nios2_cpu:nios2_cpu|ic_fill_line[3]                                                                                                                                                                                                                                                                                    ; 12      ;
; integration:u0|integration_nios2_cpu:nios2_cpu|ic_fill_line[2]                                                                                                                                                                                                                                                                                    ; 12      ;
; integration:u0|integration_nios2_cpu:nios2_cpu|ic_fill_line[1]                                                                                                                                                                                                                                                                                    ; 12      ;
; integration:u0|integration_nios2_cpu:nios2_cpu|ic_fill_line[0]                                                                                                                                                                                                                                                                                    ; 12      ;
; integration:u0|integration_nios2_cpu:nios2_cpu|ic_fill_dp_offset[0]                                                                                                                                                                                                                                                                               ; 12      ;
; integration:u0|integration_nios2_cpu:nios2_cpu|ic_fill_line[5]                                                                                                                                                                                                                                                                                    ; 12      ;
; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Multiplexer:MUX_ALU_A|Mux0~2                                                                                                                                                                                                                                    ; 12      ;
; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|WideOr5                                                                                                                                                                                                                                                            ; 12      ;
; integration:u0|integration_nios2_cpu:nios2_cpu|ic_fill_line[6]                                                                                                                                                                                                                                                                                    ; 12      ;
; integration:u0|S4PU_Daughterboard:s4pu_cpu|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_qia1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]~15                                                                                                                                                                ; 12      ;
; integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]                                          ; 12      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                                                                                         ; 11      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                                                                                         ; 11      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                                                                                         ; 11      ;
; integration:u0|integration_jtag_uart:jtag_uart|r_val~0                                                                                                                                                                                                                                                                                            ; 11      ;
; integration:u0|integration_cmd_xbar_mux:cmd_xbar_mux_001|src_data[48]                                                                                                                                                                                                                                                                             ; 11      ;
; integration:u0|integration_cmd_xbar_mux:cmd_xbar_mux_001|src_data[47]                                                                                                                                                                                                                                                                             ; 11      ;
; integration:u0|integration_cmd_xbar_mux:cmd_xbar_mux_001|src_data[49]                                                                                                                                                                                                                                                                             ; 11      ;
; integration:u0|integration_nios2_cpu:nios2_cpu|i_readdatavalid_d1                                                                                                                                                                                                                                                                                 ; 11      ;
; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Reg:TOS_REG|curr_state[15]                                                                                                                                                                                                                                      ; 11      ;
; integration:u0|integration_jtag_uart:jtag_uart|alt_jtag_atlantic:integration_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                 ; 11      ;
; integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                         ; 11      ;
; integration:u0|integration_nios2_cpu:nios2_cpu|M_alu_result[4]                                                                                                                                                                                                                                                                                    ; 11      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                                                                                       ; 10      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                                                                                                                                                                   ; 10      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]                                                                                                                                                                                                                                                                   ; 10      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]                                                                                                                                                                                                                                                                   ; 10      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]                                                                                                                                                                                                                                                                   ; 10      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                                                         ; 10      ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[0]                                                                                                                                                                                                                                                                          ; 10      ;
; integration:u0|integration_nios2_cpu:nios2_cpu|ic_fill_dp_offset_nxt[2]~2                                                                                                                                                                                                                                                                         ; 10      ;
; integration:u0|integration_nios2_cpu:nios2_cpu|ic_fill_dp_offset_nxt[1]~0                                                                                                                                                                                                                                                                         ; 10      ;
; integration:u0|integration_nios2_cpu:nios2_cpu|F_ic_tag_rd_addr_nxt[6]~13                                                                                                                                                                                                                                                                         ; 10      ;
; integration:u0|integration_nios2_cpu:nios2_cpu|F_ic_tag_rd_addr_nxt[5]~11                                                                                                                                                                                                                                                                         ; 10      ;
; integration:u0|integration_nios2_cpu:nios2_cpu|F_ic_tag_rd_addr_nxt[4]~9                                                                                                                                                                                                                                                                          ; 10      ;
; integration:u0|integration_nios2_cpu:nios2_cpu|F_ic_tag_rd_addr_nxt[3]~7                                                                                                                                                                                                                                                                          ; 10      ;
; integration:u0|integration_nios2_cpu:nios2_cpu|F_ic_tag_rd_addr_nxt[2]~5                                                                                                                                                                                                                                                                          ; 10      ;
; integration:u0|integration_nios2_cpu:nios2_cpu|F_ic_tag_rd_addr_nxt[1]~3                                                                                                                                                                                                                                                                          ; 10      ;
; integration:u0|integration_nios2_cpu:nios2_cpu|F_ic_tag_rd_addr_nxt[0]~1                                                                                                                                                                                                                                                                          ; 10      ;
; integration:u0|integration_nios2_cpu:nios2_cpu|ic_fill_dp_offset[1]                                                                                                                                                                                                                                                                               ; 10      ;
; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Multiplexer:MUX_INST|Mux13~0                                                                                                                                                                                                                                    ; 10      ;
; integration:u0|integration_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                    ; 10      ;
; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.STORE_0                                                                                                                                                                                                                                                 ; 10      ;
; integration:u0|integration_nios2_cpu:nios2_cpu|hbreak_enabled                                                                                                                                                                                                                                                                                     ; 10      ;
; integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:onchip_mem_nios2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                 ; 10      ;
; integration:u0|integration_s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent|altera_merlin_slave_agent:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent|WideOr0~1                                                                                    ; 10      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~1                                                                                                                                                                                                                                                                       ; 9       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~0                                                                                                                                                                                                                                                                       ; 9       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[1]                                                                                                                                                                                                                                                                          ; 9       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|ic_tag_clr_valid_bits_nxt                                                                                                                                                                                                                                                                          ; 9       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|D_ctrl_b_not_src~4                                                                                                                                                                                                                                                                                 ; 9       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|ic_fill_dp_offset_nxt[0]~3                                                                                                                                                                                                                                                                         ; 9       ;
; integration:u0|integration_jtag_uart:jtag_uart|fifo_rd~3                                                                                                                                                                                                                                                                                          ; 9       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|F_ic_data_rd_addr_nxt[2]~6                                                                                                                                                                                                                                                                         ; 9       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|F_ic_data_rd_addr_nxt[1]~4                                                                                                                                                                                                                                                                         ; 9       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|F_ic_data_rd_addr_nxt[0]~2                                                                                                                                                                                                                                                                         ; 9       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|ic_fill_dp_offset[2]                                                                                                                                                                                                                                                                               ; 9       ;
; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|Equal21~0                                                                                                                                                                                                                                                          ; 9       ;
; integration:u0|integration_jtag_uart:jtag_uart|alt_jtag_atlantic:integration_jtag_uart_alt_jtag_atlantic|r_ena~0                                                                                                                                                                                                                                  ; 9       ;
; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|ALU_16:ALU|Mux1~14                                                                                                                                                                                                                                              ; 9       ;
; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|ALU_16:ALU|Mux1~10                                                                                                                                                                                                                                              ; 9       ;
; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|WideOr3                                                                                                                                                                                                                                                            ; 9       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|write                                                                                                                                                                                                                          ; 9       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|i_read~reg0                                                                                                                                                                                                                                                                                        ; 9       ;
; integration:u0|integration_jtag_uart:jtag_uart|alt_jtag_atlantic:integration_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                                                    ; 9       ;
; integration:u0|integration_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst_dly                                                                                                                                                                                                                                    ; 9       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_nios2_ocimem:the_integration_nios2_cpu_nios2_ocimem|waitrequest                                                                                                                                          ; 9       ;
; integration:u0|integration_s4pu_cpu_avalon_slave_translator:s4pu_cpu_avalon_slave_translator|altera_merlin_slave_translator:s4pu_cpu_avalon_slave_translator|read_latency_shift_reg[0]                                                                                                                                                            ; 9       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|M_alu_result[11]                                                                                                                                                                                                                                                                                   ; 9       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                                                    ; 8       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                                                                                                                                                             ; 8       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                                                                                                                                                             ; 8       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneii_ZNXJ5711_gen_0:cycloneii_ZNXJ5711_gen_1|JEQQ5299:YEAJ1936|Equal9~1                                                                                                                                                                                                                 ; 8       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[3]                                                                                                                                                                                                                                                                          ; 8       ;
; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|update_tosp                                                                                                                                                                                                                               ; 8       ;
; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|reset_sig                                                                                                                                                                                                                                 ; 8       ;
; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|Equal4~5                                                                                                                                                                                                                                                           ; 8       ;
; integration:u0|integration_jtag_uart:jtag_uart|alt_jtag_atlantic:integration_jtag_uart_alt_jtag_atlantic|wdata[7]~0                                                                                                                                                                                                                               ; 8       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|ic_fill_valid_bits_en                                                                                                                                                                                                                                                                              ; 8       ;
; integration:u0|integration_jtag_uart:jtag_uart|integration_jtag_uart_scfifo_r:the_integration_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                                                                 ; 8       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|ic_tag_clr_valid_bits_nxt~2                                                                                                                                                                                                                                                                        ; 8       ;
; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|update_tosp                                                                                                                                                                                                                             ; 8       ;
; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Equal0~1                                                                                                                                                                                                                                ; 8       ;
; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Multiplexer:MUX_INST|Mux12~0                                                                                                                                                                                                                                    ; 8       ;
; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Multiplexer:MUX_ALU_A|Mux8~2                                                                                                                                                                                                                                    ; 8       ;
; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Multiplexer:MUX_ALU_A|Mux7~2                                                                                                                                                                                                                                    ; 8       ;
; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Multiplexer:MUX_ALU_A|Mux6~2                                                                                                                                                                                                                                    ; 8       ;
; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Multiplexer:MUX_ALU_A|Mux5~2                                                                                                                                                                                                                                    ; 8       ;
; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Multiplexer:MUX_ALU_A|Mux4~2                                                                                                                                                                                                                                    ; 8       ;
; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Multiplexer:MUX_ALU_A|Mux3~14                                                                                                                                                                                                                                   ; 8       ;
; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Multiplexer:MUX_ALU_A|Mux2~2                                                                                                                                                                                                                                    ; 8       ;
; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Multiplexer:MUX_ALU_A|Mux1~2                                                                                                                                                                                                                                    ; 8       ;
; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Multiplexer:MUX_ALU_A|Mux9~2                                                                                                                                                                                                                                    ; 8       ;
; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Multiplexer:MUX_ALU_A|Mux10~2                                                                                                                                                                                                                                   ; 8       ;
; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Multiplexer:MUX_ALU_A|Mux11~2                                                                                                                                                                                                                                   ; 8       ;
; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Multiplexer:MUX_ALU_A|Mux12~2                                                                                                                                                                                                                                   ; 8       ;
; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Multiplexer:MUX_ALU_A|Mux13~2                                                                                                                                                                                                                                   ; 8       ;
; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Multiplexer:MUX_ALU_A|Mux14~2                                                                                                                                                                                                                                   ; 8       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|Equal2~0                                                                                                                                                                                                                                                                                           ; 8       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|av_fill_bit                                                                                                                                                                                                                                                                                        ; 8       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|Equal4~2                                                                                                                                                                                                                                                                                           ; 8       ;
; integration:u0|integration_jtag_uart:jtag_uart|av_waitrequest~2                                                                                                                                                                                                                                                                                   ; 8       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|M_wr_data_unfiltered[31]~37                                                                                                                                                                                                                                                                        ; 8       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|M_ld_align_sh8                                                                                                                                                                                                                                                                                     ; 8       ;
; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Reg:TOS_REG|curr_state[7]                                                                                                                                                                                                                                       ; 8       ;
; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Reg:TOS_REG|curr_state[6]                                                                                                                                                                                                                                       ; 8       ;
; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Reg:TOS_REG|curr_state[5]                                                                                                                                                                                                                                       ; 8       ;
; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Reg:TOS_REG|curr_state[4]                                                                                                                                                                                                                                       ; 8       ;
; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Reg:TOS_REG|curr_state[3]                                                                                                                                                                                                                                       ; 8       ;
; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Reg:TOS_REG|curr_state[2]                                                                                                                                                                                                                                       ; 8       ;
; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Reg:TOS_REG|curr_state[1]                                                                                                                                                                                                                                       ; 8       ;
; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Reg:TOS_REG|curr_state[0]                                                                                                                                                                                                                                       ; 8       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|Equal180~0                                                                                                                                                                                                                                                                                         ; 8       ;
; integration:u0|integration_jtag_uart:jtag_uart|fifo_rd~2                                                                                                                                                                                                                                                                                          ; 8       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|M_pipe_flush                                                                                                                                                                                                                                                                                       ; 8       ;
; integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                          ; 8       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|M_alu_result[5]                                                                                                                                                                                                                                                                                    ; 8       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|M_alu_result[6]                                                                                                                                                                                                                                                                                    ; 8       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|M_alu_result[7]                                                                                                                                                                                                                                                                                    ; 8       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|M_alu_result[8]                                                                                                                                                                                                                                                                                    ; 8       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|M_alu_result[9]                                                                                                                                                                                                                                                                                    ; 8       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|M_alu_result[10]                                                                                                                                                                                                                                                                                   ; 8       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|M_alu_result[12]                                                                                                                                                                                                                                                                                   ; 8       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|M_alu_result[13]                                                                                                                                                                                                                                                                                   ; 8       ;
; integration:u0|integration_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                                        ; 8       ;
; integration:u0|S4PU_Daughterboard:s4pu_cpu|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_qia1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]                                                                                                                    ; 8       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                                                                                                                                 ; 7       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                                                                                                                                                             ; 7       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                                                                                                                                                             ; 7       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JEQQ5299:ESUL0435|JJTX8179[0]                                                                                                                                                                                                                                                                          ; 7       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[4]                                                                                                                                                                                                                                                                          ; 7       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[2]                                                                                                                                                                                                                                                                          ; 7       ;
; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|Equal9~4                                                                                                                                                                                                                                                           ; 7       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|ic_tag_wraddress[1]~5                                                                                                                                                                                                                                                                              ; 7       ;
; integration:u0|integration_jtag_uart:jtag_uart|integration_jtag_uart_scfifo_w:the_integration_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                                                      ; 7       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|ic_fill_ap_cnt[2]~0                                                                                                                                                                                                                                                                                ; 7       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|ic_fill_req_accepted~1                                                                                                                                                                                                                                                                             ; 7       ;
; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|Equal7~1                                                                                                                                                                                                                                                           ; 7       ;
; integration:u0|integration_rsp_xbar_mux_001:rsp_xbar_mux_001|src_payload~6                                                                                                                                                                                                                                                                        ; 7       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_nios2_ocimem:the_integration_nios2_cpu_nios2_ocimem|MonAReg[2]                                                                                                                                           ; 7       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_nios2_ocimem:the_integration_nios2_cpu_nios2_ocimem|MonAReg[3]                                                                                                                                           ; 7       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_nios2_ocimem:the_integration_nios2_cpu_nios2_ocimem|MonAReg[4]                                                                                                                                           ; 7       ;
; integration:u0|integration_rsp_xbar_mux_001:rsp_xbar_mux_001|src_payload~4                                                                                                                                                                                                                                                                        ; 7       ;
; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|Equal0~10                                                                                                                                                                                                                                                          ; 7       ;
; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|ALU_16:ALU|Mux15~7                                                                                                                                                                                                                                              ; 7       ;
; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|ALU_16:ALU|Mux15~6                                                                                                                                                                                                                                              ; 7       ;
; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|ALU_16:ALU|Mux15~3                                                                                                                                                                                                                                              ; 7       ;
; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Multiplexer:MUX_ALU_A|Mux15~2                                                                                                                                                                                                                                   ; 7       ;
; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Reg:TOS_REG|curr_state[14]                                                                                                                                                                                                                                      ; 7       ;
; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Reg:TOS_REG|curr_state[12]                                                                                                                                                                                                                                      ; 7       ;
; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Multiplexer:MUX_ADDR|Mux2~2                                                                                                                                                                                                                                     ; 7       ;
; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Reg:TOS_REG|curr_state[13]                                                                                                                                                                                                                                      ; 7       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_jtag_debug_module_wrapper:the_integration_nios2_cpu_jtag_debug_module_wrapper|integration_nios2_cpu_jtag_debug_module_sysclk:the_integration_nios2_cpu_jtag_debug_module_sysclk|jdo[35]                  ; 7       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|M_wr_data_unfiltered[18]~63                                                                                                                                                                                                                                                                        ; 7       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|M_wr_data_unfiltered[19]~61                                                                                                                                                                                                                                                                        ; 7       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|M_wr_data_unfiltered[20]~59                                                                                                                                                                                                                                                                        ; 7       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|M_wr_data_unfiltered[21]~57                                                                                                                                                                                                                                                                        ; 7       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|M_wr_data_unfiltered[22]~55                                                                                                                                                                                                                                                                        ; 7       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|M_wr_data_unfiltered[23]~53                                                                                                                                                                                                                                                                        ; 7       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|M_wr_data_unfiltered[24]~51                                                                                                                                                                                                                                                                        ; 7       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|M_wr_data_unfiltered[25]~49                                                                                                                                                                                                                                                                        ; 7       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|M_wr_data_unfiltered[26]~47                                                                                                                                                                                                                                                                        ; 7       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|M_wr_data_unfiltered[27]~45                                                                                                                                                                                                                                                                        ; 7       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|M_wr_data_unfiltered[28]~43                                                                                                                                                                                                                                                                        ; 7       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|M_wr_data_unfiltered[29]~41                                                                                                                                                                                                                                                                        ; 7       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|M_wr_data_unfiltered[30]~39                                                                                                                                                                                                                                                                        ; 7       ;
; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Reg:TOS_REG|curr_state[11]                                                                                                                                                                                                                                      ; 7       ;
; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Reg:TOS_REG|curr_state[10]                                                                                                                                                                                                                                      ; 7       ;
; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Reg:TOS_REG|curr_state[9]                                                                                                                                                                                                                                       ; 7       ;
; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Reg:TOS_REG|curr_state[8]                                                                                                                                                                                                                                       ; 7       ;
; integration:u0|S4PU_Daughterboard:s4pu_cpu|cpu_readdata[5]~15                                                                                                                                                                                                                                                                                     ; 7       ;
; integration:u0|S4PU_Daughterboard:s4pu_cpu|cpu_readdata[3]~11                                                                                                                                                                                                                                                                                     ; 7       ;
; integration:u0|S4PU_Daughterboard:s4pu_cpu|cpu_readdata[2]~9                                                                                                                                                                                                                                                                                      ; 7       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|M_wr_data_unfiltered[1]~35                                                                                                                                                                                                                                                                         ; 7       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|M_wr_data_unfiltered[2]~33                                                                                                                                                                                                                                                                         ; 7       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|M_wr_data_unfiltered[3]~31                                                                                                                                                                                                                                                                         ; 7       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|M_wr_data_unfiltered[4]~29                                                                                                                                                                                                                                                                         ; 7       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|M_wr_data_unfiltered[5]~27                                                                                                                                                                                                                                                                         ; 7       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|M_wr_data_unfiltered[6]~25                                                                                                                                                                                                                                                                         ; 7       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|M_wr_data_unfiltered[7]~23                                                                                                                                                                                                                                                                         ; 7       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|M_wr_data_unfiltered[9]~19                                                                                                                                                                                                                                                                         ; 7       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|M_wr_data_unfiltered[10]~17                                                                                                                                                                                                                                                                        ; 7       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|M_wr_data_unfiltered[11]~15                                                                                                                                                                                                                                                                        ; 7       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|M_wr_data_unfiltered[12]~13                                                                                                                                                                                                                                                                        ; 7       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|M_wr_data_unfiltered[13]~11                                                                                                                                                                                                                                                                        ; 7       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|M_wr_data_unfiltered[14]~9                                                                                                                                                                                                                                                                         ; 7       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|M_wr_data_unfiltered[15]~7                                                                                                                                                                                                                                                                         ; 7       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|M_wr_data_unfiltered[16]~5                                                                                                                                                                                                                                                                         ; 7       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|M_wr_data_unfiltered[17]~3                                                                                                                                                                                                                                                                         ; 7       ;
; integration:u0|integration_s4pu_cpu_avalon_slave_translator:s4pu_cpu_avalon_slave_translator|altera_merlin_slave_translator:s4pu_cpu_avalon_slave_translator|read_latency_shift_reg~0                                                                                                                                                             ; 7       ;
; integration:u0|integration_s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent|altera_merlin_slave_agent:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent|comb~0                                                                                       ; 7       ;
; integration:u0|integration_s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][73]                                                            ; 7       ;
; integration:u0|integration_s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                           ; 7       ;
; integration:u0|integration_onchip_mem_nios2_s1_translator:onchip_mem_nios2_s1_translator|altera_merlin_slave_translator:onchip_mem_nios2_s1_translator|read_latency_shift_reg[0]                                                                                                                                                                  ; 7       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|M_wr_data_unfiltered[0]~1                                                                                                                                                                                                                                                                          ; 7       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_jtag_debug_module_wrapper:the_integration_nios2_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:integration_nios2_cpu_jtag_debug_module_phy|virtual_state_cdr                                       ; 7       ;
; integration:u0|S4PU_Daughterboard:s4pu_cpu|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_qia1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]                                                                                                                    ; 7       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]~24                                                                                                                                                                                                                                          ; 6       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]~15                                                                                                                                                                                                                                          ; 6       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[4][0]~23                                                                                                                                                                                                                                                             ; 6       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][0]~16                                                                                                                                                                                                                                                             ; 6       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~9                                                                                                                                                                                                                                                              ; 6       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2                                                                                                                                                                                                                                                              ; 6       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|clear_signal                                                                                                                                                                                                                                                ; 6       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~7                                                                                                                                                                                                                                                                       ; 6       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][0]~25                                                                                                                                                                                                                                                                    ; 6       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]~18                                                                                                                                                                                                                                                                    ; 6       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~11                                                                                                                                                                                                                                                                    ; 6       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~4                                                                                                                                                                                                                                                                     ; 6       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|Equal11~0                                                                                                                                                                                                                                                                           ; 6       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[5]                                                                                                                                                                                                                                             ; 6       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                                                                                                             ; 6       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JEQQ5299:ESUL0435|JJTX8179[6]                                                                                                                                                                                                                                                                          ; 6       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneii_ZNXJ5711_gen_0:cycloneii_ZNXJ5711_gen_1|JEQQ5299:YEAJ1936|JJTX8179[0]                                                                                                                                                                                                              ; 6       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JEQQ5299:ESUL0435|JJTX8179[1]                                                                                                                                                                                                                                                                          ; 6       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneii_ZNXJ5711_gen_0:cycloneii_ZNXJ5711_gen_1|JEQQ5299:YEAJ1936|JJTX8179[4]                                                                                                                                                                                                              ; 6       ;
; integration:u0|integration_jtag_uart:jtag_uart|integration_jtag_uart_scfifo_r:the_integration_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|_~0                                                                                                                                         ; 6       ;
; integration:u0|integration_jtag_uart:jtag_uart|integration_jtag_uart_scfifo_w:the_integration_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|_~0                                                                                                                                         ; 6       ;
; integration:u0|integration_jtag_uart:jtag_uart|integration_jtag_uart_scfifo_r:the_integration_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                                                      ; 6       ;
; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|Equal5~0                                                                                                                                                                                                                                                           ; 6       ;
; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Multiplexer:MUX_INST|Mux10~0                                                                                                                                                                                                                                    ; 6       ;
; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|ALU_16:ALU|Mux6~7                                                                                                                                                                                                                                               ; 6       ;
; integration:u0|S4PU_Daughterboard:s4pu_cpu|cpu_reset_n~5                                                                                                                                                                                                                                                                                          ; 6       ;
; integration:u0|S4PU_Daughterboard:s4pu_cpu|cpu_reset_n~2                                                                                                                                                                                                                                                                                          ; 6       ;
; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Multiplexer:MUX_ADDR|Mux3~2                                                                                                                                                                                                                                     ; 6       ;
; integration:u0|integration_addr_router:addr_router|Equal1~1                                                                                                                                                                                                                                                                                       ; 6       ;
; integration:u0|S4PU_Daughterboard:s4pu_cpu|cpu_readdata[0]~5                                                                                                                                                                                                                                                                                      ; 6       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|latched_oci_tb_hbreak_req                                                                                                                                                                                                                                                                          ; 6       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|M_valid_from_E                                                                                                                                                                                                                                                                                     ; 6       ;
; integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                 ; 6       ;
; integration:u0|integration_sysid_control_slave_translator:sysid_control_slave_translator|altera_merlin_slave_translator:sysid_control_slave_translator|waitrequest_reset_override                                                                                                                                                                 ; 6       ;
; integration:u0|integration_s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent|altera_merlin_slave_agent:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent|m0_write                                                                                     ; 6       ;
; integration:u0|S4PU_Daughterboard:s4pu_cpu|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_qia1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]~2                                                                                                                                                      ; 6       ;
; integration:u0|S4PU_Daughterboard:s4pu_cpu|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_qia1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal                                                                                                                       ; 6       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|M_st_data[1]                                                                                                                                                                                                                                                                                       ; 6       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|M_alu_result[14]                                                                                                                                                                                                                                                                                   ; 6       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|M_st_data[0]                                                                                                                                                                                                                                                                                       ; 6       ;
; integration:u0|integration_jtag_uart:jtag_uart|integration_jtag_uart_scfifo_r:the_integration_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw|safe_q[0]                                                                                                              ; 6       ;
; integration:u0|S4PU_Daughterboard:s4pu_cpu|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_qia1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]                                                                                                                    ; 6       ;
; integration:u0|S4PU_Daughterboard:s4pu_cpu|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_qia1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]                                                                                                                    ; 6       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~8                                                                                                                                                                                                                                                                 ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~7                                                                                                                                                                                                                                                                 ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                                                                                     ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0                                                                                                                                                                                                                                                                  ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                                                                  ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[4]~reg0                                                                                                                                                                                                                                                                    ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                                                                                                                                                                                                                                                    ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][1]                                                                                                                                                                                                                                                                       ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][0]                                                                                                                                                                                                                                                                       ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][2]                                                                                                                                                                                                                                                                       ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][1]                                                                                                                                                                                                                                                                       ; 5       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JEQQ5299:ESUL0435|JJTX8179[7]                                                                                                                                                                                                                                                                          ; 5       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JEQQ5299:ESUL0435|JJTX8179[4]                                                                                                                                                                                                                                                                          ; 5       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JEQQ5299:ESUL0435|JJTX8179[9]                                                                                                                                                                                                                                                                          ; 5       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JEQQ5299:ESUL0435|JJTX8179[2]                                                                                                                                                                                                                                                                          ; 5       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneii_ZNXJ5711_gen_0:cycloneii_ZNXJ5711_gen_1|JEQQ5299:YEAJ1936|Equal3~0                                                                                                                                                                                                                 ; 5       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[0]~1                                                                                                                                                                                                                                                                        ; 5       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneii_ZNXJ5711_gen_0:cycloneii_ZNXJ5711_gen_1|JEQQ5299:YEAJ1936|JJTX8179[10]                                                                                                                                                                                                             ; 5       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneii_ZNXJ5711_gen_0:cycloneii_ZNXJ5711_gen_1|JEQQ5299:YEAJ1936|JJTX8179[5]                                                                                                                                                                                                              ; 5       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneii_ZNXJ5711_gen_0:cycloneii_ZNXJ5711_gen_1|JEQQ5299:YEAJ1936|JJTX8179[7]                                                                                                                                                                                                              ; 5       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneii_ZNXJ5711_gen_0:cycloneii_ZNXJ5711_gen_1|JEQQ5299:YEAJ1936|JJTX8179[1]                                                                                                                                                                                                              ; 5       ;
; integration:u0|S4PU_Daughterboard:s4pu_cpu|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_qia1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~19                                                                                                                 ; 5       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|clr_break_line                                                                                                                                                                                                                                                                                     ; 5       ;
; integration:u0|integration_jtag_uart:jtag_uart|alt_jtag_atlantic:integration_jtag_uart_alt_jtag_atlantic|t_ena~reg0                                                                                                                                                                                                                               ; 5       ;
; integration:u0|integration_cmd_xbar_mux:cmd_xbar_mux_001|src_payload~31                                                                                                                                                                                                                                                                           ; 5       ;
; integration:u0|integration_cmd_xbar_mux:cmd_xbar_mux_001|src_payload~30                                                                                                                                                                                                                                                                           ; 5       ;
; integration:u0|integration_cmd_xbar_mux:cmd_xbar_mux_001|src_payload~29                                                                                                                                                                                                                                                                           ; 5       ;
; integration:u0|integration_cmd_xbar_mux:cmd_xbar_mux_001|src_payload~28                                                                                                                                                                                                                                                                           ; 5       ;
; integration:u0|integration_cmd_xbar_mux:cmd_xbar_mux_001|src_payload~27                                                                                                                                                                                                                                                                           ; 5       ;
; integration:u0|integration_cmd_xbar_mux:cmd_xbar_mux_001|src_payload~26                                                                                                                                                                                                                                                                           ; 5       ;
; integration:u0|integration_cmd_xbar_mux:cmd_xbar_mux_001|src_payload~25                                                                                                                                                                                                                                                                           ; 5       ;
; integration:u0|integration_cmd_xbar_mux:cmd_xbar_mux_001|src_payload~24                                                                                                                                                                                                                                                                           ; 5       ;
; integration:u0|integration_cmd_xbar_mux:cmd_xbar_mux_001|src_payload~23                                                                                                                                                                                                                                                                           ; 5       ;
; integration:u0|integration_cmd_xbar_mux:cmd_xbar_mux_001|src_payload~22                                                                                                                                                                                                                                                                           ; 5       ;
; integration:u0|integration_cmd_xbar_mux:cmd_xbar_mux_001|src_payload~21                                                                                                                                                                                                                                                                           ; 5       ;
; integration:u0|integration_cmd_xbar_mux:cmd_xbar_mux_001|src_payload~20                                                                                                                                                                                                                                                                           ; 5       ;
; integration:u0|integration_cmd_xbar_mux:cmd_xbar_mux_001|src_payload~19                                                                                                                                                                                                                                                                           ; 5       ;
; integration:u0|integration_cmd_xbar_mux:cmd_xbar_mux_001|src_payload~18                                                                                                                                                                                                                                                                           ; 5       ;
; integration:u0|integration_cmd_xbar_mux:cmd_xbar_mux_001|src_payload~17                                                                                                                                                                                                                                                                           ; 5       ;
; integration:u0|integration_cmd_xbar_mux:cmd_xbar_mux_001|src_payload~16                                                                                                                                                                                                                                                                           ; 5       ;
; integration:u0|integration_cmd_xbar_mux:cmd_xbar_mux_001|src_payload~15                                                                                                                                                                                                                                                                           ; 5       ;
; integration:u0|integration_cmd_xbar_mux:cmd_xbar_mux_001|src_payload~14                                                                                                                                                                                                                                                                           ; 5       ;
; integration:u0|integration_cmd_xbar_mux:cmd_xbar_mux_001|src_payload~13                                                                                                                                                                                                                                                                           ; 5       ;
; integration:u0|integration_cmd_xbar_mux:cmd_xbar_mux_001|src_payload~12                                                                                                                                                                                                                                                                           ; 5       ;
; integration:u0|integration_cmd_xbar_mux:cmd_xbar_mux_001|src_payload~11                                                                                                                                                                                                                                                                           ; 5       ;
; integration:u0|integration_cmd_xbar_mux:cmd_xbar_mux_001|src_payload~10                                                                                                                                                                                                                                                                           ; 5       ;
; integration:u0|integration_cmd_xbar_mux:cmd_xbar_mux_001|src_payload~9                                                                                                                                                                                                                                                                            ; 5       ;
; integration:u0|integration_cmd_xbar_mux:cmd_xbar_mux_001|src_payload~8                                                                                                                                                                                                                                                                            ; 5       ;
; integration:u0|integration_cmd_xbar_mux:cmd_xbar_mux_001|src_payload~7                                                                                                                                                                                                                                                                            ; 5       ;
; integration:u0|integration_cmd_xbar_mux:cmd_xbar_mux_001|src_payload~6                                                                                                                                                                                                                                                                            ; 5       ;
; integration:u0|integration_cmd_xbar_mux:cmd_xbar_mux_001|src_payload~5                                                                                                                                                                                                                                                                            ; 5       ;
; integration:u0|integration_cmd_xbar_mux:cmd_xbar_mux_001|src_payload~4                                                                                                                                                                                                                                                                            ; 5       ;
; integration:u0|integration_cmd_xbar_mux:cmd_xbar_mux_001|src_data[35]                                                                                                                                                                                                                                                                             ; 5       ;
; integration:u0|integration_cmd_xbar_mux:cmd_xbar_mux_001|src_payload~3                                                                                                                                                                                                                                                                            ; 5       ;
; integration:u0|integration_cmd_xbar_mux:cmd_xbar_mux_001|src_data[33]                                                                                                                                                                                                                                                                             ; 5       ;
; integration:u0|integration_cmd_xbar_mux:cmd_xbar_mux_001|src_payload~2                                                                                                                                                                                                                                                                            ; 5       ;
; integration:u0|integration_cmd_xbar_mux:cmd_xbar_mux_001|src_data[34]                                                                                                                                                                                                                                                                             ; 5       ;
; integration:u0|integration_cmd_xbar_mux:cmd_xbar_mux_001|src_payload~1                                                                                                                                                                                                                                                                            ; 5       ;
; integration:u0|integration_cmd_xbar_mux:cmd_xbar_mux_001|src_data[32]                                                                                                                                                                                                                                                                             ; 5       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|ic_fill_ap_offset[0]                                                                                                                                                                                                                                                                               ; 5       ;
; integration:u0|integration_cmd_xbar_mux:cmd_xbar_mux_001|src_payload~0                                                                                                                                                                                                                                                                            ; 5       ;
; integration:u0|integration_onchip_mem_nios2:onchip_mem_nios2|altsyncram:the_altsyncram|altsyncram_fdd1:auto_generated|altsyncram:ram_block1a0|altsyncram_ok23:auto_generated|decode_6oa:decode3|w_anode1388w[3]~0                                                                                                                                 ; 5       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|E_iw[8]                                                                                                                                                                                                                                                                                            ; 5       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|E_iw[7]                                                                                                                                                                                                                                                                                            ; 5       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|E_iw[6]                                                                                                                                                                                                                                                                                            ; 5       ;
; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|Equal8~0                                                                                                                                                                                                                                                           ; 5       ;
; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|Equal7~0                                                                                                                                                                                                                                                           ; 5       ;
; integration:u0|integration_jtag_uart:jtag_uart|alt_jtag_atlantic:integration_jtag_uart_alt_jtag_atlantic|write_stalled~1                                                                                                                                                                                                                          ; 5       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_nios2_avalon_reg:the_integration_nios2_cpu_nios2_avalon_reg|Equal0~2                                                                                                                                     ; 5       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|F_pc[0]                                                                                                                                                                                                                                                                                            ; 5       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|F_pc[1]                                                                                                                                                                                                                                                                                            ; 5       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_jtag_debug_module_wrapper:the_integration_nios2_cpu_jtag_debug_module_wrapper|integration_nios2_cpu_jtag_debug_module_sysclk:the_integration_nios2_cpu_jtag_debug_module_sysclk|jdo[17]                  ; 5       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|D_dst_regnum[4]~3                                                                                                                                                                                                                                                                                  ; 5       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|M_status_reg_pie                                                                                                                                                                                                                                                                                   ; 5       ;
; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|Equal0~11                                                                                                                                                                                                                                                          ; 5       ;
; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|ALU_16:ALU|Equal1~2                                                                                                                                                                                                                                             ; 5       ;
; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|ALU_16:ALU|Equal1~1                                                                                                                                                                                                                                             ; 5       ;
; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|WideNor0~3                                                                                                                                                                                                                                                         ; 5       ;
; integration:u0|S4PU_Daughterboard:s4pu_cpu|cpu_reset_n~6                                                                                                                                                                                                                                                                                          ; 5       ;
; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.DUP                                                                                                                                                                                                                                                     ; 5       ;
; integration:u0|S4PU_Daughterboard:s4pu_cpu|cpu_readdata[15]~35                                                                                                                                                                                                                                                                                    ; 5       ;
; integration:u0|S4PU_Daughterboard:s4pu_cpu|cpu_readdata[14]~33                                                                                                                                                                                                                                                                                    ; 5       ;
; integration:u0|S4PU_Daughterboard:s4pu_cpu|cpu_readdata[12]~31                                                                                                                                                                                                                                                                                    ; 5       ;
; integration:u0|S4PU_Daughterboard:s4pu_cpu|cpu_readdata[13]~29                                                                                                                                                                                                                                                                                    ; 5       ;
; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.SWAP_0                                                                                                                                                                                                                                                  ; 5       ;
; integration:u0|integration_jtag_uart:jtag_uart|alt_jtag_atlantic:integration_jtag_uart_alt_jtag_atlantic|jupdate~0                                                                                                                                                                                                                                ; 5       ;
; integration:u0|integration_jtag_uart:jtag_uart|alt_jtag_atlantic:integration_jtag_uart_alt_jtag_atlantic|td_shift~6                                                                                                                                                                                                                               ; 5       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_jtag_debug_module_wrapper:the_integration_nios2_cpu_jtag_debug_module_wrapper|integration_nios2_cpu_jtag_debug_module_sysclk:the_integration_nios2_cpu_jtag_debug_module_sysclk|jdo[34]                  ; 5       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|M_wr_data_unfiltered[8]~64                                                                                                                                                                                                                                                                         ; 5       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|D_iw[7]                                                                                                                                                                                                                                                                                            ; 5       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|D_iw[18]                                                                                                                                                                                                                                                                                           ; 5       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|D_iw[19]                                                                                                                                                                                                                                                                                           ; 5       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|D_iw[20]                                                                                                                                                                                                                                                                                           ; 5       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|M_status_reg_pie~0                                                                                                                                                                                                                                                                                 ; 5       ;
; integration:u0|integration_s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][43]                                                            ; 5       ;
; integration:u0|integration_s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|always0~0                                                             ; 5       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|E_hbreak_req                                                                                                                                                                                                                                                                                       ; 5       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|E_wrctl_data_ienable_reg_irq0~3                                                                                                                                                                                                                                                                    ; 5       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|M_wr_dst_reg                                                                                                                                                                                                                                                                                       ; 5       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|M_dst_regnum[4]                                                                                                                                                                                                                                                                                    ; 5       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|M_dst_regnum[2]                                                                                                                                                                                                                                                                                    ; 5       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|M_dst_regnum[3]                                                                                                                                                                                                                                                                                    ; 5       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|M_dst_regnum[0]                                                                                                                                                                                                                                                                                    ; 5       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|M_dst_regnum[1]                                                                                                                                                                                                                                                                                    ; 5       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|Equal4~0                                                                                                                                                                                                                                                                                           ; 5       ;
; integration:u0|S4PU_Daughterboard:s4pu_cpu|cpu_readdata[11]~27                                                                                                                                                                                                                                                                                    ; 5       ;
; integration:u0|S4PU_Daughterboard:s4pu_cpu|cpu_readdata[10]~25                                                                                                                                                                                                                                                                                    ; 5       ;
; integration:u0|S4PU_Daughterboard:s4pu_cpu|cpu_readdata[9]~23                                                                                                                                                                                                                                                                                     ; 5       ;
; integration:u0|S4PU_Daughterboard:s4pu_cpu|cpu_readdata[8]~21                                                                                                                                                                                                                                                                                     ; 5       ;
; integration:u0|S4PU_Daughterboard:s4pu_cpu|cpu_readdata[7]~19                                                                                                                                                                                                                                                                                     ; 5       ;
; integration:u0|S4PU_Daughterboard:s4pu_cpu|cpu_readdata[6]~17                                                                                                                                                                                                                                                                                     ; 5       ;
; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Reg:CIR_REG|curr_state[5]                                                                                                                                                                                                                                       ; 5       ;
; integration:u0|S4PU_Daughterboard:s4pu_cpu|cpu_readdata[4]~13                                                                                                                                                                                                                                                                                     ; 5       ;
; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Reg:CIR_REG|curr_state[3]                                                                                                                                                                                                                                       ; 5       ;
; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Reg:CIR_REG|curr_state[2]                                                                                                                                                                                                                                       ; 5       ;
; integration:u0|S4PU_Daughterboard:s4pu_cpu|cpu_readdata[1]~7                                                                                                                                                                                                                                                                                      ; 5       ;
; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.LOAD_0                                                                                                                                                                                                                                                  ; 5       ;
; integration:u0|S4PU_Daughterboard:s4pu_cpu|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_qia1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~10                                                                                                                 ; 5       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|E_iw[14]                                                                                                                                                                                                                                                                                           ; 5       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|E_iw[13]                                                                                                                                                                                                                                                                                           ; 5       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|E_iw[15]                                                                                                                                                                                                                                                                                           ; 5       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|E_iw[16]                                                                                                                                                                                                                                                                                           ; 5       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|E_iw[12]                                                                                                                                                                                                                                                                                           ; 5       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|E_valid~0                                                                                                                                                                                                                                                                                          ; 5       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|E_src1[2]~15                                                                                                                                                                                                                                                                                       ; 5       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|E_src1[3]~14                                                                                                                                                                                                                                                                                       ; 5       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|E_src1[4]~13                                                                                                                                                                                                                                                                                       ; 5       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|E_src1[5]~12                                                                                                                                                                                                                                                                                       ; 5       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|E_src1[6]~11                                                                                                                                                                                                                                                                                       ; 5       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|E_src1[7]~10                                                                                                                                                                                                                                                                                       ; 5       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|E_src1[8]~9                                                                                                                                                                                                                                                                                        ; 5       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|E_src1[9]~8                                                                                                                                                                                                                                                                                        ; 5       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|E_src1[10]~7                                                                                                                                                                                                                                                                                       ; 5       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|E_src1[11]~6                                                                                                                                                                                                                                                                                       ; 5       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|E_src1[12]~5                                                                                                                                                                                                                                                                                       ; 5       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|E_src1[13]~4                                                                                                                                                                                                                                                                                       ; 5       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|E_src1[14]~3                                                                                                                                                                                                                                                                                       ; 5       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|E_src1[15]~2                                                                                                                                                                                                                                                                                       ; 5       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|E_src1[16]~1                                                                                                                                                                                                                                                                                       ; 5       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|E_src1[17]~0                                                                                                                                                                                                                                                                                       ; 5       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|W_stall~0                                                                                                                                                                                                                                                                                          ; 5       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|M_st_stall~0                                                                                                                                                                                                                                                                                       ; 5       ;
; integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                         ; 5       ;
; integration:u0|integration_s4pu_cpu_avalon_slave_translator:s4pu_cpu_avalon_slave_translator|altera_merlin_slave_translator:s4pu_cpu_avalon_slave_translator|wait_latency_counter[0]                                                                                                                                                              ; 5       ;
; integration:u0|integration_addr_router_001:addr_router_001|Equal2~3                                                                                                                                                                                                                                                                               ; 5       ;
; integration:u0|integration_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|count[0]                                                                                                                                                                                                                                         ; 5       ;
; integration:u0|S4PU_Daughterboard:s4pu_cpu|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_qia1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                        ; 5       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|M_st_data[7]                                                                                                                                                                                                                                                                                       ; 5       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|M_st_data[6]                                                                                                                                                                                                                                                                                       ; 5       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|M_st_data[5]                                                                                                                                                                                                                                                                                       ; 5       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|M_st_data[4]                                                                                                                                                                                                                                                                                       ; 5       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|M_st_data[3]                                                                                                                                                                                                                                                                                       ; 5       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|M_st_data[2]                                                                                                                                                                                                                                                                                       ; 5       ;
; integration:u0|integration_jtag_uart:jtag_uart|integration_jtag_uart_scfifo_r:the_integration_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw|safe_q[2]                                                                                                              ; 5       ;
; integration:u0|integration_jtag_uart:jtag_uart|integration_jtag_uart_scfifo_r:the_integration_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw|safe_q[3]                                                                                                              ; 5       ;
; integration:u0|integration_jtag_uart:jtag_uart|integration_jtag_uart_scfifo_r:the_integration_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw|safe_q[4]                                                                                                              ; 5       ;
; integration:u0|integration_jtag_uart:jtag_uart|integration_jtag_uart_scfifo_r:the_integration_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw|safe_q[5]                                                                                                              ; 5       ;
; integration:u0|integration_jtag_uart:jtag_uart|integration_jtag_uart_scfifo_w:the_integration_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw|safe_q[2]                                                                                                              ; 5       ;
; integration:u0|integration_jtag_uart:jtag_uart|integration_jtag_uart_scfifo_w:the_integration_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw|safe_q[3]                                                                                                              ; 5       ;
; integration:u0|integration_jtag_uart:jtag_uart|integration_jtag_uart_scfifo_w:the_integration_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw|safe_q[4]                                                                                                              ; 5       ;
; integration:u0|integration_jtag_uart:jtag_uart|integration_jtag_uart_scfifo_w:the_integration_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw|safe_q[5]                                                                                                              ; 5       ;
; integration:u0|integration_jtag_uart:jtag_uart|integration_jtag_uart_scfifo_r:the_integration_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw|safe_q[1]                                                                                                              ; 5       ;
; integration:u0|integration_jtag_uart:jtag_uart|integration_jtag_uart_scfifo_w:the_integration_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw|safe_q[1]                                                                                                              ; 5       ;
; integration:u0|integration_jtag_uart:jtag_uart|integration_jtag_uart_scfifo_w:the_integration_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw|safe_q[0]                                                                                                              ; 5       ;
; integration:u0|integration_jtag_uart:jtag_uart|alt_jtag_atlantic:integration_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                              ; 5       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|lpm_add_sub:Add8|add_sub_8ri:auto_generated|result_int[2]~4                                                                                                                                                                                                                                        ; 5       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|lpm_add_sub:Add8|add_sub_8ri:auto_generated|result_int[1]~2                                                                                                                                                                                                                                        ; 5       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|M_st_data[9]~1                                                                                                                                                                                                                                                                                     ; 5       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|M_st_data[10]~2                                                                                                                                                                                                                                                                                    ; 5       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|M_st_data[11]~3                                                                                                                                                                                                                                                                                    ; 5       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|M_st_data[12]~4                                                                                                                                                                                                                                                                                    ; 5       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|M_st_data[13]~5                                                                                                                                                                                                                                                                                    ; 5       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|M_st_data[14]~6                                                                                                                                                                                                                                                                                    ; 5       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|M_st_data[15]~7                                                                                                                                                                                                                                                                                    ; 5       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|M_shift_rot_result[8]                                                                                                                                                                                                                                                                              ; 5       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|M_st_data[8]~0                                                                                                                                                                                                                                                                                     ; 5       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|M_st_data[10]                                                                                                                                                                                                                                                                                      ; 5       ;
; KEY[0]                                                                                                                                                                                                                                                                                                                                            ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]~22                                                                                                                                                                                                                                               ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~2                                                                                                                                                                                                                                                     ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0                                                                                                                                                                                                                                                    ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~1                                                                                                                                                                                                                                                              ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0                                                                                                                                                                                                                                                                  ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena                                                                                                                                                                                                                                                                    ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena~5                                                                                                                                                                                                                                                                          ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena~1                                                                                                                                                                                                                                                                          ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0                                                                                                                                                                                                                                                                     ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~3                                                                                                                                                                                                                                                                     ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~2                                                                                                                                                                                                                                                                     ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                                                                                 ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                                                                  ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3]                                                                                                                                                                                                                                                                       ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                                                                                                                                                                                                                                                                       ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                                  ; 4       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JEQQ5299:ESUL0435|Equal5~0                                                                                                                                                                                                                                                                             ; 4       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JEQQ5299:ESUL0435|JJTX8179[8]                                                                                                                                                                                                                                                                          ; 4       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JEQQ5299:ESUL0435|JJTX8179[5]                                                                                                                                                                                                                                                                          ; 4       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JEQQ5299:ESUL0435|JJTX8179[10]                                                                                                                                                                                                                                                                         ; 4       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JEQQ5299:ESUL0435|JJTX8179[3]                                                                                                                                                                                                                                                                          ; 4       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|comb~0                                                                                                                                                                                                                                                                                                 ; 4       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|process_0~1                                                                                                                                                                                                                                                                                            ; 4       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneii_ZNXJ5711_gen_0:cycloneii_ZNXJ5711_gen_1|JEQQ5299:YEAJ1936|JJTX8179[11]                                                                                                                                                                                                             ; 4       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneii_ZNXJ5711_gen_0:cycloneii_ZNXJ5711_gen_1|JEQQ5299:YEAJ1936|JJTX8179[14]                                                                                                                                                                                                             ; 4       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneii_ZNXJ5711_gen_0:cycloneii_ZNXJ5711_gen_1|JEQQ5299:YEAJ1936|JJTX8179[6]                                                                                                                                                                                                              ; 4       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneii_ZNXJ5711_gen_0:cycloneii_ZNXJ5711_gen_1|JEQQ5299:YEAJ1936|JJTX8179[2]                                                                                                                                                                                                              ; 4       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneii_ZNXJ5711_gen_0:cycloneii_ZNXJ5711_gen_1|JEQQ5299:YEAJ1936|JJTX8179[8]                                                                                                                                                                                                              ; 4       ;
; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|Equal0~14                                                                                                                                                                                                                                                          ; 4       ;
; integration:u0|integration_s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent|altera_merlin_slave_agent:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent|m0_read~4                                                                                    ; 4       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|ic_fill_dp_offset_en~0                                                                                                                                                                                                                                                                             ; 4       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|ic_fill_ap_cnt[0]                                                                                                                                                                                                                                                                                  ; 4       ;
; integration:u0|integration_onchip_mem_nios2:onchip_mem_nios2|altsyncram:the_altsyncram|altsyncram_fdd1:auto_generated|altsyncram:ram_block1a0|altsyncram_ok23:auto_generated|decode_6oa:deep_decode|w_anode1368w[3]~0                                                                                                                             ; 4       ;
; integration:u0|integration_onchip_mem_nios2:onchip_mem_nios2|altsyncram:the_altsyncram|altsyncram_fdd1:auto_generated|altsyncram:ram_block1a0|altsyncram_ok23:auto_generated|decode_6oa:decode3|w_anode1368w[3]~0                                                                                                                                 ; 4       ;
; integration:u0|integration_onchip_mem_nios2:onchip_mem_nios2|altsyncram:the_altsyncram|altsyncram_fdd1:auto_generated|altsyncram:ram_block1a0|altsyncram_ok23:auto_generated|decode_6oa:deep_decode|w_anode1378w[3]~0                                                                                                                             ; 4       ;
; integration:u0|integration_onchip_mem_nios2:onchip_mem_nios2|altsyncram:the_altsyncram|altsyncram_fdd1:auto_generated|altsyncram:ram_block1a0|altsyncram_ok23:auto_generated|decode_6oa:decode3|w_anode1378w[3]~0                                                                                                                                 ; 4       ;
; integration:u0|integration_onchip_mem_nios2:onchip_mem_nios2|altsyncram:the_altsyncram|altsyncram_fdd1:auto_generated|altsyncram:ram_block1a0|altsyncram_ok23:auto_generated|decode_6oa:deep_decode|w_anode1341w[3]                                                                                                                               ; 4       ;
; integration:u0|integration_onchip_mem_nios2:onchip_mem_nios2|altsyncram:the_altsyncram|altsyncram_fdd1:auto_generated|altsyncram:ram_block1a0|altsyncram_ok23:auto_generated|decode_6oa:decode3|w_anode1341w[3]                                                                                                                                   ; 4       ;
; integration:u0|integration_onchip_mem_nios2:onchip_mem_nios2|altsyncram:the_altsyncram|altsyncram_fdd1:auto_generated|altsyncram:ram_block1a0|altsyncram_ok23:auto_generated|decode_6oa:deep_decode|w_anode1358w[3]~0                                                                                                                             ; 4       ;
; integration:u0|integration_onchip_mem_nios2:onchip_mem_nios2|altsyncram:the_altsyncram|altsyncram_fdd1:auto_generated|altsyncram:ram_block1a0|altsyncram_ok23:auto_generated|decode_6oa:decode3|w_anode1358w[3]~0                                                                                                                                 ; 4       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|ic_fill_ap_offset[1]                                                                                                                                                                                                                                                                               ; 4       ;
; integration:u0|integration_onchip_mem_nios2:onchip_mem_nios2|altsyncram:the_altsyncram|altsyncram_fdd1:auto_generated|altsyncram:ram_block1a0|altsyncram_ok23:auto_generated|decode_6oa:deep_decode|w_anode1388w[3]~0                                                                                                                             ; 4       ;
; integration:u0|integration_onchip_mem_nios2:onchip_mem_nios2|altsyncram:the_altsyncram|altsyncram_fdd1:auto_generated|altsyncram:ram_block1a0|altsyncram_ok23:auto_generated|decode_6oa:decode3|w_anode1388w[3]~1                                                                                                                                 ; 4       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|E_ctrl_wrctl_inst                                                                                                                                                                                                                                                                                  ; 4       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|D_pc[2]                                                                                                                                                                                                                                                                                            ; 4       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|D_pc[1]                                                                                                                                                                                                                                                                                            ; 4       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|D_pc[0]                                                                                                                                                                                                                                                                                            ; 4       ;
; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|Equal23~0                                                                                                                                                                                                                                                          ; 4       ;
; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|Equal27~1                                                                                                                                                                                                                                                          ; 4       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_nios2_ocimem:the_integration_nios2_cpu_nios2_ocimem|Equal0~0                                                                                                                                             ; 4       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|F_pc[10]                                                                                                                                                                                                                                                                                           ; 4       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|F_pc[11]                                                                                                                                                                                                                                                                                           ; 4       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|F_pc[12]                                                                                                                                                                                                                                                                                           ; 4       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|F_pc[13]                                                                                                                                                                                                                                                                                           ; 4       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|F_pc[14]                                                                                                                                                                                                                                                                                           ; 4       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|F_pc[15]                                                                                                                                                                                                                                                                                           ; 4       ;
; integration:u0|altera_merlin_traffic_limiter:limiter|suppress~0                                                                                                                                                                                                                                                                                   ; 4       ;
; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_NOT                                                                                                                                                                                                                                                 ; 4       ;
; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|WideNor3~2                                                                                                                                                                                                                                                         ; 4       ;
; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|WideOr7~0                                                                                                                                                                                                                                                          ; 4       ;
; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|WideNor3~0                                                                                                                                                                                                                                                         ; 4       ;
; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_INC                                                                                                                                                                                                                                                 ; 4       ;
; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|WideNor0~1                                                                                                                                                                                                                                                         ; 4       ;
; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|WideOr3~0                                                                                                                                                                                                                                                          ; 4       ;
; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.LIT                                                                                                                                                                                                                                                     ; 4       ;
; integration:u0|integration_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|out_data[31]~1                                                                                                                                                                                                                                   ; 4       ;
; integration:u0|integration_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|out_data[32]~0                                                                                                                                                                                                                                   ; 4       ;
; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.R_FROM                                                                                                                                                                                                                                                  ; 4       ;
; integration:u0|integration_jtag_uart:jtag_uart|alt_jtag_atlantic:integration_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                             ; 4       ;
; integration:u0|integration_jtag_uart:jtag_uart|alt_jtag_atlantic:integration_jtag_uart_alt_jtag_atlantic|rvalid0                                                                                                                                                                                                                                  ; 4       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|Equal4~7                                                                                                                                                                                                                                                                                           ; 4       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|D_iw[8]                                                                                                                                                                                                                                                                                            ; 4       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|D_iw[17]                                                                                                                                                                                                                                                                                           ; 4       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|D_iw[6]                                                                                                                                                                                                                                                                                            ; 4       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|D_ctrl_shift_logical~0                                                                                                                                                                                                                                                                             ; 4       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|D_ctrl_implicit_dst_retaddr~0                                                                                                                                                                                                                                                                      ; 4       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|D_ctrl_retaddr~0                                                                                                                                                                                                                                                                                   ; 4       ;
; integration:u0|integration_cmd_xbar_mux:cmd_xbar_mux_001|update_grant~1                                                                                                                                                                                                                                                                           ; 4       ;
; integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_slave_agent:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|rf_source_valid~1                                                          ; 4       ;
; integration:u0|integration_cmd_xbar_mux:cmd_xbar_mux|WideOr1                                                                                                                                                                                                                                                                                      ; 4       ;
; integration:u0|integration_cmd_xbar_demux_001:cmd_xbar_demux_001|src0_valid~0                                                                                                                                                                                                                                                                     ; 4       ;
; integration:u0|integration_cmd_xbar_demux:cmd_xbar_demux|src0_valid~0                                                                                                                                                                                                                                                                             ; 4       ;
; integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2                                       ; 4       ;
; integration:u0|integration_cmd_xbar_demux_001:cmd_xbar_demux_001|src1_valid~0                                                                                                                                                                                                                                                                     ; 4       ;
; integration:u0|integration_cmd_xbar_demux:cmd_xbar_demux|src1_valid~0                                                                                                                                                                                                                                                                             ; 4       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|ic_fill_tag[0]                                                                                                                                                                                                                                                                                     ; 4       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|ic_fill_tag[1]                                                                                                                                                                                                                                                                                     ; 4       ;
; integration:u0|altera_merlin_traffic_limiter:limiter|has_pending_responses                                                                                                                                                                                                                                                                        ; 4       ;
; integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:onchip_mem_nios2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0                                               ; 4       ;
; integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                 ; 4       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|E_src2[1]~38                                                                                                                                                                                                                                                                                       ; 4       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|E_src1[18]~31                                                                                                                                                                                                                                                                                      ; 4       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|E_src1[19]~30                                                                                                                                                                                                                                                                                      ; 4       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|E_src1[20]~29                                                                                                                                                                                                                                                                                      ; 4       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|E_src1[21]~28                                                                                                                                                                                                                                                                                      ; 4       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|E_src1[22]~27                                                                                                                                                                                                                                                                                      ; 4       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|E_src1[23]~26                                                                                                                                                                                                                                                                                      ; 4       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|E_src1[24]~25                                                                                                                                                                                                                                                                                      ; 4       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|E_src1[25]~24                                                                                                                                                                                                                                                                                      ; 4       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|E_src1[26]~23                                                                                                                                                                                                                                                                                      ; 4       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|E_src1[27]~22                                                                                                                                                                                                                                                                                      ; 4       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|E_src1[28]~21                                                                                                                                                                                                                                                                                      ; 4       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|E_src1[29]~20                                                                                                                                                                                                                                                                                      ; 4       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|E_src1[30]~19                                                                                                                                                                                                                                                                                      ; 4       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|M_iw[3]                                                                                                                                                                                                                                                                                            ; 4       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|D_iw[26]                                                                                                                                                                                                                                                                                           ; 4       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|D_iw[25]                                                                                                                                                                                                                                                                                           ; 4       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|D_iw[24]                                                                                                                                                                                                                                                                                           ; 4       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|D_iw[23]                                                                                                                                                                                                                                                                                           ; 4       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|D_iw[22]                                                                                                                                                                                                                                                                                           ; 4       ;
; integration:u0|S4PU_Daughterboard:s4pu_cpu|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_qia1:auto_generated|sld_mod_ram_rom:mgl_prim2|Equal1~1                                                                                                                                                                              ; 4       ;
; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Reg:CIR_REG|curr_state[0]                                                                                                                                                                                                                                       ; 4       ;
; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Reg:PC_REG|curr_state[0]                                                                                                                                                                                                                                        ; 4       ;
; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE                                                                                                                                                                                                                                                ; 4       ;
; integration:u0|integration_jtag_uart:jtag_uart|alt_jtag_atlantic:integration_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                 ; 4       ;
; integration:u0|integration_jtag_uart:jtag_uart|alt_jtag_atlantic:integration_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                          ; 4       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_jtag_debug_module_wrapper:the_integration_nios2_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:integration_nios2_cpu_jtag_debug_module_phy|virtual_state_uir~0                                     ; 4       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|E_iw[11]                                                                                                                                                                                                                                                                                           ; 4       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|E_src1[0]~17                                                                                                                                                                                                                                                                                       ; 4       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|E_src1[1]~16                                                                                                                                                                                                                                                                                       ; 4       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|M_alu_result[1]                                                                                                                                                                                                                                                                                    ; 4       ;
; integration:u0|integration_addr_router_001:addr_router_001|Equal3~1                                                                                                                                                                                                                                                                               ; 4       ;
; integration:u0|integration_s4pu_cpu_avalon_slave_translator:s4pu_cpu_avalon_slave_translator|altera_merlin_slave_translator:s4pu_cpu_avalon_slave_translator|wait_latency_counter[1]                                                                                                                                                              ; 4       ;
; integration:u0|integration_addr_router_001:addr_router_001|src_channel[5]~1                                                                                                                                                                                                                                                                       ; 4       ;
; integration:u0|altera_merlin_master_agent:nios2_cpu_data_master_translator_avalon_universal_master_0_agent|av_readdatavalid~3                                                                                                                                                                                                                     ; 4       ;
; integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:onchip_mem_nios2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]                                                  ; 4       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|M_alu_result[0]                                                                                                                                                                                                                                                                                    ; 4       ;
; integration:u0|S4PU_Daughterboard:s4pu_cpu|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_qia1:auto_generated|sld_mod_ram_rom:mgl_prim2|Equal1~0                                                                                                                                                                              ; 4       ;
; integration:u0|S4PU_Daughterboard:s4pu_cpu|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_qia1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]~3                                                                                                                       ; 4       ;
; integration:u0|S4PU_Daughterboard:s4pu_cpu|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_qia1:auto_generated|sld_mod_ram_rom:mgl_prim2|sdr~0                                                                                                                                                                                 ; 4       ;
; integration:u0|S4PU_Daughterboard:s4pu_cpu|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_qia1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~1                                                                                                                                                                           ; 4       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_jtag_debug_module_wrapper:the_integration_nios2_cpu_jtag_debug_module_wrapper|integration_nios2_cpu_jtag_debug_module_tck:the_integration_nios2_cpu_jtag_debug_module_tck|Mux37~0                        ; 4       ;
; integration:u0|integration_pio_led_s1_translator:pio_led_s1_translator|altera_merlin_slave_translator:pio_led_s1_translator|wait_latency_counter[0]                                                                                                                                                                                               ; 4       ;
; integration:u0|integration_pio_led_s1_translator:pio_led_s1_translator|altera_merlin_slave_translator:pio_led_s1_translator|wait_latency_counter[1]                                                                                                                                                                                               ; 4       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|M_alu_result[15]                                                                                                                                                                                                                                                                                   ; 4       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_jtag_debug_module_wrapper:the_integration_nios2_cpu_jtag_debug_module_wrapper|integration_nios2_cpu_jtag_debug_module_tck:the_integration_nios2_cpu_jtag_debug_module_tck|sr[31]                         ; 4       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_nios2_ocimem:the_integration_nios2_cpu_nios2_ocimem|MonARegAddrInc[8]~16                                                                                                                                 ; 4       ;
; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[0]                                                                                                                                                                                                         ; 4       ;
; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[7]                                                                                                                                                                                                         ; 4       ;
; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[6]                                                                                                                                                                                                         ; 4       ;
; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[5]                                                                                                                                                                                                         ; 4       ;
; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[4]                                                                                                                                                                                                         ; 4       ;
; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[3]                                                                                                                                                                                                         ; 4       ;
; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[2]                                                                                                                                                                                                         ; 4       ;
; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[1]                                                                                                                                                                                                         ; 4       ;
; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|q_a[9]                                                                                                                                                   ; 4       ;
; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|q_a[10]                                                                                                                                                  ; 4       ;
; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|q_a[11]                                                                                                                                                  ; 4       ;
; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|q_a[12]                                                                                                                                                  ; 4       ;
; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|q_a[13]                                                                                                                                                  ; 4       ;
; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|q_a[14]                                                                                                                                                  ; 4       ;
; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|q_a[15]                                                                                                                                                  ; 4       ;
; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|q_a[1]                                                                                                                                                   ; 4       ;
; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|q_a[2]                                                                                                                                                   ; 4       ;
; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|q_a[3]                                                                                                                                                   ; 4       ;
; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|q_a[4]                                                                                                                                                   ; 4       ;
; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|q_a[5]                                                                                                                                                   ; 4       ;
; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|q_a[6]                                                                                                                                                   ; 4       ;
; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|q_a[7]                                                                                                                                                   ; 4       ;
; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|q_a[8]                                                                                                                                                   ; 4       ;
; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|q_a[0]                                                                                                                                                   ; 4       ;
; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[7]                                                                                                                                                                                                       ; 4       ;
; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[6]                                                                                                                                                                                                       ; 4       ;
; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[5]                                                                                                                                                                                                       ; 4       ;
; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[4]                                                                                                                                                                                                       ; 4       ;
; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[3]                                                                                                                                                                                                       ; 4       ;
; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[2]                                                                                                                                                                                                       ; 4       ;
; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[1]                                                                                                                                                                                                       ; 4       ;
; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[0]                                                                                                                                                                                                       ; 4       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|M_shift_rot_result[24]                                                                                                                                                                                                                                                                             ; 4       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|M_shift_rot_result[25]                                                                                                                                                                                                                                                                             ; 4       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|M_shift_rot_result[26]                                                                                                                                                                                                                                                                             ; 4       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|M_shift_rot_result[27]                                                                                                                                                                                                                                                                             ; 4       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|M_shift_rot_result[28]                                                                                                                                                                                                                                                                             ; 4       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|M_shift_rot_result[29]                                                                                                                                                                                                                                                                             ; 4       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|M_shift_rot_result[30]                                                                                                                                                                                                                                                                             ; 4       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|M_shift_rot_result[31]                                                                                                                                                                                                                                                                             ; 4       ;
; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|q_a[9]                                                                                                                                                 ; 4       ;
; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|q_a[10]                                                                                                                                                ; 4       ;
; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|q_a[11]                                                                                                                                                ; 4       ;
; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|q_a[12]                                                                                                                                                ; 4       ;
; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|q_a[13]                                                                                                                                                ; 4       ;
; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|q_a[14]                                                                                                                                                ; 4       ;
; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|q_a[15]                                                                                                                                                ; 4       ;
; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|q_a[1]                                                                                                                                                 ; 4       ;
; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|q_a[2]                                                                                                                                                 ; 4       ;
; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|q_a[3]                                                                                                                                                 ; 4       ;
; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|q_a[4]                                                                                                                                                 ; 4       ;
; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|q_a[5]                                                                                                                                                 ; 4       ;
; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|q_a[6]                                                                                                                                                 ; 4       ;
; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|q_a[7]                                                                                                                                                 ; 4       ;
; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|q_a[8]                                                                                                                                                 ; 4       ;
; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|q_a[0]                                                                                                                                                 ; 4       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|M_shift_rot_result[1]                                                                                                                                                                                                                                                                              ; 4       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|M_shift_rot_result[2]                                                                                                                                                                                                                                                                              ; 4       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|M_shift_rot_result[3]                                                                                                                                                                                                                                                                              ; 4       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|M_shift_rot_result[4]                                                                                                                                                                                                                                                                              ; 4       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|M_shift_rot_result[5]                                                                                                                                                                                                                                                                              ; 4       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|M_shift_rot_result[6]                                                                                                                                                                                                                                                                              ; 4       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|M_shift_rot_result[7]                                                                                                                                                                                                                                                                              ; 4       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|M_shift_rot_result[9]                                                                                                                                                                                                                                                                              ; 4       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|M_shift_rot_result[10]                                                                                                                                                                                                                                                                             ; 4       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|M_shift_rot_result[11]                                                                                                                                                                                                                                                                             ; 4       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|M_shift_rot_result[12]                                                                                                                                                                                                                                                                             ; 4       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|M_shift_rot_result[13]                                                                                                                                                                                                                                                                             ; 4       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|M_shift_rot_result[14]                                                                                                                                                                                                                                                                             ; 4       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|M_shift_rot_result[15]                                                                                                                                                                                                                                                                             ; 4       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|M_shift_rot_result[0]                                                                                                                                                                                                                                                                              ; 4       ;
; integration:u0|S4PU_Daughterboard:s4pu_cpu|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_qia1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]                                                                                                                    ; 4       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|M_st_data[15]                                                                                                                                                                                                                                                                                      ; 4       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|M_st_data[14]                                                                                                                                                                                                                                                                                      ; 4       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|M_st_data[13]                                                                                                                                                                                                                                                                                      ; 4       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|M_st_data[12]                                                                                                                                                                                                                                                                                      ; 4       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|M_st_data[11]                                                                                                                                                                                                                                                                                      ; 4       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|M_st_data[9]                                                                                                                                                                                                                                                                                       ; 4       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|M_st_data[8]                                                                                                                                                                                                                                                                                       ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                                ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0                                                                                                                                                                                                                                                                ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10                                                                                                                                                                                                                                                                  ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~9                                                                                                                                                                                                                                                                ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]~12                                                                                                                                                                                                                                                                      ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~7                                                                                                                                                                                                                                                   ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0                                                                                                                                                                                                                                                           ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                                                                                      ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|Equal11~4                                                                                                                                                                                                                                                                           ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|Equal11~3                                                                                                                                                                                                                                                                           ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|Equal11~2                                                                                                                                                                                                                                                                           ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|Equal11~1                                                                                                                                                                                                                                                                           ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0                                                                                                                                                                                                                                                                          ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                                                                  ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                                  ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                                                                                    ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][4]                                                                                                                                                                                                                                                                       ; 3       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JEQQ5299:ESUL0435|Equal8~0                                                                                                                                                                                                                                                                             ; 3       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JEQQ5299:ESUL0435|Equal3~0                                                                                                                                                                                                                                                                             ; 3       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneii_ZNXJ5711_gen_0:cycloneii_ZNXJ5711_gen_1|JEQQ5299:YEAJ1936|Equal6~0                                                                                                                                                                                                                 ; 3       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JEQQ5299:ESUL0435|JJTX8179[11]                                                                                                                                                                                                                                                                         ; 3       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneii_ZNXJ5711_gen_0:cycloneii_ZNXJ5711_gen_1|JEQQ5299:YEAJ1936|Equal0~1                                                                                                                                                                                                                 ; 3       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneii_ZNXJ5711_gen_0:cycloneii_ZNXJ5711_gen_1|JEQQ5299:YEAJ1936|Equal0~0                                                                                                                                                                                                                 ; 3       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|Equal0~0                                                                                                                                                                                                                                                                             ; 3       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|NJQG9082                                                                                                                                                                                                                                                                                               ; 3       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|ZIVV0726                                                                                                                                                                                                                                                                                               ; 3       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneii_ZNXJ5711_gen_0:cycloneii_ZNXJ5711_gen_1|JEQQ5299:YEAJ1936|JJTX8179[15]                                                                                                                                                                                                             ; 3       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneii_ZNXJ5711_gen_0:cycloneii_ZNXJ5711_gen_1|JEQQ5299:YEAJ1936|JJTX8179[13]                                                                                                                                                                                                             ; 3       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneii_ZNXJ5711_gen_0:cycloneii_ZNXJ5711_gen_1|JEQQ5299:YEAJ1936|JJTX8179[12]                                                                                                                                                                                                             ; 3       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneii_ZNXJ5711_gen_0:cycloneii_ZNXJ5711_gen_1|JEQQ5299:YEAJ1936|JJTX8179[17]                                                                                                                                                                                                             ; 3       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneii_ZNXJ5711_gen_0:cycloneii_ZNXJ5711_gen_1|JEQQ5299:YEAJ1936|JJTX8179[3]                                                                                                                                                                                                              ; 3       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneii_ZNXJ5711_gen_0:cycloneii_ZNXJ5711_gen_1|JEQQ5299:YEAJ1936|JJTX8179[9]                                                                                                                                                                                                              ; 3       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneii_ZNXJ5711_gen_0:cycloneii_ZNXJ5711_gen_1|JEQQ5299:YEAJ1936|JJTX8179[18]                                                                                                                                                                                                             ; 3       ;
; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|Equal13~4                                                                                                                                                                                                                                                          ; 3       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|D_ctrl_exception~3                                                                                                                                                                                                                                                                                 ; 3       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_jtag_debug_module_wrapper:the_integration_nios2_cpu_jtag_debug_module_wrapper|integration_nios2_cpu_jtag_debug_module_sysclk:the_integration_nios2_cpu_jtag_debug_module_sysclk|jdo[24]                  ; 3       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_jtag_debug_module_wrapper:the_integration_nios2_cpu_jtag_debug_module_wrapper|integration_nios2_cpu_jtag_debug_module_sysclk:the_integration_nios2_cpu_jtag_debug_module_sysclk|jdo[22]                  ; 3       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_jtag_debug_module_wrapper:the_integration_nios2_cpu_jtag_debug_module_wrapper|integration_nios2_cpu_jtag_debug_module_sysclk:the_integration_nios2_cpu_jtag_debug_module_sysclk|jdo[23]                  ; 3       ;
; integration:u0|integration_jtag_uart:jtag_uart|ien_AF~0                                                                                                                                                                                                                                                                                           ; 3       ;
; integration:u0|integration_jtag_uart:jtag_uart|integration_jtag_uart_scfifo_w:the_integration_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                                                                 ; 3       ;
; integration:u0|integration_jtag_uart:jtag_uart|alt_jtag_atlantic:integration_jtag_uart_alt_jtag_atlantic|td_shift~11                                                                                                                                                                                                                              ; 3       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_nios2_ocimem:the_integration_nios2_cpu_nios2_ocimem|Equal0~1                                                                                                                                             ; 3       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_nios2_oci_debug:the_integration_nios2_cpu_nios2_oci_debug|monitor_error                                                                                                                                  ; 3       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_jtag_debug_module_wrapper:the_integration_nios2_cpu_jtag_debug_module_wrapper|integration_nios2_cpu_jtag_debug_module_sysclk:the_integration_nios2_cpu_jtag_debug_module_sysclk|jdo[26]                  ; 3       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_jtag_debug_module_wrapper:the_integration_nios2_cpu_jtag_debug_module_wrapper|integration_nios2_cpu_jtag_debug_module_sysclk:the_integration_nios2_cpu_jtag_debug_module_sysclk|jdo[27]                  ; 3       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_jtag_debug_module_wrapper:the_integration_nios2_cpu_jtag_debug_module_wrapper|integration_nios2_cpu_jtag_debug_module_sysclk:the_integration_nios2_cpu_jtag_debug_module_sysclk|jdo[28]                  ; 3       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_jtag_debug_module_wrapper:the_integration_nios2_cpu_jtag_debug_module_wrapper|integration_nios2_cpu_jtag_debug_module_sysclk:the_integration_nios2_cpu_jtag_debug_module_sysclk|jdo[29]                  ; 3       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_jtag_debug_module_wrapper:the_integration_nios2_cpu_jtag_debug_module_wrapper|integration_nios2_cpu_jtag_debug_module_sysclk:the_integration_nios2_cpu_jtag_debug_module_sysclk|jdo[30]                  ; 3       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_jtag_debug_module_wrapper:the_integration_nios2_cpu_jtag_debug_module_wrapper|integration_nios2_cpu_jtag_debug_module_sysclk:the_integration_nios2_cpu_jtag_debug_module_sysclk|jdo[31]                  ; 3       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|M_ctrl_invalidate_i                                                                                                                                                                                                                                                                                ; 3       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|ic_fill_ap_cnt[1]                                                                                                                                                                                                                                                                                  ; 3       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|ic_fill_ap_offset[2]                                                                                                                                                                                                                                                                               ; 3       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|D_pc[8]                                                                                                                                                                                                                                                                                            ; 3       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|D_pc[7]                                                                                                                                                                                                                                                                                            ; 3       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|D_pc[6]                                                                                                                                                                                                                                                                                            ; 3       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|D_pc[5]                                                                                                                                                                                                                                                                                            ; 3       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|D_pc[4]                                                                                                                                                                                                                                                                                            ; 3       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|D_pc[3]                                                                                                                                                                                                                                                                                            ; 3       ;
; integration:u0|integration_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|out_data[15]~29                                                                                                                                                                                                                                  ; 3       ;
; integration:u0|integration_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|out_data[14]~28                                                                                                                                                                                                                                  ; 3       ;
; integration:u0|integration_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|out_data[12]~27                                                                                                                                                                                                                                  ; 3       ;
; integration:u0|integration_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|out_data[13]~26                                                                                                                                                                                                                                  ; 3       ;
; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|Equal27~0                                                                                                                                                                                                                                                          ; 3       ;
; integration:u0|integration_jtag_uart:jtag_uart|alt_jtag_atlantic:integration_jtag_uart_alt_jtag_atlantic|rst2                                                                                                                                                                                                                                     ; 3       ;
; integration:u0|integration_jtag_uart:jtag_uart|alt_jtag_atlantic:integration_jtag_uart_alt_jtag_atlantic|r_ena1                                                                                                                                                                                                                                   ; 3       ;
; integration:u0|integration_jtag_uart:jtag_uart|r_val                                                                                                                                                                                                                                                                                              ; 3       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_jtag_debug_module_wrapper:the_integration_nios2_cpu_jtag_debug_module_wrapper|integration_nios2_cpu_jtag_debug_module_sysclk:the_integration_nios2_cpu_jtag_debug_module_sysclk|jdo[25]                  ; 3       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|writedata[0]                                                                                                                                                                                                                   ; 3       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_nios2_avalon_reg:the_integration_nios2_cpu_nios2_avalon_reg|take_action_ocireg~0                                                                                                                         ; 3       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|debugaccess                                                                                                                                                                                                                    ; 3       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|address[0]                                                                                                                                                                                                                     ; 3       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_jtag_debug_module_wrapper:the_integration_nios2_cpu_jtag_debug_module_wrapper|integration_nios2_cpu_jtag_debug_module_sysclk:the_integration_nios2_cpu_jtag_debug_module_sysclk|jdo[18]                  ; 3       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_jtag_debug_module_wrapper:the_integration_nios2_cpu_jtag_debug_module_wrapper|integration_nios2_cpu_jtag_debug_module_sysclk:the_integration_nios2_cpu_jtag_debug_module_sysclk|jdo[19]                  ; 3       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|D_br_pred_taken~1                                                                                                                                                                                                                                                                                  ; 3       ;
; integration:u0|integration_rsp_xbar_mux_001:rsp_xbar_mux_001|src_payload~7                                                                                                                                                                                                                                                                        ; 3       ;
; integration:u0|integration_sysid_control_slave_translator:sysid_control_slave_translator|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[27]                                                                                                                                                                        ; 3       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|F_pc[2]                                                                                                                                                                                                                                                                                            ; 3       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|F_pc[3]                                                                                                                                                                                                                                                                                            ; 3       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|F_pc[4]                                                                                                                                                                                                                                                                                            ; 3       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|F_pc[5]                                                                                                                                                                                                                                                                                            ; 3       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|F_pc[6]                                                                                                                                                                                                                                                                                            ; 3       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|F_pc[7]                                                                                                                                                                                                                                                                                            ; 3       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|F_pc[8]                                                                                                                                                                                                                                                                                            ; 3       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|F_pc[9]                                                                                                                                                                                                                                                                                            ; 3       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|D_pc[10]                                                                                                                                                                                                                                                                                           ; 3       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|D_pc[11]                                                                                                                                                                                                                                                                                           ; 3       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|D_pc[9]                                                                                                                                                                                                                                                                                            ; 3       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|D_pc[12]                                                                                                                                                                                                                                                                                           ; 3       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|D_pc[14]                                                                                                                                                                                                                                                                                           ; 3       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|D_pc[13]                                                                                                                                                                                                                                                                                           ; 3       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|D_pc[15]                                                                                                                                                                                                                                                                                           ; 3       ;
; integration:u0|integration_cmd_xbar_demux:cmd_xbar_demux|WideOr0~1                                                                                                                                                                                                                                                                                ; 3       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|ic_fill_active                                                                                                                                                                                                                                                                                     ; 3       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|M_ienable_reg_irq0                                                                                                                                                                                                                                                                                 ; 3       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|M_bstatus_reg_pie                                                                                                                                                                                                                                                                                  ; 3       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|M_estatus_reg_pie                                                                                                                                                                                                                                                                                  ; 3       ;
; integration:u0|integration_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|out_data[11]~25                                                                                                                                                                                                                                  ; 3       ;
; integration:u0|integration_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|out_data[10]~24                                                                                                                                                                                                                                  ; 3       ;
; integration:u0|integration_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|out_data[9]~23                                                                                                                                                                                                                                   ; 3       ;
; integration:u0|integration_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|out_data[8]~22                                                                                                                                                                                                                                   ; 3       ;
; integration:u0|integration_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|out_data[7]~21                                                                                                                                                                                                                                   ; 3       ;
; integration:u0|integration_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|out_data[6]~20                                                                                                                                                                                                                                   ; 3       ;
; integration:u0|integration_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|out_data[5]~19                                                                                                                                                                                                                                   ; 3       ;
; integration:u0|integration_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|out_data[4]~18                                                                                                                                                                                                                                   ; 3       ;
; integration:u0|integration_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|out_data[3]~17                                                                                                                                                                                                                                   ; 3       ;
; integration:u0|integration_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|out_data[2]~16                                                                                                                                                                                                                                   ; 3       ;
; integration:u0|integration_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|out_data[1]~15                                                                                                                                                                                                                                   ; 3       ;
; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|Equal0~9                                                                                                                                                                                                                                                           ; 3       ;
; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|Equal0~7                                                                                                                                                                                                                                                           ; 3       ;
; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|Equal0~6                                                                                                                                                                                                                                                           ; 3       ;
; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|ALU_16:ALU|Equal0~4                                                                                                                                                                                                                                             ; 3       ;
; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|ALU_16:ALU|Equal1~3                                                                                                                                                                                                                                             ; 3       ;
; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|ALU_16:ALU|Equal1~0                                                                                                                                                                                                                                             ; 3       ;
; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|ALU_16:ALU|Equal0~3                                                                                                                                                                                                                                             ; 3       ;
; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|ALU_16:ALU|Equal0~2                                                                                                                                                                                                                                             ; 3       ;
; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_DEC                                                                                                                                                                                                                                                 ; 3       ;
; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_SAR                                                                                                                                                                                                                                                 ; 3       ;
; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_SBR                                                                                                                                                                                                                                                 ; 3       ;
; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_EQUAL                                                                                                                                                                                                                                               ; 3       ;
; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_LESS                                                                                                                                                                                                                                                ; 3       ;
; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_SUB                                                                                                                                                                                                                                                 ; 3       ;
; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_OR                                                                                                                                                                                                                                                  ; 3       ;
; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Multiplexer:MUX_INST|Mux15~0                                                                                                                                                                                                                                    ; 3       ;
; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.LOAD_1                                                                                                                                                                                                                                                  ; 3       ;
; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Multiplexer:MUX_ADDR|Mux0~3                                                                                                                                                                                                                                     ; 3       ;
; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Reg:CIR_REG|curr_state[15]                                                                                                                                                                                                                                      ; 3       ;
; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Multiplexer:MUX_ADDR|Mux1~2                                                                                                                                                                                                                                     ; 3       ;
; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Reg:CIR_REG|curr_state[14]                                                                                                                                                                                                                                      ; 3       ;
; integration:u0|integration_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|out_data[0]~2                                                                                                                                                                                                                                    ; 3       ;
; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|decode_3oa:decode3|w_anode650w[2]~0                                                                                                                                                                                ; 3       ;
; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Reg:CIR_REG|curr_state[12]                                                                                                                                                                                                                                      ; 3       ;
; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Reg:CIR_REG|curr_state[13]                                                                                                                                                                                                                                      ; 3       ;
; integration:u0|integration_jtag_uart:jtag_uart|alt_jtag_atlantic:integration_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                            ; 3       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_nios2_oci_debug:the_integration_nios2_cpu_nios2_oci_debug|monitor_ready                                                                                                                                  ; 3       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_nios2_avalon_reg:the_integration_nios2_cpu_nios2_avalon_reg|oci_single_step_mode                                                                                                                         ; 3       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_jtag_debug_module_wrapper:the_integration_nios2_cpu_jtag_debug_module_wrapper|integration_nios2_cpu_jtag_debug_module_sysclk:the_integration_nios2_cpu_jtag_debug_module_sysclk|ir[0]                    ; 3       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_jtag_debug_module_wrapper:the_integration_nios2_cpu_jtag_debug_module_wrapper|integration_nios2_cpu_jtag_debug_module_sysclk:the_integration_nios2_cpu_jtag_debug_module_sysclk|ir[1]                    ; 3       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_jtag_debug_module_wrapper:the_integration_nios2_cpu_jtag_debug_module_wrapper|integration_nios2_cpu_jtag_debug_module_sysclk:the_integration_nios2_cpu_jtag_debug_module_sysclk|enable_action_strobe     ; 3       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_jtag_debug_module_wrapper:the_integration_nios2_cpu_jtag_debug_module_wrapper|integration_nios2_cpu_jtag_debug_module_sysclk:the_integration_nios2_cpu_jtag_debug_module_sysclk|jdo[20]                  ; 3       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_jtag_debug_module_wrapper:the_integration_nios2_cpu_jtag_debug_module_wrapper|integration_nios2_cpu_jtag_debug_module_sysclk:the_integration_nios2_cpu_jtag_debug_module_sysclk|jdo[21]                  ; 3       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|D_valid                                                                                                                                                                                                                                                                                            ; 3       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|D_issue                                                                                                                                                                                                                                                                                            ; 3       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|Equal107~3                                                                                                                                                                                                                                                                                         ; 3       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|D_iw[9]                                                                                                                                                                                                                                                                                            ; 3       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|D_iw[10]                                                                                                                                                                                                                                                                                           ; 3       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|D_ctrl_a_not_src~0                                                                                                                                                                                                                                                                                 ; 3       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|D_iw[29]                                                                                                                                                                                                                                                                                           ; 3       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|D_iw[30]                                                                                                                                                                                                                                                                                           ; 3       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|D_iw[27]                                                                                                                                                                                                                                                                                           ; 3       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|D_iw[28]                                                                                                                                                                                                                                                                                           ; 3       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|D_iw[31]                                                                                                                                                                                                                                                                                           ; 3       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|D_ctrl_cmp~0                                                                                                                                                                                                                                                                                       ; 3       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|Equal4~5                                                                                                                                                                                                                                                                                           ; 3       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+---------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+
; Name                                                                                                                                                                                                                                                                                                                                            ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size   ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M4Ks ; MIF                                               ; Location                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+---------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+
; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ALTSYNCRAM                                                                                                                                             ; AUTO ; Single Port      ; Single Clock ; 256          ; 16           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 4096   ; 256                         ; 16                          ; --                          ; --                          ; 4096                ; 1    ; None                                              ; M4K_X26_Y16                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Don't care           ; Don't care      ; Don't care      ;
; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ALTSYNCRAM                                                                                                                                           ; AUTO ; Single Port      ; Single Clock ; 256          ; 16           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 4096   ; 256                         ; 16                          ; --                          ; --                          ; 4096                ; 1    ; None                                              ; M4K_X26_Y15                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Don't care           ; Don't care      ; Don't care      ;
; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ALTSYNCRAM                                                                                                                                                                                                       ; AUTO ; True Dual Port   ; Single Clock ; 12288        ; 16           ; 12288        ; 16           ; yes                    ; no                      ; yes                    ; no                      ; 196608 ; 12288                       ; 16                          ; 12288                       ; 16                          ; 196608              ; 48   ; None                                              ; M4K_X13_Y32, M4K_X13_Y29, M4K_X13_Y27, M4K_X26_Y27, M4K_X52_Y10, M4K_X52_Y14, M4K_X26_Y23, M4K_X13_Y25, M4K_X13_Y24, M4K_X13_Y1, M4K_X13_Y10, M4K_X13_Y18, M4K_X13_Y20, M4K_X13_Y7, M4K_X13_Y9, M4K_X13_Y28, M4K_X13_Y26, M4K_X13_Y15, M4K_X13_Y30, M4K_X13_Y22, M4K_X13_Y11, M4K_X26_Y2, M4K_X26_Y22, M4K_X26_Y18, M4K_X26_Y10, M4K_X13_Y19, M4K_X13_Y21, M4K_X52_Y9, M4K_X26_Y6, M4K_X52_Y13, M4K_X26_Y26, M4K_X52_Y17, M4K_X26_Y7, M4K_X13_Y23, M4K_X13_Y6, M4K_X13_Y8, M4K_X26_Y24, M4K_X26_Y33, M4K_X26_Y21, M4K_X26_Y5, M4K_X26_Y1, M4K_X26_Y13, M4K_X13_Y4, M4K_X13_Y31, M4K_X26_Y19, M4K_X13_Y33, M4K_X26_Y25, M4K_X26_Y20 ; Old data             ; Don't care      ; Don't care      ;
; integration:u0|S4PU_Daughterboard:s4pu_cpu|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_qia1:auto_generated|altsyncram_2s92:altsyncram1|ALTSYNCRAM                                                                                                                                                                        ; AUTO ; True Dual Port   ; Dual Clocks  ; 4096         ; 16           ; 4096         ; 16           ; yes                    ; no                      ; yes                    ; no                      ; 65536  ; 4096                        ; 16                          ; 4096                        ; 16                          ; 65536               ; 16   ; ./memory/prog.mif                                 ; M4K_X26_Y3, M4K_X26_Y14, M4K_X13_Y17, M4K_X13_Y14, M4K_X26_Y4, M4K_X13_Y2, M4K_X13_Y16, M4K_X26_Y11, M4K_X13_Y12, M4K_X26_Y9, M4K_X13_Y13, M4K_X13_Y5, M4K_X26_Y12, M4K_X26_Y17, M4K_X26_Y8, M4K_X13_Y3                                                                                                                                                                                                                                                                                                                                                                                                                            ; Don't care           ; Don't care      ; Don't care      ;
; integration:u0|integration_jtag_uart:jtag_uart|integration_jtag_uart_scfifo_r:the_integration_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ALTSYNCRAM                                                                                                         ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 512    ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1    ; None                                              ; M4K_X52_Y19                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Don't care           ; Don't care      ; Don't care      ;
; integration:u0|integration_jtag_uart:jtag_uart|integration_jtag_uart_scfifo_w:the_integration_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ALTSYNCRAM                                                                                                         ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 512    ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1    ; None                                              ; M4K_X52_Y18                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Don't care           ; Don't care      ; Don't care      ;
; integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_ic_data_module:integration_nios2_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ALTSYNCRAM                                                                                                                                                           ; AUTO ; Simple Dual Port ; Single Clock ; 1024         ; 32           ; 1024         ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 32768  ; 1024                        ; 32                          ; 1024                        ; 32                          ; 32768               ; 8    ; None                                              ; M4K_X52_Y4, M4K_X52_Y7, M4K_X52_Y5, M4K_X52_Y2, M4K_X52_Y3, M4K_X52_Y6, M4K_X52_Y11, M4K_X52_Y8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Don't care           ; Don't care      ; Don't care      ;
; integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_ic_tag_module:integration_nios2_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_frh1:auto_generated|ALTSYNCRAM                                                                                                                                                             ; AUTO ; Simple Dual Port ; Single Clock ; 128          ; 14           ; 128          ; 14           ; yes                    ; no                      ; yes                    ; no                      ; 1792   ; 128                         ; 14                          ; 128                         ; 14                          ; 1792                ; 1    ; integration_nios2_cpu_ic_tag_ram.mif              ; M4K_X52_Y12                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Old data             ; Don't care      ; Don't care      ;
; integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_nios2_ocimem:the_integration_nios2_cpu_nios2_ocimem|integration_nios2_cpu_ociram_sp_ram_module:integration_nios2_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_1e81:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; Single Clock ; 256          ; 32           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 8192   ; 256                         ; 32                          ; --                          ; --                          ; 8192                ; 2    ; integration_nios2_cpu_ociram_default_contents.mif ; M4K_X52_Y22, M4K_X52_Y21                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Don't care           ; Don't care      ; Don't care      ;
; integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_register_bank_a_module:integration_nios2_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_ghh1:auto_generated|ALTSYNCRAM                                                                                                                                           ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024   ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1    ; integration_nios2_cpu_rf_ram_a.mif                ; M4K_X52_Y15                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Old data             ; Don't care      ; Don't care      ;
; integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_register_bank_b_module:integration_nios2_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_hhh1:auto_generated|ALTSYNCRAM                                                                                                                                           ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024   ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1    ; integration_nios2_cpu_rf_ram_b.mif                ; M4K_X52_Y16                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Old data             ; Don't care      ; Don't care      ;
; integration:u0|integration_onchip_mem_nios2:onchip_mem_nios2|altsyncram:the_altsyncram|altsyncram_fdd1:auto_generated|altsyncram:ram_block1a0|altsyncram_ok23:auto_generated|ALTSYNCRAM                                                                                                                                                         ; AUTO ; Single Port      ; Single Clock ; 2560         ; 32           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 81920  ; 2560                        ; 32                          ; --                          ; --                          ; 81920               ; 20   ; integration_onchip_mem_nios2.hex                  ; M4K_X52_Y26, M4K_X52_Y23, M4K_X52_Y20, M4K_X52_Y25, M4K_X52_Y24, M4K_X26_Y31, M4K_X52_Y32, M4K_X26_Y34, M4K_X26_Y32, M4K_X26_Y28, M4K_X52_Y31, M4K_X52_Y33, M4K_X52_Y34, M4K_X52_Y35, M4K_X52_Y27, M4K_X26_Y29, M4K_X52_Y30, M4K_X52_Y29, M4K_X26_Y30, M4K_X52_Y28                                                                                                                                                                                                                                                                                                                                                                 ; Don't care           ; Don't care      ; Don't care      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+---------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+------------------------------------------------------+
; Other Routing Usage Summary                          ;
+-----------------------------+------------------------+
; Other Routing Resource Type ; Usage                  ;
+-----------------------------+------------------------+
; Block interconnects         ; 7,449 / 94,460 ( 8 % ) ;
; C16 interconnects           ; 165 / 3,315 ( 5 % )    ;
; C4 interconnects            ; 4,760 / 60,840 ( 8 % ) ;
; Direct links                ; 583 / 94,460 ( < 1 % ) ;
; Global clocks               ; 14 / 16 ( 88 % )       ;
; Local interconnects         ; 1,764 / 33,216 ( 5 % ) ;
; R24 interconnects           ; 204 / 3,091 ( 7 % )    ;
; R4 interconnects            ; 5,897 / 81,294 ( 7 % ) ;
+-----------------------------+------------------------+


+-----------------------------------------------------------------------------+
; LAB Logic Elements                                                          ;
+---------------------------------------------+-------------------------------+
; Number of Logic Elements  (Average = 13.66) ; Number of LABs  (Total = 242) ;
+---------------------------------------------+-------------------------------+
; 1                                           ; 8                             ;
; 2                                           ; 5                             ;
; 3                                           ; 3                             ;
; 4                                           ; 5                             ;
; 5                                           ; 2                             ;
; 6                                           ; 3                             ;
; 7                                           ; 1                             ;
; 8                                           ; 4                             ;
; 9                                           ; 4                             ;
; 10                                          ; 1                             ;
; 11                                          ; 3                             ;
; 12                                          ; 3                             ;
; 13                                          ; 8                             ;
; 14                                          ; 24                            ;
; 15                                          ; 51                            ;
; 16                                          ; 117                           ;
+---------------------------------------------+-------------------------------+


+--------------------------------------------------------------------+
; LAB-wide Signals                                                   ;
+------------------------------------+-------------------------------+
; LAB-wide Signals  (Average = 2.14) ; Number of LABs  (Total = 242) ;
+------------------------------------+-------------------------------+
; 1 Async. clear                     ; 112                           ;
; 1 Clock                            ; 200                           ;
; 1 Clock enable                     ; 106                           ;
; 1 Sync. clear                      ; 4                             ;
; 1 Sync. load                       ; 40                            ;
; 2 Async. clears                    ; 28                            ;
; 2 Clock enables                    ; 19                            ;
; 2 Clocks                           ; 9                             ;
+------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Signals Sourced                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Signals Sourced  (Average = 20.02) ; Number of LABs  (Total = 242) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 2                             ;
; 1                                            ; 2                             ;
; 2                                            ; 6                             ;
; 3                                            ; 1                             ;
; 4                                            ; 4                             ;
; 5                                            ; 2                             ;
; 6                                            ; 2                             ;
; 7                                            ; 1                             ;
; 8                                            ; 5                             ;
; 9                                            ; 0                             ;
; 10                                           ; 1                             ;
; 11                                           ; 1                             ;
; 12                                           ; 6                             ;
; 13                                           ; 3                             ;
; 14                                           ; 3                             ;
; 15                                           ; 12                            ;
; 16                                           ; 19                            ;
; 17                                           ; 5                             ;
; 18                                           ; 14                            ;
; 19                                           ; 9                             ;
; 20                                           ; 8                             ;
; 21                                           ; 13                            ;
; 22                                           ; 23                            ;
; 23                                           ; 16                            ;
; 24                                           ; 15                            ;
; 25                                           ; 16                            ;
; 26                                           ; 14                            ;
; 27                                           ; 10                            ;
; 28                                           ; 5                             ;
; 29                                           ; 6                             ;
; 30                                           ; 7                             ;
; 31                                           ; 0                             ;
; 32                                           ; 11                            ;
+----------------------------------------------+-------------------------------+


+---------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                         ;
+-------------------------------------------------+-------------------------------+
; Number of Signals Sourced Out  (Average = 9.03) ; Number of LABs  (Total = 242) ;
+-------------------------------------------------+-------------------------------+
; 0                                               ; 2                             ;
; 1                                               ; 13                            ;
; 2                                               ; 11                            ;
; 3                                               ; 5                             ;
; 4                                               ; 6                             ;
; 5                                               ; 9                             ;
; 6                                               ; 19                            ;
; 7                                               ; 14                            ;
; 8                                               ; 25                            ;
; 9                                               ; 28                            ;
; 10                                              ; 28                            ;
; 11                                              ; 16                            ;
; 12                                              ; 15                            ;
; 13                                              ; 14                            ;
; 14                                              ; 10                            ;
; 15                                              ; 9                             ;
; 16                                              ; 14                            ;
; 17                                              ; 1                             ;
; 18                                              ; 2                             ;
; 19                                              ; 0                             ;
; 20                                              ; 0                             ;
; 21                                              ; 0                             ;
; 22                                              ; 0                             ;
; 23                                              ; 0                             ;
; 24                                              ; 0                             ;
; 25                                              ; 0                             ;
; 26                                              ; 0                             ;
; 27                                              ; 0                             ;
; 28                                              ; 0                             ;
; 29                                              ; 0                             ;
; 30                                              ; 0                             ;
; 31                                              ; 0                             ;
; 32                                              ; 1                             ;
+-------------------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Distinct Inputs  (Average = 19.17) ; Number of LABs  (Total = 242) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 5                             ;
; 2                                            ; 3                             ;
; 3                                            ; 8                             ;
; 4                                            ; 6                             ;
; 5                                            ; 5                             ;
; 6                                            ; 4                             ;
; 7                                            ; 5                             ;
; 8                                            ; 5                             ;
; 9                                            ; 3                             ;
; 10                                           ; 2                             ;
; 11                                           ; 3                             ;
; 12                                           ; 3                             ;
; 13                                           ; 7                             ;
; 14                                           ; 5                             ;
; 15                                           ; 10                            ;
; 16                                           ; 5                             ;
; 17                                           ; 3                             ;
; 18                                           ; 11                            ;
; 19                                           ; 10                            ;
; 20                                           ; 14                            ;
; 21                                           ; 17                            ;
; 22                                           ; 8                             ;
; 23                                           ; 12                            ;
; 24                                           ; 5                             ;
; 25                                           ; 13                            ;
; 26                                           ; 9                             ;
; 27                                           ; 12                            ;
; 28                                           ; 6                             ;
; 29                                           ; 10                            ;
; 30                                           ; 15                            ;
; 31                                           ; 5                             ;
; 32                                           ; 8                             ;
; 33                                           ; 3                             ;
+----------------------------------------------+-------------------------------+


+-------------------------------------------------------------------------+
; Fitter Device Options                                                   ;
+----------------------------------------------+--------------------------+
; Option                                       ; Setting                  ;
+----------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR) ; Off                      ;
; Enable device-wide reset (DEV_CLRn)          ; Off                      ;
; Enable device-wide output enable (DEV_OE)    ; Off                      ;
; Enable INIT_DONE output                      ; Off                      ;
; Configuration scheme                         ; Active Serial            ;
; Error detection CRC                          ; Off                      ;
; nCEO                                         ; As output driving ground ;
; ASDO,nCSO                                    ; As input tri-stated      ;
; Reserve all unused pins                      ; As output driving ground ;
; Base pin-out file on sameframe device        ; Off                      ;
+----------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (119006): Selected device EP2C35F672C6 for design "S4PU-16"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP2C50F672C6 is compatible
    Info (176445): Device EP2C70F672C6 is compatible
Info (169124): Fitter converted 3 user pins into dedicated programming pins
    Info (169125): Pin ~ASDO~ is reserved at location E3
    Info (169125): Pin ~nCSO~ is reserved at location D3
    Info (169125): Pin ~LVDS150p/nCEO~ is reserved at location AE24
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity GHVD5181
        Info (332166): set_disable_timing [get_cells -hierarchical AMGP4450_0]
        Info (332166): set_disable_timing [get_cells -hierarchical TPOO7242_0]
        Info (332166): set_disable_timing [get_cells -hierarchical TPOO7242_1]
        Info (332166): set_disable_timing [get_cells -hierarchical TPOO7242_2]
        Info (332166): set_disable_timing [get_cells -hierarchical TPOO7242_3]
        Info (332166): set_disable_timing [get_cells -hierarchical TPOO7242_4]
        Info (332166): set_disable_timing [get_cells -hierarchical TPOO7242_5]
        Info (332166): set_disable_timing [get_cells -hierarchical TPOO7242_6]
        Info (332166): set_disable_timing [get_cells -hierarchical TPOO7242_7]
        Info (332166): set_disable_timing [get_cells -hierarchical ZNXJ5711_0]
    Info (332165): Entity alt_jtag_atlantic
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity pzdyqx_impl
        Info (332166): set_false_path -from [get_keepers {altera_reserved_tdi}] -to [get_keepers {pzdyqx*}]
    Info (332165): Entity sld_jtag_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'S4PU-16.out.sdc'
Warning (332174): Ignored filter at S4PU-16.out.sdc(41): clock could not be matched with a port
Warning (332049): Ignored create_clock at S4PU-16.out.sdc(41): Argument <targets> is an empty collection
    Info (332050): create_clock -name {clock} -period 20.000 [get_ports { clock }]
Warning (332043): Overwriting existing clock: altera_reserved_tck
Info (332104): Reading SDC File: 'qsys/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'qsys/synthesis/submodules/integration_nios2_cpu.sdc'
Warning (332125): Found combinational loop of 277 nodes
    Warning (332126): Node "u0|s4pu_cpu|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux3~2|combout"
    Warning (332126): Node "u0|s4pu_cpu|Add0~24|dataa"
    Warning (332126): Node "u0|s4pu_cpu|Add0~24|combout"
    Warning (332126): Node "u0|s4pu_cpu|Equal0~3|dataa"
    Warning (332126): Node "u0|s4pu_cpu|Equal0~3|combout"
    Warning (332126): Node "u0|s4pu_cpu|Equal0~4|datad"
    Warning (332126): Node "u0|s4pu_cpu|Equal0~4|combout"
    Warning (332126): Node "u0|s4pu_cpu|LessThan3~0|datab"
    Warning (332126): Node "u0|s4pu_cpu|LessThan3~0|combout"
    Warning (332126): Node "u0|s4pu_cpu|cpu_readdata~36|dataa"
    Warning (332126): Node "u0|s4pu_cpu|cpu_readdata~36|combout"
    Warning (332126): Node "u0|s4pu_cpu|cpu_readdata~37|dataa"
    Warning (332126): Node "u0|s4pu_cpu|cpu_readdata~37|combout"
    Warning (332126): Node "u0|s4pu_cpu|cpu_readdata[8]~2|datab"
    Warning (332126): Node "u0|s4pu_cpu|cpu_readdata[8]~2|combout"
    Warning (332126): Node "u0|s4pu_cpu|cpu_readdata[4]~13|datab"
    Warning (332126): Node "u0|s4pu_cpu|cpu_readdata[4]~13|combout"
    Warning (332126): Node "u0|s4pu_cpu|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux11~1|dataa"
    Warning (332126): Node "u0|s4pu_cpu|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux11~1|combout"
    Warning (332126): Node "u0|s4pu_cpu|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux11~2|datab"
    Warning (332126): Node "u0|s4pu_cpu|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux11~2|combout"
    Warning (332126): Node "u0|s4pu_cpu|Add0~8|dataa"
    Warning (332126): Node "u0|s4pu_cpu|Add0~8|combout"
    Warning (332126): Node "u0|s4pu_cpu|Equal0~1|dataa"
    Warning (332126): Node "u0|s4pu_cpu|Equal0~1|combout"
    Warning (332126): Node "u0|s4pu_cpu|Equal0~4|datab"
    Warning (332126): Node "u0|s4pu_cpu|Add0~8|cout"
    Warning (332126): Node "u0|s4pu_cpu|Add0~10|cin"
    Warning (332126): Node "u0|s4pu_cpu|Add0~10|combout"
    Warning (332126): Node "u0|s4pu_cpu|Equal0~1|datab"
    Warning (332126): Node "u0|s4pu_cpu|Add0~10|cout"
    Warning (332126): Node "u0|s4pu_cpu|Add0~12|cin"
    Warning (332126): Node "u0|s4pu_cpu|Add0~12|combout"
    Warning (332126): Node "u0|s4pu_cpu|Equal0~1|datac"
    Warning (332126): Node "u0|s4pu_cpu|Add0~12|cout"
    Warning (332126): Node "u0|s4pu_cpu|Add0~14|cin"
    Warning (332126): Node "u0|s4pu_cpu|Add0~14|combout"
    Warning (332126): Node "u0|s4pu_cpu|Equal0~1|datad"
    Warning (332126): Node "u0|s4pu_cpu|Add0~14|cout"
    Warning (332126): Node "u0|s4pu_cpu|Add0~16|cin"
    Warning (332126): Node "u0|s4pu_cpu|Add0~16|combout"
    Warning (332126): Node "u0|s4pu_cpu|Equal0~2|dataa"
    Warning (332126): Node "u0|s4pu_cpu|Equal0~2|combout"
    Warning (332126): Node "u0|s4pu_cpu|Equal0~4|datac"
    Warning (332126): Node "u0|s4pu_cpu|Add0~16|cout"
    Warning (332126): Node "u0|s4pu_cpu|Add0~18|cin"
    Warning (332126): Node "u0|s4pu_cpu|Add0~18|combout"
    Warning (332126): Node "u0|s4pu_cpu|Equal0~2|datab"
    Warning (332126): Node "u0|s4pu_cpu|Add0~18|cout"
    Warning (332126): Node "u0|s4pu_cpu|Add0~20|cin"
    Warning (332126): Node "u0|s4pu_cpu|Add0~20|combout"
    Warning (332126): Node "u0|s4pu_cpu|Equal0~2|datac"
    Warning (332126): Node "u0|s4pu_cpu|Add0~20|cout"
    Warning (332126): Node "u0|s4pu_cpu|Add0~22|cin"
    Warning (332126): Node "u0|s4pu_cpu|Add0~22|combout"
    Warning (332126): Node "u0|s4pu_cpu|Equal0~2|datad"
    Warning (332126): Node "u0|s4pu_cpu|Add0~22|cout"
    Warning (332126): Node "u0|s4pu_cpu|Add0~24|cin"
    Warning (332126): Node "u0|s4pu_cpu|Add0~24|cout"
    Warning (332126): Node "u0|s4pu_cpu|Add0~26|cin"
    Warning (332126): Node "u0|s4pu_cpu|Add0~26|combout"
    Warning (332126): Node "u0|s4pu_cpu|Equal0~3|datab"
    Warning (332126): Node "u0|s4pu_cpu|Add0~26|cout"
    Warning (332126): Node "u0|s4pu_cpu|Add0~28|cin"
    Warning (332126): Node "u0|s4pu_cpu|Add0~28|combout"
    Warning (332126): Node "u0|s4pu_cpu|Equal0~3|datac"
    Warning (332126): Node "u0|s4pu_cpu|Add0~28|cout"
    Warning (332126): Node "u0|s4pu_cpu|Add0~30|cin"
    Warning (332126): Node "u0|s4pu_cpu|Add0~30|combout"
    Warning (332126): Node "u0|s4pu_cpu|Equal0~3|datad"
    Warning (332126): Node "u0|s4pu_cpu|cpu_readdata[4]~12|dataa"
    Warning (332126): Node "u0|s4pu_cpu|cpu_readdata[4]~12|combout"
    Warning (332126): Node "u0|s4pu_cpu|cpu_readdata[4]~13|datac"
    Warning (332126): Node "u0|s4pu_cpu|cpu_readdata[10]~25|datab"
    Warning (332126): Node "u0|s4pu_cpu|cpu_readdata[10]~25|combout"
    Warning (332126): Node "u0|s4pu_cpu|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux5~1|dataa"
    Warning (332126): Node "u0|s4pu_cpu|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux5~1|combout"
    Warning (332126): Node "u0|s4pu_cpu|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux5~2|datab"
    Warning (332126): Node "u0|s4pu_cpu|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux5~2|combout"
    Warning (332126): Node "u0|s4pu_cpu|Add0~20|dataa"
    Warning (332126): Node "u0|s4pu_cpu|cpu_readdata[10]~24|dataa"
    Warning (332126): Node "u0|s4pu_cpu|cpu_readdata[10]~24|combout"
    Warning (332126): Node "u0|s4pu_cpu|cpu_readdata[10]~25|datac"
    Warning (332126): Node "u0|s4pu_cpu|cpu_readdata[9]~22|datac"
    Warning (332126): Node "u0|s4pu_cpu|cpu_readdata[9]~22|combout"
    Warning (332126): Node "u0|s4pu_cpu|cpu_readdata[9]~23|datac"
    Warning (332126): Node "u0|s4pu_cpu|cpu_readdata[9]~23|combout"
    Warning (332126): Node "u0|s4pu_cpu|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux6~0|datab"
    Warning (332126): Node "u0|s4pu_cpu|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux6~0|combout"
    Warning (332126): Node "u0|s4pu_cpu|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux6~1|datac"
    Warning (332126): Node "u0|s4pu_cpu|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux6~1|combout"
    Warning (332126): Node "u0|s4pu_cpu|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux6~2|datab"
    Warning (332126): Node "u0|s4pu_cpu|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux6~2|combout"
    Warning (332126): Node "u0|s4pu_cpu|Add0~18|dataa"
    Warning (332126): Node "u0|s4pu_cpu|cpu_readdata[8]~21|datab"
    Warning (332126): Node "u0|s4pu_cpu|cpu_readdata[8]~21|combout"
    Warning (332126): Node "u0|s4pu_cpu|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux7~1|dataa"
    Warning (332126): Node "u0|s4pu_cpu|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux7~1|combout"
    Warning (332126): Node "u0|s4pu_cpu|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux7~2|datab"
    Warning (332126): Node "u0|s4pu_cpu|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux7~2|combout"
    Warning (332126): Node "u0|s4pu_cpu|Add0~16|dataa"
    Warning (332126): Node "u0|s4pu_cpu|cpu_readdata[8]~20|dataa"
    Warning (332126): Node "u0|s4pu_cpu|cpu_readdata[8]~20|combout"
    Warning (332126): Node "u0|s4pu_cpu|cpu_readdata[8]~21|datac"
    Warning (332126): Node "u0|s4pu_cpu|cpu_readdata[7]~18|datac"
    Warning (332126): Node "u0|s4pu_cpu|cpu_readdata[7]~18|combout"
    Warning (332126): Node "u0|s4pu_cpu|cpu_readdata[7]~19|datac"
    Warning (332126): Node "u0|s4pu_cpu|cpu_readdata[7]~19|combout"
    Warning (332126): Node "u0|s4pu_cpu|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux8~0|datab"
    Warning (332126): Node "u0|s4pu_cpu|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux8~0|combout"
    Warning (332126): Node "u0|s4pu_cpu|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux8~1|datac"
    Warning (332126): Node "u0|s4pu_cpu|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux8~1|combout"
    Warning (332126): Node "u0|s4pu_cpu|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux8~2|datab"
    Warning (332126): Node "u0|s4pu_cpu|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux8~2|combout"
    Warning (332126): Node "u0|s4pu_cpu|Add0~14|dataa"
    Warning (332126): Node "u0|s4pu_cpu|cpu_readdata[6]~17|datab"
    Warning (332126): Node "u0|s4pu_cpu|cpu_readdata[6]~17|combout"
    Warning (332126): Node "u0|s4pu_cpu|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux9~1|dataa"
    Warning (332126): Node "u0|s4pu_cpu|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux9~1|combout"
    Warning (332126): Node "u0|s4pu_cpu|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux9~2|datab"
    Warning (332126): Node "u0|s4pu_cpu|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux9~2|combout"
    Warning (332126): Node "u0|s4pu_cpu|Add0~12|dataa"
    Warning (332126): Node "u0|s4pu_cpu|cpu_readdata[6]~16|dataa"
    Warning (332126): Node "u0|s4pu_cpu|cpu_readdata[6]~16|combout"
    Warning (332126): Node "u0|s4pu_cpu|cpu_readdata[6]~17|datac"
    Warning (332126): Node "u0|s4pu_cpu|cpu_readdata[5]~14|datac"
    Warning (332126): Node "u0|s4pu_cpu|cpu_readdata[5]~14|combout"
    Warning (332126): Node "u0|s4pu_cpu|cpu_readdata[5]~15|datac"
    Warning (332126): Node "u0|s4pu_cpu|cpu_readdata[5]~15|combout"
    Warning (332126): Node "u0|s4pu_cpu|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux10~0|datab"
    Warning (332126): Node "u0|s4pu_cpu|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux10~0|combout"
    Warning (332126): Node "u0|s4pu_cpu|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux10~1|datac"
    Warning (332126): Node "u0|s4pu_cpu|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux10~1|combout"
    Warning (332126): Node "u0|s4pu_cpu|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux10~2|datab"
    Warning (332126): Node "u0|s4pu_cpu|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux10~2|combout"
    Warning (332126): Node "u0|s4pu_cpu|Add0~10|dataa"
    Warning (332126): Node "u0|s4pu_cpu|cpu_readdata[3]~10|datac"
    Warning (332126): Node "u0|s4pu_cpu|cpu_readdata[3]~10|combout"
    Warning (332126): Node "u0|s4pu_cpu|cpu_readdata[3]~11|datac"
    Warning (332126): Node "u0|s4pu_cpu|cpu_readdata[3]~11|combout"
    Warning (332126): Node "u0|s4pu_cpu|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux12~0|datab"
    Warning (332126): Node "u0|s4pu_cpu|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux12~0|combout"
    Warning (332126): Node "u0|s4pu_cpu|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux12~1|datac"
    Warning (332126): Node "u0|s4pu_cpu|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux12~1|combout"
    Warning (332126): Node "u0|s4pu_cpu|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux12~2|datab"
    Warning (332126): Node "u0|s4pu_cpu|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux12~2|combout"
    Warning (332126): Node "u0|s4pu_cpu|Add0~6|dataa"
    Warning (332126): Node "u0|s4pu_cpu|Add0~6|combout"
    Warning (332126): Node "u0|s4pu_cpu|Equal0~0|datad"
    Warning (332126): Node "u0|s4pu_cpu|Equal0~0|combout"
    Warning (332126): Node "u0|s4pu_cpu|Equal0~4|dataa"
    Warning (332126): Node "u0|s4pu_cpu|Add0~6|cout"
    Warning (332126): Node "u0|s4pu_cpu|Add0~8|cin"
    Warning (332126): Node "u0|s4pu_cpu|cpu_readdata[14]~32|datac"
    Warning (332126): Node "u0|s4pu_cpu|cpu_readdata[14]~32|combout"
    Warning (332126): Node "u0|s4pu_cpu|cpu_readdata[14]~33|datac"
    Warning (332126): Node "u0|s4pu_cpu|cpu_readdata[14]~33|combout"
    Warning (332126): Node "u0|s4pu_cpu|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux1~0|datab"
    Warning (332126): Node "u0|s4pu_cpu|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux1~0|combout"
    Warning (332126): Node "u0|s4pu_cpu|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux1~1|datac"
    Warning (332126): Node "u0|s4pu_cpu|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux1~1|combout"
    Warning (332126): Node "u0|s4pu_cpu|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux1~2|datab"
    Warning (332126): Node "u0|s4pu_cpu|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux1~2|combout"
    Warning (332126): Node "u0|s4pu_cpu|cpu_readdata~36|datac"
    Warning (332126): Node "u0|s4pu_cpu|Add0~28|dataa"
    Warning (332126): Node "u0|s4pu_cpu|cpu_readdata[2]~9|datab"
    Warning (332126): Node "u0|s4pu_cpu|cpu_readdata[2]~9|combout"
    Warning (332126): Node "u0|s4pu_cpu|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux13~1|dataa"
    Warning (332126): Node "u0|s4pu_cpu|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux13~1|combout"
    Warning (332126): Node "u0|s4pu_cpu|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux13~2|datab"
    Warning (332126): Node "u0|s4pu_cpu|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux13~2|combout"
    Warning (332126): Node "u0|s4pu_cpu|Add0~4|dataa"
    Warning (332126): Node "u0|s4pu_cpu|Add0~4|combout"
    Warning (332126): Node "u0|s4pu_cpu|Equal0~0|datac"
    Warning (332126): Node "u0|s4pu_cpu|Add0~4|cout"
    Warning (332126): Node "u0|s4pu_cpu|Add0~6|cin"
    Warning (332126): Node "u0|s4pu_cpu|cpu_readdata[2]~8|dataa"
    Warning (332126): Node "u0|s4pu_cpu|cpu_readdata[2]~8|combout"
    Warning (332126): Node "u0|s4pu_cpu|cpu_readdata[2]~9|datac"
    Warning (332126): Node "u0|s4pu_cpu|cpu_readdata[1]~6|datac"
    Warning (332126): Node "u0|s4pu_cpu|cpu_readdata[1]~6|combout"
    Warning (332126): Node "u0|s4pu_cpu|cpu_readdata[1]~7|datac"
    Warning (332126): Node "u0|s4pu_cpu|cpu_readdata[1]~7|combout"
    Warning (332126): Node "u0|s4pu_cpu|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux14~0|datab"
    Warning (332126): Node "u0|s4pu_cpu|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux14~0|combout"
    Warning (332126): Node "u0|s4pu_cpu|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux14~1|datac"
    Warning (332126): Node "u0|s4pu_cpu|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux14~1|combout"
    Warning (332126): Node "u0|s4pu_cpu|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux14~2|datab"
    Warning (332126): Node "u0|s4pu_cpu|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux14~2|combout"
    Warning (332126): Node "u0|s4pu_cpu|Add0~2|dataa"
    Warning (332126): Node "u0|s4pu_cpu|Add0~2|combout"
    Warning (332126): Node "u0|s4pu_cpu|Equal0~0|datab"
    Warning (332126): Node "u0|s4pu_cpu|Add0~2|cout"
    Warning (332126): Node "u0|s4pu_cpu|Add0~4|cin"
    Warning (332126): Node "u0|s4pu_cpu|cpu_readdata[0]~5|datab"
    Warning (332126): Node "u0|s4pu_cpu|cpu_readdata[0]~5|combout"
    Warning (332126): Node "u0|s4pu_cpu|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux15~1|dataa"
    Warning (332126): Node "u0|s4pu_cpu|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux15~1|combout"
    Warning (332126): Node "u0|s4pu_cpu|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux15~2|datab"
    Warning (332126): Node "u0|s4pu_cpu|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux15~2|combout"
    Warning (332126): Node "u0|s4pu_cpu|Add0~0|dataa"
    Warning (332126): Node "u0|s4pu_cpu|Add0~0|combout"
    Warning (332126): Node "u0|s4pu_cpu|Equal0~0|dataa"
    Warning (332126): Node "u0|s4pu_cpu|Add0~0|cout"
    Warning (332126): Node "u0|s4pu_cpu|Add0~2|cin"
    Warning (332126): Node "u0|s4pu_cpu|cpu_readdata[0]~4|dataa"
    Warning (332126): Node "u0|s4pu_cpu|cpu_readdata[0]~4|combout"
    Warning (332126): Node "u0|s4pu_cpu|cpu_readdata[0]~5|datac"
    Warning (332126): Node "u0|s4pu_cpu|cpu_readdata[13]~28|datac"
    Warning (332126): Node "u0|s4pu_cpu|cpu_readdata[13]~28|combout"
    Warning (332126): Node "u0|s4pu_cpu|cpu_readdata[13]~29|datac"
    Warning (332126): Node "u0|s4pu_cpu|cpu_readdata[13]~29|combout"
    Warning (332126): Node "u0|s4pu_cpu|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux2~1|dataa"
    Warning (332126): Node "u0|s4pu_cpu|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux2~1|combout"
    Warning (332126): Node "u0|s4pu_cpu|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux2~2|datab"
    Warning (332126): Node "u0|s4pu_cpu|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux2~2|combout"
    Warning (332126): Node "u0|s4pu_cpu|cpu_readdata~36|datab"
    Warning (332126): Node "u0|s4pu_cpu|Add0~26|dataa"
    Warning (332126): Node "u0|s4pu_cpu|cpu_readdata[11]~26|datac"
    Warning (332126): Node "u0|s4pu_cpu|cpu_readdata[11]~26|combout"
    Warning (332126): Node "u0|s4pu_cpu|cpu_readdata[11]~27|datac"
    Warning (332126): Node "u0|s4pu_cpu|cpu_readdata[11]~27|combout"
    Warning (332126): Node "u0|s4pu_cpu|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux4~0|datab"
    Warning (332126): Node "u0|s4pu_cpu|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux4~0|combout"
    Warning (332126): Node "u0|s4pu_cpu|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux4~1|datac"
    Warning (332126): Node "u0|s4pu_cpu|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux4~1|combout"
    Warning (332126): Node "u0|s4pu_cpu|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux4~2|datab"
    Warning (332126): Node "u0|s4pu_cpu|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux4~2|combout"
    Warning (332126): Node "u0|s4pu_cpu|Add0~22|dataa"
    Warning (332126): Node "u0|s4pu_cpu|cpu_readdata[12]~31|datab"
    Warning (332126): Node "u0|s4pu_cpu|cpu_readdata[12]~31|combout"
    Warning (332126): Node "u0|s4pu_cpu|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux3~0|datab"
    Warning (332126): Node "u0|s4pu_cpu|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux3~0|combout"
    Warning (332126): Node "u0|s4pu_cpu|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux3~1|datac"
    Warning (332126): Node "u0|s4pu_cpu|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux3~1|combout"
    Warning (332126): Node "u0|s4pu_cpu|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux3~2|datab"
    Warning (332126): Node "u0|s4pu_cpu|cpu_readdata[12]~30|dataa"
    Warning (332126): Node "u0|s4pu_cpu|cpu_readdata[12]~30|combout"
    Warning (332126): Node "u0|s4pu_cpu|cpu_readdata[12]~31|datac"
    Warning (332126): Node "u0|s4pu_cpu|cpu_readdata[15]~35|datab"
    Warning (332126): Node "u0|s4pu_cpu|cpu_readdata[15]~35|combout"
    Warning (332126): Node "u0|s4pu_cpu|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux0~2|dataa"
    Warning (332126): Node "u0|s4pu_cpu|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux0~2|combout"
    Warning (332126): Node "u0|s4pu_cpu|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux0~3|datab"
    Warning (332126): Node "u0|s4pu_cpu|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux0~3|combout"
    Warning (332126): Node "u0|s4pu_cpu|cpu_readdata~37|datab"
    Warning (332126): Node "u0|s4pu_cpu|Add0~30|dataa"
    Warning (332126): Node "u0|s4pu_cpu|cpu_readdata[15]~34|dataa"
    Warning (332126): Node "u0|s4pu_cpu|cpu_readdata[15]~34|combout"
    Warning (332126): Node "u0|s4pu_cpu|cpu_readdata[15]~35|datac"
    Warning (332126): Node "u0|s4pu_cpu|cpu_readdata[8]~3|dataa"
    Warning (332126): Node "u0|s4pu_cpu|cpu_readdata[8]~3|combout"
    Warning (332126): Node "u0|s4pu_cpu|cpu_readdata[4]~12|datac"
    Warning (332126): Node "u0|s4pu_cpu|cpu_readdata[10]~24|datac"
    Warning (332126): Node "u0|s4pu_cpu|cpu_readdata[9]~23|datab"
    Warning (332126): Node "u0|s4pu_cpu|cpu_readdata[9]~22|dataa"
    Warning (332126): Node "u0|s4pu_cpu|cpu_readdata[8]~20|datac"
    Warning (332126): Node "u0|s4pu_cpu|cpu_readdata[7]~19|datab"
    Warning (332126): Node "u0|s4pu_cpu|cpu_readdata[7]~18|dataa"
    Warning (332126): Node "u0|s4pu_cpu|cpu_readdata[6]~16|datac"
    Warning (332126): Node "u0|s4pu_cpu|cpu_readdata[5]~15|datab"
    Warning (332126): Node "u0|s4pu_cpu|cpu_readdata[5]~14|dataa"
    Warning (332126): Node "u0|s4pu_cpu|cpu_readdata[3]~11|datab"
    Warning (332126): Node "u0|s4pu_cpu|cpu_readdata[3]~10|dataa"
    Warning (332126): Node "u0|s4pu_cpu|cpu_readdata[14]~33|datab"
    Warning (332126): Node "u0|s4pu_cpu|cpu_readdata[14]~32|dataa"
    Warning (332126): Node "u0|s4pu_cpu|cpu_readdata[2]~8|datac"
    Warning (332126): Node "u0|s4pu_cpu|cpu_readdata[1]~7|datab"
    Warning (332126): Node "u0|s4pu_cpu|cpu_readdata[1]~6|dataa"
    Warning (332126): Node "u0|s4pu_cpu|cpu_readdata[0]~4|datac"
    Warning (332126): Node "u0|s4pu_cpu|cpu_readdata[13]~29|datab"
    Warning (332126): Node "u0|s4pu_cpu|cpu_readdata[13]~28|dataa"
    Warning (332126): Node "u0|s4pu_cpu|cpu_readdata[11]~27|datab"
    Warning (332126): Node "u0|s4pu_cpu|cpu_readdata[11]~26|dataa"
    Warning (332126): Node "u0|s4pu_cpu|cpu_readdata[15]~34|datac"
    Warning (332126): Node "u0|s4pu_cpu|cpu_readdata[12]~30|datac"
    Warning (332126): Node "u0|s4pu_cpu|cpu_readdata~37|datad"
Critical Warning (332081): Design contains combinational loop of 277 nodes. Estimating the delays through the loop.
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 2 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   20.000 altera_reserved_tck
    Info (332111):   20.000     CLOCK_50
Info (176353): Automatically promoted node CLOCK_50 (placed in PIN N2 (CLK0, LVDSCLK0p, Input))
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2
Info (176353): Automatically promoted node altera_internal_jtag~TCKUTAP 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneii_ZNXJ5711_gen_0:cycloneii_ZNXJ5711_gen_1|TPOO7242_7 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneii_ZNXJ5711_gen_0:cycloneii_ZNXJ5711_gen_1|TPOO7242_7~0
Info (176353): Automatically promoted node pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneii_ZNXJ5711_gen_0:cycloneii_ZNXJ5711_gen_1|ZNXJ5711_0 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node integration:u0|integration_nios2_cpu:nios2_cpu|hq3myc14108phmpo7y7qmhbp98hy0vq~0 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_nios2_oci_debug:the_integration_nios2_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1
Info (176353): Automatically promoted node integration:u0|integration_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node integration:u0|integration_nios2_cpu:nios2_cpu|hq3myc14108phmpo7y7qmhbp98hy0vq~0
        Info (176357): Destination node integration:u0|integration_rst_controller:rst_controller|altera_reset_controller:rst_controller|WideOr0~0
        Info (176357): Destination node integration:u0|S4PU_Daughterboard:s4pu_cpu|cpu_reset_n~6
        Info (176357): Destination node integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|next_state.SWAP_1~0
        Info (176357): Destination node integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|next_state.LOAD_1~0
        Info (176357): Destination node integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|next_state.STORE_1~0
        Info (176357): Destination node integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|next_state.PICK_1~0
        Info (176357): Destination node integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|next_state.FETCH~0
Info (176353): Automatically promoted node sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell
Info (176353): Automatically promoted node sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0] 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~15
        Info (176357): Destination node integration:u0|S4PU_Daughterboard:s4pu_cpu|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_qia1:auto_generated|sld_mod_ram_rom:mgl_prim2|tdo~1
        Info (176357): Destination node integration:u0|S4PU_Daughterboard:s4pu_cpu|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_qia1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg~0
        Info (176357): Destination node integration:u0|S4PU_Daughterboard:s4pu_cpu|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_qia1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~0
Info (176353): Automatically promoted node sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~0
        Info (176357): Destination node sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~1
        Info (176357): Destination node sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]~_wirecell
Info (176353): Automatically promoted node pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|HENC6638~0 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3] 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~19
        Info (176357): Destination node integration:u0|S4PU_Daughterboard:s4pu_cpu|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_qia1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~1
        Info (176357): Destination node integration:u0|S4PU_Daughterboard:s4pu_cpu|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_qia1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~2
        Info (176357): Destination node integration:u0|S4PU_Daughterboard:s4pu_cpu|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_qia1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~3
Info (176353): Automatically promoted node integration:u0|S4PU_Daughterboard:s4pu_cpu|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_qia1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~0 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|process_0~0 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node integration:u0|integration_rst_controller:rst_controller|altera_reset_controller:rst_controller|merged_reset~0 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Warning (15705): Ignored locations or region assignments to the following nodes
    Warning (15706): Node "AUD_ADCDAT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AUD_ADCLRCK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AUD_BCLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AUD_DACDAT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AUD_DACLRCK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AUD_XCK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "CLOCK_27" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_BA_0" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_BA_1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_CAS_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_CKE" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_CS_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_LDQM" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_RAS_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_UDQM" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_WE_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET_CMD" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET_CS_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET_DATA[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET_DATA[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET_DATA[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET_DATA[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET_DATA[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET_DATA[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET_DATA[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET_DATA[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET_DATA[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET_DATA[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET_DATA[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET_DATA[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET_DATA[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET_DATA[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET_DATA[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET_DATA[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET_INT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET_RD_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET_RST_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET_WR_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "EXT_CLOCK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[17]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[18]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[19]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[20]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[21]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_CE_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_DQ[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_DQ[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_DQ[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_DQ[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_DQ[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_DQ[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_DQ[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_DQ[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_OE_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_RST_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_WE_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[17]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[18]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[19]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[20]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[21]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[22]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[23]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[24]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[25]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[26]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[27]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[28]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[29]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[30]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[31]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[32]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[33]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[34]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[35]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[17]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[18]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[19]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[20]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[21]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[22]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[23]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[24]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[25]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[26]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[27]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[28]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[29]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[30]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[31]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[32]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[33]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[34]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[35]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX6[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX6[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX6[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX6[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX6[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX6[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX6[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX7[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX7[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX7[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX7[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX7[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX7[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX7[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "I2C_SCLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "I2C_SDAT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "IRDA_RXD" is assigned to location or region, but does not exist in design
    Warning (15706): Node "IRDA_TXD" is assigned to location or region, but does not exist in design
    Warning (15706): Node "KEY[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "KEY[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "KEY[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_BLON" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_DATA[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_DATA[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_DATA[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_DATA[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_DATA[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_DATA[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_DATA[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_DATA[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_EN" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_ON" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_RS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_RW" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDG[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDG[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDG[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDG[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDG[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDG[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDG[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDG[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDG[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[17]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_ADDR[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_ADDR[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_CS_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DACK0_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DACK1_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DREQ0" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DREQ1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_FSPEED" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_INT0" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_INT1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_LSPEED" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_RD_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_RST_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_WR_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PS2_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PS2_DAT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SD_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SD_CMD" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SD_DAT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SD_DAT3" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[17]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_CE_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_LB_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_OE_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_UB_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_WE_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TCK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TCS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TDI" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TDO" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_HS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_RESET" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_VS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "UART_RXD" is assigned to location or region, but does not exist in design
    Warning (15706): Node "UART_TXD" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_BLANK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_HS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_SYNC" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_VS" is assigned to location or region, but does not exist in design
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:04
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:03
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:04
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 7% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 30% of the available device resources in the region that extends from location X44_Y12 to location X54_Y23
Info (170194): Fitter routing operations ending: elapsed time is 00:00:05
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
    Info (170200): Optimizations that may affect the design's timing were skipped
Info (11888): Total time spent on timing analysis during the Fitter is 4.44 seconds.
Info (306004): Started post-fitting delay annotation
Warning (306006): Found 16 output pins without output pin load capacitance assignment
    Info (306007): Pin "LEDR[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[15]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
Info (306005): Delay annotation completed successfully
Info (306004): Started post-fitting delay annotation
Info (306005): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:07
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (169174): The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'.
Info (144001): Generated suppressed messages file /home/baioc/Applications/FPGA/S4PU/quartus/output_files/S4PU-16.fit.smsg
Info: Quartus II 64-Bit Fitter was successful. 0 errors, 694 warnings
    Info: Peak virtual memory: 773 megabytes
    Info: Processing ended: Tue Nov 20 15:22:52 2018
    Info: Elapsed time: 00:00:35
    Info: Total CPU time (on all processors): 00:00:33


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in /home/baioc/Applications/FPGA/S4PU/quartus/output_files/S4PU-16.fit.smsg.


