var Nsf__Emu_8cpp =
[
    [ "Nsf_File", "structNsf__File.html", "structNsf__File" ],
    [ "APU_NAMES", "Nsf__Emu_8cpp.html#a5ba9f89c71bc5870bfe350e116000009", null ],
    [ "check_nsf_header", "Nsf__Emu_8cpp.html#ad4c583956de73f267cb497ebccc9cb46", null ],
    [ "copy_nsf_fields", "Nsf__Emu_8cpp.html#aba226210a223533484cff5cca3e77fcf", null ],
    [ "new_nsf_emu", "Nsf__Emu_8cpp.html#a92eb04341dc9f21bb1add8fbe4b945a8", null ],
    [ "new_nsf_file", "Nsf__Emu_8cpp.html#a1118d3dbfad9e4e11d7fb88fd5c9264e", null ],
    [ "clock_divisor", "Nsf__Emu_8cpp.html#a2855c85a68e342f2709733ff00963b49", null ],
    [ "fme7_flag", "Nsf__Emu_8cpp.html#a7d9167046878484ca53499dfd4672afe", null ],
    [ "gme_nsf_type", "Nsf__Emu_8cpp.html#a46a807e21deb98b1cb874e11a300871e", null ],
    [ "gme_nsf_type_", "Nsf__Emu_8cpp.html#a775b6ccfc7c6bcb0036313c6d9c8c5ce", null ],
    [ "namco_flag", "Nsf__Emu_8cpp.html#a3536b01edd45840177eb1c0b50f69b68", null ],
    [ "vrc6_flag", "Nsf__Emu_8cpp.html#a3ea82ea7732cc8121e274ed4194e715a", null ]
];