// Seed: 3851962317
module module_0 (
    input tri  id_0,
    input tri  id_1,
    input tri0 id_2
);
  logic id_4;
  ;
  assign module_1.id_7 = 0;
endmodule
module module_1 (
    input wand id_0,
    input wand id_1,
    output tri id_2,
    output tri0 id_3,
    input tri0 id_4,
    input tri id_5,
    input wor id_6,
    input wor id_7,
    input uwire id_8,
    input tri1 id_9,
    input supply0 id_10
    , id_13,
    input tri1 id_11
);
  wire id_14, id_15;
  module_0 modCall_1 (
      id_8,
      id_11,
      id_4
  );
endmodule
