ERROR: [Synth 8-2576] procedural assignment to a non-register q is not permitted [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:1182]
ERROR: [Synth 8-2576] procedural assignment to a non-register q is not permitted [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:1183]
ERROR: [Synth 8-2576] procedural assignment to a non-register q is not permitted [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:1184]
ERROR: [Synth 8-2576] procedural assignment to a non-register q is not permitted [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:1302]
ERROR: [Synth 8-2576] procedural assignment to a non-register q is not permitted [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:1303]
ERROR: [Synth 8-2576] procedural assignment to a non-register q is not permitted [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:1304]
ERROR: [Synth 8-2576] procedural assignment to a non-register q is not permitted [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:1428]
ERROR: [Synth 8-2576] procedural assignment to a non-register q is not permitted [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:1429]
ERROR: [Synth 8-2576] procedural assignment to a non-register q is not permitted [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:1430]
ERROR: [Synth 8-2576] procedural assignment to a non-register q is not permitted [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:1431]
ERROR: [Synth 8-2576] procedural assignment to a non-register q is not permitted [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:1432]
ERROR: [Synth 8-2576] procedural assignment to a non-register q is not permitted [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:1433]
ERROR: [Synth 8-2576] procedural assignment to a non-register q is not permitted [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:1434]
ERROR: [Synth 8-2576] procedural assignment to a non-register q is not permitted [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:1435]
ERROR: [Synth 8-2576] procedural assignment to a non-register q is not permitted [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:1436]
ERROR: [Common 17-69] Command failed: Vivado Synthesis failed
