Classic Timing Analyzer report for ssd
Mon Dec 02 01:57:23 2019
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                            ;
+------------------------------+-------+---------------+----------------------------------+------+------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From ; To         ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+------+------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 0.448 ns                         ; stop ; counter[1] ; --         ; clk      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 10.045 ns                        ; PS.a ; dout[0]    ; clk        ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -0.218 ns                        ; stop ; counter[1] ; --         ; clk      ; 0            ;
; Clock Setup: 'clk'           ; N/A   ; None          ; 369.82 MHz ( period = 2.704 ns ) ; PS.c ; PS.cd      ; clk        ; clk      ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;      ;            ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+------+------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                           ;
+-------+------------------------------------------------+------------+------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From       ; To         ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+------------+------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 369.82 MHz ( period = 2.704 ns )               ; PS.c       ; PS.ab      ; clk        ; clk      ; None                        ; None                      ; 2.490 ns                ;
; N/A   ; 369.82 MHz ( period = 2.704 ns )               ; PS.c       ; PS.a       ; clk        ; clk      ; None                        ; None                      ; 2.490 ns                ;
; N/A   ; 369.82 MHz ( period = 2.704 ns )               ; PS.c       ; PS.f       ; clk        ; clk      ; None                        ; None                      ; 2.490 ns                ;
; N/A   ; 369.82 MHz ( period = 2.704 ns )               ; PS.c       ; PS.e       ; clk        ; clk      ; None                        ; None                      ; 2.490 ns                ;
; N/A   ; 369.82 MHz ( period = 2.704 ns )               ; PS.c       ; PS.fa      ; clk        ; clk      ; None                        ; None                      ; 2.490 ns                ;
; N/A   ; 369.82 MHz ( period = 2.704 ns )               ; PS.c       ; PS.ef      ; clk        ; clk      ; None                        ; None                      ; 2.490 ns                ;
; N/A   ; 369.82 MHz ( period = 2.704 ns )               ; PS.c       ; PS.de      ; clk        ; clk      ; None                        ; None                      ; 2.490 ns                ;
; N/A   ; 369.82 MHz ( period = 2.704 ns )               ; PS.c       ; PS.c       ; clk        ; clk      ; None                        ; None                      ; 2.490 ns                ;
; N/A   ; 369.82 MHz ( period = 2.704 ns )               ; PS.c       ; PS.d       ; clk        ; clk      ; None                        ; None                      ; 2.490 ns                ;
; N/A   ; 369.82 MHz ( period = 2.704 ns )               ; PS.c       ; PS.b       ; clk        ; clk      ; None                        ; None                      ; 2.490 ns                ;
; N/A   ; 369.82 MHz ( period = 2.704 ns )               ; PS.c       ; PS.bc      ; clk        ; clk      ; None                        ; None                      ; 2.490 ns                ;
; N/A   ; 369.82 MHz ( period = 2.704 ns )               ; PS.c       ; PS.cd      ; clk        ; clk      ; None                        ; None                      ; 2.490 ns                ;
; N/A   ; 372.44 MHz ( period = 2.685 ns )               ; PS.d       ; PS.ab      ; clk        ; clk      ; None                        ; None                      ; 2.471 ns                ;
; N/A   ; 372.44 MHz ( period = 2.685 ns )               ; PS.d       ; PS.a       ; clk        ; clk      ; None                        ; None                      ; 2.471 ns                ;
; N/A   ; 372.44 MHz ( period = 2.685 ns )               ; PS.d       ; PS.f       ; clk        ; clk      ; None                        ; None                      ; 2.471 ns                ;
; N/A   ; 372.44 MHz ( period = 2.685 ns )               ; PS.d       ; PS.e       ; clk        ; clk      ; None                        ; None                      ; 2.471 ns                ;
; N/A   ; 372.44 MHz ( period = 2.685 ns )               ; PS.d       ; PS.fa      ; clk        ; clk      ; None                        ; None                      ; 2.471 ns                ;
; N/A   ; 372.44 MHz ( period = 2.685 ns )               ; PS.d       ; PS.ef      ; clk        ; clk      ; None                        ; None                      ; 2.471 ns                ;
; N/A   ; 372.44 MHz ( period = 2.685 ns )               ; PS.d       ; PS.de      ; clk        ; clk      ; None                        ; None                      ; 2.471 ns                ;
; N/A   ; 372.44 MHz ( period = 2.685 ns )               ; PS.d       ; PS.c       ; clk        ; clk      ; None                        ; None                      ; 2.471 ns                ;
; N/A   ; 372.44 MHz ( period = 2.685 ns )               ; PS.d       ; PS.d       ; clk        ; clk      ; None                        ; None                      ; 2.471 ns                ;
; N/A   ; 372.44 MHz ( period = 2.685 ns )               ; PS.d       ; PS.b       ; clk        ; clk      ; None                        ; None                      ; 2.471 ns                ;
; N/A   ; 372.44 MHz ( period = 2.685 ns )               ; PS.d       ; PS.bc      ; clk        ; clk      ; None                        ; None                      ; 2.471 ns                ;
; N/A   ; 372.44 MHz ( period = 2.685 ns )               ; PS.d       ; PS.cd      ; clk        ; clk      ; None                        ; None                      ; 2.471 ns                ;
; N/A   ; 400.48 MHz ( period = 2.497 ns )               ; PS.b       ; PS.ab      ; clk        ; clk      ; None                        ; None                      ; 2.283 ns                ;
; N/A   ; 400.48 MHz ( period = 2.497 ns )               ; PS.b       ; PS.a       ; clk        ; clk      ; None                        ; None                      ; 2.283 ns                ;
; N/A   ; 400.48 MHz ( period = 2.497 ns )               ; PS.b       ; PS.f       ; clk        ; clk      ; None                        ; None                      ; 2.283 ns                ;
; N/A   ; 400.48 MHz ( period = 2.497 ns )               ; PS.b       ; PS.e       ; clk        ; clk      ; None                        ; None                      ; 2.283 ns                ;
; N/A   ; 400.48 MHz ( period = 2.497 ns )               ; PS.b       ; PS.fa      ; clk        ; clk      ; None                        ; None                      ; 2.283 ns                ;
; N/A   ; 400.48 MHz ( period = 2.497 ns )               ; PS.b       ; PS.ef      ; clk        ; clk      ; None                        ; None                      ; 2.283 ns                ;
; N/A   ; 400.48 MHz ( period = 2.497 ns )               ; PS.b       ; PS.de      ; clk        ; clk      ; None                        ; None                      ; 2.283 ns                ;
; N/A   ; 400.48 MHz ( period = 2.497 ns )               ; PS.b       ; PS.c       ; clk        ; clk      ; None                        ; None                      ; 2.283 ns                ;
; N/A   ; 400.48 MHz ( period = 2.497 ns )               ; PS.b       ; PS.d       ; clk        ; clk      ; None                        ; None                      ; 2.283 ns                ;
; N/A   ; 400.48 MHz ( period = 2.497 ns )               ; PS.b       ; PS.b       ; clk        ; clk      ; None                        ; None                      ; 2.283 ns                ;
; N/A   ; 400.48 MHz ( period = 2.497 ns )               ; PS.b       ; PS.bc      ; clk        ; clk      ; None                        ; None                      ; 2.283 ns                ;
; N/A   ; 400.48 MHz ( period = 2.497 ns )               ; PS.b       ; PS.cd      ; clk        ; clk      ; None                        ; None                      ; 2.283 ns                ;
; N/A   ; 416.32 MHz ( period = 2.402 ns )               ; PS.a       ; PS.ab      ; clk        ; clk      ; None                        ; None                      ; 2.188 ns                ;
; N/A   ; 416.32 MHz ( period = 2.402 ns )               ; PS.a       ; PS.a       ; clk        ; clk      ; None                        ; None                      ; 2.188 ns                ;
; N/A   ; 416.32 MHz ( period = 2.402 ns )               ; PS.a       ; PS.f       ; clk        ; clk      ; None                        ; None                      ; 2.188 ns                ;
; N/A   ; 416.32 MHz ( period = 2.402 ns )               ; PS.a       ; PS.e       ; clk        ; clk      ; None                        ; None                      ; 2.188 ns                ;
; N/A   ; 416.32 MHz ( period = 2.402 ns )               ; PS.a       ; PS.fa      ; clk        ; clk      ; None                        ; None                      ; 2.188 ns                ;
; N/A   ; 416.32 MHz ( period = 2.402 ns )               ; PS.a       ; PS.ef      ; clk        ; clk      ; None                        ; None                      ; 2.188 ns                ;
; N/A   ; 416.32 MHz ( period = 2.402 ns )               ; PS.a       ; PS.de      ; clk        ; clk      ; None                        ; None                      ; 2.188 ns                ;
; N/A   ; 416.32 MHz ( period = 2.402 ns )               ; PS.a       ; PS.c       ; clk        ; clk      ; None                        ; None                      ; 2.188 ns                ;
; N/A   ; 416.32 MHz ( period = 2.402 ns )               ; PS.a       ; PS.d       ; clk        ; clk      ; None                        ; None                      ; 2.188 ns                ;
; N/A   ; 416.32 MHz ( period = 2.402 ns )               ; PS.a       ; PS.b       ; clk        ; clk      ; None                        ; None                      ; 2.188 ns                ;
; N/A   ; 416.32 MHz ( period = 2.402 ns )               ; PS.a       ; PS.bc      ; clk        ; clk      ; None                        ; None                      ; 2.188 ns                ;
; N/A   ; 416.32 MHz ( period = 2.402 ns )               ; PS.a       ; PS.cd      ; clk        ; clk      ; None                        ; None                      ; 2.188 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; PS.f       ; PS.ab      ; clk        ; clk      ; None                        ; None                      ; 2.088 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; PS.f       ; PS.a       ; clk        ; clk      ; None                        ; None                      ; 2.088 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; PS.f       ; PS.f       ; clk        ; clk      ; None                        ; None                      ; 2.088 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; PS.f       ; PS.e       ; clk        ; clk      ; None                        ; None                      ; 2.088 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; PS.f       ; PS.fa      ; clk        ; clk      ; None                        ; None                      ; 2.088 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; PS.f       ; PS.ef      ; clk        ; clk      ; None                        ; None                      ; 2.088 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; PS.f       ; PS.de      ; clk        ; clk      ; None                        ; None                      ; 2.088 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; PS.f       ; PS.c       ; clk        ; clk      ; None                        ; None                      ; 2.088 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; PS.f       ; PS.d       ; clk        ; clk      ; None                        ; None                      ; 2.088 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; PS.f       ; PS.b       ; clk        ; clk      ; None                        ; None                      ; 2.088 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; PS.f       ; PS.bc      ; clk        ; clk      ; None                        ; None                      ; 2.088 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; PS.f       ; PS.cd      ; clk        ; clk      ; None                        ; None                      ; 2.088 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; PS.e       ; PS.ab      ; clk        ; clk      ; None                        ; None                      ; 2.062 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; PS.e       ; PS.a       ; clk        ; clk      ; None                        ; None                      ; 2.062 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; PS.e       ; PS.f       ; clk        ; clk      ; None                        ; None                      ; 2.062 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; PS.e       ; PS.e       ; clk        ; clk      ; None                        ; None                      ; 2.062 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; PS.e       ; PS.fa      ; clk        ; clk      ; None                        ; None                      ; 2.062 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; PS.e       ; PS.ef      ; clk        ; clk      ; None                        ; None                      ; 2.062 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; PS.e       ; PS.de      ; clk        ; clk      ; None                        ; None                      ; 2.062 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; PS.e       ; PS.c       ; clk        ; clk      ; None                        ; None                      ; 2.062 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; PS.e       ; PS.d       ; clk        ; clk      ; None                        ; None                      ; 2.062 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; PS.e       ; PS.b       ; clk        ; clk      ; None                        ; None                      ; 2.062 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; PS.e       ; PS.bc      ; clk        ; clk      ; None                        ; None                      ; 2.062 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; PS.e       ; PS.cd      ; clk        ; clk      ; None                        ; None                      ; 2.062 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; PS.c       ; counter[2] ; clk        ; clk      ; None                        ; None                      ; 1.955 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; PS.d       ; counter[2] ; clk        ; clk      ; None                        ; None                      ; 1.936 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; PS.b       ; counter[2] ; clk        ; clk      ; None                        ; None                      ; 1.748 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; PS.c       ; counter[0] ; clk        ; clk      ; None                        ; None                      ; 1.684 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; PS.c       ; counter[1] ; clk        ; clk      ; None                        ; None                      ; 1.683 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; PS.d       ; counter[0] ; clk        ; clk      ; None                        ; None                      ; 1.665 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; PS.d       ; counter[1] ; clk        ; clk      ; None                        ; None                      ; 1.664 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; PS.a       ; counter[2] ; clk        ; clk      ; None                        ; None                      ; 1.653 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter[2] ; PS.ab      ; clk        ; clk      ; None                        ; None                      ; 1.640 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter[2] ; PS.a       ; clk        ; clk      ; None                        ; None                      ; 1.640 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter[2] ; PS.f       ; clk        ; clk      ; None                        ; None                      ; 1.640 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter[2] ; PS.e       ; clk        ; clk      ; None                        ; None                      ; 1.640 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter[2] ; PS.fa      ; clk        ; clk      ; None                        ; None                      ; 1.640 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter[2] ; PS.ef      ; clk        ; clk      ; None                        ; None                      ; 1.640 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter[2] ; PS.de      ; clk        ; clk      ; None                        ; None                      ; 1.640 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter[2] ; PS.c       ; clk        ; clk      ; None                        ; None                      ; 1.640 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter[2] ; PS.d       ; clk        ; clk      ; None                        ; None                      ; 1.640 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter[2] ; PS.b       ; clk        ; clk      ; None                        ; None                      ; 1.640 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter[2] ; PS.bc      ; clk        ; clk      ; None                        ; None                      ; 1.640 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter[2] ; PS.cd      ; clk        ; clk      ; None                        ; None                      ; 1.640 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter[0] ; PS.ab      ; clk        ; clk      ; None                        ; None                      ; 1.584 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter[0] ; PS.a       ; clk        ; clk      ; None                        ; None                      ; 1.584 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter[0] ; PS.f       ; clk        ; clk      ; None                        ; None                      ; 1.584 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter[0] ; PS.e       ; clk        ; clk      ; None                        ; None                      ; 1.584 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter[0] ; PS.fa      ; clk        ; clk      ; None                        ; None                      ; 1.584 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter[0] ; PS.ef      ; clk        ; clk      ; None                        ; None                      ; 1.584 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter[0] ; PS.de      ; clk        ; clk      ; None                        ; None                      ; 1.584 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter[0] ; PS.c       ; clk        ; clk      ; None                        ; None                      ; 1.584 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter[0] ; PS.d       ; clk        ; clk      ; None                        ; None                      ; 1.584 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter[0] ; PS.b       ; clk        ; clk      ; None                        ; None                      ; 1.584 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter[0] ; PS.bc      ; clk        ; clk      ; None                        ; None                      ; 1.584 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter[0] ; PS.cd      ; clk        ; clk      ; None                        ; None                      ; 1.584 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; PS.f       ; counter[2] ; clk        ; clk      ; None                        ; None                      ; 1.553 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; PS.e       ; counter[2] ; clk        ; clk      ; None                        ; None                      ; 1.527 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter[1] ; PS.ab      ; clk        ; clk      ; None                        ; None                      ; 1.496 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter[1] ; PS.a       ; clk        ; clk      ; None                        ; None                      ; 1.496 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter[1] ; PS.f       ; clk        ; clk      ; None                        ; None                      ; 1.496 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter[1] ; PS.e       ; clk        ; clk      ; None                        ; None                      ; 1.496 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter[1] ; PS.fa      ; clk        ; clk      ; None                        ; None                      ; 1.496 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter[1] ; PS.ef      ; clk        ; clk      ; None                        ; None                      ; 1.496 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter[1] ; PS.de      ; clk        ; clk      ; None                        ; None                      ; 1.496 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter[1] ; PS.c       ; clk        ; clk      ; None                        ; None                      ; 1.496 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter[1] ; PS.d       ; clk        ; clk      ; None                        ; None                      ; 1.496 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter[1] ; PS.b       ; clk        ; clk      ; None                        ; None                      ; 1.496 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter[1] ; PS.bc      ; clk        ; clk      ; None                        ; None                      ; 1.496 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter[1] ; PS.cd      ; clk        ; clk      ; None                        ; None                      ; 1.496 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; PS.b       ; counter[0] ; clk        ; clk      ; None                        ; None                      ; 1.477 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; PS.b       ; counter[1] ; clk        ; clk      ; None                        ; None                      ; 1.476 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; PS.a       ; counter[0] ; clk        ; clk      ; None                        ; None                      ; 1.382 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; PS.a       ; counter[1] ; clk        ; clk      ; None                        ; None                      ; 1.381 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; PS.f       ; counter[0] ; clk        ; clk      ; None                        ; None                      ; 1.282 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; PS.f       ; counter[1] ; clk        ; clk      ; None                        ; None                      ; 1.281 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; PS.e       ; counter[0] ; clk        ; clk      ; None                        ; None                      ; 1.256 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; PS.e       ; counter[1] ; clk        ; clk      ; None                        ; None                      ; 1.255 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter[1] ; counter[2] ; clk        ; clk      ; None                        ; None                      ; 1.034 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; PS.ab      ; PS.b       ; clk        ; clk      ; None                        ; None                      ; 0.878 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; PS.cd      ; PS.d       ; clk        ; clk      ; None                        ; None                      ; 0.876 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; PS.bc      ; PS.c       ; clk        ; clk      ; None                        ; None                      ; 0.875 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; PS.ef      ; PS.f       ; clk        ; clk      ; None                        ; None                      ; 0.872 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter[2] ; counter[0] ; clk        ; clk      ; None                        ; None                      ; 0.864 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter[2] ; counter[1] ; clk        ; clk      ; None                        ; None                      ; 0.863 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter[1] ; counter[0] ; clk        ; clk      ; None                        ; None                      ; 0.833 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter[0] ; counter[1] ; clk        ; clk      ; None                        ; None                      ; 0.829 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; PS.de      ; PS.e       ; clk        ; clk      ; None                        ; None                      ; 0.686 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter[0] ; counter[2] ; clk        ; clk      ; None                        ; None                      ; 0.557 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; PS.fa      ; PS.a       ; clk        ; clk      ; None                        ; None                      ; 0.556 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter[2] ; counter[2] ; clk        ; clk      ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter[0] ; counter[0] ; clk        ; clk      ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter[1] ; counter[1] ; clk        ; clk      ; None                        ; None                      ; 0.407 ns                ;
+-------+------------------------------------------------+------------+------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------+
; tsu                                                              ;
+-------+--------------+------------+------+------------+----------+
; Slack ; Required tsu ; Actual tsu ; From ; To         ; To Clock ;
+-------+--------------+------------+------+------------+----------+
; N/A   ; None         ; 0.448 ns   ; stop ; counter[2] ; clk      ;
; N/A   ; None         ; 0.448 ns   ; stop ; counter[0] ; clk      ;
; N/A   ; None         ; 0.448 ns   ; stop ; counter[1] ; clk      ;
+-------+--------------+------------+------+------------+----------+


+------------------------------------------------------------------+
; tco                                                              ;
+-------+--------------+------------+-------+---------+------------+
; Slack ; Required tco ; Actual tco ; From  ; To      ; From Clock ;
+-------+--------------+------------+-------+---------+------------+
; N/A   ; None         ; 10.045 ns  ; PS.a  ; dout[0] ; clk        ;
; N/A   ; None         ; 9.759 ns   ; PS.ab ; dout[0] ; clk        ;
; N/A   ; None         ; 9.178 ns   ; PS.e  ; dout[4] ; clk        ;
; N/A   ; None         ; 8.899 ns   ; PS.de ; dout[4] ; clk        ;
; N/A   ; None         ; 7.661 ns   ; PS.ab ; dout[1] ; clk        ;
; N/A   ; None         ; 7.565 ns   ; PS.bc ; dout[1] ; clk        ;
; N/A   ; None         ; 7.470 ns   ; PS.f  ; dout[6] ; clk        ;
; N/A   ; None         ; 7.342 ns   ; PS.fa ; dout[6] ; clk        ;
; N/A   ; None         ; 7.323 ns   ; PS.cd ; dout[3] ; clk        ;
; N/A   ; None         ; 7.309 ns   ; PS.cd ; dout[2] ; clk        ;
; N/A   ; None         ; 7.275 ns   ; PS.bc ; dout[2] ; clk        ;
; N/A   ; None         ; 7.022 ns   ; PS.b  ; dout[1] ; clk        ;
; N/A   ; None         ; 6.925 ns   ; PS.de ; dout[3] ; clk        ;
; N/A   ; None         ; 6.924 ns   ; PS.ef ; dout[6] ; clk        ;
; N/A   ; None         ; 6.840 ns   ; PS.d  ; dout[3] ; clk        ;
; N/A   ; None         ; 6.672 ns   ; PS.c  ; dout[2] ; clk        ;
; N/A   ; None         ; 6.425 ns   ; PS.ef ; dout[5] ; clk        ;
+-------+--------------+------------+-------+---------+------------+


+------------------------------------------------------------------------+
; th                                                                     ;
+---------------+-------------+-----------+------+------------+----------+
; Minimum Slack ; Required th ; Actual th ; From ; To         ; To Clock ;
+---------------+-------------+-----------+------+------------+----------+
; N/A           ; None        ; -0.218 ns ; stop ; counter[2] ; clk      ;
; N/A           ; None        ; -0.218 ns ; stop ; counter[0] ; clk      ;
; N/A           ; None        ; -0.218 ns ; stop ; counter[1] ; clk      ;
+---------------+-------------+-----------+------+------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Mon Dec 02 01:57:23 2019
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ssd -c ssd --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Info: Clock "clk" has Internal fmax of 369.82 MHz between source register "PS.c" and destination register "PS.ab" (period= 2.704 ns)
    Info: + Longest register to register delay is 2.490 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y32_N25; Fanout = 3; REG Node = 'PS.c'
        Info: 2: + IC(0.335 ns) + CELL(0.438 ns) = 0.773 ns; Loc. = LCCOMB_X18_Y32_N10; Fanout = 1; COMB Node = 'WideOr4~0'
        Info: 3: + IC(0.256 ns) + CELL(0.149 ns) = 1.178 ns; Loc. = LCCOMB_X18_Y32_N28; Fanout = 4; COMB Node = 'one~0'
        Info: 4: + IC(0.272 ns) + CELL(0.150 ns) = 1.600 ns; Loc. = LCCOMB_X18_Y32_N0; Fanout = 12; COMB Node = 'one~1'
        Info: 5: + IC(0.230 ns) + CELL(0.660 ns) = 2.490 ns; Loc. = LCFF_X18_Y32_N27; Fanout = 3; REG Node = 'PS.ab'
        Info: Total cell delay = 1.397 ns ( 56.10 % )
        Info: Total interconnect delay = 1.093 ns ( 43.90 % )
    Info: - Smallest clock skew is 0.000 ns
        Info: + Shortest clock path from clock "clk" to destination register is 2.677 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'
            Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 15; COMB Node = 'clk~clkctrl'
            Info: 3: + IC(1.023 ns) + CELL(0.537 ns) = 2.677 ns; Loc. = LCFF_X18_Y32_N27; Fanout = 3; REG Node = 'PS.ab'
            Info: Total cell delay = 1.536 ns ( 57.38 % )
            Info: Total interconnect delay = 1.141 ns ( 42.62 % )
        Info: - Longest clock path from clock "clk" to source register is 2.677 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'
            Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 15; COMB Node = 'clk~clkctrl'
            Info: 3: + IC(1.023 ns) + CELL(0.537 ns) = 2.677 ns; Loc. = LCFF_X18_Y32_N25; Fanout = 3; REG Node = 'PS.c'
            Info: Total cell delay = 1.536 ns ( 57.38 % )
            Info: Total interconnect delay = 1.141 ns ( 42.62 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Micro setup delay of destination is -0.036 ns
Info: tsu for register "counter[2]" (data pin = "stop", clock pin = "clk") is 0.448 ns
    Info: + Longest pin to register delay is 3.161 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P1; Fanout = 4; PIN Node = 'stop'
        Info: 2: + IC(1.502 ns) + CELL(0.660 ns) = 3.161 ns; Loc. = LCFF_X18_Y32_N13; Fanout = 4; REG Node = 'counter[2]'
        Info: Total cell delay = 1.659 ns ( 52.48 % )
        Info: Total interconnect delay = 1.502 ns ( 47.52 % )
    Info: + Micro setup delay of destination is -0.036 ns
    Info: - Shortest clock path from clock "clk" to destination register is 2.677 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 15; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(1.023 ns) + CELL(0.537 ns) = 2.677 ns; Loc. = LCFF_X18_Y32_N13; Fanout = 4; REG Node = 'counter[2]'
        Info: Total cell delay = 1.536 ns ( 57.38 % )
        Info: Total interconnect delay = 1.141 ns ( 42.62 % )
Info: tco from clock "clk" to destination pin "dout[0]" through register "PS.a" is 10.045 ns
    Info: + Longest clock path from clock "clk" to source register is 2.677 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 15; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(1.023 ns) + CELL(0.537 ns) = 2.677 ns; Loc. = LCFF_X18_Y32_N7; Fanout = 3; REG Node = 'PS.a'
        Info: Total cell delay = 1.536 ns ( 57.38 % )
        Info: Total interconnect delay = 1.141 ns ( 42.62 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 7.118 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y32_N7; Fanout = 3; REG Node = 'PS.a'
        Info: 2: + IC(0.791 ns) + CELL(0.413 ns) = 1.204 ns; Loc. = LCCOMB_X18_Y33_N8; Fanout = 1; COMB Node = 'dout~0'
        Info: 3: + IC(3.116 ns) + CELL(2.798 ns) = 7.118 ns; Loc. = PIN_W12; Fanout = 0; PIN Node = 'dout[0]'
        Info: Total cell delay = 3.211 ns ( 45.11 % )
        Info: Total interconnect delay = 3.907 ns ( 54.89 % )
Info: th for register "counter[2]" (data pin = "stop", clock pin = "clk") is -0.218 ns
    Info: + Longest clock path from clock "clk" to destination register is 2.677 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 15; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(1.023 ns) + CELL(0.537 ns) = 2.677 ns; Loc. = LCFF_X18_Y32_N13; Fanout = 4; REG Node = 'counter[2]'
        Info: Total cell delay = 1.536 ns ( 57.38 % )
        Info: Total interconnect delay = 1.141 ns ( 42.62 % )
    Info: + Micro hold delay of destination is 0.266 ns
    Info: - Shortest pin to register delay is 3.161 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P1; Fanout = 4; PIN Node = 'stop'
        Info: 2: + IC(1.502 ns) + CELL(0.660 ns) = 3.161 ns; Loc. = LCFF_X18_Y32_N13; Fanout = 4; REG Node = 'counter[2]'
        Info: Total cell delay = 1.659 ns ( 52.48 % )
        Info: Total interconnect delay = 1.502 ns ( 47.52 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 194 megabytes
    Info: Processing ended: Mon Dec 02 01:57:23 2019
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:01


