

================================================================
== Vivado HLS Report for 'DCT_Loop_1_proc'
================================================================
* Date:           Fri Oct 30 22:33:03 2015

* Version:        2015.1 (Build 1215546 on Mon Apr 27 19:24:50 PM 2015)
* Project:        dct
* Solution:       solution2optimize
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      7.09|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   67|   67|   67|   67|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |   66|   66|         1|          -|          -|    66|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       0|     47|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      8|
|Register         |        -|      -|      42|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|      42|     55|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |read_idx_fu_78_p2                  |     +    |      0|  0|   7|           7|           1|
    |tempin_0_opt_type_02_i_i_fu_95_p3  |  Select  |      0|  0|  32|           1|          32|
    |ap_sig_bdd_56                      |    and   |      0|  0|   1|           1|           1|
    |exitcond1_fu_72_p2                 |   icmp   |      0|  0|   3|           7|           7|
    |tmp_2_i_fu_89_p2                   |   icmp   |      0|  0|   3|           7|           1|
    |ap_sig_bdd_65                      |    or    |      0|  0|   1|           1|           1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |Total                              |          |      0|  0|  47|          24|          43|
    +-----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm              |   1|          3|    1|          3|
    |read_idx_0_i_i_reg_52  |   7|          2|    7|         14|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  |   8|          5|    8|         17|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------+----+----+-----+-----------+
    |              Name              | FF | LUT| Bits| Const Bits|
    +--------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                       |   2|   0|    2|          0|
    |ap_done_reg                     |   1|   0|    1|          0|
    |opt_type_02_loc_loc_loc0_fu_30  |  32|   0|   32|          0|
    |read_idx_0_i_i_reg_52           |   7|   0|    7|          0|
    +--------------------------------+----+----+-----+-----------+
    |Total                           |  42|   0|   42|          0|
    +--------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+-----------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+----------------+-----+-----+------------+-----------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs | DCT_Loop_1_proc | return value |
|ap_rst          |  in |    1| ap_ctrl_hs | DCT_Loop_1_proc | return value |
|ap_start        |  in |    1| ap_ctrl_hs | DCT_Loop_1_proc | return value |
|ap_done         | out |    1| ap_ctrl_hs | DCT_Loop_1_proc | return value |
|ap_continue     |  in |    1| ap_ctrl_hs | DCT_Loop_1_proc | return value |
|ap_idle         | out |    1| ap_ctrl_hs | DCT_Loop_1_proc | return value |
|ap_ready        | out |    1| ap_ctrl_hs | DCT_Loop_1_proc | return value |
|ap_return_0     | out |   32| ap_ctrl_hs | DCT_Loop_1_proc | return value |
|ap_return_1     | out |   32| ap_ctrl_hs | DCT_Loop_1_proc | return value |
|X_dout          |  in |   32|   ap_fifo  |        X        |    pointer   |
|X_empty_n       |  in |    1|   ap_fifo  |        X        |    pointer   |
|X_read          | out |    1|   ap_fifo  |        X        |    pointer   |
|Xbuff_address0  | out |    7|  ap_memory |      Xbuff      |     array    |
|Xbuff_ce0       | out |    1|  ap_memory |      Xbuff      |     array    |
|Xbuff_we0       | out |    1|  ap_memory |      Xbuff      |     array    |
|Xbuff_d0        | out |   32|  ap_memory |      Xbuff      |     array    |
+----------------+-----+-----+------------+-----------------+--------------+

