Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Tue Dec  3 14:29:41 2024
| Host         : eecs-digital-01 running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_timing -file obj/post_place_timing.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Physopt postPlace
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -6.069ns  (required time - arrival time)
  Source:                 display_choice_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_100_cw_fast  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tmds_blue/tally_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pixel_cw_hdmi  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_pixel_cw_hdmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (clk_pixel_cw_hdmi rise@1670.034ns - clk_100_cw_fast rise@1670.000ns)
  Data Path Delay:        5.535ns  (logic 1.536ns (27.751%)  route 3.999ns (72.249%))
  Logic Levels:           8  (LUT4=2 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.051ns = ( 1667.982 - 1670.034 ) 
    Source Clock Delay      (SCD):    -2.447ns = ( 1667.553 - 1670.000 ) 
    Clock Pessimism Removal (CPR):    -0.514ns
  Clock Uncertainty:      0.513ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.343ns
    Phase Error              (PE):    0.338ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_cw_fast rise edge)
                                                   1670.000  1670.000 r  
    N15                                               0.000  1670.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000  1670.000    wizard_migcam/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440  1671.440 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, estimated)        1.253  1672.693    wizard_migcam/clk_in1_cw_fast
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.525  1664.168 r  wizard_migcam/plle2_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.660  1665.828    wizard_migcam/clk_100_cw_fast
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096  1665.924 r  wizard_migcam/clkout1_buf/O
                         net (fo=2162, estimated)     1.629  1667.553    clk_100_passthrough
    SLICE_X5Y16          FDRE                                         r  display_choice_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y16          FDRE (Prop_fdre_C_Q)         0.456  1668.009 r  display_choice_reg_replica/Q
                         net (fo=82, estimated)       0.519  1668.528    display_text/letter_sprite/brrom2/display_choice_repN_alias
    SLICE_X4Y17          LUT4 (Prop_lut4_I3_O)        0.124  1668.652 r  display_text/letter_sprite/brrom2/tally[1]_i_12__1/O
                         net (fo=2, estimated)        0.477  1669.130    display_text/letter_sprite/brrom2/blue[2]
    SLICE_X4Y16          LUT6 (Prop_lut6_I4_O)        0.124  1669.254 r  display_text/letter_sprite/brrom2/tally[1]_i_5/O
                         net (fo=1, estimated)        0.637  1669.891    display_text/letter_sprite/brrom2/tally[1]_i_5_n_0
    SLICE_X5Y17          LUT6 (Prop_lut6_I3_O)        0.124  1670.015 r  display_text/letter_sprite/brrom2/tally[1]_i_3__1_comp/O
                         net (fo=29, estimated)       0.476  1670.490    display_text/letter_sprite/brrom2/display_choice_reg_0
    SLICE_X5Y19          LUT4 (Prop_lut4_I0_O)        0.124  1670.615 r  display_text/letter_sprite/brrom2/tally[4]_i_15__1/O
                         net (fo=3, estimated)        0.630  1671.245    display_text/letter_sprite/brrom2/tally[4]_i_15__1_n_0
    SLICE_X2Y20          LUT6 (Prop_lut6_I1_O)        0.124  1671.369 r  display_text/letter_sprite/brrom2/tally[4]_i_6__1/O
                         net (fo=14, estimated)       0.728  1672.097    display_text/letter_sprite/brrom2/blue_out_reg[6]
    SLICE_X2Y19          LUT5 (Prop_lut5_I0_O)        0.124  1672.221 r  display_text/letter_sprite/brrom2/tally[1]_i_2__1/O
                         net (fo=13, estimated)       0.532  1672.753    tmds_blue/tally1__0
    SLICE_X0Y19          LUT6 (Prop_lut6_I5_O)        0.124  1672.877 r  tmds_blue/tally[2]_i_2__1/O
                         net (fo=1, routed)           0.000  1672.877    display_text/letter_sprite/brrom2/tally_reg[2]_1
    SLICE_X0Y19          MUXF7 (Prop_muxf7_I0_O)      0.212  1673.089 r  display_text/letter_sprite/brrom2/tally_reg[2]_i_1__1/O
                         net (fo=1, routed)           0.000  1673.089    tmds_blue/D[1]
    SLICE_X0Y19          FDRE                                         r  tmds_blue/tally_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_cw_hdmi rise edge)
                                                   1670.034  1670.034 r  
    N15                                               0.000  1670.034 r  clk_100mhz (IN)
                         net (fo=0)                   0.000  1670.034    wizard_migcam/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370  1671.404 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, estimated)        1.190  1672.594    wizard_migcam/clk_in1_cw_fast
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.790  1664.804 r  wizard_migcam/plle2_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.577  1666.381    wizard_migcam/clk_100_cw_fast
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091  1666.472 r  wizard_migcam/clkout1_buf/O
                         net (fo=2162, estimated)     1.517  1667.989    wizard_hdmi/clk_100_passthrough
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.187  1664.802 r  wizard_hdmi/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.578  1666.380    wizard_hdmi/clk_pixel_cw_hdmi
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1666.471 r  wizard_hdmi/clkout1_buf/O
                         net (fo=510, estimated)      1.511  1667.982    tmds_blue/clk_pixel
    SLICE_X0Y19          FDRE                                         r  tmds_blue/tally_reg[2]/C
                         clock pessimism             -0.514  1667.468    
                         clock uncertainty           -0.513  1666.955    
    SLICE_X0Y19          FDRE (Setup_fdre_C_D)        0.064  1667.019    tmds_blue/tally_reg[2]
  -------------------------------------------------------------------
                         required time                       1667.019    
                         arrival time                       -1673.088    
  -------------------------------------------------------------------
                         slack                                 -6.069    




