// Seed: 4109411323
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  input wire id_1;
  for (id_3 = 1 ? -1 : id_2.id_3; id_3; id_2 = -1) assign id_2 = -1;
  assign module_1.type_0 = 0;
endmodule
module module_1 (
    input  logic id_0,
    input  tri0  id_1,
    output logic id_2
);
  initial id_2 <= id_0;
  assign id_2 = 1;
  wire id_4;
  wor  id_5;
  localparam id_6 = -1;
  id_7(
      id_1, 1, id_4, -1, id_5
  );
  module_0 modCall_1 (
      id_6,
      id_6
  );
  wire id_8;
endmodule
