Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Mon May 13 13:50:11 2019
| Host         : CAE-24 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file Project_File_timing_summary_routed.rpt -rpx Project_File_timing_summary_routed.rpx
| Design       : Project_File
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: BTNC (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: stage0/out_clock_reg/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: stage2/count_reg[0]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: stage2/count_reg[10]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: stage2/count_reg[11]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: stage2/count_reg[12]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: stage2/count_reg[13]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: stage2/count_reg[14]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: stage2/count_reg[15]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: stage2/count_reg[16]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: stage2/count_reg[17]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: stage2/count_reg[18]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: stage2/count_reg[19]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: stage2/count_reg[1]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: stage2/count_reg[20]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: stage2/count_reg[21]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: stage2/count_reg[22]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: stage2/count_reg[23]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: stage2/count_reg[24]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: stage2/count_reg[25]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: stage2/count_reg[26]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: stage2/count_reg[27]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: stage2/count_reg[28]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: stage2/count_reg[29]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: stage2/count_reg[2]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: stage2/count_reg[30]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: stage2/count_reg[31]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: stage2/count_reg[3]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: stage2/count_reg[4]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: stage2/count_reg[5]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: stage2/count_reg[6]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: stage2/count_reg[7]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: stage2/count_reg[8]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: stage2/count_reg[9]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: stage2/current_state_reg[0]/G (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: stage2/current_state_reg[1]/G (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: stage2/flag_reg/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: stage2/y3_reg/G (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: stage5/Q_reg[0]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: stage5/Q_reg[1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: stage5/Q_reg[2]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: stage5/Q_reg[3]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: stage5/Q_reg[4]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: stage5/Q_reg[5]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: stage5/Q_reg[6]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: stage5/Q_reg[7]/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 74 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 2 combinational latch loops in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.816        0.000                      0                   37        0.196        0.000                      0                   37        4.500        0.000                       0                    49  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.816        0.000                      0                   37        0.196        0.000                      0                   37        4.500        0.000                       0                    49  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.816ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.196ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.816ns  (required time - arrival time)
  Source:                 stage5/Q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stage10/Q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.193ns  (logic 0.777ns (24.334%)  route 2.416ns (75.666%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.986ns = ( 13.986 - 10.000 ) 
    Source Clock Delay      (SCD):    4.242ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.310     4.242    stage5/CLK
    SLICE_X0Y80          FDRE                                         r  stage5/Q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDRE (Prop_fdre_C_Q)         0.341     4.583 r  stage5/Q_reg[6]/Q
                         net (fo=1, routed)           0.493     5.076    stage5/Output3[6]
    SLICE_X0Y80          LUT2 (Prop_lut2_I0_O)        0.099     5.175 r  stage5/temp_reg[8]_i_15/O
                         net (fo=1, routed)           0.939     6.113    stage5/OutputOPC[6]
    SLICE_X0Y80          LUT6 (Prop_lut6_I0_O)        0.240     6.353 r  stage5/temp_reg[8]_i_10/O
                         net (fo=10, routed)          0.985     7.338    stage5/temp_reg[8]_i_10_n_0
    SLICE_X2Y78          LUT6 (Prop_lut6_I0_O)        0.097     7.435 r  stage5/Q[2]_i_1/O
                         net (fo=1, routed)           0.000     7.435    stage10/D[2]
    SLICE_X2Y78          FDRE                                         r  stage10/Q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.208    13.986    stage10/CLK
    SLICE_X2Y78          FDRE                                         r  stage10/Q_reg[2]/C
                         clock pessimism              0.230    14.216    
                         clock uncertainty           -0.035    14.180    
    SLICE_X2Y78          FDRE (Setup_fdre_C_D)        0.070    14.250    stage10/Q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.250    
                         arrival time                          -7.435    
  -------------------------------------------------------------------
                         slack                                  6.816    

Slack (MET) :             6.973ns  (required time - arrival time)
  Source:                 stage5/Q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stage11/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.826ns  (logic 0.785ns (27.775%)  route 2.041ns (72.225%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.990ns = ( 13.990 - 10.000 ) 
    Source Clock Delay      (SCD):    4.242ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.310     4.242    stage5/CLK
    SLICE_X0Y80          FDRE                                         r  stage5/Q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDRE (Prop_fdre_C_Q)         0.341     4.583 f  stage5/Q_reg[6]/Q
                         net (fo=1, routed)           0.493     5.076    stage5/Output3[6]
    SLICE_X0Y80          LUT2 (Prop_lut2_I0_O)        0.099     5.175 f  stage5/temp_reg[8]_i_15/O
                         net (fo=1, routed)           0.939     6.113    stage5/OutputOPC[6]
    SLICE_X0Y80          LUT6 (Prop_lut6_I0_O)        0.240     6.353 f  stage5/temp_reg[8]_i_10/O
                         net (fo=10, routed)          0.290     6.643    stage5/temp_reg[8]_i_10_n_0
    SLICE_X1Y80          LUT4 (Prop_lut4_I1_O)        0.105     6.748 r  stage5/Q_i_1/O
                         net (fo=1, routed)           0.320     7.068    stage11/OutputC
    SLICE_X2Y81          FDRE                                         r  stage11/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.212    13.990    stage11/CLK
    SLICE_X2Y81          FDRE                                         r  stage11/Q_reg/C
                         clock pessimism              0.230    14.220    
                         clock uncertainty           -0.035    14.184    
    SLICE_X2Y81          FDRE (Setup_fdre_C_D)       -0.143    14.041    stage11/Q_reg
  -------------------------------------------------------------------
                         required time                         14.041    
                         arrival time                          -7.068    
  -------------------------------------------------------------------
                         slack                                  6.973    

Slack (MET) :             7.068ns  (required time - arrival time)
  Source:                 stage5/Q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stage10/Q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.942ns  (logic 0.777ns (26.406%)  route 2.165ns (73.594%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.986ns = ( 13.986 - 10.000 ) 
    Source Clock Delay      (SCD):    4.242ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.310     4.242    stage5/CLK
    SLICE_X0Y80          FDRE                                         r  stage5/Q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDRE (Prop_fdre_C_Q)         0.341     4.583 r  stage5/Q_reg[6]/Q
                         net (fo=1, routed)           0.493     5.076    stage5/Output3[6]
    SLICE_X0Y80          LUT2 (Prop_lut2_I0_O)        0.099     5.175 r  stage5/temp_reg[8]_i_15/O
                         net (fo=1, routed)           0.939     6.113    stage5/OutputOPC[6]
    SLICE_X0Y80          LUT6 (Prop_lut6_I0_O)        0.240     6.353 r  stage5/temp_reg[8]_i_10/O
                         net (fo=10, routed)          0.734     7.087    stage5/temp_reg[8]_i_10_n_0
    SLICE_X2Y78          LUT6 (Prop_lut6_I0_O)        0.097     7.184 r  stage5/Q[1]_i_1/O
                         net (fo=1, routed)           0.000     7.184    stage10/D[1]
    SLICE_X2Y78          FDRE                                         r  stage10/Q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.208    13.986    stage10/CLK
    SLICE_X2Y78          FDRE                                         r  stage10/Q_reg[1]/C
                         clock pessimism              0.230    14.216    
                         clock uncertainty           -0.035    14.180    
    SLICE_X2Y78          FDRE (Setup_fdre_C_D)        0.072    14.252    stage10/Q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.252    
                         arrival time                          -7.184    
  -------------------------------------------------------------------
                         slack                                  7.068    

Slack (MET) :             7.085ns  (required time - arrival time)
  Source:                 stage5/Q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stage10/Q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.928ns  (logic 0.777ns (26.540%)  route 2.151ns (73.460%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.990ns = ( 13.990 - 10.000 ) 
    Source Clock Delay      (SCD):    4.242ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.310     4.242    stage5/CLK
    SLICE_X0Y80          FDRE                                         r  stage5/Q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDRE (Prop_fdre_C_Q)         0.341     4.583 r  stage5/Q_reg[6]/Q
                         net (fo=1, routed)           0.493     5.076    stage5/Output3[6]
    SLICE_X0Y80          LUT2 (Prop_lut2_I0_O)        0.099     5.175 r  stage5/temp_reg[8]_i_15/O
                         net (fo=1, routed)           0.939     6.113    stage5/OutputOPC[6]
    SLICE_X0Y80          LUT6 (Prop_lut6_I0_O)        0.240     6.353 r  stage5/temp_reg[8]_i_10/O
                         net (fo=10, routed)          0.719     7.072    stage5/temp_reg[8]_i_10_n_0
    SLICE_X2Y81          LUT6 (Prop_lut6_I0_O)        0.097     7.169 r  stage5/Q[6]_i_1/O
                         net (fo=1, routed)           0.000     7.169    stage10/D[6]
    SLICE_X2Y81          FDRE                                         r  stage10/Q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.212    13.990    stage10/CLK
    SLICE_X2Y81          FDRE                                         r  stage10/Q_reg[6]/C
                         clock pessimism              0.230    14.220    
                         clock uncertainty           -0.035    14.184    
    SLICE_X2Y81          FDRE (Setup_fdre_C_D)        0.070    14.254    stage10/Q_reg[6]
  -------------------------------------------------------------------
                         required time                         14.254    
                         arrival time                          -7.169    
  -------------------------------------------------------------------
                         slack                                  7.085    

Slack (MET) :             7.113ns  (required time - arrival time)
  Source:                 stage5/Q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stage10/Q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.894ns  (logic 0.777ns (26.844%)  route 2.117ns (73.156%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.986ns = ( 13.986 - 10.000 ) 
    Source Clock Delay      (SCD):    4.242ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.310     4.242    stage5/CLK
    SLICE_X0Y80          FDRE                                         r  stage5/Q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDRE (Prop_fdre_C_Q)         0.341     4.583 r  stage5/Q_reg[6]/Q
                         net (fo=1, routed)           0.493     5.076    stage5/Output3[6]
    SLICE_X0Y80          LUT2 (Prop_lut2_I0_O)        0.099     5.175 r  stage5/temp_reg[8]_i_15/O
                         net (fo=1, routed)           0.939     6.113    stage5/OutputOPC[6]
    SLICE_X0Y80          LUT6 (Prop_lut6_I0_O)        0.240     6.353 r  stage5/temp_reg[8]_i_10/O
                         net (fo=10, routed)          0.686     7.039    stage5/temp_reg[8]_i_10_n_0
    SLICE_X2Y78          LUT6 (Prop_lut6_I0_O)        0.097     7.136 r  stage5/Q[0]_i_1/O
                         net (fo=1, routed)           0.000     7.136    stage10/D[0]
    SLICE_X2Y78          FDRE                                         r  stage10/Q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.208    13.986    stage10/CLK
    SLICE_X2Y78          FDRE                                         r  stage10/Q_reg[0]/C
                         clock pessimism              0.230    14.216    
                         clock uncertainty           -0.035    14.180    
    SLICE_X2Y78          FDRE (Setup_fdre_C_D)        0.069    14.249    stage10/Q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.249    
                         arrival time                          -7.136    
  -------------------------------------------------------------------
                         slack                                  7.113    

Slack (MET) :             7.168ns  (required time - arrival time)
  Source:                 stage5/Q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stage10/Q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.844ns  (logic 0.777ns (27.318%)  route 2.067ns (72.682%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.990ns = ( 13.990 - 10.000 ) 
    Source Clock Delay      (SCD):    4.242ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.310     4.242    stage5/CLK
    SLICE_X0Y80          FDRE                                         r  stage5/Q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDRE (Prop_fdre_C_Q)         0.341     4.583 r  stage5/Q_reg[6]/Q
                         net (fo=1, routed)           0.493     5.076    stage5/Output3[6]
    SLICE_X0Y80          LUT2 (Prop_lut2_I0_O)        0.099     5.175 r  stage5/temp_reg[8]_i_15/O
                         net (fo=1, routed)           0.939     6.113    stage5/OutputOPC[6]
    SLICE_X0Y80          LUT6 (Prop_lut6_I0_O)        0.240     6.353 r  stage5/temp_reg[8]_i_10/O
                         net (fo=10, routed)          0.636     6.989    stage5/temp_reg[8]_i_10_n_0
    SLICE_X2Y81          LUT6 (Prop_lut6_I0_O)        0.097     7.086 r  stage5/Q[7]_i_1/O
                         net (fo=1, routed)           0.000     7.086    stage10/D[7]
    SLICE_X2Y81          FDRE                                         r  stage10/Q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.212    13.990    stage10/CLK
    SLICE_X2Y81          FDRE                                         r  stage10/Q_reg[7]/C
                         clock pessimism              0.230    14.220    
                         clock uncertainty           -0.035    14.184    
    SLICE_X2Y81          FDRE (Setup_fdre_C_D)        0.070    14.254    stage10/Q_reg[7]
  -------------------------------------------------------------------
                         required time                         14.254    
                         arrival time                          -7.086    
  -------------------------------------------------------------------
                         slack                                  7.168    

Slack (MET) :             7.185ns  (required time - arrival time)
  Source:                 stage5/Q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stage10/Q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.826ns  (logic 0.777ns (27.492%)  route 2.049ns (72.508%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.990ns = ( 13.990 - 10.000 ) 
    Source Clock Delay      (SCD):    4.242ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.310     4.242    stage5/CLK
    SLICE_X0Y80          FDRE                                         r  stage5/Q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDRE (Prop_fdre_C_Q)         0.341     4.583 r  stage5/Q_reg[6]/Q
                         net (fo=1, routed)           0.493     5.076    stage5/Output3[6]
    SLICE_X0Y80          LUT2 (Prop_lut2_I0_O)        0.099     5.175 r  stage5/temp_reg[8]_i_15/O
                         net (fo=1, routed)           0.939     6.113    stage5/OutputOPC[6]
    SLICE_X0Y80          LUT6 (Prop_lut6_I0_O)        0.240     6.353 r  stage5/temp_reg[8]_i_10/O
                         net (fo=10, routed)          0.618     6.971    stage5/temp_reg[8]_i_10_n_0
    SLICE_X2Y81          LUT6 (Prop_lut6_I0_O)        0.097     7.068 r  stage5/Q[4]_i_1/O
                         net (fo=1, routed)           0.000     7.068    stage10/D[4]
    SLICE_X2Y81          FDRE                                         r  stage10/Q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.212    13.990    stage10/CLK
    SLICE_X2Y81          FDRE                                         r  stage10/Q_reg[4]/C
                         clock pessimism              0.230    14.220    
                         clock uncertainty           -0.035    14.184    
    SLICE_X2Y81          FDRE (Setup_fdre_C_D)        0.069    14.253    stage10/Q_reg[4]
  -------------------------------------------------------------------
                         required time                         14.253    
                         arrival time                          -7.068    
  -------------------------------------------------------------------
                         slack                                  7.185    

Slack (MET) :             7.241ns  (required time - arrival time)
  Source:                 stage5/Q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stage10/Q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.768ns  (logic 0.777ns (28.073%)  route 1.991ns (71.927%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.986ns = ( 13.986 - 10.000 ) 
    Source Clock Delay      (SCD):    4.242ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.310     4.242    stage5/CLK
    SLICE_X0Y80          FDRE                                         r  stage5/Q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDRE (Prop_fdre_C_Q)         0.341     4.583 r  stage5/Q_reg[6]/Q
                         net (fo=1, routed)           0.493     5.076    stage5/Output3[6]
    SLICE_X0Y80          LUT2 (Prop_lut2_I0_O)        0.099     5.175 r  stage5/temp_reg[8]_i_15/O
                         net (fo=1, routed)           0.939     6.113    stage5/OutputOPC[6]
    SLICE_X0Y80          LUT6 (Prop_lut6_I0_O)        0.240     6.353 r  stage5/temp_reg[8]_i_10/O
                         net (fo=10, routed)          0.559     6.912    stage5/temp_reg[8]_i_10_n_0
    SLICE_X2Y78          LUT6 (Prop_lut6_I0_O)        0.097     7.009 r  stage5/Q[3]_i_1/O
                         net (fo=1, routed)           0.000     7.009    stage10/D[3]
    SLICE_X2Y78          FDRE                                         r  stage10/Q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.208    13.986    stage10/CLK
    SLICE_X2Y78          FDRE                                         r  stage10/Q_reg[3]/C
                         clock pessimism              0.230    14.216    
                         clock uncertainty           -0.035    14.180    
    SLICE_X2Y78          FDRE (Setup_fdre_C_D)        0.070    14.250    stage10/Q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.250    
                         arrival time                          -7.009    
  -------------------------------------------------------------------
                         slack                                  7.241    

Slack (MET) :             7.285ns  (required time - arrival time)
  Source:                 stage4/Q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stage10/Q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.732ns  (logic 1.431ns (52.370%)  route 1.301ns (47.630%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.990ns = ( 13.990 - 10.000 ) 
    Source Clock Delay      (SCD):    4.239ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.308     4.239    stage4/CLK
    SLICE_X3Y78          FDRE                                         r  stage4/Q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y78          FDRE (Prop_fdre_C_Q)         0.341     4.580 r  stage4/Q_reg[3]/Q
                         net (fo=1, routed)           0.486     5.066    stage4/Output2[3]
    SLICE_X3Y78          LUT2 (Prop_lut2_I0_O)        0.097     5.163 r  stage4/Q[3]_i_2/O
                         net (fo=3, routed)           0.614     5.776    stage4/OutputT2[3]
    SLICE_X3Y79          LUT3 (Prop_lut3_I0_O)        0.239     6.015 r  stage4/p_2_out_carry_i_6/O
                         net (fo=1, routed)           0.000     6.015    stage9/Q_reg[3][3]
    SLICE_X3Y79          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     6.314 r  stage9/p_2_out_carry/CO[3]
                         net (fo=1, routed)           0.000     6.314    stage9/p_2_out_carry_n_0
    SLICE_X3Y80          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     6.544 r  stage9/p_2_out_carry__0/O[1]
                         net (fo=1, routed)           0.202     6.746    stage5/p_2_out[5]
    SLICE_X2Y81          LUT6 (Prop_lut6_I2_O)        0.225     6.971 r  stage5/Q[5]_i_1/O
                         net (fo=1, routed)           0.000     6.971    stage10/D[5]
    SLICE_X2Y81          FDRE                                         r  stage10/Q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.212    13.990    stage10/CLK
    SLICE_X2Y81          FDRE                                         r  stage10/Q_reg[5]/C
                         clock pessimism              0.230    14.220    
                         clock uncertainty           -0.035    14.184    
    SLICE_X2Y81          FDRE (Setup_fdre_C_D)        0.072    14.256    stage10/Q_reg[5]
  -------------------------------------------------------------------
                         required time                         14.256    
                         arrival time                          -6.971    
  -------------------------------------------------------------------
                         slack                                  7.285    

Slack (MET) :             7.439ns  (required time - arrival time)
  Source:                 stage0/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stage0/count_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.185ns  (logic 0.535ns (24.482%)  route 1.650ns (75.518%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.916ns = ( 13.916 - 10.000 ) 
    Source Clock Delay      (SCD):    4.174ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.242     4.174    stage0/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y96         FDRE                                         r  stage0/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.341     4.515 f  stage0/count_reg[5]/Q
                         net (fo=2, routed)           0.509     5.023    stage0/count[5]
    SLICE_X53Y96         LUT4 (Prop_lut4_I0_O)        0.097     5.120 f  stage0/count[0]_i_2/O
                         net (fo=3, routed)           0.598     5.718    stage0/count[0]_i_2_n_0
    SLICE_X53Y95         LUT6 (Prop_lut6_I1_O)        0.097     5.815 r  stage0/count[13]_i_1/O
                         net (fo=13, routed)          0.544     6.359    stage0/count[13]_i_1_n_0
    SLICE_X52Y98         FDRE                                         r  stage0/count_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.138    13.916    stage0/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y98         FDRE                                         r  stage0/count_reg[13]/C
                         clock pessimism              0.232    14.148    
                         clock uncertainty           -0.035    14.112    
    SLICE_X52Y98         FDRE (Setup_fdre_C_R)       -0.314    13.798    stage0/count_reg[13]
  -------------------------------------------------------------------
                         required time                         13.798    
                         arrival time                          -6.359    
  -------------------------------------------------------------------
                         slack                                  7.439    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 stage0/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stage0/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.922%)  route 0.114ns (38.078%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.564     1.483    stage0/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y95         FDRE                                         r  stage0/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y95         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  stage0/count_reg[1]/Q
                         net (fo=4, routed)           0.114     1.739    stage0/count[1]
    SLICE_X53Y95         LUT6 (Prop_lut6_I1_O)        0.045     1.784 r  stage0/count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.784    stage0/count[0]_i_1_n_0
    SLICE_X53Y95         FDRE                                         r  stage0/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.834     1.999    stage0/CLK100MHZ_IBUF_BUFG
    SLICE_X53Y95         FDRE                                         r  stage0/count_reg[0]/C
                         clock pessimism             -0.502     1.496    
    SLICE_X53Y95         FDRE (Hold_fdre_C_D)         0.091     1.587    stage0/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 stage0/out_clock_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stage0/out_clock_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.794%)  route 0.166ns (47.206%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.564     1.483    stage0/CLK100MHZ_IBUF_BUFG
    SLICE_X53Y96         FDRE                                         r  stage0/out_clock_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y96         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  stage0/out_clock_reg/Q
                         net (fo=2, routed)           0.166     1.791    stage0/out_clock
    SLICE_X53Y96         LUT4 (Prop_lut4_I3_O)        0.045     1.836 r  stage0/out_clock_i_1/O
                         net (fo=1, routed)           0.000     1.836    stage0/out_clock_i_1_n_0
    SLICE_X53Y96         FDRE                                         r  stage0/out_clock_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.834     1.999    stage0/CLK100MHZ_IBUF_BUFG
    SLICE_X53Y96         FDRE                                         r  stage0/out_clock_reg/C
                         clock pessimism             -0.515     1.483    
    SLICE_X53Y96         FDRE (Hold_fdre_C_D)         0.091     1.574    stage0/out_clock_reg
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 stage0/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stage0/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.252ns (66.623%)  route 0.126ns (33.377%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.565     1.484    stage0/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y97         FDRE                                         r  stage0/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y97         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  stage0/count_reg[11]/Q
                         net (fo=4, routed)           0.126     1.752    stage0/count[11]
    SLICE_X52Y97         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.863 r  stage0/count0_carry__1/O[2]
                         net (fo=1, routed)           0.000     1.863    stage0/data0[11]
    SLICE_X52Y97         FDRE                                         r  stage0/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.835     2.000    stage0/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y97         FDRE                                         r  stage0/count_reg[11]/C
                         clock pessimism             -0.515     1.484    
    SLICE_X52Y97         FDRE (Hold_fdre_C_D)         0.105     1.589    stage0/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 stage0/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stage0/count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.285ns (69.302%)  route 0.126ns (30.698%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.565     1.484    stage0/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y97         FDRE                                         r  stage0/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y97         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  stage0/count_reg[11]/Q
                         net (fo=4, routed)           0.126     1.752    stage0/count[11]
    SLICE_X52Y97         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.896 r  stage0/count0_carry__1/O[3]
                         net (fo=1, routed)           0.000     1.896    stage0/data0[12]
    SLICE_X52Y97         FDRE                                         r  stage0/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.835     2.000    stage0/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y97         FDRE                                         r  stage0/count_reg[12]/C
                         clock pessimism             -0.515     1.484    
    SLICE_X52Y97         FDRE (Hold_fdre_C_D)         0.105     1.589    stage0/count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 stage0/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stage0/count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.251ns (57.904%)  route 0.182ns (42.096%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.564     1.483    stage0/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y96         FDRE                                         r  stage0/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  stage0/count_reg[6]/Q
                         net (fo=2, routed)           0.182     1.807    stage0/count[6]
    SLICE_X52Y96         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     1.917 r  stage0/count0_carry__0/O[1]
                         net (fo=1, routed)           0.000     1.917    stage0/data0[6]
    SLICE_X52Y96         FDRE                                         r  stage0/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.834     1.999    stage0/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y96         FDRE                                         r  stage0/count_reg[6]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X52Y96         FDRE (Hold_fdre_C_D)         0.105     1.588    stage0/count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.917    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 stage0/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stage0/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.251ns (57.744%)  route 0.184ns (42.256%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.564     1.483    stage0/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y95         FDRE                                         r  stage0/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y95         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  stage0/count_reg[2]/Q
                         net (fo=2, routed)           0.184     1.808    stage0/count[2]
    SLICE_X52Y95         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     1.918 r  stage0/count0_carry/O[1]
                         net (fo=1, routed)           0.000     1.918    stage0/data0[2]
    SLICE_X52Y95         FDRE                                         r  stage0/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.834     1.999    stage0/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y95         FDRE                                         r  stage0/count_reg[2]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X52Y95         FDRE (Hold_fdre_C_D)         0.105     1.588    stage0/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 stage0/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stage0/count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.249ns (57.095%)  route 0.187ns (42.905%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.564     1.483    stage0/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y96         FDRE                                         r  stage0/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  stage0/count_reg[8]/Q
                         net (fo=2, routed)           0.187     1.811    stage0/count[8]
    SLICE_X52Y96         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.919 r  stage0/count0_carry__0/O[3]
                         net (fo=1, routed)           0.000     1.919    stage0/data0[8]
    SLICE_X52Y96         FDRE                                         r  stage0/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.834     1.999    stage0/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y96         FDRE                                         r  stage0/count_reg[8]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X52Y96         FDRE (Hold_fdre_C_D)         0.105     1.588    stage0/count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 stage0/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stage0/count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.251ns (56.954%)  route 0.190ns (43.046%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.565     1.484    stage0/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y97         FDRE                                         r  stage0/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y97         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  stage0/count_reg[10]/Q
                         net (fo=3, routed)           0.190     1.815    stage0/count[10]
    SLICE_X52Y97         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     1.925 r  stage0/count0_carry__1/O[1]
                         net (fo=1, routed)           0.000     1.925    stage0/data0[10]
    SLICE_X52Y97         FDRE                                         r  stage0/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.835     2.000    stage0/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y97         FDRE                                         r  stage0/count_reg[10]/C
                         clock pessimism             -0.515     1.484    
    SLICE_X52Y97         FDRE (Hold_fdre_C_D)         0.105     1.589    stage0/count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 stage0/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stage0/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.256ns (57.389%)  route 0.190ns (42.611%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.564     1.483    stage0/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y95         FDRE                                         r  stage0/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y95         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  stage0/count_reg[1]/Q
                         net (fo=4, routed)           0.190     1.814    stage0/count[1]
    SLICE_X52Y95         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.929 r  stage0/count0_carry/O[0]
                         net (fo=1, routed)           0.000     1.929    stage0/data0[1]
    SLICE_X52Y95         FDRE                                         r  stage0/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.834     1.999    stage0/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y95         FDRE                                         r  stage0/count_reg[1]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X52Y95         FDRE (Hold_fdre_C_D)         0.105     1.588    stage0/count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.929    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.342ns  (arrival time - required time)
  Source:                 stage0/count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stage0/count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.256ns (57.280%)  route 0.191ns (42.720%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.565     1.484    stage0/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y97         FDRE                                         r  stage0/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y97         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  stage0/count_reg[9]/Q
                         net (fo=4, routed)           0.191     1.816    stage0/count[9]
    SLICE_X52Y97         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.931 r  stage0/count0_carry__1/O[0]
                         net (fo=1, routed)           0.000     1.931    stage0/data0[9]
    SLICE_X52Y97         FDRE                                         r  stage0/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.835     2.000    stage0/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y97         FDRE                                         r  stage0/count_reg[9]/C
                         clock pessimism             -0.515     1.484    
    SLICE_X52Y97         FDRE (Hold_fdre_C_D)         0.105     1.589    stage0/count_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.931    
  -------------------------------------------------------------------
                         slack                                  0.342    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            1.592         10.000      8.408      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y95    stage0/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y97    stage0/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y97    stage0/count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y97    stage0/count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y98    stage0/count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y95    stage0/count_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y95    stage0/count_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y95    stage0/count_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y95    stage0/count_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y80     stage5/Q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y80     stage5/Q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y80     stage5/Q_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y80     stage5/Q_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y80     stage5/Q_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y80     stage5/Q_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y80     stage5/Q_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y80     stage5/Q_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y81     stage10/Q_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y81     stage10/Q_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y78     stage10/Q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y78     stage10/Q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y78     stage10/Q_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y78     stage10/Q_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y78     stage3/Q_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y78     stage4/Q_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y78     stage4/Q_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y95    stage0/count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y95    stage0/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y97    stage0/count_reg[10]/C



