--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml s3_digilent.twx s3_digilent.ncd -o s3_digilent.twr
s3_digilent.pcf

Design file:              s3_digilent.ncd
Physical constraint file: s3_digilent.pcf
Device,package,speed:     xc3s200,ft256,-4 (PRODUCTION 1.39 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: TS_SYS_CLK = PERIOD TIMEGRP "SYS_CLK" 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   6.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_SYS_CLK = PERIOD TIMEGRP "SYS_CLK" 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.739ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 4.761ns (210.040MHz) (Tdcmpfx)
  Physical resource: mydcm/DCM_INST/CLKFX
  Logical resource: mydcm/DCM_INST/CLKFX
  Location pin: DCM_X0Y0.CLKFX
  Clock network: mydcm/CLKFX_BUF
--------------------------------------------------------------------------------
Slack: 14.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 3.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: mydcm/DCM_INST/CLKIN
  Logical resource: mydcm/DCM_INST/CLKIN
  Location pin: DCM_X0Y0.CLKIN
  Clock network: mydcm/CLKIN_IBUFG
--------------------------------------------------------------------------------
Slack: 14.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 3.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: mydcm/DCM_INST/CLKIN
  Logical resource: mydcm/DCM_INST/CLKIN
  Location pin: DCM_X0Y0.CLKIN
  Clock network: mydcm/CLKIN_IBUFG
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_mydcm_CLKFX_BUF = PERIOD TIMEGRP "mydcm_CLKFX_BUF" 
TS_SYS_CLK / 1.6 HIGH         50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 93778 paths analyzed, 5033 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  12.398ns.
--------------------------------------------------------------------------------

Paths for end point WebPHY_DATABUS_i/blk000001cd (SLICE_X25Y39.CE), 19 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.102ns (requirement - (data path - clock path skew + uncertainty))
  Source:               WebPHY_DATABUS_i/blk00000544 (FF)
  Destination:          WebPHY_DATABUS_i/blk000001cd (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.396ns (Levels of Logic = 4)
  Clock Path Skew:      -0.002ns (0.436 - 0.438)
  Source Clock:         user_logic/clk rising at 0.000ns
  Destination Clock:    user_logic/clk rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: WebPHY_DATABUS_i/blk00000544 to WebPHY_DATABUS_i/blk000001cd
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y14.YQ       Tcko                  0.720   WebPHY_DATABUS_i/sig00000313
                                                       WebPHY_DATABUS_i/blk00000544
    SLICE_X6Y37.G2       net (fanout=12)       2.570   WebPHY_DATABUS_i/sig00000313
    SLICE_X6Y37.Y        Tilo                  0.608   WebPHY_DATABUS_i/sig000006c9
                                                       WebPHY_DATABUS_i/blk000010cb
    SLICE_X6Y37.F1       net (fanout=2)        0.595   WebPHY_DATABUS_i/sig0000063f
    SLICE_X6Y37.X        Tilo                  0.608   WebPHY_DATABUS_i/sig000006c9
                                                       WebPHY_DATABUS_i/blk00000c9c
    SLICE_X6Y33.G3       net (fanout=15)       0.738   WebPHY_DATABUS_i/sig000006c9
    SLICE_X6Y33.Y        Tilo                  0.608   WebPHY_DATABUS_i/sig0000074a
                                                       WebPHY_DATABUS_i/blk00000fc7
    SLICE_X6Y33.F1       net (fanout=21)       0.659   WebPHY_DATABUS_i/sig000006a3
    SLICE_X6Y33.X        Tilo                  0.608   WebPHY_DATABUS_i/sig0000074a
                                                       WebPHY_DATABUS_i/blk00000cd0
    SLICE_X25Y39.CE      net (fanout=35)       4.080   WebPHY_DATABUS_i/sig0000074a
    SLICE_X25Y39.CLK     Tceck                 0.602   WebPHY_DATABUS_i/sig00000749
                                                       WebPHY_DATABUS_i/blk000001cd
    -------------------------------------------------  ---------------------------
    Total                                     12.396ns (3.754ns logic, 8.642ns route)
                                                       (30.3% logic, 69.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.313ns (requirement - (data path - clock path skew + uncertainty))
  Source:               WebPHY_DATABUS_i/blk000003c7 (FF)
  Destination:          WebPHY_DATABUS_i/blk000001cd (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.187ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         user_logic/clk rising at 0.000ns
  Destination Clock:    user_logic/clk rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: WebPHY_DATABUS_i/blk000003c7 to WebPHY_DATABUS_i/blk000001cd
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y6.YQ        Tcko                  0.720   WebPHY_DATABUS_i/sig00000625
                                                       WebPHY_DATABUS_i/blk000003c7
    SLICE_X6Y37.G1       net (fanout=37)       2.361   WebPHY_DATABUS_i/sig00000625
    SLICE_X6Y37.Y        Tilo                  0.608   WebPHY_DATABUS_i/sig000006c9
                                                       WebPHY_DATABUS_i/blk000010cb
    SLICE_X6Y37.F1       net (fanout=2)        0.595   WebPHY_DATABUS_i/sig0000063f
    SLICE_X6Y37.X        Tilo                  0.608   WebPHY_DATABUS_i/sig000006c9
                                                       WebPHY_DATABUS_i/blk00000c9c
    SLICE_X6Y33.G3       net (fanout=15)       0.738   WebPHY_DATABUS_i/sig000006c9
    SLICE_X6Y33.Y        Tilo                  0.608   WebPHY_DATABUS_i/sig0000074a
                                                       WebPHY_DATABUS_i/blk00000fc7
    SLICE_X6Y33.F1       net (fanout=21)       0.659   WebPHY_DATABUS_i/sig000006a3
    SLICE_X6Y33.X        Tilo                  0.608   WebPHY_DATABUS_i/sig0000074a
                                                       WebPHY_DATABUS_i/blk00000cd0
    SLICE_X25Y39.CE      net (fanout=35)       4.080   WebPHY_DATABUS_i/sig0000074a
    SLICE_X25Y39.CLK     Tceck                 0.602   WebPHY_DATABUS_i/sig00000749
                                                       WebPHY_DATABUS_i/blk000001cd
    -------------------------------------------------  ---------------------------
    Total                                     12.187ns (3.754ns logic, 8.433ns route)
                                                       (30.8% logic, 69.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.890ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_pipe_0 (FF)
  Destination:          WebPHY_DATABUS_i/blk000001cd (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.607ns (Levels of Logic = 3)
  Clock Path Skew:      -0.003ns (0.436 - 0.439)
  Source Clock:         user_logic/clk rising at 0.000ns
  Destination Clock:    user_logic/clk rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: rst_pipe_0 to WebPHY_DATABUS_i/blk000001cd
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y24.YQ       Tcko                  0.720   rst_pipe<1>
                                                       rst_pipe_0
    SLICE_X6Y37.F4       net (fanout=172)      2.984   rst_pipe<0>
    SLICE_X6Y37.X        Tilo                  0.608   WebPHY_DATABUS_i/sig000006c9
                                                       WebPHY_DATABUS_i/blk00000c9c
    SLICE_X6Y33.G3       net (fanout=15)       0.738   WebPHY_DATABUS_i/sig000006c9
    SLICE_X6Y33.Y        Tilo                  0.608   WebPHY_DATABUS_i/sig0000074a
                                                       WebPHY_DATABUS_i/blk00000fc7
    SLICE_X6Y33.F1       net (fanout=21)       0.659   WebPHY_DATABUS_i/sig000006a3
    SLICE_X6Y33.X        Tilo                  0.608   WebPHY_DATABUS_i/sig0000074a
                                                       WebPHY_DATABUS_i/blk00000cd0
    SLICE_X25Y39.CE      net (fanout=35)       4.080   WebPHY_DATABUS_i/sig0000074a
    SLICE_X25Y39.CLK     Tceck                 0.602   WebPHY_DATABUS_i/sig00000749
                                                       WebPHY_DATABUS_i/blk000001cd
    -------------------------------------------------  ---------------------------
    Total                                     11.607ns (3.146ns logic, 8.461ns route)
                                                       (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------

Paths for end point WebPHY_DATABUS_i/blk000001c5 (SLICE_X29Y38.CE), 19 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.444ns (requirement - (data path - clock path skew + uncertainty))
  Source:               WebPHY_DATABUS_i/blk00000544 (FF)
  Destination:          WebPHY_DATABUS_i/blk000001c5 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.054ns (Levels of Logic = 4)
  Clock Path Skew:      -0.002ns (0.436 - 0.438)
  Source Clock:         user_logic/clk rising at 0.000ns
  Destination Clock:    user_logic/clk rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: WebPHY_DATABUS_i/blk00000544 to WebPHY_DATABUS_i/blk000001c5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y14.YQ       Tcko                  0.720   WebPHY_DATABUS_i/sig00000313
                                                       WebPHY_DATABUS_i/blk00000544
    SLICE_X6Y37.G2       net (fanout=12)       2.570   WebPHY_DATABUS_i/sig00000313
    SLICE_X6Y37.Y        Tilo                  0.608   WebPHY_DATABUS_i/sig000006c9
                                                       WebPHY_DATABUS_i/blk000010cb
    SLICE_X6Y37.F1       net (fanout=2)        0.595   WebPHY_DATABUS_i/sig0000063f
    SLICE_X6Y37.X        Tilo                  0.608   WebPHY_DATABUS_i/sig000006c9
                                                       WebPHY_DATABUS_i/blk00000c9c
    SLICE_X6Y33.G3       net (fanout=15)       0.738   WebPHY_DATABUS_i/sig000006c9
    SLICE_X6Y33.Y        Tilo                  0.608   WebPHY_DATABUS_i/sig0000074a
                                                       WebPHY_DATABUS_i/blk00000fc7
    SLICE_X6Y33.F1       net (fanout=21)       0.659   WebPHY_DATABUS_i/sig000006a3
    SLICE_X6Y33.X        Tilo                  0.608   WebPHY_DATABUS_i/sig0000074a
                                                       WebPHY_DATABUS_i/blk00000cd0
    SLICE_X29Y38.CE      net (fanout=35)       3.738   WebPHY_DATABUS_i/sig0000074a
    SLICE_X29Y38.CLK     Tceck                 0.602   WebPHY_DATABUS_i/sig0000073b
                                                       WebPHY_DATABUS_i/blk000001c5
    -------------------------------------------------  ---------------------------
    Total                                     12.054ns (3.754ns logic, 8.300ns route)
                                                       (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.655ns (requirement - (data path - clock path skew + uncertainty))
  Source:               WebPHY_DATABUS_i/blk000003c7 (FF)
  Destination:          WebPHY_DATABUS_i/blk000001c5 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.845ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         user_logic/clk rising at 0.000ns
  Destination Clock:    user_logic/clk rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: WebPHY_DATABUS_i/blk000003c7 to WebPHY_DATABUS_i/blk000001c5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y6.YQ        Tcko                  0.720   WebPHY_DATABUS_i/sig00000625
                                                       WebPHY_DATABUS_i/blk000003c7
    SLICE_X6Y37.G1       net (fanout=37)       2.361   WebPHY_DATABUS_i/sig00000625
    SLICE_X6Y37.Y        Tilo                  0.608   WebPHY_DATABUS_i/sig000006c9
                                                       WebPHY_DATABUS_i/blk000010cb
    SLICE_X6Y37.F1       net (fanout=2)        0.595   WebPHY_DATABUS_i/sig0000063f
    SLICE_X6Y37.X        Tilo                  0.608   WebPHY_DATABUS_i/sig000006c9
                                                       WebPHY_DATABUS_i/blk00000c9c
    SLICE_X6Y33.G3       net (fanout=15)       0.738   WebPHY_DATABUS_i/sig000006c9
    SLICE_X6Y33.Y        Tilo                  0.608   WebPHY_DATABUS_i/sig0000074a
                                                       WebPHY_DATABUS_i/blk00000fc7
    SLICE_X6Y33.F1       net (fanout=21)       0.659   WebPHY_DATABUS_i/sig000006a3
    SLICE_X6Y33.X        Tilo                  0.608   WebPHY_DATABUS_i/sig0000074a
                                                       WebPHY_DATABUS_i/blk00000cd0
    SLICE_X29Y38.CE      net (fanout=35)       3.738   WebPHY_DATABUS_i/sig0000074a
    SLICE_X29Y38.CLK     Tceck                 0.602   WebPHY_DATABUS_i/sig0000073b
                                                       WebPHY_DATABUS_i/blk000001c5
    -------------------------------------------------  ---------------------------
    Total                                     11.845ns (3.754ns logic, 8.091ns route)
                                                       (31.7% logic, 68.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.232ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_pipe_0 (FF)
  Destination:          WebPHY_DATABUS_i/blk000001c5 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.265ns (Levels of Logic = 3)
  Clock Path Skew:      -0.003ns (0.436 - 0.439)
  Source Clock:         user_logic/clk rising at 0.000ns
  Destination Clock:    user_logic/clk rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: rst_pipe_0 to WebPHY_DATABUS_i/blk000001c5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y24.YQ       Tcko                  0.720   rst_pipe<1>
                                                       rst_pipe_0
    SLICE_X6Y37.F4       net (fanout=172)      2.984   rst_pipe<0>
    SLICE_X6Y37.X        Tilo                  0.608   WebPHY_DATABUS_i/sig000006c9
                                                       WebPHY_DATABUS_i/blk00000c9c
    SLICE_X6Y33.G3       net (fanout=15)       0.738   WebPHY_DATABUS_i/sig000006c9
    SLICE_X6Y33.Y        Tilo                  0.608   WebPHY_DATABUS_i/sig0000074a
                                                       WebPHY_DATABUS_i/blk00000fc7
    SLICE_X6Y33.F1       net (fanout=21)       0.659   WebPHY_DATABUS_i/sig000006a3
    SLICE_X6Y33.X        Tilo                  0.608   WebPHY_DATABUS_i/sig0000074a
                                                       WebPHY_DATABUS_i/blk00000cd0
    SLICE_X29Y38.CE      net (fanout=35)       3.738   WebPHY_DATABUS_i/sig0000074a
    SLICE_X29Y38.CLK     Tceck                 0.602   WebPHY_DATABUS_i/sig0000073b
                                                       WebPHY_DATABUS_i/blk000001c5
    -------------------------------------------------  ---------------------------
    Total                                     11.265ns (3.146ns logic, 8.119ns route)
                                                       (27.9% logic, 72.1% route)

--------------------------------------------------------------------------------

Paths for end point WebPHY_DATABUS_i/blk000000ae (SLICE_X17Y26.F1), 94 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.624ns (requirement - (data path - clock path skew + uncertainty))
  Source:               WebPHY_DATABUS_i/blk000000b0 (FF)
  Destination:          WebPHY_DATABUS_i/blk000000ae (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.876ns (Levels of Logic = 10)
  Clock Path Skew:      0.000ns
  Source Clock:         user_logic/clk rising at 0.000ns
  Destination Clock:    user_logic/clk rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: WebPHY_DATABUS_i/blk000000b0 to WebPHY_DATABUS_i/blk000000ae
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y38.XQ      Tcko                  0.720   WebPHY_DATABUS_i/sig00000680
                                                       WebPHY_DATABUS_i/blk000000b0
    SLICE_X17Y29.G4      net (fanout=4)        2.294   WebPHY_DATABUS_i/sig00000680
    SLICE_X17Y29.COUT    Topcyg                1.039   WebPHY_DATABUS_i/sig000001c3
                                                       WebPHY_DATABUS_i/blk000002c3
                                                       WebPHY_DATABUS_i/blk000002c4
    SLICE_X17Y30.CIN     net (fanout=1)        0.000   WebPHY_DATABUS_i/sig000001c3
    SLICE_X17Y30.COUT    Tbyp                  0.128   WebPHY_DATABUS_i/sig000001c5
                                                       WebPHY_DATABUS_i/blk000002c6
                                                       WebPHY_DATABUS_i/blk000002c8
    SLICE_X17Y31.CIN     net (fanout=1)        0.000   WebPHY_DATABUS_i/sig000001c5
    SLICE_X17Y31.COUT    Tbyp                  0.128   WebPHY_DATABUS_i/sig000001c7
                                                       WebPHY_DATABUS_i/blk000002ca
                                                       WebPHY_DATABUS_i/blk000002cc
    SLICE_X17Y32.CIN     net (fanout=1)        0.000   WebPHY_DATABUS_i/sig000001c7
    SLICE_X17Y32.COUT    Tbyp                  0.128   WebPHY_DATABUS_i/sig000001c9
                                                       WebPHY_DATABUS_i/blk000002ce
                                                       WebPHY_DATABUS_i/blk000002d0
    SLICE_X17Y33.CIN     net (fanout=1)        0.000   WebPHY_DATABUS_i/sig000001c9
    SLICE_X17Y33.COUT    Tbyp                  0.128   WebPHY_DATABUS_i/sig000001bc
                                                       WebPHY_DATABUS_i/blk000002d2
                                                       WebPHY_DATABUS_i/blk000002d4
    SLICE_X17Y34.CIN     net (fanout=1)        0.000   WebPHY_DATABUS_i/sig000001bc
    SLICE_X17Y34.COUT    Tbyp                  0.128   WebPHY_DATABUS_i/sig000001be
                                                       WebPHY_DATABUS_i/blk000002d6
                                                       WebPHY_DATABUS_i/blk000002d8
    SLICE_X17Y35.CIN     net (fanout=1)        0.000   WebPHY_DATABUS_i/sig000001be
    SLICE_X17Y35.COUT    Tbyp                  0.128   WebPHY_DATABUS_i/sig000001c0
                                                       WebPHY_DATABUS_i/blk000002da
                                                       WebPHY_DATABUS_i/blk000002dc
    SLICE_X5Y35.F3       net (fanout=7)        1.655   WebPHY_DATABUS_i/sig000001c0
    SLICE_X5Y35.X        Tilo                  0.551   WebPHY_DATABUS_i/sig00000640
                                                       WebPHY_DATABUS_i/blk00000f01
    SLICE_X10Y34.G1      net (fanout=1)        1.276   WebPHY_DATABUS_i/sig00000048
    SLICE_X10Y34.Y       Tilo                  0.608   WebPHY_DATABUS_i/sig00000663
                                                       WebPHY_DATABUS_i/blk00001100
    SLICE_X17Y26.F1      net (fanout=32)       2.332   WebPHY_DATABUS_i/sig0000024b
    SLICE_X17Y26.CLK     Tfck                  0.633   WebPHY_DATABUS_i/sig0000067e
                                                       WebPHY_DATABUS_i/blk00000d37
                                                       WebPHY_DATABUS_i/blk000000ae
    -------------------------------------------------  ---------------------------
    Total                                     11.876ns (4.319ns logic, 7.557ns route)
                                                       (36.4% logic, 63.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.846ns (requirement - (data path - clock path skew + uncertainty))
  Source:               WebPHY_DATABUS_i/blk000000b4 (FF)
  Destination:          WebPHY_DATABUS_i/blk000000ae (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.652ns (Levels of Logic = 9)
  Clock Path Skew:      -0.002ns (0.141 - 0.143)
  Source Clock:         user_logic/clk rising at 0.000ns
  Destination Clock:    user_logic/clk rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: WebPHY_DATABUS_i/blk000000b4 to WebPHY_DATABUS_i/blk000000ae
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y28.XQ      Tcko                  0.720   WebPHY_DATABUS_i/sig00000666
                                                       WebPHY_DATABUS_i/blk000000b4
    SLICE_X17Y30.G1      net (fanout=4)        2.198   WebPHY_DATABUS_i/sig00000666
    SLICE_X17Y30.COUT    Topcyg                1.039   WebPHY_DATABUS_i/sig000001c5
                                                       WebPHY_DATABUS_i/blk000002c7
                                                       WebPHY_DATABUS_i/blk000002c8
    SLICE_X17Y31.CIN     net (fanout=1)        0.000   WebPHY_DATABUS_i/sig000001c5
    SLICE_X17Y31.COUT    Tbyp                  0.128   WebPHY_DATABUS_i/sig000001c7
                                                       WebPHY_DATABUS_i/blk000002ca
                                                       WebPHY_DATABUS_i/blk000002cc
    SLICE_X17Y32.CIN     net (fanout=1)        0.000   WebPHY_DATABUS_i/sig000001c7
    SLICE_X17Y32.COUT    Tbyp                  0.128   WebPHY_DATABUS_i/sig000001c9
                                                       WebPHY_DATABUS_i/blk000002ce
                                                       WebPHY_DATABUS_i/blk000002d0
    SLICE_X17Y33.CIN     net (fanout=1)        0.000   WebPHY_DATABUS_i/sig000001c9
    SLICE_X17Y33.COUT    Tbyp                  0.128   WebPHY_DATABUS_i/sig000001bc
                                                       WebPHY_DATABUS_i/blk000002d2
                                                       WebPHY_DATABUS_i/blk000002d4
    SLICE_X17Y34.CIN     net (fanout=1)        0.000   WebPHY_DATABUS_i/sig000001bc
    SLICE_X17Y34.COUT    Tbyp                  0.128   WebPHY_DATABUS_i/sig000001be
                                                       WebPHY_DATABUS_i/blk000002d6
                                                       WebPHY_DATABUS_i/blk000002d8
    SLICE_X17Y35.CIN     net (fanout=1)        0.000   WebPHY_DATABUS_i/sig000001be
    SLICE_X17Y35.COUT    Tbyp                  0.128   WebPHY_DATABUS_i/sig000001c0
                                                       WebPHY_DATABUS_i/blk000002da
                                                       WebPHY_DATABUS_i/blk000002dc
    SLICE_X5Y35.F3       net (fanout=7)        1.655   WebPHY_DATABUS_i/sig000001c0
    SLICE_X5Y35.X        Tilo                  0.551   WebPHY_DATABUS_i/sig00000640
                                                       WebPHY_DATABUS_i/blk00000f01
    SLICE_X10Y34.G1      net (fanout=1)        1.276   WebPHY_DATABUS_i/sig00000048
    SLICE_X10Y34.Y       Tilo                  0.608   WebPHY_DATABUS_i/sig00000663
                                                       WebPHY_DATABUS_i/blk00001100
    SLICE_X17Y26.F1      net (fanout=32)       2.332   WebPHY_DATABUS_i/sig0000024b
    SLICE_X17Y26.CLK     Tfck                  0.633   WebPHY_DATABUS_i/sig0000067e
                                                       WebPHY_DATABUS_i/blk00000d37
                                                       WebPHY_DATABUS_i/blk000000ae
    -------------------------------------------------  ---------------------------
    Total                                     11.652ns (4.191ns logic, 7.461ns route)
                                                       (36.0% logic, 64.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.145ns (requirement - (data path - clock path skew + uncertainty))
  Source:               WebPHY_DATABUS_i/blk000000a9 (FF)
  Destination:          WebPHY_DATABUS_i/blk000000ae (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.354ns (Levels of Logic = 11)
  Clock Path Skew:      -0.001ns (0.141 - 0.142)
  Source Clock:         user_logic/clk rising at 0.000ns
  Destination Clock:    user_logic/clk rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: WebPHY_DATABUS_i/blk000000a9 to WebPHY_DATABUS_i/blk000000ae
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y34.XQ      Tcko                  0.720   WebPHY_DATABUS_i/sig00000663
                                                       WebPHY_DATABUS_i/blk000000a9
    SLICE_X17Y28.F1      net (fanout=4)        1.656   WebPHY_DATABUS_i/sig00000663
    SLICE_X17Y28.COUT    Topcyf                1.027   WebPHY_DATABUS_i/sig000001c1
                                                       WebPHY_DATABUS_i/blk000002bd
                                                       WebPHY_DATABUS_i/blk000002be
                                                       WebPHY_DATABUS_i/blk000002c0
    SLICE_X17Y29.CIN     net (fanout=1)        0.000   WebPHY_DATABUS_i/sig000001c1
    SLICE_X17Y29.COUT    Tbyp                  0.128   WebPHY_DATABUS_i/sig000001c3
                                                       WebPHY_DATABUS_i/blk000002c2
                                                       WebPHY_DATABUS_i/blk000002c4
    SLICE_X17Y30.CIN     net (fanout=1)        0.000   WebPHY_DATABUS_i/sig000001c3
    SLICE_X17Y30.COUT    Tbyp                  0.128   WebPHY_DATABUS_i/sig000001c5
                                                       WebPHY_DATABUS_i/blk000002c6
                                                       WebPHY_DATABUS_i/blk000002c8
    SLICE_X17Y31.CIN     net (fanout=1)        0.000   WebPHY_DATABUS_i/sig000001c5
    SLICE_X17Y31.COUT    Tbyp                  0.128   WebPHY_DATABUS_i/sig000001c7
                                                       WebPHY_DATABUS_i/blk000002ca
                                                       WebPHY_DATABUS_i/blk000002cc
    SLICE_X17Y32.CIN     net (fanout=1)        0.000   WebPHY_DATABUS_i/sig000001c7
    SLICE_X17Y32.COUT    Tbyp                  0.128   WebPHY_DATABUS_i/sig000001c9
                                                       WebPHY_DATABUS_i/blk000002ce
                                                       WebPHY_DATABUS_i/blk000002d0
    SLICE_X17Y33.CIN     net (fanout=1)        0.000   WebPHY_DATABUS_i/sig000001c9
    SLICE_X17Y33.COUT    Tbyp                  0.128   WebPHY_DATABUS_i/sig000001bc
                                                       WebPHY_DATABUS_i/blk000002d2
                                                       WebPHY_DATABUS_i/blk000002d4
    SLICE_X17Y34.CIN     net (fanout=1)        0.000   WebPHY_DATABUS_i/sig000001bc
    SLICE_X17Y34.COUT    Tbyp                  0.128   WebPHY_DATABUS_i/sig000001be
                                                       WebPHY_DATABUS_i/blk000002d6
                                                       WebPHY_DATABUS_i/blk000002d8
    SLICE_X17Y35.CIN     net (fanout=1)        0.000   WebPHY_DATABUS_i/sig000001be
    SLICE_X17Y35.COUT    Tbyp                  0.128   WebPHY_DATABUS_i/sig000001c0
                                                       WebPHY_DATABUS_i/blk000002da
                                                       WebPHY_DATABUS_i/blk000002dc
    SLICE_X5Y35.F3       net (fanout=7)        1.655   WebPHY_DATABUS_i/sig000001c0
    SLICE_X5Y35.X        Tilo                  0.551   WebPHY_DATABUS_i/sig00000640
                                                       WebPHY_DATABUS_i/blk00000f01
    SLICE_X10Y34.G1      net (fanout=1)        1.276   WebPHY_DATABUS_i/sig00000048
    SLICE_X10Y34.Y       Tilo                  0.608   WebPHY_DATABUS_i/sig00000663
                                                       WebPHY_DATABUS_i/blk00001100
    SLICE_X17Y26.F1      net (fanout=32)       2.332   WebPHY_DATABUS_i/sig0000024b
    SLICE_X17Y26.CLK     Tfck                  0.633   WebPHY_DATABUS_i/sig0000067e
                                                       WebPHY_DATABUS_i/blk00000d37
                                                       WebPHY_DATABUS_i/blk000000ae
    -------------------------------------------------  ---------------------------
    Total                                     11.354ns (4.435ns logic, 6.919ns route)
                                                       (39.1% logic, 60.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_mydcm_CLKFX_BUF = PERIOD TIMEGRP "mydcm_CLKFX_BUF" TS_SYS_CLK / 1.6 HIGH
        50%;
--------------------------------------------------------------------------------

Paths for end point WebPHY_DATABUS_i/blk00000071 (SLICE_X7Y21.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.800ns (requirement - (clock path skew + uncertainty - data path))
  Source:               WebPHY_DATABUS_i/blk000000f0 (FF)
  Destination:          WebPHY_DATABUS_i/blk00000071 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.800ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         user_logic/clk rising at 12.500ns
  Destination Clock:    user_logic/clk rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: WebPHY_DATABUS_i/blk000000f0 to WebPHY_DATABUS_i/blk00000071
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y23.YQ       Tcko                  0.576   WebPHY_DATABUS_i/sig000007df
                                                       WebPHY_DATABUS_i/blk000000f0
    SLICE_X7Y21.BX       net (fanout=1)        0.507   WebPHY_DATABUS_i/sig000007df
    SLICE_X7Y21.CLK      Tckdi       (-Th)     0.283   WebPHY_DATABUS_i/sig000010f9
                                                       WebPHY_DATABUS_i/blk00000071
    -------------------------------------------------  ---------------------------
    Total                                      0.800ns (0.293ns logic, 0.507ns route)
                                                       (36.6% logic, 63.4% route)

--------------------------------------------------------------------------------

Paths for end point rst_pipe_5 (SLICE_X2Y2.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.800ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_pipe_6 (FF)
  Destination:          rst_pipe_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.800ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         user_logic/clk rising at 12.500ns
  Destination Clock:    user_logic/clk rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: rst_pipe_6 to rst_pipe_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y1.YQ        Tcko                  0.576   rst_pipe<7>
                                                       rst_pipe_6
    SLICE_X2Y2.BX        net (fanout=1)        0.507   rst_pipe<6>
    SLICE_X2Y2.CLK       Tckdi       (-Th)     0.283   rst_pipe<5>
                                                       rst_pipe_5
    -------------------------------------------------  ---------------------------
    Total                                      0.800ns (0.293ns logic, 0.507ns route)
                                                       (36.6% logic, 63.4% route)

--------------------------------------------------------------------------------

Paths for end point WebPHY_DATABUS_i/blk000003ca (SLICE_X1Y16.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.800ns (requirement - (clock path skew + uncertainty - data path))
  Source:               WebPHY_DATABUS_i/blk000003e2 (FF)
  Destination:          WebPHY_DATABUS_i/blk000003ca (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.800ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         user_logic/clk rising at 12.500ns
  Destination Clock:    user_logic/clk rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: WebPHY_DATABUS_i/blk000003e2 to WebPHY_DATABUS_i/blk000003ca
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y18.YQ       Tcko                  0.576   WebPHY_DATABUS_i/sig0000046d
                                                       WebPHY_DATABUS_i/blk000003e2
    SLICE_X1Y16.BX       net (fanout=1)        0.507   WebPHY_DATABUS_i/sig0000046e
    SLICE_X1Y16.CLK      Tckdi       (-Th)     0.283   WebPHY_DATABUS_i/sig000004b1
                                                       WebPHY_DATABUS_i/blk000003ca
    -------------------------------------------------  ---------------------------
    Total                                      0.800ns (0.293ns logic, 0.507ns route)
                                                       (36.6% logic, 63.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_mydcm_CLKFX_BUF = PERIOD TIMEGRP "mydcm_CLKFX_BUF" TS_SYS_CLK / 1.6 HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 9.768ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.500ns
  Low pulse: 6.250ns
  Low pulse limit: 1.366ns (Tbpwl)
  Physical resource: webram/Mram_webpage_rom1/CLKA
  Logical resource: webram/Mram_webpage_rom1.A/CLKA
  Location pin: RAMB16_X1Y1.CLKA
  Clock network: user_logic/clk
--------------------------------------------------------------------------------
Slack: 9.768ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.500ns
  High pulse: 6.250ns
  High pulse limit: 1.366ns (Tbpwh)
  Physical resource: webram/Mram_webpage_rom1/CLKA
  Logical resource: webram/Mram_webpage_rom1.A/CLKA
  Location pin: RAMB16_X1Y1.CLKA
  Clock network: user_logic/clk
--------------------------------------------------------------------------------
Slack: 9.768ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 2.732ns (366.032MHz) (Tbp)
  Physical resource: webram/Mram_webpage_rom1/CLKA
  Logical resource: webram/Mram_webpage_rom1.A/CLKA
  Location pin: RAMB16_X1Y1.CLKA
  Clock network: user_logic/clk
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_SYS_CLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_SYS_CLK                     |     20.000ns|      6.000ns|     19.837ns|            0|            0|            0|        93778|
| TS_mydcm_CLKFX_BUF            |     12.500ns|     12.398ns|          N/A|            0|            0|        93778|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock osc_in
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
osc_in         |   12.398|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 93778 paths, 0 nets, and 8722 connections

Design statistics:
   Minimum period:  12.398ns{1}   (Maximum frequency:  80.658MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sat Aug 02 09:10:59 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 180 MB



