Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Tue May 21 13:01:01 2024
| Host         : LAPTOP-50ETKJ47 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file riscv_top_timing_summary_routed.rpt -pb riscv_top_timing_summary_routed.pb -rpx riscv_top_timing_summary_routed.rpx -warn_on_violation
| Design       : riscv_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There is 1 generated clock that is not connected to a clock source. (HIGH)


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.835        0.000                      0                17141        0.126        0.000                      0                17141        3.000        0.000                       0                  5900  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)               Period(ns)      Frequency(MHz)
-----                 ------------               ----------      --------------
i_riscv_clk           {0.000 5.000}              10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 15.000}             30.000          33.333          
    UART_CLK          {0.000 104174.993}         208349.986      0.005           
  clkfbout_clk_wiz_0  {0.000 15.000}             30.000          33.333          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
i_riscv_clk                                                                                                                                                             3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0        0.835        0.000                      0                12428        0.126        0.000                      0                12428       13.750        0.000                       0                  5843  
    UART_CLK           208331.281        0.000                      0                   70        0.142        0.000                      0                   70   104174.492        0.000                       0                    53  
  clkfbout_clk_wiz_0                                                                                                                                                   22.633        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
UART_CLK            clk_out1_clk_wiz_0       12.937        0.000                      0                   10        0.398        0.000                      0                   10  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          ----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**   UART_CLK            clk_out1_clk_wiz_0       18.074        0.000                      0                    2        2.920        0.000                      0                    2  
**async_default**   clk_out1_clk_wiz_0  clk_out1_clk_wiz_0       10.104        0.000                      0                 4634        0.369        0.000                      0                 4634  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  i_riscv_clk
  To Clock:  i_riscv_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         i_riscv_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { i_riscv_clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clk_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clk_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clk_wiz_0/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.835ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.126ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.835ns  (required time - arrival time)
  Source:                 u_top_core/u_inst_cache/u_icache_inst/byte10_reg_1/CLKBWRCLK
                            (falling edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pc/o_riscv_pc_pc_reg[56]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (clk_out1_clk_wiz_0 rise@30.000ns - clk_out1_clk_wiz_0 fall@15.000ns)
  Data Path Delay:        14.052ns  (logic 6.805ns (48.426%)  route 7.247ns (51.574%))
  Logic Levels:           24  (CARRY4=14 LUT2=3 LUT3=1 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     15.000    15.000 f  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000    15.000 f  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         ideal clock network latency
                                                      0.300    15.300    
                         net (fo=1, routed)           0.000    15.300    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.000    15.300 f  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5841, routed)        0.000    15.300    u_top_core/u_inst_cache/u_icache_inst/clk
    RAMB18_X1Y11         RAMB18E1                                     r  u_top_core/u_inst_cache/u_icache_inst/byte10_reg_1/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y11         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      2.454    17.754 r  u_top_core/u_inst_cache/u_icache_inst/byte10_reg_1/DOBDO[0]
                         net (fo=4, routed)           1.621    19.375    u_top_core/u_inst_cache/icache_data_out[80]
    SLICE_X46Y17         LUT6 (Prop_lut6_I1_O)        0.124    19.499 r  u_top_core/u_inst_cache/o_riscv_icache_cpu_instr_out[0]_INST_0_i_5/O
                         net (fo=1, routed)           0.000    19.499    u_top_core/u_inst_cache/o_riscv_icache_cpu_instr_out[0]_INST_0_i_5_n_0
    SLICE_X46Y17         MUXF7 (Prop_muxf7_I0_O)      0.209    19.708 r  u_top_core/u_inst_cache/o_riscv_icache_cpu_instr_out[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    19.708    u_top_core/u_inst_cache/o_riscv_icache_cpu_instr_out[0]_INST_0_i_2_n_0
    SLICE_X46Y17         MUXF8 (Prop_muxf8_I1_O)      0.088    19.796 r  u_top_core/u_inst_cache/o_riscv_icache_cpu_instr_out[0]_INST_0/O
                         net (fo=51, routed)          1.295    21.090    u_top_core/u_riscv_datapath/u_riscv_fstage/u_top_cdecoder/i_riscv_cdecoder_inst[0]
    SLICE_X55Y21         LUT2 (Prop_lut2_I0_O)        0.347    21.437 f  u_top_core/u_riscv_datapath/u_riscv_fstage/u_top_cdecoder/o_riscv_cdecoder_inst[29]_INST_0_i_2/O
                         net (fo=3, routed)           1.040    22.477    u_top_core/u_riscv_datapath/u_riscv_fstage/u_top_cdecoder/o_riscv_cdecoder_inst[29]_INST_0_i_2_n_0
    SLICE_X46Y22         LUT6 (Prop_lut6_I5_O)        0.332    22.809 f  u_top_core/u_riscv_datapath/u_riscv_fstage/u_top_cdecoder/o_riscv_cdecoder_cillegal_inst_INST_0_i_3/O
                         net (fo=1, routed)           0.543    23.353    u_top_core/u_riscv_datapath/u_riscv_fstage/u_top_cdecoder/o_riscv_cdecoder_cillegal_inst_INST_0_i_3_n_0
    SLICE_X45Y22         LUT6 (Prop_lut6_I2_O)        0.124    23.477 f  u_top_core/u_riscv_datapath/u_riscv_fstage/u_top_cdecoder/o_riscv_cdecoder_cillegal_inst_INST_0/O
                         net (fo=2, routed)           0.412    23.889    u_top_core/u_riscv_datapath/u_riscv_fstage/o_riscv_fstage_cillegal_inst
    SLICE_X45Y23         LUT2 (Prop_lut2_I1_O)        0.124    24.013 r  u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pcadder_i_1/O
                         net (fo=5, routed)           0.803    24.816    u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pcadder/i_riscv_pcadder_size[1]
    SLICE_X36Y23         LUT2 (Prop_lut2_I0_O)        0.124    24.940 r  u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pcadder/o_riscv_pcadder_pcplussize[2]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    24.940    u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pcadder/o_riscv_pcadder_pcplussize[2]_INST_0_i_2_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    25.472 r  u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pcadder/o_riscv_pcadder_pcplussize[2]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    25.472    u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pcadder/o_riscv_pcadder_pcplussize[2]_INST_0_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.586 r  u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pcadder/o_riscv_pcadder_pcplussize[5]_INST_0/CO[3]
                         net (fo=1, routed)           0.009    25.595    u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pcadder/o_riscv_pcadder_pcplussize[5]_INST_0_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.709 r  u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pcadder/o_riscv_pcadder_pcplussize[9]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    25.709    u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pcadder/o_riscv_pcadder_pcplussize[9]_INST_0_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.823 r  u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pcadder/o_riscv_pcadder_pcplussize[13]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    25.823    u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pcadder/o_riscv_pcadder_pcplussize[13]_INST_0_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.937 r  u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pcadder/o_riscv_pcadder_pcplussize[17]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    25.937    u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pcadder/o_riscv_pcadder_pcplussize[17]_INST_0_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.051 r  u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pcadder/o_riscv_pcadder_pcplussize[21]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    26.051    u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pcadder/o_riscv_pcadder_pcplussize[21]_INST_0_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.165 r  u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pcadder/o_riscv_pcadder_pcplussize[25]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    26.165    u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pcadder/o_riscv_pcadder_pcplussize[25]_INST_0_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.279 r  u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pcadder/o_riscv_pcadder_pcplussize[29]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    26.279    u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pcadder/o_riscv_pcadder_pcplussize[29]_INST_0_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.393 r  u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pcadder/o_riscv_pcadder_pcplussize[33]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    26.393    u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pcadder/o_riscv_pcadder_pcplussize[33]_INST_0_n_0
    SLICE_X36Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.507 r  u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pcadder/o_riscv_pcadder_pcplussize[37]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    26.507    u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pcadder/o_riscv_pcadder_pcplussize[37]_INST_0_n_0
    SLICE_X36Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.621 r  u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pcadder/o_riscv_pcadder_pcplussize[41]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    26.621    u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pcadder/o_riscv_pcadder_pcplussize[41]_INST_0_n_0
    SLICE_X36Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.735 r  u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pcadder/o_riscv_pcadder_pcplussize[45]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    26.735    u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pcadder/o_riscv_pcadder_pcplussize[45]_INST_0_n_0
    SLICE_X36Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.849 r  u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pcadder/o_riscv_pcadder_pcplussize[49]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    26.849    u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pcadder/o_riscv_pcadder_pcplussize[49]_INST_0_n_0
    SLICE_X36Y36         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    27.162 r  u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pcadder/o_riscv_pcadder_pcplussize[53]_INST_0/O[3]
                         net (fo=2, routed)           0.954    28.116    u_top_core/u_riscv_datapath/u_riscv_fstage/u_pcmux/i_riscv_mux2_in0[56]
    SLICE_X34Y34         LUT3 (Prop_lut3_I1_O)        0.335    28.451 r  u_top_core/u_riscv_datapath/u_riscv_fstage/u_pcmux/o_riscv_mux2_out[56]_INST_0/O
                         net (fo=1, routed)           0.570    29.021    u_top_core/u_riscv_datapath/u_riscv_fstage/u_pcmuxfortrap/i_riscv_mux4_in0[56]
    SLICE_X32Y35         LUT6 (Prop_lut6_I1_O)        0.331    29.352 r  u_top_core/u_riscv_datapath/u_riscv_fstage/u_pcmuxfortrap/o_riscv_mux4_out[56]_INST_0/O
                         net (fo=1, routed)           0.000    29.352    u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pc/i_riscv_pc_nextpc[56]
    SLICE_X32Y35         FDRE                                         r  u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pc/o_riscv_pc_pc_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000    30.000 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         ideal clock network latency
                                                      0.300    30.300    
                         net (fo=1, routed)           0.000    30.300    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.000    30.300 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5841, routed)        0.000    30.300    u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pc/i_riscv_pc_clk
    SLICE_X32Y35         FDRE                                         r  u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pc/o_riscv_pc_pc_reg[56]/C
                         clock pessimism              0.000    30.300    
                         clock uncertainty           -0.145    30.155    
    SLICE_X32Y35         FDRE (Setup_fdre_C_D)        0.032    30.187    u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pc/o_riscv_pc_pc_reg[56]
  -------------------------------------------------------------------
                         required time                         30.187    
                         arrival time                         -29.352    
  -------------------------------------------------------------------
                         slack                                  0.835    

Slack (MET) :             0.952ns  (required time - arrival time)
  Source:                 u_top_core/u_inst_cache/u_icache_inst/byte10_reg_1/CLKBWRCLK
                            (falling edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pc/o_riscv_pc_pc_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (clk_out1_clk_wiz_0 rise@30.000ns - clk_out1_clk_wiz_0 fall@15.000ns)
  Data Path Delay:        13.932ns  (logic 6.955ns (49.920%)  route 6.977ns (50.080%))
  Logic Levels:           26  (CARRY4=16 LUT2=3 LUT3=1 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     15.000    15.000 f  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000    15.000 f  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         ideal clock network latency
                                                      0.300    15.300    
                         net (fo=1, routed)           0.000    15.300    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.000    15.300 f  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5841, routed)        0.000    15.300    u_top_core/u_inst_cache/u_icache_inst/clk
    RAMB18_X1Y11         RAMB18E1                                     r  u_top_core/u_inst_cache/u_icache_inst/byte10_reg_1/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y11         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      2.454    17.754 r  u_top_core/u_inst_cache/u_icache_inst/byte10_reg_1/DOBDO[0]
                         net (fo=4, routed)           1.621    19.375    u_top_core/u_inst_cache/icache_data_out[80]
    SLICE_X46Y17         LUT6 (Prop_lut6_I1_O)        0.124    19.499 r  u_top_core/u_inst_cache/o_riscv_icache_cpu_instr_out[0]_INST_0_i_5/O
                         net (fo=1, routed)           0.000    19.499    u_top_core/u_inst_cache/o_riscv_icache_cpu_instr_out[0]_INST_0_i_5_n_0
    SLICE_X46Y17         MUXF7 (Prop_muxf7_I0_O)      0.209    19.708 r  u_top_core/u_inst_cache/o_riscv_icache_cpu_instr_out[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    19.708    u_top_core/u_inst_cache/o_riscv_icache_cpu_instr_out[0]_INST_0_i_2_n_0
    SLICE_X46Y17         MUXF8 (Prop_muxf8_I1_O)      0.088    19.796 r  u_top_core/u_inst_cache/o_riscv_icache_cpu_instr_out[0]_INST_0/O
                         net (fo=51, routed)          1.295    21.090    u_top_core/u_riscv_datapath/u_riscv_fstage/u_top_cdecoder/i_riscv_cdecoder_inst[0]
    SLICE_X55Y21         LUT2 (Prop_lut2_I0_O)        0.347    21.437 f  u_top_core/u_riscv_datapath/u_riscv_fstage/u_top_cdecoder/o_riscv_cdecoder_inst[29]_INST_0_i_2/O
                         net (fo=3, routed)           1.040    22.477    u_top_core/u_riscv_datapath/u_riscv_fstage/u_top_cdecoder/o_riscv_cdecoder_inst[29]_INST_0_i_2_n_0
    SLICE_X46Y22         LUT6 (Prop_lut6_I5_O)        0.332    22.809 f  u_top_core/u_riscv_datapath/u_riscv_fstage/u_top_cdecoder/o_riscv_cdecoder_cillegal_inst_INST_0_i_3/O
                         net (fo=1, routed)           0.543    23.353    u_top_core/u_riscv_datapath/u_riscv_fstage/u_top_cdecoder/o_riscv_cdecoder_cillegal_inst_INST_0_i_3_n_0
    SLICE_X45Y22         LUT6 (Prop_lut6_I2_O)        0.124    23.477 f  u_top_core/u_riscv_datapath/u_riscv_fstage/u_top_cdecoder/o_riscv_cdecoder_cillegal_inst_INST_0/O
                         net (fo=2, routed)           0.412    23.889    u_top_core/u_riscv_datapath/u_riscv_fstage/o_riscv_fstage_cillegal_inst
    SLICE_X45Y23         LUT2 (Prop_lut2_I1_O)        0.124    24.013 r  u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pcadder_i_1/O
                         net (fo=5, routed)           0.803    24.816    u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pcadder/i_riscv_pcadder_size[1]
    SLICE_X36Y23         LUT2 (Prop_lut2_I0_O)        0.124    24.940 r  u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pcadder/o_riscv_pcadder_pcplussize[2]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    24.940    u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pcadder/o_riscv_pcadder_pcplussize[2]_INST_0_i_2_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    25.472 r  u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pcadder/o_riscv_pcadder_pcplussize[2]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    25.472    u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pcadder/o_riscv_pcadder_pcplussize[2]_INST_0_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.586 r  u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pcadder/o_riscv_pcadder_pcplussize[5]_INST_0/CO[3]
                         net (fo=1, routed)           0.009    25.595    u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pcadder/o_riscv_pcadder_pcplussize[5]_INST_0_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.709 r  u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pcadder/o_riscv_pcadder_pcplussize[9]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    25.709    u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pcadder/o_riscv_pcadder_pcplussize[9]_INST_0_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.823 r  u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pcadder/o_riscv_pcadder_pcplussize[13]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    25.823    u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pcadder/o_riscv_pcadder_pcplussize[13]_INST_0_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.937 r  u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pcadder/o_riscv_pcadder_pcplussize[17]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    25.937    u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pcadder/o_riscv_pcadder_pcplussize[17]_INST_0_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.051 r  u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pcadder/o_riscv_pcadder_pcplussize[21]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    26.051    u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pcadder/o_riscv_pcadder_pcplussize[21]_INST_0_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.165 r  u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pcadder/o_riscv_pcadder_pcplussize[25]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    26.165    u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pcadder/o_riscv_pcadder_pcplussize[25]_INST_0_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.279 r  u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pcadder/o_riscv_pcadder_pcplussize[29]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    26.279    u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pcadder/o_riscv_pcadder_pcplussize[29]_INST_0_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.393 r  u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pcadder/o_riscv_pcadder_pcplussize[33]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    26.393    u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pcadder/o_riscv_pcadder_pcplussize[33]_INST_0_n_0
    SLICE_X36Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.507 r  u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pcadder/o_riscv_pcadder_pcplussize[37]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    26.507    u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pcadder/o_riscv_pcadder_pcplussize[37]_INST_0_n_0
    SLICE_X36Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.621 r  u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pcadder/o_riscv_pcadder_pcplussize[41]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    26.621    u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pcadder/o_riscv_pcadder_pcplussize[41]_INST_0_n_0
    SLICE_X36Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.735 r  u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pcadder/o_riscv_pcadder_pcplussize[45]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    26.735    u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pcadder/o_riscv_pcadder_pcplussize[45]_INST_0_n_0
    SLICE_X36Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.849 r  u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pcadder/o_riscv_pcadder_pcplussize[49]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    26.849    u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pcadder/o_riscv_pcadder_pcplussize[49]_INST_0_n_0
    SLICE_X36Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.963 r  u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pcadder/o_riscv_pcadder_pcplussize[53]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    26.963    u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pcadder/o_riscv_pcadder_pcplussize[53]_INST_0_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.077 r  u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pcadder/o_riscv_pcadder_pcplussize[57]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    27.077    u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pcadder/o_riscv_pcadder_pcplussize[57]_INST_0_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    27.316 r  u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pcadder/o_riscv_pcadder_pcplussize[61]_INST_0/O[2]
                         net (fo=2, routed)           0.813    28.129    u_top_core/u_riscv_datapath/u_riscv_fstage/u_pcmux/i_riscv_mux2_in0[63]
    SLICE_X33Y38         LUT3 (Prop_lut3_I1_O)        0.330    28.459 r  u_top_core/u_riscv_datapath/u_riscv_fstage/u_pcmux/o_riscv_mux2_out[63]_INST_0/O
                         net (fo=1, routed)           0.441    28.900    u_top_core/u_riscv_datapath/u_riscv_fstage/u_pcmuxfortrap/i_riscv_mux4_in0[63]
    SLICE_X29Y38         LUT6 (Prop_lut6_I1_O)        0.332    29.232 r  u_top_core/u_riscv_datapath/u_riscv_fstage/u_pcmuxfortrap/o_riscv_mux4_out[63]_INST_0/O
                         net (fo=1, routed)           0.000    29.232    u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pc/i_riscv_pc_nextpc[63]
    SLICE_X29Y38         FDRE                                         r  u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pc/o_riscv_pc_pc_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000    30.000 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         ideal clock network latency
                                                      0.300    30.300    
                         net (fo=1, routed)           0.000    30.300    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.000    30.300 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5841, routed)        0.000    30.300    u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pc/i_riscv_pc_clk
    SLICE_X29Y38         FDRE                                         r  u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pc/o_riscv_pc_pc_reg[63]/C
                         clock pessimism              0.000    30.300    
                         clock uncertainty           -0.145    30.155    
    SLICE_X29Y38         FDRE (Setup_fdre_C_D)        0.029    30.184    u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pc/o_riscv_pc_pc_reg[63]
  -------------------------------------------------------------------
                         required time                         30.184    
                         arrival time                         -29.232    
  -------------------------------------------------------------------
                         slack                                  0.952    

Slack (MET) :             1.046ns  (required time - arrival time)
  Source:                 u_top_core/u_inst_cache/u_icache_inst/byte10_reg_1/CLKBWRCLK
                            (falling edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pc/o_riscv_pc_pc_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (clk_out1_clk_wiz_0 rise@30.000ns - clk_out1_clk_wiz_0 fall@15.000ns)
  Data Path Delay:        13.840ns  (logic 6.917ns (49.978%)  route 6.923ns (50.022%))
  Logic Levels:           25  (CARRY4=15 LUT2=3 LUT3=1 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     15.000    15.000 f  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000    15.000 f  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         ideal clock network latency
                                                      0.300    15.300    
                         net (fo=1, routed)           0.000    15.300    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.000    15.300 f  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5841, routed)        0.000    15.300    u_top_core/u_inst_cache/u_icache_inst/clk
    RAMB18_X1Y11         RAMB18E1                                     r  u_top_core/u_inst_cache/u_icache_inst/byte10_reg_1/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y11         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      2.454    17.754 r  u_top_core/u_inst_cache/u_icache_inst/byte10_reg_1/DOBDO[0]
                         net (fo=4, routed)           1.621    19.375    u_top_core/u_inst_cache/icache_data_out[80]
    SLICE_X46Y17         LUT6 (Prop_lut6_I1_O)        0.124    19.499 r  u_top_core/u_inst_cache/o_riscv_icache_cpu_instr_out[0]_INST_0_i_5/O
                         net (fo=1, routed)           0.000    19.499    u_top_core/u_inst_cache/o_riscv_icache_cpu_instr_out[0]_INST_0_i_5_n_0
    SLICE_X46Y17         MUXF7 (Prop_muxf7_I0_O)      0.209    19.708 r  u_top_core/u_inst_cache/o_riscv_icache_cpu_instr_out[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    19.708    u_top_core/u_inst_cache/o_riscv_icache_cpu_instr_out[0]_INST_0_i_2_n_0
    SLICE_X46Y17         MUXF8 (Prop_muxf8_I1_O)      0.088    19.796 r  u_top_core/u_inst_cache/o_riscv_icache_cpu_instr_out[0]_INST_0/O
                         net (fo=51, routed)          1.295    21.090    u_top_core/u_riscv_datapath/u_riscv_fstage/u_top_cdecoder/i_riscv_cdecoder_inst[0]
    SLICE_X55Y21         LUT2 (Prop_lut2_I0_O)        0.347    21.437 f  u_top_core/u_riscv_datapath/u_riscv_fstage/u_top_cdecoder/o_riscv_cdecoder_inst[29]_INST_0_i_2/O
                         net (fo=3, routed)           1.040    22.477    u_top_core/u_riscv_datapath/u_riscv_fstage/u_top_cdecoder/o_riscv_cdecoder_inst[29]_INST_0_i_2_n_0
    SLICE_X46Y22         LUT6 (Prop_lut6_I5_O)        0.332    22.809 f  u_top_core/u_riscv_datapath/u_riscv_fstage/u_top_cdecoder/o_riscv_cdecoder_cillegal_inst_INST_0_i_3/O
                         net (fo=1, routed)           0.543    23.353    u_top_core/u_riscv_datapath/u_riscv_fstage/u_top_cdecoder/o_riscv_cdecoder_cillegal_inst_INST_0_i_3_n_0
    SLICE_X45Y22         LUT6 (Prop_lut6_I2_O)        0.124    23.477 f  u_top_core/u_riscv_datapath/u_riscv_fstage/u_top_cdecoder/o_riscv_cdecoder_cillegal_inst_INST_0/O
                         net (fo=2, routed)           0.412    23.889    u_top_core/u_riscv_datapath/u_riscv_fstage/o_riscv_fstage_cillegal_inst
    SLICE_X45Y23         LUT2 (Prop_lut2_I1_O)        0.124    24.013 r  u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pcadder_i_1/O
                         net (fo=5, routed)           0.803    24.816    u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pcadder/i_riscv_pcadder_size[1]
    SLICE_X36Y23         LUT2 (Prop_lut2_I0_O)        0.124    24.940 r  u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pcadder/o_riscv_pcadder_pcplussize[2]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    24.940    u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pcadder/o_riscv_pcadder_pcplussize[2]_INST_0_i_2_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    25.472 r  u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pcadder/o_riscv_pcadder_pcplussize[2]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    25.472    u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pcadder/o_riscv_pcadder_pcplussize[2]_INST_0_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.586 r  u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pcadder/o_riscv_pcadder_pcplussize[5]_INST_0/CO[3]
                         net (fo=1, routed)           0.009    25.595    u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pcadder/o_riscv_pcadder_pcplussize[5]_INST_0_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.709 r  u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pcadder/o_riscv_pcadder_pcplussize[9]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    25.709    u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pcadder/o_riscv_pcadder_pcplussize[9]_INST_0_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.823 r  u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pcadder/o_riscv_pcadder_pcplussize[13]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    25.823    u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pcadder/o_riscv_pcadder_pcplussize[13]_INST_0_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.937 r  u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pcadder/o_riscv_pcadder_pcplussize[17]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    25.937    u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pcadder/o_riscv_pcadder_pcplussize[17]_INST_0_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.051 r  u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pcadder/o_riscv_pcadder_pcplussize[21]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    26.051    u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pcadder/o_riscv_pcadder_pcplussize[21]_INST_0_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.165 r  u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pcadder/o_riscv_pcadder_pcplussize[25]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    26.165    u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pcadder/o_riscv_pcadder_pcplussize[25]_INST_0_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.279 r  u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pcadder/o_riscv_pcadder_pcplussize[29]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    26.279    u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pcadder/o_riscv_pcadder_pcplussize[29]_INST_0_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.393 r  u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pcadder/o_riscv_pcadder_pcplussize[33]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    26.393    u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pcadder/o_riscv_pcadder_pcplussize[33]_INST_0_n_0
    SLICE_X36Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.507 r  u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pcadder/o_riscv_pcadder_pcplussize[37]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    26.507    u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pcadder/o_riscv_pcadder_pcplussize[37]_INST_0_n_0
    SLICE_X36Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.621 r  u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pcadder/o_riscv_pcadder_pcplussize[41]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    26.621    u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pcadder/o_riscv_pcadder_pcplussize[41]_INST_0_n_0
    SLICE_X36Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.735 r  u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pcadder/o_riscv_pcadder_pcplussize[45]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    26.735    u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pcadder/o_riscv_pcadder_pcplussize[45]_INST_0_n_0
    SLICE_X36Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.849 r  u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pcadder/o_riscv_pcadder_pcplussize[49]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    26.849    u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pcadder/o_riscv_pcadder_pcplussize[49]_INST_0_n_0
    SLICE_X36Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.963 r  u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pcadder/o_riscv_pcadder_pcplussize[53]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    26.963    u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pcadder/o_riscv_pcadder_pcplussize[53]_INST_0_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    27.276 r  u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pcadder/o_riscv_pcadder_pcplussize[57]_INST_0/O[3]
                         net (fo=2, routed)           0.748    28.025    u_top_core/u_riscv_datapath/u_riscv_fstage/u_pcmux/i_riscv_mux2_in0[60]
    SLICE_X33Y37         LUT3 (Prop_lut3_I1_O)        0.332    28.357 r  u_top_core/u_riscv_datapath/u_riscv_fstage/u_pcmux/o_riscv_mux2_out[60]_INST_0/O
                         net (fo=1, routed)           0.452    28.808    u_top_core/u_riscv_datapath/u_riscv_fstage/u_pcmuxfortrap/i_riscv_mux4_in0[60]
    SLICE_X29Y36         LUT6 (Prop_lut6_I1_O)        0.332    29.140 r  u_top_core/u_riscv_datapath/u_riscv_fstage/u_pcmuxfortrap/o_riscv_mux4_out[60]_INST_0/O
                         net (fo=1, routed)           0.000    29.140    u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pc/i_riscv_pc_nextpc[60]
    SLICE_X29Y36         FDRE                                         r  u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pc/o_riscv_pc_pc_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000    30.000 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         ideal clock network latency
                                                      0.300    30.300    
                         net (fo=1, routed)           0.000    30.300    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.000    30.300 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5841, routed)        0.000    30.300    u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pc/i_riscv_pc_clk
    SLICE_X29Y36         FDRE                                         r  u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pc/o_riscv_pc_pc_reg[60]/C
                         clock pessimism              0.000    30.300    
                         clock uncertainty           -0.145    30.155    
    SLICE_X29Y36         FDRE (Setup_fdre_C_D)        0.031    30.186    u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pc/o_riscv_pc_pc_reg[60]
  -------------------------------------------------------------------
                         required time                         30.186    
                         arrival time                         -29.140    
  -------------------------------------------------------------------
                         slack                                  1.046    

Slack (MET) :             1.055ns  (required time - arrival time)
  Source:                 u_top_core/u_inst_cache/u_icache_inst/byte10_reg_1/CLKBWRCLK
                            (falling edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pc/o_riscv_pc_pc_reg[53]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (clk_out1_clk_wiz_0 rise@30.000ns - clk_out1_clk_wiz_0 fall@15.000ns)
  Data Path Delay:        13.833ns  (logic 6.703ns (48.458%)  route 7.130ns (51.542%))
  Logic Levels:           24  (CARRY4=14 LUT2=3 LUT3=1 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     15.000    15.000 f  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000    15.000 f  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         ideal clock network latency
                                                      0.300    15.300    
                         net (fo=1, routed)           0.000    15.300    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.000    15.300 f  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5841, routed)        0.000    15.300    u_top_core/u_inst_cache/u_icache_inst/clk
    RAMB18_X1Y11         RAMB18E1                                     r  u_top_core/u_inst_cache/u_icache_inst/byte10_reg_1/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y11         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      2.454    17.754 r  u_top_core/u_inst_cache/u_icache_inst/byte10_reg_1/DOBDO[0]
                         net (fo=4, routed)           1.621    19.375    u_top_core/u_inst_cache/icache_data_out[80]
    SLICE_X46Y17         LUT6 (Prop_lut6_I1_O)        0.124    19.499 r  u_top_core/u_inst_cache/o_riscv_icache_cpu_instr_out[0]_INST_0_i_5/O
                         net (fo=1, routed)           0.000    19.499    u_top_core/u_inst_cache/o_riscv_icache_cpu_instr_out[0]_INST_0_i_5_n_0
    SLICE_X46Y17         MUXF7 (Prop_muxf7_I0_O)      0.209    19.708 r  u_top_core/u_inst_cache/o_riscv_icache_cpu_instr_out[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    19.708    u_top_core/u_inst_cache/o_riscv_icache_cpu_instr_out[0]_INST_0_i_2_n_0
    SLICE_X46Y17         MUXF8 (Prop_muxf8_I1_O)      0.088    19.796 r  u_top_core/u_inst_cache/o_riscv_icache_cpu_instr_out[0]_INST_0/O
                         net (fo=51, routed)          1.295    21.090    u_top_core/u_riscv_datapath/u_riscv_fstage/u_top_cdecoder/i_riscv_cdecoder_inst[0]
    SLICE_X55Y21         LUT2 (Prop_lut2_I0_O)        0.347    21.437 f  u_top_core/u_riscv_datapath/u_riscv_fstage/u_top_cdecoder/o_riscv_cdecoder_inst[29]_INST_0_i_2/O
                         net (fo=3, routed)           1.040    22.477    u_top_core/u_riscv_datapath/u_riscv_fstage/u_top_cdecoder/o_riscv_cdecoder_inst[29]_INST_0_i_2_n_0
    SLICE_X46Y22         LUT6 (Prop_lut6_I5_O)        0.332    22.809 f  u_top_core/u_riscv_datapath/u_riscv_fstage/u_top_cdecoder/o_riscv_cdecoder_cillegal_inst_INST_0_i_3/O
                         net (fo=1, routed)           0.543    23.353    u_top_core/u_riscv_datapath/u_riscv_fstage/u_top_cdecoder/o_riscv_cdecoder_cillegal_inst_INST_0_i_3_n_0
    SLICE_X45Y22         LUT6 (Prop_lut6_I2_O)        0.124    23.477 f  u_top_core/u_riscv_datapath/u_riscv_fstage/u_top_cdecoder/o_riscv_cdecoder_cillegal_inst_INST_0/O
                         net (fo=2, routed)           0.412    23.889    u_top_core/u_riscv_datapath/u_riscv_fstage/o_riscv_fstage_cillegal_inst
    SLICE_X45Y23         LUT2 (Prop_lut2_I1_O)        0.124    24.013 r  u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pcadder_i_1/O
                         net (fo=5, routed)           0.803    24.816    u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pcadder/i_riscv_pcadder_size[1]
    SLICE_X36Y23         LUT2 (Prop_lut2_I0_O)        0.124    24.940 r  u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pcadder/o_riscv_pcadder_pcplussize[2]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    24.940    u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pcadder/o_riscv_pcadder_pcplussize[2]_INST_0_i_2_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    25.472 r  u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pcadder/o_riscv_pcadder_pcplussize[2]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    25.472    u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pcadder/o_riscv_pcadder_pcplussize[2]_INST_0_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.586 r  u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pcadder/o_riscv_pcadder_pcplussize[5]_INST_0/CO[3]
                         net (fo=1, routed)           0.009    25.595    u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pcadder/o_riscv_pcadder_pcplussize[5]_INST_0_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.709 r  u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pcadder/o_riscv_pcadder_pcplussize[9]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    25.709    u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pcadder/o_riscv_pcadder_pcplussize[9]_INST_0_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.823 r  u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pcadder/o_riscv_pcadder_pcplussize[13]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    25.823    u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pcadder/o_riscv_pcadder_pcplussize[13]_INST_0_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.937 r  u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pcadder/o_riscv_pcadder_pcplussize[17]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    25.937    u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pcadder/o_riscv_pcadder_pcplussize[17]_INST_0_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.051 r  u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pcadder/o_riscv_pcadder_pcplussize[21]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    26.051    u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pcadder/o_riscv_pcadder_pcplussize[21]_INST_0_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.165 r  u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pcadder/o_riscv_pcadder_pcplussize[25]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    26.165    u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pcadder/o_riscv_pcadder_pcplussize[25]_INST_0_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.279 r  u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pcadder/o_riscv_pcadder_pcplussize[29]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    26.279    u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pcadder/o_riscv_pcadder_pcplussize[29]_INST_0_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.393 r  u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pcadder/o_riscv_pcadder_pcplussize[33]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    26.393    u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pcadder/o_riscv_pcadder_pcplussize[33]_INST_0_n_0
    SLICE_X36Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.507 r  u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pcadder/o_riscv_pcadder_pcplussize[37]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    26.507    u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pcadder/o_riscv_pcadder_pcplussize[37]_INST_0_n_0
    SLICE_X36Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.621 r  u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pcadder/o_riscv_pcadder_pcplussize[41]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    26.621    u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pcadder/o_riscv_pcadder_pcplussize[41]_INST_0_n_0
    SLICE_X36Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.735 r  u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pcadder/o_riscv_pcadder_pcplussize[45]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    26.735    u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pcadder/o_riscv_pcadder_pcplussize[45]_INST_0_n_0
    SLICE_X36Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.849 r  u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pcadder/o_riscv_pcadder_pcplussize[49]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    26.849    u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pcadder/o_riscv_pcadder_pcplussize[49]_INST_0_n_0
    SLICE_X36Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.071 r  u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pcadder/o_riscv_pcadder_pcplussize[53]_INST_0/O[0]
                         net (fo=2, routed)           0.965    28.036    u_top_core/u_riscv_datapath/u_riscv_fstage/u_pcmux/i_riscv_mux2_in0[53]
    SLICE_X35Y33         LUT3 (Prop_lut3_I1_O)        0.328    28.364 r  u_top_core/u_riscv_datapath/u_riscv_fstage/u_pcmux/o_riscv_mux2_out[53]_INST_0/O
                         net (fo=1, routed)           0.442    28.806    u_top_core/u_riscv_datapath/u_riscv_fstage/u_pcmuxfortrap/i_riscv_mux4_in0[53]
    SLICE_X32Y33         LUT6 (Prop_lut6_I1_O)        0.327    29.133 r  u_top_core/u_riscv_datapath/u_riscv_fstage/u_pcmuxfortrap/o_riscv_mux4_out[53]_INST_0/O
                         net (fo=1, routed)           0.000    29.133    u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pc/i_riscv_pc_nextpc[53]
    SLICE_X32Y33         FDRE                                         r  u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pc/o_riscv_pc_pc_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000    30.000 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         ideal clock network latency
                                                      0.300    30.300    
                         net (fo=1, routed)           0.000    30.300    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.000    30.300 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5841, routed)        0.000    30.300    u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pc/i_riscv_pc_clk
    SLICE_X32Y33         FDRE                                         r  u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pc/o_riscv_pc_pc_reg[53]/C
                         clock pessimism              0.000    30.300    
                         clock uncertainty           -0.145    30.155    
    SLICE_X32Y33         FDRE (Setup_fdre_C_D)        0.032    30.187    u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pc/o_riscv_pc_pc_reg[53]
  -------------------------------------------------------------------
                         required time                         30.187    
                         arrival time                         -29.133    
  -------------------------------------------------------------------
                         slack                                  1.055    

Slack (MET) :             1.166ns  (required time - arrival time)
  Source:                 u_top_core/u_inst_cache/u_icache_inst/byte10_reg_1/CLKBWRCLK
                            (falling edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pc/o_riscv_pc_pc_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (clk_out1_clk_wiz_0 rise@30.000ns - clk_out1_clk_wiz_0 fall@15.000ns)
  Data Path Delay:        13.720ns  (logic 6.815ns (49.672%)  route 6.905ns (50.328%))
  Logic Levels:           26  (CARRY4=16 LUT2=3 LUT3=1 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     15.000    15.000 f  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000    15.000 f  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         ideal clock network latency
                                                      0.300    15.300    
                         net (fo=1, routed)           0.000    15.300    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.000    15.300 f  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5841, routed)        0.000    15.300    u_top_core/u_inst_cache/u_icache_inst/clk
    RAMB18_X1Y11         RAMB18E1                                     r  u_top_core/u_inst_cache/u_icache_inst/byte10_reg_1/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y11         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      2.454    17.754 r  u_top_core/u_inst_cache/u_icache_inst/byte10_reg_1/DOBDO[0]
                         net (fo=4, routed)           1.621    19.375    u_top_core/u_inst_cache/icache_data_out[80]
    SLICE_X46Y17         LUT6 (Prop_lut6_I1_O)        0.124    19.499 r  u_top_core/u_inst_cache/o_riscv_icache_cpu_instr_out[0]_INST_0_i_5/O
                         net (fo=1, routed)           0.000    19.499    u_top_core/u_inst_cache/o_riscv_icache_cpu_instr_out[0]_INST_0_i_5_n_0
    SLICE_X46Y17         MUXF7 (Prop_muxf7_I0_O)      0.209    19.708 r  u_top_core/u_inst_cache/o_riscv_icache_cpu_instr_out[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    19.708    u_top_core/u_inst_cache/o_riscv_icache_cpu_instr_out[0]_INST_0_i_2_n_0
    SLICE_X46Y17         MUXF8 (Prop_muxf8_I1_O)      0.088    19.796 r  u_top_core/u_inst_cache/o_riscv_icache_cpu_instr_out[0]_INST_0/O
                         net (fo=51, routed)          1.295    21.090    u_top_core/u_riscv_datapath/u_riscv_fstage/u_top_cdecoder/i_riscv_cdecoder_inst[0]
    SLICE_X55Y21         LUT2 (Prop_lut2_I0_O)        0.347    21.437 f  u_top_core/u_riscv_datapath/u_riscv_fstage/u_top_cdecoder/o_riscv_cdecoder_inst[29]_INST_0_i_2/O
                         net (fo=3, routed)           1.040    22.477    u_top_core/u_riscv_datapath/u_riscv_fstage/u_top_cdecoder/o_riscv_cdecoder_inst[29]_INST_0_i_2_n_0
    SLICE_X46Y22         LUT6 (Prop_lut6_I5_O)        0.332    22.809 f  u_top_core/u_riscv_datapath/u_riscv_fstage/u_top_cdecoder/o_riscv_cdecoder_cillegal_inst_INST_0_i_3/O
                         net (fo=1, routed)           0.543    23.353    u_top_core/u_riscv_datapath/u_riscv_fstage/u_top_cdecoder/o_riscv_cdecoder_cillegal_inst_INST_0_i_3_n_0
    SLICE_X45Y22         LUT6 (Prop_lut6_I2_O)        0.124    23.477 f  u_top_core/u_riscv_datapath/u_riscv_fstage/u_top_cdecoder/o_riscv_cdecoder_cillegal_inst_INST_0/O
                         net (fo=2, routed)           0.412    23.889    u_top_core/u_riscv_datapath/u_riscv_fstage/o_riscv_fstage_cillegal_inst
    SLICE_X45Y23         LUT2 (Prop_lut2_I1_O)        0.124    24.013 r  u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pcadder_i_1/O
                         net (fo=5, routed)           0.803    24.816    u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pcadder/i_riscv_pcadder_size[1]
    SLICE_X36Y23         LUT2 (Prop_lut2_I0_O)        0.124    24.940 r  u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pcadder/o_riscv_pcadder_pcplussize[2]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    24.940    u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pcadder/o_riscv_pcadder_pcplussize[2]_INST_0_i_2_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    25.472 r  u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pcadder/o_riscv_pcadder_pcplussize[2]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    25.472    u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pcadder/o_riscv_pcadder_pcplussize[2]_INST_0_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.586 r  u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pcadder/o_riscv_pcadder_pcplussize[5]_INST_0/CO[3]
                         net (fo=1, routed)           0.009    25.595    u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pcadder/o_riscv_pcadder_pcplussize[5]_INST_0_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.709 r  u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pcadder/o_riscv_pcadder_pcplussize[9]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    25.709    u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pcadder/o_riscv_pcadder_pcplussize[9]_INST_0_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.823 r  u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pcadder/o_riscv_pcadder_pcplussize[13]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    25.823    u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pcadder/o_riscv_pcadder_pcplussize[13]_INST_0_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.937 r  u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pcadder/o_riscv_pcadder_pcplussize[17]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    25.937    u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pcadder/o_riscv_pcadder_pcplussize[17]_INST_0_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.051 r  u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pcadder/o_riscv_pcadder_pcplussize[21]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    26.051    u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pcadder/o_riscv_pcadder_pcplussize[21]_INST_0_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.165 r  u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pcadder/o_riscv_pcadder_pcplussize[25]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    26.165    u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pcadder/o_riscv_pcadder_pcplussize[25]_INST_0_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.279 r  u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pcadder/o_riscv_pcadder_pcplussize[29]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    26.279    u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pcadder/o_riscv_pcadder_pcplussize[29]_INST_0_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.393 r  u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pcadder/o_riscv_pcadder_pcplussize[33]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    26.393    u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pcadder/o_riscv_pcadder_pcplussize[33]_INST_0_n_0
    SLICE_X36Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.507 r  u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pcadder/o_riscv_pcadder_pcplussize[37]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    26.507    u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pcadder/o_riscv_pcadder_pcplussize[37]_INST_0_n_0
    SLICE_X36Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.621 r  u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pcadder/o_riscv_pcadder_pcplussize[41]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    26.621    u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pcadder/o_riscv_pcadder_pcplussize[41]_INST_0_n_0
    SLICE_X36Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.735 r  u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pcadder/o_riscv_pcadder_pcplussize[45]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    26.735    u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pcadder/o_riscv_pcadder_pcplussize[45]_INST_0_n_0
    SLICE_X36Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.849 r  u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pcadder/o_riscv_pcadder_pcplussize[49]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    26.849    u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pcadder/o_riscv_pcadder_pcplussize[49]_INST_0_n_0
    SLICE_X36Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.963 r  u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pcadder/o_riscv_pcadder_pcplussize[53]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    26.963    u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pcadder/o_riscv_pcadder_pcplussize[53]_INST_0_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.077 r  u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pcadder/o_riscv_pcadder_pcplussize[57]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    27.077    u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pcadder/o_riscv_pcadder_pcplussize[57]_INST_0_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    27.411 r  u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pcadder/o_riscv_pcadder_pcplussize[61]_INST_0/O[1]
                         net (fo=2, routed)           0.728    28.139    u_top_core/u_riscv_datapath/u_riscv_fstage/u_pcmux/i_riscv_mux2_in0[62]
    SLICE_X33Y38         LUT3 (Prop_lut3_I1_O)        0.303    28.442 r  u_top_core/u_riscv_datapath/u_riscv_fstage/u_pcmux/o_riscv_mux2_out[62]_INST_0/O
                         net (fo=1, routed)           0.454    28.896    u_top_core/u_riscv_datapath/u_riscv_fstage/u_pcmuxfortrap/i_riscv_mux4_in0[62]
    SLICE_X29Y37         LUT6 (Prop_lut6_I1_O)        0.124    29.020 r  u_top_core/u_riscv_datapath/u_riscv_fstage/u_pcmuxfortrap/o_riscv_mux4_out[62]_INST_0/O
                         net (fo=1, routed)           0.000    29.020    u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pc/i_riscv_pc_nextpc[62]
    SLICE_X29Y37         FDRE                                         r  u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pc/o_riscv_pc_pc_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000    30.000 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         ideal clock network latency
                                                      0.300    30.300    
                         net (fo=1, routed)           0.000    30.300    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.000    30.300 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5841, routed)        0.000    30.300    u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pc/i_riscv_pc_clk
    SLICE_X29Y37         FDRE                                         r  u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pc/o_riscv_pc_pc_reg[62]/C
                         clock pessimism              0.000    30.300    
                         clock uncertainty           -0.145    30.155    
    SLICE_X29Y37         FDRE (Setup_fdre_C_D)        0.031    30.186    u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pc/o_riscv_pc_pc_reg[62]
  -------------------------------------------------------------------
                         required time                         30.186    
                         arrival time                         -29.020    
  -------------------------------------------------------------------
                         slack                                  1.166    

Slack (MET) :             1.191ns  (required time - arrival time)
  Source:                 u_top_core/u_inst_cache/u_icache_inst/byte10_reg_1/CLKBWRCLK
                            (falling edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pc/o_riscv_pc_pc_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (clk_out1_clk_wiz_0 rise@30.000ns - clk_out1_clk_wiz_0 fall@15.000ns)
  Data Path Delay:        13.694ns  (logic 6.701ns (48.935%)  route 6.993ns (51.065%))
  Logic Levels:           25  (CARRY4=15 LUT2=3 LUT3=1 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     15.000    15.000 f  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000    15.000 f  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         ideal clock network latency
                                                      0.300    15.300    
                         net (fo=1, routed)           0.000    15.300    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.000    15.300 f  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5841, routed)        0.000    15.300    u_top_core/u_inst_cache/u_icache_inst/clk
    RAMB18_X1Y11         RAMB18E1                                     r  u_top_core/u_inst_cache/u_icache_inst/byte10_reg_1/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y11         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      2.454    17.754 r  u_top_core/u_inst_cache/u_icache_inst/byte10_reg_1/DOBDO[0]
                         net (fo=4, routed)           1.621    19.375    u_top_core/u_inst_cache/icache_data_out[80]
    SLICE_X46Y17         LUT6 (Prop_lut6_I1_O)        0.124    19.499 r  u_top_core/u_inst_cache/o_riscv_icache_cpu_instr_out[0]_INST_0_i_5/O
                         net (fo=1, routed)           0.000    19.499    u_top_core/u_inst_cache/o_riscv_icache_cpu_instr_out[0]_INST_0_i_5_n_0
    SLICE_X46Y17         MUXF7 (Prop_muxf7_I0_O)      0.209    19.708 r  u_top_core/u_inst_cache/o_riscv_icache_cpu_instr_out[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    19.708    u_top_core/u_inst_cache/o_riscv_icache_cpu_instr_out[0]_INST_0_i_2_n_0
    SLICE_X46Y17         MUXF8 (Prop_muxf8_I1_O)      0.088    19.796 r  u_top_core/u_inst_cache/o_riscv_icache_cpu_instr_out[0]_INST_0/O
                         net (fo=51, routed)          1.295    21.090    u_top_core/u_riscv_datapath/u_riscv_fstage/u_top_cdecoder/i_riscv_cdecoder_inst[0]
    SLICE_X55Y21         LUT2 (Prop_lut2_I0_O)        0.347    21.437 f  u_top_core/u_riscv_datapath/u_riscv_fstage/u_top_cdecoder/o_riscv_cdecoder_inst[29]_INST_0_i_2/O
                         net (fo=3, routed)           1.040    22.477    u_top_core/u_riscv_datapath/u_riscv_fstage/u_top_cdecoder/o_riscv_cdecoder_inst[29]_INST_0_i_2_n_0
    SLICE_X46Y22         LUT6 (Prop_lut6_I5_O)        0.332    22.809 f  u_top_core/u_riscv_datapath/u_riscv_fstage/u_top_cdecoder/o_riscv_cdecoder_cillegal_inst_INST_0_i_3/O
                         net (fo=1, routed)           0.543    23.353    u_top_core/u_riscv_datapath/u_riscv_fstage/u_top_cdecoder/o_riscv_cdecoder_cillegal_inst_INST_0_i_3_n_0
    SLICE_X45Y22         LUT6 (Prop_lut6_I2_O)        0.124    23.477 f  u_top_core/u_riscv_datapath/u_riscv_fstage/u_top_cdecoder/o_riscv_cdecoder_cillegal_inst_INST_0/O
                         net (fo=2, routed)           0.412    23.889    u_top_core/u_riscv_datapath/u_riscv_fstage/o_riscv_fstage_cillegal_inst
    SLICE_X45Y23         LUT2 (Prop_lut2_I1_O)        0.124    24.013 r  u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pcadder_i_1/O
                         net (fo=5, routed)           0.803    24.816    u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pcadder/i_riscv_pcadder_size[1]
    SLICE_X36Y23         LUT2 (Prop_lut2_I0_O)        0.124    24.940 r  u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pcadder/o_riscv_pcadder_pcplussize[2]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    24.940    u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pcadder/o_riscv_pcadder_pcplussize[2]_INST_0_i_2_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    25.472 r  u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pcadder/o_riscv_pcadder_pcplussize[2]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    25.472    u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pcadder/o_riscv_pcadder_pcplussize[2]_INST_0_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.586 r  u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pcadder/o_riscv_pcadder_pcplussize[5]_INST_0/CO[3]
                         net (fo=1, routed)           0.009    25.595    u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pcadder/o_riscv_pcadder_pcplussize[5]_INST_0_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.709 r  u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pcadder/o_riscv_pcadder_pcplussize[9]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    25.709    u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pcadder/o_riscv_pcadder_pcplussize[9]_INST_0_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.823 r  u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pcadder/o_riscv_pcadder_pcplussize[13]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    25.823    u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pcadder/o_riscv_pcadder_pcplussize[13]_INST_0_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.937 r  u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pcadder/o_riscv_pcadder_pcplussize[17]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    25.937    u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pcadder/o_riscv_pcadder_pcplussize[17]_INST_0_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.051 r  u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pcadder/o_riscv_pcadder_pcplussize[21]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    26.051    u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pcadder/o_riscv_pcadder_pcplussize[21]_INST_0_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.165 r  u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pcadder/o_riscv_pcadder_pcplussize[25]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    26.165    u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pcadder/o_riscv_pcadder_pcplussize[25]_INST_0_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.279 r  u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pcadder/o_riscv_pcadder_pcplussize[29]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    26.279    u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pcadder/o_riscv_pcadder_pcplussize[29]_INST_0_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.393 r  u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pcadder/o_riscv_pcadder_pcplussize[33]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    26.393    u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pcadder/o_riscv_pcadder_pcplussize[33]_INST_0_n_0
    SLICE_X36Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.507 r  u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pcadder/o_riscv_pcadder_pcplussize[37]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    26.507    u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pcadder/o_riscv_pcadder_pcplussize[37]_INST_0_n_0
    SLICE_X36Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.621 r  u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pcadder/o_riscv_pcadder_pcplussize[41]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    26.621    u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pcadder/o_riscv_pcadder_pcplussize[41]_INST_0_n_0
    SLICE_X36Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.735 r  u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pcadder/o_riscv_pcadder_pcplussize[45]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    26.735    u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pcadder/o_riscv_pcadder_pcplussize[45]_INST_0_n_0
    SLICE_X36Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.849 r  u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pcadder/o_riscv_pcadder_pcplussize[49]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    26.849    u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pcadder/o_riscv_pcadder_pcplussize[49]_INST_0_n_0
    SLICE_X36Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.963 r  u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pcadder/o_riscv_pcadder_pcplussize[53]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    26.963    u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pcadder/o_riscv_pcadder_pcplussize[53]_INST_0_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    27.297 r  u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pcadder/o_riscv_pcadder_pcplussize[57]_INST_0/O[1]
                         net (fo=2, routed)           0.827    28.124    u_top_core/u_riscv_datapath/u_riscv_fstage/u_pcmux/i_riscv_mux2_in0[58]
    SLICE_X33Y37         LUT3 (Prop_lut3_I1_O)        0.303    28.427 r  u_top_core/u_riscv_datapath/u_riscv_fstage/u_pcmux/o_riscv_mux2_out[58]_INST_0/O
                         net (fo=1, routed)           0.443    28.870    u_top_core/u_riscv_datapath/u_riscv_fstage/u_pcmuxfortrap/i_riscv_mux4_in0[58]
    SLICE_X28Y37         LUT6 (Prop_lut6_I1_O)        0.124    28.994 r  u_top_core/u_riscv_datapath/u_riscv_fstage/u_pcmuxfortrap/o_riscv_mux4_out[58]_INST_0/O
                         net (fo=1, routed)           0.000    28.994    u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pc/i_riscv_pc_nextpc[58]
    SLICE_X28Y37         FDRE                                         r  u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pc/o_riscv_pc_pc_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000    30.000 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         ideal clock network latency
                                                      0.300    30.300    
                         net (fo=1, routed)           0.000    30.300    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.000    30.300 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5841, routed)        0.000    30.300    u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pc/i_riscv_pc_clk
    SLICE_X28Y37         FDRE                                         r  u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pc/o_riscv_pc_pc_reg[58]/C
                         clock pessimism              0.000    30.300    
                         clock uncertainty           -0.145    30.155    
    SLICE_X28Y37         FDRE (Setup_fdre_C_D)        0.029    30.184    u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pc/o_riscv_pc_pc_reg[58]
  -------------------------------------------------------------------
                         required time                         30.184    
                         arrival time                         -28.994    
  -------------------------------------------------------------------
                         slack                                  1.191    

Slack (MET) :             1.234ns  (required time - arrival time)
  Source:                 u_top_core/u_inst_cache/u_icache_inst/byte10_reg_1/CLKBWRCLK
                            (falling edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pc/o_riscv_pc_pc_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (clk_out1_clk_wiz_0 rise@30.000ns - clk_out1_clk_wiz_0 fall@15.000ns)
  Data Path Delay:        13.650ns  (logic 6.895ns (50.513%)  route 6.755ns (49.487%))
  Logic Levels:           26  (CARRY4=16 LUT2=3 LUT3=1 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     15.000    15.000 f  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000    15.000 f  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         ideal clock network latency
                                                      0.300    15.300    
                         net (fo=1, routed)           0.000    15.300    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.000    15.300 f  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5841, routed)        0.000    15.300    u_top_core/u_inst_cache/u_icache_inst/clk
    RAMB18_X1Y11         RAMB18E1                                     r  u_top_core/u_inst_cache/u_icache_inst/byte10_reg_1/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y11         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      2.454    17.754 r  u_top_core/u_inst_cache/u_icache_inst/byte10_reg_1/DOBDO[0]
                         net (fo=4, routed)           1.621    19.375    u_top_core/u_inst_cache/icache_data_out[80]
    SLICE_X46Y17         LUT6 (Prop_lut6_I1_O)        0.124    19.499 r  u_top_core/u_inst_cache/o_riscv_icache_cpu_instr_out[0]_INST_0_i_5/O
                         net (fo=1, routed)           0.000    19.499    u_top_core/u_inst_cache/o_riscv_icache_cpu_instr_out[0]_INST_0_i_5_n_0
    SLICE_X46Y17         MUXF7 (Prop_muxf7_I0_O)      0.209    19.708 r  u_top_core/u_inst_cache/o_riscv_icache_cpu_instr_out[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    19.708    u_top_core/u_inst_cache/o_riscv_icache_cpu_instr_out[0]_INST_0_i_2_n_0
    SLICE_X46Y17         MUXF8 (Prop_muxf8_I1_O)      0.088    19.796 r  u_top_core/u_inst_cache/o_riscv_icache_cpu_instr_out[0]_INST_0/O
                         net (fo=51, routed)          1.295    21.090    u_top_core/u_riscv_datapath/u_riscv_fstage/u_top_cdecoder/i_riscv_cdecoder_inst[0]
    SLICE_X55Y21         LUT2 (Prop_lut2_I0_O)        0.347    21.437 f  u_top_core/u_riscv_datapath/u_riscv_fstage/u_top_cdecoder/o_riscv_cdecoder_inst[29]_INST_0_i_2/O
                         net (fo=3, routed)           1.040    22.477    u_top_core/u_riscv_datapath/u_riscv_fstage/u_top_cdecoder/o_riscv_cdecoder_inst[29]_INST_0_i_2_n_0
    SLICE_X46Y22         LUT6 (Prop_lut6_I5_O)        0.332    22.809 f  u_top_core/u_riscv_datapath/u_riscv_fstage/u_top_cdecoder/o_riscv_cdecoder_cillegal_inst_INST_0_i_3/O
                         net (fo=1, routed)           0.543    23.353    u_top_core/u_riscv_datapath/u_riscv_fstage/u_top_cdecoder/o_riscv_cdecoder_cillegal_inst_INST_0_i_3_n_0
    SLICE_X45Y22         LUT6 (Prop_lut6_I2_O)        0.124    23.477 f  u_top_core/u_riscv_datapath/u_riscv_fstage/u_top_cdecoder/o_riscv_cdecoder_cillegal_inst_INST_0/O
                         net (fo=2, routed)           0.412    23.889    u_top_core/u_riscv_datapath/u_riscv_fstage/o_riscv_fstage_cillegal_inst
    SLICE_X45Y23         LUT2 (Prop_lut2_I1_O)        0.124    24.013 r  u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pcadder_i_1/O
                         net (fo=5, routed)           0.803    24.816    u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pcadder/i_riscv_pcadder_size[1]
    SLICE_X36Y23         LUT2 (Prop_lut2_I0_O)        0.124    24.940 r  u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pcadder/o_riscv_pcadder_pcplussize[2]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    24.940    u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pcadder/o_riscv_pcadder_pcplussize[2]_INST_0_i_2_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    25.472 r  u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pcadder/o_riscv_pcadder_pcplussize[2]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    25.472    u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pcadder/o_riscv_pcadder_pcplussize[2]_INST_0_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.586 r  u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pcadder/o_riscv_pcadder_pcplussize[5]_INST_0/CO[3]
                         net (fo=1, routed)           0.009    25.595    u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pcadder/o_riscv_pcadder_pcplussize[5]_INST_0_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.709 r  u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pcadder/o_riscv_pcadder_pcplussize[9]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    25.709    u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pcadder/o_riscv_pcadder_pcplussize[9]_INST_0_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.823 r  u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pcadder/o_riscv_pcadder_pcplussize[13]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    25.823    u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pcadder/o_riscv_pcadder_pcplussize[13]_INST_0_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.937 r  u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pcadder/o_riscv_pcadder_pcplussize[17]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    25.937    u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pcadder/o_riscv_pcadder_pcplussize[17]_INST_0_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.051 r  u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pcadder/o_riscv_pcadder_pcplussize[21]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    26.051    u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pcadder/o_riscv_pcadder_pcplussize[21]_INST_0_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.165 r  u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pcadder/o_riscv_pcadder_pcplussize[25]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    26.165    u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pcadder/o_riscv_pcadder_pcplussize[25]_INST_0_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.279 r  u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pcadder/o_riscv_pcadder_pcplussize[29]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    26.279    u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pcadder/o_riscv_pcadder_pcplussize[29]_INST_0_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.393 r  u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pcadder/o_riscv_pcadder_pcplussize[33]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    26.393    u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pcadder/o_riscv_pcadder_pcplussize[33]_INST_0_n_0
    SLICE_X36Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.507 r  u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pcadder/o_riscv_pcadder_pcplussize[37]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    26.507    u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pcadder/o_riscv_pcadder_pcplussize[37]_INST_0_n_0
    SLICE_X36Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.621 r  u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pcadder/o_riscv_pcadder_pcplussize[41]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    26.621    u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pcadder/o_riscv_pcadder_pcplussize[41]_INST_0_n_0
    SLICE_X36Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.735 r  u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pcadder/o_riscv_pcadder_pcplussize[45]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    26.735    u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pcadder/o_riscv_pcadder_pcplussize[45]_INST_0_n_0
    SLICE_X36Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.849 r  u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pcadder/o_riscv_pcadder_pcplussize[49]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    26.849    u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pcadder/o_riscv_pcadder_pcplussize[49]_INST_0_n_0
    SLICE_X36Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.963 r  u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pcadder/o_riscv_pcadder_pcplussize[53]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    26.963    u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pcadder/o_riscv_pcadder_pcplussize[53]_INST_0_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.077 r  u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pcadder/o_riscv_pcadder_pcplussize[57]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    27.077    u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pcadder/o_riscv_pcadder_pcplussize[57]_INST_0_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.299 r  u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pcadder/o_riscv_pcadder_pcplussize[61]_INST_0/O[0]
                         net (fo=2, routed)           0.722    28.021    u_top_core/u_riscv_datapath/u_riscv_fstage/u_pcmux/i_riscv_mux2_in0[61]
    SLICE_X33Y37         LUT3 (Prop_lut3_I1_O)        0.293    28.314 r  u_top_core/u_riscv_datapath/u_riscv_fstage/u_pcmux/o_riscv_mux2_out[61]_INST_0/O
                         net (fo=1, routed)           0.310    28.624    u_top_core/u_riscv_datapath/u_riscv_fstage/u_pcmuxfortrap/i_riscv_mux4_in0[61]
    SLICE_X29Y37         LUT6 (Prop_lut6_I1_O)        0.326    28.950 r  u_top_core/u_riscv_datapath/u_riscv_fstage/u_pcmuxfortrap/o_riscv_mux4_out[61]_INST_0/O
                         net (fo=1, routed)           0.000    28.950    u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pc/i_riscv_pc_nextpc[61]
    SLICE_X29Y37         FDRE                                         r  u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pc/o_riscv_pc_pc_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000    30.000 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         ideal clock network latency
                                                      0.300    30.300    
                         net (fo=1, routed)           0.000    30.300    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.000    30.300 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5841, routed)        0.000    30.300    u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pc/i_riscv_pc_clk
    SLICE_X29Y37         FDRE                                         r  u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pc/o_riscv_pc_pc_reg[61]/C
                         clock pessimism              0.000    30.300    
                         clock uncertainty           -0.145    30.155    
    SLICE_X29Y37         FDRE (Setup_fdre_C_D)        0.029    30.184    u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pc/o_riscv_pc_pc_reg[61]
  -------------------------------------------------------------------
                         required time                         30.184    
                         arrival time                         -28.950    
  -------------------------------------------------------------------
                         slack                                  1.234    

Slack (MET) :             1.252ns  (required time - arrival time)
  Source:                 u_top_core/u_inst_cache/u_tag_array_i/valid_buffer_reg[147][0]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_top_core/u_riscv_datapath/u_riscv_csrfile/mcycle_counter/o_value_reg[61]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (clk_out1_clk_wiz_0 rise@30.000ns - clk_out1_clk_wiz_0 fall@15.000ns)
  Data Path Delay:        13.712ns  (logic 5.508ns (40.170%)  route 8.204ns (59.831%))
  Logic Levels:           32  (CARRY4=16 LUT2=1 LUT3=1 LUT4=1 LUT5=4 LUT6=7 MUXF7=2)
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     15.000    15.000 f  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000    15.000 f  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         ideal clock network latency
                                                      0.300    15.300    
                         net (fo=1, routed)           0.000    15.300    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.000    15.300 f  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5841, routed)        0.000    15.300    u_top_core/u_inst_cache/u_tag_array_i/clk
    SLICE_X50Y16         FDRE                                         r  u_top_core/u_inst_cache/u_tag_array_i/valid_buffer_reg[147][0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y16         FDRE (Prop_fdre_C_Q)         0.524    15.824 f  u_top_core/u_inst_cache/u_tag_array_i/valid_buffer_reg[147][0]/Q
                         net (fo=3, routed)           1.007    16.831    u_top_core/u_inst_cache/u_tag_array_i/valid_buffer_reg[147]
    SLICE_X50Y14         LUT6 (Prop_lut6_I0_O)        0.124    16.955 f  u_top_core/u_inst_cache/u_tag_array_i/hit_missalign_INST_0_i_214/O
                         net (fo=1, routed)           0.000    16.955    u_top_core/u_inst_cache/u_tag_array_i/hit_missalign_INST_0_i_214_n_0
    SLICE_X50Y14         MUXF7 (Prop_muxf7_I0_O)      0.209    17.164 f  u_top_core/u_inst_cache/u_tag_array_i/hit_missalign_INST_0_i_90/O
                         net (fo=1, routed)           0.805    17.969    u_top_core/u_inst_cache/u_tag_array_i/hit_missalign_INST_0_i_90_n_0
    SLICE_X51Y16         LUT6 (Prop_lut6_I0_O)        0.297    18.266 r  u_top_core/u_inst_cache/u_tag_array_i/hit_missalign_INST_0_i_33/O
                         net (fo=1, routed)           1.014    19.280    u_top_core/u_inst_cache/u_tag_array_i/hit_missalign_INST_0_i_33_n_0
    SLICE_X44Y14         LUT5 (Prop_lut5_I4_O)        0.124    19.404 r  u_top_core/u_inst_cache/u_tag_array_i/hit_missalign_INST_0_i_9/O
                         net (fo=1, routed)           0.000    19.404    u_top_core/u_inst_cache/u_tag_array_i/hit_missalign_INST_0_i_9_n_0
    SLICE_X44Y14         MUXF7 (Prop_muxf7_I1_O)      0.217    19.621 r  u_top_core/u_inst_cache/u_tag_array_i/hit_missalign_INST_0_i_2/O
                         net (fo=1, routed)           0.465    20.085    u_top_core/u_inst_cache/u_tag_array_i/hit_missalign_INST_0_i_2_n_0
    SLICE_X44Y16         LUT5 (Prop_lut5_I2_O)        0.299    20.384 f  u_top_core/u_inst_cache/u_tag_array_i/hit_missalign_INST_0/O
                         net (fo=1, routed)           0.472    20.856    u_top_core/u_inst_cache/u_icache_fsm/hit_missalign
    SLICE_X42Y18         LUT5 (Prop_lut5_I4_O)        0.124    20.980 f  u_top_core/u_inst_cache/u_icache_fsm/mem_rden_INST_0_i_1/O
                         net (fo=6, routed)           0.314    21.294    u_top_core/u_inst_cache/u_icache_fsm/mem_rden_INST_0_i_1_n_0
    SLICE_X41Y18         LUT4 (Prop_lut4_I1_O)        0.124    21.418 r  u_top_core/u_inst_cache/u_icache_fsm/stall_INST_0/O
                         net (fo=4, routed)           0.661    22.079    u_top_core/u_riscv_datapath/u_riscv_hazard_unit/i_riscv_icahe_stall_m
    SLICE_X35Y24         LUT6 (Prop_lut6_I5_O)        0.124    22.203 f  u_top_core/u_riscv_datapath/u_riscv_hazard_unit/o_riscv_hzrdu_globstall_INST_0/O
                         net (fo=103, routed)         0.346    22.549    u_top_core/u_riscv_datapath/u_riscv_csrfile/i_riscv_csr_globstall
    SLICE_X32Y24         LUT6 (Prop_lut6_I3_O)        0.124    22.673 f  u_top_core/u_riscv_datapath/u_riscv_csrfile/o_riscv_csr_gotoTrap_cs_INST_0_i_23/O
                         net (fo=1, routed)           0.444    23.116    u_top_core/u_riscv_datapath/u_riscv_csrfile/o_riscv_csr_gotoTrap_cs_INST_0_i_23_n_0
    SLICE_X28Y24         LUT5 (Prop_lut5_I0_O)        0.124    23.240 f  u_top_core/u_riscv_datapath/u_riscv_csrfile/o_riscv_csr_gotoTrap_cs_INST_0_i_11/O
                         net (fo=1, routed)           0.327    23.567    u_top_core/u_riscv_datapath/u_riscv_csrfile/o_riscv_csr_gotoTrap_cs_INST_0_i_11_n_0
    SLICE_X28Y25         LUT6 (Prop_lut6_I5_O)        0.124    23.691 r  u_top_core/u_riscv_datapath/u_riscv_csrfile/o_riscv_csr_gotoTrap_cs_INST_0_i_4/O
                         net (fo=11, routed)          0.210    23.901    u_top_core/u_riscv_datapath/u_riscv_csrfile/o_riscv_csr_gotoTrap_cs_INST_0_i_4_n_0
    SLICE_X28Y25         LUT6 (Prop_lut6_I1_O)        0.124    24.025 f  u_top_core/u_riscv_datapath/u_riscv_csrfile/mepc[63]_i_7/O
                         net (fo=6, routed)           0.843    24.868    u_top_core/u_riscv_datapath/u_riscv_csrfile/mepc[63]_i_7_n_0
    SLICE_X12Y29         LUT6 (Prop_lut6_I5_O)        0.124    24.992 f  u_top_core/u_riscv_datapath/u_riscv_csrfile/mcycle_counter_i_67/O
                         net (fo=2, routed)           0.680    25.672    u_top_core/u_riscv_datapath/u_riscv_csrfile/mcycle_counter_i_67_n_0
    SLICE_X8Y26          LUT2 (Prop_lut2_I1_O)        0.124    25.796 r  u_top_core/u_riscv_datapath/u_riscv_csrfile/mcycle_counter_i_2/O
                         net (fo=66, routed)          0.618    26.414    u_top_core/u_riscv_datapath/u_riscv_csrfile/mcycle_counter/write_en
    SLICE_X10Y27         LUT3 (Prop_lut3_I2_O)        0.124    26.538 r  u_top_core/u_riscv_datapath/u_riscv_csrfile/mcycle_counter/o_value[3]_i_6/O
                         net (fo=1, routed)           0.000    26.538    u_top_core/u_riscv_datapath/u_riscv_csrfile/mcycle_counter/o_value[3]_i_6_n_0
    SLICE_X10Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    27.051 r  u_top_core/u_riscv_datapath/u_riscv_csrfile/mcycle_counter/o_value_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.051    u_top_core/u_riscv_datapath/u_riscv_csrfile/mcycle_counter/o_value_reg[3]_i_1_n_0
    SLICE_X10Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.168 r  u_top_core/u_riscv_datapath/u_riscv_csrfile/mcycle_counter/o_value_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.168    u_top_core/u_riscv_datapath/u_riscv_csrfile/mcycle_counter/o_value_reg[7]_i_1_n_0
    SLICE_X10Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.285 r  u_top_core/u_riscv_datapath/u_riscv_csrfile/mcycle_counter/o_value_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.285    u_top_core/u_riscv_datapath/u_riscv_csrfile/mcycle_counter/o_value_reg[11]_i_1_n_0
    SLICE_X10Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.402 r  u_top_core/u_riscv_datapath/u_riscv_csrfile/mcycle_counter/o_value_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.402    u_top_core/u_riscv_datapath/u_riscv_csrfile/mcycle_counter/o_value_reg[15]_i_1_n_0
    SLICE_X10Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.519 r  u_top_core/u_riscv_datapath/u_riscv_csrfile/mcycle_counter/o_value_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.519    u_top_core/u_riscv_datapath/u_riscv_csrfile/mcycle_counter/o_value_reg[19]_i_1_n_0
    SLICE_X10Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.636 r  u_top_core/u_riscv_datapath/u_riscv_csrfile/mcycle_counter/o_value_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.636    u_top_core/u_riscv_datapath/u_riscv_csrfile/mcycle_counter/o_value_reg[23]_i_1_n_0
    SLICE_X10Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.753 r  u_top_core/u_riscv_datapath/u_riscv_csrfile/mcycle_counter/o_value_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.753    u_top_core/u_riscv_datapath/u_riscv_csrfile/mcycle_counter/o_value_reg[27]_i_1_n_0
    SLICE_X10Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.870 r  u_top_core/u_riscv_datapath/u_riscv_csrfile/mcycle_counter/o_value_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.870    u_top_core/u_riscv_datapath/u_riscv_csrfile/mcycle_counter/o_value_reg[31]_i_1_n_0
    SLICE_X10Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.987 r  u_top_core/u_riscv_datapath/u_riscv_csrfile/mcycle_counter/o_value_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.987    u_top_core/u_riscv_datapath/u_riscv_csrfile/mcycle_counter/o_value_reg[35]_i_1_n_0
    SLICE_X10Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.104 r  u_top_core/u_riscv_datapath/u_riscv_csrfile/mcycle_counter/o_value_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.104    u_top_core/u_riscv_datapath/u_riscv_csrfile/mcycle_counter/o_value_reg[39]_i_1_n_0
    SLICE_X10Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.221 r  u_top_core/u_riscv_datapath/u_riscv_csrfile/mcycle_counter/o_value_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.221    u_top_core/u_riscv_datapath/u_riscv_csrfile/mcycle_counter/o_value_reg[43]_i_1_n_0
    SLICE_X10Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.338 r  u_top_core/u_riscv_datapath/u_riscv_csrfile/mcycle_counter/o_value_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.338    u_top_core/u_riscv_datapath/u_riscv_csrfile/mcycle_counter/o_value_reg[47]_i_1_n_0
    SLICE_X10Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.455 r  u_top_core/u_riscv_datapath/u_riscv_csrfile/mcycle_counter/o_value_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.455    u_top_core/u_riscv_datapath/u_riscv_csrfile/mcycle_counter/o_value_reg[51]_i_1_n_0
    SLICE_X10Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.572 r  u_top_core/u_riscv_datapath/u_riscv_csrfile/mcycle_counter/o_value_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.572    u_top_core/u_riscv_datapath/u_riscv_csrfile/mcycle_counter/o_value_reg[55]_i_1_n_0
    SLICE_X10Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.689 r  u_top_core/u_riscv_datapath/u_riscv_csrfile/mcycle_counter/o_value_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.689    u_top_core/u_riscv_datapath/u_riscv_csrfile/mcycle_counter/o_value_reg[59]_i_1_n_0
    SLICE_X10Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    29.012 r  u_top_core/u_riscv_datapath/u_riscv_csrfile/mcycle_counter/o_value_reg[63]_i_2/O[1]
                         net (fo=1, routed)           0.000    29.012    u_top_core/u_riscv_datapath/u_riscv_csrfile/mcycle_counter/o_value_reg[63]_i_2_n_6
    SLICE_X10Y42         FDCE                                         r  u_top_core/u_riscv_datapath/u_riscv_csrfile/mcycle_counter/o_value_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000    30.000 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         ideal clock network latency
                                                      0.300    30.300    
                         net (fo=1, routed)           0.000    30.300    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.000    30.300 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5841, routed)        0.000    30.300    u_top_core/u_riscv_datapath/u_riscv_csrfile/mcycle_counter/clk
    SLICE_X10Y42         FDCE                                         r  u_top_core/u_riscv_datapath/u_riscv_csrfile/mcycle_counter/o_value_reg[61]/C
                         clock pessimism              0.000    30.300    
                         clock uncertainty           -0.145    30.155    
    SLICE_X10Y42         FDCE (Setup_fdce_C_D)        0.109    30.264    u_top_core/u_riscv_datapath/u_riscv_csrfile/mcycle_counter/o_value_reg[61]
  -------------------------------------------------------------------
                         required time                         30.264    
                         arrival time                         -29.012    
  -------------------------------------------------------------------
                         slack                                  1.252    

Slack (MET) :             1.260ns  (required time - arrival time)
  Source:                 u_top_core/u_inst_cache/u_tag_array_i/valid_buffer_reg[147][0]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_top_core/u_riscv_datapath/u_riscv_csrfile/mcycle_counter/o_value_reg[63]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (clk_out1_clk_wiz_0 rise@30.000ns - clk_out1_clk_wiz_0 fall@15.000ns)
  Data Path Delay:        13.704ns  (logic 5.500ns (40.135%)  route 8.204ns (59.865%))
  Logic Levels:           32  (CARRY4=16 LUT2=1 LUT3=1 LUT4=1 LUT5=4 LUT6=7 MUXF7=2)
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     15.000    15.000 f  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000    15.000 f  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         ideal clock network latency
                                                      0.300    15.300    
                         net (fo=1, routed)           0.000    15.300    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.000    15.300 f  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5841, routed)        0.000    15.300    u_top_core/u_inst_cache/u_tag_array_i/clk
    SLICE_X50Y16         FDRE                                         r  u_top_core/u_inst_cache/u_tag_array_i/valid_buffer_reg[147][0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y16         FDRE (Prop_fdre_C_Q)         0.524    15.824 f  u_top_core/u_inst_cache/u_tag_array_i/valid_buffer_reg[147][0]/Q
                         net (fo=3, routed)           1.007    16.831    u_top_core/u_inst_cache/u_tag_array_i/valid_buffer_reg[147]
    SLICE_X50Y14         LUT6 (Prop_lut6_I0_O)        0.124    16.955 f  u_top_core/u_inst_cache/u_tag_array_i/hit_missalign_INST_0_i_214/O
                         net (fo=1, routed)           0.000    16.955    u_top_core/u_inst_cache/u_tag_array_i/hit_missalign_INST_0_i_214_n_0
    SLICE_X50Y14         MUXF7 (Prop_muxf7_I0_O)      0.209    17.164 f  u_top_core/u_inst_cache/u_tag_array_i/hit_missalign_INST_0_i_90/O
                         net (fo=1, routed)           0.805    17.969    u_top_core/u_inst_cache/u_tag_array_i/hit_missalign_INST_0_i_90_n_0
    SLICE_X51Y16         LUT6 (Prop_lut6_I0_O)        0.297    18.266 r  u_top_core/u_inst_cache/u_tag_array_i/hit_missalign_INST_0_i_33/O
                         net (fo=1, routed)           1.014    19.280    u_top_core/u_inst_cache/u_tag_array_i/hit_missalign_INST_0_i_33_n_0
    SLICE_X44Y14         LUT5 (Prop_lut5_I4_O)        0.124    19.404 r  u_top_core/u_inst_cache/u_tag_array_i/hit_missalign_INST_0_i_9/O
                         net (fo=1, routed)           0.000    19.404    u_top_core/u_inst_cache/u_tag_array_i/hit_missalign_INST_0_i_9_n_0
    SLICE_X44Y14         MUXF7 (Prop_muxf7_I1_O)      0.217    19.621 r  u_top_core/u_inst_cache/u_tag_array_i/hit_missalign_INST_0_i_2/O
                         net (fo=1, routed)           0.465    20.085    u_top_core/u_inst_cache/u_tag_array_i/hit_missalign_INST_0_i_2_n_0
    SLICE_X44Y16         LUT5 (Prop_lut5_I2_O)        0.299    20.384 f  u_top_core/u_inst_cache/u_tag_array_i/hit_missalign_INST_0/O
                         net (fo=1, routed)           0.472    20.856    u_top_core/u_inst_cache/u_icache_fsm/hit_missalign
    SLICE_X42Y18         LUT5 (Prop_lut5_I4_O)        0.124    20.980 f  u_top_core/u_inst_cache/u_icache_fsm/mem_rden_INST_0_i_1/O
                         net (fo=6, routed)           0.314    21.294    u_top_core/u_inst_cache/u_icache_fsm/mem_rden_INST_0_i_1_n_0
    SLICE_X41Y18         LUT4 (Prop_lut4_I1_O)        0.124    21.418 r  u_top_core/u_inst_cache/u_icache_fsm/stall_INST_0/O
                         net (fo=4, routed)           0.661    22.079    u_top_core/u_riscv_datapath/u_riscv_hazard_unit/i_riscv_icahe_stall_m
    SLICE_X35Y24         LUT6 (Prop_lut6_I5_O)        0.124    22.203 f  u_top_core/u_riscv_datapath/u_riscv_hazard_unit/o_riscv_hzrdu_globstall_INST_0/O
                         net (fo=103, routed)         0.346    22.549    u_top_core/u_riscv_datapath/u_riscv_csrfile/i_riscv_csr_globstall
    SLICE_X32Y24         LUT6 (Prop_lut6_I3_O)        0.124    22.673 f  u_top_core/u_riscv_datapath/u_riscv_csrfile/o_riscv_csr_gotoTrap_cs_INST_0_i_23/O
                         net (fo=1, routed)           0.444    23.116    u_top_core/u_riscv_datapath/u_riscv_csrfile/o_riscv_csr_gotoTrap_cs_INST_0_i_23_n_0
    SLICE_X28Y24         LUT5 (Prop_lut5_I0_O)        0.124    23.240 f  u_top_core/u_riscv_datapath/u_riscv_csrfile/o_riscv_csr_gotoTrap_cs_INST_0_i_11/O
                         net (fo=1, routed)           0.327    23.567    u_top_core/u_riscv_datapath/u_riscv_csrfile/o_riscv_csr_gotoTrap_cs_INST_0_i_11_n_0
    SLICE_X28Y25         LUT6 (Prop_lut6_I5_O)        0.124    23.691 r  u_top_core/u_riscv_datapath/u_riscv_csrfile/o_riscv_csr_gotoTrap_cs_INST_0_i_4/O
                         net (fo=11, routed)          0.210    23.901    u_top_core/u_riscv_datapath/u_riscv_csrfile/o_riscv_csr_gotoTrap_cs_INST_0_i_4_n_0
    SLICE_X28Y25         LUT6 (Prop_lut6_I1_O)        0.124    24.025 f  u_top_core/u_riscv_datapath/u_riscv_csrfile/mepc[63]_i_7/O
                         net (fo=6, routed)           0.843    24.868    u_top_core/u_riscv_datapath/u_riscv_csrfile/mepc[63]_i_7_n_0
    SLICE_X12Y29         LUT6 (Prop_lut6_I5_O)        0.124    24.992 f  u_top_core/u_riscv_datapath/u_riscv_csrfile/mcycle_counter_i_67/O
                         net (fo=2, routed)           0.680    25.672    u_top_core/u_riscv_datapath/u_riscv_csrfile/mcycle_counter_i_67_n_0
    SLICE_X8Y26          LUT2 (Prop_lut2_I1_O)        0.124    25.796 r  u_top_core/u_riscv_datapath/u_riscv_csrfile/mcycle_counter_i_2/O
                         net (fo=66, routed)          0.618    26.414    u_top_core/u_riscv_datapath/u_riscv_csrfile/mcycle_counter/write_en
    SLICE_X10Y27         LUT3 (Prop_lut3_I2_O)        0.124    26.538 r  u_top_core/u_riscv_datapath/u_riscv_csrfile/mcycle_counter/o_value[3]_i_6/O
                         net (fo=1, routed)           0.000    26.538    u_top_core/u_riscv_datapath/u_riscv_csrfile/mcycle_counter/o_value[3]_i_6_n_0
    SLICE_X10Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    27.051 r  u_top_core/u_riscv_datapath/u_riscv_csrfile/mcycle_counter/o_value_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.051    u_top_core/u_riscv_datapath/u_riscv_csrfile/mcycle_counter/o_value_reg[3]_i_1_n_0
    SLICE_X10Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.168 r  u_top_core/u_riscv_datapath/u_riscv_csrfile/mcycle_counter/o_value_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.168    u_top_core/u_riscv_datapath/u_riscv_csrfile/mcycle_counter/o_value_reg[7]_i_1_n_0
    SLICE_X10Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.285 r  u_top_core/u_riscv_datapath/u_riscv_csrfile/mcycle_counter/o_value_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.285    u_top_core/u_riscv_datapath/u_riscv_csrfile/mcycle_counter/o_value_reg[11]_i_1_n_0
    SLICE_X10Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.402 r  u_top_core/u_riscv_datapath/u_riscv_csrfile/mcycle_counter/o_value_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.402    u_top_core/u_riscv_datapath/u_riscv_csrfile/mcycle_counter/o_value_reg[15]_i_1_n_0
    SLICE_X10Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.519 r  u_top_core/u_riscv_datapath/u_riscv_csrfile/mcycle_counter/o_value_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.519    u_top_core/u_riscv_datapath/u_riscv_csrfile/mcycle_counter/o_value_reg[19]_i_1_n_0
    SLICE_X10Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.636 r  u_top_core/u_riscv_datapath/u_riscv_csrfile/mcycle_counter/o_value_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.636    u_top_core/u_riscv_datapath/u_riscv_csrfile/mcycle_counter/o_value_reg[23]_i_1_n_0
    SLICE_X10Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.753 r  u_top_core/u_riscv_datapath/u_riscv_csrfile/mcycle_counter/o_value_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.753    u_top_core/u_riscv_datapath/u_riscv_csrfile/mcycle_counter/o_value_reg[27]_i_1_n_0
    SLICE_X10Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.870 r  u_top_core/u_riscv_datapath/u_riscv_csrfile/mcycle_counter/o_value_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.870    u_top_core/u_riscv_datapath/u_riscv_csrfile/mcycle_counter/o_value_reg[31]_i_1_n_0
    SLICE_X10Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.987 r  u_top_core/u_riscv_datapath/u_riscv_csrfile/mcycle_counter/o_value_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.987    u_top_core/u_riscv_datapath/u_riscv_csrfile/mcycle_counter/o_value_reg[35]_i_1_n_0
    SLICE_X10Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.104 r  u_top_core/u_riscv_datapath/u_riscv_csrfile/mcycle_counter/o_value_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.104    u_top_core/u_riscv_datapath/u_riscv_csrfile/mcycle_counter/o_value_reg[39]_i_1_n_0
    SLICE_X10Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.221 r  u_top_core/u_riscv_datapath/u_riscv_csrfile/mcycle_counter/o_value_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.221    u_top_core/u_riscv_datapath/u_riscv_csrfile/mcycle_counter/o_value_reg[43]_i_1_n_0
    SLICE_X10Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.338 r  u_top_core/u_riscv_datapath/u_riscv_csrfile/mcycle_counter/o_value_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.338    u_top_core/u_riscv_datapath/u_riscv_csrfile/mcycle_counter/o_value_reg[47]_i_1_n_0
    SLICE_X10Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.455 r  u_top_core/u_riscv_datapath/u_riscv_csrfile/mcycle_counter/o_value_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.455    u_top_core/u_riscv_datapath/u_riscv_csrfile/mcycle_counter/o_value_reg[51]_i_1_n_0
    SLICE_X10Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.572 r  u_top_core/u_riscv_datapath/u_riscv_csrfile/mcycle_counter/o_value_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.572    u_top_core/u_riscv_datapath/u_riscv_csrfile/mcycle_counter/o_value_reg[55]_i_1_n_0
    SLICE_X10Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.689 r  u_top_core/u_riscv_datapath/u_riscv_csrfile/mcycle_counter/o_value_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.689    u_top_core/u_riscv_datapath/u_riscv_csrfile/mcycle_counter/o_value_reg[59]_i_1_n_0
    SLICE_X10Y42         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    29.004 r  u_top_core/u_riscv_datapath/u_riscv_csrfile/mcycle_counter/o_value_reg[63]_i_2/O[3]
                         net (fo=1, routed)           0.000    29.004    u_top_core/u_riscv_datapath/u_riscv_csrfile/mcycle_counter/o_value_reg[63]_i_2_n_4
    SLICE_X10Y42         FDCE                                         r  u_top_core/u_riscv_datapath/u_riscv_csrfile/mcycle_counter/o_value_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000    30.000 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         ideal clock network latency
                                                      0.300    30.300    
                         net (fo=1, routed)           0.000    30.300    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.000    30.300 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5841, routed)        0.000    30.300    u_top_core/u_riscv_datapath/u_riscv_csrfile/mcycle_counter/clk
    SLICE_X10Y42         FDCE                                         r  u_top_core/u_riscv_datapath/u_riscv_csrfile/mcycle_counter/o_value_reg[63]/C
                         clock pessimism              0.000    30.300    
                         clock uncertainty           -0.145    30.155    
    SLICE_X10Y42         FDCE (Setup_fdce_C_D)        0.109    30.264    u_top_core/u_riscv_datapath/u_riscv_csrfile/mcycle_counter/o_value_reg[63]
  -------------------------------------------------------------------
                         required time                         30.264    
                         arrival time                         -29.004    
  -------------------------------------------------------------------
                         slack                                  1.260    

Slack (MET) :             1.313ns  (required time - arrival time)
  Source:                 u_top_core/u_inst_cache/u_icache_inst/byte10_reg_1/CLKBWRCLK
                            (falling edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pc/o_riscv_pc_pc_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (clk_out1_clk_wiz_0 rise@30.000ns - clk_out1_clk_wiz_0 fall@15.000ns)
  Data Path Delay:        13.621ns  (logic 6.688ns (49.101%)  route 6.933ns (50.899%))
  Logic Levels:           23  (CARRY4=13 LUT2=3 LUT3=1 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     15.000    15.000 f  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000    15.000 f  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         ideal clock network latency
                                                      0.300    15.300    
                         net (fo=1, routed)           0.000    15.300    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.000    15.300 f  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5841, routed)        0.000    15.300    u_top_core/u_inst_cache/u_icache_inst/clk
    RAMB18_X1Y11         RAMB18E1                                     r  u_top_core/u_inst_cache/u_icache_inst/byte10_reg_1/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y11         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      2.454    17.754 r  u_top_core/u_inst_cache/u_icache_inst/byte10_reg_1/DOBDO[0]
                         net (fo=4, routed)           1.621    19.375    u_top_core/u_inst_cache/icache_data_out[80]
    SLICE_X46Y17         LUT6 (Prop_lut6_I1_O)        0.124    19.499 r  u_top_core/u_inst_cache/o_riscv_icache_cpu_instr_out[0]_INST_0_i_5/O
                         net (fo=1, routed)           0.000    19.499    u_top_core/u_inst_cache/o_riscv_icache_cpu_instr_out[0]_INST_0_i_5_n_0
    SLICE_X46Y17         MUXF7 (Prop_muxf7_I0_O)      0.209    19.708 r  u_top_core/u_inst_cache/o_riscv_icache_cpu_instr_out[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    19.708    u_top_core/u_inst_cache/o_riscv_icache_cpu_instr_out[0]_INST_0_i_2_n_0
    SLICE_X46Y17         MUXF8 (Prop_muxf8_I1_O)      0.088    19.796 r  u_top_core/u_inst_cache/o_riscv_icache_cpu_instr_out[0]_INST_0/O
                         net (fo=51, routed)          1.295    21.090    u_top_core/u_riscv_datapath/u_riscv_fstage/u_top_cdecoder/i_riscv_cdecoder_inst[0]
    SLICE_X55Y21         LUT2 (Prop_lut2_I0_O)        0.347    21.437 f  u_top_core/u_riscv_datapath/u_riscv_fstage/u_top_cdecoder/o_riscv_cdecoder_inst[29]_INST_0_i_2/O
                         net (fo=3, routed)           1.040    22.477    u_top_core/u_riscv_datapath/u_riscv_fstage/u_top_cdecoder/o_riscv_cdecoder_inst[29]_INST_0_i_2_n_0
    SLICE_X46Y22         LUT6 (Prop_lut6_I5_O)        0.332    22.809 f  u_top_core/u_riscv_datapath/u_riscv_fstage/u_top_cdecoder/o_riscv_cdecoder_cillegal_inst_INST_0_i_3/O
                         net (fo=1, routed)           0.543    23.353    u_top_core/u_riscv_datapath/u_riscv_fstage/u_top_cdecoder/o_riscv_cdecoder_cillegal_inst_INST_0_i_3_n_0
    SLICE_X45Y22         LUT6 (Prop_lut6_I2_O)        0.124    23.477 f  u_top_core/u_riscv_datapath/u_riscv_fstage/u_top_cdecoder/o_riscv_cdecoder_cillegal_inst_INST_0/O
                         net (fo=2, routed)           0.412    23.889    u_top_core/u_riscv_datapath/u_riscv_fstage/o_riscv_fstage_cillegal_inst
    SLICE_X45Y23         LUT2 (Prop_lut2_I1_O)        0.124    24.013 r  u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pcadder_i_1/O
                         net (fo=5, routed)           0.803    24.816    u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pcadder/i_riscv_pcadder_size[1]
    SLICE_X36Y23         LUT2 (Prop_lut2_I0_O)        0.124    24.940 r  u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pcadder/o_riscv_pcadder_pcplussize[2]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    24.940    u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pcadder/o_riscv_pcadder_pcplussize[2]_INST_0_i_2_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    25.472 r  u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pcadder/o_riscv_pcadder_pcplussize[2]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    25.472    u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pcadder/o_riscv_pcadder_pcplussize[2]_INST_0_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.586 r  u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pcadder/o_riscv_pcadder_pcplussize[5]_INST_0/CO[3]
                         net (fo=1, routed)           0.009    25.595    u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pcadder/o_riscv_pcadder_pcplussize[5]_INST_0_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.709 r  u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pcadder/o_riscv_pcadder_pcplussize[9]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    25.709    u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pcadder/o_riscv_pcadder_pcplussize[9]_INST_0_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.823 r  u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pcadder/o_riscv_pcadder_pcplussize[13]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    25.823    u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pcadder/o_riscv_pcadder_pcplussize[13]_INST_0_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.937 r  u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pcadder/o_riscv_pcadder_pcplussize[17]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    25.937    u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pcadder/o_riscv_pcadder_pcplussize[17]_INST_0_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.051 r  u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pcadder/o_riscv_pcadder_pcplussize[21]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    26.051    u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pcadder/o_riscv_pcadder_pcplussize[21]_INST_0_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.165 r  u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pcadder/o_riscv_pcadder_pcplussize[25]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    26.165    u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pcadder/o_riscv_pcadder_pcplussize[25]_INST_0_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.279 r  u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pcadder/o_riscv_pcadder_pcplussize[29]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    26.279    u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pcadder/o_riscv_pcadder_pcplussize[29]_INST_0_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.393 r  u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pcadder/o_riscv_pcadder_pcplussize[33]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    26.393    u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pcadder/o_riscv_pcadder_pcplussize[33]_INST_0_n_0
    SLICE_X36Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.507 r  u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pcadder/o_riscv_pcadder_pcplussize[37]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    26.507    u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pcadder/o_riscv_pcadder_pcplussize[37]_INST_0_n_0
    SLICE_X36Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.621 r  u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pcadder/o_riscv_pcadder_pcplussize[41]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    26.621    u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pcadder/o_riscv_pcadder_pcplussize[41]_INST_0_n_0
    SLICE_X36Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.735 r  u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pcadder/o_riscv_pcadder_pcplussize[45]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    26.735    u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pcadder/o_riscv_pcadder_pcplussize[45]_INST_0_n_0
    SLICE_X36Y35         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    27.048 r  u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pcadder/o_riscv_pcadder_pcplussize[49]_INST_0/O[3]
                         net (fo=2, routed)           0.894    27.942    u_top_core/u_riscv_datapath/u_riscv_fstage/u_pcmux/i_riscv_mux2_in0[52]
    SLICE_X35Y33         LUT3 (Prop_lut3_I1_O)        0.331    28.273 r  u_top_core/u_riscv_datapath/u_riscv_fstage/u_pcmux/o_riscv_mux2_out[52]_INST_0/O
                         net (fo=1, routed)           0.316    28.589    u_top_core/u_riscv_datapath/u_riscv_fstage/u_pcmuxfortrap/i_riscv_mux4_in0[52]
    SLICE_X34Y32         LUT6 (Prop_lut6_I1_O)        0.332    28.921 r  u_top_core/u_riscv_datapath/u_riscv_fstage/u_pcmuxfortrap/o_riscv_mux4_out[52]_INST_0/O
                         net (fo=1, routed)           0.000    28.921    u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pc/i_riscv_pc_nextpc[52]
    SLICE_X34Y32         FDRE                                         r  u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pc/o_riscv_pc_pc_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000    30.000 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         ideal clock network latency
                                                      0.300    30.300    
                         net (fo=1, routed)           0.000    30.300    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.000    30.300 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5841, routed)        0.000    30.300    u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pc/i_riscv_pc_clk
    SLICE_X34Y32         FDRE                                         r  u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pc/o_riscv_pc_pc_reg[52]/C
                         clock pessimism              0.000    30.300    
                         clock uncertainty           -0.145    30.155    
    SLICE_X34Y32         FDRE (Setup_fdre_C_D)        0.079    30.234    u_top_core/u_riscv_datapath/u_riscv_fstage/u_riscv_pc/o_riscv_pc_pc_reg[52]
  -------------------------------------------------------------------
                         required time                         30.234    
                         arrival time                         -28.921    
  -------------------------------------------------------------------
                         slack                                  1.313    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_df_wsync/sync_dff_reg[0][8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_df_wsync/sync_dff_reg[1][8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.000     0.300 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5841, routed)        0.000     0.300    uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_df_wsync/i_fifo_dfsync_clk
    SLICE_X9Y15          FDCE                                         r  uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_df_wsync/sync_dff_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y15          FDCE (Prop_fdce_C_Q)         0.141     0.441 r  uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_df_wsync/sync_dff_reg[0][8]/Q
                         net (fo=1, routed)           0.056     0.497    uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_df_wsync/sync_dff_reg[0]__0[8]
    SLICE_X9Y15          FDCE                                         r  uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_df_wsync/sync_dff_reg[1][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.000     0.300 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5841, routed)        0.000     0.300    uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_df_wsync/i_fifo_dfsync_clk
    SLICE_X9Y15          FDCE                                         r  uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_df_wsync/sync_dff_reg[1][8]/C
                         clock pessimism              0.000     0.300    
    SLICE_X9Y15          FDCE (Hold_fdce_C_D)         0.071     0.371    uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_df_wsync/sync_dff_reg[1][8]
  -------------------------------------------------------------------
                         required time                         -0.371    
                         arrival time                           0.497    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_df_wsync/sync_dff_reg[0][5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_df_wsync/sync_dff_reg[1][5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.000     0.300 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5841, routed)        0.000     0.300    uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_df_wsync/i_fifo_dfsync_clk
    SLICE_X6Y15          FDCE                                         r  uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_df_wsync/sync_dff_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y15          FDCE (Prop_fdce_C_Q)         0.164     0.464 r  uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_df_wsync/sync_dff_reg[0][5]/Q
                         net (fo=1, routed)           0.056     0.520    uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_df_wsync/sync_dff_reg[0]__0[5]
    SLICE_X6Y15          FDCE                                         r  uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_df_wsync/sync_dff_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.000     0.300 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5841, routed)        0.000     0.300    uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_df_wsync/i_fifo_dfsync_clk
    SLICE_X6Y15          FDCE                                         r  uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_df_wsync/sync_dff_reg[1][5]/C
                         clock pessimism              0.000     0.300    
    SLICE_X6Y15          FDCE (Hold_fdce_C_D)         0.064     0.364    uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_df_wsync/sync_dff_reg[1][5]
  -------------------------------------------------------------------
                         required time                         -0.364    
                         arrival time                           0.520    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_df_wsync/sync_dff_reg[0][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_df_wsync/sync_dff_reg[1][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.000     0.300 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5841, routed)        0.000     0.300    uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_df_wsync/i_fifo_dfsync_clk
    SLICE_X6Y15          FDCE                                         r  uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_df_wsync/sync_dff_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y15          FDCE (Prop_fdce_C_Q)         0.164     0.464 r  uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_df_wsync/sync_dff_reg[0][1]/Q
                         net (fo=1, routed)           0.056     0.520    uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_df_wsync/sync_dff_reg[0]__0[1]
    SLICE_X6Y15          FDCE                                         r  uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_df_wsync/sync_dff_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.000     0.300 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5841, routed)        0.000     0.300    uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_df_wsync/i_fifo_dfsync_clk
    SLICE_X6Y15          FDCE                                         r  uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_df_wsync/sync_dff_reg[1][1]/C
                         clock pessimism              0.000     0.300    
    SLICE_X6Y15          FDCE (Hold_fdce_C_D)         0.053     0.353    uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_df_wsync/sync_dff_reg[1][1]
  -------------------------------------------------------------------
                         required time                         -0.353    
                         arrival time                           0.520    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 u_top_core/u_riscv_datapath/u_riscv_estage/u_icu/u_mul/z_reg[105]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_top_core/u_riscv_datapath/u_riscv_estage/u_icu/u_mul/z_reg[104]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.752%)  route 0.110ns (37.248%))
  Logic Levels:           1  (LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.000     0.300 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5841, routed)        0.000     0.300    u_top_core/u_riscv_datapath/u_riscv_estage/u_icu/u_mul/i_riscv_mul_clk
    SLICE_X47Y58         FDCE                                         r  u_top_core/u_riscv_datapath/u_riscv_estage/u_icu/u_mul/z_reg[105]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y58         FDCE (Prop_fdce_C_Q)         0.141     0.441 r  u_top_core/u_riscv_datapath/u_riscv_estage/u_icu/u_mul/z_reg[105]/Q
                         net (fo=6, routed)           0.110     0.551    u_top_core/u_riscv_datapath/u_riscv_estage/u_icu/u_mul/p_0_in[40]
    SLICE_X46Y58         LUT6 (Prop_lut6_I1_O)        0.045     0.596 r  u_top_core/u_riscv_datapath/u_riscv_estage/u_icu/u_mul/z[104]_i_1/O
                         net (fo=1, routed)           0.000     0.596    u_top_core/u_riscv_datapath/u_riscv_estage/u_icu/u_mul/next_z[104]
    SLICE_X46Y58         FDCE                                         r  u_top_core/u_riscv_datapath/u_riscv_estage/u_icu/u_mul/z_reg[104]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.000     0.300 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5841, routed)        0.000     0.300    u_top_core/u_riscv_datapath/u_riscv_estage/u_icu/u_mul/i_riscv_mul_clk
    SLICE_X46Y58         FDCE                                         r  u_top_core/u_riscv_datapath/u_riscv_estage/u_icu/u_mul/z_reg[104]/C
                         clock pessimism              0.000     0.300    
    SLICE_X46Y58         FDCE (Hold_fdce_C_D)         0.120     0.420    u_top_core/u_riscv_datapath/u_riscv_estage/u_icu/u_mul/z_reg[104]
  -------------------------------------------------------------------
                         required time                         -0.420    
                         arrival time                           0.596    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 u_top_core/u_riscv_datapath/u_riscv_estage/u_icu/u_mul/z_reg[113]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_top_core/u_riscv_datapath/u_riscv_estage/u_icu/u_mul/z_reg[112]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.929%)  route 0.114ns (38.071%))
  Logic Levels:           1  (LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.000     0.300 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5841, routed)        0.000     0.300    u_top_core/u_riscv_datapath/u_riscv_estage/u_icu/u_mul/i_riscv_mul_clk
    SLICE_X51Y60         FDCE                                         r  u_top_core/u_riscv_datapath/u_riscv_estage/u_icu/u_mul/z_reg[113]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y60         FDCE (Prop_fdce_C_Q)         0.141     0.441 r  u_top_core/u_riscv_datapath/u_riscv_estage/u_icu/u_mul/z_reg[113]/Q
                         net (fo=6, routed)           0.114     0.555    u_top_core/u_riscv_datapath/u_riscv_estage/u_icu/u_mul/p_0_in[48]
    SLICE_X50Y60         LUT6 (Prop_lut6_I1_O)        0.045     0.600 r  u_top_core/u_riscv_datapath/u_riscv_estage/u_icu/u_mul/z[112]_i_1/O
                         net (fo=1, routed)           0.000     0.600    u_top_core/u_riscv_datapath/u_riscv_estage/u_icu/u_mul/next_z[112]
    SLICE_X50Y60         FDCE                                         r  u_top_core/u_riscv_datapath/u_riscv_estage/u_icu/u_mul/z_reg[112]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.000     0.300 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5841, routed)        0.000     0.300    u_top_core/u_riscv_datapath/u_riscv_estage/u_icu/u_mul/i_riscv_mul_clk
    SLICE_X50Y60         FDCE                                         r  u_top_core/u_riscv_datapath/u_riscv_estage/u_icu/u_mul/z_reg[112]/C
                         clock pessimism              0.000     0.300    
    SLICE_X50Y60         FDCE (Hold_fdce_C_D)         0.121     0.421    u_top_core/u_riscv_datapath/u_riscv_estage/u_icu/u_mul/z_reg[112]
  -------------------------------------------------------------------
                         required time                         -0.421    
                         arrival time                           0.600    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 u_top_core/u_riscv_datapath/u_riscv_estage/u_icu/u_mul/z_reg[102]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_top_core/u_riscv_datapath/u_riscv_estage/u_icu/u_mul/z_reg[101]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.717%)  route 0.115ns (38.283%))
  Logic Levels:           1  (LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.000     0.300 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5841, routed)        0.000     0.300    u_top_core/u_riscv_datapath/u_riscv_estage/u_icu/u_mul/i_riscv_mul_clk
    SLICE_X51Y57         FDCE                                         r  u_top_core/u_riscv_datapath/u_riscv_estage/u_icu/u_mul/z_reg[102]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y57         FDCE (Prop_fdce_C_Q)         0.141     0.441 r  u_top_core/u_riscv_datapath/u_riscv_estage/u_icu/u_mul/z_reg[102]/Q
                         net (fo=6, routed)           0.115     0.556    u_top_core/u_riscv_datapath/u_riscv_estage/u_icu/u_mul/p_0_in[37]
    SLICE_X50Y57         LUT6 (Prop_lut6_I1_O)        0.045     0.601 r  u_top_core/u_riscv_datapath/u_riscv_estage/u_icu/u_mul/z[101]_i_1/O
                         net (fo=1, routed)           0.000     0.601    u_top_core/u_riscv_datapath/u_riscv_estage/u_icu/u_mul/next_z[101]
    SLICE_X50Y57         FDCE                                         r  u_top_core/u_riscv_datapath/u_riscv_estage/u_icu/u_mul/z_reg[101]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.000     0.300 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5841, routed)        0.000     0.300    u_top_core/u_riscv_datapath/u_riscv_estage/u_icu/u_mul/i_riscv_mul_clk
    SLICE_X50Y57         FDCE                                         r  u_top_core/u_riscv_datapath/u_riscv_estage/u_icu/u_mul/z_reg[101]/C
                         clock pessimism              0.000     0.300    
    SLICE_X50Y57         FDCE (Hold_fdce_C_D)         0.121     0.421    u_top_core/u_riscv_datapath/u_riscv_estage/u_icu/u_mul/z_reg[101]
  -------------------------------------------------------------------
                         required time                         -0.421    
                         arrival time                           0.601    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 riscv_button_debouncer_inst/u_button_synchronizer/sync_dff_reg[1][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            riscv_button_debouncer_inst/DD0/FSM0/FSM_sequential_state_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.604%)  route 0.122ns (46.396%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.000     0.300 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5841, routed)        0.000     0.300    riscv_button_debouncer_inst/u_button_synchronizer/i_fifo_dfsync_clk
    SLICE_X5Y21          FDCE                                         r  riscv_button_debouncer_inst/u_button_synchronizer/sync_dff_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y21          FDCE (Prop_fdce_C_Q)         0.141     0.441 r  riscv_button_debouncer_inst/u_button_synchronizer/sync_dff_reg[1][0]/Q
                         net (fo=2, routed)           0.122     0.563    riscv_button_debouncer_inst/DD0/FSM0/noisy
    SLICE_X5Y21          FDCE                                         r  riscv_button_debouncer_inst/DD0/FSM0/FSM_sequential_state_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.000     0.300 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5841, routed)        0.000     0.300    riscv_button_debouncer_inst/DD0/FSM0/clk
    SLICE_X5Y21          FDCE                                         r  riscv_button_debouncer_inst/DD0/FSM0/FSM_sequential_state_reg_reg[0]/C
                         clock pessimism              0.000     0.300    
    SLICE_X5Y21          FDCE (Hold_fdce_C_D)         0.075     0.375    riscv_button_debouncer_inst/DD0/FSM0/FSM_sequential_state_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.375    
                         arrival time                           0.563    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 u_top_core/u_riscv_datapath/u_riscv_de_ppreg/o_riscv_de_pcplus4_e_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_top_core/u_riscv_datapath/u_riscv_em_ppreg/o_riscv_em_pcplus4_m_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.190ns (58.284%)  route 0.136ns (41.716%))
  Logic Levels:           1  (LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.000     0.300 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5841, routed)        0.000     0.300    u_top_core/u_riscv_datapath/u_riscv_de_ppreg/i_riscv_de_clk
    SLICE_X44Y33         FDCE                                         r  u_top_core/u_riscv_datapath/u_riscv_de_ppreg/o_riscv_de_pcplus4_e_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y33         FDCE (Prop_fdce_C_Q)         0.141     0.441 r  u_top_core/u_riscv_datapath/u_riscv_de_ppreg/o_riscv_de_pcplus4_e_reg[17]/Q
                         net (fo=1, routed)           0.136     0.577    u_top_core/u_riscv_datapath/u_riscv_em_ppreg/i_riscv_em_pcplus4_e[17]
    SLICE_X46Y33         LUT2 (Prop_lut2_I0_O)        0.049     0.626 r  u_top_core/u_riscv_datapath/u_riscv_em_ppreg/o_riscv_em_pcplus4_m[17]_i_1/O
                         net (fo=1, routed)           0.000     0.626    u_top_core/u_riscv_datapath/u_riscv_em_ppreg/o_riscv_em_pcplus4_m[17]_i_1_n_0
    SLICE_X46Y33         FDCE                                         r  u_top_core/u_riscv_datapath/u_riscv_em_ppreg/o_riscv_em_pcplus4_m_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.000     0.300 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5841, routed)        0.000     0.300    u_top_core/u_riscv_datapath/u_riscv_em_ppreg/i_riscv_em_clk
    SLICE_X46Y33         FDCE                                         r  u_top_core/u_riscv_datapath/u_riscv_em_ppreg/o_riscv_em_pcplus4_m_reg[17]/C
                         clock pessimism              0.000     0.300    
    SLICE_X46Y33         FDCE (Hold_fdce_C_D)         0.131     0.431    u_top_core/u_riscv_datapath/u_riscv_em_ppreg/o_riscv_em_pcplus4_m_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.431    
                         arrival time                           0.626    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 u_riscv_dram_model/u_riscv_dram_counter/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_riscv_dram_model/u_riscv_dram_counter/mem_ready_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.246ns (77.542%)  route 0.071ns (22.458%))
  Logic Levels:           1  (LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.000     0.300 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5841, routed)        0.000     0.300    u_riscv_dram_model/u_riscv_dram_counter/clk
    SLICE_X38Y27         FDRE                                         r  u_riscv_dram_model/u_riscv_dram_counter/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y27         FDRE (Prop_fdre_C_Q)         0.148     0.448 r  u_riscv_dram_model/u_riscv_dram_counter/counter_reg[1]/Q
                         net (fo=2, routed)           0.071     0.519    u_riscv_dram_model/u_riscv_dram_counter/counter[1]
    SLICE_X38Y27         LUT2 (Prop_lut2_I1_O)        0.098     0.617 r  u_riscv_dram_model/u_riscv_dram_counter/mem_ready_i_1/O
                         net (fo=1, routed)           0.000     0.617    u_riscv_dram_model/u_riscv_dram_counter/mem_ready_i_1_n_0
    SLICE_X38Y27         FDRE                                         r  u_riscv_dram_model/u_riscv_dram_counter/mem_ready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.000     0.300 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5841, routed)        0.000     0.300    u_riscv_dram_model/u_riscv_dram_counter/clk
    SLICE_X38Y27         FDRE                                         r  u_riscv_dram_model/u_riscv_dram_counter/mem_ready_reg/C
                         clock pessimism              0.000     0.300    
    SLICE_X38Y27         FDRE (Hold_fdre_C_D)         0.121     0.421    u_riscv_dram_model/u_riscv_dram_counter/mem_ready_reg
  -------------------------------------------------------------------
                         required time                         -0.421    
                         arrival time                           0.617    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 u_riscv_iram_model/u_riscv_iram_counter/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_riscv_iram_model/u_riscv_iram_counter/mem_ready_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.246ns (77.542%)  route 0.071ns (22.458%))
  Logic Levels:           1  (LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.000     0.300 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5841, routed)        0.000     0.300    u_riscv_iram_model/u_riscv_iram_counter/clk
    SLICE_X56Y18         FDRE                                         r  u_riscv_iram_model/u_riscv_iram_counter/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y18         FDRE (Prop_fdre_C_Q)         0.148     0.448 r  u_riscv_iram_model/u_riscv_iram_counter/counter_reg[1]/Q
                         net (fo=2, routed)           0.071     0.519    u_riscv_iram_model/u_riscv_iram_counter/counter[1]
    SLICE_X56Y18         LUT2 (Prop_lut2_I1_O)        0.098     0.617 r  u_riscv_iram_model/u_riscv_iram_counter/mem_ready_i_1/O
                         net (fo=1, routed)           0.000     0.617    u_riscv_iram_model/u_riscv_iram_counter/mem_ready_i_1_n_0
    SLICE_X56Y18         FDRE                                         r  u_riscv_iram_model/u_riscv_iram_counter/mem_ready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.000     0.300 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5841, routed)        0.000     0.300    u_riscv_iram_model/u_riscv_iram_counter/clk
    SLICE_X56Y18         FDRE                                         r  u_riscv_iram_model/u_riscv_iram_counter/mem_ready_reg/C
                         clock pessimism              0.000     0.300    
    SLICE_X56Y18         FDRE (Hold_fdre_C_D)         0.121     0.421    u_riscv_iram_model/u_riscv_iram_counter/mem_ready_reg
  -------------------------------------------------------------------
                         required time                         -0.421    
                         arrival time                           0.617    
  -------------------------------------------------------------------
                         slack                                  0.196    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 15.000 }
Period(ns):         30.000
Sources:            { clk_wiz_0/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         30.000      27.056     RAMB18_X1Y2     u_top_core/u_inst_cache/u_icache_inst/byte4_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         30.000      27.056     RAMB18_X1Y12    u_top_core/u_inst_cache/u_icache_inst/byte5_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         30.000      27.056     RAMB18_X1Y8     u_top_core/u_inst_cache/u_icache_inst/byte6_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         30.000      27.056     RAMB18_X1Y9     u_top_core/u_inst_cache/u_icache_inst/byte7_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         30.000      27.056     RAMB18_X1Y3     u_top_core/u_inst_cache/u_icache_inst/byte8_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         30.000      27.056     RAMB18_X2Y9     u_top_core/u_inst_cache/u_icache_inst/byte9_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         30.000      27.056     RAMB18_X1Y5     u_top_core/u_inst_cache/u_icache_inst/byte0_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         30.000      27.056     RAMB18_X1Y6     u_top_core/u_inst_cache/u_icache_inst/byte0_reg_2/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         30.000      27.056     RAMB18_X1Y11    u_top_core/u_inst_cache/u_icache_inst/byte10_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         30.000      27.056     RAMB18_X1Y13    u_top_core/u_inst_cache/u_icache_inst/byte11_reg_1/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       30.000      130.000    PLLE2_ADV_X1Y0  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         15.000      13.750     SLICE_X52Y37    u_top_core/u_riscv_datapath/u_riscv_dstage/u_riscv_rf/rf_reg_r2_0_31_30_35/RAMD_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         15.000      13.750     SLICE_X52Y37    u_top_core/u_riscv_datapath/u_riscv_dstage/u_riscv_rf/rf_reg_r2_0_31_30_35/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         15.000      13.750     SLICE_X50Y40    u_top_core/u_riscv_datapath/u_riscv_dstage/u_riscv_rf/rf_reg_r2_0_31_36_41/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         15.000      13.750     SLICE_X50Y40    u_top_core/u_riscv_datapath/u_riscv_dstage/u_riscv_rf/rf_reg_r2_0_31_36_41/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         15.000      13.750     SLICE_X50Y40    u_top_core/u_riscv_datapath/u_riscv_dstage/u_riscv_rf/rf_reg_r2_0_31_36_41/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         15.000      13.750     SLICE_X50Y40    u_top_core/u_riscv_datapath/u_riscv_dstage/u_riscv_rf/rf_reg_r2_0_31_36_41/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         15.000      13.750     SLICE_X50Y40    u_top_core/u_riscv_datapath/u_riscv_dstage/u_riscv_rf/rf_reg_r2_0_31_36_41/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         15.000      13.750     SLICE_X50Y40    u_top_core/u_riscv_datapath/u_riscv_dstage/u_riscv_rf/rf_reg_r2_0_31_36_41/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         15.000      13.750     SLICE_X50Y40    u_top_core/u_riscv_datapath/u_riscv_dstage/u_riscv_rf/rf_reg_r2_0_31_36_41/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         15.000      13.750     SLICE_X50Y40    u_top_core/u_riscv_datapath/u_riscv_dstage/u_riscv_rf/rf_reg_r2_0_31_36_41/RAMB_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         15.000      13.750     SLICE_X52Y37    u_top_core/u_riscv_datapath/u_riscv_dstage/u_riscv_rf/rf_reg_r2_0_31_30_35/RAMD_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         15.000      13.750     SLICE_X52Y37    u_top_core/u_riscv_datapath/u_riscv_dstage/u_riscv_rf/rf_reg_r2_0_31_30_35/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         15.000      13.750     SLICE_X50Y40    u_top_core/u_riscv_datapath/u_riscv_dstage/u_riscv_rf/rf_reg_r2_0_31_36_41/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         15.000      13.750     SLICE_X50Y40    u_top_core/u_riscv_datapath/u_riscv_dstage/u_riscv_rf/rf_reg_r2_0_31_36_41/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         15.000      13.750     SLICE_X50Y40    u_top_core/u_riscv_datapath/u_riscv_dstage/u_riscv_rf/rf_reg_r2_0_31_36_41/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         15.000      13.750     SLICE_X50Y40    u_top_core/u_riscv_datapath/u_riscv_dstage/u_riscv_rf/rf_reg_r2_0_31_36_41/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         15.000      13.750     SLICE_X50Y40    u_top_core/u_riscv_datapath/u_riscv_dstage/u_riscv_rf/rf_reg_r2_0_31_36_41/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         15.000      13.750     SLICE_X50Y40    u_top_core/u_riscv_datapath/u_riscv_dstage/u_riscv_rf/rf_reg_r2_0_31_36_41/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         15.000      13.750     SLICE_X50Y40    u_top_core/u_riscv_datapath/u_riscv_dstage/u_riscv_rf/rf_reg_r2_0_31_36_41/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         15.000      13.750     SLICE_X50Y40    u_top_core/u_riscv_datapath/u_riscv_dstage/u_riscv_rf/rf_reg_r2_0_31_36_41/RAMB_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  UART_CLK
  To Clock:  UART_CLK

Setup :            0  Failing Endpoints,  Worst Slack   208331.281ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.142ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack   104174.492ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             208331.281ns  (required time - arrival time)
  Source:                 uart_peripheral_top_inst/uart_tx_top_inst/u_uart_tx_parity_calc/data_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by UART_CLK  {rise@0.000ns fall@104174.992ns period=208349.984ns})
  Destination:            o_riscv_top_tx_data
                            (output port clocked by UART_CLK  {rise@0.000ns fall@104174.992ns period=208349.984ns})
  Path Group:             UART_CLK
  Path Type:              Max at Slow Process Corner
  Requirement:            208349.984ns  (UART_CLK rise@208349.984ns - UART_CLK rise@0.000ns)
  Data Path Delay:        11.061ns  (logic 4.580ns (41.404%)  route 6.481ns (58.596%))
  Logic Levels:           4  (LUT4=2 LUT5=1 OBUF=1)
  Output Delay:           7.500ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock UART_CLK rise edge)
                                                      0.000     0.000 r  
    SLICE_X5Y7           FDCE                         0.000     0.000 r  uart_peripheral_top_inst/uart_clk_div_inst/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=54, routed)          0.000     0.300    uart_peripheral_top_inst/uart_tx_top_inst/u_uart_tx_parity_calc/CLK
    SLICE_X14Y13         FDCE                                         r  uart_peripheral_top_inst/uart_tx_top_inst/u_uart_tx_parity_calc/data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y13         FDCE (Prop_fdce_C_Q)         0.690     0.990 r  uart_peripheral_top_inst/uart_tx_top_inst/u_uart_tx_parity_calc/data_reg[1]/Q
                         net (fo=1, routed)           0.661     1.651    uart_peripheral_top_inst/uart_tx_top_inst/u_uart_tx_parity_calc/data[1]
    SLICE_X14Y13         LUT4 (Prop_lut4_I3_O)        0.124     1.775 r  uart_peripheral_top_inst/uart_tx_top_inst/u_uart_tx_parity_calc/par_bit_INST_0_i_1/O
                         net (fo=1, routed)           0.832     2.607    uart_peripheral_top_inst/uart_tx_top_inst/u_uart_tx_parity_calc/par_bit_INST_0_i_1_n_0
    SLICE_X14Y15         LUT5 (Prop_lut5_I4_O)        0.124     2.731 r  uart_peripheral_top_inst/uart_tx_top_inst/u_uart_tx_parity_calc/par_bit_INST_0/O
                         net (fo=1, routed)           0.802     3.533    uart_peripheral_top_inst/uart_tx_top_inst/u_uart_tx_mux/par_bit
    SLICE_X8Y14          LUT4 (Prop_lut4_I3_O)        0.124     3.657 r  uart_peripheral_top_inst/uart_tx_top_inst/u_uart_tx_mux/TX_OUT_INST_0/O
                         net (fo=1, routed)           4.187     7.843    o_riscv_top_tx_data_OBUF
    A18                  OBUF (Prop_obuf_I_O)         3.518    11.361 r  o_riscv_top_tx_data_OBUF_inst/O
                         net (fo=0)                   0.000    11.361    o_riscv_top_tx_data
    A18                                                               r  o_riscv_top_tx_data (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock UART_CLK rise edge)
                                                  208349.984 208349.984 r  
                         ideal clock network latency
                                                      0.300 208350.281    
                         clock pessimism              0.000 208350.281    
                         clock uncertainty           -0.145 208350.141    
                         output delay                -7.500 208342.641    
  -------------------------------------------------------------------
                         required time                      208342.656    
                         arrival time                         -11.361    
  -------------------------------------------------------------------
                         slack                              208331.281    

Slack (MET) :             208334.031ns  (required time - arrival time)
  Source:                 uart_peripheral_top_inst/uart_tx_top_inst/u_uart_tx_fsm/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by UART_CLK  {rise@0.000ns fall@104174.992ns period=208349.984ns})
  Destination:            o_riscv_top_tx_busy
                            (output port clocked by UART_CLK  {rise@0.000ns fall@104174.992ns period=208349.984ns})
  Path Group:             UART_CLK
  Path Type:              Max at Slow Process Corner
  Requirement:            208349.984ns  (UART_CLK rise@208349.984ns - UART_CLK rise@0.000ns)
  Data Path Delay:        8.321ns  (logic 4.442ns (53.383%)  route 3.879ns (46.617%))
  Logic Levels:           3  (LUT1=1 LUT3=1 OBUF=1)
  Output Delay:           7.500ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock UART_CLK rise edge)
                                                      0.000     0.000 r  
    SLICE_X5Y7           FDCE                         0.000     0.000 r  uart_peripheral_top_inst/uart_clk_div_inst/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=54, routed)          0.000     0.300    uart_peripheral_top_inst/uart_tx_top_inst/u_uart_tx_fsm/CLK
    SLICE_X8Y10          FDCE                                         r  uart_peripheral_top_inst/uart_tx_top_inst/u_uart_tx_fsm/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y10          FDCE (Prop_fdce_C_Q)         0.690     0.990 r  uart_peripheral_top_inst/uart_tx_top_inst/u_uart_tx_fsm/FSM_sequential_current_state_reg[1]/Q
                         net (fo=7, routed)           0.768     1.758    uart_peripheral_top_inst/uart_tx_top_inst/u_uart_tx_fsm/current_state[1]
    SLICE_X8Y11          LUT3 (Prop_lut3_I1_O)        0.124     1.882 f  uart_peripheral_top_inst/uart_tx_top_inst/u_uart_tx_fsm/busy_INST_0/O
                         net (fo=4, routed)           1.423     3.305    uart_tx_busy
    SLICE_X4Y3           LUT1 (Prop_lut1_I0_O)        0.124     3.429 r  o_riscv_top_tx_busy_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.688     5.117    o_riscv_top_tx_busy_OBUF
    V13                  OBUF (Prop_obuf_I_O)         3.504     8.621 r  o_riscv_top_tx_busy_OBUF_inst/O
                         net (fo=0)                   0.000     8.621    o_riscv_top_tx_busy
    V13                                                               r  o_riscv_top_tx_busy (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock UART_CLK rise edge)
                                                  208349.984 208349.984 r  
                         ideal clock network latency
                                                      0.300 208350.281    
                         clock pessimism              0.000 208350.281    
                         clock uncertainty           -0.145 208350.141    
                         output delay                -7.500 208342.641    
  -------------------------------------------------------------------
                         required time                      208342.656    
                         arrival time                          -8.621    
  -------------------------------------------------------------------
                         slack                              208334.031    

Slack (MET) :             208335.781ns  (required time - arrival time)
  Source:                 uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_rd/o_fifo_rd_rptr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by UART_CLK  {rise@0.000ns fall@104174.992ns period=208349.984ns})
  Destination:            uart_peripheral_top_inst/uart_tx_top_inst/u_uart_tx_serializer/data_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by UART_CLK  {rise@0.000ns fall@104174.992ns period=208349.984ns})
  Path Group:             UART_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            208349.984ns  (UART_CLK rise@208349.984ns - UART_CLK rise@0.000ns)
  Data Path Delay:        14.276ns  (logic 2.061ns (14.437%)  route 12.215ns (85.563%))
  Logic Levels:           7  (LUT3=1 LUT6=2 MUXF7=2 MUXF8=2)
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock UART_CLK rise edge)
                                                      0.000     0.000 r  
    SLICE_X5Y7           FDCE                         0.000     0.000 r  uart_peripheral_top_inst/uart_clk_div_inst/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=54, routed)          0.000     0.300    uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_rd/i_fifo_rd_clk
    SLICE_X15Y11         FDCE                                         r  uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_rd/o_fifo_rd_rptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y11         FDCE (Prop_fdce_C_Q)         0.628     0.928 r  uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_rd/o_fifo_rd_rptr_reg[0]/Q
                         net (fo=520, routed)         9.452    10.380    uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/i_mem_ctrl_raddr[0]
    SLICE_X56Y19         LUT6 (Prop_lut6_I4_O)        0.124    10.504 r  uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/o_mem_ctrl_rdata[3]_INST_0_i_81/O
                         net (fo=1, routed)           0.000    10.504    uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/o_mem_ctrl_rdata[3]_INST_0_i_81_n_0
    SLICE_X56Y19         MUXF7 (Prop_muxf7_I0_O)      0.209    10.713 r  uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/o_mem_ctrl_rdata[3]_INST_0_i_36/O
                         net (fo=1, routed)           0.000    10.713    uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/o_mem_ctrl_rdata[3]_INST_0_i_36_n_0
    SLICE_X56Y19         MUXF8 (Prop_muxf8_I1_O)      0.088    10.801 r  uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/o_mem_ctrl_rdata[3]_INST_0_i_13/O
                         net (fo=1, routed)           1.611    12.412    uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/o_mem_ctrl_rdata[3]_INST_0_i_13_n_0
    SLICE_X13Y13         LUT6 (Prop_lut6_I3_O)        0.319    12.731 r  uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/o_mem_ctrl_rdata[3]_INST_0_i_4/O
                         net (fo=1, routed)           0.000    12.731    uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/o_mem_ctrl_rdata[3]_INST_0_i_4_n_0
    SLICE_X13Y13         MUXF7 (Prop_muxf7_I1_O)      0.245    12.976 r  uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/o_mem_ctrl_rdata[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    12.976    uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/o_mem_ctrl_rdata[3]_INST_0_i_1_n_0
    SLICE_X13Y13         MUXF8 (Prop_muxf8_I0_O)      0.104    13.080 r  uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/o_mem_ctrl_rdata[3]_INST_0/O
                         net (fo=2, routed)           1.153    14.232    uart_peripheral_top_inst/uart_tx_top_inst/u_uart_tx_serializer/P_DATA[3]
    SLICE_X15Y13         LUT3 (Prop_lut3_I2_O)        0.344    14.576 r  uart_peripheral_top_inst/uart_tx_top_inst/u_uart_tx_serializer/data[3]_i_1/O
                         net (fo=1, routed)           0.000    14.576    uart_peripheral_top_inst/uart_tx_top_inst/u_uart_tx_serializer/p_1_in[3]
    SLICE_X15Y13         FDCE                                         r  uart_peripheral_top_inst/uart_tx_top_inst/u_uart_tx_serializer/data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock UART_CLK rise edge)
                                                  208349.984 208349.984 r  
    SLICE_X5Y7           FDCE                         0.000 208349.984 r  uart_peripheral_top_inst/uart_clk_div_inst/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300 208350.281    
                         net (fo=54, routed)          0.000 208350.281    uart_peripheral_top_inst/uart_tx_top_inst/u_uart_tx_serializer/CLK
    SLICE_X15Y13         FDCE                                         r  uart_peripheral_top_inst/uart_tx_top_inst/u_uart_tx_serializer/data_reg[3]/C
                         clock pessimism              0.000 208350.281    
                         clock uncertainty           -0.145 208350.141    
    SLICE_X15Y13         FDCE (Setup_fdce_C_D)        0.214 208350.359    uart_peripheral_top_inst/uart_tx_top_inst/u_uart_tx_serializer/data_reg[3]
  -------------------------------------------------------------------
                         required time                      208350.359    
                         arrival time                         -14.576    
  -------------------------------------------------------------------
                         slack                              208335.781    

Slack (MET) :             208336.094ns  (required time - arrival time)
  Source:                 uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_rd/o_fifo_rd_rptr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by UART_CLK  {rise@0.000ns fall@104174.992ns period=208349.984ns})
  Destination:            uart_peripheral_top_inst/uart_tx_top_inst/u_uart_tx_serializer/data_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by UART_CLK  {rise@0.000ns fall@104174.992ns period=208349.984ns})
  Path Group:             UART_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            208349.984ns  (UART_CLK rise@208349.984ns - UART_CLK rise@0.000ns)
  Data Path Delay:        13.928ns  (logic 2.037ns (14.625%)  route 11.891ns (85.375%))
  Logic Levels:           7  (LUT3=1 LUT6=2 MUXF7=2 MUXF8=2)
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock UART_CLK rise edge)
                                                      0.000     0.000 r  
    SLICE_X5Y7           FDCE                         0.000     0.000 r  uart_peripheral_top_inst/uart_clk_div_inst/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=54, routed)          0.000     0.300    uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_rd/i_fifo_rd_clk
    SLICE_X15Y11         FDCE                                         r  uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_rd/o_fifo_rd_rptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y11         FDCE (Prop_fdce_C_Q)         0.628     0.928 r  uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_rd/o_fifo_rd_rptr_reg[0]/Q
                         net (fo=520, routed)         9.120    10.048    uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/i_mem_ctrl_raddr[0]
    SLICE_X56Y20         LUT6 (Prop_lut6_I4_O)        0.124    10.172 r  uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/o_mem_ctrl_rdata[2]_INST_0_i_82/O
                         net (fo=1, routed)           0.000    10.172    uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/o_mem_ctrl_rdata[2]_INST_0_i_82_n_0
    SLICE_X56Y20         MUXF7 (Prop_muxf7_I1_O)      0.214    10.386 r  uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/o_mem_ctrl_rdata[2]_INST_0_i_36/O
                         net (fo=1, routed)           0.000    10.386    uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/o_mem_ctrl_rdata[2]_INST_0_i_36_n_0
    SLICE_X56Y20         MUXF8 (Prop_muxf8_I1_O)      0.088    10.474 r  uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/o_mem_ctrl_rdata[2]_INST_0_i_13/O
                         net (fo=1, routed)           1.833    12.307    uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/o_mem_ctrl_rdata[2]_INST_0_i_13_n_0
    SLICE_X14Y12         LUT6 (Prop_lut6_I3_O)        0.319    12.626 r  uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/o_mem_ctrl_rdata[2]_INST_0_i_4/O
                         net (fo=1, routed)           0.000    12.626    uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/o_mem_ctrl_rdata[2]_INST_0_i_4_n_0
    SLICE_X14Y12         MUXF7 (Prop_muxf7_I1_O)      0.247    12.873 r  uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/o_mem_ctrl_rdata[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    12.873    uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/o_mem_ctrl_rdata[2]_INST_0_i_1_n_0
    SLICE_X14Y12         MUXF8 (Prop_muxf8_I0_O)      0.098    12.971 r  uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/o_mem_ctrl_rdata[2]_INST_0/O
                         net (fo=2, routed)           0.938    13.909    uart_peripheral_top_inst/uart_tx_top_inst/u_uart_tx_serializer/P_DATA[2]
    SLICE_X15Y13         LUT3 (Prop_lut3_I2_O)        0.319    14.228 r  uart_peripheral_top_inst/uart_tx_top_inst/u_uart_tx_serializer/data[2]_i_1/O
                         net (fo=1, routed)           0.000    14.228    uart_peripheral_top_inst/uart_tx_top_inst/u_uart_tx_serializer/p_1_in[2]
    SLICE_X15Y13         FDCE                                         r  uart_peripheral_top_inst/uart_tx_top_inst/u_uart_tx_serializer/data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock UART_CLK rise edge)
                                                  208349.984 208349.984 r  
    SLICE_X5Y7           FDCE                         0.000 208349.984 r  uart_peripheral_top_inst/uart_clk_div_inst/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300 208350.281    
                         net (fo=54, routed)          0.000 208350.281    uart_peripheral_top_inst/uart_tx_top_inst/u_uart_tx_serializer/CLK
    SLICE_X15Y13         FDCE                                         r  uart_peripheral_top_inst/uart_tx_top_inst/u_uart_tx_serializer/data_reg[2]/C
                         clock pessimism              0.000 208350.281    
                         clock uncertainty           -0.145 208350.141    
    SLICE_X15Y13         FDCE (Setup_fdce_C_D)        0.170 208350.312    uart_peripheral_top_inst/uart_tx_top_inst/u_uart_tx_serializer/data_reg[2]
  -------------------------------------------------------------------
                         required time                      208350.328    
                         arrival time                         -14.228    
  -------------------------------------------------------------------
                         slack                              208336.094    

Slack (MET) :             208336.266ns  (required time - arrival time)
  Source:                 uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_rd/o_fifo_rd_rptr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by UART_CLK  {rise@0.000ns fall@104174.992ns period=208349.984ns})
  Destination:            uart_peripheral_top_inst/uart_tx_top_inst/u_uart_tx_serializer/data_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by UART_CLK  {rise@0.000ns fall@104174.992ns period=208349.984ns})
  Path Group:             UART_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            208349.984ns  (UART_CLK rise@208349.984ns - UART_CLK rise@0.000ns)
  Data Path Delay:        13.795ns  (logic 2.112ns (15.310%)  route 11.683ns (84.690%))
  Logic Levels:           7  (LUT3=1 LUT6=2 MUXF7=2 MUXF8=2)
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock UART_CLK rise edge)
                                                      0.000     0.000 r  
    SLICE_X5Y7           FDCE                         0.000     0.000 r  uart_peripheral_top_inst/uart_clk_div_inst/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=54, routed)          0.000     0.300    uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_rd/i_fifo_rd_clk
    SLICE_X15Y11         FDCE                                         r  uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_rd/o_fifo_rd_rptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y11         FDCE (Prop_fdce_C_Q)         0.628     0.928 r  uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_rd/o_fifo_rd_rptr_reg[0]/Q
                         net (fo=520, routed)         8.464     9.392    uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/i_mem_ctrl_raddr[0]
    SLICE_X53Y21         LUT6 (Prop_lut6_I4_O)        0.124     9.516 r  uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/o_mem_ctrl_rdata[5]_INST_0_i_80/O
                         net (fo=1, routed)           0.000     9.516    uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/o_mem_ctrl_rdata[5]_INST_0_i_80_n_0
    SLICE_X53Y21         MUXF7 (Prop_muxf7_I1_O)      0.245     9.761 r  uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/o_mem_ctrl_rdata[5]_INST_0_i_35/O
                         net (fo=1, routed)           0.000     9.761    uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/o_mem_ctrl_rdata[5]_INST_0_i_35_n_0
    SLICE_X53Y21         MUXF8 (Prop_muxf8_I0_O)      0.104     9.865 r  uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/o_mem_ctrl_rdata[5]_INST_0_i_13/O
                         net (fo=1, routed)           1.681    11.546    uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/o_mem_ctrl_rdata[5]_INST_0_i_13_n_0
    SLICE_X15Y15         LUT6 (Prop_lut6_I3_O)        0.316    11.862 r  uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/o_mem_ctrl_rdata[5]_INST_0_i_4/O
                         net (fo=1, routed)           0.000    11.862    uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/o_mem_ctrl_rdata[5]_INST_0_i_4_n_0
    SLICE_X15Y15         MUXF7 (Prop_muxf7_I1_O)      0.245    12.107 r  uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/o_mem_ctrl_rdata[5]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    12.107    uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/o_mem_ctrl_rdata[5]_INST_0_i_1_n_0
    SLICE_X15Y15         MUXF8 (Prop_muxf8_I0_O)      0.104    12.211 r  uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/o_mem_ctrl_rdata[5]_INST_0/O
                         net (fo=2, routed)           1.538    13.749    uart_peripheral_top_inst/uart_tx_top_inst/u_uart_tx_serializer/P_DATA[5]
    SLICE_X15Y13         LUT3 (Prop_lut3_I2_O)        0.346    14.095 r  uart_peripheral_top_inst/uart_tx_top_inst/u_uart_tx_serializer/data[5]_i_1/O
                         net (fo=1, routed)           0.000    14.095    uart_peripheral_top_inst/uart_tx_top_inst/u_uart_tx_serializer/p_1_in[5]
    SLICE_X15Y13         FDCE                                         r  uart_peripheral_top_inst/uart_tx_top_inst/u_uart_tx_serializer/data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock UART_CLK rise edge)
                                                  208349.984 208349.984 r  
    SLICE_X5Y7           FDCE                         0.000 208349.984 r  uart_peripheral_top_inst/uart_clk_div_inst/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300 208350.281    
                         net (fo=54, routed)          0.000 208350.281    uart_peripheral_top_inst/uart_tx_top_inst/u_uart_tx_serializer/CLK
    SLICE_X15Y13         FDCE                                         r  uart_peripheral_top_inst/uart_tx_top_inst/u_uart_tx_serializer/data_reg[5]/C
                         clock pessimism              0.000 208350.281    
                         clock uncertainty           -0.145 208350.141    
    SLICE_X15Y13         FDCE (Setup_fdce_C_D)        0.214 208350.359    uart_peripheral_top_inst/uart_tx_top_inst/u_uart_tx_serializer/data_reg[5]
  -------------------------------------------------------------------
                         required time                      208350.359    
                         arrival time                         -14.095    
  -------------------------------------------------------------------
                         slack                              208336.266    

Slack (MET) :             208336.312ns  (required time - arrival time)
  Source:                 uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_rd/o_fifo_rd_rptr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by UART_CLK  {rise@0.000ns fall@104174.992ns period=208349.984ns})
  Destination:            uart_peripheral_top_inst/uart_tx_top_inst/u_uart_tx_parity_calc/data_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by UART_CLK  {rise@0.000ns fall@104174.992ns period=208349.984ns})
  Path Group:             UART_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            208349.984ns  (UART_CLK rise@208349.984ns - UART_CLK rise@0.000ns)
  Data Path Delay:        13.455ns  (logic 1.717ns (12.761%)  route 11.738ns (87.239%))
  Logic Levels:           6  (LUT6=2 MUXF7=2 MUXF8=2)
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock UART_CLK rise edge)
                                                      0.000     0.000 r  
    SLICE_X5Y7           FDCE                         0.000     0.000 r  uart_peripheral_top_inst/uart_clk_div_inst/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=54, routed)          0.000     0.300    uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_rd/i_fifo_rd_clk
    SLICE_X15Y11         FDCE                                         r  uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_rd/o_fifo_rd_rptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y11         FDCE (Prop_fdce_C_Q)         0.628     0.928 r  uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_rd/o_fifo_rd_rptr_reg[0]/Q
                         net (fo=520, routed)         9.452    10.380    uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/i_mem_ctrl_raddr[0]
    SLICE_X56Y19         LUT6 (Prop_lut6_I4_O)        0.124    10.504 r  uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/o_mem_ctrl_rdata[3]_INST_0_i_81/O
                         net (fo=1, routed)           0.000    10.504    uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/o_mem_ctrl_rdata[3]_INST_0_i_81_n_0
    SLICE_X56Y19         MUXF7 (Prop_muxf7_I0_O)      0.209    10.713 r  uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/o_mem_ctrl_rdata[3]_INST_0_i_36/O
                         net (fo=1, routed)           0.000    10.713    uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/o_mem_ctrl_rdata[3]_INST_0_i_36_n_0
    SLICE_X56Y19         MUXF8 (Prop_muxf8_I1_O)      0.088    10.801 r  uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/o_mem_ctrl_rdata[3]_INST_0_i_13/O
                         net (fo=1, routed)           1.611    12.412    uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/o_mem_ctrl_rdata[3]_INST_0_i_13_n_0
    SLICE_X13Y13         LUT6 (Prop_lut6_I3_O)        0.319    12.731 r  uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/o_mem_ctrl_rdata[3]_INST_0_i_4/O
                         net (fo=1, routed)           0.000    12.731    uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/o_mem_ctrl_rdata[3]_INST_0_i_4_n_0
    SLICE_X13Y13         MUXF7 (Prop_muxf7_I1_O)      0.245    12.976 r  uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/o_mem_ctrl_rdata[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    12.976    uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/o_mem_ctrl_rdata[3]_INST_0_i_1_n_0
    SLICE_X13Y13         MUXF8 (Prop_muxf8_I0_O)      0.104    13.080 r  uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/o_mem_ctrl_rdata[3]_INST_0/O
                         net (fo=2, routed)           0.676    13.755    uart_peripheral_top_inst/uart_tx_top_inst/u_uart_tx_parity_calc/P_DATA[3]
    SLICE_X14Y13         FDCE                                         r  uart_peripheral_top_inst/uart_tx_top_inst/u_uart_tx_parity_calc/data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock UART_CLK rise edge)
                                                  208349.984 208349.984 r  
    SLICE_X5Y7           FDCE                         0.000 208349.984 r  uart_peripheral_top_inst/uart_clk_div_inst/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300 208350.281    
                         net (fo=54, routed)          0.000 208350.281    uart_peripheral_top_inst/uart_tx_top_inst/u_uart_tx_parity_calc/CLK
    SLICE_X14Y13         FDCE                                         r  uart_peripheral_top_inst/uart_tx_top_inst/u_uart_tx_parity_calc/data_reg[3]/C
                         clock pessimism              0.000 208350.281    
                         clock uncertainty           -0.145 208350.141    
    SLICE_X14Y13         FDCE (Setup_fdce_C_D)       -0.081 208350.062    uart_peripheral_top_inst/uart_tx_top_inst/u_uart_tx_parity_calc/data_reg[3]
  -------------------------------------------------------------------
                         required time                      208350.062    
                         arrival time                         -13.755    
  -------------------------------------------------------------------
                         slack                              208336.312    

Slack (MET) :             208336.453ns  (required time - arrival time)
  Source:                 uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_rd/o_fifo_rd_rptr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by UART_CLK  {rise@0.000ns fall@104174.992ns period=208349.984ns})
  Destination:            uart_peripheral_top_inst/uart_tx_top_inst/u_uart_tx_parity_calc/data_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by UART_CLK  {rise@0.000ns fall@104174.992ns period=208349.984ns})
  Path Group:             UART_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            208349.984ns  (UART_CLK rise@208349.984ns - UART_CLK rise@0.000ns)
  Data Path Delay:        13.299ns  (logic 1.718ns (12.918%)  route 11.581ns (87.082%))
  Logic Levels:           6  (LUT6=2 MUXF7=2 MUXF8=2)
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock UART_CLK rise edge)
                                                      0.000     0.000 r  
    SLICE_X5Y7           FDCE                         0.000     0.000 r  uart_peripheral_top_inst/uart_clk_div_inst/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=54, routed)          0.000     0.300    uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_rd/i_fifo_rd_clk
    SLICE_X15Y11         FDCE                                         r  uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_rd/o_fifo_rd_rptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y11         FDCE (Prop_fdce_C_Q)         0.628     0.928 r  uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_rd/o_fifo_rd_rptr_reg[0]/Q
                         net (fo=520, routed)         9.120    10.048    uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/i_mem_ctrl_raddr[0]
    SLICE_X56Y20         LUT6 (Prop_lut6_I4_O)        0.124    10.172 r  uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/o_mem_ctrl_rdata[2]_INST_0_i_82/O
                         net (fo=1, routed)           0.000    10.172    uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/o_mem_ctrl_rdata[2]_INST_0_i_82_n_0
    SLICE_X56Y20         MUXF7 (Prop_muxf7_I1_O)      0.214    10.386 r  uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/o_mem_ctrl_rdata[2]_INST_0_i_36/O
                         net (fo=1, routed)           0.000    10.386    uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/o_mem_ctrl_rdata[2]_INST_0_i_36_n_0
    SLICE_X56Y20         MUXF8 (Prop_muxf8_I1_O)      0.088    10.474 r  uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/o_mem_ctrl_rdata[2]_INST_0_i_13/O
                         net (fo=1, routed)           1.833    12.307    uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/o_mem_ctrl_rdata[2]_INST_0_i_13_n_0
    SLICE_X14Y12         LUT6 (Prop_lut6_I3_O)        0.319    12.626 r  uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/o_mem_ctrl_rdata[2]_INST_0_i_4/O
                         net (fo=1, routed)           0.000    12.626    uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/o_mem_ctrl_rdata[2]_INST_0_i_4_n_0
    SLICE_X14Y12         MUXF7 (Prop_muxf7_I1_O)      0.247    12.873 r  uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/o_mem_ctrl_rdata[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    12.873    uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/o_mem_ctrl_rdata[2]_INST_0_i_1_n_0
    SLICE_X14Y12         MUXF8 (Prop_muxf8_I0_O)      0.098    12.971 r  uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/o_mem_ctrl_rdata[2]_INST_0/O
                         net (fo=2, routed)           0.628    13.599    uart_peripheral_top_inst/uart_tx_top_inst/u_uart_tx_parity_calc/P_DATA[2]
    SLICE_X14Y13         FDCE                                         r  uart_peripheral_top_inst/uart_tx_top_inst/u_uart_tx_parity_calc/data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock UART_CLK rise edge)
                                                  208349.984 208349.984 r  
    SLICE_X5Y7           FDCE                         0.000 208349.984 r  uart_peripheral_top_inst/uart_clk_div_inst/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300 208350.281    
                         net (fo=54, routed)          0.000 208350.281    uart_peripheral_top_inst/uart_tx_top_inst/u_uart_tx_parity_calc/CLK
    SLICE_X14Y13         FDCE                                         r  uart_peripheral_top_inst/uart_tx_top_inst/u_uart_tx_parity_calc/data_reg[2]/C
                         clock pessimism              0.000 208350.281    
                         clock uncertainty           -0.145 208350.141    
    SLICE_X14Y13         FDCE (Setup_fdce_C_D)       -0.084 208350.062    uart_peripheral_top_inst/uart_tx_top_inst/u_uart_tx_parity_calc/data_reg[2]
  -------------------------------------------------------------------
                         required time                      208350.062    
                         arrival time                         -13.599    
  -------------------------------------------------------------------
                         slack                              208336.453    

Slack (MET) :             208336.828ns  (required time - arrival time)
  Source:                 uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_rd/o_fifo_rd_rptr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by UART_CLK  {rise@0.000ns fall@104174.992ns period=208349.984ns})
  Destination:            uart_peripheral_top_inst/uart_tx_top_inst/u_uart_tx_serializer/data_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by UART_CLK  {rise@0.000ns fall@104174.992ns period=208349.984ns})
  Path Group:             UART_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            208349.984ns  (UART_CLK rise@208349.984ns - UART_CLK rise@0.000ns)
  Data Path Delay:        13.182ns  (logic 2.044ns (15.505%)  route 11.138ns (84.495%))
  Logic Levels:           7  (LUT3=1 LUT6=2 MUXF7=2 MUXF8=2)
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock UART_CLK rise edge)
                                                      0.000     0.000 r  
    SLICE_X5Y7           FDCE                         0.000     0.000 r  uart_peripheral_top_inst/uart_clk_div_inst/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=54, routed)          0.000     0.300    uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_rd/i_fifo_rd_clk
    SLICE_X15Y11         FDCE                                         r  uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_rd/o_fifo_rd_rptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y11         FDCE (Prop_fdce_C_Q)         0.628     0.928 r  uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_rd/o_fifo_rd_rptr_reg[0]/Q
                         net (fo=520, routed)         8.941     9.869    uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/i_mem_ctrl_raddr[0]
    SLICE_X55Y22         LUT6 (Prop_lut6_I4_O)        0.124     9.993 r  uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/o_mem_ctrl_rdata[1]_INST_0_i_82/O
                         net (fo=1, routed)           0.000     9.993    uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/o_mem_ctrl_rdata[1]_INST_0_i_82_n_0
    SLICE_X55Y22         MUXF7 (Prop_muxf7_I1_O)      0.217    10.210 r  uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/o_mem_ctrl_rdata[1]_INST_0_i_36/O
                         net (fo=1, routed)           0.000    10.210    uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/o_mem_ctrl_rdata[1]_INST_0_i_36_n_0
    SLICE_X55Y22         MUXF8 (Prop_muxf8_I1_O)      0.094    10.304 r  uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/o_mem_ctrl_rdata[1]_INST_0_i_13/O
                         net (fo=1, routed)           1.495    11.799    uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/o_mem_ctrl_rdata[1]_INST_0_i_13_n_0
    SLICE_X15Y12         LUT6 (Prop_lut6_I3_O)        0.316    12.115 r  uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/o_mem_ctrl_rdata[1]_INST_0_i_4/O
                         net (fo=1, routed)           0.000    12.115    uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/o_mem_ctrl_rdata[1]_INST_0_i_4_n_0
    SLICE_X15Y12         MUXF7 (Prop_muxf7_I1_O)      0.245    12.360 r  uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/o_mem_ctrl_rdata[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    12.360    uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/o_mem_ctrl_rdata[1]_INST_0_i_1_n_0
    SLICE_X15Y12         MUXF8 (Prop_muxf8_I0_O)      0.104    12.464 r  uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/o_mem_ctrl_rdata[1]_INST_0/O
                         net (fo=2, routed)           0.702    13.166    uart_peripheral_top_inst/uart_tx_top_inst/u_uart_tx_serializer/P_DATA[1]
    SLICE_X15Y13         LUT3 (Prop_lut3_I2_O)        0.316    13.482 r  uart_peripheral_top_inst/uart_tx_top_inst/u_uart_tx_serializer/data[1]_i_1/O
                         net (fo=1, routed)           0.000    13.482    uart_peripheral_top_inst/uart_tx_top_inst/u_uart_tx_serializer/p_1_in[1]
    SLICE_X15Y13         FDCE                                         r  uart_peripheral_top_inst/uart_tx_top_inst/u_uart_tx_serializer/data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock UART_CLK rise edge)
                                                  208349.984 208349.984 r  
    SLICE_X5Y7           FDCE                         0.000 208349.984 r  uart_peripheral_top_inst/uart_clk_div_inst/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300 208350.281    
                         net (fo=54, routed)          0.000 208350.281    uart_peripheral_top_inst/uart_tx_top_inst/u_uart_tx_serializer/CLK
    SLICE_X15Y13         FDCE                                         r  uart_peripheral_top_inst/uart_tx_top_inst/u_uart_tx_serializer/data_reg[1]/C
                         clock pessimism              0.000 208350.281    
                         clock uncertainty           -0.145 208350.141    
    SLICE_X15Y13         FDCE (Setup_fdce_C_D)        0.170 208350.312    uart_peripheral_top_inst/uart_tx_top_inst/u_uart_tx_serializer/data_reg[1]
  -------------------------------------------------------------------
                         required time                      208350.328    
                         arrival time                         -13.482    
  -------------------------------------------------------------------
                         slack                              208336.828    

Slack (MET) :             208336.984ns  (required time - arrival time)
  Source:                 uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_rd/o_fifo_rd_rptr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by UART_CLK  {rise@0.000ns fall@104174.992ns period=208349.984ns})
  Destination:            uart_peripheral_top_inst/uart_tx_top_inst/u_uart_tx_parity_calc/data_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by UART_CLK  {rise@0.000ns fall@104174.992ns period=208349.984ns})
  Path Group:             UART_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            208349.984ns  (UART_CLK rise@208349.984ns - UART_CLK rise@0.000ns)
  Data Path Delay:        12.748ns  (logic 1.728ns (13.555%)  route 11.020ns (86.445%))
  Logic Levels:           6  (LUT6=2 MUXF7=2 MUXF8=2)
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock UART_CLK rise edge)
                                                      0.000     0.000 r  
    SLICE_X5Y7           FDCE                         0.000     0.000 r  uart_peripheral_top_inst/uart_clk_div_inst/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=54, routed)          0.000     0.300    uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_rd/i_fifo_rd_clk
    SLICE_X15Y11         FDCE                                         r  uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_rd/o_fifo_rd_rptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y11         FDCE (Prop_fdce_C_Q)         0.628     0.928 r  uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_rd/o_fifo_rd_rptr_reg[0]/Q
                         net (fo=520, routed)         8.941     9.869    uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/i_mem_ctrl_raddr[0]
    SLICE_X55Y22         LUT6 (Prop_lut6_I4_O)        0.124     9.993 r  uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/o_mem_ctrl_rdata[1]_INST_0_i_82/O
                         net (fo=1, routed)           0.000     9.993    uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/o_mem_ctrl_rdata[1]_INST_0_i_82_n_0
    SLICE_X55Y22         MUXF7 (Prop_muxf7_I1_O)      0.217    10.210 r  uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/o_mem_ctrl_rdata[1]_INST_0_i_36/O
                         net (fo=1, routed)           0.000    10.210    uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/o_mem_ctrl_rdata[1]_INST_0_i_36_n_0
    SLICE_X55Y22         MUXF8 (Prop_muxf8_I1_O)      0.094    10.304 r  uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/o_mem_ctrl_rdata[1]_INST_0_i_13/O
                         net (fo=1, routed)           1.495    11.799    uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/o_mem_ctrl_rdata[1]_INST_0_i_13_n_0
    SLICE_X15Y12         LUT6 (Prop_lut6_I3_O)        0.316    12.115 r  uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/o_mem_ctrl_rdata[1]_INST_0_i_4/O
                         net (fo=1, routed)           0.000    12.115    uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/o_mem_ctrl_rdata[1]_INST_0_i_4_n_0
    SLICE_X15Y12         MUXF7 (Prop_muxf7_I1_O)      0.245    12.360 r  uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/o_mem_ctrl_rdata[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    12.360    uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/o_mem_ctrl_rdata[1]_INST_0_i_1_n_0
    SLICE_X15Y12         MUXF8 (Prop_muxf8_I0_O)      0.104    12.464 r  uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/o_mem_ctrl_rdata[1]_INST_0/O
                         net (fo=2, routed)           0.583    13.048    uart_peripheral_top_inst/uart_tx_top_inst/u_uart_tx_parity_calc/P_DATA[1]
    SLICE_X14Y13         FDCE                                         r  uart_peripheral_top_inst/uart_tx_top_inst/u_uart_tx_parity_calc/data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock UART_CLK rise edge)
                                                  208349.984 208349.984 r  
    SLICE_X5Y7           FDCE                         0.000 208349.984 r  uart_peripheral_top_inst/uart_clk_div_inst/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300 208350.281    
                         net (fo=54, routed)          0.000 208350.281    uart_peripheral_top_inst/uart_tx_top_inst/u_uart_tx_parity_calc/CLK
    SLICE_X14Y13         FDCE                                         r  uart_peripheral_top_inst/uart_tx_top_inst/u_uart_tx_parity_calc/data_reg[1]/C
                         clock pessimism              0.000 208350.281    
                         clock uncertainty           -0.145 208350.141    
    SLICE_X14Y13         FDCE (Setup_fdce_C_D)       -0.098 208350.047    uart_peripheral_top_inst/uart_tx_top_inst/u_uart_tx_parity_calc/data_reg[1]
  -------------------------------------------------------------------
                         required time                      208350.047    
                         arrival time                         -13.048    
  -------------------------------------------------------------------
                         slack                              208336.984    

Slack (MET) :             208337.000ns  (required time - arrival time)
  Source:                 uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_rd/o_fifo_rd_rptr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by UART_CLK  {rise@0.000ns fall@104174.992ns period=208349.984ns})
  Destination:            uart_peripheral_top_inst/uart_tx_top_inst/u_uart_tx_serializer/data_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by UART_CLK  {rise@0.000ns fall@104174.992ns period=208349.984ns})
  Path Group:             UART_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            208349.984ns  (UART_CLK rise@208349.984ns - UART_CLK rise@0.000ns)
  Data Path Delay:        13.015ns  (logic 2.081ns (15.989%)  route 10.934ns (84.011%))
  Logic Levels:           7  (LUT3=1 LUT6=2 MUXF7=2 MUXF8=2)
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock UART_CLK rise edge)
                                                      0.000     0.000 r  
    SLICE_X5Y7           FDCE                         0.000     0.000 r  uart_peripheral_top_inst/uart_clk_div_inst/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=54, routed)          0.000     0.300    uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_rd/i_fifo_rd_clk
    SLICE_X15Y11         FDCE                                         r  uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_rd/o_fifo_rd_rptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y11         FDCE (Prop_fdce_C_Q)         0.628     0.928 r  uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_rd/o_fifo_rd_rptr_reg[0]/Q
                         net (fo=520, routed)         8.453     9.381    uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/i_mem_ctrl_raddr[0]
    SLICE_X51Y23         LUT6 (Prop_lut6_I4_O)        0.124     9.505 r  uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/o_mem_ctrl_rdata[0]_INST_0_i_80/O
                         net (fo=1, routed)           0.000     9.505    uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/o_mem_ctrl_rdata[0]_INST_0_i_80_n_0
    SLICE_X51Y23         MUXF7 (Prop_muxf7_I1_O)      0.245     9.750 r  uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/o_mem_ctrl_rdata[0]_INST_0_i_35/O
                         net (fo=1, routed)           0.000     9.750    uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/o_mem_ctrl_rdata[0]_INST_0_i_35_n_0
    SLICE_X51Y23         MUXF8 (Prop_muxf8_I0_O)      0.104     9.854 r  uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/o_mem_ctrl_rdata[0]_INST_0_i_13/O
                         net (fo=1, routed)           1.661    11.515    uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/o_mem_ctrl_rdata[0]_INST_0_i_13_n_0
    SLICE_X14Y14         LUT6 (Prop_lut6_I3_O)        0.316    11.831 r  uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/o_mem_ctrl_rdata[0]_INST_0_i_4/O
                         net (fo=1, routed)           0.000    11.831    uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/o_mem_ctrl_rdata[0]_INST_0_i_4_n_0
    SLICE_X14Y14         MUXF7 (Prop_muxf7_I1_O)      0.247    12.078 r  uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/o_mem_ctrl_rdata[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    12.078    uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/o_mem_ctrl_rdata[0]_INST_0_i_1_n_0
    SLICE_X14Y14         MUXF8 (Prop_muxf8_I0_O)      0.098    12.176 r  uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/o_mem_ctrl_rdata[0]_INST_0/O
                         net (fo=2, routed)           0.820    12.996    uart_peripheral_top_inst/uart_tx_top_inst/u_uart_tx_serializer/P_DATA[0]
    SLICE_X15Y13         LUT3 (Prop_lut3_I2_O)        0.319    13.315 r  uart_peripheral_top_inst/uart_tx_top_inst/u_uart_tx_serializer/data[0]_i_1/O
                         net (fo=1, routed)           0.000    13.315    uart_peripheral_top_inst/uart_tx_top_inst/u_uart_tx_serializer/p_1_in[0]
    SLICE_X15Y13         FDCE                                         r  uart_peripheral_top_inst/uart_tx_top_inst/u_uart_tx_serializer/data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock UART_CLK rise edge)
                                                  208349.984 208349.984 r  
    SLICE_X5Y7           FDCE                         0.000 208349.984 r  uart_peripheral_top_inst/uart_clk_div_inst/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300 208350.281    
                         net (fo=54, routed)          0.000 208350.281    uart_peripheral_top_inst/uart_tx_top_inst/u_uart_tx_serializer/CLK
    SLICE_X15Y13         FDCE                                         r  uart_peripheral_top_inst/uart_tx_top_inst/u_uart_tx_serializer/data_reg[0]/C
                         clock pessimism              0.000 208350.281    
                         clock uncertainty           -0.145 208350.141    
    SLICE_X15Y13         FDCE (Setup_fdce_C_D)        0.168 208350.312    uart_peripheral_top_inst/uart_tx_top_inst/u_uart_tx_serializer/data_reg[0]
  -------------------------------------------------------------------
                         required time                      208350.328    
                         arrival time                         -13.315    
  -------------------------------------------------------------------
                         slack                              208337.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_df_rsync/sync_dff_reg[0][3]/C
                            (rising edge-triggered cell FDCE clocked by UART_CLK  {rise@0.000ns fall@104174.992ns period=208349.984ns})
  Destination:            uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_df_rsync/sync_dff_reg[1][3]/D
                            (rising edge-triggered cell FDCE clocked by UART_CLK  {rise@0.000ns fall@104174.992ns period=208349.984ns})
  Path Group:             UART_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (UART_CLK rise@0.000ns - UART_CLK rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.217ns (79.517%)  route 0.056ns (20.483%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock UART_CLK rise edge)
                                                      0.000     0.000 r  
    SLICE_X5Y7           FDCE                         0.000     0.000 r  uart_peripheral_top_inst/uart_clk_div_inst/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=54, routed)          0.000     0.300    uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_df_rsync/i_fifo_dfsync_clk
    SLICE_X6Y14          FDCE                                         r  uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_df_rsync/sync_dff_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y14          FDCE (Prop_fdce_C_Q)         0.217     0.517 r  uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_df_rsync/sync_dff_reg[0][3]/Q
                         net (fo=1, routed)           0.056     0.573    uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_df_rsync/sync_dff_reg[0]__0[3]
    SLICE_X6Y14          FDCE                                         r  uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_df_rsync/sync_dff_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock UART_CLK rise edge)
                                                      0.000     0.000 r  
    SLICE_X5Y7           FDCE                         0.000     0.000 r  uart_peripheral_top_inst/uart_clk_div_inst/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=54, routed)          0.000     0.300    uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_df_rsync/i_fifo_dfsync_clk
    SLICE_X6Y14          FDCE                                         r  uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_df_rsync/sync_dff_reg[1][3]/C
                         clock pessimism              0.000     0.300    
    SLICE_X6Y14          FDCE (Hold_fdce_C_D)         0.131     0.431    uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_df_rsync/sync_dff_reg[1][3]
  -------------------------------------------------------------------
                         required time                         -0.431    
                         arrival time                           0.573    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_df_rsync/sync_dff_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by UART_CLK  {rise@0.000ns fall@104174.992ns period=208349.984ns})
  Destination:            uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_df_rsync/sync_dff_reg[1][0]/D
                            (rising edge-triggered cell FDCE clocked by UART_CLK  {rise@0.000ns fall@104174.992ns period=208349.984ns})
  Path Group:             UART_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (UART_CLK rise@0.000ns - UART_CLK rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.217ns (79.517%)  route 0.056ns (20.483%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock UART_CLK rise edge)
                                                      0.000     0.000 r  
    SLICE_X5Y7           FDCE                         0.000     0.000 r  uart_peripheral_top_inst/uart_clk_div_inst/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=54, routed)          0.000     0.300    uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_df_rsync/i_fifo_dfsync_clk
    SLICE_X6Y14          FDCE                                         r  uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_df_rsync/sync_dff_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y14          FDCE (Prop_fdce_C_Q)         0.217     0.517 r  uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_df_rsync/sync_dff_reg[0][0]/Q
                         net (fo=1, routed)           0.056     0.573    uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_df_rsync/sync_dff_reg[0]__0[0]
    SLICE_X6Y14          FDCE                                         r  uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_df_rsync/sync_dff_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock UART_CLK rise edge)
                                                      0.000     0.000 r  
    SLICE_X5Y7           FDCE                         0.000     0.000 r  uart_peripheral_top_inst/uart_clk_div_inst/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=54, routed)          0.000     0.300    uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_df_rsync/i_fifo_dfsync_clk
    SLICE_X6Y14          FDCE                                         r  uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_df_rsync/sync_dff_reg[1][0]/C
                         clock pessimism              0.000     0.300    
    SLICE_X6Y14          FDCE (Hold_fdce_C_D)         0.127     0.427    uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_df_rsync/sync_dff_reg[1][0]
  -------------------------------------------------------------------
                         required time                         -0.427    
                         arrival time                           0.573    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_df_rsync/sync_dff_reg[0][1]/C
                            (rising edge-triggered cell FDCE clocked by UART_CLK  {rise@0.000ns fall@104174.992ns period=208349.984ns})
  Destination:            uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_df_rsync/sync_dff_reg[1][1]/D
                            (rising edge-triggered cell FDCE clocked by UART_CLK  {rise@0.000ns fall@104174.992ns period=208349.984ns})
  Path Group:             UART_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (UART_CLK rise@0.000ns - UART_CLK rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.217ns (79.517%)  route 0.056ns (20.483%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock UART_CLK rise edge)
                                                      0.000     0.000 r  
    SLICE_X5Y7           FDCE                         0.000     0.000 r  uart_peripheral_top_inst/uart_clk_div_inst/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=54, routed)          0.000     0.300    uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_df_rsync/i_fifo_dfsync_clk
    SLICE_X6Y14          FDCE                                         r  uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_df_rsync/sync_dff_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y14          FDCE (Prop_fdce_C_Q)         0.217     0.517 r  uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_df_rsync/sync_dff_reg[0][1]/Q
                         net (fo=1, routed)           0.056     0.573    uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_df_rsync/sync_dff_reg[0]__0[1]
    SLICE_X6Y14          FDCE                                         r  uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_df_rsync/sync_dff_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock UART_CLK rise edge)
                                                      0.000     0.000 r  
    SLICE_X5Y7           FDCE                         0.000     0.000 r  uart_peripheral_top_inst/uart_clk_div_inst/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=54, routed)          0.000     0.300    uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_df_rsync/i_fifo_dfsync_clk
    SLICE_X6Y14          FDCE                                         r  uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_df_rsync/sync_dff_reg[1][1]/C
                         clock pessimism              0.000     0.300    
    SLICE_X6Y14          FDCE (Hold_fdce_C_D)         0.120     0.420    uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_df_rsync/sync_dff_reg[1][1]
  -------------------------------------------------------------------
                         required time                         -0.420    
                         arrival time                           0.573    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_df_rsync/sync_dff_reg[0][5]/C
                            (rising edge-triggered cell FDCE clocked by UART_CLK  {rise@0.000ns fall@104174.992ns period=208349.984ns})
  Destination:            uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_df_rsync/sync_dff_reg[1][5]/D
                            (rising edge-triggered cell FDCE clocked by UART_CLK  {rise@0.000ns fall@104174.992ns period=208349.984ns})
  Path Group:             UART_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (UART_CLK rise@0.000ns - UART_CLK rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.194ns (63.815%)  route 0.110ns (36.185%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock UART_CLK rise edge)
                                                      0.000     0.000 r  
    SLICE_X5Y7           FDCE                         0.000     0.000 r  uart_peripheral_top_inst/uart_clk_div_inst/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=54, routed)          0.000     0.300    uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_df_rsync/i_fifo_dfsync_clk
    SLICE_X5Y14          FDCE                                         r  uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_df_rsync/sync_dff_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y14          FDCE (Prop_fdce_C_Q)         0.194     0.494 r  uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_df_rsync/sync_dff_reg[0][5]/Q
                         net (fo=1, routed)           0.110     0.604    uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_df_rsync/sync_dff_reg[0]__0[5]
    SLICE_X5Y14          FDCE                                         r  uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_df_rsync/sync_dff_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock UART_CLK rise edge)
                                                      0.000     0.000 r  
    SLICE_X5Y7           FDCE                         0.000     0.000 r  uart_peripheral_top_inst/uart_clk_div_inst/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=54, routed)          0.000     0.300    uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_df_rsync/i_fifo_dfsync_clk
    SLICE_X5Y14          FDCE                                         r  uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_df_rsync/sync_dff_reg[1][5]/C
                         clock pessimism              0.000     0.300    
    SLICE_X5Y14          FDCE (Hold_fdce_C_D)         0.139     0.439    uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_df_rsync/sync_dff_reg[1][5]
  -------------------------------------------------------------------
                         required time                         -0.439    
                         arrival time                           0.604    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_df_rsync/sync_dff_reg[0][7]/C
                            (rising edge-triggered cell FDCE clocked by UART_CLK  {rise@0.000ns fall@104174.992ns period=208349.984ns})
  Destination:            uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_df_rsync/sync_dff_reg[1][7]/D
                            (rising edge-triggered cell FDCE clocked by UART_CLK  {rise@0.000ns fall@104174.992ns period=208349.984ns})
  Path Group:             UART_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (UART_CLK rise@0.000ns - UART_CLK rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.217ns (72.550%)  route 0.082ns (27.450%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock UART_CLK rise edge)
                                                      0.000     0.000 r  
    SLICE_X5Y7           FDCE                         0.000     0.000 r  uart_peripheral_top_inst/uart_clk_div_inst/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=54, routed)          0.000     0.300    uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_df_rsync/i_fifo_dfsync_clk
    SLICE_X6Y14          FDCE                                         r  uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_df_rsync/sync_dff_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y14          FDCE (Prop_fdce_C_Q)         0.217     0.517 r  uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_df_rsync/sync_dff_reg[0][7]/Q
                         net (fo=1, routed)           0.082     0.599    uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_df_rsync/sync_dff_reg[0]__0[7]
    SLICE_X7Y14          FDCE                                         r  uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_df_rsync/sync_dff_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock UART_CLK rise edge)
                                                      0.000     0.000 r  
    SLICE_X5Y7           FDCE                         0.000     0.000 r  uart_peripheral_top_inst/uart_clk_div_inst/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=54, routed)          0.000     0.300    uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_df_rsync/i_fifo_dfsync_clk
    SLICE_X7Y14          FDCE                                         r  uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_df_rsync/sync_dff_reg[1][7]/C
                         clock pessimism              0.000     0.300    
    SLICE_X7Y14          FDCE (Hold_fdce_C_D)         0.122     0.422    uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_df_rsync/sync_dff_reg[1][7]
  -------------------------------------------------------------------
                         required time                         -0.422    
                         arrival time                           0.599    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 uart_peripheral_top_inst/uart_tx_top_inst/u_uart_tx_serializer/data_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by UART_CLK  {rise@0.000ns fall@104174.992ns period=208349.984ns})
  Destination:            uart_peripheral_top_inst/uart_tx_top_inst/u_uart_tx_serializer/data_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by UART_CLK  {rise@0.000ns fall@104174.992ns period=208349.984ns})
  Path Group:             UART_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (UART_CLK rise@0.000ns - UART_CLK rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.282ns (76.796%)  route 0.085ns (23.204%))
  Logic Levels:           1  (LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock UART_CLK rise edge)
                                                      0.000     0.000 r  
    SLICE_X5Y7           FDCE                         0.000     0.000 r  uart_peripheral_top_inst/uart_clk_div_inst/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=54, routed)          0.000     0.300    uart_peripheral_top_inst/uart_tx_top_inst/u_uart_tx_serializer/CLK
    SLICE_X15Y13         FDCE                                         r  uart_peripheral_top_inst/uart_tx_top_inst/u_uart_tx_serializer/data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y13         FDCE (Prop_fdce_C_Q)         0.181     0.481 r  uart_peripheral_top_inst/uart_tx_top_inst/u_uart_tx_serializer/data_reg[5]/Q
                         net (fo=1, routed)           0.085     0.566    uart_peripheral_top_inst/uart_tx_top_inst/u_uart_tx_serializer/data_reg_n_0_[5]
    SLICE_X15Y13         LUT3 (Prop_lut3_I0_O)        0.101     0.667 r  uart_peripheral_top_inst/uart_tx_top_inst/u_uart_tx_serializer/data[4]_i_1/O
                         net (fo=1, routed)           0.000     0.667    uart_peripheral_top_inst/uart_tx_top_inst/u_uart_tx_serializer/p_1_in[4]
    SLICE_X15Y13         FDCE                                         r  uart_peripheral_top_inst/uart_tx_top_inst/u_uart_tx_serializer/data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock UART_CLK rise edge)
                                                      0.000     0.000 r  
    SLICE_X5Y7           FDCE                         0.000     0.000 r  uart_peripheral_top_inst/uart_clk_div_inst/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=54, routed)          0.000     0.300    uart_peripheral_top_inst/uart_tx_top_inst/u_uart_tx_serializer/CLK
    SLICE_X15Y13         FDCE                                         r  uart_peripheral_top_inst/uart_tx_top_inst/u_uart_tx_serializer/data_reg[4]/C
                         clock pessimism              0.000     0.300    
    SLICE_X15Y13         FDCE (Hold_fdce_C_D)         0.174     0.474    uart_peripheral_top_inst/uart_tx_top_inst/u_uart_tx_serializer/data_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.474    
                         arrival time                           0.667    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 uart_peripheral_top_inst/uart_tx_top_inst/u_uart_tx_serializer/data_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by UART_CLK  {rise@0.000ns fall@104174.992ns period=208349.984ns})
  Destination:            uart_peripheral_top_inst/uart_tx_top_inst/u_uart_tx_serializer/data_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by UART_CLK  {rise@0.000ns fall@104174.992ns period=208349.984ns})
  Path Group:             UART_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (UART_CLK rise@0.000ns - UART_CLK rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.279ns (76.536%)  route 0.086ns (23.464%))
  Logic Levels:           1  (LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock UART_CLK rise edge)
                                                      0.000     0.000 r  
    SLICE_X5Y7           FDCE                         0.000     0.000 r  uart_peripheral_top_inst/uart_clk_div_inst/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=54, routed)          0.000     0.300    uart_peripheral_top_inst/uart_tx_top_inst/u_uart_tx_serializer/CLK
    SLICE_X15Y13         FDCE                                         r  uart_peripheral_top_inst/uart_tx_top_inst/u_uart_tx_serializer/data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y13         FDCE (Prop_fdce_C_Q)         0.181     0.481 r  uart_peripheral_top_inst/uart_tx_top_inst/u_uart_tx_serializer/data_reg[3]/Q
                         net (fo=1, routed)           0.086     0.567    uart_peripheral_top_inst/uart_tx_top_inst/u_uart_tx_serializer/data_reg_n_0_[3]
    SLICE_X15Y13         LUT3 (Prop_lut3_I0_O)        0.098     0.665 r  uart_peripheral_top_inst/uart_tx_top_inst/u_uart_tx_serializer/data[2]_i_1/O
                         net (fo=1, routed)           0.000     0.665    uart_peripheral_top_inst/uart_tx_top_inst/u_uart_tx_serializer/p_1_in[2]
    SLICE_X15Y13         FDCE                                         r  uart_peripheral_top_inst/uart_tx_top_inst/u_uart_tx_serializer/data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock UART_CLK rise edge)
                                                      0.000     0.000 r  
    SLICE_X5Y7           FDCE                         0.000     0.000 r  uart_peripheral_top_inst/uart_clk_div_inst/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=54, routed)          0.000     0.300    uart_peripheral_top_inst/uart_tx_top_inst/u_uart_tx_serializer/CLK
    SLICE_X15Y13         FDCE                                         r  uart_peripheral_top_inst/uart_tx_top_inst/u_uart_tx_serializer/data_reg[2]/C
                         clock pessimism              0.000     0.300    
    SLICE_X15Y13         FDCE (Hold_fdce_C_D)         0.159     0.459    uart_peripheral_top_inst/uart_tx_top_inst/u_uart_tx_serializer/data_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.459    
                         arrival time                           0.665    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_df_rsync/sync_dff_reg[0][6]/C
                            (rising edge-triggered cell FDCE clocked by UART_CLK  {rise@0.000ns fall@104174.992ns period=208349.984ns})
  Destination:            uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_df_rsync/sync_dff_reg[1][6]/D
                            (rising edge-triggered cell FDCE clocked by UART_CLK  {rise@0.000ns fall@104174.992ns period=208349.984ns})
  Path Group:             UART_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (UART_CLK rise@0.000ns - UART_CLK rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.181ns (60.226%)  route 0.120ns (39.774%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock UART_CLK rise edge)
                                                      0.000     0.000 r  
    SLICE_X5Y7           FDCE                         0.000     0.000 r  uart_peripheral_top_inst/uart_clk_div_inst/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=54, routed)          0.000     0.300    uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_df_rsync/i_fifo_dfsync_clk
    SLICE_X9Y14          FDCE                                         r  uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_df_rsync/sync_dff_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y14          FDCE (Prop_fdce_C_Q)         0.181     0.481 r  uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_df_rsync/sync_dff_reg[0][6]/Q
                         net (fo=1, routed)           0.120     0.601    uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_df_rsync/sync_dff_reg[0]__0[6]
    SLICE_X9Y14          FDCE                                         r  uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_df_rsync/sync_dff_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock UART_CLK rise edge)
                                                      0.000     0.000 r  
    SLICE_X5Y7           FDCE                         0.000     0.000 r  uart_peripheral_top_inst/uart_clk_div_inst/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=54, routed)          0.000     0.300    uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_df_rsync/i_fifo_dfsync_clk
    SLICE_X9Y14          FDCE                                         r  uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_df_rsync/sync_dff_reg[1][6]/C
                         clock pessimism              0.000     0.300    
    SLICE_X9Y14          FDCE (Hold_fdce_C_D)         0.090     0.390    uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_df_rsync/sync_dff_reg[1][6]
  -------------------------------------------------------------------
                         required time                         -0.390    
                         arrival time                           0.601    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 uart_peripheral_top_inst/uart_tx_top_inst/u_uart_tx_serializer/counter_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by UART_CLK  {rise@0.000ns fall@104174.992ns period=208349.984ns})
  Destination:            uart_peripheral_top_inst/uart_tx_top_inst/u_uart_tx_serializer/counter_r_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by UART_CLK  {rise@0.000ns fall@104174.992ns period=208349.984ns})
  Path Group:             UART_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (UART_CLK rise@0.000ns - UART_CLK rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.280ns (74.395%)  route 0.096ns (25.605%))
  Logic Levels:           1  (LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock UART_CLK rise edge)
                                                      0.000     0.000 r  
    SLICE_X5Y7           FDCE                         0.000     0.000 r  uart_peripheral_top_inst/uart_clk_div_inst/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=54, routed)          0.000     0.300    uart_peripheral_top_inst/uart_tx_top_inst/u_uart_tx_serializer/CLK
    SLICE_X15Y9          FDCE                                         r  uart_peripheral_top_inst/uart_tx_top_inst/u_uart_tx_serializer/counter_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y9          FDCE (Prop_fdce_C_Q)         0.181     0.481 r  uart_peripheral_top_inst/uart_tx_top_inst/u_uart_tx_serializer/counter_r_reg[1]/Q
                         net (fo=6, routed)           0.096     0.577    uart_peripheral_top_inst/uart_tx_top_inst/u_uart_tx_serializer/counter_r_reg[1]
    SLICE_X15Y9          LUT5 (Prop_lut5_I4_O)        0.099     0.676 r  uart_peripheral_top_inst/uart_tx_top_inst/u_uart_tx_serializer/counter_r[3]_i_1/O
                         net (fo=1, routed)           0.000     0.676    uart_peripheral_top_inst/uart_tx_top_inst/u_uart_tx_serializer/counter[3]
    SLICE_X15Y9          FDPE                                         r  uart_peripheral_top_inst/uart_tx_top_inst/u_uart_tx_serializer/counter_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock UART_CLK rise edge)
                                                      0.000     0.000 r  
    SLICE_X5Y7           FDCE                         0.000     0.000 r  uart_peripheral_top_inst/uart_clk_div_inst/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=54, routed)          0.000     0.300    uart_peripheral_top_inst/uart_tx_top_inst/u_uart_tx_serializer/CLK
    SLICE_X15Y9          FDPE                                         r  uart_peripheral_top_inst/uart_tx_top_inst/u_uart_tx_serializer/counter_r_reg[3]/C
                         clock pessimism              0.000     0.300    
    SLICE_X15Y9          FDPE (Hold_fdpe_C_D)         0.159     0.459    uart_peripheral_top_inst/uart_tx_top_inst/u_uart_tx_serializer/counter_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.459    
                         arrival time                           0.676    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_df_rsync/sync_dff_reg[0][8]/C
                            (rising edge-triggered cell FDCE clocked by UART_CLK  {rise@0.000ns fall@104174.992ns period=208349.984ns})
  Destination:            uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_df_rsync/sync_dff_reg[1][8]/D
                            (rising edge-triggered cell FDCE clocked by UART_CLK  {rise@0.000ns fall@104174.992ns period=208349.984ns})
  Path Group:             UART_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (UART_CLK rise@0.000ns - UART_CLK rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.194ns (53.257%)  route 0.170ns (46.743%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock UART_CLK rise edge)
                                                      0.000     0.000 r  
    SLICE_X5Y7           FDCE                         0.000     0.000 r  uart_peripheral_top_inst/uart_clk_div_inst/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=54, routed)          0.000     0.300    uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_df_rsync/i_fifo_dfsync_clk
    SLICE_X9Y14          FDCE                                         r  uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_df_rsync/sync_dff_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y14          FDCE (Prop_fdce_C_Q)         0.194     0.494 r  uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_df_rsync/sync_dff_reg[0][8]/Q
                         net (fo=1, routed)           0.170     0.664    uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_df_rsync/sync_dff_reg[0]__0[8]
    SLICE_X9Y14          FDCE                                         r  uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_df_rsync/sync_dff_reg[1][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock UART_CLK rise edge)
                                                      0.000     0.000 r  
    SLICE_X5Y7           FDCE                         0.000     0.000 r  uart_peripheral_top_inst/uart_clk_div_inst/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=54, routed)          0.000     0.300    uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_df_rsync/i_fifo_dfsync_clk
    SLICE_X9Y14          FDCE                                         r  uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_df_rsync/sync_dff_reg[1][8]/C
                         clock pessimism              0.000     0.300    
    SLICE_X9Y14          FDCE (Hold_fdce_C_D)         0.145     0.445    uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_df_rsync/sync_dff_reg[1][8]
  -------------------------------------------------------------------
                         required time                         -0.445    
                         arrival time                           0.664    
  -------------------------------------------------------------------
                         slack                                  0.219    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         UART_CLK
Waveform(ns):       { 0.000 104174.992 }
Period(ns):         208349.984
Sources:            { uart_peripheral_top_inst/uart_clk_div_inst/div_clk_reg/Q }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)   Location     Pin
Min Period        n/a     FDCE/C   n/a            1.000         208349.984  208348.984  SLICE_X6Y14  uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_df_rsync/sync_dff_reg[0][0]/C
Min Period        n/a     FDCE/C   n/a            1.000         208349.984  208348.984  SLICE_X6Y14  uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_df_rsync/sync_dff_reg[0][1]/C
Min Period        n/a     FDCE/C   n/a            1.000         208349.984  208348.984  SLICE_X9Y14  uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_df_rsync/sync_dff_reg[0][2]/C
Min Period        n/a     FDCE/C   n/a            1.000         208349.984  208348.984  SLICE_X6Y14  uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_df_rsync/sync_dff_reg[0][3]/C
Min Period        n/a     FDCE/C   n/a            1.000         208349.984  208348.984  SLICE_X5Y14  uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_df_rsync/sync_dff_reg[0][4]/C
Min Period        n/a     FDCE/C   n/a            1.000         208349.984  208348.984  SLICE_X5Y14  uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_df_rsync/sync_dff_reg[0][5]/C
Min Period        n/a     FDCE/C   n/a            1.000         208349.984  208348.984  SLICE_X9Y14  uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_df_rsync/sync_dff_reg[0][6]/C
Min Period        n/a     FDCE/C   n/a            1.000         208349.984  208348.984  SLICE_X6Y14  uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_df_rsync/sync_dff_reg[0][7]/C
Min Period        n/a     FDCE/C   n/a            1.000         208349.984  208348.984  SLICE_X9Y14  uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_df_rsync/sync_dff_reg[0][8]/C
Min Period        n/a     FDCE/C   n/a            1.000         208349.984  208348.984  SLICE_X6Y14  uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_df_rsync/sync_dff_reg[1][0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         104175.000  104174.500  SLICE_X6Y14  uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_df_rsync/sync_dff_reg[0][0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         104175.000  104174.500  SLICE_X6Y14  uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_df_rsync/sync_dff_reg[0][0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         104175.000  104174.500  SLICE_X6Y14  uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_df_rsync/sync_dff_reg[0][1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         104175.000  104174.500  SLICE_X6Y14  uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_df_rsync/sync_dff_reg[0][1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         104175.000  104174.500  SLICE_X9Y14  uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_df_rsync/sync_dff_reg[0][2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         104175.000  104174.500  SLICE_X9Y14  uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_df_rsync/sync_dff_reg[0][2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         104175.000  104174.500  SLICE_X6Y14  uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_df_rsync/sync_dff_reg[0][3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         104175.000  104174.500  SLICE_X6Y14  uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_df_rsync/sync_dff_reg[0][3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         104175.000  104174.500  SLICE_X5Y14  uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_df_rsync/sync_dff_reg[0][4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         104175.000  104174.500  SLICE_X5Y14  uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_df_rsync/sync_dff_reg[0][4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         104174.992  104174.492  SLICE_X6Y14  uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_df_rsync/sync_dff_reg[0][0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         104174.992  104174.492  SLICE_X6Y14  uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_df_rsync/sync_dff_reg[0][0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         104174.992  104174.492  SLICE_X6Y14  uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_df_rsync/sync_dff_reg[0][1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         104174.992  104174.492  SLICE_X6Y14  uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_df_rsync/sync_dff_reg[0][1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         104174.992  104174.492  SLICE_X9Y14  uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_df_rsync/sync_dff_reg[0][2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         104174.992  104174.492  SLICE_X9Y14  uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_df_rsync/sync_dff_reg[0][2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         104174.992  104174.492  SLICE_X6Y14  uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_df_rsync/sync_dff_reg[0][3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         104174.992  104174.492  SLICE_X6Y14  uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_df_rsync/sync_dff_reg[0][3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         104174.992  104174.492  SLICE_X5Y14  uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_df_rsync/sync_dff_reg[0][4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         104174.992  104174.492  SLICE_X5Y14  uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_df_rsync/sync_dff_reg[0][4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       22.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 15.000 }
Period(ns):         30.000
Sources:            { clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         30.000      27.845     BUFGCTRL_X0Y1   clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         30.000      28.751     PLLE2_ADV_X1Y0  clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         30.000      28.751     PLLE2_ADV_X1Y0  clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        30.000      22.633     PLLE2_ADV_X1Y0  clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       30.000      130.000    PLLE2_ADV_X1Y0  clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  UART_CLK
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       12.937ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.398ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.937ns  (required time - arrival time)
  Source:                 uart_peripheral_top_inst/uart_clk_div_inst/div_clk_reg/Q
                            (clock source 'UART_CLK'  {rise@0.000ns fall@104174.992ns period=208349.984ns})
  Destination:            uart_peripheral_top_inst/uart_clk_div_inst/div_clk_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.003ns  (clk_out1_clk_wiz_0 rise@104189.992ns - UART_CLK fall@104174.992ns)
  Data Path Delay:        2.292ns  (logic 0.324ns (14.137%)  route 1.964ns (85.691%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.300ns = ( 104190.289 - 104189.992 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 104174.992 - 104174.992 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock UART_CLK fall edge)
                                                  104174.992 104174.992 f  
                         ideal clock network latency
                                                      0.000 104174.992    
    SLICE_X5Y7           FDCE                         0.000 104174.992 f  uart_peripheral_top_inst/uart_clk_div_inst/div_clk_reg/Q
                         net (fo=54, routed)          1.964 104176.953    uart_peripheral_top_inst/uart_clk_div_inst/o_clk_div_baud_clk
    SLICE_X5Y7           LUT4 (Prop_lut4_I3_O)        0.324 104177.273 r  uart_peripheral_top_inst/uart_clk_div_inst/div_clk_i_1/O
                         net (fo=1, routed)           0.000 104177.273    uart_peripheral_top_inst/uart_clk_div_inst/div_clk_i_1_n_0
    SLICE_X5Y7           FDCE                                         r  uart_peripheral_top_inst/uart_clk_div_inst/div_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                  104189.992 104189.992 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000 104189.992 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         ideal clock network latency
                                                      0.300 104190.289    
                         net (fo=1, routed)           0.000 104190.289    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.000 104190.289 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5841, routed)        0.000 104190.289    uart_peripheral_top_inst/uart_clk_div_inst/i_clk_div_ref_clk
    SLICE_X5Y7           FDCE                                         r  uart_peripheral_top_inst/uart_clk_div_inst/div_clk_reg/C
                         clock pessimism              0.000 104190.289    
                         clock uncertainty           -0.145 104190.141    
    SLICE_X5Y7           FDCE (Setup_fdce_C_D)        0.075 104190.219    uart_peripheral_top_inst/uart_clk_div_inst/div_clk_reg
  -------------------------------------------------------------------
                         required time                      104190.219    
                         arrival time                       -104177.281    
  -------------------------------------------------------------------
                         slack                                 12.937    

Slack (MET) :             25.917ns  (required time - arrival time)
  Source:                 uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_rd/o_fifo_rd_rptr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by UART_CLK  {rise@0.000ns fall@104174.992ns period=208349.984ns})
  Destination:            uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_df_wsync/sync_dff_reg[0][3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (clk_out1_clk_wiz_0 rise@30.000ns - UART_CLK rise@0.000ns)
  Data Path Delay:        3.647ns  (logic 0.916ns (25.115%)  route 2.731ns (74.885%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock UART_CLK rise edge)
                                                      0.000     0.000 r  
    SLICE_X5Y7           FDCE                         0.000     0.000 r  uart_peripheral_top_inst/uart_clk_div_inst/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=54, routed)          0.000     0.300    uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_rd/i_fifo_rd_clk
    SLICE_X15Y11         FDCE                                         r  uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_rd/o_fifo_rd_rptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y11         FDCE (Prop_fdce_C_Q)         0.591     0.891 r  uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_rd/o_fifo_rd_rptr_reg[3]/Q
                         net (fo=134, routed)         1.822     2.713    uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_gray_conv_r/i_fifo_conv_bin_ptr[3]
    SLICE_X8Y15          LUT2 (Prop_lut2_I0_O)        0.325     3.038 r  uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_gray_conv_r/o_fifo_conv_gray_ptr[3]_INST_0/O
                         net (fo=2, routed)           0.909     3.947    uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_df_wsync/i_fifo_dfsync_async[3]
    SLICE_X7Y15          FDCE                                         r  uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_df_wsync/sync_dff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000    30.000 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         ideal clock network latency
                                                      0.300    30.300    
                         net (fo=1, routed)           0.000    30.300    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.000    30.300 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5841, routed)        0.000    30.300    uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_df_wsync/i_fifo_dfsync_clk
    SLICE_X7Y15          FDCE                                         r  uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_df_wsync/sync_dff_reg[0][3]/C
                         clock pessimism              0.000    30.300    
                         clock uncertainty           -0.145    30.155    
    SLICE_X7Y15          FDCE (Setup_fdce_C_D)       -0.291    29.864    uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_df_wsync/sync_dff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         29.864    
                         arrival time                          -3.947    
  -------------------------------------------------------------------
                         slack                                 25.917    

Slack (MET) :             26.688ns  (required time - arrival time)
  Source:                 uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_rd/o_fifo_rd_rptr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by UART_CLK  {rise@0.000ns fall@104174.992ns period=208349.984ns})
  Destination:            uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_df_wsync/sync_dff_reg[0][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (clk_out1_clk_wiz_0 rise@30.000ns - UART_CLK rise@0.000ns)
  Data Path Delay:        3.245ns  (logic 0.752ns (23.176%)  route 2.493ns (76.824%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock UART_CLK rise edge)
                                                      0.000     0.000 r  
    SLICE_X5Y7           FDCE                         0.000     0.000 r  uart_peripheral_top_inst/uart_clk_div_inst/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=54, routed)          0.000     0.300    uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_rd/i_fifo_rd_clk
    SLICE_X15Y11         FDCE                                         r  uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_rd/o_fifo_rd_rptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y11         FDCE (Prop_fdce_C_Q)         0.628     0.928 r  uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_rd/o_fifo_rd_rptr_reg[0]/Q
                         net (fo=520, routed)         2.493     3.421    uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_gray_conv_r/i_fifo_conv_bin_ptr[0]
    SLICE_X6Y15          LUT2 (Prop_lut2_I0_O)        0.124     3.545 r  uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_gray_conv_r/o_fifo_conv_gray_ptr[0]_INST_0/O
                         net (fo=2, routed)           0.000     3.545    uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_df_wsync/i_fifo_dfsync_async[0]
    SLICE_X6Y15          FDCE                                         r  uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_df_wsync/sync_dff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000    30.000 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         ideal clock network latency
                                                      0.300    30.300    
                         net (fo=1, routed)           0.000    30.300    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.000    30.300 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5841, routed)        0.000    30.300    uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_df_wsync/i_fifo_dfsync_clk
    SLICE_X6Y15          FDCE                                         r  uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_df_wsync/sync_dff_reg[0][0]/C
                         clock pessimism              0.000    30.300    
                         clock uncertainty           -0.145    30.155    
    SLICE_X6Y15          FDCE (Setup_fdce_C_D)        0.077    30.232    uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_df_wsync/sync_dff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         30.232    
                         arrival time                          -3.545    
  -------------------------------------------------------------------
                         slack                                 26.688    

Slack (MET) :             26.738ns  (required time - arrival time)
  Source:                 uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_rd/o_fifo_rd_rptr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by UART_CLK  {rise@0.000ns fall@104174.992ns period=208349.984ns})
  Destination:            uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_df_wsync/sync_dff_reg[0][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (clk_out1_clk_wiz_0 rise@30.000ns - UART_CLK rise@0.000ns)
  Data Path Delay:        3.101ns  (logic 0.888ns (28.635%)  route 2.213ns (71.365%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock UART_CLK rise edge)
                                                      0.000     0.000 r  
    SLICE_X5Y7           FDCE                         0.000     0.000 r  uart_peripheral_top_inst/uart_clk_div_inst/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=54, routed)          0.000     0.300    uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_rd/i_fifo_rd_clk
    SLICE_X15Y11         FDCE                                         r  uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_rd/o_fifo_rd_rptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y11         FDCE (Prop_fdce_C_Q)         0.591     0.891 r  uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_rd/o_fifo_rd_rptr_reg[3]/Q
                         net (fo=134, routed)         1.822     2.713    uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_gray_conv_r/i_fifo_conv_bin_ptr[3]
    SLICE_X8Y15          LUT2 (Prop_lut2_I1_O)        0.297     3.010 r  uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_gray_conv_r/o_fifo_conv_gray_ptr[2]_INST_0/O
                         net (fo=2, routed)           0.391     3.401    uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_df_wsync/i_fifo_dfsync_async[2]
    SLICE_X8Y15          FDCE                                         r  uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_df_wsync/sync_dff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000    30.000 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         ideal clock network latency
                                                      0.300    30.300    
                         net (fo=1, routed)           0.000    30.300    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.000    30.300 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5841, routed)        0.000    30.300    uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_df_wsync/i_fifo_dfsync_clk
    SLICE_X8Y15          FDCE                                         r  uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_df_wsync/sync_dff_reg[0][2]/C
                         clock pessimism              0.000    30.300    
                         clock uncertainty           -0.145    30.155    
    SLICE_X8Y15          FDCE (Setup_fdce_C_D)       -0.016    30.139    uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_df_wsync/sync_dff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         30.139    
                         arrival time                          -3.401    
  -------------------------------------------------------------------
                         slack                                 26.738    

Slack (MET) :             26.881ns  (required time - arrival time)
  Source:                 uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_rd/o_fifo_rd_rptr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by UART_CLK  {rise@0.000ns fall@104174.992ns period=208349.984ns})
  Destination:            uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_df_wsync/sync_dff_reg[0][4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (clk_out1_clk_wiz_0 rise@30.000ns - UART_CLK rise@0.000ns)
  Data Path Delay:        2.893ns  (logic 0.752ns (25.996%)  route 2.141ns (74.004%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock UART_CLK rise edge)
                                                      0.000     0.000 r  
    SLICE_X5Y7           FDCE                         0.000     0.000 r  uart_peripheral_top_inst/uart_clk_div_inst/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=54, routed)          0.000     0.300    uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_rd/i_fifo_rd_clk
    SLICE_X15Y11         FDCE                                         r  uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_rd/o_fifo_rd_rptr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y11         FDCE (Prop_fdce_C_Q)         0.628     0.928 r  uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_rd/o_fifo_rd_rptr_reg[4]/Q
                         net (fo=37, routed)          1.555     2.483    uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_gray_conv_r/i_fifo_conv_bin_ptr[4]
    SLICE_X10Y15         LUT2 (Prop_lut2_I0_O)        0.124     2.607 r  uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_gray_conv_r/o_fifo_conv_gray_ptr[4]_INST_0/O
                         net (fo=2, routed)           0.586     3.193    uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_df_wsync/i_fifo_dfsync_async[4]
    SLICE_X7Y15          FDCE                                         r  uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_df_wsync/sync_dff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000    30.000 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         ideal clock network latency
                                                      0.300    30.300    
                         net (fo=1, routed)           0.000    30.300    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.000    30.300 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5841, routed)        0.000    30.300    uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_df_wsync/i_fifo_dfsync_clk
    SLICE_X7Y15          FDCE                                         r  uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_df_wsync/sync_dff_reg[0][4]/C
                         clock pessimism              0.000    30.300    
                         clock uncertainty           -0.145    30.155    
    SLICE_X7Y15          FDCE (Setup_fdce_C_D)       -0.081    30.074    uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_df_wsync/sync_dff_reg[0][4]
  -------------------------------------------------------------------
                         required time                         30.074    
                         arrival time                          -3.193    
  -------------------------------------------------------------------
                         slack                                 26.881    

Slack (MET) :             26.958ns  (required time - arrival time)
  Source:                 uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_rd/o_fifo_rd_rptr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by UART_CLK  {rise@0.000ns fall@104174.992ns period=208349.984ns})
  Destination:            uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_df_wsync/sync_dff_reg[0][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (clk_out1_clk_wiz_0 rise@30.000ns - UART_CLK rise@0.000ns)
  Data Path Delay:        2.650ns  (logic 0.744ns (28.073%)  route 1.906ns (71.927%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock UART_CLK rise edge)
                                                      0.000     0.000 r  
    SLICE_X5Y7           FDCE                         0.000     0.000 r  uart_peripheral_top_inst/uart_clk_div_inst/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=54, routed)          0.000     0.300    uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_rd/i_fifo_rd_clk
    SLICE_X15Y11         FDCE                                         r  uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_rd/o_fifo_rd_rptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y11         FDCE (Prop_fdce_C_Q)         0.628     0.928 r  uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_rd/o_fifo_rd_rptr_reg[1]/Q
                         net (fo=520, routed)         1.725     2.653    uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_gray_conv_r/i_fifo_conv_bin_ptr[1]
    SLICE_X6Y15          LUT2 (Prop_lut2_I0_O)        0.116     2.769 r  uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_gray_conv_r/o_fifo_conv_gray_ptr[1]_INST_0/O
                         net (fo=2, routed)           0.181     2.950    uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_df_wsync/i_fifo_dfsync_async[1]
    SLICE_X6Y15          FDCE                                         r  uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_df_wsync/sync_dff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000    30.000 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         ideal clock network latency
                                                      0.300    30.300    
                         net (fo=1, routed)           0.000    30.300    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.000    30.300 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5841, routed)        0.000    30.300    uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_df_wsync/i_fifo_dfsync_clk
    SLICE_X6Y15          FDCE                                         r  uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_df_wsync/sync_dff_reg[0][1]/C
                         clock pessimism              0.000    30.300    
                         clock uncertainty           -0.145    30.155    
    SLICE_X6Y15          FDCE (Setup_fdce_C_D)       -0.247    29.908    uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_df_wsync/sync_dff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         29.908    
                         arrival time                          -2.950    
  -------------------------------------------------------------------
                         slack                                 26.958    

Slack (MET) :             27.386ns  (required time - arrival time)
  Source:                 uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_rd/o_fifo_rd_rptr_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by UART_CLK  {rise@0.000ns fall@104174.992ns period=208349.984ns})
  Destination:            uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_df_wsync/sync_dff_reg[0][5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (clk_out1_clk_wiz_0 rise@30.000ns - UART_CLK rise@0.000ns)
  Data Path Delay:        2.217ns  (logic 0.781ns (35.225%)  route 1.436ns (64.775%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock UART_CLK rise edge)
                                                      0.000     0.000 r  
    SLICE_X5Y7           FDCE                         0.000     0.000 r  uart_peripheral_top_inst/uart_clk_div_inst/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=54, routed)          0.000     0.300    uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_rd/i_fifo_rd_clk
    SLICE_X11Y15         FDCE                                         r  uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_rd/o_fifo_rd_rptr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y15         FDCE (Prop_fdce_C_Q)         0.628     0.928 r  uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_rd/o_fifo_rd_rptr_reg[5]/Q
                         net (fo=36, routed)          0.879     1.807    uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_gray_conv_r/i_fifo_conv_bin_ptr[5]
    SLICE_X10Y15         LUT2 (Prop_lut2_I0_O)        0.153     1.960 r  uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_gray_conv_r/o_fifo_conv_gray_ptr[5]_INST_0/O
                         net (fo=2, routed)           0.557     2.517    uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_df_wsync/i_fifo_dfsync_async[5]
    SLICE_X6Y15          FDCE                                         r  uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_df_wsync/sync_dff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000    30.000 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         ideal clock network latency
                                                      0.300    30.300    
                         net (fo=1, routed)           0.000    30.300    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.000    30.300 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5841, routed)        0.000    30.300    uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_df_wsync/i_fifo_dfsync_clk
    SLICE_X6Y15          FDCE                                         r  uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_df_wsync/sync_dff_reg[0][5]/C
                         clock pessimism              0.000    30.300    
                         clock uncertainty           -0.145    30.155    
    SLICE_X6Y15          FDCE (Setup_fdce_C_D)       -0.252    29.903    uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_df_wsync/sync_dff_reg[0][5]
  -------------------------------------------------------------------
                         required time                         29.903    
                         arrival time                          -2.517    
  -------------------------------------------------------------------
                         slack                                 27.386    

Slack (MET) :             27.579ns  (required time - arrival time)
  Source:                 uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_rd/o_fifo_rd_rptr_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by UART_CLK  {rise@0.000ns fall@104174.992ns period=208349.984ns})
  Destination:            uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_df_wsync/sync_dff_reg[0][7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (clk_out1_clk_wiz_0 rise@30.000ns - UART_CLK rise@0.000ns)
  Data Path Delay:        1.978ns  (logic 0.923ns (46.660%)  route 1.055ns (53.340%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock UART_CLK rise edge)
                                                      0.000     0.000 r  
    SLICE_X5Y7           FDCE                         0.000     0.000 r  uart_peripheral_top_inst/uart_clk_div_inst/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=54, routed)          0.000     0.300    uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_rd/i_fifo_rd_clk
    SLICE_X11Y15         FDCE                                         r  uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_rd/o_fifo_rd_rptr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y15         FDCE (Prop_fdce_C_Q)         0.591     0.891 r  uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_rd/o_fifo_rd_rptr_reg[8]/Q
                         net (fo=4, routed)           0.702     1.593    uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_gray_conv_r/i_fifo_conv_bin_ptr[8]
    SLICE_X10Y15         LUT2 (Prop_lut2_I1_O)        0.332     1.925 r  uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_gray_conv_r/o_fifo_conv_gray_ptr[7]_INST_0/O
                         net (fo=2, routed)           0.353     2.278    uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_df_wsync/i_fifo_dfsync_async[7]
    SLICE_X9Y15          FDCE                                         r  uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_df_wsync/sync_dff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000    30.000 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         ideal clock network latency
                                                      0.300    30.300    
                         net (fo=1, routed)           0.000    30.300    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.000    30.300 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5841, routed)        0.000    30.300    uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_df_wsync/i_fifo_dfsync_clk
    SLICE_X9Y15          FDCE                                         r  uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_df_wsync/sync_dff_reg[0][7]/C
                         clock pessimism              0.000    30.300    
                         clock uncertainty           -0.145    30.155    
    SLICE_X9Y15          FDCE (Setup_fdce_C_D)       -0.298    29.857    uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_df_wsync/sync_dff_reg[0][7]
  -------------------------------------------------------------------
                         required time                         29.857    
                         arrival time                          -2.278    
  -------------------------------------------------------------------
                         slack                                 27.579    

Slack (MET) :             27.841ns  (required time - arrival time)
  Source:                 uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_rd/o_fifo_rd_rptr_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by UART_CLK  {rise@0.000ns fall@104174.992ns period=208349.984ns})
  Destination:            uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_df_wsync/sync_dff_reg[0][6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (clk_out1_clk_wiz_0 rise@30.000ns - UART_CLK rise@0.000ns)
  Data Path Delay:        1.969ns  (logic 0.752ns (38.193%)  route 1.217ns (61.807%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock UART_CLK rise edge)
                                                      0.000     0.000 r  
    SLICE_X5Y7           FDCE                         0.000     0.000 r  uart_peripheral_top_inst/uart_clk_div_inst/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=54, routed)          0.000     0.300    uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_rd/i_fifo_rd_clk
    SLICE_X11Y15         FDCE                                         r  uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_rd/o_fifo_rd_rptr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y15         FDCE (Prop_fdce_C_Q)         0.628     0.928 r  uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_rd/o_fifo_rd_rptr_reg[7]/Q
                         net (fo=12, routed)          0.724     1.652    uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_gray_conv_r/i_fifo_conv_bin_ptr[7]
    SLICE_X10Y15         LUT2 (Prop_lut2_I1_O)        0.124     1.776 r  uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_gray_conv_r/o_fifo_conv_gray_ptr[6]_INST_0/O
                         net (fo=2, routed)           0.492     2.269    uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_df_wsync/i_fifo_dfsync_async[6]
    SLICE_X8Y15          FDCE                                         r  uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_df_wsync/sync_dff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000    30.000 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         ideal clock network latency
                                                      0.300    30.300    
                         net (fo=1, routed)           0.000    30.300    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.000    30.300 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5841, routed)        0.000    30.300    uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_df_wsync/i_fifo_dfsync_clk
    SLICE_X8Y15          FDCE                                         r  uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_df_wsync/sync_dff_reg[0][6]/C
                         clock pessimism              0.000    30.300    
                         clock uncertainty           -0.145    30.155    
    SLICE_X8Y15          FDCE (Setup_fdce_C_D)       -0.045    30.110    uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_df_wsync/sync_dff_reg[0][6]
  -------------------------------------------------------------------
                         required time                         30.110    
                         arrival time                          -2.269    
  -------------------------------------------------------------------
                         slack                                 27.841    

Slack (MET) :             28.487ns  (required time - arrival time)
  Source:                 uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_rd/o_fifo_rd_rptr_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by UART_CLK  {rise@0.000ns fall@104174.992ns period=208349.984ns})
  Destination:            uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_df_wsync/sync_dff_reg[0][8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (clk_out1_clk_wiz_0 rise@30.000ns - UART_CLK rise@0.000ns)
  Data Path Delay:        1.100ns  (logic 0.591ns (53.708%)  route 0.509ns (46.292%))
  Logic Levels:           0  
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock UART_CLK rise edge)
                                                      0.000     0.000 r  
    SLICE_X5Y7           FDCE                         0.000     0.000 r  uart_peripheral_top_inst/uart_clk_div_inst/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=54, routed)          0.000     0.300    uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_rd/i_fifo_rd_clk
    SLICE_X11Y15         FDCE                                         r  uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_rd/o_fifo_rd_rptr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y15         FDCE (Prop_fdce_C_Q)         0.591     0.891 r  uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_rd/o_fifo_rd_rptr_reg[8]/Q
                         net (fo=4, routed)           0.509     1.400    uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_df_wsync/i_fifo_dfsync_async[8]
    SLICE_X9Y15          FDCE                                         r  uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_df_wsync/sync_dff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000    30.000 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         ideal clock network latency
                                                      0.300    30.300    
                         net (fo=1, routed)           0.000    30.300    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.000    30.300 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5841, routed)        0.000    30.300    uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_df_wsync/i_fifo_dfsync_clk
    SLICE_X9Y15          FDCE                                         r  uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_df_wsync/sync_dff_reg[0][8]/C
                         clock pessimism              0.000    30.300    
                         clock uncertainty           -0.145    30.155    
    SLICE_X9Y15          FDCE (Setup_fdce_C_D)       -0.268    29.887    uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_df_wsync/sync_dff_reg[0][8]
  -------------------------------------------------------------------
                         required time                         29.887    
                         arrival time                          -1.400    
  -------------------------------------------------------------------
                         slack                                 28.487    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.398ns  (arrival time - required time)
  Source:                 uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_rd/o_fifo_rd_rptr_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by UART_CLK  {rise@0.000ns fall@104174.992ns period=208349.984ns})
  Destination:            uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_df_wsync/sync_dff_reg[0][8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - UART_CLK rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.181ns (46.245%)  route 0.210ns (53.755%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock UART_CLK rise edge)
                                                      0.000     0.000 r  
    SLICE_X5Y7           FDCE                         0.000     0.000 r  uart_peripheral_top_inst/uart_clk_div_inst/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=54, routed)          0.000     0.300    uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_rd/i_fifo_rd_clk
    SLICE_X11Y15         FDCE                                         r  uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_rd/o_fifo_rd_rptr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y15         FDCE (Prop_fdce_C_Q)         0.181     0.481 r  uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_rd/o_fifo_rd_rptr_reg[8]/Q
                         net (fo=4, routed)           0.210     0.691    uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_df_wsync/i_fifo_dfsync_async[8]
    SLICE_X9Y15          FDCE                                         r  uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_df_wsync/sync_dff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.000     0.300 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5841, routed)        0.000     0.300    uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_df_wsync/i_fifo_dfsync_clk
    SLICE_X9Y15          FDCE                                         r  uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_df_wsync/sync_dff_reg[0][8]/C
                         clock pessimism              0.000     0.300    
    SLICE_X9Y15          FDCE (Hold_fdce_C_D)        -0.007     0.293    uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_df_wsync/sync_dff_reg[0][8]
  -------------------------------------------------------------------
                         required time                         -0.293    
                         arrival time                           0.691    
  -------------------------------------------------------------------
                         slack                                  0.398    

Slack (MET) :             0.539ns  (arrival time - required time)
  Source:                 uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_rd/o_fifo_rd_rptr_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by UART_CLK  {rise@0.000ns fall@104174.992ns period=208349.984ns})
  Destination:            uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_df_wsync/sync_dff_reg[0][6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - UART_CLK rise@0.000ns)
  Data Path Delay:        0.591ns  (logic 0.239ns (40.448%)  route 0.352ns (59.552%))
  Logic Levels:           1  (LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock UART_CLK rise edge)
                                                      0.000     0.000 r  
    SLICE_X5Y7           FDCE                         0.000     0.000 r  uart_peripheral_top_inst/uart_clk_div_inst/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=54, routed)          0.000     0.300    uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_rd/i_fifo_rd_clk
    SLICE_X11Y15         FDCE                                         r  uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_rd/o_fifo_rd_rptr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y15         FDCE (Prop_fdce_C_Q)         0.194     0.494 r  uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_rd/o_fifo_rd_rptr_reg[6]/Q
                         net (fo=21, routed)          0.168     0.662    uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_gray_conv_r/i_fifo_conv_bin_ptr[6]
    SLICE_X10Y15         LUT2 (Prop_lut2_I0_O)        0.045     0.707 r  uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_gray_conv_r/o_fifo_conv_gray_ptr[6]_INST_0/O
                         net (fo=2, routed)           0.183     0.891    uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_df_wsync/i_fifo_dfsync_async[6]
    SLICE_X8Y15          FDCE                                         r  uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_df_wsync/sync_dff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.000     0.300 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5841, routed)        0.000     0.300    uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_df_wsync/i_fifo_dfsync_clk
    SLICE_X8Y15          FDCE                                         r  uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_df_wsync/sync_dff_reg[0][6]/C
                         clock pessimism              0.000     0.300    
    SLICE_X8Y15          FDCE (Hold_fdce_C_D)         0.052     0.352    uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_df_wsync/sync_dff_reg[0][6]
  -------------------------------------------------------------------
                         required time                         -0.352    
                         arrival time                           0.891    
  -------------------------------------------------------------------
                         slack                                  0.539    

Slack (MET) :             0.575ns  (arrival time - required time)
  Source:                 uart_peripheral_top_inst/uart_clk_div_inst/div_clk_reg/Q
                            (clock source 'UART_CLK'  {rise@0.000ns fall@104174.992ns period=208349.984ns})
  Destination:            uart_peripheral_top_inst/uart_clk_div_inst/div_clk_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - UART_CLK rise@0.000ns)
  Data Path Delay:        0.982ns  (logic 0.096ns (9.776%)  route 0.886ns (90.224%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.300ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock UART_CLK rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
    SLICE_X5Y7           FDCE                         0.000     0.000 r  uart_peripheral_top_inst/uart_clk_div_inst/div_clk_reg/Q
                         net (fo=54, routed)          0.886     0.886    uart_peripheral_top_inst/uart_clk_div_inst/o_clk_div_baud_clk
    SLICE_X5Y7           LUT4 (Prop_lut4_I3_O)        0.096     0.982 r  uart_peripheral_top_inst/uart_clk_div_inst/div_clk_i_1/O
                         net (fo=1, routed)           0.000     0.982    uart_peripheral_top_inst/uart_clk_div_inst/div_clk_i_1_n_0
    SLICE_X5Y7           FDCE                                         r  uart_peripheral_top_inst/uart_clk_div_inst/div_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.000     0.300 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5841, routed)        0.000     0.300    uart_peripheral_top_inst/uart_clk_div_inst/i_clk_div_ref_clk
    SLICE_X5Y7           FDCE                                         r  uart_peripheral_top_inst/uart_clk_div_inst/div_clk_reg/C
                         clock pessimism              0.000     0.300    
    SLICE_X5Y7           FDCE (Hold_fdce_C_D)         0.107     0.407    uart_peripheral_top_inst/uart_clk_div_inst/div_clk_reg
  -------------------------------------------------------------------
                         required time                         -0.407    
                         arrival time                           0.982    
  -------------------------------------------------------------------
                         slack                                  0.575    

Slack (MET) :             0.604ns  (arrival time - required time)
  Source:                 uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_rd/o_fifo_rd_rptr_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by UART_CLK  {rise@0.000ns fall@104174.992ns period=208349.984ns})
  Destination:            uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_df_wsync/sync_dff_reg[0][7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - UART_CLK rise@0.000ns)
  Data Path Delay:        0.600ns  (logic 0.241ns (40.151%)  route 0.359ns (59.849%))
  Logic Levels:           1  (LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock UART_CLK rise edge)
                                                      0.000     0.000 r  
    SLICE_X5Y7           FDCE                         0.000     0.000 r  uart_peripheral_top_inst/uart_clk_div_inst/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=54, routed)          0.000     0.300    uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_rd/i_fifo_rd_clk
    SLICE_X11Y15         FDCE                                         r  uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_rd/o_fifo_rd_rptr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y15         FDCE (Prop_fdce_C_Q)         0.194     0.494 r  uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_rd/o_fifo_rd_rptr_reg[7]/Q
                         net (fo=12, routed)          0.229     0.723    uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_gray_conv_r/i_fifo_conv_bin_ptr[7]
    SLICE_X10Y15         LUT2 (Prop_lut2_I0_O)        0.047     0.770 r  uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_gray_conv_r/o_fifo_conv_gray_ptr[7]_INST_0/O
                         net (fo=2, routed)           0.130     0.900    uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_df_wsync/i_fifo_dfsync_async[7]
    SLICE_X9Y15          FDCE                                         r  uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_df_wsync/sync_dff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.000     0.300 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5841, routed)        0.000     0.300    uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_df_wsync/i_fifo_dfsync_clk
    SLICE_X9Y15          FDCE                                         r  uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_df_wsync/sync_dff_reg[0][7]/C
                         clock pessimism              0.000     0.300    
    SLICE_X9Y15          FDCE (Hold_fdce_C_D)        -0.004     0.296    uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_df_wsync/sync_dff_reg[0][7]
  -------------------------------------------------------------------
                         required time                         -0.296    
                         arrival time                           0.900    
  -------------------------------------------------------------------
                         slack                                  0.604    

Slack (MET) :             0.762ns  (arrival time - required time)
  Source:                 uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_rd/o_fifo_rd_rptr_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by UART_CLK  {rise@0.000ns fall@104174.992ns period=208349.984ns})
  Destination:            uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_df_wsync/sync_dff_reg[0][4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - UART_CLK rise@0.000ns)
  Data Path Delay:        0.828ns  (logic 0.239ns (28.881%)  route 0.589ns (71.119%))
  Logic Levels:           1  (LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock UART_CLK rise edge)
                                                      0.000     0.000 r  
    SLICE_X5Y7           FDCE                         0.000     0.000 r  uart_peripheral_top_inst/uart_clk_div_inst/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=54, routed)          0.000     0.300    uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_rd/i_fifo_rd_clk
    SLICE_X11Y15         FDCE                                         r  uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_rd/o_fifo_rd_rptr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y15         FDCE (Prop_fdce_C_Q)         0.194     0.494 r  uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_rd/o_fifo_rd_rptr_reg[5]/Q
                         net (fo=36, routed)          0.316     0.810    uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_gray_conv_r/i_fifo_conv_bin_ptr[5]
    SLICE_X10Y15         LUT2 (Prop_lut2_I1_O)        0.045     0.855 r  uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_gray_conv_r/o_fifo_conv_gray_ptr[4]_INST_0/O
                         net (fo=2, routed)           0.272     1.128    uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_df_wsync/i_fifo_dfsync_async[4]
    SLICE_X7Y15          FDCE                                         r  uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_df_wsync/sync_dff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.000     0.300 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5841, routed)        0.000     0.300    uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_df_wsync/i_fifo_dfsync_clk
    SLICE_X7Y15          FDCE                                         r  uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_df_wsync/sync_dff_reg[0][4]/C
                         clock pessimism              0.000     0.300    
    SLICE_X7Y15          FDCE (Hold_fdce_C_D)         0.066     0.366    uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_df_wsync/sync_dff_reg[0][4]
  -------------------------------------------------------------------
                         required time                         -0.366    
                         arrival time                           1.128    
  -------------------------------------------------------------------
                         slack                                  0.762    

Slack (MET) :             0.780ns  (arrival time - required time)
  Source:                 uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_rd/o_fifo_rd_rptr_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by UART_CLK  {rise@0.000ns fall@104174.992ns period=208349.984ns})
  Destination:            uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_df_wsync/sync_dff_reg[0][5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - UART_CLK rise@0.000ns)
  Data Path Delay:        0.788ns  (logic 0.237ns (30.080%)  route 0.551ns (69.920%))
  Logic Levels:           1  (LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock UART_CLK rise edge)
                                                      0.000     0.000 r  
    SLICE_X5Y7           FDCE                         0.000     0.000 r  uart_peripheral_top_inst/uart_clk_div_inst/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=54, routed)          0.000     0.300    uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_rd/i_fifo_rd_clk
    SLICE_X11Y15         FDCE                                         r  uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_rd/o_fifo_rd_rptr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y15         FDCE (Prop_fdce_C_Q)         0.194     0.494 r  uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_rd/o_fifo_rd_rptr_reg[6]/Q
                         net (fo=21, routed)          0.280     0.774    uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_gray_conv_r/i_fifo_conv_bin_ptr[6]
    SLICE_X10Y15         LUT2 (Prop_lut2_I1_O)        0.043     0.817 r  uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_gray_conv_r/o_fifo_conv_gray_ptr[5]_INST_0/O
                         net (fo=2, routed)           0.271     1.088    uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_df_wsync/i_fifo_dfsync_async[5]
    SLICE_X6Y15          FDCE                                         r  uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_df_wsync/sync_dff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.000     0.300 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5841, routed)        0.000     0.300    uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_df_wsync/i_fifo_dfsync_clk
    SLICE_X6Y15          FDCE                                         r  uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_df_wsync/sync_dff_reg[0][5]/C
                         clock pessimism              0.000     0.300    
    SLICE_X6Y15          FDCE (Hold_fdce_C_D)         0.008     0.308    uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_df_wsync/sync_dff_reg[0][5]
  -------------------------------------------------------------------
                         required time                         -0.308    
                         arrival time                           1.088    
  -------------------------------------------------------------------
                         slack                                  0.780    

Slack (MET) :             0.799ns  (arrival time - required time)
  Source:                 uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_rd/o_fifo_rd_rptr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by UART_CLK  {rise@0.000ns fall@104174.992ns period=208349.984ns})
  Destination:            uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_df_wsync/sync_dff_reg[0][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - UART_CLK rise@0.000ns)
  Data Path Delay:        0.859ns  (logic 0.239ns (27.816%)  route 0.620ns (72.184%))
  Logic Levels:           1  (LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock UART_CLK rise edge)
                                                      0.000     0.000 r  
    SLICE_X5Y7           FDCE                         0.000     0.000 r  uart_peripheral_top_inst/uart_clk_div_inst/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=54, routed)          0.000     0.300    uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_rd/i_fifo_rd_clk
    SLICE_X15Y11         FDCE                                         r  uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_rd/o_fifo_rd_rptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y11         FDCE (Prop_fdce_C_Q)         0.194     0.494 r  uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_rd/o_fifo_rd_rptr_reg[2]/Q
                         net (fo=263, routed)         0.492     0.986    uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_gray_conv_r/i_fifo_conv_bin_ptr[2]
    SLICE_X8Y15          LUT2 (Prop_lut2_I0_O)        0.045     1.031 r  uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_gray_conv_r/o_fifo_conv_gray_ptr[2]_INST_0/O
                         net (fo=2, routed)           0.128     1.159    uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_df_wsync/i_fifo_dfsync_async[2]
    SLICE_X8Y15          FDCE                                         r  uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_df_wsync/sync_dff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.000     0.300 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5841, routed)        0.000     0.300    uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_df_wsync/i_fifo_dfsync_clk
    SLICE_X8Y15          FDCE                                         r  uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_df_wsync/sync_dff_reg[0][2]/C
                         clock pessimism              0.000     0.300    
    SLICE_X8Y15          FDCE (Hold_fdce_C_D)         0.060     0.360    uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_df_wsync/sync_dff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         -0.360    
                         arrival time                           1.159    
  -------------------------------------------------------------------
                         slack                                  0.799    

Slack (MET) :             0.937ns  (arrival time - required time)
  Source:                 uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_rd/o_fifo_rd_rptr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by UART_CLK  {rise@0.000ns fall@104174.992ns period=208349.984ns})
  Destination:            uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_df_wsync/sync_dff_reg[0][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - UART_CLK rise@0.000ns)
  Data Path Delay:        1.057ns  (logic 0.239ns (22.603%)  route 0.818ns (77.397%))
  Logic Levels:           1  (LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock UART_CLK rise edge)
                                                      0.000     0.000 r  
    SLICE_X5Y7           FDCE                         0.000     0.000 r  uart_peripheral_top_inst/uart_clk_div_inst/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=54, routed)          0.000     0.300    uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_rd/i_fifo_rd_clk
    SLICE_X15Y11         FDCE                                         r  uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_rd/o_fifo_rd_rptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y11         FDCE (Prop_fdce_C_Q)         0.194     0.494 r  uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_rd/o_fifo_rd_rptr_reg[1]/Q
                         net (fo=520, routed)         0.818     1.312    uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_gray_conv_r/i_fifo_conv_bin_ptr[1]
    SLICE_X6Y15          LUT2 (Prop_lut2_I1_O)        0.045     1.357 r  uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_gray_conv_r/o_fifo_conv_gray_ptr[0]_INST_0/O
                         net (fo=2, routed)           0.000     1.357    uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_df_wsync/i_fifo_dfsync_async[0]
    SLICE_X6Y15          FDCE                                         r  uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_df_wsync/sync_dff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.000     0.300 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5841, routed)        0.000     0.300    uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_df_wsync/i_fifo_dfsync_clk
    SLICE_X6Y15          FDCE                                         r  uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_df_wsync/sync_dff_reg[0][0]/C
                         clock pessimism              0.000     0.300    
    SLICE_X6Y15          FDCE (Hold_fdce_C_D)         0.120     0.420    uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_df_wsync/sync_dff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         -0.420    
                         arrival time                           1.357    
  -------------------------------------------------------------------
                         slack                                  0.937    

Slack (MET) :             0.992ns  (arrival time - required time)
  Source:                 uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_rd/o_fifo_rd_rptr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by UART_CLK  {rise@0.000ns fall@104174.992ns period=208349.984ns})
  Destination:            uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_df_wsync/sync_dff_reg[0][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - UART_CLK rise@0.000ns)
  Data Path Delay:        1.002ns  (logic 0.237ns (23.647%)  route 0.765ns (76.353%))
  Logic Levels:           1  (LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock UART_CLK rise edge)
                                                      0.000     0.000 r  
    SLICE_X5Y7           FDCE                         0.000     0.000 r  uart_peripheral_top_inst/uart_clk_div_inst/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=54, routed)          0.000     0.300    uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_rd/i_fifo_rd_clk
    SLICE_X15Y11         FDCE                                         r  uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_rd/o_fifo_rd_rptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y11         FDCE (Prop_fdce_C_Q)         0.194     0.494 r  uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_rd/o_fifo_rd_rptr_reg[2]/Q
                         net (fo=263, routed)         0.692     1.186    uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_gray_conv_r/i_fifo_conv_bin_ptr[2]
    SLICE_X6Y15          LUT2 (Prop_lut2_I1_O)        0.043     1.229 r  uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_gray_conv_r/o_fifo_conv_gray_ptr[1]_INST_0/O
                         net (fo=2, routed)           0.073     1.302    uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_df_wsync/i_fifo_dfsync_async[1]
    SLICE_X6Y15          FDCE                                         r  uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_df_wsync/sync_dff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.000     0.300 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5841, routed)        0.000     0.300    uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_df_wsync/i_fifo_dfsync_clk
    SLICE_X6Y15          FDCE                                         r  uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_df_wsync/sync_dff_reg[0][1]/C
                         clock pessimism              0.000     0.300    
    SLICE_X6Y15          FDCE (Hold_fdce_C_D)         0.010     0.310    uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_df_wsync/sync_dff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         -0.310    
                         arrival time                           1.302    
  -------------------------------------------------------------------
                         slack                                  0.992    

Slack (MET) :             1.280ns  (arrival time - required time)
  Source:                 uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_rd/o_fifo_rd_rptr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by UART_CLK  {rise@0.000ns fall@104174.992ns period=208349.984ns})
  Destination:            uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_df_wsync/sync_dff_reg[0][3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - UART_CLK rise@0.000ns)
  Data Path Delay:        1.277ns  (logic 0.241ns (18.878%)  route 1.036ns (81.122%))
  Logic Levels:           1  (LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock UART_CLK rise edge)
                                                      0.000     0.000 r  
    SLICE_X5Y7           FDCE                         0.000     0.000 r  uart_peripheral_top_inst/uart_clk_div_inst/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=54, routed)          0.000     0.300    uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_rd/i_fifo_rd_clk
    SLICE_X15Y11         FDCE                                         r  uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_rd/o_fifo_rd_rptr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y11         FDCE (Prop_fdce_C_Q)         0.194     0.494 r  uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_rd/o_fifo_rd_rptr_reg[4]/Q
                         net (fo=37, routed)          0.670     1.164    uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_gray_conv_r/i_fifo_conv_bin_ptr[4]
    SLICE_X8Y15          LUT2 (Prop_lut2_I1_O)        0.047     1.211 r  uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_gray_conv_r/o_fifo_conv_gray_ptr[3]_INST_0/O
                         net (fo=2, routed)           0.365     1.577    uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_df_wsync/i_fifo_dfsync_async[3]
    SLICE_X7Y15          FDCE                                         r  uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_df_wsync/sync_dff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.000     0.300 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5841, routed)        0.000     0.300    uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_df_wsync/i_fifo_dfsync_clk
    SLICE_X7Y15          FDCE                                         r  uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_df_wsync/sync_dff_reg[0][3]/C
                         clock pessimism              0.000     0.300    
    SLICE_X7Y15          FDCE (Hold_fdce_C_D)        -0.003     0.297    uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_df_wsync/sync_dff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         -0.297    
                         arrival time                           1.577    
  -------------------------------------------------------------------
                         slack                                  1.280    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  UART_CLK
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       18.074ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.920ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.074ns  (required time - arrival time)
  Source:                 i_riscv_rst
                            (input port clocked by UART_CLK  {rise@0.000ns fall@104174.992ns period=208349.984ns})
  Destination:            riscv_rst_sync_inst/sync_dff_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (clk_out1_clk_wiz_0 rise@30.000ns - UART_CLK rise@0.000ns)
  Data Path Delay:        3.876ns  (logic 1.441ns (37.185%)  route 2.435ns (62.815%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            7.500ns
  Clock Path Skew:        0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.300ns = ( 30.300 - 30.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock UART_CLK rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.300     0.300    
                         input delay                  7.500     7.800    
    U18                                               0.000     7.800 f  i_riscv_rst (IN)
                         net (fo=0)                   0.000     7.800    i_riscv_rst
    U18                  IBUF (Prop_ibuf_I_O)         1.441     9.241 f  i_riscv_rst_IBUF_inst/O
                         net (fo=3, routed)           2.435    11.676    riscv_rst_sync_inst/RST
    SLICE_X4Y45          FDCE                                         f  riscv_rst_sync_inst/sync_dff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000    30.000 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         ideal clock network latency
                                                      0.300    30.300    
                         net (fo=1, routed)           0.000    30.300    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.000    30.300 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5841, routed)        0.000    30.300    riscv_rst_sync_inst/CLK
    SLICE_X4Y45          FDCE                                         r  riscv_rst_sync_inst/sync_dff_reg[1]/C
                         clock pessimism              0.000    30.300    
                         clock uncertainty           -0.145    30.155    
    SLICE_X4Y45          FDCE (Recov_fdce_C_CLR)     -0.405    29.750    riscv_rst_sync_inst/sync_dff_reg[1]
  -------------------------------------------------------------------
                         required time                         29.750    
                         arrival time                         -11.676    
  -------------------------------------------------------------------
                         slack                                 18.074    

Slack (MET) :             18.120ns  (required time - arrival time)
  Source:                 i_riscv_rst
                            (input port clocked by UART_CLK  {rise@0.000ns fall@104174.992ns period=208349.984ns})
  Destination:            riscv_rst_sync_inst/sync_dff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (clk_out1_clk_wiz_0 rise@30.000ns - UART_CLK rise@0.000ns)
  Data Path Delay:        3.876ns  (logic 1.441ns (37.185%)  route 2.435ns (62.815%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            7.500ns
  Clock Path Skew:        0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.300ns = ( 30.300 - 30.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock UART_CLK rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.300     0.300    
                         input delay                  7.500     7.800    
    U18                                               0.000     7.800 f  i_riscv_rst (IN)
                         net (fo=0)                   0.000     7.800    i_riscv_rst
    U18                  IBUF (Prop_ibuf_I_O)         1.441     9.241 f  i_riscv_rst_IBUF_inst/O
                         net (fo=3, routed)           2.435    11.676    riscv_rst_sync_inst/RST
    SLICE_X4Y45          FDPE                                         f  riscv_rst_sync_inst/sync_dff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000    30.000 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         ideal clock network latency
                                                      0.300    30.300    
                         net (fo=1, routed)           0.000    30.300    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.000    30.300 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5841, routed)        0.000    30.300    riscv_rst_sync_inst/CLK
    SLICE_X4Y45          FDPE                                         r  riscv_rst_sync_inst/sync_dff_reg[0]/C
                         clock pessimism              0.000    30.300    
                         clock uncertainty           -0.145    30.155    
    SLICE_X4Y45          FDPE (Recov_fdpe_C_PRE)     -0.359    29.796    riscv_rst_sync_inst/sync_dff_reg[0]
  -------------------------------------------------------------------
                         required time                         29.796    
                         arrival time                         -11.676    
  -------------------------------------------------------------------
                         slack                                 18.120    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.920ns  (arrival time - required time)
  Source:                 i_riscv_rst
                            (input port clocked by UART_CLK  {rise@0.000ns fall@104174.992ns period=208349.984ns})
  Destination:            riscv_rst_sync_inst/sync_dff_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - UART_CLK rise@0.000ns)
  Data Path Delay:        1.328ns  (logic 0.210ns (15.774%)  route 1.119ns (84.226%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.500ns
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.300ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock UART_CLK rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.300     0.300    
                         input delay                  1.500     1.800    
    U18                                               0.000     1.800 f  i_riscv_rst (IN)
                         net (fo=0)                   0.000     1.800    i_riscv_rst
    U18                  IBUF (Prop_ibuf_I_O)         0.210     2.010 f  i_riscv_rst_IBUF_inst/O
                         net (fo=3, routed)           1.119     3.128    riscv_rst_sync_inst/RST
    SLICE_X4Y45          FDCE                                         f  riscv_rst_sync_inst/sync_dff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.000     0.300 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5841, routed)        0.000     0.300    riscv_rst_sync_inst/CLK
    SLICE_X4Y45          FDCE                                         r  riscv_rst_sync_inst/sync_dff_reg[1]/C
                         clock pessimism              0.000     0.300    
    SLICE_X4Y45          FDCE (Remov_fdce_C_CLR)     -0.092     0.208    riscv_rst_sync_inst/sync_dff_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.208    
                         arrival time                           3.128    
  -------------------------------------------------------------------
                         slack                                  2.920    

Slack (MET) :             2.923ns  (arrival time - required time)
  Source:                 i_riscv_rst
                            (input port clocked by UART_CLK  {rise@0.000ns fall@104174.992ns period=208349.984ns})
  Destination:            riscv_rst_sync_inst/sync_dff_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - UART_CLK rise@0.000ns)
  Data Path Delay:        1.328ns  (logic 0.210ns (15.774%)  route 1.119ns (84.226%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.500ns
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.300ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock UART_CLK rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.300     0.300    
                         input delay                  1.500     1.800    
    U18                                               0.000     1.800 f  i_riscv_rst (IN)
                         net (fo=0)                   0.000     1.800    i_riscv_rst
    U18                  IBUF (Prop_ibuf_I_O)         0.210     2.010 f  i_riscv_rst_IBUF_inst/O
                         net (fo=3, routed)           1.119     3.128    riscv_rst_sync_inst/RST
    SLICE_X4Y45          FDPE                                         f  riscv_rst_sync_inst/sync_dff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.000     0.300 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5841, routed)        0.000     0.300    riscv_rst_sync_inst/CLK
    SLICE_X4Y45          FDPE                                         r  riscv_rst_sync_inst/sync_dff_reg[0]/C
                         clock pessimism              0.000     0.300    
    SLICE_X4Y45          FDPE (Remov_fdpe_C_PRE)     -0.095     0.205    riscv_rst_sync_inst/sync_dff_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.205    
                         arrival time                           3.128    
  -------------------------------------------------------------------
                         slack                                  2.923    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       10.104ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.369ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.104ns  (required time - arrival time)
  Source:                 riscv_rst_sync_inst/sync_dff_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_top_core/u_riscv_datapath/u_riscv_estage/u_icu/u_mul/count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (clk_out1_clk_wiz_0 rise@30.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.346ns  (logic 0.456ns (2.357%)  route 18.890ns (97.643%))
  Logic Levels:           0  
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.000     0.300 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5841, routed)        0.000     0.300    riscv_rst_sync_inst/CLK
    SLICE_X4Y45          FDCE                                         r  riscv_rst_sync_inst/sync_dff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y45          FDCE (Prop_fdce_C_Q)         0.456     0.756 f  riscv_rst_sync_inst/sync_dff_reg[1]/Q
                         net (fo=4739, routed)       18.890    19.646    u_top_core/u_riscv_datapath/u_riscv_estage/u_icu/u_mul/i_riscv_mul_rst
    SLICE_X43Y71         FDCE                                         f  u_top_core/u_riscv_datapath/u_riscv_estage/u_icu/u_mul/count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000    30.000 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         ideal clock network latency
                                                      0.300    30.300    
                         net (fo=1, routed)           0.000    30.300    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.000    30.300 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5841, routed)        0.000    30.300    u_top_core/u_riscv_datapath/u_riscv_estage/u_icu/u_mul/i_riscv_mul_clk
    SLICE_X43Y71         FDCE                                         r  u_top_core/u_riscv_datapath/u_riscv_estage/u_icu/u_mul/count_reg[1]/C
                         clock pessimism              0.000    30.300    
                         clock uncertainty           -0.145    30.155    
    SLICE_X43Y71         FDCE (Recov_fdce_C_CLR)     -0.405    29.750    u_top_core/u_riscv_datapath/u_riscv_estage/u_icu/u_mul/count_reg[1]
  -------------------------------------------------------------------
                         required time                         29.750    
                         arrival time                         -19.646    
  -------------------------------------------------------------------
                         slack                                 10.104    

Slack (MET) :             10.104ns  (required time - arrival time)
  Source:                 riscv_rst_sync_inst/sync_dff_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_top_core/u_riscv_datapath/u_riscv_estage/u_icu/u_mul/count_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (clk_out1_clk_wiz_0 rise@30.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.346ns  (logic 0.456ns (2.357%)  route 18.890ns (97.643%))
  Logic Levels:           0  
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.000     0.300 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5841, routed)        0.000     0.300    riscv_rst_sync_inst/CLK
    SLICE_X4Y45          FDCE                                         r  riscv_rst_sync_inst/sync_dff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y45          FDCE (Prop_fdce_C_Q)         0.456     0.756 f  riscv_rst_sync_inst/sync_dff_reg[1]/Q
                         net (fo=4739, routed)       18.890    19.646    u_top_core/u_riscv_datapath/u_riscv_estage/u_icu/u_mul/i_riscv_mul_rst
    SLICE_X43Y71         FDCE                                         f  u_top_core/u_riscv_datapath/u_riscv_estage/u_icu/u_mul/count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000    30.000 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         ideal clock network latency
                                                      0.300    30.300    
                         net (fo=1, routed)           0.000    30.300    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.000    30.300 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5841, routed)        0.000    30.300    u_top_core/u_riscv_datapath/u_riscv_estage/u_icu/u_mul/i_riscv_mul_clk
    SLICE_X43Y71         FDCE                                         r  u_top_core/u_riscv_datapath/u_riscv_estage/u_icu/u_mul/count_reg[5]/C
                         clock pessimism              0.000    30.300    
                         clock uncertainty           -0.145    30.155    
    SLICE_X43Y71         FDCE (Recov_fdce_C_CLR)     -0.405    29.750    u_top_core/u_riscv_datapath/u_riscv_estage/u_icu/u_mul/count_reg[5]
  -------------------------------------------------------------------
                         required time                         29.750    
                         arrival time                         -19.646    
  -------------------------------------------------------------------
                         slack                                 10.104    

Slack (MET) :             10.148ns  (required time - arrival time)
  Source:                 riscv_rst_sync_inst/sync_dff_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_top_core/u_riscv_datapath/u_riscv_estage/u_icu/u_mul/count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (clk_out1_clk_wiz_0 rise@30.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.346ns  (logic 0.456ns (2.357%)  route 18.890ns (97.643%))
  Logic Levels:           0  
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.000     0.300 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5841, routed)        0.000     0.300    riscv_rst_sync_inst/CLK
    SLICE_X4Y45          FDCE                                         r  riscv_rst_sync_inst/sync_dff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y45          FDCE (Prop_fdce_C_Q)         0.456     0.756 f  riscv_rst_sync_inst/sync_dff_reg[1]/Q
                         net (fo=4739, routed)       18.890    19.646    u_top_core/u_riscv_datapath/u_riscv_estage/u_icu/u_mul/i_riscv_mul_rst
    SLICE_X42Y71         FDCE                                         f  u_top_core/u_riscv_datapath/u_riscv_estage/u_icu/u_mul/count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000    30.000 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         ideal clock network latency
                                                      0.300    30.300    
                         net (fo=1, routed)           0.000    30.300    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.000    30.300 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5841, routed)        0.000    30.300    u_top_core/u_riscv_datapath/u_riscv_estage/u_icu/u_mul/i_riscv_mul_clk
    SLICE_X42Y71         FDCE                                         r  u_top_core/u_riscv_datapath/u_riscv_estage/u_icu/u_mul/count_reg[3]/C
                         clock pessimism              0.000    30.300    
                         clock uncertainty           -0.145    30.155    
    SLICE_X42Y71         FDCE (Recov_fdce_C_CLR)     -0.361    29.794    u_top_core/u_riscv_datapath/u_riscv_estage/u_icu/u_mul/count_reg[3]
  -------------------------------------------------------------------
                         required time                         29.794    
                         arrival time                         -19.646    
  -------------------------------------------------------------------
                         slack                                 10.148    

Slack (MET) :             10.148ns  (required time - arrival time)
  Source:                 riscv_rst_sync_inst/sync_dff_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_top_core/u_riscv_datapath/u_riscv_estage/u_icu/u_mul/pres_state_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (clk_out1_clk_wiz_0 rise@30.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.346ns  (logic 0.456ns (2.357%)  route 18.890ns (97.643%))
  Logic Levels:           0  
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.000     0.300 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5841, routed)        0.000     0.300    riscv_rst_sync_inst/CLK
    SLICE_X4Y45          FDCE                                         r  riscv_rst_sync_inst/sync_dff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y45          FDCE (Prop_fdce_C_Q)         0.456     0.756 f  riscv_rst_sync_inst/sync_dff_reg[1]/Q
                         net (fo=4739, routed)       18.890    19.646    u_top_core/u_riscv_datapath/u_riscv_estage/u_icu/u_mul/i_riscv_mul_rst
    SLICE_X42Y71         FDCE                                         f  u_top_core/u_riscv_datapath/u_riscv_estage/u_icu/u_mul/pres_state_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000    30.000 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         ideal clock network latency
                                                      0.300    30.300    
                         net (fo=1, routed)           0.000    30.300    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.000    30.300 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5841, routed)        0.000    30.300    u_top_core/u_riscv_datapath/u_riscv_estage/u_icu/u_mul/i_riscv_mul_clk
    SLICE_X42Y71         FDCE                                         r  u_top_core/u_riscv_datapath/u_riscv_estage/u_icu/u_mul/pres_state_reg/C
                         clock pessimism              0.000    30.300    
                         clock uncertainty           -0.145    30.155    
    SLICE_X42Y71         FDCE (Recov_fdce_C_CLR)     -0.361    29.794    u_top_core/u_riscv_datapath/u_riscv_estage/u_icu/u_mul/pres_state_reg
  -------------------------------------------------------------------
                         required time                         29.794    
                         arrival time                         -19.646    
  -------------------------------------------------------------------
                         slack                                 10.148    

Slack (MET) :             10.190ns  (required time - arrival time)
  Source:                 riscv_rst_sync_inst/sync_dff_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_top_core/u_riscv_datapath/u_riscv_estage/u_icu/u_mul/count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (clk_out1_clk_wiz_0 rise@30.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.346ns  (logic 0.456ns (2.357%)  route 18.890ns (97.643%))
  Logic Levels:           0  
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.000     0.300 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5841, routed)        0.000     0.300    riscv_rst_sync_inst/CLK
    SLICE_X4Y45          FDCE                                         r  riscv_rst_sync_inst/sync_dff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y45          FDCE (Prop_fdce_C_Q)         0.456     0.756 f  riscv_rst_sync_inst/sync_dff_reg[1]/Q
                         net (fo=4739, routed)       18.890    19.646    u_top_core/u_riscv_datapath/u_riscv_estage/u_icu/u_mul/i_riscv_mul_rst
    SLICE_X42Y71         FDCE                                         f  u_top_core/u_riscv_datapath/u_riscv_estage/u_icu/u_mul/count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000    30.000 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         ideal clock network latency
                                                      0.300    30.300    
                         net (fo=1, routed)           0.000    30.300    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.000    30.300 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5841, routed)        0.000    30.300    u_top_core/u_riscv_datapath/u_riscv_estage/u_icu/u_mul/i_riscv_mul_clk
    SLICE_X42Y71         FDCE                                         r  u_top_core/u_riscv_datapath/u_riscv_estage/u_icu/u_mul/count_reg[2]/C
                         clock pessimism              0.000    30.300    
                         clock uncertainty           -0.145    30.155    
    SLICE_X42Y71         FDCE (Recov_fdce_C_CLR)     -0.319    29.836    u_top_core/u_riscv_datapath/u_riscv_estage/u_icu/u_mul/count_reg[2]
  -------------------------------------------------------------------
                         required time                         29.836    
                         arrival time                         -19.646    
  -------------------------------------------------------------------
                         slack                                 10.190    

Slack (MET) :             10.190ns  (required time - arrival time)
  Source:                 riscv_rst_sync_inst/sync_dff_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_top_core/u_riscv_datapath/u_riscv_estage/u_icu/u_mul/count_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (clk_out1_clk_wiz_0 rise@30.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.346ns  (logic 0.456ns (2.357%)  route 18.890ns (97.643%))
  Logic Levels:           0  
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.000     0.300 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5841, routed)        0.000     0.300    riscv_rst_sync_inst/CLK
    SLICE_X4Y45          FDCE                                         r  riscv_rst_sync_inst/sync_dff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y45          FDCE (Prop_fdce_C_Q)         0.456     0.756 f  riscv_rst_sync_inst/sync_dff_reg[1]/Q
                         net (fo=4739, routed)       18.890    19.646    u_top_core/u_riscv_datapath/u_riscv_estage/u_icu/u_mul/i_riscv_mul_rst
    SLICE_X42Y71         FDCE                                         f  u_top_core/u_riscv_datapath/u_riscv_estage/u_icu/u_mul/count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000    30.000 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         ideal clock network latency
                                                      0.300    30.300    
                         net (fo=1, routed)           0.000    30.300    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.000    30.300 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5841, routed)        0.000    30.300    u_top_core/u_riscv_datapath/u_riscv_estage/u_icu/u_mul/i_riscv_mul_clk
    SLICE_X42Y71         FDCE                                         r  u_top_core/u_riscv_datapath/u_riscv_estage/u_icu/u_mul/count_reg[4]/C
                         clock pessimism              0.000    30.300    
                         clock uncertainty           -0.145    30.155    
    SLICE_X42Y71         FDCE (Recov_fdce_C_CLR)     -0.319    29.836    u_top_core/u_riscv_datapath/u_riscv_estage/u_icu/u_mul/count_reg[4]
  -------------------------------------------------------------------
                         required time                         29.836    
                         arrival time                         -19.646    
  -------------------------------------------------------------------
                         slack                                 10.190    

Slack (MET) :             10.247ns  (required time - arrival time)
  Source:                 riscv_rst_sync_inst/sync_dff_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_top_core/u_riscv_datapath/u_riscv_estage/u_icu/u_mul/z_reg[54]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (clk_out1_clk_wiz_0 rise@30.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.203ns  (logic 0.456ns (2.375%)  route 18.747ns (97.625%))
  Logic Levels:           0  
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.000     0.300 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5841, routed)        0.000     0.300    riscv_rst_sync_inst/CLK
    SLICE_X4Y45          FDCE                                         r  riscv_rst_sync_inst/sync_dff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y45          FDCE (Prop_fdce_C_Q)         0.456     0.756 f  riscv_rst_sync_inst/sync_dff_reg[1]/Q
                         net (fo=4739, routed)       18.747    19.503    u_top_core/u_riscv_datapath/u_riscv_estage/u_icu/u_mul/i_riscv_mul_rst
    SLICE_X44Y70         FDCE                                         f  u_top_core/u_riscv_datapath/u_riscv_estage/u_icu/u_mul/z_reg[54]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000    30.000 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         ideal clock network latency
                                                      0.300    30.300    
                         net (fo=1, routed)           0.000    30.300    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.000    30.300 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5841, routed)        0.000    30.300    u_top_core/u_riscv_datapath/u_riscv_estage/u_icu/u_mul/i_riscv_mul_clk
    SLICE_X44Y70         FDCE                                         r  u_top_core/u_riscv_datapath/u_riscv_estage/u_icu/u_mul/z_reg[54]/C
                         clock pessimism              0.000    30.300    
                         clock uncertainty           -0.145    30.155    
    SLICE_X44Y70         FDCE (Recov_fdce_C_CLR)     -0.405    29.750    u_top_core/u_riscv_datapath/u_riscv_estage/u_icu/u_mul/z_reg[54]
  -------------------------------------------------------------------
                         required time                         29.750    
                         arrival time                         -19.503    
  -------------------------------------------------------------------
                         slack                                 10.247    

Slack (MET) :             10.247ns  (required time - arrival time)
  Source:                 riscv_rst_sync_inst/sync_dff_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_top_core/u_riscv_datapath/u_riscv_estage/u_icu/u_mul/z_reg[55]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (clk_out1_clk_wiz_0 rise@30.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.203ns  (logic 0.456ns (2.375%)  route 18.747ns (97.625%))
  Logic Levels:           0  
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.000     0.300 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5841, routed)        0.000     0.300    riscv_rst_sync_inst/CLK
    SLICE_X4Y45          FDCE                                         r  riscv_rst_sync_inst/sync_dff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y45          FDCE (Prop_fdce_C_Q)         0.456     0.756 f  riscv_rst_sync_inst/sync_dff_reg[1]/Q
                         net (fo=4739, routed)       18.747    19.503    u_top_core/u_riscv_datapath/u_riscv_estage/u_icu/u_mul/i_riscv_mul_rst
    SLICE_X44Y70         FDCE                                         f  u_top_core/u_riscv_datapath/u_riscv_estage/u_icu/u_mul/z_reg[55]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000    30.000 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         ideal clock network latency
                                                      0.300    30.300    
                         net (fo=1, routed)           0.000    30.300    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.000    30.300 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5841, routed)        0.000    30.300    u_top_core/u_riscv_datapath/u_riscv_estage/u_icu/u_mul/i_riscv_mul_clk
    SLICE_X44Y70         FDCE                                         r  u_top_core/u_riscv_datapath/u_riscv_estage/u_icu/u_mul/z_reg[55]/C
                         clock pessimism              0.000    30.300    
                         clock uncertainty           -0.145    30.155    
    SLICE_X44Y70         FDCE (Recov_fdce_C_CLR)     -0.405    29.750    u_top_core/u_riscv_datapath/u_riscv_estage/u_icu/u_mul/z_reg[55]
  -------------------------------------------------------------------
                         required time                         29.750    
                         arrival time                         -19.503    
  -------------------------------------------------------------------
                         slack                                 10.247    

Slack (MET) :             10.247ns  (required time - arrival time)
  Source:                 riscv_rst_sync_inst/sync_dff_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_top_core/u_riscv_datapath/u_riscv_estage/u_icu/u_mul/z_reg[56]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (clk_out1_clk_wiz_0 rise@30.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.203ns  (logic 0.456ns (2.375%)  route 18.747ns (97.625%))
  Logic Levels:           0  
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.000     0.300 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5841, routed)        0.000     0.300    riscv_rst_sync_inst/CLK
    SLICE_X4Y45          FDCE                                         r  riscv_rst_sync_inst/sync_dff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y45          FDCE (Prop_fdce_C_Q)         0.456     0.756 f  riscv_rst_sync_inst/sync_dff_reg[1]/Q
                         net (fo=4739, routed)       18.747    19.503    u_top_core/u_riscv_datapath/u_riscv_estage/u_icu/u_mul/i_riscv_mul_rst
    SLICE_X44Y70         FDCE                                         f  u_top_core/u_riscv_datapath/u_riscv_estage/u_icu/u_mul/z_reg[56]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000    30.000 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         ideal clock network latency
                                                      0.300    30.300    
                         net (fo=1, routed)           0.000    30.300    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.000    30.300 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5841, routed)        0.000    30.300    u_top_core/u_riscv_datapath/u_riscv_estage/u_icu/u_mul/i_riscv_mul_clk
    SLICE_X44Y70         FDCE                                         r  u_top_core/u_riscv_datapath/u_riscv_estage/u_icu/u_mul/z_reg[56]/C
                         clock pessimism              0.000    30.300    
                         clock uncertainty           -0.145    30.155    
    SLICE_X44Y70         FDCE (Recov_fdce_C_CLR)     -0.405    29.750    u_top_core/u_riscv_datapath/u_riscv_estage/u_icu/u_mul/z_reg[56]
  -------------------------------------------------------------------
                         required time                         29.750    
                         arrival time                         -19.503    
  -------------------------------------------------------------------
                         slack                                 10.247    

Slack (MET) :             10.247ns  (required time - arrival time)
  Source:                 riscv_rst_sync_inst/sync_dff_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_top_core/u_riscv_datapath/u_riscv_estage/u_icu/u_mul/z_reg[57]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (clk_out1_clk_wiz_0 rise@30.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.203ns  (logic 0.456ns (2.375%)  route 18.747ns (97.625%))
  Logic Levels:           0  
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.000     0.300 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5841, routed)        0.000     0.300    riscv_rst_sync_inst/CLK
    SLICE_X4Y45          FDCE                                         r  riscv_rst_sync_inst/sync_dff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y45          FDCE (Prop_fdce_C_Q)         0.456     0.756 f  riscv_rst_sync_inst/sync_dff_reg[1]/Q
                         net (fo=4739, routed)       18.747    19.503    u_top_core/u_riscv_datapath/u_riscv_estage/u_icu/u_mul/i_riscv_mul_rst
    SLICE_X44Y70         FDCE                                         f  u_top_core/u_riscv_datapath/u_riscv_estage/u_icu/u_mul/z_reg[57]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000    30.000 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         ideal clock network latency
                                                      0.300    30.300    
                         net (fo=1, routed)           0.000    30.300    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.000    30.300 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5841, routed)        0.000    30.300    u_top_core/u_riscv_datapath/u_riscv_estage/u_icu/u_mul/i_riscv_mul_clk
    SLICE_X44Y70         FDCE                                         r  u_top_core/u_riscv_datapath/u_riscv_estage/u_icu/u_mul/z_reg[57]/C
                         clock pessimism              0.000    30.300    
                         clock uncertainty           -0.145    30.155    
    SLICE_X44Y70         FDCE (Recov_fdce_C_CLR)     -0.405    29.750    u_top_core/u_riscv_datapath/u_riscv_estage/u_icu/u_mul/z_reg[57]
  -------------------------------------------------------------------
                         required time                         29.750    
                         arrival time                         -19.503    
  -------------------------------------------------------------------
                         slack                                 10.247    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.369ns  (arrival time - required time)
  Source:                 riscv_rst_sync_inst/sync_dff_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_top_core/u_riscv_timer_irq/mtime_reg[36]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.669%)  route 0.161ns (53.331%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.000     0.300 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5841, routed)        0.000     0.300    riscv_rst_sync_inst/CLK
    SLICE_X4Y45          FDCE                                         r  riscv_rst_sync_inst/sync_dff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y45          FDCE (Prop_fdce_C_Q)         0.141     0.441 f  riscv_rst_sync_inst/sync_dff_reg[1]/Q
                         net (fo=4739, routed)        0.161     0.602    u_top_core/u_riscv_timer_irq/i_riscv_timer_rst
    SLICE_X6Y45          FDCE                                         f  u_top_core/u_riscv_timer_irq/mtime_reg[36]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.000     0.300 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5841, routed)        0.000     0.300    u_top_core/u_riscv_timer_irq/i_riscv_timer_clk
    SLICE_X6Y45          FDCE                                         r  u_top_core/u_riscv_timer_irq/mtime_reg[36]/C
                         clock pessimism              0.000     0.300    
    SLICE_X6Y45          FDCE (Remov_fdce_C_CLR)     -0.067     0.233    u_top_core/u_riscv_timer_irq/mtime_reg[36]
  -------------------------------------------------------------------
                         required time                         -0.233    
                         arrival time                           0.602    
  -------------------------------------------------------------------
                         slack                                  0.369    

Slack (MET) :             0.369ns  (arrival time - required time)
  Source:                 riscv_rst_sync_inst/sync_dff_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_top_core/u_riscv_timer_irq/mtime_reg[37]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.669%)  route 0.161ns (53.331%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.000     0.300 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5841, routed)        0.000     0.300    riscv_rst_sync_inst/CLK
    SLICE_X4Y45          FDCE                                         r  riscv_rst_sync_inst/sync_dff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y45          FDCE (Prop_fdce_C_Q)         0.141     0.441 f  riscv_rst_sync_inst/sync_dff_reg[1]/Q
                         net (fo=4739, routed)        0.161     0.602    u_top_core/u_riscv_timer_irq/i_riscv_timer_rst
    SLICE_X6Y45          FDCE                                         f  u_top_core/u_riscv_timer_irq/mtime_reg[37]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.000     0.300 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5841, routed)        0.000     0.300    u_top_core/u_riscv_timer_irq/i_riscv_timer_clk
    SLICE_X6Y45          FDCE                                         r  u_top_core/u_riscv_timer_irq/mtime_reg[37]/C
                         clock pessimism              0.000     0.300    
    SLICE_X6Y45          FDCE (Remov_fdce_C_CLR)     -0.067     0.233    u_top_core/u_riscv_timer_irq/mtime_reg[37]
  -------------------------------------------------------------------
                         required time                         -0.233    
                         arrival time                           0.602    
  -------------------------------------------------------------------
                         slack                                  0.369    

Slack (MET) :             0.369ns  (arrival time - required time)
  Source:                 riscv_rst_sync_inst/sync_dff_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_top_core/u_riscv_timer_irq/mtime_reg[38]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.669%)  route 0.161ns (53.331%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.000     0.300 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5841, routed)        0.000     0.300    riscv_rst_sync_inst/CLK
    SLICE_X4Y45          FDCE                                         r  riscv_rst_sync_inst/sync_dff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y45          FDCE (Prop_fdce_C_Q)         0.141     0.441 f  riscv_rst_sync_inst/sync_dff_reg[1]/Q
                         net (fo=4739, routed)        0.161     0.602    u_top_core/u_riscv_timer_irq/i_riscv_timer_rst
    SLICE_X6Y45          FDCE                                         f  u_top_core/u_riscv_timer_irq/mtime_reg[38]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.000     0.300 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5841, routed)        0.000     0.300    u_top_core/u_riscv_timer_irq/i_riscv_timer_clk
    SLICE_X6Y45          FDCE                                         r  u_top_core/u_riscv_timer_irq/mtime_reg[38]/C
                         clock pessimism              0.000     0.300    
    SLICE_X6Y45          FDCE (Remov_fdce_C_CLR)     -0.067     0.233    u_top_core/u_riscv_timer_irq/mtime_reg[38]
  -------------------------------------------------------------------
                         required time                         -0.233    
                         arrival time                           0.602    
  -------------------------------------------------------------------
                         slack                                  0.369    

Slack (MET) :             0.369ns  (arrival time - required time)
  Source:                 riscv_rst_sync_inst/sync_dff_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_top_core/u_riscv_timer_irq/mtime_reg[39]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.669%)  route 0.161ns (53.331%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.000     0.300 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5841, routed)        0.000     0.300    riscv_rst_sync_inst/CLK
    SLICE_X4Y45          FDCE                                         r  riscv_rst_sync_inst/sync_dff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y45          FDCE (Prop_fdce_C_Q)         0.141     0.441 f  riscv_rst_sync_inst/sync_dff_reg[1]/Q
                         net (fo=4739, routed)        0.161     0.602    u_top_core/u_riscv_timer_irq/i_riscv_timer_rst
    SLICE_X6Y45          FDCE                                         f  u_top_core/u_riscv_timer_irq/mtime_reg[39]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.000     0.300 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5841, routed)        0.000     0.300    u_top_core/u_riscv_timer_irq/i_riscv_timer_clk
    SLICE_X6Y45          FDCE                                         r  u_top_core/u_riscv_timer_irq/mtime_reg[39]/C
                         clock pessimism              0.000     0.300    
    SLICE_X6Y45          FDCE (Remov_fdce_C_CLR)     -0.067     0.233    u_top_core/u_riscv_timer_irq/mtime_reg[39]
  -------------------------------------------------------------------
                         required time                         -0.233    
                         arrival time                           0.602    
  -------------------------------------------------------------------
                         slack                                  0.369    

Slack (MET) :             0.394ns  (arrival time - required time)
  Source:                 riscv_rst_sync_inst/sync_dff_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_top_core/u_riscv_timer_irq/mtimecmp_reg[36]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.669%)  route 0.161ns (53.331%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.000     0.300 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5841, routed)        0.000     0.300    riscv_rst_sync_inst/CLK
    SLICE_X4Y45          FDCE                                         r  riscv_rst_sync_inst/sync_dff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y45          FDCE (Prop_fdce_C_Q)         0.141     0.441 f  riscv_rst_sync_inst/sync_dff_reg[1]/Q
                         net (fo=4739, routed)        0.161     0.602    u_top_core/u_riscv_timer_irq/i_riscv_timer_rst
    SLICE_X7Y45          FDCE                                         f  u_top_core/u_riscv_timer_irq/mtimecmp_reg[36]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.000     0.300 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5841, routed)        0.000     0.300    u_top_core/u_riscv_timer_irq/i_riscv_timer_clk
    SLICE_X7Y45          FDCE                                         r  u_top_core/u_riscv_timer_irq/mtimecmp_reg[36]/C
                         clock pessimism              0.000     0.300    
    SLICE_X7Y45          FDCE (Remov_fdce_C_CLR)     -0.092     0.208    u_top_core/u_riscv_timer_irq/mtimecmp_reg[36]
  -------------------------------------------------------------------
                         required time                         -0.208    
                         arrival time                           0.602    
  -------------------------------------------------------------------
                         slack                                  0.394    

Slack (MET) :             0.395ns  (arrival time - required time)
  Source:                 riscv_rst_sync_inst/sync_dff_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_top_core/u_riscv_timer_irq/mtimecmp_reg[24]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.141ns (46.496%)  route 0.162ns (53.504%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.000     0.300 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5841, routed)        0.000     0.300    riscv_rst_sync_inst/CLK
    SLICE_X4Y45          FDCE                                         r  riscv_rst_sync_inst/sync_dff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y45          FDCE (Prop_fdce_C_Q)         0.141     0.441 f  riscv_rst_sync_inst/sync_dff_reg[1]/Q
                         net (fo=4739, routed)        0.162     0.603    u_top_core/u_riscv_timer_irq/i_riscv_timer_rst
    SLICE_X5Y44          FDCE                                         f  u_top_core/u_riscv_timer_irq/mtimecmp_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.000     0.300 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5841, routed)        0.000     0.300    u_top_core/u_riscv_timer_irq/i_riscv_timer_clk
    SLICE_X5Y44          FDCE                                         r  u_top_core/u_riscv_timer_irq/mtimecmp_reg[24]/C
                         clock pessimism              0.000     0.300    
    SLICE_X5Y44          FDCE (Remov_fdce_C_CLR)     -0.092     0.208    u_top_core/u_riscv_timer_irq/mtimecmp_reg[24]
  -------------------------------------------------------------------
                         required time                         -0.208    
                         arrival time                           0.603    
  -------------------------------------------------------------------
                         slack                                  0.395    

Slack (MET) :             0.395ns  (arrival time - required time)
  Source:                 riscv_rst_sync_inst/sync_dff_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_top_core/u_riscv_timer_irq/mtimecmp_reg[26]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.141ns (46.496%)  route 0.162ns (53.504%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.000     0.300 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5841, routed)        0.000     0.300    riscv_rst_sync_inst/CLK
    SLICE_X4Y45          FDCE                                         r  riscv_rst_sync_inst/sync_dff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y45          FDCE (Prop_fdce_C_Q)         0.141     0.441 f  riscv_rst_sync_inst/sync_dff_reg[1]/Q
                         net (fo=4739, routed)        0.162     0.603    u_top_core/u_riscv_timer_irq/i_riscv_timer_rst
    SLICE_X5Y44          FDCE                                         f  u_top_core/u_riscv_timer_irq/mtimecmp_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.000     0.300 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5841, routed)        0.000     0.300    u_top_core/u_riscv_timer_irq/i_riscv_timer_clk
    SLICE_X5Y44          FDCE                                         r  u_top_core/u_riscv_timer_irq/mtimecmp_reg[26]/C
                         clock pessimism              0.000     0.300    
    SLICE_X5Y44          FDCE (Remov_fdce_C_CLR)     -0.092     0.208    u_top_core/u_riscv_timer_irq/mtimecmp_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.208    
                         arrival time                           0.603    
  -------------------------------------------------------------------
                         slack                                  0.395    

Slack (MET) :             0.395ns  (arrival time - required time)
  Source:                 riscv_rst_sync_inst/sync_dff_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_top_core/u_riscv_timer_irq/mtimecmp_reg[29]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.141ns (46.496%)  route 0.162ns (53.504%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.000     0.300 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5841, routed)        0.000     0.300    riscv_rst_sync_inst/CLK
    SLICE_X4Y45          FDCE                                         r  riscv_rst_sync_inst/sync_dff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y45          FDCE (Prop_fdce_C_Q)         0.141     0.441 f  riscv_rst_sync_inst/sync_dff_reg[1]/Q
                         net (fo=4739, routed)        0.162     0.603    u_top_core/u_riscv_timer_irq/i_riscv_timer_rst
    SLICE_X5Y44          FDCE                                         f  u_top_core/u_riscv_timer_irq/mtimecmp_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.000     0.300 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5841, routed)        0.000     0.300    u_top_core/u_riscv_timer_irq/i_riscv_timer_clk
    SLICE_X5Y44          FDCE                                         r  u_top_core/u_riscv_timer_irq/mtimecmp_reg[29]/C
                         clock pessimism              0.000     0.300    
    SLICE_X5Y44          FDCE (Remov_fdce_C_CLR)     -0.092     0.208    u_top_core/u_riscv_timer_irq/mtimecmp_reg[29]
  -------------------------------------------------------------------
                         required time                         -0.208    
                         arrival time                           0.603    
  -------------------------------------------------------------------
                         slack                                  0.395    

Slack (MET) :             0.395ns  (arrival time - required time)
  Source:                 riscv_rst_sync_inst/sync_dff_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_top_core/u_riscv_timer_irq/mtimecmp_reg[31]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.141ns (46.496%)  route 0.162ns (53.504%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.000     0.300 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5841, routed)        0.000     0.300    riscv_rst_sync_inst/CLK
    SLICE_X4Y45          FDCE                                         r  riscv_rst_sync_inst/sync_dff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y45          FDCE (Prop_fdce_C_Q)         0.141     0.441 f  riscv_rst_sync_inst/sync_dff_reg[1]/Q
                         net (fo=4739, routed)        0.162     0.603    u_top_core/u_riscv_timer_irq/i_riscv_timer_rst
    SLICE_X5Y44          FDCE                                         f  u_top_core/u_riscv_timer_irq/mtimecmp_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.000     0.300 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5841, routed)        0.000     0.300    u_top_core/u_riscv_timer_irq/i_riscv_timer_clk
    SLICE_X5Y44          FDCE                                         r  u_top_core/u_riscv_timer_irq/mtimecmp_reg[31]/C
                         clock pessimism              0.000     0.300    
    SLICE_X5Y44          FDCE (Remov_fdce_C_CLR)     -0.092     0.208    u_top_core/u_riscv_timer_irq/mtimecmp_reg[31]
  -------------------------------------------------------------------
                         required time                         -0.208    
                         arrival time                           0.603    
  -------------------------------------------------------------------
                         slack                                  0.395    

Slack (MET) :             0.400ns  (arrival time - required time)
  Source:                 riscv_rst_sync_inst/sync_dff_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_top_core/u_riscv_timer_irq/mtimecmp_reg[25]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.141ns (45.838%)  route 0.167ns (54.162%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.000     0.300 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5841, routed)        0.000     0.300    riscv_rst_sync_inst/CLK
    SLICE_X4Y45          FDCE                                         r  riscv_rst_sync_inst/sync_dff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y45          FDCE (Prop_fdce_C_Q)         0.141     0.441 f  riscv_rst_sync_inst/sync_dff_reg[1]/Q
                         net (fo=4739, routed)        0.167     0.608    u_top_core/u_riscv_timer_irq/i_riscv_timer_rst
    SLICE_X4Y44          FDCE                                         f  u_top_core/u_riscv_timer_irq/mtimecmp_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.000     0.300 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5841, routed)        0.000     0.300    u_top_core/u_riscv_timer_irq/i_riscv_timer_clk
    SLICE_X4Y44          FDCE                                         r  u_top_core/u_riscv_timer_irq/mtimecmp_reg[25]/C
                         clock pessimism              0.000     0.300    
    SLICE_X4Y44          FDCE (Remov_fdce_C_CLR)     -0.092     0.208    u_top_core/u_riscv_timer_irq/mtimecmp_reg[25]
  -------------------------------------------------------------------
                         required time                         -0.208    
                         arrival time                           0.608    
  -------------------------------------------------------------------
                         slack                                  0.400    





