"use strict";(self.webpackChunkmy_docs=self.webpackChunkmy_docs||[]).push([[4475],{3905:(e,t,r)=>{r.d(t,{Zo:()=>c,kt:()=>g});var a=r(7294);function i(e,t,r){return t in e?Object.defineProperty(e,t,{value:r,enumerable:!0,configurable:!0,writable:!0}):e[t]=r,e}function n(e,t){var r=Object.keys(e);if(Object.getOwnPropertySymbols){var a=Object.getOwnPropertySymbols(e);t&&(a=a.filter((function(t){return Object.getOwnPropertyDescriptor(e,t).enumerable}))),r.push.apply(r,a)}return r}function o(e){for(var t=1;t<arguments.length;t++){var r=null!=arguments[t]?arguments[t]:{};t%2?n(Object(r),!0).forEach((function(t){i(e,t,r[t])})):Object.getOwnPropertyDescriptors?Object.defineProperties(e,Object.getOwnPropertyDescriptors(r)):n(Object(r)).forEach((function(t){Object.defineProperty(e,t,Object.getOwnPropertyDescriptor(r,t))}))}return e}function l(e,t){if(null==e)return{};var r,a,i=function(e,t){if(null==e)return{};var r,a,i={},n=Object.keys(e);for(a=0;a<n.length;a++)r=n[a],t.indexOf(r)>=0||(i[r]=e[r]);return i}(e,t);if(Object.getOwnPropertySymbols){var n=Object.getOwnPropertySymbols(e);for(a=0;a<n.length;a++)r=n[a],t.indexOf(r)>=0||Object.prototype.propertyIsEnumerable.call(e,r)&&(i[r]=e[r])}return i}var s=a.createContext({}),p=function(e){var t=a.useContext(s),r=t;return e&&(r="function"==typeof e?e(t):o(o({},t),e)),r},c=function(e){var t=p(e.components);return a.createElement(s.Provider,{value:t},e.children)},u="mdxType",d={inlineCode:"code",wrapper:function(e){var t=e.children;return a.createElement(a.Fragment,{},t)}},m=a.forwardRef((function(e,t){var r=e.components,i=e.mdxType,n=e.originalType,s=e.parentName,c=l(e,["components","mdxType","originalType","parentName"]),u=p(r),m=i,g=u["".concat(s,".").concat(m)]||u[m]||d[m]||n;return r?a.createElement(g,o(o({ref:t},c),{},{components:r})):a.createElement(g,o({ref:t},c))}));function g(e,t){var r=arguments,i=t&&t.mdxType;if("string"==typeof e||i){var n=r.length,o=new Array(n);o[0]=m;var l={};for(var s in t)hasOwnProperty.call(t,s)&&(l[s]=t[s]);l.originalType=e,l[u]="string"==typeof e?e:i,o[1]=l;for(var p=2;p<n;p++)o[p]=r[p];return a.createElement.apply(null,o)}return a.createElement.apply(null,r)}m.displayName="MDXCreateElement"},7506:(e,t,r)=>{r.r(t),r.d(t,{assets:()=>s,contentTitle:()=>o,default:()=>d,frontMatter:()=>n,metadata:()=>l,toc:()=>p});var a=r(7462),i=(r(7294),r(3905));const n={},o="General Introduction",l={unversionedId:"TFM/projectTool/quartus_intro",id:"TFM/projectTool/quartus_intro",title:"General Introduction",description:"Quartus Prime",source:"@site/docs/TFM/projectTool/quartus_intro.md",sourceDirName:"TFM/projectTool",slug:"/TFM/projectTool/quartus_intro",permalink:"/fpga_mafia_wiki/docs/TFM/projectTool/quartus_intro",draft:!1,editUrl:"https://github.com/FPGA-MAFIA/fpga_mafia_wiki/tree/main/docs/TFM/projectTool/quartus_intro.md",tags:[],version:"current",frontMatter:{},sidebar:"TFM",previous:{title:"modelsim_examples",permalink:"/fpga_mafia_wiki/docs/TFM/projectTool/modelsim_examples"},next:{title:"basic_example",permalink:"/fpga_mafia_wiki/docs/TFM/projectTool/basic_example"}},s={},p=[{value:"Quartus Prime",id:"quartus-prime",level:2},{value:"FPGA",id:"fpga",level:2},{value:"DE10_lite FPGA board",id:"de10_lite-fpga-board",level:2}],c={toc:p},u="wrapper";function d(e){let{components:t,...n}=e;return(0,i.kt)(u,(0,a.Z)({},c,n,{components:t,mdxType:"MDXLayout"}),(0,i.kt)("h1",{id:"general-introduction"},"General Introduction"),(0,i.kt)("h2",{id:"quartus-prime"},"Quartus Prime"),(0,i.kt)("p",null,"Quartus is a software suite developed by Intel (formerly Altera) that is used for designing, programming, and configuring Field-Programmable Gate Arrays (FPGAs)   "),(0,i.kt)("ul",null,(0,i.kt)("li",{parentName:"ul"},(0,i.kt)("p",{parentName:"li"},"Design Environment: Quartus provides a comprehensive environment for designing these custom logic circuits. It includes tools for creating and simulating your digital designs, as well as tools for synthesizing and compiling your designs into a format that can be loaded onto the FPGA.")),(0,i.kt)("li",{parentName:"ul"},(0,i.kt)("p",{parentName:"li"},"Hardware Description Language (HDL): Quartus works with hardware description languages like VHDL and Verilog, which allow engineers to describe the behavior of their digital circuits. These descriptions are then used to generate the configuration files needed to program the FPGA.")),(0,i.kt)("li",{parentName:"ul"},(0,i.kt)("p",{parentName:"li"},"Programming and Configuration: Once your design is complete, Quartus helps you generate the bitstream or configuration file that can be loaded onto the target FPGA. This file tells the hardware how to configure itself to implement your custom logic.")),(0,i.kt)("li",{parentName:"ul"},(0,i.kt)("p",{parentName:"li"},"Integration with FPGA Boards: Quartus is often used in conjunction with specific FPGA development boards, which provide the physical hardware for testing and running your custom designs."))),(0,i.kt)("p",null,(0,i.kt)("strong",{parentName:"p"},(0,i.kt)("em",{parentName:"strong"},"The best way to learn Quartus is by practicing, so don't worry, we'll come back to it later."))),(0,i.kt)("h2",{id:"fpga"},"FPGA"),(0,i.kt)("p",null,"An FPGA, or Field-Programmable Gate Array, is a type of electronic device that can be programmed to perform custom digital logic functions. Unlike traditional microprocessors, which have fixed functionality, FPGAs are highly flexible and can be configured to implement a wide range of digital circuits and functions."),(0,i.kt)("p",null,"Here are some key points about FPGAs:"),(0,i.kt)("ul",null,(0,i.kt)("li",{parentName:"ul"},(0,i.kt)("p",{parentName:"li"},"Custom Logic: FPGAs can be used to create custom digital logic circuits tailored to specific tasks. This makes them highly versatile for applications that require specialized hardware acceleration or signal processing.")),(0,i.kt)("li",{parentName:"ul"},(0,i.kt)("p",{parentName:"li"},"Reprogrammable: FPGAs can be reconfigured and reprogrammed as needed, allowing for iterative development and updates to the hardware design without changing the physical chip.")),(0,i.kt)("li",{parentName:"ul"},(0,i.kt)("p",{parentName:"li"},"Hardware Description Languages (HDLs): FPGAs are typically programmed using hardware description languages like VHDL or Verilog. These languages allow engineers to describe the behavior of digital circuits at a low level.")),(0,i.kt)("li",{parentName:"ul"},(0,i.kt)("p",{parentName:"li"},"Parallel Processing: FPGAs excel at parallel processing tasks, where multiple operations can be executed simultaneously. This makes them suitable for applications like real-time signal processing and cryptography.")),(0,i.kt)("li",{parentName:"ul"},(0,i.kt)("p",{parentName:"li"},"Low-Level Control: FPGAs provide fine-grained control over hardware, making them useful in applications where precise timing and control are required.")),(0,i.kt)("li",{parentName:"ul"},(0,i.kt)("p",{parentName:"li"},"Applications: FPGAs find applications in various fields, including telecommunications, aerospace, automotive, robotics, and high-performance computing.")),(0,i.kt)("li",{parentName:"ul"},(0,i.kt)("p",{parentName:"li"},"In summary, an FPGA is a reprogrammable electronic device that allows engineers and developers to create custom digital logic circuits and functions, making it a valuable tool for a wide range of applications that require specialized hardware."))),(0,i.kt)("h2",{id:"de10_lite-fpga-board"},"DE10_lite FPGA board"),(0,i.kt)("p",null,"The DE10-Lite is an FPGA (Field-Programmable Gate Array) development board produced by Terasic, a company that specializes in FPGA development boards and solutions. The DE10-Lite board is designed for educational and hobbyist purposes, offering a cost-effective way to learn and experiment with FPGA technology."),(0,i.kt)("p",null,"Key features of the DE10-Lite board typically include:"),(0,i.kt)("ul",null,(0,i.kt)("li",{parentName:"ul"},(0,i.kt)("p",{parentName:"li"},"FPGA Chip: The board features an Altera (now Intel) MAX 10 FPGA chip. This FPGA can be programmed to implement custom digital logic circuits.")),(0,i.kt)("li",{parentName:"ul"},(0,i.kt)("p",{parentName:"li"},"I/O Interfaces: DE10-Lite typically includes various I/O interfaces such as LEDs, switches, buttons, and GPIO (General Purpose Input/Output) pins, allowing users to interact with and test their FPGA designs.")),(0,i.kt)("li",{parentName:"ul"},(0,i.kt)("p",{parentName:"li"},"Onboard Components: It may have onboard components like oscillators and voltage regulators to simplify FPGA experimentation.")),(0,i.kt)("li",{parentName:"ul"},(0,i.kt)("p",{parentName:"li"},"Connectivity: The board often includes USB ports or other connectors for programming the FPGA and transferring data to/from a computer.")),(0,i.kt)("li",{parentName:"ul"},(0,i.kt)("p",{parentName:"li"},"Power Supply: DE10-Lite boards typically require an external power supply or may be powered through USB, depending on the model.")),(0,i.kt)("li",{parentName:"ul"},(0,i.kt)("p",{parentName:"li"},"Programming Tools: Users can program the FPGA on the DE10-Lite board using FPGA development software like Quartus (developed by Intel) or other FPGA development environments."))),(0,i.kt)("p",null,"Overall, the DE10-Lite is a versatile FPGA development board that provides a platform for learning and prototyping digital logic circuits and FPGA-based projects. It's commonly used in educational settings and by hobbyists for experimenting with FPGA technology and creating custom hardware solutions.\nIn the picture : DE10-LITE FPGA board"),(0,i.kt)("p",null,(0,i.kt)("img",{alt:"de10-lite-image",src:r(3317).Z,width:"600",height:"436"}),"   "),(0,i.kt)("p",null,"For more details please click ",(0,i.kt)("a",{parentName:"p",href:"https://www.terasic.com.tw/cgi-bin/page/archive.pl?Language=English&No=1021"},"here"),"."))}d.isMDXComponent=!0},3317:(e,t,r)=>{r.d(t,{Z:()=>a});const a=r.p+"assets/images/de10_lite-2dfde5578411b8882d38e13c9b3d0ebf.png"}}]);