Info: Starting: Create block symbol file (.bsf)
Info: ip-generate --project-directory=/home/student/Desktop/IL2202_Project/quartus/H4_/ --output-directory=/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/ --report-file=bsf:/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system.bsf --system-info=DEVICE_FAMILY="Cyclone IV E" --system-info=DEVICE=EP4CE115F29C7 --system-info=DEVICE_SPEEDGRADE=7 --component-file=/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system.qsys
Progress: Loading H4_/nios_system.qsys
Progress: Reading input file
Progress: Adding clk [clock_source 13.0]
Progress: Parameterizing module clk
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 13.0.1.99.2]
Progress: Parameterizing module jtag_uart_0
Progress: Adding ht19_Samikwa_Yaacoub [altera_avalon_sysid_qsys 13.0]
Progress: Parameterizing module ht19_Samikwa_Yaacoub
Progress: Adding onchip_0 [altera_avalon_onchip_memory2 13.0.1.99.2]
Progress: Parameterizing module onchip_0
Progress: Adding sram [altera_up_avalon_sram 13.0]
Progress: Parameterizing module sram
Progress: Adding sdram [altera_avalon_new_sdram_controller 13.0.1.99.2]
Progress: Parameterizing module sdram
Progress: Adding timer_0_A [altera_avalon_timer 13.0.1.99.2]
Progress: Parameterizing module timer_0_A
Progress: Adding timer_0_B [altera_avalon_timer 13.0.1.99.2]
Progress: Parameterizing module timer_0_B
Progress: Adding p_counter [altera_avalon_performance_counter 13.0.1.99.2]
Progress: Parameterizing module p_counter
Progress: Adding de2_pio_toggles18 [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module de2_pio_toggles18
Progress: Adding de2_pio_keys4 [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module de2_pio_keys4
Progress: Adding de2_pio_redled18 [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module de2_pio_redled18
Progress: Adding de2_pio_greenled9 [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module de2_pio_greenled9
Progress: Adding de2_pio_hex_high28 [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module de2_pio_hex_high28
Progress: Adding de2_pio_hex_low28 [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module de2_pio_hex_low28
Progress: Adding cpu_1 [altera_nios2_qsys 13.0]
Progress: Parameterizing module cpu_1
Progress: Adding cpu_2 [altera_nios2_qsys 13.0]
Progress: Parameterizing module cpu_2
Progress: Adding cpu_3 [altera_nios2_qsys 13.0]
Progress: Parameterizing module cpu_3
Progress: Adding cpu_0 [altera_nios2_qsys 13.0]
Progress: Parameterizing module cpu_0
Progress: Adding onchip_1 [altera_avalon_onchip_memory2 13.0.1.99.2]
Progress: Parameterizing module onchip_1
Progress: Adding onchip_2 [altera_avalon_onchip_memory2 13.0.1.99.2]
Progress: Parameterizing module onchip_2
Progress: Adding onchip_3 [altera_avalon_onchip_memory2 13.0.1.99.2]
Progress: Parameterizing module onchip_3
Progress: Adding timer_1 [altera_avalon_timer 13.0.1.99.2]
Progress: Parameterizing module timer_1
Progress: Adding timer_3 [altera_avalon_timer 13.0.1.99.2]
Progress: Parameterizing module timer_3
Progress: Adding timer_2 [altera_avalon_timer 13.0.1.99.2]
Progress: Parameterizing module timer_2
Progress: Adding jtag_uart_1 [altera_avalon_jtag_uart 13.0.1.99.2]
Progress: Parameterizing module jtag_uart_1
Progress: Adding jtag_uart_2 [altera_avalon_jtag_uart 13.0.1.99.2]
Progress: Parameterizing module jtag_uart_2
Progress: Adding jtag_uart_3 [altera_avalon_jtag_uart 13.0.1.99.2]
Progress: Parameterizing module jtag_uart_3
Progress: Adding clocks [altera_up_clocks 13.0]
Progress: Parameterizing module clocks
Progress: Adding nios_custom_instr_floating_point_0 [altera_nios_custom_instr_floating_point 13.0]
Progress: Parameterizing module nios_custom_instr_floating_point_0
Progress: Adding nios_custom_instr_floating_point_1 [altera_nios_custom_instr_floating_point 13.0]
Progress: Parameterizing module nios_custom_instr_floating_point_1
Progress: Adding nios_custom_instr_floating_point_2 [altera_nios_custom_instr_floating_point 13.0]
Progress: Parameterizing module nios_custom_instr_floating_point_2
Progress: Adding nios_custom_instr_floating_point_3 [altera_nios_custom_instr_floating_point 13.0]
Progress: Parameterizing module nios_custom_instr_floating_point_3
Progress: Adding up_clocks_0 [altera_up_clocks 13.0]
Progress: Parameterizing module up_clocks_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: nios_system.ht19_Samikwa_Yaacoub: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: nios_system.ht19_Samikwa_Yaacoub: Time stamp will be automatically updated when this component is generated.
Info: nios_system.de2_pio_toggles18: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios_system.de2_pio_keys4: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Warning: nios_system.cpu_1: The address range of the slaves connected to the Nios II instruction masters exceeds 28 bits. Attempts to call functions across 28-bit boundaries is not supported by GCC and will result in linker errors.
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory=/home/student/Desktop/IL2202_Project/quartus/H4_/ --output-directory=/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/ --file-set=QUARTUS_SYNTH --report-file=sopcinfo:/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system.sopcinfo --report-file=html:/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system.html --report-file=qip:/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system.qip --report-file=cmp:/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system.cmp --report-file=svd --system-info=DEVICE_FAMILY="Cyclone IV E" --system-info=DEVICE=EP4CE115F29C7 --system-info=DEVICE_SPEEDGRADE=7 --component-file=/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system.qsys --language=VHDL
Progress: Loading H4_/nios_system.qsys
Progress: Reading input file
Progress: Adding clk [clock_source 13.0]
Progress: Parameterizing module clk
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 13.0.1.99.2]
Progress: Parameterizing module jtag_uart_0
Progress: Adding ht19_Samikwa_Yaacoub [altera_avalon_sysid_qsys 13.0]
Progress: Parameterizing module ht19_Samikwa_Yaacoub
Progress: Adding onchip_0 [altera_avalon_onchip_memory2 13.0.1.99.2]
Progress: Parameterizing module onchip_0
Progress: Adding sram [altera_up_avalon_sram 13.0]
Progress: Parameterizing module sram
Progress: Adding sdram [altera_avalon_new_sdram_controller 13.0.1.99.2]
Progress: Parameterizing module sdram
Progress: Adding timer_0_A [altera_avalon_timer 13.0.1.99.2]
Progress: Parameterizing module timer_0_A
Progress: Adding timer_0_B [altera_avalon_timer 13.0.1.99.2]
Progress: Parameterizing module timer_0_B
Progress: Adding p_counter [altera_avalon_performance_counter 13.0.1.99.2]
Progress: Parameterizing module p_counter
Progress: Adding de2_pio_toggles18 [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module de2_pio_toggles18
Progress: Adding de2_pio_keys4 [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module de2_pio_keys4
Progress: Adding de2_pio_redled18 [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module de2_pio_redled18
Progress: Adding de2_pio_greenled9 [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module de2_pio_greenled9
Progress: Adding de2_pio_hex_high28 [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module de2_pio_hex_high28
Progress: Adding de2_pio_hex_low28 [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module de2_pio_hex_low28
Progress: Adding cpu_1 [altera_nios2_qsys 13.0]
Progress: Parameterizing module cpu_1
Progress: Adding cpu_2 [altera_nios2_qsys 13.0]
Progress: Parameterizing module cpu_2
Progress: Adding cpu_3 [altera_nios2_qsys 13.0]
Progress: Parameterizing module cpu_3
Progress: Adding cpu_0 [altera_nios2_qsys 13.0]
Progress: Parameterizing module cpu_0
Progress: Adding onchip_1 [altera_avalon_onchip_memory2 13.0.1.99.2]
Progress: Parameterizing module onchip_1
Progress: Adding onchip_2 [altera_avalon_onchip_memory2 13.0.1.99.2]
Progress: Parameterizing module onchip_2
Progress: Adding onchip_3 [altera_avalon_onchip_memory2 13.0.1.99.2]
Progress: Parameterizing module onchip_3
Progress: Adding timer_1 [altera_avalon_timer 13.0.1.99.2]
Progress: Parameterizing module timer_1
Progress: Adding timer_3 [altera_avalon_timer 13.0.1.99.2]
Progress: Parameterizing module timer_3
Progress: Adding timer_2 [altera_avalon_timer 13.0.1.99.2]
Progress: Parameterizing module timer_2
Progress: Adding jtag_uart_1 [altera_avalon_jtag_uart 13.0.1.99.2]
Progress: Parameterizing module jtag_uart_1
Progress: Adding jtag_uart_2 [altera_avalon_jtag_uart 13.0.1.99.2]
Progress: Parameterizing module jtag_uart_2
Progress: Adding jtag_uart_3 [altera_avalon_jtag_uart 13.0.1.99.2]
Progress: Parameterizing module jtag_uart_3
Progress: Adding clocks [altera_up_clocks 13.0]
Progress: Parameterizing module clocks
Progress: Adding nios_custom_instr_floating_point_0 [altera_nios_custom_instr_floating_point 13.0]
Progress: Parameterizing module nios_custom_instr_floating_point_0
Progress: Adding nios_custom_instr_floating_point_1 [altera_nios_custom_instr_floating_point 13.0]
Progress: Parameterizing module nios_custom_instr_floating_point_1
Progress: Adding nios_custom_instr_floating_point_2 [altera_nios_custom_instr_floating_point 13.0]
Progress: Parameterizing module nios_custom_instr_floating_point_2
Progress: Adding nios_custom_instr_floating_point_3 [altera_nios_custom_instr_floating_point 13.0]
Progress: Parameterizing module nios_custom_instr_floating_point_3
Progress: Adding up_clocks_0 [altera_up_clocks 13.0]
Progress: Parameterizing module up_clocks_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: nios_system.ht19_Samikwa_Yaacoub: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: nios_system.ht19_Samikwa_Yaacoub: Time stamp will be automatically updated when this component is generated.
Info: nios_system.de2_pio_toggles18: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios_system.de2_pio_keys4: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Warning: nios_system.cpu_1: The address range of the slaves connected to the Nios II instruction masters exceeds 28 bits. Attempts to call functions across 28-bit boundaries is not supported by GCC and will result in linker errors.
Info: nios_system: Generating nios_system "nios_system" for QUARTUS_SYNTH
Info: pipeline_bridge_swap_transform: After transform: 33 modules, 124 connections
Info: merlin_custom_instruction_transform: After transform: 45 modules, 136 connections
Info: merlin_translator_transform: After transform: 79 modules, 260 connections
Info: merlin_domain_transform: After transform: 142 modules, 651 connections
Info: merlin_router_transform: After transform: 176 modules, 775 connections
Info: merlin_burst_transform: After transform: 177 modules, 778 connections
Info: reset_adaptation_transform: After transform: 184 modules, 680 connections
Info: merlin_network_to_switch_transform: After transform: 251 modules, 830 connections
Info: merlin_width_transform: After transform: 253 modules, 836 connections
Info: Inserting clock-crossing logic between cmd_xbar_demux.src2 and cmd_xbar_mux_002.sink0
Info: Inserting clock-crossing logic between cmd_xbar_demux_001.src2 and cmd_xbar_mux_002.sink1
Info: Inserting clock-crossing logic between cmd_xbar_demux_002.src0 and cmd_xbar_mux_002.sink2
Info: Inserting clock-crossing logic between cmd_xbar_demux_003.src0 and cmd_xbar_mux_002.sink3
Info: Inserting clock-crossing logic between cmd_xbar_demux_004.src0 and cmd_xbar_mux_002.sink4
Info: Inserting clock-crossing logic between cmd_xbar_demux_005.src0 and cmd_xbar_mux_002.sink5
Info: Inserting clock-crossing logic between cmd_xbar_demux_006.src0 and cmd_xbar_mux_002.sink6
Info: Inserting clock-crossing logic between cmd_xbar_demux_007.src0 and cmd_xbar_mux_002.sink7
Info: Inserting clock-crossing logic between rsp_xbar_demux_002.src0 and rsp_xbar_mux.sink2
Info: Inserting clock-crossing logic between rsp_xbar_demux_002.src1 and rsp_xbar_mux_001.sink2
Info: Inserting clock-crossing logic between rsp_xbar_demux_002.src2 and rsp_xbar_mux_002.sink0
Info: Inserting clock-crossing logic between rsp_xbar_demux_002.src3 and rsp_xbar_mux_003.sink0
Info: Inserting clock-crossing logic between rsp_xbar_demux_002.src4 and rsp_xbar_mux_004.sink0
Info: Inserting clock-crossing logic between rsp_xbar_demux_002.src5 and rsp_xbar_mux_005.sink0
Info: Inserting clock-crossing logic between rsp_xbar_demux_002.src6 and rsp_xbar_mux_006.sink0
Info: Inserting clock-crossing logic between rsp_xbar_demux_002.src7 and rsp_xbar_mux_007.sink0
Info: com_altera_sopcmodel_transforms_avalon_ClockCrossingTransform: After transform: 269 modules, 916 connections
Info: merlin_mm_transform: After transform: 269 modules, 916 connections
Info: merlin_interrupt_mapper_transform: After transform: 273 modules, 928 connections
Warning: nios_system: "No matching role found for cpu_0_custom_instruction_master_multi_xconnect:ci_slave:ci_slave_ipending (ipending)"
Warning: nios_system: "No matching role found for cpu_0_custom_instruction_master_multi_xconnect:ci_slave:ci_slave_estatus (estatus)"
Warning: nios_system: "No matching role found for cpu_1_custom_instruction_master_multi_xconnect:ci_slave:ci_slave_ipending (ipending)"
Warning: nios_system: "No matching role found for cpu_1_custom_instruction_master_multi_xconnect:ci_slave:ci_slave_estatus (estatus)"
Warning: nios_system: "No matching role found for cpu_2_custom_instruction_master_multi_xconnect:ci_slave:ci_slave_ipending (ipending)"
Warning: nios_system: "No matching role found for cpu_2_custom_instruction_master_multi_xconnect:ci_slave:ci_slave_estatus (estatus)"
Warning: nios_system: "No matching role found for cpu_3_custom_instruction_master_multi_xconnect:ci_slave:ci_slave_ipending (ipending)"
Warning: nios_system: "No matching role found for cpu_3_custom_instruction_master_multi_xconnect:ci_slave:ci_slave_estatus (estatus)"
Warning: nios_system: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: nios_system: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: nios_system: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: nios_system: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: nios_system: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: nios_system: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: nios_system: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: nios_system: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: nios_system: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: nios_system: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: nios_system: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: nios_system: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: nios_system: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: nios_system: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: nios_system: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: nios_system: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: nios_system: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: nios_system: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: nios_system: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: nios_system: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: nios_system: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: nios_system: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: nios_system: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: nios_system: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: nios_system: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: nios_system: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: nios_system: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: nios_system: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: nios_system: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: nios_system: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: nios_system: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: nios_system: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: nios_system: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: nios_system: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: nios_system: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: nios_system: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: nios_system: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: nios_system: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: nios_system: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: nios_system: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: nios_system: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: nios_system: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: nios_system: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: nios_system: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: nios_system: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: nios_system: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: nios_system: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: nios_system: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: nios_system: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: nios_system: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: nios_system: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: nios_system: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: nios_system: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: nios_system: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: nios_system: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: nios_system: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: nios_system: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: nios_system: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: nios_system: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: nios_system: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: nios_system: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: nios_system: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: nios_system: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: nios_system: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: nios_system: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: nios_system: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: nios_system: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: nios_system: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: nios_system: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: nios_system: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: nios_system: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: nios_system: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: nios_system: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: nios_system: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: nios_system: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: nios_system: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: nios_system: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: nios_system: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Info: jtag_uart_0: Starting RTL generation for module 'nios_system_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec /opt/altera/13.0sp1/quartus/linux/perl/bin/perl -I /opt/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I /opt/altera/13.0sp1/quartus/sopc_builder/bin/europa -I /opt/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I /opt/altera/13.0sp1/quartus/sopc_builder/bin -I /opt/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /opt/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=nios_system_jtag_uart_0 --dir=/tmp/alt8160_5831100312338658828.dir/0075_jtag_uart_0_gen/ --quartus_dir=/opt/altera/13.0sp1/quartus --verilog --config=/tmp/alt8160_5831100312338658828.dir/0075_jtag_uart_0_gen//nios_system_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart_0: Done RTL generation for module 'nios_system_jtag_uart_0'
Info: jtag_uart_0: "nios_system" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: ht19_Samikwa_Yaacoub: "nios_system" instantiated altera_avalon_sysid_qsys "ht19_Samikwa_Yaacoub"
Info: sram: Starting Generation of SRAM or SSRAM Controller
Info: sram: "nios_system" instantiated altera_up_avalon_sram "sram"
Info: sdram: Starting RTL generation for module 'nios_system_sdram'
Info: sdram:   Generation command is [exec /opt/altera/13.0sp1/quartus/linux/perl/bin/perl -I /opt/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I /opt/altera/13.0sp1/quartus/sopc_builder/bin/europa -I /opt/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I /opt/altera/13.0sp1/quartus/sopc_builder/bin -I /opt/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- /opt/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=nios_system_sdram --dir=/tmp/alt8160_5831100312338658828.dir/0078_sdram_gen/ --quartus_dir=/opt/altera/13.0sp1/quartus --verilog --config=/tmp/alt8160_5831100312338658828.dir/0078_sdram_gen//nios_system_sdram_component_configuration.pl  --do_build_sim=0  ]
Info: sdram: Done RTL generation for module 'nios_system_sdram'
Info: sdram: "nios_system" instantiated altera_avalon_new_sdram_controller "sdram"
Info: timer_0_A: Starting RTL generation for module 'nios_system_timer_0_A'
Info: timer_0_A:   Generation command is [exec /opt/altera/13.0sp1/quartus/linux/perl/bin/perl -I /opt/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I /opt/altera/13.0sp1/quartus/sopc_builder/bin/europa -I /opt/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I /opt/altera/13.0sp1/quartus/sopc_builder/bin -I /opt/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- /opt/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=nios_system_timer_0_A --dir=/tmp/alt8160_5831100312338658828.dir/0079_timer_0_A_gen/ --quartus_dir=/opt/altera/13.0sp1/quartus --verilog --config=/tmp/alt8160_5831100312338658828.dir/0079_timer_0_A_gen//nios_system_timer_0_A_component_configuration.pl  --do_build_sim=0  ]
Info: timer_0_A: Done RTL generation for module 'nios_system_timer_0_A'
Info: timer_0_A: "nios_system" instantiated altera_avalon_timer "timer_0_A"
Info: timer_0_B: Starting RTL generation for module 'nios_system_timer_0_B'
Info: timer_0_B:   Generation command is [exec /opt/altera/13.0sp1/quartus/linux/perl/bin/perl -I /opt/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I /opt/altera/13.0sp1/quartus/sopc_builder/bin/europa -I /opt/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I /opt/altera/13.0sp1/quartus/sopc_builder/bin -I /opt/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- /opt/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=nios_system_timer_0_B --dir=/tmp/alt8160_5831100312338658828.dir/0080_timer_0_B_gen/ --quartus_dir=/opt/altera/13.0sp1/quartus --verilog --config=/tmp/alt8160_5831100312338658828.dir/0080_timer_0_B_gen//nios_system_timer_0_B_component_configuration.pl  --do_build_sim=0  ]
Info: timer_0_B: Done RTL generation for module 'nios_system_timer_0_B'
Info: timer_0_B: "nios_system" instantiated altera_avalon_timer "timer_0_B"
Info: p_counter: Starting RTL generation for module 'nios_system_p_counter'
Info: p_counter:   Generation command is [exec /opt/altera/13.0sp1/quartus/linux/perl/bin/perl -I /opt/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I /opt/altera/13.0sp1/quartus/sopc_builder/bin/europa -I /opt/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I /opt/altera/13.0sp1/quartus/sopc_builder/bin -I /opt/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_performance_counter -- /opt/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_performance_counter/generate_rtl.pl --name=nios_system_p_counter --dir=/tmp/alt8160_5831100312338658828.dir/0081_p_counter_gen/ --quartus_dir=/opt/altera/13.0sp1/quartus --verilog --config=/tmp/alt8160_5831100312338658828.dir/0081_p_counter_gen//nios_system_p_counter_component_configuration.pl  --do_build_sim=0  ]
Info: p_counter: Done RTL generation for module 'nios_system_p_counter'
Info: p_counter: "nios_system" instantiated altera_avalon_performance_counter "p_counter"
Info: de2_pio_toggles18: Starting RTL generation for module 'nios_system_de2_pio_toggles18'
Info: de2_pio_toggles18:   Generation command is [exec /opt/altera/13.0sp1/quartus/linux/perl/bin/perl -I /opt/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I /opt/altera/13.0sp1/quartus/sopc_builder/bin/europa -I /opt/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I /opt/altera/13.0sp1/quartus/sopc_builder/bin -I /opt/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /opt/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_system_de2_pio_toggles18 --dir=/tmp/alt8160_5831100312338658828.dir/0082_de2_pio_toggles18_gen/ --quartus_dir=/opt/altera/13.0sp1/quartus --verilog --config=/tmp/alt8160_5831100312338658828.dir/0082_de2_pio_toggles18_gen//nios_system_de2_pio_toggles18_component_configuration.pl  --do_build_sim=0  ]
Info: de2_pio_toggles18: Done RTL generation for module 'nios_system_de2_pio_toggles18'
Info: de2_pio_toggles18: "nios_system" instantiated altera_avalon_pio "de2_pio_toggles18"
Info: de2_pio_keys4: Starting RTL generation for module 'nios_system_de2_pio_keys4'
Info: de2_pio_keys4:   Generation command is [exec /opt/altera/13.0sp1/quartus/linux/perl/bin/perl -I /opt/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I /opt/altera/13.0sp1/quartus/sopc_builder/bin/europa -I /opt/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I /opt/altera/13.0sp1/quartus/sopc_builder/bin -I /opt/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /opt/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_system_de2_pio_keys4 --dir=/tmp/alt8160_5831100312338658828.dir/0083_de2_pio_keys4_gen/ --quartus_dir=/opt/altera/13.0sp1/quartus --verilog --config=/tmp/alt8160_5831100312338658828.dir/0083_de2_pio_keys4_gen//nios_system_de2_pio_keys4_component_configuration.pl  --do_build_sim=0  ]
Info: de2_pio_keys4: Done RTL generation for module 'nios_system_de2_pio_keys4'
Info: de2_pio_keys4: "nios_system" instantiated altera_avalon_pio "de2_pio_keys4"
Info: de2_pio_redled18: Starting RTL generation for module 'nios_system_de2_pio_redled18'
Info: de2_pio_redled18:   Generation command is [exec /opt/altera/13.0sp1/quartus/linux/perl/bin/perl -I /opt/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I /opt/altera/13.0sp1/quartus/sopc_builder/bin/europa -I /opt/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I /opt/altera/13.0sp1/quartus/sopc_builder/bin -I /opt/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /opt/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_system_de2_pio_redled18 --dir=/tmp/alt8160_5831100312338658828.dir/0084_de2_pio_redled18_gen/ --quartus_dir=/opt/altera/13.0sp1/quartus --verilog --config=/tmp/alt8160_5831100312338658828.dir/0084_de2_pio_redled18_gen//nios_system_de2_pio_redled18_component_configuration.pl  --do_build_sim=0  ]
Info: de2_pio_redled18: Done RTL generation for module 'nios_system_de2_pio_redled18'
Info: de2_pio_redled18: "nios_system" instantiated altera_avalon_pio "de2_pio_redled18"
Info: de2_pio_greenled9: Starting RTL generation for module 'nios_system_de2_pio_greenled9'
Info: de2_pio_greenled9:   Generation command is [exec /opt/altera/13.0sp1/quartus/linux/perl/bin/perl -I /opt/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I /opt/altera/13.0sp1/quartus/sopc_builder/bin/europa -I /opt/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I /opt/altera/13.0sp1/quartus/sopc_builder/bin -I /opt/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /opt/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_system_de2_pio_greenled9 --dir=/tmp/alt8160_5831100312338658828.dir/0085_de2_pio_greenled9_gen/ --quartus_dir=/opt/altera/13.0sp1/quartus --verilog --config=/tmp/alt8160_5831100312338658828.dir/0085_de2_pio_greenled9_gen//nios_system_de2_pio_greenled9_component_configuration.pl  --do_build_sim=0  ]
Info: de2_pio_greenled9: Done RTL generation for module 'nios_system_de2_pio_greenled9'
Info: de2_pio_greenled9: "nios_system" instantiated altera_avalon_pio "de2_pio_greenled9"
Info: de2_pio_hex_high28: Starting RTL generation for module 'nios_system_de2_pio_hex_high28'
Info: de2_pio_hex_high28:   Generation command is [exec /opt/altera/13.0sp1/quartus/linux/perl/bin/perl -I /opt/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I /opt/altera/13.0sp1/quartus/sopc_builder/bin/europa -I /opt/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I /opt/altera/13.0sp1/quartus/sopc_builder/bin -I /opt/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /opt/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_system_de2_pio_hex_high28 --dir=/tmp/alt8160_5831100312338658828.dir/0086_de2_pio_hex_high28_gen/ --quartus_dir=/opt/altera/13.0sp1/quartus --verilog --config=/tmp/alt8160_5831100312338658828.dir/0086_de2_pio_hex_high28_gen//nios_system_de2_pio_hex_high28_component_configuration.pl  --do_build_sim=0  ]
Info: de2_pio_hex_high28: Done RTL generation for module 'nios_system_de2_pio_hex_high28'
Info: de2_pio_hex_high28: "nios_system" instantiated altera_avalon_pio "de2_pio_hex_high28"
Info: cpu_1: Starting RTL generation for module 'nios_system_cpu_1'
Info: cpu_1:   Generation command is [exec /opt/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/eperl -I /opt/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I /opt/altera/13.0sp1/quartus/sopc_builder/bin/europa -I /opt/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I /opt/altera/13.0sp1/quartus/sopc_builder/bin -I /opt/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I /opt/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I /opt/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -I /opt/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -- /opt/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=nios_system_cpu_1 --dir=/tmp/alt8160_5831100312338658828.dir/0087_cpu_1_gen/ --quartus_dir=/opt/altera/13.0sp1/quartus --verilog --config=/tmp/alt8160_5831100312338658828.dir/0087_cpu_1_gen//nios_system_cpu_1_processor_configuration.pl  --do_build_sim=0    --bogus  ]
Info: cpu_1: # 2019.09.21 20:00:26 (*) Starting Nios II generation
Info: cpu_1: # 2019.09.21 20:00:26 (*)   Checking for plaintext license.
Info: cpu_1: # 2019.09.21 20:00:27 (*)   Couldn't query license setup in Quartus directory /opt/altera/13.0sp1/quartus
Info: cpu_1: # 2019.09.21 20:00:27 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu_1: # 2019.09.21 20:00:38 (*)   Plaintext license not found.
Info: cpu_1: # 2019.09.21 20:00:38 (*)   No license required to generate encrypted Nios II/e.
Info: cpu_1: # 2019.09.21 20:00:38 (*)   Elaborating CPU configuration settings
Info: cpu_1: # 2019.09.21 20:00:38 (*)   Creating all objects for CPU
Info: cpu_1: # 2019.09.21 20:00:39 (*)   Generating RTL from CPU objects
Info: cpu_1: # 2019.09.21 20:00:39 (*)   Creating plain-text RTL
Info: cpu_1: # 2019.09.21 20:00:44 (*) Done Nios II generation
Info: cpu_1: Done RTL generation for module 'nios_system_cpu_1'
Info: cpu_1: "nios_system" instantiated altera_nios2_qsys "cpu_1"
Info: cpu_2: Starting RTL generation for module 'nios_system_cpu_2'
Info: cpu_2:   Generation command is [exec /opt/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/eperl -I /opt/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I /opt/altera/13.0sp1/quartus/sopc_builder/bin/europa -I /opt/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I /opt/altera/13.0sp1/quartus/sopc_builder/bin -I /opt/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I /opt/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I /opt/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -I /opt/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -- /opt/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=nios_system_cpu_2 --dir=/tmp/alt8160_5831100312338658828.dir/0088_cpu_2_gen/ --quartus_dir=/opt/altera/13.0sp1/quartus --verilog --config=/tmp/alt8160_5831100312338658828.dir/0088_cpu_2_gen//nios_system_cpu_2_processor_configuration.pl  --do_build_sim=0    --bogus  ]
Info: cpu_2: # 2019.09.21 20:00:44 (*) Starting Nios II generation
Info: cpu_2: # 2019.09.21 20:00:44 (*)   Checking for plaintext license.
Info: cpu_2: # 2019.09.21 20:00:46 (*)   Couldn't query license setup in Quartus directory /opt/altera/13.0sp1/quartus
Info: cpu_2: # 2019.09.21 20:00:46 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu_2: # 2019.09.21 20:00:56 (*)   Plaintext license not found.
Info: cpu_2: # 2019.09.21 20:00:56 (*)   No license required to generate encrypted Nios II/e.
Info: cpu_2: # 2019.09.21 20:00:56 (*)   Elaborating CPU configuration settings
Info: cpu_2: # 2019.09.21 20:00:56 (*)   Creating all objects for CPU
Info: cpu_2: # 2019.09.21 20:00:58 (*)   Generating RTL from CPU objects
Info: cpu_2: # 2019.09.21 20:00:58 (*)   Creating plain-text RTL
Info: cpu_2: # 2019.09.21 20:01:02 (*) Done Nios II generation
Info: cpu_2: Done RTL generation for module 'nios_system_cpu_2'
Info: cpu_2: "nios_system" instantiated altera_nios2_qsys "cpu_2"
Info: cpu_3: Starting RTL generation for module 'nios_system_cpu_3'
Info: cpu_3:   Generation command is [exec /opt/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/eperl -I /opt/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I /opt/altera/13.0sp1/quartus/sopc_builder/bin/europa -I /opt/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I /opt/altera/13.0sp1/quartus/sopc_builder/bin -I /opt/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I /opt/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I /opt/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -I /opt/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -- /opt/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=nios_system_cpu_3 --dir=/tmp/alt8160_5831100312338658828.dir/0089_cpu_3_gen/ --quartus_dir=/opt/altera/13.0sp1/quartus --verilog --config=/tmp/alt8160_5831100312338658828.dir/0089_cpu_3_gen//nios_system_cpu_3_processor_configuration.pl  --do_build_sim=0    --bogus  ]
Info: cpu_3: # 2019.09.21 20:01:03 (*) Starting Nios II generation
Info: cpu_3: # 2019.09.21 20:01:03 (*)   Checking for plaintext license.
Info: cpu_3: # 2019.09.21 20:01:04 (*)   Couldn't query license setup in Quartus directory /opt/altera/13.0sp1/quartus
Info: cpu_3: # 2019.09.21 20:01:04 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu_3: # 2019.09.21 20:01:14 (*)   Plaintext license not found.
Info: cpu_3: # 2019.09.21 20:01:14 (*)   No license required to generate encrypted Nios II/e.
Info: cpu_3: # 2019.09.21 20:01:14 (*)   Elaborating CPU configuration settings
Info: cpu_3: # 2019.09.21 20:01:14 (*)   Creating all objects for CPU
Info: cpu_3: # 2019.09.21 20:01:16 (*)   Generating RTL from CPU objects
Info: cpu_3: # 2019.09.21 20:01:16 (*)   Creating plain-text RTL
Info: cpu_3: # 2019.09.21 20:01:20 (*) Done Nios II generation
Info: cpu_3: Done RTL generation for module 'nios_system_cpu_3'
Info: cpu_3: "nios_system" instantiated altera_nios2_qsys "cpu_3"
Info: cpu_0: Starting RTL generation for module 'nios_system_cpu_0'
Info: cpu_0:   Generation command is [exec /opt/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/eperl -I /opt/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I /opt/altera/13.0sp1/quartus/sopc_builder/bin/europa -I /opt/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I /opt/altera/13.0sp1/quartus/sopc_builder/bin -I /opt/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I /opt/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I /opt/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -I /opt/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -- /opt/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=nios_system_cpu_0 --dir=/tmp/alt8160_5831100312338658828.dir/0090_cpu_0_gen/ --quartus_dir=/opt/altera/13.0sp1/quartus --verilog --config=/tmp/alt8160_5831100312338658828.dir/0090_cpu_0_gen//nios_system_cpu_0_processor_configuration.pl  --do_build_sim=0    --bogus  ]
Info: cpu_0: # 2019.09.21 20:01:21 (*) Starting Nios II generation
Info: cpu_0: # 2019.09.21 20:01:21 (*)   Checking for plaintext license.
Info: cpu_0: # 2019.09.21 20:01:22 (*)   Couldn't query license setup in Quartus directory /opt/altera/13.0sp1/quartus
Info: cpu_0: # 2019.09.21 20:01:22 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu_0: # 2019.09.21 20:01:32 (*)   Plaintext license not found.
Info: cpu_0: # 2019.09.21 20:01:32 (*)   No license required to generate encrypted Nios II/e.
Info: cpu_0: # 2019.09.21 20:01:32 (*)   Elaborating CPU configuration settings
Info: cpu_0: # 2019.09.21 20:01:32 (*)   Creating all objects for CPU
Info: cpu_0: # 2019.09.21 20:01:34 (*)   Generating RTL from CPU objects
Info: cpu_0: # 2019.09.21 20:01:34 (*)   Creating plain-text RTL
Info: cpu_0: # 2019.09.21 20:01:38 (*) Done Nios II generation
Info: cpu_0: Done RTL generation for module 'nios_system_cpu_0'
Info: cpu_0: "nios_system" instantiated altera_nios2_qsys "cpu_0"
Info: onchip_1: Starting RTL generation for module 'nios_system_onchip_1'
Info: onchip_1:   Generation command is [exec /opt/altera/13.0sp1/quartus/linux/perl/bin/perl -I /opt/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I /opt/altera/13.0sp1/quartus/sopc_builder/bin/europa -I /opt/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I /opt/altera/13.0sp1/quartus/sopc_builder/bin -I /opt/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /opt/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=nios_system_onchip_1 --dir=/tmp/alt8160_5831100312338658828.dir/0091_onchip_1_gen/ --quartus_dir=/opt/altera/13.0sp1/quartus --verilog --config=/tmp/alt8160_5831100312338658828.dir/0091_onchip_1_gen//nios_system_onchip_1_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_1: Done RTL generation for module 'nios_system_onchip_1'
Info: onchip_1: "nios_system" instantiated altera_avalon_onchip_memory2 "onchip_1"
Info: onchip_2: Starting RTL generation for module 'nios_system_onchip_2'
Info: onchip_2:   Generation command is [exec /opt/altera/13.0sp1/quartus/linux/perl/bin/perl -I /opt/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I /opt/altera/13.0sp1/quartus/sopc_builder/bin/europa -I /opt/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I /opt/altera/13.0sp1/quartus/sopc_builder/bin -I /opt/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /opt/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=nios_system_onchip_2 --dir=/tmp/alt8160_5831100312338658828.dir/0092_onchip_2_gen/ --quartus_dir=/opt/altera/13.0sp1/quartus --verilog --config=/tmp/alt8160_5831100312338658828.dir/0092_onchip_2_gen//nios_system_onchip_2_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_2: Done RTL generation for module 'nios_system_onchip_2'
Info: onchip_2: "nios_system" instantiated altera_avalon_onchip_memory2 "onchip_2"
Info: onchip_3: Starting RTL generation for module 'nios_system_onchip_3'
Info: onchip_3:   Generation command is [exec /opt/altera/13.0sp1/quartus/linux/perl/bin/perl -I /opt/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I /opt/altera/13.0sp1/quartus/sopc_builder/bin/europa -I /opt/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I /opt/altera/13.0sp1/quartus/sopc_builder/bin -I /opt/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /opt/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=nios_system_onchip_3 --dir=/tmp/alt8160_5831100312338658828.dir/0093_onchip_3_gen/ --quartus_dir=/opt/altera/13.0sp1/quartus --verilog --config=/tmp/alt8160_5831100312338658828.dir/0093_onchip_3_gen//nios_system_onchip_3_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_3: Done RTL generation for module 'nios_system_onchip_3'
Info: onchip_3: "nios_system" instantiated altera_avalon_onchip_memory2 "onchip_3"
Info: clocks: Starting Generation of Required Clocks for DE-Series Boards
Info: clocks: "nios_system" instantiated altera_up_clocks "clocks"
Info: nios_custom_instr_floating_point_0: "nios_system" instantiated altera_nios_custom_instr_floating_point "nios_custom_instr_floating_point_0"
Info: up_clocks_0: Starting Generation of Required Clocks for DE-Series Boards
Info: up_clocks_0: "nios_system" instantiated altera_up_clocks "up_clocks_0"
Info: cpu_0_custom_instruction_master_translator: "nios_system" instantiated altera_customins_master_translator "cpu_0_custom_instruction_master_translator"
Info: cpu_0_custom_instruction_master_multi_xconnect: "nios_system" instantiated altera_customins_xconnect "cpu_0_custom_instruction_master_multi_xconnect"
Info: cpu_0_custom_instruction_master_multi_slave_translator0: "nios_system" instantiated altera_customins_slave_translator "cpu_0_custom_instruction_master_multi_slave_translator0"
Info: cpu_0_instruction_master_translator: "nios_system" instantiated altera_merlin_master_translator "cpu_0_instruction_master_translator"
Info: cpu_0_jtag_debug_module_translator: "nios_system" instantiated altera_merlin_slave_translator "cpu_0_jtag_debug_module_translator"
Info: cpu_0_instruction_master_translator_avalon_universal_master_0_agent: "nios_system" instantiated altera_merlin_master_agent "cpu_0_instruction_master_translator_avalon_universal_master_0_agent"
Info: cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent: "nios_system" instantiated altera_merlin_slave_agent "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent"
Info: cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: "nios_system" instantiated altera_avalon_sc_fifo "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info: addr_router: "nios_system" instantiated altera_merlin_router "addr_router"
Info: addr_router_001: "nios_system" instantiated altera_merlin_router "addr_router_001"
Info: addr_router_002: "nios_system" instantiated altera_merlin_router "addr_router_002"
Info: addr_router_003: "nios_system" instantiated altera_merlin_router "addr_router_003"
Info: addr_router_004: "nios_system" instantiated altera_merlin_router "addr_router_004"
Info: addr_router_005: "nios_system" instantiated altera_merlin_router "addr_router_005"
Info: addr_router_006: "nios_system" instantiated altera_merlin_router "addr_router_006"
Info: addr_router_007: "nios_system" instantiated altera_merlin_router "addr_router_007"
Info: id_router: "nios_system" instantiated altera_merlin_router "id_router"
Info: id_router_001: "nios_system" instantiated altera_merlin_router "id_router_001"
Info: id_router_002: "nios_system" instantiated altera_merlin_router "id_router_002"
Info: id_router_003: "nios_system" instantiated altera_merlin_router "id_router_003"
Info: id_router_014: "nios_system" instantiated altera_merlin_router "id_router_014"
Info: id_router_015: "nios_system" instantiated altera_merlin_router "id_router_015"
Info: id_router_018: "nios_system" instantiated altera_merlin_router "id_router_018"
Info: id_router_019: "nios_system" instantiated altera_merlin_router "id_router_019"
Info: id_router_022: "nios_system" instantiated altera_merlin_router "id_router_022"
Info: id_router_023: "nios_system" instantiated altera_merlin_router "id_router_023"
Info: burst_adapter: "nios_system" instantiated altera_merlin_burst_adapter "burst_adapter"
Info: rst_controller: "nios_system" instantiated altera_reset_controller "rst_controller"
Info: cmd_xbar_demux: "nios_system" instantiated altera_merlin_demultiplexer "cmd_xbar_demux"
Info: cmd_xbar_demux_001: "nios_system" instantiated altera_merlin_demultiplexer "cmd_xbar_demux_001"
Info: cmd_xbar_demux_002: "nios_system" instantiated altera_merlin_demultiplexer "cmd_xbar_demux_002"
Info: cmd_xbar_mux: "nios_system" instantiated altera_merlin_multiplexer "cmd_xbar_mux"
Info: cmd_xbar_mux_002: "nios_system" instantiated altera_merlin_multiplexer "cmd_xbar_mux_002"
Info: Reusing file /home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_xbar_demux: "nios_system" instantiated altera_merlin_demultiplexer "rsp_xbar_demux"
Info: rsp_xbar_demux_002: "nios_system" instantiated altera_merlin_demultiplexer "rsp_xbar_demux_002"
Info: rsp_xbar_demux_003: "nios_system" instantiated altera_merlin_demultiplexer "rsp_xbar_demux_003"
Info: rsp_xbar_mux: "nios_system" instantiated altera_merlin_multiplexer "rsp_xbar_mux"
Info: Reusing file /home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_xbar_mux_001: "nios_system" instantiated altera_merlin_multiplexer "rsp_xbar_mux_001"
Info: Reusing file /home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_xbar_mux_002: "nios_system" instantiated altera_merlin_multiplexer "rsp_xbar_mux_002"
Info: Reusing file /home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: width_adapter: "nios_system" instantiated altera_merlin_width_adapter "width_adapter"
Info: Reusing file /home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file /home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: crosser: "nios_system" instantiated altera_avalon_st_handshake_clock_crosser "crosser"
Info: irq_mapper: "nios_system" instantiated altera_irq_mapper "irq_mapper"
Info: irq_mapper_003: "nios_system" instantiated altera_irq_mapper "irq_mapper_003"
Info: nios_system: Done nios_system" with 66 modules, 453 files, 10633482 bytes
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
