<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › sh › mm › tlb-pteaex.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>tlb-pteaex.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * arch/sh/mm/tlb-pteaex.c</span>
<span class="cm"> *</span>
<span class="cm"> * TLB operations for SH-X3 CPUs featuring PTE ASID Extensions.</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 2009 Paul Mundt</span>
<span class="cm"> *</span>
<span class="cm"> * This file is subject to the terms and conditions of the GNU General Public</span>
<span class="cm"> * License.  See the file &quot;COPYING&quot; in the main directory of this archive</span>
<span class="cm"> * for more details.</span>
<span class="cm"> */</span>
<span class="cp">#include &lt;linux/kernel.h&gt;</span>
<span class="cp">#include &lt;linux/mm.h&gt;</span>
<span class="cp">#include &lt;linux/io.h&gt;</span>
<span class="cp">#include &lt;asm/mmu_context.h&gt;</span>
<span class="cp">#include &lt;asm/cacheflush.h&gt;</span>

<span class="kt">void</span> <span class="nf">__update_tlb</span><span class="p">(</span><span class="k">struct</span> <span class="n">vm_area_struct</span> <span class="o">*</span><span class="n">vma</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">address</span><span class="p">,</span> <span class="n">pte_t</span> <span class="n">pte</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">,</span> <span class="n">pteval</span><span class="p">,</span> <span class="n">vpn</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * Handle debugger faulting in for debugee.</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">vma</span> <span class="o">&amp;&amp;</span> <span class="n">current</span><span class="o">-&gt;</span><span class="n">active_mm</span> <span class="o">!=</span> <span class="n">vma</span><span class="o">-&gt;</span><span class="n">vm_mm</span><span class="p">)</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="n">local_irq_save</span><span class="p">(</span><span class="n">flags</span><span class="p">);</span>

	<span class="cm">/* Set PTEH register */</span>
	<span class="n">vpn</span> <span class="o">=</span> <span class="n">address</span> <span class="o">&amp;</span> <span class="n">MMU_VPN_MASK</span><span class="p">;</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">vpn</span><span class="p">,</span> <span class="n">MMU_PTEH</span><span class="p">);</span>

	<span class="cm">/* Set PTEAEX */</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">get_asid</span><span class="p">(),</span> <span class="n">MMU_PTEAEX</span><span class="p">);</span>

	<span class="n">pteval</span> <span class="o">=</span> <span class="n">pte</span><span class="p">.</span><span class="n">pte_low</span><span class="p">;</span>

	<span class="cm">/* Set PTEA register */</span>
<span class="cp">#ifdef CONFIG_X2TLB</span>
	<span class="cm">/*</span>
<span class="cm">	 * For the extended mode TLB this is trivial, only the ESZ and</span>
<span class="cm">	 * EPR bits need to be written out to PTEA, with the remainder of</span>
<span class="cm">	 * the protection bits (with the exception of the compat-mode SZ</span>
<span class="cm">	 * and PR bits, which are cleared) being written out in PTEL.</span>
<span class="cm">	 */</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">pte</span><span class="p">.</span><span class="n">pte_high</span><span class="p">,</span> <span class="n">MMU_PTEA</span><span class="p">);</span>
<span class="cp">#endif</span>

	<span class="cm">/* Set PTEL register */</span>
	<span class="n">pteval</span> <span class="o">&amp;=</span> <span class="n">_PAGE_FLAGS_HARDWARE_MASK</span><span class="p">;</span> <span class="cm">/* drop software flags */</span>
<span class="cp">#ifdef CONFIG_CACHE_WRITETHROUGH</span>
	<span class="n">pteval</span> <span class="o">|=</span> <span class="n">_PAGE_WT</span><span class="p">;</span>
<span class="cp">#endif</span>
	<span class="cm">/* conveniently, we want all the software flags to be 0 anyway */</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">pteval</span><span class="p">,</span> <span class="n">MMU_PTEL</span><span class="p">);</span>

	<span class="cm">/* Load the TLB */</span>
	<span class="n">asm</span> <span class="k">volatile</span><span class="p">(</span><span class="s">&quot;ldtlb&quot;</span><span class="o">:</span> <span class="cm">/* no output */</span> <span class="o">:</span> <span class="cm">/* no input */</span> <span class="o">:</span> <span class="s">&quot;memory&quot;</span><span class="p">);</span>
	<span class="n">local_irq_restore</span><span class="p">(</span><span class="n">flags</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * While SH-X2 extended TLB mode splits out the memory-mapped I/UTLB</span>
<span class="cm"> * data arrays, SH-X3 cores with PTEAEX split out the memory-mapped</span>
<span class="cm"> * address arrays. In compat mode the second array is inaccessible, while</span>
<span class="cm"> * in extended mode, the legacy 8-bit ASID field in address array 1 has</span>
<span class="cm"> * undefined behaviour.</span>
<span class="cm"> */</span>
<span class="kt">void</span> <span class="nf">local_flush_tlb_one</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">asid</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">page</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">jump_to_uncached</span><span class="p">();</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">page</span><span class="p">,</span> <span class="n">MMU_UTLB_ADDRESS_ARRAY</span> <span class="o">|</span> <span class="n">MMU_PAGE_ASSOC_BIT</span><span class="p">);</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">asid</span><span class="p">,</span> <span class="n">MMU_UTLB_ADDRESS_ARRAY2</span> <span class="o">|</span> <span class="n">MMU_PAGE_ASSOC_BIT</span><span class="p">);</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">page</span><span class="p">,</span> <span class="n">MMU_ITLB_ADDRESS_ARRAY</span> <span class="o">|</span> <span class="n">MMU_PAGE_ASSOC_BIT</span><span class="p">);</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">asid</span><span class="p">,</span> <span class="n">MMU_ITLB_ADDRESS_ARRAY2</span> <span class="o">|</span> <span class="n">MMU_PAGE_ASSOC_BIT</span><span class="p">);</span>
	<span class="n">back_to_cached</span><span class="p">();</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">local_flush_tlb_all</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">,</span> <span class="n">status</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * Flush all the TLB.</span>
<span class="cm">	 */</span>
	<span class="n">local_irq_save</span><span class="p">(</span><span class="n">flags</span><span class="p">);</span>
	<span class="n">jump_to_uncached</span><span class="p">();</span>

	<span class="n">status</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">MMUCR</span><span class="p">);</span>
	<span class="n">status</span> <span class="o">=</span> <span class="p">((</span><span class="n">status</span> <span class="o">&amp;</span> <span class="n">MMUCR_URB</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="n">MMUCR_URB_SHIFT</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">status</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span>
		<span class="n">status</span> <span class="o">=</span> <span class="n">MMUCR_URB_NENTRIES</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">status</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">__raw_writel</span><span class="p">(</span><span class="mh">0x0</span><span class="p">,</span> <span class="n">MMU_UTLB_ADDRESS_ARRAY</span> <span class="o">|</span> <span class="p">(</span><span class="n">i</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">));</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">4</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">__raw_writel</span><span class="p">(</span><span class="mh">0x0</span><span class="p">,</span> <span class="n">MMU_ITLB_ADDRESS_ARRAY</span> <span class="o">|</span> <span class="p">(</span><span class="n">i</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">));</span>

	<span class="n">back_to_cached</span><span class="p">();</span>
	<span class="n">ctrl_barrier</span><span class="p">();</span>
	<span class="n">local_irq_restore</span><span class="p">(</span><span class="n">flags</span><span class="p">);</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
