{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jul 17 00:49:58 2010 " "Info: Processing started: Sat Jul 17 00:49:58 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SymbolExpasion -c SymbolExpasion " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off SymbolExpasion -c SymbolExpasion" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SymbolExpasion.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file SymbolExpasion.v" { { "Info" "ISGN_ENTITY_NAME" "1 SymbolExpasion " "Info: Found entity 1: SymbolExpasion" {  } { { "SymbolExpasion.v" "" { Text "D:/编程/verilog HDL/cpu/new/SymbolExpasion/SymbolExpasion.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "SymbolExpasion " "Info: Elaborating entity \"SymbolExpasion\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ExtImm32 SymbolExpasion.v(17) " "Warning (10240): Verilog HDL Always Construct warning at SymbolExpasion.v(17): inferring latch(es) for variable \"ExtImm32\", which holds its previous value in one or more paths through the always construct" {  } { { "SymbolExpasion.v" "" { Text "D:/编程/verilog HDL/cpu/new/SymbolExpasion/SymbolExpasion.v" 17 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ExtImm32\[0\] SymbolExpasion.v(17) " "Info (10041): Inferred latch for \"ExtImm32\[0\]\" at SymbolExpasion.v(17)" {  } { { "SymbolExpasion.v" "" { Text "D:/编程/verilog HDL/cpu/new/SymbolExpasion/SymbolExpasion.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ExtImm32\[1\] SymbolExpasion.v(17) " "Info (10041): Inferred latch for \"ExtImm32\[1\]\" at SymbolExpasion.v(17)" {  } { { "SymbolExpasion.v" "" { Text "D:/编程/verilog HDL/cpu/new/SymbolExpasion/SymbolExpasion.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ExtImm32\[2\] SymbolExpasion.v(17) " "Info (10041): Inferred latch for \"ExtImm32\[2\]\" at SymbolExpasion.v(17)" {  } { { "SymbolExpasion.v" "" { Text "D:/编程/verilog HDL/cpu/new/SymbolExpasion/SymbolExpasion.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ExtImm32\[3\] SymbolExpasion.v(17) " "Info (10041): Inferred latch for \"ExtImm32\[3\]\" at SymbolExpasion.v(17)" {  } { { "SymbolExpasion.v" "" { Text "D:/编程/verilog HDL/cpu/new/SymbolExpasion/SymbolExpasion.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ExtImm32\[4\] SymbolExpasion.v(17) " "Info (10041): Inferred latch for \"ExtImm32\[4\]\" at SymbolExpasion.v(17)" {  } { { "SymbolExpasion.v" "" { Text "D:/编程/verilog HDL/cpu/new/SymbolExpasion/SymbolExpasion.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ExtImm32\[5\] SymbolExpasion.v(17) " "Info (10041): Inferred latch for \"ExtImm32\[5\]\" at SymbolExpasion.v(17)" {  } { { "SymbolExpasion.v" "" { Text "D:/编程/verilog HDL/cpu/new/SymbolExpasion/SymbolExpasion.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ExtImm32\[6\] SymbolExpasion.v(17) " "Info (10041): Inferred latch for \"ExtImm32\[6\]\" at SymbolExpasion.v(17)" {  } { { "SymbolExpasion.v" "" { Text "D:/编程/verilog HDL/cpu/new/SymbolExpasion/SymbolExpasion.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ExtImm32\[7\] SymbolExpasion.v(17) " "Info (10041): Inferred latch for \"ExtImm32\[7\]\" at SymbolExpasion.v(17)" {  } { { "SymbolExpasion.v" "" { Text "D:/编程/verilog HDL/cpu/new/SymbolExpasion/SymbolExpasion.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ExtImm32\[8\] SymbolExpasion.v(17) " "Info (10041): Inferred latch for \"ExtImm32\[8\]\" at SymbolExpasion.v(17)" {  } { { "SymbolExpasion.v" "" { Text "D:/编程/verilog HDL/cpu/new/SymbolExpasion/SymbolExpasion.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ExtImm32\[9\] SymbolExpasion.v(17) " "Info (10041): Inferred latch for \"ExtImm32\[9\]\" at SymbolExpasion.v(17)" {  } { { "SymbolExpasion.v" "" { Text "D:/编程/verilog HDL/cpu/new/SymbolExpasion/SymbolExpasion.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ExtImm32\[10\] SymbolExpasion.v(17) " "Info (10041): Inferred latch for \"ExtImm32\[10\]\" at SymbolExpasion.v(17)" {  } { { "SymbolExpasion.v" "" { Text "D:/编程/verilog HDL/cpu/new/SymbolExpasion/SymbolExpasion.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ExtImm32\[11\] SymbolExpasion.v(17) " "Info (10041): Inferred latch for \"ExtImm32\[11\]\" at SymbolExpasion.v(17)" {  } { { "SymbolExpasion.v" "" { Text "D:/编程/verilog HDL/cpu/new/SymbolExpasion/SymbolExpasion.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ExtImm32\[12\] SymbolExpasion.v(17) " "Info (10041): Inferred latch for \"ExtImm32\[12\]\" at SymbolExpasion.v(17)" {  } { { "SymbolExpasion.v" "" { Text "D:/编程/verilog HDL/cpu/new/SymbolExpasion/SymbolExpasion.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ExtImm32\[13\] SymbolExpasion.v(17) " "Info (10041): Inferred latch for \"ExtImm32\[13\]\" at SymbolExpasion.v(17)" {  } { { "SymbolExpasion.v" "" { Text "D:/编程/verilog HDL/cpu/new/SymbolExpasion/SymbolExpasion.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ExtImm32\[14\] SymbolExpasion.v(17) " "Info (10041): Inferred latch for \"ExtImm32\[14\]\" at SymbolExpasion.v(17)" {  } { { "SymbolExpasion.v" "" { Text "D:/编程/verilog HDL/cpu/new/SymbolExpasion/SymbolExpasion.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ExtImm32\[15\] SymbolExpasion.v(17) " "Info (10041): Inferred latch for \"ExtImm32\[15\]\" at SymbolExpasion.v(17)" {  } { { "SymbolExpasion.v" "" { Text "D:/编程/verilog HDL/cpu/new/SymbolExpasion/SymbolExpasion.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ExtImm32\[16\] SymbolExpasion.v(17) " "Info (10041): Inferred latch for \"ExtImm32\[16\]\" at SymbolExpasion.v(17)" {  } { { "SymbolExpasion.v" "" { Text "D:/编程/verilog HDL/cpu/new/SymbolExpasion/SymbolExpasion.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ExtImm32\[17\] SymbolExpasion.v(17) " "Info (10041): Inferred latch for \"ExtImm32\[17\]\" at SymbolExpasion.v(17)" {  } { { "SymbolExpasion.v" "" { Text "D:/编程/verilog HDL/cpu/new/SymbolExpasion/SymbolExpasion.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ExtImm32\[18\] SymbolExpasion.v(17) " "Info (10041): Inferred latch for \"ExtImm32\[18\]\" at SymbolExpasion.v(17)" {  } { { "SymbolExpasion.v" "" { Text "D:/编程/verilog HDL/cpu/new/SymbolExpasion/SymbolExpasion.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ExtImm32\[19\] SymbolExpasion.v(17) " "Info (10041): Inferred latch for \"ExtImm32\[19\]\" at SymbolExpasion.v(17)" {  } { { "SymbolExpasion.v" "" { Text "D:/编程/verilog HDL/cpu/new/SymbolExpasion/SymbolExpasion.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ExtImm32\[20\] SymbolExpasion.v(17) " "Info (10041): Inferred latch for \"ExtImm32\[20\]\" at SymbolExpasion.v(17)" {  } { { "SymbolExpasion.v" "" { Text "D:/编程/verilog HDL/cpu/new/SymbolExpasion/SymbolExpasion.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ExtImm32\[21\] SymbolExpasion.v(17) " "Info (10041): Inferred latch for \"ExtImm32\[21\]\" at SymbolExpasion.v(17)" {  } { { "SymbolExpasion.v" "" { Text "D:/编程/verilog HDL/cpu/new/SymbolExpasion/SymbolExpasion.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ExtImm32\[22\] SymbolExpasion.v(17) " "Info (10041): Inferred latch for \"ExtImm32\[22\]\" at SymbolExpasion.v(17)" {  } { { "SymbolExpasion.v" "" { Text "D:/编程/verilog HDL/cpu/new/SymbolExpasion/SymbolExpasion.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ExtImm32\[23\] SymbolExpasion.v(17) " "Info (10041): Inferred latch for \"ExtImm32\[23\]\" at SymbolExpasion.v(17)" {  } { { "SymbolExpasion.v" "" { Text "D:/编程/verilog HDL/cpu/new/SymbolExpasion/SymbolExpasion.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ExtImm32\[24\] SymbolExpasion.v(17) " "Info (10041): Inferred latch for \"ExtImm32\[24\]\" at SymbolExpasion.v(17)" {  } { { "SymbolExpasion.v" "" { Text "D:/编程/verilog HDL/cpu/new/SymbolExpasion/SymbolExpasion.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ExtImm32\[25\] SymbolExpasion.v(17) " "Info (10041): Inferred latch for \"ExtImm32\[25\]\" at SymbolExpasion.v(17)" {  } { { "SymbolExpasion.v" "" { Text "D:/编程/verilog HDL/cpu/new/SymbolExpasion/SymbolExpasion.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ExtImm32\[26\] SymbolExpasion.v(17) " "Info (10041): Inferred latch for \"ExtImm32\[26\]\" at SymbolExpasion.v(17)" {  } { { "SymbolExpasion.v" "" { Text "D:/编程/verilog HDL/cpu/new/SymbolExpasion/SymbolExpasion.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ExtImm32\[27\] SymbolExpasion.v(17) " "Info (10041): Inferred latch for \"ExtImm32\[27\]\" at SymbolExpasion.v(17)" {  } { { "SymbolExpasion.v" "" { Text "D:/编程/verilog HDL/cpu/new/SymbolExpasion/SymbolExpasion.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ExtImm32\[28\] SymbolExpasion.v(17) " "Info (10041): Inferred latch for \"ExtImm32\[28\]\" at SymbolExpasion.v(17)" {  } { { "SymbolExpasion.v" "" { Text "D:/编程/verilog HDL/cpu/new/SymbolExpasion/SymbolExpasion.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ExtImm32\[29\] SymbolExpasion.v(17) " "Info (10041): Inferred latch for \"ExtImm32\[29\]\" at SymbolExpasion.v(17)" {  } { { "SymbolExpasion.v" "" { Text "D:/编程/verilog HDL/cpu/new/SymbolExpasion/SymbolExpasion.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ExtImm32\[30\] SymbolExpasion.v(17) " "Info (10041): Inferred latch for \"ExtImm32\[30\]\" at SymbolExpasion.v(17)" {  } { { "SymbolExpasion.v" "" { Text "D:/编程/verilog HDL/cpu/new/SymbolExpasion/SymbolExpasion.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ExtImm32\[31\] SymbolExpasion.v(17) " "Info (10041): Inferred latch for \"ExtImm32\[31\]\" at SymbolExpasion.v(17)" {  } { { "SymbolExpasion.v" "" { Text "D:/编程/verilog HDL/cpu/new/SymbolExpasion/SymbolExpasion.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "48 " "Info: Implemented 48 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Info: Implemented 16 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Info: Implemented 32 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "165 " "Info: Allocated 165 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jul 17 00:49:59 2010 " "Info: Processing ended: Sat Jul 17 00:49:59 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
