Source Block: hdl/library/jesd204/axi_jesd204_tx/jesd204_up_tx.v@74:84@HdlIdDef

  input [1:0] core_status_state,
  input [NUM_LINKS-1:0] core_status_sync
);

reg [31:0] up_cfg_ilas_data[0:NUM_LANES-1][0:3];
reg up_ctrl_manual_sync_request = 1'b0;

wire [1:0] up_status_state;
wire [NUM_LINKS-1:0] up_status_sync;


Diff Content:
- 79 reg [31:0] up_cfg_ilas_data[0:NUM_LANES-1][0:3];

Clone Blocks:
Clone Blocks 1:
hdl/library/jesd204/axi_jesd204_tx/jesd204_up_tx.v@75:85
  input [1:0] core_status_state,
  input [NUM_LINKS-1:0] core_status_sync
);

reg [31:0] up_cfg_ilas_data[0:NUM_LANES-1][0:3];
reg up_ctrl_manual_sync_request = 1'b0;

wire [1:0] up_status_state;
wire [NUM_LINKS-1:0] up_status_sync;

sync_bits #(

Clone Blocks 2:
hdl/library/jesd204/axi_jesd204_tx/jesd204_up_tx.v@78:88

reg [31:0] up_cfg_ilas_data[0:NUM_LANES-1][0:3];
reg up_ctrl_manual_sync_request = 1'b0;

wire [1:0] up_status_state;
wire [NUM_LINKS-1:0] up_status_sync;

sync_bits #(
  .NUM_OF_BITS (NUM_LINKS))
i_cdc_sync (
  .in_bits(core_status_sync),

Clone Blocks 3:
hdl/library/jesd204/axi_jesd204_tx/jesd204_up_tx.v@77:87
);

reg [31:0] up_cfg_ilas_data[0:NUM_LANES-1][0:3];
reg up_ctrl_manual_sync_request = 1'b0;

wire [1:0] up_status_state;
wire [NUM_LINKS-1:0] up_status_sync;

sync_bits #(
  .NUM_OF_BITS (NUM_LINKS))
i_cdc_sync (

