From 14c1c089f370b43fd0e489ee6bf24ee2673c6fd8 Mon Sep 17 00:00:00 2001
From: zexceed12300 <zexceed12300@gmail.com>
Date: Sun, 9 Aug 2020 19:47:50 +0000
Subject: [PATCH 1/8] oc-gpu-upto-650MHz-&-BIMC-up-to-1066MHz

---
 arch/arm/boot/dts/qcom/msm8953-gpu.dtsi       | 56 ++++++++++++-------
 arch/arm/boot/dts/qcom/msm8953-regulator.dtsi |  9 +--
 arch/arm/boot/dts/qcom/msm8953_rosy.dtsi      |  3 +-
 arch/arm/boot/dts/qcom/sdm450_rosy.dtsi       | 44 +++++++++------
 drivers/clk/msm/clock-gcc-8953.c              |  1 +
 5 files changed, 70 insertions(+), 43 deletions(-)

diff --git a/arch/arm/boot/dts/qcom/msm8953-gpu.dtsi b/arch/arm/boot/dts/qcom/msm8953-gpu.dtsi
index 1e6a9c3b..82dd36ad 100644
--- a/arch/arm/boot/dts/qcom/msm8953-gpu.dtsi
+++ b/arch/arm/boot/dts/qcom/msm8953-gpu.dtsi
@@ -53,7 +53,8 @@
 			< 5859 >, /* 7. DDR:768.00 MHz BIMC: 384.00 MHz */
 			< 6152 >, /* 8. DDR:806.40 MHz BIMC: 403.20 MHz */
 			< 6445 >, /* 9. DDR:844.80 MHz BIMC: 422.40 MHz */
-			< 7104 >; /*10. DDR:931.20 MHz BIMC: 465.60 MHz */
+			< 7104 >, /*10. DDR:931.20 MHz BIMC: 465.60 MHz */
+			< 8132 >; /*10. DDR:1066.0 MHz BIMC: 533.00 MHz */
 	};
 
 	msm_gpu: qcom,kgsl-3d0@1c00000 {
@@ -67,7 +68,10 @@
 		qcom,id = <0>;
 		qcom,chipid = <0x05000600>;
 
-		qcom,initial-pwrlevel = <4>;
+		qcom,initial-pwrlevel = <7>;
+		
+		/* Enable gpu cooling device */
+		#cooling-cells =  <2>;
 
 		qcom,idle-timeout = <80>; //msecs
 		qcom,deep-nap-timeout = <100>; //msecs
@@ -93,7 +97,7 @@
 		qcom,bus-control;
 		qcom,bus-width = <16>;
 		qcom,msm-bus,name = "grp3d";
-		qcom,msm-bus,num-cases = <11>;
+		qcom,msm-bus,num-cases = <12>;
 		qcom,msm-bus,num-paths = <1>;
 		qcom,msm-bus,vectors-KBps =
 				<26 512 0 0>,	     /*  off          */
@@ -106,7 +110,8 @@
 				<26 512 0 6144000>, /* 7. 768.00 MHz */
 				<26 512 0 6451200>, /* 8. 806.40 MHz */
 				<26 512 0 6758400>, /* 9. 844.80 MHz */
-				<26 512 0 7449600>; /*10. 931.20 MHz */
+				<26 512 0 7449600>, /*10. 931.20 MHz */
+				<26 512 0 8528000>; /*11. 1066.0 MHz */
 
 		/* GDSC regulator names */
 		regulator-names = "vddcx", "vdd";
@@ -138,7 +143,7 @@
 		qcom,ca-busy-penalty = <12000>;
 
 		/* Context aware jump target power level */
-		qcom,ca-target-pwrlevel = <3>;
+		qcom,ca-target-pwrlevel = <4>;
 
 		/* GPU Mempools */
 		qcom,gpu-mempools {
@@ -167,18 +172,27 @@
 
 			compatible = "qcom,gpu-pwrlevels";
 
-			/* TURBO */
+			/* TURBO+ */
 			qcom,gpu-pwrlevel@0 {
 				reg = <0>;
 				qcom,gpu-freq = <650000000>;
+				qcom,bus-freq = <11>;
+				qcom,bus-min = <11>;
+				qcom,bus-max = <11>;
+			};
+			
+			/* TURBO */
+			qcom,gpu-pwrlevel@1 {
+				reg = <1>;
+				qcom,gpu-freq = <600000000>;
 				qcom,bus-freq = <10>;
-				qcom,bus-min = <10>;
+				qcom,bus-min = <9>;
 				qcom,bus-max = <10>;
 			};
 
 			/* NOM+ */
-			qcom,gpu-pwrlevel@1 {
-				reg = <1>;
+			qcom,gpu-pwrlevel@2 {
+				reg = <2>;
 				qcom,gpu-freq = <560000000>;
 				qcom,bus-freq = <10>;
 				qcom,bus-min = <8>;
@@ -186,8 +200,8 @@
 			};
 
 			/* NOM */
-			qcom,gpu-pwrlevel@2 {
-				reg = <2>;
+			qcom,gpu-pwrlevel@3 {
+				reg = <3>;
 				qcom,gpu-freq = <510000000>;
 				qcom,bus-freq = <9>;
 				qcom,bus-min = <6>;
@@ -195,8 +209,8 @@
 			};
 
 			/* SVS+ */
-			qcom,gpu-pwrlevel@3 {
-				reg = <3>;
+			qcom,gpu-pwrlevel@4 {
+				reg = <4>;
 				qcom,gpu-freq = <400000000>;
 				qcom,bus-freq = <7>;
 				qcom,bus-min = <5>;
@@ -204,8 +218,8 @@
 			};
 
 			/* SVS */
-			qcom,gpu-pwrlevel@4 {
-				reg = <4>;
+			qcom,gpu-pwrlevel@5 {
+				reg = <5>;
 				qcom,gpu-freq = <320000000>;
 				qcom,bus-freq = <4>;
 				qcom,bus-min = <2>;
@@ -213,8 +227,8 @@
 			};
 
 		       /* Low SVS */
-			qcom,gpu-pwrlevel@5 {
-				reg = <5>;
+			qcom,gpu-pwrlevel@6 {
+				reg = <6>;
 				qcom,gpu-freq = <216000000>;
 				qcom,bus-freq = <1>;
 				qcom,bus-min = <1>;
@@ -222,16 +236,16 @@
 			};
 
 		       /* Min SVS */
-			qcom,gpu-pwrlevel@6 {
-				reg = <6>;
+			qcom,gpu-pwrlevel@7 {
+				reg = <7>;
 				qcom,gpu-freq = <133300000>;
 				qcom,bus-freq = <1>;
 				qcom,bus-min = <1>;
 				qcom,bus-max = <4>;
 			};
 			/* XO */
-			qcom,gpu-pwrlevel@7 {
-				reg = <7>;
+			qcom,gpu-pwrlevel@8 {
+				reg = <8>;
 				qcom,gpu-freq = <19200000>;
 				qcom,bus-freq = <0>;
 				qcom,bus-min = <0>;
diff --git a/arch/arm/boot/dts/qcom/msm8953-regulator.dtsi b/arch/arm/boot/dts/qcom/msm8953-regulator.dtsi
index 0d4601b2..619a6abb 100644
--- a/arch/arm/boot/dts/qcom/msm8953-regulator.dtsi
+++ b/arch/arm/boot/dts/qcom/msm8953-regulator.dtsi
@@ -887,14 +887,14 @@
 
 		regulator-name = "msm_gfx_ldo";
 		regulator-min-microvolt = <1>;
-		regulator-max-microvolt = <7>;
+		regulator-max-microvolt = <8>;
 
 		qcom,ldo-voltage-ceiling = <620000 680000 750000>;
 		qcom,ldo-voltage-floor =   <510000 510000 600000>;
 
-		qcom,num-corners = <7>;
+		qcom,num-corners = <8>;
 		qcom,num-ldo-corners = <3>;
-		qcom,ldo-enable-corner-map = <1 1 1 0 0 0 0>;
+		qcom,ldo-enable-corner-map = <1 1 1 0 0 0 0 0>;
 		qcom,init-corner = <4>;
 
 		vdd-cx-supply = <&pm8953_s2_level>;
@@ -904,10 +904,11 @@
 					<RPM_SMD_REGULATOR_LEVEL_SVS_PLUS>,
 					<RPM_SMD_REGULATOR_LEVEL_NOM>,
 					<RPM_SMD_REGULATOR_LEVEL_NOM_PLUS>,
+					<RPM_SMD_REGULATOR_LEVEL_TURBO>,
 					<RPM_SMD_REGULATOR_LEVEL_TURBO>;
 
 		mem-acc-supply = <&gfx_mem_acc>;
-		qcom,mem-acc-corner-map = <1 1 1 2 2 2 2>;
+		qcom,mem-acc-corner-map = <1 1 1 2 2 2 2 2>;
 		qcom,ldo-init-voltage-adjustment = <35000 25000 0>;
 	};
 
diff --git a/arch/arm/boot/dts/qcom/msm8953_rosy.dtsi b/arch/arm/boot/dts/qcom/msm8953_rosy.dtsi
index 3cb8e0e3..d33a4e9c 100644
--- a/arch/arm/boot/dts/qcom/msm8953_rosy.dtsi
+++ b/arch/arm/boot/dts/qcom/msm8953_rosy.dtsi
@@ -1012,7 +1012,8 @@
 			< 400000000   4 >,  /* SVS Plus  */
 			< 510000000   5 >,  /* NOM       */
 			< 560000000   6 >,  /* Nom Plus  */
-			< 650000000   7 >;  /* Turbo     */
+			< 600000000   7 >,  /* Turbo     */
+			< 650000000   8 >;  /* Turbo Plus */
 		#clock-cells = <1>;
 	};
 
diff --git a/arch/arm/boot/dts/qcom/sdm450_rosy.dtsi b/arch/arm/boot/dts/qcom/sdm450_rosy.dtsi
index 21109d21..5214cb51 100644
--- a/arch/arm/boot/dts/qcom/sdm450_rosy.dtsi
+++ b/arch/arm/boot/dts/qcom/sdm450_rosy.dtsi
@@ -34,7 +34,8 @@
 		< 400000000   4 >,  /* SVS Plus  */
 		< 510000000   5 >,  /* NOM       */
 		< 560000000   6 >,  /* Nom Plus  */
-		< 600000000   7 >;  /* Turbo     */
+		< 600000000   7 >,  /* Turbo     */
+		< 650000000   8 >;  /* Turbo Plus */
 };
 
 /* GPU Overrides*/
@@ -47,10 +48,19 @@
 		#size-cells = <0>;
 
 		compatible = "qcom,gpu-pwrlevels";
-
-		/* TURBO */
+		
+		/* TURBO+ */
 		qcom,gpu-pwrlevel@0 {
 			reg = <0>;
+			qcom,gpu-freq = <650000000>;
+			qcom,bus-freq = <11>;
+			qcom,bus-min = <11>;
+			qcom,bus-max = <11>;
+		};
+		
+		/* TURBO */
+		qcom,gpu-pwrlevel@1 {
+			reg = <1>;
 			qcom,gpu-freq = <600000000>;
 			qcom,bus-freq = <10>;
 			qcom,bus-min = <9>;
@@ -58,8 +68,8 @@
 		};
 
 		/* NOM+ */
-		qcom,gpu-pwrlevel@1 {
-			reg = <1>;
+		qcom,gpu-pwrlevel@2 {
+			reg = <2>;
 			qcom,gpu-freq = <560000000>;
 			qcom,bus-freq = <10>;
 			qcom,bus-min = <8>;
@@ -67,8 +77,8 @@
 		};
 
 		/* NOM */
-		qcom,gpu-pwrlevel@2 {
-			reg = <2>;
+		qcom,gpu-pwrlevel@3 {
+			reg = <3>;
 			qcom,gpu-freq = <510000000>;
 			qcom,bus-freq = <9>;
 			qcom,bus-min = <6>;
@@ -76,8 +86,8 @@
 		};
 
 		/* SVS+ */
-		qcom,gpu-pwrlevel@3 {
-			reg = <3>;
+		qcom,gpu-pwrlevel@4 {
+			reg = <4>;
 			qcom,gpu-freq = <400000000>;
 			qcom,bus-freq = <7>;
 			qcom,bus-min = <5>;
@@ -85,8 +95,8 @@
 		};
 
 		/* SVS */
-		qcom,gpu-pwrlevel@4 {
-			reg = <4>;
+		qcom,gpu-pwrlevel@5 {
+			reg = <5>;
 			qcom,gpu-freq = <320000000>;
 			qcom,bus-freq = <4>;
 			qcom,bus-min = <2>;
@@ -94,8 +104,8 @@
 		};
 
 		/* Low SVS */
-		qcom,gpu-pwrlevel@5 {
-			reg = <5>;
+		qcom,gpu-pwrlevel@6 {
+			reg = <6>;
 			qcom,gpu-freq = <216000000>;
 			qcom,bus-freq = <1>;
 			qcom,bus-min = <1>;
@@ -103,16 +113,16 @@
 		};
 
 		/* Min SVS */
-		qcom,gpu-pwrlevel@6 {
-			reg = <6>;
+		qcom,gpu-pwrlevel@7 {
+			reg = <7>;
 			qcom,gpu-freq = <133300000>;
 			qcom,bus-freq = <1>;
 			qcom,bus-min = <1>;
 			qcom,bus-max = <4>;
 		};
 		/* XO */
-		qcom,gpu-pwrlevel@7 {
-			reg = <7>;
+		qcom,gpu-pwrlevel@8 {
+			reg = <8>;
 			qcom,gpu-freq = <19200000>;
 			qcom,bus-freq = <0>;
 			qcom,bus-min = <0>;
diff --git a/drivers/clk/msm/clock-gcc-8953.c b/drivers/clk/msm/clock-gcc-8953.c
index 948adeca..835555d5 100644
--- a/drivers/clk/msm/clock-gcc-8953.c
+++ b/drivers/clk/msm/clock-gcc-8953.c
@@ -407,6 +407,7 @@ static struct clk_freq_tbl ftbl_gfx3d_clk_src_sdm450[] = {
 	F_MM( 510000000,    1020000000,               gpll3,    1,    0,     0),
 	F_MM( 560000000,    1120000000,               gpll3,    1,    0,     0),
 	F_MM( 600000000,    1200000000,               gpll3,    1,    0,     0),
+	F_MM( 650000000,    1300000000,               gpll3,    1,    0,     0),
 	F_END
 };
 
-- 
2.25.0

