ENOMEM	,	V_55
hsdk_pll_clk	,	V_1
err_unmap_spec_regs	,	V_68
"write configurarion: %#x\n"	,	L_1
core_pll_devdata	,	V_69
hw	,	V_22
prate	,	V_30
dev	,	V_16
spec_regs	,	V_40
band	,	V_14
CGU_PLL_CTRL_IDIV_MASK	,	V_27
val	,	V_4
init	,	V_52
clk	,	V_2
HSDK_PLL_MAX_LOCK_TIME	,	V_36
of_device_get_match_data	,	F_27
do_div	,	F_12
to_hsdk_pll_clk	,	F_9
node	,	V_65
of_clk_get_parent_name	,	F_25
"failed to map pll registers\n"	,	L_8
hsdk_pll_set_cfg	,	F_5
pr_err	,	F_35
CREG_CORE_IF_CLK_DIV_2	,	V_39
of_node	,	V_58
of_clk_get_parent_count	,	F_26
CREG_CORE_IF_CLK_DIV_1	,	V_41
GFP_KERNEL	,	V_54
device	,	V_53
hsdk_pll_recalc_rate	,	F_11
err_unmap_comm_regs	,	V_67
CGU_PLL_CTRL_BAND_SHIFT	,	V_15
CGU_PLL_CTRL_FBDIV_SHIFT	,	V_11
hsdk_pll_clk_remove	,	F_30
kfree	,	F_38
update_rate	,	V_42
hsdk_pll_round_rate	,	F_13
CGU_PLL_CTRL_IDIV_SHIFT	,	V_9
device_node	,	V_64
CORE_IF_CLK_THRESHOLD_HZ	,	V_38
hsdk_pll_is_locked	,	F_7
CGU_PLL_STATUS_LOCK	,	V_19
clk_hw_register	,	F_36
clk_hw	,	V_21
devm_ioremap_resource	,	F_22
devm_clk_hw_register	,	F_28
cfg	,	V_7
i	,	V_31
"wrong clock parents number: %u\n"	,	L_5
regs	,	V_5
CGU_PLL_STATUS_ERR	,	V_20
num_parents	,	V_49
ioread32	,	F_4
EINVAL	,	V_35
pll_clk	,	V_50
of_clk_del_provider	,	F_31
"failed to add hw provider for %s clock\n"	,	L_10
__init	,	T_3
of_iomap	,	F_34
udelay	,	F_15
of_clk_hw_simple_get	,	V_63
platform_device	,	V_43
hsdk_pll_comm_update_rate	,	F_14
parent_name	,	V_48
hsdk_pll_write	,	F_1
hsdk_pll_read	,	F_3
dev_dbg	,	F_6
best_rate	,	V_32
clk_init_data	,	V_51
"current configurarion: %#x\n"	,	L_2
pdev	,	V_44
hsdk_pll_ops	,	V_60
u32	,	T_1
reg	,	V_3
"chosen best rate: %lu\n"	,	L_3
fbdiv	,	V_10
pll_devdata	,	V_34
ret	,	V_45
hsdk_pll_is_err	,	F_8
"too much clock parents: %u\n"	,	L_9
resource	,	V_46
of_hsdk_pll_clk_setup	,	F_32
iowrite32	,	F_2
hsdk_pll_clk_probe	,	F_19
PTR_ERR	,	F_24
ETIMEDOUT	,	V_37
ops	,	V_59
pll_cfg	,	V_33
name	,	V_57
idiv	,	V_8
platform_get_resource	,	F_21
CGU_PLL_CTRL_ODIV_SHIFT	,	V_13
CGU_PLL_CTRL_ODIV_MASK	,	V_29
"invalid rate=%ld, parent_rate=%ld\n"	,	L_4
devm_kzalloc	,	F_20
iounmap	,	F_37
CGU_PLL_CTRL_PD	,	V_25
CGU_PLL_SOURCE_MAX	,	V_62
hsdk_pll_cfg	,	V_6
dev_err	,	F_18
CGU_PLL_CTRL_FBDIV_MASK	,	V_28
parent_rate	,	V_23
mem	,	V_47
rate	,	V_24
kzalloc	,	F_33
CGU_PLL_CTRL_BYPASS	,	V_26
"No OF match data provided\n"	,	L_6
IORESOURCE_MEM	,	V_56
hsdk_pll_set_rate	,	F_17
CGU_PLL_STATUS	,	V_18
err_free_pll_clk	,	V_66
hsdk_pll_core_update_rate	,	F_16
"failed to register %s clock\n"	,	L_7
odiv	,	V_12
container_of	,	F_10
u64	,	T_2
parent_names	,	V_61
of_clk_add_hw_provider	,	F_29
CGU_PLL_CTRL	,	V_17
IS_ERR	,	F_23
