<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: decoder</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | <a href="groups.html" ><b>groups</b></a> | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a> | <a href="hvp.CVA6 Verification Master Plan.html" ><b>hvp</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_decoder'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_decoder')">decoder</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 99.12</td>
<td class="s9 cl rt"><a href="mod17.html#Line" > 99.73</a></td>
<td class="s9 cl rt"><a href="mod17.html#Cond" > 98.51</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('cva6/core/decoder.sv')">/gitlab-runner/riscv-unsecure/builds/pcHoz_AFu/12/riscv/nonsecure/cva6/core/decoder.sv</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod17.html#inst_tag_25"  onclick="showContent('inst_tag_25')">uvmt_cva6_tb.cva6_dut_wrap.cva6_tb_wrapper_i.cva6_only_pipeline.i_cva6_pipeline.id_stage_i.genblk2[0].decoder_i</a></td>
<td class="s9 cl rt"> 99.12</td>
<td class="s9 cl rt"><a href="mod17.html#Line" > 99.73</a></td>
<td class="s9 cl rt"><a href="mod17.html#Cond" > 98.51</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='tag_decoder'>
<hr>
<a name="inst_tag_25"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy.html#tag_urg_inst_25" >uvmt_cva6_tb.cva6_dut_wrap.cva6_tb_wrapper_i.cva6_only_pipeline.i_cva6_pipeline.id_stage_i.genblk2[0].decoder_i</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 99.12</td>
<td class="s9 cl rt"><a href="mod17.html#Line" > 99.73</a></td>
<td class="s9 cl rt"><a href="mod17.html#Cond" > 98.51</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 99.12</td>
<td class="s9 cl rt"> 99.73</td>
<td class="s9 cl rt"> 98.51</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td><a href="mod89.html#inst_tag_239" >id_stage_i</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>ASSERT</td></tr><tr>
<td colspan=5>no children</td>
</tr></table><br clear=all>
</div>
</div>
<hr>
Since this is the module's only instance, the coverage report is the same as for the module.</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_decoder'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod17.html" >decoder</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">TOTAL</td><td></td><td>376</td><td>375</td><td>99.73</td></tr>
<tr class="s9"><td class="lf">ALWAYS</td><td>163</td><td>318</td><td>317</td><td>99.69</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1497</td><td>24</td><td>24</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1581</td><td>34</td><td>34</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
162                     
163        1/1              imm_select                             = NOIMM;
164        1/1              is_control_flow_instr_o                = 1'b0;
165        1/1              illegal_instr                          = 1'b0;
166        1/1              illegal_instr_non_bm                   = 1'b0;
167        1/1              illegal_instr_bm                       = 1'b0;
168        1/1              illegal_instr_zic                      = 1'b0;
169        1/1              virtual_illegal_instr                  = 1'b0;
170        1/1              instruction_o.pc                       = pc_i;
171        1/1              instruction_o.trans_id                 = '0;
172        1/1              instruction_o.fu                       = NONE;
173        1/1              instruction_o.op                       = ariane_pkg::ADD;
174        1/1              instruction_o.rs1                      = '0;
175        1/1              instruction_o.rs2                      = '0;
176        1/1              instruction_o.rd                       = '0;
177        1/1              instruction_o.use_pc                   = 1'b0;
178        1/1              instruction_o.is_compressed            = is_compressed_i;
179        1/1              instruction_o.is_macro_instr           = is_macro_instr_i;
180        1/1              instruction_o.is_last_macro_instr      = is_last_macro_instr_i;
181        1/1              instruction_o.is_double_rd_macro_instr = is_double_rd_macro_instr_i;
182        1/1              instruction_o.use_zimm                 = 1'b0;
183        1/1              instruction_o.bp                       = branch_predict_i;
184        1/1              instruction_o.vfp                      = 1'b0;
185        1/1              instruction_o.is_zcmt                  = is_zcmt_i;
186        1/1              ecall                                  = 1'b0;
187        1/1              ebreak                                 = 1'b0;
188        1/1              check_fprm                             = 1'b0;
189                     
190        1/1              if (~ex_i.valid) begin
191        1/1                case (instr.rtype.opcode)
192                             riscv::OpcodeSystem: begin
193        1/1                    instruction_o.fu = CSR;
194        1/1                    instruction_o.rs1 = instr.itype.rs1;
195        1/1                    instruction_o.rs2 = instr.rtype.rs2;   //IMPROVEMENT: needs to be checked if better way is available
196        1/1                    instruction_o.rd = instr.itype.rd;
197                     
198        1/1                    unique case (instr.itype.funct3)
199                                 3'b000: begin
200                                   // check if the RD and and RS1 fields are zero, this may be reset for the SENCE.VMA instruction
201        1/1                        if (instr.itype.rs1 != '0 || instr.itype.rd != '0) begin
202        1/1                          if (CVA6Cfg.RVH &amp;&amp; v_i) begin
203        <font color = "grey">unreachable  </font>                  virtual_illegal_instr = 1'b1;
204                                     end else begin
205        1/1                            illegal_instr = 1'b1;
206                                     end
207                                   end
                        MISSING_ELSE
208                                   // decode the immiediate field
209        1/1                        case (instr.itype.imm)
210                                     // ECALL -&gt; inject exception
211        1/1                          12'b0: ecall = 1'b1;
212                                     // EBREAK -&gt; inject exception
213        1/1                          12'b1: ebreak = 1'b1;
214                                     // SRET
215                                     12'b1_0000_0010: begin
216        1/1                            if (CVA6Cfg.RVS) begin
217        <font color = "grey">unreachable  </font>                    instruction_o.op = ariane_pkg::SRET;
218                                         // check privilege level, SRET can only be executed in S and M mode
219                                         // we'll just decode an illegal instruction if we are in the wrong privilege level
220        <font color = "grey">unreachable  </font>                    if (CVA6Cfg.RVU &amp;&amp; priv_lvl_i == riscv::PRIV_LVL_U) begin
221        <font color = "grey">unreachable  </font>                      if (CVA6Cfg.RVH &amp;&amp; v_i) begin
222        <font color = "grey">unreachable  </font>                        virtual_illegal_instr = 1'b1;
223                                           end else begin
224        <font color = "grey">unreachable  </font>                        illegal_instr = 1'b1;
225                                           end
226                                           //  do not change privilege level if this is an illegal instruction
227        <font color = "grey">unreachable  </font>                      instruction_o.op = ariane_pkg::ADD;
228                                         end
                   <font color = "red">==>  MISSING_ELSE</font>
229                                         // if we are in S-Mode and Trap SRET (tsr) is set -&gt; trap on illegal instruction
230        <font color = "grey">unreachable  </font>                    if (priv_lvl_i == riscv::PRIV_LVL_S &amp;&amp; tsr_i) begin
231        <font color = "grey">unreachable  </font>                      if (CVA6Cfg.RVH &amp;&amp; v_i) begin
232        <font color = "grey">unreachable  </font>                        virtual_illegal_instr = 1'b1;
233                                           end else begin
234        <font color = "grey">unreachable  </font>                        illegal_instr = 1'b1;
235                                           end
236                                           //  do not change privilege level if this is an illegal instruction
237        <font color = "grey">unreachable  </font>                      instruction_o.op = ariane_pkg::ADD;
238                                         end
                   <font color = "red">==>  MISSING_ELSE</font>
239                                       end else begin
240        1/1                              illegal_instr = 1'b1;
241        1/1                              instruction_o.op = ariane_pkg::ADD;
242                                       end
243                                     end
244                                     // MRET
245                                     12'b11_0000_0010: begin
246        1/1                            instruction_o.op = ariane_pkg::MRET;
247                                       // check privilege level, MRET can only be executed in M mode
248                                       // otherwise we decode an illegal instruction
249        1/1                            if ((CVA6Cfg.RVS &amp;&amp; priv_lvl_i == riscv::PRIV_LVL_S) || (CVA6Cfg.RVU &amp;&amp; priv_lvl_i == riscv::PRIV_LVL_U))
250        <font color = "grey">unreachable  </font>                    illegal_instr = 1'b1;
                        MISSING_ELSE
251                                     end
252                                     // DRET
253                                     12'b111_1011_0010: begin
254        1/1                            instruction_o.op = ariane_pkg::DRET;
255        1/1                            if (CVA6Cfg.DebugEn) begin
256                                         // check that we are in debug mode when executing this instruction
257        <font color = "grey">unreachable  </font>                    illegal_instr = (!debug_mode_i) ? 1'b1 : illegal_instr;
258                                       end else begin
259        1/1                              illegal_instr = 1'b1;
260                                       end
261                                     end
262                                     // WFI
263                                     12'b1_0000_0101: begin
264        1/1                            instruction_o.op = ariane_pkg::WFI;
265                                       // if timeout wait is set, trap on an illegal instruction in S Mode
266                                       // (after 0 cycles timeout)
267        1/1                            if (CVA6Cfg.RVS &amp;&amp; priv_lvl_i == riscv::PRIV_LVL_S &amp;&amp; tw_i) begin
268        <font color = "grey">unreachable  </font>                    illegal_instr = 1'b1;
269        <font color = "grey">unreachable  </font>                    instruction_o.op = ariane_pkg::ADD;
270                                       end
                        MISSING_ELSE
271        1/1                            if (CVA6Cfg.RVH &amp;&amp; priv_lvl_i == riscv::PRIV_LVL_S &amp;&amp; v_i &amp;&amp; vtw_i &amp;&amp; !tw_i) begin
272        <font color = "grey">unreachable  </font>                    virtual_illegal_instr = 1'b1;
273        <font color = "grey">unreachable  </font>                    instruction_o.op = ariane_pkg::ADD;
274                                       end
                        MISSING_ELSE
275                                       // we don't support U mode interrupts so WFI is illegal in this context
276        1/1                            if (CVA6Cfg.RVU &amp;&amp; priv_lvl_i == riscv::PRIV_LVL_U) begin
277        <font color = "grey">unreachable  </font>                    if (CVA6Cfg.RVH &amp;&amp; v_i) virtual_illegal_instr = 1'b1;
278        <font color = "grey">unreachable  </font>                    else illegal_instr = 1'b1;
279        <font color = "grey">unreachable  </font>                    instruction_o.op = ariane_pkg::ADD;
280                                       end
                        MISSING_ELSE
281                                     end
282                                     // SFENCE.VMA
283                                     default: begin
284        1/1                            if (instr.instr[31:25] == 7'b1001) begin
285                                         // check privilege level, SFENCE.VMA can only be executed in M/S mode
286                                         // only if S mode is supported
287                                         // otherwise decode an illegal instruction
288        1/1                              if (CVA6Cfg.RVH &amp;&amp; v_i) begin
289        <font color = "grey">unreachable  </font>                      virtual_illegal_instr = (priv_lvl_i == riscv::PRIV_LVL_S) ? 1'b0 : 1'b1;
290                                         end else begin
291        1/1                                illegal_instr    = (CVA6Cfg.RVS &amp;&amp; (priv_lvl_i inside {riscv::PRIV_LVL_M, riscv::PRIV_LVL_S}) &amp;&amp; instr.itype.rd == '0) ? 1'b0 : 1'b1;
292                                         end
293        1/1                              instruction_o.op = ariane_pkg::SFENCE_VMA;
294                                         // check TVM flag and intercept SFENCE.VMA call if necessary
295        1/1                              if (CVA6Cfg.RVS &amp;&amp; priv_lvl_i == riscv::PRIV_LVL_S &amp;&amp; tvm_i) begin
296        <font color = "grey">unreachable  </font>                      if (CVA6Cfg.RVH &amp;&amp; v_i) virtual_illegal_instr = 1'b1;
297        <font color = "grey">unreachable  </font>                      else illegal_instr = 1'b1;
298                                         end
                        MISSING_ELSE
299        1/1                            end else if (CVA6Cfg.RVH) begin
300        <font color = "grey">unreachable  </font>                    if (instr.instr[31:25] == 7'b10001) begin
301                                           // check privilege level, HFENCE.VVMA can only be executed in M/S mode
302                                           // otherwise decode an illegal instruction or virtual illegal instruction
303        <font color = "grey">unreachable  </font>                      if (v_i) begin
304        <font color = "grey">unreachable  </font>                        virtual_illegal_instr = 1'b1;
305                                           end else begin
306        <font color = "grey">unreachable  </font>                        illegal_instr    = (priv_lvl_i inside {riscv::PRIV_LVL_M, riscv::PRIV_LVL_S}) ? 1'b0 : 1'b1;
307                                           end
308        <font color = "grey">unreachable  </font>                      instruction_o.op = ariane_pkg::HFENCE_VVMA;
309        <font color = "grey">unreachable  </font>                    end else if (instr.instr[31:25] == 7'b110001) begin
310                                           // check privilege level, HFENCE.GVMA can only be executed in M/S mode
311                                           // otherwise decode an illegal instruction or virtual illegal instruction
312        <font color = "grey">unreachable  </font>                      if (v_i) begin
313        <font color = "grey">unreachable  </font>                        virtual_illegal_instr = 1'b1;
314                                           end else begin
315        <font color = "grey">unreachable  </font>                        illegal_instr    = (priv_lvl_i inside {riscv::PRIV_LVL_M, riscv::PRIV_LVL_S}) ? 1'b0 : 1'b1;
316                                           end
317        <font color = "grey">unreachable  </font>                      instruction_o.op = ariane_pkg::HFENCE_GVMA;
318                                           // check TVM flag and intercept HFENCE.GVMA call if necessary
319        <font color = "grey">unreachable  </font>                      if (priv_lvl_i == riscv::PRIV_LVL_S &amp;&amp; !v_i &amp;&amp; tvm_i) illegal_instr = 1'b1;
                   <font color = "red">==>  MISSING_ELSE</font>
320                                         end else begin
321        <font color = "grey">unreachable  </font>                      illegal_instr = 1'b1;
322                                         end
323                                       end else begin
324        1/1                              illegal_instr = 1'b1;
325                                       end
326                                     end
327                                   endcase
328                                 end
329                                 3'b100: begin
330                                   // Hypervisor load/store instructions
331        1/1                        if (CVA6Cfg.RVH) begin
332        <font color = "grey">unreachable  </font>                if (instr.instr[25] != 1'b0) begin
333        <font color = "grey">unreachable  </font>                  instruction_o.fu = STORE;
334        <font color = "grey">unreachable  </font>                  imm_select = NOIMM;
335        <font color = "grey">unreachable  </font>                  instruction_o.rs1 = instr.stype.rs1;
336        <font color = "grey">unreachable  </font>                  instruction_o.rs2 = instr.stype.rs2;
337                                     end else begin
338        <font color = "grey">unreachable  </font>                  instruction_o.fu = LOAD;
339        <font color = "grey">unreachable  </font>                  imm_select = NOIMM;
340        <font color = "grey">unreachable  </font>                  instruction_o.rs1 = instr.itype.rs1;
341        <font color = "grey">unreachable  </font>                  instruction_o.rd = instr.itype.rd;
342                                     end
343                     
344                                     // Hypervisor load/store instructions when V=1 cause virtual instruction
345        <font color = "grey">unreachable  </font>                if (v_i) virtual_illegal_instr = 1'b1;
346                                     // Hypervisor load/store instructions in U-mode when hstatus.HU=0 cause an illegal instruction trap.
347        <font color = "grey">unreachable  </font>                else if (!hu_i &amp;&amp; priv_lvl_i == riscv::PRIV_LVL_U) illegal_instr = 1'b1;
                   <font color = "red">==>  MISSING_ELSE</font>
348        <font color = "grey">unreachable  </font>                unique case (instr.rtype.funct7)
349                                       7'b011_0000: begin
350        <font color = "grey">unreachable  </font>                    if (instr.rtype.rs2 == 5'b0) begin
351        <font color = "grey">unreachable  </font>                      instruction_o.op = ariane_pkg::HLV_B;
352                                         end
                   <font color = "red">==>  MISSING_ELSE</font>
353        <font color = "grey">unreachable  </font>                    if (instr.rtype.rs2 == 5'b1) begin
354        <font color = "grey">unreachable  </font>                      instruction_o.op = ariane_pkg::HLV_BU;
355                                         end
                   <font color = "red">==>  MISSING_ELSE</font>
356                                       end
357                                       7'b011_0010: begin
358        <font color = "grey">unreachable  </font>                    if (instr.rtype.rs2 == 5'b0) begin
359        <font color = "grey">unreachable  </font>                      instruction_o.op = ariane_pkg::HLV_H;
360                                         end
                   <font color = "red">==>  MISSING_ELSE</font>
361        <font color = "grey">unreachable  </font>                    if (instr.rtype.rs2 == 5'b1) begin
362        <font color = "grey">unreachable  </font>                      instruction_o.op = ariane_pkg::HLV_HU;
363                                         end
                   <font color = "red">==>  MISSING_ELSE</font>
364        <font color = "grey">unreachable  </font>                    if (instr.rtype.rs2 == 5'b11) begin
365        <font color = "grey">unreachable  </font>                      instruction_o.op = ariane_pkg::HLVX_HU;
366                                         end
                   <font color = "red">==>  MISSING_ELSE</font>
367                                       end
368                                       7'b011_0100: begin
369        <font color = "grey">unreachable  </font>                    if (instr.rtype.rs2 == 5'b0) begin
370        <font color = "grey">unreachable  </font>                      instruction_o.op = ariane_pkg::HLV_W;
371                                         end
                   <font color = "red">==>  MISSING_ELSE</font>
372        <font color = "grey">unreachable  </font>                    if (instr.rtype.rs2 == 5'b1) begin
373        <font color = "grey">unreachable  </font>                      instruction_o.op = ariane_pkg::HLV_WU;
374                                         end
                   <font color = "red">==>  MISSING_ELSE</font>
375        <font color = "grey">unreachable  </font>                    if (instr.rtype.rs2 == 5'b11) begin
376        <font color = "grey">unreachable  </font>                      instruction_o.op = ariane_pkg::HLVX_WU;
377                                         end
                   <font color = "red">==>  MISSING_ELSE</font>
378                                       end
379        <font color = "grey">unreachable  </font>                  7'b011_0001: instruction_o.op = ariane_pkg::HSV_B;
380        <font color = "grey">unreachable  </font>                  7'b011_0011: instruction_o.op = ariane_pkg::HSV_H;
381        <font color = "grey">unreachable  </font>                  7'b011_0101: instruction_o.op = ariane_pkg::HSV_W;
382        <font color = "grey">unreachable  </font>                  7'b011_0110: instruction_o.op = ariane_pkg::HLV_D;
383        <font color = "grey">unreachable  </font>                  7'b011_0111: instruction_o.op = ariane_pkg::HSV_D;
384        <font color = "grey">unreachable  </font>                  default: illegal_instr = 1'b1;
385                     
386                                     endcase
387        <font color = "grey">unreachable  </font>                tinst = {
388                                       instr.rtype.funct7,
389                                       instr.rtype.rs2,
390                                       5'b0,
391                                       instr.rtype.funct3,
392                                       instr.rtype.rd,
393                                       instr.rtype.opcode
394                                     };
395                                   end else begin
396        1/1                          illegal_instr = 1'b1;
397                                   end
398                                 end
399                                 // atomically swaps values in the CSR and integer register
400                                 3'b001: begin  // CSRRW
401        1/1                        imm_select = IIMM;
402        1/1                        instruction_o.op = ariane_pkg::CSR_WRITE;
403                                 end
404                                 // atomically set values in the CSR and write back to rd
405                                 3'b010: begin  // CSRRS
406        1/1                        imm_select = IIMM;
407                                   // this is just a read
408        2/2                        if (instr.itype.rs1 == '0) instruction_o.op = ariane_pkg::CSR_READ;
409        1/1                        else instruction_o.op = ariane_pkg::CSR_SET;
410                                 end
411                                 // atomically clear values in the CSR and write back to rd
412                                 3'b011: begin  // CSRRC
413        1/1                        imm_select = IIMM;
414                                   // this is just a read
415        2/2                        if (instr.itype.rs1 == '0) instruction_o.op = ariane_pkg::CSR_READ;
416        1/1                        else instruction_o.op = ariane_pkg::CSR_CLEAR;
417                                 end
418                                 // use zimm and iimm
419                                 3'b101: begin  // CSRRWI
420        1/1                        instruction_o.rs1 = instr.itype.rs1;
421        1/1                        imm_select = IIMM;
422        1/1                        instruction_o.use_zimm = 1'b1;
423        1/1                        instruction_o.op = ariane_pkg::CSR_WRITE;
424                                 end
425                                 3'b110: begin  // CSRRSI
426        1/1                        instruction_o.rs1 = instr.itype.rs1;
427        1/1                        imm_select = IIMM;
428        1/1                        instruction_o.use_zimm = 1'b1;
429                                   // this is just a read
430        2/2                        if (instr.itype.rs1 == 5'b0) instruction_o.op = ariane_pkg::CSR_READ;
431        1/1                        else instruction_o.op = ariane_pkg::CSR_SET;
432                                 end
433                                 3'b111: begin  // CSRRCI
434        1/1                        instruction_o.rs1 = instr.itype.rs1;
435        1/1                        imm_select = IIMM;
436        1/1                        instruction_o.use_zimm = 1'b1;
437                                   // this is just a read
438        2/2                        if (instr.itype.rs1 == '0) instruction_o.op = ariane_pkg::CSR_READ;
439        1/1                        else instruction_o.op = ariane_pkg::CSR_CLEAR;
440                                 end
441        <font color = "red">0/1     ==>              default: illegal_instr = 1'b1;</font>
442                               endcase
443                             end
444                             // Memory ordering instructions
445                             riscv::OpcodeMiscMem: begin
446        1/1                    instruction_o.fu  = CSR;
447        1/1                    instruction_o.rs1 = '0;
448        1/1                    instruction_o.rs2 = '0;
449        1/1                    instruction_o.rd  = '0;
450                     
451        1/1                    case (instr.stype.funct3)
452                                 // FENCE
453                                 // Currently implemented as a whole DCache flush boldly ignoring other things
454        1/1                      3'b000:  instruction_o.op = ariane_pkg::FENCE;
455                                 // FENCE.I
456                                 3'b001:
457        1/1                      if (CVA6Cfg.RVZifencei) begin
458        <font color = "grey">unreachable  </font>              instruction_o.op = ariane_pkg::FENCE_I;
459                                 end else begin
460        1/1                        illegal_instr = 1'b1;
461                                 end
462        1/1                      default: illegal_instr = 1'b1;
463                               endcase
464                             end
465                     
466                             // --------------------------
467                             // Reg-Reg Operations
468                             // --------------------------
469                             riscv::OpcodeOp: begin
470                               // --------------------------------------------
471                               // Vectorial Floating-Point Reg-Reg Operations
472                               // --------------------------------------------
473        1/1                    if (instr.rvftype.funct2 == 2'b10) begin  // Prefix 10 for all Xfvec ops
474                                 // only generate decoder if FP extensions are enabled (static)
475        1/1                      if (CVA6Cfg.FpPresent &amp;&amp; CVA6Cfg.XFVec &amp;&amp; fs_i != riscv::Off &amp;&amp; ((CVA6Cfg.RVH &amp;&amp; (!v_i || vfs_i != riscv::Off)) || !CVA6Cfg.RVH)) begin
476                                   automatic logic allow_replication;  // control honoring of replication flag
477                     
478        <font color = "grey">unreachable  </font>              instruction_o.fu  = FPU_VEC;  // Same unit, but sets 'vectorial' signal
479        <font color = "grey">unreachable  </font>              instruction_o.rs1 = instr.rvftype.rs1;
480        <font color = "grey">unreachable  </font>              instruction_o.rs2 = instr.rvftype.rs2;
481        <font color = "grey">unreachable  </font>              instruction_o.rd  = instr.rvftype.rd;
482        <font color = "grey">unreachable  </font>              check_fprm        = 1'b1;
483        <font color = "grey">unreachable  </font>              allow_replication = 1'b1;
484                                   // decode vectorial FP instruction
485        <font color = "grey">unreachable  </font>              unique case (instr.rvftype.vecfltop)
486                                     5'b00001: begin
487        <font color = "grey">unreachable  </font>                  instruction_o.op  = ariane_pkg::FADD;  // vfadd.vfmt - Vectorial FP Addition
488        <font color = "grey">unreachable  </font>                  instruction_o.rs1 = '0;  // Operand A is set to 0
489        <font color = "grey">unreachable  </font>                  instruction_o.rs2 = instr.rvftype.rs1;  // Operand B is set to rs1
490        <font color = "grey">unreachable  </font>                  imm_select        = IIMM;  // Operand C is set to rs2
491                                     end
492                                     5'b00010: begin
493        <font color = "grey">unreachable  </font>                  instruction_o.op = ariane_pkg::FSUB;  // vfsub.vfmt - Vectorial FP Subtraction
494        <font color = "grey">unreachable  </font>                  instruction_o.rs1 = '0;  // Operand A is set to 0
495        <font color = "grey">unreachable  </font>                  instruction_o.rs2 = instr.rvftype.rs1;  // Operand B is set to rs1
496        <font color = "grey">unreachable  </font>                  imm_select = IIMM;  // Operand C is set to rs2
497                                     end
498                                     5'b00011:
499        <font color = "grey">unreachable  </font>                instruction_o.op = ariane_pkg::FMUL;  // vfmul.vfmt - Vectorial FP Multiplication
500                                     5'b00100:
501        <font color = "grey">unreachable  </font>                instruction_o.op = ariane_pkg::FDIV;  // vfdiv.vfmt - Vectorial FP Division
502                                     5'b00101: begin
503        <font color = "grey">unreachable  </font>                  instruction_o.op = ariane_pkg::VFMIN;  // vfmin.vfmt - Vectorial FP Minimum
504        <font color = "grey">unreachable  </font>                  check_fprm       = 1'b0;  // rounding mode irrelevant
505                                     end
506                                     5'b00110: begin
507        <font color = "grey">unreachable  </font>                  instruction_o.op = ariane_pkg::VFMAX;  // vfmax.vfmt - Vectorial FP Maximum
508        <font color = "grey">unreachable  </font>                  check_fprm       = 1'b0;  // rounding mode irrelevant
509                                     end
510                                     5'b00111: begin
511        <font color = "grey">unreachable  </font>                  instruction_o.op  = ariane_pkg::FSQRT;  // vfsqrt.vfmt - Vectorial FP Square Root
512        <font color = "grey">unreachable  </font>                  allow_replication = 1'b0;  // only one operand
513        <font color = "grey">unreachable  </font>                  if (instr.rvftype.rs2 != 5'b00000) illegal_instr = 1'b1;  // rs2 must be 0
                   <font color = "red">==>  MISSING_ELSE</font>
514                                     end
515                                     5'b01000: begin
516        <font color = "grey">unreachable  </font>                  instruction_o.op = ariane_pkg::FMADD; // vfmac.vfmt - Vectorial FP Multiply-Accumulate
517        <font color = "grey">unreachable  </font>                  imm_select = SIMM;  // rd into result field (upper bits don't matter)
518                                     end
519                                     5'b01001: begin
520        <font color = "grey">unreachable  </font>                  instruction_o.op = ariane_pkg::FMSUB; // vfmre.vfmt - Vectorial FP Multiply-Reduce
521        <font color = "grey">unreachable  </font>                  imm_select = SIMM;  // rd into result field (upper bits don't matter)
522                                     end
523                                     5'b01100: begin
524        <font color = "grey">unreachable  </font>                  unique case (instr.rvftype.rs2) inside // operation encoded in rs2, `inside` for matching ?
525                                         5'b00000: begin
526        <font color = "grey">unreachable  </font>                      instruction_o.rs2 = instr.rvftype.rs1; // set rs2 = rs1 so we can map FMV to SGNJ in the unit
527        <font color = "grey">unreachable  </font>                      if (instr.rvftype.repl)
528        <font color = "grey">unreachable  </font>                        instruction_o.op = ariane_pkg::FMV_X2F;  // vfmv.vfmt.x - GPR to FPR Move
529        <font color = "grey">unreachable  </font>                      else instruction_o.op = ariane_pkg::FMV_F2X;  // vfmv.x.vfmt - FPR to GPR Move
530        <font color = "grey">unreachable  </font>                      check_fprm = 1'b0;  // no rounding for moves
531                                         end
532                                         5'b00001: begin
533        <font color = "grey">unreachable  </font>                      instruction_o.op  = ariane_pkg::FCLASS; // vfclass.vfmt - Vectorial FP Classify
534        <font color = "grey">unreachable  </font>                      check_fprm = 1'b0;  // no rounding for classification
535        <font color = "grey">unreachable  </font>                      allow_replication = 1'b0;  // R must not be set
536                                         end
537                                         5'b00010:
538        <font color = "grey">unreachable  </font>                    instruction_o.op = ariane_pkg::FCVT_F2I; // vfcvt.x.vfmt - Vectorial FP to Int Conversion
539                                         5'b00011:
540        <font color = "grey">unreachable  </font>                    instruction_o.op = ariane_pkg::FCVT_I2F; // vfcvt.vfmt.x - Vectorial Int to FP Conversion
541                                         5'b001??: begin
542        <font color = "grey">unreachable  </font>                      instruction_o.op       = ariane_pkg::FCVT_F2F; // vfcvt.vfmt.vfmt - Vectorial FP to FP Conversion
543        <font color = "grey">unreachable  </font>                      instruction_o.rs2 = instr.rvftype.rd; // set rs2 = rd as target vector for conversion
544        <font color = "grey">unreachable  </font>                      imm_select = IIMM;  // rs2 holds part of the intruction
545                                           // TODO CHECK R bit for valid fmt combinations
546                                           // determine source format
547        <font color = "grey">unreachable  </font>                      unique case (instr.rvftype.rs2[21:20])
548                                             // Only process instruction if corresponding extension is active (static)
549        <font color = "grey">unreachable  </font>                        2'b00:   if (~CVA6Cfg.RVFVec) illegal_instr = 1'b1;
                   <font color = "red">==>  MISSING_ELSE</font>
550        <font color = "grey">unreachable  </font>                        2'b01:   if (~CVA6Cfg.XF16ALTVec) illegal_instr = 1'b1;
                   <font color = "red">==>  MISSING_ELSE</font>
551        <font color = "grey">unreachable  </font>                        2'b10:   if (~CVA6Cfg.XF16Vec) illegal_instr = 1'b1;
                   <font color = "red">==>  MISSING_ELSE</font>
552        <font color = "grey">unreachable  </font>                        2'b11:   if (~CVA6Cfg.XF8Vec) illegal_instr = 1'b1;
                   <font color = "red">==>  MISSING_ELSE</font>
553        <font color = "grey">unreachable  </font>                        default: illegal_instr = 1'b1;
554                                           endcase
555                                         end
556        <font color = "grey">unreachable  </font>                    default: illegal_instr = 1'b1;
557                                       endcase
558                                     end
559                                     5'b01101: begin
560        <font color = "grey">unreachable  </font>                  check_fprm = 1'b0;  // no rounding for sign-injection
561        <font color = "grey">unreachable  </font>                  instruction_o.op = ariane_pkg::VFSGNJ; // vfsgnj.vfmt - Vectorial FP Sign Injection
562                                     end
563                                     5'b01110: begin
564        <font color = "grey">unreachable  </font>                  check_fprm = 1'b0;  // no rounding for sign-injection
565        <font color = "grey">unreachable  </font>                  instruction_o.op = ariane_pkg::VFSGNJN; // vfsgnjn.vfmt - Vectorial FP Negated Sign Injection
566                                     end
567                                     5'b01111: begin
568        <font color = "grey">unreachable  </font>                  check_fprm = 1'b0;  // no rounding for sign-injection
569        <font color = "grey">unreachable  </font>                  instruction_o.op = ariane_pkg::VFSGNJX; // vfsgnjx.vfmt - Vectorial FP XORed Sign Injection
570                                     end
571                                     5'b10000: begin
572        <font color = "grey">unreachable  </font>                  check_fprm       = 1'b0;  // no rounding for comparisons
573        <font color = "grey">unreachable  </font>                  instruction_o.op = ariane_pkg::VFEQ;  // vfeq.vfmt - Vectorial FP Equality
574                                     end
575                                     5'b10001: begin
576        <font color = "grey">unreachable  </font>                  check_fprm       = 1'b0;  // no rounding for comparisons
577        <font color = "grey">unreachable  </font>                  instruction_o.op = ariane_pkg::VFNE;  // vfne.vfmt - Vectorial FP Non-Equality
578                                     end
579                                     5'b10010: begin
580        <font color = "grey">unreachable  </font>                  check_fprm       = 1'b0;  // no rounding for comparisons
581        <font color = "grey">unreachable  </font>                  instruction_o.op = ariane_pkg::VFLT;  // vfle.vfmt - Vectorial FP Less Than
582                                     end
583                                     5'b10011: begin
584        <font color = "grey">unreachable  </font>                  check_fprm = 1'b0;  // no rounding for comparisons
585        <font color = "grey">unreachable  </font>                  instruction_o.op = ariane_pkg::VFGE;  // vfge.vfmt - Vectorial FP Greater or Equal
586                                     end
587                                     5'b10100: begin
588        <font color = "grey">unreachable  </font>                  check_fprm       = 1'b0;  // no rounding for comparisons
589        <font color = "grey">unreachable  </font>                  instruction_o.op = ariane_pkg::VFLE;  // vfle.vfmt - Vectorial FP Less or Equal
590                                     end
591                                     5'b10101: begin
592        <font color = "grey">unreachable  </font>                  check_fprm       = 1'b0;  // no rounding for comparisons
593        <font color = "grey">unreachable  </font>                  instruction_o.op = ariane_pkg::VFGT;  // vfgt.vfmt - Vectorial FP Greater Than
594                                     end
595                                     5'b11000: begin
596        <font color = "grey">unreachable  </font>                  instruction_o.op  = ariane_pkg::VFCPKAB_S; // vfcpka/b.vfmt.s - Vectorial FP Cast-and-Pack from 2x FP32, lowest 4 entries
597        <font color = "grey">unreachable  </font>                  imm_select = SIMM;  // rd into result field (upper bits don't matter)
598        <font color = "grey">unreachable  </font>                  if (~CVA6Cfg.RVF)
599        <font color = "grey">unreachable  </font>                    illegal_instr = 1'b1;  // if we don't support RVF, we can't cast from FP32
                   <font color = "red">==>  MISSING_ELSE</font>
600                                       // check destination format
601        <font color = "grey">unreachable  </font>                  unique case (instr.rvftype.vfmt)
602                                         // Only process instruction if corresponding extension is active and FLEN suffices (static)
603                                         2'b00: begin
604        <font color = "grey">unreachable  </font>                      if (~CVA6Cfg.RVFVec)
605        <font color = "grey">unreachable  </font>                        illegal_instr = 1'b1;  // destination vector not supported
                   <font color = "red">==>  MISSING_ELSE</font>
606        <font color = "grey">unreachable  </font>                      if (instr.rvftype.repl)
607        <font color = "grey">unreachable  </font>                        illegal_instr = 1'b1;  // no entries 2/3 in vector of 2 fp32
                   <font color = "red">==>  MISSING_ELSE</font>
608                                         end
609                                         2'b01: begin
610        <font color = "grey">unreachable  </font>                      if (~CVA6Cfg.XF16ALTVec)
611        <font color = "grey">unreachable  </font>                        illegal_instr = 1'b1;  // destination vector not supported
                   <font color = "red">==>  MISSING_ELSE</font>
612                                         end
613                                         2'b10: begin
614        <font color = "grey">unreachable  </font>                      if (~CVA6Cfg.XF16Vec)
615        <font color = "grey">unreachable  </font>                        illegal_instr = 1'b1;  // destination vector not supported
                   <font color = "red">==>  MISSING_ELSE</font>
616                                         end
617                                         2'b11: begin
618        <font color = "grey">unreachable  </font>                      if (~CVA6Cfg.XF8Vec)
619        <font color = "grey">unreachable  </font>                        illegal_instr = 1'b1;  // destination vector not supported
                   <font color = "red">==>  MISSING_ELSE</font>
620                                         end
621        <font color = "grey">unreachable  </font>                    default: illegal_instr = 1'b1;
622                                       endcase
623                                     end
624                                     5'b11001: begin
625        <font color = "grey">unreachable  </font>                  instruction_o.op  = ariane_pkg::VFCPKCD_S; // vfcpkc/d.vfmt.s - Vectorial FP Cast-and-Pack from 2x FP32, second 4 entries
626        <font color = "grey">unreachable  </font>                  imm_select = SIMM;  // rd into result field (upper bits don't matter)
627        <font color = "grey">unreachable  </font>                  if (~CVA6Cfg.RVF)
628        <font color = "grey">unreachable  </font>                    illegal_instr = 1'b1;  // if we don't support RVF, we can't cast from FP32
                   <font color = "red">==>  MISSING_ELSE</font>
629                                       // check destination format
630        <font color = "grey">unreachable  </font>                  unique case (instr.rvftype.vfmt)
631                                         // Only process instruction if corresponding extension is active and FLEN suffices (static)
632        <font color = "grey">unreachable  </font>                    2'b00:   illegal_instr = 1'b1;  // no entries 4-7 in vector of 2 FP32
633        <font color = "grey">unreachable  </font>                    2'b01:   illegal_instr = 1'b1;  // no entries 4-7 in vector of 4 FP16ALT
634        <font color = "grey">unreachable  </font>                    2'b10:   illegal_instr = 1'b1;  // no entries 4-7 in vector of 4 FP16
635                                         2'b11: begin
636        <font color = "grey">unreachable  </font>                      if (~CVA6Cfg.XF8Vec)
637        <font color = "grey">unreachable  </font>                        illegal_instr = 1'b1;  // destination vector not supported
                   <font color = "red">==>  MISSING_ELSE</font>
638                                         end
639        <font color = "grey">unreachable  </font>                    default: illegal_instr = 1'b1;
640                                       endcase
641                                     end
642                                     5'b11010: begin
643        <font color = "grey">unreachable  </font>                  instruction_o.op  = ariane_pkg::VFCPKAB_D; // vfcpka/b.vfmt.d - Vectorial FP Cast-and-Pack from 2x FP64, lowest 4 entries
644        <font color = "grey">unreachable  </font>                  imm_select = SIMM;  // rd into result field (upper bits don't matter)
645        <font color = "grey">unreachable  </font>                  if (~CVA6Cfg.RVD)
646        <font color = "grey">unreachable  </font>                    illegal_instr = 1'b1;  // if we don't support RVD, we can't cast from FP64
                   <font color = "red">==>  MISSING_ELSE</font>
647                                       // check destination format
648        <font color = "grey">unreachable  </font>                  unique case (instr.rvftype.vfmt)
649                                         // Only process instruction if corresponding extension is active and FLEN suffices (static)
650                                         2'b00: begin
651        <font color = "grey">unreachable  </font>                      if (~CVA6Cfg.RVFVec)
652        <font color = "grey">unreachable  </font>                        illegal_instr = 1'b1;  // destination vector not supported
                   <font color = "red">==>  MISSING_ELSE</font>
653        <font color = "grey">unreachable  </font>                      if (instr.rvftype.repl)
654        <font color = "grey">unreachable  </font>                        illegal_instr = 1'b1;  // no entries 2/3 in vector of 2 fp32
                   <font color = "red">==>  MISSING_ELSE</font>
655                                         end
656                                         2'b01: begin
657        <font color = "grey">unreachable  </font>                      if (~CVA6Cfg.XF16ALTVec)
658        <font color = "grey">unreachable  </font>                        illegal_instr = 1'b1;  // destination vector not supported
                   <font color = "red">==>  MISSING_ELSE</font>
659                                         end
660                                         2'b10: begin
661        <font color = "grey">unreachable  </font>                      if (~CVA6Cfg.XF16Vec)
662        <font color = "grey">unreachable  </font>                        illegal_instr = 1'b1;  // destination vector not supported
                   <font color = "red">==>  MISSING_ELSE</font>
663                                         end
664                                         2'b11: begin
665        <font color = "grey">unreachable  </font>                      if (~CVA6Cfg.XF8Vec)
666        <font color = "grey">unreachable  </font>                        illegal_instr = 1'b1;  // destination vector not supported
                   <font color = "red">==>  MISSING_ELSE</font>
667                                         end
668        <font color = "grey">unreachable  </font>                    default: illegal_instr = 1'b1;
669                                       endcase
670                                     end
671                                     5'b11011: begin
672        <font color = "grey">unreachable  </font>                  instruction_o.op  = ariane_pkg::VFCPKCD_D; // vfcpka/b.vfmt.d - Vectorial FP Cast-and-Pack from 2x FP64, second 4 entries
673        <font color = "grey">unreachable  </font>                  imm_select = SIMM;  // rd into result field (upper bits don't matter)
674        <font color = "grey">unreachable  </font>                  if (~CVA6Cfg.RVD)
675        <font color = "grey">unreachable  </font>                    illegal_instr = 1'b1;  // if we don't support RVD, we can't cast from FP64
                   <font color = "red">==>  MISSING_ELSE</font>
676                                       // check destination format
677        <font color = "grey">unreachable  </font>                  unique case (instr.rvftype.vfmt)
678                                         // Only process instruction if corresponding extension is active and FLEN suffices (static)
679        <font color = "grey">unreachable  </font>                    2'b00:   illegal_instr = 1'b1;  // no entries 4-7 in vector of 2 FP32
680        <font color = "grey">unreachable  </font>                    2'b01:   illegal_instr = 1'b1;  // no entries 4-7 in vector of 4 FP16ALT
681        <font color = "grey">unreachable  </font>                    2'b10:   illegal_instr = 1'b1;  // no entries 4-7 in vector of 4 FP16
682                                         2'b11: begin
683        <font color = "grey">unreachable  </font>                      if (~CVA6Cfg.XF8Vec)
684        <font color = "grey">unreachable  </font>                        illegal_instr = 1'b1;  // destination vector not supported
                   <font color = "red">==>  MISSING_ELSE</font>
685                                         end
686        <font color = "grey">unreachable  </font>                    default: illegal_instr = 1'b1;
687                                       endcase
688                                     end
689        <font color = "grey">unreachable  </font>                default: illegal_instr = 1'b1;
690                                   endcase
691                     
692                                   // check format
693        <font color = "grey">unreachable  </font>              unique case (instr.rvftype.vfmt)
694                                     // Only process instruction if corresponding extension is active (static)
695        <font color = "grey">unreachable  </font>                2'b00:   if (~CVA6Cfg.RVFVec) illegal_instr = 1'b1;
                   <font color = "red">==>  MISSING_ELSE</font>
696        <font color = "grey">unreachable  </font>                2'b01:   if (~CVA6Cfg.XF16ALTVec) illegal_instr = 1'b1;
                   <font color = "red">==>  MISSING_ELSE</font>
697        <font color = "grey">unreachable  </font>                2'b10:   if (~CVA6Cfg.XF16Vec) illegal_instr = 1'b1;
                   <font color = "red">==>  MISSING_ELSE</font>
698        <font color = "grey">unreachable  </font>                2'b11:   if (~CVA6Cfg.XF8Vec) illegal_instr = 1'b1;
                   <font color = "red">==>  MISSING_ELSE</font>
699        <font color = "grey">unreachable  </font>                default: illegal_instr = 1'b1;
700                                   endcase
701                     
702                                   // check disallowed replication
703        <font color = "grey">unreachable  </font>              if (~allow_replication &amp; instr.rvftype.repl) illegal_instr = 1'b1;
                   <font color = "red">==>  MISSING_ELSE</font>
704                     
705                                   // check rounding mode
706        <font color = "grey">unreachable  </font>              if (check_fprm) begin
707        <font color = "grey">unreachable  </font>                unique case (frm_i) inside  // actual rounding mode from frm csr
708        <font color = "grey">unreachable  </font>                  [3'b000 : 3'b100]: ;  //legal rounding modes
709        <font color = "grey">unreachable  </font>                  default: illegal_instr = 1'b1;
710                                     endcase
711                                   end
                   <font color = "red">==>  MISSING_ELSE</font>
712                     
713                                 end else begin  // No vectorial FP enabled (static)
714        1/1                        illegal_instr = 1'b1;
715                                 end
716                     
717                                 // ---------------------------
718                                 // Integer Reg-Reg Operations
719                                 // ---------------------------
720                               end else begin
721        1/1                      if (CVA6Cfg.RVB) begin
722        1/1                        instruction_o.fu  = (instr.rtype.funct7 == 7'b000_0001 || ((instr.rtype.funct7 == 7'b000_0101) &amp;&amp; !(instr.rtype.funct3[14]))) ? MULT : ALU;
723                                 end else begin
724        <font color = "grey">unreachable  </font>              instruction_o.fu = (instr.rtype.funct7 == 7'b000_0001) ? MULT : ALU;
725                                 end
726        1/1                      instruction_o.rs1 = instr.rtype.rs1;
727        1/1                      instruction_o.rs2 = instr.rtype.rs2;
728        1/1                      instruction_o.rd  = instr.rtype.rd;
729                     
730        1/1                      unique case ({
731                                   instr.rtype.funct7, instr.rtype.funct3
732                                 })
733        1/1                        {7'b000_0000, 3'b000} : instruction_o.op = ariane_pkg::ADD;  // Add
734        1/1                        {7'b010_0000, 3'b000} : instruction_o.op = ariane_pkg::SUB;  // Sub
735        1/1                        {7'b000_0000, 3'b010} : instruction_o.op = ariane_pkg::SLTS;  // Set Lower Than
736                                   {
737                                     7'b000_0000, 3'b011
738                                   } :
739        1/1                        instruction_o.op = ariane_pkg::SLTU;  // Set Lower Than Unsigned
740        1/1                        {7'b000_0000, 3'b100} : instruction_o.op = ariane_pkg::XORL;  // Xor
741        1/1                        {7'b000_0000, 3'b110} : instruction_o.op = ariane_pkg::ORL;  // Or
742        1/1                        {7'b000_0000, 3'b111} : instruction_o.op = ariane_pkg::ANDL;  // And
743        1/1                        {7'b000_0000, 3'b001} : instruction_o.op = ariane_pkg::SLL;  // Shift Left Logical
744        1/1                        {7'b000_0000, 3'b101} : instruction_o.op = ariane_pkg::SRL;  // Shift Right Logical
745        1/1                        {7'b010_0000, 3'b101} : instruction_o.op = ariane_pkg::SRA;  // Shift Right Arithmetic
746                                   // Multiplications
747        1/1                        {7'b000_0001, 3'b000} : instruction_o.op = ariane_pkg::MUL;
748        1/1                        {7'b000_0001, 3'b001} : instruction_o.op = ariane_pkg::MULH;
749        1/1                        {7'b000_0001, 3'b010} : instruction_o.op = ariane_pkg::MULHSU;
750        1/1                        {7'b000_0001, 3'b011} : instruction_o.op = ariane_pkg::MULHU;
751        1/1                        {7'b000_0001, 3'b100} : instruction_o.op = ariane_pkg::DIV;
752        1/1                        {7'b000_0001, 3'b101} : instruction_o.op = ariane_pkg::DIVU;
753        1/1                        {7'b000_0001, 3'b110} : instruction_o.op = ariane_pkg::REM;
754        1/1                        {7'b000_0001, 3'b111} : instruction_o.op = ariane_pkg::REMU;
755                                   default: begin
756        1/1                          illegal_instr_non_bm = 1'b1;
757                                   end
758                                 endcase
759        1/1                      if (CVA6Cfg.RVB) begin
760        1/1                        unique case ({
761                                     instr.rtype.funct7, instr.rtype.funct3
762                                   })
763                                     //Logical with Negate
764        1/1                          {7'b010_0000, 3'b111} : instruction_o.op = ariane_pkg::ANDN;  // Andn
765        1/1                          {7'b010_0000, 3'b110} : instruction_o.op = ariane_pkg::ORN;  // Orn
766        1/1                          {7'b010_0000, 3'b100} : instruction_o.op = ariane_pkg::XNOR;  // Xnor
767                                     //Shift and Add (Bitmanip)
768        1/1                          {7'b001_0000, 3'b010} : instruction_o.op = ariane_pkg::SH1ADD;  // Sh1add
769        1/1                          {7'b001_0000, 3'b100} : instruction_o.op = ariane_pkg::SH2ADD;  // Sh2add
770        1/1                          {7'b001_0000, 3'b110} : instruction_o.op = ariane_pkg::SH3ADD;  // Sh3add
771                                     // Integer maximum/minimum
772        1/1                          {7'b000_0101, 3'b110} : instruction_o.op = ariane_pkg::MAX;  // max
773        1/1                          {7'b000_0101, 3'b111} : instruction_o.op = ariane_pkg::MAXU;  // maxu
774        1/1                          {7'b000_0101, 3'b100} : instruction_o.op = ariane_pkg::MIN;  // min
775        1/1                          {7'b000_0101, 3'b101} : instruction_o.op = ariane_pkg::MINU;  // minu
776                                     // Single bit instructions
777        1/1                          {7'b010_0100, 3'b001} : instruction_o.op = ariane_pkg::BCLR;  // bclr
778        1/1                          {7'b010_0100, 3'b101} : instruction_o.op = ariane_pkg::BEXT;  // bext
779        1/1                          {7'b011_0100, 3'b001} : instruction_o.op = ariane_pkg::BINV;  // binv
780        1/1                          {7'b001_0100, 3'b001} : instruction_o.op = ariane_pkg::BSET;  // bset
781                                     // Carry-Less-Multiplication (clmul, clmulh, clmulr)
782        1/1                          {7'b000_0101, 3'b001} : instruction_o.op = ariane_pkg::CLMUL;  // clmul
783        1/1                          {7'b000_0101, 3'b011} : instruction_o.op = ariane_pkg::CLMULH;  // clmulh
784        1/1                          {7'b000_0101, 3'b010} : instruction_o.op = ariane_pkg::CLMULR;  // clmulr
785                                     // Bitwise Shifting
786        1/1                          {7'b011_0000, 3'b001} : instruction_o.op = ariane_pkg::ROL;  // rol
787        1/1                          {7'b011_0000, 3'b101} : instruction_o.op = ariane_pkg::ROR;  // ror
788                                     {
789                                       7'b000_0100, 3'b111
790                                     } : begin
791        1/1(1 unreachable)                    if (CVA6Cfg.ZKN) instruction_o.op = ariane_pkg::PACK_H;  //packh
792        1/1                            else illegal_instr_bm = 1'b1;
793                                     end
794                                     // Zero Extend Op RV32 encoding
795                                     {
796                                       7'b000_0100, 3'b100
797                                     } : begin
798        1/1                            if (!CVA6Cfg.IS_XLEN64 &amp;&amp; instr.instr[24:20] == 5'b00000)
799        1/1                              instruction_o.op = ariane_pkg::ZEXTH;  // Zero Extend Op RV32 encoding
800        1/1(1 unreachable)                    else if (CVA6Cfg.ZKN) instruction_o.op = ariane_pkg::PACK;  // pack
801        1/1                            else illegal_instr_bm = 1'b1;
802                                     end
803                                     default: begin
804        1/1                            illegal_instr_bm = 1'b1;
805                                     end
806                                   endcase
807                                 end
                   <font color = "red">==>  MISSING_ELSE</font>
808        1/1                      if (CVA6Cfg.RVZiCond) begin
809        <font color = "grey">unreachable  </font>              unique case ({
810                                     instr.rtype.funct7, instr.rtype.funct3
811                                   })
812                                     //Conditional move
813        <font color = "grey">unreachable  </font>                {7'b000_0111, 3'b101} : instruction_o.op = ariane_pkg::CZERO_EQZ;  // czero.eqz
814        <font color = "grey">unreachable  </font>                {7'b000_0111, 3'b111} : instruction_o.op = ariane_pkg::CZERO_NEZ;  // czero.nez
815                                     default: begin
816        <font color = "grey">unreachable  </font>                  illegal_instr_zic = 1'b1;
817                                     end
818                                   endcase
819                                 end
                        MISSING_ELSE
820                                 //VCS coverage on
821        1/1                      unique case ({
822                                   CVA6Cfg.RVB, CVA6Cfg.RVZiCond
823                                 })
824        <font color = "grey">unreachable  </font>              2'b00:   illegal_instr = illegal_instr_non_bm;
825        <font color = "grey">unreachable  </font>              2'b01:   illegal_instr = illegal_instr_non_bm &amp; illegal_instr_zic;
826        1/1                        2'b10:   illegal_instr = illegal_instr_non_bm &amp; illegal_instr_bm;
827        <font color = "grey">unreachable  </font>              2'b11:   illegal_instr = illegal_instr_non_bm &amp; illegal_instr_bm &amp; illegal_instr_zic;
828        <font color = "grey">unreachable  </font>              default: ;
829                                 endcase
830                               end
831                             end
832                     
833                             // --------------------------
834                             // 32bit Reg-Reg Operations
835                             // --------------------------
836                             riscv::OpcodeOp32: begin
837        1/1                    instruction_o.fu  = (instr.rtype.funct7 == 7'b000_0001) ? MULT : ALU;
838        1/1                    instruction_o.rs1 = instr.rtype.rs1;
839        1/1                    instruction_o.rs2 = instr.rtype.rs2;
840        1/1                    instruction_o.rd  = instr.rtype.rd;
841        1/1                    if (CVA6Cfg.IS_XLEN64) begin
842        <font color = "grey">unreachable  </font>            unique case ({
843                                   instr.rtype.funct7, instr.rtype.funct3
844                                 })
845        <font color = "grey">unreachable  </font>              {7'b000_0000, 3'b000} : instruction_o.op = ariane_pkg::ADDW;  // addw
846        <font color = "grey">unreachable  </font>              {7'b010_0000, 3'b000} : instruction_o.op = ariane_pkg::SUBW;  // subw
847        <font color = "grey">unreachable  </font>              {7'b000_0000, 3'b001} : instruction_o.op = ariane_pkg::SLLW;  // sllw
848        <font color = "grey">unreachable  </font>              {7'b000_0000, 3'b101} : instruction_o.op = ariane_pkg::SRLW;  // srlw
849        <font color = "grey">unreachable  </font>              {7'b010_0000, 3'b101} : instruction_o.op = ariane_pkg::SRAW;  // sraw
850                                   // Multiplications
851        <font color = "grey">unreachable  </font>              {7'b000_0001, 3'b000} : instruction_o.op = ariane_pkg::MULW;
852        <font color = "grey">unreachable  </font>              {7'b000_0001, 3'b100} : instruction_o.op = ariane_pkg::DIVW;
853        <font color = "grey">unreachable  </font>              {7'b000_0001, 3'b101} : instruction_o.op = ariane_pkg::DIVUW;
854        <font color = "grey">unreachable  </font>              {7'b000_0001, 3'b110} : instruction_o.op = ariane_pkg::REMW;
855        <font color = "grey">unreachable  </font>              {7'b000_0001, 3'b111} : instruction_o.op = ariane_pkg::REMUW;
856        <font color = "grey">unreachable  </font>              default: illegal_instr_non_bm = 1'b1;
857                                 endcase
858        <font color = "grey">unreachable  </font>            if (CVA6Cfg.RVB) begin
859        <font color = "grey">unreachable  </font>              unique case ({
860                                     instr.rtype.funct7, instr.rtype.funct3
861                                   })
862                                     // Shift with Add (Unsigned Word)
863        <font color = "grey">unreachable  </font>                {7'b001_0000, 3'b010} : instruction_o.op = ariane_pkg::SH1ADDUW;  // sh1add.uw
864        <font color = "grey">unreachable  </font>                {7'b001_0000, 3'b100} : instruction_o.op = ariane_pkg::SH2ADDUW;  // sh2add.uw
865        <font color = "grey">unreachable  </font>                {7'b001_0000, 3'b110} : instruction_o.op = ariane_pkg::SH3ADDUW;  // sh3add.uw
866                                     // Unsigned word Op's
867        <font color = "grey">unreachable  </font>                {7'b000_0100, 3'b000} : instruction_o.op = ariane_pkg::ADDUW;  // add.uw
868                                     // Bitwise Shifting
869        <font color = "grey">unreachable  </font>                {7'b011_0000, 3'b001} : instruction_o.op = ariane_pkg::ROLW;  // rolw
870        <font color = "grey">unreachable  </font>                {7'b011_0000, 3'b101} : instruction_o.op = ariane_pkg::RORW;  // rorw
871                                     {
872                                       7'b000_0100, 3'b100
873                                     } : begin
874        <font color = "grey">unreachable  </font>                  if (instr.instr[24:20] == 5'b00000)
875        <font color = "grey">unreachable  </font>                    instruction_o.op = ariane_pkg::ZEXTH;  // Zero Extend Op RV64 encoding
876        <font color = "grey">unreachable  </font>                  else if (CVA6Cfg.ZKN) instruction_o.op = ariane_pkg::PACK_W;  // packw
877        <font color = "grey">unreachable  </font>                  else illegal_instr_bm = 1'b1;
878                                     end
879        <font color = "grey">unreachable  </font>                default: illegal_instr_bm = 1'b1;
880                                   endcase
881        <font color = "grey">unreachable  </font>              illegal_instr = illegal_instr_non_bm &amp; illegal_instr_bm;
882                                 end else begin
883        <font color = "grey">unreachable  </font>              illegal_instr = illegal_instr_non_bm;
884                                 end
885        1/1                    end else illegal_instr = 1'b1;
886                             end
887                             // --------------------------------
888                             // Reg-Immediate Operations
889                             // --------------------------------
890                             riscv::OpcodeOpImm: begin
891        1/1                    instruction_o.fu = ALU;
892        1/1                    imm_select = IIMM;
893        1/1                    instruction_o.rs1 = instr.itype.rs1;
894        1/1                    instruction_o.rd = instr.itype.rd;
895        1/1                    unique case (instr.itype.funct3)
896        1/1                      3'b000: instruction_o.op = ariane_pkg::ADD;  // Add Immediate
897        1/1                      3'b010: instruction_o.op = ariane_pkg::SLTS;  // Set to one if Lower Than Immediate
898                                 3'b011:
899        1/1                      instruction_o.op = ariane_pkg::SLTU;  // Set to one if Lower Than Immediate Unsigned
900        1/1                      3'b100: instruction_o.op = ariane_pkg::XORL;  // Exclusive Or with Immediate
901        1/1                      3'b110: instruction_o.op = ariane_pkg::ORL;  // Or with Immediate
902        1/1                      3'b111: instruction_o.op = ariane_pkg::ANDL;  // And with Immediate
903                     
904                                 3'b001: begin
905        1/1                        instruction_o.op = ariane_pkg::SLL;  // Shift Left Logical by Immediate
906        2/2                        if (instr.instr[31:26] != 6'b0) illegal_instr_non_bm = 1'b1;
                        MISSING_ELSE
907        2/2                        if (instr.instr[25] != 1'b0 &amp;&amp; CVA6Cfg.XLEN == 32) illegal_instr_non_bm = 1'b1;
                        MISSING_ELSE
908                                 end
909                     
910                                 3'b101: begin
911        1/1                        if (instr.instr[31:26] == 6'b0)
912        1/1                          instruction_o.op = ariane_pkg::SRL;  // Shift Right Logical by Immediate
913        1/1                        else if (instr.instr[31:26] == 6'b010_000)
914        1/1                          instruction_o.op = ariane_pkg::SRA;  // Shift Right Arithmetically by Immediate
915        1/1                        else illegal_instr_non_bm = 1'b1;
916        2/2                        if (instr.instr[25] != 1'b0 &amp;&amp; CVA6Cfg.XLEN == 32) illegal_instr_non_bm = 1'b1;
                        MISSING_ELSE
917                                 end
918                               endcase
919        1/1                    if (CVA6Cfg.RVB) begin
920        1/1                      unique case (instr.itype.funct3)
921                                   3'b001: begin
922        1/1                          if (instr.instr[31:25] == 7'b0110000) begin
923        2/2                            if (instr.instr[24:20] == 5'b00100) instruction_o.op = ariane_pkg::SEXTB;
924        2/2                            else if (instr.instr[24:20] == 5'b00101) instruction_o.op = ariane_pkg::SEXTH;
925        2/2                            else if (instr.instr[24:20] == 5'b00010) instruction_o.op = ariane_pkg::CPOP;
926        2/2                            else if (instr.instr[24:20] == 5'b00000) instruction_o.op = ariane_pkg::CLZ;
927        2/2                            else if (instr.instr[24:20] == 5'b00001) instruction_o.op = ariane_pkg::CTZ;
928        1/1                            else illegal_instr_bm = 1'b1;
929        1/1                          end else if (CVA6Cfg.IS_XLEN64 &amp;&amp; instr.instr[31:26] == 6'b010010)
930        <font color = "grey">unreachable  </font>                  instruction_o.op = ariane_pkg::BCLRI;
931        1/1                          else if (CVA6Cfg.IS_XLEN32 &amp;&amp; instr.instr[31:25] == 7'b0100100)
932        1/1                            instruction_o.op = ariane_pkg::BCLRI;
933        1/1                          else if (CVA6Cfg.IS_XLEN64 &amp;&amp; instr.instr[31:26] == 6'b011010)
934        <font color = "grey">unreachable  </font>                  instruction_o.op = ariane_pkg::BINVI;
935        1/1                          else if (CVA6Cfg.IS_XLEN32 &amp;&amp; instr.instr[31:25] == 7'b0110100)
936        1/1                            instruction_o.op = ariane_pkg::BINVI;
937        1/1                          else if (CVA6Cfg.IS_XLEN64 &amp;&amp; instr.instr[31:26] == 6'b001010)
938        <font color = "grey">unreachable  </font>                  instruction_o.op = ariane_pkg::BSETI;
939        1/1                          else if (CVA6Cfg.IS_XLEN32 &amp;&amp; instr.instr[31:25] == 7'b0010100)
940        1/1                            instruction_o.op = ariane_pkg::BSETI;
941        1/1                          else if (CVA6Cfg.ZKN &amp;&amp; instr.instr[31:20] == 12'b000010001111)
942        <font color = "grey">unreachable  </font>                  instruction_o.op = ariane_pkg::ZIP;
943        1/1                          else illegal_instr_bm = 1'b1;
944                                   end
945                                   3'b101: begin
946        2/2                          if (instr.instr[31:20] == 12'b001010000111) instruction_o.op = ariane_pkg::ORCB;
947        1/1                          else if (CVA6Cfg.IS_XLEN64 &amp;&amp; instr.instr[31:20] == 12'b011010111000)
948        <font color = "grey">unreachable  </font>                  instruction_o.op = ariane_pkg::REV8;
949        1/1                          else if (instr.instr[31:20] == 12'b011010011000)
950        1/1                            instruction_o.op = ariane_pkg::REV8;
951        1/1                          else if (CVA6Cfg.IS_XLEN64 &amp;&amp; instr.instr[31:26] == 6'b010_010)
952        <font color = "grey">unreachable  </font>                  instruction_o.op = ariane_pkg::BEXTI;
953        1/1                          else if (CVA6Cfg.IS_XLEN32 &amp;&amp; instr.instr[31:25] == 7'b010_0100)
954        1/1                            instruction_o.op = ariane_pkg::BEXTI;
955        1/1                          else if (CVA6Cfg.IS_XLEN64 &amp;&amp; instr.instr[31:26] == 6'b011_000)
956        <font color = "grey">unreachable  </font>                  instruction_o.op = ariane_pkg::RORI;
957        1/1                          else if (CVA6Cfg.IS_XLEN32 &amp;&amp; instr.instr[31:25] == 7'b011_0000)
958        1/1                            instruction_o.op = ariane_pkg::RORI;
959        1/1                          else if (CVA6Cfg.ZKN &amp;&amp; instr.instr[31:20] == 12'b011010000111)
960        <font color = "grey">unreachable  </font>                  instruction_o.op = ariane_pkg::BREV8;
961        1/1                          else if (CVA6Cfg.ZKN &amp;&amp; instr.instr[31:20] == 12'b000010001111)
962        <font color = "grey">unreachable  </font>                  instruction_o.op = ariane_pkg::UNZIP;
963        1/1                          else illegal_instr_bm = 1'b1;
964                                   end
965        1/1                        default: illegal_instr_bm = 1'b1;
966                                 endcase
967        1/1                      illegal_instr = illegal_instr_non_bm &amp; illegal_instr_bm;
968                               end else begin
969        <font color = "grey">unreachable  </font>            illegal_instr = illegal_instr_non_bm;
970                               end
971                             end
972                     
973                             // --------------------------------
974                             // 32 bit Reg-Immediate Operations
975                             // --------------------------------
976                             riscv::OpcodeOpImm32: begin
977        1/1                    instruction_o.fu = ALU;
978        1/1                    imm_select = IIMM;
979        1/1                    instruction_o.rs1 = instr.itype.rs1;
980        1/1                    instruction_o.rd = instr.itype.rd;
981        1/1                    if (CVA6Cfg.IS_XLEN64) begin
982        <font color = "grey">unreachable  </font>            unique case (instr.itype.funct3)
983        <font color = "grey">unreachable  </font>              3'b000:  instruction_o.op = ariane_pkg::ADDW;  // Add Immediate
984                                   3'b001: begin
985        <font color = "grey">unreachable  </font>                instruction_o.op = ariane_pkg::SLLW;  // Shift Left Logical by Immediate
986        <font color = "grey">unreachable  </font>                if (instr.instr[31:25] != 7'b0) illegal_instr_non_bm = 1'b1;
                   <font color = "red">==>  MISSING_ELSE</font>
987                                   end
988                                   3'b101: begin
989        <font color = "grey">unreachable  </font>                if (instr.instr[31:25] == 7'b0)
990        <font color = "grey">unreachable  </font>                  instruction_o.op = ariane_pkg::SRLW;  // Shift Right Logical by Immediate
991        <font color = "grey">unreachable  </font>                else if (instr.instr[31:25] == 7'b010_0000)
992        <font color = "grey">unreachable  </font>                  instruction_o.op = ariane_pkg::SRAW;  // Shift Right Arithmetically by Immediate
993        <font color = "grey">unreachable  </font>                else illegal_instr_non_bm = 1'b1;
994                                   end
995        <font color = "grey">unreachable  </font>              default: illegal_instr_non_bm = 1'b1;
996                                 endcase
997        <font color = "grey">unreachable  </font>            if (CVA6Cfg.RVB) begin
998        <font color = "grey">unreachable  </font>              unique case (instr.itype.funct3)
999                                     3'b001: begin
1000       <font color = "grey">unreachable  </font>                  if (instr.instr[31:25] == 7'b0110000) begin
1001       <font color = "grey">unreachable  </font>                    if (instr.instr[21:20] == 2'b10) instruction_o.op = ariane_pkg::CPOPW;
1002       <font color = "grey">unreachable  </font>                    else if (instr.instr[21:20] == 2'b00) instruction_o.op = ariane_pkg::CLZW;
1003       <font color = "grey">unreachable  </font>                    else if (instr.instr[21:20] == 2'b01) instruction_o.op = ariane_pkg::CTZW;
1004       <font color = "grey">unreachable  </font>                    else illegal_instr_bm = 1'b1;
1005       <font color = "grey">unreachable  </font>                  end else if (instr.instr[31:26] == 6'b000010) begin
1006       <font color = "grey">unreachable  </font>                    instruction_o.op = ariane_pkg::SLLIUW; // Shift Left Logic by Immediate (Unsigned Word)
1007       <font color = "grey">unreachable  </font>                  end else illegal_instr_bm = 1'b1;
1008                                    end
1009                                    3'b101: begin
1010       <font color = "grey">unreachable  </font>                  if (instr.instr[31:25] == 7'b011_0000) instruction_o.op = ariane_pkg::RORIW;
1011       <font color = "grey">unreachable  </font>                  else illegal_instr_bm = 1'b1;
1012                                    end
1013       <font color = "grey">unreachable  </font>                default: illegal_instr_bm = 1'b1;
1014                                  endcase
1015       <font color = "grey">unreachable  </font>              illegal_instr = illegal_instr_non_bm &amp; illegal_instr_bm;
1016                                end else begin
1017       <font color = "grey">unreachable  </font>              illegal_instr = illegal_instr_non_bm;
1018                                end
1019                    
1020       1/1                    end else illegal_instr = 1'b1;
1021                            end
1022                            // --------------------------------
1023                            // LSU
1024                            // --------------------------------
1025                            riscv::OpcodeStore: begin
1026       1/1                    instruction_o.fu = STORE;
1027       1/1                    imm_select = SIMM;
1028       1/1                    instruction_o.rs1 = instr.stype.rs1;
1029       1/1                    instruction_o.rs2 = instr.stype.rs2;
1030                              // determine store size
1031       1/1                    unique case (instr.stype.funct3)
1032       1/1                      3'b000: instruction_o.op = ariane_pkg::SB;
1033       1/1                      3'b001: instruction_o.op = ariane_pkg::SH;
1034       1/1                      3'b010: instruction_o.op = ariane_pkg::SW;
1035                                3'b011:
1036       1/1(1 unreachable)              if (CVA6Cfg.XLEN == 64) instruction_o.op = ariane_pkg::SD;
1037       1/1                      else illegal_instr = 1'b1;
1038       1/1                      default: illegal_instr = 1'b1;
1039                              endcase
1040       1/1                    if (CVA6Cfg.RVH) begin
1041       <font color = "grey">unreachable  </font>            tinst = {7'b0, instr.stype.rs2, 5'b0, instr.stype.funct3, 5'b0, instr.stype.opcode};
1042       <font color = "grey">unreachable  </font>            tinst[1] = is_compressed_i ? 1'b0 : 'b1;
1043                              end
                        MISSING_ELSE
1044                            end
1045                    
1046                            riscv::OpcodeLoad: begin
1047       1/1                    instruction_o.fu = LOAD;
1048       1/1                    imm_select = IIMM;
1049       1/1                    instruction_o.rs1 = instr.itype.rs1;
1050       1/1                    instruction_o.rd = instr.itype.rd;
1051                              // determine load size and signed type
1052       1/1                    unique case (instr.itype.funct3)
1053       1/1                      3'b000: instruction_o.op = ariane_pkg::LB;
1054       1/1                      3'b001: instruction_o.op = ariane_pkg::LH;
1055       1/1                      3'b010: instruction_o.op = ariane_pkg::LW;
1056       1/1                      3'b100: instruction_o.op = ariane_pkg::LBU;
1057       1/1                      3'b101: instruction_o.op = ariane_pkg::LHU;
1058                                3'b110:
1059       1/1(1 unreachable)              if (CVA6Cfg.XLEN == 64) instruction_o.op = ariane_pkg::LWU;
1060       1/1                      else illegal_instr = 1'b1;
1061                                3'b011:
1062       1/1(1 unreachable)              if (CVA6Cfg.XLEN == 64) instruction_o.op = ariane_pkg::LD;
1063       1/1                      else illegal_instr = 1'b1;
1064       1/1                      default: illegal_instr = 1'b1;
1065                              endcase
1066       1/1                    if (CVA6Cfg.RVH) begin
1067       <font color = "grey">unreachable  </font>            tinst = {17'b0, instr.itype.funct3, instr.itype.rd, instr.itype.opcode};
1068       <font color = "grey">unreachable  </font>            tinst[1] = is_compressed_i ? 1'b0 : 'b1;
1069                              end
                        MISSING_ELSE
1070                            end
1071                    
1072                            // --------------------------------
1073                            // Floating-Point Load/store
1074                            // --------------------------------
1075                            riscv::OpcodeStoreFp: begin
1076       1/1                    if (CVA6Cfg.FpPresent &amp;&amp; fs_i != riscv::Off &amp;&amp; ((CVA6Cfg.RVH &amp;&amp; (!v_i || vfs_i != riscv::Off)) || !CVA6Cfg.RVH)) begin // only generate decoder if FP extensions are enabled (static)
1077       <font color = "grey">unreachable  </font>            instruction_o.fu = STORE;
1078       <font color = "grey">unreachable  </font>            imm_select = SIMM;
1079       <font color = "grey">unreachable  </font>            instruction_o.rs1 = instr.stype.rs1;
1080       <font color = "grey">unreachable  </font>            instruction_o.rs2 = instr.stype.rs2;
1081                                // determine store size
1082       <font color = "grey">unreachable  </font>            unique case (instr.stype.funct3)
1083                                  // Only process instruction if corresponding extension is active (static)
1084                                  3'b000:
1085       <font color = "grey">unreachable  </font>              if (CVA6Cfg.XF8) instruction_o.op = ariane_pkg::FSB;
1086       <font color = "grey">unreachable  </font>              else illegal_instr = 1'b1;
1087                                  3'b001:
1088       <font color = "grey">unreachable  </font>              if (CVA6Cfg.XF16 | CVA6Cfg.XF16ALT) instruction_o.op = ariane_pkg::FSH;
1089       <font color = "grey">unreachable  </font>              else illegal_instr = 1'b1;
1090                                  3'b010:
1091       <font color = "grey">unreachable  </font>              if (CVA6Cfg.RVF) instruction_o.op = ariane_pkg::FSW;
1092       <font color = "grey">unreachable  </font>              else illegal_instr = 1'b1;
1093                                  3'b011:
1094       <font color = "grey">unreachable  </font>              if (CVA6Cfg.RVD) instruction_o.op = ariane_pkg::FSD;
1095       <font color = "grey">unreachable  </font>              else illegal_instr = 1'b1;
1096       <font color = "grey">unreachable  </font>              default: illegal_instr = 1'b1;
1097                                endcase
1098       <font color = "grey">unreachable  </font>            if (CVA6Cfg.RVH) begin
1099       <font color = "grey">unreachable  </font>              tinst = {7'b0, instr.stype.rs2, 5'b0, instr.stype.funct3, 5'b0, instr.stype.opcode};
1100       <font color = "grey">unreachable  </font>              tinst[1] = is_compressed_i ? 1'b0 : 'b1;
1101                                end
                   <font color = "red">==>  MISSING_ELSE</font>
1102       1/1                    end else illegal_instr = 1'b1;
1103                            end
1104                    
1105                            riscv::OpcodeLoadFp: begin
1106       1/1                    if (CVA6Cfg.FpPresent &amp;&amp; fs_i != riscv::Off &amp;&amp; ((CVA6Cfg.RVH &amp;&amp; (!v_i || vfs_i != riscv::Off)) || !CVA6Cfg.RVH)) begin // only generate decoder if FP extensions are enabled (static)
1107       <font color = "grey">unreachable  </font>            instruction_o.fu = LOAD;
1108       <font color = "grey">unreachable  </font>            imm_select = IIMM;
1109       <font color = "grey">unreachable  </font>            instruction_o.rs1 = instr.itype.rs1;
1110       <font color = "grey">unreachable  </font>            instruction_o.rd = instr.itype.rd;
1111                                // determine load size
1112       <font color = "grey">unreachable  </font>            unique case (instr.itype.funct3)
1113                                  // Only process instruction if corresponding extension is active (static)
1114                                  3'b000:
1115       <font color = "grey">unreachable  </font>              if (CVA6Cfg.XF8) instruction_o.op = ariane_pkg::FLB;
1116       <font color = "grey">unreachable  </font>              else illegal_instr = 1'b1;
1117                                  3'b001:
1118       <font color = "grey">unreachable  </font>              if (CVA6Cfg.XF16 | CVA6Cfg.XF16ALT) instruction_o.op = ariane_pkg::FLH;
1119       <font color = "grey">unreachable  </font>              else illegal_instr = 1'b1;
1120                                  3'b010:
1121       <font color = "grey">unreachable  </font>              if (CVA6Cfg.RVF) instruction_o.op = ariane_pkg::FLW;
1122       <font color = "grey">unreachable  </font>              else illegal_instr = 1'b1;
1123                                  3'b011:
1124       <font color = "grey">unreachable  </font>              if (CVA6Cfg.RVD) instruction_o.op = ariane_pkg::FLD;
1125       <font color = "grey">unreachable  </font>              else illegal_instr = 1'b1;
1126       <font color = "grey">unreachable  </font>              default: illegal_instr = 1'b1;
1127                                endcase
1128       <font color = "grey">unreachable  </font>            if (CVA6Cfg.RVH) begin
1129       <font color = "grey">unreachable  </font>              tinst = {17'b0, instr.itype.funct3, instr.itype.rd, instr.itype.opcode};
1130       <font color = "grey">unreachable  </font>              tinst[1] = is_compressed_i ? 1'b0 : 'b1;
1131                                end
                   <font color = "red">==>  MISSING_ELSE</font>
1132       1/1                    end else illegal_instr = 1'b1;
1133                            end
1134                    
1135                            // ----------------------------------
1136                            // Floating-Point Reg-Reg Operations
1137                            // ----------------------------------
1138                            riscv::OpcodeMadd, riscv::OpcodeMsub, riscv::OpcodeNmsub, riscv::OpcodeNmadd: begin
1139       1/1                    if (CVA6Cfg.FpPresent &amp;&amp; fs_i != riscv::Off &amp;&amp; ((CVA6Cfg.RVH &amp;&amp; (!v_i || vfs_i != riscv::Off)) || !CVA6Cfg.RVH)) begin // only generate decoder if FP extensions are enabled (static)
1140       <font color = "grey">unreachable  </font>            instruction_o.fu  = FPU;
1141       <font color = "grey">unreachable  </font>            instruction_o.rs1 = instr.r4type.rs1;
1142       <font color = "grey">unreachable  </font>            instruction_o.rs2 = instr.r4type.rs2;
1143       <font color = "grey">unreachable  </font>            instruction_o.rd  = instr.r4type.rd;
1144       <font color = "grey">unreachable  </font>            imm_select        = RS3;  // rs3 into result field
1145       <font color = "grey">unreachable  </font>            check_fprm        = 1'b1;
1146                                // select the correct fused operation
1147       <font color = "grey">unreachable  </font>            unique case (instr.r4type.opcode)
1148                                  default: instruction_o.op = ariane_pkg::FMADD;  // fmadd.fmt - FP Fused multiply-add
1149                                  riscv::OpcodeMsub:
1150       <font color = "grey">unreachable  </font>              instruction_o.op = ariane_pkg::FMSUB;  // fmsub.fmt - FP Fused multiply-subtract
1151                                  riscv::OpcodeNmsub:
1152       <font color = "grey">unreachable  </font>              instruction_o.op = ariane_pkg::FNMSUB; // fnmsub.fmt - FP Negated fused multiply-subtract
1153                                  riscv::OpcodeNmadd:
1154       <font color = "grey">unreachable  </font>              instruction_o.op = ariane_pkg::FNMADD;  // fnmadd.fmt - FP Negated fused multiply-add
1148       <font color = "grey">unreachable  </font>              default: instruction_o.op = ariane_pkg::FMADD;  // fmadd.fmt - FP Fused multiply-add
1149                                  riscv::OpcodeMsub:
1150                                  instruction_o.op = ariane_pkg::FMSUB;  // fmsub.fmt - FP Fused multiply-subtract
1151                                  riscv::OpcodeNmsub:
1152                                  instruction_o.op = ariane_pkg::FNMSUB; // fnmsub.fmt - FP Negated fused multiply-subtract
1153                                  riscv::OpcodeNmadd:
1154                                  instruction_o.op = ariane_pkg::FNMADD;  // fnmadd.fmt - FP Negated fused multiply-add
1155                                endcase
1156                    
1157                                // determine fp format
1158       <font color = "grey">unreachable  </font>            unique case (instr.r4type.funct2)
1159                                  // Only process instruction if corresponding extension is active (static)
1160       <font color = "grey">unreachable  </font>              2'b00:   if (~CVA6Cfg.RVF) illegal_instr = 1'b1;
                   <font color = "red">==>  MISSING_ELSE</font>
1161       <font color = "grey">unreachable  </font>              2'b01:   if (~CVA6Cfg.RVD) illegal_instr = 1'b1;
                   <font color = "red">==>  MISSING_ELSE</font>
1162       <font color = "grey">unreachable  </font>              2'b10:   if (~CVA6Cfg.XF16 &amp; ~CVA6Cfg.XF16ALT) illegal_instr = 1'b1;
                   <font color = "red">==>  MISSING_ELSE</font>
1163       <font color = "grey">unreachable  </font>              2'b11:   if (~CVA6Cfg.XF8) illegal_instr = 1'b1;
                   <font color = "red">==>  MISSING_ELSE</font>
1164       <font color = "grey">unreachable  </font>              default: illegal_instr = 1'b1;
1165                                endcase
1166                    
1167                                // check rounding mode
1168       <font color = "grey">unreachable  </font>            if (check_fprm) begin
1169       <font color = "grey">unreachable  </font>              unique case (instr.rftype.rm) inside
1170       <font color = "grey">unreachable  </font>                [3'b000 : 3'b100]: ;  //legal rounding modes
1171                                    3'b101: begin  // Alternative Half-Precsision encded as fmt=10 and rm=101
1172       <font color = "grey">unreachable  </font>                  if (~CVA6Cfg.XF16ALT || instr.rftype.fmt != 2'b10) illegal_instr = 1'b1;
                   <font color = "red">==>  MISSING_ELSE</font>
1173       <font color = "grey">unreachable  </font>                  unique case (frm_i) inside  // actual rounding mode from frm csr
1174       <font color = "grey">unreachable  </font>                    [3'b000 : 3'b100]: ;  //legal rounding modes
1175       <font color = "grey">unreachable  </font>                    default: illegal_instr = 1'b1;
1176                                      endcase
1177                                    end
1178                                    3'b111: begin
1179                                      // rounding mode from frm csr
1180       <font color = "grey">unreachable  </font>                  unique case (frm_i) inside
1181       <font color = "grey">unreachable  </font>                    [3'b000 : 3'b100]: ;  //legal rounding modes
1182       <font color = "grey">unreachable  </font>                    default: illegal_instr = 1'b1;
1183                                      endcase
1184                                    end
1185       <font color = "grey">unreachable  </font>                default:           illegal_instr = 1'b1;
1186                                  endcase
1187                                end
                   <font color = "red">==>  MISSING_ELSE</font>
1188                              end else begin
1189       1/1                      illegal_instr = 1'b1;
1190                              end
1191                            end
1192                    
1193                            riscv::OpcodeOpFp: begin
1194       1/1                    if (CVA6Cfg.FpPresent &amp;&amp; fs_i != riscv::Off &amp;&amp; ((CVA6Cfg.RVH &amp;&amp; (!v_i || vfs_i != riscv::Off)) || !CVA6Cfg.RVH)) begin // only generate decoder if FP extensions are enabled (static)
1195       <font color = "grey">unreachable  </font>            instruction_o.fu  = FPU;
1196       <font color = "grey">unreachable  </font>            instruction_o.rs1 = instr.rftype.rs1;
1197       <font color = "grey">unreachable  </font>            instruction_o.rs2 = instr.rftype.rs2;
1198       <font color = "grey">unreachable  </font>            instruction_o.rd  = instr.rftype.rd;
1199       <font color = "grey">unreachable  </font>            check_fprm        = 1'b1;
1200                                // decode FP instruction
1201       <font color = "grey">unreachable  </font>            unique case (instr.rftype.funct5)
1202                                  5'b00000: begin
1203       <font color = "grey">unreachable  </font>                instruction_o.op  = ariane_pkg::FADD;  // fadd.fmt - FP Addition
1204       <font color = "grey">unreachable  </font>                instruction_o.rs1 = '0;  // Operand A is set to 0
1205       <font color = "grey">unreachable  </font>                instruction_o.rs2 = instr.rftype.rs1;  // Operand B is set to rs1
1206       <font color = "grey">unreachable  </font>                imm_select        = IIMM;  // Operand C is set to rs2
1207                                  end
1208                                  5'b00001: begin
1209       <font color = "grey">unreachable  </font>                instruction_o.op  = ariane_pkg::FSUB;  // fsub.fmt - FP Subtraction
1210       <font color = "grey">unreachable  </font>                instruction_o.rs1 = '0;  // Operand A is set to 0
1211       <font color = "grey">unreachable  </font>                instruction_o.rs2 = instr.rftype.rs1;  // Operand B is set to rs1
1212       <font color = "grey">unreachable  </font>                imm_select        = IIMM;  // Operand C is set to rs2
1213                                  end
1214       <font color = "grey">unreachable  </font>              5'b00010: instruction_o.op = ariane_pkg::FMUL;  // fmul.fmt - FP Multiplication
1215       <font color = "grey">unreachable  </font>              5'b00011: instruction_o.op = ariane_pkg::FDIV;  // fdiv.fmt - FP Division
1216                                  5'b01011: begin
1217       <font color = "grey">unreachable  </font>                instruction_o.op = ariane_pkg::FSQRT;  // fsqrt.fmt - FP Square Root
1218                                    // rs2 must be zero
1219       <font color = "grey">unreachable  </font>                if (instr.rftype.rs2 != 5'b00000) illegal_instr = 1'b1;
                   <font color = "red">==>  MISSING_ELSE</font>
1220                                  end
1221                                  5'b00100: begin
1222       <font color = "grey">unreachable  </font>                instruction_o.op = ariane_pkg::FSGNJ;  // fsgn{j[n]/jx}.fmt - FP Sign Injection
1223       <font color = "grey">unreachable  </font>                check_fprm       = 1'b0;  // instruction encoded in rm, do the check here
1224       <font color = "grey">unreachable  </font>                if (CVA6Cfg.XF16ALT) begin        // FP16ALT instructions encoded in rm separately (static)
1225       <font color = "grey">unreachable  </font>                  if (!(instr.rftype.rm inside {[3'b000 : 3'b010], [3'b100 : 3'b110]}))
1226       <font color = "grey">unreachable  </font>                    illegal_instr = 1'b1;
                   <font color = "red">==>  MISSING_ELSE</font>
1227                                    end else begin
1228       <font color = "grey">unreachable  </font>                  if (!(instr.rftype.rm inside {[3'b000 : 3'b010]})) illegal_instr = 1'b1;
                   <font color = "red">==>  MISSING_ELSE</font>
1229                                    end
1230                                  end
1231                                  5'b00101: begin
1232       <font color = "grey">unreachable  </font>                instruction_o.op = ariane_pkg::FMIN_MAX;  // fmin/fmax.fmt - FP Minimum / Maximum
1233       <font color = "grey">unreachable  </font>                check_fprm       = 1'b0;  // instruction encoded in rm, do the check here
1234       <font color = "grey">unreachable  </font>                if (CVA6Cfg.XF16ALT) begin           // FP16ALT instructions encoded in rm separately (static)
1235       <font color = "grey">unreachable  </font>                  if (!(instr.rftype.rm inside {[3'b000 : 3'b001], [3'b100 : 3'b101]}))
1236       <font color = "grey">unreachable  </font>                    illegal_instr = 1'b1;
                   <font color = "red">==>  MISSING_ELSE</font>
1237                                    end else begin
1238       <font color = "grey">unreachable  </font>                  if (!(instr.rftype.rm inside {[3'b000 : 3'b001]})) illegal_instr = 1'b1;
                   <font color = "red">==>  MISSING_ELSE</font>
1239                                    end
1240                                  end
1241                                  5'b01000: begin
1242       <font color = "grey">unreachable  </font>                instruction_o.op = ariane_pkg::FCVT_F2F;  // fcvt.fmt.fmt - FP to FP Conversion
1243       <font color = "grey">unreachable  </font>                instruction_o.rs2 = instr.rvftype.rs1; // tie rs2 to rs1 to be safe (vectors use rs2)
1244       <font color = "grey">unreachable  </font>                imm_select = IIMM;  // rs2 holds part of the intruction
1245       <font color = "grey">unreachable  </font>                if (|instr.rftype.rs2[24:23])
1246       <font color = "grey">unreachable  </font>                  illegal_instr = 1'b1;  // bits [22:20] used, other bits must be 0
                   <font color = "red">==>  MISSING_ELSE</font>
1247                                    // check source format
1248       <font color = "grey">unreachable  </font>                unique case (instr.rftype.rs2[22:20])
1249                                      // Only process instruction if corresponding extension is active (static)
1250       <font color = "grey">unreachable  </font>                  3'b000:  if (~CVA6Cfg.RVF) illegal_instr = 1'b1;
                   <font color = "red">==>  MISSING_ELSE</font>
1251       <font color = "grey">unreachable  </font>                  3'b001:  if (~CVA6Cfg.RVD) illegal_instr = 1'b1;
                   <font color = "red">==>  MISSING_ELSE</font>
1252       <font color = "grey">unreachable  </font>                  3'b010:  if (~CVA6Cfg.XF16) illegal_instr = 1'b1;
                   <font color = "red">==>  MISSING_ELSE</font>
1253       <font color = "grey">unreachable  </font>                  3'b110:  if (~CVA6Cfg.XF16ALT) illegal_instr = 1'b1;
                   <font color = "red">==>  MISSING_ELSE</font>
1254       <font color = "grey">unreachable  </font>                  3'b011:  if (~CVA6Cfg.XF8) illegal_instr = 1'b1;
                   <font color = "red">==>  MISSING_ELSE</font>
1255       <font color = "grey">unreachable  </font>                  default: illegal_instr = 1'b1;
1256                                    endcase
1257                                  end
1258                                  5'b10100: begin
1259       <font color = "grey">unreachable  </font>                instruction_o.op = ariane_pkg::FCMP;  // feq/flt/fle.fmt - FP Comparisons
1260       <font color = "grey">unreachable  </font>                check_fprm       = 1'b0;  // instruction encoded in rm, do the check here
1261       <font color = "grey">unreachable  </font>                if (CVA6Cfg.XF16ALT) begin       // FP16ALT instructions encoded in rm separately (static)
1262       <font color = "grey">unreachable  </font>                  if (!(instr.rftype.rm inside {[3'b000 : 3'b010], [3'b100 : 3'b110]}))
1263       <font color = "grey">unreachable  </font>                    illegal_instr = 1'b1;
                   <font color = "red">==>  MISSING_ELSE</font>
1264                                    end else begin
1265       <font color = "grey">unreachable  </font>                  if (!(instr.rftype.rm inside {[3'b000 : 3'b010]})) illegal_instr = 1'b1;
                   <font color = "red">==>  MISSING_ELSE</font>
1266                                    end
1267                                  end
1268                                  5'b11000: begin
1269       <font color = "grey">unreachable  </font>                instruction_o.op = ariane_pkg::FCVT_F2I;  // fcvt.ifmt.fmt - FP to Int Conversion
1270       <font color = "grey">unreachable  </font>                imm_select       = IIMM;  // rs2 holds part of the instruction
1271       <font color = "grey">unreachable  </font>                if (|instr.rftype.rs2[24:22])
1272       <font color = "grey">unreachable  </font>                  illegal_instr = 1'b1;  // bits [21:20] used, other bits must be 0
                   <font color = "red">==>  MISSING_ELSE</font>
1273                                  end
1274                                  5'b11010: begin
1275       <font color = "grey">unreachable  </font>                instruction_o.op = ariane_pkg::FCVT_I2F;  // fcvt.fmt.ifmt - Int to FP Conversion
1276       <font color = "grey">unreachable  </font>                imm_select       = IIMM;  // rs2 holds part of the instruction
1277       <font color = "grey">unreachable  </font>                if (|instr.rftype.rs2[24:22])
1278       <font color = "grey">unreachable  </font>                  illegal_instr = 1'b1;  // bits [21:20] used, other bits must be 0
                   <font color = "red">==>  MISSING_ELSE</font>
1279                                  end
1280                                  5'b11100: begin
1281       <font color = "grey">unreachable  </font>                instruction_o.rs2 = instr.rftype.rs1; // set rs2 = rs1 so we can map FMV to SGNJ in the unit
1282       <font color = "grey">unreachable  </font>                check_fprm = 1'b0;  // instruction encoded in rm, do the check here
1283       <font color = "grey">unreachable  </font>                if (instr.rftype.rm == 3'b000 || (CVA6Cfg.XF16ALT &amp;&amp; instr.rftype.rm == 3'b100)) // FP16ALT has separate encoding
1284       <font color = "grey">unreachable  </font>                  instruction_o.op = ariane_pkg::FMV_F2X;  // fmv.ifmt.fmt - FPR to GPR Move
1285       <font color = "grey">unreachable  </font>                else if (instr.rftype.rm == 3'b001 || (CVA6Cfg.XF16ALT &amp;&amp; instr.rftype.rm == 3'b101)) // FP16ALT has separate encoding
1286       <font color = "grey">unreachable  </font>                  instruction_o.op = ariane_pkg::FCLASS;  // fclass.fmt - FP Classify
1287       <font color = "grey">unreachable  </font>                else illegal_instr = 1'b1;
1288                                    // rs2 must be zero
1289       <font color = "grey">unreachable  </font>                if (instr.rftype.rs2 != 5'b00000) illegal_instr = 1'b1;
                   <font color = "red">==>  MISSING_ELSE</font>
1290                                  end
1291                                  5'b11110: begin
1292       <font color = "grey">unreachable  </font>                instruction_o.op = ariane_pkg::FMV_X2F;  // fmv.fmt.ifmt - GPR to FPR Move
1293       <font color = "grey">unreachable  </font>                instruction_o.rs2 = instr.rftype.rs1; // set rs2 = rs1 so we can map FMV to SGNJ in the unit
1294       <font color = "grey">unreachable  </font>                check_fprm = 1'b0;  // instruction encoded in rm, do the check here
1295       <font color = "grey">unreachable  </font>                if (!(instr.rftype.rm == 3'b000 || (CVA6Cfg.XF16ALT &amp;&amp; instr.rftype.rm == 3'b100)))
1296       <font color = "grey">unreachable  </font>                  illegal_instr = 1'b1;
                   <font color = "red">==>  MISSING_ELSE</font>
1297                                    // rs2 must be zero
1298       <font color = "grey">unreachable  </font>                if (instr.rftype.rs2 != 5'b00000) illegal_instr = 1'b1;
                   <font color = "red">==>  MISSING_ELSE</font>
1299                                  end
1300       <font color = "grey">unreachable  </font>              default:  illegal_instr = 1'b1;
1301                                endcase
1302                    
1303                                // check format
1304       <font color = "grey">unreachable  </font>            unique case (instr.rftype.fmt)
1305                                  // Only process instruction if corresponding extension is active (static)
1306       <font color = "grey">unreachable  </font>              2'b00:   if (~CVA6Cfg.RVF) illegal_instr = 1'b1;
                   <font color = "red">==>  MISSING_ELSE</font>
1307       <font color = "grey">unreachable  </font>              2'b01:   if (~CVA6Cfg.RVD) illegal_instr = 1'b1;
                   <font color = "red">==>  MISSING_ELSE</font>
1308       <font color = "grey">unreachable  </font>              2'b10:   if (~CVA6Cfg.XF16 &amp; ~CVA6Cfg.XF16ALT) illegal_instr = 1'b1;
                   <font color = "red">==>  MISSING_ELSE</font>
1309       <font color = "grey">unreachable  </font>              2'b11:   if (~CVA6Cfg.XF8) illegal_instr = 1'b1;
                   <font color = "red">==>  MISSING_ELSE</font>
1310       <font color = "grey">unreachable  </font>              default: illegal_instr = 1'b1;
1311                                endcase
1312                    
1313                                // check rounding mode
1314       <font color = "grey">unreachable  </font>            if (check_fprm) begin
1315       <font color = "grey">unreachable  </font>              unique case (instr.rftype.rm) inside
1316       <font color = "grey">unreachable  </font>                [3'b000 : 3'b100]: ;  //legal rounding modes
1317                                    3'b101: begin  // Alternative Half-Precsision encded as fmt=10 and rm=101
1318       <font color = "grey">unreachable  </font>                  if (~CVA6Cfg.XF16ALT || instr.rftype.fmt != 2'b10) illegal_instr = 1'b1;
                   <font color = "red">==>  MISSING_ELSE</font>
1319       <font color = "grey">unreachable  </font>                  unique case (frm_i) inside  // actual rounding mode from frm csr
1320       <font color = "grey">unreachable  </font>                    [3'b000 : 3'b100]: ;  //legal rounding modes
1321       <font color = "grey">unreachable  </font>                    default: illegal_instr = 1'b1;
1322                                      endcase
1323                                    end
1324                                    3'b111: begin
1325                                      // rounding mode from frm csr
1326       <font color = "grey">unreachable  </font>                  unique case (frm_i) inside
1327       <font color = "grey">unreachable  </font>                    [3'b000 : 3'b100]: ;  //legal rounding modes
1328       <font color = "grey">unreachable  </font>                    default: illegal_instr = 1'b1;
1329                                      endcase
1330                                    end
1331       <font color = "grey">unreachable  </font>                default:           illegal_instr = 1'b1;
1332                                  endcase
1333                                end
                   <font color = "red">==>  MISSING_ELSE</font>
1334                              end else begin
1335       1/1                      illegal_instr = 1'b1;
1336                              end
1337                            end
1338                    
1339                            // ----------------------------------
1340                            // Atomic Operations
1341                            // ----------------------------------
1342                            riscv::OpcodeAmo: begin
1343                              // we are going to use the load unit for AMOs
1344       1/1                    instruction_o.fu  = STORE;
1345       1/1                    instruction_o.rs1 = instr.atype.rs1;
1346       1/1                    instruction_o.rs2 = instr.atype.rs2;
1347       1/1                    instruction_o.rd  = instr.atype.rd;
1348                              // TODO(zarubaf): Ordering
1349                              // words
1350       1/1                    if (CVA6Cfg.RVA &amp;&amp; instr.stype.funct3 == 3'h2) begin
1351       <font color = "grey">unreachable  </font>            unique case (instr.instr[31:27])
1352       <font color = "grey">unreachable  </font>              5'h0: instruction_o.op = ariane_pkg::AMO_ADDW;
1353       <font color = "grey">unreachable  </font>              5'h1: instruction_o.op = ariane_pkg::AMO_SWAPW;
1354                                  5'h2: begin
1355       <font color = "grey">unreachable  </font>                instruction_o.op = ariane_pkg::AMO_LRW;
1356       <font color = "grey">unreachable  </font>                if (instr.atype.rs2 != 0) illegal_instr = 1'b1;
                   <font color = "red">==>  MISSING_ELSE</font>
1357                                  end
1358       <font color = "grey">unreachable  </font>              5'h3: instruction_o.op = ariane_pkg::AMO_SCW;
1359       <font color = "grey">unreachable  </font>              5'h4: instruction_o.op = ariane_pkg::AMO_XORW;
1360       <font color = "grey">unreachable  </font>              5'h8: instruction_o.op = ariane_pkg::AMO_ORW;
1361       <font color = "grey">unreachable  </font>              5'hC: instruction_o.op = ariane_pkg::AMO_ANDW;
1362       <font color = "grey">unreachable  </font>              5'h10: instruction_o.op = ariane_pkg::AMO_MINW;
1363       <font color = "grey">unreachable  </font>              5'h14: instruction_o.op = ariane_pkg::AMO_MAXW;
1364       <font color = "grey">unreachable  </font>              5'h18: instruction_o.op = ariane_pkg::AMO_MINWU;
1365       <font color = "grey">unreachable  </font>              5'h1C: instruction_o.op = ariane_pkg::AMO_MAXWU;
1366       <font color = "grey">unreachable  </font>              default: illegal_instr = 1'b1;
1367                                endcase
1368                                // double words
1369       1/1                    end else if (CVA6Cfg.IS_XLEN64 &amp;&amp; CVA6Cfg.RVA &amp;&amp; instr.stype.funct3 == 3'h3) begin
1370       <font color = "grey">unreachable  </font>            unique case (instr.instr[31:27])
1371       <font color = "grey">unreachable  </font>              5'h0: instruction_o.op = ariane_pkg::AMO_ADDD;
1372       <font color = "grey">unreachable  </font>              5'h1: instruction_o.op = ariane_pkg::AMO_SWAPD;
1373                                  5'h2: begin
1374       <font color = "grey">unreachable  </font>                instruction_o.op = ariane_pkg::AMO_LRD;
1375       <font color = "grey">unreachable  </font>                if (instr.atype.rs2 != 0) illegal_instr = 1'b1;
                   <font color = "red">==>  MISSING_ELSE</font>
1376                                  end
1377       <font color = "grey">unreachable  </font>              5'h3: instruction_o.op = ariane_pkg::AMO_SCD;
1378       <font color = "grey">unreachable  </font>              5'h4: instruction_o.op = ariane_pkg::AMO_XORD;
1379       <font color = "grey">unreachable  </font>              5'h8: instruction_o.op = ariane_pkg::AMO_ORD;
1380       <font color = "grey">unreachable  </font>              5'hC: instruction_o.op = ariane_pkg::AMO_ANDD;
1381       <font color = "grey">unreachable  </font>              5'h10: instruction_o.op = ariane_pkg::AMO_MIND;
1382       <font color = "grey">unreachable  </font>              5'h14: instruction_o.op = ariane_pkg::AMO_MAXD;
1383       <font color = "grey">unreachable  </font>              5'h18: instruction_o.op = ariane_pkg::AMO_MINDU;
1384       <font color = "grey">unreachable  </font>              5'h1C: instruction_o.op = ariane_pkg::AMO_MAXDU;
1385       <font color = "grey">unreachable  </font>              default: illegal_instr = 1'b1;
1386                                endcase
1387                              end else begin
1388       1/1                      illegal_instr = 1'b1;
1389                              end
1390       1/1                    if (CVA6Cfg.RVH) begin
1391       <font color = "grey">unreachable  </font>            tinst = {
1392                                  instr.atype.funct5,
1393                                  instr.atype.aq,
1394                                  instr.atype.rl,
1395                                  instr.atype.rs2,
1396                                  5'b0,
1397                                  instr.atype.funct3,
1398                                  instr.atype.rd,
1399                                  instr.atype.opcode
1400                                };
1401                              end
                        MISSING_ELSE
1402                            end
1403                    
1404                            // --------------------------------
1405                            // Control Flow Instructions
1406                            // --------------------------------
1407                            riscv::OpcodeBranch: begin
1408       1/1                    imm_select              = SBIMM;
1409       1/1                    instruction_o.fu        = CTRL_FLOW;
1410       1/1                    instruction_o.rs1       = instr.stype.rs1;
1411       1/1                    instruction_o.rs2       = instr.stype.rs2;
1412                    
1413       1/1                    is_control_flow_instr_o = 1'b1;
1414                    
1415       1/1                    case (instr.stype.funct3)
1416       1/1                      3'b000: instruction_o.op = ariane_pkg::EQ;
1417       1/1                      3'b001: instruction_o.op = ariane_pkg::NE;
1418       1/1                      3'b100: instruction_o.op = ariane_pkg::LTS;
1419       1/1                      3'b101: instruction_o.op = ariane_pkg::GES;
1420       1/1                      3'b110: instruction_o.op = ariane_pkg::LTU;
1421       1/1                      3'b111: instruction_o.op = ariane_pkg::GEU;
1422                                default: begin
1423       1/1                        is_control_flow_instr_o = 1'b0;
1424       1/1                        illegal_instr           = 1'b1;
1425                                end
1426                              endcase
1427                            end
1428                            // Jump and link register
1429                            riscv::OpcodeJalr: begin
1430       1/1                    instruction_o.fu        = CTRL_FLOW;
1431       1/1                    instruction_o.op        = ariane_pkg::JALR;
1432       1/1                    instruction_o.rs1       = instr.itype.rs1;
1433       1/1                    imm_select              = IIMM;
1434       1/1                    instruction_o.rd        = instr.itype.rd;
1435       1/1                    is_control_flow_instr_o = 1'b1;
1436                              // invalid jump and link register -&gt; reserved for vector encoding
1437       2/2                    if (instr.itype.funct3 != 3'b0) illegal_instr = 1'b1;
                        MISSING_ELSE
1438                            end
1439                            // Jump and link
1440                            riscv::OpcodeJal: begin
1441       1/1                    instruction_o.fu        = CTRL_FLOW;
1442       1/1                    imm_select              = JIMM;
1443       1/1                    instruction_o.rd        = instr.utype.rd;
1444       1/1                    is_control_flow_instr_o = 1'b1;
1445                            end
1446                    
1447                            riscv::OpcodeAuipc: begin
1448       1/1                    instruction_o.fu     = ALU;
1449       1/1                    imm_select           = UIMM;
1450       1/1                    instruction_o.use_pc = 1'b1;
1451       1/1                    instruction_o.rd     = instr.utype.rd;
1452                            end
1453                    
1454                            riscv::OpcodeLui: begin
1455       1/1                    imm_select       = UIMM;
1456       1/1                    instruction_o.fu = ALU;
1457       1/1                    instruction_o.rd = instr.utype.rd;
1458                            end
1459                    
1460       1/1                  default: illegal_instr = 1'b1;
1461                          endcase
1462                        end
                        MISSING_ELSE
1463       1/1              if (CVA6Cfg.CvxifEn) begin
1464       1/1                if (~ex_i.valid &amp;&amp; (is_illegal_i || illegal_instr)) begin
1465       1/1                  instruction_o.fu = CVXIF;
1466       1/1                  instruction_o.rs1 = instr.r4type.rs1;
1467       1/1                  instruction_o.rs2 = instr.r4type.rs2;
1468       1/1                  instruction_o.rd = instr.r4type.rd;
1469       1/1                  instruction_o.op = ariane_pkg::OFFLOAD;
1470       1/1                  imm_select             = instr.rtype.opcode == riscv::OpcodeMadd ||
1471                                                     instr.rtype.opcode == riscv::OpcodeMsub ||
1472                                                     instr.rtype.opcode == riscv::OpcodeNmadd ||
1473                                                     instr.rtype.opcode == riscv::OpcodeNmsub ? RS3 : MUX_RD_RS3;
1474                          end
                        MISSING_ELSE
1475                        end
                   <font color = "red">==>  MISSING_ELSE</font>
1476                    
1477                        // Accelerator instructions.
1478                        // These can overwrite the previous decoding entirely.
1479       1/1              if (CVA6Cfg.EnableAccelerator) begin // only generate decoder if accelerators are enabled (static)
1480       <font color = "grey">unreachable  </font>      if (is_accel) begin
1481       <font color = "grey">unreachable  </font>        instruction_o.fu        = acc_instruction.fu;
1482       <font color = "grey">unreachable  </font>        instruction_o.vfp       = acc_instruction.vfp;
1483       <font color = "grey">unreachable  </font>        instruction_o.rs1       = acc_instruction.rs1;
1484       <font color = "grey">unreachable  </font>        instruction_o.rs2       = acc_instruction.rs2;
1485       <font color = "grey">unreachable  </font>        instruction_o.rd        = acc_instruction.rd;
1486       <font color = "grey">unreachable  </font>        instruction_o.op        = acc_instruction.op;
1487       <font color = "grey">unreachable  </font>        illegal_instr           = acc_illegal_instr;
1488       <font color = "grey">unreachable  </font>        is_control_flow_instr_o = acc_is_control_flow_instr;
1489                          end
                   <font color = "red">==>  MISSING_ELSE</font>
1490                        end
                        MISSING_ELSE
1491                      end
1492                    
1493                      // --------------------------------
1494                      // Sign extend immediate
1495                      // --------------------------------
1496                      always_comb begin : sign_extend
1497       1/1              imm_i_type = {{CVA6Cfg.XLEN - 12{instruction_i[31]}}, instruction_i[31:20]};
1498       1/1              imm_s_type = {
1499                          {CVA6Cfg.XLEN - 12{instruction_i[31]}}, instruction_i[31:25], instruction_i[11:7]
1500                        };
1501       1/1              imm_sb_type = {
1502                          {CVA6Cfg.XLEN - 13{instruction_i[31]}},
1503                          instruction_i[31],
1504                          instruction_i[7],
1505                          instruction_i[30:25],
1506                          instruction_i[11:8],
1507                          1'b0
1508                        };
1509       1/1              imm_u_type = {
1510                          {CVA6Cfg.XLEN - 32{instruction_i[31]}}, instruction_i[31:12], 12'b0
1511                        };  // JAL, AUIPC, sign extended to 64 bit
1512                        //  if zcmt then xlen jump address assign to immidiate
1513       1/1              if (CVA6Cfg.RVZCMT &amp;&amp; is_zcmt_i) begin
1514       <font color = "grey">unreachable  </font>      imm_uj_type = {{CVA6Cfg.XLEN - 32{jump_address_i[31]}}, jump_address_i[31:0]};
1515                        end else begin
1516       1/1                imm_uj_type = {
1517                            {CVA6Cfg.XLEN - 20{instruction_i[31]}},
1518                            instruction_i[19:12],
1519                            instruction_i[20],
1520                            instruction_i[30:21],
1521                            1'b0
1522                          };
1523                        end
1524                    
1525                        // NOIMM, IIMM, SIMM, SBIMM, UIMM, JIMM, RS3
1526                        // select immediate
1527       1/1              case (imm_select)
1528                          IIMM: begin
1529       1/1                  instruction_o.result  = imm_i_type;
1530       1/1                  instruction_o.use_imm = 1'b1;
1531                          end
1532                          SIMM: begin
1533       1/1                  instruction_o.result  = imm_s_type;
1534       1/1                  instruction_o.use_imm = 1'b1;
1535                          end
1536                          SBIMM: begin
1537       1/1                  instruction_o.result  = imm_sb_type;
1538       1/1                  instruction_o.use_imm = 1'b1;
1539                          end
1540                          UIMM: begin
1541       1/1                  instruction_o.result  = imm_u_type;
1542       1/1                  instruction_o.use_imm = 1'b1;
1543                          end
1544                          JIMM: begin
1545       1/1                  instruction_o.result  = imm_uj_type;
1546       1/1                  instruction_o.use_imm = 1'b1;
1547                          end
1548                          RS3: begin
1549                            // result holds address of fp operand rs3
1550       1/1                  instruction_o.result  = {{CVA6Cfg.XLEN - 5{1'b0}}, instr.r4type.rs3};
1551       1/1                  instruction_o.use_imm = 1'b0;
1552                          end
1553                          MUX_RD_RS3: begin
1554                            // result holds address of operand rs3 which is in rd field
1555       1/1                  instruction_o.result  = {{CVA6Cfg.XLEN - 5{1'b0}}, instr.rtype.rd};
1556       1/1                  instruction_o.use_imm = 1'b0;
1557                          end
1558                          default: begin
1559       1/1                  instruction_o.result  = {CVA6Cfg.XLEN{1'b0}};
1560       1/1                  instruction_o.use_imm = 1'b0;
1561                          end
1562                        endcase
1563                    
1564       1/1              if (CVA6Cfg.EnableAccelerator) begin
1565       <font color = "grey">unreachable  </font>      if (is_accel) begin
1566       <font color = "grey">unreachable  </font>        instruction_o.result  = acc_instruction.result;
1567       <font color = "grey">unreachable  </font>        instruction_o.use_imm = acc_instruction.use_imm;
1568                          end
                   <font color = "red">==>  MISSING_ELSE</font>
1569                        end
                        MISSING_ELSE
1570                      end
1571                    
1572                      // ---------------------
1573                      // Exception handling
1574                      // ---------------------
1575                      logic [CVA6Cfg.XLEN-1:0] interrupt_cause;
1576                    
1577                      // this instruction has already executed if the exception is valid
1578                      assign instruction_o.valid = instruction_o.ex.valid;
1579                    
1580                      always_comb begin : exception_handling
1581       1/1              interrupt_cause = '0;
1582       1/1              instruction_o.ex = ex_i;
1583       1/1              orig_instr_o = (is_compressed_i) ? {{CVA6Cfg.XLEN-16{1'b0}}, compressed_instr_i} : {{CVA6Cfg.XLEN-32{1'b0}}, instruction_i};
1584                        // look if we didn't already get an exception in any previous
1585                        // stage - we should not overwrite it as we retain order regarding the exception
1586       1/1              if (~ex_i.valid) begin
1587                          // if we didn't already get an exception save the instruction here as we may need it
1588                          // in the commit stage if we got a access exception to one of the CSR registers
1589       1/1                if (CVA6Cfg.TvalEn)
1590       <font color = "grey">unreachable  </font>        instruction_o.ex.tval  = (is_compressed_i) ? {{CVA6Cfg.XLEN-16{1'b0}}, compressed_instr_i} : {{CVA6Cfg.XLEN-32{1'b0}}, instruction_i};
1591       1/1                else instruction_o.ex.tval = '0;
1592       1/1(1 unreachable)        if (CVA6Cfg.RVH) instruction_o.ex.tinst = tinst;
1593       1/1                else instruction_o.ex.tinst = '0;
1594                          // instructions which will throw an exception are marked as valid
1595                          // e.g.: they can be committed anytime and do not need to wait for any functional unit
1596                          // check here if we decoded an invalid instruction or if the compressed decoder already decoded
1597                          // a invalid instruction
1598       1/1                if (illegal_instr || is_illegal_i) begin
1599       1/1(1 unreachable)          if (!CVA6Cfg.CvxifEn) instruction_o.ex.valid = 1'b1;
                        MISSING_ELSE
1600                            // we decoded an illegal exception here
1601       1/1                  instruction_o.ex.cause = riscv::ILLEGAL_INSTR;
1602       1/1                end else if (CVA6Cfg.RVH &amp;&amp; virtual_illegal_instr) begin
1603       <font color = "grey">unreachable  </font>        instruction_o.ex.valid = 1'b1;
1604                            // we decoded an virtual illegal exception here
1605       <font color = "grey">unreachable  </font>        instruction_o.ex.cause = riscv::VIRTUAL_INSTRUCTION;
1606                            // we got an ecall, set the correct cause depending on the current privilege level
1607       1/1                end else if (ecall) begin
1608                            // this exception is valid
1609       1/1                  instruction_o.ex.valid = 1'b1;
1610                            // depending on the privilege mode, set the appropriate cause
1611       1/1                  if (priv_lvl_i == riscv::PRIV_LVL_S &amp;&amp; CVA6Cfg.RVS) begin
1612       <font color = "grey">unreachable  </font>          instruction_o.ex.cause = (CVA6Cfg.RVH &amp;&amp; v_i) ? riscv::ENV_CALL_VSMODE : riscv::ENV_CALL_SMODE;
1613       1/1                  end else if (priv_lvl_i == riscv::PRIV_LVL_U &amp;&amp; CVA6Cfg.RVU) begin
1614       <font color = "grey">unreachable  </font>          instruction_o.ex.cause = riscv::ENV_CALL_UMODE;
1615                              // we are in M-mode
1616                            end else begin
1617       1/1                    instruction_o.ex.cause = riscv::ENV_CALL_MMODE;
1618                            end
1619       1/1                end else if (ebreak) begin
1620                            // this exception is valid
1621       1/1                  instruction_o.ex.valid = 1'b1;
1622                            // set breakpoint cause
1623       1/1                  instruction_o.ex.cause = riscv::BREAKPOINT;
1624                            // set gva bit
1625       1/1(1 unreachable)          if (CVA6Cfg.RVH) instruction_o.ex.gva = v_i;
1626       1/1                  else instruction_o.ex.gva = 1'b0;
1627                          end
                        MISSING_ELSE
1628                          // -----------------
1629                          // Interrupt Control
1630                          // -----------------
1631                          // we decode an interrupt the same as an exception, hence it will be taken if the instruction did not
1632                          // throw any previous exception.
1633                          // we have three interrupt sources: external interrupts, software interrupts, timer interrupts (order of precedence)
1634                          // for two privilege levels: Supervisor and Machine Mode
1635                          // Virtual Supervisor Timer Interrupt
1636       1/1                if (CVA6Cfg.RVH) begin
1637       <font color = "grey">unreachable  </font>        if (irq_ctrl_i.mie[riscv::IRQ_VS_TIMER] &amp;&amp; irq_ctrl_i.mip[riscv::IRQ_VS_TIMER]) begin
1638       <font color = "grey">unreachable  </font>          interrupt_cause = INTERRUPTS.VS_TIMER;
1639                            end
                   <font color = "red">==>  MISSING_ELSE</font>
1640                            // Virtual Supervisor Software Interrupt
1641       <font color = "grey">unreachable  </font>        if (irq_ctrl_i.mie[riscv::IRQ_VS_SOFT] &amp;&amp; irq_ctrl_i.mip[riscv::IRQ_VS_SOFT]) begin
1642       <font color = "grey">unreachable  </font>          interrupt_cause = INTERRUPTS.VS_SW;
1643                            end
                   <font color = "red">==>  MISSING_ELSE</font>
1644                            // Virtual Supervisor External Interrupt
1645       <font color = "grey">unreachable  </font>        if (irq_ctrl_i.mie[riscv::IRQ_VS_EXT] &amp;&amp; (irq_ctrl_i.mip[riscv::IRQ_VS_EXT])) begin
1646       <font color = "grey">unreachable  </font>          interrupt_cause = INTERRUPTS.VS_EXT;
1647                            end
                   <font color = "red">==>  MISSING_ELSE</font>
1648                            // Hypervisor Guest External Interrupts
1649       <font color = "grey">unreachable  </font>        if (irq_ctrl_i.mie[riscv::IRQ_HS_EXT] &amp;&amp; irq_ctrl_i.mip[riscv::IRQ_HS_EXT]) begin
1650       <font color = "grey">unreachable  </font>          interrupt_cause = INTERRUPTS.HS_EXT;
1651                            end
                   <font color = "red">==>  MISSING_ELSE</font>
1652                          end
                        MISSING_ELSE
1653       1/1                if (CVA6Cfg.RVS) begin
1654                            // Supervisor Timer Interrupt
1655       <font color = "grey">unreachable  </font>        if (irq_ctrl_i.mie[riscv::IRQ_S_TIMER] &amp;&amp; irq_ctrl_i.mip[riscv::IRQ_S_TIMER]) begin
1656       <font color = "grey">unreachable  </font>          interrupt_cause = INTERRUPTS.S_TIMER;
1657                            end
                   <font color = "red">==>  MISSING_ELSE</font>
1658                            // Supervisor Software Interrupt
1659       <font color = "grey">unreachable  </font>        if (irq_ctrl_i.mie[riscv::IRQ_S_SOFT] &amp;&amp; irq_ctrl_i.mip[riscv::IRQ_S_SOFT]) begin
1660       <font color = "grey">unreachable  </font>          interrupt_cause = INTERRUPTS.S_SW;
1661                            end
                   <font color = "red">==>  MISSING_ELSE</font>
1662                            // Supervisor External Interrupt
1663                            // The logical-OR of the software-writable bit and the signal from the external interrupt controller is
1664                            // used to generate external interrupts to the supervisor
1665       <font color = "grey">unreachable  </font>        if (irq_ctrl_i.mie[riscv::IRQ_S_EXT] &amp;&amp; (irq_ctrl_i.mip[riscv::IRQ_S_EXT] | irq_i[ariane_pkg::SupervisorIrq])) begin
1666       <font color = "grey">unreachable  </font>          interrupt_cause = INTERRUPTS.S_EXT;
1667                            end
                   <font color = "red">==>  MISSING_ELSE</font>
1668                          end
                        MISSING_ELSE
1669                          // Machine Timer Interrupt
1670       1/1                if (irq_ctrl_i.mip[riscv::IRQ_M_TIMER] &amp;&amp; irq_ctrl_i.mie[riscv::IRQ_M_TIMER]) begin
1671       1/1                  interrupt_cause = INTERRUPTS.M_TIMER;
1672                          end
                        MISSING_ELSE
1673       1/1                if (CVA6Cfg.SoftwareInterruptEn) begin
1674                            // Machine Mode Software Interrupt
1675       <font color = "grey">unreachable  </font>        if (irq_ctrl_i.mip[riscv::IRQ_M_SOFT] &amp;&amp; irq_ctrl_i.mie[riscv::IRQ_M_SOFT]) begin
1676       <font color = "grey">unreachable  </font>          interrupt_cause = INTERRUPTS.M_SW;
1677                            end
                   <font color = "red">==>  MISSING_ELSE</font>
1678                          end
                        MISSING_ELSE
1679                          // Machine Mode External Interrupt
1680       1/1                if (irq_ctrl_i.mip[riscv::IRQ_M_EXT] &amp;&amp; irq_ctrl_i.mie[riscv::IRQ_M_EXT]) begin
1681       1/1                  interrupt_cause = INTERRUPTS.M_EXT;
1682                          end
                        MISSING_ELSE
1683                    
1684       1/1                if (interrupt_cause[CVA6Cfg.XLEN-1] &amp;&amp; irq_ctrl_i.global_enable) begin
1685                            // However, if bit i in mideleg is set, interrupts are considered to be globally enabled if the hart’s current privilege
1686                            // mode equals the delegated privilege mode (S or U) and that mode’s interrupt enable bit
1687                            // (SIE or UIE in mstatus) is set, or if the current privilege mode is less than the delegated privilege mode.
1688       1/1                  if (CVA6Cfg.RVS &amp;&amp; irq_ctrl_i.mideleg[interrupt_cause[$clog2(CVA6Cfg.XLEN)-1:0]]) begin
1689       <font color = "grey">unreachable  </font>          if (CVA6Cfg.RVH) begin : hyp_int_gen
1690       <font color = "grey">unreachable  </font>            if (v_i &amp;&amp; irq_ctrl_i.hideleg[interrupt_cause[$clog2(CVA6Cfg.XLEN)-1:0]]) begin
1691       <font color = "grey">unreachable  </font>              if ((irq_ctrl_i.sie &amp;&amp; priv_lvl_i == riscv::PRIV_LVL_S) || priv_lvl_i == riscv::PRIV_LVL_U) begin
1692       <font color = "grey">unreachable  </font>                instruction_o.ex.valid = 1'b1;
1693       <font color = "grey">unreachable  </font>                instruction_o.ex.cause = interrupt_cause;
1694                                  end
                   <font color = "red">==>  MISSING_ELSE</font>
1695       <font color = "grey">unreachable  </font>            end else if (v_i &amp;&amp; ~irq_ctrl_i.hideleg[interrupt_cause[$clog2(
1696                                        CVA6Cfg.XLEN
1697                                    )-1:0]]) begin
1698       <font color = "grey">unreachable  </font>              instruction_o.ex.valid = 1'b1;
1699       <font color = "grey">unreachable  </font>              instruction_o.ex.cause = interrupt_cause;
1700       <font color = "grey">unreachable  </font>            end else if (!v_i &amp;&amp; ((irq_ctrl_i.sie &amp;&amp; priv_lvl_i == riscv::PRIV_LVL_S) || priv_lvl_i == riscv::PRIV_LVL_U) &amp;&amp; ~irq_ctrl_i.hideleg[interrupt_cause[$clog2(
1701                                        CVA6Cfg.XLEN
1702                                    )-1:0]]) begin
1703       <font color = "grey">unreachable  </font>              instruction_o.ex.valid = 1'b1;
1704       <font color = "grey">unreachable  </font>              instruction_o.ex.cause = interrupt_cause;
1705                                end
                   <font color = "red">==>  MISSING_ELSE</font>
1706                              end else begin
1707       <font color = "grey">unreachable  </font>            if ((CVA6Cfg.RVS &amp;&amp; irq_ctrl_i.sie &amp;&amp; priv_lvl_i == riscv::PRIV_LVL_S) || (CVA6Cfg.RVU &amp;&amp; priv_lvl_i == riscv::PRIV_LVL_U)) begin
1708       <font color = "grey">unreachable  </font>              instruction_o.ex.valid = 1'b1;
1709       <font color = "grey">unreachable  </font>              instruction_o.ex.cause = interrupt_cause;
1710                                end
                   <font color = "red">==>  MISSING_ELSE</font>
1711                              end
1712                            end else begin
1713       1/1                    instruction_o.ex.valid = 1'b1;
1714       1/1                    instruction_o.ex.cause = interrupt_cause;
1715                            end
1716                          end
                        MISSING_ELSE
1717                        end
                        MISSING_ELSE
1718                    
1719                        // a debug request has precendece over everything else
1720       1/1              if (CVA6Cfg.DebugEn &amp;&amp; debug_req_i &amp;&amp; !debug_mode_i) begin
1721       <font color = "grey">unreachable  </font>      instruction_o.ex.valid = 1'b1;
1722       <font color = "grey">unreachable  </font>      instruction_o.ex.cause = riscv::DEBUG_REQUEST;
1723                        end
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod17.html" >decoder</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">Conditions</td><td>134</td><td>132</td><td>98.51</td></tr>
<tr class="s9"><td class="lf">Logical</td><td>134</td><td>132</td><td>98.51</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       201
 EXPRESSION ((instr.itype.rs1 != '0) || (instr.itype.rd != '0))
             -----------1-----------    -----------2----------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       201
 SUB-EXPRESSION (instr.itype.rs1 != '0)
                -----------1-----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       201
 SUB-EXPRESSION (instr.itype.rd != '0)
                -----------1----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       230
 EXPRESSION ((priv_lvl_i == PRIV_LVL_S) &amp;&amp; tsr_i)
             -------------1------------    --2--
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="wht"><td>0</td><td>1</td><td class="lf">Unreachable</td></tr>
<tr class="wht"><td>1</td><td>0</td><td class="lf">Unreachable</td></tr>
<tr class="wht"><td>1</td><td>1</td><td class="lf">Unreachable</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       230
 SUB-EXPRESSION (priv_lvl_i == PRIV_LVL_S)
                -------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="wht"><td>0</td><td class="lf">Unreachable</td></tr>
<tr class="wht"><td>1</td><td class="lf">Unreachable</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       257
 EXPRESSION (((!debug_mode_i)) ? 1'b1 : illegal_instr)
             --------1--------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="wht"><td>0</td><td class="lf">Unreachable</td></tr>
<tr class="wht"><td>1</td><td class="lf">Unreachable</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       284
 EXPRESSION (instr.instr[31:25] == 7'b0001001)
            -----------------1----------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       289
 EXPRESSION ((priv_lvl_i == PRIV_LVL_S) ? 1'b0 : 1'b1)
             -------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="wht"><td>0</td><td class="lf">Unreachable</td></tr>
<tr class="wht"><td>1</td><td class="lf">Unreachable</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       289
 SUB-EXPRESSION (priv_lvl_i == PRIV_LVL_S)
                -------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="wht"><td>0</td><td class="lf">Unreachable</td></tr>
<tr class="wht"><td>1</td><td class="lf">Unreachable</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       300
 EXPRESSION (instr.instr[31:25] == 7'b0010001)
            -----------------1----------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="wht"><td>0</td><td class="lf">Unreachable</td></tr>
<tr class="wht"><td>1</td><td class="lf">Unreachable</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       306
 EXPRESSION ((priv_lvl_i inside {PRIV_LVL_M, PRIV_LVL_S}) ? 1'b0 : 1'b1)
             ----------------------1---------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="wht"><td>0</td><td class="lf">Unreachable</td></tr>
<tr class="wht"><td>1</td><td class="lf">Unreachable</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       309
 EXPRESSION (instr.instr[31:25] == 7'b0110001)
            -----------------1----------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="wht"><td>0</td><td class="lf">Unreachable</td></tr>
<tr class="wht"><td>1</td><td class="lf">Unreachable</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       315
 EXPRESSION ((priv_lvl_i inside {PRIV_LVL_M, PRIV_LVL_S}) ? 1'b0 : 1'b1)
             ----------------------1---------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="wht"><td>0</td><td class="lf">Unreachable</td></tr>
<tr class="wht"><td>1</td><td class="lf">Unreachable</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       319
 EXPRESSION ((priv_lvl_i == PRIV_LVL_S) &amp;&amp; ((!v_i)) &amp;&amp; tvm_i)
             -------------1------------    ----2---    --3--
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th></tr>
<tr class="wht"><td>0</td><td>1</td><td>1</td><td class="lf">Unreachable</td></tr>
<tr class="wht"><td>1</td><td>0</td><td>1</td><td class="lf">Unreachable</td></tr>
<tr class="wht"><td>1</td><td>1</td><td>0</td><td class="lf">Unreachable</td></tr>
<tr class="wht"><td>1</td><td>1</td><td>1</td><td class="lf">Unreachable</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       319
 SUB-EXPRESSION (priv_lvl_i == PRIV_LVL_S)
                -------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="wht"><td>0</td><td class="lf">Unreachable</td></tr>
<tr class="wht"><td>1</td><td class="lf">Unreachable</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       332
 EXPRESSION (instr.instr[25] != 1'b0)
            ------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="wht"><td>0</td><td class="lf">Unreachable</td></tr>
<tr class="wht"><td>1</td><td class="lf">Unreachable</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       347
 EXPRESSION (((!hu_i)) &amp;&amp; (priv_lvl_i == PRIV_LVL_U))
             ----1----    -------------2------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="wht"><td>0</td><td>1</td><td class="lf">Unreachable</td></tr>
<tr class="wht"><td>1</td><td>0</td><td class="lf">Unreachable</td></tr>
<tr class="wht"><td>1</td><td>1</td><td class="lf">Unreachable</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       347
 SUB-EXPRESSION (priv_lvl_i == PRIV_LVL_U)
                -------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="wht"><td>0</td><td class="lf">Unreachable</td></tr>
<tr class="wht"><td>1</td><td class="lf">Unreachable</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       350
 EXPRESSION (instr.rtype.rs2 == 5'b0)
            ------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="wht"><td>0</td><td class="lf">Unreachable</td></tr>
<tr class="wht"><td>1</td><td class="lf">Unreachable</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       353
 EXPRESSION (instr.rtype.rs2 == 5'b1)
            ------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="wht"><td>0</td><td class="lf">Unreachable</td></tr>
<tr class="wht"><td>1</td><td class="lf">Unreachable</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       358
 EXPRESSION (instr.rtype.rs2 == 5'b0)
            ------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="wht"><td>0</td><td class="lf">Unreachable</td></tr>
<tr class="wht"><td>1</td><td class="lf">Unreachable</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       361
 EXPRESSION (instr.rtype.rs2 == 5'b1)
            ------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="wht"><td>0</td><td class="lf">Unreachable</td></tr>
<tr class="wht"><td>1</td><td class="lf">Unreachable</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       364
 EXPRESSION (instr.rtype.rs2 == 5'b00011)
            --------------1--------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="wht"><td>0</td><td class="lf">Unreachable</td></tr>
<tr class="wht"><td>1</td><td class="lf">Unreachable</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       369
 EXPRESSION (instr.rtype.rs2 == 5'b0)
            ------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="wht"><td>0</td><td class="lf">Unreachable</td></tr>
<tr class="wht"><td>1</td><td class="lf">Unreachable</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       372
 EXPRESSION (instr.rtype.rs2 == 5'b1)
            ------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="wht"><td>0</td><td class="lf">Unreachable</td></tr>
<tr class="wht"><td>1</td><td class="lf">Unreachable</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       375
 EXPRESSION (instr.rtype.rs2 == 5'b00011)
            --------------1--------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="wht"><td>0</td><td class="lf">Unreachable</td></tr>
<tr class="wht"><td>1</td><td class="lf">Unreachable</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       408
 EXPRESSION (instr.itype.rs1 == '0)
            -----------1-----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       415
 EXPRESSION (instr.itype.rs1 == '0)
            -----------1-----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       430
 EXPRESSION (instr.itype.rs1 == 5'b0)
            ------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       438
 EXPRESSION (instr.itype.rs1 == '0)
            -----------1-----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       473
 EXPRESSION (instr.rvftype.funct2 == 2'b10)
            ---------------1---------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       513
 EXPRESSION (instr.rvftype.rs2 != 5'b0)
            -------------1-------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="wht"><td>0</td><td class="lf">Unreachable</td></tr>
<tr class="wht"><td>1</td><td class="lf">Unreachable</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       703
 EXPRESSION (((~allow_replication)) &amp; instr.rvftype.repl)
             -----------1----------   ---------2--------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="wht"><td>0</td><td>1</td><td class="lf">Unreachable</td></tr>
<tr class="wht"><td>1</td><td>0</td><td class="lf">Unreachable</td></tr>
<tr class="wht"><td>1</td><td>1</td><td class="lf">Unreachable</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       722
 EXPRESSION (((instr.rtype.funct7 == 7'b1) || ((instr.rtype.funct7 == 7'b0000101) &amp;&amp; ((!instr.rtype.funct3[14])))) ? MULT : ALU)
             --------------------------------------------------1--------------------------------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       722
 SUB-EXPRESSION ((instr.rtype.funct7 == 7'b1) || ((instr.rtype.funct7 == 7'b0000101) &amp;&amp; ((!instr.rtype.funct3[14]))))
                 --------------1-------------    ---------------------------------2---------------------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       722
 SUB-EXPRESSION (instr.rtype.funct7 == 7'b1)
                --------------1-------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       722
 SUB-EXPRESSION ((instr.rtype.funct7 == 7'b0000101) &amp;&amp; ((!instr.rtype.funct3[14])))
                 -----------------1----------------    -------------2-------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       722
 SUB-EXPRESSION (instr.rtype.funct7 == 7'b0000101)
                -----------------1----------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       724
 EXPRESSION ((instr.rtype.funct7 == 7'b1) ? MULT : ALU)
             --------------1-------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="wht"><td>0</td><td class="lf">Unreachable</td></tr>
<tr class="wht"><td>1</td><td class="lf">Unreachable</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       724
 SUB-EXPRESSION (instr.rtype.funct7 == 7'b1)
                --------------1-------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="wht"><td>0</td><td class="lf">Unreachable</td></tr>
<tr class="wht"><td>1</td><td class="lf">Unreachable</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       798
 EXPRESSION (((!1'b0)) &amp;&amp; (instr.instr[24:20] == 5'b0))
             ----1----    --------------2-------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>-</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>-</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       798
 SUB-EXPRESSION (instr.instr[24:20] == 5'b0)
                --------------1-------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       825
 EXPRESSION (illegal_instr_non_bm &amp; illegal_instr_zic)
             ----------1---------   --------2--------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="wht"><td>0</td><td>1</td><td class="lf">Unreachable</td></tr>
<tr class="wht"><td>1</td><td>0</td><td class="lf">Unreachable</td></tr>
<tr class="wht"><td>1</td><td>1</td><td class="lf">Unreachable</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       826
 EXPRESSION (illegal_instr_non_bm &amp; illegal_instr_bm)
             ----------1---------   --------2-------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       827
 EXPRESSION (illegal_instr_non_bm &amp; illegal_instr_bm &amp; illegal_instr_zic)
             ----------1---------   --------2-------   --------3--------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th></tr>
<tr class="wht"><td>0</td><td>1</td><td>1</td><td class="lf">Unreachable</td></tr>
<tr class="wht"><td>1</td><td>0</td><td>1</td><td class="lf">Unreachable</td></tr>
<tr class="wht"><td>1</td><td>1</td><td>0</td><td class="lf">Unreachable</td></tr>
<tr class="wht"><td>1</td><td>1</td><td>1</td><td class="lf">Unreachable</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       837
 EXPRESSION ((instr.rtype.funct7 == 7'b1) ? MULT : ALU)
             --------------1-------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       837
 SUB-EXPRESSION (instr.rtype.funct7 == 7'b1)
                --------------1-------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       874
 EXPRESSION (instr.instr[24:20] == 5'b0)
            --------------1-------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="wht"><td>0</td><td class="lf">Unreachable</td></tr>
<tr class="wht"><td>1</td><td class="lf">Unreachable</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       881
 EXPRESSION (illegal_instr_non_bm &amp; illegal_instr_bm)
             ----------1---------   --------2-------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="wht"><td>0</td><td>1</td><td class="lf">Unreachable</td></tr>
<tr class="wht"><td>1</td><td>0</td><td class="lf">Unreachable</td></tr>
<tr class="wht"><td>1</td><td>1</td><td class="lf">Unreachable</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       906
 EXPRESSION (instr.instr[31:26] != 6'b0)
            --------------1-------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       907
 EXPRESSION ((instr.instr[25] != 1'b0) &amp;&amp; (32'b00000000000000000000000000100000 == 32))
             ------------1------------    ----------------------2---------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>-</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       907
 SUB-EXPRESSION (instr.instr[25] != 1'b0)
                ------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       907
 SUB-EXPRESSION (32'b00000000000000000000000000100000 == 32)
                ----------------------1---------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="wht"><td>0</td><td class="lf">Unreachable</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       911
 EXPRESSION (instr.instr[31:26] == 6'b0)
            --------------1-------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       913
 EXPRESSION (instr.instr[31:26] == 6'b010000)
            ----------------1----------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       916
 EXPRESSION ((instr.instr[25] != 1'b0) &amp;&amp; (32'b00000000000000000000000000100000 == 32))
             ------------1------------    ----------------------2---------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>-</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       916
 SUB-EXPRESSION (instr.instr[25] != 1'b0)
                ------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       916
 SUB-EXPRESSION (32'b00000000000000000000000000100000 == 32)
                ----------------------1---------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="wht"><td>0</td><td class="lf">Unreachable</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       922
 EXPRESSION (instr.instr[31:25] == 7'b0110000)
            -----------------1----------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       923
 EXPRESSION (instr.instr[24:20] == 5'b00100)
            ----------------1---------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       924
 EXPRESSION (instr.instr[24:20] == 5'b00101)
            ----------------1---------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       925
 EXPRESSION (instr.instr[24:20] == 5'b00010)
            ----------------1---------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       926
 EXPRESSION (instr.instr[24:20] == 5'b0)
            --------------1-------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       927
 EXPRESSION (instr.instr[24:20] == 5'b1)
            --------------1-------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       931
 EXPRESSION (1'b1 &amp;&amp; (instr.instr[31:25] == 7'b0100100))
             --1-    -----------------2----------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>-</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>-</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       931
 SUB-EXPRESSION (instr.instr[31:25] == 7'b0100100)
                -----------------1----------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       935
 EXPRESSION (1'b1 &amp;&amp; (instr.instr[31:25] == 7'b0110100))
             --1-    -----------------2----------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>-</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>-</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       935
 SUB-EXPRESSION (instr.instr[31:25] == 7'b0110100)
                -----------------1----------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       939
 EXPRESSION (1'b1 &amp;&amp; (instr.instr[31:25] == 7'b0010100))
             --1-    -----------------2----------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>-</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>-</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       939
 SUB-EXPRESSION (instr.instr[31:25] == 7'b0010100)
                -----------------1----------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       946
 EXPRESSION (instr.instr[31:20] == 12'b001010000111)
            --------------------1-------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       949
 EXPRESSION (instr.instr[31:20] == 12'b011010011000)
            --------------------1-------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       953
 EXPRESSION (1'b1 &amp;&amp; (instr.instr[31:25] == 7'b0100100))
             --1-    -----------------2----------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>-</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>-</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       953
 SUB-EXPRESSION (instr.instr[31:25] == 7'b0100100)
                -----------------1----------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       957
 EXPRESSION (1'b1 &amp;&amp; (instr.instr[31:25] == 7'b0110000))
             --1-    -----------------2----------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>-</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>-</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       957
 SUB-EXPRESSION (instr.instr[31:25] == 7'b0110000)
                -----------------1----------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       967
 EXPRESSION (illegal_instr_non_bm &amp; illegal_instr_bm)
             ----------1---------   --------2-------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       986
 EXPRESSION (instr.instr[31:25] != 7'b0)
            --------------1-------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="wht"><td>0</td><td class="lf">Unreachable</td></tr>
<tr class="wht"><td>1</td><td class="lf">Unreachable</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       989
 EXPRESSION (instr.instr[31:25] == 7'b0)
            --------------1-------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="wht"><td>0</td><td class="lf">Unreachable</td></tr>
<tr class="wht"><td>1</td><td class="lf">Unreachable</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       991
 EXPRESSION (instr.instr[31:25] == 7'b0100000)
            -----------------1----------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="wht"><td>0</td><td class="lf">Unreachable</td></tr>
<tr class="wht"><td>1</td><td class="lf">Unreachable</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1000
 EXPRESSION (instr.instr[31:25] == 7'b0110000)
            -----------------1----------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="wht"><td>0</td><td class="lf">Unreachable</td></tr>
<tr class="wht"><td>1</td><td class="lf">Unreachable</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1001
 EXPRESSION (instr.instr[21:20] == 2'b10)
            --------------1--------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="wht"><td>0</td><td class="lf">Unreachable</td></tr>
<tr class="wht"><td>1</td><td class="lf">Unreachable</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1002
 EXPRESSION (instr.instr[21:20] == 2'b0)
            --------------1-------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="wht"><td>0</td><td class="lf">Unreachable</td></tr>
<tr class="wht"><td>1</td><td class="lf">Unreachable</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1003
 EXPRESSION (instr.instr[21:20] == 2'b1)
            --------------1-------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="wht"><td>0</td><td class="lf">Unreachable</td></tr>
<tr class="wht"><td>1</td><td class="lf">Unreachable</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1005
 EXPRESSION (instr.instr[31:26] == 6'b000010)
            ----------------1----------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="wht"><td>0</td><td class="lf">Unreachable</td></tr>
<tr class="wht"><td>1</td><td class="lf">Unreachable</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1010
 EXPRESSION (instr.instr[31:25] == 7'b0110000)
            -----------------1----------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="wht"><td>0</td><td class="lf">Unreachable</td></tr>
<tr class="wht"><td>1</td><td class="lf">Unreachable</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1015
 EXPRESSION (illegal_instr_non_bm &amp; illegal_instr_bm)
             ----------1---------   --------2-------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="wht"><td>0</td><td>1</td><td class="lf">Unreachable</td></tr>
<tr class="wht"><td>1</td><td>0</td><td class="lf">Unreachable</td></tr>
<tr class="wht"><td>1</td><td>1</td><td class="lf">Unreachable</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1042
 EXPRESSION (is_compressed_i ? 1'b0 : 'b1)
             -------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="wht"><td>0</td><td class="lf">Unreachable</td></tr>
<tr class="wht"><td>1</td><td class="lf">Unreachable</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1068
 EXPRESSION (is_compressed_i ? 1'b0 : 'b1)
             -------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="wht"><td>0</td><td class="lf">Unreachable</td></tr>
<tr class="wht"><td>1</td><td class="lf">Unreachable</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1100
 EXPRESSION (is_compressed_i ? 1'b0 : 'b1)
             -------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="wht"><td>0</td><td class="lf">Unreachable</td></tr>
<tr class="wht"><td>1</td><td class="lf">Unreachable</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1130
 EXPRESSION (is_compressed_i ? 1'b0 : 'b1)
             -------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="wht"><td>0</td><td class="lf">Unreachable</td></tr>
<tr class="wht"><td>1</td><td class="lf">Unreachable</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1219
 EXPRESSION (instr.rftype.rs2 != 5'b0)
            -------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="wht"><td>0</td><td class="lf">Unreachable</td></tr>
<tr class="wht"><td>1</td><td class="lf">Unreachable</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1283
 EXPRESSION ((instr.rftype.rm == 3'b0) || ((1'b0 &amp;&amp; (instr.rftype.rm == 3'b100))))
             ------------1------------    -------------------2-------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="wht"><td>0</td><td>0</td><td class="lf">Unreachable</td></tr>
<tr class="wht"><td>0</td><td>1</td><td class="lf">Unreachable</td></tr>
<tr class="wht"><td>1</td><td>0</td><td class="lf">Unreachable</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1283
 SUB-EXPRESSION (instr.rftype.rm == 3'b0)
                ------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="wht"><td>0</td><td class="lf">Unreachable</td></tr>
<tr class="wht"><td>1</td><td class="lf">Unreachable</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1285
 EXPRESSION ((instr.rftype.rm == 3'b1) || ((1'b0 &amp;&amp; (instr.rftype.rm == 3'b101))))
             ------------1------------    -------------------2-------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="wht"><td>0</td><td>0</td><td class="lf">Unreachable</td></tr>
<tr class="wht"><td>0</td><td>1</td><td class="lf">Unreachable</td></tr>
<tr class="wht"><td>1</td><td>0</td><td class="lf">Unreachable</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1285
 SUB-EXPRESSION (instr.rftype.rm == 3'b1)
                ------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="wht"><td>0</td><td class="lf">Unreachable</td></tr>
<tr class="wht"><td>1</td><td class="lf">Unreachable</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1289
 EXPRESSION (instr.rftype.rs2 != 5'b0)
            -------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="wht"><td>0</td><td class="lf">Unreachable</td></tr>
<tr class="wht"><td>1</td><td class="lf">Unreachable</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1295
 EXPRESSION ( ! ((instr.rftype.rm == 3'b0) || ((1'b0 &amp;&amp; (instr.rftype.rm == 3'b100)))) )
                -----------------------------------1----------------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="wht"><td>0</td><td class="lf">Unreachable</td></tr>
<tr class="wht"><td>1</td><td class="lf">Unreachable</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1295
 SUB-EXPRESSION ((instr.rftype.rm == 3'b0) || ((1'b0 &amp;&amp; (instr.rftype.rm == 3'b100))))
                 ------------1------------    -------------------2-------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="wht"><td>0</td><td>0</td><td class="lf">Unreachable</td></tr>
<tr class="wht"><td>0</td><td>1</td><td class="lf">Unreachable</td></tr>
<tr class="wht"><td>1</td><td>0</td><td class="lf">Unreachable</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1295
 SUB-EXPRESSION (instr.rftype.rm == 3'b0)
                ------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="wht"><td>0</td><td class="lf">Unreachable</td></tr>
<tr class="wht"><td>1</td><td class="lf">Unreachable</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1298
 EXPRESSION (instr.rftype.rs2 != 5'b0)
            -------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="wht"><td>0</td><td class="lf">Unreachable</td></tr>
<tr class="wht"><td>1</td><td class="lf">Unreachable</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1356
 EXPRESSION (instr.atype.rs2 != 5'b0)
            ------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="wht"><td>0</td><td class="lf">Unreachable</td></tr>
<tr class="wht"><td>1</td><td class="lf">Unreachable</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1375
 EXPRESSION (instr.atype.rs2 != 5'b0)
            ------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="wht"><td>0</td><td class="lf">Unreachable</td></tr>
<tr class="wht"><td>1</td><td class="lf">Unreachable</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1437
 EXPRESSION (instr.itype.funct3 != 3'b0)
            --------------1-------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1464
 EXPRESSION (((~ex_i.valid)) &amp;&amp; (is_illegal_i || illegal_instr))
             -------1-------    ---------------2---------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1464
 SUB-EXPRESSION (is_illegal_i || illegal_instr)
                 ------1-----    ------2------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1470
 EXPRESSION 
 Number  Term
      1  ((instr.rtype.opcode == riscv::OpcodeMadd) || (instr.rtype.opcode == riscv::OpcodeMsub) || (instr.rtype.opcode == riscv::OpcodeNmadd) || (instr.rtype.opcode == riscv::OpcodeNmsub)) ? RS3 : MUX_RD_RS3)
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1470
 SUB-EXPRESSION 
 Number  Term
      1  (instr.rtype.opcode == riscv::OpcodeMadd) || 
      2  (instr.rtype.opcode == riscv::OpcodeMsub) || 
      3  (instr.rtype.opcode == riscv::OpcodeNmadd) || 
      4  (instr.rtype.opcode == riscv::OpcodeNmsub))
</pre>
<table class="noborder">
<col span="4" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>-4-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>0</td><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>0</td><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>0</td><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>0</td><td>0</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1470
 SUB-EXPRESSION (instr.rtype.opcode == riscv::OpcodeMadd)
                --------------------1--------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1470
 SUB-EXPRESSION (instr.rtype.opcode == riscv::OpcodeMsub)
                --------------------1--------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1470
 SUB-EXPRESSION (instr.rtype.opcode == riscv::OpcodeNmadd)
                ---------------------1--------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1470
 SUB-EXPRESSION (instr.rtype.opcode == riscv::OpcodeNmsub)
                ---------------------1--------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1583
 EXPRESSION 
 Number  Term
      1  is_compressed_i ? ({{(32'b00000000000000000000000000100000 - 16) {1'b0}}, compressed_instr_i}) : ({{(32'b00000000000000000000000000100000 - 32) {1'b0}}, instruction_i}))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1590
 EXPRESSION 
 Number  Term
      1  is_compressed_i ? ({{(32'b00000000000000000000000000100000 - 16) {1'b0}}, compressed_instr_i}) : ({{(32'b00000000000000000000000000100000 - 32) {1'b0}}, instruction_i}))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="wht"><td>0</td><td class="lf">Unreachable</td></tr>
<tr class="wht"><td>1</td><td class="lf">Unreachable</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1598
 EXPRESSION (illegal_instr || is_illegal_i)
             ------1------    ------2-----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1637
 EXPRESSION (irq_ctrl_i.mie[riscv::IRQ_VS_TIMER] &amp;&amp; irq_ctrl_i.mip[riscv::IRQ_VS_TIMER])
             -----------------1-----------------    -----------------2-----------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="wht"><td>0</td><td>1</td><td class="lf">Unreachable</td></tr>
<tr class="wht"><td>1</td><td>0</td><td class="lf">Unreachable</td></tr>
<tr class="wht"><td>1</td><td>1</td><td class="lf">Unreachable</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1641
 EXPRESSION (irq_ctrl_i.mie[riscv::IRQ_VS_SOFT] &amp;&amp; irq_ctrl_i.mip[riscv::IRQ_VS_SOFT])
             -----------------1----------------    -----------------2----------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="wht"><td>0</td><td>1</td><td class="lf">Unreachable</td></tr>
<tr class="wht"><td>1</td><td>0</td><td class="lf">Unreachable</td></tr>
<tr class="wht"><td>1</td><td>1</td><td class="lf">Unreachable</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1645
 EXPRESSION (irq_ctrl_i.mie[riscv::IRQ_VS_EXT] &amp;&amp; irq_ctrl_i.mip[riscv::IRQ_VS_EXT])
             ----------------1----------------    ----------------2----------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="wht"><td>0</td><td>1</td><td class="lf">Unreachable</td></tr>
<tr class="wht"><td>1</td><td>0</td><td class="lf">Unreachable</td></tr>
<tr class="wht"><td>1</td><td>1</td><td class="lf">Unreachable</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1649
 EXPRESSION (irq_ctrl_i.mie[riscv::IRQ_HS_EXT] &amp;&amp; irq_ctrl_i.mip[riscv::IRQ_HS_EXT])
             ----------------1----------------    ----------------2----------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="wht"><td>0</td><td>1</td><td class="lf">Unreachable</td></tr>
<tr class="wht"><td>1</td><td>0</td><td class="lf">Unreachable</td></tr>
<tr class="wht"><td>1</td><td>1</td><td class="lf">Unreachable</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1655
 EXPRESSION (irq_ctrl_i.mie[riscv::IRQ_S_TIMER] &amp;&amp; irq_ctrl_i.mip[riscv::IRQ_S_TIMER])
             -----------------1----------------    -----------------2----------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="wht"><td>0</td><td>1</td><td class="lf">Unreachable</td></tr>
<tr class="wht"><td>1</td><td>0</td><td class="lf">Unreachable</td></tr>
<tr class="wht"><td>1</td><td>1</td><td class="lf">Unreachable</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1659
 EXPRESSION (irq_ctrl_i.mie[riscv::IRQ_S_SOFT] &amp;&amp; irq_ctrl_i.mip[riscv::IRQ_S_SOFT])
             ----------------1----------------    ----------------2----------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="wht"><td>0</td><td>1</td><td class="lf">Unreachable</td></tr>
<tr class="wht"><td>1</td><td>0</td><td class="lf">Unreachable</td></tr>
<tr class="wht"><td>1</td><td>1</td><td class="lf">Unreachable</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1665
 EXPRESSION (irq_ctrl_i.mie[riscv::IRQ_S_EXT] &amp;&amp; (irq_ctrl_i.mip[riscv::IRQ_S_EXT] | irq_i[ariane_pkg::SupervisorIrq]))
             ----------------1---------------    ----------------------------------2----------------------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="wht"><td>0</td><td>1</td><td class="lf">Unreachable</td></tr>
<tr class="wht"><td>1</td><td>0</td><td class="lf">Unreachable</td></tr>
<tr class="wht"><td>1</td><td>1</td><td class="lf">Unreachable</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1665
 SUB-EXPRESSION (irq_ctrl_i.mip[riscv::IRQ_S_EXT] | irq_i[ariane_pkg::SupervisorIrq])
                 ----------------1---------------   ----------------2---------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="wht"><td>0</td><td>0</td><td class="lf">Unreachable</td></tr>
<tr class="wht"><td>0</td><td>1</td><td class="lf">Unreachable</td></tr>
<tr class="wht"><td>1</td><td>0</td><td class="lf">Unreachable</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1670
 EXPRESSION (irq_ctrl_i.mip[riscv::IRQ_M_TIMER] &amp;&amp; irq_ctrl_i.mie[riscv::IRQ_M_TIMER])
             -----------------1----------------    -----------------2----------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1675
 EXPRESSION (irq_ctrl_i.mip[riscv::IRQ_M_SOFT] &amp;&amp; irq_ctrl_i.mie[riscv::IRQ_M_SOFT])
             ----------------1----------------    ----------------2----------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="wht"><td>0</td><td>1</td><td class="lf">Unreachable</td></tr>
<tr class="wht"><td>1</td><td>0</td><td class="lf">Unreachable</td></tr>
<tr class="wht"><td>1</td><td>1</td><td class="lf">Unreachable</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1680
 EXPRESSION (irq_ctrl_i.mip[riscv::IRQ_M_EXT] &amp;&amp; irq_ctrl_i.mie[riscv::IRQ_M_EXT])
             ----------------1---------------    ----------------2---------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1684
 EXPRESSION (interrupt_cause[(32'b00000000000000000000000000100000 - 1)] &amp;&amp; irq_ctrl_i.global_enable)
             -----------------------------1-----------------------------    ------------2-----------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1691
 EXPRESSION ((irq_ctrl_i.sie &amp;&amp; (priv_lvl_i == PRIV_LVL_S)) || (priv_lvl_i == PRIV_LVL_U))
             -----------------------1----------------------    -------------2------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="wht"><td>0</td><td>0</td><td class="lf">Unreachable</td></tr>
<tr class="wht"><td>0</td><td>1</td><td class="lf">Unreachable</td></tr>
<tr class="wht"><td>1</td><td>0</td><td class="lf">Unreachable</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1691
 SUB-EXPRESSION (irq_ctrl_i.sie &amp;&amp; (priv_lvl_i == PRIV_LVL_S))
                 -------1------    -------------2------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="wht"><td>0</td><td>1</td><td class="lf">Unreachable</td></tr>
<tr class="wht"><td>1</td><td>0</td><td class="lf">Unreachable</td></tr>
<tr class="wht"><td>1</td><td>1</td><td class="lf">Unreachable</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1691
 SUB-EXPRESSION (priv_lvl_i == PRIV_LVL_S)
                -------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="wht"><td>0</td><td class="lf">Unreachable</td></tr>
<tr class="wht"><td>1</td><td class="lf">Unreachable</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1691
 SUB-EXPRESSION (priv_lvl_i == PRIV_LVL_U)
                -------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="wht"><td>0</td><td class="lf">Unreachable</td></tr>
<tr class="wht"><td>1</td><td class="lf">Unreachable</td></tr>
</table>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_25">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
  </ul>
  <ul name="tag_decoder">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
