#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000002a8f89559f0 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 23;
 .timescale -9 -12;
v000002a8f89c2d50_0 .net "PC", 31 0, v000002a8f89bba90_0;  1 drivers
v000002a8f89c3ed0_0 .var "clk", 0 0;
v000002a8f89c3bb0_0 .net "clkout", 0 0, L_000002a8f89baa90;  1 drivers
v000002a8f89c2cb0_0 .net "cycles_consumed", 31 0, v000002a8f89c03e0_0;  1 drivers
v000002a8f89c2490_0 .net "regs0", 31 0, L_000002a8f89ba0f0;  1 drivers
v000002a8f89c2170_0 .net "regs1", 31 0, L_000002a8f89ba1d0;  1 drivers
v000002a8f89c3c50_0 .net "regs2", 31 0, L_000002a8f89ba940;  1 drivers
v000002a8f89c2e90_0 .net "regs3", 31 0, L_000002a8f89ba6a0;  1 drivers
v000002a8f89c3f70_0 .net "regs4", 31 0, L_000002a8f89ba240;  1 drivers
v000002a8f89c3070_0 .net "regs5", 31 0, L_000002a8f89bacc0;  1 drivers
v000002a8f89c2b70_0 .var "rst", 0 0;
S_000002a8f8956d20 .scope module, "cpu" "processor" 2 36, 3 4 0, S_000002a8f89559f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "regs0";
    .port_info 4 /OUTPUT 32 "regs1";
    .port_info 5 /OUTPUT 32 "regs2";
    .port_info 6 /OUTPUT 32 "regs3";
    .port_info 7 /OUTPUT 32 "regs4";
    .port_info 8 /OUTPUT 32 "regs5";
    .port_info 9 /OUTPUT 32 "cycles_consumed";
    .port_info 10 /OUTPUT 1 "clk";
P_000002a8f8957480 .param/l "RType" 0 4 9, C4<000000>;
P_000002a8f89574b8 .param/l "add" 0 4 11, C4<100000>;
P_000002a8f89574f0 .param/l "addi" 0 4 13, C4<001000>;
P_000002a8f8957528 .param/l "addu" 0 4 11, C4<100001>;
P_000002a8f8957560 .param/l "and_" 0 4 11, C4<100100>;
P_000002a8f8957598 .param/l "andi" 0 4 13, C4<001100>;
P_000002a8f89575d0 .param/l "beq" 0 4 13, C4<000100>;
P_000002a8f8957608 .param/l "bne" 0 4 13, C4<000101>;
P_000002a8f8957640 .param/l "hlt_inst" 0 4 10, C4<111111>;
P_000002a8f8957678 .param/l "j" 0 4 14, C4<000010>;
P_000002a8f89576b0 .param/l "jal" 0 4 14, C4<000011>;
P_000002a8f89576e8 .param/l "jr" 0 4 12, C4<001000>;
P_000002a8f8957720 .param/l "lw" 0 4 13, C4<100011>;
P_000002a8f8957758 .param/l "nor_" 0 4 11, C4<100111>;
P_000002a8f8957790 .param/l "or_" 0 4 11, C4<100101>;
P_000002a8f89577c8 .param/l "ori" 0 4 13, C4<001101>;
P_000002a8f8957800 .param/l "sgt" 0 4 12, C4<101011>;
P_000002a8f8957838 .param/l "sll" 0 4 12, C4<000000>;
P_000002a8f8957870 .param/l "slt" 0 4 11, C4<101010>;
P_000002a8f89578a8 .param/l "slti" 0 4 13, C4<101010>;
P_000002a8f89578e0 .param/l "srl" 0 4 12, C4<000010>;
P_000002a8f8957918 .param/l "sub" 0 4 11, C4<100010>;
P_000002a8f8957950 .param/l "subu" 0 4 11, C4<100011>;
P_000002a8f8957988 .param/l "sw" 0 4 13, C4<101011>;
P_000002a8f89579c0 .param/l "xor_" 0 4 11, C4<100110>;
P_000002a8f89579f8 .param/l "xori" 0 4 13, C4<001110>;
L_000002a8f89ba080 .functor NOT 1, v000002a8f89c2b70_0, C4<0>, C4<0>, C4<0>;
L_000002a8f89bae80 .functor NOT 1, v000002a8f89c2b70_0, C4<0>, C4<0>, C4<0>;
L_000002a8f89babe0 .functor NOT 1, v000002a8f89c2b70_0, C4<0>, C4<0>, C4<0>;
L_000002a8f89bada0 .functor NOT 1, v000002a8f89c2b70_0, C4<0>, C4<0>, C4<0>;
L_000002a8f89ba710 .functor NOT 1, v000002a8f89c2b70_0, C4<0>, C4<0>, C4<0>;
L_000002a8f89ba160 .functor NOT 1, v000002a8f89c2b70_0, C4<0>, C4<0>, C4<0>;
L_000002a8f89ba4e0 .functor NOT 1, v000002a8f89c2b70_0, C4<0>, C4<0>, C4<0>;
L_000002a8f89ba860 .functor NOT 1, v000002a8f89c2b70_0, C4<0>, C4<0>, C4<0>;
L_000002a8f89baa90 .functor OR 1, v000002a8f89c3ed0_0, v000002a8f894a990_0, C4<0>, C4<0>;
L_000002a8f89ba8d0 .functor OR 1, L_000002a8f89c36b0, L_000002a8f89c28f0, C4<0>, C4<0>;
L_000002a8f89baf60 .functor AND 1, L_000002a8f89c3930, L_000002a8f89c2c10, C4<1>, C4<1>;
L_000002a8f89ba5c0 .functor OR 1, L_000002a8f89c3570, L_000002a8f89c39d0, C4<0>, C4<0>;
L_000002a8f89ba390 .functor NOT 1, v000002a8f89c2b70_0, C4<0>, C4<0>, C4<0>;
L_000002a8f89ba7f0 .functor OR 1, L_000002a8f8a21bf0, L_000002a8f8a20bb0, C4<0>, C4<0>;
L_000002a8f89baa20 .functor OR 1, L_000002a8f89ba7f0, L_000002a8f8a20cf0, C4<0>, C4<0>;
L_000002a8f89bab00 .functor OR 1, L_000002a8f8a21510, L_000002a8f8a20390, C4<0>, C4<0>;
L_000002a8f89ba470 .functor AND 1, L_000002a8f8a20d90, L_000002a8f89bab00, C4<1>, C4<1>;
L_000002a8f89ba320 .functor OR 1, L_000002a8f8a20c50, L_000002a8f8a20570, C4<0>, C4<0>;
L_000002a8f89bab70 .functor AND 1, L_000002a8f8a20430, L_000002a8f89ba320, C4<1>, C4<1>;
v000002a8f89bb450_0 .net "ALUOp", 3 0, v000002a8f894a350_0;  1 drivers
v000002a8f89bb130_0 .net "ALUResult", 31 0, v000002a8f89b7500_0;  1 drivers
v000002a8f89bb310_0 .net "ALUSrc", 0 0, v000002a8f894a490_0;  1 drivers
v000002a8f89bc530_0 .net "ALUin2", 31 0, L_000002a8f8a215b0;  1 drivers
v000002a8f89bcf30_0 .net "MemReadEn", 0 0, v000002a8f894a670_0;  1 drivers
v000002a8f89bcad0_0 .net "MemWriteEn", 0 0, v000002a8f894b6b0_0;  1 drivers
v000002a8f89bcc10_0 .net "MemtoReg", 0 0, v000002a8f894a850_0;  1 drivers
v000002a8f89bbb30_0 .net "PC", 31 0, v000002a8f89bba90_0;  alias, 1 drivers
v000002a8f89bb810_0 .net "PCPlus1", 31 0, L_000002a8f89c2850;  1 drivers
v000002a8f89bc710_0 .net "PCsrc", 0 0, v000002a8f89b7640_0;  1 drivers
v000002a8f89bcdf0_0 .net "RegDst", 0 0, v000002a8f894a7b0_0;  1 drivers
v000002a8f89bbf90_0 .net "RegWriteEn", 0 0, v000002a8f894a8f0_0;  1 drivers
v000002a8f89bc030_0 .net "WriteRegister", 4 0, L_000002a8f8a216f0;  1 drivers
v000002a8f89bc7b0_0 .net *"_ivl_0", 0 0, L_000002a8f89ba080;  1 drivers
L_000002a8f89c40e0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000002a8f89bb8b0_0 .net/2u *"_ivl_10", 4 0, L_000002a8f89c40e0;  1 drivers
L_000002a8f89c44d0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002a8f89bc850_0 .net *"_ivl_101", 25 0, L_000002a8f89c44d0;  1 drivers
L_000002a8f89c4518 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002a8f89bb950_0 .net/2u *"_ivl_102", 31 0, L_000002a8f89c4518;  1 drivers
v000002a8f89bcd50_0 .net *"_ivl_104", 0 0, L_000002a8f89c3930;  1 drivers
L_000002a8f89c4560 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v000002a8f89bb770_0 .net/2u *"_ivl_106", 5 0, L_000002a8f89c4560;  1 drivers
v000002a8f89bb9f0_0 .net *"_ivl_108", 0 0, L_000002a8f89c2c10;  1 drivers
v000002a8f89bbc70_0 .net *"_ivl_111", 0 0, L_000002a8f89baf60;  1 drivers
L_000002a8f89c45a8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000002a8f89bbbd0_0 .net/2u *"_ivl_112", 5 0, L_000002a8f89c45a8;  1 drivers
v000002a8f89bbd10_0 .net *"_ivl_114", 0 0, L_000002a8f89c3570;  1 drivers
L_000002a8f89c45f0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000002a8f89bc350_0 .net/2u *"_ivl_116", 5 0, L_000002a8f89c45f0;  1 drivers
v000002a8f89bc0d0_0 .net *"_ivl_118", 0 0, L_000002a8f89c39d0;  1 drivers
L_000002a8f89c4128 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000002a8f89bc990_0 .net/2u *"_ivl_12", 5 0, L_000002a8f89c4128;  1 drivers
v000002a8f89bc170_0 .net *"_ivl_121", 0 0, L_000002a8f89ba5c0;  1 drivers
v000002a8f89bb1d0_0 .net *"_ivl_123", 9 0, L_000002a8f89c3a70;  1 drivers
v000002a8f89bbe50_0 .net *"_ivl_124", 31 0, L_000002a8f89c3cf0;  1 drivers
L_000002a8f89c4638 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002a8f89bbdb0_0 .net *"_ivl_127", 21 0, L_000002a8f89c4638;  1 drivers
v000002a8f89bc2b0_0 .net *"_ivl_128", 31 0, L_000002a8f89c3e30;  1 drivers
v000002a8f89bc3f0_0 .net *"_ivl_130", 31 0, L_000002a8f89c25d0;  1 drivers
v000002a8f89bca30_0 .net *"_ivl_132", 31 0, L_000002a8f89c2530;  1 drivers
v000002a8f89bb270_0 .net *"_ivl_136", 0 0, L_000002a8f89ba390;  1 drivers
L_000002a8f89c46c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002a8f89bc490_0 .net/2u *"_ivl_138", 31 0, L_000002a8f89c46c8;  1 drivers
v000002a8f89bc5d0_0 .net *"_ivl_14", 0 0, L_000002a8f89c2990;  1 drivers
L_000002a8f89c47a0 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v000002a8f89bc670_0 .net/2u *"_ivl_142", 5 0, L_000002a8f89c47a0;  1 drivers
v000002a8f89bb3b0_0 .net *"_ivl_144", 0 0, L_000002a8f8a21bf0;  1 drivers
L_000002a8f89c47e8 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v000002a8f89bccb0_0 .net/2u *"_ivl_146", 5 0, L_000002a8f89c47e8;  1 drivers
v000002a8f89bc8f0_0 .net *"_ivl_148", 0 0, L_000002a8f8a20bb0;  1 drivers
v000002a8f89bb090_0 .net *"_ivl_151", 0 0, L_000002a8f89ba7f0;  1 drivers
L_000002a8f89c4830 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v000002a8f89bb4f0_0 .net/2u *"_ivl_152", 5 0, L_000002a8f89c4830;  1 drivers
v000002a8f89bb590_0 .net *"_ivl_154", 0 0, L_000002a8f8a20cf0;  1 drivers
v000002a8f89bb630_0 .net *"_ivl_157", 0 0, L_000002a8f89baa20;  1 drivers
L_000002a8f89c4878 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002a8f89bdf00_0 .net/2u *"_ivl_158", 15 0, L_000002a8f89c4878;  1 drivers
L_000002a8f89c4170 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v000002a8f89bd960_0 .net/2u *"_ivl_16", 4 0, L_000002a8f89c4170;  1 drivers
v000002a8f89bd320_0 .net *"_ivl_160", 31 0, L_000002a8f8a21dd0;  1 drivers
v000002a8f89beea0_0 .net *"_ivl_163", 0 0, L_000002a8f8a20750;  1 drivers
v000002a8f89bd3c0_0 .net *"_ivl_164", 15 0, L_000002a8f8a20b10;  1 drivers
v000002a8f89bd500_0 .net *"_ivl_166", 31 0, L_000002a8f8a20890;  1 drivers
v000002a8f89bd820_0 .net *"_ivl_170", 31 0, L_000002a8f8a213d0;  1 drivers
L_000002a8f89c48c0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002a8f89bd8c0_0 .net *"_ivl_173", 25 0, L_000002a8f89c48c0;  1 drivers
L_000002a8f89c4908 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002a8f89bec20_0 .net/2u *"_ivl_174", 31 0, L_000002a8f89c4908;  1 drivers
v000002a8f89be680_0 .net *"_ivl_176", 0 0, L_000002a8f8a20d90;  1 drivers
L_000002a8f89c4950 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000002a8f89bda00_0 .net/2u *"_ivl_178", 5 0, L_000002a8f89c4950;  1 drivers
v000002a8f89be9a0_0 .net *"_ivl_180", 0 0, L_000002a8f8a21510;  1 drivers
L_000002a8f89c4998 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000002a8f89bea40_0 .net/2u *"_ivl_182", 5 0, L_000002a8f89c4998;  1 drivers
v000002a8f89be360_0 .net *"_ivl_184", 0 0, L_000002a8f8a20390;  1 drivers
v000002a8f89be900_0 .net *"_ivl_187", 0 0, L_000002a8f89bab00;  1 drivers
v000002a8f89bdb40_0 .net *"_ivl_189", 0 0, L_000002a8f89ba470;  1 drivers
v000002a8f89bdfa0_0 .net *"_ivl_19", 4 0, L_000002a8f89c27b0;  1 drivers
L_000002a8f89c49e0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000002a8f89bddc0_0 .net/2u *"_ivl_190", 5 0, L_000002a8f89c49e0;  1 drivers
v000002a8f89bdaa0_0 .net *"_ivl_192", 0 0, L_000002a8f8a207f0;  1 drivers
L_000002a8f89c4a28 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000002a8f89bed60_0 .net/2u *"_ivl_194", 31 0, L_000002a8f89c4a28;  1 drivers
v000002a8f89bdbe0_0 .net *"_ivl_196", 31 0, L_000002a8f8a209d0;  1 drivers
L_000002a8f89c4098 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000002a8f89be4a0_0 .net/2u *"_ivl_2", 5 0, L_000002a8f89c4098;  1 drivers
v000002a8f89bd5a0_0 .net *"_ivl_20", 4 0, L_000002a8f89c3250;  1 drivers
v000002a8f89bdc80_0 .net *"_ivl_200", 31 0, L_000002a8f8a21010;  1 drivers
L_000002a8f89c4a70 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002a8f89be860_0 .net *"_ivl_203", 25 0, L_000002a8f89c4a70;  1 drivers
L_000002a8f89c4ab8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002a8f89be540_0 .net/2u *"_ivl_204", 31 0, L_000002a8f89c4ab8;  1 drivers
v000002a8f89becc0_0 .net *"_ivl_206", 0 0, L_000002a8f8a20430;  1 drivers
L_000002a8f89c4b00 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000002a8f89bd640_0 .net/2u *"_ivl_208", 5 0, L_000002a8f89c4b00;  1 drivers
v000002a8f89bdd20_0 .net *"_ivl_210", 0 0, L_000002a8f8a20c50;  1 drivers
L_000002a8f89c4b48 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000002a8f89be7c0_0 .net/2u *"_ivl_212", 5 0, L_000002a8f89c4b48;  1 drivers
v000002a8f89be0e0_0 .net *"_ivl_214", 0 0, L_000002a8f8a20570;  1 drivers
v000002a8f89bd460_0 .net *"_ivl_217", 0 0, L_000002a8f89ba320;  1 drivers
v000002a8f89bde60_0 .net *"_ivl_219", 0 0, L_000002a8f89bab70;  1 drivers
L_000002a8f89c4b90 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000002a8f89bd6e0_0 .net/2u *"_ivl_220", 5 0, L_000002a8f89c4b90;  1 drivers
v000002a8f89be040_0 .net *"_ivl_222", 0 0, L_000002a8f8a21a10;  1 drivers
v000002a8f89be720_0 .net *"_ivl_224", 31 0, L_000002a8f8a20110;  1 drivers
v000002a8f89bd780_0 .net *"_ivl_24", 0 0, L_000002a8f89babe0;  1 drivers
L_000002a8f89c41b8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000002a8f89beae0_0 .net/2u *"_ivl_26", 4 0, L_000002a8f89c41b8;  1 drivers
v000002a8f89be180_0 .net *"_ivl_29", 4 0, L_000002a8f89c3890;  1 drivers
v000002a8f89bef40_0 .net *"_ivl_32", 0 0, L_000002a8f89bada0;  1 drivers
L_000002a8f89c4200 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000002a8f89be220_0 .net/2u *"_ivl_34", 4 0, L_000002a8f89c4200;  1 drivers
v000002a8f89be400_0 .net *"_ivl_37", 4 0, L_000002a8f89c20d0;  1 drivers
v000002a8f89be2c0_0 .net *"_ivl_40", 0 0, L_000002a8f89ba710;  1 drivers
L_000002a8f89c4248 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002a8f89be5e0_0 .net/2u *"_ivl_42", 15 0, L_000002a8f89c4248;  1 drivers
v000002a8f89beb80_0 .net *"_ivl_45", 15 0, L_000002a8f89c3d90;  1 drivers
v000002a8f89bee00_0 .net *"_ivl_48", 0 0, L_000002a8f89ba160;  1 drivers
v000002a8f89bd0a0_0 .net *"_ivl_5", 5 0, L_000002a8f89c3750;  1 drivers
L_000002a8f89c4290 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002a8f89bd140_0 .net/2u *"_ivl_50", 36 0, L_000002a8f89c4290;  1 drivers
L_000002a8f89c42d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002a8f89bd1e0_0 .net/2u *"_ivl_52", 31 0, L_000002a8f89c42d8;  1 drivers
v000002a8f89bd280_0 .net *"_ivl_55", 4 0, L_000002a8f89c31b0;  1 drivers
v000002a8f89c19c0_0 .net *"_ivl_56", 36 0, L_000002a8f89c32f0;  1 drivers
v000002a8f89c07a0_0 .net *"_ivl_58", 36 0, L_000002a8f89c22b0;  1 drivers
v000002a8f89c0980_0 .net *"_ivl_62", 0 0, L_000002a8f89ba4e0;  1 drivers
L_000002a8f89c4320 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000002a8f89c0ca0_0 .net/2u *"_ivl_64", 5 0, L_000002a8f89c4320;  1 drivers
v000002a8f89c1f60_0 .net *"_ivl_67", 5 0, L_000002a8f89c2350;  1 drivers
v000002a8f89c11a0_0 .net *"_ivl_70", 0 0, L_000002a8f89ba860;  1 drivers
L_000002a8f89c4368 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002a8f89c0ac0_0 .net/2u *"_ivl_72", 57 0, L_000002a8f89c4368;  1 drivers
L_000002a8f89c43b0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002a8f89c0700_0 .net/2u *"_ivl_74", 31 0, L_000002a8f89c43b0;  1 drivers
v000002a8f89c1e20_0 .net *"_ivl_77", 25 0, L_000002a8f89c2df0;  1 drivers
v000002a8f89c1b00_0 .net *"_ivl_78", 57 0, L_000002a8f89c34d0;  1 drivers
v000002a8f89c14c0_0 .net *"_ivl_8", 0 0, L_000002a8f89bae80;  1 drivers
v000002a8f89c1ec0_0 .net *"_ivl_80", 57 0, L_000002a8f89c37f0;  1 drivers
L_000002a8f89c43f8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000002a8f89c12e0_0 .net/2u *"_ivl_84", 31 0, L_000002a8f89c43f8;  1 drivers
L_000002a8f89c4440 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000002a8f89c0b60_0 .net/2u *"_ivl_88", 5 0, L_000002a8f89c4440;  1 drivers
v000002a8f89c1920_0 .net *"_ivl_90", 0 0, L_000002a8f89c36b0;  1 drivers
L_000002a8f89c4488 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000002a8f89c0160_0 .net/2u *"_ivl_92", 5 0, L_000002a8f89c4488;  1 drivers
v000002a8f89c0200_0 .net *"_ivl_94", 0 0, L_000002a8f89c28f0;  1 drivers
v000002a8f89c0840_0 .net *"_ivl_97", 0 0, L_000002a8f89ba8d0;  1 drivers
v000002a8f89c02a0_0 .net *"_ivl_98", 31 0, L_000002a8f89c3430;  1 drivers
v000002a8f89c1560_0 .net "adderResult", 31 0, L_000002a8f89c2670;  1 drivers
v000002a8f89c08e0_0 .net "address", 31 0, L_000002a8f89c3610;  1 drivers
v000002a8f89c1a60_0 .net "clk", 0 0, L_000002a8f89baa90;  alias, 1 drivers
v000002a8f89c03e0_0 .var "cycles_consumed", 31 0;
v000002a8f89c1d80_0 .net "extImm", 31 0, L_000002a8f8a20f70;  1 drivers
v000002a8f89c1ba0_0 .net "funct", 5 0, L_000002a8f89c23f0;  1 drivers
v000002a8f89c00c0_0 .net "hlt", 0 0, v000002a8f894a990_0;  1 drivers
v000002a8f89c0340_0 .net "imm", 15 0, L_000002a8f89c3110;  1 drivers
v000002a8f89c0a20_0 .net "immediate", 31 0, L_000002a8f8a21c90;  1 drivers
v000002a8f89c0c00_0 .net "input_clk", 0 0, v000002a8f89c3ed0_0;  1 drivers
v000002a8f89c0480_0 .net "instruction", 31 0, L_000002a8f8a21830;  1 drivers
v000002a8f89c0520_0 .net "memoryReadData", 31 0, v000002a8f89b6240_0;  1 drivers
v000002a8f89c0d40_0 .net "nextPC", 31 0, L_000002a8f89c2710;  1 drivers
v000002a8f89c1240_0 .net "opcode", 5 0, L_000002a8f89c2f30;  1 drivers
v000002a8f89c1380_0 .net "rd", 4 0, L_000002a8f89c3b10;  1 drivers
v000002a8f89c0de0_0 .net "readData1", 31 0, L_000002a8f89baef0;  1 drivers
v000002a8f89c1c40_0 .net "readData1_w", 31 0, L_000002a8f8a21ab0;  1 drivers
v000002a8f89c05c0_0 .net "readData2", 31 0, L_000002a8f89ba400;  1 drivers
v000002a8f89c17e0_0 .net "regs0", 31 0, L_000002a8f89ba0f0;  alias, 1 drivers
v000002a8f89c0660_0 .net "regs1", 31 0, L_000002a8f89ba1d0;  alias, 1 drivers
v000002a8f89c0e80_0 .net "regs2", 31 0, L_000002a8f89ba940;  alias, 1 drivers
v000002a8f89c1420_0 .net "regs3", 31 0, L_000002a8f89ba6a0;  alias, 1 drivers
v000002a8f89c0f20_0 .net "regs4", 31 0, L_000002a8f89ba240;  alias, 1 drivers
v000002a8f89c16a0_0 .net "regs5", 31 0, L_000002a8f89bacc0;  alias, 1 drivers
v000002a8f89c0fc0_0 .net "rs", 4 0, L_000002a8f89c2fd0;  1 drivers
v000002a8f89c1880_0 .net "rst", 0 0, v000002a8f89c2b70_0;  1 drivers
v000002a8f89c1ce0_0 .net "rt", 4 0, L_000002a8f89c2210;  1 drivers
v000002a8f89c1060_0 .net "shamt", 31 0, L_000002a8f89c3390;  1 drivers
v000002a8f89c1100_0 .net "wire_instruction", 31 0, L_000002a8f89ba9b0;  1 drivers
v000002a8f89c1600_0 .net "writeData", 31 0, L_000002a8f8a20a70;  1 drivers
v000002a8f89c1740_0 .net "zero", 0 0, L_000002a8f8a21290;  1 drivers
L_000002a8f89c3750 .part L_000002a8f8a21830, 26, 6;
L_000002a8f89c2f30 .functor MUXZ 6, L_000002a8f89c3750, L_000002a8f89c4098, L_000002a8f89ba080, C4<>;
L_000002a8f89c2990 .cmp/eq 6, L_000002a8f89c2f30, L_000002a8f89c4128;
L_000002a8f89c27b0 .part L_000002a8f8a21830, 11, 5;
L_000002a8f89c3250 .functor MUXZ 5, L_000002a8f89c27b0, L_000002a8f89c4170, L_000002a8f89c2990, C4<>;
L_000002a8f89c3b10 .functor MUXZ 5, L_000002a8f89c3250, L_000002a8f89c40e0, L_000002a8f89bae80, C4<>;
L_000002a8f89c3890 .part L_000002a8f8a21830, 21, 5;
L_000002a8f89c2fd0 .functor MUXZ 5, L_000002a8f89c3890, L_000002a8f89c41b8, L_000002a8f89babe0, C4<>;
L_000002a8f89c20d0 .part L_000002a8f8a21830, 16, 5;
L_000002a8f89c2210 .functor MUXZ 5, L_000002a8f89c20d0, L_000002a8f89c4200, L_000002a8f89bada0, C4<>;
L_000002a8f89c3d90 .part L_000002a8f8a21830, 0, 16;
L_000002a8f89c3110 .functor MUXZ 16, L_000002a8f89c3d90, L_000002a8f89c4248, L_000002a8f89ba710, C4<>;
L_000002a8f89c31b0 .part L_000002a8f8a21830, 6, 5;
L_000002a8f89c32f0 .concat [ 5 32 0 0], L_000002a8f89c31b0, L_000002a8f89c42d8;
L_000002a8f89c22b0 .functor MUXZ 37, L_000002a8f89c32f0, L_000002a8f89c4290, L_000002a8f89ba160, C4<>;
L_000002a8f89c3390 .part L_000002a8f89c22b0, 0, 32;
L_000002a8f89c2350 .part L_000002a8f8a21830, 0, 6;
L_000002a8f89c23f0 .functor MUXZ 6, L_000002a8f89c2350, L_000002a8f89c4320, L_000002a8f89ba4e0, C4<>;
L_000002a8f89c2df0 .part L_000002a8f8a21830, 0, 26;
L_000002a8f89c34d0 .concat [ 26 32 0 0], L_000002a8f89c2df0, L_000002a8f89c43b0;
L_000002a8f89c37f0 .functor MUXZ 58, L_000002a8f89c34d0, L_000002a8f89c4368, L_000002a8f89ba860, C4<>;
L_000002a8f89c3610 .part L_000002a8f89c37f0, 0, 32;
L_000002a8f89c2850 .arith/sum 32, v000002a8f89bba90_0, L_000002a8f89c43f8;
L_000002a8f89c36b0 .cmp/eq 6, L_000002a8f89c2f30, L_000002a8f89c4440;
L_000002a8f89c28f0 .cmp/eq 6, L_000002a8f89c2f30, L_000002a8f89c4488;
L_000002a8f89c3430 .concat [ 6 26 0 0], L_000002a8f89c2f30, L_000002a8f89c44d0;
L_000002a8f89c3930 .cmp/eq 32, L_000002a8f89c3430, L_000002a8f89c4518;
L_000002a8f89c2c10 .cmp/eq 6, L_000002a8f89c23f0, L_000002a8f89c4560;
L_000002a8f89c3570 .cmp/eq 6, L_000002a8f89c2f30, L_000002a8f89c45a8;
L_000002a8f89c39d0 .cmp/eq 6, L_000002a8f89c2f30, L_000002a8f89c45f0;
L_000002a8f89c3a70 .part L_000002a8f89c3110, 0, 10;
L_000002a8f89c3cf0 .concat [ 10 22 0 0], L_000002a8f89c3a70, L_000002a8f89c4638;
L_000002a8f89c3e30 .arith/sum 32, v000002a8f89bba90_0, L_000002a8f89c3cf0;
L_000002a8f89c25d0 .functor MUXZ 32, L_000002a8f89c3e30, L_000002a8f89c3610, L_000002a8f89ba5c0, C4<>;
L_000002a8f89c2530 .functor MUXZ 32, L_000002a8f89c25d0, L_000002a8f89baef0, L_000002a8f89baf60, C4<>;
L_000002a8f89c2670 .functor MUXZ 32, L_000002a8f89c2530, L_000002a8f89c3610, L_000002a8f89ba8d0, C4<>;
L_000002a8f8a21830 .functor MUXZ 32, L_000002a8f89ba9b0, L_000002a8f89c46c8, L_000002a8f89ba390, C4<>;
L_000002a8f8a21bf0 .cmp/eq 6, L_000002a8f89c2f30, L_000002a8f89c47a0;
L_000002a8f8a20bb0 .cmp/eq 6, L_000002a8f89c2f30, L_000002a8f89c47e8;
L_000002a8f8a20cf0 .cmp/eq 6, L_000002a8f89c2f30, L_000002a8f89c4830;
L_000002a8f8a21dd0 .concat [ 16 16 0 0], L_000002a8f89c3110, L_000002a8f89c4878;
L_000002a8f8a20750 .part L_000002a8f89c3110, 15, 1;
LS_000002a8f8a20b10_0_0 .concat [ 1 1 1 1], L_000002a8f8a20750, L_000002a8f8a20750, L_000002a8f8a20750, L_000002a8f8a20750;
LS_000002a8f8a20b10_0_4 .concat [ 1 1 1 1], L_000002a8f8a20750, L_000002a8f8a20750, L_000002a8f8a20750, L_000002a8f8a20750;
LS_000002a8f8a20b10_0_8 .concat [ 1 1 1 1], L_000002a8f8a20750, L_000002a8f8a20750, L_000002a8f8a20750, L_000002a8f8a20750;
LS_000002a8f8a20b10_0_12 .concat [ 1 1 1 1], L_000002a8f8a20750, L_000002a8f8a20750, L_000002a8f8a20750, L_000002a8f8a20750;
L_000002a8f8a20b10 .concat [ 4 4 4 4], LS_000002a8f8a20b10_0_0, LS_000002a8f8a20b10_0_4, LS_000002a8f8a20b10_0_8, LS_000002a8f8a20b10_0_12;
L_000002a8f8a20890 .concat [ 16 16 0 0], L_000002a8f89c3110, L_000002a8f8a20b10;
L_000002a8f8a20f70 .functor MUXZ 32, L_000002a8f8a20890, L_000002a8f8a21dd0, L_000002a8f89baa20, C4<>;
L_000002a8f8a213d0 .concat [ 6 26 0 0], L_000002a8f89c2f30, L_000002a8f89c48c0;
L_000002a8f8a20d90 .cmp/eq 32, L_000002a8f8a213d0, L_000002a8f89c4908;
L_000002a8f8a21510 .cmp/eq 6, L_000002a8f89c23f0, L_000002a8f89c4950;
L_000002a8f8a20390 .cmp/eq 6, L_000002a8f89c23f0, L_000002a8f89c4998;
L_000002a8f8a207f0 .cmp/eq 6, L_000002a8f89c2f30, L_000002a8f89c49e0;
L_000002a8f8a209d0 .functor MUXZ 32, L_000002a8f8a20f70, L_000002a8f89c4a28, L_000002a8f8a207f0, C4<>;
L_000002a8f8a21c90 .functor MUXZ 32, L_000002a8f8a209d0, L_000002a8f89c3390, L_000002a8f89ba470, C4<>;
L_000002a8f8a21010 .concat [ 6 26 0 0], L_000002a8f89c2f30, L_000002a8f89c4a70;
L_000002a8f8a20430 .cmp/eq 32, L_000002a8f8a21010, L_000002a8f89c4ab8;
L_000002a8f8a20c50 .cmp/eq 6, L_000002a8f89c23f0, L_000002a8f89c4b00;
L_000002a8f8a20570 .cmp/eq 6, L_000002a8f89c23f0, L_000002a8f89c4b48;
L_000002a8f8a21a10 .cmp/eq 6, L_000002a8f89c2f30, L_000002a8f89c4b90;
L_000002a8f8a20110 .functor MUXZ 32, L_000002a8f89baef0, v000002a8f89bba90_0, L_000002a8f8a21a10, C4<>;
L_000002a8f8a21ab0 .functor MUXZ 32, L_000002a8f8a20110, L_000002a8f89ba400, L_000002a8f89bab70, C4<>;
L_000002a8f8a20e30 .part v000002a8f89b7500_0, 0, 8;
S_000002a8f8956eb0 .scope module, "ALUMux" "mux2x1" 3 83, 5 1 0, S_000002a8f8956d20;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000002a8f893bfa0 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000002a8f89ba2b0 .functor NOT 1, v000002a8f894a490_0, C4<0>, C4<0>, C4<0>;
v000002a8f894afd0_0 .net *"_ivl_0", 0 0, L_000002a8f89ba2b0;  1 drivers
v000002a8f894a170_0 .net "in1", 31 0, L_000002a8f89ba400;  alias, 1 drivers
v000002a8f894b610_0 .net "in2", 31 0, L_000002a8f8a21c90;  alias, 1 drivers
v000002a8f894a0d0_0 .net "out", 31 0, L_000002a8f8a215b0;  alias, 1 drivers
v000002a8f894a210_0 .net "s", 0 0, v000002a8f894a490_0;  alias, 1 drivers
L_000002a8f8a215b0 .functor MUXZ 32, L_000002a8f8a21c90, L_000002a8f89ba400, L_000002a8f89ba2b0, C4<>;
S_000002a8f88f03f0 .scope module, "CU" "controlUnit" 3 67, 6 1 0, S_000002a8f8956d20;
 .timescale -9 -12;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_000002a8f896dab0 .param/l "RType" 0 4 9, C4<000000>;
P_000002a8f896dae8 .param/l "add" 0 4 11, C4<100000>;
P_000002a8f896db20 .param/l "addi" 0 4 13, C4<001000>;
P_000002a8f896db58 .param/l "addu" 0 4 11, C4<100001>;
P_000002a8f896db90 .param/l "and_" 0 4 11, C4<100100>;
P_000002a8f896dbc8 .param/l "andi" 0 4 13, C4<001100>;
P_000002a8f896dc00 .param/l "beq" 0 4 13, C4<000100>;
P_000002a8f896dc38 .param/l "bne" 0 4 13, C4<000101>;
P_000002a8f896dc70 .param/l "hlt_inst" 0 4 10, C4<111111>;
P_000002a8f896dca8 .param/l "j" 0 4 14, C4<000010>;
P_000002a8f896dce0 .param/l "jal" 0 4 14, C4<000011>;
P_000002a8f896dd18 .param/l "jr" 0 4 12, C4<001000>;
P_000002a8f896dd50 .param/l "lw" 0 4 13, C4<100011>;
P_000002a8f896dd88 .param/l "nor_" 0 4 11, C4<100111>;
P_000002a8f896ddc0 .param/l "or_" 0 4 11, C4<100101>;
P_000002a8f896ddf8 .param/l "ori" 0 4 13, C4<001101>;
P_000002a8f896de30 .param/l "sgt" 0 4 12, C4<101011>;
P_000002a8f896de68 .param/l "sll" 0 4 12, C4<000000>;
P_000002a8f896dea0 .param/l "slt" 0 4 11, C4<101010>;
P_000002a8f896ded8 .param/l "slti" 0 4 13, C4<101010>;
P_000002a8f896df10 .param/l "srl" 0 4 12, C4<000010>;
P_000002a8f896df48 .param/l "sub" 0 4 11, C4<100010>;
P_000002a8f896df80 .param/l "subu" 0 4 11, C4<100011>;
P_000002a8f896dfb8 .param/l "sw" 0 4 13, C4<101011>;
P_000002a8f896dff0 .param/l "xor_" 0 4 11, C4<100110>;
P_000002a8f896e028 .param/l "xori" 0 4 13, C4<001110>;
v000002a8f894a350_0 .var "ALUOp", 3 0;
v000002a8f894a490_0 .var "ALUSrc", 0 0;
v000002a8f894a670_0 .var "MemReadEn", 0 0;
v000002a8f894b6b0_0 .var "MemWriteEn", 0 0;
v000002a8f894a850_0 .var "MemtoReg", 0 0;
v000002a8f894a7b0_0 .var "RegDst", 0 0;
v000002a8f894a8f0_0 .var "RegWriteEn", 0 0;
v000002a8f894b250_0 .net "funct", 5 0, L_000002a8f89c23f0;  alias, 1 drivers
v000002a8f894a990_0 .var "hlt", 0 0;
v000002a8f894aa30_0 .net "opcode", 5 0, L_000002a8f89c2f30;  alias, 1 drivers
v000002a8f894aad0_0 .net "rst", 0 0, v000002a8f89c2b70_0;  alias, 1 drivers
E_000002a8f893b7e0 .event anyedge, v000002a8f894aad0_0, v000002a8f894aa30_0, v000002a8f894b250_0;
S_000002a8f88f0640 .scope module, "InstMem" "IM" 3 63, 7 2 0, S_000002a8f8956d20;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /OUTPUT 32 "q";
L_000002a8f89ba9b0 .functor BUFZ 32, L_000002a8f89c2a30, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002a8f894b890 .array "InstMem", 0 1023, 31 0;
v000002a8f894acb0_0 .net *"_ivl_0", 31 0, L_000002a8f89c2a30;  1 drivers
v000002a8f894ad50_0 .net *"_ivl_3", 9 0, L_000002a8f89c2ad0;  1 drivers
v000002a8f8949a90_0 .net *"_ivl_4", 11 0, L_000002a8f8a21b50;  1 drivers
L_000002a8f89c4680 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002a8f894b070_0 .net *"_ivl_7", 1 0, L_000002a8f89c4680;  1 drivers
v000002a8f8949d10_0 .net "address", 31 0, v000002a8f89bba90_0;  alias, 1 drivers
v000002a8f894b110_0 .net "q", 31 0, L_000002a8f89ba9b0;  alias, 1 drivers
L_000002a8f89c2a30 .array/port v000002a8f894b890, L_000002a8f8a21b50;
L_000002a8f89c2ad0 .part v000002a8f89bba90_0, 0, 10;
L_000002a8f8a21b50 .concat [ 10 2 0 0], L_000002a8f89c2ad0, L_000002a8f89c4680;
S_000002a8f88d5280 .scope module, "PCMux" "mux2x1" 3 59, 5 1 0, S_000002a8f8956d20;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000002a8f893bb60 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000002a8f89ba780 .functor NOT 1, v000002a8f89b7640_0, C4<0>, C4<0>, C4<0>;
v000002a8f8949c70_0 .net *"_ivl_0", 0 0, L_000002a8f89ba780;  1 drivers
v000002a8f894b1b0_0 .net "in1", 31 0, L_000002a8f89c2850;  alias, 1 drivers
v000002a8f89499f0_0 .net "in2", 31 0, L_000002a8f89c2670;  alias, 1 drivers
v000002a8f8949db0_0 .net "out", 31 0, L_000002a8f89c2710;  alias, 1 drivers
v000002a8f8949e50_0 .net "s", 0 0, v000002a8f89b7640_0;  alias, 1 drivers
L_000002a8f89c2710 .functor MUXZ 32, L_000002a8f89c2670, L_000002a8f89c2850, L_000002a8f89ba780, C4<>;
S_000002a8f88d5410 .scope module, "RF" "registerFile" 3 73, 8 1 0, S_000002a8f8956d20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
    .port_info 9 /OUTPUT 32 "regs0";
    .port_info 10 /OUTPUT 32 "regs1";
    .port_info 11 /OUTPUT 32 "regs2";
    .port_info 12 /OUTPUT 32 "regs3";
    .port_info 13 /OUTPUT 32 "regs4";
    .port_info 14 /OUTPUT 32 "regs5";
L_000002a8f89baef0 .functor BUFZ 32, L_000002a8f8a20930, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002a8f89ba400 .functor BUFZ 32, L_000002a8f8a21790, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002a8f89b64c0_1 .array/port v000002a8f89b64c0, 1;
L_000002a8f89ba0f0 .functor BUFZ 32, v000002a8f89b64c0_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002a8f89b64c0_2 .array/port v000002a8f89b64c0, 2;
L_000002a8f89ba1d0 .functor BUFZ 32, v000002a8f89b64c0_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002a8f89b64c0_3 .array/port v000002a8f89b64c0, 3;
L_000002a8f89ba940 .functor BUFZ 32, v000002a8f89b64c0_3, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002a8f89b64c0_4 .array/port v000002a8f89b64c0, 4;
L_000002a8f89ba6a0 .functor BUFZ 32, v000002a8f89b64c0_4, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002a8f89b64c0_5 .array/port v000002a8f89b64c0, 5;
L_000002a8f89ba240 .functor BUFZ 32, v000002a8f89b64c0_5, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002a8f89b64c0_6 .array/port v000002a8f89b64c0, 6;
L_000002a8f89bacc0 .functor BUFZ 32, v000002a8f89b64c0_6, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002a8f891dfd0_0 .net *"_ivl_0", 31 0, L_000002a8f8a20930;  1 drivers
v000002a8f89b6ba0_0 .net *"_ivl_10", 6 0, L_000002a8f8a218d0;  1 drivers
L_000002a8f89c4758 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002a8f89b67e0_0 .net *"_ivl_13", 1 0, L_000002a8f89c4758;  1 drivers
v000002a8f89b6880_0 .net *"_ivl_2", 6 0, L_000002a8f8a21470;  1 drivers
L_000002a8f89c4710 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002a8f89b6ce0_0 .net *"_ivl_5", 1 0, L_000002a8f89c4710;  1 drivers
v000002a8f89b7960_0 .net *"_ivl_8", 31 0, L_000002a8f8a21790;  1 drivers
v000002a8f89b6060_0 .net "clk", 0 0, L_000002a8f89baa90;  alias, 1 drivers
v000002a8f89b73c0_0 .var/i "i", 31 0;
v000002a8f89b6e20_0 .net "readData1", 31 0, L_000002a8f89baef0;  alias, 1 drivers
v000002a8f89b7dc0_0 .net "readData2", 31 0, L_000002a8f89ba400;  alias, 1 drivers
v000002a8f89b6420_0 .net "readRegister1", 4 0, L_000002a8f89c2fd0;  alias, 1 drivers
v000002a8f89b6740_0 .net "readRegister2", 4 0, L_000002a8f89c2210;  alias, 1 drivers
v000002a8f89b64c0 .array "registers", 31 0, 31 0;
v000002a8f89b6600_0 .net "regs0", 31 0, L_000002a8f89ba0f0;  alias, 1 drivers
v000002a8f89b6d80_0 .net "regs1", 31 0, L_000002a8f89ba1d0;  alias, 1 drivers
v000002a8f89b62e0_0 .net "regs2", 31 0, L_000002a8f89ba940;  alias, 1 drivers
v000002a8f89b7a00_0 .net "regs3", 31 0, L_000002a8f89ba6a0;  alias, 1 drivers
v000002a8f89b6560_0 .net "regs4", 31 0, L_000002a8f89ba240;  alias, 1 drivers
v000002a8f89b6920_0 .net "regs5", 31 0, L_000002a8f89bacc0;  alias, 1 drivers
v000002a8f89b7280_0 .net "rst", 0 0, v000002a8f89c2b70_0;  alias, 1 drivers
v000002a8f89b71e0_0 .net "we", 0 0, v000002a8f894a8f0_0;  alias, 1 drivers
v000002a8f89b6b00_0 .net "writeData", 31 0, L_000002a8f8a20a70;  alias, 1 drivers
v000002a8f89b7320_0 .net "writeRegister", 4 0, L_000002a8f8a216f0;  alias, 1 drivers
E_000002a8f893c620/0 .event negedge, v000002a8f894aad0_0;
E_000002a8f893c620/1 .event posedge, v000002a8f89b6060_0;
E_000002a8f893c620 .event/or E_000002a8f893c620/0, E_000002a8f893c620/1;
L_000002a8f8a20930 .array/port v000002a8f89b64c0, L_000002a8f8a21470;
L_000002a8f8a21470 .concat [ 5 2 0 0], L_000002a8f89c2fd0, L_000002a8f89c4710;
L_000002a8f8a21790 .array/port v000002a8f89b64c0, L_000002a8f8a218d0;
L_000002a8f8a218d0 .concat [ 5 2 0 0], L_000002a8f89c2210, L_000002a8f89c4758;
S_000002a8f88be780 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 29, 8 29 0, S_000002a8f88d5410;
 .timescale -9 -12;
v000002a8f891cf90_0 .var/i "i", 31 0;
S_000002a8f88be910 .scope module, "RFMux" "mux2x1" 3 71, 5 1 0, S_000002a8f8956d20;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_000002a8f893be60 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_000002a8f89bad30 .functor NOT 1, v000002a8f894a7b0_0, C4<0>, C4<0>, C4<0>;
v000002a8f89b66a0_0 .net *"_ivl_0", 0 0, L_000002a8f89bad30;  1 drivers
v000002a8f89b7c80_0 .net "in1", 4 0, L_000002a8f89c2210;  alias, 1 drivers
v000002a8f89b75a0_0 .net "in2", 4 0, L_000002a8f89c3b10;  alias, 1 drivers
v000002a8f89b70a0_0 .net "out", 4 0, L_000002a8f8a216f0;  alias, 1 drivers
v000002a8f89b7d20_0 .net "s", 0 0, v000002a8f894a7b0_0;  alias, 1 drivers
L_000002a8f8a216f0 .functor MUXZ 5, L_000002a8f89c3b10, L_000002a8f89c2210, L_000002a8f89bad30, C4<>;
S_000002a8f8907ab0 .scope module, "WBMux" "mux2x1" 3 94, 5 1 0, S_000002a8f8956d20;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000002a8f893b8a0 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000002a8f89ba550 .functor NOT 1, v000002a8f894a850_0, C4<0>, C4<0>, C4<0>;
v000002a8f89b6380_0 .net *"_ivl_0", 0 0, L_000002a8f89ba550;  1 drivers
v000002a8f89b6f60_0 .net "in1", 31 0, v000002a8f89b7500_0;  alias, 1 drivers
v000002a8f89b69c0_0 .net "in2", 31 0, v000002a8f89b6240_0;  alias, 1 drivers
v000002a8f89b6a60_0 .net "out", 31 0, L_000002a8f8a20a70;  alias, 1 drivers
v000002a8f89b7140_0 .net "s", 0 0, v000002a8f894a850_0;  alias, 1 drivers
L_000002a8f8a20a70 .functor MUXZ 32, v000002a8f89b6240_0, v000002a8f89b7500_0, L_000002a8f89ba550, C4<>;
S_000002a8f8907c40 .scope module, "alu" "ALU" 3 88, 9 1 0, S_000002a8f8956d20;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_000002a8f88b6b30 .param/l "ADD" 0 9 12, C4<0000>;
P_000002a8f88b6b68 .param/l "AND" 0 9 12, C4<0010>;
P_000002a8f88b6ba0 .param/l "NOR" 0 9 12, C4<0101>;
P_000002a8f88b6bd8 .param/l "OR" 0 9 12, C4<0011>;
P_000002a8f88b6c10 .param/l "SGT" 0 9 12, C4<0111>;
P_000002a8f88b6c48 .param/l "SLL" 0 9 12, C4<1000>;
P_000002a8f88b6c80 .param/l "SLT" 0 9 12, C4<0110>;
P_000002a8f88b6cb8 .param/l "SRL" 0 9 12, C4<1001>;
P_000002a8f88b6cf0 .param/l "SUB" 0 9 12, C4<0001>;
P_000002a8f88b6d28 .param/l "XOR" 0 9 12, C4<0100>;
P_000002a8f88b6d60 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_000002a8f88b6d98 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_000002a8f89c4bd8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002a8f89b6c40_0 .net/2u *"_ivl_0", 31 0, L_000002a8f89c4bd8;  1 drivers
v000002a8f89b6ec0_0 .net "opSel", 3 0, v000002a8f894a350_0;  alias, 1 drivers
v000002a8f89b7000_0 .net "operand1", 31 0, L_000002a8f8a21ab0;  alias, 1 drivers
v000002a8f89b7460_0 .net "operand2", 31 0, L_000002a8f8a215b0;  alias, 1 drivers
v000002a8f89b7500_0 .var "result", 31 0;
v000002a8f89b7e60_0 .net "zero", 0 0, L_000002a8f8a21290;  alias, 1 drivers
E_000002a8f893bea0 .event anyedge, v000002a8f894a350_0, v000002a8f89b7000_0, v000002a8f894a0d0_0;
L_000002a8f8a21290 .cmp/eq 32, v000002a8f89b7500_0, L_000002a8f89c4bd8;
S_000002a8f88b6de0 .scope module, "branchcontroller" "BranchController" 3 53, 10 1 0, S_000002a8f8956d20;
 .timescale -9 -12;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /OUTPUT 1 "PCsrc";
P_000002a8f896e070 .param/l "RType" 0 4 9, C4<000000>;
P_000002a8f896e0a8 .param/l "add" 0 4 11, C4<100000>;
P_000002a8f896e0e0 .param/l "addi" 0 4 13, C4<001000>;
P_000002a8f896e118 .param/l "addu" 0 4 11, C4<100001>;
P_000002a8f896e150 .param/l "and_" 0 4 11, C4<100100>;
P_000002a8f896e188 .param/l "andi" 0 4 13, C4<001100>;
P_000002a8f896e1c0 .param/l "beq" 0 4 13, C4<000100>;
P_000002a8f896e1f8 .param/l "bne" 0 4 13, C4<000101>;
P_000002a8f896e230 .param/l "hlt_inst" 0 4 10, C4<111111>;
P_000002a8f896e268 .param/l "j" 0 4 14, C4<000010>;
P_000002a8f896e2a0 .param/l "jal" 0 4 14, C4<000011>;
P_000002a8f896e2d8 .param/l "jr" 0 4 12, C4<001000>;
P_000002a8f896e310 .param/l "lw" 0 4 13, C4<100011>;
P_000002a8f896e348 .param/l "nor_" 0 4 11, C4<100111>;
P_000002a8f896e380 .param/l "or_" 0 4 11, C4<100101>;
P_000002a8f896e3b8 .param/l "ori" 0 4 13, C4<001101>;
P_000002a8f896e3f0 .param/l "sgt" 0 4 12, C4<101011>;
P_000002a8f896e428 .param/l "sll" 0 4 12, C4<000000>;
P_000002a8f896e460 .param/l "slt" 0 4 11, C4<101010>;
P_000002a8f896e498 .param/l "slti" 0 4 13, C4<101010>;
P_000002a8f896e4d0 .param/l "srl" 0 4 12, C4<000010>;
P_000002a8f896e508 .param/l "sub" 0 4 11, C4<100010>;
P_000002a8f896e540 .param/l "subu" 0 4 11, C4<100011>;
P_000002a8f896e578 .param/l "sw" 0 4 13, C4<101011>;
P_000002a8f896e5b0 .param/l "xor_" 0 4 11, C4<100110>;
P_000002a8f896e5e8 .param/l "xori" 0 4 13, C4<001110>;
v000002a8f89b7640_0 .var "PCsrc", 0 0;
v000002a8f89b76e0_0 .net "funct", 5 0, L_000002a8f89c23f0;  alias, 1 drivers
v000002a8f89b7f00_0 .net "opcode", 5 0, L_000002a8f89c2f30;  alias, 1 drivers
v000002a8f89b7780_0 .net "operand1", 31 0, L_000002a8f89baef0;  alias, 1 drivers
v000002a8f89b7820_0 .net "operand2", 31 0, L_000002a8f8a215b0;  alias, 1 drivers
v000002a8f89b6100_0 .net "rst", 0 0, v000002a8f89c2b70_0;  alias, 1 drivers
E_000002a8f893c020/0 .event anyedge, v000002a8f894aad0_0, v000002a8f894aa30_0, v000002a8f89b6e20_0, v000002a8f894a0d0_0;
E_000002a8f893c020/1 .event anyedge, v000002a8f894b250_0;
E_000002a8f893c020 .event/or E_000002a8f893c020/0, E_000002a8f893c020/1;
S_000002a8f88ebe40 .scope module, "dataMem" "DM" 3 92, 11 2 0, S_000002a8f8956d20;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v000002a8f89b78c0_0 .net "address", 7 0, L_000002a8f8a20e30;  1 drivers
v000002a8f89b7aa0_0 .net "clock", 0 0, L_000002a8f89baa90;  alias, 1 drivers
v000002a8f89b7b40_0 .net "data", 31 0, L_000002a8f89ba400;  alias, 1 drivers
v000002a8f89b7be0 .array "data_mem", 0 1023, 31 0;
v000002a8f89b61a0_0 .var/i "i", 31 0;
v000002a8f89b6240_0 .var "q", 31 0;
v000002a8f89bc210_0 .net "rden", 0 0, v000002a8f894a670_0;  alias, 1 drivers
v000002a8f89bbef0_0 .net "wren", 0 0, v000002a8f894b6b0_0;  alias, 1 drivers
E_000002a8f893c460 .event negedge, v000002a8f89b6060_0;
S_000002a8f88ebfd0 .scope module, "pc" "programCounter" 3 60, 12 1 0, S_000002a8f8956d20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_000002a8f893c1e0 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v000002a8f89bb6d0_0 .net "PCin", 31 0, L_000002a8f89c2710;  alias, 1 drivers
v000002a8f89bba90_0 .var "PCout", 31 0;
v000002a8f89bce90_0 .net "clk", 0 0, L_000002a8f89baa90;  alias, 1 drivers
v000002a8f89bcb70_0 .net "rst", 0 0, v000002a8f89c2b70_0;  alias, 1 drivers
    .scope S_000002a8f88b6de0;
T_0 ;
    %wait E_000002a8f893c020;
    %load/vec4 v000002a8f89b6100_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a8f89b7640_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000002a8f89b7f00_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.8, 4;
    %load/vec4 v000002a8f89b7780_0;
    %load/vec4 v000002a8f89b7820_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.8;
    %flag_set/vec4 8;
    %jmp/1 T_0.7, 8;
    %load/vec4 v000002a8f89b7f00_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.9, 4;
    %load/vec4 v000002a8f89b7780_0;
    %load/vec4 v000002a8f89b7820_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.9;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.7;
    %jmp/1 T_0.6, 8;
    %load/vec4 v000002a8f89b7f00_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.6;
    %jmp/1 T_0.5, 8;
    %load/vec4 v000002a8f89b7f00_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.5;
    %jmp/1 T_0.4, 8;
    %load/vec4 v000002a8f89b7f00_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.10, 4;
    %load/vec4 v000002a8f89b76e0_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.10;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.4;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002a8f89b7640_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a8f89b7640_0, 0;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000002a8f88ebfd0;
T_1 ;
    %wait E_000002a8f893c620;
    %load/vec4 v000002a8f89bcb70_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000002a8f89bba90_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000002a8f89bb6d0_0;
    %assign/vec4 v000002a8f89bba90_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000002a8f88f0640;
T_2 ;
    %pushi/vec4 536936548, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a8f894b890, 0, 4;
    %pushi/vec4 2885746689, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a8f894b890, 0, 4;
    %pushi/vec4 538968187, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a8f894b890, 0, 4;
    %pushi/vec4 537067518, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a8f894b890, 0, 4;
    %pushi/vec4 2890006530, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a8f894b890, 0, 4;
    %pushi/vec4 2234400, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a8f894b890, 0, 4;
    %pushi/vec4 2892234656, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a8f894b890, 0, 4;
    %pushi/vec4 2228256, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a8f894b890, 0, 4;
    %pushi/vec4 6430754, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a8f894b890, 0, 4;
    %pushi/vec4 8527906, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a8f894b890, 0, 4;
    %pushi/vec4 2885943299, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a8f894b890, 0, 4;
    %pushi/vec4 6432803, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a8f894b890, 0, 4;
    %pushi/vec4 2240545, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a8f894b890, 0, 4;
    %pushi/vec4 12726306, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a8f894b890, 0, 4;
    %pushi/vec4 872920694, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a8f894b890, 0, 4;
    %pushi/vec4 2886139908, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a8f894b890, 0, 4;
    %pushi/vec4 14893092, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a8f894b890, 0, 4;
    %pushi/vec4 822673440, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a8f894b890, 0, 4;
    %pushi/vec4 17387558, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a8f894b890, 0, 4;
    %pushi/vec4 961282047, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a8f894b890, 0, 4;
    %pushi/vec4 896270402, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a8f894b890, 0, 4;
    %pushi/vec4 963444802, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a8f894b890, 0, 4;
    %pushi/vec4 684096, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a8f894b890, 0, 4;
    %pushi/vec4 948354, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a8f894b890, 0, 4;
    %pushi/vec4 2261034, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a8f894b890, 0, 4;
    %pushi/vec4 4294698, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a8f894b890, 0, 4;
    %pushi/vec4 17403946, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a8f894b890, 0, 4;
    %pushi/vec4 19437610, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a8f894b890, 0, 4;
    %pushi/vec4 38969383, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a8f894b890, 0, 4;
    %pushi/vec4 41134119, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a8f894b890, 0, 4;
    %pushi/vec4 538312726, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a8f894b890, 0, 4;
    %pushi/vec4 2350252036, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a8f894b890, 0, 4;
    %pushi/vec4 584515584, 0, 32;
    %ix/load 3, 32, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a8f894b890, 0, 4;
    %pushi/vec4 385220610, 0, 32;
    %ix/load 3, 33, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a8f894b890, 0, 4;
    %pushi/vec4 586678262, 0, 32;
    %ix/load 3, 34, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a8f894b890, 0, 4;
    %pushi/vec4 201326630, 0, 32;
    %ix/load 3, 35, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a8f894b890, 0, 4;
    %pushi/vec4 588840961, 0, 32;
    %ix/load 3, 36, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a8f894b890, 0, 4;
    %pushi/vec4 134217768, 0, 32;
    %ix/load 3, 37, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a8f894b890, 0, 4;
    %pushi/vec4 538443800, 0, 32;
    %ix/load 3, 38, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a8f894b890, 0, 4;
    %pushi/vec4 65011720, 0, 32;
    %ix/load 3, 39, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a8f894b890, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 40, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a8f894b890, 0, 4;
    %end;
    .thread T_2;
    .scope S_000002a8f88f03f0;
T_3 ;
    %wait E_000002a8f893b7e0;
    %load/vec4 v000002a8f894aad0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v000002a8f894a990_0, 0;
    %split/vec4 4;
    %assign/vec4 v000002a8f894a350_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002a8f894a490_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002a8f894a8f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002a8f894b6b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002a8f894a850_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002a8f894a670_0, 0;
    %assign/vec4 v000002a8f894a7b0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v000002a8f894a990_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v000002a8f894a350_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v000002a8f894a490_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002a8f894a8f0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002a8f894b6b0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002a8f894a850_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002a8f894a670_0, 0, 1;
    %store/vec4 v000002a8f894a7b0_0, 0, 1;
    %load/vec4 v000002a8f894aa30_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %jmp T_3.15;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002a8f894a990_0, 0;
    %jmp T_3.15;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002a8f894a7b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002a8f894a8f0_0, 0;
    %load/vec4 v000002a8f894b250_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.16, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %jmp T_3.30;
T_3.16 ;
    %jmp T_3.30;
T_3.17 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002a8f894a350_0, 0;
    %jmp T_3.30;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002a8f894a350_0, 0;
    %jmp T_3.30;
T_3.19 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002a8f894a350_0, 0;
    %jmp T_3.30;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002a8f894a350_0, 0;
    %jmp T_3.30;
T_3.21 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000002a8f894a350_0, 0;
    %jmp T_3.30;
T_3.22 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000002a8f894a350_0, 0;
    %jmp T_3.30;
T_3.23 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000002a8f894a350_0, 0;
    %jmp T_3.30;
T_3.24 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000002a8f894a350_0, 0;
    %jmp T_3.30;
T_3.25 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000002a8f894a350_0, 0;
    %jmp T_3.30;
T_3.26 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000002a8f894a350_0, 0;
    %jmp T_3.30;
T_3.27 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002a8f894a490_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000002a8f894a350_0, 0;
    %jmp T_3.30;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002a8f894a490_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000002a8f894a350_0, 0;
    %jmp T_3.30;
T_3.29 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002a8f894a350_0, 0;
    %jmp T_3.30;
T_3.30 ;
    %pop/vec4 1;
    %jmp T_3.15;
T_3.4 ;
    %jmp T_3.15;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002a8f894a8f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002a8f894a7b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002a8f894a490_0, 0;
    %jmp T_3.15;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002a8f894a8f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a8f894a7b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002a8f894a490_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000002a8f894a350_0, 0;
    %jmp T_3.15;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002a8f894a8f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002a8f894a490_0, 0;
    %jmp T_3.15;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000002a8f894a350_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002a8f894a8f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002a8f894a490_0, 0;
    %jmp T_3.15;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000002a8f894a350_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002a8f894a8f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002a8f894a490_0, 0;
    %jmp T_3.15;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000002a8f894a350_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002a8f894a8f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002a8f894a490_0, 0;
    %jmp T_3.15;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002a8f894a670_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002a8f894a8f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002a8f894a490_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002a8f894a850_0, 0;
    %jmp T_3.15;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002a8f894b6b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002a8f894a490_0, 0;
    %jmp T_3.15;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002a8f894a350_0, 0;
    %jmp T_3.15;
T_3.15 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000002a8f88d5410;
T_4 ;
    %wait E_000002a8f893c620;
    %fork t_1, S_000002a8f88be780;
    %jmp t_0;
    .scope S_000002a8f88be780;
t_1 ;
    %load/vec4 v000002a8f89b7280_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002a8f891cf90_0, 0, 32;
T_4.2 ;
    %load/vec4 v000002a8f891cf90_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000002a8f891cf90_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a8f89b64c0, 0, 4;
    %load/vec4 v000002a8f891cf90_0;
    %addi 1, 0, 32;
    %store/vec4 v000002a8f891cf90_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000002a8f89b71e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v000002a8f89b6b00_0;
    %load/vec4 v000002a8f89b7320_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a8f89b64c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a8f89b64c0, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_000002a8f88d5410;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_000002a8f88d5410;
T_5 ;
    %delay 2004000, 0;
    %vpi_call 8 61 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002a8f89b73c0_0, 0, 32;
T_5.0 ;
    %load/vec4 v000002a8f89b73c0_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %ix/getv/s 4, v000002a8f89b73c0_0;
    %load/vec4a v000002a8f89b64c0, 4;
    %ix/getv/s 4, v000002a8f89b73c0_0;
    %load/vec4a v000002a8f89b64c0, 4;
    %vpi_call 8 63 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", v000002a8f89b73c0_0, S<1,vec4,s32>, S<0,vec4,u32> {2 0 0};
    %load/vec4 v000002a8f89b73c0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002a8f89b73c0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_000002a8f8907c40;
T_6 ;
    %wait E_000002a8f893bea0;
    %load/vec4 v000002a8f89b6ec0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000002a8f89b7500_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v000002a8f89b7000_0;
    %load/vec4 v000002a8f89b7460_0;
    %add;
    %assign/vec4 v000002a8f89b7500_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v000002a8f89b7000_0;
    %load/vec4 v000002a8f89b7460_0;
    %sub;
    %assign/vec4 v000002a8f89b7500_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v000002a8f89b7000_0;
    %load/vec4 v000002a8f89b7460_0;
    %and;
    %assign/vec4 v000002a8f89b7500_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v000002a8f89b7000_0;
    %load/vec4 v000002a8f89b7460_0;
    %or;
    %assign/vec4 v000002a8f89b7500_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v000002a8f89b7000_0;
    %load/vec4 v000002a8f89b7460_0;
    %xor;
    %assign/vec4 v000002a8f89b7500_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v000002a8f89b7000_0;
    %load/vec4 v000002a8f89b7460_0;
    %or;
    %inv;
    %assign/vec4 v000002a8f89b7500_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v000002a8f89b7000_0;
    %load/vec4 v000002a8f89b7460_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v000002a8f89b7500_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v000002a8f89b7460_0;
    %load/vec4 v000002a8f89b7000_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v000002a8f89b7500_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v000002a8f89b7000_0;
    %ix/getv 4, v000002a8f89b7460_0;
    %shiftl 4;
    %assign/vec4 v000002a8f89b7500_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v000002a8f89b7000_0;
    %ix/getv 4, v000002a8f89b7460_0;
    %shiftr 4;
    %assign/vec4 v000002a8f89b7500_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000002a8f88ebe40;
T_7 ;
    %wait E_000002a8f893c460;
    %load/vec4 v000002a8f89bc210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v000002a8f89b78c0_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000002a8f89b7be0, 4;
    %assign/vec4 v000002a8f89b6240_0, 0;
T_7.0 ;
    %load/vec4 v000002a8f89bbef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v000002a8f89b7b40_0;
    %load/vec4 v000002a8f89b78c0_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a8f89b7be0, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000002a8f88ebe40;
T_8 ;
    %delay 2004000, 0;
    %vpi_call 11 25 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002a8f89b61a0_0, 0, 32;
T_8.0 ;
    %load/vec4 v000002a8f89b61a0_0;
    %cmpi/s 19, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_8.1, 5;
    %ix/getv/s 4, v000002a8f89b61a0_0;
    %load/vec4a v000002a8f89b7be0, 4;
    %vpi_call 11 27 "$display", "Mem[%d] = %d", &PV<v000002a8f89b61a0_0, 0, 5>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000002a8f89b61a0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002a8f89b61a0_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_000002a8f8956d20;
T_9 ;
    %wait E_000002a8f893c620;
    %load/vec4 v000002a8f89c1880_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002a8f89c03e0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v000002a8f89c03e0_0;
    %addi 1, 0, 32;
    %assign/vec4 v000002a8f89c03e0_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_000002a8f89559f0;
T_10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002a8f89c3ed0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002a8f89c2b70_0, 0, 1;
    %end;
    .thread T_10;
    .scope S_000002a8f89559f0;
T_11 ;
    %delay 1000, 0;
    %load/vec4 v000002a8f89c3ed0_0;
    %inv;
    %assign/vec4 v000002a8f89c3ed0_0, 0;
    %jmp T_11;
    .thread T_11;
    .scope S_000002a8f89559f0;
T_12 ;
    %vpi_call 2 44 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002a8f89c2b70_0, 0, 1;
    %delay 4000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002a8f89c2b70_0, 0, 1;
    %delay 2001000, 0;
    %vpi_call 2 50 "$display", "Number of cycles consumed: %d", v000002a8f89c2cb0_0 {0 0 0};
    %vpi_call 2 51 "$finish" {0 0 0};
    %end;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//processor.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.v";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
