<def f='linux-5.3.1/include/uapi/linux/perf_event.h' l='1169' ll='1179'/>
<use f='linux-5.3.1/include/linux/perf_event.h' l='103'/>
<size>24</size>
<doc f='linux-5.3.1/include/uapi/linux/perf_event.h' l='1153'>/*
 * single taken branch record layout:
 *
 *      from: source instruction (may not always be a branch insn)
 *        to: branch target
 *   mispred: branch target was mispredicted
 * predicted: branch target was predicted
 *
 * support for mispred, predicted is optional. In case it
 * is not supported mispred = predicted = 0.
 *
 *     in_tx: running in a hardware transaction
 *     abort: aborting a hardware transaction
 *    cycles: cycles from last branch (or 0 if not supported)
 *      type: branch type
 */</doc>
<mbr r='perf_branch_entry::from' o='0' t='__u64'/>
<mbr r='perf_branch_entry::to' o='64' t='__u64'/>
<mbr r='perf_branch_entry::mispred' o='128' t='__u64'/>
<mbr r='perf_branch_entry::predicted' o='129' t='__u64'/>
<mbr r='perf_branch_entry::in_tx' o='130' t='__u64'/>
<mbr r='perf_branch_entry::abort' o='131' t='__u64'/>
<mbr r='perf_branch_entry::cycles' o='132' t='__u64'/>
<mbr r='perf_branch_entry::type' o='148' t='__u64'/>
<mbr r='perf_branch_entry::reserved' o='152' t='__u64'/>
<use f='linux-5.3.1/arch/x86/events/perf_event.h' l='226'/>
<size>24</size>
<use f='linux-5.3.1/arch/x86/events/intel/lbr.c' l='1102' c='intel_pmu_store_pebs_lbrs'/>
<size>24</size>
<use f='linux-5.3.1/kernel/events/core.c' l='6323' c='perf_output_sample'/>
<use f='linux-5.3.1/kernel/events/core.c' l='6513' c='perf_prepare_sample'/>
<size>24</size>
