--------------------------------------------------------------------------------
Release 14.6 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml Game.twx Game.ncd -o Game.twr Game.pcf -ucf nexys3.ucf

Design file:              Game.ncd
Physical constraint file: Game.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-06-08)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 719 paths analyzed, 223 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.705ns.
--------------------------------------------------------------------------------

Paths for end point input3_sw_sync/meta (SLICE_X15Y18.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     5.295ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_sync/synch_out (FF)
  Destination:          input3_sw_sync/meta (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.654ns (Levels of Logic = 0)
  Clock Path Skew:      -0.016ns (0.426 - 0.442)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rst_sync/synch_out to input3_sw_sync/meta
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y57.AQ      Tcko                  0.391   rst_sync/synch_out
                                                       rst_sync/synch_out
    SLICE_X15Y18.SR      net (fanout=15)       3.863   rst_sync/synch_out
    SLICE_X15Y18.CLK     Tsrck                 0.400   input3_sw_sync/meta
                                                       input3_sw_sync/meta
    -------------------------------------------------  ---------------------------
    Total                                      4.654ns (0.791ns logic, 3.863ns route)
                                                       (17.0% logic, 83.0% route)

--------------------------------------------------------------------------------

Paths for end point input2_sw_sync/meta (SLICE_X16Y19.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     5.334ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_sync/synch_out (FF)
  Destination:          input2_sw_sync/meta (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.609ns (Levels of Logic = 0)
  Clock Path Skew:      -0.022ns (0.420 - 0.442)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rst_sync/synch_out to input2_sw_sync/meta
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y57.AQ      Tcko                  0.391   rst_sync/synch_out
                                                       rst_sync/synch_out
    SLICE_X16Y19.SR      net (fanout=15)       3.774   rst_sync/synch_out
    SLICE_X16Y19.CLK     Tsrck                 0.444   input4_sw_sync/meta
                                                       input2_sw_sync/meta
    -------------------------------------------------  ---------------------------
    Total                                      4.609ns (0.835ns logic, 3.774ns route)
                                                       (18.1% logic, 81.9% route)

--------------------------------------------------------------------------------

Paths for end point input3_sw_sync/synch_out (SLICE_X15Y18.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     5.364ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_sync/synch_out (FF)
  Destination:          input3_sw_sync/synch_out (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.585ns (Levels of Logic = 0)
  Clock Path Skew:      -0.016ns (0.426 - 0.442)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rst_sync/synch_out to input3_sw_sync/synch_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y57.AQ      Tcko                  0.391   rst_sync/synch_out
                                                       rst_sync/synch_out
    SLICE_X15Y18.SR      net (fanout=15)       3.863   rst_sync/synch_out
    SLICE_X15Y18.CLK     Tsrck                 0.331   input3_sw_sync/meta
                                                       input3_sw_sync/synch_out
    -------------------------------------------------  ---------------------------
    Total                                      4.585ns (0.722ns logic, 3.863ns route)
                                                       (15.7% logic, 84.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point U3/vc_0 (SLICE_X21Y16.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.451ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U3/vc_0 (FF)
  Destination:          U3/vc_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.451ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U3/vc_0 to U3/vc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y16.AQ      Tcko                  0.198   U3/vc<2>
                                                       U3/vc_0
    SLICE_X21Y16.A6      net (fanout=15)       0.038   U3/vc<0>
    SLICE_X21Y16.CLK     Tah         (-Th)    -0.215   U3/vc<2>
                                                       U3/vc_0_rstpot
                                                       U3/vc_0
    -------------------------------------------------  ---------------------------
    Total                                      0.451ns (0.413ns logic, 0.038ns route)
                                                       (91.6% logic, 8.4% route)

--------------------------------------------------------------------------------

Paths for end point U3/hc_3 (SLICE_X23Y21.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.457ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U3/hc_3 (FF)
  Destination:          U3/hc_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.457ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U3/hc_3 to U3/hc_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y21.DQ      Tcko                  0.198   U3/hc<3>
                                                       U3/hc_3
    SLICE_X23Y21.D6      net (fanout=38)       0.044   U3/hc<3>
    SLICE_X23Y21.CLK     Tah         (-Th)    -0.215   U3/hc<3>
                                                       U3/hc_3_rstpot
                                                       U3/hc_3
    -------------------------------------------------  ---------------------------
    Total                                      0.457ns (0.413ns logic, 0.044ns route)
                                                       (90.4% logic, 9.6% route)

--------------------------------------------------------------------------------

Paths for end point U3/vc_2 (SLICE_X21Y16.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.458ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U3/vc_2 (FF)
  Destination:          U3/vc_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.458ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U3/vc_2 to U3/vc_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y16.DQ      Tcko                  0.198   U3/vc<2>
                                                       U3/vc_2
    SLICE_X21Y16.D6      net (fanout=16)       0.045   U3/vc<2>
    SLICE_X21Y16.CLK     Tah         (-Th)    -0.215   U3/vc<2>
                                                       U3/vc_2_rstpot
                                                       U3/vc_2
    -------------------------------------------------  ---------------------------
    Total                                      0.458ns (0.413ns logic, 0.045ns route)
                                                       (90.2% logic, 9.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: input4_sw_sync/meta/CLK
  Logical resource: input2_sw_sync/meta/CK
  Location pin: SLICE_X16Y19.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: input4_sw_sync/meta/CLK
  Logical resource: input4_sw_sync/meta/CK
  Location pin: SLICE_X16Y19.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.705|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 719 paths, 0 nets, and 272 connections

Design statistics:
   Minimum period:   4.705ns{1}   (Maximum frequency: 212.540MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Mar 14 11:46:43 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 236 MB



