Vivado Simulator v2023.2.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/bcheng/workspace/tools/Xilinx/Vivado/2023.2/bin/unwrapped/lnx64.o/xelab -debug typical -top tb_memory_modelling -snapshot my_tb_snap -timescale 10ns/1ns -L xpm 
Multi-threading is on. Using 6 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-9543] actual bit length 32 differs from formal bit length 1 for port 'i_we' [/home/bcheng/workspace/dev/ece574/hw4/src/memory_modelling.v:26]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ns
Compiling module work.single_port_ram(DATA_WIDTH=16,AD...
Compiling module work.mac
Compiling module work.memory_modelling_default
Compiling module work.top_level
Compiling module work.tb_memory_modelling
Built simulation snapshot my_tb_snap
