#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Thu May 23 21:19:40 2024
# Process ID: 12164
# Current directory: C:/Users/mati9/OneDrive/Documentos/signal_processing_red_pitaya
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11752 C:\Users\mati9\OneDrive\Documentos\signal_processing_red_pitaya\signal_processing_red_pitaya.xpr
# Log file: C:/Users/mati9/OneDrive/Documentos/signal_processing_red_pitaya/vivado.log
# Journal file: C:/Users/mati9/OneDrive/Documentos/signal_processing_red_pitaya\vivado.jou
# Running On: DESKTOP-4F847D8, OS: Windows, CPU Frequency: 2400 MHz, CPU Physical cores: 2, Host memory: 4204 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/mati9/OneDrive/Documentos/signal_processing_red_pitaya/signal_processing_red_pitaya.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:ac701:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/ac701/1.4/board.xml as part xc7a200tfbg676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.3/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.4/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.2/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.3/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.4/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kr260_som:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kr260_som/1.0/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kr260_som:part0:1.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kr260_som/1.1/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.3/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.4/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.0/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.1/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu104:part0:1.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu104/1.1/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.4/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.5 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.5/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.6/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'C:/Users/mati9/OneDrive/02-lockin_red_pitaya/hardware/lockin.srcs/user_ip'.
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'C:/Users/mati9/OneDrive/02-lockin_red_pitaya/hardware/lockin.srcs/lu_tables'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/mati9/OneDrive/Documentos/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/my_cores/drive_gpios.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/mati9/OneDrive/Documentos/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/my_cores/drive_leds.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/mati9/OneDrive/Documentos/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/new/start_signal_generator.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/mati9/OneDrive/Documentos/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/new/and_2.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/mati9/OneDrive/Documentos/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/new/delay_axi_streaming.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/mati9/OneDrive/Documentos/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/new/decimator.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/mati9/OneDrive/Documentos/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/new/mux.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/mati9/OneDrive/Documentos/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/new/linear_mean.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/mati9/OneDrive/Documentos/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/new/clk_adapter.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/mati9/OneDrive/Documentos/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/new/promedio_lineal.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/mati9/OneDrive/Documentos/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/new/mult_32bits.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/mati9/OneDrive/Documentos/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/my_cores/GCL.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/mati9/OneDrive/Documentos/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/my_cores/LFSR.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/mati9/OneDrive/Documentos/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/my_cores/data_source.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/mati9/OneDrive/Documentos/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/my_cores/trigger_simulator.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/mati9/OneDrive/Documentos/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/my_cores/level_detector.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/mati9/OneDrive/Documentos/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/my_cores/coherent_average.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/mati9/OneDrive/Documentos/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/my_cores/data_stream.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/mati9/OneDrive/Documentos/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/my_cores/bram_writer.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/mati9/OneDrive/Documentos/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/new/buffer_circular.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/mati9/OneDrive/Documentos/adquisidor_red_pitaya/adquisidor.srcs/user_ip/my_cores/coherent_average.v'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/mati9/OneDrive/02-lockin_red_pitaya/hardware/lockin.srcs/user_ip'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/mati9/OneDrive/02-lockin_red_pitaya/hardware/lockin.srcs/lu_tables'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'system.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
system_axis_red_pitaya_adc_0_0
system_axis_constant_0_1
system_axis_red_pitaya_dac_0_0
system_axis_constant_0_0

open_project: Time (s): cpu = 00:00:57 ; elapsed = 00:00:34 . Memory (MB): peak = 1127.355 ; gain = 384.531
open_bd_design {C:/Users/mati9/OneDrive/Documentos/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/bd/system/system.bd}
Reading block design file <C:/Users/mati9/OneDrive/Documentos/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/bd/system/system.bd>...
Adding component instance block -- xilinx.com:ip:util_ds_buf:2.2 - util_ds_buf_1
Adding component instance block -- xilinx.com:ip:util_ds_buf:2.2 - util_ds_buf_2
Adding component instance block -- xilinx.com:module_ref:drive_gpios:1.0 - drive_gpios_0
Adding component instance block -- xilinx.com:module_ref:drive_gpios:1.0 - drive_gpios_1
Adding component instance block -- xilinx.com:module_ref:drive_leds:1.0 - drive_leds_0
Adding component instance block -- xilinx.com:module_ref:decimator:1.0 - decimator_0
Adding component instance block -- xilinx.com:module_ref:mux:1.0 - selector_data_in1
Adding component instance block -- xilinx.com:module_ref:linear_mean:1.0 - linear_mean_0
Adding component instance block -- xilinx.com:module_ref:mux:1.0 - selector_data_in
Adding component instance block -- pavel-demin:user:axis_constant:1.0 - axis_constant_0
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - ref_sen
Adding component instance block -- xilinx.com:ip:dds_compiler:6.0 - dds_compiler_0
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - ref_cos
Adding component instance block -- pavel-demin:user:axis_red_pitaya_adc:1.0 - axis_red_pitaya_adc_0
Adding component instance block -- xilinx.com:module_ref:signal_split:1.0 - signal_split_0
Adding component instance block -- pavel-demin:user:axis_red_pitaya_dac:1.0 - axis_red_pitaya_dac_0
Adding component instance block -- xilinx.com:ip:dds_compiler:6.0 - dds_compiler_0
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding component instance block -- pavel-demin:user:axis_constant:1.0 - axis_constant_0
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_125M
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_fifo_mm_s:4.2 - fifo_1
Adding component instance block -- xilinx.com:ip:axis_clock_converter:1.1 - axis_clock_converter_0
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - reset_n
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - finished
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - enable
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - enable_and_reset
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - param_out_4_5
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - param_out_2_3
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - param_out_6_7
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - param_out_0_1
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - param_out_8_9
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - param_in_0_1
Successfully read diagram <system> from block design file <C:/Users/mati9/OneDrive/Documentos/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/bd/system/system.bd>
open_bd_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 1171.441 ; gain = 40.320
update_compile_order -fileset sources_1
startgroup
make_bd_pins_external  [get_bd_pins control/uP_control/param_out_8_9/gpio_io_o]
WARNING: [BD 41-1306] The connection to interface pin </control/uP_control/param_out_8_9/gpio_io_o> is being overridden by the user with net <param_out_8_9_gpio_io_o>. This pin will not be connected as a part of interface connection <GPIO>.
endgroup
startgroup
make_bd_pins_external  [get_bd_pins control/uP_control/param_out_8_9/gpio2_io_o]
WARNING: [BD 41-1306] The connection to interface pin </control/uP_control/param_out_8_9/gpio2_io_o> is being overridden by the user with net <param_out_8_9_gpio2_io_o>. This pin will not be connected as a part of interface connection <GPIO2>.
endgroup
set_property name param_out_8 [get_bd_pins control/gpio_io_o_0]
set_property name param_out_9 [get_bd_pins control/gpio2_io_o_0]
delete_bd_objs [get_bd_nets control_gpio_io_o_0]
delete_bd_objs [get_bd_nets control_gpio2_io_o_0] [get_bd_ports gpio2_io_o_0]
delete_bd_objs [get_bd_ports gpio_io_o_0]
regenerate_bd_layout
delete_bd_objs [get_bd_intf_nets control_GPIO_0]
delete_bd_objs [get_bd_intf_ports GPIO_0]
delete_bd_objs [get_bd_intf_nets control/Conn1]
delete_bd_objs [get_bd_intf_pins control/uP_control/GPIO_0]
delete_bd_objs [get_bd_intf_pins control/GPIO_0]
startgroup
make_bd_pins_external  [get_bd_pins control/uP_control/finished/gpio_io_i]
WARNING: [BD 41-1306] The connection to interface pin </control/uP_control/finished/gpio_io_i> is being overridden by the user with net <gpio_io_i_0_1>. This pin will not be connected as a part of interface connection <GPIO>.
endgroup
set_property name finished [get_bd_pins control/uP_control/gpio_io_i_0]
set_property name finichsed [get_bd_pins control/gpio_io_i_0]
set_property name finished [get_bd_pins control/finichsed]
delete_bd_objs [get_bd_nets gpio_io_i_0_1] [get_bd_ports gpio_io_i_0]
regenerate_bd_layout
startgroup
make_bd_pins_external  [get_bd_pins control/uP_control/param_in_0_1/gpio_io_i]
WARNING: [BD 41-1306] The connection to interface pin </control/uP_control/param_in_0_1/gpio_io_i> is being overridden by the user with net <gpio_io_i_0_2>. This pin will not be connected as a part of interface connection <GPIO>.
endgroup
startgroup
make_bd_pins_external  [get_bd_pins control/uP_control/param_in_0_1/gpio2_io_i]
WARNING: [BD 41-1306] The connection to interface pin </control/uP_control/param_in_0_1/gpio2_io_i> is being overridden by the user with net <gpio2_io_i_0_1>. This pin will not be connected as a part of interface connection <GPIO2>.
endgroup
set_property name param_in_0 [get_bd_pins control/gpio_io_i_0]
set_property name param_in_1 [get_bd_pins control/gpio2_io_i_0]
delete_bd_objs [get_bd_nets gpio_io_i_0_1] [get_bd_ports gpio_io_i_0]
delete_bd_objs [get_bd_nets gpio2_io_i_0_1] [get_bd_ports gpio2_io_i_0]
connect_bd_net [get_bd_pins control/param_out_0] [get_bd_pins decimator/sel] -boundary_type upper
connect_bd_net [get_bd_pins decimator/decimate_value] [get_bd_pins control/param_out_1] -boundary_type upper
connect_bd_net [get_bd_pins data_source/sel] [get_bd_pins control/param_out_2] -boundary_type upper
group_bd_cells procesamiento [get_bd_cells decimator]
connect_bd_net [get_bd_pins procesamiento/decimator/finish] [get_bd_pins control/finished] -boundary_type upper
regenerate_bd_layout
assign_bd_address
Slave segment '/control/uP_control/param_in_0_1/S_AXI/Reg' is being assigned into address space '/control/uP/processing_system7_0/Data' at <0x4120_0000 [ 64K ]>.
Slave segment '/control/uP_control/param_out_0_1/S_AXI/Reg' is being assigned into address space '/control/uP/processing_system7_0/Data' at <0x4122_0000 [ 64K ]>.
Slave segment '/control/uP_control/param_out_2_3/S_AXI/Reg' is being assigned into address space '/control/uP/processing_system7_0/Data' at <0x4124_0000 [ 64K ]>.
Slave segment '/control/uP_control/param_out_4_5/S_AXI/Reg' is being assigned into address space '/control/uP/processing_system7_0/Data' at <0x4125_0000 [ 64K ]>.
Slave segment '/control/uP_control/param_out_6_7/S_AXI/Reg' is being assigned into address space '/control/uP/processing_system7_0/Data' at <0x4126_0000 [ 64K ]>.
Slave segment '/control/uP_control/param_out_8_9/S_AXI/Reg' is being assigned into address space '/control/uP/processing_system7_0/Data' at <0x4127_0000 [ 64K ]>.
save_bd_design
WARNING: [BD 41-597] NET <level_detector_0_level_detected_1> has no source
Wrote  : <C:\Users\mati9\OneDrive\Documentos\signal_processing_red_pitaya\signal_processing_red_pitaya.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Users/mati9/OneDrive/Documentos/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/mati9/OneDrive/Documentos/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/utils_1/imports/synth_1/system_wrapper.dcp with file C:/Users/mati9/OneDrive/Documentos/signal_processing_red_pitaya/signal_processing_red_pitaya.runs/synth_1/system_wrapper.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 2
WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Synthesis target. Since these IPs are locked, no update to the output products can be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
C:/Users/mati9/OneDrive/Documentos/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/bd/system/system.bd

WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Implementation target. Since these IPs are locked, no update to the output products can be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
C:/Users/mati9/OneDrive/Documentos/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/bd/system/system.bd

[Thu May 23 21:57:29 2024] Launched synth_1...
Run output will be captured here: C:/Users/mati9/OneDrive/Documentos/signal_processing_red_pitaya/signal_processing_red_pitaya.runs/synth_1/runme.log
[Thu May 23 21:57:29 2024] Launched impl_1...
Run output will be captured here: C:/Users/mati9/OneDrive/Documentos/signal_processing_red_pitaya/signal_processing_red_pitaya.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
WARNING: [HDL 9-3756] overwriting previous definition of module 'bram_writer' [C:/Users/mati9/OneDrive/Documentos/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/bram_writer_experimental.v:2]
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'bram_writer()' found in library 'xil_defaultlib'
Duplicate found at line 2 of file C:/Users/mati9/OneDrive/Documentos/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/bram_writer.v
	(Active) Duplicate found at line 2 of file C:/Users/mati9/OneDrive/Documentos/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/bram_writer_experimental.v
WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Synthesis target. Since these IPs are locked, no update to the output products can be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
C:/Users/mati9/OneDrive/Documentos/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/bd/system/system.bd

WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Implementation target. Since these IPs are locked, no update to the output products can be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
C:/Users/mati9/OneDrive/Documentos/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/bd/system/system.bd

[Thu May 23 22:10:34 2024] Launched synth_1...
Run output will be captured here: C:/Users/mati9/OneDrive/Documentos/signal_processing_red_pitaya/signal_processing_red_pitaya.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
WARNING: [HDL 9-3756] overwriting previous definition of module 'bram_writer' [C:/Users/mati9/OneDrive/Documentos/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/bram_writer_experimental.v:2]
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'bram_writer()' found in library 'xil_defaultlib'
Duplicate found at line 2 of file C:/Users/mati9/OneDrive/Documentos/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/bram_writer.v
	(Active) Duplicate found at line 2 of file C:/Users/mati9/OneDrive/Documentos/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/bram_writer_experimental.v
WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Synthesis target. Since these IPs are locked, no update to the output products can be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
C:/Users/mati9/OneDrive/Documentos/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/bd/system/system.bd

WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Implementation target. Since these IPs are locked, no update to the output products can be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
C:/Users/mati9/OneDrive/Documentos/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/bd/system/system.bd

[Thu May 23 22:14:03 2024] Launched synth_1...
Run output will be captured here: C:/Users/mati9/OneDrive/Documentos/signal_processing_red_pitaya/signal_processing_red_pitaya.runs/synth_1/runme.log
report_ip_status -name ip_status 
set_property LOCK_UPGRADE 1 [get_bd_cells /data_source/DAC/axis_red_pitaya_dac_0]
INFO: [IP_Flow 19-8015] Moving outputs for IP 'system_axis_red_pitaya_dac_0_0' to 'c:/Users/mati9/OneDrive/Documentos/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/bd/system/ip/system_axis_red_pitaya_dac_0_0'
WARNING: [IP_Flow 19-2162] IP 'system_axis_red_pitaya_dac_0_0' is locked:
* IP definition 'axis_red_pitaya_dac (1.0)' for IP 'system_axis_red_pitaya_dac_0_0' (customized with software release 2022.2) was not found in the IP Catalog.
WARNING: [BD 41-2028] Locking axis_red_pitaya_dac to version 1.0. If the latest driver for the IP is not backwards compatible, software flow will assign a generic driver or no driver for this IP
set_property LOCK_UPGRADE 1 [get_bd_cells /data_source/DAC/axis_constant_0]
INFO: [IP_Flow 19-8015] Moving outputs for IP 'system_axis_constant_0_0' to 'c:/Users/mati9/OneDrive/Documentos/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/bd/system/ip/system_axis_constant_0_0'
WARNING: [IP_Flow 19-2162] IP 'system_axis_constant_0_0' is locked:
* IP definition 'axis_constant (1.0)' for IP 'system_axis_constant_0_0' (customized with software release 2022.2) was not found in the IP Catalog.
WARNING: [BD 41-2028] Locking axis_constant to version 1.0. If the latest driver for the IP is not backwards compatible, software flow will assign a generic driver or no driver for this IP
set_property LOCK_UPGRADE 1 [get_bd_cells /data_source/generador_sinusoidal/axis_constant_0]
INFO: [IP_Flow 19-8015] Moving outputs for IP 'system_axis_constant_0_1' to 'c:/Users/mati9/OneDrive/Documentos/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/bd/system/ip/system_axis_constant_0_1'
WARNING: [IP_Flow 19-2162] IP 'system_axis_constant_0_1' is locked:
* IP definition 'axis_constant (1.0)' for IP 'system_axis_constant_0_1' (customized with software release 2022.2) was not found in the IP Catalog.
WARNING: [BD 41-2028] Locking axis_constant to version 1.0. If the latest driver for the IP is not backwards compatible, software flow will assign a generic driver or no driver for this IP
set_property LOCK_UPGRADE 1 [get_bd_cells /data_source/ADC/axis_red_pitaya_adc_0]
INFO: [IP_Flow 19-8015] Moving outputs for IP 'system_axis_red_pitaya_adc_0_0' to 'c:/Users/mati9/OneDrive/Documentos/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/bd/system/ip/system_axis_red_pitaya_adc_0_0'
WARNING: [IP_Flow 19-2162] IP 'system_axis_red_pitaya_adc_0_0' is locked:
* IP definition 'axis_red_pitaya_adc (1.0)' for IP 'system_axis_red_pitaya_adc_0_0' (customized with software release 2022.2) was not found in the IP Catalog.
WARNING: [BD 41-2028] Locking axis_red_pitaya_adc to version 1.0. If the latest driver for the IP is not backwards compatible, software flow will assign a generic driver or no driver for this IP
save_bd_design
WARNING: [BD 41-597] NET <level_detector_0_level_detected_1> has no source
Wrote  : <C:\Users\mati9\OneDrive\Documentos\signal_processing_red_pitaya\signal_processing_red_pitaya.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Users/mati9/OneDrive/Documentos/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
reset_run synth_1
launch_runs synth_1 -jobs 2
WARNING: [HDL 9-3756] overwriting previous definition of module 'bram_writer' [C:/Users/mati9/OneDrive/Documentos/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/bram_writer_experimental.v:2]
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'bram_writer()' found in library 'xil_defaultlib'
Duplicate found at line 2 of file C:/Users/mati9/OneDrive/Documentos/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/bram_writer.v
	(Active) Duplicate found at line 2 of file C:/Users/mati9/OneDrive/Documentos/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/bram_writer_experimental.v
ERROR: [BD 41-758] The following clock pins are not connected to a valid clock source: 
/control/uP_control/param_out_4_5/s_axi_aclk
/control/uP_control/param_out_2_3/s_axi_aclk
/control/uP_control/param_out_6_7/s_axi_aclk
/control/uP_control/param_out_0_1/s_axi_aclk
/control/uP_control/param_out_8_9/s_axi_aclk
/control/uP_control/param_in_0_1/s_axi_aclk

ERROR: [BD 41-1031] Hdl Generation failed for the IP Integrator design C:/Users/mati9/OneDrive/Documentos/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/bd/system/system.bd 
ERROR: [Vivado 12-4756] Launch of runs aborted due to earlier errors while preparing sub-designs for run execution.
connect_bd_net [get_bd_pins control/uP_control/param_out_8_9/s_axi_aclk] [get_bd_pins control/uP_control/param_out_6_7/s_axi_aclk]
connect_bd_net [get_bd_pins control/uP_control/param_in_0_1/s_axi_aclk] [get_bd_pins control/uP_control/param_out_8_9/s_axi_aclk]
connect_bd_net [get_bd_pins control/uP_control/s_axi_aclk] [get_bd_pins control/uP_control/param_out_0_1/s_axi_aclk]
connect_bd_net [get_bd_pins control/uP_control/s_axi_aclk] [get_bd_pins control/uP_control/param_out_2_3/s_axi_aclk]
connect_bd_net [get_bd_pins control/uP_control/s_axi_aclk] [get_bd_pins control/uP_control/param_out_4_5/s_axi_aclk]
connect_bd_net [get_bd_pins control/uP_control/s_axi_aclk] [get_bd_pins control/uP_control/param_out_6_7/s_axi_aclk]
connect_bd_net [get_bd_pins control/uP_control/s_axi_aresetn] [get_bd_pins control/uP_control/param_out_0_1/s_axi_aresetn]
connect_bd_net [get_bd_pins control/uP_control/s_axi_aresetn] [get_bd_pins control/uP_control/param_out_2_3/s_axi_aresetn]
connect_bd_net [get_bd_pins control/uP_control/s_axi_aresetn] [get_bd_pins control/uP_control/param_out_4_5/s_axi_aresetn]
connect_bd_net [get_bd_pins control/uP_control/s_axi_aresetn] [get_bd_pins control/uP_control/param_out_6_7/s_axi_aresetn]
connect_bd_net [get_bd_pins control/uP_control/s_axi_aresetn] [get_bd_pins control/uP_control/param_in_0_1/s_axi_aresetn]
connect_bd_net [get_bd_pins control/uP_control/s_axi_aresetn] [get_bd_pins control/uP_control/param_out_8_9/s_axi_aresetn]
report_ip_status -name ip_status 
save_bd_design
WARNING: [BD 41-597] NET <level_detector_0_level_detected_1> has no source
Wrote  : <C:\Users\mati9\OneDrive\Documentos\signal_processing_red_pitaya\signal_processing_red_pitaya.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Users/mati9/OneDrive/Documentos/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
launch_runs synth_1 -jobs 2
WARNING: [HDL 9-3756] overwriting previous definition of module 'bram_writer' [C:/Users/mati9/OneDrive/Documentos/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/bram_writer_experimental.v:2]
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'bram_writer()' found in library 'xil_defaultlib'
Duplicate found at line 2 of file C:/Users/mati9/OneDrive/Documentos/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/bram_writer.v
	(Active) Duplicate found at line 2 of file C:/Users/mati9/OneDrive/Documentos/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/bram_writer_experimental.v
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /data_source/DAC/clk_wiz_0 clk_wiz propagate
ERROR: [BD 41-238] Port/Pin property CLK_DOMAIN does not match between /data_source/DAC/axis_red_pitaya_dac_0/ddr_clk(/DAC/clk_wiz_0_clk_out1) and /data_source/DAC/clk_wiz_0/clk_out1(/data_source/DAC/clk_wiz_0_clk_out1)
ERROR: [BD 41-1031] Hdl Generation failed for the IP Integrator design C:/Users/mati9/OneDrive/Documentos/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/bd/system/system.bd 
ERROR: [Vivado 12-4756] Launch of runs aborted due to earlier errors while preparing sub-designs for run execution.
save_bd_design
WARNING: [BD 41-597] NET <level_detector_0_level_detected_1> has no source
Wrote  : <C:\Users\mati9\OneDrive\Documentos\signal_processing_red_pitaya\signal_processing_red_pitaya.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Users/mati9/OneDrive/Documentos/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
launch_runs synth_1 -jobs 2
WARNING: [HDL 9-3756] overwriting previous definition of module 'bram_writer' [C:/Users/mati9/OneDrive/Documentos/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/bram_writer_experimental.v:2]
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'bram_writer()' found in library 'xil_defaultlib'
Duplicate found at line 2 of file C:/Users/mati9/OneDrive/Documentos/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/bram_writer.v
	(Active) Duplicate found at line 2 of file C:/Users/mati9/OneDrive/Documentos/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/bram_writer_experimental.v
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /data_source/DAC/clk_wiz_0 clk_wiz propagate
ERROR: [BD 41-238] Port/Pin property CLK_DOMAIN does not match between /data_source/DAC/axis_red_pitaya_dac_0/ddr_clk(/DAC/clk_wiz_0_clk_out1) and /data_source/DAC/clk_wiz_0/clk_out1(/data_source/DAC/clk_wiz_0_clk_out1)
ERROR: [BD 41-1031] Hdl Generation failed for the IP Integrator design C:/Users/mati9/OneDrive/Documentos/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/bd/system/system.bd 
ERROR: [Vivado 12-4756] Launch of runs aborted due to earlier errors while preparing sub-designs for run execution.
save_bd_design
WARNING: [BD 41-597] NET <level_detector_0_level_detected_1> has no source
Wrote  : <C:\Users\mati9\OneDrive\Documentos\signal_processing_red_pitaya\signal_processing_red_pitaya.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Users/mati9/OneDrive/Documentos/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
launch_runs synth_1 -jobs 2
WARNING: [HDL 9-3756] overwriting previous definition of module 'bram_writer' [C:/Users/mati9/OneDrive/Documentos/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/bram_writer_experimental.v:2]
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'bram_writer()' found in library 'xil_defaultlib'
Duplicate found at line 2 of file C:/Users/mati9/OneDrive/Documentos/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/bram_writer.v
	(Active) Duplicate found at line 2 of file C:/Users/mati9/OneDrive/Documentos/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/bram_writer_experimental.v
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /data_source/DAC/clk_wiz_0 clk_wiz propagate
ERROR: [BD 41-238] Port/Pin property CLK_DOMAIN does not match between /data_source/DAC/axis_red_pitaya_dac_0/ddr_clk(/DAC/clk_wiz_0_clk_out1) and /data_source/DAC/clk_wiz_0/clk_out1(/data_source/DAC/clk_wiz_0_clk_out1)
ERROR: [BD 41-1031] Hdl Generation failed for the IP Integrator design C:/Users/mati9/OneDrive/Documentos/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/bd/system/system.bd 
ERROR: [Vivado 12-4756] Launch of runs aborted due to earlier errors while preparing sub-designs for run execution.
save_bd_design
WARNING: [BD 41-597] NET <level_detector_0_level_detected_1> has no source
Wrote  : <C:\Users\mati9\OneDrive\Documentos\signal_processing_red_pitaya\signal_processing_red_pitaya.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Users/mati9/OneDrive/Documentos/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
launch_runs synth_1 -jobs 2
WARNING: [HDL 9-3756] overwriting previous definition of module 'bram_writer' [C:/Users/mati9/OneDrive/Documentos/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/bram_writer_experimental.v:2]
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'bram_writer()' found in library 'xil_defaultlib'
Duplicate found at line 2 of file C:/Users/mati9/OneDrive/Documentos/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/bram_writer.v
	(Active) Duplicate found at line 2 of file C:/Users/mati9/OneDrive/Documentos/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/bram_writer_experimental.v
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /data_source/DAC/clk_wiz_0 clk_wiz propagate
ERROR: [BD 41-238] Port/Pin property CLK_DOMAIN does not match between /data_source/DAC/axis_red_pitaya_dac_0/ddr_clk(/DAC/clk_wiz_0_clk_out1) and /data_source/DAC/clk_wiz_0/clk_out1(/data_source/DAC/clk_wiz_0_clk_out1)
ERROR: [BD 41-1031] Hdl Generation failed for the IP Integrator design C:/Users/mati9/OneDrive/Documentos/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/bd/system/system.bd 
ERROR: [Vivado 12-4756] Launch of runs aborted due to earlier errors while preparing sub-designs for run execution.
ungroup_bd_cells [get_bd_cells data_source]
save_bd_design
WARNING: [BD 41-597] NET <level_detector_0_level_detected_1> has no source
Wrote  : <C:\Users\mati9\OneDrive\Documentos\signal_processing_red_pitaya\signal_processing_red_pitaya.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Users/mati9/OneDrive/Documentos/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
launch_runs synth_1 -jobs 2
WARNING: [HDL 9-3756] overwriting previous definition of module 'bram_writer' [C:/Users/mati9/OneDrive/Documentos/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/bram_writer_experimental.v:2]
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'bram_writer()' found in library 'xil_defaultlib'
Duplicate found at line 2 of file C:/Users/mati9/OneDrive/Documentos/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/bram_writer.v
	(Active) Duplicate found at line 2 of file C:/Users/mati9/OneDrive/Documentos/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/bram_writer_experimental.v
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /DAC/clk_wiz_0 clk_wiz propagate
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/gpios_and_leds/input_0
/gpios_and_leds/drive_gpios_0/input_0
/gpios_and_leds/drive_gpios_0/input_1
/gpios_and_leds/drive_gpios_0/input_2
/gpios_and_leds/drive_gpios_0/input_3
/gpios_and_leds/drive_gpios_1/input_1
/gpios_and_leds/drive_gpios_1/input_2
/gpios_and_leds/drive_gpios_1/input_3
/gpios_and_leds/drive_leds_0/signal_1
/gpios_and_leds/drive_leds_0/signal_2
/gpios_and_leds/drive_leds_0/signal_3
/gpios_and_leds/drive_leds_0/signal_4
/gpios_and_leds/drive_leds_0/signal_5
/gpios_and_leds/drive_leds_0/signal_6
/gpios_and_leds/drive_leds_0/signal_7
/selector_data_in/finish_0
/selector_data_in/finish_1
/generador_sinusoidal/cfg_data
/DAC/fase_dds_compiler

WARNING: [BD 41-597] NET <level_detector_0_level_detected_1> has no source
Wrote  : <C:\Users\mati9\OneDrive\Documentos\signal_processing_red_pitaya\signal_processing_red_pitaya.srcs\sources_1\bd\system\system.bd> 
WARNING: [BD 41-166] Source port for the net:level_detector_0_level_detected_1 is NULL! Connection will be grounded!
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/selector_data_in/data_in_1'(14) to pin '/ADC/data_ch1'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : c:/Users/mati9/OneDrive/Documentos/signal_processing_red_pitaya/signal_processing_red_pitaya.gen/sources_1/bd/system/synth/system.v
WARNING: [BD 41-166] Source port for the net:level_detector_0_level_detected_1 is NULL! Connection will be grounded!
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/selector_data_in/data_in_1'(14) to pin '/ADC/data_ch1'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : c:/Users/mati9/OneDrive/Documentos/signal_processing_red_pitaya/signal_processing_red_pitaya.gen/sources_1/bd/system/sim/system.v
Verilog Output written to : c:/Users/mati9/OneDrive/Documentos/signal_processing_red_pitaya/signal_processing_red_pitaya.gen/sources_1/bd/system/hdl/system_wrapper.v
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI_GP0'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI_HP0'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block control/uP/processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block control/uP/rst_ps7_0_125M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block control/uP/ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block control/uP/fifo_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block control/uP/axis_clock_converter_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block control/uP_control/finished .
INFO: [BD 41-1029] Generation completed for the IP Integrator block control/uP_control/param_out_4_5 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block control/uP_control/param_out_2_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block control/uP_control/param_out_6_7 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block control/uP_control/param_out_0_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block control/uP_control/param_out_8_9 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block control/uP_control/param_in_0_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block control/uP/ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file c:/Users/mati9/OneDrive/Documentos/signal_processing_red_pitaya/signal_processing_red_pitaya.gen/sources_1/bd/system/hw_handoff/system.hwh
Generated Hardware Definition File c:/Users/mati9/OneDrive/Documentos/signal_processing_red_pitaya/signal_processing_red_pitaya.gen/sources_1/bd/system/synth/system.hwdef
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /ADC/signal_split_0
[Thu May 23 22:41:28 2024] Launched synth_1...
Run output will be captured here: C:/Users/mati9/OneDrive/Documentos/signal_processing_red_pitaya/signal_processing_red_pitaya.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:01:25 ; elapsed = 00:02:01 . Memory (MB): peak = 1942.367 ; gain = 279.512
group_bd_cells data_source [get_bd_cells selector_data_in] [get_bd_cells generador_sinusoidal] [get_bd_cells DAC] [get_bd_cells ADC]
regenerate_bd_layout
save_bd_design
WARNING: [BD 41-597] NET <level_detector_0_level_detected_1> has no source
Wrote  : <C:\Users\mati9\OneDrive\Documentos\signal_processing_red_pitaya\signal_processing_red_pitaya.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Users/mati9/OneDrive/Documentos/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/mati9/OneDrive/Documentos/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/utils_1/imports/synth_1/system_wrapper.dcp with file C:/Users/mati9/OneDrive/Documentos/signal_processing_red_pitaya/signal_processing_red_pitaya.runs/synth_1/system_wrapper.dcp
launch_runs synth_1 -jobs 2
WARNING: [HDL 9-3756] overwriting previous definition of module 'bram_writer' [C:/Users/mati9/OneDrive/Documentos/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/bram_writer_experimental.v:2]
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'bram_writer()' found in library 'xil_defaultlib'
Duplicate found at line 2 of file C:/Users/mati9/OneDrive/Documentos/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/bram_writer.v
	(Active) Duplicate found at line 2 of file C:/Users/mati9/OneDrive/Documentos/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/bram_writer_experimental.v
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /data_source/DAC/clk_wiz_0 clk_wiz propagate
ERROR: [BD 41-238] Port/Pin property CLK_DOMAIN does not match between /data_source/DAC/axis_red_pitaya_dac_0/ddr_clk(/DAC/clk_wiz_0_clk_out1) and /data_source/DAC/clk_wiz_0/clk_out1(/data_source/DAC/clk_wiz_0_clk_out1)
ERROR: [BD 41-1031] Hdl Generation failed for the IP Integrator design C:/Users/mati9/OneDrive/Documentos/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/bd/system/system.bd 
ERROR: [Vivado 12-4756] Launch of runs aborted due to earlier errors while preparing sub-designs for run execution.
set_property CONFIG.CLK_DOMAIN /data_source/DAC/clk_wiz_0_clk_out1 [get_bd_pins /data_source/DAC/axis_red_pitaya_dac_0/ddr_clk]
save_bd_design
WARNING: [BD 41-597] NET <level_detector_0_level_detected_1> has no source
Wrote  : <C:\Users\mati9\OneDrive\Documentos\signal_processing_red_pitaya\signal_processing_red_pitaya.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Users/mati9/OneDrive/Documentos/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
launch_runs synth_1 -jobs 2
WARNING: [HDL 9-3756] overwriting previous definition of module 'bram_writer' [C:/Users/mati9/OneDrive/Documentos/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/bram_writer_experimental.v:2]
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'bram_writer()' found in library 'xil_defaultlib'
Duplicate found at line 2 of file C:/Users/mati9/OneDrive/Documentos/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/bram_writer.v
	(Active) Duplicate found at line 2 of file C:/Users/mati9/OneDrive/Documentos/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/bram_writer_experimental.v
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /data_source/DAC/clk_wiz_0 clk_wiz propagate
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/gpios_and_leds/input_0
/gpios_and_leds/drive_gpios_0/input_0
/gpios_and_leds/drive_gpios_0/input_1
/gpios_and_leds/drive_gpios_0/input_2
/gpios_and_leds/drive_gpios_0/input_3
/gpios_and_leds/drive_gpios_1/input_1
/gpios_and_leds/drive_gpios_1/input_2
/gpios_and_leds/drive_gpios_1/input_3
/gpios_and_leds/drive_leds_0/signal_1
/gpios_and_leds/drive_leds_0/signal_2
/gpios_and_leds/drive_leds_0/signal_3
/gpios_and_leds/drive_leds_0/signal_4
/gpios_and_leds/drive_leds_0/signal_5
/gpios_and_leds/drive_leds_0/signal_6
/gpios_and_leds/drive_leds_0/signal_7
/data_source/selector_data_in/finish_0
/data_source/selector_data_in/finish_1
/data_source/generador_sinusoidal/cfg_data
/data_source/DAC/fase_dds_compiler

WARNING: [BD 41-597] NET <level_detector_0_level_detected_1> has no source
Wrote  : <C:\Users\mati9\OneDrive\Documentos\signal_processing_red_pitaya\signal_processing_red_pitaya.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Users/mati9/OneDrive/Documentos/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
WARNING: [BD 41-166] Source port for the net:level_detector_0_level_detected_1 is NULL! Connection will be grounded!
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/data_source/selector_data_in/data_in_1'(14) to pin '/data_source/ADC/data_ch1'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : c:/Users/mati9/OneDrive/Documentos/signal_processing_red_pitaya/signal_processing_red_pitaya.gen/sources_1/bd/system/synth/system.v
WARNING: [BD 41-166] Source port for the net:level_detector_0_level_detected_1 is NULL! Connection will be grounded!
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/data_source/selector_data_in/data_in_1'(14) to pin '/data_source/ADC/data_ch1'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : c:/Users/mati9/OneDrive/Documentos/signal_processing_red_pitaya/signal_processing_red_pitaya.gen/sources_1/bd/system/sim/system.v
Verilog Output written to : c:/Users/mati9/OneDrive/Documentos/signal_processing_red_pitaya/signal_processing_red_pitaya.gen/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block control/uP/ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file c:/Users/mati9/OneDrive/Documentos/signal_processing_red_pitaya/signal_processing_red_pitaya.gen/sources_1/bd/system/hw_handoff/system.hwh
Generated Hardware Definition File c:/Users/mati9/OneDrive/Documentos/signal_processing_red_pitaya/signal_processing_red_pitaya.gen/sources_1/bd/system/synth/system.hwdef
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /data_source/ADC/signal_split_0
[Thu May 23 22:58:21 2024] Launched synth_1...
Run output will be captured here: C:/Users/mati9/OneDrive/Documentos/signal_processing_red_pitaya/signal_processing_red_pitaya.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:36 ; elapsed = 00:01:01 . Memory (MB): peak = 1944.672 ; gain = 0.000
launch_runs impl_1 -jobs 2
[Thu May 23 23:41:20 2024] Launched impl_1...
Run output will be captured here: C:/Users/mati9/OneDrive/Documentos/signal_processing_red_pitaya/signal_processing_red_pitaya.runs/impl_1/runme.log
regenerate_bd_layout
regenerate_bd_layout
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Thu May 23 23:53:13 2024] Launched impl_1...
Run output will be captured here: C:/Users/mati9/OneDrive/Documentos/signal_processing_red_pitaya/signal_processing_red_pitaya.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7z010clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.426 . Memory (MB): peak = 1960.137 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 141 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2665.527 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2665.527 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2665.527 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 9 instances were transformed.
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS(x2)): 2 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 5 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 2 instances

open_run: Time (s): cpu = 00:00:40 ; elapsed = 00:00:35 . Memory (MB): peak = 2751.945 ; gain = 805.637
open_report: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 2753.621 ; gain = 1.676
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
exit
INFO: [Common 17-206] Exiting Vivado at Fri May 24 00:14:50 2024...
