Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Mon Dec  1 22:35:47 2025
| Host         : DESKTOP-9AHCOEV running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35ti-cpg236
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     20          
TIMING-18  Warning           Missing input or output delay   28          
TIMING-20  Warning           Non-clocked latch               8           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (2876)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (38)
5. checking no_input_delay (5)
6. checking no_output_delay (25)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (2876)
---------------------------
 There are 20 register/latch pins with no clock driven by root clock pin: DIV/div_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/GAMEPLAY/cursor_x_reg_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/GAMEPLAY/cursor_x_reg_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/GAMEPLAY/cursor_x_reg_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/GAMEPLAY/cursor_x_reg_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/GAMEPLAY/cursor_y_reg_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/GAMEPLAY/cursor_y_reg_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/GAMEPLAY/cursor_y_reg_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/GAMEPLAY/cursor_y_reg_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[0][0][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[0][0][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[0][0][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[0][0][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[0][1][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[0][1][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[0][1][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[0][1][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[0][2][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[0][2][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[0][2][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[0][2][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[0][3][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[0][3][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[0][3][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[0][3][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[0][4][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[0][4][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[0][4][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[0][4][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[0][5][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[0][5][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[0][5][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[0][5][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[0][6][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[0][6][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[0][6][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[0][6][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[0][7][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[0][7][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[0][7][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[0][7][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[0][8][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[0][8][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[0][8][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[0][8][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[1][0][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[1][0][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[1][0][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[1][0][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[1][1][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[1][1][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[1][1][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[1][1][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[1][2][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[1][2][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[1][2][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[1][2][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[1][3][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[1][3][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[1][3][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[1][3][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[1][4][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[1][4][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[1][4][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[1][4][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[1][5][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[1][5][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[1][5][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[1][5][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[1][6][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[1][6][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[1][6][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[1][6][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[1][7][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[1][7][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[1][7][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[1][7][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[1][8][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[1][8][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[1][8][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[1][8][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[2][0][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[2][0][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[2][0][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[2][0][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[2][1][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[2][1][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[2][1][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[2][1][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[2][2][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[2][2][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[2][2][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[2][2][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[2][3][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[2][3][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[2][3][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[2][3][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[2][4][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[2][4][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[2][4][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[2][4][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[2][5][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[2][5][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[2][5][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[2][5][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[2][6][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[2][6][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[2][6][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[2][6][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[2][7][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[2][7][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[2][7][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[2][7][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[2][8][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[2][8][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[2][8][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[2][8][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[3][0][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[3][0][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[3][0][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[3][0][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[3][1][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[3][1][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[3][1][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[3][1][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[3][2][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[3][2][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[3][2][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[3][2][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[3][3][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[3][3][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[3][3][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[3][3][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[3][4][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[3][4][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[3][4][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[3][4][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[3][5][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[3][5][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[3][5][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[3][5][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[3][6][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[3][6][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[3][6][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[3][6][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[3][7][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[3][7][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[3][7][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[3][7][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[3][8][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[3][8][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[3][8][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[3][8][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[4][0][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[4][0][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[4][0][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[4][0][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[4][1][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[4][1][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[4][1][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[4][1][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[4][2][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[4][2][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[4][2][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[4][2][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[4][3][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[4][3][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[4][3][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[4][3][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[4][4][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[4][4][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[4][4][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[4][4][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[4][5][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[4][5][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[4][5][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[4][5][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[4][6][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[4][6][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[4][6][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[4][6][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[4][7][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[4][7][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[4][7][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[4][7][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[4][8][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[4][8][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[4][8][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[4][8][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[5][0][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[5][0][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[5][0][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[5][0][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[5][1][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[5][1][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[5][1][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[5][1][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[5][2][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[5][2][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[5][2][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[5][2][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[5][3][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[5][3][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[5][3][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[5][3][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[5][4][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[5][4][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[5][4][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[5][4][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[5][5][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[5][5][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[5][5][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[5][5][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[5][6][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[5][6][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[5][6][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[5][6][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[5][7][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[5][7][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[5][7][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[5][7][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[5][8][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[5][8][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[5][8][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[5][8][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[6][0][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[6][0][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[6][0][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[6][0][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[6][1][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[6][1][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[6][1][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[6][1][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[6][2][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[6][2][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[6][2][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[6][2][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[6][3][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[6][3][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[6][3][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[6][3][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[6][4][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[6][4][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[6][4][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[6][4][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[6][5][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[6][5][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[6][5][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[6][5][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[6][6][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[6][6][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[6][6][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[6][6][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[6][7][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[6][7][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[6][7][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[6][7][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[6][8][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[6][8][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[6][8][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[6][8][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[7][0][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[7][0][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[7][0][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[7][0][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[7][1][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[7][1][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[7][1][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[7][1][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[7][2][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[7][2][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[7][2][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[7][2][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[7][3][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[7][3][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[7][3][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[7][3][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[7][4][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[7][4][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[7][4][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[7][4][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[7][5][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[7][5][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[7][5][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[7][5][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[7][6][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[7][6][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[7][6][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[7][6][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[7][7][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[7][7][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[7][7][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[7][7][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[7][8][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[7][8][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[7][8][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[7][8][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[8][0][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[8][0][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[8][0][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[8][0][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[8][1][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[8][1][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[8][1][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[8][1][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[8][2][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[8][2][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[8][2][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[8][2][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[8][3][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[8][3][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[8][3][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[8][3][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[8][4][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[8][4][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[8][4][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[8][4][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[8][5][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[8][5][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[8][5][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[8][5][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[8][6][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[8][6][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[8][6][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[8][6][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[8][7][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[8][7][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[8][7][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[8][7][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[8][8][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[8][8][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[8][8][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[8][8][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: VGA/h_count_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: VGA/h_count_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: VGA/h_count_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: VGA/h_count_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: VGA/h_count_reg[4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: VGA/h_count_reg[5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: VGA/h_count_reg[6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: VGA/h_count_reg[7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: VGA/h_count_reg[8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: VGA/h_count_reg[9]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: VGA/v_count_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: VGA/v_count_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: VGA/v_count_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: VGA/v_count_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: VGA/v_count_reg[4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: VGA/v_count_reg[5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: VGA/v_count_reg[6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: VGA/v_count_reg[7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: VGA/v_count_reg[8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: VGA/v_count_reg[9]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: mode_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: selected_number_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: selected_number_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: selected_number_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: selected_number_reg[3]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (38)
-------------------------------------------------
 There are 38 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (25)
--------------------------------
 There are 25 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.856        0.000                      0                 1545        0.090        0.000                      0                 1545        3.750        0.000                       0                   587  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.856        0.000                      0                 1545        0.090        0.000                      0                 1545        3.750        0.000                       0                   587  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.856ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.090ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.856ns  (required time - arrival time)
  Source:                 ENGINE/GAMEPLAY/cursor_y_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ENGINE/SHADOW_REG/grid_shadow_reg[7][4][0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.702ns  (logic 1.840ns (23.890%)  route 5.862ns (76.110%))
  Logic Levels:           8  (LUT2=2 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.558     5.079    ENGINE/GAMEPLAY/clk_IBUF_BUFG
    SLICE_X9Y50          FDRE                                         r  ENGINE/GAMEPLAY/cursor_y_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y50          FDRE (Prop_fdre_C_Q)         0.456     5.535 r  ENGINE/GAMEPLAY/cursor_y_reg_reg[0]/Q
                         net (fo=24, routed)          1.012     6.547    ENGINE/GAMEPLAY/engine_y[0]
    SLICE_X9Y52          LUT6 (Prop_lut6_I0_O)        0.124     6.671 r  ENGINE/GAMEPLAY/mem_reg_0_127_0_0_i_15/O
                         net (fo=4, routed)           0.554     7.225    ENGINE/GAMEPLAY/mem_reg_0_127_0_0_i_15_n_0
    SLICE_X9Y53          LUT4 (Prop_lut4_I0_O)        0.118     7.343 r  ENGINE/GAMEPLAY/grid_shadow[2][2][3]_i_5/O
                         net (fo=1, routed)           0.433     7.777    ENGINE/GAMEPLAY/grid_shadow[2][2][3]_i_5_n_0
    SLICE_X9Y53          LUT5 (Prop_lut5_I2_O)        0.326     8.103 f  ENGINE/GAMEPLAY/grid_shadow[2][2][3]_i_3/O
                         net (fo=43, routed)          0.780     8.883    ENGINE/GAMEPLAY/FSM_onehot_state_reg[0]_0
    SLICE_X13Y53         LUT2 (Prop_lut2_I0_O)        0.124     9.007 r  ENGINE/GAMEPLAY/grid_shadow[0][0][3]_i_3/O
                         net (fo=18, routed)          0.751     9.758    ENGINE/GAMEPLAY/grid_shadow[0][0][3]_i_3_n_0
    SLICE_X13Y57         LUT6 (Prop_lut6_I3_O)        0.124     9.882 r  ENGINE/GAMEPLAY/grid_shadow[7][1][3]_i_3/O
                         net (fo=5, routed)           0.346    10.228    ENGINE/GAMEPLAY/grid_shadow[7][1][3]_i_3_n_0
    SLICE_X12Y56         LUT6 (Prop_lut6_I0_O)        0.124    10.352 r  ENGINE/GAMEPLAY/grid_shadow[7][2][3]_i_3/O
                         net (fo=4, routed)           0.499    10.851    ENGINE/GAMEPLAY/grid_shadow[7][2][3]_i_3_n_0
    SLICE_X12Y56         LUT2 (Prop_lut2_I0_O)        0.116    10.967 r  ENGINE/GAMEPLAY/grid_shadow[7][4][3]_i_2/O
                         net (fo=5, routed)           0.958    11.925    ENGINE/GAMEPLAY/FSM_onehot_state_reg[1]_8
    SLICE_X5Y63          LUT6 (Prop_lut6_I0_O)        0.328    12.253 r  ENGINE/GAMEPLAY/grid_shadow[7][4][3]_i_1/O
                         net (fo=4, routed)           0.528    12.781    ENGINE/SHADOW_REG/grid_shadow_reg[7][4][0]_0
    SLICE_X5Y63          FDRE                                         r  ENGINE/SHADOW_REG/grid_shadow_reg[7][4][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.502    14.843    ENGINE/SHADOW_REG/clk_IBUF_BUFG
    SLICE_X5Y63          FDRE                                         r  ENGINE/SHADOW_REG/grid_shadow_reg[7][4][0]/C
                         clock pessimism              0.258    15.101    
                         clock uncertainty           -0.035    15.066    
    SLICE_X5Y63          FDRE (Setup_fdre_C_R)       -0.429    14.637    ENGINE/SHADOW_REG/grid_shadow_reg[7][4][0]
  -------------------------------------------------------------------
                         required time                         14.637    
                         arrival time                         -12.781    
  -------------------------------------------------------------------
                         slack                                  1.856    

Slack (MET) :             1.856ns  (required time - arrival time)
  Source:                 ENGINE/GAMEPLAY/cursor_y_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ENGINE/SHADOW_REG/grid_shadow_reg[7][4][1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.702ns  (logic 1.840ns (23.890%)  route 5.862ns (76.110%))
  Logic Levels:           8  (LUT2=2 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.558     5.079    ENGINE/GAMEPLAY/clk_IBUF_BUFG
    SLICE_X9Y50          FDRE                                         r  ENGINE/GAMEPLAY/cursor_y_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y50          FDRE (Prop_fdre_C_Q)         0.456     5.535 r  ENGINE/GAMEPLAY/cursor_y_reg_reg[0]/Q
                         net (fo=24, routed)          1.012     6.547    ENGINE/GAMEPLAY/engine_y[0]
    SLICE_X9Y52          LUT6 (Prop_lut6_I0_O)        0.124     6.671 r  ENGINE/GAMEPLAY/mem_reg_0_127_0_0_i_15/O
                         net (fo=4, routed)           0.554     7.225    ENGINE/GAMEPLAY/mem_reg_0_127_0_0_i_15_n_0
    SLICE_X9Y53          LUT4 (Prop_lut4_I0_O)        0.118     7.343 r  ENGINE/GAMEPLAY/grid_shadow[2][2][3]_i_5/O
                         net (fo=1, routed)           0.433     7.777    ENGINE/GAMEPLAY/grid_shadow[2][2][3]_i_5_n_0
    SLICE_X9Y53          LUT5 (Prop_lut5_I2_O)        0.326     8.103 f  ENGINE/GAMEPLAY/grid_shadow[2][2][3]_i_3/O
                         net (fo=43, routed)          0.780     8.883    ENGINE/GAMEPLAY/FSM_onehot_state_reg[0]_0
    SLICE_X13Y53         LUT2 (Prop_lut2_I0_O)        0.124     9.007 r  ENGINE/GAMEPLAY/grid_shadow[0][0][3]_i_3/O
                         net (fo=18, routed)          0.751     9.758    ENGINE/GAMEPLAY/grid_shadow[0][0][3]_i_3_n_0
    SLICE_X13Y57         LUT6 (Prop_lut6_I3_O)        0.124     9.882 r  ENGINE/GAMEPLAY/grid_shadow[7][1][3]_i_3/O
                         net (fo=5, routed)           0.346    10.228    ENGINE/GAMEPLAY/grid_shadow[7][1][3]_i_3_n_0
    SLICE_X12Y56         LUT6 (Prop_lut6_I0_O)        0.124    10.352 r  ENGINE/GAMEPLAY/grid_shadow[7][2][3]_i_3/O
                         net (fo=4, routed)           0.499    10.851    ENGINE/GAMEPLAY/grid_shadow[7][2][3]_i_3_n_0
    SLICE_X12Y56         LUT2 (Prop_lut2_I0_O)        0.116    10.967 r  ENGINE/GAMEPLAY/grid_shadow[7][4][3]_i_2/O
                         net (fo=5, routed)           0.958    11.925    ENGINE/GAMEPLAY/FSM_onehot_state_reg[1]_8
    SLICE_X5Y63          LUT6 (Prop_lut6_I0_O)        0.328    12.253 r  ENGINE/GAMEPLAY/grid_shadow[7][4][3]_i_1/O
                         net (fo=4, routed)           0.528    12.781    ENGINE/SHADOW_REG/grid_shadow_reg[7][4][0]_0
    SLICE_X5Y63          FDRE                                         r  ENGINE/SHADOW_REG/grid_shadow_reg[7][4][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.502    14.843    ENGINE/SHADOW_REG/clk_IBUF_BUFG
    SLICE_X5Y63          FDRE                                         r  ENGINE/SHADOW_REG/grid_shadow_reg[7][4][1]/C
                         clock pessimism              0.258    15.101    
                         clock uncertainty           -0.035    15.066    
    SLICE_X5Y63          FDRE (Setup_fdre_C_R)       -0.429    14.637    ENGINE/SHADOW_REG/grid_shadow_reg[7][4][1]
  -------------------------------------------------------------------
                         required time                         14.637    
                         arrival time                         -12.781    
  -------------------------------------------------------------------
                         slack                                  1.856    

Slack (MET) :             1.856ns  (required time - arrival time)
  Source:                 ENGINE/GAMEPLAY/cursor_y_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ENGINE/SHADOW_REG/grid_shadow_reg[7][4][2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.702ns  (logic 1.840ns (23.890%)  route 5.862ns (76.110%))
  Logic Levels:           8  (LUT2=2 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.558     5.079    ENGINE/GAMEPLAY/clk_IBUF_BUFG
    SLICE_X9Y50          FDRE                                         r  ENGINE/GAMEPLAY/cursor_y_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y50          FDRE (Prop_fdre_C_Q)         0.456     5.535 r  ENGINE/GAMEPLAY/cursor_y_reg_reg[0]/Q
                         net (fo=24, routed)          1.012     6.547    ENGINE/GAMEPLAY/engine_y[0]
    SLICE_X9Y52          LUT6 (Prop_lut6_I0_O)        0.124     6.671 r  ENGINE/GAMEPLAY/mem_reg_0_127_0_0_i_15/O
                         net (fo=4, routed)           0.554     7.225    ENGINE/GAMEPLAY/mem_reg_0_127_0_0_i_15_n_0
    SLICE_X9Y53          LUT4 (Prop_lut4_I0_O)        0.118     7.343 r  ENGINE/GAMEPLAY/grid_shadow[2][2][3]_i_5/O
                         net (fo=1, routed)           0.433     7.777    ENGINE/GAMEPLAY/grid_shadow[2][2][3]_i_5_n_0
    SLICE_X9Y53          LUT5 (Prop_lut5_I2_O)        0.326     8.103 f  ENGINE/GAMEPLAY/grid_shadow[2][2][3]_i_3/O
                         net (fo=43, routed)          0.780     8.883    ENGINE/GAMEPLAY/FSM_onehot_state_reg[0]_0
    SLICE_X13Y53         LUT2 (Prop_lut2_I0_O)        0.124     9.007 r  ENGINE/GAMEPLAY/grid_shadow[0][0][3]_i_3/O
                         net (fo=18, routed)          0.751     9.758    ENGINE/GAMEPLAY/grid_shadow[0][0][3]_i_3_n_0
    SLICE_X13Y57         LUT6 (Prop_lut6_I3_O)        0.124     9.882 r  ENGINE/GAMEPLAY/grid_shadow[7][1][3]_i_3/O
                         net (fo=5, routed)           0.346    10.228    ENGINE/GAMEPLAY/grid_shadow[7][1][3]_i_3_n_0
    SLICE_X12Y56         LUT6 (Prop_lut6_I0_O)        0.124    10.352 r  ENGINE/GAMEPLAY/grid_shadow[7][2][3]_i_3/O
                         net (fo=4, routed)           0.499    10.851    ENGINE/GAMEPLAY/grid_shadow[7][2][3]_i_3_n_0
    SLICE_X12Y56         LUT2 (Prop_lut2_I0_O)        0.116    10.967 r  ENGINE/GAMEPLAY/grid_shadow[7][4][3]_i_2/O
                         net (fo=5, routed)           0.958    11.925    ENGINE/GAMEPLAY/FSM_onehot_state_reg[1]_8
    SLICE_X5Y63          LUT6 (Prop_lut6_I0_O)        0.328    12.253 r  ENGINE/GAMEPLAY/grid_shadow[7][4][3]_i_1/O
                         net (fo=4, routed)           0.528    12.781    ENGINE/SHADOW_REG/grid_shadow_reg[7][4][0]_0
    SLICE_X5Y63          FDRE                                         r  ENGINE/SHADOW_REG/grid_shadow_reg[7][4][2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.502    14.843    ENGINE/SHADOW_REG/clk_IBUF_BUFG
    SLICE_X5Y63          FDRE                                         r  ENGINE/SHADOW_REG/grid_shadow_reg[7][4][2]/C
                         clock pessimism              0.258    15.101    
                         clock uncertainty           -0.035    15.066    
    SLICE_X5Y63          FDRE (Setup_fdre_C_R)       -0.429    14.637    ENGINE/SHADOW_REG/grid_shadow_reg[7][4][2]
  -------------------------------------------------------------------
                         required time                         14.637    
                         arrival time                         -12.781    
  -------------------------------------------------------------------
                         slack                                  1.856    

Slack (MET) :             1.856ns  (required time - arrival time)
  Source:                 ENGINE/GAMEPLAY/cursor_y_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ENGINE/SHADOW_REG/grid_shadow_reg[7][4][3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.702ns  (logic 1.840ns (23.890%)  route 5.862ns (76.110%))
  Logic Levels:           8  (LUT2=2 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.558     5.079    ENGINE/GAMEPLAY/clk_IBUF_BUFG
    SLICE_X9Y50          FDRE                                         r  ENGINE/GAMEPLAY/cursor_y_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y50          FDRE (Prop_fdre_C_Q)         0.456     5.535 r  ENGINE/GAMEPLAY/cursor_y_reg_reg[0]/Q
                         net (fo=24, routed)          1.012     6.547    ENGINE/GAMEPLAY/engine_y[0]
    SLICE_X9Y52          LUT6 (Prop_lut6_I0_O)        0.124     6.671 r  ENGINE/GAMEPLAY/mem_reg_0_127_0_0_i_15/O
                         net (fo=4, routed)           0.554     7.225    ENGINE/GAMEPLAY/mem_reg_0_127_0_0_i_15_n_0
    SLICE_X9Y53          LUT4 (Prop_lut4_I0_O)        0.118     7.343 r  ENGINE/GAMEPLAY/grid_shadow[2][2][3]_i_5/O
                         net (fo=1, routed)           0.433     7.777    ENGINE/GAMEPLAY/grid_shadow[2][2][3]_i_5_n_0
    SLICE_X9Y53          LUT5 (Prop_lut5_I2_O)        0.326     8.103 f  ENGINE/GAMEPLAY/grid_shadow[2][2][3]_i_3/O
                         net (fo=43, routed)          0.780     8.883    ENGINE/GAMEPLAY/FSM_onehot_state_reg[0]_0
    SLICE_X13Y53         LUT2 (Prop_lut2_I0_O)        0.124     9.007 r  ENGINE/GAMEPLAY/grid_shadow[0][0][3]_i_3/O
                         net (fo=18, routed)          0.751     9.758    ENGINE/GAMEPLAY/grid_shadow[0][0][3]_i_3_n_0
    SLICE_X13Y57         LUT6 (Prop_lut6_I3_O)        0.124     9.882 r  ENGINE/GAMEPLAY/grid_shadow[7][1][3]_i_3/O
                         net (fo=5, routed)           0.346    10.228    ENGINE/GAMEPLAY/grid_shadow[7][1][3]_i_3_n_0
    SLICE_X12Y56         LUT6 (Prop_lut6_I0_O)        0.124    10.352 r  ENGINE/GAMEPLAY/grid_shadow[7][2][3]_i_3/O
                         net (fo=4, routed)           0.499    10.851    ENGINE/GAMEPLAY/grid_shadow[7][2][3]_i_3_n_0
    SLICE_X12Y56         LUT2 (Prop_lut2_I0_O)        0.116    10.967 r  ENGINE/GAMEPLAY/grid_shadow[7][4][3]_i_2/O
                         net (fo=5, routed)           0.958    11.925    ENGINE/GAMEPLAY/FSM_onehot_state_reg[1]_8
    SLICE_X5Y63          LUT6 (Prop_lut6_I0_O)        0.328    12.253 r  ENGINE/GAMEPLAY/grid_shadow[7][4][3]_i_1/O
                         net (fo=4, routed)           0.528    12.781    ENGINE/SHADOW_REG/grid_shadow_reg[7][4][0]_0
    SLICE_X5Y63          FDRE                                         r  ENGINE/SHADOW_REG/grid_shadow_reg[7][4][3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.502    14.843    ENGINE/SHADOW_REG/clk_IBUF_BUFG
    SLICE_X5Y63          FDRE                                         r  ENGINE/SHADOW_REG/grid_shadow_reg[7][4][3]/C
                         clock pessimism              0.258    15.101    
                         clock uncertainty           -0.035    15.066    
    SLICE_X5Y63          FDRE (Setup_fdre_C_R)       -0.429    14.637    ENGINE/SHADOW_REG/grid_shadow_reg[7][4][3]
  -------------------------------------------------------------------
                         required time                         14.637    
                         arrival time                         -12.781    
  -------------------------------------------------------------------
                         slack                                  1.856    

Slack (MET) :             1.899ns  (required time - arrival time)
  Source:                 ENGINE/GAMEPLAY/cursor_y_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ENGINE/SHADOW_REG/grid_shadow_reg[0][5][0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.502ns  (logic 1.817ns (24.221%)  route 5.685ns (75.779%))
  Logic Levels:           7  (LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.558     5.079    ENGINE/GAMEPLAY/clk_IBUF_BUFG
    SLICE_X9Y50          FDRE                                         r  ENGINE/GAMEPLAY/cursor_y_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y50          FDRE (Prop_fdre_C_Q)         0.456     5.535 f  ENGINE/GAMEPLAY/cursor_y_reg_reg[0]/Q
                         net (fo=24, routed)          1.012     6.547    ENGINE/GAMEPLAY/engine_y[0]
    SLICE_X9Y52          LUT6 (Prop_lut6_I0_O)        0.124     6.671 f  ENGINE/GAMEPLAY/mem_reg_0_127_0_0_i_15/O
                         net (fo=4, routed)           0.482     7.153    ENGINE/GAMEPLAY/mem_reg_0_127_0_0_i_15_n_0
    SLICE_X9Y53          LUT6 (Prop_lut6_I0_O)        0.124     7.277 r  ENGINE/GAMEPLAY/grid_shadow[8][8][3]_i_5/O
                         net (fo=1, routed)           0.495     7.772    ENGINE/GAMEPLAY/grid_shadow[8][8][3]_i_5_n_0
    SLICE_X12Y54         LUT5 (Prop_lut5_I2_O)        0.124     7.896 f  ENGINE/GAMEPLAY/grid_shadow[8][8][3]_i_4/O
                         net (fo=5, routed)           0.880     8.776    ENGINE/LOADER/grid_shadow_reg[2][8][3]_0
    SLICE_X10Y55         LUT4 (Prop_lut4_I3_O)        0.156     8.932 r  ENGINE/LOADER/grid_shadow[0][0][3]_i_6/O
                         net (fo=33, routed)          0.559     9.491    ENGINE/LOADER/FSM_onehot_state_reg[0]_0
    SLICE_X9Y55          LUT6 (Prop_lut6_I0_O)        0.355     9.846 r  ENGINE/LOADER/grid_shadow[0][1][3]_i_3/O
                         net (fo=32, routed)          1.109    10.954    ENGINE/GAMEPLAY/grid_shadow_reg[3][0][3]
    SLICE_X28Y55         LUT4 (Prop_lut4_I2_O)        0.152    11.106 r  ENGINE/GAMEPLAY/grid_shadow[0][5][3]_i_2/O
                         net (fo=5, routed)           0.527    11.633    ENGINE/GAMEPLAY/counter_reg[2]_19
    SLICE_X14Y55         LUT6 (Prop_lut6_I0_O)        0.326    11.959 r  ENGINE/GAMEPLAY/grid_shadow[0][5][3]_i_1/O
                         net (fo=4, routed)           0.621    12.581    ENGINE/SHADOW_REG/grid_shadow_reg[0][5][0]_0
    SLICE_X14Y55         FDRE                                         r  ENGINE/SHADOW_REG/grid_shadow_reg[0][5][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.440    14.781    ENGINE/SHADOW_REG/clk_IBUF_BUFG
    SLICE_X14Y55         FDRE                                         r  ENGINE/SHADOW_REG/grid_shadow_reg[0][5][0]/C
                         clock pessimism              0.258    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X14Y55         FDRE (Setup_fdre_C_R)       -0.524    14.480    ENGINE/SHADOW_REG/grid_shadow_reg[0][5][0]
  -------------------------------------------------------------------
                         required time                         14.480    
                         arrival time                         -12.581    
  -------------------------------------------------------------------
                         slack                                  1.899    

Slack (MET) :             1.899ns  (required time - arrival time)
  Source:                 ENGINE/GAMEPLAY/cursor_y_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ENGINE/SHADOW_REG/grid_shadow_reg[0][5][1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.502ns  (logic 1.817ns (24.221%)  route 5.685ns (75.779%))
  Logic Levels:           7  (LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.558     5.079    ENGINE/GAMEPLAY/clk_IBUF_BUFG
    SLICE_X9Y50          FDRE                                         r  ENGINE/GAMEPLAY/cursor_y_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y50          FDRE (Prop_fdre_C_Q)         0.456     5.535 f  ENGINE/GAMEPLAY/cursor_y_reg_reg[0]/Q
                         net (fo=24, routed)          1.012     6.547    ENGINE/GAMEPLAY/engine_y[0]
    SLICE_X9Y52          LUT6 (Prop_lut6_I0_O)        0.124     6.671 f  ENGINE/GAMEPLAY/mem_reg_0_127_0_0_i_15/O
                         net (fo=4, routed)           0.482     7.153    ENGINE/GAMEPLAY/mem_reg_0_127_0_0_i_15_n_0
    SLICE_X9Y53          LUT6 (Prop_lut6_I0_O)        0.124     7.277 r  ENGINE/GAMEPLAY/grid_shadow[8][8][3]_i_5/O
                         net (fo=1, routed)           0.495     7.772    ENGINE/GAMEPLAY/grid_shadow[8][8][3]_i_5_n_0
    SLICE_X12Y54         LUT5 (Prop_lut5_I2_O)        0.124     7.896 f  ENGINE/GAMEPLAY/grid_shadow[8][8][3]_i_4/O
                         net (fo=5, routed)           0.880     8.776    ENGINE/LOADER/grid_shadow_reg[2][8][3]_0
    SLICE_X10Y55         LUT4 (Prop_lut4_I3_O)        0.156     8.932 r  ENGINE/LOADER/grid_shadow[0][0][3]_i_6/O
                         net (fo=33, routed)          0.559     9.491    ENGINE/LOADER/FSM_onehot_state_reg[0]_0
    SLICE_X9Y55          LUT6 (Prop_lut6_I0_O)        0.355     9.846 r  ENGINE/LOADER/grid_shadow[0][1][3]_i_3/O
                         net (fo=32, routed)          1.109    10.954    ENGINE/GAMEPLAY/grid_shadow_reg[3][0][3]
    SLICE_X28Y55         LUT4 (Prop_lut4_I2_O)        0.152    11.106 r  ENGINE/GAMEPLAY/grid_shadow[0][5][3]_i_2/O
                         net (fo=5, routed)           0.527    11.633    ENGINE/GAMEPLAY/counter_reg[2]_19
    SLICE_X14Y55         LUT6 (Prop_lut6_I0_O)        0.326    11.959 r  ENGINE/GAMEPLAY/grid_shadow[0][5][3]_i_1/O
                         net (fo=4, routed)           0.621    12.581    ENGINE/SHADOW_REG/grid_shadow_reg[0][5][0]_0
    SLICE_X14Y55         FDRE                                         r  ENGINE/SHADOW_REG/grid_shadow_reg[0][5][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.440    14.781    ENGINE/SHADOW_REG/clk_IBUF_BUFG
    SLICE_X14Y55         FDRE                                         r  ENGINE/SHADOW_REG/grid_shadow_reg[0][5][1]/C
                         clock pessimism              0.258    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X14Y55         FDRE (Setup_fdre_C_R)       -0.524    14.480    ENGINE/SHADOW_REG/grid_shadow_reg[0][5][1]
  -------------------------------------------------------------------
                         required time                         14.480    
                         arrival time                         -12.581    
  -------------------------------------------------------------------
                         slack                                  1.899    

Slack (MET) :             1.899ns  (required time - arrival time)
  Source:                 ENGINE/GAMEPLAY/cursor_y_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ENGINE/SHADOW_REG/grid_shadow_reg[0][5][2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.502ns  (logic 1.817ns (24.221%)  route 5.685ns (75.779%))
  Logic Levels:           7  (LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.558     5.079    ENGINE/GAMEPLAY/clk_IBUF_BUFG
    SLICE_X9Y50          FDRE                                         r  ENGINE/GAMEPLAY/cursor_y_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y50          FDRE (Prop_fdre_C_Q)         0.456     5.535 f  ENGINE/GAMEPLAY/cursor_y_reg_reg[0]/Q
                         net (fo=24, routed)          1.012     6.547    ENGINE/GAMEPLAY/engine_y[0]
    SLICE_X9Y52          LUT6 (Prop_lut6_I0_O)        0.124     6.671 f  ENGINE/GAMEPLAY/mem_reg_0_127_0_0_i_15/O
                         net (fo=4, routed)           0.482     7.153    ENGINE/GAMEPLAY/mem_reg_0_127_0_0_i_15_n_0
    SLICE_X9Y53          LUT6 (Prop_lut6_I0_O)        0.124     7.277 r  ENGINE/GAMEPLAY/grid_shadow[8][8][3]_i_5/O
                         net (fo=1, routed)           0.495     7.772    ENGINE/GAMEPLAY/grid_shadow[8][8][3]_i_5_n_0
    SLICE_X12Y54         LUT5 (Prop_lut5_I2_O)        0.124     7.896 f  ENGINE/GAMEPLAY/grid_shadow[8][8][3]_i_4/O
                         net (fo=5, routed)           0.880     8.776    ENGINE/LOADER/grid_shadow_reg[2][8][3]_0
    SLICE_X10Y55         LUT4 (Prop_lut4_I3_O)        0.156     8.932 r  ENGINE/LOADER/grid_shadow[0][0][3]_i_6/O
                         net (fo=33, routed)          0.559     9.491    ENGINE/LOADER/FSM_onehot_state_reg[0]_0
    SLICE_X9Y55          LUT6 (Prop_lut6_I0_O)        0.355     9.846 r  ENGINE/LOADER/grid_shadow[0][1][3]_i_3/O
                         net (fo=32, routed)          1.109    10.954    ENGINE/GAMEPLAY/grid_shadow_reg[3][0][3]
    SLICE_X28Y55         LUT4 (Prop_lut4_I2_O)        0.152    11.106 r  ENGINE/GAMEPLAY/grid_shadow[0][5][3]_i_2/O
                         net (fo=5, routed)           0.527    11.633    ENGINE/GAMEPLAY/counter_reg[2]_19
    SLICE_X14Y55         LUT6 (Prop_lut6_I0_O)        0.326    11.959 r  ENGINE/GAMEPLAY/grid_shadow[0][5][3]_i_1/O
                         net (fo=4, routed)           0.621    12.581    ENGINE/SHADOW_REG/grid_shadow_reg[0][5][0]_0
    SLICE_X14Y55         FDRE                                         r  ENGINE/SHADOW_REG/grid_shadow_reg[0][5][2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.440    14.781    ENGINE/SHADOW_REG/clk_IBUF_BUFG
    SLICE_X14Y55         FDRE                                         r  ENGINE/SHADOW_REG/grid_shadow_reg[0][5][2]/C
                         clock pessimism              0.258    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X14Y55         FDRE (Setup_fdre_C_R)       -0.524    14.480    ENGINE/SHADOW_REG/grid_shadow_reg[0][5][2]
  -------------------------------------------------------------------
                         required time                         14.480    
                         arrival time                         -12.581    
  -------------------------------------------------------------------
                         slack                                  1.899    

Slack (MET) :             1.899ns  (required time - arrival time)
  Source:                 ENGINE/GAMEPLAY/cursor_y_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ENGINE/SHADOW_REG/grid_shadow_reg[0][5][3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.502ns  (logic 1.817ns (24.221%)  route 5.685ns (75.779%))
  Logic Levels:           7  (LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.558     5.079    ENGINE/GAMEPLAY/clk_IBUF_BUFG
    SLICE_X9Y50          FDRE                                         r  ENGINE/GAMEPLAY/cursor_y_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y50          FDRE (Prop_fdre_C_Q)         0.456     5.535 f  ENGINE/GAMEPLAY/cursor_y_reg_reg[0]/Q
                         net (fo=24, routed)          1.012     6.547    ENGINE/GAMEPLAY/engine_y[0]
    SLICE_X9Y52          LUT6 (Prop_lut6_I0_O)        0.124     6.671 f  ENGINE/GAMEPLAY/mem_reg_0_127_0_0_i_15/O
                         net (fo=4, routed)           0.482     7.153    ENGINE/GAMEPLAY/mem_reg_0_127_0_0_i_15_n_0
    SLICE_X9Y53          LUT6 (Prop_lut6_I0_O)        0.124     7.277 r  ENGINE/GAMEPLAY/grid_shadow[8][8][3]_i_5/O
                         net (fo=1, routed)           0.495     7.772    ENGINE/GAMEPLAY/grid_shadow[8][8][3]_i_5_n_0
    SLICE_X12Y54         LUT5 (Prop_lut5_I2_O)        0.124     7.896 f  ENGINE/GAMEPLAY/grid_shadow[8][8][3]_i_4/O
                         net (fo=5, routed)           0.880     8.776    ENGINE/LOADER/grid_shadow_reg[2][8][3]_0
    SLICE_X10Y55         LUT4 (Prop_lut4_I3_O)        0.156     8.932 r  ENGINE/LOADER/grid_shadow[0][0][3]_i_6/O
                         net (fo=33, routed)          0.559     9.491    ENGINE/LOADER/FSM_onehot_state_reg[0]_0
    SLICE_X9Y55          LUT6 (Prop_lut6_I0_O)        0.355     9.846 r  ENGINE/LOADER/grid_shadow[0][1][3]_i_3/O
                         net (fo=32, routed)          1.109    10.954    ENGINE/GAMEPLAY/grid_shadow_reg[3][0][3]
    SLICE_X28Y55         LUT4 (Prop_lut4_I2_O)        0.152    11.106 r  ENGINE/GAMEPLAY/grid_shadow[0][5][3]_i_2/O
                         net (fo=5, routed)           0.527    11.633    ENGINE/GAMEPLAY/counter_reg[2]_19
    SLICE_X14Y55         LUT6 (Prop_lut6_I0_O)        0.326    11.959 r  ENGINE/GAMEPLAY/grid_shadow[0][5][3]_i_1/O
                         net (fo=4, routed)           0.621    12.581    ENGINE/SHADOW_REG/grid_shadow_reg[0][5][0]_0
    SLICE_X14Y55         FDRE                                         r  ENGINE/SHADOW_REG/grid_shadow_reg[0][5][3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.440    14.781    ENGINE/SHADOW_REG/clk_IBUF_BUFG
    SLICE_X14Y55         FDRE                                         r  ENGINE/SHADOW_REG/grid_shadow_reg[0][5][3]/C
                         clock pessimism              0.258    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X14Y55         FDRE (Setup_fdre_C_R)       -0.524    14.480    ENGINE/SHADOW_REG/grid_shadow_reg[0][5][3]
  -------------------------------------------------------------------
                         required time                         14.480    
                         arrival time                         -12.581    
  -------------------------------------------------------------------
                         slack                                  1.899    

Slack (MET) :             1.964ns  (required time - arrival time)
  Source:                 ENGINE/GAMEPLAY/cursor_y_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ENGINE/SHADOW_REG/grid_shadow_reg[8][3][0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.531ns  (logic 1.840ns (24.431%)  route 5.691ns (75.569%))
  Logic Levels:           8  (LUT2=2 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.558     5.079    ENGINE/GAMEPLAY/clk_IBUF_BUFG
    SLICE_X9Y50          FDRE                                         r  ENGINE/GAMEPLAY/cursor_y_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y50          FDRE (Prop_fdre_C_Q)         0.456     5.535 r  ENGINE/GAMEPLAY/cursor_y_reg_reg[0]/Q
                         net (fo=24, routed)          1.012     6.547    ENGINE/GAMEPLAY/engine_y[0]
    SLICE_X9Y52          LUT6 (Prop_lut6_I0_O)        0.124     6.671 r  ENGINE/GAMEPLAY/mem_reg_0_127_0_0_i_15/O
                         net (fo=4, routed)           0.554     7.225    ENGINE/GAMEPLAY/mem_reg_0_127_0_0_i_15_n_0
    SLICE_X9Y53          LUT4 (Prop_lut4_I0_O)        0.118     7.343 r  ENGINE/GAMEPLAY/grid_shadow[2][2][3]_i_5/O
                         net (fo=1, routed)           0.433     7.777    ENGINE/GAMEPLAY/grid_shadow[2][2][3]_i_5_n_0
    SLICE_X9Y53          LUT5 (Prop_lut5_I2_O)        0.326     8.103 f  ENGINE/GAMEPLAY/grid_shadow[2][2][3]_i_3/O
                         net (fo=43, routed)          0.780     8.883    ENGINE/GAMEPLAY/FSM_onehot_state_reg[0]_0
    SLICE_X13Y53         LUT2 (Prop_lut2_I0_O)        0.124     9.007 r  ENGINE/GAMEPLAY/grid_shadow[0][0][3]_i_3/O
                         net (fo=18, routed)          0.751     9.758    ENGINE/GAMEPLAY/grid_shadow[0][0][3]_i_3_n_0
    SLICE_X13Y57         LUT6 (Prop_lut6_I3_O)        0.124     9.882 r  ENGINE/GAMEPLAY/grid_shadow[7][1][3]_i_3/O
                         net (fo=5, routed)           0.346    10.228    ENGINE/GAMEPLAY/grid_shadow[7][1][3]_i_3_n_0
    SLICE_X12Y56         LUT6 (Prop_lut6_I0_O)        0.124    10.352 r  ENGINE/GAMEPLAY/grid_shadow[7][2][3]_i_3/O
                         net (fo=4, routed)           0.628    10.980    ENGINE/GAMEPLAY/grid_shadow[7][2][3]_i_3_n_0
    SLICE_X13Y54         LUT2 (Prop_lut2_I0_O)        0.118    11.098 r  ENGINE/GAMEPLAY/grid_shadow[8][3][3]_i_2/O
                         net (fo=5, routed)           0.449    11.547    ENGINE/GAMEPLAY/FSM_onehot_state_reg[1]_0
    SLICE_X13Y54         LUT6 (Prop_lut6_I0_O)        0.326    11.873 r  ENGINE/GAMEPLAY/grid_shadow[8][3][3]_i_1/O
                         net (fo=4, routed)           0.737    12.610    ENGINE/SHADOW_REG/grid_shadow_reg[8][3][0]_0
    SLICE_X13Y54         FDRE                                         r  ENGINE/SHADOW_REG/grid_shadow_reg[8][3][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.440    14.781    ENGINE/SHADOW_REG/clk_IBUF_BUFG
    SLICE_X13Y54         FDRE                                         r  ENGINE/SHADOW_REG/grid_shadow_reg[8][3][0]/C
                         clock pessimism              0.258    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X13Y54         FDRE (Setup_fdre_C_R)       -0.429    14.575    ENGINE/SHADOW_REG/grid_shadow_reg[8][3][0]
  -------------------------------------------------------------------
                         required time                         14.575    
                         arrival time                         -12.610    
  -------------------------------------------------------------------
                         slack                                  1.964    

Slack (MET) :             1.964ns  (required time - arrival time)
  Source:                 ENGINE/GAMEPLAY/cursor_y_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ENGINE/SHADOW_REG/grid_shadow_reg[8][3][1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.531ns  (logic 1.840ns (24.431%)  route 5.691ns (75.569%))
  Logic Levels:           8  (LUT2=2 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.558     5.079    ENGINE/GAMEPLAY/clk_IBUF_BUFG
    SLICE_X9Y50          FDRE                                         r  ENGINE/GAMEPLAY/cursor_y_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y50          FDRE (Prop_fdre_C_Q)         0.456     5.535 r  ENGINE/GAMEPLAY/cursor_y_reg_reg[0]/Q
                         net (fo=24, routed)          1.012     6.547    ENGINE/GAMEPLAY/engine_y[0]
    SLICE_X9Y52          LUT6 (Prop_lut6_I0_O)        0.124     6.671 r  ENGINE/GAMEPLAY/mem_reg_0_127_0_0_i_15/O
                         net (fo=4, routed)           0.554     7.225    ENGINE/GAMEPLAY/mem_reg_0_127_0_0_i_15_n_0
    SLICE_X9Y53          LUT4 (Prop_lut4_I0_O)        0.118     7.343 r  ENGINE/GAMEPLAY/grid_shadow[2][2][3]_i_5/O
                         net (fo=1, routed)           0.433     7.777    ENGINE/GAMEPLAY/grid_shadow[2][2][3]_i_5_n_0
    SLICE_X9Y53          LUT5 (Prop_lut5_I2_O)        0.326     8.103 f  ENGINE/GAMEPLAY/grid_shadow[2][2][3]_i_3/O
                         net (fo=43, routed)          0.780     8.883    ENGINE/GAMEPLAY/FSM_onehot_state_reg[0]_0
    SLICE_X13Y53         LUT2 (Prop_lut2_I0_O)        0.124     9.007 r  ENGINE/GAMEPLAY/grid_shadow[0][0][3]_i_3/O
                         net (fo=18, routed)          0.751     9.758    ENGINE/GAMEPLAY/grid_shadow[0][0][3]_i_3_n_0
    SLICE_X13Y57         LUT6 (Prop_lut6_I3_O)        0.124     9.882 r  ENGINE/GAMEPLAY/grid_shadow[7][1][3]_i_3/O
                         net (fo=5, routed)           0.346    10.228    ENGINE/GAMEPLAY/grid_shadow[7][1][3]_i_3_n_0
    SLICE_X12Y56         LUT6 (Prop_lut6_I0_O)        0.124    10.352 r  ENGINE/GAMEPLAY/grid_shadow[7][2][3]_i_3/O
                         net (fo=4, routed)           0.628    10.980    ENGINE/GAMEPLAY/grid_shadow[7][2][3]_i_3_n_0
    SLICE_X13Y54         LUT2 (Prop_lut2_I0_O)        0.118    11.098 r  ENGINE/GAMEPLAY/grid_shadow[8][3][3]_i_2/O
                         net (fo=5, routed)           0.449    11.547    ENGINE/GAMEPLAY/FSM_onehot_state_reg[1]_0
    SLICE_X13Y54         LUT6 (Prop_lut6_I0_O)        0.326    11.873 r  ENGINE/GAMEPLAY/grid_shadow[8][3][3]_i_1/O
                         net (fo=4, routed)           0.737    12.610    ENGINE/SHADOW_REG/grid_shadow_reg[8][3][0]_0
    SLICE_X13Y54         FDRE                                         r  ENGINE/SHADOW_REG/grid_shadow_reg[8][3][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.440    14.781    ENGINE/SHADOW_REG/clk_IBUF_BUFG
    SLICE_X13Y54         FDRE                                         r  ENGINE/SHADOW_REG/grid_shadow_reg[8][3][1]/C
                         clock pessimism              0.258    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X13Y54         FDRE (Setup_fdre_C_R)       -0.429    14.575    ENGINE/SHADOW_REG/grid_shadow_reg[8][3][1]
  -------------------------------------------------------------------
                         required time                         14.575    
                         arrival time                         -12.610    
  -------------------------------------------------------------------
                         slack                                  1.964    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 SEVENSEG/sevenseg_flash_div_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEVENSEG/sevenseg_flash_div_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.355ns (76.531%)  route 0.109ns (23.469%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.594     1.477    SEVENSEG/CLK
    SLICE_X5Y49          FDRE                                         r  SEVENSEG/sevenseg_flash_div_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  SEVENSEG/sevenseg_flash_div_reg[15]/Q
                         net (fo=1, routed)           0.108     1.726    SEVENSEG/sevenseg_flash_div_reg_n_0_[15]
    SLICE_X5Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.886 r  SEVENSEG/sevenseg_flash_div_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.887    SEVENSEG/sevenseg_flash_div_reg[12]_i_1_n_0
    SLICE_X5Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.941 r  SEVENSEG/sevenseg_flash_div_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.941    SEVENSEG/sevenseg_flash_div_reg[16]_i_1_n_7
    SLICE_X5Y50          FDRE                                         r  SEVENSEG/sevenseg_flash_div_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.863     1.990    SEVENSEG/CLK
    SLICE_X5Y50          FDRE                                         r  SEVENSEG/sevenseg_flash_div_reg[16]/C
                         clock pessimism             -0.244     1.746    
    SLICE_X5Y50          FDRE (Hold_fdre_C_D)         0.105     1.851    SEVENSEG/sevenseg_flash_div_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           1.941    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 SEVENSEG/sevenseg_flash_div_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEVENSEG/sevenseg_flash_div_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.366ns (77.074%)  route 0.109ns (22.926%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.594     1.477    SEVENSEG/CLK
    SLICE_X5Y49          FDRE                                         r  SEVENSEG/sevenseg_flash_div_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  SEVENSEG/sevenseg_flash_div_reg[15]/Q
                         net (fo=1, routed)           0.108     1.726    SEVENSEG/sevenseg_flash_div_reg_n_0_[15]
    SLICE_X5Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.886 r  SEVENSEG/sevenseg_flash_div_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.887    SEVENSEG/sevenseg_flash_div_reg[12]_i_1_n_0
    SLICE_X5Y50          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.952 r  SEVENSEG/sevenseg_flash_div_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.952    SEVENSEG/sevenseg_flash_div_reg[16]_i_1_n_5
    SLICE_X5Y50          FDRE                                         r  SEVENSEG/sevenseg_flash_div_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.863     1.990    SEVENSEG/CLK
    SLICE_X5Y50          FDRE                                         r  SEVENSEG/sevenseg_flash_div_reg[18]/C
                         clock pessimism             -0.244     1.746    
    SLICE_X5Y50          FDRE (Hold_fdre_C_D)         0.105     1.851    SEVENSEG/sevenseg_flash_div_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           1.952    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 cR/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cR/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.355ns (74.493%)  route 0.122ns (25.507%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.596     1.479    cR/CLK
    SLICE_X3Y49          FDRE                                         r  cR/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y49          FDRE (Prop_fdre_C_Q)         0.141     1.620 r  cR/counter_reg[6]/Q
                         net (fo=2, routed)           0.121     1.741    cR/counter_reg[6]
    SLICE_X3Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.901 r  cR/counter_reg[4]_i_1__3/CO[3]
                         net (fo=1, routed)           0.001     1.902    cR/counter_reg[4]_i_1__3_n_0
    SLICE_X3Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.956 r  cR/counter_reg[8]_i_1__3/O[0]
                         net (fo=1, routed)           0.000     1.956    cR/counter_reg[8]_i_1__3_n_7
    SLICE_X3Y50          FDRE                                         r  cR/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.864     1.992    cR/CLK
    SLICE_X3Y50          FDRE                                         r  cR/counter_reg[8]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X3Y50          FDRE (Hold_fdre_C_D)         0.105     1.853    cR/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.956    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 cR/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cR/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.366ns (75.069%)  route 0.122ns (24.931%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.596     1.479    cR/CLK
    SLICE_X3Y49          FDRE                                         r  cR/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y49          FDRE (Prop_fdre_C_Q)         0.141     1.620 r  cR/counter_reg[6]/Q
                         net (fo=2, routed)           0.121     1.741    cR/counter_reg[6]
    SLICE_X3Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.901 r  cR/counter_reg[4]_i_1__3/CO[3]
                         net (fo=1, routed)           0.001     1.902    cR/counter_reg[4]_i_1__3_n_0
    SLICE_X3Y50          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.967 r  cR/counter_reg[8]_i_1__3/O[2]
                         net (fo=1, routed)           0.000     1.967    cR/counter_reg[8]_i_1__3_n_5
    SLICE_X3Y50          FDRE                                         r  cR/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.864     1.992    cR/CLK
    SLICE_X3Y50          FDRE                                         r  cR/counter_reg[10]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X3Y50          FDRE (Hold_fdre_C_D)         0.105     1.853    cR/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.967    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 cD/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cD/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.355ns (72.545%)  route 0.134ns (27.455%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.594     1.477    cD/CLK
    SLICE_X4Y49          FDRE                                         r  cD/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y49          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  cD/counter_reg[10]/Q
                         net (fo=2, routed)           0.134     1.752    cD/counter_reg[10]
    SLICE_X4Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.912 r  cD/counter_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.912    cD/counter_reg[8]_i_1__1_n_0
    SLICE_X4Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.966 r  cD/counter_reg[12]_i_1__1/O[0]
                         net (fo=1, routed)           0.000     1.966    cD/counter_reg[12]_i_1__1_n_7
    SLICE_X4Y50          FDRE                                         r  cD/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.863     1.990    cD/CLK
    SLICE_X4Y50          FDRE                                         r  cD/counter_reg[12]/C
                         clock pessimism             -0.244     1.746    
    SLICE_X4Y50          FDRE (Hold_fdre_C_D)         0.105     1.851    cD/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           1.966    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 SEVENSEG/SEVENSEG_DRIVER/refresh_counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEVENSEG/SEVENSEG_DRIVER/refresh_counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.413ns (78.209%)  route 0.115ns (21.791%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.594     1.477    SEVENSEG/SEVENSEG_DRIVER/CLK
    SLICE_X6Y48          FDRE                                         r  SEVENSEG/SEVENSEG_DRIVER/refresh_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y48          FDRE (Prop_fdre_C_Q)         0.164     1.641 r  SEVENSEG/SEVENSEG_DRIVER/refresh_counter_reg[10]/Q
                         net (fo=1, routed)           0.114     1.756    SEVENSEG/SEVENSEG_DRIVER/refresh_counter_reg_n_0_[10]
    SLICE_X6Y48          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.912 r  SEVENSEG/SEVENSEG_DRIVER/refresh_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.912    SEVENSEG/SEVENSEG_DRIVER/refresh_counter_reg[8]_i_1_n_0
    SLICE_X6Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.952 r  SEVENSEG/SEVENSEG_DRIVER/refresh_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.952    SEVENSEG/SEVENSEG_DRIVER/refresh_counter_reg[12]_i_1_n_0
    SLICE_X6Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.005 r  SEVENSEG/SEVENSEG_DRIVER/refresh_counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.005    SEVENSEG/SEVENSEG_DRIVER/refresh_counter_reg[16]_i_1_n_7
    SLICE_X6Y50          FDRE                                         r  SEVENSEG/SEVENSEG_DRIVER/refresh_counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.863     1.990    SEVENSEG/SEVENSEG_DRIVER/CLK
    SLICE_X6Y50          FDRE                                         r  SEVENSEG/SEVENSEG_DRIVER/refresh_counter_reg[16]/C
                         clock pessimism             -0.244     1.746    
    SLICE_X6Y50          FDRE (Hold_fdre_C_D)         0.134     1.880    SEVENSEG/SEVENSEG_DRIVER/refresh_counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.880    
                         arrival time                           2.005    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 SEVENSEG/sevenseg_flash_div_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEVENSEG/sevenseg_flash_div_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.391ns (78.221%)  route 0.109ns (21.779%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.594     1.477    SEVENSEG/CLK
    SLICE_X5Y49          FDRE                                         r  SEVENSEG/sevenseg_flash_div_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  SEVENSEG/sevenseg_flash_div_reg[15]/Q
                         net (fo=1, routed)           0.108     1.726    SEVENSEG/sevenseg_flash_div_reg_n_0_[15]
    SLICE_X5Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.886 r  SEVENSEG/sevenseg_flash_div_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.887    SEVENSEG/sevenseg_flash_div_reg[12]_i_1_n_0
    SLICE_X5Y50          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.977 r  SEVENSEG/sevenseg_flash_div_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.977    SEVENSEG/sevenseg_flash_div_reg[16]_i_1_n_6
    SLICE_X5Y50          FDRE                                         r  SEVENSEG/sevenseg_flash_div_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.863     1.990    SEVENSEG/CLK
    SLICE_X5Y50          FDRE                                         r  SEVENSEG/sevenseg_flash_div_reg[17]/C
                         clock pessimism             -0.244     1.746    
    SLICE_X5Y50          FDRE (Hold_fdre_C_D)         0.105     1.851    SEVENSEG/sevenseg_flash_div_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           1.977    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 SEVENSEG/sevenseg_flash_div_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEVENSEG/sevenseg_flash_div_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.391ns (78.221%)  route 0.109ns (21.779%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.594     1.477    SEVENSEG/CLK
    SLICE_X5Y49          FDRE                                         r  SEVENSEG/sevenseg_flash_div_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  SEVENSEG/sevenseg_flash_div_reg[15]/Q
                         net (fo=1, routed)           0.108     1.726    SEVENSEG/sevenseg_flash_div_reg_n_0_[15]
    SLICE_X5Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.886 r  SEVENSEG/sevenseg_flash_div_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.887    SEVENSEG/sevenseg_flash_div_reg[12]_i_1_n_0
    SLICE_X5Y50          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.977 r  SEVENSEG/sevenseg_flash_div_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.977    SEVENSEG/sevenseg_flash_div_reg[16]_i_1_n_4
    SLICE_X5Y50          FDRE                                         r  SEVENSEG/sevenseg_flash_div_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.863     1.990    SEVENSEG/CLK
    SLICE_X5Y50          FDRE                                         r  SEVENSEG/sevenseg_flash_div_reg[19]/C
                         clock pessimism             -0.244     1.746    
    SLICE_X5Y50          FDRE (Hold_fdre_C_D)         0.105     1.851    SEVENSEG/sevenseg_flash_div_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           1.977    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 cD/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cD/counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.366ns (73.149%)  route 0.134ns (26.851%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.594     1.477    cD/CLK
    SLICE_X4Y49          FDRE                                         r  cD/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y49          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  cD/counter_reg[10]/Q
                         net (fo=2, routed)           0.134     1.752    cD/counter_reg[10]
    SLICE_X4Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.912 r  cD/counter_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.912    cD/counter_reg[8]_i_1__1_n_0
    SLICE_X4Y50          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.977 r  cD/counter_reg[12]_i_1__1/O[2]
                         net (fo=1, routed)           0.000     1.977    cD/counter_reg[12]_i_1__1_n_5
    SLICE_X4Y50          FDRE                                         r  cD/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.863     1.990    cD/CLK
    SLICE_X4Y50          FDRE                                         r  cD/counter_reg[14]/C
                         clock pessimism             -0.244     1.746    
    SLICE_X4Y50          FDRE (Hold_fdre_C_D)         0.105     1.851    cD/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           1.977    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 SEVENSEG/sevenseg_flash_div_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEVENSEG/sevenseg_flash_div_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.394ns (78.351%)  route 0.109ns (21.649%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.594     1.477    SEVENSEG/CLK
    SLICE_X5Y49          FDRE                                         r  SEVENSEG/sevenseg_flash_div_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  SEVENSEG/sevenseg_flash_div_reg[15]/Q
                         net (fo=1, routed)           0.108     1.726    SEVENSEG/sevenseg_flash_div_reg_n_0_[15]
    SLICE_X5Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.886 r  SEVENSEG/sevenseg_flash_div_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.887    SEVENSEG/sevenseg_flash_div_reg[12]_i_1_n_0
    SLICE_X5Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.926 r  SEVENSEG/sevenseg_flash_div_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.926    SEVENSEG/sevenseg_flash_div_reg[16]_i_1_n_0
    SLICE_X5Y51          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.980 r  SEVENSEG/sevenseg_flash_div_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.980    SEVENSEG/sevenseg_flash_div_reg[20]_i_1_n_7
    SLICE_X5Y51          FDRE                                         r  SEVENSEG/sevenseg_flash_div_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.863     1.990    SEVENSEG/CLK
    SLICE_X5Y51          FDRE                                         r  SEVENSEG/sevenseg_flash_div_reg[20]/C
                         clock pessimism             -0.244     1.746    
    SLICE_X5Y51          FDRE (Hold_fdre_C_D)         0.105     1.851    SEVENSEG/sevenseg_flash_div_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           1.980    
  -------------------------------------------------------------------
                         slack                                  0.129    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X14Y31   flash_div_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X14Y33   flash_div_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X14Y33   flash_div_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X14Y34   flash_div_reg[12]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X14Y34   flash_div_reg[13]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X14Y34   flash_div_reg[14]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X14Y34   flash_div_reg[15]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X14Y35   flash_div_reg[16]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X14Y35   flash_div_reg[17]/C
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y55    ENGINE/GRID_RAM/mem_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y55    ENGINE/GRID_RAM/mem_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y55    ENGINE/GRID_RAM/mem_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y55    ENGINE/GRID_RAM/mem_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y55    ENGINE/GRID_RAM/mem_reg_0_127_1_1/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y55    ENGINE/GRID_RAM/mem_reg_0_127_1_1/HIGH/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y55    ENGINE/GRID_RAM/mem_reg_0_127_1_1/LOW/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y55    ENGINE/GRID_RAM/mem_reg_0_127_1_1/LOW/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y54    ENGINE/GRID_RAM/mem_reg_0_127_2_2/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y54    ENGINE/GRID_RAM/mem_reg_0_127_2_2/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y55    ENGINE/GRID_RAM/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y55    ENGINE/GRID_RAM/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y55    ENGINE/GRID_RAM/mem_reg_0_127_0_0/LOW/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y55    ENGINE/GRID_RAM/mem_reg_0_127_0_0/LOW/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y55    ENGINE/GRID_RAM/mem_reg_0_127_1_1/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y55    ENGINE/GRID_RAM/mem_reg_0_127_1_1/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y55    ENGINE/GRID_RAM/mem_reg_0_127_1_1/LOW/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y55    ENGINE/GRID_RAM/mem_reg_0_127_1_1/LOW/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y54    ENGINE/GRID_RAM/mem_reg_0_127_2_2/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y54    ENGINE/GRID_RAM/mem_reg_0_127_2_2/HIGH/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            52 Endpoints
Min Delay            52 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 VGA/v_count_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgaGreen[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        51.830ns  (logic 14.192ns (27.383%)  route 37.638ns (72.617%))
  Logic Levels:           40  (CARRY4=16 FDRE=1 LUT2=1 LUT3=3 LUT4=3 LUT5=5 LUT6=8 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y14          FDRE                         0.000     0.000 r  VGA/v_count_reg[7]/C
    SLICE_X3Y14          FDRE (Prop_fdre_C_Q)         0.594     0.594 f  VGA/v_count_reg[7]/Q
                         net (fo=81, routed)          3.381     3.975    VGA/v_count_reg_n_0_[7]
    SLICE_X13Y27         LUT4 (Prop_lut4_I1_O)        0.296     4.271 r  VGA/Vsync_OBUF_inst_i_2/O
                         net (fo=42, routed)          1.915     6.185    VGA/Vsync_OBUF_inst_i_2_n_0
    SLICE_X1Y15          LUT5 (Prop_lut5_I2_O)        0.124     6.309 r  VGA/vgaRed_OBUF[3]_inst_i_95/O
                         net (fo=56, routed)          1.634     7.943    VGA/vgaRed_OBUF[3]_inst_i_95_n_0
    SLICE_X2Y15          LUT6 (Prop_lut6_I0_O)        0.124     8.067 r  VGA/digit_value_reg[3]_i_846/O
                         net (fo=1, routed)           0.000     8.067    VGA/digit_value_reg[3]_i_846_n_0
    SLICE_X2Y15          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.600 r  VGA/digit_value_reg[3]_i_717/CO[3]
                         net (fo=1, routed)           0.000     8.600    VGA/digit_value_reg[3]_i_717_n_0
    SLICE_X2Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.717 r  VGA/digit_value_reg[3]_i_716/CO[3]
                         net (fo=1, routed)           0.000     8.717    VGA/digit_value_reg[3]_i_716_n_0
    SLICE_X2Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.834 r  VGA/font_row_reg[0]_i_92/CO[3]
                         net (fo=1, routed)           0.000     8.834    VGA/font_row_reg[0]_i_92_n_0
    SLICE_X2Y18          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.149 f  VGA/font_row_reg[0]_i_48/O[3]
                         net (fo=38, routed)          2.828    11.977    DRAW/digit_src81_in[15]
    SLICE_X5Y20          LUT4 (Prop_lut4_I1_O)        0.335    12.312 r  DRAW/digit_value_reg[3]_i_417/O
                         net (fo=4, routed)           1.369    13.682    DRAW/digit_value_reg[3]_i_417_n_0
    SLICE_X6Y19          LUT5 (Prop_lut5_I0_O)        0.326    14.008 r  DRAW/font_row_reg[0]_i_338/O
                         net (fo=1, routed)           0.000    14.008    DRAW/font_row_reg[0]_i_338_n_0
    SLICE_X6Y19          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.541 r  DRAW/font_row_reg[0]_i_261/CO[3]
                         net (fo=1, routed)           0.000    14.541    DRAW/font_row_reg[0]_i_261_n_0
    SLICE_X6Y20          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.760 r  DRAW/digit_value_reg[3]_i_723/O[0]
                         net (fo=2, routed)           1.243    16.003    DRAW/digit_value_reg[3]_i_723_n_7
    SLICE_X15Y18         LUT3 (Prop_lut3_I2_O)        0.323    16.326 r  DRAW/font_row_reg[0]_i_152/O
                         net (fo=2, routed)           1.143    17.469    DRAW/font_row_reg[0]_i_152_n_0
    SLICE_X8Y20          LUT4 (Prop_lut4_I3_O)        0.326    17.795 r  DRAW/font_row_reg[0]_i_156/O
                         net (fo=1, routed)           0.000    17.795    DRAW/font_row_reg[0]_i_156_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    18.373 r  DRAW/font_row_reg[0]_i_77/O[2]
                         net (fo=3, routed)           1.144    19.517    DRAW/font_row_reg[0]_i_77_n_5
    SLICE_X1Y20          LUT3 (Prop_lut3_I2_O)        0.301    19.818 r  DRAW/font_row_reg[0]_i_81/O
                         net (fo=2, routed)           0.652    20.470    DRAW/font_row_reg[0]_i_81_n_0
    SLICE_X1Y20          LUT5 (Prop_lut5_I4_O)        0.153    20.623 r  DRAW/font_row_reg[0]_i_33/O
                         net (fo=2, routed)           1.438    22.061    DRAW/font_row_reg[0]_i_33_n_0
    SLICE_X7Y20          LUT6 (Prop_lut6_I0_O)        0.327    22.388 r  DRAW/font_row_reg[0]_i_37/O
                         net (fo=1, routed)           0.000    22.388    DRAW/font_row_reg[0]_i_37_n_0
    SLICE_X7Y20          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.938 r  DRAW/font_row_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000    22.938    DRAW/font_row_reg[0]_i_12_n_0
    SLICE_X7Y21          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    23.272 r  DRAW/digit_value_reg[3]_i_56/O[1]
                         net (fo=7, routed)           1.754    25.026    DRAW/digit_value_reg[3]_i_132_0[1]
    SLICE_X9Y20          LUT2 (Prop_lut2_I1_O)        0.303    25.329 r  DRAW/font_row_reg[0]_i_352/O
                         net (fo=1, routed)           0.000    25.329    DRAW/font_row_reg[0]_i_352_n_0
    SLICE_X9Y20          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.879 r  DRAW/font_row_reg[0]_i_271/CO[3]
                         net (fo=1, routed)           0.000    25.879    DRAW/font_row_reg[0]_i_271_n_0
    SLICE_X9Y21          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    26.101 r  DRAW/font_row_reg[0]_i_179/O[0]
                         net (fo=3, routed)           1.020    27.121    DRAW/font_row_reg[0]_i_275_0[0]
    SLICE_X10Y20         LUT5 (Prop_lut5_I1_O)        0.299    27.420 r  DRAW/font_row_reg[0]_i_269/O
                         net (fo=1, routed)           0.000    27.420    DRAW/font_row_reg[0]_i_269_n_0
    SLICE_X10Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.953 r  DRAW/font_row_reg[0]_i_166/CO[3]
                         net (fo=1, routed)           0.000    27.953    DRAW/font_row_reg[0]_i_166_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.070 r  DRAW/font_row_reg[0]_i_83/CO[3]
                         net (fo=1, routed)           0.000    28.070    DRAW/font_row_reg[0]_i_83_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.187 r  DRAW/font_row_reg[0]_i_39/CO[3]
                         net (fo=1, routed)           0.000    28.187    DRAW/font_row_reg[0]_i_39_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.304 r  DRAW/font_row_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.304    DRAW/font_row_reg[0]_i_13_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.421 r  DRAW/font_row_reg[0]_i_9/CO[3]
                         net (fo=29, routed)          1.822    30.243    VGA/digit_value_reg[3]_i_133_0[0]
    SLICE_X8Y28          LUT6 (Prop_lut6_I1_O)        0.124    30.367 r  VGA/font_row_reg[0]_i_8/O
                         net (fo=141, routed)         6.250    36.617    ENGINE/SHADOW_REG/digit_value_reg[3]_i_304_0
    SLICE_X28Y51         LUT3 (Prop_lut3_I1_O)        0.152    36.769 r  ENGINE/SHADOW_REG/digit_value_reg[3]_i_599/O
                         net (fo=1, routed)           0.582    37.351    ENGINE/SHADOW_REG/digit_value_reg[3]_i_599_n_0
    SLICE_X28Y52         LUT6 (Prop_lut6_I5_O)        0.332    37.683 r  ENGINE/SHADOW_REG/digit_value_reg[3]_i_290/O
                         net (fo=1, routed)           1.321    39.004    ENGINE/SHADOW_REG/digit_value_reg[3]_i_290_n_0
    SLICE_X14Y56         LUT6 (Prop_lut6_I1_O)        0.124    39.128 r  ENGINE/SHADOW_REG/digit_value_reg[3]_i_161/O
                         net (fo=1, routed)           0.000    39.128    ENGINE/SHADOW_REG/digit_value_reg[3]_i_161_n_0
    SLICE_X14Y56         MUXF7 (Prop_muxf7_I0_O)      0.241    39.369 r  ENGINE/SHADOW_REG/digit_value_reg[3]_i_71/O
                         net (fo=1, routed)           0.000    39.369    ENGINE/SHADOW_REG/digit_value_reg[3]_i_71_n_0
    SLICE_X14Y56         MUXF8 (Prop_muxf8_I0_O)      0.098    39.467 r  ENGINE/SHADOW_REG/digit_value_reg[3]_i_20/O
                         net (fo=2, routed)           1.174    40.641    ENGINE/SHADOW_REG/digit_value_reg[3]_i_20_n_0
    SLICE_X10Y54         LUT5 (Prop_lut5_I0_O)        0.319    40.960 r  ENGINE/SHADOW_REG/digit_value_reg[3]_i_7/O
                         net (fo=2, routed)           0.914    41.874    ENGINE/SHADOW_REG/digit_value_reg[3]_i_7_n_0
    SLICE_X11Y51         LUT6 (Prop_lut6_I4_O)        0.124    41.998 f  ENGINE/SHADOW_REG/digit_value_reg[2]_i_1/O
                         net (fo=4, routed)           1.976    43.974    ENGINE/SHADOW_REG/mode_reg_1
    SLICE_X28Y39         LUT6 (Prop_lut6_I1_O)        0.124    44.098 f  ENGINE/SHADOW_REG/vgaGreen_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           1.260    45.358    VGA/draw_digit
    SLICE_X12Y36         LUT6 (Prop_lut6_I2_O)        0.124    45.482 r  VGA/vgaGreen_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           2.818    48.300    vgaBlue_OBUF[1]
    D17                  OBUF (Prop_obuf_I_O)         3.530    51.830 r  vgaGreen_OBUF[3]_inst/O
                         net (fo=0)                   0.000    51.830    vgaGreen[3]
    D17                                                               r  vgaGreen[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA/v_count_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgaGreen[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        51.153ns  (logic 14.167ns (27.696%)  route 36.986ns (72.304%))
  Logic Levels:           40  (CARRY4=16 FDRE=1 LUT2=1 LUT3=3 LUT4=3 LUT5=5 LUT6=8 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y14          FDRE                         0.000     0.000 r  VGA/v_count_reg[7]/C
    SLICE_X3Y14          FDRE (Prop_fdre_C_Q)         0.594     0.594 f  VGA/v_count_reg[7]/Q
                         net (fo=81, routed)          3.381     3.975    VGA/v_count_reg_n_0_[7]
    SLICE_X13Y27         LUT4 (Prop_lut4_I1_O)        0.296     4.271 r  VGA/Vsync_OBUF_inst_i_2/O
                         net (fo=42, routed)          1.915     6.185    VGA/Vsync_OBUF_inst_i_2_n_0
    SLICE_X1Y15          LUT5 (Prop_lut5_I2_O)        0.124     6.309 r  VGA/vgaRed_OBUF[3]_inst_i_95/O
                         net (fo=56, routed)          1.634     7.943    VGA/vgaRed_OBUF[3]_inst_i_95_n_0
    SLICE_X2Y15          LUT6 (Prop_lut6_I0_O)        0.124     8.067 r  VGA/digit_value_reg[3]_i_846/O
                         net (fo=1, routed)           0.000     8.067    VGA/digit_value_reg[3]_i_846_n_0
    SLICE_X2Y15          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.600 r  VGA/digit_value_reg[3]_i_717/CO[3]
                         net (fo=1, routed)           0.000     8.600    VGA/digit_value_reg[3]_i_717_n_0
    SLICE_X2Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.717 r  VGA/digit_value_reg[3]_i_716/CO[3]
                         net (fo=1, routed)           0.000     8.717    VGA/digit_value_reg[3]_i_716_n_0
    SLICE_X2Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.834 r  VGA/font_row_reg[0]_i_92/CO[3]
                         net (fo=1, routed)           0.000     8.834    VGA/font_row_reg[0]_i_92_n_0
    SLICE_X2Y18          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.149 f  VGA/font_row_reg[0]_i_48/O[3]
                         net (fo=38, routed)          2.828    11.977    DRAW/digit_src81_in[15]
    SLICE_X5Y20          LUT4 (Prop_lut4_I1_O)        0.335    12.312 r  DRAW/digit_value_reg[3]_i_417/O
                         net (fo=4, routed)           1.369    13.682    DRAW/digit_value_reg[3]_i_417_n_0
    SLICE_X6Y19          LUT5 (Prop_lut5_I0_O)        0.326    14.008 r  DRAW/font_row_reg[0]_i_338/O
                         net (fo=1, routed)           0.000    14.008    DRAW/font_row_reg[0]_i_338_n_0
    SLICE_X6Y19          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.541 r  DRAW/font_row_reg[0]_i_261/CO[3]
                         net (fo=1, routed)           0.000    14.541    DRAW/font_row_reg[0]_i_261_n_0
    SLICE_X6Y20          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.760 r  DRAW/digit_value_reg[3]_i_723/O[0]
                         net (fo=2, routed)           1.243    16.003    DRAW/digit_value_reg[3]_i_723_n_7
    SLICE_X15Y18         LUT3 (Prop_lut3_I2_O)        0.323    16.326 r  DRAW/font_row_reg[0]_i_152/O
                         net (fo=2, routed)           1.143    17.469    DRAW/font_row_reg[0]_i_152_n_0
    SLICE_X8Y20          LUT4 (Prop_lut4_I3_O)        0.326    17.795 r  DRAW/font_row_reg[0]_i_156/O
                         net (fo=1, routed)           0.000    17.795    DRAW/font_row_reg[0]_i_156_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    18.373 r  DRAW/font_row_reg[0]_i_77/O[2]
                         net (fo=3, routed)           1.144    19.517    DRAW/font_row_reg[0]_i_77_n_5
    SLICE_X1Y20          LUT3 (Prop_lut3_I2_O)        0.301    19.818 r  DRAW/font_row_reg[0]_i_81/O
                         net (fo=2, routed)           0.652    20.470    DRAW/font_row_reg[0]_i_81_n_0
    SLICE_X1Y20          LUT5 (Prop_lut5_I4_O)        0.153    20.623 r  DRAW/font_row_reg[0]_i_33/O
                         net (fo=2, routed)           1.438    22.061    DRAW/font_row_reg[0]_i_33_n_0
    SLICE_X7Y20          LUT6 (Prop_lut6_I0_O)        0.327    22.388 r  DRAW/font_row_reg[0]_i_37/O
                         net (fo=1, routed)           0.000    22.388    DRAW/font_row_reg[0]_i_37_n_0
    SLICE_X7Y20          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.938 r  DRAW/font_row_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000    22.938    DRAW/font_row_reg[0]_i_12_n_0
    SLICE_X7Y21          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    23.272 r  DRAW/digit_value_reg[3]_i_56/O[1]
                         net (fo=7, routed)           1.754    25.026    DRAW/digit_value_reg[3]_i_132_0[1]
    SLICE_X9Y20          LUT2 (Prop_lut2_I1_O)        0.303    25.329 r  DRAW/font_row_reg[0]_i_352/O
                         net (fo=1, routed)           0.000    25.329    DRAW/font_row_reg[0]_i_352_n_0
    SLICE_X9Y20          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.879 r  DRAW/font_row_reg[0]_i_271/CO[3]
                         net (fo=1, routed)           0.000    25.879    DRAW/font_row_reg[0]_i_271_n_0
    SLICE_X9Y21          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    26.101 r  DRAW/font_row_reg[0]_i_179/O[0]
                         net (fo=3, routed)           1.020    27.121    DRAW/font_row_reg[0]_i_275_0[0]
    SLICE_X10Y20         LUT5 (Prop_lut5_I1_O)        0.299    27.420 r  DRAW/font_row_reg[0]_i_269/O
                         net (fo=1, routed)           0.000    27.420    DRAW/font_row_reg[0]_i_269_n_0
    SLICE_X10Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.953 r  DRAW/font_row_reg[0]_i_166/CO[3]
                         net (fo=1, routed)           0.000    27.953    DRAW/font_row_reg[0]_i_166_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.070 r  DRAW/font_row_reg[0]_i_83/CO[3]
                         net (fo=1, routed)           0.000    28.070    DRAW/font_row_reg[0]_i_83_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.187 r  DRAW/font_row_reg[0]_i_39/CO[3]
                         net (fo=1, routed)           0.000    28.187    DRAW/font_row_reg[0]_i_39_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.304 r  DRAW/font_row_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.304    DRAW/font_row_reg[0]_i_13_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.421 r  DRAW/font_row_reg[0]_i_9/CO[3]
                         net (fo=29, routed)          1.822    30.243    VGA/digit_value_reg[3]_i_133_0[0]
    SLICE_X8Y28          LUT6 (Prop_lut6_I1_O)        0.124    30.367 r  VGA/font_row_reg[0]_i_8/O
                         net (fo=141, routed)         6.250    36.617    ENGINE/SHADOW_REG/digit_value_reg[3]_i_304_0
    SLICE_X28Y51         LUT3 (Prop_lut3_I1_O)        0.152    36.769 r  ENGINE/SHADOW_REG/digit_value_reg[3]_i_599/O
                         net (fo=1, routed)           0.582    37.351    ENGINE/SHADOW_REG/digit_value_reg[3]_i_599_n_0
    SLICE_X28Y52         LUT6 (Prop_lut6_I5_O)        0.332    37.683 r  ENGINE/SHADOW_REG/digit_value_reg[3]_i_290/O
                         net (fo=1, routed)           1.321    39.004    ENGINE/SHADOW_REG/digit_value_reg[3]_i_290_n_0
    SLICE_X14Y56         LUT6 (Prop_lut6_I1_O)        0.124    39.128 r  ENGINE/SHADOW_REG/digit_value_reg[3]_i_161/O
                         net (fo=1, routed)           0.000    39.128    ENGINE/SHADOW_REG/digit_value_reg[3]_i_161_n_0
    SLICE_X14Y56         MUXF7 (Prop_muxf7_I0_O)      0.241    39.369 r  ENGINE/SHADOW_REG/digit_value_reg[3]_i_71/O
                         net (fo=1, routed)           0.000    39.369    ENGINE/SHADOW_REG/digit_value_reg[3]_i_71_n_0
    SLICE_X14Y56         MUXF8 (Prop_muxf8_I0_O)      0.098    39.467 r  ENGINE/SHADOW_REG/digit_value_reg[3]_i_20/O
                         net (fo=2, routed)           1.174    40.641    ENGINE/SHADOW_REG/digit_value_reg[3]_i_20_n_0
    SLICE_X10Y54         LUT5 (Prop_lut5_I0_O)        0.319    40.960 r  ENGINE/SHADOW_REG/digit_value_reg[3]_i_7/O
                         net (fo=2, routed)           0.914    41.874    ENGINE/SHADOW_REG/digit_value_reg[3]_i_7_n_0
    SLICE_X11Y51         LUT6 (Prop_lut6_I4_O)        0.124    41.998 f  ENGINE/SHADOW_REG/digit_value_reg[2]_i_1/O
                         net (fo=4, routed)           1.976    43.974    ENGINE/SHADOW_REG/mode_reg_1
    SLICE_X28Y39         LUT6 (Prop_lut6_I1_O)        0.124    44.098 f  ENGINE/SHADOW_REG/vgaGreen_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           1.268    45.366    VGA/draw_digit
    SLICE_X12Y36         LUT6 (Prop_lut6_I1_O)        0.124    45.490 r  VGA/vgaGreen_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.158    47.648    vgaGreen_OBUF[1]
    H17                  OBUF (Prop_obuf_I_O)         3.505    51.153 r  vgaGreen_OBUF[1]_inst/O
                         net (fo=0)                   0.000    51.153    vgaGreen[1]
    H17                                                               r  vgaGreen[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA/v_count_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgaBlue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        51.129ns  (logic 14.165ns (27.705%)  route 36.963ns (72.295%))
  Logic Levels:           40  (CARRY4=16 FDRE=1 LUT2=1 LUT3=3 LUT4=3 LUT5=5 LUT6=8 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y14          FDRE                         0.000     0.000 r  VGA/v_count_reg[7]/C
    SLICE_X3Y14          FDRE (Prop_fdre_C_Q)         0.594     0.594 f  VGA/v_count_reg[7]/Q
                         net (fo=81, routed)          3.381     3.975    VGA/v_count_reg_n_0_[7]
    SLICE_X13Y27         LUT4 (Prop_lut4_I1_O)        0.296     4.271 r  VGA/Vsync_OBUF_inst_i_2/O
                         net (fo=42, routed)          1.915     6.185    VGA/Vsync_OBUF_inst_i_2_n_0
    SLICE_X1Y15          LUT5 (Prop_lut5_I2_O)        0.124     6.309 r  VGA/vgaRed_OBUF[3]_inst_i_95/O
                         net (fo=56, routed)          1.634     7.943    VGA/vgaRed_OBUF[3]_inst_i_95_n_0
    SLICE_X2Y15          LUT6 (Prop_lut6_I0_O)        0.124     8.067 r  VGA/digit_value_reg[3]_i_846/O
                         net (fo=1, routed)           0.000     8.067    VGA/digit_value_reg[3]_i_846_n_0
    SLICE_X2Y15          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.600 r  VGA/digit_value_reg[3]_i_717/CO[3]
                         net (fo=1, routed)           0.000     8.600    VGA/digit_value_reg[3]_i_717_n_0
    SLICE_X2Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.717 r  VGA/digit_value_reg[3]_i_716/CO[3]
                         net (fo=1, routed)           0.000     8.717    VGA/digit_value_reg[3]_i_716_n_0
    SLICE_X2Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.834 r  VGA/font_row_reg[0]_i_92/CO[3]
                         net (fo=1, routed)           0.000     8.834    VGA/font_row_reg[0]_i_92_n_0
    SLICE_X2Y18          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.149 f  VGA/font_row_reg[0]_i_48/O[3]
                         net (fo=38, routed)          2.828    11.977    DRAW/digit_src81_in[15]
    SLICE_X5Y20          LUT4 (Prop_lut4_I1_O)        0.335    12.312 r  DRAW/digit_value_reg[3]_i_417/O
                         net (fo=4, routed)           1.369    13.682    DRAW/digit_value_reg[3]_i_417_n_0
    SLICE_X6Y19          LUT5 (Prop_lut5_I0_O)        0.326    14.008 r  DRAW/font_row_reg[0]_i_338/O
                         net (fo=1, routed)           0.000    14.008    DRAW/font_row_reg[0]_i_338_n_0
    SLICE_X6Y19          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.541 r  DRAW/font_row_reg[0]_i_261/CO[3]
                         net (fo=1, routed)           0.000    14.541    DRAW/font_row_reg[0]_i_261_n_0
    SLICE_X6Y20          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.760 r  DRAW/digit_value_reg[3]_i_723/O[0]
                         net (fo=2, routed)           1.243    16.003    DRAW/digit_value_reg[3]_i_723_n_7
    SLICE_X15Y18         LUT3 (Prop_lut3_I2_O)        0.323    16.326 r  DRAW/font_row_reg[0]_i_152/O
                         net (fo=2, routed)           1.143    17.469    DRAW/font_row_reg[0]_i_152_n_0
    SLICE_X8Y20          LUT4 (Prop_lut4_I3_O)        0.326    17.795 r  DRAW/font_row_reg[0]_i_156/O
                         net (fo=1, routed)           0.000    17.795    DRAW/font_row_reg[0]_i_156_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    18.373 r  DRAW/font_row_reg[0]_i_77/O[2]
                         net (fo=3, routed)           1.144    19.517    DRAW/font_row_reg[0]_i_77_n_5
    SLICE_X1Y20          LUT3 (Prop_lut3_I2_O)        0.301    19.818 r  DRAW/font_row_reg[0]_i_81/O
                         net (fo=2, routed)           0.652    20.470    DRAW/font_row_reg[0]_i_81_n_0
    SLICE_X1Y20          LUT5 (Prop_lut5_I4_O)        0.153    20.623 r  DRAW/font_row_reg[0]_i_33/O
                         net (fo=2, routed)           1.438    22.061    DRAW/font_row_reg[0]_i_33_n_0
    SLICE_X7Y20          LUT6 (Prop_lut6_I0_O)        0.327    22.388 r  DRAW/font_row_reg[0]_i_37/O
                         net (fo=1, routed)           0.000    22.388    DRAW/font_row_reg[0]_i_37_n_0
    SLICE_X7Y20          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.938 r  DRAW/font_row_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000    22.938    DRAW/font_row_reg[0]_i_12_n_0
    SLICE_X7Y21          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    23.272 r  DRAW/digit_value_reg[3]_i_56/O[1]
                         net (fo=7, routed)           1.754    25.026    DRAW/digit_value_reg[3]_i_132_0[1]
    SLICE_X9Y20          LUT2 (Prop_lut2_I1_O)        0.303    25.329 r  DRAW/font_row_reg[0]_i_352/O
                         net (fo=1, routed)           0.000    25.329    DRAW/font_row_reg[0]_i_352_n_0
    SLICE_X9Y20          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.879 r  DRAW/font_row_reg[0]_i_271/CO[3]
                         net (fo=1, routed)           0.000    25.879    DRAW/font_row_reg[0]_i_271_n_0
    SLICE_X9Y21          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    26.101 r  DRAW/font_row_reg[0]_i_179/O[0]
                         net (fo=3, routed)           1.020    27.121    DRAW/font_row_reg[0]_i_275_0[0]
    SLICE_X10Y20         LUT5 (Prop_lut5_I1_O)        0.299    27.420 r  DRAW/font_row_reg[0]_i_269/O
                         net (fo=1, routed)           0.000    27.420    DRAW/font_row_reg[0]_i_269_n_0
    SLICE_X10Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.953 r  DRAW/font_row_reg[0]_i_166/CO[3]
                         net (fo=1, routed)           0.000    27.953    DRAW/font_row_reg[0]_i_166_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.070 r  DRAW/font_row_reg[0]_i_83/CO[3]
                         net (fo=1, routed)           0.000    28.070    DRAW/font_row_reg[0]_i_83_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.187 r  DRAW/font_row_reg[0]_i_39/CO[3]
                         net (fo=1, routed)           0.000    28.187    DRAW/font_row_reg[0]_i_39_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.304 r  DRAW/font_row_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.304    DRAW/font_row_reg[0]_i_13_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.421 r  DRAW/font_row_reg[0]_i_9/CO[3]
                         net (fo=29, routed)          1.822    30.243    VGA/digit_value_reg[3]_i_133_0[0]
    SLICE_X8Y28          LUT6 (Prop_lut6_I1_O)        0.124    30.367 r  VGA/font_row_reg[0]_i_8/O
                         net (fo=141, routed)         6.250    36.617    ENGINE/SHADOW_REG/digit_value_reg[3]_i_304_0
    SLICE_X28Y51         LUT3 (Prop_lut3_I1_O)        0.152    36.769 r  ENGINE/SHADOW_REG/digit_value_reg[3]_i_599/O
                         net (fo=1, routed)           0.582    37.351    ENGINE/SHADOW_REG/digit_value_reg[3]_i_599_n_0
    SLICE_X28Y52         LUT6 (Prop_lut6_I5_O)        0.332    37.683 r  ENGINE/SHADOW_REG/digit_value_reg[3]_i_290/O
                         net (fo=1, routed)           1.321    39.004    ENGINE/SHADOW_REG/digit_value_reg[3]_i_290_n_0
    SLICE_X14Y56         LUT6 (Prop_lut6_I1_O)        0.124    39.128 r  ENGINE/SHADOW_REG/digit_value_reg[3]_i_161/O
                         net (fo=1, routed)           0.000    39.128    ENGINE/SHADOW_REG/digit_value_reg[3]_i_161_n_0
    SLICE_X14Y56         MUXF7 (Prop_muxf7_I0_O)      0.241    39.369 r  ENGINE/SHADOW_REG/digit_value_reg[3]_i_71/O
                         net (fo=1, routed)           0.000    39.369    ENGINE/SHADOW_REG/digit_value_reg[3]_i_71_n_0
    SLICE_X14Y56         MUXF8 (Prop_muxf8_I0_O)      0.098    39.467 r  ENGINE/SHADOW_REG/digit_value_reg[3]_i_20/O
                         net (fo=2, routed)           1.174    40.641    ENGINE/SHADOW_REG/digit_value_reg[3]_i_20_n_0
    SLICE_X10Y54         LUT5 (Prop_lut5_I0_O)        0.319    40.960 r  ENGINE/SHADOW_REG/digit_value_reg[3]_i_7/O
                         net (fo=2, routed)           0.914    41.874    ENGINE/SHADOW_REG/digit_value_reg[3]_i_7_n_0
    SLICE_X11Y51         LUT6 (Prop_lut6_I4_O)        0.124    41.998 f  ENGINE/SHADOW_REG/digit_value_reg[2]_i_1/O
                         net (fo=4, routed)           1.976    43.974    ENGINE/SHADOW_REG/mode_reg_1
    SLICE_X28Y39         LUT6 (Prop_lut6_I1_O)        0.124    44.098 f  ENGINE/SHADOW_REG/vgaGreen_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           1.260    45.358    VGA/draw_digit
    SLICE_X12Y36         LUT6 (Prop_lut6_I2_O)        0.124    45.482 r  VGA/vgaGreen_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           2.143    47.625    vgaBlue_OBUF[1]
    L18                  OBUF (Prop_obuf_I_O)         3.503    51.129 r  vgaBlue_OBUF[1]_inst/O
                         net (fo=0)                   0.000    51.129    vgaBlue[1]
    L18                                                               r  vgaBlue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA/v_count_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgaRed[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        50.814ns  (logic 14.164ns (27.875%)  route 36.649ns (72.125%))
  Logic Levels:           40  (CARRY4=16 FDRE=1 LUT2=1 LUT3=3 LUT4=3 LUT5=5 LUT6=8 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y14          FDRE                         0.000     0.000 r  VGA/v_count_reg[7]/C
    SLICE_X3Y14          FDRE (Prop_fdre_C_Q)         0.594     0.594 f  VGA/v_count_reg[7]/Q
                         net (fo=81, routed)          3.381     3.975    VGA/v_count_reg_n_0_[7]
    SLICE_X13Y27         LUT4 (Prop_lut4_I1_O)        0.296     4.271 r  VGA/Vsync_OBUF_inst_i_2/O
                         net (fo=42, routed)          1.915     6.185    VGA/Vsync_OBUF_inst_i_2_n_0
    SLICE_X1Y15          LUT5 (Prop_lut5_I2_O)        0.124     6.309 r  VGA/vgaRed_OBUF[3]_inst_i_95/O
                         net (fo=56, routed)          1.634     7.943    VGA/vgaRed_OBUF[3]_inst_i_95_n_0
    SLICE_X2Y15          LUT6 (Prop_lut6_I0_O)        0.124     8.067 r  VGA/digit_value_reg[3]_i_846/O
                         net (fo=1, routed)           0.000     8.067    VGA/digit_value_reg[3]_i_846_n_0
    SLICE_X2Y15          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.600 r  VGA/digit_value_reg[3]_i_717/CO[3]
                         net (fo=1, routed)           0.000     8.600    VGA/digit_value_reg[3]_i_717_n_0
    SLICE_X2Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.717 r  VGA/digit_value_reg[3]_i_716/CO[3]
                         net (fo=1, routed)           0.000     8.717    VGA/digit_value_reg[3]_i_716_n_0
    SLICE_X2Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.834 r  VGA/font_row_reg[0]_i_92/CO[3]
                         net (fo=1, routed)           0.000     8.834    VGA/font_row_reg[0]_i_92_n_0
    SLICE_X2Y18          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.149 f  VGA/font_row_reg[0]_i_48/O[3]
                         net (fo=38, routed)          2.828    11.977    DRAW/digit_src81_in[15]
    SLICE_X5Y20          LUT4 (Prop_lut4_I1_O)        0.335    12.312 r  DRAW/digit_value_reg[3]_i_417/O
                         net (fo=4, routed)           1.369    13.682    DRAW/digit_value_reg[3]_i_417_n_0
    SLICE_X6Y19          LUT5 (Prop_lut5_I0_O)        0.326    14.008 r  DRAW/font_row_reg[0]_i_338/O
                         net (fo=1, routed)           0.000    14.008    DRAW/font_row_reg[0]_i_338_n_0
    SLICE_X6Y19          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.541 r  DRAW/font_row_reg[0]_i_261/CO[3]
                         net (fo=1, routed)           0.000    14.541    DRAW/font_row_reg[0]_i_261_n_0
    SLICE_X6Y20          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.760 r  DRAW/digit_value_reg[3]_i_723/O[0]
                         net (fo=2, routed)           1.243    16.003    DRAW/digit_value_reg[3]_i_723_n_7
    SLICE_X15Y18         LUT3 (Prop_lut3_I2_O)        0.323    16.326 r  DRAW/font_row_reg[0]_i_152/O
                         net (fo=2, routed)           1.143    17.469    DRAW/font_row_reg[0]_i_152_n_0
    SLICE_X8Y20          LUT4 (Prop_lut4_I3_O)        0.326    17.795 r  DRAW/font_row_reg[0]_i_156/O
                         net (fo=1, routed)           0.000    17.795    DRAW/font_row_reg[0]_i_156_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    18.373 r  DRAW/font_row_reg[0]_i_77/O[2]
                         net (fo=3, routed)           1.144    19.517    DRAW/font_row_reg[0]_i_77_n_5
    SLICE_X1Y20          LUT3 (Prop_lut3_I2_O)        0.301    19.818 r  DRAW/font_row_reg[0]_i_81/O
                         net (fo=2, routed)           0.652    20.470    DRAW/font_row_reg[0]_i_81_n_0
    SLICE_X1Y20          LUT5 (Prop_lut5_I4_O)        0.153    20.623 r  DRAW/font_row_reg[0]_i_33/O
                         net (fo=2, routed)           1.438    22.061    DRAW/font_row_reg[0]_i_33_n_0
    SLICE_X7Y20          LUT6 (Prop_lut6_I0_O)        0.327    22.388 r  DRAW/font_row_reg[0]_i_37/O
                         net (fo=1, routed)           0.000    22.388    DRAW/font_row_reg[0]_i_37_n_0
    SLICE_X7Y20          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.938 r  DRAW/font_row_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000    22.938    DRAW/font_row_reg[0]_i_12_n_0
    SLICE_X7Y21          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    23.272 r  DRAW/digit_value_reg[3]_i_56/O[1]
                         net (fo=7, routed)           1.754    25.026    DRAW/digit_value_reg[3]_i_132_0[1]
    SLICE_X9Y20          LUT2 (Prop_lut2_I1_O)        0.303    25.329 r  DRAW/font_row_reg[0]_i_352/O
                         net (fo=1, routed)           0.000    25.329    DRAW/font_row_reg[0]_i_352_n_0
    SLICE_X9Y20          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.879 r  DRAW/font_row_reg[0]_i_271/CO[3]
                         net (fo=1, routed)           0.000    25.879    DRAW/font_row_reg[0]_i_271_n_0
    SLICE_X9Y21          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    26.101 r  DRAW/font_row_reg[0]_i_179/O[0]
                         net (fo=3, routed)           1.020    27.121    DRAW/font_row_reg[0]_i_275_0[0]
    SLICE_X10Y20         LUT5 (Prop_lut5_I1_O)        0.299    27.420 r  DRAW/font_row_reg[0]_i_269/O
                         net (fo=1, routed)           0.000    27.420    DRAW/font_row_reg[0]_i_269_n_0
    SLICE_X10Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.953 r  DRAW/font_row_reg[0]_i_166/CO[3]
                         net (fo=1, routed)           0.000    27.953    DRAW/font_row_reg[0]_i_166_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.070 r  DRAW/font_row_reg[0]_i_83/CO[3]
                         net (fo=1, routed)           0.000    28.070    DRAW/font_row_reg[0]_i_83_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.187 r  DRAW/font_row_reg[0]_i_39/CO[3]
                         net (fo=1, routed)           0.000    28.187    DRAW/font_row_reg[0]_i_39_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.304 r  DRAW/font_row_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.304    DRAW/font_row_reg[0]_i_13_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.421 r  DRAW/font_row_reg[0]_i_9/CO[3]
                         net (fo=29, routed)          1.822    30.243    VGA/digit_value_reg[3]_i_133_0[0]
    SLICE_X8Y28          LUT6 (Prop_lut6_I1_O)        0.124    30.367 r  VGA/font_row_reg[0]_i_8/O
                         net (fo=141, routed)         6.250    36.617    ENGINE/SHADOW_REG/digit_value_reg[3]_i_304_0
    SLICE_X28Y51         LUT3 (Prop_lut3_I1_O)        0.152    36.769 r  ENGINE/SHADOW_REG/digit_value_reg[3]_i_599/O
                         net (fo=1, routed)           0.582    37.351    ENGINE/SHADOW_REG/digit_value_reg[3]_i_599_n_0
    SLICE_X28Y52         LUT6 (Prop_lut6_I5_O)        0.332    37.683 r  ENGINE/SHADOW_REG/digit_value_reg[3]_i_290/O
                         net (fo=1, routed)           1.321    39.004    ENGINE/SHADOW_REG/digit_value_reg[3]_i_290_n_0
    SLICE_X14Y56         LUT6 (Prop_lut6_I1_O)        0.124    39.128 r  ENGINE/SHADOW_REG/digit_value_reg[3]_i_161/O
                         net (fo=1, routed)           0.000    39.128    ENGINE/SHADOW_REG/digit_value_reg[3]_i_161_n_0
    SLICE_X14Y56         MUXF7 (Prop_muxf7_I0_O)      0.241    39.369 r  ENGINE/SHADOW_REG/digit_value_reg[3]_i_71/O
                         net (fo=1, routed)           0.000    39.369    ENGINE/SHADOW_REG/digit_value_reg[3]_i_71_n_0
    SLICE_X14Y56         MUXF8 (Prop_muxf8_I0_O)      0.098    39.467 r  ENGINE/SHADOW_REG/digit_value_reg[3]_i_20/O
                         net (fo=2, routed)           1.174    40.641    ENGINE/SHADOW_REG/digit_value_reg[3]_i_20_n_0
    SLICE_X10Y54         LUT5 (Prop_lut5_I0_O)        0.319    40.960 r  ENGINE/SHADOW_REG/digit_value_reg[3]_i_7/O
                         net (fo=2, routed)           0.914    41.874    ENGINE/SHADOW_REG/digit_value_reg[3]_i_7_n_0
    SLICE_X11Y51         LUT6 (Prop_lut6_I4_O)        0.124    41.998 f  ENGINE/SHADOW_REG/digit_value_reg[2]_i_1/O
                         net (fo=4, routed)           1.727    43.725    ENGINE/SHADOW_REG/mode_reg_1
    SLICE_X15Y37         LUT6 (Prop_lut6_I4_O)        0.124    43.849 f  ENGINE/SHADOW_REG/vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=5, routed)           0.919    44.768    VGA/vgaBlue[2]
    SLICE_X12Y35         LUT6 (Prop_lut6_I0_O)        0.124    44.892 r  VGA/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           2.419    47.311    vgaBlue_OBUF[3]
    N19                  OBUF (Prop_obuf_I_O)         3.502    50.814 r  vgaRed_OBUF[3]_inst/O
                         net (fo=0)                   0.000    50.814    vgaRed[3]
    N19                                                               r  vgaRed[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA/v_count_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgaRed[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        50.750ns  (logic 14.181ns (27.943%)  route 36.569ns (72.057%))
  Logic Levels:           40  (CARRY4=16 FDRE=1 LUT2=1 LUT3=3 LUT4=3 LUT5=5 LUT6=8 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y14          FDRE                         0.000     0.000 r  VGA/v_count_reg[7]/C
    SLICE_X3Y14          FDRE (Prop_fdre_C_Q)         0.594     0.594 f  VGA/v_count_reg[7]/Q
                         net (fo=81, routed)          3.381     3.975    VGA/v_count_reg_n_0_[7]
    SLICE_X13Y27         LUT4 (Prop_lut4_I1_O)        0.296     4.271 r  VGA/Vsync_OBUF_inst_i_2/O
                         net (fo=42, routed)          1.915     6.185    VGA/Vsync_OBUF_inst_i_2_n_0
    SLICE_X1Y15          LUT5 (Prop_lut5_I2_O)        0.124     6.309 r  VGA/vgaRed_OBUF[3]_inst_i_95/O
                         net (fo=56, routed)          1.634     7.943    VGA/vgaRed_OBUF[3]_inst_i_95_n_0
    SLICE_X2Y15          LUT6 (Prop_lut6_I0_O)        0.124     8.067 r  VGA/digit_value_reg[3]_i_846/O
                         net (fo=1, routed)           0.000     8.067    VGA/digit_value_reg[3]_i_846_n_0
    SLICE_X2Y15          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.600 r  VGA/digit_value_reg[3]_i_717/CO[3]
                         net (fo=1, routed)           0.000     8.600    VGA/digit_value_reg[3]_i_717_n_0
    SLICE_X2Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.717 r  VGA/digit_value_reg[3]_i_716/CO[3]
                         net (fo=1, routed)           0.000     8.717    VGA/digit_value_reg[3]_i_716_n_0
    SLICE_X2Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.834 r  VGA/font_row_reg[0]_i_92/CO[3]
                         net (fo=1, routed)           0.000     8.834    VGA/font_row_reg[0]_i_92_n_0
    SLICE_X2Y18          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.149 f  VGA/font_row_reg[0]_i_48/O[3]
                         net (fo=38, routed)          2.828    11.977    DRAW/digit_src81_in[15]
    SLICE_X5Y20          LUT4 (Prop_lut4_I1_O)        0.335    12.312 r  DRAW/digit_value_reg[3]_i_417/O
                         net (fo=4, routed)           1.369    13.682    DRAW/digit_value_reg[3]_i_417_n_0
    SLICE_X6Y19          LUT5 (Prop_lut5_I0_O)        0.326    14.008 r  DRAW/font_row_reg[0]_i_338/O
                         net (fo=1, routed)           0.000    14.008    DRAW/font_row_reg[0]_i_338_n_0
    SLICE_X6Y19          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.541 r  DRAW/font_row_reg[0]_i_261/CO[3]
                         net (fo=1, routed)           0.000    14.541    DRAW/font_row_reg[0]_i_261_n_0
    SLICE_X6Y20          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.760 r  DRAW/digit_value_reg[3]_i_723/O[0]
                         net (fo=2, routed)           1.243    16.003    DRAW/digit_value_reg[3]_i_723_n_7
    SLICE_X15Y18         LUT3 (Prop_lut3_I2_O)        0.323    16.326 r  DRAW/font_row_reg[0]_i_152/O
                         net (fo=2, routed)           1.143    17.469    DRAW/font_row_reg[0]_i_152_n_0
    SLICE_X8Y20          LUT4 (Prop_lut4_I3_O)        0.326    17.795 r  DRAW/font_row_reg[0]_i_156/O
                         net (fo=1, routed)           0.000    17.795    DRAW/font_row_reg[0]_i_156_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    18.373 r  DRAW/font_row_reg[0]_i_77/O[2]
                         net (fo=3, routed)           1.144    19.517    DRAW/font_row_reg[0]_i_77_n_5
    SLICE_X1Y20          LUT3 (Prop_lut3_I2_O)        0.301    19.818 r  DRAW/font_row_reg[0]_i_81/O
                         net (fo=2, routed)           0.652    20.470    DRAW/font_row_reg[0]_i_81_n_0
    SLICE_X1Y20          LUT5 (Prop_lut5_I4_O)        0.153    20.623 r  DRAW/font_row_reg[0]_i_33/O
                         net (fo=2, routed)           1.438    22.061    DRAW/font_row_reg[0]_i_33_n_0
    SLICE_X7Y20          LUT6 (Prop_lut6_I0_O)        0.327    22.388 r  DRAW/font_row_reg[0]_i_37/O
                         net (fo=1, routed)           0.000    22.388    DRAW/font_row_reg[0]_i_37_n_0
    SLICE_X7Y20          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.938 r  DRAW/font_row_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000    22.938    DRAW/font_row_reg[0]_i_12_n_0
    SLICE_X7Y21          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    23.272 r  DRAW/digit_value_reg[3]_i_56/O[1]
                         net (fo=7, routed)           1.754    25.026    DRAW/digit_value_reg[3]_i_132_0[1]
    SLICE_X9Y20          LUT2 (Prop_lut2_I1_O)        0.303    25.329 r  DRAW/font_row_reg[0]_i_352/O
                         net (fo=1, routed)           0.000    25.329    DRAW/font_row_reg[0]_i_352_n_0
    SLICE_X9Y20          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.879 r  DRAW/font_row_reg[0]_i_271/CO[3]
                         net (fo=1, routed)           0.000    25.879    DRAW/font_row_reg[0]_i_271_n_0
    SLICE_X9Y21          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    26.101 r  DRAW/font_row_reg[0]_i_179/O[0]
                         net (fo=3, routed)           1.020    27.121    DRAW/font_row_reg[0]_i_275_0[0]
    SLICE_X10Y20         LUT5 (Prop_lut5_I1_O)        0.299    27.420 r  DRAW/font_row_reg[0]_i_269/O
                         net (fo=1, routed)           0.000    27.420    DRAW/font_row_reg[0]_i_269_n_0
    SLICE_X10Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.953 r  DRAW/font_row_reg[0]_i_166/CO[3]
                         net (fo=1, routed)           0.000    27.953    DRAW/font_row_reg[0]_i_166_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.070 r  DRAW/font_row_reg[0]_i_83/CO[3]
                         net (fo=1, routed)           0.000    28.070    DRAW/font_row_reg[0]_i_83_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.187 r  DRAW/font_row_reg[0]_i_39/CO[3]
                         net (fo=1, routed)           0.000    28.187    DRAW/font_row_reg[0]_i_39_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.304 r  DRAW/font_row_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.304    DRAW/font_row_reg[0]_i_13_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.421 r  DRAW/font_row_reg[0]_i_9/CO[3]
                         net (fo=29, routed)          1.822    30.243    VGA/digit_value_reg[3]_i_133_0[0]
    SLICE_X8Y28          LUT6 (Prop_lut6_I1_O)        0.124    30.367 r  VGA/font_row_reg[0]_i_8/O
                         net (fo=141, routed)         6.250    36.617    ENGINE/SHADOW_REG/digit_value_reg[3]_i_304_0
    SLICE_X28Y51         LUT3 (Prop_lut3_I1_O)        0.152    36.769 r  ENGINE/SHADOW_REG/digit_value_reg[3]_i_599/O
                         net (fo=1, routed)           0.582    37.351    ENGINE/SHADOW_REG/digit_value_reg[3]_i_599_n_0
    SLICE_X28Y52         LUT6 (Prop_lut6_I5_O)        0.332    37.683 r  ENGINE/SHADOW_REG/digit_value_reg[3]_i_290/O
                         net (fo=1, routed)           1.321    39.004    ENGINE/SHADOW_REG/digit_value_reg[3]_i_290_n_0
    SLICE_X14Y56         LUT6 (Prop_lut6_I1_O)        0.124    39.128 r  ENGINE/SHADOW_REG/digit_value_reg[3]_i_161/O
                         net (fo=1, routed)           0.000    39.128    ENGINE/SHADOW_REG/digit_value_reg[3]_i_161_n_0
    SLICE_X14Y56         MUXF7 (Prop_muxf7_I0_O)      0.241    39.369 r  ENGINE/SHADOW_REG/digit_value_reg[3]_i_71/O
                         net (fo=1, routed)           0.000    39.369    ENGINE/SHADOW_REG/digit_value_reg[3]_i_71_n_0
    SLICE_X14Y56         MUXF8 (Prop_muxf8_I0_O)      0.098    39.467 r  ENGINE/SHADOW_REG/digit_value_reg[3]_i_20/O
                         net (fo=2, routed)           1.174    40.641    ENGINE/SHADOW_REG/digit_value_reg[3]_i_20_n_0
    SLICE_X10Y54         LUT5 (Prop_lut5_I0_O)        0.319    40.960 r  ENGINE/SHADOW_REG/digit_value_reg[3]_i_7/O
                         net (fo=2, routed)           0.914    41.874    ENGINE/SHADOW_REG/digit_value_reg[3]_i_7_n_0
    SLICE_X11Y51         LUT6 (Prop_lut6_I4_O)        0.124    41.998 f  ENGINE/SHADOW_REG/digit_value_reg[2]_i_1/O
                         net (fo=4, routed)           1.727    43.725    ENGINE/SHADOW_REG/mode_reg_1
    SLICE_X15Y37         LUT6 (Prop_lut6_I4_O)        0.124    43.849 f  ENGINE/SHADOW_REG/vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=5, routed)           0.614    44.463    VGA/vgaBlue[2]
    SLICE_X12Y35         LUT6 (Prop_lut6_I1_O)        0.124    44.587 r  VGA/vgaRed_OBUF[1]_inst_i_1/O
                         net (fo=3, routed)           2.644    47.231    vgaGreen_OBUF[0]
    H19                  OBUF (Prop_obuf_I_O)         3.519    50.750 r  vgaRed_OBUF[1]_inst/O
                         net (fo=0)                   0.000    50.750    vgaRed[1]
    H19                                                               r  vgaRed[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA/v_count_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgaGreen[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        50.705ns  (logic 14.191ns (27.988%)  route 36.514ns (72.012%))
  Logic Levels:           40  (CARRY4=16 FDRE=1 LUT2=1 LUT3=3 LUT4=3 LUT5=5 LUT6=8 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y14          FDRE                         0.000     0.000 r  VGA/v_count_reg[7]/C
    SLICE_X3Y14          FDRE (Prop_fdre_C_Q)         0.594     0.594 f  VGA/v_count_reg[7]/Q
                         net (fo=81, routed)          3.381     3.975    VGA/v_count_reg_n_0_[7]
    SLICE_X13Y27         LUT4 (Prop_lut4_I1_O)        0.296     4.271 r  VGA/Vsync_OBUF_inst_i_2/O
                         net (fo=42, routed)          1.915     6.185    VGA/Vsync_OBUF_inst_i_2_n_0
    SLICE_X1Y15          LUT5 (Prop_lut5_I2_O)        0.124     6.309 r  VGA/vgaRed_OBUF[3]_inst_i_95/O
                         net (fo=56, routed)          1.634     7.943    VGA/vgaRed_OBUF[3]_inst_i_95_n_0
    SLICE_X2Y15          LUT6 (Prop_lut6_I0_O)        0.124     8.067 r  VGA/digit_value_reg[3]_i_846/O
                         net (fo=1, routed)           0.000     8.067    VGA/digit_value_reg[3]_i_846_n_0
    SLICE_X2Y15          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.600 r  VGA/digit_value_reg[3]_i_717/CO[3]
                         net (fo=1, routed)           0.000     8.600    VGA/digit_value_reg[3]_i_717_n_0
    SLICE_X2Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.717 r  VGA/digit_value_reg[3]_i_716/CO[3]
                         net (fo=1, routed)           0.000     8.717    VGA/digit_value_reg[3]_i_716_n_0
    SLICE_X2Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.834 r  VGA/font_row_reg[0]_i_92/CO[3]
                         net (fo=1, routed)           0.000     8.834    VGA/font_row_reg[0]_i_92_n_0
    SLICE_X2Y18          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.149 f  VGA/font_row_reg[0]_i_48/O[3]
                         net (fo=38, routed)          2.828    11.977    DRAW/digit_src81_in[15]
    SLICE_X5Y20          LUT4 (Prop_lut4_I1_O)        0.335    12.312 r  DRAW/digit_value_reg[3]_i_417/O
                         net (fo=4, routed)           1.369    13.682    DRAW/digit_value_reg[3]_i_417_n_0
    SLICE_X6Y19          LUT5 (Prop_lut5_I0_O)        0.326    14.008 r  DRAW/font_row_reg[0]_i_338/O
                         net (fo=1, routed)           0.000    14.008    DRAW/font_row_reg[0]_i_338_n_0
    SLICE_X6Y19          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.541 r  DRAW/font_row_reg[0]_i_261/CO[3]
                         net (fo=1, routed)           0.000    14.541    DRAW/font_row_reg[0]_i_261_n_0
    SLICE_X6Y20          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.760 r  DRAW/digit_value_reg[3]_i_723/O[0]
                         net (fo=2, routed)           1.243    16.003    DRAW/digit_value_reg[3]_i_723_n_7
    SLICE_X15Y18         LUT3 (Prop_lut3_I2_O)        0.323    16.326 r  DRAW/font_row_reg[0]_i_152/O
                         net (fo=2, routed)           1.143    17.469    DRAW/font_row_reg[0]_i_152_n_0
    SLICE_X8Y20          LUT4 (Prop_lut4_I3_O)        0.326    17.795 r  DRAW/font_row_reg[0]_i_156/O
                         net (fo=1, routed)           0.000    17.795    DRAW/font_row_reg[0]_i_156_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    18.373 r  DRAW/font_row_reg[0]_i_77/O[2]
                         net (fo=3, routed)           1.144    19.517    DRAW/font_row_reg[0]_i_77_n_5
    SLICE_X1Y20          LUT3 (Prop_lut3_I2_O)        0.301    19.818 r  DRAW/font_row_reg[0]_i_81/O
                         net (fo=2, routed)           0.652    20.470    DRAW/font_row_reg[0]_i_81_n_0
    SLICE_X1Y20          LUT5 (Prop_lut5_I4_O)        0.153    20.623 r  DRAW/font_row_reg[0]_i_33/O
                         net (fo=2, routed)           1.438    22.061    DRAW/font_row_reg[0]_i_33_n_0
    SLICE_X7Y20          LUT6 (Prop_lut6_I0_O)        0.327    22.388 r  DRAW/font_row_reg[0]_i_37/O
                         net (fo=1, routed)           0.000    22.388    DRAW/font_row_reg[0]_i_37_n_0
    SLICE_X7Y20          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.938 r  DRAW/font_row_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000    22.938    DRAW/font_row_reg[0]_i_12_n_0
    SLICE_X7Y21          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    23.272 r  DRAW/digit_value_reg[3]_i_56/O[1]
                         net (fo=7, routed)           1.754    25.026    DRAW/digit_value_reg[3]_i_132_0[1]
    SLICE_X9Y20          LUT2 (Prop_lut2_I1_O)        0.303    25.329 r  DRAW/font_row_reg[0]_i_352/O
                         net (fo=1, routed)           0.000    25.329    DRAW/font_row_reg[0]_i_352_n_0
    SLICE_X9Y20          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.879 r  DRAW/font_row_reg[0]_i_271/CO[3]
                         net (fo=1, routed)           0.000    25.879    DRAW/font_row_reg[0]_i_271_n_0
    SLICE_X9Y21          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    26.101 r  DRAW/font_row_reg[0]_i_179/O[0]
                         net (fo=3, routed)           1.020    27.121    DRAW/font_row_reg[0]_i_275_0[0]
    SLICE_X10Y20         LUT5 (Prop_lut5_I1_O)        0.299    27.420 r  DRAW/font_row_reg[0]_i_269/O
                         net (fo=1, routed)           0.000    27.420    DRAW/font_row_reg[0]_i_269_n_0
    SLICE_X10Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.953 r  DRAW/font_row_reg[0]_i_166/CO[3]
                         net (fo=1, routed)           0.000    27.953    DRAW/font_row_reg[0]_i_166_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.070 r  DRAW/font_row_reg[0]_i_83/CO[3]
                         net (fo=1, routed)           0.000    28.070    DRAW/font_row_reg[0]_i_83_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.187 r  DRAW/font_row_reg[0]_i_39/CO[3]
                         net (fo=1, routed)           0.000    28.187    DRAW/font_row_reg[0]_i_39_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.304 r  DRAW/font_row_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.304    DRAW/font_row_reg[0]_i_13_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.421 r  DRAW/font_row_reg[0]_i_9/CO[3]
                         net (fo=29, routed)          1.822    30.243    VGA/digit_value_reg[3]_i_133_0[0]
    SLICE_X8Y28          LUT6 (Prop_lut6_I1_O)        0.124    30.367 r  VGA/font_row_reg[0]_i_8/O
                         net (fo=141, routed)         6.250    36.617    ENGINE/SHADOW_REG/digit_value_reg[3]_i_304_0
    SLICE_X28Y51         LUT3 (Prop_lut3_I1_O)        0.152    36.769 r  ENGINE/SHADOW_REG/digit_value_reg[3]_i_599/O
                         net (fo=1, routed)           0.582    37.351    ENGINE/SHADOW_REG/digit_value_reg[3]_i_599_n_0
    SLICE_X28Y52         LUT6 (Prop_lut6_I5_O)        0.332    37.683 r  ENGINE/SHADOW_REG/digit_value_reg[3]_i_290/O
                         net (fo=1, routed)           1.321    39.004    ENGINE/SHADOW_REG/digit_value_reg[3]_i_290_n_0
    SLICE_X14Y56         LUT6 (Prop_lut6_I1_O)        0.124    39.128 r  ENGINE/SHADOW_REG/digit_value_reg[3]_i_161/O
                         net (fo=1, routed)           0.000    39.128    ENGINE/SHADOW_REG/digit_value_reg[3]_i_161_n_0
    SLICE_X14Y56         MUXF7 (Prop_muxf7_I0_O)      0.241    39.369 r  ENGINE/SHADOW_REG/digit_value_reg[3]_i_71/O
                         net (fo=1, routed)           0.000    39.369    ENGINE/SHADOW_REG/digit_value_reg[3]_i_71_n_0
    SLICE_X14Y56         MUXF8 (Prop_muxf8_I0_O)      0.098    39.467 r  ENGINE/SHADOW_REG/digit_value_reg[3]_i_20/O
                         net (fo=2, routed)           1.174    40.641    ENGINE/SHADOW_REG/digit_value_reg[3]_i_20_n_0
    SLICE_X10Y54         LUT5 (Prop_lut5_I0_O)        0.319    40.960 r  ENGINE/SHADOW_REG/digit_value_reg[3]_i_7/O
                         net (fo=2, routed)           0.914    41.874    ENGINE/SHADOW_REG/digit_value_reg[3]_i_7_n_0
    SLICE_X11Y51         LUT6 (Prop_lut6_I4_O)        0.124    41.998 f  ENGINE/SHADOW_REG/digit_value_reg[2]_i_1/O
                         net (fo=4, routed)           1.727    43.725    ENGINE/SHADOW_REG/mode_reg_1
    SLICE_X15Y37         LUT6 (Prop_lut6_I4_O)        0.124    43.849 f  ENGINE/SHADOW_REG/vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=5, routed)           0.923    44.773    VGA/vgaBlue[2]
    SLICE_X12Y36         LUT6 (Prop_lut6_I2_O)        0.124    44.897 r  VGA/vgaRed_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           2.279    47.176    vgaGreen_OBUF[2]
    G17                  OBUF (Prop_obuf_I_O)         3.529    50.705 r  vgaGreen_OBUF[2]_inst/O
                         net (fo=0)                   0.000    50.705    vgaGreen[2]
    G17                                                               r  vgaGreen[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA/v_count_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgaRed[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        50.603ns  (logic 14.186ns (28.033%)  route 36.417ns (71.967%))
  Logic Levels:           40  (CARRY4=16 FDRE=1 LUT2=1 LUT3=3 LUT4=3 LUT5=5 LUT6=8 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y14          FDRE                         0.000     0.000 r  VGA/v_count_reg[7]/C
    SLICE_X3Y14          FDRE (Prop_fdre_C_Q)         0.594     0.594 f  VGA/v_count_reg[7]/Q
                         net (fo=81, routed)          3.381     3.975    VGA/v_count_reg_n_0_[7]
    SLICE_X13Y27         LUT4 (Prop_lut4_I1_O)        0.296     4.271 r  VGA/Vsync_OBUF_inst_i_2/O
                         net (fo=42, routed)          1.915     6.185    VGA/Vsync_OBUF_inst_i_2_n_0
    SLICE_X1Y15          LUT5 (Prop_lut5_I2_O)        0.124     6.309 r  VGA/vgaRed_OBUF[3]_inst_i_95/O
                         net (fo=56, routed)          1.634     7.943    VGA/vgaRed_OBUF[3]_inst_i_95_n_0
    SLICE_X2Y15          LUT6 (Prop_lut6_I0_O)        0.124     8.067 r  VGA/digit_value_reg[3]_i_846/O
                         net (fo=1, routed)           0.000     8.067    VGA/digit_value_reg[3]_i_846_n_0
    SLICE_X2Y15          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.600 r  VGA/digit_value_reg[3]_i_717/CO[3]
                         net (fo=1, routed)           0.000     8.600    VGA/digit_value_reg[3]_i_717_n_0
    SLICE_X2Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.717 r  VGA/digit_value_reg[3]_i_716/CO[3]
                         net (fo=1, routed)           0.000     8.717    VGA/digit_value_reg[3]_i_716_n_0
    SLICE_X2Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.834 r  VGA/font_row_reg[0]_i_92/CO[3]
                         net (fo=1, routed)           0.000     8.834    VGA/font_row_reg[0]_i_92_n_0
    SLICE_X2Y18          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.149 f  VGA/font_row_reg[0]_i_48/O[3]
                         net (fo=38, routed)          2.828    11.977    DRAW/digit_src81_in[15]
    SLICE_X5Y20          LUT4 (Prop_lut4_I1_O)        0.335    12.312 r  DRAW/digit_value_reg[3]_i_417/O
                         net (fo=4, routed)           1.369    13.682    DRAW/digit_value_reg[3]_i_417_n_0
    SLICE_X6Y19          LUT5 (Prop_lut5_I0_O)        0.326    14.008 r  DRAW/font_row_reg[0]_i_338/O
                         net (fo=1, routed)           0.000    14.008    DRAW/font_row_reg[0]_i_338_n_0
    SLICE_X6Y19          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.541 r  DRAW/font_row_reg[0]_i_261/CO[3]
                         net (fo=1, routed)           0.000    14.541    DRAW/font_row_reg[0]_i_261_n_0
    SLICE_X6Y20          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.760 r  DRAW/digit_value_reg[3]_i_723/O[0]
                         net (fo=2, routed)           1.243    16.003    DRAW/digit_value_reg[3]_i_723_n_7
    SLICE_X15Y18         LUT3 (Prop_lut3_I2_O)        0.323    16.326 r  DRAW/font_row_reg[0]_i_152/O
                         net (fo=2, routed)           1.143    17.469    DRAW/font_row_reg[0]_i_152_n_0
    SLICE_X8Y20          LUT4 (Prop_lut4_I3_O)        0.326    17.795 r  DRAW/font_row_reg[0]_i_156/O
                         net (fo=1, routed)           0.000    17.795    DRAW/font_row_reg[0]_i_156_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    18.373 r  DRAW/font_row_reg[0]_i_77/O[2]
                         net (fo=3, routed)           1.144    19.517    DRAW/font_row_reg[0]_i_77_n_5
    SLICE_X1Y20          LUT3 (Prop_lut3_I2_O)        0.301    19.818 r  DRAW/font_row_reg[0]_i_81/O
                         net (fo=2, routed)           0.652    20.470    DRAW/font_row_reg[0]_i_81_n_0
    SLICE_X1Y20          LUT5 (Prop_lut5_I4_O)        0.153    20.623 r  DRAW/font_row_reg[0]_i_33/O
                         net (fo=2, routed)           1.438    22.061    DRAW/font_row_reg[0]_i_33_n_0
    SLICE_X7Y20          LUT6 (Prop_lut6_I0_O)        0.327    22.388 r  DRAW/font_row_reg[0]_i_37/O
                         net (fo=1, routed)           0.000    22.388    DRAW/font_row_reg[0]_i_37_n_0
    SLICE_X7Y20          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.938 r  DRAW/font_row_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000    22.938    DRAW/font_row_reg[0]_i_12_n_0
    SLICE_X7Y21          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    23.272 r  DRAW/digit_value_reg[3]_i_56/O[1]
                         net (fo=7, routed)           1.754    25.026    DRAW/digit_value_reg[3]_i_132_0[1]
    SLICE_X9Y20          LUT2 (Prop_lut2_I1_O)        0.303    25.329 r  DRAW/font_row_reg[0]_i_352/O
                         net (fo=1, routed)           0.000    25.329    DRAW/font_row_reg[0]_i_352_n_0
    SLICE_X9Y20          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.879 r  DRAW/font_row_reg[0]_i_271/CO[3]
                         net (fo=1, routed)           0.000    25.879    DRAW/font_row_reg[0]_i_271_n_0
    SLICE_X9Y21          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    26.101 r  DRAW/font_row_reg[0]_i_179/O[0]
                         net (fo=3, routed)           1.020    27.121    DRAW/font_row_reg[0]_i_275_0[0]
    SLICE_X10Y20         LUT5 (Prop_lut5_I1_O)        0.299    27.420 r  DRAW/font_row_reg[0]_i_269/O
                         net (fo=1, routed)           0.000    27.420    DRAW/font_row_reg[0]_i_269_n_0
    SLICE_X10Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.953 r  DRAW/font_row_reg[0]_i_166/CO[3]
                         net (fo=1, routed)           0.000    27.953    DRAW/font_row_reg[0]_i_166_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.070 r  DRAW/font_row_reg[0]_i_83/CO[3]
                         net (fo=1, routed)           0.000    28.070    DRAW/font_row_reg[0]_i_83_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.187 r  DRAW/font_row_reg[0]_i_39/CO[3]
                         net (fo=1, routed)           0.000    28.187    DRAW/font_row_reg[0]_i_39_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.304 r  DRAW/font_row_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.304    DRAW/font_row_reg[0]_i_13_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.421 r  DRAW/font_row_reg[0]_i_9/CO[3]
                         net (fo=29, routed)          1.822    30.243    VGA/digit_value_reg[3]_i_133_0[0]
    SLICE_X8Y28          LUT6 (Prop_lut6_I1_O)        0.124    30.367 r  VGA/font_row_reg[0]_i_8/O
                         net (fo=141, routed)         6.250    36.617    ENGINE/SHADOW_REG/digit_value_reg[3]_i_304_0
    SLICE_X28Y51         LUT3 (Prop_lut3_I1_O)        0.152    36.769 r  ENGINE/SHADOW_REG/digit_value_reg[3]_i_599/O
                         net (fo=1, routed)           0.582    37.351    ENGINE/SHADOW_REG/digit_value_reg[3]_i_599_n_0
    SLICE_X28Y52         LUT6 (Prop_lut6_I5_O)        0.332    37.683 r  ENGINE/SHADOW_REG/digit_value_reg[3]_i_290/O
                         net (fo=1, routed)           1.321    39.004    ENGINE/SHADOW_REG/digit_value_reg[3]_i_290_n_0
    SLICE_X14Y56         LUT6 (Prop_lut6_I1_O)        0.124    39.128 r  ENGINE/SHADOW_REG/digit_value_reg[3]_i_161/O
                         net (fo=1, routed)           0.000    39.128    ENGINE/SHADOW_REG/digit_value_reg[3]_i_161_n_0
    SLICE_X14Y56         MUXF7 (Prop_muxf7_I0_O)      0.241    39.369 r  ENGINE/SHADOW_REG/digit_value_reg[3]_i_71/O
                         net (fo=1, routed)           0.000    39.369    ENGINE/SHADOW_REG/digit_value_reg[3]_i_71_n_0
    SLICE_X14Y56         MUXF8 (Prop_muxf8_I0_O)      0.098    39.467 r  ENGINE/SHADOW_REG/digit_value_reg[3]_i_20/O
                         net (fo=2, routed)           1.174    40.641    ENGINE/SHADOW_REG/digit_value_reg[3]_i_20_n_0
    SLICE_X10Y54         LUT5 (Prop_lut5_I0_O)        0.319    40.960 r  ENGINE/SHADOW_REG/digit_value_reg[3]_i_7/O
                         net (fo=2, routed)           0.914    41.874    ENGINE/SHADOW_REG/digit_value_reg[3]_i_7_n_0
    SLICE_X11Y51         LUT6 (Prop_lut6_I4_O)        0.124    41.998 f  ENGINE/SHADOW_REG/digit_value_reg[2]_i_1/O
                         net (fo=4, routed)           1.727    43.725    ENGINE/SHADOW_REG/mode_reg_1
    SLICE_X15Y37         LUT6 (Prop_lut6_I4_O)        0.124    43.849 f  ENGINE/SHADOW_REG/vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=5, routed)           0.614    44.463    VGA/vgaBlue[2]
    SLICE_X12Y35         LUT6 (Prop_lut6_I1_O)        0.124    44.587 r  VGA/vgaRed_OBUF[1]_inst_i_1/O
                         net (fo=3, routed)           2.492    47.079    vgaGreen_OBUF[0]
    G19                  OBUF (Prop_obuf_I_O)         3.524    50.603 r  vgaRed_OBUF[0]_inst/O
                         net (fo=0)                   0.000    50.603    vgaRed[0]
    G19                                                               r  vgaRed[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA/v_count_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgaRed[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        50.558ns  (logic 14.186ns (28.058%)  route 36.373ns (71.942%))
  Logic Levels:           40  (CARRY4=16 FDRE=1 LUT2=1 LUT3=3 LUT4=3 LUT5=5 LUT6=8 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y14          FDRE                         0.000     0.000 r  VGA/v_count_reg[7]/C
    SLICE_X3Y14          FDRE (Prop_fdre_C_Q)         0.594     0.594 f  VGA/v_count_reg[7]/Q
                         net (fo=81, routed)          3.381     3.975    VGA/v_count_reg_n_0_[7]
    SLICE_X13Y27         LUT4 (Prop_lut4_I1_O)        0.296     4.271 r  VGA/Vsync_OBUF_inst_i_2/O
                         net (fo=42, routed)          1.915     6.185    VGA/Vsync_OBUF_inst_i_2_n_0
    SLICE_X1Y15          LUT5 (Prop_lut5_I2_O)        0.124     6.309 r  VGA/vgaRed_OBUF[3]_inst_i_95/O
                         net (fo=56, routed)          1.634     7.943    VGA/vgaRed_OBUF[3]_inst_i_95_n_0
    SLICE_X2Y15          LUT6 (Prop_lut6_I0_O)        0.124     8.067 r  VGA/digit_value_reg[3]_i_846/O
                         net (fo=1, routed)           0.000     8.067    VGA/digit_value_reg[3]_i_846_n_0
    SLICE_X2Y15          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.600 r  VGA/digit_value_reg[3]_i_717/CO[3]
                         net (fo=1, routed)           0.000     8.600    VGA/digit_value_reg[3]_i_717_n_0
    SLICE_X2Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.717 r  VGA/digit_value_reg[3]_i_716/CO[3]
                         net (fo=1, routed)           0.000     8.717    VGA/digit_value_reg[3]_i_716_n_0
    SLICE_X2Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.834 r  VGA/font_row_reg[0]_i_92/CO[3]
                         net (fo=1, routed)           0.000     8.834    VGA/font_row_reg[0]_i_92_n_0
    SLICE_X2Y18          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.149 f  VGA/font_row_reg[0]_i_48/O[3]
                         net (fo=38, routed)          2.828    11.977    DRAW/digit_src81_in[15]
    SLICE_X5Y20          LUT4 (Prop_lut4_I1_O)        0.335    12.312 r  DRAW/digit_value_reg[3]_i_417/O
                         net (fo=4, routed)           1.369    13.682    DRAW/digit_value_reg[3]_i_417_n_0
    SLICE_X6Y19          LUT5 (Prop_lut5_I0_O)        0.326    14.008 r  DRAW/font_row_reg[0]_i_338/O
                         net (fo=1, routed)           0.000    14.008    DRAW/font_row_reg[0]_i_338_n_0
    SLICE_X6Y19          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.541 r  DRAW/font_row_reg[0]_i_261/CO[3]
                         net (fo=1, routed)           0.000    14.541    DRAW/font_row_reg[0]_i_261_n_0
    SLICE_X6Y20          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.760 r  DRAW/digit_value_reg[3]_i_723/O[0]
                         net (fo=2, routed)           1.243    16.003    DRAW/digit_value_reg[3]_i_723_n_7
    SLICE_X15Y18         LUT3 (Prop_lut3_I2_O)        0.323    16.326 r  DRAW/font_row_reg[0]_i_152/O
                         net (fo=2, routed)           1.143    17.469    DRAW/font_row_reg[0]_i_152_n_0
    SLICE_X8Y20          LUT4 (Prop_lut4_I3_O)        0.326    17.795 r  DRAW/font_row_reg[0]_i_156/O
                         net (fo=1, routed)           0.000    17.795    DRAW/font_row_reg[0]_i_156_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    18.373 r  DRAW/font_row_reg[0]_i_77/O[2]
                         net (fo=3, routed)           1.144    19.517    DRAW/font_row_reg[0]_i_77_n_5
    SLICE_X1Y20          LUT3 (Prop_lut3_I2_O)        0.301    19.818 r  DRAW/font_row_reg[0]_i_81/O
                         net (fo=2, routed)           0.652    20.470    DRAW/font_row_reg[0]_i_81_n_0
    SLICE_X1Y20          LUT5 (Prop_lut5_I4_O)        0.153    20.623 r  DRAW/font_row_reg[0]_i_33/O
                         net (fo=2, routed)           1.438    22.061    DRAW/font_row_reg[0]_i_33_n_0
    SLICE_X7Y20          LUT6 (Prop_lut6_I0_O)        0.327    22.388 r  DRAW/font_row_reg[0]_i_37/O
                         net (fo=1, routed)           0.000    22.388    DRAW/font_row_reg[0]_i_37_n_0
    SLICE_X7Y20          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.938 r  DRAW/font_row_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000    22.938    DRAW/font_row_reg[0]_i_12_n_0
    SLICE_X7Y21          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    23.272 r  DRAW/digit_value_reg[3]_i_56/O[1]
                         net (fo=7, routed)           1.754    25.026    DRAW/digit_value_reg[3]_i_132_0[1]
    SLICE_X9Y20          LUT2 (Prop_lut2_I1_O)        0.303    25.329 r  DRAW/font_row_reg[0]_i_352/O
                         net (fo=1, routed)           0.000    25.329    DRAW/font_row_reg[0]_i_352_n_0
    SLICE_X9Y20          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.879 r  DRAW/font_row_reg[0]_i_271/CO[3]
                         net (fo=1, routed)           0.000    25.879    DRAW/font_row_reg[0]_i_271_n_0
    SLICE_X9Y21          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    26.101 r  DRAW/font_row_reg[0]_i_179/O[0]
                         net (fo=3, routed)           1.020    27.121    DRAW/font_row_reg[0]_i_275_0[0]
    SLICE_X10Y20         LUT5 (Prop_lut5_I1_O)        0.299    27.420 r  DRAW/font_row_reg[0]_i_269/O
                         net (fo=1, routed)           0.000    27.420    DRAW/font_row_reg[0]_i_269_n_0
    SLICE_X10Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.953 r  DRAW/font_row_reg[0]_i_166/CO[3]
                         net (fo=1, routed)           0.000    27.953    DRAW/font_row_reg[0]_i_166_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.070 r  DRAW/font_row_reg[0]_i_83/CO[3]
                         net (fo=1, routed)           0.000    28.070    DRAW/font_row_reg[0]_i_83_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.187 r  DRAW/font_row_reg[0]_i_39/CO[3]
                         net (fo=1, routed)           0.000    28.187    DRAW/font_row_reg[0]_i_39_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.304 r  DRAW/font_row_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.304    DRAW/font_row_reg[0]_i_13_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.421 r  DRAW/font_row_reg[0]_i_9/CO[3]
                         net (fo=29, routed)          1.822    30.243    VGA/digit_value_reg[3]_i_133_0[0]
    SLICE_X8Y28          LUT6 (Prop_lut6_I1_O)        0.124    30.367 r  VGA/font_row_reg[0]_i_8/O
                         net (fo=141, routed)         6.250    36.617    ENGINE/SHADOW_REG/digit_value_reg[3]_i_304_0
    SLICE_X28Y51         LUT3 (Prop_lut3_I1_O)        0.152    36.769 r  ENGINE/SHADOW_REG/digit_value_reg[3]_i_599/O
                         net (fo=1, routed)           0.582    37.351    ENGINE/SHADOW_REG/digit_value_reg[3]_i_599_n_0
    SLICE_X28Y52         LUT6 (Prop_lut6_I5_O)        0.332    37.683 r  ENGINE/SHADOW_REG/digit_value_reg[3]_i_290/O
                         net (fo=1, routed)           1.321    39.004    ENGINE/SHADOW_REG/digit_value_reg[3]_i_290_n_0
    SLICE_X14Y56         LUT6 (Prop_lut6_I1_O)        0.124    39.128 r  ENGINE/SHADOW_REG/digit_value_reg[3]_i_161/O
                         net (fo=1, routed)           0.000    39.128    ENGINE/SHADOW_REG/digit_value_reg[3]_i_161_n_0
    SLICE_X14Y56         MUXF7 (Prop_muxf7_I0_O)      0.241    39.369 r  ENGINE/SHADOW_REG/digit_value_reg[3]_i_71/O
                         net (fo=1, routed)           0.000    39.369    ENGINE/SHADOW_REG/digit_value_reg[3]_i_71_n_0
    SLICE_X14Y56         MUXF8 (Prop_muxf8_I0_O)      0.098    39.467 r  ENGINE/SHADOW_REG/digit_value_reg[3]_i_20/O
                         net (fo=2, routed)           1.174    40.641    ENGINE/SHADOW_REG/digit_value_reg[3]_i_20_n_0
    SLICE_X10Y54         LUT5 (Prop_lut5_I0_O)        0.319    40.960 r  ENGINE/SHADOW_REG/digit_value_reg[3]_i_7/O
                         net (fo=2, routed)           0.914    41.874    ENGINE/SHADOW_REG/digit_value_reg[3]_i_7_n_0
    SLICE_X11Y51         LUT6 (Prop_lut6_I4_O)        0.124    41.998 f  ENGINE/SHADOW_REG/digit_value_reg[2]_i_1/O
                         net (fo=4, routed)           1.727    43.725    ENGINE/SHADOW_REG/mode_reg_1
    SLICE_X15Y37         LUT6 (Prop_lut6_I4_O)        0.124    43.849 f  ENGINE/SHADOW_REG/vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=5, routed)           0.923    44.773    VGA/vgaBlue[2]
    SLICE_X12Y36         LUT6 (Prop_lut6_I2_O)        0.124    44.897 r  VGA/vgaRed_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           2.138    47.035    vgaGreen_OBUF[2]
    J19                  OBUF (Prop_obuf_I_O)         3.524    50.558 r  vgaRed_OBUF[2]_inst/O
                         net (fo=0)                   0.000    50.558    vgaRed[2]
    J19                                                               r  vgaRed[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA/v_count_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgaBlue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        50.549ns  (logic 14.187ns (28.065%)  route 36.362ns (71.935%))
  Logic Levels:           40  (CARRY4=16 FDRE=1 LUT2=1 LUT3=3 LUT4=3 LUT5=5 LUT6=8 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y14          FDRE                         0.000     0.000 r  VGA/v_count_reg[7]/C
    SLICE_X3Y14          FDRE (Prop_fdre_C_Q)         0.594     0.594 f  VGA/v_count_reg[7]/Q
                         net (fo=81, routed)          3.381     3.975    VGA/v_count_reg_n_0_[7]
    SLICE_X13Y27         LUT4 (Prop_lut4_I1_O)        0.296     4.271 r  VGA/Vsync_OBUF_inst_i_2/O
                         net (fo=42, routed)          1.915     6.185    VGA/Vsync_OBUF_inst_i_2_n_0
    SLICE_X1Y15          LUT5 (Prop_lut5_I2_O)        0.124     6.309 r  VGA/vgaRed_OBUF[3]_inst_i_95/O
                         net (fo=56, routed)          1.634     7.943    VGA/vgaRed_OBUF[3]_inst_i_95_n_0
    SLICE_X2Y15          LUT6 (Prop_lut6_I0_O)        0.124     8.067 r  VGA/digit_value_reg[3]_i_846/O
                         net (fo=1, routed)           0.000     8.067    VGA/digit_value_reg[3]_i_846_n_0
    SLICE_X2Y15          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.600 r  VGA/digit_value_reg[3]_i_717/CO[3]
                         net (fo=1, routed)           0.000     8.600    VGA/digit_value_reg[3]_i_717_n_0
    SLICE_X2Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.717 r  VGA/digit_value_reg[3]_i_716/CO[3]
                         net (fo=1, routed)           0.000     8.717    VGA/digit_value_reg[3]_i_716_n_0
    SLICE_X2Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.834 r  VGA/font_row_reg[0]_i_92/CO[3]
                         net (fo=1, routed)           0.000     8.834    VGA/font_row_reg[0]_i_92_n_0
    SLICE_X2Y18          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.149 f  VGA/font_row_reg[0]_i_48/O[3]
                         net (fo=38, routed)          2.828    11.977    DRAW/digit_src81_in[15]
    SLICE_X5Y20          LUT4 (Prop_lut4_I1_O)        0.335    12.312 r  DRAW/digit_value_reg[3]_i_417/O
                         net (fo=4, routed)           1.369    13.682    DRAW/digit_value_reg[3]_i_417_n_0
    SLICE_X6Y19          LUT5 (Prop_lut5_I0_O)        0.326    14.008 r  DRAW/font_row_reg[0]_i_338/O
                         net (fo=1, routed)           0.000    14.008    DRAW/font_row_reg[0]_i_338_n_0
    SLICE_X6Y19          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.541 r  DRAW/font_row_reg[0]_i_261/CO[3]
                         net (fo=1, routed)           0.000    14.541    DRAW/font_row_reg[0]_i_261_n_0
    SLICE_X6Y20          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.760 r  DRAW/digit_value_reg[3]_i_723/O[0]
                         net (fo=2, routed)           1.243    16.003    DRAW/digit_value_reg[3]_i_723_n_7
    SLICE_X15Y18         LUT3 (Prop_lut3_I2_O)        0.323    16.326 r  DRAW/font_row_reg[0]_i_152/O
                         net (fo=2, routed)           1.143    17.469    DRAW/font_row_reg[0]_i_152_n_0
    SLICE_X8Y20          LUT4 (Prop_lut4_I3_O)        0.326    17.795 r  DRAW/font_row_reg[0]_i_156/O
                         net (fo=1, routed)           0.000    17.795    DRAW/font_row_reg[0]_i_156_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    18.373 r  DRAW/font_row_reg[0]_i_77/O[2]
                         net (fo=3, routed)           1.144    19.517    DRAW/font_row_reg[0]_i_77_n_5
    SLICE_X1Y20          LUT3 (Prop_lut3_I2_O)        0.301    19.818 r  DRAW/font_row_reg[0]_i_81/O
                         net (fo=2, routed)           0.652    20.470    DRAW/font_row_reg[0]_i_81_n_0
    SLICE_X1Y20          LUT5 (Prop_lut5_I4_O)        0.153    20.623 r  DRAW/font_row_reg[0]_i_33/O
                         net (fo=2, routed)           1.438    22.061    DRAW/font_row_reg[0]_i_33_n_0
    SLICE_X7Y20          LUT6 (Prop_lut6_I0_O)        0.327    22.388 r  DRAW/font_row_reg[0]_i_37/O
                         net (fo=1, routed)           0.000    22.388    DRAW/font_row_reg[0]_i_37_n_0
    SLICE_X7Y20          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.938 r  DRAW/font_row_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000    22.938    DRAW/font_row_reg[0]_i_12_n_0
    SLICE_X7Y21          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    23.272 r  DRAW/digit_value_reg[3]_i_56/O[1]
                         net (fo=7, routed)           1.754    25.026    DRAW/digit_value_reg[3]_i_132_0[1]
    SLICE_X9Y20          LUT2 (Prop_lut2_I1_O)        0.303    25.329 r  DRAW/font_row_reg[0]_i_352/O
                         net (fo=1, routed)           0.000    25.329    DRAW/font_row_reg[0]_i_352_n_0
    SLICE_X9Y20          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.879 r  DRAW/font_row_reg[0]_i_271/CO[3]
                         net (fo=1, routed)           0.000    25.879    DRAW/font_row_reg[0]_i_271_n_0
    SLICE_X9Y21          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    26.101 r  DRAW/font_row_reg[0]_i_179/O[0]
                         net (fo=3, routed)           1.020    27.121    DRAW/font_row_reg[0]_i_275_0[0]
    SLICE_X10Y20         LUT5 (Prop_lut5_I1_O)        0.299    27.420 r  DRAW/font_row_reg[0]_i_269/O
                         net (fo=1, routed)           0.000    27.420    DRAW/font_row_reg[0]_i_269_n_0
    SLICE_X10Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.953 r  DRAW/font_row_reg[0]_i_166/CO[3]
                         net (fo=1, routed)           0.000    27.953    DRAW/font_row_reg[0]_i_166_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.070 r  DRAW/font_row_reg[0]_i_83/CO[3]
                         net (fo=1, routed)           0.000    28.070    DRAW/font_row_reg[0]_i_83_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.187 r  DRAW/font_row_reg[0]_i_39/CO[3]
                         net (fo=1, routed)           0.000    28.187    DRAW/font_row_reg[0]_i_39_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.304 r  DRAW/font_row_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.304    DRAW/font_row_reg[0]_i_13_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.421 r  DRAW/font_row_reg[0]_i_9/CO[3]
                         net (fo=29, routed)          1.822    30.243    VGA/digit_value_reg[3]_i_133_0[0]
    SLICE_X8Y28          LUT6 (Prop_lut6_I1_O)        0.124    30.367 r  VGA/font_row_reg[0]_i_8/O
                         net (fo=141, routed)         6.250    36.617    ENGINE/SHADOW_REG/digit_value_reg[3]_i_304_0
    SLICE_X28Y51         LUT3 (Prop_lut3_I1_O)        0.152    36.769 r  ENGINE/SHADOW_REG/digit_value_reg[3]_i_599/O
                         net (fo=1, routed)           0.582    37.351    ENGINE/SHADOW_REG/digit_value_reg[3]_i_599_n_0
    SLICE_X28Y52         LUT6 (Prop_lut6_I5_O)        0.332    37.683 r  ENGINE/SHADOW_REG/digit_value_reg[3]_i_290/O
                         net (fo=1, routed)           1.321    39.004    ENGINE/SHADOW_REG/digit_value_reg[3]_i_290_n_0
    SLICE_X14Y56         LUT6 (Prop_lut6_I1_O)        0.124    39.128 r  ENGINE/SHADOW_REG/digit_value_reg[3]_i_161/O
                         net (fo=1, routed)           0.000    39.128    ENGINE/SHADOW_REG/digit_value_reg[3]_i_161_n_0
    SLICE_X14Y56         MUXF7 (Prop_muxf7_I0_O)      0.241    39.369 r  ENGINE/SHADOW_REG/digit_value_reg[3]_i_71/O
                         net (fo=1, routed)           0.000    39.369    ENGINE/SHADOW_REG/digit_value_reg[3]_i_71_n_0
    SLICE_X14Y56         MUXF8 (Prop_muxf8_I0_O)      0.098    39.467 r  ENGINE/SHADOW_REG/digit_value_reg[3]_i_20/O
                         net (fo=2, routed)           1.174    40.641    ENGINE/SHADOW_REG/digit_value_reg[3]_i_20_n_0
    SLICE_X10Y54         LUT5 (Prop_lut5_I0_O)        0.319    40.960 r  ENGINE/SHADOW_REG/digit_value_reg[3]_i_7/O
                         net (fo=2, routed)           0.914    41.874    ENGINE/SHADOW_REG/digit_value_reg[3]_i_7_n_0
    SLICE_X11Y51         LUT6 (Prop_lut6_I4_O)        0.124    41.998 f  ENGINE/SHADOW_REG/digit_value_reg[2]_i_1/O
                         net (fo=4, routed)           1.727    43.725    ENGINE/SHADOW_REG/mode_reg_1
    SLICE_X15Y37         LUT6 (Prop_lut6_I4_O)        0.124    43.849 f  ENGINE/SHADOW_REG/vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=5, routed)           0.919    44.768    VGA/vgaBlue[2]
    SLICE_X12Y35         LUT6 (Prop_lut6_I0_O)        0.124    44.892 r  VGA/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           2.132    47.024    vgaBlue_OBUF[3]
    J18                  OBUF (Prop_obuf_I_O)         3.525    50.549 r  vgaBlue_OBUF[3]_inst/O
                         net (fo=0)                   0.000    50.549    vgaBlue[3]
    J18                                                               r  vgaBlue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA/v_count_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgaBlue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        50.260ns  (logic 14.157ns (28.168%)  route 36.103ns (71.832%))
  Logic Levels:           40  (CARRY4=16 FDRE=1 LUT2=1 LUT3=3 LUT4=3 LUT5=5 LUT6=8 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y14          FDRE                         0.000     0.000 r  VGA/v_count_reg[7]/C
    SLICE_X3Y14          FDRE (Prop_fdre_C_Q)         0.594     0.594 f  VGA/v_count_reg[7]/Q
                         net (fo=81, routed)          3.381     3.975    VGA/v_count_reg_n_0_[7]
    SLICE_X13Y27         LUT4 (Prop_lut4_I1_O)        0.296     4.271 r  VGA/Vsync_OBUF_inst_i_2/O
                         net (fo=42, routed)          1.915     6.185    VGA/Vsync_OBUF_inst_i_2_n_0
    SLICE_X1Y15          LUT5 (Prop_lut5_I2_O)        0.124     6.309 r  VGA/vgaRed_OBUF[3]_inst_i_95/O
                         net (fo=56, routed)          1.634     7.943    VGA/vgaRed_OBUF[3]_inst_i_95_n_0
    SLICE_X2Y15          LUT6 (Prop_lut6_I0_O)        0.124     8.067 r  VGA/digit_value_reg[3]_i_846/O
                         net (fo=1, routed)           0.000     8.067    VGA/digit_value_reg[3]_i_846_n_0
    SLICE_X2Y15          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.600 r  VGA/digit_value_reg[3]_i_717/CO[3]
                         net (fo=1, routed)           0.000     8.600    VGA/digit_value_reg[3]_i_717_n_0
    SLICE_X2Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.717 r  VGA/digit_value_reg[3]_i_716/CO[3]
                         net (fo=1, routed)           0.000     8.717    VGA/digit_value_reg[3]_i_716_n_0
    SLICE_X2Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.834 r  VGA/font_row_reg[0]_i_92/CO[3]
                         net (fo=1, routed)           0.000     8.834    VGA/font_row_reg[0]_i_92_n_0
    SLICE_X2Y18          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.149 f  VGA/font_row_reg[0]_i_48/O[3]
                         net (fo=38, routed)          2.828    11.977    DRAW/digit_src81_in[15]
    SLICE_X5Y20          LUT4 (Prop_lut4_I1_O)        0.335    12.312 r  DRAW/digit_value_reg[3]_i_417/O
                         net (fo=4, routed)           1.369    13.682    DRAW/digit_value_reg[3]_i_417_n_0
    SLICE_X6Y19          LUT5 (Prop_lut5_I0_O)        0.326    14.008 r  DRAW/font_row_reg[0]_i_338/O
                         net (fo=1, routed)           0.000    14.008    DRAW/font_row_reg[0]_i_338_n_0
    SLICE_X6Y19          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.541 r  DRAW/font_row_reg[0]_i_261/CO[3]
                         net (fo=1, routed)           0.000    14.541    DRAW/font_row_reg[0]_i_261_n_0
    SLICE_X6Y20          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.760 r  DRAW/digit_value_reg[3]_i_723/O[0]
                         net (fo=2, routed)           1.243    16.003    DRAW/digit_value_reg[3]_i_723_n_7
    SLICE_X15Y18         LUT3 (Prop_lut3_I2_O)        0.323    16.326 r  DRAW/font_row_reg[0]_i_152/O
                         net (fo=2, routed)           1.143    17.469    DRAW/font_row_reg[0]_i_152_n_0
    SLICE_X8Y20          LUT4 (Prop_lut4_I3_O)        0.326    17.795 r  DRAW/font_row_reg[0]_i_156/O
                         net (fo=1, routed)           0.000    17.795    DRAW/font_row_reg[0]_i_156_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    18.373 r  DRAW/font_row_reg[0]_i_77/O[2]
                         net (fo=3, routed)           1.144    19.517    DRAW/font_row_reg[0]_i_77_n_5
    SLICE_X1Y20          LUT3 (Prop_lut3_I2_O)        0.301    19.818 r  DRAW/font_row_reg[0]_i_81/O
                         net (fo=2, routed)           0.652    20.470    DRAW/font_row_reg[0]_i_81_n_0
    SLICE_X1Y20          LUT5 (Prop_lut5_I4_O)        0.153    20.623 r  DRAW/font_row_reg[0]_i_33/O
                         net (fo=2, routed)           1.438    22.061    DRAW/font_row_reg[0]_i_33_n_0
    SLICE_X7Y20          LUT6 (Prop_lut6_I0_O)        0.327    22.388 r  DRAW/font_row_reg[0]_i_37/O
                         net (fo=1, routed)           0.000    22.388    DRAW/font_row_reg[0]_i_37_n_0
    SLICE_X7Y20          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.938 r  DRAW/font_row_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000    22.938    DRAW/font_row_reg[0]_i_12_n_0
    SLICE_X7Y21          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    23.272 r  DRAW/digit_value_reg[3]_i_56/O[1]
                         net (fo=7, routed)           1.754    25.026    DRAW/digit_value_reg[3]_i_132_0[1]
    SLICE_X9Y20          LUT2 (Prop_lut2_I1_O)        0.303    25.329 r  DRAW/font_row_reg[0]_i_352/O
                         net (fo=1, routed)           0.000    25.329    DRAW/font_row_reg[0]_i_352_n_0
    SLICE_X9Y20          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.879 r  DRAW/font_row_reg[0]_i_271/CO[3]
                         net (fo=1, routed)           0.000    25.879    DRAW/font_row_reg[0]_i_271_n_0
    SLICE_X9Y21          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    26.101 r  DRAW/font_row_reg[0]_i_179/O[0]
                         net (fo=3, routed)           1.020    27.121    DRAW/font_row_reg[0]_i_275_0[0]
    SLICE_X10Y20         LUT5 (Prop_lut5_I1_O)        0.299    27.420 r  DRAW/font_row_reg[0]_i_269/O
                         net (fo=1, routed)           0.000    27.420    DRAW/font_row_reg[0]_i_269_n_0
    SLICE_X10Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.953 r  DRAW/font_row_reg[0]_i_166/CO[3]
                         net (fo=1, routed)           0.000    27.953    DRAW/font_row_reg[0]_i_166_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.070 r  DRAW/font_row_reg[0]_i_83/CO[3]
                         net (fo=1, routed)           0.000    28.070    DRAW/font_row_reg[0]_i_83_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.187 r  DRAW/font_row_reg[0]_i_39/CO[3]
                         net (fo=1, routed)           0.000    28.187    DRAW/font_row_reg[0]_i_39_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.304 r  DRAW/font_row_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.304    DRAW/font_row_reg[0]_i_13_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.421 r  DRAW/font_row_reg[0]_i_9/CO[3]
                         net (fo=29, routed)          1.822    30.243    VGA/digit_value_reg[3]_i_133_0[0]
    SLICE_X8Y28          LUT6 (Prop_lut6_I1_O)        0.124    30.367 r  VGA/font_row_reg[0]_i_8/O
                         net (fo=141, routed)         6.250    36.617    ENGINE/SHADOW_REG/digit_value_reg[3]_i_304_0
    SLICE_X28Y51         LUT3 (Prop_lut3_I1_O)        0.152    36.769 r  ENGINE/SHADOW_REG/digit_value_reg[3]_i_599/O
                         net (fo=1, routed)           0.582    37.351    ENGINE/SHADOW_REG/digit_value_reg[3]_i_599_n_0
    SLICE_X28Y52         LUT6 (Prop_lut6_I5_O)        0.332    37.683 r  ENGINE/SHADOW_REG/digit_value_reg[3]_i_290/O
                         net (fo=1, routed)           1.321    39.004    ENGINE/SHADOW_REG/digit_value_reg[3]_i_290_n_0
    SLICE_X14Y56         LUT6 (Prop_lut6_I1_O)        0.124    39.128 r  ENGINE/SHADOW_REG/digit_value_reg[3]_i_161/O
                         net (fo=1, routed)           0.000    39.128    ENGINE/SHADOW_REG/digit_value_reg[3]_i_161_n_0
    SLICE_X14Y56         MUXF7 (Prop_muxf7_I0_O)      0.241    39.369 r  ENGINE/SHADOW_REG/digit_value_reg[3]_i_71/O
                         net (fo=1, routed)           0.000    39.369    ENGINE/SHADOW_REG/digit_value_reg[3]_i_71_n_0
    SLICE_X14Y56         MUXF8 (Prop_muxf8_I0_O)      0.098    39.467 r  ENGINE/SHADOW_REG/digit_value_reg[3]_i_20/O
                         net (fo=2, routed)           1.174    40.641    ENGINE/SHADOW_REG/digit_value_reg[3]_i_20_n_0
    SLICE_X10Y54         LUT5 (Prop_lut5_I0_O)        0.319    40.960 r  ENGINE/SHADOW_REG/digit_value_reg[3]_i_7/O
                         net (fo=2, routed)           0.914    41.874    ENGINE/SHADOW_REG/digit_value_reg[3]_i_7_n_0
    SLICE_X11Y51         LUT6 (Prop_lut6_I4_O)        0.124    41.998 f  ENGINE/SHADOW_REG/digit_value_reg[2]_i_1/O
                         net (fo=4, routed)           1.727    43.725    ENGINE/SHADOW_REG/mode_reg_1
    SLICE_X15Y37         LUT6 (Prop_lut6_I4_O)        0.124    43.849 f  ENGINE/SHADOW_REG/vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=5, routed)           0.618    44.467    VGA/vgaBlue[2]
    SLICE_X12Y35         LUT6 (Prop_lut6_I3_O)        0.124    44.591 r  VGA/vgaBlue_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.173    46.765    vgaBlue_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         3.495    50.260 r  vgaBlue_OBUF[0]_inst/O
                         net (fo=0)                   0.000    50.260    vgaBlue[0]
    N18                                                               r  vgaBlue[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 VGA/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA/h_count_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.393ns  (logic 0.240ns (60.994%)  route 0.153ns (39.006%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y25          FDRE                         0.000     0.000 r  VGA/h_count_reg[0]/C
    SLICE_X1Y25          FDRE (Prop_fdre_C_Q)         0.195     0.195 r  VGA/h_count_reg[0]/Q
                         net (fo=44, routed)          0.153     0.348    VGA/h_count_reg[0]_0
    SLICE_X0Y25          LUT4 (Prop_lut4_I2_O)        0.045     0.393 r  VGA/h_count[2]_i_1/O
                         net (fo=1, routed)           0.000     0.393    VGA/h_count[2]
    SLICE_X0Y25          FDRE                                         r  VGA/h_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA/h_count_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.396ns  (logic 0.243ns (61.289%)  route 0.153ns (38.711%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y25          FDRE                         0.000     0.000 r  VGA/h_count_reg[0]/C
    SLICE_X1Y25          FDRE (Prop_fdre_C_Q)         0.195     0.195 r  VGA/h_count_reg[0]/Q
                         net (fo=44, routed)          0.153     0.348    VGA/h_count_reg[0]_0
    SLICE_X0Y25          LUT5 (Prop_lut5_I3_O)        0.048     0.396 r  VGA/h_count[3]_i_1/O
                         net (fo=1, routed)           0.000     0.396    VGA/h_count[3]
    SLICE_X0Y25          FDRE                                         r  VGA/h_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA/v_count_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.404ns  (logic 0.263ns (65.135%)  route 0.141ns (34.865%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y12          FDRE                         0.000     0.000 r  VGA/v_count_reg[0]/C
    SLICE_X2Y12          FDRE (Prop_fdre_C_Q)         0.218     0.218 r  VGA/v_count_reg[0]/Q
                         net (fo=21, routed)          0.141     0.359    VGA/v_count_reg_n_0_[0]
    SLICE_X3Y12          LUT4 (Prop_lut4_I2_O)        0.045     0.404 r  VGA/v_count[2]_i_1/O
                         net (fo=1, routed)           0.000     0.404    VGA/v_count[2]_i_1_n_0
    SLICE_X3Y12          FDRE                                         r  VGA/v_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA/v_count_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.407ns  (logic 0.266ns (65.392%)  route 0.141ns (34.608%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y12          FDRE                         0.000     0.000 r  VGA/v_count_reg[0]/C
    SLICE_X2Y12          FDRE (Prop_fdre_C_Q)         0.218     0.218 r  VGA/v_count_reg[0]/Q
                         net (fo=21, routed)          0.141     0.359    VGA/v_count_reg_n_0_[0]
    SLICE_X3Y12          LUT5 (Prop_lut5_I3_O)        0.048     0.407 r  VGA/v_count[3]_i_1/O
                         net (fo=1, routed)           0.000     0.407    VGA/v_count[3]_i_1_n_0
    SLICE_X3Y12          FDRE                                         r  VGA/v_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA/h_count_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA/h_count_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.427ns  (logic 0.240ns (56.211%)  route 0.187ns (43.789%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y21          FDRE                         0.000     0.000 r  VGA/h_count_reg[6]/C
    SLICE_X0Y21          FDRE (Prop_fdre_C_Q)         0.195     0.195 r  VGA/h_count_reg[6]/Q
                         net (fo=70, routed)          0.187     0.382    VGA/h_count_reg_n_0_[6]
    SLICE_X0Y21          LUT3 (Prop_lut3_I0_O)        0.045     0.427 r  VGA/h_count[6]_i_1/O
                         net (fo=1, routed)           0.000     0.427    VGA/h_count[6]
    SLICE_X0Y21          FDRE                                         r  VGA/h_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA/h_count_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA/h_count_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.430ns  (logic 0.240ns (55.767%)  route 0.190ns (44.233%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y21          FDRE                         0.000     0.000 r  VGA/h_count_reg[7]/C
    SLICE_X0Y21          FDRE (Prop_fdre_C_Q)         0.195     0.195 r  VGA/h_count_reg[7]/Q
                         net (fo=137, routed)         0.190     0.385    VGA/h_count_reg[7]_0
    SLICE_X0Y22          LUT6 (Prop_lut6_I3_O)        0.045     0.430 r  VGA/h_count[5]_i_1/O
                         net (fo=1, routed)           0.000     0.430    VGA/h_count[5]
    SLICE_X0Y22          FDRE                                         r  VGA/h_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA/h_count_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA/h_count_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.440ns  (logic 0.240ns (54.599%)  route 0.200ns (45.401%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y25          FDRE                         0.000     0.000 r  VGA/h_count_reg[4]/C
    SLICE_X0Y25          FDRE (Prop_fdre_C_Q)         0.195     0.195 r  VGA/h_count_reg[4]/Q
                         net (fo=19, routed)          0.200     0.395    VGA/h_count_reg_n_0_[4]
    SLICE_X0Y25          LUT6 (Prop_lut6_I1_O)        0.045     0.440 r  VGA/h_count[4]_i_1/O
                         net (fo=1, routed)           0.000     0.440    VGA/h_count[4]
    SLICE_X0Y25          FDRE                                         r  VGA/h_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA/v_count_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA/v_count_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.456ns  (logic 0.240ns (52.641%)  route 0.216ns (47.359%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y14          FDRE                         0.000     0.000 r  VGA/v_count_reg[5]/C
    SLICE_X3Y14          FDRE (Prop_fdre_C_Q)         0.195     0.195 r  VGA/v_count_reg[5]/Q
                         net (fo=82, routed)          0.216     0.411    VGA/v_count_reg_n_0_[5]
    SLICE_X3Y14          LUT3 (Prop_lut3_I1_O)        0.045     0.456 r  VGA/v_count[5]_i_1/O
                         net (fo=1, routed)           0.000     0.456    VGA/v_count[5]_i_1_n_0
    SLICE_X3Y14          FDRE                                         r  VGA/v_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA/v_count_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA/v_count_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.456ns  (logic 0.238ns (52.203%)  route 0.218ns (47.797%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y14          FDRE                         0.000     0.000 r  VGA/v_count_reg[5]/C
    SLICE_X3Y14          FDRE (Prop_fdre_C_Q)         0.195     0.195 r  VGA/v_count_reg[5]/Q
                         net (fo=82, routed)          0.218     0.413    VGA/v_count_reg_n_0_[5]
    SLICE_X3Y14          LUT5 (Prop_lut5_I4_O)        0.043     0.456 r  VGA/v_count[7]_i_1/O
                         net (fo=1, routed)           0.000     0.456    VGA/v_count[7]_i_1_n_0
    SLICE_X3Y14          FDRE                                         r  VGA/v_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA/v_count_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA/v_count_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.458ns  (logic 0.240ns (52.411%)  route 0.218ns (47.589%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y14          FDRE                         0.000     0.000 r  VGA/v_count_reg[5]/C
    SLICE_X3Y14          FDRE (Prop_fdre_C_Q)         0.195     0.195 r  VGA/v_count_reg[5]/Q
                         net (fo=82, routed)          0.218     0.413    VGA/v_count_reg_n_0_[5]
    SLICE_X3Y14          LUT4 (Prop_lut4_I3_O)        0.045     0.458 r  VGA/v_count[6]_i_1/O
                         net (fo=1, routed)           0.000     0.458    VGA/v_count[6]_i_1_n_0
    SLICE_X3Y14          FDRE                                         r  VGA/v_count_reg[6]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            27 Endpoints
Min Delay            27 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ENGINE/SHADOW_REG/grid_shadow_reg[5][3][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaGreen[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.090ns  (logic 5.631ns (32.952%)  route 11.458ns (67.048%))
  Logic Levels:           10  (LUT3=1 LUT5=1 LUT6=5 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.620     5.141    ENGINE/SHADOW_REG/clk_IBUF_BUFG
    SLICE_X7Y61          FDRE                                         r  ENGINE/SHADOW_REG/grid_shadow_reg[5][3][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y61          FDRE (Prop_fdre_C_Q)         0.456     5.597 r  ENGINE/SHADOW_REG/grid_shadow_reg[5][3][2]/Q
                         net (fo=1, routed)           1.126     6.723    ENGINE/SHADOW_REG/grid_out[5][3][2]
    SLICE_X7Y60          LUT3 (Prop_lut3_I0_O)        0.152     6.875 r  ENGINE/SHADOW_REG/digit_value_reg[3]_i_573/O
                         net (fo=1, routed)           0.521     7.395    ENGINE/SHADOW_REG/digit_value_reg[3]_i_573_n_0
    SLICE_X6Y60          LUT6 (Prop_lut6_I1_O)        0.332     7.727 r  ENGINE/SHADOW_REG/digit_value_reg[3]_i_284/O
                         net (fo=1, routed)           1.420     9.148    ENGINE/SHADOW_REG/digit_value_reg[3]_i_284_n_0
    SLICE_X15Y55         LUT6 (Prop_lut6_I1_O)        0.124     9.272 r  ENGINE/SHADOW_REG/digit_value_reg[3]_i_158/O
                         net (fo=1, routed)           0.000     9.272    ENGINE/SHADOW_REG/digit_value_reg[3]_i_158_n_0
    SLICE_X15Y55         MUXF7 (Prop_muxf7_I1_O)      0.245     9.517 r  ENGINE/SHADOW_REG/digit_value_reg[3]_i_69/O
                         net (fo=1, routed)           0.000     9.517    ENGINE/SHADOW_REG/digit_value_reg[3]_i_69_n_0
    SLICE_X15Y55         MUXF8 (Prop_muxf8_I0_O)      0.104     9.621 r  ENGINE/SHADOW_REG/digit_value_reg[3]_i_19/O
                         net (fo=2, routed)           1.310    10.931    ENGINE/SHADOW_REG/digit_value_reg[3]_i_19_n_0
    SLICE_X11Y54         LUT5 (Prop_lut5_I0_O)        0.316    11.247 r  ENGINE/SHADOW_REG/digit_value_reg[1]_i_3/O
                         net (fo=2, routed)           1.238    12.484    ENGINE/SHADOW_REG/digit_value_reg[1]_i_3_n_0
    SLICE_X11Y50         LUT6 (Prop_lut6_I2_O)        0.124    12.608 f  ENGINE/SHADOW_REG/digit_value_reg[0]_i_1/O
                         net (fo=4, routed)           1.766    14.375    ENGINE/SHADOW_REG/mode_reg_0
    SLICE_X28Y39         LUT6 (Prop_lut6_I2_O)        0.124    14.499 f  ENGINE/SHADOW_REG/vgaGreen_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           1.260    15.759    VGA/draw_digit
    SLICE_X12Y36         LUT6 (Prop_lut6_I2_O)        0.124    15.883 r  VGA/vgaGreen_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           2.818    18.700    vgaBlue_OBUF[1]
    D17                  OBUF (Prop_obuf_I_O)         3.530    22.231 r  vgaGreen_OBUF[3]_inst/O
                         net (fo=0)                   0.000    22.231    vgaGreen[3]
    D17                                                               r  vgaGreen[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ENGINE/SHADOW_REG/grid_shadow_reg[5][3][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaGreen[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.413ns  (logic 5.606ns (34.158%)  route 10.807ns (65.842%))
  Logic Levels:           10  (LUT3=1 LUT5=1 LUT6=5 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.620     5.141    ENGINE/SHADOW_REG/clk_IBUF_BUFG
    SLICE_X7Y61          FDRE                                         r  ENGINE/SHADOW_REG/grid_shadow_reg[5][3][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y61          FDRE (Prop_fdre_C_Q)         0.456     5.597 r  ENGINE/SHADOW_REG/grid_shadow_reg[5][3][2]/Q
                         net (fo=1, routed)           1.126     6.723    ENGINE/SHADOW_REG/grid_out[5][3][2]
    SLICE_X7Y60          LUT3 (Prop_lut3_I0_O)        0.152     6.875 r  ENGINE/SHADOW_REG/digit_value_reg[3]_i_573/O
                         net (fo=1, routed)           0.521     7.395    ENGINE/SHADOW_REG/digit_value_reg[3]_i_573_n_0
    SLICE_X6Y60          LUT6 (Prop_lut6_I1_O)        0.332     7.727 r  ENGINE/SHADOW_REG/digit_value_reg[3]_i_284/O
                         net (fo=1, routed)           1.420     9.148    ENGINE/SHADOW_REG/digit_value_reg[3]_i_284_n_0
    SLICE_X15Y55         LUT6 (Prop_lut6_I1_O)        0.124     9.272 r  ENGINE/SHADOW_REG/digit_value_reg[3]_i_158/O
                         net (fo=1, routed)           0.000     9.272    ENGINE/SHADOW_REG/digit_value_reg[3]_i_158_n_0
    SLICE_X15Y55         MUXF7 (Prop_muxf7_I1_O)      0.245     9.517 r  ENGINE/SHADOW_REG/digit_value_reg[3]_i_69/O
                         net (fo=1, routed)           0.000     9.517    ENGINE/SHADOW_REG/digit_value_reg[3]_i_69_n_0
    SLICE_X15Y55         MUXF8 (Prop_muxf8_I0_O)      0.104     9.621 r  ENGINE/SHADOW_REG/digit_value_reg[3]_i_19/O
                         net (fo=2, routed)           1.310    10.931    ENGINE/SHADOW_REG/digit_value_reg[3]_i_19_n_0
    SLICE_X11Y54         LUT5 (Prop_lut5_I0_O)        0.316    11.247 r  ENGINE/SHADOW_REG/digit_value_reg[1]_i_3/O
                         net (fo=2, routed)           1.238    12.484    ENGINE/SHADOW_REG/digit_value_reg[1]_i_3_n_0
    SLICE_X11Y50         LUT6 (Prop_lut6_I2_O)        0.124    12.608 f  ENGINE/SHADOW_REG/digit_value_reg[0]_i_1/O
                         net (fo=4, routed)           1.766    14.375    ENGINE/SHADOW_REG/mode_reg_0
    SLICE_X28Y39         LUT6 (Prop_lut6_I2_O)        0.124    14.499 f  ENGINE/SHADOW_REG/vgaGreen_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           1.268    15.767    VGA/draw_digit
    SLICE_X12Y36         LUT6 (Prop_lut6_I1_O)        0.124    15.891 r  VGA/vgaGreen_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.158    18.049    vgaGreen_OBUF[1]
    H17                  OBUF (Prop_obuf_I_O)         3.505    21.554 r  vgaGreen_OBUF[1]_inst/O
                         net (fo=0)                   0.000    21.554    vgaGreen[1]
    H17                                                               r  vgaGreen[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ENGINE/SHADOW_REG/grid_shadow_reg[5][3][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaBlue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.388ns  (logic 5.604ns (34.197%)  route 10.784ns (65.803%))
  Logic Levels:           10  (LUT3=1 LUT5=1 LUT6=5 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.620     5.141    ENGINE/SHADOW_REG/clk_IBUF_BUFG
    SLICE_X7Y61          FDRE                                         r  ENGINE/SHADOW_REG/grid_shadow_reg[5][3][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y61          FDRE (Prop_fdre_C_Q)         0.456     5.597 r  ENGINE/SHADOW_REG/grid_shadow_reg[5][3][2]/Q
                         net (fo=1, routed)           1.126     6.723    ENGINE/SHADOW_REG/grid_out[5][3][2]
    SLICE_X7Y60          LUT3 (Prop_lut3_I0_O)        0.152     6.875 r  ENGINE/SHADOW_REG/digit_value_reg[3]_i_573/O
                         net (fo=1, routed)           0.521     7.395    ENGINE/SHADOW_REG/digit_value_reg[3]_i_573_n_0
    SLICE_X6Y60          LUT6 (Prop_lut6_I1_O)        0.332     7.727 r  ENGINE/SHADOW_REG/digit_value_reg[3]_i_284/O
                         net (fo=1, routed)           1.420     9.148    ENGINE/SHADOW_REG/digit_value_reg[3]_i_284_n_0
    SLICE_X15Y55         LUT6 (Prop_lut6_I1_O)        0.124     9.272 r  ENGINE/SHADOW_REG/digit_value_reg[3]_i_158/O
                         net (fo=1, routed)           0.000     9.272    ENGINE/SHADOW_REG/digit_value_reg[3]_i_158_n_0
    SLICE_X15Y55         MUXF7 (Prop_muxf7_I1_O)      0.245     9.517 r  ENGINE/SHADOW_REG/digit_value_reg[3]_i_69/O
                         net (fo=1, routed)           0.000     9.517    ENGINE/SHADOW_REG/digit_value_reg[3]_i_69_n_0
    SLICE_X15Y55         MUXF8 (Prop_muxf8_I0_O)      0.104     9.621 r  ENGINE/SHADOW_REG/digit_value_reg[3]_i_19/O
                         net (fo=2, routed)           1.310    10.931    ENGINE/SHADOW_REG/digit_value_reg[3]_i_19_n_0
    SLICE_X11Y54         LUT5 (Prop_lut5_I0_O)        0.316    11.247 r  ENGINE/SHADOW_REG/digit_value_reg[1]_i_3/O
                         net (fo=2, routed)           1.238    12.484    ENGINE/SHADOW_REG/digit_value_reg[1]_i_3_n_0
    SLICE_X11Y50         LUT6 (Prop_lut6_I2_O)        0.124    12.608 f  ENGINE/SHADOW_REG/digit_value_reg[0]_i_1/O
                         net (fo=4, routed)           1.766    14.375    ENGINE/SHADOW_REG/mode_reg_0
    SLICE_X28Y39         LUT6 (Prop_lut6_I2_O)        0.124    14.499 f  ENGINE/SHADOW_REG/vgaGreen_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           1.260    15.759    VGA/draw_digit
    SLICE_X12Y36         LUT6 (Prop_lut6_I2_O)        0.124    15.883 r  VGA/vgaGreen_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           2.143    18.026    vgaBlue_OBUF[1]
    L18                  OBUF (Prop_obuf_I_O)         3.503    21.529 r  vgaBlue_OBUF[1]_inst/O
                         net (fo=0)                   0.000    21.529    vgaBlue[1]
    L18                                                               r  vgaBlue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ENGINE/SHADOW_REG/grid_shadow_reg[1][1][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaRed[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.941ns  (logic 5.593ns (35.089%)  route 10.347ns (64.911%))
  Logic Levels:           10  (LUT3=1 LUT5=1 LUT6=5 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.558     5.079    ENGINE/SHADOW_REG/clk_IBUF_BUFG
    SLICE_X13Y51         FDRE                                         r  ENGINE/SHADOW_REG/grid_shadow_reg[1][1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y51         FDRE (Prop_fdre_C_Q)         0.456     5.535 r  ENGINE/SHADOW_REG/grid_shadow_reg[1][1][0]/Q
                         net (fo=1, routed)           1.379     6.914    ENGINE/SHADOW_REG/grid_out[1][1][0]
    SLICE_X28Y51         LUT3 (Prop_lut3_I0_O)        0.154     7.068 r  ENGINE/SHADOW_REG/digit_value_reg[3]_i_631/O
                         net (fo=1, routed)           0.817     7.884    ENGINE/SHADOW_REG/digit_value_reg[3]_i_631_n_0
    SLICE_X28Y53         LUT6 (Prop_lut6_I5_O)        0.327     8.211 r  ENGINE/SHADOW_REG/digit_value_reg[3]_i_298/O
                         net (fo=1, routed)           1.203     9.415    ENGINE/SHADOW_REG/digit_value_reg[3]_i_298_n_0
    SLICE_X15Y56         LUT6 (Prop_lut6_I1_O)        0.124     9.539 r  ENGINE/SHADOW_REG/digit_value_reg[3]_i_165/O
                         net (fo=1, routed)           0.000     9.539    ENGINE/SHADOW_REG/digit_value_reg[3]_i_165_n_0
    SLICE_X15Y56         MUXF7 (Prop_muxf7_I0_O)      0.238     9.777 r  ENGINE/SHADOW_REG/digit_value_reg[3]_i_75/O
                         net (fo=1, routed)           0.000     9.777    ENGINE/SHADOW_REG/digit_value_reg[3]_i_75_n_0
    SLICE_X15Y56         MUXF8 (Prop_muxf8_I0_O)      0.104     9.881 r  ENGINE/SHADOW_REG/digit_value_reg[3]_i_22/O
                         net (fo=2, routed)           0.969    10.850    ENGINE/SHADOW_REG/digit_value_reg[3]_i_22_n_0
    SLICE_X10Y54         LUT5 (Prop_lut5_I2_O)        0.316    11.166 r  ENGINE/SHADOW_REG/digit_value_reg[3]_i_7/O
                         net (fo=2, routed)           0.914    12.080    ENGINE/SHADOW_REG/digit_value_reg[3]_i_7_n_0
    SLICE_X11Y51         LUT6 (Prop_lut6_I4_O)        0.124    12.204 f  ENGINE/SHADOW_REG/digit_value_reg[2]_i_1/O
                         net (fo=4, routed)           1.727    13.931    ENGINE/SHADOW_REG/mode_reg_1
    SLICE_X15Y37         LUT6 (Prop_lut6_I4_O)        0.124    14.055 f  ENGINE/SHADOW_REG/vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=5, routed)           0.919    14.974    VGA/vgaBlue[2]
    SLICE_X12Y35         LUT6 (Prop_lut6_I0_O)        0.124    15.098 r  VGA/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           2.419    17.517    vgaBlue_OBUF[3]
    N19                  OBUF (Prop_obuf_I_O)         3.502    21.020 r  vgaRed_OBUF[3]_inst/O
                         net (fo=0)                   0.000    21.020    vgaRed[3]
    N19                                                               r  vgaRed[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ENGINE/SHADOW_REG/grid_shadow_reg[1][1][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaRed[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.877ns  (logic 5.610ns (35.335%)  route 10.267ns (64.665%))
  Logic Levels:           10  (LUT3=1 LUT5=1 LUT6=5 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.558     5.079    ENGINE/SHADOW_REG/clk_IBUF_BUFG
    SLICE_X13Y51         FDRE                                         r  ENGINE/SHADOW_REG/grid_shadow_reg[1][1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y51         FDRE (Prop_fdre_C_Q)         0.456     5.535 r  ENGINE/SHADOW_REG/grid_shadow_reg[1][1][0]/Q
                         net (fo=1, routed)           1.379     6.914    ENGINE/SHADOW_REG/grid_out[1][1][0]
    SLICE_X28Y51         LUT3 (Prop_lut3_I0_O)        0.154     7.068 r  ENGINE/SHADOW_REG/digit_value_reg[3]_i_631/O
                         net (fo=1, routed)           0.817     7.884    ENGINE/SHADOW_REG/digit_value_reg[3]_i_631_n_0
    SLICE_X28Y53         LUT6 (Prop_lut6_I5_O)        0.327     8.211 r  ENGINE/SHADOW_REG/digit_value_reg[3]_i_298/O
                         net (fo=1, routed)           1.203     9.415    ENGINE/SHADOW_REG/digit_value_reg[3]_i_298_n_0
    SLICE_X15Y56         LUT6 (Prop_lut6_I1_O)        0.124     9.539 r  ENGINE/SHADOW_REG/digit_value_reg[3]_i_165/O
                         net (fo=1, routed)           0.000     9.539    ENGINE/SHADOW_REG/digit_value_reg[3]_i_165_n_0
    SLICE_X15Y56         MUXF7 (Prop_muxf7_I0_O)      0.238     9.777 r  ENGINE/SHADOW_REG/digit_value_reg[3]_i_75/O
                         net (fo=1, routed)           0.000     9.777    ENGINE/SHADOW_REG/digit_value_reg[3]_i_75_n_0
    SLICE_X15Y56         MUXF8 (Prop_muxf8_I0_O)      0.104     9.881 r  ENGINE/SHADOW_REG/digit_value_reg[3]_i_22/O
                         net (fo=2, routed)           0.969    10.850    ENGINE/SHADOW_REG/digit_value_reg[3]_i_22_n_0
    SLICE_X10Y54         LUT5 (Prop_lut5_I2_O)        0.316    11.166 r  ENGINE/SHADOW_REG/digit_value_reg[3]_i_7/O
                         net (fo=2, routed)           0.914    12.080    ENGINE/SHADOW_REG/digit_value_reg[3]_i_7_n_0
    SLICE_X11Y51         LUT6 (Prop_lut6_I4_O)        0.124    12.204 f  ENGINE/SHADOW_REG/digit_value_reg[2]_i_1/O
                         net (fo=4, routed)           1.727    13.931    ENGINE/SHADOW_REG/mode_reg_1
    SLICE_X15Y37         LUT6 (Prop_lut6_I4_O)        0.124    14.055 f  ENGINE/SHADOW_REG/vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=5, routed)           0.614    14.669    VGA/vgaBlue[2]
    SLICE_X12Y35         LUT6 (Prop_lut6_I1_O)        0.124    14.793 r  VGA/vgaRed_OBUF[1]_inst_i_1/O
                         net (fo=3, routed)           2.644    17.437    vgaGreen_OBUF[0]
    H19                  OBUF (Prop_obuf_I_O)         3.519    20.956 r  vgaRed_OBUF[1]_inst/O
                         net (fo=0)                   0.000    20.956    vgaRed[1]
    H19                                                               r  vgaRed[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ENGINE/SHADOW_REG/grid_shadow_reg[1][1][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaGreen[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.832ns  (logic 5.620ns (35.499%)  route 10.212ns (64.501%))
  Logic Levels:           10  (LUT3=1 LUT5=1 LUT6=5 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.558     5.079    ENGINE/SHADOW_REG/clk_IBUF_BUFG
    SLICE_X13Y51         FDRE                                         r  ENGINE/SHADOW_REG/grid_shadow_reg[1][1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y51         FDRE (Prop_fdre_C_Q)         0.456     5.535 r  ENGINE/SHADOW_REG/grid_shadow_reg[1][1][0]/Q
                         net (fo=1, routed)           1.379     6.914    ENGINE/SHADOW_REG/grid_out[1][1][0]
    SLICE_X28Y51         LUT3 (Prop_lut3_I0_O)        0.154     7.068 r  ENGINE/SHADOW_REG/digit_value_reg[3]_i_631/O
                         net (fo=1, routed)           0.817     7.884    ENGINE/SHADOW_REG/digit_value_reg[3]_i_631_n_0
    SLICE_X28Y53         LUT6 (Prop_lut6_I5_O)        0.327     8.211 r  ENGINE/SHADOW_REG/digit_value_reg[3]_i_298/O
                         net (fo=1, routed)           1.203     9.415    ENGINE/SHADOW_REG/digit_value_reg[3]_i_298_n_0
    SLICE_X15Y56         LUT6 (Prop_lut6_I1_O)        0.124     9.539 r  ENGINE/SHADOW_REG/digit_value_reg[3]_i_165/O
                         net (fo=1, routed)           0.000     9.539    ENGINE/SHADOW_REG/digit_value_reg[3]_i_165_n_0
    SLICE_X15Y56         MUXF7 (Prop_muxf7_I0_O)      0.238     9.777 r  ENGINE/SHADOW_REG/digit_value_reg[3]_i_75/O
                         net (fo=1, routed)           0.000     9.777    ENGINE/SHADOW_REG/digit_value_reg[3]_i_75_n_0
    SLICE_X15Y56         MUXF8 (Prop_muxf8_I0_O)      0.104     9.881 r  ENGINE/SHADOW_REG/digit_value_reg[3]_i_22/O
                         net (fo=2, routed)           0.969    10.850    ENGINE/SHADOW_REG/digit_value_reg[3]_i_22_n_0
    SLICE_X10Y54         LUT5 (Prop_lut5_I2_O)        0.316    11.166 r  ENGINE/SHADOW_REG/digit_value_reg[3]_i_7/O
                         net (fo=2, routed)           0.914    12.080    ENGINE/SHADOW_REG/digit_value_reg[3]_i_7_n_0
    SLICE_X11Y51         LUT6 (Prop_lut6_I4_O)        0.124    12.204 f  ENGINE/SHADOW_REG/digit_value_reg[2]_i_1/O
                         net (fo=4, routed)           1.727    13.931    ENGINE/SHADOW_REG/mode_reg_1
    SLICE_X15Y37         LUT6 (Prop_lut6_I4_O)        0.124    14.055 f  ENGINE/SHADOW_REG/vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=5, routed)           0.923    14.979    VGA/vgaBlue[2]
    SLICE_X12Y36         LUT6 (Prop_lut6_I2_O)        0.124    15.103 r  VGA/vgaRed_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           2.279    17.382    vgaGreen_OBUF[2]
    G17                  OBUF (Prop_obuf_I_O)         3.529    20.911 r  vgaGreen_OBUF[2]_inst/O
                         net (fo=0)                   0.000    20.911    vgaGreen[2]
    G17                                                               r  vgaGreen[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ENGINE/SHADOW_REG/grid_shadow_reg[1][1][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaRed[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.730ns  (logic 5.615ns (35.695%)  route 10.115ns (64.305%))
  Logic Levels:           10  (LUT3=1 LUT5=1 LUT6=5 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.558     5.079    ENGINE/SHADOW_REG/clk_IBUF_BUFG
    SLICE_X13Y51         FDRE                                         r  ENGINE/SHADOW_REG/grid_shadow_reg[1][1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y51         FDRE (Prop_fdre_C_Q)         0.456     5.535 r  ENGINE/SHADOW_REG/grid_shadow_reg[1][1][0]/Q
                         net (fo=1, routed)           1.379     6.914    ENGINE/SHADOW_REG/grid_out[1][1][0]
    SLICE_X28Y51         LUT3 (Prop_lut3_I0_O)        0.154     7.068 r  ENGINE/SHADOW_REG/digit_value_reg[3]_i_631/O
                         net (fo=1, routed)           0.817     7.884    ENGINE/SHADOW_REG/digit_value_reg[3]_i_631_n_0
    SLICE_X28Y53         LUT6 (Prop_lut6_I5_O)        0.327     8.211 r  ENGINE/SHADOW_REG/digit_value_reg[3]_i_298/O
                         net (fo=1, routed)           1.203     9.415    ENGINE/SHADOW_REG/digit_value_reg[3]_i_298_n_0
    SLICE_X15Y56         LUT6 (Prop_lut6_I1_O)        0.124     9.539 r  ENGINE/SHADOW_REG/digit_value_reg[3]_i_165/O
                         net (fo=1, routed)           0.000     9.539    ENGINE/SHADOW_REG/digit_value_reg[3]_i_165_n_0
    SLICE_X15Y56         MUXF7 (Prop_muxf7_I0_O)      0.238     9.777 r  ENGINE/SHADOW_REG/digit_value_reg[3]_i_75/O
                         net (fo=1, routed)           0.000     9.777    ENGINE/SHADOW_REG/digit_value_reg[3]_i_75_n_0
    SLICE_X15Y56         MUXF8 (Prop_muxf8_I0_O)      0.104     9.881 r  ENGINE/SHADOW_REG/digit_value_reg[3]_i_22/O
                         net (fo=2, routed)           0.969    10.850    ENGINE/SHADOW_REG/digit_value_reg[3]_i_22_n_0
    SLICE_X10Y54         LUT5 (Prop_lut5_I2_O)        0.316    11.166 r  ENGINE/SHADOW_REG/digit_value_reg[3]_i_7/O
                         net (fo=2, routed)           0.914    12.080    ENGINE/SHADOW_REG/digit_value_reg[3]_i_7_n_0
    SLICE_X11Y51         LUT6 (Prop_lut6_I4_O)        0.124    12.204 f  ENGINE/SHADOW_REG/digit_value_reg[2]_i_1/O
                         net (fo=4, routed)           1.727    13.931    ENGINE/SHADOW_REG/mode_reg_1
    SLICE_X15Y37         LUT6 (Prop_lut6_I4_O)        0.124    14.055 f  ENGINE/SHADOW_REG/vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=5, routed)           0.614    14.669    VGA/vgaBlue[2]
    SLICE_X12Y35         LUT6 (Prop_lut6_I1_O)        0.124    14.793 r  VGA/vgaRed_OBUF[1]_inst_i_1/O
                         net (fo=3, routed)           2.492    17.285    vgaGreen_OBUF[0]
    G19                  OBUF (Prop_obuf_I_O)         3.524    20.809 r  vgaRed_OBUF[0]_inst/O
                         net (fo=0)                   0.000    20.809    vgaRed[0]
    G19                                                               r  vgaRed[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ENGINE/SHADOW_REG/grid_shadow_reg[1][1][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaRed[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.685ns  (logic 5.615ns (35.797%)  route 10.070ns (64.203%))
  Logic Levels:           10  (LUT3=1 LUT5=1 LUT6=5 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.558     5.079    ENGINE/SHADOW_REG/clk_IBUF_BUFG
    SLICE_X13Y51         FDRE                                         r  ENGINE/SHADOW_REG/grid_shadow_reg[1][1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y51         FDRE (Prop_fdre_C_Q)         0.456     5.535 r  ENGINE/SHADOW_REG/grid_shadow_reg[1][1][0]/Q
                         net (fo=1, routed)           1.379     6.914    ENGINE/SHADOW_REG/grid_out[1][1][0]
    SLICE_X28Y51         LUT3 (Prop_lut3_I0_O)        0.154     7.068 r  ENGINE/SHADOW_REG/digit_value_reg[3]_i_631/O
                         net (fo=1, routed)           0.817     7.884    ENGINE/SHADOW_REG/digit_value_reg[3]_i_631_n_0
    SLICE_X28Y53         LUT6 (Prop_lut6_I5_O)        0.327     8.211 r  ENGINE/SHADOW_REG/digit_value_reg[3]_i_298/O
                         net (fo=1, routed)           1.203     9.415    ENGINE/SHADOW_REG/digit_value_reg[3]_i_298_n_0
    SLICE_X15Y56         LUT6 (Prop_lut6_I1_O)        0.124     9.539 r  ENGINE/SHADOW_REG/digit_value_reg[3]_i_165/O
                         net (fo=1, routed)           0.000     9.539    ENGINE/SHADOW_REG/digit_value_reg[3]_i_165_n_0
    SLICE_X15Y56         MUXF7 (Prop_muxf7_I0_O)      0.238     9.777 r  ENGINE/SHADOW_REG/digit_value_reg[3]_i_75/O
                         net (fo=1, routed)           0.000     9.777    ENGINE/SHADOW_REG/digit_value_reg[3]_i_75_n_0
    SLICE_X15Y56         MUXF8 (Prop_muxf8_I0_O)      0.104     9.881 r  ENGINE/SHADOW_REG/digit_value_reg[3]_i_22/O
                         net (fo=2, routed)           0.969    10.850    ENGINE/SHADOW_REG/digit_value_reg[3]_i_22_n_0
    SLICE_X10Y54         LUT5 (Prop_lut5_I2_O)        0.316    11.166 r  ENGINE/SHADOW_REG/digit_value_reg[3]_i_7/O
                         net (fo=2, routed)           0.914    12.080    ENGINE/SHADOW_REG/digit_value_reg[3]_i_7_n_0
    SLICE_X11Y51         LUT6 (Prop_lut6_I4_O)        0.124    12.204 f  ENGINE/SHADOW_REG/digit_value_reg[2]_i_1/O
                         net (fo=4, routed)           1.727    13.931    ENGINE/SHADOW_REG/mode_reg_1
    SLICE_X15Y37         LUT6 (Prop_lut6_I4_O)        0.124    14.055 f  ENGINE/SHADOW_REG/vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=5, routed)           0.923    14.979    VGA/vgaBlue[2]
    SLICE_X12Y36         LUT6 (Prop_lut6_I2_O)        0.124    15.103 r  VGA/vgaRed_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           2.138    17.240    vgaGreen_OBUF[2]
    J19                  OBUF (Prop_obuf_I_O)         3.524    20.764 r  vgaRed_OBUF[2]_inst/O
                         net (fo=0)                   0.000    20.764    vgaRed[2]
    J19                                                               r  vgaRed[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ENGINE/SHADOW_REG/grid_shadow_reg[1][1][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaBlue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.676ns  (logic 5.616ns (35.825%)  route 10.060ns (64.175%))
  Logic Levels:           10  (LUT3=1 LUT5=1 LUT6=5 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.558     5.079    ENGINE/SHADOW_REG/clk_IBUF_BUFG
    SLICE_X13Y51         FDRE                                         r  ENGINE/SHADOW_REG/grid_shadow_reg[1][1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y51         FDRE (Prop_fdre_C_Q)         0.456     5.535 r  ENGINE/SHADOW_REG/grid_shadow_reg[1][1][0]/Q
                         net (fo=1, routed)           1.379     6.914    ENGINE/SHADOW_REG/grid_out[1][1][0]
    SLICE_X28Y51         LUT3 (Prop_lut3_I0_O)        0.154     7.068 r  ENGINE/SHADOW_REG/digit_value_reg[3]_i_631/O
                         net (fo=1, routed)           0.817     7.884    ENGINE/SHADOW_REG/digit_value_reg[3]_i_631_n_0
    SLICE_X28Y53         LUT6 (Prop_lut6_I5_O)        0.327     8.211 r  ENGINE/SHADOW_REG/digit_value_reg[3]_i_298/O
                         net (fo=1, routed)           1.203     9.415    ENGINE/SHADOW_REG/digit_value_reg[3]_i_298_n_0
    SLICE_X15Y56         LUT6 (Prop_lut6_I1_O)        0.124     9.539 r  ENGINE/SHADOW_REG/digit_value_reg[3]_i_165/O
                         net (fo=1, routed)           0.000     9.539    ENGINE/SHADOW_REG/digit_value_reg[3]_i_165_n_0
    SLICE_X15Y56         MUXF7 (Prop_muxf7_I0_O)      0.238     9.777 r  ENGINE/SHADOW_REG/digit_value_reg[3]_i_75/O
                         net (fo=1, routed)           0.000     9.777    ENGINE/SHADOW_REG/digit_value_reg[3]_i_75_n_0
    SLICE_X15Y56         MUXF8 (Prop_muxf8_I0_O)      0.104     9.881 r  ENGINE/SHADOW_REG/digit_value_reg[3]_i_22/O
                         net (fo=2, routed)           0.969    10.850    ENGINE/SHADOW_REG/digit_value_reg[3]_i_22_n_0
    SLICE_X10Y54         LUT5 (Prop_lut5_I2_O)        0.316    11.166 r  ENGINE/SHADOW_REG/digit_value_reg[3]_i_7/O
                         net (fo=2, routed)           0.914    12.080    ENGINE/SHADOW_REG/digit_value_reg[3]_i_7_n_0
    SLICE_X11Y51         LUT6 (Prop_lut6_I4_O)        0.124    12.204 f  ENGINE/SHADOW_REG/digit_value_reg[2]_i_1/O
                         net (fo=4, routed)           1.727    13.931    ENGINE/SHADOW_REG/mode_reg_1
    SLICE_X15Y37         LUT6 (Prop_lut6_I4_O)        0.124    14.055 f  ENGINE/SHADOW_REG/vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=5, routed)           0.919    14.974    VGA/vgaBlue[2]
    SLICE_X12Y35         LUT6 (Prop_lut6_I0_O)        0.124    15.098 r  VGA/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           2.132    17.230    vgaBlue_OBUF[3]
    J18                  OBUF (Prop_obuf_I_O)         3.525    20.755 r  vgaBlue_OBUF[3]_inst/O
                         net (fo=0)                   0.000    20.755    vgaBlue[3]
    J18                                                               r  vgaBlue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ENGINE/SHADOW_REG/grid_shadow_reg[1][1][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaBlue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.387ns  (logic 5.586ns (36.305%)  route 9.801ns (63.695%))
  Logic Levels:           10  (LUT3=1 LUT5=1 LUT6=5 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.558     5.079    ENGINE/SHADOW_REG/clk_IBUF_BUFG
    SLICE_X13Y51         FDRE                                         r  ENGINE/SHADOW_REG/grid_shadow_reg[1][1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y51         FDRE (Prop_fdre_C_Q)         0.456     5.535 r  ENGINE/SHADOW_REG/grid_shadow_reg[1][1][0]/Q
                         net (fo=1, routed)           1.379     6.914    ENGINE/SHADOW_REG/grid_out[1][1][0]
    SLICE_X28Y51         LUT3 (Prop_lut3_I0_O)        0.154     7.068 r  ENGINE/SHADOW_REG/digit_value_reg[3]_i_631/O
                         net (fo=1, routed)           0.817     7.884    ENGINE/SHADOW_REG/digit_value_reg[3]_i_631_n_0
    SLICE_X28Y53         LUT6 (Prop_lut6_I5_O)        0.327     8.211 r  ENGINE/SHADOW_REG/digit_value_reg[3]_i_298/O
                         net (fo=1, routed)           1.203     9.415    ENGINE/SHADOW_REG/digit_value_reg[3]_i_298_n_0
    SLICE_X15Y56         LUT6 (Prop_lut6_I1_O)        0.124     9.539 r  ENGINE/SHADOW_REG/digit_value_reg[3]_i_165/O
                         net (fo=1, routed)           0.000     9.539    ENGINE/SHADOW_REG/digit_value_reg[3]_i_165_n_0
    SLICE_X15Y56         MUXF7 (Prop_muxf7_I0_O)      0.238     9.777 r  ENGINE/SHADOW_REG/digit_value_reg[3]_i_75/O
                         net (fo=1, routed)           0.000     9.777    ENGINE/SHADOW_REG/digit_value_reg[3]_i_75_n_0
    SLICE_X15Y56         MUXF8 (Prop_muxf8_I0_O)      0.104     9.881 r  ENGINE/SHADOW_REG/digit_value_reg[3]_i_22/O
                         net (fo=2, routed)           0.969    10.850    ENGINE/SHADOW_REG/digit_value_reg[3]_i_22_n_0
    SLICE_X10Y54         LUT5 (Prop_lut5_I2_O)        0.316    11.166 r  ENGINE/SHADOW_REG/digit_value_reg[3]_i_7/O
                         net (fo=2, routed)           0.914    12.080    ENGINE/SHADOW_REG/digit_value_reg[3]_i_7_n_0
    SLICE_X11Y51         LUT6 (Prop_lut6_I4_O)        0.124    12.204 f  ENGINE/SHADOW_REG/digit_value_reg[2]_i_1/O
                         net (fo=4, routed)           1.727    13.931    ENGINE/SHADOW_REG/mode_reg_1
    SLICE_X15Y37         LUT6 (Prop_lut6_I4_O)        0.124    14.055 f  ENGINE/SHADOW_REG/vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=5, routed)           0.618    14.673    VGA/vgaBlue[2]
    SLICE_X12Y35         LUT6 (Prop_lut6_I3_O)        0.124    14.797 r  VGA/vgaBlue_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.173    16.971    vgaBlue_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         3.495    20.466 r  vgaBlue_OBUF[0]_inst/O
                         net (fo=0)                   0.000    20.466    vgaBlue[0]
    N18                                                               r  vgaBlue[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 selected_number_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DRAW/digit_value_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.411ns  (logic 0.254ns (17.999%)  route 1.157ns (82.001%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.565     1.448    clk_IBUF_BUFG
    SLICE_X8Y52          FDRE                                         r  selected_number_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y52          FDRE (Prop_fdre_C_Q)         0.164     1.612 r  selected_number_reg[0]/Q
                         net (fo=8, routed)           0.343     1.955    DRAW/Q[0]
    SLICE_X11Y50         LUT2 (Prop_lut2_I1_O)        0.045     2.000 r  DRAW/digit_value_reg[0]_i_2/O
                         net (fo=1, routed)           0.135     2.135    ENGINE/SHADOW_REG/digit_value_reg[0]
    SLICE_X11Y50         LUT6 (Prop_lut6_I0_O)        0.045     2.180 r  ENGINE/SHADOW_REG/digit_value_reg[0]_i_1/O
                         net (fo=4, routed)           0.679     2.859    DRAW/vgaRed_OBUF[3]_inst_i_142_1
    SLICE_X28Y42         LDCE                                         r  DRAW/digit_value_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ENGINE/SHADOW_REG/grid_shadow_reg[8][8][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DRAW/digit_value_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.429ns  (logic 0.254ns (17.774%)  route 1.175ns (82.226%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.563     1.446    ENGINE/SHADOW_REG/clk_IBUF_BUFG
    SLICE_X14Y57         FDRE                                         r  ENGINE/SHADOW_REG/grid_shadow_reg[8][8][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y57         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  ENGINE/SHADOW_REG/grid_shadow_reg[8][8][3]/Q
                         net (fo=2, routed)           0.262     1.872    ENGINE/SHADOW_REG/grid_out[8][8][3]
    SLICE_X11Y54         LUT5 (Prop_lut5_I0_O)        0.045     1.917 r  ENGINE/SHADOW_REG/digit_value_reg[3]_i_5/O
                         net (fo=2, routed)           0.208     2.125    ENGINE/SHADOW_REG/DRAW/grid_vals[3]
    SLICE_X11Y51         LUT6 (Prop_lut6_I2_O)        0.045     2.170 r  ENGINE/SHADOW_REG/digit_value_reg[3]_i_1/O
                         net (fo=4, routed)           0.705     2.875    DRAW/vgaRed_OBUF[3]_inst_i_23_0
    SLICE_X28Y41         LDCE                                         r  DRAW/digit_value_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ENGINE/SHADOW_REG/grid_shadow_reg[8][8][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DRAW/digit_value_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.439ns  (logic 0.254ns (17.655%)  route 1.185ns (82.345%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.563     1.446    ENGINE/SHADOW_REG/clk_IBUF_BUFG
    SLICE_X14Y57         FDRE                                         r  ENGINE/SHADOW_REG/grid_shadow_reg[8][8][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y57         FDRE (Prop_fdre_C_Q)         0.164     1.610 f  ENGINE/SHADOW_REG/grid_shadow_reg[8][8][3]/Q
                         net (fo=2, routed)           0.262     1.872    ENGINE/SHADOW_REG/grid_out[8][8][3]
    SLICE_X11Y54         LUT5 (Prop_lut5_I0_O)        0.045     1.917 f  ENGINE/SHADOW_REG/digit_value_reg[3]_i_5/O
                         net (fo=2, routed)           0.208     2.125    ENGINE/SHADOW_REG/DRAW/grid_vals[3]
    SLICE_X11Y51         LUT6 (Prop_lut6_I2_O)        0.045     2.170 r  ENGINE/SHADOW_REG/digit_value_reg[2]_i_1/O
                         net (fo=4, routed)           0.715     2.885    DRAW/vgaRed_OBUF[3]_inst_i_79_1
    SLICE_X28Y39         LDCE                                         r  DRAW/digit_value_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 selected_number_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DRAW/digit_value_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.439ns  (logic 0.315ns (21.895%)  route 1.124ns (78.105%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.565     1.448    clk_IBUF_BUFG
    SLICE_X8Y52          FDRE                                         r  selected_number_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y52          FDRE (Prop_fdre_C_Q)         0.164     1.612 r  selected_number_reg[1]/Q
                         net (fo=8, routed)           0.312     1.924    DRAW/Q[1]
    SLICE_X11Y51         LUT2 (Prop_lut2_I1_O)        0.044     1.968 r  DRAW/digit_value_reg[1]_i_2/O
                         net (fo=1, routed)           0.053     2.022    ENGINE/SHADOW_REG/digit_value_reg[1]
    SLICE_X11Y51         LUT6 (Prop_lut6_I0_O)        0.107     2.129 r  ENGINE/SHADOW_REG/digit_value_reg[1]_i_1/O
                         net (fo=4, routed)           0.758     2.887    DRAW/vgaRed_OBUF[3]_inst_i_142_0
    SLICE_X28Y42         LDCE                                         r  DRAW/digit_value_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 flash_div_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaGreen[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.442ns  (logic 1.461ns (59.807%)  route 0.982ns (40.193%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.563     1.446    clk_IBUF_BUFG
    SLICE_X14Y37         FDRE                                         r  flash_div_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y37         FDRE (Prop_fdre_C_Q)         0.164     1.610 f  flash_div_reg[26]/Q
                         net (fo=3, routed)           0.277     1.887    VGA/vgaGreen_OBUF[1]_inst_i_1_0[0]
    SLICE_X13Y37         LUT4 (Prop_lut4_I3_O)        0.045     1.932 f  VGA/vgaGreen_OBUF[1]_inst_i_2/O
                         net (fo=3, routed)           0.123     2.055    VGA/DRAW/red1
    SLICE_X12Y36         LUT6 (Prop_lut6_I2_O)        0.045     2.100 r  VGA/vgaGreen_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.582     2.682    vgaGreen_OBUF[1]
    H17                  OBUF (Prop_obuf_I_O)         1.207     3.888 r  vgaGreen_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.888    vgaGreen[1]
    H17                                                               r  vgaGreen[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 flash_div_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaBlue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.503ns  (logic 1.520ns (60.718%)  route 0.983ns (39.282%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.563     1.446    clk_IBUF_BUFG
    SLICE_X14Y37         FDRE                                         r  flash_div_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y37         FDRE (Prop_fdre_C_Q)         0.164     1.610 f  flash_div_reg[26]/Q
                         net (fo=3, routed)           0.277     1.887    VGA/vgaGreen_OBUF[1]_inst_i_1_0[0]
    SLICE_X13Y37         LUT5 (Prop_lut5_I1_O)        0.044     1.931 f  VGA/vgaGreen_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.112     2.043    VGA/vgaGreen_OBUF[3]_inst_i_3_n_0
    SLICE_X12Y36         LUT6 (Prop_lut6_I3_O)        0.107     2.150 r  VGA/vgaGreen_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           0.594     2.744    vgaBlue_OBUF[1]
    L18                  OBUF (Prop_obuf_I_O)         1.205     3.949 r  vgaBlue_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.949    vgaBlue[1]
    L18                                                               r  vgaBlue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 flash_div_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaBlue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.524ns  (logic 1.451ns (57.460%)  route 1.074ns (42.540%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.563     1.446    clk_IBUF_BUFG
    SLICE_X14Y37         FDRE                                         r  flash_div_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y37         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  flash_div_reg[26]/Q
                         net (fo=3, routed)           0.277     1.887    VGA/vgaGreen_OBUF[1]_inst_i_1_0[0]
    SLICE_X13Y37         LUT4 (Prop_lut4_I3_O)        0.045     1.932 r  VGA/vgaGreen_OBUF[1]_inst_i_2/O
                         net (fo=3, routed)           0.214     2.147    VGA/DRAW/red1
    SLICE_X12Y35         LUT6 (Prop_lut6_I2_O)        0.045     2.192 r  VGA/vgaBlue_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.582     2.774    vgaBlue_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         1.197     3.971 r  vgaBlue_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.971    vgaBlue[0]
    N18                                                               r  vgaBlue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 flash_div_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaBlue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.550ns  (logic 1.474ns (57.804%)  route 1.076ns (42.196%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.563     1.446    clk_IBUF_BUFG
    SLICE_X14Y37         FDRE                                         r  flash_div_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y37         FDRE (Prop_fdre_C_Q)         0.164     1.610 f  flash_div_reg[26]/Q
                         net (fo=3, routed)           0.277     1.887    VGA/vgaGreen_OBUF[1]_inst_i_1_0[0]
    SLICE_X13Y37         LUT4 (Prop_lut4_I3_O)        0.045     1.932 f  VGA/vgaGreen_OBUF[1]_inst_i_2/O
                         net (fo=3, routed)           0.218     2.151    VGA/DRAW/red1
    SLICE_X12Y35         LUT6 (Prop_lut6_I2_O)        0.045     2.196 r  VGA/vgaBlue_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.580     2.776    vgaBlue_OBUF[2]
    K18                  OBUF (Prop_obuf_I_O)         1.220     3.996 r  vgaBlue_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.996    vgaBlue[2]
    K18                                                               r  vgaBlue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 flash_div_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaGreen[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.810ns  (logic 1.546ns (55.035%)  route 1.263ns (44.965%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.563     1.446    clk_IBUF_BUFG
    SLICE_X14Y37         FDRE                                         r  flash_div_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y37         FDRE (Prop_fdre_C_Q)         0.164     1.610 f  flash_div_reg[26]/Q
                         net (fo=3, routed)           0.277     1.887    VGA/vgaGreen_OBUF[1]_inst_i_1_0[0]
    SLICE_X13Y37         LUT5 (Prop_lut5_I1_O)        0.044     1.931 f  VGA/vgaGreen_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.112     2.043    VGA/vgaGreen_OBUF[3]_inst_i_3_n_0
    SLICE_X12Y36         LUT6 (Prop_lut6_I3_O)        0.107     2.150 r  VGA/vgaGreen_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           0.875     3.025    vgaBlue_OBUF[1]
    D17                  OBUF (Prop_obuf_I_O)         1.231     4.256 r  vgaGreen_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.256    vgaGreen[3]
    D17                                                               r  vgaGreen[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEVENSEG/SEVENSEG_DRIVER/refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.033ns  (logic 1.413ns (46.583%)  route 1.620ns (53.417%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.592     1.475    SEVENSEG/SEVENSEG_DRIVER/CLK
    SLICE_X6Y50          FDRE                                         r  SEVENSEG/SEVENSEG_DRIVER/refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y50          FDRE (Prop_fdre_C_Q)         0.164     1.639 f  SEVENSEG/SEVENSEG_DRIVER/refresh_counter_reg[19]/Q
                         net (fo=13, routed)          0.359     1.998    SEVENSEG/SEVENSEG_DRIVER/S[0]
    SLICE_X9Y50          LUT2 (Prop_lut2_I0_O)        0.045     2.043 r  SEVENSEG/SEVENSEG_DRIVER/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.262     3.305    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         1.204     4.509 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.509    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            cC/buttonPressFirstFlipFlop_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.926ns  (logic 1.441ns (36.712%)  route 2.485ns (63.288%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=1, routed)           2.485     3.926    cC/btnC_IBUF
    SLICE_X3Y57          FDRE                                         r  cC/buttonPressFirstFlipFlop_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.508     4.849    cC/CLK
    SLICE_X3Y57          FDRE                                         r  cC/buttonPressFirstFlipFlop_reg/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            cU/buttonPressFirstFlipFlop_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.521ns  (logic 1.454ns (41.291%)  route 2.067ns (58.709%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  btnU_IBUF_inst/O
                         net (fo=1, routed)           2.067     3.521    cU/btnU_IBUF
    SLICE_X3Y56          FDRE                                         r  cU/buttonPressFirstFlipFlop_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.509     4.850    cU/CLK
    SLICE_X3Y56          FDRE                                         r  cU/buttonPressFirstFlipFlop_reg/C

Slack:                    inf
  Source:                 btnL
                            (input port)
  Destination:            cL/buttonPressFirstFlipFlop_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.488ns  (logic 1.451ns (41.612%)  route 2.036ns (58.388%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  btnL (IN)
                         net (fo=0)                   0.000     0.000    btnL
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  btnL_IBUF_inst/O
                         net (fo=1, routed)           2.036     3.488    cL/btnL_IBUF
    SLICE_X3Y55          FDRE                                         r  cL/buttonPressFirstFlipFlop_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.509     4.850    cL/CLK
    SLICE_X3Y55          FDRE                                         r  cL/buttonPressFirstFlipFlop_reg/C

Slack:                    inf
  Source:                 btnD
                            (input port)
  Destination:            cD/buttonPressFirstFlipFlop_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.459ns  (logic 1.452ns (41.986%)  route 2.007ns (58.014%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.851ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  btnD (IN)
                         net (fo=0)                   0.000     0.000    btnD
    U17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  btnD_IBUF_inst/O
                         net (fo=1, routed)           2.007     3.459    cD/btnD_IBUF
    SLICE_X0Y52          FDRE                                         r  cD/buttonPressFirstFlipFlop_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.510     4.851    cD/CLK
    SLICE_X0Y52          FDRE                                         r  cD/buttonPressFirstFlipFlop_reg/C

Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            cR/buttonPressFirstFlipFlop_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.166ns  (logic 1.451ns (45.828%)  route 1.715ns (54.172%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.851ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  btnR_IBUF_inst/O
                         net (fo=1, routed)           1.715     3.166    cR/btnR_IBUF
    SLICE_X0Y52          FDRE                                         r  cR/buttonPressFirstFlipFlop_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.510     4.851    cR/CLK
    SLICE_X0Y52          FDRE                                         r  cR/buttonPressFirstFlipFlop_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            cR/buttonPressFirstFlipFlop_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.905ns  (logic 0.219ns (24.238%)  route 0.685ns (75.762%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  btnR_IBUF_inst/O
                         net (fo=1, routed)           0.685     0.905    cR/btnR_IBUF
    SLICE_X0Y52          FDRE                                         r  cR/buttonPressFirstFlipFlop_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.864     1.992    cR/CLK
    SLICE_X0Y52          FDRE                                         r  cR/buttonPressFirstFlipFlop_reg/C

Slack:                    inf
  Source:                 btnD
                            (input port)
  Destination:            cD/buttonPressFirstFlipFlop_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.017ns  (logic 0.221ns (21.677%)  route 0.797ns (78.323%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  btnD (IN)
                         net (fo=0)                   0.000     0.000    btnD
    U17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  btnD_IBUF_inst/O
                         net (fo=1, routed)           0.797     1.017    cD/btnD_IBUF
    SLICE_X0Y52          FDRE                                         r  cD/buttonPressFirstFlipFlop_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.864     1.992    cD/CLK
    SLICE_X0Y52          FDRE                                         r  cD/buttonPressFirstFlipFlop_reg/C

Slack:                    inf
  Source:                 btnL
                            (input port)
  Destination:            cL/buttonPressFirstFlipFlop_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.026ns  (logic 0.219ns (21.387%)  route 0.806ns (78.613%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  btnL (IN)
                         net (fo=0)                   0.000     0.000    btnL
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  btnL_IBUF_inst/O
                         net (fo=1, routed)           0.806     1.026    cL/btnL_IBUF
    SLICE_X3Y55          FDRE                                         r  cL/buttonPressFirstFlipFlop_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.863     1.991    cL/CLK
    SLICE_X3Y55          FDRE                                         r  cL/buttonPressFirstFlipFlop_reg/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            cU/buttonPressFirstFlipFlop_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.053ns  (logic 0.222ns (21.073%)  route 0.831ns (78.927%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  btnU_IBUF_inst/O
                         net (fo=1, routed)           0.831     1.053    cU/btnU_IBUF
    SLICE_X3Y56          FDRE                                         r  cU/buttonPressFirstFlipFlop_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.863     1.991    cU/CLK
    SLICE_X3Y56          FDRE                                         r  cU/buttonPressFirstFlipFlop_reg/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            cC/buttonPressFirstFlipFlop_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.239ns  (logic 0.210ns (16.909%)  route 1.030ns (83.091%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.990ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=1, routed)           1.030     1.239    cC/btnC_IBUF
    SLICE_X3Y57          FDRE                                         r  cC/buttonPressFirstFlipFlop_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.862     1.990    cC/CLK
    SLICE_X3Y57          FDRE                                         r  cC/buttonPressFirstFlipFlop_reg/C





