Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Fri Sep 25 12:40:58 2020
| Host         : Ion-Notebook running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z007s
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    97 |
|    Minimum number of control sets                        |    97 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   275 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    97 |
| >= 0 to < 4        |    22 |
| >= 4 to < 6        |     9 |
| >= 6 to < 8        |     5 |
| >= 8 to < 10       |    40 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     5 |
| >= 14 to < 16      |     0 |
| >= 16              |    15 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             179 |           44 |
| No           | No                    | Yes                    |              22 |            7 |
| No           | Yes                   | No                     |             120 |           60 |
| Yes          | No                    | No                     |             166 |           54 |
| Yes          | No                    | Yes                    |            2076 |          400 |
| Yes          | Yes                   | No                     |             474 |          155 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                   Clock Signal                  |                                                                 Enable Signal                                                                |                                                   Set/Reset Signal                                                   | Slice Load Count | Bel Load Count |
+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                              | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                  |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                              | design_1_i/axi_smc/inst/m01_nodes/m01_w_node/inst/s_sc_areset_pipe                                                   |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                              | design_1_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/s_sc_areset_pipe                                         |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                              | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_areset_pipe                                                  |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                              | design_1_i/axi_smc/inst/switchboards/i_nodes/i_b_node/inst/s_sc_areset_pipe                                          |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                              | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_areset_pipe                                                  |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                              | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_areset_pipe                                                  |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                              | design_1_i/axi_smc/inst/switchboards/i_nodes/i_ar_node/inst/s_sc_areset_pipe                                         |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                              | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_areset_pipe                                                   |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                              | design_1_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/s_sc_areset_pipe                                          |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                              | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                   |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                              | design_1_i/axi_smc/inst/switchboards/i_nodes/i_w_node/inst/s_sc_areset_pipe                                          |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                              | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_areset_pipe                                                   |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                              | design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_areset_pipe                                                   |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                              | design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_areset_pipe                                                   |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                              | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_areset_pipe                                                   |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                              | design_1_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/s_sc_areset_pipe                                                  |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                              | design_1_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/s_sc_areset_pipe                                                  |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                              | design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/s_sc_areset_pipe                                                   |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                              | design_1_i/axi_smc/inst/m01_nodes/m01_r_node/inst/s_sc_areset_pipe                                                   |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_fifo.wroute_fifo/gen_srls[2].srl_nx1/shift                                |                                                                                                                      |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/m_aruser                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                              |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                              | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                    |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                           | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                      |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                              | design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                          |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                         | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                    |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                              | design_1_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                         |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_fifo.wroute_fifo/fifoaddr[3]_i_1_n_0                                      | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                       |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/E[0]                                                                    | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                       |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_cnt[4]_i_1_n_0                                                        | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                     |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.b_cnt[4]_i_1_n_0                                                        | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                     |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/axi_awready0                                                                   | design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/espulsore1/diag_data_buffer[31].diag_reg/AR[0]         |                4 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                   | design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/clear                                                    |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                  | design_1_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                   |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_addr_d[8]_i_1_n_0                     | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                              |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_cnt[6]_i_1_n_0                        | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                              |                4 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/p_0_in[31]                                                                     | design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/espulsore1/diag_data_buffer[31].diag_reg/AR[0]         |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                              | design_1_i/axi_smc/inst/switchboards/i_nodes/i_b_node/inst/inst_si_handler/areset_r                                  |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/p_0_in[15]                                                                     | design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/espulsore1/diag_data_buffer[31].diag_reg/AR[0]         |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/p_0_in[23]                                                                     | design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/espulsore1/diag_data_buffer[31].diag_reg/AR[0]         |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                              | design_1_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/areset_r                                  |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/slv_reg35[31]_i_1_n_0                                                          | design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/espulsore1/diag_data_buffer[31].diag_reg/AR[0]         |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                  | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                       |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/slv_reg33[15]_i_1_n_0                                                          | design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/espulsore1/diag_data_buffer[31].diag_reg/AR[0]         |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/slv_reg33[23]_i_1_n_0                                                          | design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/espulsore1/diag_data_buffer[31].diag_reg/AR[0]         |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/slv_reg33[31]_i_1_n_0                                                          | design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/espulsore1/diag_data_buffer[31].diag_reg/AR[0]         |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/slv_reg33[7]_i_1_n_0                                                           | design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/espulsore1/diag_data_buffer[31].diag_reg/AR[0]         |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats[7]_i_1_n_0                       | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                              |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/slv_reg39[31]_i_1_n_0                                                          | design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/espulsore1/diag_data_buffer[31].diag_reg/AR[0]         |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/slv_reg34[15]_i_1_n_0                                                          | design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/espulsore1/diag_data_buffer[31].diag_reg/AR[0]         |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/slv_reg34[23]_i_1_n_0                                                          | design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/espulsore1/diag_data_buffer[31].diag_reg/AR[0]         |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/slv_reg34[31]_i_1_n_0                                                          | design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/espulsore1/diag_data_buffer[31].diag_reg/AR[0]         |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/slv_reg35[15]_i_1_n_0                                                          | design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/espulsore1/diag_data_buffer[31].diag_reg/AR[0]         |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/slv_reg36[15]_i_1_n_0                                                          | design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/espulsore1/diag_data_buffer[31].diag_reg/AR[0]         |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/slv_reg36[31]_i_1_n_0                                                          | design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/espulsore1/diag_data_buffer[31].diag_reg/AR[0]         |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/slv_reg36[7]_i_1_n_0                                                           | design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/espulsore1/diag_data_buffer[31].diag_reg/AR[0]         |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/slv_reg35[7]_i_1_n_0                                                           | design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/espulsore1/diag_data_buffer[31].diag_reg/AR[0]         |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/slv_reg36[23]_i_1_n_0                                                          | design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/espulsore1/diag_data_buffer[31].diag_reg/AR[0]         |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/slv_reg35[23]_i_1_n_0                                                          | design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/espulsore1/diag_data_buffer[31].diag_reg/AR[0]         |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/slv_reg37[15]_i_1_n_0                                                          | design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/espulsore1/diag_data_buffer[31].diag_reg/AR[0]         |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/slv_reg38[15]_i_1_n_0                                                          | design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/espulsore1/diag_data_buffer[31].diag_reg/AR[0]         |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/slv_reg38[23]_i_1_n_0                                                          | design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/espulsore1/diag_data_buffer[31].diag_reg/AR[0]         |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/slv_reg37[31]_i_1_n_0                                                          | design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/espulsore1/diag_data_buffer[31].diag_reg/AR[0]         |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/slv_reg37[23]_i_1_n_0                                                          | design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/espulsore1/diag_data_buffer[31].diag_reg/AR[0]         |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/slv_reg37[7]_i_1_n_0                                                           | design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/espulsore1/diag_data_buffer[31].diag_reg/AR[0]         |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/slv_reg39[23]_i_1_n_0                                                          | design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/espulsore1/diag_data_buffer[31].diag_reg/AR[0]         |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/slv_reg39[7]_i_1_n_0                                                           | design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/espulsore1/diag_data_buffer[31].diag_reg/AR[0]         |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/slv_reg39[15]_i_1_n_0                                                          | design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/espulsore1/diag_data_buffer[31].diag_reg/AR[0]         |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/slv_reg38[31]_i_1_n_0                                                          | design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/espulsore1/diag_data_buffer[31].diag_reg/AR[0]         |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/slv_reg38[7]_i_1_n_0                                                           | design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/espulsore1/diag_data_buffer[31].diag_reg/AR[0]         |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/p_0_in[7]                                                                      | design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/espulsore1/diag_data_buffer[31].diag_reg/AR[0]         |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/w_cnt[8]_i_1_n_0                         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                              |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/b_cnt                                    | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/b_cnt[8]_i_1_n_0 |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[8]_i_1_n_0                       | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                              |                4 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/inst_si_handler/inst_arb_stall_late/E[0]                                         |                                                                                                                      |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_smc/inst/switchboards/i_nodes/i_ar_node/inst/inst_si_handler/inst_arb_stall_late/E[0]                                         |                                                                                                                      |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/axi_arready0                                                                   | design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/espulsore1/diag_data_buffer[31].diag_reg/AR[0]         |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.s_axi_rid_i[11]_i_1_n_0              | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                       |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_write.s_axi_bid_i_0                       | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                       |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/espulsore1/en10mhz_gen/enable_counts[0]_i_1_n_0                                | design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/espulsore1/diag_data_buffer[31].diag_reg/AR[0]         |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_reg.s_rid_i0   |                                                                                                                      |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_reg.s_rid_i0   |                                                                                                                      |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/espulsore1/en10mhz_gen/tmp_enable1_reg_0[0]                                    | design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/espulsore1/diag_data_buffer[31].diag_reg/AR[0]         |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                              | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                    |                6 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                              | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                              |               12 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                              | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                       |               10 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/slv_reg34[7]_i_1_n_0                                                           | design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/espulsore1/diag_data_buffer[31].diag_reg/AR[0]         |                9 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i[1136]_i_1__0_n_0                                             |                                                                                                                      |                7 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                              | design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/espulsore1/diag_data_buffer[31].diag_reg/AR[0]         |               10 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i[1136]_i_1_n_0                                                |                                                                                                                      |               15 |             29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rdata_i[31]_i_1_n_0                | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                              |                5 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/slv_reg_rden                                                                   | design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/espulsore1/diag_data_buffer[31].diag_reg/AR[0]         |               11 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid |                                                                                                                      |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_smc/inst/switchboards/i_nodes/i_w_node/inst/inst_si_handler/inst_arb_stall_late/E[0]                                          |                                                                                                                      |               13 |             38 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                              |                                                                                                                      |               46 |            181 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/espulsore1/en10mhz_gen/E[0]                                                    | design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/espulsore1/diag_data_buffer[31].diag_reg/AR[0]         |              230 |           1024 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/enabler_espulsore/deb1/E[0]                                                    | design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/espulsore1/diag_data_buffer[31].diag_reg/AR[0]         |              162 |           1024 |
+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+------------------+----------------+


