# zsim stats
===
root: # Stats
 contention: # Contention simulation stats
  domain-0: # Domain stats
   time: 161466790 # Weave simulation time
 time: # Simulator time breakdown
  init: 2340881418695
  bound: 8215629788
  weave: 791251166
  ff: 0
 trigger: 20000 # Reason for this stats dump
 phase: 6388 # Simulated phases
 westmere: # Core stats
  westmere-0: # Core stats
   cycles: 63880005 # Simulated unhalted cycles
   cCycles: 4497104 # Cycles due to contention stalls
   instrs: 100018120 # Simulated instructions
   uops: 142694351 # Retired micro-ops
   bbls: 4786314 # Basic blocks
   approxInstrs: 434 # Instrs with approx uop decoding
   mispredBranches: 23143 # Mispredicted branches
   condBranches: 4718973 # conditional branches
 l1i: # Cache stats
  l1i-0: # Filter cache stats
   fhGETS: 9441407 # Filtered GETS hits
   fhGETX: 0 # Filtered GETX hits
   hGETS: 20155 # GETS hits
   hGETX: 0 # GETX hits
   mGETS: 2433 # GETS misses
   mGETXIM: 0 # GETX I->M misses
   mGETXSM: 0 # GETX S->M misses (upgrade misses)
   PUTS: 0 # Clean evictions (from lower level)
   PUTX: 0 # Dirty evictions (from lower level)
   INV: 715 # Invalidates (from upper level)
   INVX: 0 # Downgrades (from upper level)
   FWD: 0 # Forwards (from upper level)
   latGETnl: 182862 # GET request latency on next level
   latGETnet: 0 # GET request latency on network to next level
 l1d: # Cache stats
  l1d-0: # Filter cache stats
   fhGETS: 27628259 # Filtered GETS hits
   fhGETX: 9106666 # Filtered GETX hits
   hGETS: 15210331 # GETS hits
   hGETX: 5949490 # GETX hits
   mGETS: 242296 # GETS misses
   mGETXIM: 291926 # GETX I->M misses
   mGETXSM: 0 # GETX S->M misses (upgrade misses)
   PUTS: 0 # Clean evictions (from lower level)
   PUTX: 0 # Dirty evictions (from lower level)
   INV: 28489 # Invalidates (from upper level)
   INVX: 0 # Downgrades (from upper level)
   FWD: 0 # Forwards (from upper level)
   latGETnl: 27130344 # GET request latency on next level
   latGETnet: 0 # GET request latency on network to next level
 l2: # Cache stats
  l2-0: # Cache stats
   hGETS: 197607 # GETS hits
   hGETX: 1414 # GETX hits
   mGETS: 47122 # GETS misses
   mGETXIM: 290512 # GETX I->M misses
   mGETXSM: 0 # GETX S->M misses (upgrade misses)
   PUTS: 231720 # Clean evictions (from lower level)
   PUTX: 274831 # Dirty evictions (from lower level)
   INV: 43265 # Invalidates (from upper level)
   INVX: 0 # Downgrades (from upper level)
   FWD: 0 # Forwards (from upper level)
   latGETnl: 21946656 # GET request latency on next level
   latGETnet: 0 # GET request latency on network to next level
 l3: # Cache stats
  l3-0: # Cache stats
   hGETS: 22817 # GETS hits
   hGETX: 161001 # GETX hits
   mGETS: 24305 # GETS misses
   mGETXIM: 129511 # GETX I->M misses
   mGETXSM: 0 # GETX S->M misses (upgrade misses)
   PUTS: 26599 # Clean evictions (from lower level)
   PUTX: 263674 # Dirty evictions (from lower level)
   INV: 0 # Invalidates (from upper level)
   INVX: 0 # Downgrades (from upper level)
   FWD: 0 # Forwards (from upper level)
   latGETnl: 13843440 # GET request latency on next level
   latGETnet: 0 # GET request latency on network to next level
   part: # Vantage replacement policy stats
    ffaProms: 11385 # Promotions from unmanaged region
    updCycles: 63870000 # Cycles of updates experienced on size-cycle counters
    part-0: # Partition stats
     sz: 28752 # Actual size
     xSz: 32768 # Extended actual size, including lines currently demoted to FFA
     tgtSz: 27776 # Target size
     stTgtSz: 27776 # Short-term target size (used with smoothedTransients)
     hits: 183818 # Hits
     misses: 153816 # Misses
     dems: 129968 # Demotions
     evs: 6481 # Evictions
     szCycles: 1701988130000 # Cumulative per-cycle sum of sz
     xSzCycles: 1950765350000 # Cumulative per-cycle sum of xSz
    part-1: # Partition stats
     sz: 4016 # Actual size
     xSz: 0 # Extended actual size, including lines currently demoted to FFA
     tgtSz: 0 # Target size
     stTgtSz: 0 # Short-term target size (used with smoothedTransients)
     hits: 0 # Hits
     misses: 0 # Misses
     dems: 0 # Demotions
     evs: 147335 # Evictions
     szCycles: 390904030000 # Cumulative per-cycle sum of sz
     xSzCycles: 142126810000 # Cumulative per-cycle sum of xSz
 mem: # Memory controller stats
  mem-0: # Memory controller stats
   rd: 38576 # Read requests
   wr: 25026 # Write requests
   rdlat: 5485199 # Total latency experienced by read requests
   wrlat: 3630138 # Total latency experienced by write requests
   rdhits: 90 # Read row hits
   wrhits: 145 # Write row hits
   mlh: # latency histogram for memory requests
    0: 0
    1: 0
    2: 0
    3: 0
    4: 0
    5: 0
    6: 0
    7: 0
    8: 0
    9: 0
    10: 0
    11: 8
    12: 23
    13: 32657
    14: 2951
    15: 67
    16: 56
    17: 28
    18: 31
    19: 13
    20: 22
    21: 28
    22: 37
    23: 2170
    24: 20
    25: 31
    26: 14
    27: 24
    28: 22
    29: 19
    30: 29
    31: 30
    32: 27
    33: 22
    34: 28
    35: 27
    36: 18
    37: 21
    38: 26
    39: 9
    40: 19
    41: 11
    42: 24
    43: 7
    44: 4
    45: 1
    46: 3
    47: 32
    48: 6
    49: 1
    50: 3
    51: 3
    52: 4
    53: 0
    54: 0
    55: 0
    56: 0
    57: 0
    58: 0
    59: 0
    60: 0
    61: 0
    62: 0
    63: 0
    64: 0
    65: 0
    66: 0
    67: 0
    68: 0
    69: 0
    70: 0
    71: 0
    72: 0
    73: 0
    74: 0
    75: 0
    76: 0
    77: 0
    78: 0
    79: 0
    80: 0
    81: 0
    82: 0
    83: 0
    84: 0
    85: 0
    86: 0
    87: 0
    88: 0
    89: 0
    90: 0
    91: 0
    92: 0
    93: 0
    94: 0
    95: 0
    96: 0
    97: 0
    98: 0
    99: 0
  mem-1: # Memory controller stats
   rd: 38382 # Read requests
   wr: 25016 # Write requests
   rdlat: 5455941 # Total latency experienced by read requests
   wrlat: 3629566 # Total latency experienced by write requests
   rdhits: 15 # Read row hits
   wrhits: 118 # Write row hits
   mlh: # latency histogram for memory requests
    0: 0
    1: 0
    2: 0
    3: 0
    4: 0
    5: 0
    6: 0
    7: 0
    8: 0
    9: 0
    10: 0
    11: 6
    12: 2
    13: 32393
    14: 3108
    15: 61
    16: 53
    17: 22
    18: 25
    19: 11
    20: 11
    21: 21
    22: 28
    23: 2162
    24: 18
    25: 48
    26: 26
    27: 29
    28: 22
    29: 16
    30: 10
    31: 13
    32: 21
    33: 30
    34: 20
    35: 34
    36: 12
    37: 16
    38: 13
    39: 15
    40: 16
    41: 19
    42: 24
    43: 18
    44: 5
    45: 1
    46: 8
    47: 28
    48: 5
    49: 2
    50: 0
    51: 3
    52: 5
    53: 2
    54: 0
    55: 0
    56: 0
    57: 0
    58: 0
    59: 0
    60: 0
    61: 0
    62: 0
    63: 0
    64: 0
    65: 0
    66: 0
    67: 0
    68: 0
    69: 0
    70: 0
    71: 0
    72: 0
    73: 0
    74: 0
    75: 0
    76: 0
    77: 0
    78: 0
    79: 0
    80: 0
    81: 0
    82: 0
    83: 0
    84: 0
    85: 0
    86: 0
    87: 0
    88: 0
    89: 0
    90: 0
    91: 0
    92: 0
    93: 0
    94: 0
    95: 0
    96: 0
    97: 0
    98: 0
    99: 0
  mem-2: # Memory controller stats
   rd: 38440 # Read requests
   wr: 24979 # Write requests
   rdlat: 5470476 # Total latency experienced by read requests
   wrlat: 3640288 # Total latency experienced by write requests
   rdhits: 52 # Read row hits
   wrhits: 119 # Write row hits
   mlh: # latency histogram for memory requests
    0: 0
    1: 0
    2: 0
    3: 0
    4: 0
    5: 0
    6: 0
    7: 0
    8: 0
    9: 0
    10: 0
    11: 4
    12: 9
    13: 32265
    14: 3268
    15: 61
    16: 58
    17: 23
    18: 15
    19: 19
    20: 22
    21: 18
    22: 33
    23: 2163
    24: 16
    25: 35
    26: 26
    27: 21
    28: 11
    29: 14
    30: 14
    31: 24
    32: 20
    33: 24
    34: 28
    35: 23
    36: 18
    37: 23
    38: 30
    39: 21
    40: 18
    41: 20
    42: 25
    43: 11
    44: 2
    45: 3
    46: 5
    47: 32
    48: 5
    49: 2
    50: 2
    51: 3
    52: 3
    53: 3
    54: 0
    55: 0
    56: 0
    57: 0
    58: 0
    59: 0
    60: 0
    61: 0
    62: 0
    63: 0
    64: 0
    65: 0
    66: 0
    67: 0
    68: 0
    69: 0
    70: 0
    71: 0
    72: 0
    73: 0
    74: 0
    75: 0
    76: 0
    77: 0
    78: 0
    79: 0
    80: 0
    81: 0
    82: 0
    83: 0
    84: 0
    85: 0
    86: 0
    87: 0
    88: 0
    89: 0
    90: 0
    91: 0
    92: 0
    93: 0
    94: 0
    95: 0
    96: 0
    97: 0
    98: 0
    99: 0
  mem-3: # Memory controller stats
   rd: 38418 # Read requests
   wr: 24989 # Write requests
   rdlat: 5462820 # Total latency experienced by read requests
   wrlat: 3635234 # Total latency experienced by write requests
   rdhits: 38 # Read row hits
   wrhits: 129 # Write row hits
   mlh: # latency histogram for memory requests
    0: 0
    1: 0
    2: 0
    3: 0
    4: 0
    5: 0
    6: 0
    7: 0
    8: 0
    9: 0
    10: 0
    11: 24
    12: 5
    13: 32494
    14: 3009
    15: 64
    16: 42
    17: 19
    18: 17
    19: 13
    20: 17
    21: 20
    22: 33
    23: 2170
    24: 16
    25: 35
    26: 20
    27: 22
    28: 18
    29: 27
    30: 22
    31: 33
    32: 25
    33: 18
    34: 23
    35: 16
    36: 24
    37: 17
    38: 25
    39: 19
    40: 21
    41: 20
    42: 18
    43: 13
    44: 5
    45: 1
    46: 1
    47: 33
    48: 4
    49: 1
    50: 2
    51: 4
    52: 4
    53: 4
    54: 0
    55: 0
    56: 0
    57: 0
    58: 0
    59: 0
    60: 0
    61: 0
    62: 0
    63: 0
    64: 0
    65: 0
    66: 0
    67: 0
    68: 0
    69: 0
    70: 0
    71: 0
    72: 0
    73: 0
    74: 0
    75: 0
    76: 0
    77: 0
    78: 0
    79: 0
    80: 0
    81: 0
    82: 0
    83: 0
    84: 0
    85: 0
    86: 0
    87: 0
    88: 0
    89: 0
    90: 0
    91: 0
    92: 0
    93: 0
    94: 0
    95: 0
    96: 0
    97: 0
    98: 0
    99: 0
 sched: # Scheduler stats
  thCr: 1 # Threads created
  thFn: 1 # Threads finished
  schedEvs: 1 # Schedule events
  waitEvs: 0 # Wait events
  handoffEvs: 0 # Handoff events
  sleepEvs: 0 # Sleep events
  idlePhases: 0 # Phases with no thread active
  idlePeriods: 0 # Periods with no thread active
  occHist: # Occupancy histogram
   0: 0
   1: 6388
  rqSzHist: # Run queue size histogram
   0: 6388
   1: 0
   2: 0
   3: 0
   4: 0
   5: 0
   6: 0
   7: 0
   8: 0
   9: 0
   10: 0
   11: 0
   12: 0
   13: 0
   14: 0
   15: 0
   16: 0
 procCycles: # Per-process unhalted core cycles
  0: 63880005
  1: 0
  2: 0
  3: 0
  4: 0
  5: 0
  6: 0
  7: 0
  8: 0
  9: 0
  10: 0
  11: 0
  12: 0
  13: 0
  14: 0
  15: 0
  16: 0
  17: 0
  18: 0
  19: 0
  20: 0
  21: 0
  22: 0
  23: 0
  24: 0
  25: 0
  26: 0
  27: 0
  28: 0
  29: 0
  30: 0
  31: 0
  32: 0
  33: 0
  34: 0
  35: 0
  36: 0
  37: 0
  38: 0
  39: 0
  40: 0
  41: 0
  42: 0
  43: 0
  44: 0
  45: 0
  46: 0
  47: 0
  48: 0
  49: 0
  50: 0
  51: 0
  52: 0
  53: 0
  54: 0
  55: 0
  56: 0
  57: 0
  58: 0
  59: 0
  60: 0
  61: 0
  62: 0
  63: 0
 procInstrs: # Per-process instructions
  0: 100018120
  1: 0
  2: 0
  3: 0
  4: 0
  5: 0
  6: 0
  7: 0
  8: 0
  9: 0
  10: 0
  11: 0
  12: 0
  13: 0
  14: 0
  15: 0
  16: 0
  17: 0
  18: 0
  19: 0
  20: 0
  21: 0
  22: 0
  23: 0
  24: 0
  25: 0
  26: 0
  27: 0
  28: 0
  29: 0
  30: 0
  31: 0
  32: 0
  33: 0
  34: 0
  35: 0
  36: 0
  37: 0
  38: 0
  39: 0
  40: 0
  41: 0
  42: 0
  43: 0
  44: 0
  45: 0
  46: 0
  47: 0
  48: 0
  49: 0
  50: 0
  51: 0
  52: 0
  53: 0
  54: 0
  55: 0
  56: 0
  57: 0
  58: 0
  59: 0
  60: 0
  61: 0
  62: 0
  63: 0
 heartbeats: # Per-process heartbeats
  0: 0
  1: 0
  2: 0
  3: 0
  4: 0
  5: 0
  6: 0
  7: 0
  8: 0
  9: 0
  10: 0
  11: 0
  12: 0
  13: 0
  14: 0
  15: 0
  16: 0
  17: 0
  18: 0
  19: 0
  20: 0
  21: 0
  22: 0
  23: 0
  24: 0
  25: 0
  26: 0
  27: 0
  28: 0
  29: 0
  30: 0
  31: 0
  32: 0
  33: 0
  34: 0
  35: 0
  36: 0
  37: 0
  38: 0
  39: 0
  40: 0
  41: 0
  42: 0
  43: 0
  44: 0
  45: 0
  46: 0
  47: 0
  48: 0
  49: 0
  50: 0
  51: 0
  52: 0
  53: 0
  54: 0
  55: 0
  56: 0
  57: 0
  58: 0
  59: 0
  60: 0
  61: 0
  62: 0
  63: 0
===
