-- Copyright (C) 2020  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and any partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details, at
-- https://fpgasoftware.intel.com/eula.

-- VENDOR "Altera"
-- PROGRAM "Quartus Prime"
-- VERSION "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition"

-- DATE "08/15/2021 16:59:56"

-- 
-- Device: Altera EP4CE6E22C8 Package TQFP144
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY CYCLONEIVE;
LIBRARY IEEE;
USE CYCLONEIVE.CYCLONEIVE_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	hard_block IS
    PORT (
	devoe : IN std_logic;
	devclrn : IN std_logic;
	devpor : IN std_logic
	);
END hard_block;

-- Design Ports Information
-- ~ALTERA_ASDO_DATA1~	=>  Location: PIN_6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ~ALTERA_DCLK~	=>  Location: PIN_12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ~ALTERA_DATA0~	=>  Location: PIN_13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ~ALTERA_nCEO~	=>  Location: PIN_101,	 I/O Standard: 2.5 V,	 Current Strength: 8mA


ARCHITECTURE structure OF hard_block IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL \~ALTERA_ASDO_DATA1~~padout\ : std_logic;
SIGNAL \~ALTERA_FLASH_nCE_nCSO~~padout\ : std_logic;
SIGNAL \~ALTERA_DATA0~~padout\ : std_logic;
SIGNAL \~ALTERA_ASDO_DATA1~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_FLASH_nCE_nCSO~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_DATA0~~ibuf_o\ : std_logic;

BEGIN

ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;
END structure;


LIBRARY ALTERA;
LIBRARY CYCLONEIVE;
LIBRARY IEEE;
LIBRARY STD;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE CYCLONEIVE.CYCLONEIVE_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;
USE STD.STANDARD.ALL;

ENTITY 	Digital_Radio_Interface IS
    PORT (
	clk : IN std_logic;
	s1 : IN std_logic;
	s2 : IN std_logic;
	b3 : IN std_logic;
	b4 : IN std_logic;
	RS : OUT STD.STANDARD.bit;
	RW : OUT STD.STANDARD.bit;
	E : OUT STD.STANDARD.bit;
	DB : OUT STD.STANDARD.bit_vector(7 DOWNTO 0);
	led1 : OUT std_logic;
	led2 : OUT std_logic
	);
END Digital_Radio_Interface;

-- Design Ports Information
-- RS	=>  Location: PIN_141,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- RW	=>  Location: PIN_138,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- E	=>  Location: PIN_143,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DB[0]	=>  Location: PIN_142,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DB[1]	=>  Location: PIN_1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DB[2]	=>  Location: PIN_144,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DB[3]	=>  Location: PIN_3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DB[4]	=>  Location: PIN_2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DB[5]	=>  Location: PIN_10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DB[6]	=>  Location: PIN_7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DB[7]	=>  Location: PIN_11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- led1	=>  Location: PIN_87,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- led2	=>  Location: PIN_86,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- s1	=>  Location: PIN_88,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- s2	=>  Location: PIN_89,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- clk	=>  Location: PIN_23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- b3	=>  Location: PIN_90,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- b4	=>  Location: PIN_91,	 I/O Standard: 2.5 V,	 Current Strength: Default


ARCHITECTURE structure OF Digital_Radio_Interface IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_clk : std_logic;
SIGNAL ww_s1 : std_logic;
SIGNAL ww_s2 : std_logic;
SIGNAL ww_b3 : std_logic;
SIGNAL ww_b4 : std_logic;
SIGNAL ww_RS : std_logic;
SIGNAL ww_RW : std_logic;
SIGNAL ww_E : std_logic;
SIGNAL ww_DB : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_led1 : std_logic;
SIGNAL ww_led2 : std_logic;
SIGNAL \cont|clock2Hz|saida~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \lcd_map|E~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \clk~inputclkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \RS~output_o\ : std_logic;
SIGNAL \RW~output_o\ : std_logic;
SIGNAL \E~output_o\ : std_logic;
SIGNAL \DB[0]~output_o\ : std_logic;
SIGNAL \DB[1]~output_o\ : std_logic;
SIGNAL \DB[2]~output_o\ : std_logic;
SIGNAL \DB[3]~output_o\ : std_logic;
SIGNAL \DB[4]~output_o\ : std_logic;
SIGNAL \DB[5]~output_o\ : std_logic;
SIGNAL \DB[6]~output_o\ : std_logic;
SIGNAL \DB[7]~output_o\ : std_logic;
SIGNAL \led1~output_o\ : std_logic;
SIGNAL \led2~output_o\ : std_logic;
SIGNAL \clk~input_o\ : std_logic;
SIGNAL \clk~inputclkctrl_outclk\ : std_logic;
SIGNAL \lcd_map|Add0~0_combout\ : std_logic;
SIGNAL \lcd_map|Add0~1\ : std_logic;
SIGNAL \lcd_map|Add0~2_combout\ : std_logic;
SIGNAL \lcd_map|Add0~3\ : std_logic;
SIGNAL \lcd_map|Add0~4_combout\ : std_logic;
SIGNAL \lcd_map|Add0~5\ : std_logic;
SIGNAL \lcd_map|Add0~6_combout\ : std_logic;
SIGNAL \lcd_map|Add0~7\ : std_logic;
SIGNAL \lcd_map|Add0~8_combout\ : std_logic;
SIGNAL \lcd_map|count~7_combout\ : std_logic;
SIGNAL \lcd_map|Add0~9\ : std_logic;
SIGNAL \lcd_map|Add0~10_combout\ : std_logic;
SIGNAL \lcd_map|Add0~11\ : std_logic;
SIGNAL \lcd_map|Add0~12_combout\ : std_logic;
SIGNAL \lcd_map|count~6_combout\ : std_logic;
SIGNAL \lcd_map|Add0~13\ : std_logic;
SIGNAL \lcd_map|Add0~14_combout\ : std_logic;
SIGNAL \lcd_map|Add0~15\ : std_logic;
SIGNAL \lcd_map|Add0~16_combout\ : std_logic;
SIGNAL \lcd_map|count~5_combout\ : std_logic;
SIGNAL \lcd_map|Add0~17\ : std_logic;
SIGNAL \lcd_map|Add0~18_combout\ : std_logic;
SIGNAL \lcd_map|count~4_combout\ : std_logic;
SIGNAL \lcd_map|Add0~19\ : std_logic;
SIGNAL \lcd_map|Add0~20_combout\ : std_logic;
SIGNAL \lcd_map|Add0~21\ : std_logic;
SIGNAL \lcd_map|Add0~22_combout\ : std_logic;
SIGNAL \lcd_map|Add0~23\ : std_logic;
SIGNAL \lcd_map|Add0~24_combout\ : std_logic;
SIGNAL \lcd_map|Add0~25\ : std_logic;
SIGNAL \lcd_map|Add0~26_combout\ : std_logic;
SIGNAL \lcd_map|Equal0~0_combout\ : std_logic;
SIGNAL \lcd_map|Equal0~1_combout\ : std_logic;
SIGNAL \lcd_map|Equal0~2_combout\ : std_logic;
SIGNAL \lcd_map|Equal0~3_combout\ : std_logic;
SIGNAL \lcd_map|count~9_combout\ : std_logic;
SIGNAL \lcd_map|Add0~27\ : std_logic;
SIGNAL \lcd_map|Add0~29\ : std_logic;
SIGNAL \lcd_map|Add0~30_combout\ : std_logic;
SIGNAL \lcd_map|count~8_combout\ : std_logic;
SIGNAL \lcd_map|Add0~28_combout\ : std_logic;
SIGNAL \lcd_map|Equal0~4_combout\ : std_logic;
SIGNAL \lcd_map|E~0_combout\ : std_logic;
SIGNAL \lcd_map|E~feeder_combout\ : std_logic;
SIGNAL \lcd_map|E~q\ : std_logic;
SIGNAL \lcd_map|E~clkctrl_outclk\ : std_logic;
SIGNAL \lcd_map|pr_state.FunctionSetl~feeder_combout\ : std_logic;
SIGNAL \lcd_map|pr_state.FunctionSetl~q\ : std_logic;
SIGNAL \lcd_map|pr_state.FunctionSet2~0_combout\ : std_logic;
SIGNAL \lcd_map|pr_state.FunctionSet2~q\ : std_logic;
SIGNAL \lcd_map|pr_state.FunctionSet3~feeder_combout\ : std_logic;
SIGNAL \lcd_map|pr_state.FunctionSet3~q\ : std_logic;
SIGNAL \lcd_map|pr_state.FunctionSet4~q\ : std_logic;
SIGNAL \lcd_map|pr_state.FunctionSet5~q\ : std_logic;
SIGNAL \lcd_map|pr_state.FunctionSet6~q\ : std_logic;
SIGNAL \lcd_map|pr_state.FunctionSet7~feeder_combout\ : std_logic;
SIGNAL \lcd_map|pr_state.FunctionSet7~q\ : std_logic;
SIGNAL \lcd_map|pr_state.FunctionSet8~q\ : std_logic;
SIGNAL \lcd_map|pr_state.FunctionSet9~feeder_combout\ : std_logic;
SIGNAL \lcd_map|pr_state.FunctionSet9~q\ : std_logic;
SIGNAL \lcd_map|pr_state.FunctionSet10~feeder_combout\ : std_logic;
SIGNAL \lcd_map|pr_state.FunctionSet10~q\ : std_logic;
SIGNAL \lcd_map|pr_state.FunctionSet11~feeder_combout\ : std_logic;
SIGNAL \lcd_map|pr_state.FunctionSet11~q\ : std_logic;
SIGNAL \lcd_map|pr_state.FunctionSet12~q\ : std_logic;
SIGNAL \lcd_map|pr_state.FunctionSet13~feeder_combout\ : std_logic;
SIGNAL \lcd_map|pr_state.FunctionSet13~q\ : std_logic;
SIGNAL \lcd_map|pr_state.FunctionSet14~feeder_combout\ : std_logic;
SIGNAL \lcd_map|pr_state.FunctionSet14~q\ : std_logic;
SIGNAL \lcd_map|pr_state.FunctionSet15~feeder_combout\ : std_logic;
SIGNAL \lcd_map|pr_state.FunctionSet15~q\ : std_logic;
SIGNAL \lcd_map|pr_state.FunctionSet16~q\ : std_logic;
SIGNAL \lcd_map|pr_state.FunctionSet17~feeder_combout\ : std_logic;
SIGNAL \lcd_map|pr_state.FunctionSet17~q\ : std_logic;
SIGNAL \lcd_map|pr_state.FunctionSet18~feeder_combout\ : std_logic;
SIGNAL \lcd_map|pr_state.FunctionSet18~q\ : std_logic;
SIGNAL \lcd_map|pr_state.FunctionSet19~feeder_combout\ : std_logic;
SIGNAL \lcd_map|pr_state.FunctionSet19~q\ : std_logic;
SIGNAL \lcd_map|pr_state.FunctionSet20~q\ : std_logic;
SIGNAL \lcd_map|pr_state.FunctionSet21~feeder_combout\ : std_logic;
SIGNAL \lcd_map|pr_state.FunctionSet21~q\ : std_logic;
SIGNAL \lcd_map|pr_state.FunctionSet22~feeder_combout\ : std_logic;
SIGNAL \lcd_map|pr_state.FunctionSet22~q\ : std_logic;
SIGNAL \lcd_map|pr_state.FunctionSet23~feeder_combout\ : std_logic;
SIGNAL \lcd_map|pr_state.FunctionSet23~q\ : std_logic;
SIGNAL \lcd_map|pr_state.FunctionSet24~q\ : std_logic;
SIGNAL \lcd_map|pr_state.FunctionSet25~feeder_combout\ : std_logic;
SIGNAL \lcd_map|pr_state.FunctionSet25~q\ : std_logic;
SIGNAL \lcd_map|pr_state.FunctionSet26~q\ : std_logic;
SIGNAL \lcd_map|pr_state.FunctionSet27~feeder_combout\ : std_logic;
SIGNAL \lcd_map|pr_state.FunctionSet27~q\ : std_logic;
SIGNAL \lcd_map|pr_state.ClearDisplay~feeder_combout\ : std_logic;
SIGNAL \lcd_map|pr_state.ClearDisplay~q\ : std_logic;
SIGNAL \lcd_map|pr_state.DisplayControl~feeder_combout\ : std_logic;
SIGNAL \lcd_map|pr_state.DisplayControl~q\ : std_logic;
SIGNAL \lcd_map|pr_state.EntryMode~q\ : std_logic;
SIGNAL \lcd_map|pr_state.WriteData24~feeder_combout\ : std_logic;
SIGNAL \lcd_map|pr_state.WriteData24~q\ : std_logic;
SIGNAL \lcd_map|pr_state.WriteData25~q\ : std_logic;
SIGNAL \lcd_map|pr_state.WriteData26~q\ : std_logic;
SIGNAL \lcd_map|pr_state.WriteData27~feeder_combout\ : std_logic;
SIGNAL \lcd_map|pr_state.WriteData27~q\ : std_logic;
SIGNAL \lcd_map|pr_state.ReturnHome~q\ : std_logic;
SIGNAL \lcd_map|nx_state.WriteDatal~combout\ : std_logic;
SIGNAL \lcd_map|pr_state.WriteDatal~q\ : std_logic;
SIGNAL \lcd_map|pr_state.SetAddress1~feeder_combout\ : std_logic;
SIGNAL \lcd_map|pr_state.SetAddress1~q\ : std_logic;
SIGNAL \lcd_map|pr_state.WriteData2~feeder_combout\ : std_logic;
SIGNAL \lcd_map|pr_state.WriteData2~q\ : std_logic;
SIGNAL \lcd_map|pr_state.WriteData3~feeder_combout\ : std_logic;
SIGNAL \lcd_map|pr_state.WriteData3~q\ : std_logic;
SIGNAL \lcd_map|pr_state.WriteData4~feeder_combout\ : std_logic;
SIGNAL \lcd_map|pr_state.WriteData4~q\ : std_logic;
SIGNAL \lcd_map|pr_state.WriteData5~feeder_combout\ : std_logic;
SIGNAL \lcd_map|pr_state.WriteData5~q\ : std_logic;
SIGNAL \lcd_map|pr_state.WriteData6~feeder_combout\ : std_logic;
SIGNAL \lcd_map|pr_state.WriteData6~q\ : std_logic;
SIGNAL \lcd_map|pr_state.WriteData7~feeder_combout\ : std_logic;
SIGNAL \lcd_map|pr_state.WriteData7~q\ : std_logic;
SIGNAL \lcd_map|pr_state.WriteData8~q\ : std_logic;
SIGNAL \lcd_map|pr_state.WriteData9~feeder_combout\ : std_logic;
SIGNAL \lcd_map|pr_state.WriteData9~q\ : std_logic;
SIGNAL \lcd_map|pr_state.WriteData10~q\ : std_logic;
SIGNAL \lcd_map|pr_state.WriteData11~feeder_combout\ : std_logic;
SIGNAL \lcd_map|pr_state.WriteData11~q\ : std_logic;
SIGNAL \lcd_map|pr_state.WriteData12~q\ : std_logic;
SIGNAL \lcd_map|pr_state.WriteData13~q\ : std_logic;
SIGNAL \lcd_map|pr_state.WriteData14~q\ : std_logic;
SIGNAL \lcd_map|pr_state.SetAddress~q\ : std_logic;
SIGNAL \lcd_map|pr_state.WriteData15~q\ : std_logic;
SIGNAL \lcd_map|pr_state.WriteData16~q\ : std_logic;
SIGNAL \lcd_map|pr_state.WriteData17~feeder_combout\ : std_logic;
SIGNAL \lcd_map|pr_state.WriteData17~q\ : std_logic;
SIGNAL \lcd_map|pr_state.WriteData18~q\ : std_logic;
SIGNAL \lcd_map|pr_state.WriteData19~q\ : std_logic;
SIGNAL \lcd_map|pr_state.WriteData20~q\ : std_logic;
SIGNAL \lcd_map|pr_state.WriteData21~q\ : std_logic;
SIGNAL \lcd_map|pr_state.WriteData22~feeder_combout\ : std_logic;
SIGNAL \lcd_map|pr_state.WriteData22~q\ : std_logic;
SIGNAL \lcd_map|pr_state.WriteData23~feeder_combout\ : std_logic;
SIGNAL \lcd_map|pr_state.WriteData23~q\ : std_logic;
SIGNAL \lcd_map|Selector1~0_combout\ : std_logic;
SIGNAL \lcd_map|WideOr5~1_combout\ : std_logic;
SIGNAL \lcd_map|WideOr9~0_combout\ : std_logic;
SIGNAL \lcd_map|WideOr13~0_combout\ : std_logic;
SIGNAL \lcd_map|WideOr5~0_combout\ : std_logic;
SIGNAL \lcd_map|WideOr5~2_combout\ : std_logic;
SIGNAL \lcd_map|WideOr5~3_combout\ : std_logic;
SIGNAL \lcd_map|WideOr5~4_combout\ : std_logic;
SIGNAL \lcd_map|WideOr9~1_combout\ : std_logic;
SIGNAL \lcd_map|WideOr0~0_combout\ : std_logic;
SIGNAL \lcd_map|WideOr0~combout\ : std_logic;
SIGNAL \cont|clock2Hz|Add0~59\ : std_logic;
SIGNAL \cont|clock2Hz|Add0~60_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~17_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~15_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~12_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~14_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~13_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~10_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~11_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~9_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~6_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~8_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~7_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~4_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~3_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~5_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~2_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~0_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~1_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Add0~0_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~58_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~59_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[6]~60_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[8]~61_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[10]~62_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[13]~63_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[16]~64_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[19]~65_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[22]~66_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[25]~67_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~16_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[28]~68_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[30]~69_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[30]~70_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[29]~71_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[28]~72_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[27]~89_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[26]~84_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[25]~73_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[24]~90_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[23]~85_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[22]~74_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[21]~91_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[20]~86_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[19]~75_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[18]~92_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[17]~87_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[16]~76_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[15]~93_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[14]~88_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[13]~77_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[7]~1\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[8]~3\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[9]~5\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[10]~7\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[11]~9\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[12]~11\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[13]~13\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[14]~15\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[15]~17\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[16]~19\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[17]~21\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[18]~23\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[19]~25\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[20]~27\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[21]~29\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[22]~31\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[23]~33\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[24]~35\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[25]~37\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~38_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[825]~464_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[25]~36_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[825]~465_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[824]~466_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[24]~34_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[824]~467_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[823]~688_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[23]~32_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[823]~468_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[22]~30_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[822]~470_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[822]~469_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[821]~471_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[21]~28_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[821]~472_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[20]~26_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[820]~473_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[820]~689_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[819]~474_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[19]~24_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[819]~475_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[18]~22_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[818]~477_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[818]~476_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[817]~690_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[17]~20_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[817]~478_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[816]~479_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[16]~18_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[816]~480_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[815]~481_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[15]~16_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[815]~482_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[814]~691_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[14]~14_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[814]~483_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[813]~484_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[13]~12_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[813]~485_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[812]~486_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[12]~10_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[812]~487_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[811]~692_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[11]~8_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[811]~488_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[810]~489_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[10]~6_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[810]~490_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[9]~4_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[809]~492_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[809]~491_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[8]~2_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[808]~493_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[808]~693_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[807]~494_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[7]~0_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[807]~495_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[12]~94_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[806]~497_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[806]~496_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[7]~1\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[8]~3\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[9]~5\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[10]~7\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[11]~9\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[12]~11\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[13]~13\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[14]~15\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[15]~17\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[16]~19\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[17]~21\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[18]~23\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[19]~25\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[20]~27\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[21]~29\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[22]~31\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[23]~33\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[24]~35\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[25]~37\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[26]~39\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~40_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[858]~836_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[26]~38_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[858]~498_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[857]~837_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[25]~36_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[857]~499_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[856]~694_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[24]~34_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[856]~500_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[855]~838_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[23]~32_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[855]~501_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[22]~30_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[854]~502_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[854]~839_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[21]~28_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[853]~503_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[853]~695_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[852]~840_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[20]~26_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[852]~504_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[851]~841_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[19]~24_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[851]~505_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[850]~696_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[18]~22_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[850]~506_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[17]~20_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[849]~507_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[849]~842_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[16]~18_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[848]~508_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[848]~843_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[15]~16_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[847]~509_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[847]~697_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[14]~14_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[846]~510_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[846]~844_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[13]~12_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[845]~511_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[845]~845_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[12]~10_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[844]~512_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[844]~698_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[843]~846_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[11]~8_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[843]~513_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[842]~847_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[10]~6_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[842]~514_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[9]~4_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[841]~515_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[841]~699_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[840]~848_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[8]~2_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[840]~516_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[7]~0_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[839]~518_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[839]~517_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[838]~700_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[838]~701_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[7]~1\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[8]~3\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[9]~5\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[10]~7\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[11]~9\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[12]~11\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[13]~13\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[14]~15\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[15]~17\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[16]~19\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[17]~21\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[18]~23\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[19]~25\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[20]~27\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[21]~29\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[22]~31\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[23]~33\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[24]~35\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[25]~37\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[26]~39\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[27]~41\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~42_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[27]~40_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[891]~519_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[891]~702_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[890]~703_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[26]~38_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[890]~520_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[889]~704_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[25]~36_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[889]~521_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[888]~705_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[24]~34_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[888]~522_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[23]~32_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[887]~523_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[887]~706_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[886]~707_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[22]~30_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[886]~524_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[21]~28_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[885]~525_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[885]~708_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[884]~709_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[20]~26_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[884]~526_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[19]~24_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[883]~527_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[883]~710_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[882]~711_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[18]~22_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[882]~528_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[881]~712_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[17]~20_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[881]~529_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[880]~713_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[16]~18_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[880]~530_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[15]~16_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[879]~531_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[879]~714_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[878]~715_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[14]~14_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[878]~532_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[13]~12_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[877]~533_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[877]~716_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[876]~717_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[12]~10_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[876]~534_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[875]~718_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[11]~8_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[875]~535_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[10]~6_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[874]~536_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[874]~719_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[873]~720_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[9]~4_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[873]~537_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[8]~2_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[872]~538_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[872]~849_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[7]~0_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[871]~540_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[871]~539_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[10]~78_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[804]~542_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[804]~541_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[5]~42_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[870]~850_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[870]~851_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[7]~1\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[8]~3\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[9]~5\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[10]~7\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[11]~9\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[12]~11\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[13]~13\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[14]~15\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[15]~17\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[16]~19\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[17]~21\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[18]~23\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[19]~25\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[20]~27\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[21]~29\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[22]~31\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[23]~33\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[24]~35\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[25]~37\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[26]~39\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[27]~41\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[28]~43\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~44_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[28]~42_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[924]~543_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[924]~721_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[27]~40_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[923]~544_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[923]~722_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[922]~723_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[26]~38_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[922]~545_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[25]~36_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[921]~546_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[921]~724_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[920]~725_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[24]~34_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[920]~547_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[23]~32_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[919]~548_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[919]~726_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[22]~30_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[918]~549_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[918]~727_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[21]~28_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[917]~550_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[917]~728_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[916]~729_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[20]~26_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[916]~551_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[19]~24_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[915]~552_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[915]~730_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[18]~22_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[914]~553_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[914]~731_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[17]~20_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[913]~554_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[913]~732_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[16]~18_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[912]~555_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[912]~733_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[911]~734_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[15]~16_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[911]~556_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[910]~735_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[14]~14_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[910]~557_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[909]~736_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[13]~12_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[909]~558_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[12]~10_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[908]~559_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[908]~737_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[11]~8_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[907]~560_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[907]~738_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[906]~739_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[10]~6_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[906]~561_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[905]~740_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[9]~4_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[905]~562_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[8]~2_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[904]~563_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[904]~741_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[7]~0_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[903]~565_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[903]~564_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[836]~566_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[803]~567_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[803]~568_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[4]~44_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[836]~569_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[5]~44_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[869]~742_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[902]~743_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[902]~744_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[7]~1\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[8]~3\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[9]~5\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[10]~7\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[11]~9\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[12]~11\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[13]~13\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[14]~15\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[15]~17\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[16]~19\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[17]~21\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[18]~23\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[19]~25\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[20]~27\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[21]~29\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[22]~31\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[23]~33\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[24]~35\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[25]~37\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[26]~39\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[27]~41\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[28]~43\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[29]~45\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~46_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[29]~44_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[957]~745_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[957]~570_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[28]~42_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[956]~571_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[956]~746_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[27]~40_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[955]~572_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[955]~747_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[26]~38_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[954]~573_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[954]~748_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[25]~36_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[953]~574_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[953]~749_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[952]~750_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[24]~34_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[952]~575_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[23]~32_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[951]~576_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[951]~751_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[22]~30_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[950]~577_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[950]~752_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[21]~28_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[949]~578_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[949]~753_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[948]~754_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[20]~26_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[948]~579_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[19]~24_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[947]~580_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[947]~755_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[18]~22_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[946]~581_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[946]~756_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[17]~20_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[945]~582_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[945]~757_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[944]~758_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[16]~18_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[944]~583_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[943]~759_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[15]~16_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[943]~584_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[14]~14_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[942]~585_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[942]~760_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[13]~12_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[941]~586_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[941]~761_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[940]~762_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[12]~10_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[940]~587_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[939]~763_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[11]~8_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[939]~588_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[938]~764_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[10]~6_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[938]~589_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[937]~765_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[9]~4_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[937]~590_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[936]~766_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[8]~2_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[936]~591_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[935]~592_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[7]~0_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[935]~593_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[8]~79_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[802]~596_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[802]~595_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[3]~46_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[868]~852_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[835]~597_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[835]~594_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[4]~46_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[868]~598_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[5]~46_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[901]~767_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[934]~768_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[934]~769_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[7]~1\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[8]~3\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[9]~5\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[10]~7\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[11]~9\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[12]~11\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[13]~13\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[14]~15\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[15]~17\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[16]~19\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[17]~21\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[18]~23\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[19]~25\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[20]~27\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[21]~29\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[22]~31\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[23]~33\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[24]~35\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[25]~37\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[26]~39\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[27]~41\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[28]~43\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[29]~45\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[30]~47\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~48_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[990]~770_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[30]~46_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[990]~599_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[29]~44_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[989]~600_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[989]~771_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[28]~42_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[988]~601_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[988]~772_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[987]~773_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[27]~40_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[987]~602_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[26]~38_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[986]~603_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[986]~774_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[25]~36_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[985]~604_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[985]~775_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[984]~776_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[24]~34_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[984]~605_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[23]~32_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[983]~606_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[983]~777_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[22]~30_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[982]~607_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[982]~778_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[981]~779_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[21]~28_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[981]~608_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[20]~26_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[980]~609_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[980]~780_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[19]~24_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[979]~610_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[979]~781_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[978]~782_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[18]~22_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[978]~611_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[977]~783_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[17]~20_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[977]~612_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[16]~18_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[976]~613_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[976]~784_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[975]~785_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[15]~16_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[975]~614_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[974]~786_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[14]~14_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[974]~615_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[13]~12_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[973]~616_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[973]~787_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[12]~10_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[972]~617_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[972]~788_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[971]~789_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[11]~8_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[971]~618_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[970]~790_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[10]~6_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[970]~619_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[9]~4_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[969]~620_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[969]~791_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[968]~792_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[8]~2_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[968]~621_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[967]~622_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[7]~0_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[967]~623_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[801]~626_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[801]~625_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[2]~48_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[834]~627_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[834]~624_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[3]~48_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[867]~628_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[867]~793_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[4]~48_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[900]~794_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[933]~795_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[900]~629_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[5]~48_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[966]~796_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[966]~797_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[7]~1\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[8]~3\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[9]~5\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[10]~7\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[11]~9\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[12]~11\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[13]~13\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[14]~15\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[15]~17\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[16]~19\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[17]~21\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[18]~23\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[19]~25\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[20]~27\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[21]~29\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[22]~31\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[23]~33\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[24]~35\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[25]~37\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[26]~39\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[27]~41\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[28]~43\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[29]~45\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[30]~47\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[31]~48_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[31]~49\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~50_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1023]~687_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1023]~835_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[30]~46_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1022]~686_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1022]~834_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1021]~798_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[29]~44_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1021]~630_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1020]~799_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[28]~42_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1020]~631_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1019]~800_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[27]~40_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1019]~632_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[26]~38_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1018]~633_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1018]~801_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1017]~802_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[25]~36_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1017]~634_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1016]~803_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[24]~34_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1016]~635_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1015]~804_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[23]~32_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1015]~636_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[22]~30_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1014]~637_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1014]~805_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1013]~806_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[21]~28_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1013]~638_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1012]~807_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[20]~26_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1012]~639_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[19]~24_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1011]~640_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1011]~808_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1010]~809_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[18]~22_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1010]~641_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[17]~20_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1009]~642_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1009]~810_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[16]~18_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1008]~643_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1008]~811_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[15]~16_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1007]~644_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1007]~812_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[14]~14_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1006]~645_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1006]~813_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[13]~12_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1005]~646_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1005]~814_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1004]~815_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[12]~10_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1004]~647_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1003]~816_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[11]~8_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1003]~648_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1002]~817_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[10]~6_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1002]~649_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1001]~818_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[9]~4_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1001]~650_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[8]~2_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1000]~651_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1000]~819_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[7]~0_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[999]~653_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[999]~652_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[6]~80_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[833]~654_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[800]~656_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[800]~655_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[1]~50_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[833]~657_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[2]~50_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[866]~658_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[866]~853_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[3]~50_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[899]~659_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[899]~820_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[4]~50_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[932]~660_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[932]~821_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[5]~50_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[965]~822_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[998]~823_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[965]~661_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[6]~52_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[998]~662_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[832]~665_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[832]~664_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[1]~52_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[865]~666_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[865]~663_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[2]~52_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[898]~824_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[931]~825_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[898]~667_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[3]~52_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[931]~668_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[4]~52_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[964]~826_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[997]~827_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[964]~669_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[5]~54_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[997]~670_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[2]~81_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~82_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[864]~673_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[864]~672_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[1]~54_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[897]~674_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[897]~671_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[2]~54_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[930]~675_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[930]~854_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[3]~54_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[963]~828_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[996]~830_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[996]~829_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[896]~678_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[896]~677_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[1]~56_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[929]~679_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[929]~676_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[2]~56_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[962]~831_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[995]~832_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[995]~833_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[2]~83_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[928]~681_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[928]~680_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[1]~58_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[994]~855_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[994]~856_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[993]~683_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[993]~682_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[992]~685_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[992]~684_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|op_2~1\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|op_2~3\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|op_2~5\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|op_2~7\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|op_2~9\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|op_2~11\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|op_2~13\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|op_2~15\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|op_2~17\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|op_2~19\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|op_2~21\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|op_2~23\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|op_2~25\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|op_2~27\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|op_2~29\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|op_2~31\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|op_2~33\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|op_2~35\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|op_2~37\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|op_2~39\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|op_2~41\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|op_2~43\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|op_2~45\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|op_2~47\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|op_2~49\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|op_2~51\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|op_2~53\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|op_2~55\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|op_2~57\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|op_2~59\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|op_2~61\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|op_2~62_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|remainder[31]~24_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|op_2~60_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|remainder[30]~23_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|op_2~58_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|remainder[29]~0_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|op_2~56_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|remainder[28]~1_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|op_2~54_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|remainder[27]~2_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|op_2~52_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|remainder[26]~3_combout\ : std_logic;
SIGNAL \cont|clock2Hz|cont~5_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Add1~1\ : std_logic;
SIGNAL \cont|clock2Hz|Add1~3\ : std_logic;
SIGNAL \cont|clock2Hz|Add1~5\ : std_logic;
SIGNAL \cont|clock2Hz|Add1~7\ : std_logic;
SIGNAL \cont|clock2Hz|Add1~9\ : std_logic;
SIGNAL \cont|clock2Hz|Add1~11\ : std_logic;
SIGNAL \cont|clock2Hz|Add1~13\ : std_logic;
SIGNAL \cont|clock2Hz|Add1~15\ : std_logic;
SIGNAL \cont|clock2Hz|Add1~17\ : std_logic;
SIGNAL \cont|clock2Hz|Add1~19\ : std_logic;
SIGNAL \cont|clock2Hz|Add1~21\ : std_logic;
SIGNAL \cont|clock2Hz|Add1~23\ : std_logic;
SIGNAL \cont|clock2Hz|Add1~25\ : std_logic;
SIGNAL \cont|clock2Hz|Add1~27\ : std_logic;
SIGNAL \cont|clock2Hz|Add1~29\ : std_logic;
SIGNAL \cont|clock2Hz|Add1~31\ : std_logic;
SIGNAL \cont|clock2Hz|Add1~33\ : std_logic;
SIGNAL \cont|clock2Hz|Add1~35\ : std_logic;
SIGNAL \cont|clock2Hz|Add1~37\ : std_logic;
SIGNAL \cont|clock2Hz|Add1~39\ : std_logic;
SIGNAL \cont|clock2Hz|Add1~41\ : std_logic;
SIGNAL \cont|clock2Hz|Add1~43\ : std_logic;
SIGNAL \cont|clock2Hz|Add1~45\ : std_logic;
SIGNAL \cont|clock2Hz|Add1~47\ : std_logic;
SIGNAL \cont|clock2Hz|Add1~49\ : std_logic;
SIGNAL \cont|clock2Hz|Add1~51\ : std_logic;
SIGNAL \cont|clock2Hz|Add1~53\ : std_logic;
SIGNAL \cont|clock2Hz|Add1~55\ : std_logic;
SIGNAL \cont|clock2Hz|Add1~57\ : std_logic;
SIGNAL \cont|clock2Hz|Add1~59\ : std_logic;
SIGNAL \cont|clock2Hz|Add1~60_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Add1~61\ : std_logic;
SIGNAL \cont|clock2Hz|Add1~62_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Add1~58_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Add1~56_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Equal0~8_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Add1~42_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Add1~44_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Add1~46_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Add1~40_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Equal0~6_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Add1~54_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Add1~52_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Add1~48_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Add1~50_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Equal0~7_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Add1~32_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Add1~38_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Add1~36_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Add1~34_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Equal0~5_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Equal0~9_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Add1~22_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Add1~20_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Add1~16_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Add1~18_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Equal0~2_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Add1~8_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Add1~14_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Add1~10_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Add1~12_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Equal0~1_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Add1~30_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Add1~28_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Add1~26_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Add1~24_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Equal0~3_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Add1~0_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Add1~6_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Add1~4_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Add1~2_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Equal0~0_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Equal0~4_combout\ : std_logic;
SIGNAL \cont|clock2Hz|cont~6_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|op_2~50_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|remainder[25]~4_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|op_2~48_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|remainder[24]~5_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|op_2~46_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|remainder[23]~6_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|op_2~44_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|remainder[22]~7_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|op_2~42_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|remainder[21]~8_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|op_2~40_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|remainder[20]~9_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|op_2~38_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|remainder[19]~10_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|op_2~36_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|remainder[18]~11_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|op_2~34_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|remainder[17]~12_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|op_2~32_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|remainder[16]~13_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|op_2~30_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|remainder[15]~14_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|op_2~28_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|remainder[14]~15_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|op_2~26_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|remainder[13]~16_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|op_2~24_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|remainder[12]~17_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|op_2~22_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|remainder[11]~18_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|op_2~20_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|remainder[10]~19_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|op_2~18_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|remainder[9]~20_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|op_2~16_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|remainder[8]~21_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|op_2~14_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|remainder[7]~22_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Add2~1\ : std_logic;
SIGNAL \cont|clock2Hz|Add2~3\ : std_logic;
SIGNAL \cont|clock2Hz|Add2~5\ : std_logic;
SIGNAL \cont|clock2Hz|Add2~7\ : std_logic;
SIGNAL \cont|clock2Hz|Add2~9\ : std_logic;
SIGNAL \cont|clock2Hz|Add2~11\ : std_logic;
SIGNAL \cont|clock2Hz|Add2~13\ : std_logic;
SIGNAL \cont|clock2Hz|Add2~15\ : std_logic;
SIGNAL \cont|clock2Hz|Add2~17\ : std_logic;
SIGNAL \cont|clock2Hz|Add2~19\ : std_logic;
SIGNAL \cont|clock2Hz|Add2~21\ : std_logic;
SIGNAL \cont|clock2Hz|Add2~23\ : std_logic;
SIGNAL \cont|clock2Hz|Add2~25\ : std_logic;
SIGNAL \cont|clock2Hz|Add2~27\ : std_logic;
SIGNAL \cont|clock2Hz|Add2~29\ : std_logic;
SIGNAL \cont|clock2Hz|Add2~31\ : std_logic;
SIGNAL \cont|clock2Hz|Add2~33\ : std_logic;
SIGNAL \cont|clock2Hz|Add2~35\ : std_logic;
SIGNAL \cont|clock2Hz|Add2~37\ : std_logic;
SIGNAL \cont|clock2Hz|Add2~39\ : std_logic;
SIGNAL \cont|clock2Hz|Add2~41\ : std_logic;
SIGNAL \cont|clock2Hz|Add2~43\ : std_logic;
SIGNAL \cont|clock2Hz|Add2~45\ : std_logic;
SIGNAL \cont|clock2Hz|Add2~47\ : std_logic;
SIGNAL \cont|clock2Hz|Add2~48_combout\ : std_logic;
SIGNAL \cont|clock2Hz|cont[31]~32_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Add0~61\ : std_logic;
SIGNAL \cont|clock2Hz|Add0~62_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|op_2~0_combout\ : std_logic;
SIGNAL \cont|clock2Hz|cont~43_combout\ : std_logic;
SIGNAL \cont|clock2Hz|LessThan2~1_combout\ : std_logic;
SIGNAL \cont|clock2Hz|LessThan2~2_combout\ : std_logic;
SIGNAL \cont|clock2Hz|LessThan1~1_combout\ : std_logic;
SIGNAL \cont|clock2Hz|LessThan1~2_combout\ : std_logic;
SIGNAL \cont|clock2Hz|LessThan1~3_combout\ : std_logic;
SIGNAL \cont|clock2Hz|LessThan1~4_combout\ : std_logic;
SIGNAL \cont|clock2Hz|LessThan2~0_combout\ : std_logic;
SIGNAL \cont|clock2Hz|LessThan1~5_combout\ : std_logic;
SIGNAL \cont|clock2Hz|cont[17]~11_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Add0~1\ : std_logic;
SIGNAL \cont|clock2Hz|Add0~2_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|op_2~2_combout\ : std_logic;
SIGNAL \cont|clock2Hz|cont~41_combout\ : std_logic;
SIGNAL \cont|clock2Hz|cont~42_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Add0~3\ : std_logic;
SIGNAL \cont|clock2Hz|Add0~4_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|op_2~4_combout\ : std_logic;
SIGNAL \cont|clock2Hz|cont~39_combout\ : std_logic;
SIGNAL \cont|clock2Hz|cont~40_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Add0~5\ : std_logic;
SIGNAL \cont|clock2Hz|Add0~6_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|op_2~6_combout\ : std_logic;
SIGNAL \cont|clock2Hz|cont~37_combout\ : std_logic;
SIGNAL \cont|clock2Hz|cont~38_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Add0~7\ : std_logic;
SIGNAL \cont|clock2Hz|Add0~8_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|op_2~8_combout\ : std_logic;
SIGNAL \cont|clock2Hz|cont~35_combout\ : std_logic;
SIGNAL \cont|clock2Hz|cont~36_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Add0~9\ : std_logic;
SIGNAL \cont|clock2Hz|Add0~10_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|op_2~10_combout\ : std_logic;
SIGNAL \cont|clock2Hz|cont~33_combout\ : std_logic;
SIGNAL \cont|clock2Hz|cont~34_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Add0~11\ : std_logic;
SIGNAL \cont|clock2Hz|Add0~12_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|op_2~12_combout\ : std_logic;
SIGNAL \cont|clock2Hz|cont~16_combout\ : std_logic;
SIGNAL \cont|clock2Hz|cont~17_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Add0~13\ : std_logic;
SIGNAL \cont|clock2Hz|Add0~14_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Add2~0_combout\ : std_logic;
SIGNAL \cont|clock2Hz|cont~12_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Add0~15\ : std_logic;
SIGNAL \cont|clock2Hz|Add0~16_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Add2~2_combout\ : std_logic;
SIGNAL \cont|clock2Hz|cont~13_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Add0~17\ : std_logic;
SIGNAL \cont|clock2Hz|Add0~18_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Add2~4_combout\ : std_logic;
SIGNAL \cont|clock2Hz|cont~14_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Add0~19\ : std_logic;
SIGNAL \cont|clock2Hz|Add0~20_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Add2~6_combout\ : std_logic;
SIGNAL \cont|clock2Hz|cont~15_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Add0~21\ : std_logic;
SIGNAL \cont|clock2Hz|Add0~22_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Add2~8_combout\ : std_logic;
SIGNAL \cont|clock2Hz|cont~18_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Add0~23\ : std_logic;
SIGNAL \cont|clock2Hz|Add0~24_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Add2~10_combout\ : std_logic;
SIGNAL \cont|clock2Hz|cont~19_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Add0~25\ : std_logic;
SIGNAL \cont|clock2Hz|Add0~26_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Add2~12_combout\ : std_logic;
SIGNAL \cont|clock2Hz|cont~20_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Add0~27\ : std_logic;
SIGNAL \cont|clock2Hz|Add0~28_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Add2~14_combout\ : std_logic;
SIGNAL \cont|clock2Hz|cont~21_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Add0~29\ : std_logic;
SIGNAL \cont|clock2Hz|Add0~30_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Add2~16_combout\ : std_logic;
SIGNAL \cont|clock2Hz|cont~22_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Add0~31\ : std_logic;
SIGNAL \cont|clock2Hz|Add0~32_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Add2~18_combout\ : std_logic;
SIGNAL \cont|clock2Hz|cont~23_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Add0~33\ : std_logic;
SIGNAL \cont|clock2Hz|Add0~34_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Add2~20_combout\ : std_logic;
SIGNAL \cont|clock2Hz|cont~24_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Add0~35\ : std_logic;
SIGNAL \cont|clock2Hz|Add0~36_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Add2~22_combout\ : std_logic;
SIGNAL \cont|clock2Hz|cont~25_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Add0~37\ : std_logic;
SIGNAL \cont|clock2Hz|Add0~38_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Add2~24_combout\ : std_logic;
SIGNAL \cont|clock2Hz|cont~26_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Add0~39\ : std_logic;
SIGNAL \cont|clock2Hz|Add0~40_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Add2~26_combout\ : std_logic;
SIGNAL \cont|clock2Hz|cont~27_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Add0~41\ : std_logic;
SIGNAL \cont|clock2Hz|Add0~42_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Add2~28_combout\ : std_logic;
SIGNAL \cont|clock2Hz|cont~28_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Add0~43\ : std_logic;
SIGNAL \cont|clock2Hz|Add0~44_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Add2~30_combout\ : std_logic;
SIGNAL \cont|clock2Hz|cont~29_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Add0~45\ : std_logic;
SIGNAL \cont|clock2Hz|Add0~46_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Add2~32_combout\ : std_logic;
SIGNAL \cont|clock2Hz|cont~30_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Add0~47\ : std_logic;
SIGNAL \cont|clock2Hz|Add0~48_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Add2~34_combout\ : std_logic;
SIGNAL \cont|clock2Hz|cont~31_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Add0~49\ : std_logic;
SIGNAL \cont|clock2Hz|Add0~50_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Add2~36_combout\ : std_logic;
SIGNAL \cont|clock2Hz|cont[25]~0_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Add0~51\ : std_logic;
SIGNAL \cont|clock2Hz|Add0~52_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Add2~38_combout\ : std_logic;
SIGNAL \cont|clock2Hz|cont[26]~1_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Add0~53\ : std_logic;
SIGNAL \cont|clock2Hz|Add0~54_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Add2~40_combout\ : std_logic;
SIGNAL \cont|clock2Hz|cont[27]~2_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Add0~55\ : std_logic;
SIGNAL \cont|clock2Hz|Add0~56_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Add2~42_combout\ : std_logic;
SIGNAL \cont|clock2Hz|cont[28]~3_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Add0~57\ : std_logic;
SIGNAL \cont|clock2Hz|Add0~58_combout\ : std_logic;
SIGNAL \cont|clock2Hz|cont[29]~4_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Add2~44_combout\ : std_logic;
SIGNAL \cont|clock2Hz|cont[29]~8_combout\ : std_logic;
SIGNAL \cont|clock2Hz|LessThan1~0_combout\ : std_logic;
SIGNAL \cont|clock2Hz|LessThan2~3_combout\ : std_logic;
SIGNAL \cont|clock2Hz|LessThan2~4_combout\ : std_logic;
SIGNAL \cont|clock2Hz|LessThan2~5_combout\ : std_logic;
SIGNAL \cont|clock2Hz|saida~2_combout\ : std_logic;
SIGNAL \cont|clock2Hz|cont[31]~7_combout\ : std_logic;
SIGNAL \cont|clock2Hz|cont[30]~9_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Add2~46_combout\ : std_logic;
SIGNAL \cont|clock2Hz|cont[30]~10_combout\ : std_logic;
SIGNAL \cont|clock2Hz|saida~4_combout\ : std_logic;
SIGNAL \cont|clock2Hz|saida~3_combout\ : std_logic;
SIGNAL \cont|clock2Hz|saida~feeder_combout\ : std_logic;
SIGNAL \cont|clock2Hz|saida~q\ : std_logic;
SIGNAL \cont|clock2Hz|saida~clkctrl_outclk\ : std_logic;
SIGNAL \b3~input_o\ : std_logic;
SIGNAL \debounce_b3|flipflops[0]~feeder_combout\ : std_logic;
SIGNAL \debounce_b3|flipflops[1]~feeder_combout\ : std_logic;
SIGNAL \debounce_b3|result~1_combout\ : std_logic;
SIGNAL \debounce_b3|counter_out[0]~1_combout\ : std_logic;
SIGNAL \debounce_b3|Add0~0_combout\ : std_logic;
SIGNAL \debounce_b3|counter_out[0]~20_combout\ : std_logic;
SIGNAL \debounce_b3|Add0~1\ : std_logic;
SIGNAL \debounce_b3|Add0~2_combout\ : std_logic;
SIGNAL \debounce_b3|counter_out[1]~19_combout\ : std_logic;
SIGNAL \debounce_b3|Add0~3\ : std_logic;
SIGNAL \debounce_b3|Add0~4_combout\ : std_logic;
SIGNAL \debounce_b3|counter_out[2]~18_combout\ : std_logic;
SIGNAL \debounce_b3|Add0~5\ : std_logic;
SIGNAL \debounce_b3|Add0~6_combout\ : std_logic;
SIGNAL \debounce_b3|counter_out[3]~17_combout\ : std_logic;
SIGNAL \debounce_b3|Add0~7\ : std_logic;
SIGNAL \debounce_b3|Add0~8_combout\ : std_logic;
SIGNAL \debounce_b3|counter_out[4]~16_combout\ : std_logic;
SIGNAL \debounce_b3|Add0~9\ : std_logic;
SIGNAL \debounce_b3|Add0~10_combout\ : std_logic;
SIGNAL \debounce_b3|counter_out[5]~15_combout\ : std_logic;
SIGNAL \debounce_b3|Add0~11\ : std_logic;
SIGNAL \debounce_b3|Add0~12_combout\ : std_logic;
SIGNAL \debounce_b3|counter_out[6]~14_combout\ : std_logic;
SIGNAL \debounce_b3|Add0~13\ : std_logic;
SIGNAL \debounce_b3|Add0~14_combout\ : std_logic;
SIGNAL \debounce_b3|counter_out[7]~13_combout\ : std_logic;
SIGNAL \debounce_b3|Add0~15\ : std_logic;
SIGNAL \debounce_b3|Add0~16_combout\ : std_logic;
SIGNAL \debounce_b3|counter_out[8]~12_combout\ : std_logic;
SIGNAL \debounce_b3|Add0~17\ : std_logic;
SIGNAL \debounce_b3|Add0~18_combout\ : std_logic;
SIGNAL \debounce_b3|counter_out[9]~11_combout\ : std_logic;
SIGNAL \debounce_b3|Add0~19\ : std_logic;
SIGNAL \debounce_b3|Add0~20_combout\ : std_logic;
SIGNAL \debounce_b3|counter_out[10]~10_combout\ : std_logic;
SIGNAL \debounce_b3|Add0~21\ : std_logic;
SIGNAL \debounce_b3|Add0~22_combout\ : std_logic;
SIGNAL \debounce_b3|counter_out[11]~9_combout\ : std_logic;
SIGNAL \debounce_b3|Add0~23\ : std_logic;
SIGNAL \debounce_b3|Add0~24_combout\ : std_logic;
SIGNAL \debounce_b3|counter_out[12]~8_combout\ : std_logic;
SIGNAL \debounce_b3|Add0~25\ : std_logic;
SIGNAL \debounce_b3|Add0~26_combout\ : std_logic;
SIGNAL \debounce_b3|counter_out[13]~7_combout\ : std_logic;
SIGNAL \debounce_b3|Add0~27\ : std_logic;
SIGNAL \debounce_b3|Add0~28_combout\ : std_logic;
SIGNAL \debounce_b3|counter_out[14]~6_combout\ : std_logic;
SIGNAL \debounce_b3|Add0~29\ : std_logic;
SIGNAL \debounce_b3|Add0~30_combout\ : std_logic;
SIGNAL \debounce_b3|counter_out[15]~5_combout\ : std_logic;
SIGNAL \debounce_b3|Add0~31\ : std_logic;
SIGNAL \debounce_b3|Add0~32_combout\ : std_logic;
SIGNAL \debounce_b3|counter_out[16]~4_combout\ : std_logic;
SIGNAL \debounce_b3|Add0~33\ : std_logic;
SIGNAL \debounce_b3|Add0~34_combout\ : std_logic;
SIGNAL \debounce_b3|counter_out[17]~3_combout\ : std_logic;
SIGNAL \debounce_b3|Add0~35\ : std_logic;
SIGNAL \debounce_b3|Add0~36_combout\ : std_logic;
SIGNAL \debounce_b3|counter_out[18]~2_combout\ : std_logic;
SIGNAL \debounce_b3|Add0~37\ : std_logic;
SIGNAL \debounce_b3|Add0~38_combout\ : std_logic;
SIGNAL \debounce_b3|counter_out~0_combout\ : std_logic;
SIGNAL \debounce_b3|result~0_combout\ : std_logic;
SIGNAL \debounce_b3|result~feeder_combout\ : std_logic;
SIGNAL \debounce_b3|result~q\ : std_logic;
SIGNAL \chave_chave_b3|key~0_combout\ : std_logic;
SIGNAL \chave_chave_b3|key~q\ : std_logic;
SIGNAL \cont|Add1~13\ : std_logic;
SIGNAL \cont|Add1~14_combout\ : std_logic;
SIGNAL \cont|Add0~9\ : std_logic;
SIGNAL \cont|Add0~11\ : std_logic;
SIGNAL \cont|Add0~13\ : std_logic;
SIGNAL \cont|Add0~14_combout\ : std_logic;
SIGNAL \cont|contador_am~5_combout\ : std_logic;
SIGNAL \s1~input_o\ : std_logic;
SIGNAL \s2~input_o\ : std_logic;
SIGNAL \b4~input_o\ : std_logic;
SIGNAL \debounce_b4|flipflops[0]~feeder_combout\ : std_logic;
SIGNAL \debounce_b4|flipflops[1]~feeder_combout\ : std_logic;
SIGNAL \debounce_b4|result~1_combout\ : std_logic;
SIGNAL \debounce_b4|counter_out[0]~1_combout\ : std_logic;
SIGNAL \debounce_b4|Add0~0_combout\ : std_logic;
SIGNAL \debounce_b4|counter_out[0]~20_combout\ : std_logic;
SIGNAL \debounce_b4|Add0~1\ : std_logic;
SIGNAL \debounce_b4|Add0~2_combout\ : std_logic;
SIGNAL \debounce_b4|counter_out[1]~19_combout\ : std_logic;
SIGNAL \debounce_b4|Add0~3\ : std_logic;
SIGNAL \debounce_b4|Add0~4_combout\ : std_logic;
SIGNAL \debounce_b4|counter_out[2]~18_combout\ : std_logic;
SIGNAL \debounce_b4|Add0~5\ : std_logic;
SIGNAL \debounce_b4|Add0~6_combout\ : std_logic;
SIGNAL \debounce_b4|counter_out[3]~17_combout\ : std_logic;
SIGNAL \debounce_b4|Add0~7\ : std_logic;
SIGNAL \debounce_b4|Add0~8_combout\ : std_logic;
SIGNAL \debounce_b4|counter_out[4]~16_combout\ : std_logic;
SIGNAL \debounce_b4|Add0~9\ : std_logic;
SIGNAL \debounce_b4|Add0~10_combout\ : std_logic;
SIGNAL \debounce_b4|counter_out[5]~15_combout\ : std_logic;
SIGNAL \debounce_b4|Add0~11\ : std_logic;
SIGNAL \debounce_b4|Add0~12_combout\ : std_logic;
SIGNAL \debounce_b4|counter_out[6]~14_combout\ : std_logic;
SIGNAL \debounce_b4|Add0~13\ : std_logic;
SIGNAL \debounce_b4|Add0~14_combout\ : std_logic;
SIGNAL \debounce_b4|counter_out[7]~13_combout\ : std_logic;
SIGNAL \debounce_b4|Add0~15\ : std_logic;
SIGNAL \debounce_b4|Add0~16_combout\ : std_logic;
SIGNAL \debounce_b4|counter_out[8]~12_combout\ : std_logic;
SIGNAL \debounce_b4|Add0~17\ : std_logic;
SIGNAL \debounce_b4|Add0~18_combout\ : std_logic;
SIGNAL \debounce_b4|counter_out[9]~11_combout\ : std_logic;
SIGNAL \debounce_b4|Add0~19\ : std_logic;
SIGNAL \debounce_b4|Add0~20_combout\ : std_logic;
SIGNAL \debounce_b4|counter_out[10]~10_combout\ : std_logic;
SIGNAL \debounce_b4|Add0~21\ : std_logic;
SIGNAL \debounce_b4|Add0~22_combout\ : std_logic;
SIGNAL \debounce_b4|counter_out[11]~9_combout\ : std_logic;
SIGNAL \debounce_b4|Add0~23\ : std_logic;
SIGNAL \debounce_b4|Add0~24_combout\ : std_logic;
SIGNAL \debounce_b4|counter_out[12]~8_combout\ : std_logic;
SIGNAL \debounce_b4|Add0~25\ : std_logic;
SIGNAL \debounce_b4|Add0~26_combout\ : std_logic;
SIGNAL \debounce_b4|counter_out[13]~7_combout\ : std_logic;
SIGNAL \debounce_b4|Add0~27\ : std_logic;
SIGNAL \debounce_b4|Add0~28_combout\ : std_logic;
SIGNAL \debounce_b4|counter_out[14]~6_combout\ : std_logic;
SIGNAL \debounce_b4|Add0~29\ : std_logic;
SIGNAL \debounce_b4|Add0~30_combout\ : std_logic;
SIGNAL \debounce_b4|counter_out[15]~5_combout\ : std_logic;
SIGNAL \debounce_b4|Add0~31\ : std_logic;
SIGNAL \debounce_b4|Add0~32_combout\ : std_logic;
SIGNAL \debounce_b4|counter_out[16]~4_combout\ : std_logic;
SIGNAL \debounce_b4|Add0~33\ : std_logic;
SIGNAL \debounce_b4|Add0~34_combout\ : std_logic;
SIGNAL \debounce_b4|counter_out[17]~3_combout\ : std_logic;
SIGNAL \debounce_b4|Add0~35\ : std_logic;
SIGNAL \debounce_b4|Add0~36_combout\ : std_logic;
SIGNAL \debounce_b4|counter_out[18]~2_combout\ : std_logic;
SIGNAL \debounce_b4|Add0~37\ : std_logic;
SIGNAL \debounce_b4|Add0~38_combout\ : std_logic;
SIGNAL \debounce_b4|counter_out~0_combout\ : std_logic;
SIGNAL \debounce_b4|result~0_combout\ : std_logic;
SIGNAL \debounce_b4|result~feeder_combout\ : std_logic;
SIGNAL \debounce_b4|result~q\ : std_logic;
SIGNAL \chave_chave_b4|key~0_combout\ : std_logic;
SIGNAL \chave_chave_b4|key~q\ : std_logic;
SIGNAL \cont|contador_am[10]~3_combout\ : std_logic;
SIGNAL \cont|Add0~15\ : std_logic;
SIGNAL \cont|Add0~16_combout\ : std_logic;
SIGNAL \cont|Add1~15\ : std_logic;
SIGNAL \cont|Add1~16_combout\ : std_logic;
SIGNAL \cont|contador_am~4_combout\ : std_logic;
SIGNAL \cont|Add1~17\ : std_logic;
SIGNAL \cont|Add1~18_combout\ : std_logic;
SIGNAL \cont|Add0~17\ : std_logic;
SIGNAL \cont|Add0~19\ : std_logic;
SIGNAL \cont|Add0~20_combout\ : std_logic;
SIGNAL \cont|Add1~19\ : std_logic;
SIGNAL \cont|Add1~20_combout\ : std_logic;
SIGNAL \cont|contador_am~16_combout\ : std_logic;
SIGNAL \cont|Add1~21\ : std_logic;
SIGNAL \cont|Add1~22_combout\ : std_logic;
SIGNAL \cont|Add0~21\ : std_logic;
SIGNAL \cont|Add0~22_combout\ : std_logic;
SIGNAL \cont|contador_am~17_combout\ : std_logic;
SIGNAL \cont|Add1~23\ : std_logic;
SIGNAL \cont|Add1~24_combout\ : std_logic;
SIGNAL \cont|Add0~23\ : std_logic;
SIGNAL \cont|Add0~24_combout\ : std_logic;
SIGNAL \cont|contador_am~18_combout\ : std_logic;
SIGNAL \cont|Add1~25\ : std_logic;
SIGNAL \cont|Add1~26_combout\ : std_logic;
SIGNAL \cont|Add0~25\ : std_logic;
SIGNAL \cont|Add0~26_combout\ : std_logic;
SIGNAL \cont|contador_am~19_combout\ : std_logic;
SIGNAL \cont|Add1~27\ : std_logic;
SIGNAL \cont|Add1~28_combout\ : std_logic;
SIGNAL \cont|Add0~27\ : std_logic;
SIGNAL \cont|Add0~28_combout\ : std_logic;
SIGNAL \cont|contador_am~20_combout\ : std_logic;
SIGNAL \cont|Add1~29\ : std_logic;
SIGNAL \cont|Add1~30_combout\ : std_logic;
SIGNAL \cont|Add0~29\ : std_logic;
SIGNAL \cont|Add0~30_combout\ : std_logic;
SIGNAL \cont|contador_am~21_combout\ : std_logic;
SIGNAL \cont|Add0~31\ : std_logic;
SIGNAL \cont|Add0~32_combout\ : std_logic;
SIGNAL \cont|Add1~31\ : std_logic;
SIGNAL \cont|Add1~32_combout\ : std_logic;
SIGNAL \cont|contador_am~22_combout\ : std_logic;
SIGNAL \cont|Add1~33\ : std_logic;
SIGNAL \cont|Add1~34_combout\ : std_logic;
SIGNAL \cont|Add0~33\ : std_logic;
SIGNAL \cont|Add0~34_combout\ : std_logic;
SIGNAL \cont|contador_am~23_combout\ : std_logic;
SIGNAL \cont|Add0~35\ : std_logic;
SIGNAL \cont|Add0~36_combout\ : std_logic;
SIGNAL \cont|Add1~35\ : std_logic;
SIGNAL \cont|Add1~36_combout\ : std_logic;
SIGNAL \cont|contador_am~24_combout\ : std_logic;
SIGNAL \cont|Add1~37\ : std_logic;
SIGNAL \cont|Add1~38_combout\ : std_logic;
SIGNAL \cont|Add0~37\ : std_logic;
SIGNAL \cont|Add0~38_combout\ : std_logic;
SIGNAL \cont|contador_am~25_combout\ : std_logic;
SIGNAL \cont|Add1~39\ : std_logic;
SIGNAL \cont|Add1~40_combout\ : std_logic;
SIGNAL \cont|Add0~39\ : std_logic;
SIGNAL \cont|Add0~40_combout\ : std_logic;
SIGNAL \cont|contador_am~26_combout\ : std_logic;
SIGNAL \cont|Add1~41\ : std_logic;
SIGNAL \cont|Add1~42_combout\ : std_logic;
SIGNAL \cont|Add0~41\ : std_logic;
SIGNAL \cont|Add0~42_combout\ : std_logic;
SIGNAL \cont|contador_am~27_combout\ : std_logic;
SIGNAL \cont|Add1~43\ : std_logic;
SIGNAL \cont|Add1~44_combout\ : std_logic;
SIGNAL \cont|Add0~43\ : std_logic;
SIGNAL \cont|Add0~44_combout\ : std_logic;
SIGNAL \cont|contador_am~28_combout\ : std_logic;
SIGNAL \cont|Add1~45\ : std_logic;
SIGNAL \cont|Add1~46_combout\ : std_logic;
SIGNAL \cont|Add0~45\ : std_logic;
SIGNAL \cont|Add0~46_combout\ : std_logic;
SIGNAL \cont|contador_am~29_combout\ : std_logic;
SIGNAL \cont|Add1~47\ : std_logic;
SIGNAL \cont|Add1~48_combout\ : std_logic;
SIGNAL \cont|Add0~47\ : std_logic;
SIGNAL \cont|Add0~48_combout\ : std_logic;
SIGNAL \cont|contador_am~30_combout\ : std_logic;
SIGNAL \cont|Add1~49\ : std_logic;
SIGNAL \cont|Add1~50_combout\ : std_logic;
SIGNAL \cont|Add0~49\ : std_logic;
SIGNAL \cont|Add0~50_combout\ : std_logic;
SIGNAL \cont|contador_am~31_combout\ : std_logic;
SIGNAL \cont|Add1~51\ : std_logic;
SIGNAL \cont|Add1~52_combout\ : std_logic;
SIGNAL \cont|Add0~51\ : std_logic;
SIGNAL \cont|Add0~52_combout\ : std_logic;
SIGNAL \cont|contador_am~32_combout\ : std_logic;
SIGNAL \cont|Add1~53\ : std_logic;
SIGNAL \cont|Add1~54_combout\ : std_logic;
SIGNAL \cont|Add0~53\ : std_logic;
SIGNAL \cont|Add0~54_combout\ : std_logic;
SIGNAL \cont|contador_am~33_combout\ : std_logic;
SIGNAL \cont|Add1~55\ : std_logic;
SIGNAL \cont|Add1~56_combout\ : std_logic;
SIGNAL \cont|Add0~55\ : std_logic;
SIGNAL \cont|Add0~56_combout\ : std_logic;
SIGNAL \cont|contador_am~34_combout\ : std_logic;
SIGNAL \cont|Add0~57\ : std_logic;
SIGNAL \cont|Add0~58_combout\ : std_logic;
SIGNAL \cont|Add1~57\ : std_logic;
SIGNAL \cont|Add1~58_combout\ : std_logic;
SIGNAL \cont|contador_am~35_combout\ : std_logic;
SIGNAL \cont|Add1~59\ : std_logic;
SIGNAL \cont|Add1~60_combout\ : std_logic;
SIGNAL \cont|Add0~59\ : std_logic;
SIGNAL \cont|Add0~60_combout\ : std_logic;
SIGNAL \cont|contador_am~36_combout\ : std_logic;
SIGNAL \cont|Equal0~7_combout\ : std_logic;
SIGNAL \cont|Equal0~5_combout\ : std_logic;
SIGNAL \cont|Equal0~6_combout\ : std_logic;
SIGNAL \cont|Equal0~3_combout\ : std_logic;
SIGNAL \cont|Equal0~0_combout\ : std_logic;
SIGNAL \cont|Equal0~2_combout\ : std_logic;
SIGNAL \cont|Equal0~1_combout\ : std_logic;
SIGNAL \cont|Equal0~4_combout\ : std_logic;
SIGNAL \cont|Equal0~8_combout\ : std_logic;
SIGNAL \cont|Equal0~9_combout\ : std_logic;
SIGNAL \cont|Add0~18_combout\ : std_logic;
SIGNAL \cont|contador_am~0_combout\ : std_logic;
SIGNAL \cont|contador_am~2_combout\ : std_logic;
SIGNAL \cont|Equal1~0_combout\ : std_logic;
SIGNAL \cont|contador_am[31]~1_combout\ : std_logic;
SIGNAL \cont|Add0~0_combout\ : std_logic;
SIGNAL \cont|Add1~0_combout\ : std_logic;
SIGNAL \cont|Equal0~10_combout\ : std_logic;
SIGNAL \cont|contador_am~14_combout\ : std_logic;
SIGNAL \cont|contador_am~15_combout\ : std_logic;
SIGNAL \cont|Add1~1\ : std_logic;
SIGNAL \cont|Add1~2_combout\ : std_logic;
SIGNAL \cont|Equal1~1_combout\ : std_logic;
SIGNAL \cont|Add0~1\ : std_logic;
SIGNAL \cont|Add0~2_combout\ : std_logic;
SIGNAL \cont|contador_am~13_combout\ : std_logic;
SIGNAL \cont|Add1~3\ : std_logic;
SIGNAL \cont|Add1~4_combout\ : std_logic;
SIGNAL \cont|Add0~3\ : std_logic;
SIGNAL \cont|Add0~4_combout\ : std_logic;
SIGNAL \cont|contador_am~12_combout\ : std_logic;
SIGNAL \cont|Add1~5\ : std_logic;
SIGNAL \cont|Add1~6_combout\ : std_logic;
SIGNAL \cont|Add0~5\ : std_logic;
SIGNAL \cont|Add0~6_combout\ : std_logic;
SIGNAL \cont|contador_am~10_combout\ : std_logic;
SIGNAL \cont|contador_am~11_combout\ : std_logic;
SIGNAL \cont|Add0~7\ : std_logic;
SIGNAL \cont|Add0~8_combout\ : std_logic;
SIGNAL \cont|Add1~7\ : std_logic;
SIGNAL \cont|Add1~8_combout\ : std_logic;
SIGNAL \cont|contador_am~9_combout\ : std_logic;
SIGNAL \cont|Add1~9\ : std_logic;
SIGNAL \cont|Add1~10_combout\ : std_logic;
SIGNAL \cont|Add0~10_combout\ : std_logic;
SIGNAL \cont|contador_am~7_combout\ : std_logic;
SIGNAL \cont|contador_am~8_combout\ : std_logic;
SIGNAL \cont|Add1~11\ : std_logic;
SIGNAL \cont|Add1~12_combout\ : std_logic;
SIGNAL \cont|Add0~12_combout\ : std_logic;
SIGNAL \cont|contador_am~6_combout\ : std_logic;
SIGNAL \cont|Add2~13\ : std_logic;
SIGNAL \cont|Add2~15\ : std_logic;
SIGNAL \cont|Add2~16_combout\ : std_logic;
SIGNAL \cont|Add3~0_combout\ : std_logic;
SIGNAL \cont|Add2~0_combout\ : std_logic;
SIGNAL \cont|contador_fm~20_combout\ : std_logic;
SIGNAL \cont|contador_fm[10]~3_combout\ : std_logic;
SIGNAL \cont|Add2~1\ : std_logic;
SIGNAL \cont|Add2~2_combout\ : std_logic;
SIGNAL \cont|contador_fm~18_combout\ : std_logic;
SIGNAL \cont|Add3~1\ : std_logic;
SIGNAL \cont|Add3~2_combout\ : std_logic;
SIGNAL \cont|Equal3~0_combout\ : std_logic;
SIGNAL \cont|Add2~17\ : std_logic;
SIGNAL \cont|Add2~18_combout\ : std_logic;
SIGNAL \cont|contador_fm~5_combout\ : std_logic;
SIGNAL \cont|Add3~15\ : std_logic;
SIGNAL \cont|Add3~17\ : std_logic;
SIGNAL \cont|Add3~18_combout\ : std_logic;
SIGNAL \cont|contador_fm~6_combout\ : std_logic;
SIGNAL \cont|Add2~19\ : std_logic;
SIGNAL \cont|Add2~20_combout\ : std_logic;
SIGNAL \cont|Add3~19\ : std_logic;
SIGNAL \cont|Add3~20_combout\ : std_logic;
SIGNAL \cont|Equal2~9_combout\ : std_logic;
SIGNAL \cont|Equal2~10_combout\ : std_logic;
SIGNAL \cont|contador_fm~0_combout\ : std_logic;
SIGNAL \cont|contador_fm~2_combout\ : std_logic;
SIGNAL \cont|Add3~21\ : std_logic;
SIGNAL \cont|Add3~22_combout\ : std_logic;
SIGNAL \cont|Add2~21\ : std_logic;
SIGNAL \cont|Add2~22_combout\ : std_logic;
SIGNAL \cont|contador_fm~21_combout\ : std_logic;
SIGNAL \cont|Add3~23\ : std_logic;
SIGNAL \cont|Add3~24_combout\ : std_logic;
SIGNAL \cont|Add2~23\ : std_logic;
SIGNAL \cont|Add2~24_combout\ : std_logic;
SIGNAL \cont|contador_fm~22_combout\ : std_logic;
SIGNAL \cont|Add2~25\ : std_logic;
SIGNAL \cont|Add2~26_combout\ : std_logic;
SIGNAL \cont|Add3~25\ : std_logic;
SIGNAL \cont|Add3~26_combout\ : std_logic;
SIGNAL \cont|contador_fm~23_combout\ : std_logic;
SIGNAL \cont|Add2~27\ : std_logic;
SIGNAL \cont|Add2~28_combout\ : std_logic;
SIGNAL \cont|Add3~27\ : std_logic;
SIGNAL \cont|Add3~28_combout\ : std_logic;
SIGNAL \cont|contador_fm~24_combout\ : std_logic;
SIGNAL \cont|Add2~29\ : std_logic;
SIGNAL \cont|Add2~30_combout\ : std_logic;
SIGNAL \cont|Add3~29\ : std_logic;
SIGNAL \cont|Add3~30_combout\ : std_logic;
SIGNAL \cont|contador_fm~25_combout\ : std_logic;
SIGNAL \cont|Add2~31\ : std_logic;
SIGNAL \cont|Add2~32_combout\ : std_logic;
SIGNAL \cont|Add3~31\ : std_logic;
SIGNAL \cont|Add3~32_combout\ : std_logic;
SIGNAL \cont|contador_fm~26_combout\ : std_logic;
SIGNAL \cont|Add3~33\ : std_logic;
SIGNAL \cont|Add3~34_combout\ : std_logic;
SIGNAL \cont|Add2~33\ : std_logic;
SIGNAL \cont|Add2~34_combout\ : std_logic;
SIGNAL \cont|contador_fm~27_combout\ : std_logic;
SIGNAL \cont|Add3~35\ : std_logic;
SIGNAL \cont|Add3~36_combout\ : std_logic;
SIGNAL \cont|Add2~35\ : std_logic;
SIGNAL \cont|Add2~36_combout\ : std_logic;
SIGNAL \cont|contador_fm~28_combout\ : std_logic;
SIGNAL \cont|Add2~37\ : std_logic;
SIGNAL \cont|Add2~38_combout\ : std_logic;
SIGNAL \cont|Add3~37\ : std_logic;
SIGNAL \cont|Add3~38_combout\ : std_logic;
SIGNAL \cont|contador_fm~29_combout\ : std_logic;
SIGNAL \cont|Add3~39\ : std_logic;
SIGNAL \cont|Add3~40_combout\ : std_logic;
SIGNAL \cont|Add2~39\ : std_logic;
SIGNAL \cont|Add2~40_combout\ : std_logic;
SIGNAL \cont|contador_fm~30_combout\ : std_logic;
SIGNAL \cont|Add2~41\ : std_logic;
SIGNAL \cont|Add2~42_combout\ : std_logic;
SIGNAL \cont|Add3~41\ : std_logic;
SIGNAL \cont|Add3~42_combout\ : std_logic;
SIGNAL \cont|contador_fm~31_combout\ : std_logic;
SIGNAL \cont|Add3~43\ : std_logic;
SIGNAL \cont|Add3~44_combout\ : std_logic;
SIGNAL \cont|Add2~43\ : std_logic;
SIGNAL \cont|Add2~44_combout\ : std_logic;
SIGNAL \cont|contador_fm~32_combout\ : std_logic;
SIGNAL \cont|Add2~45\ : std_logic;
SIGNAL \cont|Add2~46_combout\ : std_logic;
SIGNAL \cont|Add3~45\ : std_logic;
SIGNAL \cont|Add3~46_combout\ : std_logic;
SIGNAL \cont|contador_fm~33_combout\ : std_logic;
SIGNAL \cont|Add2~47\ : std_logic;
SIGNAL \cont|Add2~48_combout\ : std_logic;
SIGNAL \cont|Add3~47\ : std_logic;
SIGNAL \cont|Add3~48_combout\ : std_logic;
SIGNAL \cont|contador_fm~34_combout\ : std_logic;
SIGNAL \cont|Add2~49\ : std_logic;
SIGNAL \cont|Add2~50_combout\ : std_logic;
SIGNAL \cont|Add3~49\ : std_logic;
SIGNAL \cont|Add3~50_combout\ : std_logic;
SIGNAL \cont|contador_fm~35_combout\ : std_logic;
SIGNAL \cont|Add3~51\ : std_logic;
SIGNAL \cont|Add3~52_combout\ : std_logic;
SIGNAL \cont|Add2~51\ : std_logic;
SIGNAL \cont|Add2~52_combout\ : std_logic;
SIGNAL \cont|contador_fm~36_combout\ : std_logic;
SIGNAL \cont|Add2~53\ : std_logic;
SIGNAL \cont|Add2~54_combout\ : std_logic;
SIGNAL \cont|Add3~53\ : std_logic;
SIGNAL \cont|Add3~54_combout\ : std_logic;
SIGNAL \cont|contador_fm~37_combout\ : std_logic;
SIGNAL \cont|Add2~55\ : std_logic;
SIGNAL \cont|Add2~56_combout\ : std_logic;
SIGNAL \cont|Add3~55\ : std_logic;
SIGNAL \cont|Add3~56_combout\ : std_logic;
SIGNAL \cont|contador_fm~38_combout\ : std_logic;
SIGNAL \cont|Add3~57\ : std_logic;
SIGNAL \cont|Add3~58_combout\ : std_logic;
SIGNAL \cont|Add2~57\ : std_logic;
SIGNAL \cont|Add2~58_combout\ : std_logic;
SIGNAL \cont|contador_fm~39_combout\ : std_logic;
SIGNAL \cont|Add3~59\ : std_logic;
SIGNAL \cont|Add3~60_combout\ : std_logic;
SIGNAL \cont|Add2~59\ : std_logic;
SIGNAL \cont|Add2~60_combout\ : std_logic;
SIGNAL \cont|contador_fm~40_combout\ : std_logic;
SIGNAL \cont|Add3~61\ : std_logic;
SIGNAL \cont|Add3~62_combout\ : std_logic;
SIGNAL \cont|Add2~61\ : std_logic;
SIGNAL \cont|Add2~62_combout\ : std_logic;
SIGNAL \cont|contador_fm~41_combout\ : std_logic;
SIGNAL \cont|Equal2~5_combout\ : std_logic;
SIGNAL \cont|Equal2~6_combout\ : std_logic;
SIGNAL \cont|Add2~3\ : std_logic;
SIGNAL \cont|Add2~4_combout\ : std_logic;
SIGNAL \cont|Add3~3\ : std_logic;
SIGNAL \cont|Add3~4_combout\ : std_logic;
SIGNAL \cont|contador_fm~16_combout\ : std_logic;
SIGNAL \cont|contador_fm~17_combout\ : std_logic;
SIGNAL \cont|Add3~5\ : std_logic;
SIGNAL \cont|Add3~6_combout\ : std_logic;
SIGNAL \cont|Add2~5\ : std_logic;
SIGNAL \cont|Add2~6_combout\ : std_logic;
SIGNAL \cont|contador_fm~15_combout\ : std_logic;
SIGNAL \cont|Equal2~0_combout\ : std_logic;
SIGNAL \cont|Equal2~3_combout\ : std_logic;
SIGNAL \cont|Equal2~1_combout\ : std_logic;
SIGNAL \cont|Equal2~2_combout\ : std_logic;
SIGNAL \cont|Equal2~4_combout\ : std_logic;
SIGNAL \cont|Equal2~7_combout\ : std_logic;
SIGNAL \cont|Equal3~2_combout\ : std_logic;
SIGNAL \cont|contador_fm~19_combout\ : std_logic;
SIGNAL \cont|Equal2~8_combout\ : std_logic;
SIGNAL \cont|contador_fm~4_combout\ : std_logic;
SIGNAL \cont|Add3~16_combout\ : std_logic;
SIGNAL \cont|contador_fm~7_combout\ : std_logic;
SIGNAL \cont|contador_fm~8_combout\ : std_logic;
SIGNAL \cont|Equal3~1_combout\ : std_logic;
SIGNAL \cont|contador_fm[30]~1_combout\ : std_logic;
SIGNAL \cont|Add2~7\ : std_logic;
SIGNAL \cont|Add2~8_combout\ : std_logic;
SIGNAL \cont|Add3~7\ : std_logic;
SIGNAL \cont|Add3~8_combout\ : std_logic;
SIGNAL \cont|contador_fm~13_combout\ : std_logic;
SIGNAL \cont|contador_fm~14_combout\ : std_logic;
SIGNAL \cont|Add2~9\ : std_logic;
SIGNAL \cont|Add2~10_combout\ : std_logic;
SIGNAL \cont|Add3~9\ : std_logic;
SIGNAL \cont|Add3~10_combout\ : std_logic;
SIGNAL \cont|contador_fm~12_combout\ : std_logic;
SIGNAL \cont|Add2~11\ : std_logic;
SIGNAL \cont|Add2~12_combout\ : std_logic;
SIGNAL \cont|Add3~11\ : std_logic;
SIGNAL \cont|Add3~12_combout\ : std_logic;
SIGNAL \cont|contador_fm~10_combout\ : std_logic;
SIGNAL \cont|contador_fm~11_combout\ : std_logic;
SIGNAL \cont|Add3~13\ : std_logic;
SIGNAL \cont|Add3~14_combout\ : std_logic;
SIGNAL \cont|Add2~14_combout\ : std_logic;
SIGNAL \cont|contador_fm~9_combout\ : std_logic;
SIGNAL \cont|estacao[7]~3_combout\ : std_logic;
SIGNAL \cont|estacao[6]~4_combout\ : std_logic;
SIGNAL \cont|estacao[5]~5_combout\ : std_logic;
SIGNAL \cont|estacao[4]~6_combout\ : std_logic;
SIGNAL \cont|estacao[10]~0_combout\ : std_logic;
SIGNAL \cont|estacao[9]~1_combout\ : std_logic;
SIGNAL \cont|estacao[8]~2_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[36]~158_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[36]~112_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[35]~159_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[35]~113_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[34]~160_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[34]~114_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[33]~161_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[33]~162_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[48]~163_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[48]~115_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[47]~164_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[47]~116_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[46]~165_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[46]~117_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[45]~166_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[45]~118_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[44]~167_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[44]~168_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~9\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[60]~169_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[60]~119_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[59]~170_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[59]~120_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[58]~171_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[58]~121_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[57]~122_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[57]~172_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[56]~173_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[56]~123_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[55]~175_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[55]~174_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~9\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~11\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[72]~124_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[72]~176_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[71]~177_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[71]~125_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[70]~178_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[70]~126_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[69]~127_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[69]~179_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[68]~180_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[68]~128_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[67]~129_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[67]~181_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[66]~183_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[66]~182_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~9\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~11\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~13\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[84]~130_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[84]~184_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[83]~131_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[83]~185_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[82]~186_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[82]~132_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[81]~133_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[81]~187_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[80]~134_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[80]~188_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[79]~135_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[79]~189_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[78]~190_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[78]~136_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[77]~191_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[77]~192_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~7\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~9\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~11\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~13\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~15\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[89]~144_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[89]~200_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[88]~202_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[88]~201_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[96]~193_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~14_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[96]~137_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[95]~138_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[95]~194_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[94]~195_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[94]~139_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[93]~196_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[93]~140_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[92]~197_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[92]~141_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[91]~142_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[91]~198_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[90]~143_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[90]~199_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~5\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~7\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~9\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~11\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~13\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~15\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~17\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[101]~145_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[108]~207_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[108]~147_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[107]~208_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[107]~148_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[106]~209_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[106]~149_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[105]~150_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[105]~210_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[104]~151_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[104]~211_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[103]~212_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[103]~152_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[102]~213_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[102]~153_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[101]~203_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[100]~146_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[100]~204_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[99]~206_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[99]~205_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~5\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~7_cout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~9_cout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~11_cout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~13_cout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~15_cout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~17_cout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~19_cout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[113]~154_combout\ : std_logic;
SIGNAL \cont|estacao[3]~7_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[112]~155_combout\ : std_logic;
SIGNAL \cont|estacao[2]~8_combout\ : std_logic;
SIGNAL \cont|estacao[1]~9_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[111]~156_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_10_result_int[0]~22_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[110]~157_combout\ : std_logic;
SIGNAL \cont|estacao[0]~10_combout\ : std_logic;
SIGNAL \Add0~1\ : std_logic;
SIGNAL \Add0~3\ : std_logic;
SIGNAL \Add0~5\ : std_logic;
SIGNAL \Add0~7\ : std_logic;
SIGNAL \Add0~9\ : std_logic;
SIGNAL \Add0~11\ : std_logic;
SIGNAL \Add0~13\ : std_logic;
SIGNAL \Add0~14_combout\ : std_logic;
SIGNAL \Add0~15\ : std_logic;
SIGNAL \Add0~17\ : std_logic;
SIGNAL \Add0~19\ : std_logic;
SIGNAL \Add0~21\ : std_logic;
SIGNAL \Add0~22_combout\ : std_logic;
SIGNAL \Add0~12_combout\ : std_logic;
SIGNAL \Add0~8_combout\ : std_logic;
SIGNAL \Add0~6_combout\ : std_logic;
SIGNAL \Add0~4_combout\ : std_logic;
SIGNAL \Add0~2_combout\ : std_logic;
SIGNAL \Add0~0_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|cs1a[2]~0_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\ : std_logic;
SIGNAL \Add0~10_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|cs1a[6]~2_combout\ : std_logic;
SIGNAL \Add0~16_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|cs1a[8]~3_combout\ : std_logic;
SIGNAL \Add0~18_combout\ : std_logic;
SIGNAL \Add0~20_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|cs1a[10]~4_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|cs1a[10]~5_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|cs1a[9]~6_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|cs1a[9]~7_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[28]~78_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[27]~80_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[27]~79_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[26]~82_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[26]~81_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[25]~83_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[25]~84_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|cs1a[8]~8_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[24]~85_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[24]~86_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~9_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[34]~151_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[34]~87_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[33]~88_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[33]~152_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[32]~153_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[32]~89_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[31]~91_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[31]~90_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[30]~92_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[30]~93_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~9_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[40]~136_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[40]~94_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[39]~137_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[39]~95_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[38]~96_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[38]~154_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[37]~98_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[37]~97_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|cs1a[6]~9_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[36]~100_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[36]~99_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~9_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[46]~138_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[46]~101_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[45]~102_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[45]~139_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[44]~140_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[44]~103_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[43]~104_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[43]~105_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[42]~107_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[42]~106_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~7\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~9_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[52]~108_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[52]~141_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[51]~142_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[51]~109_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[50]~110_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[50]~155_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[49]~111_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[49]~112_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|cs1a[4]~10_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[48]~113_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[48]~114_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~5\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~7\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~9_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[58]~143_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[58]~115_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[57]~116_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[57]~144_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[56]~117_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[56]~145_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[55]~119_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[55]~118_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[54]~121_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[54]~120_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~5\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~7\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~9_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[64]~146_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[64]~122_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[63]~147_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[63]~123_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[62]~156_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[62]~124_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[61]~125_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[61]~126_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|cs1a[2]~11_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[60]~128_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[60]~127_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~5\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~7\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~9_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[70]~129_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[70]~148_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[69]~149_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[69]~130_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[68]~131_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[68]~150_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[67]~133_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[67]~132_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[66]~135_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[66]~134_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~1_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~3_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~5_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~7_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~9_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|op_1~1\ : std_logic;
SIGNAL \Div0|auto_generated|divider|op_1~3\ : std_logic;
SIGNAL \Div0|auto_generated|divider|op_1~5\ : std_logic;
SIGNAL \Div0|auto_generated|divider|op_1~7\ : std_logic;
SIGNAL \Div0|auto_generated|divider|op_1~9\ : std_logic;
SIGNAL \Div0|auto_generated|divider|op_1~11\ : std_logic;
SIGNAL \Div0|auto_generated|divider|op_1~13\ : std_logic;
SIGNAL \Div0|auto_generated|divider|op_1~14_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|quotient[7]~16_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|op_1~12_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|quotient[6]~17_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|op_1~10_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|quotient[5]~18_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|op_1~8_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|quotient[4]~19_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|op_1~6_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|quotient[3]~20_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|op_1~16_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|_~0_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|_~1_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|op_1~17_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|op_1~18_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|_~2_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[27]~86_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[27]~127_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[26]~87_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[26]~128_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[25]~88_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[25]~129_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|op_1~19_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|_~3_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[24]~89_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[24]~130_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[32]~131_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|op_1~20_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|_~4_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[32]~94_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[36]~112_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[36]~90_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[35]~113_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[35]~91_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[34]~92_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[34]~114_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[33]~93_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[33]~115_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~9\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[45]~95_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[45]~116_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[44]~96_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[44]~117_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[43]~118_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[43]~97_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[42]~98_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[42]~119_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[41]~99_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[41]~120_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|op_1~4_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|op_1~21_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|_~5_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_5_result_int[0]~12_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[40]~100_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[40]~132_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~9\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~11\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[50]~121_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[50]~101_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[49]~102_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[49]~122_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|op_1~2_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|op_1~22_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|_~6_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_6_result_int[0]~14_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[48]~103_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[48]~133_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[54]~123_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[54]~104_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[53]~124_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[53]~105_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[52]~106_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[52]~125_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[51]~126_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[51]~107_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~9_cout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~11_cout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~13_cout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[59]~108_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|quotient[2]~21_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[58]~109_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|quotient[1]~22_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[57]~110_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|op_1~0_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|op_1~23_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|_~7_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_7_result_int[0]~16_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[56]~111_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|quotient[0]~23_combout\ : std_logic;
SIGNAL \Add1~1\ : std_logic;
SIGNAL \Add1~3\ : std_logic;
SIGNAL \Add1~5\ : std_logic;
SIGNAL \Add1~7\ : std_logic;
SIGNAL \Add1~9\ : std_logic;
SIGNAL \Add1~11\ : std_logic;
SIGNAL \Add1~13\ : std_logic;
SIGNAL \Add1~15\ : std_logic;
SIGNAL \Add1~16_combout\ : std_logic;
SIGNAL \Add1~14_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|my_abs_num|_~2_combout\ : std_logic;
SIGNAL \Add1~4_combout\ : std_logic;
SIGNAL \Add1~0_combout\ : std_logic;
SIGNAL \Add1~2_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|my_abs_num|cs1a[2]~0_combout\ : std_logic;
SIGNAL \Add1~8_combout\ : std_logic;
SIGNAL \Add1~6_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\ : std_logic;
SIGNAL \Add1~12_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|my_abs_num|_~1_combout\ : std_logic;
SIGNAL \Add1~10_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|my_abs_num|_~0_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|my_abs_num|cs1a[7]~2_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|my_abs_num|cs1a[7]~3_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|my_abs_num|cs1a[6]~4_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[28]~48_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[27]~49_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[27]~50_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[26]~52_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[26]~51_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[25]~53_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[25]~54_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[24]~55_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[24]~56_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~9_cout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[34]~93_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[34]~57_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[33]~94_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[33]~58_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[32]~59_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[32]~95_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[31]~60_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[31]~61_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|my_abs_num|cs1a[4]~5_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[30]~63_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[30]~62_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~9_cout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[40]~85_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[40]~64_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[39]~65_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[39]~86_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[38]~66_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[38]~87_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[37]~67_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[37]~68_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[36]~69_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[36]~70_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~9_cout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[46]~88_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[46]~71_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[45]~89_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[45]~72_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[44]~73_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[44]~96_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[43]~74_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[43]~75_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|my_abs_num|cs1a[2]~6_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[42]~77_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[42]~76_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~7\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~9_cout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[52]~90_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[52]~78_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[51]~79_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[51]~91_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[50]~92_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[50]~80_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[49]~82_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[49]~81_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[48]~84_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[48]~83_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~1_cout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~3_cout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~5_cout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~9_cout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|_~0_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|op_1~0_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|op_1~2_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_4_result_int[0]~0_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|op_1~1\ : std_logic;
SIGNAL \Div1|auto_generated|divider|op_1~4\ : std_logic;
SIGNAL \Div1|auto_generated|divider|op_1~6\ : std_logic;
SIGNAL \Div1|auto_generated|divider|op_1~8\ : std_logic;
SIGNAL \Div1|auto_generated|divider|op_1~9_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|op_1~11_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|_~1_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|_~2_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|op_1~7_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|op_1~12_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|_~3_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|op_1~5_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|op_1~13_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[18]~32_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[18]~40_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[17]~33_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[17]~41_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[16]~42_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[16]~34_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|op_1~3_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|op_1~14_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|_~4_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[15]~35_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[15]~43_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~3\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~5\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~7\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_4_result_int[4]~9_cout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|quotient[0]~10_combout\ : std_logic;
SIGNAL \lcd_map|Selector7~0_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|quotient[4]~11_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|quotient[3]~12_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~6_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[23]~36_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~4_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[22]~37_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|quotient[2]~13_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~2_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[21]~38_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|quotient[1]~14_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[20]~39_combout\ : std_logic;
SIGNAL \Add2~1\ : std_logic;
SIGNAL \Add2~3\ : std_logic;
SIGNAL \Add2~5\ : std_logic;
SIGNAL \Add2~7\ : std_logic;
SIGNAL \Add2~9\ : std_logic;
SIGNAL \Add2~10_combout\ : std_logic;
SIGNAL \Add2~6_combout\ : std_logic;
SIGNAL \Add2~8_combout\ : std_logic;
SIGNAL \Add2~4_combout\ : std_logic;
SIGNAL \Add2~2_combout\ : std_logic;
SIGNAL \Add2~0_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|my_abs_num|cs1a[2]~0_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|my_abs_num|cs1a[4]~2_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|my_abs_num|cs1a[3]~3_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[28]~20_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[27]~22_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[27]~21_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[26]~24_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[26]~23_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[25]~25_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[25]~35_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|my_abs_num|cs1a[2]~4_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[24]~27_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[24]~26_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~9_cout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[34]~37_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[34]~28_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[33]~29_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[33]~38_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[32]~30_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[32]~36_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[31]~31_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[31]~32_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[30]~34_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[30]~33_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_6_result_int[1]~1_cout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~3_cout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~5_cout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~9_cout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ : std_logic;
SIGNAL \lcd_map|Selector7~2_combout\ : std_logic;
SIGNAL \lcd_map|Selector7~3_combout\ : std_logic;
SIGNAL \lcd_map|Selector7~4_combout\ : std_logic;
SIGNAL \lcd_map|Selector7~1_combout\ : std_logic;
SIGNAL \lcd_map|Selector7~5_combout\ : std_logic;
SIGNAL \lcd_map|Selector7~6_combout\ : std_logic;
SIGNAL \lcd_map|Selector7~7_combout\ : std_logic;
SIGNAL \lcd_map|WideOr13~1_combout\ : std_logic;
SIGNAL \lcd_map|WideOr5~5_combout\ : std_logic;
SIGNAL \lcd_map|WideOr9~2_combout\ : std_logic;
SIGNAL \lcd_map|WideOr13~2_combout\ : std_logic;
SIGNAL \lcd_map|Selector6~1_combout\ : std_logic;
SIGNAL \lcd_map|Selector6~2_combout\ : std_logic;
SIGNAL \lcd_map|Selector6~3_combout\ : std_logic;
SIGNAL \lcd_map|Selector6~0_combout\ : std_logic;
SIGNAL \lcd_map|Selector6~4_combout\ : std_logic;
SIGNAL \lcd_map|Selector5~2_combout\ : std_logic;
SIGNAL \lcd_map|Selector5~4_combout\ : std_logic;
SIGNAL \lcd_map|Selector5~3_combout\ : std_logic;
SIGNAL \lcd_map|Selector5~7_combout\ : std_logic;
SIGNAL \lcd_map|Selector5~5_combout\ : std_logic;
SIGNAL \lcd_map|Selector5~6_combout\ : std_logic;
SIGNAL \lcd_map|Selector4~0_combout\ : std_logic;
SIGNAL \lcd_map|WideOr9~3_combout\ : std_logic;
SIGNAL \lcd_map|WideOr9~4_combout\ : std_logic;
SIGNAL \lcd_map|Selector4~2_combout\ : std_logic;
SIGNAL \lcd_map|Selector4~1_combout\ : std_logic;
SIGNAL \lcd_map|Selector4~3_combout\ : std_logic;
SIGNAL \lcd_map|Selector3~9_combout\ : std_logic;
SIGNAL \lcd_map|Selector3~0_combout\ : std_logic;
SIGNAL \lcd_map|Selector3~1_combout\ : std_logic;
SIGNAL \lcd_map|Selector3~2_combout\ : std_logic;
SIGNAL \lcd_map|Selector3~3_combout\ : std_logic;
SIGNAL \lcd_map|Selector3~4_combout\ : std_logic;
SIGNAL \lcd_map|Selector3~6_combout\ : std_logic;
SIGNAL \lcd_map|Selector3~7_combout\ : std_logic;
SIGNAL \lcd_map|Selector3~5_combout\ : std_logic;
SIGNAL \lcd_map|Selector3~8_combout\ : std_logic;
SIGNAL \lcd_map|Selector3~10_combout\ : std_logic;
SIGNAL \lcd_map|Selector3~11_combout\ : std_logic;
SIGNAL \lcd_map|WideOr5~6_combout\ : std_logic;
SIGNAL \lcd_map|Selector1~1_combout\ : std_logic;
SIGNAL \lcd_map|Selector2~0_combout\ : std_logic;
SIGNAL \lcd_map|Selector1~2_combout\ : std_logic;
SIGNAL \lcd_map|WideOr2~0_combout\ : std_logic;
SIGNAL \cont|contador_am\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \cont|clock2Hz|cont\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \cont|contador_fm\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \lcd_map|count\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \debounce_b3|flipflops\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \debounce_b3|counter_out\ : std_logic_vector(19 DOWNTO 0);
SIGNAL \debounce_b4|flipflops\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \debounce_b4|counter_out\ : std_logic_vector(19 DOWNTO 0);
SIGNAL \cont|clock2Hz|ALT_INV_cont[17]~11_combout\ : std_logic;
SIGNAL \lcd_map|ALT_INV_WideOr2~0_combout\ : std_logic;

COMPONENT hard_block
    PORT (
	devoe : IN std_logic;
	devclrn : IN std_logic;
	devpor : IN std_logic);
END COMPONENT;

BEGIN

ww_clk <= clk;
ww_s1 <= s1;
ww_s2 <= s2;
ww_b3 <= b3;
ww_b4 <= b4;
RS <= IEEE.STD_LOGIC_1164.TO_BIT(ww_RS);
RW <= IEEE.STD_LOGIC_1164.TO_BIT(ww_RW);
E <= IEEE.STD_LOGIC_1164.TO_BIT(ww_E);
DB <= IEEE.STD_LOGIC_1164.TO_BITVECTOR(ww_DB);
led1 <= ww_led1;
led2 <= ww_led2;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\cont|clock2Hz|saida~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \cont|clock2Hz|saida~q\);

\lcd_map|E~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \lcd_map|E~q\);

\clk~inputclkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \clk~input_o\);
\cont|clock2Hz|ALT_INV_cont[17]~11_combout\ <= NOT \cont|clock2Hz|cont[17]~11_combout\;
\lcd_map|ALT_INV_WideOr2~0_combout\ <= NOT \lcd_map|WideOr2~0_combout\;
auto_generated_inst : hard_block
PORT MAP (
	devoe => ww_devoe,
	devclrn => ww_devclrn,
	devpor => ww_devpor);

-- Location: IOOBUF_X5_Y24_N9
\RS~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \lcd_map|WideOr0~combout\,
	devoe => ww_devoe,
	o => \RS~output_o\);

-- Location: IOOBUF_X7_Y24_N9
\RW~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \RW~output_o\);

-- Location: IOOBUF_X1_Y24_N2
\E~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \lcd_map|E~q\,
	devoe => ww_devoe,
	o => \E~output_o\);

-- Location: IOOBUF_X3_Y24_N23
\DB[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \lcd_map|Selector7~7_combout\,
	devoe => ww_devoe,
	o => \DB[0]~output_o\);

-- Location: IOOBUF_X0_Y23_N2
\DB[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \lcd_map|Selector6~4_combout\,
	devoe => ww_devoe,
	o => \DB[1]~output_o\);

-- Location: IOOBUF_X1_Y24_N9
\DB[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \lcd_map|Selector5~6_combout\,
	devoe => ww_devoe,
	o => \DB[2]~output_o\);

-- Location: IOOBUF_X0_Y23_N16
\DB[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \lcd_map|Selector4~3_combout\,
	devoe => ww_devoe,
	o => \DB[3]~output_o\);

-- Location: IOOBUF_X0_Y23_N9
\DB[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \lcd_map|Selector3~11_combout\,
	devoe => ww_devoe,
	o => \DB[4]~output_o\);

-- Location: IOOBUF_X0_Y18_N16
\DB[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \lcd_map|Selector2~0_combout\,
	devoe => ww_devoe,
	o => \DB[5]~output_o\);

-- Location: IOOBUF_X0_Y21_N9
\DB[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \lcd_map|Selector1~2_combout\,
	devoe => ww_devoe,
	o => \DB[6]~output_o\);

-- Location: IOOBUF_X0_Y18_N23
\DB[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \lcd_map|ALT_INV_WideOr2~0_combout\,
	devoe => ww_devoe,
	o => \DB[7]~output_o\);

-- Location: IOOBUF_X34_Y10_N9
\led1~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \chave_chave_b3|key~q\,
	devoe => ww_devoe,
	o => \led1~output_o\);

-- Location: IOOBUF_X34_Y9_N2
\led2~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \chave_chave_b4|key~q\,
	devoe => ww_devoe,
	o => \led2~output_o\);

-- Location: IOIBUF_X0_Y11_N8
\clk~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_clk,
	o => \clk~input_o\);

-- Location: CLKCTRL_G2
\clk~inputclkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \clk~inputclkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \clk~inputclkctrl_outclk\);

-- Location: FF_X2_Y18_N27
\lcd_map|count[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \lcd_map|Add0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd_map|count\(13));

-- Location: LCCOMB_X2_Y18_N0
\lcd_map|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_map|Add0~0_combout\ = \lcd_map|count\(0) $ (VCC)
-- \lcd_map|Add0~1\ = CARRY(\lcd_map|count\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \lcd_map|count\(0),
	datad => VCC,
	combout => \lcd_map|Add0~0_combout\,
	cout => \lcd_map|Add0~1\);

-- Location: FF_X2_Y18_N1
\lcd_map|count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \lcd_map|Add0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd_map|count\(0));

-- Location: LCCOMB_X2_Y18_N2
\lcd_map|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_map|Add0~2_combout\ = (\lcd_map|count\(1) & (!\lcd_map|Add0~1\)) # (!\lcd_map|count\(1) & ((\lcd_map|Add0~1\) # (GND)))
-- \lcd_map|Add0~3\ = CARRY((!\lcd_map|Add0~1\) # (!\lcd_map|count\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \lcd_map|count\(1),
	datad => VCC,
	cin => \lcd_map|Add0~1\,
	combout => \lcd_map|Add0~2_combout\,
	cout => \lcd_map|Add0~3\);

-- Location: FF_X2_Y18_N3
\lcd_map|count[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \lcd_map|Add0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd_map|count\(1));

-- Location: LCCOMB_X2_Y18_N4
\lcd_map|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_map|Add0~4_combout\ = (\lcd_map|count\(2) & (\lcd_map|Add0~3\ $ (GND))) # (!\lcd_map|count\(2) & (!\lcd_map|Add0~3\ & VCC))
-- \lcd_map|Add0~5\ = CARRY((\lcd_map|count\(2) & !\lcd_map|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \lcd_map|count\(2),
	datad => VCC,
	cin => \lcd_map|Add0~3\,
	combout => \lcd_map|Add0~4_combout\,
	cout => \lcd_map|Add0~5\);

-- Location: FF_X2_Y18_N5
\lcd_map|count[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \lcd_map|Add0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd_map|count\(2));

-- Location: LCCOMB_X2_Y18_N6
\lcd_map|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_map|Add0~6_combout\ = (\lcd_map|count\(3) & (!\lcd_map|Add0~5\)) # (!\lcd_map|count\(3) & ((\lcd_map|Add0~5\) # (GND)))
-- \lcd_map|Add0~7\ = CARRY((!\lcd_map|Add0~5\) # (!\lcd_map|count\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \lcd_map|count\(3),
	datad => VCC,
	cin => \lcd_map|Add0~5\,
	combout => \lcd_map|Add0~6_combout\,
	cout => \lcd_map|Add0~7\);

-- Location: FF_X2_Y18_N7
\lcd_map|count[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \lcd_map|Add0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd_map|count\(3));

-- Location: LCCOMB_X2_Y18_N8
\lcd_map|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_map|Add0~8_combout\ = (\lcd_map|count\(4) & (\lcd_map|Add0~7\ $ (GND))) # (!\lcd_map|count\(4) & (!\lcd_map|Add0~7\ & VCC))
-- \lcd_map|Add0~9\ = CARRY((\lcd_map|count\(4) & !\lcd_map|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \lcd_map|count\(4),
	datad => VCC,
	cin => \lcd_map|Add0~7\,
	combout => \lcd_map|Add0~8_combout\,
	cout => \lcd_map|Add0~9\);

-- Location: LCCOMB_X1_Y18_N6
\lcd_map|count~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_map|count~7_combout\ = (\lcd_map|Add0~8_combout\ & !\lcd_map|Equal0~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \lcd_map|Add0~8_combout\,
	datad => \lcd_map|Equal0~4_combout\,
	combout => \lcd_map|count~7_combout\);

-- Location: FF_X1_Y18_N7
\lcd_map|count[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \lcd_map|count~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd_map|count\(4));

-- Location: LCCOMB_X2_Y18_N10
\lcd_map|Add0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_map|Add0~10_combout\ = (\lcd_map|count\(5) & (!\lcd_map|Add0~9\)) # (!\lcd_map|count\(5) & ((\lcd_map|Add0~9\) # (GND)))
-- \lcd_map|Add0~11\ = CARRY((!\lcd_map|Add0~9\) # (!\lcd_map|count\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \lcd_map|count\(5),
	datad => VCC,
	cin => \lcd_map|Add0~9\,
	combout => \lcd_map|Add0~10_combout\,
	cout => \lcd_map|Add0~11\);

-- Location: FF_X2_Y18_N11
\lcd_map|count[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \lcd_map|Add0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd_map|count\(5));

-- Location: LCCOMB_X2_Y18_N12
\lcd_map|Add0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_map|Add0~12_combout\ = (\lcd_map|count\(6) & (\lcd_map|Add0~11\ $ (GND))) # (!\lcd_map|count\(6) & (!\lcd_map|Add0~11\ & VCC))
-- \lcd_map|Add0~13\ = CARRY((\lcd_map|count\(6) & !\lcd_map|Add0~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \lcd_map|count\(6),
	datad => VCC,
	cin => \lcd_map|Add0~11\,
	combout => \lcd_map|Add0~12_combout\,
	cout => \lcd_map|Add0~13\);

-- Location: LCCOMB_X1_Y18_N14
\lcd_map|count~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_map|count~6_combout\ = (\lcd_map|Add0~12_combout\ & !\lcd_map|Equal0~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \lcd_map|Add0~12_combout\,
	datad => \lcd_map|Equal0~4_combout\,
	combout => \lcd_map|count~6_combout\);

-- Location: FF_X1_Y18_N15
\lcd_map|count[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \lcd_map|count~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd_map|count\(6));

-- Location: LCCOMB_X2_Y18_N14
\lcd_map|Add0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_map|Add0~14_combout\ = (\lcd_map|count\(7) & (!\lcd_map|Add0~13\)) # (!\lcd_map|count\(7) & ((\lcd_map|Add0~13\) # (GND)))
-- \lcd_map|Add0~15\ = CARRY((!\lcd_map|Add0~13\) # (!\lcd_map|count\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \lcd_map|count\(7),
	datad => VCC,
	cin => \lcd_map|Add0~13\,
	combout => \lcd_map|Add0~14_combout\,
	cout => \lcd_map|Add0~15\);

-- Location: FF_X2_Y18_N15
\lcd_map|count[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \lcd_map|Add0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd_map|count\(7));

-- Location: LCCOMB_X2_Y18_N16
\lcd_map|Add0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_map|Add0~16_combout\ = (\lcd_map|count\(8) & (\lcd_map|Add0~15\ $ (GND))) # (!\lcd_map|count\(8) & (!\lcd_map|Add0~15\ & VCC))
-- \lcd_map|Add0~17\ = CARRY((\lcd_map|count\(8) & !\lcd_map|Add0~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \lcd_map|count\(8),
	datad => VCC,
	cin => \lcd_map|Add0~15\,
	combout => \lcd_map|Add0~16_combout\,
	cout => \lcd_map|Add0~17\);

-- Location: LCCOMB_X1_Y18_N24
\lcd_map|count~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_map|count~5_combout\ = (\lcd_map|Add0~16_combout\ & !\lcd_map|Equal0~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \lcd_map|Add0~16_combout\,
	datad => \lcd_map|Equal0~4_combout\,
	combout => \lcd_map|count~5_combout\);

-- Location: FF_X1_Y18_N25
\lcd_map|count[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \lcd_map|count~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd_map|count\(8));

-- Location: LCCOMB_X2_Y18_N18
\lcd_map|Add0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_map|Add0~18_combout\ = (\lcd_map|count\(9) & (!\lcd_map|Add0~17\)) # (!\lcd_map|count\(9) & ((\lcd_map|Add0~17\) # (GND)))
-- \lcd_map|Add0~19\ = CARRY((!\lcd_map|Add0~17\) # (!\lcd_map|count\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \lcd_map|count\(9),
	datad => VCC,
	cin => \lcd_map|Add0~17\,
	combout => \lcd_map|Add0~18_combout\,
	cout => \lcd_map|Add0~19\);

-- Location: LCCOMB_X1_Y18_N8
\lcd_map|count~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_map|count~4_combout\ = (\lcd_map|Add0~18_combout\ & !\lcd_map|Equal0~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \lcd_map|Add0~18_combout\,
	datad => \lcd_map|Equal0~4_combout\,
	combout => \lcd_map|count~4_combout\);

-- Location: FF_X1_Y18_N9
\lcd_map|count[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \lcd_map|count~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd_map|count\(9));

-- Location: LCCOMB_X2_Y18_N20
\lcd_map|Add0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_map|Add0~20_combout\ = (\lcd_map|count\(10) & (\lcd_map|Add0~19\ $ (GND))) # (!\lcd_map|count\(10) & (!\lcd_map|Add0~19\ & VCC))
-- \lcd_map|Add0~21\ = CARRY((\lcd_map|count\(10) & !\lcd_map|Add0~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \lcd_map|count\(10),
	datad => VCC,
	cin => \lcd_map|Add0~19\,
	combout => \lcd_map|Add0~20_combout\,
	cout => \lcd_map|Add0~21\);

-- Location: FF_X2_Y18_N21
\lcd_map|count[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \lcd_map|Add0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd_map|count\(10));

-- Location: LCCOMB_X2_Y18_N22
\lcd_map|Add0~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_map|Add0~22_combout\ = (\lcd_map|count\(11) & (!\lcd_map|Add0~21\)) # (!\lcd_map|count\(11) & ((\lcd_map|Add0~21\) # (GND)))
-- \lcd_map|Add0~23\ = CARRY((!\lcd_map|Add0~21\) # (!\lcd_map|count\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \lcd_map|count\(11),
	datad => VCC,
	cin => \lcd_map|Add0~21\,
	combout => \lcd_map|Add0~22_combout\,
	cout => \lcd_map|Add0~23\);

-- Location: FF_X2_Y18_N23
\lcd_map|count[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \lcd_map|Add0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd_map|count\(11));

-- Location: LCCOMB_X2_Y18_N24
\lcd_map|Add0~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_map|Add0~24_combout\ = (\lcd_map|count\(12) & (\lcd_map|Add0~23\ $ (GND))) # (!\lcd_map|count\(12) & (!\lcd_map|Add0~23\ & VCC))
-- \lcd_map|Add0~25\ = CARRY((\lcd_map|count\(12) & !\lcd_map|Add0~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \lcd_map|count\(12),
	datad => VCC,
	cin => \lcd_map|Add0~23\,
	combout => \lcd_map|Add0~24_combout\,
	cout => \lcd_map|Add0~25\);

-- Location: FF_X2_Y18_N25
\lcd_map|count[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \lcd_map|Add0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd_map|count\(12));

-- Location: LCCOMB_X2_Y18_N26
\lcd_map|Add0~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_map|Add0~26_combout\ = (\lcd_map|count\(13) & (!\lcd_map|Add0~25\)) # (!\lcd_map|count\(13) & ((\lcd_map|Add0~25\) # (GND)))
-- \lcd_map|Add0~27\ = CARRY((!\lcd_map|Add0~25\) # (!\lcd_map|count\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \lcd_map|count\(13),
	datad => VCC,
	cin => \lcd_map|Add0~25\,
	combout => \lcd_map|Add0~26_combout\,
	cout => \lcd_map|Add0~27\);

-- Location: LCCOMB_X1_Y18_N26
\lcd_map|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_map|Equal0~0_combout\ = (!\lcd_map|Add0~4_combout\ & (!\lcd_map|Add0~0_combout\ & (!\lcd_map|Add0~2_combout\ & !\lcd_map|Add0~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \lcd_map|Add0~4_combout\,
	datab => \lcd_map|Add0~0_combout\,
	datac => \lcd_map|Add0~2_combout\,
	datad => \lcd_map|Add0~6_combout\,
	combout => \lcd_map|Equal0~0_combout\);

-- Location: LCCOMB_X1_Y18_N20
\lcd_map|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_map|Equal0~1_combout\ = (!\lcd_map|Add0~10_combout\ & (\lcd_map|Add0~8_combout\ & (!\lcd_map|Add0~14_combout\ & \lcd_map|Add0~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \lcd_map|Add0~10_combout\,
	datab => \lcd_map|Add0~8_combout\,
	datac => \lcd_map|Add0~14_combout\,
	datad => \lcd_map|Add0~12_combout\,
	combout => \lcd_map|Equal0~1_combout\);

-- Location: LCCOMB_X1_Y18_N12
\lcd_map|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_map|Equal0~2_combout\ = (\lcd_map|Add0~16_combout\ & (\lcd_map|Add0~18_combout\ & (\lcd_map|Equal0~0_combout\ & \lcd_map|Equal0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \lcd_map|Add0~16_combout\,
	datab => \lcd_map|Add0~18_combout\,
	datac => \lcd_map|Equal0~0_combout\,
	datad => \lcd_map|Equal0~1_combout\,
	combout => \lcd_map|Equal0~2_combout\);

-- Location: LCCOMB_X1_Y18_N18
\lcd_map|Equal0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_map|Equal0~3_combout\ = (!\lcd_map|Add0~22_combout\ & (!\lcd_map|Add0~24_combout\ & (!\lcd_map|Add0~20_combout\ & \lcd_map|Equal0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \lcd_map|Add0~22_combout\,
	datab => \lcd_map|Add0~24_combout\,
	datac => \lcd_map|Add0~20_combout\,
	datad => \lcd_map|Equal0~2_combout\,
	combout => \lcd_map|Equal0~3_combout\);

-- Location: LCCOMB_X1_Y18_N28
\lcd_map|count~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_map|count~9_combout\ = (\lcd_map|Add0~30_combout\ & ((\lcd_map|Add0~26_combout\) # ((!\lcd_map|Equal0~3_combout\) # (!\lcd_map|Add0~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \lcd_map|Add0~26_combout\,
	datab => \lcd_map|Add0~28_combout\,
	datac => \lcd_map|Add0~30_combout\,
	datad => \lcd_map|Equal0~3_combout\,
	combout => \lcd_map|count~9_combout\);

-- Location: FF_X1_Y18_N29
\lcd_map|count[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \lcd_map|count~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd_map|count\(15));

-- Location: LCCOMB_X2_Y18_N28
\lcd_map|Add0~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_map|Add0~28_combout\ = (\lcd_map|count\(14) & (\lcd_map|Add0~27\ $ (GND))) # (!\lcd_map|count\(14) & (!\lcd_map|Add0~27\ & VCC))
-- \lcd_map|Add0~29\ = CARRY((\lcd_map|count\(14) & !\lcd_map|Add0~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \lcd_map|count\(14),
	datad => VCC,
	cin => \lcd_map|Add0~27\,
	combout => \lcd_map|Add0~28_combout\,
	cout => \lcd_map|Add0~29\);

-- Location: LCCOMB_X2_Y18_N30
\lcd_map|Add0~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_map|Add0~30_combout\ = \lcd_map|Add0~29\ $ (\lcd_map|count\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \lcd_map|count\(15),
	cin => \lcd_map|Add0~29\,
	combout => \lcd_map|Add0~30_combout\);

-- Location: LCCOMB_X1_Y18_N10
\lcd_map|count~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_map|count~8_combout\ = (\lcd_map|Add0~28_combout\ & ((\lcd_map|Add0~26_combout\) # ((!\lcd_map|Equal0~3_combout\) # (!\lcd_map|Add0~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \lcd_map|Add0~26_combout\,
	datab => \lcd_map|Add0~28_combout\,
	datac => \lcd_map|Add0~30_combout\,
	datad => \lcd_map|Equal0~3_combout\,
	combout => \lcd_map|count~8_combout\);

-- Location: FF_X1_Y18_N11
\lcd_map|count[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \lcd_map|count~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd_map|count\(14));

-- Location: LCCOMB_X1_Y18_N16
\lcd_map|Equal0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_map|Equal0~4_combout\ = (!\lcd_map|Add0~26_combout\ & (\lcd_map|Add0~28_combout\ & (\lcd_map|Add0~30_combout\ & \lcd_map|Equal0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \lcd_map|Add0~26_combout\,
	datab => \lcd_map|Add0~28_combout\,
	datac => \lcd_map|Add0~30_combout\,
	datad => \lcd_map|Equal0~3_combout\,
	combout => \lcd_map|Equal0~4_combout\);

-- Location: LCCOMB_X1_Y18_N22
\lcd_map|E~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_map|E~0_combout\ = \lcd_map|E~q\ $ (\lcd_map|Equal0~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \lcd_map|E~q\,
	datad => \lcd_map|Equal0~4_combout\,
	combout => \lcd_map|E~0_combout\);

-- Location: LCCOMB_X1_Y18_N30
\lcd_map|E~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_map|E~feeder_combout\ = \lcd_map|E~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \lcd_map|E~0_combout\,
	combout => \lcd_map|E~feeder_combout\);

-- Location: FF_X1_Y18_N31
\lcd_map|E\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \lcd_map|E~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd_map|E~q\);

-- Location: CLKCTRL_G0
\lcd_map|E~clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \lcd_map|E~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \lcd_map|E~clkctrl_outclk\);

-- Location: LCCOMB_X11_Y18_N18
\lcd_map|pr_state.FunctionSetl~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_map|pr_state.FunctionSetl~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \lcd_map|pr_state.FunctionSetl~feeder_combout\);

-- Location: FF_X11_Y18_N19
\lcd_map|pr_state.FunctionSetl\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \lcd_map|E~clkctrl_outclk\,
	d => \lcd_map|pr_state.FunctionSetl~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd_map|pr_state.FunctionSetl~q\);

-- Location: LCCOMB_X11_Y18_N2
\lcd_map|pr_state.FunctionSet2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_map|pr_state.FunctionSet2~0_combout\ = !\lcd_map|pr_state.FunctionSetl~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \lcd_map|pr_state.FunctionSetl~q\,
	combout => \lcd_map|pr_state.FunctionSet2~0_combout\);

-- Location: FF_X11_Y18_N3
\lcd_map|pr_state.FunctionSet2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \lcd_map|E~clkctrl_outclk\,
	d => \lcd_map|pr_state.FunctionSet2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd_map|pr_state.FunctionSet2~q\);

-- Location: LCCOMB_X11_Y18_N30
\lcd_map|pr_state.FunctionSet3~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_map|pr_state.FunctionSet3~feeder_combout\ = \lcd_map|pr_state.FunctionSet2~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \lcd_map|pr_state.FunctionSet2~q\,
	combout => \lcd_map|pr_state.FunctionSet3~feeder_combout\);

-- Location: FF_X11_Y18_N31
\lcd_map|pr_state.FunctionSet3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \lcd_map|E~clkctrl_outclk\,
	d => \lcd_map|pr_state.FunctionSet3~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd_map|pr_state.FunctionSet3~q\);

-- Location: FF_X11_Y18_N27
\lcd_map|pr_state.FunctionSet4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \lcd_map|E~clkctrl_outclk\,
	asdata => \lcd_map|pr_state.FunctionSet3~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd_map|pr_state.FunctionSet4~q\);

-- Location: FF_X11_Y18_N5
\lcd_map|pr_state.FunctionSet5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \lcd_map|E~clkctrl_outclk\,
	asdata => \lcd_map|pr_state.FunctionSet4~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd_map|pr_state.FunctionSet5~q\);

-- Location: FF_X11_Y18_N1
\lcd_map|pr_state.FunctionSet6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \lcd_map|E~clkctrl_outclk\,
	asdata => \lcd_map|pr_state.FunctionSet5~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd_map|pr_state.FunctionSet6~q\);

-- Location: LCCOMB_X12_Y18_N22
\lcd_map|pr_state.FunctionSet7~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_map|pr_state.FunctionSet7~feeder_combout\ = \lcd_map|pr_state.FunctionSet6~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \lcd_map|pr_state.FunctionSet6~q\,
	combout => \lcd_map|pr_state.FunctionSet7~feeder_combout\);

-- Location: FF_X12_Y18_N23
\lcd_map|pr_state.FunctionSet7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \lcd_map|E~clkctrl_outclk\,
	d => \lcd_map|pr_state.FunctionSet7~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd_map|pr_state.FunctionSet7~q\);

-- Location: FF_X12_Y18_N1
\lcd_map|pr_state.FunctionSet8\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \lcd_map|E~clkctrl_outclk\,
	asdata => \lcd_map|pr_state.FunctionSet7~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd_map|pr_state.FunctionSet8~q\);

-- Location: LCCOMB_X11_Y19_N28
\lcd_map|pr_state.FunctionSet9~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_map|pr_state.FunctionSet9~feeder_combout\ = \lcd_map|pr_state.FunctionSet8~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \lcd_map|pr_state.FunctionSet8~q\,
	combout => \lcd_map|pr_state.FunctionSet9~feeder_combout\);

-- Location: FF_X11_Y19_N29
\lcd_map|pr_state.FunctionSet9\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \lcd_map|E~clkctrl_outclk\,
	d => \lcd_map|pr_state.FunctionSet9~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd_map|pr_state.FunctionSet9~q\);

-- Location: LCCOMB_X12_Y19_N28
\lcd_map|pr_state.FunctionSet10~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_map|pr_state.FunctionSet10~feeder_combout\ = \lcd_map|pr_state.FunctionSet9~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \lcd_map|pr_state.FunctionSet9~q\,
	combout => \lcd_map|pr_state.FunctionSet10~feeder_combout\);

-- Location: FF_X12_Y19_N29
\lcd_map|pr_state.FunctionSet10\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \lcd_map|E~clkctrl_outclk\,
	d => \lcd_map|pr_state.FunctionSet10~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd_map|pr_state.FunctionSet10~q\);

-- Location: LCCOMB_X12_Y19_N14
\lcd_map|pr_state.FunctionSet11~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_map|pr_state.FunctionSet11~feeder_combout\ = \lcd_map|pr_state.FunctionSet10~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \lcd_map|pr_state.FunctionSet10~q\,
	combout => \lcd_map|pr_state.FunctionSet11~feeder_combout\);

-- Location: FF_X12_Y19_N15
\lcd_map|pr_state.FunctionSet11\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \lcd_map|E~clkctrl_outclk\,
	d => \lcd_map|pr_state.FunctionSet11~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd_map|pr_state.FunctionSet11~q\);

-- Location: FF_X12_Y19_N23
\lcd_map|pr_state.FunctionSet12\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \lcd_map|E~clkctrl_outclk\,
	asdata => \lcd_map|pr_state.FunctionSet11~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd_map|pr_state.FunctionSet12~q\);

-- Location: LCCOMB_X11_Y19_N18
\lcd_map|pr_state.FunctionSet13~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_map|pr_state.FunctionSet13~feeder_combout\ = \lcd_map|pr_state.FunctionSet12~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \lcd_map|pr_state.FunctionSet12~q\,
	combout => \lcd_map|pr_state.FunctionSet13~feeder_combout\);

-- Location: FF_X11_Y19_N19
\lcd_map|pr_state.FunctionSet13\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \lcd_map|E~clkctrl_outclk\,
	d => \lcd_map|pr_state.FunctionSet13~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd_map|pr_state.FunctionSet13~q\);

-- Location: LCCOMB_X12_Y19_N18
\lcd_map|pr_state.FunctionSet14~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_map|pr_state.FunctionSet14~feeder_combout\ = \lcd_map|pr_state.FunctionSet13~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \lcd_map|pr_state.FunctionSet13~q\,
	combout => \lcd_map|pr_state.FunctionSet14~feeder_combout\);

-- Location: FF_X12_Y19_N19
\lcd_map|pr_state.FunctionSet14\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \lcd_map|E~clkctrl_outclk\,
	d => \lcd_map|pr_state.FunctionSet14~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd_map|pr_state.FunctionSet14~q\);

-- Location: LCCOMB_X12_Y19_N4
\lcd_map|pr_state.FunctionSet15~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_map|pr_state.FunctionSet15~feeder_combout\ = \lcd_map|pr_state.FunctionSet14~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \lcd_map|pr_state.FunctionSet14~q\,
	combout => \lcd_map|pr_state.FunctionSet15~feeder_combout\);

-- Location: FF_X12_Y19_N5
\lcd_map|pr_state.FunctionSet15\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \lcd_map|E~clkctrl_outclk\,
	d => \lcd_map|pr_state.FunctionSet15~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd_map|pr_state.FunctionSet15~q\);

-- Location: FF_X12_Y19_N7
\lcd_map|pr_state.FunctionSet16\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \lcd_map|E~clkctrl_outclk\,
	asdata => \lcd_map|pr_state.FunctionSet15~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd_map|pr_state.FunctionSet16~q\);

-- Location: LCCOMB_X12_Y19_N20
\lcd_map|pr_state.FunctionSet17~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_map|pr_state.FunctionSet17~feeder_combout\ = \lcd_map|pr_state.FunctionSet16~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \lcd_map|pr_state.FunctionSet16~q\,
	combout => \lcd_map|pr_state.FunctionSet17~feeder_combout\);

-- Location: FF_X12_Y19_N21
\lcd_map|pr_state.FunctionSet17\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \lcd_map|E~clkctrl_outclk\,
	d => \lcd_map|pr_state.FunctionSet17~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd_map|pr_state.FunctionSet17~q\);

-- Location: LCCOMB_X12_Y19_N10
\lcd_map|pr_state.FunctionSet18~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_map|pr_state.FunctionSet18~feeder_combout\ = \lcd_map|pr_state.FunctionSet17~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \lcd_map|pr_state.FunctionSet17~q\,
	combout => \lcd_map|pr_state.FunctionSet18~feeder_combout\);

-- Location: FF_X12_Y19_N11
\lcd_map|pr_state.FunctionSet18\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \lcd_map|E~clkctrl_outclk\,
	d => \lcd_map|pr_state.FunctionSet18~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd_map|pr_state.FunctionSet18~q\);

-- Location: LCCOMB_X12_Y19_N2
\lcd_map|pr_state.FunctionSet19~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_map|pr_state.FunctionSet19~feeder_combout\ = \lcd_map|pr_state.FunctionSet18~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \lcd_map|pr_state.FunctionSet18~q\,
	combout => \lcd_map|pr_state.FunctionSet19~feeder_combout\);

-- Location: FF_X12_Y19_N3
\lcd_map|pr_state.FunctionSet19\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \lcd_map|E~clkctrl_outclk\,
	d => \lcd_map|pr_state.FunctionSet19~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd_map|pr_state.FunctionSet19~q\);

-- Location: FF_X12_Y19_N13
\lcd_map|pr_state.FunctionSet20\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \lcd_map|E~clkctrl_outclk\,
	asdata => \lcd_map|pr_state.FunctionSet19~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd_map|pr_state.FunctionSet20~q\);

-- Location: LCCOMB_X12_Y19_N16
\lcd_map|pr_state.FunctionSet21~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_map|pr_state.FunctionSet21~feeder_combout\ = \lcd_map|pr_state.FunctionSet20~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \lcd_map|pr_state.FunctionSet20~q\,
	combout => \lcd_map|pr_state.FunctionSet21~feeder_combout\);

-- Location: FF_X12_Y19_N17
\lcd_map|pr_state.FunctionSet21\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \lcd_map|E~clkctrl_outclk\,
	d => \lcd_map|pr_state.FunctionSet21~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd_map|pr_state.FunctionSet21~q\);

-- Location: LCCOMB_X12_Y19_N26
\lcd_map|pr_state.FunctionSet22~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_map|pr_state.FunctionSet22~feeder_combout\ = \lcd_map|pr_state.FunctionSet21~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \lcd_map|pr_state.FunctionSet21~q\,
	combout => \lcd_map|pr_state.FunctionSet22~feeder_combout\);

-- Location: FF_X12_Y19_N27
\lcd_map|pr_state.FunctionSet22\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \lcd_map|E~clkctrl_outclk\,
	d => \lcd_map|pr_state.FunctionSet22~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd_map|pr_state.FunctionSet22~q\);

-- Location: LCCOMB_X12_Y19_N30
\lcd_map|pr_state.FunctionSet23~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_map|pr_state.FunctionSet23~feeder_combout\ = \lcd_map|pr_state.FunctionSet22~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \lcd_map|pr_state.FunctionSet22~q\,
	combout => \lcd_map|pr_state.FunctionSet23~feeder_combout\);

-- Location: FF_X12_Y19_N31
\lcd_map|pr_state.FunctionSet23\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \lcd_map|E~clkctrl_outclk\,
	d => \lcd_map|pr_state.FunctionSet23~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd_map|pr_state.FunctionSet23~q\);

-- Location: FF_X12_Y19_N25
\lcd_map|pr_state.FunctionSet24\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \lcd_map|E~clkctrl_outclk\,
	asdata => \lcd_map|pr_state.FunctionSet23~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd_map|pr_state.FunctionSet24~q\);

-- Location: LCCOMB_X12_Y19_N0
\lcd_map|pr_state.FunctionSet25~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_map|pr_state.FunctionSet25~feeder_combout\ = \lcd_map|pr_state.FunctionSet24~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \lcd_map|pr_state.FunctionSet24~q\,
	combout => \lcd_map|pr_state.FunctionSet25~feeder_combout\);

-- Location: FF_X12_Y19_N1
\lcd_map|pr_state.FunctionSet25\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \lcd_map|E~clkctrl_outclk\,
	d => \lcd_map|pr_state.FunctionSet25~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd_map|pr_state.FunctionSet25~q\);

-- Location: FF_X11_Y19_N25
\lcd_map|pr_state.FunctionSet26\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \lcd_map|E~clkctrl_outclk\,
	asdata => \lcd_map|pr_state.FunctionSet25~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd_map|pr_state.FunctionSet26~q\);

-- Location: LCCOMB_X11_Y19_N30
\lcd_map|pr_state.FunctionSet27~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_map|pr_state.FunctionSet27~feeder_combout\ = \lcd_map|pr_state.FunctionSet26~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \lcd_map|pr_state.FunctionSet26~q\,
	combout => \lcd_map|pr_state.FunctionSet27~feeder_combout\);

-- Location: FF_X11_Y19_N31
\lcd_map|pr_state.FunctionSet27\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \lcd_map|E~clkctrl_outclk\,
	d => \lcd_map|pr_state.FunctionSet27~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd_map|pr_state.FunctionSet27~q\);

-- Location: LCCOMB_X12_Y18_N24
\lcd_map|pr_state.ClearDisplay~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_map|pr_state.ClearDisplay~feeder_combout\ = \lcd_map|pr_state.FunctionSet27~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \lcd_map|pr_state.FunctionSet27~q\,
	combout => \lcd_map|pr_state.ClearDisplay~feeder_combout\);

-- Location: FF_X12_Y18_N25
\lcd_map|pr_state.ClearDisplay\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \lcd_map|E~clkctrl_outclk\,
	d => \lcd_map|pr_state.ClearDisplay~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd_map|pr_state.ClearDisplay~q\);

-- Location: LCCOMB_X12_Y18_N14
\lcd_map|pr_state.DisplayControl~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_map|pr_state.DisplayControl~feeder_combout\ = \lcd_map|pr_state.ClearDisplay~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \lcd_map|pr_state.ClearDisplay~q\,
	combout => \lcd_map|pr_state.DisplayControl~feeder_combout\);

-- Location: FF_X12_Y18_N15
\lcd_map|pr_state.DisplayControl\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \lcd_map|E~clkctrl_outclk\,
	d => \lcd_map|pr_state.DisplayControl~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd_map|pr_state.DisplayControl~q\);

-- Location: FF_X11_Y18_N7
\lcd_map|pr_state.EntryMode\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \lcd_map|E~clkctrl_outclk\,
	asdata => \lcd_map|pr_state.DisplayControl~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd_map|pr_state.EntryMode~q\);

-- Location: LCCOMB_X13_Y18_N0
\lcd_map|pr_state.WriteData24~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_map|pr_state.WriteData24~feeder_combout\ = \lcd_map|pr_state.WriteData23~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \lcd_map|pr_state.WriteData23~q\,
	combout => \lcd_map|pr_state.WriteData24~feeder_combout\);

-- Location: FF_X13_Y18_N1
\lcd_map|pr_state.WriteData24\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \lcd_map|E~clkctrl_outclk\,
	d => \lcd_map|pr_state.WriteData24~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd_map|pr_state.WriteData24~q\);

-- Location: FF_X12_Y18_N31
\lcd_map|pr_state.WriteData25\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \lcd_map|E~clkctrl_outclk\,
	asdata => \lcd_map|pr_state.WriteData24~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd_map|pr_state.WriteData25~q\);

-- Location: FF_X12_Y18_N19
\lcd_map|pr_state.WriteData26\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \lcd_map|E~clkctrl_outclk\,
	asdata => \lcd_map|pr_state.WriteData25~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd_map|pr_state.WriteData26~q\);

-- Location: LCCOMB_X12_Y18_N20
\lcd_map|pr_state.WriteData27~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_map|pr_state.WriteData27~feeder_combout\ = \lcd_map|pr_state.WriteData26~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \lcd_map|pr_state.WriteData26~q\,
	combout => \lcd_map|pr_state.WriteData27~feeder_combout\);

-- Location: FF_X12_Y18_N21
\lcd_map|pr_state.WriteData27\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \lcd_map|E~clkctrl_outclk\,
	d => \lcd_map|pr_state.WriteData27~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd_map|pr_state.WriteData27~q\);

-- Location: FF_X11_Y18_N21
\lcd_map|pr_state.ReturnHome\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \lcd_map|E~clkctrl_outclk\,
	asdata => \lcd_map|pr_state.WriteData27~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd_map|pr_state.ReturnHome~q\);

-- Location: LCCOMB_X12_Y18_N10
\lcd_map|nx_state.WriteDatal\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_map|nx_state.WriteDatal~combout\ = (\lcd_map|pr_state.EntryMode~q\) # (\lcd_map|pr_state.ReturnHome~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \lcd_map|pr_state.EntryMode~q\,
	datad => \lcd_map|pr_state.ReturnHome~q\,
	combout => \lcd_map|nx_state.WriteDatal~combout\);

-- Location: FF_X12_Y18_N11
\lcd_map|pr_state.WriteDatal\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \lcd_map|E~clkctrl_outclk\,
	d => \lcd_map|nx_state.WriteDatal~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd_map|pr_state.WriteDatal~q\);

-- Location: LCCOMB_X14_Y18_N28
\lcd_map|pr_state.SetAddress1~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_map|pr_state.SetAddress1~feeder_combout\ = \lcd_map|pr_state.WriteDatal~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \lcd_map|pr_state.WriteDatal~q\,
	combout => \lcd_map|pr_state.SetAddress1~feeder_combout\);

-- Location: FF_X14_Y18_N29
\lcd_map|pr_state.SetAddress1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \lcd_map|E~clkctrl_outclk\,
	d => \lcd_map|pr_state.SetAddress1~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd_map|pr_state.SetAddress1~q\);

-- Location: LCCOMB_X14_Y18_N16
\lcd_map|pr_state.WriteData2~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_map|pr_state.WriteData2~feeder_combout\ = \lcd_map|pr_state.SetAddress1~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \lcd_map|pr_state.SetAddress1~q\,
	combout => \lcd_map|pr_state.WriteData2~feeder_combout\);

-- Location: FF_X14_Y18_N17
\lcd_map|pr_state.WriteData2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \lcd_map|E~clkctrl_outclk\,
	d => \lcd_map|pr_state.WriteData2~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd_map|pr_state.WriteData2~q\);

-- Location: LCCOMB_X14_Y18_N26
\lcd_map|pr_state.WriteData3~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_map|pr_state.WriteData3~feeder_combout\ = \lcd_map|pr_state.WriteData2~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \lcd_map|pr_state.WriteData2~q\,
	combout => \lcd_map|pr_state.WriteData3~feeder_combout\);

-- Location: FF_X14_Y18_N27
\lcd_map|pr_state.WriteData3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \lcd_map|E~clkctrl_outclk\,
	d => \lcd_map|pr_state.WriteData3~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd_map|pr_state.WriteData3~q\);

-- Location: LCCOMB_X14_Y18_N6
\lcd_map|pr_state.WriteData4~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_map|pr_state.WriteData4~feeder_combout\ = \lcd_map|pr_state.WriteData3~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \lcd_map|pr_state.WriteData3~q\,
	combout => \lcd_map|pr_state.WriteData4~feeder_combout\);

-- Location: FF_X14_Y18_N7
\lcd_map|pr_state.WriteData4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \lcd_map|E~clkctrl_outclk\,
	d => \lcd_map|pr_state.WriteData4~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd_map|pr_state.WriteData4~q\);

-- Location: LCCOMB_X13_Y18_N16
\lcd_map|pr_state.WriteData5~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_map|pr_state.WriteData5~feeder_combout\ = \lcd_map|pr_state.WriteData4~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \lcd_map|pr_state.WriteData4~q\,
	combout => \lcd_map|pr_state.WriteData5~feeder_combout\);

-- Location: FF_X13_Y18_N17
\lcd_map|pr_state.WriteData5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \lcd_map|E~clkctrl_outclk\,
	d => \lcd_map|pr_state.WriteData5~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd_map|pr_state.WriteData5~q\);

-- Location: LCCOMB_X13_Y18_N4
\lcd_map|pr_state.WriteData6~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_map|pr_state.WriteData6~feeder_combout\ = \lcd_map|pr_state.WriteData5~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \lcd_map|pr_state.WriteData5~q\,
	combout => \lcd_map|pr_state.WriteData6~feeder_combout\);

-- Location: FF_X13_Y18_N5
\lcd_map|pr_state.WriteData6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \lcd_map|E~clkctrl_outclk\,
	d => \lcd_map|pr_state.WriteData6~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd_map|pr_state.WriteData6~q\);

-- Location: LCCOMB_X12_Y18_N28
\lcd_map|pr_state.WriteData7~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_map|pr_state.WriteData7~feeder_combout\ = \lcd_map|pr_state.WriteData6~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \lcd_map|pr_state.WriteData6~q\,
	combout => \lcd_map|pr_state.WriteData7~feeder_combout\);

-- Location: FF_X12_Y18_N29
\lcd_map|pr_state.WriteData7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \lcd_map|E~clkctrl_outclk\,
	d => \lcd_map|pr_state.WriteData7~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd_map|pr_state.WriteData7~q\);

-- Location: FF_X11_Y18_N17
\lcd_map|pr_state.WriteData8\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \lcd_map|E~clkctrl_outclk\,
	asdata => \lcd_map|pr_state.WriteData7~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd_map|pr_state.WriteData8~q\);

-- Location: LCCOMB_X11_Y18_N12
\lcd_map|pr_state.WriteData9~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_map|pr_state.WriteData9~feeder_combout\ = \lcd_map|pr_state.WriteData8~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \lcd_map|pr_state.WriteData8~q\,
	combout => \lcd_map|pr_state.WriteData9~feeder_combout\);

-- Location: FF_X11_Y18_N13
\lcd_map|pr_state.WriteData9\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \lcd_map|E~clkctrl_outclk\,
	d => \lcd_map|pr_state.WriteData9~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd_map|pr_state.WriteData9~q\);

-- Location: FF_X10_Y18_N19
\lcd_map|pr_state.WriteData10\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \lcd_map|E~clkctrl_outclk\,
	asdata => \lcd_map|pr_state.WriteData9~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd_map|pr_state.WriteData10~q\);

-- Location: LCCOMB_X10_Y18_N22
\lcd_map|pr_state.WriteData11~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_map|pr_state.WriteData11~feeder_combout\ = \lcd_map|pr_state.WriteData10~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \lcd_map|pr_state.WriteData10~q\,
	combout => \lcd_map|pr_state.WriteData11~feeder_combout\);

-- Location: FF_X10_Y18_N23
\lcd_map|pr_state.WriteData11\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \lcd_map|E~clkctrl_outclk\,
	d => \lcd_map|pr_state.WriteData11~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd_map|pr_state.WriteData11~q\);

-- Location: FF_X10_Y18_N9
\lcd_map|pr_state.WriteData12\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \lcd_map|E~clkctrl_outclk\,
	asdata => \lcd_map|pr_state.WriteData11~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd_map|pr_state.WriteData12~q\);

-- Location: FF_X10_Y18_N21
\lcd_map|pr_state.WriteData13\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \lcd_map|E~clkctrl_outclk\,
	asdata => \lcd_map|pr_state.WriteData12~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd_map|pr_state.WriteData13~q\);

-- Location: FF_X11_Y18_N11
\lcd_map|pr_state.WriteData14\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \lcd_map|E~clkctrl_outclk\,
	asdata => \lcd_map|pr_state.WriteData13~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd_map|pr_state.WriteData14~q\);

-- Location: FF_X10_Y18_N27
\lcd_map|pr_state.SetAddress\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \lcd_map|E~clkctrl_outclk\,
	asdata => \lcd_map|pr_state.WriteData14~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd_map|pr_state.SetAddress~q\);

-- Location: FF_X12_Y18_N5
\lcd_map|pr_state.WriteData15\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \lcd_map|E~clkctrl_outclk\,
	asdata => \lcd_map|pr_state.SetAddress~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd_map|pr_state.WriteData15~q\);

-- Location: FF_X12_Y18_N7
\lcd_map|pr_state.WriteData16\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \lcd_map|E~clkctrl_outclk\,
	asdata => \lcd_map|pr_state.WriteData15~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd_map|pr_state.WriteData16~q\);

-- Location: LCCOMB_X12_Y18_N8
\lcd_map|pr_state.WriteData17~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_map|pr_state.WriteData17~feeder_combout\ = \lcd_map|pr_state.WriteData16~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \lcd_map|pr_state.WriteData16~q\,
	combout => \lcd_map|pr_state.WriteData17~feeder_combout\);

-- Location: FF_X12_Y18_N9
\lcd_map|pr_state.WriteData17\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \lcd_map|E~clkctrl_outclk\,
	d => \lcd_map|pr_state.WriteData17~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd_map|pr_state.WriteData17~q\);

-- Location: FF_X11_Y18_N9
\lcd_map|pr_state.WriteData18\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \lcd_map|E~clkctrl_outclk\,
	asdata => \lcd_map|pr_state.WriteData17~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd_map|pr_state.WriteData18~q\);

-- Location: FF_X11_Y18_N15
\lcd_map|pr_state.WriteData19\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \lcd_map|E~clkctrl_outclk\,
	asdata => \lcd_map|pr_state.WriteData18~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd_map|pr_state.WriteData19~q\);

-- Location: FF_X10_Y18_N31
\lcd_map|pr_state.WriteData20\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \lcd_map|E~clkctrl_outclk\,
	asdata => \lcd_map|pr_state.WriteData19~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd_map|pr_state.WriteData20~q\);

-- Location: FF_X10_Y18_N29
\lcd_map|pr_state.WriteData21\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \lcd_map|E~clkctrl_outclk\,
	asdata => \lcd_map|pr_state.WriteData20~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd_map|pr_state.WriteData21~q\);

-- Location: LCCOMB_X13_Y18_N24
\lcd_map|pr_state.WriteData22~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_map|pr_state.WriteData22~feeder_combout\ = \lcd_map|pr_state.WriteData21~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \lcd_map|pr_state.WriteData21~q\,
	combout => \lcd_map|pr_state.WriteData22~feeder_combout\);

-- Location: FF_X13_Y18_N25
\lcd_map|pr_state.WriteData22\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \lcd_map|E~clkctrl_outclk\,
	d => \lcd_map|pr_state.WriteData22~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd_map|pr_state.WriteData22~q\);

-- Location: LCCOMB_X13_Y18_N6
\lcd_map|pr_state.WriteData23~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_map|pr_state.WriteData23~feeder_combout\ = \lcd_map|pr_state.WriteData22~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \lcd_map|pr_state.WriteData22~q\,
	combout => \lcd_map|pr_state.WriteData23~feeder_combout\);

-- Location: FF_X13_Y18_N7
\lcd_map|pr_state.WriteData23\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \lcd_map|E~clkctrl_outclk\,
	d => \lcd_map|pr_state.WriteData23~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd_map|pr_state.WriteData23~q\);

-- Location: LCCOMB_X13_Y18_N10
\lcd_map|Selector1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_map|Selector1~0_combout\ = (!\lcd_map|pr_state.WriteData23~q\ & (!\lcd_map|pr_state.WriteData21~q\ & (!\lcd_map|pr_state.WriteData24~q\ & !\lcd_map|pr_state.WriteData22~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \lcd_map|pr_state.WriteData23~q\,
	datab => \lcd_map|pr_state.WriteData21~q\,
	datac => \lcd_map|pr_state.WriteData24~q\,
	datad => \lcd_map|pr_state.WriteData22~q\,
	combout => \lcd_map|Selector1~0_combout\);

-- Location: LCCOMB_X10_Y18_N26
\lcd_map|WideOr5~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_map|WideOr5~1_combout\ = (!\lcd_map|pr_state.WriteData18~q\ & !\lcd_map|pr_state.WriteData9~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \lcd_map|pr_state.WriteData18~q\,
	datad => \lcd_map|pr_state.WriteData9~q\,
	combout => \lcd_map|WideOr5~1_combout\);

-- Location: LCCOMB_X10_Y18_N20
\lcd_map|WideOr9~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_map|WideOr9~0_combout\ = (!\lcd_map|pr_state.WriteData8~q\ & (!\lcd_map|pr_state.WriteData7~q\ & (!\lcd_map|pr_state.WriteData13~q\ & !\lcd_map|pr_state.WriteData10~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \lcd_map|pr_state.WriteData8~q\,
	datab => \lcd_map|pr_state.WriteData7~q\,
	datac => \lcd_map|pr_state.WriteData13~q\,
	datad => \lcd_map|pr_state.WriteData10~q\,
	combout => \lcd_map|WideOr9~0_combout\);

-- Location: LCCOMB_X13_Y18_N22
\lcd_map|WideOr13~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_map|WideOr13~0_combout\ = (!\lcd_map|pr_state.WriteData5~q\ & (!\lcd_map|pr_state.WriteData11~q\ & !\lcd_map|pr_state.WriteData3~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \lcd_map|pr_state.WriteData5~q\,
	datac => \lcd_map|pr_state.WriteData11~q\,
	datad => \lcd_map|pr_state.WriteData3~q\,
	combout => \lcd_map|WideOr13~0_combout\);

-- Location: LCCOMB_X11_Y18_N8
\lcd_map|WideOr5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_map|WideOr5~0_combout\ = (\lcd_map|WideOr13~0_combout\ & (!\lcd_map|pr_state.WriteData2~q\ & (!\lcd_map|pr_state.WriteData17~q\ & !\lcd_map|pr_state.WriteData14~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \lcd_map|WideOr13~0_combout\,
	datab => \lcd_map|pr_state.WriteData2~q\,
	datac => \lcd_map|pr_state.WriteData17~q\,
	datad => \lcd_map|pr_state.WriteData14~q\,
	combout => \lcd_map|WideOr5~0_combout\);

-- Location: LCCOMB_X10_Y18_N10
\lcd_map|WideOr5~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_map|WideOr5~2_combout\ = (\lcd_map|WideOr5~1_combout\ & (\lcd_map|WideOr9~0_combout\ & (\lcd_map|WideOr5~0_combout\ & !\lcd_map|pr_state.WriteData25~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \lcd_map|WideOr5~1_combout\,
	datab => \lcd_map|WideOr9~0_combout\,
	datac => \lcd_map|WideOr5~0_combout\,
	datad => \lcd_map|pr_state.WriteData25~q\,
	combout => \lcd_map|WideOr5~2_combout\);

-- Location: LCCOMB_X12_Y18_N18
\lcd_map|WideOr5~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_map|WideOr5~3_combout\ = (!\lcd_map|pr_state.WriteData16~q\ & (!\lcd_map|pr_state.WriteData15~q\ & (!\lcd_map|pr_state.WriteData26~q\ & !\lcd_map|pr_state.WriteData4~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \lcd_map|pr_state.WriteData16~q\,
	datab => \lcd_map|pr_state.WriteData15~q\,
	datac => \lcd_map|pr_state.WriteData26~q\,
	datad => \lcd_map|pr_state.WriteData4~q\,
	combout => \lcd_map|WideOr5~3_combout\);

-- Location: LCCOMB_X12_Y18_N30
\lcd_map|WideOr5~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_map|WideOr5~4_combout\ = (\lcd_map|WideOr5~2_combout\ & \lcd_map|WideOr5~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \lcd_map|WideOr5~2_combout\,
	datad => \lcd_map|WideOr5~3_combout\,
	combout => \lcd_map|WideOr5~4_combout\);

-- Location: LCCOMB_X10_Y18_N30
\lcd_map|WideOr9~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_map|WideOr9~1_combout\ = (!\lcd_map|pr_state.WriteData6~q\ & (!\lcd_map|pr_state.WriteData12~q\ & (!\lcd_map|pr_state.WriteData20~q\ & !\lcd_map|pr_state.WriteDatal~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \lcd_map|pr_state.WriteData6~q\,
	datab => \lcd_map|pr_state.WriteData12~q\,
	datac => \lcd_map|pr_state.WriteData20~q\,
	datad => \lcd_map|pr_state.WriteDatal~q\,
	combout => \lcd_map|WideOr9~1_combout\);

-- Location: LCCOMB_X10_Y18_N8
\lcd_map|WideOr0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_map|WideOr0~0_combout\ = (!\lcd_map|pr_state.WriteData19~q\ & !\lcd_map|pr_state.WriteData27~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \lcd_map|pr_state.WriteData19~q\,
	datad => \lcd_map|pr_state.WriteData27~q\,
	combout => \lcd_map|WideOr0~0_combout\);

-- Location: LCCOMB_X14_Y18_N0
\lcd_map|WideOr0\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_map|WideOr0~combout\ = (((!\lcd_map|WideOr0~0_combout\) # (!\lcd_map|WideOr9~1_combout\)) # (!\lcd_map|WideOr5~4_combout\)) # (!\lcd_map|Selector1~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \lcd_map|Selector1~0_combout\,
	datab => \lcd_map|WideOr5~4_combout\,
	datac => \lcd_map|WideOr9~1_combout\,
	datad => \lcd_map|WideOr0~0_combout\,
	combout => \lcd_map|WideOr0~combout\);

-- Location: LCCOMB_X18_Y13_N26
\cont|clock2Hz|Add0~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Add0~58_combout\ = (\cont|clock2Hz|cont\(29) & (!\cont|clock2Hz|Add0~57\)) # (!\cont|clock2Hz|cont\(29) & ((\cont|clock2Hz|Add0~57\) # (GND)))
-- \cont|clock2Hz|Add0~59\ = CARRY((!\cont|clock2Hz|Add0~57\) # (!\cont|clock2Hz|cont\(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|cont\(29),
	datad => VCC,
	cin => \cont|clock2Hz|Add0~57\,
	combout => \cont|clock2Hz|Add0~58_combout\,
	cout => \cont|clock2Hz|Add0~59\);

-- Location: LCCOMB_X18_Y13_N28
\cont|clock2Hz|Add0~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Add0~60_combout\ = (\cont|clock2Hz|cont\(30) & (\cont|clock2Hz|Add0~59\ $ (GND))) # (!\cont|clock2Hz|cont\(30) & (!\cont|clock2Hz|Add0~59\ & VCC))
-- \cont|clock2Hz|Add0~61\ = CARRY((\cont|clock2Hz|cont\(30) & !\cont|clock2Hz|Add0~59\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cont|clock2Hz|cont\(30),
	datad => VCC,
	cin => \cont|clock2Hz|Add0~59\,
	combout => \cont|clock2Hz|Add0~60_combout\,
	cout => \cont|clock2Hz|Add0~61\);

-- Location: LCCOMB_X19_Y13_N6
\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~17_combout\ = \cont|clock2Hz|Add0~56_combout\ $ (\cont|clock2Hz|Add0~62_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cont|clock2Hz|Add0~56_combout\,
	datad => \cont|clock2Hz|Add0~62_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~17_combout\);

-- Location: LCCOMB_X19_Y13_N14
\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~15_combout\ = \cont|clock2Hz|Add0~62_combout\ $ (\cont|clock2Hz|Add0~52_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cont|clock2Hz|Add0~62_combout\,
	datad => \cont|clock2Hz|Add0~52_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~15_combout\);

-- Location: LCCOMB_X18_Y11_N8
\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~12_combout\ = \cont|clock2Hz|Add0~62_combout\ $ (\cont|clock2Hz|Add0~46_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Add0~62_combout\,
	datad => \cont|clock2Hz|Add0~46_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~12_combout\);

-- Location: LCCOMB_X18_Y11_N24
\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~14_combout\ = \cont|clock2Hz|Add0~62_combout\ $ (\cont|clock2Hz|Add0~50_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Add0~62_combout\,
	datad => \cont|clock2Hz|Add0~50_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~14_combout\);

-- Location: LCCOMB_X18_Y11_N26
\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~13_combout\ = \cont|clock2Hz|Add0~62_combout\ $ (\cont|clock2Hz|Add0~48_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Add0~62_combout\,
	datad => \cont|clock2Hz|Add0~48_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~13_combout\);

-- Location: LCCOMB_X18_Y11_N12
\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~10_combout\ = \cont|clock2Hz|Add0~62_combout\ $ (\cont|clock2Hz|Add0~42_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Add0~62_combout\,
	datad => \cont|clock2Hz|Add0~42_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~10_combout\);

-- Location: LCCOMB_X18_Y11_N30
\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~11_combout\ = \cont|clock2Hz|Add0~62_combout\ $ (\cont|clock2Hz|Add0~44_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Add0~62_combout\,
	datad => \cont|clock2Hz|Add0~44_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~11_combout\);

-- Location: LCCOMB_X17_Y11_N24
\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~9_combout\ = \cont|clock2Hz|Add0~62_combout\ $ (\cont|clock2Hz|Add0~40_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Add0~62_combout\,
	datad => \cont|clock2Hz|Add0~40_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~9_combout\);

-- Location: LCCOMB_X18_Y12_N12
\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~6_combout\ = \cont|clock2Hz|Add0~34_combout\ $ (\cont|clock2Hz|Add0~62_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add0~34_combout\,
	datac => \cont|clock2Hz|Add0~62_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~6_combout\);

-- Location: LCCOMB_X18_Y12_N0
\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~8_combout\ = \cont|clock2Hz|Add0~38_combout\ $ (\cont|clock2Hz|Add0~62_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add0~38_combout\,
	datac => \cont|clock2Hz|Add0~62_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~8_combout\);

-- Location: LCCOMB_X18_Y12_N26
\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~7_combout\ = \cont|clock2Hz|Add0~62_combout\ $ (\cont|clock2Hz|Add0~36_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Add0~62_combout\,
	datad => \cont|clock2Hz|Add0~36_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~7_combout\);

-- Location: LCCOMB_X18_Y12_N30
\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~4_combout\ = \cont|clock2Hz|Add0~30_combout\ $ (\cont|clock2Hz|Add0~62_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add0~30_combout\,
	datac => \cont|clock2Hz|Add0~62_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~4_combout\);

-- Location: LCCOMB_X18_Y12_N20
\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~3_combout\ = \cont|clock2Hz|Add0~62_combout\ $ (\cont|clock2Hz|Add0~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Add0~62_combout\,
	datad => \cont|clock2Hz|Add0~28_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~3_combout\);

-- Location: LCCOMB_X18_Y12_N8
\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~5_combout\ = \cont|clock2Hz|Add0~62_combout\ $ (\cont|clock2Hz|Add0~32_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Add0~62_combout\,
	datad => \cont|clock2Hz|Add0~32_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~5_combout\);

-- Location: LCCOMB_X17_Y12_N8
\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~2_combout\ = \cont|clock2Hz|Add0~62_combout\ $ (\cont|clock2Hz|Add0~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Add0~62_combout\,
	datad => \cont|clock2Hz|Add0~26_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~2_combout\);

-- Location: LCCOMB_X17_Y12_N0
\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~0_combout\ = \cont|clock2Hz|Add0~62_combout\ $ (\cont|clock2Hz|Add0~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Add0~62_combout\,
	datad => \cont|clock2Hz|Add0~22_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~0_combout\);

-- Location: LCCOMB_X17_Y12_N26
\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~1_combout\ = \cont|clock2Hz|Add0~62_combout\ $ (\cont|clock2Hz|Add0~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Add0~62_combout\,
	datad => \cont|clock2Hz|Add0~24_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~1_combout\);

-- Location: LCCOMB_X18_Y14_N0
\cont|clock2Hz|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Add0~0_combout\ = \cont|clock2Hz|cont\(0) $ (VCC)
-- \cont|clock2Hz|Add0~1\ = CARRY(\cont|clock2Hz|cont\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|cont\(0),
	datad => VCC,
	combout => \cont|clock2Hz|Add0~0_combout\,
	cout => \cont|clock2Hz|Add0~1\);

-- Location: LCCOMB_X18_Y10_N4
\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~58_combout\ = (!\cont|clock2Hz|Add0~0_combout\ & (!\cont|clock2Hz|Add0~2_combout\ & !\cont|clock2Hz|Add0~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cont|clock2Hz|Add0~0_combout\,
	datac => \cont|clock2Hz|Add0~2_combout\,
	datad => \cont|clock2Hz|Add0~4_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~58_combout\);

-- Location: LCCOMB_X18_Y10_N10
\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~59_combout\ = (!\cont|clock2Hz|Add0~8_combout\ & (!\cont|clock2Hz|Add0~6_combout\ & (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~58_combout\ & 
-- \cont|clock2Hz|Add0~62_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add0~8_combout\,
	datab => \cont|clock2Hz|Add0~6_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~58_combout\,
	datad => \cont|clock2Hz|Add0~62_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~59_combout\);

-- Location: LCCOMB_X18_Y10_N16
\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[6]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[6]~60_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~59_combout\ & ((\cont|clock2Hz|Add0~62_combout\ & (!\cont|clock2Hz|Add0~12_combout\ & 
-- !\cont|clock2Hz|Add0~10_combout\)) # (!\cont|clock2Hz|Add0~62_combout\ & (\cont|clock2Hz|Add0~12_combout\ & \cont|clock2Hz|Add0~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add0~62_combout\,
	datab => \cont|clock2Hz|Add0~12_combout\,
	datac => \cont|clock2Hz|Add0~10_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~59_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[6]~60_combout\);

-- Location: LCCOMB_X17_Y12_N20
\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[8]~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[8]~61_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[6]~60_combout\ & ((\cont|clock2Hz|Add0~14_combout\ & (\cont|clock2Hz|Add0~16_combout\ & 
-- !\cont|clock2Hz|Add0~62_combout\)) # (!\cont|clock2Hz|Add0~14_combout\ & (!\cont|clock2Hz|Add0~16_combout\ & \cont|clock2Hz|Add0~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add0~14_combout\,
	datab => \cont|clock2Hz|Add0~16_combout\,
	datac => \cont|clock2Hz|Add0~62_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[6]~60_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[8]~61_combout\);

-- Location: LCCOMB_X17_Y12_N6
\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[10]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[10]~62_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[8]~61_combout\ & ((\cont|clock2Hz|Add0~18_combout\ & (!\cont|clock2Hz|Add0~62_combout\ & 
-- \cont|clock2Hz|Add0~20_combout\)) # (!\cont|clock2Hz|Add0~18_combout\ & (\cont|clock2Hz|Add0~62_combout\ & !\cont|clock2Hz|Add0~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add0~18_combout\,
	datab => \cont|clock2Hz|Add0~62_combout\,
	datac => \cont|clock2Hz|Add0~20_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[8]~61_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[10]~62_combout\);

-- Location: LCCOMB_X17_Y12_N2
\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[13]~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[13]~63_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~2_combout\ & (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~0_combout\ & 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~1_combout\ & \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[10]~62_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~2_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~0_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~1_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[10]~62_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[13]~63_combout\);

-- Location: LCCOMB_X18_Y12_N10
\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[16]~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[16]~64_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~4_combout\ & (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~3_combout\ & 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~5_combout\ & \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[13]~63_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~4_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~3_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~5_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[13]~63_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[16]~64_combout\);

-- Location: LCCOMB_X18_Y12_N18
\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[19]~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[19]~65_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~6_combout\ & (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~8_combout\ & 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~7_combout\ & \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[16]~64_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~6_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~8_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~7_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[16]~64_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[19]~65_combout\);

-- Location: LCCOMB_X19_Y11_N28
\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[22]~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[22]~66_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~10_combout\ & (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~11_combout\ & 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~9_combout\ & \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[19]~65_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~10_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~11_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~9_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[19]~65_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[22]~66_combout\);

-- Location: LCCOMB_X19_Y11_N26
\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[25]~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[25]~67_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~12_combout\ & (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~14_combout\ & 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~13_combout\ & \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[22]~66_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~12_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~14_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~13_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[22]~66_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[25]~67_combout\);

-- Location: LCCOMB_X19_Y13_N4
\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~16_combout\ = \cont|clock2Hz|Add0~54_combout\ $ (\cont|clock2Hz|Add0~62_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cont|clock2Hz|Add0~54_combout\,
	datad => \cont|clock2Hz|Add0~62_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~16_combout\);

-- Location: LCCOMB_X19_Y11_N24
\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[28]~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[28]~68_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~17_combout\ & (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~15_combout\ & 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[25]~67_combout\ & \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~17_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~15_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[25]~67_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~16_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[28]~68_combout\);

-- Location: LCCOMB_X19_Y11_N30
\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[30]~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[30]~69_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[28]~68_combout\ & ((\cont|clock2Hz|Add0~58_combout\ & (!\cont|clock2Hz|Add0~62_combout\ & 
-- \cont|clock2Hz|Add0~60_combout\)) # (!\cont|clock2Hz|Add0~58_combout\ & (\cont|clock2Hz|Add0~62_combout\ & !\cont|clock2Hz|Add0~60_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add0~58_combout\,
	datab => \cont|clock2Hz|Add0~62_combout\,
	datac => \cont|clock2Hz|Add0~60_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[28]~68_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[30]~69_combout\);

-- Location: LCCOMB_X19_Y11_N20
\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[30]~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[30]~70_combout\ = \cont|clock2Hz|Add0~60_combout\ $ (((\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[28]~68_combout\ & (\cont|clock2Hz|Add0~58_combout\)) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[28]~68_combout\ & ((\cont|clock2Hz|Add0~62_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add0~58_combout\,
	datab => \cont|clock2Hz|Add0~62_combout\,
	datac => \cont|clock2Hz|Add0~60_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[28]~68_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[30]~70_combout\);

-- Location: LCCOMB_X19_Y11_N22
\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[29]~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[29]~71_combout\ = \cont|clock2Hz|Add0~62_combout\ $ (\cont|clock2Hz|Add0~58_combout\ $ (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[28]~68_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cont|clock2Hz|Add0~62_combout\,
	datac => \cont|clock2Hz|Add0~58_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[28]~68_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[29]~71_combout\);

-- Location: LCCOMB_X19_Y13_N8
\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[28]~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[28]~72_combout\ = \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~17_combout\ $ (((\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~16_combout\ & 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~15_combout\ & \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[25]~67_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~17_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~16_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~15_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[25]~67_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[28]~72_combout\);

-- Location: LCCOMB_X18_Y11_N16
\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[27]~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[27]~89_combout\ = \cont|clock2Hz|Add0~54_combout\ $ (((\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[25]~67_combout\ & ((\cont|clock2Hz|Add0~52_combout\))) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[25]~67_combout\ & (\cont|clock2Hz|Add0~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110001100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add0~62_combout\,
	datab => \cont|clock2Hz|Add0~54_combout\,
	datac => \cont|clock2Hz|Add0~52_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[25]~67_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[27]~89_combout\);

-- Location: LCCOMB_X18_Y11_N0
\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[26]~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[26]~84_combout\ = \cont|clock2Hz|Add0~62_combout\ $ (\cont|clock2Hz|Add0~52_combout\ $ (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[25]~67_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add0~62_combout\,
	datac => \cont|clock2Hz|Add0~52_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[25]~67_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[26]~84_combout\);

-- Location: LCCOMB_X18_Y11_N6
\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[25]~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[25]~73_combout\ = \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~14_combout\ $ (((\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~13_combout\ & 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~12_combout\ & \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[22]~66_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~13_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~14_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~12_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[22]~66_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[25]~73_combout\);

-- Location: LCCOMB_X18_Y17_N20
\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[24]~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[24]~90_combout\ = \cont|clock2Hz|Add0~48_combout\ $ (((\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[22]~66_combout\ & ((\cont|clock2Hz|Add0~46_combout\))) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[22]~66_combout\ & (\cont|clock2Hz|Add0~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add0~48_combout\,
	datab => \cont|clock2Hz|Add0~62_combout\,
	datac => \cont|clock2Hz|Add0~46_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[22]~66_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[24]~90_combout\);

-- Location: LCCOMB_X18_Y11_N18
\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[23]~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[23]~85_combout\ = \cont|clock2Hz|Add0~46_combout\ $ (\cont|clock2Hz|Add0~62_combout\ $ (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[22]~66_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cont|clock2Hz|Add0~46_combout\,
	datac => \cont|clock2Hz|Add0~62_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[22]~66_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[23]~85_combout\);

-- Location: LCCOMB_X16_Y13_N30
\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[22]~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[22]~74_combout\ = \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~11_combout\ $ (((\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~9_combout\ & 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~10_combout\ & \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[19]~65_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~11_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~9_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~10_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[19]~65_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[22]~74_combout\);

-- Location: LCCOMB_X16_Y11_N4
\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[21]~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[21]~91_combout\ = \cont|clock2Hz|Add0~42_combout\ $ (((\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[19]~65_combout\ & (\cont|clock2Hz|Add0~40_combout\)) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[19]~65_combout\ & ((\cont|clock2Hz|Add0~62_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add0~40_combout\,
	datab => \cont|clock2Hz|Add0~42_combout\,
	datac => \cont|clock2Hz|Add0~62_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[19]~65_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[21]~91_combout\);

-- Location: LCCOMB_X19_Y12_N0
\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[20]~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[20]~86_combout\ = \cont|clock2Hz|Add0~62_combout\ $ (\cont|clock2Hz|Add0~40_combout\ $ (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[19]~65_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add0~62_combout\,
	datac => \cont|clock2Hz|Add0~40_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[19]~65_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[20]~86_combout\);

-- Location: LCCOMB_X18_Y12_N16
\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[19]~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[19]~75_combout\ = \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~8_combout\ $ (((\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~6_combout\ & 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~7_combout\ & \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[16]~64_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~6_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~8_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~7_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[16]~64_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[19]~75_combout\);

-- Location: LCCOMB_X18_Y12_N14
\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[18]~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[18]~92_combout\ = \cont|clock2Hz|Add0~36_combout\ $ (((\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[16]~64_combout\ & ((\cont|clock2Hz|Add0~34_combout\))) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[16]~64_combout\ & (\cont|clock2Hz|Add0~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110001100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add0~62_combout\,
	datab => \cont|clock2Hz|Add0~36_combout\,
	datac => \cont|clock2Hz|Add0~34_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[16]~64_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[18]~92_combout\);

-- Location: LCCOMB_X18_Y12_N6
\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[17]~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[17]~87_combout\ = \cont|clock2Hz|Add0~34_combout\ $ (\cont|clock2Hz|Add0~62_combout\ $ (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[16]~64_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add0~34_combout\,
	datac => \cont|clock2Hz|Add0~62_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[16]~64_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[17]~87_combout\);

-- Location: LCCOMB_X18_Y12_N2
\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[16]~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[16]~76_combout\ = \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~5_combout\ $ (((\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~4_combout\ & 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~3_combout\ & \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[13]~63_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~4_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~3_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~5_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[13]~63_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[16]~76_combout\);

-- Location: LCCOMB_X17_Y12_N22
\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[15]~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[15]~93_combout\ = \cont|clock2Hz|Add0~30_combout\ $ (((\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[13]~63_combout\ & ((\cont|clock2Hz|Add0~28_combout\))) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[13]~63_combout\ & (\cont|clock2Hz|Add0~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add0~30_combout\,
	datab => \cont|clock2Hz|Add0~62_combout\,
	datac => \cont|clock2Hz|Add0~28_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[13]~63_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[15]~93_combout\);

-- Location: LCCOMB_X17_Y12_N28
\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[14]~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[14]~88_combout\ = \cont|clock2Hz|Add0~62_combout\ $ (\cont|clock2Hz|Add0~28_combout\ $ (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[13]~63_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cont|clock2Hz|Add0~62_combout\,
	datac => \cont|clock2Hz|Add0~28_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[13]~63_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[14]~88_combout\);

-- Location: LCCOMB_X17_Y12_N4
\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[13]~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[13]~77_combout\ = \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~2_combout\ $ (((\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~0_combout\ & 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~1_combout\ & \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[10]~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~2_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~0_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~1_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[10]~62_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[13]~77_combout\);

-- Location: LCCOMB_X19_Y12_N12
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[7]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[7]~0_combout\ = \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[13]~77_combout\ $ (VCC)
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[7]~1\ = CARRY(\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[13]~77_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[13]~77_combout\,
	datad => VCC,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[7]~0_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[7]~1\);

-- Location: LCCOMB_X19_Y12_N14
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[8]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[8]~2_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[14]~88_combout\ & (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[7]~1\ & VCC)) 
-- # (!\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[14]~88_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[7]~1\))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[8]~3\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[14]~88_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[7]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[14]~88_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[7]~1\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[8]~2_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[8]~3\);

-- Location: LCCOMB_X19_Y12_N16
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[9]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[9]~4_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[15]~93_combout\ & ((GND) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[8]~3\))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[15]~93_combout\ & (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[8]~3\ $ (GND)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[9]~5\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[15]~93_combout\) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[8]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[15]~93_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[8]~3\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[9]~4_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[9]~5\);

-- Location: LCCOMB_X19_Y12_N18
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[10]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[10]~6_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[16]~76_combout\ & (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[9]~5\ & VCC)) 
-- # (!\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[16]~76_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[9]~5\))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[10]~7\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[16]~76_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[9]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[16]~76_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[9]~5\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[10]~6_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[10]~7\);

-- Location: LCCOMB_X19_Y12_N20
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[11]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[11]~8_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[17]~87_combout\ & ((GND) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[10]~7\))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[17]~87_combout\ & (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[10]~7\ $ 
-- (GND)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[11]~9\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[17]~87_combout\) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[10]~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[17]~87_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[10]~7\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[11]~8_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[11]~9\);

-- Location: LCCOMB_X19_Y12_N22
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[12]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[12]~10_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[18]~92_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[11]~9\)) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[18]~92_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[11]~9\) # (GND)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[12]~11\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[11]~9\) # (!\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[18]~92_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[18]~92_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[11]~9\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[12]~10_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[12]~11\);

-- Location: LCCOMB_X19_Y12_N24
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[13]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[13]~12_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[19]~75_combout\ & (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[12]~11\ $ 
-- (GND))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[19]~75_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[12]~11\ & VCC))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[13]~13\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[19]~75_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[12]~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[19]~75_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[12]~11\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[13]~12_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[13]~13\);

-- Location: LCCOMB_X19_Y12_N26
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[14]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[14]~14_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[20]~86_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[13]~13\)) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[20]~86_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[13]~13\) # (GND)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[14]~15\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[13]~13\) # (!\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[20]~86_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[20]~86_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[13]~13\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[14]~14_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[14]~15\);

-- Location: LCCOMB_X19_Y12_N28
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[15]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[15]~16_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[21]~91_combout\ & (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[14]~15\ $ 
-- (GND))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[21]~91_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[14]~15\ & VCC))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[15]~17\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[21]~91_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[14]~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[21]~91_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[14]~15\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[15]~16_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[15]~17\);

-- Location: LCCOMB_X19_Y12_N30
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[16]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[16]~18_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[22]~74_combout\ & (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[15]~17\ & 
-- VCC)) # (!\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[22]~74_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[15]~17\))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[16]~19\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[22]~74_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[15]~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[22]~74_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[15]~17\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[16]~18_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[16]~19\);

-- Location: LCCOMB_X19_Y11_N0
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[17]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[17]~20_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[23]~85_combout\ & (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[16]~19\ $ 
-- (GND))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[23]~85_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[16]~19\ & VCC))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[17]~21\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[23]~85_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[16]~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[23]~85_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[16]~19\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[17]~20_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[17]~21\);

-- Location: LCCOMB_X19_Y11_N2
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[18]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[18]~22_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[24]~90_combout\ & (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[17]~21\ & 
-- VCC)) # (!\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[24]~90_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[17]~21\))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[18]~23\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[24]~90_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[17]~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[24]~90_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[17]~21\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[18]~22_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[18]~23\);

-- Location: LCCOMB_X19_Y11_N4
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[19]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[19]~24_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[25]~73_combout\ & (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[18]~23\ $ 
-- (GND))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[25]~73_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[18]~23\ & VCC))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[19]~25\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[25]~73_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[18]~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[25]~73_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[18]~23\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[19]~24_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[19]~25\);

-- Location: LCCOMB_X19_Y11_N6
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[20]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[20]~26_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[26]~84_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[19]~25\)) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[26]~84_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[19]~25\) # (GND)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[20]~27\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[19]~25\) # (!\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[26]~84_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[26]~84_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[19]~25\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[20]~26_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[20]~27\);

-- Location: LCCOMB_X19_Y11_N8
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[21]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[21]~28_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[27]~89_combout\ & (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[20]~27\ $ 
-- (GND))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[27]~89_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[20]~27\ & VCC))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[21]~29\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[27]~89_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[20]~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[27]~89_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[20]~27\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[21]~28_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[21]~29\);

-- Location: LCCOMB_X19_Y11_N10
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[22]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[22]~30_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[28]~72_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[21]~29\)) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[28]~72_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[21]~29\) # (GND)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[22]~31\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[21]~29\) # (!\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[28]~72_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[28]~72_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[21]~29\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[22]~30_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[22]~31\);

-- Location: LCCOMB_X19_Y11_N12
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[23]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[23]~32_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[29]~71_combout\ & (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[22]~31\ $ 
-- (GND))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[29]~71_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[22]~31\ & VCC))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[23]~33\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[29]~71_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[22]~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[29]~71_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[22]~31\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[23]~32_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[23]~33\);

-- Location: LCCOMB_X19_Y11_N14
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[24]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[24]~34_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[30]~70_combout\ & (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[23]~33\ & 
-- VCC)) # (!\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[30]~70_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[23]~33\))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[24]~35\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[30]~70_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[23]~33\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[30]~70_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[23]~33\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[24]~34_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[24]~35\);

-- Location: LCCOMB_X19_Y11_N16
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[25]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[25]~36_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[30]~69_combout\ & (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[24]~35\ $ 
-- (GND))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[30]~69_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[24]~35\ & VCC))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[25]~37\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[30]~69_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[24]~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[30]~69_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[24]~35\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[25]~36_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[25]~37\);

-- Location: LCCOMB_X19_Y11_N18
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~38_combout\ = !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[25]~37\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[25]~37\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~38_combout\);

-- Location: LCCOMB_X19_Y15_N22
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[825]~464\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[825]~464_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[30]~69_combout\ & \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~38_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[30]~69_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~38_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[825]~464_combout\);

-- Location: LCCOMB_X19_Y15_N24
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[825]~465\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[825]~465_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[25]~36_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~38_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[25]~36_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~38_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[825]~465_combout\);

-- Location: LCCOMB_X19_Y15_N30
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[824]~466\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[824]~466_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[30]~70_combout\ & \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~38_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[30]~70_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~38_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[824]~466_combout\);

-- Location: LCCOMB_X18_Y11_N20
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[824]~467\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[824]~467_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[24]~34_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~38_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[24]~34_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~38_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[824]~467_combout\);

-- Location: LCCOMB_X19_Y13_N2
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[823]~688\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[823]~688_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~38_combout\ & (\cont|clock2Hz|Add0~58_combout\ $ (\cont|clock2Hz|Add0~62_combout\ $ 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[28]~68_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add0~58_combout\,
	datab => \cont|clock2Hz|Add0~62_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~38_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[28]~68_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[823]~688_combout\);

-- Location: LCCOMB_X19_Y14_N0
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[823]~468\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[823]~468_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[23]~32_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~38_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[23]~32_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~38_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[823]~468_combout\);

-- Location: LCCOMB_X18_Y11_N2
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[822]~470\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[822]~470_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[22]~30_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~38_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[22]~30_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~38_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[822]~470_combout\);

-- Location: LCCOMB_X19_Y13_N26
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[822]~469\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[822]~469_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[28]~72_combout\ & \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~38_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[28]~72_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~38_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[822]~469_combout\);

-- Location: LCCOMB_X18_Y11_N28
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[821]~471\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[821]~471_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[27]~89_combout\ & \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~38_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[27]~89_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~38_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[821]~471_combout\);

-- Location: LCCOMB_X18_Y11_N22
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[821]~472\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[821]~472_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[21]~28_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~38_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[21]~28_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~38_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[821]~472_combout\);

-- Location: LCCOMB_X21_Y11_N12
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[820]~473\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[820]~473_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[20]~26_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~38_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[20]~26_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~38_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[820]~473_combout\);

-- Location: LCCOMB_X19_Y13_N0
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[820]~689\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[820]~689_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~38_combout\ & (\cont|clock2Hz|Add0~52_combout\ $ (\cont|clock2Hz|Add0~62_combout\ $ 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[25]~67_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add0~52_combout\,
	datab => \cont|clock2Hz|Add0~62_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~38_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[25]~67_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[820]~689_combout\);

-- Location: LCCOMB_X19_Y13_N24
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[819]~474\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[819]~474_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[25]~73_combout\ & \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~38_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[25]~73_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~38_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[819]~474_combout\);

-- Location: LCCOMB_X19_Y14_N10
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[819]~475\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[819]~475_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[19]~24_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~38_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[19]~24_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~38_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[819]~475_combout\);

-- Location: LCCOMB_X18_Y11_N4
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[818]~477\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[818]~477_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[18]~22_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~38_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[18]~22_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~38_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[818]~477_combout\);

-- Location: LCCOMB_X18_Y17_N4
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[818]~476\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[818]~476_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~38_combout\ & \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[24]~90_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~38_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[24]~90_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[818]~476_combout\);

-- Location: LCCOMB_X14_Y15_N12
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[817]~690\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[817]~690_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~38_combout\ & (\cont|clock2Hz|Add0~46_combout\ $ (\cont|clock2Hz|Add0~62_combout\ $ 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[22]~66_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add0~46_combout\,
	datab => \cont|clock2Hz|Add0~62_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[22]~66_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~38_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[817]~690_combout\);

-- Location: LCCOMB_X18_Y11_N14
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[817]~478\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[817]~478_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[17]~20_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~38_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[17]~20_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~38_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[817]~478_combout\);

-- Location: LCCOMB_X16_Y13_N28
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[816]~479\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[816]~479_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[22]~74_combout\ & \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~38_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[22]~74_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~38_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[816]~479_combout\);

-- Location: LCCOMB_X19_Y12_N8
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[816]~480\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[816]~480_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[16]~18_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~38_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[16]~18_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~38_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[816]~480_combout\);

-- Location: LCCOMB_X16_Y11_N12
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[815]~481\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[815]~481_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[21]~91_combout\ & \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~38_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[21]~91_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~38_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[815]~481_combout\);

-- Location: LCCOMB_X19_Y14_N16
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[815]~482\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[815]~482_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[15]~16_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~38_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[15]~16_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~38_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[815]~482_combout\);

-- Location: LCCOMB_X16_Y12_N14
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[814]~691\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[814]~691_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~38_combout\ & (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[19]~65_combout\ $ 
-- (\cont|clock2Hz|Add0~40_combout\ $ (\cont|clock2Hz|Add0~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[19]~65_combout\,
	datab => \cont|clock2Hz|Add0~40_combout\,
	datac => \cont|clock2Hz|Add0~62_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~38_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[814]~691_combout\);

-- Location: LCCOMB_X19_Y12_N2
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[814]~483\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[814]~483_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[14]~14_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~38_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[14]~14_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~38_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[814]~483_combout\);

-- Location: LCCOMB_X18_Y12_N24
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[813]~484\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[813]~484_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[19]~75_combout\ & \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~38_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[19]~75_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~38_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[813]~484_combout\);

-- Location: LCCOMB_X18_Y12_N22
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[813]~485\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[813]~485_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[13]~12_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~38_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[13]~12_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~38_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[813]~485_combout\);

-- Location: LCCOMB_X19_Y17_N18
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[812]~486\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[812]~486_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[18]~92_combout\ & \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~38_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[18]~92_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~38_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[812]~486_combout\);

-- Location: LCCOMB_X19_Y14_N6
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[812]~487\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[812]~487_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[12]~10_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~38_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[12]~10_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~38_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[812]~487_combout\);

-- Location: LCCOMB_X18_Y12_N4
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[811]~692\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[811]~692_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~38_combout\ & (\cont|clock2Hz|Add0~62_combout\ $ 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[16]~64_combout\ $ (\cont|clock2Hz|Add0~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add0~62_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[16]~64_combout\,
	datac => \cont|clock2Hz|Add0~34_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~38_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[811]~692_combout\);

-- Location: LCCOMB_X19_Y14_N12
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[811]~488\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[811]~488_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[11]~8_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~38_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[11]~8_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~38_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[811]~488_combout\);

-- Location: LCCOMB_X19_Y17_N8
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[810]~489\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[810]~489_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[16]~76_combout\ & \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~38_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[16]~76_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~38_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[810]~489_combout\);

-- Location: LCCOMB_X19_Y12_N4
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[810]~490\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[810]~490_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[10]~6_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~38_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[10]~6_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~38_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[810]~490_combout\);

-- Location: LCCOMB_X19_Y17_N30
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[809]~492\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[809]~492_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[9]~4_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~38_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[9]~4_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~38_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[809]~492_combout\);

-- Location: LCCOMB_X17_Y12_N14
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[809]~491\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[809]~491_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[15]~93_combout\ & \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~38_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[15]~93_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~38_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[809]~491_combout\);

-- Location: LCCOMB_X19_Y12_N6
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[808]~493\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[808]~493_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[8]~2_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~38_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[8]~2_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~38_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[808]~493_combout\);

-- Location: LCCOMB_X17_Y12_N10
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[808]~693\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[808]~693_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~38_combout\ & (\cont|clock2Hz|Add0~62_combout\ $ 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[13]~63_combout\ $ (\cont|clock2Hz|Add0~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add0~62_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[13]~63_combout\,
	datac => \cont|clock2Hz|Add0~28_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~38_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[808]~693_combout\);

-- Location: LCCOMB_X18_Y12_N28
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[807]~494\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[807]~494_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[13]~77_combout\ & \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~38_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[13]~77_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~38_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[807]~494_combout\);

-- Location: LCCOMB_X19_Y14_N22
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[807]~495\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[807]~495_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[7]~0_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~38_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[7]~0_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~38_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[807]~495_combout\);

-- Location: LCCOMB_X16_Y16_N26
\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[12]~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[12]~94_combout\ = \cont|clock2Hz|Add0~24_combout\ $ (((\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[10]~62_combout\ & (\cont|clock2Hz|Add0~22_combout\)) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[10]~62_combout\ & ((\cont|clock2Hz|Add0~62_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add0~22_combout\,
	datab => \cont|clock2Hz|Add0~62_combout\,
	datac => \cont|clock2Hz|Add0~24_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[10]~62_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[12]~94_combout\);

-- Location: LCCOMB_X16_Y16_N30
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[806]~497\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[806]~497_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[12]~94_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~38_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[12]~94_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~38_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[806]~497_combout\);

-- Location: LCCOMB_X16_Y16_N20
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[806]~496\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[806]~496_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[12]~94_combout\ & \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~38_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[12]~94_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~38_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[806]~496_combout\);

-- Location: LCCOMB_X19_Y16_N12
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[7]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[7]~0_combout\ = (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[806]~497_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[806]~496_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[7]~1\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[806]~497_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[806]~496_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[806]~497_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[806]~496_combout\,
	datad => VCC,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[7]~0_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[7]~1\);

-- Location: LCCOMB_X19_Y16_N14
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[8]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[8]~2_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[7]~1\ & (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[807]~494_combout\) # 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[807]~495_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[7]~1\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[807]~494_combout\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[807]~495_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[8]~3\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[807]~494_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[807]~495_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[7]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[807]~494_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[807]~495_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[7]~1\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[8]~2_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[8]~3\);

-- Location: LCCOMB_X19_Y16_N16
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[9]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[9]~4_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[8]~3\ & ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[808]~493_combout\) # 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[808]~693_combout\))))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[8]~3\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[808]~493_combout\) # 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[808]~693_combout\) # (GND))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[9]~5\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[808]~493_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[808]~693_combout\) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[8]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[808]~493_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[808]~693_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[8]~3\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[9]~4_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[9]~5\);

-- Location: LCCOMB_X19_Y16_N18
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[10]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[10]~6_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[9]~5\ & (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[809]~492_combout\) # 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[809]~491_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[9]~5\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[809]~492_combout\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[809]~491_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[10]~7\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[809]~492_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[809]~491_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[9]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[809]~492_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[809]~491_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[9]~5\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[10]~6_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[10]~7\);

-- Location: LCCOMB_X19_Y16_N20
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[11]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[11]~8_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[10]~7\ & ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[810]~489_combout\) 
-- # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[810]~490_combout\))))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[10]~7\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[810]~489_combout\) # 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[810]~490_combout\) # (GND))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[11]~9\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[810]~489_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[810]~490_combout\) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[10]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[810]~489_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[810]~490_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[10]~7\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[11]~8_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[11]~9\);

-- Location: LCCOMB_X19_Y16_N22
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[12]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[12]~10_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[811]~692_combout\ & 
-- (((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[11]~9\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[811]~692_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[811]~488_combout\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[11]~9\)) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[811]~488_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[11]~9\) # 
-- (GND)))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[12]~11\ = CARRY(((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[811]~692_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[811]~488_combout\)) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[11]~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[811]~692_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[811]~488_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[11]~9\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[12]~10_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[12]~11\);

-- Location: LCCOMB_X19_Y16_N24
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[13]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[13]~12_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[12]~11\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[812]~486_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[812]~487_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[12]~11\ & 
-- ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[812]~486_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[812]~487_combout\)))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[13]~13\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[12]~11\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[812]~486_combout\) 
-- # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[812]~487_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[812]~486_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[812]~487_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[12]~11\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[13]~12_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[13]~13\);

-- Location: LCCOMB_X19_Y16_N26
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[14]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[14]~14_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[813]~484_combout\ & 
-- (((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[13]~13\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[813]~484_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[813]~485_combout\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[13]~13\)) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[813]~485_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[13]~13\) # 
-- (GND)))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[14]~15\ = CARRY(((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[813]~484_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[813]~485_combout\)) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[13]~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[813]~484_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[813]~485_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[13]~13\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[14]~14_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[14]~15\);

-- Location: LCCOMB_X19_Y16_N28
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[15]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[15]~16_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[14]~15\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[814]~691_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[814]~483_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[14]~15\ & 
-- ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[814]~691_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[814]~483_combout\)))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[15]~17\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[14]~15\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[814]~691_combout\) 
-- # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[814]~483_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[814]~691_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[814]~483_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[14]~15\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[15]~16_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[15]~17\);

-- Location: LCCOMB_X19_Y16_N30
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[16]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[16]~18_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[15]~17\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[815]~481_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[815]~482_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[15]~17\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[815]~481_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[815]~482_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[16]~19\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[815]~481_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[815]~482_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[15]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[815]~481_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[815]~482_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[15]~17\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[16]~18_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[16]~19\);

-- Location: LCCOMB_X19_Y15_N0
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[17]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[17]~20_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[16]~19\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[816]~479_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[816]~480_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[16]~19\ & 
-- ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[816]~479_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[816]~480_combout\)))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[17]~21\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[16]~19\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[816]~479_combout\) 
-- # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[816]~480_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[816]~479_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[816]~480_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[16]~19\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[17]~20_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[17]~21\);

-- Location: LCCOMB_X19_Y15_N2
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[18]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[18]~22_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[17]~21\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[817]~690_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[817]~478_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[17]~21\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[817]~690_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[817]~478_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[18]~23\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[817]~690_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[817]~478_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[17]~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[817]~690_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[817]~478_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[17]~21\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[18]~22_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[18]~23\);

-- Location: LCCOMB_X19_Y15_N4
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[19]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[19]~24_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[18]~23\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[818]~477_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[818]~476_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[18]~23\ & 
-- ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[818]~477_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[818]~476_combout\)))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[19]~25\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[18]~23\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[818]~477_combout\) 
-- # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[818]~476_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[818]~477_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[818]~476_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[18]~23\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[19]~24_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[19]~25\);

-- Location: LCCOMB_X19_Y15_N6
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[20]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[20]~26_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[819]~474_combout\ & 
-- (((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[19]~25\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[819]~474_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[819]~475_combout\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[19]~25\)) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[819]~475_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[19]~25\) # 
-- (GND)))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[20]~27\ = CARRY(((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[819]~474_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[819]~475_combout\)) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[19]~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[819]~474_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[819]~475_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[19]~25\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[20]~26_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[20]~27\);

-- Location: LCCOMB_X19_Y15_N8
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[21]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[21]~28_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[20]~27\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[820]~473_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[820]~689_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[20]~27\ & 
-- ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[820]~473_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[820]~689_combout\)))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[21]~29\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[20]~27\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[820]~473_combout\) 
-- # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[820]~689_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[820]~473_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[820]~689_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[20]~27\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[21]~28_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[21]~29\);

-- Location: LCCOMB_X19_Y15_N10
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[22]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[22]~30_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[821]~471_combout\ & 
-- (((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[21]~29\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[821]~471_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[821]~472_combout\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[21]~29\)) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[821]~472_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[21]~29\) # 
-- (GND)))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[22]~31\ = CARRY(((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[821]~471_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[821]~472_combout\)) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[21]~29\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[821]~471_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[821]~472_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[21]~29\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[22]~30_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[22]~31\);

-- Location: LCCOMB_X19_Y15_N12
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[23]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[23]~32_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[22]~31\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[822]~470_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[822]~469_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[22]~31\ & 
-- ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[822]~470_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[822]~469_combout\)))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[23]~33\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[22]~31\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[822]~470_combout\) 
-- # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[822]~469_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[822]~470_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[822]~469_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[22]~31\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[23]~32_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[23]~33\);

-- Location: LCCOMB_X19_Y15_N14
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[24]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[24]~34_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[23]~33\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[823]~688_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[823]~468_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[23]~33\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[823]~688_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[823]~468_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[24]~35\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[823]~688_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[823]~468_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[23]~33\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[823]~688_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[823]~468_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[23]~33\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[24]~34_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[24]~35\);

-- Location: LCCOMB_X19_Y15_N16
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[25]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[25]~36_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[24]~35\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[824]~466_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[824]~467_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[24]~35\ & 
-- ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[824]~466_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[824]~467_combout\)))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[25]~37\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[24]~35\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[824]~466_combout\) 
-- # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[824]~467_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[824]~466_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[824]~467_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[24]~35\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[25]~36_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[25]~37\);

-- Location: LCCOMB_X19_Y15_N18
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[26]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[26]~38_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[25]~37\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[825]~464_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[825]~465_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[25]~37\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[825]~464_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[825]~465_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[26]~39\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[825]~464_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[825]~465_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[25]~37\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[825]~464_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[825]~465_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[25]~37\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[26]~38_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[26]~39\);

-- Location: LCCOMB_X19_Y15_N20
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~40_combout\ = \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[26]~39\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[26]~39\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~40_combout\);

-- Location: LCCOMB_X18_Y15_N24
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[858]~836\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[858]~836_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~40_combout\ & 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~38_combout\ & (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[30]~69_combout\)) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~38_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[25]~36_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[30]~69_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~38_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~40_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[25]~36_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[858]~836_combout\);

-- Location: LCCOMB_X19_Y15_N28
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[858]~498\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[858]~498_combout\ = (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~40_combout\ & 
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[26]~38_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~40_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[26]~38_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[858]~498_combout\);

-- Location: LCCOMB_X18_Y15_N22
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[857]~837\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[857]~837_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~40_combout\ & 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~38_combout\ & (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[30]~70_combout\)) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~38_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[24]~34_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~38_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[30]~70_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~40_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[24]~34_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[857]~837_combout\);

-- Location: LCCOMB_X18_Y15_N30
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[857]~499\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[857]~499_combout\ = (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~40_combout\ & 
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[25]~36_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~40_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[25]~36_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[857]~499_combout\);

-- Location: LCCOMB_X18_Y15_N26
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[856]~694\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[856]~694_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~40_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[823]~688_combout\) # 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[23]~32_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[23]~32_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~38_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~40_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[823]~688_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[856]~694_combout\);

-- Location: LCCOMB_X19_Y15_N26
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[856]~500\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[856]~500_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[24]~34_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~40_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[24]~34_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~40_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[856]~500_combout\);

-- Location: LCCOMB_X16_Y15_N6
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[855]~838\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[855]~838_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~40_combout\ & 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~38_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[28]~72_combout\))) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~38_combout\ & (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[22]~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[22]~30_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[28]~72_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~38_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~40_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[855]~838_combout\);

-- Location: LCCOMB_X14_Y15_N24
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[855]~501\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[855]~501_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[23]~32_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~40_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[23]~32_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~40_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[855]~501_combout\);

-- Location: LCCOMB_X22_Y15_N8
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[854]~502\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[854]~502_combout\ = (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~40_combout\ & 
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[22]~30_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~40_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[22]~30_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[854]~502_combout\);

-- Location: LCCOMB_X18_Y11_N10
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[854]~839\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[854]~839_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~40_combout\ & 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~38_combout\ & (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[27]~89_combout\)) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~38_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[21]~28_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[27]~89_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[21]~28_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~40_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~38_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[854]~839_combout\);

-- Location: LCCOMB_X14_Y15_N6
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[853]~503\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[853]~503_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[21]~28_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~40_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[21]~28_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~40_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[853]~503_combout\);

-- Location: LCCOMB_X19_Y13_N22
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[853]~695\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[853]~695_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~40_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[820]~689_combout\) # 
-- ((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~38_combout\ & \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[20]~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~40_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[820]~689_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~38_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[20]~26_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[853]~695_combout\);

-- Location: LCCOMB_X17_Y11_N16
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[852]~840\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[852]~840_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~40_combout\ & 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~38_combout\ & (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[25]~73_combout\)) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~38_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[19]~24_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[25]~73_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[19]~24_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~38_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~40_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[852]~840_combout\);

-- Location: LCCOMB_X14_Y15_N20
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[852]~504\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[852]~504_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[20]~26_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~40_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[20]~26_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~40_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[852]~504_combout\);

-- Location: LCCOMB_X18_Y17_N22
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[851]~841\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[851]~841_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~40_combout\ & 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~38_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[24]~90_combout\))) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~38_combout\ & (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[18]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~38_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[18]~22_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~40_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[24]~90_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[851]~841_combout\);

-- Location: LCCOMB_X21_Y15_N16
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[851]~505\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[851]~505_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[19]~24_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~40_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[19]~24_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~40_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[851]~505_combout\);

-- Location: LCCOMB_X14_Y15_N26
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[850]~696\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[850]~696_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~40_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[817]~690_combout\) # 
-- ((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~38_combout\ & \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[17]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[817]~690_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~38_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[17]~20_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~40_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[850]~696_combout\);

-- Location: LCCOMB_X21_Y15_N6
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[850]~506\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[850]~506_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[18]~22_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~40_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[18]~22_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~40_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[850]~506_combout\);

-- Location: LCCOMB_X16_Y13_N18
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[849]~507\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[849]~507_combout\ = (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~40_combout\ & 
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[17]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~40_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[17]~20_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[849]~507_combout\);

-- Location: LCCOMB_X16_Y13_N10
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[849]~842\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[849]~842_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~40_combout\ & 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~38_combout\ & (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[22]~74_combout\)) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~38_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[16]~18_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[22]~74_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[16]~18_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~40_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~38_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[849]~842_combout\);

-- Location: LCCOMB_X19_Y16_N4
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[848]~508\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[848]~508_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[16]~18_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~40_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[16]~18_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~40_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[848]~508_combout\);

-- Location: LCCOMB_X16_Y11_N18
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[848]~843\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[848]~843_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~40_combout\ & 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~38_combout\ & (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[21]~91_combout\)) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~38_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[15]~16_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~38_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[21]~91_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[15]~16_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~40_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[848]~843_combout\);

-- Location: LCCOMB_X19_Y16_N6
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[847]~509\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[847]~509_combout\ = (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~40_combout\ & 
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[15]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~40_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[15]~16_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[847]~509_combout\);

-- Location: LCCOMB_X16_Y12_N24
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[847]~697\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[847]~697_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~40_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[814]~691_combout\) # 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[14]~14_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[14]~14_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~38_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[814]~691_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~40_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[847]~697_combout\);

-- Location: LCCOMB_X19_Y16_N8
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[846]~510\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[846]~510_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[14]~14_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~40_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[14]~14_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~40_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[846]~510_combout\);

-- Location: LCCOMB_X19_Y14_N2
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[846]~844\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[846]~844_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~40_combout\ & 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~38_combout\ & (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[19]~75_combout\)) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~38_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[13]~12_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[19]~75_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[13]~12_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~40_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~38_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[846]~844_combout\);

-- Location: LCCOMB_X19_Y16_N2
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[845]~511\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[845]~511_combout\ = (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~40_combout\ & 
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[13]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~40_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[13]~12_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[845]~511_combout\);

-- Location: LCCOMB_X19_Y12_N10
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[845]~845\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[845]~845_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~40_combout\ & 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~38_combout\ & (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[18]~92_combout\)) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~38_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[12]~10_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[18]~92_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~38_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[12]~10_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~40_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[845]~845_combout\);

-- Location: LCCOMB_X18_Y16_N0
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[844]~512\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[844]~512_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[12]~10_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~40_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[12]~10_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~40_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[844]~512_combout\);

-- Location: LCCOMB_X19_Y14_N4
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[844]~698\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[844]~698_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~40_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[811]~692_combout\) # 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[11]~8_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[811]~692_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[11]~8_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~40_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~38_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[844]~698_combout\);

-- Location: LCCOMB_X19_Y17_N6
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[843]~846\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[843]~846_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~40_combout\ & 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~38_combout\ & (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[16]~76_combout\)) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~38_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[10]~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[16]~76_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~38_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[10]~6_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~40_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[843]~846_combout\);

-- Location: LCCOMB_X19_Y16_N0
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[843]~513\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[843]~513_combout\ = (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~40_combout\ & 
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[11]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~40_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[11]~8_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[843]~513_combout\);

-- Location: LCCOMB_X13_Y14_N10
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[842]~847\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[842]~847_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~40_combout\ & 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~38_combout\ & (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[15]~93_combout\)) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~38_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[9]~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[15]~93_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[9]~4_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~38_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~40_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[842]~847_combout\);

-- Location: LCCOMB_X19_Y16_N10
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[842]~514\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[842]~514_combout\ = (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~40_combout\ & 
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[10]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~40_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[10]~6_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[842]~514_combout\);

-- Location: LCCOMB_X16_Y16_N28
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[841]~515\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[841]~515_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[9]~4_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~40_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[9]~4_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~40_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[841]~515_combout\);

-- Location: LCCOMB_X17_Y12_N12
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[841]~699\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[841]~699_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~40_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[808]~693_combout\) # 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[8]~2_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[808]~693_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[8]~2_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~38_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~40_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[841]~699_combout\);

-- Location: LCCOMB_X14_Y16_N26
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[840]~848\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[840]~848_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~40_combout\ & 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~38_combout\ & (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[13]~77_combout\)) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~38_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[7]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[13]~77_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[7]~0_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~38_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~40_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[840]~848_combout\);

-- Location: LCCOMB_X14_Y16_N24
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[840]~516\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[840]~516_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[8]~2_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~40_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[8]~2_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~40_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[840]~516_combout\);

-- Location: LCCOMB_X21_Y16_N20
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[839]~518\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[839]~518_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[7]~0_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~40_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[7]~0_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~40_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[839]~518_combout\);

-- Location: LCCOMB_X14_Y16_N30
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[839]~517\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[839]~517_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[12]~94_combout\ & \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~40_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[12]~94_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~40_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[839]~517_combout\);

-- Location: LCCOMB_X16_Y16_N10
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[838]~700\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[838]~700_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~40_combout\ & (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[10]~62_combout\ $ 
-- (\cont|clock2Hz|Add0~22_combout\ $ (\cont|clock2Hz|Add0~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[10]~62_combout\,
	datab => \cont|clock2Hz|Add0~22_combout\,
	datac => \cont|clock2Hz|Add0~62_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~40_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[838]~700_combout\);

-- Location: LCCOMB_X16_Y16_N0
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[838]~701\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[838]~701_combout\ = (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~40_combout\ & (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[10]~62_combout\ $ 
-- (\cont|clock2Hz|Add0~22_combout\ $ (\cont|clock2Hz|Add0~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[10]~62_combout\,
	datab => \cont|clock2Hz|Add0~22_combout\,
	datac => \cont|clock2Hz|Add0~62_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~40_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[838]~701_combout\);

-- Location: LCCOMB_X18_Y16_N10
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[7]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[7]~0_combout\ = (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[838]~700_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[838]~701_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[7]~1\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[838]~700_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[838]~701_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[838]~700_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[838]~701_combout\,
	datad => VCC,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[7]~0_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[7]~1\);

-- Location: LCCOMB_X18_Y16_N12
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[8]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[8]~2_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[7]~1\ & (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[839]~518_combout\) # 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[839]~517_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[7]~1\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[839]~518_combout\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[839]~517_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[8]~3\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[839]~518_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[839]~517_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[7]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[839]~518_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[839]~517_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[7]~1\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[8]~2_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[8]~3\);

-- Location: LCCOMB_X18_Y16_N14
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[9]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[9]~4_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[8]~3\ & ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[840]~848_combout\) # 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[840]~516_combout\))))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[8]~3\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[840]~848_combout\) # 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[840]~516_combout\) # (GND))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[9]~5\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[840]~848_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[840]~516_combout\) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[8]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[840]~848_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[840]~516_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[8]~3\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[9]~4_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[9]~5\);

-- Location: LCCOMB_X18_Y16_N16
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[10]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[10]~6_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[9]~5\ & (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[841]~515_combout\) # 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[841]~699_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[9]~5\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[841]~515_combout\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[841]~699_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[10]~7\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[841]~515_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[841]~699_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[9]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[841]~515_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[841]~699_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[9]~5\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[10]~6_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[10]~7\);

-- Location: LCCOMB_X18_Y16_N18
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[11]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[11]~8_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[10]~7\ & ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[842]~847_combout\) 
-- # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[842]~514_combout\))))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[10]~7\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[842]~847_combout\) # 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[842]~514_combout\) # (GND))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[11]~9\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[842]~847_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[842]~514_combout\) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[10]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[842]~847_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[842]~514_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[10]~7\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[11]~8_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[11]~9\);

-- Location: LCCOMB_X18_Y16_N20
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[12]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[12]~10_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[843]~846_combout\ & 
-- (((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[11]~9\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[843]~846_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[843]~513_combout\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[11]~9\)) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[843]~513_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[11]~9\) # 
-- (GND)))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[12]~11\ = CARRY(((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[843]~846_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[843]~513_combout\)) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[11]~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[843]~846_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[843]~513_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[11]~9\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[12]~10_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[12]~11\);

-- Location: LCCOMB_X18_Y16_N22
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[13]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[13]~12_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[12]~11\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[844]~512_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[844]~698_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[12]~11\ & 
-- ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[844]~512_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[844]~698_combout\)))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[13]~13\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[12]~11\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[844]~512_combout\) 
-- # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[844]~698_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[844]~512_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[844]~698_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[12]~11\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[13]~12_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[13]~13\);

-- Location: LCCOMB_X18_Y16_N24
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[14]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[14]~14_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[845]~511_combout\ & 
-- (((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[13]~13\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[845]~511_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[845]~845_combout\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[13]~13\)) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[845]~845_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[13]~13\) # 
-- (GND)))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[14]~15\ = CARRY(((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[845]~511_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[845]~845_combout\)) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[13]~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[845]~511_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[845]~845_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[13]~13\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[14]~14_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[14]~15\);

-- Location: LCCOMB_X18_Y16_N26
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[15]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[15]~16_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[14]~15\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[846]~510_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[846]~844_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[14]~15\ & 
-- ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[846]~510_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[846]~844_combout\)))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[15]~17\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[14]~15\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[846]~510_combout\) 
-- # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[846]~844_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[846]~510_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[846]~844_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[14]~15\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[15]~16_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[15]~17\);

-- Location: LCCOMB_X18_Y16_N28
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[16]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[16]~18_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[15]~17\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[847]~509_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[847]~697_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[15]~17\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[847]~509_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[847]~697_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[16]~19\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[847]~509_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[847]~697_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[15]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[847]~509_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[847]~697_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[15]~17\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[16]~18_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[16]~19\);

-- Location: LCCOMB_X18_Y16_N30
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[17]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[17]~20_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[16]~19\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[848]~508_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[848]~843_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[16]~19\ & 
-- ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[848]~508_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[848]~843_combout\)))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[17]~21\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[16]~19\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[848]~508_combout\) 
-- # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[848]~843_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[848]~508_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[848]~843_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[16]~19\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[17]~20_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[17]~21\);

-- Location: LCCOMB_X18_Y15_N0
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[18]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[18]~22_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[17]~21\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[849]~507_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[849]~842_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[17]~21\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[849]~507_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[849]~842_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[18]~23\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[849]~507_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[849]~842_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[17]~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[849]~507_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[849]~842_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[17]~21\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[18]~22_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[18]~23\);

-- Location: LCCOMB_X18_Y15_N2
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[19]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[19]~24_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[18]~23\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[850]~696_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[850]~506_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[18]~23\ & 
-- ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[850]~696_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[850]~506_combout\)))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[19]~25\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[18]~23\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[850]~696_combout\) 
-- # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[850]~506_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[850]~696_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[850]~506_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[18]~23\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[19]~24_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[19]~25\);

-- Location: LCCOMB_X18_Y15_N4
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[20]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[20]~26_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[851]~841_combout\ & 
-- (((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[19]~25\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[851]~841_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[851]~505_combout\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[19]~25\)) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[851]~505_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[19]~25\) # 
-- (GND)))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[20]~27\ = CARRY(((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[851]~841_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[851]~505_combout\)) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[19]~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[851]~841_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[851]~505_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[19]~25\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[20]~26_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[20]~27\);

-- Location: LCCOMB_X18_Y15_N6
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[21]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[21]~28_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[20]~27\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[852]~840_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[852]~504_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[20]~27\ & 
-- ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[852]~840_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[852]~504_combout\)))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[21]~29\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[20]~27\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[852]~840_combout\) 
-- # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[852]~504_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[852]~840_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[852]~504_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[20]~27\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[21]~28_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[21]~29\);

-- Location: LCCOMB_X18_Y15_N8
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[22]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[22]~30_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[853]~503_combout\ & 
-- (((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[21]~29\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[853]~503_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[853]~695_combout\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[21]~29\)) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[853]~695_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[21]~29\) # 
-- (GND)))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[22]~31\ = CARRY(((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[853]~503_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[853]~695_combout\)) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[21]~29\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[853]~503_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[853]~695_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[21]~29\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[22]~30_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[22]~31\);

-- Location: LCCOMB_X18_Y15_N10
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[23]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[23]~32_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[22]~31\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[854]~502_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[854]~839_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[22]~31\ & 
-- ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[854]~502_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[854]~839_combout\)))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[23]~33\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[22]~31\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[854]~502_combout\) 
-- # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[854]~839_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[854]~502_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[854]~839_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[22]~31\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[23]~32_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[23]~33\);

-- Location: LCCOMB_X18_Y15_N12
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[24]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[24]~34_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[23]~33\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[855]~838_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[855]~501_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[23]~33\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[855]~838_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[855]~501_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[24]~35\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[855]~838_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[855]~501_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[23]~33\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[855]~838_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[855]~501_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[23]~33\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[24]~34_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[24]~35\);

-- Location: LCCOMB_X18_Y15_N14
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[25]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[25]~36_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[24]~35\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[856]~694_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[856]~500_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[24]~35\ & 
-- ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[856]~694_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[856]~500_combout\)))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[25]~37\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[24]~35\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[856]~694_combout\) 
-- # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[856]~500_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[856]~694_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[856]~500_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[24]~35\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[25]~36_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[25]~37\);

-- Location: LCCOMB_X18_Y15_N16
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[26]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[26]~38_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[25]~37\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[857]~837_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[857]~499_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[25]~37\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[857]~837_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[857]~499_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[26]~39\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[857]~837_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[857]~499_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[25]~37\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[857]~837_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[857]~499_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[25]~37\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[26]~38_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[26]~39\);

-- Location: LCCOMB_X18_Y15_N18
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[27]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[27]~40_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[26]~39\ & 
-- ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[858]~836_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[858]~498_combout\))))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[26]~39\ & 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[858]~836_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[858]~498_combout\) # (GND))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[27]~41\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[858]~836_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[858]~498_combout\) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[26]~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[858]~836_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[858]~498_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[26]~39\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[27]~40_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[27]~41\);

-- Location: LCCOMB_X18_Y15_N20
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~42_combout\ = !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[27]~41\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[27]~41\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~42_combout\);

-- Location: LCCOMB_X17_Y15_N28
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[891]~519\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[891]~519_combout\ = (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~42_combout\ & 
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[27]~40_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~42_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[27]~40_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[891]~519_combout\);

-- Location: LCCOMB_X17_Y15_N24
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[891]~702\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[891]~702_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~42_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[858]~836_combout\) # 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[26]~38_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[26]~38_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[858]~836_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~42_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~40_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[891]~702_combout\);

-- Location: LCCOMB_X17_Y15_N26
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[890]~703\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[890]~703_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~42_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[857]~837_combout\) # 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[25]~36_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[25]~36_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[857]~837_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~42_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~40_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[890]~703_combout\);

-- Location: LCCOMB_X17_Y15_N30
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[890]~520\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[890]~520_combout\ = (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~42_combout\ & 
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[26]~38_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~42_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[26]~38_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[890]~520_combout\);

-- Location: LCCOMB_X13_Y15_N26
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[889]~704\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[889]~704_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~42_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[856]~694_combout\) # 
-- ((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~40_combout\ & \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[24]~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[856]~694_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~40_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~42_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[24]~34_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[889]~704_combout\);

-- Location: LCCOMB_X18_Y15_N28
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[889]~521\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[889]~521_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[25]~36_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~42_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[25]~36_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~42_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[889]~521_combout\);

-- Location: LCCOMB_X16_Y15_N0
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[888]~705\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[888]~705_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~42_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[855]~838_combout\) # 
-- ((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~40_combout\ & \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[23]~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[855]~838_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~40_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[23]~32_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~42_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[888]~705_combout\);

-- Location: LCCOMB_X21_Y15_N12
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[888]~522\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[888]~522_combout\ = (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~42_combout\ & 
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[24]~34_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~42_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[24]~34_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[888]~522_combout\);

-- Location: LCCOMB_X17_Y12_N24
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[887]~523\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[887]~523_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[23]~32_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~42_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[23]~32_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~42_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[887]~523_combout\);

-- Location: LCCOMB_X17_Y11_N8
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[887]~706\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[887]~706_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~42_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[854]~839_combout\) # 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[22]~30_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[22]~30_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~40_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[854]~839_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~42_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[887]~706_combout\);

-- Location: LCCOMB_X13_Y13_N30
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[886]~707\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[886]~707_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~42_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[853]~695_combout\) # 
-- ((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~40_combout\ & \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[21]~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~40_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[853]~695_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[21]~28_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~42_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[886]~707_combout\);

-- Location: LCCOMB_X17_Y12_N18
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[886]~524\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[886]~524_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[22]~30_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~42_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[22]~30_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~42_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[886]~524_combout\);

-- Location: LCCOMB_X16_Y15_N10
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[885]~525\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[885]~525_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[21]~28_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~42_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[21]~28_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~42_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[885]~525_combout\);

-- Location: LCCOMB_X17_Y11_N30
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[885]~708\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[885]~708_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~42_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[852]~840_combout\) # 
-- ((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~40_combout\ & \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[20]~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~40_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[852]~840_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[20]~26_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~42_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[885]~708_combout\);

-- Location: LCCOMB_X18_Y17_N18
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[884]~709\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[884]~709_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~42_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[851]~841_combout\) # 
-- ((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~40_combout\ & \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[19]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[851]~841_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~40_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~42_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[19]~24_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[884]~709_combout\);

-- Location: LCCOMB_X16_Y15_N20
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[884]~526\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[884]~526_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[20]~26_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~42_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[20]~26_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~42_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[884]~526_combout\);

-- Location: LCCOMB_X16_Y15_N2
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[883]~527\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[883]~527_combout\ = (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~42_combout\ & 
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[19]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~42_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[19]~24_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[883]~527_combout\);

-- Location: LCCOMB_X14_Y15_N4
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[883]~710\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[883]~710_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~42_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[850]~696_combout\) # 
-- ((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~40_combout\ & \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[18]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[850]~696_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~40_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[18]~22_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~42_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[883]~710_combout\);

-- Location: LCCOMB_X16_Y13_N0
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[882]~711\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[882]~711_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~42_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[849]~842_combout\) # 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[17]~20_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[849]~842_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[17]~20_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~40_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~42_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[882]~711_combout\);

-- Location: LCCOMB_X14_Y15_N18
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[882]~528\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[882]~528_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[18]~22_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~42_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[18]~22_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~42_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[882]~528_combout\);

-- Location: LCCOMB_X16_Y11_N24
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[881]~712\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[881]~712_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~42_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[848]~843_combout\) # 
-- ((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~40_combout\ & \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[16]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~40_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[848]~843_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~42_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[16]~18_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[881]~712_combout\);

-- Location: LCCOMB_X18_Y16_N6
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[881]~529\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[881]~529_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[17]~20_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~42_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[17]~20_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~42_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[881]~529_combout\);

-- Location: LCCOMB_X16_Y12_N2
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[880]~713\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[880]~713_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~42_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[847]~697_combout\) # 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[15]~16_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[15]~16_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[847]~697_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~40_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~42_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[880]~713_combout\);

-- Location: LCCOMB_X18_Y16_N8
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[880]~530\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[880]~530_combout\ = (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~42_combout\ & 
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[16]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~42_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[16]~18_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[880]~530_combout\);

-- Location: LCCOMB_X18_Y16_N2
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[879]~531\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[879]~531_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[15]~16_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~42_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[15]~16_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~42_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[879]~531_combout\);

-- Location: LCCOMB_X19_Y14_N26
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[879]~714\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[879]~714_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~42_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[846]~844_combout\) # 
-- ((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~40_combout\ & \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[14]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~40_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[846]~844_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[14]~14_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~42_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[879]~714_combout\);

-- Location: LCCOMB_X16_Y12_N12
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[878]~715\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[878]~715_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~42_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[845]~845_combout\) # 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[13]~12_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[13]~12_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~40_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[845]~845_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~42_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[878]~715_combout\);

-- Location: LCCOMB_X17_Y16_N8
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[878]~532\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[878]~532_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[14]~14_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~42_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[14]~14_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~42_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[878]~532_combout\);

-- Location: LCCOMB_X18_Y16_N4
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[877]~533\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[877]~533_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[13]~12_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~42_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[13]~12_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~42_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[877]~533_combout\);

-- Location: LCCOMB_X19_Y14_N24
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[877]~716\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[877]~716_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~42_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[844]~698_combout\) # 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[12]~10_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[12]~10_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~40_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[844]~698_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~42_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[877]~716_combout\);

-- Location: LCCOMB_X19_Y17_N28
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[876]~717\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[876]~717_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~42_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[843]~846_combout\) # 
-- ((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~40_combout\ & \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[11]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~40_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[11]~8_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~42_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[843]~846_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[876]~717_combout\);

-- Location: LCCOMB_X17_Y16_N2
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[876]~534\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[876]~534_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[12]~10_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~42_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[12]~10_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~42_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[876]~534_combout\);

-- Location: LCCOMB_X13_Y14_N0
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[875]~718\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[875]~718_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~42_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[842]~847_combout\) # 
-- ((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~40_combout\ & \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[10]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[842]~847_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~40_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[10]~6_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~42_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[875]~718_combout\);

-- Location: LCCOMB_X17_Y16_N0
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[875]~535\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[875]~535_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[11]~8_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~42_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[11]~8_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~42_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[875]~535_combout\);

-- Location: LCCOMB_X16_Y16_N14
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[874]~536\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[874]~536_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[10]~6_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~42_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[10]~6_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~42_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[874]~536_combout\);

-- Location: LCCOMB_X14_Y16_N18
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[874]~719\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[874]~719_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~42_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[841]~699_combout\) # 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[9]~4_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[9]~4_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~40_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[841]~699_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~42_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[874]~719_combout\);

-- Location: LCCOMB_X14_Y16_N16
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[873]~720\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[873]~720_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~42_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[840]~848_combout\) # 
-- ((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~40_combout\ & \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[8]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~40_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[8]~2_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[840]~848_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~42_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[873]~720_combout\);

-- Location: LCCOMB_X16_Y16_N24
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[873]~537\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[873]~537_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[9]~4_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~42_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[9]~4_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~42_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[873]~537_combout\);

-- Location: LCCOMB_X17_Y12_N16
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[872]~538\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[872]~538_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[8]~2_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~42_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[8]~2_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~42_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[872]~538_combout\);

-- Location: LCCOMB_X14_Y12_N26
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[872]~849\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[872]~849_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~42_combout\ & 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~40_combout\ & (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[12]~94_combout\)) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~40_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[7]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~40_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[12]~94_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[7]~0_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~42_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[872]~849_combout\);

-- Location: LCCOMB_X16_Y16_N12
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[871]~540\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[871]~540_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[7]~0_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~42_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[7]~0_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~42_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[871]~540_combout\);

-- Location: LCCOMB_X16_Y16_N6
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[871]~539\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[871]~539_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~42_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[838]~700_combout\) # 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[838]~701_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[838]~700_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[838]~701_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~42_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[871]~539_combout\);

-- Location: LCCOMB_X17_Y12_N30
\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[10]~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[10]~78_combout\ = \cont|clock2Hz|Add0~20_combout\ $ (((\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[8]~61_combout\ & (\cont|clock2Hz|Add0~18_combout\)) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[8]~61_combout\ & ((\cont|clock2Hz|Add0~62_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add0~18_combout\,
	datab => \cont|clock2Hz|Add0~62_combout\,
	datac => \cont|clock2Hz|Add0~20_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[8]~61_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[10]~78_combout\);

-- Location: LCCOMB_X16_Y15_N22
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[804]~542\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[804]~542_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[10]~78_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~38_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[10]~78_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~38_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[804]~542_combout\);

-- Location: LCCOMB_X16_Y15_N12
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[804]~541\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[804]~541_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[10]~78_combout\ & \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~38_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[10]~78_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~38_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[804]~541_combout\);

-- Location: LCCOMB_X16_Y15_N4
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[5]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[5]~42_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[804]~542_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[804]~541_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[804]~542_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[804]~541_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[5]~42_combout\);

-- Location: LCCOMB_X16_Y15_N8
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[870]~850\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[870]~850_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~42_combout\ & 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~40_combout\ & (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[10]~78_combout\)) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~40_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[5]~42_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[10]~78_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~40_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[5]~42_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~42_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[870]~850_combout\);

-- Location: LCCOMB_X16_Y15_N18
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[870]~851\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[870]~851_combout\ = (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~42_combout\ & 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~40_combout\ & (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[10]~78_combout\)) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~40_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[5]~42_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[10]~78_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~40_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[5]~42_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~42_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[870]~851_combout\);

-- Location: LCCOMB_X17_Y16_N10
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[7]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[7]~0_combout\ = (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[870]~850_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[870]~851_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[7]~1\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[870]~850_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[870]~851_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[870]~850_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[870]~851_combout\,
	datad => VCC,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[7]~0_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[7]~1\);

-- Location: LCCOMB_X17_Y16_N12
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[8]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[8]~2_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[7]~1\ & (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[871]~540_combout\) # 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[871]~539_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[7]~1\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[871]~540_combout\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[871]~539_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[8]~3\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[871]~540_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[871]~539_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[7]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[871]~540_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[871]~539_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[7]~1\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[8]~2_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[8]~3\);

-- Location: LCCOMB_X17_Y16_N14
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[9]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[9]~4_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[8]~3\ & ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[872]~538_combout\) # 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[872]~849_combout\))))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[8]~3\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[872]~538_combout\) # 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[872]~849_combout\) # (GND))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[9]~5\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[872]~538_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[872]~849_combout\) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[8]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[872]~538_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[872]~849_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[8]~3\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[9]~4_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[9]~5\);

-- Location: LCCOMB_X17_Y16_N16
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[10]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[10]~6_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[9]~5\ & (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[873]~720_combout\) # 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[873]~537_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[9]~5\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[873]~720_combout\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[873]~537_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[10]~7\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[873]~720_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[873]~537_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[9]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[873]~720_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[873]~537_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[9]~5\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[10]~6_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[10]~7\);

-- Location: LCCOMB_X17_Y16_N18
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[11]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[11]~8_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[10]~7\ & ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[874]~536_combout\) 
-- # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[874]~719_combout\))))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[10]~7\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[874]~536_combout\) # 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[874]~719_combout\) # (GND))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[11]~9\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[874]~536_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[874]~719_combout\) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[10]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[874]~536_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[874]~719_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[10]~7\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[11]~8_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[11]~9\);

-- Location: LCCOMB_X17_Y16_N20
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[12]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[12]~10_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[875]~718_combout\ & 
-- (((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[11]~9\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[875]~718_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[875]~535_combout\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[11]~9\)) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[875]~535_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[11]~9\) # 
-- (GND)))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[12]~11\ = CARRY(((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[875]~718_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[875]~535_combout\)) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[11]~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[875]~718_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[875]~535_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[11]~9\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[12]~10_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[12]~11\);

-- Location: LCCOMB_X17_Y16_N22
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[13]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[13]~12_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[12]~11\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[876]~717_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[876]~534_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[12]~11\ & 
-- ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[876]~717_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[876]~534_combout\)))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[13]~13\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[12]~11\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[876]~717_combout\) 
-- # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[876]~534_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[876]~717_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[876]~534_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[12]~11\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[13]~12_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[13]~13\);

-- Location: LCCOMB_X17_Y16_N24
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[14]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[14]~14_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[877]~533_combout\ & 
-- (((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[13]~13\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[877]~533_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[877]~716_combout\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[13]~13\)) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[877]~716_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[13]~13\) # 
-- (GND)))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[14]~15\ = CARRY(((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[877]~533_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[877]~716_combout\)) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[13]~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[877]~533_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[877]~716_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[13]~13\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[14]~14_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[14]~15\);

-- Location: LCCOMB_X17_Y16_N26
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[15]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[15]~16_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[14]~15\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[878]~715_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[878]~532_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[14]~15\ & 
-- ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[878]~715_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[878]~532_combout\)))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[15]~17\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[14]~15\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[878]~715_combout\) 
-- # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[878]~532_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[878]~715_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[878]~532_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[14]~15\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[15]~16_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[15]~17\);

-- Location: LCCOMB_X17_Y16_N28
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[16]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[16]~18_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[15]~17\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[879]~531_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[879]~714_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[15]~17\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[879]~531_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[879]~714_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[16]~19\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[879]~531_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[879]~714_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[15]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[879]~531_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[879]~714_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[15]~17\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[16]~18_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[16]~19\);

-- Location: LCCOMB_X17_Y16_N30
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[17]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[17]~20_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[16]~19\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[880]~713_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[880]~530_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[16]~19\ & 
-- ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[880]~713_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[880]~530_combout\)))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[17]~21\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[16]~19\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[880]~713_combout\) 
-- # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[880]~530_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[880]~713_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[880]~530_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[16]~19\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[17]~20_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[17]~21\);

-- Location: LCCOMB_X17_Y15_N0
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[18]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[18]~22_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[17]~21\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[881]~712_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[881]~529_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[17]~21\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[881]~712_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[881]~529_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[18]~23\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[881]~712_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[881]~529_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[17]~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[881]~712_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[881]~529_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[17]~21\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[18]~22_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[18]~23\);

-- Location: LCCOMB_X17_Y15_N2
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[19]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[19]~24_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[18]~23\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[882]~711_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[882]~528_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[18]~23\ & 
-- ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[882]~711_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[882]~528_combout\)))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[19]~25\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[18]~23\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[882]~711_combout\) 
-- # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[882]~528_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[882]~711_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[882]~528_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[18]~23\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[19]~24_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[19]~25\);

-- Location: LCCOMB_X17_Y15_N4
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[20]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[20]~26_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[883]~527_combout\ & 
-- (((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[19]~25\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[883]~527_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[883]~710_combout\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[19]~25\)) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[883]~710_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[19]~25\) # 
-- (GND)))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[20]~27\ = CARRY(((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[883]~527_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[883]~710_combout\)) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[19]~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[883]~527_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[883]~710_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[19]~25\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[20]~26_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[20]~27\);

-- Location: LCCOMB_X17_Y15_N6
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[21]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[21]~28_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[20]~27\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[884]~709_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[884]~526_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[20]~27\ & 
-- ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[884]~709_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[884]~526_combout\)))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[21]~29\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[20]~27\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[884]~709_combout\) 
-- # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[884]~526_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[884]~709_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[884]~526_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[20]~27\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[21]~28_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[21]~29\);

-- Location: LCCOMB_X17_Y15_N8
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[22]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[22]~30_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[885]~525_combout\ & 
-- (((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[21]~29\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[885]~525_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[885]~708_combout\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[21]~29\)) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[885]~708_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[21]~29\) # 
-- (GND)))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[22]~31\ = CARRY(((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[885]~525_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[885]~708_combout\)) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[21]~29\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[885]~525_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[885]~708_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[21]~29\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[22]~30_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[22]~31\);

-- Location: LCCOMB_X17_Y15_N10
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[23]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[23]~32_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[22]~31\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[886]~707_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[886]~524_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[22]~31\ & 
-- ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[886]~707_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[886]~524_combout\)))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[23]~33\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[22]~31\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[886]~707_combout\) 
-- # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[886]~524_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[886]~707_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[886]~524_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[22]~31\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[23]~32_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[23]~33\);

-- Location: LCCOMB_X17_Y15_N12
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[24]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[24]~34_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[23]~33\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[887]~523_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[887]~706_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[23]~33\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[887]~523_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[887]~706_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[24]~35\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[887]~523_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[887]~706_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[23]~33\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[887]~523_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[887]~706_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[23]~33\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[24]~34_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[24]~35\);

-- Location: LCCOMB_X17_Y15_N14
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[25]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[25]~36_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[24]~35\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[888]~705_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[888]~522_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[24]~35\ & 
-- ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[888]~705_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[888]~522_combout\)))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[25]~37\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[24]~35\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[888]~705_combout\) 
-- # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[888]~522_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[888]~705_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[888]~522_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[24]~35\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[25]~36_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[25]~37\);

-- Location: LCCOMB_X17_Y15_N16
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[26]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[26]~38_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[25]~37\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[889]~704_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[889]~521_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[25]~37\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[889]~704_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[889]~521_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[26]~39\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[889]~704_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[889]~521_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[25]~37\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[889]~704_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[889]~521_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[25]~37\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[26]~38_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[26]~39\);

-- Location: LCCOMB_X17_Y15_N18
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[27]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[27]~40_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[26]~39\ & 
-- ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[890]~703_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[890]~520_combout\))))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[26]~39\ & 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[890]~703_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[890]~520_combout\) # (GND))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[27]~41\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[890]~703_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[890]~520_combout\) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[26]~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[890]~703_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[890]~520_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[26]~39\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[27]~40_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[27]~41\);

-- Location: LCCOMB_X17_Y15_N20
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[28]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[28]~42_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[27]~41\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[891]~519_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[891]~702_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[27]~41\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[891]~519_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[891]~702_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[28]~43\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[891]~519_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[891]~702_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[27]~41\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[891]~519_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[891]~702_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[27]~41\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[28]~42_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[28]~43\);

-- Location: LCCOMB_X17_Y15_N22
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~44_combout\ = \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[28]~43\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[28]~43\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~44_combout\);

-- Location: LCCOMB_X12_Y15_N28
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[924]~543\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[924]~543_combout\ = (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~44_combout\ & 
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[28]~42_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~44_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[28]~42_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[924]~543_combout\);

-- Location: LCCOMB_X12_Y15_N24
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[924]~721\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[924]~721_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~44_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[891]~702_combout\) # 
-- ((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~42_combout\ & \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[27]~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~42_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[891]~702_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[27]~40_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~44_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[924]~721_combout\);

-- Location: LCCOMB_X12_Y15_N30
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[923]~544\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[923]~544_combout\ = (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~44_combout\ & 
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[27]~40_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~44_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[27]~40_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[923]~544_combout\);

-- Location: LCCOMB_X12_Y15_N26
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[923]~722\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[923]~722_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~44_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[890]~703_combout\) # 
-- ((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~42_combout\ & \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[26]~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~42_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[26]~38_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[890]~703_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~44_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[923]~722_combout\);

-- Location: LCCOMB_X13_Y15_N24
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[922]~723\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[922]~723_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~44_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[889]~704_combout\) # 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[25]~36_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[889]~704_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[25]~36_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~42_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~44_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[922]~723_combout\);

-- Location: LCCOMB_X13_Y15_N28
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[922]~545\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[922]~545_combout\ = (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~44_combout\ & 
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[26]~38_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~44_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[26]~38_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[922]~545_combout\);

-- Location: LCCOMB_X14_Y15_N8
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[921]~546\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[921]~546_combout\ = (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~44_combout\ & 
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[25]~36_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~44_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[25]~36_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[921]~546_combout\);

-- Location: LCCOMB_X16_Y15_N26
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[921]~724\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[921]~724_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~44_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[888]~705_combout\) # 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[24]~34_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[24]~34_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[888]~705_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~42_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~44_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[921]~724_combout\);

-- Location: LCCOMB_X17_Y11_N12
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[920]~725\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[920]~725_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~44_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[887]~706_combout\) # 
-- ((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~42_combout\ & \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[23]~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~42_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[887]~706_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[23]~32_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~44_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[920]~725_combout\);

-- Location: LCCOMB_X16_Y15_N16
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[920]~547\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[920]~547_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[24]~34_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~44_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[24]~34_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~44_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[920]~547_combout\);

-- Location: LCCOMB_X13_Y15_N6
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[919]~548\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[919]~548_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[23]~32_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~44_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[23]~32_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~44_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[919]~548_combout\);

-- Location: LCCOMB_X13_Y13_N12
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[919]~726\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[919]~726_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~44_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[886]~707_combout\) # 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[22]~30_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[22]~30_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~42_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[886]~707_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~44_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[919]~726_combout\);

-- Location: LCCOMB_X11_Y15_N16
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[918]~549\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[918]~549_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[22]~30_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~44_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[22]~30_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~44_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[918]~549_combout\);

-- Location: LCCOMB_X17_Y11_N22
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[918]~727\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[918]~727_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~44_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[885]~708_combout\) # 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[21]~28_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[21]~28_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~42_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[885]~708_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~44_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[918]~727_combout\);

-- Location: LCCOMB_X14_Y15_N14
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[917]~550\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[917]~550_combout\ = (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~44_combout\ & 
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[21]~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~44_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[21]~28_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[917]~550_combout\);

-- Location: LCCOMB_X13_Y13_N2
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[917]~728\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[917]~728_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~44_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[884]~709_combout\) # 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[20]~26_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[20]~26_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~42_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[884]~709_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~44_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[917]~728_combout\);

-- Location: LCCOMB_X13_Y15_N2
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[916]~729\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[916]~729_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~44_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[883]~710_combout\) # 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[19]~24_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[883]~710_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[19]~24_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~42_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~44_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[916]~729_combout\);

-- Location: LCCOMB_X13_Y15_N0
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[916]~551\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[916]~551_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[20]~26_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~44_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[20]~26_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~44_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[916]~551_combout\);

-- Location: LCCOMB_X13_Y15_N18
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[915]~552\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[915]~552_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[19]~24_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~44_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[19]~24_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~44_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[915]~552_combout\);

-- Location: LCCOMB_X16_Y13_N22
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[915]~730\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[915]~730_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~44_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[882]~711_combout\) # 
-- ((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~42_combout\ & \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[18]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~42_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[882]~711_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[18]~22_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~44_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[915]~730_combout\);

-- Location: LCCOMB_X13_Y15_N4
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[914]~553\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[914]~553_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[18]~22_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~44_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[18]~22_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~44_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[914]~553_combout\);

-- Location: LCCOMB_X16_Y11_N6
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[914]~731\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[914]~731_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~44_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[881]~712_combout\) # 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[17]~20_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[17]~20_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[881]~712_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~42_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~44_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[914]~731_combout\);

-- Location: LCCOMB_X17_Y16_N6
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[913]~554\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[913]~554_combout\ = (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~44_combout\ & 
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[17]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~44_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[17]~20_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[913]~554_combout\);

-- Location: LCCOMB_X16_Y12_N26
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[913]~732\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[913]~732_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~44_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[880]~713_combout\) # 
-- ((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~42_combout\ & \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[16]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~42_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[880]~713_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[16]~18_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~44_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[913]~732_combout\);

-- Location: LCCOMB_X17_Y16_N4
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[912]~555\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[912]~555_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[16]~18_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~44_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[16]~18_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~44_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[912]~555_combout\);

-- Location: LCCOMB_X19_Y14_N18
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[912]~733\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[912]~733_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~44_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[879]~714_combout\) # 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[15]~16_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[15]~16_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~42_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[879]~714_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~44_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[912]~733_combout\);

-- Location: LCCOMB_X16_Y12_N8
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[911]~734\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[911]~734_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~44_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[878]~715_combout\) # 
-- ((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~42_combout\ & \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[14]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[878]~715_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~42_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[14]~14_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~44_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[911]~734_combout\);

-- Location: LCCOMB_X12_Y16_N0
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[911]~556\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[911]~556_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[15]~16_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~44_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[15]~16_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~44_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[911]~556_combout\);

-- Location: LCCOMB_X19_Y14_N8
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[910]~735\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[910]~735_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~44_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[877]~716_combout\) # 
-- ((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~42_combout\ & \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[13]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~42_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[877]~716_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[13]~12_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~44_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[910]~735_combout\);

-- Location: LCCOMB_X12_Y16_N2
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[910]~557\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[910]~557_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[14]~14_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~44_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[14]~14_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~44_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[910]~557_combout\);

-- Location: LCCOMB_X13_Y16_N6
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[909]~736\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[909]~736_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~44_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[876]~717_combout\) # 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[12]~10_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[12]~10_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~42_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[876]~717_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~44_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[909]~736_combout\);

-- Location: LCCOMB_X13_Y16_N12
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[909]~558\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[909]~558_combout\ = (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~44_combout\ & 
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[13]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~44_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[13]~12_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[909]~558_combout\);

-- Location: LCCOMB_X13_Y16_N30
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[908]~559\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[908]~559_combout\ = (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~44_combout\ & 
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[12]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~44_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[12]~10_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[908]~559_combout\);

-- Location: LCCOMB_X13_Y14_N6
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[908]~737\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[908]~737_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~44_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[875]~718_combout\) # 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[11]~8_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[11]~8_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~42_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~44_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[875]~718_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[908]~737_combout\);

-- Location: LCCOMB_X13_Y16_N4
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[907]~560\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[907]~560_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[11]~8_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~44_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[11]~8_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~44_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[907]~560_combout\);

-- Location: LCCOMB_X13_Y16_N24
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[907]~738\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[907]~738_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~44_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[874]~719_combout\) # 
-- ((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~42_combout\ & \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[10]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~42_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[874]~719_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[10]~6_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~44_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[907]~738_combout\);

-- Location: LCCOMB_X14_Y16_N14
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[906]~739\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[906]~739_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~44_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[873]~720_combout\) # 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[9]~4_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[9]~4_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~42_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~44_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[873]~720_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[906]~739_combout\);

-- Location: LCCOMB_X13_Y16_N14
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[906]~561\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[906]~561_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[10]~6_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~44_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[10]~6_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~44_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[906]~561_combout\);

-- Location: LCCOMB_X14_Y12_N22
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[905]~740\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[905]~740_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~44_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[872]~849_combout\) # 
-- ((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~42_combout\ & \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[8]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[872]~849_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~42_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[8]~2_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~44_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[905]~740_combout\);

-- Location: LCCOMB_X13_Y16_N8
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[905]~562\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[905]~562_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[9]~4_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~44_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[9]~4_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~44_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[905]~562_combout\);

-- Location: LCCOMB_X16_Y16_N22
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[904]~563\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[904]~563_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[8]~2_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~44_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[8]~2_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~44_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[904]~563_combout\);

-- Location: LCCOMB_X16_Y16_N18
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[904]~741\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[904]~741_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~44_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[871]~539_combout\) # 
-- ((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~42_combout\ & \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[7]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~42_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[7]~0_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~44_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[871]~539_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[904]~741_combout\);

-- Location: LCCOMB_X13_Y16_N2
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[903]~565\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[903]~565_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[7]~0_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~44_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[7]~0_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~44_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[903]~565_combout\);

-- Location: LCCOMB_X16_Y15_N30
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[903]~564\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[903]~564_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~44_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[870]~851_combout\) # 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[870]~850_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[870]~851_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[870]~850_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~44_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[903]~564_combout\);

-- Location: LCCOMB_X12_Y14_N12
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[836]~566\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[836]~566_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~40_combout\ & (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[8]~61_combout\ $ 
-- (\cont|clock2Hz|Add0~62_combout\ $ (\cont|clock2Hz|Add0~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[8]~61_combout\,
	datab => \cont|clock2Hz|Add0~62_combout\,
	datac => \cont|clock2Hz|Add0~18_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~40_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[836]~566_combout\);

-- Location: LCCOMB_X12_Y14_N2
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[803]~567\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[803]~567_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~38_combout\ & (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[8]~61_combout\ $ 
-- (\cont|clock2Hz|Add0~62_combout\ $ (\cont|clock2Hz|Add0~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[8]~61_combout\,
	datab => \cont|clock2Hz|Add0~62_combout\,
	datac => \cont|clock2Hz|Add0~18_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~38_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[803]~567_combout\);

-- Location: LCCOMB_X12_Y14_N20
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[803]~568\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[803]~568_combout\ = (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~38_combout\ & (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[8]~61_combout\ $ 
-- (\cont|clock2Hz|Add0~62_combout\ $ (\cont|clock2Hz|Add0~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[8]~61_combout\,
	datab => \cont|clock2Hz|Add0~62_combout\,
	datac => \cont|clock2Hz|Add0~18_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~38_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[803]~568_combout\);

-- Location: LCCOMB_X12_Y14_N4
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[4]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[4]~44_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[803]~567_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[803]~568_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[803]~567_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[803]~568_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[4]~44_combout\);

-- Location: LCCOMB_X12_Y14_N18
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[836]~569\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[836]~569_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[4]~44_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~40_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[4]~44_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~40_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[836]~569_combout\);

-- Location: LCCOMB_X12_Y14_N26
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[5]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[5]~44_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[836]~566_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[836]~569_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[836]~566_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[836]~569_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[5]~44_combout\);

-- Location: LCCOMB_X12_Y14_N22
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[869]~742\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[869]~742_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~42_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[836]~566_combout\) # 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[4]~44_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[836]~566_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[4]~44_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~40_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~42_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[869]~742_combout\);

-- Location: LCCOMB_X12_Y14_N24
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[902]~743\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[902]~743_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~44_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[869]~742_combout\) # 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[5]~44_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[5]~44_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~42_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[869]~742_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~44_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[902]~743_combout\);

-- Location: LCCOMB_X12_Y14_N30
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[902]~744\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[902]~744_combout\ = (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~44_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[869]~742_combout\) # 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[5]~44_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[5]~44_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~42_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[869]~742_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~44_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[902]~744_combout\);

-- Location: LCCOMB_X12_Y16_N8
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[7]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[7]~0_combout\ = (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[902]~743_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[902]~744_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[7]~1\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[902]~743_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[902]~744_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[902]~743_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[902]~744_combout\,
	datad => VCC,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[7]~0_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[7]~1\);

-- Location: LCCOMB_X12_Y16_N10
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[8]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[8]~2_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[7]~1\ & (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[903]~565_combout\) # 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[903]~564_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[7]~1\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[903]~565_combout\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[903]~564_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[8]~3\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[903]~565_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[903]~564_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[7]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[903]~565_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[903]~564_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[7]~1\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[8]~2_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[8]~3\);

-- Location: LCCOMB_X12_Y16_N12
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[9]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[9]~4_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[8]~3\ & ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[904]~563_combout\) # 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[904]~741_combout\))))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[8]~3\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[904]~563_combout\) # 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[904]~741_combout\) # (GND))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[9]~5\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[904]~563_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[904]~741_combout\) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[8]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[904]~563_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[904]~741_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[8]~3\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[9]~4_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[9]~5\);

-- Location: LCCOMB_X12_Y16_N14
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[10]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[10]~6_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[9]~5\ & (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[905]~740_combout\) # 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[905]~562_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[9]~5\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[905]~740_combout\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[905]~562_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[10]~7\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[905]~740_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[905]~562_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[9]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[905]~740_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[905]~562_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[9]~5\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[10]~6_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[10]~7\);

-- Location: LCCOMB_X12_Y16_N16
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[11]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[11]~8_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[10]~7\ & ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[906]~739_combout\) 
-- # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[906]~561_combout\))))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[10]~7\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[906]~739_combout\) # 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[906]~561_combout\) # (GND))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[11]~9\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[906]~739_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[906]~561_combout\) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[10]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[906]~739_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[906]~561_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[10]~7\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[11]~8_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[11]~9\);

-- Location: LCCOMB_X12_Y16_N18
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[12]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[12]~10_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[907]~560_combout\ & 
-- (((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[11]~9\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[907]~560_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[907]~738_combout\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[11]~9\)) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[907]~738_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[11]~9\) # 
-- (GND)))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[12]~11\ = CARRY(((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[907]~560_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[907]~738_combout\)) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[11]~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[907]~560_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[907]~738_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[11]~9\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[12]~10_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[12]~11\);

-- Location: LCCOMB_X12_Y16_N20
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[13]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[13]~12_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[12]~11\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[908]~559_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[908]~737_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[12]~11\ & 
-- ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[908]~559_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[908]~737_combout\)))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[13]~13\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[12]~11\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[908]~559_combout\) 
-- # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[908]~737_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[908]~559_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[908]~737_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[12]~11\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[13]~12_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[13]~13\);

-- Location: LCCOMB_X12_Y16_N22
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[14]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[14]~14_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[909]~736_combout\ & 
-- (((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[13]~13\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[909]~736_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[909]~558_combout\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[13]~13\)) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[909]~558_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[13]~13\) # 
-- (GND)))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[14]~15\ = CARRY(((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[909]~736_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[909]~558_combout\)) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[13]~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[909]~736_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[909]~558_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[13]~13\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[14]~14_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[14]~15\);

-- Location: LCCOMB_X12_Y16_N24
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[15]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[15]~16_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[14]~15\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[910]~735_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[910]~557_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[14]~15\ & 
-- ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[910]~735_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[910]~557_combout\)))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[15]~17\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[14]~15\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[910]~735_combout\) 
-- # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[910]~557_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[910]~735_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[910]~557_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[14]~15\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[15]~16_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[15]~17\);

-- Location: LCCOMB_X12_Y16_N26
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[16]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[16]~18_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[15]~17\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[911]~734_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[911]~556_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[15]~17\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[911]~734_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[911]~556_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[16]~19\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[911]~734_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[911]~556_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[15]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[911]~734_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[911]~556_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[15]~17\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[16]~18_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[16]~19\);

-- Location: LCCOMB_X12_Y16_N28
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[17]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[17]~20_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[16]~19\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[912]~555_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[912]~733_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[16]~19\ & 
-- ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[912]~555_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[912]~733_combout\)))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[17]~21\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[16]~19\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[912]~555_combout\) 
-- # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[912]~733_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[912]~555_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[912]~733_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[16]~19\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[17]~20_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[17]~21\);

-- Location: LCCOMB_X12_Y16_N30
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[18]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[18]~22_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[17]~21\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[913]~554_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[913]~732_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[17]~21\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[913]~554_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[913]~732_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[18]~23\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[913]~554_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[913]~732_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[17]~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[913]~554_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[913]~732_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[17]~21\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[18]~22_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[18]~23\);

-- Location: LCCOMB_X12_Y15_N0
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[19]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[19]~24_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[18]~23\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[914]~553_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[914]~731_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[18]~23\ & 
-- ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[914]~553_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[914]~731_combout\)))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[19]~25\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[18]~23\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[914]~553_combout\) 
-- # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[914]~731_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[914]~553_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[914]~731_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[18]~23\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[19]~24_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[19]~25\);

-- Location: LCCOMB_X12_Y15_N2
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[20]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[20]~26_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[915]~552_combout\ & 
-- (((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[19]~25\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[915]~552_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[915]~730_combout\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[19]~25\)) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[915]~730_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[19]~25\) # 
-- (GND)))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[20]~27\ = CARRY(((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[915]~552_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[915]~730_combout\)) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[19]~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[915]~552_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[915]~730_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[19]~25\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[20]~26_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[20]~27\);

-- Location: LCCOMB_X12_Y15_N4
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[21]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[21]~28_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[20]~27\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[916]~729_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[916]~551_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[20]~27\ & 
-- ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[916]~729_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[916]~551_combout\)))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[21]~29\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[20]~27\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[916]~729_combout\) 
-- # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[916]~551_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[916]~729_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[916]~551_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[20]~27\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[21]~28_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[21]~29\);

-- Location: LCCOMB_X12_Y15_N6
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[22]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[22]~30_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[917]~550_combout\ & 
-- (((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[21]~29\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[917]~550_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[917]~728_combout\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[21]~29\)) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[917]~728_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[21]~29\) # 
-- (GND)))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[22]~31\ = CARRY(((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[917]~550_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[917]~728_combout\)) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[21]~29\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[917]~550_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[917]~728_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[21]~29\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[22]~30_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[22]~31\);

-- Location: LCCOMB_X12_Y15_N8
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[23]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[23]~32_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[22]~31\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[918]~549_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[918]~727_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[22]~31\ & 
-- ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[918]~549_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[918]~727_combout\)))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[23]~33\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[22]~31\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[918]~549_combout\) 
-- # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[918]~727_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[918]~549_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[918]~727_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[22]~31\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[23]~32_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[23]~33\);

-- Location: LCCOMB_X12_Y15_N10
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[24]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[24]~34_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[23]~33\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[919]~548_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[919]~726_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[23]~33\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[919]~548_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[919]~726_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[24]~35\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[919]~548_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[919]~726_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[23]~33\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[919]~548_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[919]~726_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[23]~33\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[24]~34_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[24]~35\);

-- Location: LCCOMB_X12_Y15_N12
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[25]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[25]~36_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[24]~35\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[920]~725_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[920]~547_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[24]~35\ & 
-- ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[920]~725_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[920]~547_combout\)))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[25]~37\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[24]~35\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[920]~725_combout\) 
-- # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[920]~547_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[920]~725_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[920]~547_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[24]~35\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[25]~36_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[25]~37\);

-- Location: LCCOMB_X12_Y15_N14
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[26]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[26]~38_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[25]~37\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[921]~546_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[921]~724_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[25]~37\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[921]~546_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[921]~724_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[26]~39\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[921]~546_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[921]~724_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[25]~37\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[921]~546_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[921]~724_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[25]~37\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[26]~38_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[26]~39\);

-- Location: LCCOMB_X12_Y15_N16
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[27]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[27]~40_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[26]~39\ & 
-- ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[922]~723_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[922]~545_combout\))))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[26]~39\ & 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[922]~723_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[922]~545_combout\) # (GND))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[27]~41\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[922]~723_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[922]~545_combout\) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[26]~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[922]~723_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[922]~545_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[26]~39\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[27]~40_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[27]~41\);

-- Location: LCCOMB_X12_Y15_N18
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[28]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[28]~42_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[27]~41\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[923]~544_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[923]~722_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[27]~41\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[923]~544_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[923]~722_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[28]~43\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[923]~544_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[923]~722_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[27]~41\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[923]~544_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[923]~722_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[27]~41\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[28]~42_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[28]~43\);

-- Location: LCCOMB_X12_Y15_N20
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[29]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[29]~44_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[28]~43\ & 
-- ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[924]~543_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[924]~721_combout\))))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[28]~43\ & 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[924]~543_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[924]~721_combout\) # (GND))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[29]~45\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[924]~543_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[924]~721_combout\) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[28]~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[924]~543_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[924]~721_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[28]~43\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[29]~44_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[29]~45\);

-- Location: LCCOMB_X12_Y15_N22
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~46_combout\ = !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[29]~45\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[29]~45\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~46_combout\);

-- Location: LCCOMB_X12_Y11_N26
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[957]~745\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[957]~745_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~46_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[924]~721_combout\) # 
-- ((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~44_combout\ & \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[28]~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~44_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[924]~721_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[28]~42_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~46_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[957]~745_combout\);

-- Location: LCCOMB_X12_Y11_N30
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[957]~570\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[957]~570_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[29]~44_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~46_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[29]~44_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~46_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[957]~570_combout\);

-- Location: LCCOMB_X11_Y15_N26
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[956]~571\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[956]~571_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[28]~42_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~46_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[28]~42_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~46_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[956]~571_combout\);

-- Location: LCCOMB_X14_Y11_N10
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[956]~746\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[956]~746_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~46_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[923]~722_combout\) # 
-- ((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~44_combout\ & \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[27]~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~44_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[27]~40_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[923]~722_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~46_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[956]~746_combout\);

-- Location: LCCOMB_X11_Y15_N8
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[955]~572\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[955]~572_combout\ = (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~46_combout\ & 
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[27]~40_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~46_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[27]~40_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[955]~572_combout\);

-- Location: LCCOMB_X13_Y15_N12
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[955]~747\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[955]~747_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~46_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[922]~723_combout\) # 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[26]~38_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[26]~38_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[922]~723_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~44_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~46_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[955]~747_combout\);

-- Location: LCCOMB_X11_Y11_N16
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[954]~573\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[954]~573_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[26]~38_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~46_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[26]~38_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~46_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[954]~573_combout\);

-- Location: LCCOMB_X16_Y15_N28
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[954]~748\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[954]~748_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~46_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[921]~724_combout\) # 
-- ((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~44_combout\ & \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[25]~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[921]~724_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~44_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[25]~36_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~46_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[954]~748_combout\);

-- Location: LCCOMB_X11_Y15_N14
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[953]~574\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[953]~574_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[25]~36_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~46_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[25]~36_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~46_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[953]~574_combout\);

-- Location: LCCOMB_X16_Y11_N20
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[953]~749\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[953]~749_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~46_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[920]~725_combout\) # 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[24]~34_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[24]~34_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[920]~725_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~46_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~44_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[953]~749_combout\);

-- Location: LCCOMB_X13_Y13_N20
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[952]~750\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[952]~750_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~46_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[919]~726_combout\) # 
-- ((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~44_combout\ & \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[23]~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~44_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[23]~32_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~46_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[919]~726_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[952]~750_combout\);

-- Location: LCCOMB_X11_Y15_N28
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[952]~575\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[952]~575_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[24]~34_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~46_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[24]~34_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~46_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[952]~575_combout\);

-- Location: LCCOMB_X11_Y11_N10
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[951]~576\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[951]~576_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[23]~32_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~46_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[23]~32_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~46_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[951]~576_combout\);

-- Location: LCCOMB_X17_Y11_N20
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[951]~751\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[951]~751_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~46_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[918]~727_combout\) # 
-- ((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~44_combout\ & \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[22]~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[918]~727_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~44_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[22]~30_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~46_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[951]~751_combout\);

-- Location: LCCOMB_X11_Y11_N0
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[950]~577\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[950]~577_combout\ = (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~46_combout\ & 
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[22]~30_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~46_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[22]~30_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[950]~577_combout\);

-- Location: LCCOMB_X13_Y13_N6
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[950]~752\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[950]~752_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~46_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[917]~728_combout\) # 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[21]~28_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[21]~28_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[917]~728_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~46_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~44_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[950]~752_combout\);

-- Location: LCCOMB_X11_Y11_N26
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[949]~578\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[949]~578_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[21]~28_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~46_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[21]~28_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~46_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[949]~578_combout\);

-- Location: LCCOMB_X13_Y15_N14
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[949]~753\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[949]~753_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~46_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[916]~729_combout\) # 
-- ((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~44_combout\ & \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[20]~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~44_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[916]~729_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[20]~26_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~46_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[949]~753_combout\);

-- Location: LCCOMB_X16_Y13_N20
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[948]~754\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[948]~754_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~46_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[915]~730_combout\) # 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[19]~24_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[19]~24_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~44_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[915]~730_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~46_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[948]~754_combout\);

-- Location: LCCOMB_X11_Y11_N24
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[948]~579\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[948]~579_combout\ = (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~46_combout\ & 
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[20]~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~46_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[20]~26_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[948]~579_combout\);

-- Location: LCCOMB_X11_Y11_N14
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[947]~580\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[947]~580_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[19]~24_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~46_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[19]~24_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~46_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[947]~580_combout\);

-- Location: LCCOMB_X16_Y11_N14
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[947]~755\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[947]~755_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~46_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[914]~731_combout\) # 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[18]~22_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[914]~731_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[18]~22_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~46_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~44_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[947]~755_combout\);

-- Location: LCCOMB_X12_Y16_N4
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[946]~581\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[946]~581_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[18]~22_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~46_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[18]~22_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~46_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[946]~581_combout\);

-- Location: LCCOMB_X16_Y12_N6
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[946]~756\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[946]~756_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~46_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[913]~732_combout\) # 
-- ((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~44_combout\ & \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[17]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~44_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[17]~20_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[913]~732_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~46_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[946]~756_combout\);

-- Location: LCCOMB_X12_Y16_N6
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[945]~582\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[945]~582_combout\ = (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~46_combout\ & 
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[17]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~46_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[17]~20_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[945]~582_combout\);

-- Location: LCCOMB_X19_Y14_N14
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[945]~757\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[945]~757_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~46_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[912]~733_combout\) # 
-- ((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~44_combout\ & \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[16]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[912]~733_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~44_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[16]~18_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~46_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[945]~757_combout\);

-- Location: LCCOMB_X16_Y12_N28
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[944]~758\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[944]~758_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~46_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[911]~734_combout\) # 
-- ((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~44_combout\ & \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[15]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~44_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[15]~16_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[911]~734_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~46_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[944]~758_combout\);

-- Location: LCCOMB_X12_Y12_N0
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[944]~583\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[944]~583_combout\ = (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~46_combout\ & 
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[16]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~46_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[16]~18_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[944]~583_combout\);

-- Location: LCCOMB_X19_Y14_N28
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[943]~759\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[943]~759_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~46_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[910]~735_combout\) # 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[14]~14_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[14]~14_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~44_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[910]~735_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~46_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[943]~759_combout\);

-- Location: LCCOMB_X12_Y12_N2
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[943]~584\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[943]~584_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[15]~16_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~46_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[15]~16_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~46_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[943]~584_combout\);

-- Location: LCCOMB_X11_Y12_N16
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[942]~585\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[942]~585_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[14]~14_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~46_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[14]~14_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~46_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[942]~585_combout\);

-- Location: LCCOMB_X13_Y16_N26
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[942]~760\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[942]~760_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~46_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[909]~736_combout\) # 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[13]~12_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[13]~12_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~44_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[909]~736_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~46_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[942]~760_combout\);

-- Location: LCCOMB_X13_Y14_N22
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[941]~586\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[941]~586_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[13]~12_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~46_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[13]~12_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~46_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[941]~586_combout\);

-- Location: LCCOMB_X13_Y14_N4
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[941]~761\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[941]~761_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~46_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[908]~737_combout\) # 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[12]~10_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[908]~737_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[12]~10_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~44_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~46_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[941]~761_combout\);

-- Location: LCCOMB_X13_Y16_N20
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[940]~762\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[940]~762_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~46_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[907]~738_combout\) # 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[11]~8_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[11]~8_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[907]~738_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~44_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~46_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[940]~762_combout\);

-- Location: LCCOMB_X13_Y16_N16
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[940]~587\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[940]~587_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[12]~10_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~46_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[12]~10_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~46_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[940]~587_combout\);

-- Location: LCCOMB_X14_Y16_N4
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[939]~763\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[939]~763_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~46_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[906]~739_combout\) # 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[10]~6_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[906]~739_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[10]~6_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~44_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~46_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[939]~763_combout\);

-- Location: LCCOMB_X11_Y12_N18
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[939]~588\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[939]~588_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[11]~8_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~46_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[11]~8_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~46_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[939]~588_combout\);

-- Location: LCCOMB_X14_Y12_N8
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[938]~764\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[938]~764_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~46_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[905]~740_combout\) # 
-- ((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~44_combout\ & \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[9]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[905]~740_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~44_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[9]~4_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~46_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[938]~764_combout\);

-- Location: LCCOMB_X11_Y12_N4
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[938]~589\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[938]~589_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[10]~6_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~46_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[10]~6_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~46_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[938]~589_combout\);

-- Location: LCCOMB_X16_Y16_N8
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[937]~765\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[937]~765_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~46_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[904]~741_combout\) # 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[8]~2_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[904]~741_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[8]~2_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~44_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~46_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[937]~765_combout\);

-- Location: LCCOMB_X11_Y16_N24
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[937]~590\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[937]~590_combout\ = (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~46_combout\ & 
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[9]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~46_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[9]~4_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[937]~590_combout\);

-- Location: LCCOMB_X16_Y15_N14
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[936]~766\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[936]~766_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~46_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[903]~564_combout\) # 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[7]~0_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[7]~0_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~44_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[903]~564_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~46_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[936]~766_combout\);

-- Location: LCCOMB_X11_Y16_N14
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[936]~591\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[936]~591_combout\ = (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~46_combout\ & 
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[8]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~46_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[8]~2_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[936]~591_combout\);

-- Location: LCCOMB_X12_Y14_N0
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[935]~592\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[935]~592_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~46_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[902]~743_combout\) # 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[902]~744_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[902]~743_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[902]~744_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~46_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[935]~592_combout\);

-- Location: LCCOMB_X11_Y12_N30
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[935]~593\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[935]~593_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[7]~0_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~46_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[7]~0_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~46_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[935]~593_combout\);

-- Location: LCCOMB_X22_Y13_N10
\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[8]~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[8]~79_combout\ = \cont|clock2Hz|Add0~16_combout\ $ (((\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[6]~60_combout\ & ((\cont|clock2Hz|Add0~14_combout\))) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[6]~60_combout\ & (\cont|clock2Hz|Add0~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011010100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add0~16_combout\,
	datab => \cont|clock2Hz|Add0~62_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[6]~60_combout\,
	datad => \cont|clock2Hz|Add0~14_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[8]~79_combout\);

-- Location: LCCOMB_X19_Y17_N22
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[802]~596\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[802]~596_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[8]~79_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~38_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[8]~79_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~38_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[802]~596_combout\);

-- Location: LCCOMB_X19_Y17_N24
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[802]~595\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[802]~595_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[8]~79_combout\ & \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~38_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[8]~79_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~38_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[802]~595_combout\);

-- Location: LCCOMB_X19_Y17_N4
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[3]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[3]~46_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[802]~596_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[802]~595_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[802]~596_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[802]~595_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[3]~46_combout\);

-- Location: LCCOMB_X13_Y17_N8
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[868]~852\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[868]~852_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~42_combout\ & 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~40_combout\ & (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[8]~79_combout\)) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~40_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[3]~46_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~42_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[8]~79_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[3]~46_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~40_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[868]~852_combout\);

-- Location: LCCOMB_X13_Y17_N6
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[835]~597\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[835]~597_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[3]~46_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~40_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[3]~46_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~40_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[835]~597_combout\);

-- Location: LCCOMB_X13_Y17_N20
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[835]~594\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[835]~594_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[8]~79_combout\ & \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~40_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[8]~79_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~40_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[835]~594_combout\);

-- Location: LCCOMB_X13_Y17_N16
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[4]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[4]~46_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[835]~597_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[835]~594_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[835]~597_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[835]~594_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[4]~46_combout\);

-- Location: LCCOMB_X13_Y17_N24
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[868]~598\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[868]~598_combout\ = (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~42_combout\ & 
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[4]~46_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~42_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[4]~46_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[868]~598_combout\);

-- Location: LCCOMB_X13_Y17_N22
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[5]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[5]~46_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[868]~852_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[868]~598_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[868]~852_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[868]~598_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[5]~46_combout\);

-- Location: LCCOMB_X13_Y17_N28
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[901]~767\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[901]~767_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~44_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[868]~852_combout\) # 
-- ((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~42_combout\ & \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[4]~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~42_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[868]~852_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~44_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[4]~46_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[901]~767_combout\);

-- Location: LCCOMB_X13_Y17_N18
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[934]~768\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[934]~768_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~46_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[901]~767_combout\) # 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[5]~46_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[5]~46_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[901]~767_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~44_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~46_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[934]~768_combout\);

-- Location: LCCOMB_X13_Y17_N12
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[934]~769\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[934]~769_combout\ = (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~46_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[901]~767_combout\) # 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[5]~46_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[5]~46_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[901]~767_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~44_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~46_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[934]~769_combout\);

-- Location: LCCOMB_X12_Y12_N8
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[7]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[7]~0_combout\ = (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[934]~768_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[934]~769_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[7]~1\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[934]~768_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[934]~769_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[934]~768_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[934]~769_combout\,
	datad => VCC,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[7]~0_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[7]~1\);

-- Location: LCCOMB_X12_Y12_N10
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[8]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[8]~2_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[7]~1\ & (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[935]~592_combout\) # 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[935]~593_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[7]~1\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[935]~592_combout\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[935]~593_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[8]~3\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[935]~592_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[935]~593_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[7]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[935]~592_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[935]~593_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[7]~1\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[8]~2_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[8]~3\);

-- Location: LCCOMB_X12_Y12_N12
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[9]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[9]~4_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[8]~3\ & ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[936]~766_combout\) # 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[936]~591_combout\))))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[8]~3\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[936]~766_combout\) # 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[936]~591_combout\) # (GND))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[9]~5\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[936]~766_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[936]~591_combout\) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[8]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[936]~766_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[936]~591_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[8]~3\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[9]~4_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[9]~5\);

-- Location: LCCOMB_X12_Y12_N14
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[10]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[10]~6_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[9]~5\ & (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[937]~765_combout\) # 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[937]~590_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[9]~5\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[937]~765_combout\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[937]~590_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[10]~7\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[937]~765_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[937]~590_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[9]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[937]~765_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[937]~590_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[9]~5\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[10]~6_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[10]~7\);

-- Location: LCCOMB_X12_Y12_N16
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[11]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[11]~8_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[10]~7\ & ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[938]~764_combout\) 
-- # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[938]~589_combout\))))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[10]~7\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[938]~764_combout\) # 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[938]~589_combout\) # (GND))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[11]~9\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[938]~764_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[938]~589_combout\) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[10]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[938]~764_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[938]~589_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[10]~7\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[11]~8_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[11]~9\);

-- Location: LCCOMB_X12_Y12_N18
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[12]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[12]~10_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[939]~763_combout\ & 
-- (((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[11]~9\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[939]~763_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[939]~588_combout\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[11]~9\)) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[939]~588_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[11]~9\) # 
-- (GND)))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[12]~11\ = CARRY(((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[939]~763_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[939]~588_combout\)) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[11]~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[939]~763_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[939]~588_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[11]~9\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[12]~10_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[12]~11\);

-- Location: LCCOMB_X12_Y12_N20
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[13]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[13]~12_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[12]~11\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[940]~762_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[940]~587_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[12]~11\ & 
-- ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[940]~762_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[940]~587_combout\)))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[13]~13\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[12]~11\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[940]~762_combout\) 
-- # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[940]~587_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[940]~762_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[940]~587_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[12]~11\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[13]~12_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[13]~13\);

-- Location: LCCOMB_X12_Y12_N22
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[14]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[14]~14_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[941]~586_combout\ & 
-- (((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[13]~13\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[941]~586_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[941]~761_combout\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[13]~13\)) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[941]~761_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[13]~13\) # 
-- (GND)))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[14]~15\ = CARRY(((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[941]~586_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[941]~761_combout\)) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[13]~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[941]~586_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[941]~761_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[13]~13\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[14]~14_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[14]~15\);

-- Location: LCCOMB_X12_Y12_N24
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[15]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[15]~16_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[14]~15\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[942]~585_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[942]~760_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[14]~15\ & 
-- ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[942]~585_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[942]~760_combout\)))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[15]~17\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[14]~15\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[942]~585_combout\) 
-- # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[942]~760_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[942]~585_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[942]~760_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[14]~15\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[15]~16_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[15]~17\);

-- Location: LCCOMB_X12_Y12_N26
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[16]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[16]~18_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[15]~17\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[943]~759_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[943]~584_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[15]~17\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[943]~759_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[943]~584_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[16]~19\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[943]~759_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[943]~584_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[15]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[943]~759_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[943]~584_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[15]~17\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[16]~18_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[16]~19\);

-- Location: LCCOMB_X12_Y12_N28
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[17]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[17]~20_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[16]~19\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[944]~758_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[944]~583_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[16]~19\ & 
-- ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[944]~758_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[944]~583_combout\)))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[17]~21\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[16]~19\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[944]~758_combout\) 
-- # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[944]~583_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[944]~758_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[944]~583_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[16]~19\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[17]~20_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[17]~21\);

-- Location: LCCOMB_X12_Y12_N30
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[18]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[18]~22_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[17]~21\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[945]~582_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[945]~757_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[17]~21\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[945]~582_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[945]~757_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[18]~23\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[945]~582_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[945]~757_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[17]~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[945]~582_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[945]~757_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[17]~21\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[18]~22_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[18]~23\);

-- Location: LCCOMB_X12_Y11_N0
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[19]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[19]~24_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[18]~23\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[946]~581_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[946]~756_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[18]~23\ & 
-- ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[946]~581_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[946]~756_combout\)))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[19]~25\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[18]~23\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[946]~581_combout\) 
-- # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[946]~756_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[946]~581_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[946]~756_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[18]~23\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[19]~24_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[19]~25\);

-- Location: LCCOMB_X12_Y11_N2
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[20]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[20]~26_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[947]~580_combout\ & 
-- (((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[19]~25\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[947]~580_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[947]~755_combout\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[19]~25\)) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[947]~755_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[19]~25\) # 
-- (GND)))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[20]~27\ = CARRY(((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[947]~580_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[947]~755_combout\)) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[19]~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[947]~580_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[947]~755_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[19]~25\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[20]~26_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[20]~27\);

-- Location: LCCOMB_X12_Y11_N4
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[21]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[21]~28_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[20]~27\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[948]~754_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[948]~579_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[20]~27\ & 
-- ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[948]~754_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[948]~579_combout\)))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[21]~29\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[20]~27\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[948]~754_combout\) 
-- # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[948]~579_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[948]~754_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[948]~579_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[20]~27\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[21]~28_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[21]~29\);

-- Location: LCCOMB_X12_Y11_N6
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[22]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[22]~30_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[949]~578_combout\ & 
-- (((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[21]~29\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[949]~578_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[949]~753_combout\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[21]~29\)) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[949]~753_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[21]~29\) # 
-- (GND)))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[22]~31\ = CARRY(((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[949]~578_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[949]~753_combout\)) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[21]~29\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[949]~578_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[949]~753_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[21]~29\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[22]~30_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[22]~31\);

-- Location: LCCOMB_X12_Y11_N8
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[23]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[23]~32_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[22]~31\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[950]~577_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[950]~752_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[22]~31\ & 
-- ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[950]~577_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[950]~752_combout\)))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[23]~33\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[22]~31\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[950]~577_combout\) 
-- # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[950]~752_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[950]~577_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[950]~752_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[22]~31\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[23]~32_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[23]~33\);

-- Location: LCCOMB_X12_Y11_N10
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[24]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[24]~34_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[23]~33\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[951]~576_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[951]~751_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[23]~33\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[951]~576_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[951]~751_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[24]~35\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[951]~576_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[951]~751_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[23]~33\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[951]~576_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[951]~751_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[23]~33\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[24]~34_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[24]~35\);

-- Location: LCCOMB_X12_Y11_N12
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[25]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[25]~36_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[24]~35\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[952]~750_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[952]~575_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[24]~35\ & 
-- ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[952]~750_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[952]~575_combout\)))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[25]~37\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[24]~35\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[952]~750_combout\) 
-- # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[952]~575_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[952]~750_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[952]~575_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[24]~35\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[25]~36_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[25]~37\);

-- Location: LCCOMB_X12_Y11_N14
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[26]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[26]~38_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[25]~37\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[953]~574_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[953]~749_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[25]~37\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[953]~574_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[953]~749_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[26]~39\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[953]~574_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[953]~749_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[25]~37\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[953]~574_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[953]~749_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[25]~37\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[26]~38_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[26]~39\);

-- Location: LCCOMB_X12_Y11_N16
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[27]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[27]~40_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[26]~39\ & 
-- ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[954]~573_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[954]~748_combout\))))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[26]~39\ & 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[954]~573_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[954]~748_combout\) # (GND))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[27]~41\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[954]~573_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[954]~748_combout\) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[26]~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[954]~573_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[954]~748_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[26]~39\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[27]~40_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[27]~41\);

-- Location: LCCOMB_X12_Y11_N18
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[28]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[28]~42_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[27]~41\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[955]~572_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[955]~747_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[27]~41\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[955]~572_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[955]~747_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[28]~43\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[955]~572_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[955]~747_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[27]~41\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[955]~572_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[955]~747_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[27]~41\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[28]~42_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[28]~43\);

-- Location: LCCOMB_X12_Y11_N20
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[29]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[29]~44_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[28]~43\ & 
-- ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[956]~571_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[956]~746_combout\))))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[28]~43\ & 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[956]~571_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[956]~746_combout\) # (GND))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[29]~45\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[956]~571_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[956]~746_combout\) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[28]~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[956]~571_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[956]~746_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[28]~43\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[29]~44_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[29]~45\);

-- Location: LCCOMB_X12_Y11_N22
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[30]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[30]~46_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[29]~45\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[957]~745_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[957]~570_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[29]~45\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[957]~745_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[957]~570_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[30]~47\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[957]~745_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[957]~570_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[29]~45\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[957]~745_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[957]~570_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[29]~45\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[30]~46_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[30]~47\);

-- Location: LCCOMB_X12_Y11_N24
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~48_combout\ = \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[30]~47\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[30]~47\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~48_combout\);

-- Location: LCCOMB_X13_Y11_N30
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[990]~770\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[990]~770_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~48_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[957]~745_combout\) # 
-- ((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~46_combout\ & \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[29]~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~46_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[29]~44_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[957]~745_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~48_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[990]~770_combout\);

-- Location: LCCOMB_X12_Y11_N28
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[990]~599\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[990]~599_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[30]~46_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~48_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[30]~46_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~48_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[990]~599_combout\);

-- Location: LCCOMB_X14_Y11_N30
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[989]~600\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[989]~600_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[29]~44_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~48_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[29]~44_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~48_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[989]~600_combout\);

-- Location: LCCOMB_X14_Y11_N8
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[989]~771\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[989]~771_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~48_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[956]~746_combout\) # 
-- ((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~46_combout\ & \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[28]~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[956]~746_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~46_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[28]~42_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~48_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[989]~771_combout\);

-- Location: LCCOMB_X11_Y11_N4
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[988]~601\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[988]~601_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[28]~42_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~48_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[28]~42_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~48_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[988]~601_combout\);

-- Location: LCCOMB_X13_Y15_N16
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[988]~772\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[988]~772_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~48_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[955]~747_combout\) # 
-- ((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~46_combout\ & \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[27]~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[955]~747_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~46_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[27]~40_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~48_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[988]~772_combout\);

-- Location: LCCOMB_X12_Y13_N6
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[987]~773\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[987]~773_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~48_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[954]~748_combout\) # 
-- ((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~46_combout\ & \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[26]~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~46_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[26]~38_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[954]~748_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~48_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[987]~773_combout\);

-- Location: LCCOMB_X11_Y11_N2
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[987]~602\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[987]~602_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[27]~40_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~48_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[27]~40_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~48_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[987]~602_combout\);

-- Location: LCCOMB_X14_Y11_N4
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[986]~603\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[986]~603_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[26]~38_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~48_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[26]~38_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~48_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[986]~603_combout\);

-- Location: LCCOMB_X16_Y11_N28
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[986]~774\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[986]~774_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~48_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[953]~749_combout\) # 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[25]~36_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[25]~36_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[953]~749_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~46_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~48_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[986]~774_combout\);

-- Location: LCCOMB_X11_Y11_N8
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[985]~604\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[985]~604_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[25]~36_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~48_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[25]~36_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~48_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[985]~604_combout\);

-- Location: LCCOMB_X13_Y13_N8
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[985]~775\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[985]~775_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~48_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[952]~750_combout\) # 
-- ((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~46_combout\ & \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[24]~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~46_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[952]~750_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[24]~34_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~48_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[985]~775_combout\);

-- Location: LCCOMB_X17_Y11_N14
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[984]~776\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[984]~776_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~48_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[951]~751_combout\) # 
-- ((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~46_combout\ & \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[23]~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~46_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[951]~751_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[23]~32_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~48_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[984]~776_combout\);

-- Location: LCCOMB_X11_Y11_N18
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[984]~605\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[984]~605_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[24]~34_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~48_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[24]~34_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~48_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[984]~605_combout\);

-- Location: LCCOMB_X11_Y11_N20
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[983]~606\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[983]~606_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[23]~32_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~48_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[23]~32_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~48_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[983]~606_combout\);

-- Location: LCCOMB_X13_Y13_N14
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[983]~777\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[983]~777_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~48_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[950]~752_combout\) # 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[22]~30_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[950]~752_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[22]~30_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~46_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~48_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[983]~777_combout\);

-- Location: LCCOMB_X11_Y11_N22
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[982]~607\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[982]~607_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[22]~30_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~48_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[22]~30_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~48_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[982]~607_combout\);

-- Location: LCCOMB_X13_Y15_N22
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[982]~778\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[982]~778_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~48_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[949]~753_combout\) # 
-- ((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~46_combout\ & \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[21]~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[949]~753_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~46_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[21]~28_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~48_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[982]~778_combout\);

-- Location: LCCOMB_X16_Y13_N2
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[981]~779\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[981]~779_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~48_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[948]~754_combout\) # 
-- ((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~46_combout\ & \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[20]~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~46_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[948]~754_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[20]~26_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~48_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[981]~779_combout\);

-- Location: LCCOMB_X11_Y11_N12
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[981]~608\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[981]~608_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[21]~28_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~48_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[21]~28_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~48_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[981]~608_combout\);

-- Location: LCCOMB_X14_Y11_N2
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[980]~609\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[980]~609_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[20]~26_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~48_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[20]~26_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~48_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[980]~609_combout\);

-- Location: LCCOMB_X16_Y11_N30
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[980]~780\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[980]~780_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~48_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[947]~755_combout\) # 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[19]~24_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[19]~24_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[947]~755_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~46_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~48_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[980]~780_combout\);

-- Location: LCCOMB_X11_Y11_N6
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[979]~610\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[979]~610_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[19]~24_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~48_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[19]~24_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~48_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[979]~610_combout\);

-- Location: LCCOMB_X16_Y12_N30
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[979]~781\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[979]~781_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~48_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[946]~756_combout\) # 
-- ((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~46_combout\ & \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[18]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[946]~756_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~46_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[18]~22_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~48_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[979]~781_combout\);

-- Location: LCCOMB_X12_Y13_N28
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[978]~782\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[978]~782_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~48_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[945]~757_combout\) # 
-- ((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~46_combout\ & \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[17]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~46_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[17]~20_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[945]~757_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~48_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[978]~782_combout\);

-- Location: LCCOMB_X12_Y12_N4
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[978]~611\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[978]~611_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[18]~22_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~48_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[18]~22_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~48_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[978]~611_combout\);

-- Location: LCCOMB_X16_Y12_N16
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[977]~783\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[977]~783_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~48_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[944]~758_combout\) # 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[16]~18_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[16]~18_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[944]~758_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~46_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~48_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[977]~783_combout\);

-- Location: LCCOMB_X12_Y12_N6
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[977]~612\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[977]~612_combout\ = (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~48_combout\ & 
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[17]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~48_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[17]~20_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[977]~612_combout\);

-- Location: LCCOMB_X11_Y12_N28
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[976]~613\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[976]~613_combout\ = (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~48_combout\ & 
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[16]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~48_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[16]~18_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[976]~613_combout\);

-- Location: LCCOMB_X11_Y15_N6
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[976]~784\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[976]~784_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~48_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[943]~759_combout\) # 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[15]~16_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[15]~16_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~46_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[943]~759_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~48_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[976]~784_combout\);

-- Location: LCCOMB_X13_Y16_N10
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[975]~785\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[975]~785_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~48_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[942]~760_combout\) # 
-- ((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~46_combout\ & \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[14]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[942]~760_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~46_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[14]~14_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~48_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[975]~785_combout\);

-- Location: LCCOMB_X14_Y12_N24
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[975]~614\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[975]~614_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[15]~16_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~48_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[15]~16_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~48_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[975]~614_combout\);

-- Location: LCCOMB_X13_Y14_N2
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[974]~786\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[974]~786_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~48_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[941]~761_combout\) # 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[13]~12_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[13]~12_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~46_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[941]~761_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~48_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[974]~786_combout\);

-- Location: LCCOMB_X11_Y12_N22
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[974]~615\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[974]~615_combout\ = (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~48_combout\ & 
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[14]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~48_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[14]~14_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[974]~615_combout\);

-- Location: LCCOMB_X14_Y12_N2
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[973]~616\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[973]~616_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[13]~12_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~48_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[13]~12_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~48_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[973]~616_combout\);

-- Location: LCCOMB_X13_Y16_N28
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[973]~787\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[973]~787_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~48_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[940]~762_combout\) # 
-- ((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~46_combout\ & \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[12]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~46_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[940]~762_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[12]~10_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~48_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[973]~787_combout\);

-- Location: LCCOMB_X14_Y12_N20
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[972]~617\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[972]~617_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[12]~10_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~48_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[12]~10_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~48_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[972]~617_combout\);

-- Location: LCCOMB_X14_Y16_N10
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[972]~788\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[972]~788_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~48_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[939]~763_combout\) # 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[11]~8_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[11]~8_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~46_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[939]~763_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~48_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[972]~788_combout\);

-- Location: LCCOMB_X14_Y12_N30
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[971]~789\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[971]~789_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~48_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[938]~764_combout\) # 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[10]~6_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[10]~6_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[938]~764_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~46_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~48_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[971]~789_combout\);

-- Location: LCCOMB_X11_Y12_N20
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[971]~618\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[971]~618_combout\ = (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~48_combout\ & 
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[11]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~48_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[11]~8_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[971]~618_combout\);

-- Location: LCCOMB_X16_Y16_N2
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[970]~790\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[970]~790_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~48_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[937]~765_combout\) # 
-- ((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~46_combout\ & \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[9]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~46_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[9]~4_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[937]~765_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~48_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[970]~790_combout\);

-- Location: LCCOMB_X14_Y12_N10
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[970]~619\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[970]~619_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[10]~6_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~48_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[10]~6_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~48_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[970]~619_combout\);

-- Location: LCCOMB_X14_Y12_N4
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[969]~620\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[969]~620_combout\ = (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~48_combout\ & 
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[9]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~48_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[9]~4_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[969]~620_combout\);

-- Location: LCCOMB_X16_Y15_N24
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[969]~791\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[969]~791_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~48_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[936]~766_combout\) # 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[8]~2_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[8]~2_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~46_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[936]~766_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~48_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[969]~791_combout\);

-- Location: LCCOMB_X12_Y14_N8
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[968]~792\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[968]~792_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~48_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[935]~592_combout\) # 
-- ((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~46_combout\ & \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[7]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~46_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[7]~0_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~48_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[935]~592_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[968]~792_combout\);

-- Location: LCCOMB_X14_Y12_N14
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[968]~621\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[968]~621_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[8]~2_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~48_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[8]~2_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~48_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[968]~621_combout\);

-- Location: LCCOMB_X13_Y17_N30
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[967]~622\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[967]~622_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~48_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[934]~769_combout\) # 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[934]~768_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[934]~769_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[934]~768_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~48_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[967]~622_combout\);

-- Location: LCCOMB_X11_Y12_N26
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[967]~623\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[967]~623_combout\ = (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~48_combout\ & 
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[7]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~48_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[7]~0_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[967]~623_combout\);

-- Location: LCCOMB_X22_Y13_N22
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[801]~626\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[801]~626_combout\ = (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~38_combout\ & (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[6]~60_combout\ $ 
-- (\cont|clock2Hz|Add0~14_combout\ $ (\cont|clock2Hz|Add0~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100100000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[6]~60_combout\,
	datab => \cont|clock2Hz|Add0~14_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~38_combout\,
	datad => \cont|clock2Hz|Add0~62_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[801]~626_combout\);

-- Location: LCCOMB_X22_Y13_N18
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[801]~625\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[801]~625_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~38_combout\ & (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[6]~60_combout\ $ 
-- (\cont|clock2Hz|Add0~14_combout\ $ (\cont|clock2Hz|Add0~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[6]~60_combout\,
	datab => \cont|clock2Hz|Add0~14_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~38_combout\,
	datad => \cont|clock2Hz|Add0~62_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[801]~625_combout\);

-- Location: LCCOMB_X22_Y13_N0
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[2]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[2]~48_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[801]~626_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[801]~625_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[801]~626_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[801]~625_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[2]~48_combout\);

-- Location: LCCOMB_X11_Y14_N20
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[834]~627\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[834]~627_combout\ = (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~40_combout\ & 
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[2]~48_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~40_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[2]~48_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[834]~627_combout\);

-- Location: LCCOMB_X11_Y14_N18
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[834]~624\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[834]~624_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~40_combout\ & (\cont|clock2Hz|Add0~14_combout\ $ 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[6]~60_combout\ $ (\cont|clock2Hz|Add0~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add0~14_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[6]~60_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~40_combout\,
	datad => \cont|clock2Hz|Add0~62_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[834]~624_combout\);

-- Location: LCCOMB_X11_Y14_N16
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[3]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[3]~48_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[834]~627_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[834]~624_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[834]~627_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[834]~624_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[3]~48_combout\);

-- Location: LCCOMB_X11_Y14_N30
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[867]~628\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[867]~628_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[3]~48_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~42_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[3]~48_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~42_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[867]~628_combout\);

-- Location: LCCOMB_X11_Y14_N28
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[867]~793\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[867]~793_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~42_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[834]~624_combout\) # 
-- ((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~40_combout\ & \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[2]~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~42_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[834]~624_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~40_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[2]~48_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[867]~793_combout\);

-- Location: LCCOMB_X11_Y14_N22
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[4]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[4]~48_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[867]~628_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[867]~793_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[867]~628_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[867]~793_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[4]~48_combout\);

-- Location: LCCOMB_X11_Y14_N10
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[900]~794\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[900]~794_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~44_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[867]~793_combout\) # 
-- ((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~42_combout\ & \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[3]~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~42_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[3]~48_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~44_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[867]~793_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[900]~794_combout\);

-- Location: LCCOMB_X11_Y14_N12
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[933]~795\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[933]~795_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~46_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[900]~794_combout\) # 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[4]~48_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[4]~48_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~44_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~46_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[900]~794_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[933]~795_combout\);

-- Location: LCCOMB_X11_Y14_N8
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[900]~629\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[900]~629_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[4]~48_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~44_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[4]~48_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~44_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[900]~629_combout\);

-- Location: LCCOMB_X11_Y14_N24
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[5]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[5]~48_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[900]~794_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[900]~629_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[900]~794_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[900]~629_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[5]~48_combout\);

-- Location: LCCOMB_X11_Y14_N26
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[966]~796\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[966]~796_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~48_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[933]~795_combout\) # 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[5]~48_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[933]~795_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[5]~48_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~46_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~48_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[966]~796_combout\);

-- Location: LCCOMB_X11_Y14_N4
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[966]~797\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[966]~797_combout\ = (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~48_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[933]~795_combout\) # 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[5]~48_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[933]~795_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[5]~48_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~46_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~48_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[966]~797_combout\);

-- Location: LCCOMB_X13_Y12_N6
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[7]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[7]~0_combout\ = (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[966]~796_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[966]~797_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[7]~1\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[966]~796_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[966]~797_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[966]~796_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[966]~797_combout\,
	datad => VCC,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[7]~0_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[7]~1\);

-- Location: LCCOMB_X13_Y12_N8
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[8]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[8]~2_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[7]~1\ & (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[967]~622_combout\) # 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[967]~623_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[7]~1\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[967]~622_combout\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[967]~623_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[8]~3\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[967]~622_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[967]~623_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[7]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[967]~622_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[967]~623_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[7]~1\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[8]~2_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[8]~3\);

-- Location: LCCOMB_X13_Y12_N10
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[9]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[9]~4_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[8]~3\ & ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[968]~792_combout\) # 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[968]~621_combout\))))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[8]~3\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[968]~792_combout\) # 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[968]~621_combout\) # (GND))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[9]~5\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[968]~792_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[968]~621_combout\) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[8]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[968]~792_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[968]~621_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[8]~3\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[9]~4_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[9]~5\);

-- Location: LCCOMB_X13_Y12_N12
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[10]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[10]~6_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[9]~5\ & (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[969]~620_combout\) # 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[969]~791_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[9]~5\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[969]~620_combout\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[969]~791_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[10]~7\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[969]~620_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[969]~791_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[9]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[969]~620_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[969]~791_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[9]~5\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[10]~6_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[10]~7\);

-- Location: LCCOMB_X13_Y12_N14
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[11]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[11]~8_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[10]~7\ & ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[970]~790_combout\) 
-- # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[970]~619_combout\))))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[10]~7\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[970]~790_combout\) # 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[970]~619_combout\) # (GND))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[11]~9\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[970]~790_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[970]~619_combout\) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[10]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[970]~790_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[970]~619_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[10]~7\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[11]~8_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[11]~9\);

-- Location: LCCOMB_X13_Y12_N16
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[12]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[12]~10_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[971]~789_combout\ & 
-- (((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[11]~9\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[971]~789_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[971]~618_combout\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[11]~9\)) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[971]~618_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[11]~9\) # 
-- (GND)))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[12]~11\ = CARRY(((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[971]~789_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[971]~618_combout\)) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[11]~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[971]~789_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[971]~618_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[11]~9\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[12]~10_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[12]~11\);

-- Location: LCCOMB_X13_Y12_N18
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[13]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[13]~12_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[12]~11\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[972]~617_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[972]~788_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[12]~11\ & 
-- ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[972]~617_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[972]~788_combout\)))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[13]~13\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[12]~11\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[972]~617_combout\) 
-- # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[972]~788_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[972]~617_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[972]~788_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[12]~11\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[13]~12_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[13]~13\);

-- Location: LCCOMB_X13_Y12_N20
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[14]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[14]~14_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[973]~616_combout\ & 
-- (((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[13]~13\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[973]~616_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[973]~787_combout\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[13]~13\)) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[973]~787_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[13]~13\) # 
-- (GND)))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[14]~15\ = CARRY(((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[973]~616_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[973]~787_combout\)) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[13]~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[973]~616_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[973]~787_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[13]~13\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[14]~14_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[14]~15\);

-- Location: LCCOMB_X13_Y12_N22
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[15]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[15]~16_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[14]~15\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[974]~786_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[974]~615_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[14]~15\ & 
-- ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[974]~786_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[974]~615_combout\)))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[15]~17\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[14]~15\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[974]~786_combout\) 
-- # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[974]~615_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[974]~786_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[974]~615_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[14]~15\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[15]~16_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[15]~17\);

-- Location: LCCOMB_X13_Y12_N24
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[16]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[16]~18_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[15]~17\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[975]~785_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[975]~614_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[15]~17\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[975]~785_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[975]~614_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[16]~19\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[975]~785_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[975]~614_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[15]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[975]~785_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[975]~614_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[15]~17\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[16]~18_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[16]~19\);

-- Location: LCCOMB_X13_Y12_N26
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[17]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[17]~20_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[16]~19\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[976]~613_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[976]~784_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[16]~19\ & 
-- ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[976]~613_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[976]~784_combout\)))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[17]~21\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[16]~19\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[976]~613_combout\) 
-- # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[976]~784_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[976]~613_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[976]~784_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[16]~19\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[17]~20_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[17]~21\);

-- Location: LCCOMB_X13_Y12_N28
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[18]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[18]~22_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[17]~21\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[977]~783_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[977]~612_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[17]~21\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[977]~783_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[977]~612_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[18]~23\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[977]~783_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[977]~612_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[17]~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[977]~783_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[977]~612_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[17]~21\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[18]~22_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[18]~23\);

-- Location: LCCOMB_X13_Y12_N30
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[19]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[19]~24_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[18]~23\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[978]~782_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[978]~611_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[18]~23\ & 
-- ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[978]~782_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[978]~611_combout\)))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[19]~25\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[18]~23\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[978]~782_combout\) 
-- # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[978]~611_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[978]~782_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[978]~611_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[18]~23\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[19]~24_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[19]~25\);

-- Location: LCCOMB_X13_Y11_N0
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[20]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[20]~26_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[979]~610_combout\ & 
-- (((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[19]~25\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[979]~610_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[979]~781_combout\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[19]~25\)) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[979]~781_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[19]~25\) # 
-- (GND)))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[20]~27\ = CARRY(((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[979]~610_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[979]~781_combout\)) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[19]~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[979]~610_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[979]~781_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[19]~25\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[20]~26_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[20]~27\);

-- Location: LCCOMB_X13_Y11_N2
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[21]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[21]~28_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[20]~27\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[980]~609_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[980]~780_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[20]~27\ & 
-- ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[980]~609_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[980]~780_combout\)))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[21]~29\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[20]~27\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[980]~609_combout\) 
-- # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[980]~780_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[980]~609_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[980]~780_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[20]~27\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[21]~28_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[21]~29\);

-- Location: LCCOMB_X13_Y11_N4
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[22]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[22]~30_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[981]~779_combout\ & 
-- (((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[21]~29\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[981]~779_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[981]~608_combout\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[21]~29\)) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[981]~608_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[21]~29\) # 
-- (GND)))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[22]~31\ = CARRY(((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[981]~779_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[981]~608_combout\)) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[21]~29\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[981]~779_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[981]~608_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[21]~29\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[22]~30_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[22]~31\);

-- Location: LCCOMB_X13_Y11_N6
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[23]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[23]~32_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[22]~31\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[982]~607_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[982]~778_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[22]~31\ & 
-- ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[982]~607_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[982]~778_combout\)))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[23]~33\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[22]~31\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[982]~607_combout\) 
-- # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[982]~778_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[982]~607_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[982]~778_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[22]~31\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[23]~32_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[23]~33\);

-- Location: LCCOMB_X13_Y11_N8
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[24]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[24]~34_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[23]~33\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[983]~606_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[983]~777_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[23]~33\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[983]~606_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[983]~777_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[24]~35\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[983]~606_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[983]~777_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[23]~33\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[983]~606_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[983]~777_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[23]~33\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[24]~34_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[24]~35\);

-- Location: LCCOMB_X13_Y11_N10
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[25]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[25]~36_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[24]~35\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[984]~776_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[984]~605_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[24]~35\ & 
-- ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[984]~776_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[984]~605_combout\)))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[25]~37\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[24]~35\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[984]~776_combout\) 
-- # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[984]~605_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[984]~776_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[984]~605_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[24]~35\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[25]~36_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[25]~37\);

-- Location: LCCOMB_X13_Y11_N12
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[26]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[26]~38_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[25]~37\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[985]~604_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[985]~775_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[25]~37\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[985]~604_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[985]~775_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[26]~39\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[985]~604_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[985]~775_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[25]~37\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[985]~604_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[985]~775_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[25]~37\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[26]~38_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[26]~39\);

-- Location: LCCOMB_X13_Y11_N14
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[27]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[27]~40_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[26]~39\ & 
-- ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[986]~603_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[986]~774_combout\))))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[26]~39\ & 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[986]~603_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[986]~774_combout\) # (GND))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[27]~41\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[986]~603_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[986]~774_combout\) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[26]~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[986]~603_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[986]~774_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[26]~39\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[27]~40_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[27]~41\);

-- Location: LCCOMB_X13_Y11_N16
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[28]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[28]~42_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[27]~41\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[987]~773_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[987]~602_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[27]~41\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[987]~773_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[987]~602_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[28]~43\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[987]~773_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[987]~602_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[27]~41\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[987]~773_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[987]~602_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[27]~41\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[28]~42_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[28]~43\);

-- Location: LCCOMB_X13_Y11_N18
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[29]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[29]~44_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[28]~43\ & 
-- ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[988]~601_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[988]~772_combout\))))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[28]~43\ & 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[988]~601_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[988]~772_combout\) # (GND))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[29]~45\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[988]~601_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[988]~772_combout\) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[28]~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[988]~601_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[988]~772_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[28]~43\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[29]~44_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[29]~45\);

-- Location: LCCOMB_X13_Y11_N20
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[30]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[30]~46_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[29]~45\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[989]~600_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[989]~771_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[29]~45\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[989]~600_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[989]~771_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[30]~47\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[989]~600_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[989]~771_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[29]~45\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[989]~600_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[989]~771_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[29]~45\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[30]~46_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[30]~47\);

-- Location: LCCOMB_X13_Y11_N22
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[31]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[31]~48_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[30]~47\ & 
-- ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[990]~770_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[990]~599_combout\))))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[30]~47\ & 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[990]~770_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[990]~599_combout\) # (GND))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[31]~49\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[990]~770_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[990]~599_combout\) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[30]~47\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[990]~770_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[990]~599_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[30]~47\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[31]~48_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[31]~49\);

-- Location: LCCOMB_X13_Y11_N24
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~50_combout\ = !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[31]~49\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[31]~49\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~50_combout\);

-- Location: LCCOMB_X13_Y13_N22
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1023]~687\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1023]~687_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[31]~48_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~50_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[31]~48_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~50_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1023]~687_combout\);

-- Location: LCCOMB_X12_Y13_N14
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1023]~835\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1023]~835_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~50_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[990]~770_combout\) # 
-- ((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~48_combout\ & \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[30]~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[990]~770_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~48_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[30]~46_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~50_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1023]~835_combout\);

-- Location: LCCOMB_X14_Y11_N16
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1022]~686\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1022]~686_combout\ = (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~50_combout\ & 
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[30]~46_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~50_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[30]~46_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1022]~686_combout\);

-- Location: LCCOMB_X14_Y11_N6
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1022]~834\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1022]~834_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~50_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[989]~771_combout\) # 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[29]~44_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[29]~44_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~48_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[989]~771_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~50_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1022]~834_combout\);

-- Location: LCCOMB_X13_Y15_N8
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1021]~798\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1021]~798_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~50_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[988]~772_combout\) # 
-- ((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~48_combout\ & \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[28]~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~48_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[988]~772_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[28]~42_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~50_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1021]~798_combout\);

-- Location: LCCOMB_X13_Y15_N10
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1021]~630\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1021]~630_combout\ = (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~50_combout\ & 
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[29]~44_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~50_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[29]~44_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1021]~630_combout\);

-- Location: LCCOMB_X12_Y13_N22
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1020]~799\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1020]~799_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~50_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[987]~773_combout\) # 
-- ((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~48_combout\ & \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[27]~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[987]~773_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~48_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[27]~40_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~50_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1020]~799_combout\);

-- Location: LCCOMB_X12_Y13_N12
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1020]~631\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1020]~631_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[28]~42_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~50_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[28]~42_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~50_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1020]~631_combout\);

-- Location: LCCOMB_X16_Y11_N16
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1019]~800\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1019]~800_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~50_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[986]~774_combout\) # 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[26]~38_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[26]~38_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[986]~774_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~48_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~50_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1019]~800_combout\);

-- Location: LCCOMB_X16_Y11_N26
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1019]~632\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1019]~632_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[27]~40_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~50_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[27]~40_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~50_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1019]~632_combout\);

-- Location: LCCOMB_X13_Y13_N16
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1018]~633\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1018]~633_combout\ = (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~50_combout\ & 
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[26]~38_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~50_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[26]~38_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1018]~633_combout\);

-- Location: LCCOMB_X13_Y13_N4
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1018]~801\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1018]~801_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~50_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[985]~775_combout\) # 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[25]~36_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[25]~36_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~48_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[985]~775_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~50_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1018]~801_combout\);

-- Location: LCCOMB_X17_Y11_N4
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1017]~802\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1017]~802_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~50_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[984]~776_combout\) # 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[24]~34_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[24]~34_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~48_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[984]~776_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~50_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1017]~802_combout\);

-- Location: LCCOMB_X13_Y11_N26
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1017]~634\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1017]~634_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[25]~36_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~50_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[25]~36_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~50_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1017]~634_combout\);

-- Location: LCCOMB_X13_Y13_N10
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1016]~803\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1016]~803_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~50_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[983]~777_combout\) # 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[23]~32_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[23]~32_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~48_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[983]~777_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~50_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1016]~803_combout\);

-- Location: LCCOMB_X13_Y11_N28
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1016]~635\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1016]~635_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[24]~34_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~50_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[24]~34_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~50_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1016]~635_combout\);

-- Location: LCCOMB_X13_Y15_N30
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1015]~804\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1015]~804_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~50_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[982]~778_combout\) # 
-- ((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~48_combout\ & \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[22]~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[982]~778_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~48_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[22]~30_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~50_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1015]~804_combout\);

-- Location: LCCOMB_X13_Y13_N18
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1015]~636\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1015]~636_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[23]~32_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~50_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[23]~32_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~50_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1015]~636_combout\);

-- Location: LCCOMB_X16_Y13_N8
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1014]~637\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1014]~637_combout\ = (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~50_combout\ & 
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[22]~30_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~50_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[22]~30_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1014]~637_combout\);

-- Location: LCCOMB_X16_Y13_N4
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1014]~805\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1014]~805_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~50_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[981]~779_combout\) # 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[21]~28_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[21]~28_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~48_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~50_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[981]~779_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1014]~805_combout\);

-- Location: LCCOMB_X16_Y11_N2
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1013]~806\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1013]~806_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~50_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[980]~780_combout\) # 
-- ((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~48_combout\ & \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[20]~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~48_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[980]~780_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[20]~26_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~50_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1013]~806_combout\);

-- Location: LCCOMB_X16_Y11_N8
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1013]~638\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1013]~638_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[21]~28_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~50_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[21]~28_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~50_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1013]~638_combout\);

-- Location: LCCOMB_X16_Y12_N10
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1012]~807\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1012]~807_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~50_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[979]~781_combout\) # 
-- ((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~48_combout\ & \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[19]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~48_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[19]~24_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[979]~781_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~50_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1012]~807_combout\);

-- Location: LCCOMB_X14_Y12_N0
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1012]~639\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1012]~639_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[20]~26_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~50_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[20]~26_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~50_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1012]~639_combout\);

-- Location: LCCOMB_X13_Y12_N0
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1011]~640\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1011]~640_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[19]~24_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~50_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[19]~24_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~50_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1011]~640_combout\);

-- Location: LCCOMB_X12_Y13_N24
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1011]~808\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1011]~808_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~50_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[978]~782_combout\) # 
-- ((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~48_combout\ & \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[18]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~48_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[978]~782_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[18]~22_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~50_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1011]~808_combout\);

-- Location: LCCOMB_X16_Y12_N0
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1010]~809\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1010]~809_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~50_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[977]~783_combout\) # 
-- ((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~48_combout\ & \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[17]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~48_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[977]~783_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[17]~20_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~50_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1010]~809_combout\);

-- Location: LCCOMB_X13_Y12_N2
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1010]~641\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1010]~641_combout\ = (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~50_combout\ & 
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[18]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~50_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[18]~22_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1010]~641_combout\);

-- Location: LCCOMB_X13_Y12_N4
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1009]~642\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1009]~642_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[17]~20_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~50_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[17]~20_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~50_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1009]~642_combout\);

-- Location: LCCOMB_X11_Y15_N20
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1009]~810\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1009]~810_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~50_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[976]~784_combout\) # 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[16]~18_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[976]~784_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[16]~18_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~50_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~48_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1009]~810_combout\);

-- Location: LCCOMB_X13_Y13_N0
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1008]~643\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1008]~643_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[16]~18_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~50_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[16]~18_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~50_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1008]~643_combout\);

-- Location: LCCOMB_X13_Y14_N28
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1008]~811\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1008]~811_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~50_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[975]~785_combout\) # 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[15]~16_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[15]~16_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~48_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[975]~785_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~50_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1008]~811_combout\);

-- Location: LCCOMB_X13_Y14_N12
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1007]~644\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1007]~644_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[15]~16_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~50_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[15]~16_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~50_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1007]~644_combout\);

-- Location: LCCOMB_X13_Y14_N26
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1007]~812\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1007]~812_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~50_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[974]~786_combout\) # 
-- ((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~48_combout\ & \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[14]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[974]~786_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~48_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[14]~14_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~50_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1007]~812_combout\);

-- Location: LCCOMB_X13_Y16_N22
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1006]~645\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1006]~645_combout\ = (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~50_combout\ & 
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[14]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~50_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[14]~14_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1006]~645_combout\);

-- Location: LCCOMB_X13_Y16_N18
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1006]~813\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1006]~813_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~50_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[973]~787_combout\) # 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[13]~12_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[13]~12_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[973]~787_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~48_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~50_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1006]~813_combout\);

-- Location: LCCOMB_X14_Y16_N28
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1005]~646\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1005]~646_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[13]~12_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~50_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[13]~12_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~50_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1005]~646_combout\);

-- Location: LCCOMB_X14_Y16_N20
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1005]~814\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1005]~814_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~50_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[972]~788_combout\) # 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[12]~10_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[972]~788_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[12]~10_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~48_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~50_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1005]~814_combout\);

-- Location: LCCOMB_X14_Y12_N12
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1004]~815\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1004]~815_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~50_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[971]~789_combout\) # 
-- ((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~48_combout\ & \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[11]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~48_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[11]~8_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[971]~789_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~50_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1004]~815_combout\);

-- Location: LCCOMB_X14_Y12_N6
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1004]~647\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1004]~647_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[12]~10_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~50_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[12]~10_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~50_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1004]~647_combout\);

-- Location: LCCOMB_X16_Y16_N16
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1003]~816\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1003]~816_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~50_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[970]~790_combout\) # 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[10]~6_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[10]~6_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[970]~790_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~48_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~50_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1003]~816_combout\);

-- Location: LCCOMB_X14_Y16_N22
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1003]~648\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1003]~648_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[11]~8_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~50_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[11]~8_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~50_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1003]~648_combout\);

-- Location: LCCOMB_X13_Y14_N8
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1002]~817\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1002]~817_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~50_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[969]~791_combout\) # 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[9]~4_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[9]~4_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~48_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[969]~791_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~50_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1002]~817_combout\);

-- Location: LCCOMB_X14_Y12_N16
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1002]~649\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1002]~649_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[10]~6_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~50_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[10]~6_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~50_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1002]~649_combout\);

-- Location: LCCOMB_X12_Y14_N14
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1001]~818\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1001]~818_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~50_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[968]~792_combout\) # 
-- ((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~48_combout\ & \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[8]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~48_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[8]~2_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~50_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[968]~792_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1001]~818_combout\);

-- Location: LCCOMB_X12_Y14_N10
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1001]~650\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1001]~650_combout\ = (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~50_combout\ & 
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[9]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~50_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[9]~4_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1001]~650_combout\);

-- Location: LCCOMB_X13_Y17_N4
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1000]~651\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1000]~651_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[8]~2_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~50_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[8]~2_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~50_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1000]~651_combout\);

-- Location: LCCOMB_X13_Y17_N26
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1000]~819\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1000]~819_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~50_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[967]~622_combout\) # 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[7]~0_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[7]~0_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~48_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[967]~622_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~50_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1000]~819_combout\);

-- Location: LCCOMB_X12_Y14_N28
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[999]~653\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[999]~653_combout\ = (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~50_combout\ & 
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[7]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~50_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[7]~0_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[999]~653_combout\);

-- Location: LCCOMB_X11_Y14_N6
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[999]~652\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[999]~652_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~50_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[966]~797_combout\) # 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[966]~796_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[966]~797_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[966]~796_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~50_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[999]~652_combout\);

-- Location: LCCOMB_X21_Y10_N0
\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[6]~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[6]~80_combout\ = \cont|clock2Hz|Add0~12_combout\ $ (((\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~59_combout\ & ((\cont|clock2Hz|Add0~10_combout\))) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~59_combout\ & (\cont|clock2Hz|Add0~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011010011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add0~12_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~59_combout\,
	datac => \cont|clock2Hz|Add0~62_combout\,
	datad => \cont|clock2Hz|Add0~10_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[6]~80_combout\);

-- Location: LCCOMB_X21_Y11_N26
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[833]~654\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[833]~654_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~40_combout\ & \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[6]~80_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~40_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[6]~80_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[833]~654_combout\);

-- Location: LCCOMB_X21_Y11_N30
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[800]~656\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[800]~656_combout\ = (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~38_combout\ & \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[6]~80_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~38_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[6]~80_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[800]~656_combout\);

-- Location: LCCOMB_X21_Y11_N16
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[800]~655\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[800]~655_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~38_combout\ & \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[6]~80_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~38_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[6]~80_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[800]~655_combout\);

-- Location: LCCOMB_X21_Y11_N8
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[1]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[1]~50_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[800]~656_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[800]~655_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[800]~656_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[800]~655_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[1]~50_combout\);

-- Location: LCCOMB_X21_Y11_N28
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[833]~657\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[833]~657_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[1]~50_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~40_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[1]~50_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~40_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[833]~657_combout\);

-- Location: LCCOMB_X21_Y11_N18
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[2]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[2]~50_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[833]~654_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[833]~657_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[833]~654_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[833]~657_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[2]~50_combout\);

-- Location: LCCOMB_X21_Y11_N22
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[866]~658\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[866]~658_combout\ = (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~42_combout\ & 
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[2]~50_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~42_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[2]~50_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[866]~658_combout\);

-- Location: LCCOMB_X21_Y11_N24
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[866]~853\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[866]~853_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~42_combout\ & 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~40_combout\ & (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[6]~80_combout\)) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~40_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[1]~50_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~40_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[6]~80_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~42_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[1]~50_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[866]~853_combout\);

-- Location: LCCOMB_X21_Y11_N20
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[3]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[3]~50_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[866]~658_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[866]~853_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[866]~658_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[866]~853_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[3]~50_combout\);

-- Location: LCCOMB_X21_Y11_N4
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[899]~659\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[899]~659_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[3]~50_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~44_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[3]~50_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~44_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[899]~659_combout\);

-- Location: LCCOMB_X21_Y11_N10
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[899]~820\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[899]~820_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~44_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[866]~853_combout\) # 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[2]~50_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[2]~50_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[866]~853_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~42_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~44_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[899]~820_combout\);

-- Location: LCCOMB_X21_Y11_N2
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[4]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[4]~50_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[899]~659_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[899]~820_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[899]~659_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[899]~820_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[4]~50_combout\);

-- Location: LCCOMB_X16_Y11_N22
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[932]~660\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[932]~660_combout\ = (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~46_combout\ & 
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[4]~50_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~46_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[4]~50_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[932]~660_combout\);

-- Location: LCCOMB_X17_Y11_N10
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[932]~821\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[932]~821_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~46_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[899]~820_combout\) # 
-- ((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~44_combout\ & \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[3]~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[899]~820_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~44_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[3]~50_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~46_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[932]~821_combout\);

-- Location: LCCOMB_X14_Y11_N0
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[5]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[5]~50_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[932]~660_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[932]~821_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[932]~660_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[932]~821_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[5]~50_combout\);

-- Location: LCCOMB_X14_Y11_N14
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[965]~822\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[965]~822_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~48_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[932]~821_combout\) # 
-- ((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~46_combout\ & \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[4]~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[932]~821_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~46_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[4]~50_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~48_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[965]~822_combout\);

-- Location: LCCOMB_X14_Y11_N28
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[998]~823\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[998]~823_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~50_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[965]~822_combout\) # 
-- ((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~48_combout\ & \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[5]~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~48_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[5]~50_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[965]~822_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~50_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[998]~823_combout\);

-- Location: LCCOMB_X14_Y11_N24
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[965]~661\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[965]~661_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[5]~50_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~48_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[5]~50_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~48_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[965]~661_combout\);

-- Location: LCCOMB_X14_Y11_N18
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[6]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[6]~52_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[965]~822_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[965]~661_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[965]~822_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[965]~661_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[6]~52_combout\);

-- Location: LCCOMB_X14_Y11_N22
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[998]~662\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[998]~662_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[6]~52_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~50_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[6]~52_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~50_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[998]~662_combout\);

-- Location: LCCOMB_X18_Y10_N24
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[832]~665\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[832]~665_combout\ = (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~40_combout\ & (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~59_combout\ $ 
-- (\cont|clock2Hz|Add0~10_combout\ $ (\cont|clock2Hz|Add0~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000100010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~40_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~59_combout\,
	datac => \cont|clock2Hz|Add0~10_combout\,
	datad => \cont|clock2Hz|Add0~62_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[832]~665_combout\);

-- Location: LCCOMB_X18_Y10_N18
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[832]~664\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[832]~664_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~40_combout\ & (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~59_combout\ $ 
-- (\cont|clock2Hz|Add0~10_combout\ $ (\cont|clock2Hz|Add0~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~40_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~59_combout\,
	datac => \cont|clock2Hz|Add0~10_combout\,
	datad => \cont|clock2Hz|Add0~62_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[832]~664_combout\);

-- Location: LCCOMB_X18_Y10_N0
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[1]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[1]~52_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[832]~665_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[832]~664_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[832]~665_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[832]~664_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[1]~52_combout\);

-- Location: LCCOMB_X21_Y15_N22
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[865]~666\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[865]~666_combout\ = (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~42_combout\ & 
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[1]~52_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~42_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[1]~52_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[865]~666_combout\);

-- Location: LCCOMB_X21_Y10_N22
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[865]~663\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[865]~663_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~42_combout\ & (\cont|clock2Hz|Add0~10_combout\ $ 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~59_combout\ $ (\cont|clock2Hz|Add0~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add0~10_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~59_combout\,
	datac => \cont|clock2Hz|Add0~62_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~42_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[865]~663_combout\);

-- Location: LCCOMB_X21_Y15_N24
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[2]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[2]~52_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[865]~666_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[865]~663_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[865]~666_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[865]~663_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[2]~52_combout\);

-- Location: LCCOMB_X21_Y15_N28
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[898]~824\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[898]~824_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~44_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[865]~663_combout\) # 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[1]~52_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~44_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[1]~52_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~42_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[865]~663_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[898]~824_combout\);

-- Location: LCCOMB_X21_Y15_N26
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[931]~825\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[931]~825_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~46_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[898]~824_combout\) # 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[2]~52_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~46_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[2]~52_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~44_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[898]~824_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[931]~825_combout\);

-- Location: LCCOMB_X21_Y15_N8
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[898]~667\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[898]~667_combout\ = (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~44_combout\ & 
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[2]~52_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~44_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[2]~52_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[898]~667_combout\);

-- Location: LCCOMB_X21_Y15_N18
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[3]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[3]~52_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[898]~667_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[898]~824_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[898]~667_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[898]~824_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[3]~52_combout\);

-- Location: LCCOMB_X21_Y15_N10
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[931]~668\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[931]~668_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[3]~52_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~46_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[3]~52_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~46_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[931]~668_combout\);

-- Location: LCCOMB_X21_Y15_N0
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[4]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[4]~52_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[931]~825_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[931]~668_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[931]~825_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[931]~668_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[4]~52_combout\);

-- Location: LCCOMB_X21_Y15_N4
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[964]~826\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[964]~826_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~48_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[931]~825_combout\) # 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[3]~52_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[931]~825_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[3]~52_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~48_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~46_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[964]~826_combout\);

-- Location: LCCOMB_X21_Y15_N2
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[997]~827\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[997]~827_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~50_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[964]~826_combout\) # 
-- ((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~48_combout\ & \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[4]~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~48_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[4]~52_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[964]~826_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~50_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[997]~827_combout\);

-- Location: LCCOMB_X21_Y15_N20
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[964]~669\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[964]~669_combout\ = (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~48_combout\ & 
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[4]~52_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~48_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[4]~52_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[964]~669_combout\);

-- Location: LCCOMB_X21_Y15_N14
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[5]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[5]~54_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[964]~826_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[964]~669_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[964]~826_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[964]~669_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[5]~54_combout\);

-- Location: LCCOMB_X21_Y15_N30
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[997]~670\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[997]~670_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[5]~54_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~50_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[5]~54_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~50_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[997]~670_combout\);

-- Location: LCCOMB_X18_Y10_N22
\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[2]~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[2]~81_combout\ = (!\cont|clock2Hz|Add0~4_combout\ & (\cont|clock2Hz|Add0~62_combout\ & (!\cont|clock2Hz|Add0~2_combout\ & !\cont|clock2Hz|Add0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add0~4_combout\,
	datab => \cont|clock2Hz|Add0~62_combout\,
	datac => \cont|clock2Hz|Add0~2_combout\,
	datad => \cont|clock2Hz|Add0~0_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[2]~81_combout\);

-- Location: LCCOMB_X18_Y10_N28
\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~82_combout\ = \cont|clock2Hz|Add0~8_combout\ $ (((\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[2]~81_combout\ & ((\cont|clock2Hz|Add0~6_combout\))) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[2]~81_combout\ & (\cont|clock2Hz|Add0~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001101111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[2]~81_combout\,
	datab => \cont|clock2Hz|Add0~62_combout\,
	datac => \cont|clock2Hz|Add0~6_combout\,
	datad => \cont|clock2Hz|Add0~8_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~82_combout\);

-- Location: LCCOMB_X10_Y15_N22
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[864]~673\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[864]~673_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~82_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~42_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~82_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~42_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[864]~673_combout\);

-- Location: LCCOMB_X10_Y15_N16
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[864]~672\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[864]~672_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~82_combout\ & \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~42_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~82_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~42_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[864]~672_combout\);

-- Location: LCCOMB_X10_Y15_N20
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[1]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[1]~54_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[864]~673_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[864]~672_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[864]~673_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[864]~672_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[1]~54_combout\);

-- Location: LCCOMB_X10_Y15_N24
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[897]~674\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[897]~674_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[1]~54_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~44_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[1]~54_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~44_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[897]~674_combout\);

-- Location: LCCOMB_X10_Y15_N18
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[897]~671\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[897]~671_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~82_combout\ & \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~44_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~82_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~44_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[897]~671_combout\);

-- Location: LCCOMB_X10_Y15_N26
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[2]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[2]~54_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[897]~674_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[897]~671_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[897]~674_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[897]~671_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[2]~54_combout\);

-- Location: LCCOMB_X10_Y15_N14
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[930]~675\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[930]~675_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[2]~54_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~46_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[2]~54_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~46_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[930]~675_combout\);

-- Location: LCCOMB_X10_Y15_N30
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[930]~854\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[930]~854_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~46_combout\ & 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~44_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~82_combout\))) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~44_combout\ & (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[1]~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~44_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[1]~54_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~82_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~46_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[930]~854_combout\);

-- Location: LCCOMB_X10_Y15_N28
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[3]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[3]~54_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[930]~675_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[930]~854_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[930]~675_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[930]~854_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[3]~54_combout\);

-- Location: LCCOMB_X10_Y15_N4
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[963]~828\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[963]~828_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~48_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[930]~854_combout\) # 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[2]~54_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[930]~854_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[2]~54_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~48_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~46_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[963]~828_combout\);

-- Location: LCCOMB_X10_Y15_N12
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[996]~830\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[996]~830_combout\ = (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~50_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[963]~828_combout\) # 
-- ((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~48_combout\ & \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[3]~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~48_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[3]~54_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[963]~828_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~50_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[996]~830_combout\);

-- Location: LCCOMB_X10_Y15_N6
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[996]~829\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[996]~829_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~50_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[963]~828_combout\) # 
-- ((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~48_combout\ & \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[3]~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~48_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[3]~54_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[963]~828_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~50_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[996]~829_combout\);

-- Location: LCCOMB_X14_Y10_N30
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[896]~678\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[896]~678_combout\ = (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~44_combout\ & (\cont|clock2Hz|Add0~62_combout\ $ (\cont|clock2Hz|Add0~6_combout\ $ 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[2]~81_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100100000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add0~62_combout\,
	datab => \cont|clock2Hz|Add0~6_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~44_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[2]~81_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[896]~678_combout\);

-- Location: LCCOMB_X14_Y10_N28
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[896]~677\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[896]~677_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~44_combout\ & (\cont|clock2Hz|Add0~62_combout\ $ (\cont|clock2Hz|Add0~6_combout\ $ 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[2]~81_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add0~62_combout\,
	datab => \cont|clock2Hz|Add0~6_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~44_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[2]~81_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[896]~677_combout\);

-- Location: LCCOMB_X14_Y10_N8
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[1]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[1]~56_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[896]~678_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[896]~677_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[896]~678_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[896]~677_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[1]~56_combout\);

-- Location: LCCOMB_X14_Y10_N24
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[929]~679\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[929]~679_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[1]~56_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~46_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[1]~56_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~46_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[929]~679_combout\);

-- Location: LCCOMB_X14_Y10_N22
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[929]~676\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[929]~676_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~46_combout\ & (\cont|clock2Hz|Add0~62_combout\ $ 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[2]~81_combout\ $ (\cont|clock2Hz|Add0~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add0~62_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[2]~81_combout\,
	datac => \cont|clock2Hz|Add0~6_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~46_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[929]~676_combout\);

-- Location: LCCOMB_X14_Y10_N10
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[2]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[2]~56_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[929]~679_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[929]~676_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[929]~679_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[929]~676_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[2]~56_combout\);

-- Location: LCCOMB_X14_Y10_N0
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[962]~831\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[962]~831_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~48_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[929]~676_combout\) # 
-- ((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~46_combout\ & \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[1]~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[929]~676_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~46_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[1]~56_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~48_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[962]~831_combout\);

-- Location: LCCOMB_X14_Y10_N26
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[995]~832\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[995]~832_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~50_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[962]~831_combout\) # 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[2]~56_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[2]~56_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~48_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~50_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[962]~831_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[995]~832_combout\);

-- Location: LCCOMB_X14_Y10_N20
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[995]~833\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[995]~833_combout\ = (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~50_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[962]~831_combout\) # 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[2]~56_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[2]~56_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~48_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~50_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[962]~831_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[995]~833_combout\);

-- Location: LCCOMB_X18_Y10_N2
\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[2]~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[2]~83_combout\ = \cont|clock2Hz|Add0~4_combout\ $ (((\cont|clock2Hz|Add0~62_combout\ & ((\cont|clock2Hz|Add0~2_combout\) # (\cont|clock2Hz|Add0~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011001101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add0~4_combout\,
	datab => \cont|clock2Hz|Add0~62_combout\,
	datac => \cont|clock2Hz|Add0~2_combout\,
	datad => \cont|clock2Hz|Add0~0_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[2]~83_combout\);

-- Location: LCCOMB_X18_Y10_N14
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[928]~681\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[928]~681_combout\ = (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~46_combout\ & \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[2]~83_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~46_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[2]~83_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[928]~681_combout\);

-- Location: LCCOMB_X18_Y10_N20
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[928]~680\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[928]~680_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~46_combout\ & \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[2]~83_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~46_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[2]~83_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[928]~680_combout\);

-- Location: LCCOMB_X18_Y10_N30
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[1]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[1]~58_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[928]~681_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[928]~680_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[928]~681_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[928]~680_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[1]~58_combout\);

-- Location: LCCOMB_X18_Y10_N8
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[994]~855\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[994]~855_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~50_combout\ & 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~48_combout\ & (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[2]~83_combout\)) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~48_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[1]~58_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~48_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[2]~83_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[1]~58_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~50_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[994]~855_combout\);

-- Location: LCCOMB_X18_Y10_N26
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[994]~856\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[994]~856_combout\ = (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~50_combout\ & 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~48_combout\ & (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[2]~83_combout\)) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~48_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[1]~58_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~48_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[2]~83_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[1]~58_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~50_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[994]~856_combout\);

-- Location: LCCOMB_X13_Y14_N16
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[993]~683\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[993]~683_combout\ = (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~50_combout\ & (\cont|clock2Hz|Add0~2_combout\ $ (((\cont|clock2Hz|Add0~0_combout\ & 
-- \cont|clock2Hz|Add0~62_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add0~2_combout\,
	datab => \cont|clock2Hz|Add0~0_combout\,
	datac => \cont|clock2Hz|Add0~62_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~50_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[993]~683_combout\);

-- Location: LCCOMB_X13_Y14_N30
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[993]~682\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[993]~682_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~50_combout\ & (\cont|clock2Hz|Add0~2_combout\ $ (((\cont|clock2Hz|Add0~0_combout\ & 
-- \cont|clock2Hz|Add0~62_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add0~2_combout\,
	datab => \cont|clock2Hz|Add0~0_combout\,
	datac => \cont|clock2Hz|Add0~62_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~50_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[993]~682_combout\);

-- Location: LCCOMB_X13_Y14_N14
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[992]~685\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[992]~685_combout\ = (\cont|clock2Hz|Add0~0_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~50_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cont|clock2Hz|Add0~0_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~50_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[992]~685_combout\);

-- Location: LCCOMB_X14_Y12_N18
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[992]~684\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[992]~684_combout\ = (\cont|clock2Hz|Add0~0_combout\ & \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~50_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cont|clock2Hz|Add0~0_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~50_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[992]~684_combout\);

-- Location: LCCOMB_X14_Y14_N0
\cont|clock2Hz|Mod0|auto_generated|divider|op_2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|op_2~0_combout\ = (((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[992]~685_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[992]~684_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|op_2~1\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[992]~685_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[992]~684_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[992]~685_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[992]~684_combout\,
	datad => VCC,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~0_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~1\);

-- Location: LCCOMB_X14_Y14_N2
\cont|clock2Hz|Mod0|auto_generated|divider|op_2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|op_2~2_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|op_2~1\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[993]~683_combout\) # 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[993]~682_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|op_2~1\ & (((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[993]~683_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[993]~682_combout\)) # (GND)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|op_2~3\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[993]~683_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[993]~682_combout\) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|op_2~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000111101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[993]~683_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[993]~682_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~1\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~2_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~3\);

-- Location: LCCOMB_X14_Y14_N4
\cont|clock2Hz|Mod0|auto_generated|divider|op_2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|op_2~4_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|op_2~3\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[994]~855_combout\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[994]~856_combout\ & VCC))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|op_2~3\ & ((((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[994]~855_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[994]~856_combout\)))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|op_2~5\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[994]~855_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[994]~856_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|op_2~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[994]~855_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[994]~856_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~3\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~4_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~5\);

-- Location: LCCOMB_X14_Y14_N6
\cont|clock2Hz|Mod0|auto_generated|divider|op_2~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|op_2~6_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|op_2~5\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[995]~832_combout\) # 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[995]~833_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|op_2~5\ & (((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[995]~832_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[995]~833_combout\)) # (GND)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|op_2~7\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[995]~832_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[995]~833_combout\) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|op_2~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000111101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[995]~832_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[995]~833_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~5\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~6_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~7\);

-- Location: LCCOMB_X14_Y14_N8
\cont|clock2Hz|Mod0|auto_generated|divider|op_2~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|op_2~8_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|op_2~7\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[996]~830_combout\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[996]~829_combout\ & VCC))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|op_2~7\ & ((((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[996]~830_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[996]~829_combout\)))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|op_2~9\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[996]~830_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[996]~829_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|op_2~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[996]~830_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[996]~829_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~7\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~8_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~9\);

-- Location: LCCOMB_X14_Y14_N10
\cont|clock2Hz|Mod0|auto_generated|divider|op_2~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|op_2~10_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|op_2~9\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[997]~827_combout\) # 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[997]~670_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|op_2~9\ & (((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[997]~827_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[997]~670_combout\)) # (GND)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|op_2~11\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[997]~827_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[997]~670_combout\) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|op_2~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000111101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[997]~827_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[997]~670_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~9\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~10_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~11\);

-- Location: LCCOMB_X14_Y14_N12
\cont|clock2Hz|Mod0|auto_generated|divider|op_2~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|op_2~12_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|op_2~11\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[998]~823_combout\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[998]~662_combout\ & VCC))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|op_2~11\ & ((((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[998]~823_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[998]~662_combout\)))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|op_2~13\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[998]~823_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[998]~662_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|op_2~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[998]~823_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[998]~662_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~11\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~12_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~13\);

-- Location: LCCOMB_X14_Y14_N14
\cont|clock2Hz|Mod0|auto_generated|divider|op_2~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|op_2~14_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|op_2~13\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[999]~653_combout\) # 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[999]~652_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|op_2~13\ & (((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[999]~653_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[999]~652_combout\)) # (GND)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|op_2~15\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[999]~653_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[999]~652_combout\) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|op_2~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000111101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[999]~653_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[999]~652_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~13\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~14_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~15\);

-- Location: LCCOMB_X14_Y14_N16
\cont|clock2Hz|Mod0|auto_generated|divider|op_2~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|op_2~16_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|op_2~15\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1000]~651_combout\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1000]~819_combout\ & VCC))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|op_2~15\ & ((((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1000]~651_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1000]~819_combout\)))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|op_2~17\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1000]~651_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1000]~819_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|op_2~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1000]~651_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1000]~819_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~15\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~16_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~17\);

-- Location: LCCOMB_X14_Y14_N18
\cont|clock2Hz|Mod0|auto_generated|divider|op_2~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|op_2~18_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|op_2~17\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1001]~818_combout\) # 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1001]~650_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|op_2~17\ & (((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1001]~818_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1001]~650_combout\)) # (GND)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|op_2~19\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1001]~818_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1001]~650_combout\) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|op_2~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000111101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1001]~818_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1001]~650_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~17\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~18_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~19\);

-- Location: LCCOMB_X14_Y14_N20
\cont|clock2Hz|Mod0|auto_generated|divider|op_2~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|op_2~20_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|op_2~19\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1002]~817_combout\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1002]~649_combout\ & VCC))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|op_2~19\ & ((((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1002]~817_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1002]~649_combout\)))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|op_2~21\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1002]~817_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1002]~649_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|op_2~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1002]~817_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1002]~649_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~19\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~20_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~21\);

-- Location: LCCOMB_X14_Y14_N22
\cont|clock2Hz|Mod0|auto_generated|divider|op_2~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|op_2~22_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|op_2~21\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1003]~816_combout\) # 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1003]~648_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|op_2~21\ & (((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1003]~816_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1003]~648_combout\)) # (GND)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|op_2~23\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1003]~816_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1003]~648_combout\) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|op_2~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000111101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1003]~816_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1003]~648_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~21\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~22_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~23\);

-- Location: LCCOMB_X14_Y14_N24
\cont|clock2Hz|Mod0|auto_generated|divider|op_2~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|op_2~24_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|op_2~23\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1004]~815_combout\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1004]~647_combout\ & VCC))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|op_2~23\ & ((((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1004]~815_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1004]~647_combout\)))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|op_2~25\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1004]~815_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1004]~647_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|op_2~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1004]~815_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1004]~647_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~23\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~24_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~25\);

-- Location: LCCOMB_X14_Y14_N26
\cont|clock2Hz|Mod0|auto_generated|divider|op_2~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|op_2~26_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|op_2~25\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1005]~646_combout\) # 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1005]~814_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|op_2~25\ & (((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1005]~646_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1005]~814_combout\)) # (GND)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|op_2~27\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1005]~646_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1005]~814_combout\) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|op_2~25\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000111101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1005]~646_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1005]~814_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~25\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~26_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~27\);

-- Location: LCCOMB_X14_Y14_N28
\cont|clock2Hz|Mod0|auto_generated|divider|op_2~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|op_2~28_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|op_2~27\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1006]~645_combout\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1006]~813_combout\ & VCC))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|op_2~27\ & ((((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1006]~645_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1006]~813_combout\)))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|op_2~29\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1006]~645_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1006]~813_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|op_2~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1006]~645_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1006]~813_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~27\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~28_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~29\);

-- Location: LCCOMB_X14_Y14_N30
\cont|clock2Hz|Mod0|auto_generated|divider|op_2~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|op_2~30_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|op_2~29\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1007]~644_combout\) # 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1007]~812_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|op_2~29\ & (((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1007]~644_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1007]~812_combout\)) # (GND)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|op_2~31\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1007]~644_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1007]~812_combout\) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|op_2~29\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000111101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1007]~644_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1007]~812_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~29\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~30_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~31\);

-- Location: LCCOMB_X14_Y13_N0
\cont|clock2Hz|Mod0|auto_generated|divider|op_2~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|op_2~32_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|op_2~31\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1008]~643_combout\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1008]~811_combout\ & VCC))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|op_2~31\ & ((((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1008]~643_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1008]~811_combout\)))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|op_2~33\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1008]~643_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1008]~811_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|op_2~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1008]~643_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1008]~811_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~31\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~32_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~33\);

-- Location: LCCOMB_X14_Y13_N2
\cont|clock2Hz|Mod0|auto_generated|divider|op_2~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|op_2~34_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|op_2~33\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1009]~642_combout\) # 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1009]~810_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|op_2~33\ & (((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1009]~642_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1009]~810_combout\)) # (GND)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|op_2~35\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1009]~642_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1009]~810_combout\) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|op_2~33\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000111101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1009]~642_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1009]~810_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~33\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~34_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~35\);

-- Location: LCCOMB_X14_Y13_N4
\cont|clock2Hz|Mod0|auto_generated|divider|op_2~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|op_2~36_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|op_2~35\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1010]~809_combout\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1010]~641_combout\ & VCC))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|op_2~35\ & ((((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1010]~809_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1010]~641_combout\)))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|op_2~37\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1010]~809_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1010]~641_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|op_2~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1010]~809_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1010]~641_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~35\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~36_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~37\);

-- Location: LCCOMB_X14_Y13_N6
\cont|clock2Hz|Mod0|auto_generated|divider|op_2~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|op_2~38_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|op_2~37\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1011]~640_combout\) # 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1011]~808_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|op_2~37\ & (((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1011]~640_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1011]~808_combout\)) # (GND)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|op_2~39\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1011]~640_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1011]~808_combout\) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|op_2~37\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000111101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1011]~640_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1011]~808_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~37\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~38_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~39\);

-- Location: LCCOMB_X14_Y13_N8
\cont|clock2Hz|Mod0|auto_generated|divider|op_2~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|op_2~40_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|op_2~39\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1012]~807_combout\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1012]~639_combout\ & VCC))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|op_2~39\ & ((((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1012]~807_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1012]~639_combout\)))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|op_2~41\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1012]~807_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1012]~639_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|op_2~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1012]~807_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1012]~639_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~39\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~40_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~41\);

-- Location: LCCOMB_X14_Y13_N10
\cont|clock2Hz|Mod0|auto_generated|divider|op_2~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|op_2~42_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|op_2~41\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1013]~806_combout\) # 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1013]~638_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|op_2~41\ & (((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1013]~806_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1013]~638_combout\)) # (GND)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|op_2~43\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1013]~806_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1013]~638_combout\) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|op_2~41\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000111101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1013]~806_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1013]~638_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~41\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~42_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~43\);

-- Location: LCCOMB_X14_Y13_N12
\cont|clock2Hz|Mod0|auto_generated|divider|op_2~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|op_2~44_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|op_2~43\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1014]~637_combout\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1014]~805_combout\ & VCC))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|op_2~43\ & ((((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1014]~637_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1014]~805_combout\)))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|op_2~45\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1014]~637_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1014]~805_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|op_2~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1014]~637_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1014]~805_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~43\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~44_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~45\);

-- Location: LCCOMB_X14_Y13_N14
\cont|clock2Hz|Mod0|auto_generated|divider|op_2~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|op_2~46_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|op_2~45\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1015]~804_combout\) # 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1015]~636_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|op_2~45\ & (((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1015]~804_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1015]~636_combout\)) # (GND)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|op_2~47\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1015]~804_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1015]~636_combout\) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|op_2~45\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000111101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1015]~804_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1015]~636_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~45\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~46_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~47\);

-- Location: LCCOMB_X14_Y13_N16
\cont|clock2Hz|Mod0|auto_generated|divider|op_2~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|op_2~48_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|op_2~47\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1016]~803_combout\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1016]~635_combout\ & VCC))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|op_2~47\ & ((((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1016]~803_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1016]~635_combout\)))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|op_2~49\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1016]~803_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1016]~635_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|op_2~47\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1016]~803_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1016]~635_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~47\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~48_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~49\);

-- Location: LCCOMB_X14_Y13_N18
\cont|clock2Hz|Mod0|auto_generated|divider|op_2~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|op_2~50_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|op_2~49\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1017]~802_combout\) # 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1017]~634_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|op_2~49\ & (((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1017]~802_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1017]~634_combout\)) # (GND)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|op_2~51\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1017]~802_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1017]~634_combout\) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|op_2~49\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000111101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1017]~802_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1017]~634_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~49\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~50_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~51\);

-- Location: LCCOMB_X14_Y13_N20
\cont|clock2Hz|Mod0|auto_generated|divider|op_2~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|op_2~52_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|op_2~51\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1018]~633_combout\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1018]~801_combout\ & VCC))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|op_2~51\ & ((((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1018]~633_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1018]~801_combout\)))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|op_2~53\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1018]~633_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1018]~801_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|op_2~51\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1018]~633_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1018]~801_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~51\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~52_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~53\);

-- Location: LCCOMB_X14_Y13_N22
\cont|clock2Hz|Mod0|auto_generated|divider|op_2~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|op_2~54_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|op_2~53\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1019]~800_combout\) # 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1019]~632_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|op_2~53\ & (((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1019]~800_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1019]~632_combout\)) # (GND)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|op_2~55\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1019]~800_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1019]~632_combout\) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|op_2~53\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000111101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1019]~800_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1019]~632_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~53\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~54_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~55\);

-- Location: LCCOMB_X14_Y13_N24
\cont|clock2Hz|Mod0|auto_generated|divider|op_2~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|op_2~56_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|op_2~55\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1020]~799_combout\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1020]~631_combout\ & VCC))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|op_2~55\ & ((((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1020]~799_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1020]~631_combout\)))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|op_2~57\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1020]~799_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1020]~631_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|op_2~55\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1020]~799_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1020]~631_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~55\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~56_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~57\);

-- Location: LCCOMB_X14_Y13_N26
\cont|clock2Hz|Mod0|auto_generated|divider|op_2~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|op_2~58_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|op_2~57\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1021]~798_combout\) # 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1021]~630_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|op_2~57\ & (((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1021]~798_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1021]~630_combout\)) # (GND)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|op_2~59\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1021]~798_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1021]~630_combout\) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|op_2~57\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000111101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1021]~798_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1021]~630_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~57\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~58_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~59\);

-- Location: LCCOMB_X14_Y13_N28
\cont|clock2Hz|Mod0|auto_generated|divider|op_2~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|op_2~60_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|op_2~59\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1022]~686_combout\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1022]~834_combout\ & VCC))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|op_2~59\ & ((((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1022]~686_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1022]~834_combout\)))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|op_2~61\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1022]~686_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1022]~834_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|op_2~59\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1022]~686_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1022]~834_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~59\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~60_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~61\);

-- Location: LCCOMB_X14_Y13_N30
\cont|clock2Hz|Mod0|auto_generated|divider|op_2~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|op_2~62_combout\ = \cont|clock2Hz|Mod0|auto_generated|divider|op_2~61\ $ (((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1023]~835_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1023]~687_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1023]~835_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1023]~687_combout\,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~61\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~62_combout\);

-- Location: LCCOMB_X13_Y13_N24
\cont|clock2Hz|Mod0|auto_generated|divider|remainder[31]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|remainder[31]~24_combout\ = (\cont|clock2Hz|Add0~62_combout\ & (((\cont|clock2Hz|Mod0|auto_generated|divider|op_2~62_combout\)))) # (!\cont|clock2Hz|Add0~62_combout\ & 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1023]~687_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1023]~835_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1023]~687_combout\,
	datab => \cont|clock2Hz|Add0~62_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~62_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1023]~835_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|remainder[31]~24_combout\);

-- Location: LCCOMB_X14_Y11_N26
\cont|clock2Hz|Mod0|auto_generated|divider|remainder[30]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|remainder[30]~23_combout\ = (\cont|clock2Hz|Add0~62_combout\ & (((\cont|clock2Hz|Mod0|auto_generated|divider|op_2~60_combout\)))) # (!\cont|clock2Hz|Add0~62_combout\ & 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1022]~686_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1022]~834_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add0~62_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1022]~686_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~60_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1022]~834_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|remainder[30]~23_combout\);

-- Location: LCCOMB_X13_Y15_N20
\cont|clock2Hz|Mod0|auto_generated|divider|remainder[29]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|remainder[29]~0_combout\ = (\cont|clock2Hz|Add0~62_combout\ & (((\cont|clock2Hz|Mod0|auto_generated|divider|op_2~58_combout\)))) # (!\cont|clock2Hz|Add0~62_combout\ & 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1021]~798_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1021]~630_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add0~62_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1021]~798_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~58_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1021]~630_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|remainder[29]~0_combout\);

-- Location: LCCOMB_X12_Y13_N2
\cont|clock2Hz|Mod0|auto_generated|divider|remainder[28]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|remainder[28]~1_combout\ = (\cont|clock2Hz|Add0~62_combout\ & (((\cont|clock2Hz|Mod0|auto_generated|divider|op_2~56_combout\)))) # (!\cont|clock2Hz|Add0~62_combout\ & 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1020]~799_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1020]~631_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1020]~799_combout\,
	datab => \cont|clock2Hz|Add0~62_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~56_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1020]~631_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|remainder[28]~1_combout\);

-- Location: LCCOMB_X16_Y11_N0
\cont|clock2Hz|Mod0|auto_generated|divider|remainder[27]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|remainder[27]~2_combout\ = (\cont|clock2Hz|Add0~62_combout\ & (((\cont|clock2Hz|Mod0|auto_generated|divider|op_2~54_combout\)))) # (!\cont|clock2Hz|Add0~62_combout\ & 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1019]~800_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1019]~632_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add0~62_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1019]~800_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1019]~632_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~54_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|remainder[27]~2_combout\);

-- Location: LCCOMB_X13_Y13_N26
\cont|clock2Hz|Mod0|auto_generated|divider|remainder[26]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|remainder[26]~3_combout\ = (\cont|clock2Hz|Add0~62_combout\ & (((\cont|clock2Hz|Mod0|auto_generated|divider|op_2~52_combout\)))) # (!\cont|clock2Hz|Add0~62_combout\ & 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1018]~801_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1018]~633_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add0~62_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1018]~801_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~52_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1018]~633_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|remainder[26]~3_combout\);

-- Location: LCCOMB_X16_Y12_N20
\cont|clock2Hz|cont~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|cont~5_combout\ = \cont|clock2Hz|Add0~62_combout\ $ (\cont|clock2Hz|Add0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Add0~62_combout\,
	datad => \cont|clock2Hz|Add0~0_combout\,
	combout => \cont|clock2Hz|cont~5_combout\);

-- Location: LCCOMB_X22_Y12_N0
\cont|clock2Hz|Add1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Add1~0_combout\ = (\cont|clock2Hz|Add0~62_combout\ & (\cont|clock2Hz|cont~5_combout\ $ (VCC))) # (!\cont|clock2Hz|Add0~62_combout\ & (\cont|clock2Hz|cont~5_combout\ & VCC))
-- \cont|clock2Hz|Add1~1\ = CARRY((\cont|clock2Hz|Add0~62_combout\ & \cont|clock2Hz|cont~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add0~62_combout\,
	datab => \cont|clock2Hz|cont~5_combout\,
	datad => VCC,
	combout => \cont|clock2Hz|Add1~0_combout\,
	cout => \cont|clock2Hz|Add1~1\);

-- Location: LCCOMB_X22_Y12_N2
\cont|clock2Hz|Add1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Add1~2_combout\ = (\cont|clock2Hz|Add1~1\ & (\cont|clock2Hz|Add0~62_combout\ $ ((!\cont|clock2Hz|Add0~2_combout\)))) # (!\cont|clock2Hz|Add1~1\ & ((\cont|clock2Hz|Add0~62_combout\ $ (\cont|clock2Hz|Add0~2_combout\)) # (GND)))
-- \cont|clock2Hz|Add1~3\ = CARRY((\cont|clock2Hz|Add0~62_combout\ $ (!\cont|clock2Hz|Add0~2_combout\)) # (!\cont|clock2Hz|Add1~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add0~62_combout\,
	datab => \cont|clock2Hz|Add0~2_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Add1~1\,
	combout => \cont|clock2Hz|Add1~2_combout\,
	cout => \cont|clock2Hz|Add1~3\);

-- Location: LCCOMB_X22_Y12_N4
\cont|clock2Hz|Add1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Add1~4_combout\ = (\cont|clock2Hz|Add1~3\ & ((\cont|clock2Hz|Add0~62_combout\ $ (\cont|clock2Hz|Add0~4_combout\)))) # (!\cont|clock2Hz|Add1~3\ & (\cont|clock2Hz|Add0~62_combout\ $ (\cont|clock2Hz|Add0~4_combout\ $ (VCC))))
-- \cont|clock2Hz|Add1~5\ = CARRY((!\cont|clock2Hz|Add1~3\ & (\cont|clock2Hz|Add0~62_combout\ $ (\cont|clock2Hz|Add0~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add0~62_combout\,
	datab => \cont|clock2Hz|Add0~4_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Add1~3\,
	combout => \cont|clock2Hz|Add1~4_combout\,
	cout => \cont|clock2Hz|Add1~5\);

-- Location: LCCOMB_X22_Y12_N6
\cont|clock2Hz|Add1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Add1~6_combout\ = (\cont|clock2Hz|Add1~5\ & (\cont|clock2Hz|Add0~62_combout\ $ ((!\cont|clock2Hz|Add0~6_combout\)))) # (!\cont|clock2Hz|Add1~5\ & ((\cont|clock2Hz|Add0~62_combout\ $ (\cont|clock2Hz|Add0~6_combout\)) # (GND)))
-- \cont|clock2Hz|Add1~7\ = CARRY((\cont|clock2Hz|Add0~62_combout\ $ (!\cont|clock2Hz|Add0~6_combout\)) # (!\cont|clock2Hz|Add1~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add0~62_combout\,
	datab => \cont|clock2Hz|Add0~6_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Add1~5\,
	combout => \cont|clock2Hz|Add1~6_combout\,
	cout => \cont|clock2Hz|Add1~7\);

-- Location: LCCOMB_X22_Y12_N8
\cont|clock2Hz|Add1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Add1~8_combout\ = (\cont|clock2Hz|Add1~7\ & ((\cont|clock2Hz|Add0~62_combout\ $ (\cont|clock2Hz|Add0~8_combout\)))) # (!\cont|clock2Hz|Add1~7\ & (\cont|clock2Hz|Add0~62_combout\ $ (\cont|clock2Hz|Add0~8_combout\ $ (VCC))))
-- \cont|clock2Hz|Add1~9\ = CARRY((!\cont|clock2Hz|Add1~7\ & (\cont|clock2Hz|Add0~62_combout\ $ (\cont|clock2Hz|Add0~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add0~62_combout\,
	datab => \cont|clock2Hz|Add0~8_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Add1~7\,
	combout => \cont|clock2Hz|Add1~8_combout\,
	cout => \cont|clock2Hz|Add1~9\);

-- Location: LCCOMB_X22_Y12_N10
\cont|clock2Hz|Add1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Add1~10_combout\ = (\cont|clock2Hz|Add1~9\ & (\cont|clock2Hz|Add0~62_combout\ $ ((!\cont|clock2Hz|Add0~10_combout\)))) # (!\cont|clock2Hz|Add1~9\ & ((\cont|clock2Hz|Add0~62_combout\ $ (\cont|clock2Hz|Add0~10_combout\)) # (GND)))
-- \cont|clock2Hz|Add1~11\ = CARRY((\cont|clock2Hz|Add0~62_combout\ $ (!\cont|clock2Hz|Add0~10_combout\)) # (!\cont|clock2Hz|Add1~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add0~62_combout\,
	datab => \cont|clock2Hz|Add0~10_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Add1~9\,
	combout => \cont|clock2Hz|Add1~10_combout\,
	cout => \cont|clock2Hz|Add1~11\);

-- Location: LCCOMB_X22_Y12_N12
\cont|clock2Hz|Add1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Add1~12_combout\ = (\cont|clock2Hz|Add1~11\ & ((\cont|clock2Hz|Add0~62_combout\ $ (\cont|clock2Hz|Add0~12_combout\)))) # (!\cont|clock2Hz|Add1~11\ & (\cont|clock2Hz|Add0~62_combout\ $ (\cont|clock2Hz|Add0~12_combout\ $ (VCC))))
-- \cont|clock2Hz|Add1~13\ = CARRY((!\cont|clock2Hz|Add1~11\ & (\cont|clock2Hz|Add0~62_combout\ $ (\cont|clock2Hz|Add0~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add0~62_combout\,
	datab => \cont|clock2Hz|Add0~12_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Add1~11\,
	combout => \cont|clock2Hz|Add1~12_combout\,
	cout => \cont|clock2Hz|Add1~13\);

-- Location: LCCOMB_X22_Y12_N14
\cont|clock2Hz|Add1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Add1~14_combout\ = (\cont|clock2Hz|Add1~13\ & (\cont|clock2Hz|Add0~14_combout\ $ ((!\cont|clock2Hz|Add0~62_combout\)))) # (!\cont|clock2Hz|Add1~13\ & ((\cont|clock2Hz|Add0~14_combout\ $ (\cont|clock2Hz|Add0~62_combout\)) # (GND)))
-- \cont|clock2Hz|Add1~15\ = CARRY((\cont|clock2Hz|Add0~14_combout\ $ (!\cont|clock2Hz|Add0~62_combout\)) # (!\cont|clock2Hz|Add1~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add0~14_combout\,
	datab => \cont|clock2Hz|Add0~62_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Add1~13\,
	combout => \cont|clock2Hz|Add1~14_combout\,
	cout => \cont|clock2Hz|Add1~15\);

-- Location: LCCOMB_X22_Y12_N16
\cont|clock2Hz|Add1~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Add1~16_combout\ = (\cont|clock2Hz|Add1~15\ & ((\cont|clock2Hz|Add0~62_combout\ $ (\cont|clock2Hz|Add0~16_combout\)))) # (!\cont|clock2Hz|Add1~15\ & (\cont|clock2Hz|Add0~62_combout\ $ (\cont|clock2Hz|Add0~16_combout\ $ (VCC))))
-- \cont|clock2Hz|Add1~17\ = CARRY((!\cont|clock2Hz|Add1~15\ & (\cont|clock2Hz|Add0~62_combout\ $ (\cont|clock2Hz|Add0~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add0~62_combout\,
	datab => \cont|clock2Hz|Add0~16_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Add1~15\,
	combout => \cont|clock2Hz|Add1~16_combout\,
	cout => \cont|clock2Hz|Add1~17\);

-- Location: LCCOMB_X22_Y12_N18
\cont|clock2Hz|Add1~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Add1~18_combout\ = (\cont|clock2Hz|Add1~17\ & (\cont|clock2Hz|Add0~18_combout\ $ ((!\cont|clock2Hz|Add0~62_combout\)))) # (!\cont|clock2Hz|Add1~17\ & ((\cont|clock2Hz|Add0~18_combout\ $ (\cont|clock2Hz|Add0~62_combout\)) # (GND)))
-- \cont|clock2Hz|Add1~19\ = CARRY((\cont|clock2Hz|Add0~18_combout\ $ (!\cont|clock2Hz|Add0~62_combout\)) # (!\cont|clock2Hz|Add1~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add0~18_combout\,
	datab => \cont|clock2Hz|Add0~62_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Add1~17\,
	combout => \cont|clock2Hz|Add1~18_combout\,
	cout => \cont|clock2Hz|Add1~19\);

-- Location: LCCOMB_X22_Y12_N20
\cont|clock2Hz|Add1~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Add1~20_combout\ = (\cont|clock2Hz|Add1~19\ & ((\cont|clock2Hz|Add0~20_combout\ $ (\cont|clock2Hz|Add0~62_combout\)))) # (!\cont|clock2Hz|Add1~19\ & (\cont|clock2Hz|Add0~20_combout\ $ (\cont|clock2Hz|Add0~62_combout\ $ (VCC))))
-- \cont|clock2Hz|Add1~21\ = CARRY((!\cont|clock2Hz|Add1~19\ & (\cont|clock2Hz|Add0~20_combout\ $ (\cont|clock2Hz|Add0~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add0~20_combout\,
	datab => \cont|clock2Hz|Add0~62_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Add1~19\,
	combout => \cont|clock2Hz|Add1~20_combout\,
	cout => \cont|clock2Hz|Add1~21\);

-- Location: LCCOMB_X22_Y12_N22
\cont|clock2Hz|Add1~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Add1~22_combout\ = (\cont|clock2Hz|Add1~21\ & (\cont|clock2Hz|Add0~22_combout\ $ ((!\cont|clock2Hz|Add0~62_combout\)))) # (!\cont|clock2Hz|Add1~21\ & ((\cont|clock2Hz|Add0~22_combout\ $ (\cont|clock2Hz|Add0~62_combout\)) # (GND)))
-- \cont|clock2Hz|Add1~23\ = CARRY((\cont|clock2Hz|Add0~22_combout\ $ (!\cont|clock2Hz|Add0~62_combout\)) # (!\cont|clock2Hz|Add1~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add0~22_combout\,
	datab => \cont|clock2Hz|Add0~62_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Add1~21\,
	combout => \cont|clock2Hz|Add1~22_combout\,
	cout => \cont|clock2Hz|Add1~23\);

-- Location: LCCOMB_X22_Y12_N24
\cont|clock2Hz|Add1~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Add1~24_combout\ = (\cont|clock2Hz|Add1~23\ & ((\cont|clock2Hz|Add0~24_combout\ $ (\cont|clock2Hz|Add0~62_combout\)))) # (!\cont|clock2Hz|Add1~23\ & (\cont|clock2Hz|Add0~24_combout\ $ (\cont|clock2Hz|Add0~62_combout\ $ (VCC))))
-- \cont|clock2Hz|Add1~25\ = CARRY((!\cont|clock2Hz|Add1~23\ & (\cont|clock2Hz|Add0~24_combout\ $ (\cont|clock2Hz|Add0~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add0~24_combout\,
	datab => \cont|clock2Hz|Add0~62_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Add1~23\,
	combout => \cont|clock2Hz|Add1~24_combout\,
	cout => \cont|clock2Hz|Add1~25\);

-- Location: LCCOMB_X22_Y12_N26
\cont|clock2Hz|Add1~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Add1~26_combout\ = (\cont|clock2Hz|Add1~25\ & (\cont|clock2Hz|Add0~26_combout\ $ ((!\cont|clock2Hz|Add0~62_combout\)))) # (!\cont|clock2Hz|Add1~25\ & ((\cont|clock2Hz|Add0~26_combout\ $ (\cont|clock2Hz|Add0~62_combout\)) # (GND)))
-- \cont|clock2Hz|Add1~27\ = CARRY((\cont|clock2Hz|Add0~26_combout\ $ (!\cont|clock2Hz|Add0~62_combout\)) # (!\cont|clock2Hz|Add1~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add0~26_combout\,
	datab => \cont|clock2Hz|Add0~62_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Add1~25\,
	combout => \cont|clock2Hz|Add1~26_combout\,
	cout => \cont|clock2Hz|Add1~27\);

-- Location: LCCOMB_X22_Y12_N28
\cont|clock2Hz|Add1~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Add1~28_combout\ = (\cont|clock2Hz|Add1~27\ & ((\cont|clock2Hz|Add0~28_combout\ $ (\cont|clock2Hz|Add0~62_combout\)))) # (!\cont|clock2Hz|Add1~27\ & (\cont|clock2Hz|Add0~28_combout\ $ (\cont|clock2Hz|Add0~62_combout\ $ (VCC))))
-- \cont|clock2Hz|Add1~29\ = CARRY((!\cont|clock2Hz|Add1~27\ & (\cont|clock2Hz|Add0~28_combout\ $ (\cont|clock2Hz|Add0~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add0~28_combout\,
	datab => \cont|clock2Hz|Add0~62_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Add1~27\,
	combout => \cont|clock2Hz|Add1~28_combout\,
	cout => \cont|clock2Hz|Add1~29\);

-- Location: LCCOMB_X22_Y12_N30
\cont|clock2Hz|Add1~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Add1~30_combout\ = (\cont|clock2Hz|Add1~29\ & (\cont|clock2Hz|Add0~30_combout\ $ ((!\cont|clock2Hz|Add0~62_combout\)))) # (!\cont|clock2Hz|Add1~29\ & ((\cont|clock2Hz|Add0~30_combout\ $ (\cont|clock2Hz|Add0~62_combout\)) # (GND)))
-- \cont|clock2Hz|Add1~31\ = CARRY((\cont|clock2Hz|Add0~30_combout\ $ (!\cont|clock2Hz|Add0~62_combout\)) # (!\cont|clock2Hz|Add1~29\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add0~30_combout\,
	datab => \cont|clock2Hz|Add0~62_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Add1~29\,
	combout => \cont|clock2Hz|Add1~30_combout\,
	cout => \cont|clock2Hz|Add1~31\);

-- Location: LCCOMB_X22_Y11_N0
\cont|clock2Hz|Add1~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Add1~32_combout\ = (\cont|clock2Hz|Add1~31\ & ((\cont|clock2Hz|Add0~62_combout\ $ (\cont|clock2Hz|Add0~32_combout\)))) # (!\cont|clock2Hz|Add1~31\ & (\cont|clock2Hz|Add0~62_combout\ $ (\cont|clock2Hz|Add0~32_combout\ $ (VCC))))
-- \cont|clock2Hz|Add1~33\ = CARRY((!\cont|clock2Hz|Add1~31\ & (\cont|clock2Hz|Add0~62_combout\ $ (\cont|clock2Hz|Add0~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add0~62_combout\,
	datab => \cont|clock2Hz|Add0~32_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Add1~31\,
	combout => \cont|clock2Hz|Add1~32_combout\,
	cout => \cont|clock2Hz|Add1~33\);

-- Location: LCCOMB_X22_Y11_N2
\cont|clock2Hz|Add1~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Add1~34_combout\ = (\cont|clock2Hz|Add1~33\ & (\cont|clock2Hz|Add0~62_combout\ $ ((!\cont|clock2Hz|Add0~34_combout\)))) # (!\cont|clock2Hz|Add1~33\ & ((\cont|clock2Hz|Add0~62_combout\ $ (\cont|clock2Hz|Add0~34_combout\)) # (GND)))
-- \cont|clock2Hz|Add1~35\ = CARRY((\cont|clock2Hz|Add0~62_combout\ $ (!\cont|clock2Hz|Add0~34_combout\)) # (!\cont|clock2Hz|Add1~33\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add0~62_combout\,
	datab => \cont|clock2Hz|Add0~34_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Add1~33\,
	combout => \cont|clock2Hz|Add1~34_combout\,
	cout => \cont|clock2Hz|Add1~35\);

-- Location: LCCOMB_X22_Y11_N4
\cont|clock2Hz|Add1~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Add1~36_combout\ = (\cont|clock2Hz|Add1~35\ & ((\cont|clock2Hz|Add0~62_combout\ $ (\cont|clock2Hz|Add0~36_combout\)))) # (!\cont|clock2Hz|Add1~35\ & (\cont|clock2Hz|Add0~62_combout\ $ (\cont|clock2Hz|Add0~36_combout\ $ (VCC))))
-- \cont|clock2Hz|Add1~37\ = CARRY((!\cont|clock2Hz|Add1~35\ & (\cont|clock2Hz|Add0~62_combout\ $ (\cont|clock2Hz|Add0~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add0~62_combout\,
	datab => \cont|clock2Hz|Add0~36_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Add1~35\,
	combout => \cont|clock2Hz|Add1~36_combout\,
	cout => \cont|clock2Hz|Add1~37\);

-- Location: LCCOMB_X22_Y11_N6
\cont|clock2Hz|Add1~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Add1~38_combout\ = (\cont|clock2Hz|Add1~37\ & (\cont|clock2Hz|Add0~62_combout\ $ ((!\cont|clock2Hz|Add0~38_combout\)))) # (!\cont|clock2Hz|Add1~37\ & ((\cont|clock2Hz|Add0~62_combout\ $ (\cont|clock2Hz|Add0~38_combout\)) # (GND)))
-- \cont|clock2Hz|Add1~39\ = CARRY((\cont|clock2Hz|Add0~62_combout\ $ (!\cont|clock2Hz|Add0~38_combout\)) # (!\cont|clock2Hz|Add1~37\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add0~62_combout\,
	datab => \cont|clock2Hz|Add0~38_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Add1~37\,
	combout => \cont|clock2Hz|Add1~38_combout\,
	cout => \cont|clock2Hz|Add1~39\);

-- Location: LCCOMB_X22_Y11_N8
\cont|clock2Hz|Add1~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Add1~40_combout\ = (\cont|clock2Hz|Add1~39\ & ((\cont|clock2Hz|Add0~62_combout\ $ (\cont|clock2Hz|Add0~40_combout\)))) # (!\cont|clock2Hz|Add1~39\ & (\cont|clock2Hz|Add0~62_combout\ $ (\cont|clock2Hz|Add0~40_combout\ $ (VCC))))
-- \cont|clock2Hz|Add1~41\ = CARRY((!\cont|clock2Hz|Add1~39\ & (\cont|clock2Hz|Add0~62_combout\ $ (\cont|clock2Hz|Add0~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add0~62_combout\,
	datab => \cont|clock2Hz|Add0~40_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Add1~39\,
	combout => \cont|clock2Hz|Add1~40_combout\,
	cout => \cont|clock2Hz|Add1~41\);

-- Location: LCCOMB_X22_Y11_N10
\cont|clock2Hz|Add1~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Add1~42_combout\ = (\cont|clock2Hz|Add1~41\ & (\cont|clock2Hz|Add0~62_combout\ $ ((!\cont|clock2Hz|Add0~42_combout\)))) # (!\cont|clock2Hz|Add1~41\ & ((\cont|clock2Hz|Add0~62_combout\ $ (\cont|clock2Hz|Add0~42_combout\)) # (GND)))
-- \cont|clock2Hz|Add1~43\ = CARRY((\cont|clock2Hz|Add0~62_combout\ $ (!\cont|clock2Hz|Add0~42_combout\)) # (!\cont|clock2Hz|Add1~41\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add0~62_combout\,
	datab => \cont|clock2Hz|Add0~42_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Add1~41\,
	combout => \cont|clock2Hz|Add1~42_combout\,
	cout => \cont|clock2Hz|Add1~43\);

-- Location: LCCOMB_X22_Y11_N12
\cont|clock2Hz|Add1~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Add1~44_combout\ = (\cont|clock2Hz|Add1~43\ & ((\cont|clock2Hz|Add0~62_combout\ $ (\cont|clock2Hz|Add0~44_combout\)))) # (!\cont|clock2Hz|Add1~43\ & (\cont|clock2Hz|Add0~62_combout\ $ (\cont|clock2Hz|Add0~44_combout\ $ (VCC))))
-- \cont|clock2Hz|Add1~45\ = CARRY((!\cont|clock2Hz|Add1~43\ & (\cont|clock2Hz|Add0~62_combout\ $ (\cont|clock2Hz|Add0~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add0~62_combout\,
	datab => \cont|clock2Hz|Add0~44_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Add1~43\,
	combout => \cont|clock2Hz|Add1~44_combout\,
	cout => \cont|clock2Hz|Add1~45\);

-- Location: LCCOMB_X22_Y11_N14
\cont|clock2Hz|Add1~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Add1~46_combout\ = (\cont|clock2Hz|Add1~45\ & (\cont|clock2Hz|Add0~46_combout\ $ ((!\cont|clock2Hz|Add0~62_combout\)))) # (!\cont|clock2Hz|Add1~45\ & ((\cont|clock2Hz|Add0~46_combout\ $ (\cont|clock2Hz|Add0~62_combout\)) # (GND)))
-- \cont|clock2Hz|Add1~47\ = CARRY((\cont|clock2Hz|Add0~46_combout\ $ (!\cont|clock2Hz|Add0~62_combout\)) # (!\cont|clock2Hz|Add1~45\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add0~46_combout\,
	datab => \cont|clock2Hz|Add0~62_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Add1~45\,
	combout => \cont|clock2Hz|Add1~46_combout\,
	cout => \cont|clock2Hz|Add1~47\);

-- Location: LCCOMB_X22_Y11_N16
\cont|clock2Hz|Add1~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Add1~48_combout\ = (\cont|clock2Hz|Add1~47\ & ((\cont|clock2Hz|Add0~62_combout\ $ (\cont|clock2Hz|Add0~48_combout\)))) # (!\cont|clock2Hz|Add1~47\ & (\cont|clock2Hz|Add0~62_combout\ $ (\cont|clock2Hz|Add0~48_combout\ $ (VCC))))
-- \cont|clock2Hz|Add1~49\ = CARRY((!\cont|clock2Hz|Add1~47\ & (\cont|clock2Hz|Add0~62_combout\ $ (\cont|clock2Hz|Add0~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add0~62_combout\,
	datab => \cont|clock2Hz|Add0~48_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Add1~47\,
	combout => \cont|clock2Hz|Add1~48_combout\,
	cout => \cont|clock2Hz|Add1~49\);

-- Location: LCCOMB_X22_Y11_N18
\cont|clock2Hz|Add1~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Add1~50_combout\ = (\cont|clock2Hz|Add1~49\ & (\cont|clock2Hz|Add0~50_combout\ $ ((!\cont|clock2Hz|Add0~62_combout\)))) # (!\cont|clock2Hz|Add1~49\ & ((\cont|clock2Hz|Add0~50_combout\ $ (\cont|clock2Hz|Add0~62_combout\)) # (GND)))
-- \cont|clock2Hz|Add1~51\ = CARRY((\cont|clock2Hz|Add0~50_combout\ $ (!\cont|clock2Hz|Add0~62_combout\)) # (!\cont|clock2Hz|Add1~49\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add0~50_combout\,
	datab => \cont|clock2Hz|Add0~62_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Add1~49\,
	combout => \cont|clock2Hz|Add1~50_combout\,
	cout => \cont|clock2Hz|Add1~51\);

-- Location: LCCOMB_X22_Y11_N20
\cont|clock2Hz|Add1~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Add1~52_combout\ = (\cont|clock2Hz|Add1~51\ & ((\cont|clock2Hz|Add0~52_combout\ $ (\cont|clock2Hz|Add0~62_combout\)))) # (!\cont|clock2Hz|Add1~51\ & (\cont|clock2Hz|Add0~52_combout\ $ (\cont|clock2Hz|Add0~62_combout\ $ (VCC))))
-- \cont|clock2Hz|Add1~53\ = CARRY((!\cont|clock2Hz|Add1~51\ & (\cont|clock2Hz|Add0~52_combout\ $ (\cont|clock2Hz|Add0~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add0~52_combout\,
	datab => \cont|clock2Hz|Add0~62_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Add1~51\,
	combout => \cont|clock2Hz|Add1~52_combout\,
	cout => \cont|clock2Hz|Add1~53\);

-- Location: LCCOMB_X22_Y11_N22
\cont|clock2Hz|Add1~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Add1~54_combout\ = (\cont|clock2Hz|Add1~53\ & (\cont|clock2Hz|Add0~54_combout\ $ ((!\cont|clock2Hz|Add0~62_combout\)))) # (!\cont|clock2Hz|Add1~53\ & ((\cont|clock2Hz|Add0~54_combout\ $ (\cont|clock2Hz|Add0~62_combout\)) # (GND)))
-- \cont|clock2Hz|Add1~55\ = CARRY((\cont|clock2Hz|Add0~54_combout\ $ (!\cont|clock2Hz|Add0~62_combout\)) # (!\cont|clock2Hz|Add1~53\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add0~54_combout\,
	datab => \cont|clock2Hz|Add0~62_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Add1~53\,
	combout => \cont|clock2Hz|Add1~54_combout\,
	cout => \cont|clock2Hz|Add1~55\);

-- Location: LCCOMB_X22_Y11_N24
\cont|clock2Hz|Add1~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Add1~56_combout\ = (\cont|clock2Hz|Add1~55\ & ((\cont|clock2Hz|Add0~56_combout\ $ (\cont|clock2Hz|Add0~62_combout\)))) # (!\cont|clock2Hz|Add1~55\ & (\cont|clock2Hz|Add0~56_combout\ $ (\cont|clock2Hz|Add0~62_combout\ $ (VCC))))
-- \cont|clock2Hz|Add1~57\ = CARRY((!\cont|clock2Hz|Add1~55\ & (\cont|clock2Hz|Add0~56_combout\ $ (\cont|clock2Hz|Add0~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add0~56_combout\,
	datab => \cont|clock2Hz|Add0~62_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Add1~55\,
	combout => \cont|clock2Hz|Add1~56_combout\,
	cout => \cont|clock2Hz|Add1~57\);

-- Location: LCCOMB_X22_Y11_N26
\cont|clock2Hz|Add1~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Add1~58_combout\ = (\cont|clock2Hz|Add1~57\ & (\cont|clock2Hz|Add0~58_combout\ $ ((!\cont|clock2Hz|Add0~62_combout\)))) # (!\cont|clock2Hz|Add1~57\ & ((\cont|clock2Hz|Add0~58_combout\ $ (\cont|clock2Hz|Add0~62_combout\)) # (GND)))
-- \cont|clock2Hz|Add1~59\ = CARRY((\cont|clock2Hz|Add0~58_combout\ $ (!\cont|clock2Hz|Add0~62_combout\)) # (!\cont|clock2Hz|Add1~57\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add0~58_combout\,
	datab => \cont|clock2Hz|Add0~62_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Add1~57\,
	combout => \cont|clock2Hz|Add1~58_combout\,
	cout => \cont|clock2Hz|Add1~59\);

-- Location: LCCOMB_X22_Y11_N28
\cont|clock2Hz|Add1~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Add1~60_combout\ = (\cont|clock2Hz|Add1~59\ & ((\cont|clock2Hz|Add0~60_combout\ $ (\cont|clock2Hz|Add0~62_combout\)))) # (!\cont|clock2Hz|Add1~59\ & (\cont|clock2Hz|Add0~60_combout\ $ (\cont|clock2Hz|Add0~62_combout\ $ (VCC))))
-- \cont|clock2Hz|Add1~61\ = CARRY((!\cont|clock2Hz|Add1~59\ & (\cont|clock2Hz|Add0~60_combout\ $ (\cont|clock2Hz|Add0~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add0~60_combout\,
	datab => \cont|clock2Hz|Add0~62_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Add1~59\,
	combout => \cont|clock2Hz|Add1~60_combout\,
	cout => \cont|clock2Hz|Add1~61\);

-- Location: LCCOMB_X22_Y11_N30
\cont|clock2Hz|Add1~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Add1~62_combout\ = \cont|clock2Hz|Add1~61\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \cont|clock2Hz|Add1~61\,
	combout => \cont|clock2Hz|Add1~62_combout\);

-- Location: LCCOMB_X23_Y11_N12
\cont|clock2Hz|Equal0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Equal0~8_combout\ = (!\cont|clock2Hz|Add1~60_combout\ & (!\cont|clock2Hz|Add1~62_combout\ & (!\cont|clock2Hz|Add1~58_combout\ & !\cont|clock2Hz|Add1~56_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add1~60_combout\,
	datab => \cont|clock2Hz|Add1~62_combout\,
	datac => \cont|clock2Hz|Add1~58_combout\,
	datad => \cont|clock2Hz|Add1~56_combout\,
	combout => \cont|clock2Hz|Equal0~8_combout\);

-- Location: LCCOMB_X23_Y11_N16
\cont|clock2Hz|Equal0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Equal0~6_combout\ = (\cont|clock2Hz|Add1~42_combout\ & (\cont|clock2Hz|Add1~44_combout\ & (\cont|clock2Hz|Add1~46_combout\ & \cont|clock2Hz|Add1~40_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add1~42_combout\,
	datab => \cont|clock2Hz|Add1~44_combout\,
	datac => \cont|clock2Hz|Add1~46_combout\,
	datad => \cont|clock2Hz|Add1~40_combout\,
	combout => \cont|clock2Hz|Equal0~6_combout\);

-- Location: LCCOMB_X23_Y11_N22
\cont|clock2Hz|Equal0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Equal0~7_combout\ = (!\cont|clock2Hz|Add1~54_combout\ & (!\cont|clock2Hz|Add1~52_combout\ & (!\cont|clock2Hz|Add1~48_combout\ & \cont|clock2Hz|Add1~50_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add1~54_combout\,
	datab => \cont|clock2Hz|Add1~52_combout\,
	datac => \cont|clock2Hz|Add1~48_combout\,
	datad => \cont|clock2Hz|Add1~50_combout\,
	combout => \cont|clock2Hz|Equal0~7_combout\);

-- Location: LCCOMB_X23_Y11_N18
\cont|clock2Hz|Equal0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Equal0~5_combout\ = (!\cont|clock2Hz|Add1~32_combout\ & (\cont|clock2Hz|Add1~38_combout\ & (!\cont|clock2Hz|Add1~36_combout\ & \cont|clock2Hz|Add1~34_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add1~32_combout\,
	datab => \cont|clock2Hz|Add1~38_combout\,
	datac => \cont|clock2Hz|Add1~36_combout\,
	datad => \cont|clock2Hz|Add1~34_combout\,
	combout => \cont|clock2Hz|Equal0~5_combout\);

-- Location: LCCOMB_X23_Y11_N14
\cont|clock2Hz|Equal0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Equal0~9_combout\ = (\cont|clock2Hz|Equal0~8_combout\ & (\cont|clock2Hz|Equal0~6_combout\ & (\cont|clock2Hz|Equal0~7_combout\ & \cont|clock2Hz|Equal0~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Equal0~8_combout\,
	datab => \cont|clock2Hz|Equal0~6_combout\,
	datac => \cont|clock2Hz|Equal0~7_combout\,
	datad => \cont|clock2Hz|Equal0~5_combout\,
	combout => \cont|clock2Hz|Equal0~9_combout\);

-- Location: LCCOMB_X23_Y12_N28
\cont|clock2Hz|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Equal0~2_combout\ = (!\cont|clock2Hz|Add1~22_combout\ & (!\cont|clock2Hz|Add1~20_combout\ & (!\cont|clock2Hz|Add1~16_combout\ & !\cont|clock2Hz|Add1~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add1~22_combout\,
	datab => \cont|clock2Hz|Add1~20_combout\,
	datac => \cont|clock2Hz|Add1~16_combout\,
	datad => \cont|clock2Hz|Add1~18_combout\,
	combout => \cont|clock2Hz|Equal0~2_combout\);

-- Location: LCCOMB_X23_Y12_N8
\cont|clock2Hz|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Equal0~1_combout\ = (!\cont|clock2Hz|Add1~8_combout\ & (\cont|clock2Hz|Add1~14_combout\ & (!\cont|clock2Hz|Add1~10_combout\ & !\cont|clock2Hz|Add1~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add1~8_combout\,
	datab => \cont|clock2Hz|Add1~14_combout\,
	datac => \cont|clock2Hz|Add1~10_combout\,
	datad => \cont|clock2Hz|Add1~12_combout\,
	combout => \cont|clock2Hz|Equal0~1_combout\);

-- Location: LCCOMB_X23_Y12_N10
\cont|clock2Hz|Equal0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Equal0~3_combout\ = (\cont|clock2Hz|Add1~30_combout\ & (\cont|clock2Hz|Add1~28_combout\ & (\cont|clock2Hz|Add1~26_combout\ & \cont|clock2Hz|Add1~24_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add1~30_combout\,
	datab => \cont|clock2Hz|Add1~28_combout\,
	datac => \cont|clock2Hz|Add1~26_combout\,
	datad => \cont|clock2Hz|Add1~24_combout\,
	combout => \cont|clock2Hz|Equal0~3_combout\);

-- Location: LCCOMB_X23_Y12_N2
\cont|clock2Hz|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Equal0~0_combout\ = (!\cont|clock2Hz|Add1~0_combout\ & (!\cont|clock2Hz|Add1~6_combout\ & (!\cont|clock2Hz|Add1~4_combout\ & !\cont|clock2Hz|Add1~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add1~0_combout\,
	datab => \cont|clock2Hz|Add1~6_combout\,
	datac => \cont|clock2Hz|Add1~4_combout\,
	datad => \cont|clock2Hz|Add1~2_combout\,
	combout => \cont|clock2Hz|Equal0~0_combout\);

-- Location: LCCOMB_X23_Y11_N28
\cont|clock2Hz|Equal0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Equal0~4_combout\ = (\cont|clock2Hz|Equal0~2_combout\ & (\cont|clock2Hz|Equal0~1_combout\ & (\cont|clock2Hz|Equal0~3_combout\ & \cont|clock2Hz|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Equal0~2_combout\,
	datab => \cont|clock2Hz|Equal0~1_combout\,
	datac => \cont|clock2Hz|Equal0~3_combout\,
	datad => \cont|clock2Hz|Equal0~0_combout\,
	combout => \cont|clock2Hz|Equal0~4_combout\);

-- Location: LCCOMB_X23_Y11_N24
\cont|clock2Hz|cont~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|cont~6_combout\ = (\cont|clock2Hz|Add0~62_combout\ & ((!\cont|clock2Hz|Equal0~4_combout\) # (!\cont|clock2Hz|Equal0~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cont|clock2Hz|Add0~62_combout\,
	datac => \cont|clock2Hz|Equal0~9_combout\,
	datad => \cont|clock2Hz|Equal0~4_combout\,
	combout => \cont|clock2Hz|cont~6_combout\);

-- Location: LCCOMB_X17_Y11_N2
\cont|clock2Hz|Mod0|auto_generated|divider|remainder[25]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|remainder[25]~4_combout\ = (\cont|clock2Hz|Add0~62_combout\ & (((\cont|clock2Hz|Mod0|auto_generated|divider|op_2~50_combout\)))) # (!\cont|clock2Hz|Add0~62_combout\ & 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1017]~802_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1017]~634_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add0~62_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1017]~802_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1017]~634_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~50_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|remainder[25]~4_combout\);

-- Location: LCCOMB_X13_Y13_N28
\cont|clock2Hz|Mod0|auto_generated|divider|remainder[24]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|remainder[24]~5_combout\ = (\cont|clock2Hz|Add0~62_combout\ & (((\cont|clock2Hz|Mod0|auto_generated|divider|op_2~48_combout\)))) # (!\cont|clock2Hz|Add0~62_combout\ & 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1016]~803_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1016]~635_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1016]~803_combout\,
	datab => \cont|clock2Hz|Add0~62_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1016]~635_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~48_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|remainder[24]~5_combout\);

-- Location: LCCOMB_X16_Y13_N6
\cont|clock2Hz|Mod0|auto_generated|divider|remainder[23]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|remainder[23]~6_combout\ = (\cont|clock2Hz|Add0~62_combout\ & (((\cont|clock2Hz|Mod0|auto_generated|divider|op_2~46_combout\)))) # (!\cont|clock2Hz|Add0~62_combout\ & 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1015]~804_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1015]~636_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1015]~804_combout\,
	datab => \cont|clock2Hz|Add0~62_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1015]~636_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~46_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|remainder[23]~6_combout\);

-- Location: LCCOMB_X16_Y13_N16
\cont|clock2Hz|Mod0|auto_generated|divider|remainder[22]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|remainder[22]~7_combout\ = (\cont|clock2Hz|Add0~62_combout\ & (((\cont|clock2Hz|Mod0|auto_generated|divider|op_2~44_combout\)))) # (!\cont|clock2Hz|Add0~62_combout\ & 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1014]~805_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1014]~637_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add0~62_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1014]~805_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1014]~637_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~44_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|remainder[22]~7_combout\);

-- Location: LCCOMB_X16_Y11_N10
\cont|clock2Hz|Mod0|auto_generated|divider|remainder[21]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|remainder[21]~8_combout\ = (\cont|clock2Hz|Add0~62_combout\ & (((\cont|clock2Hz|Mod0|auto_generated|divider|op_2~42_combout\)))) # (!\cont|clock2Hz|Add0~62_combout\ & 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1013]~638_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1013]~806_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add0~62_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1013]~638_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1013]~806_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~42_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|remainder[21]~8_combout\);

-- Location: LCCOMB_X16_Y13_N14
\cont|clock2Hz|Mod0|auto_generated|divider|remainder[20]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|remainder[20]~9_combout\ = (\cont|clock2Hz|Add0~62_combout\ & (((\cont|clock2Hz|Mod0|auto_generated|divider|op_2~40_combout\)))) # (!\cont|clock2Hz|Add0~62_combout\ & 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1012]~807_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1012]~639_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add0~62_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1012]~807_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~40_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1012]~639_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|remainder[20]~9_combout\);

-- Location: LCCOMB_X12_Y13_N4
\cont|clock2Hz|Mod0|auto_generated|divider|remainder[19]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|remainder[19]~10_combout\ = (\cont|clock2Hz|Add0~62_combout\ & (((\cont|clock2Hz|Mod0|auto_generated|divider|op_2~38_combout\)))) # (!\cont|clock2Hz|Add0~62_combout\ & 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1011]~640_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1011]~808_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1011]~640_combout\,
	datab => \cont|clock2Hz|Add0~62_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~38_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1011]~808_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|remainder[19]~10_combout\);

-- Location: LCCOMB_X17_Y14_N6
\cont|clock2Hz|Mod0|auto_generated|divider|remainder[18]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|remainder[18]~11_combout\ = (\cont|clock2Hz|Add0~62_combout\ & (((\cont|clock2Hz|Mod0|auto_generated|divider|op_2~36_combout\)))) # (!\cont|clock2Hz|Add0~62_combout\ & 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1010]~809_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1010]~641_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add0~62_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1010]~809_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1010]~641_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~36_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|remainder[18]~11_combout\);

-- Location: LCCOMB_X17_Y14_N4
\cont|clock2Hz|Mod0|auto_generated|divider|remainder[17]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|remainder[17]~12_combout\ = (\cont|clock2Hz|Add0~62_combout\ & (((\cont|clock2Hz|Mod0|auto_generated|divider|op_2~34_combout\)))) # (!\cont|clock2Hz|Add0~62_combout\ & 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1009]~642_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1009]~810_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add0~62_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1009]~642_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1009]~810_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~34_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|remainder[17]~12_combout\);

-- Location: LCCOMB_X17_Y14_N2
\cont|clock2Hz|Mod0|auto_generated|divider|remainder[16]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|remainder[16]~13_combout\ = (\cont|clock2Hz|Add0~62_combout\ & (((\cont|clock2Hz|Mod0|auto_generated|divider|op_2~32_combout\)))) # (!\cont|clock2Hz|Add0~62_combout\ & 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1008]~811_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1008]~643_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1008]~811_combout\,
	datab => \cont|clock2Hz|Add0~62_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~32_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1008]~643_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|remainder[16]~13_combout\);

-- Location: LCCOMB_X13_Y14_N24
\cont|clock2Hz|Mod0|auto_generated|divider|remainder[15]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|remainder[15]~14_combout\ = (\cont|clock2Hz|Add0~62_combout\ & (((\cont|clock2Hz|Mod0|auto_generated|divider|op_2~30_combout\)))) # (!\cont|clock2Hz|Add0~62_combout\ & 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1007]~812_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1007]~644_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1007]~812_combout\,
	datab => \cont|clock2Hz|Add0~62_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~30_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1007]~644_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|remainder[15]~14_combout\);

-- Location: LCCOMB_X13_Y16_N0
\cont|clock2Hz|Mod0|auto_generated|divider|remainder[14]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|remainder[14]~15_combout\ = (\cont|clock2Hz|Add0~62_combout\ & (((\cont|clock2Hz|Mod0|auto_generated|divider|op_2~28_combout\)))) # (!\cont|clock2Hz|Add0~62_combout\ & 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1006]~813_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1006]~645_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add0~62_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1006]~813_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1006]~645_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~28_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|remainder[14]~15_combout\);

-- Location: LCCOMB_X14_Y16_N12
\cont|clock2Hz|Mod0|auto_generated|divider|remainder[13]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|remainder[13]~16_combout\ = (\cont|clock2Hz|Add0~62_combout\ & (((\cont|clock2Hz|Mod0|auto_generated|divider|op_2~26_combout\)))) # (!\cont|clock2Hz|Add0~62_combout\ & 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1005]~646_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1005]~814_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add0~62_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1005]~646_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1005]~814_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~26_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|remainder[13]~16_combout\);

-- Location: LCCOMB_X14_Y12_N28
\cont|clock2Hz|Mod0|auto_generated|divider|remainder[12]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|remainder[12]~17_combout\ = (\cont|clock2Hz|Add0~62_combout\ & (((\cont|clock2Hz|Mod0|auto_generated|divider|op_2~24_combout\)))) # (!\cont|clock2Hz|Add0~62_combout\ & 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1004]~815_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1004]~647_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1004]~815_combout\,
	datab => \cont|clock2Hz|Add0~62_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~24_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1004]~647_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|remainder[12]~17_combout\);

-- Location: LCCOMB_X16_Y16_N4
\cont|clock2Hz|Mod0|auto_generated|divider|remainder[11]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|remainder[11]~18_combout\ = (\cont|clock2Hz|Add0~62_combout\ & (((\cont|clock2Hz|Mod0|auto_generated|divider|op_2~22_combout\)))) # (!\cont|clock2Hz|Add0~62_combout\ & 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1003]~816_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1003]~648_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add0~62_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1003]~816_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1003]~648_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~22_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|remainder[11]~18_combout\);

-- Location: LCCOMB_X16_Y14_N16
\cont|clock2Hz|Mod0|auto_generated|divider|remainder[10]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|remainder[10]~19_combout\ = (\cont|clock2Hz|Add0~62_combout\ & (((\cont|clock2Hz|Mod0|auto_generated|divider|op_2~20_combout\)))) # (!\cont|clock2Hz|Add0~62_combout\ & 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1002]~649_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1002]~817_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add0~62_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1002]~649_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~20_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1002]~817_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|remainder[10]~19_combout\);

-- Location: LCCOMB_X12_Y14_N6
\cont|clock2Hz|Mod0|auto_generated|divider|remainder[9]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|remainder[9]~20_combout\ = (\cont|clock2Hz|Add0~62_combout\ & (((\cont|clock2Hz|Mod0|auto_generated|divider|op_2~18_combout\)))) # (!\cont|clock2Hz|Add0~62_combout\ & 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1001]~650_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1001]~818_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1001]~650_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1001]~818_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~18_combout\,
	datad => \cont|clock2Hz|Add0~62_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|remainder[9]~20_combout\);

-- Location: LCCOMB_X13_Y17_N10
\cont|clock2Hz|Mod0|auto_generated|divider|remainder[8]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|remainder[8]~21_combout\ = (\cont|clock2Hz|Add0~62_combout\ & (((\cont|clock2Hz|Mod0|auto_generated|divider|op_2~16_combout\)))) # (!\cont|clock2Hz|Add0~62_combout\ & 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1000]~651_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1000]~819_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add0~62_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1000]~651_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1000]~819_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~16_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|remainder[8]~21_combout\);

-- Location: LCCOMB_X12_Y14_N16
\cont|clock2Hz|Mod0|auto_generated|divider|remainder[7]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|remainder[7]~22_combout\ = (\cont|clock2Hz|Add0~62_combout\ & (((\cont|clock2Hz|Mod0|auto_generated|divider|op_2~14_combout\)))) # (!\cont|clock2Hz|Add0~62_combout\ & 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[999]~653_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[999]~652_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add0~62_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[999]~653_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[999]~652_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~14_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|remainder[7]~22_combout\);

-- Location: LCCOMB_X17_Y14_N8
\cont|clock2Hz|Add2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Add2~0_combout\ = (\cont|clock2Hz|cont~6_combout\ & (\cont|clock2Hz|Mod0|auto_generated|divider|remainder[7]~22_combout\ $ (VCC))) # (!\cont|clock2Hz|cont~6_combout\ & (\cont|clock2Hz|Mod0|auto_generated|divider|remainder[7]~22_combout\ & 
-- VCC))
-- \cont|clock2Hz|Add2~1\ = CARRY((\cont|clock2Hz|cont~6_combout\ & \cont|clock2Hz|Mod0|auto_generated|divider|remainder[7]~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|cont~6_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|remainder[7]~22_combout\,
	datad => VCC,
	combout => \cont|clock2Hz|Add2~0_combout\,
	cout => \cont|clock2Hz|Add2~1\);

-- Location: LCCOMB_X17_Y14_N10
\cont|clock2Hz|Add2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Add2~2_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|remainder[8]~21_combout\ & (!\cont|clock2Hz|Add2~1\)) # (!\cont|clock2Hz|Mod0|auto_generated|divider|remainder[8]~21_combout\ & ((\cont|clock2Hz|Add2~1\) # (GND)))
-- \cont|clock2Hz|Add2~3\ = CARRY((!\cont|clock2Hz|Add2~1\) # (!\cont|clock2Hz|Mod0|auto_generated|divider|remainder[8]~21_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|remainder[8]~21_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Add2~1\,
	combout => \cont|clock2Hz|Add2~2_combout\,
	cout => \cont|clock2Hz|Add2~3\);

-- Location: LCCOMB_X17_Y14_N12
\cont|clock2Hz|Add2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Add2~4_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|remainder[9]~20_combout\ & (\cont|clock2Hz|Add2~3\ $ (GND))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|remainder[9]~20_combout\ & (!\cont|clock2Hz|Add2~3\ & VCC))
-- \cont|clock2Hz|Add2~5\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|remainder[9]~20_combout\ & !\cont|clock2Hz|Add2~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|remainder[9]~20_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Add2~3\,
	combout => \cont|clock2Hz|Add2~4_combout\,
	cout => \cont|clock2Hz|Add2~5\);

-- Location: LCCOMB_X17_Y14_N14
\cont|clock2Hz|Add2~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Add2~6_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|remainder[10]~19_combout\ & (!\cont|clock2Hz|Add2~5\)) # (!\cont|clock2Hz|Mod0|auto_generated|divider|remainder[10]~19_combout\ & ((\cont|clock2Hz|Add2~5\) # (GND)))
-- \cont|clock2Hz|Add2~7\ = CARRY((!\cont|clock2Hz|Add2~5\) # (!\cont|clock2Hz|Mod0|auto_generated|divider|remainder[10]~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|remainder[10]~19_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Add2~5\,
	combout => \cont|clock2Hz|Add2~6_combout\,
	cout => \cont|clock2Hz|Add2~7\);

-- Location: LCCOMB_X17_Y14_N16
\cont|clock2Hz|Add2~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Add2~8_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|remainder[11]~18_combout\ & (\cont|clock2Hz|Add2~7\ $ (GND))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|remainder[11]~18_combout\ & (!\cont|clock2Hz|Add2~7\ & VCC))
-- \cont|clock2Hz|Add2~9\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|remainder[11]~18_combout\ & !\cont|clock2Hz|Add2~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|remainder[11]~18_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Add2~7\,
	combout => \cont|clock2Hz|Add2~8_combout\,
	cout => \cont|clock2Hz|Add2~9\);

-- Location: LCCOMB_X17_Y14_N18
\cont|clock2Hz|Add2~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Add2~10_combout\ = (\cont|clock2Hz|cont~6_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|remainder[12]~17_combout\ & (\cont|clock2Hz|Add2~9\ & VCC)) # (!\cont|clock2Hz|Mod0|auto_generated|divider|remainder[12]~17_combout\ & 
-- (!\cont|clock2Hz|Add2~9\)))) # (!\cont|clock2Hz|cont~6_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|remainder[12]~17_combout\ & (!\cont|clock2Hz|Add2~9\)) # (!\cont|clock2Hz|Mod0|auto_generated|divider|remainder[12]~17_combout\ & 
-- ((\cont|clock2Hz|Add2~9\) # (GND)))))
-- \cont|clock2Hz|Add2~11\ = CARRY((\cont|clock2Hz|cont~6_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|remainder[12]~17_combout\ & !\cont|clock2Hz|Add2~9\)) # (!\cont|clock2Hz|cont~6_combout\ & ((!\cont|clock2Hz|Add2~9\) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|remainder[12]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|cont~6_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|remainder[12]~17_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Add2~9\,
	combout => \cont|clock2Hz|Add2~10_combout\,
	cout => \cont|clock2Hz|Add2~11\);

-- Location: LCCOMB_X17_Y14_N20
\cont|clock2Hz|Add2~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Add2~12_combout\ = ((\cont|clock2Hz|cont~6_combout\ $ (\cont|clock2Hz|Mod0|auto_generated|divider|remainder[13]~16_combout\ $ (!\cont|clock2Hz|Add2~11\)))) # (GND)
-- \cont|clock2Hz|Add2~13\ = CARRY((\cont|clock2Hz|cont~6_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|remainder[13]~16_combout\) # (!\cont|clock2Hz|Add2~11\))) # (!\cont|clock2Hz|cont~6_combout\ & 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|remainder[13]~16_combout\ & !\cont|clock2Hz|Add2~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|cont~6_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|remainder[13]~16_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Add2~11\,
	combout => \cont|clock2Hz|Add2~12_combout\,
	cout => \cont|clock2Hz|Add2~13\);

-- Location: LCCOMB_X17_Y14_N22
\cont|clock2Hz|Add2~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Add2~14_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|remainder[14]~15_combout\ & ((\cont|clock2Hz|cont~6_combout\ & (\cont|clock2Hz|Add2~13\ & VCC)) # (!\cont|clock2Hz|cont~6_combout\ & (!\cont|clock2Hz|Add2~13\)))) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|remainder[14]~15_combout\ & ((\cont|clock2Hz|cont~6_combout\ & (!\cont|clock2Hz|Add2~13\)) # (!\cont|clock2Hz|cont~6_combout\ & ((\cont|clock2Hz|Add2~13\) # (GND)))))
-- \cont|clock2Hz|Add2~15\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|remainder[14]~15_combout\ & (!\cont|clock2Hz|cont~6_combout\ & !\cont|clock2Hz|Add2~13\)) # (!\cont|clock2Hz|Mod0|auto_generated|divider|remainder[14]~15_combout\ & 
-- ((!\cont|clock2Hz|Add2~13\) # (!\cont|clock2Hz|cont~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|remainder[14]~15_combout\,
	datab => \cont|clock2Hz|cont~6_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Add2~13\,
	combout => \cont|clock2Hz|Add2~14_combout\,
	cout => \cont|clock2Hz|Add2~15\);

-- Location: LCCOMB_X17_Y14_N24
\cont|clock2Hz|Add2~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Add2~16_combout\ = ((\cont|clock2Hz|Mod0|auto_generated|divider|remainder[15]~14_combout\ $ (\cont|clock2Hz|cont~6_combout\ $ (!\cont|clock2Hz|Add2~15\)))) # (GND)
-- \cont|clock2Hz|Add2~17\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|remainder[15]~14_combout\ & ((\cont|clock2Hz|cont~6_combout\) # (!\cont|clock2Hz|Add2~15\))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|remainder[15]~14_combout\ & 
-- (\cont|clock2Hz|cont~6_combout\ & !\cont|clock2Hz|Add2~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|remainder[15]~14_combout\,
	datab => \cont|clock2Hz|cont~6_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Add2~15\,
	combout => \cont|clock2Hz|Add2~16_combout\,
	cout => \cont|clock2Hz|Add2~17\);

-- Location: LCCOMB_X17_Y14_N26
\cont|clock2Hz|Add2~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Add2~18_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|remainder[16]~13_combout\ & (!\cont|clock2Hz|Add2~17\)) # (!\cont|clock2Hz|Mod0|auto_generated|divider|remainder[16]~13_combout\ & ((\cont|clock2Hz|Add2~17\) # (GND)))
-- \cont|clock2Hz|Add2~19\ = CARRY((!\cont|clock2Hz|Add2~17\) # (!\cont|clock2Hz|Mod0|auto_generated|divider|remainder[16]~13_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|remainder[16]~13_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Add2~17\,
	combout => \cont|clock2Hz|Add2~18_combout\,
	cout => \cont|clock2Hz|Add2~19\);

-- Location: LCCOMB_X17_Y14_N28
\cont|clock2Hz|Add2~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Add2~20_combout\ = ((\cont|clock2Hz|cont~6_combout\ $ (\cont|clock2Hz|Mod0|auto_generated|divider|remainder[17]~12_combout\ $ (!\cont|clock2Hz|Add2~19\)))) # (GND)
-- \cont|clock2Hz|Add2~21\ = CARRY((\cont|clock2Hz|cont~6_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|remainder[17]~12_combout\) # (!\cont|clock2Hz|Add2~19\))) # (!\cont|clock2Hz|cont~6_combout\ & 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|remainder[17]~12_combout\ & !\cont|clock2Hz|Add2~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|cont~6_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|remainder[17]~12_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Add2~19\,
	combout => \cont|clock2Hz|Add2~20_combout\,
	cout => \cont|clock2Hz|Add2~21\);

-- Location: LCCOMB_X17_Y14_N30
\cont|clock2Hz|Add2~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Add2~22_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|remainder[18]~11_combout\ & (!\cont|clock2Hz|Add2~21\)) # (!\cont|clock2Hz|Mod0|auto_generated|divider|remainder[18]~11_combout\ & ((\cont|clock2Hz|Add2~21\) # (GND)))
-- \cont|clock2Hz|Add2~23\ = CARRY((!\cont|clock2Hz|Add2~21\) # (!\cont|clock2Hz|Mod0|auto_generated|divider|remainder[18]~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|remainder[18]~11_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Add2~21\,
	combout => \cont|clock2Hz|Add2~22_combout\,
	cout => \cont|clock2Hz|Add2~23\);

-- Location: LCCOMB_X17_Y13_N0
\cont|clock2Hz|Add2~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Add2~24_combout\ = ((\cont|clock2Hz|Mod0|auto_generated|divider|remainder[19]~10_combout\ $ (\cont|clock2Hz|cont~6_combout\ $ (!\cont|clock2Hz|Add2~23\)))) # (GND)
-- \cont|clock2Hz|Add2~25\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|remainder[19]~10_combout\ & ((\cont|clock2Hz|cont~6_combout\) # (!\cont|clock2Hz|Add2~23\))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|remainder[19]~10_combout\ & 
-- (\cont|clock2Hz|cont~6_combout\ & !\cont|clock2Hz|Add2~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|remainder[19]~10_combout\,
	datab => \cont|clock2Hz|cont~6_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Add2~23\,
	combout => \cont|clock2Hz|Add2~24_combout\,
	cout => \cont|clock2Hz|Add2~25\);

-- Location: LCCOMB_X17_Y13_N2
\cont|clock2Hz|Add2~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Add2~26_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|remainder[20]~9_combout\ & ((\cont|clock2Hz|cont~6_combout\ & (\cont|clock2Hz|Add2~25\ & VCC)) # (!\cont|clock2Hz|cont~6_combout\ & (!\cont|clock2Hz|Add2~25\)))) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|remainder[20]~9_combout\ & ((\cont|clock2Hz|cont~6_combout\ & (!\cont|clock2Hz|Add2~25\)) # (!\cont|clock2Hz|cont~6_combout\ & ((\cont|clock2Hz|Add2~25\) # (GND)))))
-- \cont|clock2Hz|Add2~27\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|remainder[20]~9_combout\ & (!\cont|clock2Hz|cont~6_combout\ & !\cont|clock2Hz|Add2~25\)) # (!\cont|clock2Hz|Mod0|auto_generated|divider|remainder[20]~9_combout\ & 
-- ((!\cont|clock2Hz|Add2~25\) # (!\cont|clock2Hz|cont~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|remainder[20]~9_combout\,
	datab => \cont|clock2Hz|cont~6_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Add2~25\,
	combout => \cont|clock2Hz|Add2~26_combout\,
	cout => \cont|clock2Hz|Add2~27\);

-- Location: LCCOMB_X17_Y13_N4
\cont|clock2Hz|Add2~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Add2~28_combout\ = ((\cont|clock2Hz|cont~6_combout\ $ (\cont|clock2Hz|Mod0|auto_generated|divider|remainder[21]~8_combout\ $ (!\cont|clock2Hz|Add2~27\)))) # (GND)
-- \cont|clock2Hz|Add2~29\ = CARRY((\cont|clock2Hz|cont~6_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|remainder[21]~8_combout\) # (!\cont|clock2Hz|Add2~27\))) # (!\cont|clock2Hz|cont~6_combout\ & 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|remainder[21]~8_combout\ & !\cont|clock2Hz|Add2~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|cont~6_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|remainder[21]~8_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Add2~27\,
	combout => \cont|clock2Hz|Add2~28_combout\,
	cout => \cont|clock2Hz|Add2~29\);

-- Location: LCCOMB_X17_Y13_N6
\cont|clock2Hz|Add2~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Add2~30_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|remainder[22]~7_combout\ & ((\cont|clock2Hz|cont~6_combout\ & (\cont|clock2Hz|Add2~29\ & VCC)) # (!\cont|clock2Hz|cont~6_combout\ & (!\cont|clock2Hz|Add2~29\)))) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|remainder[22]~7_combout\ & ((\cont|clock2Hz|cont~6_combout\ & (!\cont|clock2Hz|Add2~29\)) # (!\cont|clock2Hz|cont~6_combout\ & ((\cont|clock2Hz|Add2~29\) # (GND)))))
-- \cont|clock2Hz|Add2~31\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|remainder[22]~7_combout\ & (!\cont|clock2Hz|cont~6_combout\ & !\cont|clock2Hz|Add2~29\)) # (!\cont|clock2Hz|Mod0|auto_generated|divider|remainder[22]~7_combout\ & 
-- ((!\cont|clock2Hz|Add2~29\) # (!\cont|clock2Hz|cont~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|remainder[22]~7_combout\,
	datab => \cont|clock2Hz|cont~6_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Add2~29\,
	combout => \cont|clock2Hz|Add2~30_combout\,
	cout => \cont|clock2Hz|Add2~31\);

-- Location: LCCOMB_X17_Y13_N8
\cont|clock2Hz|Add2~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Add2~32_combout\ = ((\cont|clock2Hz|cont~6_combout\ $ (\cont|clock2Hz|Mod0|auto_generated|divider|remainder[23]~6_combout\ $ (!\cont|clock2Hz|Add2~31\)))) # (GND)
-- \cont|clock2Hz|Add2~33\ = CARRY((\cont|clock2Hz|cont~6_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|remainder[23]~6_combout\) # (!\cont|clock2Hz|Add2~31\))) # (!\cont|clock2Hz|cont~6_combout\ & 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|remainder[23]~6_combout\ & !\cont|clock2Hz|Add2~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|cont~6_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|remainder[23]~6_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Add2~31\,
	combout => \cont|clock2Hz|Add2~32_combout\,
	cout => \cont|clock2Hz|Add2~33\);

-- Location: LCCOMB_X17_Y13_N10
\cont|clock2Hz|Add2~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Add2~34_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|remainder[24]~5_combout\ & (!\cont|clock2Hz|Add2~33\)) # (!\cont|clock2Hz|Mod0|auto_generated|divider|remainder[24]~5_combout\ & ((\cont|clock2Hz|Add2~33\) # (GND)))
-- \cont|clock2Hz|Add2~35\ = CARRY((!\cont|clock2Hz|Add2~33\) # (!\cont|clock2Hz|Mod0|auto_generated|divider|remainder[24]~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|remainder[24]~5_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Add2~33\,
	combout => \cont|clock2Hz|Add2~34_combout\,
	cout => \cont|clock2Hz|Add2~35\);

-- Location: LCCOMB_X17_Y13_N12
\cont|clock2Hz|Add2~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Add2~36_combout\ = ((\cont|clock2Hz|cont~6_combout\ $ (\cont|clock2Hz|Mod0|auto_generated|divider|remainder[25]~4_combout\ $ (!\cont|clock2Hz|Add2~35\)))) # (GND)
-- \cont|clock2Hz|Add2~37\ = CARRY((\cont|clock2Hz|cont~6_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|remainder[25]~4_combout\) # (!\cont|clock2Hz|Add2~35\))) # (!\cont|clock2Hz|cont~6_combout\ & 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|remainder[25]~4_combout\ & !\cont|clock2Hz|Add2~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|cont~6_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|remainder[25]~4_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Add2~35\,
	combout => \cont|clock2Hz|Add2~36_combout\,
	cout => \cont|clock2Hz|Add2~37\);

-- Location: LCCOMB_X17_Y13_N14
\cont|clock2Hz|Add2~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Add2~38_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|remainder[26]~3_combout\ & (!\cont|clock2Hz|Add2~37\)) # (!\cont|clock2Hz|Mod0|auto_generated|divider|remainder[26]~3_combout\ & ((\cont|clock2Hz|Add2~37\) # (GND)))
-- \cont|clock2Hz|Add2~39\ = CARRY((!\cont|clock2Hz|Add2~37\) # (!\cont|clock2Hz|Mod0|auto_generated|divider|remainder[26]~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|remainder[26]~3_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Add2~37\,
	combout => \cont|clock2Hz|Add2~38_combout\,
	cout => \cont|clock2Hz|Add2~39\);

-- Location: LCCOMB_X17_Y13_N16
\cont|clock2Hz|Add2~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Add2~40_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|remainder[27]~2_combout\ & (\cont|clock2Hz|Add2~39\ $ (GND))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|remainder[27]~2_combout\ & (!\cont|clock2Hz|Add2~39\ & VCC))
-- \cont|clock2Hz|Add2~41\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|remainder[27]~2_combout\ & !\cont|clock2Hz|Add2~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|remainder[27]~2_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Add2~39\,
	combout => \cont|clock2Hz|Add2~40_combout\,
	cout => \cont|clock2Hz|Add2~41\);

-- Location: LCCOMB_X17_Y13_N18
\cont|clock2Hz|Add2~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Add2~42_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|remainder[28]~1_combout\ & (!\cont|clock2Hz|Add2~41\)) # (!\cont|clock2Hz|Mod0|auto_generated|divider|remainder[28]~1_combout\ & ((\cont|clock2Hz|Add2~41\) # (GND)))
-- \cont|clock2Hz|Add2~43\ = CARRY((!\cont|clock2Hz|Add2~41\) # (!\cont|clock2Hz|Mod0|auto_generated|divider|remainder[28]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|remainder[28]~1_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Add2~41\,
	combout => \cont|clock2Hz|Add2~42_combout\,
	cout => \cont|clock2Hz|Add2~43\);

-- Location: LCCOMB_X17_Y13_N20
\cont|clock2Hz|Add2~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Add2~44_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|remainder[29]~0_combout\ & (\cont|clock2Hz|Add2~43\ $ (GND))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|remainder[29]~0_combout\ & (!\cont|clock2Hz|Add2~43\ & VCC))
-- \cont|clock2Hz|Add2~45\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|remainder[29]~0_combout\ & !\cont|clock2Hz|Add2~43\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|remainder[29]~0_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Add2~43\,
	combout => \cont|clock2Hz|Add2~44_combout\,
	cout => \cont|clock2Hz|Add2~45\);

-- Location: LCCOMB_X17_Y13_N22
\cont|clock2Hz|Add2~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Add2~46_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|remainder[30]~23_combout\ & (!\cont|clock2Hz|Add2~45\)) # (!\cont|clock2Hz|Mod0|auto_generated|divider|remainder[30]~23_combout\ & ((\cont|clock2Hz|Add2~45\) # (GND)))
-- \cont|clock2Hz|Add2~47\ = CARRY((!\cont|clock2Hz|Add2~45\) # (!\cont|clock2Hz|Mod0|auto_generated|divider|remainder[30]~23_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|remainder[30]~23_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Add2~45\,
	combout => \cont|clock2Hz|Add2~46_combout\,
	cout => \cont|clock2Hz|Add2~47\);

-- Location: LCCOMB_X17_Y13_N24
\cont|clock2Hz|Add2~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Add2~48_combout\ = \cont|clock2Hz|Add2~47\ $ (!\cont|clock2Hz|Mod0|auto_generated|divider|remainder[31]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|remainder[31]~24_combout\,
	cin => \cont|clock2Hz|Add2~47\,
	combout => \cont|clock2Hz|Add2~48_combout\);

-- Location: LCCOMB_X17_Y13_N30
\cont|clock2Hz|cont[31]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|cont[31]~32_combout\ = (\cont|clock2Hz|cont[31]~7_combout\ & (\cont|clock2Hz|Add0~62_combout\ & (!\cont|clock2Hz|saida~4_combout\))) # (!\cont|clock2Hz|cont[31]~7_combout\ & ((\cont|clock2Hz|Add2~48_combout\) # 
-- ((\cont|clock2Hz|Add0~62_combout\ & !\cont|clock2Hz|saida~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|cont[31]~7_combout\,
	datab => \cont|clock2Hz|Add0~62_combout\,
	datac => \cont|clock2Hz|saida~4_combout\,
	datad => \cont|clock2Hz|Add2~48_combout\,
	combout => \cont|clock2Hz|cont[31]~32_combout\);

-- Location: FF_X17_Y13_N31
\cont|clock2Hz|cont[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \cont|clock2Hz|cont[31]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cont|clock2Hz|cont\(31));

-- Location: LCCOMB_X18_Y13_N30
\cont|clock2Hz|Add0~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Add0~62_combout\ = \cont|clock2Hz|Add0~61\ $ (\cont|clock2Hz|cont\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \cont|clock2Hz|cont\(31),
	cin => \cont|clock2Hz|Add0~61\,
	combout => \cont|clock2Hz|Add0~62_combout\);

-- Location: LCCOMB_X16_Y14_N18
\cont|clock2Hz|cont~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|cont~43_combout\ = (\cont|clock2Hz|saida~4_combout\ & ((\cont|clock2Hz|Add0~62_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|op_2~0_combout\))) # (!\cont|clock2Hz|Add0~62_combout\ & (\cont|clock2Hz|Add0~0_combout\)))) # 
-- (!\cont|clock2Hz|saida~4_combout\ & (((\cont|clock2Hz|Add0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|saida~4_combout\,
	datab => \cont|clock2Hz|Add0~62_combout\,
	datac => \cont|clock2Hz|Add0~0_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~0_combout\,
	combout => \cont|clock2Hz|cont~43_combout\);

-- Location: LCCOMB_X16_Y14_N10
\cont|clock2Hz|LessThan2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|LessThan2~1_combout\ = (!\cont|clock2Hz|cont\(10) & (!\cont|clock2Hz|cont\(7) & (!\cont|clock2Hz|cont\(8) & !\cont|clock2Hz|cont\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|cont\(10),
	datab => \cont|clock2Hz|cont\(7),
	datac => \cont|clock2Hz|cont\(8),
	datad => \cont|clock2Hz|cont\(9),
	combout => \cont|clock2Hz|LessThan2~1_combout\);

-- Location: LCCOMB_X16_Y14_N0
\cont|clock2Hz|LessThan2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|LessThan2~2_combout\ = (\cont|clock2Hz|cont\(14) & (\cont|clock2Hz|cont\(12) & \cont|clock2Hz|cont\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|cont\(14),
	datac => \cont|clock2Hz|cont\(12),
	datad => \cont|clock2Hz|cont\(13),
	combout => \cont|clock2Hz|LessThan2~2_combout\);

-- Location: LCCOMB_X16_Y14_N2
\cont|clock2Hz|LessThan1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|LessThan1~1_combout\ = (((\cont|clock2Hz|LessThan2~1_combout\ & !\cont|clock2Hz|cont\(6))) # (!\cont|clock2Hz|LessThan2~2_combout\)) # (!\cont|clock2Hz|cont\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|LessThan2~1_combout\,
	datab => \cont|clock2Hz|cont\(11),
	datac => \cont|clock2Hz|cont\(6),
	datad => \cont|clock2Hz|LessThan2~2_combout\,
	combout => \cont|clock2Hz|LessThan1~1_combout\);

-- Location: LCCOMB_X22_Y13_N12
\cont|clock2Hz|LessThan1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|LessThan1~2_combout\ = (!\cont|clock2Hz|cont\(17) & (((!\cont|clock2Hz|cont\(15) & \cont|clock2Hz|LessThan1~1_combout\)) # (!\cont|clock2Hz|cont\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|cont\(16),
	datab => \cont|clock2Hz|cont\(15),
	datac => \cont|clock2Hz|LessThan1~1_combout\,
	datad => \cont|clock2Hz|cont\(17),
	combout => \cont|clock2Hz|LessThan1~2_combout\);

-- Location: LCCOMB_X21_Y13_N14
\cont|clock2Hz|LessThan1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|LessThan1~3_combout\ = (\cont|clock2Hz|cont\(22) & (\cont|clock2Hz|cont\(20) & (\cont|clock2Hz|cont\(21) & \cont|clock2Hz|cont\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|cont\(22),
	datab => \cont|clock2Hz|cont\(20),
	datac => \cont|clock2Hz|cont\(21),
	datad => \cont|clock2Hz|cont\(19),
	combout => \cont|clock2Hz|LessThan1~3_combout\);

-- Location: LCCOMB_X22_Y13_N6
\cont|clock2Hz|LessThan1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|LessThan1~4_combout\ = (!\cont|clock2Hz|cont\(23) & (((\cont|clock2Hz|LessThan1~2_combout\) # (!\cont|clock2Hz|LessThan1~3_combout\)) # (!\cont|clock2Hz|cont\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|cont\(18),
	datab => \cont|clock2Hz|LessThan1~2_combout\,
	datac => \cont|clock2Hz|cont\(23),
	datad => \cont|clock2Hz|LessThan1~3_combout\,
	combout => \cont|clock2Hz|LessThan1~4_combout\);

-- Location: LCCOMB_X22_Y13_N14
\cont|clock2Hz|LessThan2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|LessThan2~0_combout\ = (!\cont|clock2Hz|cont\(26) & (!\cont|clock2Hz|cont\(28) & !\cont|clock2Hz|cont\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cont|clock2Hz|cont\(26),
	datac => \cont|clock2Hz|cont\(28),
	datad => \cont|clock2Hz|cont\(27),
	combout => \cont|clock2Hz|LessThan2~0_combout\);

-- Location: LCCOMB_X22_Y13_N8
\cont|clock2Hz|LessThan1~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|LessThan1~5_combout\ = (\cont|clock2Hz|LessThan2~0_combout\ & (!\cont|clock2Hz|cont\(25) & ((\cont|clock2Hz|LessThan1~4_combout\) # (!\cont|clock2Hz|cont\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|LessThan1~4_combout\,
	datab => \cont|clock2Hz|LessThan2~0_combout\,
	datac => \cont|clock2Hz|cont\(24),
	datad => \cont|clock2Hz|cont\(25),
	combout => \cont|clock2Hz|LessThan1~5_combout\);

-- Location: LCCOMB_X21_Y13_N4
\cont|clock2Hz|cont[17]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|cont[17]~11_combout\ = (\cont|clock2Hz|cont\(31)) # ((\cont|clock2Hz|LessThan1~5_combout\ & ((\cont|clock2Hz|LessThan1~0_combout\))) # (!\cont|clock2Hz|LessThan1~5_combout\ & (\cont|clock2Hz|saida~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|saida~2_combout\,
	datab => \cont|clock2Hz|LessThan1~5_combout\,
	datac => \cont|clock2Hz|LessThan1~0_combout\,
	datad => \cont|clock2Hz|cont\(31),
	combout => \cont|clock2Hz|cont[17]~11_combout\);

-- Location: FF_X16_Y14_N19
\cont|clock2Hz|cont[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \cont|clock2Hz|cont~43_combout\,
	ena => \cont|clock2Hz|cont[17]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cont|clock2Hz|cont\(0));

-- Location: LCCOMB_X18_Y14_N2
\cont|clock2Hz|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Add0~2_combout\ = (\cont|clock2Hz|cont\(1) & (!\cont|clock2Hz|Add0~1\)) # (!\cont|clock2Hz|cont\(1) & ((\cont|clock2Hz|Add0~1\) # (GND)))
-- \cont|clock2Hz|Add0~3\ = CARRY((!\cont|clock2Hz|Add0~1\) # (!\cont|clock2Hz|cont\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|cont\(1),
	datad => VCC,
	cin => \cont|clock2Hz|Add0~1\,
	combout => \cont|clock2Hz|Add0~2_combout\,
	cout => \cont|clock2Hz|Add0~3\);

-- Location: LCCOMB_X13_Y14_N18
\cont|clock2Hz|cont~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|cont~41_combout\ = (\cont|clock2Hz|Add0~62_combout\ & (((\cont|clock2Hz|Mod0|auto_generated|divider|op_2~2_combout\)))) # (!\cont|clock2Hz|Add0~62_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[993]~683_combout\) # 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[993]~682_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add0~62_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[993]~683_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[993]~682_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~2_combout\,
	combout => \cont|clock2Hz|cont~41_combout\);

-- Location: LCCOMB_X13_Y14_N20
\cont|clock2Hz|cont~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|cont~42_combout\ = (\cont|clock2Hz|saida~4_combout\ & ((\cont|clock2Hz|cont~41_combout\))) # (!\cont|clock2Hz|saida~4_combout\ & (\cont|clock2Hz|Add0~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add0~2_combout\,
	datab => \cont|clock2Hz|saida~4_combout\,
	datad => \cont|clock2Hz|cont~41_combout\,
	combout => \cont|clock2Hz|cont~42_combout\);

-- Location: FF_X13_Y14_N21
\cont|clock2Hz|cont[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \cont|clock2Hz|cont~42_combout\,
	ena => \cont|clock2Hz|cont[17]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cont|clock2Hz|cont\(1));

-- Location: LCCOMB_X18_Y14_N4
\cont|clock2Hz|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Add0~4_combout\ = (\cont|clock2Hz|cont\(2) & (\cont|clock2Hz|Add0~3\ $ (GND))) # (!\cont|clock2Hz|cont\(2) & (!\cont|clock2Hz|Add0~3\ & VCC))
-- \cont|clock2Hz|Add0~5\ = CARRY((\cont|clock2Hz|cont\(2) & !\cont|clock2Hz|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cont|clock2Hz|cont\(2),
	datad => VCC,
	cin => \cont|clock2Hz|Add0~3\,
	combout => \cont|clock2Hz|Add0~4_combout\,
	cout => \cont|clock2Hz|Add0~5\);

-- Location: LCCOMB_X21_Y13_N18
\cont|clock2Hz|cont~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|cont~39_combout\ = (\cont|clock2Hz|Add0~62_combout\ & (((\cont|clock2Hz|Mod0|auto_generated|divider|op_2~4_combout\)))) # (!\cont|clock2Hz|Add0~62_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[994]~855_combout\) # 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[994]~856_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add0~62_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[994]~855_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[994]~856_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~4_combout\,
	combout => \cont|clock2Hz|cont~39_combout\);

-- Location: LCCOMB_X21_Y13_N0
\cont|clock2Hz|cont~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|cont~40_combout\ = (\cont|clock2Hz|saida~4_combout\ & ((\cont|clock2Hz|cont~39_combout\))) # (!\cont|clock2Hz|saida~4_combout\ & (\cont|clock2Hz|Add0~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add0~4_combout\,
	datab => \cont|clock2Hz|saida~4_combout\,
	datad => \cont|clock2Hz|cont~39_combout\,
	combout => \cont|clock2Hz|cont~40_combout\);

-- Location: FF_X21_Y13_N1
\cont|clock2Hz|cont[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \cont|clock2Hz|cont~40_combout\,
	ena => \cont|clock2Hz|cont[17]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cont|clock2Hz|cont\(2));

-- Location: LCCOMB_X18_Y14_N6
\cont|clock2Hz|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Add0~6_combout\ = (\cont|clock2Hz|cont\(3) & (!\cont|clock2Hz|Add0~5\)) # (!\cont|clock2Hz|cont\(3) & ((\cont|clock2Hz|Add0~5\) # (GND)))
-- \cont|clock2Hz|Add0~7\ = CARRY((!\cont|clock2Hz|Add0~5\) # (!\cont|clock2Hz|cont\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|cont\(3),
	datad => VCC,
	cin => \cont|clock2Hz|Add0~5\,
	combout => \cont|clock2Hz|Add0~6_combout\,
	cout => \cont|clock2Hz|Add0~7\);

-- Location: LCCOMB_X14_Y10_N6
\cont|clock2Hz|cont~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|cont~37_combout\ = (\cont|clock2Hz|Add0~62_combout\ & (((\cont|clock2Hz|Mod0|auto_generated|divider|op_2~6_combout\)))) # (!\cont|clock2Hz|Add0~62_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[995]~833_combout\) # 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[995]~832_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add0~62_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[995]~833_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[995]~832_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~6_combout\,
	combout => \cont|clock2Hz|cont~37_combout\);

-- Location: LCCOMB_X14_Y10_N4
\cont|clock2Hz|cont~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|cont~38_combout\ = (\cont|clock2Hz|saida~4_combout\ & ((\cont|clock2Hz|cont~37_combout\))) # (!\cont|clock2Hz|saida~4_combout\ & (\cont|clock2Hz|Add0~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cont|clock2Hz|saida~4_combout\,
	datac => \cont|clock2Hz|Add0~6_combout\,
	datad => \cont|clock2Hz|cont~37_combout\,
	combout => \cont|clock2Hz|cont~38_combout\);

-- Location: FF_X14_Y10_N5
\cont|clock2Hz|cont[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \cont|clock2Hz|cont~38_combout\,
	ena => \cont|clock2Hz|cont[17]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cont|clock2Hz|cont\(3));

-- Location: LCCOMB_X18_Y14_N8
\cont|clock2Hz|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Add0~8_combout\ = (\cont|clock2Hz|cont\(4) & (\cont|clock2Hz|Add0~7\ $ (GND))) # (!\cont|clock2Hz|cont\(4) & (!\cont|clock2Hz|Add0~7\ & VCC))
-- \cont|clock2Hz|Add0~9\ = CARRY((\cont|clock2Hz|cont\(4) & !\cont|clock2Hz|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cont|clock2Hz|cont\(4),
	datad => VCC,
	cin => \cont|clock2Hz|Add0~7\,
	combout => \cont|clock2Hz|Add0~8_combout\,
	cout => \cont|clock2Hz|Add0~9\);

-- Location: LCCOMB_X21_Y13_N12
\cont|clock2Hz|cont~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|cont~35_combout\ = (\cont|clock2Hz|Add0~62_combout\ & (((\cont|clock2Hz|Mod0|auto_generated|divider|op_2~8_combout\)))) # (!\cont|clock2Hz|Add0~62_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[996]~829_combout\) # 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[996]~830_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add0~62_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[996]~829_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~8_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[996]~830_combout\,
	combout => \cont|clock2Hz|cont~35_combout\);

-- Location: LCCOMB_X21_Y13_N2
\cont|clock2Hz|cont~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|cont~36_combout\ = (\cont|clock2Hz|saida~4_combout\ & ((\cont|clock2Hz|cont~35_combout\))) # (!\cont|clock2Hz|saida~4_combout\ & (\cont|clock2Hz|Add0~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add0~8_combout\,
	datab => \cont|clock2Hz|saida~4_combout\,
	datad => \cont|clock2Hz|cont~35_combout\,
	combout => \cont|clock2Hz|cont~36_combout\);

-- Location: FF_X21_Y13_N3
\cont|clock2Hz|cont[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \cont|clock2Hz|cont~36_combout\,
	ena => \cont|clock2Hz|cont[17]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cont|clock2Hz|cont\(4));

-- Location: LCCOMB_X18_Y14_N10
\cont|clock2Hz|Add0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Add0~10_combout\ = (\cont|clock2Hz|cont\(5) & (!\cont|clock2Hz|Add0~9\)) # (!\cont|clock2Hz|cont\(5) & ((\cont|clock2Hz|Add0~9\) # (GND)))
-- \cont|clock2Hz|Add0~11\ = CARRY((!\cont|clock2Hz|Add0~9\) # (!\cont|clock2Hz|cont\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cont|clock2Hz|cont\(5),
	datad => VCC,
	cin => \cont|clock2Hz|Add0~9\,
	combout => \cont|clock2Hz|Add0~10_combout\,
	cout => \cont|clock2Hz|Add0~11\);

-- Location: LCCOMB_X21_Y13_N10
\cont|clock2Hz|cont~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|cont~33_combout\ = (\cont|clock2Hz|Add0~62_combout\ & (((\cont|clock2Hz|Mod0|auto_generated|divider|op_2~10_combout\)))) # (!\cont|clock2Hz|Add0~62_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[997]~670_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[997]~827_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add0~62_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[997]~670_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[997]~827_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~10_combout\,
	combout => \cont|clock2Hz|cont~33_combout\);

-- Location: LCCOMB_X21_Y13_N28
\cont|clock2Hz|cont~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|cont~34_combout\ = (\cont|clock2Hz|saida~4_combout\ & ((\cont|clock2Hz|cont~33_combout\))) # (!\cont|clock2Hz|saida~4_combout\ & (\cont|clock2Hz|Add0~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cont|clock2Hz|saida~4_combout\,
	datac => \cont|clock2Hz|Add0~10_combout\,
	datad => \cont|clock2Hz|cont~33_combout\,
	combout => \cont|clock2Hz|cont~34_combout\);

-- Location: FF_X21_Y13_N29
\cont|clock2Hz|cont[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \cont|clock2Hz|cont~34_combout\,
	ena => \cont|clock2Hz|cont[17]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cont|clock2Hz|cont\(5));

-- Location: LCCOMB_X18_Y14_N12
\cont|clock2Hz|Add0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Add0~12_combout\ = (\cont|clock2Hz|cont\(6) & (\cont|clock2Hz|Add0~11\ $ (GND))) # (!\cont|clock2Hz|cont\(6) & (!\cont|clock2Hz|Add0~11\ & VCC))
-- \cont|clock2Hz|Add0~13\ = CARRY((\cont|clock2Hz|cont\(6) & !\cont|clock2Hz|Add0~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|cont\(6),
	datad => VCC,
	cin => \cont|clock2Hz|Add0~11\,
	combout => \cont|clock2Hz|Add0~12_combout\,
	cout => \cont|clock2Hz|Add0~13\);

-- Location: LCCOMB_X14_Y11_N20
\cont|clock2Hz|cont~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|cont~16_combout\ = (\cont|clock2Hz|Add0~62_combout\ & (((\cont|clock2Hz|Mod0|auto_generated|divider|op_2~12_combout\)))) # (!\cont|clock2Hz|Add0~62_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[998]~823_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[998]~662_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add0~62_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[998]~823_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[998]~662_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~12_combout\,
	combout => \cont|clock2Hz|cont~16_combout\);

-- Location: LCCOMB_X14_Y11_N12
\cont|clock2Hz|cont~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|cont~17_combout\ = (\cont|clock2Hz|saida~4_combout\ & ((\cont|clock2Hz|cont~16_combout\))) # (!\cont|clock2Hz|saida~4_combout\ & (\cont|clock2Hz|Add0~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cont|clock2Hz|saida~4_combout\,
	datac => \cont|clock2Hz|Add0~12_combout\,
	datad => \cont|clock2Hz|cont~16_combout\,
	combout => \cont|clock2Hz|cont~17_combout\);

-- Location: FF_X14_Y11_N13
\cont|clock2Hz|cont[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \cont|clock2Hz|cont~17_combout\,
	ena => \cont|clock2Hz|cont[17]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cont|clock2Hz|cont\(6));

-- Location: LCCOMB_X18_Y14_N14
\cont|clock2Hz|Add0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Add0~14_combout\ = (\cont|clock2Hz|cont\(7) & (!\cont|clock2Hz|Add0~13\)) # (!\cont|clock2Hz|cont\(7) & ((\cont|clock2Hz|Add0~13\) # (GND)))
-- \cont|clock2Hz|Add0~15\ = CARRY((!\cont|clock2Hz|Add0~13\) # (!\cont|clock2Hz|cont\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|cont\(7),
	datad => VCC,
	cin => \cont|clock2Hz|Add0~13\,
	combout => \cont|clock2Hz|Add0~14_combout\,
	cout => \cont|clock2Hz|Add0~15\);

-- Location: LCCOMB_X16_Y14_N20
\cont|clock2Hz|cont~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|cont~12_combout\ = (\cont|clock2Hz|saida~4_combout\ & ((\cont|clock2Hz|Add2~0_combout\))) # (!\cont|clock2Hz|saida~4_combout\ & (\cont|clock2Hz|Add0~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add0~14_combout\,
	datac => \cont|clock2Hz|Add2~0_combout\,
	datad => \cont|clock2Hz|saida~4_combout\,
	combout => \cont|clock2Hz|cont~12_combout\);

-- Location: FF_X16_Y14_N21
\cont|clock2Hz|cont[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \cont|clock2Hz|cont~12_combout\,
	ena => \cont|clock2Hz|cont[17]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cont|clock2Hz|cont\(7));

-- Location: LCCOMB_X18_Y14_N16
\cont|clock2Hz|Add0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Add0~16_combout\ = (\cont|clock2Hz|cont\(8) & (\cont|clock2Hz|Add0~15\ $ (GND))) # (!\cont|clock2Hz|cont\(8) & (!\cont|clock2Hz|Add0~15\ & VCC))
-- \cont|clock2Hz|Add0~17\ = CARRY((\cont|clock2Hz|cont\(8) & !\cont|clock2Hz|Add0~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|cont\(8),
	datad => VCC,
	cin => \cont|clock2Hz|Add0~15\,
	combout => \cont|clock2Hz|Add0~16_combout\,
	cout => \cont|clock2Hz|Add0~17\);

-- Location: LCCOMB_X16_Y14_N14
\cont|clock2Hz|cont~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|cont~13_combout\ = (\cont|clock2Hz|saida~4_combout\ & ((\cont|clock2Hz|Add2~2_combout\))) # (!\cont|clock2Hz|saida~4_combout\ & (\cont|clock2Hz|Add0~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add0~16_combout\,
	datac => \cont|clock2Hz|Add2~2_combout\,
	datad => \cont|clock2Hz|saida~4_combout\,
	combout => \cont|clock2Hz|cont~13_combout\);

-- Location: FF_X16_Y14_N15
\cont|clock2Hz|cont[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \cont|clock2Hz|cont~13_combout\,
	ena => \cont|clock2Hz|cont[17]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cont|clock2Hz|cont\(8));

-- Location: LCCOMB_X18_Y14_N18
\cont|clock2Hz|Add0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Add0~18_combout\ = (\cont|clock2Hz|cont\(9) & (!\cont|clock2Hz|Add0~17\)) # (!\cont|clock2Hz|cont\(9) & ((\cont|clock2Hz|Add0~17\) # (GND)))
-- \cont|clock2Hz|Add0~19\ = CARRY((!\cont|clock2Hz|Add0~17\) # (!\cont|clock2Hz|cont\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|cont\(9),
	datad => VCC,
	cin => \cont|clock2Hz|Add0~17\,
	combout => \cont|clock2Hz|Add0~18_combout\,
	cout => \cont|clock2Hz|Add0~19\);

-- Location: LCCOMB_X19_Y14_N20
\cont|clock2Hz|cont~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|cont~14_combout\ = (\cont|clock2Hz|saida~4_combout\ & ((\cont|clock2Hz|Add2~4_combout\))) # (!\cont|clock2Hz|saida~4_combout\ & (\cont|clock2Hz|Add0~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|saida~4_combout\,
	datab => \cont|clock2Hz|Add0~18_combout\,
	datad => \cont|clock2Hz|Add2~4_combout\,
	combout => \cont|clock2Hz|cont~14_combout\);

-- Location: FF_X19_Y14_N21
\cont|clock2Hz|cont[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \cont|clock2Hz|cont~14_combout\,
	ena => \cont|clock2Hz|cont[17]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cont|clock2Hz|cont\(9));

-- Location: LCCOMB_X18_Y14_N20
\cont|clock2Hz|Add0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Add0~20_combout\ = (\cont|clock2Hz|cont\(10) & (\cont|clock2Hz|Add0~19\ $ (GND))) # (!\cont|clock2Hz|cont\(10) & (!\cont|clock2Hz|Add0~19\ & VCC))
-- \cont|clock2Hz|Add0~21\ = CARRY((\cont|clock2Hz|cont\(10) & !\cont|clock2Hz|Add0~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cont|clock2Hz|cont\(10),
	datad => VCC,
	cin => \cont|clock2Hz|Add0~19\,
	combout => \cont|clock2Hz|Add0~20_combout\,
	cout => \cont|clock2Hz|Add0~21\);

-- Location: LCCOMB_X16_Y14_N12
\cont|clock2Hz|cont~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|cont~15_combout\ = (\cont|clock2Hz|saida~4_combout\ & ((\cont|clock2Hz|Add2~6_combout\))) # (!\cont|clock2Hz|saida~4_combout\ & (\cont|clock2Hz|Add0~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add0~20_combout\,
	datac => \cont|clock2Hz|Add2~6_combout\,
	datad => \cont|clock2Hz|saida~4_combout\,
	combout => \cont|clock2Hz|cont~15_combout\);

-- Location: FF_X16_Y14_N13
\cont|clock2Hz|cont[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \cont|clock2Hz|cont~15_combout\,
	ena => \cont|clock2Hz|cont[17]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cont|clock2Hz|cont\(10));

-- Location: LCCOMB_X18_Y14_N22
\cont|clock2Hz|Add0~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Add0~22_combout\ = (\cont|clock2Hz|cont\(11) & (!\cont|clock2Hz|Add0~21\)) # (!\cont|clock2Hz|cont\(11) & ((\cont|clock2Hz|Add0~21\) # (GND)))
-- \cont|clock2Hz|Add0~23\ = CARRY((!\cont|clock2Hz|Add0~21\) # (!\cont|clock2Hz|cont\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|cont\(11),
	datad => VCC,
	cin => \cont|clock2Hz|Add0~21\,
	combout => \cont|clock2Hz|Add0~22_combout\,
	cout => \cont|clock2Hz|Add0~23\);

-- Location: LCCOMB_X16_Y14_N28
\cont|clock2Hz|cont~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|cont~18_combout\ = (\cont|clock2Hz|saida~4_combout\ & ((\cont|clock2Hz|Add2~8_combout\))) # (!\cont|clock2Hz|saida~4_combout\ & (\cont|clock2Hz|Add0~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|saida~4_combout\,
	datab => \cont|clock2Hz|Add0~22_combout\,
	datad => \cont|clock2Hz|Add2~8_combout\,
	combout => \cont|clock2Hz|cont~18_combout\);

-- Location: FF_X16_Y14_N29
\cont|clock2Hz|cont[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \cont|clock2Hz|cont~18_combout\,
	ena => \cont|clock2Hz|cont[17]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cont|clock2Hz|cont\(11));

-- Location: LCCOMB_X18_Y14_N24
\cont|clock2Hz|Add0~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Add0~24_combout\ = (\cont|clock2Hz|cont\(12) & (\cont|clock2Hz|Add0~23\ $ (GND))) # (!\cont|clock2Hz|cont\(12) & (!\cont|clock2Hz|Add0~23\ & VCC))
-- \cont|clock2Hz|Add0~25\ = CARRY((\cont|clock2Hz|cont\(12) & !\cont|clock2Hz|Add0~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cont|clock2Hz|cont\(12),
	datad => VCC,
	cin => \cont|clock2Hz|Add0~23\,
	combout => \cont|clock2Hz|Add0~24_combout\,
	cout => \cont|clock2Hz|Add0~25\);

-- Location: LCCOMB_X16_Y14_N22
\cont|clock2Hz|cont~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|cont~19_combout\ = (\cont|clock2Hz|saida~4_combout\ & ((\cont|clock2Hz|Add2~10_combout\))) # (!\cont|clock2Hz|saida~4_combout\ & (\cont|clock2Hz|Add0~24_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cont|clock2Hz|saida~4_combout\,
	datac => \cont|clock2Hz|Add0~24_combout\,
	datad => \cont|clock2Hz|Add2~10_combout\,
	combout => \cont|clock2Hz|cont~19_combout\);

-- Location: FF_X16_Y14_N23
\cont|clock2Hz|cont[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \cont|clock2Hz|cont~19_combout\,
	ena => \cont|clock2Hz|cont[17]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cont|clock2Hz|cont\(12));

-- Location: LCCOMB_X18_Y14_N26
\cont|clock2Hz|Add0~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Add0~26_combout\ = (\cont|clock2Hz|cont\(13) & (!\cont|clock2Hz|Add0~25\)) # (!\cont|clock2Hz|cont\(13) & ((\cont|clock2Hz|Add0~25\) # (GND)))
-- \cont|clock2Hz|Add0~27\ = CARRY((!\cont|clock2Hz|Add0~25\) # (!\cont|clock2Hz|cont\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cont|clock2Hz|cont\(13),
	datad => VCC,
	cin => \cont|clock2Hz|Add0~25\,
	combout => \cont|clock2Hz|Add0~26_combout\,
	cout => \cont|clock2Hz|Add0~27\);

-- Location: LCCOMB_X16_Y14_N24
\cont|clock2Hz|cont~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|cont~20_combout\ = (\cont|clock2Hz|saida~4_combout\ & ((\cont|clock2Hz|Add2~12_combout\))) # (!\cont|clock2Hz|saida~4_combout\ & (\cont|clock2Hz|Add0~26_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add0~26_combout\,
	datac => \cont|clock2Hz|Add2~12_combout\,
	datad => \cont|clock2Hz|saida~4_combout\,
	combout => \cont|clock2Hz|cont~20_combout\);

-- Location: FF_X16_Y14_N25
\cont|clock2Hz|cont[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \cont|clock2Hz|cont~20_combout\,
	ena => \cont|clock2Hz|cont[17]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cont|clock2Hz|cont\(13));

-- Location: LCCOMB_X18_Y14_N28
\cont|clock2Hz|Add0~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Add0~28_combout\ = (\cont|clock2Hz|cont\(14) & (\cont|clock2Hz|Add0~27\ $ (GND))) # (!\cont|clock2Hz|cont\(14) & (!\cont|clock2Hz|Add0~27\ & VCC))
-- \cont|clock2Hz|Add0~29\ = CARRY((\cont|clock2Hz|cont\(14) & !\cont|clock2Hz|Add0~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|cont\(14),
	datad => VCC,
	cin => \cont|clock2Hz|Add0~27\,
	combout => \cont|clock2Hz|Add0~28_combout\,
	cout => \cont|clock2Hz|Add0~29\);

-- Location: LCCOMB_X16_Y14_N26
\cont|clock2Hz|cont~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|cont~21_combout\ = (\cont|clock2Hz|saida~4_combout\ & ((\cont|clock2Hz|Add2~14_combout\))) # (!\cont|clock2Hz|saida~4_combout\ & (\cont|clock2Hz|Add0~28_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cont|clock2Hz|saida~4_combout\,
	datac => \cont|clock2Hz|Add0~28_combout\,
	datad => \cont|clock2Hz|Add2~14_combout\,
	combout => \cont|clock2Hz|cont~21_combout\);

-- Location: FF_X16_Y14_N27
\cont|clock2Hz|cont[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \cont|clock2Hz|cont~21_combout\,
	ena => \cont|clock2Hz|cont[17]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cont|clock2Hz|cont\(14));

-- Location: LCCOMB_X18_Y14_N30
\cont|clock2Hz|Add0~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Add0~30_combout\ = (\cont|clock2Hz|cont\(15) & (!\cont|clock2Hz|Add0~29\)) # (!\cont|clock2Hz|cont\(15) & ((\cont|clock2Hz|Add0~29\) # (GND)))
-- \cont|clock2Hz|Add0~31\ = CARRY((!\cont|clock2Hz|Add0~29\) # (!\cont|clock2Hz|cont\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cont|clock2Hz|cont\(15),
	datad => VCC,
	cin => \cont|clock2Hz|Add0~29\,
	combout => \cont|clock2Hz|Add0~30_combout\,
	cout => \cont|clock2Hz|Add0~31\);

-- Location: LCCOMB_X16_Y14_N8
\cont|clock2Hz|cont~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|cont~22_combout\ = (\cont|clock2Hz|saida~4_combout\ & ((\cont|clock2Hz|Add2~16_combout\))) # (!\cont|clock2Hz|saida~4_combout\ & (\cont|clock2Hz|Add0~30_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|saida~4_combout\,
	datab => \cont|clock2Hz|Add0~30_combout\,
	datad => \cont|clock2Hz|Add2~16_combout\,
	combout => \cont|clock2Hz|cont~22_combout\);

-- Location: FF_X16_Y14_N9
\cont|clock2Hz|cont[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \cont|clock2Hz|cont~22_combout\,
	ena => \cont|clock2Hz|cont[17]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cont|clock2Hz|cont\(15));

-- Location: LCCOMB_X18_Y13_N0
\cont|clock2Hz|Add0~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Add0~32_combout\ = (\cont|clock2Hz|cont\(16) & (\cont|clock2Hz|Add0~31\ $ (GND))) # (!\cont|clock2Hz|cont\(16) & (!\cont|clock2Hz|Add0~31\ & VCC))
-- \cont|clock2Hz|Add0~33\ = CARRY((\cont|clock2Hz|cont\(16) & !\cont|clock2Hz|Add0~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cont|clock2Hz|cont\(16),
	datad => VCC,
	cin => \cont|clock2Hz|Add0~31\,
	combout => \cont|clock2Hz|Add0~32_combout\,
	cout => \cont|clock2Hz|Add0~33\);

-- Location: LCCOMB_X19_Y14_N30
\cont|clock2Hz|cont~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|cont~23_combout\ = (\cont|clock2Hz|saida~4_combout\ & ((\cont|clock2Hz|Add2~18_combout\))) # (!\cont|clock2Hz|saida~4_combout\ & (\cont|clock2Hz|Add0~32_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|saida~4_combout\,
	datac => \cont|clock2Hz|Add0~32_combout\,
	datad => \cont|clock2Hz|Add2~18_combout\,
	combout => \cont|clock2Hz|cont~23_combout\);

-- Location: FF_X19_Y14_N31
\cont|clock2Hz|cont[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \cont|clock2Hz|cont~23_combout\,
	ena => \cont|clock2Hz|cont[17]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cont|clock2Hz|cont\(16));

-- Location: LCCOMB_X18_Y13_N2
\cont|clock2Hz|Add0~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Add0~34_combout\ = (\cont|clock2Hz|cont\(17) & (!\cont|clock2Hz|Add0~33\)) # (!\cont|clock2Hz|cont\(17) & ((\cont|clock2Hz|Add0~33\) # (GND)))
-- \cont|clock2Hz|Add0~35\ = CARRY((!\cont|clock2Hz|Add0~33\) # (!\cont|clock2Hz|cont\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cont|clock2Hz|cont\(17),
	datad => VCC,
	cin => \cont|clock2Hz|Add0~33\,
	combout => \cont|clock2Hz|Add0~34_combout\,
	cout => \cont|clock2Hz|Add0~35\);

-- Location: LCCOMB_X16_Y14_N30
\cont|clock2Hz|cont~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|cont~24_combout\ = (\cont|clock2Hz|saida~4_combout\ & ((\cont|clock2Hz|Add2~20_combout\))) # (!\cont|clock2Hz|saida~4_combout\ & (\cont|clock2Hz|Add0~34_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cont|clock2Hz|saida~4_combout\,
	datac => \cont|clock2Hz|Add0~34_combout\,
	datad => \cont|clock2Hz|Add2~20_combout\,
	combout => \cont|clock2Hz|cont~24_combout\);

-- Location: FF_X16_Y14_N31
\cont|clock2Hz|cont[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \cont|clock2Hz|cont~24_combout\,
	ena => \cont|clock2Hz|cont[17]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cont|clock2Hz|cont\(17));

-- Location: LCCOMB_X18_Y13_N4
\cont|clock2Hz|Add0~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Add0~36_combout\ = (\cont|clock2Hz|cont\(18) & (\cont|clock2Hz|Add0~35\ $ (GND))) # (!\cont|clock2Hz|cont\(18) & (!\cont|clock2Hz|Add0~35\ & VCC))
-- \cont|clock2Hz|Add0~37\ = CARRY((\cont|clock2Hz|cont\(18) & !\cont|clock2Hz|Add0~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|cont\(18),
	datad => VCC,
	cin => \cont|clock2Hz|Add0~35\,
	combout => \cont|clock2Hz|Add0~36_combout\,
	cout => \cont|clock2Hz|Add0~37\);

-- Location: LCCOMB_X17_Y14_N0
\cont|clock2Hz|cont~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|cont~25_combout\ = (\cont|clock2Hz|saida~4_combout\ & ((\cont|clock2Hz|Add2~22_combout\))) # (!\cont|clock2Hz|saida~4_combout\ & (\cont|clock2Hz|Add0~36_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cont|clock2Hz|Add0~36_combout\,
	datac => \cont|clock2Hz|Add2~22_combout\,
	datad => \cont|clock2Hz|saida~4_combout\,
	combout => \cont|clock2Hz|cont~25_combout\);

-- Location: FF_X17_Y14_N1
\cont|clock2Hz|cont[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \cont|clock2Hz|cont~25_combout\,
	ena => \cont|clock2Hz|cont[17]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cont|clock2Hz|cont\(18));

-- Location: LCCOMB_X18_Y13_N6
\cont|clock2Hz|Add0~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Add0~38_combout\ = (\cont|clock2Hz|cont\(19) & (!\cont|clock2Hz|Add0~37\)) # (!\cont|clock2Hz|cont\(19) & ((\cont|clock2Hz|Add0~37\) # (GND)))
-- \cont|clock2Hz|Add0~39\ = CARRY((!\cont|clock2Hz|Add0~37\) # (!\cont|clock2Hz|cont\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|cont\(19),
	datad => VCC,
	cin => \cont|clock2Hz|Add0~37\,
	combout => \cont|clock2Hz|Add0~38_combout\,
	cout => \cont|clock2Hz|Add0~39\);

-- Location: LCCOMB_X19_Y13_N30
\cont|clock2Hz|cont~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|cont~26_combout\ = (\cont|clock2Hz|saida~4_combout\ & ((\cont|clock2Hz|Add2~24_combout\))) # (!\cont|clock2Hz|saida~4_combout\ & (\cont|clock2Hz|Add0~38_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|saida~4_combout\,
	datac => \cont|clock2Hz|Add0~38_combout\,
	datad => \cont|clock2Hz|Add2~24_combout\,
	combout => \cont|clock2Hz|cont~26_combout\);

-- Location: FF_X19_Y13_N31
\cont|clock2Hz|cont[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \cont|clock2Hz|cont~26_combout\,
	ena => \cont|clock2Hz|cont[17]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cont|clock2Hz|cont\(19));

-- Location: LCCOMB_X18_Y13_N8
\cont|clock2Hz|Add0~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Add0~40_combout\ = (\cont|clock2Hz|cont\(20) & (\cont|clock2Hz|Add0~39\ $ (GND))) # (!\cont|clock2Hz|cont\(20) & (!\cont|clock2Hz|Add0~39\ & VCC))
-- \cont|clock2Hz|Add0~41\ = CARRY((\cont|clock2Hz|cont\(20) & !\cont|clock2Hz|Add0~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cont|clock2Hz|cont\(20),
	datad => VCC,
	cin => \cont|clock2Hz|Add0~39\,
	combout => \cont|clock2Hz|Add0~40_combout\,
	cout => \cont|clock2Hz|Add0~41\);

-- Location: LCCOMB_X16_Y13_N26
\cont|clock2Hz|cont~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|cont~27_combout\ = (\cont|clock2Hz|saida~4_combout\ & ((\cont|clock2Hz|Add2~26_combout\))) # (!\cont|clock2Hz|saida~4_combout\ & (\cont|clock2Hz|Add0~40_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cont|clock2Hz|saida~4_combout\,
	datac => \cont|clock2Hz|Add0~40_combout\,
	datad => \cont|clock2Hz|Add2~26_combout\,
	combout => \cont|clock2Hz|cont~27_combout\);

-- Location: FF_X16_Y13_N27
\cont|clock2Hz|cont[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \cont|clock2Hz|cont~27_combout\,
	ena => \cont|clock2Hz|cont[17]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cont|clock2Hz|cont\(20));

-- Location: LCCOMB_X18_Y13_N10
\cont|clock2Hz|Add0~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Add0~42_combout\ = (\cont|clock2Hz|cont\(21) & (!\cont|clock2Hz|Add0~41\)) # (!\cont|clock2Hz|cont\(21) & ((\cont|clock2Hz|Add0~41\) # (GND)))
-- \cont|clock2Hz|Add0~43\ = CARRY((!\cont|clock2Hz|Add0~41\) # (!\cont|clock2Hz|cont\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|cont\(21),
	datad => VCC,
	cin => \cont|clock2Hz|Add0~41\,
	combout => \cont|clock2Hz|Add0~42_combout\,
	cout => \cont|clock2Hz|Add0~43\);

-- Location: LCCOMB_X19_Y13_N20
\cont|clock2Hz|cont~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|cont~28_combout\ = (\cont|clock2Hz|saida~4_combout\ & ((\cont|clock2Hz|Add2~28_combout\))) # (!\cont|clock2Hz|saida~4_combout\ & (\cont|clock2Hz|Add0~42_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|saida~4_combout\,
	datac => \cont|clock2Hz|Add0~42_combout\,
	datad => \cont|clock2Hz|Add2~28_combout\,
	combout => \cont|clock2Hz|cont~28_combout\);

-- Location: FF_X19_Y13_N21
\cont|clock2Hz|cont[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \cont|clock2Hz|cont~28_combout\,
	ena => \cont|clock2Hz|cont[17]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cont|clock2Hz|cont\(21));

-- Location: LCCOMB_X18_Y13_N12
\cont|clock2Hz|Add0~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Add0~44_combout\ = (\cont|clock2Hz|cont\(22) & (\cont|clock2Hz|Add0~43\ $ (GND))) # (!\cont|clock2Hz|cont\(22) & (!\cont|clock2Hz|Add0~43\ & VCC))
-- \cont|clock2Hz|Add0~45\ = CARRY((\cont|clock2Hz|cont\(22) & !\cont|clock2Hz|Add0~43\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cont|clock2Hz|cont\(22),
	datad => VCC,
	cin => \cont|clock2Hz|Add0~43\,
	combout => \cont|clock2Hz|Add0~44_combout\,
	cout => \cont|clock2Hz|Add0~45\);

-- Location: LCCOMB_X19_Y13_N18
\cont|clock2Hz|cont~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|cont~29_combout\ = (\cont|clock2Hz|saida~4_combout\ & ((\cont|clock2Hz|Add2~30_combout\))) # (!\cont|clock2Hz|saida~4_combout\ & (\cont|clock2Hz|Add0~44_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|saida~4_combout\,
	datac => \cont|clock2Hz|Add0~44_combout\,
	datad => \cont|clock2Hz|Add2~30_combout\,
	combout => \cont|clock2Hz|cont~29_combout\);

-- Location: FF_X19_Y13_N19
\cont|clock2Hz|cont[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \cont|clock2Hz|cont~29_combout\,
	ena => \cont|clock2Hz|cont[17]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cont|clock2Hz|cont\(22));

-- Location: LCCOMB_X18_Y13_N14
\cont|clock2Hz|Add0~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Add0~46_combout\ = (\cont|clock2Hz|cont\(23) & (!\cont|clock2Hz|Add0~45\)) # (!\cont|clock2Hz|cont\(23) & ((\cont|clock2Hz|Add0~45\) # (GND)))
-- \cont|clock2Hz|Add0~47\ = CARRY((!\cont|clock2Hz|Add0~45\) # (!\cont|clock2Hz|cont\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|cont\(23),
	datad => VCC,
	cin => \cont|clock2Hz|Add0~45\,
	combout => \cont|clock2Hz|Add0~46_combout\,
	cout => \cont|clock2Hz|Add0~47\);

-- Location: LCCOMB_X16_Y13_N24
\cont|clock2Hz|cont~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|cont~30_combout\ = (\cont|clock2Hz|saida~4_combout\ & ((\cont|clock2Hz|Add2~32_combout\))) # (!\cont|clock2Hz|saida~4_combout\ & (\cont|clock2Hz|Add0~46_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cont|clock2Hz|Add0~46_combout\,
	datac => \cont|clock2Hz|Add2~32_combout\,
	datad => \cont|clock2Hz|saida~4_combout\,
	combout => \cont|clock2Hz|cont~30_combout\);

-- Location: FF_X16_Y13_N25
\cont|clock2Hz|cont[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \cont|clock2Hz|cont~30_combout\,
	ena => \cont|clock2Hz|cont[17]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cont|clock2Hz|cont\(23));

-- Location: LCCOMB_X18_Y13_N16
\cont|clock2Hz|Add0~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Add0~48_combout\ = (\cont|clock2Hz|cont\(24) & (\cont|clock2Hz|Add0~47\ $ (GND))) # (!\cont|clock2Hz|cont\(24) & (!\cont|clock2Hz|Add0~47\ & VCC))
-- \cont|clock2Hz|Add0~49\ = CARRY((\cont|clock2Hz|cont\(24) & !\cont|clock2Hz|Add0~47\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cont|clock2Hz|cont\(24),
	datad => VCC,
	cin => \cont|clock2Hz|Add0~47\,
	combout => \cont|clock2Hz|Add0~48_combout\,
	cout => \cont|clock2Hz|Add0~49\);

-- Location: LCCOMB_X19_Y13_N12
\cont|clock2Hz|cont~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|cont~31_combout\ = (\cont|clock2Hz|saida~4_combout\ & ((\cont|clock2Hz|Add2~34_combout\))) # (!\cont|clock2Hz|saida~4_combout\ & (\cont|clock2Hz|Add0~48_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|saida~4_combout\,
	datac => \cont|clock2Hz|Add0~48_combout\,
	datad => \cont|clock2Hz|Add2~34_combout\,
	combout => \cont|clock2Hz|cont~31_combout\);

-- Location: FF_X19_Y13_N13
\cont|clock2Hz|cont[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \cont|clock2Hz|cont~31_combout\,
	ena => \cont|clock2Hz|cont[17]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cont|clock2Hz|cont\(24));

-- Location: LCCOMB_X18_Y13_N18
\cont|clock2Hz|Add0~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Add0~50_combout\ = (\cont|clock2Hz|cont\(25) & (!\cont|clock2Hz|Add0~49\)) # (!\cont|clock2Hz|cont\(25) & ((\cont|clock2Hz|Add0~49\) # (GND)))
-- \cont|clock2Hz|Add0~51\ = CARRY((!\cont|clock2Hz|Add0~49\) # (!\cont|clock2Hz|cont\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|cont\(25),
	datad => VCC,
	cin => \cont|clock2Hz|Add0~49\,
	combout => \cont|clock2Hz|Add0~50_combout\,
	cout => \cont|clock2Hz|Add0~51\);

-- Location: LCCOMB_X16_Y13_N12
\cont|clock2Hz|cont[25]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|cont[25]~0_combout\ = (\cont|clock2Hz|saida~4_combout\ & ((\cont|clock2Hz|Add2~36_combout\))) # (!\cont|clock2Hz|saida~4_combout\ & (\cont|clock2Hz|Add0~50_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add0~50_combout\,
	datab => \cont|clock2Hz|Add2~36_combout\,
	datad => \cont|clock2Hz|saida~4_combout\,
	combout => \cont|clock2Hz|cont[25]~0_combout\);

-- Location: FF_X16_Y13_N13
\cont|clock2Hz|cont[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \cont|clock2Hz|cont[25]~0_combout\,
	asdata => \cont|clock2Hz|cont\(25),
	sload => \cont|clock2Hz|ALT_INV_cont[17]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cont|clock2Hz|cont\(25));

-- Location: LCCOMB_X18_Y13_N20
\cont|clock2Hz|Add0~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Add0~52_combout\ = (\cont|clock2Hz|cont\(26) & (\cont|clock2Hz|Add0~51\ $ (GND))) # (!\cont|clock2Hz|cont\(26) & (!\cont|clock2Hz|Add0~51\ & VCC))
-- \cont|clock2Hz|Add0~53\ = CARRY((\cont|clock2Hz|cont\(26) & !\cont|clock2Hz|Add0~51\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cont|clock2Hz|cont\(26),
	datad => VCC,
	cin => \cont|clock2Hz|Add0~51\,
	combout => \cont|clock2Hz|Add0~52_combout\,
	cout => \cont|clock2Hz|Add0~53\);

-- Location: LCCOMB_X19_Y13_N28
\cont|clock2Hz|cont[26]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|cont[26]~1_combout\ = (\cont|clock2Hz|saida~4_combout\ & ((\cont|clock2Hz|Add2~38_combout\))) # (!\cont|clock2Hz|saida~4_combout\ & (\cont|clock2Hz|Add0~52_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|saida~4_combout\,
	datab => \cont|clock2Hz|Add0~52_combout\,
	datad => \cont|clock2Hz|Add2~38_combout\,
	combout => \cont|clock2Hz|cont[26]~1_combout\);

-- Location: FF_X19_Y13_N29
\cont|clock2Hz|cont[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \cont|clock2Hz|cont[26]~1_combout\,
	asdata => \cont|clock2Hz|cont\(26),
	sload => \cont|clock2Hz|ALT_INV_cont[17]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cont|clock2Hz|cont\(26));

-- Location: LCCOMB_X18_Y13_N22
\cont|clock2Hz|Add0~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Add0~54_combout\ = (\cont|clock2Hz|cont\(27) & (!\cont|clock2Hz|Add0~53\)) # (!\cont|clock2Hz|cont\(27) & ((\cont|clock2Hz|Add0~53\) # (GND)))
-- \cont|clock2Hz|Add0~55\ = CARRY((!\cont|clock2Hz|Add0~53\) # (!\cont|clock2Hz|cont\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cont|clock2Hz|cont\(27),
	datad => VCC,
	cin => \cont|clock2Hz|Add0~53\,
	combout => \cont|clock2Hz|Add0~54_combout\,
	cout => \cont|clock2Hz|Add0~55\);

-- Location: LCCOMB_X19_Y13_N10
\cont|clock2Hz|cont[27]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|cont[27]~2_combout\ = (\cont|clock2Hz|saida~4_combout\ & ((\cont|clock2Hz|Add2~40_combout\))) # (!\cont|clock2Hz|saida~4_combout\ & (\cont|clock2Hz|Add0~54_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|saida~4_combout\,
	datab => \cont|clock2Hz|Add0~54_combout\,
	datad => \cont|clock2Hz|Add2~40_combout\,
	combout => \cont|clock2Hz|cont[27]~2_combout\);

-- Location: FF_X19_Y13_N11
\cont|clock2Hz|cont[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \cont|clock2Hz|cont[27]~2_combout\,
	asdata => \cont|clock2Hz|cont\(27),
	sload => \cont|clock2Hz|ALT_INV_cont[17]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cont|clock2Hz|cont\(27));

-- Location: LCCOMB_X18_Y13_N24
\cont|clock2Hz|Add0~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Add0~56_combout\ = (\cont|clock2Hz|cont\(28) & (\cont|clock2Hz|Add0~55\ $ (GND))) # (!\cont|clock2Hz|cont\(28) & (!\cont|clock2Hz|Add0~55\ & VCC))
-- \cont|clock2Hz|Add0~57\ = CARRY((\cont|clock2Hz|cont\(28) & !\cont|clock2Hz|Add0~55\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cont|clock2Hz|cont\(28),
	datad => VCC,
	cin => \cont|clock2Hz|Add0~55\,
	combout => \cont|clock2Hz|Add0~56_combout\,
	cout => \cont|clock2Hz|Add0~57\);

-- Location: LCCOMB_X19_Y13_N16
\cont|clock2Hz|cont[28]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|cont[28]~3_combout\ = (\cont|clock2Hz|saida~4_combout\ & ((\cont|clock2Hz|Add2~42_combout\))) # (!\cont|clock2Hz|saida~4_combout\ & (\cont|clock2Hz|Add0~56_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|saida~4_combout\,
	datab => \cont|clock2Hz|Add0~56_combout\,
	datad => \cont|clock2Hz|Add2~42_combout\,
	combout => \cont|clock2Hz|cont[28]~3_combout\);

-- Location: FF_X19_Y13_N17
\cont|clock2Hz|cont[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \cont|clock2Hz|cont[28]~3_combout\,
	asdata => \cont|clock2Hz|cont\(28),
	sload => \cont|clock2Hz|ALT_INV_cont[17]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cont|clock2Hz|cont\(28));

-- Location: LCCOMB_X21_Y13_N22
\cont|clock2Hz|cont[29]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|cont[29]~4_combout\ = (\cont|clock2Hz|saida~4_combout\ & (\cont|clock2Hz|cont\(29) & ((!\cont|clock2Hz|cont\(31))))) # (!\cont|clock2Hz|saida~4_combout\ & ((\cont|clock2Hz|Add0~58_combout\) # ((\cont|clock2Hz|cont\(29) & 
-- !\cont|clock2Hz|cont\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|saida~4_combout\,
	datab => \cont|clock2Hz|cont\(29),
	datac => \cont|clock2Hz|Add0~58_combout\,
	datad => \cont|clock2Hz|cont\(31),
	combout => \cont|clock2Hz|cont[29]~4_combout\);

-- Location: LCCOMB_X17_Y13_N26
\cont|clock2Hz|cont[29]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|cont[29]~8_combout\ = (\cont|clock2Hz|cont[31]~7_combout\ & (\cont|clock2Hz|cont[29]~4_combout\)) # (!\cont|clock2Hz|cont[31]~7_combout\ & ((\cont|clock2Hz|Add2~44_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cont|clock2Hz|cont[29]~4_combout\,
	datac => \cont|clock2Hz|cont[31]~7_combout\,
	datad => \cont|clock2Hz|Add2~44_combout\,
	combout => \cont|clock2Hz|cont[29]~8_combout\);

-- Location: FF_X17_Y13_N27
\cont|clock2Hz|cont[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \cont|clock2Hz|cont[29]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cont|clock2Hz|cont\(29));

-- Location: LCCOMB_X21_Y13_N8
\cont|clock2Hz|LessThan1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|LessThan1~0_combout\ = (!\cont|clock2Hz|cont\(30) & !\cont|clock2Hz|cont\(29))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|cont\(30),
	datad => \cont|clock2Hz|cont\(29),
	combout => \cont|clock2Hz|LessThan1~0_combout\);

-- Location: LCCOMB_X16_Y14_N4
\cont|clock2Hz|LessThan2~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|LessThan2~3_combout\ = (((\cont|clock2Hz|LessThan2~1_combout\ & !\cont|clock2Hz|cont\(11))) # (!\cont|clock2Hz|LessThan2~2_combout\)) # (!\cont|clock2Hz|cont\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|LessThan2~1_combout\,
	datab => \cont|clock2Hz|cont\(11),
	datac => \cont|clock2Hz|cont\(15),
	datad => \cont|clock2Hz|LessThan2~2_combout\,
	combout => \cont|clock2Hz|LessThan2~3_combout\);

-- Location: LCCOMB_X22_Y13_N20
\cont|clock2Hz|LessThan2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|LessThan2~4_combout\ = (!\cont|clock2Hz|cont\(18) & (((!\cont|clock2Hz|cont\(16) & \cont|clock2Hz|LessThan2~3_combout\)) # (!\cont|clock2Hz|cont\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|cont\(16),
	datab => \cont|clock2Hz|LessThan2~3_combout\,
	datac => \cont|clock2Hz|cont\(18),
	datad => \cont|clock2Hz|cont\(17),
	combout => \cont|clock2Hz|LessThan2~4_combout\);

-- Location: LCCOMB_X22_Y13_N16
\cont|clock2Hz|LessThan2~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|LessThan2~5_combout\ = (!\cont|clock2Hz|cont\(24) & (((\cont|clock2Hz|LessThan2~4_combout\) # (!\cont|clock2Hz|cont\(23))) # (!\cont|clock2Hz|LessThan1~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100010011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|LessThan1~3_combout\,
	datab => \cont|clock2Hz|cont\(24),
	datac => \cont|clock2Hz|cont\(23),
	datad => \cont|clock2Hz|LessThan2~4_combout\,
	combout => \cont|clock2Hz|LessThan2~5_combout\);

-- Location: LCCOMB_X22_Y13_N2
\cont|clock2Hz|saida~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|saida~2_combout\ = (\cont|clock2Hz|LessThan1~0_combout\ & (\cont|clock2Hz|LessThan2~0_combout\ & ((\cont|clock2Hz|LessThan2~5_combout\) # (!\cont|clock2Hz|cont\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|LessThan1~0_combout\,
	datab => \cont|clock2Hz|LessThan2~5_combout\,
	datac => \cont|clock2Hz|LessThan2~0_combout\,
	datad => \cont|clock2Hz|cont\(25),
	combout => \cont|clock2Hz|saida~2_combout\);

-- Location: LCCOMB_X21_Y13_N24
\cont|clock2Hz|cont[31]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|cont[31]~7_combout\ = ((\cont|clock2Hz|LessThan1~5_combout\) # (\cont|clock2Hz|cont\(31))) # (!\cont|clock2Hz|saida~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|saida~2_combout\,
	datac => \cont|clock2Hz|LessThan1~5_combout\,
	datad => \cont|clock2Hz|cont\(31),
	combout => \cont|clock2Hz|cont[31]~7_combout\);

-- Location: LCCOMB_X21_Y13_N6
\cont|clock2Hz|cont[30]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|cont[30]~9_combout\ = (\cont|clock2Hz|Add0~60_combout\ & (((\cont|clock2Hz|cont\(30) & !\cont|clock2Hz|cont\(31))) # (!\cont|clock2Hz|saida~4_combout\))) # (!\cont|clock2Hz|Add0~60_combout\ & (((\cont|clock2Hz|cont\(30) & 
-- !\cont|clock2Hz|cont\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add0~60_combout\,
	datab => \cont|clock2Hz|saida~4_combout\,
	datac => \cont|clock2Hz|cont\(30),
	datad => \cont|clock2Hz|cont\(31),
	combout => \cont|clock2Hz|cont[30]~9_combout\);

-- Location: LCCOMB_X17_Y13_N28
\cont|clock2Hz|cont[30]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|cont[30]~10_combout\ = (\cont|clock2Hz|cont[31]~7_combout\ & (\cont|clock2Hz|cont[30]~9_combout\)) # (!\cont|clock2Hz|cont[31]~7_combout\ & ((\cont|clock2Hz|Add2~46_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|cont[31]~7_combout\,
	datab => \cont|clock2Hz|cont[30]~9_combout\,
	datac => \cont|clock2Hz|Add2~46_combout\,
	combout => \cont|clock2Hz|cont[30]~10_combout\);

-- Location: FF_X17_Y13_N29
\cont|clock2Hz|cont[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \cont|clock2Hz|cont[30]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cont|clock2Hz|cont\(30));

-- Location: LCCOMB_X21_Y13_N16
\cont|clock2Hz|saida~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|saida~4_combout\ = (!\cont|clock2Hz|cont\(31) & ((\cont|clock2Hz|cont\(30)) # ((\cont|clock2Hz|cont\(29)) # (!\cont|clock2Hz|LessThan1~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|cont\(30),
	datab => \cont|clock2Hz|cont\(29),
	datac => \cont|clock2Hz|LessThan1~5_combout\,
	datad => \cont|clock2Hz|cont\(31),
	combout => \cont|clock2Hz|saida~4_combout\);

-- Location: LCCOMB_X22_Y13_N28
\cont|clock2Hz|saida~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|saida~3_combout\ = (\cont|clock2Hz|saida~4_combout\ & ((\cont|clock2Hz|saida~q\) # (\cont|clock2Hz|saida~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cont|clock2Hz|saida~q\,
	datac => \cont|clock2Hz|saida~4_combout\,
	datad => \cont|clock2Hz|saida~2_combout\,
	combout => \cont|clock2Hz|saida~3_combout\);

-- Location: LCCOMB_X22_Y13_N30
\cont|clock2Hz|saida~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|saida~feeder_combout\ = \cont|clock2Hz|saida~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cont|clock2Hz|saida~3_combout\,
	combout => \cont|clock2Hz|saida~feeder_combout\);

-- Location: FF_X22_Y13_N31
\cont|clock2Hz|saida\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \cont|clock2Hz|saida~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cont|clock2Hz|saida~q\);

-- Location: CLKCTRL_G9
\cont|clock2Hz|saida~clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \cont|clock2Hz|saida~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \cont|clock2Hz|saida~clkctrl_outclk\);

-- Location: IOIBUF_X34_Y12_N8
\b3~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_b3,
	o => \b3~input_o\);

-- Location: LCCOMB_X31_Y12_N30
\debounce_b3|flipflops[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce_b3|flipflops[0]~feeder_combout\ = \b3~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \b3~input_o\,
	combout => \debounce_b3|flipflops[0]~feeder_combout\);

-- Location: FF_X31_Y12_N31
\debounce_b3|flipflops[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \debounce_b3|flipflops[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debounce_b3|flipflops\(0));

-- Location: LCCOMB_X31_Y12_N12
\debounce_b3|flipflops[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce_b3|flipflops[1]~feeder_combout\ = \debounce_b3|flipflops\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \debounce_b3|flipflops\(0),
	combout => \debounce_b3|flipflops[1]~feeder_combout\);

-- Location: FF_X31_Y12_N13
\debounce_b3|flipflops[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \debounce_b3|flipflops[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debounce_b3|flipflops\(1));

-- Location: LCCOMB_X31_Y12_N0
\debounce_b3|result~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce_b3|result~1_combout\ = (\debounce_b3|counter_out\(19) & (\debounce_b3|flipflops\(1) $ (!\debounce_b3|flipflops\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debounce_b3|flipflops\(1),
	datac => \debounce_b3|flipflops\(0),
	datad => \debounce_b3|counter_out\(19),
	combout => \debounce_b3|result~1_combout\);

-- Location: LCCOMB_X31_Y12_N24
\debounce_b3|counter_out[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce_b3|counter_out[0]~1_combout\ = (!\debounce_b3|counter_out\(19) & (\debounce_b3|flipflops\(1) $ (!\debounce_b3|flipflops\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debounce_b3|flipflops\(1),
	datac => \debounce_b3|flipflops\(0),
	datad => \debounce_b3|counter_out\(19),
	combout => \debounce_b3|counter_out[0]~1_combout\);

-- Location: LCCOMB_X32_Y13_N12
\debounce_b3|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce_b3|Add0~0_combout\ = \debounce_b3|counter_out\(0) $ (VCC)
-- \debounce_b3|Add0~1\ = CARRY(\debounce_b3|counter_out\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debounce_b3|counter_out\(0),
	datad => VCC,
	combout => \debounce_b3|Add0~0_combout\,
	cout => \debounce_b3|Add0~1\);

-- Location: LCCOMB_X32_Y13_N6
\debounce_b3|counter_out[0]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce_b3|counter_out[0]~20_combout\ = (\debounce_b3|counter_out[0]~1_combout\ & ((\debounce_b3|Add0~0_combout\) # ((\debounce_b3|result~1_combout\ & \debounce_b3|counter_out\(0))))) # (!\debounce_b3|counter_out[0]~1_combout\ & 
-- (\debounce_b3|result~1_combout\ & (\debounce_b3|counter_out\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debounce_b3|counter_out[0]~1_combout\,
	datab => \debounce_b3|result~1_combout\,
	datac => \debounce_b3|counter_out\(0),
	datad => \debounce_b3|Add0~0_combout\,
	combout => \debounce_b3|counter_out[0]~20_combout\);

-- Location: FF_X32_Y13_N7
\debounce_b3|counter_out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \debounce_b3|counter_out[0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debounce_b3|counter_out\(0));

-- Location: LCCOMB_X32_Y13_N14
\debounce_b3|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce_b3|Add0~2_combout\ = (\debounce_b3|counter_out\(1) & (!\debounce_b3|Add0~1\)) # (!\debounce_b3|counter_out\(1) & ((\debounce_b3|Add0~1\) # (GND)))
-- \debounce_b3|Add0~3\ = CARRY((!\debounce_b3|Add0~1\) # (!\debounce_b3|counter_out\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \debounce_b3|counter_out\(1),
	datad => VCC,
	cin => \debounce_b3|Add0~1\,
	combout => \debounce_b3|Add0~2_combout\,
	cout => \debounce_b3|Add0~3\);

-- Location: LCCOMB_X32_Y13_N0
\debounce_b3|counter_out[1]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce_b3|counter_out[1]~19_combout\ = (\debounce_b3|counter_out[0]~1_combout\ & ((\debounce_b3|Add0~2_combout\) # ((\debounce_b3|counter_out\(1) & \debounce_b3|result~1_combout\)))) # (!\debounce_b3|counter_out[0]~1_combout\ & 
-- (((\debounce_b3|counter_out\(1) & \debounce_b3|result~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debounce_b3|counter_out[0]~1_combout\,
	datab => \debounce_b3|Add0~2_combout\,
	datac => \debounce_b3|counter_out\(1),
	datad => \debounce_b3|result~1_combout\,
	combout => \debounce_b3|counter_out[1]~19_combout\);

-- Location: FF_X32_Y13_N1
\debounce_b3|counter_out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \debounce_b3|counter_out[1]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debounce_b3|counter_out\(1));

-- Location: LCCOMB_X32_Y13_N16
\debounce_b3|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce_b3|Add0~4_combout\ = (\debounce_b3|counter_out\(2) & (\debounce_b3|Add0~3\ $ (GND))) # (!\debounce_b3|counter_out\(2) & (!\debounce_b3|Add0~3\ & VCC))
-- \debounce_b3|Add0~5\ = CARRY((\debounce_b3|counter_out\(2) & !\debounce_b3|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \debounce_b3|counter_out\(2),
	datad => VCC,
	cin => \debounce_b3|Add0~3\,
	combout => \debounce_b3|Add0~4_combout\,
	cout => \debounce_b3|Add0~5\);

-- Location: LCCOMB_X31_Y13_N6
\debounce_b3|counter_out[2]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce_b3|counter_out[2]~18_combout\ = (\debounce_b3|counter_out\(2) & ((\debounce_b3|result~1_combout\) # ((\debounce_b3|counter_out[0]~1_combout\ & \debounce_b3|Add0~4_combout\)))) # (!\debounce_b3|counter_out\(2) & 
-- (((\debounce_b3|counter_out[0]~1_combout\ & \debounce_b3|Add0~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debounce_b3|counter_out\(2),
	datab => \debounce_b3|result~1_combout\,
	datac => \debounce_b3|counter_out[0]~1_combout\,
	datad => \debounce_b3|Add0~4_combout\,
	combout => \debounce_b3|counter_out[2]~18_combout\);

-- Location: FF_X32_Y13_N31
\debounce_b3|counter_out[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \debounce_b3|counter_out[2]~18_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debounce_b3|counter_out\(2));

-- Location: LCCOMB_X32_Y13_N18
\debounce_b3|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce_b3|Add0~6_combout\ = (\debounce_b3|counter_out\(3) & (!\debounce_b3|Add0~5\)) # (!\debounce_b3|counter_out\(3) & ((\debounce_b3|Add0~5\) # (GND)))
-- \debounce_b3|Add0~7\ = CARRY((!\debounce_b3|Add0~5\) # (!\debounce_b3|counter_out\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \debounce_b3|counter_out\(3),
	datad => VCC,
	cin => \debounce_b3|Add0~5\,
	combout => \debounce_b3|Add0~6_combout\,
	cout => \debounce_b3|Add0~7\);

-- Location: LCCOMB_X32_Y13_N10
\debounce_b3|counter_out[3]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce_b3|counter_out[3]~17_combout\ = (\debounce_b3|counter_out[0]~1_combout\ & ((\debounce_b3|Add0~6_combout\) # ((\debounce_b3|result~1_combout\ & \debounce_b3|counter_out\(3))))) # (!\debounce_b3|counter_out[0]~1_combout\ & 
-- (\debounce_b3|result~1_combout\ & (\debounce_b3|counter_out\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debounce_b3|counter_out[0]~1_combout\,
	datab => \debounce_b3|result~1_combout\,
	datac => \debounce_b3|counter_out\(3),
	datad => \debounce_b3|Add0~6_combout\,
	combout => \debounce_b3|counter_out[3]~17_combout\);

-- Location: FF_X32_Y13_N11
\debounce_b3|counter_out[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \debounce_b3|counter_out[3]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debounce_b3|counter_out\(3));

-- Location: LCCOMB_X32_Y13_N20
\debounce_b3|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce_b3|Add0~8_combout\ = (\debounce_b3|counter_out\(4) & (\debounce_b3|Add0~7\ $ (GND))) # (!\debounce_b3|counter_out\(4) & (!\debounce_b3|Add0~7\ & VCC))
-- \debounce_b3|Add0~9\ = CARRY((\debounce_b3|counter_out\(4) & !\debounce_b3|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \debounce_b3|counter_out\(4),
	datad => VCC,
	cin => \debounce_b3|Add0~7\,
	combout => \debounce_b3|Add0~8_combout\,
	cout => \debounce_b3|Add0~9\);

-- Location: LCCOMB_X31_Y13_N16
\debounce_b3|counter_out[4]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce_b3|counter_out[4]~16_combout\ = (\debounce_b3|counter_out[0]~1_combout\ & ((\debounce_b3|Add0~8_combout\) # ((\debounce_b3|result~1_combout\ & \debounce_b3|counter_out\(4))))) # (!\debounce_b3|counter_out[0]~1_combout\ & 
-- (\debounce_b3|result~1_combout\ & (\debounce_b3|counter_out\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debounce_b3|counter_out[0]~1_combout\,
	datab => \debounce_b3|result~1_combout\,
	datac => \debounce_b3|counter_out\(4),
	datad => \debounce_b3|Add0~8_combout\,
	combout => \debounce_b3|counter_out[4]~16_combout\);

-- Location: FF_X31_Y13_N17
\debounce_b3|counter_out[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \debounce_b3|counter_out[4]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debounce_b3|counter_out\(4));

-- Location: LCCOMB_X32_Y13_N22
\debounce_b3|Add0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce_b3|Add0~10_combout\ = (\debounce_b3|counter_out\(5) & (!\debounce_b3|Add0~9\)) # (!\debounce_b3|counter_out\(5) & ((\debounce_b3|Add0~9\) # (GND)))
-- \debounce_b3|Add0~11\ = CARRY((!\debounce_b3|Add0~9\) # (!\debounce_b3|counter_out\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \debounce_b3|counter_out\(5),
	datad => VCC,
	cin => \debounce_b3|Add0~9\,
	combout => \debounce_b3|Add0~10_combout\,
	cout => \debounce_b3|Add0~11\);

-- Location: LCCOMB_X32_Y13_N4
\debounce_b3|counter_out[5]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce_b3|counter_out[5]~15_combout\ = (\debounce_b3|counter_out[0]~1_combout\ & ((\debounce_b3|Add0~10_combout\) # ((\debounce_b3|result~1_combout\ & \debounce_b3|counter_out\(5))))) # (!\debounce_b3|counter_out[0]~1_combout\ & 
-- (\debounce_b3|result~1_combout\ & (\debounce_b3|counter_out\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debounce_b3|counter_out[0]~1_combout\,
	datab => \debounce_b3|result~1_combout\,
	datac => \debounce_b3|counter_out\(5),
	datad => \debounce_b3|Add0~10_combout\,
	combout => \debounce_b3|counter_out[5]~15_combout\);

-- Location: FF_X32_Y13_N5
\debounce_b3|counter_out[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \debounce_b3|counter_out[5]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debounce_b3|counter_out\(5));

-- Location: LCCOMB_X32_Y13_N24
\debounce_b3|Add0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce_b3|Add0~12_combout\ = (\debounce_b3|counter_out\(6) & (\debounce_b3|Add0~11\ $ (GND))) # (!\debounce_b3|counter_out\(6) & (!\debounce_b3|Add0~11\ & VCC))
-- \debounce_b3|Add0~13\ = CARRY((\debounce_b3|counter_out\(6) & !\debounce_b3|Add0~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \debounce_b3|counter_out\(6),
	datad => VCC,
	cin => \debounce_b3|Add0~11\,
	combout => \debounce_b3|Add0~12_combout\,
	cout => \debounce_b3|Add0~13\);

-- Location: LCCOMB_X31_Y13_N14
\debounce_b3|counter_out[6]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce_b3|counter_out[6]~14_combout\ = (\debounce_b3|counter_out[0]~1_combout\ & ((\debounce_b3|Add0~12_combout\) # ((\debounce_b3|result~1_combout\ & \debounce_b3|counter_out\(6))))) # (!\debounce_b3|counter_out[0]~1_combout\ & 
-- (\debounce_b3|result~1_combout\ & (\debounce_b3|counter_out\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debounce_b3|counter_out[0]~1_combout\,
	datab => \debounce_b3|result~1_combout\,
	datac => \debounce_b3|counter_out\(6),
	datad => \debounce_b3|Add0~12_combout\,
	combout => \debounce_b3|counter_out[6]~14_combout\);

-- Location: FF_X31_Y13_N15
\debounce_b3|counter_out[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \debounce_b3|counter_out[6]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debounce_b3|counter_out\(6));

-- Location: LCCOMB_X32_Y13_N26
\debounce_b3|Add0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce_b3|Add0~14_combout\ = (\debounce_b3|counter_out\(7) & (!\debounce_b3|Add0~13\)) # (!\debounce_b3|counter_out\(7) & ((\debounce_b3|Add0~13\) # (GND)))
-- \debounce_b3|Add0~15\ = CARRY((!\debounce_b3|Add0~13\) # (!\debounce_b3|counter_out\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \debounce_b3|counter_out\(7),
	datad => VCC,
	cin => \debounce_b3|Add0~13\,
	combout => \debounce_b3|Add0~14_combout\,
	cout => \debounce_b3|Add0~15\);

-- Location: LCCOMB_X31_Y13_N4
\debounce_b3|counter_out[7]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce_b3|counter_out[7]~13_combout\ = (\debounce_b3|counter_out[0]~1_combout\ & ((\debounce_b3|Add0~14_combout\) # ((\debounce_b3|result~1_combout\ & \debounce_b3|counter_out\(7))))) # (!\debounce_b3|counter_out[0]~1_combout\ & 
-- (\debounce_b3|result~1_combout\ & (\debounce_b3|counter_out\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debounce_b3|counter_out[0]~1_combout\,
	datab => \debounce_b3|result~1_combout\,
	datac => \debounce_b3|counter_out\(7),
	datad => \debounce_b3|Add0~14_combout\,
	combout => \debounce_b3|counter_out[7]~13_combout\);

-- Location: FF_X31_Y13_N5
\debounce_b3|counter_out[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \debounce_b3|counter_out[7]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debounce_b3|counter_out\(7));

-- Location: LCCOMB_X32_Y13_N28
\debounce_b3|Add0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce_b3|Add0~16_combout\ = (\debounce_b3|counter_out\(8) & (\debounce_b3|Add0~15\ $ (GND))) # (!\debounce_b3|counter_out\(8) & (!\debounce_b3|Add0~15\ & VCC))
-- \debounce_b3|Add0~17\ = CARRY((\debounce_b3|counter_out\(8) & !\debounce_b3|Add0~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \debounce_b3|counter_out\(8),
	datad => VCC,
	cin => \debounce_b3|Add0~15\,
	combout => \debounce_b3|Add0~16_combout\,
	cout => \debounce_b3|Add0~17\);

-- Location: LCCOMB_X32_Y13_N2
\debounce_b3|counter_out[8]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce_b3|counter_out[8]~12_combout\ = (\debounce_b3|counter_out[0]~1_combout\ & ((\debounce_b3|Add0~16_combout\) # ((\debounce_b3|result~1_combout\ & \debounce_b3|counter_out\(8))))) # (!\debounce_b3|counter_out[0]~1_combout\ & 
-- (\debounce_b3|result~1_combout\ & (\debounce_b3|counter_out\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debounce_b3|counter_out[0]~1_combout\,
	datab => \debounce_b3|result~1_combout\,
	datac => \debounce_b3|counter_out\(8),
	datad => \debounce_b3|Add0~16_combout\,
	combout => \debounce_b3|counter_out[8]~12_combout\);

-- Location: FF_X32_Y13_N3
\debounce_b3|counter_out[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \debounce_b3|counter_out[8]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debounce_b3|counter_out\(8));

-- Location: LCCOMB_X32_Y13_N30
\debounce_b3|Add0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce_b3|Add0~18_combout\ = (\debounce_b3|counter_out\(9) & (!\debounce_b3|Add0~17\)) # (!\debounce_b3|counter_out\(9) & ((\debounce_b3|Add0~17\) # (GND)))
-- \debounce_b3|Add0~19\ = CARRY((!\debounce_b3|Add0~17\) # (!\debounce_b3|counter_out\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \debounce_b3|counter_out\(9),
	datad => VCC,
	cin => \debounce_b3|Add0~17\,
	combout => \debounce_b3|Add0~18_combout\,
	cout => \debounce_b3|Add0~19\);

-- Location: LCCOMB_X32_Y13_N8
\debounce_b3|counter_out[9]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce_b3|counter_out[9]~11_combout\ = (\debounce_b3|counter_out[0]~1_combout\ & ((\debounce_b3|Add0~18_combout\) # ((\debounce_b3|result~1_combout\ & \debounce_b3|counter_out\(9))))) # (!\debounce_b3|counter_out[0]~1_combout\ & 
-- (\debounce_b3|result~1_combout\ & (\debounce_b3|counter_out\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debounce_b3|counter_out[0]~1_combout\,
	datab => \debounce_b3|result~1_combout\,
	datac => \debounce_b3|counter_out\(9),
	datad => \debounce_b3|Add0~18_combout\,
	combout => \debounce_b3|counter_out[9]~11_combout\);

-- Location: FF_X32_Y13_N9
\debounce_b3|counter_out[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \debounce_b3|counter_out[9]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debounce_b3|counter_out\(9));

-- Location: LCCOMB_X32_Y12_N0
\debounce_b3|Add0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce_b3|Add0~20_combout\ = (\debounce_b3|counter_out\(10) & (\debounce_b3|Add0~19\ $ (GND))) # (!\debounce_b3|counter_out\(10) & (!\debounce_b3|Add0~19\ & VCC))
-- \debounce_b3|Add0~21\ = CARRY((\debounce_b3|counter_out\(10) & !\debounce_b3|Add0~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \debounce_b3|counter_out\(10),
	datad => VCC,
	cin => \debounce_b3|Add0~19\,
	combout => \debounce_b3|Add0~20_combout\,
	cout => \debounce_b3|Add0~21\);

-- Location: LCCOMB_X32_Y12_N30
\debounce_b3|counter_out[10]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce_b3|counter_out[10]~10_combout\ = (\debounce_b3|result~1_combout\ & ((\debounce_b3|counter_out\(10)) # ((\debounce_b3|counter_out[0]~1_combout\ & \debounce_b3|Add0~20_combout\)))) # (!\debounce_b3|result~1_combout\ & 
-- (\debounce_b3|counter_out[0]~1_combout\ & ((\debounce_b3|Add0~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debounce_b3|result~1_combout\,
	datab => \debounce_b3|counter_out[0]~1_combout\,
	datac => \debounce_b3|counter_out\(10),
	datad => \debounce_b3|Add0~20_combout\,
	combout => \debounce_b3|counter_out[10]~10_combout\);

-- Location: FF_X32_Y12_N31
\debounce_b3|counter_out[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \debounce_b3|counter_out[10]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debounce_b3|counter_out\(10));

-- Location: LCCOMB_X32_Y12_N2
\debounce_b3|Add0~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce_b3|Add0~22_combout\ = (\debounce_b3|counter_out\(11) & (!\debounce_b3|Add0~21\)) # (!\debounce_b3|counter_out\(11) & ((\debounce_b3|Add0~21\) # (GND)))
-- \debounce_b3|Add0~23\ = CARRY((!\debounce_b3|Add0~21\) # (!\debounce_b3|counter_out\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \debounce_b3|counter_out\(11),
	datad => VCC,
	cin => \debounce_b3|Add0~21\,
	combout => \debounce_b3|Add0~22_combout\,
	cout => \debounce_b3|Add0~23\);

-- Location: LCCOMB_X32_Y12_N28
\debounce_b3|counter_out[11]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce_b3|counter_out[11]~9_combout\ = (\debounce_b3|result~1_combout\ & ((\debounce_b3|counter_out\(11)) # ((\debounce_b3|counter_out[0]~1_combout\ & \debounce_b3|Add0~22_combout\)))) # (!\debounce_b3|result~1_combout\ & 
-- (\debounce_b3|counter_out[0]~1_combout\ & ((\debounce_b3|Add0~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debounce_b3|result~1_combout\,
	datab => \debounce_b3|counter_out[0]~1_combout\,
	datac => \debounce_b3|counter_out\(11),
	datad => \debounce_b3|Add0~22_combout\,
	combout => \debounce_b3|counter_out[11]~9_combout\);

-- Location: FF_X32_Y12_N29
\debounce_b3|counter_out[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \debounce_b3|counter_out[11]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debounce_b3|counter_out\(11));

-- Location: LCCOMB_X32_Y12_N4
\debounce_b3|Add0~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce_b3|Add0~24_combout\ = (\debounce_b3|counter_out\(12) & (\debounce_b3|Add0~23\ $ (GND))) # (!\debounce_b3|counter_out\(12) & (!\debounce_b3|Add0~23\ & VCC))
-- \debounce_b3|Add0~25\ = CARRY((\debounce_b3|counter_out\(12) & !\debounce_b3|Add0~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \debounce_b3|counter_out\(12),
	datad => VCC,
	cin => \debounce_b3|Add0~23\,
	combout => \debounce_b3|Add0~24_combout\,
	cout => \debounce_b3|Add0~25\);

-- Location: LCCOMB_X32_Y12_N26
\debounce_b3|counter_out[12]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce_b3|counter_out[12]~8_combout\ = (\debounce_b3|counter_out[0]~1_combout\ & ((\debounce_b3|Add0~24_combout\) # ((\debounce_b3|counter_out\(12) & \debounce_b3|result~1_combout\)))) # (!\debounce_b3|counter_out[0]~1_combout\ & 
-- (((\debounce_b3|counter_out\(12) & \debounce_b3|result~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debounce_b3|counter_out[0]~1_combout\,
	datab => \debounce_b3|Add0~24_combout\,
	datac => \debounce_b3|counter_out\(12),
	datad => \debounce_b3|result~1_combout\,
	combout => \debounce_b3|counter_out[12]~8_combout\);

-- Location: FF_X32_Y12_N27
\debounce_b3|counter_out[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \debounce_b3|counter_out[12]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debounce_b3|counter_out\(12));

-- Location: LCCOMB_X32_Y12_N6
\debounce_b3|Add0~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce_b3|Add0~26_combout\ = (\debounce_b3|counter_out\(13) & (!\debounce_b3|Add0~25\)) # (!\debounce_b3|counter_out\(13) & ((\debounce_b3|Add0~25\) # (GND)))
-- \debounce_b3|Add0~27\ = CARRY((!\debounce_b3|Add0~25\) # (!\debounce_b3|counter_out\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \debounce_b3|counter_out\(13),
	datad => VCC,
	cin => \debounce_b3|Add0~25\,
	combout => \debounce_b3|Add0~26_combout\,
	cout => \debounce_b3|Add0~27\);

-- Location: LCCOMB_X33_Y12_N10
\debounce_b3|counter_out[13]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce_b3|counter_out[13]~7_combout\ = (\debounce_b3|counter_out[0]~1_combout\ & ((\debounce_b3|Add0~26_combout\) # ((\debounce_b3|counter_out\(13) & \debounce_b3|result~1_combout\)))) # (!\debounce_b3|counter_out[0]~1_combout\ & 
-- (((\debounce_b3|counter_out\(13) & \debounce_b3|result~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debounce_b3|counter_out[0]~1_combout\,
	datab => \debounce_b3|Add0~26_combout\,
	datac => \debounce_b3|counter_out\(13),
	datad => \debounce_b3|result~1_combout\,
	combout => \debounce_b3|counter_out[13]~7_combout\);

-- Location: FF_X33_Y12_N11
\debounce_b3|counter_out[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \debounce_b3|counter_out[13]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debounce_b3|counter_out\(13));

-- Location: LCCOMB_X32_Y12_N8
\debounce_b3|Add0~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce_b3|Add0~28_combout\ = (\debounce_b3|counter_out\(14) & (\debounce_b3|Add0~27\ $ (GND))) # (!\debounce_b3|counter_out\(14) & (!\debounce_b3|Add0~27\ & VCC))
-- \debounce_b3|Add0~29\ = CARRY((\debounce_b3|counter_out\(14) & !\debounce_b3|Add0~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \debounce_b3|counter_out\(14),
	datad => VCC,
	cin => \debounce_b3|Add0~27\,
	combout => \debounce_b3|Add0~28_combout\,
	cout => \debounce_b3|Add0~29\);

-- Location: LCCOMB_X32_Y12_N20
\debounce_b3|counter_out[14]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce_b3|counter_out[14]~6_combout\ = (\debounce_b3|counter_out[0]~1_combout\ & ((\debounce_b3|Add0~28_combout\) # ((\debounce_b3|counter_out\(14) & \debounce_b3|result~1_combout\)))) # (!\debounce_b3|counter_out[0]~1_combout\ & 
-- (((\debounce_b3|counter_out\(14) & \debounce_b3|result~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debounce_b3|counter_out[0]~1_combout\,
	datab => \debounce_b3|Add0~28_combout\,
	datac => \debounce_b3|counter_out\(14),
	datad => \debounce_b3|result~1_combout\,
	combout => \debounce_b3|counter_out[14]~6_combout\);

-- Location: FF_X32_Y12_N21
\debounce_b3|counter_out[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \debounce_b3|counter_out[14]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debounce_b3|counter_out\(14));

-- Location: LCCOMB_X32_Y12_N10
\debounce_b3|Add0~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce_b3|Add0~30_combout\ = (\debounce_b3|counter_out\(15) & (!\debounce_b3|Add0~29\)) # (!\debounce_b3|counter_out\(15) & ((\debounce_b3|Add0~29\) # (GND)))
-- \debounce_b3|Add0~31\ = CARRY((!\debounce_b3|Add0~29\) # (!\debounce_b3|counter_out\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \debounce_b3|counter_out\(15),
	datad => VCC,
	cin => \debounce_b3|Add0~29\,
	combout => \debounce_b3|Add0~30_combout\,
	cout => \debounce_b3|Add0~31\);

-- Location: LCCOMB_X33_Y12_N4
\debounce_b3|counter_out[15]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce_b3|counter_out[15]~5_combout\ = (\debounce_b3|counter_out[0]~1_combout\ & ((\debounce_b3|Add0~30_combout\) # ((\debounce_b3|result~1_combout\ & \debounce_b3|counter_out\(15))))) # (!\debounce_b3|counter_out[0]~1_combout\ & 
-- (\debounce_b3|result~1_combout\ & (\debounce_b3|counter_out\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debounce_b3|counter_out[0]~1_combout\,
	datab => \debounce_b3|result~1_combout\,
	datac => \debounce_b3|counter_out\(15),
	datad => \debounce_b3|Add0~30_combout\,
	combout => \debounce_b3|counter_out[15]~5_combout\);

-- Location: FF_X33_Y12_N5
\debounce_b3|counter_out[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \debounce_b3|counter_out[15]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debounce_b3|counter_out\(15));

-- Location: LCCOMB_X32_Y12_N12
\debounce_b3|Add0~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce_b3|Add0~32_combout\ = (\debounce_b3|counter_out\(16) & (\debounce_b3|Add0~31\ $ (GND))) # (!\debounce_b3|counter_out\(16) & (!\debounce_b3|Add0~31\ & VCC))
-- \debounce_b3|Add0~33\ = CARRY((\debounce_b3|counter_out\(16) & !\debounce_b3|Add0~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \debounce_b3|counter_out\(16),
	datad => VCC,
	cin => \debounce_b3|Add0~31\,
	combout => \debounce_b3|Add0~32_combout\,
	cout => \debounce_b3|Add0~33\);

-- Location: LCCOMB_X33_Y12_N22
\debounce_b3|counter_out[16]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce_b3|counter_out[16]~4_combout\ = (\debounce_b3|counter_out[0]~1_combout\ & ((\debounce_b3|Add0~32_combout\) # ((\debounce_b3|result~1_combout\ & \debounce_b3|counter_out\(16))))) # (!\debounce_b3|counter_out[0]~1_combout\ & 
-- (\debounce_b3|result~1_combout\ & (\debounce_b3|counter_out\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debounce_b3|counter_out[0]~1_combout\,
	datab => \debounce_b3|result~1_combout\,
	datac => \debounce_b3|counter_out\(16),
	datad => \debounce_b3|Add0~32_combout\,
	combout => \debounce_b3|counter_out[16]~4_combout\);

-- Location: FF_X33_Y12_N23
\debounce_b3|counter_out[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \debounce_b3|counter_out[16]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debounce_b3|counter_out\(16));

-- Location: LCCOMB_X32_Y12_N14
\debounce_b3|Add0~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce_b3|Add0~34_combout\ = (\debounce_b3|counter_out\(17) & (!\debounce_b3|Add0~33\)) # (!\debounce_b3|counter_out\(17) & ((\debounce_b3|Add0~33\) # (GND)))
-- \debounce_b3|Add0~35\ = CARRY((!\debounce_b3|Add0~33\) # (!\debounce_b3|counter_out\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \debounce_b3|counter_out\(17),
	datad => VCC,
	cin => \debounce_b3|Add0~33\,
	combout => \debounce_b3|Add0~34_combout\,
	cout => \debounce_b3|Add0~35\);

-- Location: LCCOMB_X33_Y12_N20
\debounce_b3|counter_out[17]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce_b3|counter_out[17]~3_combout\ = (\debounce_b3|counter_out[0]~1_combout\ & ((\debounce_b3|Add0~34_combout\) # ((\debounce_b3|result~1_combout\ & \debounce_b3|counter_out\(17))))) # (!\debounce_b3|counter_out[0]~1_combout\ & 
-- (\debounce_b3|result~1_combout\ & (\debounce_b3|counter_out\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debounce_b3|counter_out[0]~1_combout\,
	datab => \debounce_b3|result~1_combout\,
	datac => \debounce_b3|counter_out\(17),
	datad => \debounce_b3|Add0~34_combout\,
	combout => \debounce_b3|counter_out[17]~3_combout\);

-- Location: FF_X33_Y12_N21
\debounce_b3|counter_out[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \debounce_b3|counter_out[17]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debounce_b3|counter_out\(17));

-- Location: LCCOMB_X32_Y12_N16
\debounce_b3|Add0~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce_b3|Add0~36_combout\ = (\debounce_b3|counter_out\(18) & (\debounce_b3|Add0~35\ $ (GND))) # (!\debounce_b3|counter_out\(18) & (!\debounce_b3|Add0~35\ & VCC))
-- \debounce_b3|Add0~37\ = CARRY((\debounce_b3|counter_out\(18) & !\debounce_b3|Add0~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \debounce_b3|counter_out\(18),
	datad => VCC,
	cin => \debounce_b3|Add0~35\,
	combout => \debounce_b3|Add0~36_combout\,
	cout => \debounce_b3|Add0~37\);

-- Location: LCCOMB_X32_Y12_N22
\debounce_b3|counter_out[18]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce_b3|counter_out[18]~2_combout\ = (\debounce_b3|result~1_combout\ & ((\debounce_b3|counter_out\(18)) # ((\debounce_b3|counter_out[0]~1_combout\ & \debounce_b3|Add0~36_combout\)))) # (!\debounce_b3|result~1_combout\ & 
-- (\debounce_b3|counter_out[0]~1_combout\ & ((\debounce_b3|Add0~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debounce_b3|result~1_combout\,
	datab => \debounce_b3|counter_out[0]~1_combout\,
	datac => \debounce_b3|counter_out\(18),
	datad => \debounce_b3|Add0~36_combout\,
	combout => \debounce_b3|counter_out[18]~2_combout\);

-- Location: FF_X32_Y12_N23
\debounce_b3|counter_out[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \debounce_b3|counter_out[18]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debounce_b3|counter_out\(18));

-- Location: LCCOMB_X32_Y12_N18
\debounce_b3|Add0~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce_b3|Add0~38_combout\ = \debounce_b3|Add0~37\ $ (\debounce_b3|counter_out\(19))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \debounce_b3|counter_out\(19),
	cin => \debounce_b3|Add0~37\,
	combout => \debounce_b3|Add0~38_combout\);

-- Location: LCCOMB_X32_Y12_N24
\debounce_b3|counter_out~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce_b3|counter_out~0_combout\ = (\debounce_b3|counter_out\(19) & (\debounce_b3|flipflops\(1) $ ((!\debounce_b3|flipflops\(0))))) # (!\debounce_b3|counter_out\(19) & (\debounce_b3|Add0~38_combout\ & (\debounce_b3|flipflops\(1) $ 
-- (!\debounce_b3|flipflops\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100110010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debounce_b3|flipflops\(1),
	datab => \debounce_b3|flipflops\(0),
	datac => \debounce_b3|counter_out\(19),
	datad => \debounce_b3|Add0~38_combout\,
	combout => \debounce_b3|counter_out~0_combout\);

-- Location: FF_X32_Y12_N25
\debounce_b3|counter_out[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \debounce_b3|counter_out~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debounce_b3|counter_out\(19));

-- Location: LCCOMB_X31_Y12_N26
\debounce_b3|result~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce_b3|result~0_combout\ = (\debounce_b3|flipflops\(0) & ((\debounce_b3|result~q\) # ((\debounce_b3|counter_out\(19) & \debounce_b3|flipflops\(1))))) # (!\debounce_b3|flipflops\(0) & (\debounce_b3|result~q\ & ((\debounce_b3|flipflops\(1)) # 
-- (!\debounce_b3|counter_out\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debounce_b3|flipflops\(0),
	datab => \debounce_b3|counter_out\(19),
	datac => \debounce_b3|flipflops\(1),
	datad => \debounce_b3|result~q\,
	combout => \debounce_b3|result~0_combout\);

-- Location: LCCOMB_X31_Y12_N10
\debounce_b3|result~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce_b3|result~feeder_combout\ = \debounce_b3|result~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \debounce_b3|result~0_combout\,
	combout => \debounce_b3|result~feeder_combout\);

-- Location: FF_X31_Y12_N11
\debounce_b3|result\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \debounce_b3|result~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debounce_b3|result~q\);

-- Location: LCCOMB_X31_Y9_N24
\chave_chave_b3|key~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \chave_chave_b3|key~0_combout\ = !\chave_chave_b3|key~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \chave_chave_b3|key~q\,
	combout => \chave_chave_b3|key~0_combout\);

-- Location: FF_X31_Y9_N25
\chave_chave_b3|key\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debounce_b3|result~q\,
	d => \chave_chave_b3|key~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chave_chave_b3|key~q\);

-- Location: LCCOMB_X29_Y9_N14
\cont|Add1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Add1~12_combout\ = (\cont|contador_am\(7) & (\cont|Add1~11\ $ (GND))) # (!\cont|contador_am\(7) & (!\cont|Add1~11\ & VCC))
-- \cont|Add1~13\ = CARRY((\cont|contador_am\(7) & !\cont|Add1~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cont|contador_am\(7),
	datad => VCC,
	cin => \cont|Add1~11\,
	combout => \cont|Add1~12_combout\,
	cout => \cont|Add1~13\);

-- Location: LCCOMB_X29_Y9_N16
\cont|Add1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Add1~14_combout\ = (\cont|contador_am\(8) & (!\cont|Add1~13\)) # (!\cont|contador_am\(8) & ((\cont|Add1~13\) # (GND)))
-- \cont|Add1~15\ = CARRY((!\cont|Add1~13\) # (!\cont|contador_am\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cont|contador_am\(8),
	datad => VCC,
	cin => \cont|Add1~13\,
	combout => \cont|Add1~14_combout\,
	cout => \cont|Add1~15\);

-- Location: LCCOMB_X26_Y9_N10
\cont|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Add0~8_combout\ = (\cont|contador_am\(5) & ((GND) # (!\cont|Add0~7\))) # (!\cont|contador_am\(5) & (\cont|Add0~7\ $ (GND)))
-- \cont|Add0~9\ = CARRY((\cont|contador_am\(5)) # (!\cont|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_am\(5),
	datad => VCC,
	cin => \cont|Add0~7\,
	combout => \cont|Add0~8_combout\,
	cout => \cont|Add0~9\);

-- Location: LCCOMB_X26_Y9_N12
\cont|Add0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Add0~10_combout\ = (\cont|contador_am\(6) & (\cont|Add0~9\ & VCC)) # (!\cont|contador_am\(6) & (!\cont|Add0~9\))
-- \cont|Add0~11\ = CARRY((!\cont|contador_am\(6) & !\cont|Add0~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_am\(6),
	datad => VCC,
	cin => \cont|Add0~9\,
	combout => \cont|Add0~10_combout\,
	cout => \cont|Add0~11\);

-- Location: LCCOMB_X26_Y9_N14
\cont|Add0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Add0~12_combout\ = (\cont|contador_am\(7) & ((GND) # (!\cont|Add0~11\))) # (!\cont|contador_am\(7) & (\cont|Add0~11\ $ (GND)))
-- \cont|Add0~13\ = CARRY((\cont|contador_am\(7)) # (!\cont|Add0~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_am\(7),
	datad => VCC,
	cin => \cont|Add0~11\,
	combout => \cont|Add0~12_combout\,
	cout => \cont|Add0~13\);

-- Location: LCCOMB_X26_Y9_N16
\cont|Add0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Add0~14_combout\ = (\cont|contador_am\(8) & (\cont|Add0~13\ & VCC)) # (!\cont|contador_am\(8) & (!\cont|Add0~13\))
-- \cont|Add0~15\ = CARRY((!\cont|contador_am\(8) & !\cont|Add0~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_am\(8),
	datad => VCC,
	cin => \cont|Add0~13\,
	combout => \cont|Add0~14_combout\,
	cout => \cont|Add0~15\);

-- Location: LCCOMB_X30_Y9_N16
\cont|contador_am~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|contador_am~5_combout\ = (\chave_chave_b3|key~q\ & (\cont|Add1~14_combout\)) # (!\chave_chave_b3|key~q\ & ((\cont|Add0~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \chave_chave_b3|key~q\,
	datac => \cont|Add1~14_combout\,
	datad => \cont|Add0~14_combout\,
	combout => \cont|contador_am~5_combout\);

-- Location: IOIBUF_X34_Y12_N22
\s1~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_s1,
	o => \s1~input_o\);

-- Location: IOIBUF_X34_Y12_N15
\s2~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_s2,
	o => \s2~input_o\);

-- Location: IOIBUF_X34_Y12_N1
\b4~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_b4,
	o => \b4~input_o\);

-- Location: LCCOMB_X30_Y5_N22
\debounce_b4|flipflops[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce_b4|flipflops[0]~feeder_combout\ = \b4~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \b4~input_o\,
	combout => \debounce_b4|flipflops[0]~feeder_combout\);

-- Location: FF_X30_Y5_N23
\debounce_b4|flipflops[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \debounce_b4|flipflops[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debounce_b4|flipflops\(0));

-- Location: LCCOMB_X30_Y5_N10
\debounce_b4|flipflops[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce_b4|flipflops[1]~feeder_combout\ = \debounce_b4|flipflops\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \debounce_b4|flipflops\(0),
	combout => \debounce_b4|flipflops[1]~feeder_combout\);

-- Location: FF_X30_Y5_N11
\debounce_b4|flipflops[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \debounce_b4|flipflops[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debounce_b4|flipflops\(1));

-- Location: LCCOMB_X30_Y5_N30
\debounce_b4|result~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce_b4|result~1_combout\ = (\debounce_b4|counter_out\(19) & (\debounce_b4|flipflops\(1) $ (!\debounce_b4|flipflops\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debounce_b4|flipflops\(1),
	datac => \debounce_b4|flipflops\(0),
	datad => \debounce_b4|counter_out\(19),
	combout => \debounce_b4|result~1_combout\);

-- Location: LCCOMB_X30_Y5_N20
\debounce_b4|counter_out[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce_b4|counter_out[0]~1_combout\ = (!\debounce_b4|counter_out\(19) & (\debounce_b4|flipflops\(1) $ (!\debounce_b4|flipflops\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debounce_b4|flipflops\(1),
	datac => \debounce_b4|flipflops\(0),
	datad => \debounce_b4|counter_out\(19),
	combout => \debounce_b4|counter_out[0]~1_combout\);

-- Location: LCCOMB_X31_Y5_N12
\debounce_b4|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce_b4|Add0~0_combout\ = \debounce_b4|counter_out\(0) $ (VCC)
-- \debounce_b4|Add0~1\ = CARRY(\debounce_b4|counter_out\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debounce_b4|counter_out\(0),
	datad => VCC,
	combout => \debounce_b4|Add0~0_combout\,
	cout => \debounce_b4|Add0~1\);

-- Location: LCCOMB_X31_Y5_N6
\debounce_b4|counter_out[0]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce_b4|counter_out[0]~20_combout\ = (\debounce_b4|Add0~0_combout\ & ((\debounce_b4|counter_out[0]~1_combout\) # ((\debounce_b4|counter_out\(0) & \debounce_b4|result~1_combout\)))) # (!\debounce_b4|Add0~0_combout\ & (((\debounce_b4|counter_out\(0) & 
-- \debounce_b4|result~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debounce_b4|Add0~0_combout\,
	datab => \debounce_b4|counter_out[0]~1_combout\,
	datac => \debounce_b4|counter_out\(0),
	datad => \debounce_b4|result~1_combout\,
	combout => \debounce_b4|counter_out[0]~20_combout\);

-- Location: FF_X31_Y5_N7
\debounce_b4|counter_out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \debounce_b4|counter_out[0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debounce_b4|counter_out\(0));

-- Location: LCCOMB_X31_Y5_N14
\debounce_b4|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce_b4|Add0~2_combout\ = (\debounce_b4|counter_out\(1) & (!\debounce_b4|Add0~1\)) # (!\debounce_b4|counter_out\(1) & ((\debounce_b4|Add0~1\) # (GND)))
-- \debounce_b4|Add0~3\ = CARRY((!\debounce_b4|Add0~1\) # (!\debounce_b4|counter_out\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \debounce_b4|counter_out\(1),
	datad => VCC,
	cin => \debounce_b4|Add0~1\,
	combout => \debounce_b4|Add0~2_combout\,
	cout => \debounce_b4|Add0~3\);

-- Location: LCCOMB_X31_Y5_N0
\debounce_b4|counter_out[1]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce_b4|counter_out[1]~19_combout\ = (\debounce_b4|Add0~2_combout\ & ((\debounce_b4|counter_out[0]~1_combout\) # ((\debounce_b4|counter_out\(1) & \debounce_b4|result~1_combout\)))) # (!\debounce_b4|Add0~2_combout\ & (((\debounce_b4|counter_out\(1) & 
-- \debounce_b4|result~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debounce_b4|Add0~2_combout\,
	datab => \debounce_b4|counter_out[0]~1_combout\,
	datac => \debounce_b4|counter_out\(1),
	datad => \debounce_b4|result~1_combout\,
	combout => \debounce_b4|counter_out[1]~19_combout\);

-- Location: FF_X31_Y5_N1
\debounce_b4|counter_out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \debounce_b4|counter_out[1]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debounce_b4|counter_out\(1));

-- Location: LCCOMB_X31_Y5_N16
\debounce_b4|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce_b4|Add0~4_combout\ = (\debounce_b4|counter_out\(2) & (\debounce_b4|Add0~3\ $ (GND))) # (!\debounce_b4|counter_out\(2) & (!\debounce_b4|Add0~3\ & VCC))
-- \debounce_b4|Add0~5\ = CARRY((\debounce_b4|counter_out\(2) & !\debounce_b4|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \debounce_b4|counter_out\(2),
	datad => VCC,
	cin => \debounce_b4|Add0~3\,
	combout => \debounce_b4|Add0~4_combout\,
	cout => \debounce_b4|Add0~5\);

-- Location: LCCOMB_X30_Y5_N26
\debounce_b4|counter_out[2]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce_b4|counter_out[2]~18_combout\ = (\debounce_b4|result~1_combout\ & ((\debounce_b4|counter_out\(2)) # ((\debounce_b4|counter_out[0]~1_combout\ & \debounce_b4|Add0~4_combout\)))) # (!\debounce_b4|result~1_combout\ & 
-- (\debounce_b4|counter_out[0]~1_combout\ & ((\debounce_b4|Add0~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debounce_b4|result~1_combout\,
	datab => \debounce_b4|counter_out[0]~1_combout\,
	datac => \debounce_b4|counter_out\(2),
	datad => \debounce_b4|Add0~4_combout\,
	combout => \debounce_b4|counter_out[2]~18_combout\);

-- Location: FF_X31_Y5_N15
\debounce_b4|counter_out[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \debounce_b4|counter_out[2]~18_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debounce_b4|counter_out\(2));

-- Location: LCCOMB_X31_Y5_N18
\debounce_b4|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce_b4|Add0~6_combout\ = (\debounce_b4|counter_out\(3) & (!\debounce_b4|Add0~5\)) # (!\debounce_b4|counter_out\(3) & ((\debounce_b4|Add0~5\) # (GND)))
-- \debounce_b4|Add0~7\ = CARRY((!\debounce_b4|Add0~5\) # (!\debounce_b4|counter_out\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \debounce_b4|counter_out\(3),
	datad => VCC,
	cin => \debounce_b4|Add0~5\,
	combout => \debounce_b4|Add0~6_combout\,
	cout => \debounce_b4|Add0~7\);

-- Location: LCCOMB_X30_Y5_N6
\debounce_b4|counter_out[3]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce_b4|counter_out[3]~17_combout\ = (\debounce_b4|result~1_combout\ & ((\debounce_b4|counter_out\(3)) # ((\debounce_b4|counter_out[0]~1_combout\ & \debounce_b4|Add0~6_combout\)))) # (!\debounce_b4|result~1_combout\ & 
-- (\debounce_b4|counter_out[0]~1_combout\ & ((\debounce_b4|Add0~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debounce_b4|result~1_combout\,
	datab => \debounce_b4|counter_out[0]~1_combout\,
	datac => \debounce_b4|counter_out\(3),
	datad => \debounce_b4|Add0~6_combout\,
	combout => \debounce_b4|counter_out[3]~17_combout\);

-- Location: FF_X30_Y5_N7
\debounce_b4|counter_out[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \debounce_b4|counter_out[3]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debounce_b4|counter_out\(3));

-- Location: LCCOMB_X31_Y5_N20
\debounce_b4|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce_b4|Add0~8_combout\ = (\debounce_b4|counter_out\(4) & (\debounce_b4|Add0~7\ $ (GND))) # (!\debounce_b4|counter_out\(4) & (!\debounce_b4|Add0~7\ & VCC))
-- \debounce_b4|Add0~9\ = CARRY((\debounce_b4|counter_out\(4) & !\debounce_b4|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \debounce_b4|counter_out\(4),
	datad => VCC,
	cin => \debounce_b4|Add0~7\,
	combout => \debounce_b4|Add0~8_combout\,
	cout => \debounce_b4|Add0~9\);

-- Location: LCCOMB_X30_Y5_N16
\debounce_b4|counter_out[4]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce_b4|counter_out[4]~16_combout\ = (\debounce_b4|result~1_combout\ & ((\debounce_b4|counter_out\(4)) # ((\debounce_b4|counter_out[0]~1_combout\ & \debounce_b4|Add0~8_combout\)))) # (!\debounce_b4|result~1_combout\ & 
-- (\debounce_b4|counter_out[0]~1_combout\ & ((\debounce_b4|Add0~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debounce_b4|result~1_combout\,
	datab => \debounce_b4|counter_out[0]~1_combout\,
	datac => \debounce_b4|counter_out\(4),
	datad => \debounce_b4|Add0~8_combout\,
	combout => \debounce_b4|counter_out[4]~16_combout\);

-- Location: FF_X30_Y5_N17
\debounce_b4|counter_out[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \debounce_b4|counter_out[4]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debounce_b4|counter_out\(4));

-- Location: LCCOMB_X31_Y5_N22
\debounce_b4|Add0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce_b4|Add0~10_combout\ = (\debounce_b4|counter_out\(5) & (!\debounce_b4|Add0~9\)) # (!\debounce_b4|counter_out\(5) & ((\debounce_b4|Add0~9\) # (GND)))
-- \debounce_b4|Add0~11\ = CARRY((!\debounce_b4|Add0~9\) # (!\debounce_b4|counter_out\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \debounce_b4|counter_out\(5),
	datad => VCC,
	cin => \debounce_b4|Add0~9\,
	combout => \debounce_b4|Add0~10_combout\,
	cout => \debounce_b4|Add0~11\);

-- Location: LCCOMB_X31_Y5_N10
\debounce_b4|counter_out[5]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce_b4|counter_out[5]~15_combout\ = (\debounce_b4|Add0~10_combout\ & ((\debounce_b4|counter_out[0]~1_combout\) # ((\debounce_b4|counter_out\(5) & \debounce_b4|result~1_combout\)))) # (!\debounce_b4|Add0~10_combout\ & (((\debounce_b4|counter_out\(5) 
-- & \debounce_b4|result~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debounce_b4|Add0~10_combout\,
	datab => \debounce_b4|counter_out[0]~1_combout\,
	datac => \debounce_b4|counter_out\(5),
	datad => \debounce_b4|result~1_combout\,
	combout => \debounce_b4|counter_out[5]~15_combout\);

-- Location: FF_X31_Y5_N11
\debounce_b4|counter_out[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \debounce_b4|counter_out[5]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debounce_b4|counter_out\(5));

-- Location: LCCOMB_X31_Y5_N24
\debounce_b4|Add0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce_b4|Add0~12_combout\ = (\debounce_b4|counter_out\(6) & (\debounce_b4|Add0~11\ $ (GND))) # (!\debounce_b4|counter_out\(6) & (!\debounce_b4|Add0~11\ & VCC))
-- \debounce_b4|Add0~13\ = CARRY((\debounce_b4|counter_out\(6) & !\debounce_b4|Add0~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \debounce_b4|counter_out\(6),
	datad => VCC,
	cin => \debounce_b4|Add0~11\,
	combout => \debounce_b4|Add0~12_combout\,
	cout => \debounce_b4|Add0~13\);

-- Location: LCCOMB_X30_Y5_N14
\debounce_b4|counter_out[6]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce_b4|counter_out[6]~14_combout\ = (\debounce_b4|result~1_combout\ & ((\debounce_b4|counter_out\(6)) # ((\debounce_b4|counter_out[0]~1_combout\ & \debounce_b4|Add0~12_combout\)))) # (!\debounce_b4|result~1_combout\ & 
-- (\debounce_b4|counter_out[0]~1_combout\ & ((\debounce_b4|Add0~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debounce_b4|result~1_combout\,
	datab => \debounce_b4|counter_out[0]~1_combout\,
	datac => \debounce_b4|counter_out\(6),
	datad => \debounce_b4|Add0~12_combout\,
	combout => \debounce_b4|counter_out[6]~14_combout\);

-- Location: FF_X30_Y5_N15
\debounce_b4|counter_out[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \debounce_b4|counter_out[6]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debounce_b4|counter_out\(6));

-- Location: LCCOMB_X31_Y5_N26
\debounce_b4|Add0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce_b4|Add0~14_combout\ = (\debounce_b4|counter_out\(7) & (!\debounce_b4|Add0~13\)) # (!\debounce_b4|counter_out\(7) & ((\debounce_b4|Add0~13\) # (GND)))
-- \debounce_b4|Add0~15\ = CARRY((!\debounce_b4|Add0~13\) # (!\debounce_b4|counter_out\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \debounce_b4|counter_out\(7),
	datad => VCC,
	cin => \debounce_b4|Add0~13\,
	combout => \debounce_b4|Add0~14_combout\,
	cout => \debounce_b4|Add0~15\);

-- Location: LCCOMB_X31_Y5_N4
\debounce_b4|counter_out[7]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce_b4|counter_out[7]~13_combout\ = (\debounce_b4|Add0~14_combout\ & ((\debounce_b4|counter_out[0]~1_combout\) # ((\debounce_b4|counter_out\(7) & \debounce_b4|result~1_combout\)))) # (!\debounce_b4|Add0~14_combout\ & (((\debounce_b4|counter_out\(7) 
-- & \debounce_b4|result~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debounce_b4|Add0~14_combout\,
	datab => \debounce_b4|counter_out[0]~1_combout\,
	datac => \debounce_b4|counter_out\(7),
	datad => \debounce_b4|result~1_combout\,
	combout => \debounce_b4|counter_out[7]~13_combout\);

-- Location: FF_X31_Y5_N5
\debounce_b4|counter_out[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \debounce_b4|counter_out[7]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debounce_b4|counter_out\(7));

-- Location: LCCOMB_X31_Y5_N28
\debounce_b4|Add0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce_b4|Add0~16_combout\ = (\debounce_b4|counter_out\(8) & (\debounce_b4|Add0~15\ $ (GND))) # (!\debounce_b4|counter_out\(8) & (!\debounce_b4|Add0~15\ & VCC))
-- \debounce_b4|Add0~17\ = CARRY((\debounce_b4|counter_out\(8) & !\debounce_b4|Add0~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \debounce_b4|counter_out\(8),
	datad => VCC,
	cin => \debounce_b4|Add0~15\,
	combout => \debounce_b4|Add0~16_combout\,
	cout => \debounce_b4|Add0~17\);

-- Location: LCCOMB_X31_Y5_N2
\debounce_b4|counter_out[8]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce_b4|counter_out[8]~12_combout\ = (\debounce_b4|counter_out[0]~1_combout\ & ((\debounce_b4|Add0~16_combout\) # ((\debounce_b4|result~1_combout\ & \debounce_b4|counter_out\(8))))) # (!\debounce_b4|counter_out[0]~1_combout\ & 
-- (\debounce_b4|result~1_combout\ & (\debounce_b4|counter_out\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debounce_b4|counter_out[0]~1_combout\,
	datab => \debounce_b4|result~1_combout\,
	datac => \debounce_b4|counter_out\(8),
	datad => \debounce_b4|Add0~16_combout\,
	combout => \debounce_b4|counter_out[8]~12_combout\);

-- Location: FF_X31_Y5_N3
\debounce_b4|counter_out[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \debounce_b4|counter_out[8]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debounce_b4|counter_out\(8));

-- Location: LCCOMB_X31_Y5_N30
\debounce_b4|Add0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce_b4|Add0~18_combout\ = (\debounce_b4|counter_out\(9) & (!\debounce_b4|Add0~17\)) # (!\debounce_b4|counter_out\(9) & ((\debounce_b4|Add0~17\) # (GND)))
-- \debounce_b4|Add0~19\ = CARRY((!\debounce_b4|Add0~17\) # (!\debounce_b4|counter_out\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \debounce_b4|counter_out\(9),
	datad => VCC,
	cin => \debounce_b4|Add0~17\,
	combout => \debounce_b4|Add0~18_combout\,
	cout => \debounce_b4|Add0~19\);

-- Location: LCCOMB_X31_Y5_N8
\debounce_b4|counter_out[9]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce_b4|counter_out[9]~11_combout\ = (\debounce_b4|Add0~18_combout\ & ((\debounce_b4|counter_out[0]~1_combout\) # ((\debounce_b4|counter_out\(9) & \debounce_b4|result~1_combout\)))) # (!\debounce_b4|Add0~18_combout\ & (((\debounce_b4|counter_out\(9) 
-- & \debounce_b4|result~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debounce_b4|Add0~18_combout\,
	datab => \debounce_b4|counter_out[0]~1_combout\,
	datac => \debounce_b4|counter_out\(9),
	datad => \debounce_b4|result~1_combout\,
	combout => \debounce_b4|counter_out[9]~11_combout\);

-- Location: FF_X31_Y5_N9
\debounce_b4|counter_out[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \debounce_b4|counter_out[9]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debounce_b4|counter_out\(9));

-- Location: LCCOMB_X31_Y4_N0
\debounce_b4|Add0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce_b4|Add0~20_combout\ = (\debounce_b4|counter_out\(10) & (\debounce_b4|Add0~19\ $ (GND))) # (!\debounce_b4|counter_out\(10) & (!\debounce_b4|Add0~19\ & VCC))
-- \debounce_b4|Add0~21\ = CARRY((\debounce_b4|counter_out\(10) & !\debounce_b4|Add0~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \debounce_b4|counter_out\(10),
	datad => VCC,
	cin => \debounce_b4|Add0~19\,
	combout => \debounce_b4|Add0~20_combout\,
	cout => \debounce_b4|Add0~21\);

-- Location: LCCOMB_X31_Y4_N22
\debounce_b4|counter_out[10]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce_b4|counter_out[10]~10_combout\ = (\debounce_b4|result~1_combout\ & ((\debounce_b4|counter_out\(10)) # ((\debounce_b4|counter_out[0]~1_combout\ & \debounce_b4|Add0~20_combout\)))) # (!\debounce_b4|result~1_combout\ & 
-- (\debounce_b4|counter_out[0]~1_combout\ & ((\debounce_b4|Add0~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debounce_b4|result~1_combout\,
	datab => \debounce_b4|counter_out[0]~1_combout\,
	datac => \debounce_b4|counter_out\(10),
	datad => \debounce_b4|Add0~20_combout\,
	combout => \debounce_b4|counter_out[10]~10_combout\);

-- Location: FF_X31_Y4_N23
\debounce_b4|counter_out[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \debounce_b4|counter_out[10]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debounce_b4|counter_out\(10));

-- Location: LCCOMB_X31_Y4_N2
\debounce_b4|Add0~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce_b4|Add0~22_combout\ = (\debounce_b4|counter_out\(11) & (!\debounce_b4|Add0~21\)) # (!\debounce_b4|counter_out\(11) & ((\debounce_b4|Add0~21\) # (GND)))
-- \debounce_b4|Add0~23\ = CARRY((!\debounce_b4|Add0~21\) # (!\debounce_b4|counter_out\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \debounce_b4|counter_out\(11),
	datad => VCC,
	cin => \debounce_b4|Add0~21\,
	combout => \debounce_b4|Add0~22_combout\,
	cout => \debounce_b4|Add0~23\);

-- Location: LCCOMB_X31_Y4_N24
\debounce_b4|counter_out[11]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce_b4|counter_out[11]~9_combout\ = (\debounce_b4|result~1_combout\ & ((\debounce_b4|counter_out\(11)) # ((\debounce_b4|counter_out[0]~1_combout\ & \debounce_b4|Add0~22_combout\)))) # (!\debounce_b4|result~1_combout\ & 
-- (\debounce_b4|counter_out[0]~1_combout\ & ((\debounce_b4|Add0~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debounce_b4|result~1_combout\,
	datab => \debounce_b4|counter_out[0]~1_combout\,
	datac => \debounce_b4|counter_out\(11),
	datad => \debounce_b4|Add0~22_combout\,
	combout => \debounce_b4|counter_out[11]~9_combout\);

-- Location: FF_X31_Y4_N25
\debounce_b4|counter_out[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \debounce_b4|counter_out[11]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debounce_b4|counter_out\(11));

-- Location: LCCOMB_X31_Y4_N4
\debounce_b4|Add0~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce_b4|Add0~24_combout\ = (\debounce_b4|counter_out\(12) & (\debounce_b4|Add0~23\ $ (GND))) # (!\debounce_b4|counter_out\(12) & (!\debounce_b4|Add0~23\ & VCC))
-- \debounce_b4|Add0~25\ = CARRY((\debounce_b4|counter_out\(12) & !\debounce_b4|Add0~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \debounce_b4|counter_out\(12),
	datad => VCC,
	cin => \debounce_b4|Add0~23\,
	combout => \debounce_b4|Add0~24_combout\,
	cout => \debounce_b4|Add0~25\);

-- Location: LCCOMB_X31_Y4_N30
\debounce_b4|counter_out[12]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce_b4|counter_out[12]~8_combout\ = (\debounce_b4|result~1_combout\ & ((\debounce_b4|counter_out\(12)) # ((\debounce_b4|counter_out[0]~1_combout\ & \debounce_b4|Add0~24_combout\)))) # (!\debounce_b4|result~1_combout\ & 
-- (\debounce_b4|counter_out[0]~1_combout\ & ((\debounce_b4|Add0~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debounce_b4|result~1_combout\,
	datab => \debounce_b4|counter_out[0]~1_combout\,
	datac => \debounce_b4|counter_out\(12),
	datad => \debounce_b4|Add0~24_combout\,
	combout => \debounce_b4|counter_out[12]~8_combout\);

-- Location: FF_X31_Y4_N31
\debounce_b4|counter_out[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \debounce_b4|counter_out[12]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debounce_b4|counter_out\(12));

-- Location: LCCOMB_X31_Y4_N6
\debounce_b4|Add0~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce_b4|Add0~26_combout\ = (\debounce_b4|counter_out\(13) & (!\debounce_b4|Add0~25\)) # (!\debounce_b4|counter_out\(13) & ((\debounce_b4|Add0~25\) # (GND)))
-- \debounce_b4|Add0~27\ = CARRY((!\debounce_b4|Add0~25\) # (!\debounce_b4|counter_out\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \debounce_b4|counter_out\(13),
	datad => VCC,
	cin => \debounce_b4|Add0~25\,
	combout => \debounce_b4|Add0~26_combout\,
	cout => \debounce_b4|Add0~27\);

-- Location: LCCOMB_X30_Y4_N6
\debounce_b4|counter_out[13]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce_b4|counter_out[13]~7_combout\ = (\debounce_b4|result~1_combout\ & ((\debounce_b4|counter_out\(13)) # ((\debounce_b4|counter_out[0]~1_combout\ & \debounce_b4|Add0~26_combout\)))) # (!\debounce_b4|result~1_combout\ & 
-- (\debounce_b4|counter_out[0]~1_combout\ & ((\debounce_b4|Add0~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debounce_b4|result~1_combout\,
	datab => \debounce_b4|counter_out[0]~1_combout\,
	datac => \debounce_b4|counter_out\(13),
	datad => \debounce_b4|Add0~26_combout\,
	combout => \debounce_b4|counter_out[13]~7_combout\);

-- Location: FF_X30_Y4_N7
\debounce_b4|counter_out[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \debounce_b4|counter_out[13]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debounce_b4|counter_out\(13));

-- Location: LCCOMB_X31_Y4_N8
\debounce_b4|Add0~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce_b4|Add0~28_combout\ = (\debounce_b4|counter_out\(14) & (\debounce_b4|Add0~27\ $ (GND))) # (!\debounce_b4|counter_out\(14) & (!\debounce_b4|Add0~27\ & VCC))
-- \debounce_b4|Add0~29\ = CARRY((\debounce_b4|counter_out\(14) & !\debounce_b4|Add0~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \debounce_b4|counter_out\(14),
	datad => VCC,
	cin => \debounce_b4|Add0~27\,
	combout => \debounce_b4|Add0~28_combout\,
	cout => \debounce_b4|Add0~29\);

-- Location: LCCOMB_X31_Y4_N28
\debounce_b4|counter_out[14]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce_b4|counter_out[14]~6_combout\ = (\debounce_b4|result~1_combout\ & ((\debounce_b4|counter_out\(14)) # ((\debounce_b4|counter_out[0]~1_combout\ & \debounce_b4|Add0~28_combout\)))) # (!\debounce_b4|result~1_combout\ & 
-- (\debounce_b4|counter_out[0]~1_combout\ & ((\debounce_b4|Add0~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debounce_b4|result~1_combout\,
	datab => \debounce_b4|counter_out[0]~1_combout\,
	datac => \debounce_b4|counter_out\(14),
	datad => \debounce_b4|Add0~28_combout\,
	combout => \debounce_b4|counter_out[14]~6_combout\);

-- Location: FF_X31_Y4_N29
\debounce_b4|counter_out[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \debounce_b4|counter_out[14]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debounce_b4|counter_out\(14));

-- Location: LCCOMB_X31_Y4_N10
\debounce_b4|Add0~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce_b4|Add0~30_combout\ = (\debounce_b4|counter_out\(15) & (!\debounce_b4|Add0~29\)) # (!\debounce_b4|counter_out\(15) & ((\debounce_b4|Add0~29\) # (GND)))
-- \debounce_b4|Add0~31\ = CARRY((!\debounce_b4|Add0~29\) # (!\debounce_b4|counter_out\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \debounce_b4|counter_out\(15),
	datad => VCC,
	cin => \debounce_b4|Add0~29\,
	combout => \debounce_b4|Add0~30_combout\,
	cout => \debounce_b4|Add0~31\);

-- Location: LCCOMB_X30_Y4_N16
\debounce_b4|counter_out[15]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce_b4|counter_out[15]~5_combout\ = (\debounce_b4|result~1_combout\ & ((\debounce_b4|counter_out\(15)) # ((\debounce_b4|Add0~30_combout\ & \debounce_b4|counter_out[0]~1_combout\)))) # (!\debounce_b4|result~1_combout\ & (\debounce_b4|Add0~30_combout\ 
-- & ((\debounce_b4|counter_out[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debounce_b4|result~1_combout\,
	datab => \debounce_b4|Add0~30_combout\,
	datac => \debounce_b4|counter_out\(15),
	datad => \debounce_b4|counter_out[0]~1_combout\,
	combout => \debounce_b4|counter_out[15]~5_combout\);

-- Location: FF_X30_Y4_N17
\debounce_b4|counter_out[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \debounce_b4|counter_out[15]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debounce_b4|counter_out\(15));

-- Location: LCCOMB_X31_Y4_N12
\debounce_b4|Add0~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce_b4|Add0~32_combout\ = (\debounce_b4|counter_out\(16) & (\debounce_b4|Add0~31\ $ (GND))) # (!\debounce_b4|counter_out\(16) & (!\debounce_b4|Add0~31\ & VCC))
-- \debounce_b4|Add0~33\ = CARRY((\debounce_b4|counter_out\(16) & !\debounce_b4|Add0~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \debounce_b4|counter_out\(16),
	datad => VCC,
	cin => \debounce_b4|Add0~31\,
	combout => \debounce_b4|Add0~32_combout\,
	cout => \debounce_b4|Add0~33\);

-- Location: LCCOMB_X30_Y4_N10
\debounce_b4|counter_out[16]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce_b4|counter_out[16]~4_combout\ = (\debounce_b4|result~1_combout\ & ((\debounce_b4|counter_out\(16)) # ((\debounce_b4|counter_out[0]~1_combout\ & \debounce_b4|Add0~32_combout\)))) # (!\debounce_b4|result~1_combout\ & 
-- (\debounce_b4|counter_out[0]~1_combout\ & ((\debounce_b4|Add0~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debounce_b4|result~1_combout\,
	datab => \debounce_b4|counter_out[0]~1_combout\,
	datac => \debounce_b4|counter_out\(16),
	datad => \debounce_b4|Add0~32_combout\,
	combout => \debounce_b4|counter_out[16]~4_combout\);

-- Location: FF_X30_Y4_N11
\debounce_b4|counter_out[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \debounce_b4|counter_out[16]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debounce_b4|counter_out\(16));

-- Location: LCCOMB_X31_Y4_N14
\debounce_b4|Add0~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce_b4|Add0~34_combout\ = (\debounce_b4|counter_out\(17) & (!\debounce_b4|Add0~33\)) # (!\debounce_b4|counter_out\(17) & ((\debounce_b4|Add0~33\) # (GND)))
-- \debounce_b4|Add0~35\ = CARRY((!\debounce_b4|Add0~33\) # (!\debounce_b4|counter_out\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \debounce_b4|counter_out\(17),
	datad => VCC,
	cin => \debounce_b4|Add0~33\,
	combout => \debounce_b4|Add0~34_combout\,
	cout => \debounce_b4|Add0~35\);

-- Location: LCCOMB_X30_Y4_N4
\debounce_b4|counter_out[17]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce_b4|counter_out[17]~3_combout\ = (\debounce_b4|result~1_combout\ & ((\debounce_b4|counter_out\(17)) # ((\debounce_b4|counter_out[0]~1_combout\ & \debounce_b4|Add0~34_combout\)))) # (!\debounce_b4|result~1_combout\ & 
-- (\debounce_b4|counter_out[0]~1_combout\ & ((\debounce_b4|Add0~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debounce_b4|result~1_combout\,
	datab => \debounce_b4|counter_out[0]~1_combout\,
	datac => \debounce_b4|counter_out\(17),
	datad => \debounce_b4|Add0~34_combout\,
	combout => \debounce_b4|counter_out[17]~3_combout\);

-- Location: FF_X30_Y4_N5
\debounce_b4|counter_out[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \debounce_b4|counter_out[17]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debounce_b4|counter_out\(17));

-- Location: LCCOMB_X31_Y4_N16
\debounce_b4|Add0~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce_b4|Add0~36_combout\ = (\debounce_b4|counter_out\(18) & (\debounce_b4|Add0~35\ $ (GND))) # (!\debounce_b4|counter_out\(18) & (!\debounce_b4|Add0~35\ & VCC))
-- \debounce_b4|Add0~37\ = CARRY((\debounce_b4|counter_out\(18) & !\debounce_b4|Add0~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \debounce_b4|counter_out\(18),
	datad => VCC,
	cin => \debounce_b4|Add0~35\,
	combout => \debounce_b4|Add0~36_combout\,
	cout => \debounce_b4|Add0~37\);

-- Location: LCCOMB_X31_Y4_N26
\debounce_b4|counter_out[18]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce_b4|counter_out[18]~2_combout\ = (\debounce_b4|result~1_combout\ & ((\debounce_b4|counter_out\(18)) # ((\debounce_b4|counter_out[0]~1_combout\ & \debounce_b4|Add0~36_combout\)))) # (!\debounce_b4|result~1_combout\ & 
-- (\debounce_b4|counter_out[0]~1_combout\ & ((\debounce_b4|Add0~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debounce_b4|result~1_combout\,
	datab => \debounce_b4|counter_out[0]~1_combout\,
	datac => \debounce_b4|counter_out\(18),
	datad => \debounce_b4|Add0~36_combout\,
	combout => \debounce_b4|counter_out[18]~2_combout\);

-- Location: FF_X31_Y4_N27
\debounce_b4|counter_out[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \debounce_b4|counter_out[18]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debounce_b4|counter_out\(18));

-- Location: LCCOMB_X31_Y4_N18
\debounce_b4|Add0~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce_b4|Add0~38_combout\ = \debounce_b4|Add0~37\ $ (\debounce_b4|counter_out\(19))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \debounce_b4|counter_out\(19),
	cin => \debounce_b4|Add0~37\,
	combout => \debounce_b4|Add0~38_combout\);

-- Location: LCCOMB_X31_Y4_N20
\debounce_b4|counter_out~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce_b4|counter_out~0_combout\ = (\debounce_b4|counter_out\(19) & (\debounce_b4|flipflops\(0) $ ((!\debounce_b4|flipflops\(1))))) # (!\debounce_b4|counter_out\(19) & (\debounce_b4|Add0~38_combout\ & (\debounce_b4|flipflops\(0) $ 
-- (!\debounce_b4|flipflops\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100110010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debounce_b4|flipflops\(0),
	datab => \debounce_b4|flipflops\(1),
	datac => \debounce_b4|counter_out\(19),
	datad => \debounce_b4|Add0~38_combout\,
	combout => \debounce_b4|counter_out~0_combout\);

-- Location: FF_X31_Y4_N21
\debounce_b4|counter_out[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \debounce_b4|counter_out~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debounce_b4|counter_out\(19));

-- Location: LCCOMB_X30_Y5_N28
\debounce_b4|result~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce_b4|result~0_combout\ = (\debounce_b4|flipflops\(1) & ((\debounce_b4|result~q\) # ((\debounce_b4|flipflops\(0) & \debounce_b4|counter_out\(19))))) # (!\debounce_b4|flipflops\(1) & (\debounce_b4|result~q\ & ((\debounce_b4|flipflops\(0)) # 
-- (!\debounce_b4|counter_out\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debounce_b4|flipflops\(1),
	datab => \debounce_b4|flipflops\(0),
	datac => \debounce_b4|result~q\,
	datad => \debounce_b4|counter_out\(19),
	combout => \debounce_b4|result~0_combout\);

-- Location: LCCOMB_X30_Y5_N24
\debounce_b4|result~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce_b4|result~feeder_combout\ = \debounce_b4|result~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \debounce_b4|result~0_combout\,
	combout => \debounce_b4|result~feeder_combout\);

-- Location: FF_X30_Y5_N25
\debounce_b4|result\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \debounce_b4|result~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debounce_b4|result~q\);

-- Location: LCCOMB_X30_Y9_N26
\chave_chave_b4|key~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \chave_chave_b4|key~0_combout\ = !\chave_chave_b4|key~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \chave_chave_b4|key~q\,
	combout => \chave_chave_b4|key~0_combout\);

-- Location: FF_X30_Y9_N27
\chave_chave_b4|key\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debounce_b4|result~q\,
	d => \chave_chave_b4|key~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chave_chave_b4|key~q\);

-- Location: LCCOMB_X30_Y9_N0
\cont|contador_am[10]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|contador_am[10]~3_combout\ = (!\s1~input_o\ & (\s2~input_o\ & (\chave_chave_b4|key~q\ $ (\chave_chave_b3|key~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \s1~input_o\,
	datab => \s2~input_o\,
	datac => \chave_chave_b4|key~q\,
	datad => \chave_chave_b3|key~q\,
	combout => \cont|contador_am[10]~3_combout\);

-- Location: FF_X30_Y9_N17
\cont|contador_am[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cont|clock2Hz|saida~clkctrl_outclk\,
	d => \cont|contador_am~5_combout\,
	ena => \cont|contador_am[10]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cont|contador_am\(8));

-- Location: LCCOMB_X26_Y9_N18
\cont|Add0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Add0~16_combout\ = (\cont|contador_am\(9) & (\cont|Add0~15\ $ (GND))) # (!\cont|contador_am\(9) & ((GND) # (!\cont|Add0~15\)))
-- \cont|Add0~17\ = CARRY((!\cont|Add0~15\) # (!\cont|contador_am\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cont|contador_am\(9),
	datad => VCC,
	cin => \cont|Add0~15\,
	combout => \cont|Add0~16_combout\,
	cout => \cont|Add0~17\);

-- Location: LCCOMB_X29_Y9_N18
\cont|Add1~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Add1~16_combout\ = (\cont|contador_am\(9) & (!\cont|Add1~15\ & VCC)) # (!\cont|contador_am\(9) & (\cont|Add1~15\ $ (GND)))
-- \cont|Add1~17\ = CARRY((!\cont|contador_am\(9) & !\cont|Add1~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cont|contador_am\(9),
	datad => VCC,
	cin => \cont|Add1~15\,
	combout => \cont|Add1~16_combout\,
	cout => \cont|Add1~17\);

-- Location: LCCOMB_X26_Y9_N0
\cont|contador_am~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|contador_am~4_combout\ = (\chave_chave_b3|key~q\ & ((!\cont|Add1~16_combout\))) # (!\chave_chave_b3|key~q\ & (!\cont|Add0~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cont|Add0~16_combout\,
	datac => \chave_chave_b3|key~q\,
	datad => \cont|Add1~16_combout\,
	combout => \cont|contador_am~4_combout\);

-- Location: FF_X26_Y9_N1
\cont|contador_am[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cont|clock2Hz|saida~clkctrl_outclk\,
	d => \cont|contador_am~4_combout\,
	ena => \cont|contador_am[10]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cont|contador_am\(9));

-- Location: LCCOMB_X29_Y9_N20
\cont|Add1~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Add1~18_combout\ = (\cont|contador_am\(10) & (!\cont|Add1~17\)) # (!\cont|contador_am\(10) & ((\cont|Add1~17\) # (GND)))
-- \cont|Add1~19\ = CARRY((!\cont|Add1~17\) # (!\cont|contador_am\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cont|contador_am\(10),
	datad => VCC,
	cin => \cont|Add1~17\,
	combout => \cont|Add1~18_combout\,
	cout => \cont|Add1~19\);

-- Location: LCCOMB_X26_Y9_N20
\cont|Add0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Add0~18_combout\ = (\cont|contador_am\(10) & (\cont|Add0~17\ & VCC)) # (!\cont|contador_am\(10) & (!\cont|Add0~17\))
-- \cont|Add0~19\ = CARRY((!\cont|contador_am\(10) & !\cont|Add0~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cont|contador_am\(10),
	datad => VCC,
	cin => \cont|Add0~17\,
	combout => \cont|Add0~18_combout\,
	cout => \cont|Add0~19\);

-- Location: LCCOMB_X26_Y9_N22
\cont|Add0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Add0~20_combout\ = (\cont|contador_am\(11) & ((GND) # (!\cont|Add0~19\))) # (!\cont|contador_am\(11) & (\cont|Add0~19\ $ (GND)))
-- \cont|Add0~21\ = CARRY((\cont|contador_am\(11)) # (!\cont|Add0~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cont|contador_am\(11),
	datad => VCC,
	cin => \cont|Add0~19\,
	combout => \cont|Add0~20_combout\,
	cout => \cont|Add0~21\);

-- Location: LCCOMB_X29_Y9_N22
\cont|Add1~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Add1~20_combout\ = (\cont|contador_am\(11) & (\cont|Add1~19\ $ (GND))) # (!\cont|contador_am\(11) & (!\cont|Add1~19\ & VCC))
-- \cont|Add1~21\ = CARRY((\cont|contador_am\(11) & !\cont|Add1~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cont|contador_am\(11),
	datad => VCC,
	cin => \cont|Add1~19\,
	combout => \cont|Add1~20_combout\,
	cout => \cont|Add1~21\);

-- Location: LCCOMB_X30_Y9_N12
\cont|contador_am~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|contador_am~16_combout\ = (\chave_chave_b3|key~q\ & ((\cont|Add1~20_combout\))) # (!\chave_chave_b3|key~q\ & (\cont|Add0~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \chave_chave_b3|key~q\,
	datab => \cont|Add0~20_combout\,
	datad => \cont|Add1~20_combout\,
	combout => \cont|contador_am~16_combout\);

-- Location: FF_X30_Y9_N13
\cont|contador_am[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cont|clock2Hz|saida~clkctrl_outclk\,
	d => \cont|contador_am~16_combout\,
	ena => \cont|contador_am[10]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cont|contador_am\(11));

-- Location: LCCOMB_X29_Y9_N24
\cont|Add1~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Add1~22_combout\ = (\cont|contador_am\(12) & (!\cont|Add1~21\)) # (!\cont|contador_am\(12) & ((\cont|Add1~21\) # (GND)))
-- \cont|Add1~23\ = CARRY((!\cont|Add1~21\) # (!\cont|contador_am\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_am\(12),
	datad => VCC,
	cin => \cont|Add1~21\,
	combout => \cont|Add1~22_combout\,
	cout => \cont|Add1~23\);

-- Location: LCCOMB_X26_Y9_N24
\cont|Add0~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Add0~22_combout\ = (\cont|contador_am\(12) & (\cont|Add0~21\ & VCC)) # (!\cont|contador_am\(12) & (!\cont|Add0~21\))
-- \cont|Add0~23\ = CARRY((!\cont|contador_am\(12) & !\cont|Add0~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cont|contador_am\(12),
	datad => VCC,
	cin => \cont|Add0~21\,
	combout => \cont|Add0~22_combout\,
	cout => \cont|Add0~23\);

-- Location: LCCOMB_X30_Y9_N6
\cont|contador_am~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|contador_am~17_combout\ = (\chave_chave_b3|key~q\ & (\cont|Add1~22_combout\)) # (!\chave_chave_b3|key~q\ & ((\cont|Add0~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \chave_chave_b3|key~q\,
	datac => \cont|Add1~22_combout\,
	datad => \cont|Add0~22_combout\,
	combout => \cont|contador_am~17_combout\);

-- Location: FF_X30_Y9_N7
\cont|contador_am[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cont|clock2Hz|saida~clkctrl_outclk\,
	d => \cont|contador_am~17_combout\,
	ena => \cont|contador_am[10]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cont|contador_am\(12));

-- Location: LCCOMB_X29_Y9_N26
\cont|Add1~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Add1~24_combout\ = (\cont|contador_am\(13) & (\cont|Add1~23\ $ (GND))) # (!\cont|contador_am\(13) & (!\cont|Add1~23\ & VCC))
-- \cont|Add1~25\ = CARRY((\cont|contador_am\(13) & !\cont|Add1~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_am\(13),
	datad => VCC,
	cin => \cont|Add1~23\,
	combout => \cont|Add1~24_combout\,
	cout => \cont|Add1~25\);

-- Location: LCCOMB_X26_Y9_N26
\cont|Add0~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Add0~24_combout\ = (\cont|contador_am\(13) & ((GND) # (!\cont|Add0~23\))) # (!\cont|contador_am\(13) & (\cont|Add0~23\ $ (GND)))
-- \cont|Add0~25\ = CARRY((\cont|contador_am\(13)) # (!\cont|Add0~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_am\(13),
	datad => VCC,
	cin => \cont|Add0~23\,
	combout => \cont|Add0~24_combout\,
	cout => \cont|Add0~25\);

-- Location: LCCOMB_X30_Y8_N24
\cont|contador_am~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|contador_am~18_combout\ = (\chave_chave_b3|key~q\ & (\cont|Add1~24_combout\)) # (!\chave_chave_b3|key~q\ & ((\cont|Add0~24_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|Add1~24_combout\,
	datac => \chave_chave_b3|key~q\,
	datad => \cont|Add0~24_combout\,
	combout => \cont|contador_am~18_combout\);

-- Location: FF_X30_Y8_N25
\cont|contador_am[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cont|clock2Hz|saida~clkctrl_outclk\,
	d => \cont|contador_am~18_combout\,
	ena => \cont|contador_am[10]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cont|contador_am\(13));

-- Location: LCCOMB_X29_Y9_N28
\cont|Add1~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Add1~26_combout\ = (\cont|contador_am\(14) & (!\cont|Add1~25\)) # (!\cont|contador_am\(14) & ((\cont|Add1~25\) # (GND)))
-- \cont|Add1~27\ = CARRY((!\cont|Add1~25\) # (!\cont|contador_am\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cont|contador_am\(14),
	datad => VCC,
	cin => \cont|Add1~25\,
	combout => \cont|Add1~26_combout\,
	cout => \cont|Add1~27\);

-- Location: LCCOMB_X26_Y9_N28
\cont|Add0~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Add0~26_combout\ = (\cont|contador_am\(14) & (\cont|Add0~25\ & VCC)) # (!\cont|contador_am\(14) & (!\cont|Add0~25\))
-- \cont|Add0~27\ = CARRY((!\cont|contador_am\(14) & !\cont|Add0~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cont|contador_am\(14),
	datad => VCC,
	cin => \cont|Add0~25\,
	combout => \cont|Add0~26_combout\,
	cout => \cont|Add0~27\);

-- Location: LCCOMB_X30_Y8_N8
\cont|contador_am~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|contador_am~19_combout\ = (\chave_chave_b3|key~q\ & (\cont|Add1~26_combout\)) # (!\chave_chave_b3|key~q\ & ((\cont|Add0~26_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|Add1~26_combout\,
	datac => \chave_chave_b3|key~q\,
	datad => \cont|Add0~26_combout\,
	combout => \cont|contador_am~19_combout\);

-- Location: FF_X30_Y8_N9
\cont|contador_am[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cont|clock2Hz|saida~clkctrl_outclk\,
	d => \cont|contador_am~19_combout\,
	ena => \cont|contador_am[10]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cont|contador_am\(14));

-- Location: LCCOMB_X29_Y9_N30
\cont|Add1~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Add1~28_combout\ = (\cont|contador_am\(15) & (\cont|Add1~27\ $ (GND))) # (!\cont|contador_am\(15) & (!\cont|Add1~27\ & VCC))
-- \cont|Add1~29\ = CARRY((\cont|contador_am\(15) & !\cont|Add1~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_am\(15),
	datad => VCC,
	cin => \cont|Add1~27\,
	combout => \cont|Add1~28_combout\,
	cout => \cont|Add1~29\);

-- Location: LCCOMB_X26_Y9_N30
\cont|Add0~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Add0~28_combout\ = (\cont|contador_am\(15) & ((GND) # (!\cont|Add0~27\))) # (!\cont|contador_am\(15) & (\cont|Add0~27\ $ (GND)))
-- \cont|Add0~29\ = CARRY((\cont|contador_am\(15)) # (!\cont|Add0~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cont|contador_am\(15),
	datad => VCC,
	cin => \cont|Add0~27\,
	combout => \cont|Add0~28_combout\,
	cout => \cont|Add0~29\);

-- Location: LCCOMB_X30_Y9_N20
\cont|contador_am~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|contador_am~20_combout\ = (\chave_chave_b3|key~q\ & (\cont|Add1~28_combout\)) # (!\chave_chave_b3|key~q\ & ((\cont|Add0~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \chave_chave_b3|key~q\,
	datac => \cont|Add1~28_combout\,
	datad => \cont|Add0~28_combout\,
	combout => \cont|contador_am~20_combout\);

-- Location: FF_X30_Y9_N21
\cont|contador_am[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cont|clock2Hz|saida~clkctrl_outclk\,
	d => \cont|contador_am~20_combout\,
	ena => \cont|contador_am[10]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cont|contador_am\(15));

-- Location: LCCOMB_X29_Y8_N0
\cont|Add1~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Add1~30_combout\ = (\cont|contador_am\(16) & (!\cont|Add1~29\)) # (!\cont|contador_am\(16) & ((\cont|Add1~29\) # (GND)))
-- \cont|Add1~31\ = CARRY((!\cont|Add1~29\) # (!\cont|contador_am\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cont|contador_am\(16),
	datad => VCC,
	cin => \cont|Add1~29\,
	combout => \cont|Add1~30_combout\,
	cout => \cont|Add1~31\);

-- Location: LCCOMB_X26_Y8_N0
\cont|Add0~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Add0~30_combout\ = (\cont|contador_am\(16) & (\cont|Add0~29\ & VCC)) # (!\cont|contador_am\(16) & (!\cont|Add0~29\))
-- \cont|Add0~31\ = CARRY((!\cont|contador_am\(16) & !\cont|Add0~29\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_am\(16),
	datad => VCC,
	cin => \cont|Add0~29\,
	combout => \cont|Add0~30_combout\,
	cout => \cont|Add0~31\);

-- Location: LCCOMB_X30_Y8_N26
\cont|contador_am~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|contador_am~21_combout\ = (\chave_chave_b3|key~q\ & (\cont|Add1~30_combout\)) # (!\chave_chave_b3|key~q\ & ((\cont|Add0~30_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|Add1~30_combout\,
	datab => \cont|Add0~30_combout\,
	datac => \chave_chave_b3|key~q\,
	combout => \cont|contador_am~21_combout\);

-- Location: FF_X30_Y8_N27
\cont|contador_am[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cont|clock2Hz|saida~clkctrl_outclk\,
	d => \cont|contador_am~21_combout\,
	ena => \cont|contador_am[10]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cont|contador_am\(16));

-- Location: LCCOMB_X26_Y8_N2
\cont|Add0~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Add0~32_combout\ = (\cont|contador_am\(17) & ((GND) # (!\cont|Add0~31\))) # (!\cont|contador_am\(17) & (\cont|Add0~31\ $ (GND)))
-- \cont|Add0~33\ = CARRY((\cont|contador_am\(17)) # (!\cont|Add0~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_am\(17),
	datad => VCC,
	cin => \cont|Add0~31\,
	combout => \cont|Add0~32_combout\,
	cout => \cont|Add0~33\);

-- Location: LCCOMB_X29_Y8_N2
\cont|Add1~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Add1~32_combout\ = (\cont|contador_am\(17) & (\cont|Add1~31\ $ (GND))) # (!\cont|contador_am\(17) & (!\cont|Add1~31\ & VCC))
-- \cont|Add1~33\ = CARRY((\cont|contador_am\(17) & !\cont|Add1~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cont|contador_am\(17),
	datad => VCC,
	cin => \cont|Add1~31\,
	combout => \cont|Add1~32_combout\,
	cout => \cont|Add1~33\);

-- Location: LCCOMB_X30_Y8_N16
\cont|contador_am~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|contador_am~22_combout\ = (\chave_chave_b3|key~q\ & ((\cont|Add1~32_combout\))) # (!\chave_chave_b3|key~q\ & (\cont|Add0~32_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|Add0~32_combout\,
	datac => \chave_chave_b3|key~q\,
	datad => \cont|Add1~32_combout\,
	combout => \cont|contador_am~22_combout\);

-- Location: FF_X30_Y8_N17
\cont|contador_am[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cont|clock2Hz|saida~clkctrl_outclk\,
	d => \cont|contador_am~22_combout\,
	ena => \cont|contador_am[10]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cont|contador_am\(17));

-- Location: LCCOMB_X29_Y8_N4
\cont|Add1~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Add1~34_combout\ = (\cont|contador_am\(18) & (!\cont|Add1~33\)) # (!\cont|contador_am\(18) & ((\cont|Add1~33\) # (GND)))
-- \cont|Add1~35\ = CARRY((!\cont|Add1~33\) # (!\cont|contador_am\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cont|contador_am\(18),
	datad => VCC,
	cin => \cont|Add1~33\,
	combout => \cont|Add1~34_combout\,
	cout => \cont|Add1~35\);

-- Location: LCCOMB_X26_Y8_N4
\cont|Add0~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Add0~34_combout\ = (\cont|contador_am\(18) & (\cont|Add0~33\ & VCC)) # (!\cont|contador_am\(18) & (!\cont|Add0~33\))
-- \cont|Add0~35\ = CARRY((!\cont|contador_am\(18) & !\cont|Add0~33\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cont|contador_am\(18),
	datad => VCC,
	cin => \cont|Add0~33\,
	combout => \cont|Add0~34_combout\,
	cout => \cont|Add0~35\);

-- Location: LCCOMB_X30_Y8_N28
\cont|contador_am~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|contador_am~23_combout\ = (\chave_chave_b3|key~q\ & (\cont|Add1~34_combout\)) # (!\chave_chave_b3|key~q\ & ((\cont|Add0~34_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cont|Add1~34_combout\,
	datac => \chave_chave_b3|key~q\,
	datad => \cont|Add0~34_combout\,
	combout => \cont|contador_am~23_combout\);

-- Location: FF_X30_Y8_N29
\cont|contador_am[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cont|clock2Hz|saida~clkctrl_outclk\,
	d => \cont|contador_am~23_combout\,
	ena => \cont|contador_am[10]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cont|contador_am\(18));

-- Location: LCCOMB_X26_Y8_N6
\cont|Add0~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Add0~36_combout\ = (\cont|contador_am\(19) & ((GND) # (!\cont|Add0~35\))) # (!\cont|contador_am\(19) & (\cont|Add0~35\ $ (GND)))
-- \cont|Add0~37\ = CARRY((\cont|contador_am\(19)) # (!\cont|Add0~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cont|contador_am\(19),
	datad => VCC,
	cin => \cont|Add0~35\,
	combout => \cont|Add0~36_combout\,
	cout => \cont|Add0~37\);

-- Location: LCCOMB_X29_Y8_N6
\cont|Add1~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Add1~36_combout\ = (\cont|contador_am\(19) & (\cont|Add1~35\ $ (GND))) # (!\cont|contador_am\(19) & (!\cont|Add1~35\ & VCC))
-- \cont|Add1~37\ = CARRY((\cont|contador_am\(19) & !\cont|Add1~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_am\(19),
	datad => VCC,
	cin => \cont|Add1~35\,
	combout => \cont|Add1~36_combout\,
	cout => \cont|Add1~37\);

-- Location: LCCOMB_X30_Y8_N10
\cont|contador_am~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|contador_am~24_combout\ = (\chave_chave_b3|key~q\ & ((\cont|Add1~36_combout\))) # (!\chave_chave_b3|key~q\ & (\cont|Add0~36_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cont|Add0~36_combout\,
	datac => \chave_chave_b3|key~q\,
	datad => \cont|Add1~36_combout\,
	combout => \cont|contador_am~24_combout\);

-- Location: FF_X30_Y8_N11
\cont|contador_am[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cont|clock2Hz|saida~clkctrl_outclk\,
	d => \cont|contador_am~24_combout\,
	ena => \cont|contador_am[10]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cont|contador_am\(19));

-- Location: LCCOMB_X29_Y8_N8
\cont|Add1~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Add1~38_combout\ = (\cont|contador_am\(20) & (!\cont|Add1~37\)) # (!\cont|contador_am\(20) & ((\cont|Add1~37\) # (GND)))
-- \cont|Add1~39\ = CARRY((!\cont|Add1~37\) # (!\cont|contador_am\(20)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_am\(20),
	datad => VCC,
	cin => \cont|Add1~37\,
	combout => \cont|Add1~38_combout\,
	cout => \cont|Add1~39\);

-- Location: LCCOMB_X26_Y8_N8
\cont|Add0~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Add0~38_combout\ = (\cont|contador_am\(20) & (\cont|Add0~37\ & VCC)) # (!\cont|contador_am\(20) & (!\cont|Add0~37\))
-- \cont|Add0~39\ = CARRY((!\cont|contador_am\(20) & !\cont|Add0~37\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_am\(20),
	datad => VCC,
	cin => \cont|Add0~37\,
	combout => \cont|Add0~38_combout\,
	cout => \cont|Add0~39\);

-- Location: LCCOMB_X30_Y8_N20
\cont|contador_am~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|contador_am~25_combout\ = (\chave_chave_b3|key~q\ & (\cont|Add1~38_combout\)) # (!\chave_chave_b3|key~q\ & ((\cont|Add0~38_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cont|Add1~38_combout\,
	datac => \chave_chave_b3|key~q\,
	datad => \cont|Add0~38_combout\,
	combout => \cont|contador_am~25_combout\);

-- Location: FF_X30_Y8_N21
\cont|contador_am[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cont|clock2Hz|saida~clkctrl_outclk\,
	d => \cont|contador_am~25_combout\,
	ena => \cont|contador_am[10]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cont|contador_am\(20));

-- Location: LCCOMB_X29_Y8_N10
\cont|Add1~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Add1~40_combout\ = (\cont|contador_am\(21) & (\cont|Add1~39\ $ (GND))) # (!\cont|contador_am\(21) & (!\cont|Add1~39\ & VCC))
-- \cont|Add1~41\ = CARRY((\cont|contador_am\(21) & !\cont|Add1~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cont|contador_am\(21),
	datad => VCC,
	cin => \cont|Add1~39\,
	combout => \cont|Add1~40_combout\,
	cout => \cont|Add1~41\);

-- Location: LCCOMB_X26_Y8_N10
\cont|Add0~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Add0~40_combout\ = (\cont|contador_am\(21) & ((GND) # (!\cont|Add0~39\))) # (!\cont|contador_am\(21) & (\cont|Add0~39\ $ (GND)))
-- \cont|Add0~41\ = CARRY((\cont|contador_am\(21)) # (!\cont|Add0~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_am\(21),
	datad => VCC,
	cin => \cont|Add0~39\,
	combout => \cont|Add0~40_combout\,
	cout => \cont|Add0~41\);

-- Location: LCCOMB_X30_Y8_N22
\cont|contador_am~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|contador_am~26_combout\ = (\chave_chave_b3|key~q\ & (\cont|Add1~40_combout\)) # (!\chave_chave_b3|key~q\ & ((\cont|Add0~40_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|Add1~40_combout\,
	datac => \chave_chave_b3|key~q\,
	datad => \cont|Add0~40_combout\,
	combout => \cont|contador_am~26_combout\);

-- Location: FF_X30_Y8_N23
\cont|contador_am[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cont|clock2Hz|saida~clkctrl_outclk\,
	d => \cont|contador_am~26_combout\,
	ena => \cont|contador_am[10]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cont|contador_am\(21));

-- Location: LCCOMB_X29_Y8_N12
\cont|Add1~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Add1~42_combout\ = (\cont|contador_am\(22) & (!\cont|Add1~41\)) # (!\cont|contador_am\(22) & ((\cont|Add1~41\) # (GND)))
-- \cont|Add1~43\ = CARRY((!\cont|Add1~41\) # (!\cont|contador_am\(22)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cont|contador_am\(22),
	datad => VCC,
	cin => \cont|Add1~41\,
	combout => \cont|Add1~42_combout\,
	cout => \cont|Add1~43\);

-- Location: LCCOMB_X26_Y8_N12
\cont|Add0~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Add0~42_combout\ = (\cont|contador_am\(22) & (\cont|Add0~41\ & VCC)) # (!\cont|contador_am\(22) & (!\cont|Add0~41\))
-- \cont|Add0~43\ = CARRY((!\cont|contador_am\(22) & !\cont|Add0~41\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_am\(22),
	datad => VCC,
	cin => \cont|Add0~41\,
	combout => \cont|Add0~42_combout\,
	cout => \cont|Add0~43\);

-- Location: LCCOMB_X30_Y9_N14
\cont|contador_am~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|contador_am~27_combout\ = (\chave_chave_b3|key~q\ & (\cont|Add1~42_combout\)) # (!\chave_chave_b3|key~q\ & ((\cont|Add0~42_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \chave_chave_b3|key~q\,
	datac => \cont|Add1~42_combout\,
	datad => \cont|Add0~42_combout\,
	combout => \cont|contador_am~27_combout\);

-- Location: FF_X30_Y9_N15
\cont|contador_am[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cont|clock2Hz|saida~clkctrl_outclk\,
	d => \cont|contador_am~27_combout\,
	ena => \cont|contador_am[10]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cont|contador_am\(22));

-- Location: LCCOMB_X29_Y8_N14
\cont|Add1~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Add1~44_combout\ = (\cont|contador_am\(23) & (\cont|Add1~43\ $ (GND))) # (!\cont|contador_am\(23) & (!\cont|Add1~43\ & VCC))
-- \cont|Add1~45\ = CARRY((\cont|contador_am\(23) & !\cont|Add1~43\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cont|contador_am\(23),
	datad => VCC,
	cin => \cont|Add1~43\,
	combout => \cont|Add1~44_combout\,
	cout => \cont|Add1~45\);

-- Location: LCCOMB_X26_Y8_N14
\cont|Add0~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Add0~44_combout\ = (\cont|contador_am\(23) & ((GND) # (!\cont|Add0~43\))) # (!\cont|contador_am\(23) & (\cont|Add0~43\ $ (GND)))
-- \cont|Add0~45\ = CARRY((\cont|contador_am\(23)) # (!\cont|Add0~43\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cont|contador_am\(23),
	datad => VCC,
	cin => \cont|Add0~43\,
	combout => \cont|Add0~44_combout\,
	cout => \cont|Add0~45\);

-- Location: LCCOMB_X30_Y9_N24
\cont|contador_am~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|contador_am~28_combout\ = (\chave_chave_b3|key~q\ & (\cont|Add1~44_combout\)) # (!\chave_chave_b3|key~q\ & ((\cont|Add0~44_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \chave_chave_b3|key~q\,
	datac => \cont|Add1~44_combout\,
	datad => \cont|Add0~44_combout\,
	combout => \cont|contador_am~28_combout\);

-- Location: FF_X30_Y9_N25
\cont|contador_am[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cont|clock2Hz|saida~clkctrl_outclk\,
	d => \cont|contador_am~28_combout\,
	ena => \cont|contador_am[10]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cont|contador_am\(23));

-- Location: LCCOMB_X29_Y8_N16
\cont|Add1~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Add1~46_combout\ = (\cont|contador_am\(24) & (!\cont|Add1~45\)) # (!\cont|contador_am\(24) & ((\cont|Add1~45\) # (GND)))
-- \cont|Add1~47\ = CARRY((!\cont|Add1~45\) # (!\cont|contador_am\(24)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cont|contador_am\(24),
	datad => VCC,
	cin => \cont|Add1~45\,
	combout => \cont|Add1~46_combout\,
	cout => \cont|Add1~47\);

-- Location: LCCOMB_X26_Y8_N16
\cont|Add0~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Add0~46_combout\ = (\cont|contador_am\(24) & (\cont|Add0~45\ & VCC)) # (!\cont|contador_am\(24) & (!\cont|Add0~45\))
-- \cont|Add0~47\ = CARRY((!\cont|contador_am\(24) & !\cont|Add0~45\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_am\(24),
	datad => VCC,
	cin => \cont|Add0~45\,
	combout => \cont|Add0~46_combout\,
	cout => \cont|Add0~47\);

-- Location: LCCOMB_X30_Y9_N30
\cont|contador_am~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|contador_am~29_combout\ = (\chave_chave_b3|key~q\ & (\cont|Add1~46_combout\)) # (!\chave_chave_b3|key~q\ & ((\cont|Add0~46_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \chave_chave_b3|key~q\,
	datac => \cont|Add1~46_combout\,
	datad => \cont|Add0~46_combout\,
	combout => \cont|contador_am~29_combout\);

-- Location: FF_X30_Y9_N31
\cont|contador_am[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cont|clock2Hz|saida~clkctrl_outclk\,
	d => \cont|contador_am~29_combout\,
	ena => \cont|contador_am[10]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cont|contador_am\(24));

-- Location: LCCOMB_X29_Y8_N18
\cont|Add1~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Add1~48_combout\ = (\cont|contador_am\(25) & (\cont|Add1~47\ $ (GND))) # (!\cont|contador_am\(25) & (!\cont|Add1~47\ & VCC))
-- \cont|Add1~49\ = CARRY((\cont|contador_am\(25) & !\cont|Add1~47\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_am\(25),
	datad => VCC,
	cin => \cont|Add1~47\,
	combout => \cont|Add1~48_combout\,
	cout => \cont|Add1~49\);

-- Location: LCCOMB_X26_Y8_N18
\cont|Add0~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Add0~48_combout\ = (\cont|contador_am\(25) & ((GND) # (!\cont|Add0~47\))) # (!\cont|contador_am\(25) & (\cont|Add0~47\ $ (GND)))
-- \cont|Add0~49\ = CARRY((\cont|contador_am\(25)) # (!\cont|Add0~47\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_am\(25),
	datad => VCC,
	cin => \cont|Add0~47\,
	combout => \cont|Add0~48_combout\,
	cout => \cont|Add0~49\);

-- Location: LCCOMB_X30_Y9_N28
\cont|contador_am~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|contador_am~30_combout\ = (\chave_chave_b3|key~q\ & (\cont|Add1~48_combout\)) # (!\chave_chave_b3|key~q\ & ((\cont|Add0~48_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \chave_chave_b3|key~q\,
	datac => \cont|Add1~48_combout\,
	datad => \cont|Add0~48_combout\,
	combout => \cont|contador_am~30_combout\);

-- Location: FF_X30_Y9_N29
\cont|contador_am[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cont|clock2Hz|saida~clkctrl_outclk\,
	d => \cont|contador_am~30_combout\,
	ena => \cont|contador_am[10]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cont|contador_am\(25));

-- Location: LCCOMB_X29_Y8_N20
\cont|Add1~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Add1~50_combout\ = (\cont|contador_am\(26) & (!\cont|Add1~49\)) # (!\cont|contador_am\(26) & ((\cont|Add1~49\) # (GND)))
-- \cont|Add1~51\ = CARRY((!\cont|Add1~49\) # (!\cont|contador_am\(26)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_am\(26),
	datad => VCC,
	cin => \cont|Add1~49\,
	combout => \cont|Add1~50_combout\,
	cout => \cont|Add1~51\);

-- Location: LCCOMB_X26_Y8_N20
\cont|Add0~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Add0~50_combout\ = (\cont|contador_am\(26) & (\cont|Add0~49\ & VCC)) # (!\cont|contador_am\(26) & (!\cont|Add0~49\))
-- \cont|Add0~51\ = CARRY((!\cont|contador_am\(26) & !\cont|Add0~49\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cont|contador_am\(26),
	datad => VCC,
	cin => \cont|Add0~49\,
	combout => \cont|Add0~50_combout\,
	cout => \cont|Add0~51\);

-- Location: LCCOMB_X30_Y8_N4
\cont|contador_am~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|contador_am~31_combout\ = (\chave_chave_b3|key~q\ & (\cont|Add1~50_combout\)) # (!\chave_chave_b3|key~q\ & ((\cont|Add0~50_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|Add1~50_combout\,
	datac => \chave_chave_b3|key~q\,
	datad => \cont|Add0~50_combout\,
	combout => \cont|contador_am~31_combout\);

-- Location: FF_X30_Y8_N5
\cont|contador_am[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cont|clock2Hz|saida~clkctrl_outclk\,
	d => \cont|contador_am~31_combout\,
	ena => \cont|contador_am[10]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cont|contador_am\(26));

-- Location: LCCOMB_X29_Y8_N22
\cont|Add1~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Add1~52_combout\ = (\cont|contador_am\(27) & (\cont|Add1~51\ $ (GND))) # (!\cont|contador_am\(27) & (!\cont|Add1~51\ & VCC))
-- \cont|Add1~53\ = CARRY((\cont|contador_am\(27) & !\cont|Add1~51\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_am\(27),
	datad => VCC,
	cin => \cont|Add1~51\,
	combout => \cont|Add1~52_combout\,
	cout => \cont|Add1~53\);

-- Location: LCCOMB_X26_Y8_N22
\cont|Add0~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Add0~52_combout\ = (\cont|contador_am\(27) & ((GND) # (!\cont|Add0~51\))) # (!\cont|contador_am\(27) & (\cont|Add0~51\ $ (GND)))
-- \cont|Add0~53\ = CARRY((\cont|contador_am\(27)) # (!\cont|Add0~51\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_am\(27),
	datad => VCC,
	cin => \cont|Add0~51\,
	combout => \cont|Add0~52_combout\,
	cout => \cont|Add0~53\);

-- Location: LCCOMB_X30_Y8_N6
\cont|contador_am~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|contador_am~32_combout\ = (\chave_chave_b3|key~q\ & (\cont|Add1~52_combout\)) # (!\chave_chave_b3|key~q\ & ((\cont|Add0~52_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cont|Add1~52_combout\,
	datac => \chave_chave_b3|key~q\,
	datad => \cont|Add0~52_combout\,
	combout => \cont|contador_am~32_combout\);

-- Location: FF_X30_Y8_N7
\cont|contador_am[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cont|clock2Hz|saida~clkctrl_outclk\,
	d => \cont|contador_am~32_combout\,
	ena => \cont|contador_am[10]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cont|contador_am\(27));

-- Location: LCCOMB_X29_Y8_N24
\cont|Add1~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Add1~54_combout\ = (\cont|contador_am\(28) & (!\cont|Add1~53\)) # (!\cont|contador_am\(28) & ((\cont|Add1~53\) # (GND)))
-- \cont|Add1~55\ = CARRY((!\cont|Add1~53\) # (!\cont|contador_am\(28)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cont|contador_am\(28),
	datad => VCC,
	cin => \cont|Add1~53\,
	combout => \cont|Add1~54_combout\,
	cout => \cont|Add1~55\);

-- Location: LCCOMB_X26_Y8_N24
\cont|Add0~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Add0~54_combout\ = (\cont|contador_am\(28) & (\cont|Add0~53\ & VCC)) # (!\cont|contador_am\(28) & (!\cont|Add0~53\))
-- \cont|Add0~55\ = CARRY((!\cont|contador_am\(28) & !\cont|Add0~53\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cont|contador_am\(28),
	datad => VCC,
	cin => \cont|Add0~53\,
	combout => \cont|Add0~54_combout\,
	cout => \cont|Add0~55\);

-- Location: LCCOMB_X25_Y8_N6
\cont|contador_am~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|contador_am~33_combout\ = (\chave_chave_b3|key~q\ & (\cont|Add1~54_combout\)) # (!\chave_chave_b3|key~q\ & ((\cont|Add0~54_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \chave_chave_b3|key~q\,
	datac => \cont|Add1~54_combout\,
	datad => \cont|Add0~54_combout\,
	combout => \cont|contador_am~33_combout\);

-- Location: FF_X25_Y8_N7
\cont|contador_am[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cont|clock2Hz|saida~clkctrl_outclk\,
	d => \cont|contador_am~33_combout\,
	ena => \cont|contador_am[10]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cont|contador_am\(28));

-- Location: LCCOMB_X29_Y8_N26
\cont|Add1~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Add1~56_combout\ = (\cont|contador_am\(29) & (\cont|Add1~55\ $ (GND))) # (!\cont|contador_am\(29) & (!\cont|Add1~55\ & VCC))
-- \cont|Add1~57\ = CARRY((\cont|contador_am\(29) & !\cont|Add1~55\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_am\(29),
	datad => VCC,
	cin => \cont|Add1~55\,
	combout => \cont|Add1~56_combout\,
	cout => \cont|Add1~57\);

-- Location: LCCOMB_X26_Y8_N26
\cont|Add0~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Add0~56_combout\ = (\cont|contador_am\(29) & ((GND) # (!\cont|Add0~55\))) # (!\cont|contador_am\(29) & (\cont|Add0~55\ $ (GND)))
-- \cont|Add0~57\ = CARRY((\cont|contador_am\(29)) # (!\cont|Add0~55\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_am\(29),
	datad => VCC,
	cin => \cont|Add0~55\,
	combout => \cont|Add0~56_combout\,
	cout => \cont|Add0~57\);

-- Location: LCCOMB_X25_Y8_N24
\cont|contador_am~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|contador_am~34_combout\ = (\chave_chave_b3|key~q\ & (\cont|Add1~56_combout\)) # (!\chave_chave_b3|key~q\ & ((\cont|Add0~56_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \chave_chave_b3|key~q\,
	datac => \cont|Add1~56_combout\,
	datad => \cont|Add0~56_combout\,
	combout => \cont|contador_am~34_combout\);

-- Location: FF_X25_Y8_N25
\cont|contador_am[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cont|clock2Hz|saida~clkctrl_outclk\,
	d => \cont|contador_am~34_combout\,
	ena => \cont|contador_am[10]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cont|contador_am\(29));

-- Location: LCCOMB_X26_Y8_N28
\cont|Add0~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Add0~58_combout\ = (\cont|contador_am\(30) & (\cont|Add0~57\ & VCC)) # (!\cont|contador_am\(30) & (!\cont|Add0~57\))
-- \cont|Add0~59\ = CARRY((!\cont|contador_am\(30) & !\cont|Add0~57\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_am\(30),
	datad => VCC,
	cin => \cont|Add0~57\,
	combout => \cont|Add0~58_combout\,
	cout => \cont|Add0~59\);

-- Location: LCCOMB_X29_Y8_N28
\cont|Add1~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Add1~58_combout\ = (\cont|contador_am\(30) & (!\cont|Add1~57\)) # (!\cont|contador_am\(30) & ((\cont|Add1~57\) # (GND)))
-- \cont|Add1~59\ = CARRY((!\cont|Add1~57\) # (!\cont|contador_am\(30)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_am\(30),
	datad => VCC,
	cin => \cont|Add1~57\,
	combout => \cont|Add1~58_combout\,
	cout => \cont|Add1~59\);

-- Location: LCCOMB_X25_Y8_N12
\cont|contador_am~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|contador_am~35_combout\ = (\chave_chave_b3|key~q\ & ((\cont|Add1~58_combout\))) # (!\chave_chave_b3|key~q\ & (\cont|Add0~58_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cont|Add0~58_combout\,
	datac => \chave_chave_b3|key~q\,
	datad => \cont|Add1~58_combout\,
	combout => \cont|contador_am~35_combout\);

-- Location: FF_X25_Y8_N13
\cont|contador_am[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cont|clock2Hz|saida~clkctrl_outclk\,
	d => \cont|contador_am~35_combout\,
	ena => \cont|contador_am[10]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cont|contador_am\(30));

-- Location: LCCOMB_X29_Y8_N30
\cont|Add1~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Add1~60_combout\ = \cont|Add1~59\ $ (!\cont|contador_am\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \cont|contador_am\(31),
	cin => \cont|Add1~59\,
	combout => \cont|Add1~60_combout\);

-- Location: LCCOMB_X26_Y8_N30
\cont|Add0~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Add0~60_combout\ = \cont|Add0~59\ $ (\cont|contador_am\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \cont|contador_am\(31),
	cin => \cont|Add0~59\,
	combout => \cont|Add0~60_combout\);

-- Location: LCCOMB_X25_Y8_N14
\cont|contador_am~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|contador_am~36_combout\ = (\chave_chave_b3|key~q\ & (\cont|Add1~60_combout\)) # (!\chave_chave_b3|key~q\ & ((\cont|Add0~60_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \chave_chave_b3|key~q\,
	datac => \cont|Add1~60_combout\,
	datad => \cont|Add0~60_combout\,
	combout => \cont|contador_am~36_combout\);

-- Location: FF_X25_Y8_N15
\cont|contador_am[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cont|clock2Hz|saida~clkctrl_outclk\,
	d => \cont|contador_am~36_combout\,
	ena => \cont|contador_am[10]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cont|contador_am\(31));

-- Location: LCCOMB_X25_Y8_N0
\cont|Equal0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Equal0~7_combout\ = (!\cont|contador_am\(31) & !\cont|contador_am\(30))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|contador_am\(31),
	datad => \cont|contador_am\(30),
	combout => \cont|Equal0~7_combout\);

-- Location: LCCOMB_X30_Y9_N18
\cont|Equal0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Equal0~5_combout\ = (!\cont|contador_am\(24) & (!\cont|contador_am\(25) & (!\cont|contador_am\(22) & !\cont|contador_am\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_am\(24),
	datab => \cont|contador_am\(25),
	datac => \cont|contador_am\(22),
	datad => \cont|contador_am\(23),
	combout => \cont|Equal0~5_combout\);

-- Location: LCCOMB_X25_Y8_N22
\cont|Equal0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Equal0~6_combout\ = (!\cont|contador_am\(28) & (!\cont|contador_am\(29) & (!\cont|contador_am\(27) & !\cont|contador_am\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_am\(28),
	datab => \cont|contador_am\(29),
	datac => \cont|contador_am\(27),
	datad => \cont|contador_am\(26),
	combout => \cont|Equal0~6_combout\);

-- Location: LCCOMB_X30_Y8_N12
\cont|Equal0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Equal0~3_combout\ = (!\cont|contador_am\(19) & (!\cont|contador_am\(20) & (!\cont|contador_am\(21) & !\cont|contador_am\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_am\(19),
	datab => \cont|contador_am\(20),
	datac => \cont|contador_am\(21),
	datad => \cont|contador_am\(18),
	combout => \cont|Equal0~3_combout\);

-- Location: LCCOMB_X30_Y8_N2
\cont|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Equal0~0_combout\ = (!\cont|contador_am\(1) & (!\cont|contador_am\(5) & (!\cont|contador_am\(8) & !\cont|contador_am\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_am\(1),
	datab => \cont|contador_am\(5),
	datac => \cont|contador_am\(8),
	datad => \cont|contador_am\(7),
	combout => \cont|Equal0~0_combout\);

-- Location: LCCOMB_X30_Y8_N14
\cont|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Equal0~2_combout\ = (!\cont|contador_am\(16) & (!\cont|contador_am\(17) & (!\cont|contador_am\(14) & !\cont|contador_am\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_am\(16),
	datab => \cont|contador_am\(17),
	datac => \cont|contador_am\(14),
	datad => \cont|contador_am\(15),
	combout => \cont|Equal0~2_combout\);

-- Location: LCCOMB_X30_Y8_N18
\cont|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Equal0~1_combout\ = (!\cont|contador_am\(12) & (!\cont|contador_am\(13) & (!\cont|contador_am\(11) & !\cont|contador_am\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_am\(12),
	datab => \cont|contador_am\(13),
	datac => \cont|contador_am\(11),
	datad => \cont|contador_am\(9),
	combout => \cont|Equal0~1_combout\);

-- Location: LCCOMB_X30_Y8_N30
\cont|Equal0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Equal0~4_combout\ = (\cont|Equal0~3_combout\ & (\cont|Equal0~0_combout\ & (\cont|Equal0~2_combout\ & \cont|Equal0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|Equal0~3_combout\,
	datab => \cont|Equal0~0_combout\,
	datac => \cont|Equal0~2_combout\,
	datad => \cont|Equal0~1_combout\,
	combout => \cont|Equal0~4_combout\);

-- Location: LCCOMB_X28_Y9_N6
\cont|Equal0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Equal0~8_combout\ = (\cont|Equal0~7_combout\ & (\cont|Equal0~5_combout\ & (\cont|Equal0~6_combout\ & \cont|Equal0~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|Equal0~7_combout\,
	datab => \cont|Equal0~5_combout\,
	datac => \cont|Equal0~6_combout\,
	datad => \cont|Equal0~4_combout\,
	combout => \cont|Equal0~8_combout\);

-- Location: LCCOMB_X28_Y9_N12
\cont|Equal0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Equal0~9_combout\ = (!\cont|contador_am\(6) & (!\cont|contador_am\(2) & (!\cont|contador_am\(4) & !\cont|contador_am\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_am\(6),
	datab => \cont|contador_am\(2),
	datac => \cont|contador_am\(4),
	datad => \cont|contador_am\(3),
	combout => \cont|Equal0~9_combout\);

-- Location: LCCOMB_X28_Y9_N10
\cont|contador_am~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|contador_am~0_combout\ = (\cont|Add0~18_combout\) # ((\cont|Equal0~8_combout\ & (!\cont|contador_am\(10) & \cont|Equal0~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|Equal0~8_combout\,
	datab => \cont|contador_am\(10),
	datac => \cont|Equal0~9_combout\,
	datad => \cont|Add0~18_combout\,
	combout => \cont|contador_am~0_combout\);

-- Location: LCCOMB_X28_Y9_N28
\cont|contador_am~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|contador_am~2_combout\ = (!\cont|contador_am[31]~1_combout\ & ((\chave_chave_b3|key~q\ & (\cont|Add1~18_combout\)) # (!\chave_chave_b3|key~q\ & ((\cont|contador_am~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|Add1~18_combout\,
	datab => \cont|contador_am[31]~1_combout\,
	datac => \chave_chave_b3|key~q\,
	datad => \cont|contador_am~0_combout\,
	combout => \cont|contador_am~2_combout\);

-- Location: FF_X28_Y9_N29
\cont|contador_am[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cont|clock2Hz|saida~clkctrl_outclk\,
	d => \cont|contador_am~2_combout\,
	ena => \cont|contador_am[10]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cont|contador_am\(10));

-- Location: LCCOMB_X28_Y9_N4
\cont|Equal1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Equal1~0_combout\ = (\cont|contador_am\(6) & (\cont|contador_am\(2) & (\cont|contador_am\(4) & \cont|contador_am\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_am\(6),
	datab => \cont|contador_am\(2),
	datac => \cont|contador_am\(4),
	datad => \cont|contador_am\(3),
	combout => \cont|Equal1~0_combout\);

-- Location: LCCOMB_X28_Y9_N18
\cont|contador_am[31]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|contador_am[31]~1_combout\ = (\chave_chave_b3|key~q\ & (\cont|contador_am\(10) & (\cont|Equal1~0_combout\ & \cont|Equal0~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \chave_chave_b3|key~q\,
	datab => \cont|contador_am\(10),
	datac => \cont|Equal1~0_combout\,
	datad => \cont|Equal0~8_combout\,
	combout => \cont|contador_am[31]~1_combout\);

-- Location: LCCOMB_X26_Y9_N2
\cont|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Add0~0_combout\ = \cont|contador_am\(1) $ (VCC)
-- \cont|Add0~1\ = CARRY(\cont|contador_am\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_am\(1),
	datad => VCC,
	combout => \cont|Add0~0_combout\,
	cout => \cont|Add0~1\);

-- Location: LCCOMB_X29_Y9_N2
\cont|Add1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Add1~0_combout\ = \cont|contador_am\(1) $ (VCC)
-- \cont|Add1~1\ = CARRY(\cont|contador_am\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cont|contador_am\(1),
	datad => VCC,
	combout => \cont|Add1~0_combout\,
	cout => \cont|Add1~1\);

-- Location: LCCOMB_X28_Y9_N2
\cont|Equal0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Equal0~10_combout\ = (\cont|Equal0~9_combout\ & (!\cont|contador_am\(10) & \cont|Equal0~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|Equal0~9_combout\,
	datab => \cont|contador_am\(10),
	datad => \cont|Equal0~8_combout\,
	combout => \cont|Equal0~10_combout\);

-- Location: LCCOMB_X28_Y9_N0
\cont|contador_am~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|contador_am~14_combout\ = (\chave_chave_b3|key~q\ & (((\cont|Add1~0_combout\)))) # (!\chave_chave_b3|key~q\ & (\cont|Add0~0_combout\ & ((!\cont|Equal0~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|Add0~0_combout\,
	datab => \chave_chave_b3|key~q\,
	datac => \cont|Add1~0_combout\,
	datad => \cont|Equal0~10_combout\,
	combout => \cont|contador_am~14_combout\);

-- Location: LCCOMB_X30_Y9_N8
\cont|contador_am~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|contador_am~15_combout\ = (!\cont|contador_am[31]~1_combout\ & \cont|contador_am~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cont|contador_am[31]~1_combout\,
	datad => \cont|contador_am~14_combout\,
	combout => \cont|contador_am~15_combout\);

-- Location: FF_X30_Y9_N9
\cont|contador_am[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cont|clock2Hz|saida~clkctrl_outclk\,
	d => \cont|contador_am~15_combout\,
	ena => \cont|contador_am[10]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cont|contador_am\(1));

-- Location: LCCOMB_X29_Y9_N4
\cont|Add1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Add1~2_combout\ = (\cont|contador_am\(2) & ((\cont|Add1~1\) # (GND))) # (!\cont|contador_am\(2) & (!\cont|Add1~1\))
-- \cont|Add1~3\ = CARRY((\cont|contador_am\(2)) # (!\cont|Add1~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_am\(2),
	datad => VCC,
	cin => \cont|Add1~1\,
	combout => \cont|Add1~2_combout\,
	cout => \cont|Add1~3\);

-- Location: LCCOMB_X28_Y9_N30
\cont|Equal1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Equal1~1_combout\ = (\cont|Equal0~8_combout\ & (\cont|contador_am\(10) & \cont|Equal1~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|Equal0~8_combout\,
	datab => \cont|contador_am\(10),
	datad => \cont|Equal1~0_combout\,
	combout => \cont|Equal1~1_combout\);

-- Location: LCCOMB_X26_Y9_N4
\cont|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Add0~2_combout\ = (\cont|contador_am\(2) & (!\cont|Add0~1\)) # (!\cont|contador_am\(2) & (\cont|Add0~1\ & VCC))
-- \cont|Add0~3\ = CARRY((\cont|contador_am\(2) & !\cont|Add0~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_am\(2),
	datad => VCC,
	cin => \cont|Add0~1\,
	combout => \cont|Add0~2_combout\,
	cout => \cont|Add0~3\);

-- Location: LCCOMB_X28_Y9_N16
\cont|contador_am~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|contador_am~13_combout\ = (\chave_chave_b3|key~q\ & (!\cont|Add1~2_combout\ & (!\cont|Equal1~1_combout\))) # (!\chave_chave_b3|key~q\ & (((!\cont|Add0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|Add1~2_combout\,
	datab => \chave_chave_b3|key~q\,
	datac => \cont|Equal1~1_combout\,
	datad => \cont|Add0~2_combout\,
	combout => \cont|contador_am~13_combout\);

-- Location: FF_X28_Y9_N17
\cont|contador_am[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cont|clock2Hz|saida~clkctrl_outclk\,
	d => \cont|contador_am~13_combout\,
	ena => \cont|contador_am[10]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cont|contador_am\(2));

-- Location: LCCOMB_X29_Y9_N6
\cont|Add1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Add1~4_combout\ = (\cont|contador_am\(3) & (\cont|Add1~3\ $ (GND))) # (!\cont|contador_am\(3) & ((GND) # (!\cont|Add1~3\)))
-- \cont|Add1~5\ = CARRY((!\cont|Add1~3\) # (!\cont|contador_am\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_am\(3),
	datad => VCC,
	cin => \cont|Add1~3\,
	combout => \cont|Add1~4_combout\,
	cout => \cont|Add1~5\);

-- Location: LCCOMB_X26_Y9_N6
\cont|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Add0~4_combout\ = (\cont|contador_am\(3) & (!\cont|Add0~3\ & VCC)) # (!\cont|contador_am\(3) & (\cont|Add0~3\ $ (GND)))
-- \cont|Add0~5\ = CARRY((!\cont|contador_am\(3) & !\cont|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_am\(3),
	datad => VCC,
	cin => \cont|Add0~3\,
	combout => \cont|Add0~4_combout\,
	cout => \cont|Add0~5\);

-- Location: LCCOMB_X25_Y9_N2
\cont|contador_am~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|contador_am~12_combout\ = (\chave_chave_b3|key~q\ & (!\cont|Add1~4_combout\)) # (!\chave_chave_b3|key~q\ & ((!\cont|Add0~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|Add1~4_combout\,
	datab => \chave_chave_b3|key~q\,
	datad => \cont|Add0~4_combout\,
	combout => \cont|contador_am~12_combout\);

-- Location: FF_X26_Y9_N23
\cont|contador_am[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cont|clock2Hz|saida~clkctrl_outclk\,
	asdata => \cont|contador_am~12_combout\,
	sload => VCC,
	ena => \cont|contador_am[10]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cont|contador_am\(3));

-- Location: LCCOMB_X29_Y9_N8
\cont|Add1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Add1~6_combout\ = (\cont|contador_am\(4) & ((\cont|Add1~5\) # (GND))) # (!\cont|contador_am\(4) & (!\cont|Add1~5\))
-- \cont|Add1~7\ = CARRY((\cont|contador_am\(4)) # (!\cont|Add1~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cont|contador_am\(4),
	datad => VCC,
	cin => \cont|Add1~5\,
	combout => \cont|Add1~6_combout\,
	cout => \cont|Add1~7\);

-- Location: LCCOMB_X26_Y9_N8
\cont|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Add0~6_combout\ = (\cont|contador_am\(4) & (!\cont|Add0~5\)) # (!\cont|contador_am\(4) & (\cont|Add0~5\ & VCC))
-- \cont|Add0~7\ = CARRY((\cont|contador_am\(4) & !\cont|Add0~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cont|contador_am\(4),
	datad => VCC,
	cin => \cont|Add0~5\,
	combout => \cont|Add0~6_combout\,
	cout => \cont|Add0~7\);

-- Location: LCCOMB_X28_Y9_N8
\cont|contador_am~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|contador_am~10_combout\ = (!\chave_chave_b3|key~q\ & (\cont|Add0~6_combout\ & !\cont|Equal0~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \chave_chave_b3|key~q\,
	datac => \cont|Add0~6_combout\,
	datad => \cont|Equal0~10_combout\,
	combout => \cont|contador_am~10_combout\);

-- Location: LCCOMB_X29_Y9_N0
\cont|contador_am~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|contador_am~11_combout\ = (!\cont|contador_am~10_combout\ & (((!\cont|Add1~6_combout\ & !\cont|Equal1~1_combout\)) # (!\chave_chave_b3|key~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \chave_chave_b3|key~q\,
	datab => \cont|Add1~6_combout\,
	datac => \cont|contador_am~10_combout\,
	datad => \cont|Equal1~1_combout\,
	combout => \cont|contador_am~11_combout\);

-- Location: FF_X29_Y9_N1
\cont|contador_am[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cont|clock2Hz|saida~clkctrl_outclk\,
	d => \cont|contador_am~11_combout\,
	ena => \cont|contador_am[10]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cont|contador_am\(4));

-- Location: LCCOMB_X29_Y9_N10
\cont|Add1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Add1~8_combout\ = (\cont|contador_am\(5) & (\cont|Add1~7\ $ (GND))) # (!\cont|contador_am\(5) & (!\cont|Add1~7\ & VCC))
-- \cont|Add1~9\ = CARRY((\cont|contador_am\(5) & !\cont|Add1~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cont|contador_am\(5),
	datad => VCC,
	cin => \cont|Add1~7\,
	combout => \cont|Add1~8_combout\,
	cout => \cont|Add1~9\);

-- Location: LCCOMB_X30_Y9_N22
\cont|contador_am~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|contador_am~9_combout\ = (\chave_chave_b3|key~q\ & ((\cont|Add1~8_combout\))) # (!\chave_chave_b3|key~q\ & (\cont|Add0~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \chave_chave_b3|key~q\,
	datac => \cont|Add0~8_combout\,
	datad => \cont|Add1~8_combout\,
	combout => \cont|contador_am~9_combout\);

-- Location: FF_X30_Y9_N23
\cont|contador_am[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cont|clock2Hz|saida~clkctrl_outclk\,
	d => \cont|contador_am~9_combout\,
	ena => \cont|contador_am[10]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cont|contador_am\(5));

-- Location: LCCOMB_X29_Y9_N12
\cont|Add1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Add1~10_combout\ = (\cont|contador_am\(6) & (!\cont|Add1~9\)) # (!\cont|contador_am\(6) & ((\cont|Add1~9\) # (GND)))
-- \cont|Add1~11\ = CARRY((!\cont|Add1~9\) # (!\cont|contador_am\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_am\(6),
	datad => VCC,
	cin => \cont|Add1~9\,
	combout => \cont|Add1~10_combout\,
	cout => \cont|Add1~11\);

-- Location: LCCOMB_X28_Y9_N24
\cont|contador_am~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|contador_am~7_combout\ = (\cont|Add0~10_combout\) # ((\cont|Equal0~8_combout\ & (\cont|Equal0~9_combout\ & !\cont|contador_am\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|Equal0~8_combout\,
	datab => \cont|Equal0~9_combout\,
	datac => \cont|contador_am\(10),
	datad => \cont|Add0~10_combout\,
	combout => \cont|contador_am~7_combout\);

-- Location: LCCOMB_X28_Y9_N26
\cont|contador_am~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|contador_am~8_combout\ = (!\cont|contador_am[31]~1_combout\ & ((\chave_chave_b3|key~q\ & (\cont|Add1~10_combout\)) # (!\chave_chave_b3|key~q\ & ((\cont|contador_am~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|Add1~10_combout\,
	datab => \cont|contador_am[31]~1_combout\,
	datac => \chave_chave_b3|key~q\,
	datad => \cont|contador_am~7_combout\,
	combout => \cont|contador_am~8_combout\);

-- Location: FF_X28_Y9_N27
\cont|contador_am[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cont|clock2Hz|saida~clkctrl_outclk\,
	d => \cont|contador_am~8_combout\,
	ena => \cont|contador_am[10]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cont|contador_am\(6));

-- Location: LCCOMB_X30_Y8_N0
\cont|contador_am~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|contador_am~6_combout\ = (\chave_chave_b3|key~q\ & (\cont|Add1~12_combout\)) # (!\chave_chave_b3|key~q\ & ((\cont|Add0~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cont|Add1~12_combout\,
	datac => \chave_chave_b3|key~q\,
	datad => \cont|Add0~12_combout\,
	combout => \cont|contador_am~6_combout\);

-- Location: FF_X30_Y8_N1
\cont|contador_am[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cont|clock2Hz|saida~clkctrl_outclk\,
	d => \cont|contador_am~6_combout\,
	ena => \cont|contador_am[10]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cont|contador_am\(7));

-- Location: LCCOMB_X30_Y11_N12
\cont|Add2~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Add2~12_combout\ = (\cont|contador_fm\(6) & (\cont|Add2~11\ $ (GND))) # (!\cont|contador_fm\(6) & ((GND) # (!\cont|Add2~11\)))
-- \cont|Add2~13\ = CARRY((!\cont|Add2~11\) # (!\cont|contador_fm\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cont|contador_fm\(6),
	datad => VCC,
	cin => \cont|Add2~11\,
	combout => \cont|Add2~12_combout\,
	cout => \cont|Add2~13\);

-- Location: LCCOMB_X30_Y11_N14
\cont|Add2~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Add2~14_combout\ = (\cont|contador_fm\(7) & (\cont|Add2~13\ & VCC)) # (!\cont|contador_fm\(7) & (!\cont|Add2~13\))
-- \cont|Add2~15\ = CARRY((!\cont|contador_fm\(7) & !\cont|Add2~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cont|contador_fm\(7),
	datad => VCC,
	cin => \cont|Add2~13\,
	combout => \cont|Add2~14_combout\,
	cout => \cont|Add2~15\);

-- Location: LCCOMB_X30_Y11_N16
\cont|Add2~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Add2~16_combout\ = (\cont|contador_fm\(8) & (\cont|Add2~15\ $ (GND))) # (!\cont|contador_fm\(8) & ((GND) # (!\cont|Add2~15\)))
-- \cont|Add2~17\ = CARRY((!\cont|Add2~15\) # (!\cont|contador_fm\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_fm\(8),
	datad => VCC,
	cin => \cont|Add2~15\,
	combout => \cont|Add2~16_combout\,
	cout => \cont|Add2~17\);

-- Location: LCCOMB_X32_Y10_N0
\cont|Add3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Add3~0_combout\ = \cont|contador_fm\(0) $ (GND)
-- \cont|Add3~1\ = CARRY(!\cont|contador_fm\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_fm\(0),
	datad => VCC,
	combout => \cont|Add3~0_combout\,
	cout => \cont|Add3~1\);

-- Location: LCCOMB_X30_Y11_N0
\cont|Add2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Add2~0_combout\ = \cont|contador_fm\(0) $ (GND)
-- \cont|Add2~1\ = CARRY(!\cont|contador_fm\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_fm\(0),
	datad => VCC,
	combout => \cont|Add2~0_combout\,
	cout => \cont|Add2~1\);

-- Location: LCCOMB_X31_Y10_N0
\cont|contador_fm~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|contador_fm~20_combout\ = (\chave_chave_b3|key~q\ & (!\cont|Add3~0_combout\)) # (!\chave_chave_b3|key~q\ & ((!\cont|Add2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010011100100111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \chave_chave_b3|key~q\,
	datab => \cont|Add3~0_combout\,
	datac => \cont|Add2~0_combout\,
	combout => \cont|contador_fm~20_combout\);

-- Location: LCCOMB_X31_Y9_N22
\cont|contador_fm[10]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|contador_fm[10]~3_combout\ = (\s1~input_o\ & (\s2~input_o\ & (\chave_chave_b3|key~q\ $ (\chave_chave_b4|key~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \chave_chave_b3|key~q\,
	datab => \s1~input_o\,
	datac => \chave_chave_b4|key~q\,
	datad => \s2~input_o\,
	combout => \cont|contador_fm[10]~3_combout\);

-- Location: FF_X31_Y10_N1
\cont|contador_fm[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cont|clock2Hz|saida~clkctrl_outclk\,
	d => \cont|contador_fm~20_combout\,
	ena => \cont|contador_fm[10]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cont|contador_fm\(0));

-- Location: LCCOMB_X30_Y11_N2
\cont|Add2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Add2~2_combout\ = (\cont|contador_fm\(1) & (!\cont|Add2~1\)) # (!\cont|contador_fm\(1) & (\cont|Add2~1\ & VCC))
-- \cont|Add2~3\ = CARRY((\cont|contador_fm\(1) & !\cont|Add2~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_fm\(1),
	datad => VCC,
	cin => \cont|Add2~1\,
	combout => \cont|Add2~2_combout\,
	cout => \cont|Add2~3\);

-- Location: LCCOMB_X31_Y11_N26
\cont|contador_fm~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|contador_fm~18_combout\ = (\cont|contador_fm~4_combout\ & \cont|Add2~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cont|contador_fm~4_combout\,
	datad => \cont|Add2~2_combout\,
	combout => \cont|contador_fm~18_combout\);

-- Location: LCCOMB_X32_Y10_N2
\cont|Add3~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Add3~2_combout\ = (\cont|contador_fm\(1) & ((\cont|Add3~1\) # (GND))) # (!\cont|contador_fm\(1) & (!\cont|Add3~1\))
-- \cont|Add3~3\ = CARRY((\cont|contador_fm\(1)) # (!\cont|Add3~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_fm\(1),
	datad => VCC,
	cin => \cont|Add3~1\,
	combout => \cont|Add3~2_combout\,
	cout => \cont|Add3~3\);

-- Location: LCCOMB_X32_Y11_N18
\cont|Equal3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Equal3~0_combout\ = (\cont|contador_fm\(1) & (\cont|contador_fm\(4) & (\cont|contador_fm\(0) & \cont|contador_fm\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_fm\(1),
	datab => \cont|contador_fm\(4),
	datac => \cont|contador_fm\(0),
	datad => \cont|contador_fm\(6),
	combout => \cont|Equal3~0_combout\);

-- Location: LCCOMB_X30_Y11_N18
\cont|Add2~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Add2~18_combout\ = (\cont|contador_fm\(9) & (!\cont|Add2~17\)) # (!\cont|contador_fm\(9) & (\cont|Add2~17\ & VCC))
-- \cont|Add2~19\ = CARRY((\cont|contador_fm\(9) & !\cont|Add2~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cont|contador_fm\(9),
	datad => VCC,
	cin => \cont|Add2~17\,
	combout => \cont|Add2~18_combout\,
	cout => \cont|Add2~19\);

-- Location: LCCOMB_X31_Y11_N12
\cont|contador_fm~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|contador_fm~5_combout\ = (\cont|contador_fm~4_combout\ & \cont|Add2~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cont|contador_fm~4_combout\,
	datad => \cont|Add2~18_combout\,
	combout => \cont|contador_fm~5_combout\);

-- Location: LCCOMB_X32_Y10_N14
\cont|Add3~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Add3~14_combout\ = (\cont|contador_fm\(7) & (!\cont|Add3~13\)) # (!\cont|contador_fm\(7) & ((\cont|Add3~13\) # (GND)))
-- \cont|Add3~15\ = CARRY((!\cont|Add3~13\) # (!\cont|contador_fm\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cont|contador_fm\(7),
	datad => VCC,
	cin => \cont|Add3~13\,
	combout => \cont|Add3~14_combout\,
	cout => \cont|Add3~15\);

-- Location: LCCOMB_X32_Y10_N16
\cont|Add3~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Add3~16_combout\ = (\cont|contador_fm\(8) & (!\cont|Add3~15\ & VCC)) # (!\cont|contador_fm\(8) & (\cont|Add3~15\ $ (GND)))
-- \cont|Add3~17\ = CARRY((!\cont|contador_fm\(8) & !\cont|Add3~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_fm\(8),
	datad => VCC,
	cin => \cont|Add3~15\,
	combout => \cont|Add3~16_combout\,
	cout => \cont|Add3~17\);

-- Location: LCCOMB_X32_Y10_N18
\cont|Add3~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Add3~18_combout\ = (\cont|contador_fm\(9) & ((\cont|Add3~17\) # (GND))) # (!\cont|contador_fm\(9) & (!\cont|Add3~17\))
-- \cont|Add3~19\ = CARRY((\cont|contador_fm\(9)) # (!\cont|Add3~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_fm\(9),
	datad => VCC,
	cin => \cont|Add3~17\,
	combout => \cont|Add3~18_combout\,
	cout => \cont|Add3~19\);

-- Location: LCCOMB_X31_Y11_N22
\cont|contador_fm~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|contador_fm~6_combout\ = (!\cont|contador_fm~5_combout\ & (((!\cont|Add3~18_combout\ & !\cont|Equal3~2_combout\)) # (!\chave_chave_b3|key~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_fm~5_combout\,
	datab => \cont|Add3~18_combout\,
	datac => \chave_chave_b3|key~q\,
	datad => \cont|Equal3~2_combout\,
	combout => \cont|contador_fm~6_combout\);

-- Location: FF_X31_Y11_N23
\cont|contador_fm[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cont|clock2Hz|saida~clkctrl_outclk\,
	d => \cont|contador_fm~6_combout\,
	ena => \cont|contador_fm[10]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cont|contador_fm\(9));

-- Location: LCCOMB_X30_Y11_N20
\cont|Add2~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Add2~20_combout\ = (\cont|contador_fm\(10) & ((GND) # (!\cont|Add2~19\))) # (!\cont|contador_fm\(10) & (\cont|Add2~19\ $ (GND)))
-- \cont|Add2~21\ = CARRY((\cont|contador_fm\(10)) # (!\cont|Add2~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_fm\(10),
	datad => VCC,
	cin => \cont|Add2~19\,
	combout => \cont|Add2~20_combout\,
	cout => \cont|Add2~21\);

-- Location: LCCOMB_X32_Y10_N20
\cont|Add3~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Add3~20_combout\ = (\cont|contador_fm\(10) & (\cont|Add3~19\ $ (GND))) # (!\cont|contador_fm\(10) & (!\cont|Add3~19\ & VCC))
-- \cont|Add3~21\ = CARRY((\cont|contador_fm\(10) & !\cont|Add3~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cont|contador_fm\(10),
	datad => VCC,
	cin => \cont|Add3~19\,
	combout => \cont|Add3~20_combout\,
	cout => \cont|Add3~21\);

-- Location: LCCOMB_X32_Y11_N8
\cont|Equal2~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Equal2~9_combout\ = (!\cont|contador_fm\(8) & (!\cont|contador_fm\(10) & !\cont|contador_fm\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_fm\(8),
	datac => \cont|contador_fm\(10),
	datad => \cont|contador_fm\(9),
	combout => \cont|Equal2~9_combout\);

-- Location: LCCOMB_X31_Y11_N10
\cont|Equal2~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Equal2~10_combout\ = (\cont|Equal2~8_combout\ & (\cont|Equal2~9_combout\ & \cont|Equal2~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|Equal2~8_combout\,
	datac => \cont|Equal2~9_combout\,
	datad => \cont|Equal2~7_combout\,
	combout => \cont|Equal2~10_combout\);

-- Location: LCCOMB_X31_Y11_N20
\cont|contador_fm~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|contador_fm~0_combout\ = (\chave_chave_b3|key~q\ & (((\cont|Add3~20_combout\)))) # (!\chave_chave_b3|key~q\ & ((\cont|Add2~20_combout\) # ((\cont|Equal2~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \chave_chave_b3|key~q\,
	datab => \cont|Add2~20_combout\,
	datac => \cont|Add3~20_combout\,
	datad => \cont|Equal2~10_combout\,
	combout => \cont|contador_fm~0_combout\);

-- Location: LCCOMB_X31_Y11_N4
\cont|contador_fm~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|contador_fm~2_combout\ = (!\cont|contador_fm[30]~1_combout\ & \cont|contador_fm~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_fm[30]~1_combout\,
	datac => \cont|contador_fm~0_combout\,
	combout => \cont|contador_fm~2_combout\);

-- Location: FF_X31_Y11_N5
\cont|contador_fm[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cont|clock2Hz|saida~clkctrl_outclk\,
	d => \cont|contador_fm~2_combout\,
	ena => \cont|contador_fm[10]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cont|contador_fm\(10));

-- Location: LCCOMB_X32_Y10_N22
\cont|Add3~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Add3~22_combout\ = (\cont|contador_fm\(11) & (!\cont|Add3~21\)) # (!\cont|contador_fm\(11) & ((\cont|Add3~21\) # (GND)))
-- \cont|Add3~23\ = CARRY((!\cont|Add3~21\) # (!\cont|contador_fm\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cont|contador_fm\(11),
	datad => VCC,
	cin => \cont|Add3~21\,
	combout => \cont|Add3~22_combout\,
	cout => \cont|Add3~23\);

-- Location: LCCOMB_X30_Y11_N22
\cont|Add2~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Add2~22_combout\ = (\cont|contador_fm\(11) & (\cont|Add2~21\ & VCC)) # (!\cont|contador_fm\(11) & (!\cont|Add2~21\))
-- \cont|Add2~23\ = CARRY((!\cont|contador_fm\(11) & !\cont|Add2~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cont|contador_fm\(11),
	datad => VCC,
	cin => \cont|Add2~21\,
	combout => \cont|Add2~22_combout\,
	cout => \cont|Add2~23\);

-- Location: LCCOMB_X31_Y10_N22
\cont|contador_fm~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|contador_fm~21_combout\ = (\chave_chave_b3|key~q\ & (\cont|Add3~22_combout\)) # (!\chave_chave_b3|key~q\ & ((\cont|Add2~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \chave_chave_b3|key~q\,
	datac => \cont|Add3~22_combout\,
	datad => \cont|Add2~22_combout\,
	combout => \cont|contador_fm~21_combout\);

-- Location: FF_X31_Y10_N23
\cont|contador_fm[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cont|clock2Hz|saida~clkctrl_outclk\,
	d => \cont|contador_fm~21_combout\,
	ena => \cont|contador_fm[10]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cont|contador_fm\(11));

-- Location: LCCOMB_X32_Y10_N24
\cont|Add3~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Add3~24_combout\ = (\cont|contador_fm\(12) & (\cont|Add3~23\ $ (GND))) # (!\cont|contador_fm\(12) & (!\cont|Add3~23\ & VCC))
-- \cont|Add3~25\ = CARRY((\cont|contador_fm\(12) & !\cont|Add3~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_fm\(12),
	datad => VCC,
	cin => \cont|Add3~23\,
	combout => \cont|Add3~24_combout\,
	cout => \cont|Add3~25\);

-- Location: LCCOMB_X30_Y11_N24
\cont|Add2~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Add2~24_combout\ = (\cont|contador_fm\(12) & ((GND) # (!\cont|Add2~23\))) # (!\cont|contador_fm\(12) & (\cont|Add2~23\ $ (GND)))
-- \cont|Add2~25\ = CARRY((\cont|contador_fm\(12)) # (!\cont|Add2~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_fm\(12),
	datad => VCC,
	cin => \cont|Add2~23\,
	combout => \cont|Add2~24_combout\,
	cout => \cont|Add2~25\);

-- Location: LCCOMB_X31_Y9_N2
\cont|contador_fm~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|contador_fm~22_combout\ = (\chave_chave_b3|key~q\ & (\cont|Add3~24_combout\)) # (!\chave_chave_b3|key~q\ & ((\cont|Add2~24_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|Add3~24_combout\,
	datab => \chave_chave_b3|key~q\,
	datac => \cont|Add2~24_combout\,
	combout => \cont|contador_fm~22_combout\);

-- Location: FF_X31_Y9_N3
\cont|contador_fm[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cont|clock2Hz|saida~clkctrl_outclk\,
	d => \cont|contador_fm~22_combout\,
	ena => \cont|contador_fm[10]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cont|contador_fm\(12));

-- Location: LCCOMB_X30_Y11_N26
\cont|Add2~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Add2~26_combout\ = (\cont|contador_fm\(13) & (\cont|Add2~25\ & VCC)) # (!\cont|contador_fm\(13) & (!\cont|Add2~25\))
-- \cont|Add2~27\ = CARRY((!\cont|contador_fm\(13) & !\cont|Add2~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cont|contador_fm\(13),
	datad => VCC,
	cin => \cont|Add2~25\,
	combout => \cont|Add2~26_combout\,
	cout => \cont|Add2~27\);

-- Location: LCCOMB_X32_Y10_N26
\cont|Add3~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Add3~26_combout\ = (\cont|contador_fm\(13) & (!\cont|Add3~25\)) # (!\cont|contador_fm\(13) & ((\cont|Add3~25\) # (GND)))
-- \cont|Add3~27\ = CARRY((!\cont|Add3~25\) # (!\cont|contador_fm\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_fm\(13),
	datad => VCC,
	cin => \cont|Add3~25\,
	combout => \cont|Add3~26_combout\,
	cout => \cont|Add3~27\);

-- Location: LCCOMB_X31_Y10_N8
\cont|contador_fm~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|contador_fm~23_combout\ = (\chave_chave_b3|key~q\ & ((\cont|Add3~26_combout\))) # (!\chave_chave_b3|key~q\ & (\cont|Add2~26_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \chave_chave_b3|key~q\,
	datac => \cont|Add2~26_combout\,
	datad => \cont|Add3~26_combout\,
	combout => \cont|contador_fm~23_combout\);

-- Location: FF_X31_Y10_N9
\cont|contador_fm[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cont|clock2Hz|saida~clkctrl_outclk\,
	d => \cont|contador_fm~23_combout\,
	ena => \cont|contador_fm[10]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cont|contador_fm\(13));

-- Location: LCCOMB_X30_Y11_N28
\cont|Add2~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Add2~28_combout\ = (\cont|contador_fm\(14) & ((GND) # (!\cont|Add2~27\))) # (!\cont|contador_fm\(14) & (\cont|Add2~27\ $ (GND)))
-- \cont|Add2~29\ = CARRY((\cont|contador_fm\(14)) # (!\cont|Add2~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cont|contador_fm\(14),
	datad => VCC,
	cin => \cont|Add2~27\,
	combout => \cont|Add2~28_combout\,
	cout => \cont|Add2~29\);

-- Location: LCCOMB_X32_Y10_N28
\cont|Add3~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Add3~28_combout\ = (\cont|contador_fm\(14) & (\cont|Add3~27\ $ (GND))) # (!\cont|contador_fm\(14) & (!\cont|Add3~27\ & VCC))
-- \cont|Add3~29\ = CARRY((\cont|contador_fm\(14) & !\cont|Add3~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cont|contador_fm\(14),
	datad => VCC,
	cin => \cont|Add3~27\,
	combout => \cont|Add3~28_combout\,
	cout => \cont|Add3~29\);

-- Location: LCCOMB_X31_Y10_N18
\cont|contador_fm~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|contador_fm~24_combout\ = (\chave_chave_b3|key~q\ & ((\cont|Add3~28_combout\))) # (!\chave_chave_b3|key~q\ & (\cont|Add2~28_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \chave_chave_b3|key~q\,
	datac => \cont|Add2~28_combout\,
	datad => \cont|Add3~28_combout\,
	combout => \cont|contador_fm~24_combout\);

-- Location: FF_X31_Y10_N19
\cont|contador_fm[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cont|clock2Hz|saida~clkctrl_outclk\,
	d => \cont|contador_fm~24_combout\,
	ena => \cont|contador_fm[10]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cont|contador_fm\(14));

-- Location: LCCOMB_X30_Y11_N30
\cont|Add2~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Add2~30_combout\ = (\cont|contador_fm\(15) & (\cont|Add2~29\ & VCC)) # (!\cont|contador_fm\(15) & (!\cont|Add2~29\))
-- \cont|Add2~31\ = CARRY((!\cont|contador_fm\(15) & !\cont|Add2~29\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cont|contador_fm\(15),
	datad => VCC,
	cin => \cont|Add2~29\,
	combout => \cont|Add2~30_combout\,
	cout => \cont|Add2~31\);

-- Location: LCCOMB_X32_Y10_N30
\cont|Add3~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Add3~30_combout\ = (\cont|contador_fm\(15) & (!\cont|Add3~29\)) # (!\cont|contador_fm\(15) & ((\cont|Add3~29\) # (GND)))
-- \cont|Add3~31\ = CARRY((!\cont|Add3~29\) # (!\cont|contador_fm\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_fm\(15),
	datad => VCC,
	cin => \cont|Add3~29\,
	combout => \cont|Add3~30_combout\,
	cout => \cont|Add3~31\);

-- Location: LCCOMB_X31_Y11_N0
\cont|contador_fm~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|contador_fm~25_combout\ = (\chave_chave_b3|key~q\ & ((\cont|Add3~30_combout\))) # (!\chave_chave_b3|key~q\ & (\cont|Add2~30_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cont|Add2~30_combout\,
	datac => \chave_chave_b3|key~q\,
	datad => \cont|Add3~30_combout\,
	combout => \cont|contador_fm~25_combout\);

-- Location: FF_X31_Y11_N1
\cont|contador_fm[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cont|clock2Hz|saida~clkctrl_outclk\,
	d => \cont|contador_fm~25_combout\,
	ena => \cont|contador_fm[10]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cont|contador_fm\(15));

-- Location: LCCOMB_X30_Y10_N0
\cont|Add2~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Add2~32_combout\ = (\cont|contador_fm\(16) & ((GND) # (!\cont|Add2~31\))) # (!\cont|contador_fm\(16) & (\cont|Add2~31\ $ (GND)))
-- \cont|Add2~33\ = CARRY((\cont|contador_fm\(16)) # (!\cont|Add2~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cont|contador_fm\(16),
	datad => VCC,
	cin => \cont|Add2~31\,
	combout => \cont|Add2~32_combout\,
	cout => \cont|Add2~33\);

-- Location: LCCOMB_X32_Y9_N0
\cont|Add3~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Add3~32_combout\ = (\cont|contador_fm\(16) & (\cont|Add3~31\ $ (GND))) # (!\cont|contador_fm\(16) & (!\cont|Add3~31\ & VCC))
-- \cont|Add3~33\ = CARRY((\cont|contador_fm\(16) & !\cont|Add3~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cont|contador_fm\(16),
	datad => VCC,
	cin => \cont|Add3~31\,
	combout => \cont|Add3~32_combout\,
	cout => \cont|Add3~33\);

-- Location: LCCOMB_X31_Y10_N24
\cont|contador_fm~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|contador_fm~26_combout\ = (\chave_chave_b3|key~q\ & ((\cont|Add3~32_combout\))) # (!\chave_chave_b3|key~q\ & (\cont|Add2~32_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \chave_chave_b3|key~q\,
	datac => \cont|Add2~32_combout\,
	datad => \cont|Add3~32_combout\,
	combout => \cont|contador_fm~26_combout\);

-- Location: FF_X31_Y10_N25
\cont|contador_fm[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cont|clock2Hz|saida~clkctrl_outclk\,
	d => \cont|contador_fm~26_combout\,
	ena => \cont|contador_fm[10]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cont|contador_fm\(16));

-- Location: LCCOMB_X32_Y9_N2
\cont|Add3~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Add3~34_combout\ = (\cont|contador_fm\(17) & (!\cont|Add3~33\)) # (!\cont|contador_fm\(17) & ((\cont|Add3~33\) # (GND)))
-- \cont|Add3~35\ = CARRY((!\cont|Add3~33\) # (!\cont|contador_fm\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_fm\(17),
	datad => VCC,
	cin => \cont|Add3~33\,
	combout => \cont|Add3~34_combout\,
	cout => \cont|Add3~35\);

-- Location: LCCOMB_X30_Y10_N2
\cont|Add2~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Add2~34_combout\ = (\cont|contador_fm\(17) & (\cont|Add2~33\ & VCC)) # (!\cont|contador_fm\(17) & (!\cont|Add2~33\))
-- \cont|Add2~35\ = CARRY((!\cont|contador_fm\(17) & !\cont|Add2~33\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_fm\(17),
	datad => VCC,
	cin => \cont|Add2~33\,
	combout => \cont|Add2~34_combout\,
	cout => \cont|Add2~35\);

-- Location: LCCOMB_X31_Y10_N30
\cont|contador_fm~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|contador_fm~27_combout\ = (\chave_chave_b3|key~q\ & (\cont|Add3~34_combout\)) # (!\chave_chave_b3|key~q\ & ((\cont|Add2~34_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \chave_chave_b3|key~q\,
	datac => \cont|Add3~34_combout\,
	datad => \cont|Add2~34_combout\,
	combout => \cont|contador_fm~27_combout\);

-- Location: FF_X31_Y10_N31
\cont|contador_fm[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cont|clock2Hz|saida~clkctrl_outclk\,
	d => \cont|contador_fm~27_combout\,
	ena => \cont|contador_fm[10]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cont|contador_fm\(17));

-- Location: LCCOMB_X32_Y9_N4
\cont|Add3~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Add3~36_combout\ = (\cont|contador_fm\(18) & (\cont|Add3~35\ $ (GND))) # (!\cont|contador_fm\(18) & (!\cont|Add3~35\ & VCC))
-- \cont|Add3~37\ = CARRY((\cont|contador_fm\(18) & !\cont|Add3~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_fm\(18),
	datad => VCC,
	cin => \cont|Add3~35\,
	combout => \cont|Add3~36_combout\,
	cout => \cont|Add3~37\);

-- Location: LCCOMB_X30_Y10_N4
\cont|Add2~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Add2~36_combout\ = (\cont|contador_fm\(18) & ((GND) # (!\cont|Add2~35\))) # (!\cont|contador_fm\(18) & (\cont|Add2~35\ $ (GND)))
-- \cont|Add2~37\ = CARRY((\cont|contador_fm\(18)) # (!\cont|Add2~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cont|contador_fm\(18),
	datad => VCC,
	cin => \cont|Add2~35\,
	combout => \cont|Add2~36_combout\,
	cout => \cont|Add2~37\);

-- Location: LCCOMB_X31_Y9_N16
\cont|contador_fm~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|contador_fm~28_combout\ = (\chave_chave_b3|key~q\ & (\cont|Add3~36_combout\)) # (!\chave_chave_b3|key~q\ & ((\cont|Add2~36_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|Add3~36_combout\,
	datab => \chave_chave_b3|key~q\,
	datad => \cont|Add2~36_combout\,
	combout => \cont|contador_fm~28_combout\);

-- Location: FF_X31_Y9_N17
\cont|contador_fm[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cont|clock2Hz|saida~clkctrl_outclk\,
	d => \cont|contador_fm~28_combout\,
	ena => \cont|contador_fm[10]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cont|contador_fm\(18));

-- Location: LCCOMB_X30_Y10_N6
\cont|Add2~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Add2~38_combout\ = (\cont|contador_fm\(19) & (\cont|Add2~37\ & VCC)) # (!\cont|contador_fm\(19) & (!\cont|Add2~37\))
-- \cont|Add2~39\ = CARRY((!\cont|contador_fm\(19) & !\cont|Add2~37\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cont|contador_fm\(19),
	datad => VCC,
	cin => \cont|Add2~37\,
	combout => \cont|Add2~38_combout\,
	cout => \cont|Add2~39\);

-- Location: LCCOMB_X32_Y9_N6
\cont|Add3~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Add3~38_combout\ = (\cont|contador_fm\(19) & (!\cont|Add3~37\)) # (!\cont|contador_fm\(19) & ((\cont|Add3~37\) # (GND)))
-- \cont|Add3~39\ = CARRY((!\cont|Add3~37\) # (!\cont|contador_fm\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cont|contador_fm\(19),
	datad => VCC,
	cin => \cont|Add3~37\,
	combout => \cont|Add3~38_combout\,
	cout => \cont|Add3~39\);

-- Location: LCCOMB_X31_Y10_N28
\cont|contador_fm~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|contador_fm~29_combout\ = (\chave_chave_b3|key~q\ & ((\cont|Add3~38_combout\))) # (!\chave_chave_b3|key~q\ & (\cont|Add2~38_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \chave_chave_b3|key~q\,
	datac => \cont|Add2~38_combout\,
	datad => \cont|Add3~38_combout\,
	combout => \cont|contador_fm~29_combout\);

-- Location: FF_X31_Y10_N29
\cont|contador_fm[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cont|clock2Hz|saida~clkctrl_outclk\,
	d => \cont|contador_fm~29_combout\,
	ena => \cont|contador_fm[10]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cont|contador_fm\(19));

-- Location: LCCOMB_X32_Y9_N8
\cont|Add3~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Add3~40_combout\ = (\cont|contador_fm\(20) & (\cont|Add3~39\ $ (GND))) # (!\cont|contador_fm\(20) & (!\cont|Add3~39\ & VCC))
-- \cont|Add3~41\ = CARRY((\cont|contador_fm\(20) & !\cont|Add3~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cont|contador_fm\(20),
	datad => VCC,
	cin => \cont|Add3~39\,
	combout => \cont|Add3~40_combout\,
	cout => \cont|Add3~41\);

-- Location: LCCOMB_X30_Y10_N8
\cont|Add2~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Add2~40_combout\ = (\cont|contador_fm\(20) & ((GND) # (!\cont|Add2~39\))) # (!\cont|contador_fm\(20) & (\cont|Add2~39\ $ (GND)))
-- \cont|Add2~41\ = CARRY((\cont|contador_fm\(20)) # (!\cont|Add2~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_fm\(20),
	datad => VCC,
	cin => \cont|Add2~39\,
	combout => \cont|Add2~40_combout\,
	cout => \cont|Add2~41\);

-- Location: LCCOMB_X31_Y10_N6
\cont|contador_fm~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|contador_fm~30_combout\ = (\chave_chave_b3|key~q\ & (\cont|Add3~40_combout\)) # (!\chave_chave_b3|key~q\ & ((\cont|Add2~40_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \chave_chave_b3|key~q\,
	datac => \cont|Add3~40_combout\,
	datad => \cont|Add2~40_combout\,
	combout => \cont|contador_fm~30_combout\);

-- Location: FF_X31_Y10_N7
\cont|contador_fm[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cont|clock2Hz|saida~clkctrl_outclk\,
	d => \cont|contador_fm~30_combout\,
	ena => \cont|contador_fm[10]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cont|contador_fm\(20));

-- Location: LCCOMB_X30_Y10_N10
\cont|Add2~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Add2~42_combout\ = (\cont|contador_fm\(21) & (\cont|Add2~41\ & VCC)) # (!\cont|contador_fm\(21) & (!\cont|Add2~41\))
-- \cont|Add2~43\ = CARRY((!\cont|contador_fm\(21) & !\cont|Add2~41\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_fm\(21),
	datad => VCC,
	cin => \cont|Add2~41\,
	combout => \cont|Add2~42_combout\,
	cout => \cont|Add2~43\);

-- Location: LCCOMB_X32_Y9_N10
\cont|Add3~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Add3~42_combout\ = (\cont|contador_fm\(21) & (!\cont|Add3~41\)) # (!\cont|contador_fm\(21) & ((\cont|Add3~41\) # (GND)))
-- \cont|Add3~43\ = CARRY((!\cont|Add3~41\) # (!\cont|contador_fm\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cont|contador_fm\(21),
	datad => VCC,
	cin => \cont|Add3~41\,
	combout => \cont|Add3~42_combout\,
	cout => \cont|Add3~43\);

-- Location: LCCOMB_X31_Y10_N20
\cont|contador_fm~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|contador_fm~31_combout\ = (\chave_chave_b3|key~q\ & ((\cont|Add3~42_combout\))) # (!\chave_chave_b3|key~q\ & (\cont|Add2~42_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \chave_chave_b3|key~q\,
	datac => \cont|Add2~42_combout\,
	datad => \cont|Add3~42_combout\,
	combout => \cont|contador_fm~31_combout\);

-- Location: FF_X31_Y10_N21
\cont|contador_fm[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cont|clock2Hz|saida~clkctrl_outclk\,
	d => \cont|contador_fm~31_combout\,
	ena => \cont|contador_fm[10]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cont|contador_fm\(21));

-- Location: LCCOMB_X32_Y9_N12
\cont|Add3~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Add3~44_combout\ = (\cont|contador_fm\(22) & (\cont|Add3~43\ $ (GND))) # (!\cont|contador_fm\(22) & (!\cont|Add3~43\ & VCC))
-- \cont|Add3~45\ = CARRY((\cont|contador_fm\(22) & !\cont|Add3~43\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_fm\(22),
	datad => VCC,
	cin => \cont|Add3~43\,
	combout => \cont|Add3~44_combout\,
	cout => \cont|Add3~45\);

-- Location: LCCOMB_X30_Y10_N12
\cont|Add2~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Add2~44_combout\ = (\cont|contador_fm\(22) & ((GND) # (!\cont|Add2~43\))) # (!\cont|contador_fm\(22) & (\cont|Add2~43\ $ (GND)))
-- \cont|Add2~45\ = CARRY((\cont|contador_fm\(22)) # (!\cont|Add2~43\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_fm\(22),
	datad => VCC,
	cin => \cont|Add2~43\,
	combout => \cont|Add2~44_combout\,
	cout => \cont|Add2~45\);

-- Location: LCCOMB_X31_Y10_N26
\cont|contador_fm~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|contador_fm~32_combout\ = (\chave_chave_b3|key~q\ & (\cont|Add3~44_combout\)) # (!\chave_chave_b3|key~q\ & ((\cont|Add2~44_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \chave_chave_b3|key~q\,
	datac => \cont|Add3~44_combout\,
	datad => \cont|Add2~44_combout\,
	combout => \cont|contador_fm~32_combout\);

-- Location: FF_X31_Y10_N27
\cont|contador_fm[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cont|clock2Hz|saida~clkctrl_outclk\,
	d => \cont|contador_fm~32_combout\,
	ena => \cont|contador_fm[10]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cont|contador_fm\(22));

-- Location: LCCOMB_X30_Y10_N14
\cont|Add2~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Add2~46_combout\ = (\cont|contador_fm\(23) & (\cont|Add2~45\ & VCC)) # (!\cont|contador_fm\(23) & (!\cont|Add2~45\))
-- \cont|Add2~47\ = CARRY((!\cont|contador_fm\(23) & !\cont|Add2~45\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_fm\(23),
	datad => VCC,
	cin => \cont|Add2~45\,
	combout => \cont|Add2~46_combout\,
	cout => \cont|Add2~47\);

-- Location: LCCOMB_X32_Y9_N14
\cont|Add3~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Add3~46_combout\ = (\cont|contador_fm\(23) & (!\cont|Add3~45\)) # (!\cont|contador_fm\(23) & ((\cont|Add3~45\) # (GND)))
-- \cont|Add3~47\ = CARRY((!\cont|Add3~45\) # (!\cont|contador_fm\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cont|contador_fm\(23),
	datad => VCC,
	cin => \cont|Add3~45\,
	combout => \cont|Add3~46_combout\,
	cout => \cont|Add3~47\);

-- Location: LCCOMB_X31_Y9_N14
\cont|contador_fm~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|contador_fm~33_combout\ = (\chave_chave_b3|key~q\ & ((\cont|Add3~46_combout\))) # (!\chave_chave_b3|key~q\ & (\cont|Add2~46_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|Add2~46_combout\,
	datab => \chave_chave_b3|key~q\,
	datac => \cont|Add3~46_combout\,
	combout => \cont|contador_fm~33_combout\);

-- Location: FF_X31_Y9_N15
\cont|contador_fm[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cont|clock2Hz|saida~clkctrl_outclk\,
	d => \cont|contador_fm~33_combout\,
	ena => \cont|contador_fm[10]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cont|contador_fm\(23));

-- Location: LCCOMB_X30_Y10_N16
\cont|Add2~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Add2~48_combout\ = (\cont|contador_fm\(24) & ((GND) # (!\cont|Add2~47\))) # (!\cont|contador_fm\(24) & (\cont|Add2~47\ $ (GND)))
-- \cont|Add2~49\ = CARRY((\cont|contador_fm\(24)) # (!\cont|Add2~47\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cont|contador_fm\(24),
	datad => VCC,
	cin => \cont|Add2~47\,
	combout => \cont|Add2~48_combout\,
	cout => \cont|Add2~49\);

-- Location: LCCOMB_X32_Y9_N16
\cont|Add3~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Add3~48_combout\ = (\cont|contador_fm\(24) & (\cont|Add3~47\ $ (GND))) # (!\cont|contador_fm\(24) & (!\cont|Add3~47\ & VCC))
-- \cont|Add3~49\ = CARRY((\cont|contador_fm\(24) & !\cont|Add3~47\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_fm\(24),
	datad => VCC,
	cin => \cont|Add3~47\,
	combout => \cont|Add3~48_combout\,
	cout => \cont|Add3~49\);

-- Location: LCCOMB_X31_Y9_N0
\cont|contador_fm~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|contador_fm~34_combout\ = (\chave_chave_b3|key~q\ & ((\cont|Add3~48_combout\))) # (!\chave_chave_b3|key~q\ & (\cont|Add2~48_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \chave_chave_b3|key~q\,
	datac => \cont|Add2~48_combout\,
	datad => \cont|Add3~48_combout\,
	combout => \cont|contador_fm~34_combout\);

-- Location: FF_X31_Y9_N1
\cont|contador_fm[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cont|clock2Hz|saida~clkctrl_outclk\,
	d => \cont|contador_fm~34_combout\,
	ena => \cont|contador_fm[10]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cont|contador_fm\(24));

-- Location: LCCOMB_X30_Y10_N18
\cont|Add2~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Add2~50_combout\ = (\cont|contador_fm\(25) & (\cont|Add2~49\ & VCC)) # (!\cont|contador_fm\(25) & (!\cont|Add2~49\))
-- \cont|Add2~51\ = CARRY((!\cont|contador_fm\(25) & !\cont|Add2~49\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cont|contador_fm\(25),
	datad => VCC,
	cin => \cont|Add2~49\,
	combout => \cont|Add2~50_combout\,
	cout => \cont|Add2~51\);

-- Location: LCCOMB_X32_Y9_N18
\cont|Add3~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Add3~50_combout\ = (\cont|contador_fm\(25) & (!\cont|Add3~49\)) # (!\cont|contador_fm\(25) & ((\cont|Add3~49\) # (GND)))
-- \cont|Add3~51\ = CARRY((!\cont|Add3~49\) # (!\cont|contador_fm\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_fm\(25),
	datad => VCC,
	cin => \cont|Add3~49\,
	combout => \cont|Add3~50_combout\,
	cout => \cont|Add3~51\);

-- Location: LCCOMB_X31_Y9_N6
\cont|contador_fm~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|contador_fm~35_combout\ = (\chave_chave_b3|key~q\ & ((\cont|Add3~50_combout\))) # (!\chave_chave_b3|key~q\ & (\cont|Add2~50_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \chave_chave_b3|key~q\,
	datac => \cont|Add2~50_combout\,
	datad => \cont|Add3~50_combout\,
	combout => \cont|contador_fm~35_combout\);

-- Location: FF_X31_Y9_N7
\cont|contador_fm[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cont|clock2Hz|saida~clkctrl_outclk\,
	d => \cont|contador_fm~35_combout\,
	ena => \cont|contador_fm[10]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cont|contador_fm\(25));

-- Location: LCCOMB_X32_Y9_N20
\cont|Add3~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Add3~52_combout\ = (\cont|contador_fm\(26) & (\cont|Add3~51\ $ (GND))) # (!\cont|contador_fm\(26) & (!\cont|Add3~51\ & VCC))
-- \cont|Add3~53\ = CARRY((\cont|contador_fm\(26) & !\cont|Add3~51\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_fm\(26),
	datad => VCC,
	cin => \cont|Add3~51\,
	combout => \cont|Add3~52_combout\,
	cout => \cont|Add3~53\);

-- Location: LCCOMB_X30_Y10_N20
\cont|Add2~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Add2~52_combout\ = (\cont|contador_fm\(26) & ((GND) # (!\cont|Add2~51\))) # (!\cont|contador_fm\(26) & (\cont|Add2~51\ $ (GND)))
-- \cont|Add2~53\ = CARRY((\cont|contador_fm\(26)) # (!\cont|Add2~51\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cont|contador_fm\(26),
	datad => VCC,
	cin => \cont|Add2~51\,
	combout => \cont|Add2~52_combout\,
	cout => \cont|Add2~53\);

-- Location: LCCOMB_X31_Y9_N8
\cont|contador_fm~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|contador_fm~36_combout\ = (\chave_chave_b3|key~q\ & (\cont|Add3~52_combout\)) # (!\chave_chave_b3|key~q\ & ((\cont|Add2~52_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \chave_chave_b3|key~q\,
	datac => \cont|Add3~52_combout\,
	datad => \cont|Add2~52_combout\,
	combout => \cont|contador_fm~36_combout\);

-- Location: FF_X31_Y9_N9
\cont|contador_fm[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cont|clock2Hz|saida~clkctrl_outclk\,
	d => \cont|contador_fm~36_combout\,
	ena => \cont|contador_fm[10]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cont|contador_fm\(26));

-- Location: LCCOMB_X30_Y10_N22
\cont|Add2~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Add2~54_combout\ = (\cont|contador_fm\(27) & (\cont|Add2~53\ & VCC)) # (!\cont|contador_fm\(27) & (!\cont|Add2~53\))
-- \cont|Add2~55\ = CARRY((!\cont|contador_fm\(27) & !\cont|Add2~53\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cont|contador_fm\(27),
	datad => VCC,
	cin => \cont|Add2~53\,
	combout => \cont|Add2~54_combout\,
	cout => \cont|Add2~55\);

-- Location: LCCOMB_X32_Y9_N22
\cont|Add3~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Add3~54_combout\ = (\cont|contador_fm\(27) & (!\cont|Add3~53\)) # (!\cont|contador_fm\(27) & ((\cont|Add3~53\) # (GND)))
-- \cont|Add3~55\ = CARRY((!\cont|Add3~53\) # (!\cont|contador_fm\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_fm\(27),
	datad => VCC,
	cin => \cont|Add3~53\,
	combout => \cont|Add3~54_combout\,
	cout => \cont|Add3~55\);

-- Location: LCCOMB_X31_Y9_N12
\cont|contador_fm~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|contador_fm~37_combout\ = (\chave_chave_b3|key~q\ & ((\cont|Add3~54_combout\))) # (!\chave_chave_b3|key~q\ & (\cont|Add2~54_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \chave_chave_b3|key~q\,
	datac => \cont|Add2~54_combout\,
	datad => \cont|Add3~54_combout\,
	combout => \cont|contador_fm~37_combout\);

-- Location: FF_X31_Y9_N13
\cont|contador_fm[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cont|clock2Hz|saida~clkctrl_outclk\,
	d => \cont|contador_fm~37_combout\,
	ena => \cont|contador_fm[10]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cont|contador_fm\(27));

-- Location: LCCOMB_X30_Y10_N24
\cont|Add2~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Add2~56_combout\ = (\cont|contador_fm\(28) & ((GND) # (!\cont|Add2~55\))) # (!\cont|contador_fm\(28) & (\cont|Add2~55\ $ (GND)))
-- \cont|Add2~57\ = CARRY((\cont|contador_fm\(28)) # (!\cont|Add2~55\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cont|contador_fm\(28),
	datad => VCC,
	cin => \cont|Add2~55\,
	combout => \cont|Add2~56_combout\,
	cout => \cont|Add2~57\);

-- Location: LCCOMB_X32_Y9_N24
\cont|Add3~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Add3~56_combout\ = (\cont|contador_fm\(28) & (\cont|Add3~55\ $ (GND))) # (!\cont|contador_fm\(28) & (!\cont|Add3~55\ & VCC))
-- \cont|Add3~57\ = CARRY((\cont|contador_fm\(28) & !\cont|Add3~55\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cont|contador_fm\(28),
	datad => VCC,
	cin => \cont|Add3~55\,
	combout => \cont|Add3~56_combout\,
	cout => \cont|Add3~57\);

-- Location: LCCOMB_X31_Y9_N30
\cont|contador_fm~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|contador_fm~38_combout\ = (\chave_chave_b3|key~q\ & ((\cont|Add3~56_combout\))) # (!\chave_chave_b3|key~q\ & (\cont|Add2~56_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \chave_chave_b3|key~q\,
	datac => \cont|Add2~56_combout\,
	datad => \cont|Add3~56_combout\,
	combout => \cont|contador_fm~38_combout\);

-- Location: FF_X31_Y9_N31
\cont|contador_fm[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cont|clock2Hz|saida~clkctrl_outclk\,
	d => \cont|contador_fm~38_combout\,
	ena => \cont|contador_fm[10]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cont|contador_fm\(28));

-- Location: LCCOMB_X32_Y9_N26
\cont|Add3~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Add3~58_combout\ = (\cont|contador_fm\(29) & (!\cont|Add3~57\)) # (!\cont|contador_fm\(29) & ((\cont|Add3~57\) # (GND)))
-- \cont|Add3~59\ = CARRY((!\cont|Add3~57\) # (!\cont|contador_fm\(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cont|contador_fm\(29),
	datad => VCC,
	cin => \cont|Add3~57\,
	combout => \cont|Add3~58_combout\,
	cout => \cont|Add3~59\);

-- Location: LCCOMB_X30_Y10_N26
\cont|Add2~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Add2~58_combout\ = (\cont|contador_fm\(29) & (\cont|Add2~57\ & VCC)) # (!\cont|contador_fm\(29) & (!\cont|Add2~57\))
-- \cont|Add2~59\ = CARRY((!\cont|contador_fm\(29) & !\cont|Add2~57\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_fm\(29),
	datad => VCC,
	cin => \cont|Add2~57\,
	combout => \cont|Add2~58_combout\,
	cout => \cont|Add2~59\);

-- Location: LCCOMB_X31_Y9_N20
\cont|contador_fm~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|contador_fm~39_combout\ = (\chave_chave_b3|key~q\ & (\cont|Add3~58_combout\)) # (!\chave_chave_b3|key~q\ & ((\cont|Add2~58_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \chave_chave_b3|key~q\,
	datac => \cont|Add3~58_combout\,
	datad => \cont|Add2~58_combout\,
	combout => \cont|contador_fm~39_combout\);

-- Location: FF_X31_Y9_N21
\cont|contador_fm[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cont|clock2Hz|saida~clkctrl_outclk\,
	d => \cont|contador_fm~39_combout\,
	ena => \cont|contador_fm[10]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cont|contador_fm\(29));

-- Location: LCCOMB_X32_Y9_N28
\cont|Add3~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Add3~60_combout\ = (\cont|contador_fm\(30) & (\cont|Add3~59\ $ (GND))) # (!\cont|contador_fm\(30) & (!\cont|Add3~59\ & VCC))
-- \cont|Add3~61\ = CARRY((\cont|contador_fm\(30) & !\cont|Add3~59\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_fm\(30),
	datad => VCC,
	cin => \cont|Add3~59\,
	combout => \cont|Add3~60_combout\,
	cout => \cont|Add3~61\);

-- Location: LCCOMB_X30_Y10_N28
\cont|Add2~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Add2~60_combout\ = (\cont|contador_fm\(30) & ((GND) # (!\cont|Add2~59\))) # (!\cont|contador_fm\(30) & (\cont|Add2~59\ $ (GND)))
-- \cont|Add2~61\ = CARRY((\cont|contador_fm\(30)) # (!\cont|Add2~59\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_fm\(30),
	datad => VCC,
	cin => \cont|Add2~59\,
	combout => \cont|Add2~60_combout\,
	cout => \cont|Add2~61\);

-- Location: LCCOMB_X31_Y9_N26
\cont|contador_fm~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|contador_fm~40_combout\ = (\chave_chave_b3|key~q\ & (\cont|Add3~60_combout\)) # (!\chave_chave_b3|key~q\ & ((\cont|Add2~60_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cont|Add3~60_combout\,
	datac => \chave_chave_b3|key~q\,
	datad => \cont|Add2~60_combout\,
	combout => \cont|contador_fm~40_combout\);

-- Location: FF_X31_Y9_N27
\cont|contador_fm[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cont|clock2Hz|saida~clkctrl_outclk\,
	d => \cont|contador_fm~40_combout\,
	ena => \cont|contador_fm[10]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cont|contador_fm\(30));

-- Location: LCCOMB_X32_Y9_N30
\cont|Add3~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Add3~62_combout\ = \cont|contador_fm\(31) $ (\cont|Add3~61\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cont|contador_fm\(31),
	cin => \cont|Add3~61\,
	combout => \cont|Add3~62_combout\);

-- Location: LCCOMB_X30_Y10_N30
\cont|Add2~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Add2~62_combout\ = \cont|Add2~61\ $ (!\cont|contador_fm\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \cont|contador_fm\(31),
	cin => \cont|Add2~61\,
	combout => \cont|Add2~62_combout\);

-- Location: LCCOMB_X31_Y9_N4
\cont|contador_fm~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|contador_fm~41_combout\ = (\chave_chave_b3|key~q\ & (\cont|Add3~62_combout\)) # (!\chave_chave_b3|key~q\ & ((\cont|Add2~62_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \chave_chave_b3|key~q\,
	datac => \cont|Add3~62_combout\,
	datad => \cont|Add2~62_combout\,
	combout => \cont|contador_fm~41_combout\);

-- Location: FF_X31_Y9_N5
\cont|contador_fm[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cont|clock2Hz|saida~clkctrl_outclk\,
	d => \cont|contador_fm~41_combout\,
	ena => \cont|contador_fm[10]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cont|contador_fm\(31));

-- Location: LCCOMB_X31_Y9_N18
\cont|Equal2~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Equal2~5_combout\ = (!\cont|contador_fm\(25) & (!\cont|contador_fm\(24) & (!\cont|contador_fm\(23) & !\cont|contador_fm\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_fm\(25),
	datab => \cont|contador_fm\(24),
	datac => \cont|contador_fm\(23),
	datad => \cont|contador_fm\(26),
	combout => \cont|Equal2~5_combout\);

-- Location: LCCOMB_X31_Y10_N2
\cont|Equal2~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Equal2~6_combout\ = (!\cont|contador_fm\(27) & (!\cont|contador_fm\(28) & (!\cont|contador_fm\(30) & !\cont|contador_fm\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_fm\(27),
	datab => \cont|contador_fm\(28),
	datac => \cont|contador_fm\(30),
	datad => \cont|contador_fm\(29),
	combout => \cont|Equal2~6_combout\);

-- Location: LCCOMB_X30_Y11_N4
\cont|Add2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Add2~4_combout\ = (\cont|contador_fm\(2) & (\cont|Add2~3\ $ (GND))) # (!\cont|contador_fm\(2) & (!\cont|Add2~3\ & VCC))
-- \cont|Add2~5\ = CARRY((\cont|contador_fm\(2) & !\cont|Add2~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cont|contador_fm\(2),
	datad => VCC,
	cin => \cont|Add2~3\,
	combout => \cont|Add2~4_combout\,
	cout => \cont|Add2~5\);

-- Location: LCCOMB_X32_Y10_N4
\cont|Add3~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Add3~4_combout\ = (\cont|contador_fm\(2) & ((GND) # (!\cont|Add3~3\))) # (!\cont|contador_fm\(2) & (\cont|Add3~3\ $ (GND)))
-- \cont|Add3~5\ = CARRY((\cont|contador_fm\(2)) # (!\cont|Add3~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cont|contador_fm\(2),
	datad => VCC,
	cin => \cont|Add3~3\,
	combout => \cont|Add3~4_combout\,
	cout => \cont|Add3~5\);

-- Location: LCCOMB_X32_Y11_N24
\cont|contador_fm~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|contador_fm~16_combout\ = (\chave_chave_b3|key~q\ & \cont|Add3~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \chave_chave_b3|key~q\,
	datac => \cont|Add3~4_combout\,
	combout => \cont|contador_fm~16_combout\);

-- Location: LCCOMB_X31_Y11_N28
\cont|contador_fm~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|contador_fm~17_combout\ = (!\cont|contador_fm[30]~1_combout\ & ((\cont|contador_fm~16_combout\) # ((\cont|contador_fm~4_combout\ & \cont|Add2~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_fm[30]~1_combout\,
	datab => \cont|contador_fm~4_combout\,
	datac => \cont|Add2~4_combout\,
	datad => \cont|contador_fm~16_combout\,
	combout => \cont|contador_fm~17_combout\);

-- Location: FF_X31_Y11_N29
\cont|contador_fm[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cont|clock2Hz|saida~clkctrl_outclk\,
	d => \cont|contador_fm~17_combout\,
	ena => \cont|contador_fm[10]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cont|contador_fm\(2));

-- Location: LCCOMB_X32_Y10_N6
\cont|Add3~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Add3~6_combout\ = (\cont|contador_fm\(3) & ((\cont|Add3~5\) # (GND))) # (!\cont|contador_fm\(3) & (!\cont|Add3~5\))
-- \cont|Add3~7\ = CARRY((\cont|contador_fm\(3)) # (!\cont|Add3~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_fm\(3),
	datad => VCC,
	cin => \cont|Add3~5\,
	combout => \cont|Add3~6_combout\,
	cout => \cont|Add3~7\);

-- Location: LCCOMB_X30_Y11_N6
\cont|Add2~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Add2~6_combout\ = (\cont|contador_fm\(3) & (!\cont|Add2~5\)) # (!\cont|contador_fm\(3) & (\cont|Add2~5\ & VCC))
-- \cont|Add2~7\ = CARRY((\cont|contador_fm\(3) & !\cont|Add2~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_fm\(3),
	datad => VCC,
	cin => \cont|Add2~5\,
	combout => \cont|Add2~6_combout\,
	cout => \cont|Add2~7\);

-- Location: LCCOMB_X31_Y11_N30
\cont|contador_fm~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|contador_fm~15_combout\ = (\chave_chave_b3|key~q\ & (!\cont|Add3~6_combout\)) # (!\chave_chave_b3|key~q\ & (((!\cont|Add2~6_combout\ & !\cont|Equal2~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|Add3~6_combout\,
	datab => \cont|Add2~6_combout\,
	datac => \chave_chave_b3|key~q\,
	datad => \cont|Equal2~10_combout\,
	combout => \cont|contador_fm~15_combout\);

-- Location: FF_X31_Y11_N31
\cont|contador_fm[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cont|clock2Hz|saida~clkctrl_outclk\,
	d => \cont|contador_fm~15_combout\,
	ena => \cont|contador_fm[10]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cont|contador_fm\(3));

-- Location: LCCOMB_X32_Y11_N12
\cont|Equal2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Equal2~0_combout\ = (!\cont|contador_fm\(7) & (!\cont|contador_fm\(3) & (!\cont|contador_fm\(5) & !\cont|contador_fm\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_fm\(7),
	datab => \cont|contador_fm\(3),
	datac => \cont|contador_fm\(5),
	datad => \cont|contador_fm\(2),
	combout => \cont|Equal2~0_combout\);

-- Location: LCCOMB_X31_Y10_N4
\cont|Equal2~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Equal2~3_combout\ = (!\cont|contador_fm\(20) & (!\cont|contador_fm\(21) & (!\cont|contador_fm\(22) & !\cont|contador_fm\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_fm\(20),
	datab => \cont|contador_fm\(21),
	datac => \cont|contador_fm\(22),
	datad => \cont|contador_fm\(19),
	combout => \cont|Equal2~3_combout\);

-- Location: LCCOMB_X32_Y11_N22
\cont|Equal2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Equal2~1_combout\ = (!\cont|contador_fm\(14) & (!\cont|contador_fm\(11) & (!\cont|contador_fm\(12) & !\cont|contador_fm\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_fm\(14),
	datab => \cont|contador_fm\(11),
	datac => \cont|contador_fm\(12),
	datad => \cont|contador_fm\(13),
	combout => \cont|Equal2~1_combout\);

-- Location: LCCOMB_X32_Y11_N16
\cont|Equal2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Equal2~2_combout\ = (!\cont|contador_fm\(15) & (!\cont|contador_fm\(16) & (!\cont|contador_fm\(17) & !\cont|contador_fm\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_fm\(15),
	datab => \cont|contador_fm\(16),
	datac => \cont|contador_fm\(17),
	datad => \cont|contador_fm\(18),
	combout => \cont|Equal2~2_combout\);

-- Location: LCCOMB_X32_Y11_N10
\cont|Equal2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Equal2~4_combout\ = (\cont|Equal2~0_combout\ & (\cont|Equal2~3_combout\ & (\cont|Equal2~1_combout\ & \cont|Equal2~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|Equal2~0_combout\,
	datab => \cont|Equal2~3_combout\,
	datac => \cont|Equal2~1_combout\,
	datad => \cont|Equal2~2_combout\,
	combout => \cont|Equal2~4_combout\);

-- Location: LCCOMB_X32_Y11_N28
\cont|Equal2~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Equal2~7_combout\ = (!\cont|contador_fm\(31) & (\cont|Equal2~5_combout\ & (\cont|Equal2~6_combout\ & \cont|Equal2~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_fm\(31),
	datab => \cont|Equal2~5_combout\,
	datac => \cont|Equal2~6_combout\,
	datad => \cont|Equal2~4_combout\,
	combout => \cont|Equal2~7_combout\);

-- Location: LCCOMB_X32_Y11_N4
\cont|Equal3~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Equal3~2_combout\ = (\cont|Equal3~0_combout\ & (\cont|Equal3~1_combout\ & \cont|Equal2~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cont|Equal3~0_combout\,
	datac => \cont|Equal3~1_combout\,
	datad => \cont|Equal2~7_combout\,
	combout => \cont|Equal3~2_combout\);

-- Location: LCCOMB_X31_Y11_N6
\cont|contador_fm~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|contador_fm~19_combout\ = (!\cont|contador_fm~18_combout\ & (((!\cont|Add3~2_combout\ & !\cont|Equal3~2_combout\)) # (!\chave_chave_b3|key~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_fm~18_combout\,
	datab => \cont|Add3~2_combout\,
	datac => \chave_chave_b3|key~q\,
	datad => \cont|Equal3~2_combout\,
	combout => \cont|contador_fm~19_combout\);

-- Location: FF_X31_Y11_N7
\cont|contador_fm[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cont|clock2Hz|saida~clkctrl_outclk\,
	d => \cont|contador_fm~19_combout\,
	ena => \cont|contador_fm[10]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cont|contador_fm\(1));

-- Location: LCCOMB_X32_Y11_N2
\cont|Equal2~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Equal2~8_combout\ = (!\cont|contador_fm\(1) & (!\cont|contador_fm\(4) & (!\cont|contador_fm\(0) & !\cont|contador_fm\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_fm\(1),
	datab => \cont|contador_fm\(4),
	datac => \cont|contador_fm\(0),
	datad => \cont|contador_fm\(6),
	combout => \cont|Equal2~8_combout\);

-- Location: LCCOMB_X31_Y11_N14
\cont|contador_fm~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|contador_fm~4_combout\ = (!\chave_chave_b3|key~q\ & (((!\cont|Equal2~7_combout\) # (!\cont|Equal2~9_combout\)) # (!\cont|Equal2~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|Equal2~8_combout\,
	datab => \cont|Equal2~9_combout\,
	datac => \chave_chave_b3|key~q\,
	datad => \cont|Equal2~7_combout\,
	combout => \cont|contador_fm~4_combout\);

-- Location: LCCOMB_X31_Y11_N2
\cont|contador_fm~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|contador_fm~7_combout\ = (\cont|Add3~16_combout\) # ((\cont|Equal3~0_combout\ & (\cont|Equal2~7_combout\ & \cont|Equal3~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|Equal3~0_combout\,
	datab => \cont|Equal2~7_combout\,
	datac => \cont|Equal3~1_combout\,
	datad => \cont|Add3~16_combout\,
	combout => \cont|contador_fm~7_combout\);

-- Location: LCCOMB_X31_Y11_N8
\cont|contador_fm~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|contador_fm~8_combout\ = (\cont|Add2~16_combout\ & (!\cont|contador_fm~4_combout\ & ((!\cont|contador_fm~7_combout\) # (!\chave_chave_b3|key~q\)))) # (!\cont|Add2~16_combout\ & (((!\cont|contador_fm~7_combout\) # (!\chave_chave_b3|key~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011101110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|Add2~16_combout\,
	datab => \cont|contador_fm~4_combout\,
	datac => \chave_chave_b3|key~q\,
	datad => \cont|contador_fm~7_combout\,
	combout => \cont|contador_fm~8_combout\);

-- Location: FF_X31_Y11_N9
\cont|contador_fm[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cont|clock2Hz|saida~clkctrl_outclk\,
	d => \cont|contador_fm~8_combout\,
	ena => \cont|contador_fm[10]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cont|contador_fm\(8));

-- Location: LCCOMB_X32_Y11_N20
\cont|Equal3~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Equal3~1_combout\ = (\cont|contador_fm\(8) & (\cont|contador_fm\(10) & \cont|contador_fm\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_fm\(8),
	datac => \cont|contador_fm\(10),
	datad => \cont|contador_fm\(9),
	combout => \cont|Equal3~1_combout\);

-- Location: LCCOMB_X32_Y11_N30
\cont|contador_fm[30]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|contador_fm[30]~1_combout\ = (\cont|Equal3~1_combout\ & (\cont|Equal3~0_combout\ & (\chave_chave_b3|key~q\ & \cont|Equal2~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|Equal3~1_combout\,
	datab => \cont|Equal3~0_combout\,
	datac => \chave_chave_b3|key~q\,
	datad => \cont|Equal2~7_combout\,
	combout => \cont|contador_fm[30]~1_combout\);

-- Location: LCCOMB_X30_Y11_N8
\cont|Add2~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Add2~8_combout\ = (\cont|contador_fm\(4) & ((GND) # (!\cont|Add2~7\))) # (!\cont|contador_fm\(4) & (\cont|Add2~7\ $ (GND)))
-- \cont|Add2~9\ = CARRY((\cont|contador_fm\(4)) # (!\cont|Add2~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cont|contador_fm\(4),
	datad => VCC,
	cin => \cont|Add2~7\,
	combout => \cont|Add2~8_combout\,
	cout => \cont|Add2~9\);

-- Location: LCCOMB_X32_Y10_N8
\cont|Add3~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Add3~8_combout\ = (\cont|contador_fm\(4) & (\cont|Add3~7\ $ (GND))) # (!\cont|contador_fm\(4) & (!\cont|Add3~7\ & VCC))
-- \cont|Add3~9\ = CARRY((\cont|contador_fm\(4) & !\cont|Add3~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_fm\(4),
	datad => VCC,
	cin => \cont|Add3~7\,
	combout => \cont|Add3~8_combout\,
	cout => \cont|Add3~9\);

-- Location: LCCOMB_X31_Y11_N16
\cont|contador_fm~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|contador_fm~13_combout\ = (\chave_chave_b3|key~q\ & (((\cont|Add3~8_combout\)))) # (!\chave_chave_b3|key~q\ & ((\cont|Add2~8_combout\) # ((\cont|Equal2~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \chave_chave_b3|key~q\,
	datab => \cont|Add2~8_combout\,
	datac => \cont|Add3~8_combout\,
	datad => \cont|Equal2~10_combout\,
	combout => \cont|contador_fm~13_combout\);

-- Location: LCCOMB_X31_Y11_N24
\cont|contador_fm~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|contador_fm~14_combout\ = (!\cont|contador_fm[30]~1_combout\ & \cont|contador_fm~13_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_fm[30]~1_combout\,
	datac => \cont|contador_fm~13_combout\,
	combout => \cont|contador_fm~14_combout\);

-- Location: FF_X31_Y11_N25
\cont|contador_fm[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cont|clock2Hz|saida~clkctrl_outclk\,
	d => \cont|contador_fm~14_combout\,
	ena => \cont|contador_fm[10]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cont|contador_fm\(4));

-- Location: LCCOMB_X30_Y11_N10
\cont|Add2~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Add2~10_combout\ = (\cont|contador_fm\(5) & (!\cont|Add2~9\)) # (!\cont|contador_fm\(5) & (\cont|Add2~9\ & VCC))
-- \cont|Add2~11\ = CARRY((\cont|contador_fm\(5) & !\cont|Add2~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cont|contador_fm\(5),
	datad => VCC,
	cin => \cont|Add2~9\,
	combout => \cont|Add2~10_combout\,
	cout => \cont|Add2~11\);

-- Location: LCCOMB_X32_Y10_N10
\cont|Add3~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Add3~10_combout\ = (\cont|contador_fm\(5) & ((\cont|Add3~9\) # (GND))) # (!\cont|contador_fm\(5) & (!\cont|Add3~9\))
-- \cont|Add3~11\ = CARRY((\cont|contador_fm\(5)) # (!\cont|Add3~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cont|contador_fm\(5),
	datad => VCC,
	cin => \cont|Add3~9\,
	combout => \cont|Add3~10_combout\,
	cout => \cont|Add3~11\);

-- Location: LCCOMB_X31_Y9_N10
\cont|contador_fm~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|contador_fm~12_combout\ = (\chave_chave_b3|key~q\ & ((!\cont|Add3~10_combout\))) # (!\chave_chave_b3|key~q\ & (!\cont|Add2~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|Add2~10_combout\,
	datab => \chave_chave_b3|key~q\,
	datad => \cont|Add3~10_combout\,
	combout => \cont|contador_fm~12_combout\);

-- Location: FF_X31_Y9_N11
\cont|contador_fm[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cont|clock2Hz|saida~clkctrl_outclk\,
	d => \cont|contador_fm~12_combout\,
	ena => \cont|contador_fm[10]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cont|contador_fm\(5));

-- Location: LCCOMB_X32_Y10_N12
\cont|Add3~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Add3~12_combout\ = (\cont|contador_fm\(6) & (!\cont|Add3~11\ & VCC)) # (!\cont|contador_fm\(6) & (\cont|Add3~11\ $ (GND)))
-- \cont|Add3~13\ = CARRY((!\cont|contador_fm\(6) & !\cont|Add3~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_fm\(6),
	datad => VCC,
	cin => \cont|Add3~11\,
	combout => \cont|Add3~12_combout\,
	cout => \cont|Add3~13\);

-- Location: LCCOMB_X32_Y11_N6
\cont|contador_fm~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|contador_fm~10_combout\ = (\cont|Add3~12_combout\) # ((\cont|Equal3~1_combout\ & (\cont|Equal3~0_combout\ & \cont|Equal2~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|Equal3~1_combout\,
	datab => \cont|Equal3~0_combout\,
	datac => \cont|Add3~12_combout\,
	datad => \cont|Equal2~7_combout\,
	combout => \cont|contador_fm~10_combout\);

-- Location: LCCOMB_X31_Y11_N18
\cont|contador_fm~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|contador_fm~11_combout\ = (\cont|Add2~12_combout\ & (!\cont|contador_fm~4_combout\ & ((!\cont|contador_fm~10_combout\) # (!\chave_chave_b3|key~q\)))) # (!\cont|Add2~12_combout\ & (((!\cont|contador_fm~10_combout\) # (!\chave_chave_b3|key~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011101110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|Add2~12_combout\,
	datab => \cont|contador_fm~4_combout\,
	datac => \chave_chave_b3|key~q\,
	datad => \cont|contador_fm~10_combout\,
	combout => \cont|contador_fm~11_combout\);

-- Location: FF_X31_Y11_N19
\cont|contador_fm[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cont|clock2Hz|saida~clkctrl_outclk\,
	d => \cont|contador_fm~11_combout\,
	ena => \cont|contador_fm[10]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cont|contador_fm\(6));

-- Location: LCCOMB_X31_Y9_N28
\cont|contador_fm~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|contador_fm~9_combout\ = (\chave_chave_b3|key~q\ & (\cont|Add3~14_combout\)) # (!\chave_chave_b3|key~q\ & ((\cont|Add2~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \chave_chave_b3|key~q\,
	datac => \cont|Add3~14_combout\,
	datad => \cont|Add2~14_combout\,
	combout => \cont|contador_fm~9_combout\);

-- Location: FF_X31_Y9_N29
\cont|contador_fm[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cont|clock2Hz|saida~clkctrl_outclk\,
	d => \cont|contador_fm~9_combout\,
	ena => \cont|contador_fm[10]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cont|contador_fm\(7));

-- Location: LCCOMB_X28_Y11_N20
\cont|estacao[7]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|estacao[7]~3_combout\ = (\s1~input_o\ & ((\cont|contador_fm\(7)))) # (!\s1~input_o\ & (\cont|contador_am\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cont|contador_am\(7),
	datac => \s1~input_o\,
	datad => \cont|contador_fm\(7),
	combout => \cont|estacao[7]~3_combout\);

-- Location: LCCOMB_X28_Y11_N26
\cont|estacao[6]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|estacao[6]~4_combout\ = (\s1~input_o\ & (!\cont|contador_fm\(6))) # (!\s1~input_o\ & ((\cont|contador_am\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \s1~input_o\,
	datac => \cont|contador_fm\(6),
	datad => \cont|contador_am\(6),
	combout => \cont|estacao[6]~4_combout\);

-- Location: LCCOMB_X29_Y12_N28
\cont|estacao[5]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|estacao[5]~5_combout\ = (\s1~input_o\ & ((!\cont|contador_fm\(5)))) # (!\s1~input_o\ & (\cont|contador_am\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111000101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_am\(5),
	datab => \s1~input_o\,
	datac => \cont|contador_fm\(5),
	combout => \cont|estacao[5]~5_combout\);

-- Location: LCCOMB_X29_Y11_N26
\cont|estacao[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|estacao[4]~6_combout\ = (\s1~input_o\ & ((\cont|contador_fm\(4)))) # (!\s1~input_o\ & (!\cont|contador_am\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_am\(4),
	datac => \s1~input_o\,
	datad => \cont|contador_fm\(4),
	combout => \cont|estacao[4]~6_combout\);

-- Location: LCCOMB_X26_Y11_N28
\cont|estacao[10]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|estacao[10]~0_combout\ = (\s1~input_o\ & ((\cont|contador_fm\(10)))) # (!\s1~input_o\ & (\cont|contador_am\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \s1~input_o\,
	datab => \cont|contador_am\(10),
	datac => \cont|contador_fm\(10),
	combout => \cont|estacao[10]~0_combout\);

-- Location: LCCOMB_X26_Y11_N10
\cont|estacao[9]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|estacao[9]~1_combout\ = (\s1~input_o\ & (!\cont|contador_fm\(9))) # (!\s1~input_o\ & ((!\cont|contador_am\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101001011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \s1~input_o\,
	datac => \cont|contador_fm\(9),
	datad => \cont|contador_am\(9),
	combout => \cont|estacao[9]~1_combout\);

-- Location: LCCOMB_X26_Y11_N12
\cont|estacao[8]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|estacao[8]~2_combout\ = (\s1~input_o\ & ((!\cont|contador_fm\(8)))) # (!\s1~input_o\ & (\cont|contador_am\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cont|contador_am\(8),
	datac => \s1~input_o\,
	datad => \cont|contador_fm\(8),
	combout => \cont|estacao[8]~2_combout\);

-- Location: LCCOMB_X26_Y11_N18
\Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ = \cont|estacao[8]~2_combout\ $ (VCC)
-- \Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ = CARRY(\cont|estacao[8]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|estacao[8]~2_combout\,
	datad => VCC,
	combout => \Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\);

-- Location: LCCOMB_X26_Y11_N20
\Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ = (\cont|estacao[9]~1_combout\ & (\Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ & VCC)) # (!\cont|estacao[9]~1_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\))
-- \Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ = CARRY((!\cont|estacao[9]~1_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|estacao[9]~1_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\);

-- Location: LCCOMB_X26_Y11_N22
\Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ = (\cont|estacao[10]~0_combout\ & (\Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ $ (GND))) # (!\cont|estacao[10]~0_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ & VCC))
-- \Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ = CARRY((\cont|estacao[10]~0_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cont|estacao[10]~0_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~5\);

-- Location: LCCOMB_X26_Y11_N24
\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ = !\Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~5\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~5\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\);

-- Location: LCCOMB_X26_Y11_N2
\Mod0|auto_generated|divider|divider|StageOut[36]~158\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[36]~158_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\s1~input_o\ & ((\cont|contador_fm\(10)))) # (!\s1~input_o\ & (\cont|contador_am\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \s1~input_o\,
	datab => \cont|contador_am\(10),
	datac => \cont|contador_fm\(10),
	datad => \Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[36]~158_combout\);

-- Location: LCCOMB_X25_Y11_N0
\Mod0|auto_generated|divider|divider|StageOut[36]~112\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[36]~112_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[36]~112_combout\);

-- Location: LCCOMB_X26_Y11_N4
\Mod0|auto_generated|divider|divider|StageOut[35]~159\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[35]~159_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\s1~input_o\ & (!\cont|contador_fm\(9))) # (!\s1~input_o\ & ((!\cont|contador_am\(9))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \s1~input_o\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datac => \cont|contador_fm\(9),
	datad => \cont|contador_am\(9),
	combout => \Mod0|auto_generated|divider|divider|StageOut[35]~159_combout\);

-- Location: LCCOMB_X25_Y11_N2
\Mod0|auto_generated|divider|divider|StageOut[35]~113\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[35]~113_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[35]~113_combout\);

-- Location: LCCOMB_X26_Y11_N30
\Mod0|auto_generated|divider|divider|StageOut[34]~160\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[34]~160_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\s1~input_o\ & (!\cont|contador_fm\(8))) # (!\s1~input_o\ & ((\cont|contador_am\(8))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_fm\(8),
	datab => \cont|contador_am\(8),
	datac => \s1~input_o\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[34]~160_combout\);

-- Location: LCCOMB_X25_Y11_N28
\Mod0|auto_generated|divider|divider|StageOut[34]~114\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[34]~114_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[34]~114_combout\);

-- Location: LCCOMB_X25_Y11_N10
\Mod0|auto_generated|divider|divider|StageOut[33]~161\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[33]~161_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\s1~input_o\ & (\cont|contador_fm\(7))) # (!\s1~input_o\ & ((\cont|contador_am\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \s1~input_o\,
	datab => \cont|contador_fm\(7),
	datac => \cont|contador_am\(7),
	datad => \Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[33]~161_combout\);

-- Location: LCCOMB_X25_Y11_N8
\Mod0|auto_generated|divider|divider|StageOut[33]~162\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[33]~162_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\s1~input_o\ & (\cont|contador_fm\(7))) # (!\s1~input_o\ & ((\cont|contador_am\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \s1~input_o\,
	datab => \cont|contador_fm\(7),
	datac => \cont|contador_am\(7),
	datad => \Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[33]~162_combout\);

-- Location: LCCOMB_X25_Y11_N16
\Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ = (((\Mod0|auto_generated|divider|divider|StageOut[33]~161_combout\) # (\Mod0|auto_generated|divider|divider|StageOut[33]~162_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[33]~161_combout\) # (\Mod0|auto_generated|divider|divider|StageOut[33]~162_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[33]~161_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[33]~162_combout\,
	datad => VCC,
	combout => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\);

-- Location: LCCOMB_X25_Y11_N18
\Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (((\Mod0|auto_generated|divider|divider|StageOut[34]~160_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[34]~114_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (!\Mod0|auto_generated|divider|divider|StageOut[34]~160_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[34]~114_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[34]~160_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[34]~114_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[34]~160_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[34]~114_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\);

-- Location: LCCOMB_X25_Y11_N20
\Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & (((\Mod0|auto_generated|divider|divider|StageOut[35]~159_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[35]~113_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((((\Mod0|auto_generated|divider|divider|StageOut[35]~159_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[35]~113_combout\)))))
-- \Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ = CARRY((!\Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((\Mod0|auto_generated|divider|divider|StageOut[35]~159_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[35]~113_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[35]~159_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[35]~113_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\);

-- Location: LCCOMB_X25_Y11_N22
\Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ & (((\Mod0|auto_generated|divider|divider|StageOut[36]~158_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[36]~112_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ & (!\Mod0|auto_generated|divider|divider|StageOut[36]~158_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[36]~112_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[36]~158_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[36]~112_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[36]~158_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[36]~112_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7\);

-- Location: LCCOMB_X25_Y11_N24
\Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ = \Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\);

-- Location: LCCOMB_X26_Y11_N16
\Mod0|auto_generated|divider|divider|StageOut[48]~163\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[48]~163_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[36]~158_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[36]~158_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[48]~163_combout\);

-- Location: LCCOMB_X28_Y11_N24
\Mod0|auto_generated|divider|divider|StageOut[48]~115\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[48]~115_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[48]~115_combout\);

-- Location: LCCOMB_X26_Y11_N14
\Mod0|auto_generated|divider|divider|StageOut[47]~164\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[47]~164_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[35]~159_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \Mod0|auto_generated|divider|divider|StageOut[35]~159_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[47]~164_combout\);

-- Location: LCCOMB_X28_Y11_N18
\Mod0|auto_generated|divider|divider|StageOut[47]~116\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[47]~116_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[47]~116_combout\);

-- Location: LCCOMB_X25_Y11_N6
\Mod0|auto_generated|divider|divider|StageOut[46]~165\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[46]~165_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[34]~160_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	datac => \Mod0|auto_generated|divider|divider|StageOut[34]~160_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[46]~165_combout\);

-- Location: LCCOMB_X25_Y11_N30
\Mod0|auto_generated|divider|divider|StageOut[46]~117\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[46]~117_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[46]~117_combout\);

-- Location: LCCOMB_X25_Y11_N26
\Mod0|auto_generated|divider|divider|StageOut[45]~166\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[45]~166_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\s1~input_o\ & (\cont|contador_fm\(7))) # (!\s1~input_o\ & ((\cont|contador_am\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \s1~input_o\,
	datab => \cont|contador_fm\(7),
	datac => \cont|contador_am\(7),
	datad => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[45]~166_combout\);

-- Location: LCCOMB_X25_Y11_N12
\Mod0|auto_generated|divider|divider|StageOut[45]~118\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[45]~118_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[45]~118_combout\);

-- Location: LCCOMB_X28_Y11_N30
\Mod0|auto_generated|divider|divider|StageOut[44]~167\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[44]~167_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\s1~input_o\ & (!\cont|contador_fm\(6))) # (!\s1~input_o\ & ((\cont|contador_am\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \s1~input_o\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \cont|contador_fm\(6),
	datad => \cont|contador_am\(6),
	combout => \Mod0|auto_generated|divider|divider|StageOut[44]~167_combout\);

-- Location: LCCOMB_X28_Y11_N16
\Mod0|auto_generated|divider|divider|StageOut[44]~168\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[44]~168_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\s1~input_o\ & (!\cont|contador_fm\(6))) # (!\s1~input_o\ & ((\cont|contador_am\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \s1~input_o\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \cont|contador_fm\(6),
	datad => \cont|contador_am\(6),
	combout => \Mod0|auto_generated|divider|divider|StageOut[44]~168_combout\);

-- Location: LCCOMB_X28_Y11_N0
\Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ = (((\Mod0|auto_generated|divider|divider|StageOut[44]~167_combout\) # (\Mod0|auto_generated|divider|divider|StageOut[44]~168_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[44]~167_combout\) # (\Mod0|auto_generated|divider|divider|StageOut[44]~168_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[44]~167_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[44]~168_combout\,
	datad => VCC,
	combout => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\);

-- Location: LCCOMB_X28_Y11_N2
\Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (((\Mod0|auto_generated|divider|divider|StageOut[45]~166_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[45]~118_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (!\Mod0|auto_generated|divider|divider|StageOut[45]~166_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[45]~118_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[45]~166_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[45]~118_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[45]~166_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[45]~118_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\);

-- Location: LCCOMB_X28_Y11_N4
\Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & (((\Mod0|auto_generated|divider|divider|StageOut[46]~165_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[46]~117_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((((\Mod0|auto_generated|divider|divider|StageOut[46]~165_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[46]~117_combout\)))))
-- \Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ = CARRY((!\Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((\Mod0|auto_generated|divider|divider|StageOut[46]~165_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[46]~117_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[46]~165_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[46]~117_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\);

-- Location: LCCOMB_X28_Y11_N6
\Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ & (((\Mod0|auto_generated|divider|divider|StageOut[47]~164_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[47]~116_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ & (!\Mod0|auto_generated|divider|divider|StageOut[47]~164_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[47]~116_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[47]~164_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[47]~116_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[47]~164_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[47]~116_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7\);

-- Location: LCCOMB_X28_Y11_N8
\Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ & ((((\Mod0|auto_generated|divider|divider|StageOut[48]~163_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[48]~115_combout\))))) # (!\Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ & ((\Mod0|auto_generated|divider|divider|StageOut[48]~163_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|StageOut[48]~115_combout\) # (GND))))
-- \Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~9\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[48]~163_combout\) # ((\Mod0|auto_generated|divider|divider|StageOut[48]~115_combout\) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[48]~163_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[48]~115_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~9\);

-- Location: LCCOMB_X28_Y11_N10
\Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ = !\Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~9\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~9\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\);

-- Location: LCCOMB_X28_Y11_N14
\Mod0|auto_generated|divider|divider|StageOut[60]~169\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[60]~169_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[48]~163_combout\) # 
-- ((!\Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[48]~163_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[60]~169_combout\);

-- Location: LCCOMB_X28_Y11_N28
\Mod0|auto_generated|divider|divider|StageOut[60]~119\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[60]~119_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[60]~119_combout\);

-- Location: LCCOMB_X28_Y11_N12
\Mod0|auto_generated|divider|divider|StageOut[59]~170\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[59]~170_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[47]~164_combout\) # 
-- ((!\Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[47]~164_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[59]~170_combout\);

-- Location: LCCOMB_X28_Y12_N20
\Mod0|auto_generated|divider|divider|StageOut[59]~120\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[59]~120_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[59]~120_combout\);

-- Location: LCCOMB_X25_Y11_N4
\Mod0|auto_generated|divider|divider|StageOut[58]~171\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[58]~171_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[46]~165_combout\) # 
-- ((!\Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \Mod0|auto_generated|divider|divider|StageOut[46]~165_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[58]~171_combout\);

-- Location: LCCOMB_X28_Y12_N18
\Mod0|auto_generated|divider|divider|StageOut[58]~121\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[58]~121_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[58]~121_combout\);

-- Location: LCCOMB_X28_Y12_N22
\Mod0|auto_generated|divider|divider|StageOut[57]~122\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[57]~122_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[57]~122_combout\);

-- Location: LCCOMB_X25_Y11_N14
\Mod0|auto_generated|divider|divider|StageOut[57]~172\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[57]~172_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[45]~166_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	datac => \Mod0|auto_generated|divider|divider|StageOut[45]~166_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[57]~172_combout\);

-- Location: LCCOMB_X29_Y12_N30
\Mod0|auto_generated|divider|divider|StageOut[56]~173\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[56]~173_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\s1~input_o\ & (!\cont|contador_fm\(6))) # (!\s1~input_o\ & ((\cont|contador_am\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_fm\(6),
	datab => \s1~input_o\,
	datac => \cont|contador_am\(6),
	datad => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[56]~173_combout\);

-- Location: LCCOMB_X28_Y12_N24
\Mod0|auto_generated|divider|divider|StageOut[56]~123\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[56]~123_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[56]~123_combout\);

-- Location: LCCOMB_X29_Y12_N2
\Mod0|auto_generated|divider|divider|StageOut[55]~175\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[55]~175_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\s1~input_o\ & (!\cont|contador_fm\(5))) # (!\s1~input_o\ & ((\cont|contador_am\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datab => \s1~input_o\,
	datac => \cont|contador_fm\(5),
	datad => \cont|contador_am\(5),
	combout => \Mod0|auto_generated|divider|divider|StageOut[55]~175_combout\);

-- Location: LCCOMB_X29_Y12_N8
\Mod0|auto_generated|divider|divider|StageOut[55]~174\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[55]~174_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\s1~input_o\ & (!\cont|contador_fm\(5))) # (!\s1~input_o\ & ((\cont|contador_am\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datab => \s1~input_o\,
	datac => \cont|contador_fm\(5),
	datad => \cont|contador_am\(5),
	combout => \Mod0|auto_generated|divider|divider|StageOut[55]~174_combout\);

-- Location: LCCOMB_X28_Y12_N4
\Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ = (((\Mod0|auto_generated|divider|divider|StageOut[55]~175_combout\) # (\Mod0|auto_generated|divider|divider|StageOut[55]~174_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[55]~175_combout\) # (\Mod0|auto_generated|divider|divider|StageOut[55]~174_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[55]~175_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[55]~174_combout\,
	datad => VCC,
	combout => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\);

-- Location: LCCOMB_X28_Y12_N6
\Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (((\Mod0|auto_generated|divider|divider|StageOut[56]~173_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[56]~123_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (!\Mod0|auto_generated|divider|divider|StageOut[56]~173_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[56]~123_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[56]~173_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[56]~123_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[56]~173_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[56]~123_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\);

-- Location: LCCOMB_X28_Y12_N8
\Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & (((\Mod0|auto_generated|divider|divider|StageOut[57]~122_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[57]~172_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((((\Mod0|auto_generated|divider|divider|StageOut[57]~122_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[57]~172_combout\)))))
-- \Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ = CARRY((!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((\Mod0|auto_generated|divider|divider|StageOut[57]~122_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[57]~172_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[57]~122_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[57]~172_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\);

-- Location: LCCOMB_X28_Y12_N10
\Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ & (((\Mod0|auto_generated|divider|divider|StageOut[58]~171_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[58]~121_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ & (!\Mod0|auto_generated|divider|divider|StageOut[58]~171_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[58]~121_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[58]~171_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[58]~121_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[58]~171_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[58]~121_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7\);

-- Location: LCCOMB_X28_Y12_N12
\Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ & ((((\Mod0|auto_generated|divider|divider|StageOut[59]~170_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[59]~120_combout\))))) # (!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ & ((\Mod0|auto_generated|divider|divider|StageOut[59]~170_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|StageOut[59]~120_combout\) # (GND))))
-- \Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~9\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[59]~170_combout\) # ((\Mod0|auto_generated|divider|divider|StageOut[59]~120_combout\) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[59]~170_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[59]~120_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~9\);

-- Location: LCCOMB_X28_Y12_N14
\Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~9\ & (((\Mod0|auto_generated|divider|divider|StageOut[60]~169_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[60]~119_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~9\ & (!\Mod0|auto_generated|divider|divider|StageOut[60]~169_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[60]~119_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~11\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[60]~169_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[60]~119_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[60]~169_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[60]~119_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~9\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~11\);

-- Location: LCCOMB_X28_Y12_N16
\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ = \Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~11\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~11\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\);

-- Location: LCCOMB_X28_Y13_N20
\Mod0|auto_generated|divider|divider|StageOut[72]~124\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[72]~124_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & \Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[72]~124_combout\);

-- Location: LCCOMB_X28_Y11_N22
\Mod0|auto_generated|divider|divider|StageOut[72]~176\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[72]~176_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[60]~169_combout\) # 
-- ((!\Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[60]~169_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[72]~176_combout\);

-- Location: LCCOMB_X28_Y12_N2
\Mod0|auto_generated|divider|divider|StageOut[71]~177\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[71]~177_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[59]~170_combout\) # 
-- ((!\Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[59]~170_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[71]~177_combout\);

-- Location: LCCOMB_X28_Y13_N2
\Mod0|auto_generated|divider|divider|StageOut[71]~125\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[71]~125_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & \Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[71]~125_combout\);

-- Location: LCCOMB_X28_Y12_N28
\Mod0|auto_generated|divider|divider|StageOut[70]~178\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[70]~178_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[58]~171_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datac => \Mod0|auto_generated|divider|divider|StageOut[58]~171_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[70]~178_combout\);

-- Location: LCCOMB_X28_Y13_N0
\Mod0|auto_generated|divider|divider|StageOut[70]~126\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[70]~126_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & \Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[70]~126_combout\);

-- Location: LCCOMB_X28_Y13_N22
\Mod0|auto_generated|divider|divider|StageOut[69]~127\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[69]~127_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & \Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[69]~127_combout\);

-- Location: LCCOMB_X28_Y12_N30
\Mod0|auto_generated|divider|divider|StageOut[69]~179\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[69]~179_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[57]~172_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datac => \Mod0|auto_generated|divider|divider|StageOut[57]~172_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[69]~179_combout\);

-- Location: LCCOMB_X28_Y12_N0
\Mod0|auto_generated|divider|divider|StageOut[68]~180\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[68]~180_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[56]~173_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[56]~173_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[68]~180_combout\);

-- Location: LCCOMB_X29_Y12_N10
\Mod0|auto_generated|divider|divider|StageOut[68]~128\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[68]~128_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & \Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[68]~128_combout\);

-- Location: LCCOMB_X29_Y12_N0
\Mod0|auto_generated|divider|divider|StageOut[67]~129\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[67]~129_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & \Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[67]~129_combout\);

-- Location: LCCOMB_X29_Y12_N4
\Mod0|auto_generated|divider|divider|StageOut[67]~181\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[67]~181_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\s1~input_o\ & (!\cont|contador_fm\(5))) # (!\s1~input_o\ & ((\cont|contador_am\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_fm\(5),
	datab => \cont|contador_am\(5),
	datac => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \s1~input_o\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[67]~181_combout\);

-- Location: LCCOMB_X29_Y11_N12
\Mod0|auto_generated|divider|divider|StageOut[66]~183\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[66]~183_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\s1~input_o\ & ((\cont|contador_fm\(4)))) # (!\s1~input_o\ & (!\cont|contador_am\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_am\(4),
	datab => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datac => \s1~input_o\,
	datad => \cont|contador_fm\(4),
	combout => \Mod0|auto_generated|divider|divider|StageOut[66]~183_combout\);

-- Location: LCCOMB_X29_Y11_N14
\Mod0|auto_generated|divider|divider|StageOut[66]~182\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[66]~182_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\s1~input_o\ & ((\cont|contador_fm\(4)))) # (!\s1~input_o\ & (!\cont|contador_am\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_am\(4),
	datab => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datac => \s1~input_o\,
	datad => \cont|contador_fm\(4),
	combout => \Mod0|auto_generated|divider|divider|StageOut[66]~182_combout\);

-- Location: LCCOMB_X28_Y13_N4
\Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ = (((\Mod0|auto_generated|divider|divider|StageOut[66]~183_combout\) # (\Mod0|auto_generated|divider|divider|StageOut[66]~182_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[66]~183_combout\) # (\Mod0|auto_generated|divider|divider|StageOut[66]~182_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[66]~183_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[66]~182_combout\,
	datad => VCC,
	combout => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\);

-- Location: LCCOMB_X28_Y13_N6
\Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ & (((\Mod0|auto_generated|divider|divider|StageOut[67]~129_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[67]~181_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ & (!\Mod0|auto_generated|divider|divider|StageOut[67]~129_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[67]~181_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[67]~129_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[67]~181_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[67]~129_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[67]~181_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\);

-- Location: LCCOMB_X28_Y13_N8
\Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & (((\Mod0|auto_generated|divider|divider|StageOut[68]~180_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[68]~128_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & ((((\Mod0|auto_generated|divider|divider|StageOut[68]~180_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[68]~128_combout\)))))
-- \Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ = CARRY((!\Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & ((\Mod0|auto_generated|divider|divider|StageOut[68]~180_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[68]~128_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[68]~180_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[68]~128_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\);

-- Location: LCCOMB_X28_Y13_N10
\Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ & (((\Mod0|auto_generated|divider|divider|StageOut[69]~127_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[69]~179_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ & (!\Mod0|auto_generated|divider|divider|StageOut[69]~127_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[69]~179_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[69]~127_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[69]~179_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[69]~127_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[69]~179_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7\);

-- Location: LCCOMB_X28_Y13_N12
\Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ & ((((\Mod0|auto_generated|divider|divider|StageOut[70]~178_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[70]~126_combout\))))) # (!\Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ & ((\Mod0|auto_generated|divider|divider|StageOut[70]~178_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|StageOut[70]~126_combout\) # (GND))))
-- \Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~9\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[70]~178_combout\) # ((\Mod0|auto_generated|divider|divider|StageOut[70]~126_combout\) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[70]~178_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[70]~126_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~9\);

-- Location: LCCOMB_X28_Y13_N14
\Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~9\ & (((\Mod0|auto_generated|divider|divider|StageOut[71]~177_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[71]~125_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~9\ & (!\Mod0|auto_generated|divider|divider|StageOut[71]~177_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[71]~125_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~11\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[71]~177_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[71]~125_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[71]~177_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[71]~125_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~9\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~11\);

-- Location: LCCOMB_X28_Y13_N16
\Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~11\ & ((((\Mod0|auto_generated|divider|divider|StageOut[72]~124_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[72]~176_combout\))))) # (!\Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~11\ & ((\Mod0|auto_generated|divider|divider|StageOut[72]~124_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|StageOut[72]~176_combout\) # (GND))))
-- \Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~13\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[72]~124_combout\) # ((\Mod0|auto_generated|divider|divider|StageOut[72]~176_combout\) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[72]~124_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[72]~176_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~11\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~13\);

-- Location: LCCOMB_X28_Y13_N18
\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ = !\Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~13\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~13\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\);

-- Location: LCCOMB_X29_Y10_N4
\Mod0|auto_generated|divider|divider|StageOut[84]~130\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[84]~130_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[84]~130_combout\);

-- Location: LCCOMB_X28_Y13_N24
\Mod0|auto_generated|divider|divider|StageOut[84]~184\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[84]~184_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[72]~176_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datac => \Mod0|auto_generated|divider|divider|StageOut[72]~176_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[84]~184_combout\);

-- Location: LCCOMB_X29_Y10_N6
\Mod0|auto_generated|divider|divider|StageOut[83]~131\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[83]~131_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[83]~131_combout\);

-- Location: LCCOMB_X28_Y13_N30
\Mod0|auto_generated|divider|divider|StageOut[83]~185\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[83]~185_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[71]~177_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datac => \Mod0|auto_generated|divider|divider|StageOut[71]~177_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[83]~185_combout\);

-- Location: LCCOMB_X28_Y13_N28
\Mod0|auto_generated|divider|divider|StageOut[82]~186\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[82]~186_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[70]~178_combout\) # 
-- ((!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & \Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[70]~178_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[82]~186_combout\);

-- Location: LCCOMB_X28_Y10_N22
\Mod0|auto_generated|divider|divider|StageOut[82]~132\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[82]~132_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[82]~132_combout\);

-- Location: LCCOMB_X26_Y10_N8
\Mod0|auto_generated|divider|divider|StageOut[81]~133\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[81]~133_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[81]~133_combout\);

-- Location: LCCOMB_X28_Y13_N26
\Mod0|auto_generated|divider|divider|StageOut[81]~187\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[81]~187_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[69]~179_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datac => \Mod0|auto_generated|divider|divider|StageOut[69]~179_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[81]~187_combout\);

-- Location: LCCOMB_X26_Y10_N10
\Mod0|auto_generated|divider|divider|StageOut[80]~134\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[80]~134_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[80]~134_combout\);

-- Location: LCCOMB_X28_Y12_N26
\Mod0|auto_generated|divider|divider|StageOut[80]~188\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[80]~188_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[68]~180_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datac => \Mod0|auto_generated|divider|divider|StageOut[68]~180_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[80]~188_combout\);

-- Location: LCCOMB_X28_Y10_N16
\Mod0|auto_generated|divider|divider|StageOut[79]~135\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[79]~135_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[79]~135_combout\);

-- Location: LCCOMB_X29_Y12_N14
\Mod0|auto_generated|divider|divider|StageOut[79]~189\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[79]~189_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[67]~181_combout\) # 
-- ((!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & \Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[67]~181_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[79]~189_combout\);

-- Location: LCCOMB_X29_Y10_N26
\Mod0|auto_generated|divider|divider|StageOut[78]~190\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[78]~190_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\s1~input_o\ & (\cont|contador_fm\(4))) # (!\s1~input_o\ & ((!\cont|contador_am\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_fm\(4),
	datab => \s1~input_o\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \cont|contador_am\(4),
	combout => \Mod0|auto_generated|divider|divider|StageOut[78]~190_combout\);

-- Location: LCCOMB_X29_Y10_N0
\Mod0|auto_generated|divider|divider|StageOut[78]~136\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[78]~136_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[78]~136_combout\);

-- Location: LCCOMB_X28_Y10_N0
\Mod0|auto_generated|divider|divider|StageOut[77]~191\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[77]~191_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\s1~input_o\ & (!\cont|contador_fm\(3))) # (!\s1~input_o\ & ((!\cont|contador_am\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_fm\(3),
	datab => \cont|contador_am\(3),
	datac => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \s1~input_o\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[77]~191_combout\);

-- Location: LCCOMB_X28_Y10_N18
\Mod0|auto_generated|divider|divider|StageOut[77]~192\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[77]~192_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\s1~input_o\ & (!\cont|contador_fm\(3))) # (!\s1~input_o\ & ((!\cont|contador_am\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_fm\(3),
	datab => \cont|contador_am\(3),
	datac => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \s1~input_o\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[77]~192_combout\);

-- Location: LCCOMB_X29_Y10_N8
\Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\ = (((\Mod0|auto_generated|divider|divider|StageOut[77]~191_combout\) # (\Mod0|auto_generated|divider|divider|StageOut[77]~192_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[77]~191_combout\) # (\Mod0|auto_generated|divider|divider|StageOut[77]~192_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[77]~191_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[77]~192_combout\,
	datad => VCC,
	combout => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\);

-- Location: LCCOMB_X29_Y10_N10
\Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ & (((\Mod0|auto_generated|divider|divider|StageOut[78]~190_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[78]~136_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ & (!\Mod0|auto_generated|divider|divider|StageOut[78]~190_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[78]~136_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[78]~190_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[78]~136_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[78]~190_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[78]~136_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\);

-- Location: LCCOMB_X29_Y10_N12
\Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ & (((\Mod0|auto_generated|divider|divider|StageOut[79]~135_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[79]~189_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ & ((((\Mod0|auto_generated|divider|divider|StageOut[79]~135_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[79]~189_combout\)))))
-- \Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ = CARRY((!\Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ & ((\Mod0|auto_generated|divider|divider|StageOut[79]~135_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[79]~189_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[79]~135_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[79]~189_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~5\);

-- Location: LCCOMB_X29_Y10_N14
\Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ & (((\Mod0|auto_generated|divider|divider|StageOut[80]~134_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[80]~188_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ & (!\Mod0|auto_generated|divider|divider|StageOut[80]~134_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[80]~188_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~7\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[80]~134_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[80]~188_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[80]~134_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[80]~188_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~5\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~7\);

-- Location: LCCOMB_X29_Y10_N16
\Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~7\ & ((((\Mod0|auto_generated|divider|divider|StageOut[81]~133_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[81]~187_combout\))))) # (!\Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~7\ & ((\Mod0|auto_generated|divider|divider|StageOut[81]~133_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|StageOut[81]~187_combout\) # (GND))))
-- \Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~9\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[81]~133_combout\) # ((\Mod0|auto_generated|divider|divider|StageOut[81]~187_combout\) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[81]~133_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[81]~187_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~7\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~9\);

-- Location: LCCOMB_X29_Y10_N18
\Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~9\ & (((\Mod0|auto_generated|divider|divider|StageOut[82]~186_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[82]~132_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~9\ & (!\Mod0|auto_generated|divider|divider|StageOut[82]~186_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[82]~132_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~11\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[82]~186_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[82]~132_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[82]~186_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[82]~132_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~9\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~11\);

-- Location: LCCOMB_X29_Y10_N20
\Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~11\ & ((((\Mod0|auto_generated|divider|divider|StageOut[83]~131_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[83]~185_combout\))))) # (!\Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~11\ & ((\Mod0|auto_generated|divider|divider|StageOut[83]~131_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|StageOut[83]~185_combout\) # (GND))))
-- \Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~13\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[83]~131_combout\) # ((\Mod0|auto_generated|divider|divider|StageOut[83]~185_combout\) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[83]~131_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[83]~185_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~11\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~13\);

-- Location: LCCOMB_X29_Y10_N22
\Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~14_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~13\ & (((\Mod0|auto_generated|divider|divider|StageOut[84]~130_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[84]~184_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~13\ & (!\Mod0|auto_generated|divider|divider|StageOut[84]~130_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[84]~184_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~15\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[84]~130_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[84]~184_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[84]~130_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[84]~184_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~13\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~14_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~15\);

-- Location: LCCOMB_X29_Y10_N24
\Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ = \Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~15\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~15\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\);

-- Location: LCCOMB_X28_Y10_N20
\Mod0|auto_generated|divider|divider|StageOut[89]~144\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[89]~144_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[89]~144_combout\);

-- Location: LCCOMB_X28_Y10_N6
\Mod0|auto_generated|divider|divider|StageOut[89]~200\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[89]~200_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\s1~input_o\ & (!\cont|contador_fm\(3))) # (!\s1~input_o\ & ((!\cont|contador_am\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_fm\(3),
	datab => \cont|contador_am\(3),
	datac => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \s1~input_o\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[89]~200_combout\);

-- Location: LCCOMB_X26_Y10_N30
\Mod0|auto_generated|divider|divider|StageOut[88]~202\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[88]~202_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\s1~input_o\ & (\cont|contador_fm\(2))) # (!\s1~input_o\ & ((!\cont|contador_am\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \s1~input_o\,
	datab => \cont|contador_fm\(2),
	datac => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \cont|contador_am\(2),
	combout => \Mod0|auto_generated|divider|divider|StageOut[88]~202_combout\);

-- Location: LCCOMB_X28_Y10_N4
\Mod0|auto_generated|divider|divider|StageOut[88]~201\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[88]~201_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\s1~input_o\ & ((\cont|contador_fm\(2)))) # (!\s1~input_o\ & (!\cont|contador_am\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \s1~input_o\,
	datab => \cont|contador_am\(2),
	datac => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \cont|contador_fm\(2),
	combout => \Mod0|auto_generated|divider|divider|StageOut[88]~201_combout\);

-- Location: LCCOMB_X25_Y10_N8
\Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\ = (((\Mod0|auto_generated|divider|divider|StageOut[88]~202_combout\) # (\Mod0|auto_generated|divider|divider|StageOut[88]~201_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[88]~202_combout\) # (\Mod0|auto_generated|divider|divider|StageOut[88]~201_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[88]~202_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[88]~201_combout\,
	datad => VCC,
	combout => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\);

-- Location: LCCOMB_X25_Y10_N10
\Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ & (((\Mod0|auto_generated|divider|divider|StageOut[89]~144_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[89]~200_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ & (!\Mod0|auto_generated|divider|divider|StageOut[89]~144_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[89]~200_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[89]~144_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[89]~200_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[89]~144_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[89]~200_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\);

-- Location: LCCOMB_X29_Y10_N2
\Mod0|auto_generated|divider|divider|StageOut[96]~193\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[96]~193_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[84]~184_combout\) # 
-- ((!\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[84]~184_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[96]~193_combout\);

-- Location: LCCOMB_X26_Y10_N28
\Mod0|auto_generated|divider|divider|StageOut[96]~137\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[96]~137_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~14_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~14_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[96]~137_combout\);

-- Location: LCCOMB_X25_Y10_N0
\Mod0|auto_generated|divider|divider|StageOut[95]~138\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[95]~138_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[95]~138_combout\);

-- Location: LCCOMB_X29_Y10_N28
\Mod0|auto_generated|divider|divider|StageOut[95]~194\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[95]~194_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[83]~185_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[83]~185_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[95]~194_combout\);

-- Location: LCCOMB_X28_Y10_N12
\Mod0|auto_generated|divider|divider|StageOut[94]~195\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[94]~195_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[82]~186_combout\) # 
-- ((!\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[82]~186_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[94]~195_combout\);

-- Location: LCCOMB_X28_Y10_N26
\Mod0|auto_generated|divider|divider|StageOut[94]~139\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[94]~139_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[94]~139_combout\);

-- Location: LCCOMB_X26_Y10_N20
\Mod0|auto_generated|divider|divider|StageOut[93]~196\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[93]~196_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[81]~187_combout\) # 
-- ((!\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datac => \Mod0|auto_generated|divider|divider|StageOut[81]~187_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[93]~196_combout\);

-- Location: LCCOMB_X26_Y10_N26
\Mod0|auto_generated|divider|divider|StageOut[93]~140\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[93]~140_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[93]~140_combout\);

-- Location: LCCOMB_X26_Y10_N6
\Mod0|auto_generated|divider|divider|StageOut[92]~197\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[92]~197_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[80]~188_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \Mod0|auto_generated|divider|divider|StageOut[80]~188_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[92]~197_combout\);

-- Location: LCCOMB_X26_Y10_N0
\Mod0|auto_generated|divider|divider|StageOut[92]~141\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[92]~141_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[92]~141_combout\);

-- Location: LCCOMB_X26_Y10_N2
\Mod0|auto_generated|divider|divider|StageOut[91]~142\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[91]~142_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[91]~142_combout\);

-- Location: LCCOMB_X26_Y10_N12
\Mod0|auto_generated|divider|divider|StageOut[91]~198\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[91]~198_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[79]~189_combout\) # 
-- ((!\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	datad => \Mod0|auto_generated|divider|divider|StageOut[79]~189_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[91]~198_combout\);

-- Location: LCCOMB_X25_Y10_N6
\Mod0|auto_generated|divider|divider|StageOut[90]~143\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[90]~143_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[90]~143_combout\);

-- Location: LCCOMB_X29_Y10_N30
\Mod0|auto_generated|divider|divider|StageOut[90]~199\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[90]~199_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[78]~190_combout\) # 
-- ((!\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	datac => \Mod0|auto_generated|divider|divider|StageOut[78]~190_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[90]~199_combout\);

-- Location: LCCOMB_X25_Y10_N12
\Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ & (((\Mod0|auto_generated|divider|divider|StageOut[90]~143_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[90]~199_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ & ((((\Mod0|auto_generated|divider|divider|StageOut[90]~143_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[90]~199_combout\)))))
-- \Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~5\ = CARRY((!\Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ & ((\Mod0|auto_generated|divider|divider|StageOut[90]~143_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[90]~199_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[90]~143_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[90]~199_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~5\);

-- Location: LCCOMB_X25_Y10_N14
\Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~5\ & (((\Mod0|auto_generated|divider|divider|StageOut[91]~142_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[91]~198_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~5\ & (!\Mod0|auto_generated|divider|divider|StageOut[91]~142_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[91]~198_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~7\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[91]~142_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[91]~198_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[91]~142_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[91]~198_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~5\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~7\);

-- Location: LCCOMB_X25_Y10_N16
\Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~7\ & ((((\Mod0|auto_generated|divider|divider|StageOut[92]~197_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[92]~141_combout\))))) # (!\Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~7\ & ((\Mod0|auto_generated|divider|divider|StageOut[92]~197_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|StageOut[92]~141_combout\) # (GND))))
-- \Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~9\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[92]~197_combout\) # ((\Mod0|auto_generated|divider|divider|StageOut[92]~141_combout\) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[92]~197_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[92]~141_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~7\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~9\);

-- Location: LCCOMB_X25_Y10_N18
\Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~9\ & (((\Mod0|auto_generated|divider|divider|StageOut[93]~196_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[93]~140_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~9\ & (!\Mod0|auto_generated|divider|divider|StageOut[93]~196_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[93]~140_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~11\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[93]~196_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[93]~140_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[93]~196_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[93]~140_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~9\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~11\);

-- Location: LCCOMB_X25_Y10_N20
\Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~11\ & ((((\Mod0|auto_generated|divider|divider|StageOut[94]~195_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[94]~139_combout\))))) # (!\Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~11\ & ((\Mod0|auto_generated|divider|divider|StageOut[94]~195_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|StageOut[94]~139_combout\) # (GND))))
-- \Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~13\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[94]~195_combout\) # ((\Mod0|auto_generated|divider|divider|StageOut[94]~139_combout\) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[94]~195_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[94]~139_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~11\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~13\);

-- Location: LCCOMB_X25_Y10_N22
\Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~13\ & (((\Mod0|auto_generated|divider|divider|StageOut[95]~138_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[95]~194_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~13\ & (!\Mod0|auto_generated|divider|divider|StageOut[95]~138_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[95]~194_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~15\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[95]~138_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[95]~194_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[95]~138_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[95]~194_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~13\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~15\);

-- Location: LCCOMB_X25_Y10_N24
\Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~15\ & ((((\Mod0|auto_generated|divider|divider|StageOut[96]~193_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[96]~137_combout\))))) # (!\Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~15\ & ((\Mod0|auto_generated|divider|divider|StageOut[96]~193_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|StageOut[96]~137_combout\) # (GND))))
-- \Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~17\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[96]~193_combout\) # ((\Mod0|auto_generated|divider|divider|StageOut[96]~137_combout\) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[96]~193_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[96]~137_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~15\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~17\);

-- Location: LCCOMB_X25_Y10_N26
\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ = !\Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~17\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~17\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\);

-- Location: LCCOMB_X24_Y10_N22
\Mod0|auto_generated|divider|divider|StageOut[101]~145\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[101]~145_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[101]~145_combout\);

-- Location: LCCOMB_X26_Y10_N18
\Mod0|auto_generated|divider|divider|StageOut[108]~207\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[108]~207_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[96]~193_combout\) # 
-- ((!\Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[96]~193_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~14_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[108]~207_combout\);

-- Location: LCCOMB_X25_Y10_N28
\Mod0|auto_generated|divider|divider|StageOut[108]~147\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[108]~147_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[108]~147_combout\);

-- Location: LCCOMB_X25_Y10_N30
\Mod0|auto_generated|divider|divider|StageOut[107]~208\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[107]~208_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[95]~194_combout\) # 
-- ((!\Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[95]~194_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[107]~208_combout\);

-- Location: LCCOMB_X21_Y10_N18
\Mod0|auto_generated|divider|divider|StageOut[107]~148\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[107]~148_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[107]~148_combout\);

-- Location: LCCOMB_X28_Y10_N14
\Mod0|auto_generated|divider|divider|StageOut[106]~209\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[106]~209_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[94]~195_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \Mod0|auto_generated|divider|divider|StageOut[94]~195_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[106]~209_combout\);

-- Location: LCCOMB_X21_Y10_N24
\Mod0|auto_generated|divider|divider|StageOut[106]~149\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[106]~149_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[106]~149_combout\);

-- Location: LCCOMB_X21_Y10_N10
\Mod0|auto_generated|divider|divider|StageOut[105]~150\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[105]~150_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[105]~150_combout\);

-- Location: LCCOMB_X26_Y10_N4
\Mod0|auto_generated|divider|divider|StageOut[105]~210\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[105]~210_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[93]~196_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[93]~196_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[105]~210_combout\);

-- Location: LCCOMB_X21_Y10_N12
\Mod0|auto_generated|divider|divider|StageOut[104]~151\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[104]~151_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[104]~151_combout\);

-- Location: LCCOMB_X26_Y10_N22
\Mod0|auto_generated|divider|divider|StageOut[104]~211\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[104]~211_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[92]~197_combout\) # 
-- ((!\Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[92]~197_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[104]~211_combout\);

-- Location: LCCOMB_X26_Y10_N16
\Mod0|auto_generated|divider|divider|StageOut[103]~212\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[103]~212_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[91]~198_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \Mod0|auto_generated|divider|divider|StageOut[91]~198_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[103]~212_combout\);

-- Location: LCCOMB_X24_Y10_N28
\Mod0|auto_generated|divider|divider|StageOut[103]~152\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[103]~152_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[103]~152_combout\);

-- Location: LCCOMB_X25_Y10_N4
\Mod0|auto_generated|divider|divider|StageOut[102]~213\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[102]~213_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[90]~199_combout\) # 
-- ((!\Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[90]~199_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[102]~213_combout\);

-- Location: LCCOMB_X21_Y10_N2
\Mod0|auto_generated|divider|divider|StageOut[102]~153\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[102]~153_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[102]~153_combout\);

-- Location: LCCOMB_X28_Y10_N30
\Mod0|auto_generated|divider|divider|StageOut[101]~203\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[101]~203_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[89]~200_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \Mod0|auto_generated|divider|divider|StageOut[89]~200_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[101]~203_combout\);

-- Location: LCCOMB_X21_Y10_N20
\Mod0|auto_generated|divider|divider|StageOut[100]~146\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[100]~146_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[100]~146_combout\);

-- Location: LCCOMB_X28_Y10_N28
\Mod0|auto_generated|divider|divider|StageOut[100]~204\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[100]~204_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\s1~input_o\ & ((\cont|contador_fm\(2)))) # (!\s1~input_o\ & (!\cont|contador_am\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \s1~input_o\,
	datab => \cont|contador_am\(2),
	datac => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \cont|contador_fm\(2),
	combout => \Mod0|auto_generated|divider|divider|StageOut[100]~204_combout\);

-- Location: LCCOMB_X26_Y10_N24
\Mod0|auto_generated|divider|divider|StageOut[99]~206\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[99]~206_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\s1~input_o\ & ((!\cont|contador_fm\(1)))) # (!\s1~input_o\ & (\cont|contador_am\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \s1~input_o\,
	datab => \cont|contador_am\(1),
	datac => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \cont|contador_fm\(1),
	combout => \Mod0|auto_generated|divider|divider|StageOut[99]~206_combout\);

-- Location: LCCOMB_X26_Y11_N0
\Mod0|auto_generated|divider|divider|StageOut[99]~205\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[99]~205_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\s1~input_o\ & ((!\cont|contador_fm\(1)))) # (!\s1~input_o\ & (\cont|contador_am\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \s1~input_o\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datac => \cont|contador_am\(1),
	datad => \cont|contador_fm\(1),
	combout => \Mod0|auto_generated|divider|divider|StageOut[99]~205_combout\);

-- Location: LCCOMB_X24_Y10_N0
\Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\ = (((\Mod0|auto_generated|divider|divider|StageOut[99]~206_combout\) # (\Mod0|auto_generated|divider|divider|StageOut[99]~205_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[99]~206_combout\) # (\Mod0|auto_generated|divider|divider|StageOut[99]~205_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[99]~206_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[99]~205_combout\,
	datad => VCC,
	combout => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\);

-- Location: LCCOMB_X24_Y10_N2
\Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ & (((\Mod0|auto_generated|divider|divider|StageOut[100]~146_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[100]~204_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ & (!\Mod0|auto_generated|divider|divider|StageOut[100]~146_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[100]~204_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[100]~146_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[100]~204_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[100]~146_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[100]~204_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\);

-- Location: LCCOMB_X24_Y10_N4
\Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ & (((\Mod0|auto_generated|divider|divider|StageOut[101]~145_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[101]~203_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ & ((((\Mod0|auto_generated|divider|divider|StageOut[101]~145_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[101]~203_combout\)))))
-- \Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~5\ = CARRY((!\Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ & ((\Mod0|auto_generated|divider|divider|StageOut[101]~145_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[101]~203_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[101]~145_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[101]~203_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~5\);

-- Location: LCCOMB_X24_Y10_N6
\Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~7_cout\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[102]~213_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[102]~153_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[102]~213_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[102]~153_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~5\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~7_cout\);

-- Location: LCCOMB_X24_Y10_N8
\Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~9_cout\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[103]~212_combout\) # ((\Mod0|auto_generated|divider|divider|StageOut[103]~152_combout\) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[103]~212_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[103]~152_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~7_cout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~9_cout\);

-- Location: LCCOMB_X24_Y10_N10
\Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~11_cout\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[104]~151_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[104]~211_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[104]~151_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[104]~211_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~9_cout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~11_cout\);

-- Location: LCCOMB_X24_Y10_N12
\Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~13_cout\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[105]~150_combout\) # ((\Mod0|auto_generated|divider|divider|StageOut[105]~210_combout\) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~11_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[105]~150_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[105]~210_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~11_cout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~13_cout\);

-- Location: LCCOMB_X24_Y10_N14
\Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~15_cout\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[106]~209_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[106]~149_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~13_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[106]~209_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[106]~149_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~13_cout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~15_cout\);

-- Location: LCCOMB_X24_Y10_N16
\Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~17_cout\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[107]~208_combout\) # ((\Mod0|auto_generated|divider|divider|StageOut[107]~148_combout\) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~15_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[107]~208_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[107]~148_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~15_cout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~17_cout\);

-- Location: LCCOMB_X24_Y10_N18
\Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~19_cout\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[108]~207_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[108]~147_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~17_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[108]~207_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[108]~147_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~17_cout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~19_cout\);

-- Location: LCCOMB_X24_Y10_N20
\Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ = \Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~19_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~19_cout\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\);

-- Location: LCCOMB_X24_Y10_N26
\Mod0|auto_generated|divider|divider|StageOut[113]~154\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[113]~154_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[101]~145_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|StageOut[101]~203_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & (((\Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[101]~145_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\,
	datad => \Mod0|auto_generated|divider|divider|StageOut[101]~203_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[113]~154_combout\);

-- Location: LCCOMB_X28_Y10_N8
\cont|estacao[3]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|estacao[3]~7_combout\ = (\s1~input_o\ & ((!\cont|contador_fm\(3)))) # (!\s1~input_o\ & (!\cont|contador_am\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001101100011011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \s1~input_o\,
	datab => \cont|contador_am\(3),
	datac => \cont|contador_fm\(3),
	combout => \cont|estacao[3]~7_combout\);

-- Location: LCCOMB_X24_Y10_N24
\Mod0|auto_generated|divider|divider|StageOut[112]~155\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[112]~155_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & (((\Mod0|auto_generated|divider|divider|StageOut[100]~146_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[100]~204_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & (\Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datac => \Mod0|auto_generated|divider|divider|StageOut[100]~146_combout\,
	datad => \Mod0|auto_generated|divider|divider|StageOut[100]~204_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[112]~155_combout\);

-- Location: LCCOMB_X28_Y10_N10
\cont|estacao[2]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|estacao[2]~8_combout\ = (\s1~input_o\ & (\cont|contador_fm\(2))) # (!\s1~input_o\ & ((!\cont|contador_am\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110110001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \s1~input_o\,
	datab => \cont|contador_fm\(2),
	datac => \cont|contador_am\(2),
	combout => \cont|estacao[2]~8_combout\);

-- Location: LCCOMB_X29_Y11_N8
\cont|estacao[1]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|estacao[1]~9_combout\ = (\s1~input_o\ & (!\cont|contador_fm\(1))) # (!\s1~input_o\ & ((\cont|contador_am\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cont|contador_fm\(1),
	datac => \s1~input_o\,
	datad => \cont|contador_am\(1),
	combout => \cont|estacao[1]~9_combout\);

-- Location: LCCOMB_X24_Y10_N30
\Mod0|auto_generated|divider|divider|StageOut[111]~156\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[111]~156_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & (\cont|estacao[1]~9_combout\)) # (!\Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & 
-- ((\Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|estacao[1]~9_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[111]~156_combout\);

-- Location: LCCOMB_X29_Y11_N28
\Mod0|auto_generated|divider|divider|add_sub_10_result_int[0]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_10_result_int[0]~22_combout\ = (\s1~input_o\ & !\cont|contador_fm\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \s1~input_o\,
	datad => \cont|contador_fm\(0),
	combout => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[0]~22_combout\);

-- Location: LCCOMB_X29_Y11_N0
\Mod0|auto_generated|divider|divider|StageOut[110]~157\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[110]~157_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & (!\cont|contador_fm\(0) & (\s1~input_o\))) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & (((\Mod0|auto_generated|divider|divider|add_sub_10_result_int[0]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datab => \cont|contador_fm\(0),
	datac => \s1~input_o\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[0]~22_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[110]~157_combout\);

-- Location: LCCOMB_X29_Y11_N18
\cont|estacao[0]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|estacao[0]~10_combout\ = (\s1~input_o\ & !\cont|contador_fm\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \s1~input_o\,
	datad => \cont|contador_fm\(0),
	combout => \cont|estacao[0]~10_combout\);

-- Location: LCCOMB_X28_Y8_N2
\Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add0~0_combout\ = (\Mod0|auto_generated|divider|divider|StageOut[110]~157_combout\ & (\cont|estacao[0]~10_combout\ $ (VCC))) # (!\Mod0|auto_generated|divider|divider|StageOut[110]~157_combout\ & ((\cont|estacao[0]~10_combout\) # (GND)))
-- \Add0~1\ = CARRY((\cont|estacao[0]~10_combout\) # (!\Mod0|auto_generated|divider|divider|StageOut[110]~157_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[110]~157_combout\,
	datab => \cont|estacao[0]~10_combout\,
	datad => VCC,
	combout => \Add0~0_combout\,
	cout => \Add0~1\);

-- Location: LCCOMB_X28_Y8_N4
\Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add0~2_combout\ = (\Mod0|auto_generated|divider|divider|StageOut[111]~156_combout\ & ((\cont|estacao[1]~9_combout\ & (!\Add0~1\)) # (!\cont|estacao[1]~9_combout\ & ((\Add0~1\) # (GND))))) # 
-- (!\Mod0|auto_generated|divider|divider|StageOut[111]~156_combout\ & ((\cont|estacao[1]~9_combout\ & (\Add0~1\ & VCC)) # (!\cont|estacao[1]~9_combout\ & (!\Add0~1\))))
-- \Add0~3\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[111]~156_combout\ & ((!\Add0~1\) # (!\cont|estacao[1]~9_combout\))) # (!\Mod0|auto_generated|divider|divider|StageOut[111]~156_combout\ & (!\cont|estacao[1]~9_combout\ & !\Add0~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[111]~156_combout\,
	datab => \cont|estacao[1]~9_combout\,
	datad => VCC,
	cin => \Add0~1\,
	combout => \Add0~2_combout\,
	cout => \Add0~3\);

-- Location: LCCOMB_X28_Y8_N6
\Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add0~4_combout\ = ((\Mod0|auto_generated|divider|divider|StageOut[112]~155_combout\ $ (\cont|estacao[2]~8_combout\ $ (\Add0~3\)))) # (GND)
-- \Add0~5\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[112]~155_combout\ & (\cont|estacao[2]~8_combout\ & !\Add0~3\)) # (!\Mod0|auto_generated|divider|divider|StageOut[112]~155_combout\ & ((\cont|estacao[2]~8_combout\) # (!\Add0~3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[112]~155_combout\,
	datab => \cont|estacao[2]~8_combout\,
	datad => VCC,
	cin => \Add0~3\,
	combout => \Add0~4_combout\,
	cout => \Add0~5\);

-- Location: LCCOMB_X28_Y8_N8
\Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add0~6_combout\ = (\Mod0|auto_generated|divider|divider|StageOut[113]~154_combout\ & ((\cont|estacao[3]~7_combout\ & (!\Add0~5\)) # (!\cont|estacao[3]~7_combout\ & ((\Add0~5\) # (GND))))) # 
-- (!\Mod0|auto_generated|divider|divider|StageOut[113]~154_combout\ & ((\cont|estacao[3]~7_combout\ & (\Add0~5\ & VCC)) # (!\cont|estacao[3]~7_combout\ & (!\Add0~5\))))
-- \Add0~7\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[113]~154_combout\ & ((!\Add0~5\) # (!\cont|estacao[3]~7_combout\))) # (!\Mod0|auto_generated|divider|divider|StageOut[113]~154_combout\ & (!\cont|estacao[3]~7_combout\ & !\Add0~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[113]~154_combout\,
	datab => \cont|estacao[3]~7_combout\,
	datad => VCC,
	cin => \Add0~5\,
	combout => \Add0~6_combout\,
	cout => \Add0~7\);

-- Location: LCCOMB_X28_Y8_N10
\Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add0~8_combout\ = (\cont|estacao[4]~6_combout\ & ((GND) # (!\Add0~7\))) # (!\cont|estacao[4]~6_combout\ & (\Add0~7\ $ (GND)))
-- \Add0~9\ = CARRY((\cont|estacao[4]~6_combout\) # (!\Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|estacao[4]~6_combout\,
	datad => VCC,
	cin => \Add0~7\,
	combout => \Add0~8_combout\,
	cout => \Add0~9\);

-- Location: LCCOMB_X28_Y8_N12
\Add0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add0~10_combout\ = (\cont|estacao[5]~5_combout\ & (\Add0~9\ & VCC)) # (!\cont|estacao[5]~5_combout\ & (!\Add0~9\))
-- \Add0~11\ = CARRY((!\cont|estacao[5]~5_combout\ & !\Add0~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cont|estacao[5]~5_combout\,
	datad => VCC,
	cin => \Add0~9\,
	combout => \Add0~10_combout\,
	cout => \Add0~11\);

-- Location: LCCOMB_X28_Y8_N14
\Add0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add0~12_combout\ = (\cont|estacao[6]~4_combout\ & ((GND) # (!\Add0~11\))) # (!\cont|estacao[6]~4_combout\ & (\Add0~11\ $ (GND)))
-- \Add0~13\ = CARRY((\cont|estacao[6]~4_combout\) # (!\Add0~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cont|estacao[6]~4_combout\,
	datad => VCC,
	cin => \Add0~11\,
	combout => \Add0~12_combout\,
	cout => \Add0~13\);

-- Location: LCCOMB_X28_Y8_N16
\Add0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add0~14_combout\ = (\cont|estacao[7]~3_combout\ & (\Add0~13\ & VCC)) # (!\cont|estacao[7]~3_combout\ & (!\Add0~13\))
-- \Add0~15\ = CARRY((!\cont|estacao[7]~3_combout\ & !\Add0~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|estacao[7]~3_combout\,
	datad => VCC,
	cin => \Add0~13\,
	combout => \Add0~14_combout\,
	cout => \Add0~15\);

-- Location: LCCOMB_X28_Y8_N18
\Add0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add0~16_combout\ = (\cont|estacao[8]~2_combout\ & ((GND) # (!\Add0~15\))) # (!\cont|estacao[8]~2_combout\ & (\Add0~15\ $ (GND)))
-- \Add0~17\ = CARRY((\cont|estacao[8]~2_combout\) # (!\Add0~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|estacao[8]~2_combout\,
	datad => VCC,
	cin => \Add0~15\,
	combout => \Add0~16_combout\,
	cout => \Add0~17\);

-- Location: LCCOMB_X28_Y8_N20
\Add0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add0~18_combout\ = (\cont|estacao[9]~1_combout\ & (\Add0~17\ & VCC)) # (!\cont|estacao[9]~1_combout\ & (!\Add0~17\))
-- \Add0~19\ = CARRY((!\cont|estacao[9]~1_combout\ & !\Add0~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|estacao[9]~1_combout\,
	datad => VCC,
	cin => \Add0~17\,
	combout => \Add0~18_combout\,
	cout => \Add0~19\);

-- Location: LCCOMB_X28_Y8_N22
\Add0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add0~20_combout\ = (\cont|estacao[10]~0_combout\ & ((GND) # (!\Add0~19\))) # (!\cont|estacao[10]~0_combout\ & (\Add0~19\ $ (GND)))
-- \Add0~21\ = CARRY((\cont|estacao[10]~0_combout\) # (!\Add0~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|estacao[10]~0_combout\,
	datad => VCC,
	cin => \Add0~19\,
	combout => \Add0~20_combout\,
	cout => \Add0~21\);

-- Location: LCCOMB_X28_Y8_N24
\Add0~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add0~22_combout\ = !\Add0~21\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Add0~21\,
	combout => \Add0~22_combout\);

-- Location: LCCOMB_X28_Y8_N28
\Div0|auto_generated|divider|my_abs_num|cs1a[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|my_abs_num|cs1a[2]~0_combout\ = (!\Add0~4_combout\ & (\Add0~22_combout\ & (!\Add0~2_combout\ & !\Add0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add0~4_combout\,
	datab => \Add0~22_combout\,
	datac => \Add0~2_combout\,
	datad => \Add0~0_combout\,
	combout => \Div0|auto_generated|divider|my_abs_num|cs1a[2]~0_combout\);

-- Location: LCCOMB_X28_Y8_N30
\Div0|auto_generated|divider|my_abs_num|cs1a[4]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\ = (\Div0|auto_generated|divider|my_abs_num|cs1a[2]~0_combout\ & ((\Add0~8_combout\ & (!\Add0~22_combout\ & \Add0~6_combout\)) # (!\Add0~8_combout\ & (\Add0~22_combout\ & !\Add0~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add0~8_combout\,
	datab => \Add0~22_combout\,
	datac => \Add0~6_combout\,
	datad => \Div0|auto_generated|divider|my_abs_num|cs1a[2]~0_combout\,
	combout => \Div0|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\);

-- Location: LCCOMB_X23_Y8_N8
\Div0|auto_generated|divider|my_abs_num|cs1a[6]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|my_abs_num|cs1a[6]~2_combout\ = (\Div0|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\ & ((\Add0~22_combout\ & (!\Add0~12_combout\ & !\Add0~10_combout\)) # (!\Add0~22_combout\ & (\Add0~12_combout\ & \Add0~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add0~22_combout\,
	datab => \Add0~12_combout\,
	datac => \Div0|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\,
	datad => \Add0~10_combout\,
	combout => \Div0|auto_generated|divider|my_abs_num|cs1a[6]~2_combout\);

-- Location: LCCOMB_X21_Y8_N0
\Div0|auto_generated|divider|my_abs_num|cs1a[8]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|my_abs_num|cs1a[8]~3_combout\ = (\Div0|auto_generated|divider|my_abs_num|cs1a[6]~2_combout\ & ((\Add0~14_combout\ & (\Add0~16_combout\ & !\Add0~22_combout\)) # (!\Add0~14_combout\ & (!\Add0~16_combout\ & \Add0~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add0~14_combout\,
	datab => \Div0|auto_generated|divider|my_abs_num|cs1a[6]~2_combout\,
	datac => \Add0~16_combout\,
	datad => \Add0~22_combout\,
	combout => \Div0|auto_generated|divider|my_abs_num|cs1a[8]~3_combout\);

-- Location: LCCOMB_X28_Y8_N0
\Div0|auto_generated|divider|my_abs_num|cs1a[10]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|my_abs_num|cs1a[10]~4_combout\ = (\Div0|auto_generated|divider|my_abs_num|cs1a[8]~3_combout\ & ((\Add0~18_combout\ & (\Add0~20_combout\ & !\Add0~22_combout\)) # (!\Add0~18_combout\ & (!\Add0~20_combout\ & \Add0~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|my_abs_num|cs1a[8]~3_combout\,
	datab => \Add0~18_combout\,
	datac => \Add0~20_combout\,
	datad => \Add0~22_combout\,
	combout => \Div0|auto_generated|divider|my_abs_num|cs1a[10]~4_combout\);

-- Location: LCCOMB_X28_Y8_N26
\Div0|auto_generated|divider|my_abs_num|cs1a[10]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|my_abs_num|cs1a[10]~5_combout\ = \Add0~20_combout\ $ (((\Div0|auto_generated|divider|my_abs_num|cs1a[8]~3_combout\ & (\Add0~18_combout\)) # (!\Div0|auto_generated|divider|my_abs_num|cs1a[8]~3_combout\ & 
-- ((\Add0~22_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010110101111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|my_abs_num|cs1a[8]~3_combout\,
	datab => \Add0~18_combout\,
	datac => \Add0~20_combout\,
	datad => \Add0~22_combout\,
	combout => \Div0|auto_generated|divider|my_abs_num|cs1a[10]~5_combout\);

-- Location: LCCOMB_X21_Y8_N2
\Div0|auto_generated|divider|my_abs_num|cs1a[9]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|my_abs_num|cs1a[9]~6_combout\ = (\Add0~14_combout\ & ((\Add0~16_combout\) # (\Add0~22_combout\))) # (!\Add0~14_combout\ & (\Add0~16_combout\ & \Add0~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add0~14_combout\,
	datac => \Add0~16_combout\,
	datad => \Add0~22_combout\,
	combout => \Div0|auto_generated|divider|my_abs_num|cs1a[9]~6_combout\);

-- Location: LCCOMB_X21_Y8_N24
\Div0|auto_generated|divider|my_abs_num|cs1a[9]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|my_abs_num|cs1a[9]~7_combout\ = \Add0~18_combout\ $ (((\Div0|auto_generated|divider|my_abs_num|cs1a[6]~2_combout\ & ((\Div0|auto_generated|divider|my_abs_num|cs1a[9]~6_combout\))) # 
-- (!\Div0|auto_generated|divider|my_abs_num|cs1a[6]~2_combout\ & (\Add0~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add0~22_combout\,
	datab => \Div0|auto_generated|divider|my_abs_num|cs1a[6]~2_combout\,
	datac => \Add0~18_combout\,
	datad => \Div0|auto_generated|divider|my_abs_num|cs1a[9]~6_combout\,
	combout => \Div0|auto_generated|divider|my_abs_num|cs1a[9]~7_combout\);

-- Location: LCCOMB_X18_Y8_N0
\Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ = \Div0|auto_generated|divider|my_abs_num|cs1a[9]~7_combout\ $ (VCC)
-- \Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ = CARRY(\Div0|auto_generated|divider|my_abs_num|cs1a[9]~7_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|my_abs_num|cs1a[9]~7_combout\,
	datad => VCC,
	combout => \Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\);

-- Location: LCCOMB_X18_Y8_N2
\Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ = (\Div0|auto_generated|divider|my_abs_num|cs1a[10]~5_combout\ & (\Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & VCC)) # 
-- (!\Div0|auto_generated|divider|my_abs_num|cs1a[10]~5_combout\ & (!\Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\))
-- \Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ = CARRY((!\Div0|auto_generated|divider|my_abs_num|cs1a[10]~5_combout\ & !\Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|my_abs_num|cs1a[10]~5_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\,
	combout => \Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\);

-- Location: LCCOMB_X18_Y8_N4
\Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ = (\Div0|auto_generated|divider|my_abs_num|cs1a[10]~4_combout\ & (\Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ $ (GND))) # 
-- (!\Div0|auto_generated|divider|my_abs_num|cs1a[10]~4_combout\ & (!\Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & VCC))
-- \Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ = CARRY((\Div0|auto_generated|divider|my_abs_num|cs1a[10]~4_combout\ & !\Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|my_abs_num|cs1a[10]~4_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\,
	combout => \Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\);

-- Location: LCCOMB_X18_Y8_N6
\Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\ = !\Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\
-- \Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ = CARRY(!\Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\,
	combout => \Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7\);

-- Location: LCCOMB_X18_Y8_N8
\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ = \Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7\,
	combout => \Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\);

-- Location: LCCOMB_X18_Y8_N26
\Div0|auto_generated|divider|divider|StageOut[28]~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[28]~78_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[28]~78_combout\);

-- Location: LCCOMB_X21_Y8_N22
\Div0|auto_generated|divider|divider|StageOut[27]~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[27]~80_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[27]~80_combout\);

-- Location: LCCOMB_X18_Y8_N20
\Div0|auto_generated|divider|divider|StageOut[27]~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[27]~79_combout\ = (\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Div0|auto_generated|divider|my_abs_num|cs1a[10]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Div0|auto_generated|divider|my_abs_num|cs1a[10]~4_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[27]~79_combout\);

-- Location: LCCOMB_X18_Y8_N18
\Div0|auto_generated|divider|divider|StageOut[26]~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[26]~82_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[26]~82_combout\);

-- Location: LCCOMB_X21_Y8_N20
\Div0|auto_generated|divider|divider|StageOut[26]~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[26]~81_combout\ = (\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Div0|auto_generated|divider|my_abs_num|cs1a[10]~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Div0|auto_generated|divider|my_abs_num|cs1a[10]~5_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[26]~81_combout\);

-- Location: LCCOMB_X21_Y8_N26
\Div0|auto_generated|divider|divider|StageOut[25]~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[25]~83_combout\ = (\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Div0|auto_generated|divider|my_abs_num|cs1a[9]~7_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Div0|auto_generated|divider|my_abs_num|cs1a[9]~7_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[25]~83_combout\);

-- Location: LCCOMB_X18_Y8_N12
\Div0|auto_generated|divider|divider|StageOut[25]~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[25]~84_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[25]~84_combout\);

-- Location: LCCOMB_X21_Y8_N28
\Div0|auto_generated|divider|my_abs_num|cs1a[8]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|my_abs_num|cs1a[8]~8_combout\ = \Add0~16_combout\ $ (((\Div0|auto_generated|divider|my_abs_num|cs1a[6]~2_combout\ & (\Add0~14_combout\)) # (!\Div0|auto_generated|divider|my_abs_num|cs1a[6]~2_combout\ & ((\Add0~22_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100101101111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add0~14_combout\,
	datab => \Div0|auto_generated|divider|my_abs_num|cs1a[6]~2_combout\,
	datac => \Add0~16_combout\,
	datad => \Add0~22_combout\,
	combout => \Div0|auto_generated|divider|my_abs_num|cs1a[8]~8_combout\);

-- Location: LCCOMB_X21_Y8_N30
\Div0|auto_generated|divider|divider|StageOut[24]~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[24]~85_combout\ = (\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Div0|auto_generated|divider|my_abs_num|cs1a[8]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Div0|auto_generated|divider|my_abs_num|cs1a[8]~8_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[24]~85_combout\);

-- Location: LCCOMB_X21_Y8_N4
\Div0|auto_generated|divider|divider|StageOut[24]~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[24]~86_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Div0|auto_generated|divider|my_abs_num|cs1a[8]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Div0|auto_generated|divider|my_abs_num|cs1a[8]~8_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[24]~86_combout\);

-- Location: LCCOMB_X21_Y8_N6
\Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ = (((\Div0|auto_generated|divider|divider|StageOut[24]~85_combout\) # (\Div0|auto_generated|divider|divider|StageOut[24]~86_combout\)))
-- \Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[24]~85_combout\) # (\Div0|auto_generated|divider|divider|StageOut[24]~86_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[24]~85_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[24]~86_combout\,
	datad => VCC,
	combout => \Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\);

-- Location: LCCOMB_X21_Y8_N8
\Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ = (\Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (((\Div0|auto_generated|divider|divider|StageOut[25]~83_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[25]~84_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (!\Div0|auto_generated|divider|divider|StageOut[25]~83_combout\ & 
-- (!\Div0|auto_generated|divider|divider|StageOut[25]~84_combout\)))
-- \Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ = CARRY((!\Div0|auto_generated|divider|divider|StageOut[25]~83_combout\ & (!\Div0|auto_generated|divider|divider|StageOut[25]~84_combout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[25]~83_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[25]~84_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\,
	combout => \Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\);

-- Location: LCCOMB_X21_Y8_N10
\Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ = (\Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & (((\Div0|auto_generated|divider|divider|StageOut[26]~82_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[26]~81_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((((\Div0|auto_generated|divider|divider|StageOut[26]~82_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[26]~81_combout\)))))
-- \Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ = CARRY((!\Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((\Div0|auto_generated|divider|divider|StageOut[26]~82_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[26]~81_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[26]~82_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[26]~81_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\,
	combout => \Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\);

-- Location: LCCOMB_X21_Y8_N12
\Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\ = (\Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ & (((\Div0|auto_generated|divider|divider|StageOut[27]~80_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[27]~79_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ & (!\Div0|auto_generated|divider|divider|StageOut[27]~80_combout\ & 
-- (!\Div0|auto_generated|divider|divider|StageOut[27]~79_combout\)))
-- \Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ = CARRY((!\Div0|auto_generated|divider|divider|StageOut[27]~80_combout\ & (!\Div0|auto_generated|divider|divider|StageOut[27]~79_combout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[27]~80_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[27]~79_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\,
	combout => \Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7\);

-- Location: LCCOMB_X21_Y8_N14
\Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~9_cout\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[28]~78_combout\) # (!\Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[28]~78_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7\,
	cout => \Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~9_cout\);

-- Location: LCCOMB_X21_Y8_N16
\Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ = !\Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~9_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~9_cout\,
	combout => \Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\);

-- Location: LCCOMB_X18_Y8_N10
\Div0|auto_generated|divider|divider|StageOut[34]~151\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[34]~151_combout\ = (\Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & 
-- ((\Div0|auto_generated|divider|my_abs_num|cs1a[10]~4_combout\))) # (!\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & (\Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	datad => \Div0|auto_generated|divider|my_abs_num|cs1a[10]~4_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[34]~151_combout\);

-- Location: LCCOMB_X18_Y8_N22
\Div0|auto_generated|divider|divider|StageOut[34]~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[34]~87_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[34]~87_combout\);

-- Location: LCCOMB_X19_Y8_N28
\Div0|auto_generated|divider|divider|StageOut[33]~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[33]~88_combout\ = (\Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ & !\Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[33]~88_combout\);

-- Location: LCCOMB_X18_Y8_N28
\Div0|auto_generated|divider|divider|StageOut[33]~152\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[33]~152_combout\ = (\Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & 
-- (\Div0|auto_generated|divider|my_abs_num|cs1a[10]~5_combout\)) # (!\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \Div0|auto_generated|divider|my_abs_num|cs1a[10]~5_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[33]~152_combout\);

-- Location: LCCOMB_X18_Y8_N14
\Div0|auto_generated|divider|divider|StageOut[32]~153\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[32]~153_combout\ = (\Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & 
-- (\Div0|auto_generated|divider|my_abs_num|cs1a[9]~7_combout\)) # (!\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datab => \Div0|auto_generated|divider|my_abs_num|cs1a[9]~7_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[32]~153_combout\);

-- Location: LCCOMB_X19_Y8_N2
\Div0|auto_generated|divider|divider|StageOut[32]~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[32]~89_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[32]~89_combout\);

-- Location: LCCOMB_X19_Y8_N22
\Div0|auto_generated|divider|divider|StageOut[31]~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[31]~91_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[31]~91_combout\);

-- Location: LCCOMB_X19_Y8_N24
\Div0|auto_generated|divider|divider|StageOut[31]~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[31]~90_combout\ = (\Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \Div0|auto_generated|divider|my_abs_num|cs1a[8]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \Div0|auto_generated|divider|my_abs_num|cs1a[8]~8_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[31]~90_combout\);

-- Location: LCCOMB_X18_Y8_N16
\Div0|auto_generated|divider|divider|StageOut[30]~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[30]~92_combout\ = (\Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & (\Add0~14_combout\ $ (\Add0~22_combout\ $ (\Div0|auto_generated|divider|my_abs_num|cs1a[6]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datab => \Add0~14_combout\,
	datac => \Add0~22_combout\,
	datad => \Div0|auto_generated|divider|my_abs_num|cs1a[6]~2_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[30]~92_combout\);

-- Location: LCCOMB_X18_Y8_N30
\Div0|auto_generated|divider|divider|StageOut[30]~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[30]~93_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & (\Add0~14_combout\ $ (\Add0~22_combout\ $ (\Div0|auto_generated|divider|my_abs_num|cs1a[6]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000100010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datab => \Add0~14_combout\,
	datac => \Add0~22_combout\,
	datad => \Div0|auto_generated|divider|my_abs_num|cs1a[6]~2_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[30]~93_combout\);

-- Location: LCCOMB_X19_Y8_N10
\Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ = (((\Div0|auto_generated|divider|divider|StageOut[30]~92_combout\) # (\Div0|auto_generated|divider|divider|StageOut[30]~93_combout\)))
-- \Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[30]~92_combout\) # (\Div0|auto_generated|divider|divider|StageOut[30]~93_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[30]~92_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[30]~93_combout\,
	datad => VCC,
	combout => \Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\);

-- Location: LCCOMB_X19_Y8_N12
\Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ = (\Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (((\Div0|auto_generated|divider|divider|StageOut[31]~91_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[31]~90_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (!\Div0|auto_generated|divider|divider|StageOut[31]~91_combout\ & 
-- (!\Div0|auto_generated|divider|divider|StageOut[31]~90_combout\)))
-- \Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ = CARRY((!\Div0|auto_generated|divider|divider|StageOut[31]~91_combout\ & (!\Div0|auto_generated|divider|divider|StageOut[31]~90_combout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[31]~91_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[31]~90_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\,
	combout => \Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\);

-- Location: LCCOMB_X19_Y8_N14
\Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ = (\Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & (((\Div0|auto_generated|divider|divider|StageOut[32]~153_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[32]~89_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((((\Div0|auto_generated|divider|divider|StageOut[32]~153_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[32]~89_combout\)))))
-- \Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ = CARRY((!\Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((\Div0|auto_generated|divider|divider|StageOut[32]~153_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[32]~89_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[32]~153_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[32]~89_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\,
	combout => \Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\);

-- Location: LCCOMB_X19_Y8_N16
\Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\ = (\Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ & (((\Div0|auto_generated|divider|divider|StageOut[33]~88_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[33]~152_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ & (!\Div0|auto_generated|divider|divider|StageOut[33]~88_combout\ & 
-- (!\Div0|auto_generated|divider|divider|StageOut[33]~152_combout\)))
-- \Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ = CARRY((!\Div0|auto_generated|divider|divider|StageOut[33]~88_combout\ & (!\Div0|auto_generated|divider|divider|StageOut[33]~152_combout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[33]~88_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[33]~152_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\,
	combout => \Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7\);

-- Location: LCCOMB_X19_Y8_N18
\Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~9_cout\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[34]~151_combout\) # ((\Div0|auto_generated|divider|divider|StageOut[34]~87_combout\) # 
-- (!\Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[34]~151_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[34]~87_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7\,
	cout => \Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~9_cout\);

-- Location: LCCOMB_X19_Y8_N20
\Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ = !\Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~9_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~9_cout\,
	combout => \Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\);

-- Location: LCCOMB_X19_Y8_N0
\Div0|auto_generated|divider|divider|StageOut[40]~136\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[40]~136_combout\ = (\Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[33]~152_combout\) # 
-- ((\Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ & !\Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \Div0|auto_generated|divider|divider|StageOut[33]~152_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[40]~136_combout\);

-- Location: LCCOMB_X19_Y8_N8
\Div0|auto_generated|divider|divider|StageOut[40]~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[40]~94_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ & \Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[40]~94_combout\);

-- Location: LCCOMB_X19_Y8_N6
\Div0|auto_generated|divider|divider|StageOut[39]~137\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[39]~137_combout\ = (\Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[32]~153_combout\) # 
-- ((!\Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[32]~153_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[39]~137_combout\);

-- Location: LCCOMB_X19_Y8_N30
\Div0|auto_generated|divider|divider|StageOut[39]~95\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[39]~95_combout\ = (\Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ & !\Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[39]~95_combout\);

-- Location: LCCOMB_X19_Y10_N12
\Div0|auto_generated|divider|divider|StageOut[38]~96\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[38]~96_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ & \Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[38]~96_combout\);

-- Location: LCCOMB_X19_Y8_N26
\Div0|auto_generated|divider|divider|StageOut[38]~154\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[38]~154_combout\ = (\Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & 
-- ((\Div0|auto_generated|divider|my_abs_num|cs1a[8]~8_combout\))) # (!\Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & (\Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \Div0|auto_generated|divider|my_abs_num|cs1a[8]~8_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[38]~154_combout\);

-- Location: LCCOMB_X19_Y10_N30
\Div0|auto_generated|divider|divider|StageOut[37]~98\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[37]~98_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ & \Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[37]~98_combout\);

-- Location: LCCOMB_X18_Y8_N24
\Div0|auto_generated|divider|divider|StageOut[37]~97\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[37]~97_combout\ = (\Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ & (\Add0~14_combout\ $ (\Add0~22_combout\ $ (\Div0|auto_generated|divider|my_abs_num|cs1a[6]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	datab => \Add0~14_combout\,
	datac => \Add0~22_combout\,
	datad => \Div0|auto_generated|divider|my_abs_num|cs1a[6]~2_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[37]~97_combout\);

-- Location: LCCOMB_X23_Y8_N6
\Div0|auto_generated|divider|my_abs_num|cs1a[6]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|my_abs_num|cs1a[6]~9_combout\ = \Add0~12_combout\ $ (((\Div0|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\ & ((\Add0~10_combout\))) # (!\Div0|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\ & (\Add0~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011011000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add0~22_combout\,
	datab => \Add0~12_combout\,
	datac => \Div0|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\,
	datad => \Add0~10_combout\,
	combout => \Div0|auto_generated|divider|my_abs_num|cs1a[6]~9_combout\);

-- Location: LCCOMB_X19_Y10_N2
\Div0|auto_generated|divider|divider|StageOut[36]~100\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[36]~100_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ & \Div0|auto_generated|divider|my_abs_num|cs1a[6]~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	datad => \Div0|auto_generated|divider|my_abs_num|cs1a[6]~9_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[36]~100_combout\);

-- Location: LCCOMB_X19_Y10_N16
\Div0|auto_generated|divider|divider|StageOut[36]~99\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[36]~99_combout\ = (\Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ & \Div0|auto_generated|divider|my_abs_num|cs1a[6]~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	datad => \Div0|auto_generated|divider|my_abs_num|cs1a[6]~9_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[36]~99_combout\);

-- Location: LCCOMB_X19_Y10_N18
\Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ = (((\Div0|auto_generated|divider|divider|StageOut[36]~100_combout\) # (\Div0|auto_generated|divider|divider|StageOut[36]~99_combout\)))
-- \Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[36]~100_combout\) # (\Div0|auto_generated|divider|divider|StageOut[36]~99_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[36]~100_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[36]~99_combout\,
	datad => VCC,
	combout => \Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\);

-- Location: LCCOMB_X19_Y10_N20
\Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ = (\Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ & (((\Div0|auto_generated|divider|divider|StageOut[37]~98_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[37]~97_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ & (!\Div0|auto_generated|divider|divider|StageOut[37]~98_combout\ & 
-- (!\Div0|auto_generated|divider|divider|StageOut[37]~97_combout\)))
-- \Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ = CARRY((!\Div0|auto_generated|divider|divider|StageOut[37]~98_combout\ & (!\Div0|auto_generated|divider|divider|StageOut[37]~97_combout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[37]~98_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[37]~97_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\,
	combout => \Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\);

-- Location: LCCOMB_X19_Y10_N22
\Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ = (\Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & (((\Div0|auto_generated|divider|divider|StageOut[38]~96_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[38]~154_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & ((((\Div0|auto_generated|divider|divider|StageOut[38]~96_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[38]~154_combout\)))))
-- \Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ = CARRY((!\Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & ((\Div0|auto_generated|divider|divider|StageOut[38]~96_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[38]~154_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[38]~96_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[38]~154_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\,
	combout => \Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\);

-- Location: LCCOMB_X19_Y10_N24
\Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\ = (\Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ & (((\Div0|auto_generated|divider|divider|StageOut[39]~137_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[39]~95_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ & (!\Div0|auto_generated|divider|divider|StageOut[39]~137_combout\ & 
-- (!\Div0|auto_generated|divider|divider|StageOut[39]~95_combout\)))
-- \Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ = CARRY((!\Div0|auto_generated|divider|divider|StageOut[39]~137_combout\ & (!\Div0|auto_generated|divider|divider|StageOut[39]~95_combout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[39]~137_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[39]~95_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\,
	combout => \Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7\);

-- Location: LCCOMB_X19_Y10_N26
\Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~9_cout\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[40]~136_combout\) # ((\Div0|auto_generated|divider|divider|StageOut[40]~94_combout\) # 
-- (!\Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[40]~136_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[40]~94_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7\,
	cout => \Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~9_cout\);

-- Location: LCCOMB_X19_Y10_N28
\Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ = !\Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~9_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~9_cout\,
	combout => \Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\);

-- Location: LCCOMB_X19_Y8_N4
\Div0|auto_generated|divider|divider|StageOut[46]~138\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[46]~138_combout\ = (\Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[39]~137_combout\) # 
-- ((!\Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ & \Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	datad => \Div0|auto_generated|divider|divider|StageOut[39]~137_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[46]~138_combout\);

-- Location: LCCOMB_X23_Y8_N4
\Div0|auto_generated|divider|divider|StageOut[46]~101\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[46]~101_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ & \Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[46]~101_combout\);

-- Location: LCCOMB_X19_Y10_N4
\Div0|auto_generated|divider|divider|StageOut[45]~102\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[45]~102_combout\ = (\Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ & !\Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[45]~102_combout\);

-- Location: LCCOMB_X19_Y10_N8
\Div0|auto_generated|divider|divider|StageOut[45]~139\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[45]~139_combout\ = (\Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[38]~154_combout\) # 
-- ((\Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ & !\Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	datad => \Div0|auto_generated|divider|divider|StageOut[38]~154_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[45]~139_combout\);

-- Location: LCCOMB_X19_Y10_N6
\Div0|auto_generated|divider|divider|StageOut[44]~140\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[44]~140_combout\ = (\Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[37]~97_combout\) # 
-- ((\Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ & !\Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	datad => \Div0|auto_generated|divider|divider|StageOut[37]~97_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[44]~140_combout\);

-- Location: LCCOMB_X19_Y10_N14
\Div0|auto_generated|divider|divider|StageOut[44]~103\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[44]~103_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ & \Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[44]~103_combout\);

-- Location: LCCOMB_X23_Y8_N10
\Div0|auto_generated|divider|divider|StageOut[43]~104\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[43]~104_combout\ = (\Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ & \Div0|auto_generated|divider|my_abs_num|cs1a[6]~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	datad => \Div0|auto_generated|divider|my_abs_num|cs1a[6]~9_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[43]~104_combout\);

-- Location: LCCOMB_X23_Y8_N28
\Div0|auto_generated|divider|divider|StageOut[43]~105\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[43]~105_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ & \Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[43]~105_combout\);

-- Location: LCCOMB_X23_Y8_N12
\Div0|auto_generated|divider|divider|StageOut[42]~107\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[42]~107_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ & (\Add0~22_combout\ $ (\Div0|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\ $ (\Add0~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000100010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add0~22_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	datac => \Div0|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\,
	datad => \Add0~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[42]~107_combout\);

-- Location: LCCOMB_X23_Y8_N2
\Div0|auto_generated|divider|divider|StageOut[42]~106\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[42]~106_combout\ = (\Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ & (\Add0~22_combout\ $ (\Div0|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\ $ (\Add0~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add0~22_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	datac => \Div0|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\,
	datad => \Add0~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[42]~106_combout\);

-- Location: LCCOMB_X23_Y8_N14
\Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\ = (((\Div0|auto_generated|divider|divider|StageOut[42]~107_combout\) # (\Div0|auto_generated|divider|divider|StageOut[42]~106_combout\)))
-- \Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[42]~107_combout\) # (\Div0|auto_generated|divider|divider|StageOut[42]~106_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[42]~107_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[42]~106_combout\,
	datad => VCC,
	combout => \Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\);

-- Location: LCCOMB_X23_Y8_N16
\Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\ = (\Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ & (((\Div0|auto_generated|divider|divider|StageOut[43]~104_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[43]~105_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ & (!\Div0|auto_generated|divider|divider|StageOut[43]~104_combout\ & 
-- (!\Div0|auto_generated|divider|divider|StageOut[43]~105_combout\)))
-- \Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ = CARRY((!\Div0|auto_generated|divider|divider|StageOut[43]~104_combout\ & (!\Div0|auto_generated|divider|divider|StageOut[43]~105_combout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[43]~104_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[43]~105_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\,
	combout => \Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\);

-- Location: LCCOMB_X23_Y8_N18
\Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\ = (\Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ & (((\Div0|auto_generated|divider|divider|StageOut[44]~140_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[44]~103_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ & ((((\Div0|auto_generated|divider|divider|StageOut[44]~140_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[44]~103_combout\)))))
-- \Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ = CARRY((!\Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ & ((\Div0|auto_generated|divider|divider|StageOut[44]~140_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[44]~103_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[44]~140_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[44]~103_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\,
	combout => \Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~5\);

-- Location: LCCOMB_X23_Y8_N20
\Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\ = (\Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ & (((\Div0|auto_generated|divider|divider|StageOut[45]~102_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[45]~139_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ & (!\Div0|auto_generated|divider|divider|StageOut[45]~102_combout\ & 
-- (!\Div0|auto_generated|divider|divider|StageOut[45]~139_combout\)))
-- \Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~7\ = CARRY((!\Div0|auto_generated|divider|divider|StageOut[45]~102_combout\ & (!\Div0|auto_generated|divider|divider|StageOut[45]~139_combout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[45]~102_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[45]~139_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~5\,
	combout => \Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~7\);

-- Location: LCCOMB_X23_Y8_N22
\Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~9_cout\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[46]~138_combout\) # ((\Div0|auto_generated|divider|divider|StageOut[46]~101_combout\) # 
-- (!\Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[46]~138_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[46]~101_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~7\,
	cout => \Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~9_cout\);

-- Location: LCCOMB_X23_Y8_N24
\Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\ = !\Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~9_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~9_cout\,
	combout => \Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\);

-- Location: LCCOMB_X23_Y8_N26
\Div0|auto_generated|divider|divider|StageOut[52]~108\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[52]~108_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\ & \Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[52]~108_combout\);

-- Location: LCCOMB_X19_Y10_N0
\Div0|auto_generated|divider|divider|StageOut[52]~141\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[52]~141_combout\ = (\Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[45]~139_combout\) # 
-- ((!\Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ & \Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[45]~139_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[52]~141_combout\);

-- Location: LCCOMB_X19_Y10_N10
\Div0|auto_generated|divider|divider|StageOut[51]~142\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[51]~142_combout\ = (\Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[44]~140_combout\) # 
-- ((!\Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ & \Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[44]~140_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[51]~142_combout\);

-- Location: LCCOMB_X25_Y9_N4
\Div0|auto_generated|divider|divider|StageOut[51]~109\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[51]~109_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\ & \Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[51]~109_combout\);

-- Location: LCCOMB_X25_Y9_N22
\Div0|auto_generated|divider|divider|StageOut[50]~110\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[50]~110_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\ & \Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[50]~110_combout\);

-- Location: LCCOMB_X23_Y8_N30
\Div0|auto_generated|divider|divider|StageOut[50]~155\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[50]~155_combout\ = (\Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ & 
-- (\Div0|auto_generated|divider|my_abs_num|cs1a[6]~9_combout\)) # (!\Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|my_abs_num|cs1a[6]~9_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[50]~155_combout\);

-- Location: LCCOMB_X23_Y8_N0
\Div0|auto_generated|divider|divider|StageOut[49]~111\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[49]~111_combout\ = (\Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\ & (\Add0~22_combout\ $ (\Div0|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\ $ (\Add0~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add0~22_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\,
	datac => \Div0|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\,
	datad => \Add0~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[49]~111_combout\);

-- Location: LCCOMB_X25_Y9_N24
\Div0|auto_generated|divider|divider|StageOut[49]~112\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[49]~112_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\ & \Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[49]~112_combout\);

-- Location: LCCOMB_X25_Y8_N4
\Div0|auto_generated|divider|my_abs_num|cs1a[4]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|my_abs_num|cs1a[4]~10_combout\ = \Add0~8_combout\ $ (((\Div0|auto_generated|divider|my_abs_num|cs1a[2]~0_combout\ & (\Add0~6_combout\)) # (!\Div0|auto_generated|divider|my_abs_num|cs1a[2]~0_combout\ & ((\Add0~22_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011100101101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|my_abs_num|cs1a[2]~0_combout\,
	datab => \Add0~8_combout\,
	datac => \Add0~6_combout\,
	datad => \Add0~22_combout\,
	combout => \Div0|auto_generated|divider|my_abs_num|cs1a[4]~10_combout\);

-- Location: LCCOMB_X25_Y9_N30
\Div0|auto_generated|divider|divider|StageOut[48]~113\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[48]~113_combout\ = (\Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\ & \Div0|auto_generated|divider|my_abs_num|cs1a[4]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\,
	datad => \Div0|auto_generated|divider|my_abs_num|cs1a[4]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[48]~113_combout\);

-- Location: LCCOMB_X25_Y9_N28
\Div0|auto_generated|divider|divider|StageOut[48]~114\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[48]~114_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\ & \Div0|auto_generated|divider|my_abs_num|cs1a[4]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\,
	datad => \Div0|auto_generated|divider|my_abs_num|cs1a[4]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[48]~114_combout\);

-- Location: LCCOMB_X25_Y9_N6
\Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\ = (((\Div0|auto_generated|divider|divider|StageOut[48]~113_combout\) # (\Div0|auto_generated|divider|divider|StageOut[48]~114_combout\)))
-- \Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[48]~113_combout\) # (\Div0|auto_generated|divider|divider|StageOut[48]~114_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[48]~113_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[48]~114_combout\,
	datad => VCC,
	combout => \Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\);

-- Location: LCCOMB_X25_Y9_N8
\Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\ = (\Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ & (((\Div0|auto_generated|divider|divider|StageOut[49]~111_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[49]~112_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ & (!\Div0|auto_generated|divider|divider|StageOut[49]~111_combout\ & 
-- (!\Div0|auto_generated|divider|divider|StageOut[49]~112_combout\)))
-- \Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ = CARRY((!\Div0|auto_generated|divider|divider|StageOut[49]~111_combout\ & (!\Div0|auto_generated|divider|divider|StageOut[49]~112_combout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[49]~111_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[49]~112_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\,
	combout => \Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\);

-- Location: LCCOMB_X25_Y9_N10
\Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\ = (\Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ & (((\Div0|auto_generated|divider|divider|StageOut[50]~110_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[50]~155_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ & ((((\Div0|auto_generated|divider|divider|StageOut[50]~110_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[50]~155_combout\)))))
-- \Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~5\ = CARRY((!\Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ & ((\Div0|auto_generated|divider|divider|StageOut[50]~110_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[50]~155_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[50]~110_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[50]~155_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\,
	combout => \Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~5\);

-- Location: LCCOMB_X25_Y9_N12
\Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\ = (\Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~5\ & (((\Div0|auto_generated|divider|divider|StageOut[51]~142_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[51]~109_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~5\ & (!\Div0|auto_generated|divider|divider|StageOut[51]~142_combout\ & 
-- (!\Div0|auto_generated|divider|divider|StageOut[51]~109_combout\)))
-- \Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~7\ = CARRY((!\Div0|auto_generated|divider|divider|StageOut[51]~142_combout\ & (!\Div0|auto_generated|divider|divider|StageOut[51]~109_combout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[51]~142_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[51]~109_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~5\,
	combout => \Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~7\);

-- Location: LCCOMB_X25_Y9_N14
\Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~9_cout\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[52]~108_combout\) # ((\Div0|auto_generated|divider|divider|StageOut[52]~141_combout\) # 
-- (!\Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[52]~108_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[52]~141_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~7\,
	cout => \Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~9_cout\);

-- Location: LCCOMB_X25_Y9_N16
\Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\ = !\Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~9_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~9_cout\,
	combout => \Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\);

-- Location: LCCOMB_X25_Y9_N20
\Div0|auto_generated|divider|divider|StageOut[58]~143\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[58]~143_combout\ = (\Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[51]~142_combout\) # 
-- ((!\Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\ & \Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\,
	datac => \Div0|auto_generated|divider|divider|StageOut[51]~142_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[58]~143_combout\);

-- Location: LCCOMB_X25_Y8_N26
\Div0|auto_generated|divider|divider|StageOut[58]~115\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[58]~115_combout\ = (\Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\ & !\Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[58]~115_combout\);

-- Location: LCCOMB_X24_Y8_N8
\Div0|auto_generated|divider|divider|StageOut[57]~116\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[57]~116_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\ & \Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[57]~116_combout\);

-- Location: LCCOMB_X25_Y9_N26
\Div0|auto_generated|divider|divider|StageOut[57]~144\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[57]~144_combout\ = (\Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[50]~155_combout\) # 
-- ((!\Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\ & \Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\,
	datac => \Div0|auto_generated|divider|divider|StageOut[50]~155_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[57]~144_combout\);

-- Location: LCCOMB_X24_Y8_N10
\Div0|auto_generated|divider|divider|StageOut[56]~117\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[56]~117_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\ & \Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[56]~117_combout\);

-- Location: LCCOMB_X24_Y8_N24
\Div0|auto_generated|divider|divider|StageOut[56]~145\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[56]~145_combout\ = (\Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[49]~111_combout\) # 
-- ((!\Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\ & \Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[49]~111_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[56]~145_combout\);

-- Location: LCCOMB_X25_Y8_N2
\Div0|auto_generated|divider|divider|StageOut[55]~119\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[55]~119_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\ & \Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[55]~119_combout\);

-- Location: LCCOMB_X25_Y8_N16
\Div0|auto_generated|divider|divider|StageOut[55]~118\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[55]~118_combout\ = (\Div0|auto_generated|divider|my_abs_num|cs1a[4]~10_combout\ & \Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|my_abs_num|cs1a[4]~10_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[55]~118_combout\);

-- Location: LCCOMB_X24_Y8_N26
\Div0|auto_generated|divider|divider|StageOut[54]~121\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[54]~121_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\ & (\Add0~22_combout\ $ (\Div0|auto_generated|divider|my_abs_num|cs1a[2]~0_combout\ $ (\Add0~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000100010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add0~22_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\,
	datac => \Div0|auto_generated|divider|my_abs_num|cs1a[2]~0_combout\,
	datad => \Add0~6_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[54]~121_combout\);

-- Location: LCCOMB_X24_Y8_N28
\Div0|auto_generated|divider|divider|StageOut[54]~120\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[54]~120_combout\ = (\Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\ & (\Add0~22_combout\ $ (\Div0|auto_generated|divider|my_abs_num|cs1a[2]~0_combout\ $ (\Add0~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add0~22_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\,
	datac => \Div0|auto_generated|divider|my_abs_num|cs1a[2]~0_combout\,
	datad => \Add0~6_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[54]~120_combout\);

-- Location: LCCOMB_X24_Y8_N12
\Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\ = (((\Div0|auto_generated|divider|divider|StageOut[54]~121_combout\) # (\Div0|auto_generated|divider|divider|StageOut[54]~120_combout\)))
-- \Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[54]~121_combout\) # (\Div0|auto_generated|divider|divider|StageOut[54]~120_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[54]~121_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[54]~120_combout\,
	datad => VCC,
	combout => \Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\);

-- Location: LCCOMB_X24_Y8_N14
\Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\ = (\Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ & (((\Div0|auto_generated|divider|divider|StageOut[55]~119_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[55]~118_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ & (!\Div0|auto_generated|divider|divider|StageOut[55]~119_combout\ & 
-- (!\Div0|auto_generated|divider|divider|StageOut[55]~118_combout\)))
-- \Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ = CARRY((!\Div0|auto_generated|divider|divider|StageOut[55]~119_combout\ & (!\Div0|auto_generated|divider|divider|StageOut[55]~118_combout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[55]~119_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[55]~118_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\,
	combout => \Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\);

-- Location: LCCOMB_X24_Y8_N16
\Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\ = (\Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ & (((\Div0|auto_generated|divider|divider|StageOut[56]~117_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[56]~145_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ & ((((\Div0|auto_generated|divider|divider|StageOut[56]~117_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[56]~145_combout\)))))
-- \Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~5\ = CARRY((!\Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ & ((\Div0|auto_generated|divider|divider|StageOut[56]~117_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[56]~145_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[56]~117_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[56]~145_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\,
	combout => \Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~5\);

-- Location: LCCOMB_X24_Y8_N18
\Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\ = (\Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~5\ & (((\Div0|auto_generated|divider|divider|StageOut[57]~116_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[57]~144_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~5\ & (!\Div0|auto_generated|divider|divider|StageOut[57]~116_combout\ & 
-- (!\Div0|auto_generated|divider|divider|StageOut[57]~144_combout\)))
-- \Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~7\ = CARRY((!\Div0|auto_generated|divider|divider|StageOut[57]~116_combout\ & (!\Div0|auto_generated|divider|divider|StageOut[57]~144_combout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[57]~116_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[57]~144_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~5\,
	combout => \Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~7\);

-- Location: LCCOMB_X24_Y8_N20
\Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~9_cout\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[58]~143_combout\) # ((\Div0|auto_generated|divider|divider|StageOut[58]~115_combout\) # 
-- (!\Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[58]~143_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[58]~115_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~7\,
	cout => \Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~9_cout\);

-- Location: LCCOMB_X24_Y8_N22
\Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\ = !\Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~9_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~9_cout\,
	combout => \Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\);

-- Location: LCCOMB_X24_Y8_N30
\Div0|auto_generated|divider|divider|StageOut[64]~146\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[64]~146_combout\ = (\Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[57]~144_combout\) # 
-- ((!\Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\ & \Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\,
	datad => \Div0|auto_generated|divider|divider|StageOut[57]~144_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[64]~146_combout\);

-- Location: LCCOMB_X28_Y7_N16
\Div0|auto_generated|divider|divider|StageOut[64]~122\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[64]~122_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\ & \Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[64]~122_combout\);

-- Location: LCCOMB_X24_Y8_N4
\Div0|auto_generated|divider|divider|StageOut[63]~147\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[63]~147_combout\ = (\Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[56]~145_combout\) # 
-- ((!\Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\ & \Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[56]~145_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[63]~147_combout\);

-- Location: LCCOMB_X28_Y7_N14
\Div0|auto_generated|divider|divider|StageOut[63]~123\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[63]~123_combout\ = (\Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\ & !\Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[63]~123_combout\);

-- Location: LCCOMB_X25_Y8_N30
\Div0|auto_generated|divider|divider|StageOut[62]~156\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[62]~156_combout\ = (\Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\ & 
-- ((\Div0|auto_generated|divider|my_abs_num|cs1a[4]~10_combout\))) # (!\Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\ & (\Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\,
	datac => \Div0|auto_generated|divider|my_abs_num|cs1a[4]~10_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[62]~156_combout\);

-- Location: LCCOMB_X28_Y7_N0
\Div0|auto_generated|divider|divider|StageOut[62]~124\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[62]~124_combout\ = (\Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\ & !\Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[62]~124_combout\);

-- Location: LCCOMB_X25_Y8_N20
\Div0|auto_generated|divider|divider|StageOut[61]~125\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[61]~125_combout\ = (\Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\ & (\Div0|auto_generated|divider|my_abs_num|cs1a[2]~0_combout\ $ (\Add0~6_combout\ $ (\Add0~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|my_abs_num|cs1a[2]~0_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\,
	datac => \Add0~6_combout\,
	datad => \Add0~22_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[61]~125_combout\);

-- Location: LCCOMB_X28_Y7_N18
\Div0|auto_generated|divider|divider|StageOut[61]~126\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[61]~126_combout\ = (\Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\ & !\Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[61]~126_combout\);

-- Location: LCCOMB_X29_Y7_N12
\Div0|auto_generated|divider|my_abs_num|cs1a[2]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|my_abs_num|cs1a[2]~11_combout\ = \Add0~4_combout\ $ (((\Add0~22_combout\ & ((\Add0~0_combout\) # (\Add0~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011001101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add0~4_combout\,
	datab => \Add0~22_combout\,
	datac => \Add0~0_combout\,
	datad => \Add0~2_combout\,
	combout => \Div0|auto_generated|divider|my_abs_num|cs1a[2]~11_combout\);

-- Location: LCCOMB_X28_Y7_N22
\Div0|auto_generated|divider|divider|StageOut[60]~128\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[60]~128_combout\ = (\Div0|auto_generated|divider|my_abs_num|cs1a[2]~11_combout\ & !\Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|my_abs_num|cs1a[2]~11_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[60]~128_combout\);

-- Location: LCCOMB_X28_Y7_N28
\Div0|auto_generated|divider|divider|StageOut[60]~127\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[60]~127_combout\ = (\Div0|auto_generated|divider|my_abs_num|cs1a[2]~11_combout\ & \Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|my_abs_num|cs1a[2]~11_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[60]~127_combout\);

-- Location: LCCOMB_X28_Y7_N2
\Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\ = (((\Div0|auto_generated|divider|divider|StageOut[60]~128_combout\) # (\Div0|auto_generated|divider|divider|StageOut[60]~127_combout\)))
-- \Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[60]~128_combout\) # (\Div0|auto_generated|divider|divider|StageOut[60]~127_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[60]~128_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[60]~127_combout\,
	datad => VCC,
	combout => \Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~1\);

-- Location: LCCOMB_X28_Y7_N4
\Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\ = (\Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ & (((\Div0|auto_generated|divider|divider|StageOut[61]~125_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[61]~126_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ & (!\Div0|auto_generated|divider|divider|StageOut[61]~125_combout\ & 
-- (!\Div0|auto_generated|divider|divider|StageOut[61]~126_combout\)))
-- \Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ = CARRY((!\Div0|auto_generated|divider|divider|StageOut[61]~125_combout\ & (!\Div0|auto_generated|divider|divider|StageOut[61]~126_combout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[61]~125_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[61]~126_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~1\,
	combout => \Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~3\);

-- Location: LCCOMB_X28_Y7_N6
\Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\ = (\Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ & (((\Div0|auto_generated|divider|divider|StageOut[62]~156_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[62]~124_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ & ((((\Div0|auto_generated|divider|divider|StageOut[62]~156_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[62]~124_combout\)))))
-- \Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~5\ = CARRY((!\Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ & ((\Div0|auto_generated|divider|divider|StageOut[62]~156_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[62]~124_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[62]~156_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[62]~124_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~3\,
	combout => \Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~5\);

-- Location: LCCOMB_X28_Y7_N8
\Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\ = (\Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~5\ & (((\Div0|auto_generated|divider|divider|StageOut[63]~147_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[63]~123_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~5\ & (!\Div0|auto_generated|divider|divider|StageOut[63]~147_combout\ & 
-- (!\Div0|auto_generated|divider|divider|StageOut[63]~123_combout\)))
-- \Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~7\ = CARRY((!\Div0|auto_generated|divider|divider|StageOut[63]~147_combout\ & (!\Div0|auto_generated|divider|divider|StageOut[63]~123_combout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[63]~147_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[63]~123_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~5\,
	combout => \Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~7\);

-- Location: LCCOMB_X28_Y7_N10
\Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~9_cout\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[64]~146_combout\) # ((\Div0|auto_generated|divider|divider|StageOut[64]~122_combout\) # 
-- (!\Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[64]~146_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[64]~122_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~7\,
	cout => \Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~9_cout\);

-- Location: LCCOMB_X28_Y7_N12
\Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\ = !\Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~9_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~9_cout\,
	combout => \Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\);

-- Location: LCCOMB_X29_Y7_N6
\Div0|auto_generated|divider|divider|StageOut[70]~129\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[70]~129_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\ & \Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[70]~129_combout\);

-- Location: LCCOMB_X28_Y7_N24
\Div0|auto_generated|divider|divider|StageOut[70]~148\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[70]~148_combout\ = (\Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[63]~147_combout\) # 
-- ((!\Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\ & \Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[63]~147_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[70]~148_combout\);

-- Location: LCCOMB_X28_Y7_N26
\Div0|auto_generated|divider|divider|StageOut[69]~149\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[69]~149_combout\ = (\Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[62]~156_combout\) # 
-- ((\Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\ & !\Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\,
	datad => \Div0|auto_generated|divider|divider|StageOut[62]~156_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[69]~149_combout\);

-- Location: LCCOMB_X29_Y7_N4
\Div0|auto_generated|divider|divider|StageOut[69]~130\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[69]~130_combout\ = (\Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\ & !\Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[69]~130_combout\);

-- Location: LCCOMB_X29_Y7_N10
\Div0|auto_generated|divider|divider|StageOut[68]~131\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[68]~131_combout\ = (\Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\ & !\Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[68]~131_combout\);

-- Location: LCCOMB_X28_Y7_N20
\Div0|auto_generated|divider|divider|StageOut[68]~150\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[68]~150_combout\ = (\Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[61]~125_combout\) # 
-- ((\Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\ & !\Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\,
	datad => \Div0|auto_generated|divider|divider|StageOut[61]~125_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[68]~150_combout\);

-- Location: LCCOMB_X29_Y7_N26
\Div0|auto_generated|divider|divider|StageOut[67]~133\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[67]~133_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\ & \Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[67]~133_combout\);

-- Location: LCCOMB_X29_Y7_N8
\Div0|auto_generated|divider|divider|StageOut[67]~132\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[67]~132_combout\ = (\Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\ & \Div0|auto_generated|divider|my_abs_num|cs1a[2]~11_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\,
	datad => \Div0|auto_generated|divider|my_abs_num|cs1a[2]~11_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[67]~132_combout\);

-- Location: LCCOMB_X29_Y7_N30
\Div0|auto_generated|divider|divider|StageOut[66]~135\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[66]~135_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\ & (\Add0~2_combout\ $ (((\Add0~22_combout\ & \Add0~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\,
	datab => \Add0~22_combout\,
	datac => \Add0~0_combout\,
	datad => \Add0~2_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[66]~135_combout\);

-- Location: LCCOMB_X29_Y7_N28
\Div0|auto_generated|divider|divider|StageOut[66]~134\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[66]~134_combout\ = (\Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\ & (\Add0~2_combout\ $ (((\Add0~22_combout\ & \Add0~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\,
	datab => \Add0~22_combout\,
	datac => \Add0~0_combout\,
	datad => \Add0~2_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[66]~134_combout\);

-- Location: LCCOMB_X29_Y7_N14
\Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~1_cout\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[66]~135_combout\) # (\Div0|auto_generated|divider|divider|StageOut[66]~134_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[66]~135_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[66]~134_combout\,
	datad => VCC,
	cout => \Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~1_cout\);

-- Location: LCCOMB_X29_Y7_N16
\Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~3_cout\ = CARRY((!\Div0|auto_generated|divider|divider|StageOut[67]~133_combout\ & (!\Div0|auto_generated|divider|divider|StageOut[67]~132_combout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[67]~133_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[67]~132_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~1_cout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~3_cout\);

-- Location: LCCOMB_X29_Y7_N18
\Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~5_cout\ = CARRY((!\Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~3_cout\ & ((\Div0|auto_generated|divider|divider|StageOut[68]~131_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[68]~150_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[68]~131_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[68]~150_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~3_cout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~5_cout\);

-- Location: LCCOMB_X29_Y7_N20
\Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~7_cout\ = CARRY((!\Div0|auto_generated|divider|divider|StageOut[69]~149_combout\ & (!\Div0|auto_generated|divider|divider|StageOut[69]~130_combout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[69]~149_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[69]~130_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~5_cout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~7_cout\);

-- Location: LCCOMB_X29_Y7_N22
\Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~9_cout\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[70]~129_combout\) # ((\Div0|auto_generated|divider|divider|StageOut[70]~148_combout\) # 
-- (!\Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[70]~129_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[70]~148_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~7_cout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~9_cout\);

-- Location: LCCOMB_X29_Y7_N24
\Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\ = !\Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~9_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~9_cout\,
	combout => \Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\);

-- Location: LCCOMB_X19_Y9_N12
\Div0|auto_generated|divider|op_1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|op_1~0_combout\ = \Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\ $ (VCC)
-- \Div0|auto_generated|divider|op_1~1\ = CARRY(\Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\,
	datad => VCC,
	combout => \Div0|auto_generated|divider|op_1~0_combout\,
	cout => \Div0|auto_generated|divider|op_1~1\);

-- Location: LCCOMB_X19_Y9_N14
\Div0|auto_generated|divider|op_1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|op_1~2_combout\ = (\Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\ & (!\Div0|auto_generated|divider|op_1~1\)) # (!\Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\ & 
-- ((\Div0|auto_generated|divider|op_1~1\) # (GND)))
-- \Div0|auto_generated|divider|op_1~3\ = CARRY((!\Div0|auto_generated|divider|op_1~1\) # (!\Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|op_1~1\,
	combout => \Div0|auto_generated|divider|op_1~2_combout\,
	cout => \Div0|auto_generated|divider|op_1~3\);

-- Location: LCCOMB_X19_Y9_N16
\Div0|auto_generated|divider|op_1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|op_1~4_combout\ = (\Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\ & (\Div0|auto_generated|divider|op_1~3\ $ (GND))) # (!\Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\ & 
-- (!\Div0|auto_generated|divider|op_1~3\ & VCC))
-- \Div0|auto_generated|divider|op_1~5\ = CARRY((\Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\ & !\Div0|auto_generated|divider|op_1~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|op_1~3\,
	combout => \Div0|auto_generated|divider|op_1~4_combout\,
	cout => \Div0|auto_generated|divider|op_1~5\);

-- Location: LCCOMB_X19_Y9_N18
\Div0|auto_generated|divider|op_1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|op_1~6_combout\ = (\Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\ & (!\Div0|auto_generated|divider|op_1~5\)) # (!\Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\ & 
-- ((\Div0|auto_generated|divider|op_1~5\) # (GND)))
-- \Div0|auto_generated|divider|op_1~7\ = CARRY((!\Div0|auto_generated|divider|op_1~5\) # (!\Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|op_1~5\,
	combout => \Div0|auto_generated|divider|op_1~6_combout\,
	cout => \Div0|auto_generated|divider|op_1~7\);

-- Location: LCCOMB_X19_Y9_N20
\Div0|auto_generated|divider|op_1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|op_1~8_combout\ = (\Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\ & (\Div0|auto_generated|divider|op_1~7\ $ (GND))) # (!\Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\ & 
-- (!\Div0|auto_generated|divider|op_1~7\ & VCC))
-- \Div0|auto_generated|divider|op_1~9\ = CARRY((\Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\ & !\Div0|auto_generated|divider|op_1~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|op_1~7\,
	combout => \Div0|auto_generated|divider|op_1~8_combout\,
	cout => \Div0|auto_generated|divider|op_1~9\);

-- Location: LCCOMB_X19_Y9_N22
\Div0|auto_generated|divider|op_1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|op_1~10_combout\ = (\Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ & (!\Div0|auto_generated|divider|op_1~9\)) # (!\Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ & 
-- ((\Div0|auto_generated|divider|op_1~9\) # (GND)))
-- \Div0|auto_generated|divider|op_1~11\ = CARRY((!\Div0|auto_generated|divider|op_1~9\) # (!\Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|op_1~9\,
	combout => \Div0|auto_generated|divider|op_1~10_combout\,
	cout => \Div0|auto_generated|divider|op_1~11\);

-- Location: LCCOMB_X19_Y9_N24
\Div0|auto_generated|divider|op_1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|op_1~12_combout\ = (\Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ & (\Div0|auto_generated|divider|op_1~11\ $ (GND))) # (!\Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ & 
-- (!\Div0|auto_generated|divider|op_1~11\ & VCC))
-- \Div0|auto_generated|divider|op_1~13\ = CARRY((\Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ & !\Div0|auto_generated|divider|op_1~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|op_1~11\,
	combout => \Div0|auto_generated|divider|op_1~12_combout\,
	cout => \Div0|auto_generated|divider|op_1~13\);

-- Location: LCCOMB_X19_Y9_N26
\Div0|auto_generated|divider|op_1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|op_1~14_combout\ = \Div0|auto_generated|divider|op_1~13\ $ (\Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	cin => \Div0|auto_generated|divider|op_1~13\,
	combout => \Div0|auto_generated|divider|op_1~14_combout\);

-- Location: LCCOMB_X22_Y6_N0
\Div0|auto_generated|divider|quotient[7]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|quotient[7]~16_combout\ = (\Add0~22_combout\ & (\Div0|auto_generated|divider|op_1~14_combout\)) # (!\Add0~22_combout\ & ((!\Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001110100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|op_1~14_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datac => \Add0~22_combout\,
	combout => \Div0|auto_generated|divider|quotient[7]~16_combout\);

-- Location: LCCOMB_X22_Y6_N14
\Div0|auto_generated|divider|quotient[6]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|quotient[6]~17_combout\ = (\Add0~22_combout\ & ((\Div0|auto_generated|divider|op_1~12_combout\))) # (!\Add0~22_combout\ & (!\Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000111010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	datab => \Add0~22_combout\,
	datac => \Div0|auto_generated|divider|op_1~12_combout\,
	combout => \Div0|auto_generated|divider|quotient[6]~17_combout\);

-- Location: LCCOMB_X22_Y6_N12
\Div0|auto_generated|divider|quotient[5]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|quotient[5]~18_combout\ = (\Add0~22_combout\ & (\Div0|auto_generated|divider|op_1~10_combout\)) # (!\Add0~22_combout\ & ((!\Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|op_1~10_combout\,
	datac => \Add0~22_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|quotient[5]~18_combout\);

-- Location: LCCOMB_X22_Y7_N4
\Div0|auto_generated|divider|quotient[4]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|quotient[4]~19_combout\ = (\Add0~22_combout\ & ((\Div0|auto_generated|divider|op_1~8_combout\))) # (!\Add0~22_combout\ & (!\Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\,
	datac => \Div0|auto_generated|divider|op_1~8_combout\,
	datad => \Add0~22_combout\,
	combout => \Div0|auto_generated|divider|quotient[4]~19_combout\);

-- Location: LCCOMB_X22_Y7_N2
\Div0|auto_generated|divider|quotient[3]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|quotient[3]~20_combout\ = (\Add0~22_combout\ & ((\Div0|auto_generated|divider|op_1~6_combout\))) # (!\Add0~22_combout\ & (!\Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\,
	datac => \Div0|auto_generated|divider|op_1~6_combout\,
	datad => \Add0~22_combout\,
	combout => \Div0|auto_generated|divider|quotient[3]~20_combout\);

-- Location: LCCOMB_X22_Y6_N22
\Div0|auto_generated|divider|op_1~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|op_1~16_combout\ = (\Add0~22_combout\ & \Div0|auto_generated|divider|op_1~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add0~22_combout\,
	datac => \Div0|auto_generated|divider|op_1~14_combout\,
	combout => \Div0|auto_generated|divider|op_1~16_combout\);

-- Location: LCCOMB_X22_Y6_N24
\Div0|auto_generated|divider|_~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|_~0_combout\ = (\Add0~22_combout\) # (\Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add0~22_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|_~0_combout\);

-- Location: LCCOMB_X22_Y6_N30
\Div0|auto_generated|divider|_~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|_~1_combout\ = (\Add0~22_combout\) # (\Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add0~22_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|_~1_combout\);

-- Location: LCCOMB_X22_Y6_N20
\Div0|auto_generated|divider|op_1~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|op_1~17_combout\ = (\Div0|auto_generated|divider|op_1~12_combout\ & \Add0~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|op_1~12_combout\,
	datac => \Add0~22_combout\,
	combout => \Div0|auto_generated|divider|op_1~17_combout\);

-- Location: LCCOMB_X22_Y6_N26
\Div0|auto_generated|divider|op_1~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|op_1~18_combout\ = (\Div0|auto_generated|divider|op_1~10_combout\ & \Add0~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|op_1~10_combout\,
	datac => \Add0~22_combout\,
	combout => \Div0|auto_generated|divider|op_1~18_combout\);

-- Location: LCCOMB_X22_Y6_N28
\Div0|auto_generated|divider|_~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|_~2_combout\ = (\Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\) # (\Add0~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	datac => \Add0~22_combout\,
	combout => \Div0|auto_generated|divider|_~2_combout\);

-- Location: LCCOMB_X22_Y6_N2
\Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ = (((\Div0|auto_generated|divider|op_1~18_combout\) # (!\Div0|auto_generated|divider|_~2_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ = CARRY((\Div0|auto_generated|divider|op_1~18_combout\) # (!\Div0|auto_generated|divider|_~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|op_1~18_combout\,
	datab => \Div0|auto_generated|divider|_~2_combout\,
	datad => VCC,
	combout => \Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~1\);

-- Location: LCCOMB_X22_Y6_N4
\Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ & (((\Div0|auto_generated|divider|op_1~17_combout\) # (!\Div0|auto_generated|divider|_~1_combout\)))) # 
-- (!\Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ & (\Div0|auto_generated|divider|_~1_combout\ & (!\Div0|auto_generated|divider|op_1~17_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ = CARRY((\Div0|auto_generated|divider|_~1_combout\ & (!\Div0|auto_generated|divider|op_1~17_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101001000000010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|_~1_combout\,
	datab => \Div0|auto_generated|divider|op_1~17_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~1\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~3\);

-- Location: LCCOMB_X22_Y6_N6
\Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ & (((\Div0|auto_generated|divider|op_1~16_combout\) # (!\Div0|auto_generated|divider|_~0_combout\)))) # 
-- (!\Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ & ((((\Div0|auto_generated|divider|op_1~16_combout\) # (!\Div0|auto_generated|divider|_~0_combout\)))))
-- \Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ = CARRY((!\Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ & ((\Div0|auto_generated|divider|op_1~16_combout\) # (!\Div0|auto_generated|divider|_~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010000001011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|op_1~16_combout\,
	datab => \Div0|auto_generated|divider|_~0_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~3\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~5\);

-- Location: LCCOMB_X22_Y6_N8
\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ = !\Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~5\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~5\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\);

-- Location: LCCOMB_X19_Y7_N16
\Mod1|auto_generated|divider|divider|StageOut[27]~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[27]~86_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[27]~86_combout\);

-- Location: LCCOMB_X19_Y7_N28
\Mod1|auto_generated|divider|divider|StageOut[27]~127\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[27]~127_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\Add0~22_combout\ & ((\Div0|auto_generated|divider|op_1~14_combout\))) # (!\Add0~22_combout\ & 
-- (!\Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datac => \Add0~22_combout\,
	datad => \Div0|auto_generated|divider|op_1~14_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[27]~127_combout\);

-- Location: LCCOMB_X19_Y7_N12
\Mod1|auto_generated|divider|divider|StageOut[26]~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[26]~87_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[26]~87_combout\);

-- Location: LCCOMB_X19_Y7_N14
\Mod1|auto_generated|divider|divider|StageOut[26]~128\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[26]~128_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\Add0~22_combout\ & ((\Div0|auto_generated|divider|op_1~12_combout\))) # (!\Add0~22_combout\ & 
-- (!\Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datac => \Add0~22_combout\,
	datad => \Div0|auto_generated|divider|op_1~12_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[26]~128_combout\);

-- Location: LCCOMB_X19_Y7_N26
\Mod1|auto_generated|divider|divider|StageOut[25]~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[25]~88_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[25]~88_combout\);

-- Location: LCCOMB_X19_Y7_N24
\Mod1|auto_generated|divider|divider|StageOut[25]~129\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[25]~129_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\Add0~22_combout\ & (\Div0|auto_generated|divider|op_1~10_combout\)) # (!\Add0~22_combout\ & 
-- ((!\Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|op_1~10_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datac => \Add0~22_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[25]~129_combout\);

-- Location: LCCOMB_X22_Y7_N22
\Div0|auto_generated|divider|op_1~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|op_1~19_combout\ = (\Div0|auto_generated|divider|op_1~8_combout\ & \Add0~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|op_1~8_combout\,
	datad => \Add0~22_combout\,
	combout => \Div0|auto_generated|divider|op_1~19_combout\);

-- Location: LCCOMB_X22_Y7_N28
\Div0|auto_generated|divider|_~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|_~3_combout\ = (\Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\) # (\Add0~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\,
	datad => \Add0~22_combout\,
	combout => \Div0|auto_generated|divider|_~3_combout\);

-- Location: LCCOMB_X22_Y7_N0
\Mod1|auto_generated|divider|divider|add_sub_3_result_int[0]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\ = (\Div0|auto_generated|divider|op_1~19_combout\) # (!\Div0|auto_generated|divider|_~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|op_1~19_combout\,
	datad => \Div0|auto_generated|divider|_~3_combout\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\);

-- Location: LCCOMB_X19_Y7_N0
\Mod1|auto_generated|divider|divider|StageOut[24]~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[24]~89_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod1|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[24]~89_combout\);

-- Location: LCCOMB_X19_Y7_N18
\Mod1|auto_generated|divider|divider|StageOut[24]~130\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[24]~130_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\Add0~22_combout\ & (\Div0|auto_generated|divider|op_1~8_combout\)) # (!\Add0~22_combout\ & 
-- ((!\Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|op_1~8_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datac => \Add0~22_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[24]~130_combout\);

-- Location: LCCOMB_X19_Y7_N2
\Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ = (((\Mod1|auto_generated|divider|divider|StageOut[24]~89_combout\) # (\Mod1|auto_generated|divider|divider|StageOut[24]~130_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ = CARRY((\Mod1|auto_generated|divider|divider|StageOut[24]~89_combout\) # (\Mod1|auto_generated|divider|divider|StageOut[24]~130_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[24]~89_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[24]~130_combout\,
	datad => VCC,
	combout => \Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~1\);

-- Location: LCCOMB_X19_Y7_N4
\Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (((\Mod1|auto_generated|divider|divider|StageOut[25]~88_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[25]~129_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (!\Mod1|auto_generated|divider|divider|StageOut[25]~88_combout\ & 
-- (!\Mod1|auto_generated|divider|divider|StageOut[25]~129_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[25]~88_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[25]~129_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[25]~88_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[25]~129_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~1\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~3\);

-- Location: LCCOMB_X19_Y7_N6
\Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & (((\Mod1|auto_generated|divider|divider|StageOut[26]~87_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[26]~128_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((((\Mod1|auto_generated|divider|divider|StageOut[26]~87_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[26]~128_combout\)))))
-- \Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ = CARRY((!\Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((\Mod1|auto_generated|divider|divider|StageOut[26]~87_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[26]~128_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[26]~87_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[26]~128_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~3\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~5\);

-- Location: LCCOMB_X19_Y7_N8
\Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ & (((\Mod1|auto_generated|divider|divider|StageOut[27]~86_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[27]~127_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ & (!\Mod1|auto_generated|divider|divider|StageOut[27]~86_combout\ & 
-- (!\Mod1|auto_generated|divider|divider|StageOut[27]~127_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[27]~86_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[27]~127_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[27]~86_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[27]~127_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~5\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~7\);

-- Location: LCCOMB_X19_Y7_N10
\Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ = \Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~7\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~7\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\);

-- Location: LCCOMB_X22_Y7_N8
\Mod1|auto_generated|divider|divider|StageOut[32]~131\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[32]~131_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Add0~22_combout\ & ((\Div0|auto_generated|divider|op_1~6_combout\))) # (!\Add0~22_combout\ & 
-- (!\Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \Div0|auto_generated|divider|op_1~6_combout\,
	datad => \Add0~22_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[32]~131_combout\);

-- Location: LCCOMB_X22_Y7_N12
\Div0|auto_generated|divider|op_1~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|op_1~20_combout\ = (\Div0|auto_generated|divider|op_1~6_combout\ & \Add0~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|op_1~6_combout\,
	datad => \Add0~22_combout\,
	combout => \Div0|auto_generated|divider|op_1~20_combout\);

-- Location: LCCOMB_X22_Y7_N18
\Div0|auto_generated|divider|_~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|_~4_combout\ = (\Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\) # (\Add0~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\,
	datad => \Add0~22_combout\,
	combout => \Div0|auto_generated|divider|_~4_combout\);

-- Location: LCCOMB_X22_Y7_N10
\Mod1|auto_generated|divider|divider|add_sub_4_result_int[0]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout\ = (\Div0|auto_generated|divider|op_1~20_combout\) # (!\Div0|auto_generated|divider|_~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|op_1~20_combout\,
	datad => \Div0|auto_generated|divider|_~4_combout\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout\);

-- Location: LCCOMB_X18_Y7_N8
\Mod1|auto_generated|divider|divider|StageOut[32]~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[32]~94_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod1|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[32]~94_combout\);

-- Location: LCCOMB_X18_Y7_N18
\Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ = (((\Mod1|auto_generated|divider|divider|StageOut[32]~131_combout\) # (\Mod1|auto_generated|divider|divider|StageOut[32]~94_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ = CARRY((\Mod1|auto_generated|divider|divider|StageOut[32]~131_combout\) # (\Mod1|auto_generated|divider|divider|StageOut[32]~94_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[32]~131_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[32]~94_combout\,
	datad => VCC,
	combout => \Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~1\);

-- Location: LCCOMB_X19_Y7_N30
\Mod1|auto_generated|divider|divider|StageOut[36]~112\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[36]~112_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[27]~127_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \Mod1|auto_generated|divider|divider|StageOut[27]~127_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[36]~112_combout\);

-- Location: LCCOMB_X18_Y7_N16
\Mod1|auto_generated|divider|divider|StageOut[36]~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[36]~90_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[36]~90_combout\);

-- Location: LCCOMB_X19_Y7_N20
\Mod1|auto_generated|divider|divider|StageOut[35]~113\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[35]~113_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[26]~128_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	datac => \Mod1|auto_generated|divider|divider|StageOut[26]~128_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[35]~113_combout\);

-- Location: LCCOMB_X18_Y7_N2
\Mod1|auto_generated|divider|divider|StageOut[35]~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[35]~91_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[35]~91_combout\);

-- Location: LCCOMB_X18_Y7_N12
\Mod1|auto_generated|divider|divider|StageOut[34]~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[34]~92_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[34]~92_combout\);

-- Location: LCCOMB_X18_Y7_N14
\Mod1|auto_generated|divider|divider|StageOut[34]~114\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[34]~114_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[25]~129_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Mod1|auto_generated|divider|divider|StageOut[25]~129_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[34]~114_combout\);

-- Location: LCCOMB_X18_Y7_N30
\Mod1|auto_generated|divider|divider|StageOut[33]~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[33]~93_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[33]~93_combout\);

-- Location: LCCOMB_X19_Y7_N22
\Mod1|auto_generated|divider|divider|StageOut[33]~115\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[33]~115_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[24]~130_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \Mod1|auto_generated|divider|divider|StageOut[24]~130_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[33]~115_combout\);

-- Location: LCCOMB_X18_Y7_N20
\Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (((\Mod1|auto_generated|divider|divider|StageOut[33]~93_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[33]~115_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (!\Mod1|auto_generated|divider|divider|StageOut[33]~93_combout\ & 
-- (!\Mod1|auto_generated|divider|divider|StageOut[33]~115_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[33]~93_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[33]~115_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[33]~93_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[33]~115_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~1\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~3\);

-- Location: LCCOMB_X18_Y7_N22
\Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & (((\Mod1|auto_generated|divider|divider|StageOut[34]~92_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[34]~114_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((((\Mod1|auto_generated|divider|divider|StageOut[34]~92_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[34]~114_combout\)))))
-- \Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ = CARRY((!\Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((\Mod1|auto_generated|divider|divider|StageOut[34]~92_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[34]~114_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[34]~92_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[34]~114_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~3\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~5\);

-- Location: LCCOMB_X18_Y7_N24
\Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ & (((\Mod1|auto_generated|divider|divider|StageOut[35]~113_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[35]~91_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ & (!\Mod1|auto_generated|divider|divider|StageOut[35]~113_combout\ & 
-- (!\Mod1|auto_generated|divider|divider|StageOut[35]~91_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[35]~113_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[35]~91_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[35]~113_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[35]~91_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~5\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~7\);

-- Location: LCCOMB_X18_Y7_N26
\Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ & ((((\Mod1|auto_generated|divider|divider|StageOut[36]~112_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[36]~90_combout\))))) # (!\Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ & ((\Mod1|auto_generated|divider|divider|StageOut[36]~112_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|StageOut[36]~90_combout\) # (GND))))
-- \Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~9\ = CARRY((\Mod1|auto_generated|divider|divider|StageOut[36]~112_combout\) # ((\Mod1|auto_generated|divider|divider|StageOut[36]~90_combout\) # 
-- (!\Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[36]~112_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[36]~90_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~7\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~9\);

-- Location: LCCOMB_X18_Y7_N28
\Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ = !\Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~9\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~9\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\);

-- Location: LCCOMB_X17_Y9_N28
\Mod1|auto_generated|divider|divider|StageOut[45]~95\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[45]~95_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[45]~95_combout\);

-- Location: LCCOMB_X18_Y7_N0
\Mod1|auto_generated|divider|divider|StageOut[45]~116\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[45]~116_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[36]~112_combout\) # 
-- ((!\Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[36]~112_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[45]~116_combout\);

-- Location: LCCOMB_X16_Y7_N14
\Mod1|auto_generated|divider|divider|StageOut[44]~96\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[44]~96_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[44]~96_combout\);

-- Location: LCCOMB_X16_Y7_N22
\Mod1|auto_generated|divider|divider|StageOut[44]~117\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[44]~117_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[35]~113_combout\) # 
-- ((!\Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[35]~113_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[44]~117_combout\);

-- Location: LCCOMB_X18_Y7_N10
\Mod1|auto_generated|divider|divider|StageOut[43]~118\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[43]~118_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[34]~114_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \Mod1|auto_generated|divider|divider|StageOut[34]~114_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[43]~118_combout\);

-- Location: LCCOMB_X17_Y9_N18
\Mod1|auto_generated|divider|divider|StageOut[43]~97\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[43]~97_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[43]~97_combout\);

-- Location: LCCOMB_X17_Y9_N26
\Mod1|auto_generated|divider|divider|StageOut[42]~98\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[42]~98_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[42]~98_combout\);

-- Location: LCCOMB_X18_Y7_N4
\Mod1|auto_generated|divider|divider|StageOut[42]~119\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[42]~119_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[33]~115_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Mod1|auto_generated|divider|divider|StageOut[33]~115_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[42]~119_combout\);

-- Location: LCCOMB_X17_Y9_N24
\Mod1|auto_generated|divider|divider|StageOut[41]~99\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[41]~99_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[41]~99_combout\);

-- Location: LCCOMB_X18_Y7_N6
\Mod1|auto_generated|divider|divider|StageOut[41]~120\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[41]~120_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[32]~131_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[32]~131_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[41]~120_combout\);

-- Location: LCCOMB_X16_Y7_N12
\Div0|auto_generated|divider|op_1~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|op_1~21_combout\ = (\Add0~22_combout\ & \Div0|auto_generated|divider|op_1~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add0~22_combout\,
	datad => \Div0|auto_generated|divider|op_1~4_combout\,
	combout => \Div0|auto_generated|divider|op_1~21_combout\);

-- Location: LCCOMB_X16_Y7_N10
\Div0|auto_generated|divider|_~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|_~5_combout\ = (\Add0~22_combout\) # (\Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add0~22_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|_~5_combout\);

-- Location: LCCOMB_X16_Y7_N24
\Mod1|auto_generated|divider|divider|add_sub_5_result_int[0]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_5_result_int[0]~12_combout\ = (\Div0|auto_generated|divider|op_1~21_combout\) # (!\Div0|auto_generated|divider|_~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|op_1~21_combout\,
	datad => \Div0|auto_generated|divider|_~5_combout\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_5_result_int[0]~12_combout\);

-- Location: LCCOMB_X16_Y7_N16
\Mod1|auto_generated|divider|divider|StageOut[40]~100\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[40]~100_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_5_result_int[0]~12_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod1|auto_generated|divider|divider|add_sub_5_result_int[0]~12_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[40]~100_combout\);

-- Location: LCCOMB_X16_Y7_N2
\Mod1|auto_generated|divider|divider|StageOut[40]~132\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[40]~132_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\Add0~22_combout\ & ((\Div0|auto_generated|divider|op_1~4_combout\))) # (!\Add0~22_combout\ & 
-- (!\Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datac => \Add0~22_combout\,
	datad => \Div0|auto_generated|divider|op_1~4_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[40]~132_combout\);

-- Location: LCCOMB_X17_Y9_N4
\Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ = (((\Mod1|auto_generated|divider|divider|StageOut[40]~100_combout\) # (\Mod1|auto_generated|divider|divider|StageOut[40]~132_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ = CARRY((\Mod1|auto_generated|divider|divider|StageOut[40]~100_combout\) # (\Mod1|auto_generated|divider|divider|StageOut[40]~132_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[40]~100_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[40]~132_combout\,
	datad => VCC,
	combout => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\);

-- Location: LCCOMB_X17_Y9_N6
\Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (((\Mod1|auto_generated|divider|divider|StageOut[41]~99_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[41]~120_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (!\Mod1|auto_generated|divider|divider|StageOut[41]~99_combout\ & 
-- (!\Mod1|auto_generated|divider|divider|StageOut[41]~120_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[41]~99_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[41]~120_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[41]~99_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[41]~120_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\);

-- Location: LCCOMB_X17_Y9_N8
\Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & (((\Mod1|auto_generated|divider|divider|StageOut[42]~98_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[42]~119_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((((\Mod1|auto_generated|divider|divider|StageOut[42]~98_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[42]~119_combout\)))))
-- \Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ = CARRY((!\Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((\Mod1|auto_generated|divider|divider|StageOut[42]~98_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[42]~119_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[42]~98_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[42]~119_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~5\);

-- Location: LCCOMB_X17_Y9_N10
\Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ & (((\Mod1|auto_generated|divider|divider|StageOut[43]~118_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[43]~97_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ & (!\Mod1|auto_generated|divider|divider|StageOut[43]~118_combout\ & 
-- (!\Mod1|auto_generated|divider|divider|StageOut[43]~97_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[43]~118_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[43]~97_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[43]~118_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[43]~97_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~5\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~7\);

-- Location: LCCOMB_X17_Y9_N12
\Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ & ((((\Mod1|auto_generated|divider|divider|StageOut[44]~96_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[44]~117_combout\))))) # (!\Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ & ((\Mod1|auto_generated|divider|divider|StageOut[44]~96_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|StageOut[44]~117_combout\) # (GND))))
-- \Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~9\ = CARRY((\Mod1|auto_generated|divider|divider|StageOut[44]~96_combout\) # ((\Mod1|auto_generated|divider|divider|StageOut[44]~117_combout\) # 
-- (!\Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[44]~96_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[44]~117_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~7\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~9\);

-- Location: LCCOMB_X17_Y9_N14
\Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~9\ & (((\Mod1|auto_generated|divider|divider|StageOut[45]~95_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[45]~116_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~9\ & (!\Mod1|auto_generated|divider|divider|StageOut[45]~95_combout\ & 
-- (!\Mod1|auto_generated|divider|divider|StageOut[45]~116_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~11\ = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[45]~95_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[45]~116_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[45]~95_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[45]~116_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~9\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~11\);

-- Location: LCCOMB_X17_Y9_N16
\Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ = \Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~11\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~11\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\);

-- Location: LCCOMB_X17_Y9_N20
\Mod1|auto_generated|divider|divider|StageOut[50]~121\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[50]~121_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[41]~120_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datac => \Mod1|auto_generated|divider|divider|StageOut[41]~120_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[50]~121_combout\);

-- Location: LCCOMB_X16_Y9_N28
\Mod1|auto_generated|divider|divider|StageOut[50]~101\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[50]~101_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[50]~101_combout\);

-- Location: LCCOMB_X16_Y9_N30
\Mod1|auto_generated|divider|divider|StageOut[49]~102\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[49]~102_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[49]~102_combout\);

-- Location: LCCOMB_X16_Y7_N0
\Mod1|auto_generated|divider|divider|StageOut[49]~122\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[49]~122_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[40]~132_combout\) # 
-- ((!\Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \Mod1|auto_generated|divider|divider|add_sub_5_result_int[0]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datac => \Mod1|auto_generated|divider|divider|StageOut[40]~132_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_5_result_int[0]~12_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[49]~122_combout\);

-- Location: LCCOMB_X21_Y9_N10
\Div0|auto_generated|divider|op_1~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|op_1~22_combout\ = (\Div0|auto_generated|divider|op_1~2_combout\ & \Add0~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|op_1~2_combout\,
	datad => \Add0~22_combout\,
	combout => \Div0|auto_generated|divider|op_1~22_combout\);

-- Location: LCCOMB_X21_Y9_N28
\Div0|auto_generated|divider|_~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|_~6_combout\ = (\Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\) # (\Add0~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\,
	datad => \Add0~22_combout\,
	combout => \Div0|auto_generated|divider|_~6_combout\);

-- Location: LCCOMB_X21_Y9_N4
\Mod1|auto_generated|divider|divider|add_sub_6_result_int[0]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_6_result_int[0]~14_combout\ = (\Div0|auto_generated|divider|op_1~22_combout\) # (!\Div0|auto_generated|divider|_~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|op_1~22_combout\,
	datad => \Div0|auto_generated|divider|_~6_combout\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[0]~14_combout\);

-- Location: LCCOMB_X17_Y9_N2
\Mod1|auto_generated|divider|divider|StageOut[48]~103\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[48]~103_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & \Mod1|auto_generated|divider|divider|add_sub_6_result_int[0]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[0]~14_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[48]~103_combout\);

-- Location: LCCOMB_X19_Y9_N8
\Mod1|auto_generated|divider|divider|StageOut[48]~133\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[48]~133_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\Add0~22_combout\ & (\Div0|auto_generated|divider|op_1~2_combout\)) # (!\Add0~22_combout\ & 
-- ((!\Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|op_1~2_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\,
	datac => \Add0~22_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[48]~133_combout\);

-- Location: LCCOMB_X16_Y9_N10
\Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ = (((\Mod1|auto_generated|divider|divider|StageOut[48]~103_combout\) # (\Mod1|auto_generated|divider|divider|StageOut[48]~133_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ = CARRY((\Mod1|auto_generated|divider|divider|StageOut[48]~103_combout\) # (\Mod1|auto_generated|divider|divider|StageOut[48]~133_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[48]~103_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[48]~133_combout\,
	datad => VCC,
	combout => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~1\);

-- Location: LCCOMB_X16_Y9_N12
\Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ & (((\Mod1|auto_generated|divider|divider|StageOut[49]~102_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[49]~122_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ & (!\Mod1|auto_generated|divider|divider|StageOut[49]~102_combout\ & 
-- (!\Mod1|auto_generated|divider|divider|StageOut[49]~122_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[49]~102_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[49]~122_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[49]~102_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[49]~122_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~1\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~3\);

-- Location: LCCOMB_X16_Y9_N14
\Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & (((\Mod1|auto_generated|divider|divider|StageOut[50]~121_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[50]~101_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & ((((\Mod1|auto_generated|divider|divider|StageOut[50]~121_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[50]~101_combout\)))))
-- \Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ = CARRY((!\Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & ((\Mod1|auto_generated|divider|divider|StageOut[50]~121_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[50]~101_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[50]~121_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[50]~101_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~3\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~5\);

-- Location: LCCOMB_X17_Y9_N22
\Mod1|auto_generated|divider|divider|StageOut[54]~123\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[54]~123_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[45]~116_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datac => \Mod1|auto_generated|divider|divider|StageOut[45]~116_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[54]~123_combout\);

-- Location: LCCOMB_X16_Y9_N4
\Mod1|auto_generated|divider|divider|StageOut[54]~104\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[54]~104_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[54]~104_combout\);

-- Location: LCCOMB_X16_Y7_N18
\Mod1|auto_generated|divider|divider|StageOut[53]~124\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[53]~124_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[44]~117_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\,
	datac => \Mod1|auto_generated|divider|divider|StageOut[44]~117_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[53]~124_combout\);

-- Location: LCCOMB_X16_Y8_N0
\Mod1|auto_generated|divider|divider|StageOut[53]~105\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[53]~105_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[53]~105_combout\);

-- Location: LCCOMB_X16_Y9_N26
\Mod1|auto_generated|divider|divider|StageOut[52]~106\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[52]~106_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[52]~106_combout\);

-- Location: LCCOMB_X17_Y9_N0
\Mod1|auto_generated|divider|divider|StageOut[52]~125\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[52]~125_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[43]~118_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[43]~118_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[52]~125_combout\);

-- Location: LCCOMB_X17_Y9_N30
\Mod1|auto_generated|divider|divider|StageOut[51]~126\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[51]~126_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[42]~119_combout\) # 
-- ((!\Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	datad => \Mod1|auto_generated|divider|divider|StageOut[42]~119_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[51]~126_combout\);

-- Location: LCCOMB_X16_Y9_N8
\Mod1|auto_generated|divider|divider|StageOut[51]~107\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[51]~107_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[51]~107_combout\);

-- Location: LCCOMB_X16_Y9_N16
\Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\ = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[51]~126_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[51]~107_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[51]~126_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[51]~107_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~5\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\);

-- Location: LCCOMB_X16_Y9_N18
\Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~9_cout\ = CARRY((\Mod1|auto_generated|divider|divider|StageOut[52]~106_combout\) # ((\Mod1|auto_generated|divider|divider|StageOut[52]~125_combout\) # 
-- (!\Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[52]~106_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[52]~125_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~9_cout\);

-- Location: LCCOMB_X16_Y9_N20
\Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~11_cout\ = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[53]~124_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[53]~105_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[53]~124_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[53]~105_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~9_cout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~11_cout\);

-- Location: LCCOMB_X16_Y9_N22
\Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~13_cout\ = CARRY((\Mod1|auto_generated|divider|divider|StageOut[54]~123_combout\) # ((\Mod1|auto_generated|divider|divider|StageOut[54]~104_combout\) # 
-- (!\Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~11_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[54]~123_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[54]~104_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~11_cout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~13_cout\);

-- Location: LCCOMB_X16_Y9_N24
\Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ = !\Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~13_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~13_cout\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\);

-- Location: LCCOMB_X16_Y9_N6
\Mod1|auto_generated|divider|divider|StageOut[59]~108\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[59]~108_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[50]~121_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|StageOut[50]~101_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & (((\Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[50]~121_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[50]~101_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[59]~108_combout\);

-- Location: LCCOMB_X16_Y7_N8
\Div0|auto_generated|divider|quotient[2]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|quotient[2]~21_combout\ = (\Add0~22_combout\ & ((\Div0|auto_generated|divider|op_1~4_combout\))) # (!\Add0~22_combout\ & (!\Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\,
	datac => \Add0~22_combout\,
	datad => \Div0|auto_generated|divider|op_1~4_combout\,
	combout => \Div0|auto_generated|divider|quotient[2]~21_combout\);

-- Location: LCCOMB_X16_Y9_N0
\Mod1|auto_generated|divider|divider|StageOut[58]~109\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[58]~109_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[49]~102_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|StageOut[49]~122_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & (((\Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[49]~102_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datac => \Mod1|auto_generated|divider|divider|StageOut[49]~122_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[58]~109_combout\);

-- Location: LCCOMB_X19_Y9_N4
\Div0|auto_generated|divider|quotient[1]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|quotient[1]~22_combout\ = (\Add0~22_combout\ & ((\Div0|auto_generated|divider|op_1~2_combout\))) # (!\Add0~22_combout\ & (!\Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\,
	datac => \Add0~22_combout\,
	datad => \Div0|auto_generated|divider|op_1~2_combout\,
	combout => \Div0|auto_generated|divider|quotient[1]~22_combout\);

-- Location: LCCOMB_X16_Y9_N2
\Mod1|auto_generated|divider|divider|StageOut[57]~110\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[57]~110_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & (((\Mod1|auto_generated|divider|divider|StageOut[48]~133_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[48]~103_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & (\Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datac => \Mod1|auto_generated|divider|divider|StageOut[48]~133_combout\,
	datad => \Mod1|auto_generated|divider|divider|StageOut[48]~103_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[57]~110_combout\);

-- Location: LCCOMB_X19_Y9_N30
\Div0|auto_generated|divider|op_1~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|op_1~23_combout\ = (\Add0~22_combout\ & \Div0|auto_generated|divider|op_1~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add0~22_combout\,
	datad => \Div0|auto_generated|divider|op_1~0_combout\,
	combout => \Div0|auto_generated|divider|op_1~23_combout\);

-- Location: LCCOMB_X19_Y9_N28
\Div0|auto_generated|divider|_~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|_~7_combout\ = (\Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\) # (\Add0~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\,
	datac => \Add0~22_combout\,
	combout => \Div0|auto_generated|divider|_~7_combout\);

-- Location: LCCOMB_X19_Y9_N0
\Mod1|auto_generated|divider|divider|add_sub_7_result_int[0]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_7_result_int[0]~16_combout\ = (\Div0|auto_generated|divider|op_1~23_combout\) # (!\Div0|auto_generated|divider|_~7_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|op_1~23_combout\,
	datad => \Div0|auto_generated|divider|_~7_combout\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[0]~16_combout\);

-- Location: LCCOMB_X19_Y9_N6
\Mod1|auto_generated|divider|divider|StageOut[56]~111\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[56]~111_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\Div0|auto_generated|divider|op_1~23_combout\) # ((!\Div0|auto_generated|divider|_~7_combout\)))) # 
-- (!\Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & (((\Mod1|auto_generated|divider|divider|add_sub_7_result_int[0]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|op_1~23_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[0]~16_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \Div0|auto_generated|divider|_~7_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[56]~111_combout\);

-- Location: LCCOMB_X19_Y9_N2
\Div0|auto_generated|divider|quotient[0]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|quotient[0]~23_combout\ = (\Add0~22_combout\ & ((\Div0|auto_generated|divider|op_1~0_combout\))) # (!\Add0~22_combout\ & (!\Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\,
	datac => \Add0~22_combout\,
	datad => \Div0|auto_generated|divider|op_1~0_combout\,
	combout => \Div0|auto_generated|divider|quotient[0]~23_combout\);

-- Location: LCCOMB_X21_Y7_N14
\Add1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add1~0_combout\ = (\Mod1|auto_generated|divider|divider|StageOut[56]~111_combout\ & (\Div0|auto_generated|divider|quotient[0]~23_combout\ $ (VCC))) # (!\Mod1|auto_generated|divider|divider|StageOut[56]~111_combout\ & 
-- ((\Div0|auto_generated|divider|quotient[0]~23_combout\) # (GND)))
-- \Add1~1\ = CARRY((\Div0|auto_generated|divider|quotient[0]~23_combout\) # (!\Mod1|auto_generated|divider|divider|StageOut[56]~111_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[56]~111_combout\,
	datab => \Div0|auto_generated|divider|quotient[0]~23_combout\,
	datad => VCC,
	combout => \Add1~0_combout\,
	cout => \Add1~1\);

-- Location: LCCOMB_X21_Y7_N16
\Add1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add1~2_combout\ = (\Div0|auto_generated|divider|quotient[1]~22_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[57]~110_combout\ & (!\Add1~1\)) # (!\Mod1|auto_generated|divider|divider|StageOut[57]~110_combout\ & (\Add1~1\ & VCC)))) # 
-- (!\Div0|auto_generated|divider|quotient[1]~22_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[57]~110_combout\ & ((\Add1~1\) # (GND))) # (!\Mod1|auto_generated|divider|divider|StageOut[57]~110_combout\ & (!\Add1~1\))))
-- \Add1~3\ = CARRY((\Div0|auto_generated|divider|quotient[1]~22_combout\ & (\Mod1|auto_generated|divider|divider|StageOut[57]~110_combout\ & !\Add1~1\)) # (!\Div0|auto_generated|divider|quotient[1]~22_combout\ & 
-- ((\Mod1|auto_generated|divider|divider|StageOut[57]~110_combout\) # (!\Add1~1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|quotient[1]~22_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[57]~110_combout\,
	datad => VCC,
	cin => \Add1~1\,
	combout => \Add1~2_combout\,
	cout => \Add1~3\);

-- Location: LCCOMB_X21_Y7_N18
\Add1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add1~4_combout\ = ((\Div0|auto_generated|divider|quotient[2]~21_combout\ $ (\Mod1|auto_generated|divider|divider|StageOut[58]~109_combout\ $ (\Add1~3\)))) # (GND)
-- \Add1~5\ = CARRY((\Div0|auto_generated|divider|quotient[2]~21_combout\ & ((!\Add1~3\) # (!\Mod1|auto_generated|divider|divider|StageOut[58]~109_combout\))) # (!\Div0|auto_generated|divider|quotient[2]~21_combout\ & 
-- (!\Mod1|auto_generated|divider|divider|StageOut[58]~109_combout\ & !\Add1~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|quotient[2]~21_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[58]~109_combout\,
	datad => VCC,
	cin => \Add1~3\,
	combout => \Add1~4_combout\,
	cout => \Add1~5\);

-- Location: LCCOMB_X21_Y7_N20
\Add1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add1~6_combout\ = (\Div0|auto_generated|divider|quotient[3]~20_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[59]~108_combout\ & (!\Add1~5\)) # (!\Mod1|auto_generated|divider|divider|StageOut[59]~108_combout\ & (\Add1~5\ & VCC)))) # 
-- (!\Div0|auto_generated|divider|quotient[3]~20_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[59]~108_combout\ & ((\Add1~5\) # (GND))) # (!\Mod1|auto_generated|divider|divider|StageOut[59]~108_combout\ & (!\Add1~5\))))
-- \Add1~7\ = CARRY((\Div0|auto_generated|divider|quotient[3]~20_combout\ & (\Mod1|auto_generated|divider|divider|StageOut[59]~108_combout\ & !\Add1~5\)) # (!\Div0|auto_generated|divider|quotient[3]~20_combout\ & 
-- ((\Mod1|auto_generated|divider|divider|StageOut[59]~108_combout\) # (!\Add1~5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|quotient[3]~20_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[59]~108_combout\,
	datad => VCC,
	cin => \Add1~5\,
	combout => \Add1~6_combout\,
	cout => \Add1~7\);

-- Location: LCCOMB_X21_Y7_N22
\Add1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add1~8_combout\ = (\Div0|auto_generated|divider|quotient[4]~19_combout\ & ((GND) # (!\Add1~7\))) # (!\Div0|auto_generated|divider|quotient[4]~19_combout\ & (\Add1~7\ $ (GND)))
-- \Add1~9\ = CARRY((\Div0|auto_generated|divider|quotient[4]~19_combout\) # (!\Add1~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|quotient[4]~19_combout\,
	datad => VCC,
	cin => \Add1~7\,
	combout => \Add1~8_combout\,
	cout => \Add1~9\);

-- Location: LCCOMB_X21_Y7_N24
\Add1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add1~10_combout\ = (\Div0|auto_generated|divider|quotient[5]~18_combout\ & (\Add1~9\ & VCC)) # (!\Div0|auto_generated|divider|quotient[5]~18_combout\ & (!\Add1~9\))
-- \Add1~11\ = CARRY((!\Div0|auto_generated|divider|quotient[5]~18_combout\ & !\Add1~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|quotient[5]~18_combout\,
	datad => VCC,
	cin => \Add1~9\,
	combout => \Add1~10_combout\,
	cout => \Add1~11\);

-- Location: LCCOMB_X21_Y7_N26
\Add1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add1~12_combout\ = (\Div0|auto_generated|divider|quotient[6]~17_combout\ & ((GND) # (!\Add1~11\))) # (!\Div0|auto_generated|divider|quotient[6]~17_combout\ & (\Add1~11\ $ (GND)))
-- \Add1~13\ = CARRY((\Div0|auto_generated|divider|quotient[6]~17_combout\) # (!\Add1~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|quotient[6]~17_combout\,
	datad => VCC,
	cin => \Add1~11\,
	combout => \Add1~12_combout\,
	cout => \Add1~13\);

-- Location: LCCOMB_X21_Y7_N28
\Add1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add1~14_combout\ = (\Div0|auto_generated|divider|quotient[7]~16_combout\ & (\Add1~13\ & VCC)) # (!\Div0|auto_generated|divider|quotient[7]~16_combout\ & (!\Add1~13\))
-- \Add1~15\ = CARRY((!\Div0|auto_generated|divider|quotient[7]~16_combout\ & !\Add1~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|quotient[7]~16_combout\,
	datad => VCC,
	cin => \Add1~13\,
	combout => \Add1~14_combout\,
	cout => \Add1~15\);

-- Location: LCCOMB_X21_Y7_N30
\Add1~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add1~16_combout\ = \Add1~15\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Add1~15\,
	combout => \Add1~16_combout\);

-- Location: LCCOMB_X21_Y7_N12
\Div1|auto_generated|divider|my_abs_num|_~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|my_abs_num|_~2_combout\ = \Add1~16_combout\ $ (\Add1~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add1~16_combout\,
	datad => \Add1~14_combout\,
	combout => \Div1|auto_generated|divider|my_abs_num|_~2_combout\);

-- Location: LCCOMB_X21_Y7_N4
\Div1|auto_generated|divider|my_abs_num|cs1a[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|my_abs_num|cs1a[2]~0_combout\ = (\Add1~16_combout\ & (!\Add1~4_combout\ & (!\Add1~0_combout\ & !\Add1~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add1~16_combout\,
	datab => \Add1~4_combout\,
	datac => \Add1~0_combout\,
	datad => \Add1~2_combout\,
	combout => \Div1|auto_generated|divider|my_abs_num|cs1a[2]~0_combout\);

-- Location: LCCOMB_X21_Y7_N2
\Div1|auto_generated|divider|my_abs_num|cs1a[4]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\ = (\Div1|auto_generated|divider|my_abs_num|cs1a[2]~0_combout\ & ((\Add1~16_combout\ & (!\Add1~8_combout\ & !\Add1~6_combout\)) # (!\Add1~16_combout\ & (\Add1~8_combout\ & \Add1~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add1~16_combout\,
	datab => \Div1|auto_generated|divider|my_abs_num|cs1a[2]~0_combout\,
	datac => \Add1~8_combout\,
	datad => \Add1~6_combout\,
	combout => \Div1|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\);

-- Location: LCCOMB_X21_Y9_N8
\Div1|auto_generated|divider|my_abs_num|_~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|my_abs_num|_~1_combout\ = \Add1~12_combout\ $ (\Add1~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Add1~12_combout\,
	datac => \Add1~16_combout\,
	combout => \Div1|auto_generated|divider|my_abs_num|_~1_combout\);

-- Location: LCCOMB_X21_Y9_N2
\Div1|auto_generated|divider|my_abs_num|_~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|my_abs_num|_~0_combout\ = \Add1~16_combout\ $ (\Add1~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add1~16_combout\,
	datad => \Add1~10_combout\,
	combout => \Div1|auto_generated|divider|my_abs_num|_~0_combout\);

-- Location: LCCOMB_X21_Y9_N26
\Div1|auto_generated|divider|my_abs_num|cs1a[7]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|my_abs_num|cs1a[7]~2_combout\ = (\Div1|auto_generated|divider|my_abs_num|_~2_combout\ & (\Div1|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\ & (\Div1|auto_generated|divider|my_abs_num|_~1_combout\ & 
-- \Div1|auto_generated|divider|my_abs_num|_~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|my_abs_num|_~2_combout\,
	datab => \Div1|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\,
	datac => \Div1|auto_generated|divider|my_abs_num|_~1_combout\,
	datad => \Div1|auto_generated|divider|my_abs_num|_~0_combout\,
	combout => \Div1|auto_generated|divider|my_abs_num|cs1a[7]~2_combout\);

-- Location: LCCOMB_X21_Y9_N24
\Div1|auto_generated|divider|my_abs_num|cs1a[7]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|my_abs_num|cs1a[7]~3_combout\ = \Div1|auto_generated|divider|my_abs_num|_~2_combout\ $ (((\Div1|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\ & (\Div1|auto_generated|divider|my_abs_num|_~1_combout\ & 
-- \Div1|auto_generated|divider|my_abs_num|_~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|my_abs_num|_~2_combout\,
	datab => \Div1|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\,
	datac => \Div1|auto_generated|divider|my_abs_num|_~1_combout\,
	datad => \Div1|auto_generated|divider|my_abs_num|_~0_combout\,
	combout => \Div1|auto_generated|divider|my_abs_num|cs1a[7]~3_combout\);

-- Location: LCCOMB_X21_Y9_N6
\Div1|auto_generated|divider|my_abs_num|cs1a[6]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|my_abs_num|cs1a[6]~4_combout\ = \Add1~12_combout\ $ (((\Div1|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\ & (\Add1~10_combout\)) # (!\Div1|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\ & ((\Add1~16_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add1~10_combout\,
	datab => \Add1~12_combout\,
	datac => \Add1~16_combout\,
	datad => \Div1|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\,
	combout => \Div1|auto_generated|divider|my_abs_num|cs1a[6]~4_combout\);

-- Location: LCCOMB_X23_Y9_N22
\Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ = \Div1|auto_generated|divider|my_abs_num|cs1a[6]~4_combout\ $ (VCC)
-- \Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ = CARRY(\Div1|auto_generated|divider|my_abs_num|cs1a[6]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|my_abs_num|cs1a[6]~4_combout\,
	datad => VCC,
	combout => \Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~1\);

-- Location: LCCOMB_X23_Y9_N24
\Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ = (\Div1|auto_generated|divider|my_abs_num|cs1a[7]~3_combout\ & (\Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & VCC)) # 
-- (!\Div1|auto_generated|divider|my_abs_num|cs1a[7]~3_combout\ & (!\Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~1\))
-- \Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ = CARRY((!\Div1|auto_generated|divider|my_abs_num|cs1a[7]~3_combout\ & !\Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|my_abs_num|cs1a[7]~3_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~1\,
	combout => \Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~3\);

-- Location: LCCOMB_X23_Y9_N26
\Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ = (\Div1|auto_generated|divider|my_abs_num|cs1a[7]~2_combout\ & (\Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ $ (GND))) # 
-- (!\Div1|auto_generated|divider|my_abs_num|cs1a[7]~2_combout\ & (!\Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & VCC))
-- \Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ = CARRY((\Div1|auto_generated|divider|my_abs_num|cs1a[7]~2_combout\ & !\Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|my_abs_num|cs1a[7]~2_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~3\,
	combout => \Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~5\);

-- Location: LCCOMB_X23_Y9_N28
\Div1|auto_generated|divider|divider|add_sub_4_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\ = !\Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~5\
-- \Div1|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ = CARRY(!\Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~5\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~5\,
	combout => \Div1|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_4_result_int[4]~7\);

-- Location: LCCOMB_X23_Y9_N30
\Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ = \Div1|auto_generated|divider|divider|add_sub_4_result_int[4]~7\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div1|auto_generated|divider|divider|add_sub_4_result_int[4]~7\,
	combout => \Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\);

-- Location: LCCOMB_X23_Y9_N4
\Div1|auto_generated|divider|divider|StageOut[28]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[28]~48_combout\ = (!\Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Div1|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[28]~48_combout\);

-- Location: LCCOMB_X23_Y9_N6
\Div1|auto_generated|divider|divider|StageOut[27]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[27]~49_combout\ = (\Div1|auto_generated|divider|my_abs_num|cs1a[7]~2_combout\ & \Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|my_abs_num|cs1a[7]~2_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[27]~49_combout\);

-- Location: LCCOMB_X23_Y9_N8
\Div1|auto_generated|divider|divider|StageOut[27]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[27]~50_combout\ = (\Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ & !\Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[27]~50_combout\);

-- Location: LCCOMB_X23_Y9_N16
\Div1|auto_generated|divider|divider|StageOut[26]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[26]~52_combout\ = (!\Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[26]~52_combout\);

-- Location: LCCOMB_X23_Y9_N10
\Div1|auto_generated|divider|divider|StageOut[26]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[26]~51_combout\ = (\Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Div1|auto_generated|divider|my_abs_num|cs1a[7]~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Div1|auto_generated|divider|my_abs_num|cs1a[7]~3_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[26]~51_combout\);

-- Location: LCCOMB_X23_Y9_N2
\Div1|auto_generated|divider|divider|StageOut[25]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[25]~53_combout\ = (\Div1|auto_generated|divider|my_abs_num|cs1a[6]~4_combout\ & \Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|my_abs_num|cs1a[6]~4_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[25]~53_combout\);

-- Location: LCCOMB_X23_Y9_N12
\Div1|auto_generated|divider|divider|StageOut[25]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[25]~54_combout\ = (\Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ & !\Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[25]~54_combout\);

-- Location: LCCOMB_X21_Y9_N16
\Div1|auto_generated|divider|divider|StageOut[24]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[24]~55_combout\ = (\Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & (\Div1|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\ $ (\Add1~16_combout\ $ (\Add1~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datab => \Div1|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\,
	datac => \Add1~16_combout\,
	datad => \Add1~10_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[24]~55_combout\);

-- Location: LCCOMB_X21_Y9_N22
\Div1|auto_generated|divider|divider|StageOut[24]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[24]~56_combout\ = (!\Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & (\Div1|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\ $ (\Add1~16_combout\ $ (\Add1~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000100010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datab => \Div1|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\,
	datac => \Add1~16_combout\,
	datad => \Add1~10_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[24]~56_combout\);

-- Location: LCCOMB_X22_Y9_N14
\Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ = (((\Div1|auto_generated|divider|divider|StageOut[24]~55_combout\) # (\Div1|auto_generated|divider|divider|StageOut[24]~56_combout\)))
-- \Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ = CARRY((\Div1|auto_generated|divider|divider|StageOut[24]~55_combout\) # (\Div1|auto_generated|divider|divider|StageOut[24]~56_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[24]~55_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[24]~56_combout\,
	datad => VCC,
	combout => \Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~1\);

-- Location: LCCOMB_X22_Y9_N16
\Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ = (\Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (((\Div1|auto_generated|divider|divider|StageOut[25]~53_combout\) # 
-- (\Div1|auto_generated|divider|divider|StageOut[25]~54_combout\)))) # (!\Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (!\Div1|auto_generated|divider|divider|StageOut[25]~53_combout\ & 
-- (!\Div1|auto_generated|divider|divider|StageOut[25]~54_combout\)))
-- \Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ = CARRY((!\Div1|auto_generated|divider|divider|StageOut[25]~53_combout\ & (!\Div1|auto_generated|divider|divider|StageOut[25]~54_combout\ & 
-- !\Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[25]~53_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[25]~54_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~1\,
	combout => \Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~3\);

-- Location: LCCOMB_X22_Y9_N18
\Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ = (\Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & (((\Div1|auto_generated|divider|divider|StageOut[26]~52_combout\) # 
-- (\Div1|auto_generated|divider|divider|StageOut[26]~51_combout\)))) # (!\Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((((\Div1|auto_generated|divider|divider|StageOut[26]~52_combout\) # 
-- (\Div1|auto_generated|divider|divider|StageOut[26]~51_combout\)))))
-- \Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ = CARRY((!\Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((\Div1|auto_generated|divider|divider|StageOut[26]~52_combout\) # 
-- (\Div1|auto_generated|divider|divider|StageOut[26]~51_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[26]~52_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[26]~51_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~3\,
	combout => \Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~5\);

-- Location: LCCOMB_X22_Y9_N20
\Div1|auto_generated|divider|divider|add_sub_5_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\ = (\Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ & (((\Div1|auto_generated|divider|divider|StageOut[27]~49_combout\) # 
-- (\Div1|auto_generated|divider|divider|StageOut[27]~50_combout\)))) # (!\Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ & (!\Div1|auto_generated|divider|divider|StageOut[27]~49_combout\ & 
-- (!\Div1|auto_generated|divider|divider|StageOut[27]~50_combout\)))
-- \Div1|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ = CARRY((!\Div1|auto_generated|divider|divider|StageOut[27]~49_combout\ & (!\Div1|auto_generated|divider|divider|StageOut[27]~50_combout\ & 
-- !\Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[27]~49_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[27]~50_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~5\,
	combout => \Div1|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_5_result_int[4]~7\);

-- Location: LCCOMB_X22_Y9_N22
\Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~9_cout\ = CARRY((\Div1|auto_generated|divider|divider|StageOut[28]~48_combout\) # (!\Div1|auto_generated|divider|divider|add_sub_5_result_int[4]~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[28]~48_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_5_result_int[4]~7\,
	cout => \Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~9_cout\);

-- Location: LCCOMB_X22_Y9_N24
\Div1|auto_generated|divider|divider|add_sub_5_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ = !\Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~9_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~9_cout\,
	combout => \Div1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\);

-- Location: LCCOMB_X23_Y9_N20
\Div1|auto_generated|divider|divider|StageOut[34]~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[34]~93_combout\ = (\Div1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & 
-- (\Div1|auto_generated|divider|my_abs_num|cs1a[7]~2_combout\)) # (!\Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|my_abs_num|cs1a[7]~2_combout\,
	datab => \Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[34]~93_combout\);

-- Location: LCCOMB_X22_Y9_N30
\Div1|auto_generated|divider|divider|StageOut[34]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[34]~57_combout\ = (\Div1|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\ & !\Div1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[34]~57_combout\);

-- Location: LCCOMB_X22_Y9_N8
\Div1|auto_generated|divider|divider|StageOut[33]~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[33]~94_combout\ = (\Div1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & 
-- (\Div1|auto_generated|divider|my_abs_num|cs1a[7]~3_combout\)) # (!\Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datab => \Div1|auto_generated|divider|my_abs_num|cs1a[7]~3_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[33]~94_combout\);

-- Location: LCCOMB_X22_Y9_N28
\Div1|auto_generated|divider|divider|StageOut[33]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[33]~58_combout\ = (\Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ & !\Div1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[33]~58_combout\);

-- Location: LCCOMB_X22_Y8_N4
\Div1|auto_generated|divider|divider|StageOut[32]~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[32]~59_combout\ = (\Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ & !\Div1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[32]~59_combout\);

-- Location: LCCOMB_X23_Y9_N14
\Div1|auto_generated|divider|divider|StageOut[32]~95\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[32]~95_combout\ = (\Div1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & 
-- ((\Div1|auto_generated|divider|my_abs_num|cs1a[6]~4_combout\))) # (!\Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & (\Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	datab => \Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \Div1|auto_generated|divider|my_abs_num|cs1a[6]~4_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[32]~95_combout\);

-- Location: LCCOMB_X21_Y9_N12
\Div1|auto_generated|divider|divider|StageOut[31]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[31]~60_combout\ = (\Div1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & (\Add1~10_combout\ $ (\Add1~16_combout\ $ (\Div1|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add1~10_combout\,
	datab => \Div1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datac => \Add1~16_combout\,
	datad => \Div1|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[31]~60_combout\);

-- Location: LCCOMB_X22_Y8_N2
\Div1|auto_generated|divider|divider|StageOut[31]~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[31]~61_combout\ = (!\Div1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[31]~61_combout\);

-- Location: LCCOMB_X21_Y7_N6
\Div1|auto_generated|divider|my_abs_num|cs1a[4]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|my_abs_num|cs1a[4]~5_combout\ = \Add1~8_combout\ $ (((\Div1|auto_generated|divider|my_abs_num|cs1a[2]~0_combout\ & ((\Add1~6_combout\))) # (!\Div1|auto_generated|divider|my_abs_num|cs1a[2]~0_combout\ & (\Add1~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add1~16_combout\,
	datab => \Div1|auto_generated|divider|my_abs_num|cs1a[2]~0_combout\,
	datac => \Add1~8_combout\,
	datad => \Add1~6_combout\,
	combout => \Div1|auto_generated|divider|my_abs_num|cs1a[4]~5_combout\);

-- Location: LCCOMB_X22_Y8_N22
\Div1|auto_generated|divider|divider|StageOut[30]~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[30]~63_combout\ = (!\Div1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \Div1|auto_generated|divider|my_abs_num|cs1a[4]~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \Div1|auto_generated|divider|my_abs_num|cs1a[4]~5_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[30]~63_combout\);

-- Location: LCCOMB_X22_Y8_N24
\Div1|auto_generated|divider|divider|StageOut[30]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[30]~62_combout\ = (\Div1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \Div1|auto_generated|divider|my_abs_num|cs1a[4]~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \Div1|auto_generated|divider|my_abs_num|cs1a[4]~5_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[30]~62_combout\);

-- Location: LCCOMB_X22_Y8_N10
\Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ = (((\Div1|auto_generated|divider|divider|StageOut[30]~63_combout\) # (\Div1|auto_generated|divider|divider|StageOut[30]~62_combout\)))
-- \Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ = CARRY((\Div1|auto_generated|divider|divider|StageOut[30]~63_combout\) # (\Div1|auto_generated|divider|divider|StageOut[30]~62_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[30]~63_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[30]~62_combout\,
	datad => VCC,
	combout => \Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\);

-- Location: LCCOMB_X22_Y8_N12
\Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ = (\Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (((\Div1|auto_generated|divider|divider|StageOut[31]~60_combout\) # 
-- (\Div1|auto_generated|divider|divider|StageOut[31]~61_combout\)))) # (!\Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (!\Div1|auto_generated|divider|divider|StageOut[31]~60_combout\ & 
-- (!\Div1|auto_generated|divider|divider|StageOut[31]~61_combout\)))
-- \Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ = CARRY((!\Div1|auto_generated|divider|divider|StageOut[31]~60_combout\ & (!\Div1|auto_generated|divider|divider|StageOut[31]~61_combout\ & 
-- !\Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[31]~60_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[31]~61_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\,
	combout => \Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\);

-- Location: LCCOMB_X22_Y8_N14
\Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ = (\Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & (((\Div1|auto_generated|divider|divider|StageOut[32]~59_combout\) # 
-- (\Div1|auto_generated|divider|divider|StageOut[32]~95_combout\)))) # (!\Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((((\Div1|auto_generated|divider|divider|StageOut[32]~59_combout\) # 
-- (\Div1|auto_generated|divider|divider|StageOut[32]~95_combout\)))))
-- \Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ = CARRY((!\Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((\Div1|auto_generated|divider|divider|StageOut[32]~59_combout\) # 
-- (\Div1|auto_generated|divider|divider|StageOut[32]~95_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[32]~59_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[32]~95_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\,
	combout => \Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~5\);

-- Location: LCCOMB_X22_Y8_N16
\Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\ = (\Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ & (((\Div1|auto_generated|divider|divider|StageOut[33]~94_combout\) # 
-- (\Div1|auto_generated|divider|divider|StageOut[33]~58_combout\)))) # (!\Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ & (!\Div1|auto_generated|divider|divider|StageOut[33]~94_combout\ & 
-- (!\Div1|auto_generated|divider|divider|StageOut[33]~58_combout\)))
-- \Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ = CARRY((!\Div1|auto_generated|divider|divider|StageOut[33]~94_combout\ & (!\Div1|auto_generated|divider|divider|StageOut[33]~58_combout\ & 
-- !\Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[33]~94_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[33]~58_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~5\,
	combout => \Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~7\);

-- Location: LCCOMB_X22_Y8_N18
\Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~9_cout\ = CARRY((\Div1|auto_generated|divider|divider|StageOut[34]~93_combout\) # ((\Div1|auto_generated|divider|divider|StageOut[34]~57_combout\) # 
-- (!\Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[34]~93_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[34]~57_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~7\,
	cout => \Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~9_cout\);

-- Location: LCCOMB_X22_Y8_N20
\Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ = !\Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~9_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~9_cout\,
	combout => \Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\);

-- Location: LCCOMB_X22_Y9_N2
\Div1|auto_generated|divider|divider|StageOut[40]~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[40]~85_combout\ = (\Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ & ((\Div1|auto_generated|divider|divider|StageOut[33]~94_combout\) # 
-- ((!\Div1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[33]~94_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[40]~85_combout\);

-- Location: LCCOMB_X22_Y10_N8
\Div1|auto_generated|divider|divider|StageOut[40]~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[40]~64_combout\ = (\Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\ & !\Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[40]~64_combout\);

-- Location: LCCOMB_X22_Y10_N10
\Div1|auto_generated|divider|divider|StageOut[39]~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[39]~65_combout\ = (!\Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ & \Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[39]~65_combout\);

-- Location: LCCOMB_X22_Y8_N0
\Div1|auto_generated|divider|divider|StageOut[39]~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[39]~86_combout\ = (\Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ & ((\Div1|auto_generated|divider|divider|StageOut[32]~95_combout\) # 
-- ((\Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ & !\Div1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	datab => \Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	datac => \Div1|auto_generated|divider|divider|StageOut[32]~95_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[39]~86_combout\);

-- Location: LCCOMB_X22_Y10_N12
\Div1|auto_generated|divider|divider|StageOut[38]~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[38]~66_combout\ = (!\Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ & \Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[38]~66_combout\);

-- Location: LCCOMB_X22_Y8_N26
\Div1|auto_generated|divider|divider|StageOut[38]~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[38]~87_combout\ = (\Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ & ((\Div1|auto_generated|divider|divider|StageOut[31]~60_combout\) # 
-- ((\Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ & !\Div1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	datab => \Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	datac => \Div1|auto_generated|divider|divider|StageOut[31]~60_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[38]~87_combout\);

-- Location: LCCOMB_X22_Y8_N28
\Div1|auto_generated|divider|divider|StageOut[37]~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[37]~67_combout\ = (\Div1|auto_generated|divider|my_abs_num|cs1a[4]~5_combout\ & \Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|my_abs_num|cs1a[4]~5_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[37]~67_combout\);

-- Location: LCCOMB_X22_Y8_N30
\Div1|auto_generated|divider|divider|StageOut[37]~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[37]~68_combout\ = (\Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ & !\Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[37]~68_combout\);

-- Location: LCCOMB_X22_Y10_N30
\Div1|auto_generated|divider|divider|StageOut[36]~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[36]~69_combout\ = (\Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ & (\Add1~6_combout\ $ (\Add1~16_combout\ $ (\Div1|auto_generated|divider|my_abs_num|cs1a[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add1~6_combout\,
	datab => \Add1~16_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	datad => \Div1|auto_generated|divider|my_abs_num|cs1a[2]~0_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[36]~69_combout\);

-- Location: LCCOMB_X22_Y10_N4
\Div1|auto_generated|divider|divider|StageOut[36]~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[36]~70_combout\ = (!\Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ & (\Add1~6_combout\ $ (\Add1~16_combout\ $ (\Div1|auto_generated|divider|my_abs_num|cs1a[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100100000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add1~6_combout\,
	datab => \Add1~16_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	datad => \Div1|auto_generated|divider|my_abs_num|cs1a[2]~0_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[36]~70_combout\);

-- Location: LCCOMB_X22_Y10_N16
\Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ = (((\Div1|auto_generated|divider|divider|StageOut[36]~69_combout\) # (\Div1|auto_generated|divider|divider|StageOut[36]~70_combout\)))
-- \Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ = CARRY((\Div1|auto_generated|divider|divider|StageOut[36]~69_combout\) # (\Div1|auto_generated|divider|divider|StageOut[36]~70_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[36]~69_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[36]~70_combout\,
	datad => VCC,
	combout => \Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~1\);

-- Location: LCCOMB_X22_Y10_N18
\Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ = (\Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ & (((\Div1|auto_generated|divider|divider|StageOut[37]~67_combout\) # 
-- (\Div1|auto_generated|divider|divider|StageOut[37]~68_combout\)))) # (!\Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ & (!\Div1|auto_generated|divider|divider|StageOut[37]~67_combout\ & 
-- (!\Div1|auto_generated|divider|divider|StageOut[37]~68_combout\)))
-- \Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ = CARRY((!\Div1|auto_generated|divider|divider|StageOut[37]~67_combout\ & (!\Div1|auto_generated|divider|divider|StageOut[37]~68_combout\ & 
-- !\Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[37]~67_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[37]~68_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~1\,
	combout => \Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~3\);

-- Location: LCCOMB_X22_Y10_N20
\Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ = (\Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & (((\Div1|auto_generated|divider|divider|StageOut[38]~66_combout\) # 
-- (\Div1|auto_generated|divider|divider|StageOut[38]~87_combout\)))) # (!\Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & ((((\Div1|auto_generated|divider|divider|StageOut[38]~66_combout\) # 
-- (\Div1|auto_generated|divider|divider|StageOut[38]~87_combout\)))))
-- \Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ = CARRY((!\Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & ((\Div1|auto_generated|divider|divider|StageOut[38]~66_combout\) # 
-- (\Div1|auto_generated|divider|divider|StageOut[38]~87_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[38]~66_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[38]~87_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~3\,
	combout => \Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~5\);

-- Location: LCCOMB_X22_Y10_N22
\Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\ = (\Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ & (((\Div1|auto_generated|divider|divider|StageOut[39]~65_combout\) # 
-- (\Div1|auto_generated|divider|divider|StageOut[39]~86_combout\)))) # (!\Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ & (!\Div1|auto_generated|divider|divider|StageOut[39]~65_combout\ & 
-- (!\Div1|auto_generated|divider|divider|StageOut[39]~86_combout\)))
-- \Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ = CARRY((!\Div1|auto_generated|divider|divider|StageOut[39]~65_combout\ & (!\Div1|auto_generated|divider|divider|StageOut[39]~86_combout\ & 
-- !\Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[39]~65_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[39]~86_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~5\,
	combout => \Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~7\);

-- Location: LCCOMB_X22_Y10_N24
\Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~9_cout\ = CARRY((\Div1|auto_generated|divider|divider|StageOut[40]~85_combout\) # ((\Div1|auto_generated|divider|divider|StageOut[40]~64_combout\) # 
-- (!\Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[40]~85_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[40]~64_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~7\,
	cout => \Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~9_cout\);

-- Location: LCCOMB_X22_Y10_N26
\Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ = !\Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~9_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~9_cout\,
	combout => \Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\);

-- Location: LCCOMB_X22_Y10_N0
\Div1|auto_generated|divider|divider|StageOut[46]~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[46]~88_combout\ = (\Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ & ((\Div1|auto_generated|divider|divider|StageOut[39]~86_combout\) # 
-- ((\Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ & !\Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	datab => \Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	datad => \Div1|auto_generated|divider|divider|StageOut[39]~86_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[46]~88_combout\);

-- Location: LCCOMB_X22_Y10_N6
\Div1|auto_generated|divider|divider|StageOut[46]~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[46]~71_combout\ = (\Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\ & !\Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[46]~71_combout\);

-- Location: LCCOMB_X22_Y10_N2
\Div1|auto_generated|divider|divider|StageOut[45]~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[45]~89_combout\ = (\Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ & ((\Div1|auto_generated|divider|divider|StageOut[38]~87_combout\) # 
-- ((\Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ & !\Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	datab => \Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	datad => \Div1|auto_generated|divider|divider|StageOut[38]~87_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[45]~89_combout\);

-- Location: LCCOMB_X22_Y10_N28
\Div1|auto_generated|divider|divider|StageOut[45]~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[45]~72_combout\ = (!\Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ & \Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[45]~72_combout\);

-- Location: LCCOMB_X23_Y10_N12
\Div1|auto_generated|divider|divider|StageOut[44]~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[44]~73_combout\ = (!\Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ & \Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[44]~73_combout\);

-- Location: LCCOMB_X22_Y8_N8
\Div1|auto_generated|divider|divider|StageOut[44]~96\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[44]~96_combout\ = (\Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ & ((\Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ & 
-- ((\Div1|auto_generated|divider|my_abs_num|cs1a[4]~5_combout\))) # (!\Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ & (\Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	datab => \Div1|auto_generated|divider|my_abs_num|cs1a[4]~5_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[44]~96_combout\);

-- Location: LCCOMB_X22_Y10_N14
\Div1|auto_generated|divider|divider|StageOut[43]~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[43]~74_combout\ = (\Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ & (\Add1~6_combout\ $ (\Add1~16_combout\ $ (\Div1|auto_generated|divider|my_abs_num|cs1a[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add1~6_combout\,
	datab => \Add1~16_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	datad => \Div1|auto_generated|divider|my_abs_num|cs1a[2]~0_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[43]~74_combout\);

-- Location: LCCOMB_X23_Y10_N2
\Div1|auto_generated|divider|divider|StageOut[43]~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[43]~75_combout\ = (!\Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ & \Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[43]~75_combout\);

-- Location: LCCOMB_X21_Y7_N8
\Div1|auto_generated|divider|my_abs_num|cs1a[2]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|my_abs_num|cs1a[2]~6_combout\ = \Add1~4_combout\ $ (((\Add1~16_combout\ & ((\Add1~0_combout\) # (\Add1~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011001101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add1~16_combout\,
	datab => \Add1~4_combout\,
	datac => \Add1~0_combout\,
	datad => \Add1~2_combout\,
	combout => \Div1|auto_generated|divider|my_abs_num|cs1a[2]~6_combout\);

-- Location: LCCOMB_X23_Y10_N6
\Div1|auto_generated|divider|divider|StageOut[42]~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[42]~77_combout\ = (!\Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ & \Div1|auto_generated|divider|my_abs_num|cs1a[2]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	datad => \Div1|auto_generated|divider|my_abs_num|cs1a[2]~6_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[42]~77_combout\);

-- Location: LCCOMB_X23_Y10_N0
\Div1|auto_generated|divider|divider|StageOut[42]~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[42]~76_combout\ = (\Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ & \Div1|auto_generated|divider|my_abs_num|cs1a[2]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	datad => \Div1|auto_generated|divider|my_abs_num|cs1a[2]~6_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[42]~76_combout\);

-- Location: LCCOMB_X23_Y10_N20
\Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\ = (((\Div1|auto_generated|divider|divider|StageOut[42]~77_combout\) # (\Div1|auto_generated|divider|divider|StageOut[42]~76_combout\)))
-- \Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ = CARRY((\Div1|auto_generated|divider|divider|StageOut[42]~77_combout\) # (\Div1|auto_generated|divider|divider|StageOut[42]~76_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[42]~77_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[42]~76_combout\,
	datad => VCC,
	combout => \Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~1\);

-- Location: LCCOMB_X23_Y10_N22
\Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\ = (\Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ & (((\Div1|auto_generated|divider|divider|StageOut[43]~74_combout\) # 
-- (\Div1|auto_generated|divider|divider|StageOut[43]~75_combout\)))) # (!\Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ & (!\Div1|auto_generated|divider|divider|StageOut[43]~74_combout\ & 
-- (!\Div1|auto_generated|divider|divider|StageOut[43]~75_combout\)))
-- \Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ = CARRY((!\Div1|auto_generated|divider|divider|StageOut[43]~74_combout\ & (!\Div1|auto_generated|divider|divider|StageOut[43]~75_combout\ & 
-- !\Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[43]~74_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[43]~75_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~1\,
	combout => \Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~3\);

-- Location: LCCOMB_X23_Y10_N24
\Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\ = (\Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ & (((\Div1|auto_generated|divider|divider|StageOut[44]~73_combout\) # 
-- (\Div1|auto_generated|divider|divider|StageOut[44]~96_combout\)))) # (!\Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ & ((((\Div1|auto_generated|divider|divider|StageOut[44]~73_combout\) # 
-- (\Div1|auto_generated|divider|divider|StageOut[44]~96_combout\)))))
-- \Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ = CARRY((!\Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ & ((\Div1|auto_generated|divider|divider|StageOut[44]~73_combout\) # 
-- (\Div1|auto_generated|divider|divider|StageOut[44]~96_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[44]~73_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[44]~96_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~3\,
	combout => \Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~5\);

-- Location: LCCOMB_X23_Y10_N26
\Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\ = (\Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ & (((\Div1|auto_generated|divider|divider|StageOut[45]~89_combout\) # 
-- (\Div1|auto_generated|divider|divider|StageOut[45]~72_combout\)))) # (!\Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ & (!\Div1|auto_generated|divider|divider|StageOut[45]~89_combout\ & 
-- (!\Div1|auto_generated|divider|divider|StageOut[45]~72_combout\)))
-- \Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~7\ = CARRY((!\Div1|auto_generated|divider|divider|StageOut[45]~89_combout\ & (!\Div1|auto_generated|divider|divider|StageOut[45]~72_combout\ & 
-- !\Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[45]~89_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[45]~72_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~5\,
	combout => \Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~7\);

-- Location: LCCOMB_X23_Y10_N28
\Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~9_cout\ = CARRY((\Div1|auto_generated|divider|divider|StageOut[46]~88_combout\) # ((\Div1|auto_generated|divider|divider|StageOut[46]~71_combout\) # 
-- (!\Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[46]~88_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[46]~71_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~7\,
	cout => \Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~9_cout\);

-- Location: LCCOMB_X23_Y10_N30
\Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\ = !\Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~9_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~9_cout\,
	combout => \Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\);

-- Location: LCCOMB_X23_Y10_N18
\Div1|auto_generated|divider|divider|StageOut[52]~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[52]~90_combout\ = (\Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\ & ((\Div1|auto_generated|divider|divider|StageOut[45]~89_combout\) # 
-- ((!\Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ & \Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	datab => \Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\,
	datad => \Div1|auto_generated|divider|divider|StageOut[45]~89_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[52]~90_combout\);

-- Location: LCCOMB_X23_Y13_N16
\Div1|auto_generated|divider|divider|StageOut[52]~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[52]~78_combout\ = (!\Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\ & \Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[52]~78_combout\);

-- Location: LCCOMB_X23_Y10_N4
\Div1|auto_generated|divider|divider|StageOut[51]~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[51]~79_combout\ = (!\Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\ & \Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[51]~79_combout\);

-- Location: LCCOMB_X23_Y10_N16
\Div1|auto_generated|divider|divider|StageOut[51]~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[51]~91_combout\ = (\Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\ & ((\Div1|auto_generated|divider|divider|StageOut[44]~96_combout\) # 
-- ((!\Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ & \Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[44]~96_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[51]~91_combout\);

-- Location: LCCOMB_X23_Y10_N10
\Div1|auto_generated|divider|divider|StageOut[50]~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[50]~92_combout\ = (\Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\ & ((\Div1|auto_generated|divider|divider|StageOut[43]~74_combout\) # 
-- ((\Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ & !\Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\,
	datab => \Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	datad => \Div1|auto_generated|divider|divider|StageOut[43]~74_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[50]~92_combout\);

-- Location: LCCOMB_X23_Y10_N14
\Div1|auto_generated|divider|divider|StageOut[50]~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[50]~80_combout\ = (!\Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\ & \Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[50]~80_combout\);

-- Location: LCCOMB_X23_Y13_N30
\Div1|auto_generated|divider|divider|StageOut[49]~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[49]~82_combout\ = (!\Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\ & \Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[49]~82_combout\);

-- Location: LCCOMB_X23_Y10_N8
\Div1|auto_generated|divider|divider|StageOut[49]~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[49]~81_combout\ = (\Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\ & \Div1|auto_generated|divider|my_abs_num|cs1a[2]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\,
	datad => \Div1|auto_generated|divider|my_abs_num|cs1a[2]~6_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[49]~81_combout\);

-- Location: LCCOMB_X21_Y7_N0
\Div1|auto_generated|divider|divider|StageOut[48]~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[48]~84_combout\ = (!\Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\ & (\Add1~2_combout\ $ (((\Add1~16_combout\ & \Add1~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add1~16_combout\,
	datab => \Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\,
	datac => \Add1~0_combout\,
	datad => \Add1~2_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[48]~84_combout\);

-- Location: LCCOMB_X21_Y7_N10
\Div1|auto_generated|divider|divider|StageOut[48]~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[48]~83_combout\ = (\Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\ & (\Add1~2_combout\ $ (((\Add1~16_combout\ & \Add1~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add1~16_combout\,
	datab => \Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\,
	datac => \Add1~0_combout\,
	datad => \Add1~2_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[48]~83_combout\);

-- Location: LCCOMB_X23_Y13_N2
\Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~1_cout\ = CARRY((\Div1|auto_generated|divider|divider|StageOut[48]~84_combout\) # (\Div1|auto_generated|divider|divider|StageOut[48]~83_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[48]~84_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[48]~83_combout\,
	datad => VCC,
	cout => \Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~1_cout\);

-- Location: LCCOMB_X23_Y13_N4
\Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~3_cout\ = CARRY((!\Div1|auto_generated|divider|divider|StageOut[49]~82_combout\ & (!\Div1|auto_generated|divider|divider|StageOut[49]~81_combout\ & 
-- !\Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[49]~82_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[49]~81_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~1_cout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~3_cout\);

-- Location: LCCOMB_X23_Y13_N6
\Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~5_cout\ = CARRY((!\Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~3_cout\ & ((\Div1|auto_generated|divider|divider|StageOut[50]~92_combout\) # 
-- (\Div1|auto_generated|divider|divider|StageOut[50]~80_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[50]~92_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[50]~80_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~3_cout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~5_cout\);

-- Location: LCCOMB_X23_Y13_N8
\Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout\ = CARRY((!\Div1|auto_generated|divider|divider|StageOut[51]~79_combout\ & (!\Div1|auto_generated|divider|divider|StageOut[51]~91_combout\ & 
-- !\Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[51]~79_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[51]~91_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~5_cout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout\);

-- Location: LCCOMB_X23_Y13_N10
\Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~9_cout\ = CARRY((\Div1|auto_generated|divider|divider|StageOut[52]~90_combout\) # ((\Div1|auto_generated|divider|divider|StageOut[52]~78_combout\) # 
-- (!\Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[52]~90_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[52]~78_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~9_cout\);

-- Location: LCCOMB_X23_Y13_N12
\Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\ = !\Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~9_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~9_cout\,
	combout => \Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\);

-- Location: LCCOMB_X23_Y13_N0
\Div1|auto_generated|divider|_~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|_~0_combout\ = (\Add1~16_combout\) # (\Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Add1~16_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\,
	combout => \Div1|auto_generated|divider|_~0_combout\);

-- Location: LCCOMB_X23_Y13_N20
\Div1|auto_generated|divider|op_1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|op_1~0_combout\ = \Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\ $ (VCC)
-- \Div1|auto_generated|divider|op_1~1\ = CARRY(\Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\,
	datad => VCC,
	combout => \Div1|auto_generated|divider|op_1~0_combout\,
	cout => \Div1|auto_generated|divider|op_1~1\);

-- Location: LCCOMB_X23_Y13_N18
\Div1|auto_generated|divider|op_1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|op_1~2_combout\ = (\Add1~16_combout\ & \Div1|auto_generated|divider|op_1~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Add1~16_combout\,
	datad => \Div1|auto_generated|divider|op_1~0_combout\,
	combout => \Div1|auto_generated|divider|op_1~2_combout\);

-- Location: LCCOMB_X14_Y18_N12
\Mod2|auto_generated|divider|divider|add_sub_4_result_int[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_4_result_int[0]~0_combout\ = (\Div1|auto_generated|divider|op_1~2_combout\) # (!\Div1|auto_generated|divider|_~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|_~0_combout\,
	datad => \Div1|auto_generated|divider|op_1~2_combout\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_4_result_int[0]~0_combout\);

-- Location: LCCOMB_X23_Y13_N22
\Div1|auto_generated|divider|op_1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|op_1~3_combout\ = (\Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\ & (!\Div1|auto_generated|divider|op_1~1\)) # (!\Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\ & 
-- ((\Div1|auto_generated|divider|op_1~1\) # (GND)))
-- \Div1|auto_generated|divider|op_1~4\ = CARRY((!\Div1|auto_generated|divider|op_1~1\) # (!\Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|op_1~1\,
	combout => \Div1|auto_generated|divider|op_1~3_combout\,
	cout => \Div1|auto_generated|divider|op_1~4\);

-- Location: LCCOMB_X23_Y13_N24
\Div1|auto_generated|divider|op_1~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|op_1~5_combout\ = (\Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ & (\Div1|auto_generated|divider|op_1~4\ $ (GND))) # (!\Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ & 
-- (!\Div1|auto_generated|divider|op_1~4\ & VCC))
-- \Div1|auto_generated|divider|op_1~6\ = CARRY((\Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ & !\Div1|auto_generated|divider|op_1~4\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|op_1~4\,
	combout => \Div1|auto_generated|divider|op_1~5_combout\,
	cout => \Div1|auto_generated|divider|op_1~6\);

-- Location: LCCOMB_X23_Y13_N26
\Div1|auto_generated|divider|op_1~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|op_1~7_combout\ = (\Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ & (!\Div1|auto_generated|divider|op_1~6\)) # (!\Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ & 
-- ((\Div1|auto_generated|divider|op_1~6\) # (GND)))
-- \Div1|auto_generated|divider|op_1~8\ = CARRY((!\Div1|auto_generated|divider|op_1~6\) # (!\Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|op_1~6\,
	combout => \Div1|auto_generated|divider|op_1~7_combout\,
	cout => \Div1|auto_generated|divider|op_1~8\);

-- Location: LCCOMB_X23_Y13_N28
\Div1|auto_generated|divider|op_1~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|op_1~9_combout\ = \Div1|auto_generated|divider|op_1~8\ $ (!\Div1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	cin => \Div1|auto_generated|divider|op_1~8\,
	combout => \Div1|auto_generated|divider|op_1~9_combout\);

-- Location: LCCOMB_X24_Y12_N26
\Div1|auto_generated|divider|op_1~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|op_1~11_combout\ = (\Div1|auto_generated|divider|op_1~9_combout\ & \Add1~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|op_1~9_combout\,
	datad => \Add1~16_combout\,
	combout => \Div1|auto_generated|divider|op_1~11_combout\);

-- Location: LCCOMB_X24_Y12_N20
\Div1|auto_generated|divider|_~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|_~1_combout\ = (\Div1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\) # (\Add1~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \Add1~16_combout\,
	combout => \Div1|auto_generated|divider|_~1_combout\);

-- Location: LCCOMB_X24_Y12_N12
\Div1|auto_generated|divider|_~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|_~2_combout\ = (\Add1~16_combout\) # (\Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add1~16_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	combout => \Div1|auto_generated|divider|_~2_combout\);

-- Location: LCCOMB_X24_Y12_N18
\Div1|auto_generated|divider|op_1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|op_1~12_combout\ = (\Div1|auto_generated|divider|op_1~7_combout\ & \Add1~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|op_1~7_combout\,
	datad => \Add1~16_combout\,
	combout => \Div1|auto_generated|divider|op_1~12_combout\);

-- Location: LCCOMB_X23_Y12_N0
\Div1|auto_generated|divider|_~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|_~3_combout\ = (\Add1~16_combout\) # (\Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Add1~16_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	combout => \Div1|auto_generated|divider|_~3_combout\);

-- Location: LCCOMB_X24_Y12_N16
\Div1|auto_generated|divider|op_1~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|op_1~13_combout\ = (\Div1|auto_generated|divider|op_1~5_combout\ & \Add1~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|op_1~5_combout\,
	datad => \Add1~16_combout\,
	combout => \Div1|auto_generated|divider|op_1~13_combout\);

-- Location: LCCOMB_X24_Y12_N0
\Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ = (((\Div1|auto_generated|divider|op_1~13_combout\) # (!\Div1|auto_generated|divider|_~3_combout\)))
-- \Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ = CARRY((\Div1|auto_generated|divider|op_1~13_combout\) # (!\Div1|auto_generated|divider|_~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|_~3_combout\,
	datab => \Div1|auto_generated|divider|op_1~13_combout\,
	datad => VCC,
	combout => \Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~1\);

-- Location: LCCOMB_X24_Y12_N2
\Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ & (((\Div1|auto_generated|divider|op_1~12_combout\) # (!\Div1|auto_generated|divider|_~2_combout\)))) # 
-- (!\Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ & (\Div1|auto_generated|divider|_~2_combout\ & (!\Div1|auto_generated|divider|op_1~12_combout\)))
-- \Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ = CARRY((\Div1|auto_generated|divider|_~2_combout\ & (!\Div1|auto_generated|divider|op_1~12_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101001000000010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|_~2_combout\,
	datab => \Div1|auto_generated|divider|op_1~12_combout\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~1\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~3\);

-- Location: LCCOMB_X24_Y12_N4
\Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ & (((\Div1|auto_generated|divider|op_1~11_combout\) # (!\Div1|auto_generated|divider|_~1_combout\)))) # 
-- (!\Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ & ((((\Div1|auto_generated|divider|op_1~11_combout\) # (!\Div1|auto_generated|divider|_~1_combout\)))))
-- \Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ = CARRY((!\Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ & ((\Div1|auto_generated|divider|op_1~11_combout\) # (!\Div1|auto_generated|divider|_~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010000001011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|op_1~11_combout\,
	datab => \Div1|auto_generated|divider|_~1_combout\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~3\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~5\);

-- Location: LCCOMB_X24_Y12_N6
\Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ = !\Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~5\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~5\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\);

-- Location: LCCOMB_X23_Y12_N30
\Mod2|auto_generated|divider|divider|StageOut[18]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[18]~32_combout\ = (!\Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[18]~32_combout\);

-- Location: LCCOMB_X24_Y12_N10
\Mod2|auto_generated|divider|divider|StageOut[18]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[18]~40_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\Add1~16_combout\ & ((\Div1|auto_generated|divider|op_1~9_combout\))) # (!\Add1~16_combout\ & 
-- (!\Div1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datab => \Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datac => \Div1|auto_generated|divider|op_1~9_combout\,
	datad => \Add1~16_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[18]~40_combout\);

-- Location: LCCOMB_X24_Y12_N30
\Mod2|auto_generated|divider|divider|StageOut[17]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[17]~33_combout\ = (!\Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[17]~33_combout\);

-- Location: LCCOMB_X23_Y12_N4
\Mod2|auto_generated|divider|divider|StageOut[17]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[17]~41_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\Add1~16_combout\ & ((\Div1|auto_generated|divider|op_1~7_combout\))) # (!\Add1~16_combout\ & 
-- (!\Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datab => \Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	datac => \Add1~16_combout\,
	datad => \Div1|auto_generated|divider|op_1~7_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[17]~41_combout\);

-- Location: LCCOMB_X23_Y12_N6
\Mod2|auto_generated|divider|divider|StageOut[16]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[16]~42_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\Add1~16_combout\ & (\Div1|auto_generated|divider|op_1~5_combout\)) # (!\Add1~16_combout\ & 
-- ((!\Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|op_1~5_combout\,
	datab => \Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	datac => \Add1~16_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[16]~42_combout\);

-- Location: LCCOMB_X24_Y12_N24
\Mod2|auto_generated|divider|divider|StageOut[16]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[16]~34_combout\ = (!\Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[16]~34_combout\);

-- Location: LCCOMB_X22_Y9_N26
\Div1|auto_generated|divider|op_1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|op_1~14_combout\ = (\Add1~16_combout\ & \Div1|auto_generated|divider|op_1~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Add1~16_combout\,
	datac => \Div1|auto_generated|divider|op_1~3_combout\,
	combout => \Div1|auto_generated|divider|op_1~14_combout\);

-- Location: LCCOMB_X22_Y9_N0
\Div1|auto_generated|divider|_~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|_~4_combout\ = (\Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\) # (\Add1~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\,
	datad => \Add1~16_combout\,
	combout => \Div1|auto_generated|divider|_~4_combout\);

-- Location: LCCOMB_X22_Y9_N12
\Mod2|auto_generated|divider|divider|add_sub_3_result_int[0]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\ = (\Div1|auto_generated|divider|op_1~14_combout\) # (!\Div1|auto_generated|divider|_~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|op_1~14_combout\,
	datad => \Div1|auto_generated|divider|_~4_combout\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\);

-- Location: LCCOMB_X23_Y9_N18
\Mod2|auto_generated|divider|divider|StageOut[15]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[15]~35_combout\ = (!\Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \Mod2|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[15]~35_combout\);

-- Location: LCCOMB_X23_Y11_N26
\Mod2|auto_generated|divider|divider|StageOut[15]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[15]~43_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\Add1~16_combout\ & (\Div1|auto_generated|divider|op_1~3_combout\)) # (!\Add1~16_combout\ & 
-- ((!\Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datab => \Add1~16_combout\,
	datac => \Div1|auto_generated|divider|op_1~3_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[15]~43_combout\);

-- Location: LCCOMB_X23_Y12_N14
\Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~2_combout\ = (((\Mod2|auto_generated|divider|divider|StageOut[15]~35_combout\) # (\Mod2|auto_generated|divider|divider|StageOut[15]~43_combout\)))
-- \Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~3\ = CARRY((\Mod2|auto_generated|divider|divider|StageOut[15]~35_combout\) # (\Mod2|auto_generated|divider|divider|StageOut[15]~43_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[15]~35_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[15]~43_combout\,
	datad => VCC,
	combout => \Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~2_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~3\);

-- Location: LCCOMB_X23_Y12_N16
\Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~4_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~3\ & (((\Mod2|auto_generated|divider|divider|StageOut[16]~42_combout\) # 
-- (\Mod2|auto_generated|divider|divider|StageOut[16]~34_combout\)))) # (!\Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~3\ & (!\Mod2|auto_generated|divider|divider|StageOut[16]~42_combout\ & 
-- (!\Mod2|auto_generated|divider|divider|StageOut[16]~34_combout\)))
-- \Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~5\ = CARRY((!\Mod2|auto_generated|divider|divider|StageOut[16]~42_combout\ & (!\Mod2|auto_generated|divider|divider|StageOut[16]~34_combout\ & 
-- !\Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[16]~42_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[16]~34_combout\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~3\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~4_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~5\);

-- Location: LCCOMB_X23_Y12_N18
\Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~6_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~5\ & (((\Mod2|auto_generated|divider|divider|StageOut[17]~33_combout\) # 
-- (\Mod2|auto_generated|divider|divider|StageOut[17]~41_combout\)))) # (!\Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~5\ & ((((\Mod2|auto_generated|divider|divider|StageOut[17]~33_combout\) # 
-- (\Mod2|auto_generated|divider|divider|StageOut[17]~41_combout\)))))
-- \Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~7\ = CARRY((!\Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~5\ & ((\Mod2|auto_generated|divider|divider|StageOut[17]~33_combout\) # 
-- (\Mod2|auto_generated|divider|divider|StageOut[17]~41_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[17]~33_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[17]~41_combout\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~5\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~6_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~7\);

-- Location: LCCOMB_X23_Y12_N20
\Mod2|auto_generated|divider|divider|add_sub_4_result_int[4]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_4_result_int[4]~9_cout\ = CARRY((!\Mod2|auto_generated|divider|divider|StageOut[18]~32_combout\ & (!\Mod2|auto_generated|divider|divider|StageOut[18]~40_combout\ & 
-- !\Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[18]~32_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[18]~40_combout\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~7\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_4_result_int[4]~9_cout\);

-- Location: LCCOMB_X23_Y12_N22
\Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\ = \Mod2|auto_generated|divider|divider|add_sub_4_result_int[4]~9_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod2|auto_generated|divider|divider|add_sub_4_result_int[4]~9_cout\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\);

-- Location: LCCOMB_X23_Y13_N14
\Div1|auto_generated|divider|quotient[0]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|quotient[0]~10_combout\ = (\Add1~16_combout\ & ((\Div1|auto_generated|divider|op_1~0_combout\))) # (!\Add1~16_combout\ & (!\Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110100010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\,
	datab => \Add1~16_combout\,
	datad => \Div1|auto_generated|divider|op_1~0_combout\,
	combout => \Div1|auto_generated|divider|quotient[0]~10_combout\);

-- Location: LCCOMB_X14_Y18_N2
\lcd_map|Selector7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_map|Selector7~0_combout\ = ((\Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\ & ((\Div1|auto_generated|divider|quotient[0]~10_combout\))) # (!\Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\ & 
-- (\Mod2|auto_generated|divider|divider|add_sub_4_result_int[0]~0_combout\))) # (!\lcd_map|pr_state.WriteData22~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|add_sub_4_result_int[0]~0_combout\,
	datab => \Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\,
	datac => \Div1|auto_generated|divider|quotient[0]~10_combout\,
	datad => \lcd_map|pr_state.WriteData22~q\,
	combout => \lcd_map|Selector7~0_combout\);

-- Location: LCCOMB_X24_Y12_N22
\Div1|auto_generated|divider|quotient[4]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|quotient[4]~11_combout\ = (\Add1~16_combout\ & ((\Div1|auto_generated|divider|op_1~9_combout\))) # (!\Add1~16_combout\ & (!\Div1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datac => \Div1|auto_generated|divider|op_1~9_combout\,
	datad => \Add1~16_combout\,
	combout => \Div1|auto_generated|divider|quotient[4]~11_combout\);

-- Location: LCCOMB_X24_Y12_N28
\Div1|auto_generated|divider|quotient[3]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|quotient[3]~12_combout\ = (\Add1~16_combout\ & (\Div1|auto_generated|divider|op_1~7_combout\)) # (!\Add1~16_combout\ & ((!\Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add1~16_combout\,
	datac => \Div1|auto_generated|divider|op_1~7_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	combout => \Div1|auto_generated|divider|quotient[3]~12_combout\);

-- Location: LCCOMB_X23_Y12_N24
\Mod2|auto_generated|divider|divider|StageOut[23]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[23]~36_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\ & ((\Mod2|auto_generated|divider|divider|StageOut[17]~41_combout\) # 
-- ((\Mod2|auto_generated|divider|divider|StageOut[17]~33_combout\)))) # (!\Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\ & (((\Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[17]~41_combout\,
	datac => \Mod2|auto_generated|divider|divider|StageOut[17]~33_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~6_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[23]~36_combout\);

-- Location: LCCOMB_X23_Y12_N26
\Mod2|auto_generated|divider|divider|StageOut[22]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[22]~37_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\ & ((\Mod2|auto_generated|divider|divider|StageOut[16]~42_combout\) # 
-- ((\Mod2|auto_generated|divider|divider|StageOut[16]~34_combout\)))) # (!\Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\ & (((\Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[16]~42_combout\,
	datab => \Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~4_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\,
	datad => \Mod2|auto_generated|divider|divider|StageOut[16]~34_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[22]~37_combout\);

-- Location: LCCOMB_X23_Y11_N10
\Div1|auto_generated|divider|quotient[2]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|quotient[2]~13_combout\ = (\Add1~16_combout\ & ((\Div1|auto_generated|divider|op_1~5_combout\))) # (!\Add1~16_combout\ & (!\Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	datac => \Add1~16_combout\,
	datad => \Div1|auto_generated|divider|op_1~5_combout\,
	combout => \Div1|auto_generated|divider|quotient[2]~13_combout\);

-- Location: LCCOMB_X23_Y12_N12
\Mod2|auto_generated|divider|divider|StageOut[21]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[21]~38_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\ & ((\Mod2|auto_generated|divider|divider|StageOut[15]~35_combout\) # 
-- ((\Mod2|auto_generated|divider|divider|StageOut[15]~43_combout\)))) # (!\Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\ & (((\Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[15]~35_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~2_combout\,
	datad => \Mod2|auto_generated|divider|divider|StageOut[15]~43_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[21]~38_combout\);

-- Location: LCCOMB_X23_Y11_N4
\Div1|auto_generated|divider|quotient[1]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|quotient[1]~14_combout\ = (\Add1~16_combout\ & (\Div1|auto_generated|divider|op_1~3_combout\)) # (!\Add1~16_combout\ & ((!\Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Add1~16_combout\,
	datac => \Div1|auto_generated|divider|op_1~3_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\,
	combout => \Div1|auto_generated|divider|quotient[1]~14_combout\);

-- Location: LCCOMB_X14_Y18_N20
\Mod2|auto_generated|divider|divider|StageOut[20]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[20]~39_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\ & (((\Div1|auto_generated|divider|op_1~2_combout\) # (!\Div1|auto_generated|divider|_~0_combout\)))) # 
-- (!\Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\ & (\Mod2|auto_generated|divider|divider|add_sub_4_result_int[0]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|add_sub_4_result_int[0]~0_combout\,
	datab => \Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\,
	datac => \Div1|auto_generated|divider|_~0_combout\,
	datad => \Div1|auto_generated|divider|op_1~2_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[20]~39_combout\);

-- Location: LCCOMB_X22_Y16_N12
\Add2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add2~0_combout\ = (\Mod2|auto_generated|divider|divider|StageOut[20]~39_combout\ & (\Div1|auto_generated|divider|quotient[0]~10_combout\ $ (VCC))) # (!\Mod2|auto_generated|divider|divider|StageOut[20]~39_combout\ & 
-- ((\Div1|auto_generated|divider|quotient[0]~10_combout\) # (GND)))
-- \Add2~1\ = CARRY((\Div1|auto_generated|divider|quotient[0]~10_combout\) # (!\Mod2|auto_generated|divider|divider|StageOut[20]~39_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[20]~39_combout\,
	datab => \Div1|auto_generated|divider|quotient[0]~10_combout\,
	datad => VCC,
	combout => \Add2~0_combout\,
	cout => \Add2~1\);

-- Location: LCCOMB_X22_Y16_N14
\Add2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add2~2_combout\ = (\Mod2|auto_generated|divider|divider|StageOut[21]~38_combout\ & ((\Div1|auto_generated|divider|quotient[1]~14_combout\ & (!\Add2~1\)) # (!\Div1|auto_generated|divider|quotient[1]~14_combout\ & ((\Add2~1\) # (GND))))) # 
-- (!\Mod2|auto_generated|divider|divider|StageOut[21]~38_combout\ & ((\Div1|auto_generated|divider|quotient[1]~14_combout\ & (\Add2~1\ & VCC)) # (!\Div1|auto_generated|divider|quotient[1]~14_combout\ & (!\Add2~1\))))
-- \Add2~3\ = CARRY((\Mod2|auto_generated|divider|divider|StageOut[21]~38_combout\ & ((!\Add2~1\) # (!\Div1|auto_generated|divider|quotient[1]~14_combout\))) # (!\Mod2|auto_generated|divider|divider|StageOut[21]~38_combout\ & 
-- (!\Div1|auto_generated|divider|quotient[1]~14_combout\ & !\Add2~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[21]~38_combout\,
	datab => \Div1|auto_generated|divider|quotient[1]~14_combout\,
	datad => VCC,
	cin => \Add2~1\,
	combout => \Add2~2_combout\,
	cout => \Add2~3\);

-- Location: LCCOMB_X22_Y16_N16
\Add2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add2~4_combout\ = ((\Mod2|auto_generated|divider|divider|StageOut[22]~37_combout\ $ (\Div1|auto_generated|divider|quotient[2]~13_combout\ $ (\Add2~3\)))) # (GND)
-- \Add2~5\ = CARRY((\Mod2|auto_generated|divider|divider|StageOut[22]~37_combout\ & (\Div1|auto_generated|divider|quotient[2]~13_combout\ & !\Add2~3\)) # (!\Mod2|auto_generated|divider|divider|StageOut[22]~37_combout\ & 
-- ((\Div1|auto_generated|divider|quotient[2]~13_combout\) # (!\Add2~3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[22]~37_combout\,
	datab => \Div1|auto_generated|divider|quotient[2]~13_combout\,
	datad => VCC,
	cin => \Add2~3\,
	combout => \Add2~4_combout\,
	cout => \Add2~5\);

-- Location: LCCOMB_X22_Y16_N18
\Add2~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add2~6_combout\ = (\Div1|auto_generated|divider|quotient[3]~12_combout\ & ((\Mod2|auto_generated|divider|divider|StageOut[23]~36_combout\ & (!\Add2~5\)) # (!\Mod2|auto_generated|divider|divider|StageOut[23]~36_combout\ & (\Add2~5\ & VCC)))) # 
-- (!\Div1|auto_generated|divider|quotient[3]~12_combout\ & ((\Mod2|auto_generated|divider|divider|StageOut[23]~36_combout\ & ((\Add2~5\) # (GND))) # (!\Mod2|auto_generated|divider|divider|StageOut[23]~36_combout\ & (!\Add2~5\))))
-- \Add2~7\ = CARRY((\Div1|auto_generated|divider|quotient[3]~12_combout\ & (\Mod2|auto_generated|divider|divider|StageOut[23]~36_combout\ & !\Add2~5\)) # (!\Div1|auto_generated|divider|quotient[3]~12_combout\ & 
-- ((\Mod2|auto_generated|divider|divider|StageOut[23]~36_combout\) # (!\Add2~5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|quotient[3]~12_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[23]~36_combout\,
	datad => VCC,
	cin => \Add2~5\,
	combout => \Add2~6_combout\,
	cout => \Add2~7\);

-- Location: LCCOMB_X22_Y16_N20
\Add2~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add2~8_combout\ = (\Div1|auto_generated|divider|quotient[4]~11_combout\ & ((GND) # (!\Add2~7\))) # (!\Div1|auto_generated|divider|quotient[4]~11_combout\ & (\Add2~7\ $ (GND)))
-- \Add2~9\ = CARRY((\Div1|auto_generated|divider|quotient[4]~11_combout\) # (!\Add2~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|quotient[4]~11_combout\,
	datad => VCC,
	cin => \Add2~7\,
	combout => \Add2~8_combout\,
	cout => \Add2~9\);

-- Location: LCCOMB_X22_Y16_N22
\Add2~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add2~10_combout\ = !\Add2~9\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Add2~9\,
	combout => \Add2~10_combout\);

-- Location: LCCOMB_X22_Y16_N24
\Div2|auto_generated|divider|my_abs_num|cs1a[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|my_abs_num|cs1a[2]~0_combout\ = (\Add2~10_combout\ & (!\Add2~4_combout\ & (!\Add2~2_combout\ & !\Add2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~10_combout\,
	datab => \Add2~4_combout\,
	datac => \Add2~2_combout\,
	datad => \Add2~0_combout\,
	combout => \Div2|auto_generated|divider|my_abs_num|cs1a[2]~0_combout\);

-- Location: LCCOMB_X21_Y16_N0
\Div2|auto_generated|divider|my_abs_num|cs1a[4]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\ = (\Div2|auto_generated|divider|my_abs_num|cs1a[2]~0_combout\ & ((\Add2~10_combout\ & (!\Add2~6_combout\ & !\Add2~8_combout\)) # (!\Add2~10_combout\ & (\Add2~6_combout\ & \Add2~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~10_combout\,
	datab => \Add2~6_combout\,
	datac => \Add2~8_combout\,
	datad => \Div2|auto_generated|divider|my_abs_num|cs1a[2]~0_combout\,
	combout => \Div2|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\);

-- Location: LCCOMB_X21_Y16_N16
\Div2|auto_generated|divider|my_abs_num|cs1a[4]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|my_abs_num|cs1a[4]~2_combout\ = \Add2~8_combout\ $ (((\Div2|auto_generated|divider|my_abs_num|cs1a[2]~0_combout\ & ((\Add2~6_combout\))) # (!\Div2|auto_generated|divider|my_abs_num|cs1a[2]~0_combout\ & (\Add2~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~10_combout\,
	datab => \Add2~6_combout\,
	datac => \Add2~8_combout\,
	datad => \Div2|auto_generated|divider|my_abs_num|cs1a[2]~0_combout\,
	combout => \Div2|auto_generated|divider|my_abs_num|cs1a[4]~2_combout\);

-- Location: LCCOMB_X21_Y16_N26
\Div2|auto_generated|divider|my_abs_num|cs1a[3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|my_abs_num|cs1a[3]~3_combout\ = \Add2~6_combout\ $ (\Add2~10_combout\ $ (\Div2|auto_generated|divider|my_abs_num|cs1a[2]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Add2~6_combout\,
	datac => \Add2~10_combout\,
	datad => \Div2|auto_generated|divider|my_abs_num|cs1a[2]~0_combout\,
	combout => \Div2|auto_generated|divider|my_abs_num|cs1a[3]~3_combout\);

-- Location: LCCOMB_X21_Y16_N2
\Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ = \Div2|auto_generated|divider|my_abs_num|cs1a[3]~3_combout\ $ (VCC)
-- \Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ = CARRY(\Div2|auto_generated|divider|my_abs_num|cs1a[3]~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|my_abs_num|cs1a[3]~3_combout\,
	datad => VCC,
	combout => \Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	cout => \Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~1\);

-- Location: LCCOMB_X21_Y16_N4
\Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ = (\Div2|auto_generated|divider|my_abs_num|cs1a[4]~2_combout\ & (\Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & VCC)) # 
-- (!\Div2|auto_generated|divider|my_abs_num|cs1a[4]~2_combout\ & (!\Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~1\))
-- \Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ = CARRY((!\Div2|auto_generated|divider|my_abs_num|cs1a[4]~2_combout\ & !\Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Div2|auto_generated|divider|my_abs_num|cs1a[4]~2_combout\,
	datad => VCC,
	cin => \Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~1\,
	combout => \Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	cout => \Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~3\);

-- Location: LCCOMB_X21_Y16_N6
\Div2|auto_generated|divider|divider|add_sub_4_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ = (\Div2|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\ & (\Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ $ (GND))) # 
-- (!\Div2|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\ & (!\Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & VCC))
-- \Div2|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ = CARRY((\Div2|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\ & !\Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Div2|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\,
	datad => VCC,
	cin => \Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~3\,
	combout => \Div2|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	cout => \Div2|auto_generated|divider|divider|add_sub_4_result_int[3]~5\);

-- Location: LCCOMB_X21_Y16_N8
\Div2|auto_generated|divider|divider|add_sub_4_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\ = !\Div2|auto_generated|divider|divider|add_sub_4_result_int[3]~5\
-- \Div2|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ = CARRY(!\Div2|auto_generated|divider|divider|add_sub_4_result_int[3]~5\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => VCC,
	cin => \Div2|auto_generated|divider|divider|add_sub_4_result_int[3]~5\,
	combout => \Div2|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\,
	cout => \Div2|auto_generated|divider|divider|add_sub_4_result_int[4]~7\);

-- Location: LCCOMB_X21_Y16_N10
\Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ = \Div2|auto_generated|divider|divider|add_sub_4_result_int[4]~7\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div2|auto_generated|divider|divider|add_sub_4_result_int[4]~7\,
	combout => \Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\);

-- Location: LCCOMB_X21_Y16_N24
\Div2|auto_generated|divider|divider|StageOut[28]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[28]~20_combout\ = (\Div2|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\ & !\Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div2|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[28]~20_combout\);

-- Location: LCCOMB_X18_Y18_N26
\Div2|auto_generated|divider|divider|StageOut[27]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[27]~22_combout\ = (!\Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Div2|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \Div2|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[27]~22_combout\);

-- Location: LCCOMB_X18_Y18_N8
\Div2|auto_generated|divider|divider|StageOut[27]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[27]~21_combout\ = (\Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Div2|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Div2|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[27]~21_combout\);

-- Location: LCCOMB_X21_Y16_N28
\Div2|auto_generated|divider|divider|StageOut[26]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[26]~24_combout\ = (\Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ & !\Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[26]~24_combout\);

-- Location: LCCOMB_X21_Y16_N30
\Div2|auto_generated|divider|divider|StageOut[26]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[26]~23_combout\ = (\Div2|auto_generated|divider|my_abs_num|cs1a[4]~2_combout\ & \Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div2|auto_generated|divider|my_abs_num|cs1a[4]~2_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[26]~23_combout\);

-- Location: LCCOMB_X21_Y16_N14
\Div2|auto_generated|divider|divider|StageOut[25]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[25]~25_combout\ = (\Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ & !\Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[25]~25_combout\);

-- Location: LCCOMB_X21_Y16_N22
\Div2|auto_generated|divider|divider|StageOut[25]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[25]~35_combout\ = (\Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & (\Div2|auto_generated|divider|my_abs_num|cs1a[2]~0_combout\ $ (\Add2~10_combout\ $ (\Add2~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datab => \Div2|auto_generated|divider|my_abs_num|cs1a[2]~0_combout\,
	datac => \Add2~10_combout\,
	datad => \Add2~6_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[25]~35_combout\);

-- Location: LCCOMB_X14_Y18_N18
\Div2|auto_generated|divider|my_abs_num|cs1a[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|my_abs_num|cs1a[2]~4_combout\ = \Add2~4_combout\ $ (((\Add2~10_combout\ & ((\Add2~2_combout\) # (\Add2~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011001101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~10_combout\,
	datab => \Add2~4_combout\,
	datac => \Add2~2_combout\,
	datad => \Add2~0_combout\,
	combout => \Div2|auto_generated|divider|my_abs_num|cs1a[2]~4_combout\);

-- Location: LCCOMB_X18_Y18_N22
\Div2|auto_generated|divider|divider|StageOut[24]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[24]~27_combout\ = (!\Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Div2|auto_generated|divider|my_abs_num|cs1a[2]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Div2|auto_generated|divider|my_abs_num|cs1a[2]~4_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[24]~27_combout\);

-- Location: LCCOMB_X18_Y18_N24
\Div2|auto_generated|divider|divider|StageOut[24]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[24]~26_combout\ = (\Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Div2|auto_generated|divider|my_abs_num|cs1a[2]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Div2|auto_generated|divider|my_abs_num|cs1a[2]~4_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[24]~26_combout\);

-- Location: LCCOMB_X18_Y18_N10
\Div2|auto_generated|divider|divider|add_sub_5_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ = (((\Div2|auto_generated|divider|divider|StageOut[24]~27_combout\) # (\Div2|auto_generated|divider|divider|StageOut[24]~26_combout\)))
-- \Div2|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ = CARRY((\Div2|auto_generated|divider|divider|StageOut[24]~27_combout\) # (\Div2|auto_generated|divider|divider|StageOut[24]~26_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|StageOut[24]~27_combout\,
	datab => \Div2|auto_generated|divider|divider|StageOut[24]~26_combout\,
	datad => VCC,
	combout => \Div2|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	cout => \Div2|auto_generated|divider|divider|add_sub_5_result_int[1]~1\);

-- Location: LCCOMB_X18_Y18_N12
\Div2|auto_generated|divider|divider|add_sub_5_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ = (\Div2|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (((\Div2|auto_generated|divider|divider|StageOut[25]~25_combout\) # 
-- (\Div2|auto_generated|divider|divider|StageOut[25]~35_combout\)))) # (!\Div2|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (!\Div2|auto_generated|divider|divider|StageOut[25]~25_combout\ & 
-- (!\Div2|auto_generated|divider|divider|StageOut[25]~35_combout\)))
-- \Div2|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ = CARRY((!\Div2|auto_generated|divider|divider|StageOut[25]~25_combout\ & (!\Div2|auto_generated|divider|divider|StageOut[25]~35_combout\ & 
-- !\Div2|auto_generated|divider|divider|add_sub_5_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|StageOut[25]~25_combout\,
	datab => \Div2|auto_generated|divider|divider|StageOut[25]~35_combout\,
	datad => VCC,
	cin => \Div2|auto_generated|divider|divider|add_sub_5_result_int[1]~1\,
	combout => \Div2|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	cout => \Div2|auto_generated|divider|divider|add_sub_5_result_int[2]~3\);

-- Location: LCCOMB_X18_Y18_N14
\Div2|auto_generated|divider|divider|add_sub_5_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ = (\Div2|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & (((\Div2|auto_generated|divider|divider|StageOut[26]~24_combout\) # 
-- (\Div2|auto_generated|divider|divider|StageOut[26]~23_combout\)))) # (!\Div2|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((((\Div2|auto_generated|divider|divider|StageOut[26]~24_combout\) # 
-- (\Div2|auto_generated|divider|divider|StageOut[26]~23_combout\)))))
-- \Div2|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ = CARRY((!\Div2|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((\Div2|auto_generated|divider|divider|StageOut[26]~24_combout\) # 
-- (\Div2|auto_generated|divider|divider|StageOut[26]~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|StageOut[26]~24_combout\,
	datab => \Div2|auto_generated|divider|divider|StageOut[26]~23_combout\,
	datad => VCC,
	cin => \Div2|auto_generated|divider|divider|add_sub_5_result_int[2]~3\,
	combout => \Div2|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	cout => \Div2|auto_generated|divider|divider|add_sub_5_result_int[3]~5\);

-- Location: LCCOMB_X18_Y18_N16
\Div2|auto_generated|divider|divider|add_sub_5_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\ = (\Div2|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ & (((\Div2|auto_generated|divider|divider|StageOut[27]~22_combout\) # 
-- (\Div2|auto_generated|divider|divider|StageOut[27]~21_combout\)))) # (!\Div2|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ & (!\Div2|auto_generated|divider|divider|StageOut[27]~22_combout\ & 
-- (!\Div2|auto_generated|divider|divider|StageOut[27]~21_combout\)))
-- \Div2|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ = CARRY((!\Div2|auto_generated|divider|divider|StageOut[27]~22_combout\ & (!\Div2|auto_generated|divider|divider|StageOut[27]~21_combout\ & 
-- !\Div2|auto_generated|divider|divider|add_sub_5_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|StageOut[27]~22_combout\,
	datab => \Div2|auto_generated|divider|divider|StageOut[27]~21_combout\,
	datad => VCC,
	cin => \Div2|auto_generated|divider|divider|add_sub_5_result_int[3]~5\,
	combout => \Div2|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\,
	cout => \Div2|auto_generated|divider|divider|add_sub_5_result_int[4]~7\);

-- Location: LCCOMB_X18_Y18_N18
\Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~9_cout\ = CARRY((\Div2|auto_generated|divider|divider|StageOut[28]~20_combout\) # (!\Div2|auto_generated|divider|divider|add_sub_5_result_int[4]~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|StageOut[28]~20_combout\,
	datad => VCC,
	cin => \Div2|auto_generated|divider|divider|add_sub_5_result_int[4]~7\,
	cout => \Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~9_cout\);

-- Location: LCCOMB_X18_Y18_N20
\Div2|auto_generated|divider|divider|add_sub_5_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ = !\Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~9_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~9_cout\,
	combout => \Div2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\);

-- Location: LCCOMB_X18_Y18_N30
\Div2|auto_generated|divider|divider|StageOut[34]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[34]~37_combout\ = (\Div2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & 
-- ((\Div2|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\))) # (!\Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & (\Div2|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	datab => \Div2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datac => \Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Div2|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[34]~37_combout\);

-- Location: LCCOMB_X18_Y18_N0
\Div2|auto_generated|divider|divider|StageOut[34]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[34]~28_combout\ = (!\Div2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \Div2|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[34]~28_combout\);

-- Location: LCCOMB_X18_Y18_N6
\Div2|auto_generated|divider|divider|StageOut[33]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[33]~29_combout\ = (\Div2|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ & !\Div2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div2|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[33]~29_combout\);

-- Location: LCCOMB_X21_Y16_N18
\Div2|auto_generated|divider|divider|StageOut[33]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[33]~38_combout\ = (\Div2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & 
-- (\Div2|auto_generated|divider|my_abs_num|cs1a[4]~2_combout\)) # (!\Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datab => \Div2|auto_generated|divider|my_abs_num|cs1a[4]~2_combout\,
	datac => \Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[33]~38_combout\);

-- Location: LCCOMB_X18_Y18_N4
\Div2|auto_generated|divider|divider|StageOut[32]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[32]~30_combout\ = (!\Div2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \Div2|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[32]~30_combout\);

-- Location: LCCOMB_X21_Y16_N12
\Div2|auto_generated|divider|divider|StageOut[32]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[32]~36_combout\ = (\Div2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\Div2|auto_generated|divider|divider|StageOut[25]~35_combout\) # 
-- ((\Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ & !\Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|StageOut[25]~35_combout\,
	datab => \Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	datac => \Div2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[32]~36_combout\);

-- Location: LCCOMB_X18_Y18_N2
\Div2|auto_generated|divider|divider|StageOut[31]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[31]~31_combout\ = (\Div2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \Div2|auto_generated|divider|my_abs_num|cs1a[2]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \Div2|auto_generated|divider|my_abs_num|cs1a[2]~4_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[31]~31_combout\);

-- Location: LCCOMB_X18_Y18_N28
\Div2|auto_generated|divider|divider|StageOut[31]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[31]~32_combout\ = (!\Div2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \Div2|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[31]~32_combout\);

-- Location: LCCOMB_X14_Y18_N22
\Div2|auto_generated|divider|divider|StageOut[30]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[30]~34_combout\ = (!\Div2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & (\Add2~2_combout\ $ (((\Add2~10_combout\ & \Add2~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~10_combout\,
	datab => \Div2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datac => \Add2~2_combout\,
	datad => \Add2~0_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[30]~34_combout\);

-- Location: LCCOMB_X14_Y18_N24
\Div2|auto_generated|divider|divider|StageOut[30]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[30]~33_combout\ = (\Div2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & (\Add2~2_combout\ $ (((\Add2~10_combout\ & \Add2~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~10_combout\,
	datab => \Div2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datac => \Add2~2_combout\,
	datad => \Add2~0_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[30]~33_combout\);

-- Location: LCCOMB_X17_Y18_N0
\Div2|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_6_result_int[1]~1_cout\ = CARRY((\Div2|auto_generated|divider|divider|StageOut[30]~34_combout\) # (\Div2|auto_generated|divider|divider|StageOut[30]~33_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|StageOut[30]~34_combout\,
	datab => \Div2|auto_generated|divider|divider|StageOut[30]~33_combout\,
	datad => VCC,
	cout => \Div2|auto_generated|divider|divider|add_sub_6_result_int[1]~1_cout\);

-- Location: LCCOMB_X17_Y18_N2
\Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~3_cout\ = CARRY((!\Div2|auto_generated|divider|divider|StageOut[31]~31_combout\ & (!\Div2|auto_generated|divider|divider|StageOut[31]~32_combout\ & 
-- !\Div2|auto_generated|divider|divider|add_sub_6_result_int[1]~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|StageOut[31]~31_combout\,
	datab => \Div2|auto_generated|divider|divider|StageOut[31]~32_combout\,
	datad => VCC,
	cin => \Div2|auto_generated|divider|divider|add_sub_6_result_int[1]~1_cout\,
	cout => \Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~3_cout\);

-- Location: LCCOMB_X17_Y18_N4
\Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~5_cout\ = CARRY((!\Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~3_cout\ & ((\Div2|auto_generated|divider|divider|StageOut[32]~30_combout\) # 
-- (\Div2|auto_generated|divider|divider|StageOut[32]~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|StageOut[32]~30_combout\,
	datab => \Div2|auto_generated|divider|divider|StageOut[32]~36_combout\,
	datad => VCC,
	cin => \Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~3_cout\,
	cout => \Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~5_cout\);

-- Location: LCCOMB_X17_Y18_N6
\Div2|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\ = CARRY((!\Div2|auto_generated|divider|divider|StageOut[33]~29_combout\ & (!\Div2|auto_generated|divider|divider|StageOut[33]~38_combout\ & 
-- !\Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|StageOut[33]~29_combout\,
	datab => \Div2|auto_generated|divider|divider|StageOut[33]~38_combout\,
	datad => VCC,
	cin => \Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~5_cout\,
	cout => \Div2|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\);

-- Location: LCCOMB_X17_Y18_N8
\Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~9_cout\ = CARRY((\Div2|auto_generated|divider|divider|StageOut[34]~37_combout\) # ((\Div2|auto_generated|divider|divider|StageOut[34]~28_combout\) # 
-- (!\Div2|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|StageOut[34]~37_combout\,
	datab => \Div2|auto_generated|divider|divider|StageOut[34]~28_combout\,
	datad => VCC,
	cin => \Div2|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\,
	cout => \Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~9_cout\);

-- Location: LCCOMB_X17_Y18_N10
\Div2|auto_generated|divider|divider|add_sub_6_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ = !\Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~9_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~9_cout\,
	combout => \Div2|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\);

-- Location: LCCOMB_X11_Y18_N10
\lcd_map|Selector7~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_map|Selector7~2_combout\ = (\s1~input_o\ & (!\lcd_map|pr_state.WriteData13~q\ & ((\s2~input_o\) # (!\lcd_map|pr_state.WriteData10~q\)))) # (!\s1~input_o\ & (((\s2~input_o\)) # (!\lcd_map|pr_state.WriteData10~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100010011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \s1~input_o\,
	datab => \lcd_map|pr_state.WriteData10~q\,
	datac => \lcd_map|pr_state.WriteData13~q\,
	datad => \s2~input_o\,
	combout => \lcd_map|Selector7~2_combout\);

-- Location: LCCOMB_X11_Y18_N0
\lcd_map|Selector7~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_map|Selector7~3_combout\ = (\lcd_map|Selector7~2_combout\ & ((!\lcd_map|pr_state.WriteData9~q\) # (!\s2~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \s2~input_o\,
	datab => \lcd_map|pr_state.WriteData9~q\,
	datad => \lcd_map|Selector7~2_combout\,
	combout => \lcd_map|Selector7~3_combout\);

-- Location: LCCOMB_X11_Y18_N6
\lcd_map|Selector7~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_map|Selector7~4_combout\ = (\lcd_map|Selector7~3_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[110]~157_combout\) # (!\lcd_map|pr_state.WriteData24~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[110]~157_combout\,
	datab => \lcd_map|Selector7~3_combout\,
	datad => \lcd_map|pr_state.WriteData24~q\,
	combout => \lcd_map|Selector7~4_combout\);

-- Location: LCCOMB_X11_Y18_N16
\lcd_map|Selector7~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_map|Selector7~1_combout\ = (\s2~input_o\ & (!\lcd_map|pr_state.WriteData7~q\)) # (!\s2~input_o\ & (((!\lcd_map|pr_state.WriteData11~q\ & !\lcd_map|pr_state.WriteData8~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \lcd_map|pr_state.WriteData7~q\,
	datab => \lcd_map|pr_state.WriteData11~q\,
	datac => \lcd_map|pr_state.WriteData8~q\,
	datad => \s2~input_o\,
	combout => \lcd_map|Selector7~1_combout\);

-- Location: LCCOMB_X12_Y18_N26
\lcd_map|Selector7~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_map|Selector7~5_combout\ = (\lcd_map|Selector7~4_combout\ & (\lcd_map|Selector7~1_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[56]~111_combout\) # (!\lcd_map|pr_state.WriteData23~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \lcd_map|Selector7~4_combout\,
	datab => \lcd_map|Selector7~1_combout\,
	datac => \Mod1|auto_generated|divider|divider|StageOut[56]~111_combout\,
	datad => \lcd_map|pr_state.WriteData23~q\,
	combout => \lcd_map|Selector7~5_combout\);

-- Location: LCCOMB_X13_Y18_N14
\lcd_map|Selector7~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_map|Selector7~6_combout\ = (\lcd_map|Selector7~5_combout\ & ((\lcd_map|pr_state.ClearDisplay~q\) # ((!\lcd_map|Selector1~0_combout\) # (!\lcd_map|WideOr5~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \lcd_map|pr_state.ClearDisplay~q\,
	datab => \lcd_map|WideOr5~2_combout\,
	datac => \lcd_map|Selector7~5_combout\,
	datad => \lcd_map|Selector1~0_combout\,
	combout => \lcd_map|Selector7~6_combout\);

-- Location: LCCOMB_X13_Y18_N20
\lcd_map|Selector7~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_map|Selector7~7_combout\ = (\lcd_map|Selector7~0_combout\ & (\lcd_map|Selector7~6_combout\ & ((!\lcd_map|pr_state.WriteData21~q\) # (!\Div2|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \lcd_map|Selector7~0_combout\,
	datab => \Div2|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	datac => \lcd_map|Selector7~6_combout\,
	datad => \lcd_map|pr_state.WriteData21~q\,
	combout => \lcd_map|Selector7~7_combout\);

-- Location: LCCOMB_X13_Y18_N12
\lcd_map|WideOr13~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_map|WideOr13~1_combout\ = (\lcd_map|pr_state.WriteData23~q\) # ((\lcd_map|pr_state.WriteData24~q\) # ((\lcd_map|pr_state.WriteData22~q\) # (!\lcd_map|WideOr0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \lcd_map|pr_state.WriteData23~q\,
	datab => \lcd_map|pr_state.WriteData24~q\,
	datac => \lcd_map|WideOr0~0_combout\,
	datad => \lcd_map|pr_state.WriteData22~q\,
	combout => \lcd_map|WideOr13~1_combout\);

-- Location: LCCOMB_X12_Y18_N4
\lcd_map|WideOr5~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_map|WideOr5~5_combout\ = (!\lcd_map|pr_state.SetAddress1~q\ & (!\lcd_map|pr_state.EntryMode~q\ & !\lcd_map|pr_state.SetAddress~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \lcd_map|pr_state.SetAddress1~q\,
	datab => \lcd_map|pr_state.EntryMode~q\,
	datac => \lcd_map|pr_state.SetAddress~q\,
	combout => \lcd_map|WideOr5~5_combout\);

-- Location: LCCOMB_X11_Y18_N24
\lcd_map|WideOr9~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_map|WideOr9~2_combout\ = (!\lcd_map|pr_state.WriteData15~q\ & (\lcd_map|WideOr5~5_combout\ & (!\lcd_map|pr_state.WriteData16~q\ & \lcd_map|WideOr9~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \lcd_map|pr_state.WriteData15~q\,
	datab => \lcd_map|WideOr5~5_combout\,
	datac => \lcd_map|pr_state.WriteData16~q\,
	datad => \lcd_map|WideOr9~0_combout\,
	combout => \lcd_map|WideOr9~2_combout\);

-- Location: LCCOMB_X12_Y18_N16
\lcd_map|WideOr13~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_map|WideOr13~2_combout\ = (\lcd_map|pr_state.WriteData25~q\) # ((\lcd_map|WideOr13~1_combout\) # ((!\lcd_map|WideOr13~0_combout\) # (!\lcd_map|WideOr9~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \lcd_map|pr_state.WriteData25~q\,
	datab => \lcd_map|WideOr13~1_combout\,
	datac => \lcd_map|WideOr9~2_combout\,
	datad => \lcd_map|WideOr13~0_combout\,
	combout => \lcd_map|WideOr13~2_combout\);

-- Location: LCCOMB_X10_Y18_N28
\lcd_map|Selector6~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_map|Selector6~1_combout\ = (!\lcd_map|pr_state.WriteData21~q\ & (((!\lcd_map|pr_state.WriteData10~q\ & !\lcd_map|pr_state.WriteData8~q\)) # (!\s2~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \lcd_map|pr_state.WriteData10~q\,
	datab => \s2~input_o\,
	datac => \lcd_map|pr_state.WriteData21~q\,
	datad => \lcd_map|pr_state.WriteData8~q\,
	combout => \lcd_map|Selector6~1_combout\);

-- Location: LCCOMB_X11_Y18_N22
\lcd_map|Selector6~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_map|Selector6~2_combout\ = (!\lcd_map|pr_state.WriteData9~q\ & ((\s1~input_o\ & (!\lcd_map|pr_state.WriteData25~q\)) # (!\s1~input_o\ & ((!\lcd_map|pr_state.WriteData13~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \s1~input_o\,
	datab => \lcd_map|pr_state.WriteData25~q\,
	datac => \lcd_map|pr_state.WriteData13~q\,
	datad => \lcd_map|pr_state.WriteData9~q\,
	combout => \lcd_map|Selector6~2_combout\);

-- Location: LCCOMB_X10_Y18_N16
\lcd_map|Selector6~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_map|Selector6~3_combout\ = (\lcd_map|Selector6~1_combout\ & (\lcd_map|Selector6~2_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[111]~156_combout\) # (!\lcd_map|pr_state.WriteData24~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \lcd_map|pr_state.WriteData24~q\,
	datab => \lcd_map|Selector6~1_combout\,
	datac => \Mod0|auto_generated|divider|divider|StageOut[111]~156_combout\,
	datad => \lcd_map|Selector6~2_combout\,
	combout => \lcd_map|Selector6~3_combout\);

-- Location: LCCOMB_X13_Y18_N18
\lcd_map|Selector6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_map|Selector6~0_combout\ = (\lcd_map|pr_state.WriteData23~q\ & (\Mod1|auto_generated|divider|divider|StageOut[57]~110_combout\ & ((\Mod2|auto_generated|divider|divider|StageOut[21]~38_combout\) # (!\lcd_map|pr_state.WriteData22~q\)))) # 
-- (!\lcd_map|pr_state.WriteData23~q\ & (((\Mod2|auto_generated|divider|divider|StageOut[21]~38_combout\)) # (!\lcd_map|pr_state.WriteData22~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \lcd_map|pr_state.WriteData23~q\,
	datab => \lcd_map|pr_state.WriteData22~q\,
	datac => \Mod1|auto_generated|divider|divider|StageOut[57]~110_combout\,
	datad => \Mod2|auto_generated|divider|divider|StageOut[21]~38_combout\,
	combout => \lcd_map|Selector6~0_combout\);

-- Location: LCCOMB_X10_Y18_N18
\lcd_map|Selector6~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_map|Selector6~4_combout\ = (\lcd_map|WideOr13~2_combout\ & (\lcd_map|Selector6~3_combout\ & \lcd_map|Selector6~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \lcd_map|WideOr13~2_combout\,
	datab => \lcd_map|Selector6~3_combout\,
	datad => \lcd_map|Selector6~0_combout\,
	combout => \lcd_map|Selector6~4_combout\);

-- Location: LCCOMB_X13_Y18_N30
\lcd_map|Selector5~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_map|Selector5~2_combout\ = (\Mod0|auto_generated|divider|divider|StageOut[112]~155_combout\ & ((\lcd_map|pr_state.WriteData24~q\) # ((\Mod2|auto_generated|divider|divider|StageOut[22]~37_combout\ & \lcd_map|pr_state.WriteData22~q\)))) # 
-- (!\Mod0|auto_generated|divider|divider|StageOut[112]~155_combout\ & (((\Mod2|auto_generated|divider|divider|StageOut[22]~37_combout\ & \lcd_map|pr_state.WriteData22~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[112]~155_combout\,
	datab => \lcd_map|pr_state.WriteData24~q\,
	datac => \Mod2|auto_generated|divider|divider|StageOut[22]~37_combout\,
	datad => \lcd_map|pr_state.WriteData22~q\,
	combout => \lcd_map|Selector5~2_combout\);

-- Location: LCCOMB_X12_Y18_N6
\lcd_map|Selector5~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_map|Selector5~4_combout\ = (\lcd_map|pr_state.WriteData4~q\) # ((\lcd_map|pr_state.EntryMode~q\) # ((\lcd_map|pr_state.WriteData15~q\) # (\lcd_map|pr_state.DisplayControl~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \lcd_map|pr_state.WriteData4~q\,
	datab => \lcd_map|pr_state.EntryMode~q\,
	datac => \lcd_map|pr_state.WriteData15~q\,
	datad => \lcd_map|pr_state.DisplayControl~q\,
	combout => \lcd_map|Selector5~4_combout\);

-- Location: LCCOMB_X10_Y18_N4
\lcd_map|Selector5~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_map|Selector5~3_combout\ = (\lcd_map|pr_state.WriteData7~q\ & (((\s1~input_o\ & \lcd_map|pr_state.WriteData25~q\)) # (!\s2~input_o\))) # (!\lcd_map|pr_state.WriteData7~q\ & (\s1~input_o\ & ((\lcd_map|pr_state.WriteData25~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \lcd_map|pr_state.WriteData7~q\,
	datab => \s1~input_o\,
	datac => \s2~input_o\,
	datad => \lcd_map|pr_state.WriteData25~q\,
	combout => \lcd_map|Selector5~3_combout\);

-- Location: LCCOMB_X10_Y18_N14
\lcd_map|Selector5~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_map|Selector5~7_combout\ = (((\lcd_map|pr_state.WriteData9~q\ & \s2~input_o\)) # (!\lcd_map|Selector7~2_combout\)) # (!\lcd_map|WideOr5~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \lcd_map|pr_state.WriteData9~q\,
	datab => \lcd_map|WideOr5~0_combout\,
	datac => \s2~input_o\,
	datad => \lcd_map|Selector7~2_combout\,
	combout => \lcd_map|Selector5~7_combout\);

-- Location: LCCOMB_X11_Y18_N14
\lcd_map|Selector5~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_map|Selector5~5_combout\ = (\lcd_map|Selector5~4_combout\) # ((\lcd_map|Selector5~3_combout\) # ((\lcd_map|pr_state.WriteData19~q\) # (\lcd_map|Selector5~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \lcd_map|Selector5~4_combout\,
	datab => \lcd_map|Selector5~3_combout\,
	datac => \lcd_map|pr_state.WriteData19~q\,
	datad => \lcd_map|Selector5~7_combout\,
	combout => \lcd_map|Selector5~5_combout\);

-- Location: LCCOMB_X13_Y18_N28
\lcd_map|Selector5~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_map|Selector5~6_combout\ = (\lcd_map|Selector5~2_combout\) # ((\lcd_map|Selector5~5_combout\) # ((\Mod1|auto_generated|divider|divider|StageOut[58]~109_combout\ & \lcd_map|pr_state.WriteData23~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \lcd_map|Selector5~2_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[58]~109_combout\,
	datac => \lcd_map|pr_state.WriteData23~q\,
	datad => \lcd_map|Selector5~5_combout\,
	combout => \lcd_map|Selector5~6_combout\);

-- Location: LCCOMB_X13_Y18_N26
\lcd_map|Selector4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_map|Selector4~0_combout\ = (\lcd_map|pr_state.WriteData23~q\ & ((\Mod1|auto_generated|divider|divider|StageOut[59]~108_combout\) # ((\Mod0|auto_generated|divider|divider|StageOut[113]~154_combout\ & \lcd_map|pr_state.WriteData24~q\)))) # 
-- (!\lcd_map|pr_state.WriteData23~q\ & (\Mod0|auto_generated|divider|divider|StageOut[113]~154_combout\ & ((\lcd_map|pr_state.WriteData24~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \lcd_map|pr_state.WriteData23~q\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[113]~154_combout\,
	datac => \Mod1|auto_generated|divider|divider|StageOut[59]~108_combout\,
	datad => \lcd_map|pr_state.WriteData24~q\,
	combout => \lcd_map|Selector4~0_combout\);

-- Location: LCCOMB_X13_Y18_N8
\lcd_map|WideOr9~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_map|WideOr9~3_combout\ = (!\lcd_map|pr_state.ReturnHome~q\ & (\lcd_map|WideOr5~1_combout\ & (\lcd_map|WideOr9~2_combout\ & !\lcd_map|pr_state.ClearDisplay~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \lcd_map|pr_state.ReturnHome~q\,
	datab => \lcd_map|WideOr5~1_combout\,
	datac => \lcd_map|WideOr9~2_combout\,
	datad => \lcd_map|pr_state.ClearDisplay~q\,
	combout => \lcd_map|WideOr9~3_combout\);

-- Location: LCCOMB_X14_Y18_N10
\lcd_map|WideOr9~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_map|WideOr9~4_combout\ = (\lcd_map|Selector1~0_combout\ & (!\lcd_map|pr_state.WriteData17~q\ & (\lcd_map|WideOr9~1_combout\ & !\lcd_map|pr_state.WriteData4~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \lcd_map|Selector1~0_combout\,
	datab => \lcd_map|pr_state.WriteData17~q\,
	datac => \lcd_map|WideOr9~1_combout\,
	datad => \lcd_map|pr_state.WriteData4~q\,
	combout => \lcd_map|WideOr9~4_combout\);

-- Location: LCCOMB_X14_Y18_N8
\lcd_map|Selector4~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_map|Selector4~2_combout\ = (\lcd_map|WideOr9~3_combout\ & ((\lcd_map|WideOr9~4_combout\) # ((\lcd_map|pr_state.WriteData22~q\ & \Mod2|auto_generated|divider|divider|StageOut[23]~36_combout\)))) # (!\lcd_map|WideOr9~3_combout\ & 
-- (\lcd_map|pr_state.WriteData22~q\ & (\Mod2|auto_generated|divider|divider|StageOut[23]~36_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \lcd_map|WideOr9~3_combout\,
	datab => \lcd_map|pr_state.WriteData22~q\,
	datac => \Mod2|auto_generated|divider|divider|StageOut[23]~36_combout\,
	datad => \lcd_map|WideOr9~4_combout\,
	combout => \lcd_map|Selector4~2_combout\);

-- Location: LCCOMB_X10_Y18_N24
\lcd_map|Selector4~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_map|Selector4~1_combout\ = (\lcd_map|pr_state.WriteData11~q\) # ((\lcd_map|pr_state.WriteData25~q\) # ((\lcd_map|pr_state.WriteData10~q\ & \s2~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \lcd_map|pr_state.WriteData11~q\,
	datab => \lcd_map|pr_state.WriteData10~q\,
	datac => \s2~input_o\,
	datad => \lcd_map|pr_state.WriteData25~q\,
	combout => \lcd_map|Selector4~1_combout\);

-- Location: LCCOMB_X13_Y18_N2
\lcd_map|Selector4~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_map|Selector4~3_combout\ = (\lcd_map|Selector4~0_combout\) # ((\lcd_map|Selector4~2_combout\) # (\lcd_map|Selector4~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \lcd_map|Selector4~0_combout\,
	datab => \lcd_map|Selector4~2_combout\,
	datac => \lcd_map|Selector4~1_combout\,
	combout => \lcd_map|Selector4~3_combout\);

-- Location: LCCOMB_X11_Y19_N24
\lcd_map|Selector3~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_map|Selector3~9_combout\ = (\lcd_map|pr_state.FunctionSet27~q\) # ((\lcd_map|pr_state.FunctionSet25~q\) # ((\lcd_map|pr_state.FunctionSet26~q\) # (\lcd_map|pr_state.WriteData16~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \lcd_map|pr_state.FunctionSet27~q\,
	datab => \lcd_map|pr_state.FunctionSet25~q\,
	datac => \lcd_map|pr_state.FunctionSet26~q\,
	datad => \lcd_map|pr_state.WriteData16~q\,
	combout => \lcd_map|Selector3~9_combout\);

-- Location: LCCOMB_X10_Y18_N6
\lcd_map|Selector3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_map|Selector3~0_combout\ = (\s2~input_o\ & (\lcd_map|pr_state.WriteData7~q\)) # (!\s2~input_o\ & (((\lcd_map|pr_state.WriteData8~q\) # (\lcd_map|pr_state.WriteData10~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \lcd_map|pr_state.WriteData7~q\,
	datab => \s2~input_o\,
	datac => \lcd_map|pr_state.WriteData8~q\,
	datad => \lcd_map|pr_state.WriteData10~q\,
	combout => \lcd_map|Selector3~0_combout\);

-- Location: LCCOMB_X11_Y18_N26
\lcd_map|Selector3~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_map|Selector3~1_combout\ = (\lcd_map|pr_state.FunctionSet3~q\) # ((\lcd_map|pr_state.FunctionSet2~q\) # ((\lcd_map|pr_state.FunctionSet4~q\) # (!\lcd_map|pr_state.FunctionSetl~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \lcd_map|pr_state.FunctionSet3~q\,
	datab => \lcd_map|pr_state.FunctionSet2~q\,
	datac => \lcd_map|pr_state.FunctionSet4~q\,
	datad => \lcd_map|pr_state.FunctionSetl~q\,
	combout => \lcd_map|Selector3~1_combout\);

-- Location: LCCOMB_X12_Y18_N0
\lcd_map|Selector3~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_map|Selector3~2_combout\ = (\lcd_map|pr_state.FunctionSet7~q\) # ((\lcd_map|pr_state.FunctionSet6~q\) # ((\lcd_map|pr_state.FunctionSet8~q\) # (\lcd_map|pr_state.FunctionSet5~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \lcd_map|pr_state.FunctionSet7~q\,
	datab => \lcd_map|pr_state.FunctionSet6~q\,
	datac => \lcd_map|pr_state.FunctionSet8~q\,
	datad => \lcd_map|pr_state.FunctionSet5~q\,
	combout => \lcd_map|Selector3~2_combout\);

-- Location: LCCOMB_X11_Y18_N28
\lcd_map|Selector3~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_map|Selector3~3_combout\ = ((\lcd_map|Selector3~0_combout\) # ((\lcd_map|Selector3~1_combout\) # (\lcd_map|Selector3~2_combout\))) # (!\lcd_map|Selector1~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \lcd_map|Selector1~0_combout\,
	datab => \lcd_map|Selector3~0_combout\,
	datac => \lcd_map|Selector3~1_combout\,
	datad => \lcd_map|Selector3~2_combout\,
	combout => \lcd_map|Selector3~3_combout\);

-- Location: LCCOMB_X12_Y19_N22
\lcd_map|Selector3~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_map|Selector3~4_combout\ = (\lcd_map|pr_state.FunctionSet9~q\) # ((\lcd_map|pr_state.FunctionSet11~q\) # ((\lcd_map|pr_state.FunctionSet12~q\) # (\lcd_map|pr_state.FunctionSet10~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \lcd_map|pr_state.FunctionSet9~q\,
	datab => \lcd_map|pr_state.FunctionSet11~q\,
	datac => \lcd_map|pr_state.FunctionSet12~q\,
	datad => \lcd_map|pr_state.FunctionSet10~q\,
	combout => \lcd_map|Selector3~4_combout\);

-- Location: LCCOMB_X12_Y19_N12
\lcd_map|Selector3~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_map|Selector3~6_combout\ = (\lcd_map|pr_state.FunctionSet18~q\) # ((\lcd_map|pr_state.FunctionSet19~q\) # ((\lcd_map|pr_state.FunctionSet20~q\) # (\lcd_map|pr_state.FunctionSet17~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \lcd_map|pr_state.FunctionSet18~q\,
	datab => \lcd_map|pr_state.FunctionSet19~q\,
	datac => \lcd_map|pr_state.FunctionSet20~q\,
	datad => \lcd_map|pr_state.FunctionSet17~q\,
	combout => \lcd_map|Selector3~6_combout\);

-- Location: LCCOMB_X12_Y19_N24
\lcd_map|Selector3~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_map|Selector3~7_combout\ = (\lcd_map|pr_state.FunctionSet23~q\) # ((\lcd_map|pr_state.FunctionSet22~q\) # ((\lcd_map|pr_state.FunctionSet24~q\) # (\lcd_map|pr_state.FunctionSet21~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \lcd_map|pr_state.FunctionSet23~q\,
	datab => \lcd_map|pr_state.FunctionSet22~q\,
	datac => \lcd_map|pr_state.FunctionSet24~q\,
	datad => \lcd_map|pr_state.FunctionSet21~q\,
	combout => \lcd_map|Selector3~7_combout\);

-- Location: LCCOMB_X12_Y19_N6
\lcd_map|Selector3~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_map|Selector3~5_combout\ = (\lcd_map|pr_state.FunctionSet13~q\) # ((\lcd_map|pr_state.FunctionSet15~q\) # ((\lcd_map|pr_state.FunctionSet16~q\) # (\lcd_map|pr_state.FunctionSet14~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \lcd_map|pr_state.FunctionSet13~q\,
	datab => \lcd_map|pr_state.FunctionSet15~q\,
	datac => \lcd_map|pr_state.FunctionSet16~q\,
	datad => \lcd_map|pr_state.FunctionSet14~q\,
	combout => \lcd_map|Selector3~5_combout\);

-- Location: LCCOMB_X12_Y19_N8
\lcd_map|Selector3~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_map|Selector3~8_combout\ = (\lcd_map|Selector3~4_combout\) # ((\lcd_map|Selector3~6_combout\) # ((\lcd_map|Selector3~7_combout\) # (\lcd_map|Selector3~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \lcd_map|Selector3~4_combout\,
	datab => \lcd_map|Selector3~6_combout\,
	datac => \lcd_map|Selector3~7_combout\,
	datad => \lcd_map|Selector3~5_combout\,
	combout => \lcd_map|Selector3~8_combout\);

-- Location: LCCOMB_X11_Y18_N4
\lcd_map|Selector3~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_map|Selector3~10_combout\ = (\lcd_map|pr_state.WriteData27~q\) # (\lcd_map|pr_state.WriteData18~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \lcd_map|pr_state.WriteData27~q\,
	datab => \lcd_map|pr_state.WriteData18~q\,
	combout => \lcd_map|Selector3~10_combout\);

-- Location: LCCOMB_X11_Y19_N16
\lcd_map|Selector3~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_map|Selector3~11_combout\ = (\lcd_map|Selector3~9_combout\) # ((\lcd_map|Selector3~3_combout\) # ((\lcd_map|Selector3~8_combout\) # (\lcd_map|Selector3~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \lcd_map|Selector3~9_combout\,
	datab => \lcd_map|Selector3~3_combout\,
	datac => \lcd_map|Selector3~8_combout\,
	datad => \lcd_map|Selector3~10_combout\,
	combout => \lcd_map|Selector3~11_combout\);

-- Location: LCCOMB_X12_Y18_N12
\lcd_map|WideOr5~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_map|WideOr5~6_combout\ = (!\lcd_map|pr_state.ReturnHome~q\ & (!\lcd_map|pr_state.ClearDisplay~q\ & (\lcd_map|WideOr5~5_combout\ & !\lcd_map|pr_state.DisplayControl~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \lcd_map|pr_state.ReturnHome~q\,
	datab => \lcd_map|pr_state.ClearDisplay~q\,
	datac => \lcd_map|WideOr5~5_combout\,
	datad => \lcd_map|pr_state.DisplayControl~q\,
	combout => \lcd_map|WideOr5~6_combout\);

-- Location: LCCOMB_X11_Y18_N20
\lcd_map|Selector1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_map|Selector1~1_combout\ = (\lcd_map|Selector1~0_combout\ & ((\s2~input_o\) # (!\lcd_map|pr_state.WriteData11~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \s2~input_o\,
	datab => \lcd_map|pr_state.WriteData11~q\,
	datad => \lcd_map|Selector1~0_combout\,
	combout => \lcd_map|Selector1~1_combout\);

-- Location: LCCOMB_X10_Y18_N2
\lcd_map|Selector2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_map|Selector2~0_combout\ = ((\lcd_map|WideOr5~6_combout\ & (\lcd_map|WideOr5~3_combout\ & \lcd_map|WideOr5~2_combout\))) # (!\lcd_map|Selector1~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \lcd_map|WideOr5~6_combout\,
	datab => \lcd_map|WideOr5~3_combout\,
	datac => \lcd_map|Selector1~1_combout\,
	datad => \lcd_map|WideOr5~2_combout\,
	combout => \lcd_map|Selector2~0_combout\);

-- Location: LCCOMB_X10_Y18_N0
\lcd_map|Selector1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_map|Selector1~2_combout\ = (\lcd_map|Selector1~1_combout\ & (((\lcd_map|pr_state.SetAddress~q\) # (\lcd_map|pr_state.WriteData27~q\)) # (!\lcd_map|WideOr5~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \lcd_map|WideOr5~4_combout\,
	datab => \lcd_map|Selector1~1_combout\,
	datac => \lcd_map|pr_state.SetAddress~q\,
	datad => \lcd_map|pr_state.WriteData27~q\,
	combout => \lcd_map|Selector1~2_combout\);

-- Location: LCCOMB_X12_Y18_N2
\lcd_map|WideOr2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_map|WideOr2~0_combout\ = (!\lcd_map|pr_state.SetAddress~q\ & (!\lcd_map|pr_state.SetAddress1~q\ & !\lcd_map|pr_state.ReturnHome~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \lcd_map|pr_state.SetAddress~q\,
	datac => \lcd_map|pr_state.SetAddress1~q\,
	datad => \lcd_map|pr_state.ReturnHome~q\,
	combout => \lcd_map|WideOr2~0_combout\);

ww_RS <= \RS~output_o\;

ww_RW <= \RW~output_o\;

ww_E <= \E~output_o\;

ww_DB(0) <= \DB[0]~output_o\;

ww_DB(1) <= \DB[1]~output_o\;

ww_DB(2) <= \DB[2]~output_o\;

ww_DB(3) <= \DB[3]~output_o\;

ww_DB(4) <= \DB[4]~output_o\;

ww_DB(5) <= \DB[5]~output_o\;

ww_DB(6) <= \DB[6]~output_o\;

ww_DB(7) <= \DB[7]~output_o\;

ww_led1 <= \led1~output_o\;

ww_led2 <= \led2~output_o\;
END structure;


